

================================================================
== Vitis HLS Report for 'tpgPatternDPColorSquare'
================================================================
* Date:           Thu Dec 21 11:33:26 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        dma_demo_v_tpg_0_2
* Solution:       prj (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.73 ns|  4.818 ns|     1.82 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  33.670 ns|  33.670 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.13>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%dpYUVCoef_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %dpYUVCoef" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1716]   --->   Operation 7 'read' 'dpYUVCoef_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%dpDynamicRange_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %dpDynamicRange" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1716]   --->   Operation 8 'read' 'dpDynamicRange_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%color_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %color" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1716]   --->   Operation 9 'read' 'color_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%x_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %x" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1716]   --->   Operation 10 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%y_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %y" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1716]   --->   Operation 11 'read' 'y_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%trunc_ln1716 = trunc i16 %x_read" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1716]   --->   Operation 12 'trunc' 'trunc_ln1716' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (2.42ns)   --->   "%icmp_ln1716 = icmp_eq  i16 %x_read, i16 0" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1716]   --->   Operation 13 'icmp' 'icmp_ln1716' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1716_1)   --->   "%or_ln1716 = or i16 %x_read, i16 %y_read" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1716]   --->   Operation 14 'or' 'or_ln1716' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (2.42ns) (out node of the LUT)   --->   "%icmp_ln1716_1 = icmp_eq  i16 %or_ln1716, i16 0" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1716]   --->   Operation 15 'icmp' 'icmp_ln1716_1' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln1716 = br i1 %icmp_ln1716_1, void, void" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1716]   --->   Operation 16 'br' 'br_ln1716' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln1718 = store i6 0, i6 %yCount_V_1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1718]   --->   Operation 17 'store' 'store_ln1718' <Predicate = (icmp_ln1716_1)> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (1.70ns)   --->   "%br_ln1720 = br void %._crit_edge" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1720]   --->   Operation 18 'br' 'br_ln1720' <Predicate = (icmp_ln1716_1)> <Delay = 1.70>
ST_1 : Operation 19 [1/1] (1.55ns)   --->   "%cmp41 = icmp_eq  i8 %color_read, i8 0" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1716]   --->   Operation 19 'icmp' 'cmp41' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (1.55ns)   --->   "%cmp106 = icmp_eq  i8 %dpYUVCoef_read, i8 0" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1716]   --->   Operation 20 'icmp' 'cmp106' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln1733 = br i1 %icmp_ln1716, void, void" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1733]   --->   Operation 21 'br' 'br_ln1733' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.70ns)   --->   "%store_ln1736 = store i10 0, i10 %xCount_V_1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1736]   --->   Operation 22 'store' 'store_ln1736' <Predicate = (icmp_ln1716)> <Delay = 1.70>
ST_1 : Operation 23 [1/1] (1.70ns)   --->   "%br_ln1737 = br void %_ifconv" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1737]   --->   Operation 23 'br' 'br_ln1737' <Predicate = (icmp_ln1716)> <Delay = 1.70>
ST_1 : Operation 24 [1/1] (1.55ns)   --->   "%icmp_ln1765 = icmp_ne  i8 %color_read, i8 1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1765]   --->   Operation 24 'icmp' 'icmp_ln1765' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.97ns)   --->   "%and_ln1765 = and i1 %trunc_ln1716, i1 %icmp_ln1765" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1765]   --->   Operation 25 'and' 'and_ln1765' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node empty_60)   --->   "%empty = or i8 %color_read, i8 %dpDynamicRange_read" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1716]   --->   Operation 26 'or' 'empty' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (1.55ns) (out node of the LUT)   --->   "%empty_60 = icmp_eq  i8 %empty, i8 0" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1716]   --->   Operation 27 'icmp' 'empty_60' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (1.55ns)   --->   "%sel_tmp2 = icmp_ne  i8 %dpDynamicRange_read, i8 0" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1716]   --->   Operation 28 'icmp' 'sel_tmp2' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.99>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%vBarSel_1_load = load i1 %vBarSel_1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1728]   --->   Operation 29 'load' 'vBarSel_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%yCount_V_1_load = load i6 %yCount_V_1"   --->   Operation 30 'load' 'yCount_V_1_load' <Predicate = (!icmp_ln1716_1)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.42ns)   --->   "%icmp_ln878 = icmp_ne  i6 %yCount_V_1_load, i6 63"   --->   Operation 31 'icmp' 'icmp_ln878' <Predicate = (!icmp_ln1716_1)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.97ns)   --->   "%and_ln1721 = and i1 %icmp_ln878, i1 %icmp_ln1716" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1721]   --->   Operation 32 'and' 'and_ln1721' <Predicate = (!icmp_ln1716_1)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln1721 = br i1 %and_ln1721, void, void" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1721]   --->   Operation 33 'br' 'br_ln1721' <Predicate = (!icmp_ln1716_1)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.70ns)   --->   "%br_ln1725 = br i1 %icmp_ln1716, void %._crit_edge, void" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1725]   --->   Operation 34 'br' 'br_ln1725' <Predicate = (!icmp_ln1716_1 & !and_ln1721)> <Delay = 1.70>
ST_2 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln1727 = store i6 0, i6 %yCount_V_1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1727]   --->   Operation 35 'store' 'store_ln1727' <Predicate = (!icmp_ln1716_1 & !and_ln1721 & icmp_ln1716)> <Delay = 1.58>
ST_2 : Operation 36 [1/1] (0.97ns)   --->   "%xor_ln1728 = xor i1 %vBarSel_1_load, i1 1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1728]   --->   Operation 36 'xor' 'xor_ln1728' <Predicate = (!icmp_ln1716_1 & !and_ln1721 & icmp_ln1716)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln1728 = store i1 %xor_ln1728, i1 %vBarSel_1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1728]   --->   Operation 37 'store' 'store_ln1728' <Predicate = (!icmp_ln1716_1 & !and_ln1721 & icmp_ln1716)> <Delay = 1.58>
ST_2 : Operation 38 [1/1] (1.70ns)   --->   "%br_ln1729 = br void %._crit_edge" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1729]   --->   Operation 38 'br' 'br_ln1729' <Predicate = (!icmp_ln1716_1 & !and_ln1721 & icmp_ln1716)> <Delay = 1.70>
ST_2 : Operation 39 [1/1] (1.82ns)   --->   "%add_ln691 = add i6 %yCount_V_1_load, i6 1"   --->   Operation 39 'add' 'add_ln691' <Predicate = (!icmp_ln1716_1 & and_ln1721)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (1.58ns)   --->   "%store_ln691 = store i6 %add_ln691, i6 %yCount_V_1"   --->   Operation 40 'store' 'store_ln691' <Predicate = (!icmp_ln1716_1 & and_ln1721)> <Delay = 1.58>
ST_2 : Operation 41 [1/1] (1.70ns)   --->   "%br_ln1724 = br void %._crit_edge" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1724]   --->   Operation 41 'br' 'br_ln1724' <Predicate = (!icmp_ln1716_1 & and_ln1721)> <Delay = 1.70>
ST_2 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln1719 = store i1 0, i1 %vBarSel_1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1719]   --->   Operation 42 'store' 'store_ln1719' <Predicate = (icmp_ln1716_1)> <Delay = 1.58>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%hBarSel_1_load = load i3 %hBarSel_1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1745]   --->   Operation 43 'load' 'hBarSel_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%xCount_V_1_load = load i10 %xCount_V_1"   --->   Operation 44 'load' 'xCount_V_1_load' <Predicate = (!icmp_ln1716)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln878 = trunc i10 %xCount_V_1_load"   --->   Operation 45 'trunc' 'trunc_ln878' <Predicate = (!icmp_ln1716)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.77ns)   --->   "%icmp_ln878_1 = icmp_ult  i10 %xCount_V_1_load, i10 63"   --->   Operation 46 'icmp' 'icmp_ln878_1' <Predicate = (!icmp_ln1716)> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln1738 = br i1 %icmp_ln878_1, void, void" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1738]   --->   Operation 47 'br' 'br_ln1738' <Predicate = (!icmp_ln1716)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (1.73ns)   --->   "%add_ln692 = add i10 %xCount_V_1_load, i10 961"   --->   Operation 48 'add' 'add_ln692' <Predicate = (!icmp_ln1716 & !icmp_ln878_1)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (1.70ns)   --->   "%store_ln692 = store i10 %add_ln692, i10 %xCount_V_1"   --->   Operation 49 'store' 'store_ln692' <Predicate = (!icmp_ln1716 & !icmp_ln878_1)> <Delay = 1.70>
ST_2 : Operation 50 [1/1] (1.65ns)   --->   "%add_ln1745 = add i3 %hBarSel_1_load, i3 1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1745]   --->   Operation 50 'add' 'add_ln1745' <Predicate = (!icmp_ln1716 & !icmp_ln878_1)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (1.58ns)   --->   "%store_ln1745 = store i3 %add_ln1745, i3 %hBarSel_1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1745]   --->   Operation 51 'store' 'store_ln1745' <Predicate = (!icmp_ln1716 & !icmp_ln878_1)> <Delay = 1.58>
ST_2 : Operation 52 [1/1] (1.70ns)   --->   "%br_ln0 = br void %_ifconv"   --->   Operation 52 'br' 'br_ln0' <Predicate = (!icmp_ln1716 & !icmp_ln878_1)> <Delay = 1.70>
ST_2 : Operation 53 [1/1] (1.82ns)   --->   "%add_ln691_1 = add i6 %trunc_ln878, i6 1"   --->   Operation 53 'add' 'add_ln691_1' <Predicate = (!icmp_ln1716 & icmp_ln878_1)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln691 = zext i6 %add_ln691_1"   --->   Operation 54 'zext' 'zext_ln691' <Predicate = (!icmp_ln1716 & icmp_ln878_1)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (1.70ns)   --->   "%store_ln691 = store i10 %zext_ln691, i10 %xCount_V_1"   --->   Operation 55 'store' 'store_ln691' <Predicate = (!icmp_ln1716 & icmp_ln878_1)> <Delay = 1.70>
ST_2 : Operation 56 [1/1] (1.70ns)   --->   "%br_ln1741 = br void %_ifconv" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1741]   --->   Operation 56 'br' 'br_ln1741' <Predicate = (!icmp_ln1716 & icmp_ln878_1)> <Delay = 1.70>
ST_2 : Operation 57 [1/1] (1.58ns)   --->   "%store_ln1735 = store i3 0, i3 %hBarSel_1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1735]   --->   Operation 57 'store' 'store_ln1735' <Predicate = (icmp_ln1716)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%vBarSel_3_loc_0 = phi i1 0, void, i1 %vBarSel_1_load, void, i1 %xor_ln1728, void, i1 %vBarSel_1_load, void" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1728]   --->   Operation 58 'phi' 'vBarSel_3_loc_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%hBarSel_5_loc_0 = phi i3 0, void, i3 %hBarSel_1_load, void, i3 %add_ln1745, void" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1745]   --->   Operation 59 'phi' 'hBarSel_5_loc_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %vBarSel_3_loc_0, i3 %hBarSel_5_loc_0" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1748]   --->   Operation 60 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln1748 = zext i4 %or_ln" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1748]   --->   Operation 61 'zext' 'zext_ln1748' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i3.i8, i3 0, i8 %zext_ln1748" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1748]   --->   Operation 62 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%idxprom45 = zext i11 %tmp_1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1748]   --->   Operation 63 'zext' 'idxprom45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%DPtpgBarArray_addr = getelementptr i3 %DPtpgBarArray, i64 0, i64 %idxprom45" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1748]   --->   Operation 64 'getelementptr' 'DPtpgBarArray_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [2/2] (2.32ns)   --->   "%DPtpgBarArray_load = load i4 %DPtpgBarArray_addr" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1748]   --->   Operation 65 'load' 'DPtpgBarArray_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 16> <ROM>

State 4 <SV = 3> <Delay = 4.64>
ST_4 : Operation 66 [1/2] (2.32ns)   --->   "%DPtpgBarArray_load = load i4 %DPtpgBarArray_addr" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1748]   --->   Operation 66 'load' 'DPtpgBarArray_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 16> <ROM>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%idxprom47 = zext i3 %DPtpgBarArray_load" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1748]   --->   Operation 67 'zext' 'idxprom47' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%DPtpgBarSelRgb_VESA_r_addr = getelementptr i2 %DPtpgBarSelRgb_VESA_r, i64 0, i64 %idxprom47" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1752]   --->   Operation 68 'getelementptr' 'DPtpgBarSelRgb_VESA_r_addr' <Predicate = (empty_60)> <Delay = 0.00>
ST_4 : Operation 69 [2/2] (2.32ns)   --->   "%DPtpgBarSelRgb_VESA_r_load = load i3 %DPtpgBarSelRgb_VESA_r_addr" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1752]   --->   Operation 69 'load' 'DPtpgBarSelRgb_VESA_r_load' <Predicate = (empty_60)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 8> <ROM>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%DPtpgBarSelRgb_VESA_g_addr = getelementptr i2 %DPtpgBarSelRgb_VESA_g, i64 0, i64 %idxprom47" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1753]   --->   Operation 70 'getelementptr' 'DPtpgBarSelRgb_VESA_g_addr' <Predicate = (empty_60)> <Delay = 0.00>
ST_4 : Operation 71 [2/2] (2.32ns)   --->   "%DPtpgBarSelRgb_VESA_g_load = load i3 %DPtpgBarSelRgb_VESA_g_addr" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1753]   --->   Operation 71 'load' 'DPtpgBarSelRgb_VESA_g_load' <Predicate = (empty_60)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 8> <ROM>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%DPtpgBarSelRgb_VESA_b_addr = getelementptr i2 %DPtpgBarSelRgb_VESA_b, i64 0, i64 %idxprom47" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1754]   --->   Operation 72 'getelementptr' 'DPtpgBarSelRgb_VESA_b_addr' <Predicate = (empty_60)> <Delay = 0.00>
ST_4 : Operation 73 [2/2] (2.32ns)   --->   "%DPtpgBarSelRgb_VESA_b_load = load i3 %DPtpgBarSelRgb_VESA_b_addr" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1754]   --->   Operation 73 'load' 'DPtpgBarSelRgb_VESA_b_load' <Predicate = (empty_60)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 8> <ROM>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%DPtpgBarSelRgb_CEA_r_addr = getelementptr i6 %DPtpgBarSelRgb_CEA_r, i64 0, i64 %idxprom47" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1757]   --->   Operation 74 'getelementptr' 'DPtpgBarSelRgb_CEA_r_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [2/2] (2.32ns)   --->   "%DPtpgBarSelRgb_CEA_r_load = load i3 %DPtpgBarSelRgb_CEA_r_addr" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1757]   --->   Operation 75 'load' 'DPtpgBarSelRgb_CEA_r_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 8> <ROM>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%DPtpgBarSelRgb_CEA_g_addr = getelementptr i6 %DPtpgBarSelRgb_CEA_g, i64 0, i64 %idxprom47" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1758]   --->   Operation 76 'getelementptr' 'DPtpgBarSelRgb_CEA_g_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [2/2] (2.32ns)   --->   "%DPtpgBarSelRgb_CEA_g_load = load i3 %DPtpgBarSelRgb_CEA_g_addr" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1758]   --->   Operation 77 'load' 'DPtpgBarSelRgb_CEA_g_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 8> <ROM>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%DPtpgBarSelRgb_CEA_b_addr = getelementptr i6 %DPtpgBarSelRgb_CEA_b, i64 0, i64 %idxprom47" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1759]   --->   Operation 78 'getelementptr' 'DPtpgBarSelRgb_CEA_b_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [2/2] (2.32ns)   --->   "%DPtpgBarSelRgb_CEA_b_load = load i3 %DPtpgBarSelRgb_CEA_b_addr" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1759]   --->   Operation 79 'load' 'DPtpgBarSelRgb_CEA_b_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 8> <ROM>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%DPtpgBarSelYuv_601_y_addr = getelementptr i8 %DPtpgBarSelYuv_601_y, i64 0, i64 %idxprom47" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1764]   --->   Operation 80 'getelementptr' 'DPtpgBarSelYuv_601_y_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [2/2] (2.32ns)   --->   "%DPtpgBarSelYuv_601_y_load = load i3 %DPtpgBarSelYuv_601_y_addr" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1764]   --->   Operation 81 'load' 'DPtpgBarSelYuv_601_y_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%DPtpgBarSelYuv_601_v_addr = getelementptr i8 %DPtpgBarSelYuv_601_v, i64 0, i64 %idxprom47" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1766]   --->   Operation 82 'getelementptr' 'DPtpgBarSelYuv_601_v_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [2/2] (2.32ns)   --->   "%DPtpgBarSelYuv_601_v_load = load i3 %DPtpgBarSelYuv_601_v_addr" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1766]   --->   Operation 83 'load' 'DPtpgBarSelYuv_601_v_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%DPtpgBarSelYuv_709_y_addr = getelementptr i8 %DPtpgBarSelYuv_709_y, i64 0, i64 %idxprom47" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1769]   --->   Operation 84 'getelementptr' 'DPtpgBarSelYuv_709_y_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [2/2] (2.32ns)   --->   "%DPtpgBarSelYuv_709_y_load = load i3 %DPtpgBarSelYuv_709_y_addr" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1769]   --->   Operation 85 'load' 'DPtpgBarSelYuv_709_y_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%DPtpgBarSelYuv_709_v_addr = getelementptr i8 %DPtpgBarSelYuv_709_v, i64 0, i64 %idxprom47" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1771]   --->   Operation 86 'getelementptr' 'DPtpgBarSelYuv_709_v_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 87 [2/2] (2.32ns)   --->   "%DPtpgBarSelYuv_709_v_load = load i3 %DPtpgBarSelYuv_709_v_addr" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1771]   --->   Operation 87 'load' 'DPtpgBarSelYuv_709_v_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%DPtpgBarSelYuv_601_u_addr = getelementptr i8 %DPtpgBarSelYuv_601_u, i64 0, i64 %idxprom47" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1765]   --->   Operation 88 'getelementptr' 'DPtpgBarSelYuv_601_u_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [2/2] (2.32ns)   --->   "%DPtpgBarSelYuv_601_u_load = load i3 %DPtpgBarSelYuv_601_u_addr" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1765]   --->   Operation 89 'load' 'DPtpgBarSelYuv_601_u_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%DPtpgBarSelYuv_709_u_addr = getelementptr i8 %DPtpgBarSelYuv_709_u, i64 0, i64 %idxprom47" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1770]   --->   Operation 90 'getelementptr' 'DPtpgBarSelYuv_709_u_addr' <Predicate = (!empty_60)> <Delay = 0.00>
ST_4 : Operation 91 [2/2] (2.32ns)   --->   "%DPtpgBarSelYuv_709_u_load = load i3 %DPtpgBarSelYuv_709_u_addr" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1770]   --->   Operation 91 'load' 'DPtpgBarSelYuv_709_u_load' <Predicate = (!empty_60)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>

State 5 <SV = 4> <Delay = 4.81>
ST_5 : Operation 92 [1/2] (2.32ns)   --->   "%DPtpgBarSelRgb_VESA_r_load = load i3 %DPtpgBarSelRgb_VESA_r_addr" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1752]   --->   Operation 92 'load' 'DPtpgBarSelRgb_VESA_r_load' <Predicate = (empty_60)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 8> <ROM>
ST_5 : Operation 93 [1/2] (2.32ns)   --->   "%DPtpgBarSelRgb_VESA_g_load = load i3 %DPtpgBarSelRgb_VESA_g_addr" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1753]   --->   Operation 93 'load' 'DPtpgBarSelRgb_VESA_g_load' <Predicate = (empty_60)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 8> <ROM>
ST_5 : Operation 94 [1/2] (2.32ns)   --->   "%DPtpgBarSelRgb_VESA_b_load = load i3 %DPtpgBarSelRgb_VESA_b_addr" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1754]   --->   Operation 94 'load' 'DPtpgBarSelRgb_VESA_b_load' <Predicate = (empty_60)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 8> <ROM>
ST_5 : Operation 95 [1/2] (2.32ns)   --->   "%DPtpgBarSelRgb_CEA_r_load = load i3 %DPtpgBarSelRgb_CEA_r_addr" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1757]   --->   Operation 95 'load' 'DPtpgBarSelRgb_CEA_r_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 8> <ROM>
ST_5 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node select_ln1765_1)   --->   "%val_assign_3_cast = sext i6 %DPtpgBarSelRgb_CEA_r_load" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1757]   --->   Operation 96 'sext' 'val_assign_3_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 97 [1/2] (2.32ns)   --->   "%DPtpgBarSelRgb_CEA_g_load = load i3 %DPtpgBarSelRgb_CEA_g_addr" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1758]   --->   Operation 97 'load' 'DPtpgBarSelRgb_CEA_g_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 8> <ROM>
ST_5 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node select_ln1765_8)   --->   "%val_assign_4_cast = sext i6 %DPtpgBarSelRgb_CEA_g_load" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1758]   --->   Operation 98 'sext' 'val_assign_4_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 99 [1/2] (2.32ns)   --->   "%DPtpgBarSelRgb_CEA_b_load = load i3 %DPtpgBarSelRgb_CEA_b_addr" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1759]   --->   Operation 99 'load' 'DPtpgBarSelRgb_CEA_b_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 8> <ROM>
ST_5 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node select_ln1765_12)   --->   "%val_assign_5_cast = sext i6 %DPtpgBarSelRgb_CEA_b_load" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1759]   --->   Operation 100 'sext' 'val_assign_5_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 101 [1/2] (2.32ns)   --->   "%DPtpgBarSelYuv_601_y_load = load i3 %DPtpgBarSelYuv_601_y_addr" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1764]   --->   Operation 101 'load' 'DPtpgBarSelYuv_601_y_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_5 : Operation 102 [1/2] (2.32ns)   --->   "%DPtpgBarSelYuv_601_v_load = load i3 %DPtpgBarSelYuv_601_v_addr" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1766]   --->   Operation 102 'load' 'DPtpgBarSelYuv_601_v_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_5 : Operation 103 [1/2] (2.32ns)   --->   "%DPtpgBarSelYuv_709_y_load = load i3 %DPtpgBarSelYuv_709_y_addr" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1769]   --->   Operation 103 'load' 'DPtpgBarSelYuv_709_y_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_5 : Operation 104 [1/2] (2.32ns)   --->   "%DPtpgBarSelYuv_709_v_load = load i3 %DPtpgBarSelYuv_709_v_addr" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1771]   --->   Operation 104 'load' 'DPtpgBarSelYuv_709_v_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_5 : Operation 105 [1/2] (2.32ns)   --->   "%DPtpgBarSelYuv_601_u_load = load i3 %DPtpgBarSelYuv_601_u_addr" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1765]   --->   Operation 105 'load' 'DPtpgBarSelYuv_601_u_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_5 : Operation 106 [1/2] (2.32ns)   --->   "%DPtpgBarSelYuv_709_u_load = load i3 %DPtpgBarSelYuv_709_u_addr" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1770]   --->   Operation 106 'load' 'DPtpgBarSelYuv_709_u_load' <Predicate = (!empty_60)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_5 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node or_ln1765_2)   --->   "%sel_tmp3 = and i1 %cmp41, i1 %sel_tmp2" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1716]   --->   Operation 107 'and' 'sel_tmp3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp6)   --->   "%sel_tmp5 = xor i1 %cmp41, i1 1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1716]   --->   Operation 108 'xor' 'sel_tmp5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 109 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp6 = and i1 %cmp106, i1 %sel_tmp5" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1716]   --->   Operation 109 'and' 'sel_tmp6' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node and_ln1765_1)   --->   "%xor_ln1765 = xor i1 %and_ln1765, i1 1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1765]   --->   Operation 110 'xor' 'xor_ln1765' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln1765_1 = and i1 %sel_tmp6, i1 %xor_ln1765" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1765]   --->   Operation 111 'and' 'and_ln1765_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node or_ln1765)   --->   "%and_ln1765_2 = and i1 %sel_tmp6, i1 %and_ln1765" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1765]   --->   Operation 112 'and' 'and_ln1765_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node and_ln1765_3)   --->   "%sel_tmp16_demorgan = or i1 %cmp41, i1 %cmp106" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1716]   --->   Operation 113 'or' 'sel_tmp16_demorgan' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node and_ln1765_3)   --->   "%sel_tmp16 = xor i1 %sel_tmp16_demorgan, i1 1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1716]   --->   Operation 114 'xor' 'sel_tmp16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 115 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln1765_3 = and i1 %and_ln1765, i1 %sel_tmp16" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1765]   --->   Operation 115 'and' 'and_ln1765_3' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node select_ln1765_3)   --->   "%select_ln1765 = select i1 %and_ln1765_3, i8 %DPtpgBarSelYuv_709_y_load, i8 %DPtpgBarSelYuv_601_y_load" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1765]   --->   Operation 116 'select' 'select_ln1765' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 117 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln1765 = or i1 %and_ln1765_3, i1 %and_ln1765_2" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1765]   --->   Operation 117 'or' 'or_ln1765' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln1765_1 = select i1 %and_ln1765_1, i8 %DPtpgBarSelYuv_601_y_load, i8 %val_assign_3_cast" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1765]   --->   Operation 118 'select' 'select_ln1765_1' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node or_ln1765_2)   --->   "%or_ln1765_1 = or i1 %and_ln1765_1, i1 %sel_tmp3" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1765]   --->   Operation 119 'or' 'or_ln1765_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 120 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln1765_3 = select i1 %or_ln1765, i8 %select_ln1765, i8 %select_ln1765_1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1765]   --->   Operation 120 'select' 'select_ln1765_3' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 121 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln1765_2 = or i1 %or_ln1765, i1 %or_ln1765_1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1765]   --->   Operation 121 'or' 'or_ln1765_2' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 122 [1/1] (1.24ns)   --->   "%select_ln1765_5 = select i1 %and_ln1765_3, i8 %DPtpgBarSelYuv_709_v_load, i8 %DPtpgBarSelYuv_601_v_load" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1765]   --->   Operation 122 'select' 'select_ln1765_5' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node select_ln1765_8)   --->   "%select_ln1765_6 = select i1 %and_ln1765_1, i8 %DPtpgBarSelYuv_601_u_load, i8 %val_assign_4_cast" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1765]   --->   Operation 123 'select' 'select_ln1765_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 124 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln1765_8 = select i1 %or_ln1765, i8 %select_ln1765_5, i8 %select_ln1765_6" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1765]   --->   Operation 124 'select' 'select_ln1765_8' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node select_ln1765_12)   --->   "%select_ln1765_10 = select i1 %and_ln1765_1, i8 %DPtpgBarSelYuv_601_v_load, i8 %val_assign_5_cast" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1765]   --->   Operation 125 'select' 'select_ln1765_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 126 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln1765_12 = select i1 %or_ln1765, i8 %select_ln1765_5, i8 %select_ln1765_10" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1765]   --->   Operation 126 'select' 'select_ln1765_12' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.24>
ST_6 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node select_ln1765_4)   --->   "%val_assign_cast = sext i2 %DPtpgBarSelRgb_VESA_r_load" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1752]   --->   Operation 127 'sext' 'val_assign_cast' <Predicate = (empty_60 & !or_ln1765_2)> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node select_ln1765_9)   --->   "%val_assign_1_cast = sext i2 %DPtpgBarSelRgb_VESA_g_load" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1753]   --->   Operation 128 'sext' 'val_assign_1_cast' <Predicate = (empty_60 & !or_ln1765_2)> <Delay = 0.00>
ST_6 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node select_ln1765_13)   --->   "%val_assign_2_cast = sext i2 %DPtpgBarSelRgb_VESA_b_load" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1754]   --->   Operation 129 'sext' 'val_assign_2_cast' <Predicate = (empty_60 & !or_ln1765_2)> <Delay = 0.00>
ST_6 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node select_ln1765_4)   --->   "%select_ln1765_2 = select i1 %empty_60, i8 %val_assign_cast, i8 %DPtpgBarSelYuv_709_y_load" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1765]   --->   Operation 130 'select' 'select_ln1765_2' <Predicate = (!or_ln1765_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 131 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln1765_4 = select i1 %or_ln1765_2, i8 %select_ln1765_3, i8 %select_ln1765_2" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1765]   --->   Operation 131 'select' 'select_ln1765_4' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node select_ln1765_9)   --->   "%select_ln1765_7 = select i1 %empty_60, i8 %val_assign_1_cast, i8 %DPtpgBarSelYuv_709_u_load" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1765]   --->   Operation 132 'select' 'select_ln1765_7' <Predicate = (!or_ln1765_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 133 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln1765_9 = select i1 %or_ln1765_2, i8 %select_ln1765_8, i8 %select_ln1765_7" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1765]   --->   Operation 133 'select' 'select_ln1765_9' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node select_ln1765_13)   --->   "%select_ln1765_11 = select i1 %empty_60, i8 %val_assign_2_cast, i8 %DPtpgBarSelYuv_709_v_load" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1765]   --->   Operation 134 'select' 'select_ln1765_11' <Predicate = (!or_ln1765_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 135 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln1765_13 = select i1 %or_ln1765_2, i8 %select_ln1765_12, i8 %select_ln1765_11" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1765]   --->   Operation 135 'select' 'select_ln1765_13' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 136 [1/1] (0.00ns)   --->   "%mrv = insertvalue i24 <undef>, i8 %select_ln1765_4" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1776]   --->   Operation 136 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 137 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i24 %mrv, i8 %select_ln1765_9" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1776]   --->   Operation 137 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 138 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i24 %mrv_1, i8 %select_ln1765_13" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1776]   --->   Operation 138 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 139 [1/1] (0.00ns)   --->   "%ret_ln1776 = ret i24 %mrv_2" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1776]   --->   Operation 139 'ret' 'ret_ln1776' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ y]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ color]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ dpDynamicRange]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ dpYUVCoef]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ vBarSel_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ yCount_V_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ hBarSel_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ xCount_V_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ DPtpgBarArray]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ DPtpgBarSelRgb_VESA_r]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ DPtpgBarSelRgb_VESA_g]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ DPtpgBarSelRgb_VESA_b]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ DPtpgBarSelRgb_CEA_r]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ DPtpgBarSelRgb_CEA_g]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ DPtpgBarSelRgb_CEA_b]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ DPtpgBarSelYuv_601_y]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ DPtpgBarSelYuv_601_v]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ DPtpgBarSelYuv_709_y]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ DPtpgBarSelYuv_709_v]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ DPtpgBarSelYuv_601_u]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ DPtpgBarSelYuv_709_u]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
dpYUVCoef_read             (read          ) [ 0000000]
dpDynamicRange_read        (read          ) [ 0000000]
color_read                 (read          ) [ 0000000]
x_read                     (read          ) [ 0000000]
y_read                     (read          ) [ 0000000]
trunc_ln1716               (trunc         ) [ 0000000]
icmp_ln1716                (icmp          ) [ 0110000]
or_ln1716                  (or            ) [ 0000000]
icmp_ln1716_1              (icmp          ) [ 0110000]
br_ln1716                  (br            ) [ 0000000]
store_ln1718               (store         ) [ 0000000]
br_ln1720                  (br            ) [ 0111000]
cmp41                      (icmp          ) [ 0111110]
cmp106                     (icmp          ) [ 0111110]
br_ln1733                  (br            ) [ 0000000]
store_ln1736               (store         ) [ 0000000]
br_ln1737                  (br            ) [ 0111000]
icmp_ln1765                (icmp          ) [ 0000000]
and_ln1765                 (and           ) [ 0111110]
empty                      (or            ) [ 0000000]
empty_60                   (icmp          ) [ 0111111]
sel_tmp2                   (icmp          ) [ 0111110]
vBarSel_1_load             (load          ) [ 0111000]
yCount_V_1_load            (load          ) [ 0000000]
icmp_ln878                 (icmp          ) [ 0000000]
and_ln1721                 (and           ) [ 0110000]
br_ln1721                  (br            ) [ 0000000]
br_ln1725                  (br            ) [ 0111000]
store_ln1727               (store         ) [ 0000000]
xor_ln1728                 (xor           ) [ 0111000]
store_ln1728               (store         ) [ 0000000]
br_ln1729                  (br            ) [ 0111000]
add_ln691                  (add           ) [ 0000000]
store_ln691                (store         ) [ 0000000]
br_ln1724                  (br            ) [ 0111000]
store_ln1719               (store         ) [ 0000000]
hBarSel_1_load             (load          ) [ 0111000]
xCount_V_1_load            (load          ) [ 0000000]
trunc_ln878                (trunc         ) [ 0000000]
icmp_ln878_1               (icmp          ) [ 0110000]
br_ln1738                  (br            ) [ 0000000]
add_ln692                  (add           ) [ 0000000]
store_ln692                (store         ) [ 0000000]
add_ln1745                 (add           ) [ 0111000]
store_ln1745               (store         ) [ 0000000]
br_ln0                     (br            ) [ 0111000]
add_ln691_1                (add           ) [ 0000000]
zext_ln691                 (zext          ) [ 0000000]
store_ln691                (store         ) [ 0000000]
br_ln1741                  (br            ) [ 0111000]
store_ln1735               (store         ) [ 0000000]
vBarSel_3_loc_0            (phi           ) [ 0101000]
hBarSel_5_loc_0            (phi           ) [ 0101000]
or_ln                      (bitconcatenate) [ 0000000]
zext_ln1748                (zext          ) [ 0000000]
tmp_1                      (bitconcatenate) [ 0000000]
idxprom45                  (zext          ) [ 0000000]
DPtpgBarArray_addr         (getelementptr ) [ 0100100]
DPtpgBarArray_load         (load          ) [ 0000000]
idxprom47                  (zext          ) [ 0000000]
DPtpgBarSelRgb_VESA_r_addr (getelementptr ) [ 0100010]
DPtpgBarSelRgb_VESA_g_addr (getelementptr ) [ 0100010]
DPtpgBarSelRgb_VESA_b_addr (getelementptr ) [ 0100010]
DPtpgBarSelRgb_CEA_r_addr  (getelementptr ) [ 0100010]
DPtpgBarSelRgb_CEA_g_addr  (getelementptr ) [ 0100010]
DPtpgBarSelRgb_CEA_b_addr  (getelementptr ) [ 0100010]
DPtpgBarSelYuv_601_y_addr  (getelementptr ) [ 0100010]
DPtpgBarSelYuv_601_v_addr  (getelementptr ) [ 0100010]
DPtpgBarSelYuv_709_y_addr  (getelementptr ) [ 0100010]
DPtpgBarSelYuv_709_v_addr  (getelementptr ) [ 0100010]
DPtpgBarSelYuv_601_u_addr  (getelementptr ) [ 0100010]
DPtpgBarSelYuv_709_u_addr  (getelementptr ) [ 0100010]
DPtpgBarSelRgb_VESA_r_load (load          ) [ 0100001]
DPtpgBarSelRgb_VESA_g_load (load          ) [ 0100001]
DPtpgBarSelRgb_VESA_b_load (load          ) [ 0100001]
DPtpgBarSelRgb_CEA_r_load  (load          ) [ 0000000]
val_assign_3_cast          (sext          ) [ 0000000]
DPtpgBarSelRgb_CEA_g_load  (load          ) [ 0000000]
val_assign_4_cast          (sext          ) [ 0000000]
DPtpgBarSelRgb_CEA_b_load  (load          ) [ 0000000]
val_assign_5_cast          (sext          ) [ 0000000]
DPtpgBarSelYuv_601_y_load  (load          ) [ 0000000]
DPtpgBarSelYuv_601_v_load  (load          ) [ 0000000]
DPtpgBarSelYuv_709_y_load  (load          ) [ 0100001]
DPtpgBarSelYuv_709_v_load  (load          ) [ 0100001]
DPtpgBarSelYuv_601_u_load  (load          ) [ 0000000]
DPtpgBarSelYuv_709_u_load  (load          ) [ 0100001]
sel_tmp3                   (and           ) [ 0000000]
sel_tmp5                   (xor           ) [ 0000000]
sel_tmp6                   (and           ) [ 0000000]
xor_ln1765                 (xor           ) [ 0000000]
and_ln1765_1               (and           ) [ 0000000]
and_ln1765_2               (and           ) [ 0000000]
sel_tmp16_demorgan         (or            ) [ 0000000]
sel_tmp16                  (xor           ) [ 0000000]
and_ln1765_3               (and           ) [ 0000000]
select_ln1765              (select        ) [ 0000000]
or_ln1765                  (or            ) [ 0000000]
select_ln1765_1            (select        ) [ 0000000]
or_ln1765_1                (or            ) [ 0000000]
select_ln1765_3            (select        ) [ 0100001]
or_ln1765_2                (or            ) [ 0100001]
select_ln1765_5            (select        ) [ 0000000]
select_ln1765_6            (select        ) [ 0000000]
select_ln1765_8            (select        ) [ 0100001]
select_ln1765_10           (select        ) [ 0000000]
select_ln1765_12           (select        ) [ 0100001]
val_assign_cast            (sext          ) [ 0000000]
val_assign_1_cast          (sext          ) [ 0000000]
val_assign_2_cast          (sext          ) [ 0000000]
select_ln1765_2            (select        ) [ 0000000]
select_ln1765_4            (select        ) [ 0000000]
select_ln1765_7            (select        ) [ 0000000]
select_ln1765_9            (select        ) [ 0000000]
select_ln1765_11           (select        ) [ 0000000]
select_ln1765_13           (select        ) [ 0000000]
mrv                        (insertvalue   ) [ 0000000]
mrv_1                      (insertvalue   ) [ 0000000]
mrv_2                      (insertvalue   ) [ 0000000]
ret_ln1776                 (ret           ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="y">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="color">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="color"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dpDynamicRange">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dpDynamicRange"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="dpYUVCoef">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dpYUVCoef"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="vBarSel_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vBarSel_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="yCount_V_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="yCount_V_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="hBarSel_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hBarSel_1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="xCount_V_1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xCount_V_1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="DPtpgBarArray">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DPtpgBarArray"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="DPtpgBarSelRgb_VESA_r">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DPtpgBarSelRgb_VESA_r"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="DPtpgBarSelRgb_VESA_g">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DPtpgBarSelRgb_VESA_g"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="DPtpgBarSelRgb_VESA_b">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DPtpgBarSelRgb_VESA_b"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="DPtpgBarSelRgb_CEA_r">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DPtpgBarSelRgb_CEA_r"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="DPtpgBarSelRgb_CEA_g">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DPtpgBarSelRgb_CEA_g"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="DPtpgBarSelRgb_CEA_b">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DPtpgBarSelRgb_CEA_b"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="DPtpgBarSelYuv_601_y">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DPtpgBarSelYuv_601_y"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="DPtpgBarSelYuv_601_v">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DPtpgBarSelYuv_601_v"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="DPtpgBarSelYuv_709_y">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DPtpgBarSelYuv_709_y"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="DPtpgBarSelYuv_709_v">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DPtpgBarSelYuv_709_v"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="DPtpgBarSelYuv_601_u">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DPtpgBarSelYuv_601_u"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="DPtpgBarSelYuv_709_u">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DPtpgBarSelYuv_709_u"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i1.i3"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i3.i8"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="dpYUVCoef_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="8" slack="0"/>
<pin id="84" dir="0" index="1" bw="8" slack="0"/>
<pin id="85" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dpYUVCoef_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="dpDynamicRange_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="8" slack="0"/>
<pin id="90" dir="0" index="1" bw="8" slack="0"/>
<pin id="91" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dpDynamicRange_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="color_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="8" slack="0"/>
<pin id="96" dir="0" index="1" bw="8" slack="0"/>
<pin id="97" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="color_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="x_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="16" slack="0"/>
<pin id="102" dir="0" index="1" bw="16" slack="0"/>
<pin id="103" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="y_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="16" slack="0"/>
<pin id="108" dir="0" index="1" bw="16" slack="0"/>
<pin id="109" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="y_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="DPtpgBarArray_addr_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="3" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="11" slack="0"/>
<pin id="116" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DPtpgBarArray_addr/3 "/>
</bind>
</comp>

<comp id="119" class="1004" name="grp_access_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="4" slack="0"/>
<pin id="121" dir="0" index="1" bw="3" slack="2147483647"/>
<pin id="122" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="123" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="DPtpgBarArray_load/3 "/>
</bind>
</comp>

<comp id="125" class="1004" name="DPtpgBarSelRgb_VESA_r_addr_gep_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="2" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="0" index="2" bw="3" slack="0"/>
<pin id="129" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DPtpgBarSelRgb_VESA_r_addr/4 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_access_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="3" slack="0"/>
<pin id="134" dir="0" index="1" bw="2" slack="2147483647"/>
<pin id="135" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="136" dir="1" index="3" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="DPtpgBarSelRgb_VESA_r_load/4 "/>
</bind>
</comp>

<comp id="138" class="1004" name="DPtpgBarSelRgb_VESA_g_addr_gep_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="2" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="3" slack="0"/>
<pin id="142" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DPtpgBarSelRgb_VESA_g_addr/4 "/>
</bind>
</comp>

<comp id="145" class="1004" name="grp_access_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="3" slack="0"/>
<pin id="147" dir="0" index="1" bw="2" slack="2147483647"/>
<pin id="148" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="149" dir="1" index="3" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="DPtpgBarSelRgb_VESA_g_load/4 "/>
</bind>
</comp>

<comp id="151" class="1004" name="DPtpgBarSelRgb_VESA_b_addr_gep_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="2" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="3" slack="0"/>
<pin id="155" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DPtpgBarSelRgb_VESA_b_addr/4 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_access_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="3" slack="0"/>
<pin id="160" dir="0" index="1" bw="2" slack="2147483647"/>
<pin id="161" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="162" dir="1" index="3" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="DPtpgBarSelRgb_VESA_b_load/4 "/>
</bind>
</comp>

<comp id="164" class="1004" name="DPtpgBarSelRgb_CEA_r_addr_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="6" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="3" slack="0"/>
<pin id="168" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DPtpgBarSelRgb_CEA_r_addr/4 "/>
</bind>
</comp>

<comp id="171" class="1004" name="grp_access_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="3" slack="0"/>
<pin id="173" dir="0" index="1" bw="6" slack="2147483647"/>
<pin id="174" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="175" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="DPtpgBarSelRgb_CEA_r_load/4 "/>
</bind>
</comp>

<comp id="177" class="1004" name="DPtpgBarSelRgb_CEA_g_addr_gep_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="6" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="0" index="2" bw="3" slack="0"/>
<pin id="181" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DPtpgBarSelRgb_CEA_g_addr/4 "/>
</bind>
</comp>

<comp id="184" class="1004" name="grp_access_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="3" slack="0"/>
<pin id="186" dir="0" index="1" bw="6" slack="2147483647"/>
<pin id="187" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="188" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="DPtpgBarSelRgb_CEA_g_load/4 "/>
</bind>
</comp>

<comp id="190" class="1004" name="DPtpgBarSelRgb_CEA_b_addr_gep_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="6" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="0" index="2" bw="3" slack="0"/>
<pin id="194" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DPtpgBarSelRgb_CEA_b_addr/4 "/>
</bind>
</comp>

<comp id="197" class="1004" name="grp_access_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="3" slack="0"/>
<pin id="199" dir="0" index="1" bw="6" slack="2147483647"/>
<pin id="200" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="201" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="DPtpgBarSelRgb_CEA_b_load/4 "/>
</bind>
</comp>

<comp id="203" class="1004" name="DPtpgBarSelYuv_601_y_addr_gep_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="8" slack="0"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="0" index="2" bw="3" slack="0"/>
<pin id="207" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DPtpgBarSelYuv_601_y_addr/4 "/>
</bind>
</comp>

<comp id="210" class="1004" name="grp_access_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="3" slack="0"/>
<pin id="212" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="213" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="214" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="DPtpgBarSelYuv_601_y_load/4 "/>
</bind>
</comp>

<comp id="216" class="1004" name="DPtpgBarSelYuv_601_v_addr_gep_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="8" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="0" index="2" bw="3" slack="0"/>
<pin id="220" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DPtpgBarSelYuv_601_v_addr/4 "/>
</bind>
</comp>

<comp id="223" class="1004" name="grp_access_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="3" slack="0"/>
<pin id="225" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="226" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="227" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="DPtpgBarSelYuv_601_v_load/4 "/>
</bind>
</comp>

<comp id="229" class="1004" name="DPtpgBarSelYuv_709_y_addr_gep_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="8" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="0" index="2" bw="3" slack="0"/>
<pin id="233" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DPtpgBarSelYuv_709_y_addr/4 "/>
</bind>
</comp>

<comp id="236" class="1004" name="grp_access_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="3" slack="0"/>
<pin id="238" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="239" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="240" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="DPtpgBarSelYuv_709_y_load/4 "/>
</bind>
</comp>

<comp id="242" class="1004" name="DPtpgBarSelYuv_709_v_addr_gep_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="8" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="0" index="2" bw="3" slack="0"/>
<pin id="246" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DPtpgBarSelYuv_709_v_addr/4 "/>
</bind>
</comp>

<comp id="249" class="1004" name="grp_access_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="3" slack="0"/>
<pin id="251" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="252" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="253" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="DPtpgBarSelYuv_709_v_load/4 "/>
</bind>
</comp>

<comp id="255" class="1004" name="DPtpgBarSelYuv_601_u_addr_gep_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="8" slack="0"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="0" index="2" bw="3" slack="0"/>
<pin id="259" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DPtpgBarSelYuv_601_u_addr/4 "/>
</bind>
</comp>

<comp id="262" class="1004" name="grp_access_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="3" slack="0"/>
<pin id="264" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="265" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="266" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="DPtpgBarSelYuv_601_u_load/4 "/>
</bind>
</comp>

<comp id="268" class="1004" name="DPtpgBarSelYuv_709_u_addr_gep_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="8" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="0" index="2" bw="3" slack="0"/>
<pin id="272" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DPtpgBarSelYuv_709_u_addr/4 "/>
</bind>
</comp>

<comp id="275" class="1004" name="grp_access_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="3" slack="0"/>
<pin id="277" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="278" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="279" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="DPtpgBarSelYuv_709_u_load/4 "/>
</bind>
</comp>

<comp id="281" class="1005" name="vBarSel_3_loc_0_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="2"/>
<pin id="283" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="vBarSel_3_loc_0 (phireg) "/>
</bind>
</comp>

<comp id="285" class="1004" name="vBarSel_3_loc_0_phi_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="2"/>
<pin id="287" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="288" dir="0" index="2" bw="1" slack="1"/>
<pin id="289" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="290" dir="0" index="4" bw="1" slack="1"/>
<pin id="291" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="292" dir="0" index="6" bw="1" slack="1"/>
<pin id="293" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="294" dir="1" index="8" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="vBarSel_3_loc_0/3 "/>
</bind>
</comp>

<comp id="296" class="1005" name="hBarSel_5_loc_0_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="3" slack="2"/>
<pin id="298" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="hBarSel_5_loc_0 (phireg) "/>
</bind>
</comp>

<comp id="300" class="1004" name="hBarSel_5_loc_0_phi_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="2"/>
<pin id="302" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="303" dir="0" index="2" bw="3" slack="1"/>
<pin id="304" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="305" dir="0" index="4" bw="3" slack="1"/>
<pin id="306" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="307" dir="1" index="6" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="hBarSel_5_loc_0/3 "/>
</bind>
</comp>

<comp id="309" class="1004" name="trunc_ln1716_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="16" slack="0"/>
<pin id="311" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1716/1 "/>
</bind>
</comp>

<comp id="313" class="1004" name="icmp_ln1716_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="16" slack="0"/>
<pin id="315" dir="0" index="1" bw="1" slack="0"/>
<pin id="316" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1716/1 "/>
</bind>
</comp>

<comp id="319" class="1004" name="or_ln1716_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="16" slack="0"/>
<pin id="321" dir="0" index="1" bw="16" slack="0"/>
<pin id="322" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1716/1 "/>
</bind>
</comp>

<comp id="325" class="1004" name="icmp_ln1716_1_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="16" slack="0"/>
<pin id="327" dir="0" index="1" bw="1" slack="0"/>
<pin id="328" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1716_1/1 "/>
</bind>
</comp>

<comp id="331" class="1004" name="store_ln1718_store_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="1" slack="0"/>
<pin id="333" dir="0" index="1" bw="6" slack="0"/>
<pin id="334" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1718/1 "/>
</bind>
</comp>

<comp id="337" class="1004" name="cmp41_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="8" slack="0"/>
<pin id="339" dir="0" index="1" bw="1" slack="0"/>
<pin id="340" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp41/1 "/>
</bind>
</comp>

<comp id="343" class="1004" name="cmp106_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="8" slack="0"/>
<pin id="345" dir="0" index="1" bw="1" slack="0"/>
<pin id="346" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp106/1 "/>
</bind>
</comp>

<comp id="349" class="1004" name="store_ln1736_store_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="1" slack="0"/>
<pin id="351" dir="0" index="1" bw="10" slack="0"/>
<pin id="352" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1736/1 "/>
</bind>
</comp>

<comp id="355" class="1004" name="icmp_ln1765_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="8" slack="0"/>
<pin id="357" dir="0" index="1" bw="1" slack="0"/>
<pin id="358" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1765/1 "/>
</bind>
</comp>

<comp id="361" class="1004" name="and_ln1765_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="1" slack="0"/>
<pin id="363" dir="0" index="1" bw="1" slack="0"/>
<pin id="364" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1765/1 "/>
</bind>
</comp>

<comp id="367" class="1004" name="empty_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="8" slack="0"/>
<pin id="369" dir="0" index="1" bw="8" slack="0"/>
<pin id="370" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="373" class="1004" name="empty_60_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="8" slack="0"/>
<pin id="375" dir="0" index="1" bw="1" slack="0"/>
<pin id="376" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_60/1 "/>
</bind>
</comp>

<comp id="379" class="1004" name="sel_tmp2_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="8" slack="0"/>
<pin id="381" dir="0" index="1" bw="1" slack="0"/>
<pin id="382" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp2/1 "/>
</bind>
</comp>

<comp id="385" class="1004" name="vBarSel_1_load_load_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="1" slack="0"/>
<pin id="387" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="vBarSel_1_load/2 "/>
</bind>
</comp>

<comp id="389" class="1004" name="yCount_V_1_load_load_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="6" slack="0"/>
<pin id="391" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="yCount_V_1_load/2 "/>
</bind>
</comp>

<comp id="393" class="1004" name="icmp_ln878_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="6" slack="0"/>
<pin id="395" dir="0" index="1" bw="1" slack="0"/>
<pin id="396" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln878/2 "/>
</bind>
</comp>

<comp id="399" class="1004" name="and_ln1721_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="1" slack="0"/>
<pin id="401" dir="0" index="1" bw="1" slack="1"/>
<pin id="402" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1721/2 "/>
</bind>
</comp>

<comp id="404" class="1004" name="store_ln1727_store_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="1" slack="0"/>
<pin id="406" dir="0" index="1" bw="6" slack="0"/>
<pin id="407" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1727/2 "/>
</bind>
</comp>

<comp id="410" class="1004" name="xor_ln1728_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="1" slack="0"/>
<pin id="412" dir="0" index="1" bw="1" slack="0"/>
<pin id="413" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1728/2 "/>
</bind>
</comp>

<comp id="416" class="1004" name="store_ln1728_store_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="0"/>
<pin id="418" dir="0" index="1" bw="1" slack="0"/>
<pin id="419" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1728/2 "/>
</bind>
</comp>

<comp id="422" class="1004" name="add_ln691_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="6" slack="0"/>
<pin id="424" dir="0" index="1" bw="1" slack="0"/>
<pin id="425" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691/2 "/>
</bind>
</comp>

<comp id="428" class="1004" name="store_ln691_store_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="6" slack="0"/>
<pin id="430" dir="0" index="1" bw="6" slack="0"/>
<pin id="431" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln691/2 "/>
</bind>
</comp>

<comp id="434" class="1004" name="store_ln1719_store_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="1" slack="0"/>
<pin id="436" dir="0" index="1" bw="1" slack="0"/>
<pin id="437" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1719/2 "/>
</bind>
</comp>

<comp id="440" class="1004" name="hBarSel_1_load_load_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="3" slack="0"/>
<pin id="442" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hBarSel_1_load/2 "/>
</bind>
</comp>

<comp id="444" class="1004" name="xCount_V_1_load_load_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="10" slack="0"/>
<pin id="446" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="xCount_V_1_load/2 "/>
</bind>
</comp>

<comp id="448" class="1004" name="trunc_ln878_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="10" slack="0"/>
<pin id="450" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln878/2 "/>
</bind>
</comp>

<comp id="452" class="1004" name="icmp_ln878_1_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="10" slack="0"/>
<pin id="454" dir="0" index="1" bw="7" slack="0"/>
<pin id="455" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln878_1/2 "/>
</bind>
</comp>

<comp id="458" class="1004" name="add_ln692_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="10" slack="0"/>
<pin id="460" dir="0" index="1" bw="7" slack="0"/>
<pin id="461" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln692/2 "/>
</bind>
</comp>

<comp id="464" class="1004" name="store_ln692_store_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="10" slack="0"/>
<pin id="466" dir="0" index="1" bw="10" slack="0"/>
<pin id="467" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln692/2 "/>
</bind>
</comp>

<comp id="470" class="1004" name="add_ln1745_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="3" slack="0"/>
<pin id="472" dir="0" index="1" bw="1" slack="0"/>
<pin id="473" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1745/2 "/>
</bind>
</comp>

<comp id="476" class="1004" name="store_ln1745_store_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="3" slack="0"/>
<pin id="478" dir="0" index="1" bw="3" slack="0"/>
<pin id="479" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1745/2 "/>
</bind>
</comp>

<comp id="482" class="1004" name="add_ln691_1_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="6" slack="0"/>
<pin id="484" dir="0" index="1" bw="1" slack="0"/>
<pin id="485" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_1/2 "/>
</bind>
</comp>

<comp id="488" class="1004" name="zext_ln691_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="6" slack="0"/>
<pin id="490" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln691/2 "/>
</bind>
</comp>

<comp id="492" class="1004" name="store_ln691_store_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="6" slack="0"/>
<pin id="494" dir="0" index="1" bw="10" slack="0"/>
<pin id="495" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln691/2 "/>
</bind>
</comp>

<comp id="498" class="1004" name="store_ln1735_store_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="1" slack="0"/>
<pin id="500" dir="0" index="1" bw="3" slack="0"/>
<pin id="501" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1735/2 "/>
</bind>
</comp>

<comp id="504" class="1004" name="or_ln_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="4" slack="0"/>
<pin id="506" dir="0" index="1" bw="1" slack="0"/>
<pin id="507" dir="0" index="2" bw="3" slack="0"/>
<pin id="508" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/3 "/>
</bind>
</comp>

<comp id="512" class="1004" name="zext_ln1748_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="4" slack="0"/>
<pin id="514" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1748/3 "/>
</bind>
</comp>

<comp id="516" class="1004" name="tmp_1_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="11" slack="0"/>
<pin id="518" dir="0" index="1" bw="1" slack="0"/>
<pin id="519" dir="0" index="2" bw="4" slack="0"/>
<pin id="520" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="524" class="1004" name="idxprom45_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="11" slack="0"/>
<pin id="526" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="idxprom45/3 "/>
</bind>
</comp>

<comp id="529" class="1004" name="idxprom47_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="3" slack="0"/>
<pin id="531" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="idxprom47/4 "/>
</bind>
</comp>

<comp id="545" class="1004" name="val_assign_3_cast_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="6" slack="0"/>
<pin id="547" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="val_assign_3_cast/5 "/>
</bind>
</comp>

<comp id="549" class="1004" name="val_assign_4_cast_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="6" slack="0"/>
<pin id="551" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="val_assign_4_cast/5 "/>
</bind>
</comp>

<comp id="553" class="1004" name="val_assign_5_cast_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="6" slack="0"/>
<pin id="555" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="val_assign_5_cast/5 "/>
</bind>
</comp>

<comp id="557" class="1004" name="sel_tmp3_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="1" slack="4"/>
<pin id="559" dir="0" index="1" bw="1" slack="4"/>
<pin id="560" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp3/5 "/>
</bind>
</comp>

<comp id="561" class="1004" name="sel_tmp5_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="1" slack="4"/>
<pin id="563" dir="0" index="1" bw="1" slack="0"/>
<pin id="564" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp5/5 "/>
</bind>
</comp>

<comp id="566" class="1004" name="sel_tmp6_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="1" slack="4"/>
<pin id="568" dir="0" index="1" bw="1" slack="0"/>
<pin id="569" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp6/5 "/>
</bind>
</comp>

<comp id="571" class="1004" name="xor_ln1765_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="1" slack="4"/>
<pin id="573" dir="0" index="1" bw="1" slack="0"/>
<pin id="574" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1765/5 "/>
</bind>
</comp>

<comp id="576" class="1004" name="and_ln1765_1_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="1" slack="0"/>
<pin id="578" dir="0" index="1" bw="1" slack="0"/>
<pin id="579" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1765_1/5 "/>
</bind>
</comp>

<comp id="582" class="1004" name="and_ln1765_2_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="1" slack="0"/>
<pin id="584" dir="0" index="1" bw="1" slack="4"/>
<pin id="585" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1765_2/5 "/>
</bind>
</comp>

<comp id="587" class="1004" name="sel_tmp16_demorgan_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="1" slack="4"/>
<pin id="589" dir="0" index="1" bw="1" slack="4"/>
<pin id="590" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp16_demorgan/5 "/>
</bind>
</comp>

<comp id="591" class="1004" name="sel_tmp16_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="1" slack="0"/>
<pin id="593" dir="0" index="1" bw="1" slack="0"/>
<pin id="594" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp16/5 "/>
</bind>
</comp>

<comp id="597" class="1004" name="and_ln1765_3_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="1" slack="4"/>
<pin id="599" dir="0" index="1" bw="1" slack="0"/>
<pin id="600" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1765_3/5 "/>
</bind>
</comp>

<comp id="602" class="1004" name="select_ln1765_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="1" slack="0"/>
<pin id="604" dir="0" index="1" bw="8" slack="0"/>
<pin id="605" dir="0" index="2" bw="8" slack="0"/>
<pin id="606" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1765/5 "/>
</bind>
</comp>

<comp id="610" class="1004" name="or_ln1765_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="1" slack="0"/>
<pin id="612" dir="0" index="1" bw="1" slack="0"/>
<pin id="613" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1765/5 "/>
</bind>
</comp>

<comp id="616" class="1004" name="select_ln1765_1_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="1" slack="0"/>
<pin id="618" dir="0" index="1" bw="8" slack="0"/>
<pin id="619" dir="0" index="2" bw="6" slack="0"/>
<pin id="620" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1765_1/5 "/>
</bind>
</comp>

<comp id="624" class="1004" name="or_ln1765_1_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="1" slack="0"/>
<pin id="626" dir="0" index="1" bw="1" slack="0"/>
<pin id="627" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1765_1/5 "/>
</bind>
</comp>

<comp id="630" class="1004" name="select_ln1765_3_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="1" slack="0"/>
<pin id="632" dir="0" index="1" bw="8" slack="0"/>
<pin id="633" dir="0" index="2" bw="8" slack="0"/>
<pin id="634" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1765_3/5 "/>
</bind>
</comp>

<comp id="638" class="1004" name="or_ln1765_2_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="1" slack="0"/>
<pin id="640" dir="0" index="1" bw="1" slack="0"/>
<pin id="641" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1765_2/5 "/>
</bind>
</comp>

<comp id="644" class="1004" name="select_ln1765_5_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="1" slack="0"/>
<pin id="646" dir="0" index="1" bw="8" slack="0"/>
<pin id="647" dir="0" index="2" bw="8" slack="0"/>
<pin id="648" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1765_5/5 "/>
</bind>
</comp>

<comp id="652" class="1004" name="select_ln1765_6_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="1" slack="0"/>
<pin id="654" dir="0" index="1" bw="8" slack="0"/>
<pin id="655" dir="0" index="2" bw="6" slack="0"/>
<pin id="656" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1765_6/5 "/>
</bind>
</comp>

<comp id="660" class="1004" name="select_ln1765_8_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="1" slack="0"/>
<pin id="662" dir="0" index="1" bw="8" slack="0"/>
<pin id="663" dir="0" index="2" bw="8" slack="0"/>
<pin id="664" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1765_8/5 "/>
</bind>
</comp>

<comp id="668" class="1004" name="select_ln1765_10_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="1" slack="0"/>
<pin id="670" dir="0" index="1" bw="8" slack="0"/>
<pin id="671" dir="0" index="2" bw="6" slack="0"/>
<pin id="672" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1765_10/5 "/>
</bind>
</comp>

<comp id="676" class="1004" name="select_ln1765_12_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="1" slack="0"/>
<pin id="678" dir="0" index="1" bw="8" slack="0"/>
<pin id="679" dir="0" index="2" bw="8" slack="0"/>
<pin id="680" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1765_12/5 "/>
</bind>
</comp>

<comp id="684" class="1004" name="val_assign_cast_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="2" slack="1"/>
<pin id="686" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="val_assign_cast/6 "/>
</bind>
</comp>

<comp id="687" class="1004" name="val_assign_1_cast_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="2" slack="1"/>
<pin id="689" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="val_assign_1_cast/6 "/>
</bind>
</comp>

<comp id="690" class="1004" name="val_assign_2_cast_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="2" slack="1"/>
<pin id="692" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="val_assign_2_cast/6 "/>
</bind>
</comp>

<comp id="693" class="1004" name="select_ln1765_2_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="1" slack="5"/>
<pin id="695" dir="0" index="1" bw="2" slack="0"/>
<pin id="696" dir="0" index="2" bw="8" slack="1"/>
<pin id="697" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1765_2/6 "/>
</bind>
</comp>

<comp id="699" class="1004" name="select_ln1765_4_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="1" slack="1"/>
<pin id="701" dir="0" index="1" bw="8" slack="1"/>
<pin id="702" dir="0" index="2" bw="8" slack="0"/>
<pin id="703" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1765_4/6 "/>
</bind>
</comp>

<comp id="705" class="1004" name="select_ln1765_7_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="1" slack="5"/>
<pin id="707" dir="0" index="1" bw="2" slack="0"/>
<pin id="708" dir="0" index="2" bw="8" slack="1"/>
<pin id="709" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1765_7/6 "/>
</bind>
</comp>

<comp id="711" class="1004" name="select_ln1765_9_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="1" slack="1"/>
<pin id="713" dir="0" index="1" bw="8" slack="1"/>
<pin id="714" dir="0" index="2" bw="8" slack="0"/>
<pin id="715" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1765_9/6 "/>
</bind>
</comp>

<comp id="717" class="1004" name="select_ln1765_11_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="1" slack="5"/>
<pin id="719" dir="0" index="1" bw="2" slack="0"/>
<pin id="720" dir="0" index="2" bw="8" slack="1"/>
<pin id="721" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1765_11/6 "/>
</bind>
</comp>

<comp id="723" class="1004" name="select_ln1765_13_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="1" slack="1"/>
<pin id="725" dir="0" index="1" bw="8" slack="1"/>
<pin id="726" dir="0" index="2" bw="8" slack="0"/>
<pin id="727" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1765_13/6 "/>
</bind>
</comp>

<comp id="729" class="1004" name="mrv_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="24" slack="0"/>
<pin id="731" dir="0" index="1" bw="8" slack="0"/>
<pin id="732" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/6 "/>
</bind>
</comp>

<comp id="735" class="1004" name="mrv_1_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="24" slack="0"/>
<pin id="737" dir="0" index="1" bw="8" slack="0"/>
<pin id="738" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/6 "/>
</bind>
</comp>

<comp id="741" class="1004" name="mrv_2_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="24" slack="0"/>
<pin id="743" dir="0" index="1" bw="8" slack="0"/>
<pin id="744" dir="1" index="2" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/6 "/>
</bind>
</comp>

<comp id="747" class="1005" name="icmp_ln1716_reg_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="1" slack="1"/>
<pin id="749" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1716 "/>
</bind>
</comp>

<comp id="752" class="1005" name="icmp_ln1716_1_reg_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="1" slack="1"/>
<pin id="754" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1716_1 "/>
</bind>
</comp>

<comp id="756" class="1005" name="cmp41_reg_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="1" slack="4"/>
<pin id="758" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="cmp41 "/>
</bind>
</comp>

<comp id="763" class="1005" name="cmp106_reg_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="1" slack="4"/>
<pin id="765" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="cmp106 "/>
</bind>
</comp>

<comp id="769" class="1005" name="and_ln1765_reg_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="1" slack="4"/>
<pin id="771" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="and_ln1765 "/>
</bind>
</comp>

<comp id="776" class="1005" name="empty_60_reg_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="1" slack="3"/>
<pin id="778" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="empty_60 "/>
</bind>
</comp>

<comp id="783" class="1005" name="sel_tmp2_reg_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="1" slack="4"/>
<pin id="785" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="sel_tmp2 "/>
</bind>
</comp>

<comp id="788" class="1005" name="vBarSel_1_load_reg_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="1" slack="1"/>
<pin id="790" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="vBarSel_1_load "/>
</bind>
</comp>

<comp id="797" class="1005" name="xor_ln1728_reg_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="1" slack="1"/>
<pin id="799" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln1728 "/>
</bind>
</comp>

<comp id="802" class="1005" name="hBarSel_1_load_reg_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="3" slack="1"/>
<pin id="804" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="hBarSel_1_load "/>
</bind>
</comp>

<comp id="810" class="1005" name="add_ln1745_reg_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="3" slack="1"/>
<pin id="812" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1745 "/>
</bind>
</comp>

<comp id="815" class="1005" name="DPtpgBarArray_addr_reg_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="4" slack="1"/>
<pin id="817" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="DPtpgBarArray_addr "/>
</bind>
</comp>

<comp id="820" class="1005" name="DPtpgBarSelRgb_VESA_r_addr_reg_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="3" slack="1"/>
<pin id="822" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="DPtpgBarSelRgb_VESA_r_addr "/>
</bind>
</comp>

<comp id="825" class="1005" name="DPtpgBarSelRgb_VESA_g_addr_reg_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="3" slack="1"/>
<pin id="827" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="DPtpgBarSelRgb_VESA_g_addr "/>
</bind>
</comp>

<comp id="830" class="1005" name="DPtpgBarSelRgb_VESA_b_addr_reg_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="3" slack="1"/>
<pin id="832" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="DPtpgBarSelRgb_VESA_b_addr "/>
</bind>
</comp>

<comp id="835" class="1005" name="DPtpgBarSelRgb_CEA_r_addr_reg_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="3" slack="1"/>
<pin id="837" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="DPtpgBarSelRgb_CEA_r_addr "/>
</bind>
</comp>

<comp id="840" class="1005" name="DPtpgBarSelRgb_CEA_g_addr_reg_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="3" slack="1"/>
<pin id="842" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="DPtpgBarSelRgb_CEA_g_addr "/>
</bind>
</comp>

<comp id="845" class="1005" name="DPtpgBarSelRgb_CEA_b_addr_reg_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="3" slack="1"/>
<pin id="847" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="DPtpgBarSelRgb_CEA_b_addr "/>
</bind>
</comp>

<comp id="850" class="1005" name="DPtpgBarSelYuv_601_y_addr_reg_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="3" slack="1"/>
<pin id="852" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="DPtpgBarSelYuv_601_y_addr "/>
</bind>
</comp>

<comp id="855" class="1005" name="DPtpgBarSelYuv_601_v_addr_reg_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="3" slack="1"/>
<pin id="857" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="DPtpgBarSelYuv_601_v_addr "/>
</bind>
</comp>

<comp id="860" class="1005" name="DPtpgBarSelYuv_709_y_addr_reg_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="3" slack="1"/>
<pin id="862" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="DPtpgBarSelYuv_709_y_addr "/>
</bind>
</comp>

<comp id="865" class="1005" name="DPtpgBarSelYuv_709_v_addr_reg_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="3" slack="1"/>
<pin id="867" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="DPtpgBarSelYuv_709_v_addr "/>
</bind>
</comp>

<comp id="870" class="1005" name="DPtpgBarSelYuv_601_u_addr_reg_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="3" slack="1"/>
<pin id="872" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="DPtpgBarSelYuv_601_u_addr "/>
</bind>
</comp>

<comp id="875" class="1005" name="DPtpgBarSelYuv_709_u_addr_reg_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="3" slack="1"/>
<pin id="877" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="DPtpgBarSelYuv_709_u_addr "/>
</bind>
</comp>

<comp id="880" class="1005" name="DPtpgBarSelRgb_VESA_r_load_reg_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="2" slack="1"/>
<pin id="882" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="DPtpgBarSelRgb_VESA_r_load "/>
</bind>
</comp>

<comp id="885" class="1005" name="DPtpgBarSelRgb_VESA_g_load_reg_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="2" slack="1"/>
<pin id="887" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="DPtpgBarSelRgb_VESA_g_load "/>
</bind>
</comp>

<comp id="890" class="1005" name="DPtpgBarSelRgb_VESA_b_load_reg_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="2" slack="1"/>
<pin id="892" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="DPtpgBarSelRgb_VESA_b_load "/>
</bind>
</comp>

<comp id="895" class="1005" name="DPtpgBarSelYuv_709_y_load_reg_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="8" slack="1"/>
<pin id="897" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="DPtpgBarSelYuv_709_y_load "/>
</bind>
</comp>

<comp id="900" class="1005" name="DPtpgBarSelYuv_709_v_load_reg_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="8" slack="1"/>
<pin id="902" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="DPtpgBarSelYuv_709_v_load "/>
</bind>
</comp>

<comp id="905" class="1005" name="DPtpgBarSelYuv_709_u_load_reg_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="8" slack="1"/>
<pin id="907" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="DPtpgBarSelYuv_709_u_load "/>
</bind>
</comp>

<comp id="910" class="1005" name="select_ln1765_3_reg_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="8" slack="1"/>
<pin id="912" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1765_3 "/>
</bind>
</comp>

<comp id="915" class="1005" name="or_ln1765_2_reg_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="1" slack="1"/>
<pin id="917" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln1765_2 "/>
</bind>
</comp>

<comp id="922" class="1005" name="select_ln1765_8_reg_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="8" slack="1"/>
<pin id="924" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1765_8 "/>
</bind>
</comp>

<comp id="927" class="1005" name="select_ln1765_12_reg_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="8" slack="1"/>
<pin id="929" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1765_12 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="86"><net_src comp="44" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="8" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="44" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="6" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="44" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="4" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="46" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="2" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="46" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="0" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="117"><net_src comp="18" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="78" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="124"><net_src comp="112" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="130"><net_src comp="20" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="78" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="137"><net_src comp="125" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="143"><net_src comp="22" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="78" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="150"><net_src comp="138" pin="3"/><net_sink comp="145" pin=0"/></net>

<net id="156"><net_src comp="24" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="78" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="163"><net_src comp="151" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="169"><net_src comp="26" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="78" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="176"><net_src comp="164" pin="3"/><net_sink comp="171" pin=0"/></net>

<net id="182"><net_src comp="28" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="78" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="189"><net_src comp="177" pin="3"/><net_sink comp="184" pin=0"/></net>

<net id="195"><net_src comp="30" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="78" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="202"><net_src comp="190" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="208"><net_src comp="32" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="209"><net_src comp="78" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="215"><net_src comp="203" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="221"><net_src comp="34" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="78" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="228"><net_src comp="216" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="234"><net_src comp="36" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="235"><net_src comp="78" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="241"><net_src comp="229" pin="3"/><net_sink comp="236" pin=0"/></net>

<net id="247"><net_src comp="38" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="78" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="254"><net_src comp="242" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="260"><net_src comp="40" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="261"><net_src comp="78" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="267"><net_src comp="255" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="273"><net_src comp="42" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="78" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="280"><net_src comp="268" pin="3"/><net_sink comp="275" pin=0"/></net>

<net id="284"><net_src comp="64" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="295"><net_src comp="281" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="299"><net_src comp="72" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="308"><net_src comp="296" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="312"><net_src comp="100" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="317"><net_src comp="100" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="48" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="323"><net_src comp="100" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="106" pin="2"/><net_sink comp="319" pin=1"/></net>

<net id="329"><net_src comp="319" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="48" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="335"><net_src comp="50" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="12" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="341"><net_src comp="94" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="52" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="347"><net_src comp="82" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="52" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="353"><net_src comp="54" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="16" pin="0"/><net_sink comp="349" pin=1"/></net>

<net id="359"><net_src comp="94" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="360"><net_src comp="56" pin="0"/><net_sink comp="355" pin=1"/></net>

<net id="365"><net_src comp="309" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="366"><net_src comp="355" pin="2"/><net_sink comp="361" pin=1"/></net>

<net id="371"><net_src comp="94" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="88" pin="2"/><net_sink comp="367" pin=1"/></net>

<net id="377"><net_src comp="367" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="52" pin="0"/><net_sink comp="373" pin=1"/></net>

<net id="383"><net_src comp="88" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="384"><net_src comp="52" pin="0"/><net_sink comp="379" pin=1"/></net>

<net id="388"><net_src comp="10" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="392"><net_src comp="12" pin="0"/><net_sink comp="389" pin=0"/></net>

<net id="397"><net_src comp="389" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="58" pin="0"/><net_sink comp="393" pin=1"/></net>

<net id="403"><net_src comp="393" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="408"><net_src comp="50" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="12" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="414"><net_src comp="385" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="60" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="420"><net_src comp="410" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="10" pin="0"/><net_sink comp="416" pin=1"/></net>

<net id="426"><net_src comp="389" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="62" pin="0"/><net_sink comp="422" pin=1"/></net>

<net id="432"><net_src comp="422" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="12" pin="0"/><net_sink comp="428" pin=1"/></net>

<net id="438"><net_src comp="64" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="10" pin="0"/><net_sink comp="434" pin=1"/></net>

<net id="443"><net_src comp="14" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="447"><net_src comp="16" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="451"><net_src comp="444" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="456"><net_src comp="444" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="66" pin="0"/><net_sink comp="452" pin=1"/></net>

<net id="462"><net_src comp="444" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="68" pin="0"/><net_sink comp="458" pin=1"/></net>

<net id="468"><net_src comp="458" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="16" pin="0"/><net_sink comp="464" pin=1"/></net>

<net id="474"><net_src comp="440" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="475"><net_src comp="70" pin="0"/><net_sink comp="470" pin=1"/></net>

<net id="480"><net_src comp="470" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="14" pin="0"/><net_sink comp="476" pin=1"/></net>

<net id="486"><net_src comp="448" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="487"><net_src comp="62" pin="0"/><net_sink comp="482" pin=1"/></net>

<net id="491"><net_src comp="482" pin="2"/><net_sink comp="488" pin=0"/></net>

<net id="496"><net_src comp="488" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="497"><net_src comp="16" pin="0"/><net_sink comp="492" pin=1"/></net>

<net id="502"><net_src comp="72" pin="0"/><net_sink comp="498" pin=0"/></net>

<net id="503"><net_src comp="14" pin="0"/><net_sink comp="498" pin=1"/></net>

<net id="509"><net_src comp="74" pin="0"/><net_sink comp="504" pin=0"/></net>

<net id="510"><net_src comp="285" pin="8"/><net_sink comp="504" pin=1"/></net>

<net id="511"><net_src comp="300" pin="6"/><net_sink comp="504" pin=2"/></net>

<net id="515"><net_src comp="504" pin="3"/><net_sink comp="512" pin=0"/></net>

<net id="521"><net_src comp="76" pin="0"/><net_sink comp="516" pin=0"/></net>

<net id="522"><net_src comp="72" pin="0"/><net_sink comp="516" pin=1"/></net>

<net id="523"><net_src comp="512" pin="1"/><net_sink comp="516" pin=2"/></net>

<net id="527"><net_src comp="516" pin="3"/><net_sink comp="524" pin=0"/></net>

<net id="528"><net_src comp="524" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="532"><net_src comp="119" pin="3"/><net_sink comp="529" pin=0"/></net>

<net id="533"><net_src comp="529" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="534"><net_src comp="529" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="535"><net_src comp="529" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="536"><net_src comp="529" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="537"><net_src comp="529" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="538"><net_src comp="529" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="539"><net_src comp="529" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="540"><net_src comp="529" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="541"><net_src comp="529" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="542"><net_src comp="529" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="543"><net_src comp="529" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="544"><net_src comp="529" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="548"><net_src comp="171" pin="3"/><net_sink comp="545" pin=0"/></net>

<net id="552"><net_src comp="184" pin="3"/><net_sink comp="549" pin=0"/></net>

<net id="556"><net_src comp="197" pin="3"/><net_sink comp="553" pin=0"/></net>

<net id="565"><net_src comp="60" pin="0"/><net_sink comp="561" pin=1"/></net>

<net id="570"><net_src comp="561" pin="2"/><net_sink comp="566" pin=1"/></net>

<net id="575"><net_src comp="60" pin="0"/><net_sink comp="571" pin=1"/></net>

<net id="580"><net_src comp="566" pin="2"/><net_sink comp="576" pin=0"/></net>

<net id="581"><net_src comp="571" pin="2"/><net_sink comp="576" pin=1"/></net>

<net id="586"><net_src comp="566" pin="2"/><net_sink comp="582" pin=0"/></net>

<net id="595"><net_src comp="587" pin="2"/><net_sink comp="591" pin=0"/></net>

<net id="596"><net_src comp="60" pin="0"/><net_sink comp="591" pin=1"/></net>

<net id="601"><net_src comp="591" pin="2"/><net_sink comp="597" pin=1"/></net>

<net id="607"><net_src comp="597" pin="2"/><net_sink comp="602" pin=0"/></net>

<net id="608"><net_src comp="236" pin="3"/><net_sink comp="602" pin=1"/></net>

<net id="609"><net_src comp="210" pin="3"/><net_sink comp="602" pin=2"/></net>

<net id="614"><net_src comp="597" pin="2"/><net_sink comp="610" pin=0"/></net>

<net id="615"><net_src comp="582" pin="2"/><net_sink comp="610" pin=1"/></net>

<net id="621"><net_src comp="576" pin="2"/><net_sink comp="616" pin=0"/></net>

<net id="622"><net_src comp="210" pin="3"/><net_sink comp="616" pin=1"/></net>

<net id="623"><net_src comp="545" pin="1"/><net_sink comp="616" pin=2"/></net>

<net id="628"><net_src comp="576" pin="2"/><net_sink comp="624" pin=0"/></net>

<net id="629"><net_src comp="557" pin="2"/><net_sink comp="624" pin=1"/></net>

<net id="635"><net_src comp="610" pin="2"/><net_sink comp="630" pin=0"/></net>

<net id="636"><net_src comp="602" pin="3"/><net_sink comp="630" pin=1"/></net>

<net id="637"><net_src comp="616" pin="3"/><net_sink comp="630" pin=2"/></net>

<net id="642"><net_src comp="610" pin="2"/><net_sink comp="638" pin=0"/></net>

<net id="643"><net_src comp="624" pin="2"/><net_sink comp="638" pin=1"/></net>

<net id="649"><net_src comp="597" pin="2"/><net_sink comp="644" pin=0"/></net>

<net id="650"><net_src comp="249" pin="3"/><net_sink comp="644" pin=1"/></net>

<net id="651"><net_src comp="223" pin="3"/><net_sink comp="644" pin=2"/></net>

<net id="657"><net_src comp="576" pin="2"/><net_sink comp="652" pin=0"/></net>

<net id="658"><net_src comp="262" pin="3"/><net_sink comp="652" pin=1"/></net>

<net id="659"><net_src comp="549" pin="1"/><net_sink comp="652" pin=2"/></net>

<net id="665"><net_src comp="610" pin="2"/><net_sink comp="660" pin=0"/></net>

<net id="666"><net_src comp="644" pin="3"/><net_sink comp="660" pin=1"/></net>

<net id="667"><net_src comp="652" pin="3"/><net_sink comp="660" pin=2"/></net>

<net id="673"><net_src comp="576" pin="2"/><net_sink comp="668" pin=0"/></net>

<net id="674"><net_src comp="223" pin="3"/><net_sink comp="668" pin=1"/></net>

<net id="675"><net_src comp="553" pin="1"/><net_sink comp="668" pin=2"/></net>

<net id="681"><net_src comp="610" pin="2"/><net_sink comp="676" pin=0"/></net>

<net id="682"><net_src comp="644" pin="3"/><net_sink comp="676" pin=1"/></net>

<net id="683"><net_src comp="668" pin="3"/><net_sink comp="676" pin=2"/></net>

<net id="698"><net_src comp="684" pin="1"/><net_sink comp="693" pin=1"/></net>

<net id="704"><net_src comp="693" pin="3"/><net_sink comp="699" pin=2"/></net>

<net id="710"><net_src comp="687" pin="1"/><net_sink comp="705" pin=1"/></net>

<net id="716"><net_src comp="705" pin="3"/><net_sink comp="711" pin=2"/></net>

<net id="722"><net_src comp="690" pin="1"/><net_sink comp="717" pin=1"/></net>

<net id="728"><net_src comp="717" pin="3"/><net_sink comp="723" pin=2"/></net>

<net id="733"><net_src comp="80" pin="0"/><net_sink comp="729" pin=0"/></net>

<net id="734"><net_src comp="699" pin="3"/><net_sink comp="729" pin=1"/></net>

<net id="739"><net_src comp="729" pin="2"/><net_sink comp="735" pin=0"/></net>

<net id="740"><net_src comp="711" pin="3"/><net_sink comp="735" pin=1"/></net>

<net id="745"><net_src comp="735" pin="2"/><net_sink comp="741" pin=0"/></net>

<net id="746"><net_src comp="723" pin="3"/><net_sink comp="741" pin=1"/></net>

<net id="750"><net_src comp="313" pin="2"/><net_sink comp="747" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="399" pin=1"/></net>

<net id="755"><net_src comp="325" pin="2"/><net_sink comp="752" pin=0"/></net>

<net id="759"><net_src comp="337" pin="2"/><net_sink comp="756" pin=0"/></net>

<net id="760"><net_src comp="756" pin="1"/><net_sink comp="557" pin=0"/></net>

<net id="761"><net_src comp="756" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="762"><net_src comp="756" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="766"><net_src comp="343" pin="2"/><net_sink comp="763" pin=0"/></net>

<net id="767"><net_src comp="763" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="768"><net_src comp="763" pin="1"/><net_sink comp="587" pin=1"/></net>

<net id="772"><net_src comp="361" pin="2"/><net_sink comp="769" pin=0"/></net>

<net id="773"><net_src comp="769" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="774"><net_src comp="769" pin="1"/><net_sink comp="582" pin=1"/></net>

<net id="775"><net_src comp="769" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="779"><net_src comp="373" pin="2"/><net_sink comp="776" pin=0"/></net>

<net id="780"><net_src comp="776" pin="1"/><net_sink comp="693" pin=0"/></net>

<net id="781"><net_src comp="776" pin="1"/><net_sink comp="705" pin=0"/></net>

<net id="782"><net_src comp="776" pin="1"/><net_sink comp="717" pin=0"/></net>

<net id="786"><net_src comp="379" pin="2"/><net_sink comp="783" pin=0"/></net>

<net id="787"><net_src comp="783" pin="1"/><net_sink comp="557" pin=1"/></net>

<net id="791"><net_src comp="385" pin="1"/><net_sink comp="788" pin=0"/></net>

<net id="792"><net_src comp="788" pin="1"/><net_sink comp="285" pin=2"/></net>

<net id="793"><net_src comp="788" pin="1"/><net_sink comp="285" pin=6"/></net>

<net id="800"><net_src comp="410" pin="2"/><net_sink comp="797" pin=0"/></net>

<net id="801"><net_src comp="797" pin="1"/><net_sink comp="285" pin=4"/></net>

<net id="805"><net_src comp="440" pin="1"/><net_sink comp="802" pin=0"/></net>

<net id="806"><net_src comp="802" pin="1"/><net_sink comp="300" pin=2"/></net>

<net id="813"><net_src comp="470" pin="2"/><net_sink comp="810" pin=0"/></net>

<net id="814"><net_src comp="810" pin="1"/><net_sink comp="300" pin=4"/></net>

<net id="818"><net_src comp="112" pin="3"/><net_sink comp="815" pin=0"/></net>

<net id="819"><net_src comp="815" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="823"><net_src comp="125" pin="3"/><net_sink comp="820" pin=0"/></net>

<net id="824"><net_src comp="820" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="828"><net_src comp="138" pin="3"/><net_sink comp="825" pin=0"/></net>

<net id="829"><net_src comp="825" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="833"><net_src comp="151" pin="3"/><net_sink comp="830" pin=0"/></net>

<net id="834"><net_src comp="830" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="838"><net_src comp="164" pin="3"/><net_sink comp="835" pin=0"/></net>

<net id="839"><net_src comp="835" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="843"><net_src comp="177" pin="3"/><net_sink comp="840" pin=0"/></net>

<net id="844"><net_src comp="840" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="848"><net_src comp="190" pin="3"/><net_sink comp="845" pin=0"/></net>

<net id="849"><net_src comp="845" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="853"><net_src comp="203" pin="3"/><net_sink comp="850" pin=0"/></net>

<net id="854"><net_src comp="850" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="858"><net_src comp="216" pin="3"/><net_sink comp="855" pin=0"/></net>

<net id="859"><net_src comp="855" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="863"><net_src comp="229" pin="3"/><net_sink comp="860" pin=0"/></net>

<net id="864"><net_src comp="860" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="868"><net_src comp="242" pin="3"/><net_sink comp="865" pin=0"/></net>

<net id="869"><net_src comp="865" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="873"><net_src comp="255" pin="3"/><net_sink comp="870" pin=0"/></net>

<net id="874"><net_src comp="870" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="878"><net_src comp="268" pin="3"/><net_sink comp="875" pin=0"/></net>

<net id="879"><net_src comp="875" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="883"><net_src comp="132" pin="3"/><net_sink comp="880" pin=0"/></net>

<net id="884"><net_src comp="880" pin="1"/><net_sink comp="684" pin=0"/></net>

<net id="888"><net_src comp="145" pin="3"/><net_sink comp="885" pin=0"/></net>

<net id="889"><net_src comp="885" pin="1"/><net_sink comp="687" pin=0"/></net>

<net id="893"><net_src comp="158" pin="3"/><net_sink comp="890" pin=0"/></net>

<net id="894"><net_src comp="890" pin="1"/><net_sink comp="690" pin=0"/></net>

<net id="898"><net_src comp="236" pin="3"/><net_sink comp="895" pin=0"/></net>

<net id="899"><net_src comp="895" pin="1"/><net_sink comp="693" pin=2"/></net>

<net id="903"><net_src comp="249" pin="3"/><net_sink comp="900" pin=0"/></net>

<net id="904"><net_src comp="900" pin="1"/><net_sink comp="717" pin=2"/></net>

<net id="908"><net_src comp="275" pin="3"/><net_sink comp="905" pin=0"/></net>

<net id="909"><net_src comp="905" pin="1"/><net_sink comp="705" pin=2"/></net>

<net id="913"><net_src comp="630" pin="3"/><net_sink comp="910" pin=0"/></net>

<net id="914"><net_src comp="910" pin="1"/><net_sink comp="699" pin=1"/></net>

<net id="918"><net_src comp="638" pin="2"/><net_sink comp="915" pin=0"/></net>

<net id="919"><net_src comp="915" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="920"><net_src comp="915" pin="1"/><net_sink comp="711" pin=0"/></net>

<net id="921"><net_src comp="915" pin="1"/><net_sink comp="723" pin=0"/></net>

<net id="925"><net_src comp="660" pin="3"/><net_sink comp="922" pin=0"/></net>

<net id="926"><net_src comp="922" pin="1"/><net_sink comp="711" pin=1"/></net>

<net id="930"><net_src comp="676" pin="3"/><net_sink comp="927" pin=0"/></net>

<net id="931"><net_src comp="927" pin="1"/><net_sink comp="723" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: vBarSel_1 | {2 }
	Port: yCount_V_1 | {1 2 }
	Port: hBarSel_1 | {2 }
	Port: xCount_V_1 | {1 2 }
 - Input state : 
	Port: tpgPatternDPColorSquare : y | {1 }
	Port: tpgPatternDPColorSquare : x | {1 }
	Port: tpgPatternDPColorSquare : color | {1 }
	Port: tpgPatternDPColorSquare : dpDynamicRange | {1 }
	Port: tpgPatternDPColorSquare : dpYUVCoef | {1 }
	Port: tpgPatternDPColorSquare : vBarSel_1 | {2 }
	Port: tpgPatternDPColorSquare : yCount_V_1 | {2 }
	Port: tpgPatternDPColorSquare : hBarSel_1 | {2 }
	Port: tpgPatternDPColorSquare : xCount_V_1 | {2 }
	Port: tpgPatternDPColorSquare : DPtpgBarArray | {3 4 }
	Port: tpgPatternDPColorSquare : DPtpgBarSelRgb_VESA_r | {4 5 }
	Port: tpgPatternDPColorSquare : DPtpgBarSelRgb_VESA_g | {4 5 }
	Port: tpgPatternDPColorSquare : DPtpgBarSelRgb_VESA_b | {4 5 }
	Port: tpgPatternDPColorSquare : DPtpgBarSelRgb_CEA_r | {4 5 }
	Port: tpgPatternDPColorSquare : DPtpgBarSelRgb_CEA_g | {4 5 }
	Port: tpgPatternDPColorSquare : DPtpgBarSelRgb_CEA_b | {4 5 }
	Port: tpgPatternDPColorSquare : DPtpgBarSelYuv_601_y | {4 5 }
	Port: tpgPatternDPColorSquare : DPtpgBarSelYuv_601_v | {4 5 }
	Port: tpgPatternDPColorSquare : DPtpgBarSelYuv_709_y | {4 5 }
	Port: tpgPatternDPColorSquare : DPtpgBarSelYuv_709_v | {4 5 }
	Port: tpgPatternDPColorSquare : DPtpgBarSelYuv_601_u | {4 5 }
	Port: tpgPatternDPColorSquare : DPtpgBarSelYuv_709_u | {4 5 }
  - Chain level:
	State 1
		br_ln1716 : 1
		br_ln1733 : 1
		and_ln1765 : 1
	State 2
		icmp_ln878 : 1
		and_ln1721 : 2
		br_ln1721 : 2
		xor_ln1728 : 1
		store_ln1728 : 1
		add_ln691 : 1
		store_ln691 : 2
		trunc_ln878 : 1
		icmp_ln878_1 : 1
		br_ln1738 : 2
		add_ln692 : 1
		store_ln692 : 2
		add_ln1745 : 1
		store_ln1745 : 2
		add_ln691_1 : 2
		zext_ln691 : 3
		store_ln691 : 4
	State 3
		or_ln : 1
		zext_ln1748 : 2
		tmp_1 : 3
		idxprom45 : 4
		DPtpgBarArray_addr : 5
		DPtpgBarArray_load : 6
	State 4
		idxprom47 : 1
		DPtpgBarSelRgb_VESA_r_addr : 2
		DPtpgBarSelRgb_VESA_r_load : 3
		DPtpgBarSelRgb_VESA_g_addr : 2
		DPtpgBarSelRgb_VESA_g_load : 3
		DPtpgBarSelRgb_VESA_b_addr : 2
		DPtpgBarSelRgb_VESA_b_load : 3
		DPtpgBarSelRgb_CEA_r_addr : 2
		DPtpgBarSelRgb_CEA_r_load : 3
		DPtpgBarSelRgb_CEA_g_addr : 2
		DPtpgBarSelRgb_CEA_g_load : 3
		DPtpgBarSelRgb_CEA_b_addr : 2
		DPtpgBarSelRgb_CEA_b_load : 3
		DPtpgBarSelYuv_601_y_addr : 2
		DPtpgBarSelYuv_601_y_load : 3
		DPtpgBarSelYuv_601_v_addr : 2
		DPtpgBarSelYuv_601_v_load : 3
		DPtpgBarSelYuv_709_y_addr : 2
		DPtpgBarSelYuv_709_y_load : 3
		DPtpgBarSelYuv_709_v_addr : 2
		DPtpgBarSelYuv_709_v_load : 3
		DPtpgBarSelYuv_601_u_addr : 2
		DPtpgBarSelYuv_601_u_load : 3
		DPtpgBarSelYuv_709_u_addr : 2
		DPtpgBarSelYuv_709_u_load : 3
	State 5
		val_assign_3_cast : 1
		val_assign_4_cast : 1
		val_assign_5_cast : 1
		select_ln1765_8 : 1
		select_ln1765_12 : 1
	State 6
		select_ln1765_2 : 1
		select_ln1765_4 : 2
		select_ln1765_7 : 1
		select_ln1765_9 : 2
		select_ln1765_11 : 1
		select_ln1765_13 : 2
		mrv : 3
		mrv_1 : 4
		mrv_2 : 5
		ret_ln1776 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|
| Operation|         Functional Unit        |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|
|          |      select_ln1765_fu_602      |    0    |    8    |
|          |     select_ln1765_1_fu_616     |    0    |    8    |
|          |     select_ln1765_3_fu_630     |    0    |    8    |
|          |     select_ln1765_5_fu_644     |    0    |    8    |
|          |     select_ln1765_6_fu_652     |    0    |    8    |
|          |     select_ln1765_8_fu_660     |    0    |    8    |
|  select  |     select_ln1765_10_fu_668    |    0    |    8    |
|          |     select_ln1765_12_fu_676    |    0    |    8    |
|          |     select_ln1765_2_fu_693     |    0    |    8    |
|          |     select_ln1765_4_fu_699     |    0    |    8    |
|          |     select_ln1765_7_fu_705     |    0    |    8    |
|          |     select_ln1765_9_fu_711     |    0    |    8    |
|          |     select_ln1765_11_fu_717    |    0    |    8    |
|          |     select_ln1765_13_fu_723    |    0    |    8    |
|----------|--------------------------------|---------|---------|
|          |       icmp_ln1716_fu_313       |    0    |    13   |
|          |      icmp_ln1716_1_fu_325      |    0    |    13   |
|          |          cmp41_fu_337          |    0    |    11   |
|          |          cmp106_fu_343         |    0    |    11   |
|   icmp   |       icmp_ln1765_fu_355       |    0    |    11   |
|          |         empty_60_fu_373        |    0    |    11   |
|          |         sel_tmp2_fu_379        |    0    |    11   |
|          |        icmp_ln878_fu_393       |    0    |    10   |
|          |       icmp_ln878_1_fu_452      |    0    |    11   |
|----------|--------------------------------|---------|---------|
|          |        add_ln691_fu_422        |    0    |    14   |
|    add   |        add_ln692_fu_458        |    0    |    13   |
|          |        add_ln1745_fu_470       |    0    |    11   |
|          |       add_ln691_1_fu_482       |    0    |    14   |
|----------|--------------------------------|---------|---------|
|          |        or_ln1716_fu_319        |    0    |    16   |
|          |          empty_fu_367          |    0    |    8    |
|    or    |    sel_tmp16_demorgan_fu_587   |    0    |    2    |
|          |        or_ln1765_fu_610        |    0    |    2    |
|          |       or_ln1765_1_fu_624       |    0    |    2    |
|          |       or_ln1765_2_fu_638       |    0    |    2    |
|----------|--------------------------------|---------|---------|
|          |        and_ln1765_fu_361       |    0    |    2    |
|          |        and_ln1721_fu_399       |    0    |    2    |
|          |         sel_tmp3_fu_557        |    0    |    2    |
|    and   |         sel_tmp6_fu_566        |    0    |    2    |
|          |       and_ln1765_1_fu_576      |    0    |    2    |
|          |       and_ln1765_2_fu_582      |    0    |    2    |
|          |       and_ln1765_3_fu_597      |    0    |    2    |
|----------|--------------------------------|---------|---------|
|          |        xor_ln1728_fu_410       |    0    |    2    |
|    xor   |         sel_tmp5_fu_561        |    0    |    2    |
|          |        xor_ln1765_fu_571       |    0    |    2    |
|          |        sel_tmp16_fu_591        |    0    |    2    |
|----------|--------------------------------|---------|---------|
|          |    dpYUVCoef_read_read_fu_82   |    0    |    0    |
|          | dpDynamicRange_read_read_fu_88 |    0    |    0    |
|   read   |      color_read_read_fu_94     |    0    |    0    |
|          |       x_read_read_fu_100       |    0    |    0    |
|          |       y_read_read_fu_106       |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   trunc  |       trunc_ln1716_fu_309      |    0    |    0    |
|          |       trunc_ln878_fu_448       |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |        zext_ln691_fu_488       |    0    |    0    |
|   zext   |       zext_ln1748_fu_512       |    0    |    0    |
|          |        idxprom45_fu_524        |    0    |    0    |
|          |        idxprom47_fu_529        |    0    |    0    |
|----------|--------------------------------|---------|---------|
|bitconcatenate|          or_ln_fu_504          |    0    |    0    |
|          |          tmp_1_fu_516          |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |    val_assign_3_cast_fu_545    |    0    |    0    |
|          |    val_assign_4_cast_fu_549    |    0    |    0    |
|   sext   |    val_assign_5_cast_fu_553    |    0    |    0    |
|          |     val_assign_cast_fu_684     |    0    |    0    |
|          |    val_assign_1_cast_fu_687    |    0    |    0    |
|          |    val_assign_2_cast_fu_690    |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |           mrv_fu_729           |    0    |    0    |
|insertvalue|          mrv_1_fu_735          |    0    |    0    |
|          |          mrv_2_fu_741          |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   Total  |                                |    0    |   320   |
|----------|--------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------------+--------+
|                                  |   FF   |
+----------------------------------+--------+
|    DPtpgBarArray_addr_reg_815    |    4   |
| DPtpgBarSelRgb_CEA_b_addr_reg_845|    3   |
| DPtpgBarSelRgb_CEA_g_addr_reg_840|    3   |
| DPtpgBarSelRgb_CEA_r_addr_reg_835|    3   |
|DPtpgBarSelRgb_VESA_b_addr_reg_830|    3   |
|DPtpgBarSelRgb_VESA_b_load_reg_890|    2   |
|DPtpgBarSelRgb_VESA_g_addr_reg_825|    3   |
|DPtpgBarSelRgb_VESA_g_load_reg_885|    2   |
|DPtpgBarSelRgb_VESA_r_addr_reg_820|    3   |
|DPtpgBarSelRgb_VESA_r_load_reg_880|    2   |
| DPtpgBarSelYuv_601_u_addr_reg_870|    3   |
| DPtpgBarSelYuv_601_v_addr_reg_855|    3   |
| DPtpgBarSelYuv_601_y_addr_reg_850|    3   |
| DPtpgBarSelYuv_709_u_addr_reg_875|    3   |
| DPtpgBarSelYuv_709_u_load_reg_905|    8   |
| DPtpgBarSelYuv_709_v_addr_reg_865|    3   |
| DPtpgBarSelYuv_709_v_load_reg_900|    8   |
| DPtpgBarSelYuv_709_y_addr_reg_860|    3   |
| DPtpgBarSelYuv_709_y_load_reg_895|    8   |
|        add_ln1745_reg_810        |    3   |
|        and_ln1765_reg_769        |    1   |
|          cmp106_reg_763          |    1   |
|           cmp41_reg_756          |    1   |
|         empty_60_reg_776         |    1   |
|      hBarSel_1_load_reg_802      |    3   |
|      hBarSel_5_loc_0_reg_296     |    3   |
|       icmp_ln1716_1_reg_752      |    1   |
|        icmp_ln1716_reg_747       |    1   |
|        or_ln1765_2_reg_915       |    1   |
|         sel_tmp2_reg_783         |    1   |
|     select_ln1765_12_reg_927     |    8   |
|      select_ln1765_3_reg_910     |    8   |
|      select_ln1765_8_reg_922     |    8   |
|      vBarSel_1_load_reg_788      |    1   |
|      vBarSel_3_loc_0_reg_281     |    1   |
|        xor_ln1728_reg_797        |    1   |
+----------------------------------+--------+
|               Total              |   114  |
+----------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_119 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_132 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_145 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_158 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_171 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_184 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_197 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_210 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_223 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_236 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_249 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_262 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_275 |  p0  |   2  |   3  |    6   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   80   ||  20.644 ||   117   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   320  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   20   |    -   |   117  |
|  Register |    -   |   114  |    -   |
+-----------+--------+--------+--------+
|   Total   |   20   |   114  |   437  |
+-----------+--------+--------+--------+
