
AVRASM ver. 2.2.7  C:\Users\eduar\Documents\UP\Quinto Semestre\Atmel\ProyectoFinal_EduardoSolano\ProyectoFinal_EduardoSolano\main.asm Thu Nov 26 11:35:19 2020

[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.3.300\avrasm\inc\m16adef.inc'
C:\Users\eduar\Documents\UP\Quinto Semestre\Atmel\ProyectoFinal_EduardoSolano\ProyectoFinal_EduardoSolano\main.asm(11): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.3.300\avrasm\inc\m16adef.inc'
[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.3.300\avrasm\inc\m16adef.inc'
C:\Users\eduar\Documents\UP\Quinto Semestre\Atmel\ProyectoFinal_EduardoSolano\ProyectoFinal_EduardoSolano\main.asm(11): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.3.300\avrasm\inc\m16adef.inc'
                                 
                                 ;******************
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega16A.xml ***********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m16Adef.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega16A
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega16A
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M16ADEF_INC_
                                 #define _M16ADEF_INC_
                                 
                                 
                                 #pragma partinc 0
                                 
                                 ; ***** SPECIFY DEVICE ***************************************************
                                 .device ATmega16A
                                 #pragma AVRPART ADMIN PART_NAME ATmega16A
                                 .equ	SIGNATURE_000	= 0x1e
                                 .equ	SIGNATURE_001	= 0x94
                                 .equ	SIGNATURE_002	= 0x03
                                 
                                 #pragma AVRPART CORE CORE_VERSION V2E
                                 
                                 
                                 ; ***** I/O REGISTER DEFINITIONS *****************************************
                                 ; NOTE:
                                 ; Definitions marked "MEMORY MAPPED"are extended I/O ports
                                 ; and cannot be used with IN/OUT instructions
                                 .equ	SREG	= 0x3f
                                 .equ	SPL	= 0x3d
                                 .equ	SPH	= 0x3e
                                 .equ	OCR0	= 0x3c
                                 .equ	GICR	= 0x3b
                                 .equ	GIFR	= 0x3a
                                 .equ	TIMSK	= 0x39
                                 .equ	TIFR	= 0x38
                                 .equ	SPMCSR	= 0x37
                                 .equ	TWCR	= 0x36
                                 .equ	MCUCR	= 0x35
                                 .equ	MCUCSR	= 0x34
                                 .equ	TCCR0	= 0x33
                                 .equ	TCNT0	= 0x32
                                 .equ	OSCCAL	= 0x31
                                 .equ	OCDR	= 0x31
                                 .equ	SFIOR	= 0x30
                                 .equ	TCCR1A	= 0x2f
                                 .equ	TCCR1B	= 0x2e
                                 .equ	TCNT1L	= 0x2c
                                 .equ	TCNT1H	= 0x2d
                                 .equ	OCR1AL	= 0x2a
                                 .equ	OCR1AH	= 0x2b
                                 .equ	OCR1BL	= 0x28
                                 .equ	OCR1BH	= 0x29
                                 .equ	ICR1L	= 0x26
                                 .equ	ICR1H	= 0x27
                                 .equ	TCCR2	= 0x25
                                 .equ	TCNT2	= 0x24
                                 .equ	OCR2	= 0x23
                                 .equ	ASSR	= 0x22
                                 .equ	WDTCR	= 0x21
                                 .equ	UBRRH	= 0x20
                                 .equ	UCSRC	= 0x20
                                 .equ	EEARL	= 0x1e
                                 .equ	EEARH	= 0x1f
                                 .equ	EEDR	= 0x1d
                                 .equ	EECR	= 0x1c
                                 .equ	PORTA	= 0x1b
                                 .equ	DDRA	= 0x1a
                                 .equ	PINA	= 0x19
                                 .equ	PORTB	= 0x18
                                 .equ	DDRB	= 0x17
                                 .equ	PINB	= 0x16
                                 .equ	PORTC	= 0x15
                                 .equ	DDRC	= 0x14
                                 .equ	PINC	= 0x13
                                 .equ	PORTD	= 0x12
                                 .equ	DDRD	= 0x11
                                 .equ	PIND	= 0x10
                                 .equ	SPDR	= 0x0f
                                 .equ	SPSR	= 0x0e
                                 .equ	SPCR	= 0x0d
                                 .equ	UDR	= 0x0c
                                 .equ	UCSRA	= 0x0b
                                 .equ	UCSRB	= 0x0a
                                 .equ	UBRRL	= 0x09
                                 .equ	ACSR	= 0x08
                                 .equ	ADMUX	= 0x07
                                 .equ	ADCSRA	= 0x06
                                 .equ	ADCH	= 0x05
                                 .equ	ADCL	= 0x04
                                 .equ	TWDR	= 0x03
                                 .equ	TWAR	= 0x02
                                 .equ	TWSR	= 0x01
                                 .equ	TWBR	= 0x00
                                 
                                 
                                 ; ***** BIT DEFINITIONS **************************************************
                                 
                                 ; ***** TIMER_COUNTER_0 **************
                                 ; TCCR0 - Timer/Counter Control Register
                                 .equ	CS00	= 0	; Clock Select 1
                                 .equ	CS01	= 1	; Clock Select 1
                                 .equ	CS02	= 2	; Clock Select 2
                                 .equ	WGM01	= 3	; Waveform Generation Mode 1
                                 .equ	CTC0	= WGM01	; For compatibility
                                 .equ	COM00	= 4	; Compare match Output Mode 0
                                 .equ	COM01	= 5	; Compare Match Output Mode 1
                                 .equ	WGM00	= 6	; Waveform Generation Mode 0
                                 .equ	PWM0	= WGM00	; For compatibility
                                 .equ	FOC0	= 7	; Force Output Compare
                                 
                                 ; TCNT0 - Timer/Counter Register
                                 .equ	TCNT0_0	= 0	; 
                                 .equ	TCNT0_1	= 1	; 
                                 .equ	TCNT0_2	= 2	; 
                                 .equ	TCNT0_3	= 3	; 
                                 .equ	TCNT0_4	= 4	; 
                                 .equ	TCNT0_5	= 5	; 
                                 .equ	TCNT0_6	= 6	; 
                                 .equ	TCNT0_7	= 7	; 
                                 
                                 ; OCR0 - Output Compare Register
                                 .equ	OCR0_0	= 0	; 
                                 .equ	OCR0_1	= 1	; 
                                 .equ	OCR0_2	= 2	; 
                                 .equ	OCR0_3	= 3	; 
                                 .equ	OCR0_4	= 4	; 
                                 .equ	OCR0_5	= 5	; 
                                 .equ	OCR0_6	= 6	; 
                                 .equ	OCR0_7	= 7	; 
                                 
                                 ; TIMSK - Timer/Counter Interrupt Mask Register
                                 .equ	TOIE0	= 0	; Timer/Counter0 Overflow Interrupt Enable
                                 .equ	OCIE0	= 1	; Timer/Counter0 Output Compare Match Interrupt register
                                 
                                 ; TIFR - Timer/Counter Interrupt Flag register
                                 .equ	TOV0	= 0	; Timer/Counter0 Overflow Flag
                                 .equ	OCF0	= 1	; Output Compare Flag 0
                                 
                                 ; SFIOR - Special Function IO Register
                                 .equ	PSR10	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 
                                 
                                 ; ***** TIMER_COUNTER_1 **************
                                 ; TIMSK - Timer/Counter Interrupt Mask Register
                                 .equ	TOIE1	= 2	; Timer/Counter1 Overflow Interrupt Enable
                                 .equ	OCIE1B	= 3	; Timer/Counter1 Output CompareB Match Interrupt Enable
                                 .equ	OCIE1A	= 4	; Timer/Counter1 Output CompareA Match Interrupt Enable
                                 .equ	TICIE1	= 5	; Timer/Counter1 Input Capture Interrupt Enable
                                 
                                 ; TIFR - Timer/Counter Interrupt Flag register
                                 .equ	TOV1	= 2	; Timer/Counter1 Overflow Flag
                                 .equ	OCF1B	= 3	; Output Compare Flag 1B
                                 .equ	OCF1A	= 4	; Output Compare Flag 1A
                                 .equ	ICF1	= 5	; Input Capture Flag 1
                                 
                                 ; TCCR1A - Timer/Counter1 Control Register A
                                 .equ	WGM10	= 0	; Waveform Generation Mode
                                 .equ	PWM10	= WGM10	; For compatibility
                                 .equ	WGM11	= 1	; Waveform Generation Mode
                                 .equ	PWM11	= WGM11	; For compatibility
                                 .equ	FOC1B	= 2	; Force Output Compare 1B
                                 .equ	FOC1A	= 3	; Force Output Compare 1A
                                 .equ	COM1B0	= 4	; Compare Output Mode 1B, bit 0
                                 .equ	COM1B1	= 5	; Compare Output Mode 1B, bit 1
                                 .equ	COM1A0	= 6	; Compare Ouput Mode 1A, bit 0
                                 .equ	COM1A1	= 7	; Compare Output Mode 1A, bit 1
                                 
                                 ; TCCR1B - Timer/Counter1 Control Register B
                                 .equ	CS10	= 0	; Prescaler source of Timer/Counter 1
                                 .equ	CS11	= 1	; Prescaler source of Timer/Counter 1
                                 .equ	CS12	= 2	; Prescaler source of Timer/Counter 1
                                 .equ	WGM12	= 3	; Waveform Generation Mode
                                 .equ	CTC10	= WGM12	; For compatibility
                                 .equ	CTC1	= WGM12	; For compatibility
                                 .equ	WGM13	= 4	; Waveform Generation Mode
                                 .equ	CTC11	= WGM13	; For compatibility
                                 .equ	ICES1	= 6	; Input Capture 1 Edge Select
                                 .equ	ICNC1	= 7	; Input Capture 1 Noise Canceler
                                 
                                 
                                 ; ***** EXTERNAL_INTERRUPT ***********
                                 ; GICR - General Interrupt Control Register
                                 .equ	GIMSK	= GICR	; For compatibility
                                 .equ	IVCE	= 0	; Interrupt Vector Change Enable
                                 .equ	IVSEL	= 1	; Interrupt Vector Select
                                 .equ	INT2	= 5	; External Interrupt Request 2 Enable
                                 .equ	INT0	= 6	; External Interrupt Request 0 Enable
                                 .equ	INT1	= 7	; External Interrupt Request 1 Enable
                                 
                                 ; GIFR - General Interrupt Flag Register
                                 .equ	INTF2	= 5	; External Interrupt Flag 2
                                 .equ	INTF0	= 6	; External Interrupt Flag 0
                                 .equ	INTF1	= 7	; External Interrupt Flag 1
                                 
                                 ; MCUCR - General Interrupt Control Register
                                 .equ	ISC00	= 0	; Interrupt Sense Control 0 Bit 0
                                 .equ	ISC01	= 1	; Interrupt Sense Control 0 Bit 1
                                 .equ	ISC10	= 2	; Interrupt Sense Control 1 Bit 0
                                 .equ	ISC11	= 3	; Interrupt Sense Control 1 Bit 1
                                 
                                 ; MCUCSR - MCU Control And Status Register
                                 .equ	ISC2	= 6	; Interrupt Sense Control 2
                                 
                                 
                                 ; ***** EEPROM ***********************
                                 ; EEDR - EEPROM Data Register
                                 .equ	EEDR0	= 0	; EEPROM Data Register bit 0
                                 .equ	EEDR1	= 1	; EEPROM Data Register bit 1
                                 .equ	EEDR2	= 2	; EEPROM Data Register bit 2
                                 .equ	EEDR3	= 3	; EEPROM Data Register bit 3
                                 .equ	EEDR4	= 4	; EEPROM Data Register bit 4
                                 .equ	EEDR5	= 5	; EEPROM Data Register bit 5
                                 .equ	EEDR6	= 6	; EEPROM Data Register bit 6
                                 .equ	EEDR7	= 7	; EEPROM Data Register bit 7
                                 
                                 ; EECR - EEPROM Control Register
                                 .equ	EERE	= 0	; EEPROM Read Enable
                                 .equ	EEWE	= 1	; EEPROM Write Enable
                                 .equ	EEMWE	= 2	; EEPROM Master Write Enable
                                 .equ	EEWEE	= EEMWE	; For compatibility
                                 .equ	EERIE	= 3	; EEPROM Ready Interrupt Enable
                                 
                                 
                                 ; ***** CPU **************************
                                 ; SREG - Status Register
                                 .equ	SREG_C	= 0	; Carry Flag
                                 .equ	SREG_Z	= 1	; Zero Flag
                                 .equ	SREG_N	= 2	; Negative Flag
                                 .equ	SREG_V	= 3	; Two's Complement Overflow Flag
                                 .equ	SREG_S	= 4	; Sign Bit
                                 .equ	SREG_H	= 5	; Half Carry Flag
                                 .equ	SREG_T	= 6	; Bit Copy Storage
                                 .equ	SREG_I	= 7	; Global Interrupt Enable
                                 
                                 ; MCUCR - MCU Control Register
                                 ;.equ	ISC00	= 0	; Interrupt Sense Control 0 Bit 0
                                 ;.equ	ISC01	= 1	; Interrupt Sense Control 0 Bit 1
                                 ;.equ	ISC10	= 2	; Interrupt Sense Control 1 Bit 0
                                 ;.equ	ISC11	= 3	; Interrupt Sense Control 1 Bit 1
                                 .equ	SM0	= 4	; Sleep Mode Select
                                 .equ	SM1	= 5	; Sleep Mode Select
                                 .equ	SE	= 6	; Sleep Enable
                                 .equ	SM2	= 7	; Sleep Mode Select
                                 
                                 ; MCUCSR - MCU Control And Status Register
                                 .equ	MCUSR	= MCUCSR	; For compatibility
                                 .equ	PORF	= 0	; Power-on reset flag
                                 .equ	EXTRF	= 1	; External Reset Flag
                                 .equ	EXTREF	= EXTRF	; For compatibility
                                 .equ	BORF	= 2	; Brown-out Reset Flag
                                 .equ	WDRF	= 3	; Watchdog Reset Flag
                                 .equ	JTRF	= 4	; JTAG Reset Flag
                                 .equ	JTD	= 7	; JTAG Interface Disable
                                 
                                 ; OSCCAL - Oscillator Calibration Value
                                 .equ	CAL0	= 0	; Oscillator Calibration Value Bit0
                                 .equ	CAL1	= 1	; Oscillator Calibration Value Bit1
                                 .equ	CAL2	= 2	; Oscillator Calibration Value Bit2
                                 .equ	CAL3	= 3	; Oscillator Calibration Value Bit3
                                 .equ	CAL4	= 4	; Oscillator Calibration Value Bit4
                                 .equ	CAL5	= 5	; Oscillator Calibration Value Bit5
                                 .equ	CAL6	= 6	; Oscillator Calibration Value Bit6
                                 .equ	CAL7	= 7	; Oscillator Calibration Value Bit7
                                 
                                 ; SFIOR - Special function I/O register
                                 ;.equ	PSR10	= 0	; Prescaler reset
                                 .equ	PSR2	= 1	; Prescaler reset
                                 .equ	PUD	= 2	; Pull-up Disable
                                 
                                 
                                 ; ***** TIMER_COUNTER_2 **************
                                 ; TIMSK - Timer/Counter Interrupt Mask register
                                 .equ	TOIE2	= 6	; Timer/Counter2 Overflow Interrupt Enable
                                 .equ	OCIE2	= 7	; Timer/Counter2 Output Compare Match Interrupt Enable
                                 
                                 ; TIFR - Timer/Counter Interrupt Flag Register
                                 .equ	TOV2	= 6	; Timer/Counter2 Overflow Flag
                                 .equ	OCF2	= 7	; Output Compare Flag 2
                                 
                                 ; TCCR2 - Timer/Counter2 Control Register
                                 .equ	CS20	= 0	; Clock Select bit 0
                                 .equ	CS21	= 1	; Clock Select bit 1
                                 .equ	CS22	= 2	; Clock Select bit 2
                                 .equ	WGM21	= 3	; Waveform Generation Mode
                                 .equ	CTC2	= WGM21	; For compatibility
                                 .equ	COM20	= 4	; Compare Output Mode bit 0
                                 .equ	COM21	= 5	; Compare Output Mode bit 1
                                 .equ	WGM20	= 6	; Waveform Genration Mode
                                 .equ	PWM2	= WGM20	; For compatibility
                                 .equ	FOC2	= 7	; Force Output Compare
                                 
                                 ; TCNT2 - Timer/Counter2
                                 .equ	TCNT2_0	= 0	; Timer/Counter 2 bit 0
                                 .equ	TCNT2_1	= 1	; Timer/Counter 2 bit 1
                                 .equ	TCNT2_2	= 2	; Timer/Counter 2 bit 2
                                 .equ	TCNT2_3	= 3	; Timer/Counter 2 bit 3
                                 .equ	TCNT2_4	= 4	; Timer/Counter 2 bit 4
                                 .equ	TCNT2_5	= 5	; Timer/Counter 2 bit 5
                                 .equ	TCNT2_6	= 6	; Timer/Counter 2 bit 6
                                 .equ	TCNT2_7	= 7	; Timer/Counter 2 bit 7
                                 
                                 ; OCR2 - Timer/Counter2 Output Compare Register
                                 .equ	OCR2_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; ASSR - Asynchronous Status Register
                                 .equ	TCR2UB	= 0	; Timer/counter Control Register2 Update Busy
                                 .equ	OCR2UB	= 1	; Output Compare Register2 Update Busy
                                 .equ	TCN2UB	= 2	; Timer/Counter2 Update Busy
                                 .equ	AS2	= 3	; Asynchronous Timer/counter2
                                 
                                 ; SFIOR - Special Function IO Register
                                 ;.equ	PSR2	= 1	; Prescaler Reset Timer/Counter2
                                 
                                 
                                 ; ***** SPI **************************
                                 ; SPDR - SPI Data Register
                                 .equ	SPDR0	= 0	; SPI Data Register bit 0
                                 .equ	SPDR1	= 1	; SPI Data Register bit 1
                                 .equ	SPDR2	= 2	; SPI Data Register bit 2
                                 .equ	SPDR3	= 3	; SPI Data Register bit 3
                                 .equ	SPDR4	= 4	; SPI Data Register bit 4
                                 .equ	SPDR5	= 5	; SPI Data Register bit 5
                                 .equ	SPDR6	= 6	; SPI Data Register bit 6
                                 .equ	SPDR7	= 7	; SPI Data Register bit 7
                                 
                                 ; SPSR - SPI Status Register
                                 .equ	SPI2X	= 0	; Double SPI Speed Bit
                                 .equ	WCOL	= 6	; Write Collision Flag
                                 .equ	SPIF	= 7	; SPI Interrupt Flag
                                 
                                 ; SPCR - SPI Control Register
                                 .equ	SPR0	= 0	; SPI Clock Rate Select 0
                                 .equ	SPR1	= 1	; SPI Clock Rate Select 1
                                 .equ	CPHA	= 2	; Clock Phase
                                 .equ	CPOL	= 3	; Clock polarity
                                 .equ	MSTR	= 4	; Master/Slave Select
                                 .equ	DORD	= 5	; Data Order
                                 .equ	SPE	= 6	; SPI Enable
                                 .equ	SPIE	= 7	; SPI Interrupt Enable
                                 
                                 
                                 ; ***** USART ************************
                                 ; UDR - USART I/O Data Register
                                 .equ	UDR0	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR1	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR2	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR3	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR4	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR5	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR6	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR7	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSRA - USART Control and Status Register A
                                 .equ	USR	= UCSRA	; For compatibility
                                 .equ	MPCM	= 0	; Multi-processor Communication Mode
                                 .equ	U2X	= 1	; Double the USART transmission speed
                                 .equ	UPE	= 2	; Parity Error
                                 .equ	PE	= UPE	; For compatibility
                                 .equ	DOR	= 3	; Data overRun
                                 .equ	FE	= 4	; Framing Error
                                 .equ	UDRE	= 5	; USART Data Register Empty
                                 .equ	TXC	= 6	; USART Transmitt Complete
                                 .equ	RXC	= 7	; USART Receive Complete
                                 
                                 ; UCSRB - USART Control and Status Register B
                                 .equ	UCR	= UCSRB	; For compatibility
                                 .equ	TXB8	= 0	; Transmit Data Bit 8
                                 .equ	RXB8	= 1	; Receive Data Bit 8
                                 .equ	UCSZ2	= 2	; Character Size
                                 .equ	CHR9	= UCSZ2	; For compatibility
                                 .equ	TXEN	= 3	; Transmitter Enable
                                 .equ	RXEN	= 4	; Receiver Enable
                                 .equ	UDRIE	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSRC - USART Control and Status Register C
                                 .equ	UCPOL	= 0	; Clock Polarity
                                 .equ	UCSZ0	= 1	; Character Size
                                 .equ	UCSZ1	= 2	; Character Size
                                 .equ	USBS	= 3	; Stop Bit Select
                                 .equ	UPM0	= 4	; Parity Mode Bit 0
                                 .equ	UPM1	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL	= 6	; USART Mode Select
                                 .equ	URSEL	= 7	; Register Select
                                 
                                 .equ	UBRRHI	= UBRRH	; For compatibility
                                 
                                 ; ***** TWI **************************
                                 ; TWBR - TWI Bit Rate register
                                 .equ	I2BR	= TWBR	; For compatibility
                                 .equ	TWBR0	= 0	; 
                                 .equ	TWBR1	= 1	; 
                                 .equ	TWBR2	= 2	; 
                                 .equ	TWBR3	= 3	; 
                                 .equ	TWBR4	= 4	; 
                                 .equ	TWBR5	= 5	; 
                                 .equ	TWBR6	= 6	; 
                                 .equ	TWBR7	= 7	; 
                                 
                                 ; TWCR - TWI Control Register
                                 .equ	I2CR	= TWCR	; For compatibility
                                 .equ	TWIE	= 0	; TWI Interrupt Enable
                                 .equ	I2IE	= TWIE	; For compatibility
                                 .equ	TWEN	= 2	; TWI Enable Bit
                                 .equ	I2EN	= TWEN	; For compatibility
                                 .equ	ENI2C	= TWEN	; For compatibility
                                 .equ	TWWC	= 3	; TWI Write Collition Flag
                                 .equ	I2WC	= TWWC	; For compatibility
                                 .equ	TWSTO	= 4	; TWI Stop Condition Bit
                                 .equ	I2STO	= TWSTO	; For compatibility
                                 .equ	TWSTA	= 5	; TWI Start Condition Bit
                                 .equ	I2STA	= TWSTA	; For compatibility
                                 .equ	TWEA	= 6	; TWI Enable Acknowledge Bit
                                 .equ	I2EA	= TWEA	; For compatibility
                                 .equ	TWINT	= 7	; TWI Interrupt Flag
                                 .equ	I2INT	= TWINT	; For compatibility
                                 
                                 ; TWSR - TWI Status Register
                                 .equ	I2SR	= TWSR	; For compatibility
                                 .equ	TWPS0	= 0	; TWI Prescaler
                                 .equ	TWS0	= TWPS0	; For compatibility
                                 .equ	I2GCE	= TWPS0	; For compatibility
                                 .equ	TWPS1	= 1	; TWI Prescaler
                                 .equ	TWS1	= TWPS1	; For compatibility
                                 .equ	TWS3	= 3	; TWI Status
                                 .equ	I2S3	= TWS3	; For compatibility
                                 .equ	TWS4	= 4	; TWI Status
                                 .equ	I2S4	= TWS4	; For compatibility
                                 .equ	TWS5	= 5	; TWI Status
                                 .equ	I2S5	= TWS5	; For compatibility
                                 .equ	TWS6	= 6	; TWI Status
                                 .equ	I2S6	= TWS6	; For compatibility
                                 .equ	TWS7	= 7	; TWI Status
                                 .equ	I2S7	= TWS7	; For compatibility
                                 
                                 ; TWDR - TWI Data register
                                 .equ	I2DR	= TWDR	; For compatibility
                                 .equ	TWD0	= 0	; TWI Data Register Bit 0
                                 .equ	TWD1	= 1	; TWI Data Register Bit 1
                                 .equ	TWD2	= 2	; TWI Data Register Bit 2
                                 .equ	TWD3	= 3	; TWI Data Register Bit 3
                                 .equ	TWD4	= 4	; TWI Data Register Bit 4
                                 .equ	TWD5	= 5	; TWI Data Register Bit 5
                                 .equ	TWD6	= 6	; TWI Data Register Bit 6
                                 .equ	TWD7	= 7	; TWI Data Register Bit 7
                                 
                                 ; TWAR - TWI (Slave) Address register
                                 .equ	I2AR	= TWAR	; For compatibility
                                 .equ	TWGCE	= 0	; TWI General Call Recognition Enable Bit
                                 .equ	TWA0	= 1	; TWI (Slave) Address register Bit 0
                                 .equ	TWA1	= 2	; TWI (Slave) Address register Bit 1
                                 .equ	TWA2	= 3	; TWI (Slave) Address register Bit 2
                                 .equ	TWA3	= 4	; TWI (Slave) Address register Bit 3
                                 .equ	TWA4	= 5	; TWI (Slave) Address register Bit 4
                                 .equ	TWA5	= 6	; TWI (Slave) Address register Bit 5
                                 .equ	TWA6	= 7	; TWI (Slave) Address register Bit 6
                                 
                                 
                                 ; ***** ANALOG_COMPARATOR ************
                                 ; SFIOR - Special Function IO Register
                                 .equ	ACME	= 3	; Analog Comparator Multiplexer Enable
                                 
                                 ; ACSR - Analog Comparator Control And Status Register
                                 .equ	ACIS0	= 0	; Analog Comparator Interrupt Mode Select bit 0
                                 .equ	ACIS1	= 1	; Analog Comparator Interrupt Mode Select bit 1
                                 .equ	ACIC	= 2	; Analog Comparator Input Capture Enable
                                 .equ	ACIE	= 3	; Analog Comparator Interrupt Enable
                                 .equ	ACI	= 4	; Analog Comparator Interrupt Flag
                                 .equ	ACO	= 5	; Analog Compare Output
                                 .equ	ACBG	= 6	; Analog Comparator Bandgap Select
                                 .equ	ACD	= 7	; Analog Comparator Disable
                                 
                                 
                                 ; ***** AD_CONVERTER *****************
                                 ; ADMUX - The ADC multiplexer Selection Register
                                 .equ	MUX0	= 0	; Analog Channel and Gain Selection Bits
                                 .equ	MUX1	= 1	; Analog Channel and Gain Selection Bits
                                 .equ	MUX2	= 2	; Analog Channel and Gain Selection Bits
                                 .equ	MUX3	= 3	; Analog Channel and Gain Selection Bits
                                 .equ	MUX4	= 4	; Analog Channel and Gain Selection Bits
                                 .equ	ADLAR	= 5	; Left Adjust Result
                                 .equ	REFS0	= 6	; Reference Selection Bit 0
                                 .equ	REFS1	= 7	; Reference Selection Bit 1
                                 
                                 ; ADCSRA - The ADC Control and Status register
                                 .equ	ADCSR	= ADCSRA	; For compatibility
                                 .equ	ADPS0	= 0	; ADC  Prescaler Select Bits
                                 .equ	ADPS1	= 1	; ADC  Prescaler Select Bits
                                 .equ	ADPS2	= 2	; ADC  Prescaler Select Bits
                                 .equ	ADIE	= 3	; ADC Interrupt Enable
                                 .equ	ADIF	= 4	; ADC Interrupt Flag
                                 .equ	ADATE	= 5	; When this bit is written to one,the Timer/Counter2 prescaler will be reset.The bit will be cleared by hardware after the operation is performed.Writing a zero to this bit will have no effect.This bit will always be read as zero if Timer/C                                 ounter2 is clocked by the internal CPU clock.If this bit is written when Timer/Counter2 is operating in asynchronous mode,the bit will remain one until the prescaler has been reset.
                                 .equ	ADFR	= ADATE	; For compatibility
                                 .equ	ADSC	= 6	; ADC Start Conversion
                                 .equ	ADEN	= 7	; ADC Enable
                                 
                                 ; ADCH - ADC Data Register High Byte
                                 .equ	ADCH0	= 0	; ADC Data Register High Byte Bit 0
                                 .equ	ADCH1	= 1	; ADC Data Register High Byte Bit 1
                                 .equ	ADCH2	= 2	; ADC Data Register High Byte Bit 2
                                 .equ	ADCH3	= 3	; ADC Data Register High Byte Bit 3
                                 .equ	ADCH4	= 4	; ADC Data Register High Byte Bit 4
                                 .equ	ADCH5	= 5	; ADC Data Register High Byte Bit 5
                                 .equ	ADCH6	= 6	; ADC Data Register High Byte Bit 6
                                 .equ	ADCH7	= 7	; ADC Data Register High Byte Bit 7
                                 
                                 ; ADCL - ADC Data Register Low Byte
                                 .equ	ADCL0	= 0	; ADC Data Register Low Byte Bit 0
                                 .equ	ADCL1	= 1	; ADC Data Register Low Byte Bit 1
                                 .equ	ADCL2	= 2	; ADC Data Register Low Byte Bit 2
                                 .equ	ADCL3	= 3	; ADC Data Register Low Byte Bit 3
                                 .equ	ADCL4	= 4	; ADC Data Register Low Byte Bit 4
                                 .equ	ADCL5	= 5	; ADC Data Register Low Byte Bit 5
                                 .equ	ADCL6	= 6	; ADC Data Register Low Byte Bit 6
                                 .equ	ADCL7	= 7	; ADC Data Register Low Byte Bit 7
                                 
                                 ; SFIOR - Special Function IO Register
                                 .equ	ADTS0	= 5	; ADC Auto Trigger Source 0
                                 .equ	ADTS1	= 6	; ADC Auto Trigger Source 1
                                 .equ	ADTS2	= 7	; ADC Auto Trigger Source 2
                                 
                                 
                                 ; ***** JTAG *************************
                                 ; OCDR - On-Chip Debug Related Register in I/O Memory
                                 .equ	OCDR0	= 0	; On-Chip Debug Register Bit 0
                                 .equ	OCDR1	= 1	; On-Chip Debug Register Bit 1
                                 .equ	OCDR2	= 2	; On-Chip Debug Register Bit 2
                                 .equ	OCDR3	= 3	; On-Chip Debug Register Bit 3
                                 .equ	OCDR4	= 4	; On-Chip Debug Register Bit 4
                                 .equ	OCDR5	= 5	; On-Chip Debug Register Bit 5
                                 .equ	OCDR6	= 6	; On-Chip Debug Register Bit 6
                                 .equ	OCDR7	= 7	; On-Chip Debug Register Bit 7
                                 .equ	IDRD	= OCDR7	; For compatibility
                                 
                                 ; MCUCSR - MCU Control And Status Register
                                 ;.equ	JTRF	= 4	; JTAG Reset Flag
                                 ;.equ	JTD	= 7	; JTAG Interface Disable
                                 
                                 
                                 ; ***** BOOT_LOAD ********************
                                 ; SPMCSR - Store Program Memory Control Register
                                 .equ	SPMCR	= SPMCSR	; For compatibility
                                 .equ	SPMEN	= 0	; Store Program Memory Enable
                                 .equ	PGERS	= 1	; Page Erase
                                 .equ	PGWRT	= 2	; Page Write
                                 .equ	BLBSET	= 3	; Boot Lock Bit Set
                                 .equ	RWWSRE	= 4	; Read While Write section read enable
                                 .equ	ASRE	= RWWSRE	; For compatibility
                                 .equ	RWWSB	= 6	; Read While Write Section Busy
                                 .equ	ASB	= RWWSB	; For compatibility
                                 .equ	SPMIE	= 7	; SPM Interrupt Enable
                                 
                                 
                                 ; ***** PORTA ************************
                                 ; PORTA - Port A Data Register
                                 .equ	PORTA0	= 0	; Port A Data Register bit 0
                                 .equ	PA0	= 0	; For compatibility
                                 .equ	PORTA1	= 1	; Port A Data Register bit 1
                                 .equ	PA1	= 1	; For compatibility
                                 .equ	PORTA2	= 2	; Port A Data Register bit 2
                                 .equ	PA2	= 2	; For compatibility
                                 .equ	PORTA3	= 3	; Port A Data Register bit 3
                                 .equ	PA3	= 3	; For compatibility
                                 .equ	PORTA4	= 4	; Port A Data Register bit 4
                                 .equ	PA4	= 4	; For compatibility
                                 .equ	PORTA5	= 5	; Port A Data Register bit 5
                                 .equ	PA5	= 5	; For compatibility
                                 .equ	PORTA6	= 6	; Port A Data Register bit 6
                                 .equ	PA6	= 6	; For compatibility
                                 .equ	PORTA7	= 7	; Port A Data Register bit 7
                                 .equ	PA7	= 7	; For compatibility
                                 
                                 ; DDRA - Port A Data Direction Register
                                 .equ	DDA0	= 0	; Data Direction Register, Port A, bit 0
                                 .equ	DDA1	= 1	; Data Direction Register, Port A, bit 1
                                 .equ	DDA2	= 2	; Data Direction Register, Port A, bit 2
                                 .equ	DDA3	= 3	; Data Direction Register, Port A, bit 3
                                 .equ	DDA4	= 4	; Data Direction Register, Port A, bit 4
                                 .equ	DDA5	= 5	; Data Direction Register, Port A, bit 5
                                 .equ	DDA6	= 6	; Data Direction Register, Port A, bit 6
                                 .equ	DDA7	= 7	; Data Direction Register, Port A, bit 7
                                 
                                 ; PINA - Port A Input Pins
                                 .equ	PINA0	= 0	; Input Pins, Port A bit 0
                                 .equ	PINA1	= 1	; Input Pins, Port A bit 1
                                 .equ	PINA2	= 2	; Input Pins, Port A bit 2
                                 .equ	PINA3	= 3	; Input Pins, Port A bit 3
                                 .equ	PINA4	= 4	; Input Pins, Port A bit 4
                                 .equ	PINA5	= 5	; Input Pins, Port A bit 5
                                 .equ	PINA6	= 6	; Input Pins, Port A bit 6
                                 .equ	PINA7	= 7	; Input Pins, Port A bit 7
                                 
                                 
                                 ; ***** PORTB ************************
                                 ; PORTB - Port B Data Register
                                 .equ	PORTB0	= 0	; Port B Data Register bit 0
                                 .equ	PB0	= 0	; For compatibility
                                 .equ	PORTB1	= 1	; Port B Data Register bit 1
                                 .equ	PB1	= 1	; For compatibility
                                 .equ	PORTB2	= 2	; Port B Data Register bit 2
                                 .equ	PB2	= 2	; For compatibility
                                 .equ	PORTB3	= 3	; Port B Data Register bit 3
                                 .equ	PB3	= 3	; For compatibility
                                 .equ	PORTB4	= 4	; Port B Data Register bit 4
                                 .equ	PB4	= 4	; For compatibility
                                 .equ	PORTB5	= 5	; Port B Data Register bit 5
                                 .equ	PB5	= 5	; For compatibility
                                 .equ	PORTB6	= 6	; Port B Data Register bit 6
                                 .equ	PB6	= 6	; For compatibility
                                 .equ	PORTB7	= 7	; Port B Data Register bit 7
                                 .equ	PB7	= 7	; For compatibility
                                 
                                 ; DDRB - Port B Data Direction Register
                                 .equ	DDB0	= 0	; Port B Data Direction Register bit 0
                                 .equ	DDB1	= 1	; Port B Data Direction Register bit 1
                                 .equ	DDB2	= 2	; Port B Data Direction Register bit 2
                                 .equ	DDB3	= 3	; Port B Data Direction Register bit 3
                                 .equ	DDB4	= 4	; Port B Data Direction Register bit 4
                                 .equ	DDB5	= 5	; Port B Data Direction Register bit 5
                                 .equ	DDB6	= 6	; Port B Data Direction Register bit 6
                                 .equ	DDB7	= 7	; Port B Data Direction Register bit 7
                                 
                                 ; PINB - Port B Input Pins
                                 .equ	PINB0	= 0	; Port B Input Pins bit 0
                                 .equ	PINB1	= 1	; Port B Input Pins bit 1
                                 .equ	PINB2	= 2	; Port B Input Pins bit 2
                                 .equ	PINB3	= 3	; Port B Input Pins bit 3
                                 .equ	PINB4	= 4	; Port B Input Pins bit 4
                                 .equ	PINB5	= 5	; Port B Input Pins bit 5
                                 .equ	PINB6	= 6	; Port B Input Pins bit 6
                                 .equ	PINB7	= 7	; Port B Input Pins bit 7
                                 
                                 
                                 ; ***** PORTC ************************
                                 ; PORTC - Port C Data Register
                                 .equ	PORTC0	= 0	; Port C Data Register bit 0
                                 .equ	PC0	= 0	; For compatibility
                                 .equ	PORTC1	= 1	; Port C Data Register bit 1
                                 .equ	PC1	= 1	; For compatibility
                                 .equ	PORTC2	= 2	; Port C Data Register bit 2
                                 .equ	PC2	= 2	; For compatibility
                                 .equ	PORTC3	= 3	; Port C Data Register bit 3
                                 .equ	PC3	= 3	; For compatibility
                                 .equ	PORTC4	= 4	; Port C Data Register bit 4
                                 .equ	PC4	= 4	; For compatibility
                                 .equ	PORTC5	= 5	; Port C Data Register bit 5
                                 .equ	PC5	= 5	; For compatibility
                                 .equ	PORTC6	= 6	; Port C Data Register bit 6
                                 .equ	PC6	= 6	; For compatibility
                                 .equ	PORTC7	= 7	; Port C Data Register bit 7
                                 .equ	PC7	= 7	; For compatibility
                                 
                                 ; DDRC - Port C Data Direction Register
                                 .equ	DDC0	= 0	; Port C Data Direction Register bit 0
                                 .equ	DDC1	= 1	; Port C Data Direction Register bit 1
                                 .equ	DDC2	= 2	; Port C Data Direction Register bit 2
                                 .equ	DDC3	= 3	; Port C Data Direction Register bit 3
                                 .equ	DDC4	= 4	; Port C Data Direction Register bit 4
                                 .equ	DDC5	= 5	; Port C Data Direction Register bit 5
                                 .equ	DDC6	= 6	; Port C Data Direction Register bit 6
                                 .equ	DDC7	= 7	; Port C Data Direction Register bit 7
                                 
                                 ; PINC - Port C Input Pins
                                 .equ	PINC0	= 0	; Port C Input Pins bit 0
                                 .equ	PINC1	= 1	; Port C Input Pins bit 1
                                 .equ	PINC2	= 2	; Port C Input Pins bit 2
                                 .equ	PINC3	= 3	; Port C Input Pins bit 3
                                 .equ	PINC4	= 4	; Port C Input Pins bit 4
                                 .equ	PINC5	= 5	; Port C Input Pins bit 5
                                 .equ	PINC6	= 6	; Port C Input Pins bit 6
                                 .equ	PINC7	= 7	; Port C Input Pins bit 7
                                 
                                 
                                 ; ***** PORTD ************************
                                 ; PORTD - Port D Data Register
                                 .equ	PORTD0	= 0	; Port D Data Register bit 0
                                 .equ	PD0	= 0	; For compatibility
                                 .equ	PORTD1	= 1	; Port D Data Register bit 1
                                 .equ	PD1	= 1	; For compatibility
                                 .equ	PORTD2	= 2	; Port D Data Register bit 2
                                 .equ	PD2	= 2	; For compatibility
                                 .equ	PORTD3	= 3	; Port D Data Register bit 3
                                 .equ	PD3	= 3	; For compatibility
                                 .equ	PORTD4	= 4	; Port D Data Register bit 4
                                 .equ	PD4	= 4	; For compatibility
                                 .equ	PORTD5	= 5	; Port D Data Register bit 5
                                 .equ	PD5	= 5	; For compatibility
                                 .equ	PORTD6	= 6	; Port D Data Register bit 6
                                 .equ	PD6	= 6	; For compatibility
                                 .equ	PORTD7	= 7	; Port D Data Register bit 7
                                 .equ	PD7	= 7	; For compatibility
                                 
                                 ; DDRD - Port D Data Direction Register
                                 .equ	DDD0	= 0	; Port D Data Direction Register bit 0
                                 .equ	DDD1	= 1	; Port D Data Direction Register bit 1
                                 .equ	DDD2	= 2	; Port D Data Direction Register bit 2
                                 .equ	DDD3	= 3	; Port D Data Direction Register bit 3
                                 .equ	DDD4	= 4	; Port D Data Direction Register bit 4
                                 .equ	DDD5	= 5	; Port D Data Direction Register bit 5
                                 .equ	DDD6	= 6	; Port D Data Direction Register bit 6
                                 .equ	DDD7	= 7	; Port D Data Direction Register bit 7
                                 
                                 ; PIND - Port D Input Pins
                                 .equ	PIND0	= 0	; Port D Input Pins bit 0
                                 .equ	PIND1	= 1	; Port D Input Pins bit 1
                                 .equ	PIND2	= 2	; Port D Input Pins bit 2
                                 .equ	PIND3	= 3	; Port D Input Pins bit 3
                                 .equ	PIND4	= 4	; Port D Input Pins bit 4
                                 .equ	PIND5	= 5	; Port D Input Pins bit 5
                                 .equ	PIND6	= 6	; Port D Input Pins bit 6
                                 .equ	PIND7	= 7	; Port D Input Pins bit 7
                                 
                                 
                                 ; ***** WATCHDOG *********************
                                 ; WDTCR - Watchdog Timer Control Register
                                 .equ	WDP0	= 0	; Watch Dog Timer Prescaler bit 0
                                 .equ	WDP1	= 1	; Watch Dog Timer Prescaler bit 1
                                 .equ	WDP2	= 2	; Watch Dog Timer Prescaler bit 2
                                 .equ	WDE	= 3	; Watch Dog Enable
                                 .equ	WDTOE	= 4	; RW
                                 .equ	WDDE	= WDTOE	; For compatibility
                                 
                                 
                                 
                                 ; ***** LOCKSBITS ********************************************************
                                 .equ	LB1	= 0	; Lock bit
                                 .equ	LB2	= 1	; Lock bit
                                 .equ	BLB01	= 2	; Boot Lock bit
                                 .equ	BLB02	= 3	; Boot Lock bit
                                 .equ	BLB11	= 4	; Boot lock bit
                                 .equ	BLB12	= 5	; Boot lock bit
                                 
                                 
                                 ; ***** FUSES ************************************************************
                                 ; LOW fuse bits
                                 .equ	CKSEL0	= 0	; Select Clock Source
                                 .equ	CKSEL1	= 1	; Select Clock Source
                                 .equ	CKSEL2	= 2	; Select Clock Source
                                 .equ	CKSEL3	= 3	; Select Clock Source
                                 .equ	SUT0	= 4	; Select start-up time
                                 .equ	SUT1	= 5	; Select start-up time
                                 .equ	BODEN	= 6	; Brown out detector enable
                                 .equ	BODLEVEL	= 7	; Brown out detector trigger level
                                 
                                 ; HIGH fuse bits
                                 .equ	BOOTRST	= 0	; Select Reset Vector
                                 .equ	BOOTSZ0	= 1	; Select Boot Size
                                 .equ	BOOTSZ1	= 2	; Select Boot Size
                                 .equ	EESAVE	= 3	; EEPROM memory is preserved through chip erase
                                 .equ	CKOPT	= 4	; Oscillator Options
                                 .equ	SPIEN	= 5	; Enable Serial programming and Data Downloading
                                 .equ	JTAGEN	= 6	; Enable JTAG
                                 .equ	OCDEN	= 7	; Enable OCD
                                 
                                 
                                 
                                 ; ***** CPU REGISTER DEFINITIONS *****************************************
                                 .def	XH	= r27
                                 .def	XL	= r26
                                 .def	YH	= r29
                                 .def	YL	= r28
                                 .def	ZH	= r31
                                 .def	ZL	= r30
                                 
                                 
                                 
                                 ; ***** DATA MEMORY DECLARATIONS *****************************************
                                 .equ	FLASHEND	= 0x1fff	; Note: Word address
                                 .equ	IOEND	= 0x003f
                                 .equ	SRAM_START	= 0x0060
                                 .equ	SRAM_SIZE	= 1024
                                 .equ	RAMEND	= 0x045f
                                 .equ	XRAMEND	= 0x0000
                                 .equ	E2END	= 0x01ff
                                 .equ	EEPROMEND	= 0x01ff
                                 .equ	EEADRBITS	= 9
                                 #pragma AVRPART MEMORY PROG_FLASH 16384
                                 #pragma AVRPART MEMORY EEPROM 512
                                 #pragma AVRPART MEMORY INT_SRAM SIZE 1024
                                 #pragma AVRPART MEMORY INT_SRAM START_ADDR 0x60
                                 
                                 
                                 
                                 ; ***** BOOTLOADER DECLARATIONS ******************************************
                                 .equ	NRWW_START_ADDR	= 0x1c00
                                 .equ	NRWW_STOP_ADDR	= 0x1fff
                                 .equ	RWW_START_ADDR	= 0x0
                                 .equ	RWW_STOP_ADDR	= 0x1bff
                                 .equ	PAGESIZE	= 64
                                 .equ	FIRSTBOOTSTART	= 0x1f80
                                 .equ	SECONDBOOTSTART	= 0x1f00
                                 .equ	THIRDBOOTSTART	= 0x1e00
                                 .equ	FOURTHBOOTSTART	= 0x1c00
                                 .equ	SMALLBOOTSTART	= FIRSTBOOTSTART
                                 .equ	LARGEBOOTSTART	= FOURTHBOOTSTART
                                 
                                 
                                 
                                 ; ***** INTERRUPT VECTORS ************************************************
                                 .equ	INT0addr	= 0x0002	; External Interrupt Request 0
                                 .equ	INT1addr	= 0x0004	; External Interrupt Request 1
                                 .equ	OC2addr	= 0x0006	; Timer/Counter2 Compare Match
                                 .equ	OVF2addr	= 0x0008	; Timer/Counter2 Overflow
                                 .equ	ICP1addr	= 0x000a	; Timer/Counter1 Capture Event
                                 .equ	OC1Aaddr	= 0x000c	; Timer/Counter1 Compare Match A
                                 .equ	OC1Baddr	= 0x000e	; Timer/Counter1 Compare Match B
                                 .equ	OVF1addr	= 0x0010	; Timer/Counter1 Overflow
                                 .equ	OVF0addr	= 0x0012	; Timer/Counter0 Overflow
                                 .equ	SPIaddr	= 0x0014	; Serial Transfer Complete
                                 .equ	URXCaddr	= 0x0016	; USART, Rx Complete
                                 .equ	UDREaddr	= 0x0018	; USART Data Register Empty
                                 .equ	UTXCaddr	= 0x001a	; USART, Tx Complete
                                 .equ	ADCCaddr	= 0x001c	; ADC Conversion Complete
                                 .equ	ERDYaddr	= 0x001e	; EEPROM Ready
                                 .equ	ACIaddr	= 0x0020	; Analog Comparator
                                 .equ	TWIaddr	= 0x0022	; 2-wire Serial Interface
                                 .equ	INT2addr	= 0x0024	; External Interrupt Request 2
                                 .equ	OC0addr	= 0x0026	; Timer/Counter0 Compare Match
                                 .equ	SPMRaddr	= 0x0028	; Store Program Memory Ready
                                 
                                 .equ	INT_VECTORS_SIZE	= 42	; size in words
                                 
                                 #endif  /* _M16ADEF_INC_ */
                                 
                                 
                                 ;Autor: Eduardo Solano Jaime
                                 ;******************
                                 ;Ttulo: Proyecto Final
                                 ;Frecuencia: 4 MHz
                                 ;Fecha:	20-nov-20
                                 ;Descripcin: Mano robtica que identifique entre pelotas blancas y negras para depositarlas
                                 ;			  en su contenedor correspondiente.
                                 ;******************
                                 
                                 .include "m16adef.inc"     
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega16A.xml ***********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m16Adef.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega16A
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega16A
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M16ADEF_INC_
                                 
                                 #endif  /* _M16ADEF_INC_ */
                                 
                                    
                                 ;******************
                                 ;Registros (aqu pueden definirse)
                                 ;.def temporal=r19
                                 .def temp=r17
                                 
                                 ;Palabras claves (aqu pueden definirse)
                                 ;.equ LCD_DAT=DDRC
                                 
                                 ;******************
                                 
                                 .org 0x0000
                                 ;Comienza el vector de interrupciones.
000000 940c 002a                 jmp RESET ; Reset Handler
000002 940c 0131                 jmp EXT_INT0 ; IRQ0 Handler
000004 940c 0136                 jmp EXT_INT1 ; IRQ1 Handler
000006 940c 013b                 jmp TIM2_COMP ; Timer2 Compare Handler
000008 940c 0140                 jmp TIM2_OVF ; Timer2 Overflow Handler
00000a 940c 0145                 jmp TIM1_CAPT ; Timer1 Capture Handler
00000c 940c 014a                 jmp TIM1_COMPA ; Timer1 CompareA Handler
00000e 940c 014f                 jmp TIM1_COMPB ; Timer1 CompareB Handler
000010 940c 0154                 jmp TIM1_OVF ; Timer1 Overflow Handler
000012 940c 0159                 jmp TIM0_OVF ; Timer0 Overflow Handler
000014 940c 015e                 jmp SPI_STC ; SPI Transfer Complete Handler
000016 940c 0163                 jmp USART_RXC ; USART RX Complete Handler
000018 940c 0168                 jmp USART_UDRE ; UDR Empty Handler
00001a 940c 016d                 jmp USART_TXC ; USART TX Complete Handler
00001c 940c 0172                 jmp ADC_COMP ; ADC Conversion Complete Handler
00001e 940c 0177                 jmp EE_RDY ; EEPROM Ready Handler
000020 940c 017c                 jmp ANA_COMP ; Analog Comparator Handler
000022 940c 0181                 jmp TWSI ; Two-wire Serial Interface Handler
000024 940c 0186                 jmp EXT_INT2 ; IRQ2 Handler
000026 940c 018b                 jmp TIM0_COMP ; Timer0 Compare Handler
000028 940c 0190                 jmp SPM_RDY ; Store Program Memory Ready Handler
                                 ; Termina el vector de interrupciones.
                                 
                                 ;******************
                                 ;Aqu comenzar el programa
                                 ;******************
                                 Reset:
                                 ;Primero inicializamos el stack pointer...
00002a e004                      ldi r16, high(RAMEND)
00002b bf0e                      out SPH, r16
00002c e50f                      ldi r16, low(RAMEND)
00002d bf0d                      out SPL, r16 
00002e 9478                      sei 		;habilitar esta lnea se utilizarn interrupciones
                                 
                                 ;******************
                                 ;No olvides configurar al inicio los puertos que utilizars
                                 ;Tambin debes configurar si habr o no pull ups en las entradas
                                 ;Para las salidas debers indicar cul es la salida inicial
                                 ;Los registros que vayas a utilizar inicializalos si es necesario
                                 ;******************
                                 ;Ideas para utilizar la librera del LCD
                                 ;Recordar que la rutina de inicializacin puede modificarse segn haga falta
                                 ;rcall INI_LCD ;esta funcin se encarga de inicializar el LCD
                                 ;ldi VAR, (aqu debe la instruccin que se ejecutar)
                                 ;rcall WR_INS
                                 ;ldi VAR, (aqu debe ir la letra o caracter)
                                 ;rcall WR_DAT
                                 ;******************
00002f d165                      rcall ini_lcd
000030 2700                      clr r16
000031 bb0a                      out ddra, r16
000032 ef0f                      ser r16
000033 bb07                      out ddrb, r16
000034 bb01                      out ddrd, r16
000035 bb0b                      out porta, r16
000036 2700                      clr r16
000037 bb08                      out portb, r16
000038 bb02                      out portd, r16
                                 
000039 bf02                      out tcnt0, r16
00003a bd04                      out tcnt2, r16
00003b e60c                      ldi r16, 0b0110_1100
00003c bf03                      out tccr0, r16
00003d e60e                      ldi r16, 0b0110_1110
00003e bd05                      out tccr2, r16
00003f e105                      ldi r16, 21
000040 bf0c                      out ocr0, r16
000041 e100                      ldi r16, 16
000042 bd03                      out ocr2, r16
000043 d1b1                      rcall delay1s
000044 d1be                      rcall delay_cuartosec
                                 
                                 inicio:
                                 // Posiciones iniciales
                                 // servo1 a 90 (en medio) y servo2 a ~90 (recto)
000045 d0e4                      rcall borrar_lcd
                                 inicio_msj1:
000046 e0f4                      	ldi zh, high(acomodando_arriba*2)
000047 e1ec                      	ldi zl, low(acomodando_arriba*2)
000048 0fe1                      	add zl, r17
000049 1ff2                      	adc zh, r18
00004a 95c8                      	lpm
00004b 2d00                      	mov VAR, r0
00004c d164                      	rcall WR_DAT
00004d 9513                      	inc r17
00004e 3110                      	cpi r17, 16
00004f f7b1                      		brne inicio_msj1
000050 ec00                      ldi var, 0b1100_0000
000051 d15c                      rcall wr_ins
000052 2711                      clr r17
                                 inicio_msj2:
000053 e0f4                      	ldi zh, high(acomodando_abajo*2)
000054 e2ec                      	ldi zl, low(acomodando_abajo*2)
000055 0fe1                      	add zl, r17
000056 1ff2                      	adc zh, r18
000057 95c8                      	lpm
000058 2d00                      	mov VAR, r0
000059 d157                      	rcall WR_DAT
00005a 9513                      	inc r17
00005b 3110                      	cpi r17, 16
00005c f7b1                      		brne inicio_msj2
00005d d197                      rcall delay1s
00005e e105                      ldi r16, 21
00005f bf0c                      out ocr0, r16
000060 d194                      rcall delay1s
000061 e00e                      ldi r16, 14
000062 bd03                      out ocr2, r16
000063 d19f                      rcall delay_cuartosec
000064 e00d                      ldi r16, 13
000065 bd03                      out ocr2, r16
000066 d19c                      rcall delay_cuartosec
000067 e00c                      ldi r16, 12
000068 bd03                      out ocr2, r16
000069 d199                      rcall delay_cuartosec
00006a e00b                      ldi r16, 11
00006b bd03                      out ocr2, r16
00006c d196                      rcall delay_cuartosec
00006d e00a                      ldi r16, 10
00006e bd03                      out ocr2, r16
00006f d193                      rcall delay_cuartosec
000070 e009                      ldi r16, 9
000071 bd03                      out ocr2, r16
000072 d182                      rcall delay1s
000073 d0b6                      rcall borrar_lcd
                                 boton_msj1:
000074 e0f4                      	ldi zh, high(iniciar_arriba*2)
000075 e3ec                      	ldi zl, low(iniciar_arriba*2)
000076 0fe1                      	add zl, r17
000077 1ff2                      	adc zh, r18
000078 95c8                      	lpm
000079 2d00                      	mov VAR, r0
00007a d136                      	rcall WR_DAT
00007b 9513                      	inc r17
00007c 301e                      	cpi r17, 14
00007d f7b1                      		brne boton_msj1
00007e ec00                      ldi var, 0b1100_0000
00007f d12e                      rcall wr_ins
000080 2711                      clr r17
                                 boton_msj2:
000081 e0f4                      	ldi zh, high(iniciar_abajo*2)
000082 e4ea                      	ldi zl, low(iniciar_abajo*2)
000083 0fe1                      	add zl, r17
000084 1ff2                      	adc zh, r18
000085 95c8                      	lpm
000086 2d00                      	mov VAR, r0
000087 d129                      	rcall WR_DAT
000088 9513                      	inc r17
000089 301e                      	cpi r17, 14
00008a f7b1                      		brne boton_msj2
                                 boton:
00008b 9bc8                      sbis pina, 0
00008c f009                      	breq rtr
00008d cffd                      rjmp boton
                                 rtr:
00008e d143                      rcall t0_15m
00008f 9bc8                      traba: sbis pina, 0
000090 f3f1                      	breq traba
000091 d140                      rcall t0_15m
                                 
                                 cerrar:
000092 d097                      rcall borrar_lcd
                                 cerrar_msj1:
000093 e0f4                      	ldi zh, high(cerrando*2)
000094 e5e8                      	ldi zl, low(cerrando*2)
000095 0fe1                      	add zl, r17
000096 1ff2                      	adc zh, r18
000097 95c8                      	lpm
000098 2d00                      	mov VAR, r0
000099 d117                      	rcall WR_DAT
00009a 9513                      	inc r17
00009b 3110                      	cpi r17, 16
00009c f7b1                      		brne cerrar_msj1
00009d d157                      rcall delay1s
00009e d156                      rcall delay1s
00009f 2700                      clr r16
                                 // motor de pasos cierra la pinza
0000a0 e011                      ldi temp, 0b000_0001
0000a1 d047                      rcall cl
0000a2 d152                      rcall delay1s
                                 
0000a3 d058                      rcall subir
0000a4 0000                      nop
0000a5 0000                      nop
0000a6 0000                      nop
0000a7 99cf                      sbic pina, 7
0000a8 f0a1                      	breq negro
0000a9 9bcf                      sbis pina, 7
0000aa f001                      	breq blanco
                                 
                                 blanco:
                                 //mover servo1 a derecha
0000ab d07e                      rcall borrar_lcd
                                 blanco_msj1:
0000ac e0f4                      	ldi zh, high(blanco_msj*2)
0000ad e6e8                      	ldi zl, low(blanco_msj*2)
0000ae 0fe1                      	add zl, r17
0000af 1ff2                      	adc zh, r18
0000b0 95c8                      	lpm
0000b1 2d00                      	mov VAR, r0
0000b2 d0fe                      	rcall WR_DAT
0000b3 9513                      	inc r17
0000b4 301e                      	cpi r17, 14
0000b5 f7b1                      		brne blanco_msj1
0000b6 d13e                      rcall delay1s
0000b7 d13d                      rcall delay1s
0000b8 e100                      ldi r16, 16
0000b9 bf0c                      out ocr0, r16
0000ba d13a                      rcall delay1s
0000bb d051                      rcall bajar
0000bc c011                      rjmp soltar
                                 
                                 negro:
                                 //mover servo1 a izq
0000bd d06c                      rcall borrar_lcd
                                 negro_msj1:
0000be e0f4                      	ldi zh, high(negro_msj*2)
0000bf e7e6                      	ldi zl, low(negro_msj*2)
0000c0 0fe1                      	add zl, r17
0000c1 1ff2                      	adc zh, r18
0000c2 95c8                      	lpm
0000c3 2d00                      	mov VAR, r0
0000c4 d0ec                      	rcall WR_DAT
0000c5 9513                      	inc r17
0000c6 301c                      	cpi r17, 12
0000c7 f7b1                      		brne negro_msj1
0000c8 d12c                      rcall delay1s
0000c9 d12b                      rcall delay1s
0000ca e109                      ldi r16, 25
0000cb bf0c                      out ocr0, r16
0000cc d128                      rcall delay1s
0000cd d03f                      rcall bajar
                                 
                                 soltar:
0000ce 2700                      clr r16
0000cf d05a                      rcall borrar_lcd
                                 soltando_msj1:
0000d0 e0f4                      	ldi zh, high(soltando*2)
0000d1 e9ea                      	ldi zl, low(soltando*2)
0000d2 0fe1                      	add zl, r17
0000d3 1ff2                      	adc zh, r18
0000d4 95c8                      	lpm
0000d5 2d00                      	mov VAR, r0
0000d6 d0da                      	rcall WR_DAT
0000d7 9513                      	inc r17
0000d8 3110                      	cpi r17, 16
0000d9 f7b1                      		brne soltando_msj1
0000da d11a                      rcall delay1s
0000db d119                      rcall delay1s
                                 //motor de pasos abre la pinza
0000dc 2700                      clr r16
0000dd e018                      ldi temp, 0b000_1000
0000de 3011                      op: cpi temp, 0b0000_0001
0000df f0a1                      	breq rorforzado
0000e0 9517                      	ror temp
0000e1 bb12                      	out portd, temp
0000e2 9503                      	inc r16
0000e3 d0ee                      	rcall t0_15m
0000e4 3b04                      	cpi r16, 180 //numero necesario para apretar
0000e5 f7c1                      		brne op
0000e6 d10e                      rcall delay1s
                                 
0000e7 d014                      rcall subir
                                 
0000e8 cf5c                      rjmp inicio
                                 
                                 
0000e9 3018                      cl: cpi temp, 0b0000_1000
0000ea f069                      	breq rolforzado
0000eb 9488                      	bclr 0
0000ec 1f11                      	rol temp
0000ed bb12                      	out portd, temp
0000ee 9503                      	inc r16
0000ef d0e2                      	rcall t0_15m
0000f0 3b04                      	cpi r16, 180 //numero necesario para soltar
0000f1 f7b9                      		brne cl
0000f2 d102                      rcall delay1s
0000f3 9508                      ret
                                 
                                 rorforzado:
0000f4 e018                      ldi temp, 0b000_1000
0000f5 bb12                      out portd, temp
0000f6 d0db                      rcall t0_15m
0000f7 cfe6                      rjmp op
                                 
                                 rolforzado:
0000f8 e011                      ldi temp, 0b000_0001
0000f9 bb12                      out portd, temp
0000fa d0d7                      rcall t0_15m
0000fb cfed                      rjmp cl
                                 
                                 subir:
0000fc d02d                      rcall borrar_lcd
                                 subiendo_msj1:
0000fd e0f4                      	ldi zh, high(subiendo*2)
0000fe e8e4                      	ldi zl, low(subiendo*2)
0000ff 0fe1                      	add zl, r17
000100 1ff2                      	adc zh, r18
000101 95c8                      	lpm
000102 2d00                      	mov VAR, r0
000103 d0ad                      	rcall WR_DAT
000104 9513                      	inc r17
000105 301c                      	cpi r17, 12
000106 f7b1                      		brne subiendo_msj1
000107 d0ed                      rcall delay1s
000108 d0ec                      rcall delay1s
                                 //servo2 sube
000109 e00d                      ldi r16, 13  // encontrar valores exactos
00010a bd03                      out ocr2, r16
00010b d0e9                      rcall delay1s
00010c 9508                      ret
                                 
                                 bajar:
00010d d01c                      rcall borrar_lcd
                                 bajando_msj1:
00010e e0f4                      	ldi zh, high(bajando*2)
00010f e9e0                      	ldi zl, low(bajando*2)
000110 0fe1                      	add zl, r17
000111 1ff2                      	adc zh, r18
000112 95c8                      	lpm
000113 2d00                      	mov VAR, r0
000114 d09c                      	rcall WR_DAT
000115 9513                      	inc r17
000116 3017                      	cpi r17, 7
000117 f7b1                      		brne bajando_msj1
000118 d0dc                      rcall delay1s
000119 d0db                      rcall delay1s
                                 //servo 2 baja
00011a e00c                      ldi r16, 12 // encontrar valores exactos
00011b bd03                      out ocr2, r16
00011c d0e6                      rcall delay_cuartosec
00011d e00b                      ldi r16, 11
00011e bd03                      out ocr2, r16
00011f d0e3                      rcall delay_cuartosec
000120 e00a                      ldi r16, 10 
000121 bd03                      out ocr2, r16
000122 d0e0                      rcall delay_cuartosec
000123 e009                      ldi r16, 9 
000124 bd03                      out ocr2, r16
000125 d0dd                      rcall delay_cuartosec
000126 e008                      ldi r16, 8 
000127 bd03                      out ocr2, r16
000128 d0cc                      rcall delay1s
000129 9508                      ret
                                 
                                 borrar_lcd:
00012a e001                      ldi r16, 1
00012b d082                      rcall wr_ins
00012c e800                      ldi r16, 0b1000_0000
00012d d080                      rcall wr_ins
00012e 2711                      clr r17
00012f 2722                      clr r18
000130 9508                      ret
                                 
                                 ;******************
                                 ;Aqu estn las rutinas para el manejo de las interrupciones concretas
                                 ;******************
                                 EXT_INT0: ; IRQ0 Handler
000131 b70f                      	in R16, SREG
000132 930f                      	push R16
                                 
000133 910f                      	pop R16
000134 bf0f                      	out SREG, R16
000135 9518                      reti
                                 EXT_INT1: 
000136 b70f                      	in R16, SREG
000137 930f                      	push R16
                                 
000138 910f                      	pop R16
000139 bf0f                      	out SREG, R16
00013a 9518                      reti ; IRQ1 Handler
                                 TIM2_COMP: 
00013b b70f                      	in R16, SREG
00013c 930f                      	push R16
                                 
00013d 910f                      	pop R16
00013e bf0f                      	out SREG, R16
00013f 9518                      reti ; Timer2 Compare Handler
                                 TIM2_OVF: 
000140 b70f                      	in R16, SREG
000141 930f                      	push R16
                                 
000142 910f                      	pop R16
000143 bf0f                      	out SREG, R16
000144 9518                      reti ; Timer2 Overflow Handler
                                 TIM1_CAPT: 
000145 b70f                      	in R16, SREG
000146 930f                      	push R16
                                 
000147 910f                      	pop R16
000148 bf0f                      	out SREG, R16
000149 9518                      reti ; Timer1 Capture Handler
                                 TIM1_COMPA: 
00014a b70f                      	in R16, SREG
00014b 930f                      	push R16
                                 
00014c 910f                      	pop R16
00014d bf0f                      	out SREG, R16
00014e 9518                      reti ; Timer1 CompareA Handler
                                 TIM1_COMPB: 
00014f b70f                      	in R16, SREG
000150 930f                      	push R16
                                 
000151 910f                      	pop R16
000152 bf0f                      	out SREG, R16
000153 9518                      reti ; Timer1 CompareB Handler
                                 TIM1_OVF: 
000154 b70f                      	in R16, SREG
000155 930f                      	push R16
                                 
000156 910f                      	pop R16
000157 bf0f                      	out SREG, R16
000158 9518                      reti ; Timer1 Overflow Handler
                                 TIM0_OVF: 
000159 b70f                      	in R16, SREG
00015a 930f                      	push R16
                                 
00015b 910f                      	pop R16
00015c bf0f                      	out SREG, R16
00015d 9518                      reti ; Timer0 Overflow Handler
                                 SPI_STC: 
00015e b70f                      	in R16, SREG
00015f 930f                      	push R16
                                 
000160 910f                      	pop R16
000161 bf0f                      	out SREG, R16
000162 9518                      reti ; SPI Transfer Complete Handler
                                 USART_RXC: 
000163 b70f                      	in R16, SREG
000164 930f                      	push R16
                                 
000165 910f                      	pop R16
000166 bf0f                      	out SREG, R16
000167 9518                      reti ; USART RX Complete Handler
                                 USART_UDRE: 
000168 b70f                      	in R16, SREG
000169 930f                      	push R16
                                 
00016a 910f                      	pop R16
00016b bf0f                      	out SREG, R16
00016c 9518                      reti ; UDR Empty Handler
                                 USART_TXC: 
00016d b70f                      	in R16, SREG
00016e 930f                      	push R16
                                 
00016f 910f                      	pop R16
000170 bf0f                      	out SREG, R16
000171 9518                      reti ; USART TX Complete Handler
                                 ADC_COMP: 
000172 b70f                      	in R16, SREG
000173 930f                      	push R16
                                 
000174 910f                      	pop R16
000175 bf0f                      	out SREG, R16
000176 9518                      reti ; ADC Conversion Complete Handler
                                 EE_RDY: 
000177 b70f                      	in R16, SREG
000178 930f                      	push R16
                                 
000179 910f                      	pop R16
00017a bf0f                      	out SREG, R16
00017b 9518                      reti ; EEPROM Ready Handler
                                 ANA_COMP: 
00017c b70f                      	in R16, SREG
00017d 930f                      	push R16
                                 
00017e 910f                      	pop R16
00017f bf0f                      	out SREG, R16
000180 9518                      reti ; Analog Comparator Handler
                                 TWSI: 
000181 b70f                      	in R16, SREG
000182 930f                      	push R16
                                 
000183 910f                      	pop R16
000184 bf0f                      	out SREG, R16
000185 9518                      reti ; Two-wire Serial Interface Handler
                                 EXT_INT2: 
000186 b70f                      	in R16, SREG
000187 930f                      	push R16
                                 
000188 910f                      	pop R16
000189 bf0f                      	out SREG, R16
00018a 9518                      reti ; IRQ2 Handler
                                 TIM0_COMP: 
00018b b70f                      	in R16, SREG
00018c 930f                      	push R16
                                 
00018d 910f                      	pop R16
00018e bf0f                      	out SREG, R16
00018f 9518                      reti
                                 SPM_RDY: 
000190 b70f                      	in R16, SREG
000191 930f                      	push R16
                                 
000192 910f                      	pop R16
000193 bf0f                      	out SREG, R16
000194 9518                      reti ; Store Program Memory Ready Handler
                                 
                                 
                                 ;**********************************************************************************************
                                 ;ESTA LIBRERA SE UTILIZA PARA EL LCD
                                 ;Esta libreria funciona a una frecuencia de ____________
                                 ;FUNCIONES:
                                 ;   - INI_LCD sirve para inicializar el LCD
                                 ;   - WR_INS para escribir una instruccion en el LCD.  Antes debe de cargarse en VAR la instruccin a escribir
                                 ;   - WR_DAT para escribir un dato en el LCD.  Antes debe de cargarse en VAR el dato a escribir
                                 ;REGISTROS
                                 ;   - Se emplea el registro R16, R17 y R18
                                 ;PUERTOS
                                 ;   - Se emplea el puerto D (pines 5 6 y 7 para RS, RW y E respectivamente)
                                 ;   - Se emplea el puerto C para la conexin a D0..D7
                                 ;   - Estos puertos pueden modificarse en la definicin de variables
                                 ;************************************************************************************************************************
                                 ;Definicin de variables
                                 .def VAR3 = r20
                                 .def VAR2=r19
                                 .def VAR= r16
                                 .equ DDR_DAT=DDRC
                                 .equ PORT_DAT=PORTC
                                 .equ PIN_DAT=PINC
                                 .equ DDR_CTR=DDRD 
                                 .equ PORT_CTR=PORTD
                                 .equ PIN_RS=4
                                 .equ PIN_RW=5
                                 .equ PIN_E=6
                                 
                                 ;************************************************************************************************************************
                                 INI_LCD:	
000195 d02a                      	rcall DECLARA_PUERTOS
000196 d03b                          rcall T0_15m			 
000197 e308                      	ldi VAR,0b00111000		;Function Set - Inicializa el LCD
000198 d020                      	rcall WR_INS_INI		
000199 d04f                      	rcall T0_4m1
00019a e308                      	ldi VAR,0b00111000		;Function Set - Inicializa elLCD
00019b d01d                      	rcall WR_INS_INI		
00019c d047                      	rcall T0_100u			
00019d e308                      	ldi VAR,0b00111000		;Function Set - Inicializa elLCD
00019e d01a                      	rcall WR_INS_INI		
00019f d044                      	rcall T0_100u			
0001a0 e308                      	ldi VAR,0b00111000		;Function Set - Define 2 lneas, 5x8 char font
0001a1 d017                      	rcall WR_INS_INI		
0001a2 d041                      	rcall T0_100u
0001a3 e008                      	ldi VAR, 0b00001000		;Apaga el display
0001a4 d009                      	rcall WR_INS
0001a5 e001                      	ldi VAR, 0b00000001		;Limpia el display
0001a6 d007                          rcall WR_INS
                                 	//*******************************************************************************************************************
                                 	//---------------------------------------------CONTROL DE MODO --------------------------------------------------
                                 	//MODO INCREMENTO SIN SHIFT
0001a7 e006                      	ldi VAR, 0b00000110		;Entry Mode Set - Display clear, increment, without display shift
0001a8 d005                      	rcall WR_INS	
                                 	//MODO DECREMENTO SIN SHIFT
                                 	//ldi VAR, 0b00000100		;Entry Mode Set - Display clear, increment, without display shift
                                 	//rcall WR_INS
                                 	//MODO INCREMENTO CON SHIFT
                                 	//ldi VAR, 0b00000111		;Entry Mode Set - Display clear, increment, display shift
                                 	//rcall WR_INS
                                 	//MODO DECREMENTO CON SHIFT
                                 	//ldi VAR, 0b00000101		;Entry Mode Set - Display clear, increment, display shift
                                 	//rcall WR_INS
                                 	//*******************************************************************************************************************	
0001a9 e00c                      	ldi VAR, 0b00001100		;Enciende el display
0001aa d003                          rcall WR_INS		
                                 	//*******************************************************************************************************************
                                 	//---------------------------------------------CONTROL DE POSICIN --------------------------------------------------
                                 	//PARA INCREMENTO SIN SHIFT
0001ab e800                      	ldi VAR, 0b1000_0000
0001ac d001                      	rcall WR_INS
                                 	//PARA DECREMENTO SIN SHIFT
                                 	//ldi VAR, 0b1000_1111
                                 	//rcall WR_INS
                                 	//PARA INCREMENTO CON SHIFT
                                 	//ldi VAR, 0b1000_0100
                                 	//rcall WR_INS
                                 	//PARA DECREMENTO CON SHIFT
                                 	//ldi VAR, 0b1010_0111
                                 	//rcall WR_INS
                                 	//*******************************************************************************************************************
0001ad 9508                      ret
                                 ;************************************************************************************************************************
                                 WR_INS: 
0001ae d00a                      	rcall WR_INS_INI
0001af d014                      	rcall CHK_FLG			;Espera hasta que la bandera del LCD responde que ya termin
0001b0 9508                      ret
                                 ;************************************************************************************************************************
                                 WR_DAT:			
0001b1 bb05                      	out PORT_DAT,VAR 
0001b2 9a94                      	sbi PORT_CTR,PIN_RS		;Modo datos
0001b3 9895                      	cbi PORT_CTR,PIN_RW		;Modo escritura
0001b4 9a96                      	sbi PORT_CTR,PIN_E		;Habilita E
0001b5 d026                      	rcall T0_10m
0001b6 9896                      	cbi PORT_CTR,PIN_E		;Quita E, regresa a modo normal
0001b7 d00c                      	rcall CHK_FLG			;Espera hasta que la bandera del LCD indica que termin
0001b8 9508                      ret
                                 ;************************************************************************************************************************
                                 WR_INS_INI: 
0001b9 bb05                      	out PORT_DAT,VAR 
0001ba 9894                      	cbi PORT_CTR,PIN_RS		;Modo instrucciones
0001bb 9895                      	cbi PORT_CTR,PIN_RW		;Modo escritura
0001bc 9a96                         	sbi PORT_CTR,PIN_E		;Habilita E
0001bd d01e                      	rcall T0_10m			
0001be 9896                      	cbi PORT_CTR,PIN_E		;Quita E, regresa a modo normal
0001bf 9508                      ret
                                 ;************************************************************************************************************************
                                 DECLARA_PUERTOS:
0001c0 ef0f                      	ldi VAR, 0xFF
0001c1 bb04                      	out DDR_DAT, VAR		; El puerto donde estn conectados D0..D7 se habilita como salida
0001c2 bb01                      	out DDR_CTR, VAR		; Todo el puerto en donde estn conectados RS,RW y E se habilita como salida
0001c3 9508                      ret	
                                 ;************************************************************************************************************************
                                 CHK_FLG: 
0001c4 e000                      	ldi VAR, 0x00		
0001c5 bb04                      	out DDR_DAT, VAR		;Establece el puerto de datos como entrada para poder leer la bandera
0001c6 9894                      	cbi PORT_CTR, PIN_RS		;Modo instrucciones
0001c7 9a95                      	sbi PORT_CTR, PIN_RW		;Modo lectura
                                 	RBF:
0001c8 9a96                      		sbi PORT_CTR, PIN_E 	;Habilita E
0001c9 d012                      		rcall T0_10m
0001ca 9896                      		cbi PORT_CTR, PIN_E	;Quita E, regresa a modo normal
0001cb 999f                      	   	sbic PIN_DAT, 7		
                                 		;sbis o sbic cambian segn se trate de la vida real (C) o de poteus (S)
0001cc cffb                      	   	rjmp RBF		;Repite el ciclo hasta que la bandera de ocupado(pin7)=1
                                 	CONTINUA:	
0001cd 9894                      	cbi PORT_CTR, PIN_RS		;Limpia RS
0001ce 9895                      	cbi PORT_CTR, PIN_RW		;Limpia RW
                                 		
0001cf ef0f                       	ldi VAR, 0xFF   	
0001d0 bb04                      	out DDR_DAT, VAR		;Regresa el puerto de datos a su configuracin como puerto de salida
0001d1 9508                      ret
                                 ;************************************************************************************************************************
                                 T0_15m:
                                 ; ============================= 
                                 ;    delay loop generator 
                                 ;     60000 cycles:
                                 ; ----------------------------- 
                                 ; delaying 59994 cycles:
0001d2 e663                                ldi  R22, $63
0001d3 ec79                      WGLOOP0a:  ldi  R23, $C9
0001d4 957a                      WGLOOP1a:  dec  R23
0001d5 f7f1                                brne WGLOOP1a
0001d6 956a                                dec  R22
0001d7 f7d9                                brne WGLOOP0a
                                 ; ----------------------------- 
                                 ; delaying 6 cycles:
0001d8 e062                                ldi  R22, $02
0001d9 956a                      WGLOOP2a:  dec  R22
0001da f7f1                                brne WGLOOP2a
                                 ; ============================= 
                                 
0001db 9508                      ret
                                 ;************************************************************************************************************************
                                 T0_10m:
                                 ; ============================= 
                                 ;    delay loop generator 
                                 ;     40000 cycles:
                                 ; ----------------------------- 
                                 ; delaying 39999 cycles:
0001dc e463                                ldi  R22, $43
0001dd ec76                      WGLOOP0b:  ldi  R23, $C6
0001de 957a                      WGLOOP1b:  dec  R23
0001df f7f1                                brne WGLOOP1b
0001e0 956a                                dec  R22
0001e1 f7d9                                brne WGLOOP0b
                                 ; ----------------------------- 
                                 ; delaying 1 cycle:
0001e2 0000                                nop
                                 ; ============================= 
0001e3 9508                      ret
                                 ;************************************************************************************************************************
                                 T0_100u:
                                 ; ============================= 
                                 ;    delay loop generator 
                                 ;     400 cycles:
                                 ; ----------------------------- 
                                 ; delaying 399 cycles:
0001e4 e865                                ldi  R22, $85
0001e5 956a                      WGLOOP0c:  dec  R22
0001e6 f7f1                                brne WGLOOP0c
                                 ; ----------------------------- 
                                 ; delaying 1 cycle:
0001e7 0000                                nop
                                 ; ============================= 
                                  
0001e8 9508                      ret
                                 ;************************************************************************************************************************
                                 T0_4m1:
                                 ; ============================= 
                                 ;    delay loop generator 
                                 ;     16400 cycles:
                                 ; ----------------------------- 
                                 ; delaying 16383 cycles:
0001e9 e26b                                ldi  R22, $2B
0001ea e77e                      WGLOOP0d:  ldi  R23, $7E
0001eb 957a                      WGLOOP1d:  dec  R23
0001ec f7f1                                brne WGLOOP1d
0001ed 956a                                dec  R22
0001ee f7d9                                brne WGLOOP0d
                                 ; ----------------------------- 
                                 ; delaying 15 cycles:
0001ef e065                                ldi  R22, $05
0001f0 956a                      WGLOOP2d:  dec  R22
0001f1 f7f1                                brne WGLOOP2d
                                 ; ----------------------------- 
                                 ; delaying 2 cycles:
0001f2 0000                                nop
0001f3 0000                                nop
                                 ; ============================= 
0001f4 9508                      ret
                                 
                                 delay1s:
                                 ; ============================= 
                                 ;    delay loop generator 
                                 ;     4000000 cycles:
                                 ; ----------------------------- 
                                 ; delaying 3999996 cycles:
0001f5 e264                                ldi  R22, $24
0001f6 eb7c                      WGLOOP01:  ldi  R23, $BC
0001f7 ec84                      WGLOOP11:  ldi  R24, $C4
0001f8 958a                      WGLOOP21:  dec  R24
0001f9 f7f1                                brne WGLOOP21
0001fa 957a                                dec  R23
0001fb f7d9                                brne WGLOOP11
0001fc 956a                                dec  R22
0001fd f7c1                                brne WGLOOP01
                                 ; ----------------------------- 
                                 ; delaying 3 cycles:
0001fe e061                                ldi  R22, $01
0001ff 956a                      WGLOOP31:  dec  R22
000200 f7f1                                brne WGLOOP31
                                 ; ----------------------------- 
                                 ; delaying 1 cycle:
000201 0000                                nop
                                 ; ============================= 
000202 9508                      ret
                                 
                                 delay_cuartosec:
                                 ; ============================= 
                                 ;    delay loop generator 
                                 ;     1000000 cycles:
                                 ; ----------------------------- 
                                 ; delaying 999999 cycles:
000203 e069                                ldi  R22, $09
000204 eb7c                      WGLOOP02:  ldi  R23, $BC
000205 ec84                      WGLOOP12:  ldi  R24, $C4
000206 958a                      WGLOOP22:  dec  R24
000207 f7f1                                brne WGLOOP22
000208 957a                                dec  R23
000209 f7d9                                brne WGLOOP12
00020a 956a                                dec  R22
00020b f7c1                                brne WGLOOP02
                                 ; ----------------------------- 
                                 ; delaying 1 cycle:
00020c 0000                                nop
                                 ; ============================= 
00020d 9508                      ret
                                 
00020e 6341
00020f 6d6f
000210 646f
000211 6e61
000212 6f64
000213 7020
000214 7261
000215 2061                      acomodando_arriba: .db "Acomodando para " // 16
000216 6f70
000217 6564
000218 2072
000219 6e69
00021a 6369
00021b 6169
00021c 2e72
00021d 2e2e                      acomodando_abajo: .db "poder iniciar..." // 16
00021e 7250
00021f 7365
000220 6f69
000221 616e
000222 6220
000223 746f
000224 6e6f                      iniciar_arriba: .db "Presiona boton" // 14
000225 6170
000226 6172
000227 6320
000228 6d6f
000229 6e65
00022a 617a
00022b 2172                      iniciar_abajo: .db "para comenzar!" // 14
00022c 6543
00022d 7272
00022e 6e61
00022f 6f64
000230 7020
000231 6e69
000232 617a
000233 2e2e                      cerrando: .db "Cerrando pinza.." // 16
000234 6f43
000235 6f6c
000236 3a72
000237 4220
000238 414c
000239 434e
00023a 214f                      blanco_msj: .db "Color: BLANCO!" // 14
00023b 6f43
00023c 6f6c
00023d 3a72
00023e 4e20
00023f 4745
000240 4f52
000241 2021                      negro_msj: .db "Color: NEGRO! " // 14
000242 7553
000243 6962
000244 6e65
000245 6f64
000246 2e2e
000247 202e                      subiendo: .db "Subiendo... " // 12
000248 6142
000249 616a
00024a 646e
00024b 2e6f
00024c 2e2e                      bajando: .db "Bajando..." // 10
00024d 6241
00024e 6972
00024f 6e65
000250 6f64
000251 7020
000252 6e69
000253 617a
000254 2e2e                      soltando: .db "Abriendo pinza.." // 16


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

"ATmega16A" register use summary:
x  :   0 y  :   0 z  :   0 r0 :  10 r1 :   0 r2 :   0 r3 :   0 r4 :   0 
r5 :   0 r6 :   0 r7 :   0 r8 :   0 r9 :   0 r10:   0 r11:   0 r12:   0 
r13:   0 r14:   0 r15:   0 r16: 172 r17:  45 r18:  11 r19:   0 r20:   0 
r21:   0 r22:  18 r23:  10 r24:   4 r25:   0 r26:   0 r27:   0 r28:   0 
r29:   0 r30:  20 r31:  20 
Registers used: 9 out of 35 (25.7%)

"ATmega16A" instruction use summary:
.lds  :   0 .sts  :   0 adc   :  10 add   :  10 adiw  :   0 and   :   0 
andi  :   0 asr   :   0 bclr  :   1 bld   :   0 brbc  :   0 brbs  :   0 
brcc  :   0 brcs  :   0 break :   0 breq  :   6 brge  :   0 brhc  :   0 
brhs  :   0 brid  :   0 brie  :   0 brlo  :   0 brlt  :   0 brmi  :   0 
brne  :  28 brpl  :   0 brsh  :   0 brtc  :   0 brts  :   0 brvc  :   0 
brvs  :   0 bset  :   0 bst   :   0 call  :   0 cbi   :   9 cbr   :   0 
clc   :   0 clh   :   0 cli   :   0 cln   :   0 clr   :   9 cls   :   0 
clt   :   0 clv   :   0 clz   :   0 com   :   0 cp    :   0 cpc   :   0 
cpi   :  14 cpse  :   0 dec   :  16 eor   :   0 fmul  :   0 fmuls :   0 
fmulsu:   0 icall :   0 ijmp  :   0 in    :  20 inc   :  12 jmp   :  21 
ld    :   0 ldd   :   0 ldi   :  77 lds   :   0 lpm   :  30 lsl   :   0 
lsr   :   0 mov   :  10 movw  :   0 mul   :   0 muls  :   0 mulsu :   0 
neg   :   0 nop   :   9 or    :   0 ori   :   0 out   :  59 pop   :  20 
push  :  20 rcall :  88 ret   :  16 reti  :  20 rjmp  :   6 rol   :   1 
ror   :   1 sbc   :   0 sbci  :   0 sbi   :   5 sbic  :   2 sbis  :   3 
sbiw  :   0 sbr   :   0 sbrc  :   0 sbrs  :   0 sec   :   0 seh   :   0 
sei   :   1 sen   :   0 ser   :   1 ses   :   0 set   :   0 sev   :   0 
sez   :   0 sleep :   0 spm   :   0 st    :   0 std   :   0 sts   :   0 
sub   :   0 subi  :   0 swap  :   0 tst   :   0 wdr   :   0 
Instructions used: 30 out of 113 (26.5%)

"ATmega16A" memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x0004aa   1052    142   1194   16384   7.3%
[.dseg] 0x000060 0x000060      0      0      0    1024   0.0%
[.eseg] 0x000000 0x000000      0      0      0     512   0.0%

Assembly complete, 0 errors, 0 warnings
