// Seed: 180125814
`define pp_22 0
`define pp_23 0
module module_0 (
    output logic id_0,
    input logic id_1,
    input logic id_2,
    output id_3,
    input logic id_4,
    output id_5,
    input logic id_6,
    input logic id_7,
    output id_8,
    input logic id_9,
    output id_10
    , id_22,
    input logic id_11,
    input logic id_12
    , id_23,
    input id_13
    , id_24,
    input id_14,
    output logic id_15,
    input id_16,
    input id_17,
    input id_18,
    output id_19,
    output id_20,
    output logic id_21
);
  logic id_25 = 1;
endmodule
`timescale 1ps / 1 ps
module module_1 (
    input id_0,
    output logic id_1,
    output logic id_2,
    input logic id_3,
    output id_4
);
  type_25(
      id_1, id_2, 1
  );
  assign id_15[1] = id_9;
endmodule
