

================================================================
== Vitis HLS Report for 'fully_connect2_layer_stream'
================================================================
* Date:           Fri Aug  1 07:20:18 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu19eg-ffvc1760-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.57 ns|  2.319 ns|     0.96 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        2|        2|  7.142 ns|  7.142 ns|    2|    2|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+---------+--------+-----+
|       Name      | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+-----------------+---------+------+---------+--------+-----+
|DSP              |        -|     -|        -|       -|    -|
|Expression       |        -|     -|        0|    1098|    -|
|FIFO             |        -|     -|        -|       -|    -|
|Instance         |        -|     -|        -|       -|    -|
|Memory           |        -|     -|        -|       -|    -|
|Multiplexer      |        -|     -|        0|      65|    -|
|Register         |        -|     -|      690|       -|    -|
+-----------------+---------+------+---------+--------+-----+
|Total            |        0|     0|      690|    1163|    0|
+-----------------+---------+------+---------+--------+-----+
|Available        |     1968|  1968|  1045440|  522720|  128|
+-----------------+---------+------+---------+--------+-----+
|Utilization (%)  |        0|     0|       ~0|      ~0|    0|
+-----------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln324_10_fu_810_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln324_11_fu_816_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln324_12_fu_820_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln324_13_fu_824_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln324_14_fu_830_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln324_15_fu_836_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln324_16_fu_319_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln324_17_fu_419_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln324_18_fu_753_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln324_19_fu_759_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln324_1_fu_719_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln324_20_fu_671_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln324_21_fu_713_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln324_2_fu_775_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln324_3_fu_780_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln324_4_fu_784_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln324_5_fu_789_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln324_6_fu_794_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln324_7_fu_842_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln324_8_fu_800_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln324_9_fu_805_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln324_fu_770_p2     |         +|   0|  0|  32|          32|          32|
    |fc2_embedding_0_din     |         +|   0|  0|  32|          32|          32|
    |sub_ln324_1_fu_361_p2   |         -|   0|  0|  39|          32|          32|
    |sub_ln324_2_fu_385_p2   |         -|   0|  0|  39|          32|          32|
    |sub_ln324_3_fu_481_p2   |         -|   0|  0|  32|          32|          32|
    |sub_ln324_4_fu_487_p2   |         -|   0|  0|  32|          32|          32|
    |sub_ln324_5_fu_529_p2   |         -|   0|  0|  39|          32|          32|
    |sub_ln324_6_fu_571_p2   |         -|   0|  0|  39|          32|          32|
    |sub_ln324_7_fu_613_p2   |         -|   0|  0|  39|          32|          32|
    |sub_ln324_8_fu_637_p2   |         -|   0|  0|  39|          32|          32|
    |sub_ln324_fu_277_p2     |         -|   0|  0|  32|          32|          32|
    |ap_block_state1         |        or|   0|  0|   2|           1|           1|
    |ap_block_state3         |        or|   0|  0|   2|           1|           1|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|1098|        1026|        1026|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  20|          4|    1|          4|
    |ap_done                   |   9|          2|    1|          2|
    |fc2_embedding_0_blk_n     |   9|          2|    1|          2|
    |fc2_embedding_1_blk_n     |   9|          2|    1|          2|
    |feature2_embedding_blk_n  |   9|          2|    1|          2|
    |real_start                |   9|          2|    1|          2|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  65|         14|    6|         14|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |add_ln324_15_reg_957   |  32|   0|   32|          0|
    |add_ln324_16_reg_867   |  32|   0|   32|          0|
    |add_ln324_17_reg_887   |  32|   0|   32|          0|
    |add_ln324_1_reg_942    |  32|   0|   32|          0|
    |add_ln324_20_reg_932   |  32|   0|   32|          0|
    |add_ln324_21_reg_937   |  31|   0|   32|          1|
    |add_ln324_2_reg_947    |  32|   0|   32|          0|
    |add_ln324_6_reg_952    |  32|   0|   32|          0|
    |ap_CS_fsm              |   3|   0|    3|          0|
    |ap_done_reg            |   1|   0|    1|          0|
    |fe_reg_852             |  32|   0|   32|          0|
    |start_once_reg         |   1|   0|    1|          0|
    |sub_ln324_1_reg_872    |  31|   0|   32|          1|
    |sub_ln324_2_reg_877    |  32|   0|   32|          0|
    |sub_ln324_4_reg_902    |  32|   0|   32|          0|
    |sub_ln324_5_reg_907    |  30|   0|   32|          2|
    |sub_ln324_6_reg_912    |  30|   0|   32|          2|
    |sub_ln324_7_reg_917    |  31|   0|   32|          1|
    |sub_ln324_8_reg_922    |  32|   0|   32|          0|
    |tmp_100_reg_892        |  29|   0|   29|          0|
    |tmp_101_reg_897        |  31|   0|   31|          0|
    |tmp_51_reg_882         |  29|   0|   29|          0|
    |tmp_52_reg_927         |  28|   0|   28|          0|
    |tmp_reg_862            |  31|   0|   31|          0|
    |trunc_ln317_9_reg_857  |  32|   0|   32|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 690|   0|  697|          7|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------+-----+------+------------+-----------------------------+--------------+
|             RTL Ports             | Dir | Bits |  Protocol  |        Source Object        |    C Type    |
+-----------------------------------+-----+------+------------+-----------------------------+--------------+
|ap_clk                             |   in|     1|  ap_ctrl_hs|  fully_connect2_layer_stream|  return value|
|ap_rst                             |   in|     1|  ap_ctrl_hs|  fully_connect2_layer_stream|  return value|
|ap_start                           |   in|     1|  ap_ctrl_hs|  fully_connect2_layer_stream|  return value|
|start_full_n                       |   in|     1|  ap_ctrl_hs|  fully_connect2_layer_stream|  return value|
|ap_done                            |  out|     1|  ap_ctrl_hs|  fully_connect2_layer_stream|  return value|
|ap_continue                        |   in|     1|  ap_ctrl_hs|  fully_connect2_layer_stream|  return value|
|ap_idle                            |  out|     1|  ap_ctrl_hs|  fully_connect2_layer_stream|  return value|
|ap_ready                           |  out|     1|  ap_ctrl_hs|  fully_connect2_layer_stream|  return value|
|start_out                          |  out|     1|  ap_ctrl_hs|  fully_connect2_layer_stream|  return value|
|start_write                        |  out|     1|  ap_ctrl_hs|  fully_connect2_layer_stream|  return value|
|feature2_embedding_dout            |   in|  1152|     ap_fifo|           feature2_embedding|       pointer|
|feature2_embedding_empty_n         |   in|     1|     ap_fifo|           feature2_embedding|       pointer|
|feature2_embedding_read            |  out|     1|     ap_fifo|           feature2_embedding|       pointer|
|feature2_embedding_num_data_valid  |   in|     3|     ap_fifo|           feature2_embedding|       pointer|
|feature2_embedding_fifo_cap        |   in|     3|     ap_fifo|           feature2_embedding|       pointer|
|fc2_embedding_0_din                |  out|    32|     ap_fifo|              fc2_embedding_0|       pointer|
|fc2_embedding_0_full_n             |   in|     1|     ap_fifo|              fc2_embedding_0|       pointer|
|fc2_embedding_0_write              |  out|     1|     ap_fifo|              fc2_embedding_0|       pointer|
|fc2_embedding_0_num_data_valid     |   in|     3|     ap_fifo|              fc2_embedding_0|       pointer|
|fc2_embedding_0_fifo_cap           |   in|     3|     ap_fifo|              fc2_embedding_0|       pointer|
|fc2_embedding_1_din                |  out|    32|     ap_fifo|              fc2_embedding_1|       pointer|
|fc2_embedding_1_full_n             |   in|     1|     ap_fifo|              fc2_embedding_1|       pointer|
|fc2_embedding_1_write              |  out|     1|     ap_fifo|              fc2_embedding_1|       pointer|
|fc2_embedding_1_num_data_valid     |   in|     3|     ap_fifo|              fc2_embedding_1|       pointer|
|fc2_embedding_1_fifo_cap           |   in|     3|     ap_fifo|              fc2_embedding_1|       pointer|
+-----------------------------------+-----+------+------------+-----------------------------+--------------+

