Info Session started: Sat Nov 11 20:11:47 2023

Info PROGRAM /home/hassan/imperas-riscv-tests/riscv-ovpsim-plus/bin/Linux64/riscvOVPsimPlus.exe
Info ------------- ENVIRONMENT -------------
Info --------------------------------------
Info -------- FLAGS (from command line)
Info --variant            RV32GCV
Info --override           riscvOVPsim/cpu/add_Extensions=AMFV
Info --override           riscvOVPsim/cpu/vector_version=1.0
Info --override           riscvOVPsim/cpu/VLEN=256
Info --override           riscvOVPsim/cpu/SLEN=256
Info --override           riscvOVPsim/cpu/ELEN=32
Info --override           riscvOVPsim/cpu/Zvfh=T
Info --override           riscvOVPsim/cpu/tval_ii_code=F
Info --program            /home/hassan/imperas-riscv-tests/work/rv32i_m/Vp/VSLIDE1UP-VX-SEW8_LMUL1.elf
Info --signaturedump     
Info --customcontrol     
Info --startcover         rvtest_code_begin
Info --finishcover        rvtest_code_end
Info --cover              basic
Info --extensions         Vp
Info --outputfile         /home/hassan/imperas-riscv-tests/work/rv32i_m/Vp/VSLIDE1UP-VX-SEW8_LMUL1.basic.coverage.yaml
Info --override           riscvOVPsim/cpu/sigdump/SignatureFile=/home/hassan/imperas-riscv-tests/work/rv32i_m/Vp/VSLIDE1UP-VX-SEW8_LMUL1.signature.output
Info --override           riscvOVPsim/cpu/sigdump/SignatureGranularity=4
Info --override           riscvOVPsim/cpu/simulateexceptions=T
Info --override           riscvOVPsim/cpu/defaultsemihost=F
Info --logfile            /home/hassan/imperas-riscv-tests/work/rv32i_m/Vp/VSLIDE1UP-VX-SEW8_LMUL1.log
Info --override           riscvOVPsim/cpu/user_version=2.3
Imperas riscvOVPsimPlus


riscvOVPsimPlus (64-Bit) v20231026.0 Open Virtual Platform simulator from www.IMPERAS.com.
Copyright (c) 2005-2023 Imperas Software Ltd.  Contains Imperas Proprietary Information.
Licensed Software, All Rights Reserved.
Visit www.IMPERAS.com for multicore debug, verification and analysis solutions.

riscvOVPsimPlus started: Sat Nov 11 20:11:47 2023


Info (OR_OF) Target 'riscvOVPsim/cpu' has object file read from '/home/hassan/imperas-riscv-tests/work/rv32i_m/Vp/VSLIDE1UP-VX-SEW8_LMUL1.elf'
Info (OR_PH) Program Headers:
Info (OR_PH) Type           Offset     VirtAddr   PhysAddr   FileSiz    MemSiz     Flags Align
Info (OR_PD) PROC           0x00003f04 0x00000000 0x00000000 0x00000088 0x00000000 R--   1
Info (OR_PD) LOAD           0x00001000 0x80000000 0x80000000 0x00000e74 0x00000e74 R-E   1000
Info (OR_PD) LOAD           0x00002000 0x80001000 0x80001000 0x00001f04 0x00001f04 RW-   1000
Info (SIGNATURE_DUMP_FSB) Found Symbol 'begin_signature' in application at 0x80002a00
Info (SIGNATURE_DUMP_FSE) Found Symbol 'end_signature' in application at 0x80002e00
Info (SIGNATURE_DUMP_EN) Signature File enabled, file '/home/hassan/imperas-riscv-tests/work/rv32i_m/Vp/VSLIDE1UP-VX-SEW8_LMUL1.signature.output'.
Info (SIGNATURE_DUMP_ES) Extracting signature from 0x80002a00 size 1024 bytes
Info (SIGNATURE_DUMP_SB) Symbol 'begin_signature' at 0x80002a00
Info (SIGNATURE_DUMP_SE) Symbol 'end_signature' at 0x80002e00
Info (ICV_PVSN) parameter 'vector_version' is '1.0'
Info (ICV_ALI) Pseudo instructions will be translated
Info (ICV_ST) Starting coverage at 0x80000178
Info (SIGNATURE_DUMP_SFW) Signature Write 1 0x80002a00 bytes 1 0x0
Info (ICV_FN) Finishing coverage at 0x80000e40
Info (ICV_WCF) Writing coverage file /home/hassan/imperas-riscv-tests/work/rv32i_m/Vp/VSLIDE1UP-VX-SEW8_LMUL1.basic.coverage.yaml
Info (ICV_FIN) Instruction Coverage finished
Info ---------------------------------------------------
Info TOTAL INSTRUCTION COVERAGE : Vp
Info   Threshold             : 1
Info   Instructions counted  : 32
Info   Unique instructions   : 1/21 :   4.76%
Info   Coverage points hit   : 98/1678 :   5.84%
Info ---------------------------------------------------
Info (SIGNATURE_DUMP_WTH) Intercept 'write_tohost'. Generate Signature file
569d2700
9ede3d51
91a8d542
bd8f6c65
8f66650f
e31ffabd
c7faad04
e54c8ce3
a8d5fd00
8f6c6591
66250fbd
1ffa6404
37ad3ae3
7c8c1ec7
0692dadf
2c63c847
c7faad3a
37ad8ce3
4c8c1ec7
0692dadf
2c63c847
fbba7ae7
195b62bf
f600a3d1
a660dbff
92dadf7c
fbba4706
195b62bf
f600a3d1
34b80fd4
3aef5ff4
34267ad9
197ae7cc
5b00a3d1
34b80fd4
3aef5ff4
34267ad9
681454c0
67dd3492
b02d663e
b80fd400
3426f434
681454c0
67dd3492
b02d663e
b2d3f1c5
824d39ae
5233a4dd
14ddc034
b02d663e
b2d3f1c5
824d39ae
5233a4dd
d4983650
18fc88d5
37bf4071
824dc5ff
5233a4dd
d4983650
18fc88d5
37bf4071
c83b3c30
d1bc7dd8
a968a97f
18fc88d5
37bf4071
c83b3c30
d1bc7dd8
a968a97f
62f6cb6d
5b086787
3874f8a5
3b3c30ff
bc7dd8c8
68a97fd1
f6cb6da9
08678762
74f8a55b
75c1a238
1e862160
5b086721
086787a5
74f8a55b
75c18638
1ef02178
9b937ba8
b32a4c52
03d5081b
75c1a200
1e862160
f0937895
327ba84f
03d5081b
17a2fb1a
0b56ed8c
484605f6
b32aa852
2ad5521b
17a2fb1a
0b56ed8c
484605f6
b5aeeeb5
fc9d848f
8dd5cd04
a2fb1aff
56ed8c17
b5aeeeb5
fc9d848f
8dd5cd04
9b1a8042
da4c9686
426b8dfb
ae9db58f
8dd5cd04
9b1a8042
da4c9686
426b8dfb
e0e9092c
f6323d52
73b3e156
1a804201
426b8dfb
e0e9092c
f6323d52
73b3e156
4bfb003d
86b081d4
f22b6484
f6323d00
73b3e156
4bfb003d
86b081d4
f22b6484
93b06678
0cc9d6c8
3b9b3ddc
86b081d4
f22b6484
93b06678
0cc9d6c8
3b9b3ddc
169dbce8
05252532
a2167b52
b066d601
c99bc893
169ddce8
0525e832
25253216
9f7b5205
cb2f674b
2f05659f
9dbce8ff
25253216
167b5205
cbe57fa2
2f674b9f
8b6592e9
4e1181e9
445da8cc
e92f67cc
2f054b9f
0565ad15
fcad81e9
445da8cc
ea35fe19
527e81e3
79e910dd
fcad1500
1181e98b
ea35cc4e
527e81e3
79e910dd
0be793b3
c47c5d71
24e0658c
35fe19e3
7ee9e3dd
0be793b3
c47c5d71
24e0658c
47c6f638
c3a22eae
4ed86866
e793b3ff
24e0710b
47c6f638
c3a22eae
4ed86866
e6b6a11c
4daa96d5
d7a568f0
c3f62eae
4ed86866
e6b6a11c
4daa96d5
d7a568f0
66652ebf
dfcadfe1
3be0154f
4daa1cff
d7a568f0
66652ebf
dfcadfe1
3be0154f
69150191
f1bcd84d
734b985d
dfcadfe1
3be0154f
69150191
f1bcd84d
734b985d
353308fb
4c45120b
fde223d8
15019100
bcd84d69
4b985df1
3308fb73
45120b35
e223d84c
ee5e94fd
2bc336db
3345fb00
fd1223d8
e2235e4c
985e94fd
65e3c7db
b64b7198
86604880
700a8d4e
ee5e94ff
2bc336db
e3c70c98
4b71f665
700a8d4e
63b91dcd
04b11e73
355e64a2
4b71f6ff
60488d4e
63b94ecd
04b11e73
355e64a2
95a74545
8b4ecba8
cd1b37e5
b91dcd00
b11e7363
95a74545
8b4ecba8
cd1b37e5
4f031546
918f472f
ac98e804
Info 
Info ---------------------------------------------------
Info CPU 'riscvOVPsim/cpu' STATISTICS
Info   Type                  : riscv (RV32GCV)
Info   Nominal MIPS          : 100
Info   Final program counter : 0x8000003c
Info   Simulated instructions: 902
Info   Simulated MIPS        : run too short for meaningful result
Info ---------------------------------------------------
Info 
Info ---------------------------------------------------
Info SIMULATION TIME STATISTICS
Info   Simulated time        : 0.00 seconds
Info   User time             : 0.02 seconds
Info   System time           : 0.00 seconds
Info   Elapsed time          : 0.05 seconds
Info ---------------------------------------------------

riscvOVPsimPlus finished: Sat Nov 11 20:11:47 2023


riscvOVPsimPlus (64-Bit) v20231026.0 Open Virtual Platform simulator from www.IMPERAS.com.
Visit www.IMPERAS.com for multicore debug, verification and analysis solutions.

Info Session ended: Sat Nov 11 20:11:47 2023

