
no_base.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002ca0  080001f4  080001f4  000101f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000144  08002e94  08002e94  00012e94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002fd8  08002fd8  000200a8  2**0
                  CONTENTS
  4 .ARM          00000000  08002fd8  08002fd8  000200a8  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002fd8  08002fd8  000200a8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002fd8  08002fd8  00012fd8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002fdc  08002fdc  00012fdc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000a8  20000000  08002fe0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000170  200000a8  08003088  000200a8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000218  08003088  00020218  2**0
                  ALLOC
 11 .ARM.attributes 00000036  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000200de  2**0
                  CONTENTS, READONLY
 13 .debug_info   000065d6  00000000  00000000  00020121  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000156b  00000000  00000000  000266f7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000708  00000000  00000000  00027c68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000520  00000000  00000000  00028370  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00027a6a  00000000  00000000  00028890  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00007203  00000000  00000000  000502fa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000f88c2  00000000  00000000  000574fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00002294  00000000  00000000  0014fdc0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000064  00000000  00000000  00152054  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001f4 <__do_global_dtors_aux>:
 80001f4:	b510      	push	{r4, lr}
 80001f6:	4c05      	ldr	r4, [pc, #20]	; (800020c <__do_global_dtors_aux+0x18>)
 80001f8:	7823      	ldrb	r3, [r4, #0]
 80001fa:	b933      	cbnz	r3, 800020a <__do_global_dtors_aux+0x16>
 80001fc:	4b04      	ldr	r3, [pc, #16]	; (8000210 <__do_global_dtors_aux+0x1c>)
 80001fe:	b113      	cbz	r3, 8000206 <__do_global_dtors_aux+0x12>
 8000200:	4804      	ldr	r0, [pc, #16]	; (8000214 <__do_global_dtors_aux+0x20>)
 8000202:	f3af 8000 	nop.w
 8000206:	2301      	movs	r3, #1
 8000208:	7023      	strb	r3, [r4, #0]
 800020a:	bd10      	pop	{r4, pc}
 800020c:	200000a8 	.word	0x200000a8
 8000210:	00000000 	.word	0x00000000
 8000214:	08002e7c 	.word	0x08002e7c

08000218 <frame_dummy>:
 8000218:	b508      	push	{r3, lr}
 800021a:	4b03      	ldr	r3, [pc, #12]	; (8000228 <frame_dummy+0x10>)
 800021c:	b11b      	cbz	r3, 8000226 <frame_dummy+0xe>
 800021e:	4903      	ldr	r1, [pc, #12]	; (800022c <frame_dummy+0x14>)
 8000220:	4803      	ldr	r0, [pc, #12]	; (8000230 <frame_dummy+0x18>)
 8000222:	f3af 8000 	nop.w
 8000226:	bd08      	pop	{r3, pc}
 8000228:	00000000 	.word	0x00000000
 800022c:	200000ac 	.word	0x200000ac
 8000230:	08002e7c 	.word	0x08002e7c

08000234 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8000234:	b480      	push	{r7}
 8000236:	b083      	sub	sp, #12
 8000238:	af00      	add	r7, sp, #0
 800023a:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 800023c:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000240:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 8000244:	f003 0301 	and.w	r3, r3, #1
 8000248:	2b00      	cmp	r3, #0
 800024a:	d013      	beq.n	8000274 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 800024c:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000250:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 8000254:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000258:	2b00      	cmp	r3, #0
 800025a:	d00b      	beq.n	8000274 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 800025c:	e000      	b.n	8000260 <ITM_SendChar+0x2c>
    {
      __NOP();
 800025e:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8000260:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000264:	681b      	ldr	r3, [r3, #0]
 8000266:	2b00      	cmp	r3, #0
 8000268:	d0f9      	beq.n	800025e <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 800026a:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 800026e:	687a      	ldr	r2, [r7, #4]
 8000270:	b2d2      	uxtb	r2, r2
 8000272:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8000274:	687b      	ldr	r3, [r7, #4]
}
 8000276:	4618      	mov	r0, r3
 8000278:	370c      	adds	r7, #12
 800027a:	46bd      	mov	sp, r7
 800027c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000280:	4770      	bx	lr
	...

08000284 <print_hex>:
#ifndef _UTIL_H
#define _UTIL_H

static void print_hex(const unsigned char* hex, int len)
{
 8000284:	b580      	push	{r7, lr}
 8000286:	b084      	sub	sp, #16
 8000288:	af00      	add	r7, sp, #0
 800028a:	6078      	str	r0, [r7, #4]
 800028c:	6039      	str	r1, [r7, #0]
	for (const unsigned char* p = hex; p - hex < len; p++)
 800028e:	687b      	ldr	r3, [r7, #4]
 8000290:	60fb      	str	r3, [r7, #12]
 8000292:	e008      	b.n	80002a6 <print_hex+0x22>
		printf("%02X ", *p);
 8000294:	68fb      	ldr	r3, [r7, #12]
 8000296:	781b      	ldrb	r3, [r3, #0]
 8000298:	4619      	mov	r1, r3
 800029a:	4809      	ldr	r0, [pc, #36]	; (80002c0 <print_hex+0x3c>)
 800029c:	f001 ff32 	bl	8002104 <iprintf>
	for (const unsigned char* p = hex; p - hex < len; p++)
 80002a0:	68fb      	ldr	r3, [r7, #12]
 80002a2:	3301      	adds	r3, #1
 80002a4:	60fb      	str	r3, [r7, #12]
 80002a6:	68fa      	ldr	r2, [r7, #12]
 80002a8:	687b      	ldr	r3, [r7, #4]
 80002aa:	1ad3      	subs	r3, r2, r3
 80002ac:	683a      	ldr	r2, [r7, #0]
 80002ae:	429a      	cmp	r2, r3
 80002b0:	dcf0      	bgt.n	8000294 <print_hex+0x10>
	printf("\n");
 80002b2:	200a      	movs	r0, #10
 80002b4:	f001 ff38 	bl	8002128 <putchar>
}
 80002b8:	bf00      	nop
 80002ba:	3710      	adds	r7, #16
 80002bc:	46bd      	mov	sp, r7
 80002be:	bd80      	pop	{r7, pc}
 80002c0:	08002e94 	.word	0x08002e94

080002c4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80002c4:	b580      	push	{r7, lr}
 80002c6:	b088      	sub	sp, #32
 80002c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	  CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 80002ca:	4b38      	ldr	r3, [pc, #224]	; (80003ac <main+0xe8>)
 80002cc:	68db      	ldr	r3, [r3, #12]
 80002ce:	4a37      	ldr	r2, [pc, #220]	; (80003ac <main+0xe8>)
 80002d0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80002d4:	60d3      	str	r3, [r2, #12]
	  DWT->CYCCNT = 0;
 80002d6:	4b36      	ldr	r3, [pc, #216]	; (80003b0 <main+0xec>)
 80002d8:	2200      	movs	r2, #0
 80002da:	605a      	str	r2, [r3, #4]
	  DWT->CTRL  |= 1;
 80002dc:	4b34      	ldr	r3, [pc, #208]	; (80003b0 <main+0xec>)
 80002de:	681b      	ldr	r3, [r3, #0]
 80002e0:	4a33      	ldr	r2, [pc, #204]	; (80003b0 <main+0xec>)
 80002e2:	f043 0301 	orr.w	r3, r3, #1
 80002e6:	6013      	str	r3, [r2, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80002e8:	f000 fb21 	bl	800092e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80002ec:	f000 f878 	bl	80003e0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80002f0:	f000 f8bc 	bl	800046c <MX_GPIO_Init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
		print_hex(plain, STRING_LENGTH);
 80002f4:	2140      	movs	r1, #64	; 0x40
 80002f6:	482f      	ldr	r0, [pc, #188]	; (80003b4 <main+0xf0>)
 80002f8:	f7ff ffc4 	bl	8000284 <print_hex>

		uint32_t key_cycle_count = DWT->CYCCNT;
 80002fc:	4b2c      	ldr	r3, [pc, #176]	; (80003b0 <main+0xec>)
 80002fe:	685b      	ldr	r3, [r3, #4]
 8000300:	61fb      	str	r3, [r7, #28]

		uint32_t enc_start_cycle_count = DWT->CYCCNT;
 8000302:	4b2b      	ldr	r3, [pc, #172]	; (80003b0 <main+0xec>)
 8000304:	685b      	ldr	r3, [r3, #4]
 8000306:	61bb      	str	r3, [r7, #24]
		uint32_t enc_end_cycle_count = DWT->CYCCNT;
 8000308:	4b29      	ldr	r3, [pc, #164]	; (80003b0 <main+0xec>)
 800030a:	685b      	ldr	r3, [r3, #4]
 800030c:	617b      	str	r3, [r7, #20]

		print_hex(plain, STRING_LENGTH);
 800030e:	2140      	movs	r1, #64	; 0x40
 8000310:	4828      	ldr	r0, [pc, #160]	; (80003b4 <main+0xf0>)
 8000312:	f7ff ffb7 	bl	8000284 <print_hex>

		uint32_t dec_start_cycle_count = DWT->CYCCNT;
 8000316:	4b26      	ldr	r3, [pc, #152]	; (80003b0 <main+0xec>)
 8000318:	685b      	ldr	r3, [r3, #4]
 800031a:	613b      	str	r3, [r7, #16]
		uint32_t dec_end_cycle_count = DWT->CYCCNT;
 800031c:	4b24      	ldr	r3, [pc, #144]	; (80003b0 <main+0xec>)
 800031e:	685b      	ldr	r3, [r3, #4]
 8000320:	60fb      	str	r3, [r7, #12]

		print_hex(plain, STRING_LENGTH);
 8000322:	2140      	movs	r1, #64	; 0x40
 8000324:	4823      	ldr	r0, [pc, #140]	; (80003b4 <main+0xf0>)
 8000326:	f7ff ffad 	bl	8000284 <print_hex>

		uint32_t key_cycles = enc_start_cycle_count - key_cycle_count;
 800032a:	69ba      	ldr	r2, [r7, #24]
 800032c:	69fb      	ldr	r3, [r7, #28]
 800032e:	1ad3      	subs	r3, r2, r3
 8000330:	60bb      	str	r3, [r7, #8]
	    uint32_t enc_total_cycles = enc_end_cycle_count - enc_start_cycle_count;
 8000332:	697a      	ldr	r2, [r7, #20]
 8000334:	69bb      	ldr	r3, [r7, #24]
 8000336:	1ad3      	subs	r3, r2, r3
 8000338:	607b      	str	r3, [r7, #4]
	    uint32_t dec_total_cycles = dec_end_cycle_count - dec_start_cycle_count;
 800033a:	68fa      	ldr	r2, [r7, #12]
 800033c:	693b      	ldr	r3, [r7, #16]
 800033e:	1ad3      	subs	r3, r2, r3
 8000340:	603b      	str	r3, [r7, #0]

	    printf("Key cycles: %u\n", key_cycles);
 8000342:	68b9      	ldr	r1, [r7, #8]
 8000344:	481c      	ldr	r0, [pc, #112]	; (80003b8 <main+0xf4>)
 8000346:	f001 fedd 	bl	8002104 <iprintf>
	    printf("\nEnc start cycles: %u\n", enc_start_cycle_count);
 800034a:	69b9      	ldr	r1, [r7, #24]
 800034c:	481b      	ldr	r0, [pc, #108]	; (80003bc <main+0xf8>)
 800034e:	f001 fed9 	bl	8002104 <iprintf>
	    printf("Enc end cycles: %u\n", enc_end_cycle_count);
 8000352:	6979      	ldr	r1, [r7, #20]
 8000354:	481a      	ldr	r0, [pc, #104]	; (80003c0 <main+0xfc>)
 8000356:	f001 fed5 	bl	8002104 <iprintf>
	    printf("Enc total cycles: %u\n", enc_total_cycles);
 800035a:	6879      	ldr	r1, [r7, #4]
 800035c:	4819      	ldr	r0, [pc, #100]	; (80003c4 <main+0x100>)
 800035e:	f001 fed1 	bl	8002104 <iprintf>
	    printf("\nDec start cycles: %u\n", dec_start_cycle_count);
 8000362:	6939      	ldr	r1, [r7, #16]
 8000364:	4818      	ldr	r0, [pc, #96]	; (80003c8 <main+0x104>)
 8000366:	f001 fecd 	bl	8002104 <iprintf>
	    printf("Dec end cycles: %u\n", dec_end_cycle_count);
 800036a:	68f9      	ldr	r1, [r7, #12]
 800036c:	4817      	ldr	r0, [pc, #92]	; (80003cc <main+0x108>)
 800036e:	f001 fec9 	bl	8002104 <iprintf>
	    printf("Dec total cycles: %u\n", dec_total_cycles);
 8000372:	6839      	ldr	r1, [r7, #0]
 8000374:	4816      	ldr	r0, [pc, #88]	; (80003d0 <main+0x10c>)
 8000376:	f001 fec5 	bl	8002104 <iprintf>
	    printf("\nKey + Enc: %u\n", key_cycles + enc_total_cycles);
 800037a:	68ba      	ldr	r2, [r7, #8]
 800037c:	687b      	ldr	r3, [r7, #4]
 800037e:	4413      	add	r3, r2
 8000380:	4619      	mov	r1, r3
 8000382:	4814      	ldr	r0, [pc, #80]	; (80003d4 <main+0x110>)
 8000384:	f001 febe 	bl	8002104 <iprintf>
	    printf("Key + Dec: %u\n", key_cycles + dec_total_cycles);
 8000388:	68ba      	ldr	r2, [r7, #8]
 800038a:	683b      	ldr	r3, [r7, #0]
 800038c:	4413      	add	r3, r2
 800038e:	4619      	mov	r1, r3
 8000390:	4811      	ldr	r0, [pc, #68]	; (80003d8 <main+0x114>)
 8000392:	f001 feb7 	bl	8002104 <iprintf>

	    HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_7);
 8000396:	2180      	movs	r1, #128	; 0x80
 8000398:	4810      	ldr	r0, [pc, #64]	; (80003dc <main+0x118>)
 800039a:	f000 fdbb 	bl	8000f14 <HAL_GPIO_TogglePin>

	    break;
 800039e:	bf00      	nop
 80003a0:	2300      	movs	r3, #0
  }
  /* USER CODE END 3 */
}
 80003a2:	4618      	mov	r0, r3
 80003a4:	3720      	adds	r7, #32
 80003a6:	46bd      	mov	sp, r7
 80003a8:	bd80      	pop	{r7, pc}
 80003aa:	bf00      	nop
 80003ac:	e000edf0 	.word	0xe000edf0
 80003b0:	e0001000 	.word	0xe0001000
 80003b4:	20000000 	.word	0x20000000
 80003b8:	08002e9c 	.word	0x08002e9c
 80003bc:	08002eac 	.word	0x08002eac
 80003c0:	08002ec4 	.word	0x08002ec4
 80003c4:	08002ed8 	.word	0x08002ed8
 80003c8:	08002ef0 	.word	0x08002ef0
 80003cc:	08002f08 	.word	0x08002f08
 80003d0:	08002f1c 	.word	0x08002f1c
 80003d4:	08002f34 	.word	0x08002f34
 80003d8:	08002f44 	.word	0x08002f44
 80003dc:	42020400 	.word	0x42020400

080003e0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80003e0:	b580      	push	{r7, lr}
 80003e2:	b098      	sub	sp, #96	; 0x60
 80003e4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80003e6:	f107 0318 	add.w	r3, r7, #24
 80003ea:	2248      	movs	r2, #72	; 0x48
 80003ec:	2100      	movs	r1, #0
 80003ee:	4618      	mov	r0, r3
 80003f0:	f001 fea2 	bl	8002138 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80003f4:	1d3b      	adds	r3, r7, #4
 80003f6:	2200      	movs	r2, #0
 80003f8:	601a      	str	r2, [r3, #0]
 80003fa:	605a      	str	r2, [r3, #4]
 80003fc:	609a      	str	r2, [r3, #8]
 80003fe:	60da      	str	r2, [r3, #12]
 8000400:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE2) != HAL_OK)
 8000402:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8000406:	f000 fdad 	bl	8000f64 <HAL_PWREx_ControlVoltageScaling>
 800040a:	4603      	mov	r3, r0
 800040c:	2b00      	cmp	r3, #0
 800040e:	d001      	beq.n	8000414 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000410:	f000 f8af 	bl	8000572 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000414:	2310      	movs	r3, #16
 8000416:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000418:	2301      	movs	r3, #1
 800041a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 800041c:	2300      	movs	r3, #0
 800041e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000420:	2360      	movs	r3, #96	; 0x60
 8000422:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000424:	2300      	movs	r3, #0
 8000426:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000428:	f107 0318 	add.w	r3, r7, #24
 800042c:	4618      	mov	r0, r3
 800042e:	f000 fe19 	bl	8001064 <HAL_RCC_OscConfig>
 8000432:	4603      	mov	r3, r0
 8000434:	2b00      	cmp	r3, #0
 8000436:	d001      	beq.n	800043c <SystemClock_Config+0x5c>
  {
    Error_Handler();
 8000438:	f000 f89b 	bl	8000572 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800043c:	230f      	movs	r3, #15
 800043e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8000440:	2300      	movs	r3, #0
 8000442:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000444:	2300      	movs	r3, #0
 8000446:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000448:	2300      	movs	r3, #0
 800044a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800044c:	2300      	movs	r3, #0
 800044e:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000450:	1d3b      	adds	r3, r7, #4
 8000452:	2100      	movs	r1, #0
 8000454:	4618      	mov	r0, r3
 8000456:	f001 fadb 	bl	8001a10 <HAL_RCC_ClockConfig>
 800045a:	4603      	mov	r3, r0
 800045c:	2b00      	cmp	r3, #0
 800045e:	d001      	beq.n	8000464 <SystemClock_Config+0x84>
  {
    Error_Handler();
 8000460:	f000 f887 	bl	8000572 <Error_Handler>
  }
}
 8000464:	bf00      	nop
 8000466:	3760      	adds	r7, #96	; 0x60
 8000468:	46bd      	mov	sp, r7
 800046a:	bd80      	pop	{r7, pc}

0800046c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800046c:	b580      	push	{r7, lr}
 800046e:	b088      	sub	sp, #32
 8000470:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000472:	f107 030c 	add.w	r3, r7, #12
 8000476:	2200      	movs	r2, #0
 8000478:	601a      	str	r2, [r3, #0]
 800047a:	605a      	str	r2, [r3, #4]
 800047c:	609a      	str	r2, [r3, #8]
 800047e:	60da      	str	r2, [r3, #12]
 8000480:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000482:	4b31      	ldr	r3, [pc, #196]	; (8000548 <MX_GPIO_Init+0xdc>)
 8000484:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000486:	4a30      	ldr	r2, [pc, #192]	; (8000548 <MX_GPIO_Init+0xdc>)
 8000488:	f043 0304 	orr.w	r3, r3, #4
 800048c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800048e:	4b2e      	ldr	r3, [pc, #184]	; (8000548 <MX_GPIO_Init+0xdc>)
 8000490:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000492:	f003 0304 	and.w	r3, r3, #4
 8000496:	60bb      	str	r3, [r7, #8]
 8000498:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800049a:	4b2b      	ldr	r3, [pc, #172]	; (8000548 <MX_GPIO_Init+0xdc>)
 800049c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800049e:	4a2a      	ldr	r2, [pc, #168]	; (8000548 <MX_GPIO_Init+0xdc>)
 80004a0:	f043 0301 	orr.w	r3, r3, #1
 80004a4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80004a6:	4b28      	ldr	r3, [pc, #160]	; (8000548 <MX_GPIO_Init+0xdc>)
 80004a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80004aa:	f003 0301 	and.w	r3, r3, #1
 80004ae:	607b      	str	r3, [r7, #4]
 80004b0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80004b2:	4b25      	ldr	r3, [pc, #148]	; (8000548 <MX_GPIO_Init+0xdc>)
 80004b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80004b6:	4a24      	ldr	r2, [pc, #144]	; (8000548 <MX_GPIO_Init+0xdc>)
 80004b8:	f043 0302 	orr.w	r3, r3, #2
 80004bc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80004be:	4b22      	ldr	r3, [pc, #136]	; (8000548 <MX_GPIO_Init+0xdc>)
 80004c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80004c2:	f003 0302 	and.w	r3, r3, #2
 80004c6:	603b      	str	r3, [r7, #0]
 80004c8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_RESET);
 80004ca:	2200      	movs	r2, #0
 80004cc:	2180      	movs	r1, #128	; 0x80
 80004ce:	481f      	ldr	r0, [pc, #124]	; (800054c <MX_GPIO_Init+0xe0>)
 80004d0:	f000 fd08 	bl	8000ee4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET);
 80004d4:	2200      	movs	r2, #0
 80004d6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80004da:	481d      	ldr	r0, [pc, #116]	; (8000550 <MX_GPIO_Init+0xe4>)
 80004dc:	f000 fd02 	bl	8000ee4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_RESET);
 80004e0:	2200      	movs	r2, #0
 80004e2:	2180      	movs	r1, #128	; 0x80
 80004e4:	481b      	ldr	r0, [pc, #108]	; (8000554 <MX_GPIO_Init+0xe8>)
 80004e6:	f000 fcfd 	bl	8000ee4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 80004ea:	2380      	movs	r3, #128	; 0x80
 80004ec:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80004ee:	2301      	movs	r3, #1
 80004f0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004f2:	2300      	movs	r3, #0
 80004f4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80004f6:	2300      	movs	r3, #0
 80004f8:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80004fa:	f107 030c 	add.w	r3, r7, #12
 80004fe:	4619      	mov	r1, r3
 8000500:	4812      	ldr	r0, [pc, #72]	; (800054c <MX_GPIO_Init+0xe0>)
 8000502:	f000 fb6f 	bl	8000be4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000506:	f44f 7300 	mov.w	r3, #512	; 0x200
 800050a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800050c:	2301      	movs	r3, #1
 800050e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000510:	2300      	movs	r3, #0
 8000512:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000514:	2300      	movs	r3, #0
 8000516:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000518:	f107 030c 	add.w	r3, r7, #12
 800051c:	4619      	mov	r1, r3
 800051e:	480c      	ldr	r0, [pc, #48]	; (8000550 <MX_GPIO_Init+0xe4>)
 8000520:	f000 fb60 	bl	8000be4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000524:	2380      	movs	r3, #128	; 0x80
 8000526:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000528:	2301      	movs	r3, #1
 800052a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800052c:	2300      	movs	r3, #0
 800052e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000530:	2300      	movs	r3, #0
 8000532:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000534:	f107 030c 	add.w	r3, r7, #12
 8000538:	4619      	mov	r1, r3
 800053a:	4806      	ldr	r0, [pc, #24]	; (8000554 <MX_GPIO_Init+0xe8>)
 800053c:	f000 fb52 	bl	8000be4 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000540:	bf00      	nop
 8000542:	3720      	adds	r7, #32
 8000544:	46bd      	mov	sp, r7
 8000546:	bd80      	pop	{r7, pc}
 8000548:	40021000 	.word	0x40021000
 800054c:	42020800 	.word	0x42020800
 8000550:	42020000 	.word	0x42020000
 8000554:	42020400 	.word	0x42020400

08000558 <__io_putchar>:

/* USER CODE BEGIN 4 */
int __io_putchar(int ch)
{
 8000558:	b580      	push	{r7, lr}
 800055a:	b082      	sub	sp, #8
 800055c:	af00      	add	r7, sp, #0
 800055e:	6078      	str	r0, [r7, #4]
	return ITM_SendChar(ch);
 8000560:	687b      	ldr	r3, [r7, #4]
 8000562:	4618      	mov	r0, r3
 8000564:	f7ff fe66 	bl	8000234 <ITM_SendChar>
 8000568:	4603      	mov	r3, r0
}
 800056a:	4618      	mov	r0, r3
 800056c:	3708      	adds	r7, #8
 800056e:	46bd      	mov	sp, r7
 8000570:	bd80      	pop	{r7, pc}

08000572 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000572:	b480      	push	{r7}
 8000574:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000576:	b672      	cpsid	i
}
 8000578:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800057a:	e7fe      	b.n	800057a <Error_Handler+0x8>

0800057c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800057c:	b480      	push	{r7}
 800057e:	b083      	sub	sp, #12
 8000580:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000582:	4b0f      	ldr	r3, [pc, #60]	; (80005c0 <HAL_MspInit+0x44>)
 8000584:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000586:	4a0e      	ldr	r2, [pc, #56]	; (80005c0 <HAL_MspInit+0x44>)
 8000588:	f043 0301 	orr.w	r3, r3, #1
 800058c:	6613      	str	r3, [r2, #96]	; 0x60
 800058e:	4b0c      	ldr	r3, [pc, #48]	; (80005c0 <HAL_MspInit+0x44>)
 8000590:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000592:	f003 0301 	and.w	r3, r3, #1
 8000596:	607b      	str	r3, [r7, #4]
 8000598:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800059a:	4b09      	ldr	r3, [pc, #36]	; (80005c0 <HAL_MspInit+0x44>)
 800059c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800059e:	4a08      	ldr	r2, [pc, #32]	; (80005c0 <HAL_MspInit+0x44>)
 80005a0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80005a4:	6593      	str	r3, [r2, #88]	; 0x58
 80005a6:	4b06      	ldr	r3, [pc, #24]	; (80005c0 <HAL_MspInit+0x44>)
 80005a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80005aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80005ae:	603b      	str	r3, [r7, #0]
 80005b0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80005b2:	bf00      	nop
 80005b4:	370c      	adds	r7, #12
 80005b6:	46bd      	mov	sp, r7
 80005b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005bc:	4770      	bx	lr
 80005be:	bf00      	nop
 80005c0:	40021000 	.word	0x40021000

080005c4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80005c4:	b480      	push	{r7}
 80005c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80005c8:	e7fe      	b.n	80005c8 <NMI_Handler+0x4>

080005ca <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80005ca:	b480      	push	{r7}
 80005cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80005ce:	e7fe      	b.n	80005ce <HardFault_Handler+0x4>

080005d0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80005d0:	b480      	push	{r7}
 80005d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80005d4:	e7fe      	b.n	80005d4 <MemManage_Handler+0x4>

080005d6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80005d6:	b480      	push	{r7}
 80005d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80005da:	e7fe      	b.n	80005da <BusFault_Handler+0x4>

080005dc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80005dc:	b480      	push	{r7}
 80005de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80005e0:	e7fe      	b.n	80005e0 <UsageFault_Handler+0x4>

080005e2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80005e2:	b480      	push	{r7}
 80005e4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80005e6:	bf00      	nop
 80005e8:	46bd      	mov	sp, r7
 80005ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005ee:	4770      	bx	lr

080005f0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80005f0:	b480      	push	{r7}
 80005f2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80005f4:	bf00      	nop
 80005f6:	46bd      	mov	sp, r7
 80005f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005fc:	4770      	bx	lr

080005fe <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80005fe:	b480      	push	{r7}
 8000600:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000602:	bf00      	nop
 8000604:	46bd      	mov	sp, r7
 8000606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800060a:	4770      	bx	lr

0800060c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800060c:	b580      	push	{r7, lr}
 800060e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000610:	f000 f9e4 	bl	80009dc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000614:	bf00      	nop
 8000616:	bd80      	pop	{r7, pc}

08000618 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000618:	b580      	push	{r7, lr}
 800061a:	b086      	sub	sp, #24
 800061c:	af00      	add	r7, sp, #0
 800061e:	60f8      	str	r0, [r7, #12]
 8000620:	60b9      	str	r1, [r7, #8]
 8000622:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000624:	2300      	movs	r3, #0
 8000626:	617b      	str	r3, [r7, #20]
 8000628:	e00a      	b.n	8000640 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800062a:	f3af 8000 	nop.w
 800062e:	4601      	mov	r1, r0
 8000630:	68bb      	ldr	r3, [r7, #8]
 8000632:	1c5a      	adds	r2, r3, #1
 8000634:	60ba      	str	r2, [r7, #8]
 8000636:	b2ca      	uxtb	r2, r1
 8000638:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800063a:	697b      	ldr	r3, [r7, #20]
 800063c:	3301      	adds	r3, #1
 800063e:	617b      	str	r3, [r7, #20]
 8000640:	697a      	ldr	r2, [r7, #20]
 8000642:	687b      	ldr	r3, [r7, #4]
 8000644:	429a      	cmp	r2, r3
 8000646:	dbf0      	blt.n	800062a <_read+0x12>
  }

  return len;
 8000648:	687b      	ldr	r3, [r7, #4]
}
 800064a:	4618      	mov	r0, r3
 800064c:	3718      	adds	r7, #24
 800064e:	46bd      	mov	sp, r7
 8000650:	bd80      	pop	{r7, pc}

08000652 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000652:	b580      	push	{r7, lr}
 8000654:	b086      	sub	sp, #24
 8000656:	af00      	add	r7, sp, #0
 8000658:	60f8      	str	r0, [r7, #12]
 800065a:	60b9      	str	r1, [r7, #8]
 800065c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800065e:	2300      	movs	r3, #0
 8000660:	617b      	str	r3, [r7, #20]
 8000662:	e009      	b.n	8000678 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000664:	68bb      	ldr	r3, [r7, #8]
 8000666:	1c5a      	adds	r2, r3, #1
 8000668:	60ba      	str	r2, [r7, #8]
 800066a:	781b      	ldrb	r3, [r3, #0]
 800066c:	4618      	mov	r0, r3
 800066e:	f7ff ff73 	bl	8000558 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000672:	697b      	ldr	r3, [r7, #20]
 8000674:	3301      	adds	r3, #1
 8000676:	617b      	str	r3, [r7, #20]
 8000678:	697a      	ldr	r2, [r7, #20]
 800067a:	687b      	ldr	r3, [r7, #4]
 800067c:	429a      	cmp	r2, r3
 800067e:	dbf1      	blt.n	8000664 <_write+0x12>
  }
  return len;
 8000680:	687b      	ldr	r3, [r7, #4]
}
 8000682:	4618      	mov	r0, r3
 8000684:	3718      	adds	r7, #24
 8000686:	46bd      	mov	sp, r7
 8000688:	bd80      	pop	{r7, pc}

0800068a <_close>:

int _close(int file)
{
 800068a:	b480      	push	{r7}
 800068c:	b083      	sub	sp, #12
 800068e:	af00      	add	r7, sp, #0
 8000690:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000692:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8000696:	4618      	mov	r0, r3
 8000698:	370c      	adds	r7, #12
 800069a:	46bd      	mov	sp, r7
 800069c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006a0:	4770      	bx	lr

080006a2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80006a2:	b480      	push	{r7}
 80006a4:	b083      	sub	sp, #12
 80006a6:	af00      	add	r7, sp, #0
 80006a8:	6078      	str	r0, [r7, #4]
 80006aa:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80006ac:	683b      	ldr	r3, [r7, #0]
 80006ae:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80006b2:	605a      	str	r2, [r3, #4]
  return 0;
 80006b4:	2300      	movs	r3, #0
}
 80006b6:	4618      	mov	r0, r3
 80006b8:	370c      	adds	r7, #12
 80006ba:	46bd      	mov	sp, r7
 80006bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006c0:	4770      	bx	lr

080006c2 <_isatty>:

int _isatty(int file)
{
 80006c2:	b480      	push	{r7}
 80006c4:	b083      	sub	sp, #12
 80006c6:	af00      	add	r7, sp, #0
 80006c8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80006ca:	2301      	movs	r3, #1
}
 80006cc:	4618      	mov	r0, r3
 80006ce:	370c      	adds	r7, #12
 80006d0:	46bd      	mov	sp, r7
 80006d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006d6:	4770      	bx	lr

080006d8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80006d8:	b480      	push	{r7}
 80006da:	b085      	sub	sp, #20
 80006dc:	af00      	add	r7, sp, #0
 80006de:	60f8      	str	r0, [r7, #12]
 80006e0:	60b9      	str	r1, [r7, #8]
 80006e2:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80006e4:	2300      	movs	r3, #0
}
 80006e6:	4618      	mov	r0, r3
 80006e8:	3714      	adds	r7, #20
 80006ea:	46bd      	mov	sp, r7
 80006ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006f0:	4770      	bx	lr
	...

080006f4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80006f4:	b580      	push	{r7, lr}
 80006f6:	b086      	sub	sp, #24
 80006f8:	af00      	add	r7, sp, #0
 80006fa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80006fc:	4a14      	ldr	r2, [pc, #80]	; (8000750 <_sbrk+0x5c>)
 80006fe:	4b15      	ldr	r3, [pc, #84]	; (8000754 <_sbrk+0x60>)
 8000700:	1ad3      	subs	r3, r2, r3
 8000702:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000704:	697b      	ldr	r3, [r7, #20]
 8000706:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000708:	4b13      	ldr	r3, [pc, #76]	; (8000758 <_sbrk+0x64>)
 800070a:	681b      	ldr	r3, [r3, #0]
 800070c:	2b00      	cmp	r3, #0
 800070e:	d102      	bne.n	8000716 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000710:	4b11      	ldr	r3, [pc, #68]	; (8000758 <_sbrk+0x64>)
 8000712:	4a12      	ldr	r2, [pc, #72]	; (800075c <_sbrk+0x68>)
 8000714:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000716:	4b10      	ldr	r3, [pc, #64]	; (8000758 <_sbrk+0x64>)
 8000718:	681a      	ldr	r2, [r3, #0]
 800071a:	687b      	ldr	r3, [r7, #4]
 800071c:	4413      	add	r3, r2
 800071e:	693a      	ldr	r2, [r7, #16]
 8000720:	429a      	cmp	r2, r3
 8000722:	d207      	bcs.n	8000734 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000724:	f001 fd10 	bl	8002148 <__errno>
 8000728:	4603      	mov	r3, r0
 800072a:	220c      	movs	r2, #12
 800072c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800072e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000732:	e009      	b.n	8000748 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000734:	4b08      	ldr	r3, [pc, #32]	; (8000758 <_sbrk+0x64>)
 8000736:	681b      	ldr	r3, [r3, #0]
 8000738:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800073a:	4b07      	ldr	r3, [pc, #28]	; (8000758 <_sbrk+0x64>)
 800073c:	681a      	ldr	r2, [r3, #0]
 800073e:	687b      	ldr	r3, [r7, #4]
 8000740:	4413      	add	r3, r2
 8000742:	4a05      	ldr	r2, [pc, #20]	; (8000758 <_sbrk+0x64>)
 8000744:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000746:	68fb      	ldr	r3, [r7, #12]
}
 8000748:	4618      	mov	r0, r3
 800074a:	3718      	adds	r7, #24
 800074c:	46bd      	mov	sp, r7
 800074e:	bd80      	pop	{r7, pc}
 8000750:	20030000 	.word	0x20030000
 8000754:	00000400 	.word	0x00000400
 8000758:	200000c4 	.word	0x200000c4
 800075c:	20000218 	.word	0x20000218

08000760 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000760:	b480      	push	{r7}
 8000762:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000764:	4b06      	ldr	r3, [pc, #24]	; (8000780 <SystemInit+0x20>)
 8000766:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800076a:	4a05      	ldr	r2, [pc, #20]	; (8000780 <SystemInit+0x20>)
 800076c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000770:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8000774:	bf00      	nop
 8000776:	46bd      	mov	sp, r7
 8000778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800077c:	4770      	bx	lr
 800077e:	bf00      	nop
 8000780:	e000ed00 	.word	0xe000ed00

08000784 <SystemCoreClockUpdate>:
  *           value for HSE crystal.
  *
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 8000784:	b480      	push	{r7}
 8000786:	b087      	sub	sp, #28
 8000788:	af00      	add	r7, sp, #0
  uint32_t tmp, msirange, pllvco, pllsource, pllm, pllr;

  /* Get MSI Range frequency--------------------------------------------------*/
  if((RCC->CR & RCC_CR_MSIRGSEL) == 0U)
 800078a:	4b4f      	ldr	r3, [pc, #316]	; (80008c8 <SystemCoreClockUpdate+0x144>)
 800078c:	681b      	ldr	r3, [r3, #0]
 800078e:	f003 0308 	and.w	r3, r3, #8
 8000792:	2b00      	cmp	r3, #0
 8000794:	d107      	bne.n	80007a6 <SystemCoreClockUpdate+0x22>
  { /* MSISRANGE from RCC_CSR applies */
    msirange = (RCC->CSR & RCC_CSR_MSISRANGE) >> 8U;
 8000796:	4b4c      	ldr	r3, [pc, #304]	; (80008c8 <SystemCoreClockUpdate+0x144>)
 8000798:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800079c:	0a1b      	lsrs	r3, r3, #8
 800079e:	f003 030f 	and.w	r3, r3, #15
 80007a2:	617b      	str	r3, [r7, #20]
 80007a4:	e005      	b.n	80007b2 <SystemCoreClockUpdate+0x2e>
  }
  else
  { /* MSIRANGE from RCC_CR applies */
    msirange = (RCC->CR & RCC_CR_MSIRANGE) >> 4U;
 80007a6:	4b48      	ldr	r3, [pc, #288]	; (80008c8 <SystemCoreClockUpdate+0x144>)
 80007a8:	681b      	ldr	r3, [r3, #0]
 80007aa:	091b      	lsrs	r3, r3, #4
 80007ac:	f003 030f 	and.w	r3, r3, #15
 80007b0:	617b      	str	r3, [r7, #20]
  }
  /*MSI frequency range in HZ*/
  msirange = MSIRangeTable[msirange];
 80007b2:	4a46      	ldr	r2, [pc, #280]	; (80008cc <SystemCoreClockUpdate+0x148>)
 80007b4:	697b      	ldr	r3, [r7, #20]
 80007b6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80007ba:	617b      	str	r3, [r7, #20]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80007bc:	4b42      	ldr	r3, [pc, #264]	; (80008c8 <SystemCoreClockUpdate+0x144>)
 80007be:	689b      	ldr	r3, [r3, #8]
 80007c0:	f003 030c 	and.w	r3, r3, #12
 80007c4:	2b0c      	cmp	r3, #12
 80007c6:	d866      	bhi.n	8000896 <SystemCoreClockUpdate+0x112>
 80007c8:	a201      	add	r2, pc, #4	; (adr r2, 80007d0 <SystemCoreClockUpdate+0x4c>)
 80007ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80007ce:	bf00      	nop
 80007d0:	08000805 	.word	0x08000805
 80007d4:	08000897 	.word	0x08000897
 80007d8:	08000897 	.word	0x08000897
 80007dc:	08000897 	.word	0x08000897
 80007e0:	0800080d 	.word	0x0800080d
 80007e4:	08000897 	.word	0x08000897
 80007e8:	08000897 	.word	0x08000897
 80007ec:	08000897 	.word	0x08000897
 80007f0:	08000815 	.word	0x08000815
 80007f4:	08000897 	.word	0x08000897
 80007f8:	08000897 	.word	0x08000897
 80007fc:	08000897 	.word	0x08000897
 8000800:	0800081d 	.word	0x0800081d
  {
    case 0x00:  /* MSI used as system clock source */
      SystemCoreClock = msirange;
 8000804:	4a32      	ldr	r2, [pc, #200]	; (80008d0 <SystemCoreClockUpdate+0x14c>)
 8000806:	697b      	ldr	r3, [r7, #20]
 8000808:	6013      	str	r3, [r2, #0]
      break;
 800080a:	e048      	b.n	800089e <SystemCoreClockUpdate+0x11a>

    case 0x04:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
 800080c:	4b30      	ldr	r3, [pc, #192]	; (80008d0 <SystemCoreClockUpdate+0x14c>)
 800080e:	4a31      	ldr	r2, [pc, #196]	; (80008d4 <SystemCoreClockUpdate+0x150>)
 8000810:	601a      	str	r2, [r3, #0]
      break;
 8000812:	e044      	b.n	800089e <SystemCoreClockUpdate+0x11a>

    case 0x08:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 8000814:	4b2e      	ldr	r3, [pc, #184]	; (80008d0 <SystemCoreClockUpdate+0x14c>)
 8000816:	4a2f      	ldr	r2, [pc, #188]	; (80008d4 <SystemCoreClockUpdate+0x150>)
 8000818:	601a      	str	r2, [r3, #0]
      break;
 800081a:	e040      	b.n	800089e <SystemCoreClockUpdate+0x11a>

    case 0x0C:  /* PLL used as system clock  source */
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
         SYSCLK = PLL_VCO / PLLR
         */
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 800081c:	4b2a      	ldr	r3, [pc, #168]	; (80008c8 <SystemCoreClockUpdate+0x144>)
 800081e:	68db      	ldr	r3, [r3, #12]
 8000820:	f003 0303 	and.w	r3, r3, #3
 8000824:	60fb      	str	r3, [r7, #12]
      pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> 4U) + 1U ;
 8000826:	4b28      	ldr	r3, [pc, #160]	; (80008c8 <SystemCoreClockUpdate+0x144>)
 8000828:	68db      	ldr	r3, [r3, #12]
 800082a:	091b      	lsrs	r3, r3, #4
 800082c:	f003 030f 	and.w	r3, r3, #15
 8000830:	3301      	adds	r3, #1
 8000832:	60bb      	str	r3, [r7, #8]
 8000834:	68fb      	ldr	r3, [r7, #12]
 8000836:	2b02      	cmp	r3, #2
 8000838:	d003      	beq.n	8000842 <SystemCoreClockUpdate+0xbe>
 800083a:	68fb      	ldr	r3, [r7, #12]
 800083c:	2b03      	cmp	r3, #3
 800083e:	d006      	beq.n	800084e <SystemCoreClockUpdate+0xca>
 8000840:	e00b      	b.n	800085a <SystemCoreClockUpdate+0xd6>

      switch (pllsource)
      {
        case 0x02:  /* HSI used as PLL clock source */
          pllvco = (HSI_VALUE / pllm);
 8000842:	4a24      	ldr	r2, [pc, #144]	; (80008d4 <SystemCoreClockUpdate+0x150>)
 8000844:	68bb      	ldr	r3, [r7, #8]
 8000846:	fbb2 f3f3 	udiv	r3, r2, r3
 800084a:	613b      	str	r3, [r7, #16]
          break;
 800084c:	e00b      	b.n	8000866 <SystemCoreClockUpdate+0xe2>

        case 0x03:  /* HSE used as PLL clock source */
          pllvco = (HSE_VALUE / pllm);
 800084e:	4a21      	ldr	r2, [pc, #132]	; (80008d4 <SystemCoreClockUpdate+0x150>)
 8000850:	68bb      	ldr	r3, [r7, #8]
 8000852:	fbb2 f3f3 	udiv	r3, r2, r3
 8000856:	613b      	str	r3, [r7, #16]
          break;
 8000858:	e005      	b.n	8000866 <SystemCoreClockUpdate+0xe2>

        default:    /* MSI used as PLL clock source */
          pllvco = (msirange / pllm);
 800085a:	697a      	ldr	r2, [r7, #20]
 800085c:	68bb      	ldr	r3, [r7, #8]
 800085e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000862:	613b      	str	r3, [r7, #16]
          break;
 8000864:	bf00      	nop
      }
      pllvco = pllvco * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 8U);
 8000866:	4b18      	ldr	r3, [pc, #96]	; (80008c8 <SystemCoreClockUpdate+0x144>)
 8000868:	68db      	ldr	r3, [r3, #12]
 800086a:	0a1b      	lsrs	r3, r3, #8
 800086c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8000870:	693b      	ldr	r3, [r7, #16]
 8000872:	fb02 f303 	mul.w	r3, r2, r3
 8000876:	613b      	str	r3, [r7, #16]
      pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 25U) + 1U) * 2U;
 8000878:	4b13      	ldr	r3, [pc, #76]	; (80008c8 <SystemCoreClockUpdate+0x144>)
 800087a:	68db      	ldr	r3, [r3, #12]
 800087c:	0e5b      	lsrs	r3, r3, #25
 800087e:	f003 0303 	and.w	r3, r3, #3
 8000882:	3301      	adds	r3, #1
 8000884:	005b      	lsls	r3, r3, #1
 8000886:	607b      	str	r3, [r7, #4]
      SystemCoreClock = pllvco/pllr;
 8000888:	693a      	ldr	r2, [r7, #16]
 800088a:	687b      	ldr	r3, [r7, #4]
 800088c:	fbb2 f3f3 	udiv	r3, r2, r3
 8000890:	4a0f      	ldr	r2, [pc, #60]	; (80008d0 <SystemCoreClockUpdate+0x14c>)
 8000892:	6013      	str	r3, [r2, #0]
      break;
 8000894:	e003      	b.n	800089e <SystemCoreClockUpdate+0x11a>

    default:
      SystemCoreClock = msirange;
 8000896:	4a0e      	ldr	r2, [pc, #56]	; (80008d0 <SystemCoreClockUpdate+0x14c>)
 8000898:	697b      	ldr	r3, [r7, #20]
 800089a:	6013      	str	r3, [r2, #0]
      break;
 800089c:	bf00      	nop
  }
  /* Compute HCLK clock frequency --------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4U)];
 800089e:	4b0a      	ldr	r3, [pc, #40]	; (80008c8 <SystemCoreClockUpdate+0x144>)
 80008a0:	689b      	ldr	r3, [r3, #8]
 80008a2:	091b      	lsrs	r3, r3, #4
 80008a4:	f003 030f 	and.w	r3, r3, #15
 80008a8:	4a0b      	ldr	r2, [pc, #44]	; (80008d8 <SystemCoreClockUpdate+0x154>)
 80008aa:	5cd3      	ldrb	r3, [r2, r3]
 80008ac:	603b      	str	r3, [r7, #0]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;
 80008ae:	4b08      	ldr	r3, [pc, #32]	; (80008d0 <SystemCoreClockUpdate+0x14c>)
 80008b0:	681a      	ldr	r2, [r3, #0]
 80008b2:	683b      	ldr	r3, [r7, #0]
 80008b4:	fa22 f303 	lsr.w	r3, r2, r3
 80008b8:	4a05      	ldr	r2, [pc, #20]	; (80008d0 <SystemCoreClockUpdate+0x14c>)
 80008ba:	6013      	str	r3, [r2, #0]
}
 80008bc:	bf00      	nop
 80008be:	371c      	adds	r7, #28
 80008c0:	46bd      	mov	sp, r7
 80008c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008c6:	4770      	bx	lr
 80008c8:	40021000 	.word	0x40021000
 80008cc:	08002f64 	.word	0x08002f64
 80008d0:	20000040 	.word	0x20000040
 80008d4:	00f42400 	.word	0x00f42400
 80008d8:	08002f54 	.word	0x08002f54

080008dc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* set stack pointer */
 80008dc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000914 <LoopForever+0x2>

/* Call the clock system initialization function.*/
  bl  SystemInit
 80008e0:	f7ff ff3e 	bl	8000760 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 80008e4:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 80008e6:	e003      	b.n	80008f0 <LoopCopyDataInit>

080008e8 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 80008e8:	4b0b      	ldr	r3, [pc, #44]	; (8000918 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 80008ea:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 80008ec:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 80008ee:	3104      	adds	r1, #4

080008f0 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 80008f0:	480a      	ldr	r0, [pc, #40]	; (800091c <LoopForever+0xa>)
	ldr	r3, =_edata
 80008f2:	4b0b      	ldr	r3, [pc, #44]	; (8000920 <LoopForever+0xe>)
	adds	r2, r0, r1
 80008f4:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 80008f6:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 80008f8:	d3f6      	bcc.n	80008e8 <CopyDataInit>
	ldr	r2, =_sbss
 80008fa:	4a0a      	ldr	r2, [pc, #40]	; (8000924 <LoopForever+0x12>)
	b	LoopFillZerobss
 80008fc:	e002      	b.n	8000904 <LoopFillZerobss>

080008fe <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 80008fe:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8000900:	f842 3b04 	str.w	r3, [r2], #4

08000904 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8000904:	4b08      	ldr	r3, [pc, #32]	; (8000928 <LoopForever+0x16>)
	cmp	r2, r3
 8000906:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8000908:	d3f9      	bcc.n	80008fe <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800090a:	f001 fc23 	bl	8002154 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800090e:	f7ff fcd9 	bl	80002c4 <main>

08000912 <LoopForever>:

LoopForever:
    b LoopForever
 8000912:	e7fe      	b.n	8000912 <LoopForever>
  ldr   sp, =_estack    /* set stack pointer */
 8000914:	20030000 	.word	0x20030000
	ldr	r3, =_sidata
 8000918:	08002fe0 	.word	0x08002fe0
	ldr	r0, =_sdata
 800091c:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8000920:	200000a8 	.word	0x200000a8
	ldr	r2, =_sbss
 8000924:	200000a8 	.word	0x200000a8
	ldr	r3, = _ebss
 8000928:	20000218 	.word	0x20000218

0800092c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800092c:	e7fe      	b.n	800092c <ADC1_2_IRQHandler>

0800092e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800092e:	b580      	push	{r7, lr}
 8000930:	b082      	sub	sp, #8
 8000932:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000934:	2300      	movs	r3, #0
 8000936:	71fb      	strb	r3, [r7, #7]

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_3);
 8000938:	2004      	movs	r0, #4
 800093a:	f000 f921 	bl	8000b80 <HAL_NVIC_SetPriorityGrouping>

  /* Insure time base clock coherency */
  SystemCoreClockUpdate();
 800093e:	f7ff ff21 	bl	8000784 <SystemCoreClockUpdate>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000942:	2007      	movs	r0, #7
 8000944:	f000 f80e 	bl	8000964 <HAL_InitTick>
 8000948:	4603      	mov	r3, r0
 800094a:	2b00      	cmp	r3, #0
 800094c:	d002      	beq.n	8000954 <HAL_Init+0x26>
  {
    status = HAL_ERROR;
 800094e:	2301      	movs	r3, #1
 8000950:	71fb      	strb	r3, [r7, #7]
 8000952:	e001      	b.n	8000958 <HAL_Init+0x2a>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000954:	f7ff fe12 	bl	800057c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000958:	79fb      	ldrb	r3, [r7, #7]
}
 800095a:	4618      	mov	r0, r3
 800095c:	3708      	adds	r7, #8
 800095e:	46bd      	mov	sp, r7
 8000960:	bd80      	pop	{r7, pc}
	...

08000964 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000964:	b580      	push	{r7, lr}
 8000966:	b084      	sub	sp, #16
 8000968:	af00      	add	r7, sp, #0
 800096a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800096c:	2300      	movs	r3, #0
 800096e:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000970:	4b17      	ldr	r3, [pc, #92]	; (80009d0 <HAL_InitTick+0x6c>)
 8000972:	781b      	ldrb	r3, [r3, #0]
 8000974:	2b00      	cmp	r3, #0
 8000976:	d023      	beq.n	80009c0 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000978:	4b16      	ldr	r3, [pc, #88]	; (80009d4 <HAL_InitTick+0x70>)
 800097a:	681a      	ldr	r2, [r3, #0]
 800097c:	4b14      	ldr	r3, [pc, #80]	; (80009d0 <HAL_InitTick+0x6c>)
 800097e:	781b      	ldrb	r3, [r3, #0]
 8000980:	4619      	mov	r1, r3
 8000982:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000986:	fbb3 f3f1 	udiv	r3, r3, r1
 800098a:	fbb2 f3f3 	udiv	r3, r2, r3
 800098e:	4618      	mov	r0, r3
 8000990:	f000 f91b 	bl	8000bca <HAL_SYSTICK_Config>
 8000994:	4603      	mov	r3, r0
 8000996:	2b00      	cmp	r3, #0
 8000998:	d10f      	bne.n	80009ba <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800099a:	687b      	ldr	r3, [r7, #4]
 800099c:	2b07      	cmp	r3, #7
 800099e:	d809      	bhi.n	80009b4 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80009a0:	2200      	movs	r2, #0
 80009a2:	6879      	ldr	r1, [r7, #4]
 80009a4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80009a8:	f000 f8f5 	bl	8000b96 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80009ac:	4a0a      	ldr	r2, [pc, #40]	; (80009d8 <HAL_InitTick+0x74>)
 80009ae:	687b      	ldr	r3, [r7, #4]
 80009b0:	6013      	str	r3, [r2, #0]
 80009b2:	e007      	b.n	80009c4 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80009b4:	2301      	movs	r3, #1
 80009b6:	73fb      	strb	r3, [r7, #15]
 80009b8:	e004      	b.n	80009c4 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80009ba:	2301      	movs	r3, #1
 80009bc:	73fb      	strb	r3, [r7, #15]
 80009be:	e001      	b.n	80009c4 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80009c0:	2301      	movs	r3, #1
 80009c2:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80009c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80009c6:	4618      	mov	r0, r3
 80009c8:	3710      	adds	r7, #16
 80009ca:	46bd      	mov	sp, r7
 80009cc:	bd80      	pop	{r7, pc}
 80009ce:	bf00      	nop
 80009d0:	20000048 	.word	0x20000048
 80009d4:	20000040 	.word	0x20000040
 80009d8:	20000044 	.word	0x20000044

080009dc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80009dc:	b480      	push	{r7}
 80009de:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80009e0:	4b06      	ldr	r3, [pc, #24]	; (80009fc <HAL_IncTick+0x20>)
 80009e2:	781b      	ldrb	r3, [r3, #0]
 80009e4:	461a      	mov	r2, r3
 80009e6:	4b06      	ldr	r3, [pc, #24]	; (8000a00 <HAL_IncTick+0x24>)
 80009e8:	681b      	ldr	r3, [r3, #0]
 80009ea:	4413      	add	r3, r2
 80009ec:	4a04      	ldr	r2, [pc, #16]	; (8000a00 <HAL_IncTick+0x24>)
 80009ee:	6013      	str	r3, [r2, #0]
}
 80009f0:	bf00      	nop
 80009f2:	46bd      	mov	sp, r7
 80009f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009f8:	4770      	bx	lr
 80009fa:	bf00      	nop
 80009fc:	20000048 	.word	0x20000048
 8000a00:	200000c8 	.word	0x200000c8

08000a04 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000a04:	b480      	push	{r7}
 8000a06:	af00      	add	r7, sp, #0
  return uwTick;
 8000a08:	4b03      	ldr	r3, [pc, #12]	; (8000a18 <HAL_GetTick+0x14>)
 8000a0a:	681b      	ldr	r3, [r3, #0]
}
 8000a0c:	4618      	mov	r0, r3
 8000a0e:	46bd      	mov	sp, r7
 8000a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a14:	4770      	bx	lr
 8000a16:	bf00      	nop
 8000a18:	200000c8 	.word	0x200000c8

08000a1c <__NVIC_SetPriorityGrouping>:
{
 8000a1c:	b480      	push	{r7}
 8000a1e:	b085      	sub	sp, #20
 8000a20:	af00      	add	r7, sp, #0
 8000a22:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000a24:	687b      	ldr	r3, [r7, #4]
 8000a26:	f003 0307 	and.w	r3, r3, #7
 8000a2a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000a2c:	4b0c      	ldr	r3, [pc, #48]	; (8000a60 <__NVIC_SetPriorityGrouping+0x44>)
 8000a2e:	68db      	ldr	r3, [r3, #12]
 8000a30:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000a32:	68ba      	ldr	r2, [r7, #8]
 8000a34:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000a38:	4013      	ands	r3, r2
 8000a3a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000a3c:	68fb      	ldr	r3, [r7, #12]
 8000a3e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000a40:	68bb      	ldr	r3, [r7, #8]
 8000a42:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000a44:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000a48:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000a4c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000a4e:	4a04      	ldr	r2, [pc, #16]	; (8000a60 <__NVIC_SetPriorityGrouping+0x44>)
 8000a50:	68bb      	ldr	r3, [r7, #8]
 8000a52:	60d3      	str	r3, [r2, #12]
}
 8000a54:	bf00      	nop
 8000a56:	3714      	adds	r7, #20
 8000a58:	46bd      	mov	sp, r7
 8000a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a5e:	4770      	bx	lr
 8000a60:	e000ed00 	.word	0xe000ed00

08000a64 <__NVIC_GetPriorityGrouping>:
{
 8000a64:	b480      	push	{r7}
 8000a66:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000a68:	4b04      	ldr	r3, [pc, #16]	; (8000a7c <__NVIC_GetPriorityGrouping+0x18>)
 8000a6a:	68db      	ldr	r3, [r3, #12]
 8000a6c:	0a1b      	lsrs	r3, r3, #8
 8000a6e:	f003 0307 	and.w	r3, r3, #7
}
 8000a72:	4618      	mov	r0, r3
 8000a74:	46bd      	mov	sp, r7
 8000a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a7a:	4770      	bx	lr
 8000a7c:	e000ed00 	.word	0xe000ed00

08000a80 <__NVIC_SetPriority>:
{
 8000a80:	b480      	push	{r7}
 8000a82:	b083      	sub	sp, #12
 8000a84:	af00      	add	r7, sp, #0
 8000a86:	4603      	mov	r3, r0
 8000a88:	6039      	str	r1, [r7, #0]
 8000a8a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000a8c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a90:	2b00      	cmp	r3, #0
 8000a92:	db0a      	blt.n	8000aaa <__NVIC_SetPriority+0x2a>
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a94:	683b      	ldr	r3, [r7, #0]
 8000a96:	b2da      	uxtb	r2, r3
 8000a98:	490c      	ldr	r1, [pc, #48]	; (8000acc <__NVIC_SetPriority+0x4c>)
 8000a9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a9e:	0152      	lsls	r2, r2, #5
 8000aa0:	b2d2      	uxtb	r2, r2
 8000aa2:	440b      	add	r3, r1
 8000aa4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8000aa8:	e00a      	b.n	8000ac0 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000aaa:	683b      	ldr	r3, [r7, #0]
 8000aac:	b2da      	uxtb	r2, r3
 8000aae:	4908      	ldr	r1, [pc, #32]	; (8000ad0 <__NVIC_SetPriority+0x50>)
 8000ab0:	79fb      	ldrb	r3, [r7, #7]
 8000ab2:	f003 030f 	and.w	r3, r3, #15
 8000ab6:	3b04      	subs	r3, #4
 8000ab8:	0152      	lsls	r2, r2, #5
 8000aba:	b2d2      	uxtb	r2, r2
 8000abc:	440b      	add	r3, r1
 8000abe:	761a      	strb	r2, [r3, #24]
}
 8000ac0:	bf00      	nop
 8000ac2:	370c      	adds	r7, #12
 8000ac4:	46bd      	mov	sp, r7
 8000ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aca:	4770      	bx	lr
 8000acc:	e000e100 	.word	0xe000e100
 8000ad0:	e000ed00 	.word	0xe000ed00

08000ad4 <NVIC_EncodePriority>:
{
 8000ad4:	b480      	push	{r7}
 8000ad6:	b089      	sub	sp, #36	; 0x24
 8000ad8:	af00      	add	r7, sp, #0
 8000ada:	60f8      	str	r0, [r7, #12]
 8000adc:	60b9      	str	r1, [r7, #8]
 8000ade:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000ae0:	68fb      	ldr	r3, [r7, #12]
 8000ae2:	f003 0307 	and.w	r3, r3, #7
 8000ae6:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000ae8:	69fb      	ldr	r3, [r7, #28]
 8000aea:	f1c3 0307 	rsb	r3, r3, #7
 8000aee:	2b03      	cmp	r3, #3
 8000af0:	bf28      	it	cs
 8000af2:	2303      	movcs	r3, #3
 8000af4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000af6:	69fb      	ldr	r3, [r7, #28]
 8000af8:	3303      	adds	r3, #3
 8000afa:	2b06      	cmp	r3, #6
 8000afc:	d902      	bls.n	8000b04 <NVIC_EncodePriority+0x30>
 8000afe:	69fb      	ldr	r3, [r7, #28]
 8000b00:	3b04      	subs	r3, #4
 8000b02:	e000      	b.n	8000b06 <NVIC_EncodePriority+0x32>
 8000b04:	2300      	movs	r3, #0
 8000b06:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b08:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000b0c:	69bb      	ldr	r3, [r7, #24]
 8000b0e:	fa02 f303 	lsl.w	r3, r2, r3
 8000b12:	43da      	mvns	r2, r3
 8000b14:	68bb      	ldr	r3, [r7, #8]
 8000b16:	401a      	ands	r2, r3
 8000b18:	697b      	ldr	r3, [r7, #20]
 8000b1a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000b1c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000b20:	697b      	ldr	r3, [r7, #20]
 8000b22:	fa01 f303 	lsl.w	r3, r1, r3
 8000b26:	43d9      	mvns	r1, r3
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b2c:	4313      	orrs	r3, r2
}
 8000b2e:	4618      	mov	r0, r3
 8000b30:	3724      	adds	r7, #36	; 0x24
 8000b32:	46bd      	mov	sp, r7
 8000b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b38:	4770      	bx	lr
	...

08000b3c <SysTick_Config>:
{
 8000b3c:	b580      	push	{r7, lr}
 8000b3e:	b082      	sub	sp, #8
 8000b40:	af00      	add	r7, sp, #0
 8000b42:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000b44:	687b      	ldr	r3, [r7, #4]
 8000b46:	3b01      	subs	r3, #1
 8000b48:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000b4c:	d301      	bcc.n	8000b52 <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8000b4e:	2301      	movs	r3, #1
 8000b50:	e00f      	b.n	8000b72 <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000b52:	4a0a      	ldr	r2, [pc, #40]	; (8000b7c <SysTick_Config+0x40>)
 8000b54:	687b      	ldr	r3, [r7, #4]
 8000b56:	3b01      	subs	r3, #1
 8000b58:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000b5a:	2107      	movs	r1, #7
 8000b5c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000b60:	f7ff ff8e 	bl	8000a80 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000b64:	4b05      	ldr	r3, [pc, #20]	; (8000b7c <SysTick_Config+0x40>)
 8000b66:	2200      	movs	r2, #0
 8000b68:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000b6a:	4b04      	ldr	r3, [pc, #16]	; (8000b7c <SysTick_Config+0x40>)
 8000b6c:	2207      	movs	r2, #7
 8000b6e:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8000b70:	2300      	movs	r3, #0
}
 8000b72:	4618      	mov	r0, r3
 8000b74:	3708      	adds	r7, #8
 8000b76:	46bd      	mov	sp, r7
 8000b78:	bd80      	pop	{r7, pc}
 8000b7a:	bf00      	nop
 8000b7c:	e000e010 	.word	0xe000e010

08000b80 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000b80:	b580      	push	{r7, lr}
 8000b82:	b082      	sub	sp, #8
 8000b84:	af00      	add	r7, sp, #0
 8000b86:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000b88:	6878      	ldr	r0, [r7, #4]
 8000b8a:	f7ff ff47 	bl	8000a1c <__NVIC_SetPriorityGrouping>
}
 8000b8e:	bf00      	nop
 8000b90:	3708      	adds	r7, #8
 8000b92:	46bd      	mov	sp, r7
 8000b94:	bd80      	pop	{r7, pc}

08000b96 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 7
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000b96:	b580      	push	{r7, lr}
 8000b98:	b086      	sub	sp, #24
 8000b9a:	af00      	add	r7, sp, #0
 8000b9c:	4603      	mov	r3, r0
 8000b9e:	60b9      	str	r1, [r7, #8]
 8000ba0:	607a      	str	r2, [r7, #4]
 8000ba2:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000ba4:	f7ff ff5e 	bl	8000a64 <__NVIC_GetPriorityGrouping>
 8000ba8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000baa:	687a      	ldr	r2, [r7, #4]
 8000bac:	68b9      	ldr	r1, [r7, #8]
 8000bae:	6978      	ldr	r0, [r7, #20]
 8000bb0:	f7ff ff90 	bl	8000ad4 <NVIC_EncodePriority>
 8000bb4:	4602      	mov	r2, r0
 8000bb6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000bba:	4611      	mov	r1, r2
 8000bbc:	4618      	mov	r0, r3
 8000bbe:	f7ff ff5f 	bl	8000a80 <__NVIC_SetPriority>
}
 8000bc2:	bf00      	nop
 8000bc4:	3718      	adds	r7, #24
 8000bc6:	46bd      	mov	sp, r7
 8000bc8:	bd80      	pop	{r7, pc}

08000bca <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000bca:	b580      	push	{r7, lr}
 8000bcc:	b082      	sub	sp, #8
 8000bce:	af00      	add	r7, sp, #0
 8000bd0:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8000bd2:	6878      	ldr	r0, [r7, #4]
 8000bd4:	f7ff ffb2 	bl	8000b3c <SysTick_Config>
 8000bd8:	4603      	mov	r3, r0
}
 8000bda:	4618      	mov	r0, r3
 8000bdc:	3708      	adds	r7, #8
 8000bde:	46bd      	mov	sp, r7
 8000be0:	bd80      	pop	{r7, pc}
	...

08000be4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000be4:	b480      	push	{r7}
 8000be6:	b087      	sub	sp, #28
 8000be8:	af00      	add	r7, sp, #0
 8000bea:	6078      	str	r0, [r7, #4]
 8000bec:	6039      	str	r1, [r7, #0]
  uint32_t position = 0U;
 8000bee:	2300      	movs	r3, #0
 8000bf0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8000bf2:	e158      	b.n	8000ea6 <HAL_GPIO_Init+0x2c2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8000bf4:	683b      	ldr	r3, [r7, #0]
 8000bf6:	681a      	ldr	r2, [r3, #0]
 8000bf8:	2101      	movs	r1, #1
 8000bfa:	697b      	ldr	r3, [r7, #20]
 8000bfc:	fa01 f303 	lsl.w	r3, r1, r3
 8000c00:	4013      	ands	r3, r2
 8000c02:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
 8000c04:	68fb      	ldr	r3, [r7, #12]
 8000c06:	2b00      	cmp	r3, #0
 8000c08:	f000 814a 	beq.w	8000ea0 <HAL_GPIO_Init+0x2bc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000c0c:	683b      	ldr	r3, [r7, #0]
 8000c0e:	685b      	ldr	r3, [r3, #4]
 8000c10:	f003 0303 	and.w	r3, r3, #3
 8000c14:	2b01      	cmp	r3, #1
 8000c16:	d005      	beq.n	8000c24 <HAL_GPIO_Init+0x40>
 8000c18:	683b      	ldr	r3, [r7, #0]
 8000c1a:	685b      	ldr	r3, [r3, #4]
 8000c1c:	f003 0303 	and.w	r3, r3, #3
 8000c20:	2b02      	cmp	r3, #2
 8000c22:	d130      	bne.n	8000c86 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000c24:	687b      	ldr	r3, [r7, #4]
 8000c26:	689b      	ldr	r3, [r3, #8]
 8000c28:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8000c2a:	697b      	ldr	r3, [r7, #20]
 8000c2c:	005b      	lsls	r3, r3, #1
 8000c2e:	2203      	movs	r2, #3
 8000c30:	fa02 f303 	lsl.w	r3, r2, r3
 8000c34:	43db      	mvns	r3, r3
 8000c36:	693a      	ldr	r2, [r7, #16]
 8000c38:	4013      	ands	r3, r2
 8000c3a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000c3c:	683b      	ldr	r3, [r7, #0]
 8000c3e:	68da      	ldr	r2, [r3, #12]
 8000c40:	697b      	ldr	r3, [r7, #20]
 8000c42:	005b      	lsls	r3, r3, #1
 8000c44:	fa02 f303 	lsl.w	r3, r2, r3
 8000c48:	693a      	ldr	r2, [r7, #16]
 8000c4a:	4313      	orrs	r3, r2
 8000c4c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000c4e:	687b      	ldr	r3, [r7, #4]
 8000c50:	693a      	ldr	r2, [r7, #16]
 8000c52:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	685b      	ldr	r3, [r3, #4]
 8000c58:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000c5a:	2201      	movs	r2, #1
 8000c5c:	697b      	ldr	r3, [r7, #20]
 8000c5e:	fa02 f303 	lsl.w	r3, r2, r3
 8000c62:	43db      	mvns	r3, r3
 8000c64:	693a      	ldr	r2, [r7, #16]
 8000c66:	4013      	ands	r3, r2
 8000c68:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000c6a:	683b      	ldr	r3, [r7, #0]
 8000c6c:	685b      	ldr	r3, [r3, #4]
 8000c6e:	091b      	lsrs	r3, r3, #4
 8000c70:	f003 0201 	and.w	r2, r3, #1
 8000c74:	697b      	ldr	r3, [r7, #20]
 8000c76:	fa02 f303 	lsl.w	r3, r2, r3
 8000c7a:	693a      	ldr	r2, [r7, #16]
 8000c7c:	4313      	orrs	r3, r2
 8000c7e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	693a      	ldr	r2, [r7, #16]
 8000c84:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000c86:	683b      	ldr	r3, [r7, #0]
 8000c88:	685b      	ldr	r3, [r3, #4]
 8000c8a:	f003 0303 	and.w	r3, r3, #3
 8000c8e:	2b03      	cmp	r3, #3
 8000c90:	d017      	beq.n	8000cc2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	68db      	ldr	r3, [r3, #12]
 8000c96:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000c98:	697b      	ldr	r3, [r7, #20]
 8000c9a:	005b      	lsls	r3, r3, #1
 8000c9c:	2203      	movs	r2, #3
 8000c9e:	fa02 f303 	lsl.w	r3, r2, r3
 8000ca2:	43db      	mvns	r3, r3
 8000ca4:	693a      	ldr	r2, [r7, #16]
 8000ca6:	4013      	ands	r3, r2
 8000ca8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000caa:	683b      	ldr	r3, [r7, #0]
 8000cac:	689a      	ldr	r2, [r3, #8]
 8000cae:	697b      	ldr	r3, [r7, #20]
 8000cb0:	005b      	lsls	r3, r3, #1
 8000cb2:	fa02 f303 	lsl.w	r3, r2, r3
 8000cb6:	693a      	ldr	r2, [r7, #16]
 8000cb8:	4313      	orrs	r3, r2
 8000cba:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000cbc:	687b      	ldr	r3, [r7, #4]
 8000cbe:	693a      	ldr	r2, [r7, #16]
 8000cc0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000cc2:	683b      	ldr	r3, [r7, #0]
 8000cc4:	685b      	ldr	r3, [r3, #4]
 8000cc6:	f003 0303 	and.w	r3, r3, #3
 8000cca:	2b02      	cmp	r3, #2
 8000ccc:	d123      	bne.n	8000d16 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000cce:	697b      	ldr	r3, [r7, #20]
 8000cd0:	08da      	lsrs	r2, r3, #3
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	3208      	adds	r2, #8
 8000cd6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000cda:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << ((position & 0x07U) * 4U)) ;
 8000cdc:	697b      	ldr	r3, [r7, #20]
 8000cde:	f003 0307 	and.w	r3, r3, #7
 8000ce2:	009b      	lsls	r3, r3, #2
 8000ce4:	220f      	movs	r2, #15
 8000ce6:	fa02 f303 	lsl.w	r3, r2, r3
 8000cea:	43db      	mvns	r3, r3
 8000cec:	693a      	ldr	r2, [r7, #16]
 8000cee:	4013      	ands	r3, r2
 8000cf0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8000cf2:	683b      	ldr	r3, [r7, #0]
 8000cf4:	691a      	ldr	r2, [r3, #16]
 8000cf6:	697b      	ldr	r3, [r7, #20]
 8000cf8:	f003 0307 	and.w	r3, r3, #7
 8000cfc:	009b      	lsls	r3, r3, #2
 8000cfe:	fa02 f303 	lsl.w	r3, r2, r3
 8000d02:	693a      	ldr	r2, [r7, #16]
 8000d04:	4313      	orrs	r3, r2
 8000d06:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8000d08:	697b      	ldr	r3, [r7, #20]
 8000d0a:	08da      	lsrs	r2, r3, #3
 8000d0c:	687b      	ldr	r3, [r7, #4]
 8000d0e:	3208      	adds	r2, #8
 8000d10:	6939      	ldr	r1, [r7, #16]
 8000d12:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000d16:	687b      	ldr	r3, [r7, #4]
 8000d18:	681b      	ldr	r3, [r3, #0]
 8000d1a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8000d1c:	697b      	ldr	r3, [r7, #20]
 8000d1e:	005b      	lsls	r3, r3, #1
 8000d20:	2203      	movs	r2, #3
 8000d22:	fa02 f303 	lsl.w	r3, r2, r3
 8000d26:	43db      	mvns	r3, r3
 8000d28:	693a      	ldr	r2, [r7, #16]
 8000d2a:	4013      	ands	r3, r2
 8000d2c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000d2e:	683b      	ldr	r3, [r7, #0]
 8000d30:	685b      	ldr	r3, [r3, #4]
 8000d32:	f003 0203 	and.w	r2, r3, #3
 8000d36:	697b      	ldr	r3, [r7, #20]
 8000d38:	005b      	lsls	r3, r3, #1
 8000d3a:	fa02 f303 	lsl.w	r3, r2, r3
 8000d3e:	693a      	ldr	r2, [r7, #16]
 8000d40:	4313      	orrs	r3, r2
 8000d42:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	693a      	ldr	r2, [r7, #16]
 8000d48:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000d4a:	683b      	ldr	r3, [r7, #0]
 8000d4c:	685b      	ldr	r3, [r3, #4]
 8000d4e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000d52:	2b00      	cmp	r3, #0
 8000d54:	f000 80a4 	beq.w	8000ea0 <HAL_GPIO_Init+0x2bc>
      {
        temp = EXTI->EXTICR[position >> 2U];
 8000d58:	4a5a      	ldr	r2, [pc, #360]	; (8000ec4 <HAL_GPIO_Init+0x2e0>)
 8000d5a:	697b      	ldr	r3, [r7, #20]
 8000d5c:	089b      	lsrs	r3, r3, #2
 8000d5e:	3318      	adds	r3, #24
 8000d60:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d64:	613b      	str	r3, [r7, #16]
        temp &= ~((0x0FU) << (8U * (position & 0x03U)));
 8000d66:	697b      	ldr	r3, [r7, #20]
 8000d68:	f003 0303 	and.w	r3, r3, #3
 8000d6c:	00db      	lsls	r3, r3, #3
 8000d6e:	220f      	movs	r2, #15
 8000d70:	fa02 f303 	lsl.w	r3, r2, r3
 8000d74:	43db      	mvns	r3, r3
 8000d76:	693a      	ldr	r2, [r7, #16]
 8000d78:	4013      	ands	r3, r2
 8000d7a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8U * (position & 0x03U)));
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	4a52      	ldr	r2, [pc, #328]	; (8000ec8 <HAL_GPIO_Init+0x2e4>)
 8000d80:	4293      	cmp	r3, r2
 8000d82:	d025      	beq.n	8000dd0 <HAL_GPIO_Init+0x1ec>
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	4a51      	ldr	r2, [pc, #324]	; (8000ecc <HAL_GPIO_Init+0x2e8>)
 8000d88:	4293      	cmp	r3, r2
 8000d8a:	d01f      	beq.n	8000dcc <HAL_GPIO_Init+0x1e8>
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	4a50      	ldr	r2, [pc, #320]	; (8000ed0 <HAL_GPIO_Init+0x2ec>)
 8000d90:	4293      	cmp	r3, r2
 8000d92:	d019      	beq.n	8000dc8 <HAL_GPIO_Init+0x1e4>
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	4a4f      	ldr	r2, [pc, #316]	; (8000ed4 <HAL_GPIO_Init+0x2f0>)
 8000d98:	4293      	cmp	r3, r2
 8000d9a:	d013      	beq.n	8000dc4 <HAL_GPIO_Init+0x1e0>
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	4a4e      	ldr	r2, [pc, #312]	; (8000ed8 <HAL_GPIO_Init+0x2f4>)
 8000da0:	4293      	cmp	r3, r2
 8000da2:	d00d      	beq.n	8000dc0 <HAL_GPIO_Init+0x1dc>
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	4a4d      	ldr	r2, [pc, #308]	; (8000edc <HAL_GPIO_Init+0x2f8>)
 8000da8:	4293      	cmp	r3, r2
 8000daa:	d007      	beq.n	8000dbc <HAL_GPIO_Init+0x1d8>
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	4a4c      	ldr	r2, [pc, #304]	; (8000ee0 <HAL_GPIO_Init+0x2fc>)
 8000db0:	4293      	cmp	r3, r2
 8000db2:	d101      	bne.n	8000db8 <HAL_GPIO_Init+0x1d4>
 8000db4:	2306      	movs	r3, #6
 8000db6:	e00c      	b.n	8000dd2 <HAL_GPIO_Init+0x1ee>
 8000db8:	2307      	movs	r3, #7
 8000dba:	e00a      	b.n	8000dd2 <HAL_GPIO_Init+0x1ee>
 8000dbc:	2305      	movs	r3, #5
 8000dbe:	e008      	b.n	8000dd2 <HAL_GPIO_Init+0x1ee>
 8000dc0:	2304      	movs	r3, #4
 8000dc2:	e006      	b.n	8000dd2 <HAL_GPIO_Init+0x1ee>
 8000dc4:	2303      	movs	r3, #3
 8000dc6:	e004      	b.n	8000dd2 <HAL_GPIO_Init+0x1ee>
 8000dc8:	2302      	movs	r3, #2
 8000dca:	e002      	b.n	8000dd2 <HAL_GPIO_Init+0x1ee>
 8000dcc:	2301      	movs	r3, #1
 8000dce:	e000      	b.n	8000dd2 <HAL_GPIO_Init+0x1ee>
 8000dd0:	2300      	movs	r3, #0
 8000dd2:	697a      	ldr	r2, [r7, #20]
 8000dd4:	f002 0203 	and.w	r2, r2, #3
 8000dd8:	00d2      	lsls	r2, r2, #3
 8000dda:	4093      	lsls	r3, r2
 8000ddc:	693a      	ldr	r2, [r7, #16]
 8000dde:	4313      	orrs	r3, r2
 8000de0:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2U] = temp;
 8000de2:	4938      	ldr	r1, [pc, #224]	; (8000ec4 <HAL_GPIO_Init+0x2e0>)
 8000de4:	697b      	ldr	r3, [r7, #20]
 8000de6:	089b      	lsrs	r3, r3, #2
 8000de8:	3318      	adds	r3, #24
 8000dea:	693a      	ldr	r2, [r7, #16]
 8000dec:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000df0:	4b34      	ldr	r3, [pc, #208]	; (8000ec4 <HAL_GPIO_Init+0x2e0>)
 8000df2:	681b      	ldr	r3, [r3, #0]
 8000df4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000df6:	68fb      	ldr	r3, [r7, #12]
 8000df8:	43db      	mvns	r3, r3
 8000dfa:	693a      	ldr	r2, [r7, #16]
 8000dfc:	4013      	ands	r3, r2
 8000dfe:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000e00:	683b      	ldr	r3, [r7, #0]
 8000e02:	685b      	ldr	r3, [r3, #4]
 8000e04:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000e08:	2b00      	cmp	r3, #0
 8000e0a:	d003      	beq.n	8000e14 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8000e0c:	693a      	ldr	r2, [r7, #16]
 8000e0e:	68fb      	ldr	r3, [r7, #12]
 8000e10:	4313      	orrs	r3, r2
 8000e12:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000e14:	4a2b      	ldr	r2, [pc, #172]	; (8000ec4 <HAL_GPIO_Init+0x2e0>)
 8000e16:	693b      	ldr	r3, [r7, #16]
 8000e18:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8000e1a:	4b2a      	ldr	r3, [pc, #168]	; (8000ec4 <HAL_GPIO_Init+0x2e0>)
 8000e1c:	685b      	ldr	r3, [r3, #4]
 8000e1e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000e20:	68fb      	ldr	r3, [r7, #12]
 8000e22:	43db      	mvns	r3, r3
 8000e24:	693a      	ldr	r2, [r7, #16]
 8000e26:	4013      	ands	r3, r2
 8000e28:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000e2a:	683b      	ldr	r3, [r7, #0]
 8000e2c:	685b      	ldr	r3, [r3, #4]
 8000e2e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000e32:	2b00      	cmp	r3, #0
 8000e34:	d003      	beq.n	8000e3e <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 8000e36:	693a      	ldr	r2, [r7, #16]
 8000e38:	68fb      	ldr	r3, [r7, #12]
 8000e3a:	4313      	orrs	r3, r2
 8000e3c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8000e3e:	4a21      	ldr	r2, [pc, #132]	; (8000ec4 <HAL_GPIO_Init+0x2e0>)
 8000e40:	693b      	ldr	r3, [r7, #16]
 8000e42:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8000e44:	4b1f      	ldr	r3, [pc, #124]	; (8000ec4 <HAL_GPIO_Init+0x2e0>)
 8000e46:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8000e4a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000e4c:	68fb      	ldr	r3, [r7, #12]
 8000e4e:	43db      	mvns	r3, r3
 8000e50:	693a      	ldr	r2, [r7, #16]
 8000e52:	4013      	ands	r3, r2
 8000e54:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000e56:	683b      	ldr	r3, [r7, #0]
 8000e58:	685b      	ldr	r3, [r3, #4]
 8000e5a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e5e:	2b00      	cmp	r3, #0
 8000e60:	d003      	beq.n	8000e6a <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8000e62:	693a      	ldr	r2, [r7, #16]
 8000e64:	68fb      	ldr	r3, [r7, #12]
 8000e66:	4313      	orrs	r3, r2
 8000e68:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8000e6a:	4a16      	ldr	r2, [pc, #88]	; (8000ec4 <HAL_GPIO_Init+0x2e0>)
 8000e6c:	693b      	ldr	r3, [r7, #16]
 8000e6e:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84

        temp = EXTI->IMR1;
 8000e72:	4b14      	ldr	r3, [pc, #80]	; (8000ec4 <HAL_GPIO_Init+0x2e0>)
 8000e74:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8000e78:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000e7a:	68fb      	ldr	r3, [r7, #12]
 8000e7c:	43db      	mvns	r3, r3
 8000e7e:	693a      	ldr	r2, [r7, #16]
 8000e80:	4013      	ands	r3, r2
 8000e82:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000e84:	683b      	ldr	r3, [r7, #0]
 8000e86:	685b      	ldr	r3, [r3, #4]
 8000e88:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000e8c:	2b00      	cmp	r3, #0
 8000e8e:	d003      	beq.n	8000e98 <HAL_GPIO_Init+0x2b4>
        {
          temp |= iocurrent;
 8000e90:	693a      	ldr	r2, [r7, #16]
 8000e92:	68fb      	ldr	r3, [r7, #12]
 8000e94:	4313      	orrs	r3, r2
 8000e96:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8000e98:	4a0a      	ldr	r2, [pc, #40]	; (8000ec4 <HAL_GPIO_Init+0x2e0>)
 8000e9a:	693b      	ldr	r3, [r7, #16]
 8000e9c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
      }
    }

    position++;
 8000ea0:	697b      	ldr	r3, [r7, #20]
 8000ea2:	3301      	adds	r3, #1
 8000ea4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8000ea6:	683b      	ldr	r3, [r7, #0]
 8000ea8:	681a      	ldr	r2, [r3, #0]
 8000eaa:	697b      	ldr	r3, [r7, #20]
 8000eac:	fa22 f303 	lsr.w	r3, r2, r3
 8000eb0:	2b00      	cmp	r3, #0
 8000eb2:	f47f ae9f 	bne.w	8000bf4 <HAL_GPIO_Init+0x10>
  }
}
 8000eb6:	bf00      	nop
 8000eb8:	bf00      	nop
 8000eba:	371c      	adds	r7, #28
 8000ebc:	46bd      	mov	sp, r7
 8000ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec2:	4770      	bx	lr
 8000ec4:	4002f400 	.word	0x4002f400
 8000ec8:	42020000 	.word	0x42020000
 8000ecc:	42020400 	.word	0x42020400
 8000ed0:	42020800 	.word	0x42020800
 8000ed4:	42020c00 	.word	0x42020c00
 8000ed8:	42021000 	.word	0x42021000
 8000edc:	42021400 	.word	0x42021400
 8000ee0:	42021800 	.word	0x42021800

08000ee4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000ee4:	b480      	push	{r7}
 8000ee6:	b083      	sub	sp, #12
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	6078      	str	r0, [r7, #4]
 8000eec:	460b      	mov	r3, r1
 8000eee:	807b      	strh	r3, [r7, #2]
 8000ef0:	4613      	mov	r3, r2
 8000ef2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000ef4:	787b      	ldrb	r3, [r7, #1]
 8000ef6:	2b00      	cmp	r3, #0
 8000ef8:	d003      	beq.n	8000f02 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000efa:	887a      	ldrh	r2, [r7, #2]
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000f00:	e002      	b.n	8000f08 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000f02:	887a      	ldrh	r2, [r7, #2]
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000f08:	bf00      	nop
 8000f0a:	370c      	adds	r7, #12
 8000f0c:	46bd      	mov	sp, r7
 8000f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f12:	4770      	bx	lr

08000f14 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000f14:	b480      	push	{r7}
 8000f16:	b085      	sub	sp, #20
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	6078      	str	r0, [r7, #4]
 8000f1c:	460b      	mov	r3, r1
 8000f1e:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	695b      	ldr	r3, [r3, #20]
 8000f24:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000f26:	887a      	ldrh	r2, [r7, #2]
 8000f28:	68fb      	ldr	r3, [r7, #12]
 8000f2a:	4013      	ands	r3, r2
 8000f2c:	041a      	lsls	r2, r3, #16
 8000f2e:	68fb      	ldr	r3, [r7, #12]
 8000f30:	43d9      	mvns	r1, r3
 8000f32:	887b      	ldrh	r3, [r7, #2]
 8000f34:	400b      	ands	r3, r1
 8000f36:	431a      	orrs	r2, r3
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	619a      	str	r2, [r3, #24]
}
 8000f3c:	bf00      	nop
 8000f3e:	3714      	adds	r7, #20
 8000f40:	46bd      	mov	sp, r7
 8000f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f46:	4770      	bx	lr

08000f48 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE0, PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8000f48:	b480      	push	{r7}
 8000f4a:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 8000f4c:	4b04      	ldr	r3, [pc, #16]	; (8000f60 <HAL_PWREx_GetVoltageRange+0x18>)
 8000f4e:	681b      	ldr	r3, [r3, #0]
 8000f50:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
}
 8000f54:	4618      	mov	r0, r3
 8000f56:	46bd      	mov	sp, r7
 8000f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f5c:	4770      	bx	lr
 8000f5e:	bf00      	nop
 8000f60:	40007000 	.word	0x40007000

08000f64 <HAL_PWREx_ControlVoltageScaling>:
  * @note  The VOS shall NOT be changed in LP Mode of if LP mode is asked.
  * @note  The function shall not be called in Low-power run mode (meaningless and misleading).
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8000f64:	b580      	push	{r7, lr}
 8000f66:	b084      	sub	sp, #16
 8000f68:	af00      	add	r7, sp, #0
 8000f6a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  uint32_t vos_old = READ_BIT(PWR->CR1, PWR_CR1_VOS);
 8000f6c:	4b27      	ldr	r3, [pc, #156]	; (800100c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8000f6e:	681b      	ldr	r3, [r3, #0]
 8000f70:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8000f74:	60bb      	str	r3, [r7, #8]

  /* VOS shall not be changed in LP Mode            */
  /* or if LP Mode is asked but not yet established */
  if (HAL_PWREx_SMPS_GetEffectiveMode() == PWR_SMPS_LOW_POWER)
 8000f76:	f000 f851 	bl	800101c <HAL_PWREx_SMPS_GetEffectiveMode>
 8000f7a:	4603      	mov	r3, r0
 8000f7c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8000f80:	d101      	bne.n	8000f86 <HAL_PWREx_ControlVoltageScaling+0x22>
  {
    return HAL_ERROR;
 8000f82:	2301      	movs	r3, #1
 8000f84:	e03e      	b.n	8001004 <HAL_PWREx_ControlVoltageScaling+0xa0>
  }
  if (READ_BIT(PWR->CR4, PWR_CR4_SMPSLPEN) == PWR_CR4_SMPSLPEN)
 8000f86:	4b21      	ldr	r3, [pc, #132]	; (800100c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8000f88:	68db      	ldr	r3, [r3, #12]
 8000f8a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000f8e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8000f92:	d101      	bne.n	8000f98 <HAL_PWREx_ControlVoltageScaling+0x34>
  {
    return HAL_ERROR;
 8000f94:	2301      	movs	r3, #1
 8000f96:	e035      	b.n	8001004 <HAL_PWREx_ControlVoltageScaling+0xa0>
  }

  /* No change, nothing to do */
  if (vos_old == VoltageScaling)
 8000f98:	68ba      	ldr	r2, [r7, #8]
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	429a      	cmp	r2, r3
 8000f9e:	d101      	bne.n	8000fa4 <HAL_PWREx_ControlVoltageScaling+0x40>
  {
    return HAL_OK;
 8000fa0:	2300      	movs	r3, #0
 8000fa2:	e02f      	b.n	8001004 <HAL_PWREx_ControlVoltageScaling+0xa0>
  }

  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8000fa4:	4b19      	ldr	r3, [pc, #100]	; (800100c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8000fa6:	681b      	ldr	r3, [r3, #0]
 8000fa8:	f423 62c0 	bic.w	r2, r3, #1536	; 0x600
 8000fac:	4917      	ldr	r1, [pc, #92]	; (800100c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	4313      	orrs	r3, r2
 8000fb2:	600b      	str	r3, [r1, #0]

  /* Wait until VOSF is cleared */
  /* and at least one iteration loop */
  wait_loop_index = ((PWR_VOSF_SETTING_DELAY_VALUE * (SystemCoreClock / 100000U)) / 10U) + 1U;
 8000fb4:	4b16      	ldr	r3, [pc, #88]	; (8001010 <HAL_PWREx_ControlVoltageScaling+0xac>)
 8000fb6:	681b      	ldr	r3, [r3, #0]
 8000fb8:	095b      	lsrs	r3, r3, #5
 8000fba:	4a16      	ldr	r2, [pc, #88]	; (8001014 <HAL_PWREx_ControlVoltageScaling+0xb0>)
 8000fbc:	fba2 2303 	umull	r2, r3, r2, r3
 8000fc0:	09db      	lsrs	r3, r3, #7
 8000fc2:	2232      	movs	r2, #50	; 0x32
 8000fc4:	fb02 f303 	mul.w	r3, r2, r3
 8000fc8:	4a13      	ldr	r2, [pc, #76]	; (8001018 <HAL_PWREx_ControlVoltageScaling+0xb4>)
 8000fca:	fba2 2303 	umull	r2, r3, r2, r3
 8000fce:	08db      	lsrs	r3, r3, #3
 8000fd0:	3301      	adds	r3, #1
 8000fd2:	60fb      	str	r3, [r7, #12]

  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000fd4:	e002      	b.n	8000fdc <HAL_PWREx_ControlVoltageScaling+0x78>
  {
    wait_loop_index--;
 8000fd6:	68fb      	ldr	r3, [r7, #12]
 8000fd8:	3b01      	subs	r3, #1
 8000fda:	60fb      	str	r3, [r7, #12]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000fdc:	4b0b      	ldr	r3, [pc, #44]	; (800100c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8000fde:	695b      	ldr	r3, [r3, #20]
 8000fe0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000fe4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000fe8:	d102      	bne.n	8000ff0 <HAL_PWREx_ControlVoltageScaling+0x8c>
 8000fea:	68fb      	ldr	r3, [r7, #12]
 8000fec:	2b00      	cmp	r3, #0
 8000fee:	d1f2      	bne.n	8000fd6 <HAL_PWREx_ControlVoltageScaling+0x72>
  }

  if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000ff0:	4b06      	ldr	r3, [pc, #24]	; (800100c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8000ff2:	695b      	ldr	r3, [r3, #20]
 8000ff4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000ff8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000ffc:	d101      	bne.n	8001002 <HAL_PWREx_ControlVoltageScaling+0x9e>
  {
    return HAL_TIMEOUT;
 8000ffe:	2303      	movs	r3, #3
 8001000:	e000      	b.n	8001004 <HAL_PWREx_ControlVoltageScaling+0xa0>
  }

  return HAL_OK;
 8001002:	2300      	movs	r3, #0
}
 8001004:	4618      	mov	r0, r3
 8001006:	3710      	adds	r7, #16
 8001008:	46bd      	mov	sp, r7
 800100a:	bd80      	pop	{r7, pc}
 800100c:	40007000 	.word	0x40007000
 8001010:	20000040 	.word	0x20000040
 8001014:	0a7c5ac5 	.word	0x0a7c5ac5
 8001018:	cccccccd 	.word	0xcccccccd

0800101c <HAL_PWREx_SMPS_GetEffectiveMode>:
  *         @arg @ref PWR_SMPS_HIGH_POWER    SMPS step down converter in high-power mode (default)
  *         @arg @ref PWR_SMPS_LOW_POWER     SMPS step down converter in low-power mode
  *         @arg @ref PWR_SMPS_BYPASS        SMPS step down converter in bypass mode
  */
uint32_t HAL_PWREx_SMPS_GetEffectiveMode(void)
{
 800101c:	b480      	push	{r7}
 800101e:	b083      	sub	sp, #12
 8001020:	af00      	add	r7, sp, #0
  uint32_t mode;
  uint32_t pwr_sr1;

  pwr_sr1 = READ_REG(PWR->SR1);
 8001022:	4b0f      	ldr	r3, [pc, #60]	; (8001060 <HAL_PWREx_SMPS_GetEffectiveMode+0x44>)
 8001024:	691b      	ldr	r3, [r3, #16]
 8001026:	603b      	str	r3, [r7, #0]
  if (READ_BIT(pwr_sr1, PWR_SR1_SMPSBYPRDY) != 0U)
 8001028:	683b      	ldr	r3, [r7, #0]
 800102a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800102e:	2b00      	cmp	r3, #0
 8001030:	d003      	beq.n	800103a <HAL_PWREx_SMPS_GetEffectiveMode+0x1e>
  {
    mode = PWR_SMPS_BYPASS;
 8001032:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001036:	607b      	str	r3, [r7, #4]
 8001038:	e00a      	b.n	8001050 <HAL_PWREx_SMPS_GetEffectiveMode+0x34>
  }
  else if (READ_BIT(pwr_sr1, PWR_SR1_SMPSHPRDY) == 0U)
 800103a:	683b      	ldr	r3, [r7, #0]
 800103c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001040:	2b00      	cmp	r3, #0
 8001042:	d103      	bne.n	800104c <HAL_PWREx_SMPS_GetEffectiveMode+0x30>
  {
    mode = PWR_SMPS_LOW_POWER;
 8001044:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001048:	607b      	str	r3, [r7, #4]
 800104a:	e001      	b.n	8001050 <HAL_PWREx_SMPS_GetEffectiveMode+0x34>
  }
  else
  {
    mode = PWR_SMPS_HIGH_POWER;
 800104c:	2300      	movs	r3, #0
 800104e:	607b      	str	r3, [r7, #4]
  }

  return mode;
 8001050:	687b      	ldr	r3, [r7, #4]
}
 8001052:	4618      	mov	r0, r3
 8001054:	370c      	adds	r7, #12
 8001056:	46bd      	mov	sp, r7
 8001058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800105c:	4770      	bx	lr
 800105e:	bf00      	nop
 8001060:	40007000 	.word	0x40007000

08001064 <HAL_RCC_OscConfig>:
  *         and is updated by this function in case of simple MSI range update when MSI
  *         used as system clock.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001064:	b580      	push	{r7, lr}
 8001066:	b088      	sub	sp, #32
 8001068:	af00      	add	r7, sp, #0
 800106a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	2b00      	cmp	r3, #0
 8001070:	d102      	bne.n	8001078 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001072:	2301      	movs	r3, #1
 8001074:	f000 bcc2 	b.w	80019fc <HAL_RCC_OscConfig+0x998>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001078:	4b99      	ldr	r3, [pc, #612]	; (80012e0 <HAL_RCC_OscConfig+0x27c>)
 800107a:	689b      	ldr	r3, [r3, #8]
 800107c:	f003 030c 	and.w	r3, r3, #12
 8001080:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001082:	4b97      	ldr	r3, [pc, #604]	; (80012e0 <HAL_RCC_OscConfig+0x27c>)
 8001084:	68db      	ldr	r3, [r3, #12]
 8001086:	f003 0303 	and.w	r3, r3, #3
 800108a:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	f003 0310 	and.w	r3, r3, #16
 8001094:	2b00      	cmp	r3, #0
 8001096:	f000 80e9 	beq.w	800126c <HAL_RCC_OscConfig+0x208>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 800109a:	69bb      	ldr	r3, [r7, #24]
 800109c:	2b00      	cmp	r3, #0
 800109e:	d006      	beq.n	80010ae <HAL_RCC_OscConfig+0x4a>
 80010a0:	69bb      	ldr	r3, [r7, #24]
 80010a2:	2b0c      	cmp	r3, #12
 80010a4:	f040 8083 	bne.w	80011ae <HAL_RCC_OscConfig+0x14a>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 80010a8:	697b      	ldr	r3, [r7, #20]
 80010aa:	2b01      	cmp	r3, #1
 80010ac:	d17f      	bne.n	80011ae <HAL_RCC_OscConfig+0x14a>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80010ae:	4b8c      	ldr	r3, [pc, #560]	; (80012e0 <HAL_RCC_OscConfig+0x27c>)
 80010b0:	681b      	ldr	r3, [r3, #0]
 80010b2:	f003 0302 	and.w	r3, r3, #2
 80010b6:	2b00      	cmp	r3, #0
 80010b8:	d006      	beq.n	80010c8 <HAL_RCC_OscConfig+0x64>
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	69db      	ldr	r3, [r3, #28]
 80010be:	2b00      	cmp	r3, #0
 80010c0:	d102      	bne.n	80010c8 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 80010c2:	2301      	movs	r3, #1
 80010c4:	f000 bc9a 	b.w	80019fc <HAL_RCC_OscConfig+0x998>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80010cc:	4b84      	ldr	r3, [pc, #528]	; (80012e0 <HAL_RCC_OscConfig+0x27c>)
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	f003 0308 	and.w	r3, r3, #8
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	d004      	beq.n	80010e2 <HAL_RCC_OscConfig+0x7e>
 80010d8:	4b81      	ldr	r3, [pc, #516]	; (80012e0 <HAL_RCC_OscConfig+0x27c>)
 80010da:	681b      	ldr	r3, [r3, #0]
 80010dc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80010e0:	e005      	b.n	80010ee <HAL_RCC_OscConfig+0x8a>
 80010e2:	4b7f      	ldr	r3, [pc, #508]	; (80012e0 <HAL_RCC_OscConfig+0x27c>)
 80010e4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80010e8:	091b      	lsrs	r3, r3, #4
 80010ea:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80010ee:	4293      	cmp	r3, r2
 80010f0:	d224      	bcs.n	800113c <HAL_RCC_OscConfig+0xd8>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80010f6:	4618      	mov	r0, r3
 80010f8:	f000 fe72 	bl	8001de0 <RCC_SetFlashLatencyFromMSIRange>
 80010fc:	4603      	mov	r3, r0
 80010fe:	2b00      	cmp	r3, #0
 8001100:	d002      	beq.n	8001108 <HAL_RCC_OscConfig+0xa4>
          {
            return HAL_ERROR;
 8001102:	2301      	movs	r3, #1
 8001104:	f000 bc7a 	b.w	80019fc <HAL_RCC_OscConfig+0x998>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001108:	4b75      	ldr	r3, [pc, #468]	; (80012e0 <HAL_RCC_OscConfig+0x27c>)
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	4a74      	ldr	r2, [pc, #464]	; (80012e0 <HAL_RCC_OscConfig+0x27c>)
 800110e:	f043 0308 	orr.w	r3, r3, #8
 8001112:	6013      	str	r3, [r2, #0]
 8001114:	4b72      	ldr	r3, [pc, #456]	; (80012e0 <HAL_RCC_OscConfig+0x27c>)
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001120:	496f      	ldr	r1, [pc, #444]	; (80012e0 <HAL_RCC_OscConfig+0x27c>)
 8001122:	4313      	orrs	r3, r2
 8001124:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001126:	4b6e      	ldr	r3, [pc, #440]	; (80012e0 <HAL_RCC_OscConfig+0x27c>)
 8001128:	685b      	ldr	r3, [r3, #4]
 800112a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	6a1b      	ldr	r3, [r3, #32]
 8001132:	021b      	lsls	r3, r3, #8
 8001134:	496a      	ldr	r1, [pc, #424]	; (80012e0 <HAL_RCC_OscConfig+0x27c>)
 8001136:	4313      	orrs	r3, r2
 8001138:	604b      	str	r3, [r1, #4]
 800113a:	e026      	b.n	800118a <HAL_RCC_OscConfig+0x126>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800113c:	4b68      	ldr	r3, [pc, #416]	; (80012e0 <HAL_RCC_OscConfig+0x27c>)
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	4a67      	ldr	r2, [pc, #412]	; (80012e0 <HAL_RCC_OscConfig+0x27c>)
 8001142:	f043 0308 	orr.w	r3, r3, #8
 8001146:	6013      	str	r3, [r2, #0]
 8001148:	4b65      	ldr	r3, [pc, #404]	; (80012e0 <HAL_RCC_OscConfig+0x27c>)
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001154:	4962      	ldr	r1, [pc, #392]	; (80012e0 <HAL_RCC_OscConfig+0x27c>)
 8001156:	4313      	orrs	r3, r2
 8001158:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800115a:	4b61      	ldr	r3, [pc, #388]	; (80012e0 <HAL_RCC_OscConfig+0x27c>)
 800115c:	685b      	ldr	r3, [r3, #4]
 800115e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	6a1b      	ldr	r3, [r3, #32]
 8001166:	021b      	lsls	r3, r3, #8
 8001168:	495d      	ldr	r1, [pc, #372]	; (80012e0 <HAL_RCC_OscConfig+0x27c>)
 800116a:	4313      	orrs	r3, r2
 800116c:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 800116e:	69bb      	ldr	r3, [r7, #24]
 8001170:	2b00      	cmp	r3, #0
 8001172:	d10a      	bne.n	800118a <HAL_RCC_OscConfig+0x126>
          {
            if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001178:	4618      	mov	r0, r3
 800117a:	f000 fe31 	bl	8001de0 <RCC_SetFlashLatencyFromMSIRange>
 800117e:	4603      	mov	r3, r0
 8001180:	2b00      	cmp	r3, #0
 8001182:	d002      	beq.n	800118a <HAL_RCC_OscConfig+0x126>
            {
              return HAL_ERROR;
 8001184:	2301      	movs	r3, #1
 8001186:	f000 bc39 	b.w	80019fc <HAL_RCC_OscConfig+0x998>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 800118a:	f000 fe15 	bl	8001db8 <HAL_RCC_GetHCLKFreq>
 800118e:	4603      	mov	r3, r0
 8001190:	4a54      	ldr	r2, [pc, #336]	; (80012e4 <HAL_RCC_OscConfig+0x280>)
 8001192:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001194:	4b54      	ldr	r3, [pc, #336]	; (80012e8 <HAL_RCC_OscConfig+0x284>)
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	4618      	mov	r0, r3
 800119a:	f7ff fbe3 	bl	8000964 <HAL_InitTick>
 800119e:	4603      	mov	r3, r0
 80011a0:	73fb      	strb	r3, [r7, #15]
        if (status != HAL_OK)
 80011a2:	7bfb      	ldrb	r3, [r7, #15]
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d060      	beq.n	800126a <HAL_RCC_OscConfig+0x206>
        {
          return status;
 80011a8:	7bfb      	ldrb	r3, [r7, #15]
 80011aa:	f000 bc27 	b.w	80019fc <HAL_RCC_OscConfig+0x998>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	69db      	ldr	r3, [r3, #28]
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d039      	beq.n	800122a <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80011b6:	4b4a      	ldr	r3, [pc, #296]	; (80012e0 <HAL_RCC_OscConfig+0x27c>)
 80011b8:	681b      	ldr	r3, [r3, #0]
 80011ba:	4a49      	ldr	r2, [pc, #292]	; (80012e0 <HAL_RCC_OscConfig+0x27c>)
 80011bc:	f043 0301 	orr.w	r3, r3, #1
 80011c0:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80011c2:	f7ff fc1f 	bl	8000a04 <HAL_GetTick>
 80011c6:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80011c8:	e00f      	b.n	80011ea <HAL_RCC_OscConfig+0x186>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80011ca:	f7ff fc1b 	bl	8000a04 <HAL_GetTick>
 80011ce:	4602      	mov	r2, r0
 80011d0:	693b      	ldr	r3, [r7, #16]
 80011d2:	1ad3      	subs	r3, r2, r3
 80011d4:	2b02      	cmp	r3, #2
 80011d6:	d908      	bls.n	80011ea <HAL_RCC_OscConfig+0x186>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80011d8:	4b41      	ldr	r3, [pc, #260]	; (80012e0 <HAL_RCC_OscConfig+0x27c>)
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	f003 0302 	and.w	r3, r3, #2
 80011e0:	2b00      	cmp	r3, #0
 80011e2:	d102      	bne.n	80011ea <HAL_RCC_OscConfig+0x186>
            {
              return HAL_TIMEOUT;
 80011e4:	2303      	movs	r3, #3
 80011e6:	f000 bc09 	b.w	80019fc <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80011ea:	4b3d      	ldr	r3, [pc, #244]	; (80012e0 <HAL_RCC_OscConfig+0x27c>)
 80011ec:	681b      	ldr	r3, [r3, #0]
 80011ee:	f003 0302 	and.w	r3, r3, #2
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d0e9      	beq.n	80011ca <HAL_RCC_OscConfig+0x166>
            }
          }
        }
        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80011f6:	4b3a      	ldr	r3, [pc, #232]	; (80012e0 <HAL_RCC_OscConfig+0x27c>)
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	4a39      	ldr	r2, [pc, #228]	; (80012e0 <HAL_RCC_OscConfig+0x27c>)
 80011fc:	f043 0308 	orr.w	r3, r3, #8
 8001200:	6013      	str	r3, [r2, #0]
 8001202:	4b37      	ldr	r3, [pc, #220]	; (80012e0 <HAL_RCC_OscConfig+0x27c>)
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800120e:	4934      	ldr	r1, [pc, #208]	; (80012e0 <HAL_RCC_OscConfig+0x27c>)
 8001210:	4313      	orrs	r3, r2
 8001212:	600b      	str	r3, [r1, #0]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001214:	4b32      	ldr	r3, [pc, #200]	; (80012e0 <HAL_RCC_OscConfig+0x27c>)
 8001216:	685b      	ldr	r3, [r3, #4]
 8001218:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	6a1b      	ldr	r3, [r3, #32]
 8001220:	021b      	lsls	r3, r3, #8
 8001222:	492f      	ldr	r1, [pc, #188]	; (80012e0 <HAL_RCC_OscConfig+0x27c>)
 8001224:	4313      	orrs	r3, r2
 8001226:	604b      	str	r3, [r1, #4]
 8001228:	e020      	b.n	800126c <HAL_RCC_OscConfig+0x208>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800122a:	4b2d      	ldr	r3, [pc, #180]	; (80012e0 <HAL_RCC_OscConfig+0x27c>)
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	4a2c      	ldr	r2, [pc, #176]	; (80012e0 <HAL_RCC_OscConfig+0x27c>)
 8001230:	f023 0301 	bic.w	r3, r3, #1
 8001234:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001236:	f7ff fbe5 	bl	8000a04 <HAL_GetTick>
 800123a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800123c:	e00e      	b.n	800125c <HAL_RCC_OscConfig+0x1f8>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800123e:	f7ff fbe1 	bl	8000a04 <HAL_GetTick>
 8001242:	4602      	mov	r2, r0
 8001244:	693b      	ldr	r3, [r7, #16]
 8001246:	1ad3      	subs	r3, r2, r3
 8001248:	2b02      	cmp	r3, #2
 800124a:	d907      	bls.n	800125c <HAL_RCC_OscConfig+0x1f8>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800124c:	4b24      	ldr	r3, [pc, #144]	; (80012e0 <HAL_RCC_OscConfig+0x27c>)
 800124e:	681b      	ldr	r3, [r3, #0]
 8001250:	f003 0302 	and.w	r3, r3, #2
 8001254:	2b00      	cmp	r3, #0
 8001256:	d001      	beq.n	800125c <HAL_RCC_OscConfig+0x1f8>
            {
              return HAL_TIMEOUT;
 8001258:	2303      	movs	r3, #3
 800125a:	e3cf      	b.n	80019fc <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800125c:	4b20      	ldr	r3, [pc, #128]	; (80012e0 <HAL_RCC_OscConfig+0x27c>)
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	f003 0302 	and.w	r3, r3, #2
 8001264:	2b00      	cmp	r3, #0
 8001266:	d1ea      	bne.n	800123e <HAL_RCC_OscConfig+0x1da>
 8001268:	e000      	b.n	800126c <HAL_RCC_OscConfig+0x208>
      if ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800126a:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	f003 0301 	and.w	r3, r3, #1
 8001274:	2b00      	cmp	r3, #0
 8001276:	d07e      	beq.n	8001376 <HAL_RCC_OscConfig+0x312>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8001278:	69bb      	ldr	r3, [r7, #24]
 800127a:	2b08      	cmp	r3, #8
 800127c:	d005      	beq.n	800128a <HAL_RCC_OscConfig+0x226>
 800127e:	69bb      	ldr	r3, [r7, #24]
 8001280:	2b0c      	cmp	r3, #12
 8001282:	d10e      	bne.n	80012a2 <HAL_RCC_OscConfig+0x23e>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001284:	697b      	ldr	r3, [r7, #20]
 8001286:	2b03      	cmp	r3, #3
 8001288:	d10b      	bne.n	80012a2 <HAL_RCC_OscConfig+0x23e>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800128a:	4b15      	ldr	r3, [pc, #84]	; (80012e0 <HAL_RCC_OscConfig+0x27c>)
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001292:	2b00      	cmp	r3, #0
 8001294:	d06e      	beq.n	8001374 <HAL_RCC_OscConfig+0x310>
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	685b      	ldr	r3, [r3, #4]
 800129a:	2b00      	cmp	r3, #0
 800129c:	d16a      	bne.n	8001374 <HAL_RCC_OscConfig+0x310>
      {
        return HAL_ERROR;
 800129e:	2301      	movs	r3, #1
 80012a0:	e3ac      	b.n	80019fc <HAL_RCC_OscConfig+0x998>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	685b      	ldr	r3, [r3, #4]
 80012a6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80012aa:	d106      	bne.n	80012ba <HAL_RCC_OscConfig+0x256>
 80012ac:	4b0c      	ldr	r3, [pc, #48]	; (80012e0 <HAL_RCC_OscConfig+0x27c>)
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	4a0b      	ldr	r2, [pc, #44]	; (80012e0 <HAL_RCC_OscConfig+0x27c>)
 80012b2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80012b6:	6013      	str	r3, [r2, #0]
 80012b8:	e024      	b.n	8001304 <HAL_RCC_OscConfig+0x2a0>
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	685b      	ldr	r3, [r3, #4]
 80012be:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80012c2:	d113      	bne.n	80012ec <HAL_RCC_OscConfig+0x288>
 80012c4:	4b06      	ldr	r3, [pc, #24]	; (80012e0 <HAL_RCC_OscConfig+0x27c>)
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	4a05      	ldr	r2, [pc, #20]	; (80012e0 <HAL_RCC_OscConfig+0x27c>)
 80012ca:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80012ce:	6013      	str	r3, [r2, #0]
 80012d0:	4b03      	ldr	r3, [pc, #12]	; (80012e0 <HAL_RCC_OscConfig+0x27c>)
 80012d2:	681b      	ldr	r3, [r3, #0]
 80012d4:	4a02      	ldr	r2, [pc, #8]	; (80012e0 <HAL_RCC_OscConfig+0x27c>)
 80012d6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80012da:	6013      	str	r3, [r2, #0]
 80012dc:	e012      	b.n	8001304 <HAL_RCC_OscConfig+0x2a0>
 80012de:	bf00      	nop
 80012e0:	40021000 	.word	0x40021000
 80012e4:	20000040 	.word	0x20000040
 80012e8:	20000044 	.word	0x20000044
 80012ec:	4b8b      	ldr	r3, [pc, #556]	; (800151c <HAL_RCC_OscConfig+0x4b8>)
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	4a8a      	ldr	r2, [pc, #552]	; (800151c <HAL_RCC_OscConfig+0x4b8>)
 80012f2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80012f6:	6013      	str	r3, [r2, #0]
 80012f8:	4b88      	ldr	r3, [pc, #544]	; (800151c <HAL_RCC_OscConfig+0x4b8>)
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	4a87      	ldr	r2, [pc, #540]	; (800151c <HAL_RCC_OscConfig+0x4b8>)
 80012fe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001302:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	685b      	ldr	r3, [r3, #4]
 8001308:	2b00      	cmp	r3, #0
 800130a:	d019      	beq.n	8001340 <HAL_RCC_OscConfig+0x2dc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800130c:	f7ff fb7a 	bl	8000a04 <HAL_GetTick>
 8001310:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001312:	e00e      	b.n	8001332 <HAL_RCC_OscConfig+0x2ce>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001314:	f7ff fb76 	bl	8000a04 <HAL_GetTick>
 8001318:	4602      	mov	r2, r0
 800131a:	693b      	ldr	r3, [r7, #16]
 800131c:	1ad3      	subs	r3, r2, r3
 800131e:	2b64      	cmp	r3, #100	; 0x64
 8001320:	d907      	bls.n	8001332 <HAL_RCC_OscConfig+0x2ce>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001322:	4b7e      	ldr	r3, [pc, #504]	; (800151c <HAL_RCC_OscConfig+0x4b8>)
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800132a:	2b00      	cmp	r3, #0
 800132c:	d101      	bne.n	8001332 <HAL_RCC_OscConfig+0x2ce>
            {
              return HAL_TIMEOUT;
 800132e:	2303      	movs	r3, #3
 8001330:	e364      	b.n	80019fc <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001332:	4b7a      	ldr	r3, [pc, #488]	; (800151c <HAL_RCC_OscConfig+0x4b8>)
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800133a:	2b00      	cmp	r3, #0
 800133c:	d0ea      	beq.n	8001314 <HAL_RCC_OscConfig+0x2b0>
 800133e:	e01a      	b.n	8001376 <HAL_RCC_OscConfig+0x312>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001340:	f7ff fb60 	bl	8000a04 <HAL_GetTick>
 8001344:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001346:	e00e      	b.n	8001366 <HAL_RCC_OscConfig+0x302>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001348:	f7ff fb5c 	bl	8000a04 <HAL_GetTick>
 800134c:	4602      	mov	r2, r0
 800134e:	693b      	ldr	r3, [r7, #16]
 8001350:	1ad3      	subs	r3, r2, r3
 8001352:	2b64      	cmp	r3, #100	; 0x64
 8001354:	d907      	bls.n	8001366 <HAL_RCC_OscConfig+0x302>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001356:	4b71      	ldr	r3, [pc, #452]	; (800151c <HAL_RCC_OscConfig+0x4b8>)
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800135e:	2b00      	cmp	r3, #0
 8001360:	d001      	beq.n	8001366 <HAL_RCC_OscConfig+0x302>
            {
              return HAL_TIMEOUT;
 8001362:	2303      	movs	r3, #3
 8001364:	e34a      	b.n	80019fc <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001366:	4b6d      	ldr	r3, [pc, #436]	; (800151c <HAL_RCC_OscConfig+0x4b8>)
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800136e:	2b00      	cmp	r3, #0
 8001370:	d1ea      	bne.n	8001348 <HAL_RCC_OscConfig+0x2e4>
 8001372:	e000      	b.n	8001376 <HAL_RCC_OscConfig+0x312>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001374:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	f003 0302 	and.w	r3, r3, #2
 800137e:	2b00      	cmp	r3, #0
 8001380:	d06c      	beq.n	800145c <HAL_RCC_OscConfig+0x3f8>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8001382:	69bb      	ldr	r3, [r7, #24]
 8001384:	2b04      	cmp	r3, #4
 8001386:	d005      	beq.n	8001394 <HAL_RCC_OscConfig+0x330>
 8001388:	69bb      	ldr	r3, [r7, #24]
 800138a:	2b0c      	cmp	r3, #12
 800138c:	d119      	bne.n	80013c2 <HAL_RCC_OscConfig+0x35e>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 800138e:	697b      	ldr	r3, [r7, #20]
 8001390:	2b02      	cmp	r3, #2
 8001392:	d116      	bne.n	80013c2 <HAL_RCC_OscConfig+0x35e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001394:	4b61      	ldr	r3, [pc, #388]	; (800151c <HAL_RCC_OscConfig+0x4b8>)
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800139c:	2b00      	cmp	r3, #0
 800139e:	d005      	beq.n	80013ac <HAL_RCC_OscConfig+0x348>
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	68db      	ldr	r3, [r3, #12]
 80013a4:	2b00      	cmp	r3, #0
 80013a6:	d101      	bne.n	80013ac <HAL_RCC_OscConfig+0x348>
      {
        return HAL_ERROR;
 80013a8:	2301      	movs	r3, #1
 80013aa:	e327      	b.n	80019fc <HAL_RCC_OscConfig+0x998>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80013ac:	4b5b      	ldr	r3, [pc, #364]	; (800151c <HAL_RCC_OscConfig+0x4b8>)
 80013ae:	685b      	ldr	r3, [r3, #4]
 80013b0:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	691b      	ldr	r3, [r3, #16]
 80013b8:	061b      	lsls	r3, r3, #24
 80013ba:	4958      	ldr	r1, [pc, #352]	; (800151c <HAL_RCC_OscConfig+0x4b8>)
 80013bc:	4313      	orrs	r3, r2
 80013be:	604b      	str	r3, [r1, #4]
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80013c0:	e04c      	b.n	800145c <HAL_RCC_OscConfig+0x3f8>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	68db      	ldr	r3, [r3, #12]
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d029      	beq.n	800141e <HAL_RCC_OscConfig+0x3ba>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80013ca:	4b54      	ldr	r3, [pc, #336]	; (800151c <HAL_RCC_OscConfig+0x4b8>)
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	4a53      	ldr	r2, [pc, #332]	; (800151c <HAL_RCC_OscConfig+0x4b8>)
 80013d0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80013d4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80013d6:	f7ff fb15 	bl	8000a04 <HAL_GetTick>
 80013da:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80013dc:	e00e      	b.n	80013fc <HAL_RCC_OscConfig+0x398>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80013de:	f7ff fb11 	bl	8000a04 <HAL_GetTick>
 80013e2:	4602      	mov	r2, r0
 80013e4:	693b      	ldr	r3, [r7, #16]
 80013e6:	1ad3      	subs	r3, r2, r3
 80013e8:	2b02      	cmp	r3, #2
 80013ea:	d907      	bls.n	80013fc <HAL_RCC_OscConfig+0x398>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80013ec:	4b4b      	ldr	r3, [pc, #300]	; (800151c <HAL_RCC_OscConfig+0x4b8>)
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80013f4:	2b00      	cmp	r3, #0
 80013f6:	d101      	bne.n	80013fc <HAL_RCC_OscConfig+0x398>
            {
              return HAL_TIMEOUT;
 80013f8:	2303      	movs	r3, #3
 80013fa:	e2ff      	b.n	80019fc <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80013fc:	4b47      	ldr	r3, [pc, #284]	; (800151c <HAL_RCC_OscConfig+0x4b8>)
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001404:	2b00      	cmp	r3, #0
 8001406:	d0ea      	beq.n	80013de <HAL_RCC_OscConfig+0x37a>
            }
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001408:	4b44      	ldr	r3, [pc, #272]	; (800151c <HAL_RCC_OscConfig+0x4b8>)
 800140a:	685b      	ldr	r3, [r3, #4]
 800140c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	691b      	ldr	r3, [r3, #16]
 8001414:	061b      	lsls	r3, r3, #24
 8001416:	4941      	ldr	r1, [pc, #260]	; (800151c <HAL_RCC_OscConfig+0x4b8>)
 8001418:	4313      	orrs	r3, r2
 800141a:	604b      	str	r3, [r1, #4]
 800141c:	e01e      	b.n	800145c <HAL_RCC_OscConfig+0x3f8>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800141e:	4b3f      	ldr	r3, [pc, #252]	; (800151c <HAL_RCC_OscConfig+0x4b8>)
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	4a3e      	ldr	r2, [pc, #248]	; (800151c <HAL_RCC_OscConfig+0x4b8>)
 8001424:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001428:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800142a:	f7ff faeb 	bl	8000a04 <HAL_GetTick>
 800142e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001430:	e00e      	b.n	8001450 <HAL_RCC_OscConfig+0x3ec>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001432:	f7ff fae7 	bl	8000a04 <HAL_GetTick>
 8001436:	4602      	mov	r2, r0
 8001438:	693b      	ldr	r3, [r7, #16]
 800143a:	1ad3      	subs	r3, r2, r3
 800143c:	2b02      	cmp	r3, #2
 800143e:	d907      	bls.n	8001450 <HAL_RCC_OscConfig+0x3ec>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001440:	4b36      	ldr	r3, [pc, #216]	; (800151c <HAL_RCC_OscConfig+0x4b8>)
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001448:	2b00      	cmp	r3, #0
 800144a:	d001      	beq.n	8001450 <HAL_RCC_OscConfig+0x3ec>
            {
              return HAL_TIMEOUT;
 800144c:	2303      	movs	r3, #3
 800144e:	e2d5      	b.n	80019fc <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001450:	4b32      	ldr	r3, [pc, #200]	; (800151c <HAL_RCC_OscConfig+0x4b8>)
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001458:	2b00      	cmp	r3, #0
 800145a:	d1ea      	bne.n	8001432 <HAL_RCC_OscConfig+0x3ce>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	f003 0308 	and.w	r3, r3, #8
 8001464:	2b00      	cmp	r3, #0
 8001466:	d062      	beq.n	800152e <HAL_RCC_OscConfig+0x4ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	695b      	ldr	r3, [r3, #20]
 800146c:	2b00      	cmp	r3, #0
 800146e:	d038      	beq.n	80014e2 <HAL_RCC_OscConfig+0x47e>
    {
      /* Apply prescaler value */
      if (RCC_OscInitStruct->LSIDiv == RCC_LSI_DIV1)
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	699b      	ldr	r3, [r3, #24]
 8001474:	2b00      	cmp	r3, #0
 8001476:	d108      	bne.n	800148a <HAL_RCC_OscConfig+0x426>
      {
        CLEAR_BIT(RCC->CSR, RCC_CSR_LSIPRE);
 8001478:	4b28      	ldr	r3, [pc, #160]	; (800151c <HAL_RCC_OscConfig+0x4b8>)
 800147a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800147e:	4a27      	ldr	r2, [pc, #156]	; (800151c <HAL_RCC_OscConfig+0x4b8>)
 8001480:	f023 0310 	bic.w	r3, r3, #16
 8001484:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
 8001488:	e007      	b.n	800149a <HAL_RCC_OscConfig+0x436>
      }
      else
      {
        SET_BIT(RCC->CSR, RCC_CSR_LSIPRE);
 800148a:	4b24      	ldr	r3, [pc, #144]	; (800151c <HAL_RCC_OscConfig+0x4b8>)
 800148c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001490:	4a22      	ldr	r2, [pc, #136]	; (800151c <HAL_RCC_OscConfig+0x4b8>)
 8001492:	f043 0310 	orr.w	r3, r3, #16
 8001496:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
      }

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800149a:	4b20      	ldr	r3, [pc, #128]	; (800151c <HAL_RCC_OscConfig+0x4b8>)
 800149c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80014a0:	4a1e      	ldr	r2, [pc, #120]	; (800151c <HAL_RCC_OscConfig+0x4b8>)
 80014a2:	f043 0301 	orr.w	r3, r3, #1
 80014a6:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80014aa:	f7ff faab 	bl	8000a04 <HAL_GetTick>
 80014ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80014b0:	e00f      	b.n	80014d2 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80014b2:	f7ff faa7 	bl	8000a04 <HAL_GetTick>
 80014b6:	4602      	mov	r2, r0
 80014b8:	693b      	ldr	r3, [r7, #16]
 80014ba:	1ad3      	subs	r3, r2, r3
 80014bc:	2b07      	cmp	r3, #7
 80014be:	d908      	bls.n	80014d2 <HAL_RCC_OscConfig+0x46e>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80014c0:	4b16      	ldr	r3, [pc, #88]	; (800151c <HAL_RCC_OscConfig+0x4b8>)
 80014c2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80014c6:	f003 0302 	and.w	r3, r3, #2
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d101      	bne.n	80014d2 <HAL_RCC_OscConfig+0x46e>
          {
            return HAL_TIMEOUT;
 80014ce:	2303      	movs	r3, #3
 80014d0:	e294      	b.n	80019fc <HAL_RCC_OscConfig+0x998>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80014d2:	4b12      	ldr	r3, [pc, #72]	; (800151c <HAL_RCC_OscConfig+0x4b8>)
 80014d4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80014d8:	f003 0302 	and.w	r3, r3, #2
 80014dc:	2b00      	cmp	r3, #0
 80014de:	d0e8      	beq.n	80014b2 <HAL_RCC_OscConfig+0x44e>
 80014e0:	e025      	b.n	800152e <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80014e2:	4b0e      	ldr	r3, [pc, #56]	; (800151c <HAL_RCC_OscConfig+0x4b8>)
 80014e4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80014e8:	4a0c      	ldr	r2, [pc, #48]	; (800151c <HAL_RCC_OscConfig+0x4b8>)
 80014ea:	f023 0301 	bic.w	r3, r3, #1
 80014ee:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80014f2:	f7ff fa87 	bl	8000a04 <HAL_GetTick>
 80014f6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80014f8:	e012      	b.n	8001520 <HAL_RCC_OscConfig+0x4bc>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80014fa:	f7ff fa83 	bl	8000a04 <HAL_GetTick>
 80014fe:	4602      	mov	r2, r0
 8001500:	693b      	ldr	r3, [r7, #16]
 8001502:	1ad3      	subs	r3, r2, r3
 8001504:	2b07      	cmp	r3, #7
 8001506:	d90b      	bls.n	8001520 <HAL_RCC_OscConfig+0x4bc>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001508:	4b04      	ldr	r3, [pc, #16]	; (800151c <HAL_RCC_OscConfig+0x4b8>)
 800150a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800150e:	f003 0302 	and.w	r3, r3, #2
 8001512:	2b00      	cmp	r3, #0
 8001514:	d004      	beq.n	8001520 <HAL_RCC_OscConfig+0x4bc>
          {
            return HAL_TIMEOUT;
 8001516:	2303      	movs	r3, #3
 8001518:	e270      	b.n	80019fc <HAL_RCC_OscConfig+0x998>
 800151a:	bf00      	nop
 800151c:	40021000 	.word	0x40021000
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001520:	4ba8      	ldr	r3, [pc, #672]	; (80017c4 <HAL_RCC_OscConfig+0x760>)
 8001522:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001526:	f003 0302 	and.w	r3, r3, #2
 800152a:	2b00      	cmp	r3, #0
 800152c:	d1e5      	bne.n	80014fa <HAL_RCC_OscConfig+0x496>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	f003 0304 	and.w	r3, r3, #4
 8001536:	2b00      	cmp	r3, #0
 8001538:	f000 812d 	beq.w	8001796 <HAL_RCC_OscConfig+0x732>
  {
    FlagStatus       pwrclkchanged = RESET;
 800153c:	2300      	movs	r3, #0
 800153e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001540:	4ba0      	ldr	r3, [pc, #640]	; (80017c4 <HAL_RCC_OscConfig+0x760>)
 8001542:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001544:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001548:	2b00      	cmp	r3, #0
 800154a:	d10d      	bne.n	8001568 <HAL_RCC_OscConfig+0x504>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800154c:	4b9d      	ldr	r3, [pc, #628]	; (80017c4 <HAL_RCC_OscConfig+0x760>)
 800154e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001550:	4a9c      	ldr	r2, [pc, #624]	; (80017c4 <HAL_RCC_OscConfig+0x760>)
 8001552:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001556:	6593      	str	r3, [r2, #88]	; 0x58
 8001558:	4b9a      	ldr	r3, [pc, #616]	; (80017c4 <HAL_RCC_OscConfig+0x760>)
 800155a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800155c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001560:	60bb      	str	r3, [r7, #8]
 8001562:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001564:	2301      	movs	r3, #1
 8001566:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001568:	4b97      	ldr	r3, [pc, #604]	; (80017c8 <HAL_RCC_OscConfig+0x764>)
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001570:	2b00      	cmp	r3, #0
 8001572:	d11e      	bne.n	80015b2 <HAL_RCC_OscConfig+0x54e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001574:	4b94      	ldr	r3, [pc, #592]	; (80017c8 <HAL_RCC_OscConfig+0x764>)
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	4a93      	ldr	r2, [pc, #588]	; (80017c8 <HAL_RCC_OscConfig+0x764>)
 800157a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800157e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001580:	f7ff fa40 	bl	8000a04 <HAL_GetTick>
 8001584:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001586:	e00e      	b.n	80015a6 <HAL_RCC_OscConfig+0x542>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001588:	f7ff fa3c 	bl	8000a04 <HAL_GetTick>
 800158c:	4602      	mov	r2, r0
 800158e:	693b      	ldr	r3, [r7, #16]
 8001590:	1ad3      	subs	r3, r2, r3
 8001592:	2b02      	cmp	r3, #2
 8001594:	d907      	bls.n	80015a6 <HAL_RCC_OscConfig+0x542>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001596:	4b8c      	ldr	r3, [pc, #560]	; (80017c8 <HAL_RCC_OscConfig+0x764>)
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d101      	bne.n	80015a6 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 80015a2:	2303      	movs	r3, #3
 80015a4:	e22a      	b.n	80019fc <HAL_RCC_OscConfig+0x998>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80015a6:	4b88      	ldr	r3, [pc, #544]	; (80017c8 <HAL_RCC_OscConfig+0x764>)
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d0ea      	beq.n	8001588 <HAL_RCC_OscConfig+0x524>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	689b      	ldr	r3, [r3, #8]
 80015b6:	f003 0301 	and.w	r3, r3, #1
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d01f      	beq.n	80015fe <HAL_RCC_OscConfig+0x59a>
    {
      if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	689b      	ldr	r3, [r3, #8]
 80015c2:	f003 0304 	and.w	r3, r3, #4
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d010      	beq.n	80015ec <HAL_RCC_OscConfig+0x588>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 80015ca:	4b7e      	ldr	r3, [pc, #504]	; (80017c4 <HAL_RCC_OscConfig+0x760>)
 80015cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80015d0:	4a7c      	ldr	r2, [pc, #496]	; (80017c4 <HAL_RCC_OscConfig+0x760>)
 80015d2:	f043 0304 	orr.w	r3, r3, #4
 80015d6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80015da:	4b7a      	ldr	r3, [pc, #488]	; (80017c4 <HAL_RCC_OscConfig+0x760>)
 80015dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80015e0:	4a78      	ldr	r2, [pc, #480]	; (80017c4 <HAL_RCC_OscConfig+0x760>)
 80015e2:	f043 0301 	orr.w	r3, r3, #1
 80015e6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80015ea:	e018      	b.n	800161e <HAL_RCC_OscConfig+0x5ba>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80015ec:	4b75      	ldr	r3, [pc, #468]	; (80017c4 <HAL_RCC_OscConfig+0x760>)
 80015ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80015f2:	4a74      	ldr	r2, [pc, #464]	; (80017c4 <HAL_RCC_OscConfig+0x760>)
 80015f4:	f043 0301 	orr.w	r3, r3, #1
 80015f8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80015fc:	e00f      	b.n	800161e <HAL_RCC_OscConfig+0x5ba>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80015fe:	4b71      	ldr	r3, [pc, #452]	; (80017c4 <HAL_RCC_OscConfig+0x760>)
 8001600:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001604:	4a6f      	ldr	r2, [pc, #444]	; (80017c4 <HAL_RCC_OscConfig+0x760>)
 8001606:	f023 0301 	bic.w	r3, r3, #1
 800160a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 800160e:	4b6d      	ldr	r3, [pc, #436]	; (80017c4 <HAL_RCC_OscConfig+0x760>)
 8001610:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001614:	4a6b      	ldr	r2, [pc, #428]	; (80017c4 <HAL_RCC_OscConfig+0x760>)
 8001616:	f023 0304 	bic.w	r3, r3, #4
 800161a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
    }

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	689b      	ldr	r3, [r3, #8]
 8001622:	2b00      	cmp	r3, #0
 8001624:	d068      	beq.n	80016f8 <HAL_RCC_OscConfig+0x694>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001626:	f7ff f9ed 	bl	8000a04 <HAL_GetTick>
 800162a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800162c:	e011      	b.n	8001652 <HAL_RCC_OscConfig+0x5ee>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800162e:	f7ff f9e9 	bl	8000a04 <HAL_GetTick>
 8001632:	4602      	mov	r2, r0
 8001634:	693b      	ldr	r3, [r7, #16]
 8001636:	1ad3      	subs	r3, r2, r3
 8001638:	f241 3288 	movw	r2, #5000	; 0x1388
 800163c:	4293      	cmp	r3, r2
 800163e:	d908      	bls.n	8001652 <HAL_RCC_OscConfig+0x5ee>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001640:	4b60      	ldr	r3, [pc, #384]	; (80017c4 <HAL_RCC_OscConfig+0x760>)
 8001642:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001646:	f003 0302 	and.w	r3, r3, #2
 800164a:	2b00      	cmp	r3, #0
 800164c:	d101      	bne.n	8001652 <HAL_RCC_OscConfig+0x5ee>
          {
            return HAL_TIMEOUT;
 800164e:	2303      	movs	r3, #3
 8001650:	e1d4      	b.n	80019fc <HAL_RCC_OscConfig+0x998>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001652:	4b5c      	ldr	r3, [pc, #368]	; (80017c4 <HAL_RCC_OscConfig+0x760>)
 8001654:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001658:	f003 0302 	and.w	r3, r3, #2
 800165c:	2b00      	cmp	r3, #0
 800165e:	d0e6      	beq.n	800162e <HAL_RCC_OscConfig+0x5ca>
          }
        }
      }

      /* Enable LSESYS additionally if requested */
      if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSEN) != 0U)
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	689b      	ldr	r3, [r3, #8]
 8001664:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001668:	2b00      	cmp	r3, #0
 800166a:	d022      	beq.n	80016b2 <HAL_RCC_OscConfig+0x64e>
      {
        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 800166c:	4b55      	ldr	r3, [pc, #340]	; (80017c4 <HAL_RCC_OscConfig+0x760>)
 800166e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001672:	4a54      	ldr	r2, [pc, #336]	; (80017c4 <HAL_RCC_OscConfig+0x760>)
 8001674:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001678:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 800167c:	e011      	b.n	80016a2 <HAL_RCC_OscConfig+0x63e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800167e:	f7ff f9c1 	bl	8000a04 <HAL_GetTick>
 8001682:	4602      	mov	r2, r0
 8001684:	693b      	ldr	r3, [r7, #16]
 8001686:	1ad3      	subs	r3, r2, r3
 8001688:	f241 3288 	movw	r2, #5000	; 0x1388
 800168c:	4293      	cmp	r3, r2
 800168e:	d908      	bls.n	80016a2 <HAL_RCC_OscConfig+0x63e>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8001690:	4b4c      	ldr	r3, [pc, #304]	; (80017c4 <HAL_RCC_OscConfig+0x760>)
 8001692:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001696:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800169a:	2b00      	cmp	r3, #0
 800169c:	d101      	bne.n	80016a2 <HAL_RCC_OscConfig+0x63e>
            {
              return HAL_TIMEOUT;
 800169e:	2303      	movs	r3, #3
 80016a0:	e1ac      	b.n	80019fc <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 80016a2:	4b48      	ldr	r3, [pc, #288]	; (80017c4 <HAL_RCC_OscConfig+0x760>)
 80016a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80016a8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d0e6      	beq.n	800167e <HAL_RCC_OscConfig+0x61a>
 80016b0:	e068      	b.n	8001784 <HAL_RCC_OscConfig+0x720>
        }
      }
      else
      {
        /* Make sure LSESYSEN/LSESYSRDY are reset */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 80016b2:	4b44      	ldr	r3, [pc, #272]	; (80017c4 <HAL_RCC_OscConfig+0x760>)
 80016b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80016b8:	4a42      	ldr	r2, [pc, #264]	; (80017c4 <HAL_RCC_OscConfig+0x760>)
 80016ba:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80016be:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80016c2:	e011      	b.n	80016e8 <HAL_RCC_OscConfig+0x684>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80016c4:	f7ff f99e 	bl	8000a04 <HAL_GetTick>
 80016c8:	4602      	mov	r2, r0
 80016ca:	693b      	ldr	r3, [r7, #16]
 80016cc:	1ad3      	subs	r3, r2, r3
 80016ce:	f241 3288 	movw	r2, #5000	; 0x1388
 80016d2:	4293      	cmp	r3, r2
 80016d4:	d908      	bls.n	80016e8 <HAL_RCC_OscConfig+0x684>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80016d6:	4b3b      	ldr	r3, [pc, #236]	; (80017c4 <HAL_RCC_OscConfig+0x760>)
 80016d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80016dc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d001      	beq.n	80016e8 <HAL_RCC_OscConfig+0x684>
            {
              return HAL_TIMEOUT;
 80016e4:	2303      	movs	r3, #3
 80016e6:	e189      	b.n	80019fc <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80016e8:	4b36      	ldr	r3, [pc, #216]	; (80017c4 <HAL_RCC_OscConfig+0x760>)
 80016ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80016ee:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d1e6      	bne.n	80016c4 <HAL_RCC_OscConfig+0x660>
 80016f6:	e045      	b.n	8001784 <HAL_RCC_OscConfig+0x720>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80016f8:	f7ff f984 	bl	8000a04 <HAL_GetTick>
 80016fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80016fe:	e011      	b.n	8001724 <HAL_RCC_OscConfig+0x6c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001700:	f7ff f980 	bl	8000a04 <HAL_GetTick>
 8001704:	4602      	mov	r2, r0
 8001706:	693b      	ldr	r3, [r7, #16]
 8001708:	1ad3      	subs	r3, r2, r3
 800170a:	f241 3288 	movw	r2, #5000	; 0x1388
 800170e:	4293      	cmp	r3, r2
 8001710:	d908      	bls.n	8001724 <HAL_RCC_OscConfig+0x6c0>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001712:	4b2c      	ldr	r3, [pc, #176]	; (80017c4 <HAL_RCC_OscConfig+0x760>)
 8001714:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001718:	f003 0302 	and.w	r3, r3, #2
 800171c:	2b00      	cmp	r3, #0
 800171e:	d001      	beq.n	8001724 <HAL_RCC_OscConfig+0x6c0>
          {
            return HAL_TIMEOUT;
 8001720:	2303      	movs	r3, #3
 8001722:	e16b      	b.n	80019fc <HAL_RCC_OscConfig+0x998>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001724:	4b27      	ldr	r3, [pc, #156]	; (80017c4 <HAL_RCC_OscConfig+0x760>)
 8001726:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800172a:	f003 0302 	and.w	r3, r3, #2
 800172e:	2b00      	cmp	r3, #0
 8001730:	d1e6      	bne.n	8001700 <HAL_RCC_OscConfig+0x69c>
          }
        }
      }

      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN) != 0U)
 8001732:	4b24      	ldr	r3, [pc, #144]	; (80017c4 <HAL_RCC_OscConfig+0x760>)
 8001734:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001738:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800173c:	2b00      	cmp	r3, #0
 800173e:	d021      	beq.n	8001784 <HAL_RCC_OscConfig+0x720>
      {
        /* Reset LSESYSEN once LSE is disabled */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8001740:	4b20      	ldr	r3, [pc, #128]	; (80017c4 <HAL_RCC_OscConfig+0x760>)
 8001742:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001746:	4a1f      	ldr	r2, [pc, #124]	; (80017c4 <HAL_RCC_OscConfig+0x760>)
 8001748:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800174c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8001750:	e011      	b.n	8001776 <HAL_RCC_OscConfig+0x712>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001752:	f7ff f957 	bl	8000a04 <HAL_GetTick>
 8001756:	4602      	mov	r2, r0
 8001758:	693b      	ldr	r3, [r7, #16]
 800175a:	1ad3      	subs	r3, r2, r3
 800175c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001760:	4293      	cmp	r3, r2
 8001762:	d908      	bls.n	8001776 <HAL_RCC_OscConfig+0x712>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8001764:	4b17      	ldr	r3, [pc, #92]	; (80017c4 <HAL_RCC_OscConfig+0x760>)
 8001766:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800176a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800176e:	2b00      	cmp	r3, #0
 8001770:	d001      	beq.n	8001776 <HAL_RCC_OscConfig+0x712>
            {
              return HAL_TIMEOUT;
 8001772:	2303      	movs	r3, #3
 8001774:	e142      	b.n	80019fc <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8001776:	4b13      	ldr	r3, [pc, #76]	; (80017c4 <HAL_RCC_OscConfig+0x760>)
 8001778:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800177c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001780:	2b00      	cmp	r3, #0
 8001782:	d1e6      	bne.n	8001752 <HAL_RCC_OscConfig+0x6ee>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001784:	7ffb      	ldrb	r3, [r7, #31]
 8001786:	2b01      	cmp	r3, #1
 8001788:	d105      	bne.n	8001796 <HAL_RCC_OscConfig+0x732>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800178a:	4b0e      	ldr	r3, [pc, #56]	; (80017c4 <HAL_RCC_OscConfig+0x760>)
 800178c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800178e:	4a0d      	ldr	r2, [pc, #52]	; (80017c4 <HAL_RCC_OscConfig+0x760>)
 8001790:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001794:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	f003 0320 	and.w	r3, r3, #32
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d04f      	beq.n	8001842 <HAL_RCC_OscConfig+0x7de>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d028      	beq.n	80017fc <HAL_RCC_OscConfig+0x798>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80017aa:	4b06      	ldr	r3, [pc, #24]	; (80017c4 <HAL_RCC_OscConfig+0x760>)
 80017ac:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80017b0:	4a04      	ldr	r2, [pc, #16]	; (80017c4 <HAL_RCC_OscConfig+0x760>)
 80017b2:	f043 0301 	orr.w	r3, r3, #1
 80017b6:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80017ba:	f7ff f923 	bl	8000a04 <HAL_GetTick>
 80017be:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80017c0:	e014      	b.n	80017ec <HAL_RCC_OscConfig+0x788>
 80017c2:	bf00      	nop
 80017c4:	40021000 	.word	0x40021000
 80017c8:	40007000 	.word	0x40007000
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80017cc:	f7ff f91a 	bl	8000a04 <HAL_GetTick>
 80017d0:	4602      	mov	r2, r0
 80017d2:	693b      	ldr	r3, [r7, #16]
 80017d4:	1ad3      	subs	r3, r2, r3
 80017d6:	2b02      	cmp	r3, #2
 80017d8:	d908      	bls.n	80017ec <HAL_RCC_OscConfig+0x788>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80017da:	4b8a      	ldr	r3, [pc, #552]	; (8001a04 <HAL_RCC_OscConfig+0x9a0>)
 80017dc:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80017e0:	f003 0302 	and.w	r3, r3, #2
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d101      	bne.n	80017ec <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 80017e8:	2303      	movs	r3, #3
 80017ea:	e107      	b.n	80019fc <HAL_RCC_OscConfig+0x998>
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80017ec:	4b85      	ldr	r3, [pc, #532]	; (8001a04 <HAL_RCC_OscConfig+0x9a0>)
 80017ee:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80017f2:	f003 0302 	and.w	r3, r3, #2
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d0e8      	beq.n	80017cc <HAL_RCC_OscConfig+0x768>
 80017fa:	e022      	b.n	8001842 <HAL_RCC_OscConfig+0x7de>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80017fc:	4b81      	ldr	r3, [pc, #516]	; (8001a04 <HAL_RCC_OscConfig+0x9a0>)
 80017fe:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001802:	4a80      	ldr	r2, [pc, #512]	; (8001a04 <HAL_RCC_OscConfig+0x9a0>)
 8001804:	f023 0301 	bic.w	r3, r3, #1
 8001808:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800180c:	f7ff f8fa 	bl	8000a04 <HAL_GetTick>
 8001810:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001812:	e00f      	b.n	8001834 <HAL_RCC_OscConfig+0x7d0>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001814:	f7ff f8f6 	bl	8000a04 <HAL_GetTick>
 8001818:	4602      	mov	r2, r0
 800181a:	693b      	ldr	r3, [r7, #16]
 800181c:	1ad3      	subs	r3, r2, r3
 800181e:	2b02      	cmp	r3, #2
 8001820:	d908      	bls.n	8001834 <HAL_RCC_OscConfig+0x7d0>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001822:	4b78      	ldr	r3, [pc, #480]	; (8001a04 <HAL_RCC_OscConfig+0x9a0>)
 8001824:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001828:	f003 0302 	and.w	r3, r3, #2
 800182c:	2b00      	cmp	r3, #0
 800182e:	d001      	beq.n	8001834 <HAL_RCC_OscConfig+0x7d0>
          {
            return HAL_TIMEOUT;
 8001830:	2303      	movs	r3, #3
 8001832:	e0e3      	b.n	80019fc <HAL_RCC_OscConfig+0x998>
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001834:	4b73      	ldr	r3, [pc, #460]	; (8001a04 <HAL_RCC_OscConfig+0x9a0>)
 8001836:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800183a:	f003 0302 	and.w	r3, r3, #2
 800183e:	2b00      	cmp	r3, #0
 8001840:	d1e8      	bne.n	8001814 <HAL_RCC_OscConfig+0x7b0>
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001846:	2b00      	cmp	r3, #0
 8001848:	f000 80d7 	beq.w	80019fa <HAL_RCC_OscConfig+0x996>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800184c:	4b6d      	ldr	r3, [pc, #436]	; (8001a04 <HAL_RCC_OscConfig+0x9a0>)
 800184e:	689b      	ldr	r3, [r3, #8]
 8001850:	f003 030c 	and.w	r3, r3, #12
 8001854:	2b0c      	cmp	r3, #12
 8001856:	f000 8091 	beq.w	800197c <HAL_RCC_OscConfig+0x918>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800185e:	2b02      	cmp	r3, #2
 8001860:	d166      	bne.n	8001930 <HAL_RCC_OscConfig+0x8cc>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001862:	4b68      	ldr	r3, [pc, #416]	; (8001a04 <HAL_RCC_OscConfig+0x9a0>)
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	4a67      	ldr	r2, [pc, #412]	; (8001a04 <HAL_RCC_OscConfig+0x9a0>)
 8001868:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800186c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800186e:	f7ff f8c9 	bl	8000a04 <HAL_GetTick>
 8001872:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001874:	e00e      	b.n	8001894 <HAL_RCC_OscConfig+0x830>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001876:	f7ff f8c5 	bl	8000a04 <HAL_GetTick>
 800187a:	4602      	mov	r2, r0
 800187c:	693b      	ldr	r3, [r7, #16]
 800187e:	1ad3      	subs	r3, r2, r3
 8001880:	2b02      	cmp	r3, #2
 8001882:	d907      	bls.n	8001894 <HAL_RCC_OscConfig+0x830>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001884:	4b5f      	ldr	r3, [pc, #380]	; (8001a04 <HAL_RCC_OscConfig+0x9a0>)
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800188c:	2b00      	cmp	r3, #0
 800188e:	d001      	beq.n	8001894 <HAL_RCC_OscConfig+0x830>
            {
              return HAL_TIMEOUT;
 8001890:	2303      	movs	r3, #3
 8001892:	e0b3      	b.n	80019fc <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001894:	4b5b      	ldr	r3, [pc, #364]	; (8001a04 <HAL_RCC_OscConfig+0x9a0>)
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800189c:	2b00      	cmp	r3, #0
 800189e:	d1ea      	bne.n	8001876 <HAL_RCC_OscConfig+0x812>
            }
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80018a0:	4b58      	ldr	r3, [pc, #352]	; (8001a04 <HAL_RCC_OscConfig+0x9a0>)
 80018a2:	68da      	ldr	r2, [r3, #12]
 80018a4:	4b58      	ldr	r3, [pc, #352]	; (8001a08 <HAL_RCC_OscConfig+0x9a4>)
 80018a6:	4013      	ands	r3, r2
 80018a8:	687a      	ldr	r2, [r7, #4]
 80018aa:	6b11      	ldr	r1, [r2, #48]	; 0x30
 80018ac:	687a      	ldr	r2, [r7, #4]
 80018ae:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80018b0:	3a01      	subs	r2, #1
 80018b2:	0112      	lsls	r2, r2, #4
 80018b4:	4311      	orrs	r1, r2
 80018b6:	687a      	ldr	r2, [r7, #4]
 80018b8:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80018ba:	0212      	lsls	r2, r2, #8
 80018bc:	4311      	orrs	r1, r2
 80018be:	687a      	ldr	r2, [r7, #4]
 80018c0:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80018c2:	0852      	lsrs	r2, r2, #1
 80018c4:	3a01      	subs	r2, #1
 80018c6:	0552      	lsls	r2, r2, #21
 80018c8:	4311      	orrs	r1, r2
 80018ca:	687a      	ldr	r2, [r7, #4]
 80018cc:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80018ce:	0852      	lsrs	r2, r2, #1
 80018d0:	3a01      	subs	r2, #1
 80018d2:	0652      	lsls	r2, r2, #25
 80018d4:	4311      	orrs	r1, r2
 80018d6:	687a      	ldr	r2, [r7, #4]
 80018d8:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80018da:	06d2      	lsls	r2, r2, #27
 80018dc:	430a      	orrs	r2, r1
 80018de:	4949      	ldr	r1, [pc, #292]	; (8001a04 <HAL_RCC_OscConfig+0x9a0>)
 80018e0:	4313      	orrs	r3, r2
 80018e2:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80018e4:	4b47      	ldr	r3, [pc, #284]	; (8001a04 <HAL_RCC_OscConfig+0x9a0>)
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	4a46      	ldr	r2, [pc, #280]	; (8001a04 <HAL_RCC_OscConfig+0x9a0>)
 80018ea:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80018ee:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80018f0:	4b44      	ldr	r3, [pc, #272]	; (8001a04 <HAL_RCC_OscConfig+0x9a0>)
 80018f2:	68db      	ldr	r3, [r3, #12]
 80018f4:	4a43      	ldr	r2, [pc, #268]	; (8001a04 <HAL_RCC_OscConfig+0x9a0>)
 80018f6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80018fa:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80018fc:	f7ff f882 	bl	8000a04 <HAL_GetTick>
 8001900:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001902:	e00e      	b.n	8001922 <HAL_RCC_OscConfig+0x8be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001904:	f7ff f87e 	bl	8000a04 <HAL_GetTick>
 8001908:	4602      	mov	r2, r0
 800190a:	693b      	ldr	r3, [r7, #16]
 800190c:	1ad3      	subs	r3, r2, r3
 800190e:	2b02      	cmp	r3, #2
 8001910:	d907      	bls.n	8001922 <HAL_RCC_OscConfig+0x8be>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001912:	4b3c      	ldr	r3, [pc, #240]	; (8001a04 <HAL_RCC_OscConfig+0x9a0>)
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800191a:	2b00      	cmp	r3, #0
 800191c:	d101      	bne.n	8001922 <HAL_RCC_OscConfig+0x8be>
            {
              return HAL_TIMEOUT;
 800191e:	2303      	movs	r3, #3
 8001920:	e06c      	b.n	80019fc <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001922:	4b38      	ldr	r3, [pc, #224]	; (8001a04 <HAL_RCC_OscConfig+0x9a0>)
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800192a:	2b00      	cmp	r3, #0
 800192c:	d0ea      	beq.n	8001904 <HAL_RCC_OscConfig+0x8a0>
 800192e:	e064      	b.n	80019fa <HAL_RCC_OscConfig+0x996>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001930:	4b34      	ldr	r3, [pc, #208]	; (8001a04 <HAL_RCC_OscConfig+0x9a0>)
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	4a33      	ldr	r2, [pc, #204]	; (8001a04 <HAL_RCC_OscConfig+0x9a0>)
 8001936:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800193a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800193c:	f7ff f862 	bl	8000a04 <HAL_GetTick>
 8001940:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001942:	e00e      	b.n	8001962 <HAL_RCC_OscConfig+0x8fe>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001944:	f7ff f85e 	bl	8000a04 <HAL_GetTick>
 8001948:	4602      	mov	r2, r0
 800194a:	693b      	ldr	r3, [r7, #16]
 800194c:	1ad3      	subs	r3, r2, r3
 800194e:	2b02      	cmp	r3, #2
 8001950:	d907      	bls.n	8001962 <HAL_RCC_OscConfig+0x8fe>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001952:	4b2c      	ldr	r3, [pc, #176]	; (8001a04 <HAL_RCC_OscConfig+0x9a0>)
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800195a:	2b00      	cmp	r3, #0
 800195c:	d001      	beq.n	8001962 <HAL_RCC_OscConfig+0x8fe>
            {
              return HAL_TIMEOUT;
 800195e:	2303      	movs	r3, #3
 8001960:	e04c      	b.n	80019fc <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001962:	4b28      	ldr	r3, [pc, #160]	; (8001a04 <HAL_RCC_OscConfig+0x9a0>)
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800196a:	2b00      	cmp	r3, #0
 800196c:	d1ea      	bne.n	8001944 <HAL_RCC_OscConfig+0x8e0>
            }
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800196e:	4b25      	ldr	r3, [pc, #148]	; (8001a04 <HAL_RCC_OscConfig+0x9a0>)
 8001970:	68da      	ldr	r2, [r3, #12]
 8001972:	4924      	ldr	r1, [pc, #144]	; (8001a04 <HAL_RCC_OscConfig+0x9a0>)
 8001974:	4b25      	ldr	r3, [pc, #148]	; (8001a0c <HAL_RCC_OscConfig+0x9a8>)
 8001976:	4013      	ands	r3, r2
 8001978:	60cb      	str	r3, [r1, #12]
 800197a:	e03e      	b.n	80019fa <HAL_RCC_OscConfig+0x996>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_OFF)
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001980:	2b01      	cmp	r3, #1
 8001982:	d101      	bne.n	8001988 <HAL_RCC_OscConfig+0x924>
      {
        return HAL_ERROR;
 8001984:	2301      	movs	r3, #1
 8001986:	e039      	b.n	80019fc <HAL_RCC_OscConfig+0x998>
      }
      else
      {
        pll_config = RCC->PLLCFGR;
 8001988:	4b1e      	ldr	r3, [pc, #120]	; (8001a04 <HAL_RCC_OscConfig+0x9a0>)
 800198a:	68db      	ldr	r3, [r3, #12]
 800198c:	617b      	str	r3, [r7, #20]
        /* Do not return HAL_ERROR if request repeats the current configuration */
        if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800198e:	697b      	ldr	r3, [r7, #20]
 8001990:	f003 0203 	and.w	r2, r3, #3
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001998:	429a      	cmp	r2, r3
 800199a:	d12c      	bne.n	80019f6 <HAL_RCC_OscConfig+0x992>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800199c:	697b      	ldr	r3, [r7, #20]
 800199e:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80019a6:	3b01      	subs	r3, #1
 80019a8:	011b      	lsls	r3, r3, #4
        if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80019aa:	429a      	cmp	r2, r3
 80019ac:	d123      	bne.n	80019f6 <HAL_RCC_OscConfig+0x992>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80019ae:	697b      	ldr	r3, [r7, #20]
 80019b0:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80019b8:	021b      	lsls	r3, r3, #8
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80019ba:	429a      	cmp	r2, r3
 80019bc:	d11b      	bne.n	80019f6 <HAL_RCC_OscConfig+0x992>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80019be:	697b      	ldr	r3, [r7, #20]
 80019c0:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80019c8:	06db      	lsls	r3, r3, #27
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80019ca:	429a      	cmp	r2, r3
 80019cc:	d113      	bne.n	80019f6 <HAL_RCC_OscConfig+0x992>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80019ce:	697b      	ldr	r3, [r7, #20]
 80019d0:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019d8:	085b      	lsrs	r3, r3, #1
 80019da:	3b01      	subs	r3, #1
 80019dc:	055b      	lsls	r3, r3, #21
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80019de:	429a      	cmp	r2, r3
 80019e0:	d109      	bne.n	80019f6 <HAL_RCC_OscConfig+0x992>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80019e2:	697b      	ldr	r3, [r7, #20]
 80019e4:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019ec:	085b      	lsrs	r3, r3, #1
 80019ee:	3b01      	subs	r3, #1
 80019f0:	065b      	lsls	r3, r3, #25
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80019f2:	429a      	cmp	r2, r3
 80019f4:	d001      	beq.n	80019fa <HAL_RCC_OscConfig+0x996>
        {
          return HAL_ERROR;
 80019f6:	2301      	movs	r3, #1
 80019f8:	e000      	b.n	80019fc <HAL_RCC_OscConfig+0x998>
        }
      }
    }
  }

  return HAL_OK;
 80019fa:	2300      	movs	r3, #0
}
 80019fc:	4618      	mov	r0, r3
 80019fe:	3720      	adds	r7, #32
 8001a00:	46bd      	mov	sp, r7
 8001a02:	bd80      	pop	{r7, pc}
 8001a04:	40021000 	.word	0x40021000
 8001a08:	019f800c 	.word	0x019f800c
 8001a0c:	feeefffc 	.word	0xfeeefffc

08001a10 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001a10:	b580      	push	{r7, lr}
 8001a12:	b086      	sub	sp, #24
 8001a14:	af00      	add	r7, sp, #0
 8001a16:	6078      	str	r0, [r7, #4]
 8001a18:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8001a1a:	2300      	movs	r3, #0
 8001a1c:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	2b00      	cmp	r3, #0
 8001a22:	d101      	bne.n	8001a28 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001a24:	2301      	movs	r3, #1
 8001a26:	e11c      	b.n	8001c62 <HAL_RCC_ClockConfig+0x252>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001a28:	4b90      	ldr	r3, [pc, #576]	; (8001c6c <HAL_RCC_ClockConfig+0x25c>)
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	f003 030f 	and.w	r3, r3, #15
 8001a30:	683a      	ldr	r2, [r7, #0]
 8001a32:	429a      	cmp	r2, r3
 8001a34:	d910      	bls.n	8001a58 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001a36:	4b8d      	ldr	r3, [pc, #564]	; (8001c6c <HAL_RCC_ClockConfig+0x25c>)
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	f023 020f 	bic.w	r2, r3, #15
 8001a3e:	498b      	ldr	r1, [pc, #556]	; (8001c6c <HAL_RCC_ClockConfig+0x25c>)
 8001a40:	683b      	ldr	r3, [r7, #0]
 8001a42:	4313      	orrs	r3, r2
 8001a44:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001a46:	4b89      	ldr	r3, [pc, #548]	; (8001c6c <HAL_RCC_ClockConfig+0x25c>)
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	f003 030f 	and.w	r3, r3, #15
 8001a4e:	683a      	ldr	r2, [r7, #0]
 8001a50:	429a      	cmp	r2, r3
 8001a52:	d001      	beq.n	8001a58 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001a54:	2301      	movs	r3, #1
 8001a56:	e104      	b.n	8001c62 <HAL_RCC_ClockConfig+0x252>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	f003 0302 	and.w	r3, r3, #2
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	d010      	beq.n	8001a86 <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	689a      	ldr	r2, [r3, #8]
 8001a68:	4b81      	ldr	r3, [pc, #516]	; (8001c70 <HAL_RCC_ClockConfig+0x260>)
 8001a6a:	689b      	ldr	r3, [r3, #8]
 8001a6c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001a70:	429a      	cmp	r2, r3
 8001a72:	d908      	bls.n	8001a86 <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001a74:	4b7e      	ldr	r3, [pc, #504]	; (8001c70 <HAL_RCC_ClockConfig+0x260>)
 8001a76:	689b      	ldr	r3, [r3, #8]
 8001a78:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	689b      	ldr	r3, [r3, #8]
 8001a80:	497b      	ldr	r1, [pc, #492]	; (8001c70 <HAL_RCC_ClockConfig+0x260>)
 8001a82:	4313      	orrs	r3, r2
 8001a84:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	f003 0301 	and.w	r3, r3, #1
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	f000 8085 	beq.w	8001b9e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	685b      	ldr	r3, [r3, #4]
 8001a98:	2b03      	cmp	r3, #3
 8001a9a:	d11f      	bne.n	8001adc <HAL_RCC_ClockConfig+0xcc>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001a9c:	4b74      	ldr	r3, [pc, #464]	; (8001c70 <HAL_RCC_ClockConfig+0x260>)
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	d101      	bne.n	8001aac <HAL_RCC_ClockConfig+0x9c>
      {
        return HAL_ERROR;
 8001aa8:	2301      	movs	r3, #1
 8001aaa:	e0da      	b.n	8001c62 <HAL_RCC_ClockConfig+0x252>
      }

      /* Transition state management when selecting PLL as SYSCLK source and */
      /* target frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8001aac:	f000 f9fc 	bl	8001ea8 <RCC_GetSysClockFreqFromPLLSource>
 8001ab0:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if (pllfreq > 80000000U)
 8001ab2:	693b      	ldr	r3, [r7, #16]
 8001ab4:	4a6f      	ldr	r2, [pc, #444]	; (8001c74 <HAL_RCC_ClockConfig+0x264>)
 8001ab6:	4293      	cmp	r3, r2
 8001ab8:	d947      	bls.n	8001b4a <HAL_RCC_ClockConfig+0x13a>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8001aba:	4b6d      	ldr	r3, [pc, #436]	; (8001c70 <HAL_RCC_ClockConfig+0x260>)
 8001abc:	689b      	ldr	r3, [r3, #8]
 8001abe:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d141      	bne.n	8001b4a <HAL_RCC_ClockConfig+0x13a>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8001ac6:	4b6a      	ldr	r3, [pc, #424]	; (8001c70 <HAL_RCC_ClockConfig+0x260>)
 8001ac8:	689b      	ldr	r3, [r3, #8]
 8001aca:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001ace:	4a68      	ldr	r2, [pc, #416]	; (8001c70 <HAL_RCC_ClockConfig+0x260>)
 8001ad0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001ad4:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8001ad6:	2380      	movs	r3, #128	; 0x80
 8001ad8:	617b      	str	r3, [r7, #20]
 8001ada:	e036      	b.n	8001b4a <HAL_RCC_ClockConfig+0x13a>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	685b      	ldr	r3, [r3, #4]
 8001ae0:	2b02      	cmp	r3, #2
 8001ae2:	d107      	bne.n	8001af4 <HAL_RCC_ClockConfig+0xe4>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001ae4:	4b62      	ldr	r3, [pc, #392]	; (8001c70 <HAL_RCC_ClockConfig+0x260>)
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d115      	bne.n	8001b1c <HAL_RCC_ClockConfig+0x10c>
        {
          return HAL_ERROR;
 8001af0:	2301      	movs	r3, #1
 8001af2:	e0b6      	b.n	8001c62 <HAL_RCC_ClockConfig+0x252>
        }
      }
      /* MSI is selected as System Clock Source */
      else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	685b      	ldr	r3, [r3, #4]
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	d107      	bne.n	8001b0c <HAL_RCC_ClockConfig+0xfc>
      {
        /* Check the MSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001afc:	4b5c      	ldr	r3, [pc, #368]	; (8001c70 <HAL_RCC_ClockConfig+0x260>)
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	f003 0302 	and.w	r3, r3, #2
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	d109      	bne.n	8001b1c <HAL_RCC_ClockConfig+0x10c>
        {
          return HAL_ERROR;
 8001b08:	2301      	movs	r3, #1
 8001b0a:	e0aa      	b.n	8001c62 <HAL_RCC_ClockConfig+0x252>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001b0c:	4b58      	ldr	r3, [pc, #352]	; (8001c70 <HAL_RCC_ClockConfig+0x260>)
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	d101      	bne.n	8001b1c <HAL_RCC_ClockConfig+0x10c>
        {
          return HAL_ERROR;
 8001b18:	2301      	movs	r3, #1
 8001b1a:	e0a2      	b.n	8001c62 <HAL_RCC_ClockConfig+0x252>
        }
      }

      /* Transition state management when when going down from PLL used as */
      /* SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8001b1c:	f000 f8b0 	bl	8001c80 <HAL_RCC_GetSysClockFreq>
 8001b20:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if (pllfreq > 80000000U)
 8001b22:	693b      	ldr	r3, [r7, #16]
 8001b24:	4a53      	ldr	r2, [pc, #332]	; (8001c74 <HAL_RCC_ClockConfig+0x264>)
 8001b26:	4293      	cmp	r3, r2
 8001b28:	d90f      	bls.n	8001b4a <HAL_RCC_ClockConfig+0x13a>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8001b2a:	4b51      	ldr	r3, [pc, #324]	; (8001c70 <HAL_RCC_ClockConfig+0x260>)
 8001b2c:	689b      	ldr	r3, [r3, #8]
 8001b2e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d109      	bne.n	8001b4a <HAL_RCC_ClockConfig+0x13a>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8001b36:	4b4e      	ldr	r3, [pc, #312]	; (8001c70 <HAL_RCC_ClockConfig+0x260>)
 8001b38:	689b      	ldr	r3, [r3, #8]
 8001b3a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001b3e:	4a4c      	ldr	r2, [pc, #304]	; (8001c70 <HAL_RCC_ClockConfig+0x260>)
 8001b40:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001b44:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8001b46:	2380      	movs	r3, #128	; 0x80
 8001b48:	617b      	str	r3, [r7, #20]
        }
      }
    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001b4a:	4b49      	ldr	r3, [pc, #292]	; (8001c70 <HAL_RCC_ClockConfig+0x260>)
 8001b4c:	689b      	ldr	r3, [r3, #8]
 8001b4e:	f023 0203 	bic.w	r2, r3, #3
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	685b      	ldr	r3, [r3, #4]
 8001b56:	4946      	ldr	r1, [pc, #280]	; (8001c70 <HAL_RCC_ClockConfig+0x260>)
 8001b58:	4313      	orrs	r3, r2
 8001b5a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001b5c:	f7fe ff52 	bl	8000a04 <HAL_GetTick>
 8001b60:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001b62:	e013      	b.n	8001b8c <HAL_RCC_ClockConfig+0x17c>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001b64:	f7fe ff4e 	bl	8000a04 <HAL_GetTick>
 8001b68:	4602      	mov	r2, r0
 8001b6a:	68fb      	ldr	r3, [r7, #12]
 8001b6c:	1ad3      	subs	r3, r2, r3
 8001b6e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001b72:	4293      	cmp	r3, r2
 8001b74:	d90a      	bls.n	8001b8c <HAL_RCC_ClockConfig+0x17c>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001b76:	4b3e      	ldr	r3, [pc, #248]	; (8001c70 <HAL_RCC_ClockConfig+0x260>)
 8001b78:	689b      	ldr	r3, [r3, #8]
 8001b7a:	f003 020c 	and.w	r2, r3, #12
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	685b      	ldr	r3, [r3, #4]
 8001b82:	009b      	lsls	r3, r3, #2
 8001b84:	429a      	cmp	r2, r3
 8001b86:	d001      	beq.n	8001b8c <HAL_RCC_ClockConfig+0x17c>
        {
          return HAL_TIMEOUT;
 8001b88:	2303      	movs	r3, #3
 8001b8a:	e06a      	b.n	8001c62 <HAL_RCC_ClockConfig+0x252>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001b8c:	4b38      	ldr	r3, [pc, #224]	; (8001c70 <HAL_RCC_ClockConfig+0x260>)
 8001b8e:	689b      	ldr	r3, [r3, #8]
 8001b90:	f003 020c 	and.w	r2, r3, #12
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	685b      	ldr	r3, [r3, #4]
 8001b98:	009b      	lsls	r3, r3, #2
 8001b9a:	429a      	cmp	r2, r3
 8001b9c:	d1e2      	bne.n	8001b64 <HAL_RCC_ClockConfig+0x154>
      }
    }
  }

  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 8001b9e:	697b      	ldr	r3, [r7, #20]
 8001ba0:	2b80      	cmp	r3, #128	; 0x80
 8001ba2:	d105      	bne.n	8001bb0 <HAL_RCC_ClockConfig+0x1a0>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8001ba4:	4b32      	ldr	r3, [pc, #200]	; (8001c70 <HAL_RCC_ClockConfig+0x260>)
 8001ba6:	689b      	ldr	r3, [r3, #8]
 8001ba8:	4a31      	ldr	r2, [pc, #196]	; (8001c70 <HAL_RCC_ClockConfig+0x260>)
 8001baa:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001bae:	6093      	str	r3, [r2, #8]
  }

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	f003 0302 	and.w	r3, r3, #2
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	d010      	beq.n	8001bde <HAL_RCC_ClockConfig+0x1ce>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	689a      	ldr	r2, [r3, #8]
 8001bc0:	4b2b      	ldr	r3, [pc, #172]	; (8001c70 <HAL_RCC_ClockConfig+0x260>)
 8001bc2:	689b      	ldr	r3, [r3, #8]
 8001bc4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001bc8:	429a      	cmp	r2, r3
 8001bca:	d208      	bcs.n	8001bde <HAL_RCC_ClockConfig+0x1ce>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001bcc:	4b28      	ldr	r3, [pc, #160]	; (8001c70 <HAL_RCC_ClockConfig+0x260>)
 8001bce:	689b      	ldr	r3, [r3, #8]
 8001bd0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	689b      	ldr	r3, [r3, #8]
 8001bd8:	4925      	ldr	r1, [pc, #148]	; (8001c70 <HAL_RCC_ClockConfig+0x260>)
 8001bda:	4313      	orrs	r3, r2
 8001bdc:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001bde:	4b23      	ldr	r3, [pc, #140]	; (8001c6c <HAL_RCC_ClockConfig+0x25c>)
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	f003 030f 	and.w	r3, r3, #15
 8001be6:	683a      	ldr	r2, [r7, #0]
 8001be8:	429a      	cmp	r2, r3
 8001bea:	d210      	bcs.n	8001c0e <HAL_RCC_ClockConfig+0x1fe>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001bec:	4b1f      	ldr	r3, [pc, #124]	; (8001c6c <HAL_RCC_ClockConfig+0x25c>)
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	f023 020f 	bic.w	r2, r3, #15
 8001bf4:	491d      	ldr	r1, [pc, #116]	; (8001c6c <HAL_RCC_ClockConfig+0x25c>)
 8001bf6:	683b      	ldr	r3, [r7, #0]
 8001bf8:	4313      	orrs	r3, r2
 8001bfa:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001bfc:	4b1b      	ldr	r3, [pc, #108]	; (8001c6c <HAL_RCC_ClockConfig+0x25c>)
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	f003 030f 	and.w	r3, r3, #15
 8001c04:	683a      	ldr	r2, [r7, #0]
 8001c06:	429a      	cmp	r2, r3
 8001c08:	d001      	beq.n	8001c0e <HAL_RCC_ClockConfig+0x1fe>
    {
      return HAL_ERROR;
 8001c0a:	2301      	movs	r3, #1
 8001c0c:	e029      	b.n	8001c62 <HAL_RCC_ClockConfig+0x252>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	f003 0304 	and.w	r3, r3, #4
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d008      	beq.n	8001c2c <HAL_RCC_ClockConfig+0x21c>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001c1a:	4b15      	ldr	r3, [pc, #84]	; (8001c70 <HAL_RCC_ClockConfig+0x260>)
 8001c1c:	689b      	ldr	r3, [r3, #8]
 8001c1e:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	68db      	ldr	r3, [r3, #12]
 8001c26:	4912      	ldr	r1, [pc, #72]	; (8001c70 <HAL_RCC_ClockConfig+0x260>)
 8001c28:	4313      	orrs	r3, r2
 8001c2a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	f003 0308 	and.w	r3, r3, #8
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d009      	beq.n	8001c4c <HAL_RCC_ClockConfig+0x23c>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001c38:	4b0d      	ldr	r3, [pc, #52]	; (8001c70 <HAL_RCC_ClockConfig+0x260>)
 8001c3a:	689b      	ldr	r3, [r3, #8]
 8001c3c:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	691b      	ldr	r3, [r3, #16]
 8001c44:	00db      	lsls	r3, r3, #3
 8001c46:	490a      	ldr	r1, [pc, #40]	; (8001c70 <HAL_RCC_ClockConfig+0x260>)
 8001c48:	4313      	orrs	r3, r2
 8001c4a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8001c4c:	f000 f8b4 	bl	8001db8 <HAL_RCC_GetHCLKFreq>
 8001c50:	4603      	mov	r3, r0
 8001c52:	4a09      	ldr	r2, [pc, #36]	; (8001c78 <HAL_RCC_ClockConfig+0x268>)
 8001c54:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8001c56:	4b09      	ldr	r3, [pc, #36]	; (8001c7c <HAL_RCC_ClockConfig+0x26c>)
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	4618      	mov	r0, r3
 8001c5c:	f7fe fe82 	bl	8000964 <HAL_InitTick>
 8001c60:	4603      	mov	r3, r0
}
 8001c62:	4618      	mov	r0, r3
 8001c64:	3718      	adds	r7, #24
 8001c66:	46bd      	mov	sp, r7
 8001c68:	bd80      	pop	{r7, pc}
 8001c6a:	bf00      	nop
 8001c6c:	40022000 	.word	0x40022000
 8001c70:	40021000 	.word	0x40021000
 8001c74:	04c4b400 	.word	0x04c4b400
 8001c78:	20000040 	.word	0x20000040
 8001c7c:	20000044 	.word	0x20000044

08001c80 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001c80:	b480      	push	{r7}
 8001c82:	b089      	sub	sp, #36	; 0x24
 8001c84:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8001c86:	2300      	movs	r3, #0
 8001c88:	61fb      	str	r3, [r7, #28]
 8001c8a:	2300      	movs	r3, #0
 8001c8c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001c8e:	4b47      	ldr	r3, [pc, #284]	; (8001dac <HAL_RCC_GetSysClockFreq+0x12c>)
 8001c90:	689b      	ldr	r3, [r3, #8]
 8001c92:	f003 030c 	and.w	r3, r3, #12
 8001c96:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001c98:	4b44      	ldr	r3, [pc, #272]	; (8001dac <HAL_RCC_GetSysClockFreq+0x12c>)
 8001c9a:	68db      	ldr	r3, [r3, #12]
 8001c9c:	f003 0303 	and.w	r3, r3, #3
 8001ca0:	60fb      	str	r3, [r7, #12]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8001ca2:	693b      	ldr	r3, [r7, #16]
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d005      	beq.n	8001cb4 <HAL_RCC_GetSysClockFreq+0x34>
 8001ca8:	693b      	ldr	r3, [r7, #16]
 8001caa:	2b0c      	cmp	r3, #12
 8001cac:	d121      	bne.n	8001cf2 <HAL_RCC_GetSysClockFreq+0x72>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8001cae:	68fb      	ldr	r3, [r7, #12]
 8001cb0:	2b01      	cmp	r3, #1
 8001cb2:	d11e      	bne.n	8001cf2 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if (READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001cb4:	4b3d      	ldr	r3, [pc, #244]	; (8001dac <HAL_RCC_GetSysClockFreq+0x12c>)
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	f003 0308 	and.w	r3, r3, #8
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d107      	bne.n	8001cd0 <HAL_RCC_GetSysClockFreq+0x50>
    {
      /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001cc0:	4b3a      	ldr	r3, [pc, #232]	; (8001dac <HAL_RCC_GetSysClockFreq+0x12c>)
 8001cc2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001cc6:	0a1b      	lsrs	r3, r3, #8
 8001cc8:	f003 030f 	and.w	r3, r3, #15
 8001ccc:	61fb      	str	r3, [r7, #28]
 8001cce:	e005      	b.n	8001cdc <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    {
      /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001cd0:	4b36      	ldr	r3, [pc, #216]	; (8001dac <HAL_RCC_GetSysClockFreq+0x12c>)
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	091b      	lsrs	r3, r3, #4
 8001cd6:	f003 030f 	and.w	r3, r3, #15
 8001cda:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in Hz*/
    msirange = MSIRangeTable[msirange];
 8001cdc:	4a34      	ldr	r2, [pc, #208]	; (8001db0 <HAL_RCC_GetSysClockFreq+0x130>)
 8001cde:	69fb      	ldr	r3, [r7, #28]
 8001ce0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ce4:	61fb      	str	r3, [r7, #28]

    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8001ce6:	693b      	ldr	r3, [r7, #16]
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d10d      	bne.n	8001d08 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8001cec:	69fb      	ldr	r3, [r7, #28]
 8001cee:	61bb      	str	r3, [r7, #24]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8001cf0:	e00a      	b.n	8001d08 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001cf2:	693b      	ldr	r3, [r7, #16]
 8001cf4:	2b04      	cmp	r3, #4
 8001cf6:	d102      	bne.n	8001cfe <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001cf8:	4b2e      	ldr	r3, [pc, #184]	; (8001db4 <HAL_RCC_GetSysClockFreq+0x134>)
 8001cfa:	61bb      	str	r3, [r7, #24]
 8001cfc:	e004      	b.n	8001d08 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001cfe:	693b      	ldr	r3, [r7, #16]
 8001d00:	2b08      	cmp	r3, #8
 8001d02:	d101      	bne.n	8001d08 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001d04:	4b2b      	ldr	r3, [pc, #172]	; (8001db4 <HAL_RCC_GetSysClockFreq+0x134>)
 8001d06:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001d08:	693b      	ldr	r3, [r7, #16]
 8001d0a:	2b0c      	cmp	r3, #12
 8001d0c:	d146      	bne.n	8001d9c <HAL_RCC_GetSysClockFreq+0x11c>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8001d0e:	4b27      	ldr	r3, [pc, #156]	; (8001dac <HAL_RCC_GetSysClockFreq+0x12c>)
 8001d10:	68db      	ldr	r3, [r3, #12]
 8001d12:	f003 0303 	and.w	r3, r3, #3
 8001d16:	60bb      	str	r3, [r7, #8]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001d18:	4b24      	ldr	r3, [pc, #144]	; (8001dac <HAL_RCC_GetSysClockFreq+0x12c>)
 8001d1a:	68db      	ldr	r3, [r3, #12]
 8001d1c:	091b      	lsrs	r3, r3, #4
 8001d1e:	f003 030f 	and.w	r3, r3, #15
 8001d22:	3301      	adds	r3, #1
 8001d24:	607b      	str	r3, [r7, #4]

    switch (pllsource)
 8001d26:	68bb      	ldr	r3, [r7, #8]
 8001d28:	2b02      	cmp	r3, #2
 8001d2a:	d003      	beq.n	8001d34 <HAL_RCC_GetSysClockFreq+0xb4>
 8001d2c:	68bb      	ldr	r3, [r7, #8]
 8001d2e:	2b03      	cmp	r3, #3
 8001d30:	d00d      	beq.n	8001d4e <HAL_RCC_GetSysClockFreq+0xce>
 8001d32:	e019      	b.n	8001d68 <HAL_RCC_GetSysClockFreq+0xe8>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001d34:	4a1f      	ldr	r2, [pc, #124]	; (8001db4 <HAL_RCC_GetSysClockFreq+0x134>)
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d3c:	4a1b      	ldr	r2, [pc, #108]	; (8001dac <HAL_RCC_GetSysClockFreq+0x12c>)
 8001d3e:	68d2      	ldr	r2, [r2, #12]
 8001d40:	0a12      	lsrs	r2, r2, #8
 8001d42:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8001d46:	fb02 f303 	mul.w	r3, r2, r3
 8001d4a:	617b      	str	r3, [r7, #20]
        break;
 8001d4c:	e019      	b.n	8001d82 <HAL_RCC_GetSysClockFreq+0x102>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001d4e:	4a19      	ldr	r2, [pc, #100]	; (8001db4 <HAL_RCC_GetSysClockFreq+0x134>)
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d56:	4a15      	ldr	r2, [pc, #84]	; (8001dac <HAL_RCC_GetSysClockFreq+0x12c>)
 8001d58:	68d2      	ldr	r2, [r2, #12]
 8001d5a:	0a12      	lsrs	r2, r2, #8
 8001d5c:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8001d60:	fb02 f303 	mul.w	r3, r2, r3
 8001d64:	617b      	str	r3, [r7, #20]
        break;
 8001d66:	e00c      	b.n	8001d82 <HAL_RCC_GetSysClockFreq+0x102>

      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllvco = (msirange / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001d68:	69fa      	ldr	r2, [r7, #28]
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d70:	4a0e      	ldr	r2, [pc, #56]	; (8001dac <HAL_RCC_GetSysClockFreq+0x12c>)
 8001d72:	68d2      	ldr	r2, [r2, #12]
 8001d74:	0a12      	lsrs	r2, r2, #8
 8001d76:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8001d7a:	fb02 f303 	mul.w	r3, r2, r3
 8001d7e:	617b      	str	r3, [r7, #20]
        break;
 8001d80:	bf00      	nop
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U) * 2U;
 8001d82:	4b0a      	ldr	r3, [pc, #40]	; (8001dac <HAL_RCC_GetSysClockFreq+0x12c>)
 8001d84:	68db      	ldr	r3, [r3, #12]
 8001d86:	0e5b      	lsrs	r3, r3, #25
 8001d88:	f003 0303 	and.w	r3, r3, #3
 8001d8c:	3301      	adds	r3, #1
 8001d8e:	005b      	lsls	r3, r3, #1
 8001d90:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8001d92:	697a      	ldr	r2, [r7, #20]
 8001d94:	683b      	ldr	r3, [r7, #0]
 8001d96:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d9a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8001d9c:	69bb      	ldr	r3, [r7, #24]
}
 8001d9e:	4618      	mov	r0, r3
 8001da0:	3724      	adds	r7, #36	; 0x24
 8001da2:	46bd      	mov	sp, r7
 8001da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da8:	4770      	bx	lr
 8001daa:	bf00      	nop
 8001dac:	40021000 	.word	0x40021000
 8001db0:	08002f64 	.word	0x08002f64
 8001db4:	00f42400 	.word	0x00f42400

08001db8 <HAL_RCC_GetHCLKFreq>:
  * @note   Each time HCLK changes, this function must be called to update the
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001db8:	b580      	push	{r7, lr}
 8001dba:	af00      	add	r7, sp, #0
  return (HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]);
 8001dbc:	f7ff ff60 	bl	8001c80 <HAL_RCC_GetSysClockFreq>
 8001dc0:	4602      	mov	r2, r0
 8001dc2:	4b05      	ldr	r3, [pc, #20]	; (8001dd8 <HAL_RCC_GetHCLKFreq+0x20>)
 8001dc4:	689b      	ldr	r3, [r3, #8]
 8001dc6:	091b      	lsrs	r3, r3, #4
 8001dc8:	f003 030f 	and.w	r3, r3, #15
 8001dcc:	4903      	ldr	r1, [pc, #12]	; (8001ddc <HAL_RCC_GetHCLKFreq+0x24>)
 8001dce:	5ccb      	ldrb	r3, [r1, r3]
 8001dd0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001dd4:	4618      	mov	r0, r3
 8001dd6:	bd80      	pop	{r7, pc}
 8001dd8:	40021000 	.word	0x40021000
 8001ddc:	08002f54 	.word	0x08002f54

08001de0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8001de0:	b580      	push	{r7, lr}
 8001de2:	b086      	sub	sp, #24
 8001de4:	af00      	add	r7, sp, #0
 8001de6:	6078      	str	r0, [r7, #4]
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8001de8:	2300      	movs	r3, #0
 8001dea:	617b      	str	r3, [r7, #20]
  uint32_t vos;

  if (__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001dec:	4b2c      	ldr	r3, [pc, #176]	; (8001ea0 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 8001dee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001df0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d003      	beq.n	8001e00 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8001df8:	f7ff f8a6 	bl	8000f48 <HAL_PWREx_GetVoltageRange>
 8001dfc:	6138      	str	r0, [r7, #16]
 8001dfe:	e014      	b.n	8001e2a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001e00:	4b27      	ldr	r3, [pc, #156]	; (8001ea0 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 8001e02:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e04:	4a26      	ldr	r2, [pc, #152]	; (8001ea0 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 8001e06:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001e0a:	6593      	str	r3, [r2, #88]	; 0x58
 8001e0c:	4b24      	ldr	r3, [pc, #144]	; (8001ea0 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 8001e0e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e10:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e14:	60fb      	str	r3, [r7, #12]
 8001e16:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8001e18:	f7ff f896 	bl	8000f48 <HAL_PWREx_GetVoltageRange>
 8001e1c:	6138      	str	r0, [r7, #16]
    __HAL_RCC_PWR_CLK_DISABLE();
 8001e1e:	4b20      	ldr	r3, [pc, #128]	; (8001ea0 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 8001e20:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e22:	4a1f      	ldr	r2, [pc, #124]	; (8001ea0 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 8001e24:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001e28:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if ((vos == PWR_REGULATOR_VOLTAGE_SCALE0) || (vos == PWR_REGULATOR_VOLTAGE_SCALE1))
 8001e2a:	693b      	ldr	r3, [r7, #16]
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d003      	beq.n	8001e38 <RCC_SetFlashLatencyFromMSIRange+0x58>
 8001e30:	693b      	ldr	r3, [r7, #16]
 8001e32:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001e36:	d10b      	bne.n	8001e50 <RCC_SetFlashLatencyFromMSIRange+0x70>
  {
    if (msirange > RCC_MSIRANGE_8)
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	2b80      	cmp	r3, #128	; 0x80
 8001e3c:	d919      	bls.n	8001e72 <RCC_SetFlashLatencyFromMSIRange+0x92>
    {
      /* MSI > 16Mhz */
      if (msirange > RCC_MSIRANGE_10)
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	2ba0      	cmp	r3, #160	; 0xa0
 8001e42:	d902      	bls.n	8001e4a <RCC_SetFlashLatencyFromMSIRange+0x6a>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001e44:	2302      	movs	r3, #2
 8001e46:	617b      	str	r3, [r7, #20]
    if (msirange > RCC_MSIRANGE_8)
 8001e48:	e013      	b.n	8001e72 <RCC_SetFlashLatencyFromMSIRange+0x92>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001e4a:	2301      	movs	r3, #1
 8001e4c:	617b      	str	r3, [r7, #20]
    if (msirange > RCC_MSIRANGE_8)
 8001e4e:	e010      	b.n	8001e72 <RCC_SetFlashLatencyFromMSIRange+0x92>
    }
    /* else MSI <= 16Mhz default FLASH_LATENCY_0 0WS */
  }
  else
  {
    if (msirange > RCC_MSIRANGE_8)
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	2b80      	cmp	r3, #128	; 0x80
 8001e54:	d902      	bls.n	8001e5c <RCC_SetFlashLatencyFromMSIRange+0x7c>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8001e56:	2303      	movs	r3, #3
 8001e58:	617b      	str	r3, [r7, #20]
 8001e5a:	e00a      	b.n	8001e72 <RCC_SetFlashLatencyFromMSIRange+0x92>
    }
    else
    {
      if (msirange == RCC_MSIRANGE_8)
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	2b80      	cmp	r3, #128	; 0x80
 8001e60:	d102      	bne.n	8001e68 <RCC_SetFlashLatencyFromMSIRange+0x88>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001e62:	2302      	movs	r3, #2
 8001e64:	617b      	str	r3, [r7, #20]
 8001e66:	e004      	b.n	8001e72 <RCC_SetFlashLatencyFromMSIRange+0x92>
      }
      else if (msirange == RCC_MSIRANGE_7)
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	2b70      	cmp	r3, #112	; 0x70
 8001e6c:	d101      	bne.n	8001e72 <RCC_SetFlashLatencyFromMSIRange+0x92>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001e6e:	2301      	movs	r3, #1
 8001e70:	617b      	str	r3, [r7, #20]
        /* MSI < 8Mhz default FLASH_LATENCY_0 0WS */
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8001e72:	4b0c      	ldr	r3, [pc, #48]	; (8001ea4 <RCC_SetFlashLatencyFromMSIRange+0xc4>)
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	f023 020f 	bic.w	r2, r3, #15
 8001e7a:	490a      	ldr	r1, [pc, #40]	; (8001ea4 <RCC_SetFlashLatencyFromMSIRange+0xc4>)
 8001e7c:	697b      	ldr	r3, [r7, #20]
 8001e7e:	4313      	orrs	r3, r2
 8001e80:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if ((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 8001e82:	4b08      	ldr	r3, [pc, #32]	; (8001ea4 <RCC_SetFlashLatencyFromMSIRange+0xc4>)
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	f003 030f 	and.w	r3, r3, #15
 8001e8a:	697a      	ldr	r2, [r7, #20]
 8001e8c:	429a      	cmp	r2, r3
 8001e8e:	d001      	beq.n	8001e94 <RCC_SetFlashLatencyFromMSIRange+0xb4>
  {
    return HAL_ERROR;
 8001e90:	2301      	movs	r3, #1
 8001e92:	e000      	b.n	8001e96 <RCC_SetFlashLatencyFromMSIRange+0xb6>
  }

  return HAL_OK;
 8001e94:	2300      	movs	r3, #0
}
 8001e96:	4618      	mov	r0, r3
 8001e98:	3718      	adds	r7, #24
 8001e9a:	46bd      	mov	sp, r7
 8001e9c:	bd80      	pop	{r7, pc}
 8001e9e:	bf00      	nop
 8001ea0:	40021000 	.word	0x40021000
 8001ea4:	40022000 	.word	0x40022000

08001ea8 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8001ea8:	b480      	push	{r7}
 8001eaa:	b087      	sub	sp, #28
 8001eac:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;    /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001eae:	4b31      	ldr	r3, [pc, #196]	; (8001f74 <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 8001eb0:	68db      	ldr	r3, [r3, #12]
 8001eb2:	f003 0303 	and.w	r3, r3, #3
 8001eb6:	60fb      	str	r3, [r7, #12]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001eb8:	4b2e      	ldr	r3, [pc, #184]	; (8001f74 <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 8001eba:	68db      	ldr	r3, [r3, #12]
 8001ebc:	091b      	lsrs	r3, r3, #4
 8001ebe:	f003 030f 	and.w	r3, r3, #15
 8001ec2:	3301      	adds	r3, #1
 8001ec4:	60bb      	str	r3, [r7, #8]

  switch (pllsource)
 8001ec6:	68fb      	ldr	r3, [r7, #12]
 8001ec8:	2b03      	cmp	r3, #3
 8001eca:	d015      	beq.n	8001ef8 <RCC_GetSysClockFreqFromPLLSource+0x50>
 8001ecc:	68fb      	ldr	r3, [r7, #12]
 8001ece:	2b03      	cmp	r3, #3
 8001ed0:	d839      	bhi.n	8001f46 <RCC_GetSysClockFreqFromPLLSource+0x9e>
 8001ed2:	68fb      	ldr	r3, [r7, #12]
 8001ed4:	2b01      	cmp	r3, #1
 8001ed6:	d01c      	beq.n	8001f12 <RCC_GetSysClockFreqFromPLLSource+0x6a>
 8001ed8:	68fb      	ldr	r3, [r7, #12]
 8001eda:	2b02      	cmp	r3, #2
 8001edc:	d133      	bne.n	8001f46 <RCC_GetSysClockFreqFromPLLSource+0x9e>
  {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001ede:	4a26      	ldr	r2, [pc, #152]	; (8001f78 <RCC_GetSysClockFreqFromPLLSource+0xd0>)
 8001ee0:	68bb      	ldr	r3, [r7, #8]
 8001ee2:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ee6:	4a23      	ldr	r2, [pc, #140]	; (8001f74 <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 8001ee8:	68d2      	ldr	r2, [r2, #12]
 8001eea:	0a12      	lsrs	r2, r2, #8
 8001eec:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8001ef0:	fb02 f303 	mul.w	r3, r2, r3
 8001ef4:	613b      	str	r3, [r7, #16]
      break;
 8001ef6:	e029      	b.n	8001f4c <RCC_GetSysClockFreqFromPLLSource+0xa4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001ef8:	4a1f      	ldr	r2, [pc, #124]	; (8001f78 <RCC_GetSysClockFreqFromPLLSource+0xd0>)
 8001efa:	68bb      	ldr	r3, [r7, #8]
 8001efc:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f00:	4a1c      	ldr	r2, [pc, #112]	; (8001f74 <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 8001f02:	68d2      	ldr	r2, [r2, #12]
 8001f04:	0a12      	lsrs	r2, r2, #8
 8001f06:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8001f0a:	fb02 f303 	mul.w	r3, r2, r3
 8001f0e:	613b      	str	r3, [r7, #16]
      break;
 8001f10:	e01c      	b.n	8001f4c <RCC_GetSysClockFreqFromPLLSource+0xa4>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      /* Get MSI range source */
      if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001f12:	4b18      	ldr	r3, [pc, #96]	; (8001f74 <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	f003 0308 	and.w	r3, r3, #8
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d107      	bne.n	8001f2e <RCC_GetSysClockFreqFromPLLSource+0x86>
      { /* MSISRANGE from RCC_CSR applies */
        msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001f1e:	4b15      	ldr	r3, [pc, #84]	; (8001f74 <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 8001f20:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001f24:	0a1b      	lsrs	r3, r3, #8
 8001f26:	f003 030f 	and.w	r3, r3, #15
 8001f2a:	617b      	str	r3, [r7, #20]
 8001f2c:	e005      	b.n	8001f3a <RCC_GetSysClockFreqFromPLLSource+0x92>
      }
      else
      { /* MSIRANGE from RCC_CR applies */
        msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001f2e:	4b11      	ldr	r3, [pc, #68]	; (8001f74 <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	091b      	lsrs	r3, r3, #4
 8001f34:	f003 030f 	and.w	r3, r3, #15
 8001f38:	617b      	str	r3, [r7, #20]
      }
        /*MSI frequency range in HZ*/
        pllvco = MSIRangeTable[msirange];
 8001f3a:	4a10      	ldr	r2, [pc, #64]	; (8001f7c <RCC_GetSysClockFreqFromPLLSource+0xd4>)
 8001f3c:	697b      	ldr	r3, [r7, #20]
 8001f3e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f42:	613b      	str	r3, [r7, #16]
        break;
 8001f44:	e002      	b.n	8001f4c <RCC_GetSysClockFreqFromPLLSource+0xa4>
    default:
      /* unexpected */
      pllvco = 0;
 8001f46:	2300      	movs	r3, #0
 8001f48:	613b      	str	r3, [r7, #16]
      break;
 8001f4a:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U) * 2U;
 8001f4c:	4b09      	ldr	r3, [pc, #36]	; (8001f74 <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 8001f4e:	68db      	ldr	r3, [r3, #12]
 8001f50:	0e5b      	lsrs	r3, r3, #25
 8001f52:	f003 0303 	and.w	r3, r3, #3
 8001f56:	3301      	adds	r3, #1
 8001f58:	005b      	lsls	r3, r3, #1
 8001f5a:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8001f5c:	693a      	ldr	r2, [r7, #16]
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f64:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 8001f66:	683b      	ldr	r3, [r7, #0]
}
 8001f68:	4618      	mov	r0, r3
 8001f6a:	371c      	adds	r7, #28
 8001f6c:	46bd      	mov	sp, r7
 8001f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f72:	4770      	bx	lr
 8001f74:	40021000 	.word	0x40021000
 8001f78:	00f42400 	.word	0x00f42400
 8001f7c:	08002f64 	.word	0x08002f64

08001f80 <std>:
 8001f80:	2300      	movs	r3, #0
 8001f82:	b510      	push	{r4, lr}
 8001f84:	4604      	mov	r4, r0
 8001f86:	6083      	str	r3, [r0, #8]
 8001f88:	8181      	strh	r1, [r0, #12]
 8001f8a:	4619      	mov	r1, r3
 8001f8c:	6643      	str	r3, [r0, #100]	; 0x64
 8001f8e:	81c2      	strh	r2, [r0, #14]
 8001f90:	2208      	movs	r2, #8
 8001f92:	6183      	str	r3, [r0, #24]
 8001f94:	e9c0 3300 	strd	r3, r3, [r0]
 8001f98:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8001f9c:	305c      	adds	r0, #92	; 0x5c
 8001f9e:	f000 f8cb 	bl	8002138 <memset>
 8001fa2:	4b0d      	ldr	r3, [pc, #52]	; (8001fd8 <std+0x58>)
 8001fa4:	6224      	str	r4, [r4, #32]
 8001fa6:	6263      	str	r3, [r4, #36]	; 0x24
 8001fa8:	4b0c      	ldr	r3, [pc, #48]	; (8001fdc <std+0x5c>)
 8001faa:	62a3      	str	r3, [r4, #40]	; 0x28
 8001fac:	4b0c      	ldr	r3, [pc, #48]	; (8001fe0 <std+0x60>)
 8001fae:	62e3      	str	r3, [r4, #44]	; 0x2c
 8001fb0:	4b0c      	ldr	r3, [pc, #48]	; (8001fe4 <std+0x64>)
 8001fb2:	6323      	str	r3, [r4, #48]	; 0x30
 8001fb4:	4b0c      	ldr	r3, [pc, #48]	; (8001fe8 <std+0x68>)
 8001fb6:	429c      	cmp	r4, r3
 8001fb8:	d006      	beq.n	8001fc8 <std+0x48>
 8001fba:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8001fbe:	4294      	cmp	r4, r2
 8001fc0:	d002      	beq.n	8001fc8 <std+0x48>
 8001fc2:	33d0      	adds	r3, #208	; 0xd0
 8001fc4:	429c      	cmp	r4, r3
 8001fc6:	d105      	bne.n	8001fd4 <std+0x54>
 8001fc8:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8001fcc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001fd0:	f000 b8e4 	b.w	800219c <__retarget_lock_init_recursive>
 8001fd4:	bd10      	pop	{r4, pc}
 8001fd6:	bf00      	nop
 8001fd8:	080029fd 	.word	0x080029fd
 8001fdc:	08002a1f 	.word	0x08002a1f
 8001fe0:	08002a57 	.word	0x08002a57
 8001fe4:	08002a7b 	.word	0x08002a7b
 8001fe8:	200000cc 	.word	0x200000cc

08001fec <stdio_exit_handler>:
 8001fec:	4a02      	ldr	r2, [pc, #8]	; (8001ff8 <stdio_exit_handler+0xc>)
 8001fee:	4903      	ldr	r1, [pc, #12]	; (8001ffc <stdio_exit_handler+0x10>)
 8001ff0:	4803      	ldr	r0, [pc, #12]	; (8002000 <stdio_exit_handler+0x14>)
 8001ff2:	f000 b869 	b.w	80020c8 <_fwalk_sglue>
 8001ff6:	bf00      	nop
 8001ff8:	2000004c 	.word	0x2000004c
 8001ffc:	08002995 	.word	0x08002995
 8002000:	20000058 	.word	0x20000058

08002004 <cleanup_stdio>:
 8002004:	6841      	ldr	r1, [r0, #4]
 8002006:	4b0c      	ldr	r3, [pc, #48]	; (8002038 <cleanup_stdio+0x34>)
 8002008:	4299      	cmp	r1, r3
 800200a:	b510      	push	{r4, lr}
 800200c:	4604      	mov	r4, r0
 800200e:	d001      	beq.n	8002014 <cleanup_stdio+0x10>
 8002010:	f000 fcc0 	bl	8002994 <_fflush_r>
 8002014:	68a1      	ldr	r1, [r4, #8]
 8002016:	4b09      	ldr	r3, [pc, #36]	; (800203c <cleanup_stdio+0x38>)
 8002018:	4299      	cmp	r1, r3
 800201a:	d002      	beq.n	8002022 <cleanup_stdio+0x1e>
 800201c:	4620      	mov	r0, r4
 800201e:	f000 fcb9 	bl	8002994 <_fflush_r>
 8002022:	68e1      	ldr	r1, [r4, #12]
 8002024:	4b06      	ldr	r3, [pc, #24]	; (8002040 <cleanup_stdio+0x3c>)
 8002026:	4299      	cmp	r1, r3
 8002028:	d004      	beq.n	8002034 <cleanup_stdio+0x30>
 800202a:	4620      	mov	r0, r4
 800202c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002030:	f000 bcb0 	b.w	8002994 <_fflush_r>
 8002034:	bd10      	pop	{r4, pc}
 8002036:	bf00      	nop
 8002038:	200000cc 	.word	0x200000cc
 800203c:	20000134 	.word	0x20000134
 8002040:	2000019c 	.word	0x2000019c

08002044 <global_stdio_init.part.0>:
 8002044:	b510      	push	{r4, lr}
 8002046:	4b0b      	ldr	r3, [pc, #44]	; (8002074 <global_stdio_init.part.0+0x30>)
 8002048:	2104      	movs	r1, #4
 800204a:	4c0b      	ldr	r4, [pc, #44]	; (8002078 <global_stdio_init.part.0+0x34>)
 800204c:	4a0b      	ldr	r2, [pc, #44]	; (800207c <global_stdio_init.part.0+0x38>)
 800204e:	4620      	mov	r0, r4
 8002050:	601a      	str	r2, [r3, #0]
 8002052:	2200      	movs	r2, #0
 8002054:	f7ff ff94 	bl	8001f80 <std>
 8002058:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800205c:	2201      	movs	r2, #1
 800205e:	2109      	movs	r1, #9
 8002060:	f7ff ff8e 	bl	8001f80 <std>
 8002064:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8002068:	2202      	movs	r2, #2
 800206a:	2112      	movs	r1, #18
 800206c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002070:	f7ff bf86 	b.w	8001f80 <std>
 8002074:	20000204 	.word	0x20000204
 8002078:	200000cc 	.word	0x200000cc
 800207c:	08001fed 	.word	0x08001fed

08002080 <__sfp_lock_acquire>:
 8002080:	4801      	ldr	r0, [pc, #4]	; (8002088 <__sfp_lock_acquire+0x8>)
 8002082:	f000 b88c 	b.w	800219e <__retarget_lock_acquire_recursive>
 8002086:	bf00      	nop
 8002088:	20000209 	.word	0x20000209

0800208c <__sfp_lock_release>:
 800208c:	4801      	ldr	r0, [pc, #4]	; (8002094 <__sfp_lock_release+0x8>)
 800208e:	f000 b887 	b.w	80021a0 <__retarget_lock_release_recursive>
 8002092:	bf00      	nop
 8002094:	20000209 	.word	0x20000209

08002098 <__sinit>:
 8002098:	b510      	push	{r4, lr}
 800209a:	4604      	mov	r4, r0
 800209c:	f7ff fff0 	bl	8002080 <__sfp_lock_acquire>
 80020a0:	6a23      	ldr	r3, [r4, #32]
 80020a2:	b11b      	cbz	r3, 80020ac <__sinit+0x14>
 80020a4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80020a8:	f7ff bff0 	b.w	800208c <__sfp_lock_release>
 80020ac:	4b04      	ldr	r3, [pc, #16]	; (80020c0 <__sinit+0x28>)
 80020ae:	6223      	str	r3, [r4, #32]
 80020b0:	4b04      	ldr	r3, [pc, #16]	; (80020c4 <__sinit+0x2c>)
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d1f5      	bne.n	80020a4 <__sinit+0xc>
 80020b8:	f7ff ffc4 	bl	8002044 <global_stdio_init.part.0>
 80020bc:	e7f2      	b.n	80020a4 <__sinit+0xc>
 80020be:	bf00      	nop
 80020c0:	08002005 	.word	0x08002005
 80020c4:	20000204 	.word	0x20000204

080020c8 <_fwalk_sglue>:
 80020c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80020cc:	4607      	mov	r7, r0
 80020ce:	4688      	mov	r8, r1
 80020d0:	4614      	mov	r4, r2
 80020d2:	2600      	movs	r6, #0
 80020d4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80020d8:	f1b9 0901 	subs.w	r9, r9, #1
 80020dc:	d505      	bpl.n	80020ea <_fwalk_sglue+0x22>
 80020de:	6824      	ldr	r4, [r4, #0]
 80020e0:	2c00      	cmp	r4, #0
 80020e2:	d1f7      	bne.n	80020d4 <_fwalk_sglue+0xc>
 80020e4:	4630      	mov	r0, r6
 80020e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80020ea:	89ab      	ldrh	r3, [r5, #12]
 80020ec:	2b01      	cmp	r3, #1
 80020ee:	d907      	bls.n	8002100 <_fwalk_sglue+0x38>
 80020f0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80020f4:	3301      	adds	r3, #1
 80020f6:	d003      	beq.n	8002100 <_fwalk_sglue+0x38>
 80020f8:	4629      	mov	r1, r5
 80020fa:	4638      	mov	r0, r7
 80020fc:	47c0      	blx	r8
 80020fe:	4306      	orrs	r6, r0
 8002100:	3568      	adds	r5, #104	; 0x68
 8002102:	e7e9      	b.n	80020d8 <_fwalk_sglue+0x10>

08002104 <iprintf>:
 8002104:	b40f      	push	{r0, r1, r2, r3}
 8002106:	b507      	push	{r0, r1, r2, lr}
 8002108:	4906      	ldr	r1, [pc, #24]	; (8002124 <iprintf+0x20>)
 800210a:	ab04      	add	r3, sp, #16
 800210c:	6808      	ldr	r0, [r1, #0]
 800210e:	f853 2b04 	ldr.w	r2, [r3], #4
 8002112:	6881      	ldr	r1, [r0, #8]
 8002114:	9301      	str	r3, [sp, #4]
 8002116:	f000 f86d 	bl	80021f4 <_vfiprintf_r>
 800211a:	b003      	add	sp, #12
 800211c:	f85d eb04 	ldr.w	lr, [sp], #4
 8002120:	b004      	add	sp, #16
 8002122:	4770      	bx	lr
 8002124:	200000a4 	.word	0x200000a4

08002128 <putchar>:
 8002128:	4b02      	ldr	r3, [pc, #8]	; (8002134 <putchar+0xc>)
 800212a:	4601      	mov	r1, r0
 800212c:	6818      	ldr	r0, [r3, #0]
 800212e:	6882      	ldr	r2, [r0, #8]
 8002130:	f000 bd9d 	b.w	8002c6e <_putc_r>
 8002134:	200000a4 	.word	0x200000a4

08002138 <memset>:
 8002138:	4402      	add	r2, r0
 800213a:	4603      	mov	r3, r0
 800213c:	4293      	cmp	r3, r2
 800213e:	d100      	bne.n	8002142 <memset+0xa>
 8002140:	4770      	bx	lr
 8002142:	f803 1b01 	strb.w	r1, [r3], #1
 8002146:	e7f9      	b.n	800213c <memset+0x4>

08002148 <__errno>:
 8002148:	4b01      	ldr	r3, [pc, #4]	; (8002150 <__errno+0x8>)
 800214a:	6818      	ldr	r0, [r3, #0]
 800214c:	4770      	bx	lr
 800214e:	bf00      	nop
 8002150:	200000a4 	.word	0x200000a4

08002154 <__libc_init_array>:
 8002154:	b570      	push	{r4, r5, r6, lr}
 8002156:	4d0d      	ldr	r5, [pc, #52]	; (800218c <__libc_init_array+0x38>)
 8002158:	2600      	movs	r6, #0
 800215a:	4c0d      	ldr	r4, [pc, #52]	; (8002190 <__libc_init_array+0x3c>)
 800215c:	1b64      	subs	r4, r4, r5
 800215e:	10a4      	asrs	r4, r4, #2
 8002160:	42a6      	cmp	r6, r4
 8002162:	d109      	bne.n	8002178 <__libc_init_array+0x24>
 8002164:	4d0b      	ldr	r5, [pc, #44]	; (8002194 <__libc_init_array+0x40>)
 8002166:	2600      	movs	r6, #0
 8002168:	4c0b      	ldr	r4, [pc, #44]	; (8002198 <__libc_init_array+0x44>)
 800216a:	f000 fe87 	bl	8002e7c <_init>
 800216e:	1b64      	subs	r4, r4, r5
 8002170:	10a4      	asrs	r4, r4, #2
 8002172:	42a6      	cmp	r6, r4
 8002174:	d105      	bne.n	8002182 <__libc_init_array+0x2e>
 8002176:	bd70      	pop	{r4, r5, r6, pc}
 8002178:	f855 3b04 	ldr.w	r3, [r5], #4
 800217c:	3601      	adds	r6, #1
 800217e:	4798      	blx	r3
 8002180:	e7ee      	b.n	8002160 <__libc_init_array+0xc>
 8002182:	f855 3b04 	ldr.w	r3, [r5], #4
 8002186:	3601      	adds	r6, #1
 8002188:	4798      	blx	r3
 800218a:	e7f2      	b.n	8002172 <__libc_init_array+0x1e>
 800218c:	08002fd8 	.word	0x08002fd8
 8002190:	08002fd8 	.word	0x08002fd8
 8002194:	08002fd8 	.word	0x08002fd8
 8002198:	08002fdc 	.word	0x08002fdc

0800219c <__retarget_lock_init_recursive>:
 800219c:	4770      	bx	lr

0800219e <__retarget_lock_acquire_recursive>:
 800219e:	4770      	bx	lr

080021a0 <__retarget_lock_release_recursive>:
 80021a0:	4770      	bx	lr

080021a2 <__sfputc_r>:
 80021a2:	6893      	ldr	r3, [r2, #8]
 80021a4:	3b01      	subs	r3, #1
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	6093      	str	r3, [r2, #8]
 80021aa:	b410      	push	{r4}
 80021ac:	da08      	bge.n	80021c0 <__sfputc_r+0x1e>
 80021ae:	6994      	ldr	r4, [r2, #24]
 80021b0:	42a3      	cmp	r3, r4
 80021b2:	db01      	blt.n	80021b8 <__sfputc_r+0x16>
 80021b4:	290a      	cmp	r1, #10
 80021b6:	d103      	bne.n	80021c0 <__sfputc_r+0x1e>
 80021b8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80021bc:	f000 bc61 	b.w	8002a82 <__swbuf_r>
 80021c0:	6813      	ldr	r3, [r2, #0]
 80021c2:	1c58      	adds	r0, r3, #1
 80021c4:	6010      	str	r0, [r2, #0]
 80021c6:	4608      	mov	r0, r1
 80021c8:	7019      	strb	r1, [r3, #0]
 80021ca:	f85d 4b04 	ldr.w	r4, [sp], #4
 80021ce:	4770      	bx	lr

080021d0 <__sfputs_r>:
 80021d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80021d2:	4606      	mov	r6, r0
 80021d4:	460f      	mov	r7, r1
 80021d6:	4614      	mov	r4, r2
 80021d8:	18d5      	adds	r5, r2, r3
 80021da:	42ac      	cmp	r4, r5
 80021dc:	d101      	bne.n	80021e2 <__sfputs_r+0x12>
 80021de:	2000      	movs	r0, #0
 80021e0:	e007      	b.n	80021f2 <__sfputs_r+0x22>
 80021e2:	463a      	mov	r2, r7
 80021e4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80021e8:	4630      	mov	r0, r6
 80021ea:	f7ff ffda 	bl	80021a2 <__sfputc_r>
 80021ee:	1c43      	adds	r3, r0, #1
 80021f0:	d1f3      	bne.n	80021da <__sfputs_r+0xa>
 80021f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080021f4 <_vfiprintf_r>:
 80021f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80021f8:	460d      	mov	r5, r1
 80021fa:	b09d      	sub	sp, #116	; 0x74
 80021fc:	4614      	mov	r4, r2
 80021fe:	4698      	mov	r8, r3
 8002200:	4606      	mov	r6, r0
 8002202:	b118      	cbz	r0, 800220c <_vfiprintf_r+0x18>
 8002204:	6a03      	ldr	r3, [r0, #32]
 8002206:	b90b      	cbnz	r3, 800220c <_vfiprintf_r+0x18>
 8002208:	f7ff ff46 	bl	8002098 <__sinit>
 800220c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800220e:	07d9      	lsls	r1, r3, #31
 8002210:	d405      	bmi.n	800221e <_vfiprintf_r+0x2a>
 8002212:	89ab      	ldrh	r3, [r5, #12]
 8002214:	059a      	lsls	r2, r3, #22
 8002216:	d402      	bmi.n	800221e <_vfiprintf_r+0x2a>
 8002218:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800221a:	f7ff ffc0 	bl	800219e <__retarget_lock_acquire_recursive>
 800221e:	89ab      	ldrh	r3, [r5, #12]
 8002220:	071b      	lsls	r3, r3, #28
 8002222:	d501      	bpl.n	8002228 <_vfiprintf_r+0x34>
 8002224:	692b      	ldr	r3, [r5, #16]
 8002226:	b99b      	cbnz	r3, 8002250 <_vfiprintf_r+0x5c>
 8002228:	4629      	mov	r1, r5
 800222a:	4630      	mov	r0, r6
 800222c:	f000 fc66 	bl	8002afc <__swsetup_r>
 8002230:	b170      	cbz	r0, 8002250 <_vfiprintf_r+0x5c>
 8002232:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8002234:	07dc      	lsls	r4, r3, #31
 8002236:	d504      	bpl.n	8002242 <_vfiprintf_r+0x4e>
 8002238:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800223c:	b01d      	add	sp, #116	; 0x74
 800223e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002242:	89ab      	ldrh	r3, [r5, #12]
 8002244:	0598      	lsls	r0, r3, #22
 8002246:	d4f7      	bmi.n	8002238 <_vfiprintf_r+0x44>
 8002248:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800224a:	f7ff ffa9 	bl	80021a0 <__retarget_lock_release_recursive>
 800224e:	e7f3      	b.n	8002238 <_vfiprintf_r+0x44>
 8002250:	2300      	movs	r3, #0
 8002252:	f8cd 800c 	str.w	r8, [sp, #12]
 8002256:	f04f 0901 	mov.w	r9, #1
 800225a:	f8df 81b8 	ldr.w	r8, [pc, #440]	; 8002414 <_vfiprintf_r+0x220>
 800225e:	9309      	str	r3, [sp, #36]	; 0x24
 8002260:	2320      	movs	r3, #32
 8002262:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002266:	2330      	movs	r3, #48	; 0x30
 8002268:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800226c:	4623      	mov	r3, r4
 800226e:	469a      	mov	sl, r3
 8002270:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002274:	b10a      	cbz	r2, 800227a <_vfiprintf_r+0x86>
 8002276:	2a25      	cmp	r2, #37	; 0x25
 8002278:	d1f9      	bne.n	800226e <_vfiprintf_r+0x7a>
 800227a:	ebba 0b04 	subs.w	fp, sl, r4
 800227e:	d00b      	beq.n	8002298 <_vfiprintf_r+0xa4>
 8002280:	465b      	mov	r3, fp
 8002282:	4622      	mov	r2, r4
 8002284:	4629      	mov	r1, r5
 8002286:	4630      	mov	r0, r6
 8002288:	f7ff ffa2 	bl	80021d0 <__sfputs_r>
 800228c:	3001      	adds	r0, #1
 800228e:	f000 80a9 	beq.w	80023e4 <_vfiprintf_r+0x1f0>
 8002292:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8002294:	445a      	add	r2, fp
 8002296:	9209      	str	r2, [sp, #36]	; 0x24
 8002298:	f89a 3000 	ldrb.w	r3, [sl]
 800229c:	2b00      	cmp	r3, #0
 800229e:	f000 80a1 	beq.w	80023e4 <_vfiprintf_r+0x1f0>
 80022a2:	2300      	movs	r3, #0
 80022a4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80022a8:	f10a 0a01 	add.w	sl, sl, #1
 80022ac:	9304      	str	r3, [sp, #16]
 80022ae:	9307      	str	r3, [sp, #28]
 80022b0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80022b4:	931a      	str	r3, [sp, #104]	; 0x68
 80022b6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80022ba:	4654      	mov	r4, sl
 80022bc:	2205      	movs	r2, #5
 80022be:	4855      	ldr	r0, [pc, #340]	; (8002414 <_vfiprintf_r+0x220>)
 80022c0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80022c4:	f000 fd80 	bl	8002dc8 <memchr>
 80022c8:	9a04      	ldr	r2, [sp, #16]
 80022ca:	b9d8      	cbnz	r0, 8002304 <_vfiprintf_r+0x110>
 80022cc:	06d1      	lsls	r1, r2, #27
 80022ce:	bf44      	itt	mi
 80022d0:	2320      	movmi	r3, #32
 80022d2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80022d6:	0713      	lsls	r3, r2, #28
 80022d8:	bf44      	itt	mi
 80022da:	232b      	movmi	r3, #43	; 0x2b
 80022dc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80022e0:	f89a 3000 	ldrb.w	r3, [sl]
 80022e4:	2b2a      	cmp	r3, #42	; 0x2a
 80022e6:	d015      	beq.n	8002314 <_vfiprintf_r+0x120>
 80022e8:	9a07      	ldr	r2, [sp, #28]
 80022ea:	4654      	mov	r4, sl
 80022ec:	2000      	movs	r0, #0
 80022ee:	f04f 0c0a 	mov.w	ip, #10
 80022f2:	4621      	mov	r1, r4
 80022f4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80022f8:	3b30      	subs	r3, #48	; 0x30
 80022fa:	2b09      	cmp	r3, #9
 80022fc:	d94d      	bls.n	800239a <_vfiprintf_r+0x1a6>
 80022fe:	b1b0      	cbz	r0, 800232e <_vfiprintf_r+0x13a>
 8002300:	9207      	str	r2, [sp, #28]
 8002302:	e014      	b.n	800232e <_vfiprintf_r+0x13a>
 8002304:	eba0 0308 	sub.w	r3, r0, r8
 8002308:	46a2      	mov	sl, r4
 800230a:	fa09 f303 	lsl.w	r3, r9, r3
 800230e:	4313      	orrs	r3, r2
 8002310:	9304      	str	r3, [sp, #16]
 8002312:	e7d2      	b.n	80022ba <_vfiprintf_r+0xc6>
 8002314:	9b03      	ldr	r3, [sp, #12]
 8002316:	1d19      	adds	r1, r3, #4
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	2b00      	cmp	r3, #0
 800231c:	9103      	str	r1, [sp, #12]
 800231e:	bfbb      	ittet	lt
 8002320:	425b      	neglt	r3, r3
 8002322:	f042 0202 	orrlt.w	r2, r2, #2
 8002326:	9307      	strge	r3, [sp, #28]
 8002328:	9307      	strlt	r3, [sp, #28]
 800232a:	bfb8      	it	lt
 800232c:	9204      	strlt	r2, [sp, #16]
 800232e:	7823      	ldrb	r3, [r4, #0]
 8002330:	2b2e      	cmp	r3, #46	; 0x2e
 8002332:	d10c      	bne.n	800234e <_vfiprintf_r+0x15a>
 8002334:	7863      	ldrb	r3, [r4, #1]
 8002336:	2b2a      	cmp	r3, #42	; 0x2a
 8002338:	d134      	bne.n	80023a4 <_vfiprintf_r+0x1b0>
 800233a:	9b03      	ldr	r3, [sp, #12]
 800233c:	3402      	adds	r4, #2
 800233e:	1d1a      	adds	r2, r3, #4
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	2b00      	cmp	r3, #0
 8002344:	9203      	str	r2, [sp, #12]
 8002346:	bfb8      	it	lt
 8002348:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800234c:	9305      	str	r3, [sp, #20]
 800234e:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8002424 <_vfiprintf_r+0x230>
 8002352:	2203      	movs	r2, #3
 8002354:	7821      	ldrb	r1, [r4, #0]
 8002356:	4650      	mov	r0, sl
 8002358:	f000 fd36 	bl	8002dc8 <memchr>
 800235c:	b138      	cbz	r0, 800236e <_vfiprintf_r+0x17a>
 800235e:	eba0 000a 	sub.w	r0, r0, sl
 8002362:	2240      	movs	r2, #64	; 0x40
 8002364:	9b04      	ldr	r3, [sp, #16]
 8002366:	3401      	adds	r4, #1
 8002368:	4082      	lsls	r2, r0
 800236a:	4313      	orrs	r3, r2
 800236c:	9304      	str	r3, [sp, #16]
 800236e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002372:	2206      	movs	r2, #6
 8002374:	4828      	ldr	r0, [pc, #160]	; (8002418 <_vfiprintf_r+0x224>)
 8002376:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800237a:	f000 fd25 	bl	8002dc8 <memchr>
 800237e:	2800      	cmp	r0, #0
 8002380:	d03f      	beq.n	8002402 <_vfiprintf_r+0x20e>
 8002382:	4b26      	ldr	r3, [pc, #152]	; (800241c <_vfiprintf_r+0x228>)
 8002384:	bb1b      	cbnz	r3, 80023ce <_vfiprintf_r+0x1da>
 8002386:	9b03      	ldr	r3, [sp, #12]
 8002388:	3307      	adds	r3, #7
 800238a:	f023 0307 	bic.w	r3, r3, #7
 800238e:	3308      	adds	r3, #8
 8002390:	9303      	str	r3, [sp, #12]
 8002392:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002394:	443b      	add	r3, r7
 8002396:	9309      	str	r3, [sp, #36]	; 0x24
 8002398:	e768      	b.n	800226c <_vfiprintf_r+0x78>
 800239a:	fb0c 3202 	mla	r2, ip, r2, r3
 800239e:	460c      	mov	r4, r1
 80023a0:	2001      	movs	r0, #1
 80023a2:	e7a6      	b.n	80022f2 <_vfiprintf_r+0xfe>
 80023a4:	2300      	movs	r3, #0
 80023a6:	3401      	adds	r4, #1
 80023a8:	f04f 0c0a 	mov.w	ip, #10
 80023ac:	4619      	mov	r1, r3
 80023ae:	9305      	str	r3, [sp, #20]
 80023b0:	4620      	mov	r0, r4
 80023b2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80023b6:	3a30      	subs	r2, #48	; 0x30
 80023b8:	2a09      	cmp	r2, #9
 80023ba:	d903      	bls.n	80023c4 <_vfiprintf_r+0x1d0>
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d0c6      	beq.n	800234e <_vfiprintf_r+0x15a>
 80023c0:	9105      	str	r1, [sp, #20]
 80023c2:	e7c4      	b.n	800234e <_vfiprintf_r+0x15a>
 80023c4:	fb0c 2101 	mla	r1, ip, r1, r2
 80023c8:	4604      	mov	r4, r0
 80023ca:	2301      	movs	r3, #1
 80023cc:	e7f0      	b.n	80023b0 <_vfiprintf_r+0x1bc>
 80023ce:	ab03      	add	r3, sp, #12
 80023d0:	462a      	mov	r2, r5
 80023d2:	a904      	add	r1, sp, #16
 80023d4:	4630      	mov	r0, r6
 80023d6:	9300      	str	r3, [sp, #0]
 80023d8:	4b11      	ldr	r3, [pc, #68]	; (8002420 <_vfiprintf_r+0x22c>)
 80023da:	f3af 8000 	nop.w
 80023de:	4607      	mov	r7, r0
 80023e0:	1c78      	adds	r0, r7, #1
 80023e2:	d1d6      	bne.n	8002392 <_vfiprintf_r+0x19e>
 80023e4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80023e6:	07d9      	lsls	r1, r3, #31
 80023e8:	d405      	bmi.n	80023f6 <_vfiprintf_r+0x202>
 80023ea:	89ab      	ldrh	r3, [r5, #12]
 80023ec:	059a      	lsls	r2, r3, #22
 80023ee:	d402      	bmi.n	80023f6 <_vfiprintf_r+0x202>
 80023f0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80023f2:	f7ff fed5 	bl	80021a0 <__retarget_lock_release_recursive>
 80023f6:	89ab      	ldrh	r3, [r5, #12]
 80023f8:	065b      	lsls	r3, r3, #25
 80023fa:	f53f af1d 	bmi.w	8002238 <_vfiprintf_r+0x44>
 80023fe:	9809      	ldr	r0, [sp, #36]	; 0x24
 8002400:	e71c      	b.n	800223c <_vfiprintf_r+0x48>
 8002402:	ab03      	add	r3, sp, #12
 8002404:	462a      	mov	r2, r5
 8002406:	a904      	add	r1, sp, #16
 8002408:	4630      	mov	r0, r6
 800240a:	9300      	str	r3, [sp, #0]
 800240c:	4b04      	ldr	r3, [pc, #16]	; (8002420 <_vfiprintf_r+0x22c>)
 800240e:	f000 f91d 	bl	800264c <_printf_i>
 8002412:	e7e4      	b.n	80023de <_vfiprintf_r+0x1ea>
 8002414:	08002fa4 	.word	0x08002fa4
 8002418:	08002fae 	.word	0x08002fae
 800241c:	00000000 	.word	0x00000000
 8002420:	080021d1 	.word	0x080021d1
 8002424:	08002faa 	.word	0x08002faa

08002428 <sbrk_aligned>:
 8002428:	b570      	push	{r4, r5, r6, lr}
 800242a:	4e0e      	ldr	r6, [pc, #56]	; (8002464 <sbrk_aligned+0x3c>)
 800242c:	460c      	mov	r4, r1
 800242e:	4605      	mov	r5, r0
 8002430:	6831      	ldr	r1, [r6, #0]
 8002432:	b911      	cbnz	r1, 800243a <sbrk_aligned+0x12>
 8002434:	f000 fca6 	bl	8002d84 <_sbrk_r>
 8002438:	6030      	str	r0, [r6, #0]
 800243a:	4621      	mov	r1, r4
 800243c:	4628      	mov	r0, r5
 800243e:	f000 fca1 	bl	8002d84 <_sbrk_r>
 8002442:	1c43      	adds	r3, r0, #1
 8002444:	d00a      	beq.n	800245c <sbrk_aligned+0x34>
 8002446:	1cc4      	adds	r4, r0, #3
 8002448:	f024 0403 	bic.w	r4, r4, #3
 800244c:	42a0      	cmp	r0, r4
 800244e:	d007      	beq.n	8002460 <sbrk_aligned+0x38>
 8002450:	1a21      	subs	r1, r4, r0
 8002452:	4628      	mov	r0, r5
 8002454:	f000 fc96 	bl	8002d84 <_sbrk_r>
 8002458:	3001      	adds	r0, #1
 800245a:	d101      	bne.n	8002460 <sbrk_aligned+0x38>
 800245c:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8002460:	4620      	mov	r0, r4
 8002462:	bd70      	pop	{r4, r5, r6, pc}
 8002464:	20000210 	.word	0x20000210

08002468 <_malloc_r>:
 8002468:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800246c:	1ccd      	adds	r5, r1, #3
 800246e:	4607      	mov	r7, r0
 8002470:	f025 0503 	bic.w	r5, r5, #3
 8002474:	3508      	adds	r5, #8
 8002476:	2d0c      	cmp	r5, #12
 8002478:	bf38      	it	cc
 800247a:	250c      	movcc	r5, #12
 800247c:	2d00      	cmp	r5, #0
 800247e:	db01      	blt.n	8002484 <_malloc_r+0x1c>
 8002480:	42a9      	cmp	r1, r5
 8002482:	d905      	bls.n	8002490 <_malloc_r+0x28>
 8002484:	230c      	movs	r3, #12
 8002486:	2600      	movs	r6, #0
 8002488:	603b      	str	r3, [r7, #0]
 800248a:	4630      	mov	r0, r6
 800248c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002490:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8002564 <_malloc_r+0xfc>
 8002494:	f000 faa6 	bl	80029e4 <__malloc_lock>
 8002498:	f8d8 3000 	ldr.w	r3, [r8]
 800249c:	461c      	mov	r4, r3
 800249e:	bb5c      	cbnz	r4, 80024f8 <_malloc_r+0x90>
 80024a0:	4629      	mov	r1, r5
 80024a2:	4638      	mov	r0, r7
 80024a4:	f7ff ffc0 	bl	8002428 <sbrk_aligned>
 80024a8:	1c43      	adds	r3, r0, #1
 80024aa:	4604      	mov	r4, r0
 80024ac:	d155      	bne.n	800255a <_malloc_r+0xf2>
 80024ae:	f8d8 4000 	ldr.w	r4, [r8]
 80024b2:	4626      	mov	r6, r4
 80024b4:	2e00      	cmp	r6, #0
 80024b6:	d145      	bne.n	8002544 <_malloc_r+0xdc>
 80024b8:	2c00      	cmp	r4, #0
 80024ba:	d048      	beq.n	800254e <_malloc_r+0xe6>
 80024bc:	6823      	ldr	r3, [r4, #0]
 80024be:	4631      	mov	r1, r6
 80024c0:	4638      	mov	r0, r7
 80024c2:	eb04 0903 	add.w	r9, r4, r3
 80024c6:	f000 fc5d 	bl	8002d84 <_sbrk_r>
 80024ca:	4581      	cmp	r9, r0
 80024cc:	d13f      	bne.n	800254e <_malloc_r+0xe6>
 80024ce:	6821      	ldr	r1, [r4, #0]
 80024d0:	4638      	mov	r0, r7
 80024d2:	1a6d      	subs	r5, r5, r1
 80024d4:	4629      	mov	r1, r5
 80024d6:	f7ff ffa7 	bl	8002428 <sbrk_aligned>
 80024da:	3001      	adds	r0, #1
 80024dc:	d037      	beq.n	800254e <_malloc_r+0xe6>
 80024de:	6823      	ldr	r3, [r4, #0]
 80024e0:	442b      	add	r3, r5
 80024e2:	6023      	str	r3, [r4, #0]
 80024e4:	f8d8 3000 	ldr.w	r3, [r8]
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	d038      	beq.n	800255e <_malloc_r+0xf6>
 80024ec:	685a      	ldr	r2, [r3, #4]
 80024ee:	42a2      	cmp	r2, r4
 80024f0:	d12b      	bne.n	800254a <_malloc_r+0xe2>
 80024f2:	2200      	movs	r2, #0
 80024f4:	605a      	str	r2, [r3, #4]
 80024f6:	e00f      	b.n	8002518 <_malloc_r+0xb0>
 80024f8:	6822      	ldr	r2, [r4, #0]
 80024fa:	1b52      	subs	r2, r2, r5
 80024fc:	d41f      	bmi.n	800253e <_malloc_r+0xd6>
 80024fe:	2a0b      	cmp	r2, #11
 8002500:	d917      	bls.n	8002532 <_malloc_r+0xca>
 8002502:	1961      	adds	r1, r4, r5
 8002504:	42a3      	cmp	r3, r4
 8002506:	6025      	str	r5, [r4, #0]
 8002508:	bf18      	it	ne
 800250a:	6059      	strne	r1, [r3, #4]
 800250c:	6863      	ldr	r3, [r4, #4]
 800250e:	bf08      	it	eq
 8002510:	f8c8 1000 	streq.w	r1, [r8]
 8002514:	5162      	str	r2, [r4, r5]
 8002516:	604b      	str	r3, [r1, #4]
 8002518:	f104 060b 	add.w	r6, r4, #11
 800251c:	4638      	mov	r0, r7
 800251e:	f000 fa67 	bl	80029f0 <__malloc_unlock>
 8002522:	1d23      	adds	r3, r4, #4
 8002524:	f026 0607 	bic.w	r6, r6, #7
 8002528:	1af2      	subs	r2, r6, r3
 800252a:	d0ae      	beq.n	800248a <_malloc_r+0x22>
 800252c:	1b9b      	subs	r3, r3, r6
 800252e:	50a3      	str	r3, [r4, r2]
 8002530:	e7ab      	b.n	800248a <_malloc_r+0x22>
 8002532:	42a3      	cmp	r3, r4
 8002534:	6862      	ldr	r2, [r4, #4]
 8002536:	d1dd      	bne.n	80024f4 <_malloc_r+0x8c>
 8002538:	f8c8 2000 	str.w	r2, [r8]
 800253c:	e7ec      	b.n	8002518 <_malloc_r+0xb0>
 800253e:	4623      	mov	r3, r4
 8002540:	6864      	ldr	r4, [r4, #4]
 8002542:	e7ac      	b.n	800249e <_malloc_r+0x36>
 8002544:	4634      	mov	r4, r6
 8002546:	6876      	ldr	r6, [r6, #4]
 8002548:	e7b4      	b.n	80024b4 <_malloc_r+0x4c>
 800254a:	4613      	mov	r3, r2
 800254c:	e7cc      	b.n	80024e8 <_malloc_r+0x80>
 800254e:	230c      	movs	r3, #12
 8002550:	4638      	mov	r0, r7
 8002552:	603b      	str	r3, [r7, #0]
 8002554:	f000 fa4c 	bl	80029f0 <__malloc_unlock>
 8002558:	e797      	b.n	800248a <_malloc_r+0x22>
 800255a:	6025      	str	r5, [r4, #0]
 800255c:	e7dc      	b.n	8002518 <_malloc_r+0xb0>
 800255e:	605b      	str	r3, [r3, #4]
 8002560:	deff      	udf	#255	; 0xff
 8002562:	bf00      	nop
 8002564:	2000020c 	.word	0x2000020c

08002568 <_printf_common>:
 8002568:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800256c:	4616      	mov	r6, r2
 800256e:	4699      	mov	r9, r3
 8002570:	688a      	ldr	r2, [r1, #8]
 8002572:	4607      	mov	r7, r0
 8002574:	690b      	ldr	r3, [r1, #16]
 8002576:	460c      	mov	r4, r1
 8002578:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800257c:	4293      	cmp	r3, r2
 800257e:	bfb8      	it	lt
 8002580:	4613      	movlt	r3, r2
 8002582:	6033      	str	r3, [r6, #0]
 8002584:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002588:	b10a      	cbz	r2, 800258e <_printf_common+0x26>
 800258a:	3301      	adds	r3, #1
 800258c:	6033      	str	r3, [r6, #0]
 800258e:	6823      	ldr	r3, [r4, #0]
 8002590:	0699      	lsls	r1, r3, #26
 8002592:	bf42      	ittt	mi
 8002594:	6833      	ldrmi	r3, [r6, #0]
 8002596:	3302      	addmi	r3, #2
 8002598:	6033      	strmi	r3, [r6, #0]
 800259a:	6825      	ldr	r5, [r4, #0]
 800259c:	f015 0506 	ands.w	r5, r5, #6
 80025a0:	d106      	bne.n	80025b0 <_printf_common+0x48>
 80025a2:	f104 0a19 	add.w	sl, r4, #25
 80025a6:	68e3      	ldr	r3, [r4, #12]
 80025a8:	6832      	ldr	r2, [r6, #0]
 80025aa:	1a9b      	subs	r3, r3, r2
 80025ac:	42ab      	cmp	r3, r5
 80025ae:	dc2b      	bgt.n	8002608 <_printf_common+0xa0>
 80025b0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80025b4:	1e13      	subs	r3, r2, #0
 80025b6:	6822      	ldr	r2, [r4, #0]
 80025b8:	bf18      	it	ne
 80025ba:	2301      	movne	r3, #1
 80025bc:	0692      	lsls	r2, r2, #26
 80025be:	d430      	bmi.n	8002622 <_printf_common+0xba>
 80025c0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80025c4:	4649      	mov	r1, r9
 80025c6:	4638      	mov	r0, r7
 80025c8:	47c0      	blx	r8
 80025ca:	3001      	adds	r0, #1
 80025cc:	d023      	beq.n	8002616 <_printf_common+0xae>
 80025ce:	6823      	ldr	r3, [r4, #0]
 80025d0:	341a      	adds	r4, #26
 80025d2:	f854 2c0a 	ldr.w	r2, [r4, #-10]
 80025d6:	f003 0306 	and.w	r3, r3, #6
 80025da:	2b04      	cmp	r3, #4
 80025dc:	bf0a      	itet	eq
 80025de:	f854 5c0e 	ldreq.w	r5, [r4, #-14]
 80025e2:	2500      	movne	r5, #0
 80025e4:	6833      	ldreq	r3, [r6, #0]
 80025e6:	f04f 0600 	mov.w	r6, #0
 80025ea:	bf08      	it	eq
 80025ec:	1aed      	subeq	r5, r5, r3
 80025ee:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80025f2:	bf08      	it	eq
 80025f4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80025f8:	4293      	cmp	r3, r2
 80025fa:	bfc4      	itt	gt
 80025fc:	1a9b      	subgt	r3, r3, r2
 80025fe:	18ed      	addgt	r5, r5, r3
 8002600:	42b5      	cmp	r5, r6
 8002602:	d11a      	bne.n	800263a <_printf_common+0xd2>
 8002604:	2000      	movs	r0, #0
 8002606:	e008      	b.n	800261a <_printf_common+0xb2>
 8002608:	2301      	movs	r3, #1
 800260a:	4652      	mov	r2, sl
 800260c:	4649      	mov	r1, r9
 800260e:	4638      	mov	r0, r7
 8002610:	47c0      	blx	r8
 8002612:	3001      	adds	r0, #1
 8002614:	d103      	bne.n	800261e <_printf_common+0xb6>
 8002616:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800261a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800261e:	3501      	adds	r5, #1
 8002620:	e7c1      	b.n	80025a6 <_printf_common+0x3e>
 8002622:	18e1      	adds	r1, r4, r3
 8002624:	1c5a      	adds	r2, r3, #1
 8002626:	2030      	movs	r0, #48	; 0x30
 8002628:	3302      	adds	r3, #2
 800262a:	4422      	add	r2, r4
 800262c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8002630:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002634:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002638:	e7c2      	b.n	80025c0 <_printf_common+0x58>
 800263a:	2301      	movs	r3, #1
 800263c:	4622      	mov	r2, r4
 800263e:	4649      	mov	r1, r9
 8002640:	4638      	mov	r0, r7
 8002642:	47c0      	blx	r8
 8002644:	3001      	adds	r0, #1
 8002646:	d0e6      	beq.n	8002616 <_printf_common+0xae>
 8002648:	3601      	adds	r6, #1
 800264a:	e7d9      	b.n	8002600 <_printf_common+0x98>

0800264c <_printf_i>:
 800264c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002650:	7e0f      	ldrb	r7, [r1, #24]
 8002652:	4691      	mov	r9, r2
 8002654:	4680      	mov	r8, r0
 8002656:	460c      	mov	r4, r1
 8002658:	2f78      	cmp	r7, #120	; 0x78
 800265a:	469a      	mov	sl, r3
 800265c:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800265e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8002662:	d807      	bhi.n	8002674 <_printf_i+0x28>
 8002664:	2f62      	cmp	r7, #98	; 0x62
 8002666:	d80a      	bhi.n	800267e <_printf_i+0x32>
 8002668:	2f00      	cmp	r7, #0
 800266a:	f000 80d3 	beq.w	8002814 <_printf_i+0x1c8>
 800266e:	2f58      	cmp	r7, #88	; 0x58
 8002670:	f000 80bf 	beq.w	80027f2 <_printf_i+0x1a6>
 8002674:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002678:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800267c:	e03a      	b.n	80026f4 <_printf_i+0xa8>
 800267e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8002682:	2b15      	cmp	r3, #21
 8002684:	d8f6      	bhi.n	8002674 <_printf_i+0x28>
 8002686:	a101      	add	r1, pc, #4	; (adr r1, 800268c <_printf_i+0x40>)
 8002688:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800268c:	080026e5 	.word	0x080026e5
 8002690:	080026f9 	.word	0x080026f9
 8002694:	08002675 	.word	0x08002675
 8002698:	08002675 	.word	0x08002675
 800269c:	08002675 	.word	0x08002675
 80026a0:	08002675 	.word	0x08002675
 80026a4:	080026f9 	.word	0x080026f9
 80026a8:	08002675 	.word	0x08002675
 80026ac:	08002675 	.word	0x08002675
 80026b0:	08002675 	.word	0x08002675
 80026b4:	08002675 	.word	0x08002675
 80026b8:	080027fb 	.word	0x080027fb
 80026bc:	08002725 	.word	0x08002725
 80026c0:	080027b7 	.word	0x080027b7
 80026c4:	08002675 	.word	0x08002675
 80026c8:	08002675 	.word	0x08002675
 80026cc:	0800281d 	.word	0x0800281d
 80026d0:	08002675 	.word	0x08002675
 80026d4:	08002725 	.word	0x08002725
 80026d8:	08002675 	.word	0x08002675
 80026dc:	08002675 	.word	0x08002675
 80026e0:	080027bf 	.word	0x080027bf
 80026e4:	682b      	ldr	r3, [r5, #0]
 80026e6:	1d1a      	adds	r2, r3, #4
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	602a      	str	r2, [r5, #0]
 80026ec:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80026f0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80026f4:	2301      	movs	r3, #1
 80026f6:	e09e      	b.n	8002836 <_printf_i+0x1ea>
 80026f8:	6820      	ldr	r0, [r4, #0]
 80026fa:	682b      	ldr	r3, [r5, #0]
 80026fc:	0607      	lsls	r7, r0, #24
 80026fe:	f103 0104 	add.w	r1, r3, #4
 8002702:	6029      	str	r1, [r5, #0]
 8002704:	d501      	bpl.n	800270a <_printf_i+0xbe>
 8002706:	681e      	ldr	r6, [r3, #0]
 8002708:	e003      	b.n	8002712 <_printf_i+0xc6>
 800270a:	0646      	lsls	r6, r0, #25
 800270c:	d5fb      	bpl.n	8002706 <_printf_i+0xba>
 800270e:	f9b3 6000 	ldrsh.w	r6, [r3]
 8002712:	2e00      	cmp	r6, #0
 8002714:	da03      	bge.n	800271e <_printf_i+0xd2>
 8002716:	232d      	movs	r3, #45	; 0x2d
 8002718:	4276      	negs	r6, r6
 800271a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800271e:	4859      	ldr	r0, [pc, #356]	; (8002884 <_printf_i+0x238>)
 8002720:	230a      	movs	r3, #10
 8002722:	e012      	b.n	800274a <_printf_i+0xfe>
 8002724:	682b      	ldr	r3, [r5, #0]
 8002726:	6820      	ldr	r0, [r4, #0]
 8002728:	1d19      	adds	r1, r3, #4
 800272a:	6029      	str	r1, [r5, #0]
 800272c:	0605      	lsls	r5, r0, #24
 800272e:	d501      	bpl.n	8002734 <_printf_i+0xe8>
 8002730:	681e      	ldr	r6, [r3, #0]
 8002732:	e002      	b.n	800273a <_printf_i+0xee>
 8002734:	0641      	lsls	r1, r0, #25
 8002736:	d5fb      	bpl.n	8002730 <_printf_i+0xe4>
 8002738:	881e      	ldrh	r6, [r3, #0]
 800273a:	2f6f      	cmp	r7, #111	; 0x6f
 800273c:	4851      	ldr	r0, [pc, #324]	; (8002884 <_printf_i+0x238>)
 800273e:	bf0c      	ite	eq
 8002740:	2308      	moveq	r3, #8
 8002742:	230a      	movne	r3, #10
 8002744:	2100      	movs	r1, #0
 8002746:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800274a:	6865      	ldr	r5, [r4, #4]
 800274c:	2d00      	cmp	r5, #0
 800274e:	60a5      	str	r5, [r4, #8]
 8002750:	bfa2      	ittt	ge
 8002752:	6821      	ldrge	r1, [r4, #0]
 8002754:	f021 0104 	bicge.w	r1, r1, #4
 8002758:	6021      	strge	r1, [r4, #0]
 800275a:	b90e      	cbnz	r6, 8002760 <_printf_i+0x114>
 800275c:	2d00      	cmp	r5, #0
 800275e:	d04a      	beq.n	80027f6 <_printf_i+0x1aa>
 8002760:	4615      	mov	r5, r2
 8002762:	fbb6 f1f3 	udiv	r1, r6, r3
 8002766:	fb03 6711 	mls	r7, r3, r1, r6
 800276a:	5dc7      	ldrb	r7, [r0, r7]
 800276c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8002770:	4637      	mov	r7, r6
 8002772:	460e      	mov	r6, r1
 8002774:	42bb      	cmp	r3, r7
 8002776:	d9f4      	bls.n	8002762 <_printf_i+0x116>
 8002778:	2b08      	cmp	r3, #8
 800277a:	d10b      	bne.n	8002794 <_printf_i+0x148>
 800277c:	6823      	ldr	r3, [r4, #0]
 800277e:	07de      	lsls	r6, r3, #31
 8002780:	d508      	bpl.n	8002794 <_printf_i+0x148>
 8002782:	6923      	ldr	r3, [r4, #16]
 8002784:	6861      	ldr	r1, [r4, #4]
 8002786:	4299      	cmp	r1, r3
 8002788:	bfde      	ittt	le
 800278a:	2330      	movle	r3, #48	; 0x30
 800278c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8002790:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8002794:	1b52      	subs	r2, r2, r5
 8002796:	6122      	str	r2, [r4, #16]
 8002798:	464b      	mov	r3, r9
 800279a:	aa03      	add	r2, sp, #12
 800279c:	4621      	mov	r1, r4
 800279e:	4640      	mov	r0, r8
 80027a0:	f8cd a000 	str.w	sl, [sp]
 80027a4:	f7ff fee0 	bl	8002568 <_printf_common>
 80027a8:	3001      	adds	r0, #1
 80027aa:	d149      	bne.n	8002840 <_printf_i+0x1f4>
 80027ac:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80027b0:	b004      	add	sp, #16
 80027b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80027b6:	6823      	ldr	r3, [r4, #0]
 80027b8:	f043 0320 	orr.w	r3, r3, #32
 80027bc:	6023      	str	r3, [r4, #0]
 80027be:	2778      	movs	r7, #120	; 0x78
 80027c0:	4831      	ldr	r0, [pc, #196]	; (8002888 <_printf_i+0x23c>)
 80027c2:	6823      	ldr	r3, [r4, #0]
 80027c4:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80027c8:	061f      	lsls	r7, r3, #24
 80027ca:	6829      	ldr	r1, [r5, #0]
 80027cc:	f851 6b04 	ldr.w	r6, [r1], #4
 80027d0:	d402      	bmi.n	80027d8 <_printf_i+0x18c>
 80027d2:	065f      	lsls	r7, r3, #25
 80027d4:	bf48      	it	mi
 80027d6:	b2b6      	uxthmi	r6, r6
 80027d8:	07df      	lsls	r7, r3, #31
 80027da:	6029      	str	r1, [r5, #0]
 80027dc:	bf44      	itt	mi
 80027de:	f043 0320 	orrmi.w	r3, r3, #32
 80027e2:	6023      	strmi	r3, [r4, #0]
 80027e4:	b91e      	cbnz	r6, 80027ee <_printf_i+0x1a2>
 80027e6:	6823      	ldr	r3, [r4, #0]
 80027e8:	f023 0320 	bic.w	r3, r3, #32
 80027ec:	6023      	str	r3, [r4, #0]
 80027ee:	2310      	movs	r3, #16
 80027f0:	e7a8      	b.n	8002744 <_printf_i+0xf8>
 80027f2:	4824      	ldr	r0, [pc, #144]	; (8002884 <_printf_i+0x238>)
 80027f4:	e7e5      	b.n	80027c2 <_printf_i+0x176>
 80027f6:	4615      	mov	r5, r2
 80027f8:	e7be      	b.n	8002778 <_printf_i+0x12c>
 80027fa:	682b      	ldr	r3, [r5, #0]
 80027fc:	6826      	ldr	r6, [r4, #0]
 80027fe:	1d18      	adds	r0, r3, #4
 8002800:	6961      	ldr	r1, [r4, #20]
 8002802:	6028      	str	r0, [r5, #0]
 8002804:	0635      	lsls	r5, r6, #24
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	d501      	bpl.n	800280e <_printf_i+0x1c2>
 800280a:	6019      	str	r1, [r3, #0]
 800280c:	e002      	b.n	8002814 <_printf_i+0x1c8>
 800280e:	0670      	lsls	r0, r6, #25
 8002810:	d5fb      	bpl.n	800280a <_printf_i+0x1be>
 8002812:	8019      	strh	r1, [r3, #0]
 8002814:	2300      	movs	r3, #0
 8002816:	4615      	mov	r5, r2
 8002818:	6123      	str	r3, [r4, #16]
 800281a:	e7bd      	b.n	8002798 <_printf_i+0x14c>
 800281c:	682b      	ldr	r3, [r5, #0]
 800281e:	2100      	movs	r1, #0
 8002820:	1d1a      	adds	r2, r3, #4
 8002822:	602a      	str	r2, [r5, #0]
 8002824:	681d      	ldr	r5, [r3, #0]
 8002826:	6862      	ldr	r2, [r4, #4]
 8002828:	4628      	mov	r0, r5
 800282a:	f000 facd 	bl	8002dc8 <memchr>
 800282e:	b108      	cbz	r0, 8002834 <_printf_i+0x1e8>
 8002830:	1b40      	subs	r0, r0, r5
 8002832:	6060      	str	r0, [r4, #4]
 8002834:	6863      	ldr	r3, [r4, #4]
 8002836:	6123      	str	r3, [r4, #16]
 8002838:	2300      	movs	r3, #0
 800283a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800283e:	e7ab      	b.n	8002798 <_printf_i+0x14c>
 8002840:	6923      	ldr	r3, [r4, #16]
 8002842:	462a      	mov	r2, r5
 8002844:	4649      	mov	r1, r9
 8002846:	4640      	mov	r0, r8
 8002848:	47d0      	blx	sl
 800284a:	3001      	adds	r0, #1
 800284c:	d0ae      	beq.n	80027ac <_printf_i+0x160>
 800284e:	6823      	ldr	r3, [r4, #0]
 8002850:	079b      	lsls	r3, r3, #30
 8002852:	d413      	bmi.n	800287c <_printf_i+0x230>
 8002854:	68e0      	ldr	r0, [r4, #12]
 8002856:	9b03      	ldr	r3, [sp, #12]
 8002858:	4298      	cmp	r0, r3
 800285a:	bfb8      	it	lt
 800285c:	4618      	movlt	r0, r3
 800285e:	e7a7      	b.n	80027b0 <_printf_i+0x164>
 8002860:	2301      	movs	r3, #1
 8002862:	4632      	mov	r2, r6
 8002864:	4649      	mov	r1, r9
 8002866:	4640      	mov	r0, r8
 8002868:	47d0      	blx	sl
 800286a:	3001      	adds	r0, #1
 800286c:	d09e      	beq.n	80027ac <_printf_i+0x160>
 800286e:	3501      	adds	r5, #1
 8002870:	68e3      	ldr	r3, [r4, #12]
 8002872:	9903      	ldr	r1, [sp, #12]
 8002874:	1a5b      	subs	r3, r3, r1
 8002876:	42ab      	cmp	r3, r5
 8002878:	dcf2      	bgt.n	8002860 <_printf_i+0x214>
 800287a:	e7eb      	b.n	8002854 <_printf_i+0x208>
 800287c:	2500      	movs	r5, #0
 800287e:	f104 0619 	add.w	r6, r4, #25
 8002882:	e7f5      	b.n	8002870 <_printf_i+0x224>
 8002884:	08002fb5 	.word	0x08002fb5
 8002888:	08002fc6 	.word	0x08002fc6

0800288c <__sflush_r>:
 800288c:	898a      	ldrh	r2, [r1, #12]
 800288e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002892:	4605      	mov	r5, r0
 8002894:	0710      	lsls	r0, r2, #28
 8002896:	460c      	mov	r4, r1
 8002898:	d458      	bmi.n	800294c <__sflush_r+0xc0>
 800289a:	684b      	ldr	r3, [r1, #4]
 800289c:	2b00      	cmp	r3, #0
 800289e:	dc05      	bgt.n	80028ac <__sflush_r+0x20>
 80028a0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	dc02      	bgt.n	80028ac <__sflush_r+0x20>
 80028a6:	2000      	movs	r0, #0
 80028a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80028ac:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80028ae:	2e00      	cmp	r6, #0
 80028b0:	d0f9      	beq.n	80028a6 <__sflush_r+0x1a>
 80028b2:	2300      	movs	r3, #0
 80028b4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80028b8:	682f      	ldr	r7, [r5, #0]
 80028ba:	6a21      	ldr	r1, [r4, #32]
 80028bc:	602b      	str	r3, [r5, #0]
 80028be:	d032      	beq.n	8002926 <__sflush_r+0x9a>
 80028c0:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80028c2:	89a3      	ldrh	r3, [r4, #12]
 80028c4:	075a      	lsls	r2, r3, #29
 80028c6:	d505      	bpl.n	80028d4 <__sflush_r+0x48>
 80028c8:	6863      	ldr	r3, [r4, #4]
 80028ca:	1ac0      	subs	r0, r0, r3
 80028cc:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80028ce:	b10b      	cbz	r3, 80028d4 <__sflush_r+0x48>
 80028d0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80028d2:	1ac0      	subs	r0, r0, r3
 80028d4:	2300      	movs	r3, #0
 80028d6:	4602      	mov	r2, r0
 80028d8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80028da:	4628      	mov	r0, r5
 80028dc:	6a21      	ldr	r1, [r4, #32]
 80028de:	47b0      	blx	r6
 80028e0:	1c43      	adds	r3, r0, #1
 80028e2:	89a3      	ldrh	r3, [r4, #12]
 80028e4:	d106      	bne.n	80028f4 <__sflush_r+0x68>
 80028e6:	6829      	ldr	r1, [r5, #0]
 80028e8:	291d      	cmp	r1, #29
 80028ea:	d82b      	bhi.n	8002944 <__sflush_r+0xb8>
 80028ec:	4a28      	ldr	r2, [pc, #160]	; (8002990 <__sflush_r+0x104>)
 80028ee:	410a      	asrs	r2, r1
 80028f0:	07d6      	lsls	r6, r2, #31
 80028f2:	d427      	bmi.n	8002944 <__sflush_r+0xb8>
 80028f4:	2200      	movs	r2, #0
 80028f6:	04d9      	lsls	r1, r3, #19
 80028f8:	6062      	str	r2, [r4, #4]
 80028fa:	6922      	ldr	r2, [r4, #16]
 80028fc:	6022      	str	r2, [r4, #0]
 80028fe:	d504      	bpl.n	800290a <__sflush_r+0x7e>
 8002900:	1c42      	adds	r2, r0, #1
 8002902:	d101      	bne.n	8002908 <__sflush_r+0x7c>
 8002904:	682b      	ldr	r3, [r5, #0]
 8002906:	b903      	cbnz	r3, 800290a <__sflush_r+0x7e>
 8002908:	6560      	str	r0, [r4, #84]	; 0x54
 800290a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800290c:	602f      	str	r7, [r5, #0]
 800290e:	2900      	cmp	r1, #0
 8002910:	d0c9      	beq.n	80028a6 <__sflush_r+0x1a>
 8002912:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002916:	4299      	cmp	r1, r3
 8002918:	d002      	beq.n	8002920 <__sflush_r+0x94>
 800291a:	4628      	mov	r0, r5
 800291c:	f000 fa62 	bl	8002de4 <_free_r>
 8002920:	2000      	movs	r0, #0
 8002922:	6360      	str	r0, [r4, #52]	; 0x34
 8002924:	e7c0      	b.n	80028a8 <__sflush_r+0x1c>
 8002926:	2301      	movs	r3, #1
 8002928:	4628      	mov	r0, r5
 800292a:	47b0      	blx	r6
 800292c:	1c41      	adds	r1, r0, #1
 800292e:	d1c8      	bne.n	80028c2 <__sflush_r+0x36>
 8002930:	682b      	ldr	r3, [r5, #0]
 8002932:	2b00      	cmp	r3, #0
 8002934:	d0c5      	beq.n	80028c2 <__sflush_r+0x36>
 8002936:	2b1d      	cmp	r3, #29
 8002938:	d001      	beq.n	800293e <__sflush_r+0xb2>
 800293a:	2b16      	cmp	r3, #22
 800293c:	d101      	bne.n	8002942 <__sflush_r+0xb6>
 800293e:	602f      	str	r7, [r5, #0]
 8002940:	e7b1      	b.n	80028a6 <__sflush_r+0x1a>
 8002942:	89a3      	ldrh	r3, [r4, #12]
 8002944:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002948:	81a3      	strh	r3, [r4, #12]
 800294a:	e7ad      	b.n	80028a8 <__sflush_r+0x1c>
 800294c:	690f      	ldr	r7, [r1, #16]
 800294e:	2f00      	cmp	r7, #0
 8002950:	d0a9      	beq.n	80028a6 <__sflush_r+0x1a>
 8002952:	0793      	lsls	r3, r2, #30
 8002954:	680e      	ldr	r6, [r1, #0]
 8002956:	600f      	str	r7, [r1, #0]
 8002958:	bf0c      	ite	eq
 800295a:	694b      	ldreq	r3, [r1, #20]
 800295c:	2300      	movne	r3, #0
 800295e:	eba6 0807 	sub.w	r8, r6, r7
 8002962:	608b      	str	r3, [r1, #8]
 8002964:	f1b8 0f00 	cmp.w	r8, #0
 8002968:	dd9d      	ble.n	80028a6 <__sflush_r+0x1a>
 800296a:	4643      	mov	r3, r8
 800296c:	463a      	mov	r2, r7
 800296e:	6a21      	ldr	r1, [r4, #32]
 8002970:	4628      	mov	r0, r5
 8002972:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8002974:	47b0      	blx	r6
 8002976:	2800      	cmp	r0, #0
 8002978:	dc06      	bgt.n	8002988 <__sflush_r+0xfc>
 800297a:	89a3      	ldrh	r3, [r4, #12]
 800297c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002980:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002984:	81a3      	strh	r3, [r4, #12]
 8002986:	e78f      	b.n	80028a8 <__sflush_r+0x1c>
 8002988:	4407      	add	r7, r0
 800298a:	eba8 0800 	sub.w	r8, r8, r0
 800298e:	e7e9      	b.n	8002964 <__sflush_r+0xd8>
 8002990:	dfbffffe 	.word	0xdfbffffe

08002994 <_fflush_r>:
 8002994:	b538      	push	{r3, r4, r5, lr}
 8002996:	690b      	ldr	r3, [r1, #16]
 8002998:	4605      	mov	r5, r0
 800299a:	460c      	mov	r4, r1
 800299c:	b913      	cbnz	r3, 80029a4 <_fflush_r+0x10>
 800299e:	2500      	movs	r5, #0
 80029a0:	4628      	mov	r0, r5
 80029a2:	bd38      	pop	{r3, r4, r5, pc}
 80029a4:	b118      	cbz	r0, 80029ae <_fflush_r+0x1a>
 80029a6:	6a03      	ldr	r3, [r0, #32]
 80029a8:	b90b      	cbnz	r3, 80029ae <_fflush_r+0x1a>
 80029aa:	f7ff fb75 	bl	8002098 <__sinit>
 80029ae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d0f3      	beq.n	800299e <_fflush_r+0xa>
 80029b6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80029b8:	07d0      	lsls	r0, r2, #31
 80029ba:	d404      	bmi.n	80029c6 <_fflush_r+0x32>
 80029bc:	0599      	lsls	r1, r3, #22
 80029be:	d402      	bmi.n	80029c6 <_fflush_r+0x32>
 80029c0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80029c2:	f7ff fbec 	bl	800219e <__retarget_lock_acquire_recursive>
 80029c6:	4628      	mov	r0, r5
 80029c8:	4621      	mov	r1, r4
 80029ca:	f7ff ff5f 	bl	800288c <__sflush_r>
 80029ce:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80029d0:	4605      	mov	r5, r0
 80029d2:	07da      	lsls	r2, r3, #31
 80029d4:	d4e4      	bmi.n	80029a0 <_fflush_r+0xc>
 80029d6:	89a3      	ldrh	r3, [r4, #12]
 80029d8:	059b      	lsls	r3, r3, #22
 80029da:	d4e1      	bmi.n	80029a0 <_fflush_r+0xc>
 80029dc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80029de:	f7ff fbdf 	bl	80021a0 <__retarget_lock_release_recursive>
 80029e2:	e7dd      	b.n	80029a0 <_fflush_r+0xc>

080029e4 <__malloc_lock>:
 80029e4:	4801      	ldr	r0, [pc, #4]	; (80029ec <__malloc_lock+0x8>)
 80029e6:	f7ff bbda 	b.w	800219e <__retarget_lock_acquire_recursive>
 80029ea:	bf00      	nop
 80029ec:	20000208 	.word	0x20000208

080029f0 <__malloc_unlock>:
 80029f0:	4801      	ldr	r0, [pc, #4]	; (80029f8 <__malloc_unlock+0x8>)
 80029f2:	f7ff bbd5 	b.w	80021a0 <__retarget_lock_release_recursive>
 80029f6:	bf00      	nop
 80029f8:	20000208 	.word	0x20000208

080029fc <__sread>:
 80029fc:	b510      	push	{r4, lr}
 80029fe:	460c      	mov	r4, r1
 8002a00:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002a04:	f000 f9ac 	bl	8002d60 <_read_r>
 8002a08:	2800      	cmp	r0, #0
 8002a0a:	bfab      	itete	ge
 8002a0c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8002a0e:	89a3      	ldrhlt	r3, [r4, #12]
 8002a10:	181b      	addge	r3, r3, r0
 8002a12:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8002a16:	bfac      	ite	ge
 8002a18:	6563      	strge	r3, [r4, #84]	; 0x54
 8002a1a:	81a3      	strhlt	r3, [r4, #12]
 8002a1c:	bd10      	pop	{r4, pc}

08002a1e <__swrite>:
 8002a1e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002a22:	461f      	mov	r7, r3
 8002a24:	898b      	ldrh	r3, [r1, #12]
 8002a26:	4605      	mov	r5, r0
 8002a28:	460c      	mov	r4, r1
 8002a2a:	05db      	lsls	r3, r3, #23
 8002a2c:	4616      	mov	r6, r2
 8002a2e:	d505      	bpl.n	8002a3c <__swrite+0x1e>
 8002a30:	2302      	movs	r3, #2
 8002a32:	2200      	movs	r2, #0
 8002a34:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002a38:	f000 f980 	bl	8002d3c <_lseek_r>
 8002a3c:	89a3      	ldrh	r3, [r4, #12]
 8002a3e:	4632      	mov	r2, r6
 8002a40:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002a44:	4628      	mov	r0, r5
 8002a46:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002a4a:	81a3      	strh	r3, [r4, #12]
 8002a4c:	463b      	mov	r3, r7
 8002a4e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002a52:	f000 b9a7 	b.w	8002da4 <_write_r>

08002a56 <__sseek>:
 8002a56:	b510      	push	{r4, lr}
 8002a58:	460c      	mov	r4, r1
 8002a5a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002a5e:	f000 f96d 	bl	8002d3c <_lseek_r>
 8002a62:	1c43      	adds	r3, r0, #1
 8002a64:	89a3      	ldrh	r3, [r4, #12]
 8002a66:	bf15      	itete	ne
 8002a68:	6560      	strne	r0, [r4, #84]	; 0x54
 8002a6a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8002a6e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8002a72:	81a3      	strheq	r3, [r4, #12]
 8002a74:	bf18      	it	ne
 8002a76:	81a3      	strhne	r3, [r4, #12]
 8002a78:	bd10      	pop	{r4, pc}

08002a7a <__sclose>:
 8002a7a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002a7e:	f000 b92b 	b.w	8002cd8 <_close_r>

08002a82 <__swbuf_r>:
 8002a82:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002a84:	460e      	mov	r6, r1
 8002a86:	4614      	mov	r4, r2
 8002a88:	4605      	mov	r5, r0
 8002a8a:	b118      	cbz	r0, 8002a94 <__swbuf_r+0x12>
 8002a8c:	6a03      	ldr	r3, [r0, #32]
 8002a8e:	b90b      	cbnz	r3, 8002a94 <__swbuf_r+0x12>
 8002a90:	f7ff fb02 	bl	8002098 <__sinit>
 8002a94:	69a3      	ldr	r3, [r4, #24]
 8002a96:	60a3      	str	r3, [r4, #8]
 8002a98:	89a3      	ldrh	r3, [r4, #12]
 8002a9a:	071a      	lsls	r2, r3, #28
 8002a9c:	d525      	bpl.n	8002aea <__swbuf_r+0x68>
 8002a9e:	6923      	ldr	r3, [r4, #16]
 8002aa0:	b31b      	cbz	r3, 8002aea <__swbuf_r+0x68>
 8002aa2:	6823      	ldr	r3, [r4, #0]
 8002aa4:	b2f6      	uxtb	r6, r6
 8002aa6:	6922      	ldr	r2, [r4, #16]
 8002aa8:	4637      	mov	r7, r6
 8002aaa:	1a98      	subs	r0, r3, r2
 8002aac:	6963      	ldr	r3, [r4, #20]
 8002aae:	4283      	cmp	r3, r0
 8002ab0:	dc04      	bgt.n	8002abc <__swbuf_r+0x3a>
 8002ab2:	4621      	mov	r1, r4
 8002ab4:	4628      	mov	r0, r5
 8002ab6:	f7ff ff6d 	bl	8002994 <_fflush_r>
 8002aba:	b9e0      	cbnz	r0, 8002af6 <__swbuf_r+0x74>
 8002abc:	68a3      	ldr	r3, [r4, #8]
 8002abe:	3b01      	subs	r3, #1
 8002ac0:	60a3      	str	r3, [r4, #8]
 8002ac2:	6823      	ldr	r3, [r4, #0]
 8002ac4:	1c5a      	adds	r2, r3, #1
 8002ac6:	6022      	str	r2, [r4, #0]
 8002ac8:	701e      	strb	r6, [r3, #0]
 8002aca:	1c43      	adds	r3, r0, #1
 8002acc:	6962      	ldr	r2, [r4, #20]
 8002ace:	429a      	cmp	r2, r3
 8002ad0:	d004      	beq.n	8002adc <__swbuf_r+0x5a>
 8002ad2:	89a3      	ldrh	r3, [r4, #12]
 8002ad4:	07db      	lsls	r3, r3, #31
 8002ad6:	d506      	bpl.n	8002ae6 <__swbuf_r+0x64>
 8002ad8:	2e0a      	cmp	r6, #10
 8002ada:	d104      	bne.n	8002ae6 <__swbuf_r+0x64>
 8002adc:	4621      	mov	r1, r4
 8002ade:	4628      	mov	r0, r5
 8002ae0:	f7ff ff58 	bl	8002994 <_fflush_r>
 8002ae4:	b938      	cbnz	r0, 8002af6 <__swbuf_r+0x74>
 8002ae6:	4638      	mov	r0, r7
 8002ae8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002aea:	4621      	mov	r1, r4
 8002aec:	4628      	mov	r0, r5
 8002aee:	f000 f805 	bl	8002afc <__swsetup_r>
 8002af2:	2800      	cmp	r0, #0
 8002af4:	d0d5      	beq.n	8002aa2 <__swbuf_r+0x20>
 8002af6:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8002afa:	e7f4      	b.n	8002ae6 <__swbuf_r+0x64>

08002afc <__swsetup_r>:
 8002afc:	b538      	push	{r3, r4, r5, lr}
 8002afe:	4b2a      	ldr	r3, [pc, #168]	; (8002ba8 <__swsetup_r+0xac>)
 8002b00:	4605      	mov	r5, r0
 8002b02:	460c      	mov	r4, r1
 8002b04:	6818      	ldr	r0, [r3, #0]
 8002b06:	b118      	cbz	r0, 8002b10 <__swsetup_r+0x14>
 8002b08:	6a03      	ldr	r3, [r0, #32]
 8002b0a:	b90b      	cbnz	r3, 8002b10 <__swsetup_r+0x14>
 8002b0c:	f7ff fac4 	bl	8002098 <__sinit>
 8002b10:	89a3      	ldrh	r3, [r4, #12]
 8002b12:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8002b16:	0718      	lsls	r0, r3, #28
 8002b18:	d422      	bmi.n	8002b60 <__swsetup_r+0x64>
 8002b1a:	06d9      	lsls	r1, r3, #27
 8002b1c:	d407      	bmi.n	8002b2e <__swsetup_r+0x32>
 8002b1e:	2309      	movs	r3, #9
 8002b20:	602b      	str	r3, [r5, #0]
 8002b22:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8002b26:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002b2a:	81a3      	strh	r3, [r4, #12]
 8002b2c:	e034      	b.n	8002b98 <__swsetup_r+0x9c>
 8002b2e:	0758      	lsls	r0, r3, #29
 8002b30:	d512      	bpl.n	8002b58 <__swsetup_r+0x5c>
 8002b32:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002b34:	b141      	cbz	r1, 8002b48 <__swsetup_r+0x4c>
 8002b36:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002b3a:	4299      	cmp	r1, r3
 8002b3c:	d002      	beq.n	8002b44 <__swsetup_r+0x48>
 8002b3e:	4628      	mov	r0, r5
 8002b40:	f000 f950 	bl	8002de4 <_free_r>
 8002b44:	2300      	movs	r3, #0
 8002b46:	6363      	str	r3, [r4, #52]	; 0x34
 8002b48:	89a3      	ldrh	r3, [r4, #12]
 8002b4a:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8002b4e:	81a3      	strh	r3, [r4, #12]
 8002b50:	2300      	movs	r3, #0
 8002b52:	6063      	str	r3, [r4, #4]
 8002b54:	6923      	ldr	r3, [r4, #16]
 8002b56:	6023      	str	r3, [r4, #0]
 8002b58:	89a3      	ldrh	r3, [r4, #12]
 8002b5a:	f043 0308 	orr.w	r3, r3, #8
 8002b5e:	81a3      	strh	r3, [r4, #12]
 8002b60:	6923      	ldr	r3, [r4, #16]
 8002b62:	b94b      	cbnz	r3, 8002b78 <__swsetup_r+0x7c>
 8002b64:	89a3      	ldrh	r3, [r4, #12]
 8002b66:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8002b6a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002b6e:	d003      	beq.n	8002b78 <__swsetup_r+0x7c>
 8002b70:	4621      	mov	r1, r4
 8002b72:	4628      	mov	r0, r5
 8002b74:	f000 f83f 	bl	8002bf6 <__smakebuf_r>
 8002b78:	89a0      	ldrh	r0, [r4, #12]
 8002b7a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8002b7e:	f010 0301 	ands.w	r3, r0, #1
 8002b82:	d00a      	beq.n	8002b9a <__swsetup_r+0x9e>
 8002b84:	2300      	movs	r3, #0
 8002b86:	60a3      	str	r3, [r4, #8]
 8002b88:	6963      	ldr	r3, [r4, #20]
 8002b8a:	425b      	negs	r3, r3
 8002b8c:	61a3      	str	r3, [r4, #24]
 8002b8e:	6923      	ldr	r3, [r4, #16]
 8002b90:	b943      	cbnz	r3, 8002ba4 <__swsetup_r+0xa8>
 8002b92:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8002b96:	d1c4      	bne.n	8002b22 <__swsetup_r+0x26>
 8002b98:	bd38      	pop	{r3, r4, r5, pc}
 8002b9a:	0781      	lsls	r1, r0, #30
 8002b9c:	bf58      	it	pl
 8002b9e:	6963      	ldrpl	r3, [r4, #20]
 8002ba0:	60a3      	str	r3, [r4, #8]
 8002ba2:	e7f4      	b.n	8002b8e <__swsetup_r+0x92>
 8002ba4:	2000      	movs	r0, #0
 8002ba6:	e7f7      	b.n	8002b98 <__swsetup_r+0x9c>
 8002ba8:	200000a4 	.word	0x200000a4

08002bac <__swhatbuf_r>:
 8002bac:	b570      	push	{r4, r5, r6, lr}
 8002bae:	460c      	mov	r4, r1
 8002bb0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002bb4:	b096      	sub	sp, #88	; 0x58
 8002bb6:	4615      	mov	r5, r2
 8002bb8:	2900      	cmp	r1, #0
 8002bba:	461e      	mov	r6, r3
 8002bbc:	da0c      	bge.n	8002bd8 <__swhatbuf_r+0x2c>
 8002bbe:	89a3      	ldrh	r3, [r4, #12]
 8002bc0:	2100      	movs	r1, #0
 8002bc2:	f013 0f80 	tst.w	r3, #128	; 0x80
 8002bc6:	bf0c      	ite	eq
 8002bc8:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8002bcc:	2340      	movne	r3, #64	; 0x40
 8002bce:	2000      	movs	r0, #0
 8002bd0:	6031      	str	r1, [r6, #0]
 8002bd2:	602b      	str	r3, [r5, #0]
 8002bd4:	b016      	add	sp, #88	; 0x58
 8002bd6:	bd70      	pop	{r4, r5, r6, pc}
 8002bd8:	466a      	mov	r2, sp
 8002bda:	f000 f88d 	bl	8002cf8 <_fstat_r>
 8002bde:	2800      	cmp	r0, #0
 8002be0:	dbed      	blt.n	8002bbe <__swhatbuf_r+0x12>
 8002be2:	9901      	ldr	r1, [sp, #4]
 8002be4:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8002be8:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8002bec:	4259      	negs	r1, r3
 8002bee:	4159      	adcs	r1, r3
 8002bf0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002bf4:	e7eb      	b.n	8002bce <__swhatbuf_r+0x22>

08002bf6 <__smakebuf_r>:
 8002bf6:	898b      	ldrh	r3, [r1, #12]
 8002bf8:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8002bfa:	079d      	lsls	r5, r3, #30
 8002bfc:	4606      	mov	r6, r0
 8002bfe:	460c      	mov	r4, r1
 8002c00:	d507      	bpl.n	8002c12 <__smakebuf_r+0x1c>
 8002c02:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8002c06:	6023      	str	r3, [r4, #0]
 8002c08:	6123      	str	r3, [r4, #16]
 8002c0a:	2301      	movs	r3, #1
 8002c0c:	6163      	str	r3, [r4, #20]
 8002c0e:	b002      	add	sp, #8
 8002c10:	bd70      	pop	{r4, r5, r6, pc}
 8002c12:	ab01      	add	r3, sp, #4
 8002c14:	466a      	mov	r2, sp
 8002c16:	f7ff ffc9 	bl	8002bac <__swhatbuf_r>
 8002c1a:	9900      	ldr	r1, [sp, #0]
 8002c1c:	4605      	mov	r5, r0
 8002c1e:	4630      	mov	r0, r6
 8002c20:	f7ff fc22 	bl	8002468 <_malloc_r>
 8002c24:	b948      	cbnz	r0, 8002c3a <__smakebuf_r+0x44>
 8002c26:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002c2a:	059a      	lsls	r2, r3, #22
 8002c2c:	d4ef      	bmi.n	8002c0e <__smakebuf_r+0x18>
 8002c2e:	f023 0303 	bic.w	r3, r3, #3
 8002c32:	f043 0302 	orr.w	r3, r3, #2
 8002c36:	81a3      	strh	r3, [r4, #12]
 8002c38:	e7e3      	b.n	8002c02 <__smakebuf_r+0xc>
 8002c3a:	89a3      	ldrh	r3, [r4, #12]
 8002c3c:	6020      	str	r0, [r4, #0]
 8002c3e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002c42:	6120      	str	r0, [r4, #16]
 8002c44:	81a3      	strh	r3, [r4, #12]
 8002c46:	9b00      	ldr	r3, [sp, #0]
 8002c48:	6163      	str	r3, [r4, #20]
 8002c4a:	9b01      	ldr	r3, [sp, #4]
 8002c4c:	b15b      	cbz	r3, 8002c66 <__smakebuf_r+0x70>
 8002c4e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002c52:	4630      	mov	r0, r6
 8002c54:	f000 f862 	bl	8002d1c <_isatty_r>
 8002c58:	b128      	cbz	r0, 8002c66 <__smakebuf_r+0x70>
 8002c5a:	89a3      	ldrh	r3, [r4, #12]
 8002c5c:	f023 0303 	bic.w	r3, r3, #3
 8002c60:	f043 0301 	orr.w	r3, r3, #1
 8002c64:	81a3      	strh	r3, [r4, #12]
 8002c66:	89a3      	ldrh	r3, [r4, #12]
 8002c68:	431d      	orrs	r5, r3
 8002c6a:	81a5      	strh	r5, [r4, #12]
 8002c6c:	e7cf      	b.n	8002c0e <__smakebuf_r+0x18>

08002c6e <_putc_r>:
 8002c6e:	b570      	push	{r4, r5, r6, lr}
 8002c70:	460d      	mov	r5, r1
 8002c72:	4614      	mov	r4, r2
 8002c74:	4606      	mov	r6, r0
 8002c76:	b118      	cbz	r0, 8002c80 <_putc_r+0x12>
 8002c78:	6a03      	ldr	r3, [r0, #32]
 8002c7a:	b90b      	cbnz	r3, 8002c80 <_putc_r+0x12>
 8002c7c:	f7ff fa0c 	bl	8002098 <__sinit>
 8002c80:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8002c82:	07d8      	lsls	r0, r3, #31
 8002c84:	d405      	bmi.n	8002c92 <_putc_r+0x24>
 8002c86:	89a3      	ldrh	r3, [r4, #12]
 8002c88:	0599      	lsls	r1, r3, #22
 8002c8a:	d402      	bmi.n	8002c92 <_putc_r+0x24>
 8002c8c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002c8e:	f7ff fa86 	bl	800219e <__retarget_lock_acquire_recursive>
 8002c92:	68a3      	ldr	r3, [r4, #8]
 8002c94:	3b01      	subs	r3, #1
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	60a3      	str	r3, [r4, #8]
 8002c9a:	da05      	bge.n	8002ca8 <_putc_r+0x3a>
 8002c9c:	69a2      	ldr	r2, [r4, #24]
 8002c9e:	4293      	cmp	r3, r2
 8002ca0:	db12      	blt.n	8002cc8 <_putc_r+0x5a>
 8002ca2:	b2eb      	uxtb	r3, r5
 8002ca4:	2b0a      	cmp	r3, #10
 8002ca6:	d00f      	beq.n	8002cc8 <_putc_r+0x5a>
 8002ca8:	6823      	ldr	r3, [r4, #0]
 8002caa:	1c5a      	adds	r2, r3, #1
 8002cac:	6022      	str	r2, [r4, #0]
 8002cae:	701d      	strb	r5, [r3, #0]
 8002cb0:	b2ed      	uxtb	r5, r5
 8002cb2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8002cb4:	07da      	lsls	r2, r3, #31
 8002cb6:	d405      	bmi.n	8002cc4 <_putc_r+0x56>
 8002cb8:	89a3      	ldrh	r3, [r4, #12]
 8002cba:	059b      	lsls	r3, r3, #22
 8002cbc:	d402      	bmi.n	8002cc4 <_putc_r+0x56>
 8002cbe:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002cc0:	f7ff fa6e 	bl	80021a0 <__retarget_lock_release_recursive>
 8002cc4:	4628      	mov	r0, r5
 8002cc6:	bd70      	pop	{r4, r5, r6, pc}
 8002cc8:	4629      	mov	r1, r5
 8002cca:	4622      	mov	r2, r4
 8002ccc:	4630      	mov	r0, r6
 8002cce:	f7ff fed8 	bl	8002a82 <__swbuf_r>
 8002cd2:	4605      	mov	r5, r0
 8002cd4:	e7ed      	b.n	8002cb2 <_putc_r+0x44>
	...

08002cd8 <_close_r>:
 8002cd8:	b538      	push	{r3, r4, r5, lr}
 8002cda:	2300      	movs	r3, #0
 8002cdc:	4d05      	ldr	r5, [pc, #20]	; (8002cf4 <_close_r+0x1c>)
 8002cde:	4604      	mov	r4, r0
 8002ce0:	4608      	mov	r0, r1
 8002ce2:	602b      	str	r3, [r5, #0]
 8002ce4:	f7fd fcd1 	bl	800068a <_close>
 8002ce8:	1c43      	adds	r3, r0, #1
 8002cea:	d102      	bne.n	8002cf2 <_close_r+0x1a>
 8002cec:	682b      	ldr	r3, [r5, #0]
 8002cee:	b103      	cbz	r3, 8002cf2 <_close_r+0x1a>
 8002cf0:	6023      	str	r3, [r4, #0]
 8002cf2:	bd38      	pop	{r3, r4, r5, pc}
 8002cf4:	20000214 	.word	0x20000214

08002cf8 <_fstat_r>:
 8002cf8:	b538      	push	{r3, r4, r5, lr}
 8002cfa:	2300      	movs	r3, #0
 8002cfc:	4d06      	ldr	r5, [pc, #24]	; (8002d18 <_fstat_r+0x20>)
 8002cfe:	4604      	mov	r4, r0
 8002d00:	4608      	mov	r0, r1
 8002d02:	4611      	mov	r1, r2
 8002d04:	602b      	str	r3, [r5, #0]
 8002d06:	f7fd fccc 	bl	80006a2 <_fstat>
 8002d0a:	1c43      	adds	r3, r0, #1
 8002d0c:	d102      	bne.n	8002d14 <_fstat_r+0x1c>
 8002d0e:	682b      	ldr	r3, [r5, #0]
 8002d10:	b103      	cbz	r3, 8002d14 <_fstat_r+0x1c>
 8002d12:	6023      	str	r3, [r4, #0]
 8002d14:	bd38      	pop	{r3, r4, r5, pc}
 8002d16:	bf00      	nop
 8002d18:	20000214 	.word	0x20000214

08002d1c <_isatty_r>:
 8002d1c:	b538      	push	{r3, r4, r5, lr}
 8002d1e:	2300      	movs	r3, #0
 8002d20:	4d05      	ldr	r5, [pc, #20]	; (8002d38 <_isatty_r+0x1c>)
 8002d22:	4604      	mov	r4, r0
 8002d24:	4608      	mov	r0, r1
 8002d26:	602b      	str	r3, [r5, #0]
 8002d28:	f7fd fccb 	bl	80006c2 <_isatty>
 8002d2c:	1c43      	adds	r3, r0, #1
 8002d2e:	d102      	bne.n	8002d36 <_isatty_r+0x1a>
 8002d30:	682b      	ldr	r3, [r5, #0]
 8002d32:	b103      	cbz	r3, 8002d36 <_isatty_r+0x1a>
 8002d34:	6023      	str	r3, [r4, #0]
 8002d36:	bd38      	pop	{r3, r4, r5, pc}
 8002d38:	20000214 	.word	0x20000214

08002d3c <_lseek_r>:
 8002d3c:	b538      	push	{r3, r4, r5, lr}
 8002d3e:	4604      	mov	r4, r0
 8002d40:	4d06      	ldr	r5, [pc, #24]	; (8002d5c <_lseek_r+0x20>)
 8002d42:	4608      	mov	r0, r1
 8002d44:	4611      	mov	r1, r2
 8002d46:	2200      	movs	r2, #0
 8002d48:	602a      	str	r2, [r5, #0]
 8002d4a:	461a      	mov	r2, r3
 8002d4c:	f7fd fcc4 	bl	80006d8 <_lseek>
 8002d50:	1c43      	adds	r3, r0, #1
 8002d52:	d102      	bne.n	8002d5a <_lseek_r+0x1e>
 8002d54:	682b      	ldr	r3, [r5, #0]
 8002d56:	b103      	cbz	r3, 8002d5a <_lseek_r+0x1e>
 8002d58:	6023      	str	r3, [r4, #0]
 8002d5a:	bd38      	pop	{r3, r4, r5, pc}
 8002d5c:	20000214 	.word	0x20000214

08002d60 <_read_r>:
 8002d60:	b538      	push	{r3, r4, r5, lr}
 8002d62:	4604      	mov	r4, r0
 8002d64:	4d06      	ldr	r5, [pc, #24]	; (8002d80 <_read_r+0x20>)
 8002d66:	4608      	mov	r0, r1
 8002d68:	4611      	mov	r1, r2
 8002d6a:	2200      	movs	r2, #0
 8002d6c:	602a      	str	r2, [r5, #0]
 8002d6e:	461a      	mov	r2, r3
 8002d70:	f7fd fc52 	bl	8000618 <_read>
 8002d74:	1c43      	adds	r3, r0, #1
 8002d76:	d102      	bne.n	8002d7e <_read_r+0x1e>
 8002d78:	682b      	ldr	r3, [r5, #0]
 8002d7a:	b103      	cbz	r3, 8002d7e <_read_r+0x1e>
 8002d7c:	6023      	str	r3, [r4, #0]
 8002d7e:	bd38      	pop	{r3, r4, r5, pc}
 8002d80:	20000214 	.word	0x20000214

08002d84 <_sbrk_r>:
 8002d84:	b538      	push	{r3, r4, r5, lr}
 8002d86:	2300      	movs	r3, #0
 8002d88:	4d05      	ldr	r5, [pc, #20]	; (8002da0 <_sbrk_r+0x1c>)
 8002d8a:	4604      	mov	r4, r0
 8002d8c:	4608      	mov	r0, r1
 8002d8e:	602b      	str	r3, [r5, #0]
 8002d90:	f7fd fcb0 	bl	80006f4 <_sbrk>
 8002d94:	1c43      	adds	r3, r0, #1
 8002d96:	d102      	bne.n	8002d9e <_sbrk_r+0x1a>
 8002d98:	682b      	ldr	r3, [r5, #0]
 8002d9a:	b103      	cbz	r3, 8002d9e <_sbrk_r+0x1a>
 8002d9c:	6023      	str	r3, [r4, #0]
 8002d9e:	bd38      	pop	{r3, r4, r5, pc}
 8002da0:	20000214 	.word	0x20000214

08002da4 <_write_r>:
 8002da4:	b538      	push	{r3, r4, r5, lr}
 8002da6:	4604      	mov	r4, r0
 8002da8:	4d06      	ldr	r5, [pc, #24]	; (8002dc4 <_write_r+0x20>)
 8002daa:	4608      	mov	r0, r1
 8002dac:	4611      	mov	r1, r2
 8002dae:	2200      	movs	r2, #0
 8002db0:	602a      	str	r2, [r5, #0]
 8002db2:	461a      	mov	r2, r3
 8002db4:	f7fd fc4d 	bl	8000652 <_write>
 8002db8:	1c43      	adds	r3, r0, #1
 8002dba:	d102      	bne.n	8002dc2 <_write_r+0x1e>
 8002dbc:	682b      	ldr	r3, [r5, #0]
 8002dbe:	b103      	cbz	r3, 8002dc2 <_write_r+0x1e>
 8002dc0:	6023      	str	r3, [r4, #0]
 8002dc2:	bd38      	pop	{r3, r4, r5, pc}
 8002dc4:	20000214 	.word	0x20000214

08002dc8 <memchr>:
 8002dc8:	b2c9      	uxtb	r1, r1
 8002dca:	4402      	add	r2, r0
 8002dcc:	b510      	push	{r4, lr}
 8002dce:	4290      	cmp	r0, r2
 8002dd0:	4603      	mov	r3, r0
 8002dd2:	d101      	bne.n	8002dd8 <memchr+0x10>
 8002dd4:	2300      	movs	r3, #0
 8002dd6:	e003      	b.n	8002de0 <memchr+0x18>
 8002dd8:	781c      	ldrb	r4, [r3, #0]
 8002dda:	3001      	adds	r0, #1
 8002ddc:	428c      	cmp	r4, r1
 8002dde:	d1f6      	bne.n	8002dce <memchr+0x6>
 8002de0:	4618      	mov	r0, r3
 8002de2:	bd10      	pop	{r4, pc}

08002de4 <_free_r>:
 8002de4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8002de6:	2900      	cmp	r1, #0
 8002de8:	d043      	beq.n	8002e72 <_free_r+0x8e>
 8002dea:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002dee:	1f0c      	subs	r4, r1, #4
 8002df0:	9001      	str	r0, [sp, #4]
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	bfb8      	it	lt
 8002df6:	18e4      	addlt	r4, r4, r3
 8002df8:	f7ff fdf4 	bl	80029e4 <__malloc_lock>
 8002dfc:	4a1e      	ldr	r2, [pc, #120]	; (8002e78 <_free_r+0x94>)
 8002dfe:	9801      	ldr	r0, [sp, #4]
 8002e00:	6813      	ldr	r3, [r2, #0]
 8002e02:	b933      	cbnz	r3, 8002e12 <_free_r+0x2e>
 8002e04:	6063      	str	r3, [r4, #4]
 8002e06:	6014      	str	r4, [r2, #0]
 8002e08:	b003      	add	sp, #12
 8002e0a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8002e0e:	f7ff bdef 	b.w	80029f0 <__malloc_unlock>
 8002e12:	42a3      	cmp	r3, r4
 8002e14:	d908      	bls.n	8002e28 <_free_r+0x44>
 8002e16:	6825      	ldr	r5, [r4, #0]
 8002e18:	1961      	adds	r1, r4, r5
 8002e1a:	428b      	cmp	r3, r1
 8002e1c:	bf01      	itttt	eq
 8002e1e:	6819      	ldreq	r1, [r3, #0]
 8002e20:	685b      	ldreq	r3, [r3, #4]
 8002e22:	1949      	addeq	r1, r1, r5
 8002e24:	6021      	streq	r1, [r4, #0]
 8002e26:	e7ed      	b.n	8002e04 <_free_r+0x20>
 8002e28:	461a      	mov	r2, r3
 8002e2a:	685b      	ldr	r3, [r3, #4]
 8002e2c:	b10b      	cbz	r3, 8002e32 <_free_r+0x4e>
 8002e2e:	42a3      	cmp	r3, r4
 8002e30:	d9fa      	bls.n	8002e28 <_free_r+0x44>
 8002e32:	6811      	ldr	r1, [r2, #0]
 8002e34:	1855      	adds	r5, r2, r1
 8002e36:	42a5      	cmp	r5, r4
 8002e38:	d10b      	bne.n	8002e52 <_free_r+0x6e>
 8002e3a:	6824      	ldr	r4, [r4, #0]
 8002e3c:	4421      	add	r1, r4
 8002e3e:	1854      	adds	r4, r2, r1
 8002e40:	6011      	str	r1, [r2, #0]
 8002e42:	42a3      	cmp	r3, r4
 8002e44:	d1e0      	bne.n	8002e08 <_free_r+0x24>
 8002e46:	681c      	ldr	r4, [r3, #0]
 8002e48:	685b      	ldr	r3, [r3, #4]
 8002e4a:	440c      	add	r4, r1
 8002e4c:	6053      	str	r3, [r2, #4]
 8002e4e:	6014      	str	r4, [r2, #0]
 8002e50:	e7da      	b.n	8002e08 <_free_r+0x24>
 8002e52:	d902      	bls.n	8002e5a <_free_r+0x76>
 8002e54:	230c      	movs	r3, #12
 8002e56:	6003      	str	r3, [r0, #0]
 8002e58:	e7d6      	b.n	8002e08 <_free_r+0x24>
 8002e5a:	6825      	ldr	r5, [r4, #0]
 8002e5c:	1961      	adds	r1, r4, r5
 8002e5e:	428b      	cmp	r3, r1
 8002e60:	bf02      	ittt	eq
 8002e62:	6819      	ldreq	r1, [r3, #0]
 8002e64:	685b      	ldreq	r3, [r3, #4]
 8002e66:	1949      	addeq	r1, r1, r5
 8002e68:	6063      	str	r3, [r4, #4]
 8002e6a:	bf08      	it	eq
 8002e6c:	6021      	streq	r1, [r4, #0]
 8002e6e:	6054      	str	r4, [r2, #4]
 8002e70:	e7ca      	b.n	8002e08 <_free_r+0x24>
 8002e72:	b003      	add	sp, #12
 8002e74:	bd30      	pop	{r4, r5, pc}
 8002e76:	bf00      	nop
 8002e78:	2000020c 	.word	0x2000020c

08002e7c <_init>:
 8002e7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002e7e:	bf00      	nop
 8002e80:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002e82:	bc08      	pop	{r3}
 8002e84:	469e      	mov	lr, r3
 8002e86:	4770      	bx	lr

08002e88 <_fini>:
 8002e88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002e8a:	bf00      	nop
 8002e8c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002e8e:	bc08      	pop	{r3}
 8002e90:	469e      	mov	lr, r3
 8002e92:	4770      	bx	lr
