Netlists:
e1: (r10, reg)	(I0, f2io_16)
e2: (r11, reg)	(i1, f2io_1)
e4: (i2, io2f_1)	(m3, flush)
e5: (I4, io2f_16)	(p5, data0)	(p6, data0)	(p8, data0)
e7: (p5, alu_res)	(p7, data0)
e9: (p6, alu_res)	(p7, data1)
e11: (p7, alu_res)	(p9, data0)
e13: (p8, alu_res)	(p9, data1)
e15: (p9, alu_res)	(r10, reg)
e19: (m3, stencil_valid)	(r11, reg)

ID to Names:
I0: io16_hw_output_stencil_op_hcompute_hw_output_stencil_write_0
i1: io1_hw_output_stencil_op_hcompute_hw_output_stencil_write_valid
i2: io1in_reset
m3: op_hcompute_hw_output_stencil_port_controller_garnet
I4: io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0
p5: op_hcompute_hw_output_stencil$inner_compute$mul_hw_input_global_wrapper_stencil_1_265_266_i140263922167280_i140264038046976
p6: op_hcompute_hw_output_stencil$inner_compute$lshr_hw_input_global_wrapper_stencil_1_267_268_i140263922231952_i140264038195792
p7: op_hcompute_hw_output_stencil$inner_compute$sub_266_268_269_i140263922230080_i140264018165424
p8: op_hcompute_hw_output_stencil$inner_compute$and_hw_input_global_wrapper_stencil_1_270_271_i140263922095104_i140264036840016
p9: op_hcompute_hw_output_stencil$inner_compute$sub_269_271_272_i140263922095584_i140264018165424
r10: io16_hw_output_stencil_op_hcompute_hw_output_stencil_write_0$reg0
r11: io1_hw_output_stencil_op_hcompute_hw_output_stencil_write_valid$reg1

Netlist Bus:
e1: 16
e2: 1
e4: 1
e5: 16
e7: 16
e9: 16
e11: 16
e13: 16
e15: 16
e19: 1
