# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# OpenFile {C:/Users/junho/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Lab_6/Part1/sequence_detector.v}
dir
#  Volume in drive C is OS
#  Volume Serial Number is 7407-A44E
# 
#  Directory of C:\Users\junho\OneDrive\University of Toronto\- Courses!\Year 2\Term 1\ECE241 - Digital Systems\Lab_6\Part1
# 
# 10/28/2019  01:02 AM    <DIR>          .
# 10/28/2019  01:02 AM    <DIR>          ..
# 10/27/2019  06:26 PM             4,875 c5_pin_model_dump.txt
# 10/27/2019  06:27 PM    <DIR>          db
# 10/27/2019  06:26 PM    <DIR>          incremental_db
# 10/28/2019  01:05 AM               286 Lab6_Part1.do
# 10/28/2019  01:04 AM               127 Lab6_Part1.do.bak
# 10/27/2019  04:08 PM             1,321 Lab6_Part1.qpf
# 10/27/2019  06:25 PM            49,512 Lab6_Part1.qsf
# 10/27/2019  06:24 PM             2,285 Lab6_Part1.qsf.bak
# 10/27/2019  06:25 PM             2,001 Lab6_Part1.v
# 10/27/2019  05:35 PM                53 Lab6_Part1.v.bak
# 10/28/2019  01:00 AM    <DIR>          output_files
# 10/27/2019  05:44 PM             9,017 poly_function.v
# 10/27/2019  05:44 PM             1,722 sequence_detector.v
# 10/27/2019  06:16 PM               207 transcript
#               11 File(s)         71,406 bytes
#                5 Dir(s)  65,310,621,696 bytes free
do Lab6_Part1.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:05:48 on Oct 28,2019
# vlog -reportprogress 300 Lab6_Part1.v 
# -- Compiling module Lab6_Part1
# 
# Top level modules:
# 	Lab6_Part1
# End time: 01:05:48 on Oct 28,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim Lab6_Part1 
# Start time: 01:05:49 on Oct 28,2019
# Loading work.Lab6_Part1
do Lab6_Part1.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:09:06 on Oct 28,2019
# vlog -reportprogress 300 Lab6_Part1.v 
# -- Compiling module Lab6_Part1
# 
# Top level modules:
# 	Lab6_Part1
# End time: 01:09:06 on Oct 28,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 01:09:09 on Oct 28,2019, Elapsed time: 0:03:20
# Errors: 0, Warnings: 0
# vsim Lab6_Part1 
# Start time: 01:09:09 on Oct 28,2019
# Loading work.Lab6_Part1
do Lab6_Part1.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:10:42 on Oct 28,2019
# vlog -reportprogress 300 Lab6_Part1.v 
# -- Compiling module Lab6_Part1
# 
# Top level modules:
# 	Lab6_Part1
# End time: 01:10:42 on Oct 28,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 01:10:45 on Oct 28,2019, Elapsed time: 0:01:36
# Errors: 0, Warnings: 0
# vsim Lab6_Part1 
# Start time: 01:10:45 on Oct 28,2019
# Loading work.Lab6_Part1
do Lab6_Part1.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:11:17 on Oct 28,2019
# vlog -reportprogress 300 Lab6_Part1.v 
# -- Compiling module Lab6_Part1
# 
# Top level modules:
# 	Lab6_Part1
# End time: 01:11:18 on Oct 28,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 01:11:20 on Oct 28,2019, Elapsed time: 0:00:35
# Errors: 0, Warnings: 0
# vsim Lab6_Part1 
# Start time: 01:11:20 on Oct 28,2019
# Loading work.Lab6_Part1
do Lab6_Part1.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:13:41 on Oct 28,2019
# vlog -reportprogress 300 Lab6_Part1.v 
# -- Compiling module Lab6_Part1
# 
# Top level modules:
# 	Lab6_Part1
# End time: 01:13:41 on Oct 28,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 01:13:44 on Oct 28,2019, Elapsed time: 0:02:24
# Errors: 0, Warnings: 0
# vsim Lab6_Part1 
# Start time: 01:13:44 on Oct 28,2019
# Loading work.Lab6_Part1
do Lab6_Part1.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:15:10 on Oct 28,2019
# vlog -reportprogress 300 Lab6_Part1.v 
# -- Compiling module Lab6_Part1
# 
# Top level modules:
# 	Lab6_Part1
# End time: 01:15:10 on Oct 28,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 01:15:12 on Oct 28,2019, Elapsed time: 0:01:28
# Errors: 0, Warnings: 0
# vsim Lab6_Part1 
# Start time: 01:15:12 on Oct 28,2019
# Loading work.Lab6_Part1
do Lab6_Part1.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:17:14 on Oct 28,2019
# vlog -reportprogress 300 Lab6_Part1.v 
# -- Compiling module Lab6_Part1
# 
# Top level modules:
# 	Lab6_Part1
# End time: 01:17:14 on Oct 28,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 01:17:17 on Oct 28,2019, Elapsed time: 0:02:05
# Errors: 0, Warnings: 0
# vsim Lab6_Part1 
# Start time: 01:17:17 on Oct 28,2019
# Loading work.Lab6_Part1
do Lab6_Part1.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:18:26 on Oct 28,2019
# vlog -reportprogress 300 Lab6_Part1.v 
# -- Compiling module Lab6_Part1
# 
# Top level modules:
# 	Lab6_Part1
# End time: 01:18:27 on Oct 28,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 01:18:29 on Oct 28,2019, Elapsed time: 0:01:12
# Errors: 0, Warnings: 0
# vsim Lab6_Part1 
# Start time: 01:18:29 on Oct 28,2019
# Loading work.Lab6_Part1
do Lab6_Part1.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:19:23 on Oct 28,2019
# vlog -reportprogress 300 Lab6_Part1.v 
# -- Compiling module Lab6_Part1
# 
# Top level modules:
# 	Lab6_Part1
# End time: 01:19:23 on Oct 28,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 01:19:26 on Oct 28,2019, Elapsed time: 0:00:57
# Errors: 0, Warnings: 0
# vsim Lab6_Part1 
# Start time: 01:19:26 on Oct 28,2019
# Loading work.Lab6_Part1
do Lab6_Part1.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:25:41 on Oct 28,2019
# vlog -reportprogress 300 Lab6_Part1.v 
# -- Compiling module Lab6_Part1
# 
# Top level modules:
# 	Lab6_Part1
# End time: 01:25:41 on Oct 28,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 01:25:44 on Oct 28,2019, Elapsed time: 0:06:18
# Errors: 0, Warnings: 0
# vsim Lab6_Part1 
# Start time: 01:25:44 on Oct 28,2019
# Loading work.Lab6_Part1
dir
#  Volume in drive C is OS
#  Volume Serial Number is 7407-A44E
# 
#  Directory of C:\Users\junho\OneDrive\University of Toronto\- Courses!\Year 2\Term 1\ECE241 - Digital Systems\Lab_6\Part1
# 
# 10/28/2019  07:38 PM    <DIR>          .
# 10/28/2019  07:38 PM    <DIR>          ..
# 10/27/2019  06:26 PM             4,875 c5_pin_model_dump.txt
# 10/28/2019  01:13 PM    <DIR>          db
# 10/27/2019  06:26 PM    <DIR>          incremental_db
# 10/28/2019  01:25 AM             1,001 Lab6_Part1.do
# 10/28/2019  01:25 AM             1,001 Lab6_Part1.do.bak
# 10/27/2019  04:08 PM             1,321 Lab6_Part1.qpf
# 10/27/2019  06:25 PM            49,512 Lab6_Part1.qsf
# 10/27/2019  06:24 PM             2,285 Lab6_Part1.qsf.bak
# 10/28/2019  01:13 PM             1,319 Lab6_Part1.qws
# 10/27/2019  06:25 PM             2,001 Lab6_Part1.v
# 10/27/2019  05:35 PM                53 Lab6_Part1.v.bak
# 10/28/2019  01:00 AM    <DIR>          output_files
# 10/27/2019  05:44 PM             1,722 sequence_detector.v
# 10/28/2019  01:25 AM             7,067 transcript
# 10/28/2019  01:25 AM            57,344 vsim.wlf
# 10/28/2019  01:25 AM    <DIR>          work
#               12 File(s)        129,501 bytes
#                6 Dir(s)  64,754,581,504 bytes free
cd ..
# Cannot change directory while a simulation is in progress.
# Use the "quit -sim" command to unload the design first.
quit -sim
# End time: 01:31:22 on Oct 30,2019, Elapsed time: 48:05:38
# Errors: 1, Warnings: 0
dir
#  Volume in drive C is OS
#  Volume Serial Number is 7407-A44E
# 
#  Directory of C:\Users\junho\OneDrive\University of Toronto\- Courses!\Year 2\Term 1\ECE241 - Digital Systems\Lab_6\Part1
# 
# 10/28/2019  07:38 PM    <DIR>          .
# 10/28/2019  07:38 PM    <DIR>          ..
# 10/27/2019  06:26 PM             4,875 c5_pin_model_dump.txt
# 10/28/2019  01:13 PM    <DIR>          db
# 10/27/2019  06:26 PM    <DIR>          incremental_db
# 10/28/2019  01:25 AM             1,001 Lab6_Part1.do
# 10/28/2019  01:25 AM             1,001 Lab6_Part1.do.bak
# 10/27/2019  04:08 PM             1,321 Lab6_Part1.qpf
# 10/27/2019  06:25 PM            49,512 Lab6_Part1.qsf
# 10/27/2019  06:24 PM             2,285 Lab6_Part1.qsf.bak
# 10/28/2019  01:13 PM             1,319 Lab6_Part1.qws
# 10/27/2019  06:25 PM             2,001 Lab6_Part1.v
# 10/27/2019  05:35 PM                53 Lab6_Part1.v.bak
# 10/28/2019  01:00 AM    <DIR>          output_files
# 10/27/2019  05:44 PM             1,722 sequence_detector.v
# 10/28/2019  01:25 AM             7,067 transcript
# 10/30/2019  01:31 AM            57,344 vsim.wlf
# 10/28/2019  01:25 AM    <DIR>          work
#               12 File(s)        129,501 bytes
#                6 Dir(s)  64,754,483,200 bytes free
cd ..
dir
#  Volume in drive C is OS
#  Volume Serial Number is 7407-A44E
# 
#  Directory of C:\Users\junho\OneDrive\University of Toronto\- Courses!\Year 2\Term 1\ECE241 - Digital Systems\Lab_6
# 
# 10/28/2019  01:14 PM    <DIR>          .
# 10/28/2019  01:14 PM    <DIR>          ..
# 10/27/2019  05:44 PM            81,559 NotesForControlContentSignalsLab6.pdf
# 10/28/2019  07:38 PM    <DIR>          Part1
# 10/30/2019  01:30 AM    <DIR>          Part2
# 10/28/2019  01:27 AM            35,698 Part2.PNG
#                2 File(s)        117,257 bytes
#                4 Dir(s)  64,754,397,184 bytes free
cd Part2
do Lab6_Part2.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:31:38 on Oct 30,2019
# vlog -reportprogress 300 Lab6_Part2.v 
# -- Compiling module Lab6_Part2
# ** Error: Lab6_Part2.v(4): (vlog-2730) Undefined variable: 'SW'.
# ** Error: Lab6_Part2.v(4): Identifier must be declared with a port mode: SW.
# ** Error: Lab6_Part2.v(4): (vlog-2730) Undefined variable: 'KEY'.
# ** Error: Lab6_Part2.v(4): Identifier must be declared with a port mode: KEY.
# ** Error: Lab6_Part2.v(4): (vlog-2730) Undefined variable: 'LEDR'.
# ** Error: Lab6_Part2.v(4): Identifier must be declared with a port mode: LEDR.
# End time: 01:31:38 on Oct 30,2019, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./Lab6_Part2.do line 2
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog Lab6_Part2.v"
do Lab6_Part2.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:32 on Oct 30,2019
# vlog -reportprogress 300 Lab6_Part2.v 
# -- Compiling module Lab6_Part2
# -- Compiling module part2
# -- Compiling module control
# -- Compiling module datapath
# -- Compiling module hex_decoder
# 
# Top level modules:
# 	Lab6_Part2
# End time: 01:32:33 on Oct 30,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim Lab6_Part2 
# Start time: 01:32:33 on Oct 30,2019
# Loading work.Lab6_Part2
# Loading work.part2
# Loading work.control
# Loading work.datapath
# Loading work.hex_decoder
do Lab6_Part2.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:37:37 on Oct 30,2019
# vlog -reportprogress 300 Lab6_Part2.v 
# -- Compiling module Lab6_Part2
# -- Compiling module part2
# -- Compiling module control
# -- Compiling module datapath
# -- Compiling module hex_decoder
# 
# Top level modules:
# 	Lab6_Part2
# End time: 01:37:38 on Oct 30,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 01:37:40 on Oct 30,2019, Elapsed time: 0:05:07
# Errors: 0, Warnings: 0
# vsim Lab6_Part2 
# Start time: 01:37:40 on Oct 30,2019
# Loading work.Lab6_Part2
# Loading work.part2
# Loading work.control
# Loading work.datapath
# Loading work.hex_decoder
do Lab6_Part2.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:38:09 on Oct 30,2019
# vlog -reportprogress 300 Lab6_Part2.v 
# -- Compiling module Lab6_Part2
# -- Compiling module part2
# -- Compiling module control
# -- Compiling module datapath
# -- Compiling module hex_decoder
# 
# Top level modules:
# 	Lab6_Part2
# End time: 01:38:09 on Oct 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 01:38:11 on Oct 30,2019, Elapsed time: 0:00:31
# Errors: 0, Warnings: 0
# vsim Lab6_Part2 
# Start time: 01:38:11 on Oct 30,2019
# Loading work.Lab6_Part2
# Loading work.part2
# Loading work.control
# Loading work.datapath
# Loading work.hex_decoder
do Lab6_Part2.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:40:02 on Oct 30,2019
# vlog -reportprogress 300 Lab6_Part2.v 
# -- Compiling module Lab6_Part2
# -- Compiling module part2
# -- Compiling module control
# -- Compiling module datapath
# -- Compiling module hex_decoder
# 
# Top level modules:
# 	Lab6_Part2
# End time: 01:40:02 on Oct 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 01:40:04 on Oct 30,2019, Elapsed time: 0:01:53
# Errors: 0, Warnings: 0
# vsim Lab6_Part2 
# Start time: 01:40:04 on Oct 30,2019
# Loading work.Lab6_Part2
# Loading work.part2
# Loading work.control
# Loading work.datapath
# Loading work.hex_decoder
# A time value could not be extracted from the current line
do Lab6_Part2.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:40:36 on Oct 30,2019
# vlog -reportprogress 300 Lab6_Part2.v 
# -- Compiling module Lab6_Part2
# -- Compiling module part2
# -- Compiling module control
# -- Compiling module datapath
# -- Compiling module hex_decoder
# 
# Top level modules:
# 	Lab6_Part2
# End time: 01:40:36 on Oct 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 01:40:38 on Oct 30,2019, Elapsed time: 0:00:34
# Errors: 0, Warnings: 0
# vsim Lab6_Part2 
# Start time: 01:40:39 on Oct 30,2019
# Loading work.Lab6_Part2
# Loading work.part2
# Loading work.control
# Loading work.datapath
# Loading work.hex_decoder
do Lab6_Part2.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:41:49 on Oct 30,2019
# vlog -reportprogress 300 Lab6_Part2.v 
# -- Compiling module Lab6_Part2
# -- Compiling module part2
# -- Compiling module control
# -- Compiling module datapath
# -- Compiling module hex_decoder
# 
# Top level modules:
# 	Lab6_Part2
# End time: 01:41:49 on Oct 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 01:41:52 on Oct 30,2019, Elapsed time: 0:01:13
# Errors: 0, Warnings: 0
# vsim Lab6_Part2 
# Start time: 01:41:52 on Oct 30,2019
# Loading work.Lab6_Part2
# Loading work.part2
# Loading work.control
# Loading work.datapath
# Loading work.hex_decoder
do Lab6_Part2.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:42:42 on Oct 30,2019
# vlog -reportprogress 300 Lab6_Part2.v 
# -- Compiling module Lab6_Part2
# -- Compiling module part2
# -- Compiling module control
# -- Compiling module datapath
# -- Compiling module hex_decoder
# 
# Top level modules:
# 	Lab6_Part2
# End time: 01:42:42 on Oct 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 01:42:45 on Oct 30,2019, Elapsed time: 0:00:53
# Errors: 0, Warnings: 0
# vsim Lab6_Part2 
# Start time: 01:42:45 on Oct 30,2019
# Loading work.Lab6_Part2
# Loading work.part2
# Loading work.control
# Loading work.datapath
# Loading work.hex_decoder
do Lab6_Part2.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:43:22 on Oct 30,2019
# vlog -reportprogress 300 Lab6_Part2.v 
# -- Compiling module Lab6_Part2
# -- Compiling module part2
# -- Compiling module control
# -- Compiling module datapath
# -- Compiling module hex_decoder
# 
# Top level modules:
# 	Lab6_Part2
# End time: 01:43:22 on Oct 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 01:43:25 on Oct 30,2019, Elapsed time: 0:00:40
# Errors: 0, Warnings: 0
# vsim Lab6_Part2 
# Start time: 01:43:25 on Oct 30,2019
# Loading work.Lab6_Part2
# Loading work.part2
# Loading work.control
# Loading work.datapath
# Loading work.hex_decoder
do Lab6_Part2.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:44:42 on Oct 30,2019
# vlog -reportprogress 300 Lab6_Part2.v 
# -- Compiling module Lab6_Part2
# -- Compiling module part2
# -- Compiling module control
# -- Compiling module datapath
# -- Compiling module hex_decoder
# 
# Top level modules:
# 	Lab6_Part2
# End time: 01:44:42 on Oct 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 01:44:45 on Oct 30,2019, Elapsed time: 0:01:20
# Errors: 0, Warnings: 0
# vsim Lab6_Part2 
# Start time: 01:44:45 on Oct 30,2019
# Loading work.Lab6_Part2
# Loading work.part2
# Loading work.control
# Loading work.datapath
# Loading work.hex_decoder
do Lab6_Part2.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:45:11 on Oct 30,2019
# vlog -reportprogress 300 Lab6_Part2.v 
# -- Compiling module Lab6_Part2
# -- Compiling module part2
# -- Compiling module control
# -- Compiling module datapath
# -- Compiling module hex_decoder
# 
# Top level modules:
# 	Lab6_Part2
# End time: 01:45:11 on Oct 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 01:45:14 on Oct 30,2019, Elapsed time: 0:00:29
# Errors: 0, Warnings: 0
# vsim Lab6_Part2 
# Start time: 01:45:14 on Oct 30,2019
# Loading work.Lab6_Part2
# Loading work.part2
# Loading work.control
# Loading work.datapath
# Loading work.hex_decoder
do Lab6_Part2.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:45:28 on Oct 30,2019
# vlog -reportprogress 300 Lab6_Part2.v 
# -- Compiling module Lab6_Part2
# -- Compiling module part2
# -- Compiling module control
# -- Compiling module datapath
# -- Compiling module hex_decoder
# 
# Top level modules:
# 	Lab6_Part2
# End time: 01:45:28 on Oct 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 01:45:30 on Oct 30,2019, Elapsed time: 0:00:16
# Errors: 0, Warnings: 0
# vsim Lab6_Part2 
# Start time: 01:45:30 on Oct 30,2019
# Loading work.Lab6_Part2
# Loading work.part2
# Loading work.control
# Loading work.datapath
# Loading work.hex_decoder
do Lab6_Part2.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:45:41 on Oct 30,2019
# vlog -reportprogress 300 Lab6_Part2.v 
# -- Compiling module Lab6_Part2
# -- Compiling module part2
# -- Compiling module control
# -- Compiling module datapath
# -- Compiling module hex_decoder
# 
# Top level modules:
# 	Lab6_Part2
# End time: 01:45:41 on Oct 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 01:45:43 on Oct 30,2019, Elapsed time: 0:00:13
# Errors: 0, Warnings: 0
# vsim Lab6_Part2 
# Start time: 01:45:44 on Oct 30,2019
# Loading work.Lab6_Part2
# Loading work.part2
# Loading work.control
# Loading work.datapath
# Loading work.hex_decoder
do Lab6_Part2.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:46:46 on Oct 30,2019
# vlog -reportprogress 300 Lab6_Part2.v 
# -- Compiling module Lab6_Part2
# -- Compiling module part2
# -- Compiling module control
# -- Compiling module datapath
# -- Compiling module hex_decoder
# 
# Top level modules:
# 	Lab6_Part2
# End time: 01:46:46 on Oct 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 01:46:48 on Oct 30,2019, Elapsed time: 0:01:04
# Errors: 0, Warnings: 0
# vsim Lab6_Part2 
# Start time: 01:46:49 on Oct 30,2019
# Loading work.Lab6_Part2
# Loading work.part2
# Loading work.control
# Loading work.datapath
# Loading work.hex_decoder
do Lab6_Part2.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:47:41 on Oct 30,2019
# vlog -reportprogress 300 Lab6_Part2.v 
# -- Compiling module Lab6_Part2
# -- Compiling module part2
# -- Compiling module control
# -- Compiling module datapath
# -- Compiling module hex_decoder
# 
# Top level modules:
# 	Lab6_Part2
# End time: 01:47:41 on Oct 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 01:47:44 on Oct 30,2019, Elapsed time: 0:00:55
# Errors: 0, Warnings: 0
# vsim Lab6_Part2 
# Start time: 01:47:44 on Oct 30,2019
# Loading work.Lab6_Part2
# Loading work.part2
# Loading work.control
# Loading work.datapath
# Loading work.hex_decoder
# End time: 01:47:48 on Oct 30,2019, Elapsed time: 0:00:04
# Errors: 0, Warnings: 0
# vsim part2 
# Start time: 01:47:48 on Oct 30,2019
# Loading work.part2
# Loading work.control
# Loading work.datapath
# End time: 01:47:53 on Oct 30,2019, Elapsed time: 0:00:05
# Errors: 0, Warnings: 0
# vsim control 
# Start time: 01:47:53 on Oct 30,2019
# Loading work.control
# End time: 01:47:57 on Oct 30,2019, Elapsed time: 0:00:04
# Errors: 0, Warnings: 0
# vsim datapath 
# Start time: 01:47:57 on Oct 30,2019
# Loading work.datapath
# ** Error (suppressible): (vsim-4008) Object 'SW[0]' not found.
# Error in macro ./Lab6_Part2.do line 10
# ** Error (suppressible): (vsim-4008) Object 'SW[0]' not found.
# 
#     while executing
# "force {SW[0]} 0"
do Lab6_Part2.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:49:52 on Oct 30,2019
# vlog -reportprogress 300 Lab6_Part2.v 
# -- Compiling module Lab6_Part2
# -- Compiling module part2
# -- Compiling module control
# -- Compiling module datapath
# -- Compiling module hex_decoder
# 
# Top level modules:
# 	Lab6_Part2
# End time: 01:49:52 on Oct 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 01:49:55 on Oct 30,2019, Elapsed time: 0:01:58
# Errors: 1, Warnings: 0
# vsim part2 
# Start time: 01:49:56 on Oct 30,2019
# Loading work.part2
# Loading work.control
# Loading work.datapath
# End time: 01:50:00 on Oct 30,2019, Elapsed time: 0:00:04
# Errors: 0, Warnings: 0
# vsim control 
# Start time: 01:50:00 on Oct 30,2019
# Loading work.control
# End time: 01:50:05 on Oct 30,2019, Elapsed time: 0:00:05
# Errors: 0, Warnings: 0
# vsim datapath 
# Start time: 01:50:05 on Oct 30,2019
# Loading work.datapath
# End time: 01:50:09 on Oct 30,2019, Elapsed time: 0:00:04
# Errors: 0, Warnings: 0
# vsim Lab6_Part2 
# Start time: 01:50:09 on Oct 30,2019
# Loading work.Lab6_Part2
# Loading work.part2
# Loading work.control
# Loading work.datapath
# Loading work.hex_decoder
do Lab6_Part2.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:57:48 on Oct 30,2019
# vlog -reportprogress 300 Lab6_Part2.v 
# -- Compiling module Lab6_Part2
# -- Compiling module part2
# -- Compiling module control
# -- Compiling module datapath
# -- Compiling module hex_decoder
# 
# Top level modules:
# 	Lab6_Part2
# End time: 01:57:48 on Oct 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 01:57:51 on Oct 30,2019, Elapsed time: 0:07:42
# Errors: 0, Warnings: 0
# vsim Lab6_Part2 
# Start time: 01:57:51 on Oct 30,2019
# Loading work.Lab6_Part2
# Loading work.part2
# Loading work.control
# Loading work.datapath
# Loading work.hex_decoder
# ** Error: Invalid binary digit: C.
# ** Error: (vsim-4011) Invalid force value: CLOCK_50 0 0ns, 1 10ns.
# Error in macro ./Lab6_Part2.do line 41
# Invalid binary digit: C.
# ** Error: (vsim-4011) Invalid force value: CLOCK_50 0 0ns, 1 10ns.
# 
#     while executing
# "force {KEY[1]} {CLOCK_50} 0 0ns, 1 {10ns} -r 20ns"
do Lab6_Part2.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:58:35 on Oct 30,2019
# vlog -reportprogress 300 Lab6_Part2.v 
# -- Compiling module Lab6_Part2
# -- Compiling module part2
# -- Compiling module control
# -- Compiling module datapath
# -- Compiling module hex_decoder
# 
# Top level modules:
# 	Lab6_Part2
# End time: 01:58:35 on Oct 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 01:58:37 on Oct 30,2019, Elapsed time: 0:00:46
# Errors: 2, Warnings: 0
# vsim Lab6_Part2 
# Start time: 01:58:37 on Oct 30,2019
# Loading work.Lab6_Part2
# Loading work.part2
# Loading work.control
# Loading work.datapath
# Loading work.hex_decoder
do Lab6_Part2.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:58:51 on Oct 30,2019
# vlog -reportprogress 300 Lab6_Part2.v 
# -- Compiling module Lab6_Part2
# -- Compiling module part2
# -- Compiling module control
# -- Compiling module datapath
# -- Compiling module hex_decoder
# 
# Top level modules:
# 	Lab6_Part2
# End time: 01:58:51 on Oct 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 01:58:54 on Oct 30,2019, Elapsed time: 0:00:17
# Errors: 0, Warnings: 0
# vsim Lab6_Part2 
# Start time: 01:58:54 on Oct 30,2019
# Loading work.Lab6_Part2
# Loading work.part2
# Loading work.control
# Loading work.datapath
# Loading work.hex_decoder
do Lab6_Part2.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:00:43 on Oct 30,2019
# vlog -reportprogress 300 Lab6_Part2.v 
# -- Compiling module Lab6_Part2
# -- Compiling module part2
# -- Compiling module control
# -- Compiling module datapath
# -- Compiling module hex_decoder
# 
# Top level modules:
# 	Lab6_Part2
# End time: 02:00:43 on Oct 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 02:00:46 on Oct 30,2019, Elapsed time: 0:01:52
# Errors: 0, Warnings: 0
# vsim Lab6_Part2 
# Start time: 02:00:46 on Oct 30,2019
# Loading work.Lab6_Part2
# Loading work.part2
# Loading work.control
# Loading work.datapath
# Loading work.hex_decoder
do Lab6_Part2.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:05:09 on Oct 30,2019
# vlog -reportprogress 300 poly_function.v 
# -- Compiling module fpga_top
# -- Compiling module part2
# -- Compiling module control
# -- Compiling module datapath
# -- Compiling module hex_decoder
# 
# Top level modules:
# 	fpga_top
# End time: 02:05:09 on Oct 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 02:05:12 on Oct 30,2019, Elapsed time: 0:04:26
# Errors: 0, Warnings: 0
# vsim poly_calc 
# Start time: 02:05:12 on Oct 30,2019
# ** Error: (vsim-3170) Could not find 'poly_calc'.
#         Searched libraries:
#             C:/Users/junho/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Lab_6/Part2/work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./Lab6_Part2.do PAUSED at line 10
cd Part2
# couldn't change working directory to "Part2": no such file or directory
do Lab6_Part2.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:06:03 on Oct 30,2019
# vlog -reportprogress 300 Lab6_Part2.v 
# -- Compiling module Lab6_Part2
# -- Compiling module part2
# -- Compiling module control
# -- Compiling module datapath
# -- Compiling module hex_decoder
# 
# Top level modules:
# 	Lab6_Part2
# End time: 02:06:03 on Oct 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim Lab6_Part2 
# Start time: 02:05:12 on Oct 30,2019
# Loading work.Lab6_Part2
# Loading work.part2
# Loading work.control
# Loading work.datapath
# Loading work.hex_decoder
# ** Error (suppressible): (vsim-4008) Object 'clk' not found.
# Error in macro ./Lab6_Part2.do line 25
# ** Error (suppressible): (vsim-4008) Object 'clk' not found.
# 
#     while executing
# "force clk 0 0ns, 1 {5ns} -r 10ns"
do Lab6_Part2.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:06:24 on Oct 30,2019
# vlog -reportprogress 300 Lab6_Part2.v 
# -- Compiling module Lab6_Part2
# -- Compiling module part2
# -- Compiling module control
# -- Compiling module datapath
# -- Compiling module hex_decoder
# 
# Top level modules:
# 	Lab6_Part2
# End time: 02:06:24 on Oct 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 02:06:27 on Oct 30,2019, Elapsed time: 0:01:15
# Errors: 2, Warnings: 0
# vsim Lab6_Part2 
# Start time: 02:06:27 on Oct 30,2019
# Loading work.Lab6_Part2
# Loading work.part2
# Loading work.control
# Loading work.datapath
# Loading work.hex_decoder
# ** Error (suppressible): (vsim-4008) Object 'data_in' not found.
# Error in macro ./Lab6_Part2.do line 29
# ** Error (suppressible): (vsim-4008) Object 'data_in' not found.
# 
#     while executing
# "force data_in 0"
do Lab6_Part2.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:07:23 on Oct 30,2019
# vlog -reportprogress 300 Lab6_Part2.v 
# -- Compiling module Lab6_Part2
# -- Compiling module part2
# -- Compiling module control
# -- Compiling module datapath
# -- Compiling module hex_decoder
# 
# Top level modules:
# 	Lab6_Part2
# End time: 02:07:23 on Oct 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 02:07:26 on Oct 30,2019, Elapsed time: 0:00:59
# Errors: 1, Warnings: 0
# vsim Lab6_Part2 
# Start time: 02:07:26 on Oct 30,2019
# Loading work.Lab6_Part2
# Loading work.part2
# Loading work.control
# Loading work.datapath
# Loading work.hex_decoder
# ** Error (suppressible): (vsim-4008) Object 'data_in' not found.
# Error in macro ./Lab6_Part2.do line 29
# ** Error (suppressible): (vsim-4008) Object 'data_in' not found.
# 
#     while executing
# "force data_in 0"
do Lab6_Part2.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:09:40 on Oct 30,2019
# vlog -reportprogress 300 Lab6_Part2.v 
# -- Compiling module Lab6_Part2
# -- Compiling module part2
# -- Compiling module control
# -- Compiling module datapath
# -- Compiling module hex_decoder
# 
# Top level modules:
# 	Lab6_Part2
# End time: 02:09:40 on Oct 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 02:09:42 on Oct 30,2019, Elapsed time: 0:02:16
# Errors: 1, Warnings: 0
# vsim Part2 
# Start time: 02:09:42 on Oct 30,2019
# ** Error: (vsim-3170) Could not find 'Part2'.
#         Searched libraries:
#             C:/Users/junho/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Lab_6/Part2/work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./Lab6_Part2.do PAUSED at line 10
do Lab6_Part2.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:10:11 on Oct 30,2019
# vlog -reportprogress 300 Lab6_Part2.v 
# -- Compiling module Lab6_Part2
# -- Compiling module part2
# -- Compiling module control
# -- Compiling module datapath
# -- Compiling module hex_decoder
# 
# Top level modules:
# 	Lab6_Part2
# End time: 02:10:11 on Oct 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim part2 
# Start time: 02:09:42 on Oct 30,2019
# Loading work.part2
# Loading work.control
# Loading work.datapath
do Lab6_Part2.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:11:54 on Oct 30,2019
# vlog -reportprogress 300 Lab6_Part2.v 
# -- Compiling module Lab6_Part2
# -- Compiling module part2
# -- Compiling module control
# -- Compiling module datapath
# -- Compiling module hex_decoder
# 
# Top level modules:
# 	Lab6_Part2
# End time: 02:11:54 on Oct 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 02:11:56 on Oct 30,2019, Elapsed time: 0:02:14
# Errors: 1, Warnings: 0
# vsim part2 
# Start time: 02:11:57 on Oct 30,2019
# Loading work.part2
# Loading work.control
# Loading work.datapath
do Lab6_Part2.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:06:24 on Oct 30,2019
# vlog -reportprogress 300 Lab6_Part2.v 
# -- Compiling module Lab6_Part2
# -- Compiling module part2
# -- Compiling module control
# ** Error: (vlog-13069) Lab6_Part2.v(129): near "=": syntax error, unexpected '='.
# ** Error: Lab6_Part2.v(129): (vlog-13205) Syntax error found in the scope following 'S_CYCLE_3'. Is there a missing '::'?
# End time: 03:06:24 on Oct 30,2019, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./Lab6_Part2.do line 7
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog Lab6_Part2.v"
do Lab6_Part2.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:07:01 on Oct 30,2019
# vlog -reportprogress 300 Lab6_Part2.v 
# -- Compiling module Lab6_Part2
# -- Compiling module part2
# -- Compiling module control
# -- Compiling module datapath
# -- Compiling module hex_decoder
# 
# Top level modules:
# 	Lab6_Part2
# End time: 03:07:01 on Oct 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 03:07:05 on Oct 30,2019, Elapsed time: 0:55:08
# Errors: 5, Warnings: 0
# vsim part2 
# Start time: 03:07:05 on Oct 30,2019
# Loading work.part2
# Loading work.control
# Loading work.datapath
do Lab6_Part2.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:07:26 on Oct 30,2019
# vlog -reportprogress 300 Lab6_Part2.v 
# -- Compiling module Lab6_Part2
# -- Compiling module part2
# -- Compiling module control
# -- Compiling module datapath
# -- Compiling module hex_decoder
# 
# Top level modules:
# 	Lab6_Part2
# End time: 03:07:26 on Oct 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 03:07:28 on Oct 30,2019, Elapsed time: 0:00:23
# Errors: 0, Warnings: 0
# vsim part2 
# Start time: 03:07:29 on Oct 30,2019
# Loading work.part2
# Loading work.control
# Loading work.datapath
do Lab6_Part2.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:09:05 on Oct 30,2019
# vlog -reportprogress 300 Lab6_Part2.v 
# -- Compiling module Lab6_Part2
# -- Compiling module part2
# -- Compiling module control
# -- Compiling module datapath
# -- Compiling module hex_decoder
# 
# Top level modules:
# 	Lab6_Part2
# End time: 03:09:05 on Oct 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 03:09:07 on Oct 30,2019, Elapsed time: 0:01:38
# Errors: 0, Warnings: 0
# vsim part2 
# Start time: 03:09:07 on Oct 30,2019
# Loading work.part2
# Loading work.control
# Loading work.datapath
do Lab6_Part2.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:09:35 on Oct 30,2019
# vlog -reportprogress 300 Lab6_Part2.v 
# -- Compiling module Lab6_Part2
# -- Compiling module part2
# -- Compiling module control
# -- Compiling module datapath
# -- Compiling module hex_decoder
# 
# Top level modules:
# 	Lab6_Part2
# End time: 03:09:35 on Oct 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 03:09:37 on Oct 30,2019, Elapsed time: 0:00:30
# Errors: 0, Warnings: 0
# vsim part2 
# Start time: 03:09:37 on Oct 30,2019
# Loading work.part2
# Loading work.control
# Loading work.datapath
quit -sim
# End time: 03:27:00 on Oct 30,2019, Elapsed time: 0:17:23
# Errors: 0, Warnings: 0
do Control.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:27:10 on Oct 30,2019
# vlog -reportprogress 300 Lab6_Part2.v 
# -- Compiling module Lab6_Part2
# -- Compiling module part2
# -- Compiling module control
# -- Compiling module datapath
# -- Compiling module hex_decoder
# 
# Top level modules:
# 	Lab6_Part2
# End time: 03:27:10 on Oct 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim control 
# Start time: 03:27:10 on Oct 30,2019
# Loading work.control
do Control.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:29:11 on Oct 30,2019
# vlog -reportprogress 300 Lab6_Part2.v 
# -- Compiling module Lab6_Part2
# -- Compiling module part2
# -- Compiling module control
# -- Compiling module datapath
# -- Compiling module hex_decoder
# 
# Top level modules:
# 	Lab6_Part2
# End time: 03:29:11 on Oct 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 03:29:14 on Oct 30,2019, Elapsed time: 0:02:04
# Errors: 0, Warnings: 0
# vsim control 
# Start time: 03:29:14 on Oct 30,2019
# Loading work.control
do Control.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:29:46 on Oct 30,2019
# vlog -reportprogress 300 Lab6_Part2.v 
# -- Compiling module Lab6_Part2
# -- Compiling module part2
# -- Compiling module control
# -- Compiling module datapath
# -- Compiling module hex_decoder
# 
# Top level modules:
# 	Lab6_Part2
# End time: 03:29:46 on Oct 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 03:29:49 on Oct 30,2019, Elapsed time: 0:00:35
# Errors: 0, Warnings: 0
# vsim control 
# Start time: 03:29:49 on Oct 30,2019
# Loading work.control
do datapath.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:37:14 on Oct 30,2019
# vlog -reportprogress 300 Lab6_Part2.v 
# -- Compiling module Lab6_Part2
# -- Compiling module part2
# -- Compiling module control
# -- Compiling module datapath
# -- Compiling module hex_decoder
# 
# Top level modules:
# 	Lab6_Part2
# End time: 03:37:14 on Oct 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 03:37:18 on Oct 30,2019, Elapsed time: 0:07:29
# Errors: 0, Warnings: 0
# vsim datapath 
# Start time: 03:37:18 on Oct 30,2019
# Loading work.datapath
do datapath.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:37:48 on Oct 30,2019
# vlog -reportprogress 300 Lab6_Part2.v 
# -- Compiling module Lab6_Part2
# -- Compiling module part2
# -- Compiling module control
# -- Compiling module datapath
# -- Compiling module hex_decoder
# 
# Top level modules:
# 	Lab6_Part2
# End time: 03:37:48 on Oct 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 03:37:52 on Oct 30,2019, Elapsed time: 0:00:34
# Errors: 0, Warnings: 0
# vsim datapath 
# Start time: 03:37:52 on Oct 30,2019
# Loading work.datapath
# ** Error: invalid command name "10ns"
# Error in macro ./datapath.do line 15
# invalid command name "10ns"
#     while executing
# "10ns"
do datapath.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:38:10 on Oct 30,2019
# vlog -reportprogress 300 Lab6_Part2.v 
# -- Compiling module Lab6_Part2
# -- Compiling module part2
# -- Compiling module control
# -- Compiling module datapath
# -- Compiling module hex_decoder
# 
# Top level modules:
# 	Lab6_Part2
# End time: 03:38:10 on Oct 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 03:38:13 on Oct 30,2019, Elapsed time: 0:00:21
# Errors: 3, Warnings: 0
# vsim datapath 
# Start time: 03:38:13 on Oct 30,2019
# Loading work.datapath
do datapath.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:38:48 on Oct 30,2019
# vlog -reportprogress 300 Lab6_Part2.v 
# -- Compiling module Lab6_Part2
# -- Compiling module part2
# -- Compiling module control
# -- Compiling module datapath
# -- Compiling module hex_decoder
# 
# Top level modules:
# 	Lab6_Part2
# End time: 03:38:48 on Oct 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 03:38:52 on Oct 30,2019, Elapsed time: 0:00:39
# Errors: 0, Warnings: 0
# vsim datapath 
# Start time: 03:38:52 on Oct 30,2019
# Loading work.datapath
do datapath.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:39:46 on Oct 30,2019
# vlog -reportprogress 300 Lab6_Part2.v 
# -- Compiling module Lab6_Part2
# -- Compiling module part2
# -- Compiling module control
# -- Compiling module datapath
# -- Compiling module hex_decoder
# 
# Top level modules:
# 	Lab6_Part2
# End time: 03:39:46 on Oct 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 03:39:50 on Oct 30,2019, Elapsed time: 0:00:58
# Errors: 0, Warnings: 0
# vsim datapath 
# Start time: 03:39:50 on Oct 30,2019
# Loading work.datapath
do datapath.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:40:11 on Oct 30,2019
# vlog -reportprogress 300 Lab6_Part2.v 
# -- Compiling module Lab6_Part2
# -- Compiling module part2
# -- Compiling module control
# -- Compiling module datapath
# -- Compiling module hex_decoder
# 
# Top level modules:
# 	Lab6_Part2
# End time: 03:40:11 on Oct 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 03:40:15 on Oct 30,2019, Elapsed time: 0:00:25
# Errors: 0, Warnings: 0
# vsim datapath 
# Start time: 03:40:15 on Oct 30,2019
# Loading work.datapath

do datapath.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:40:46 on Oct 30,2019
# vlog -reportprogress 300 Lab6_Part2.v 
# -- Compiling module Lab6_Part2
# -- Compiling module part2
# -- Compiling module control
# -- Compiling module datapath
# -- Compiling module hex_decoder
# 
# Top level modules:
# 	Lab6_Part2
# End time: 03:40:46 on Oct 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 03:40:50 on Oct 30,2019, Elapsed time: 0:00:35
# Errors: 0, Warnings: 0
# vsim datapath 
# Start time: 03:40:50 on Oct 30,2019
# Loading work.datapath
do datapath.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:41:31 on Oct 30,2019
# vlog -reportprogress 300 Lab6_Part2.v 
# -- Compiling module Lab6_Part2
# -- Compiling module part2
# -- Compiling module control
# -- Compiling module datapath
# -- Compiling module hex_decoder
# 
# Top level modules:
# 	Lab6_Part2
# End time: 03:41:32 on Oct 30,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 03:41:35 on Oct 30,2019, Elapsed time: 0:00:45
# Errors: 0, Warnings: 0
# vsim datapath 
# Start time: 03:41:35 on Oct 30,2019
# Loading work.datapath
do datapath.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:42:06 on Oct 30,2019
# vlog -reportprogress 300 Lab6_Part2.v 
# -- Compiling module Lab6_Part2
# -- Compiling module part2
# -- Compiling module control
# -- Compiling module datapath
# -- Compiling module hex_decoder
# 
# Top level modules:
# 	Lab6_Part2
# End time: 03:42:06 on Oct 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 03:42:10 on Oct 30,2019, Elapsed time: 0:00:35
# Errors: 0, Warnings: 0
# vsim datapath 
# Start time: 03:42:10 on Oct 30,2019
# Loading work.datapath
do datapath.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:44:12 on Oct 30,2019
# vlog -reportprogress 300 Lab6_Part2.v 
# -- Compiling module Lab6_Part2
# -- Compiling module part2
# -- Compiling module control
# -- Compiling module datapath
# -- Compiling module hex_decoder
# 
# Top level modules:
# 	Lab6_Part2
# End time: 03:44:13 on Oct 30,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 03:44:16 on Oct 30,2019, Elapsed time: 0:02:06
# Errors: 0, Warnings: 0
# vsim datapath 
# Start time: 03:44:16 on Oct 30,2019
# Loading work.datapath
do datapath.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:49:49 on Oct 30,2019
# vlog -reportprogress 300 Lab6_Part2.v 
# -- Compiling module Lab6_Part2
# -- Compiling module part2
# -- Compiling module control
# -- Compiling module datapath
# -- Compiling module hex_decoder
# 
# Top level modules:
# 	Lab6_Part2
# End time: 03:49:49 on Oct 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 03:49:53 on Oct 30,2019, Elapsed time: 0:05:37
# Errors: 0, Warnings: 0
# vsim datapath 
# Start time: 03:49:53 on Oct 30,2019
# Loading work.datapath
do datapath.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:51:16 on Oct 30,2019
# vlog -reportprogress 300 Lab6_Part2.v 
# -- Compiling module Lab6_Part2
# -- Compiling module part2
# -- Compiling module control
# -- Compiling module datapath
# -- Compiling module hex_decoder
# 
# Top level modules:
# 	Lab6_Part2
# End time: 03:51:16 on Oct 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 03:51:19 on Oct 30,2019, Elapsed time: 0:01:26
# Errors: 0, Warnings: 0
# vsim datapath 
# Start time: 03:51:19 on Oct 30,2019
# Loading work.datapath
do datapath.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:52:54 on Oct 30,2019
# vlog -reportprogress 300 Lab6_Part2.v 
# -- Compiling module Lab6_Part2
# -- Compiling module part2
# -- Compiling module control
# -- Compiling module datapath
# -- Compiling module hex_decoder
# 
# Top level modules:
# 	Lab6_Part2
# End time: 03:52:54 on Oct 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 03:52:58 on Oct 30,2019, Elapsed time: 0:01:39
# Errors: 0, Warnings: 0
# vsim datapath 
# Start time: 03:52:58 on Oct 30,2019
# Loading work.datapath
do datapath.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:54:48 on Oct 30,2019
# vlog -reportprogress 300 Lab6_Part2.v 
# -- Compiling module Lab6_Part2
# -- Compiling module part2
# -- Compiling module control
# -- Compiling module datapath
# -- Compiling module hex_decoder
# 
# Top level modules:
# 	Lab6_Part2
# End time: 03:54:48 on Oct 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 03:54:51 on Oct 30,2019, Elapsed time: 0:01:53
# Errors: 0, Warnings: 0
# vsim datapath 
# Start time: 03:54:51 on Oct 30,2019
# Loading work.datapath
do datapath.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:58:01 on Oct 30,2019
# vlog -reportprogress 300 Lab6_Part2.v 
# -- Compiling module Lab6_Part2
# -- Compiling module part2
# -- Compiling module control
# -- Compiling module datapath
# -- Compiling module hex_decoder
# 
# Top level modules:
# 	Lab6_Part2
# End time: 03:58:01 on Oct 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 03:58:05 on Oct 30,2019, Elapsed time: 0:03:14
# Errors: 0, Warnings: 0
# vsim datapath 
# Start time: 03:58:05 on Oct 30,2019
# Loading work.datapath
# End time: 20:03:40 on Oct 30,2019, Elapsed time: 16:05:35
# Errors: 0, Warnings: 0
