{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1637176884124 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1637176884124 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 17 13:21:24 2021 " "Processing started: Wed Nov 17 13:21:24 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1637176884124 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637176884124 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off triscRAM -c triscRAM " "Command: quartus_map --read_settings_files=on --write_settings_files=off triscRAM -c triscRAM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637176884124 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1637176884410 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1637176884410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my documents/cse 2441/fall 2021/designs/binary2seven/binary2seven.v 1 1 " "Found 1 design units, including 1 entities, in source file /my documents/cse 2441/fall 2021/designs/binary2seven/binary2seven.v" { { "Info" "ISGN_ENTITY_NAME" "1 binary2seven " "Found entity 1: binary2seven" {  } { { "../binary2seven/binary2seven.v" "" { Text "C:/My Documents/CSE 2441/Fall 2021/designs/binary2seven/binary2seven.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637176889875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637176889875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my documents/cse 2441/fall 2021/designs/binup/binup.v 1 1 " "Found 1 design units, including 1 entities, in source file /my documents/cse 2441/fall 2021/designs/binup/binup.v" { { "Info" "ISGN_ENTITY_NAME" "1 BinUp " "Found entity 1: BinUp" {  } { { "../BinUp/BinUp.v" "" { Text "C:/My Documents/CSE 2441/Fall 2021/designs/BinUp/BinUp.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637176889876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637176889876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my documents/cse 2441/fall 2021/designs/lab11ram/lab11ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /my documents/cse 2441/fall 2021/designs/lab11ram/lab11ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab11RAM " "Found entity 1: Lab11RAM" {  } { { "../Lab11RAM/Lab11RAM.v" "" { Text "C:/My Documents/CSE 2441/Fall 2021/designs/Lab11RAM/Lab11RAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637176889878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637176889878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my documents/cse 2441/fall 2021/designs/onofftoggle/onofftoggle.v 1 1 " "Found 1 design units, including 1 entities, in source file /my documents/cse 2441/fall 2021/designs/onofftoggle/onofftoggle.v" { { "Info" "ISGN_ENTITY_NAME" "1 OnOffToggle " "Found entity 1: OnOffToggle" {  } { { "../OnOffToggle/OnOffToggle.v" "" { Text "C:/My Documents/CSE 2441/Fall 2021/designs/OnOffToggle/OnOffToggle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637176889879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637176889879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triscram.v 1 1 " "Found 1 design units, including 1 entities, in source file triscram.v" { { "Info" "ISGN_ENTITY_NAME" "1 triscRAM " "Found entity 1: triscRAM" {  } { { "triscRAM.v" "" { Text "C:/My Documents/CSE 2441/Fall 2021/designs/triscRAM/triscRAM.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637176889880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637176889880 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "triscRAM " "Elaborating entity \"triscRAM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1637176889911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OnOffToggle OnOffToggle:DivideX2 " "Elaborating entity \"OnOffToggle\" for hierarchy \"OnOffToggle:DivideX2\"" {  } { { "triscRAM.v" "DivideX2" { Text "C:/My Documents/CSE 2441/Fall 2021/designs/triscRAM/triscRAM.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637176889918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BinUp BinUp:AddressGen " "Elaborating entity \"BinUp\" for hierarchy \"BinUp:AddressGen\"" {  } { { "triscRAM.v" "AddressGen" { Text "C:/My Documents/CSE 2441/Fall 2021/designs/triscRAM/triscRAM.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637176889919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab11RAM Lab11RAM:Lab11RAM " "Elaborating entity \"Lab11RAM\" for hierarchy \"Lab11RAM:Lab11RAM\"" {  } { { "triscRAM.v" "Lab11RAM" { Text "C:/My Documents/CSE 2441/Fall 2021/designs/triscRAM/triscRAM.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637176889921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Lab11RAM:Lab11RAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Lab11RAM:Lab11RAM\|altsyncram:altsyncram_component\"" {  } { { "../Lab11RAM/Lab11RAM.v" "altsyncram_component" { Text "C:/My Documents/CSE 2441/Fall 2021/designs/Lab11RAM/Lab11RAM.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637176889952 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Lab11RAM:Lab11RAM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Lab11RAM:Lab11RAM\|altsyncram:altsyncram_component\"" {  } { { "../Lab11RAM/Lab11RAM.v" "" { Text "C:/My Documents/CSE 2441/Fall 2021/designs/Lab11RAM/Lab11RAM.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637176889953 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Lab11RAM:Lab11RAM\|altsyncram:altsyncram_component " "Instantiated megafunction \"Lab11RAM:Lab11RAM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637176889953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637176889953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637176889953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637176889953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637176889953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Parameter \"numwords_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637176889953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637176889953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637176889953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637176889953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637176889953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637176889953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637176889953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637176889953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637176889953 ""}  } { { "../Lab11RAM/Lab11RAM.v" "" { Text "C:/My Documents/CSE 2441/Fall 2021/designs/Lab11RAM/Lab11RAM.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1637176889953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ene1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ene1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ene1 " "Found entity 1: altsyncram_ene1" {  } { { "db/altsyncram_ene1.tdf" "" { Text "C:/My Documents/CSE 2441/Fall 2021/designs/triscRAM/db/altsyncram_ene1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637176889987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637176889987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ene1 Lab11RAM:Lab11RAM\|altsyncram:altsyncram_component\|altsyncram_ene1:auto_generated " "Elaborating entity \"altsyncram_ene1\" for hierarchy \"Lab11RAM:Lab11RAM\|altsyncram:altsyncram_component\|altsyncram_ene1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637176889987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary2seven binary2seven:Address_HEX2 " "Elaborating entity \"binary2seven\" for hierarchy \"binary2seven:Address_HEX2\"" {  } { { "triscRAM.v" "Address_HEX2" { Text "C:/My Documents/CSE 2441/Fall 2021/designs/triscRAM/triscRAM.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637176889989 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "clock1 " "Found clock multiplexer clock1" {  } { { "triscRAM.v" "" { Text "C:/My Documents/CSE 2441/Fall 2021/designs/triscRAM/triscRAM.v" 13 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1637176890094 "|triscRAM|clock1"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "clock1~0 " "Found clock multiplexer clock1~0" {  } { { "triscRAM.v" "" { Text "C:/My Documents/CSE 2441/Fall 2021/designs/triscRAM/triscRAM.v" 13 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1637176890094 "|triscRAM|clock1~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "clock1~1 " "Found clock multiplexer clock1~1" {  } { { "triscRAM.v" "" { Text "C:/My Documents/CSE 2441/Fall 2021/designs/triscRAM/triscRAM.v" 13 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1637176890094 "|triscRAM|clock1~1"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1637176890094 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1637176890310 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "OnOffToggle:DivideX2\|Mult0 " "Logic cell \"OnOffToggle:DivideX2\|Mult0\"" {  } { { "../OnOffToggle/OnOffToggle.v" "Mult0" { Text "C:/My Documents/CSE 2441/Fall 2021/designs/OnOffToggle/OnOffToggle.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1637176890501 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1637176890501 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1637176890575 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637176890575 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "c3 " "No output dependent on input pin \"c3\"" {  } { { "triscRAM.v" "" { Text "C:/My Documents/CSE 2441/Fall 2021/designs/triscRAM/triscRAM.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637176890605 "|triscRAM|c3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "c5 " "No output dependent on input pin \"c5\"" {  } { { "triscRAM.v" "" { Text "C:/My Documents/CSE 2441/Fall 2021/designs/triscRAM/triscRAM.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637176890605 "|triscRAM|c5"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AddBus\[0\] " "No output dependent on input pin \"AddBus\[0\]\"" {  } { { "triscRAM.v" "" { Text "C:/My Documents/CSE 2441/Fall 2021/designs/triscRAM/triscRAM.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637176890605 "|triscRAM|AddBus[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AddBus\[1\] " "No output dependent on input pin \"AddBus\[1\]\"" {  } { { "triscRAM.v" "" { Text "C:/My Documents/CSE 2441/Fall 2021/designs/triscRAM/triscRAM.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637176890605 "|triscRAM|AddBus[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AddBus\[2\] " "No output dependent on input pin \"AddBus\[2\]\"" {  } { { "triscRAM.v" "" { Text "C:/My Documents/CSE 2441/Fall 2021/designs/triscRAM/triscRAM.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637176890605 "|triscRAM|AddBus[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AddBus\[3\] " "No output dependent on input pin \"AddBus\[3\]\"" {  } { { "triscRAM.v" "" { Text "C:/My Documents/CSE 2441/Fall 2021/designs/triscRAM/triscRAM.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637176890605 "|triscRAM|AddBus[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1637176890605 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "118 " "Implemented 118 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "31 " "Implemented 31 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1637176890606 ""} { "Info" "ICUT_CUT_TM_OPINS" "39 " "Implemented 39 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1637176890606 ""} { "Info" "ICUT_CUT_TM_LCELLS" "40 " "Implemented 40 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1637176890606 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1637176890606 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1637176890606 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4787 " "Peak virtual memory: 4787 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1637176890620 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 17 13:21:30 2021 " "Processing ended: Wed Nov 17 13:21:30 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1637176890620 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1637176890620 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1637176890620 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1637176890620 ""}
