Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o D:/Verilog/SAD/Test_Sad_isim_beh.exe -prj D:/Verilog/SAD/Test_Sad_beh.prj work.Test_Sad work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file "D:/Verilog/SAD/Twos_Complement.v" into library work
Analyzing Verilog file "D:/Verilog/SAD/Sum.v" into library work
Analyzing Verilog file "D:/Verilog/SAD/Substractor.v" into library work
Analyzing Verilog file "D:/Verilog/SAD/sad_reg.v" into library work
Analyzing Verilog file "D:/Verilog/SAD/ipcore_dir/Rom_B.v" into library work
Analyzing Verilog file "D:/Verilog/SAD/ipcore_dir/Rom_A.v" into library work
Analyzing Verilog file "D:/Verilog/SAD/FSM.v" into library work
Analyzing Verilog file "D:/Verilog/SAD/counter.v" into library work
Analyzing Verilog file "D:/Verilog/SAD/Comparator.v" into library work
Analyzing Verilog file "D:/Verilog/SAD/Adder.v" into library work
Analyzing Verilog file "D:/Verilog/SAD/ABS.v" into library work
Analyzing Verilog file "D:/Verilog/SAD/SAD.v" into library work
Analyzing Verilog file "D:/Verilog/SAD/Test_SAD.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "D:/Verilog/SAD/SAD.v" Line 112: Size mismatch in connection of port <a>. Formal port size is 8-bit while actual signal size is 9-bit.
WARNING:HDLCompiler:189 - "D:/Verilog/SAD/SAD.v" Line 118: Size mismatch in connection of port <a>. Formal port size is 8-bit while actual signal size is 9-bit.
Completed static elaboration
Compiling module FSM
Compiling module Comparator
Compiling module counter
Compiling module Substractor
Compiling module Twos_Complement
Compiling module ABS
Compiling module Adder
Compiling module Sum
Compiling module sad_reg
Compiling module DIST_MEM_GEN_V7_2(C_FAMILY="spar...
Compiling module Rom_A
Compiling module Rom_B
Compiling module SAD
Compiling module Test_Sad
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 12 sub-compilation(s) to finish...
ERROR:Simulator:904 - Unable to remove previous simulation file isim/Test_Sad_isim_beh.exe.sim/Test_Sad_isim_beh.exe. Please check if you have another instance of this simulation running on your system, terminate it and then recompile your design. System Error Message: boost::filesystem::exists: Acceso denegado: "isim\Test_Sad_isim_beh.exe.sim\Test_Sad_isim_beh.exe"
ERROR:Simulator:861 - Failed to link the design
