

================================================================
== Vivado HLS Report for 'softmax_stable_array_array_softmax_config13_s'
================================================================
* Date:           Tue Dec  7 00:24:29 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 2.00 ns | 1.650 ns |   0.25 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |       12|       12| 24.000 ns | 24.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 1, D = 13, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.50>
ST_1 : Operation 14 [1/1] (0.87ns)   --->   "%empty = call { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } @_ssdm_op_Read.ap_fifo.volatile.i12P.i12P.i12P.i12P.i12P.i12P.i12P.i12P.i12P.i12P(i12* %data_V_data_0_V, i12* %data_V_data_1_V, i12* %data_V_data_2_V, i12* %data_V_data_3_V, i12* %data_V_data_4_V, i12* %data_V_data_5_V, i12* %data_V_data_6_V, i12* %data_V_data_7_V, i12* %data_V_data_8_V, i12* %data_V_data_9_V)" [firmware/nnet_utils/nnet_activation_stream.h:211]   --->   Operation 14 'read' 'empty' <Predicate = true> <Delay = 0.87> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%data_array_0_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %empty, 0" [firmware/nnet_utils/nnet_activation_stream.h:211]   --->   Operation 15 'extractvalue' 'data_array_0_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%data_array_1_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %empty, 1" [firmware/nnet_utils/nnet_activation_stream.h:211]   --->   Operation 16 'extractvalue' 'data_array_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%data_array_2_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %empty, 2" [firmware/nnet_utils/nnet_activation_stream.h:211]   --->   Operation 17 'extractvalue' 'data_array_2_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%data_array_3_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %empty, 3" [firmware/nnet_utils/nnet_activation_stream.h:211]   --->   Operation 18 'extractvalue' 'data_array_3_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%data_array_4_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %empty, 4" [firmware/nnet_utils/nnet_activation_stream.h:211]   --->   Operation 19 'extractvalue' 'data_array_4_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%data_array_5_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %empty, 5" [firmware/nnet_utils/nnet_activation_stream.h:211]   --->   Operation 20 'extractvalue' 'data_array_5_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%data_array_6_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %empty, 6" [firmware/nnet_utils/nnet_activation_stream.h:211]   --->   Operation 21 'extractvalue' 'data_array_6_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%data_array_7_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %empty, 7" [firmware/nnet_utils/nnet_activation_stream.h:211]   --->   Operation 22 'extractvalue' 'data_array_7_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%data_array_8_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %empty, 8" [firmware/nnet_utils/nnet_activation_stream.h:211]   --->   Operation 23 'extractvalue' 'data_array_8_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%data_array_9_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %empty, 9" [firmware/nnet_utils/nnet_activation_stream.h:211]   --->   Operation 24 'extractvalue' 'data_array_9_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.62ns)   --->   "%icmp_ln1496 = icmp slt i12 %data_array_0_V, %data_array_1_V" [firmware/nnet_utils/nnet_common.h:86->firmware/nnet_utils/nnet_common.h:53->firmware/nnet_utils/nnet_common.h:55->firmware/nnet_utils/nnet_common.h:55->firmware/nnet_utils/nnet_common.h:55->firmware/nnet_utils/nnet_activation_stream.h:220]   --->   Operation 25 'icmp' 'icmp_ln1496' <Predicate = true> <Delay = 0.62> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.62ns)   --->   "%icmp_ln1496_1 = icmp slt i12 %data_array_2_V, %data_array_3_V" [firmware/nnet_utils/nnet_common.h:86->firmware/nnet_utils/nnet_common.h:53->firmware/nnet_utils/nnet_common.h:55->firmware/nnet_utils/nnet_common.h:55->firmware/nnet_utils/nnet_common.h:55->firmware/nnet_utils/nnet_activation_stream.h:220]   --->   Operation 26 'icmp' 'icmp_ln1496_1' <Predicate = true> <Delay = 0.62> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.62ns)   --->   "%icmp_ln1496_3 = icmp slt i12 %data_array_4_V, %data_array_5_V" [firmware/nnet_utils/nnet_common.h:86->firmware/nnet_utils/nnet_common.h:53->firmware/nnet_utils/nnet_common.h:55->firmware/nnet_utils/nnet_common.h:55->firmware/nnet_utils/nnet_common.h:55->firmware/nnet_utils/nnet_activation_stream.h:220]   --->   Operation 27 'icmp' 'icmp_ln1496_3' <Predicate = true> <Delay = 0.62> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.62ns)   --->   "%icmp_ln1496_4 = icmp slt i12 %data_array_6_V, %data_array_7_V" [firmware/nnet_utils/nnet_common.h:86->firmware/nnet_utils/nnet_common.h:53->firmware/nnet_utils/nnet_common.h:55->firmware/nnet_utils/nnet_common.h:55->firmware/nnet_utils/nnet_common.h:55->firmware/nnet_utils/nnet_activation_stream.h:220]   --->   Operation 28 'icmp' 'icmp_ln1496_4' <Predicate = true> <Delay = 0.62> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 1.22>
ST_2 : Operation 29 [1/1] (0.29ns)   --->   "%select_ln86 = select i1 %icmp_ln1496, i12 %data_array_1_V, i12 %data_array_0_V" [firmware/nnet_utils/nnet_common.h:86->firmware/nnet_utils/nnet_common.h:53->firmware/nnet_utils/nnet_common.h:55->firmware/nnet_utils/nnet_common.h:55->firmware/nnet_utils/nnet_common.h:55->firmware/nnet_utils/nnet_activation_stream.h:220]   --->   Operation 29 'select' 'select_ln86' <Predicate = true> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.29ns)   --->   "%select_ln86_1 = select i1 %icmp_ln1496_1, i12 %data_array_3_V, i12 %data_array_2_V" [firmware/nnet_utils/nnet_common.h:86->firmware/nnet_utils/nnet_common.h:53->firmware/nnet_utils/nnet_common.h:55->firmware/nnet_utils/nnet_common.h:55->firmware/nnet_utils/nnet_common.h:55->firmware/nnet_utils/nnet_activation_stream.h:220]   --->   Operation 30 'select' 'select_ln86_1' <Predicate = true> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.62ns)   --->   "%icmp_ln1496_2 = icmp slt i12 %select_ln86, %select_ln86_1" [firmware/nnet_utils/nnet_common.h:86->firmware/nnet_utils/nnet_common.h:55->firmware/nnet_utils/nnet_common.h:55->firmware/nnet_utils/nnet_common.h:55->firmware/nnet_utils/nnet_activation_stream.h:220]   --->   Operation 31 'icmp' 'icmp_ln1496_2' <Predicate = true> <Delay = 0.62> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.29ns)   --->   "%select_ln86_2 = select i1 %icmp_ln1496_2, i12 %select_ln86_1, i12 %select_ln86" [firmware/nnet_utils/nnet_common.h:86->firmware/nnet_utils/nnet_common.h:55->firmware/nnet_utils/nnet_common.h:55->firmware/nnet_utils/nnet_common.h:55->firmware/nnet_utils/nnet_activation_stream.h:220]   --->   Operation 32 'select' 'select_ln86_2' <Predicate = true> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.29ns)   --->   "%select_ln86_3 = select i1 %icmp_ln1496_3, i12 %data_array_5_V, i12 %data_array_4_V" [firmware/nnet_utils/nnet_common.h:86->firmware/nnet_utils/nnet_common.h:53->firmware/nnet_utils/nnet_common.h:55->firmware/nnet_utils/nnet_common.h:55->firmware/nnet_utils/nnet_common.h:55->firmware/nnet_utils/nnet_activation_stream.h:220]   --->   Operation 33 'select' 'select_ln86_3' <Predicate = true> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.29ns)   --->   "%select_ln86_4 = select i1 %icmp_ln1496_4, i12 %data_array_7_V, i12 %data_array_6_V" [firmware/nnet_utils/nnet_common.h:86->firmware/nnet_utils/nnet_common.h:53->firmware/nnet_utils/nnet_common.h:55->firmware/nnet_utils/nnet_common.h:55->firmware/nnet_utils/nnet_common.h:55->firmware/nnet_utils/nnet_activation_stream.h:220]   --->   Operation 34 'select' 'select_ln86_4' <Predicate = true> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.62ns)   --->   "%icmp_ln1496_5 = icmp slt i12 %select_ln86_3, %select_ln86_4" [firmware/nnet_utils/nnet_common.h:86->firmware/nnet_utils/nnet_common.h:55->firmware/nnet_utils/nnet_common.h:55->firmware/nnet_utils/nnet_common.h:55->firmware/nnet_utils/nnet_activation_stream.h:220]   --->   Operation 35 'icmp' 'icmp_ln1496_5' <Predicate = true> <Delay = 0.62> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.29ns)   --->   "%select_ln86_5 = select i1 %icmp_ln1496_5, i12 %select_ln86_4, i12 %select_ln86_3" [firmware/nnet_utils/nnet_common.h:86->firmware/nnet_utils/nnet_common.h:55->firmware/nnet_utils/nnet_common.h:55->firmware/nnet_utils/nnet_common.h:55->firmware/nnet_utils/nnet_activation_stream.h:220]   --->   Operation 36 'select' 'select_ln86_5' <Predicate = true> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.55>
ST_3 : Operation 37 [1/1] (0.62ns)   --->   "%icmp_ln1496_6 = icmp slt i12 %select_ln86_2, %select_ln86_5" [firmware/nnet_utils/nnet_common.h:86->firmware/nnet_utils/nnet_common.h:55->firmware/nnet_utils/nnet_common.h:55->firmware/nnet_utils/nnet_activation_stream.h:220]   --->   Operation 37 'icmp' 'icmp_ln1496_6' <Predicate = true> <Delay = 0.62> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.29ns)   --->   "%select_ln86_6 = select i1 %icmp_ln1496_6, i12 %select_ln86_5, i12 %select_ln86_2" [firmware/nnet_utils/nnet_common.h:86->firmware/nnet_utils/nnet_common.h:55->firmware/nnet_utils/nnet_common.h:55->firmware/nnet_utils/nnet_activation_stream.h:220]   --->   Operation 38 'select' 'select_ln86_6' <Predicate = true> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.62ns)   --->   "%icmp_ln1496_7 = icmp slt i12 %data_array_8_V, %data_array_9_V" [firmware/nnet_utils/nnet_common.h:86->firmware/nnet_utils/nnet_common.h:53->firmware/nnet_utils/nnet_common.h:55->firmware/nnet_utils/nnet_activation_stream.h:220]   --->   Operation 39 'icmp' 'icmp_ln1496_7' <Predicate = true> <Delay = 0.62> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.29ns)   --->   "%select_ln86_7 = select i1 %icmp_ln1496_7, i12 %data_array_9_V, i12 %data_array_8_V" [firmware/nnet_utils/nnet_common.h:86->firmware/nnet_utils/nnet_common.h:53->firmware/nnet_utils/nnet_common.h:55->firmware/nnet_utils/nnet_activation_stream.h:220]   --->   Operation 40 'select' 'select_ln86_7' <Predicate = true> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.62ns)   --->   "%icmp_ln1496_8 = icmp slt i12 %select_ln86_6, %select_ln86_7" [firmware/nnet_utils/nnet_common.h:86->firmware/nnet_utils/nnet_common.h:55->firmware/nnet_utils/nnet_activation_stream.h:220]   --->   Operation 41 'icmp' 'icmp_ln1496_8' <Predicate = true> <Delay = 0.62> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.65>
ST_4 : Operation 42 [1/1] (0.29ns)   --->   "%x_max_V = select i1 %icmp_ln1496_8, i12 %select_ln86_7, i12 %select_ln86_6" [firmware/nnet_utils/nnet_common.h:86->firmware/nnet_utils/nnet_common.h:55->firmware/nnet_utils/nnet_activation_stream.h:220]   --->   Operation 42 'select' 'x_max_V' <Predicate = true> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i12 %data_array_0_V to i13" [firmware/nnet_utils/nnet_activation_stream.h:226]   --->   Operation 43 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln703_1 = sext i12 %x_max_V to i13" [firmware/nnet_utils/nnet_activation_stream.h:226]   --->   Operation 44 'sext' 'sext_ln703_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.74ns)   --->   "%sub_ln1193 = sub i13 %sext_ln703, %sext_ln703_1" [firmware/nnet_utils/nnet_activation_stream.h:226]   --->   Operation 45 'sub' 'sub_ln1193' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %sub_ln1193, i32 12)" [firmware/nnet_utils/nnet_activation_stream.h:226]   --->   Operation 46 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_21 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %sub_ln1193, i32 11)" [firmware/nnet_utils/nnet_activation_stream.h:226]   --->   Operation 47 'bitselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node select_ln388)   --->   "%xor_ln786 = xor i1 %tmp_21, true" [firmware/nnet_utils/nnet_activation_stream.h:226]   --->   Operation 48 'xor' 'xor_ln786' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node select_ln388)   --->   "%and_ln786 = and i1 %tmp, %xor_ln786" [firmware/nnet_utils/nnet_activation_stream.h:226]   --->   Operation 49 'and' 'and_ln786' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node y_V)   --->   "%xor_ln340_10 = xor i1 %tmp, %tmp_21" [firmware/nnet_utils/nnet_activation_stream.h:226]   --->   Operation 50 'xor' 'xor_ln340_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node y_V)   --->   "%xor_ln340 = xor i1 %tmp, true" [firmware/nnet_utils/nnet_activation_stream.h:226]   --->   Operation 51 'xor' 'xor_ln340' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node y_V)   --->   "%or_ln340 = or i1 %tmp_21, %xor_ln340" [firmware/nnet_utils/nnet_activation_stream.h:226]   --->   Operation 52 'or' 'or_ln340' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln703_2 = sext i12 %data_array_1_V to i13" [firmware/nnet_utils/nnet_activation_stream.h:226]   --->   Operation 53 'sext' 'sext_ln703_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.74ns)   --->   "%sub_ln1193_1 = sub i13 %sext_ln703_2, %sext_ln703_1" [firmware/nnet_utils/nnet_activation_stream.h:226]   --->   Operation 54 'sub' 'sub_ln1193_1' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_22 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %sub_ln1193_1, i32 12)" [firmware/nnet_utils/nnet_activation_stream.h:226]   --->   Operation 55 'bitselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_23 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %sub_ln1193_1, i32 11)" [firmware/nnet_utils/nnet_activation_stream.h:226]   --->   Operation 56 'bitselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_1)   --->   "%xor_ln786_1 = xor i1 %tmp_23, true" [firmware/nnet_utils/nnet_activation_stream.h:226]   --->   Operation 57 'xor' 'xor_ln786_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_1)   --->   "%and_ln786_1 = and i1 %tmp_22, %xor_ln786_1" [firmware/nnet_utils/nnet_activation_stream.h:226]   --->   Operation 58 'and' 'and_ln786_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node y_V_1)   --->   "%xor_ln340_11 = xor i1 %tmp_22, %tmp_23" [firmware/nnet_utils/nnet_activation_stream.h:226]   --->   Operation 59 'xor' 'xor_ln340_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node y_V_1)   --->   "%xor_ln340_1 = xor i1 %tmp_22, true" [firmware/nnet_utils/nnet_activation_stream.h:226]   --->   Operation 60 'xor' 'xor_ln340_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node y_V_1)   --->   "%or_ln340_1 = or i1 %tmp_23, %xor_ln340_1" [firmware/nnet_utils/nnet_activation_stream.h:226]   --->   Operation 61 'or' 'or_ln340_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln703_3 = sext i12 %data_array_2_V to i13" [firmware/nnet_utils/nnet_activation_stream.h:226]   --->   Operation 62 'sext' 'sext_ln703_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.74ns)   --->   "%sub_ln1193_2 = sub i13 %sext_ln703_3, %sext_ln703_1" [firmware/nnet_utils/nnet_activation_stream.h:226]   --->   Operation 63 'sub' 'sub_ln1193_2' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_24 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %sub_ln1193_2, i32 12)" [firmware/nnet_utils/nnet_activation_stream.h:226]   --->   Operation 64 'bitselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_25 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %sub_ln1193_2, i32 11)" [firmware/nnet_utils/nnet_activation_stream.h:226]   --->   Operation 65 'bitselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_2)   --->   "%xor_ln786_2 = xor i1 %tmp_25, true" [firmware/nnet_utils/nnet_activation_stream.h:226]   --->   Operation 66 'xor' 'xor_ln786_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_2)   --->   "%and_ln786_2 = and i1 %tmp_24, %xor_ln786_2" [firmware/nnet_utils/nnet_activation_stream.h:226]   --->   Operation 67 'and' 'and_ln786_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node y_V_2)   --->   "%xor_ln340_12 = xor i1 %tmp_24, %tmp_25" [firmware/nnet_utils/nnet_activation_stream.h:226]   --->   Operation 68 'xor' 'xor_ln340_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node y_V_2)   --->   "%xor_ln340_2 = xor i1 %tmp_24, true" [firmware/nnet_utils/nnet_activation_stream.h:226]   --->   Operation 69 'xor' 'xor_ln340_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node y_V_2)   --->   "%or_ln340_2 = or i1 %tmp_25, %xor_ln340_2" [firmware/nnet_utils/nnet_activation_stream.h:226]   --->   Operation 70 'or' 'or_ln340_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln703_4 = sext i12 %data_array_3_V to i13" [firmware/nnet_utils/nnet_activation_stream.h:226]   --->   Operation 71 'sext' 'sext_ln703_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.74ns)   --->   "%sub_ln1193_3 = sub i13 %sext_ln703_4, %sext_ln703_1" [firmware/nnet_utils/nnet_activation_stream.h:226]   --->   Operation 72 'sub' 'sub_ln1193_3' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_26 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %sub_ln1193_3, i32 12)" [firmware/nnet_utils/nnet_activation_stream.h:226]   --->   Operation 73 'bitselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_27 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %sub_ln1193_3, i32 11)" [firmware/nnet_utils/nnet_activation_stream.h:226]   --->   Operation 74 'bitselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_3)   --->   "%xor_ln786_3 = xor i1 %tmp_27, true" [firmware/nnet_utils/nnet_activation_stream.h:226]   --->   Operation 75 'xor' 'xor_ln786_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_3)   --->   "%and_ln786_3 = and i1 %tmp_26, %xor_ln786_3" [firmware/nnet_utils/nnet_activation_stream.h:226]   --->   Operation 76 'and' 'and_ln786_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node y_V_3)   --->   "%xor_ln340_13 = xor i1 %tmp_26, %tmp_27" [firmware/nnet_utils/nnet_activation_stream.h:226]   --->   Operation 77 'xor' 'xor_ln340_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node y_V_3)   --->   "%xor_ln340_3 = xor i1 %tmp_26, true" [firmware/nnet_utils/nnet_activation_stream.h:226]   --->   Operation 78 'xor' 'xor_ln340_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node y_V_3)   --->   "%or_ln340_3 = or i1 %tmp_27, %xor_ln340_3" [firmware/nnet_utils/nnet_activation_stream.h:226]   --->   Operation 79 'or' 'or_ln340_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln703_5 = sext i12 %data_array_4_V to i13" [firmware/nnet_utils/nnet_activation_stream.h:226]   --->   Operation 80 'sext' 'sext_ln703_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.74ns)   --->   "%sub_ln1193_4 = sub i13 %sext_ln703_5, %sext_ln703_1" [firmware/nnet_utils/nnet_activation_stream.h:226]   --->   Operation 81 'sub' 'sub_ln1193_4' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_28 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %sub_ln1193_4, i32 12)" [firmware/nnet_utils/nnet_activation_stream.h:226]   --->   Operation 82 'bitselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_29 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %sub_ln1193_4, i32 11)" [firmware/nnet_utils/nnet_activation_stream.h:226]   --->   Operation 83 'bitselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_4)   --->   "%xor_ln786_4 = xor i1 %tmp_29, true" [firmware/nnet_utils/nnet_activation_stream.h:226]   --->   Operation 84 'xor' 'xor_ln786_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_4)   --->   "%and_ln786_4 = and i1 %tmp_28, %xor_ln786_4" [firmware/nnet_utils/nnet_activation_stream.h:226]   --->   Operation 85 'and' 'and_ln786_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node y_V_4)   --->   "%xor_ln340_14 = xor i1 %tmp_28, %tmp_29" [firmware/nnet_utils/nnet_activation_stream.h:226]   --->   Operation 86 'xor' 'xor_ln340_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node y_V_4)   --->   "%xor_ln340_4 = xor i1 %tmp_28, true" [firmware/nnet_utils/nnet_activation_stream.h:226]   --->   Operation 87 'xor' 'xor_ln340_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node y_V_4)   --->   "%or_ln340_4 = or i1 %tmp_29, %xor_ln340_4" [firmware/nnet_utils/nnet_activation_stream.h:226]   --->   Operation 88 'or' 'or_ln340_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln703_6 = sext i12 %data_array_5_V to i13" [firmware/nnet_utils/nnet_activation_stream.h:226]   --->   Operation 89 'sext' 'sext_ln703_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.74ns)   --->   "%sub_ln1193_5 = sub i13 %sext_ln703_6, %sext_ln703_1" [firmware/nnet_utils/nnet_activation_stream.h:226]   --->   Operation 90 'sub' 'sub_ln1193_5' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_30 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %sub_ln1193_5, i32 12)" [firmware/nnet_utils/nnet_activation_stream.h:226]   --->   Operation 91 'bitselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_31 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %sub_ln1193_5, i32 11)" [firmware/nnet_utils/nnet_activation_stream.h:226]   --->   Operation 92 'bitselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_5)   --->   "%xor_ln786_5 = xor i1 %tmp_31, true" [firmware/nnet_utils/nnet_activation_stream.h:226]   --->   Operation 93 'xor' 'xor_ln786_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_5)   --->   "%and_ln786_5 = and i1 %tmp_30, %xor_ln786_5" [firmware/nnet_utils/nnet_activation_stream.h:226]   --->   Operation 94 'and' 'and_ln786_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node y_V_5)   --->   "%xor_ln340_15 = xor i1 %tmp_30, %tmp_31" [firmware/nnet_utils/nnet_activation_stream.h:226]   --->   Operation 95 'xor' 'xor_ln340_15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node y_V_5)   --->   "%xor_ln340_5 = xor i1 %tmp_30, true" [firmware/nnet_utils/nnet_activation_stream.h:226]   --->   Operation 96 'xor' 'xor_ln340_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node y_V_5)   --->   "%or_ln340_5 = or i1 %tmp_31, %xor_ln340_5" [firmware/nnet_utils/nnet_activation_stream.h:226]   --->   Operation 97 'or' 'or_ln340_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln703_7 = sext i12 %data_array_6_V to i13" [firmware/nnet_utils/nnet_activation_stream.h:226]   --->   Operation 98 'sext' 'sext_ln703_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.74ns)   --->   "%sub_ln1193_6 = sub i13 %sext_ln703_7, %sext_ln703_1" [firmware/nnet_utils/nnet_activation_stream.h:226]   --->   Operation 99 'sub' 'sub_ln1193_6' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_32 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %sub_ln1193_6, i32 12)" [firmware/nnet_utils/nnet_activation_stream.h:226]   --->   Operation 100 'bitselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_33 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %sub_ln1193_6, i32 11)" [firmware/nnet_utils/nnet_activation_stream.h:226]   --->   Operation 101 'bitselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_6)   --->   "%xor_ln786_6 = xor i1 %tmp_33, true" [firmware/nnet_utils/nnet_activation_stream.h:226]   --->   Operation 102 'xor' 'xor_ln786_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_6)   --->   "%and_ln786_6 = and i1 %tmp_32, %xor_ln786_6" [firmware/nnet_utils/nnet_activation_stream.h:226]   --->   Operation 103 'and' 'and_ln786_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node y_V_6)   --->   "%xor_ln340_16 = xor i1 %tmp_32, %tmp_33" [firmware/nnet_utils/nnet_activation_stream.h:226]   --->   Operation 104 'xor' 'xor_ln340_16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node y_V_6)   --->   "%xor_ln340_6 = xor i1 %tmp_32, true" [firmware/nnet_utils/nnet_activation_stream.h:226]   --->   Operation 105 'xor' 'xor_ln340_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node y_V_6)   --->   "%or_ln340_6 = or i1 %tmp_33, %xor_ln340_6" [firmware/nnet_utils/nnet_activation_stream.h:226]   --->   Operation 106 'or' 'or_ln340_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln703_8 = sext i12 %data_array_7_V to i13" [firmware/nnet_utils/nnet_activation_stream.h:226]   --->   Operation 107 'sext' 'sext_ln703_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.74ns)   --->   "%sub_ln1193_7 = sub i13 %sext_ln703_8, %sext_ln703_1" [firmware/nnet_utils/nnet_activation_stream.h:226]   --->   Operation 108 'sub' 'sub_ln1193_7' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_34 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %sub_ln1193_7, i32 12)" [firmware/nnet_utils/nnet_activation_stream.h:226]   --->   Operation 109 'bitselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_35 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %sub_ln1193_7, i32 11)" [firmware/nnet_utils/nnet_activation_stream.h:226]   --->   Operation 110 'bitselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_7)   --->   "%xor_ln786_7 = xor i1 %tmp_35, true" [firmware/nnet_utils/nnet_activation_stream.h:226]   --->   Operation 111 'xor' 'xor_ln786_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_7)   --->   "%and_ln786_7 = and i1 %tmp_34, %xor_ln786_7" [firmware/nnet_utils/nnet_activation_stream.h:226]   --->   Operation 112 'and' 'and_ln786_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node y_V_7)   --->   "%xor_ln340_17 = xor i1 %tmp_34, %tmp_35" [firmware/nnet_utils/nnet_activation_stream.h:226]   --->   Operation 113 'xor' 'xor_ln340_17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node y_V_7)   --->   "%xor_ln340_7 = xor i1 %tmp_34, true" [firmware/nnet_utils/nnet_activation_stream.h:226]   --->   Operation 114 'xor' 'xor_ln340_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node y_V_7)   --->   "%or_ln340_7 = or i1 %tmp_35, %xor_ln340_7" [firmware/nnet_utils/nnet_activation_stream.h:226]   --->   Operation 115 'or' 'or_ln340_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%sext_ln703_9 = sext i12 %data_array_8_V to i13" [firmware/nnet_utils/nnet_activation_stream.h:226]   --->   Operation 116 'sext' 'sext_ln703_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.74ns)   --->   "%sub_ln1193_8 = sub i13 %sext_ln703_9, %sext_ln703_1" [firmware/nnet_utils/nnet_activation_stream.h:226]   --->   Operation 117 'sub' 'sub_ln1193_8' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_36 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %sub_ln1193_8, i32 12)" [firmware/nnet_utils/nnet_activation_stream.h:226]   --->   Operation 118 'bitselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_37 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %sub_ln1193_8, i32 11)" [firmware/nnet_utils/nnet_activation_stream.h:226]   --->   Operation 119 'bitselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_8)   --->   "%xor_ln786_8 = xor i1 %tmp_37, true" [firmware/nnet_utils/nnet_activation_stream.h:226]   --->   Operation 120 'xor' 'xor_ln786_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_8)   --->   "%and_ln786_8 = and i1 %tmp_36, %xor_ln786_8" [firmware/nnet_utils/nnet_activation_stream.h:226]   --->   Operation 121 'and' 'and_ln786_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node y_V_8)   --->   "%xor_ln340_18 = xor i1 %tmp_36, %tmp_37" [firmware/nnet_utils/nnet_activation_stream.h:226]   --->   Operation 122 'xor' 'xor_ln340_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node y_V_8)   --->   "%xor_ln340_8 = xor i1 %tmp_36, true" [firmware/nnet_utils/nnet_activation_stream.h:226]   --->   Operation 123 'xor' 'xor_ln340_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node y_V_8)   --->   "%or_ln340_8 = or i1 %tmp_37, %xor_ln340_8" [firmware/nnet_utils/nnet_activation_stream.h:226]   --->   Operation 124 'or' 'or_ln340_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%sext_ln703_10 = sext i12 %data_array_9_V to i13" [firmware/nnet_utils/nnet_activation_stream.h:226]   --->   Operation 125 'sext' 'sext_ln703_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (0.74ns)   --->   "%sub_ln1193_9 = sub i13 %sext_ln703_10, %sext_ln703_1" [firmware/nnet_utils/nnet_activation_stream.h:226]   --->   Operation 126 'sub' 'sub_ln1193_9' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_38 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %sub_ln1193_9, i32 12)" [firmware/nnet_utils/nnet_activation_stream.h:226]   --->   Operation 127 'bitselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_39 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %sub_ln1193_9, i32 11)" [firmware/nnet_utils/nnet_activation_stream.h:226]   --->   Operation 128 'bitselect' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_9)   --->   "%xor_ln786_9 = xor i1 %tmp_39, true" [firmware/nnet_utils/nnet_activation_stream.h:226]   --->   Operation 129 'xor' 'xor_ln786_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_9)   --->   "%and_ln786_9 = and i1 %tmp_38, %xor_ln786_9" [firmware/nnet_utils/nnet_activation_stream.h:226]   --->   Operation 130 'and' 'and_ln786_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node y_V_9)   --->   "%xor_ln340_19 = xor i1 %tmp_38, %tmp_39" [firmware/nnet_utils/nnet_activation_stream.h:226]   --->   Operation 131 'xor' 'xor_ln340_19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node y_V_9)   --->   "%xor_ln340_9 = xor i1 %tmp_38, true" [firmware/nnet_utils/nnet_activation_stream.h:226]   --->   Operation 132 'xor' 'xor_ln340_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node y_V_9)   --->   "%or_ln340_9 = or i1 %tmp_39, %xor_ln340_9" [firmware/nnet_utils/nnet_activation_stream.h:226]   --->   Operation 133 'or' 'or_ln340_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_11 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %sub_ln1193, i32 2, i32 11)" [firmware/nnet_utils/nnet_activation.h:197->firmware/nnet_utils/nnet_activation_stream.h:235]   --->   Operation 134 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node y_V)   --->   "%select_ln340 = select i1 %xor_ln340_10, i10 511, i10 %tmp_11" [firmware/nnet_utils/nnet_activation_stream.h:226]   --->   Operation 135 'select' 'select_ln340' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 136 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln388 = select i1 %and_ln786, i10 -512, i10 %tmp_11" [firmware/nnet_utils/nnet_activation_stream.h:226]   --->   Operation 136 'select' 'select_ln388' <Predicate = true> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 137 [1/1] (0.30ns) (out node of the LUT)   --->   "%y_V = select i1 %or_ln340, i10 %select_ln340, i10 %select_ln388" [firmware/nnet_utils/nnet_activation_stream.h:226]   --->   Operation 137 'select' 'y_V' <Predicate = true> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_12 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %sub_ln1193_1, i32 2, i32 11)" [firmware/nnet_utils/nnet_activation.h:197->firmware/nnet_utils/nnet_activation_stream.h:235]   --->   Operation 138 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node y_V_1)   --->   "%select_ln340_2 = select i1 %xor_ln340_11, i10 511, i10 %tmp_12" [firmware/nnet_utils/nnet_activation_stream.h:226]   --->   Operation 139 'select' 'select_ln340_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 140 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln388_1 = select i1 %and_ln786_1, i10 -512, i10 %tmp_12" [firmware/nnet_utils/nnet_activation_stream.h:226]   --->   Operation 140 'select' 'select_ln388_1' <Predicate = true> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 141 [1/1] (0.30ns) (out node of the LUT)   --->   "%y_V_1 = select i1 %or_ln340_1, i10 %select_ln340_2, i10 %select_ln388_1" [firmware/nnet_utils/nnet_activation_stream.h:226]   --->   Operation 141 'select' 'y_V_1' <Predicate = true> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_13 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %sub_ln1193_2, i32 2, i32 11)" [firmware/nnet_utils/nnet_activation.h:197->firmware/nnet_utils/nnet_activation_stream.h:235]   --->   Operation 142 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node y_V_2)   --->   "%select_ln340_4 = select i1 %xor_ln340_12, i10 511, i10 %tmp_13" [firmware/nnet_utils/nnet_activation_stream.h:226]   --->   Operation 143 'select' 'select_ln340_4' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 144 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln388_2 = select i1 %and_ln786_2, i10 -512, i10 %tmp_13" [firmware/nnet_utils/nnet_activation_stream.h:226]   --->   Operation 144 'select' 'select_ln388_2' <Predicate = true> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 145 [1/1] (0.30ns) (out node of the LUT)   --->   "%y_V_2 = select i1 %or_ln340_2, i10 %select_ln340_4, i10 %select_ln388_2" [firmware/nnet_utils/nnet_activation_stream.h:226]   --->   Operation 145 'select' 'y_V_2' <Predicate = true> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_14 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %sub_ln1193_3, i32 2, i32 11)" [firmware/nnet_utils/nnet_activation.h:197->firmware/nnet_utils/nnet_activation_stream.h:235]   --->   Operation 146 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node y_V_3)   --->   "%select_ln340_6 = select i1 %xor_ln340_13, i10 511, i10 %tmp_14" [firmware/nnet_utils/nnet_activation_stream.h:226]   --->   Operation 147 'select' 'select_ln340_6' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 148 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln388_3 = select i1 %and_ln786_3, i10 -512, i10 %tmp_14" [firmware/nnet_utils/nnet_activation_stream.h:226]   --->   Operation 148 'select' 'select_ln388_3' <Predicate = true> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 149 [1/1] (0.30ns) (out node of the LUT)   --->   "%y_V_3 = select i1 %or_ln340_3, i10 %select_ln340_6, i10 %select_ln388_3" [firmware/nnet_utils/nnet_activation_stream.h:226]   --->   Operation 149 'select' 'y_V_3' <Predicate = true> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_15 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %sub_ln1193_4, i32 2, i32 11)" [firmware/nnet_utils/nnet_activation.h:197->firmware/nnet_utils/nnet_activation_stream.h:235]   --->   Operation 150 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node y_V_4)   --->   "%select_ln340_8 = select i1 %xor_ln340_14, i10 511, i10 %tmp_15" [firmware/nnet_utils/nnet_activation_stream.h:226]   --->   Operation 151 'select' 'select_ln340_8' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 152 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln388_4 = select i1 %and_ln786_4, i10 -512, i10 %tmp_15" [firmware/nnet_utils/nnet_activation_stream.h:226]   --->   Operation 152 'select' 'select_ln388_4' <Predicate = true> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 153 [1/1] (0.30ns) (out node of the LUT)   --->   "%y_V_4 = select i1 %or_ln340_4, i10 %select_ln340_8, i10 %select_ln388_4" [firmware/nnet_utils/nnet_activation_stream.h:226]   --->   Operation 153 'select' 'y_V_4' <Predicate = true> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_16 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %sub_ln1193_5, i32 2, i32 11)" [firmware/nnet_utils/nnet_activation.h:197->firmware/nnet_utils/nnet_activation_stream.h:235]   --->   Operation 154 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node y_V_5)   --->   "%select_ln340_10 = select i1 %xor_ln340_15, i10 511, i10 %tmp_16" [firmware/nnet_utils/nnet_activation_stream.h:226]   --->   Operation 155 'select' 'select_ln340_10' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 156 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln388_5 = select i1 %and_ln786_5, i10 -512, i10 %tmp_16" [firmware/nnet_utils/nnet_activation_stream.h:226]   --->   Operation 156 'select' 'select_ln388_5' <Predicate = true> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 157 [1/1] (0.30ns) (out node of the LUT)   --->   "%y_V_5 = select i1 %or_ln340_5, i10 %select_ln340_10, i10 %select_ln388_5" [firmware/nnet_utils/nnet_activation_stream.h:226]   --->   Operation 157 'select' 'y_V_5' <Predicate = true> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_17 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %sub_ln1193_6, i32 2, i32 11)" [firmware/nnet_utils/nnet_activation.h:197->firmware/nnet_utils/nnet_activation_stream.h:235]   --->   Operation 158 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node y_V_6)   --->   "%select_ln340_12 = select i1 %xor_ln340_16, i10 511, i10 %tmp_17" [firmware/nnet_utils/nnet_activation_stream.h:226]   --->   Operation 159 'select' 'select_ln340_12' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 160 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln388_6 = select i1 %and_ln786_6, i10 -512, i10 %tmp_17" [firmware/nnet_utils/nnet_activation_stream.h:226]   --->   Operation 160 'select' 'select_ln388_6' <Predicate = true> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 161 [1/1] (0.30ns) (out node of the LUT)   --->   "%y_V_6 = select i1 %or_ln340_6, i10 %select_ln340_12, i10 %select_ln388_6" [firmware/nnet_utils/nnet_activation_stream.h:226]   --->   Operation 161 'select' 'y_V_6' <Predicate = true> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_18 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %sub_ln1193_7, i32 2, i32 11)" [firmware/nnet_utils/nnet_activation.h:197->firmware/nnet_utils/nnet_activation_stream.h:235]   --->   Operation 162 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node y_V_7)   --->   "%select_ln340_14 = select i1 %xor_ln340_17, i10 511, i10 %tmp_18" [firmware/nnet_utils/nnet_activation_stream.h:226]   --->   Operation 163 'select' 'select_ln340_14' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 164 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln388_7 = select i1 %and_ln786_7, i10 -512, i10 %tmp_18" [firmware/nnet_utils/nnet_activation_stream.h:226]   --->   Operation 164 'select' 'select_ln388_7' <Predicate = true> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 165 [1/1] (0.30ns) (out node of the LUT)   --->   "%y_V_7 = select i1 %or_ln340_7, i10 %select_ln340_14, i10 %select_ln388_7" [firmware/nnet_utils/nnet_activation_stream.h:226]   --->   Operation 165 'select' 'y_V_7' <Predicate = true> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_19 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %sub_ln1193_8, i32 2, i32 11)" [firmware/nnet_utils/nnet_activation.h:197->firmware/nnet_utils/nnet_activation_stream.h:235]   --->   Operation 166 'partselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node y_V_8)   --->   "%select_ln340_16 = select i1 %xor_ln340_18, i10 511, i10 %tmp_19" [firmware/nnet_utils/nnet_activation_stream.h:226]   --->   Operation 167 'select' 'select_ln340_16' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 168 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln388_8 = select i1 %and_ln786_8, i10 -512, i10 %tmp_19" [firmware/nnet_utils/nnet_activation_stream.h:226]   --->   Operation 168 'select' 'select_ln388_8' <Predicate = true> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 169 [1/1] (0.30ns) (out node of the LUT)   --->   "%y_V_8 = select i1 %or_ln340_8, i10 %select_ln340_16, i10 %select_ln388_8" [firmware/nnet_utils/nnet_activation_stream.h:226]   --->   Operation 169 'select' 'y_V_8' <Predicate = true> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_20 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %sub_ln1193_9, i32 2, i32 11)" [firmware/nnet_utils/nnet_activation.h:197->firmware/nnet_utils/nnet_activation_stream.h:235]   --->   Operation 170 'partselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node y_V_9)   --->   "%select_ln340_18 = select i1 %xor_ln340_19, i10 511, i10 %tmp_20" [firmware/nnet_utils/nnet_activation_stream.h:226]   --->   Operation 171 'select' 'select_ln340_18' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 172 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln388_9 = select i1 %and_ln786_9, i10 -512, i10 %tmp_20" [firmware/nnet_utils/nnet_activation_stream.h:226]   --->   Operation 172 'select' 'select_ln388_9' <Predicate = true> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 173 [1/1] (0.30ns) (out node of the LUT)   --->   "%y_V_9 = select i1 %or_ln340_9, i10 %select_ln340_18, i10 %select_ln388_9" [firmware/nnet_utils/nnet_activation_stream.h:226]   --->   Operation 173 'select' 'y_V_9' <Predicate = true> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.15>
ST_5 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln236 = zext i10 %y_V to i64" [firmware/nnet_utils/nnet_activation_stream.h:236]   --->   Operation 174 'zext' 'zext_ln236' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 175 [1/1] (0.00ns)   --->   "%exp_table1_addr = getelementptr [1024 x i12]* @exp_table1, i64 0, i64 %zext_ln236" [firmware/nnet_utils/nnet_activation_stream.h:236]   --->   Operation 175 'getelementptr' 'exp_table1_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 176 [2/2] (1.15ns)   --->   "%exp_res_0_V = load i12* %exp_table1_addr, align 2" [firmware/nnet_utils/nnet_activation_stream.h:236]   --->   Operation 176 'load' 'exp_res_0_V' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 1024> <ROM>
ST_5 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln236_1 = zext i10 %y_V_1 to i64" [firmware/nnet_utils/nnet_activation_stream.h:236]   --->   Operation 177 'zext' 'zext_ln236_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 178 [1/1] (0.00ns)   --->   "%exp_table1_addr_1 = getelementptr [1024 x i12]* @exp_table1, i64 0, i64 %zext_ln236_1" [firmware/nnet_utils/nnet_activation_stream.h:236]   --->   Operation 178 'getelementptr' 'exp_table1_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 179 [2/2] (1.15ns)   --->   "%exp_res_1_V = load i12* %exp_table1_addr_1, align 2" [firmware/nnet_utils/nnet_activation_stream.h:236]   --->   Operation 179 'load' 'exp_res_1_V' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 1024> <ROM>
ST_5 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln236_2 = zext i10 %y_V_2 to i64" [firmware/nnet_utils/nnet_activation_stream.h:236]   --->   Operation 180 'zext' 'zext_ln236_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 181 [1/1] (0.00ns)   --->   "%exp_table1_addr_2 = getelementptr [1024 x i12]* @exp_table1, i64 0, i64 %zext_ln236_2" [firmware/nnet_utils/nnet_activation_stream.h:236]   --->   Operation 181 'getelementptr' 'exp_table1_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 182 [2/2] (1.15ns)   --->   "%exp_res_2_V = load i12* %exp_table1_addr_2, align 2" [firmware/nnet_utils/nnet_activation_stream.h:236]   --->   Operation 182 'load' 'exp_res_2_V' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 1024> <ROM>
ST_5 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln236_3 = zext i10 %y_V_3 to i64" [firmware/nnet_utils/nnet_activation_stream.h:236]   --->   Operation 183 'zext' 'zext_ln236_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 184 [1/1] (0.00ns)   --->   "%exp_table1_addr_3 = getelementptr [1024 x i12]* @exp_table1, i64 0, i64 %zext_ln236_3" [firmware/nnet_utils/nnet_activation_stream.h:236]   --->   Operation 184 'getelementptr' 'exp_table1_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 185 [2/2] (1.15ns)   --->   "%exp_res_3_V = load i12* %exp_table1_addr_3, align 2" [firmware/nnet_utils/nnet_activation_stream.h:236]   --->   Operation 185 'load' 'exp_res_3_V' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 1024> <ROM>
ST_5 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln236_7 = zext i10 %y_V_7 to i64" [firmware/nnet_utils/nnet_activation_stream.h:236]   --->   Operation 186 'zext' 'zext_ln236_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 187 [1/1] (0.00ns)   --->   "%exp_table1_addr_7 = getelementptr [1024 x i12]* @exp_table1, i64 0, i64 %zext_ln236_7" [firmware/nnet_utils/nnet_activation_stream.h:236]   --->   Operation 187 'getelementptr' 'exp_table1_addr_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 188 [2/2] (1.15ns)   --->   "%exp_res_7_V = load i12* %exp_table1_addr_7, align 2" [firmware/nnet_utils/nnet_activation_stream.h:236]   --->   Operation 188 'load' 'exp_res_7_V' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 1024> <ROM>

State 6 <SV = 5> <Delay = 1.15>
ST_6 : Operation 189 [1/2] (1.15ns)   --->   "%exp_res_0_V = load i12* %exp_table1_addr, align 2" [firmware/nnet_utils/nnet_activation_stream.h:236]   --->   Operation 189 'load' 'exp_res_0_V' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 1024> <ROM>
ST_6 : Operation 190 [1/2] (1.15ns)   --->   "%exp_res_1_V = load i12* %exp_table1_addr_1, align 2" [firmware/nnet_utils/nnet_activation_stream.h:236]   --->   Operation 190 'load' 'exp_res_1_V' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 1024> <ROM>
ST_6 : Operation 191 [1/2] (1.15ns)   --->   "%exp_res_2_V = load i12* %exp_table1_addr_2, align 2" [firmware/nnet_utils/nnet_activation_stream.h:236]   --->   Operation 191 'load' 'exp_res_2_V' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 1024> <ROM>
ST_6 : Operation 192 [1/2] (1.15ns)   --->   "%exp_res_3_V = load i12* %exp_table1_addr_3, align 2" [firmware/nnet_utils/nnet_activation_stream.h:236]   --->   Operation 192 'load' 'exp_res_3_V' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 1024> <ROM>
ST_6 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln236_4 = zext i10 %y_V_4 to i64" [firmware/nnet_utils/nnet_activation_stream.h:236]   --->   Operation 193 'zext' 'zext_ln236_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 194 [1/1] (0.00ns)   --->   "%exp_table1_addr_4 = getelementptr [1024 x i12]* @exp_table1, i64 0, i64 %zext_ln236_4" [firmware/nnet_utils/nnet_activation_stream.h:236]   --->   Operation 194 'getelementptr' 'exp_table1_addr_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 195 [2/2] (1.15ns)   --->   "%exp_res_4_V = load i12* %exp_table1_addr_4, align 2" [firmware/nnet_utils/nnet_activation_stream.h:236]   --->   Operation 195 'load' 'exp_res_4_V' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 1024> <ROM>
ST_6 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln236_5 = zext i10 %y_V_5 to i64" [firmware/nnet_utils/nnet_activation_stream.h:236]   --->   Operation 196 'zext' 'zext_ln236_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 197 [1/1] (0.00ns)   --->   "%exp_table1_addr_5 = getelementptr [1024 x i12]* @exp_table1, i64 0, i64 %zext_ln236_5" [firmware/nnet_utils/nnet_activation_stream.h:236]   --->   Operation 197 'getelementptr' 'exp_table1_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 198 [2/2] (1.15ns)   --->   "%exp_res_5_V = load i12* %exp_table1_addr_5, align 2" [firmware/nnet_utils/nnet_activation_stream.h:236]   --->   Operation 198 'load' 'exp_res_5_V' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 1024> <ROM>
ST_6 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln236_6 = zext i10 %y_V_6 to i64" [firmware/nnet_utils/nnet_activation_stream.h:236]   --->   Operation 199 'zext' 'zext_ln236_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 200 [1/1] (0.00ns)   --->   "%exp_table1_addr_6 = getelementptr [1024 x i12]* @exp_table1, i64 0, i64 %zext_ln236_6" [firmware/nnet_utils/nnet_activation_stream.h:236]   --->   Operation 200 'getelementptr' 'exp_table1_addr_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 201 [2/2] (1.15ns)   --->   "%exp_res_6_V = load i12* %exp_table1_addr_6, align 2" [firmware/nnet_utils/nnet_activation_stream.h:236]   --->   Operation 201 'load' 'exp_res_6_V' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 1024> <ROM>
ST_6 : Operation 202 [1/2] (1.15ns)   --->   "%exp_res_7_V = load i12* %exp_table1_addr_7, align 2" [firmware/nnet_utils/nnet_activation_stream.h:236]   --->   Operation 202 'load' 'exp_res_7_V' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 1024> <ROM>
ST_6 : Operation 203 [1/1] (0.00ns)   --->   "%zext_ln236_8 = zext i10 %y_V_8 to i64" [firmware/nnet_utils/nnet_activation_stream.h:236]   --->   Operation 203 'zext' 'zext_ln236_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 204 [1/1] (0.00ns)   --->   "%exp_table1_addr_8 = getelementptr [1024 x i12]* @exp_table1, i64 0, i64 %zext_ln236_8" [firmware/nnet_utils/nnet_activation_stream.h:236]   --->   Operation 204 'getelementptr' 'exp_table1_addr_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 205 [2/2] (1.15ns)   --->   "%exp_res_8_V = load i12* %exp_table1_addr_8, align 2" [firmware/nnet_utils/nnet_activation_stream.h:236]   --->   Operation 205 'load' 'exp_res_8_V' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 1024> <ROM>
ST_6 : Operation 206 [1/1] (0.00ns)   --->   "%zext_ln236_9 = zext i10 %y_V_9 to i64" [firmware/nnet_utils/nnet_activation_stream.h:236]   --->   Operation 206 'zext' 'zext_ln236_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 207 [1/1] (0.00ns)   --->   "%exp_table1_addr_9 = getelementptr [1024 x i12]* @exp_table1, i64 0, i64 %zext_ln236_9" [firmware/nnet_utils/nnet_activation_stream.h:236]   --->   Operation 207 'getelementptr' 'exp_table1_addr_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 208 [2/2] (1.15ns)   --->   "%exp_res_9_V = load i12* %exp_table1_addr_9, align 2" [firmware/nnet_utils/nnet_activation_stream.h:236]   --->   Operation 208 'load' 'exp_res_9_V' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 1024> <ROM>

State 7 <SV = 6> <Delay = 1.50>
ST_7 : Operation 209 [1/2] (1.15ns)   --->   "%exp_res_4_V = load i12* %exp_table1_addr_4, align 2" [firmware/nnet_utils/nnet_activation_stream.h:236]   --->   Operation 209 'load' 'exp_res_4_V' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 1024> <ROM>
ST_7 : Operation 210 [1/2] (1.15ns)   --->   "%exp_res_5_V = load i12* %exp_table1_addr_5, align 2" [firmware/nnet_utils/nnet_activation_stream.h:236]   --->   Operation 210 'load' 'exp_res_5_V' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 1024> <ROM>
ST_7 : Operation 211 [1/2] (1.15ns)   --->   "%exp_res_6_V = load i12* %exp_table1_addr_6, align 2" [firmware/nnet_utils/nnet_activation_stream.h:236]   --->   Operation 211 'load' 'exp_res_6_V' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 1024> <ROM>
ST_7 : Operation 212 [1/2] (1.15ns)   --->   "%exp_res_8_V = load i12* %exp_table1_addr_8, align 2" [firmware/nnet_utils/nnet_activation_stream.h:236]   --->   Operation 212 'load' 'exp_res_8_V' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 1024> <ROM>
ST_7 : Operation 213 [1/2] (1.15ns)   --->   "%exp_res_9_V = load i12* %exp_table1_addr_9, align 2" [firmware/nnet_utils/nnet_activation_stream.h:236]   --->   Operation 213 'load' 'exp_res_9_V' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 1024> <ROM>
ST_7 : Operation 214 [1/1] (0.74ns)   --->   "%add_ln703 = add i12 %exp_res_1_V, %exp_res_0_V" [firmware/nnet_utils/nnet_common.h:62->firmware/nnet_utils/nnet_common.h:55->firmware/nnet_utils/nnet_activation_stream.h:242]   --->   Operation 214 'add' 'add_ln703' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 215 [1/1] (0.74ns)   --->   "%add_ln703_1 = add i12 %exp_res_7_V, %exp_res_2_V" [firmware/nnet_utils/nnet_common.h:62->firmware/nnet_utils/nnet_common.h:55->firmware/nnet_utils/nnet_activation_stream.h:242]   --->   Operation 215 'add' 'add_ln703_1' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 216 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_2 = add i12 %exp_res_3_V, %add_ln703_1" [firmware/nnet_utils/nnet_common.h:62->firmware/nnet_utils/nnet_common.h:55->firmware/nnet_utils/nnet_activation_stream.h:242]   --->   Operation 216 'add' 'add_ln703_2' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 217 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln703_3 = add i12 %add_ln703, %add_ln703_2" [firmware/nnet_utils/nnet_common.h:62->firmware/nnet_utils/nnet_common.h:55->firmware/nnet_utils/nnet_activation_stream.h:242]   --->   Operation 217 'add' 'add_ln703_3' <Predicate = true> <Delay = 0.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 1.51>
ST_8 : Operation 218 [1/1] (0.74ns)   --->   "%add_ln703_4 = add i12 %exp_res_5_V, %exp_res_6_V" [firmware/nnet_utils/nnet_common.h:62->firmware/nnet_utils/nnet_common.h:55->firmware/nnet_utils/nnet_activation_stream.h:242]   --->   Operation 218 'add' 'add_ln703_4' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 219 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_5 = add i12 %exp_res_8_V, %exp_res_9_V" [firmware/nnet_utils/nnet_common.h:62->firmware/nnet_utils/nnet_common.h:55->firmware/nnet_utils/nnet_activation_stream.h:242]   --->   Operation 219 'add' 'add_ln703_5' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 220 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln703_6 = add i12 %exp_res_4_V, %add_ln703_5" [firmware/nnet_utils/nnet_common.h:62->firmware/nnet_utils/nnet_common.h:55->firmware/nnet_utils/nnet_activation_stream.h:242]   --->   Operation 220 'add' 'add_ln703_6' <Predicate = true> <Delay = 0.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 221 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_7 = add i12 %add_ln703_4, %add_ln703_6" [firmware/nnet_utils/nnet_common.h:62->firmware/nnet_utils/nnet_common.h:55->firmware/nnet_utils/nnet_activation_stream.h:242]   --->   Operation 221 'add' 'add_ln703_7' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 222 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%exp_sum_V = add i12 %add_ln703_3, %add_ln703_7" [firmware/nnet_utils/nnet_common.h:62->firmware/nnet_utils/nnet_common.h:55->firmware/nnet_utils/nnet_activation_stream.h:242]   --->   Operation 222 'add' 'exp_sum_V' <Predicate = true> <Delay = 0.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 223 [1/1] (0.00ns)   --->   "%y_V_10 = call i10 @_ssdm_op_PartSelect.i10.i12.i32.i32(i12 %exp_sum_V, i32 2, i32 11)" [firmware/nnet_utils/nnet_activation.h:197->firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 223 'partselect' 'y_V_10' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 1.15>
ST_9 : Operation 224 [1/1] (0.00ns)   --->   "%zext_ln244 = zext i10 %y_V_10 to i64" [firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 224 'zext' 'zext_ln244' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 225 [1/1] (0.00ns)   --->   "%invert_table2_addr = getelementptr [1024 x i12]* @invert_table2, i64 0, i64 %zext_ln244" [firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 225 'getelementptr' 'invert_table2_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 226 [2/2] (1.15ns)   --->   "%inv_exp_sum_V = load i12* %invert_table2_addr, align 2" [firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 226 'load' 'inv_exp_sum_V' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 1024> <ROM>

State 10 <SV = 9> <Delay = 1.15>
ST_10 : Operation 227 [1/2] (1.15ns)   --->   "%inv_exp_sum_V = load i12* %invert_table2_addr, align 2" [firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 227 'load' 'inv_exp_sum_V' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 1024> <ROM>

State 11 <SV = 10> <Delay = 1.04>
ST_11 : Operation 228 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i12 %inv_exp_sum_V to i24" [firmware/nnet_utils/nnet_activation_stream.h:253]   --->   Operation 228 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 229 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i12 %exp_res_0_V to i24" [firmware/nnet_utils/nnet_activation_stream.h:253]   --->   Operation 229 'sext' 'sext_ln1116' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 230 [2/2] (1.04ns)   --->   "%mul_ln1118 = mul i24 %sext_ln1118, %sext_ln1116" [firmware/nnet_utils/nnet_activation_stream.h:253]   --->   Operation 230 'mul' 'mul_ln1118' <Predicate = true> <Delay = 1.04> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 231 [1/1] (0.00ns)   --->   "%sext_ln1116_1 = sext i12 %exp_res_1_V to i24" [firmware/nnet_utils/nnet_activation_stream.h:253]   --->   Operation 231 'sext' 'sext_ln1116_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 232 [2/2] (1.04ns)   --->   "%mul_ln1118_1 = mul i24 %sext_ln1118, %sext_ln1116_1" [firmware/nnet_utils/nnet_activation_stream.h:253]   --->   Operation 232 'mul' 'mul_ln1118_1' <Predicate = true> <Delay = 1.04> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 233 [1/1] (0.00ns)   --->   "%sext_ln1116_2 = sext i12 %exp_res_2_V to i24" [firmware/nnet_utils/nnet_activation_stream.h:253]   --->   Operation 233 'sext' 'sext_ln1116_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 234 [2/2] (1.04ns)   --->   "%mul_ln1118_2 = mul i24 %sext_ln1118, %sext_ln1116_2" [firmware/nnet_utils/nnet_activation_stream.h:253]   --->   Operation 234 'mul' 'mul_ln1118_2' <Predicate = true> <Delay = 1.04> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 235 [1/1] (0.00ns)   --->   "%sext_ln1116_3 = sext i12 %exp_res_3_V to i24" [firmware/nnet_utils/nnet_activation_stream.h:253]   --->   Operation 235 'sext' 'sext_ln1116_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 236 [2/2] (1.04ns)   --->   "%mul_ln1118_3 = mul i24 %sext_ln1118, %sext_ln1116_3" [firmware/nnet_utils/nnet_activation_stream.h:253]   --->   Operation 236 'mul' 'mul_ln1118_3' <Predicate = true> <Delay = 1.04> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 237 [1/1] (0.00ns)   --->   "%sext_ln1116_4 = sext i12 %exp_res_4_V to i24" [firmware/nnet_utils/nnet_activation_stream.h:253]   --->   Operation 237 'sext' 'sext_ln1116_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 238 [2/2] (1.04ns)   --->   "%mul_ln1118_4 = mul i24 %sext_ln1118, %sext_ln1116_4" [firmware/nnet_utils/nnet_activation_stream.h:253]   --->   Operation 238 'mul' 'mul_ln1118_4' <Predicate = true> <Delay = 1.04> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 239 [1/1] (0.00ns)   --->   "%sext_ln1116_5 = sext i12 %exp_res_5_V to i24" [firmware/nnet_utils/nnet_activation_stream.h:253]   --->   Operation 239 'sext' 'sext_ln1116_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 240 [2/2] (1.04ns)   --->   "%mul_ln1118_5 = mul i24 %sext_ln1118, %sext_ln1116_5" [firmware/nnet_utils/nnet_activation_stream.h:253]   --->   Operation 240 'mul' 'mul_ln1118_5' <Predicate = true> <Delay = 1.04> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 241 [1/1] (0.00ns)   --->   "%sext_ln1116_6 = sext i12 %exp_res_6_V to i24" [firmware/nnet_utils/nnet_activation_stream.h:253]   --->   Operation 241 'sext' 'sext_ln1116_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 242 [2/2] (1.04ns)   --->   "%mul_ln1118_6 = mul i24 %sext_ln1118, %sext_ln1116_6" [firmware/nnet_utils/nnet_activation_stream.h:253]   --->   Operation 242 'mul' 'mul_ln1118_6' <Predicate = true> <Delay = 1.04> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 243 [1/1] (0.00ns)   --->   "%sext_ln1116_7 = sext i12 %exp_res_7_V to i24" [firmware/nnet_utils/nnet_activation_stream.h:253]   --->   Operation 243 'sext' 'sext_ln1116_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 244 [2/2] (1.04ns)   --->   "%mul_ln1118_7 = mul i24 %sext_ln1118, %sext_ln1116_7" [firmware/nnet_utils/nnet_activation_stream.h:253]   --->   Operation 244 'mul' 'mul_ln1118_7' <Predicate = true> <Delay = 1.04> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 245 [1/1] (0.00ns)   --->   "%sext_ln1116_8 = sext i12 %exp_res_8_V to i24" [firmware/nnet_utils/nnet_activation_stream.h:253]   --->   Operation 245 'sext' 'sext_ln1116_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 246 [2/2] (1.04ns)   --->   "%mul_ln1118_8 = mul i24 %sext_ln1118, %sext_ln1116_8" [firmware/nnet_utils/nnet_activation_stream.h:253]   --->   Operation 246 'mul' 'mul_ln1118_8' <Predicate = true> <Delay = 1.04> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 247 [1/1] (0.00ns)   --->   "%sext_ln1116_9 = sext i12 %exp_res_9_V to i24" [firmware/nnet_utils/nnet_activation_stream.h:253]   --->   Operation 247 'sext' 'sext_ln1116_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 248 [2/2] (1.04ns)   --->   "%mul_ln1118_9 = mul i24 %sext_ln1118, %sext_ln1116_9" [firmware/nnet_utils/nnet_activation_stream.h:253]   --->   Operation 248 'mul' 'mul_ln1118_9' <Predicate = true> <Delay = 1.04> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.04>
ST_12 : Operation 249 [1/2] (1.04ns)   --->   "%mul_ln1118 = mul i24 %sext_ln1118, %sext_ln1116" [firmware/nnet_utils/nnet_activation_stream.h:253]   --->   Operation 249 'mul' 'mul_ln1118' <Predicate = true> <Delay = 1.04> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 250 [1/1] (0.00ns)   --->   "%tmp_data_0_V = call i16 @_ssdm_op_PartSelect.i16.i24.i32.i32(i24 %mul_ln1118, i32 8, i32 23)" [firmware/nnet_utils/nnet_activation_stream.h:253]   --->   Operation 250 'partselect' 'tmp_data_0_V' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 251 [1/2] (1.04ns)   --->   "%mul_ln1118_1 = mul i24 %sext_ln1118, %sext_ln1116_1" [firmware/nnet_utils/nnet_activation_stream.h:253]   --->   Operation 251 'mul' 'mul_ln1118_1' <Predicate = true> <Delay = 1.04> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 252 [1/1] (0.00ns)   --->   "%tmp_data_1_V = call i16 @_ssdm_op_PartSelect.i16.i24.i32.i32(i24 %mul_ln1118_1, i32 8, i32 23)" [firmware/nnet_utils/nnet_activation_stream.h:253]   --->   Operation 252 'partselect' 'tmp_data_1_V' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 253 [1/2] (1.04ns)   --->   "%mul_ln1118_2 = mul i24 %sext_ln1118, %sext_ln1116_2" [firmware/nnet_utils/nnet_activation_stream.h:253]   --->   Operation 253 'mul' 'mul_ln1118_2' <Predicate = true> <Delay = 1.04> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 254 [1/1] (0.00ns)   --->   "%tmp_data_2_V = call i16 @_ssdm_op_PartSelect.i16.i24.i32.i32(i24 %mul_ln1118_2, i32 8, i32 23)" [firmware/nnet_utils/nnet_activation_stream.h:253]   --->   Operation 254 'partselect' 'tmp_data_2_V' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 255 [1/2] (1.04ns)   --->   "%mul_ln1118_3 = mul i24 %sext_ln1118, %sext_ln1116_3" [firmware/nnet_utils/nnet_activation_stream.h:253]   --->   Operation 255 'mul' 'mul_ln1118_3' <Predicate = true> <Delay = 1.04> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 256 [1/1] (0.00ns)   --->   "%tmp_data_3_V = call i16 @_ssdm_op_PartSelect.i16.i24.i32.i32(i24 %mul_ln1118_3, i32 8, i32 23)" [firmware/nnet_utils/nnet_activation_stream.h:253]   --->   Operation 256 'partselect' 'tmp_data_3_V' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 257 [1/2] (1.04ns)   --->   "%mul_ln1118_4 = mul i24 %sext_ln1118, %sext_ln1116_4" [firmware/nnet_utils/nnet_activation_stream.h:253]   --->   Operation 257 'mul' 'mul_ln1118_4' <Predicate = true> <Delay = 1.04> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 258 [1/1] (0.00ns)   --->   "%tmp_data_4_V = call i16 @_ssdm_op_PartSelect.i16.i24.i32.i32(i24 %mul_ln1118_4, i32 8, i32 23)" [firmware/nnet_utils/nnet_activation_stream.h:253]   --->   Operation 258 'partselect' 'tmp_data_4_V' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 259 [1/2] (1.04ns)   --->   "%mul_ln1118_5 = mul i24 %sext_ln1118, %sext_ln1116_5" [firmware/nnet_utils/nnet_activation_stream.h:253]   --->   Operation 259 'mul' 'mul_ln1118_5' <Predicate = true> <Delay = 1.04> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 260 [1/1] (0.00ns)   --->   "%tmp_data_5_V = call i16 @_ssdm_op_PartSelect.i16.i24.i32.i32(i24 %mul_ln1118_5, i32 8, i32 23)" [firmware/nnet_utils/nnet_activation_stream.h:253]   --->   Operation 260 'partselect' 'tmp_data_5_V' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 261 [1/2] (1.04ns)   --->   "%mul_ln1118_6 = mul i24 %sext_ln1118, %sext_ln1116_6" [firmware/nnet_utils/nnet_activation_stream.h:253]   --->   Operation 261 'mul' 'mul_ln1118_6' <Predicate = true> <Delay = 1.04> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 262 [1/1] (0.00ns)   --->   "%tmp_data_6_V = call i16 @_ssdm_op_PartSelect.i16.i24.i32.i32(i24 %mul_ln1118_6, i32 8, i32 23)" [firmware/nnet_utils/nnet_activation_stream.h:253]   --->   Operation 262 'partselect' 'tmp_data_6_V' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 263 [1/2] (1.04ns)   --->   "%mul_ln1118_7 = mul i24 %sext_ln1118, %sext_ln1116_7" [firmware/nnet_utils/nnet_activation_stream.h:253]   --->   Operation 263 'mul' 'mul_ln1118_7' <Predicate = true> <Delay = 1.04> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 264 [1/1] (0.00ns)   --->   "%tmp_data_7_V = call i16 @_ssdm_op_PartSelect.i16.i24.i32.i32(i24 %mul_ln1118_7, i32 8, i32 23)" [firmware/nnet_utils/nnet_activation_stream.h:253]   --->   Operation 264 'partselect' 'tmp_data_7_V' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 265 [1/2] (1.04ns)   --->   "%mul_ln1118_8 = mul i24 %sext_ln1118, %sext_ln1116_8" [firmware/nnet_utils/nnet_activation_stream.h:253]   --->   Operation 265 'mul' 'mul_ln1118_8' <Predicate = true> <Delay = 1.04> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 266 [1/1] (0.00ns)   --->   "%tmp_data_8_V = call i16 @_ssdm_op_PartSelect.i16.i24.i32.i32(i24 %mul_ln1118_8, i32 8, i32 23)" [firmware/nnet_utils/nnet_activation_stream.h:253]   --->   Operation 266 'partselect' 'tmp_data_8_V' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 267 [1/2] (1.04ns)   --->   "%mul_ln1118_9 = mul i24 %sext_ln1118, %sext_ln1116_9" [firmware/nnet_utils/nnet_activation_stream.h:253]   --->   Operation 267 'mul' 'mul_ln1118_9' <Predicate = true> <Delay = 1.04> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 268 [1/1] (0.00ns)   --->   "%tmp_data_9_V = call i16 @_ssdm_op_PartSelect.i16.i24.i32.i32(i24 %mul_ln1118_9, i32 8, i32 23)" [firmware/nnet_utils/nnet_activation_stream.h:253]   --->   Operation 268 'partselect' 'tmp_data_9_V' <Predicate = true> <Delay = 0.00>

State 13 <SV = 12> <Delay = 0.87>
ST_13 : Operation 269 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 269 'specinterface' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 270 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 270 'specinterface' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 271 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 271 'specinterface' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 272 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 272 'specinterface' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 273 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 273 'specinterface' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 274 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 274 'specinterface' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 275 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 275 'specinterface' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 276 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 276 'specinterface' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 277 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 277 'specinterface' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 278 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 278 'specinterface' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 279 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %data_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 279 'specinterface' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 280 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %data_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 280 'specinterface' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 281 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %data_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 281 'specinterface' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 282 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %data_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 282 'specinterface' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 283 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %data_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 283 'specinterface' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 284 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %data_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 284 'specinterface' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 285 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %data_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 285 'specinterface' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 286 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %data_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 286 'specinterface' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 287 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %data_V_data_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 287 'specinterface' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 288 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %data_V_data_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 288 'specinterface' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 289 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str22) nounwind" [firmware/nnet_utils/nnet_activation_stream.h:207]   --->   Operation 289 'specloopname' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 290 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str26) nounwind" [firmware/nnet_utils/nnet_activation_stream.h:245]   --->   Operation 290 'specloopname' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 291 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str26)" [firmware/nnet_utils/nnet_activation_stream.h:245]   --->   Operation 291 'specregionbegin' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 292 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str10) nounwind" [firmware/nnet_utils/nnet_activation_stream.h:246]   --->   Operation 292 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 293 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([19 x i8]* @p_str27)" [firmware/nnet_utils/nnet_activation_stream.h:250]   --->   Operation 293 'specregionbegin' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 294 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResourceLimit(i32 10, [4 x i8]* @p_str28, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10) nounwind" [firmware/nnet_utils/nnet_activation_stream.h:252]   --->   Operation 294 'specresourcelimit' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 295 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecRegionEnd([19 x i8]* @p_str27, i32 %tmp_2)" [firmware/nnet_utils/nnet_activation_stream.h:254]   --->   Operation 295 'specregionend' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 296 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([19 x i8]* @p_str27)" [firmware/nnet_utils/nnet_activation_stream.h:250]   --->   Operation 296 'specregionbegin' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 297 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResourceLimit(i32 10, [4 x i8]* @p_str28, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10) nounwind" [firmware/nnet_utils/nnet_activation_stream.h:252]   --->   Operation 297 'specresourcelimit' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 298 [1/1] (0.00ns)   --->   "%empty_32 = call i32 (...)* @_ssdm_op_SpecRegionEnd([19 x i8]* @p_str27, i32 %tmp_3)" [firmware/nnet_utils/nnet_activation_stream.h:254]   --->   Operation 298 'specregionend' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 299 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([19 x i8]* @p_str27)" [firmware/nnet_utils/nnet_activation_stream.h:250]   --->   Operation 299 'specregionbegin' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 300 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResourceLimit(i32 10, [4 x i8]* @p_str28, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10) nounwind" [firmware/nnet_utils/nnet_activation_stream.h:252]   --->   Operation 300 'specresourcelimit' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 301 [1/1] (0.00ns)   --->   "%empty_33 = call i32 (...)* @_ssdm_op_SpecRegionEnd([19 x i8]* @p_str27, i32 %tmp_4)" [firmware/nnet_utils/nnet_activation_stream.h:254]   --->   Operation 301 'specregionend' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 302 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([19 x i8]* @p_str27)" [firmware/nnet_utils/nnet_activation_stream.h:250]   --->   Operation 302 'specregionbegin' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 303 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResourceLimit(i32 10, [4 x i8]* @p_str28, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10) nounwind" [firmware/nnet_utils/nnet_activation_stream.h:252]   --->   Operation 303 'specresourcelimit' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 304 [1/1] (0.00ns)   --->   "%empty_34 = call i32 (...)* @_ssdm_op_SpecRegionEnd([19 x i8]* @p_str27, i32 %tmp_5)" [firmware/nnet_utils/nnet_activation_stream.h:254]   --->   Operation 304 'specregionend' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 305 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([19 x i8]* @p_str27)" [firmware/nnet_utils/nnet_activation_stream.h:250]   --->   Operation 305 'specregionbegin' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 306 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResourceLimit(i32 10, [4 x i8]* @p_str28, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10) nounwind" [firmware/nnet_utils/nnet_activation_stream.h:252]   --->   Operation 306 'specresourcelimit' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 307 [1/1] (0.00ns)   --->   "%empty_35 = call i32 (...)* @_ssdm_op_SpecRegionEnd([19 x i8]* @p_str27, i32 %tmp_6)" [firmware/nnet_utils/nnet_activation_stream.h:254]   --->   Operation 307 'specregionend' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 308 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([19 x i8]* @p_str27)" [firmware/nnet_utils/nnet_activation_stream.h:250]   --->   Operation 308 'specregionbegin' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 309 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResourceLimit(i32 10, [4 x i8]* @p_str28, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10) nounwind" [firmware/nnet_utils/nnet_activation_stream.h:252]   --->   Operation 309 'specresourcelimit' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 310 [1/1] (0.00ns)   --->   "%empty_36 = call i32 (...)* @_ssdm_op_SpecRegionEnd([19 x i8]* @p_str27, i32 %tmp_7)" [firmware/nnet_utils/nnet_activation_stream.h:254]   --->   Operation 310 'specregionend' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 311 [1/1] (0.00ns)   --->   "%tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([19 x i8]* @p_str27)" [firmware/nnet_utils/nnet_activation_stream.h:250]   --->   Operation 311 'specregionbegin' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 312 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResourceLimit(i32 10, [4 x i8]* @p_str28, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10) nounwind" [firmware/nnet_utils/nnet_activation_stream.h:252]   --->   Operation 312 'specresourcelimit' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 313 [1/1] (0.00ns)   --->   "%empty_37 = call i32 (...)* @_ssdm_op_SpecRegionEnd([19 x i8]* @p_str27, i32 %tmp_8)" [firmware/nnet_utils/nnet_activation_stream.h:254]   --->   Operation 313 'specregionend' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 314 [1/1] (0.00ns)   --->   "%tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([19 x i8]* @p_str27)" [firmware/nnet_utils/nnet_activation_stream.h:250]   --->   Operation 314 'specregionbegin' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 315 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResourceLimit(i32 10, [4 x i8]* @p_str28, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10) nounwind" [firmware/nnet_utils/nnet_activation_stream.h:252]   --->   Operation 315 'specresourcelimit' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 316 [1/1] (0.00ns)   --->   "%empty_38 = call i32 (...)* @_ssdm_op_SpecRegionEnd([19 x i8]* @p_str27, i32 %tmp_9)" [firmware/nnet_utils/nnet_activation_stream.h:254]   --->   Operation 316 'specregionend' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 317 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([19 x i8]* @p_str27)" [firmware/nnet_utils/nnet_activation_stream.h:250]   --->   Operation 317 'specregionbegin' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 318 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResourceLimit(i32 10, [4 x i8]* @p_str28, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10) nounwind" [firmware/nnet_utils/nnet_activation_stream.h:252]   --->   Operation 318 'specresourcelimit' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 319 [1/1] (0.00ns)   --->   "%empty_39 = call i32 (...)* @_ssdm_op_SpecRegionEnd([19 x i8]* @p_str27, i32 %tmp_s)" [firmware/nnet_utils/nnet_activation_stream.h:254]   --->   Operation 319 'specregionend' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 320 [1/1] (0.00ns)   --->   "%tmp_10 = call i32 (...)* @_ssdm_op_SpecRegionBegin([19 x i8]* @p_str27)" [firmware/nnet_utils/nnet_activation_stream.h:250]   --->   Operation 320 'specregionbegin' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 321 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResourceLimit(i32 10, [4 x i8]* @p_str28, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10) nounwind" [firmware/nnet_utils/nnet_activation_stream.h:252]   --->   Operation 321 'specresourcelimit' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 322 [1/1] (0.00ns)   --->   "%empty_40 = call i32 (...)* @_ssdm_op_SpecRegionEnd([19 x i8]* @p_str27, i32 %tmp_10)" [firmware/nnet_utils/nnet_activation_stream.h:254]   --->   Operation 322 'specregionend' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 323 [1/1] (0.87ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P(i16* %res_V_data_0_V, i16* %res_V_data_1_V, i16* %res_V_data_2_V, i16* %res_V_data_3_V, i16* %res_V_data_4_V, i16* %res_V_data_5_V, i16* %res_V_data_6_V, i16* %res_V_data_7_V, i16* %res_V_data_8_V, i16* %res_V_data_9_V, i16 %tmp_data_0_V, i16 %tmp_data_1_V, i16 %tmp_data_2_V, i16 %tmp_data_3_V, i16 %tmp_data_4_V, i16 %tmp_data_5_V, i16 %tmp_data_6_V, i16 %tmp_data_7_V, i16 %tmp_data_8_V, i16 %tmp_data_9_V)" [firmware/nnet_utils/nnet_activation_stream.h:255]   --->   Operation 323 'write' <Predicate = true> <Delay = 0.87> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_13 : Operation 324 [1/1] (0.00ns)   --->   "%empty_41 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str26, i32 %tmp_1)" [firmware/nnet_utils/nnet_activation_stream.h:256]   --->   Operation 324 'specregionend' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 325 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_activation_stream.h:257]   --->   Operation 325 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 2ns, clock uncertainty: 0.25ns.

 <State 1>: 1.5ns
The critical path consists of the following:
	fifo read on port 'data_V_data_0_V' (firmware/nnet_utils/nnet_activation_stream.h:211) [46]  (0.875 ns)
	'icmp' operation ('icmp_ln1496', firmware/nnet_utils/nnet_common.h:86->firmware/nnet_utils/nnet_common.h:53->firmware/nnet_utils/nnet_common.h:55->firmware/nnet_utils/nnet_common.h:55->firmware/nnet_utils/nnet_common.h:55->firmware/nnet_utils/nnet_activation_stream.h:220) [57]  (0.629 ns)

 <State 2>: 1.23ns
The critical path consists of the following:
	'select' operation ('select_ln86', firmware/nnet_utils/nnet_common.h:86->firmware/nnet_utils/nnet_common.h:53->firmware/nnet_utils/nnet_common.h:55->firmware/nnet_utils/nnet_common.h:55->firmware/nnet_utils/nnet_common.h:55->firmware/nnet_utils/nnet_activation_stream.h:220) [58]  (0.299 ns)
	'icmp' operation ('icmp_ln1496_2', firmware/nnet_utils/nnet_common.h:86->firmware/nnet_utils/nnet_common.h:55->firmware/nnet_utils/nnet_common.h:55->firmware/nnet_utils/nnet_common.h:55->firmware/nnet_utils/nnet_activation_stream.h:220) [61]  (0.629 ns)
	'select' operation ('select_ln86_2', firmware/nnet_utils/nnet_common.h:86->firmware/nnet_utils/nnet_common.h:55->firmware/nnet_utils/nnet_common.h:55->firmware/nnet_utils/nnet_common.h:55->firmware/nnet_utils/nnet_activation_stream.h:220) [62]  (0.299 ns)

 <State 3>: 1.56ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln1496_6', firmware/nnet_utils/nnet_common.h:86->firmware/nnet_utils/nnet_common.h:55->firmware/nnet_utils/nnet_common.h:55->firmware/nnet_utils/nnet_activation_stream.h:220) [69]  (0.629 ns)
	'select' operation ('select_ln86_6', firmware/nnet_utils/nnet_common.h:86->firmware/nnet_utils/nnet_common.h:55->firmware/nnet_utils/nnet_common.h:55->firmware/nnet_utils/nnet_activation_stream.h:220) [70]  (0.299 ns)
	'icmp' operation ('icmp_ln1496_8', firmware/nnet_utils/nnet_common.h:86->firmware/nnet_utils/nnet_common.h:55->firmware/nnet_utils/nnet_activation_stream.h:220) [73]  (0.629 ns)

 <State 4>: 1.65ns
The critical path consists of the following:
	'select' operation ('x_max.V', firmware/nnet_utils/nnet_common.h:86->firmware/nnet_utils/nnet_common.h:55->firmware/nnet_utils/nnet_activation_stream.h:220) [74]  (0.299 ns)
	'sub' operation ('sub_ln1193', firmware/nnet_utils/nnet_activation_stream.h:226) [77]  (0.745 ns)
	'and' operation ('and_ln786', firmware/nnet_utils/nnet_activation_stream.h:226) [81]  (0 ns)
	'select' operation ('select_ln388', firmware/nnet_utils/nnet_activation_stream.h:226) [168]  (0.303 ns)
	'select' operation ('y.V', firmware/nnet_utils/nnet_activation_stream.h:226) [169]  (0.303 ns)

 <State 5>: 1.16ns
The critical path consists of the following:
	'getelementptr' operation ('exp_table1_addr', firmware/nnet_utils/nnet_activation_stream.h:236) [171]  (0 ns)
	'load' operation ('exp_res[0].V', firmware/nnet_utils/nnet_activation_stream.h:236) on array 'exp_table1' [172]  (1.16 ns)

 <State 6>: 1.16ns
The critical path consists of the following:
	'load' operation ('exp_res[0].V', firmware/nnet_utils/nnet_activation_stream.h:236) on array 'exp_table1' [172]  (1.16 ns)

 <State 7>: 1.5ns
The critical path consists of the following:
	'add' operation ('add_ln703', firmware/nnet_utils/nnet_common.h:62->firmware/nnet_utils/nnet_common.h:55->firmware/nnet_utils/nnet_activation_stream.h:242) [236]  (0.745 ns)
	'add' operation ('add_ln703_3', firmware/nnet_utils/nnet_common.h:62->firmware/nnet_utils/nnet_common.h:55->firmware/nnet_utils/nnet_activation_stream.h:242) [239]  (0.756 ns)

 <State 8>: 1.51ns
The critical path consists of the following:
	'add' operation ('add_ln703_5', firmware/nnet_utils/nnet_common.h:62->firmware/nnet_utils/nnet_common.h:55->firmware/nnet_utils/nnet_activation_stream.h:242) [241]  (0 ns)
	'add' operation ('add_ln703_6', firmware/nnet_utils/nnet_common.h:62->firmware/nnet_utils/nnet_common.h:55->firmware/nnet_utils/nnet_activation_stream.h:242) [242]  (0.756 ns)
	'add' operation ('add_ln703_7', firmware/nnet_utils/nnet_common.h:62->firmware/nnet_utils/nnet_common.h:55->firmware/nnet_utils/nnet_activation_stream.h:242) [243]  (0 ns)
	'add' operation ('exp_sum.V', firmware/nnet_utils/nnet_common.h:62->firmware/nnet_utils/nnet_common.h:55->firmware/nnet_utils/nnet_activation_stream.h:242) [244]  (0.756 ns)

 <State 9>: 1.16ns
The critical path consists of the following:
	'getelementptr' operation ('invert_table2_addr', firmware/nnet_utils/nnet_activation_stream.h:244) [247]  (0 ns)
	'load' operation ('inv_exp_sum.V', firmware/nnet_utils/nnet_activation_stream.h:244) on array 'invert_table2' [248]  (1.16 ns)

 <State 10>: 1.16ns
The critical path consists of the following:
	'load' operation ('inv_exp_sum.V', firmware/nnet_utils/nnet_activation_stream.h:244) on array 'invert_table2' [248]  (1.16 ns)

 <State 11>: 1.04ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118', firmware/nnet_utils/nnet_activation_stream.h:253) [256]  (1.04 ns)

 <State 12>: 1.04ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118', firmware/nnet_utils/nnet_activation_stream.h:253) [256]  (1.04 ns)

 <State 13>: 0.875ns
The critical path consists of the following:
	fifo write on port 'res_V_data_0_V' (firmware/nnet_utils/nnet_activation_stream.h:255) [313]  (0.875 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
