
firmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a540  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000013b0  0800a720  0800a720  0001a720  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bad0  0800bad0  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  0800bad0  0800bad0  0001bad0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800bad8  0800bad8  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bad8  0800bad8  0001bad8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800badc  0800badc  0001badc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  0800bae0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000718  200001dc  0800bcbc  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200008f4  0800bcbc  000208f4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00018e06  00000000  00000000  0002024f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003477  00000000  00000000  00039055  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000014a8  00000000  00000000  0003c4d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000feb  00000000  00000000  0003d978  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002197d  00000000  00000000  0003e963  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000196e4  00000000  00000000  000602e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000ce23f  00000000  00000000  000799c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00006d28  00000000  00000000  00147c04  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000063  00000000  00000000  0014e92c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001dc 	.word	0x200001dc
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800a708 	.word	0x0800a708

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001e0 	.word	0x200001e0
 800021c:	0800a708 	.word	0x0800a708

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	; 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2uiz>:
 8000bf8:	004a      	lsls	r2, r1, #1
 8000bfa:	d211      	bcs.n	8000c20 <__aeabi_d2uiz+0x28>
 8000bfc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000c00:	d211      	bcs.n	8000c26 <__aeabi_d2uiz+0x2e>
 8000c02:	d50d      	bpl.n	8000c20 <__aeabi_d2uiz+0x28>
 8000c04:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000c08:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c0c:	d40e      	bmi.n	8000c2c <__aeabi_d2uiz+0x34>
 8000c0e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c12:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c16:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c1a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c1e:	4770      	bx	lr
 8000c20:	f04f 0000 	mov.w	r0, #0
 8000c24:	4770      	bx	lr
 8000c26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_d2uiz+0x3a>
 8000c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0000 	mov.w	r0, #0
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_d2f>:
 8000c38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c3c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c40:	bf24      	itt	cs
 8000c42:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c46:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c4a:	d90d      	bls.n	8000c68 <__aeabi_d2f+0x30>
 8000c4c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c50:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c54:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c58:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c5c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c60:	bf08      	it	eq
 8000c62:	f020 0001 	biceq.w	r0, r0, #1
 8000c66:	4770      	bx	lr
 8000c68:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c6c:	d121      	bne.n	8000cb2 <__aeabi_d2f+0x7a>
 8000c6e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c72:	bfbc      	itt	lt
 8000c74:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c78:	4770      	bxlt	lr
 8000c7a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c7e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c82:	f1c2 0218 	rsb	r2, r2, #24
 8000c86:	f1c2 0c20 	rsb	ip, r2, #32
 8000c8a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c8e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c92:	bf18      	it	ne
 8000c94:	f040 0001 	orrne.w	r0, r0, #1
 8000c98:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c9c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ca0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ca4:	ea40 000c 	orr.w	r0, r0, ip
 8000ca8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cb0:	e7cc      	b.n	8000c4c <__aeabi_d2f+0x14>
 8000cb2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cb6:	d107      	bne.n	8000cc8 <__aeabi_d2f+0x90>
 8000cb8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cbc:	bf1e      	ittt	ne
 8000cbe:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cc2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cc6:	4770      	bxne	lr
 8000cc8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000ccc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cd0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop

08000cd8 <__aeabi_uldivmod>:
 8000cd8:	b953      	cbnz	r3, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cda:	b94a      	cbnz	r2, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cdc:	2900      	cmp	r1, #0
 8000cde:	bf08      	it	eq
 8000ce0:	2800      	cmpeq	r0, #0
 8000ce2:	bf1c      	itt	ne
 8000ce4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ce8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cec:	f000 b9a6 	b.w	800103c <__aeabi_idiv0>
 8000cf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cf8:	f000 f83c 	bl	8000d74 <__udivmoddi4>
 8000cfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d04:	b004      	add	sp, #16
 8000d06:	4770      	bx	lr

08000d08 <__aeabi_d2lz>:
 8000d08:	b538      	push	{r3, r4, r5, lr}
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	4604      	mov	r4, r0
 8000d10:	460d      	mov	r5, r1
 8000d12:	f7ff ff0b 	bl	8000b2c <__aeabi_dcmplt>
 8000d16:	b928      	cbnz	r0, 8000d24 <__aeabi_d2lz+0x1c>
 8000d18:	4620      	mov	r0, r4
 8000d1a:	4629      	mov	r1, r5
 8000d1c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d20:	f000 b80a 	b.w	8000d38 <__aeabi_d2ulz>
 8000d24:	4620      	mov	r0, r4
 8000d26:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000d2a:	f000 f805 	bl	8000d38 <__aeabi_d2ulz>
 8000d2e:	4240      	negs	r0, r0
 8000d30:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d34:	bd38      	pop	{r3, r4, r5, pc}
 8000d36:	bf00      	nop

08000d38 <__aeabi_d2ulz>:
 8000d38:	b5d0      	push	{r4, r6, r7, lr}
 8000d3a:	4b0c      	ldr	r3, [pc, #48]	; (8000d6c <__aeabi_d2ulz+0x34>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	4606      	mov	r6, r0
 8000d40:	460f      	mov	r7, r1
 8000d42:	f7ff fc81 	bl	8000648 <__aeabi_dmul>
 8000d46:	f7ff ff57 	bl	8000bf8 <__aeabi_d2uiz>
 8000d4a:	4604      	mov	r4, r0
 8000d4c:	f7ff fc02 	bl	8000554 <__aeabi_ui2d>
 8000d50:	4b07      	ldr	r3, [pc, #28]	; (8000d70 <__aeabi_d2ulz+0x38>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	f7ff fc78 	bl	8000648 <__aeabi_dmul>
 8000d58:	4602      	mov	r2, r0
 8000d5a:	460b      	mov	r3, r1
 8000d5c:	4630      	mov	r0, r6
 8000d5e:	4639      	mov	r1, r7
 8000d60:	f7ff faba 	bl	80002d8 <__aeabi_dsub>
 8000d64:	f7ff ff48 	bl	8000bf8 <__aeabi_d2uiz>
 8000d68:	4621      	mov	r1, r4
 8000d6a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d6c:	3df00000 	.word	0x3df00000
 8000d70:	41f00000 	.word	0x41f00000

08000d74 <__udivmoddi4>:
 8000d74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d78:	9e08      	ldr	r6, [sp, #32]
 8000d7a:	460d      	mov	r5, r1
 8000d7c:	4604      	mov	r4, r0
 8000d7e:	460f      	mov	r7, r1
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	d14a      	bne.n	8000e1a <__udivmoddi4+0xa6>
 8000d84:	428a      	cmp	r2, r1
 8000d86:	4694      	mov	ip, r2
 8000d88:	d965      	bls.n	8000e56 <__udivmoddi4+0xe2>
 8000d8a:	fab2 f382 	clz	r3, r2
 8000d8e:	b143      	cbz	r3, 8000da2 <__udivmoddi4+0x2e>
 8000d90:	fa02 fc03 	lsl.w	ip, r2, r3
 8000d94:	f1c3 0220 	rsb	r2, r3, #32
 8000d98:	409f      	lsls	r7, r3
 8000d9a:	fa20 f202 	lsr.w	r2, r0, r2
 8000d9e:	4317      	orrs	r7, r2
 8000da0:	409c      	lsls	r4, r3
 8000da2:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000da6:	fa1f f58c 	uxth.w	r5, ip
 8000daa:	fbb7 f1fe 	udiv	r1, r7, lr
 8000dae:	0c22      	lsrs	r2, r4, #16
 8000db0:	fb0e 7711 	mls	r7, lr, r1, r7
 8000db4:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000db8:	fb01 f005 	mul.w	r0, r1, r5
 8000dbc:	4290      	cmp	r0, r2
 8000dbe:	d90a      	bls.n	8000dd6 <__udivmoddi4+0x62>
 8000dc0:	eb1c 0202 	adds.w	r2, ip, r2
 8000dc4:	f101 37ff 	add.w	r7, r1, #4294967295
 8000dc8:	f080 811c 	bcs.w	8001004 <__udivmoddi4+0x290>
 8000dcc:	4290      	cmp	r0, r2
 8000dce:	f240 8119 	bls.w	8001004 <__udivmoddi4+0x290>
 8000dd2:	3902      	subs	r1, #2
 8000dd4:	4462      	add	r2, ip
 8000dd6:	1a12      	subs	r2, r2, r0
 8000dd8:	b2a4      	uxth	r4, r4
 8000dda:	fbb2 f0fe 	udiv	r0, r2, lr
 8000dde:	fb0e 2210 	mls	r2, lr, r0, r2
 8000de2:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000de6:	fb00 f505 	mul.w	r5, r0, r5
 8000dea:	42a5      	cmp	r5, r4
 8000dec:	d90a      	bls.n	8000e04 <__udivmoddi4+0x90>
 8000dee:	eb1c 0404 	adds.w	r4, ip, r4
 8000df2:	f100 32ff 	add.w	r2, r0, #4294967295
 8000df6:	f080 8107 	bcs.w	8001008 <__udivmoddi4+0x294>
 8000dfa:	42a5      	cmp	r5, r4
 8000dfc:	f240 8104 	bls.w	8001008 <__udivmoddi4+0x294>
 8000e00:	4464      	add	r4, ip
 8000e02:	3802      	subs	r0, #2
 8000e04:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000e08:	1b64      	subs	r4, r4, r5
 8000e0a:	2100      	movs	r1, #0
 8000e0c:	b11e      	cbz	r6, 8000e16 <__udivmoddi4+0xa2>
 8000e0e:	40dc      	lsrs	r4, r3
 8000e10:	2300      	movs	r3, #0
 8000e12:	e9c6 4300 	strd	r4, r3, [r6]
 8000e16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e1a:	428b      	cmp	r3, r1
 8000e1c:	d908      	bls.n	8000e30 <__udivmoddi4+0xbc>
 8000e1e:	2e00      	cmp	r6, #0
 8000e20:	f000 80ed 	beq.w	8000ffe <__udivmoddi4+0x28a>
 8000e24:	2100      	movs	r1, #0
 8000e26:	e9c6 0500 	strd	r0, r5, [r6]
 8000e2a:	4608      	mov	r0, r1
 8000e2c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e30:	fab3 f183 	clz	r1, r3
 8000e34:	2900      	cmp	r1, #0
 8000e36:	d149      	bne.n	8000ecc <__udivmoddi4+0x158>
 8000e38:	42ab      	cmp	r3, r5
 8000e3a:	d302      	bcc.n	8000e42 <__udivmoddi4+0xce>
 8000e3c:	4282      	cmp	r2, r0
 8000e3e:	f200 80f8 	bhi.w	8001032 <__udivmoddi4+0x2be>
 8000e42:	1a84      	subs	r4, r0, r2
 8000e44:	eb65 0203 	sbc.w	r2, r5, r3
 8000e48:	2001      	movs	r0, #1
 8000e4a:	4617      	mov	r7, r2
 8000e4c:	2e00      	cmp	r6, #0
 8000e4e:	d0e2      	beq.n	8000e16 <__udivmoddi4+0xa2>
 8000e50:	e9c6 4700 	strd	r4, r7, [r6]
 8000e54:	e7df      	b.n	8000e16 <__udivmoddi4+0xa2>
 8000e56:	b902      	cbnz	r2, 8000e5a <__udivmoddi4+0xe6>
 8000e58:	deff      	udf	#255	; 0xff
 8000e5a:	fab2 f382 	clz	r3, r2
 8000e5e:	2b00      	cmp	r3, #0
 8000e60:	f040 8090 	bne.w	8000f84 <__udivmoddi4+0x210>
 8000e64:	1a8a      	subs	r2, r1, r2
 8000e66:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e6a:	fa1f fe8c 	uxth.w	lr, ip
 8000e6e:	2101      	movs	r1, #1
 8000e70:	fbb2 f5f7 	udiv	r5, r2, r7
 8000e74:	fb07 2015 	mls	r0, r7, r5, r2
 8000e78:	0c22      	lsrs	r2, r4, #16
 8000e7a:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000e7e:	fb0e f005 	mul.w	r0, lr, r5
 8000e82:	4290      	cmp	r0, r2
 8000e84:	d908      	bls.n	8000e98 <__udivmoddi4+0x124>
 8000e86:	eb1c 0202 	adds.w	r2, ip, r2
 8000e8a:	f105 38ff 	add.w	r8, r5, #4294967295
 8000e8e:	d202      	bcs.n	8000e96 <__udivmoddi4+0x122>
 8000e90:	4290      	cmp	r0, r2
 8000e92:	f200 80cb 	bhi.w	800102c <__udivmoddi4+0x2b8>
 8000e96:	4645      	mov	r5, r8
 8000e98:	1a12      	subs	r2, r2, r0
 8000e9a:	b2a4      	uxth	r4, r4
 8000e9c:	fbb2 f0f7 	udiv	r0, r2, r7
 8000ea0:	fb07 2210 	mls	r2, r7, r0, r2
 8000ea4:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000ea8:	fb0e fe00 	mul.w	lr, lr, r0
 8000eac:	45a6      	cmp	lr, r4
 8000eae:	d908      	bls.n	8000ec2 <__udivmoddi4+0x14e>
 8000eb0:	eb1c 0404 	adds.w	r4, ip, r4
 8000eb4:	f100 32ff 	add.w	r2, r0, #4294967295
 8000eb8:	d202      	bcs.n	8000ec0 <__udivmoddi4+0x14c>
 8000eba:	45a6      	cmp	lr, r4
 8000ebc:	f200 80bb 	bhi.w	8001036 <__udivmoddi4+0x2c2>
 8000ec0:	4610      	mov	r0, r2
 8000ec2:	eba4 040e 	sub.w	r4, r4, lr
 8000ec6:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000eca:	e79f      	b.n	8000e0c <__udivmoddi4+0x98>
 8000ecc:	f1c1 0720 	rsb	r7, r1, #32
 8000ed0:	408b      	lsls	r3, r1
 8000ed2:	fa22 fc07 	lsr.w	ip, r2, r7
 8000ed6:	ea4c 0c03 	orr.w	ip, ip, r3
 8000eda:	fa05 f401 	lsl.w	r4, r5, r1
 8000ede:	fa20 f307 	lsr.w	r3, r0, r7
 8000ee2:	40fd      	lsrs	r5, r7
 8000ee4:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ee8:	4323      	orrs	r3, r4
 8000eea:	fbb5 f8f9 	udiv	r8, r5, r9
 8000eee:	fa1f fe8c 	uxth.w	lr, ip
 8000ef2:	fb09 5518 	mls	r5, r9, r8, r5
 8000ef6:	0c1c      	lsrs	r4, r3, #16
 8000ef8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000efc:	fb08 f50e 	mul.w	r5, r8, lr
 8000f00:	42a5      	cmp	r5, r4
 8000f02:	fa02 f201 	lsl.w	r2, r2, r1
 8000f06:	fa00 f001 	lsl.w	r0, r0, r1
 8000f0a:	d90b      	bls.n	8000f24 <__udivmoddi4+0x1b0>
 8000f0c:	eb1c 0404 	adds.w	r4, ip, r4
 8000f10:	f108 3aff 	add.w	sl, r8, #4294967295
 8000f14:	f080 8088 	bcs.w	8001028 <__udivmoddi4+0x2b4>
 8000f18:	42a5      	cmp	r5, r4
 8000f1a:	f240 8085 	bls.w	8001028 <__udivmoddi4+0x2b4>
 8000f1e:	f1a8 0802 	sub.w	r8, r8, #2
 8000f22:	4464      	add	r4, ip
 8000f24:	1b64      	subs	r4, r4, r5
 8000f26:	b29d      	uxth	r5, r3
 8000f28:	fbb4 f3f9 	udiv	r3, r4, r9
 8000f2c:	fb09 4413 	mls	r4, r9, r3, r4
 8000f30:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000f34:	fb03 fe0e 	mul.w	lr, r3, lr
 8000f38:	45a6      	cmp	lr, r4
 8000f3a:	d908      	bls.n	8000f4e <__udivmoddi4+0x1da>
 8000f3c:	eb1c 0404 	adds.w	r4, ip, r4
 8000f40:	f103 35ff 	add.w	r5, r3, #4294967295
 8000f44:	d26c      	bcs.n	8001020 <__udivmoddi4+0x2ac>
 8000f46:	45a6      	cmp	lr, r4
 8000f48:	d96a      	bls.n	8001020 <__udivmoddi4+0x2ac>
 8000f4a:	3b02      	subs	r3, #2
 8000f4c:	4464      	add	r4, ip
 8000f4e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000f52:	fba3 9502 	umull	r9, r5, r3, r2
 8000f56:	eba4 040e 	sub.w	r4, r4, lr
 8000f5a:	42ac      	cmp	r4, r5
 8000f5c:	46c8      	mov	r8, r9
 8000f5e:	46ae      	mov	lr, r5
 8000f60:	d356      	bcc.n	8001010 <__udivmoddi4+0x29c>
 8000f62:	d053      	beq.n	800100c <__udivmoddi4+0x298>
 8000f64:	b156      	cbz	r6, 8000f7c <__udivmoddi4+0x208>
 8000f66:	ebb0 0208 	subs.w	r2, r0, r8
 8000f6a:	eb64 040e 	sbc.w	r4, r4, lr
 8000f6e:	fa04 f707 	lsl.w	r7, r4, r7
 8000f72:	40ca      	lsrs	r2, r1
 8000f74:	40cc      	lsrs	r4, r1
 8000f76:	4317      	orrs	r7, r2
 8000f78:	e9c6 7400 	strd	r7, r4, [r6]
 8000f7c:	4618      	mov	r0, r3
 8000f7e:	2100      	movs	r1, #0
 8000f80:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f84:	f1c3 0120 	rsb	r1, r3, #32
 8000f88:	fa02 fc03 	lsl.w	ip, r2, r3
 8000f8c:	fa20 f201 	lsr.w	r2, r0, r1
 8000f90:	fa25 f101 	lsr.w	r1, r5, r1
 8000f94:	409d      	lsls	r5, r3
 8000f96:	432a      	orrs	r2, r5
 8000f98:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f9c:	fa1f fe8c 	uxth.w	lr, ip
 8000fa0:	fbb1 f0f7 	udiv	r0, r1, r7
 8000fa4:	fb07 1510 	mls	r5, r7, r0, r1
 8000fa8:	0c11      	lsrs	r1, r2, #16
 8000faa:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000fae:	fb00 f50e 	mul.w	r5, r0, lr
 8000fb2:	428d      	cmp	r5, r1
 8000fb4:	fa04 f403 	lsl.w	r4, r4, r3
 8000fb8:	d908      	bls.n	8000fcc <__udivmoddi4+0x258>
 8000fba:	eb1c 0101 	adds.w	r1, ip, r1
 8000fbe:	f100 38ff 	add.w	r8, r0, #4294967295
 8000fc2:	d22f      	bcs.n	8001024 <__udivmoddi4+0x2b0>
 8000fc4:	428d      	cmp	r5, r1
 8000fc6:	d92d      	bls.n	8001024 <__udivmoddi4+0x2b0>
 8000fc8:	3802      	subs	r0, #2
 8000fca:	4461      	add	r1, ip
 8000fcc:	1b49      	subs	r1, r1, r5
 8000fce:	b292      	uxth	r2, r2
 8000fd0:	fbb1 f5f7 	udiv	r5, r1, r7
 8000fd4:	fb07 1115 	mls	r1, r7, r5, r1
 8000fd8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fdc:	fb05 f10e 	mul.w	r1, r5, lr
 8000fe0:	4291      	cmp	r1, r2
 8000fe2:	d908      	bls.n	8000ff6 <__udivmoddi4+0x282>
 8000fe4:	eb1c 0202 	adds.w	r2, ip, r2
 8000fe8:	f105 38ff 	add.w	r8, r5, #4294967295
 8000fec:	d216      	bcs.n	800101c <__udivmoddi4+0x2a8>
 8000fee:	4291      	cmp	r1, r2
 8000ff0:	d914      	bls.n	800101c <__udivmoddi4+0x2a8>
 8000ff2:	3d02      	subs	r5, #2
 8000ff4:	4462      	add	r2, ip
 8000ff6:	1a52      	subs	r2, r2, r1
 8000ff8:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000ffc:	e738      	b.n	8000e70 <__udivmoddi4+0xfc>
 8000ffe:	4631      	mov	r1, r6
 8001000:	4630      	mov	r0, r6
 8001002:	e708      	b.n	8000e16 <__udivmoddi4+0xa2>
 8001004:	4639      	mov	r1, r7
 8001006:	e6e6      	b.n	8000dd6 <__udivmoddi4+0x62>
 8001008:	4610      	mov	r0, r2
 800100a:	e6fb      	b.n	8000e04 <__udivmoddi4+0x90>
 800100c:	4548      	cmp	r0, r9
 800100e:	d2a9      	bcs.n	8000f64 <__udivmoddi4+0x1f0>
 8001010:	ebb9 0802 	subs.w	r8, r9, r2
 8001014:	eb65 0e0c 	sbc.w	lr, r5, ip
 8001018:	3b01      	subs	r3, #1
 800101a:	e7a3      	b.n	8000f64 <__udivmoddi4+0x1f0>
 800101c:	4645      	mov	r5, r8
 800101e:	e7ea      	b.n	8000ff6 <__udivmoddi4+0x282>
 8001020:	462b      	mov	r3, r5
 8001022:	e794      	b.n	8000f4e <__udivmoddi4+0x1da>
 8001024:	4640      	mov	r0, r8
 8001026:	e7d1      	b.n	8000fcc <__udivmoddi4+0x258>
 8001028:	46d0      	mov	r8, sl
 800102a:	e77b      	b.n	8000f24 <__udivmoddi4+0x1b0>
 800102c:	3d02      	subs	r5, #2
 800102e:	4462      	add	r2, ip
 8001030:	e732      	b.n	8000e98 <__udivmoddi4+0x124>
 8001032:	4608      	mov	r0, r1
 8001034:	e70a      	b.n	8000e4c <__udivmoddi4+0xd8>
 8001036:	4464      	add	r4, ip
 8001038:	3802      	subs	r0, #2
 800103a:	e742      	b.n	8000ec2 <__udivmoddi4+0x14e>

0800103c <__aeabi_idiv0>:
 800103c:	4770      	bx	lr
 800103e:	bf00      	nop

08001040 <delay_us>:
	CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk; //   
	DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;   //  
}

__STATIC_INLINE void delay_us(uint32_t us)
{
 8001040:	b480      	push	{r7}
 8001042:	b085      	sub	sp, #20
 8001044:	af00      	add	r7, sp, #0
 8001046:	6078      	str	r0, [r7, #4]
	uint32_t us_count_tic =  us * (SystemCoreClock / 1000000U);
 8001048:	4b0c      	ldr	r3, [pc, #48]	; (800107c <delay_us+0x3c>)
 800104a:	681b      	ldr	r3, [r3, #0]
 800104c:	4a0c      	ldr	r2, [pc, #48]	; (8001080 <delay_us+0x40>)
 800104e:	fba2 2303 	umull	r2, r3, r2, r3
 8001052:	0c9a      	lsrs	r2, r3, #18
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	fb02 f303 	mul.w	r3, r2, r3
 800105a:	60fb      	str	r3, [r7, #12]
	DWT->CYCCNT = 0U;
 800105c:	4b09      	ldr	r3, [pc, #36]	; (8001084 <delay_us+0x44>)
 800105e:	2200      	movs	r2, #0
 8001060:	605a      	str	r2, [r3, #4]
	while(DWT->CYCCNT < us_count_tic);
 8001062:	bf00      	nop
 8001064:	4b07      	ldr	r3, [pc, #28]	; (8001084 <delay_us+0x44>)
 8001066:	685b      	ldr	r3, [r3, #4]
 8001068:	68fa      	ldr	r2, [r7, #12]
 800106a:	429a      	cmp	r2, r3
 800106c:	d8fa      	bhi.n	8001064 <delay_us+0x24>
}
 800106e:	bf00      	nop
 8001070:	bf00      	nop
 8001072:	3714      	adds	r7, #20
 8001074:	46bd      	mov	sp, r7
 8001076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800107a:	4770      	bx	lr
 800107c:	20000008 	.word	0x20000008
 8001080:	431bde83 	.word	0x431bde83
 8001084:	e0001000 	.word	0xe0001000

08001088 <_enable_slave>:

static bool _debug = 0;

/*============================ Private ============================*/

static inline void _enable_slave(){
 8001088:	b580      	push	{r7, lr}
 800108a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(CS_ADNS_GPIO_Port, CS_ADNS_Pin, GPIO_PIN_RESET);
 800108c:	2200      	movs	r2, #0
 800108e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001092:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001096:	f001 fe57 	bl	8002d48 <HAL_GPIO_WritePin>
}
 800109a:	bf00      	nop
 800109c:	bd80      	pop	{r7, pc}

0800109e <_disable_slave>:

static inline void _disable_slave(){
 800109e:	b580      	push	{r7, lr}
 80010a0:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(CS_ADNS_GPIO_Port, CS_ADNS_Pin, GPIO_PIN_SET);
 80010a2:	2201      	movs	r2, #1
 80010a4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80010a8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80010ac:	f001 fe4c 	bl	8002d48 <HAL_GPIO_WritePin>
}
 80010b0:	bf00      	nop
 80010b2:	bd80      	pop	{r7, pc}

080010b4 <_read_register>:

static uint8_t _read_register(uint8_t ADNS_REG_addr){
 80010b4:	b580      	push	{r7, lr}
 80010b6:	b084      	sub	sp, #16
 80010b8:	af00      	add	r7, sp, #0
 80010ba:	4603      	mov	r3, r0
 80010bc:	71fb      	strb	r3, [r7, #7]
  _enable_slave();
 80010be:	f7ff ffe3 	bl	8001088 <_enable_slave>

  ADNS_REG_addr &= 0x7f;
 80010c2:	79fb      	ldrb	r3, [r7, #7]
 80010c4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80010c8:	b2db      	uxtb	r3, r3
 80010ca:	71fb      	strb	r3, [r7, #7]
  HAL_SPI_Transmit(&hspi1, &ADNS_REG_addr, 1, 100);// send adress of the register, with MSBit = 0 to indicate it's a read
 80010cc:	1df9      	adds	r1, r7, #7
 80010ce:	2364      	movs	r3, #100	; 0x64
 80010d0:	2201      	movs	r2, #1
 80010d2:	480e      	ldr	r0, [pc, #56]	; (800110c <_read_register+0x58>)
 80010d4:	f003 f955 	bl	8004382 <HAL_SPI_Transmit>

  delay_us(100); // tSRAD
 80010d8:	2064      	movs	r0, #100	; 0x64
 80010da:	f7ff ffb1 	bl	8001040 <delay_us>

  uint8_t data = 0x00;
 80010de:	2300      	movs	r3, #0
 80010e0:	73fb      	strb	r3, [r7, #15]
  HAL_SPI_Receive(&hspi1, &data, 1, 100);// read data
 80010e2:	f107 010f 	add.w	r1, r7, #15
 80010e6:	2364      	movs	r3, #100	; 0x64
 80010e8:	2201      	movs	r2, #1
 80010ea:	4808      	ldr	r0, [pc, #32]	; (800110c <_read_register+0x58>)
 80010ec:	f003 fab7 	bl	800465e <HAL_SPI_Receive>

  delay_us(1); // tSCLK-_ncs for read operation is 120ns
 80010f0:	2001      	movs	r0, #1
 80010f2:	f7ff ffa5 	bl	8001040 <delay_us>
  _disable_slave();
 80010f6:	f7ff ffd2 	bl	800109e <_disable_slave>
  delay_us(19); //  tSRW/tSRR (=20us) minus tSCLK-_ncs
 80010fa:	2013      	movs	r0, #19
 80010fc:	f7ff ffa0 	bl	8001040 <delay_us>

  return data;
 8001100:	7bfb      	ldrb	r3, [r7, #15]
}
 8001102:	4618      	mov	r0, r3
 8001104:	3710      	adds	r7, #16
 8001106:	46bd      	mov	sp, r7
 8001108:	bd80      	pop	{r7, pc}
 800110a:	bf00      	nop
 800110c:	200003b8 	.word	0x200003b8

08001110 <_write_register>:

static void _write_register(uint8_t ADNS_REG_addr, uint8_t data){
 8001110:	b580      	push	{r7, lr}
 8001112:	b082      	sub	sp, #8
 8001114:	af00      	add	r7, sp, #0
 8001116:	4603      	mov	r3, r0
 8001118:	460a      	mov	r2, r1
 800111a:	71fb      	strb	r3, [r7, #7]
 800111c:	4613      	mov	r3, r2
 800111e:	71bb      	strb	r3, [r7, #6]
	_enable_slave();
 8001120:	f7ff ffb2 	bl	8001088 <_enable_slave>

	ADNS_REG_addr |= 0x80;
 8001124:	79fb      	ldrb	r3, [r7, #7]
 8001126:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800112a:	b2db      	uxtb	r3, r3
 800112c:	71fb      	strb	r3, [r7, #7]
    HAL_SPI_Transmit(&hspi1, &ADNS_REG_addr, 1, 100);//send adress of the register, with MSBit = 1 to indicate it's a write
 800112e:	1df9      	adds	r1, r7, #7
 8001130:	2364      	movs	r3, #100	; 0x64
 8001132:	2201      	movs	r2, #1
 8001134:	480a      	ldr	r0, [pc, #40]	; (8001160 <_write_register+0x50>)
 8001136:	f003 f924 	bl	8004382 <HAL_SPI_Transmit>

    HAL_SPI_Transmit(&hspi1, &data, 1, 100);//send data
 800113a:	1db9      	adds	r1, r7, #6
 800113c:	2364      	movs	r3, #100	; 0x64
 800113e:	2201      	movs	r2, #1
 8001140:	4807      	ldr	r0, [pc, #28]	; (8001160 <_write_register+0x50>)
 8001142:	f003 f91e 	bl	8004382 <HAL_SPI_Transmit>

    delay_us(20); // tSCLK-_ncs for write operation
 8001146:	2014      	movs	r0, #20
 8001148:	f7ff ff7a 	bl	8001040 <delay_us>
    _disable_slave();
 800114c:	f7ff ffa7 	bl	800109e <_disable_slave>
    delay_us(100); // tSWW/tSWR (=120us) minus tSCLK-_ncs. Could be shortened, but is looks like a safe lower bound
 8001150:	2064      	movs	r0, #100	; 0x64
 8001152:	f7ff ff75 	bl	8001040 <delay_us>
}
 8001156:	bf00      	nop
 8001158:	3708      	adds	r7, #8
 800115a:	46bd      	mov	sp, r7
 800115c:	bd80      	pop	{r7, pc}
 800115e:	bf00      	nop
 8001160:	200003b8 	.word	0x200003b8

08001164 <_upload_firmware>:

static void _upload_firmware(){// send the firmware to the chip, cf p.18 of the datasheet
 8001164:	b580      	push	{r7, lr}
 8001166:	b082      	sub	sp, #8
 8001168:	af00      	add	r7, sp, #0

  if (_debug) printf("Uploading optical sensors's firmware... \n");
 800116a:	4b21      	ldr	r3, [pc, #132]	; (80011f0 <_upload_firmware+0x8c>)
 800116c:	781b      	ldrb	r3, [r3, #0]
 800116e:	2b00      	cmp	r3, #0
 8001170:	d002      	beq.n	8001178 <_upload_firmware+0x14>
 8001172:	4820      	ldr	r0, [pc, #128]	; (80011f4 <_upload_firmware+0x90>)
 8001174:	f005 fdee 	bl	8006d54 <puts>

  _write_register(ADNS_REG_Configuration_IV, 0x02); // set the configuration_IV register in 3k firmware mode   bit 1 = 1 for 3k mode, other bits are reserved
 8001178:	2102      	movs	r1, #2
 800117a:	2039      	movs	r0, #57	; 0x39
 800117c:	f7ff ffc8 	bl	8001110 <_write_register>

  _write_register(ADNS_REG_SROM_Enable, 0x1d);// write 0x1d in SROM_enable reg for initializing
 8001180:	211d      	movs	r1, #29
 8001182:	2013      	movs	r0, #19
 8001184:	f7ff ffc4 	bl	8001110 <_write_register>

  HAL_Delay(10);// wait for more than one frame period assuming that the frame rate is as low as 100fps... even if it should never be that low
 8001188:	200a      	movs	r0, #10
 800118a:	f001 f981 	bl	8002490 <HAL_Delay>

  _write_register(ADNS_REG_SROM_Enable, 0x18); // write 0x18 to SROM_enable to start SROM download
 800118e:	2118      	movs	r1, #24
 8001190:	2013      	movs	r0, #19
 8001192:	f7ff ffbd 	bl	8001110 <_write_register>

  // write the SROM file (=firmware data)
  _enable_slave();
 8001196:	f7ff ff77 	bl	8001088 <_enable_slave>

  uint8_t buffer = ADNS_REG_SROM_Load_Burst | 0x80;
 800119a:	23e2      	movs	r3, #226	; 0xe2
 800119c:	70fb      	strb	r3, [r7, #3]
  HAL_SPI_Transmit(&hspi1, &buffer, 1, 100); // write burst destination adress
 800119e:	1cf9      	adds	r1, r7, #3
 80011a0:	2364      	movs	r3, #100	; 0x64
 80011a2:	2201      	movs	r2, #1
 80011a4:	4814      	ldr	r0, [pc, #80]	; (80011f8 <_upload_firmware+0x94>)
 80011a6:	f003 f8ec 	bl	8004382 <HAL_SPI_Transmit>

  delay_us(15);
 80011aa:	200f      	movs	r0, #15
 80011ac:	f7ff ff48 	bl	8001040 <delay_us>

  // send all uint8_ts of the firmware (on ne peut pas utiliser la fonction transmit directement, car il faut respecter le dlais de 15us)
  uint8_t c;
  for(int i = 0; i < ADNS_FIRMWARE_LENGHT; i++){
 80011b0:	2300      	movs	r3, #0
 80011b2:	607b      	str	r3, [r7, #4]
 80011b4:	e010      	b.n	80011d8 <_upload_firmware+0x74>
    c = _adns_firmware_data[i];
 80011b6:	4a11      	ldr	r2, [pc, #68]	; (80011fc <_upload_firmware+0x98>)
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	4413      	add	r3, r2
 80011bc:	781b      	ldrb	r3, [r3, #0]
 80011be:	70bb      	strb	r3, [r7, #2]
    HAL_SPI_Transmit(&hspi1, &c, 1, 100);
 80011c0:	1cb9      	adds	r1, r7, #2
 80011c2:	2364      	movs	r3, #100	; 0x64
 80011c4:	2201      	movs	r2, #1
 80011c6:	480c      	ldr	r0, [pc, #48]	; (80011f8 <_upload_firmware+0x94>)
 80011c8:	f003 f8db 	bl	8004382 <HAL_SPI_Transmit>
    delay_us(15);
 80011cc:	200f      	movs	r0, #15
 80011ce:	f7ff ff37 	bl	8001040 <delay_us>
  for(int i = 0; i < ADNS_FIRMWARE_LENGHT; i++){
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	3301      	adds	r3, #1
 80011d6:	607b      	str	r3, [r7, #4]
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	f640 32fd 	movw	r2, #3069	; 0xbfd
 80011de:	4293      	cmp	r3, r2
 80011e0:	dde9      	ble.n	80011b6 <_upload_firmware+0x52>
  }

  _disable_slave();
 80011e2:	f7ff ff5c 	bl	800109e <_disable_slave>
  }
 80011e6:	bf00      	nop
 80011e8:	3708      	adds	r7, #8
 80011ea:	46bd      	mov	sp, r7
 80011ec:	bd80      	pop	{r7, pc}
 80011ee:	bf00      	nop
 80011f0:	200001f8 	.word	0x200001f8
 80011f4:	0800a720 	.word	0x0800a720
 80011f8:	200003b8 	.word	0x200003b8
 80011fc:	0800aa68 	.word	0x0800aa68

08001200 <_display_registers>:

static void _display_registers(void){ // display basic information of the module (primarely to check communication)
 8001200:	b590      	push	{r4, r7, lr}
 8001202:	b08f      	sub	sp, #60	; 0x3c
 8001204:	af00      	add	r7, sp, #0
	int oreg[7] = {0x00,0x3F,0x2A,0x02};
 8001206:	f107 0318 	add.w	r3, r7, #24
 800120a:	2200      	movs	r2, #0
 800120c:	601a      	str	r2, [r3, #0]
 800120e:	605a      	str	r2, [r3, #4]
 8001210:	609a      	str	r2, [r3, #8]
 8001212:	60da      	str	r2, [r3, #12]
 8001214:	611a      	str	r2, [r3, #16]
 8001216:	615a      	str	r2, [r3, #20]
 8001218:	619a      	str	r2, [r3, #24]
 800121a:	233f      	movs	r3, #63	; 0x3f
 800121c:	61fb      	str	r3, [r7, #28]
 800121e:	232a      	movs	r3, #42	; 0x2a
 8001220:	623b      	str	r3, [r7, #32]
 8001222:	2302      	movs	r3, #2
 8001224:	627b      	str	r3, [r7, #36]	; 0x24
	char* oregname[] = {"Product_ID","Inverse_Product_ID","SROM_Version","Motion"};
 8001226:	4b26      	ldr	r3, [pc, #152]	; (80012c0 <_display_registers+0xc0>)
 8001228:	f107 0408 	add.w	r4, r7, #8
 800122c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800122e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	uint8_t regres;

	_enable_slave();
 8001232:	f7ff ff29 	bl	8001088 <_enable_slave>

	printf("ADNS9800 Registers : \n");
 8001236:	4823      	ldr	r0, [pc, #140]	; (80012c4 <_display_registers+0xc4>)
 8001238:	f005 fd8c 	bl	8006d54 <puts>
	for(int i=0; i<4; i++){
 800123c:	2300      	movs	r3, #0
 800123e:	637b      	str	r3, [r7, #52]	; 0x34
 8001240:	e034      	b.n	80012ac <_display_registers+0xac>
		uint8_t buffer = oreg[i];
 8001242:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001244:	009b      	lsls	r3, r3, #2
 8001246:	3338      	adds	r3, #56	; 0x38
 8001248:	443b      	add	r3, r7
 800124a:	f853 3c20 	ldr.w	r3, [r3, #-32]
 800124e:	b2db      	uxtb	r3, r3
 8001250:	71bb      	strb	r3, [r7, #6]
		HAL_SPI_Transmit(&hspi1, &buffer, 1, 100); // write burst destination adress
 8001252:	1db9      	adds	r1, r7, #6
 8001254:	2364      	movs	r3, #100	; 0x64
 8001256:	2201      	movs	r2, #1
 8001258:	481b      	ldr	r0, [pc, #108]	; (80012c8 <_display_registers+0xc8>)
 800125a:	f003 f892 	bl	8004382 <HAL_SPI_Transmit>
		HAL_Delay(1);
 800125e:	2001      	movs	r0, #1
 8001260:	f001 f916 	bl	8002490 <HAL_Delay>

		printf(oregname[i]);
 8001264:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001266:	009b      	lsls	r3, r3, #2
 8001268:	3338      	adds	r3, #56	; 0x38
 800126a:	443b      	add	r3, r7
 800126c:	f853 3c30 	ldr.w	r3, [r3, #-48]
 8001270:	4618      	mov	r0, r3
 8001272:	f005 fd01 	bl	8006c78 <iprintf>
		printf(" (at adress 0x%02X) :", oreg[i]);
 8001276:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001278:	009b      	lsls	r3, r3, #2
 800127a:	3338      	adds	r3, #56	; 0x38
 800127c:	443b      	add	r3, r7
 800127e:	f853 3c20 	ldr.w	r3, [r3, #-32]
 8001282:	4619      	mov	r1, r3
 8001284:	4811      	ldr	r0, [pc, #68]	; (80012cc <_display_registers+0xcc>)
 8001286:	f005 fcf7 	bl	8006c78 <iprintf>

		HAL_SPI_Receive(&hspi1, &regres, 1, 100);
 800128a:	1df9      	adds	r1, r7, #7
 800128c:	2364      	movs	r3, #100	; 0x64
 800128e:	2201      	movs	r2, #1
 8001290:	480d      	ldr	r0, [pc, #52]	; (80012c8 <_display_registers+0xc8>)
 8001292:	f003 f9e4 	bl	800465e <HAL_SPI_Receive>
		printf(" 0x%02X \n",regres);
 8001296:	79fb      	ldrb	r3, [r7, #7]
 8001298:	4619      	mov	r1, r3
 800129a:	480d      	ldr	r0, [pc, #52]	; (80012d0 <_display_registers+0xd0>)
 800129c:	f005 fcec 	bl	8006c78 <iprintf>

		HAL_Delay(1);
 80012a0:	2001      	movs	r0, #1
 80012a2:	f001 f8f5 	bl	8002490 <HAL_Delay>
	for(int i=0; i<4; i++){
 80012a6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80012a8:	3301      	adds	r3, #1
 80012aa:	637b      	str	r3, [r7, #52]	; 0x34
 80012ac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80012ae:	2b03      	cmp	r3, #3
 80012b0:	ddc7      	ble.n	8001242 <_display_registers+0x42>
	}
	_disable_slave();
 80012b2:	f7ff fef4 	bl	800109e <_disable_slave>
}
 80012b6:	bf00      	nop
 80012b8:	373c      	adds	r7, #60	; 0x3c
 80012ba:	46bd      	mov	sp, r7
 80012bc:	bd90      	pop	{r4, r7, pc}
 80012be:	bf00      	nop
 80012c0:	0800a7c0 	.word	0x0800a7c0
 80012c4:	0800a74c 	.word	0x0800a74c
 80012c8:	200003b8 	.word	0x200003b8
 80012cc:	0800a764 	.word	0x0800a764
 80012d0:	0800a77c 	.word	0x0800a77c

080012d4 <adnsInit>:
	raw_data[1] = (_read_register(ADNS_REG_delta_y_L) | (_read_register(ADNS_REG_delta_y_H) << 8));
	_disable_slave();
}
/*============================ Public ============================*/

void adnsInit(){ // see datasheet page 20
 80012d4:	b580      	push	{r7, lr}
 80012d6:	b082      	sub	sp, #8
 80012d8:	af00      	add	r7, sp, #0
	//SPI.beginTransaction(SPISettings(2000000, MSBFIRST, SPI_MODE3));
	_disable_slave(); // ensure that the serial port is reset
 80012da:	f7ff fee0 	bl	800109e <_disable_slave>
	_enable_slave(); // ensure that the serial port is reset
 80012de:	f7ff fed3 	bl	8001088 <_enable_slave>
	_disable_slave(); // ensure that the serial port is reset
 80012e2:	f7ff fedc 	bl	800109e <_disable_slave>
	_write_register(ADNS_REG_Power_Up_Reset, 0x5a); // force reset
 80012e6:	215a      	movs	r1, #90	; 0x5a
 80012e8:	203a      	movs	r0, #58	; 0x3a
 80012ea:	f7ff ff11 	bl	8001110 <_write_register>
	HAL_Delay(50); // wait for it to reboot
 80012ee:	2032      	movs	r0, #50	; 0x32
 80012f0:	f001 f8ce 	bl	8002490 <HAL_Delay>
	// read registers 0x02 to 0x06 (and discard the data)
	_read_register(ADNS_REG_Motion);
 80012f4:	2002      	movs	r0, #2
 80012f6:	f7ff fedd 	bl	80010b4 <_read_register>
	_read_register(ADNS_REG_delta_x_L);
 80012fa:	2003      	movs	r0, #3
 80012fc:	f7ff feda 	bl	80010b4 <_read_register>
	_read_register(ADNS_REG_delta_x_H);
 8001300:	2004      	movs	r0, #4
 8001302:	f7ff fed7 	bl	80010b4 <_read_register>
	_read_register(ADNS_REG_delta_y_L);
 8001306:	2005      	movs	r0, #5
 8001308:	f7ff fed4 	bl	80010b4 <_read_register>
	_read_register(ADNS_REG_delta_y_H);
 800130c:	2006      	movs	r0, #6
 800130e:	f7ff fed1 	bl	80010b4 <_read_register>
	// upload the firmware
	_upload_firmware();
 8001312:	f7ff ff27 	bl	8001164 <_upload_firmware>
	HAL_Delay(10);
 8001316:	200a      	movs	r0, #10
 8001318:	f001 f8ba 	bl	8002490 <HAL_Delay>
	// enable laser(bit 0 = 0b), in normal mode (bits 3,2,1 = 000b)
	// reading the actual value of the register is important because the real
	// default value is different from what is said in the datasheet, and if you
	// change the reserved bytess (like by writing 0x00...) it would not work.
	uint8_t laser_ctrl0 = _read_register(ADNS_REG_LASER_CTRL0);
 800131c:	2020      	movs	r0, #32
 800131e:	f7ff fec9 	bl	80010b4 <_read_register>
 8001322:	4603      	mov	r3, r0
 8001324:	71fb      	strb	r3, [r7, #7]
	_write_register(ADNS_REG_LASER_CTRL0, laser_ctrl0 & 0xf0 );
 8001326:	79fb      	ldrb	r3, [r7, #7]
 8001328:	f023 030f 	bic.w	r3, r3, #15
 800132c:	b2db      	uxtb	r3, r3
 800132e:	4619      	mov	r1, r3
 8001330:	2020      	movs	r0, #32
 8001332:	f7ff feed 	bl	8001110 <_write_register>

	HAL_Delay(1);
 8001336:	2001      	movs	r0, #1
 8001338:	f001 f8aa 	bl	8002490 <HAL_Delay>

	if (_debug) printf("Optical chip started up \n");
 800133c:	4b15      	ldr	r3, [pc, #84]	; (8001394 <adnsInit+0xc0>)
 800133e:	781b      	ldrb	r3, [r3, #0]
 8001340:	2b00      	cmp	r3, #0
 8001342:	d002      	beq.n	800134a <adnsInit+0x76>
 8001344:	4814      	ldr	r0, [pc, #80]	; (8001398 <adnsInit+0xc4>)
 8001346:	f005 fd05 	bl	8006d54 <puts>

	if (_debug) _display_registers();
 800134a:	4b12      	ldr	r3, [pc, #72]	; (8001394 <adnsInit+0xc0>)
 800134c:	781b      	ldrb	r3, [r3, #0]
 800134e:	2b00      	cmp	r3, #0
 8001350:	d001      	beq.n	8001356 <adnsInit+0x82>
 8001352:	f7ff ff55 	bl	8001200 <_display_registers>
	if (_debug) printf("coef is set to %.4f dots per millimeter \n", _units_per_millimeter);
 8001356:	4b0f      	ldr	r3, [pc, #60]	; (8001394 <adnsInit+0xc0>)
 8001358:	781b      	ldrb	r3, [r3, #0]
 800135a:	2b00      	cmp	r3, #0
 800135c:	d009      	beq.n	8001372 <adnsInit+0x9e>
 800135e:	4b0f      	ldr	r3, [pc, #60]	; (800139c <adnsInit+0xc8>)
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	4618      	mov	r0, r3
 8001364:	f7ff f918 	bl	8000598 <__aeabi_f2d>
 8001368:	4602      	mov	r2, r0
 800136a:	460b      	mov	r3, r1
 800136c:	480c      	ldr	r0, [pc, #48]	; (80013a0 <adnsInit+0xcc>)
 800136e:	f005 fc83 	bl	8006c78 <iprintf>
	HAL_Delay(100);
 8001372:	2064      	movs	r0, #100	; 0x64
 8001374:	f001 f88c 	bl	8002490 <HAL_Delay>

	_disable_slave();
 8001378:	f7ff fe91 	bl	800109e <_disable_slave>

	if(_debug) printf("ADNS9800 initialization done \n");
 800137c:	4b05      	ldr	r3, [pc, #20]	; (8001394 <adnsInit+0xc0>)
 800137e:	781b      	ldrb	r3, [r3, #0]
 8001380:	2b00      	cmp	r3, #0
 8001382:	d002      	beq.n	800138a <adnsInit+0xb6>
 8001384:	4807      	ldr	r0, [pc, #28]	; (80013a4 <adnsInit+0xd0>)
 8001386:	f005 fce5 	bl	8006d54 <puts>
}
 800138a:	bf00      	nop
 800138c:	3708      	adds	r7, #8
 800138e:	46bd      	mov	sp, r7
 8001390:	bd80      	pop	{r7, pc}
 8001392:	bf00      	nop
 8001394:	200001f8 	.word	0x200001f8
 8001398:	0800a7d0 	.word	0x0800a7d0
 800139c:	20000000 	.word	0x20000000
 80013a0:	0800a7ec 	.word	0x0800a7ec
 80013a4:	0800a818 	.word	0x0800a818

080013a8 <adnsEnableDebugReports>:

void adnsSetCoef(float coef){
	_units_per_millimeter = coef;
}

void adnsEnableDebugReports(void){
 80013a8:	b580      	push	{r7, lr}
 80013aa:	af00      	add	r7, sp, #0
	adnsSetDebugReports(1);
 80013ac:	2001      	movs	r0, #1
 80013ae:	f000 f803 	bl	80013b8 <adnsSetDebugReports>
}
 80013b2:	bf00      	nop
 80013b4:	bd80      	pop	{r7, pc}
	...

080013b8 <adnsSetDebugReports>:

void adnsSetDebugReports(bool state){
 80013b8:	b580      	push	{r7, lr}
 80013ba:	b082      	sub	sp, #8
 80013bc:	af00      	add	r7, sp, #0
 80013be:	4603      	mov	r3, r0
 80013c0:	71fb      	strb	r3, [r7, #7]
	printf("Reports for the ADNS 9800 are now set to %d \n", state);
 80013c2:	79fb      	ldrb	r3, [r7, #7]
 80013c4:	4619      	mov	r1, r3
 80013c6:	4805      	ldr	r0, [pc, #20]	; (80013dc <adnsSetDebugReports+0x24>)
 80013c8:	f005 fc56 	bl	8006c78 <iprintf>
	_debug = state;
 80013cc:	4a04      	ldr	r2, [pc, #16]	; (80013e0 <adnsSetDebugReports+0x28>)
 80013ce:	79fb      	ldrb	r3, [r7, #7]
 80013d0:	7013      	strb	r3, [r2, #0]
}
 80013d2:	bf00      	nop
 80013d4:	3708      	adds	r7, #8
 80013d6:	46bd      	mov	sp, r7
 80013d8:	bd80      	pop	{r7, pc}
 80013da:	bf00      	nop
 80013dc:	0800a838 	.word	0x0800a838
 80013e0:	200001f8 	.word	0x200001f8

080013e4 <print_header>:
int16_t angular_velocity_Q1 = 10;
int16_t gravity_Q1 = 8;

/*============================ Debug ============================*/

void print_header(void){
 80013e4:	b580      	push	{r7, lr}
 80013e6:	b082      	sub	sp, #8
 80013e8:	af00      	add	r7, sp, #0
		//Print the four byte header
		printf("Header:");
 80013ea:	4812      	ldr	r0, [pc, #72]	; (8001434 <print_header+0x50>)
 80013ec:	f005 fc44 	bl	8006c78 <iprintf>
		for (uint8_t x = 0; x < 4; x++)
 80013f0:	2300      	movs	r3, #0
 80013f2:	71fb      	strb	r3, [r7, #7]
 80013f4:	e014      	b.n	8001420 <print_header+0x3c>
		{
			printf(" ");
 80013f6:	2020      	movs	r0, #32
 80013f8:	f005 fc50 	bl	8006c9c <putchar>
			if (shtpHeader[x] < 0x10)
 80013fc:	79fb      	ldrb	r3, [r7, #7]
 80013fe:	4a0e      	ldr	r2, [pc, #56]	; (8001438 <print_header+0x54>)
 8001400:	5cd3      	ldrb	r3, [r2, r3]
 8001402:	2b0f      	cmp	r3, #15
 8001404:	d802      	bhi.n	800140c <print_header+0x28>
				printf("0");
 8001406:	2030      	movs	r0, #48	; 0x30
 8001408:	f005 fc48 	bl	8006c9c <putchar>
			printf("%01X",shtpHeader[x]);
 800140c:	79fb      	ldrb	r3, [r7, #7]
 800140e:	4a0a      	ldr	r2, [pc, #40]	; (8001438 <print_header+0x54>)
 8001410:	5cd3      	ldrb	r3, [r2, r3]
 8001412:	4619      	mov	r1, r3
 8001414:	4809      	ldr	r0, [pc, #36]	; (800143c <print_header+0x58>)
 8001416:	f005 fc2f 	bl	8006c78 <iprintf>
		for (uint8_t x = 0; x < 4; x++)
 800141a:	79fb      	ldrb	r3, [r7, #7]
 800141c:	3301      	adds	r3, #1
 800141e:	71fb      	strb	r3, [r7, #7]
 8001420:	79fb      	ldrb	r3, [r7, #7]
 8001422:	2b03      	cmp	r3, #3
 8001424:	d9e7      	bls.n	80013f6 <print_header+0x12>
		}
		printf("\n");
 8001426:	200a      	movs	r0, #10
 8001428:	f005 fc38 	bl	8006c9c <putchar>
}
 800142c:	bf00      	nop
 800142e:	3708      	adds	r7, #8
 8001430:	46bd      	mov	sp, r7
 8001432:	bd80      	pop	{r7, pc}
 8001434:	0800a868 	.word	0x0800a868
 8001438:	200001fc 	.word	0x200001fc
 800143c:	0800a870 	.word	0x0800a870

08001440 <print_packet>:
void print_packet(void){
 8001440:	b580      	push	{r7, lr}
 8001442:	b082      	sub	sp, #8
 8001444:	af00      	add	r7, sp, #0
	uint16_t packetLength = (uint16_t)shtpHeader[1] << 8 | shtpHeader[0];
 8001446:	4b43      	ldr	r3, [pc, #268]	; (8001554 <print_packet+0x114>)
 8001448:	785b      	ldrb	r3, [r3, #1]
 800144a:	021b      	lsls	r3, r3, #8
 800144c:	b21a      	sxth	r2, r3
 800144e:	4b41      	ldr	r3, [pc, #260]	; (8001554 <print_packet+0x114>)
 8001450:	781b      	ldrb	r3, [r3, #0]
 8001452:	b21b      	sxth	r3, r3
 8001454:	4313      	orrs	r3, r2
 8001456:	b21b      	sxth	r3, r3
 8001458:	80fb      	strh	r3, [r7, #6]

	//Print the four byte header
	print_header();
 800145a:	f7ff ffc3 	bl	80013e4 <print_header>

	uint16_t printLength = packetLength - 4;
 800145e:	88fb      	ldrh	r3, [r7, #6]
 8001460:	3b04      	subs	r3, #4
 8001462:	80bb      	strh	r3, [r7, #4]
	if (printLength > 40){printLength = 40; printf("(Shortened) ");} //Artificial limit. We don't want the phone book.
 8001464:	88bb      	ldrh	r3, [r7, #4]
 8001466:	2b28      	cmp	r3, #40	; 0x28
 8001468:	d904      	bls.n	8001474 <print_packet+0x34>
 800146a:	2328      	movs	r3, #40	; 0x28
 800146c:	80bb      	strh	r3, [r7, #4]
 800146e:	483a      	ldr	r0, [pc, #232]	; (8001558 <print_packet+0x118>)
 8001470:	f005 fc02 	bl	8006c78 <iprintf>

	printf("Body:");
 8001474:	4839      	ldr	r0, [pc, #228]	; (800155c <print_packet+0x11c>)
 8001476:	f005 fbff 	bl	8006c78 <iprintf>
	for (uint8_t x = 0; x < printLength; x++)
 800147a:	2300      	movs	r3, #0
 800147c:	70fb      	strb	r3, [r7, #3]
 800147e:	e014      	b.n	80014aa <print_packet+0x6a>
	{
		printf(" ");
 8001480:	2020      	movs	r0, #32
 8001482:	f005 fc0b 	bl	8006c9c <putchar>
		if (shtpData[x] < 0x10)
 8001486:	78fb      	ldrb	r3, [r7, #3]
 8001488:	4a35      	ldr	r2, [pc, #212]	; (8001560 <print_packet+0x120>)
 800148a:	5cd3      	ldrb	r3, [r2, r3]
 800148c:	2b0f      	cmp	r3, #15
 800148e:	d802      	bhi.n	8001496 <print_packet+0x56>
			printf("0");
 8001490:	2030      	movs	r0, #48	; 0x30
 8001492:	f005 fc03 	bl	8006c9c <putchar>
		printf("%01X",shtpData[x]);
 8001496:	78fb      	ldrb	r3, [r7, #3]
 8001498:	4a31      	ldr	r2, [pc, #196]	; (8001560 <print_packet+0x120>)
 800149a:	5cd3      	ldrb	r3, [r2, r3]
 800149c:	4619      	mov	r1, r3
 800149e:	4831      	ldr	r0, [pc, #196]	; (8001564 <print_packet+0x124>)
 80014a0:	f005 fbea 	bl	8006c78 <iprintf>
	for (uint8_t x = 0; x < printLength; x++)
 80014a4:	78fb      	ldrb	r3, [r7, #3]
 80014a6:	3301      	adds	r3, #1
 80014a8:	70fb      	strb	r3, [r7, #3]
 80014aa:	78fb      	ldrb	r3, [r7, #3]
 80014ac:	b29b      	uxth	r3, r3
 80014ae:	88ba      	ldrh	r2, [r7, #4]
 80014b0:	429a      	cmp	r2, r3
 80014b2:	d8e5      	bhi.n	8001480 <print_packet+0x40>
	}
	printf("\n");
 80014b4:	200a      	movs	r0, #10
 80014b6:	f005 fbf1 	bl	8006c9c <putchar>
	if (packetLength & 1 << 15){
 80014ba:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80014be:	2b00      	cmp	r3, #0
 80014c0:	da06      	bge.n	80014d0 <print_packet+0x90>
		printf(" [Continued packet] ");
 80014c2:	4829      	ldr	r0, [pc, #164]	; (8001568 <print_packet+0x128>)
 80014c4:	f005 fbd8 	bl	8006c78 <iprintf>
		packetLength &= ~(1 << 15);
 80014c8:	88fb      	ldrh	r3, [r7, #6]
 80014ca:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80014ce:	80fb      	strh	r3, [r7, #6]
	}

	printf("Length: %u\n", packetLength);
 80014d0:	88fb      	ldrh	r3, [r7, #6]
 80014d2:	4619      	mov	r1, r3
 80014d4:	4825      	ldr	r0, [pc, #148]	; (800156c <print_packet+0x12c>)
 80014d6:	f005 fbcf 	bl	8006c78 <iprintf>

	printf("Channel: ");
 80014da:	4825      	ldr	r0, [pc, #148]	; (8001570 <print_packet+0x130>)
 80014dc:	f005 fbcc 	bl	8006c78 <iprintf>
	switch (shtpHeader[2]){
 80014e0:	4b1c      	ldr	r3, [pc, #112]	; (8001554 <print_packet+0x114>)
 80014e2:	789b      	ldrb	r3, [r3, #2]
 80014e4:	2b05      	cmp	r3, #5
 80014e6:	d827      	bhi.n	8001538 <print_packet+0xf8>
 80014e8:	a201      	add	r2, pc, #4	; (adr r2, 80014f0 <print_packet+0xb0>)
 80014ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80014ee:	bf00      	nop
 80014f0:	08001509 	.word	0x08001509
 80014f4:	08001511 	.word	0x08001511
 80014f8:	08001519 	.word	0x08001519
 80014fc:	08001521 	.word	0x08001521
 8001500:	08001529 	.word	0x08001529
 8001504:	08001531 	.word	0x08001531
		case 0: printf("Command"); break;
 8001508:	481a      	ldr	r0, [pc, #104]	; (8001574 <print_packet+0x134>)
 800150a:	f005 fbb5 	bl	8006c78 <iprintf>
 800150e:	e01a      	b.n	8001546 <print_packet+0x106>
		case 1: printf("Executable"); break;
 8001510:	4819      	ldr	r0, [pc, #100]	; (8001578 <print_packet+0x138>)
 8001512:	f005 fbb1 	bl	8006c78 <iprintf>
 8001516:	e016      	b.n	8001546 <print_packet+0x106>
		case 2: printf("Control"); break;
 8001518:	4818      	ldr	r0, [pc, #96]	; (800157c <print_packet+0x13c>)
 800151a:	f005 fbad 	bl	8006c78 <iprintf>
 800151e:	e012      	b.n	8001546 <print_packet+0x106>
		case 3: printf("Sensor-report"); break;
 8001520:	4817      	ldr	r0, [pc, #92]	; (8001580 <print_packet+0x140>)
 8001522:	f005 fba9 	bl	8006c78 <iprintf>
 8001526:	e00e      	b.n	8001546 <print_packet+0x106>
		case 4: printf("Wake-report"); break;
 8001528:	4816      	ldr	r0, [pc, #88]	; (8001584 <print_packet+0x144>)
 800152a:	f005 fba5 	bl	8006c78 <iprintf>
 800152e:	e00a      	b.n	8001546 <print_packet+0x106>
		case 5: printf("Gyro-vector"); break;
 8001530:	4815      	ldr	r0, [pc, #84]	; (8001588 <print_packet+0x148>)
 8001532:	f005 fba1 	bl	8006c78 <iprintf>
 8001536:	e006      	b.n	8001546 <print_packet+0x106>
		default: printf("Raw header : %hu", shtpHeader[2]); break;
 8001538:	4b06      	ldr	r3, [pc, #24]	; (8001554 <print_packet+0x114>)
 800153a:	789b      	ldrb	r3, [r3, #2]
 800153c:	4619      	mov	r1, r3
 800153e:	4813      	ldr	r0, [pc, #76]	; (800158c <print_packet+0x14c>)
 8001540:	f005 fb9a 	bl	8006c78 <iprintf>
 8001544:	bf00      	nop
	}
	printf("\n");
 8001546:	200a      	movs	r0, #10
 8001548:	f005 fba8 	bl	8006c9c <putchar>
}
 800154c:	bf00      	nop
 800154e:	3708      	adds	r7, #8
 8001550:	46bd      	mov	sp, r7
 8001552:	bd80      	pop	{r7, pc}
 8001554:	200001fc 	.word	0x200001fc
 8001558:	0800a878 	.word	0x0800a878
 800155c:	0800a888 	.word	0x0800a888
 8001560:	20000200 	.word	0x20000200
 8001564:	0800a870 	.word	0x0800a870
 8001568:	0800a890 	.word	0x0800a890
 800156c:	0800a8a8 	.word	0x0800a8a8
 8001570:	0800a8b4 	.word	0x0800a8b4
 8001574:	0800a8c0 	.word	0x0800a8c0
 8001578:	0800a8c8 	.word	0x0800a8c8
 800157c:	0800a8d4 	.word	0x0800a8d4
 8001580:	0800a8dc 	.word	0x0800a8dc
 8001584:	0800a8ec 	.word	0x0800a8ec
 8001588:	0800a8f8 	.word	0x0800a8f8
 800158c:	0800a904 	.word	0x0800a904

08001590 <_enable_slave>:

/*============================ Hardware abstraction ============================*/

static inline void _enable_slave(){
 8001590:	b580      	push	{r7, lr}
 8001592:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(CS_IMU_GPIO_Port, CS_IMU_Pin, GPIO_PIN_RESET);
 8001594:	2200      	movs	r2, #0
 8001596:	2110      	movs	r1, #16
 8001598:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800159c:	f001 fbd4 	bl	8002d48 <HAL_GPIO_WritePin>
}
 80015a0:	bf00      	nop
 80015a2:	bd80      	pop	{r7, pc}

080015a4 <_disable_slave>:
static inline void _disable_slave(){
 80015a4:	b580      	push	{r7, lr}
 80015a6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(CS_IMU_GPIO_Port, CS_IMU_Pin, GPIO_PIN_SET);
 80015a8:	2201      	movs	r2, #1
 80015aa:	2110      	movs	r1, #16
 80015ac:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80015b0:	f001 fbca 	bl	8002d48 <HAL_GPIO_WritePin>
}
 80015b4:	bf00      	nop
 80015b6:	bd80      	pop	{r7, pc}

080015b8 <_reset_slave_blocking>:
static inline void _reset_slave_blocking(){
 80015b8:	b580      	push	{r7, lr}
 80015ba:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RST_IMU_GPIO_Port, RST_IMU_Pin, GPIO_PIN_RESET);
 80015bc:	2200      	movs	r2, #0
 80015be:	2101      	movs	r1, #1
 80015c0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80015c4:	f001 fbc0 	bl	8002d48 <HAL_GPIO_WritePin>
	HAL_Delay(2);
 80015c8:	2002      	movs	r0, #2
 80015ca:	f000 ff61 	bl	8002490 <HAL_Delay>
	HAL_GPIO_WritePin(RST_IMU_GPIO_Port, RST_IMU_Pin, GPIO_PIN_SET);
 80015ce:	2201      	movs	r2, #1
 80015d0:	2101      	movs	r1, #1
 80015d2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80015d6:	f001 fbb7 	bl	8002d48 <HAL_GPIO_WritePin>
}
 80015da:	bf00      	nop
 80015dc:	bd80      	pop	{r7, pc}

080015de <bno_data_available>:
bool bno_data_available(){
 80015de:	b580      	push	{r7, lr}
 80015e0:	af00      	add	r7, sp, #0
	return !HAL_GPIO_ReadPin(INT_IMU_GPIO_Port, INT_IMU_Pin);
 80015e2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80015e6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80015ea:	f001 fb95 	bl	8002d18 <HAL_GPIO_ReadPin>
 80015ee:	4603      	mov	r3, r0
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	bf0c      	ite	eq
 80015f4:	2301      	moveq	r3, #1
 80015f6:	2300      	movne	r3, #0
 80015f8:	b2db      	uxtb	r3, r3
}
 80015fa:	4618      	mov	r0, r3
 80015fc:	bd80      	pop	{r7, pc}

080015fe <_wait_for_int_blocking_timeout>:

//Blocking wait for BNO080 to assert (pull low) the INT pin
//indicating it's ready for comm. Can take more than 104ms
//after a hardware reset
static bool _wait_for_int_blocking_timeout(uint8_t timeout){
 80015fe:	b580      	push	{r7, lr}
 8001600:	b084      	sub	sp, #16
 8001602:	af00      	add	r7, sp, #0
 8001604:	4603      	mov	r3, r0
 8001606:	71fb      	strb	r3, [r7, #7]
	for (uint8_t counter = 0; counter < timeout; counter++){
 8001608:	2300      	movs	r3, #0
 800160a:	73fb      	strb	r3, [r7, #15]
 800160c:	e010      	b.n	8001630 <_wait_for_int_blocking_timeout+0x32>
		if (!HAL_GPIO_ReadPin(INT_IMU_GPIO_Port, INT_IMU_Pin))
 800160e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001612:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001616:	f001 fb7f 	bl	8002d18 <HAL_GPIO_ReadPin>
 800161a:	4603      	mov	r3, r0
 800161c:	2b00      	cmp	r3, #0
 800161e:	d101      	bne.n	8001624 <_wait_for_int_blocking_timeout+0x26>
			return (true);
 8001620:	2301      	movs	r3, #1
 8001622:	e00a      	b.n	800163a <_wait_for_int_blocking_timeout+0x3c>
		HAL_Delay(1);
 8001624:	2001      	movs	r0, #1
 8001626:	f000 ff33 	bl	8002490 <HAL_Delay>
	for (uint8_t counter = 0; counter < timeout; counter++){
 800162a:	7bfb      	ldrb	r3, [r7, #15]
 800162c:	3301      	adds	r3, #1
 800162e:	73fb      	strb	r3, [r7, #15]
 8001630:	7bfa      	ldrb	r2, [r7, #15]
 8001632:	79fb      	ldrb	r3, [r7, #7]
 8001634:	429a      	cmp	r2, r3
 8001636:	d3ea      	bcc.n	800160e <_wait_for_int_blocking_timeout+0x10>
	}
	return (false);
 8001638:	2300      	movs	r3, #0
}
 800163a:	4618      	mov	r0, r3
 800163c:	3710      	adds	r7, #16
 800163e:	46bd      	mov	sp, r7
 8001640:	bd80      	pop	{r7, pc}

08001642 <_wait_for_int_blocking>:
static bool _wait_for_int_blocking(){
 8001642:	b580      	push	{r7, lr}
 8001644:	af00      	add	r7, sp, #0
	return _wait_for_int_blocking_timeout(BNO_STANDARD_INT_TIMEOUT);
 8001646:	207f      	movs	r0, #127	; 0x7f
 8001648:	f7ff ffd9 	bl	80015fe <_wait_for_int_blocking_timeout>
 800164c:	4603      	mov	r3, r0
}
 800164e:	4618      	mov	r0, r3
 8001650:	bd80      	pop	{r7, pc}
	...

08001654 <_receive_packet>:

/*============================ Low Level ============================*/

//Check to see if there is any new data available
//Read the contents of the incoming packet into the shtpData array
static bool _receive_packet(void){
 8001654:	b580      	push	{r7, lr}
 8001656:	b082      	sub	sp, #8
 8001658:	af00      	add	r7, sp, #0

	if (!bno_data_available())
 800165a:	f7ff ffc0 	bl	80015de <bno_data_available>
 800165e:	4603      	mov	r3, r0
 8001660:	f083 0301 	eor.w	r3, r3, #1
 8001664:	b2db      	uxtb	r3, r3
 8001666:	2b00      	cmp	r3, #0
 8001668:	d001      	beq.n	800166e <_receive_packet+0x1a>
		return (false); //Data is not available
 800166a:	2300      	movs	r3, #0
 800166c:	e04a      	b.n	8001704 <_receive_packet+0xb0>

	//Get first four bytes to find out how much data we need to read
	_enable_slave();
 800166e:	f7ff ff8f 	bl	8001590 <_enable_slave>

	//Get the first four bytes, aka the packet header
	HAL_SPI_Receive(&hspi1, shtpHeader, 4, 100); // untested but should work . . . ?
 8001672:	2364      	movs	r3, #100	; 0x64
 8001674:	2204      	movs	r2, #4
 8001676:	4925      	ldr	r1, [pc, #148]	; (800170c <_receive_packet+0xb8>)
 8001678:	4825      	ldr	r0, [pc, #148]	; (8001710 <_receive_packet+0xbc>)
 800167a:	f002 fff0 	bl	800465e <HAL_SPI_Receive>

	//Calculate the number of data bytes in this packet
	uint16_t dataLength = (((uint16_t)shtpHeader[1]/*MSB*/) << 8) | ((uint16_t)shtpHeader[0]/*LSB*/);
 800167e:	4b23      	ldr	r3, [pc, #140]	; (800170c <_receive_packet+0xb8>)
 8001680:	785b      	ldrb	r3, [r3, #1]
 8001682:	021b      	lsls	r3, r3, #8
 8001684:	b21a      	sxth	r2, r3
 8001686:	4b21      	ldr	r3, [pc, #132]	; (800170c <_receive_packet+0xb8>)
 8001688:	781b      	ldrb	r3, [r3, #0]
 800168a:	b21b      	sxth	r3, r3
 800168c:	4313      	orrs	r3, r2
 800168e:	b21b      	sxth	r3, r3
 8001690:	80fb      	strh	r3, [r7, #6]
	dataLength &= ~(1 << 15); //Clear the MSbit.
 8001692:	88fb      	ldrh	r3, [r7, #6]
 8001694:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8001698:	80fb      	strh	r3, [r7, #6]
	//This bit indicates if this package is a continuation of the last. Ignore it for now.
	//TODO catch this as an error and exit
	if (dataLength == 0)
 800169a:	88fb      	ldrh	r3, [r7, #6]
 800169c:	2b00      	cmp	r3, #0
 800169e:	d110      	bne.n	80016c2 <_receive_packet+0x6e>
	{
		//Packet is empty
		if (_debug) printf("Packet empty !");
 80016a0:	4b1c      	ldr	r3, [pc, #112]	; (8001714 <_receive_packet+0xc0>)
 80016a2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d002      	beq.n	80016b0 <_receive_packet+0x5c>
 80016aa:	481b      	ldr	r0, [pc, #108]	; (8001718 <_receive_packet+0xc4>)
 80016ac:	f005 fae4 	bl	8006c78 <iprintf>
		if (_debug == 2) print_header();
 80016b0:	4b18      	ldr	r3, [pc, #96]	; (8001714 <_receive_packet+0xc0>)
 80016b2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80016b6:	2b02      	cmp	r3, #2
 80016b8:	d101      	bne.n	80016be <_receive_packet+0x6a>
 80016ba:	f7ff fe93 	bl	80013e4 <print_header>
		return (false); //All done
 80016be:	2300      	movs	r3, #0
 80016c0:	e020      	b.n	8001704 <_receive_packet+0xb0>
	}

	dataLength -= 4; //Remove the header bytes from the data count
 80016c2:	88fb      	ldrh	r3, [r7, #6]
 80016c4:	3b04      	subs	r3, #4
 80016c6:	80fb      	strh	r3, [r7, #6]
	//Read incoming data into the shtpData array
	if (dataLength > BNO_MAX_PACKET_SIZE)  dataLength = BNO_MAX_PACKET_SIZE;
 80016c8:	88fb      	ldrh	r3, [r7, #6]
 80016ca:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80016ce:	d902      	bls.n	80016d6 <_receive_packet+0x82>
 80016d0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80016d4:	80fb      	strh	r3, [r7, #6]
	HAL_SPI_Receive(&hspi1, shtpData, dataLength, 100);
 80016d6:	88fa      	ldrh	r2, [r7, #6]
 80016d8:	2364      	movs	r3, #100	; 0x64
 80016da:	4910      	ldr	r1, [pc, #64]	; (800171c <_receive_packet+0xc8>)
 80016dc:	480c      	ldr	r0, [pc, #48]	; (8001710 <_receive_packet+0xbc>)
 80016de:	f002 ffbe 	bl	800465e <HAL_SPI_Receive>

	_disable_slave(); //Release BNO080
 80016e2:	f7ff ff5f 	bl	80015a4 <_disable_slave>

	if(_debug == 2){printf("Packet successfully retrieved \n");print_packet();}
 80016e6:	4b0b      	ldr	r3, [pc, #44]	; (8001714 <_receive_packet+0xc0>)
 80016e8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80016ec:	2b02      	cmp	r3, #2
 80016ee:	d104      	bne.n	80016fa <_receive_packet+0xa6>
 80016f0:	480b      	ldr	r0, [pc, #44]	; (8001720 <_receive_packet+0xcc>)
 80016f2:	f005 fb2f 	bl	8006d54 <puts>
 80016f6:	f7ff fea3 	bl	8001440 <print_packet>

	// Quickly check for reset complete packet. No need for a seperate parser.
	// This function is also called after soft reset, so we need to catch this
	// packet here otherwise we need to check for the reset packet in multiple
	// places.
	if (shtpHeader[2] == CHANNEL_EXECUTABLE && shtpData[0] == BNO_EXECUTABLE_RESET_COMPLETE)
 80016fa:	4b04      	ldr	r3, [pc, #16]	; (800170c <_receive_packet+0xb8>)
 80016fc:	789b      	ldrb	r3, [r3, #2]
 80016fe:	2201      	movs	r2, #1
 8001700:	4293      	cmp	r3, r2
	{
		//_hasReset = true;
	}

	return (true); //We're done!
 8001702:	2301      	movs	r3, #1
}
 8001704:	4618      	mov	r0, r3
 8001706:	3708      	adds	r7, #8
 8001708:	46bd      	mov	sp, r7
 800170a:	bd80      	pop	{r7, pc}
 800170c:	200001fc 	.word	0x200001fc
 8001710:	200003b8 	.word	0x200003b8
 8001714:	20000004 	.word	0x20000004
 8001718:	0800a918 	.word	0x0800a918
 800171c:	20000200 	.word	0x20000200
 8001720:	0800a928 	.word	0x0800a928

08001724 <_send_packet>:
static bool _send_packet(uint8_t channelNumber, uint8_t dataLength)
{
 8001724:	b580      	push	{r7, lr}
 8001726:	b084      	sub	sp, #16
 8001728:	af00      	add	r7, sp, #0
 800172a:	4603      	mov	r3, r0
 800172c:	460a      	mov	r2, r1
 800172e:	71fb      	strb	r3, [r7, #7]
 8001730:	4613      	mov	r3, r2
 8001732:	71bb      	strb	r3, [r7, #6]
	uint8_t packetLength = dataLength + 4; //Add four bytes for the header
 8001734:	79bb      	ldrb	r3, [r7, #6]
 8001736:	3304      	adds	r3, #4
 8001738:	73fb      	strb	r3, [r7, #15]

	//Wait for BNO080 to indicate it is available for communication
	if (_wait_for_int_blocking() == false)
 800173a:	f7ff ff82 	bl	8001642 <_wait_for_int_blocking>
 800173e:	4603      	mov	r3, r0
 8001740:	f083 0301 	eor.w	r3, r3, #1
 8001744:	b2db      	uxtb	r3, r3
 8001746:	2b00      	cmp	r3, #0
 8001748:	d001      	beq.n	800174e <_send_packet+0x2a>
		return false;
 800174a:	2300      	movs	r3, #0
 800174c:	e024      	b.n	8001798 <_send_packet+0x74>

	//BNO080 has max CLK of 3MHz, MSB first,
	//The BNO080 uses CPOL = 1 and CPHA = 1. This is mode 3
	_enable_slave();
 800174e:	f7ff ff1f 	bl	8001590 <_enable_slave>

	//Send the 4 byte packet header
	uint8_t header_buffer[4];
	header_buffer[0] = (packetLength & 0xFF); //Packet length LSB // uhhhhhh & 0xFF ?
 8001752:	7bfb      	ldrb	r3, [r7, #15]
 8001754:	723b      	strb	r3, [r7, #8]
	header_buffer[1] = (packetLength >> 8); //Packet length MSB
 8001756:	7bfb      	ldrb	r3, [r7, #15]
 8001758:	121b      	asrs	r3, r3, #8
 800175a:	b2db      	uxtb	r3, r3
 800175c:	727b      	strb	r3, [r7, #9]
	header_buffer[2] = channelNumber;
 800175e:	79fb      	ldrb	r3, [r7, #7]
 8001760:	72bb      	strb	r3, [r7, #10]
	header_buffer[3] = (sequenceNumber[channelNumber]++); //Send the sequence number, increments with each packet sent, different counter for each channel
 8001762:	79fb      	ldrb	r3, [r7, #7]
 8001764:	4a0e      	ldr	r2, [pc, #56]	; (80017a0 <_send_packet+0x7c>)
 8001766:	5cd2      	ldrb	r2, [r2, r3]
 8001768:	1c51      	adds	r1, r2, #1
 800176a:	b2c8      	uxtb	r0, r1
 800176c:	490c      	ldr	r1, [pc, #48]	; (80017a0 <_send_packet+0x7c>)
 800176e:	54c8      	strb	r0, [r1, r3]
 8001770:	4613      	mov	r3, r2
 8001772:	72fb      	strb	r3, [r7, #11]
	HAL_SPI_Transmit(&hspi1, header_buffer, 4, 200);
 8001774:	f107 0108 	add.w	r1, r7, #8
 8001778:	23c8      	movs	r3, #200	; 0xc8
 800177a:	2204      	movs	r2, #4
 800177c:	4809      	ldr	r0, [pc, #36]	; (80017a4 <_send_packet+0x80>)
 800177e:	f002 fe00 	bl	8004382 <HAL_SPI_Transmit>

	//Send the user's data packet
	HAL_SPI_Transmit(&hspi1, shtpData, dataLength, 1000);
 8001782:	79bb      	ldrb	r3, [r7, #6]
 8001784:	b29a      	uxth	r2, r3
 8001786:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800178a:	4907      	ldr	r1, [pc, #28]	; (80017a8 <_send_packet+0x84>)
 800178c:	4805      	ldr	r0, [pc, #20]	; (80017a4 <_send_packet+0x80>)
 800178e:	f002 fdf8 	bl	8004382 <HAL_SPI_Transmit>

	_disable_slave();
 8001792:	f7ff ff07 	bl	80015a4 <_disable_slave>

	return (true);
 8001796:	2301      	movs	r3, #1
}
 8001798:	4618      	mov	r0, r3
 800179a:	3710      	adds	r7, #16
 800179c:	46bd      	mov	sp, r7
 800179e:	bd80      	pop	{r7, pc}
 80017a0:	20000300 	.word	0x20000300
 80017a4:	200003b8 	.word	0x200003b8
 80017a8:	20000200 	.word	0x20000200

080017ac <bno_setup>:
	return (qFloat);
}

/*============================ High Level ============================*/

bool bno_setup(void){
 80017ac:	b580      	push	{r7, lr}
 80017ae:	b084      	sub	sp, #16
 80017b0:	af00      	add	r7, sp, #0

	_disable_slave();
 80017b2:	f7ff fef7 	bl	80015a4 <_disable_slave>
	_reset_slave_blocking();
 80017b6:	f7ff feff 	bl	80015b8 <_reset_slave_blocking>

	//Wait for first assertion of INT before using WAK pin. Can take ~104ms
	if(!_wait_for_int_blocking()) return false;
 80017ba:	f7ff ff42 	bl	8001642 <_wait_for_int_blocking>
 80017be:	4603      	mov	r3, r0
 80017c0:	f083 0301 	eor.w	r3, r3, #1
 80017c4:	b2db      	uxtb	r3, r3
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d001      	beq.n	80017ce <bno_setup+0x22>
 80017ca:	2300      	movs	r3, #0
 80017cc:	e089      	b.n	80018e2 <bno_setup+0x136>

	//At system startup, the hub must send its full advertisement message (see 5.2 and 5.3) to the
	//host. It must not send any other data until this step is complete.
	//When BNO080 first boots it broadcasts big startup packet
	//Read it and dump it
	if(!_wait_for_int_blocking()) return false; //Wait for assertion of INT before reading advert message.
 80017ce:	f7ff ff38 	bl	8001642 <_wait_for_int_blocking>
 80017d2:	4603      	mov	r3, r0
 80017d4:	f083 0301 	eor.w	r3, r3, #1
 80017d8:	b2db      	uxtb	r3, r3
 80017da:	2b00      	cmp	r3, #0
 80017dc:	d001      	beq.n	80017e2 <bno_setup+0x36>
 80017de:	2300      	movs	r3, #0
 80017e0:	e07f      	b.n	80018e2 <bno_setup+0x136>
	_receive_packet();
 80017e2:	f7ff ff37 	bl	8001654 <_receive_packet>

	//The BNO080 will then transmit an unsolicited Initialize Response (see 6.4.5.2)
	//Read it and dump it
	if(!_wait_for_int_blocking()) return false; //Wait for assertion of INT before reading Init response
 80017e6:	f7ff ff2c 	bl	8001642 <_wait_for_int_blocking>
 80017ea:	4603      	mov	r3, r0
 80017ec:	f083 0301 	eor.w	r3, r3, #1
 80017f0:	b2db      	uxtb	r3, r3
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	d001      	beq.n	80017fa <bno_setup+0x4e>
 80017f6:	2300      	movs	r3, #0
 80017f8:	e073      	b.n	80018e2 <bno_setup+0x136>
	_receive_packet();
 80017fa:	f7ff ff2b 	bl	8001654 <_receive_packet>

	//Check communication with device
	shtpData[0] = BNO_SHTP_REPORT_PRODUCT_ID_REQUEST; //Request the product ID and reset info
 80017fe:	4b3b      	ldr	r3, [pc, #236]	; (80018ec <bno_setup+0x140>)
 8001800:	22f9      	movs	r2, #249	; 0xf9
 8001802:	701a      	strb	r2, [r3, #0]
	shtpData[1] = 0;							  //Reserved
 8001804:	4b39      	ldr	r3, [pc, #228]	; (80018ec <bno_setup+0x140>)
 8001806:	2200      	movs	r2, #0
 8001808:	705a      	strb	r2, [r3, #1]

	//Transmit packet on channel 2, 2 bytes
	if(!_send_packet(CHANNEL_CONTROL, 2)){
 800180a:	2302      	movs	r3, #2
 800180c:	2102      	movs	r1, #2
 800180e:	4618      	mov	r0, r3
 8001810:	f7ff ff88 	bl	8001724 <_send_packet>
 8001814:	4603      	mov	r3, r0
 8001816:	f083 0301 	eor.w	r3, r3, #1
 800181a:	b2db      	uxtb	r3, r3
 800181c:	2b00      	cmp	r3, #0
 800181e:	d004      	beq.n	800182a <bno_setup+0x7e>
		printf("Send command to the BNO085 failed");
 8001820:	4833      	ldr	r0, [pc, #204]	; (80018f0 <bno_setup+0x144>)
 8001822:	f005 fa29 	bl	8006c78 <iprintf>
		return false;
 8001826:	2300      	movs	r3, #0
 8001828:	e05b      	b.n	80018e2 <bno_setup+0x136>
	}

	//Now we wait for response
	if(!_wait_for_int_blocking()) return false;
 800182a:	f7ff ff0a 	bl	8001642 <_wait_for_int_blocking>
 800182e:	4603      	mov	r3, r0
 8001830:	f083 0301 	eor.w	r3, r3, #1
 8001834:	b2db      	uxtb	r3, r3
 8001836:	2b00      	cmp	r3, #0
 8001838:	d001      	beq.n	800183e <bno_setup+0x92>
 800183a:	2300      	movs	r3, #0
 800183c:	e051      	b.n	80018e2 <bno_setup+0x136>
	if (_receive_packet() && shtpData[0] == BNO_SHTP_REPORT_PRODUCT_ID_RESPONSE){
 800183e:	f7ff ff09 	bl	8001654 <_receive_packet>
 8001842:	4603      	mov	r3, r0
 8001844:	2b00      	cmp	r3, #0
 8001846:	d04b      	beq.n	80018e0 <bno_setup+0x134>
 8001848:	4b28      	ldr	r3, [pc, #160]	; (80018ec <bno_setup+0x140>)
 800184a:	781b      	ldrb	r3, [r3, #0]
 800184c:	2bf8      	cmp	r3, #248	; 0xf8
 800184e:	d147      	bne.n	80018e0 <bno_setup+0x134>
		if (_debug){
 8001850:	4b28      	ldr	r3, [pc, #160]	; (80018f4 <bno_setup+0x148>)
 8001852:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001856:	2b00      	cmp	r3, #0
 8001858:	d040      	beq.n	80018dc <bno_setup+0x130>
			printf("SW Version Major: 0x%04X", shtpData[2]);
 800185a:	4b24      	ldr	r3, [pc, #144]	; (80018ec <bno_setup+0x140>)
 800185c:	789b      	ldrb	r3, [r3, #2]
 800185e:	4619      	mov	r1, r3
 8001860:	4825      	ldr	r0, [pc, #148]	; (80018f8 <bno_setup+0x14c>)
 8001862:	f005 fa09 	bl	8006c78 <iprintf>
			printf(" SW Version Minor: 0x%04X \n", shtpData[3]);
 8001866:	4b21      	ldr	r3, [pc, #132]	; (80018ec <bno_setup+0x140>)
 8001868:	78db      	ldrb	r3, [r3, #3]
 800186a:	4619      	mov	r1, r3
 800186c:	4823      	ldr	r0, [pc, #140]	; (80018fc <bno_setup+0x150>)
 800186e:	f005 fa03 	bl	8006c78 <iprintf>
			uint32_t SW_Part_Number = ((uint32_t)shtpData[7] << 24) | ((uint32_t)shtpData[6] << 16) | ((uint32_t)shtpData[5] << 8) | ((uint32_t)shtpData[4]);
 8001872:	4b1e      	ldr	r3, [pc, #120]	; (80018ec <bno_setup+0x140>)
 8001874:	79db      	ldrb	r3, [r3, #7]
 8001876:	061a      	lsls	r2, r3, #24
 8001878:	4b1c      	ldr	r3, [pc, #112]	; (80018ec <bno_setup+0x140>)
 800187a:	799b      	ldrb	r3, [r3, #6]
 800187c:	041b      	lsls	r3, r3, #16
 800187e:	431a      	orrs	r2, r3
 8001880:	4b1a      	ldr	r3, [pc, #104]	; (80018ec <bno_setup+0x140>)
 8001882:	795b      	ldrb	r3, [r3, #5]
 8001884:	021b      	lsls	r3, r3, #8
 8001886:	4313      	orrs	r3, r2
 8001888:	4a18      	ldr	r2, [pc, #96]	; (80018ec <bno_setup+0x140>)
 800188a:	7912      	ldrb	r2, [r2, #4]
 800188c:	4313      	orrs	r3, r2
 800188e:	60fb      	str	r3, [r7, #12]
			printf("SW Part Number: %ld \n",SW_Part_Number);
 8001890:	68f9      	ldr	r1, [r7, #12]
 8001892:	481b      	ldr	r0, [pc, #108]	; (8001900 <bno_setup+0x154>)
 8001894:	f005 f9f0 	bl	8006c78 <iprintf>
			uint32_t SW_Build_Number = ((uint32_t)shtpData[11] << 24) | ((uint32_t)shtpData[10] << 16) | ((uint32_t)shtpData[9] << 8) | ((uint32_t)shtpData[8]);
 8001898:	4b14      	ldr	r3, [pc, #80]	; (80018ec <bno_setup+0x140>)
 800189a:	7adb      	ldrb	r3, [r3, #11]
 800189c:	061a      	lsls	r2, r3, #24
 800189e:	4b13      	ldr	r3, [pc, #76]	; (80018ec <bno_setup+0x140>)
 80018a0:	7a9b      	ldrb	r3, [r3, #10]
 80018a2:	041b      	lsls	r3, r3, #16
 80018a4:	431a      	orrs	r2, r3
 80018a6:	4b11      	ldr	r3, [pc, #68]	; (80018ec <bno_setup+0x140>)
 80018a8:	7a5b      	ldrb	r3, [r3, #9]
 80018aa:	021b      	lsls	r3, r3, #8
 80018ac:	4313      	orrs	r3, r2
 80018ae:	4a0f      	ldr	r2, [pc, #60]	; (80018ec <bno_setup+0x140>)
 80018b0:	7a12      	ldrb	r2, [r2, #8]
 80018b2:	4313      	orrs	r3, r2
 80018b4:	60bb      	str	r3, [r7, #8]
			printf("SW Build Number: %ld \n", SW_Build_Number);
 80018b6:	68b9      	ldr	r1, [r7, #8]
 80018b8:	4812      	ldr	r0, [pc, #72]	; (8001904 <bno_setup+0x158>)
 80018ba:	f005 f9dd 	bl	8006c78 <iprintf>
			uint16_t SW_Version_Patch = ((uint16_t)shtpData[13] << 8) | ((uint16_t)shtpData[12]);
 80018be:	4b0b      	ldr	r3, [pc, #44]	; (80018ec <bno_setup+0x140>)
 80018c0:	7b5b      	ldrb	r3, [r3, #13]
 80018c2:	021b      	lsls	r3, r3, #8
 80018c4:	b21a      	sxth	r2, r3
 80018c6:	4b09      	ldr	r3, [pc, #36]	; (80018ec <bno_setup+0x140>)
 80018c8:	7b1b      	ldrb	r3, [r3, #12]
 80018ca:	b21b      	sxth	r3, r3
 80018cc:	4313      	orrs	r3, r2
 80018ce:	b21b      	sxth	r3, r3
 80018d0:	80fb      	strh	r3, [r7, #6]
			printf("SW Version Patch: %d \n",SW_Version_Patch);
 80018d2:	88fb      	ldrh	r3, [r7, #6]
 80018d4:	4619      	mov	r1, r3
 80018d6:	480c      	ldr	r0, [pc, #48]	; (8001908 <bno_setup+0x15c>)
 80018d8:	f005 f9ce 	bl	8006c78 <iprintf>
		}
		return (true);
 80018dc:	2301      	movs	r3, #1
 80018de:	e000      	b.n	80018e2 <bno_setup+0x136>
	}
	return (false); //Something went wrong
 80018e0:	2300      	movs	r3, #0
}
 80018e2:	4618      	mov	r0, r3
 80018e4:	3710      	adds	r7, #16
 80018e6:	46bd      	mov	sp, r7
 80018e8:	bd80      	pop	{r7, pc}
 80018ea:	bf00      	nop
 80018ec:	20000200 	.word	0x20000200
 80018f0:	0800a948 	.word	0x0800a948
 80018f4:	20000004 	.word	0x20000004
 80018f8:	0800a96c 	.word	0x0800a96c
 80018fc:	0800a988 	.word	0x0800a988
 8001900:	0800a9a4 	.word	0x0800a9a4
 8001904:	0800a9bc 	.word	0x0800a9bc
 8001908:	0800a9d4 	.word	0x0800a9d4

0800190c <DWT_Init>:
{
 800190c:	b480      	push	{r7}
 800190e:	af00      	add	r7, sp, #0
	CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk; //   
 8001910:	4b08      	ldr	r3, [pc, #32]	; (8001934 <DWT_Init+0x28>)
 8001912:	68db      	ldr	r3, [r3, #12]
 8001914:	4a07      	ldr	r2, [pc, #28]	; (8001934 <DWT_Init+0x28>)
 8001916:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800191a:	60d3      	str	r3, [r2, #12]
	DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;   //  
 800191c:	4b06      	ldr	r3, [pc, #24]	; (8001938 <DWT_Init+0x2c>)
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	4a05      	ldr	r2, [pc, #20]	; (8001938 <DWT_Init+0x2c>)
 8001922:	f043 0301 	orr.w	r3, r3, #1
 8001926:	6013      	str	r3, [r2, #0]
}
 8001928:	bf00      	nop
 800192a:	46bd      	mov	sp, r7
 800192c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001930:	4770      	bx	lr
 8001932:	bf00      	nop
 8001934:	e000edf0 	.word	0xe000edf0
 8001938:	e0001000 	.word	0xe0001000

0800193c <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(char ch)
{
 800193c:	b580      	push	{r7, lr}
 800193e:	b082      	sub	sp, #8
 8001940:	af00      	add	r7, sp, #0
 8001942:	4603      	mov	r3, r0
 8001944:	71fb      	strb	r3, [r7, #7]
	HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8001946:	1df9      	adds	r1, r7, #7
 8001948:	f04f 33ff 	mov.w	r3, #4294967295
 800194c:	2201      	movs	r2, #1
 800194e:	4804      	ldr	r0, [pc, #16]	; (8001960 <__io_putchar+0x24>)
 8001950:	f003 fbd4 	bl	80050fc <HAL_UART_Transmit>
	return ch;
 8001954:	79fb      	ldrb	r3, [r7, #7]
}
 8001956:	4618      	mov	r0, r3
 8001958:	3708      	adds	r7, #8
 800195a:	46bd      	mov	sp, r7
 800195c:	bd80      	pop	{r7, pc}
 800195e:	bf00      	nop
 8001960:	2000041c 	.word	0x2000041c

08001964 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001964:	b580      	push	{r7, lr}
 8001966:	b084      	sub	sp, #16
 8001968:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800196a:	f000 fd20 	bl	80023ae <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800196e:	f000 f837 	bl	80019e0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001972:	f000 f9bb 	bl	8001cec <MX_GPIO_Init>
  MX_FDCAN2_Init();
 8001976:	f000 f881 	bl	8001a7c <MX_FDCAN2_Init>
  MX_USB_PCD_Init();
 800197a:	f000 f98f 	bl	8001c9c <MX_USB_PCD_Init>
  MX_I2C2_Init();
 800197e:	f000 f8c3 	bl	8001b08 <MX_I2C2_Init>
  MX_SPI1_Init();
 8001982:	f000 f901 	bl	8001b88 <MX_SPI1_Init>
  MX_USART2_UART_Init();
 8001986:	f000 f93d 	bl	8001c04 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  DWT_Init();
 800198a:	f7ff ffbf 	bl	800190c <DWT_Init>
  printf("=== HAL init done, proceeding ... ===\n");
 800198e:	4811      	ldr	r0, [pc, #68]	; (80019d4 <main+0x70>)
 8001990:	f005 f9e0 	bl	8006d54 <puts>

  adnsEnableDebugReports();
 8001994:	f7ff fd08 	bl	80013a8 <adnsEnableDebugReports>
  adnsInit();
 8001998:	f7ff fc9c 	bl	80012d4 <adnsInit>

  if(!bno_setup()) printf(" === Could NOT initialize the BNO085 ! ===\n");
 800199c:	f7ff ff06 	bl	80017ac <bno_setup>
 80019a0:	4603      	mov	r3, r0
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	d102      	bne.n	80019ac <main+0x48>
 80019a6:	480c      	ldr	r0, [pc, #48]	; (80019d8 <main+0x74>)
 80019a8:	f005 f9d4 	bl	8006d54 <puts>

  setup();
 80019ac:	f000 fa21 	bl	8001df2 <setup>
  printf(" === User init done, proceeding ... ===\n");
 80019b0:	480a      	ldr	r0, [pc, #40]	; (80019dc <main+0x78>)
 80019b2:	f005 f9cf 	bl	8006d54 <puts>
  double x = 0, y = 0;
 80019b6:	f04f 0200 	mov.w	r2, #0
 80019ba:	f04f 0300 	mov.w	r3, #0
 80019be:	e9c7 2302 	strd	r2, r3, [r7, #8]
 80019c2:	f04f 0200 	mov.w	r2, #0
 80019c6:	f04f 0300 	mov.w	r3, #0
 80019ca:	e9c7 2300 	strd	r2, r3, [r7]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  loop();
 80019ce:	f000 fa17 	bl	8001e00 <loop>
 80019d2:	e7fc      	b.n	80019ce <main+0x6a>
 80019d4:	0800a9ec 	.word	0x0800a9ec
 80019d8:	0800aa14 	.word	0x0800aa14
 80019dc:	0800aa40 	.word	0x0800aa40

080019e0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80019e0:	b580      	push	{r7, lr}
 80019e2:	b094      	sub	sp, #80	; 0x50
 80019e4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80019e6:	f107 0318 	add.w	r3, r7, #24
 80019ea:	2238      	movs	r2, #56	; 0x38
 80019ec:	2100      	movs	r1, #0
 80019ee:	4618      	mov	r0, r3
 80019f0:	f005 fab0 	bl	8006f54 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80019f4:	1d3b      	adds	r3, r7, #4
 80019f6:	2200      	movs	r2, #0
 80019f8:	601a      	str	r2, [r3, #0]
 80019fa:	605a      	str	r2, [r3, #4]
 80019fc:	609a      	str	r2, [r3, #8]
 80019fe:	60da      	str	r2, [r3, #12]
 8001a00:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001a02:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001a06:	f001 fbed 	bl	80031e4 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI48;
 8001a0a:	2322      	movs	r3, #34	; 0x22
 8001a0c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001a0e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001a12:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001a14:	2340      	movs	r3, #64	; 0x40
 8001a16:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8001a18:	2301      	movs	r3, #1
 8001a1a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001a1c:	2302      	movs	r3, #2
 8001a1e:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001a20:	2302      	movs	r3, #2
 8001a22:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8001a24:	2301      	movs	r3, #1
 8001a26:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 12;
 8001a28:	230c      	movs	r3, #12
 8001a2a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001a2c:	2302      	movs	r3, #2
 8001a2e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001a30:	2302      	movs	r3, #2
 8001a32:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV4;
 8001a34:	2304      	movs	r3, #4
 8001a36:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001a38:	f107 0318 	add.w	r3, r7, #24
 8001a3c:	4618      	mov	r0, r3
 8001a3e:	f001 fc85 	bl	800334c <HAL_RCC_OscConfig>
 8001a42:	4603      	mov	r3, r0
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	d001      	beq.n	8001a4c <SystemClock_Config+0x6c>
  {
    Error_Handler();
 8001a48:	f000 f9ce 	bl	8001de8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001a4c:	230f      	movs	r3, #15
 8001a4e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001a50:	2303      	movs	r3, #3
 8001a52:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001a54:	2300      	movs	r3, #0
 8001a56:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001a58:	2300      	movs	r3, #0
 8001a5a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001a5c:	2300      	movs	r3, #0
 8001a5e:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001a60:	1d3b      	adds	r3, r7, #4
 8001a62:	2101      	movs	r1, #1
 8001a64:	4618      	mov	r0, r3
 8001a66:	f001 ff89 	bl	800397c <HAL_RCC_ClockConfig>
 8001a6a:	4603      	mov	r3, r0
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d001      	beq.n	8001a74 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001a70:	f000 f9ba 	bl	8001de8 <Error_Handler>
  }
}
 8001a74:	bf00      	nop
 8001a76:	3750      	adds	r7, #80	; 0x50
 8001a78:	46bd      	mov	sp, r7
 8001a7a:	bd80      	pop	{r7, pc}

08001a7c <MX_FDCAN2_Init>:
  * @brief FDCAN2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN2_Init(void)
{
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN2_Init 0 */

  /* USER CODE BEGIN FDCAN2_Init 1 */

  /* USER CODE END FDCAN2_Init 1 */
  hfdcan2.Instance = FDCAN2;
 8001a80:	4b1f      	ldr	r3, [pc, #124]	; (8001b00 <MX_FDCAN2_Init+0x84>)
 8001a82:	4a20      	ldr	r2, [pc, #128]	; (8001b04 <MX_FDCAN2_Init+0x88>)
 8001a84:	601a      	str	r2, [r3, #0]
  hfdcan2.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 8001a86:	4b1e      	ldr	r3, [pc, #120]	; (8001b00 <MX_FDCAN2_Init+0x84>)
 8001a88:	2200      	movs	r2, #0
 8001a8a:	605a      	str	r2, [r3, #4]
  hfdcan2.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8001a8c:	4b1c      	ldr	r3, [pc, #112]	; (8001b00 <MX_FDCAN2_Init+0x84>)
 8001a8e:	2200      	movs	r2, #0
 8001a90:	609a      	str	r2, [r3, #8]
  hfdcan2.Init.Mode = FDCAN_MODE_NORMAL;
 8001a92:	4b1b      	ldr	r3, [pc, #108]	; (8001b00 <MX_FDCAN2_Init+0x84>)
 8001a94:	2200      	movs	r2, #0
 8001a96:	60da      	str	r2, [r3, #12]
  hfdcan2.Init.AutoRetransmission = DISABLE;
 8001a98:	4b19      	ldr	r3, [pc, #100]	; (8001b00 <MX_FDCAN2_Init+0x84>)
 8001a9a:	2200      	movs	r2, #0
 8001a9c:	741a      	strb	r2, [r3, #16]
  hfdcan2.Init.TransmitPause = DISABLE;
 8001a9e:	4b18      	ldr	r3, [pc, #96]	; (8001b00 <MX_FDCAN2_Init+0x84>)
 8001aa0:	2200      	movs	r2, #0
 8001aa2:	745a      	strb	r2, [r3, #17]
  hfdcan2.Init.ProtocolException = DISABLE;
 8001aa4:	4b16      	ldr	r3, [pc, #88]	; (8001b00 <MX_FDCAN2_Init+0x84>)
 8001aa6:	2200      	movs	r2, #0
 8001aa8:	749a      	strb	r2, [r3, #18]
  hfdcan2.Init.NominalPrescaler = 16;
 8001aaa:	4b15      	ldr	r3, [pc, #84]	; (8001b00 <MX_FDCAN2_Init+0x84>)
 8001aac:	2210      	movs	r2, #16
 8001aae:	615a      	str	r2, [r3, #20]
  hfdcan2.Init.NominalSyncJumpWidth = 1;
 8001ab0:	4b13      	ldr	r3, [pc, #76]	; (8001b00 <MX_FDCAN2_Init+0x84>)
 8001ab2:	2201      	movs	r2, #1
 8001ab4:	619a      	str	r2, [r3, #24]
  hfdcan2.Init.NominalTimeSeg1 = 2;
 8001ab6:	4b12      	ldr	r3, [pc, #72]	; (8001b00 <MX_FDCAN2_Init+0x84>)
 8001ab8:	2202      	movs	r2, #2
 8001aba:	61da      	str	r2, [r3, #28]
  hfdcan2.Init.NominalTimeSeg2 = 2;
 8001abc:	4b10      	ldr	r3, [pc, #64]	; (8001b00 <MX_FDCAN2_Init+0x84>)
 8001abe:	2202      	movs	r2, #2
 8001ac0:	621a      	str	r2, [r3, #32]
  hfdcan2.Init.DataPrescaler = 1;
 8001ac2:	4b0f      	ldr	r3, [pc, #60]	; (8001b00 <MX_FDCAN2_Init+0x84>)
 8001ac4:	2201      	movs	r2, #1
 8001ac6:	625a      	str	r2, [r3, #36]	; 0x24
  hfdcan2.Init.DataSyncJumpWidth = 1;
 8001ac8:	4b0d      	ldr	r3, [pc, #52]	; (8001b00 <MX_FDCAN2_Init+0x84>)
 8001aca:	2201      	movs	r2, #1
 8001acc:	629a      	str	r2, [r3, #40]	; 0x28
  hfdcan2.Init.DataTimeSeg1 = 1;
 8001ace:	4b0c      	ldr	r3, [pc, #48]	; (8001b00 <MX_FDCAN2_Init+0x84>)
 8001ad0:	2201      	movs	r2, #1
 8001ad2:	62da      	str	r2, [r3, #44]	; 0x2c
  hfdcan2.Init.DataTimeSeg2 = 1;
 8001ad4:	4b0a      	ldr	r3, [pc, #40]	; (8001b00 <MX_FDCAN2_Init+0x84>)
 8001ad6:	2201      	movs	r2, #1
 8001ad8:	631a      	str	r2, [r3, #48]	; 0x30
  hfdcan2.Init.StdFiltersNbr = 0;
 8001ada:	4b09      	ldr	r3, [pc, #36]	; (8001b00 <MX_FDCAN2_Init+0x84>)
 8001adc:	2200      	movs	r2, #0
 8001ade:	635a      	str	r2, [r3, #52]	; 0x34
  hfdcan2.Init.ExtFiltersNbr = 0;
 8001ae0:	4b07      	ldr	r3, [pc, #28]	; (8001b00 <MX_FDCAN2_Init+0x84>)
 8001ae2:	2200      	movs	r2, #0
 8001ae4:	639a      	str	r2, [r3, #56]	; 0x38
  hfdcan2.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8001ae6:	4b06      	ldr	r3, [pc, #24]	; (8001b00 <MX_FDCAN2_Init+0x84>)
 8001ae8:	2200      	movs	r2, #0
 8001aea:	63da      	str	r2, [r3, #60]	; 0x3c
  if (HAL_FDCAN_Init(&hfdcan2) != HAL_OK)
 8001aec:	4804      	ldr	r0, [pc, #16]	; (8001b00 <MX_FDCAN2_Init+0x84>)
 8001aee:	f000 fdd5 	bl	800269c <HAL_FDCAN_Init>
 8001af2:	4603      	mov	r3, r0
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	d001      	beq.n	8001afc <MX_FDCAN2_Init+0x80>
  {
    Error_Handler();
 8001af8:	f000 f976 	bl	8001de8 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN2_Init 2 */

  /* USER CODE END FDCAN2_Init 2 */

}
 8001afc:	bf00      	nop
 8001afe:	bd80      	pop	{r7, pc}
 8001b00:	20000308 	.word	0x20000308
 8001b04:	40006800 	.word	0x40006800

08001b08 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001b0c:	4b1b      	ldr	r3, [pc, #108]	; (8001b7c <MX_I2C2_Init+0x74>)
 8001b0e:	4a1c      	ldr	r2, [pc, #112]	; (8001b80 <MX_I2C2_Init+0x78>)
 8001b10:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x2010091A;
 8001b12:	4b1a      	ldr	r3, [pc, #104]	; (8001b7c <MX_I2C2_Init+0x74>)
 8001b14:	4a1b      	ldr	r2, [pc, #108]	; (8001b84 <MX_I2C2_Init+0x7c>)
 8001b16:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8001b18:	4b18      	ldr	r3, [pc, #96]	; (8001b7c <MX_I2C2_Init+0x74>)
 8001b1a:	2200      	movs	r2, #0
 8001b1c:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001b1e:	4b17      	ldr	r3, [pc, #92]	; (8001b7c <MX_I2C2_Init+0x74>)
 8001b20:	2201      	movs	r2, #1
 8001b22:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001b24:	4b15      	ldr	r3, [pc, #84]	; (8001b7c <MX_I2C2_Init+0x74>)
 8001b26:	2200      	movs	r2, #0
 8001b28:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8001b2a:	4b14      	ldr	r3, [pc, #80]	; (8001b7c <MX_I2C2_Init+0x74>)
 8001b2c:	2200      	movs	r2, #0
 8001b2e:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001b30:	4b12      	ldr	r3, [pc, #72]	; (8001b7c <MX_I2C2_Init+0x74>)
 8001b32:	2200      	movs	r2, #0
 8001b34:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001b36:	4b11      	ldr	r3, [pc, #68]	; (8001b7c <MX_I2C2_Init+0x74>)
 8001b38:	2200      	movs	r2, #0
 8001b3a:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001b3c:	4b0f      	ldr	r3, [pc, #60]	; (8001b7c <MX_I2C2_Init+0x74>)
 8001b3e:	2200      	movs	r2, #0
 8001b40:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001b42:	480e      	ldr	r0, [pc, #56]	; (8001b7c <MX_I2C2_Init+0x74>)
 8001b44:	f001 f918 	bl	8002d78 <HAL_I2C_Init>
 8001b48:	4603      	mov	r3, r0
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d001      	beq.n	8001b52 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8001b4e:	f000 f94b 	bl	8001de8 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001b52:	2100      	movs	r1, #0
 8001b54:	4809      	ldr	r0, [pc, #36]	; (8001b7c <MX_I2C2_Init+0x74>)
 8001b56:	f001 f99e 	bl	8002e96 <HAL_I2CEx_ConfigAnalogFilter>
 8001b5a:	4603      	mov	r3, r0
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	d001      	beq.n	8001b64 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8001b60:	f000 f942 	bl	8001de8 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8001b64:	2100      	movs	r1, #0
 8001b66:	4805      	ldr	r0, [pc, #20]	; (8001b7c <MX_I2C2_Init+0x74>)
 8001b68:	f001 f9e0 	bl	8002f2c <HAL_I2CEx_ConfigDigitalFilter>
 8001b6c:	4603      	mov	r3, r0
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d001      	beq.n	8001b76 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8001b72:	f000 f939 	bl	8001de8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001b76:	bf00      	nop
 8001b78:	bd80      	pop	{r7, pc}
 8001b7a:	bf00      	nop
 8001b7c:	2000036c 	.word	0x2000036c
 8001b80:	40005800 	.word	0x40005800
 8001b84:	2010091a 	.word	0x2010091a

08001b88 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001b88:	b580      	push	{r7, lr}
 8001b8a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001b8c:	4b1b      	ldr	r3, [pc, #108]	; (8001bfc <MX_SPI1_Init+0x74>)
 8001b8e:	4a1c      	ldr	r2, [pc, #112]	; (8001c00 <MX_SPI1_Init+0x78>)
 8001b90:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001b92:	4b1a      	ldr	r3, [pc, #104]	; (8001bfc <MX_SPI1_Init+0x74>)
 8001b94:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001b98:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001b9a:	4b18      	ldr	r3, [pc, #96]	; (8001bfc <MX_SPI1_Init+0x74>)
 8001b9c:	2200      	movs	r2, #0
 8001b9e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001ba0:	4b16      	ldr	r3, [pc, #88]	; (8001bfc <MX_SPI1_Init+0x74>)
 8001ba2:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8001ba6:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8001ba8:	4b14      	ldr	r3, [pc, #80]	; (8001bfc <MX_SPI1_Init+0x74>)
 8001baa:	2202      	movs	r2, #2
 8001bac:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8001bae:	4b13      	ldr	r3, [pc, #76]	; (8001bfc <MX_SPI1_Init+0x74>)
 8001bb0:	2201      	movs	r2, #1
 8001bb2:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001bb4:	4b11      	ldr	r3, [pc, #68]	; (8001bfc <MX_SPI1_Init+0x74>)
 8001bb6:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001bba:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8001bbc:	4b0f      	ldr	r3, [pc, #60]	; (8001bfc <MX_SPI1_Init+0x74>)
 8001bbe:	2220      	movs	r2, #32
 8001bc0:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001bc2:	4b0e      	ldr	r3, [pc, #56]	; (8001bfc <MX_SPI1_Init+0x74>)
 8001bc4:	2200      	movs	r2, #0
 8001bc6:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001bc8:	4b0c      	ldr	r3, [pc, #48]	; (8001bfc <MX_SPI1_Init+0x74>)
 8001bca:	2200      	movs	r2, #0
 8001bcc:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001bce:	4b0b      	ldr	r3, [pc, #44]	; (8001bfc <MX_SPI1_Init+0x74>)
 8001bd0:	2200      	movs	r2, #0
 8001bd2:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001bd4:	4b09      	ldr	r3, [pc, #36]	; (8001bfc <MX_SPI1_Init+0x74>)
 8001bd6:	2207      	movs	r2, #7
 8001bd8:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001bda:	4b08      	ldr	r3, [pc, #32]	; (8001bfc <MX_SPI1_Init+0x74>)
 8001bdc:	2200      	movs	r2, #0
 8001bde:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8001be0:	4b06      	ldr	r3, [pc, #24]	; (8001bfc <MX_SPI1_Init+0x74>)
 8001be2:	2200      	movs	r2, #0
 8001be4:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001be6:	4805      	ldr	r0, [pc, #20]	; (8001bfc <MX_SPI1_Init+0x74>)
 8001be8:	f002 fb20 	bl	800422c <HAL_SPI_Init>
 8001bec:	4603      	mov	r3, r0
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d001      	beq.n	8001bf6 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8001bf2:	f000 f8f9 	bl	8001de8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001bf6:	bf00      	nop
 8001bf8:	bd80      	pop	{r7, pc}
 8001bfa:	bf00      	nop
 8001bfc:	200003b8 	.word	0x200003b8
 8001c00:	40013000 	.word	0x40013000

08001c04 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001c04:	b580      	push	{r7, lr}
 8001c06:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001c08:	4b22      	ldr	r3, [pc, #136]	; (8001c94 <MX_USART2_UART_Init+0x90>)
 8001c0a:	4a23      	ldr	r2, [pc, #140]	; (8001c98 <MX_USART2_UART_Init+0x94>)
 8001c0c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001c0e:	4b21      	ldr	r3, [pc, #132]	; (8001c94 <MX_USART2_UART_Init+0x90>)
 8001c10:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001c14:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001c16:	4b1f      	ldr	r3, [pc, #124]	; (8001c94 <MX_USART2_UART_Init+0x90>)
 8001c18:	2200      	movs	r2, #0
 8001c1a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001c1c:	4b1d      	ldr	r3, [pc, #116]	; (8001c94 <MX_USART2_UART_Init+0x90>)
 8001c1e:	2200      	movs	r2, #0
 8001c20:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001c22:	4b1c      	ldr	r3, [pc, #112]	; (8001c94 <MX_USART2_UART_Init+0x90>)
 8001c24:	2200      	movs	r2, #0
 8001c26:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001c28:	4b1a      	ldr	r3, [pc, #104]	; (8001c94 <MX_USART2_UART_Init+0x90>)
 8001c2a:	220c      	movs	r2, #12
 8001c2c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001c2e:	4b19      	ldr	r3, [pc, #100]	; (8001c94 <MX_USART2_UART_Init+0x90>)
 8001c30:	2200      	movs	r2, #0
 8001c32:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001c34:	4b17      	ldr	r3, [pc, #92]	; (8001c94 <MX_USART2_UART_Init+0x90>)
 8001c36:	2200      	movs	r2, #0
 8001c38:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001c3a:	4b16      	ldr	r3, [pc, #88]	; (8001c94 <MX_USART2_UART_Init+0x90>)
 8001c3c:	2200      	movs	r2, #0
 8001c3e:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001c40:	4b14      	ldr	r3, [pc, #80]	; (8001c94 <MX_USART2_UART_Init+0x90>)
 8001c42:	2200      	movs	r2, #0
 8001c44:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001c46:	4b13      	ldr	r3, [pc, #76]	; (8001c94 <MX_USART2_UART_Init+0x90>)
 8001c48:	2200      	movs	r2, #0
 8001c4a:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001c4c:	4811      	ldr	r0, [pc, #68]	; (8001c94 <MX_USART2_UART_Init+0x90>)
 8001c4e:	f003 fa05 	bl	800505c <HAL_UART_Init>
 8001c52:	4603      	mov	r3, r0
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d001      	beq.n	8001c5c <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8001c58:	f000 f8c6 	bl	8001de8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001c5c:	2100      	movs	r1, #0
 8001c5e:	480d      	ldr	r0, [pc, #52]	; (8001c94 <MX_USART2_UART_Init+0x90>)
 8001c60:	f003 ffcc 	bl	8005bfc <HAL_UARTEx_SetTxFifoThreshold>
 8001c64:	4603      	mov	r3, r0
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d001      	beq.n	8001c6e <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8001c6a:	f000 f8bd 	bl	8001de8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001c6e:	2100      	movs	r1, #0
 8001c70:	4808      	ldr	r0, [pc, #32]	; (8001c94 <MX_USART2_UART_Init+0x90>)
 8001c72:	f004 f801 	bl	8005c78 <HAL_UARTEx_SetRxFifoThreshold>
 8001c76:	4603      	mov	r3, r0
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d001      	beq.n	8001c80 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8001c7c:	f000 f8b4 	bl	8001de8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8001c80:	4804      	ldr	r0, [pc, #16]	; (8001c94 <MX_USART2_UART_Init+0x90>)
 8001c82:	f003 ff82 	bl	8005b8a <HAL_UARTEx_DisableFifoMode>
 8001c86:	4603      	mov	r3, r0
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d001      	beq.n	8001c90 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8001c8c:	f000 f8ac 	bl	8001de8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001c90:	bf00      	nop
 8001c92:	bd80      	pop	{r7, pc}
 8001c94:	2000041c 	.word	0x2000041c
 8001c98:	40004400 	.word	0x40004400

08001c9c <MX_USB_PCD_Init>:
  * @brief USB Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_PCD_Init(void)
{
 8001c9c:	b580      	push	{r7, lr}
 8001c9e:	af00      	add	r7, sp, #0
  /* USER CODE END USB_Init 0 */

  /* USER CODE BEGIN USB_Init 1 */

  /* USER CODE END USB_Init 1 */
  hpcd_USB_FS.Instance = USB;
 8001ca0:	4b10      	ldr	r3, [pc, #64]	; (8001ce4 <MX_USB_PCD_Init+0x48>)
 8001ca2:	4a11      	ldr	r2, [pc, #68]	; (8001ce8 <MX_USB_PCD_Init+0x4c>)
 8001ca4:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8001ca6:	4b0f      	ldr	r3, [pc, #60]	; (8001ce4 <MX_USB_PCD_Init+0x48>)
 8001ca8:	2208      	movs	r2, #8
 8001caa:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8001cac:	4b0d      	ldr	r3, [pc, #52]	; (8001ce4 <MX_USB_PCD_Init+0x48>)
 8001cae:	2202      	movs	r2, #2
 8001cb0:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8001cb2:	4b0c      	ldr	r3, [pc, #48]	; (8001ce4 <MX_USB_PCD_Init+0x48>)
 8001cb4:	2202      	movs	r2, #2
 8001cb6:	611a      	str	r2, [r3, #16]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 8001cb8:	4b0a      	ldr	r3, [pc, #40]	; (8001ce4 <MX_USB_PCD_Init+0x48>)
 8001cba:	2200      	movs	r2, #0
 8001cbc:	615a      	str	r2, [r3, #20]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8001cbe:	4b09      	ldr	r3, [pc, #36]	; (8001ce4 <MX_USB_PCD_Init+0x48>)
 8001cc0:	2200      	movs	r2, #0
 8001cc2:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8001cc4:	4b07      	ldr	r3, [pc, #28]	; (8001ce4 <MX_USB_PCD_Init+0x48>)
 8001cc6:	2200      	movs	r2, #0
 8001cc8:	61da      	str	r2, [r3, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8001cca:	4b06      	ldr	r3, [pc, #24]	; (8001ce4 <MX_USB_PCD_Init+0x48>)
 8001ccc:	2200      	movs	r2, #0
 8001cce:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8001cd0:	4804      	ldr	r0, [pc, #16]	; (8001ce4 <MX_USB_PCD_Init+0x48>)
 8001cd2:	f001 f977 	bl	8002fc4 <HAL_PCD_Init>
 8001cd6:	4603      	mov	r3, r0
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d001      	beq.n	8001ce0 <MX_USB_PCD_Init+0x44>
  {
    Error_Handler();
 8001cdc:	f000 f884 	bl	8001de8 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Init 2 */

  /* USER CODE END USB_Init 2 */

}
 8001ce0:	bf00      	nop
 8001ce2:	bd80      	pop	{r7, pc}
 8001ce4:	200004ac 	.word	0x200004ac
 8001ce8:	40005c00 	.word	0x40005c00

08001cec <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001cec:	b580      	push	{r7, lr}
 8001cee:	b088      	sub	sp, #32
 8001cf0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cf2:	f107 030c 	add.w	r3, r7, #12
 8001cf6:	2200      	movs	r2, #0
 8001cf8:	601a      	str	r2, [r3, #0]
 8001cfa:	605a      	str	r2, [r3, #4]
 8001cfc:	609a      	str	r2, [r3, #8]
 8001cfe:	60da      	str	r2, [r3, #12]
 8001d00:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d02:	4b37      	ldr	r3, [pc, #220]	; (8001de0 <MX_GPIO_Init+0xf4>)
 8001d04:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d06:	4a36      	ldr	r2, [pc, #216]	; (8001de0 <MX_GPIO_Init+0xf4>)
 8001d08:	f043 0301 	orr.w	r3, r3, #1
 8001d0c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001d0e:	4b34      	ldr	r3, [pc, #208]	; (8001de0 <MX_GPIO_Init+0xf4>)
 8001d10:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d12:	f003 0301 	and.w	r3, r3, #1
 8001d16:	60bb      	str	r3, [r7, #8]
 8001d18:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d1a:	4b31      	ldr	r3, [pc, #196]	; (8001de0 <MX_GPIO_Init+0xf4>)
 8001d1c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d1e:	4a30      	ldr	r2, [pc, #192]	; (8001de0 <MX_GPIO_Init+0xf4>)
 8001d20:	f043 0302 	orr.w	r3, r3, #2
 8001d24:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001d26:	4b2e      	ldr	r3, [pc, #184]	; (8001de0 <MX_GPIO_Init+0xf4>)
 8001d28:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d2a:	f003 0302 	and.w	r3, r3, #2
 8001d2e:	607b      	str	r3, [r7, #4]
 8001d30:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RST_IMU_Pin|CS_IMU_Pin|CS_ADNS_Pin, GPIO_PIN_SET);
 8001d32:	2201      	movs	r2, #1
 8001d34:	f240 4111 	movw	r1, #1041	; 0x411
 8001d38:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001d3c:	f001 f804 	bl	8002d48 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(STATUS_GPIO_Port, STATUS_Pin, GPIO_PIN_RESET);
 8001d40:	2200      	movs	r2, #0
 8001d42:	2110      	movs	r1, #16
 8001d44:	4827      	ldr	r0, [pc, #156]	; (8001de4 <MX_GPIO_Init+0xf8>)
 8001d46:	f000 ffff 	bl	8002d48 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : RST_IMU_Pin CS_IMU_Pin CS_ADNS_Pin */
  GPIO_InitStruct.Pin = RST_IMU_Pin|CS_IMU_Pin|CS_ADNS_Pin;
 8001d4a:	f240 4311 	movw	r3, #1041	; 0x411
 8001d4e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d50:	2301      	movs	r3, #1
 8001d52:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d54:	2300      	movs	r3, #0
 8001d56:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d58:	2300      	movs	r3, #0
 8001d5a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d5c:	f107 030c 	add.w	r3, r7, #12
 8001d60:	4619      	mov	r1, r3
 8001d62:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001d66:	f000 fe55 	bl	8002a14 <HAL_GPIO_Init>

  /*Configure GPIO pin : AU_INT_Pin */
  GPIO_InitStruct.Pin = AU_INT_Pin;
 8001d6a:	2302      	movs	r3, #2
 8001d6c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001d6e:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001d72:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001d74:	2302      	movs	r3, #2
 8001d76:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(AU_INT_GPIO_Port, &GPIO_InitStruct);
 8001d78:	f107 030c 	add.w	r3, r7, #12
 8001d7c:	4619      	mov	r1, r3
 8001d7e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001d82:	f000 fe47 	bl	8002a14 <HAL_GPIO_Init>

  /*Configure GPIO pin : INT_ANDS_Pin */
  GPIO_InitStruct.Pin = INT_ANDS_Pin;
 8001d86:	2301      	movs	r3, #1
 8001d88:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001d8a:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001d8e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001d90:	2301      	movs	r3, #1
 8001d92:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(INT_ANDS_GPIO_Port, &GPIO_InitStruct);
 8001d94:	f107 030c 	add.w	r3, r7, #12
 8001d98:	4619      	mov	r1, r3
 8001d9a:	4812      	ldr	r0, [pc, #72]	; (8001de4 <MX_GPIO_Init+0xf8>)
 8001d9c:	f000 fe3a 	bl	8002a14 <HAL_GPIO_Init>

  /*Configure GPIO pin : INT_IMU_Pin */
  GPIO_InitStruct.Pin = INT_IMU_Pin;
 8001da0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001da4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001da6:	2300      	movs	r3, #0
 8001da8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001daa:	2301      	movs	r3, #1
 8001dac:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(INT_IMU_GPIO_Port, &GPIO_InitStruct);
 8001dae:	f107 030c 	add.w	r3, r7, #12
 8001db2:	4619      	mov	r1, r3
 8001db4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001db8:	f000 fe2c 	bl	8002a14 <HAL_GPIO_Init>

  /*Configure GPIO pin : STATUS_Pin */
  GPIO_InitStruct.Pin = STATUS_Pin;
 8001dbc:	2310      	movs	r3, #16
 8001dbe:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001dc0:	2301      	movs	r3, #1
 8001dc2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dc4:	2300      	movs	r3, #0
 8001dc6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001dc8:	2300      	movs	r3, #0
 8001dca:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(STATUS_GPIO_Port, &GPIO_InitStruct);
 8001dcc:	f107 030c 	add.w	r3, r7, #12
 8001dd0:	4619      	mov	r1, r3
 8001dd2:	4804      	ldr	r0, [pc, #16]	; (8001de4 <MX_GPIO_Init+0xf8>)
 8001dd4:	f000 fe1e 	bl	8002a14 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001dd8:	bf00      	nop
 8001dda:	3720      	adds	r7, #32
 8001ddc:	46bd      	mov	sp, r7
 8001dde:	bd80      	pop	{r7, pc}
 8001de0:	40021000 	.word	0x40021000
 8001de4:	48000400 	.word	0x48000400

08001de8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001de8:	b480      	push	{r7}
 8001dea:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001dec:	b672      	cpsid	i
}
 8001dee:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001df0:	e7fe      	b.n	8001df0 <Error_Handler+0x8>

08001df2 <setup>:
void setup(void){
 8001df2:	b480      	push	{r7}
 8001df4:	af00      	add	r7, sp, #0

}
 8001df6:	bf00      	nop
 8001df8:	46bd      	mov	sp, r7
 8001dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dfe:	4770      	bx	lr

08001e00 <loop>:

void loop(void){
 8001e00:	b480      	push	{r7}
 8001e02:	af00      	add	r7, sp, #0

}
 8001e04:	bf00      	nop
 8001e06:	46bd      	mov	sp, r7
 8001e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e0c:	4770      	bx	lr
	...

08001e10 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001e10:	b580      	push	{r7, lr}
 8001e12:	b082      	sub	sp, #8
 8001e14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e16:	4b0f      	ldr	r3, [pc, #60]	; (8001e54 <HAL_MspInit+0x44>)
 8001e18:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001e1a:	4a0e      	ldr	r2, [pc, #56]	; (8001e54 <HAL_MspInit+0x44>)
 8001e1c:	f043 0301 	orr.w	r3, r3, #1
 8001e20:	6613      	str	r3, [r2, #96]	; 0x60
 8001e22:	4b0c      	ldr	r3, [pc, #48]	; (8001e54 <HAL_MspInit+0x44>)
 8001e24:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001e26:	f003 0301 	and.w	r3, r3, #1
 8001e2a:	607b      	str	r3, [r7, #4]
 8001e2c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e2e:	4b09      	ldr	r3, [pc, #36]	; (8001e54 <HAL_MspInit+0x44>)
 8001e30:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e32:	4a08      	ldr	r2, [pc, #32]	; (8001e54 <HAL_MspInit+0x44>)
 8001e34:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001e38:	6593      	str	r3, [r2, #88]	; 0x58
 8001e3a:	4b06      	ldr	r3, [pc, #24]	; (8001e54 <HAL_MspInit+0x44>)
 8001e3c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e3e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e42:	603b      	str	r3, [r7, #0]
 8001e44:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8001e46:	f001 fa71 	bl	800332c <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001e4a:	bf00      	nop
 8001e4c:	3708      	adds	r7, #8
 8001e4e:	46bd      	mov	sp, r7
 8001e50:	bd80      	pop	{r7, pc}
 8001e52:	bf00      	nop
 8001e54:	40021000 	.word	0x40021000

08001e58 <HAL_FDCAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hfdcan: FDCAN handle pointer
* @retval None
*/
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 8001e58:	b580      	push	{r7, lr}
 8001e5a:	b09e      	sub	sp, #120	; 0x78
 8001e5c:	af00      	add	r7, sp, #0
 8001e5e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e60:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8001e64:	2200      	movs	r2, #0
 8001e66:	601a      	str	r2, [r3, #0]
 8001e68:	605a      	str	r2, [r3, #4]
 8001e6a:	609a      	str	r2, [r3, #8]
 8001e6c:	60da      	str	r2, [r3, #12]
 8001e6e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001e70:	f107 0314 	add.w	r3, r7, #20
 8001e74:	2250      	movs	r2, #80	; 0x50
 8001e76:	2100      	movs	r1, #0
 8001e78:	4618      	mov	r0, r3
 8001e7a:	f005 f86b 	bl	8006f54 <memset>
  if(hfdcan->Instance==FDCAN2)
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	4a1f      	ldr	r2, [pc, #124]	; (8001f00 <HAL_FDCAN_MspInit+0xa8>)
 8001e84:	4293      	cmp	r3, r2
 8001e86:	d137      	bne.n	8001ef8 <HAL_FDCAN_MspInit+0xa0>

  /* USER CODE END FDCAN2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8001e88:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001e8c:	617b      	str	r3, [r7, #20]
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 8001e8e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001e92:	64bb      	str	r3, [r7, #72]	; 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001e94:	f107 0314 	add.w	r3, r7, #20
 8001e98:	4618      	mov	r0, r3
 8001e9a:	f001 ff8b 	bl	8003db4 <HAL_RCCEx_PeriphCLKConfig>
 8001e9e:	4603      	mov	r3, r0
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d001      	beq.n	8001ea8 <HAL_FDCAN_MspInit+0x50>
    {
      Error_Handler();
 8001ea4:	f7ff ffa0 	bl	8001de8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8001ea8:	4b16      	ldr	r3, [pc, #88]	; (8001f04 <HAL_FDCAN_MspInit+0xac>)
 8001eaa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001eac:	4a15      	ldr	r2, [pc, #84]	; (8001f04 <HAL_FDCAN_MspInit+0xac>)
 8001eae:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001eb2:	6593      	str	r3, [r2, #88]	; 0x58
 8001eb4:	4b13      	ldr	r3, [pc, #76]	; (8001f04 <HAL_FDCAN_MspInit+0xac>)
 8001eb6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001eb8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ebc:	613b      	str	r3, [r7, #16]
 8001ebe:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ec0:	4b10      	ldr	r3, [pc, #64]	; (8001f04 <HAL_FDCAN_MspInit+0xac>)
 8001ec2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ec4:	4a0f      	ldr	r2, [pc, #60]	; (8001f04 <HAL_FDCAN_MspInit+0xac>)
 8001ec6:	f043 0302 	orr.w	r3, r3, #2
 8001eca:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001ecc:	4b0d      	ldr	r3, [pc, #52]	; (8001f04 <HAL_FDCAN_MspInit+0xac>)
 8001ece:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ed0:	f003 0302 	and.w	r3, r3, #2
 8001ed4:	60fb      	str	r3, [r7, #12]
 8001ed6:	68fb      	ldr	r3, [r7, #12]
    /**FDCAN2 GPIO Configuration
    PB5     ------> FDCAN2_RX
    PB6     ------> FDCAN2_TX
    */
    GPIO_InitStruct.Pin = CAN_RX_Pin|CAN_TX_Pin;
 8001ed8:	2360      	movs	r3, #96	; 0x60
 8001eda:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001edc:	2302      	movs	r3, #2
 8001ede:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ee0:	2300      	movs	r3, #0
 8001ee2:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ee4:	2300      	movs	r3, #0
 8001ee6:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN2;
 8001ee8:	2309      	movs	r3, #9
 8001eea:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001eec:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8001ef0:	4619      	mov	r1, r3
 8001ef2:	4805      	ldr	r0, [pc, #20]	; (8001f08 <HAL_FDCAN_MspInit+0xb0>)
 8001ef4:	f000 fd8e 	bl	8002a14 <HAL_GPIO_Init>
  /* USER CODE BEGIN FDCAN2_MspInit 1 */

  /* USER CODE END FDCAN2_MspInit 1 */
  }

}
 8001ef8:	bf00      	nop
 8001efa:	3778      	adds	r7, #120	; 0x78
 8001efc:	46bd      	mov	sp, r7
 8001efe:	bd80      	pop	{r7, pc}
 8001f00:	40006800 	.word	0x40006800
 8001f04:	40021000 	.word	0x40021000
 8001f08:	48000400 	.word	0x48000400

08001f0c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001f0c:	b580      	push	{r7, lr}
 8001f0e:	b09e      	sub	sp, #120	; 0x78
 8001f10:	af00      	add	r7, sp, #0
 8001f12:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f14:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8001f18:	2200      	movs	r2, #0
 8001f1a:	601a      	str	r2, [r3, #0]
 8001f1c:	605a      	str	r2, [r3, #4]
 8001f1e:	609a      	str	r2, [r3, #8]
 8001f20:	60da      	str	r2, [r3, #12]
 8001f22:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001f24:	f107 0314 	add.w	r3, r7, #20
 8001f28:	2250      	movs	r2, #80	; 0x50
 8001f2a:	2100      	movs	r1, #0
 8001f2c:	4618      	mov	r0, r3
 8001f2e:	f005 f811 	bl	8006f54 <memset>
  if(hi2c->Instance==I2C2)
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	4a1f      	ldr	r2, [pc, #124]	; (8001fb4 <HAL_I2C_MspInit+0xa8>)
 8001f38:	4293      	cmp	r3, r2
 8001f3a:	d137      	bne.n	8001fac <HAL_I2C_MspInit+0xa0>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8001f3c:	2380      	movs	r3, #128	; 0x80
 8001f3e:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8001f40:	2300      	movs	r3, #0
 8001f42:	637b      	str	r3, [r7, #52]	; 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001f44:	f107 0314 	add.w	r3, r7, #20
 8001f48:	4618      	mov	r0, r3
 8001f4a:	f001 ff33 	bl	8003db4 <HAL_RCCEx_PeriphCLKConfig>
 8001f4e:	4603      	mov	r3, r0
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d001      	beq.n	8001f58 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8001f54:	f7ff ff48 	bl	8001de8 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f58:	4b17      	ldr	r3, [pc, #92]	; (8001fb8 <HAL_I2C_MspInit+0xac>)
 8001f5a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f5c:	4a16      	ldr	r2, [pc, #88]	; (8001fb8 <HAL_I2C_MspInit+0xac>)
 8001f5e:	f043 0301 	orr.w	r3, r3, #1
 8001f62:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001f64:	4b14      	ldr	r3, [pc, #80]	; (8001fb8 <HAL_I2C_MspInit+0xac>)
 8001f66:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f68:	f003 0301 	and.w	r3, r3, #1
 8001f6c:	613b      	str	r3, [r7, #16]
 8001f6e:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PA8     ------> I2C2_SDA
    PA9     ------> I2C2_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001f70:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001f74:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001f76:	2312      	movs	r3, #18
 8001f78:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f7a:	2300      	movs	r3, #0
 8001f7c:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f7e:	2300      	movs	r3, #0
 8001f80:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001f82:	2304      	movs	r3, #4
 8001f84:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f86:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8001f8a:	4619      	mov	r1, r3
 8001f8c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001f90:	f000 fd40 	bl	8002a14 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001f94:	4b08      	ldr	r3, [pc, #32]	; (8001fb8 <HAL_I2C_MspInit+0xac>)
 8001f96:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f98:	4a07      	ldr	r2, [pc, #28]	; (8001fb8 <HAL_I2C_MspInit+0xac>)
 8001f9a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001f9e:	6593      	str	r3, [r2, #88]	; 0x58
 8001fa0:	4b05      	ldr	r3, [pc, #20]	; (8001fb8 <HAL_I2C_MspInit+0xac>)
 8001fa2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001fa4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001fa8:	60fb      	str	r3, [r7, #12]
 8001faa:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8001fac:	bf00      	nop
 8001fae:	3778      	adds	r7, #120	; 0x78
 8001fb0:	46bd      	mov	sp, r7
 8001fb2:	bd80      	pop	{r7, pc}
 8001fb4:	40005800 	.word	0x40005800
 8001fb8:	40021000 	.word	0x40021000

08001fbc <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	b08a      	sub	sp, #40	; 0x28
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fc4:	f107 0314 	add.w	r3, r7, #20
 8001fc8:	2200      	movs	r2, #0
 8001fca:	601a      	str	r2, [r3, #0]
 8001fcc:	605a      	str	r2, [r3, #4]
 8001fce:	609a      	str	r2, [r3, #8]
 8001fd0:	60da      	str	r2, [r3, #12]
 8001fd2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	4a17      	ldr	r2, [pc, #92]	; (8002038 <HAL_SPI_MspInit+0x7c>)
 8001fda:	4293      	cmp	r3, r2
 8001fdc:	d128      	bne.n	8002030 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001fde:	4b17      	ldr	r3, [pc, #92]	; (800203c <HAL_SPI_MspInit+0x80>)
 8001fe0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001fe2:	4a16      	ldr	r2, [pc, #88]	; (800203c <HAL_SPI_MspInit+0x80>)
 8001fe4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001fe8:	6613      	str	r3, [r2, #96]	; 0x60
 8001fea:	4b14      	ldr	r3, [pc, #80]	; (800203c <HAL_SPI_MspInit+0x80>)
 8001fec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001fee:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001ff2:	613b      	str	r3, [r7, #16]
 8001ff4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ff6:	4b11      	ldr	r3, [pc, #68]	; (800203c <HAL_SPI_MspInit+0x80>)
 8001ff8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ffa:	4a10      	ldr	r2, [pc, #64]	; (800203c <HAL_SPI_MspInit+0x80>)
 8001ffc:	f043 0301 	orr.w	r3, r3, #1
 8002000:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002002:	4b0e      	ldr	r3, [pc, #56]	; (800203c <HAL_SPI_MspInit+0x80>)
 8002004:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002006:	f003 0301 	and.w	r3, r3, #1
 800200a:	60fb      	str	r3, [r7, #12]
 800200c:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800200e:	23e0      	movs	r3, #224	; 0xe0
 8002010:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002012:	2302      	movs	r3, #2
 8002014:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002016:	2300      	movs	r3, #0
 8002018:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800201a:	2300      	movs	r3, #0
 800201c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800201e:	2305      	movs	r3, #5
 8002020:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002022:	f107 0314 	add.w	r3, r7, #20
 8002026:	4619      	mov	r1, r3
 8002028:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800202c:	f000 fcf2 	bl	8002a14 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8002030:	bf00      	nop
 8002032:	3728      	adds	r7, #40	; 0x28
 8002034:	46bd      	mov	sp, r7
 8002036:	bd80      	pop	{r7, pc}
 8002038:	40013000 	.word	0x40013000
 800203c:	40021000 	.word	0x40021000

08002040 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002040:	b580      	push	{r7, lr}
 8002042:	b09e      	sub	sp, #120	; 0x78
 8002044:	af00      	add	r7, sp, #0
 8002046:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002048:	f107 0364 	add.w	r3, r7, #100	; 0x64
 800204c:	2200      	movs	r2, #0
 800204e:	601a      	str	r2, [r3, #0]
 8002050:	605a      	str	r2, [r3, #4]
 8002052:	609a      	str	r2, [r3, #8]
 8002054:	60da      	str	r2, [r3, #12]
 8002056:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002058:	f107 0314 	add.w	r3, r7, #20
 800205c:	2250      	movs	r2, #80	; 0x50
 800205e:	2100      	movs	r1, #0
 8002060:	4618      	mov	r0, r3
 8002062:	f004 ff77 	bl	8006f54 <memset>
  if(huart->Instance==USART2)
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	4a1f      	ldr	r2, [pc, #124]	; (80020e8 <HAL_UART_MspInit+0xa8>)
 800206c:	4293      	cmp	r3, r2
 800206e:	d136      	bne.n	80020de <HAL_UART_MspInit+0x9e>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002070:	2302      	movs	r3, #2
 8002072:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002074:	2300      	movs	r3, #0
 8002076:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002078:	f107 0314 	add.w	r3, r7, #20
 800207c:	4618      	mov	r0, r3
 800207e:	f001 fe99 	bl	8003db4 <HAL_RCCEx_PeriphCLKConfig>
 8002082:	4603      	mov	r3, r0
 8002084:	2b00      	cmp	r3, #0
 8002086:	d001      	beq.n	800208c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002088:	f7ff feae 	bl	8001de8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800208c:	4b17      	ldr	r3, [pc, #92]	; (80020ec <HAL_UART_MspInit+0xac>)
 800208e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002090:	4a16      	ldr	r2, [pc, #88]	; (80020ec <HAL_UART_MspInit+0xac>)
 8002092:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002096:	6593      	str	r3, [r2, #88]	; 0x58
 8002098:	4b14      	ldr	r3, [pc, #80]	; (80020ec <HAL_UART_MspInit+0xac>)
 800209a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800209c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020a0:	613b      	str	r3, [r7, #16]
 80020a2:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80020a4:	4b11      	ldr	r3, [pc, #68]	; (80020ec <HAL_UART_MspInit+0xac>)
 80020a6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80020a8:	4a10      	ldr	r2, [pc, #64]	; (80020ec <HAL_UART_MspInit+0xac>)
 80020aa:	f043 0301 	orr.w	r3, r3, #1
 80020ae:	64d3      	str	r3, [r2, #76]	; 0x4c
 80020b0:	4b0e      	ldr	r3, [pc, #56]	; (80020ec <HAL_UART_MspInit+0xac>)
 80020b2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80020b4:	f003 0301 	and.w	r3, r3, #1
 80020b8:	60fb      	str	r3, [r7, #12]
 80020ba:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80020bc:	230c      	movs	r3, #12
 80020be:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020c0:	2302      	movs	r3, #2
 80020c2:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020c4:	2300      	movs	r3, #0
 80020c6:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020c8:	2300      	movs	r3, #0
 80020ca:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80020cc:	2307      	movs	r3, #7
 80020ce:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020d0:	f107 0364 	add.w	r3, r7, #100	; 0x64
 80020d4:	4619      	mov	r1, r3
 80020d6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80020da:	f000 fc9b 	bl	8002a14 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80020de:	bf00      	nop
 80020e0:	3778      	adds	r7, #120	; 0x78
 80020e2:	46bd      	mov	sp, r7
 80020e4:	bd80      	pop	{r7, pc}
 80020e6:	bf00      	nop
 80020e8:	40004400 	.word	0x40004400
 80020ec:	40021000 	.word	0x40021000

080020f0 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 80020f0:	b580      	push	{r7, lr}
 80020f2:	b098      	sub	sp, #96	; 0x60
 80020f4:	af00      	add	r7, sp, #0
 80020f6:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80020f8:	f107 0310 	add.w	r3, r7, #16
 80020fc:	2250      	movs	r2, #80	; 0x50
 80020fe:	2100      	movs	r1, #0
 8002100:	4618      	mov	r0, r3
 8002102:	f004 ff27 	bl	8006f54 <memset>
  if(hpcd->Instance==USB)
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	4a11      	ldr	r2, [pc, #68]	; (8002150 <HAL_PCD_MspInit+0x60>)
 800210c:	4293      	cmp	r3, r2
 800210e:	d11a      	bne.n	8002146 <HAL_PCD_MspInit+0x56>

  /* USER CODE END USB_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8002110:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002114:	613b      	str	r3, [r7, #16]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 8002116:	2300      	movs	r3, #0
 8002118:	64bb      	str	r3, [r7, #72]	; 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800211a:	f107 0310 	add.w	r3, r7, #16
 800211e:	4618      	mov	r0, r3
 8002120:	f001 fe48 	bl	8003db4 <HAL_RCCEx_PeriphCLKConfig>
 8002124:	4603      	mov	r3, r0
 8002126:	2b00      	cmp	r3, #0
 8002128:	d001      	beq.n	800212e <HAL_PCD_MspInit+0x3e>
    {
      Error_Handler();
 800212a:	f7ff fe5d 	bl	8001de8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800212e:	4b09      	ldr	r3, [pc, #36]	; (8002154 <HAL_PCD_MspInit+0x64>)
 8002130:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002132:	4a08      	ldr	r2, [pc, #32]	; (8002154 <HAL_PCD_MspInit+0x64>)
 8002134:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002138:	6593      	str	r3, [r2, #88]	; 0x58
 800213a:	4b06      	ldr	r3, [pc, #24]	; (8002154 <HAL_PCD_MspInit+0x64>)
 800213c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800213e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002142:	60fb      	str	r3, [r7, #12]
 8002144:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }

}
 8002146:	bf00      	nop
 8002148:	3760      	adds	r7, #96	; 0x60
 800214a:	46bd      	mov	sp, r7
 800214c:	bd80      	pop	{r7, pc}
 800214e:	bf00      	nop
 8002150:	40005c00 	.word	0x40005c00
 8002154:	40021000 	.word	0x40021000

08002158 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002158:	b480      	push	{r7}
 800215a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800215c:	e7fe      	b.n	800215c <NMI_Handler+0x4>

0800215e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800215e:	b480      	push	{r7}
 8002160:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002162:	e7fe      	b.n	8002162 <HardFault_Handler+0x4>

08002164 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002164:	b480      	push	{r7}
 8002166:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002168:	e7fe      	b.n	8002168 <MemManage_Handler+0x4>

0800216a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800216a:	b480      	push	{r7}
 800216c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800216e:	e7fe      	b.n	800216e <BusFault_Handler+0x4>

08002170 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002170:	b480      	push	{r7}
 8002172:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002174:	e7fe      	b.n	8002174 <UsageFault_Handler+0x4>

08002176 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002176:	b480      	push	{r7}
 8002178:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800217a:	bf00      	nop
 800217c:	46bd      	mov	sp, r7
 800217e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002182:	4770      	bx	lr

08002184 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002184:	b480      	push	{r7}
 8002186:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002188:	bf00      	nop
 800218a:	46bd      	mov	sp, r7
 800218c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002190:	4770      	bx	lr

08002192 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002192:	b480      	push	{r7}
 8002194:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002196:	bf00      	nop
 8002198:	46bd      	mov	sp, r7
 800219a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800219e:	4770      	bx	lr

080021a0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80021a0:	b580      	push	{r7, lr}
 80021a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80021a4:	f000 f956 	bl	8002454 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80021a8:	bf00      	nop
 80021aa:	bd80      	pop	{r7, pc}

080021ac <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80021ac:	b480      	push	{r7}
 80021ae:	af00      	add	r7, sp, #0
  return 1;
 80021b0:	2301      	movs	r3, #1
}
 80021b2:	4618      	mov	r0, r3
 80021b4:	46bd      	mov	sp, r7
 80021b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ba:	4770      	bx	lr

080021bc <_kill>:

int _kill(int pid, int sig)
{
 80021bc:	b580      	push	{r7, lr}
 80021be:	b082      	sub	sp, #8
 80021c0:	af00      	add	r7, sp, #0
 80021c2:	6078      	str	r0, [r7, #4]
 80021c4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80021c6:	f004 ff17 	bl	8006ff8 <__errno>
 80021ca:	4603      	mov	r3, r0
 80021cc:	2216      	movs	r2, #22
 80021ce:	601a      	str	r2, [r3, #0]
  return -1;
 80021d0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80021d4:	4618      	mov	r0, r3
 80021d6:	3708      	adds	r7, #8
 80021d8:	46bd      	mov	sp, r7
 80021da:	bd80      	pop	{r7, pc}

080021dc <_exit>:

void _exit (int status)
{
 80021dc:	b580      	push	{r7, lr}
 80021de:	b082      	sub	sp, #8
 80021e0:	af00      	add	r7, sp, #0
 80021e2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80021e4:	f04f 31ff 	mov.w	r1, #4294967295
 80021e8:	6878      	ldr	r0, [r7, #4]
 80021ea:	f7ff ffe7 	bl	80021bc <_kill>
  while (1) {}    /* Make sure we hang here */
 80021ee:	e7fe      	b.n	80021ee <_exit+0x12>

080021f0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80021f0:	b580      	push	{r7, lr}
 80021f2:	b086      	sub	sp, #24
 80021f4:	af00      	add	r7, sp, #0
 80021f6:	60f8      	str	r0, [r7, #12]
 80021f8:	60b9      	str	r1, [r7, #8]
 80021fa:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80021fc:	2300      	movs	r3, #0
 80021fe:	617b      	str	r3, [r7, #20]
 8002200:	e00a      	b.n	8002218 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002202:	f3af 8000 	nop.w
 8002206:	4601      	mov	r1, r0
 8002208:	68bb      	ldr	r3, [r7, #8]
 800220a:	1c5a      	adds	r2, r3, #1
 800220c:	60ba      	str	r2, [r7, #8]
 800220e:	b2ca      	uxtb	r2, r1
 8002210:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002212:	697b      	ldr	r3, [r7, #20]
 8002214:	3301      	adds	r3, #1
 8002216:	617b      	str	r3, [r7, #20]
 8002218:	697a      	ldr	r2, [r7, #20]
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	429a      	cmp	r2, r3
 800221e:	dbf0      	blt.n	8002202 <_read+0x12>
  }

  return len;
 8002220:	687b      	ldr	r3, [r7, #4]
}
 8002222:	4618      	mov	r0, r3
 8002224:	3718      	adds	r7, #24
 8002226:	46bd      	mov	sp, r7
 8002228:	bd80      	pop	{r7, pc}

0800222a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800222a:	b580      	push	{r7, lr}
 800222c:	b086      	sub	sp, #24
 800222e:	af00      	add	r7, sp, #0
 8002230:	60f8      	str	r0, [r7, #12]
 8002232:	60b9      	str	r1, [r7, #8]
 8002234:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002236:	2300      	movs	r3, #0
 8002238:	617b      	str	r3, [r7, #20]
 800223a:	e009      	b.n	8002250 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800223c:	68bb      	ldr	r3, [r7, #8]
 800223e:	1c5a      	adds	r2, r3, #1
 8002240:	60ba      	str	r2, [r7, #8]
 8002242:	781b      	ldrb	r3, [r3, #0]
 8002244:	4618      	mov	r0, r3
 8002246:	f7ff fb79 	bl	800193c <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800224a:	697b      	ldr	r3, [r7, #20]
 800224c:	3301      	adds	r3, #1
 800224e:	617b      	str	r3, [r7, #20]
 8002250:	697a      	ldr	r2, [r7, #20]
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	429a      	cmp	r2, r3
 8002256:	dbf1      	blt.n	800223c <_write+0x12>
  }
  return len;
 8002258:	687b      	ldr	r3, [r7, #4]
}
 800225a:	4618      	mov	r0, r3
 800225c:	3718      	adds	r7, #24
 800225e:	46bd      	mov	sp, r7
 8002260:	bd80      	pop	{r7, pc}

08002262 <_close>:

int _close(int file)
{
 8002262:	b480      	push	{r7}
 8002264:	b083      	sub	sp, #12
 8002266:	af00      	add	r7, sp, #0
 8002268:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800226a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800226e:	4618      	mov	r0, r3
 8002270:	370c      	adds	r7, #12
 8002272:	46bd      	mov	sp, r7
 8002274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002278:	4770      	bx	lr

0800227a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800227a:	b480      	push	{r7}
 800227c:	b083      	sub	sp, #12
 800227e:	af00      	add	r7, sp, #0
 8002280:	6078      	str	r0, [r7, #4]
 8002282:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002284:	683b      	ldr	r3, [r7, #0]
 8002286:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800228a:	605a      	str	r2, [r3, #4]
  return 0;
 800228c:	2300      	movs	r3, #0
}
 800228e:	4618      	mov	r0, r3
 8002290:	370c      	adds	r7, #12
 8002292:	46bd      	mov	sp, r7
 8002294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002298:	4770      	bx	lr

0800229a <_isatty>:

int _isatty(int file)
{
 800229a:	b480      	push	{r7}
 800229c:	b083      	sub	sp, #12
 800229e:	af00      	add	r7, sp, #0
 80022a0:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80022a2:	2301      	movs	r3, #1
}
 80022a4:	4618      	mov	r0, r3
 80022a6:	370c      	adds	r7, #12
 80022a8:	46bd      	mov	sp, r7
 80022aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ae:	4770      	bx	lr

080022b0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80022b0:	b480      	push	{r7}
 80022b2:	b085      	sub	sp, #20
 80022b4:	af00      	add	r7, sp, #0
 80022b6:	60f8      	str	r0, [r7, #12]
 80022b8:	60b9      	str	r1, [r7, #8]
 80022ba:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80022bc:	2300      	movs	r3, #0
}
 80022be:	4618      	mov	r0, r3
 80022c0:	3714      	adds	r7, #20
 80022c2:	46bd      	mov	sp, r7
 80022c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c8:	4770      	bx	lr
	...

080022cc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80022cc:	b580      	push	{r7, lr}
 80022ce:	b086      	sub	sp, #24
 80022d0:	af00      	add	r7, sp, #0
 80022d2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80022d4:	4a14      	ldr	r2, [pc, #80]	; (8002328 <_sbrk+0x5c>)
 80022d6:	4b15      	ldr	r3, [pc, #84]	; (800232c <_sbrk+0x60>)
 80022d8:	1ad3      	subs	r3, r2, r3
 80022da:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80022dc:	697b      	ldr	r3, [r7, #20]
 80022de:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80022e0:	4b13      	ldr	r3, [pc, #76]	; (8002330 <_sbrk+0x64>)
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d102      	bne.n	80022ee <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80022e8:	4b11      	ldr	r3, [pc, #68]	; (8002330 <_sbrk+0x64>)
 80022ea:	4a12      	ldr	r2, [pc, #72]	; (8002334 <_sbrk+0x68>)
 80022ec:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80022ee:	4b10      	ldr	r3, [pc, #64]	; (8002330 <_sbrk+0x64>)
 80022f0:	681a      	ldr	r2, [r3, #0]
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	4413      	add	r3, r2
 80022f6:	693a      	ldr	r2, [r7, #16]
 80022f8:	429a      	cmp	r2, r3
 80022fa:	d207      	bcs.n	800230c <_sbrk+0x40>
  {
    errno = ENOMEM;
 80022fc:	f004 fe7c 	bl	8006ff8 <__errno>
 8002300:	4603      	mov	r3, r0
 8002302:	220c      	movs	r2, #12
 8002304:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002306:	f04f 33ff 	mov.w	r3, #4294967295
 800230a:	e009      	b.n	8002320 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800230c:	4b08      	ldr	r3, [pc, #32]	; (8002330 <_sbrk+0x64>)
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002312:	4b07      	ldr	r3, [pc, #28]	; (8002330 <_sbrk+0x64>)
 8002314:	681a      	ldr	r2, [r3, #0]
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	4413      	add	r3, r2
 800231a:	4a05      	ldr	r2, [pc, #20]	; (8002330 <_sbrk+0x64>)
 800231c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800231e:	68fb      	ldr	r3, [r7, #12]
}
 8002320:	4618      	mov	r0, r3
 8002322:	3718      	adds	r7, #24
 8002324:	46bd      	mov	sp, r7
 8002326:	bd80      	pop	{r7, pc}
 8002328:	2001c000 	.word	0x2001c000
 800232c:	00000400 	.word	0x00000400
 8002330:	200007a0 	.word	0x200007a0
 8002334:	200008f8 	.word	0x200008f8

08002338 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8002338:	b480      	push	{r7}
 800233a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800233c:	4b06      	ldr	r3, [pc, #24]	; (8002358 <SystemInit+0x20>)
 800233e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002342:	4a05      	ldr	r2, [pc, #20]	; (8002358 <SystemInit+0x20>)
 8002344:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002348:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800234c:	bf00      	nop
 800234e:	46bd      	mov	sp, r7
 8002350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002354:	4770      	bx	lr
 8002356:	bf00      	nop
 8002358:	e000ed00 	.word	0xe000ed00

0800235c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800235c:	480d      	ldr	r0, [pc, #52]	; (8002394 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800235e:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002360:	480d      	ldr	r0, [pc, #52]	; (8002398 <LoopForever+0x6>)
  ldr r1, =_edata
 8002362:	490e      	ldr	r1, [pc, #56]	; (800239c <LoopForever+0xa>)
  ldr r2, =_sidata
 8002364:	4a0e      	ldr	r2, [pc, #56]	; (80023a0 <LoopForever+0xe>)
  movs r3, #0
 8002366:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8002368:	e002      	b.n	8002370 <LoopCopyDataInit>

0800236a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800236a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800236c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800236e:	3304      	adds	r3, #4

08002370 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002370:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002372:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002374:	d3f9      	bcc.n	800236a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002376:	4a0b      	ldr	r2, [pc, #44]	; (80023a4 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002378:	4c0b      	ldr	r4, [pc, #44]	; (80023a8 <LoopForever+0x16>)
  movs r3, #0
 800237a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800237c:	e001      	b.n	8002382 <LoopFillZerobss>

0800237e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800237e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002380:	3204      	adds	r2, #4

08002382 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002382:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002384:	d3fb      	bcc.n	800237e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002386:	f7ff ffd7 	bl	8002338 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800238a:	f004 fe3b 	bl	8007004 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800238e:	f7ff fae9 	bl	8001964 <main>

08002392 <LoopForever>:

LoopForever:
    b LoopForever
 8002392:	e7fe      	b.n	8002392 <LoopForever>
  ldr   r0, =_estack
 8002394:	2001c000 	.word	0x2001c000
  ldr r0, =_sdata
 8002398:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800239c:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 80023a0:	0800bae0 	.word	0x0800bae0
  ldr r2, =_sbss
 80023a4:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 80023a8:	200008f4 	.word	0x200008f4

080023ac <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80023ac:	e7fe      	b.n	80023ac <ADC1_2_IRQHandler>

080023ae <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80023ae:	b580      	push	{r7, lr}
 80023b0:	b082      	sub	sp, #8
 80023b2:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80023b4:	2300      	movs	r3, #0
 80023b6:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80023b8:	2003      	movs	r0, #3
 80023ba:	f000 f93d 	bl	8002638 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80023be:	200f      	movs	r0, #15
 80023c0:	f000 f80e 	bl	80023e0 <HAL_InitTick>
 80023c4:	4603      	mov	r3, r0
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d002      	beq.n	80023d0 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80023ca:	2301      	movs	r3, #1
 80023cc:	71fb      	strb	r3, [r7, #7]
 80023ce:	e001      	b.n	80023d4 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80023d0:	f7ff fd1e 	bl	8001e10 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80023d4:	79fb      	ldrb	r3, [r7, #7]

}
 80023d6:	4618      	mov	r0, r3
 80023d8:	3708      	adds	r7, #8
 80023da:	46bd      	mov	sp, r7
 80023dc:	bd80      	pop	{r7, pc}
	...

080023e0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80023e0:	b580      	push	{r7, lr}
 80023e2:	b084      	sub	sp, #16
 80023e4:	af00      	add	r7, sp, #0
 80023e6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80023e8:	2300      	movs	r3, #0
 80023ea:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80023ec:	4b16      	ldr	r3, [pc, #88]	; (8002448 <HAL_InitTick+0x68>)
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d022      	beq.n	800243a <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80023f4:	4b15      	ldr	r3, [pc, #84]	; (800244c <HAL_InitTick+0x6c>)
 80023f6:	681a      	ldr	r2, [r3, #0]
 80023f8:	4b13      	ldr	r3, [pc, #76]	; (8002448 <HAL_InitTick+0x68>)
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8002400:	fbb1 f3f3 	udiv	r3, r1, r3
 8002404:	fbb2 f3f3 	udiv	r3, r2, r3
 8002408:	4618      	mov	r0, r3
 800240a:	f000 f93a 	bl	8002682 <HAL_SYSTICK_Config>
 800240e:	4603      	mov	r3, r0
 8002410:	2b00      	cmp	r3, #0
 8002412:	d10f      	bne.n	8002434 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	2b0f      	cmp	r3, #15
 8002418:	d809      	bhi.n	800242e <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800241a:	2200      	movs	r2, #0
 800241c:	6879      	ldr	r1, [r7, #4]
 800241e:	f04f 30ff 	mov.w	r0, #4294967295
 8002422:	f000 f914 	bl	800264e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002426:	4a0a      	ldr	r2, [pc, #40]	; (8002450 <HAL_InitTick+0x70>)
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	6013      	str	r3, [r2, #0]
 800242c:	e007      	b.n	800243e <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 800242e:	2301      	movs	r3, #1
 8002430:	73fb      	strb	r3, [r7, #15]
 8002432:	e004      	b.n	800243e <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002434:	2301      	movs	r3, #1
 8002436:	73fb      	strb	r3, [r7, #15]
 8002438:	e001      	b.n	800243e <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 800243a:	2301      	movs	r3, #1
 800243c:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800243e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002440:	4618      	mov	r0, r3
 8002442:	3710      	adds	r7, #16
 8002444:	46bd      	mov	sp, r7
 8002446:	bd80      	pop	{r7, pc}
 8002448:	20000010 	.word	0x20000010
 800244c:	20000008 	.word	0x20000008
 8002450:	2000000c 	.word	0x2000000c

08002454 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002454:	b480      	push	{r7}
 8002456:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002458:	4b05      	ldr	r3, [pc, #20]	; (8002470 <HAL_IncTick+0x1c>)
 800245a:	681a      	ldr	r2, [r3, #0]
 800245c:	4b05      	ldr	r3, [pc, #20]	; (8002474 <HAL_IncTick+0x20>)
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	4413      	add	r3, r2
 8002462:	4a03      	ldr	r2, [pc, #12]	; (8002470 <HAL_IncTick+0x1c>)
 8002464:	6013      	str	r3, [r2, #0]
}
 8002466:	bf00      	nop
 8002468:	46bd      	mov	sp, r7
 800246a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800246e:	4770      	bx	lr
 8002470:	200007a4 	.word	0x200007a4
 8002474:	20000010 	.word	0x20000010

08002478 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002478:	b480      	push	{r7}
 800247a:	af00      	add	r7, sp, #0
  return uwTick;
 800247c:	4b03      	ldr	r3, [pc, #12]	; (800248c <HAL_GetTick+0x14>)
 800247e:	681b      	ldr	r3, [r3, #0]
}
 8002480:	4618      	mov	r0, r3
 8002482:	46bd      	mov	sp, r7
 8002484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002488:	4770      	bx	lr
 800248a:	bf00      	nop
 800248c:	200007a4 	.word	0x200007a4

08002490 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002490:	b580      	push	{r7, lr}
 8002492:	b084      	sub	sp, #16
 8002494:	af00      	add	r7, sp, #0
 8002496:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002498:	f7ff ffee 	bl	8002478 <HAL_GetTick>
 800249c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80024a8:	d004      	beq.n	80024b4 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 80024aa:	4b09      	ldr	r3, [pc, #36]	; (80024d0 <HAL_Delay+0x40>)
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	68fa      	ldr	r2, [r7, #12]
 80024b0:	4413      	add	r3, r2
 80024b2:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80024b4:	bf00      	nop
 80024b6:	f7ff ffdf 	bl	8002478 <HAL_GetTick>
 80024ba:	4602      	mov	r2, r0
 80024bc:	68bb      	ldr	r3, [r7, #8]
 80024be:	1ad3      	subs	r3, r2, r3
 80024c0:	68fa      	ldr	r2, [r7, #12]
 80024c2:	429a      	cmp	r2, r3
 80024c4:	d8f7      	bhi.n	80024b6 <HAL_Delay+0x26>
  {
  }
}
 80024c6:	bf00      	nop
 80024c8:	bf00      	nop
 80024ca:	3710      	adds	r7, #16
 80024cc:	46bd      	mov	sp, r7
 80024ce:	bd80      	pop	{r7, pc}
 80024d0:	20000010 	.word	0x20000010

080024d4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80024d4:	b480      	push	{r7}
 80024d6:	b085      	sub	sp, #20
 80024d8:	af00      	add	r7, sp, #0
 80024da:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	f003 0307 	and.w	r3, r3, #7
 80024e2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80024e4:	4b0c      	ldr	r3, [pc, #48]	; (8002518 <__NVIC_SetPriorityGrouping+0x44>)
 80024e6:	68db      	ldr	r3, [r3, #12]
 80024e8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80024ea:	68ba      	ldr	r2, [r7, #8]
 80024ec:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80024f0:	4013      	ands	r3, r2
 80024f2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80024f8:	68bb      	ldr	r3, [r7, #8]
 80024fa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80024fc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002500:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002504:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002506:	4a04      	ldr	r2, [pc, #16]	; (8002518 <__NVIC_SetPriorityGrouping+0x44>)
 8002508:	68bb      	ldr	r3, [r7, #8]
 800250a:	60d3      	str	r3, [r2, #12]
}
 800250c:	bf00      	nop
 800250e:	3714      	adds	r7, #20
 8002510:	46bd      	mov	sp, r7
 8002512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002516:	4770      	bx	lr
 8002518:	e000ed00 	.word	0xe000ed00

0800251c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800251c:	b480      	push	{r7}
 800251e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002520:	4b04      	ldr	r3, [pc, #16]	; (8002534 <__NVIC_GetPriorityGrouping+0x18>)
 8002522:	68db      	ldr	r3, [r3, #12]
 8002524:	0a1b      	lsrs	r3, r3, #8
 8002526:	f003 0307 	and.w	r3, r3, #7
}
 800252a:	4618      	mov	r0, r3
 800252c:	46bd      	mov	sp, r7
 800252e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002532:	4770      	bx	lr
 8002534:	e000ed00 	.word	0xe000ed00

08002538 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002538:	b480      	push	{r7}
 800253a:	b083      	sub	sp, #12
 800253c:	af00      	add	r7, sp, #0
 800253e:	4603      	mov	r3, r0
 8002540:	6039      	str	r1, [r7, #0]
 8002542:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002544:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002548:	2b00      	cmp	r3, #0
 800254a:	db0a      	blt.n	8002562 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800254c:	683b      	ldr	r3, [r7, #0]
 800254e:	b2da      	uxtb	r2, r3
 8002550:	490c      	ldr	r1, [pc, #48]	; (8002584 <__NVIC_SetPriority+0x4c>)
 8002552:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002556:	0112      	lsls	r2, r2, #4
 8002558:	b2d2      	uxtb	r2, r2
 800255a:	440b      	add	r3, r1
 800255c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002560:	e00a      	b.n	8002578 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002562:	683b      	ldr	r3, [r7, #0]
 8002564:	b2da      	uxtb	r2, r3
 8002566:	4908      	ldr	r1, [pc, #32]	; (8002588 <__NVIC_SetPriority+0x50>)
 8002568:	79fb      	ldrb	r3, [r7, #7]
 800256a:	f003 030f 	and.w	r3, r3, #15
 800256e:	3b04      	subs	r3, #4
 8002570:	0112      	lsls	r2, r2, #4
 8002572:	b2d2      	uxtb	r2, r2
 8002574:	440b      	add	r3, r1
 8002576:	761a      	strb	r2, [r3, #24]
}
 8002578:	bf00      	nop
 800257a:	370c      	adds	r7, #12
 800257c:	46bd      	mov	sp, r7
 800257e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002582:	4770      	bx	lr
 8002584:	e000e100 	.word	0xe000e100
 8002588:	e000ed00 	.word	0xe000ed00

0800258c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800258c:	b480      	push	{r7}
 800258e:	b089      	sub	sp, #36	; 0x24
 8002590:	af00      	add	r7, sp, #0
 8002592:	60f8      	str	r0, [r7, #12]
 8002594:	60b9      	str	r1, [r7, #8]
 8002596:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	f003 0307 	and.w	r3, r3, #7
 800259e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80025a0:	69fb      	ldr	r3, [r7, #28]
 80025a2:	f1c3 0307 	rsb	r3, r3, #7
 80025a6:	2b04      	cmp	r3, #4
 80025a8:	bf28      	it	cs
 80025aa:	2304      	movcs	r3, #4
 80025ac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80025ae:	69fb      	ldr	r3, [r7, #28]
 80025b0:	3304      	adds	r3, #4
 80025b2:	2b06      	cmp	r3, #6
 80025b4:	d902      	bls.n	80025bc <NVIC_EncodePriority+0x30>
 80025b6:	69fb      	ldr	r3, [r7, #28]
 80025b8:	3b03      	subs	r3, #3
 80025ba:	e000      	b.n	80025be <NVIC_EncodePriority+0x32>
 80025bc:	2300      	movs	r3, #0
 80025be:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80025c0:	f04f 32ff 	mov.w	r2, #4294967295
 80025c4:	69bb      	ldr	r3, [r7, #24]
 80025c6:	fa02 f303 	lsl.w	r3, r2, r3
 80025ca:	43da      	mvns	r2, r3
 80025cc:	68bb      	ldr	r3, [r7, #8]
 80025ce:	401a      	ands	r2, r3
 80025d0:	697b      	ldr	r3, [r7, #20]
 80025d2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80025d4:	f04f 31ff 	mov.w	r1, #4294967295
 80025d8:	697b      	ldr	r3, [r7, #20]
 80025da:	fa01 f303 	lsl.w	r3, r1, r3
 80025de:	43d9      	mvns	r1, r3
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80025e4:	4313      	orrs	r3, r2
         );
}
 80025e6:	4618      	mov	r0, r3
 80025e8:	3724      	adds	r7, #36	; 0x24
 80025ea:	46bd      	mov	sp, r7
 80025ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f0:	4770      	bx	lr
	...

080025f4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80025f4:	b580      	push	{r7, lr}
 80025f6:	b082      	sub	sp, #8
 80025f8:	af00      	add	r7, sp, #0
 80025fa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	3b01      	subs	r3, #1
 8002600:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002604:	d301      	bcc.n	800260a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002606:	2301      	movs	r3, #1
 8002608:	e00f      	b.n	800262a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800260a:	4a0a      	ldr	r2, [pc, #40]	; (8002634 <SysTick_Config+0x40>)
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	3b01      	subs	r3, #1
 8002610:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002612:	210f      	movs	r1, #15
 8002614:	f04f 30ff 	mov.w	r0, #4294967295
 8002618:	f7ff ff8e 	bl	8002538 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800261c:	4b05      	ldr	r3, [pc, #20]	; (8002634 <SysTick_Config+0x40>)
 800261e:	2200      	movs	r2, #0
 8002620:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002622:	4b04      	ldr	r3, [pc, #16]	; (8002634 <SysTick_Config+0x40>)
 8002624:	2207      	movs	r2, #7
 8002626:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002628:	2300      	movs	r3, #0
}
 800262a:	4618      	mov	r0, r3
 800262c:	3708      	adds	r7, #8
 800262e:	46bd      	mov	sp, r7
 8002630:	bd80      	pop	{r7, pc}
 8002632:	bf00      	nop
 8002634:	e000e010 	.word	0xe000e010

08002638 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002638:	b580      	push	{r7, lr}
 800263a:	b082      	sub	sp, #8
 800263c:	af00      	add	r7, sp, #0
 800263e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002640:	6878      	ldr	r0, [r7, #4]
 8002642:	f7ff ff47 	bl	80024d4 <__NVIC_SetPriorityGrouping>
}
 8002646:	bf00      	nop
 8002648:	3708      	adds	r7, #8
 800264a:	46bd      	mov	sp, r7
 800264c:	bd80      	pop	{r7, pc}

0800264e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800264e:	b580      	push	{r7, lr}
 8002650:	b086      	sub	sp, #24
 8002652:	af00      	add	r7, sp, #0
 8002654:	4603      	mov	r3, r0
 8002656:	60b9      	str	r1, [r7, #8]
 8002658:	607a      	str	r2, [r7, #4]
 800265a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800265c:	f7ff ff5e 	bl	800251c <__NVIC_GetPriorityGrouping>
 8002660:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002662:	687a      	ldr	r2, [r7, #4]
 8002664:	68b9      	ldr	r1, [r7, #8]
 8002666:	6978      	ldr	r0, [r7, #20]
 8002668:	f7ff ff90 	bl	800258c <NVIC_EncodePriority>
 800266c:	4602      	mov	r2, r0
 800266e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002672:	4611      	mov	r1, r2
 8002674:	4618      	mov	r0, r3
 8002676:	f7ff ff5f 	bl	8002538 <__NVIC_SetPriority>
}
 800267a:	bf00      	nop
 800267c:	3718      	adds	r7, #24
 800267e:	46bd      	mov	sp, r7
 8002680:	bd80      	pop	{r7, pc}

08002682 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002682:	b580      	push	{r7, lr}
 8002684:	b082      	sub	sp, #8
 8002686:	af00      	add	r7, sp, #0
 8002688:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800268a:	6878      	ldr	r0, [r7, #4]
 800268c:	f7ff ffb2 	bl	80025f4 <SysTick_Config>
 8002690:	4603      	mov	r3, r0
}
 8002692:	4618      	mov	r0, r3
 8002694:	3708      	adds	r7, #8
 8002696:	46bd      	mov	sp, r7
 8002698:	bd80      	pop	{r7, pc}
	...

0800269c <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 800269c:	b580      	push	{r7, lr}
 800269e:	b084      	sub	sp, #16
 80026a0:	af00      	add	r7, sp, #0
 80026a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d101      	bne.n	80026ae <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 80026aa:	2301      	movs	r3, #1
 80026ac:	e147      	b.n	800293e <HAL_FDCAN_Init+0x2a2>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80026b4:	b2db      	uxtb	r3, r3
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d106      	bne.n	80026c8 <HAL_FDCAN_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	2200      	movs	r2, #0
 80026be:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 80026c2:	6878      	ldr	r0, [r7, #4]
 80026c4:	f7ff fbc8 	bl	8001e58 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	699a      	ldr	r2, [r3, #24]
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	f022 0210 	bic.w	r2, r2, #16
 80026d6:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 80026d8:	f7ff fece 	bl	8002478 <HAL_GetTick>
 80026dc:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 80026de:	e012      	b.n	8002706 <HAL_FDCAN_Init+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 80026e0:	f7ff feca 	bl	8002478 <HAL_GetTick>
 80026e4:	4602      	mov	r2, r0
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	1ad3      	subs	r3, r2, r3
 80026ea:	2b0a      	cmp	r3, #10
 80026ec:	d90b      	bls.n	8002706 <HAL_FDCAN_Init+0x6a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80026f2:	f043 0201 	orr.w	r2, r3, #1
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	661a      	str	r2, [r3, #96]	; 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	2203      	movs	r2, #3
 80026fe:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 8002702:	2301      	movs	r3, #1
 8002704:	e11b      	b.n	800293e <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	699b      	ldr	r3, [r3, #24]
 800270c:	f003 0308 	and.w	r3, r3, #8
 8002710:	2b08      	cmp	r3, #8
 8002712:	d0e5      	beq.n	80026e0 <HAL_FDCAN_Init+0x44>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	699a      	ldr	r2, [r3, #24]
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	f042 0201 	orr.w	r2, r2, #1
 8002722:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002724:	f7ff fea8 	bl	8002478 <HAL_GetTick>
 8002728:	60f8      	str	r0, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800272a:	e012      	b.n	8002752 <HAL_FDCAN_Init+0xb6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 800272c:	f7ff fea4 	bl	8002478 <HAL_GetTick>
 8002730:	4602      	mov	r2, r0
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	1ad3      	subs	r3, r2, r3
 8002736:	2b0a      	cmp	r3, #10
 8002738:	d90b      	bls.n	8002752 <HAL_FDCAN_Init+0xb6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800273e:	f043 0201 	orr.w	r2, r3, #1
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	661a      	str	r2, [r3, #96]	; 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	2203      	movs	r2, #3
 800274a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 800274e:	2301      	movs	r3, #1
 8002750:	e0f5      	b.n	800293e <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	699b      	ldr	r3, [r3, #24]
 8002758:	f003 0301 	and.w	r3, r3, #1
 800275c:	2b00      	cmp	r3, #0
 800275e:	d0e5      	beq.n	800272c <HAL_FDCAN_Init+0x90>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	699a      	ldr	r2, [r3, #24]
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	f042 0202 	orr.w	r2, r2, #2
 800276e:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	4a74      	ldr	r2, [pc, #464]	; (8002948 <HAL_FDCAN_Init+0x2ac>)
 8002776:	4293      	cmp	r3, r2
 8002778:	d103      	bne.n	8002782 <HAL_FDCAN_Init+0xe6>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 800277a:	4a74      	ldr	r2, [pc, #464]	; (800294c <HAL_FDCAN_Init+0x2b0>)
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	685b      	ldr	r3, [r3, #4]
 8002780:	6013      	str	r3, [r2, #0]
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	7c1b      	ldrb	r3, [r3, #16]
 8002786:	2b01      	cmp	r3, #1
 8002788:	d108      	bne.n	800279c <HAL_FDCAN_Init+0x100>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	699a      	ldr	r2, [r3, #24]
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002798:	619a      	str	r2, [r3, #24]
 800279a:	e007      	b.n	80027ac <HAL_FDCAN_Init+0x110>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	699a      	ldr	r2, [r3, #24]
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80027aa:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	7c5b      	ldrb	r3, [r3, #17]
 80027b0:	2b01      	cmp	r3, #1
 80027b2:	d108      	bne.n	80027c6 <HAL_FDCAN_Init+0x12a>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	699a      	ldr	r2, [r3, #24]
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80027c2:	619a      	str	r2, [r3, #24]
 80027c4:	e007      	b.n	80027d6 <HAL_FDCAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	699a      	ldr	r2, [r3, #24]
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80027d4:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	7c9b      	ldrb	r3, [r3, #18]
 80027da:	2b01      	cmp	r3, #1
 80027dc:	d108      	bne.n	80027f0 <HAL_FDCAN_Init+0x154>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	699a      	ldr	r2, [r3, #24]
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80027ec:	619a      	str	r2, [r3, #24]
 80027ee:	e007      	b.n	8002800 <HAL_FDCAN_Init+0x164>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	699a      	ldr	r2, [r3, #24]
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80027fe:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	699b      	ldr	r3, [r3, #24]
 8002806:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	689a      	ldr	r2, [r3, #8]
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	430a      	orrs	r2, r1
 8002814:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	699a      	ldr	r2, [r3, #24]
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	f022 02a4 	bic.w	r2, r2, #164	; 0xa4
 8002824:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	691a      	ldr	r2, [r3, #16]
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	f022 0210 	bic.w	r2, r2, #16
 8002834:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	68db      	ldr	r3, [r3, #12]
 800283a:	2b01      	cmp	r3, #1
 800283c:	d108      	bne.n	8002850 <HAL_FDCAN_Init+0x1b4>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	699a      	ldr	r2, [r3, #24]
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	f042 0204 	orr.w	r2, r2, #4
 800284c:	619a      	str	r2, [r3, #24]
 800284e:	e02c      	b.n	80028aa <HAL_FDCAN_Init+0x20e>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	68db      	ldr	r3, [r3, #12]
 8002854:	2b00      	cmp	r3, #0
 8002856:	d028      	beq.n	80028aa <HAL_FDCAN_Init+0x20e>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	68db      	ldr	r3, [r3, #12]
 800285c:	2b02      	cmp	r3, #2
 800285e:	d01c      	beq.n	800289a <HAL_FDCAN_Init+0x1fe>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	699a      	ldr	r2, [r3, #24]
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800286e:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	691a      	ldr	r2, [r3, #16]
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	f042 0210 	orr.w	r2, r2, #16
 800287e:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	68db      	ldr	r3, [r3, #12]
 8002884:	2b03      	cmp	r3, #3
 8002886:	d110      	bne.n	80028aa <HAL_FDCAN_Init+0x20e>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	699a      	ldr	r2, [r3, #24]
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	f042 0220 	orr.w	r2, r2, #32
 8002896:	619a      	str	r2, [r3, #24]
 8002898:	e007      	b.n	80028aa <HAL_FDCAN_Init+0x20e>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	699a      	ldr	r2, [r3, #24]
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	f042 0220 	orr.w	r2, r2, #32
 80028a8:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	699b      	ldr	r3, [r3, #24]
 80028ae:	3b01      	subs	r3, #1
 80028b0:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	69db      	ldr	r3, [r3, #28]
 80028b6:	3b01      	subs	r3, #1
 80028b8:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80028ba:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	6a1b      	ldr	r3, [r3, #32]
 80028c0:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 80028c2:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	695b      	ldr	r3, [r3, #20]
 80028ca:	3b01      	subs	r3, #1
 80028cc:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 80028d2:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80028d4:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	689b      	ldr	r3, [r3, #8]
 80028da:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80028de:	d115      	bne.n	800290c <HAL_FDCAN_Init+0x270>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028e4:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028ea:	3b01      	subs	r3, #1
 80028ec:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80028ee:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028f4:	3b01      	subs	r3, #1
 80028f6:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 80028f8:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002900:	3b01      	subs	r3, #1
 8002902:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8002908:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800290a:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	f8d3 10c0 	ldr.w	r1, [r3, #192]	; 0xc0
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	430a      	orrs	r2, r1
 800291e:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8002922:	6878      	ldr	r0, [r7, #4]
 8002924:	f000 f814 	bl	8002950 <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	2200      	movs	r2, #0
 800292c:	659a      	str	r2, [r3, #88]	; 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	2200      	movs	r2, #0
 8002932:	661a      	str	r2, [r3, #96]	; 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	2201      	movs	r2, #1
 8002938:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Return function status */
  return HAL_OK;
 800293c:	2300      	movs	r3, #0
}
 800293e:	4618      	mov	r0, r3
 8002940:	3710      	adds	r7, #16
 8002942:	46bd      	mov	sp, r7
 8002944:	bd80      	pop	{r7, pc}
 8002946:	bf00      	nop
 8002948:	40006400 	.word	0x40006400
 800294c:	40006500 	.word	0x40006500

08002950 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8002950:	b480      	push	{r7}
 8002952:	b085      	sub	sp, #20
 8002954:	af00      	add	r7, sp, #0
 8002956:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 8002958:	4b2c      	ldr	r3, [pc, #176]	; (8002a0c <FDCAN_CalcultateRamBlockAddresses+0xbc>)
 800295a:	60bb      	str	r3, [r7, #8]
#if defined(FDCAN2)

  if (hfdcan->Instance == FDCAN2)
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	4a2b      	ldr	r2, [pc, #172]	; (8002a10 <FDCAN_CalcultateRamBlockAddresses+0xc0>)
 8002962:	4293      	cmp	r3, r2
 8002964:	d103      	bne.n	800296e <FDCAN_CalcultateRamBlockAddresses+0x1e>
  {
    SramCanInstanceBase += SRAMCAN_SIZE;
 8002966:	68bb      	ldr	r3, [r7, #8]
 8002968:	f503 7354 	add.w	r3, r3, #848	; 0x350
 800296c:	60bb      	str	r3, [r7, #8]
    SramCanInstanceBase += SRAMCAN_SIZE * 2U;
  }
#endif /* FDCAN3 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	68ba      	ldr	r2, [r7, #8]
 8002972:	641a      	str	r2, [r3, #64]	; 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800297c:	f423 11f8 	bic.w	r1, r3, #2031616	; 0x1f0000
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002984:	041a      	lsls	r2, r3, #16
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	430a      	orrs	r2, r1
 800298c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 8002990:	68bb      	ldr	r3, [r7, #8]
 8002992:	f103 0270 	add.w	r2, r3, #112	; 0x70
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	645a      	str	r2, [r3, #68]	; 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80029a2:	f023 6170 	bic.w	r1, r3, #251658240	; 0xf000000
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80029aa:	061a      	lsls	r2, r3, #24
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	430a      	orrs	r2, r1
 80029b2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 80029b6:	68bb      	ldr	r3, [r7, #8]
 80029b8:	f103 02b0 	add.w	r2, r3, #176	; 0xb0
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	649a      	str	r2, [r3, #72]	; 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 80029c0:	68bb      	ldr	r3, [r7, #8]
 80029c2:	f503 72c4 	add.w	r2, r3, #392	; 0x188
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 80029ca:	68bb      	ldr	r3, [r7, #8]
 80029cc:	f503 7218 	add.w	r2, r3, #608	; 0x260
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	651a      	str	r2, [r3, #80]	; 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 80029d4:	68bb      	ldr	r3, [r7, #8]
 80029d6:	f503 721e 	add.w	r2, r3, #632	; 0x278
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	655a      	str	r2, [r3, #84]	; 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 80029de:	68bb      	ldr	r3, [r7, #8]
 80029e0:	60fb      	str	r3, [r7, #12]
 80029e2:	e005      	b.n	80029f0 <FDCAN_CalcultateRamBlockAddresses+0xa0>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	2200      	movs	r2, #0
 80029e8:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	3304      	adds	r3, #4
 80029ee:	60fb      	str	r3, [r7, #12]
 80029f0:	68bb      	ldr	r3, [r7, #8]
 80029f2:	f503 7354 	add.w	r3, r3, #848	; 0x350
 80029f6:	68fa      	ldr	r2, [r7, #12]
 80029f8:	429a      	cmp	r2, r3
 80029fa:	d3f3      	bcc.n	80029e4 <FDCAN_CalcultateRamBlockAddresses+0x94>
  }
}
 80029fc:	bf00      	nop
 80029fe:	bf00      	nop
 8002a00:	3714      	adds	r7, #20
 8002a02:	46bd      	mov	sp, r7
 8002a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a08:	4770      	bx	lr
 8002a0a:	bf00      	nop
 8002a0c:	4000a400 	.word	0x4000a400
 8002a10:	40006800 	.word	0x40006800

08002a14 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002a14:	b480      	push	{r7}
 8002a16:	b087      	sub	sp, #28
 8002a18:	af00      	add	r7, sp, #0
 8002a1a:	6078      	str	r0, [r7, #4]
 8002a1c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8002a1e:	2300      	movs	r3, #0
 8002a20:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8002a22:	e15a      	b.n	8002cda <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8002a24:	683b      	ldr	r3, [r7, #0]
 8002a26:	681a      	ldr	r2, [r3, #0]
 8002a28:	2101      	movs	r1, #1
 8002a2a:	697b      	ldr	r3, [r7, #20]
 8002a2c:	fa01 f303 	lsl.w	r3, r1, r3
 8002a30:	4013      	ands	r3, r2
 8002a32:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	f000 814c 	beq.w	8002cd4 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002a3c:	683b      	ldr	r3, [r7, #0]
 8002a3e:	685b      	ldr	r3, [r3, #4]
 8002a40:	f003 0303 	and.w	r3, r3, #3
 8002a44:	2b01      	cmp	r3, #1
 8002a46:	d005      	beq.n	8002a54 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002a48:	683b      	ldr	r3, [r7, #0]
 8002a4a:	685b      	ldr	r3, [r3, #4]
 8002a4c:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002a50:	2b02      	cmp	r3, #2
 8002a52:	d130      	bne.n	8002ab6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	689b      	ldr	r3, [r3, #8]
 8002a58:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8002a5a:	697b      	ldr	r3, [r7, #20]
 8002a5c:	005b      	lsls	r3, r3, #1
 8002a5e:	2203      	movs	r2, #3
 8002a60:	fa02 f303 	lsl.w	r3, r2, r3
 8002a64:	43db      	mvns	r3, r3
 8002a66:	693a      	ldr	r2, [r7, #16]
 8002a68:	4013      	ands	r3, r2
 8002a6a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002a6c:	683b      	ldr	r3, [r7, #0]
 8002a6e:	68da      	ldr	r2, [r3, #12]
 8002a70:	697b      	ldr	r3, [r7, #20]
 8002a72:	005b      	lsls	r3, r3, #1
 8002a74:	fa02 f303 	lsl.w	r3, r2, r3
 8002a78:	693a      	ldr	r2, [r7, #16]
 8002a7a:	4313      	orrs	r3, r2
 8002a7c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	693a      	ldr	r2, [r7, #16]
 8002a82:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	685b      	ldr	r3, [r3, #4]
 8002a88:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002a8a:	2201      	movs	r2, #1
 8002a8c:	697b      	ldr	r3, [r7, #20]
 8002a8e:	fa02 f303 	lsl.w	r3, r2, r3
 8002a92:	43db      	mvns	r3, r3
 8002a94:	693a      	ldr	r2, [r7, #16]
 8002a96:	4013      	ands	r3, r2
 8002a98:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002a9a:	683b      	ldr	r3, [r7, #0]
 8002a9c:	685b      	ldr	r3, [r3, #4]
 8002a9e:	091b      	lsrs	r3, r3, #4
 8002aa0:	f003 0201 	and.w	r2, r3, #1
 8002aa4:	697b      	ldr	r3, [r7, #20]
 8002aa6:	fa02 f303 	lsl.w	r3, r2, r3
 8002aaa:	693a      	ldr	r2, [r7, #16]
 8002aac:	4313      	orrs	r3, r2
 8002aae:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	693a      	ldr	r2, [r7, #16]
 8002ab4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002ab6:	683b      	ldr	r3, [r7, #0]
 8002ab8:	685b      	ldr	r3, [r3, #4]
 8002aba:	f003 0303 	and.w	r3, r3, #3
 8002abe:	2b03      	cmp	r3, #3
 8002ac0:	d017      	beq.n	8002af2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	68db      	ldr	r3, [r3, #12]
 8002ac6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002ac8:	697b      	ldr	r3, [r7, #20]
 8002aca:	005b      	lsls	r3, r3, #1
 8002acc:	2203      	movs	r2, #3
 8002ace:	fa02 f303 	lsl.w	r3, r2, r3
 8002ad2:	43db      	mvns	r3, r3
 8002ad4:	693a      	ldr	r2, [r7, #16]
 8002ad6:	4013      	ands	r3, r2
 8002ad8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002ada:	683b      	ldr	r3, [r7, #0]
 8002adc:	689a      	ldr	r2, [r3, #8]
 8002ade:	697b      	ldr	r3, [r7, #20]
 8002ae0:	005b      	lsls	r3, r3, #1
 8002ae2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ae6:	693a      	ldr	r2, [r7, #16]
 8002ae8:	4313      	orrs	r3, r2
 8002aea:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	693a      	ldr	r2, [r7, #16]
 8002af0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002af2:	683b      	ldr	r3, [r7, #0]
 8002af4:	685b      	ldr	r3, [r3, #4]
 8002af6:	f003 0303 	and.w	r3, r3, #3
 8002afa:	2b02      	cmp	r3, #2
 8002afc:	d123      	bne.n	8002b46 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002afe:	697b      	ldr	r3, [r7, #20]
 8002b00:	08da      	lsrs	r2, r3, #3
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	3208      	adds	r2, #8
 8002b06:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002b0a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002b0c:	697b      	ldr	r3, [r7, #20]
 8002b0e:	f003 0307 	and.w	r3, r3, #7
 8002b12:	009b      	lsls	r3, r3, #2
 8002b14:	220f      	movs	r2, #15
 8002b16:	fa02 f303 	lsl.w	r3, r2, r3
 8002b1a:	43db      	mvns	r3, r3
 8002b1c:	693a      	ldr	r2, [r7, #16]
 8002b1e:	4013      	ands	r3, r2
 8002b20:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8002b22:	683b      	ldr	r3, [r7, #0]
 8002b24:	691a      	ldr	r2, [r3, #16]
 8002b26:	697b      	ldr	r3, [r7, #20]
 8002b28:	f003 0307 	and.w	r3, r3, #7
 8002b2c:	009b      	lsls	r3, r3, #2
 8002b2e:	fa02 f303 	lsl.w	r3, r2, r3
 8002b32:	693a      	ldr	r2, [r7, #16]
 8002b34:	4313      	orrs	r3, r2
 8002b36:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8002b38:	697b      	ldr	r3, [r7, #20]
 8002b3a:	08da      	lsrs	r2, r3, #3
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	3208      	adds	r2, #8
 8002b40:	6939      	ldr	r1, [r7, #16]
 8002b42:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002b4c:	697b      	ldr	r3, [r7, #20]
 8002b4e:	005b      	lsls	r3, r3, #1
 8002b50:	2203      	movs	r2, #3
 8002b52:	fa02 f303 	lsl.w	r3, r2, r3
 8002b56:	43db      	mvns	r3, r3
 8002b58:	693a      	ldr	r2, [r7, #16]
 8002b5a:	4013      	ands	r3, r2
 8002b5c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002b5e:	683b      	ldr	r3, [r7, #0]
 8002b60:	685b      	ldr	r3, [r3, #4]
 8002b62:	f003 0203 	and.w	r2, r3, #3
 8002b66:	697b      	ldr	r3, [r7, #20]
 8002b68:	005b      	lsls	r3, r3, #1
 8002b6a:	fa02 f303 	lsl.w	r3, r2, r3
 8002b6e:	693a      	ldr	r2, [r7, #16]
 8002b70:	4313      	orrs	r3, r2
 8002b72:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	693a      	ldr	r2, [r7, #16]
 8002b78:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002b7a:	683b      	ldr	r3, [r7, #0]
 8002b7c:	685b      	ldr	r3, [r3, #4]
 8002b7e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	f000 80a6 	beq.w	8002cd4 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002b88:	4b5b      	ldr	r3, [pc, #364]	; (8002cf8 <HAL_GPIO_Init+0x2e4>)
 8002b8a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002b8c:	4a5a      	ldr	r2, [pc, #360]	; (8002cf8 <HAL_GPIO_Init+0x2e4>)
 8002b8e:	f043 0301 	orr.w	r3, r3, #1
 8002b92:	6613      	str	r3, [r2, #96]	; 0x60
 8002b94:	4b58      	ldr	r3, [pc, #352]	; (8002cf8 <HAL_GPIO_Init+0x2e4>)
 8002b96:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002b98:	f003 0301 	and.w	r3, r3, #1
 8002b9c:	60bb      	str	r3, [r7, #8]
 8002b9e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002ba0:	4a56      	ldr	r2, [pc, #344]	; (8002cfc <HAL_GPIO_Init+0x2e8>)
 8002ba2:	697b      	ldr	r3, [r7, #20]
 8002ba4:	089b      	lsrs	r3, r3, #2
 8002ba6:	3302      	adds	r3, #2
 8002ba8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002bac:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8002bae:	697b      	ldr	r3, [r7, #20]
 8002bb0:	f003 0303 	and.w	r3, r3, #3
 8002bb4:	009b      	lsls	r3, r3, #2
 8002bb6:	220f      	movs	r2, #15
 8002bb8:	fa02 f303 	lsl.w	r3, r2, r3
 8002bbc:	43db      	mvns	r3, r3
 8002bbe:	693a      	ldr	r2, [r7, #16]
 8002bc0:	4013      	ands	r3, r2
 8002bc2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002bca:	d01f      	beq.n	8002c0c <HAL_GPIO_Init+0x1f8>
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	4a4c      	ldr	r2, [pc, #304]	; (8002d00 <HAL_GPIO_Init+0x2ec>)
 8002bd0:	4293      	cmp	r3, r2
 8002bd2:	d019      	beq.n	8002c08 <HAL_GPIO_Init+0x1f4>
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	4a4b      	ldr	r2, [pc, #300]	; (8002d04 <HAL_GPIO_Init+0x2f0>)
 8002bd8:	4293      	cmp	r3, r2
 8002bda:	d013      	beq.n	8002c04 <HAL_GPIO_Init+0x1f0>
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	4a4a      	ldr	r2, [pc, #296]	; (8002d08 <HAL_GPIO_Init+0x2f4>)
 8002be0:	4293      	cmp	r3, r2
 8002be2:	d00d      	beq.n	8002c00 <HAL_GPIO_Init+0x1ec>
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	4a49      	ldr	r2, [pc, #292]	; (8002d0c <HAL_GPIO_Init+0x2f8>)
 8002be8:	4293      	cmp	r3, r2
 8002bea:	d007      	beq.n	8002bfc <HAL_GPIO_Init+0x1e8>
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	4a48      	ldr	r2, [pc, #288]	; (8002d10 <HAL_GPIO_Init+0x2fc>)
 8002bf0:	4293      	cmp	r3, r2
 8002bf2:	d101      	bne.n	8002bf8 <HAL_GPIO_Init+0x1e4>
 8002bf4:	2305      	movs	r3, #5
 8002bf6:	e00a      	b.n	8002c0e <HAL_GPIO_Init+0x1fa>
 8002bf8:	2306      	movs	r3, #6
 8002bfa:	e008      	b.n	8002c0e <HAL_GPIO_Init+0x1fa>
 8002bfc:	2304      	movs	r3, #4
 8002bfe:	e006      	b.n	8002c0e <HAL_GPIO_Init+0x1fa>
 8002c00:	2303      	movs	r3, #3
 8002c02:	e004      	b.n	8002c0e <HAL_GPIO_Init+0x1fa>
 8002c04:	2302      	movs	r3, #2
 8002c06:	e002      	b.n	8002c0e <HAL_GPIO_Init+0x1fa>
 8002c08:	2301      	movs	r3, #1
 8002c0a:	e000      	b.n	8002c0e <HAL_GPIO_Init+0x1fa>
 8002c0c:	2300      	movs	r3, #0
 8002c0e:	697a      	ldr	r2, [r7, #20]
 8002c10:	f002 0203 	and.w	r2, r2, #3
 8002c14:	0092      	lsls	r2, r2, #2
 8002c16:	4093      	lsls	r3, r2
 8002c18:	693a      	ldr	r2, [r7, #16]
 8002c1a:	4313      	orrs	r3, r2
 8002c1c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002c1e:	4937      	ldr	r1, [pc, #220]	; (8002cfc <HAL_GPIO_Init+0x2e8>)
 8002c20:	697b      	ldr	r3, [r7, #20]
 8002c22:	089b      	lsrs	r3, r3, #2
 8002c24:	3302      	adds	r3, #2
 8002c26:	693a      	ldr	r2, [r7, #16]
 8002c28:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002c2c:	4b39      	ldr	r3, [pc, #228]	; (8002d14 <HAL_GPIO_Init+0x300>)
 8002c2e:	689b      	ldr	r3, [r3, #8]
 8002c30:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	43db      	mvns	r3, r3
 8002c36:	693a      	ldr	r2, [r7, #16]
 8002c38:	4013      	ands	r3, r2
 8002c3a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002c3c:	683b      	ldr	r3, [r7, #0]
 8002c3e:	685b      	ldr	r3, [r3, #4]
 8002c40:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d003      	beq.n	8002c50 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8002c48:	693a      	ldr	r2, [r7, #16]
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	4313      	orrs	r3, r2
 8002c4e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002c50:	4a30      	ldr	r2, [pc, #192]	; (8002d14 <HAL_GPIO_Init+0x300>)
 8002c52:	693b      	ldr	r3, [r7, #16]
 8002c54:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002c56:	4b2f      	ldr	r3, [pc, #188]	; (8002d14 <HAL_GPIO_Init+0x300>)
 8002c58:	68db      	ldr	r3, [r3, #12]
 8002c5a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	43db      	mvns	r3, r3
 8002c60:	693a      	ldr	r2, [r7, #16]
 8002c62:	4013      	ands	r3, r2
 8002c64:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002c66:	683b      	ldr	r3, [r7, #0]
 8002c68:	685b      	ldr	r3, [r3, #4]
 8002c6a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d003      	beq.n	8002c7a <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8002c72:	693a      	ldr	r2, [r7, #16]
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	4313      	orrs	r3, r2
 8002c78:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002c7a:	4a26      	ldr	r2, [pc, #152]	; (8002d14 <HAL_GPIO_Init+0x300>)
 8002c7c:	693b      	ldr	r3, [r7, #16]
 8002c7e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8002c80:	4b24      	ldr	r3, [pc, #144]	; (8002d14 <HAL_GPIO_Init+0x300>)
 8002c82:	685b      	ldr	r3, [r3, #4]
 8002c84:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	43db      	mvns	r3, r3
 8002c8a:	693a      	ldr	r2, [r7, #16]
 8002c8c:	4013      	ands	r3, r2
 8002c8e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002c90:	683b      	ldr	r3, [r7, #0]
 8002c92:	685b      	ldr	r3, [r3, #4]
 8002c94:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d003      	beq.n	8002ca4 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8002c9c:	693a      	ldr	r2, [r7, #16]
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	4313      	orrs	r3, r2
 8002ca2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002ca4:	4a1b      	ldr	r2, [pc, #108]	; (8002d14 <HAL_GPIO_Init+0x300>)
 8002ca6:	693b      	ldr	r3, [r7, #16]
 8002ca8:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8002caa:	4b1a      	ldr	r3, [pc, #104]	; (8002d14 <HAL_GPIO_Init+0x300>)
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	43db      	mvns	r3, r3
 8002cb4:	693a      	ldr	r2, [r7, #16]
 8002cb6:	4013      	ands	r3, r2
 8002cb8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002cba:	683b      	ldr	r3, [r7, #0]
 8002cbc:	685b      	ldr	r3, [r3, #4]
 8002cbe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d003      	beq.n	8002cce <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8002cc6:	693a      	ldr	r2, [r7, #16]
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	4313      	orrs	r3, r2
 8002ccc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002cce:	4a11      	ldr	r2, [pc, #68]	; (8002d14 <HAL_GPIO_Init+0x300>)
 8002cd0:	693b      	ldr	r3, [r7, #16]
 8002cd2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002cd4:	697b      	ldr	r3, [r7, #20]
 8002cd6:	3301      	adds	r3, #1
 8002cd8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8002cda:	683b      	ldr	r3, [r7, #0]
 8002cdc:	681a      	ldr	r2, [r3, #0]
 8002cde:	697b      	ldr	r3, [r7, #20]
 8002ce0:	fa22 f303 	lsr.w	r3, r2, r3
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	f47f ae9d 	bne.w	8002a24 <HAL_GPIO_Init+0x10>
  }
}
 8002cea:	bf00      	nop
 8002cec:	bf00      	nop
 8002cee:	371c      	adds	r7, #28
 8002cf0:	46bd      	mov	sp, r7
 8002cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf6:	4770      	bx	lr
 8002cf8:	40021000 	.word	0x40021000
 8002cfc:	40010000 	.word	0x40010000
 8002d00:	48000400 	.word	0x48000400
 8002d04:	48000800 	.word	0x48000800
 8002d08:	48000c00 	.word	0x48000c00
 8002d0c:	48001000 	.word	0x48001000
 8002d10:	48001400 	.word	0x48001400
 8002d14:	40010400 	.word	0x40010400

08002d18 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002d18:	b480      	push	{r7}
 8002d1a:	b085      	sub	sp, #20
 8002d1c:	af00      	add	r7, sp, #0
 8002d1e:	6078      	str	r0, [r7, #4]
 8002d20:	460b      	mov	r3, r1
 8002d22:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	691a      	ldr	r2, [r3, #16]
 8002d28:	887b      	ldrh	r3, [r7, #2]
 8002d2a:	4013      	ands	r3, r2
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d002      	beq.n	8002d36 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002d30:	2301      	movs	r3, #1
 8002d32:	73fb      	strb	r3, [r7, #15]
 8002d34:	e001      	b.n	8002d3a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002d36:	2300      	movs	r3, #0
 8002d38:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002d3a:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d3c:	4618      	mov	r0, r3
 8002d3e:	3714      	adds	r7, #20
 8002d40:	46bd      	mov	sp, r7
 8002d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d46:	4770      	bx	lr

08002d48 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002d48:	b480      	push	{r7}
 8002d4a:	b083      	sub	sp, #12
 8002d4c:	af00      	add	r7, sp, #0
 8002d4e:	6078      	str	r0, [r7, #4]
 8002d50:	460b      	mov	r3, r1
 8002d52:	807b      	strh	r3, [r7, #2]
 8002d54:	4613      	mov	r3, r2
 8002d56:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002d58:	787b      	ldrb	r3, [r7, #1]
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d003      	beq.n	8002d66 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002d5e:	887a      	ldrh	r2, [r7, #2]
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002d64:	e002      	b.n	8002d6c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002d66:	887a      	ldrh	r2, [r7, #2]
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002d6c:	bf00      	nop
 8002d6e:	370c      	adds	r7, #12
 8002d70:	46bd      	mov	sp, r7
 8002d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d76:	4770      	bx	lr

08002d78 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002d78:	b580      	push	{r7, lr}
 8002d7a:	b082      	sub	sp, #8
 8002d7c:	af00      	add	r7, sp, #0
 8002d7e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d101      	bne.n	8002d8a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002d86:	2301      	movs	r3, #1
 8002d88:	e081      	b.n	8002e8e <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002d90:	b2db      	uxtb	r3, r3
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d106      	bne.n	8002da4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	2200      	movs	r2, #0
 8002d9a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002d9e:	6878      	ldr	r0, [r7, #4]
 8002da0:	f7ff f8b4 	bl	8001f0c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	2224      	movs	r2, #36	; 0x24
 8002da8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	681a      	ldr	r2, [r3, #0]
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	f022 0201 	bic.w	r2, r2, #1
 8002dba:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	685a      	ldr	r2, [r3, #4]
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002dc8:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	689a      	ldr	r2, [r3, #8]
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002dd8:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	68db      	ldr	r3, [r3, #12]
 8002dde:	2b01      	cmp	r3, #1
 8002de0:	d107      	bne.n	8002df2 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	689a      	ldr	r2, [r3, #8]
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002dee:	609a      	str	r2, [r3, #8]
 8002df0:	e006      	b.n	8002e00 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	689a      	ldr	r2, [r3, #8]
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8002dfe:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	68db      	ldr	r3, [r3, #12]
 8002e04:	2b02      	cmp	r3, #2
 8002e06:	d104      	bne.n	8002e12 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002e10:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	685b      	ldr	r3, [r3, #4]
 8002e18:	687a      	ldr	r2, [r7, #4]
 8002e1a:	6812      	ldr	r2, [r2, #0]
 8002e1c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002e20:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002e24:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	68da      	ldr	r2, [r3, #12]
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002e34:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	691a      	ldr	r2, [r3, #16]
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	695b      	ldr	r3, [r3, #20]
 8002e3e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	699b      	ldr	r3, [r3, #24]
 8002e46:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	430a      	orrs	r2, r1
 8002e4e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	69d9      	ldr	r1, [r3, #28]
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	6a1a      	ldr	r2, [r3, #32]
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	430a      	orrs	r2, r1
 8002e5e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	681a      	ldr	r2, [r3, #0]
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	f042 0201 	orr.w	r2, r2, #1
 8002e6e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	2200      	movs	r2, #0
 8002e74:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	2220      	movs	r2, #32
 8002e7a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	2200      	movs	r2, #0
 8002e82:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	2200      	movs	r2, #0
 8002e88:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8002e8c:	2300      	movs	r3, #0
}
 8002e8e:	4618      	mov	r0, r3
 8002e90:	3708      	adds	r7, #8
 8002e92:	46bd      	mov	sp, r7
 8002e94:	bd80      	pop	{r7, pc}

08002e96 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002e96:	b480      	push	{r7}
 8002e98:	b083      	sub	sp, #12
 8002e9a:	af00      	add	r7, sp, #0
 8002e9c:	6078      	str	r0, [r7, #4]
 8002e9e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002ea6:	b2db      	uxtb	r3, r3
 8002ea8:	2b20      	cmp	r3, #32
 8002eaa:	d138      	bne.n	8002f1e <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002eb2:	2b01      	cmp	r3, #1
 8002eb4:	d101      	bne.n	8002eba <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002eb6:	2302      	movs	r3, #2
 8002eb8:	e032      	b.n	8002f20 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	2201      	movs	r2, #1
 8002ebe:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	2224      	movs	r2, #36	; 0x24
 8002ec6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	681a      	ldr	r2, [r3, #0]
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	f022 0201 	bic.w	r2, r2, #1
 8002ed8:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	681a      	ldr	r2, [r3, #0]
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002ee8:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	6819      	ldr	r1, [r3, #0]
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	683a      	ldr	r2, [r7, #0]
 8002ef6:	430a      	orrs	r2, r1
 8002ef8:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	681a      	ldr	r2, [r3, #0]
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	f042 0201 	orr.w	r2, r2, #1
 8002f08:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	2220      	movs	r2, #32
 8002f0e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	2200      	movs	r2, #0
 8002f16:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002f1a:	2300      	movs	r3, #0
 8002f1c:	e000      	b.n	8002f20 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002f1e:	2302      	movs	r3, #2
  }
}
 8002f20:	4618      	mov	r0, r3
 8002f22:	370c      	adds	r7, #12
 8002f24:	46bd      	mov	sp, r7
 8002f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f2a:	4770      	bx	lr

08002f2c <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002f2c:	b480      	push	{r7}
 8002f2e:	b085      	sub	sp, #20
 8002f30:	af00      	add	r7, sp, #0
 8002f32:	6078      	str	r0, [r7, #4]
 8002f34:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002f3c:	b2db      	uxtb	r3, r3
 8002f3e:	2b20      	cmp	r3, #32
 8002f40:	d139      	bne.n	8002fb6 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002f48:	2b01      	cmp	r3, #1
 8002f4a:	d101      	bne.n	8002f50 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002f4c:	2302      	movs	r3, #2
 8002f4e:	e033      	b.n	8002fb8 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	2201      	movs	r2, #1
 8002f54:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	2224      	movs	r2, #36	; 0x24
 8002f5c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	681a      	ldr	r2, [r3, #0]
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	f022 0201 	bic.w	r2, r2, #1
 8002f6e:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002f7e:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002f80:	683b      	ldr	r3, [r7, #0]
 8002f82:	021b      	lsls	r3, r3, #8
 8002f84:	68fa      	ldr	r2, [r7, #12]
 8002f86:	4313      	orrs	r3, r2
 8002f88:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	68fa      	ldr	r2, [r7, #12]
 8002f90:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	681a      	ldr	r2, [r3, #0]
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	f042 0201 	orr.w	r2, r2, #1
 8002fa0:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	2220      	movs	r2, #32
 8002fa6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	2200      	movs	r2, #0
 8002fae:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002fb2:	2300      	movs	r3, #0
 8002fb4:	e000      	b.n	8002fb8 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002fb6:	2302      	movs	r3, #2
  }
}
 8002fb8:	4618      	mov	r0, r3
 8002fba:	3714      	adds	r7, #20
 8002fbc:	46bd      	mov	sp, r7
 8002fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fc2:	4770      	bx	lr

08002fc4 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002fc4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002fc6:	b08b      	sub	sp, #44	; 0x2c
 8002fc8:	af06      	add	r7, sp, #24
 8002fca:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d101      	bne.n	8002fd6 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8002fd2:	2301      	movs	r3, #1
 8002fd4:	e0d7      	b.n	8003186 <HAL_PCD_Init+0x1c2>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	f893 32a9 	ldrb.w	r3, [r3, #681]	; 0x2a9
 8002fdc:	b2db      	uxtb	r3, r3
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d106      	bne.n	8002ff0 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	2200      	movs	r2, #0
 8002fe6:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8002fea:	6878      	ldr	r0, [r7, #4]
 8002fec:	f7ff f880 	bl	80020f0 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	2203      	movs	r2, #3
 8002ff4:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	4618      	mov	r0, r3
 8002ffe:	f002 fec7 	bl	8005d90 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003002:	2300      	movs	r3, #0
 8003004:	73fb      	strb	r3, [r7, #15]
 8003006:	e04c      	b.n	80030a2 <HAL_PCD_Init+0xde>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003008:	7bfb      	ldrb	r3, [r7, #15]
 800300a:	6879      	ldr	r1, [r7, #4]
 800300c:	1c5a      	adds	r2, r3, #1
 800300e:	4613      	mov	r3, r2
 8003010:	009b      	lsls	r3, r3, #2
 8003012:	4413      	add	r3, r2
 8003014:	00db      	lsls	r3, r3, #3
 8003016:	440b      	add	r3, r1
 8003018:	3301      	adds	r3, #1
 800301a:	2201      	movs	r2, #1
 800301c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800301e:	7bfb      	ldrb	r3, [r7, #15]
 8003020:	6879      	ldr	r1, [r7, #4]
 8003022:	1c5a      	adds	r2, r3, #1
 8003024:	4613      	mov	r3, r2
 8003026:	009b      	lsls	r3, r3, #2
 8003028:	4413      	add	r3, r2
 800302a:	00db      	lsls	r3, r3, #3
 800302c:	440b      	add	r3, r1
 800302e:	7bfa      	ldrb	r2, [r7, #15]
 8003030:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8003032:	7bfa      	ldrb	r2, [r7, #15]
 8003034:	7bfb      	ldrb	r3, [r7, #15]
 8003036:	b298      	uxth	r0, r3
 8003038:	6879      	ldr	r1, [r7, #4]
 800303a:	4613      	mov	r3, r2
 800303c:	009b      	lsls	r3, r3, #2
 800303e:	4413      	add	r3, r2
 8003040:	00db      	lsls	r3, r3, #3
 8003042:	440b      	add	r3, r1
 8003044:	3336      	adds	r3, #54	; 0x36
 8003046:	4602      	mov	r2, r0
 8003048:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800304a:	7bfb      	ldrb	r3, [r7, #15]
 800304c:	6879      	ldr	r1, [r7, #4]
 800304e:	1c5a      	adds	r2, r3, #1
 8003050:	4613      	mov	r3, r2
 8003052:	009b      	lsls	r3, r3, #2
 8003054:	4413      	add	r3, r2
 8003056:	00db      	lsls	r3, r3, #3
 8003058:	440b      	add	r3, r1
 800305a:	3303      	adds	r3, #3
 800305c:	2200      	movs	r2, #0
 800305e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003060:	7bfa      	ldrb	r2, [r7, #15]
 8003062:	6879      	ldr	r1, [r7, #4]
 8003064:	4613      	mov	r3, r2
 8003066:	009b      	lsls	r3, r3, #2
 8003068:	4413      	add	r3, r2
 800306a:	00db      	lsls	r3, r3, #3
 800306c:	440b      	add	r3, r1
 800306e:	3338      	adds	r3, #56	; 0x38
 8003070:	2200      	movs	r2, #0
 8003072:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003074:	7bfa      	ldrb	r2, [r7, #15]
 8003076:	6879      	ldr	r1, [r7, #4]
 8003078:	4613      	mov	r3, r2
 800307a:	009b      	lsls	r3, r3, #2
 800307c:	4413      	add	r3, r2
 800307e:	00db      	lsls	r3, r3, #3
 8003080:	440b      	add	r3, r1
 8003082:	333c      	adds	r3, #60	; 0x3c
 8003084:	2200      	movs	r2, #0
 8003086:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003088:	7bfa      	ldrb	r2, [r7, #15]
 800308a:	6879      	ldr	r1, [r7, #4]
 800308c:	4613      	mov	r3, r2
 800308e:	009b      	lsls	r3, r3, #2
 8003090:	4413      	add	r3, r2
 8003092:	00db      	lsls	r3, r3, #3
 8003094:	440b      	add	r3, r1
 8003096:	3340      	adds	r3, #64	; 0x40
 8003098:	2200      	movs	r2, #0
 800309a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800309c:	7bfb      	ldrb	r3, [r7, #15]
 800309e:	3301      	adds	r3, #1
 80030a0:	73fb      	strb	r3, [r7, #15]
 80030a2:	7bfa      	ldrb	r2, [r7, #15]
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	685b      	ldr	r3, [r3, #4]
 80030a8:	429a      	cmp	r2, r3
 80030aa:	d3ad      	bcc.n	8003008 <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80030ac:	2300      	movs	r3, #0
 80030ae:	73fb      	strb	r3, [r7, #15]
 80030b0:	e044      	b.n	800313c <HAL_PCD_Init+0x178>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80030b2:	7bfa      	ldrb	r2, [r7, #15]
 80030b4:	6879      	ldr	r1, [r7, #4]
 80030b6:	4613      	mov	r3, r2
 80030b8:	009b      	lsls	r3, r3, #2
 80030ba:	4413      	add	r3, r2
 80030bc:	00db      	lsls	r3, r3, #3
 80030be:	440b      	add	r3, r1
 80030c0:	f203 1369 	addw	r3, r3, #361	; 0x169
 80030c4:	2200      	movs	r2, #0
 80030c6:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80030c8:	7bfa      	ldrb	r2, [r7, #15]
 80030ca:	6879      	ldr	r1, [r7, #4]
 80030cc:	4613      	mov	r3, r2
 80030ce:	009b      	lsls	r3, r3, #2
 80030d0:	4413      	add	r3, r2
 80030d2:	00db      	lsls	r3, r3, #3
 80030d4:	440b      	add	r3, r1
 80030d6:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80030da:	7bfa      	ldrb	r2, [r7, #15]
 80030dc:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80030de:	7bfa      	ldrb	r2, [r7, #15]
 80030e0:	6879      	ldr	r1, [r7, #4]
 80030e2:	4613      	mov	r3, r2
 80030e4:	009b      	lsls	r3, r3, #2
 80030e6:	4413      	add	r3, r2
 80030e8:	00db      	lsls	r3, r3, #3
 80030ea:	440b      	add	r3, r1
 80030ec:	f203 136b 	addw	r3, r3, #363	; 0x16b
 80030f0:	2200      	movs	r2, #0
 80030f2:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80030f4:	7bfa      	ldrb	r2, [r7, #15]
 80030f6:	6879      	ldr	r1, [r7, #4]
 80030f8:	4613      	mov	r3, r2
 80030fa:	009b      	lsls	r3, r3, #2
 80030fc:	4413      	add	r3, r2
 80030fe:	00db      	lsls	r3, r3, #3
 8003100:	440b      	add	r3, r1
 8003102:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 8003106:	2200      	movs	r2, #0
 8003108:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800310a:	7bfa      	ldrb	r2, [r7, #15]
 800310c:	6879      	ldr	r1, [r7, #4]
 800310e:	4613      	mov	r3, r2
 8003110:	009b      	lsls	r3, r3, #2
 8003112:	4413      	add	r3, r2
 8003114:	00db      	lsls	r3, r3, #3
 8003116:	440b      	add	r3, r1
 8003118:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 800311c:	2200      	movs	r2, #0
 800311e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8003120:	7bfa      	ldrb	r2, [r7, #15]
 8003122:	6879      	ldr	r1, [r7, #4]
 8003124:	4613      	mov	r3, r2
 8003126:	009b      	lsls	r3, r3, #2
 8003128:	4413      	add	r3, r2
 800312a:	00db      	lsls	r3, r3, #3
 800312c:	440b      	add	r3, r1
 800312e:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8003132:	2200      	movs	r2, #0
 8003134:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003136:	7bfb      	ldrb	r3, [r7, #15]
 8003138:	3301      	adds	r3, #1
 800313a:	73fb      	strb	r3, [r7, #15]
 800313c:	7bfa      	ldrb	r2, [r7, #15]
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	685b      	ldr	r3, [r3, #4]
 8003142:	429a      	cmp	r2, r3
 8003144:	d3b5      	bcc.n	80030b2 <HAL_PCD_Init+0xee>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	603b      	str	r3, [r7, #0]
 800314c:	687e      	ldr	r6, [r7, #4]
 800314e:	466d      	mov	r5, sp
 8003150:	f106 0410 	add.w	r4, r6, #16
 8003154:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003156:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003158:	6823      	ldr	r3, [r4, #0]
 800315a:	602b      	str	r3, [r5, #0]
 800315c:	1d33      	adds	r3, r6, #4
 800315e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003160:	6838      	ldr	r0, [r7, #0]
 8003162:	f002 fe30 	bl	8005dc6 <USB_DevInit>

  hpcd->USB_Address = 0U;
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	2200      	movs	r2, #0
 800316a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	2201      	movs	r2, #1
 8003172:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	69db      	ldr	r3, [r3, #28]
 800317a:	2b01      	cmp	r3, #1
 800317c:	d102      	bne.n	8003184 <HAL_PCD_Init+0x1c0>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800317e:	6878      	ldr	r0, [r7, #4]
 8003180:	f000 f805 	bl	800318e <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 8003184:	2300      	movs	r3, #0
}
 8003186:	4618      	mov	r0, r3
 8003188:	3714      	adds	r7, #20
 800318a:	46bd      	mov	sp, r7
 800318c:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800318e <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800318e:	b480      	push	{r7}
 8003190:	b085      	sub	sp, #20
 8003192:	af00      	add	r7, sp, #0
 8003194:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	2201      	movs	r2, #1
 80031a0:	f8c3 22e8 	str.w	r2, [r3, #744]	; 0x2e8
  hpcd->LPM_State = LPM_L0;
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	2200      	movs	r2, #0
 80031a8:	f883 22e0 	strb.w	r2, [r3, #736]	; 0x2e0

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 80031b2:	b29b      	uxth	r3, r3
 80031b4:	f043 0301 	orr.w	r3, r3, #1
 80031b8:	b29a      	uxth	r2, r3
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 80031c6:	b29b      	uxth	r3, r3
 80031c8:	f043 0302 	orr.w	r3, r3, #2
 80031cc:	b29a      	uxth	r2, r3
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54

  return HAL_OK;
 80031d4:	2300      	movs	r3, #0
}
 80031d6:	4618      	mov	r0, r3
 80031d8:	3714      	adds	r7, #20
 80031da:	46bd      	mov	sp, r7
 80031dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031e0:	4770      	bx	lr
	...

080031e4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80031e4:	b480      	push	{r7}
 80031e6:	b085      	sub	sp, #20
 80031e8:	af00      	add	r7, sp, #0
 80031ea:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d141      	bne.n	8003276 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80031f2:	4b4b      	ldr	r3, [pc, #300]	; (8003320 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80031fa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80031fe:	d131      	bne.n	8003264 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003200:	4b47      	ldr	r3, [pc, #284]	; (8003320 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003202:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003206:	4a46      	ldr	r2, [pc, #280]	; (8003320 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003208:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800320c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003210:	4b43      	ldr	r3, [pc, #268]	; (8003320 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003218:	4a41      	ldr	r2, [pc, #260]	; (8003320 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800321a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800321e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003220:	4b40      	ldr	r3, [pc, #256]	; (8003324 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	2232      	movs	r2, #50	; 0x32
 8003226:	fb02 f303 	mul.w	r3, r2, r3
 800322a:	4a3f      	ldr	r2, [pc, #252]	; (8003328 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800322c:	fba2 2303 	umull	r2, r3, r2, r3
 8003230:	0c9b      	lsrs	r3, r3, #18
 8003232:	3301      	adds	r3, #1
 8003234:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003236:	e002      	b.n	800323e <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	3b01      	subs	r3, #1
 800323c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800323e:	4b38      	ldr	r3, [pc, #224]	; (8003320 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003240:	695b      	ldr	r3, [r3, #20]
 8003242:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003246:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800324a:	d102      	bne.n	8003252 <HAL_PWREx_ControlVoltageScaling+0x6e>
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	2b00      	cmp	r3, #0
 8003250:	d1f2      	bne.n	8003238 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003252:	4b33      	ldr	r3, [pc, #204]	; (8003320 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003254:	695b      	ldr	r3, [r3, #20]
 8003256:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800325a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800325e:	d158      	bne.n	8003312 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003260:	2303      	movs	r3, #3
 8003262:	e057      	b.n	8003314 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003264:	4b2e      	ldr	r3, [pc, #184]	; (8003320 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003266:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800326a:	4a2d      	ldr	r2, [pc, #180]	; (8003320 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800326c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003270:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8003274:	e04d      	b.n	8003312 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800327c:	d141      	bne.n	8003302 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800327e:	4b28      	ldr	r3, [pc, #160]	; (8003320 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003286:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800328a:	d131      	bne.n	80032f0 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800328c:	4b24      	ldr	r3, [pc, #144]	; (8003320 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800328e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003292:	4a23      	ldr	r2, [pc, #140]	; (8003320 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003294:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003298:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800329c:	4b20      	ldr	r3, [pc, #128]	; (8003320 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80032a4:	4a1e      	ldr	r2, [pc, #120]	; (8003320 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80032a6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80032aa:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80032ac:	4b1d      	ldr	r3, [pc, #116]	; (8003324 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	2232      	movs	r2, #50	; 0x32
 80032b2:	fb02 f303 	mul.w	r3, r2, r3
 80032b6:	4a1c      	ldr	r2, [pc, #112]	; (8003328 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80032b8:	fba2 2303 	umull	r2, r3, r2, r3
 80032bc:	0c9b      	lsrs	r3, r3, #18
 80032be:	3301      	adds	r3, #1
 80032c0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80032c2:	e002      	b.n	80032ca <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	3b01      	subs	r3, #1
 80032c8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80032ca:	4b15      	ldr	r3, [pc, #84]	; (8003320 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80032cc:	695b      	ldr	r3, [r3, #20]
 80032ce:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80032d2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80032d6:	d102      	bne.n	80032de <HAL_PWREx_ControlVoltageScaling+0xfa>
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d1f2      	bne.n	80032c4 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80032de:	4b10      	ldr	r3, [pc, #64]	; (8003320 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80032e0:	695b      	ldr	r3, [r3, #20]
 80032e2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80032e6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80032ea:	d112      	bne.n	8003312 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80032ec:	2303      	movs	r3, #3
 80032ee:	e011      	b.n	8003314 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80032f0:	4b0b      	ldr	r3, [pc, #44]	; (8003320 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80032f2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80032f6:	4a0a      	ldr	r2, [pc, #40]	; (8003320 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80032f8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80032fc:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8003300:	e007      	b.n	8003312 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003302:	4b07      	ldr	r3, [pc, #28]	; (8003320 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800330a:	4a05      	ldr	r2, [pc, #20]	; (8003320 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800330c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003310:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8003312:	2300      	movs	r3, #0
}
 8003314:	4618      	mov	r0, r3
 8003316:	3714      	adds	r7, #20
 8003318:	46bd      	mov	sp, r7
 800331a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800331e:	4770      	bx	lr
 8003320:	40007000 	.word	0x40007000
 8003324:	20000008 	.word	0x20000008
 8003328:	431bde83 	.word	0x431bde83

0800332c <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 800332c:	b480      	push	{r7}
 800332e:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8003330:	4b05      	ldr	r3, [pc, #20]	; (8003348 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8003332:	689b      	ldr	r3, [r3, #8]
 8003334:	4a04      	ldr	r2, [pc, #16]	; (8003348 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8003336:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800333a:	6093      	str	r3, [r2, #8]
}
 800333c:	bf00      	nop
 800333e:	46bd      	mov	sp, r7
 8003340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003344:	4770      	bx	lr
 8003346:	bf00      	nop
 8003348:	40007000 	.word	0x40007000

0800334c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800334c:	b580      	push	{r7, lr}
 800334e:	b088      	sub	sp, #32
 8003350:	af00      	add	r7, sp, #0
 8003352:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	2b00      	cmp	r3, #0
 8003358:	d101      	bne.n	800335e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800335a:	2301      	movs	r3, #1
 800335c:	e306      	b.n	800396c <HAL_RCC_OscConfig+0x620>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	f003 0301 	and.w	r3, r3, #1
 8003366:	2b00      	cmp	r3, #0
 8003368:	d075      	beq.n	8003456 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800336a:	4b97      	ldr	r3, [pc, #604]	; (80035c8 <HAL_RCC_OscConfig+0x27c>)
 800336c:	689b      	ldr	r3, [r3, #8]
 800336e:	f003 030c 	and.w	r3, r3, #12
 8003372:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003374:	4b94      	ldr	r3, [pc, #592]	; (80035c8 <HAL_RCC_OscConfig+0x27c>)
 8003376:	68db      	ldr	r3, [r3, #12]
 8003378:	f003 0303 	and.w	r3, r3, #3
 800337c:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800337e:	69bb      	ldr	r3, [r7, #24]
 8003380:	2b0c      	cmp	r3, #12
 8003382:	d102      	bne.n	800338a <HAL_RCC_OscConfig+0x3e>
 8003384:	697b      	ldr	r3, [r7, #20]
 8003386:	2b03      	cmp	r3, #3
 8003388:	d002      	beq.n	8003390 <HAL_RCC_OscConfig+0x44>
 800338a:	69bb      	ldr	r3, [r7, #24]
 800338c:	2b08      	cmp	r3, #8
 800338e:	d10b      	bne.n	80033a8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003390:	4b8d      	ldr	r3, [pc, #564]	; (80035c8 <HAL_RCC_OscConfig+0x27c>)
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003398:	2b00      	cmp	r3, #0
 800339a:	d05b      	beq.n	8003454 <HAL_RCC_OscConfig+0x108>
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	685b      	ldr	r3, [r3, #4]
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d157      	bne.n	8003454 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80033a4:	2301      	movs	r3, #1
 80033a6:	e2e1      	b.n	800396c <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	685b      	ldr	r3, [r3, #4]
 80033ac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80033b0:	d106      	bne.n	80033c0 <HAL_RCC_OscConfig+0x74>
 80033b2:	4b85      	ldr	r3, [pc, #532]	; (80035c8 <HAL_RCC_OscConfig+0x27c>)
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	4a84      	ldr	r2, [pc, #528]	; (80035c8 <HAL_RCC_OscConfig+0x27c>)
 80033b8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80033bc:	6013      	str	r3, [r2, #0]
 80033be:	e01d      	b.n	80033fc <HAL_RCC_OscConfig+0xb0>
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	685b      	ldr	r3, [r3, #4]
 80033c4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80033c8:	d10c      	bne.n	80033e4 <HAL_RCC_OscConfig+0x98>
 80033ca:	4b7f      	ldr	r3, [pc, #508]	; (80035c8 <HAL_RCC_OscConfig+0x27c>)
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	4a7e      	ldr	r2, [pc, #504]	; (80035c8 <HAL_RCC_OscConfig+0x27c>)
 80033d0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80033d4:	6013      	str	r3, [r2, #0]
 80033d6:	4b7c      	ldr	r3, [pc, #496]	; (80035c8 <HAL_RCC_OscConfig+0x27c>)
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	4a7b      	ldr	r2, [pc, #492]	; (80035c8 <HAL_RCC_OscConfig+0x27c>)
 80033dc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80033e0:	6013      	str	r3, [r2, #0]
 80033e2:	e00b      	b.n	80033fc <HAL_RCC_OscConfig+0xb0>
 80033e4:	4b78      	ldr	r3, [pc, #480]	; (80035c8 <HAL_RCC_OscConfig+0x27c>)
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	4a77      	ldr	r2, [pc, #476]	; (80035c8 <HAL_RCC_OscConfig+0x27c>)
 80033ea:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80033ee:	6013      	str	r3, [r2, #0]
 80033f0:	4b75      	ldr	r3, [pc, #468]	; (80035c8 <HAL_RCC_OscConfig+0x27c>)
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	4a74      	ldr	r2, [pc, #464]	; (80035c8 <HAL_RCC_OscConfig+0x27c>)
 80033f6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80033fa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	685b      	ldr	r3, [r3, #4]
 8003400:	2b00      	cmp	r3, #0
 8003402:	d013      	beq.n	800342c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003404:	f7ff f838 	bl	8002478 <HAL_GetTick>
 8003408:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800340a:	e008      	b.n	800341e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800340c:	f7ff f834 	bl	8002478 <HAL_GetTick>
 8003410:	4602      	mov	r2, r0
 8003412:	693b      	ldr	r3, [r7, #16]
 8003414:	1ad3      	subs	r3, r2, r3
 8003416:	2b64      	cmp	r3, #100	; 0x64
 8003418:	d901      	bls.n	800341e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800341a:	2303      	movs	r3, #3
 800341c:	e2a6      	b.n	800396c <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800341e:	4b6a      	ldr	r3, [pc, #424]	; (80035c8 <HAL_RCC_OscConfig+0x27c>)
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003426:	2b00      	cmp	r3, #0
 8003428:	d0f0      	beq.n	800340c <HAL_RCC_OscConfig+0xc0>
 800342a:	e014      	b.n	8003456 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800342c:	f7ff f824 	bl	8002478 <HAL_GetTick>
 8003430:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003432:	e008      	b.n	8003446 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003434:	f7ff f820 	bl	8002478 <HAL_GetTick>
 8003438:	4602      	mov	r2, r0
 800343a:	693b      	ldr	r3, [r7, #16]
 800343c:	1ad3      	subs	r3, r2, r3
 800343e:	2b64      	cmp	r3, #100	; 0x64
 8003440:	d901      	bls.n	8003446 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003442:	2303      	movs	r3, #3
 8003444:	e292      	b.n	800396c <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003446:	4b60      	ldr	r3, [pc, #384]	; (80035c8 <HAL_RCC_OscConfig+0x27c>)
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800344e:	2b00      	cmp	r3, #0
 8003450:	d1f0      	bne.n	8003434 <HAL_RCC_OscConfig+0xe8>
 8003452:	e000      	b.n	8003456 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003454:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	f003 0302 	and.w	r3, r3, #2
 800345e:	2b00      	cmp	r3, #0
 8003460:	d075      	beq.n	800354e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003462:	4b59      	ldr	r3, [pc, #356]	; (80035c8 <HAL_RCC_OscConfig+0x27c>)
 8003464:	689b      	ldr	r3, [r3, #8]
 8003466:	f003 030c 	and.w	r3, r3, #12
 800346a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800346c:	4b56      	ldr	r3, [pc, #344]	; (80035c8 <HAL_RCC_OscConfig+0x27c>)
 800346e:	68db      	ldr	r3, [r3, #12]
 8003470:	f003 0303 	and.w	r3, r3, #3
 8003474:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8003476:	69bb      	ldr	r3, [r7, #24]
 8003478:	2b0c      	cmp	r3, #12
 800347a:	d102      	bne.n	8003482 <HAL_RCC_OscConfig+0x136>
 800347c:	697b      	ldr	r3, [r7, #20]
 800347e:	2b02      	cmp	r3, #2
 8003480:	d002      	beq.n	8003488 <HAL_RCC_OscConfig+0x13c>
 8003482:	69bb      	ldr	r3, [r7, #24]
 8003484:	2b04      	cmp	r3, #4
 8003486:	d11f      	bne.n	80034c8 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003488:	4b4f      	ldr	r3, [pc, #316]	; (80035c8 <HAL_RCC_OscConfig+0x27c>)
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003490:	2b00      	cmp	r3, #0
 8003492:	d005      	beq.n	80034a0 <HAL_RCC_OscConfig+0x154>
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	68db      	ldr	r3, [r3, #12]
 8003498:	2b00      	cmp	r3, #0
 800349a:	d101      	bne.n	80034a0 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 800349c:	2301      	movs	r3, #1
 800349e:	e265      	b.n	800396c <HAL_RCC_OscConfig+0x620>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80034a0:	4b49      	ldr	r3, [pc, #292]	; (80035c8 <HAL_RCC_OscConfig+0x27c>)
 80034a2:	685b      	ldr	r3, [r3, #4]
 80034a4:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	691b      	ldr	r3, [r3, #16]
 80034ac:	061b      	lsls	r3, r3, #24
 80034ae:	4946      	ldr	r1, [pc, #280]	; (80035c8 <HAL_RCC_OscConfig+0x27c>)
 80034b0:	4313      	orrs	r3, r2
 80034b2:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80034b4:	4b45      	ldr	r3, [pc, #276]	; (80035cc <HAL_RCC_OscConfig+0x280>)
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	4618      	mov	r0, r3
 80034ba:	f7fe ff91 	bl	80023e0 <HAL_InitTick>
 80034be:	4603      	mov	r3, r0
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d043      	beq.n	800354c <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 80034c4:	2301      	movs	r3, #1
 80034c6:	e251      	b.n	800396c <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	68db      	ldr	r3, [r3, #12]
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d023      	beq.n	8003518 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80034d0:	4b3d      	ldr	r3, [pc, #244]	; (80035c8 <HAL_RCC_OscConfig+0x27c>)
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	4a3c      	ldr	r2, [pc, #240]	; (80035c8 <HAL_RCC_OscConfig+0x27c>)
 80034d6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80034da:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80034dc:	f7fe ffcc 	bl	8002478 <HAL_GetTick>
 80034e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80034e2:	e008      	b.n	80034f6 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80034e4:	f7fe ffc8 	bl	8002478 <HAL_GetTick>
 80034e8:	4602      	mov	r2, r0
 80034ea:	693b      	ldr	r3, [r7, #16]
 80034ec:	1ad3      	subs	r3, r2, r3
 80034ee:	2b02      	cmp	r3, #2
 80034f0:	d901      	bls.n	80034f6 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80034f2:	2303      	movs	r3, #3
 80034f4:	e23a      	b.n	800396c <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80034f6:	4b34      	ldr	r3, [pc, #208]	; (80035c8 <HAL_RCC_OscConfig+0x27c>)
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d0f0      	beq.n	80034e4 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003502:	4b31      	ldr	r3, [pc, #196]	; (80035c8 <HAL_RCC_OscConfig+0x27c>)
 8003504:	685b      	ldr	r3, [r3, #4]
 8003506:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	691b      	ldr	r3, [r3, #16]
 800350e:	061b      	lsls	r3, r3, #24
 8003510:	492d      	ldr	r1, [pc, #180]	; (80035c8 <HAL_RCC_OscConfig+0x27c>)
 8003512:	4313      	orrs	r3, r2
 8003514:	604b      	str	r3, [r1, #4]
 8003516:	e01a      	b.n	800354e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003518:	4b2b      	ldr	r3, [pc, #172]	; (80035c8 <HAL_RCC_OscConfig+0x27c>)
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	4a2a      	ldr	r2, [pc, #168]	; (80035c8 <HAL_RCC_OscConfig+0x27c>)
 800351e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003522:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003524:	f7fe ffa8 	bl	8002478 <HAL_GetTick>
 8003528:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800352a:	e008      	b.n	800353e <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800352c:	f7fe ffa4 	bl	8002478 <HAL_GetTick>
 8003530:	4602      	mov	r2, r0
 8003532:	693b      	ldr	r3, [r7, #16]
 8003534:	1ad3      	subs	r3, r2, r3
 8003536:	2b02      	cmp	r3, #2
 8003538:	d901      	bls.n	800353e <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800353a:	2303      	movs	r3, #3
 800353c:	e216      	b.n	800396c <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800353e:	4b22      	ldr	r3, [pc, #136]	; (80035c8 <HAL_RCC_OscConfig+0x27c>)
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003546:	2b00      	cmp	r3, #0
 8003548:	d1f0      	bne.n	800352c <HAL_RCC_OscConfig+0x1e0>
 800354a:	e000      	b.n	800354e <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800354c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	f003 0308 	and.w	r3, r3, #8
 8003556:	2b00      	cmp	r3, #0
 8003558:	d041      	beq.n	80035de <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	695b      	ldr	r3, [r3, #20]
 800355e:	2b00      	cmp	r3, #0
 8003560:	d01c      	beq.n	800359c <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003562:	4b19      	ldr	r3, [pc, #100]	; (80035c8 <HAL_RCC_OscConfig+0x27c>)
 8003564:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003568:	4a17      	ldr	r2, [pc, #92]	; (80035c8 <HAL_RCC_OscConfig+0x27c>)
 800356a:	f043 0301 	orr.w	r3, r3, #1
 800356e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003572:	f7fe ff81 	bl	8002478 <HAL_GetTick>
 8003576:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003578:	e008      	b.n	800358c <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800357a:	f7fe ff7d 	bl	8002478 <HAL_GetTick>
 800357e:	4602      	mov	r2, r0
 8003580:	693b      	ldr	r3, [r7, #16]
 8003582:	1ad3      	subs	r3, r2, r3
 8003584:	2b02      	cmp	r3, #2
 8003586:	d901      	bls.n	800358c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003588:	2303      	movs	r3, #3
 800358a:	e1ef      	b.n	800396c <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800358c:	4b0e      	ldr	r3, [pc, #56]	; (80035c8 <HAL_RCC_OscConfig+0x27c>)
 800358e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003592:	f003 0302 	and.w	r3, r3, #2
 8003596:	2b00      	cmp	r3, #0
 8003598:	d0ef      	beq.n	800357a <HAL_RCC_OscConfig+0x22e>
 800359a:	e020      	b.n	80035de <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800359c:	4b0a      	ldr	r3, [pc, #40]	; (80035c8 <HAL_RCC_OscConfig+0x27c>)
 800359e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80035a2:	4a09      	ldr	r2, [pc, #36]	; (80035c8 <HAL_RCC_OscConfig+0x27c>)
 80035a4:	f023 0301 	bic.w	r3, r3, #1
 80035a8:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80035ac:	f7fe ff64 	bl	8002478 <HAL_GetTick>
 80035b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80035b2:	e00d      	b.n	80035d0 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80035b4:	f7fe ff60 	bl	8002478 <HAL_GetTick>
 80035b8:	4602      	mov	r2, r0
 80035ba:	693b      	ldr	r3, [r7, #16]
 80035bc:	1ad3      	subs	r3, r2, r3
 80035be:	2b02      	cmp	r3, #2
 80035c0:	d906      	bls.n	80035d0 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80035c2:	2303      	movs	r3, #3
 80035c4:	e1d2      	b.n	800396c <HAL_RCC_OscConfig+0x620>
 80035c6:	bf00      	nop
 80035c8:	40021000 	.word	0x40021000
 80035cc:	2000000c 	.word	0x2000000c
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80035d0:	4b8c      	ldr	r3, [pc, #560]	; (8003804 <HAL_RCC_OscConfig+0x4b8>)
 80035d2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80035d6:	f003 0302 	and.w	r3, r3, #2
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d1ea      	bne.n	80035b4 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	f003 0304 	and.w	r3, r3, #4
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	f000 80a6 	beq.w	8003738 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 80035ec:	2300      	movs	r3, #0
 80035ee:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80035f0:	4b84      	ldr	r3, [pc, #528]	; (8003804 <HAL_RCC_OscConfig+0x4b8>)
 80035f2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80035f4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d101      	bne.n	8003600 <HAL_RCC_OscConfig+0x2b4>
 80035fc:	2301      	movs	r3, #1
 80035fe:	e000      	b.n	8003602 <HAL_RCC_OscConfig+0x2b6>
 8003600:	2300      	movs	r3, #0
 8003602:	2b00      	cmp	r3, #0
 8003604:	d00d      	beq.n	8003622 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003606:	4b7f      	ldr	r3, [pc, #508]	; (8003804 <HAL_RCC_OscConfig+0x4b8>)
 8003608:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800360a:	4a7e      	ldr	r2, [pc, #504]	; (8003804 <HAL_RCC_OscConfig+0x4b8>)
 800360c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003610:	6593      	str	r3, [r2, #88]	; 0x58
 8003612:	4b7c      	ldr	r3, [pc, #496]	; (8003804 <HAL_RCC_OscConfig+0x4b8>)
 8003614:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003616:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800361a:	60fb      	str	r3, [r7, #12]
 800361c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800361e:	2301      	movs	r3, #1
 8003620:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003622:	4b79      	ldr	r3, [pc, #484]	; (8003808 <HAL_RCC_OscConfig+0x4bc>)
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800362a:	2b00      	cmp	r3, #0
 800362c:	d118      	bne.n	8003660 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800362e:	4b76      	ldr	r3, [pc, #472]	; (8003808 <HAL_RCC_OscConfig+0x4bc>)
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	4a75      	ldr	r2, [pc, #468]	; (8003808 <HAL_RCC_OscConfig+0x4bc>)
 8003634:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003638:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800363a:	f7fe ff1d 	bl	8002478 <HAL_GetTick>
 800363e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003640:	e008      	b.n	8003654 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003642:	f7fe ff19 	bl	8002478 <HAL_GetTick>
 8003646:	4602      	mov	r2, r0
 8003648:	693b      	ldr	r3, [r7, #16]
 800364a:	1ad3      	subs	r3, r2, r3
 800364c:	2b02      	cmp	r3, #2
 800364e:	d901      	bls.n	8003654 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8003650:	2303      	movs	r3, #3
 8003652:	e18b      	b.n	800396c <HAL_RCC_OscConfig+0x620>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003654:	4b6c      	ldr	r3, [pc, #432]	; (8003808 <HAL_RCC_OscConfig+0x4bc>)
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800365c:	2b00      	cmp	r3, #0
 800365e:	d0f0      	beq.n	8003642 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	689b      	ldr	r3, [r3, #8]
 8003664:	2b01      	cmp	r3, #1
 8003666:	d108      	bne.n	800367a <HAL_RCC_OscConfig+0x32e>
 8003668:	4b66      	ldr	r3, [pc, #408]	; (8003804 <HAL_RCC_OscConfig+0x4b8>)
 800366a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800366e:	4a65      	ldr	r2, [pc, #404]	; (8003804 <HAL_RCC_OscConfig+0x4b8>)
 8003670:	f043 0301 	orr.w	r3, r3, #1
 8003674:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003678:	e024      	b.n	80036c4 <HAL_RCC_OscConfig+0x378>
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	689b      	ldr	r3, [r3, #8]
 800367e:	2b05      	cmp	r3, #5
 8003680:	d110      	bne.n	80036a4 <HAL_RCC_OscConfig+0x358>
 8003682:	4b60      	ldr	r3, [pc, #384]	; (8003804 <HAL_RCC_OscConfig+0x4b8>)
 8003684:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003688:	4a5e      	ldr	r2, [pc, #376]	; (8003804 <HAL_RCC_OscConfig+0x4b8>)
 800368a:	f043 0304 	orr.w	r3, r3, #4
 800368e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003692:	4b5c      	ldr	r3, [pc, #368]	; (8003804 <HAL_RCC_OscConfig+0x4b8>)
 8003694:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003698:	4a5a      	ldr	r2, [pc, #360]	; (8003804 <HAL_RCC_OscConfig+0x4b8>)
 800369a:	f043 0301 	orr.w	r3, r3, #1
 800369e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80036a2:	e00f      	b.n	80036c4 <HAL_RCC_OscConfig+0x378>
 80036a4:	4b57      	ldr	r3, [pc, #348]	; (8003804 <HAL_RCC_OscConfig+0x4b8>)
 80036a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80036aa:	4a56      	ldr	r2, [pc, #344]	; (8003804 <HAL_RCC_OscConfig+0x4b8>)
 80036ac:	f023 0301 	bic.w	r3, r3, #1
 80036b0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80036b4:	4b53      	ldr	r3, [pc, #332]	; (8003804 <HAL_RCC_OscConfig+0x4b8>)
 80036b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80036ba:	4a52      	ldr	r2, [pc, #328]	; (8003804 <HAL_RCC_OscConfig+0x4b8>)
 80036bc:	f023 0304 	bic.w	r3, r3, #4
 80036c0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	689b      	ldr	r3, [r3, #8]
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	d016      	beq.n	80036fa <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80036cc:	f7fe fed4 	bl	8002478 <HAL_GetTick>
 80036d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80036d2:	e00a      	b.n	80036ea <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80036d4:	f7fe fed0 	bl	8002478 <HAL_GetTick>
 80036d8:	4602      	mov	r2, r0
 80036da:	693b      	ldr	r3, [r7, #16]
 80036dc:	1ad3      	subs	r3, r2, r3
 80036de:	f241 3288 	movw	r2, #5000	; 0x1388
 80036e2:	4293      	cmp	r3, r2
 80036e4:	d901      	bls.n	80036ea <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80036e6:	2303      	movs	r3, #3
 80036e8:	e140      	b.n	800396c <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80036ea:	4b46      	ldr	r3, [pc, #280]	; (8003804 <HAL_RCC_OscConfig+0x4b8>)
 80036ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80036f0:	f003 0302 	and.w	r3, r3, #2
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d0ed      	beq.n	80036d4 <HAL_RCC_OscConfig+0x388>
 80036f8:	e015      	b.n	8003726 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80036fa:	f7fe febd 	bl	8002478 <HAL_GetTick>
 80036fe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003700:	e00a      	b.n	8003718 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003702:	f7fe feb9 	bl	8002478 <HAL_GetTick>
 8003706:	4602      	mov	r2, r0
 8003708:	693b      	ldr	r3, [r7, #16]
 800370a:	1ad3      	subs	r3, r2, r3
 800370c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003710:	4293      	cmp	r3, r2
 8003712:	d901      	bls.n	8003718 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8003714:	2303      	movs	r3, #3
 8003716:	e129      	b.n	800396c <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003718:	4b3a      	ldr	r3, [pc, #232]	; (8003804 <HAL_RCC_OscConfig+0x4b8>)
 800371a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800371e:	f003 0302 	and.w	r3, r3, #2
 8003722:	2b00      	cmp	r3, #0
 8003724:	d1ed      	bne.n	8003702 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003726:	7ffb      	ldrb	r3, [r7, #31]
 8003728:	2b01      	cmp	r3, #1
 800372a:	d105      	bne.n	8003738 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800372c:	4b35      	ldr	r3, [pc, #212]	; (8003804 <HAL_RCC_OscConfig+0x4b8>)
 800372e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003730:	4a34      	ldr	r2, [pc, #208]	; (8003804 <HAL_RCC_OscConfig+0x4b8>)
 8003732:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003736:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	f003 0320 	and.w	r3, r3, #32
 8003740:	2b00      	cmp	r3, #0
 8003742:	d03c      	beq.n	80037be <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	699b      	ldr	r3, [r3, #24]
 8003748:	2b00      	cmp	r3, #0
 800374a:	d01c      	beq.n	8003786 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800374c:	4b2d      	ldr	r3, [pc, #180]	; (8003804 <HAL_RCC_OscConfig+0x4b8>)
 800374e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003752:	4a2c      	ldr	r2, [pc, #176]	; (8003804 <HAL_RCC_OscConfig+0x4b8>)
 8003754:	f043 0301 	orr.w	r3, r3, #1
 8003758:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800375c:	f7fe fe8c 	bl	8002478 <HAL_GetTick>
 8003760:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003762:	e008      	b.n	8003776 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003764:	f7fe fe88 	bl	8002478 <HAL_GetTick>
 8003768:	4602      	mov	r2, r0
 800376a:	693b      	ldr	r3, [r7, #16]
 800376c:	1ad3      	subs	r3, r2, r3
 800376e:	2b02      	cmp	r3, #2
 8003770:	d901      	bls.n	8003776 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8003772:	2303      	movs	r3, #3
 8003774:	e0fa      	b.n	800396c <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003776:	4b23      	ldr	r3, [pc, #140]	; (8003804 <HAL_RCC_OscConfig+0x4b8>)
 8003778:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800377c:	f003 0302 	and.w	r3, r3, #2
 8003780:	2b00      	cmp	r3, #0
 8003782:	d0ef      	beq.n	8003764 <HAL_RCC_OscConfig+0x418>
 8003784:	e01b      	b.n	80037be <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003786:	4b1f      	ldr	r3, [pc, #124]	; (8003804 <HAL_RCC_OscConfig+0x4b8>)
 8003788:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800378c:	4a1d      	ldr	r2, [pc, #116]	; (8003804 <HAL_RCC_OscConfig+0x4b8>)
 800378e:	f023 0301 	bic.w	r3, r3, #1
 8003792:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003796:	f7fe fe6f 	bl	8002478 <HAL_GetTick>
 800379a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800379c:	e008      	b.n	80037b0 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800379e:	f7fe fe6b 	bl	8002478 <HAL_GetTick>
 80037a2:	4602      	mov	r2, r0
 80037a4:	693b      	ldr	r3, [r7, #16]
 80037a6:	1ad3      	subs	r3, r2, r3
 80037a8:	2b02      	cmp	r3, #2
 80037aa:	d901      	bls.n	80037b0 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 80037ac:	2303      	movs	r3, #3
 80037ae:	e0dd      	b.n	800396c <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80037b0:	4b14      	ldr	r3, [pc, #80]	; (8003804 <HAL_RCC_OscConfig+0x4b8>)
 80037b2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80037b6:	f003 0302 	and.w	r3, r3, #2
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d1ef      	bne.n	800379e <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	69db      	ldr	r3, [r3, #28]
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	f000 80d1 	beq.w	800396a <HAL_RCC_OscConfig+0x61e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80037c8:	4b0e      	ldr	r3, [pc, #56]	; (8003804 <HAL_RCC_OscConfig+0x4b8>)
 80037ca:	689b      	ldr	r3, [r3, #8]
 80037cc:	f003 030c 	and.w	r3, r3, #12
 80037d0:	2b0c      	cmp	r3, #12
 80037d2:	f000 808b 	beq.w	80038ec <HAL_RCC_OscConfig+0x5a0>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	69db      	ldr	r3, [r3, #28]
 80037da:	2b02      	cmp	r3, #2
 80037dc:	d15e      	bne.n	800389c <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80037de:	4b09      	ldr	r3, [pc, #36]	; (8003804 <HAL_RCC_OscConfig+0x4b8>)
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	4a08      	ldr	r2, [pc, #32]	; (8003804 <HAL_RCC_OscConfig+0x4b8>)
 80037e4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80037e8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037ea:	f7fe fe45 	bl	8002478 <HAL_GetTick>
 80037ee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80037f0:	e00c      	b.n	800380c <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80037f2:	f7fe fe41 	bl	8002478 <HAL_GetTick>
 80037f6:	4602      	mov	r2, r0
 80037f8:	693b      	ldr	r3, [r7, #16]
 80037fa:	1ad3      	subs	r3, r2, r3
 80037fc:	2b02      	cmp	r3, #2
 80037fe:	d905      	bls.n	800380c <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8003800:	2303      	movs	r3, #3
 8003802:	e0b3      	b.n	800396c <HAL_RCC_OscConfig+0x620>
 8003804:	40021000 	.word	0x40021000
 8003808:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800380c:	4b59      	ldr	r3, [pc, #356]	; (8003974 <HAL_RCC_OscConfig+0x628>)
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003814:	2b00      	cmp	r3, #0
 8003816:	d1ec      	bne.n	80037f2 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003818:	4b56      	ldr	r3, [pc, #344]	; (8003974 <HAL_RCC_OscConfig+0x628>)
 800381a:	68da      	ldr	r2, [r3, #12]
 800381c:	4b56      	ldr	r3, [pc, #344]	; (8003978 <HAL_RCC_OscConfig+0x62c>)
 800381e:	4013      	ands	r3, r2
 8003820:	687a      	ldr	r2, [r7, #4]
 8003822:	6a11      	ldr	r1, [r2, #32]
 8003824:	687a      	ldr	r2, [r7, #4]
 8003826:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003828:	3a01      	subs	r2, #1
 800382a:	0112      	lsls	r2, r2, #4
 800382c:	4311      	orrs	r1, r2
 800382e:	687a      	ldr	r2, [r7, #4]
 8003830:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8003832:	0212      	lsls	r2, r2, #8
 8003834:	4311      	orrs	r1, r2
 8003836:	687a      	ldr	r2, [r7, #4]
 8003838:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800383a:	0852      	lsrs	r2, r2, #1
 800383c:	3a01      	subs	r2, #1
 800383e:	0552      	lsls	r2, r2, #21
 8003840:	4311      	orrs	r1, r2
 8003842:	687a      	ldr	r2, [r7, #4]
 8003844:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003846:	0852      	lsrs	r2, r2, #1
 8003848:	3a01      	subs	r2, #1
 800384a:	0652      	lsls	r2, r2, #25
 800384c:	4311      	orrs	r1, r2
 800384e:	687a      	ldr	r2, [r7, #4]
 8003850:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8003852:	06d2      	lsls	r2, r2, #27
 8003854:	430a      	orrs	r2, r1
 8003856:	4947      	ldr	r1, [pc, #284]	; (8003974 <HAL_RCC_OscConfig+0x628>)
 8003858:	4313      	orrs	r3, r2
 800385a:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800385c:	4b45      	ldr	r3, [pc, #276]	; (8003974 <HAL_RCC_OscConfig+0x628>)
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	4a44      	ldr	r2, [pc, #272]	; (8003974 <HAL_RCC_OscConfig+0x628>)
 8003862:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003866:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003868:	4b42      	ldr	r3, [pc, #264]	; (8003974 <HAL_RCC_OscConfig+0x628>)
 800386a:	68db      	ldr	r3, [r3, #12]
 800386c:	4a41      	ldr	r2, [pc, #260]	; (8003974 <HAL_RCC_OscConfig+0x628>)
 800386e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003872:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003874:	f7fe fe00 	bl	8002478 <HAL_GetTick>
 8003878:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800387a:	e008      	b.n	800388e <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800387c:	f7fe fdfc 	bl	8002478 <HAL_GetTick>
 8003880:	4602      	mov	r2, r0
 8003882:	693b      	ldr	r3, [r7, #16]
 8003884:	1ad3      	subs	r3, r2, r3
 8003886:	2b02      	cmp	r3, #2
 8003888:	d901      	bls.n	800388e <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800388a:	2303      	movs	r3, #3
 800388c:	e06e      	b.n	800396c <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800388e:	4b39      	ldr	r3, [pc, #228]	; (8003974 <HAL_RCC_OscConfig+0x628>)
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003896:	2b00      	cmp	r3, #0
 8003898:	d0f0      	beq.n	800387c <HAL_RCC_OscConfig+0x530>
 800389a:	e066      	b.n	800396a <HAL_RCC_OscConfig+0x61e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800389c:	4b35      	ldr	r3, [pc, #212]	; (8003974 <HAL_RCC_OscConfig+0x628>)
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	4a34      	ldr	r2, [pc, #208]	; (8003974 <HAL_RCC_OscConfig+0x628>)
 80038a2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80038a6:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 80038a8:	4b32      	ldr	r3, [pc, #200]	; (8003974 <HAL_RCC_OscConfig+0x628>)
 80038aa:	68db      	ldr	r3, [r3, #12]
 80038ac:	4a31      	ldr	r2, [pc, #196]	; (8003974 <HAL_RCC_OscConfig+0x628>)
 80038ae:	f023 0303 	bic.w	r3, r3, #3
 80038b2:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 80038b4:	4b2f      	ldr	r3, [pc, #188]	; (8003974 <HAL_RCC_OscConfig+0x628>)
 80038b6:	68db      	ldr	r3, [r3, #12]
 80038b8:	4a2e      	ldr	r2, [pc, #184]	; (8003974 <HAL_RCC_OscConfig+0x628>)
 80038ba:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 80038be:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80038c2:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038c4:	f7fe fdd8 	bl	8002478 <HAL_GetTick>
 80038c8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80038ca:	e008      	b.n	80038de <HAL_RCC_OscConfig+0x592>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80038cc:	f7fe fdd4 	bl	8002478 <HAL_GetTick>
 80038d0:	4602      	mov	r2, r0
 80038d2:	693b      	ldr	r3, [r7, #16]
 80038d4:	1ad3      	subs	r3, r2, r3
 80038d6:	2b02      	cmp	r3, #2
 80038d8:	d901      	bls.n	80038de <HAL_RCC_OscConfig+0x592>
          {
            return HAL_TIMEOUT;
 80038da:	2303      	movs	r3, #3
 80038dc:	e046      	b.n	800396c <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80038de:	4b25      	ldr	r3, [pc, #148]	; (8003974 <HAL_RCC_OscConfig+0x628>)
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d1f0      	bne.n	80038cc <HAL_RCC_OscConfig+0x580>
 80038ea:	e03e      	b.n	800396a <HAL_RCC_OscConfig+0x61e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	69db      	ldr	r3, [r3, #28]
 80038f0:	2b01      	cmp	r3, #1
 80038f2:	d101      	bne.n	80038f8 <HAL_RCC_OscConfig+0x5ac>
      {
        return HAL_ERROR;
 80038f4:	2301      	movs	r3, #1
 80038f6:	e039      	b.n	800396c <HAL_RCC_OscConfig+0x620>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 80038f8:	4b1e      	ldr	r3, [pc, #120]	; (8003974 <HAL_RCC_OscConfig+0x628>)
 80038fa:	68db      	ldr	r3, [r3, #12]
 80038fc:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80038fe:	697b      	ldr	r3, [r7, #20]
 8003900:	f003 0203 	and.w	r2, r3, #3
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	6a1b      	ldr	r3, [r3, #32]
 8003908:	429a      	cmp	r2, r3
 800390a:	d12c      	bne.n	8003966 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800390c:	697b      	ldr	r3, [r7, #20]
 800390e:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003916:	3b01      	subs	r3, #1
 8003918:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800391a:	429a      	cmp	r2, r3
 800391c:	d123      	bne.n	8003966 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800391e:	697b      	ldr	r3, [r7, #20]
 8003920:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003928:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800392a:	429a      	cmp	r2, r3
 800392c:	d11b      	bne.n	8003966 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800392e:	697b      	ldr	r3, [r7, #20]
 8003930:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003938:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800393a:	429a      	cmp	r2, r3
 800393c:	d113      	bne.n	8003966 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800393e:	697b      	ldr	r3, [r7, #20]
 8003940:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003948:	085b      	lsrs	r3, r3, #1
 800394a:	3b01      	subs	r3, #1
 800394c:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800394e:	429a      	cmp	r2, r3
 8003950:	d109      	bne.n	8003966 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003952:	697b      	ldr	r3, [r7, #20]
 8003954:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800395c:	085b      	lsrs	r3, r3, #1
 800395e:	3b01      	subs	r3, #1
 8003960:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003962:	429a      	cmp	r2, r3
 8003964:	d001      	beq.n	800396a <HAL_RCC_OscConfig+0x61e>
      {
        return HAL_ERROR;
 8003966:	2301      	movs	r3, #1
 8003968:	e000      	b.n	800396c <HAL_RCC_OscConfig+0x620>
      }
    }
  }
  }

  return HAL_OK;
 800396a:	2300      	movs	r3, #0
}
 800396c:	4618      	mov	r0, r3
 800396e:	3720      	adds	r7, #32
 8003970:	46bd      	mov	sp, r7
 8003972:	bd80      	pop	{r7, pc}
 8003974:	40021000 	.word	0x40021000
 8003978:	019f800c 	.word	0x019f800c

0800397c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800397c:	b580      	push	{r7, lr}
 800397e:	b086      	sub	sp, #24
 8003980:	af00      	add	r7, sp, #0
 8003982:	6078      	str	r0, [r7, #4]
 8003984:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8003986:	2300      	movs	r3, #0
 8003988:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	2b00      	cmp	r3, #0
 800398e:	d101      	bne.n	8003994 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003990:	2301      	movs	r3, #1
 8003992:	e11e      	b.n	8003bd2 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003994:	4b91      	ldr	r3, [pc, #580]	; (8003bdc <HAL_RCC_ClockConfig+0x260>)
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	f003 030f 	and.w	r3, r3, #15
 800399c:	683a      	ldr	r2, [r7, #0]
 800399e:	429a      	cmp	r2, r3
 80039a0:	d910      	bls.n	80039c4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80039a2:	4b8e      	ldr	r3, [pc, #568]	; (8003bdc <HAL_RCC_ClockConfig+0x260>)
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	f023 020f 	bic.w	r2, r3, #15
 80039aa:	498c      	ldr	r1, [pc, #560]	; (8003bdc <HAL_RCC_ClockConfig+0x260>)
 80039ac:	683b      	ldr	r3, [r7, #0]
 80039ae:	4313      	orrs	r3, r2
 80039b0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80039b2:	4b8a      	ldr	r3, [pc, #552]	; (8003bdc <HAL_RCC_ClockConfig+0x260>)
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	f003 030f 	and.w	r3, r3, #15
 80039ba:	683a      	ldr	r2, [r7, #0]
 80039bc:	429a      	cmp	r2, r3
 80039be:	d001      	beq.n	80039c4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80039c0:	2301      	movs	r3, #1
 80039c2:	e106      	b.n	8003bd2 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	f003 0301 	and.w	r3, r3, #1
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d073      	beq.n	8003ab8 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	685b      	ldr	r3, [r3, #4]
 80039d4:	2b03      	cmp	r3, #3
 80039d6:	d129      	bne.n	8003a2c <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80039d8:	4b81      	ldr	r3, [pc, #516]	; (8003be0 <HAL_RCC_ClockConfig+0x264>)
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d101      	bne.n	80039e8 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 80039e4:	2301      	movs	r3, #1
 80039e6:	e0f4      	b.n	8003bd2 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 80039e8:	f000 f99e 	bl	8003d28 <RCC_GetSysClockFreqFromPLLSource>
 80039ec:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 80039ee:	693b      	ldr	r3, [r7, #16]
 80039f0:	4a7c      	ldr	r2, [pc, #496]	; (8003be4 <HAL_RCC_ClockConfig+0x268>)
 80039f2:	4293      	cmp	r3, r2
 80039f4:	d93f      	bls.n	8003a76 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80039f6:	4b7a      	ldr	r3, [pc, #488]	; (8003be0 <HAL_RCC_ClockConfig+0x264>)
 80039f8:	689b      	ldr	r3, [r3, #8]
 80039fa:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d009      	beq.n	8003a16 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d033      	beq.n	8003a76 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d12f      	bne.n	8003a76 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003a16:	4b72      	ldr	r3, [pc, #456]	; (8003be0 <HAL_RCC_ClockConfig+0x264>)
 8003a18:	689b      	ldr	r3, [r3, #8]
 8003a1a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003a1e:	4a70      	ldr	r2, [pc, #448]	; (8003be0 <HAL_RCC_ClockConfig+0x264>)
 8003a20:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003a24:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8003a26:	2380      	movs	r3, #128	; 0x80
 8003a28:	617b      	str	r3, [r7, #20]
 8003a2a:	e024      	b.n	8003a76 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	685b      	ldr	r3, [r3, #4]
 8003a30:	2b02      	cmp	r3, #2
 8003a32:	d107      	bne.n	8003a44 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003a34:	4b6a      	ldr	r3, [pc, #424]	; (8003be0 <HAL_RCC_ClockConfig+0x264>)
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d109      	bne.n	8003a54 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8003a40:	2301      	movs	r3, #1
 8003a42:	e0c6      	b.n	8003bd2 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003a44:	4b66      	ldr	r3, [pc, #408]	; (8003be0 <HAL_RCC_ClockConfig+0x264>)
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d101      	bne.n	8003a54 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8003a50:	2301      	movs	r3, #1
 8003a52:	e0be      	b.n	8003bd2 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8003a54:	f000 f8ce 	bl	8003bf4 <HAL_RCC_GetSysClockFreq>
 8003a58:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8003a5a:	693b      	ldr	r3, [r7, #16]
 8003a5c:	4a61      	ldr	r2, [pc, #388]	; (8003be4 <HAL_RCC_ClockConfig+0x268>)
 8003a5e:	4293      	cmp	r3, r2
 8003a60:	d909      	bls.n	8003a76 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003a62:	4b5f      	ldr	r3, [pc, #380]	; (8003be0 <HAL_RCC_ClockConfig+0x264>)
 8003a64:	689b      	ldr	r3, [r3, #8]
 8003a66:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003a6a:	4a5d      	ldr	r2, [pc, #372]	; (8003be0 <HAL_RCC_ClockConfig+0x264>)
 8003a6c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003a70:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8003a72:	2380      	movs	r3, #128	; 0x80
 8003a74:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003a76:	4b5a      	ldr	r3, [pc, #360]	; (8003be0 <HAL_RCC_ClockConfig+0x264>)
 8003a78:	689b      	ldr	r3, [r3, #8]
 8003a7a:	f023 0203 	bic.w	r2, r3, #3
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	685b      	ldr	r3, [r3, #4]
 8003a82:	4957      	ldr	r1, [pc, #348]	; (8003be0 <HAL_RCC_ClockConfig+0x264>)
 8003a84:	4313      	orrs	r3, r2
 8003a86:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003a88:	f7fe fcf6 	bl	8002478 <HAL_GetTick>
 8003a8c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003a8e:	e00a      	b.n	8003aa6 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003a90:	f7fe fcf2 	bl	8002478 <HAL_GetTick>
 8003a94:	4602      	mov	r2, r0
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	1ad3      	subs	r3, r2, r3
 8003a9a:	f241 3288 	movw	r2, #5000	; 0x1388
 8003a9e:	4293      	cmp	r3, r2
 8003aa0:	d901      	bls.n	8003aa6 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8003aa2:	2303      	movs	r3, #3
 8003aa4:	e095      	b.n	8003bd2 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003aa6:	4b4e      	ldr	r3, [pc, #312]	; (8003be0 <HAL_RCC_ClockConfig+0x264>)
 8003aa8:	689b      	ldr	r3, [r3, #8]
 8003aaa:	f003 020c 	and.w	r2, r3, #12
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	685b      	ldr	r3, [r3, #4]
 8003ab2:	009b      	lsls	r3, r3, #2
 8003ab4:	429a      	cmp	r2, r3
 8003ab6:	d1eb      	bne.n	8003a90 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	f003 0302 	and.w	r3, r3, #2
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d023      	beq.n	8003b0c <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	f003 0304 	and.w	r3, r3, #4
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d005      	beq.n	8003adc <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003ad0:	4b43      	ldr	r3, [pc, #268]	; (8003be0 <HAL_RCC_ClockConfig+0x264>)
 8003ad2:	689b      	ldr	r3, [r3, #8]
 8003ad4:	4a42      	ldr	r2, [pc, #264]	; (8003be0 <HAL_RCC_ClockConfig+0x264>)
 8003ad6:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003ada:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	f003 0308 	and.w	r3, r3, #8
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d007      	beq.n	8003af8 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8003ae8:	4b3d      	ldr	r3, [pc, #244]	; (8003be0 <HAL_RCC_ClockConfig+0x264>)
 8003aea:	689b      	ldr	r3, [r3, #8]
 8003aec:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8003af0:	4a3b      	ldr	r2, [pc, #236]	; (8003be0 <HAL_RCC_ClockConfig+0x264>)
 8003af2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003af6:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003af8:	4b39      	ldr	r3, [pc, #228]	; (8003be0 <HAL_RCC_ClockConfig+0x264>)
 8003afa:	689b      	ldr	r3, [r3, #8]
 8003afc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	689b      	ldr	r3, [r3, #8]
 8003b04:	4936      	ldr	r1, [pc, #216]	; (8003be0 <HAL_RCC_ClockConfig+0x264>)
 8003b06:	4313      	orrs	r3, r2
 8003b08:	608b      	str	r3, [r1, #8]
 8003b0a:	e008      	b.n	8003b1e <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8003b0c:	697b      	ldr	r3, [r7, #20]
 8003b0e:	2b80      	cmp	r3, #128	; 0x80
 8003b10:	d105      	bne.n	8003b1e <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8003b12:	4b33      	ldr	r3, [pc, #204]	; (8003be0 <HAL_RCC_ClockConfig+0x264>)
 8003b14:	689b      	ldr	r3, [r3, #8]
 8003b16:	4a32      	ldr	r2, [pc, #200]	; (8003be0 <HAL_RCC_ClockConfig+0x264>)
 8003b18:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003b1c:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003b1e:	4b2f      	ldr	r3, [pc, #188]	; (8003bdc <HAL_RCC_ClockConfig+0x260>)
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	f003 030f 	and.w	r3, r3, #15
 8003b26:	683a      	ldr	r2, [r7, #0]
 8003b28:	429a      	cmp	r2, r3
 8003b2a:	d21d      	bcs.n	8003b68 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003b2c:	4b2b      	ldr	r3, [pc, #172]	; (8003bdc <HAL_RCC_ClockConfig+0x260>)
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	f023 020f 	bic.w	r2, r3, #15
 8003b34:	4929      	ldr	r1, [pc, #164]	; (8003bdc <HAL_RCC_ClockConfig+0x260>)
 8003b36:	683b      	ldr	r3, [r7, #0]
 8003b38:	4313      	orrs	r3, r2
 8003b3a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003b3c:	f7fe fc9c 	bl	8002478 <HAL_GetTick>
 8003b40:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b42:	e00a      	b.n	8003b5a <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003b44:	f7fe fc98 	bl	8002478 <HAL_GetTick>
 8003b48:	4602      	mov	r2, r0
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	1ad3      	subs	r3, r2, r3
 8003b4e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003b52:	4293      	cmp	r3, r2
 8003b54:	d901      	bls.n	8003b5a <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8003b56:	2303      	movs	r3, #3
 8003b58:	e03b      	b.n	8003bd2 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b5a:	4b20      	ldr	r3, [pc, #128]	; (8003bdc <HAL_RCC_ClockConfig+0x260>)
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	f003 030f 	and.w	r3, r3, #15
 8003b62:	683a      	ldr	r2, [r7, #0]
 8003b64:	429a      	cmp	r2, r3
 8003b66:	d1ed      	bne.n	8003b44 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	f003 0304 	and.w	r3, r3, #4
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d008      	beq.n	8003b86 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003b74:	4b1a      	ldr	r3, [pc, #104]	; (8003be0 <HAL_RCC_ClockConfig+0x264>)
 8003b76:	689b      	ldr	r3, [r3, #8]
 8003b78:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	68db      	ldr	r3, [r3, #12]
 8003b80:	4917      	ldr	r1, [pc, #92]	; (8003be0 <HAL_RCC_ClockConfig+0x264>)
 8003b82:	4313      	orrs	r3, r2
 8003b84:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	f003 0308 	and.w	r3, r3, #8
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d009      	beq.n	8003ba6 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003b92:	4b13      	ldr	r3, [pc, #76]	; (8003be0 <HAL_RCC_ClockConfig+0x264>)
 8003b94:	689b      	ldr	r3, [r3, #8]
 8003b96:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	691b      	ldr	r3, [r3, #16]
 8003b9e:	00db      	lsls	r3, r3, #3
 8003ba0:	490f      	ldr	r1, [pc, #60]	; (8003be0 <HAL_RCC_ClockConfig+0x264>)
 8003ba2:	4313      	orrs	r3, r2
 8003ba4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003ba6:	f000 f825 	bl	8003bf4 <HAL_RCC_GetSysClockFreq>
 8003baa:	4602      	mov	r2, r0
 8003bac:	4b0c      	ldr	r3, [pc, #48]	; (8003be0 <HAL_RCC_ClockConfig+0x264>)
 8003bae:	689b      	ldr	r3, [r3, #8]
 8003bb0:	091b      	lsrs	r3, r3, #4
 8003bb2:	f003 030f 	and.w	r3, r3, #15
 8003bb6:	490c      	ldr	r1, [pc, #48]	; (8003be8 <HAL_RCC_ClockConfig+0x26c>)
 8003bb8:	5ccb      	ldrb	r3, [r1, r3]
 8003bba:	f003 031f 	and.w	r3, r3, #31
 8003bbe:	fa22 f303 	lsr.w	r3, r2, r3
 8003bc2:	4a0a      	ldr	r2, [pc, #40]	; (8003bec <HAL_RCC_ClockConfig+0x270>)
 8003bc4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8003bc6:	4b0a      	ldr	r3, [pc, #40]	; (8003bf0 <HAL_RCC_ClockConfig+0x274>)
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	4618      	mov	r0, r3
 8003bcc:	f7fe fc08 	bl	80023e0 <HAL_InitTick>
 8003bd0:	4603      	mov	r3, r0
}
 8003bd2:	4618      	mov	r0, r3
 8003bd4:	3718      	adds	r7, #24
 8003bd6:	46bd      	mov	sp, r7
 8003bd8:	bd80      	pop	{r7, pc}
 8003bda:	bf00      	nop
 8003bdc:	40022000 	.word	0x40022000
 8003be0:	40021000 	.word	0x40021000
 8003be4:	04c4b400 	.word	0x04c4b400
 8003be8:	0800b668 	.word	0x0800b668
 8003bec:	20000008 	.word	0x20000008
 8003bf0:	2000000c 	.word	0x2000000c

08003bf4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003bf4:	b480      	push	{r7}
 8003bf6:	b087      	sub	sp, #28
 8003bf8:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8003bfa:	4b2c      	ldr	r3, [pc, #176]	; (8003cac <HAL_RCC_GetSysClockFreq+0xb8>)
 8003bfc:	689b      	ldr	r3, [r3, #8]
 8003bfe:	f003 030c 	and.w	r3, r3, #12
 8003c02:	2b04      	cmp	r3, #4
 8003c04:	d102      	bne.n	8003c0c <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003c06:	4b2a      	ldr	r3, [pc, #168]	; (8003cb0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003c08:	613b      	str	r3, [r7, #16]
 8003c0a:	e047      	b.n	8003c9c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8003c0c:	4b27      	ldr	r3, [pc, #156]	; (8003cac <HAL_RCC_GetSysClockFreq+0xb8>)
 8003c0e:	689b      	ldr	r3, [r3, #8]
 8003c10:	f003 030c 	and.w	r3, r3, #12
 8003c14:	2b08      	cmp	r3, #8
 8003c16:	d102      	bne.n	8003c1e <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003c18:	4b26      	ldr	r3, [pc, #152]	; (8003cb4 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003c1a:	613b      	str	r3, [r7, #16]
 8003c1c:	e03e      	b.n	8003c9c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8003c1e:	4b23      	ldr	r3, [pc, #140]	; (8003cac <HAL_RCC_GetSysClockFreq+0xb8>)
 8003c20:	689b      	ldr	r3, [r3, #8]
 8003c22:	f003 030c 	and.w	r3, r3, #12
 8003c26:	2b0c      	cmp	r3, #12
 8003c28:	d136      	bne.n	8003c98 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003c2a:	4b20      	ldr	r3, [pc, #128]	; (8003cac <HAL_RCC_GetSysClockFreq+0xb8>)
 8003c2c:	68db      	ldr	r3, [r3, #12]
 8003c2e:	f003 0303 	and.w	r3, r3, #3
 8003c32:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003c34:	4b1d      	ldr	r3, [pc, #116]	; (8003cac <HAL_RCC_GetSysClockFreq+0xb8>)
 8003c36:	68db      	ldr	r3, [r3, #12]
 8003c38:	091b      	lsrs	r3, r3, #4
 8003c3a:	f003 030f 	and.w	r3, r3, #15
 8003c3e:	3301      	adds	r3, #1
 8003c40:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	2b03      	cmp	r3, #3
 8003c46:	d10c      	bne.n	8003c62 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003c48:	4a1a      	ldr	r2, [pc, #104]	; (8003cb4 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003c4a:	68bb      	ldr	r3, [r7, #8]
 8003c4c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c50:	4a16      	ldr	r2, [pc, #88]	; (8003cac <HAL_RCC_GetSysClockFreq+0xb8>)
 8003c52:	68d2      	ldr	r2, [r2, #12]
 8003c54:	0a12      	lsrs	r2, r2, #8
 8003c56:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003c5a:	fb02 f303 	mul.w	r3, r2, r3
 8003c5e:	617b      	str	r3, [r7, #20]
      break;
 8003c60:	e00c      	b.n	8003c7c <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003c62:	4a13      	ldr	r2, [pc, #76]	; (8003cb0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003c64:	68bb      	ldr	r3, [r7, #8]
 8003c66:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c6a:	4a10      	ldr	r2, [pc, #64]	; (8003cac <HAL_RCC_GetSysClockFreq+0xb8>)
 8003c6c:	68d2      	ldr	r2, [r2, #12]
 8003c6e:	0a12      	lsrs	r2, r2, #8
 8003c70:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003c74:	fb02 f303 	mul.w	r3, r2, r3
 8003c78:	617b      	str	r3, [r7, #20]
      break;
 8003c7a:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003c7c:	4b0b      	ldr	r3, [pc, #44]	; (8003cac <HAL_RCC_GetSysClockFreq+0xb8>)
 8003c7e:	68db      	ldr	r3, [r3, #12]
 8003c80:	0e5b      	lsrs	r3, r3, #25
 8003c82:	f003 0303 	and.w	r3, r3, #3
 8003c86:	3301      	adds	r3, #1
 8003c88:	005b      	lsls	r3, r3, #1
 8003c8a:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8003c8c:	697a      	ldr	r2, [r7, #20]
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c94:	613b      	str	r3, [r7, #16]
 8003c96:	e001      	b.n	8003c9c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8003c98:	2300      	movs	r3, #0
 8003c9a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8003c9c:	693b      	ldr	r3, [r7, #16]
}
 8003c9e:	4618      	mov	r0, r3
 8003ca0:	371c      	adds	r7, #28
 8003ca2:	46bd      	mov	sp, r7
 8003ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ca8:	4770      	bx	lr
 8003caa:	bf00      	nop
 8003cac:	40021000 	.word	0x40021000
 8003cb0:	00f42400 	.word	0x00f42400
 8003cb4:	007a1200 	.word	0x007a1200

08003cb8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003cb8:	b480      	push	{r7}
 8003cba:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003cbc:	4b03      	ldr	r3, [pc, #12]	; (8003ccc <HAL_RCC_GetHCLKFreq+0x14>)
 8003cbe:	681b      	ldr	r3, [r3, #0]
}
 8003cc0:	4618      	mov	r0, r3
 8003cc2:	46bd      	mov	sp, r7
 8003cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cc8:	4770      	bx	lr
 8003cca:	bf00      	nop
 8003ccc:	20000008 	.word	0x20000008

08003cd0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003cd0:	b580      	push	{r7, lr}
 8003cd2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003cd4:	f7ff fff0 	bl	8003cb8 <HAL_RCC_GetHCLKFreq>
 8003cd8:	4602      	mov	r2, r0
 8003cda:	4b06      	ldr	r3, [pc, #24]	; (8003cf4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003cdc:	689b      	ldr	r3, [r3, #8]
 8003cde:	0a1b      	lsrs	r3, r3, #8
 8003ce0:	f003 0307 	and.w	r3, r3, #7
 8003ce4:	4904      	ldr	r1, [pc, #16]	; (8003cf8 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003ce6:	5ccb      	ldrb	r3, [r1, r3]
 8003ce8:	f003 031f 	and.w	r3, r3, #31
 8003cec:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003cf0:	4618      	mov	r0, r3
 8003cf2:	bd80      	pop	{r7, pc}
 8003cf4:	40021000 	.word	0x40021000
 8003cf8:	0800b678 	.word	0x0800b678

08003cfc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003cfc:	b580      	push	{r7, lr}
 8003cfe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003d00:	f7ff ffda 	bl	8003cb8 <HAL_RCC_GetHCLKFreq>
 8003d04:	4602      	mov	r2, r0
 8003d06:	4b06      	ldr	r3, [pc, #24]	; (8003d20 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003d08:	689b      	ldr	r3, [r3, #8]
 8003d0a:	0adb      	lsrs	r3, r3, #11
 8003d0c:	f003 0307 	and.w	r3, r3, #7
 8003d10:	4904      	ldr	r1, [pc, #16]	; (8003d24 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003d12:	5ccb      	ldrb	r3, [r1, r3]
 8003d14:	f003 031f 	and.w	r3, r3, #31
 8003d18:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003d1c:	4618      	mov	r0, r3
 8003d1e:	bd80      	pop	{r7, pc}
 8003d20:	40021000 	.word	0x40021000
 8003d24:	0800b678 	.word	0x0800b678

08003d28 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8003d28:	b480      	push	{r7}
 8003d2a:	b087      	sub	sp, #28
 8003d2c:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003d2e:	4b1e      	ldr	r3, [pc, #120]	; (8003da8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003d30:	68db      	ldr	r3, [r3, #12]
 8003d32:	f003 0303 	and.w	r3, r3, #3
 8003d36:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003d38:	4b1b      	ldr	r3, [pc, #108]	; (8003da8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003d3a:	68db      	ldr	r3, [r3, #12]
 8003d3c:	091b      	lsrs	r3, r3, #4
 8003d3e:	f003 030f 	and.w	r3, r3, #15
 8003d42:	3301      	adds	r3, #1
 8003d44:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8003d46:	693b      	ldr	r3, [r7, #16]
 8003d48:	2b03      	cmp	r3, #3
 8003d4a:	d10c      	bne.n	8003d66 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003d4c:	4a17      	ldr	r2, [pc, #92]	; (8003dac <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d54:	4a14      	ldr	r2, [pc, #80]	; (8003da8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003d56:	68d2      	ldr	r2, [r2, #12]
 8003d58:	0a12      	lsrs	r2, r2, #8
 8003d5a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003d5e:	fb02 f303 	mul.w	r3, r2, r3
 8003d62:	617b      	str	r3, [r7, #20]
    break;
 8003d64:	e00c      	b.n	8003d80 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003d66:	4a12      	ldr	r2, [pc, #72]	; (8003db0 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d6e:	4a0e      	ldr	r2, [pc, #56]	; (8003da8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003d70:	68d2      	ldr	r2, [r2, #12]
 8003d72:	0a12      	lsrs	r2, r2, #8
 8003d74:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003d78:	fb02 f303 	mul.w	r3, r2, r3
 8003d7c:	617b      	str	r3, [r7, #20]
    break;
 8003d7e:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003d80:	4b09      	ldr	r3, [pc, #36]	; (8003da8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003d82:	68db      	ldr	r3, [r3, #12]
 8003d84:	0e5b      	lsrs	r3, r3, #25
 8003d86:	f003 0303 	and.w	r3, r3, #3
 8003d8a:	3301      	adds	r3, #1
 8003d8c:	005b      	lsls	r3, r3, #1
 8003d8e:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8003d90:	697a      	ldr	r2, [r7, #20]
 8003d92:	68bb      	ldr	r3, [r7, #8]
 8003d94:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d98:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8003d9a:	687b      	ldr	r3, [r7, #4]
}
 8003d9c:	4618      	mov	r0, r3
 8003d9e:	371c      	adds	r7, #28
 8003da0:	46bd      	mov	sp, r7
 8003da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003da6:	4770      	bx	lr
 8003da8:	40021000 	.word	0x40021000
 8003dac:	007a1200 	.word	0x007a1200
 8003db0:	00f42400 	.word	0x00f42400

08003db4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003db4:	b580      	push	{r7, lr}
 8003db6:	b086      	sub	sp, #24
 8003db8:	af00      	add	r7, sp, #0
 8003dba:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003dbc:	2300      	movs	r3, #0
 8003dbe:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003dc0:	2300      	movs	r3, #0
 8003dc2:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	f000 8098 	beq.w	8003f02 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003dd2:	2300      	movs	r3, #0
 8003dd4:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003dd6:	4b43      	ldr	r3, [pc, #268]	; (8003ee4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003dd8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003dda:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d10d      	bne.n	8003dfe <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003de2:	4b40      	ldr	r3, [pc, #256]	; (8003ee4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003de4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003de6:	4a3f      	ldr	r2, [pc, #252]	; (8003ee4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003de8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003dec:	6593      	str	r3, [r2, #88]	; 0x58
 8003dee:	4b3d      	ldr	r3, [pc, #244]	; (8003ee4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003df0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003df2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003df6:	60bb      	str	r3, [r7, #8]
 8003df8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003dfa:	2301      	movs	r3, #1
 8003dfc:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003dfe:	4b3a      	ldr	r3, [pc, #232]	; (8003ee8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	4a39      	ldr	r2, [pc, #228]	; (8003ee8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003e04:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003e08:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003e0a:	f7fe fb35 	bl	8002478 <HAL_GetTick>
 8003e0e:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003e10:	e009      	b.n	8003e26 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003e12:	f7fe fb31 	bl	8002478 <HAL_GetTick>
 8003e16:	4602      	mov	r2, r0
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	1ad3      	subs	r3, r2, r3
 8003e1c:	2b02      	cmp	r3, #2
 8003e1e:	d902      	bls.n	8003e26 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8003e20:	2303      	movs	r3, #3
 8003e22:	74fb      	strb	r3, [r7, #19]
        break;
 8003e24:	e005      	b.n	8003e32 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003e26:	4b30      	ldr	r3, [pc, #192]	; (8003ee8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d0ef      	beq.n	8003e12 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8003e32:	7cfb      	ldrb	r3, [r7, #19]
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d159      	bne.n	8003eec <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003e38:	4b2a      	ldr	r3, [pc, #168]	; (8003ee4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003e3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003e3e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003e42:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003e44:	697b      	ldr	r3, [r7, #20]
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d01e      	beq.n	8003e88 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003e4e:	697a      	ldr	r2, [r7, #20]
 8003e50:	429a      	cmp	r2, r3
 8003e52:	d019      	beq.n	8003e88 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003e54:	4b23      	ldr	r3, [pc, #140]	; (8003ee4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003e56:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003e5a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003e5e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003e60:	4b20      	ldr	r3, [pc, #128]	; (8003ee4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003e62:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003e66:	4a1f      	ldr	r2, [pc, #124]	; (8003ee4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003e68:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003e6c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003e70:	4b1c      	ldr	r3, [pc, #112]	; (8003ee4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003e72:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003e76:	4a1b      	ldr	r2, [pc, #108]	; (8003ee4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003e78:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003e7c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003e80:	4a18      	ldr	r2, [pc, #96]	; (8003ee4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003e82:	697b      	ldr	r3, [r7, #20]
 8003e84:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003e88:	697b      	ldr	r3, [r7, #20]
 8003e8a:	f003 0301 	and.w	r3, r3, #1
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d016      	beq.n	8003ec0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e92:	f7fe faf1 	bl	8002478 <HAL_GetTick>
 8003e96:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003e98:	e00b      	b.n	8003eb2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003e9a:	f7fe faed 	bl	8002478 <HAL_GetTick>
 8003e9e:	4602      	mov	r2, r0
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	1ad3      	subs	r3, r2, r3
 8003ea4:	f241 3288 	movw	r2, #5000	; 0x1388
 8003ea8:	4293      	cmp	r3, r2
 8003eaa:	d902      	bls.n	8003eb2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8003eac:	2303      	movs	r3, #3
 8003eae:	74fb      	strb	r3, [r7, #19]
            break;
 8003eb0:	e006      	b.n	8003ec0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003eb2:	4b0c      	ldr	r3, [pc, #48]	; (8003ee4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003eb4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003eb8:	f003 0302 	and.w	r3, r3, #2
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d0ec      	beq.n	8003e9a <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8003ec0:	7cfb      	ldrb	r3, [r7, #19]
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d10b      	bne.n	8003ede <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003ec6:	4b07      	ldr	r3, [pc, #28]	; (8003ee4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003ec8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003ecc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003ed4:	4903      	ldr	r1, [pc, #12]	; (8003ee4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003ed6:	4313      	orrs	r3, r2
 8003ed8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8003edc:	e008      	b.n	8003ef0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003ede:	7cfb      	ldrb	r3, [r7, #19]
 8003ee0:	74bb      	strb	r3, [r7, #18]
 8003ee2:	e005      	b.n	8003ef0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8003ee4:	40021000 	.word	0x40021000
 8003ee8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003eec:	7cfb      	ldrb	r3, [r7, #19]
 8003eee:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003ef0:	7c7b      	ldrb	r3, [r7, #17]
 8003ef2:	2b01      	cmp	r3, #1
 8003ef4:	d105      	bne.n	8003f02 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003ef6:	4ba7      	ldr	r3, [pc, #668]	; (8004194 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003ef8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003efa:	4aa6      	ldr	r2, [pc, #664]	; (8004194 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003efc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003f00:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	f003 0301 	and.w	r3, r3, #1
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d00a      	beq.n	8003f24 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003f0e:	4ba1      	ldr	r3, [pc, #644]	; (8004194 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003f10:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f14:	f023 0203 	bic.w	r2, r3, #3
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	685b      	ldr	r3, [r3, #4]
 8003f1c:	499d      	ldr	r1, [pc, #628]	; (8004194 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003f1e:	4313      	orrs	r3, r2
 8003f20:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	f003 0302 	and.w	r3, r3, #2
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d00a      	beq.n	8003f46 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003f30:	4b98      	ldr	r3, [pc, #608]	; (8004194 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003f32:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f36:	f023 020c 	bic.w	r2, r3, #12
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	689b      	ldr	r3, [r3, #8]
 8003f3e:	4995      	ldr	r1, [pc, #596]	; (8004194 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003f40:	4313      	orrs	r3, r2
 8003f42:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	f003 0304 	and.w	r3, r3, #4
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d00a      	beq.n	8003f68 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003f52:	4b90      	ldr	r3, [pc, #576]	; (8004194 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003f54:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f58:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	68db      	ldr	r3, [r3, #12]
 8003f60:	498c      	ldr	r1, [pc, #560]	; (8004194 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003f62:	4313      	orrs	r3, r2
 8003f64:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	f003 0308 	and.w	r3, r3, #8
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d00a      	beq.n	8003f8a <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003f74:	4b87      	ldr	r3, [pc, #540]	; (8004194 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003f76:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f7a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	691b      	ldr	r3, [r3, #16]
 8003f82:	4984      	ldr	r1, [pc, #528]	; (8004194 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003f84:	4313      	orrs	r3, r2
 8003f86:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	f003 0310 	and.w	r3, r3, #16
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d00a      	beq.n	8003fac <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003f96:	4b7f      	ldr	r3, [pc, #508]	; (8004194 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003f98:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f9c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	695b      	ldr	r3, [r3, #20]
 8003fa4:	497b      	ldr	r1, [pc, #492]	; (8004194 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003fa6:	4313      	orrs	r3, r2
 8003fa8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	f003 0320 	and.w	r3, r3, #32
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d00a      	beq.n	8003fce <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003fb8:	4b76      	ldr	r3, [pc, #472]	; (8004194 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003fba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003fbe:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	699b      	ldr	r3, [r3, #24]
 8003fc6:	4973      	ldr	r1, [pc, #460]	; (8004194 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003fc8:	4313      	orrs	r3, r2
 8003fca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d00a      	beq.n	8003ff0 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003fda:	4b6e      	ldr	r3, [pc, #440]	; (8004194 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003fdc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003fe0:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	69db      	ldr	r3, [r3, #28]
 8003fe8:	496a      	ldr	r1, [pc, #424]	; (8004194 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003fea:	4313      	orrs	r3, r2
 8003fec:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	d00a      	beq.n	8004012 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003ffc:	4b65      	ldr	r3, [pc, #404]	; (8004194 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003ffe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004002:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	6a1b      	ldr	r3, [r3, #32]
 800400a:	4962      	ldr	r1, [pc, #392]	; (8004194 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800400c:	4313      	orrs	r3, r2
 800400e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800401a:	2b00      	cmp	r3, #0
 800401c:	d00a      	beq.n	8004034 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800401e:	4b5d      	ldr	r3, [pc, #372]	; (8004194 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004020:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004024:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800402c:	4959      	ldr	r1, [pc, #356]	; (8004194 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800402e:	4313      	orrs	r3, r2
 8004030:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800403c:	2b00      	cmp	r3, #0
 800403e:	d00a      	beq.n	8004056 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004040:	4b54      	ldr	r3, [pc, #336]	; (8004194 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004042:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004046:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800404e:	4951      	ldr	r1, [pc, #324]	; (8004194 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004050:	4313      	orrs	r3, r2
 8004052:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800405e:	2b00      	cmp	r3, #0
 8004060:	d015      	beq.n	800408e <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004062:	4b4c      	ldr	r3, [pc, #304]	; (8004194 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004064:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004068:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004070:	4948      	ldr	r1, [pc, #288]	; (8004194 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004072:	4313      	orrs	r3, r2
 8004074:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800407c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004080:	d105      	bne.n	800408e <HAL_RCCEx_PeriphCLKConfig+0x2da>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004082:	4b44      	ldr	r3, [pc, #272]	; (8004194 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004084:	68db      	ldr	r3, [r3, #12]
 8004086:	4a43      	ldr	r2, [pc, #268]	; (8004194 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004088:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800408c:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004096:	2b00      	cmp	r3, #0
 8004098:	d015      	beq.n	80040c6 <HAL_RCCEx_PeriphCLKConfig+0x312>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800409a:	4b3e      	ldr	r3, [pc, #248]	; (8004194 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800409c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80040a0:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040a8:	493a      	ldr	r1, [pc, #232]	; (8004194 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80040aa:	4313      	orrs	r3, r2
 80040ac:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040b4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80040b8:	d105      	bne.n	80040c6 <HAL_RCCEx_PeriphCLKConfig+0x312>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80040ba:	4b36      	ldr	r3, [pc, #216]	; (8004194 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80040bc:	68db      	ldr	r3, [r3, #12]
 80040be:	4a35      	ldr	r2, [pc, #212]	; (8004194 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80040c0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80040c4:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d015      	beq.n	80040fe <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80040d2:	4b30      	ldr	r3, [pc, #192]	; (8004194 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80040d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80040d8:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80040e0:	492c      	ldr	r1, [pc, #176]	; (8004194 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80040e2:	4313      	orrs	r3, r2
 80040e4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80040ec:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80040f0:	d105      	bne.n	80040fe <HAL_RCCEx_PeriphCLKConfig+0x34a>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80040f2:	4b28      	ldr	r3, [pc, #160]	; (8004194 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80040f4:	68db      	ldr	r3, [r3, #12]
 80040f6:	4a27      	ldr	r2, [pc, #156]	; (8004194 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80040f8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80040fc:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004106:	2b00      	cmp	r3, #0
 8004108:	d015      	beq.n	8004136 <HAL_RCCEx_PeriphCLKConfig+0x382>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800410a:	4b22      	ldr	r3, [pc, #136]	; (8004194 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800410c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004110:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004118:	491e      	ldr	r1, [pc, #120]	; (8004194 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800411a:	4313      	orrs	r3, r2
 800411c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004124:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004128:	d105      	bne.n	8004136 <HAL_RCCEx_PeriphCLKConfig+0x382>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800412a:	4b1a      	ldr	r3, [pc, #104]	; (8004194 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800412c:	68db      	ldr	r3, [r3, #12]
 800412e:	4a19      	ldr	r2, [pc, #100]	; (8004194 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004130:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004134:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800413e:	2b00      	cmp	r3, #0
 8004140:	d015      	beq.n	800416e <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004142:	4b14      	ldr	r3, [pc, #80]	; (8004194 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004144:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004148:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004150:	4910      	ldr	r1, [pc, #64]	; (8004194 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004152:	4313      	orrs	r3, r2
 8004154:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800415c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004160:	d105      	bne.n	800416e <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004162:	4b0c      	ldr	r3, [pc, #48]	; (8004194 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004164:	68db      	ldr	r3, [r3, #12]
 8004166:	4a0b      	ldr	r2, [pc, #44]	; (8004194 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004168:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800416c:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004176:	2b00      	cmp	r3, #0
 8004178:	d018      	beq.n	80041ac <HAL_RCCEx_PeriphCLKConfig+0x3f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800417a:	4b06      	ldr	r3, [pc, #24]	; (8004194 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800417c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004180:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004188:	4902      	ldr	r1, [pc, #8]	; (8004194 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800418a:	4313      	orrs	r3, r2
 800418c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	e001      	b.n	8004198 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8004194:	40021000 	.word	0x40021000
 8004198:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800419a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800419e:	d105      	bne.n	80041ac <HAL_RCCEx_PeriphCLKConfig+0x3f8>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80041a0:	4b21      	ldr	r3, [pc, #132]	; (8004228 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 80041a2:	68db      	ldr	r3, [r3, #12]
 80041a4:	4a20      	ldr	r2, [pc, #128]	; (8004228 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 80041a6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80041aa:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d015      	beq.n	80041e4 <HAL_RCCEx_PeriphCLKConfig+0x430>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 80041b8:	4b1b      	ldr	r3, [pc, #108]	; (8004228 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 80041ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80041be:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80041c6:	4918      	ldr	r1, [pc, #96]	; (8004228 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 80041c8:	4313      	orrs	r3, r2
 80041ca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80041d2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80041d6:	d105      	bne.n	80041e4 <HAL_RCCEx_PeriphCLKConfig+0x430>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80041d8:	4b13      	ldr	r3, [pc, #76]	; (8004228 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 80041da:	68db      	ldr	r3, [r3, #12]
 80041dc:	4a12      	ldr	r2, [pc, #72]	; (8004228 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 80041de:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80041e2:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d015      	beq.n	800421c <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80041f0:	4b0d      	ldr	r3, [pc, #52]	; (8004228 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 80041f2:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80041f6:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80041fe:	490a      	ldr	r1, [pc, #40]	; (8004228 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 8004200:	4313      	orrs	r3, r2
 8004202:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800420a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800420e:	d105      	bne.n	800421c <HAL_RCCEx_PeriphCLKConfig+0x468>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004210:	4b05      	ldr	r3, [pc, #20]	; (8004228 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 8004212:	68db      	ldr	r3, [r3, #12]
 8004214:	4a04      	ldr	r2, [pc, #16]	; (8004228 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 8004216:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800421a:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800421c:	7cbb      	ldrb	r3, [r7, #18]
}
 800421e:	4618      	mov	r0, r3
 8004220:	3718      	adds	r7, #24
 8004222:	46bd      	mov	sp, r7
 8004224:	bd80      	pop	{r7, pc}
 8004226:	bf00      	nop
 8004228:	40021000 	.word	0x40021000

0800422c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800422c:	b580      	push	{r7, lr}
 800422e:	b084      	sub	sp, #16
 8004230:	af00      	add	r7, sp, #0
 8004232:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	2b00      	cmp	r3, #0
 8004238:	d101      	bne.n	800423e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800423a:	2301      	movs	r3, #1
 800423c:	e09d      	b.n	800437a <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004242:	2b00      	cmp	r3, #0
 8004244:	d108      	bne.n	8004258 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	685b      	ldr	r3, [r3, #4]
 800424a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800424e:	d009      	beq.n	8004264 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	2200      	movs	r2, #0
 8004254:	61da      	str	r2, [r3, #28]
 8004256:	e005      	b.n	8004264 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	2200      	movs	r2, #0
 800425c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	2200      	movs	r2, #0
 8004262:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	2200      	movs	r2, #0
 8004268:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004270:	b2db      	uxtb	r3, r3
 8004272:	2b00      	cmp	r3, #0
 8004274:	d106      	bne.n	8004284 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	2200      	movs	r2, #0
 800427a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800427e:	6878      	ldr	r0, [r7, #4]
 8004280:	f7fd fe9c 	bl	8001fbc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	2202      	movs	r2, #2
 8004288:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	681a      	ldr	r2, [r3, #0]
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800429a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	68db      	ldr	r3, [r3, #12]
 80042a0:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80042a4:	d902      	bls.n	80042ac <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80042a6:	2300      	movs	r3, #0
 80042a8:	60fb      	str	r3, [r7, #12]
 80042aa:	e002      	b.n	80042b2 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80042ac:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80042b0:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	68db      	ldr	r3, [r3, #12]
 80042b6:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 80042ba:	d007      	beq.n	80042cc <HAL_SPI_Init+0xa0>
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	68db      	ldr	r3, [r3, #12]
 80042c0:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80042c4:	d002      	beq.n	80042cc <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	2200      	movs	r2, #0
 80042ca:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	685b      	ldr	r3, [r3, #4]
 80042d0:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	689b      	ldr	r3, [r3, #8]
 80042d8:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80042dc:	431a      	orrs	r2, r3
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	691b      	ldr	r3, [r3, #16]
 80042e2:	f003 0302 	and.w	r3, r3, #2
 80042e6:	431a      	orrs	r2, r3
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	695b      	ldr	r3, [r3, #20]
 80042ec:	f003 0301 	and.w	r3, r3, #1
 80042f0:	431a      	orrs	r2, r3
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	699b      	ldr	r3, [r3, #24]
 80042f6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80042fa:	431a      	orrs	r2, r3
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	69db      	ldr	r3, [r3, #28]
 8004300:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004304:	431a      	orrs	r2, r3
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	6a1b      	ldr	r3, [r3, #32]
 800430a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800430e:	ea42 0103 	orr.w	r1, r2, r3
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004316:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	430a      	orrs	r2, r1
 8004320:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	699b      	ldr	r3, [r3, #24]
 8004326:	0c1b      	lsrs	r3, r3, #16
 8004328:	f003 0204 	and.w	r2, r3, #4
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004330:	f003 0310 	and.w	r3, r3, #16
 8004334:	431a      	orrs	r2, r3
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800433a:	f003 0308 	and.w	r3, r3, #8
 800433e:	431a      	orrs	r2, r3
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	68db      	ldr	r3, [r3, #12]
 8004344:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8004348:	ea42 0103 	orr.w	r1, r2, r3
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	430a      	orrs	r2, r1
 8004358:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	69da      	ldr	r2, [r3, #28]
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004368:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	2200      	movs	r2, #0
 800436e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	2201      	movs	r2, #1
 8004374:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8004378:	2300      	movs	r3, #0
}
 800437a:	4618      	mov	r0, r3
 800437c:	3710      	adds	r7, #16
 800437e:	46bd      	mov	sp, r7
 8004380:	bd80      	pop	{r7, pc}

08004382 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004382:	b580      	push	{r7, lr}
 8004384:	b088      	sub	sp, #32
 8004386:	af00      	add	r7, sp, #0
 8004388:	60f8      	str	r0, [r7, #12]
 800438a:	60b9      	str	r1, [r7, #8]
 800438c:	603b      	str	r3, [r7, #0]
 800438e:	4613      	mov	r3, r2
 8004390:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004392:	2300      	movs	r3, #0
 8004394:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800439c:	2b01      	cmp	r3, #1
 800439e:	d101      	bne.n	80043a4 <HAL_SPI_Transmit+0x22>
 80043a0:	2302      	movs	r3, #2
 80043a2:	e158      	b.n	8004656 <HAL_SPI_Transmit+0x2d4>
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	2201      	movs	r2, #1
 80043a8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80043ac:	f7fe f864 	bl	8002478 <HAL_GetTick>
 80043b0:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80043b2:	88fb      	ldrh	r3, [r7, #6]
 80043b4:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80043bc:	b2db      	uxtb	r3, r3
 80043be:	2b01      	cmp	r3, #1
 80043c0:	d002      	beq.n	80043c8 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80043c2:	2302      	movs	r3, #2
 80043c4:	77fb      	strb	r3, [r7, #31]
    goto error;
 80043c6:	e13d      	b.n	8004644 <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 80043c8:	68bb      	ldr	r3, [r7, #8]
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d002      	beq.n	80043d4 <HAL_SPI_Transmit+0x52>
 80043ce:	88fb      	ldrh	r3, [r7, #6]
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	d102      	bne.n	80043da <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80043d4:	2301      	movs	r3, #1
 80043d6:	77fb      	strb	r3, [r7, #31]
    goto error;
 80043d8:	e134      	b.n	8004644 <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	2203      	movs	r2, #3
 80043de:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	2200      	movs	r2, #0
 80043e6:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	68ba      	ldr	r2, [r7, #8]
 80043ec:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	88fa      	ldrh	r2, [r7, #6]
 80043f2:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	88fa      	ldrh	r2, [r7, #6]
 80043f8:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	2200      	movs	r2, #0
 80043fe:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	2200      	movs	r2, #0
 8004404:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	2200      	movs	r2, #0
 800440c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	2200      	movs	r2, #0
 8004414:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	2200      	movs	r2, #0
 800441a:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	689b      	ldr	r3, [r3, #8]
 8004420:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004424:	d10f      	bne.n	8004446 <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	681a      	ldr	r2, [r3, #0]
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004434:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	681a      	ldr	r2, [r3, #0]
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004444:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004450:	2b40      	cmp	r3, #64	; 0x40
 8004452:	d007      	beq.n	8004464 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	681a      	ldr	r2, [r3, #0]
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004462:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	68db      	ldr	r3, [r3, #12]
 8004468:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800446c:	d94b      	bls.n	8004506 <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	685b      	ldr	r3, [r3, #4]
 8004472:	2b00      	cmp	r3, #0
 8004474:	d002      	beq.n	800447c <HAL_SPI_Transmit+0xfa>
 8004476:	8afb      	ldrh	r3, [r7, #22]
 8004478:	2b01      	cmp	r3, #1
 800447a:	d13e      	bne.n	80044fa <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004480:	881a      	ldrh	r2, [r3, #0]
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800448c:	1c9a      	adds	r2, r3, #2
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004496:	b29b      	uxth	r3, r3
 8004498:	3b01      	subs	r3, #1
 800449a:	b29a      	uxth	r2, r3
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80044a0:	e02b      	b.n	80044fa <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	689b      	ldr	r3, [r3, #8]
 80044a8:	f003 0302 	and.w	r3, r3, #2
 80044ac:	2b02      	cmp	r3, #2
 80044ae:	d112      	bne.n	80044d6 <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80044b4:	881a      	ldrh	r2, [r3, #0]
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80044c0:	1c9a      	adds	r2, r3, #2
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80044ca:	b29b      	uxth	r3, r3
 80044cc:	3b01      	subs	r3, #1
 80044ce:	b29a      	uxth	r2, r3
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	87da      	strh	r2, [r3, #62]	; 0x3e
 80044d4:	e011      	b.n	80044fa <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80044d6:	f7fd ffcf 	bl	8002478 <HAL_GetTick>
 80044da:	4602      	mov	r2, r0
 80044dc:	69bb      	ldr	r3, [r7, #24]
 80044de:	1ad3      	subs	r3, r2, r3
 80044e0:	683a      	ldr	r2, [r7, #0]
 80044e2:	429a      	cmp	r2, r3
 80044e4:	d803      	bhi.n	80044ee <HAL_SPI_Transmit+0x16c>
 80044e6:	683b      	ldr	r3, [r7, #0]
 80044e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80044ec:	d102      	bne.n	80044f4 <HAL_SPI_Transmit+0x172>
 80044ee:	683b      	ldr	r3, [r7, #0]
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	d102      	bne.n	80044fa <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 80044f4:	2303      	movs	r3, #3
 80044f6:	77fb      	strb	r3, [r7, #31]
          goto error;
 80044f8:	e0a4      	b.n	8004644 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80044fe:	b29b      	uxth	r3, r3
 8004500:	2b00      	cmp	r3, #0
 8004502:	d1ce      	bne.n	80044a2 <HAL_SPI_Transmit+0x120>
 8004504:	e07c      	b.n	8004600 <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	685b      	ldr	r3, [r3, #4]
 800450a:	2b00      	cmp	r3, #0
 800450c:	d002      	beq.n	8004514 <HAL_SPI_Transmit+0x192>
 800450e:	8afb      	ldrh	r3, [r7, #22]
 8004510:	2b01      	cmp	r3, #1
 8004512:	d170      	bne.n	80045f6 <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004518:	b29b      	uxth	r3, r3
 800451a:	2b01      	cmp	r3, #1
 800451c:	d912      	bls.n	8004544 <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004522:	881a      	ldrh	r2, [r3, #0]
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800452e:	1c9a      	adds	r2, r3, #2
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004538:	b29b      	uxth	r3, r3
 800453a:	3b02      	subs	r3, #2
 800453c:	b29a      	uxth	r2, r3
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004542:	e058      	b.n	80045f6 <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	330c      	adds	r3, #12
 800454e:	7812      	ldrb	r2, [r2, #0]
 8004550:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004556:	1c5a      	adds	r2, r3, #1
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004560:	b29b      	uxth	r3, r3
 8004562:	3b01      	subs	r3, #1
 8004564:	b29a      	uxth	r2, r3
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 800456a:	e044      	b.n	80045f6 <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	689b      	ldr	r3, [r3, #8]
 8004572:	f003 0302 	and.w	r3, r3, #2
 8004576:	2b02      	cmp	r3, #2
 8004578:	d12b      	bne.n	80045d2 <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800457e:	b29b      	uxth	r3, r3
 8004580:	2b01      	cmp	r3, #1
 8004582:	d912      	bls.n	80045aa <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004588:	881a      	ldrh	r2, [r3, #0]
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004594:	1c9a      	adds	r2, r3, #2
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800459e:	b29b      	uxth	r3, r3
 80045a0:	3b02      	subs	r3, #2
 80045a2:	b29a      	uxth	r2, r3
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	87da      	strh	r2, [r3, #62]	; 0x3e
 80045a8:	e025      	b.n	80045f6 <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	330c      	adds	r3, #12
 80045b4:	7812      	ldrb	r2, [r2, #0]
 80045b6:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80045bc:	1c5a      	adds	r2, r3, #1
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80045c6:	b29b      	uxth	r3, r3
 80045c8:	3b01      	subs	r3, #1
 80045ca:	b29a      	uxth	r2, r3
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	87da      	strh	r2, [r3, #62]	; 0x3e
 80045d0:	e011      	b.n	80045f6 <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80045d2:	f7fd ff51 	bl	8002478 <HAL_GetTick>
 80045d6:	4602      	mov	r2, r0
 80045d8:	69bb      	ldr	r3, [r7, #24]
 80045da:	1ad3      	subs	r3, r2, r3
 80045dc:	683a      	ldr	r2, [r7, #0]
 80045de:	429a      	cmp	r2, r3
 80045e0:	d803      	bhi.n	80045ea <HAL_SPI_Transmit+0x268>
 80045e2:	683b      	ldr	r3, [r7, #0]
 80045e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045e8:	d102      	bne.n	80045f0 <HAL_SPI_Transmit+0x26e>
 80045ea:	683b      	ldr	r3, [r7, #0]
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d102      	bne.n	80045f6 <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 80045f0:	2303      	movs	r3, #3
 80045f2:	77fb      	strb	r3, [r7, #31]
          goto error;
 80045f4:	e026      	b.n	8004644 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80045fa:	b29b      	uxth	r3, r3
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d1b5      	bne.n	800456c <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004600:	69ba      	ldr	r2, [r7, #24]
 8004602:	6839      	ldr	r1, [r7, #0]
 8004604:	68f8      	ldr	r0, [r7, #12]
 8004606:	f000 fce3 	bl	8004fd0 <SPI_EndRxTxTransaction>
 800460a:	4603      	mov	r3, r0
 800460c:	2b00      	cmp	r3, #0
 800460e:	d002      	beq.n	8004616 <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	2220      	movs	r2, #32
 8004614:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	689b      	ldr	r3, [r3, #8]
 800461a:	2b00      	cmp	r3, #0
 800461c:	d10a      	bne.n	8004634 <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800461e:	2300      	movs	r3, #0
 8004620:	613b      	str	r3, [r7, #16]
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	68db      	ldr	r3, [r3, #12]
 8004628:	613b      	str	r3, [r7, #16]
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	689b      	ldr	r3, [r3, #8]
 8004630:	613b      	str	r3, [r7, #16]
 8004632:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004638:	2b00      	cmp	r3, #0
 800463a:	d002      	beq.n	8004642 <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 800463c:	2301      	movs	r3, #1
 800463e:	77fb      	strb	r3, [r7, #31]
 8004640:	e000      	b.n	8004644 <HAL_SPI_Transmit+0x2c2>
  }

error:
 8004642:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	2201      	movs	r2, #1
 8004648:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	2200      	movs	r2, #0
 8004650:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8004654:	7ffb      	ldrb	r3, [r7, #31]
}
 8004656:	4618      	mov	r0, r3
 8004658:	3720      	adds	r7, #32
 800465a:	46bd      	mov	sp, r7
 800465c:	bd80      	pop	{r7, pc}

0800465e <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800465e:	b580      	push	{r7, lr}
 8004660:	b088      	sub	sp, #32
 8004662:	af02      	add	r7, sp, #8
 8004664:	60f8      	str	r0, [r7, #12]
 8004666:	60b9      	str	r1, [r7, #8]
 8004668:	603b      	str	r3, [r7, #0]
 800466a:	4613      	mov	r3, r2
 800466c:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800466e:	2300      	movs	r3, #0
 8004670:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	685b      	ldr	r3, [r3, #4]
 8004676:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800467a:	d112      	bne.n	80046a2 <HAL_SPI_Receive+0x44>
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	689b      	ldr	r3, [r3, #8]
 8004680:	2b00      	cmp	r3, #0
 8004682:	d10e      	bne.n	80046a2 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	2204      	movs	r2, #4
 8004688:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800468c:	88fa      	ldrh	r2, [r7, #6]
 800468e:	683b      	ldr	r3, [r7, #0]
 8004690:	9300      	str	r3, [sp, #0]
 8004692:	4613      	mov	r3, r2
 8004694:	68ba      	ldr	r2, [r7, #8]
 8004696:	68b9      	ldr	r1, [r7, #8]
 8004698:	68f8      	ldr	r0, [r7, #12]
 800469a:	f000 f910 	bl	80048be <HAL_SPI_TransmitReceive>
 800469e:	4603      	mov	r3, r0
 80046a0:	e109      	b.n	80048b6 <HAL_SPI_Receive+0x258>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80046a8:	2b01      	cmp	r3, #1
 80046aa:	d101      	bne.n	80046b0 <HAL_SPI_Receive+0x52>
 80046ac:	2302      	movs	r3, #2
 80046ae:	e102      	b.n	80048b6 <HAL_SPI_Receive+0x258>
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	2201      	movs	r2, #1
 80046b4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80046b8:	f7fd fede 	bl	8002478 <HAL_GetTick>
 80046bc:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80046c4:	b2db      	uxtb	r3, r3
 80046c6:	2b01      	cmp	r3, #1
 80046c8:	d002      	beq.n	80046d0 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 80046ca:	2302      	movs	r3, #2
 80046cc:	75fb      	strb	r3, [r7, #23]
    goto error;
 80046ce:	e0e9      	b.n	80048a4 <HAL_SPI_Receive+0x246>
  }

  if ((pData == NULL) || (Size == 0U))
 80046d0:	68bb      	ldr	r3, [r7, #8]
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d002      	beq.n	80046dc <HAL_SPI_Receive+0x7e>
 80046d6:	88fb      	ldrh	r3, [r7, #6]
 80046d8:	2b00      	cmp	r3, #0
 80046da:	d102      	bne.n	80046e2 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 80046dc:	2301      	movs	r3, #1
 80046de:	75fb      	strb	r3, [r7, #23]
    goto error;
 80046e0:	e0e0      	b.n	80048a4 <HAL_SPI_Receive+0x246>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	2204      	movs	r2, #4
 80046e6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	2200      	movs	r2, #0
 80046ee:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	68ba      	ldr	r2, [r7, #8]
 80046f4:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	88fa      	ldrh	r2, [r7, #6]
 80046fa:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	88fa      	ldrh	r2, [r7, #6]
 8004702:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	2200      	movs	r2, #0
 800470a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	2200      	movs	r2, #0
 8004710:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	2200      	movs	r2, #0
 8004716:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	2200      	movs	r2, #0
 800471c:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	2200      	movs	r2, #0
 8004722:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	68db      	ldr	r3, [r3, #12]
 8004728:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800472c:	d908      	bls.n	8004740 <HAL_SPI_Receive+0xe2>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	685a      	ldr	r2, [r3, #4]
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800473c:	605a      	str	r2, [r3, #4]
 800473e:	e007      	b.n	8004750 <HAL_SPI_Receive+0xf2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	685a      	ldr	r2, [r3, #4]
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800474e:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	689b      	ldr	r3, [r3, #8]
 8004754:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004758:	d10f      	bne.n	800477a <HAL_SPI_Receive+0x11c>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	681a      	ldr	r2, [r3, #0]
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004768:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	681a      	ldr	r2, [r3, #0]
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8004778:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004784:	2b40      	cmp	r3, #64	; 0x40
 8004786:	d007      	beq.n	8004798 <HAL_SPI_Receive+0x13a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	681a      	ldr	r2, [r3, #0]
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004796:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	68db      	ldr	r3, [r3, #12]
 800479c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80047a0:	d867      	bhi.n	8004872 <HAL_SPI_Receive+0x214>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80047a2:	e030      	b.n	8004806 <HAL_SPI_Receive+0x1a8>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	689b      	ldr	r3, [r3, #8]
 80047aa:	f003 0301 	and.w	r3, r3, #1
 80047ae:	2b01      	cmp	r3, #1
 80047b0:	d117      	bne.n	80047e2 <HAL_SPI_Receive+0x184>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	f103 020c 	add.w	r2, r3, #12
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047be:	7812      	ldrb	r2, [r2, #0]
 80047c0:	b2d2      	uxtb	r2, r2
 80047c2:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047c8:	1c5a      	adds	r2, r3, #1
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80047d4:	b29b      	uxth	r3, r3
 80047d6:	3b01      	subs	r3, #1
 80047d8:	b29a      	uxth	r2, r3
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 80047e0:	e011      	b.n	8004806 <HAL_SPI_Receive+0x1a8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80047e2:	f7fd fe49 	bl	8002478 <HAL_GetTick>
 80047e6:	4602      	mov	r2, r0
 80047e8:	693b      	ldr	r3, [r7, #16]
 80047ea:	1ad3      	subs	r3, r2, r3
 80047ec:	683a      	ldr	r2, [r7, #0]
 80047ee:	429a      	cmp	r2, r3
 80047f0:	d803      	bhi.n	80047fa <HAL_SPI_Receive+0x19c>
 80047f2:	683b      	ldr	r3, [r7, #0]
 80047f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047f8:	d102      	bne.n	8004800 <HAL_SPI_Receive+0x1a2>
 80047fa:	683b      	ldr	r3, [r7, #0]
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d102      	bne.n	8004806 <HAL_SPI_Receive+0x1a8>
        {
          errorcode = HAL_TIMEOUT;
 8004800:	2303      	movs	r3, #3
 8004802:	75fb      	strb	r3, [r7, #23]
          goto error;
 8004804:	e04e      	b.n	80048a4 <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800480c:	b29b      	uxth	r3, r3
 800480e:	2b00      	cmp	r3, #0
 8004810:	d1c8      	bne.n	80047a4 <HAL_SPI_Receive+0x146>
 8004812:	e034      	b.n	800487e <HAL_SPI_Receive+0x220>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	689b      	ldr	r3, [r3, #8]
 800481a:	f003 0301 	and.w	r3, r3, #1
 800481e:	2b01      	cmp	r3, #1
 8004820:	d115      	bne.n	800484e <HAL_SPI_Receive+0x1f0>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	68da      	ldr	r2, [r3, #12]
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800482c:	b292      	uxth	r2, r2
 800482e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004834:	1c9a      	adds	r2, r3, #2
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004840:	b29b      	uxth	r3, r3
 8004842:	3b01      	subs	r3, #1
 8004844:	b29a      	uxth	r2, r3
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 800484c:	e011      	b.n	8004872 <HAL_SPI_Receive+0x214>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800484e:	f7fd fe13 	bl	8002478 <HAL_GetTick>
 8004852:	4602      	mov	r2, r0
 8004854:	693b      	ldr	r3, [r7, #16]
 8004856:	1ad3      	subs	r3, r2, r3
 8004858:	683a      	ldr	r2, [r7, #0]
 800485a:	429a      	cmp	r2, r3
 800485c:	d803      	bhi.n	8004866 <HAL_SPI_Receive+0x208>
 800485e:	683b      	ldr	r3, [r7, #0]
 8004860:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004864:	d102      	bne.n	800486c <HAL_SPI_Receive+0x20e>
 8004866:	683b      	ldr	r3, [r7, #0]
 8004868:	2b00      	cmp	r3, #0
 800486a:	d102      	bne.n	8004872 <HAL_SPI_Receive+0x214>
        {
          errorcode = HAL_TIMEOUT;
 800486c:	2303      	movs	r3, #3
 800486e:	75fb      	strb	r3, [r7, #23]
          goto error;
 8004870:	e018      	b.n	80048a4 <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004878:	b29b      	uxth	r3, r3
 800487a:	2b00      	cmp	r3, #0
 800487c:	d1ca      	bne.n	8004814 <HAL_SPI_Receive+0x1b6>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800487e:	693a      	ldr	r2, [r7, #16]
 8004880:	6839      	ldr	r1, [r7, #0]
 8004882:	68f8      	ldr	r0, [r7, #12]
 8004884:	f000 fb4c 	bl	8004f20 <SPI_EndRxTransaction>
 8004888:	4603      	mov	r3, r0
 800488a:	2b00      	cmp	r3, #0
 800488c:	d002      	beq.n	8004894 <HAL_SPI_Receive+0x236>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	2220      	movs	r2, #32
 8004892:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004898:	2b00      	cmp	r3, #0
 800489a:	d002      	beq.n	80048a2 <HAL_SPI_Receive+0x244>
  {
    errorcode = HAL_ERROR;
 800489c:	2301      	movs	r3, #1
 800489e:	75fb      	strb	r3, [r7, #23]
 80048a0:	e000      	b.n	80048a4 <HAL_SPI_Receive+0x246>
  }

error :
 80048a2:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	2201      	movs	r2, #1
 80048a8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	2200      	movs	r2, #0
 80048b0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 80048b4:	7dfb      	ldrb	r3, [r7, #23]
}
 80048b6:	4618      	mov	r0, r3
 80048b8:	3718      	adds	r7, #24
 80048ba:	46bd      	mov	sp, r7
 80048bc:	bd80      	pop	{r7, pc}

080048be <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80048be:	b580      	push	{r7, lr}
 80048c0:	b08a      	sub	sp, #40	; 0x28
 80048c2:	af00      	add	r7, sp, #0
 80048c4:	60f8      	str	r0, [r7, #12]
 80048c6:	60b9      	str	r1, [r7, #8]
 80048c8:	607a      	str	r2, [r7, #4]
 80048ca:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80048cc:	2301      	movs	r3, #1
 80048ce:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80048d0:	2300      	movs	r3, #0
 80048d2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80048dc:	2b01      	cmp	r3, #1
 80048de:	d101      	bne.n	80048e4 <HAL_SPI_TransmitReceive+0x26>
 80048e0:	2302      	movs	r3, #2
 80048e2:	e1fb      	b.n	8004cdc <HAL_SPI_TransmitReceive+0x41e>
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	2201      	movs	r2, #1
 80048e8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80048ec:	f7fd fdc4 	bl	8002478 <HAL_GetTick>
 80048f0:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80048f8:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	685b      	ldr	r3, [r3, #4]
 80048fe:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8004900:	887b      	ldrh	r3, [r7, #2]
 8004902:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8004904:	887b      	ldrh	r3, [r7, #2]
 8004906:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004908:	7efb      	ldrb	r3, [r7, #27]
 800490a:	2b01      	cmp	r3, #1
 800490c:	d00e      	beq.n	800492c <HAL_SPI_TransmitReceive+0x6e>
 800490e:	697b      	ldr	r3, [r7, #20]
 8004910:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004914:	d106      	bne.n	8004924 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	689b      	ldr	r3, [r3, #8]
 800491a:	2b00      	cmp	r3, #0
 800491c:	d102      	bne.n	8004924 <HAL_SPI_TransmitReceive+0x66>
 800491e:	7efb      	ldrb	r3, [r7, #27]
 8004920:	2b04      	cmp	r3, #4
 8004922:	d003      	beq.n	800492c <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8004924:	2302      	movs	r3, #2
 8004926:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 800492a:	e1cd      	b.n	8004cc8 <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800492c:	68bb      	ldr	r3, [r7, #8]
 800492e:	2b00      	cmp	r3, #0
 8004930:	d005      	beq.n	800493e <HAL_SPI_TransmitReceive+0x80>
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	2b00      	cmp	r3, #0
 8004936:	d002      	beq.n	800493e <HAL_SPI_TransmitReceive+0x80>
 8004938:	887b      	ldrh	r3, [r7, #2]
 800493a:	2b00      	cmp	r3, #0
 800493c:	d103      	bne.n	8004946 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 800493e:	2301      	movs	r3, #1
 8004940:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8004944:	e1c0      	b.n	8004cc8 <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800494c:	b2db      	uxtb	r3, r3
 800494e:	2b04      	cmp	r3, #4
 8004950:	d003      	beq.n	800495a <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	2205      	movs	r2, #5
 8004956:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	2200      	movs	r2, #0
 800495e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	687a      	ldr	r2, [r7, #4]
 8004964:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	887a      	ldrh	r2, [r7, #2]
 800496a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	887a      	ldrh	r2, [r7, #2]
 8004972:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	68ba      	ldr	r2, [r7, #8]
 800497a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	887a      	ldrh	r2, [r7, #2]
 8004980:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	887a      	ldrh	r2, [r7, #2]
 8004986:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	2200      	movs	r2, #0
 800498c:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	2200      	movs	r2, #0
 8004992:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	68db      	ldr	r3, [r3, #12]
 8004998:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800499c:	d802      	bhi.n	80049a4 <HAL_SPI_TransmitReceive+0xe6>
 800499e:	8a3b      	ldrh	r3, [r7, #16]
 80049a0:	2b01      	cmp	r3, #1
 80049a2:	d908      	bls.n	80049b6 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	685a      	ldr	r2, [r3, #4]
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80049b2:	605a      	str	r2, [r3, #4]
 80049b4:	e007      	b.n	80049c6 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	685a      	ldr	r2, [r3, #4]
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80049c4:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80049d0:	2b40      	cmp	r3, #64	; 0x40
 80049d2:	d007      	beq.n	80049e4 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	681a      	ldr	r2, [r3, #0]
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80049e2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	68db      	ldr	r3, [r3, #12]
 80049e8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80049ec:	d97c      	bls.n	8004ae8 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	685b      	ldr	r3, [r3, #4]
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	d002      	beq.n	80049fc <HAL_SPI_TransmitReceive+0x13e>
 80049f6:	8a7b      	ldrh	r3, [r7, #18]
 80049f8:	2b01      	cmp	r3, #1
 80049fa:	d169      	bne.n	8004ad0 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a00:	881a      	ldrh	r2, [r3, #0]
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a0c:	1c9a      	adds	r2, r3, #2
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004a16:	b29b      	uxth	r3, r3
 8004a18:	3b01      	subs	r3, #1
 8004a1a:	b29a      	uxth	r2, r3
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004a20:	e056      	b.n	8004ad0 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	689b      	ldr	r3, [r3, #8]
 8004a28:	f003 0302 	and.w	r3, r3, #2
 8004a2c:	2b02      	cmp	r3, #2
 8004a2e:	d11b      	bne.n	8004a68 <HAL_SPI_TransmitReceive+0x1aa>
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004a34:	b29b      	uxth	r3, r3
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	d016      	beq.n	8004a68 <HAL_SPI_TransmitReceive+0x1aa>
 8004a3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a3c:	2b01      	cmp	r3, #1
 8004a3e:	d113      	bne.n	8004a68 <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a44:	881a      	ldrh	r2, [r3, #0]
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a50:	1c9a      	adds	r2, r3, #2
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004a5a:	b29b      	uxth	r3, r3
 8004a5c:	3b01      	subs	r3, #1
 8004a5e:	b29a      	uxth	r2, r3
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004a64:	2300      	movs	r3, #0
 8004a66:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	689b      	ldr	r3, [r3, #8]
 8004a6e:	f003 0301 	and.w	r3, r3, #1
 8004a72:	2b01      	cmp	r3, #1
 8004a74:	d11c      	bne.n	8004ab0 <HAL_SPI_TransmitReceive+0x1f2>
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004a7c:	b29b      	uxth	r3, r3
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	d016      	beq.n	8004ab0 <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	68da      	ldr	r2, [r3, #12]
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a8c:	b292      	uxth	r2, r2
 8004a8e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a94:	1c9a      	adds	r2, r3, #2
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004aa0:	b29b      	uxth	r3, r3
 8004aa2:	3b01      	subs	r3, #1
 8004aa4:	b29a      	uxth	r2, r3
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004aac:	2301      	movs	r3, #1
 8004aae:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004ab0:	f7fd fce2 	bl	8002478 <HAL_GetTick>
 8004ab4:	4602      	mov	r2, r0
 8004ab6:	69fb      	ldr	r3, [r7, #28]
 8004ab8:	1ad3      	subs	r3, r2, r3
 8004aba:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004abc:	429a      	cmp	r2, r3
 8004abe:	d807      	bhi.n	8004ad0 <HAL_SPI_TransmitReceive+0x212>
 8004ac0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ac2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ac6:	d003      	beq.n	8004ad0 <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 8004ac8:	2303      	movs	r3, #3
 8004aca:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8004ace:	e0fb      	b.n	8004cc8 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004ad4:	b29b      	uxth	r3, r3
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d1a3      	bne.n	8004a22 <HAL_SPI_TransmitReceive+0x164>
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004ae0:	b29b      	uxth	r3, r3
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d19d      	bne.n	8004a22 <HAL_SPI_TransmitReceive+0x164>
 8004ae6:	e0df      	b.n	8004ca8 <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	685b      	ldr	r3, [r3, #4]
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	d003      	beq.n	8004af8 <HAL_SPI_TransmitReceive+0x23a>
 8004af0:	8a7b      	ldrh	r3, [r7, #18]
 8004af2:	2b01      	cmp	r3, #1
 8004af4:	f040 80cb 	bne.w	8004c8e <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004afc:	b29b      	uxth	r3, r3
 8004afe:	2b01      	cmp	r3, #1
 8004b00:	d912      	bls.n	8004b28 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b06:	881a      	ldrh	r2, [r3, #0]
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b12:	1c9a      	adds	r2, r3, #2
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004b1c:	b29b      	uxth	r3, r3
 8004b1e:	3b02      	subs	r3, #2
 8004b20:	b29a      	uxth	r2, r3
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004b26:	e0b2      	b.n	8004c8e <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	330c      	adds	r3, #12
 8004b32:	7812      	ldrb	r2, [r2, #0]
 8004b34:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b3a:	1c5a      	adds	r2, r3, #1
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004b44:	b29b      	uxth	r3, r3
 8004b46:	3b01      	subs	r3, #1
 8004b48:	b29a      	uxth	r2, r3
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004b4e:	e09e      	b.n	8004c8e <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	689b      	ldr	r3, [r3, #8]
 8004b56:	f003 0302 	and.w	r3, r3, #2
 8004b5a:	2b02      	cmp	r3, #2
 8004b5c:	d134      	bne.n	8004bc8 <HAL_SPI_TransmitReceive+0x30a>
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004b62:	b29b      	uxth	r3, r3
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d02f      	beq.n	8004bc8 <HAL_SPI_TransmitReceive+0x30a>
 8004b68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b6a:	2b01      	cmp	r3, #1
 8004b6c:	d12c      	bne.n	8004bc8 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004b72:	b29b      	uxth	r3, r3
 8004b74:	2b01      	cmp	r3, #1
 8004b76:	d912      	bls.n	8004b9e <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b7c:	881a      	ldrh	r2, [r3, #0]
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b88:	1c9a      	adds	r2, r3, #2
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004b92:	b29b      	uxth	r3, r3
 8004b94:	3b02      	subs	r3, #2
 8004b96:	b29a      	uxth	r2, r3
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004b9c:	e012      	b.n	8004bc4 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	330c      	adds	r3, #12
 8004ba8:	7812      	ldrb	r2, [r2, #0]
 8004baa:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004bb0:	1c5a      	adds	r2, r3, #1
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004bba:	b29b      	uxth	r3, r3
 8004bbc:	3b01      	subs	r3, #1
 8004bbe:	b29a      	uxth	r2, r3
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004bc4:	2300      	movs	r3, #0
 8004bc6:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	689b      	ldr	r3, [r3, #8]
 8004bce:	f003 0301 	and.w	r3, r3, #1
 8004bd2:	2b01      	cmp	r3, #1
 8004bd4:	d148      	bne.n	8004c68 <HAL_SPI_TransmitReceive+0x3aa>
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004bdc:	b29b      	uxth	r3, r3
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d042      	beq.n	8004c68 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004be8:	b29b      	uxth	r3, r3
 8004bea:	2b01      	cmp	r3, #1
 8004bec:	d923      	bls.n	8004c36 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	68da      	ldr	r2, [r3, #12]
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bf8:	b292      	uxth	r2, r2
 8004bfa:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c00:	1c9a      	adds	r2, r3, #2
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004c0c:	b29b      	uxth	r3, r3
 8004c0e:	3b02      	subs	r3, #2
 8004c10:	b29a      	uxth	r2, r3
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004c1e:	b29b      	uxth	r3, r3
 8004c20:	2b01      	cmp	r3, #1
 8004c22:	d81f      	bhi.n	8004c64 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	685a      	ldr	r2, [r3, #4]
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004c32:	605a      	str	r2, [r3, #4]
 8004c34:	e016      	b.n	8004c64 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	f103 020c 	add.w	r2, r3, #12
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c42:	7812      	ldrb	r2, [r2, #0]
 8004c44:	b2d2      	uxtb	r2, r2
 8004c46:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c4c:	1c5a      	adds	r2, r3, #1
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004c58:	b29b      	uxth	r3, r3
 8004c5a:	3b01      	subs	r3, #1
 8004c5c:	b29a      	uxth	r2, r3
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004c64:	2301      	movs	r3, #1
 8004c66:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004c68:	f7fd fc06 	bl	8002478 <HAL_GetTick>
 8004c6c:	4602      	mov	r2, r0
 8004c6e:	69fb      	ldr	r3, [r7, #28]
 8004c70:	1ad3      	subs	r3, r2, r3
 8004c72:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004c74:	429a      	cmp	r2, r3
 8004c76:	d803      	bhi.n	8004c80 <HAL_SPI_TransmitReceive+0x3c2>
 8004c78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004c7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c7e:	d102      	bne.n	8004c86 <HAL_SPI_TransmitReceive+0x3c8>
 8004c80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d103      	bne.n	8004c8e <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 8004c86:	2303      	movs	r3, #3
 8004c88:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8004c8c:	e01c      	b.n	8004cc8 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004c92:	b29b      	uxth	r3, r3
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	f47f af5b 	bne.w	8004b50 <HAL_SPI_TransmitReceive+0x292>
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004ca0:	b29b      	uxth	r3, r3
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	f47f af54 	bne.w	8004b50 <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004ca8:	69fa      	ldr	r2, [r7, #28]
 8004caa:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004cac:	68f8      	ldr	r0, [r7, #12]
 8004cae:	f000 f98f 	bl	8004fd0 <SPI_EndRxTxTransaction>
 8004cb2:	4603      	mov	r3, r0
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d006      	beq.n	8004cc6 <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 8004cb8:	2301      	movs	r3, #1
 8004cba:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	2220      	movs	r2, #32
 8004cc2:	661a      	str	r2, [r3, #96]	; 0x60
 8004cc4:	e000      	b.n	8004cc8 <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 8004cc6:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	2201      	movs	r2, #1
 8004ccc:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	2200      	movs	r2, #0
 8004cd4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8004cd8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8004cdc:	4618      	mov	r0, r3
 8004cde:	3728      	adds	r7, #40	; 0x28
 8004ce0:	46bd      	mov	sp, r7
 8004ce2:	bd80      	pop	{r7, pc}

08004ce4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004ce4:	b580      	push	{r7, lr}
 8004ce6:	b088      	sub	sp, #32
 8004ce8:	af00      	add	r7, sp, #0
 8004cea:	60f8      	str	r0, [r7, #12]
 8004cec:	60b9      	str	r1, [r7, #8]
 8004cee:	603b      	str	r3, [r7, #0]
 8004cf0:	4613      	mov	r3, r2
 8004cf2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004cf4:	f7fd fbc0 	bl	8002478 <HAL_GetTick>
 8004cf8:	4602      	mov	r2, r0
 8004cfa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004cfc:	1a9b      	subs	r3, r3, r2
 8004cfe:	683a      	ldr	r2, [r7, #0]
 8004d00:	4413      	add	r3, r2
 8004d02:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004d04:	f7fd fbb8 	bl	8002478 <HAL_GetTick>
 8004d08:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004d0a:	4b39      	ldr	r3, [pc, #228]	; (8004df0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	015b      	lsls	r3, r3, #5
 8004d10:	0d1b      	lsrs	r3, r3, #20
 8004d12:	69fa      	ldr	r2, [r7, #28]
 8004d14:	fb02 f303 	mul.w	r3, r2, r3
 8004d18:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004d1a:	e054      	b.n	8004dc6 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004d1c:	683b      	ldr	r3, [r7, #0]
 8004d1e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d22:	d050      	beq.n	8004dc6 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004d24:	f7fd fba8 	bl	8002478 <HAL_GetTick>
 8004d28:	4602      	mov	r2, r0
 8004d2a:	69bb      	ldr	r3, [r7, #24]
 8004d2c:	1ad3      	subs	r3, r2, r3
 8004d2e:	69fa      	ldr	r2, [r7, #28]
 8004d30:	429a      	cmp	r2, r3
 8004d32:	d902      	bls.n	8004d3a <SPI_WaitFlagStateUntilTimeout+0x56>
 8004d34:	69fb      	ldr	r3, [r7, #28]
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d13d      	bne.n	8004db6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	685a      	ldr	r2, [r3, #4]
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004d48:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	685b      	ldr	r3, [r3, #4]
 8004d4e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004d52:	d111      	bne.n	8004d78 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	689b      	ldr	r3, [r3, #8]
 8004d58:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004d5c:	d004      	beq.n	8004d68 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	689b      	ldr	r3, [r3, #8]
 8004d62:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004d66:	d107      	bne.n	8004d78 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	681a      	ldr	r2, [r3, #0]
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004d76:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d7c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004d80:	d10f      	bne.n	8004da2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	681a      	ldr	r2, [r3, #0]
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004d90:	601a      	str	r2, [r3, #0]
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	681a      	ldr	r2, [r3, #0]
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004da0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	2201      	movs	r2, #1
 8004da6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	2200      	movs	r2, #0
 8004dae:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8004db2:	2303      	movs	r3, #3
 8004db4:	e017      	b.n	8004de6 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004db6:	697b      	ldr	r3, [r7, #20]
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	d101      	bne.n	8004dc0 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004dbc:	2300      	movs	r3, #0
 8004dbe:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004dc0:	697b      	ldr	r3, [r7, #20]
 8004dc2:	3b01      	subs	r3, #1
 8004dc4:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	689a      	ldr	r2, [r3, #8]
 8004dcc:	68bb      	ldr	r3, [r7, #8]
 8004dce:	4013      	ands	r3, r2
 8004dd0:	68ba      	ldr	r2, [r7, #8]
 8004dd2:	429a      	cmp	r2, r3
 8004dd4:	bf0c      	ite	eq
 8004dd6:	2301      	moveq	r3, #1
 8004dd8:	2300      	movne	r3, #0
 8004dda:	b2db      	uxtb	r3, r3
 8004ddc:	461a      	mov	r2, r3
 8004dde:	79fb      	ldrb	r3, [r7, #7]
 8004de0:	429a      	cmp	r2, r3
 8004de2:	d19b      	bne.n	8004d1c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004de4:	2300      	movs	r3, #0
}
 8004de6:	4618      	mov	r0, r3
 8004de8:	3720      	adds	r7, #32
 8004dea:	46bd      	mov	sp, r7
 8004dec:	bd80      	pop	{r7, pc}
 8004dee:	bf00      	nop
 8004df0:	20000008 	.word	0x20000008

08004df4 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004df4:	b580      	push	{r7, lr}
 8004df6:	b08a      	sub	sp, #40	; 0x28
 8004df8:	af00      	add	r7, sp, #0
 8004dfa:	60f8      	str	r0, [r7, #12]
 8004dfc:	60b9      	str	r1, [r7, #8]
 8004dfe:	607a      	str	r2, [r7, #4]
 8004e00:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8004e02:	2300      	movs	r3, #0
 8004e04:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8004e06:	f7fd fb37 	bl	8002478 <HAL_GetTick>
 8004e0a:	4602      	mov	r2, r0
 8004e0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e0e:	1a9b      	subs	r3, r3, r2
 8004e10:	683a      	ldr	r2, [r7, #0]
 8004e12:	4413      	add	r3, r2
 8004e14:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8004e16:	f7fd fb2f 	bl	8002478 <HAL_GetTick>
 8004e1a:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	330c      	adds	r3, #12
 8004e22:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8004e24:	4b3d      	ldr	r3, [pc, #244]	; (8004f1c <SPI_WaitFifoStateUntilTimeout+0x128>)
 8004e26:	681a      	ldr	r2, [r3, #0]
 8004e28:	4613      	mov	r3, r2
 8004e2a:	009b      	lsls	r3, r3, #2
 8004e2c:	4413      	add	r3, r2
 8004e2e:	00da      	lsls	r2, r3, #3
 8004e30:	1ad3      	subs	r3, r2, r3
 8004e32:	0d1b      	lsrs	r3, r3, #20
 8004e34:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004e36:	fb02 f303 	mul.w	r3, r2, r3
 8004e3a:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8004e3c:	e060      	b.n	8004f00 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8004e3e:	68bb      	ldr	r3, [r7, #8]
 8004e40:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8004e44:	d107      	bne.n	8004e56 <SPI_WaitFifoStateUntilTimeout+0x62>
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	2b00      	cmp	r3, #0
 8004e4a:	d104      	bne.n	8004e56 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8004e4c:	69fb      	ldr	r3, [r7, #28]
 8004e4e:	781b      	ldrb	r3, [r3, #0]
 8004e50:	b2db      	uxtb	r3, r3
 8004e52:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8004e54:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8004e56:	683b      	ldr	r3, [r7, #0]
 8004e58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e5c:	d050      	beq.n	8004f00 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004e5e:	f7fd fb0b 	bl	8002478 <HAL_GetTick>
 8004e62:	4602      	mov	r2, r0
 8004e64:	6a3b      	ldr	r3, [r7, #32]
 8004e66:	1ad3      	subs	r3, r2, r3
 8004e68:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004e6a:	429a      	cmp	r2, r3
 8004e6c:	d902      	bls.n	8004e74 <SPI_WaitFifoStateUntilTimeout+0x80>
 8004e6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d13d      	bne.n	8004ef0 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	685a      	ldr	r2, [r3, #4]
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004e82:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	685b      	ldr	r3, [r3, #4]
 8004e88:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004e8c:	d111      	bne.n	8004eb2 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	689b      	ldr	r3, [r3, #8]
 8004e92:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004e96:	d004      	beq.n	8004ea2 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	689b      	ldr	r3, [r3, #8]
 8004e9c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004ea0:	d107      	bne.n	8004eb2 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	681a      	ldr	r2, [r3, #0]
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004eb0:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004eb6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004eba:	d10f      	bne.n	8004edc <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	681a      	ldr	r2, [r3, #0]
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004eca:	601a      	str	r2, [r3, #0]
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	681a      	ldr	r2, [r3, #0]
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004eda:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	2201      	movs	r2, #1
 8004ee0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	2200      	movs	r2, #0
 8004ee8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8004eec:	2303      	movs	r3, #3
 8004eee:	e010      	b.n	8004f12 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004ef0:	69bb      	ldr	r3, [r7, #24]
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d101      	bne.n	8004efa <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8004ef6:	2300      	movs	r3, #0
 8004ef8:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 8004efa:	69bb      	ldr	r3, [r7, #24]
 8004efc:	3b01      	subs	r3, #1
 8004efe:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	689a      	ldr	r2, [r3, #8]
 8004f06:	68bb      	ldr	r3, [r7, #8]
 8004f08:	4013      	ands	r3, r2
 8004f0a:	687a      	ldr	r2, [r7, #4]
 8004f0c:	429a      	cmp	r2, r3
 8004f0e:	d196      	bne.n	8004e3e <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8004f10:	2300      	movs	r3, #0
}
 8004f12:	4618      	mov	r0, r3
 8004f14:	3728      	adds	r7, #40	; 0x28
 8004f16:	46bd      	mov	sp, r7
 8004f18:	bd80      	pop	{r7, pc}
 8004f1a:	bf00      	nop
 8004f1c:	20000008 	.word	0x20000008

08004f20 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8004f20:	b580      	push	{r7, lr}
 8004f22:	b086      	sub	sp, #24
 8004f24:	af02      	add	r7, sp, #8
 8004f26:	60f8      	str	r0, [r7, #12]
 8004f28:	60b9      	str	r1, [r7, #8]
 8004f2a:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	685b      	ldr	r3, [r3, #4]
 8004f30:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004f34:	d111      	bne.n	8004f5a <SPI_EndRxTransaction+0x3a>
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	689b      	ldr	r3, [r3, #8]
 8004f3a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004f3e:	d004      	beq.n	8004f4a <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	689b      	ldr	r3, [r3, #8]
 8004f44:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004f48:	d107      	bne.n	8004f5a <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	681a      	ldr	r2, [r3, #0]
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004f58:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	9300      	str	r3, [sp, #0]
 8004f5e:	68bb      	ldr	r3, [r7, #8]
 8004f60:	2200      	movs	r2, #0
 8004f62:	2180      	movs	r1, #128	; 0x80
 8004f64:	68f8      	ldr	r0, [r7, #12]
 8004f66:	f7ff febd 	bl	8004ce4 <SPI_WaitFlagStateUntilTimeout>
 8004f6a:	4603      	mov	r3, r0
 8004f6c:	2b00      	cmp	r3, #0
 8004f6e:	d007      	beq.n	8004f80 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004f74:	f043 0220 	orr.w	r2, r3, #32
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8004f7c:	2303      	movs	r3, #3
 8004f7e:	e023      	b.n	8004fc8 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	685b      	ldr	r3, [r3, #4]
 8004f84:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004f88:	d11d      	bne.n	8004fc6 <SPI_EndRxTransaction+0xa6>
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	689b      	ldr	r3, [r3, #8]
 8004f8e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004f92:	d004      	beq.n	8004f9e <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	689b      	ldr	r3, [r3, #8]
 8004f98:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004f9c:	d113      	bne.n	8004fc6 <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	9300      	str	r3, [sp, #0]
 8004fa2:	68bb      	ldr	r3, [r7, #8]
 8004fa4:	2200      	movs	r2, #0
 8004fa6:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8004faa:	68f8      	ldr	r0, [r7, #12]
 8004fac:	f7ff ff22 	bl	8004df4 <SPI_WaitFifoStateUntilTimeout>
 8004fb0:	4603      	mov	r3, r0
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d007      	beq.n	8004fc6 <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004fba:	f043 0220 	orr.w	r2, r3, #32
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 8004fc2:	2303      	movs	r3, #3
 8004fc4:	e000      	b.n	8004fc8 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 8004fc6:	2300      	movs	r3, #0
}
 8004fc8:	4618      	mov	r0, r3
 8004fca:	3710      	adds	r7, #16
 8004fcc:	46bd      	mov	sp, r7
 8004fce:	bd80      	pop	{r7, pc}

08004fd0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004fd0:	b580      	push	{r7, lr}
 8004fd2:	b086      	sub	sp, #24
 8004fd4:	af02      	add	r7, sp, #8
 8004fd6:	60f8      	str	r0, [r7, #12]
 8004fd8:	60b9      	str	r1, [r7, #8]
 8004fda:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	9300      	str	r3, [sp, #0]
 8004fe0:	68bb      	ldr	r3, [r7, #8]
 8004fe2:	2200      	movs	r2, #0
 8004fe4:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8004fe8:	68f8      	ldr	r0, [r7, #12]
 8004fea:	f7ff ff03 	bl	8004df4 <SPI_WaitFifoStateUntilTimeout>
 8004fee:	4603      	mov	r3, r0
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d007      	beq.n	8005004 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004ff8:	f043 0220 	orr.w	r2, r3, #32
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8005000:	2303      	movs	r3, #3
 8005002:	e027      	b.n	8005054 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	9300      	str	r3, [sp, #0]
 8005008:	68bb      	ldr	r3, [r7, #8]
 800500a:	2200      	movs	r2, #0
 800500c:	2180      	movs	r1, #128	; 0x80
 800500e:	68f8      	ldr	r0, [r7, #12]
 8005010:	f7ff fe68 	bl	8004ce4 <SPI_WaitFlagStateUntilTimeout>
 8005014:	4603      	mov	r3, r0
 8005016:	2b00      	cmp	r3, #0
 8005018:	d007      	beq.n	800502a <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800501e:	f043 0220 	orr.w	r2, r3, #32
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8005026:	2303      	movs	r3, #3
 8005028:	e014      	b.n	8005054 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	9300      	str	r3, [sp, #0]
 800502e:	68bb      	ldr	r3, [r7, #8]
 8005030:	2200      	movs	r2, #0
 8005032:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8005036:	68f8      	ldr	r0, [r7, #12]
 8005038:	f7ff fedc 	bl	8004df4 <SPI_WaitFifoStateUntilTimeout>
 800503c:	4603      	mov	r3, r0
 800503e:	2b00      	cmp	r3, #0
 8005040:	d007      	beq.n	8005052 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005046:	f043 0220 	orr.w	r2, r3, #32
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800504e:	2303      	movs	r3, #3
 8005050:	e000      	b.n	8005054 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8005052:	2300      	movs	r3, #0
}
 8005054:	4618      	mov	r0, r3
 8005056:	3710      	adds	r7, #16
 8005058:	46bd      	mov	sp, r7
 800505a:	bd80      	pop	{r7, pc}

0800505c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800505c:	b580      	push	{r7, lr}
 800505e:	b082      	sub	sp, #8
 8005060:	af00      	add	r7, sp, #0
 8005062:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	2b00      	cmp	r3, #0
 8005068:	d101      	bne.n	800506e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800506a:	2301      	movs	r3, #1
 800506c:	e042      	b.n	80050f4 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005074:	2b00      	cmp	r3, #0
 8005076:	d106      	bne.n	8005086 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	2200      	movs	r2, #0
 800507c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005080:	6878      	ldr	r0, [r7, #4]
 8005082:	f7fc ffdd 	bl	8002040 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	2224      	movs	r2, #36	; 0x24
 800508a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	681a      	ldr	r2, [r3, #0]
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	f022 0201 	bic.w	r2, r2, #1
 800509c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800509e:	6878      	ldr	r0, [r7, #4]
 80050a0:	f000 f8c2 	bl	8005228 <UART_SetConfig>
 80050a4:	4603      	mov	r3, r0
 80050a6:	2b01      	cmp	r3, #1
 80050a8:	d101      	bne.n	80050ae <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 80050aa:	2301      	movs	r3, #1
 80050ac:	e022      	b.n	80050f4 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d002      	beq.n	80050bc <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 80050b6:	6878      	ldr	r0, [r7, #4]
 80050b8:	f000 fbb2 	bl	8005820 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	685a      	ldr	r2, [r3, #4]
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80050ca:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	689a      	ldr	r2, [r3, #8]
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80050da:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	681a      	ldr	r2, [r3, #0]
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	f042 0201 	orr.w	r2, r2, #1
 80050ea:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80050ec:	6878      	ldr	r0, [r7, #4]
 80050ee:	f000 fc39 	bl	8005964 <UART_CheckIdleState>
 80050f2:	4603      	mov	r3, r0
}
 80050f4:	4618      	mov	r0, r3
 80050f6:	3708      	adds	r7, #8
 80050f8:	46bd      	mov	sp, r7
 80050fa:	bd80      	pop	{r7, pc}

080050fc <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80050fc:	b580      	push	{r7, lr}
 80050fe:	b08a      	sub	sp, #40	; 0x28
 8005100:	af02      	add	r7, sp, #8
 8005102:	60f8      	str	r0, [r7, #12]
 8005104:	60b9      	str	r1, [r7, #8]
 8005106:	603b      	str	r3, [r7, #0]
 8005108:	4613      	mov	r3, r2
 800510a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005112:	2b20      	cmp	r3, #32
 8005114:	f040 8083 	bne.w	800521e <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 8005118:	68bb      	ldr	r3, [r7, #8]
 800511a:	2b00      	cmp	r3, #0
 800511c:	d002      	beq.n	8005124 <HAL_UART_Transmit+0x28>
 800511e:	88fb      	ldrh	r3, [r7, #6]
 8005120:	2b00      	cmp	r3, #0
 8005122:	d101      	bne.n	8005128 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8005124:	2301      	movs	r3, #1
 8005126:	e07b      	b.n	8005220 <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800512e:	2b01      	cmp	r3, #1
 8005130:	d101      	bne.n	8005136 <HAL_UART_Transmit+0x3a>
 8005132:	2302      	movs	r3, #2
 8005134:	e074      	b.n	8005220 <HAL_UART_Transmit+0x124>
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	2201      	movs	r2, #1
 800513a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	2200      	movs	r2, #0
 8005142:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	2221      	movs	r2, #33	; 0x21
 800514a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800514e:	f7fd f993 	bl	8002478 <HAL_GetTick>
 8005152:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	88fa      	ldrh	r2, [r7, #6]
 8005158:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	88fa      	ldrh	r2, [r7, #6]
 8005160:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	689b      	ldr	r3, [r3, #8]
 8005168:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800516c:	d108      	bne.n	8005180 <HAL_UART_Transmit+0x84>
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	691b      	ldr	r3, [r3, #16]
 8005172:	2b00      	cmp	r3, #0
 8005174:	d104      	bne.n	8005180 <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 8005176:	2300      	movs	r3, #0
 8005178:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800517a:	68bb      	ldr	r3, [r7, #8]
 800517c:	61bb      	str	r3, [r7, #24]
 800517e:	e003      	b.n	8005188 <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 8005180:	68bb      	ldr	r3, [r7, #8]
 8005182:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005184:	2300      	movs	r3, #0
 8005186:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	2200      	movs	r2, #0
 800518c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 8005190:	e02c      	b.n	80051ec <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005192:	683b      	ldr	r3, [r7, #0]
 8005194:	9300      	str	r3, [sp, #0]
 8005196:	697b      	ldr	r3, [r7, #20]
 8005198:	2200      	movs	r2, #0
 800519a:	2180      	movs	r1, #128	; 0x80
 800519c:	68f8      	ldr	r0, [r7, #12]
 800519e:	f000 fc2c 	bl	80059fa <UART_WaitOnFlagUntilTimeout>
 80051a2:	4603      	mov	r3, r0
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	d001      	beq.n	80051ac <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 80051a8:	2303      	movs	r3, #3
 80051aa:	e039      	b.n	8005220 <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 80051ac:	69fb      	ldr	r3, [r7, #28]
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d10b      	bne.n	80051ca <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80051b2:	69bb      	ldr	r3, [r7, #24]
 80051b4:	881b      	ldrh	r3, [r3, #0]
 80051b6:	461a      	mov	r2, r3
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80051c0:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80051c2:	69bb      	ldr	r3, [r7, #24]
 80051c4:	3302      	adds	r3, #2
 80051c6:	61bb      	str	r3, [r7, #24]
 80051c8:	e007      	b.n	80051da <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80051ca:	69fb      	ldr	r3, [r7, #28]
 80051cc:	781a      	ldrb	r2, [r3, #0]
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80051d4:	69fb      	ldr	r3, [r7, #28]
 80051d6:	3301      	adds	r3, #1
 80051d8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80051e0:	b29b      	uxth	r3, r3
 80051e2:	3b01      	subs	r3, #1
 80051e4:	b29a      	uxth	r2, r3
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80051f2:	b29b      	uxth	r3, r3
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	d1cc      	bne.n	8005192 <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80051f8:	683b      	ldr	r3, [r7, #0]
 80051fa:	9300      	str	r3, [sp, #0]
 80051fc:	697b      	ldr	r3, [r7, #20]
 80051fe:	2200      	movs	r2, #0
 8005200:	2140      	movs	r1, #64	; 0x40
 8005202:	68f8      	ldr	r0, [r7, #12]
 8005204:	f000 fbf9 	bl	80059fa <UART_WaitOnFlagUntilTimeout>
 8005208:	4603      	mov	r3, r0
 800520a:	2b00      	cmp	r3, #0
 800520c:	d001      	beq.n	8005212 <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 800520e:	2303      	movs	r3, #3
 8005210:	e006      	b.n	8005220 <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	2220      	movs	r2, #32
 8005216:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 800521a:	2300      	movs	r3, #0
 800521c:	e000      	b.n	8005220 <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 800521e:	2302      	movs	r3, #2
  }
}
 8005220:	4618      	mov	r0, r3
 8005222:	3720      	adds	r7, #32
 8005224:	46bd      	mov	sp, r7
 8005226:	bd80      	pop	{r7, pc}

08005228 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005228:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800522c:	b08c      	sub	sp, #48	; 0x30
 800522e:	af00      	add	r7, sp, #0
 8005230:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005232:	2300      	movs	r3, #0
 8005234:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005238:	697b      	ldr	r3, [r7, #20]
 800523a:	689a      	ldr	r2, [r3, #8]
 800523c:	697b      	ldr	r3, [r7, #20]
 800523e:	691b      	ldr	r3, [r3, #16]
 8005240:	431a      	orrs	r2, r3
 8005242:	697b      	ldr	r3, [r7, #20]
 8005244:	695b      	ldr	r3, [r3, #20]
 8005246:	431a      	orrs	r2, r3
 8005248:	697b      	ldr	r3, [r7, #20]
 800524a:	69db      	ldr	r3, [r3, #28]
 800524c:	4313      	orrs	r3, r2
 800524e:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005250:	697b      	ldr	r3, [r7, #20]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	681a      	ldr	r2, [r3, #0]
 8005256:	4baa      	ldr	r3, [pc, #680]	; (8005500 <UART_SetConfig+0x2d8>)
 8005258:	4013      	ands	r3, r2
 800525a:	697a      	ldr	r2, [r7, #20]
 800525c:	6812      	ldr	r2, [r2, #0]
 800525e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005260:	430b      	orrs	r3, r1
 8005262:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005264:	697b      	ldr	r3, [r7, #20]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	685b      	ldr	r3, [r3, #4]
 800526a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800526e:	697b      	ldr	r3, [r7, #20]
 8005270:	68da      	ldr	r2, [r3, #12]
 8005272:	697b      	ldr	r3, [r7, #20]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	430a      	orrs	r2, r1
 8005278:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800527a:	697b      	ldr	r3, [r7, #20]
 800527c:	699b      	ldr	r3, [r3, #24]
 800527e:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005280:	697b      	ldr	r3, [r7, #20]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	4a9f      	ldr	r2, [pc, #636]	; (8005504 <UART_SetConfig+0x2dc>)
 8005286:	4293      	cmp	r3, r2
 8005288:	d004      	beq.n	8005294 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800528a:	697b      	ldr	r3, [r7, #20]
 800528c:	6a1b      	ldr	r3, [r3, #32]
 800528e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005290:	4313      	orrs	r3, r2
 8005292:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005294:	697b      	ldr	r3, [r7, #20]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	689b      	ldr	r3, [r3, #8]
 800529a:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 800529e:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 80052a2:	697a      	ldr	r2, [r7, #20]
 80052a4:	6812      	ldr	r2, [r2, #0]
 80052a6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80052a8:	430b      	orrs	r3, r1
 80052aa:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80052ac:	697b      	ldr	r3, [r7, #20]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80052b2:	f023 010f 	bic.w	r1, r3, #15
 80052b6:	697b      	ldr	r3, [r7, #20]
 80052b8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80052ba:	697b      	ldr	r3, [r7, #20]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	430a      	orrs	r2, r1
 80052c0:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80052c2:	697b      	ldr	r3, [r7, #20]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	4a90      	ldr	r2, [pc, #576]	; (8005508 <UART_SetConfig+0x2e0>)
 80052c8:	4293      	cmp	r3, r2
 80052ca:	d125      	bne.n	8005318 <UART_SetConfig+0xf0>
 80052cc:	4b8f      	ldr	r3, [pc, #572]	; (800550c <UART_SetConfig+0x2e4>)
 80052ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80052d2:	f003 0303 	and.w	r3, r3, #3
 80052d6:	2b03      	cmp	r3, #3
 80052d8:	d81a      	bhi.n	8005310 <UART_SetConfig+0xe8>
 80052da:	a201      	add	r2, pc, #4	; (adr r2, 80052e0 <UART_SetConfig+0xb8>)
 80052dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80052e0:	080052f1 	.word	0x080052f1
 80052e4:	08005301 	.word	0x08005301
 80052e8:	080052f9 	.word	0x080052f9
 80052ec:	08005309 	.word	0x08005309
 80052f0:	2301      	movs	r3, #1
 80052f2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80052f6:	e116      	b.n	8005526 <UART_SetConfig+0x2fe>
 80052f8:	2302      	movs	r3, #2
 80052fa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80052fe:	e112      	b.n	8005526 <UART_SetConfig+0x2fe>
 8005300:	2304      	movs	r3, #4
 8005302:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005306:	e10e      	b.n	8005526 <UART_SetConfig+0x2fe>
 8005308:	2308      	movs	r3, #8
 800530a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800530e:	e10a      	b.n	8005526 <UART_SetConfig+0x2fe>
 8005310:	2310      	movs	r3, #16
 8005312:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005316:	e106      	b.n	8005526 <UART_SetConfig+0x2fe>
 8005318:	697b      	ldr	r3, [r7, #20]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	4a7c      	ldr	r2, [pc, #496]	; (8005510 <UART_SetConfig+0x2e8>)
 800531e:	4293      	cmp	r3, r2
 8005320:	d138      	bne.n	8005394 <UART_SetConfig+0x16c>
 8005322:	4b7a      	ldr	r3, [pc, #488]	; (800550c <UART_SetConfig+0x2e4>)
 8005324:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005328:	f003 030c 	and.w	r3, r3, #12
 800532c:	2b0c      	cmp	r3, #12
 800532e:	d82d      	bhi.n	800538c <UART_SetConfig+0x164>
 8005330:	a201      	add	r2, pc, #4	; (adr r2, 8005338 <UART_SetConfig+0x110>)
 8005332:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005336:	bf00      	nop
 8005338:	0800536d 	.word	0x0800536d
 800533c:	0800538d 	.word	0x0800538d
 8005340:	0800538d 	.word	0x0800538d
 8005344:	0800538d 	.word	0x0800538d
 8005348:	0800537d 	.word	0x0800537d
 800534c:	0800538d 	.word	0x0800538d
 8005350:	0800538d 	.word	0x0800538d
 8005354:	0800538d 	.word	0x0800538d
 8005358:	08005375 	.word	0x08005375
 800535c:	0800538d 	.word	0x0800538d
 8005360:	0800538d 	.word	0x0800538d
 8005364:	0800538d 	.word	0x0800538d
 8005368:	08005385 	.word	0x08005385
 800536c:	2300      	movs	r3, #0
 800536e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005372:	e0d8      	b.n	8005526 <UART_SetConfig+0x2fe>
 8005374:	2302      	movs	r3, #2
 8005376:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800537a:	e0d4      	b.n	8005526 <UART_SetConfig+0x2fe>
 800537c:	2304      	movs	r3, #4
 800537e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005382:	e0d0      	b.n	8005526 <UART_SetConfig+0x2fe>
 8005384:	2308      	movs	r3, #8
 8005386:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800538a:	e0cc      	b.n	8005526 <UART_SetConfig+0x2fe>
 800538c:	2310      	movs	r3, #16
 800538e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005392:	e0c8      	b.n	8005526 <UART_SetConfig+0x2fe>
 8005394:	697b      	ldr	r3, [r7, #20]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	4a5e      	ldr	r2, [pc, #376]	; (8005514 <UART_SetConfig+0x2ec>)
 800539a:	4293      	cmp	r3, r2
 800539c:	d125      	bne.n	80053ea <UART_SetConfig+0x1c2>
 800539e:	4b5b      	ldr	r3, [pc, #364]	; (800550c <UART_SetConfig+0x2e4>)
 80053a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80053a4:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80053a8:	2b30      	cmp	r3, #48	; 0x30
 80053aa:	d016      	beq.n	80053da <UART_SetConfig+0x1b2>
 80053ac:	2b30      	cmp	r3, #48	; 0x30
 80053ae:	d818      	bhi.n	80053e2 <UART_SetConfig+0x1ba>
 80053b0:	2b20      	cmp	r3, #32
 80053b2:	d00a      	beq.n	80053ca <UART_SetConfig+0x1a2>
 80053b4:	2b20      	cmp	r3, #32
 80053b6:	d814      	bhi.n	80053e2 <UART_SetConfig+0x1ba>
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	d002      	beq.n	80053c2 <UART_SetConfig+0x19a>
 80053bc:	2b10      	cmp	r3, #16
 80053be:	d008      	beq.n	80053d2 <UART_SetConfig+0x1aa>
 80053c0:	e00f      	b.n	80053e2 <UART_SetConfig+0x1ba>
 80053c2:	2300      	movs	r3, #0
 80053c4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80053c8:	e0ad      	b.n	8005526 <UART_SetConfig+0x2fe>
 80053ca:	2302      	movs	r3, #2
 80053cc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80053d0:	e0a9      	b.n	8005526 <UART_SetConfig+0x2fe>
 80053d2:	2304      	movs	r3, #4
 80053d4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80053d8:	e0a5      	b.n	8005526 <UART_SetConfig+0x2fe>
 80053da:	2308      	movs	r3, #8
 80053dc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80053e0:	e0a1      	b.n	8005526 <UART_SetConfig+0x2fe>
 80053e2:	2310      	movs	r3, #16
 80053e4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80053e8:	e09d      	b.n	8005526 <UART_SetConfig+0x2fe>
 80053ea:	697b      	ldr	r3, [r7, #20]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	4a4a      	ldr	r2, [pc, #296]	; (8005518 <UART_SetConfig+0x2f0>)
 80053f0:	4293      	cmp	r3, r2
 80053f2:	d125      	bne.n	8005440 <UART_SetConfig+0x218>
 80053f4:	4b45      	ldr	r3, [pc, #276]	; (800550c <UART_SetConfig+0x2e4>)
 80053f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80053fa:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80053fe:	2bc0      	cmp	r3, #192	; 0xc0
 8005400:	d016      	beq.n	8005430 <UART_SetConfig+0x208>
 8005402:	2bc0      	cmp	r3, #192	; 0xc0
 8005404:	d818      	bhi.n	8005438 <UART_SetConfig+0x210>
 8005406:	2b80      	cmp	r3, #128	; 0x80
 8005408:	d00a      	beq.n	8005420 <UART_SetConfig+0x1f8>
 800540a:	2b80      	cmp	r3, #128	; 0x80
 800540c:	d814      	bhi.n	8005438 <UART_SetConfig+0x210>
 800540e:	2b00      	cmp	r3, #0
 8005410:	d002      	beq.n	8005418 <UART_SetConfig+0x1f0>
 8005412:	2b40      	cmp	r3, #64	; 0x40
 8005414:	d008      	beq.n	8005428 <UART_SetConfig+0x200>
 8005416:	e00f      	b.n	8005438 <UART_SetConfig+0x210>
 8005418:	2300      	movs	r3, #0
 800541a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800541e:	e082      	b.n	8005526 <UART_SetConfig+0x2fe>
 8005420:	2302      	movs	r3, #2
 8005422:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005426:	e07e      	b.n	8005526 <UART_SetConfig+0x2fe>
 8005428:	2304      	movs	r3, #4
 800542a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800542e:	e07a      	b.n	8005526 <UART_SetConfig+0x2fe>
 8005430:	2308      	movs	r3, #8
 8005432:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005436:	e076      	b.n	8005526 <UART_SetConfig+0x2fe>
 8005438:	2310      	movs	r3, #16
 800543a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800543e:	e072      	b.n	8005526 <UART_SetConfig+0x2fe>
 8005440:	697b      	ldr	r3, [r7, #20]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	4a35      	ldr	r2, [pc, #212]	; (800551c <UART_SetConfig+0x2f4>)
 8005446:	4293      	cmp	r3, r2
 8005448:	d12a      	bne.n	80054a0 <UART_SetConfig+0x278>
 800544a:	4b30      	ldr	r3, [pc, #192]	; (800550c <UART_SetConfig+0x2e4>)
 800544c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005450:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005454:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005458:	d01a      	beq.n	8005490 <UART_SetConfig+0x268>
 800545a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800545e:	d81b      	bhi.n	8005498 <UART_SetConfig+0x270>
 8005460:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005464:	d00c      	beq.n	8005480 <UART_SetConfig+0x258>
 8005466:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800546a:	d815      	bhi.n	8005498 <UART_SetConfig+0x270>
 800546c:	2b00      	cmp	r3, #0
 800546e:	d003      	beq.n	8005478 <UART_SetConfig+0x250>
 8005470:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005474:	d008      	beq.n	8005488 <UART_SetConfig+0x260>
 8005476:	e00f      	b.n	8005498 <UART_SetConfig+0x270>
 8005478:	2300      	movs	r3, #0
 800547a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800547e:	e052      	b.n	8005526 <UART_SetConfig+0x2fe>
 8005480:	2302      	movs	r3, #2
 8005482:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005486:	e04e      	b.n	8005526 <UART_SetConfig+0x2fe>
 8005488:	2304      	movs	r3, #4
 800548a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800548e:	e04a      	b.n	8005526 <UART_SetConfig+0x2fe>
 8005490:	2308      	movs	r3, #8
 8005492:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005496:	e046      	b.n	8005526 <UART_SetConfig+0x2fe>
 8005498:	2310      	movs	r3, #16
 800549a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800549e:	e042      	b.n	8005526 <UART_SetConfig+0x2fe>
 80054a0:	697b      	ldr	r3, [r7, #20]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	4a17      	ldr	r2, [pc, #92]	; (8005504 <UART_SetConfig+0x2dc>)
 80054a6:	4293      	cmp	r3, r2
 80054a8:	d13a      	bne.n	8005520 <UART_SetConfig+0x2f8>
 80054aa:	4b18      	ldr	r3, [pc, #96]	; (800550c <UART_SetConfig+0x2e4>)
 80054ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80054b0:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80054b4:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80054b8:	d01a      	beq.n	80054f0 <UART_SetConfig+0x2c8>
 80054ba:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80054be:	d81b      	bhi.n	80054f8 <UART_SetConfig+0x2d0>
 80054c0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80054c4:	d00c      	beq.n	80054e0 <UART_SetConfig+0x2b8>
 80054c6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80054ca:	d815      	bhi.n	80054f8 <UART_SetConfig+0x2d0>
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d003      	beq.n	80054d8 <UART_SetConfig+0x2b0>
 80054d0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80054d4:	d008      	beq.n	80054e8 <UART_SetConfig+0x2c0>
 80054d6:	e00f      	b.n	80054f8 <UART_SetConfig+0x2d0>
 80054d8:	2300      	movs	r3, #0
 80054da:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80054de:	e022      	b.n	8005526 <UART_SetConfig+0x2fe>
 80054e0:	2302      	movs	r3, #2
 80054e2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80054e6:	e01e      	b.n	8005526 <UART_SetConfig+0x2fe>
 80054e8:	2304      	movs	r3, #4
 80054ea:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80054ee:	e01a      	b.n	8005526 <UART_SetConfig+0x2fe>
 80054f0:	2308      	movs	r3, #8
 80054f2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80054f6:	e016      	b.n	8005526 <UART_SetConfig+0x2fe>
 80054f8:	2310      	movs	r3, #16
 80054fa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80054fe:	e012      	b.n	8005526 <UART_SetConfig+0x2fe>
 8005500:	cfff69f3 	.word	0xcfff69f3
 8005504:	40008000 	.word	0x40008000
 8005508:	40013800 	.word	0x40013800
 800550c:	40021000 	.word	0x40021000
 8005510:	40004400 	.word	0x40004400
 8005514:	40004800 	.word	0x40004800
 8005518:	40004c00 	.word	0x40004c00
 800551c:	40005000 	.word	0x40005000
 8005520:	2310      	movs	r3, #16
 8005522:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005526:	697b      	ldr	r3, [r7, #20]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	4aae      	ldr	r2, [pc, #696]	; (80057e4 <UART_SetConfig+0x5bc>)
 800552c:	4293      	cmp	r3, r2
 800552e:	f040 8097 	bne.w	8005660 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005532:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8005536:	2b08      	cmp	r3, #8
 8005538:	d823      	bhi.n	8005582 <UART_SetConfig+0x35a>
 800553a:	a201      	add	r2, pc, #4	; (adr r2, 8005540 <UART_SetConfig+0x318>)
 800553c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005540:	08005565 	.word	0x08005565
 8005544:	08005583 	.word	0x08005583
 8005548:	0800556d 	.word	0x0800556d
 800554c:	08005583 	.word	0x08005583
 8005550:	08005573 	.word	0x08005573
 8005554:	08005583 	.word	0x08005583
 8005558:	08005583 	.word	0x08005583
 800555c:	08005583 	.word	0x08005583
 8005560:	0800557b 	.word	0x0800557b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005564:	f7fe fbb4 	bl	8003cd0 <HAL_RCC_GetPCLK1Freq>
 8005568:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800556a:	e010      	b.n	800558e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800556c:	4b9e      	ldr	r3, [pc, #632]	; (80057e8 <UART_SetConfig+0x5c0>)
 800556e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8005570:	e00d      	b.n	800558e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005572:	f7fe fb3f 	bl	8003bf4 <HAL_RCC_GetSysClockFreq>
 8005576:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005578:	e009      	b.n	800558e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800557a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800557e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8005580:	e005      	b.n	800558e <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8005582:	2300      	movs	r3, #0
 8005584:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8005586:	2301      	movs	r3, #1
 8005588:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 800558c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800558e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005590:	2b00      	cmp	r3, #0
 8005592:	f000 8130 	beq.w	80057f6 <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8005596:	697b      	ldr	r3, [r7, #20]
 8005598:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800559a:	4a94      	ldr	r2, [pc, #592]	; (80057ec <UART_SetConfig+0x5c4>)
 800559c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80055a0:	461a      	mov	r2, r3
 80055a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055a4:	fbb3 f3f2 	udiv	r3, r3, r2
 80055a8:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80055aa:	697b      	ldr	r3, [r7, #20]
 80055ac:	685a      	ldr	r2, [r3, #4]
 80055ae:	4613      	mov	r3, r2
 80055b0:	005b      	lsls	r3, r3, #1
 80055b2:	4413      	add	r3, r2
 80055b4:	69ba      	ldr	r2, [r7, #24]
 80055b6:	429a      	cmp	r2, r3
 80055b8:	d305      	bcc.n	80055c6 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80055ba:	697b      	ldr	r3, [r7, #20]
 80055bc:	685b      	ldr	r3, [r3, #4]
 80055be:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80055c0:	69ba      	ldr	r2, [r7, #24]
 80055c2:	429a      	cmp	r2, r3
 80055c4:	d903      	bls.n	80055ce <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 80055c6:	2301      	movs	r3, #1
 80055c8:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 80055cc:	e113      	b.n	80057f6 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80055ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055d0:	2200      	movs	r2, #0
 80055d2:	60bb      	str	r3, [r7, #8]
 80055d4:	60fa      	str	r2, [r7, #12]
 80055d6:	697b      	ldr	r3, [r7, #20]
 80055d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055da:	4a84      	ldr	r2, [pc, #528]	; (80057ec <UART_SetConfig+0x5c4>)
 80055dc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80055e0:	b29b      	uxth	r3, r3
 80055e2:	2200      	movs	r2, #0
 80055e4:	603b      	str	r3, [r7, #0]
 80055e6:	607a      	str	r2, [r7, #4]
 80055e8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80055ec:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80055f0:	f7fb fb72 	bl	8000cd8 <__aeabi_uldivmod>
 80055f4:	4602      	mov	r2, r0
 80055f6:	460b      	mov	r3, r1
 80055f8:	4610      	mov	r0, r2
 80055fa:	4619      	mov	r1, r3
 80055fc:	f04f 0200 	mov.w	r2, #0
 8005600:	f04f 0300 	mov.w	r3, #0
 8005604:	020b      	lsls	r3, r1, #8
 8005606:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800560a:	0202      	lsls	r2, r0, #8
 800560c:	6979      	ldr	r1, [r7, #20]
 800560e:	6849      	ldr	r1, [r1, #4]
 8005610:	0849      	lsrs	r1, r1, #1
 8005612:	2000      	movs	r0, #0
 8005614:	460c      	mov	r4, r1
 8005616:	4605      	mov	r5, r0
 8005618:	eb12 0804 	adds.w	r8, r2, r4
 800561c:	eb43 0905 	adc.w	r9, r3, r5
 8005620:	697b      	ldr	r3, [r7, #20]
 8005622:	685b      	ldr	r3, [r3, #4]
 8005624:	2200      	movs	r2, #0
 8005626:	469a      	mov	sl, r3
 8005628:	4693      	mov	fp, r2
 800562a:	4652      	mov	r2, sl
 800562c:	465b      	mov	r3, fp
 800562e:	4640      	mov	r0, r8
 8005630:	4649      	mov	r1, r9
 8005632:	f7fb fb51 	bl	8000cd8 <__aeabi_uldivmod>
 8005636:	4602      	mov	r2, r0
 8005638:	460b      	mov	r3, r1
 800563a:	4613      	mov	r3, r2
 800563c:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800563e:	6a3b      	ldr	r3, [r7, #32]
 8005640:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005644:	d308      	bcc.n	8005658 <UART_SetConfig+0x430>
 8005646:	6a3b      	ldr	r3, [r7, #32]
 8005648:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800564c:	d204      	bcs.n	8005658 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800564e:	697b      	ldr	r3, [r7, #20]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	6a3a      	ldr	r2, [r7, #32]
 8005654:	60da      	str	r2, [r3, #12]
 8005656:	e0ce      	b.n	80057f6 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8005658:	2301      	movs	r3, #1
 800565a:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800565e:	e0ca      	b.n	80057f6 <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005660:	697b      	ldr	r3, [r7, #20]
 8005662:	69db      	ldr	r3, [r3, #28]
 8005664:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005668:	d166      	bne.n	8005738 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800566a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800566e:	2b08      	cmp	r3, #8
 8005670:	d827      	bhi.n	80056c2 <UART_SetConfig+0x49a>
 8005672:	a201      	add	r2, pc, #4	; (adr r2, 8005678 <UART_SetConfig+0x450>)
 8005674:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005678:	0800569d 	.word	0x0800569d
 800567c:	080056a5 	.word	0x080056a5
 8005680:	080056ad 	.word	0x080056ad
 8005684:	080056c3 	.word	0x080056c3
 8005688:	080056b3 	.word	0x080056b3
 800568c:	080056c3 	.word	0x080056c3
 8005690:	080056c3 	.word	0x080056c3
 8005694:	080056c3 	.word	0x080056c3
 8005698:	080056bb 	.word	0x080056bb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800569c:	f7fe fb18 	bl	8003cd0 <HAL_RCC_GetPCLK1Freq>
 80056a0:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80056a2:	e014      	b.n	80056ce <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80056a4:	f7fe fb2a 	bl	8003cfc <HAL_RCC_GetPCLK2Freq>
 80056a8:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80056aa:	e010      	b.n	80056ce <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80056ac:	4b4e      	ldr	r3, [pc, #312]	; (80057e8 <UART_SetConfig+0x5c0>)
 80056ae:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80056b0:	e00d      	b.n	80056ce <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80056b2:	f7fe fa9f 	bl	8003bf4 <HAL_RCC_GetSysClockFreq>
 80056b6:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80056b8:	e009      	b.n	80056ce <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80056ba:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80056be:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80056c0:	e005      	b.n	80056ce <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 80056c2:	2300      	movs	r3, #0
 80056c4:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 80056c6:	2301      	movs	r3, #1
 80056c8:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 80056cc:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80056ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056d0:	2b00      	cmp	r3, #0
 80056d2:	f000 8090 	beq.w	80057f6 <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80056d6:	697b      	ldr	r3, [r7, #20]
 80056d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056da:	4a44      	ldr	r2, [pc, #272]	; (80057ec <UART_SetConfig+0x5c4>)
 80056dc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80056e0:	461a      	mov	r2, r3
 80056e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056e4:	fbb3 f3f2 	udiv	r3, r3, r2
 80056e8:	005a      	lsls	r2, r3, #1
 80056ea:	697b      	ldr	r3, [r7, #20]
 80056ec:	685b      	ldr	r3, [r3, #4]
 80056ee:	085b      	lsrs	r3, r3, #1
 80056f0:	441a      	add	r2, r3
 80056f2:	697b      	ldr	r3, [r7, #20]
 80056f4:	685b      	ldr	r3, [r3, #4]
 80056f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80056fa:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80056fc:	6a3b      	ldr	r3, [r7, #32]
 80056fe:	2b0f      	cmp	r3, #15
 8005700:	d916      	bls.n	8005730 <UART_SetConfig+0x508>
 8005702:	6a3b      	ldr	r3, [r7, #32]
 8005704:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005708:	d212      	bcs.n	8005730 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800570a:	6a3b      	ldr	r3, [r7, #32]
 800570c:	b29b      	uxth	r3, r3
 800570e:	f023 030f 	bic.w	r3, r3, #15
 8005712:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005714:	6a3b      	ldr	r3, [r7, #32]
 8005716:	085b      	lsrs	r3, r3, #1
 8005718:	b29b      	uxth	r3, r3
 800571a:	f003 0307 	and.w	r3, r3, #7
 800571e:	b29a      	uxth	r2, r3
 8005720:	8bfb      	ldrh	r3, [r7, #30]
 8005722:	4313      	orrs	r3, r2
 8005724:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8005726:	697b      	ldr	r3, [r7, #20]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	8bfa      	ldrh	r2, [r7, #30]
 800572c:	60da      	str	r2, [r3, #12]
 800572e:	e062      	b.n	80057f6 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8005730:	2301      	movs	r3, #1
 8005732:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8005736:	e05e      	b.n	80057f6 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005738:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800573c:	2b08      	cmp	r3, #8
 800573e:	d828      	bhi.n	8005792 <UART_SetConfig+0x56a>
 8005740:	a201      	add	r2, pc, #4	; (adr r2, 8005748 <UART_SetConfig+0x520>)
 8005742:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005746:	bf00      	nop
 8005748:	0800576d 	.word	0x0800576d
 800574c:	08005775 	.word	0x08005775
 8005750:	0800577d 	.word	0x0800577d
 8005754:	08005793 	.word	0x08005793
 8005758:	08005783 	.word	0x08005783
 800575c:	08005793 	.word	0x08005793
 8005760:	08005793 	.word	0x08005793
 8005764:	08005793 	.word	0x08005793
 8005768:	0800578b 	.word	0x0800578b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800576c:	f7fe fab0 	bl	8003cd0 <HAL_RCC_GetPCLK1Freq>
 8005770:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005772:	e014      	b.n	800579e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005774:	f7fe fac2 	bl	8003cfc <HAL_RCC_GetPCLK2Freq>
 8005778:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800577a:	e010      	b.n	800579e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800577c:	4b1a      	ldr	r3, [pc, #104]	; (80057e8 <UART_SetConfig+0x5c0>)
 800577e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8005780:	e00d      	b.n	800579e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005782:	f7fe fa37 	bl	8003bf4 <HAL_RCC_GetSysClockFreq>
 8005786:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005788:	e009      	b.n	800579e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800578a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800578e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8005790:	e005      	b.n	800579e <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8005792:	2300      	movs	r3, #0
 8005794:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8005796:	2301      	movs	r3, #1
 8005798:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 800579c:	bf00      	nop
    }

    if (pclk != 0U)
 800579e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	d028      	beq.n	80057f6 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80057a4:	697b      	ldr	r3, [r7, #20]
 80057a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057a8:	4a10      	ldr	r2, [pc, #64]	; (80057ec <UART_SetConfig+0x5c4>)
 80057aa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80057ae:	461a      	mov	r2, r3
 80057b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057b2:	fbb3 f2f2 	udiv	r2, r3, r2
 80057b6:	697b      	ldr	r3, [r7, #20]
 80057b8:	685b      	ldr	r3, [r3, #4]
 80057ba:	085b      	lsrs	r3, r3, #1
 80057bc:	441a      	add	r2, r3
 80057be:	697b      	ldr	r3, [r7, #20]
 80057c0:	685b      	ldr	r3, [r3, #4]
 80057c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80057c6:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80057c8:	6a3b      	ldr	r3, [r7, #32]
 80057ca:	2b0f      	cmp	r3, #15
 80057cc:	d910      	bls.n	80057f0 <UART_SetConfig+0x5c8>
 80057ce:	6a3b      	ldr	r3, [r7, #32]
 80057d0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80057d4:	d20c      	bcs.n	80057f0 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80057d6:	6a3b      	ldr	r3, [r7, #32]
 80057d8:	b29a      	uxth	r2, r3
 80057da:	697b      	ldr	r3, [r7, #20]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	60da      	str	r2, [r3, #12]
 80057e0:	e009      	b.n	80057f6 <UART_SetConfig+0x5ce>
 80057e2:	bf00      	nop
 80057e4:	40008000 	.word	0x40008000
 80057e8:	00f42400 	.word	0x00f42400
 80057ec:	0800b680 	.word	0x0800b680
      }
      else
      {
        ret = HAL_ERROR;
 80057f0:	2301      	movs	r3, #1
 80057f2:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80057f6:	697b      	ldr	r3, [r7, #20]
 80057f8:	2201      	movs	r2, #1
 80057fa:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 80057fe:	697b      	ldr	r3, [r7, #20]
 8005800:	2201      	movs	r2, #1
 8005802:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005806:	697b      	ldr	r3, [r7, #20]
 8005808:	2200      	movs	r2, #0
 800580a:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 800580c:	697b      	ldr	r3, [r7, #20]
 800580e:	2200      	movs	r2, #0
 8005810:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 8005812:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 8005816:	4618      	mov	r0, r3
 8005818:	3730      	adds	r7, #48	; 0x30
 800581a:	46bd      	mov	sp, r7
 800581c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08005820 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005820:	b480      	push	{r7}
 8005822:	b083      	sub	sp, #12
 8005824:	af00      	add	r7, sp, #0
 8005826:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800582c:	f003 0301 	and.w	r3, r3, #1
 8005830:	2b00      	cmp	r3, #0
 8005832:	d00a      	beq.n	800584a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	685b      	ldr	r3, [r3, #4]
 800583a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	430a      	orrs	r2, r1
 8005848:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800584e:	f003 0302 	and.w	r3, r3, #2
 8005852:	2b00      	cmp	r3, #0
 8005854:	d00a      	beq.n	800586c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	685b      	ldr	r3, [r3, #4]
 800585c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	430a      	orrs	r2, r1
 800586a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005870:	f003 0304 	and.w	r3, r3, #4
 8005874:	2b00      	cmp	r3, #0
 8005876:	d00a      	beq.n	800588e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	685b      	ldr	r3, [r3, #4]
 800587e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	430a      	orrs	r2, r1
 800588c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005892:	f003 0308 	and.w	r3, r3, #8
 8005896:	2b00      	cmp	r3, #0
 8005898:	d00a      	beq.n	80058b0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	685b      	ldr	r3, [r3, #4]
 80058a0:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	430a      	orrs	r2, r1
 80058ae:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80058b4:	f003 0310 	and.w	r3, r3, #16
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	d00a      	beq.n	80058d2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	689b      	ldr	r3, [r3, #8]
 80058c2:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	430a      	orrs	r2, r1
 80058d0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80058d6:	f003 0320 	and.w	r3, r3, #32
 80058da:	2b00      	cmp	r3, #0
 80058dc:	d00a      	beq.n	80058f4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	689b      	ldr	r3, [r3, #8]
 80058e4:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	430a      	orrs	r2, r1
 80058f2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80058f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	d01a      	beq.n	8005936 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	685b      	ldr	r3, [r3, #4]
 8005906:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	430a      	orrs	r2, r1
 8005914:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800591a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800591e:	d10a      	bne.n	8005936 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	685b      	ldr	r3, [r3, #4]
 8005926:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	430a      	orrs	r2, r1
 8005934:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800593a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800593e:	2b00      	cmp	r3, #0
 8005940:	d00a      	beq.n	8005958 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	685b      	ldr	r3, [r3, #4]
 8005948:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	430a      	orrs	r2, r1
 8005956:	605a      	str	r2, [r3, #4]
  }
}
 8005958:	bf00      	nop
 800595a:	370c      	adds	r7, #12
 800595c:	46bd      	mov	sp, r7
 800595e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005962:	4770      	bx	lr

08005964 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005964:	b580      	push	{r7, lr}
 8005966:	b086      	sub	sp, #24
 8005968:	af02      	add	r7, sp, #8
 800596a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	2200      	movs	r2, #0
 8005970:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005974:	f7fc fd80 	bl	8002478 <HAL_GetTick>
 8005978:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	f003 0308 	and.w	r3, r3, #8
 8005984:	2b08      	cmp	r3, #8
 8005986:	d10e      	bne.n	80059a6 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005988:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800598c:	9300      	str	r3, [sp, #0]
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	2200      	movs	r2, #0
 8005992:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8005996:	6878      	ldr	r0, [r7, #4]
 8005998:	f000 f82f 	bl	80059fa <UART_WaitOnFlagUntilTimeout>
 800599c:	4603      	mov	r3, r0
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d001      	beq.n	80059a6 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80059a2:	2303      	movs	r3, #3
 80059a4:	e025      	b.n	80059f2 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	f003 0304 	and.w	r3, r3, #4
 80059b0:	2b04      	cmp	r3, #4
 80059b2:	d10e      	bne.n	80059d2 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80059b4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80059b8:	9300      	str	r3, [sp, #0]
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	2200      	movs	r2, #0
 80059be:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80059c2:	6878      	ldr	r0, [r7, #4]
 80059c4:	f000 f819 	bl	80059fa <UART_WaitOnFlagUntilTimeout>
 80059c8:	4603      	mov	r3, r0
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	d001      	beq.n	80059d2 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80059ce:	2303      	movs	r3, #3
 80059d0:	e00f      	b.n	80059f2 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	2220      	movs	r2, #32
 80059d6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	2220      	movs	r2, #32
 80059de:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	2200      	movs	r2, #0
 80059e6:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	2200      	movs	r2, #0
 80059ec:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80059f0:	2300      	movs	r3, #0
}
 80059f2:	4618      	mov	r0, r3
 80059f4:	3710      	adds	r7, #16
 80059f6:	46bd      	mov	sp, r7
 80059f8:	bd80      	pop	{r7, pc}

080059fa <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80059fa:	b580      	push	{r7, lr}
 80059fc:	b09c      	sub	sp, #112	; 0x70
 80059fe:	af00      	add	r7, sp, #0
 8005a00:	60f8      	str	r0, [r7, #12]
 8005a02:	60b9      	str	r1, [r7, #8]
 8005a04:	603b      	str	r3, [r7, #0]
 8005a06:	4613      	mov	r3, r2
 8005a08:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005a0a:	e0a9      	b.n	8005b60 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005a0c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005a0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a12:	f000 80a5 	beq.w	8005b60 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005a16:	f7fc fd2f 	bl	8002478 <HAL_GetTick>
 8005a1a:	4602      	mov	r2, r0
 8005a1c:	683b      	ldr	r3, [r7, #0]
 8005a1e:	1ad3      	subs	r3, r2, r3
 8005a20:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8005a22:	429a      	cmp	r2, r3
 8005a24:	d302      	bcc.n	8005a2c <UART_WaitOnFlagUntilTimeout+0x32>
 8005a26:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	d140      	bne.n	8005aae <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a32:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005a34:	e853 3f00 	ldrex	r3, [r3]
 8005a38:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8005a3a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005a3c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005a40:	667b      	str	r3, [r7, #100]	; 0x64
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	461a      	mov	r2, r3
 8005a48:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005a4a:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005a4c:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a4e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8005a50:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8005a52:	e841 2300 	strex	r3, r2, [r1]
 8005a56:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8005a58:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	d1e6      	bne.n	8005a2c <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	3308      	adds	r3, #8
 8005a64:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a66:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005a68:	e853 3f00 	ldrex	r3, [r3]
 8005a6c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005a6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005a70:	f023 0301 	bic.w	r3, r3, #1
 8005a74:	663b      	str	r3, [r7, #96]	; 0x60
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	3308      	adds	r3, #8
 8005a7c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8005a7e:	64ba      	str	r2, [r7, #72]	; 0x48
 8005a80:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a82:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8005a84:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005a86:	e841 2300 	strex	r3, r2, [r1]
 8005a8a:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8005a8c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005a8e:	2b00      	cmp	r3, #0
 8005a90:	d1e5      	bne.n	8005a5e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	2220      	movs	r2, #32
 8005a96:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	2220      	movs	r2, #32
 8005a9e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	2200      	movs	r2, #0
 8005aa6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 8005aaa:	2303      	movs	r3, #3
 8005aac:	e069      	b.n	8005b82 <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	f003 0304 	and.w	r3, r3, #4
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	d051      	beq.n	8005b60 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	69db      	ldr	r3, [r3, #28]
 8005ac2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005ac6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005aca:	d149      	bne.n	8005b60 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005ad4:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005adc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005ade:	e853 3f00 	ldrex	r3, [r3]
 8005ae2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005ae4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ae6:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005aea:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	461a      	mov	r2, r3
 8005af2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005af4:	637b      	str	r3, [r7, #52]	; 0x34
 8005af6:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005af8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005afa:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005afc:	e841 2300 	strex	r3, r2, [r1]
 8005b00:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8005b02:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005b04:	2b00      	cmp	r3, #0
 8005b06:	d1e6      	bne.n	8005ad6 <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	3308      	adds	r3, #8
 8005b0e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b10:	697b      	ldr	r3, [r7, #20]
 8005b12:	e853 3f00 	ldrex	r3, [r3]
 8005b16:	613b      	str	r3, [r7, #16]
   return(result);
 8005b18:	693b      	ldr	r3, [r7, #16]
 8005b1a:	f023 0301 	bic.w	r3, r3, #1
 8005b1e:	66bb      	str	r3, [r7, #104]	; 0x68
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	3308      	adds	r3, #8
 8005b26:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8005b28:	623a      	str	r2, [r7, #32]
 8005b2a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b2c:	69f9      	ldr	r1, [r7, #28]
 8005b2e:	6a3a      	ldr	r2, [r7, #32]
 8005b30:	e841 2300 	strex	r3, r2, [r1]
 8005b34:	61bb      	str	r3, [r7, #24]
   return(result);
 8005b36:	69bb      	ldr	r3, [r7, #24]
 8005b38:	2b00      	cmp	r3, #0
 8005b3a:	d1e5      	bne.n	8005b08 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	2220      	movs	r2, #32
 8005b40:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	2220      	movs	r2, #32
 8005b48:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	2220      	movs	r2, #32
 8005b50:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	2200      	movs	r2, #0
 8005b58:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 8005b5c:	2303      	movs	r3, #3
 8005b5e:	e010      	b.n	8005b82 <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	69da      	ldr	r2, [r3, #28]
 8005b66:	68bb      	ldr	r3, [r7, #8]
 8005b68:	4013      	ands	r3, r2
 8005b6a:	68ba      	ldr	r2, [r7, #8]
 8005b6c:	429a      	cmp	r2, r3
 8005b6e:	bf0c      	ite	eq
 8005b70:	2301      	moveq	r3, #1
 8005b72:	2300      	movne	r3, #0
 8005b74:	b2db      	uxtb	r3, r3
 8005b76:	461a      	mov	r2, r3
 8005b78:	79fb      	ldrb	r3, [r7, #7]
 8005b7a:	429a      	cmp	r2, r3
 8005b7c:	f43f af46 	beq.w	8005a0c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005b80:	2300      	movs	r3, #0
}
 8005b82:	4618      	mov	r0, r3
 8005b84:	3770      	adds	r7, #112	; 0x70
 8005b86:	46bd      	mov	sp, r7
 8005b88:	bd80      	pop	{r7, pc}

08005b8a <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8005b8a:	b480      	push	{r7}
 8005b8c:	b085      	sub	sp, #20
 8005b8e:	af00      	add	r7, sp, #0
 8005b90:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8005b98:	2b01      	cmp	r3, #1
 8005b9a:	d101      	bne.n	8005ba0 <HAL_UARTEx_DisableFifoMode+0x16>
 8005b9c:	2302      	movs	r3, #2
 8005b9e:	e027      	b.n	8005bf0 <HAL_UARTEx_DisableFifoMode+0x66>
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	2201      	movs	r2, #1
 8005ba4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	2224      	movs	r2, #36	; 0x24
 8005bac:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	681a      	ldr	r2, [r3, #0]
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	f022 0201 	bic.w	r2, r2, #1
 8005bc6:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8005bce:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	2200      	movs	r2, #0
 8005bd4:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	68fa      	ldr	r2, [r7, #12]
 8005bdc:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	2220      	movs	r2, #32
 8005be2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	2200      	movs	r2, #0
 8005bea:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8005bee:	2300      	movs	r3, #0
}
 8005bf0:	4618      	mov	r0, r3
 8005bf2:	3714      	adds	r7, #20
 8005bf4:	46bd      	mov	sp, r7
 8005bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bfa:	4770      	bx	lr

08005bfc <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005bfc:	b580      	push	{r7, lr}
 8005bfe:	b084      	sub	sp, #16
 8005c00:	af00      	add	r7, sp, #0
 8005c02:	6078      	str	r0, [r7, #4]
 8005c04:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8005c0c:	2b01      	cmp	r3, #1
 8005c0e:	d101      	bne.n	8005c14 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8005c10:	2302      	movs	r3, #2
 8005c12:	e02d      	b.n	8005c70 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	2201      	movs	r2, #1
 8005c18:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	2224      	movs	r2, #36	; 0x24
 8005c20:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	681a      	ldr	r2, [r3, #0]
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	f022 0201 	bic.w	r2, r2, #1
 8005c3a:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	689b      	ldr	r3, [r3, #8]
 8005c42:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	683a      	ldr	r2, [r7, #0]
 8005c4c:	430a      	orrs	r2, r1
 8005c4e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005c50:	6878      	ldr	r0, [r7, #4]
 8005c52:	f000 f84f 	bl	8005cf4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	68fa      	ldr	r2, [r7, #12]
 8005c5c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	2220      	movs	r2, #32
 8005c62:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	2200      	movs	r2, #0
 8005c6a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8005c6e:	2300      	movs	r3, #0
}
 8005c70:	4618      	mov	r0, r3
 8005c72:	3710      	adds	r7, #16
 8005c74:	46bd      	mov	sp, r7
 8005c76:	bd80      	pop	{r7, pc}

08005c78 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005c78:	b580      	push	{r7, lr}
 8005c7a:	b084      	sub	sp, #16
 8005c7c:	af00      	add	r7, sp, #0
 8005c7e:	6078      	str	r0, [r7, #4]
 8005c80:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8005c88:	2b01      	cmp	r3, #1
 8005c8a:	d101      	bne.n	8005c90 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8005c8c:	2302      	movs	r3, #2
 8005c8e:	e02d      	b.n	8005cec <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	2201      	movs	r2, #1
 8005c94:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	2224      	movs	r2, #36	; 0x24
 8005c9c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	681a      	ldr	r2, [r3, #0]
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	f022 0201 	bic.w	r2, r2, #1
 8005cb6:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	689b      	ldr	r3, [r3, #8]
 8005cbe:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	683a      	ldr	r2, [r7, #0]
 8005cc8:	430a      	orrs	r2, r1
 8005cca:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005ccc:	6878      	ldr	r0, [r7, #4]
 8005cce:	f000 f811 	bl	8005cf4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	68fa      	ldr	r2, [r7, #12]
 8005cd8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	2220      	movs	r2, #32
 8005cde:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	2200      	movs	r2, #0
 8005ce6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8005cea:	2300      	movs	r3, #0
}
 8005cec:	4618      	mov	r0, r3
 8005cee:	3710      	adds	r7, #16
 8005cf0:	46bd      	mov	sp, r7
 8005cf2:	bd80      	pop	{r7, pc}

08005cf4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8005cf4:	b480      	push	{r7}
 8005cf6:	b085      	sub	sp, #20
 8005cf8:	af00      	add	r7, sp, #0
 8005cfa:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005d00:	2b00      	cmp	r3, #0
 8005d02:	d108      	bne.n	8005d16 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	2201      	movs	r2, #1
 8005d08:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	2201      	movs	r2, #1
 8005d10:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8005d14:	e031      	b.n	8005d7a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8005d16:	2308      	movs	r3, #8
 8005d18:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8005d1a:	2308      	movs	r3, #8
 8005d1c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	689b      	ldr	r3, [r3, #8]
 8005d24:	0e5b      	lsrs	r3, r3, #25
 8005d26:	b2db      	uxtb	r3, r3
 8005d28:	f003 0307 	and.w	r3, r3, #7
 8005d2c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	689b      	ldr	r3, [r3, #8]
 8005d34:	0f5b      	lsrs	r3, r3, #29
 8005d36:	b2db      	uxtb	r3, r3
 8005d38:	f003 0307 	and.w	r3, r3, #7
 8005d3c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005d3e:	7bbb      	ldrb	r3, [r7, #14]
 8005d40:	7b3a      	ldrb	r2, [r7, #12]
 8005d42:	4911      	ldr	r1, [pc, #68]	; (8005d88 <UARTEx_SetNbDataToProcess+0x94>)
 8005d44:	5c8a      	ldrb	r2, [r1, r2]
 8005d46:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8005d4a:	7b3a      	ldrb	r2, [r7, #12]
 8005d4c:	490f      	ldr	r1, [pc, #60]	; (8005d8c <UARTEx_SetNbDataToProcess+0x98>)
 8005d4e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005d50:	fb93 f3f2 	sdiv	r3, r3, r2
 8005d54:	b29a      	uxth	r2, r3
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005d5c:	7bfb      	ldrb	r3, [r7, #15]
 8005d5e:	7b7a      	ldrb	r2, [r7, #13]
 8005d60:	4909      	ldr	r1, [pc, #36]	; (8005d88 <UARTEx_SetNbDataToProcess+0x94>)
 8005d62:	5c8a      	ldrb	r2, [r1, r2]
 8005d64:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8005d68:	7b7a      	ldrb	r2, [r7, #13]
 8005d6a:	4908      	ldr	r1, [pc, #32]	; (8005d8c <UARTEx_SetNbDataToProcess+0x98>)
 8005d6c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005d6e:	fb93 f3f2 	sdiv	r3, r3, r2
 8005d72:	b29a      	uxth	r2, r3
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8005d7a:	bf00      	nop
 8005d7c:	3714      	adds	r7, #20
 8005d7e:	46bd      	mov	sp, r7
 8005d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d84:	4770      	bx	lr
 8005d86:	bf00      	nop
 8005d88:	0800b698 	.word	0x0800b698
 8005d8c:	0800b6a0 	.word	0x0800b6a0

08005d90 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8005d90:	b480      	push	{r7}
 8005d92:	b085      	sub	sp, #20
 8005d94:	af00      	add	r7, sp, #0
 8005d96:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8005d98:	f64b 7380 	movw	r3, #49024	; 0xbf80
 8005d9c:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8005da4:	b29a      	uxth	r2, r3
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	b29b      	uxth	r3, r3
 8005daa:	43db      	mvns	r3, r3
 8005dac:	b29b      	uxth	r3, r3
 8005dae:	4013      	ands	r3, r2
 8005db0:	b29a      	uxth	r2, r3
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8005db8:	2300      	movs	r3, #0
}
 8005dba:	4618      	mov	r0, r3
 8005dbc:	3714      	adds	r7, #20
 8005dbe:	46bd      	mov	sp, r7
 8005dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dc4:	4770      	bx	lr

08005dc6 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8005dc6:	b084      	sub	sp, #16
 8005dc8:	b480      	push	{r7}
 8005dca:	b083      	sub	sp, #12
 8005dcc:	af00      	add	r7, sp, #0
 8005dce:	6078      	str	r0, [r7, #4]
 8005dd0:	f107 0014 	add.w	r0, r7, #20
 8005dd4:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	2201      	movs	r2, #1
 8005ddc:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	2200      	movs	r2, #0
 8005de4:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	2200      	movs	r2, #0
 8005dec:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	2200      	movs	r2, #0
 8005df4:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 8005df8:	2300      	movs	r3, #0
}
 8005dfa:	4618      	mov	r0, r3
 8005dfc:	370c      	adds	r7, #12
 8005dfe:	46bd      	mov	sp, r7
 8005e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e04:	b004      	add	sp, #16
 8005e06:	4770      	bx	lr

08005e08 <__cvt>:
 8005e08:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005e0c:	ec55 4b10 	vmov	r4, r5, d0
 8005e10:	2d00      	cmp	r5, #0
 8005e12:	460e      	mov	r6, r1
 8005e14:	4619      	mov	r1, r3
 8005e16:	462b      	mov	r3, r5
 8005e18:	bfbb      	ittet	lt
 8005e1a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8005e1e:	461d      	movlt	r5, r3
 8005e20:	2300      	movge	r3, #0
 8005e22:	232d      	movlt	r3, #45	; 0x2d
 8005e24:	700b      	strb	r3, [r1, #0]
 8005e26:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005e28:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8005e2c:	4691      	mov	r9, r2
 8005e2e:	f023 0820 	bic.w	r8, r3, #32
 8005e32:	bfbc      	itt	lt
 8005e34:	4622      	movlt	r2, r4
 8005e36:	4614      	movlt	r4, r2
 8005e38:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005e3c:	d005      	beq.n	8005e4a <__cvt+0x42>
 8005e3e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8005e42:	d100      	bne.n	8005e46 <__cvt+0x3e>
 8005e44:	3601      	adds	r6, #1
 8005e46:	2102      	movs	r1, #2
 8005e48:	e000      	b.n	8005e4c <__cvt+0x44>
 8005e4a:	2103      	movs	r1, #3
 8005e4c:	ab03      	add	r3, sp, #12
 8005e4e:	9301      	str	r3, [sp, #4]
 8005e50:	ab02      	add	r3, sp, #8
 8005e52:	9300      	str	r3, [sp, #0]
 8005e54:	ec45 4b10 	vmov	d0, r4, r5
 8005e58:	4653      	mov	r3, sl
 8005e5a:	4632      	mov	r2, r6
 8005e5c:	f001 f988 	bl	8007170 <_dtoa_r>
 8005e60:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8005e64:	4607      	mov	r7, r0
 8005e66:	d102      	bne.n	8005e6e <__cvt+0x66>
 8005e68:	f019 0f01 	tst.w	r9, #1
 8005e6c:	d022      	beq.n	8005eb4 <__cvt+0xac>
 8005e6e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005e72:	eb07 0906 	add.w	r9, r7, r6
 8005e76:	d110      	bne.n	8005e9a <__cvt+0x92>
 8005e78:	783b      	ldrb	r3, [r7, #0]
 8005e7a:	2b30      	cmp	r3, #48	; 0x30
 8005e7c:	d10a      	bne.n	8005e94 <__cvt+0x8c>
 8005e7e:	2200      	movs	r2, #0
 8005e80:	2300      	movs	r3, #0
 8005e82:	4620      	mov	r0, r4
 8005e84:	4629      	mov	r1, r5
 8005e86:	f7fa fe47 	bl	8000b18 <__aeabi_dcmpeq>
 8005e8a:	b918      	cbnz	r0, 8005e94 <__cvt+0x8c>
 8005e8c:	f1c6 0601 	rsb	r6, r6, #1
 8005e90:	f8ca 6000 	str.w	r6, [sl]
 8005e94:	f8da 3000 	ldr.w	r3, [sl]
 8005e98:	4499      	add	r9, r3
 8005e9a:	2200      	movs	r2, #0
 8005e9c:	2300      	movs	r3, #0
 8005e9e:	4620      	mov	r0, r4
 8005ea0:	4629      	mov	r1, r5
 8005ea2:	f7fa fe39 	bl	8000b18 <__aeabi_dcmpeq>
 8005ea6:	b108      	cbz	r0, 8005eac <__cvt+0xa4>
 8005ea8:	f8cd 900c 	str.w	r9, [sp, #12]
 8005eac:	2230      	movs	r2, #48	; 0x30
 8005eae:	9b03      	ldr	r3, [sp, #12]
 8005eb0:	454b      	cmp	r3, r9
 8005eb2:	d307      	bcc.n	8005ec4 <__cvt+0xbc>
 8005eb4:	9b03      	ldr	r3, [sp, #12]
 8005eb6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005eb8:	1bdb      	subs	r3, r3, r7
 8005eba:	4638      	mov	r0, r7
 8005ebc:	6013      	str	r3, [r2, #0]
 8005ebe:	b004      	add	sp, #16
 8005ec0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005ec4:	1c59      	adds	r1, r3, #1
 8005ec6:	9103      	str	r1, [sp, #12]
 8005ec8:	701a      	strb	r2, [r3, #0]
 8005eca:	e7f0      	b.n	8005eae <__cvt+0xa6>

08005ecc <__exponent>:
 8005ecc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005ece:	4603      	mov	r3, r0
 8005ed0:	2900      	cmp	r1, #0
 8005ed2:	bfb8      	it	lt
 8005ed4:	4249      	neglt	r1, r1
 8005ed6:	f803 2b02 	strb.w	r2, [r3], #2
 8005eda:	bfb4      	ite	lt
 8005edc:	222d      	movlt	r2, #45	; 0x2d
 8005ede:	222b      	movge	r2, #43	; 0x2b
 8005ee0:	2909      	cmp	r1, #9
 8005ee2:	7042      	strb	r2, [r0, #1]
 8005ee4:	dd2a      	ble.n	8005f3c <__exponent+0x70>
 8005ee6:	f10d 0207 	add.w	r2, sp, #7
 8005eea:	4617      	mov	r7, r2
 8005eec:	260a      	movs	r6, #10
 8005eee:	4694      	mov	ip, r2
 8005ef0:	fb91 f5f6 	sdiv	r5, r1, r6
 8005ef4:	fb06 1415 	mls	r4, r6, r5, r1
 8005ef8:	3430      	adds	r4, #48	; 0x30
 8005efa:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8005efe:	460c      	mov	r4, r1
 8005f00:	2c63      	cmp	r4, #99	; 0x63
 8005f02:	f102 32ff 	add.w	r2, r2, #4294967295
 8005f06:	4629      	mov	r1, r5
 8005f08:	dcf1      	bgt.n	8005eee <__exponent+0x22>
 8005f0a:	3130      	adds	r1, #48	; 0x30
 8005f0c:	f1ac 0402 	sub.w	r4, ip, #2
 8005f10:	f802 1c01 	strb.w	r1, [r2, #-1]
 8005f14:	1c41      	adds	r1, r0, #1
 8005f16:	4622      	mov	r2, r4
 8005f18:	42ba      	cmp	r2, r7
 8005f1a:	d30a      	bcc.n	8005f32 <__exponent+0x66>
 8005f1c:	f10d 0209 	add.w	r2, sp, #9
 8005f20:	eba2 020c 	sub.w	r2, r2, ip
 8005f24:	42bc      	cmp	r4, r7
 8005f26:	bf88      	it	hi
 8005f28:	2200      	movhi	r2, #0
 8005f2a:	4413      	add	r3, r2
 8005f2c:	1a18      	subs	r0, r3, r0
 8005f2e:	b003      	add	sp, #12
 8005f30:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005f32:	f812 5b01 	ldrb.w	r5, [r2], #1
 8005f36:	f801 5f01 	strb.w	r5, [r1, #1]!
 8005f3a:	e7ed      	b.n	8005f18 <__exponent+0x4c>
 8005f3c:	2330      	movs	r3, #48	; 0x30
 8005f3e:	3130      	adds	r1, #48	; 0x30
 8005f40:	7083      	strb	r3, [r0, #2]
 8005f42:	70c1      	strb	r1, [r0, #3]
 8005f44:	1d03      	adds	r3, r0, #4
 8005f46:	e7f1      	b.n	8005f2c <__exponent+0x60>

08005f48 <_printf_float>:
 8005f48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f4c:	ed2d 8b02 	vpush	{d8}
 8005f50:	b08d      	sub	sp, #52	; 0x34
 8005f52:	460c      	mov	r4, r1
 8005f54:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8005f58:	4616      	mov	r6, r2
 8005f5a:	461f      	mov	r7, r3
 8005f5c:	4605      	mov	r5, r0
 8005f5e:	f001 f801 	bl	8006f64 <_localeconv_r>
 8005f62:	f8d0 a000 	ldr.w	sl, [r0]
 8005f66:	4650      	mov	r0, sl
 8005f68:	f7fa f9aa 	bl	80002c0 <strlen>
 8005f6c:	2300      	movs	r3, #0
 8005f6e:	930a      	str	r3, [sp, #40]	; 0x28
 8005f70:	6823      	ldr	r3, [r4, #0]
 8005f72:	9305      	str	r3, [sp, #20]
 8005f74:	f8d8 3000 	ldr.w	r3, [r8]
 8005f78:	f894 b018 	ldrb.w	fp, [r4, #24]
 8005f7c:	3307      	adds	r3, #7
 8005f7e:	f023 0307 	bic.w	r3, r3, #7
 8005f82:	f103 0208 	add.w	r2, r3, #8
 8005f86:	f8c8 2000 	str.w	r2, [r8]
 8005f8a:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005f8e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8005f92:	9307      	str	r3, [sp, #28]
 8005f94:	f8cd 8018 	str.w	r8, [sp, #24]
 8005f98:	ee08 0a10 	vmov	s16, r0
 8005f9c:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8005fa0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005fa4:	4b9e      	ldr	r3, [pc, #632]	; (8006220 <_printf_float+0x2d8>)
 8005fa6:	f04f 32ff 	mov.w	r2, #4294967295
 8005faa:	f7fa fde7 	bl	8000b7c <__aeabi_dcmpun>
 8005fae:	bb88      	cbnz	r0, 8006014 <_printf_float+0xcc>
 8005fb0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005fb4:	4b9a      	ldr	r3, [pc, #616]	; (8006220 <_printf_float+0x2d8>)
 8005fb6:	f04f 32ff 	mov.w	r2, #4294967295
 8005fba:	f7fa fdc1 	bl	8000b40 <__aeabi_dcmple>
 8005fbe:	bb48      	cbnz	r0, 8006014 <_printf_float+0xcc>
 8005fc0:	2200      	movs	r2, #0
 8005fc2:	2300      	movs	r3, #0
 8005fc4:	4640      	mov	r0, r8
 8005fc6:	4649      	mov	r1, r9
 8005fc8:	f7fa fdb0 	bl	8000b2c <__aeabi_dcmplt>
 8005fcc:	b110      	cbz	r0, 8005fd4 <_printf_float+0x8c>
 8005fce:	232d      	movs	r3, #45	; 0x2d
 8005fd0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005fd4:	4a93      	ldr	r2, [pc, #588]	; (8006224 <_printf_float+0x2dc>)
 8005fd6:	4b94      	ldr	r3, [pc, #592]	; (8006228 <_printf_float+0x2e0>)
 8005fd8:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8005fdc:	bf94      	ite	ls
 8005fde:	4690      	movls	r8, r2
 8005fe0:	4698      	movhi	r8, r3
 8005fe2:	2303      	movs	r3, #3
 8005fe4:	6123      	str	r3, [r4, #16]
 8005fe6:	9b05      	ldr	r3, [sp, #20]
 8005fe8:	f023 0304 	bic.w	r3, r3, #4
 8005fec:	6023      	str	r3, [r4, #0]
 8005fee:	f04f 0900 	mov.w	r9, #0
 8005ff2:	9700      	str	r7, [sp, #0]
 8005ff4:	4633      	mov	r3, r6
 8005ff6:	aa0b      	add	r2, sp, #44	; 0x2c
 8005ff8:	4621      	mov	r1, r4
 8005ffa:	4628      	mov	r0, r5
 8005ffc:	f000 f9da 	bl	80063b4 <_printf_common>
 8006000:	3001      	adds	r0, #1
 8006002:	f040 8090 	bne.w	8006126 <_printf_float+0x1de>
 8006006:	f04f 30ff 	mov.w	r0, #4294967295
 800600a:	b00d      	add	sp, #52	; 0x34
 800600c:	ecbd 8b02 	vpop	{d8}
 8006010:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006014:	4642      	mov	r2, r8
 8006016:	464b      	mov	r3, r9
 8006018:	4640      	mov	r0, r8
 800601a:	4649      	mov	r1, r9
 800601c:	f7fa fdae 	bl	8000b7c <__aeabi_dcmpun>
 8006020:	b140      	cbz	r0, 8006034 <_printf_float+0xec>
 8006022:	464b      	mov	r3, r9
 8006024:	2b00      	cmp	r3, #0
 8006026:	bfbc      	itt	lt
 8006028:	232d      	movlt	r3, #45	; 0x2d
 800602a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800602e:	4a7f      	ldr	r2, [pc, #508]	; (800622c <_printf_float+0x2e4>)
 8006030:	4b7f      	ldr	r3, [pc, #508]	; (8006230 <_printf_float+0x2e8>)
 8006032:	e7d1      	b.n	8005fd8 <_printf_float+0x90>
 8006034:	6863      	ldr	r3, [r4, #4]
 8006036:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800603a:	9206      	str	r2, [sp, #24]
 800603c:	1c5a      	adds	r2, r3, #1
 800603e:	d13f      	bne.n	80060c0 <_printf_float+0x178>
 8006040:	2306      	movs	r3, #6
 8006042:	6063      	str	r3, [r4, #4]
 8006044:	9b05      	ldr	r3, [sp, #20]
 8006046:	6861      	ldr	r1, [r4, #4]
 8006048:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800604c:	2300      	movs	r3, #0
 800604e:	9303      	str	r3, [sp, #12]
 8006050:	ab0a      	add	r3, sp, #40	; 0x28
 8006052:	e9cd b301 	strd	fp, r3, [sp, #4]
 8006056:	ab09      	add	r3, sp, #36	; 0x24
 8006058:	ec49 8b10 	vmov	d0, r8, r9
 800605c:	9300      	str	r3, [sp, #0]
 800605e:	6022      	str	r2, [r4, #0]
 8006060:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8006064:	4628      	mov	r0, r5
 8006066:	f7ff fecf 	bl	8005e08 <__cvt>
 800606a:	9b06      	ldr	r3, [sp, #24]
 800606c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800606e:	2b47      	cmp	r3, #71	; 0x47
 8006070:	4680      	mov	r8, r0
 8006072:	d108      	bne.n	8006086 <_printf_float+0x13e>
 8006074:	1cc8      	adds	r0, r1, #3
 8006076:	db02      	blt.n	800607e <_printf_float+0x136>
 8006078:	6863      	ldr	r3, [r4, #4]
 800607a:	4299      	cmp	r1, r3
 800607c:	dd41      	ble.n	8006102 <_printf_float+0x1ba>
 800607e:	f1ab 0302 	sub.w	r3, fp, #2
 8006082:	fa5f fb83 	uxtb.w	fp, r3
 8006086:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800608a:	d820      	bhi.n	80060ce <_printf_float+0x186>
 800608c:	3901      	subs	r1, #1
 800608e:	465a      	mov	r2, fp
 8006090:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006094:	9109      	str	r1, [sp, #36]	; 0x24
 8006096:	f7ff ff19 	bl	8005ecc <__exponent>
 800609a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800609c:	1813      	adds	r3, r2, r0
 800609e:	2a01      	cmp	r2, #1
 80060a0:	4681      	mov	r9, r0
 80060a2:	6123      	str	r3, [r4, #16]
 80060a4:	dc02      	bgt.n	80060ac <_printf_float+0x164>
 80060a6:	6822      	ldr	r2, [r4, #0]
 80060a8:	07d2      	lsls	r2, r2, #31
 80060aa:	d501      	bpl.n	80060b0 <_printf_float+0x168>
 80060ac:	3301      	adds	r3, #1
 80060ae:	6123      	str	r3, [r4, #16]
 80060b0:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80060b4:	2b00      	cmp	r3, #0
 80060b6:	d09c      	beq.n	8005ff2 <_printf_float+0xaa>
 80060b8:	232d      	movs	r3, #45	; 0x2d
 80060ba:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80060be:	e798      	b.n	8005ff2 <_printf_float+0xaa>
 80060c0:	9a06      	ldr	r2, [sp, #24]
 80060c2:	2a47      	cmp	r2, #71	; 0x47
 80060c4:	d1be      	bne.n	8006044 <_printf_float+0xfc>
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	d1bc      	bne.n	8006044 <_printf_float+0xfc>
 80060ca:	2301      	movs	r3, #1
 80060cc:	e7b9      	b.n	8006042 <_printf_float+0xfa>
 80060ce:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80060d2:	d118      	bne.n	8006106 <_printf_float+0x1be>
 80060d4:	2900      	cmp	r1, #0
 80060d6:	6863      	ldr	r3, [r4, #4]
 80060d8:	dd0b      	ble.n	80060f2 <_printf_float+0x1aa>
 80060da:	6121      	str	r1, [r4, #16]
 80060dc:	b913      	cbnz	r3, 80060e4 <_printf_float+0x19c>
 80060de:	6822      	ldr	r2, [r4, #0]
 80060e0:	07d0      	lsls	r0, r2, #31
 80060e2:	d502      	bpl.n	80060ea <_printf_float+0x1a2>
 80060e4:	3301      	adds	r3, #1
 80060e6:	440b      	add	r3, r1
 80060e8:	6123      	str	r3, [r4, #16]
 80060ea:	65a1      	str	r1, [r4, #88]	; 0x58
 80060ec:	f04f 0900 	mov.w	r9, #0
 80060f0:	e7de      	b.n	80060b0 <_printf_float+0x168>
 80060f2:	b913      	cbnz	r3, 80060fa <_printf_float+0x1b2>
 80060f4:	6822      	ldr	r2, [r4, #0]
 80060f6:	07d2      	lsls	r2, r2, #31
 80060f8:	d501      	bpl.n	80060fe <_printf_float+0x1b6>
 80060fa:	3302      	adds	r3, #2
 80060fc:	e7f4      	b.n	80060e8 <_printf_float+0x1a0>
 80060fe:	2301      	movs	r3, #1
 8006100:	e7f2      	b.n	80060e8 <_printf_float+0x1a0>
 8006102:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8006106:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006108:	4299      	cmp	r1, r3
 800610a:	db05      	blt.n	8006118 <_printf_float+0x1d0>
 800610c:	6823      	ldr	r3, [r4, #0]
 800610e:	6121      	str	r1, [r4, #16]
 8006110:	07d8      	lsls	r0, r3, #31
 8006112:	d5ea      	bpl.n	80060ea <_printf_float+0x1a2>
 8006114:	1c4b      	adds	r3, r1, #1
 8006116:	e7e7      	b.n	80060e8 <_printf_float+0x1a0>
 8006118:	2900      	cmp	r1, #0
 800611a:	bfd4      	ite	le
 800611c:	f1c1 0202 	rsble	r2, r1, #2
 8006120:	2201      	movgt	r2, #1
 8006122:	4413      	add	r3, r2
 8006124:	e7e0      	b.n	80060e8 <_printf_float+0x1a0>
 8006126:	6823      	ldr	r3, [r4, #0]
 8006128:	055a      	lsls	r2, r3, #21
 800612a:	d407      	bmi.n	800613c <_printf_float+0x1f4>
 800612c:	6923      	ldr	r3, [r4, #16]
 800612e:	4642      	mov	r2, r8
 8006130:	4631      	mov	r1, r6
 8006132:	4628      	mov	r0, r5
 8006134:	47b8      	blx	r7
 8006136:	3001      	adds	r0, #1
 8006138:	d12c      	bne.n	8006194 <_printf_float+0x24c>
 800613a:	e764      	b.n	8006006 <_printf_float+0xbe>
 800613c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006140:	f240 80e0 	bls.w	8006304 <_printf_float+0x3bc>
 8006144:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006148:	2200      	movs	r2, #0
 800614a:	2300      	movs	r3, #0
 800614c:	f7fa fce4 	bl	8000b18 <__aeabi_dcmpeq>
 8006150:	2800      	cmp	r0, #0
 8006152:	d034      	beq.n	80061be <_printf_float+0x276>
 8006154:	4a37      	ldr	r2, [pc, #220]	; (8006234 <_printf_float+0x2ec>)
 8006156:	2301      	movs	r3, #1
 8006158:	4631      	mov	r1, r6
 800615a:	4628      	mov	r0, r5
 800615c:	47b8      	blx	r7
 800615e:	3001      	adds	r0, #1
 8006160:	f43f af51 	beq.w	8006006 <_printf_float+0xbe>
 8006164:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006168:	429a      	cmp	r2, r3
 800616a:	db02      	blt.n	8006172 <_printf_float+0x22a>
 800616c:	6823      	ldr	r3, [r4, #0]
 800616e:	07d8      	lsls	r0, r3, #31
 8006170:	d510      	bpl.n	8006194 <_printf_float+0x24c>
 8006172:	ee18 3a10 	vmov	r3, s16
 8006176:	4652      	mov	r2, sl
 8006178:	4631      	mov	r1, r6
 800617a:	4628      	mov	r0, r5
 800617c:	47b8      	blx	r7
 800617e:	3001      	adds	r0, #1
 8006180:	f43f af41 	beq.w	8006006 <_printf_float+0xbe>
 8006184:	f04f 0800 	mov.w	r8, #0
 8006188:	f104 091a 	add.w	r9, r4, #26
 800618c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800618e:	3b01      	subs	r3, #1
 8006190:	4543      	cmp	r3, r8
 8006192:	dc09      	bgt.n	80061a8 <_printf_float+0x260>
 8006194:	6823      	ldr	r3, [r4, #0]
 8006196:	079b      	lsls	r3, r3, #30
 8006198:	f100 8107 	bmi.w	80063aa <_printf_float+0x462>
 800619c:	68e0      	ldr	r0, [r4, #12]
 800619e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80061a0:	4298      	cmp	r0, r3
 80061a2:	bfb8      	it	lt
 80061a4:	4618      	movlt	r0, r3
 80061a6:	e730      	b.n	800600a <_printf_float+0xc2>
 80061a8:	2301      	movs	r3, #1
 80061aa:	464a      	mov	r2, r9
 80061ac:	4631      	mov	r1, r6
 80061ae:	4628      	mov	r0, r5
 80061b0:	47b8      	blx	r7
 80061b2:	3001      	adds	r0, #1
 80061b4:	f43f af27 	beq.w	8006006 <_printf_float+0xbe>
 80061b8:	f108 0801 	add.w	r8, r8, #1
 80061bc:	e7e6      	b.n	800618c <_printf_float+0x244>
 80061be:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80061c0:	2b00      	cmp	r3, #0
 80061c2:	dc39      	bgt.n	8006238 <_printf_float+0x2f0>
 80061c4:	4a1b      	ldr	r2, [pc, #108]	; (8006234 <_printf_float+0x2ec>)
 80061c6:	2301      	movs	r3, #1
 80061c8:	4631      	mov	r1, r6
 80061ca:	4628      	mov	r0, r5
 80061cc:	47b8      	blx	r7
 80061ce:	3001      	adds	r0, #1
 80061d0:	f43f af19 	beq.w	8006006 <_printf_float+0xbe>
 80061d4:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 80061d8:	4313      	orrs	r3, r2
 80061da:	d102      	bne.n	80061e2 <_printf_float+0x29a>
 80061dc:	6823      	ldr	r3, [r4, #0]
 80061de:	07d9      	lsls	r1, r3, #31
 80061e0:	d5d8      	bpl.n	8006194 <_printf_float+0x24c>
 80061e2:	ee18 3a10 	vmov	r3, s16
 80061e6:	4652      	mov	r2, sl
 80061e8:	4631      	mov	r1, r6
 80061ea:	4628      	mov	r0, r5
 80061ec:	47b8      	blx	r7
 80061ee:	3001      	adds	r0, #1
 80061f0:	f43f af09 	beq.w	8006006 <_printf_float+0xbe>
 80061f4:	f04f 0900 	mov.w	r9, #0
 80061f8:	f104 0a1a 	add.w	sl, r4, #26
 80061fc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80061fe:	425b      	negs	r3, r3
 8006200:	454b      	cmp	r3, r9
 8006202:	dc01      	bgt.n	8006208 <_printf_float+0x2c0>
 8006204:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006206:	e792      	b.n	800612e <_printf_float+0x1e6>
 8006208:	2301      	movs	r3, #1
 800620a:	4652      	mov	r2, sl
 800620c:	4631      	mov	r1, r6
 800620e:	4628      	mov	r0, r5
 8006210:	47b8      	blx	r7
 8006212:	3001      	adds	r0, #1
 8006214:	f43f aef7 	beq.w	8006006 <_printf_float+0xbe>
 8006218:	f109 0901 	add.w	r9, r9, #1
 800621c:	e7ee      	b.n	80061fc <_printf_float+0x2b4>
 800621e:	bf00      	nop
 8006220:	7fefffff 	.word	0x7fefffff
 8006224:	0800b6a8 	.word	0x0800b6a8
 8006228:	0800b6ac 	.word	0x0800b6ac
 800622c:	0800b6b0 	.word	0x0800b6b0
 8006230:	0800b6b4 	.word	0x0800b6b4
 8006234:	0800b6b8 	.word	0x0800b6b8
 8006238:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800623a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800623c:	429a      	cmp	r2, r3
 800623e:	bfa8      	it	ge
 8006240:	461a      	movge	r2, r3
 8006242:	2a00      	cmp	r2, #0
 8006244:	4691      	mov	r9, r2
 8006246:	dc37      	bgt.n	80062b8 <_printf_float+0x370>
 8006248:	f04f 0b00 	mov.w	fp, #0
 800624c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006250:	f104 021a 	add.w	r2, r4, #26
 8006254:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006256:	9305      	str	r3, [sp, #20]
 8006258:	eba3 0309 	sub.w	r3, r3, r9
 800625c:	455b      	cmp	r3, fp
 800625e:	dc33      	bgt.n	80062c8 <_printf_float+0x380>
 8006260:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006264:	429a      	cmp	r2, r3
 8006266:	db3b      	blt.n	80062e0 <_printf_float+0x398>
 8006268:	6823      	ldr	r3, [r4, #0]
 800626a:	07da      	lsls	r2, r3, #31
 800626c:	d438      	bmi.n	80062e0 <_printf_float+0x398>
 800626e:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8006272:	eba2 0903 	sub.w	r9, r2, r3
 8006276:	9b05      	ldr	r3, [sp, #20]
 8006278:	1ad2      	subs	r2, r2, r3
 800627a:	4591      	cmp	r9, r2
 800627c:	bfa8      	it	ge
 800627e:	4691      	movge	r9, r2
 8006280:	f1b9 0f00 	cmp.w	r9, #0
 8006284:	dc35      	bgt.n	80062f2 <_printf_float+0x3aa>
 8006286:	f04f 0800 	mov.w	r8, #0
 800628a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800628e:	f104 0a1a 	add.w	sl, r4, #26
 8006292:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006296:	1a9b      	subs	r3, r3, r2
 8006298:	eba3 0309 	sub.w	r3, r3, r9
 800629c:	4543      	cmp	r3, r8
 800629e:	f77f af79 	ble.w	8006194 <_printf_float+0x24c>
 80062a2:	2301      	movs	r3, #1
 80062a4:	4652      	mov	r2, sl
 80062a6:	4631      	mov	r1, r6
 80062a8:	4628      	mov	r0, r5
 80062aa:	47b8      	blx	r7
 80062ac:	3001      	adds	r0, #1
 80062ae:	f43f aeaa 	beq.w	8006006 <_printf_float+0xbe>
 80062b2:	f108 0801 	add.w	r8, r8, #1
 80062b6:	e7ec      	b.n	8006292 <_printf_float+0x34a>
 80062b8:	4613      	mov	r3, r2
 80062ba:	4631      	mov	r1, r6
 80062bc:	4642      	mov	r2, r8
 80062be:	4628      	mov	r0, r5
 80062c0:	47b8      	blx	r7
 80062c2:	3001      	adds	r0, #1
 80062c4:	d1c0      	bne.n	8006248 <_printf_float+0x300>
 80062c6:	e69e      	b.n	8006006 <_printf_float+0xbe>
 80062c8:	2301      	movs	r3, #1
 80062ca:	4631      	mov	r1, r6
 80062cc:	4628      	mov	r0, r5
 80062ce:	9205      	str	r2, [sp, #20]
 80062d0:	47b8      	blx	r7
 80062d2:	3001      	adds	r0, #1
 80062d4:	f43f ae97 	beq.w	8006006 <_printf_float+0xbe>
 80062d8:	9a05      	ldr	r2, [sp, #20]
 80062da:	f10b 0b01 	add.w	fp, fp, #1
 80062de:	e7b9      	b.n	8006254 <_printf_float+0x30c>
 80062e0:	ee18 3a10 	vmov	r3, s16
 80062e4:	4652      	mov	r2, sl
 80062e6:	4631      	mov	r1, r6
 80062e8:	4628      	mov	r0, r5
 80062ea:	47b8      	blx	r7
 80062ec:	3001      	adds	r0, #1
 80062ee:	d1be      	bne.n	800626e <_printf_float+0x326>
 80062f0:	e689      	b.n	8006006 <_printf_float+0xbe>
 80062f2:	9a05      	ldr	r2, [sp, #20]
 80062f4:	464b      	mov	r3, r9
 80062f6:	4442      	add	r2, r8
 80062f8:	4631      	mov	r1, r6
 80062fa:	4628      	mov	r0, r5
 80062fc:	47b8      	blx	r7
 80062fe:	3001      	adds	r0, #1
 8006300:	d1c1      	bne.n	8006286 <_printf_float+0x33e>
 8006302:	e680      	b.n	8006006 <_printf_float+0xbe>
 8006304:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006306:	2a01      	cmp	r2, #1
 8006308:	dc01      	bgt.n	800630e <_printf_float+0x3c6>
 800630a:	07db      	lsls	r3, r3, #31
 800630c:	d53a      	bpl.n	8006384 <_printf_float+0x43c>
 800630e:	2301      	movs	r3, #1
 8006310:	4642      	mov	r2, r8
 8006312:	4631      	mov	r1, r6
 8006314:	4628      	mov	r0, r5
 8006316:	47b8      	blx	r7
 8006318:	3001      	adds	r0, #1
 800631a:	f43f ae74 	beq.w	8006006 <_printf_float+0xbe>
 800631e:	ee18 3a10 	vmov	r3, s16
 8006322:	4652      	mov	r2, sl
 8006324:	4631      	mov	r1, r6
 8006326:	4628      	mov	r0, r5
 8006328:	47b8      	blx	r7
 800632a:	3001      	adds	r0, #1
 800632c:	f43f ae6b 	beq.w	8006006 <_printf_float+0xbe>
 8006330:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006334:	2200      	movs	r2, #0
 8006336:	2300      	movs	r3, #0
 8006338:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 800633c:	f7fa fbec 	bl	8000b18 <__aeabi_dcmpeq>
 8006340:	b9d8      	cbnz	r0, 800637a <_printf_float+0x432>
 8006342:	f10a 33ff 	add.w	r3, sl, #4294967295
 8006346:	f108 0201 	add.w	r2, r8, #1
 800634a:	4631      	mov	r1, r6
 800634c:	4628      	mov	r0, r5
 800634e:	47b8      	blx	r7
 8006350:	3001      	adds	r0, #1
 8006352:	d10e      	bne.n	8006372 <_printf_float+0x42a>
 8006354:	e657      	b.n	8006006 <_printf_float+0xbe>
 8006356:	2301      	movs	r3, #1
 8006358:	4652      	mov	r2, sl
 800635a:	4631      	mov	r1, r6
 800635c:	4628      	mov	r0, r5
 800635e:	47b8      	blx	r7
 8006360:	3001      	adds	r0, #1
 8006362:	f43f ae50 	beq.w	8006006 <_printf_float+0xbe>
 8006366:	f108 0801 	add.w	r8, r8, #1
 800636a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800636c:	3b01      	subs	r3, #1
 800636e:	4543      	cmp	r3, r8
 8006370:	dcf1      	bgt.n	8006356 <_printf_float+0x40e>
 8006372:	464b      	mov	r3, r9
 8006374:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006378:	e6da      	b.n	8006130 <_printf_float+0x1e8>
 800637a:	f04f 0800 	mov.w	r8, #0
 800637e:	f104 0a1a 	add.w	sl, r4, #26
 8006382:	e7f2      	b.n	800636a <_printf_float+0x422>
 8006384:	2301      	movs	r3, #1
 8006386:	4642      	mov	r2, r8
 8006388:	e7df      	b.n	800634a <_printf_float+0x402>
 800638a:	2301      	movs	r3, #1
 800638c:	464a      	mov	r2, r9
 800638e:	4631      	mov	r1, r6
 8006390:	4628      	mov	r0, r5
 8006392:	47b8      	blx	r7
 8006394:	3001      	adds	r0, #1
 8006396:	f43f ae36 	beq.w	8006006 <_printf_float+0xbe>
 800639a:	f108 0801 	add.w	r8, r8, #1
 800639e:	68e3      	ldr	r3, [r4, #12]
 80063a0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80063a2:	1a5b      	subs	r3, r3, r1
 80063a4:	4543      	cmp	r3, r8
 80063a6:	dcf0      	bgt.n	800638a <_printf_float+0x442>
 80063a8:	e6f8      	b.n	800619c <_printf_float+0x254>
 80063aa:	f04f 0800 	mov.w	r8, #0
 80063ae:	f104 0919 	add.w	r9, r4, #25
 80063b2:	e7f4      	b.n	800639e <_printf_float+0x456>

080063b4 <_printf_common>:
 80063b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80063b8:	4616      	mov	r6, r2
 80063ba:	4699      	mov	r9, r3
 80063bc:	688a      	ldr	r2, [r1, #8]
 80063be:	690b      	ldr	r3, [r1, #16]
 80063c0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80063c4:	4293      	cmp	r3, r2
 80063c6:	bfb8      	it	lt
 80063c8:	4613      	movlt	r3, r2
 80063ca:	6033      	str	r3, [r6, #0]
 80063cc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80063d0:	4607      	mov	r7, r0
 80063d2:	460c      	mov	r4, r1
 80063d4:	b10a      	cbz	r2, 80063da <_printf_common+0x26>
 80063d6:	3301      	adds	r3, #1
 80063d8:	6033      	str	r3, [r6, #0]
 80063da:	6823      	ldr	r3, [r4, #0]
 80063dc:	0699      	lsls	r1, r3, #26
 80063de:	bf42      	ittt	mi
 80063e0:	6833      	ldrmi	r3, [r6, #0]
 80063e2:	3302      	addmi	r3, #2
 80063e4:	6033      	strmi	r3, [r6, #0]
 80063e6:	6825      	ldr	r5, [r4, #0]
 80063e8:	f015 0506 	ands.w	r5, r5, #6
 80063ec:	d106      	bne.n	80063fc <_printf_common+0x48>
 80063ee:	f104 0a19 	add.w	sl, r4, #25
 80063f2:	68e3      	ldr	r3, [r4, #12]
 80063f4:	6832      	ldr	r2, [r6, #0]
 80063f6:	1a9b      	subs	r3, r3, r2
 80063f8:	42ab      	cmp	r3, r5
 80063fa:	dc26      	bgt.n	800644a <_printf_common+0x96>
 80063fc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006400:	1e13      	subs	r3, r2, #0
 8006402:	6822      	ldr	r2, [r4, #0]
 8006404:	bf18      	it	ne
 8006406:	2301      	movne	r3, #1
 8006408:	0692      	lsls	r2, r2, #26
 800640a:	d42b      	bmi.n	8006464 <_printf_common+0xb0>
 800640c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006410:	4649      	mov	r1, r9
 8006412:	4638      	mov	r0, r7
 8006414:	47c0      	blx	r8
 8006416:	3001      	adds	r0, #1
 8006418:	d01e      	beq.n	8006458 <_printf_common+0xa4>
 800641a:	6823      	ldr	r3, [r4, #0]
 800641c:	6922      	ldr	r2, [r4, #16]
 800641e:	f003 0306 	and.w	r3, r3, #6
 8006422:	2b04      	cmp	r3, #4
 8006424:	bf02      	ittt	eq
 8006426:	68e5      	ldreq	r5, [r4, #12]
 8006428:	6833      	ldreq	r3, [r6, #0]
 800642a:	1aed      	subeq	r5, r5, r3
 800642c:	68a3      	ldr	r3, [r4, #8]
 800642e:	bf0c      	ite	eq
 8006430:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006434:	2500      	movne	r5, #0
 8006436:	4293      	cmp	r3, r2
 8006438:	bfc4      	itt	gt
 800643a:	1a9b      	subgt	r3, r3, r2
 800643c:	18ed      	addgt	r5, r5, r3
 800643e:	2600      	movs	r6, #0
 8006440:	341a      	adds	r4, #26
 8006442:	42b5      	cmp	r5, r6
 8006444:	d11a      	bne.n	800647c <_printf_common+0xc8>
 8006446:	2000      	movs	r0, #0
 8006448:	e008      	b.n	800645c <_printf_common+0xa8>
 800644a:	2301      	movs	r3, #1
 800644c:	4652      	mov	r2, sl
 800644e:	4649      	mov	r1, r9
 8006450:	4638      	mov	r0, r7
 8006452:	47c0      	blx	r8
 8006454:	3001      	adds	r0, #1
 8006456:	d103      	bne.n	8006460 <_printf_common+0xac>
 8006458:	f04f 30ff 	mov.w	r0, #4294967295
 800645c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006460:	3501      	adds	r5, #1
 8006462:	e7c6      	b.n	80063f2 <_printf_common+0x3e>
 8006464:	18e1      	adds	r1, r4, r3
 8006466:	1c5a      	adds	r2, r3, #1
 8006468:	2030      	movs	r0, #48	; 0x30
 800646a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800646e:	4422      	add	r2, r4
 8006470:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006474:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006478:	3302      	adds	r3, #2
 800647a:	e7c7      	b.n	800640c <_printf_common+0x58>
 800647c:	2301      	movs	r3, #1
 800647e:	4622      	mov	r2, r4
 8006480:	4649      	mov	r1, r9
 8006482:	4638      	mov	r0, r7
 8006484:	47c0      	blx	r8
 8006486:	3001      	adds	r0, #1
 8006488:	d0e6      	beq.n	8006458 <_printf_common+0xa4>
 800648a:	3601      	adds	r6, #1
 800648c:	e7d9      	b.n	8006442 <_printf_common+0x8e>
	...

08006490 <_printf_i>:
 8006490:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006494:	7e0f      	ldrb	r7, [r1, #24]
 8006496:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006498:	2f78      	cmp	r7, #120	; 0x78
 800649a:	4691      	mov	r9, r2
 800649c:	4680      	mov	r8, r0
 800649e:	460c      	mov	r4, r1
 80064a0:	469a      	mov	sl, r3
 80064a2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80064a6:	d807      	bhi.n	80064b8 <_printf_i+0x28>
 80064a8:	2f62      	cmp	r7, #98	; 0x62
 80064aa:	d80a      	bhi.n	80064c2 <_printf_i+0x32>
 80064ac:	2f00      	cmp	r7, #0
 80064ae:	f000 80d4 	beq.w	800665a <_printf_i+0x1ca>
 80064b2:	2f58      	cmp	r7, #88	; 0x58
 80064b4:	f000 80c0 	beq.w	8006638 <_printf_i+0x1a8>
 80064b8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80064bc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80064c0:	e03a      	b.n	8006538 <_printf_i+0xa8>
 80064c2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80064c6:	2b15      	cmp	r3, #21
 80064c8:	d8f6      	bhi.n	80064b8 <_printf_i+0x28>
 80064ca:	a101      	add	r1, pc, #4	; (adr r1, 80064d0 <_printf_i+0x40>)
 80064cc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80064d0:	08006529 	.word	0x08006529
 80064d4:	0800653d 	.word	0x0800653d
 80064d8:	080064b9 	.word	0x080064b9
 80064dc:	080064b9 	.word	0x080064b9
 80064e0:	080064b9 	.word	0x080064b9
 80064e4:	080064b9 	.word	0x080064b9
 80064e8:	0800653d 	.word	0x0800653d
 80064ec:	080064b9 	.word	0x080064b9
 80064f0:	080064b9 	.word	0x080064b9
 80064f4:	080064b9 	.word	0x080064b9
 80064f8:	080064b9 	.word	0x080064b9
 80064fc:	08006641 	.word	0x08006641
 8006500:	08006569 	.word	0x08006569
 8006504:	080065fb 	.word	0x080065fb
 8006508:	080064b9 	.word	0x080064b9
 800650c:	080064b9 	.word	0x080064b9
 8006510:	08006663 	.word	0x08006663
 8006514:	080064b9 	.word	0x080064b9
 8006518:	08006569 	.word	0x08006569
 800651c:	080064b9 	.word	0x080064b9
 8006520:	080064b9 	.word	0x080064b9
 8006524:	08006603 	.word	0x08006603
 8006528:	682b      	ldr	r3, [r5, #0]
 800652a:	1d1a      	adds	r2, r3, #4
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	602a      	str	r2, [r5, #0]
 8006530:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006534:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006538:	2301      	movs	r3, #1
 800653a:	e09f      	b.n	800667c <_printf_i+0x1ec>
 800653c:	6820      	ldr	r0, [r4, #0]
 800653e:	682b      	ldr	r3, [r5, #0]
 8006540:	0607      	lsls	r7, r0, #24
 8006542:	f103 0104 	add.w	r1, r3, #4
 8006546:	6029      	str	r1, [r5, #0]
 8006548:	d501      	bpl.n	800654e <_printf_i+0xbe>
 800654a:	681e      	ldr	r6, [r3, #0]
 800654c:	e003      	b.n	8006556 <_printf_i+0xc6>
 800654e:	0646      	lsls	r6, r0, #25
 8006550:	d5fb      	bpl.n	800654a <_printf_i+0xba>
 8006552:	f9b3 6000 	ldrsh.w	r6, [r3]
 8006556:	2e00      	cmp	r6, #0
 8006558:	da03      	bge.n	8006562 <_printf_i+0xd2>
 800655a:	232d      	movs	r3, #45	; 0x2d
 800655c:	4276      	negs	r6, r6
 800655e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006562:	485a      	ldr	r0, [pc, #360]	; (80066cc <_printf_i+0x23c>)
 8006564:	230a      	movs	r3, #10
 8006566:	e012      	b.n	800658e <_printf_i+0xfe>
 8006568:	682b      	ldr	r3, [r5, #0]
 800656a:	6820      	ldr	r0, [r4, #0]
 800656c:	1d19      	adds	r1, r3, #4
 800656e:	6029      	str	r1, [r5, #0]
 8006570:	0605      	lsls	r5, r0, #24
 8006572:	d501      	bpl.n	8006578 <_printf_i+0xe8>
 8006574:	681e      	ldr	r6, [r3, #0]
 8006576:	e002      	b.n	800657e <_printf_i+0xee>
 8006578:	0641      	lsls	r1, r0, #25
 800657a:	d5fb      	bpl.n	8006574 <_printf_i+0xe4>
 800657c:	881e      	ldrh	r6, [r3, #0]
 800657e:	4853      	ldr	r0, [pc, #332]	; (80066cc <_printf_i+0x23c>)
 8006580:	2f6f      	cmp	r7, #111	; 0x6f
 8006582:	bf0c      	ite	eq
 8006584:	2308      	moveq	r3, #8
 8006586:	230a      	movne	r3, #10
 8006588:	2100      	movs	r1, #0
 800658a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800658e:	6865      	ldr	r5, [r4, #4]
 8006590:	60a5      	str	r5, [r4, #8]
 8006592:	2d00      	cmp	r5, #0
 8006594:	bfa2      	ittt	ge
 8006596:	6821      	ldrge	r1, [r4, #0]
 8006598:	f021 0104 	bicge.w	r1, r1, #4
 800659c:	6021      	strge	r1, [r4, #0]
 800659e:	b90e      	cbnz	r6, 80065a4 <_printf_i+0x114>
 80065a0:	2d00      	cmp	r5, #0
 80065a2:	d04b      	beq.n	800663c <_printf_i+0x1ac>
 80065a4:	4615      	mov	r5, r2
 80065a6:	fbb6 f1f3 	udiv	r1, r6, r3
 80065aa:	fb03 6711 	mls	r7, r3, r1, r6
 80065ae:	5dc7      	ldrb	r7, [r0, r7]
 80065b0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80065b4:	4637      	mov	r7, r6
 80065b6:	42bb      	cmp	r3, r7
 80065b8:	460e      	mov	r6, r1
 80065ba:	d9f4      	bls.n	80065a6 <_printf_i+0x116>
 80065bc:	2b08      	cmp	r3, #8
 80065be:	d10b      	bne.n	80065d8 <_printf_i+0x148>
 80065c0:	6823      	ldr	r3, [r4, #0]
 80065c2:	07de      	lsls	r6, r3, #31
 80065c4:	d508      	bpl.n	80065d8 <_printf_i+0x148>
 80065c6:	6923      	ldr	r3, [r4, #16]
 80065c8:	6861      	ldr	r1, [r4, #4]
 80065ca:	4299      	cmp	r1, r3
 80065cc:	bfde      	ittt	le
 80065ce:	2330      	movle	r3, #48	; 0x30
 80065d0:	f805 3c01 	strble.w	r3, [r5, #-1]
 80065d4:	f105 35ff 	addle.w	r5, r5, #4294967295
 80065d8:	1b52      	subs	r2, r2, r5
 80065da:	6122      	str	r2, [r4, #16]
 80065dc:	f8cd a000 	str.w	sl, [sp]
 80065e0:	464b      	mov	r3, r9
 80065e2:	aa03      	add	r2, sp, #12
 80065e4:	4621      	mov	r1, r4
 80065e6:	4640      	mov	r0, r8
 80065e8:	f7ff fee4 	bl	80063b4 <_printf_common>
 80065ec:	3001      	adds	r0, #1
 80065ee:	d14a      	bne.n	8006686 <_printf_i+0x1f6>
 80065f0:	f04f 30ff 	mov.w	r0, #4294967295
 80065f4:	b004      	add	sp, #16
 80065f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80065fa:	6823      	ldr	r3, [r4, #0]
 80065fc:	f043 0320 	orr.w	r3, r3, #32
 8006600:	6023      	str	r3, [r4, #0]
 8006602:	4833      	ldr	r0, [pc, #204]	; (80066d0 <_printf_i+0x240>)
 8006604:	2778      	movs	r7, #120	; 0x78
 8006606:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800660a:	6823      	ldr	r3, [r4, #0]
 800660c:	6829      	ldr	r1, [r5, #0]
 800660e:	061f      	lsls	r7, r3, #24
 8006610:	f851 6b04 	ldr.w	r6, [r1], #4
 8006614:	d402      	bmi.n	800661c <_printf_i+0x18c>
 8006616:	065f      	lsls	r7, r3, #25
 8006618:	bf48      	it	mi
 800661a:	b2b6      	uxthmi	r6, r6
 800661c:	07df      	lsls	r7, r3, #31
 800661e:	bf48      	it	mi
 8006620:	f043 0320 	orrmi.w	r3, r3, #32
 8006624:	6029      	str	r1, [r5, #0]
 8006626:	bf48      	it	mi
 8006628:	6023      	strmi	r3, [r4, #0]
 800662a:	b91e      	cbnz	r6, 8006634 <_printf_i+0x1a4>
 800662c:	6823      	ldr	r3, [r4, #0]
 800662e:	f023 0320 	bic.w	r3, r3, #32
 8006632:	6023      	str	r3, [r4, #0]
 8006634:	2310      	movs	r3, #16
 8006636:	e7a7      	b.n	8006588 <_printf_i+0xf8>
 8006638:	4824      	ldr	r0, [pc, #144]	; (80066cc <_printf_i+0x23c>)
 800663a:	e7e4      	b.n	8006606 <_printf_i+0x176>
 800663c:	4615      	mov	r5, r2
 800663e:	e7bd      	b.n	80065bc <_printf_i+0x12c>
 8006640:	682b      	ldr	r3, [r5, #0]
 8006642:	6826      	ldr	r6, [r4, #0]
 8006644:	6961      	ldr	r1, [r4, #20]
 8006646:	1d18      	adds	r0, r3, #4
 8006648:	6028      	str	r0, [r5, #0]
 800664a:	0635      	lsls	r5, r6, #24
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	d501      	bpl.n	8006654 <_printf_i+0x1c4>
 8006650:	6019      	str	r1, [r3, #0]
 8006652:	e002      	b.n	800665a <_printf_i+0x1ca>
 8006654:	0670      	lsls	r0, r6, #25
 8006656:	d5fb      	bpl.n	8006650 <_printf_i+0x1c0>
 8006658:	8019      	strh	r1, [r3, #0]
 800665a:	2300      	movs	r3, #0
 800665c:	6123      	str	r3, [r4, #16]
 800665e:	4615      	mov	r5, r2
 8006660:	e7bc      	b.n	80065dc <_printf_i+0x14c>
 8006662:	682b      	ldr	r3, [r5, #0]
 8006664:	1d1a      	adds	r2, r3, #4
 8006666:	602a      	str	r2, [r5, #0]
 8006668:	681d      	ldr	r5, [r3, #0]
 800666a:	6862      	ldr	r2, [r4, #4]
 800666c:	2100      	movs	r1, #0
 800666e:	4628      	mov	r0, r5
 8006670:	f7f9 fdd6 	bl	8000220 <memchr>
 8006674:	b108      	cbz	r0, 800667a <_printf_i+0x1ea>
 8006676:	1b40      	subs	r0, r0, r5
 8006678:	6060      	str	r0, [r4, #4]
 800667a:	6863      	ldr	r3, [r4, #4]
 800667c:	6123      	str	r3, [r4, #16]
 800667e:	2300      	movs	r3, #0
 8006680:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006684:	e7aa      	b.n	80065dc <_printf_i+0x14c>
 8006686:	6923      	ldr	r3, [r4, #16]
 8006688:	462a      	mov	r2, r5
 800668a:	4649      	mov	r1, r9
 800668c:	4640      	mov	r0, r8
 800668e:	47d0      	blx	sl
 8006690:	3001      	adds	r0, #1
 8006692:	d0ad      	beq.n	80065f0 <_printf_i+0x160>
 8006694:	6823      	ldr	r3, [r4, #0]
 8006696:	079b      	lsls	r3, r3, #30
 8006698:	d413      	bmi.n	80066c2 <_printf_i+0x232>
 800669a:	68e0      	ldr	r0, [r4, #12]
 800669c:	9b03      	ldr	r3, [sp, #12]
 800669e:	4298      	cmp	r0, r3
 80066a0:	bfb8      	it	lt
 80066a2:	4618      	movlt	r0, r3
 80066a4:	e7a6      	b.n	80065f4 <_printf_i+0x164>
 80066a6:	2301      	movs	r3, #1
 80066a8:	4632      	mov	r2, r6
 80066aa:	4649      	mov	r1, r9
 80066ac:	4640      	mov	r0, r8
 80066ae:	47d0      	blx	sl
 80066b0:	3001      	adds	r0, #1
 80066b2:	d09d      	beq.n	80065f0 <_printf_i+0x160>
 80066b4:	3501      	adds	r5, #1
 80066b6:	68e3      	ldr	r3, [r4, #12]
 80066b8:	9903      	ldr	r1, [sp, #12]
 80066ba:	1a5b      	subs	r3, r3, r1
 80066bc:	42ab      	cmp	r3, r5
 80066be:	dcf2      	bgt.n	80066a6 <_printf_i+0x216>
 80066c0:	e7eb      	b.n	800669a <_printf_i+0x20a>
 80066c2:	2500      	movs	r5, #0
 80066c4:	f104 0619 	add.w	r6, r4, #25
 80066c8:	e7f5      	b.n	80066b6 <_printf_i+0x226>
 80066ca:	bf00      	nop
 80066cc:	0800b6ba 	.word	0x0800b6ba
 80066d0:	0800b6cb 	.word	0x0800b6cb

080066d4 <_scanf_float>:
 80066d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80066d8:	b087      	sub	sp, #28
 80066da:	4617      	mov	r7, r2
 80066dc:	9303      	str	r3, [sp, #12]
 80066de:	688b      	ldr	r3, [r1, #8]
 80066e0:	1e5a      	subs	r2, r3, #1
 80066e2:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 80066e6:	bf83      	ittte	hi
 80066e8:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 80066ec:	195b      	addhi	r3, r3, r5
 80066ee:	9302      	strhi	r3, [sp, #8]
 80066f0:	2300      	movls	r3, #0
 80066f2:	bf86      	itte	hi
 80066f4:	f240 135d 	movwhi	r3, #349	; 0x15d
 80066f8:	608b      	strhi	r3, [r1, #8]
 80066fa:	9302      	strls	r3, [sp, #8]
 80066fc:	680b      	ldr	r3, [r1, #0]
 80066fe:	468b      	mov	fp, r1
 8006700:	2500      	movs	r5, #0
 8006702:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8006706:	f84b 3b1c 	str.w	r3, [fp], #28
 800670a:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800670e:	4680      	mov	r8, r0
 8006710:	460c      	mov	r4, r1
 8006712:	465e      	mov	r6, fp
 8006714:	46aa      	mov	sl, r5
 8006716:	46a9      	mov	r9, r5
 8006718:	9501      	str	r5, [sp, #4]
 800671a:	68a2      	ldr	r2, [r4, #8]
 800671c:	b152      	cbz	r2, 8006734 <_scanf_float+0x60>
 800671e:	683b      	ldr	r3, [r7, #0]
 8006720:	781b      	ldrb	r3, [r3, #0]
 8006722:	2b4e      	cmp	r3, #78	; 0x4e
 8006724:	d864      	bhi.n	80067f0 <_scanf_float+0x11c>
 8006726:	2b40      	cmp	r3, #64	; 0x40
 8006728:	d83c      	bhi.n	80067a4 <_scanf_float+0xd0>
 800672a:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 800672e:	b2c8      	uxtb	r0, r1
 8006730:	280e      	cmp	r0, #14
 8006732:	d93a      	bls.n	80067aa <_scanf_float+0xd6>
 8006734:	f1b9 0f00 	cmp.w	r9, #0
 8006738:	d003      	beq.n	8006742 <_scanf_float+0x6e>
 800673a:	6823      	ldr	r3, [r4, #0]
 800673c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006740:	6023      	str	r3, [r4, #0]
 8006742:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006746:	f1ba 0f01 	cmp.w	sl, #1
 800674a:	f200 8113 	bhi.w	8006974 <_scanf_float+0x2a0>
 800674e:	455e      	cmp	r6, fp
 8006750:	f200 8105 	bhi.w	800695e <_scanf_float+0x28a>
 8006754:	2501      	movs	r5, #1
 8006756:	4628      	mov	r0, r5
 8006758:	b007      	add	sp, #28
 800675a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800675e:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8006762:	2a0d      	cmp	r2, #13
 8006764:	d8e6      	bhi.n	8006734 <_scanf_float+0x60>
 8006766:	a101      	add	r1, pc, #4	; (adr r1, 800676c <_scanf_float+0x98>)
 8006768:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800676c:	080068ab 	.word	0x080068ab
 8006770:	08006735 	.word	0x08006735
 8006774:	08006735 	.word	0x08006735
 8006778:	08006735 	.word	0x08006735
 800677c:	0800690b 	.word	0x0800690b
 8006780:	080068e3 	.word	0x080068e3
 8006784:	08006735 	.word	0x08006735
 8006788:	08006735 	.word	0x08006735
 800678c:	080068b9 	.word	0x080068b9
 8006790:	08006735 	.word	0x08006735
 8006794:	08006735 	.word	0x08006735
 8006798:	08006735 	.word	0x08006735
 800679c:	08006735 	.word	0x08006735
 80067a0:	08006871 	.word	0x08006871
 80067a4:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 80067a8:	e7db      	b.n	8006762 <_scanf_float+0x8e>
 80067aa:	290e      	cmp	r1, #14
 80067ac:	d8c2      	bhi.n	8006734 <_scanf_float+0x60>
 80067ae:	a001      	add	r0, pc, #4	; (adr r0, 80067b4 <_scanf_float+0xe0>)
 80067b0:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80067b4:	08006863 	.word	0x08006863
 80067b8:	08006735 	.word	0x08006735
 80067bc:	08006863 	.word	0x08006863
 80067c0:	080068f7 	.word	0x080068f7
 80067c4:	08006735 	.word	0x08006735
 80067c8:	08006811 	.word	0x08006811
 80067cc:	0800684d 	.word	0x0800684d
 80067d0:	0800684d 	.word	0x0800684d
 80067d4:	0800684d 	.word	0x0800684d
 80067d8:	0800684d 	.word	0x0800684d
 80067dc:	0800684d 	.word	0x0800684d
 80067e0:	0800684d 	.word	0x0800684d
 80067e4:	0800684d 	.word	0x0800684d
 80067e8:	0800684d 	.word	0x0800684d
 80067ec:	0800684d 	.word	0x0800684d
 80067f0:	2b6e      	cmp	r3, #110	; 0x6e
 80067f2:	d809      	bhi.n	8006808 <_scanf_float+0x134>
 80067f4:	2b60      	cmp	r3, #96	; 0x60
 80067f6:	d8b2      	bhi.n	800675e <_scanf_float+0x8a>
 80067f8:	2b54      	cmp	r3, #84	; 0x54
 80067fa:	d077      	beq.n	80068ec <_scanf_float+0x218>
 80067fc:	2b59      	cmp	r3, #89	; 0x59
 80067fe:	d199      	bne.n	8006734 <_scanf_float+0x60>
 8006800:	2d07      	cmp	r5, #7
 8006802:	d197      	bne.n	8006734 <_scanf_float+0x60>
 8006804:	2508      	movs	r5, #8
 8006806:	e029      	b.n	800685c <_scanf_float+0x188>
 8006808:	2b74      	cmp	r3, #116	; 0x74
 800680a:	d06f      	beq.n	80068ec <_scanf_float+0x218>
 800680c:	2b79      	cmp	r3, #121	; 0x79
 800680e:	e7f6      	b.n	80067fe <_scanf_float+0x12a>
 8006810:	6821      	ldr	r1, [r4, #0]
 8006812:	05c8      	lsls	r0, r1, #23
 8006814:	d51a      	bpl.n	800684c <_scanf_float+0x178>
 8006816:	9b02      	ldr	r3, [sp, #8]
 8006818:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800681c:	6021      	str	r1, [r4, #0]
 800681e:	f109 0901 	add.w	r9, r9, #1
 8006822:	b11b      	cbz	r3, 800682c <_scanf_float+0x158>
 8006824:	3b01      	subs	r3, #1
 8006826:	3201      	adds	r2, #1
 8006828:	9302      	str	r3, [sp, #8]
 800682a:	60a2      	str	r2, [r4, #8]
 800682c:	68a3      	ldr	r3, [r4, #8]
 800682e:	3b01      	subs	r3, #1
 8006830:	60a3      	str	r3, [r4, #8]
 8006832:	6923      	ldr	r3, [r4, #16]
 8006834:	3301      	adds	r3, #1
 8006836:	6123      	str	r3, [r4, #16]
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	3b01      	subs	r3, #1
 800683c:	2b00      	cmp	r3, #0
 800683e:	607b      	str	r3, [r7, #4]
 8006840:	f340 8084 	ble.w	800694c <_scanf_float+0x278>
 8006844:	683b      	ldr	r3, [r7, #0]
 8006846:	3301      	adds	r3, #1
 8006848:	603b      	str	r3, [r7, #0]
 800684a:	e766      	b.n	800671a <_scanf_float+0x46>
 800684c:	eb1a 0f05 	cmn.w	sl, r5
 8006850:	f47f af70 	bne.w	8006734 <_scanf_float+0x60>
 8006854:	6822      	ldr	r2, [r4, #0]
 8006856:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 800685a:	6022      	str	r2, [r4, #0]
 800685c:	f806 3b01 	strb.w	r3, [r6], #1
 8006860:	e7e4      	b.n	800682c <_scanf_float+0x158>
 8006862:	6822      	ldr	r2, [r4, #0]
 8006864:	0610      	lsls	r0, r2, #24
 8006866:	f57f af65 	bpl.w	8006734 <_scanf_float+0x60>
 800686a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800686e:	e7f4      	b.n	800685a <_scanf_float+0x186>
 8006870:	f1ba 0f00 	cmp.w	sl, #0
 8006874:	d10e      	bne.n	8006894 <_scanf_float+0x1c0>
 8006876:	f1b9 0f00 	cmp.w	r9, #0
 800687a:	d10e      	bne.n	800689a <_scanf_float+0x1c6>
 800687c:	6822      	ldr	r2, [r4, #0]
 800687e:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8006882:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8006886:	d108      	bne.n	800689a <_scanf_float+0x1c6>
 8006888:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800688c:	6022      	str	r2, [r4, #0]
 800688e:	f04f 0a01 	mov.w	sl, #1
 8006892:	e7e3      	b.n	800685c <_scanf_float+0x188>
 8006894:	f1ba 0f02 	cmp.w	sl, #2
 8006898:	d055      	beq.n	8006946 <_scanf_float+0x272>
 800689a:	2d01      	cmp	r5, #1
 800689c:	d002      	beq.n	80068a4 <_scanf_float+0x1d0>
 800689e:	2d04      	cmp	r5, #4
 80068a0:	f47f af48 	bne.w	8006734 <_scanf_float+0x60>
 80068a4:	3501      	adds	r5, #1
 80068a6:	b2ed      	uxtb	r5, r5
 80068a8:	e7d8      	b.n	800685c <_scanf_float+0x188>
 80068aa:	f1ba 0f01 	cmp.w	sl, #1
 80068ae:	f47f af41 	bne.w	8006734 <_scanf_float+0x60>
 80068b2:	f04f 0a02 	mov.w	sl, #2
 80068b6:	e7d1      	b.n	800685c <_scanf_float+0x188>
 80068b8:	b97d      	cbnz	r5, 80068da <_scanf_float+0x206>
 80068ba:	f1b9 0f00 	cmp.w	r9, #0
 80068be:	f47f af3c 	bne.w	800673a <_scanf_float+0x66>
 80068c2:	6822      	ldr	r2, [r4, #0]
 80068c4:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80068c8:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80068cc:	f47f af39 	bne.w	8006742 <_scanf_float+0x6e>
 80068d0:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80068d4:	6022      	str	r2, [r4, #0]
 80068d6:	2501      	movs	r5, #1
 80068d8:	e7c0      	b.n	800685c <_scanf_float+0x188>
 80068da:	2d03      	cmp	r5, #3
 80068dc:	d0e2      	beq.n	80068a4 <_scanf_float+0x1d0>
 80068de:	2d05      	cmp	r5, #5
 80068e0:	e7de      	b.n	80068a0 <_scanf_float+0x1cc>
 80068e2:	2d02      	cmp	r5, #2
 80068e4:	f47f af26 	bne.w	8006734 <_scanf_float+0x60>
 80068e8:	2503      	movs	r5, #3
 80068ea:	e7b7      	b.n	800685c <_scanf_float+0x188>
 80068ec:	2d06      	cmp	r5, #6
 80068ee:	f47f af21 	bne.w	8006734 <_scanf_float+0x60>
 80068f2:	2507      	movs	r5, #7
 80068f4:	e7b2      	b.n	800685c <_scanf_float+0x188>
 80068f6:	6822      	ldr	r2, [r4, #0]
 80068f8:	0591      	lsls	r1, r2, #22
 80068fa:	f57f af1b 	bpl.w	8006734 <_scanf_float+0x60>
 80068fe:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8006902:	6022      	str	r2, [r4, #0]
 8006904:	f8cd 9004 	str.w	r9, [sp, #4]
 8006908:	e7a8      	b.n	800685c <_scanf_float+0x188>
 800690a:	6822      	ldr	r2, [r4, #0]
 800690c:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8006910:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8006914:	d006      	beq.n	8006924 <_scanf_float+0x250>
 8006916:	0550      	lsls	r0, r2, #21
 8006918:	f57f af0c 	bpl.w	8006734 <_scanf_float+0x60>
 800691c:	f1b9 0f00 	cmp.w	r9, #0
 8006920:	f43f af0f 	beq.w	8006742 <_scanf_float+0x6e>
 8006924:	0591      	lsls	r1, r2, #22
 8006926:	bf58      	it	pl
 8006928:	9901      	ldrpl	r1, [sp, #4]
 800692a:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800692e:	bf58      	it	pl
 8006930:	eba9 0101 	subpl.w	r1, r9, r1
 8006934:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8006938:	bf58      	it	pl
 800693a:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800693e:	6022      	str	r2, [r4, #0]
 8006940:	f04f 0900 	mov.w	r9, #0
 8006944:	e78a      	b.n	800685c <_scanf_float+0x188>
 8006946:	f04f 0a03 	mov.w	sl, #3
 800694a:	e787      	b.n	800685c <_scanf_float+0x188>
 800694c:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8006950:	4639      	mov	r1, r7
 8006952:	4640      	mov	r0, r8
 8006954:	4798      	blx	r3
 8006956:	2800      	cmp	r0, #0
 8006958:	f43f aedf 	beq.w	800671a <_scanf_float+0x46>
 800695c:	e6ea      	b.n	8006734 <_scanf_float+0x60>
 800695e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006962:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006966:	463a      	mov	r2, r7
 8006968:	4640      	mov	r0, r8
 800696a:	4798      	blx	r3
 800696c:	6923      	ldr	r3, [r4, #16]
 800696e:	3b01      	subs	r3, #1
 8006970:	6123      	str	r3, [r4, #16]
 8006972:	e6ec      	b.n	800674e <_scanf_float+0x7a>
 8006974:	1e6b      	subs	r3, r5, #1
 8006976:	2b06      	cmp	r3, #6
 8006978:	d825      	bhi.n	80069c6 <_scanf_float+0x2f2>
 800697a:	2d02      	cmp	r5, #2
 800697c:	d836      	bhi.n	80069ec <_scanf_float+0x318>
 800697e:	455e      	cmp	r6, fp
 8006980:	f67f aee8 	bls.w	8006754 <_scanf_float+0x80>
 8006984:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006988:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800698c:	463a      	mov	r2, r7
 800698e:	4640      	mov	r0, r8
 8006990:	4798      	blx	r3
 8006992:	6923      	ldr	r3, [r4, #16]
 8006994:	3b01      	subs	r3, #1
 8006996:	6123      	str	r3, [r4, #16]
 8006998:	e7f1      	b.n	800697e <_scanf_float+0x2aa>
 800699a:	9802      	ldr	r0, [sp, #8]
 800699c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80069a0:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 80069a4:	9002      	str	r0, [sp, #8]
 80069a6:	463a      	mov	r2, r7
 80069a8:	4640      	mov	r0, r8
 80069aa:	4798      	blx	r3
 80069ac:	6923      	ldr	r3, [r4, #16]
 80069ae:	3b01      	subs	r3, #1
 80069b0:	6123      	str	r3, [r4, #16]
 80069b2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80069b6:	fa5f fa8a 	uxtb.w	sl, sl
 80069ba:	f1ba 0f02 	cmp.w	sl, #2
 80069be:	d1ec      	bne.n	800699a <_scanf_float+0x2c6>
 80069c0:	3d03      	subs	r5, #3
 80069c2:	b2ed      	uxtb	r5, r5
 80069c4:	1b76      	subs	r6, r6, r5
 80069c6:	6823      	ldr	r3, [r4, #0]
 80069c8:	05da      	lsls	r2, r3, #23
 80069ca:	d52f      	bpl.n	8006a2c <_scanf_float+0x358>
 80069cc:	055b      	lsls	r3, r3, #21
 80069ce:	d510      	bpl.n	80069f2 <_scanf_float+0x31e>
 80069d0:	455e      	cmp	r6, fp
 80069d2:	f67f aebf 	bls.w	8006754 <_scanf_float+0x80>
 80069d6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80069da:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80069de:	463a      	mov	r2, r7
 80069e0:	4640      	mov	r0, r8
 80069e2:	4798      	blx	r3
 80069e4:	6923      	ldr	r3, [r4, #16]
 80069e6:	3b01      	subs	r3, #1
 80069e8:	6123      	str	r3, [r4, #16]
 80069ea:	e7f1      	b.n	80069d0 <_scanf_float+0x2fc>
 80069ec:	46aa      	mov	sl, r5
 80069ee:	9602      	str	r6, [sp, #8]
 80069f0:	e7df      	b.n	80069b2 <_scanf_float+0x2de>
 80069f2:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80069f6:	6923      	ldr	r3, [r4, #16]
 80069f8:	2965      	cmp	r1, #101	; 0x65
 80069fa:	f103 33ff 	add.w	r3, r3, #4294967295
 80069fe:	f106 35ff 	add.w	r5, r6, #4294967295
 8006a02:	6123      	str	r3, [r4, #16]
 8006a04:	d00c      	beq.n	8006a20 <_scanf_float+0x34c>
 8006a06:	2945      	cmp	r1, #69	; 0x45
 8006a08:	d00a      	beq.n	8006a20 <_scanf_float+0x34c>
 8006a0a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006a0e:	463a      	mov	r2, r7
 8006a10:	4640      	mov	r0, r8
 8006a12:	4798      	blx	r3
 8006a14:	6923      	ldr	r3, [r4, #16]
 8006a16:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8006a1a:	3b01      	subs	r3, #1
 8006a1c:	1eb5      	subs	r5, r6, #2
 8006a1e:	6123      	str	r3, [r4, #16]
 8006a20:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006a24:	463a      	mov	r2, r7
 8006a26:	4640      	mov	r0, r8
 8006a28:	4798      	blx	r3
 8006a2a:	462e      	mov	r6, r5
 8006a2c:	6825      	ldr	r5, [r4, #0]
 8006a2e:	f015 0510 	ands.w	r5, r5, #16
 8006a32:	d158      	bne.n	8006ae6 <_scanf_float+0x412>
 8006a34:	7035      	strb	r5, [r6, #0]
 8006a36:	6823      	ldr	r3, [r4, #0]
 8006a38:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8006a3c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006a40:	d11c      	bne.n	8006a7c <_scanf_float+0x3a8>
 8006a42:	9b01      	ldr	r3, [sp, #4]
 8006a44:	454b      	cmp	r3, r9
 8006a46:	eba3 0209 	sub.w	r2, r3, r9
 8006a4a:	d124      	bne.n	8006a96 <_scanf_float+0x3c2>
 8006a4c:	2200      	movs	r2, #0
 8006a4e:	4659      	mov	r1, fp
 8006a50:	4640      	mov	r0, r8
 8006a52:	f002 fd39 	bl	80094c8 <_strtod_r>
 8006a56:	9b03      	ldr	r3, [sp, #12]
 8006a58:	6821      	ldr	r1, [r4, #0]
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	f011 0f02 	tst.w	r1, #2
 8006a60:	ec57 6b10 	vmov	r6, r7, d0
 8006a64:	f103 0204 	add.w	r2, r3, #4
 8006a68:	d020      	beq.n	8006aac <_scanf_float+0x3d8>
 8006a6a:	9903      	ldr	r1, [sp, #12]
 8006a6c:	600a      	str	r2, [r1, #0]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	e9c3 6700 	strd	r6, r7, [r3]
 8006a74:	68e3      	ldr	r3, [r4, #12]
 8006a76:	3301      	adds	r3, #1
 8006a78:	60e3      	str	r3, [r4, #12]
 8006a7a:	e66c      	b.n	8006756 <_scanf_float+0x82>
 8006a7c:	9b04      	ldr	r3, [sp, #16]
 8006a7e:	2b00      	cmp	r3, #0
 8006a80:	d0e4      	beq.n	8006a4c <_scanf_float+0x378>
 8006a82:	9905      	ldr	r1, [sp, #20]
 8006a84:	230a      	movs	r3, #10
 8006a86:	462a      	mov	r2, r5
 8006a88:	3101      	adds	r1, #1
 8006a8a:	4640      	mov	r0, r8
 8006a8c:	f002 fda4 	bl	80095d8 <_strtol_r>
 8006a90:	9b04      	ldr	r3, [sp, #16]
 8006a92:	9e05      	ldr	r6, [sp, #20]
 8006a94:	1ac2      	subs	r2, r0, r3
 8006a96:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8006a9a:	429e      	cmp	r6, r3
 8006a9c:	bf28      	it	cs
 8006a9e:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8006aa2:	4912      	ldr	r1, [pc, #72]	; (8006aec <_scanf_float+0x418>)
 8006aa4:	4630      	mov	r0, r6
 8006aa6:	f000 f95d 	bl	8006d64 <siprintf>
 8006aaa:	e7cf      	b.n	8006a4c <_scanf_float+0x378>
 8006aac:	f011 0f04 	tst.w	r1, #4
 8006ab0:	9903      	ldr	r1, [sp, #12]
 8006ab2:	600a      	str	r2, [r1, #0]
 8006ab4:	d1db      	bne.n	8006a6e <_scanf_float+0x39a>
 8006ab6:	f8d3 8000 	ldr.w	r8, [r3]
 8006aba:	ee10 2a10 	vmov	r2, s0
 8006abe:	ee10 0a10 	vmov	r0, s0
 8006ac2:	463b      	mov	r3, r7
 8006ac4:	4639      	mov	r1, r7
 8006ac6:	f7fa f859 	bl	8000b7c <__aeabi_dcmpun>
 8006aca:	b128      	cbz	r0, 8006ad8 <_scanf_float+0x404>
 8006acc:	4808      	ldr	r0, [pc, #32]	; (8006af0 <_scanf_float+0x41c>)
 8006ace:	f000 fac1 	bl	8007054 <nanf>
 8006ad2:	ed88 0a00 	vstr	s0, [r8]
 8006ad6:	e7cd      	b.n	8006a74 <_scanf_float+0x3a0>
 8006ad8:	4630      	mov	r0, r6
 8006ada:	4639      	mov	r1, r7
 8006adc:	f7fa f8ac 	bl	8000c38 <__aeabi_d2f>
 8006ae0:	f8c8 0000 	str.w	r0, [r8]
 8006ae4:	e7c6      	b.n	8006a74 <_scanf_float+0x3a0>
 8006ae6:	2500      	movs	r5, #0
 8006ae8:	e635      	b.n	8006756 <_scanf_float+0x82>
 8006aea:	bf00      	nop
 8006aec:	0800b6dc 	.word	0x0800b6dc
 8006af0:	0800ba6d 	.word	0x0800ba6d

08006af4 <std>:
 8006af4:	2300      	movs	r3, #0
 8006af6:	b510      	push	{r4, lr}
 8006af8:	4604      	mov	r4, r0
 8006afa:	e9c0 3300 	strd	r3, r3, [r0]
 8006afe:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006b02:	6083      	str	r3, [r0, #8]
 8006b04:	8181      	strh	r1, [r0, #12]
 8006b06:	6643      	str	r3, [r0, #100]	; 0x64
 8006b08:	81c2      	strh	r2, [r0, #14]
 8006b0a:	6183      	str	r3, [r0, #24]
 8006b0c:	4619      	mov	r1, r3
 8006b0e:	2208      	movs	r2, #8
 8006b10:	305c      	adds	r0, #92	; 0x5c
 8006b12:	f000 fa1f 	bl	8006f54 <memset>
 8006b16:	4b0d      	ldr	r3, [pc, #52]	; (8006b4c <std+0x58>)
 8006b18:	6263      	str	r3, [r4, #36]	; 0x24
 8006b1a:	4b0d      	ldr	r3, [pc, #52]	; (8006b50 <std+0x5c>)
 8006b1c:	62a3      	str	r3, [r4, #40]	; 0x28
 8006b1e:	4b0d      	ldr	r3, [pc, #52]	; (8006b54 <std+0x60>)
 8006b20:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006b22:	4b0d      	ldr	r3, [pc, #52]	; (8006b58 <std+0x64>)
 8006b24:	6323      	str	r3, [r4, #48]	; 0x30
 8006b26:	4b0d      	ldr	r3, [pc, #52]	; (8006b5c <std+0x68>)
 8006b28:	6224      	str	r4, [r4, #32]
 8006b2a:	429c      	cmp	r4, r3
 8006b2c:	d006      	beq.n	8006b3c <std+0x48>
 8006b2e:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8006b32:	4294      	cmp	r4, r2
 8006b34:	d002      	beq.n	8006b3c <std+0x48>
 8006b36:	33d0      	adds	r3, #208	; 0xd0
 8006b38:	429c      	cmp	r4, r3
 8006b3a:	d105      	bne.n	8006b48 <std+0x54>
 8006b3c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8006b40:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006b44:	f000 ba82 	b.w	800704c <__retarget_lock_init_recursive>
 8006b48:	bd10      	pop	{r4, pc}
 8006b4a:	bf00      	nop
 8006b4c:	08006da5 	.word	0x08006da5
 8006b50:	08006dc7 	.word	0x08006dc7
 8006b54:	08006dff 	.word	0x08006dff
 8006b58:	08006e23 	.word	0x08006e23
 8006b5c:	200007a8 	.word	0x200007a8

08006b60 <stdio_exit_handler>:
 8006b60:	4a02      	ldr	r2, [pc, #8]	; (8006b6c <stdio_exit_handler+0xc>)
 8006b62:	4903      	ldr	r1, [pc, #12]	; (8006b70 <stdio_exit_handler+0x10>)
 8006b64:	4803      	ldr	r0, [pc, #12]	; (8006b74 <stdio_exit_handler+0x14>)
 8006b66:	f000 b869 	b.w	8006c3c <_fwalk_sglue>
 8006b6a:	bf00      	nop
 8006b6c:	20000014 	.word	0x20000014
 8006b70:	08009c21 	.word	0x08009c21
 8006b74:	20000020 	.word	0x20000020

08006b78 <cleanup_stdio>:
 8006b78:	6841      	ldr	r1, [r0, #4]
 8006b7a:	4b0c      	ldr	r3, [pc, #48]	; (8006bac <cleanup_stdio+0x34>)
 8006b7c:	4299      	cmp	r1, r3
 8006b7e:	b510      	push	{r4, lr}
 8006b80:	4604      	mov	r4, r0
 8006b82:	d001      	beq.n	8006b88 <cleanup_stdio+0x10>
 8006b84:	f003 f84c 	bl	8009c20 <_fflush_r>
 8006b88:	68a1      	ldr	r1, [r4, #8]
 8006b8a:	4b09      	ldr	r3, [pc, #36]	; (8006bb0 <cleanup_stdio+0x38>)
 8006b8c:	4299      	cmp	r1, r3
 8006b8e:	d002      	beq.n	8006b96 <cleanup_stdio+0x1e>
 8006b90:	4620      	mov	r0, r4
 8006b92:	f003 f845 	bl	8009c20 <_fflush_r>
 8006b96:	68e1      	ldr	r1, [r4, #12]
 8006b98:	4b06      	ldr	r3, [pc, #24]	; (8006bb4 <cleanup_stdio+0x3c>)
 8006b9a:	4299      	cmp	r1, r3
 8006b9c:	d004      	beq.n	8006ba8 <cleanup_stdio+0x30>
 8006b9e:	4620      	mov	r0, r4
 8006ba0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006ba4:	f003 b83c 	b.w	8009c20 <_fflush_r>
 8006ba8:	bd10      	pop	{r4, pc}
 8006baa:	bf00      	nop
 8006bac:	200007a8 	.word	0x200007a8
 8006bb0:	20000810 	.word	0x20000810
 8006bb4:	20000878 	.word	0x20000878

08006bb8 <global_stdio_init.part.0>:
 8006bb8:	b510      	push	{r4, lr}
 8006bba:	4b0b      	ldr	r3, [pc, #44]	; (8006be8 <global_stdio_init.part.0+0x30>)
 8006bbc:	4c0b      	ldr	r4, [pc, #44]	; (8006bec <global_stdio_init.part.0+0x34>)
 8006bbe:	4a0c      	ldr	r2, [pc, #48]	; (8006bf0 <global_stdio_init.part.0+0x38>)
 8006bc0:	601a      	str	r2, [r3, #0]
 8006bc2:	4620      	mov	r0, r4
 8006bc4:	2200      	movs	r2, #0
 8006bc6:	2104      	movs	r1, #4
 8006bc8:	f7ff ff94 	bl	8006af4 <std>
 8006bcc:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8006bd0:	2201      	movs	r2, #1
 8006bd2:	2109      	movs	r1, #9
 8006bd4:	f7ff ff8e 	bl	8006af4 <std>
 8006bd8:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8006bdc:	2202      	movs	r2, #2
 8006bde:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006be2:	2112      	movs	r1, #18
 8006be4:	f7ff bf86 	b.w	8006af4 <std>
 8006be8:	200008e0 	.word	0x200008e0
 8006bec:	200007a8 	.word	0x200007a8
 8006bf0:	08006b61 	.word	0x08006b61

08006bf4 <__sfp_lock_acquire>:
 8006bf4:	4801      	ldr	r0, [pc, #4]	; (8006bfc <__sfp_lock_acquire+0x8>)
 8006bf6:	f000 ba2a 	b.w	800704e <__retarget_lock_acquire_recursive>
 8006bfa:	bf00      	nop
 8006bfc:	200008e9 	.word	0x200008e9

08006c00 <__sfp_lock_release>:
 8006c00:	4801      	ldr	r0, [pc, #4]	; (8006c08 <__sfp_lock_release+0x8>)
 8006c02:	f000 ba25 	b.w	8007050 <__retarget_lock_release_recursive>
 8006c06:	bf00      	nop
 8006c08:	200008e9 	.word	0x200008e9

08006c0c <__sinit>:
 8006c0c:	b510      	push	{r4, lr}
 8006c0e:	4604      	mov	r4, r0
 8006c10:	f7ff fff0 	bl	8006bf4 <__sfp_lock_acquire>
 8006c14:	6a23      	ldr	r3, [r4, #32]
 8006c16:	b11b      	cbz	r3, 8006c20 <__sinit+0x14>
 8006c18:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006c1c:	f7ff bff0 	b.w	8006c00 <__sfp_lock_release>
 8006c20:	4b04      	ldr	r3, [pc, #16]	; (8006c34 <__sinit+0x28>)
 8006c22:	6223      	str	r3, [r4, #32]
 8006c24:	4b04      	ldr	r3, [pc, #16]	; (8006c38 <__sinit+0x2c>)
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	2b00      	cmp	r3, #0
 8006c2a:	d1f5      	bne.n	8006c18 <__sinit+0xc>
 8006c2c:	f7ff ffc4 	bl	8006bb8 <global_stdio_init.part.0>
 8006c30:	e7f2      	b.n	8006c18 <__sinit+0xc>
 8006c32:	bf00      	nop
 8006c34:	08006b79 	.word	0x08006b79
 8006c38:	200008e0 	.word	0x200008e0

08006c3c <_fwalk_sglue>:
 8006c3c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006c40:	4607      	mov	r7, r0
 8006c42:	4688      	mov	r8, r1
 8006c44:	4614      	mov	r4, r2
 8006c46:	2600      	movs	r6, #0
 8006c48:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006c4c:	f1b9 0901 	subs.w	r9, r9, #1
 8006c50:	d505      	bpl.n	8006c5e <_fwalk_sglue+0x22>
 8006c52:	6824      	ldr	r4, [r4, #0]
 8006c54:	2c00      	cmp	r4, #0
 8006c56:	d1f7      	bne.n	8006c48 <_fwalk_sglue+0xc>
 8006c58:	4630      	mov	r0, r6
 8006c5a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006c5e:	89ab      	ldrh	r3, [r5, #12]
 8006c60:	2b01      	cmp	r3, #1
 8006c62:	d907      	bls.n	8006c74 <_fwalk_sglue+0x38>
 8006c64:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006c68:	3301      	adds	r3, #1
 8006c6a:	d003      	beq.n	8006c74 <_fwalk_sglue+0x38>
 8006c6c:	4629      	mov	r1, r5
 8006c6e:	4638      	mov	r0, r7
 8006c70:	47c0      	blx	r8
 8006c72:	4306      	orrs	r6, r0
 8006c74:	3568      	adds	r5, #104	; 0x68
 8006c76:	e7e9      	b.n	8006c4c <_fwalk_sglue+0x10>

08006c78 <iprintf>:
 8006c78:	b40f      	push	{r0, r1, r2, r3}
 8006c7a:	b507      	push	{r0, r1, r2, lr}
 8006c7c:	4906      	ldr	r1, [pc, #24]	; (8006c98 <iprintf+0x20>)
 8006c7e:	ab04      	add	r3, sp, #16
 8006c80:	6808      	ldr	r0, [r1, #0]
 8006c82:	f853 2b04 	ldr.w	r2, [r3], #4
 8006c86:	6881      	ldr	r1, [r0, #8]
 8006c88:	9301      	str	r3, [sp, #4]
 8006c8a:	f002 fe29 	bl	80098e0 <_vfiprintf_r>
 8006c8e:	b003      	add	sp, #12
 8006c90:	f85d eb04 	ldr.w	lr, [sp], #4
 8006c94:	b004      	add	sp, #16
 8006c96:	4770      	bx	lr
 8006c98:	2000006c 	.word	0x2000006c

08006c9c <putchar>:
 8006c9c:	4b02      	ldr	r3, [pc, #8]	; (8006ca8 <putchar+0xc>)
 8006c9e:	4601      	mov	r1, r0
 8006ca0:	6818      	ldr	r0, [r3, #0]
 8006ca2:	6882      	ldr	r2, [r0, #8]
 8006ca4:	f003 b846 	b.w	8009d34 <_putc_r>
 8006ca8:	2000006c 	.word	0x2000006c

08006cac <_puts_r>:
 8006cac:	6a03      	ldr	r3, [r0, #32]
 8006cae:	b570      	push	{r4, r5, r6, lr}
 8006cb0:	6884      	ldr	r4, [r0, #8]
 8006cb2:	4605      	mov	r5, r0
 8006cb4:	460e      	mov	r6, r1
 8006cb6:	b90b      	cbnz	r3, 8006cbc <_puts_r+0x10>
 8006cb8:	f7ff ffa8 	bl	8006c0c <__sinit>
 8006cbc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006cbe:	07db      	lsls	r3, r3, #31
 8006cc0:	d405      	bmi.n	8006cce <_puts_r+0x22>
 8006cc2:	89a3      	ldrh	r3, [r4, #12]
 8006cc4:	0598      	lsls	r0, r3, #22
 8006cc6:	d402      	bmi.n	8006cce <_puts_r+0x22>
 8006cc8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006cca:	f000 f9c0 	bl	800704e <__retarget_lock_acquire_recursive>
 8006cce:	89a3      	ldrh	r3, [r4, #12]
 8006cd0:	0719      	lsls	r1, r3, #28
 8006cd2:	d513      	bpl.n	8006cfc <_puts_r+0x50>
 8006cd4:	6923      	ldr	r3, [r4, #16]
 8006cd6:	b18b      	cbz	r3, 8006cfc <_puts_r+0x50>
 8006cd8:	3e01      	subs	r6, #1
 8006cda:	68a3      	ldr	r3, [r4, #8]
 8006cdc:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8006ce0:	3b01      	subs	r3, #1
 8006ce2:	60a3      	str	r3, [r4, #8]
 8006ce4:	b9e9      	cbnz	r1, 8006d22 <_puts_r+0x76>
 8006ce6:	2b00      	cmp	r3, #0
 8006ce8:	da2e      	bge.n	8006d48 <_puts_r+0x9c>
 8006cea:	4622      	mov	r2, r4
 8006cec:	210a      	movs	r1, #10
 8006cee:	4628      	mov	r0, r5
 8006cf0:	f000 f89b 	bl	8006e2a <__swbuf_r>
 8006cf4:	3001      	adds	r0, #1
 8006cf6:	d007      	beq.n	8006d08 <_puts_r+0x5c>
 8006cf8:	250a      	movs	r5, #10
 8006cfa:	e007      	b.n	8006d0c <_puts_r+0x60>
 8006cfc:	4621      	mov	r1, r4
 8006cfe:	4628      	mov	r0, r5
 8006d00:	f000 f8d0 	bl	8006ea4 <__swsetup_r>
 8006d04:	2800      	cmp	r0, #0
 8006d06:	d0e7      	beq.n	8006cd8 <_puts_r+0x2c>
 8006d08:	f04f 35ff 	mov.w	r5, #4294967295
 8006d0c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006d0e:	07da      	lsls	r2, r3, #31
 8006d10:	d405      	bmi.n	8006d1e <_puts_r+0x72>
 8006d12:	89a3      	ldrh	r3, [r4, #12]
 8006d14:	059b      	lsls	r3, r3, #22
 8006d16:	d402      	bmi.n	8006d1e <_puts_r+0x72>
 8006d18:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006d1a:	f000 f999 	bl	8007050 <__retarget_lock_release_recursive>
 8006d1e:	4628      	mov	r0, r5
 8006d20:	bd70      	pop	{r4, r5, r6, pc}
 8006d22:	2b00      	cmp	r3, #0
 8006d24:	da04      	bge.n	8006d30 <_puts_r+0x84>
 8006d26:	69a2      	ldr	r2, [r4, #24]
 8006d28:	429a      	cmp	r2, r3
 8006d2a:	dc06      	bgt.n	8006d3a <_puts_r+0x8e>
 8006d2c:	290a      	cmp	r1, #10
 8006d2e:	d004      	beq.n	8006d3a <_puts_r+0x8e>
 8006d30:	6823      	ldr	r3, [r4, #0]
 8006d32:	1c5a      	adds	r2, r3, #1
 8006d34:	6022      	str	r2, [r4, #0]
 8006d36:	7019      	strb	r1, [r3, #0]
 8006d38:	e7cf      	b.n	8006cda <_puts_r+0x2e>
 8006d3a:	4622      	mov	r2, r4
 8006d3c:	4628      	mov	r0, r5
 8006d3e:	f000 f874 	bl	8006e2a <__swbuf_r>
 8006d42:	3001      	adds	r0, #1
 8006d44:	d1c9      	bne.n	8006cda <_puts_r+0x2e>
 8006d46:	e7df      	b.n	8006d08 <_puts_r+0x5c>
 8006d48:	6823      	ldr	r3, [r4, #0]
 8006d4a:	250a      	movs	r5, #10
 8006d4c:	1c5a      	adds	r2, r3, #1
 8006d4e:	6022      	str	r2, [r4, #0]
 8006d50:	701d      	strb	r5, [r3, #0]
 8006d52:	e7db      	b.n	8006d0c <_puts_r+0x60>

08006d54 <puts>:
 8006d54:	4b02      	ldr	r3, [pc, #8]	; (8006d60 <puts+0xc>)
 8006d56:	4601      	mov	r1, r0
 8006d58:	6818      	ldr	r0, [r3, #0]
 8006d5a:	f7ff bfa7 	b.w	8006cac <_puts_r>
 8006d5e:	bf00      	nop
 8006d60:	2000006c 	.word	0x2000006c

08006d64 <siprintf>:
 8006d64:	b40e      	push	{r1, r2, r3}
 8006d66:	b500      	push	{lr}
 8006d68:	b09c      	sub	sp, #112	; 0x70
 8006d6a:	ab1d      	add	r3, sp, #116	; 0x74
 8006d6c:	9002      	str	r0, [sp, #8]
 8006d6e:	9006      	str	r0, [sp, #24]
 8006d70:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006d74:	4809      	ldr	r0, [pc, #36]	; (8006d9c <siprintf+0x38>)
 8006d76:	9107      	str	r1, [sp, #28]
 8006d78:	9104      	str	r1, [sp, #16]
 8006d7a:	4909      	ldr	r1, [pc, #36]	; (8006da0 <siprintf+0x3c>)
 8006d7c:	f853 2b04 	ldr.w	r2, [r3], #4
 8006d80:	9105      	str	r1, [sp, #20]
 8006d82:	6800      	ldr	r0, [r0, #0]
 8006d84:	9301      	str	r3, [sp, #4]
 8006d86:	a902      	add	r1, sp, #8
 8006d88:	f002 fc82 	bl	8009690 <_svfiprintf_r>
 8006d8c:	9b02      	ldr	r3, [sp, #8]
 8006d8e:	2200      	movs	r2, #0
 8006d90:	701a      	strb	r2, [r3, #0]
 8006d92:	b01c      	add	sp, #112	; 0x70
 8006d94:	f85d eb04 	ldr.w	lr, [sp], #4
 8006d98:	b003      	add	sp, #12
 8006d9a:	4770      	bx	lr
 8006d9c:	2000006c 	.word	0x2000006c
 8006da0:	ffff0208 	.word	0xffff0208

08006da4 <__sread>:
 8006da4:	b510      	push	{r4, lr}
 8006da6:	460c      	mov	r4, r1
 8006da8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006dac:	f000 f900 	bl	8006fb0 <_read_r>
 8006db0:	2800      	cmp	r0, #0
 8006db2:	bfab      	itete	ge
 8006db4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006db6:	89a3      	ldrhlt	r3, [r4, #12]
 8006db8:	181b      	addge	r3, r3, r0
 8006dba:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006dbe:	bfac      	ite	ge
 8006dc0:	6563      	strge	r3, [r4, #84]	; 0x54
 8006dc2:	81a3      	strhlt	r3, [r4, #12]
 8006dc4:	bd10      	pop	{r4, pc}

08006dc6 <__swrite>:
 8006dc6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006dca:	461f      	mov	r7, r3
 8006dcc:	898b      	ldrh	r3, [r1, #12]
 8006dce:	05db      	lsls	r3, r3, #23
 8006dd0:	4605      	mov	r5, r0
 8006dd2:	460c      	mov	r4, r1
 8006dd4:	4616      	mov	r6, r2
 8006dd6:	d505      	bpl.n	8006de4 <__swrite+0x1e>
 8006dd8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006ddc:	2302      	movs	r3, #2
 8006dde:	2200      	movs	r2, #0
 8006de0:	f000 f8d4 	bl	8006f8c <_lseek_r>
 8006de4:	89a3      	ldrh	r3, [r4, #12]
 8006de6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006dea:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006dee:	81a3      	strh	r3, [r4, #12]
 8006df0:	4632      	mov	r2, r6
 8006df2:	463b      	mov	r3, r7
 8006df4:	4628      	mov	r0, r5
 8006df6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006dfa:	f000 b8eb 	b.w	8006fd4 <_write_r>

08006dfe <__sseek>:
 8006dfe:	b510      	push	{r4, lr}
 8006e00:	460c      	mov	r4, r1
 8006e02:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006e06:	f000 f8c1 	bl	8006f8c <_lseek_r>
 8006e0a:	1c43      	adds	r3, r0, #1
 8006e0c:	89a3      	ldrh	r3, [r4, #12]
 8006e0e:	bf15      	itete	ne
 8006e10:	6560      	strne	r0, [r4, #84]	; 0x54
 8006e12:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8006e16:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006e1a:	81a3      	strheq	r3, [r4, #12]
 8006e1c:	bf18      	it	ne
 8006e1e:	81a3      	strhne	r3, [r4, #12]
 8006e20:	bd10      	pop	{r4, pc}

08006e22 <__sclose>:
 8006e22:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006e26:	f000 b8a1 	b.w	8006f6c <_close_r>

08006e2a <__swbuf_r>:
 8006e2a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006e2c:	460e      	mov	r6, r1
 8006e2e:	4614      	mov	r4, r2
 8006e30:	4605      	mov	r5, r0
 8006e32:	b118      	cbz	r0, 8006e3c <__swbuf_r+0x12>
 8006e34:	6a03      	ldr	r3, [r0, #32]
 8006e36:	b90b      	cbnz	r3, 8006e3c <__swbuf_r+0x12>
 8006e38:	f7ff fee8 	bl	8006c0c <__sinit>
 8006e3c:	69a3      	ldr	r3, [r4, #24]
 8006e3e:	60a3      	str	r3, [r4, #8]
 8006e40:	89a3      	ldrh	r3, [r4, #12]
 8006e42:	071a      	lsls	r2, r3, #28
 8006e44:	d525      	bpl.n	8006e92 <__swbuf_r+0x68>
 8006e46:	6923      	ldr	r3, [r4, #16]
 8006e48:	b31b      	cbz	r3, 8006e92 <__swbuf_r+0x68>
 8006e4a:	6823      	ldr	r3, [r4, #0]
 8006e4c:	6922      	ldr	r2, [r4, #16]
 8006e4e:	1a98      	subs	r0, r3, r2
 8006e50:	6963      	ldr	r3, [r4, #20]
 8006e52:	b2f6      	uxtb	r6, r6
 8006e54:	4283      	cmp	r3, r0
 8006e56:	4637      	mov	r7, r6
 8006e58:	dc04      	bgt.n	8006e64 <__swbuf_r+0x3a>
 8006e5a:	4621      	mov	r1, r4
 8006e5c:	4628      	mov	r0, r5
 8006e5e:	f002 fedf 	bl	8009c20 <_fflush_r>
 8006e62:	b9e0      	cbnz	r0, 8006e9e <__swbuf_r+0x74>
 8006e64:	68a3      	ldr	r3, [r4, #8]
 8006e66:	3b01      	subs	r3, #1
 8006e68:	60a3      	str	r3, [r4, #8]
 8006e6a:	6823      	ldr	r3, [r4, #0]
 8006e6c:	1c5a      	adds	r2, r3, #1
 8006e6e:	6022      	str	r2, [r4, #0]
 8006e70:	701e      	strb	r6, [r3, #0]
 8006e72:	6962      	ldr	r2, [r4, #20]
 8006e74:	1c43      	adds	r3, r0, #1
 8006e76:	429a      	cmp	r2, r3
 8006e78:	d004      	beq.n	8006e84 <__swbuf_r+0x5a>
 8006e7a:	89a3      	ldrh	r3, [r4, #12]
 8006e7c:	07db      	lsls	r3, r3, #31
 8006e7e:	d506      	bpl.n	8006e8e <__swbuf_r+0x64>
 8006e80:	2e0a      	cmp	r6, #10
 8006e82:	d104      	bne.n	8006e8e <__swbuf_r+0x64>
 8006e84:	4621      	mov	r1, r4
 8006e86:	4628      	mov	r0, r5
 8006e88:	f002 feca 	bl	8009c20 <_fflush_r>
 8006e8c:	b938      	cbnz	r0, 8006e9e <__swbuf_r+0x74>
 8006e8e:	4638      	mov	r0, r7
 8006e90:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006e92:	4621      	mov	r1, r4
 8006e94:	4628      	mov	r0, r5
 8006e96:	f000 f805 	bl	8006ea4 <__swsetup_r>
 8006e9a:	2800      	cmp	r0, #0
 8006e9c:	d0d5      	beq.n	8006e4a <__swbuf_r+0x20>
 8006e9e:	f04f 37ff 	mov.w	r7, #4294967295
 8006ea2:	e7f4      	b.n	8006e8e <__swbuf_r+0x64>

08006ea4 <__swsetup_r>:
 8006ea4:	b538      	push	{r3, r4, r5, lr}
 8006ea6:	4b2a      	ldr	r3, [pc, #168]	; (8006f50 <__swsetup_r+0xac>)
 8006ea8:	4605      	mov	r5, r0
 8006eaa:	6818      	ldr	r0, [r3, #0]
 8006eac:	460c      	mov	r4, r1
 8006eae:	b118      	cbz	r0, 8006eb8 <__swsetup_r+0x14>
 8006eb0:	6a03      	ldr	r3, [r0, #32]
 8006eb2:	b90b      	cbnz	r3, 8006eb8 <__swsetup_r+0x14>
 8006eb4:	f7ff feaa 	bl	8006c0c <__sinit>
 8006eb8:	89a3      	ldrh	r3, [r4, #12]
 8006eba:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006ebe:	0718      	lsls	r0, r3, #28
 8006ec0:	d422      	bmi.n	8006f08 <__swsetup_r+0x64>
 8006ec2:	06d9      	lsls	r1, r3, #27
 8006ec4:	d407      	bmi.n	8006ed6 <__swsetup_r+0x32>
 8006ec6:	2309      	movs	r3, #9
 8006ec8:	602b      	str	r3, [r5, #0]
 8006eca:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8006ece:	81a3      	strh	r3, [r4, #12]
 8006ed0:	f04f 30ff 	mov.w	r0, #4294967295
 8006ed4:	e034      	b.n	8006f40 <__swsetup_r+0x9c>
 8006ed6:	0758      	lsls	r0, r3, #29
 8006ed8:	d512      	bpl.n	8006f00 <__swsetup_r+0x5c>
 8006eda:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006edc:	b141      	cbz	r1, 8006ef0 <__swsetup_r+0x4c>
 8006ede:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006ee2:	4299      	cmp	r1, r3
 8006ee4:	d002      	beq.n	8006eec <__swsetup_r+0x48>
 8006ee6:	4628      	mov	r0, r5
 8006ee8:	f000 ff34 	bl	8007d54 <_free_r>
 8006eec:	2300      	movs	r3, #0
 8006eee:	6363      	str	r3, [r4, #52]	; 0x34
 8006ef0:	89a3      	ldrh	r3, [r4, #12]
 8006ef2:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006ef6:	81a3      	strh	r3, [r4, #12]
 8006ef8:	2300      	movs	r3, #0
 8006efa:	6063      	str	r3, [r4, #4]
 8006efc:	6923      	ldr	r3, [r4, #16]
 8006efe:	6023      	str	r3, [r4, #0]
 8006f00:	89a3      	ldrh	r3, [r4, #12]
 8006f02:	f043 0308 	orr.w	r3, r3, #8
 8006f06:	81a3      	strh	r3, [r4, #12]
 8006f08:	6923      	ldr	r3, [r4, #16]
 8006f0a:	b94b      	cbnz	r3, 8006f20 <__swsetup_r+0x7c>
 8006f0c:	89a3      	ldrh	r3, [r4, #12]
 8006f0e:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006f12:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006f16:	d003      	beq.n	8006f20 <__swsetup_r+0x7c>
 8006f18:	4621      	mov	r1, r4
 8006f1a:	4628      	mov	r0, r5
 8006f1c:	f002 fece 	bl	8009cbc <__smakebuf_r>
 8006f20:	89a0      	ldrh	r0, [r4, #12]
 8006f22:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006f26:	f010 0301 	ands.w	r3, r0, #1
 8006f2a:	d00a      	beq.n	8006f42 <__swsetup_r+0x9e>
 8006f2c:	2300      	movs	r3, #0
 8006f2e:	60a3      	str	r3, [r4, #8]
 8006f30:	6963      	ldr	r3, [r4, #20]
 8006f32:	425b      	negs	r3, r3
 8006f34:	61a3      	str	r3, [r4, #24]
 8006f36:	6923      	ldr	r3, [r4, #16]
 8006f38:	b943      	cbnz	r3, 8006f4c <__swsetup_r+0xa8>
 8006f3a:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8006f3e:	d1c4      	bne.n	8006eca <__swsetup_r+0x26>
 8006f40:	bd38      	pop	{r3, r4, r5, pc}
 8006f42:	0781      	lsls	r1, r0, #30
 8006f44:	bf58      	it	pl
 8006f46:	6963      	ldrpl	r3, [r4, #20]
 8006f48:	60a3      	str	r3, [r4, #8]
 8006f4a:	e7f4      	b.n	8006f36 <__swsetup_r+0x92>
 8006f4c:	2000      	movs	r0, #0
 8006f4e:	e7f7      	b.n	8006f40 <__swsetup_r+0x9c>
 8006f50:	2000006c 	.word	0x2000006c

08006f54 <memset>:
 8006f54:	4402      	add	r2, r0
 8006f56:	4603      	mov	r3, r0
 8006f58:	4293      	cmp	r3, r2
 8006f5a:	d100      	bne.n	8006f5e <memset+0xa>
 8006f5c:	4770      	bx	lr
 8006f5e:	f803 1b01 	strb.w	r1, [r3], #1
 8006f62:	e7f9      	b.n	8006f58 <memset+0x4>

08006f64 <_localeconv_r>:
 8006f64:	4800      	ldr	r0, [pc, #0]	; (8006f68 <_localeconv_r+0x4>)
 8006f66:	4770      	bx	lr
 8006f68:	20000160 	.word	0x20000160

08006f6c <_close_r>:
 8006f6c:	b538      	push	{r3, r4, r5, lr}
 8006f6e:	4d06      	ldr	r5, [pc, #24]	; (8006f88 <_close_r+0x1c>)
 8006f70:	2300      	movs	r3, #0
 8006f72:	4604      	mov	r4, r0
 8006f74:	4608      	mov	r0, r1
 8006f76:	602b      	str	r3, [r5, #0]
 8006f78:	f7fb f973 	bl	8002262 <_close>
 8006f7c:	1c43      	adds	r3, r0, #1
 8006f7e:	d102      	bne.n	8006f86 <_close_r+0x1a>
 8006f80:	682b      	ldr	r3, [r5, #0]
 8006f82:	b103      	cbz	r3, 8006f86 <_close_r+0x1a>
 8006f84:	6023      	str	r3, [r4, #0]
 8006f86:	bd38      	pop	{r3, r4, r5, pc}
 8006f88:	200008e4 	.word	0x200008e4

08006f8c <_lseek_r>:
 8006f8c:	b538      	push	{r3, r4, r5, lr}
 8006f8e:	4d07      	ldr	r5, [pc, #28]	; (8006fac <_lseek_r+0x20>)
 8006f90:	4604      	mov	r4, r0
 8006f92:	4608      	mov	r0, r1
 8006f94:	4611      	mov	r1, r2
 8006f96:	2200      	movs	r2, #0
 8006f98:	602a      	str	r2, [r5, #0]
 8006f9a:	461a      	mov	r2, r3
 8006f9c:	f7fb f988 	bl	80022b0 <_lseek>
 8006fa0:	1c43      	adds	r3, r0, #1
 8006fa2:	d102      	bne.n	8006faa <_lseek_r+0x1e>
 8006fa4:	682b      	ldr	r3, [r5, #0]
 8006fa6:	b103      	cbz	r3, 8006faa <_lseek_r+0x1e>
 8006fa8:	6023      	str	r3, [r4, #0]
 8006faa:	bd38      	pop	{r3, r4, r5, pc}
 8006fac:	200008e4 	.word	0x200008e4

08006fb0 <_read_r>:
 8006fb0:	b538      	push	{r3, r4, r5, lr}
 8006fb2:	4d07      	ldr	r5, [pc, #28]	; (8006fd0 <_read_r+0x20>)
 8006fb4:	4604      	mov	r4, r0
 8006fb6:	4608      	mov	r0, r1
 8006fb8:	4611      	mov	r1, r2
 8006fba:	2200      	movs	r2, #0
 8006fbc:	602a      	str	r2, [r5, #0]
 8006fbe:	461a      	mov	r2, r3
 8006fc0:	f7fb f916 	bl	80021f0 <_read>
 8006fc4:	1c43      	adds	r3, r0, #1
 8006fc6:	d102      	bne.n	8006fce <_read_r+0x1e>
 8006fc8:	682b      	ldr	r3, [r5, #0]
 8006fca:	b103      	cbz	r3, 8006fce <_read_r+0x1e>
 8006fcc:	6023      	str	r3, [r4, #0]
 8006fce:	bd38      	pop	{r3, r4, r5, pc}
 8006fd0:	200008e4 	.word	0x200008e4

08006fd4 <_write_r>:
 8006fd4:	b538      	push	{r3, r4, r5, lr}
 8006fd6:	4d07      	ldr	r5, [pc, #28]	; (8006ff4 <_write_r+0x20>)
 8006fd8:	4604      	mov	r4, r0
 8006fda:	4608      	mov	r0, r1
 8006fdc:	4611      	mov	r1, r2
 8006fde:	2200      	movs	r2, #0
 8006fe0:	602a      	str	r2, [r5, #0]
 8006fe2:	461a      	mov	r2, r3
 8006fe4:	f7fb f921 	bl	800222a <_write>
 8006fe8:	1c43      	adds	r3, r0, #1
 8006fea:	d102      	bne.n	8006ff2 <_write_r+0x1e>
 8006fec:	682b      	ldr	r3, [r5, #0]
 8006fee:	b103      	cbz	r3, 8006ff2 <_write_r+0x1e>
 8006ff0:	6023      	str	r3, [r4, #0]
 8006ff2:	bd38      	pop	{r3, r4, r5, pc}
 8006ff4:	200008e4 	.word	0x200008e4

08006ff8 <__errno>:
 8006ff8:	4b01      	ldr	r3, [pc, #4]	; (8007000 <__errno+0x8>)
 8006ffa:	6818      	ldr	r0, [r3, #0]
 8006ffc:	4770      	bx	lr
 8006ffe:	bf00      	nop
 8007000:	2000006c 	.word	0x2000006c

08007004 <__libc_init_array>:
 8007004:	b570      	push	{r4, r5, r6, lr}
 8007006:	4d0d      	ldr	r5, [pc, #52]	; (800703c <__libc_init_array+0x38>)
 8007008:	4c0d      	ldr	r4, [pc, #52]	; (8007040 <__libc_init_array+0x3c>)
 800700a:	1b64      	subs	r4, r4, r5
 800700c:	10a4      	asrs	r4, r4, #2
 800700e:	2600      	movs	r6, #0
 8007010:	42a6      	cmp	r6, r4
 8007012:	d109      	bne.n	8007028 <__libc_init_array+0x24>
 8007014:	4d0b      	ldr	r5, [pc, #44]	; (8007044 <__libc_init_array+0x40>)
 8007016:	4c0c      	ldr	r4, [pc, #48]	; (8007048 <__libc_init_array+0x44>)
 8007018:	f003 fb76 	bl	800a708 <_init>
 800701c:	1b64      	subs	r4, r4, r5
 800701e:	10a4      	asrs	r4, r4, #2
 8007020:	2600      	movs	r6, #0
 8007022:	42a6      	cmp	r6, r4
 8007024:	d105      	bne.n	8007032 <__libc_init_array+0x2e>
 8007026:	bd70      	pop	{r4, r5, r6, pc}
 8007028:	f855 3b04 	ldr.w	r3, [r5], #4
 800702c:	4798      	blx	r3
 800702e:	3601      	adds	r6, #1
 8007030:	e7ee      	b.n	8007010 <__libc_init_array+0xc>
 8007032:	f855 3b04 	ldr.w	r3, [r5], #4
 8007036:	4798      	blx	r3
 8007038:	3601      	adds	r6, #1
 800703a:	e7f2      	b.n	8007022 <__libc_init_array+0x1e>
 800703c:	0800bad8 	.word	0x0800bad8
 8007040:	0800bad8 	.word	0x0800bad8
 8007044:	0800bad8 	.word	0x0800bad8
 8007048:	0800badc 	.word	0x0800badc

0800704c <__retarget_lock_init_recursive>:
 800704c:	4770      	bx	lr

0800704e <__retarget_lock_acquire_recursive>:
 800704e:	4770      	bx	lr

08007050 <__retarget_lock_release_recursive>:
 8007050:	4770      	bx	lr
	...

08007054 <nanf>:
 8007054:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800705c <nanf+0x8>
 8007058:	4770      	bx	lr
 800705a:	bf00      	nop
 800705c:	7fc00000 	.word	0x7fc00000

08007060 <quorem>:
 8007060:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007064:	6903      	ldr	r3, [r0, #16]
 8007066:	690c      	ldr	r4, [r1, #16]
 8007068:	42a3      	cmp	r3, r4
 800706a:	4607      	mov	r7, r0
 800706c:	db7e      	blt.n	800716c <quorem+0x10c>
 800706e:	3c01      	subs	r4, #1
 8007070:	f101 0814 	add.w	r8, r1, #20
 8007074:	f100 0514 	add.w	r5, r0, #20
 8007078:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800707c:	9301      	str	r3, [sp, #4]
 800707e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007082:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007086:	3301      	adds	r3, #1
 8007088:	429a      	cmp	r2, r3
 800708a:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800708e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007092:	fbb2 f6f3 	udiv	r6, r2, r3
 8007096:	d331      	bcc.n	80070fc <quorem+0x9c>
 8007098:	f04f 0e00 	mov.w	lr, #0
 800709c:	4640      	mov	r0, r8
 800709e:	46ac      	mov	ip, r5
 80070a0:	46f2      	mov	sl, lr
 80070a2:	f850 2b04 	ldr.w	r2, [r0], #4
 80070a6:	b293      	uxth	r3, r2
 80070a8:	fb06 e303 	mla	r3, r6, r3, lr
 80070ac:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80070b0:	0c1a      	lsrs	r2, r3, #16
 80070b2:	b29b      	uxth	r3, r3
 80070b4:	ebaa 0303 	sub.w	r3, sl, r3
 80070b8:	f8dc a000 	ldr.w	sl, [ip]
 80070bc:	fa13 f38a 	uxtah	r3, r3, sl
 80070c0:	fb06 220e 	mla	r2, r6, lr, r2
 80070c4:	9300      	str	r3, [sp, #0]
 80070c6:	9b00      	ldr	r3, [sp, #0]
 80070c8:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80070cc:	b292      	uxth	r2, r2
 80070ce:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80070d2:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80070d6:	f8bd 3000 	ldrh.w	r3, [sp]
 80070da:	4581      	cmp	r9, r0
 80070dc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80070e0:	f84c 3b04 	str.w	r3, [ip], #4
 80070e4:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80070e8:	d2db      	bcs.n	80070a2 <quorem+0x42>
 80070ea:	f855 300b 	ldr.w	r3, [r5, fp]
 80070ee:	b92b      	cbnz	r3, 80070fc <quorem+0x9c>
 80070f0:	9b01      	ldr	r3, [sp, #4]
 80070f2:	3b04      	subs	r3, #4
 80070f4:	429d      	cmp	r5, r3
 80070f6:	461a      	mov	r2, r3
 80070f8:	d32c      	bcc.n	8007154 <quorem+0xf4>
 80070fa:	613c      	str	r4, [r7, #16]
 80070fc:	4638      	mov	r0, r7
 80070fe:	f001 f9ef 	bl	80084e0 <__mcmp>
 8007102:	2800      	cmp	r0, #0
 8007104:	db22      	blt.n	800714c <quorem+0xec>
 8007106:	3601      	adds	r6, #1
 8007108:	4629      	mov	r1, r5
 800710a:	2000      	movs	r0, #0
 800710c:	f858 2b04 	ldr.w	r2, [r8], #4
 8007110:	f8d1 c000 	ldr.w	ip, [r1]
 8007114:	b293      	uxth	r3, r2
 8007116:	1ac3      	subs	r3, r0, r3
 8007118:	0c12      	lsrs	r2, r2, #16
 800711a:	fa13 f38c 	uxtah	r3, r3, ip
 800711e:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8007122:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007126:	b29b      	uxth	r3, r3
 8007128:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800712c:	45c1      	cmp	r9, r8
 800712e:	f841 3b04 	str.w	r3, [r1], #4
 8007132:	ea4f 4022 	mov.w	r0, r2, asr #16
 8007136:	d2e9      	bcs.n	800710c <quorem+0xac>
 8007138:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800713c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007140:	b922      	cbnz	r2, 800714c <quorem+0xec>
 8007142:	3b04      	subs	r3, #4
 8007144:	429d      	cmp	r5, r3
 8007146:	461a      	mov	r2, r3
 8007148:	d30a      	bcc.n	8007160 <quorem+0x100>
 800714a:	613c      	str	r4, [r7, #16]
 800714c:	4630      	mov	r0, r6
 800714e:	b003      	add	sp, #12
 8007150:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007154:	6812      	ldr	r2, [r2, #0]
 8007156:	3b04      	subs	r3, #4
 8007158:	2a00      	cmp	r2, #0
 800715a:	d1ce      	bne.n	80070fa <quorem+0x9a>
 800715c:	3c01      	subs	r4, #1
 800715e:	e7c9      	b.n	80070f4 <quorem+0x94>
 8007160:	6812      	ldr	r2, [r2, #0]
 8007162:	3b04      	subs	r3, #4
 8007164:	2a00      	cmp	r2, #0
 8007166:	d1f0      	bne.n	800714a <quorem+0xea>
 8007168:	3c01      	subs	r4, #1
 800716a:	e7eb      	b.n	8007144 <quorem+0xe4>
 800716c:	2000      	movs	r0, #0
 800716e:	e7ee      	b.n	800714e <quorem+0xee>

08007170 <_dtoa_r>:
 8007170:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007174:	ed2d 8b04 	vpush	{d8-d9}
 8007178:	69c5      	ldr	r5, [r0, #28]
 800717a:	b093      	sub	sp, #76	; 0x4c
 800717c:	ed8d 0b02 	vstr	d0, [sp, #8]
 8007180:	ec57 6b10 	vmov	r6, r7, d0
 8007184:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8007188:	9107      	str	r1, [sp, #28]
 800718a:	4604      	mov	r4, r0
 800718c:	920a      	str	r2, [sp, #40]	; 0x28
 800718e:	930d      	str	r3, [sp, #52]	; 0x34
 8007190:	b975      	cbnz	r5, 80071b0 <_dtoa_r+0x40>
 8007192:	2010      	movs	r0, #16
 8007194:	f000 fe2a 	bl	8007dec <malloc>
 8007198:	4602      	mov	r2, r0
 800719a:	61e0      	str	r0, [r4, #28]
 800719c:	b920      	cbnz	r0, 80071a8 <_dtoa_r+0x38>
 800719e:	4bae      	ldr	r3, [pc, #696]	; (8007458 <_dtoa_r+0x2e8>)
 80071a0:	21ef      	movs	r1, #239	; 0xef
 80071a2:	48ae      	ldr	r0, [pc, #696]	; (800745c <_dtoa_r+0x2ec>)
 80071a4:	f002 fe70 	bl	8009e88 <__assert_func>
 80071a8:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80071ac:	6005      	str	r5, [r0, #0]
 80071ae:	60c5      	str	r5, [r0, #12]
 80071b0:	69e3      	ldr	r3, [r4, #28]
 80071b2:	6819      	ldr	r1, [r3, #0]
 80071b4:	b151      	cbz	r1, 80071cc <_dtoa_r+0x5c>
 80071b6:	685a      	ldr	r2, [r3, #4]
 80071b8:	604a      	str	r2, [r1, #4]
 80071ba:	2301      	movs	r3, #1
 80071bc:	4093      	lsls	r3, r2
 80071be:	608b      	str	r3, [r1, #8]
 80071c0:	4620      	mov	r0, r4
 80071c2:	f000 ff07 	bl	8007fd4 <_Bfree>
 80071c6:	69e3      	ldr	r3, [r4, #28]
 80071c8:	2200      	movs	r2, #0
 80071ca:	601a      	str	r2, [r3, #0]
 80071cc:	1e3b      	subs	r3, r7, #0
 80071ce:	bfbb      	ittet	lt
 80071d0:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80071d4:	9303      	strlt	r3, [sp, #12]
 80071d6:	2300      	movge	r3, #0
 80071d8:	2201      	movlt	r2, #1
 80071da:	bfac      	ite	ge
 80071dc:	f8c8 3000 	strge.w	r3, [r8]
 80071e0:	f8c8 2000 	strlt.w	r2, [r8]
 80071e4:	4b9e      	ldr	r3, [pc, #632]	; (8007460 <_dtoa_r+0x2f0>)
 80071e6:	f8dd 800c 	ldr.w	r8, [sp, #12]
 80071ea:	ea33 0308 	bics.w	r3, r3, r8
 80071ee:	d11b      	bne.n	8007228 <_dtoa_r+0xb8>
 80071f0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80071f2:	f242 730f 	movw	r3, #9999	; 0x270f
 80071f6:	6013      	str	r3, [r2, #0]
 80071f8:	f3c8 0313 	ubfx	r3, r8, #0, #20
 80071fc:	4333      	orrs	r3, r6
 80071fe:	f000 8593 	beq.w	8007d28 <_dtoa_r+0xbb8>
 8007202:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007204:	b963      	cbnz	r3, 8007220 <_dtoa_r+0xb0>
 8007206:	4b97      	ldr	r3, [pc, #604]	; (8007464 <_dtoa_r+0x2f4>)
 8007208:	e027      	b.n	800725a <_dtoa_r+0xea>
 800720a:	4b97      	ldr	r3, [pc, #604]	; (8007468 <_dtoa_r+0x2f8>)
 800720c:	9300      	str	r3, [sp, #0]
 800720e:	3308      	adds	r3, #8
 8007210:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8007212:	6013      	str	r3, [r2, #0]
 8007214:	9800      	ldr	r0, [sp, #0]
 8007216:	b013      	add	sp, #76	; 0x4c
 8007218:	ecbd 8b04 	vpop	{d8-d9}
 800721c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007220:	4b90      	ldr	r3, [pc, #576]	; (8007464 <_dtoa_r+0x2f4>)
 8007222:	9300      	str	r3, [sp, #0]
 8007224:	3303      	adds	r3, #3
 8007226:	e7f3      	b.n	8007210 <_dtoa_r+0xa0>
 8007228:	ed9d 7b02 	vldr	d7, [sp, #8]
 800722c:	2200      	movs	r2, #0
 800722e:	ec51 0b17 	vmov	r0, r1, d7
 8007232:	eeb0 8a47 	vmov.f32	s16, s14
 8007236:	eef0 8a67 	vmov.f32	s17, s15
 800723a:	2300      	movs	r3, #0
 800723c:	f7f9 fc6c 	bl	8000b18 <__aeabi_dcmpeq>
 8007240:	4681      	mov	r9, r0
 8007242:	b160      	cbz	r0, 800725e <_dtoa_r+0xee>
 8007244:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007246:	2301      	movs	r3, #1
 8007248:	6013      	str	r3, [r2, #0]
 800724a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800724c:	2b00      	cmp	r3, #0
 800724e:	f000 8568 	beq.w	8007d22 <_dtoa_r+0xbb2>
 8007252:	4b86      	ldr	r3, [pc, #536]	; (800746c <_dtoa_r+0x2fc>)
 8007254:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8007256:	6013      	str	r3, [r2, #0]
 8007258:	3b01      	subs	r3, #1
 800725a:	9300      	str	r3, [sp, #0]
 800725c:	e7da      	b.n	8007214 <_dtoa_r+0xa4>
 800725e:	aa10      	add	r2, sp, #64	; 0x40
 8007260:	a911      	add	r1, sp, #68	; 0x44
 8007262:	4620      	mov	r0, r4
 8007264:	eeb0 0a48 	vmov.f32	s0, s16
 8007268:	eef0 0a68 	vmov.f32	s1, s17
 800726c:	f001 fa4e 	bl	800870c <__d2b>
 8007270:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8007274:	4682      	mov	sl, r0
 8007276:	2d00      	cmp	r5, #0
 8007278:	d07f      	beq.n	800737a <_dtoa_r+0x20a>
 800727a:	ee18 3a90 	vmov	r3, s17
 800727e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007282:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8007286:	ec51 0b18 	vmov	r0, r1, d8
 800728a:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800728e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8007292:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8007296:	4619      	mov	r1, r3
 8007298:	2200      	movs	r2, #0
 800729a:	4b75      	ldr	r3, [pc, #468]	; (8007470 <_dtoa_r+0x300>)
 800729c:	f7f9 f81c 	bl	80002d8 <__aeabi_dsub>
 80072a0:	a367      	add	r3, pc, #412	; (adr r3, 8007440 <_dtoa_r+0x2d0>)
 80072a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072a6:	f7f9 f9cf 	bl	8000648 <__aeabi_dmul>
 80072aa:	a367      	add	r3, pc, #412	; (adr r3, 8007448 <_dtoa_r+0x2d8>)
 80072ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072b0:	f7f9 f814 	bl	80002dc <__adddf3>
 80072b4:	4606      	mov	r6, r0
 80072b6:	4628      	mov	r0, r5
 80072b8:	460f      	mov	r7, r1
 80072ba:	f7f9 f95b 	bl	8000574 <__aeabi_i2d>
 80072be:	a364      	add	r3, pc, #400	; (adr r3, 8007450 <_dtoa_r+0x2e0>)
 80072c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072c4:	f7f9 f9c0 	bl	8000648 <__aeabi_dmul>
 80072c8:	4602      	mov	r2, r0
 80072ca:	460b      	mov	r3, r1
 80072cc:	4630      	mov	r0, r6
 80072ce:	4639      	mov	r1, r7
 80072d0:	f7f9 f804 	bl	80002dc <__adddf3>
 80072d4:	4606      	mov	r6, r0
 80072d6:	460f      	mov	r7, r1
 80072d8:	f7f9 fc66 	bl	8000ba8 <__aeabi_d2iz>
 80072dc:	2200      	movs	r2, #0
 80072de:	4683      	mov	fp, r0
 80072e0:	2300      	movs	r3, #0
 80072e2:	4630      	mov	r0, r6
 80072e4:	4639      	mov	r1, r7
 80072e6:	f7f9 fc21 	bl	8000b2c <__aeabi_dcmplt>
 80072ea:	b148      	cbz	r0, 8007300 <_dtoa_r+0x190>
 80072ec:	4658      	mov	r0, fp
 80072ee:	f7f9 f941 	bl	8000574 <__aeabi_i2d>
 80072f2:	4632      	mov	r2, r6
 80072f4:	463b      	mov	r3, r7
 80072f6:	f7f9 fc0f 	bl	8000b18 <__aeabi_dcmpeq>
 80072fa:	b908      	cbnz	r0, 8007300 <_dtoa_r+0x190>
 80072fc:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007300:	f1bb 0f16 	cmp.w	fp, #22
 8007304:	d857      	bhi.n	80073b6 <_dtoa_r+0x246>
 8007306:	4b5b      	ldr	r3, [pc, #364]	; (8007474 <_dtoa_r+0x304>)
 8007308:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800730c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007310:	ec51 0b18 	vmov	r0, r1, d8
 8007314:	f7f9 fc0a 	bl	8000b2c <__aeabi_dcmplt>
 8007318:	2800      	cmp	r0, #0
 800731a:	d04e      	beq.n	80073ba <_dtoa_r+0x24a>
 800731c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007320:	2300      	movs	r3, #0
 8007322:	930c      	str	r3, [sp, #48]	; 0x30
 8007324:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007326:	1b5b      	subs	r3, r3, r5
 8007328:	1e5a      	subs	r2, r3, #1
 800732a:	bf45      	ittet	mi
 800732c:	f1c3 0301 	rsbmi	r3, r3, #1
 8007330:	9305      	strmi	r3, [sp, #20]
 8007332:	2300      	movpl	r3, #0
 8007334:	2300      	movmi	r3, #0
 8007336:	9206      	str	r2, [sp, #24]
 8007338:	bf54      	ite	pl
 800733a:	9305      	strpl	r3, [sp, #20]
 800733c:	9306      	strmi	r3, [sp, #24]
 800733e:	f1bb 0f00 	cmp.w	fp, #0
 8007342:	db3c      	blt.n	80073be <_dtoa_r+0x24e>
 8007344:	9b06      	ldr	r3, [sp, #24]
 8007346:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800734a:	445b      	add	r3, fp
 800734c:	9306      	str	r3, [sp, #24]
 800734e:	2300      	movs	r3, #0
 8007350:	9308      	str	r3, [sp, #32]
 8007352:	9b07      	ldr	r3, [sp, #28]
 8007354:	2b09      	cmp	r3, #9
 8007356:	d868      	bhi.n	800742a <_dtoa_r+0x2ba>
 8007358:	2b05      	cmp	r3, #5
 800735a:	bfc4      	itt	gt
 800735c:	3b04      	subgt	r3, #4
 800735e:	9307      	strgt	r3, [sp, #28]
 8007360:	9b07      	ldr	r3, [sp, #28]
 8007362:	f1a3 0302 	sub.w	r3, r3, #2
 8007366:	bfcc      	ite	gt
 8007368:	2500      	movgt	r5, #0
 800736a:	2501      	movle	r5, #1
 800736c:	2b03      	cmp	r3, #3
 800736e:	f200 8085 	bhi.w	800747c <_dtoa_r+0x30c>
 8007372:	e8df f003 	tbb	[pc, r3]
 8007376:	3b2e      	.short	0x3b2e
 8007378:	5839      	.short	0x5839
 800737a:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800737e:	441d      	add	r5, r3
 8007380:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8007384:	2b20      	cmp	r3, #32
 8007386:	bfc1      	itttt	gt
 8007388:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800738c:	fa08 f803 	lslgt.w	r8, r8, r3
 8007390:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 8007394:	fa26 f303 	lsrgt.w	r3, r6, r3
 8007398:	bfd6      	itet	le
 800739a:	f1c3 0320 	rsble	r3, r3, #32
 800739e:	ea48 0003 	orrgt.w	r0, r8, r3
 80073a2:	fa06 f003 	lslle.w	r0, r6, r3
 80073a6:	f7f9 f8d5 	bl	8000554 <__aeabi_ui2d>
 80073aa:	2201      	movs	r2, #1
 80073ac:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 80073b0:	3d01      	subs	r5, #1
 80073b2:	920e      	str	r2, [sp, #56]	; 0x38
 80073b4:	e76f      	b.n	8007296 <_dtoa_r+0x126>
 80073b6:	2301      	movs	r3, #1
 80073b8:	e7b3      	b.n	8007322 <_dtoa_r+0x1b2>
 80073ba:	900c      	str	r0, [sp, #48]	; 0x30
 80073bc:	e7b2      	b.n	8007324 <_dtoa_r+0x1b4>
 80073be:	9b05      	ldr	r3, [sp, #20]
 80073c0:	eba3 030b 	sub.w	r3, r3, fp
 80073c4:	9305      	str	r3, [sp, #20]
 80073c6:	f1cb 0300 	rsb	r3, fp, #0
 80073ca:	9308      	str	r3, [sp, #32]
 80073cc:	2300      	movs	r3, #0
 80073ce:	930b      	str	r3, [sp, #44]	; 0x2c
 80073d0:	e7bf      	b.n	8007352 <_dtoa_r+0x1e2>
 80073d2:	2300      	movs	r3, #0
 80073d4:	9309      	str	r3, [sp, #36]	; 0x24
 80073d6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80073d8:	2b00      	cmp	r3, #0
 80073da:	dc52      	bgt.n	8007482 <_dtoa_r+0x312>
 80073dc:	2301      	movs	r3, #1
 80073de:	9301      	str	r3, [sp, #4]
 80073e0:	9304      	str	r3, [sp, #16]
 80073e2:	461a      	mov	r2, r3
 80073e4:	920a      	str	r2, [sp, #40]	; 0x28
 80073e6:	e00b      	b.n	8007400 <_dtoa_r+0x290>
 80073e8:	2301      	movs	r3, #1
 80073ea:	e7f3      	b.n	80073d4 <_dtoa_r+0x264>
 80073ec:	2300      	movs	r3, #0
 80073ee:	9309      	str	r3, [sp, #36]	; 0x24
 80073f0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80073f2:	445b      	add	r3, fp
 80073f4:	9301      	str	r3, [sp, #4]
 80073f6:	3301      	adds	r3, #1
 80073f8:	2b01      	cmp	r3, #1
 80073fa:	9304      	str	r3, [sp, #16]
 80073fc:	bfb8      	it	lt
 80073fe:	2301      	movlt	r3, #1
 8007400:	69e0      	ldr	r0, [r4, #28]
 8007402:	2100      	movs	r1, #0
 8007404:	2204      	movs	r2, #4
 8007406:	f102 0614 	add.w	r6, r2, #20
 800740a:	429e      	cmp	r6, r3
 800740c:	d93d      	bls.n	800748a <_dtoa_r+0x31a>
 800740e:	6041      	str	r1, [r0, #4]
 8007410:	4620      	mov	r0, r4
 8007412:	f000 fd9f 	bl	8007f54 <_Balloc>
 8007416:	9000      	str	r0, [sp, #0]
 8007418:	2800      	cmp	r0, #0
 800741a:	d139      	bne.n	8007490 <_dtoa_r+0x320>
 800741c:	4b16      	ldr	r3, [pc, #88]	; (8007478 <_dtoa_r+0x308>)
 800741e:	4602      	mov	r2, r0
 8007420:	f240 11af 	movw	r1, #431	; 0x1af
 8007424:	e6bd      	b.n	80071a2 <_dtoa_r+0x32>
 8007426:	2301      	movs	r3, #1
 8007428:	e7e1      	b.n	80073ee <_dtoa_r+0x27e>
 800742a:	2501      	movs	r5, #1
 800742c:	2300      	movs	r3, #0
 800742e:	9307      	str	r3, [sp, #28]
 8007430:	9509      	str	r5, [sp, #36]	; 0x24
 8007432:	f04f 33ff 	mov.w	r3, #4294967295
 8007436:	9301      	str	r3, [sp, #4]
 8007438:	9304      	str	r3, [sp, #16]
 800743a:	2200      	movs	r2, #0
 800743c:	2312      	movs	r3, #18
 800743e:	e7d1      	b.n	80073e4 <_dtoa_r+0x274>
 8007440:	636f4361 	.word	0x636f4361
 8007444:	3fd287a7 	.word	0x3fd287a7
 8007448:	8b60c8b3 	.word	0x8b60c8b3
 800744c:	3fc68a28 	.word	0x3fc68a28
 8007450:	509f79fb 	.word	0x509f79fb
 8007454:	3fd34413 	.word	0x3fd34413
 8007458:	0800b6ee 	.word	0x0800b6ee
 800745c:	0800b705 	.word	0x0800b705
 8007460:	7ff00000 	.word	0x7ff00000
 8007464:	0800b6ea 	.word	0x0800b6ea
 8007468:	0800b6e1 	.word	0x0800b6e1
 800746c:	0800b6b9 	.word	0x0800b6b9
 8007470:	3ff80000 	.word	0x3ff80000
 8007474:	0800b7f0 	.word	0x0800b7f0
 8007478:	0800b75d 	.word	0x0800b75d
 800747c:	2301      	movs	r3, #1
 800747e:	9309      	str	r3, [sp, #36]	; 0x24
 8007480:	e7d7      	b.n	8007432 <_dtoa_r+0x2c2>
 8007482:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007484:	9301      	str	r3, [sp, #4]
 8007486:	9304      	str	r3, [sp, #16]
 8007488:	e7ba      	b.n	8007400 <_dtoa_r+0x290>
 800748a:	3101      	adds	r1, #1
 800748c:	0052      	lsls	r2, r2, #1
 800748e:	e7ba      	b.n	8007406 <_dtoa_r+0x296>
 8007490:	69e3      	ldr	r3, [r4, #28]
 8007492:	9a00      	ldr	r2, [sp, #0]
 8007494:	601a      	str	r2, [r3, #0]
 8007496:	9b04      	ldr	r3, [sp, #16]
 8007498:	2b0e      	cmp	r3, #14
 800749a:	f200 80a8 	bhi.w	80075ee <_dtoa_r+0x47e>
 800749e:	2d00      	cmp	r5, #0
 80074a0:	f000 80a5 	beq.w	80075ee <_dtoa_r+0x47e>
 80074a4:	f1bb 0f00 	cmp.w	fp, #0
 80074a8:	dd38      	ble.n	800751c <_dtoa_r+0x3ac>
 80074aa:	4bc0      	ldr	r3, [pc, #768]	; (80077ac <_dtoa_r+0x63c>)
 80074ac:	f00b 020f 	and.w	r2, fp, #15
 80074b0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80074b4:	f41b 7f80 	tst.w	fp, #256	; 0x100
 80074b8:	e9d3 6700 	ldrd	r6, r7, [r3]
 80074bc:	ea4f 182b 	mov.w	r8, fp, asr #4
 80074c0:	d019      	beq.n	80074f6 <_dtoa_r+0x386>
 80074c2:	4bbb      	ldr	r3, [pc, #748]	; (80077b0 <_dtoa_r+0x640>)
 80074c4:	ec51 0b18 	vmov	r0, r1, d8
 80074c8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80074cc:	f7f9 f9e6 	bl	800089c <__aeabi_ddiv>
 80074d0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80074d4:	f008 080f 	and.w	r8, r8, #15
 80074d8:	2503      	movs	r5, #3
 80074da:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 80077b0 <_dtoa_r+0x640>
 80074de:	f1b8 0f00 	cmp.w	r8, #0
 80074e2:	d10a      	bne.n	80074fa <_dtoa_r+0x38a>
 80074e4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80074e8:	4632      	mov	r2, r6
 80074ea:	463b      	mov	r3, r7
 80074ec:	f7f9 f9d6 	bl	800089c <__aeabi_ddiv>
 80074f0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80074f4:	e02b      	b.n	800754e <_dtoa_r+0x3de>
 80074f6:	2502      	movs	r5, #2
 80074f8:	e7ef      	b.n	80074da <_dtoa_r+0x36a>
 80074fa:	f018 0f01 	tst.w	r8, #1
 80074fe:	d008      	beq.n	8007512 <_dtoa_r+0x3a2>
 8007500:	4630      	mov	r0, r6
 8007502:	4639      	mov	r1, r7
 8007504:	e9d9 2300 	ldrd	r2, r3, [r9]
 8007508:	f7f9 f89e 	bl	8000648 <__aeabi_dmul>
 800750c:	3501      	adds	r5, #1
 800750e:	4606      	mov	r6, r0
 8007510:	460f      	mov	r7, r1
 8007512:	ea4f 0868 	mov.w	r8, r8, asr #1
 8007516:	f109 0908 	add.w	r9, r9, #8
 800751a:	e7e0      	b.n	80074de <_dtoa_r+0x36e>
 800751c:	f000 809f 	beq.w	800765e <_dtoa_r+0x4ee>
 8007520:	f1cb 0600 	rsb	r6, fp, #0
 8007524:	4ba1      	ldr	r3, [pc, #644]	; (80077ac <_dtoa_r+0x63c>)
 8007526:	4fa2      	ldr	r7, [pc, #648]	; (80077b0 <_dtoa_r+0x640>)
 8007528:	f006 020f 	and.w	r2, r6, #15
 800752c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007530:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007534:	ec51 0b18 	vmov	r0, r1, d8
 8007538:	f7f9 f886 	bl	8000648 <__aeabi_dmul>
 800753c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007540:	1136      	asrs	r6, r6, #4
 8007542:	2300      	movs	r3, #0
 8007544:	2502      	movs	r5, #2
 8007546:	2e00      	cmp	r6, #0
 8007548:	d17e      	bne.n	8007648 <_dtoa_r+0x4d8>
 800754a:	2b00      	cmp	r3, #0
 800754c:	d1d0      	bne.n	80074f0 <_dtoa_r+0x380>
 800754e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007550:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8007554:	2b00      	cmp	r3, #0
 8007556:	f000 8084 	beq.w	8007662 <_dtoa_r+0x4f2>
 800755a:	4b96      	ldr	r3, [pc, #600]	; (80077b4 <_dtoa_r+0x644>)
 800755c:	2200      	movs	r2, #0
 800755e:	4640      	mov	r0, r8
 8007560:	4649      	mov	r1, r9
 8007562:	f7f9 fae3 	bl	8000b2c <__aeabi_dcmplt>
 8007566:	2800      	cmp	r0, #0
 8007568:	d07b      	beq.n	8007662 <_dtoa_r+0x4f2>
 800756a:	9b04      	ldr	r3, [sp, #16]
 800756c:	2b00      	cmp	r3, #0
 800756e:	d078      	beq.n	8007662 <_dtoa_r+0x4f2>
 8007570:	9b01      	ldr	r3, [sp, #4]
 8007572:	2b00      	cmp	r3, #0
 8007574:	dd39      	ble.n	80075ea <_dtoa_r+0x47a>
 8007576:	4b90      	ldr	r3, [pc, #576]	; (80077b8 <_dtoa_r+0x648>)
 8007578:	2200      	movs	r2, #0
 800757a:	4640      	mov	r0, r8
 800757c:	4649      	mov	r1, r9
 800757e:	f7f9 f863 	bl	8000648 <__aeabi_dmul>
 8007582:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007586:	9e01      	ldr	r6, [sp, #4]
 8007588:	f10b 37ff 	add.w	r7, fp, #4294967295
 800758c:	3501      	adds	r5, #1
 800758e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8007592:	4628      	mov	r0, r5
 8007594:	f7f8 ffee 	bl	8000574 <__aeabi_i2d>
 8007598:	4642      	mov	r2, r8
 800759a:	464b      	mov	r3, r9
 800759c:	f7f9 f854 	bl	8000648 <__aeabi_dmul>
 80075a0:	4b86      	ldr	r3, [pc, #536]	; (80077bc <_dtoa_r+0x64c>)
 80075a2:	2200      	movs	r2, #0
 80075a4:	f7f8 fe9a 	bl	80002dc <__adddf3>
 80075a8:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 80075ac:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80075b0:	9303      	str	r3, [sp, #12]
 80075b2:	2e00      	cmp	r6, #0
 80075b4:	d158      	bne.n	8007668 <_dtoa_r+0x4f8>
 80075b6:	4b82      	ldr	r3, [pc, #520]	; (80077c0 <_dtoa_r+0x650>)
 80075b8:	2200      	movs	r2, #0
 80075ba:	4640      	mov	r0, r8
 80075bc:	4649      	mov	r1, r9
 80075be:	f7f8 fe8b 	bl	80002d8 <__aeabi_dsub>
 80075c2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80075c6:	4680      	mov	r8, r0
 80075c8:	4689      	mov	r9, r1
 80075ca:	f7f9 facd 	bl	8000b68 <__aeabi_dcmpgt>
 80075ce:	2800      	cmp	r0, #0
 80075d0:	f040 8296 	bne.w	8007b00 <_dtoa_r+0x990>
 80075d4:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 80075d8:	4640      	mov	r0, r8
 80075da:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80075de:	4649      	mov	r1, r9
 80075e0:	f7f9 faa4 	bl	8000b2c <__aeabi_dcmplt>
 80075e4:	2800      	cmp	r0, #0
 80075e6:	f040 8289 	bne.w	8007afc <_dtoa_r+0x98c>
 80075ea:	ed8d 8b02 	vstr	d8, [sp, #8]
 80075ee:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80075f0:	2b00      	cmp	r3, #0
 80075f2:	f2c0 814e 	blt.w	8007892 <_dtoa_r+0x722>
 80075f6:	f1bb 0f0e 	cmp.w	fp, #14
 80075fa:	f300 814a 	bgt.w	8007892 <_dtoa_r+0x722>
 80075fe:	4b6b      	ldr	r3, [pc, #428]	; (80077ac <_dtoa_r+0x63c>)
 8007600:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8007604:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007608:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800760a:	2b00      	cmp	r3, #0
 800760c:	f280 80dc 	bge.w	80077c8 <_dtoa_r+0x658>
 8007610:	9b04      	ldr	r3, [sp, #16]
 8007612:	2b00      	cmp	r3, #0
 8007614:	f300 80d8 	bgt.w	80077c8 <_dtoa_r+0x658>
 8007618:	f040 826f 	bne.w	8007afa <_dtoa_r+0x98a>
 800761c:	4b68      	ldr	r3, [pc, #416]	; (80077c0 <_dtoa_r+0x650>)
 800761e:	2200      	movs	r2, #0
 8007620:	4640      	mov	r0, r8
 8007622:	4649      	mov	r1, r9
 8007624:	f7f9 f810 	bl	8000648 <__aeabi_dmul>
 8007628:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800762c:	f7f9 fa92 	bl	8000b54 <__aeabi_dcmpge>
 8007630:	9e04      	ldr	r6, [sp, #16]
 8007632:	4637      	mov	r7, r6
 8007634:	2800      	cmp	r0, #0
 8007636:	f040 8245 	bne.w	8007ac4 <_dtoa_r+0x954>
 800763a:	9d00      	ldr	r5, [sp, #0]
 800763c:	2331      	movs	r3, #49	; 0x31
 800763e:	f805 3b01 	strb.w	r3, [r5], #1
 8007642:	f10b 0b01 	add.w	fp, fp, #1
 8007646:	e241      	b.n	8007acc <_dtoa_r+0x95c>
 8007648:	07f2      	lsls	r2, r6, #31
 800764a:	d505      	bpl.n	8007658 <_dtoa_r+0x4e8>
 800764c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007650:	f7f8 fffa 	bl	8000648 <__aeabi_dmul>
 8007654:	3501      	adds	r5, #1
 8007656:	2301      	movs	r3, #1
 8007658:	1076      	asrs	r6, r6, #1
 800765a:	3708      	adds	r7, #8
 800765c:	e773      	b.n	8007546 <_dtoa_r+0x3d6>
 800765e:	2502      	movs	r5, #2
 8007660:	e775      	b.n	800754e <_dtoa_r+0x3de>
 8007662:	9e04      	ldr	r6, [sp, #16]
 8007664:	465f      	mov	r7, fp
 8007666:	e792      	b.n	800758e <_dtoa_r+0x41e>
 8007668:	9900      	ldr	r1, [sp, #0]
 800766a:	4b50      	ldr	r3, [pc, #320]	; (80077ac <_dtoa_r+0x63c>)
 800766c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007670:	4431      	add	r1, r6
 8007672:	9102      	str	r1, [sp, #8]
 8007674:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007676:	eeb0 9a47 	vmov.f32	s18, s14
 800767a:	eef0 9a67 	vmov.f32	s19, s15
 800767e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8007682:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007686:	2900      	cmp	r1, #0
 8007688:	d044      	beq.n	8007714 <_dtoa_r+0x5a4>
 800768a:	494e      	ldr	r1, [pc, #312]	; (80077c4 <_dtoa_r+0x654>)
 800768c:	2000      	movs	r0, #0
 800768e:	f7f9 f905 	bl	800089c <__aeabi_ddiv>
 8007692:	ec53 2b19 	vmov	r2, r3, d9
 8007696:	f7f8 fe1f 	bl	80002d8 <__aeabi_dsub>
 800769a:	9d00      	ldr	r5, [sp, #0]
 800769c:	ec41 0b19 	vmov	d9, r0, r1
 80076a0:	4649      	mov	r1, r9
 80076a2:	4640      	mov	r0, r8
 80076a4:	f7f9 fa80 	bl	8000ba8 <__aeabi_d2iz>
 80076a8:	4606      	mov	r6, r0
 80076aa:	f7f8 ff63 	bl	8000574 <__aeabi_i2d>
 80076ae:	4602      	mov	r2, r0
 80076b0:	460b      	mov	r3, r1
 80076b2:	4640      	mov	r0, r8
 80076b4:	4649      	mov	r1, r9
 80076b6:	f7f8 fe0f 	bl	80002d8 <__aeabi_dsub>
 80076ba:	3630      	adds	r6, #48	; 0x30
 80076bc:	f805 6b01 	strb.w	r6, [r5], #1
 80076c0:	ec53 2b19 	vmov	r2, r3, d9
 80076c4:	4680      	mov	r8, r0
 80076c6:	4689      	mov	r9, r1
 80076c8:	f7f9 fa30 	bl	8000b2c <__aeabi_dcmplt>
 80076cc:	2800      	cmp	r0, #0
 80076ce:	d164      	bne.n	800779a <_dtoa_r+0x62a>
 80076d0:	4642      	mov	r2, r8
 80076d2:	464b      	mov	r3, r9
 80076d4:	4937      	ldr	r1, [pc, #220]	; (80077b4 <_dtoa_r+0x644>)
 80076d6:	2000      	movs	r0, #0
 80076d8:	f7f8 fdfe 	bl	80002d8 <__aeabi_dsub>
 80076dc:	ec53 2b19 	vmov	r2, r3, d9
 80076e0:	f7f9 fa24 	bl	8000b2c <__aeabi_dcmplt>
 80076e4:	2800      	cmp	r0, #0
 80076e6:	f040 80b6 	bne.w	8007856 <_dtoa_r+0x6e6>
 80076ea:	9b02      	ldr	r3, [sp, #8]
 80076ec:	429d      	cmp	r5, r3
 80076ee:	f43f af7c 	beq.w	80075ea <_dtoa_r+0x47a>
 80076f2:	4b31      	ldr	r3, [pc, #196]	; (80077b8 <_dtoa_r+0x648>)
 80076f4:	ec51 0b19 	vmov	r0, r1, d9
 80076f8:	2200      	movs	r2, #0
 80076fa:	f7f8 ffa5 	bl	8000648 <__aeabi_dmul>
 80076fe:	4b2e      	ldr	r3, [pc, #184]	; (80077b8 <_dtoa_r+0x648>)
 8007700:	ec41 0b19 	vmov	d9, r0, r1
 8007704:	2200      	movs	r2, #0
 8007706:	4640      	mov	r0, r8
 8007708:	4649      	mov	r1, r9
 800770a:	f7f8 ff9d 	bl	8000648 <__aeabi_dmul>
 800770e:	4680      	mov	r8, r0
 8007710:	4689      	mov	r9, r1
 8007712:	e7c5      	b.n	80076a0 <_dtoa_r+0x530>
 8007714:	ec51 0b17 	vmov	r0, r1, d7
 8007718:	f7f8 ff96 	bl	8000648 <__aeabi_dmul>
 800771c:	9b02      	ldr	r3, [sp, #8]
 800771e:	9d00      	ldr	r5, [sp, #0]
 8007720:	930f      	str	r3, [sp, #60]	; 0x3c
 8007722:	ec41 0b19 	vmov	d9, r0, r1
 8007726:	4649      	mov	r1, r9
 8007728:	4640      	mov	r0, r8
 800772a:	f7f9 fa3d 	bl	8000ba8 <__aeabi_d2iz>
 800772e:	4606      	mov	r6, r0
 8007730:	f7f8 ff20 	bl	8000574 <__aeabi_i2d>
 8007734:	3630      	adds	r6, #48	; 0x30
 8007736:	4602      	mov	r2, r0
 8007738:	460b      	mov	r3, r1
 800773a:	4640      	mov	r0, r8
 800773c:	4649      	mov	r1, r9
 800773e:	f7f8 fdcb 	bl	80002d8 <__aeabi_dsub>
 8007742:	f805 6b01 	strb.w	r6, [r5], #1
 8007746:	9b02      	ldr	r3, [sp, #8]
 8007748:	429d      	cmp	r5, r3
 800774a:	4680      	mov	r8, r0
 800774c:	4689      	mov	r9, r1
 800774e:	f04f 0200 	mov.w	r2, #0
 8007752:	d124      	bne.n	800779e <_dtoa_r+0x62e>
 8007754:	4b1b      	ldr	r3, [pc, #108]	; (80077c4 <_dtoa_r+0x654>)
 8007756:	ec51 0b19 	vmov	r0, r1, d9
 800775a:	f7f8 fdbf 	bl	80002dc <__adddf3>
 800775e:	4602      	mov	r2, r0
 8007760:	460b      	mov	r3, r1
 8007762:	4640      	mov	r0, r8
 8007764:	4649      	mov	r1, r9
 8007766:	f7f9 f9ff 	bl	8000b68 <__aeabi_dcmpgt>
 800776a:	2800      	cmp	r0, #0
 800776c:	d173      	bne.n	8007856 <_dtoa_r+0x6e6>
 800776e:	ec53 2b19 	vmov	r2, r3, d9
 8007772:	4914      	ldr	r1, [pc, #80]	; (80077c4 <_dtoa_r+0x654>)
 8007774:	2000      	movs	r0, #0
 8007776:	f7f8 fdaf 	bl	80002d8 <__aeabi_dsub>
 800777a:	4602      	mov	r2, r0
 800777c:	460b      	mov	r3, r1
 800777e:	4640      	mov	r0, r8
 8007780:	4649      	mov	r1, r9
 8007782:	f7f9 f9d3 	bl	8000b2c <__aeabi_dcmplt>
 8007786:	2800      	cmp	r0, #0
 8007788:	f43f af2f 	beq.w	80075ea <_dtoa_r+0x47a>
 800778c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800778e:	1e6b      	subs	r3, r5, #1
 8007790:	930f      	str	r3, [sp, #60]	; 0x3c
 8007792:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007796:	2b30      	cmp	r3, #48	; 0x30
 8007798:	d0f8      	beq.n	800778c <_dtoa_r+0x61c>
 800779a:	46bb      	mov	fp, r7
 800779c:	e04a      	b.n	8007834 <_dtoa_r+0x6c4>
 800779e:	4b06      	ldr	r3, [pc, #24]	; (80077b8 <_dtoa_r+0x648>)
 80077a0:	f7f8 ff52 	bl	8000648 <__aeabi_dmul>
 80077a4:	4680      	mov	r8, r0
 80077a6:	4689      	mov	r9, r1
 80077a8:	e7bd      	b.n	8007726 <_dtoa_r+0x5b6>
 80077aa:	bf00      	nop
 80077ac:	0800b7f0 	.word	0x0800b7f0
 80077b0:	0800b7c8 	.word	0x0800b7c8
 80077b4:	3ff00000 	.word	0x3ff00000
 80077b8:	40240000 	.word	0x40240000
 80077bc:	401c0000 	.word	0x401c0000
 80077c0:	40140000 	.word	0x40140000
 80077c4:	3fe00000 	.word	0x3fe00000
 80077c8:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80077cc:	9d00      	ldr	r5, [sp, #0]
 80077ce:	4642      	mov	r2, r8
 80077d0:	464b      	mov	r3, r9
 80077d2:	4630      	mov	r0, r6
 80077d4:	4639      	mov	r1, r7
 80077d6:	f7f9 f861 	bl	800089c <__aeabi_ddiv>
 80077da:	f7f9 f9e5 	bl	8000ba8 <__aeabi_d2iz>
 80077de:	9001      	str	r0, [sp, #4]
 80077e0:	f7f8 fec8 	bl	8000574 <__aeabi_i2d>
 80077e4:	4642      	mov	r2, r8
 80077e6:	464b      	mov	r3, r9
 80077e8:	f7f8 ff2e 	bl	8000648 <__aeabi_dmul>
 80077ec:	4602      	mov	r2, r0
 80077ee:	460b      	mov	r3, r1
 80077f0:	4630      	mov	r0, r6
 80077f2:	4639      	mov	r1, r7
 80077f4:	f7f8 fd70 	bl	80002d8 <__aeabi_dsub>
 80077f8:	9e01      	ldr	r6, [sp, #4]
 80077fa:	9f04      	ldr	r7, [sp, #16]
 80077fc:	3630      	adds	r6, #48	; 0x30
 80077fe:	f805 6b01 	strb.w	r6, [r5], #1
 8007802:	9e00      	ldr	r6, [sp, #0]
 8007804:	1bae      	subs	r6, r5, r6
 8007806:	42b7      	cmp	r7, r6
 8007808:	4602      	mov	r2, r0
 800780a:	460b      	mov	r3, r1
 800780c:	d134      	bne.n	8007878 <_dtoa_r+0x708>
 800780e:	f7f8 fd65 	bl	80002dc <__adddf3>
 8007812:	4642      	mov	r2, r8
 8007814:	464b      	mov	r3, r9
 8007816:	4606      	mov	r6, r0
 8007818:	460f      	mov	r7, r1
 800781a:	f7f9 f9a5 	bl	8000b68 <__aeabi_dcmpgt>
 800781e:	b9c8      	cbnz	r0, 8007854 <_dtoa_r+0x6e4>
 8007820:	4642      	mov	r2, r8
 8007822:	464b      	mov	r3, r9
 8007824:	4630      	mov	r0, r6
 8007826:	4639      	mov	r1, r7
 8007828:	f7f9 f976 	bl	8000b18 <__aeabi_dcmpeq>
 800782c:	b110      	cbz	r0, 8007834 <_dtoa_r+0x6c4>
 800782e:	9b01      	ldr	r3, [sp, #4]
 8007830:	07db      	lsls	r3, r3, #31
 8007832:	d40f      	bmi.n	8007854 <_dtoa_r+0x6e4>
 8007834:	4651      	mov	r1, sl
 8007836:	4620      	mov	r0, r4
 8007838:	f000 fbcc 	bl	8007fd4 <_Bfree>
 800783c:	2300      	movs	r3, #0
 800783e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007840:	702b      	strb	r3, [r5, #0]
 8007842:	f10b 0301 	add.w	r3, fp, #1
 8007846:	6013      	str	r3, [r2, #0]
 8007848:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800784a:	2b00      	cmp	r3, #0
 800784c:	f43f ace2 	beq.w	8007214 <_dtoa_r+0xa4>
 8007850:	601d      	str	r5, [r3, #0]
 8007852:	e4df      	b.n	8007214 <_dtoa_r+0xa4>
 8007854:	465f      	mov	r7, fp
 8007856:	462b      	mov	r3, r5
 8007858:	461d      	mov	r5, r3
 800785a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800785e:	2a39      	cmp	r2, #57	; 0x39
 8007860:	d106      	bne.n	8007870 <_dtoa_r+0x700>
 8007862:	9a00      	ldr	r2, [sp, #0]
 8007864:	429a      	cmp	r2, r3
 8007866:	d1f7      	bne.n	8007858 <_dtoa_r+0x6e8>
 8007868:	9900      	ldr	r1, [sp, #0]
 800786a:	2230      	movs	r2, #48	; 0x30
 800786c:	3701      	adds	r7, #1
 800786e:	700a      	strb	r2, [r1, #0]
 8007870:	781a      	ldrb	r2, [r3, #0]
 8007872:	3201      	adds	r2, #1
 8007874:	701a      	strb	r2, [r3, #0]
 8007876:	e790      	b.n	800779a <_dtoa_r+0x62a>
 8007878:	4ba3      	ldr	r3, [pc, #652]	; (8007b08 <_dtoa_r+0x998>)
 800787a:	2200      	movs	r2, #0
 800787c:	f7f8 fee4 	bl	8000648 <__aeabi_dmul>
 8007880:	2200      	movs	r2, #0
 8007882:	2300      	movs	r3, #0
 8007884:	4606      	mov	r6, r0
 8007886:	460f      	mov	r7, r1
 8007888:	f7f9 f946 	bl	8000b18 <__aeabi_dcmpeq>
 800788c:	2800      	cmp	r0, #0
 800788e:	d09e      	beq.n	80077ce <_dtoa_r+0x65e>
 8007890:	e7d0      	b.n	8007834 <_dtoa_r+0x6c4>
 8007892:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007894:	2a00      	cmp	r2, #0
 8007896:	f000 80ca 	beq.w	8007a2e <_dtoa_r+0x8be>
 800789a:	9a07      	ldr	r2, [sp, #28]
 800789c:	2a01      	cmp	r2, #1
 800789e:	f300 80ad 	bgt.w	80079fc <_dtoa_r+0x88c>
 80078a2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80078a4:	2a00      	cmp	r2, #0
 80078a6:	f000 80a5 	beq.w	80079f4 <_dtoa_r+0x884>
 80078aa:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80078ae:	9e08      	ldr	r6, [sp, #32]
 80078b0:	9d05      	ldr	r5, [sp, #20]
 80078b2:	9a05      	ldr	r2, [sp, #20]
 80078b4:	441a      	add	r2, r3
 80078b6:	9205      	str	r2, [sp, #20]
 80078b8:	9a06      	ldr	r2, [sp, #24]
 80078ba:	2101      	movs	r1, #1
 80078bc:	441a      	add	r2, r3
 80078be:	4620      	mov	r0, r4
 80078c0:	9206      	str	r2, [sp, #24]
 80078c2:	f000 fc87 	bl	80081d4 <__i2b>
 80078c6:	4607      	mov	r7, r0
 80078c8:	b165      	cbz	r5, 80078e4 <_dtoa_r+0x774>
 80078ca:	9b06      	ldr	r3, [sp, #24]
 80078cc:	2b00      	cmp	r3, #0
 80078ce:	dd09      	ble.n	80078e4 <_dtoa_r+0x774>
 80078d0:	42ab      	cmp	r3, r5
 80078d2:	9a05      	ldr	r2, [sp, #20]
 80078d4:	bfa8      	it	ge
 80078d6:	462b      	movge	r3, r5
 80078d8:	1ad2      	subs	r2, r2, r3
 80078da:	9205      	str	r2, [sp, #20]
 80078dc:	9a06      	ldr	r2, [sp, #24]
 80078de:	1aed      	subs	r5, r5, r3
 80078e0:	1ad3      	subs	r3, r2, r3
 80078e2:	9306      	str	r3, [sp, #24]
 80078e4:	9b08      	ldr	r3, [sp, #32]
 80078e6:	b1f3      	cbz	r3, 8007926 <_dtoa_r+0x7b6>
 80078e8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80078ea:	2b00      	cmp	r3, #0
 80078ec:	f000 80a3 	beq.w	8007a36 <_dtoa_r+0x8c6>
 80078f0:	2e00      	cmp	r6, #0
 80078f2:	dd10      	ble.n	8007916 <_dtoa_r+0x7a6>
 80078f4:	4639      	mov	r1, r7
 80078f6:	4632      	mov	r2, r6
 80078f8:	4620      	mov	r0, r4
 80078fa:	f000 fd2b 	bl	8008354 <__pow5mult>
 80078fe:	4652      	mov	r2, sl
 8007900:	4601      	mov	r1, r0
 8007902:	4607      	mov	r7, r0
 8007904:	4620      	mov	r0, r4
 8007906:	f000 fc7b 	bl	8008200 <__multiply>
 800790a:	4651      	mov	r1, sl
 800790c:	4680      	mov	r8, r0
 800790e:	4620      	mov	r0, r4
 8007910:	f000 fb60 	bl	8007fd4 <_Bfree>
 8007914:	46c2      	mov	sl, r8
 8007916:	9b08      	ldr	r3, [sp, #32]
 8007918:	1b9a      	subs	r2, r3, r6
 800791a:	d004      	beq.n	8007926 <_dtoa_r+0x7b6>
 800791c:	4651      	mov	r1, sl
 800791e:	4620      	mov	r0, r4
 8007920:	f000 fd18 	bl	8008354 <__pow5mult>
 8007924:	4682      	mov	sl, r0
 8007926:	2101      	movs	r1, #1
 8007928:	4620      	mov	r0, r4
 800792a:	f000 fc53 	bl	80081d4 <__i2b>
 800792e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007930:	2b00      	cmp	r3, #0
 8007932:	4606      	mov	r6, r0
 8007934:	f340 8081 	ble.w	8007a3a <_dtoa_r+0x8ca>
 8007938:	461a      	mov	r2, r3
 800793a:	4601      	mov	r1, r0
 800793c:	4620      	mov	r0, r4
 800793e:	f000 fd09 	bl	8008354 <__pow5mult>
 8007942:	9b07      	ldr	r3, [sp, #28]
 8007944:	2b01      	cmp	r3, #1
 8007946:	4606      	mov	r6, r0
 8007948:	dd7a      	ble.n	8007a40 <_dtoa_r+0x8d0>
 800794a:	f04f 0800 	mov.w	r8, #0
 800794e:	6933      	ldr	r3, [r6, #16]
 8007950:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8007954:	6918      	ldr	r0, [r3, #16]
 8007956:	f000 fbef 	bl	8008138 <__hi0bits>
 800795a:	f1c0 0020 	rsb	r0, r0, #32
 800795e:	9b06      	ldr	r3, [sp, #24]
 8007960:	4418      	add	r0, r3
 8007962:	f010 001f 	ands.w	r0, r0, #31
 8007966:	f000 8094 	beq.w	8007a92 <_dtoa_r+0x922>
 800796a:	f1c0 0320 	rsb	r3, r0, #32
 800796e:	2b04      	cmp	r3, #4
 8007970:	f340 8085 	ble.w	8007a7e <_dtoa_r+0x90e>
 8007974:	9b05      	ldr	r3, [sp, #20]
 8007976:	f1c0 001c 	rsb	r0, r0, #28
 800797a:	4403      	add	r3, r0
 800797c:	9305      	str	r3, [sp, #20]
 800797e:	9b06      	ldr	r3, [sp, #24]
 8007980:	4403      	add	r3, r0
 8007982:	4405      	add	r5, r0
 8007984:	9306      	str	r3, [sp, #24]
 8007986:	9b05      	ldr	r3, [sp, #20]
 8007988:	2b00      	cmp	r3, #0
 800798a:	dd05      	ble.n	8007998 <_dtoa_r+0x828>
 800798c:	4651      	mov	r1, sl
 800798e:	461a      	mov	r2, r3
 8007990:	4620      	mov	r0, r4
 8007992:	f000 fd39 	bl	8008408 <__lshift>
 8007996:	4682      	mov	sl, r0
 8007998:	9b06      	ldr	r3, [sp, #24]
 800799a:	2b00      	cmp	r3, #0
 800799c:	dd05      	ble.n	80079aa <_dtoa_r+0x83a>
 800799e:	4631      	mov	r1, r6
 80079a0:	461a      	mov	r2, r3
 80079a2:	4620      	mov	r0, r4
 80079a4:	f000 fd30 	bl	8008408 <__lshift>
 80079a8:	4606      	mov	r6, r0
 80079aa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80079ac:	2b00      	cmp	r3, #0
 80079ae:	d072      	beq.n	8007a96 <_dtoa_r+0x926>
 80079b0:	4631      	mov	r1, r6
 80079b2:	4650      	mov	r0, sl
 80079b4:	f000 fd94 	bl	80084e0 <__mcmp>
 80079b8:	2800      	cmp	r0, #0
 80079ba:	da6c      	bge.n	8007a96 <_dtoa_r+0x926>
 80079bc:	2300      	movs	r3, #0
 80079be:	4651      	mov	r1, sl
 80079c0:	220a      	movs	r2, #10
 80079c2:	4620      	mov	r0, r4
 80079c4:	f000 fb28 	bl	8008018 <__multadd>
 80079c8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80079ca:	f10b 3bff 	add.w	fp, fp, #4294967295
 80079ce:	4682      	mov	sl, r0
 80079d0:	2b00      	cmp	r3, #0
 80079d2:	f000 81b0 	beq.w	8007d36 <_dtoa_r+0xbc6>
 80079d6:	2300      	movs	r3, #0
 80079d8:	4639      	mov	r1, r7
 80079da:	220a      	movs	r2, #10
 80079dc:	4620      	mov	r0, r4
 80079de:	f000 fb1b 	bl	8008018 <__multadd>
 80079e2:	9b01      	ldr	r3, [sp, #4]
 80079e4:	2b00      	cmp	r3, #0
 80079e6:	4607      	mov	r7, r0
 80079e8:	f300 8096 	bgt.w	8007b18 <_dtoa_r+0x9a8>
 80079ec:	9b07      	ldr	r3, [sp, #28]
 80079ee:	2b02      	cmp	r3, #2
 80079f0:	dc59      	bgt.n	8007aa6 <_dtoa_r+0x936>
 80079f2:	e091      	b.n	8007b18 <_dtoa_r+0x9a8>
 80079f4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80079f6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80079fa:	e758      	b.n	80078ae <_dtoa_r+0x73e>
 80079fc:	9b04      	ldr	r3, [sp, #16]
 80079fe:	1e5e      	subs	r6, r3, #1
 8007a00:	9b08      	ldr	r3, [sp, #32]
 8007a02:	42b3      	cmp	r3, r6
 8007a04:	bfbf      	itttt	lt
 8007a06:	9b08      	ldrlt	r3, [sp, #32]
 8007a08:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 8007a0a:	9608      	strlt	r6, [sp, #32]
 8007a0c:	1af3      	sublt	r3, r6, r3
 8007a0e:	bfb4      	ite	lt
 8007a10:	18d2      	addlt	r2, r2, r3
 8007a12:	1b9e      	subge	r6, r3, r6
 8007a14:	9b04      	ldr	r3, [sp, #16]
 8007a16:	bfbc      	itt	lt
 8007a18:	920b      	strlt	r2, [sp, #44]	; 0x2c
 8007a1a:	2600      	movlt	r6, #0
 8007a1c:	2b00      	cmp	r3, #0
 8007a1e:	bfb7      	itett	lt
 8007a20:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 8007a24:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8007a28:	1a9d      	sublt	r5, r3, r2
 8007a2a:	2300      	movlt	r3, #0
 8007a2c:	e741      	b.n	80078b2 <_dtoa_r+0x742>
 8007a2e:	9e08      	ldr	r6, [sp, #32]
 8007a30:	9d05      	ldr	r5, [sp, #20]
 8007a32:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8007a34:	e748      	b.n	80078c8 <_dtoa_r+0x758>
 8007a36:	9a08      	ldr	r2, [sp, #32]
 8007a38:	e770      	b.n	800791c <_dtoa_r+0x7ac>
 8007a3a:	9b07      	ldr	r3, [sp, #28]
 8007a3c:	2b01      	cmp	r3, #1
 8007a3e:	dc19      	bgt.n	8007a74 <_dtoa_r+0x904>
 8007a40:	9b02      	ldr	r3, [sp, #8]
 8007a42:	b9bb      	cbnz	r3, 8007a74 <_dtoa_r+0x904>
 8007a44:	9b03      	ldr	r3, [sp, #12]
 8007a46:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007a4a:	b99b      	cbnz	r3, 8007a74 <_dtoa_r+0x904>
 8007a4c:	9b03      	ldr	r3, [sp, #12]
 8007a4e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007a52:	0d1b      	lsrs	r3, r3, #20
 8007a54:	051b      	lsls	r3, r3, #20
 8007a56:	b183      	cbz	r3, 8007a7a <_dtoa_r+0x90a>
 8007a58:	9b05      	ldr	r3, [sp, #20]
 8007a5a:	3301      	adds	r3, #1
 8007a5c:	9305      	str	r3, [sp, #20]
 8007a5e:	9b06      	ldr	r3, [sp, #24]
 8007a60:	3301      	adds	r3, #1
 8007a62:	9306      	str	r3, [sp, #24]
 8007a64:	f04f 0801 	mov.w	r8, #1
 8007a68:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007a6a:	2b00      	cmp	r3, #0
 8007a6c:	f47f af6f 	bne.w	800794e <_dtoa_r+0x7de>
 8007a70:	2001      	movs	r0, #1
 8007a72:	e774      	b.n	800795e <_dtoa_r+0x7ee>
 8007a74:	f04f 0800 	mov.w	r8, #0
 8007a78:	e7f6      	b.n	8007a68 <_dtoa_r+0x8f8>
 8007a7a:	4698      	mov	r8, r3
 8007a7c:	e7f4      	b.n	8007a68 <_dtoa_r+0x8f8>
 8007a7e:	d082      	beq.n	8007986 <_dtoa_r+0x816>
 8007a80:	9a05      	ldr	r2, [sp, #20]
 8007a82:	331c      	adds	r3, #28
 8007a84:	441a      	add	r2, r3
 8007a86:	9205      	str	r2, [sp, #20]
 8007a88:	9a06      	ldr	r2, [sp, #24]
 8007a8a:	441a      	add	r2, r3
 8007a8c:	441d      	add	r5, r3
 8007a8e:	9206      	str	r2, [sp, #24]
 8007a90:	e779      	b.n	8007986 <_dtoa_r+0x816>
 8007a92:	4603      	mov	r3, r0
 8007a94:	e7f4      	b.n	8007a80 <_dtoa_r+0x910>
 8007a96:	9b04      	ldr	r3, [sp, #16]
 8007a98:	2b00      	cmp	r3, #0
 8007a9a:	dc37      	bgt.n	8007b0c <_dtoa_r+0x99c>
 8007a9c:	9b07      	ldr	r3, [sp, #28]
 8007a9e:	2b02      	cmp	r3, #2
 8007aa0:	dd34      	ble.n	8007b0c <_dtoa_r+0x99c>
 8007aa2:	9b04      	ldr	r3, [sp, #16]
 8007aa4:	9301      	str	r3, [sp, #4]
 8007aa6:	9b01      	ldr	r3, [sp, #4]
 8007aa8:	b963      	cbnz	r3, 8007ac4 <_dtoa_r+0x954>
 8007aaa:	4631      	mov	r1, r6
 8007aac:	2205      	movs	r2, #5
 8007aae:	4620      	mov	r0, r4
 8007ab0:	f000 fab2 	bl	8008018 <__multadd>
 8007ab4:	4601      	mov	r1, r0
 8007ab6:	4606      	mov	r6, r0
 8007ab8:	4650      	mov	r0, sl
 8007aba:	f000 fd11 	bl	80084e0 <__mcmp>
 8007abe:	2800      	cmp	r0, #0
 8007ac0:	f73f adbb 	bgt.w	800763a <_dtoa_r+0x4ca>
 8007ac4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007ac6:	9d00      	ldr	r5, [sp, #0]
 8007ac8:	ea6f 0b03 	mvn.w	fp, r3
 8007acc:	f04f 0800 	mov.w	r8, #0
 8007ad0:	4631      	mov	r1, r6
 8007ad2:	4620      	mov	r0, r4
 8007ad4:	f000 fa7e 	bl	8007fd4 <_Bfree>
 8007ad8:	2f00      	cmp	r7, #0
 8007ada:	f43f aeab 	beq.w	8007834 <_dtoa_r+0x6c4>
 8007ade:	f1b8 0f00 	cmp.w	r8, #0
 8007ae2:	d005      	beq.n	8007af0 <_dtoa_r+0x980>
 8007ae4:	45b8      	cmp	r8, r7
 8007ae6:	d003      	beq.n	8007af0 <_dtoa_r+0x980>
 8007ae8:	4641      	mov	r1, r8
 8007aea:	4620      	mov	r0, r4
 8007aec:	f000 fa72 	bl	8007fd4 <_Bfree>
 8007af0:	4639      	mov	r1, r7
 8007af2:	4620      	mov	r0, r4
 8007af4:	f000 fa6e 	bl	8007fd4 <_Bfree>
 8007af8:	e69c      	b.n	8007834 <_dtoa_r+0x6c4>
 8007afa:	2600      	movs	r6, #0
 8007afc:	4637      	mov	r7, r6
 8007afe:	e7e1      	b.n	8007ac4 <_dtoa_r+0x954>
 8007b00:	46bb      	mov	fp, r7
 8007b02:	4637      	mov	r7, r6
 8007b04:	e599      	b.n	800763a <_dtoa_r+0x4ca>
 8007b06:	bf00      	nop
 8007b08:	40240000 	.word	0x40240000
 8007b0c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007b0e:	2b00      	cmp	r3, #0
 8007b10:	f000 80c8 	beq.w	8007ca4 <_dtoa_r+0xb34>
 8007b14:	9b04      	ldr	r3, [sp, #16]
 8007b16:	9301      	str	r3, [sp, #4]
 8007b18:	2d00      	cmp	r5, #0
 8007b1a:	dd05      	ble.n	8007b28 <_dtoa_r+0x9b8>
 8007b1c:	4639      	mov	r1, r7
 8007b1e:	462a      	mov	r2, r5
 8007b20:	4620      	mov	r0, r4
 8007b22:	f000 fc71 	bl	8008408 <__lshift>
 8007b26:	4607      	mov	r7, r0
 8007b28:	f1b8 0f00 	cmp.w	r8, #0
 8007b2c:	d05b      	beq.n	8007be6 <_dtoa_r+0xa76>
 8007b2e:	6879      	ldr	r1, [r7, #4]
 8007b30:	4620      	mov	r0, r4
 8007b32:	f000 fa0f 	bl	8007f54 <_Balloc>
 8007b36:	4605      	mov	r5, r0
 8007b38:	b928      	cbnz	r0, 8007b46 <_dtoa_r+0x9d6>
 8007b3a:	4b83      	ldr	r3, [pc, #524]	; (8007d48 <_dtoa_r+0xbd8>)
 8007b3c:	4602      	mov	r2, r0
 8007b3e:	f240 21ef 	movw	r1, #751	; 0x2ef
 8007b42:	f7ff bb2e 	b.w	80071a2 <_dtoa_r+0x32>
 8007b46:	693a      	ldr	r2, [r7, #16]
 8007b48:	3202      	adds	r2, #2
 8007b4a:	0092      	lsls	r2, r2, #2
 8007b4c:	f107 010c 	add.w	r1, r7, #12
 8007b50:	300c      	adds	r0, #12
 8007b52:	f002 f981 	bl	8009e58 <memcpy>
 8007b56:	2201      	movs	r2, #1
 8007b58:	4629      	mov	r1, r5
 8007b5a:	4620      	mov	r0, r4
 8007b5c:	f000 fc54 	bl	8008408 <__lshift>
 8007b60:	9b00      	ldr	r3, [sp, #0]
 8007b62:	3301      	adds	r3, #1
 8007b64:	9304      	str	r3, [sp, #16]
 8007b66:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007b6a:	4413      	add	r3, r2
 8007b6c:	9308      	str	r3, [sp, #32]
 8007b6e:	9b02      	ldr	r3, [sp, #8]
 8007b70:	f003 0301 	and.w	r3, r3, #1
 8007b74:	46b8      	mov	r8, r7
 8007b76:	9306      	str	r3, [sp, #24]
 8007b78:	4607      	mov	r7, r0
 8007b7a:	9b04      	ldr	r3, [sp, #16]
 8007b7c:	4631      	mov	r1, r6
 8007b7e:	3b01      	subs	r3, #1
 8007b80:	4650      	mov	r0, sl
 8007b82:	9301      	str	r3, [sp, #4]
 8007b84:	f7ff fa6c 	bl	8007060 <quorem>
 8007b88:	4641      	mov	r1, r8
 8007b8a:	9002      	str	r0, [sp, #8]
 8007b8c:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8007b90:	4650      	mov	r0, sl
 8007b92:	f000 fca5 	bl	80084e0 <__mcmp>
 8007b96:	463a      	mov	r2, r7
 8007b98:	9005      	str	r0, [sp, #20]
 8007b9a:	4631      	mov	r1, r6
 8007b9c:	4620      	mov	r0, r4
 8007b9e:	f000 fcbb 	bl	8008518 <__mdiff>
 8007ba2:	68c2      	ldr	r2, [r0, #12]
 8007ba4:	4605      	mov	r5, r0
 8007ba6:	bb02      	cbnz	r2, 8007bea <_dtoa_r+0xa7a>
 8007ba8:	4601      	mov	r1, r0
 8007baa:	4650      	mov	r0, sl
 8007bac:	f000 fc98 	bl	80084e0 <__mcmp>
 8007bb0:	4602      	mov	r2, r0
 8007bb2:	4629      	mov	r1, r5
 8007bb4:	4620      	mov	r0, r4
 8007bb6:	9209      	str	r2, [sp, #36]	; 0x24
 8007bb8:	f000 fa0c 	bl	8007fd4 <_Bfree>
 8007bbc:	9b07      	ldr	r3, [sp, #28]
 8007bbe:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007bc0:	9d04      	ldr	r5, [sp, #16]
 8007bc2:	ea43 0102 	orr.w	r1, r3, r2
 8007bc6:	9b06      	ldr	r3, [sp, #24]
 8007bc8:	4319      	orrs	r1, r3
 8007bca:	d110      	bne.n	8007bee <_dtoa_r+0xa7e>
 8007bcc:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007bd0:	d029      	beq.n	8007c26 <_dtoa_r+0xab6>
 8007bd2:	9b05      	ldr	r3, [sp, #20]
 8007bd4:	2b00      	cmp	r3, #0
 8007bd6:	dd02      	ble.n	8007bde <_dtoa_r+0xa6e>
 8007bd8:	9b02      	ldr	r3, [sp, #8]
 8007bda:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8007bde:	9b01      	ldr	r3, [sp, #4]
 8007be0:	f883 9000 	strb.w	r9, [r3]
 8007be4:	e774      	b.n	8007ad0 <_dtoa_r+0x960>
 8007be6:	4638      	mov	r0, r7
 8007be8:	e7ba      	b.n	8007b60 <_dtoa_r+0x9f0>
 8007bea:	2201      	movs	r2, #1
 8007bec:	e7e1      	b.n	8007bb2 <_dtoa_r+0xa42>
 8007bee:	9b05      	ldr	r3, [sp, #20]
 8007bf0:	2b00      	cmp	r3, #0
 8007bf2:	db04      	blt.n	8007bfe <_dtoa_r+0xa8e>
 8007bf4:	9907      	ldr	r1, [sp, #28]
 8007bf6:	430b      	orrs	r3, r1
 8007bf8:	9906      	ldr	r1, [sp, #24]
 8007bfa:	430b      	orrs	r3, r1
 8007bfc:	d120      	bne.n	8007c40 <_dtoa_r+0xad0>
 8007bfe:	2a00      	cmp	r2, #0
 8007c00:	dded      	ble.n	8007bde <_dtoa_r+0xa6e>
 8007c02:	4651      	mov	r1, sl
 8007c04:	2201      	movs	r2, #1
 8007c06:	4620      	mov	r0, r4
 8007c08:	f000 fbfe 	bl	8008408 <__lshift>
 8007c0c:	4631      	mov	r1, r6
 8007c0e:	4682      	mov	sl, r0
 8007c10:	f000 fc66 	bl	80084e0 <__mcmp>
 8007c14:	2800      	cmp	r0, #0
 8007c16:	dc03      	bgt.n	8007c20 <_dtoa_r+0xab0>
 8007c18:	d1e1      	bne.n	8007bde <_dtoa_r+0xa6e>
 8007c1a:	f019 0f01 	tst.w	r9, #1
 8007c1e:	d0de      	beq.n	8007bde <_dtoa_r+0xa6e>
 8007c20:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007c24:	d1d8      	bne.n	8007bd8 <_dtoa_r+0xa68>
 8007c26:	9a01      	ldr	r2, [sp, #4]
 8007c28:	2339      	movs	r3, #57	; 0x39
 8007c2a:	7013      	strb	r3, [r2, #0]
 8007c2c:	462b      	mov	r3, r5
 8007c2e:	461d      	mov	r5, r3
 8007c30:	3b01      	subs	r3, #1
 8007c32:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8007c36:	2a39      	cmp	r2, #57	; 0x39
 8007c38:	d06c      	beq.n	8007d14 <_dtoa_r+0xba4>
 8007c3a:	3201      	adds	r2, #1
 8007c3c:	701a      	strb	r2, [r3, #0]
 8007c3e:	e747      	b.n	8007ad0 <_dtoa_r+0x960>
 8007c40:	2a00      	cmp	r2, #0
 8007c42:	dd07      	ble.n	8007c54 <_dtoa_r+0xae4>
 8007c44:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007c48:	d0ed      	beq.n	8007c26 <_dtoa_r+0xab6>
 8007c4a:	9a01      	ldr	r2, [sp, #4]
 8007c4c:	f109 0301 	add.w	r3, r9, #1
 8007c50:	7013      	strb	r3, [r2, #0]
 8007c52:	e73d      	b.n	8007ad0 <_dtoa_r+0x960>
 8007c54:	9b04      	ldr	r3, [sp, #16]
 8007c56:	9a08      	ldr	r2, [sp, #32]
 8007c58:	f803 9c01 	strb.w	r9, [r3, #-1]
 8007c5c:	4293      	cmp	r3, r2
 8007c5e:	d043      	beq.n	8007ce8 <_dtoa_r+0xb78>
 8007c60:	4651      	mov	r1, sl
 8007c62:	2300      	movs	r3, #0
 8007c64:	220a      	movs	r2, #10
 8007c66:	4620      	mov	r0, r4
 8007c68:	f000 f9d6 	bl	8008018 <__multadd>
 8007c6c:	45b8      	cmp	r8, r7
 8007c6e:	4682      	mov	sl, r0
 8007c70:	f04f 0300 	mov.w	r3, #0
 8007c74:	f04f 020a 	mov.w	r2, #10
 8007c78:	4641      	mov	r1, r8
 8007c7a:	4620      	mov	r0, r4
 8007c7c:	d107      	bne.n	8007c8e <_dtoa_r+0xb1e>
 8007c7e:	f000 f9cb 	bl	8008018 <__multadd>
 8007c82:	4680      	mov	r8, r0
 8007c84:	4607      	mov	r7, r0
 8007c86:	9b04      	ldr	r3, [sp, #16]
 8007c88:	3301      	adds	r3, #1
 8007c8a:	9304      	str	r3, [sp, #16]
 8007c8c:	e775      	b.n	8007b7a <_dtoa_r+0xa0a>
 8007c8e:	f000 f9c3 	bl	8008018 <__multadd>
 8007c92:	4639      	mov	r1, r7
 8007c94:	4680      	mov	r8, r0
 8007c96:	2300      	movs	r3, #0
 8007c98:	220a      	movs	r2, #10
 8007c9a:	4620      	mov	r0, r4
 8007c9c:	f000 f9bc 	bl	8008018 <__multadd>
 8007ca0:	4607      	mov	r7, r0
 8007ca2:	e7f0      	b.n	8007c86 <_dtoa_r+0xb16>
 8007ca4:	9b04      	ldr	r3, [sp, #16]
 8007ca6:	9301      	str	r3, [sp, #4]
 8007ca8:	9d00      	ldr	r5, [sp, #0]
 8007caa:	4631      	mov	r1, r6
 8007cac:	4650      	mov	r0, sl
 8007cae:	f7ff f9d7 	bl	8007060 <quorem>
 8007cb2:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8007cb6:	9b00      	ldr	r3, [sp, #0]
 8007cb8:	f805 9b01 	strb.w	r9, [r5], #1
 8007cbc:	1aea      	subs	r2, r5, r3
 8007cbe:	9b01      	ldr	r3, [sp, #4]
 8007cc0:	4293      	cmp	r3, r2
 8007cc2:	dd07      	ble.n	8007cd4 <_dtoa_r+0xb64>
 8007cc4:	4651      	mov	r1, sl
 8007cc6:	2300      	movs	r3, #0
 8007cc8:	220a      	movs	r2, #10
 8007cca:	4620      	mov	r0, r4
 8007ccc:	f000 f9a4 	bl	8008018 <__multadd>
 8007cd0:	4682      	mov	sl, r0
 8007cd2:	e7ea      	b.n	8007caa <_dtoa_r+0xb3a>
 8007cd4:	9b01      	ldr	r3, [sp, #4]
 8007cd6:	2b00      	cmp	r3, #0
 8007cd8:	bfc8      	it	gt
 8007cda:	461d      	movgt	r5, r3
 8007cdc:	9b00      	ldr	r3, [sp, #0]
 8007cde:	bfd8      	it	le
 8007ce0:	2501      	movle	r5, #1
 8007ce2:	441d      	add	r5, r3
 8007ce4:	f04f 0800 	mov.w	r8, #0
 8007ce8:	4651      	mov	r1, sl
 8007cea:	2201      	movs	r2, #1
 8007cec:	4620      	mov	r0, r4
 8007cee:	f000 fb8b 	bl	8008408 <__lshift>
 8007cf2:	4631      	mov	r1, r6
 8007cf4:	4682      	mov	sl, r0
 8007cf6:	f000 fbf3 	bl	80084e0 <__mcmp>
 8007cfa:	2800      	cmp	r0, #0
 8007cfc:	dc96      	bgt.n	8007c2c <_dtoa_r+0xabc>
 8007cfe:	d102      	bne.n	8007d06 <_dtoa_r+0xb96>
 8007d00:	f019 0f01 	tst.w	r9, #1
 8007d04:	d192      	bne.n	8007c2c <_dtoa_r+0xabc>
 8007d06:	462b      	mov	r3, r5
 8007d08:	461d      	mov	r5, r3
 8007d0a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007d0e:	2a30      	cmp	r2, #48	; 0x30
 8007d10:	d0fa      	beq.n	8007d08 <_dtoa_r+0xb98>
 8007d12:	e6dd      	b.n	8007ad0 <_dtoa_r+0x960>
 8007d14:	9a00      	ldr	r2, [sp, #0]
 8007d16:	429a      	cmp	r2, r3
 8007d18:	d189      	bne.n	8007c2e <_dtoa_r+0xabe>
 8007d1a:	f10b 0b01 	add.w	fp, fp, #1
 8007d1e:	2331      	movs	r3, #49	; 0x31
 8007d20:	e796      	b.n	8007c50 <_dtoa_r+0xae0>
 8007d22:	4b0a      	ldr	r3, [pc, #40]	; (8007d4c <_dtoa_r+0xbdc>)
 8007d24:	f7ff ba99 	b.w	800725a <_dtoa_r+0xea>
 8007d28:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007d2a:	2b00      	cmp	r3, #0
 8007d2c:	f47f aa6d 	bne.w	800720a <_dtoa_r+0x9a>
 8007d30:	4b07      	ldr	r3, [pc, #28]	; (8007d50 <_dtoa_r+0xbe0>)
 8007d32:	f7ff ba92 	b.w	800725a <_dtoa_r+0xea>
 8007d36:	9b01      	ldr	r3, [sp, #4]
 8007d38:	2b00      	cmp	r3, #0
 8007d3a:	dcb5      	bgt.n	8007ca8 <_dtoa_r+0xb38>
 8007d3c:	9b07      	ldr	r3, [sp, #28]
 8007d3e:	2b02      	cmp	r3, #2
 8007d40:	f73f aeb1 	bgt.w	8007aa6 <_dtoa_r+0x936>
 8007d44:	e7b0      	b.n	8007ca8 <_dtoa_r+0xb38>
 8007d46:	bf00      	nop
 8007d48:	0800b75d 	.word	0x0800b75d
 8007d4c:	0800b6b8 	.word	0x0800b6b8
 8007d50:	0800b6e1 	.word	0x0800b6e1

08007d54 <_free_r>:
 8007d54:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007d56:	2900      	cmp	r1, #0
 8007d58:	d044      	beq.n	8007de4 <_free_r+0x90>
 8007d5a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007d5e:	9001      	str	r0, [sp, #4]
 8007d60:	2b00      	cmp	r3, #0
 8007d62:	f1a1 0404 	sub.w	r4, r1, #4
 8007d66:	bfb8      	it	lt
 8007d68:	18e4      	addlt	r4, r4, r3
 8007d6a:	f000 f8e7 	bl	8007f3c <__malloc_lock>
 8007d6e:	4a1e      	ldr	r2, [pc, #120]	; (8007de8 <_free_r+0x94>)
 8007d70:	9801      	ldr	r0, [sp, #4]
 8007d72:	6813      	ldr	r3, [r2, #0]
 8007d74:	b933      	cbnz	r3, 8007d84 <_free_r+0x30>
 8007d76:	6063      	str	r3, [r4, #4]
 8007d78:	6014      	str	r4, [r2, #0]
 8007d7a:	b003      	add	sp, #12
 8007d7c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007d80:	f000 b8e2 	b.w	8007f48 <__malloc_unlock>
 8007d84:	42a3      	cmp	r3, r4
 8007d86:	d908      	bls.n	8007d9a <_free_r+0x46>
 8007d88:	6825      	ldr	r5, [r4, #0]
 8007d8a:	1961      	adds	r1, r4, r5
 8007d8c:	428b      	cmp	r3, r1
 8007d8e:	bf01      	itttt	eq
 8007d90:	6819      	ldreq	r1, [r3, #0]
 8007d92:	685b      	ldreq	r3, [r3, #4]
 8007d94:	1949      	addeq	r1, r1, r5
 8007d96:	6021      	streq	r1, [r4, #0]
 8007d98:	e7ed      	b.n	8007d76 <_free_r+0x22>
 8007d9a:	461a      	mov	r2, r3
 8007d9c:	685b      	ldr	r3, [r3, #4]
 8007d9e:	b10b      	cbz	r3, 8007da4 <_free_r+0x50>
 8007da0:	42a3      	cmp	r3, r4
 8007da2:	d9fa      	bls.n	8007d9a <_free_r+0x46>
 8007da4:	6811      	ldr	r1, [r2, #0]
 8007da6:	1855      	adds	r5, r2, r1
 8007da8:	42a5      	cmp	r5, r4
 8007daa:	d10b      	bne.n	8007dc4 <_free_r+0x70>
 8007dac:	6824      	ldr	r4, [r4, #0]
 8007dae:	4421      	add	r1, r4
 8007db0:	1854      	adds	r4, r2, r1
 8007db2:	42a3      	cmp	r3, r4
 8007db4:	6011      	str	r1, [r2, #0]
 8007db6:	d1e0      	bne.n	8007d7a <_free_r+0x26>
 8007db8:	681c      	ldr	r4, [r3, #0]
 8007dba:	685b      	ldr	r3, [r3, #4]
 8007dbc:	6053      	str	r3, [r2, #4]
 8007dbe:	440c      	add	r4, r1
 8007dc0:	6014      	str	r4, [r2, #0]
 8007dc2:	e7da      	b.n	8007d7a <_free_r+0x26>
 8007dc4:	d902      	bls.n	8007dcc <_free_r+0x78>
 8007dc6:	230c      	movs	r3, #12
 8007dc8:	6003      	str	r3, [r0, #0]
 8007dca:	e7d6      	b.n	8007d7a <_free_r+0x26>
 8007dcc:	6825      	ldr	r5, [r4, #0]
 8007dce:	1961      	adds	r1, r4, r5
 8007dd0:	428b      	cmp	r3, r1
 8007dd2:	bf04      	itt	eq
 8007dd4:	6819      	ldreq	r1, [r3, #0]
 8007dd6:	685b      	ldreq	r3, [r3, #4]
 8007dd8:	6063      	str	r3, [r4, #4]
 8007dda:	bf04      	itt	eq
 8007ddc:	1949      	addeq	r1, r1, r5
 8007dde:	6021      	streq	r1, [r4, #0]
 8007de0:	6054      	str	r4, [r2, #4]
 8007de2:	e7ca      	b.n	8007d7a <_free_r+0x26>
 8007de4:	b003      	add	sp, #12
 8007de6:	bd30      	pop	{r4, r5, pc}
 8007de8:	200008ec 	.word	0x200008ec

08007dec <malloc>:
 8007dec:	4b02      	ldr	r3, [pc, #8]	; (8007df8 <malloc+0xc>)
 8007dee:	4601      	mov	r1, r0
 8007df0:	6818      	ldr	r0, [r3, #0]
 8007df2:	f000 b823 	b.w	8007e3c <_malloc_r>
 8007df6:	bf00      	nop
 8007df8:	2000006c 	.word	0x2000006c

08007dfc <sbrk_aligned>:
 8007dfc:	b570      	push	{r4, r5, r6, lr}
 8007dfe:	4e0e      	ldr	r6, [pc, #56]	; (8007e38 <sbrk_aligned+0x3c>)
 8007e00:	460c      	mov	r4, r1
 8007e02:	6831      	ldr	r1, [r6, #0]
 8007e04:	4605      	mov	r5, r0
 8007e06:	b911      	cbnz	r1, 8007e0e <sbrk_aligned+0x12>
 8007e08:	f002 f816 	bl	8009e38 <_sbrk_r>
 8007e0c:	6030      	str	r0, [r6, #0]
 8007e0e:	4621      	mov	r1, r4
 8007e10:	4628      	mov	r0, r5
 8007e12:	f002 f811 	bl	8009e38 <_sbrk_r>
 8007e16:	1c43      	adds	r3, r0, #1
 8007e18:	d00a      	beq.n	8007e30 <sbrk_aligned+0x34>
 8007e1a:	1cc4      	adds	r4, r0, #3
 8007e1c:	f024 0403 	bic.w	r4, r4, #3
 8007e20:	42a0      	cmp	r0, r4
 8007e22:	d007      	beq.n	8007e34 <sbrk_aligned+0x38>
 8007e24:	1a21      	subs	r1, r4, r0
 8007e26:	4628      	mov	r0, r5
 8007e28:	f002 f806 	bl	8009e38 <_sbrk_r>
 8007e2c:	3001      	adds	r0, #1
 8007e2e:	d101      	bne.n	8007e34 <sbrk_aligned+0x38>
 8007e30:	f04f 34ff 	mov.w	r4, #4294967295
 8007e34:	4620      	mov	r0, r4
 8007e36:	bd70      	pop	{r4, r5, r6, pc}
 8007e38:	200008f0 	.word	0x200008f0

08007e3c <_malloc_r>:
 8007e3c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007e40:	1ccd      	adds	r5, r1, #3
 8007e42:	f025 0503 	bic.w	r5, r5, #3
 8007e46:	3508      	adds	r5, #8
 8007e48:	2d0c      	cmp	r5, #12
 8007e4a:	bf38      	it	cc
 8007e4c:	250c      	movcc	r5, #12
 8007e4e:	2d00      	cmp	r5, #0
 8007e50:	4607      	mov	r7, r0
 8007e52:	db01      	blt.n	8007e58 <_malloc_r+0x1c>
 8007e54:	42a9      	cmp	r1, r5
 8007e56:	d905      	bls.n	8007e64 <_malloc_r+0x28>
 8007e58:	230c      	movs	r3, #12
 8007e5a:	603b      	str	r3, [r7, #0]
 8007e5c:	2600      	movs	r6, #0
 8007e5e:	4630      	mov	r0, r6
 8007e60:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007e64:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8007f38 <_malloc_r+0xfc>
 8007e68:	f000 f868 	bl	8007f3c <__malloc_lock>
 8007e6c:	f8d8 3000 	ldr.w	r3, [r8]
 8007e70:	461c      	mov	r4, r3
 8007e72:	bb5c      	cbnz	r4, 8007ecc <_malloc_r+0x90>
 8007e74:	4629      	mov	r1, r5
 8007e76:	4638      	mov	r0, r7
 8007e78:	f7ff ffc0 	bl	8007dfc <sbrk_aligned>
 8007e7c:	1c43      	adds	r3, r0, #1
 8007e7e:	4604      	mov	r4, r0
 8007e80:	d155      	bne.n	8007f2e <_malloc_r+0xf2>
 8007e82:	f8d8 4000 	ldr.w	r4, [r8]
 8007e86:	4626      	mov	r6, r4
 8007e88:	2e00      	cmp	r6, #0
 8007e8a:	d145      	bne.n	8007f18 <_malloc_r+0xdc>
 8007e8c:	2c00      	cmp	r4, #0
 8007e8e:	d048      	beq.n	8007f22 <_malloc_r+0xe6>
 8007e90:	6823      	ldr	r3, [r4, #0]
 8007e92:	4631      	mov	r1, r6
 8007e94:	4638      	mov	r0, r7
 8007e96:	eb04 0903 	add.w	r9, r4, r3
 8007e9a:	f001 ffcd 	bl	8009e38 <_sbrk_r>
 8007e9e:	4581      	cmp	r9, r0
 8007ea0:	d13f      	bne.n	8007f22 <_malloc_r+0xe6>
 8007ea2:	6821      	ldr	r1, [r4, #0]
 8007ea4:	1a6d      	subs	r5, r5, r1
 8007ea6:	4629      	mov	r1, r5
 8007ea8:	4638      	mov	r0, r7
 8007eaa:	f7ff ffa7 	bl	8007dfc <sbrk_aligned>
 8007eae:	3001      	adds	r0, #1
 8007eb0:	d037      	beq.n	8007f22 <_malloc_r+0xe6>
 8007eb2:	6823      	ldr	r3, [r4, #0]
 8007eb4:	442b      	add	r3, r5
 8007eb6:	6023      	str	r3, [r4, #0]
 8007eb8:	f8d8 3000 	ldr.w	r3, [r8]
 8007ebc:	2b00      	cmp	r3, #0
 8007ebe:	d038      	beq.n	8007f32 <_malloc_r+0xf6>
 8007ec0:	685a      	ldr	r2, [r3, #4]
 8007ec2:	42a2      	cmp	r2, r4
 8007ec4:	d12b      	bne.n	8007f1e <_malloc_r+0xe2>
 8007ec6:	2200      	movs	r2, #0
 8007ec8:	605a      	str	r2, [r3, #4]
 8007eca:	e00f      	b.n	8007eec <_malloc_r+0xb0>
 8007ecc:	6822      	ldr	r2, [r4, #0]
 8007ece:	1b52      	subs	r2, r2, r5
 8007ed0:	d41f      	bmi.n	8007f12 <_malloc_r+0xd6>
 8007ed2:	2a0b      	cmp	r2, #11
 8007ed4:	d917      	bls.n	8007f06 <_malloc_r+0xca>
 8007ed6:	1961      	adds	r1, r4, r5
 8007ed8:	42a3      	cmp	r3, r4
 8007eda:	6025      	str	r5, [r4, #0]
 8007edc:	bf18      	it	ne
 8007ede:	6059      	strne	r1, [r3, #4]
 8007ee0:	6863      	ldr	r3, [r4, #4]
 8007ee2:	bf08      	it	eq
 8007ee4:	f8c8 1000 	streq.w	r1, [r8]
 8007ee8:	5162      	str	r2, [r4, r5]
 8007eea:	604b      	str	r3, [r1, #4]
 8007eec:	4638      	mov	r0, r7
 8007eee:	f104 060b 	add.w	r6, r4, #11
 8007ef2:	f000 f829 	bl	8007f48 <__malloc_unlock>
 8007ef6:	f026 0607 	bic.w	r6, r6, #7
 8007efa:	1d23      	adds	r3, r4, #4
 8007efc:	1af2      	subs	r2, r6, r3
 8007efe:	d0ae      	beq.n	8007e5e <_malloc_r+0x22>
 8007f00:	1b9b      	subs	r3, r3, r6
 8007f02:	50a3      	str	r3, [r4, r2]
 8007f04:	e7ab      	b.n	8007e5e <_malloc_r+0x22>
 8007f06:	42a3      	cmp	r3, r4
 8007f08:	6862      	ldr	r2, [r4, #4]
 8007f0a:	d1dd      	bne.n	8007ec8 <_malloc_r+0x8c>
 8007f0c:	f8c8 2000 	str.w	r2, [r8]
 8007f10:	e7ec      	b.n	8007eec <_malloc_r+0xb0>
 8007f12:	4623      	mov	r3, r4
 8007f14:	6864      	ldr	r4, [r4, #4]
 8007f16:	e7ac      	b.n	8007e72 <_malloc_r+0x36>
 8007f18:	4634      	mov	r4, r6
 8007f1a:	6876      	ldr	r6, [r6, #4]
 8007f1c:	e7b4      	b.n	8007e88 <_malloc_r+0x4c>
 8007f1e:	4613      	mov	r3, r2
 8007f20:	e7cc      	b.n	8007ebc <_malloc_r+0x80>
 8007f22:	230c      	movs	r3, #12
 8007f24:	603b      	str	r3, [r7, #0]
 8007f26:	4638      	mov	r0, r7
 8007f28:	f000 f80e 	bl	8007f48 <__malloc_unlock>
 8007f2c:	e797      	b.n	8007e5e <_malloc_r+0x22>
 8007f2e:	6025      	str	r5, [r4, #0]
 8007f30:	e7dc      	b.n	8007eec <_malloc_r+0xb0>
 8007f32:	605b      	str	r3, [r3, #4]
 8007f34:	deff      	udf	#255	; 0xff
 8007f36:	bf00      	nop
 8007f38:	200008ec 	.word	0x200008ec

08007f3c <__malloc_lock>:
 8007f3c:	4801      	ldr	r0, [pc, #4]	; (8007f44 <__malloc_lock+0x8>)
 8007f3e:	f7ff b886 	b.w	800704e <__retarget_lock_acquire_recursive>
 8007f42:	bf00      	nop
 8007f44:	200008e8 	.word	0x200008e8

08007f48 <__malloc_unlock>:
 8007f48:	4801      	ldr	r0, [pc, #4]	; (8007f50 <__malloc_unlock+0x8>)
 8007f4a:	f7ff b881 	b.w	8007050 <__retarget_lock_release_recursive>
 8007f4e:	bf00      	nop
 8007f50:	200008e8 	.word	0x200008e8

08007f54 <_Balloc>:
 8007f54:	b570      	push	{r4, r5, r6, lr}
 8007f56:	69c6      	ldr	r6, [r0, #28]
 8007f58:	4604      	mov	r4, r0
 8007f5a:	460d      	mov	r5, r1
 8007f5c:	b976      	cbnz	r6, 8007f7c <_Balloc+0x28>
 8007f5e:	2010      	movs	r0, #16
 8007f60:	f7ff ff44 	bl	8007dec <malloc>
 8007f64:	4602      	mov	r2, r0
 8007f66:	61e0      	str	r0, [r4, #28]
 8007f68:	b920      	cbnz	r0, 8007f74 <_Balloc+0x20>
 8007f6a:	4b18      	ldr	r3, [pc, #96]	; (8007fcc <_Balloc+0x78>)
 8007f6c:	4818      	ldr	r0, [pc, #96]	; (8007fd0 <_Balloc+0x7c>)
 8007f6e:	216b      	movs	r1, #107	; 0x6b
 8007f70:	f001 ff8a 	bl	8009e88 <__assert_func>
 8007f74:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007f78:	6006      	str	r6, [r0, #0]
 8007f7a:	60c6      	str	r6, [r0, #12]
 8007f7c:	69e6      	ldr	r6, [r4, #28]
 8007f7e:	68f3      	ldr	r3, [r6, #12]
 8007f80:	b183      	cbz	r3, 8007fa4 <_Balloc+0x50>
 8007f82:	69e3      	ldr	r3, [r4, #28]
 8007f84:	68db      	ldr	r3, [r3, #12]
 8007f86:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007f8a:	b9b8      	cbnz	r0, 8007fbc <_Balloc+0x68>
 8007f8c:	2101      	movs	r1, #1
 8007f8e:	fa01 f605 	lsl.w	r6, r1, r5
 8007f92:	1d72      	adds	r2, r6, #5
 8007f94:	0092      	lsls	r2, r2, #2
 8007f96:	4620      	mov	r0, r4
 8007f98:	f001 ff94 	bl	8009ec4 <_calloc_r>
 8007f9c:	b160      	cbz	r0, 8007fb8 <_Balloc+0x64>
 8007f9e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007fa2:	e00e      	b.n	8007fc2 <_Balloc+0x6e>
 8007fa4:	2221      	movs	r2, #33	; 0x21
 8007fa6:	2104      	movs	r1, #4
 8007fa8:	4620      	mov	r0, r4
 8007faa:	f001 ff8b 	bl	8009ec4 <_calloc_r>
 8007fae:	69e3      	ldr	r3, [r4, #28]
 8007fb0:	60f0      	str	r0, [r6, #12]
 8007fb2:	68db      	ldr	r3, [r3, #12]
 8007fb4:	2b00      	cmp	r3, #0
 8007fb6:	d1e4      	bne.n	8007f82 <_Balloc+0x2e>
 8007fb8:	2000      	movs	r0, #0
 8007fba:	bd70      	pop	{r4, r5, r6, pc}
 8007fbc:	6802      	ldr	r2, [r0, #0]
 8007fbe:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007fc2:	2300      	movs	r3, #0
 8007fc4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007fc8:	e7f7      	b.n	8007fba <_Balloc+0x66>
 8007fca:	bf00      	nop
 8007fcc:	0800b6ee 	.word	0x0800b6ee
 8007fd0:	0800b76e 	.word	0x0800b76e

08007fd4 <_Bfree>:
 8007fd4:	b570      	push	{r4, r5, r6, lr}
 8007fd6:	69c6      	ldr	r6, [r0, #28]
 8007fd8:	4605      	mov	r5, r0
 8007fda:	460c      	mov	r4, r1
 8007fdc:	b976      	cbnz	r6, 8007ffc <_Bfree+0x28>
 8007fde:	2010      	movs	r0, #16
 8007fe0:	f7ff ff04 	bl	8007dec <malloc>
 8007fe4:	4602      	mov	r2, r0
 8007fe6:	61e8      	str	r0, [r5, #28]
 8007fe8:	b920      	cbnz	r0, 8007ff4 <_Bfree+0x20>
 8007fea:	4b09      	ldr	r3, [pc, #36]	; (8008010 <_Bfree+0x3c>)
 8007fec:	4809      	ldr	r0, [pc, #36]	; (8008014 <_Bfree+0x40>)
 8007fee:	218f      	movs	r1, #143	; 0x8f
 8007ff0:	f001 ff4a 	bl	8009e88 <__assert_func>
 8007ff4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007ff8:	6006      	str	r6, [r0, #0]
 8007ffa:	60c6      	str	r6, [r0, #12]
 8007ffc:	b13c      	cbz	r4, 800800e <_Bfree+0x3a>
 8007ffe:	69eb      	ldr	r3, [r5, #28]
 8008000:	6862      	ldr	r2, [r4, #4]
 8008002:	68db      	ldr	r3, [r3, #12]
 8008004:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008008:	6021      	str	r1, [r4, #0]
 800800a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800800e:	bd70      	pop	{r4, r5, r6, pc}
 8008010:	0800b6ee 	.word	0x0800b6ee
 8008014:	0800b76e 	.word	0x0800b76e

08008018 <__multadd>:
 8008018:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800801c:	690d      	ldr	r5, [r1, #16]
 800801e:	4607      	mov	r7, r0
 8008020:	460c      	mov	r4, r1
 8008022:	461e      	mov	r6, r3
 8008024:	f101 0c14 	add.w	ip, r1, #20
 8008028:	2000      	movs	r0, #0
 800802a:	f8dc 3000 	ldr.w	r3, [ip]
 800802e:	b299      	uxth	r1, r3
 8008030:	fb02 6101 	mla	r1, r2, r1, r6
 8008034:	0c1e      	lsrs	r6, r3, #16
 8008036:	0c0b      	lsrs	r3, r1, #16
 8008038:	fb02 3306 	mla	r3, r2, r6, r3
 800803c:	b289      	uxth	r1, r1
 800803e:	3001      	adds	r0, #1
 8008040:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008044:	4285      	cmp	r5, r0
 8008046:	f84c 1b04 	str.w	r1, [ip], #4
 800804a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800804e:	dcec      	bgt.n	800802a <__multadd+0x12>
 8008050:	b30e      	cbz	r6, 8008096 <__multadd+0x7e>
 8008052:	68a3      	ldr	r3, [r4, #8]
 8008054:	42ab      	cmp	r3, r5
 8008056:	dc19      	bgt.n	800808c <__multadd+0x74>
 8008058:	6861      	ldr	r1, [r4, #4]
 800805a:	4638      	mov	r0, r7
 800805c:	3101      	adds	r1, #1
 800805e:	f7ff ff79 	bl	8007f54 <_Balloc>
 8008062:	4680      	mov	r8, r0
 8008064:	b928      	cbnz	r0, 8008072 <__multadd+0x5a>
 8008066:	4602      	mov	r2, r0
 8008068:	4b0c      	ldr	r3, [pc, #48]	; (800809c <__multadd+0x84>)
 800806a:	480d      	ldr	r0, [pc, #52]	; (80080a0 <__multadd+0x88>)
 800806c:	21ba      	movs	r1, #186	; 0xba
 800806e:	f001 ff0b 	bl	8009e88 <__assert_func>
 8008072:	6922      	ldr	r2, [r4, #16]
 8008074:	3202      	adds	r2, #2
 8008076:	f104 010c 	add.w	r1, r4, #12
 800807a:	0092      	lsls	r2, r2, #2
 800807c:	300c      	adds	r0, #12
 800807e:	f001 feeb 	bl	8009e58 <memcpy>
 8008082:	4621      	mov	r1, r4
 8008084:	4638      	mov	r0, r7
 8008086:	f7ff ffa5 	bl	8007fd4 <_Bfree>
 800808a:	4644      	mov	r4, r8
 800808c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008090:	3501      	adds	r5, #1
 8008092:	615e      	str	r6, [r3, #20]
 8008094:	6125      	str	r5, [r4, #16]
 8008096:	4620      	mov	r0, r4
 8008098:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800809c:	0800b75d 	.word	0x0800b75d
 80080a0:	0800b76e 	.word	0x0800b76e

080080a4 <__s2b>:
 80080a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80080a8:	460c      	mov	r4, r1
 80080aa:	4615      	mov	r5, r2
 80080ac:	461f      	mov	r7, r3
 80080ae:	2209      	movs	r2, #9
 80080b0:	3308      	adds	r3, #8
 80080b2:	4606      	mov	r6, r0
 80080b4:	fb93 f3f2 	sdiv	r3, r3, r2
 80080b8:	2100      	movs	r1, #0
 80080ba:	2201      	movs	r2, #1
 80080bc:	429a      	cmp	r2, r3
 80080be:	db09      	blt.n	80080d4 <__s2b+0x30>
 80080c0:	4630      	mov	r0, r6
 80080c2:	f7ff ff47 	bl	8007f54 <_Balloc>
 80080c6:	b940      	cbnz	r0, 80080da <__s2b+0x36>
 80080c8:	4602      	mov	r2, r0
 80080ca:	4b19      	ldr	r3, [pc, #100]	; (8008130 <__s2b+0x8c>)
 80080cc:	4819      	ldr	r0, [pc, #100]	; (8008134 <__s2b+0x90>)
 80080ce:	21d3      	movs	r1, #211	; 0xd3
 80080d0:	f001 feda 	bl	8009e88 <__assert_func>
 80080d4:	0052      	lsls	r2, r2, #1
 80080d6:	3101      	adds	r1, #1
 80080d8:	e7f0      	b.n	80080bc <__s2b+0x18>
 80080da:	9b08      	ldr	r3, [sp, #32]
 80080dc:	6143      	str	r3, [r0, #20]
 80080de:	2d09      	cmp	r5, #9
 80080e0:	f04f 0301 	mov.w	r3, #1
 80080e4:	6103      	str	r3, [r0, #16]
 80080e6:	dd16      	ble.n	8008116 <__s2b+0x72>
 80080e8:	f104 0909 	add.w	r9, r4, #9
 80080ec:	46c8      	mov	r8, r9
 80080ee:	442c      	add	r4, r5
 80080f0:	f818 3b01 	ldrb.w	r3, [r8], #1
 80080f4:	4601      	mov	r1, r0
 80080f6:	3b30      	subs	r3, #48	; 0x30
 80080f8:	220a      	movs	r2, #10
 80080fa:	4630      	mov	r0, r6
 80080fc:	f7ff ff8c 	bl	8008018 <__multadd>
 8008100:	45a0      	cmp	r8, r4
 8008102:	d1f5      	bne.n	80080f0 <__s2b+0x4c>
 8008104:	f1a5 0408 	sub.w	r4, r5, #8
 8008108:	444c      	add	r4, r9
 800810a:	1b2d      	subs	r5, r5, r4
 800810c:	1963      	adds	r3, r4, r5
 800810e:	42bb      	cmp	r3, r7
 8008110:	db04      	blt.n	800811c <__s2b+0x78>
 8008112:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008116:	340a      	adds	r4, #10
 8008118:	2509      	movs	r5, #9
 800811a:	e7f6      	b.n	800810a <__s2b+0x66>
 800811c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8008120:	4601      	mov	r1, r0
 8008122:	3b30      	subs	r3, #48	; 0x30
 8008124:	220a      	movs	r2, #10
 8008126:	4630      	mov	r0, r6
 8008128:	f7ff ff76 	bl	8008018 <__multadd>
 800812c:	e7ee      	b.n	800810c <__s2b+0x68>
 800812e:	bf00      	nop
 8008130:	0800b75d 	.word	0x0800b75d
 8008134:	0800b76e 	.word	0x0800b76e

08008138 <__hi0bits>:
 8008138:	0c03      	lsrs	r3, r0, #16
 800813a:	041b      	lsls	r3, r3, #16
 800813c:	b9d3      	cbnz	r3, 8008174 <__hi0bits+0x3c>
 800813e:	0400      	lsls	r0, r0, #16
 8008140:	2310      	movs	r3, #16
 8008142:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8008146:	bf04      	itt	eq
 8008148:	0200      	lsleq	r0, r0, #8
 800814a:	3308      	addeq	r3, #8
 800814c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8008150:	bf04      	itt	eq
 8008152:	0100      	lsleq	r0, r0, #4
 8008154:	3304      	addeq	r3, #4
 8008156:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800815a:	bf04      	itt	eq
 800815c:	0080      	lsleq	r0, r0, #2
 800815e:	3302      	addeq	r3, #2
 8008160:	2800      	cmp	r0, #0
 8008162:	db05      	blt.n	8008170 <__hi0bits+0x38>
 8008164:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8008168:	f103 0301 	add.w	r3, r3, #1
 800816c:	bf08      	it	eq
 800816e:	2320      	moveq	r3, #32
 8008170:	4618      	mov	r0, r3
 8008172:	4770      	bx	lr
 8008174:	2300      	movs	r3, #0
 8008176:	e7e4      	b.n	8008142 <__hi0bits+0xa>

08008178 <__lo0bits>:
 8008178:	6803      	ldr	r3, [r0, #0]
 800817a:	f013 0207 	ands.w	r2, r3, #7
 800817e:	d00c      	beq.n	800819a <__lo0bits+0x22>
 8008180:	07d9      	lsls	r1, r3, #31
 8008182:	d422      	bmi.n	80081ca <__lo0bits+0x52>
 8008184:	079a      	lsls	r2, r3, #30
 8008186:	bf49      	itett	mi
 8008188:	085b      	lsrmi	r3, r3, #1
 800818a:	089b      	lsrpl	r3, r3, #2
 800818c:	6003      	strmi	r3, [r0, #0]
 800818e:	2201      	movmi	r2, #1
 8008190:	bf5c      	itt	pl
 8008192:	6003      	strpl	r3, [r0, #0]
 8008194:	2202      	movpl	r2, #2
 8008196:	4610      	mov	r0, r2
 8008198:	4770      	bx	lr
 800819a:	b299      	uxth	r1, r3
 800819c:	b909      	cbnz	r1, 80081a2 <__lo0bits+0x2a>
 800819e:	0c1b      	lsrs	r3, r3, #16
 80081a0:	2210      	movs	r2, #16
 80081a2:	b2d9      	uxtb	r1, r3
 80081a4:	b909      	cbnz	r1, 80081aa <__lo0bits+0x32>
 80081a6:	3208      	adds	r2, #8
 80081a8:	0a1b      	lsrs	r3, r3, #8
 80081aa:	0719      	lsls	r1, r3, #28
 80081ac:	bf04      	itt	eq
 80081ae:	091b      	lsreq	r3, r3, #4
 80081b0:	3204      	addeq	r2, #4
 80081b2:	0799      	lsls	r1, r3, #30
 80081b4:	bf04      	itt	eq
 80081b6:	089b      	lsreq	r3, r3, #2
 80081b8:	3202      	addeq	r2, #2
 80081ba:	07d9      	lsls	r1, r3, #31
 80081bc:	d403      	bmi.n	80081c6 <__lo0bits+0x4e>
 80081be:	085b      	lsrs	r3, r3, #1
 80081c0:	f102 0201 	add.w	r2, r2, #1
 80081c4:	d003      	beq.n	80081ce <__lo0bits+0x56>
 80081c6:	6003      	str	r3, [r0, #0]
 80081c8:	e7e5      	b.n	8008196 <__lo0bits+0x1e>
 80081ca:	2200      	movs	r2, #0
 80081cc:	e7e3      	b.n	8008196 <__lo0bits+0x1e>
 80081ce:	2220      	movs	r2, #32
 80081d0:	e7e1      	b.n	8008196 <__lo0bits+0x1e>
	...

080081d4 <__i2b>:
 80081d4:	b510      	push	{r4, lr}
 80081d6:	460c      	mov	r4, r1
 80081d8:	2101      	movs	r1, #1
 80081da:	f7ff febb 	bl	8007f54 <_Balloc>
 80081de:	4602      	mov	r2, r0
 80081e0:	b928      	cbnz	r0, 80081ee <__i2b+0x1a>
 80081e2:	4b05      	ldr	r3, [pc, #20]	; (80081f8 <__i2b+0x24>)
 80081e4:	4805      	ldr	r0, [pc, #20]	; (80081fc <__i2b+0x28>)
 80081e6:	f240 1145 	movw	r1, #325	; 0x145
 80081ea:	f001 fe4d 	bl	8009e88 <__assert_func>
 80081ee:	2301      	movs	r3, #1
 80081f0:	6144      	str	r4, [r0, #20]
 80081f2:	6103      	str	r3, [r0, #16]
 80081f4:	bd10      	pop	{r4, pc}
 80081f6:	bf00      	nop
 80081f8:	0800b75d 	.word	0x0800b75d
 80081fc:	0800b76e 	.word	0x0800b76e

08008200 <__multiply>:
 8008200:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008204:	4691      	mov	r9, r2
 8008206:	690a      	ldr	r2, [r1, #16]
 8008208:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800820c:	429a      	cmp	r2, r3
 800820e:	bfb8      	it	lt
 8008210:	460b      	movlt	r3, r1
 8008212:	460c      	mov	r4, r1
 8008214:	bfbc      	itt	lt
 8008216:	464c      	movlt	r4, r9
 8008218:	4699      	movlt	r9, r3
 800821a:	6927      	ldr	r7, [r4, #16]
 800821c:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8008220:	68a3      	ldr	r3, [r4, #8]
 8008222:	6861      	ldr	r1, [r4, #4]
 8008224:	eb07 060a 	add.w	r6, r7, sl
 8008228:	42b3      	cmp	r3, r6
 800822a:	b085      	sub	sp, #20
 800822c:	bfb8      	it	lt
 800822e:	3101      	addlt	r1, #1
 8008230:	f7ff fe90 	bl	8007f54 <_Balloc>
 8008234:	b930      	cbnz	r0, 8008244 <__multiply+0x44>
 8008236:	4602      	mov	r2, r0
 8008238:	4b44      	ldr	r3, [pc, #272]	; (800834c <__multiply+0x14c>)
 800823a:	4845      	ldr	r0, [pc, #276]	; (8008350 <__multiply+0x150>)
 800823c:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8008240:	f001 fe22 	bl	8009e88 <__assert_func>
 8008244:	f100 0514 	add.w	r5, r0, #20
 8008248:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800824c:	462b      	mov	r3, r5
 800824e:	2200      	movs	r2, #0
 8008250:	4543      	cmp	r3, r8
 8008252:	d321      	bcc.n	8008298 <__multiply+0x98>
 8008254:	f104 0314 	add.w	r3, r4, #20
 8008258:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800825c:	f109 0314 	add.w	r3, r9, #20
 8008260:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8008264:	9202      	str	r2, [sp, #8]
 8008266:	1b3a      	subs	r2, r7, r4
 8008268:	3a15      	subs	r2, #21
 800826a:	f022 0203 	bic.w	r2, r2, #3
 800826e:	3204      	adds	r2, #4
 8008270:	f104 0115 	add.w	r1, r4, #21
 8008274:	428f      	cmp	r7, r1
 8008276:	bf38      	it	cc
 8008278:	2204      	movcc	r2, #4
 800827a:	9201      	str	r2, [sp, #4]
 800827c:	9a02      	ldr	r2, [sp, #8]
 800827e:	9303      	str	r3, [sp, #12]
 8008280:	429a      	cmp	r2, r3
 8008282:	d80c      	bhi.n	800829e <__multiply+0x9e>
 8008284:	2e00      	cmp	r6, #0
 8008286:	dd03      	ble.n	8008290 <__multiply+0x90>
 8008288:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800828c:	2b00      	cmp	r3, #0
 800828e:	d05b      	beq.n	8008348 <__multiply+0x148>
 8008290:	6106      	str	r6, [r0, #16]
 8008292:	b005      	add	sp, #20
 8008294:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008298:	f843 2b04 	str.w	r2, [r3], #4
 800829c:	e7d8      	b.n	8008250 <__multiply+0x50>
 800829e:	f8b3 a000 	ldrh.w	sl, [r3]
 80082a2:	f1ba 0f00 	cmp.w	sl, #0
 80082a6:	d024      	beq.n	80082f2 <__multiply+0xf2>
 80082a8:	f104 0e14 	add.w	lr, r4, #20
 80082ac:	46a9      	mov	r9, r5
 80082ae:	f04f 0c00 	mov.w	ip, #0
 80082b2:	f85e 2b04 	ldr.w	r2, [lr], #4
 80082b6:	f8d9 1000 	ldr.w	r1, [r9]
 80082ba:	fa1f fb82 	uxth.w	fp, r2
 80082be:	b289      	uxth	r1, r1
 80082c0:	fb0a 110b 	mla	r1, sl, fp, r1
 80082c4:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 80082c8:	f8d9 2000 	ldr.w	r2, [r9]
 80082cc:	4461      	add	r1, ip
 80082ce:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80082d2:	fb0a c20b 	mla	r2, sl, fp, ip
 80082d6:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80082da:	b289      	uxth	r1, r1
 80082dc:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80082e0:	4577      	cmp	r7, lr
 80082e2:	f849 1b04 	str.w	r1, [r9], #4
 80082e6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80082ea:	d8e2      	bhi.n	80082b2 <__multiply+0xb2>
 80082ec:	9a01      	ldr	r2, [sp, #4]
 80082ee:	f845 c002 	str.w	ip, [r5, r2]
 80082f2:	9a03      	ldr	r2, [sp, #12]
 80082f4:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80082f8:	3304      	adds	r3, #4
 80082fa:	f1b9 0f00 	cmp.w	r9, #0
 80082fe:	d021      	beq.n	8008344 <__multiply+0x144>
 8008300:	6829      	ldr	r1, [r5, #0]
 8008302:	f104 0c14 	add.w	ip, r4, #20
 8008306:	46ae      	mov	lr, r5
 8008308:	f04f 0a00 	mov.w	sl, #0
 800830c:	f8bc b000 	ldrh.w	fp, [ip]
 8008310:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8008314:	fb09 220b 	mla	r2, r9, fp, r2
 8008318:	4452      	add	r2, sl
 800831a:	b289      	uxth	r1, r1
 800831c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8008320:	f84e 1b04 	str.w	r1, [lr], #4
 8008324:	f85c 1b04 	ldr.w	r1, [ip], #4
 8008328:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800832c:	f8be 1000 	ldrh.w	r1, [lr]
 8008330:	fb09 110a 	mla	r1, r9, sl, r1
 8008334:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8008338:	4567      	cmp	r7, ip
 800833a:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800833e:	d8e5      	bhi.n	800830c <__multiply+0x10c>
 8008340:	9a01      	ldr	r2, [sp, #4]
 8008342:	50a9      	str	r1, [r5, r2]
 8008344:	3504      	adds	r5, #4
 8008346:	e799      	b.n	800827c <__multiply+0x7c>
 8008348:	3e01      	subs	r6, #1
 800834a:	e79b      	b.n	8008284 <__multiply+0x84>
 800834c:	0800b75d 	.word	0x0800b75d
 8008350:	0800b76e 	.word	0x0800b76e

08008354 <__pow5mult>:
 8008354:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008358:	4615      	mov	r5, r2
 800835a:	f012 0203 	ands.w	r2, r2, #3
 800835e:	4606      	mov	r6, r0
 8008360:	460f      	mov	r7, r1
 8008362:	d007      	beq.n	8008374 <__pow5mult+0x20>
 8008364:	4c25      	ldr	r4, [pc, #148]	; (80083fc <__pow5mult+0xa8>)
 8008366:	3a01      	subs	r2, #1
 8008368:	2300      	movs	r3, #0
 800836a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800836e:	f7ff fe53 	bl	8008018 <__multadd>
 8008372:	4607      	mov	r7, r0
 8008374:	10ad      	asrs	r5, r5, #2
 8008376:	d03d      	beq.n	80083f4 <__pow5mult+0xa0>
 8008378:	69f4      	ldr	r4, [r6, #28]
 800837a:	b97c      	cbnz	r4, 800839c <__pow5mult+0x48>
 800837c:	2010      	movs	r0, #16
 800837e:	f7ff fd35 	bl	8007dec <malloc>
 8008382:	4602      	mov	r2, r0
 8008384:	61f0      	str	r0, [r6, #28]
 8008386:	b928      	cbnz	r0, 8008394 <__pow5mult+0x40>
 8008388:	4b1d      	ldr	r3, [pc, #116]	; (8008400 <__pow5mult+0xac>)
 800838a:	481e      	ldr	r0, [pc, #120]	; (8008404 <__pow5mult+0xb0>)
 800838c:	f240 11b3 	movw	r1, #435	; 0x1b3
 8008390:	f001 fd7a 	bl	8009e88 <__assert_func>
 8008394:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008398:	6004      	str	r4, [r0, #0]
 800839a:	60c4      	str	r4, [r0, #12]
 800839c:	f8d6 801c 	ldr.w	r8, [r6, #28]
 80083a0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80083a4:	b94c      	cbnz	r4, 80083ba <__pow5mult+0x66>
 80083a6:	f240 2171 	movw	r1, #625	; 0x271
 80083aa:	4630      	mov	r0, r6
 80083ac:	f7ff ff12 	bl	80081d4 <__i2b>
 80083b0:	2300      	movs	r3, #0
 80083b2:	f8c8 0008 	str.w	r0, [r8, #8]
 80083b6:	4604      	mov	r4, r0
 80083b8:	6003      	str	r3, [r0, #0]
 80083ba:	f04f 0900 	mov.w	r9, #0
 80083be:	07eb      	lsls	r3, r5, #31
 80083c0:	d50a      	bpl.n	80083d8 <__pow5mult+0x84>
 80083c2:	4639      	mov	r1, r7
 80083c4:	4622      	mov	r2, r4
 80083c6:	4630      	mov	r0, r6
 80083c8:	f7ff ff1a 	bl	8008200 <__multiply>
 80083cc:	4639      	mov	r1, r7
 80083ce:	4680      	mov	r8, r0
 80083d0:	4630      	mov	r0, r6
 80083d2:	f7ff fdff 	bl	8007fd4 <_Bfree>
 80083d6:	4647      	mov	r7, r8
 80083d8:	106d      	asrs	r5, r5, #1
 80083da:	d00b      	beq.n	80083f4 <__pow5mult+0xa0>
 80083dc:	6820      	ldr	r0, [r4, #0]
 80083de:	b938      	cbnz	r0, 80083f0 <__pow5mult+0x9c>
 80083e0:	4622      	mov	r2, r4
 80083e2:	4621      	mov	r1, r4
 80083e4:	4630      	mov	r0, r6
 80083e6:	f7ff ff0b 	bl	8008200 <__multiply>
 80083ea:	6020      	str	r0, [r4, #0]
 80083ec:	f8c0 9000 	str.w	r9, [r0]
 80083f0:	4604      	mov	r4, r0
 80083f2:	e7e4      	b.n	80083be <__pow5mult+0x6a>
 80083f4:	4638      	mov	r0, r7
 80083f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80083fa:	bf00      	nop
 80083fc:	0800b8b8 	.word	0x0800b8b8
 8008400:	0800b6ee 	.word	0x0800b6ee
 8008404:	0800b76e 	.word	0x0800b76e

08008408 <__lshift>:
 8008408:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800840c:	460c      	mov	r4, r1
 800840e:	6849      	ldr	r1, [r1, #4]
 8008410:	6923      	ldr	r3, [r4, #16]
 8008412:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008416:	68a3      	ldr	r3, [r4, #8]
 8008418:	4607      	mov	r7, r0
 800841a:	4691      	mov	r9, r2
 800841c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008420:	f108 0601 	add.w	r6, r8, #1
 8008424:	42b3      	cmp	r3, r6
 8008426:	db0b      	blt.n	8008440 <__lshift+0x38>
 8008428:	4638      	mov	r0, r7
 800842a:	f7ff fd93 	bl	8007f54 <_Balloc>
 800842e:	4605      	mov	r5, r0
 8008430:	b948      	cbnz	r0, 8008446 <__lshift+0x3e>
 8008432:	4602      	mov	r2, r0
 8008434:	4b28      	ldr	r3, [pc, #160]	; (80084d8 <__lshift+0xd0>)
 8008436:	4829      	ldr	r0, [pc, #164]	; (80084dc <__lshift+0xd4>)
 8008438:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800843c:	f001 fd24 	bl	8009e88 <__assert_func>
 8008440:	3101      	adds	r1, #1
 8008442:	005b      	lsls	r3, r3, #1
 8008444:	e7ee      	b.n	8008424 <__lshift+0x1c>
 8008446:	2300      	movs	r3, #0
 8008448:	f100 0114 	add.w	r1, r0, #20
 800844c:	f100 0210 	add.w	r2, r0, #16
 8008450:	4618      	mov	r0, r3
 8008452:	4553      	cmp	r3, sl
 8008454:	db33      	blt.n	80084be <__lshift+0xb6>
 8008456:	6920      	ldr	r0, [r4, #16]
 8008458:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800845c:	f104 0314 	add.w	r3, r4, #20
 8008460:	f019 091f 	ands.w	r9, r9, #31
 8008464:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008468:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800846c:	d02b      	beq.n	80084c6 <__lshift+0xbe>
 800846e:	f1c9 0e20 	rsb	lr, r9, #32
 8008472:	468a      	mov	sl, r1
 8008474:	2200      	movs	r2, #0
 8008476:	6818      	ldr	r0, [r3, #0]
 8008478:	fa00 f009 	lsl.w	r0, r0, r9
 800847c:	4310      	orrs	r0, r2
 800847e:	f84a 0b04 	str.w	r0, [sl], #4
 8008482:	f853 2b04 	ldr.w	r2, [r3], #4
 8008486:	459c      	cmp	ip, r3
 8008488:	fa22 f20e 	lsr.w	r2, r2, lr
 800848c:	d8f3      	bhi.n	8008476 <__lshift+0x6e>
 800848e:	ebac 0304 	sub.w	r3, ip, r4
 8008492:	3b15      	subs	r3, #21
 8008494:	f023 0303 	bic.w	r3, r3, #3
 8008498:	3304      	adds	r3, #4
 800849a:	f104 0015 	add.w	r0, r4, #21
 800849e:	4584      	cmp	ip, r0
 80084a0:	bf38      	it	cc
 80084a2:	2304      	movcc	r3, #4
 80084a4:	50ca      	str	r2, [r1, r3]
 80084a6:	b10a      	cbz	r2, 80084ac <__lshift+0xa4>
 80084a8:	f108 0602 	add.w	r6, r8, #2
 80084ac:	3e01      	subs	r6, #1
 80084ae:	4638      	mov	r0, r7
 80084b0:	612e      	str	r6, [r5, #16]
 80084b2:	4621      	mov	r1, r4
 80084b4:	f7ff fd8e 	bl	8007fd4 <_Bfree>
 80084b8:	4628      	mov	r0, r5
 80084ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80084be:	f842 0f04 	str.w	r0, [r2, #4]!
 80084c2:	3301      	adds	r3, #1
 80084c4:	e7c5      	b.n	8008452 <__lshift+0x4a>
 80084c6:	3904      	subs	r1, #4
 80084c8:	f853 2b04 	ldr.w	r2, [r3], #4
 80084cc:	f841 2f04 	str.w	r2, [r1, #4]!
 80084d0:	459c      	cmp	ip, r3
 80084d2:	d8f9      	bhi.n	80084c8 <__lshift+0xc0>
 80084d4:	e7ea      	b.n	80084ac <__lshift+0xa4>
 80084d6:	bf00      	nop
 80084d8:	0800b75d 	.word	0x0800b75d
 80084dc:	0800b76e 	.word	0x0800b76e

080084e0 <__mcmp>:
 80084e0:	b530      	push	{r4, r5, lr}
 80084e2:	6902      	ldr	r2, [r0, #16]
 80084e4:	690c      	ldr	r4, [r1, #16]
 80084e6:	1b12      	subs	r2, r2, r4
 80084e8:	d10e      	bne.n	8008508 <__mcmp+0x28>
 80084ea:	f100 0314 	add.w	r3, r0, #20
 80084ee:	3114      	adds	r1, #20
 80084f0:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80084f4:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80084f8:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80084fc:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8008500:	42a5      	cmp	r5, r4
 8008502:	d003      	beq.n	800850c <__mcmp+0x2c>
 8008504:	d305      	bcc.n	8008512 <__mcmp+0x32>
 8008506:	2201      	movs	r2, #1
 8008508:	4610      	mov	r0, r2
 800850a:	bd30      	pop	{r4, r5, pc}
 800850c:	4283      	cmp	r3, r0
 800850e:	d3f3      	bcc.n	80084f8 <__mcmp+0x18>
 8008510:	e7fa      	b.n	8008508 <__mcmp+0x28>
 8008512:	f04f 32ff 	mov.w	r2, #4294967295
 8008516:	e7f7      	b.n	8008508 <__mcmp+0x28>

08008518 <__mdiff>:
 8008518:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800851c:	460c      	mov	r4, r1
 800851e:	4606      	mov	r6, r0
 8008520:	4611      	mov	r1, r2
 8008522:	4620      	mov	r0, r4
 8008524:	4690      	mov	r8, r2
 8008526:	f7ff ffdb 	bl	80084e0 <__mcmp>
 800852a:	1e05      	subs	r5, r0, #0
 800852c:	d110      	bne.n	8008550 <__mdiff+0x38>
 800852e:	4629      	mov	r1, r5
 8008530:	4630      	mov	r0, r6
 8008532:	f7ff fd0f 	bl	8007f54 <_Balloc>
 8008536:	b930      	cbnz	r0, 8008546 <__mdiff+0x2e>
 8008538:	4b3a      	ldr	r3, [pc, #232]	; (8008624 <__mdiff+0x10c>)
 800853a:	4602      	mov	r2, r0
 800853c:	f240 2137 	movw	r1, #567	; 0x237
 8008540:	4839      	ldr	r0, [pc, #228]	; (8008628 <__mdiff+0x110>)
 8008542:	f001 fca1 	bl	8009e88 <__assert_func>
 8008546:	2301      	movs	r3, #1
 8008548:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800854c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008550:	bfa4      	itt	ge
 8008552:	4643      	movge	r3, r8
 8008554:	46a0      	movge	r8, r4
 8008556:	4630      	mov	r0, r6
 8008558:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800855c:	bfa6      	itte	ge
 800855e:	461c      	movge	r4, r3
 8008560:	2500      	movge	r5, #0
 8008562:	2501      	movlt	r5, #1
 8008564:	f7ff fcf6 	bl	8007f54 <_Balloc>
 8008568:	b920      	cbnz	r0, 8008574 <__mdiff+0x5c>
 800856a:	4b2e      	ldr	r3, [pc, #184]	; (8008624 <__mdiff+0x10c>)
 800856c:	4602      	mov	r2, r0
 800856e:	f240 2145 	movw	r1, #581	; 0x245
 8008572:	e7e5      	b.n	8008540 <__mdiff+0x28>
 8008574:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8008578:	6926      	ldr	r6, [r4, #16]
 800857a:	60c5      	str	r5, [r0, #12]
 800857c:	f104 0914 	add.w	r9, r4, #20
 8008580:	f108 0514 	add.w	r5, r8, #20
 8008584:	f100 0e14 	add.w	lr, r0, #20
 8008588:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800858c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8008590:	f108 0210 	add.w	r2, r8, #16
 8008594:	46f2      	mov	sl, lr
 8008596:	2100      	movs	r1, #0
 8008598:	f859 3b04 	ldr.w	r3, [r9], #4
 800859c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80085a0:	fa11 f88b 	uxtah	r8, r1, fp
 80085a4:	b299      	uxth	r1, r3
 80085a6:	0c1b      	lsrs	r3, r3, #16
 80085a8:	eba8 0801 	sub.w	r8, r8, r1
 80085ac:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80085b0:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80085b4:	fa1f f888 	uxth.w	r8, r8
 80085b8:	1419      	asrs	r1, r3, #16
 80085ba:	454e      	cmp	r6, r9
 80085bc:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80085c0:	f84a 3b04 	str.w	r3, [sl], #4
 80085c4:	d8e8      	bhi.n	8008598 <__mdiff+0x80>
 80085c6:	1b33      	subs	r3, r6, r4
 80085c8:	3b15      	subs	r3, #21
 80085ca:	f023 0303 	bic.w	r3, r3, #3
 80085ce:	3304      	adds	r3, #4
 80085d0:	3415      	adds	r4, #21
 80085d2:	42a6      	cmp	r6, r4
 80085d4:	bf38      	it	cc
 80085d6:	2304      	movcc	r3, #4
 80085d8:	441d      	add	r5, r3
 80085da:	4473      	add	r3, lr
 80085dc:	469e      	mov	lr, r3
 80085de:	462e      	mov	r6, r5
 80085e0:	4566      	cmp	r6, ip
 80085e2:	d30e      	bcc.n	8008602 <__mdiff+0xea>
 80085e4:	f10c 0203 	add.w	r2, ip, #3
 80085e8:	1b52      	subs	r2, r2, r5
 80085ea:	f022 0203 	bic.w	r2, r2, #3
 80085ee:	3d03      	subs	r5, #3
 80085f0:	45ac      	cmp	ip, r5
 80085f2:	bf38      	it	cc
 80085f4:	2200      	movcc	r2, #0
 80085f6:	4413      	add	r3, r2
 80085f8:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 80085fc:	b17a      	cbz	r2, 800861e <__mdiff+0x106>
 80085fe:	6107      	str	r7, [r0, #16]
 8008600:	e7a4      	b.n	800854c <__mdiff+0x34>
 8008602:	f856 8b04 	ldr.w	r8, [r6], #4
 8008606:	fa11 f288 	uxtah	r2, r1, r8
 800860a:	1414      	asrs	r4, r2, #16
 800860c:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8008610:	b292      	uxth	r2, r2
 8008612:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8008616:	f84e 2b04 	str.w	r2, [lr], #4
 800861a:	1421      	asrs	r1, r4, #16
 800861c:	e7e0      	b.n	80085e0 <__mdiff+0xc8>
 800861e:	3f01      	subs	r7, #1
 8008620:	e7ea      	b.n	80085f8 <__mdiff+0xe0>
 8008622:	bf00      	nop
 8008624:	0800b75d 	.word	0x0800b75d
 8008628:	0800b76e 	.word	0x0800b76e

0800862c <__ulp>:
 800862c:	b082      	sub	sp, #8
 800862e:	ed8d 0b00 	vstr	d0, [sp]
 8008632:	9a01      	ldr	r2, [sp, #4]
 8008634:	4b0f      	ldr	r3, [pc, #60]	; (8008674 <__ulp+0x48>)
 8008636:	4013      	ands	r3, r2
 8008638:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 800863c:	2b00      	cmp	r3, #0
 800863e:	dc08      	bgt.n	8008652 <__ulp+0x26>
 8008640:	425b      	negs	r3, r3
 8008642:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 8008646:	ea4f 5223 	mov.w	r2, r3, asr #20
 800864a:	da04      	bge.n	8008656 <__ulp+0x2a>
 800864c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8008650:	4113      	asrs	r3, r2
 8008652:	2200      	movs	r2, #0
 8008654:	e008      	b.n	8008668 <__ulp+0x3c>
 8008656:	f1a2 0314 	sub.w	r3, r2, #20
 800865a:	2b1e      	cmp	r3, #30
 800865c:	bfda      	itte	le
 800865e:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 8008662:	40da      	lsrle	r2, r3
 8008664:	2201      	movgt	r2, #1
 8008666:	2300      	movs	r3, #0
 8008668:	4619      	mov	r1, r3
 800866a:	4610      	mov	r0, r2
 800866c:	ec41 0b10 	vmov	d0, r0, r1
 8008670:	b002      	add	sp, #8
 8008672:	4770      	bx	lr
 8008674:	7ff00000 	.word	0x7ff00000

08008678 <__b2d>:
 8008678:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800867c:	6906      	ldr	r6, [r0, #16]
 800867e:	f100 0814 	add.w	r8, r0, #20
 8008682:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8008686:	1f37      	subs	r7, r6, #4
 8008688:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800868c:	4610      	mov	r0, r2
 800868e:	f7ff fd53 	bl	8008138 <__hi0bits>
 8008692:	f1c0 0320 	rsb	r3, r0, #32
 8008696:	280a      	cmp	r0, #10
 8008698:	600b      	str	r3, [r1, #0]
 800869a:	491b      	ldr	r1, [pc, #108]	; (8008708 <__b2d+0x90>)
 800869c:	dc15      	bgt.n	80086ca <__b2d+0x52>
 800869e:	f1c0 0c0b 	rsb	ip, r0, #11
 80086a2:	fa22 f30c 	lsr.w	r3, r2, ip
 80086a6:	45b8      	cmp	r8, r7
 80086a8:	ea43 0501 	orr.w	r5, r3, r1
 80086ac:	bf34      	ite	cc
 80086ae:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80086b2:	2300      	movcs	r3, #0
 80086b4:	3015      	adds	r0, #21
 80086b6:	fa02 f000 	lsl.w	r0, r2, r0
 80086ba:	fa23 f30c 	lsr.w	r3, r3, ip
 80086be:	4303      	orrs	r3, r0
 80086c0:	461c      	mov	r4, r3
 80086c2:	ec45 4b10 	vmov	d0, r4, r5
 80086c6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80086ca:	45b8      	cmp	r8, r7
 80086cc:	bf3a      	itte	cc
 80086ce:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80086d2:	f1a6 0708 	subcc.w	r7, r6, #8
 80086d6:	2300      	movcs	r3, #0
 80086d8:	380b      	subs	r0, #11
 80086da:	d012      	beq.n	8008702 <__b2d+0x8a>
 80086dc:	f1c0 0120 	rsb	r1, r0, #32
 80086e0:	fa23 f401 	lsr.w	r4, r3, r1
 80086e4:	4082      	lsls	r2, r0
 80086e6:	4322      	orrs	r2, r4
 80086e8:	4547      	cmp	r7, r8
 80086ea:	f042 557f 	orr.w	r5, r2, #1069547520	; 0x3fc00000
 80086ee:	bf8c      	ite	hi
 80086f0:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 80086f4:	2200      	movls	r2, #0
 80086f6:	4083      	lsls	r3, r0
 80086f8:	40ca      	lsrs	r2, r1
 80086fa:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 80086fe:	4313      	orrs	r3, r2
 8008700:	e7de      	b.n	80086c0 <__b2d+0x48>
 8008702:	ea42 0501 	orr.w	r5, r2, r1
 8008706:	e7db      	b.n	80086c0 <__b2d+0x48>
 8008708:	3ff00000 	.word	0x3ff00000

0800870c <__d2b>:
 800870c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008710:	460f      	mov	r7, r1
 8008712:	2101      	movs	r1, #1
 8008714:	ec59 8b10 	vmov	r8, r9, d0
 8008718:	4616      	mov	r6, r2
 800871a:	f7ff fc1b 	bl	8007f54 <_Balloc>
 800871e:	4604      	mov	r4, r0
 8008720:	b930      	cbnz	r0, 8008730 <__d2b+0x24>
 8008722:	4602      	mov	r2, r0
 8008724:	4b24      	ldr	r3, [pc, #144]	; (80087b8 <__d2b+0xac>)
 8008726:	4825      	ldr	r0, [pc, #148]	; (80087bc <__d2b+0xb0>)
 8008728:	f240 310f 	movw	r1, #783	; 0x30f
 800872c:	f001 fbac 	bl	8009e88 <__assert_func>
 8008730:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008734:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008738:	bb2d      	cbnz	r5, 8008786 <__d2b+0x7a>
 800873a:	9301      	str	r3, [sp, #4]
 800873c:	f1b8 0300 	subs.w	r3, r8, #0
 8008740:	d026      	beq.n	8008790 <__d2b+0x84>
 8008742:	4668      	mov	r0, sp
 8008744:	9300      	str	r3, [sp, #0]
 8008746:	f7ff fd17 	bl	8008178 <__lo0bits>
 800874a:	e9dd 1200 	ldrd	r1, r2, [sp]
 800874e:	b1e8      	cbz	r0, 800878c <__d2b+0x80>
 8008750:	f1c0 0320 	rsb	r3, r0, #32
 8008754:	fa02 f303 	lsl.w	r3, r2, r3
 8008758:	430b      	orrs	r3, r1
 800875a:	40c2      	lsrs	r2, r0
 800875c:	6163      	str	r3, [r4, #20]
 800875e:	9201      	str	r2, [sp, #4]
 8008760:	9b01      	ldr	r3, [sp, #4]
 8008762:	61a3      	str	r3, [r4, #24]
 8008764:	2b00      	cmp	r3, #0
 8008766:	bf14      	ite	ne
 8008768:	2202      	movne	r2, #2
 800876a:	2201      	moveq	r2, #1
 800876c:	6122      	str	r2, [r4, #16]
 800876e:	b1bd      	cbz	r5, 80087a0 <__d2b+0x94>
 8008770:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8008774:	4405      	add	r5, r0
 8008776:	603d      	str	r5, [r7, #0]
 8008778:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800877c:	6030      	str	r0, [r6, #0]
 800877e:	4620      	mov	r0, r4
 8008780:	b003      	add	sp, #12
 8008782:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008786:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800878a:	e7d6      	b.n	800873a <__d2b+0x2e>
 800878c:	6161      	str	r1, [r4, #20]
 800878e:	e7e7      	b.n	8008760 <__d2b+0x54>
 8008790:	a801      	add	r0, sp, #4
 8008792:	f7ff fcf1 	bl	8008178 <__lo0bits>
 8008796:	9b01      	ldr	r3, [sp, #4]
 8008798:	6163      	str	r3, [r4, #20]
 800879a:	3020      	adds	r0, #32
 800879c:	2201      	movs	r2, #1
 800879e:	e7e5      	b.n	800876c <__d2b+0x60>
 80087a0:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80087a4:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80087a8:	6038      	str	r0, [r7, #0]
 80087aa:	6918      	ldr	r0, [r3, #16]
 80087ac:	f7ff fcc4 	bl	8008138 <__hi0bits>
 80087b0:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80087b4:	e7e2      	b.n	800877c <__d2b+0x70>
 80087b6:	bf00      	nop
 80087b8:	0800b75d 	.word	0x0800b75d
 80087bc:	0800b76e 	.word	0x0800b76e

080087c0 <__ratio>:
 80087c0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80087c4:	4688      	mov	r8, r1
 80087c6:	4669      	mov	r1, sp
 80087c8:	4681      	mov	r9, r0
 80087ca:	f7ff ff55 	bl	8008678 <__b2d>
 80087ce:	a901      	add	r1, sp, #4
 80087d0:	4640      	mov	r0, r8
 80087d2:	ec55 4b10 	vmov	r4, r5, d0
 80087d6:	f7ff ff4f 	bl	8008678 <__b2d>
 80087da:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80087de:	f8d8 2010 	ldr.w	r2, [r8, #16]
 80087e2:	eba3 0c02 	sub.w	ip, r3, r2
 80087e6:	e9dd 3200 	ldrd	r3, r2, [sp]
 80087ea:	1a9b      	subs	r3, r3, r2
 80087ec:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 80087f0:	ec51 0b10 	vmov	r0, r1, d0
 80087f4:	2b00      	cmp	r3, #0
 80087f6:	bfd6      	itet	le
 80087f8:	460a      	movle	r2, r1
 80087fa:	462a      	movgt	r2, r5
 80087fc:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8008800:	468b      	mov	fp, r1
 8008802:	462f      	mov	r7, r5
 8008804:	bfd4      	ite	le
 8008806:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800880a:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800880e:	4620      	mov	r0, r4
 8008810:	ee10 2a10 	vmov	r2, s0
 8008814:	465b      	mov	r3, fp
 8008816:	4639      	mov	r1, r7
 8008818:	f7f8 f840 	bl	800089c <__aeabi_ddiv>
 800881c:	ec41 0b10 	vmov	d0, r0, r1
 8008820:	b003      	add	sp, #12
 8008822:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08008826 <__copybits>:
 8008826:	3901      	subs	r1, #1
 8008828:	b570      	push	{r4, r5, r6, lr}
 800882a:	1149      	asrs	r1, r1, #5
 800882c:	6914      	ldr	r4, [r2, #16]
 800882e:	3101      	adds	r1, #1
 8008830:	f102 0314 	add.w	r3, r2, #20
 8008834:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8008838:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800883c:	1f05      	subs	r5, r0, #4
 800883e:	42a3      	cmp	r3, r4
 8008840:	d30c      	bcc.n	800885c <__copybits+0x36>
 8008842:	1aa3      	subs	r3, r4, r2
 8008844:	3b11      	subs	r3, #17
 8008846:	f023 0303 	bic.w	r3, r3, #3
 800884a:	3211      	adds	r2, #17
 800884c:	42a2      	cmp	r2, r4
 800884e:	bf88      	it	hi
 8008850:	2300      	movhi	r3, #0
 8008852:	4418      	add	r0, r3
 8008854:	2300      	movs	r3, #0
 8008856:	4288      	cmp	r0, r1
 8008858:	d305      	bcc.n	8008866 <__copybits+0x40>
 800885a:	bd70      	pop	{r4, r5, r6, pc}
 800885c:	f853 6b04 	ldr.w	r6, [r3], #4
 8008860:	f845 6f04 	str.w	r6, [r5, #4]!
 8008864:	e7eb      	b.n	800883e <__copybits+0x18>
 8008866:	f840 3b04 	str.w	r3, [r0], #4
 800886a:	e7f4      	b.n	8008856 <__copybits+0x30>

0800886c <__any_on>:
 800886c:	f100 0214 	add.w	r2, r0, #20
 8008870:	6900      	ldr	r0, [r0, #16]
 8008872:	114b      	asrs	r3, r1, #5
 8008874:	4298      	cmp	r0, r3
 8008876:	b510      	push	{r4, lr}
 8008878:	db11      	blt.n	800889e <__any_on+0x32>
 800887a:	dd0a      	ble.n	8008892 <__any_on+0x26>
 800887c:	f011 011f 	ands.w	r1, r1, #31
 8008880:	d007      	beq.n	8008892 <__any_on+0x26>
 8008882:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8008886:	fa24 f001 	lsr.w	r0, r4, r1
 800888a:	fa00 f101 	lsl.w	r1, r0, r1
 800888e:	428c      	cmp	r4, r1
 8008890:	d10b      	bne.n	80088aa <__any_on+0x3e>
 8008892:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8008896:	4293      	cmp	r3, r2
 8008898:	d803      	bhi.n	80088a2 <__any_on+0x36>
 800889a:	2000      	movs	r0, #0
 800889c:	bd10      	pop	{r4, pc}
 800889e:	4603      	mov	r3, r0
 80088a0:	e7f7      	b.n	8008892 <__any_on+0x26>
 80088a2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80088a6:	2900      	cmp	r1, #0
 80088a8:	d0f5      	beq.n	8008896 <__any_on+0x2a>
 80088aa:	2001      	movs	r0, #1
 80088ac:	e7f6      	b.n	800889c <__any_on+0x30>

080088ae <sulp>:
 80088ae:	b570      	push	{r4, r5, r6, lr}
 80088b0:	4604      	mov	r4, r0
 80088b2:	460d      	mov	r5, r1
 80088b4:	ec45 4b10 	vmov	d0, r4, r5
 80088b8:	4616      	mov	r6, r2
 80088ba:	f7ff feb7 	bl	800862c <__ulp>
 80088be:	ec51 0b10 	vmov	r0, r1, d0
 80088c2:	b17e      	cbz	r6, 80088e4 <sulp+0x36>
 80088c4:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80088c8:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80088cc:	2b00      	cmp	r3, #0
 80088ce:	dd09      	ble.n	80088e4 <sulp+0x36>
 80088d0:	051b      	lsls	r3, r3, #20
 80088d2:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 80088d6:	2400      	movs	r4, #0
 80088d8:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 80088dc:	4622      	mov	r2, r4
 80088de:	462b      	mov	r3, r5
 80088e0:	f7f7 feb2 	bl	8000648 <__aeabi_dmul>
 80088e4:	bd70      	pop	{r4, r5, r6, pc}
	...

080088e8 <_strtod_l>:
 80088e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80088ec:	ed2d 8b02 	vpush	{d8}
 80088f0:	b09b      	sub	sp, #108	; 0x6c
 80088f2:	4604      	mov	r4, r0
 80088f4:	9213      	str	r2, [sp, #76]	; 0x4c
 80088f6:	2200      	movs	r2, #0
 80088f8:	9216      	str	r2, [sp, #88]	; 0x58
 80088fa:	460d      	mov	r5, r1
 80088fc:	f04f 0800 	mov.w	r8, #0
 8008900:	f04f 0900 	mov.w	r9, #0
 8008904:	460a      	mov	r2, r1
 8008906:	9215      	str	r2, [sp, #84]	; 0x54
 8008908:	7811      	ldrb	r1, [r2, #0]
 800890a:	292b      	cmp	r1, #43	; 0x2b
 800890c:	d04c      	beq.n	80089a8 <_strtod_l+0xc0>
 800890e:	d83a      	bhi.n	8008986 <_strtod_l+0x9e>
 8008910:	290d      	cmp	r1, #13
 8008912:	d834      	bhi.n	800897e <_strtod_l+0x96>
 8008914:	2908      	cmp	r1, #8
 8008916:	d834      	bhi.n	8008982 <_strtod_l+0x9a>
 8008918:	2900      	cmp	r1, #0
 800891a:	d03d      	beq.n	8008998 <_strtod_l+0xb0>
 800891c:	2200      	movs	r2, #0
 800891e:	920a      	str	r2, [sp, #40]	; 0x28
 8008920:	9e15      	ldr	r6, [sp, #84]	; 0x54
 8008922:	7832      	ldrb	r2, [r6, #0]
 8008924:	2a30      	cmp	r2, #48	; 0x30
 8008926:	f040 80b4 	bne.w	8008a92 <_strtod_l+0x1aa>
 800892a:	7872      	ldrb	r2, [r6, #1]
 800892c:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 8008930:	2a58      	cmp	r2, #88	; 0x58
 8008932:	d170      	bne.n	8008a16 <_strtod_l+0x12e>
 8008934:	9302      	str	r3, [sp, #8]
 8008936:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008938:	9301      	str	r3, [sp, #4]
 800893a:	ab16      	add	r3, sp, #88	; 0x58
 800893c:	9300      	str	r3, [sp, #0]
 800893e:	4a8e      	ldr	r2, [pc, #568]	; (8008b78 <_strtod_l+0x290>)
 8008940:	ab17      	add	r3, sp, #92	; 0x5c
 8008942:	a915      	add	r1, sp, #84	; 0x54
 8008944:	4620      	mov	r0, r4
 8008946:	f001 fb3b 	bl	8009fc0 <__gethex>
 800894a:	f010 070f 	ands.w	r7, r0, #15
 800894e:	4605      	mov	r5, r0
 8008950:	d005      	beq.n	800895e <_strtod_l+0x76>
 8008952:	2f06      	cmp	r7, #6
 8008954:	d12a      	bne.n	80089ac <_strtod_l+0xc4>
 8008956:	3601      	adds	r6, #1
 8008958:	2300      	movs	r3, #0
 800895a:	9615      	str	r6, [sp, #84]	; 0x54
 800895c:	930a      	str	r3, [sp, #40]	; 0x28
 800895e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008960:	2b00      	cmp	r3, #0
 8008962:	f040 857f 	bne.w	8009464 <_strtod_l+0xb7c>
 8008966:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008968:	b1db      	cbz	r3, 80089a2 <_strtod_l+0xba>
 800896a:	4642      	mov	r2, r8
 800896c:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8008970:	ec43 2b10 	vmov	d0, r2, r3
 8008974:	b01b      	add	sp, #108	; 0x6c
 8008976:	ecbd 8b02 	vpop	{d8}
 800897a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800897e:	2920      	cmp	r1, #32
 8008980:	d1cc      	bne.n	800891c <_strtod_l+0x34>
 8008982:	3201      	adds	r2, #1
 8008984:	e7bf      	b.n	8008906 <_strtod_l+0x1e>
 8008986:	292d      	cmp	r1, #45	; 0x2d
 8008988:	d1c8      	bne.n	800891c <_strtod_l+0x34>
 800898a:	2101      	movs	r1, #1
 800898c:	910a      	str	r1, [sp, #40]	; 0x28
 800898e:	1c51      	adds	r1, r2, #1
 8008990:	9115      	str	r1, [sp, #84]	; 0x54
 8008992:	7852      	ldrb	r2, [r2, #1]
 8008994:	2a00      	cmp	r2, #0
 8008996:	d1c3      	bne.n	8008920 <_strtod_l+0x38>
 8008998:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800899a:	9515      	str	r5, [sp, #84]	; 0x54
 800899c:	2b00      	cmp	r3, #0
 800899e:	f040 855f 	bne.w	8009460 <_strtod_l+0xb78>
 80089a2:	4642      	mov	r2, r8
 80089a4:	464b      	mov	r3, r9
 80089a6:	e7e3      	b.n	8008970 <_strtod_l+0x88>
 80089a8:	2100      	movs	r1, #0
 80089aa:	e7ef      	b.n	800898c <_strtod_l+0xa4>
 80089ac:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80089ae:	b13a      	cbz	r2, 80089c0 <_strtod_l+0xd8>
 80089b0:	2135      	movs	r1, #53	; 0x35
 80089b2:	a818      	add	r0, sp, #96	; 0x60
 80089b4:	f7ff ff37 	bl	8008826 <__copybits>
 80089b8:	9916      	ldr	r1, [sp, #88]	; 0x58
 80089ba:	4620      	mov	r0, r4
 80089bc:	f7ff fb0a 	bl	8007fd4 <_Bfree>
 80089c0:	3f01      	subs	r7, #1
 80089c2:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80089c4:	2f04      	cmp	r7, #4
 80089c6:	d806      	bhi.n	80089d6 <_strtod_l+0xee>
 80089c8:	e8df f007 	tbb	[pc, r7]
 80089cc:	201d0314 	.word	0x201d0314
 80089d0:	14          	.byte	0x14
 80089d1:	00          	.byte	0x00
 80089d2:	e9dd 8918 	ldrd	r8, r9, [sp, #96]	; 0x60
 80089d6:	05e9      	lsls	r1, r5, #23
 80089d8:	bf48      	it	mi
 80089da:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 80089de:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80089e2:	0d1b      	lsrs	r3, r3, #20
 80089e4:	051b      	lsls	r3, r3, #20
 80089e6:	2b00      	cmp	r3, #0
 80089e8:	d1b9      	bne.n	800895e <_strtod_l+0x76>
 80089ea:	f7fe fb05 	bl	8006ff8 <__errno>
 80089ee:	2322      	movs	r3, #34	; 0x22
 80089f0:	6003      	str	r3, [r0, #0]
 80089f2:	e7b4      	b.n	800895e <_strtod_l+0x76>
 80089f4:	e9dd 8318 	ldrd	r8, r3, [sp, #96]	; 0x60
 80089f8:	f202 4233 	addw	r2, r2, #1075	; 0x433
 80089fc:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8008a00:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 8008a04:	e7e7      	b.n	80089d6 <_strtod_l+0xee>
 8008a06:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8008b80 <_strtod_l+0x298>
 8008a0a:	e7e4      	b.n	80089d6 <_strtod_l+0xee>
 8008a0c:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 8008a10:	f04f 38ff 	mov.w	r8, #4294967295
 8008a14:	e7df      	b.n	80089d6 <_strtod_l+0xee>
 8008a16:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008a18:	1c5a      	adds	r2, r3, #1
 8008a1a:	9215      	str	r2, [sp, #84]	; 0x54
 8008a1c:	785b      	ldrb	r3, [r3, #1]
 8008a1e:	2b30      	cmp	r3, #48	; 0x30
 8008a20:	d0f9      	beq.n	8008a16 <_strtod_l+0x12e>
 8008a22:	2b00      	cmp	r3, #0
 8008a24:	d09b      	beq.n	800895e <_strtod_l+0x76>
 8008a26:	2301      	movs	r3, #1
 8008a28:	f04f 0a00 	mov.w	sl, #0
 8008a2c:	9304      	str	r3, [sp, #16]
 8008a2e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008a30:	930b      	str	r3, [sp, #44]	; 0x2c
 8008a32:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 8008a36:	46d3      	mov	fp, sl
 8008a38:	220a      	movs	r2, #10
 8008a3a:	9815      	ldr	r0, [sp, #84]	; 0x54
 8008a3c:	7806      	ldrb	r6, [r0, #0]
 8008a3e:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8008a42:	b2d9      	uxtb	r1, r3
 8008a44:	2909      	cmp	r1, #9
 8008a46:	d926      	bls.n	8008a96 <_strtod_l+0x1ae>
 8008a48:	494c      	ldr	r1, [pc, #304]	; (8008b7c <_strtod_l+0x294>)
 8008a4a:	2201      	movs	r2, #1
 8008a4c:	f001 f9c0 	bl	8009dd0 <strncmp>
 8008a50:	2800      	cmp	r0, #0
 8008a52:	d030      	beq.n	8008ab6 <_strtod_l+0x1ce>
 8008a54:	2000      	movs	r0, #0
 8008a56:	4632      	mov	r2, r6
 8008a58:	9005      	str	r0, [sp, #20]
 8008a5a:	465e      	mov	r6, fp
 8008a5c:	4603      	mov	r3, r0
 8008a5e:	2a65      	cmp	r2, #101	; 0x65
 8008a60:	d001      	beq.n	8008a66 <_strtod_l+0x17e>
 8008a62:	2a45      	cmp	r2, #69	; 0x45
 8008a64:	d113      	bne.n	8008a8e <_strtod_l+0x1a6>
 8008a66:	b91e      	cbnz	r6, 8008a70 <_strtod_l+0x188>
 8008a68:	9a04      	ldr	r2, [sp, #16]
 8008a6a:	4302      	orrs	r2, r0
 8008a6c:	d094      	beq.n	8008998 <_strtod_l+0xb0>
 8008a6e:	2600      	movs	r6, #0
 8008a70:	9d15      	ldr	r5, [sp, #84]	; 0x54
 8008a72:	1c6a      	adds	r2, r5, #1
 8008a74:	9215      	str	r2, [sp, #84]	; 0x54
 8008a76:	786a      	ldrb	r2, [r5, #1]
 8008a78:	2a2b      	cmp	r2, #43	; 0x2b
 8008a7a:	d074      	beq.n	8008b66 <_strtod_l+0x27e>
 8008a7c:	2a2d      	cmp	r2, #45	; 0x2d
 8008a7e:	d078      	beq.n	8008b72 <_strtod_l+0x28a>
 8008a80:	f04f 0c00 	mov.w	ip, #0
 8008a84:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8008a88:	2909      	cmp	r1, #9
 8008a8a:	d97f      	bls.n	8008b8c <_strtod_l+0x2a4>
 8008a8c:	9515      	str	r5, [sp, #84]	; 0x54
 8008a8e:	2700      	movs	r7, #0
 8008a90:	e09e      	b.n	8008bd0 <_strtod_l+0x2e8>
 8008a92:	2300      	movs	r3, #0
 8008a94:	e7c8      	b.n	8008a28 <_strtod_l+0x140>
 8008a96:	f1bb 0f08 	cmp.w	fp, #8
 8008a9a:	bfd8      	it	le
 8008a9c:	9909      	ldrle	r1, [sp, #36]	; 0x24
 8008a9e:	f100 0001 	add.w	r0, r0, #1
 8008aa2:	bfda      	itte	le
 8008aa4:	fb02 3301 	mlale	r3, r2, r1, r3
 8008aa8:	9309      	strle	r3, [sp, #36]	; 0x24
 8008aaa:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 8008aae:	f10b 0b01 	add.w	fp, fp, #1
 8008ab2:	9015      	str	r0, [sp, #84]	; 0x54
 8008ab4:	e7c1      	b.n	8008a3a <_strtod_l+0x152>
 8008ab6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008ab8:	1c5a      	adds	r2, r3, #1
 8008aba:	9215      	str	r2, [sp, #84]	; 0x54
 8008abc:	785a      	ldrb	r2, [r3, #1]
 8008abe:	f1bb 0f00 	cmp.w	fp, #0
 8008ac2:	d037      	beq.n	8008b34 <_strtod_l+0x24c>
 8008ac4:	9005      	str	r0, [sp, #20]
 8008ac6:	465e      	mov	r6, fp
 8008ac8:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8008acc:	2b09      	cmp	r3, #9
 8008ace:	d912      	bls.n	8008af6 <_strtod_l+0x20e>
 8008ad0:	2301      	movs	r3, #1
 8008ad2:	e7c4      	b.n	8008a5e <_strtod_l+0x176>
 8008ad4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008ad6:	1c5a      	adds	r2, r3, #1
 8008ad8:	9215      	str	r2, [sp, #84]	; 0x54
 8008ada:	785a      	ldrb	r2, [r3, #1]
 8008adc:	3001      	adds	r0, #1
 8008ade:	2a30      	cmp	r2, #48	; 0x30
 8008ae0:	d0f8      	beq.n	8008ad4 <_strtod_l+0x1ec>
 8008ae2:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8008ae6:	2b08      	cmp	r3, #8
 8008ae8:	f200 84c1 	bhi.w	800946e <_strtod_l+0xb86>
 8008aec:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008aee:	9005      	str	r0, [sp, #20]
 8008af0:	2000      	movs	r0, #0
 8008af2:	930b      	str	r3, [sp, #44]	; 0x2c
 8008af4:	4606      	mov	r6, r0
 8008af6:	3a30      	subs	r2, #48	; 0x30
 8008af8:	f100 0301 	add.w	r3, r0, #1
 8008afc:	d014      	beq.n	8008b28 <_strtod_l+0x240>
 8008afe:	9905      	ldr	r1, [sp, #20]
 8008b00:	4419      	add	r1, r3
 8008b02:	9105      	str	r1, [sp, #20]
 8008b04:	4633      	mov	r3, r6
 8008b06:	eb00 0c06 	add.w	ip, r0, r6
 8008b0a:	210a      	movs	r1, #10
 8008b0c:	4563      	cmp	r3, ip
 8008b0e:	d113      	bne.n	8008b38 <_strtod_l+0x250>
 8008b10:	1833      	adds	r3, r6, r0
 8008b12:	2b08      	cmp	r3, #8
 8008b14:	f106 0601 	add.w	r6, r6, #1
 8008b18:	4406      	add	r6, r0
 8008b1a:	dc1a      	bgt.n	8008b52 <_strtod_l+0x26a>
 8008b1c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008b1e:	230a      	movs	r3, #10
 8008b20:	fb03 2301 	mla	r3, r3, r1, r2
 8008b24:	9309      	str	r3, [sp, #36]	; 0x24
 8008b26:	2300      	movs	r3, #0
 8008b28:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8008b2a:	1c51      	adds	r1, r2, #1
 8008b2c:	9115      	str	r1, [sp, #84]	; 0x54
 8008b2e:	7852      	ldrb	r2, [r2, #1]
 8008b30:	4618      	mov	r0, r3
 8008b32:	e7c9      	b.n	8008ac8 <_strtod_l+0x1e0>
 8008b34:	4658      	mov	r0, fp
 8008b36:	e7d2      	b.n	8008ade <_strtod_l+0x1f6>
 8008b38:	2b08      	cmp	r3, #8
 8008b3a:	f103 0301 	add.w	r3, r3, #1
 8008b3e:	dc03      	bgt.n	8008b48 <_strtod_l+0x260>
 8008b40:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8008b42:	434f      	muls	r7, r1
 8008b44:	9709      	str	r7, [sp, #36]	; 0x24
 8008b46:	e7e1      	b.n	8008b0c <_strtod_l+0x224>
 8008b48:	2b10      	cmp	r3, #16
 8008b4a:	bfd8      	it	le
 8008b4c:	fb01 fa0a 	mulle.w	sl, r1, sl
 8008b50:	e7dc      	b.n	8008b0c <_strtod_l+0x224>
 8008b52:	2e10      	cmp	r6, #16
 8008b54:	bfdc      	itt	le
 8008b56:	230a      	movle	r3, #10
 8008b58:	fb03 2a0a 	mlale	sl, r3, sl, r2
 8008b5c:	e7e3      	b.n	8008b26 <_strtod_l+0x23e>
 8008b5e:	2300      	movs	r3, #0
 8008b60:	9305      	str	r3, [sp, #20]
 8008b62:	2301      	movs	r3, #1
 8008b64:	e780      	b.n	8008a68 <_strtod_l+0x180>
 8008b66:	f04f 0c00 	mov.w	ip, #0
 8008b6a:	1caa      	adds	r2, r5, #2
 8008b6c:	9215      	str	r2, [sp, #84]	; 0x54
 8008b6e:	78aa      	ldrb	r2, [r5, #2]
 8008b70:	e788      	b.n	8008a84 <_strtod_l+0x19c>
 8008b72:	f04f 0c01 	mov.w	ip, #1
 8008b76:	e7f8      	b.n	8008b6a <_strtod_l+0x282>
 8008b78:	0800b8c8 	.word	0x0800b8c8
 8008b7c:	0800b8c4 	.word	0x0800b8c4
 8008b80:	7ff00000 	.word	0x7ff00000
 8008b84:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8008b86:	1c51      	adds	r1, r2, #1
 8008b88:	9115      	str	r1, [sp, #84]	; 0x54
 8008b8a:	7852      	ldrb	r2, [r2, #1]
 8008b8c:	2a30      	cmp	r2, #48	; 0x30
 8008b8e:	d0f9      	beq.n	8008b84 <_strtod_l+0x29c>
 8008b90:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8008b94:	2908      	cmp	r1, #8
 8008b96:	f63f af7a 	bhi.w	8008a8e <_strtod_l+0x1a6>
 8008b9a:	3a30      	subs	r2, #48	; 0x30
 8008b9c:	9208      	str	r2, [sp, #32]
 8008b9e:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8008ba0:	920c      	str	r2, [sp, #48]	; 0x30
 8008ba2:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8008ba4:	1c57      	adds	r7, r2, #1
 8008ba6:	9715      	str	r7, [sp, #84]	; 0x54
 8008ba8:	7852      	ldrb	r2, [r2, #1]
 8008baa:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 8008bae:	f1be 0f09 	cmp.w	lr, #9
 8008bb2:	d938      	bls.n	8008c26 <_strtod_l+0x33e>
 8008bb4:	990c      	ldr	r1, [sp, #48]	; 0x30
 8008bb6:	1a7f      	subs	r7, r7, r1
 8008bb8:	2f08      	cmp	r7, #8
 8008bba:	f644 671f 	movw	r7, #19999	; 0x4e1f
 8008bbe:	dc03      	bgt.n	8008bc8 <_strtod_l+0x2e0>
 8008bc0:	9908      	ldr	r1, [sp, #32]
 8008bc2:	428f      	cmp	r7, r1
 8008bc4:	bfa8      	it	ge
 8008bc6:	460f      	movge	r7, r1
 8008bc8:	f1bc 0f00 	cmp.w	ip, #0
 8008bcc:	d000      	beq.n	8008bd0 <_strtod_l+0x2e8>
 8008bce:	427f      	negs	r7, r7
 8008bd0:	2e00      	cmp	r6, #0
 8008bd2:	d14f      	bne.n	8008c74 <_strtod_l+0x38c>
 8008bd4:	9904      	ldr	r1, [sp, #16]
 8008bd6:	4301      	orrs	r1, r0
 8008bd8:	f47f aec1 	bne.w	800895e <_strtod_l+0x76>
 8008bdc:	2b00      	cmp	r3, #0
 8008bde:	f47f aedb 	bne.w	8008998 <_strtod_l+0xb0>
 8008be2:	2a69      	cmp	r2, #105	; 0x69
 8008be4:	d029      	beq.n	8008c3a <_strtod_l+0x352>
 8008be6:	dc26      	bgt.n	8008c36 <_strtod_l+0x34e>
 8008be8:	2a49      	cmp	r2, #73	; 0x49
 8008bea:	d026      	beq.n	8008c3a <_strtod_l+0x352>
 8008bec:	2a4e      	cmp	r2, #78	; 0x4e
 8008bee:	f47f aed3 	bne.w	8008998 <_strtod_l+0xb0>
 8008bf2:	499b      	ldr	r1, [pc, #620]	; (8008e60 <_strtod_l+0x578>)
 8008bf4:	a815      	add	r0, sp, #84	; 0x54
 8008bf6:	f001 fc23 	bl	800a440 <__match>
 8008bfa:	2800      	cmp	r0, #0
 8008bfc:	f43f aecc 	beq.w	8008998 <_strtod_l+0xb0>
 8008c00:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008c02:	781b      	ldrb	r3, [r3, #0]
 8008c04:	2b28      	cmp	r3, #40	; 0x28
 8008c06:	d12f      	bne.n	8008c68 <_strtod_l+0x380>
 8008c08:	4996      	ldr	r1, [pc, #600]	; (8008e64 <_strtod_l+0x57c>)
 8008c0a:	aa18      	add	r2, sp, #96	; 0x60
 8008c0c:	a815      	add	r0, sp, #84	; 0x54
 8008c0e:	f001 fc2b 	bl	800a468 <__hexnan>
 8008c12:	2805      	cmp	r0, #5
 8008c14:	d128      	bne.n	8008c68 <_strtod_l+0x380>
 8008c16:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008c18:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8008c1c:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 8008c20:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 8008c24:	e69b      	b.n	800895e <_strtod_l+0x76>
 8008c26:	9f08      	ldr	r7, [sp, #32]
 8008c28:	210a      	movs	r1, #10
 8008c2a:	fb01 2107 	mla	r1, r1, r7, r2
 8008c2e:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 8008c32:	9208      	str	r2, [sp, #32]
 8008c34:	e7b5      	b.n	8008ba2 <_strtod_l+0x2ba>
 8008c36:	2a6e      	cmp	r2, #110	; 0x6e
 8008c38:	e7d9      	b.n	8008bee <_strtod_l+0x306>
 8008c3a:	498b      	ldr	r1, [pc, #556]	; (8008e68 <_strtod_l+0x580>)
 8008c3c:	a815      	add	r0, sp, #84	; 0x54
 8008c3e:	f001 fbff 	bl	800a440 <__match>
 8008c42:	2800      	cmp	r0, #0
 8008c44:	f43f aea8 	beq.w	8008998 <_strtod_l+0xb0>
 8008c48:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008c4a:	4988      	ldr	r1, [pc, #544]	; (8008e6c <_strtod_l+0x584>)
 8008c4c:	3b01      	subs	r3, #1
 8008c4e:	a815      	add	r0, sp, #84	; 0x54
 8008c50:	9315      	str	r3, [sp, #84]	; 0x54
 8008c52:	f001 fbf5 	bl	800a440 <__match>
 8008c56:	b910      	cbnz	r0, 8008c5e <_strtod_l+0x376>
 8008c58:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008c5a:	3301      	adds	r3, #1
 8008c5c:	9315      	str	r3, [sp, #84]	; 0x54
 8008c5e:	f8df 921c 	ldr.w	r9, [pc, #540]	; 8008e7c <_strtod_l+0x594>
 8008c62:	f04f 0800 	mov.w	r8, #0
 8008c66:	e67a      	b.n	800895e <_strtod_l+0x76>
 8008c68:	4881      	ldr	r0, [pc, #516]	; (8008e70 <_strtod_l+0x588>)
 8008c6a:	f001 f905 	bl	8009e78 <nan>
 8008c6e:	ec59 8b10 	vmov	r8, r9, d0
 8008c72:	e674      	b.n	800895e <_strtod_l+0x76>
 8008c74:	9b05      	ldr	r3, [sp, #20]
 8008c76:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008c78:	1afb      	subs	r3, r7, r3
 8008c7a:	f1bb 0f00 	cmp.w	fp, #0
 8008c7e:	bf08      	it	eq
 8008c80:	46b3      	moveq	fp, r6
 8008c82:	2e10      	cmp	r6, #16
 8008c84:	9308      	str	r3, [sp, #32]
 8008c86:	4635      	mov	r5, r6
 8008c88:	bfa8      	it	ge
 8008c8a:	2510      	movge	r5, #16
 8008c8c:	f7f7 fc62 	bl	8000554 <__aeabi_ui2d>
 8008c90:	2e09      	cmp	r6, #9
 8008c92:	4680      	mov	r8, r0
 8008c94:	4689      	mov	r9, r1
 8008c96:	dd13      	ble.n	8008cc0 <_strtod_l+0x3d8>
 8008c98:	4b76      	ldr	r3, [pc, #472]	; (8008e74 <_strtod_l+0x58c>)
 8008c9a:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8008c9e:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8008ca2:	f7f7 fcd1 	bl	8000648 <__aeabi_dmul>
 8008ca6:	4680      	mov	r8, r0
 8008ca8:	4650      	mov	r0, sl
 8008caa:	4689      	mov	r9, r1
 8008cac:	f7f7 fc52 	bl	8000554 <__aeabi_ui2d>
 8008cb0:	4602      	mov	r2, r0
 8008cb2:	460b      	mov	r3, r1
 8008cb4:	4640      	mov	r0, r8
 8008cb6:	4649      	mov	r1, r9
 8008cb8:	f7f7 fb10 	bl	80002dc <__adddf3>
 8008cbc:	4680      	mov	r8, r0
 8008cbe:	4689      	mov	r9, r1
 8008cc0:	2e0f      	cmp	r6, #15
 8008cc2:	dc38      	bgt.n	8008d36 <_strtod_l+0x44e>
 8008cc4:	9b08      	ldr	r3, [sp, #32]
 8008cc6:	2b00      	cmp	r3, #0
 8008cc8:	f43f ae49 	beq.w	800895e <_strtod_l+0x76>
 8008ccc:	dd24      	ble.n	8008d18 <_strtod_l+0x430>
 8008cce:	2b16      	cmp	r3, #22
 8008cd0:	dc0b      	bgt.n	8008cea <_strtod_l+0x402>
 8008cd2:	4968      	ldr	r1, [pc, #416]	; (8008e74 <_strtod_l+0x58c>)
 8008cd4:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8008cd8:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008cdc:	4642      	mov	r2, r8
 8008cde:	464b      	mov	r3, r9
 8008ce0:	f7f7 fcb2 	bl	8000648 <__aeabi_dmul>
 8008ce4:	4680      	mov	r8, r0
 8008ce6:	4689      	mov	r9, r1
 8008ce8:	e639      	b.n	800895e <_strtod_l+0x76>
 8008cea:	9a08      	ldr	r2, [sp, #32]
 8008cec:	f1c6 0325 	rsb	r3, r6, #37	; 0x25
 8008cf0:	4293      	cmp	r3, r2
 8008cf2:	db20      	blt.n	8008d36 <_strtod_l+0x44e>
 8008cf4:	4c5f      	ldr	r4, [pc, #380]	; (8008e74 <_strtod_l+0x58c>)
 8008cf6:	f1c6 060f 	rsb	r6, r6, #15
 8008cfa:	eb04 01c6 	add.w	r1, r4, r6, lsl #3
 8008cfe:	4642      	mov	r2, r8
 8008d00:	464b      	mov	r3, r9
 8008d02:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008d06:	f7f7 fc9f 	bl	8000648 <__aeabi_dmul>
 8008d0a:	9b08      	ldr	r3, [sp, #32]
 8008d0c:	1b9e      	subs	r6, r3, r6
 8008d0e:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 8008d12:	e9d4 2300 	ldrd	r2, r3, [r4]
 8008d16:	e7e3      	b.n	8008ce0 <_strtod_l+0x3f8>
 8008d18:	9b08      	ldr	r3, [sp, #32]
 8008d1a:	3316      	adds	r3, #22
 8008d1c:	db0b      	blt.n	8008d36 <_strtod_l+0x44e>
 8008d1e:	9b05      	ldr	r3, [sp, #20]
 8008d20:	1bdf      	subs	r7, r3, r7
 8008d22:	4b54      	ldr	r3, [pc, #336]	; (8008e74 <_strtod_l+0x58c>)
 8008d24:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 8008d28:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008d2c:	4640      	mov	r0, r8
 8008d2e:	4649      	mov	r1, r9
 8008d30:	f7f7 fdb4 	bl	800089c <__aeabi_ddiv>
 8008d34:	e7d6      	b.n	8008ce4 <_strtod_l+0x3fc>
 8008d36:	9b08      	ldr	r3, [sp, #32]
 8008d38:	1b75      	subs	r5, r6, r5
 8008d3a:	441d      	add	r5, r3
 8008d3c:	2d00      	cmp	r5, #0
 8008d3e:	dd70      	ble.n	8008e22 <_strtod_l+0x53a>
 8008d40:	f015 030f 	ands.w	r3, r5, #15
 8008d44:	d00a      	beq.n	8008d5c <_strtod_l+0x474>
 8008d46:	494b      	ldr	r1, [pc, #300]	; (8008e74 <_strtod_l+0x58c>)
 8008d48:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8008d4c:	4642      	mov	r2, r8
 8008d4e:	464b      	mov	r3, r9
 8008d50:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008d54:	f7f7 fc78 	bl	8000648 <__aeabi_dmul>
 8008d58:	4680      	mov	r8, r0
 8008d5a:	4689      	mov	r9, r1
 8008d5c:	f035 050f 	bics.w	r5, r5, #15
 8008d60:	d04d      	beq.n	8008dfe <_strtod_l+0x516>
 8008d62:	f5b5 7f9a 	cmp.w	r5, #308	; 0x134
 8008d66:	dd22      	ble.n	8008dae <_strtod_l+0x4c6>
 8008d68:	2500      	movs	r5, #0
 8008d6a:	46ab      	mov	fp, r5
 8008d6c:	9509      	str	r5, [sp, #36]	; 0x24
 8008d6e:	9505      	str	r5, [sp, #20]
 8008d70:	2322      	movs	r3, #34	; 0x22
 8008d72:	f8df 9108 	ldr.w	r9, [pc, #264]	; 8008e7c <_strtod_l+0x594>
 8008d76:	6023      	str	r3, [r4, #0]
 8008d78:	f04f 0800 	mov.w	r8, #0
 8008d7c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008d7e:	2b00      	cmp	r3, #0
 8008d80:	f43f aded 	beq.w	800895e <_strtod_l+0x76>
 8008d84:	9916      	ldr	r1, [sp, #88]	; 0x58
 8008d86:	4620      	mov	r0, r4
 8008d88:	f7ff f924 	bl	8007fd4 <_Bfree>
 8008d8c:	9905      	ldr	r1, [sp, #20]
 8008d8e:	4620      	mov	r0, r4
 8008d90:	f7ff f920 	bl	8007fd4 <_Bfree>
 8008d94:	4659      	mov	r1, fp
 8008d96:	4620      	mov	r0, r4
 8008d98:	f7ff f91c 	bl	8007fd4 <_Bfree>
 8008d9c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008d9e:	4620      	mov	r0, r4
 8008da0:	f7ff f918 	bl	8007fd4 <_Bfree>
 8008da4:	4629      	mov	r1, r5
 8008da6:	4620      	mov	r0, r4
 8008da8:	f7ff f914 	bl	8007fd4 <_Bfree>
 8008dac:	e5d7      	b.n	800895e <_strtod_l+0x76>
 8008dae:	4b32      	ldr	r3, [pc, #200]	; (8008e78 <_strtod_l+0x590>)
 8008db0:	9304      	str	r3, [sp, #16]
 8008db2:	2300      	movs	r3, #0
 8008db4:	112d      	asrs	r5, r5, #4
 8008db6:	4640      	mov	r0, r8
 8008db8:	4649      	mov	r1, r9
 8008dba:	469a      	mov	sl, r3
 8008dbc:	2d01      	cmp	r5, #1
 8008dbe:	dc21      	bgt.n	8008e04 <_strtod_l+0x51c>
 8008dc0:	b10b      	cbz	r3, 8008dc6 <_strtod_l+0x4de>
 8008dc2:	4680      	mov	r8, r0
 8008dc4:	4689      	mov	r9, r1
 8008dc6:	492c      	ldr	r1, [pc, #176]	; (8008e78 <_strtod_l+0x590>)
 8008dc8:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 8008dcc:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8008dd0:	4642      	mov	r2, r8
 8008dd2:	464b      	mov	r3, r9
 8008dd4:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008dd8:	f7f7 fc36 	bl	8000648 <__aeabi_dmul>
 8008ddc:	4b27      	ldr	r3, [pc, #156]	; (8008e7c <_strtod_l+0x594>)
 8008dde:	460a      	mov	r2, r1
 8008de0:	400b      	ands	r3, r1
 8008de2:	4927      	ldr	r1, [pc, #156]	; (8008e80 <_strtod_l+0x598>)
 8008de4:	428b      	cmp	r3, r1
 8008de6:	4680      	mov	r8, r0
 8008de8:	d8be      	bhi.n	8008d68 <_strtod_l+0x480>
 8008dea:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8008dee:	428b      	cmp	r3, r1
 8008df0:	bf86      	itte	hi
 8008df2:	f8df 9090 	ldrhi.w	r9, [pc, #144]	; 8008e84 <_strtod_l+0x59c>
 8008df6:	f04f 38ff 	movhi.w	r8, #4294967295
 8008dfa:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 8008dfe:	2300      	movs	r3, #0
 8008e00:	9304      	str	r3, [sp, #16]
 8008e02:	e07b      	b.n	8008efc <_strtod_l+0x614>
 8008e04:	07ea      	lsls	r2, r5, #31
 8008e06:	d505      	bpl.n	8008e14 <_strtod_l+0x52c>
 8008e08:	9b04      	ldr	r3, [sp, #16]
 8008e0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e0e:	f7f7 fc1b 	bl	8000648 <__aeabi_dmul>
 8008e12:	2301      	movs	r3, #1
 8008e14:	9a04      	ldr	r2, [sp, #16]
 8008e16:	3208      	adds	r2, #8
 8008e18:	f10a 0a01 	add.w	sl, sl, #1
 8008e1c:	106d      	asrs	r5, r5, #1
 8008e1e:	9204      	str	r2, [sp, #16]
 8008e20:	e7cc      	b.n	8008dbc <_strtod_l+0x4d4>
 8008e22:	d0ec      	beq.n	8008dfe <_strtod_l+0x516>
 8008e24:	426d      	negs	r5, r5
 8008e26:	f015 020f 	ands.w	r2, r5, #15
 8008e2a:	d00a      	beq.n	8008e42 <_strtod_l+0x55a>
 8008e2c:	4b11      	ldr	r3, [pc, #68]	; (8008e74 <_strtod_l+0x58c>)
 8008e2e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008e32:	4640      	mov	r0, r8
 8008e34:	4649      	mov	r1, r9
 8008e36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e3a:	f7f7 fd2f 	bl	800089c <__aeabi_ddiv>
 8008e3e:	4680      	mov	r8, r0
 8008e40:	4689      	mov	r9, r1
 8008e42:	112d      	asrs	r5, r5, #4
 8008e44:	d0db      	beq.n	8008dfe <_strtod_l+0x516>
 8008e46:	2d1f      	cmp	r5, #31
 8008e48:	dd1e      	ble.n	8008e88 <_strtod_l+0x5a0>
 8008e4a:	2500      	movs	r5, #0
 8008e4c:	46ab      	mov	fp, r5
 8008e4e:	9509      	str	r5, [sp, #36]	; 0x24
 8008e50:	9505      	str	r5, [sp, #20]
 8008e52:	2322      	movs	r3, #34	; 0x22
 8008e54:	f04f 0800 	mov.w	r8, #0
 8008e58:	f04f 0900 	mov.w	r9, #0
 8008e5c:	6023      	str	r3, [r4, #0]
 8008e5e:	e78d      	b.n	8008d7c <_strtod_l+0x494>
 8008e60:	0800b6b5 	.word	0x0800b6b5
 8008e64:	0800b8dc 	.word	0x0800b8dc
 8008e68:	0800b6ad 	.word	0x0800b6ad
 8008e6c:	0800b6e4 	.word	0x0800b6e4
 8008e70:	0800ba6d 	.word	0x0800ba6d
 8008e74:	0800b7f0 	.word	0x0800b7f0
 8008e78:	0800b7c8 	.word	0x0800b7c8
 8008e7c:	7ff00000 	.word	0x7ff00000
 8008e80:	7ca00000 	.word	0x7ca00000
 8008e84:	7fefffff 	.word	0x7fefffff
 8008e88:	f015 0310 	ands.w	r3, r5, #16
 8008e8c:	bf18      	it	ne
 8008e8e:	236a      	movne	r3, #106	; 0x6a
 8008e90:	f8df a3a0 	ldr.w	sl, [pc, #928]	; 8009234 <_strtod_l+0x94c>
 8008e94:	9304      	str	r3, [sp, #16]
 8008e96:	4640      	mov	r0, r8
 8008e98:	4649      	mov	r1, r9
 8008e9a:	2300      	movs	r3, #0
 8008e9c:	07ea      	lsls	r2, r5, #31
 8008e9e:	d504      	bpl.n	8008eaa <_strtod_l+0x5c2>
 8008ea0:	e9da 2300 	ldrd	r2, r3, [sl]
 8008ea4:	f7f7 fbd0 	bl	8000648 <__aeabi_dmul>
 8008ea8:	2301      	movs	r3, #1
 8008eaa:	106d      	asrs	r5, r5, #1
 8008eac:	f10a 0a08 	add.w	sl, sl, #8
 8008eb0:	d1f4      	bne.n	8008e9c <_strtod_l+0x5b4>
 8008eb2:	b10b      	cbz	r3, 8008eb8 <_strtod_l+0x5d0>
 8008eb4:	4680      	mov	r8, r0
 8008eb6:	4689      	mov	r9, r1
 8008eb8:	9b04      	ldr	r3, [sp, #16]
 8008eba:	b1bb      	cbz	r3, 8008eec <_strtod_l+0x604>
 8008ebc:	f3c9 520a 	ubfx	r2, r9, #20, #11
 8008ec0:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8008ec4:	2b00      	cmp	r3, #0
 8008ec6:	4649      	mov	r1, r9
 8008ec8:	dd10      	ble.n	8008eec <_strtod_l+0x604>
 8008eca:	2b1f      	cmp	r3, #31
 8008ecc:	f340 811e 	ble.w	800910c <_strtod_l+0x824>
 8008ed0:	2b34      	cmp	r3, #52	; 0x34
 8008ed2:	bfde      	ittt	le
 8008ed4:	f04f 33ff 	movle.w	r3, #4294967295
 8008ed8:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8008edc:	4093      	lslle	r3, r2
 8008ede:	f04f 0800 	mov.w	r8, #0
 8008ee2:	bfcc      	ite	gt
 8008ee4:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 8008ee8:	ea03 0901 	andle.w	r9, r3, r1
 8008eec:	2200      	movs	r2, #0
 8008eee:	2300      	movs	r3, #0
 8008ef0:	4640      	mov	r0, r8
 8008ef2:	4649      	mov	r1, r9
 8008ef4:	f7f7 fe10 	bl	8000b18 <__aeabi_dcmpeq>
 8008ef8:	2800      	cmp	r0, #0
 8008efa:	d1a6      	bne.n	8008e4a <_strtod_l+0x562>
 8008efc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008efe:	9300      	str	r3, [sp, #0]
 8008f00:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008f02:	4633      	mov	r3, r6
 8008f04:	465a      	mov	r2, fp
 8008f06:	4620      	mov	r0, r4
 8008f08:	f7ff f8cc 	bl	80080a4 <__s2b>
 8008f0c:	9009      	str	r0, [sp, #36]	; 0x24
 8008f0e:	2800      	cmp	r0, #0
 8008f10:	f43f af2a 	beq.w	8008d68 <_strtod_l+0x480>
 8008f14:	9a08      	ldr	r2, [sp, #32]
 8008f16:	9b05      	ldr	r3, [sp, #20]
 8008f18:	2a00      	cmp	r2, #0
 8008f1a:	eba3 0307 	sub.w	r3, r3, r7
 8008f1e:	bfa8      	it	ge
 8008f20:	2300      	movge	r3, #0
 8008f22:	930c      	str	r3, [sp, #48]	; 0x30
 8008f24:	2500      	movs	r5, #0
 8008f26:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8008f2a:	9312      	str	r3, [sp, #72]	; 0x48
 8008f2c:	46ab      	mov	fp, r5
 8008f2e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008f30:	4620      	mov	r0, r4
 8008f32:	6859      	ldr	r1, [r3, #4]
 8008f34:	f7ff f80e 	bl	8007f54 <_Balloc>
 8008f38:	9005      	str	r0, [sp, #20]
 8008f3a:	2800      	cmp	r0, #0
 8008f3c:	f43f af18 	beq.w	8008d70 <_strtod_l+0x488>
 8008f40:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008f42:	691a      	ldr	r2, [r3, #16]
 8008f44:	3202      	adds	r2, #2
 8008f46:	f103 010c 	add.w	r1, r3, #12
 8008f4a:	0092      	lsls	r2, r2, #2
 8008f4c:	300c      	adds	r0, #12
 8008f4e:	f000 ff83 	bl	8009e58 <memcpy>
 8008f52:	ec49 8b10 	vmov	d0, r8, r9
 8008f56:	aa18      	add	r2, sp, #96	; 0x60
 8008f58:	a917      	add	r1, sp, #92	; 0x5c
 8008f5a:	4620      	mov	r0, r4
 8008f5c:	f7ff fbd6 	bl	800870c <__d2b>
 8008f60:	ec49 8b18 	vmov	d8, r8, r9
 8008f64:	9016      	str	r0, [sp, #88]	; 0x58
 8008f66:	2800      	cmp	r0, #0
 8008f68:	f43f af02 	beq.w	8008d70 <_strtod_l+0x488>
 8008f6c:	2101      	movs	r1, #1
 8008f6e:	4620      	mov	r0, r4
 8008f70:	f7ff f930 	bl	80081d4 <__i2b>
 8008f74:	4683      	mov	fp, r0
 8008f76:	2800      	cmp	r0, #0
 8008f78:	f43f aefa 	beq.w	8008d70 <_strtod_l+0x488>
 8008f7c:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 8008f7e:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8008f80:	2e00      	cmp	r6, #0
 8008f82:	bfab      	itete	ge
 8008f84:	9b0c      	ldrge	r3, [sp, #48]	; 0x30
 8008f86:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
 8008f88:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 8008f8a:	f8dd a030 	ldrlt.w	sl, [sp, #48]	; 0x30
 8008f8e:	bfac      	ite	ge
 8008f90:	eb06 0a03 	addge.w	sl, r6, r3
 8008f94:	1b9f      	sublt	r7, r3, r6
 8008f96:	9b04      	ldr	r3, [sp, #16]
 8008f98:	1af6      	subs	r6, r6, r3
 8008f9a:	4416      	add	r6, r2
 8008f9c:	4ba0      	ldr	r3, [pc, #640]	; (8009220 <_strtod_l+0x938>)
 8008f9e:	3e01      	subs	r6, #1
 8008fa0:	429e      	cmp	r6, r3
 8008fa2:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8008fa6:	f280 80c4 	bge.w	8009132 <_strtod_l+0x84a>
 8008faa:	1b9b      	subs	r3, r3, r6
 8008fac:	2b1f      	cmp	r3, #31
 8008fae:	eba2 0203 	sub.w	r2, r2, r3
 8008fb2:	f04f 0101 	mov.w	r1, #1
 8008fb6:	f300 80b0 	bgt.w	800911a <_strtod_l+0x832>
 8008fba:	fa01 f303 	lsl.w	r3, r1, r3
 8008fbe:	930e      	str	r3, [sp, #56]	; 0x38
 8008fc0:	2300      	movs	r3, #0
 8008fc2:	930d      	str	r3, [sp, #52]	; 0x34
 8008fc4:	eb0a 0602 	add.w	r6, sl, r2
 8008fc8:	9b04      	ldr	r3, [sp, #16]
 8008fca:	45b2      	cmp	sl, r6
 8008fcc:	4417      	add	r7, r2
 8008fce:	441f      	add	r7, r3
 8008fd0:	4653      	mov	r3, sl
 8008fd2:	bfa8      	it	ge
 8008fd4:	4633      	movge	r3, r6
 8008fd6:	42bb      	cmp	r3, r7
 8008fd8:	bfa8      	it	ge
 8008fda:	463b      	movge	r3, r7
 8008fdc:	2b00      	cmp	r3, #0
 8008fde:	bfc2      	ittt	gt
 8008fe0:	1af6      	subgt	r6, r6, r3
 8008fe2:	1aff      	subgt	r7, r7, r3
 8008fe4:	ebaa 0a03 	subgt.w	sl, sl, r3
 8008fe8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008fea:	2b00      	cmp	r3, #0
 8008fec:	dd17      	ble.n	800901e <_strtod_l+0x736>
 8008fee:	4659      	mov	r1, fp
 8008ff0:	461a      	mov	r2, r3
 8008ff2:	4620      	mov	r0, r4
 8008ff4:	f7ff f9ae 	bl	8008354 <__pow5mult>
 8008ff8:	4683      	mov	fp, r0
 8008ffa:	2800      	cmp	r0, #0
 8008ffc:	f43f aeb8 	beq.w	8008d70 <_strtod_l+0x488>
 8009000:	4601      	mov	r1, r0
 8009002:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8009004:	4620      	mov	r0, r4
 8009006:	f7ff f8fb 	bl	8008200 <__multiply>
 800900a:	900b      	str	r0, [sp, #44]	; 0x2c
 800900c:	2800      	cmp	r0, #0
 800900e:	f43f aeaf 	beq.w	8008d70 <_strtod_l+0x488>
 8009012:	9916      	ldr	r1, [sp, #88]	; 0x58
 8009014:	4620      	mov	r0, r4
 8009016:	f7fe ffdd 	bl	8007fd4 <_Bfree>
 800901a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800901c:	9316      	str	r3, [sp, #88]	; 0x58
 800901e:	2e00      	cmp	r6, #0
 8009020:	f300 808c 	bgt.w	800913c <_strtod_l+0x854>
 8009024:	9b08      	ldr	r3, [sp, #32]
 8009026:	2b00      	cmp	r3, #0
 8009028:	dd08      	ble.n	800903c <_strtod_l+0x754>
 800902a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800902c:	9905      	ldr	r1, [sp, #20]
 800902e:	4620      	mov	r0, r4
 8009030:	f7ff f990 	bl	8008354 <__pow5mult>
 8009034:	9005      	str	r0, [sp, #20]
 8009036:	2800      	cmp	r0, #0
 8009038:	f43f ae9a 	beq.w	8008d70 <_strtod_l+0x488>
 800903c:	2f00      	cmp	r7, #0
 800903e:	dd08      	ble.n	8009052 <_strtod_l+0x76a>
 8009040:	9905      	ldr	r1, [sp, #20]
 8009042:	463a      	mov	r2, r7
 8009044:	4620      	mov	r0, r4
 8009046:	f7ff f9df 	bl	8008408 <__lshift>
 800904a:	9005      	str	r0, [sp, #20]
 800904c:	2800      	cmp	r0, #0
 800904e:	f43f ae8f 	beq.w	8008d70 <_strtod_l+0x488>
 8009052:	f1ba 0f00 	cmp.w	sl, #0
 8009056:	dd08      	ble.n	800906a <_strtod_l+0x782>
 8009058:	4659      	mov	r1, fp
 800905a:	4652      	mov	r2, sl
 800905c:	4620      	mov	r0, r4
 800905e:	f7ff f9d3 	bl	8008408 <__lshift>
 8009062:	4683      	mov	fp, r0
 8009064:	2800      	cmp	r0, #0
 8009066:	f43f ae83 	beq.w	8008d70 <_strtod_l+0x488>
 800906a:	9a05      	ldr	r2, [sp, #20]
 800906c:	9916      	ldr	r1, [sp, #88]	; 0x58
 800906e:	4620      	mov	r0, r4
 8009070:	f7ff fa52 	bl	8008518 <__mdiff>
 8009074:	4605      	mov	r5, r0
 8009076:	2800      	cmp	r0, #0
 8009078:	f43f ae7a 	beq.w	8008d70 <_strtod_l+0x488>
 800907c:	68c3      	ldr	r3, [r0, #12]
 800907e:	930b      	str	r3, [sp, #44]	; 0x2c
 8009080:	2300      	movs	r3, #0
 8009082:	60c3      	str	r3, [r0, #12]
 8009084:	4659      	mov	r1, fp
 8009086:	f7ff fa2b 	bl	80084e0 <__mcmp>
 800908a:	2800      	cmp	r0, #0
 800908c:	da60      	bge.n	8009150 <_strtod_l+0x868>
 800908e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009090:	ea53 0308 	orrs.w	r3, r3, r8
 8009094:	f040 8084 	bne.w	80091a0 <_strtod_l+0x8b8>
 8009098:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800909c:	2b00      	cmp	r3, #0
 800909e:	d17f      	bne.n	80091a0 <_strtod_l+0x8b8>
 80090a0:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80090a4:	0d1b      	lsrs	r3, r3, #20
 80090a6:	051b      	lsls	r3, r3, #20
 80090a8:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 80090ac:	d978      	bls.n	80091a0 <_strtod_l+0x8b8>
 80090ae:	696b      	ldr	r3, [r5, #20]
 80090b0:	b913      	cbnz	r3, 80090b8 <_strtod_l+0x7d0>
 80090b2:	692b      	ldr	r3, [r5, #16]
 80090b4:	2b01      	cmp	r3, #1
 80090b6:	dd73      	ble.n	80091a0 <_strtod_l+0x8b8>
 80090b8:	4629      	mov	r1, r5
 80090ba:	2201      	movs	r2, #1
 80090bc:	4620      	mov	r0, r4
 80090be:	f7ff f9a3 	bl	8008408 <__lshift>
 80090c2:	4659      	mov	r1, fp
 80090c4:	4605      	mov	r5, r0
 80090c6:	f7ff fa0b 	bl	80084e0 <__mcmp>
 80090ca:	2800      	cmp	r0, #0
 80090cc:	dd68      	ble.n	80091a0 <_strtod_l+0x8b8>
 80090ce:	9904      	ldr	r1, [sp, #16]
 80090d0:	4a54      	ldr	r2, [pc, #336]	; (8009224 <_strtod_l+0x93c>)
 80090d2:	464b      	mov	r3, r9
 80090d4:	2900      	cmp	r1, #0
 80090d6:	f000 8084 	beq.w	80091e2 <_strtod_l+0x8fa>
 80090da:	ea02 0109 	and.w	r1, r2, r9
 80090de:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 80090e2:	dc7e      	bgt.n	80091e2 <_strtod_l+0x8fa>
 80090e4:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 80090e8:	f77f aeb3 	ble.w	8008e52 <_strtod_l+0x56a>
 80090ec:	4b4e      	ldr	r3, [pc, #312]	; (8009228 <_strtod_l+0x940>)
 80090ee:	4640      	mov	r0, r8
 80090f0:	4649      	mov	r1, r9
 80090f2:	2200      	movs	r2, #0
 80090f4:	f7f7 faa8 	bl	8000648 <__aeabi_dmul>
 80090f8:	4b4a      	ldr	r3, [pc, #296]	; (8009224 <_strtod_l+0x93c>)
 80090fa:	400b      	ands	r3, r1
 80090fc:	4680      	mov	r8, r0
 80090fe:	4689      	mov	r9, r1
 8009100:	2b00      	cmp	r3, #0
 8009102:	f47f ae3f 	bne.w	8008d84 <_strtod_l+0x49c>
 8009106:	2322      	movs	r3, #34	; 0x22
 8009108:	6023      	str	r3, [r4, #0]
 800910a:	e63b      	b.n	8008d84 <_strtod_l+0x49c>
 800910c:	f04f 32ff 	mov.w	r2, #4294967295
 8009110:	fa02 f303 	lsl.w	r3, r2, r3
 8009114:	ea03 0808 	and.w	r8, r3, r8
 8009118:	e6e8      	b.n	8008eec <_strtod_l+0x604>
 800911a:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 800911e:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 8009122:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 8009126:	36e2      	adds	r6, #226	; 0xe2
 8009128:	fa01 f306 	lsl.w	r3, r1, r6
 800912c:	e9cd 310d 	strd	r3, r1, [sp, #52]	; 0x34
 8009130:	e748      	b.n	8008fc4 <_strtod_l+0x6dc>
 8009132:	2100      	movs	r1, #0
 8009134:	2301      	movs	r3, #1
 8009136:	e9cd 130d 	strd	r1, r3, [sp, #52]	; 0x34
 800913a:	e743      	b.n	8008fc4 <_strtod_l+0x6dc>
 800913c:	9916      	ldr	r1, [sp, #88]	; 0x58
 800913e:	4632      	mov	r2, r6
 8009140:	4620      	mov	r0, r4
 8009142:	f7ff f961 	bl	8008408 <__lshift>
 8009146:	9016      	str	r0, [sp, #88]	; 0x58
 8009148:	2800      	cmp	r0, #0
 800914a:	f47f af6b 	bne.w	8009024 <_strtod_l+0x73c>
 800914e:	e60f      	b.n	8008d70 <_strtod_l+0x488>
 8009150:	46ca      	mov	sl, r9
 8009152:	d171      	bne.n	8009238 <_strtod_l+0x950>
 8009154:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009156:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800915a:	b352      	cbz	r2, 80091b2 <_strtod_l+0x8ca>
 800915c:	4a33      	ldr	r2, [pc, #204]	; (800922c <_strtod_l+0x944>)
 800915e:	4293      	cmp	r3, r2
 8009160:	d12a      	bne.n	80091b8 <_strtod_l+0x8d0>
 8009162:	9b04      	ldr	r3, [sp, #16]
 8009164:	4641      	mov	r1, r8
 8009166:	b1fb      	cbz	r3, 80091a8 <_strtod_l+0x8c0>
 8009168:	4b2e      	ldr	r3, [pc, #184]	; (8009224 <_strtod_l+0x93c>)
 800916a:	ea09 0303 	and.w	r3, r9, r3
 800916e:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8009172:	f04f 32ff 	mov.w	r2, #4294967295
 8009176:	d81a      	bhi.n	80091ae <_strtod_l+0x8c6>
 8009178:	0d1b      	lsrs	r3, r3, #20
 800917a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800917e:	fa02 f303 	lsl.w	r3, r2, r3
 8009182:	4299      	cmp	r1, r3
 8009184:	d118      	bne.n	80091b8 <_strtod_l+0x8d0>
 8009186:	4b2a      	ldr	r3, [pc, #168]	; (8009230 <_strtod_l+0x948>)
 8009188:	459a      	cmp	sl, r3
 800918a:	d102      	bne.n	8009192 <_strtod_l+0x8aa>
 800918c:	3101      	adds	r1, #1
 800918e:	f43f adef 	beq.w	8008d70 <_strtod_l+0x488>
 8009192:	4b24      	ldr	r3, [pc, #144]	; (8009224 <_strtod_l+0x93c>)
 8009194:	ea0a 0303 	and.w	r3, sl, r3
 8009198:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 800919c:	f04f 0800 	mov.w	r8, #0
 80091a0:	9b04      	ldr	r3, [sp, #16]
 80091a2:	2b00      	cmp	r3, #0
 80091a4:	d1a2      	bne.n	80090ec <_strtod_l+0x804>
 80091a6:	e5ed      	b.n	8008d84 <_strtod_l+0x49c>
 80091a8:	f04f 33ff 	mov.w	r3, #4294967295
 80091ac:	e7e9      	b.n	8009182 <_strtod_l+0x89a>
 80091ae:	4613      	mov	r3, r2
 80091b0:	e7e7      	b.n	8009182 <_strtod_l+0x89a>
 80091b2:	ea53 0308 	orrs.w	r3, r3, r8
 80091b6:	d08a      	beq.n	80090ce <_strtod_l+0x7e6>
 80091b8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80091ba:	b1e3      	cbz	r3, 80091f6 <_strtod_l+0x90e>
 80091bc:	ea13 0f0a 	tst.w	r3, sl
 80091c0:	d0ee      	beq.n	80091a0 <_strtod_l+0x8b8>
 80091c2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80091c4:	9a04      	ldr	r2, [sp, #16]
 80091c6:	4640      	mov	r0, r8
 80091c8:	4649      	mov	r1, r9
 80091ca:	b1c3      	cbz	r3, 80091fe <_strtod_l+0x916>
 80091cc:	f7ff fb6f 	bl	80088ae <sulp>
 80091d0:	4602      	mov	r2, r0
 80091d2:	460b      	mov	r3, r1
 80091d4:	ec51 0b18 	vmov	r0, r1, d8
 80091d8:	f7f7 f880 	bl	80002dc <__adddf3>
 80091dc:	4680      	mov	r8, r0
 80091de:	4689      	mov	r9, r1
 80091e0:	e7de      	b.n	80091a0 <_strtod_l+0x8b8>
 80091e2:	4013      	ands	r3, r2
 80091e4:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 80091e8:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 80091ec:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 80091f0:	f04f 38ff 	mov.w	r8, #4294967295
 80091f4:	e7d4      	b.n	80091a0 <_strtod_l+0x8b8>
 80091f6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80091f8:	ea13 0f08 	tst.w	r3, r8
 80091fc:	e7e0      	b.n	80091c0 <_strtod_l+0x8d8>
 80091fe:	f7ff fb56 	bl	80088ae <sulp>
 8009202:	4602      	mov	r2, r0
 8009204:	460b      	mov	r3, r1
 8009206:	ec51 0b18 	vmov	r0, r1, d8
 800920a:	f7f7 f865 	bl	80002d8 <__aeabi_dsub>
 800920e:	2200      	movs	r2, #0
 8009210:	2300      	movs	r3, #0
 8009212:	4680      	mov	r8, r0
 8009214:	4689      	mov	r9, r1
 8009216:	f7f7 fc7f 	bl	8000b18 <__aeabi_dcmpeq>
 800921a:	2800      	cmp	r0, #0
 800921c:	d0c0      	beq.n	80091a0 <_strtod_l+0x8b8>
 800921e:	e618      	b.n	8008e52 <_strtod_l+0x56a>
 8009220:	fffffc02 	.word	0xfffffc02
 8009224:	7ff00000 	.word	0x7ff00000
 8009228:	39500000 	.word	0x39500000
 800922c:	000fffff 	.word	0x000fffff
 8009230:	7fefffff 	.word	0x7fefffff
 8009234:	0800b8f0 	.word	0x0800b8f0
 8009238:	4659      	mov	r1, fp
 800923a:	4628      	mov	r0, r5
 800923c:	f7ff fac0 	bl	80087c0 <__ratio>
 8009240:	ec57 6b10 	vmov	r6, r7, d0
 8009244:	ee10 0a10 	vmov	r0, s0
 8009248:	2200      	movs	r2, #0
 800924a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800924e:	4639      	mov	r1, r7
 8009250:	f7f7 fc76 	bl	8000b40 <__aeabi_dcmple>
 8009254:	2800      	cmp	r0, #0
 8009256:	d071      	beq.n	800933c <_strtod_l+0xa54>
 8009258:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800925a:	2b00      	cmp	r3, #0
 800925c:	d17c      	bne.n	8009358 <_strtod_l+0xa70>
 800925e:	f1b8 0f00 	cmp.w	r8, #0
 8009262:	d15a      	bne.n	800931a <_strtod_l+0xa32>
 8009264:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009268:	2b00      	cmp	r3, #0
 800926a:	d15d      	bne.n	8009328 <_strtod_l+0xa40>
 800926c:	4b90      	ldr	r3, [pc, #576]	; (80094b0 <_strtod_l+0xbc8>)
 800926e:	2200      	movs	r2, #0
 8009270:	4630      	mov	r0, r6
 8009272:	4639      	mov	r1, r7
 8009274:	f7f7 fc5a 	bl	8000b2c <__aeabi_dcmplt>
 8009278:	2800      	cmp	r0, #0
 800927a:	d15c      	bne.n	8009336 <_strtod_l+0xa4e>
 800927c:	4630      	mov	r0, r6
 800927e:	4639      	mov	r1, r7
 8009280:	4b8c      	ldr	r3, [pc, #560]	; (80094b4 <_strtod_l+0xbcc>)
 8009282:	2200      	movs	r2, #0
 8009284:	f7f7 f9e0 	bl	8000648 <__aeabi_dmul>
 8009288:	4606      	mov	r6, r0
 800928a:	460f      	mov	r7, r1
 800928c:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 8009290:	9606      	str	r6, [sp, #24]
 8009292:	9307      	str	r3, [sp, #28]
 8009294:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009298:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 800929c:	4b86      	ldr	r3, [pc, #536]	; (80094b8 <_strtod_l+0xbd0>)
 800929e:	ea0a 0303 	and.w	r3, sl, r3
 80092a2:	930d      	str	r3, [sp, #52]	; 0x34
 80092a4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80092a6:	4b85      	ldr	r3, [pc, #532]	; (80094bc <_strtod_l+0xbd4>)
 80092a8:	429a      	cmp	r2, r3
 80092aa:	f040 8090 	bne.w	80093ce <_strtod_l+0xae6>
 80092ae:	f1aa 7954 	sub.w	r9, sl, #55574528	; 0x3500000
 80092b2:	ec49 8b10 	vmov	d0, r8, r9
 80092b6:	f7ff f9b9 	bl	800862c <__ulp>
 80092ba:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80092be:	ec51 0b10 	vmov	r0, r1, d0
 80092c2:	f7f7 f9c1 	bl	8000648 <__aeabi_dmul>
 80092c6:	4642      	mov	r2, r8
 80092c8:	464b      	mov	r3, r9
 80092ca:	f7f7 f807 	bl	80002dc <__adddf3>
 80092ce:	460b      	mov	r3, r1
 80092d0:	4979      	ldr	r1, [pc, #484]	; (80094b8 <_strtod_l+0xbd0>)
 80092d2:	4a7b      	ldr	r2, [pc, #492]	; (80094c0 <_strtod_l+0xbd8>)
 80092d4:	4019      	ands	r1, r3
 80092d6:	4291      	cmp	r1, r2
 80092d8:	4680      	mov	r8, r0
 80092da:	d944      	bls.n	8009366 <_strtod_l+0xa7e>
 80092dc:	ee18 2a90 	vmov	r2, s17
 80092e0:	4b78      	ldr	r3, [pc, #480]	; (80094c4 <_strtod_l+0xbdc>)
 80092e2:	429a      	cmp	r2, r3
 80092e4:	d104      	bne.n	80092f0 <_strtod_l+0xa08>
 80092e6:	ee18 3a10 	vmov	r3, s16
 80092ea:	3301      	adds	r3, #1
 80092ec:	f43f ad40 	beq.w	8008d70 <_strtod_l+0x488>
 80092f0:	f8df 91d0 	ldr.w	r9, [pc, #464]	; 80094c4 <_strtod_l+0xbdc>
 80092f4:	f04f 38ff 	mov.w	r8, #4294967295
 80092f8:	9916      	ldr	r1, [sp, #88]	; 0x58
 80092fa:	4620      	mov	r0, r4
 80092fc:	f7fe fe6a 	bl	8007fd4 <_Bfree>
 8009300:	9905      	ldr	r1, [sp, #20]
 8009302:	4620      	mov	r0, r4
 8009304:	f7fe fe66 	bl	8007fd4 <_Bfree>
 8009308:	4659      	mov	r1, fp
 800930a:	4620      	mov	r0, r4
 800930c:	f7fe fe62 	bl	8007fd4 <_Bfree>
 8009310:	4629      	mov	r1, r5
 8009312:	4620      	mov	r0, r4
 8009314:	f7fe fe5e 	bl	8007fd4 <_Bfree>
 8009318:	e609      	b.n	8008f2e <_strtod_l+0x646>
 800931a:	f1b8 0f01 	cmp.w	r8, #1
 800931e:	d103      	bne.n	8009328 <_strtod_l+0xa40>
 8009320:	f1b9 0f00 	cmp.w	r9, #0
 8009324:	f43f ad95 	beq.w	8008e52 <_strtod_l+0x56a>
 8009328:	ed9f 7b55 	vldr	d7, [pc, #340]	; 8009480 <_strtod_l+0xb98>
 800932c:	4f60      	ldr	r7, [pc, #384]	; (80094b0 <_strtod_l+0xbc8>)
 800932e:	ed8d 7b06 	vstr	d7, [sp, #24]
 8009332:	2600      	movs	r6, #0
 8009334:	e7ae      	b.n	8009294 <_strtod_l+0x9ac>
 8009336:	4f5f      	ldr	r7, [pc, #380]	; (80094b4 <_strtod_l+0xbcc>)
 8009338:	2600      	movs	r6, #0
 800933a:	e7a7      	b.n	800928c <_strtod_l+0x9a4>
 800933c:	4b5d      	ldr	r3, [pc, #372]	; (80094b4 <_strtod_l+0xbcc>)
 800933e:	4630      	mov	r0, r6
 8009340:	4639      	mov	r1, r7
 8009342:	2200      	movs	r2, #0
 8009344:	f7f7 f980 	bl	8000648 <__aeabi_dmul>
 8009348:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800934a:	4606      	mov	r6, r0
 800934c:	460f      	mov	r7, r1
 800934e:	2b00      	cmp	r3, #0
 8009350:	d09c      	beq.n	800928c <_strtod_l+0x9a4>
 8009352:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8009356:	e79d      	b.n	8009294 <_strtod_l+0x9ac>
 8009358:	ed9f 7b4b 	vldr	d7, [pc, #300]	; 8009488 <_strtod_l+0xba0>
 800935c:	ed8d 7b06 	vstr	d7, [sp, #24]
 8009360:	ec57 6b17 	vmov	r6, r7, d7
 8009364:	e796      	b.n	8009294 <_strtod_l+0x9ac>
 8009366:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 800936a:	9b04      	ldr	r3, [sp, #16]
 800936c:	46ca      	mov	sl, r9
 800936e:	2b00      	cmp	r3, #0
 8009370:	d1c2      	bne.n	80092f8 <_strtod_l+0xa10>
 8009372:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8009376:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009378:	0d1b      	lsrs	r3, r3, #20
 800937a:	051b      	lsls	r3, r3, #20
 800937c:	429a      	cmp	r2, r3
 800937e:	d1bb      	bne.n	80092f8 <_strtod_l+0xa10>
 8009380:	4630      	mov	r0, r6
 8009382:	4639      	mov	r1, r7
 8009384:	f7f7 fcc0 	bl	8000d08 <__aeabi_d2lz>
 8009388:	f7f7 f930 	bl	80005ec <__aeabi_l2d>
 800938c:	4602      	mov	r2, r0
 800938e:	460b      	mov	r3, r1
 8009390:	4630      	mov	r0, r6
 8009392:	4639      	mov	r1, r7
 8009394:	f7f6 ffa0 	bl	80002d8 <__aeabi_dsub>
 8009398:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800939a:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800939e:	ea43 0308 	orr.w	r3, r3, r8
 80093a2:	4313      	orrs	r3, r2
 80093a4:	4606      	mov	r6, r0
 80093a6:	460f      	mov	r7, r1
 80093a8:	d054      	beq.n	8009454 <_strtod_l+0xb6c>
 80093aa:	a339      	add	r3, pc, #228	; (adr r3, 8009490 <_strtod_l+0xba8>)
 80093ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80093b0:	f7f7 fbbc 	bl	8000b2c <__aeabi_dcmplt>
 80093b4:	2800      	cmp	r0, #0
 80093b6:	f47f ace5 	bne.w	8008d84 <_strtod_l+0x49c>
 80093ba:	a337      	add	r3, pc, #220	; (adr r3, 8009498 <_strtod_l+0xbb0>)
 80093bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80093c0:	4630      	mov	r0, r6
 80093c2:	4639      	mov	r1, r7
 80093c4:	f7f7 fbd0 	bl	8000b68 <__aeabi_dcmpgt>
 80093c8:	2800      	cmp	r0, #0
 80093ca:	d095      	beq.n	80092f8 <_strtod_l+0xa10>
 80093cc:	e4da      	b.n	8008d84 <_strtod_l+0x49c>
 80093ce:	9b04      	ldr	r3, [sp, #16]
 80093d0:	b333      	cbz	r3, 8009420 <_strtod_l+0xb38>
 80093d2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80093d4:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80093d8:	d822      	bhi.n	8009420 <_strtod_l+0xb38>
 80093da:	a331      	add	r3, pc, #196	; (adr r3, 80094a0 <_strtod_l+0xbb8>)
 80093dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80093e0:	4630      	mov	r0, r6
 80093e2:	4639      	mov	r1, r7
 80093e4:	f7f7 fbac 	bl	8000b40 <__aeabi_dcmple>
 80093e8:	b1a0      	cbz	r0, 8009414 <_strtod_l+0xb2c>
 80093ea:	4639      	mov	r1, r7
 80093ec:	4630      	mov	r0, r6
 80093ee:	f7f7 fc03 	bl	8000bf8 <__aeabi_d2uiz>
 80093f2:	2801      	cmp	r0, #1
 80093f4:	bf38      	it	cc
 80093f6:	2001      	movcc	r0, #1
 80093f8:	f7f7 f8ac 	bl	8000554 <__aeabi_ui2d>
 80093fc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80093fe:	4606      	mov	r6, r0
 8009400:	460f      	mov	r7, r1
 8009402:	bb23      	cbnz	r3, 800944e <_strtod_l+0xb66>
 8009404:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009408:	9010      	str	r0, [sp, #64]	; 0x40
 800940a:	9311      	str	r3, [sp, #68]	; 0x44
 800940c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8009410:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 8009414:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009416:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009418:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800941c:	1a9b      	subs	r3, r3, r2
 800941e:	930f      	str	r3, [sp, #60]	; 0x3c
 8009420:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8009424:	eeb0 0a48 	vmov.f32	s0, s16
 8009428:	eef0 0a68 	vmov.f32	s1, s17
 800942c:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8009430:	f7ff f8fc 	bl	800862c <__ulp>
 8009434:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8009438:	ec53 2b10 	vmov	r2, r3, d0
 800943c:	f7f7 f904 	bl	8000648 <__aeabi_dmul>
 8009440:	ec53 2b18 	vmov	r2, r3, d8
 8009444:	f7f6 ff4a 	bl	80002dc <__adddf3>
 8009448:	4680      	mov	r8, r0
 800944a:	4689      	mov	r9, r1
 800944c:	e78d      	b.n	800936a <_strtod_l+0xa82>
 800944e:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 8009452:	e7db      	b.n	800940c <_strtod_l+0xb24>
 8009454:	a314      	add	r3, pc, #80	; (adr r3, 80094a8 <_strtod_l+0xbc0>)
 8009456:	e9d3 2300 	ldrd	r2, r3, [r3]
 800945a:	f7f7 fb67 	bl	8000b2c <__aeabi_dcmplt>
 800945e:	e7b3      	b.n	80093c8 <_strtod_l+0xae0>
 8009460:	2300      	movs	r3, #0
 8009462:	930a      	str	r3, [sp, #40]	; 0x28
 8009464:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8009466:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009468:	6013      	str	r3, [r2, #0]
 800946a:	f7ff ba7c 	b.w	8008966 <_strtod_l+0x7e>
 800946e:	2a65      	cmp	r2, #101	; 0x65
 8009470:	f43f ab75 	beq.w	8008b5e <_strtod_l+0x276>
 8009474:	2a45      	cmp	r2, #69	; 0x45
 8009476:	f43f ab72 	beq.w	8008b5e <_strtod_l+0x276>
 800947a:	2301      	movs	r3, #1
 800947c:	f7ff bbaa 	b.w	8008bd4 <_strtod_l+0x2ec>
 8009480:	00000000 	.word	0x00000000
 8009484:	bff00000 	.word	0xbff00000
 8009488:	00000000 	.word	0x00000000
 800948c:	3ff00000 	.word	0x3ff00000
 8009490:	94a03595 	.word	0x94a03595
 8009494:	3fdfffff 	.word	0x3fdfffff
 8009498:	35afe535 	.word	0x35afe535
 800949c:	3fe00000 	.word	0x3fe00000
 80094a0:	ffc00000 	.word	0xffc00000
 80094a4:	41dfffff 	.word	0x41dfffff
 80094a8:	94a03595 	.word	0x94a03595
 80094ac:	3fcfffff 	.word	0x3fcfffff
 80094b0:	3ff00000 	.word	0x3ff00000
 80094b4:	3fe00000 	.word	0x3fe00000
 80094b8:	7ff00000 	.word	0x7ff00000
 80094bc:	7fe00000 	.word	0x7fe00000
 80094c0:	7c9fffff 	.word	0x7c9fffff
 80094c4:	7fefffff 	.word	0x7fefffff

080094c8 <_strtod_r>:
 80094c8:	4b01      	ldr	r3, [pc, #4]	; (80094d0 <_strtod_r+0x8>)
 80094ca:	f7ff ba0d 	b.w	80088e8 <_strtod_l>
 80094ce:	bf00      	nop
 80094d0:	20000070 	.word	0x20000070

080094d4 <_strtol_l.constprop.0>:
 80094d4:	2b01      	cmp	r3, #1
 80094d6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80094da:	d001      	beq.n	80094e0 <_strtol_l.constprop.0+0xc>
 80094dc:	2b24      	cmp	r3, #36	; 0x24
 80094de:	d906      	bls.n	80094ee <_strtol_l.constprop.0+0x1a>
 80094e0:	f7fd fd8a 	bl	8006ff8 <__errno>
 80094e4:	2316      	movs	r3, #22
 80094e6:	6003      	str	r3, [r0, #0]
 80094e8:	2000      	movs	r0, #0
 80094ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80094ee:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 80095d4 <_strtol_l.constprop.0+0x100>
 80094f2:	460d      	mov	r5, r1
 80094f4:	462e      	mov	r6, r5
 80094f6:	f815 4b01 	ldrb.w	r4, [r5], #1
 80094fa:	f81c 7004 	ldrb.w	r7, [ip, r4]
 80094fe:	f017 0708 	ands.w	r7, r7, #8
 8009502:	d1f7      	bne.n	80094f4 <_strtol_l.constprop.0+0x20>
 8009504:	2c2d      	cmp	r4, #45	; 0x2d
 8009506:	d132      	bne.n	800956e <_strtol_l.constprop.0+0x9a>
 8009508:	782c      	ldrb	r4, [r5, #0]
 800950a:	2701      	movs	r7, #1
 800950c:	1cb5      	adds	r5, r6, #2
 800950e:	2b00      	cmp	r3, #0
 8009510:	d05b      	beq.n	80095ca <_strtol_l.constprop.0+0xf6>
 8009512:	2b10      	cmp	r3, #16
 8009514:	d109      	bne.n	800952a <_strtol_l.constprop.0+0x56>
 8009516:	2c30      	cmp	r4, #48	; 0x30
 8009518:	d107      	bne.n	800952a <_strtol_l.constprop.0+0x56>
 800951a:	782c      	ldrb	r4, [r5, #0]
 800951c:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8009520:	2c58      	cmp	r4, #88	; 0x58
 8009522:	d14d      	bne.n	80095c0 <_strtol_l.constprop.0+0xec>
 8009524:	786c      	ldrb	r4, [r5, #1]
 8009526:	2310      	movs	r3, #16
 8009528:	3502      	adds	r5, #2
 800952a:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800952e:	f108 38ff 	add.w	r8, r8, #4294967295
 8009532:	f04f 0e00 	mov.w	lr, #0
 8009536:	fbb8 f9f3 	udiv	r9, r8, r3
 800953a:	4676      	mov	r6, lr
 800953c:	fb03 8a19 	mls	sl, r3, r9, r8
 8009540:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8009544:	f1bc 0f09 	cmp.w	ip, #9
 8009548:	d816      	bhi.n	8009578 <_strtol_l.constprop.0+0xa4>
 800954a:	4664      	mov	r4, ip
 800954c:	42a3      	cmp	r3, r4
 800954e:	dd24      	ble.n	800959a <_strtol_l.constprop.0+0xc6>
 8009550:	f1be 3fff 	cmp.w	lr, #4294967295
 8009554:	d008      	beq.n	8009568 <_strtol_l.constprop.0+0x94>
 8009556:	45b1      	cmp	r9, r6
 8009558:	d31c      	bcc.n	8009594 <_strtol_l.constprop.0+0xc0>
 800955a:	d101      	bne.n	8009560 <_strtol_l.constprop.0+0x8c>
 800955c:	45a2      	cmp	sl, r4
 800955e:	db19      	blt.n	8009594 <_strtol_l.constprop.0+0xc0>
 8009560:	fb06 4603 	mla	r6, r6, r3, r4
 8009564:	f04f 0e01 	mov.w	lr, #1
 8009568:	f815 4b01 	ldrb.w	r4, [r5], #1
 800956c:	e7e8      	b.n	8009540 <_strtol_l.constprop.0+0x6c>
 800956e:	2c2b      	cmp	r4, #43	; 0x2b
 8009570:	bf04      	itt	eq
 8009572:	782c      	ldrbeq	r4, [r5, #0]
 8009574:	1cb5      	addeq	r5, r6, #2
 8009576:	e7ca      	b.n	800950e <_strtol_l.constprop.0+0x3a>
 8009578:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800957c:	f1bc 0f19 	cmp.w	ip, #25
 8009580:	d801      	bhi.n	8009586 <_strtol_l.constprop.0+0xb2>
 8009582:	3c37      	subs	r4, #55	; 0x37
 8009584:	e7e2      	b.n	800954c <_strtol_l.constprop.0+0x78>
 8009586:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800958a:	f1bc 0f19 	cmp.w	ip, #25
 800958e:	d804      	bhi.n	800959a <_strtol_l.constprop.0+0xc6>
 8009590:	3c57      	subs	r4, #87	; 0x57
 8009592:	e7db      	b.n	800954c <_strtol_l.constprop.0+0x78>
 8009594:	f04f 3eff 	mov.w	lr, #4294967295
 8009598:	e7e6      	b.n	8009568 <_strtol_l.constprop.0+0x94>
 800959a:	f1be 3fff 	cmp.w	lr, #4294967295
 800959e:	d105      	bne.n	80095ac <_strtol_l.constprop.0+0xd8>
 80095a0:	2322      	movs	r3, #34	; 0x22
 80095a2:	6003      	str	r3, [r0, #0]
 80095a4:	4646      	mov	r6, r8
 80095a6:	b942      	cbnz	r2, 80095ba <_strtol_l.constprop.0+0xe6>
 80095a8:	4630      	mov	r0, r6
 80095aa:	e79e      	b.n	80094ea <_strtol_l.constprop.0+0x16>
 80095ac:	b107      	cbz	r7, 80095b0 <_strtol_l.constprop.0+0xdc>
 80095ae:	4276      	negs	r6, r6
 80095b0:	2a00      	cmp	r2, #0
 80095b2:	d0f9      	beq.n	80095a8 <_strtol_l.constprop.0+0xd4>
 80095b4:	f1be 0f00 	cmp.w	lr, #0
 80095b8:	d000      	beq.n	80095bc <_strtol_l.constprop.0+0xe8>
 80095ba:	1e69      	subs	r1, r5, #1
 80095bc:	6011      	str	r1, [r2, #0]
 80095be:	e7f3      	b.n	80095a8 <_strtol_l.constprop.0+0xd4>
 80095c0:	2430      	movs	r4, #48	; 0x30
 80095c2:	2b00      	cmp	r3, #0
 80095c4:	d1b1      	bne.n	800952a <_strtol_l.constprop.0+0x56>
 80095c6:	2308      	movs	r3, #8
 80095c8:	e7af      	b.n	800952a <_strtol_l.constprop.0+0x56>
 80095ca:	2c30      	cmp	r4, #48	; 0x30
 80095cc:	d0a5      	beq.n	800951a <_strtol_l.constprop.0+0x46>
 80095ce:	230a      	movs	r3, #10
 80095d0:	e7ab      	b.n	800952a <_strtol_l.constprop.0+0x56>
 80095d2:	bf00      	nop
 80095d4:	0800b919 	.word	0x0800b919

080095d8 <_strtol_r>:
 80095d8:	f7ff bf7c 	b.w	80094d4 <_strtol_l.constprop.0>

080095dc <__ssputs_r>:
 80095dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80095e0:	688e      	ldr	r6, [r1, #8]
 80095e2:	461f      	mov	r7, r3
 80095e4:	42be      	cmp	r6, r7
 80095e6:	680b      	ldr	r3, [r1, #0]
 80095e8:	4682      	mov	sl, r0
 80095ea:	460c      	mov	r4, r1
 80095ec:	4690      	mov	r8, r2
 80095ee:	d82c      	bhi.n	800964a <__ssputs_r+0x6e>
 80095f0:	898a      	ldrh	r2, [r1, #12]
 80095f2:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80095f6:	d026      	beq.n	8009646 <__ssputs_r+0x6a>
 80095f8:	6965      	ldr	r5, [r4, #20]
 80095fa:	6909      	ldr	r1, [r1, #16]
 80095fc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009600:	eba3 0901 	sub.w	r9, r3, r1
 8009604:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009608:	1c7b      	adds	r3, r7, #1
 800960a:	444b      	add	r3, r9
 800960c:	106d      	asrs	r5, r5, #1
 800960e:	429d      	cmp	r5, r3
 8009610:	bf38      	it	cc
 8009612:	461d      	movcc	r5, r3
 8009614:	0553      	lsls	r3, r2, #21
 8009616:	d527      	bpl.n	8009668 <__ssputs_r+0x8c>
 8009618:	4629      	mov	r1, r5
 800961a:	f7fe fc0f 	bl	8007e3c <_malloc_r>
 800961e:	4606      	mov	r6, r0
 8009620:	b360      	cbz	r0, 800967c <__ssputs_r+0xa0>
 8009622:	6921      	ldr	r1, [r4, #16]
 8009624:	464a      	mov	r2, r9
 8009626:	f000 fc17 	bl	8009e58 <memcpy>
 800962a:	89a3      	ldrh	r3, [r4, #12]
 800962c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8009630:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009634:	81a3      	strh	r3, [r4, #12]
 8009636:	6126      	str	r6, [r4, #16]
 8009638:	6165      	str	r5, [r4, #20]
 800963a:	444e      	add	r6, r9
 800963c:	eba5 0509 	sub.w	r5, r5, r9
 8009640:	6026      	str	r6, [r4, #0]
 8009642:	60a5      	str	r5, [r4, #8]
 8009644:	463e      	mov	r6, r7
 8009646:	42be      	cmp	r6, r7
 8009648:	d900      	bls.n	800964c <__ssputs_r+0x70>
 800964a:	463e      	mov	r6, r7
 800964c:	6820      	ldr	r0, [r4, #0]
 800964e:	4632      	mov	r2, r6
 8009650:	4641      	mov	r1, r8
 8009652:	f000 fba3 	bl	8009d9c <memmove>
 8009656:	68a3      	ldr	r3, [r4, #8]
 8009658:	1b9b      	subs	r3, r3, r6
 800965a:	60a3      	str	r3, [r4, #8]
 800965c:	6823      	ldr	r3, [r4, #0]
 800965e:	4433      	add	r3, r6
 8009660:	6023      	str	r3, [r4, #0]
 8009662:	2000      	movs	r0, #0
 8009664:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009668:	462a      	mov	r2, r5
 800966a:	f000 ffaa 	bl	800a5c2 <_realloc_r>
 800966e:	4606      	mov	r6, r0
 8009670:	2800      	cmp	r0, #0
 8009672:	d1e0      	bne.n	8009636 <__ssputs_r+0x5a>
 8009674:	6921      	ldr	r1, [r4, #16]
 8009676:	4650      	mov	r0, sl
 8009678:	f7fe fb6c 	bl	8007d54 <_free_r>
 800967c:	230c      	movs	r3, #12
 800967e:	f8ca 3000 	str.w	r3, [sl]
 8009682:	89a3      	ldrh	r3, [r4, #12]
 8009684:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009688:	81a3      	strh	r3, [r4, #12]
 800968a:	f04f 30ff 	mov.w	r0, #4294967295
 800968e:	e7e9      	b.n	8009664 <__ssputs_r+0x88>

08009690 <_svfiprintf_r>:
 8009690:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009694:	4698      	mov	r8, r3
 8009696:	898b      	ldrh	r3, [r1, #12]
 8009698:	061b      	lsls	r3, r3, #24
 800969a:	b09d      	sub	sp, #116	; 0x74
 800969c:	4607      	mov	r7, r0
 800969e:	460d      	mov	r5, r1
 80096a0:	4614      	mov	r4, r2
 80096a2:	d50e      	bpl.n	80096c2 <_svfiprintf_r+0x32>
 80096a4:	690b      	ldr	r3, [r1, #16]
 80096a6:	b963      	cbnz	r3, 80096c2 <_svfiprintf_r+0x32>
 80096a8:	2140      	movs	r1, #64	; 0x40
 80096aa:	f7fe fbc7 	bl	8007e3c <_malloc_r>
 80096ae:	6028      	str	r0, [r5, #0]
 80096b0:	6128      	str	r0, [r5, #16]
 80096b2:	b920      	cbnz	r0, 80096be <_svfiprintf_r+0x2e>
 80096b4:	230c      	movs	r3, #12
 80096b6:	603b      	str	r3, [r7, #0]
 80096b8:	f04f 30ff 	mov.w	r0, #4294967295
 80096bc:	e0d0      	b.n	8009860 <_svfiprintf_r+0x1d0>
 80096be:	2340      	movs	r3, #64	; 0x40
 80096c0:	616b      	str	r3, [r5, #20]
 80096c2:	2300      	movs	r3, #0
 80096c4:	9309      	str	r3, [sp, #36]	; 0x24
 80096c6:	2320      	movs	r3, #32
 80096c8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80096cc:	f8cd 800c 	str.w	r8, [sp, #12]
 80096d0:	2330      	movs	r3, #48	; 0x30
 80096d2:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8009878 <_svfiprintf_r+0x1e8>
 80096d6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80096da:	f04f 0901 	mov.w	r9, #1
 80096de:	4623      	mov	r3, r4
 80096e0:	469a      	mov	sl, r3
 80096e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80096e6:	b10a      	cbz	r2, 80096ec <_svfiprintf_r+0x5c>
 80096e8:	2a25      	cmp	r2, #37	; 0x25
 80096ea:	d1f9      	bne.n	80096e0 <_svfiprintf_r+0x50>
 80096ec:	ebba 0b04 	subs.w	fp, sl, r4
 80096f0:	d00b      	beq.n	800970a <_svfiprintf_r+0x7a>
 80096f2:	465b      	mov	r3, fp
 80096f4:	4622      	mov	r2, r4
 80096f6:	4629      	mov	r1, r5
 80096f8:	4638      	mov	r0, r7
 80096fa:	f7ff ff6f 	bl	80095dc <__ssputs_r>
 80096fe:	3001      	adds	r0, #1
 8009700:	f000 80a9 	beq.w	8009856 <_svfiprintf_r+0x1c6>
 8009704:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009706:	445a      	add	r2, fp
 8009708:	9209      	str	r2, [sp, #36]	; 0x24
 800970a:	f89a 3000 	ldrb.w	r3, [sl]
 800970e:	2b00      	cmp	r3, #0
 8009710:	f000 80a1 	beq.w	8009856 <_svfiprintf_r+0x1c6>
 8009714:	2300      	movs	r3, #0
 8009716:	f04f 32ff 	mov.w	r2, #4294967295
 800971a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800971e:	f10a 0a01 	add.w	sl, sl, #1
 8009722:	9304      	str	r3, [sp, #16]
 8009724:	9307      	str	r3, [sp, #28]
 8009726:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800972a:	931a      	str	r3, [sp, #104]	; 0x68
 800972c:	4654      	mov	r4, sl
 800972e:	2205      	movs	r2, #5
 8009730:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009734:	4850      	ldr	r0, [pc, #320]	; (8009878 <_svfiprintf_r+0x1e8>)
 8009736:	f7f6 fd73 	bl	8000220 <memchr>
 800973a:	9a04      	ldr	r2, [sp, #16]
 800973c:	b9d8      	cbnz	r0, 8009776 <_svfiprintf_r+0xe6>
 800973e:	06d0      	lsls	r0, r2, #27
 8009740:	bf44      	itt	mi
 8009742:	2320      	movmi	r3, #32
 8009744:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009748:	0711      	lsls	r1, r2, #28
 800974a:	bf44      	itt	mi
 800974c:	232b      	movmi	r3, #43	; 0x2b
 800974e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009752:	f89a 3000 	ldrb.w	r3, [sl]
 8009756:	2b2a      	cmp	r3, #42	; 0x2a
 8009758:	d015      	beq.n	8009786 <_svfiprintf_r+0xf6>
 800975a:	9a07      	ldr	r2, [sp, #28]
 800975c:	4654      	mov	r4, sl
 800975e:	2000      	movs	r0, #0
 8009760:	f04f 0c0a 	mov.w	ip, #10
 8009764:	4621      	mov	r1, r4
 8009766:	f811 3b01 	ldrb.w	r3, [r1], #1
 800976a:	3b30      	subs	r3, #48	; 0x30
 800976c:	2b09      	cmp	r3, #9
 800976e:	d94d      	bls.n	800980c <_svfiprintf_r+0x17c>
 8009770:	b1b0      	cbz	r0, 80097a0 <_svfiprintf_r+0x110>
 8009772:	9207      	str	r2, [sp, #28]
 8009774:	e014      	b.n	80097a0 <_svfiprintf_r+0x110>
 8009776:	eba0 0308 	sub.w	r3, r0, r8
 800977a:	fa09 f303 	lsl.w	r3, r9, r3
 800977e:	4313      	orrs	r3, r2
 8009780:	9304      	str	r3, [sp, #16]
 8009782:	46a2      	mov	sl, r4
 8009784:	e7d2      	b.n	800972c <_svfiprintf_r+0x9c>
 8009786:	9b03      	ldr	r3, [sp, #12]
 8009788:	1d19      	adds	r1, r3, #4
 800978a:	681b      	ldr	r3, [r3, #0]
 800978c:	9103      	str	r1, [sp, #12]
 800978e:	2b00      	cmp	r3, #0
 8009790:	bfbb      	ittet	lt
 8009792:	425b      	neglt	r3, r3
 8009794:	f042 0202 	orrlt.w	r2, r2, #2
 8009798:	9307      	strge	r3, [sp, #28]
 800979a:	9307      	strlt	r3, [sp, #28]
 800979c:	bfb8      	it	lt
 800979e:	9204      	strlt	r2, [sp, #16]
 80097a0:	7823      	ldrb	r3, [r4, #0]
 80097a2:	2b2e      	cmp	r3, #46	; 0x2e
 80097a4:	d10c      	bne.n	80097c0 <_svfiprintf_r+0x130>
 80097a6:	7863      	ldrb	r3, [r4, #1]
 80097a8:	2b2a      	cmp	r3, #42	; 0x2a
 80097aa:	d134      	bne.n	8009816 <_svfiprintf_r+0x186>
 80097ac:	9b03      	ldr	r3, [sp, #12]
 80097ae:	1d1a      	adds	r2, r3, #4
 80097b0:	681b      	ldr	r3, [r3, #0]
 80097b2:	9203      	str	r2, [sp, #12]
 80097b4:	2b00      	cmp	r3, #0
 80097b6:	bfb8      	it	lt
 80097b8:	f04f 33ff 	movlt.w	r3, #4294967295
 80097bc:	3402      	adds	r4, #2
 80097be:	9305      	str	r3, [sp, #20]
 80097c0:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8009888 <_svfiprintf_r+0x1f8>
 80097c4:	7821      	ldrb	r1, [r4, #0]
 80097c6:	2203      	movs	r2, #3
 80097c8:	4650      	mov	r0, sl
 80097ca:	f7f6 fd29 	bl	8000220 <memchr>
 80097ce:	b138      	cbz	r0, 80097e0 <_svfiprintf_r+0x150>
 80097d0:	9b04      	ldr	r3, [sp, #16]
 80097d2:	eba0 000a 	sub.w	r0, r0, sl
 80097d6:	2240      	movs	r2, #64	; 0x40
 80097d8:	4082      	lsls	r2, r0
 80097da:	4313      	orrs	r3, r2
 80097dc:	3401      	adds	r4, #1
 80097de:	9304      	str	r3, [sp, #16]
 80097e0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80097e4:	4825      	ldr	r0, [pc, #148]	; (800987c <_svfiprintf_r+0x1ec>)
 80097e6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80097ea:	2206      	movs	r2, #6
 80097ec:	f7f6 fd18 	bl	8000220 <memchr>
 80097f0:	2800      	cmp	r0, #0
 80097f2:	d038      	beq.n	8009866 <_svfiprintf_r+0x1d6>
 80097f4:	4b22      	ldr	r3, [pc, #136]	; (8009880 <_svfiprintf_r+0x1f0>)
 80097f6:	bb1b      	cbnz	r3, 8009840 <_svfiprintf_r+0x1b0>
 80097f8:	9b03      	ldr	r3, [sp, #12]
 80097fa:	3307      	adds	r3, #7
 80097fc:	f023 0307 	bic.w	r3, r3, #7
 8009800:	3308      	adds	r3, #8
 8009802:	9303      	str	r3, [sp, #12]
 8009804:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009806:	4433      	add	r3, r6
 8009808:	9309      	str	r3, [sp, #36]	; 0x24
 800980a:	e768      	b.n	80096de <_svfiprintf_r+0x4e>
 800980c:	fb0c 3202 	mla	r2, ip, r2, r3
 8009810:	460c      	mov	r4, r1
 8009812:	2001      	movs	r0, #1
 8009814:	e7a6      	b.n	8009764 <_svfiprintf_r+0xd4>
 8009816:	2300      	movs	r3, #0
 8009818:	3401      	adds	r4, #1
 800981a:	9305      	str	r3, [sp, #20]
 800981c:	4619      	mov	r1, r3
 800981e:	f04f 0c0a 	mov.w	ip, #10
 8009822:	4620      	mov	r0, r4
 8009824:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009828:	3a30      	subs	r2, #48	; 0x30
 800982a:	2a09      	cmp	r2, #9
 800982c:	d903      	bls.n	8009836 <_svfiprintf_r+0x1a6>
 800982e:	2b00      	cmp	r3, #0
 8009830:	d0c6      	beq.n	80097c0 <_svfiprintf_r+0x130>
 8009832:	9105      	str	r1, [sp, #20]
 8009834:	e7c4      	b.n	80097c0 <_svfiprintf_r+0x130>
 8009836:	fb0c 2101 	mla	r1, ip, r1, r2
 800983a:	4604      	mov	r4, r0
 800983c:	2301      	movs	r3, #1
 800983e:	e7f0      	b.n	8009822 <_svfiprintf_r+0x192>
 8009840:	ab03      	add	r3, sp, #12
 8009842:	9300      	str	r3, [sp, #0]
 8009844:	462a      	mov	r2, r5
 8009846:	4b0f      	ldr	r3, [pc, #60]	; (8009884 <_svfiprintf_r+0x1f4>)
 8009848:	a904      	add	r1, sp, #16
 800984a:	4638      	mov	r0, r7
 800984c:	f7fc fb7c 	bl	8005f48 <_printf_float>
 8009850:	1c42      	adds	r2, r0, #1
 8009852:	4606      	mov	r6, r0
 8009854:	d1d6      	bne.n	8009804 <_svfiprintf_r+0x174>
 8009856:	89ab      	ldrh	r3, [r5, #12]
 8009858:	065b      	lsls	r3, r3, #25
 800985a:	f53f af2d 	bmi.w	80096b8 <_svfiprintf_r+0x28>
 800985e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009860:	b01d      	add	sp, #116	; 0x74
 8009862:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009866:	ab03      	add	r3, sp, #12
 8009868:	9300      	str	r3, [sp, #0]
 800986a:	462a      	mov	r2, r5
 800986c:	4b05      	ldr	r3, [pc, #20]	; (8009884 <_svfiprintf_r+0x1f4>)
 800986e:	a904      	add	r1, sp, #16
 8009870:	4638      	mov	r0, r7
 8009872:	f7fc fe0d 	bl	8006490 <_printf_i>
 8009876:	e7eb      	b.n	8009850 <_svfiprintf_r+0x1c0>
 8009878:	0800ba19 	.word	0x0800ba19
 800987c:	0800ba23 	.word	0x0800ba23
 8009880:	08005f49 	.word	0x08005f49
 8009884:	080095dd 	.word	0x080095dd
 8009888:	0800ba1f 	.word	0x0800ba1f

0800988c <__sfputc_r>:
 800988c:	6893      	ldr	r3, [r2, #8]
 800988e:	3b01      	subs	r3, #1
 8009890:	2b00      	cmp	r3, #0
 8009892:	b410      	push	{r4}
 8009894:	6093      	str	r3, [r2, #8]
 8009896:	da08      	bge.n	80098aa <__sfputc_r+0x1e>
 8009898:	6994      	ldr	r4, [r2, #24]
 800989a:	42a3      	cmp	r3, r4
 800989c:	db01      	blt.n	80098a2 <__sfputc_r+0x16>
 800989e:	290a      	cmp	r1, #10
 80098a0:	d103      	bne.n	80098aa <__sfputc_r+0x1e>
 80098a2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80098a6:	f7fd bac0 	b.w	8006e2a <__swbuf_r>
 80098aa:	6813      	ldr	r3, [r2, #0]
 80098ac:	1c58      	adds	r0, r3, #1
 80098ae:	6010      	str	r0, [r2, #0]
 80098b0:	7019      	strb	r1, [r3, #0]
 80098b2:	4608      	mov	r0, r1
 80098b4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80098b8:	4770      	bx	lr

080098ba <__sfputs_r>:
 80098ba:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80098bc:	4606      	mov	r6, r0
 80098be:	460f      	mov	r7, r1
 80098c0:	4614      	mov	r4, r2
 80098c2:	18d5      	adds	r5, r2, r3
 80098c4:	42ac      	cmp	r4, r5
 80098c6:	d101      	bne.n	80098cc <__sfputs_r+0x12>
 80098c8:	2000      	movs	r0, #0
 80098ca:	e007      	b.n	80098dc <__sfputs_r+0x22>
 80098cc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80098d0:	463a      	mov	r2, r7
 80098d2:	4630      	mov	r0, r6
 80098d4:	f7ff ffda 	bl	800988c <__sfputc_r>
 80098d8:	1c43      	adds	r3, r0, #1
 80098da:	d1f3      	bne.n	80098c4 <__sfputs_r+0xa>
 80098dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080098e0 <_vfiprintf_r>:
 80098e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80098e4:	460d      	mov	r5, r1
 80098e6:	b09d      	sub	sp, #116	; 0x74
 80098e8:	4614      	mov	r4, r2
 80098ea:	4698      	mov	r8, r3
 80098ec:	4606      	mov	r6, r0
 80098ee:	b118      	cbz	r0, 80098f8 <_vfiprintf_r+0x18>
 80098f0:	6a03      	ldr	r3, [r0, #32]
 80098f2:	b90b      	cbnz	r3, 80098f8 <_vfiprintf_r+0x18>
 80098f4:	f7fd f98a 	bl	8006c0c <__sinit>
 80098f8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80098fa:	07d9      	lsls	r1, r3, #31
 80098fc:	d405      	bmi.n	800990a <_vfiprintf_r+0x2a>
 80098fe:	89ab      	ldrh	r3, [r5, #12]
 8009900:	059a      	lsls	r2, r3, #22
 8009902:	d402      	bmi.n	800990a <_vfiprintf_r+0x2a>
 8009904:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009906:	f7fd fba2 	bl	800704e <__retarget_lock_acquire_recursive>
 800990a:	89ab      	ldrh	r3, [r5, #12]
 800990c:	071b      	lsls	r3, r3, #28
 800990e:	d501      	bpl.n	8009914 <_vfiprintf_r+0x34>
 8009910:	692b      	ldr	r3, [r5, #16]
 8009912:	b99b      	cbnz	r3, 800993c <_vfiprintf_r+0x5c>
 8009914:	4629      	mov	r1, r5
 8009916:	4630      	mov	r0, r6
 8009918:	f7fd fac4 	bl	8006ea4 <__swsetup_r>
 800991c:	b170      	cbz	r0, 800993c <_vfiprintf_r+0x5c>
 800991e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009920:	07dc      	lsls	r4, r3, #31
 8009922:	d504      	bpl.n	800992e <_vfiprintf_r+0x4e>
 8009924:	f04f 30ff 	mov.w	r0, #4294967295
 8009928:	b01d      	add	sp, #116	; 0x74
 800992a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800992e:	89ab      	ldrh	r3, [r5, #12]
 8009930:	0598      	lsls	r0, r3, #22
 8009932:	d4f7      	bmi.n	8009924 <_vfiprintf_r+0x44>
 8009934:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009936:	f7fd fb8b 	bl	8007050 <__retarget_lock_release_recursive>
 800993a:	e7f3      	b.n	8009924 <_vfiprintf_r+0x44>
 800993c:	2300      	movs	r3, #0
 800993e:	9309      	str	r3, [sp, #36]	; 0x24
 8009940:	2320      	movs	r3, #32
 8009942:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009946:	f8cd 800c 	str.w	r8, [sp, #12]
 800994a:	2330      	movs	r3, #48	; 0x30
 800994c:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8009b00 <_vfiprintf_r+0x220>
 8009950:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009954:	f04f 0901 	mov.w	r9, #1
 8009958:	4623      	mov	r3, r4
 800995a:	469a      	mov	sl, r3
 800995c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009960:	b10a      	cbz	r2, 8009966 <_vfiprintf_r+0x86>
 8009962:	2a25      	cmp	r2, #37	; 0x25
 8009964:	d1f9      	bne.n	800995a <_vfiprintf_r+0x7a>
 8009966:	ebba 0b04 	subs.w	fp, sl, r4
 800996a:	d00b      	beq.n	8009984 <_vfiprintf_r+0xa4>
 800996c:	465b      	mov	r3, fp
 800996e:	4622      	mov	r2, r4
 8009970:	4629      	mov	r1, r5
 8009972:	4630      	mov	r0, r6
 8009974:	f7ff ffa1 	bl	80098ba <__sfputs_r>
 8009978:	3001      	adds	r0, #1
 800997a:	f000 80a9 	beq.w	8009ad0 <_vfiprintf_r+0x1f0>
 800997e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009980:	445a      	add	r2, fp
 8009982:	9209      	str	r2, [sp, #36]	; 0x24
 8009984:	f89a 3000 	ldrb.w	r3, [sl]
 8009988:	2b00      	cmp	r3, #0
 800998a:	f000 80a1 	beq.w	8009ad0 <_vfiprintf_r+0x1f0>
 800998e:	2300      	movs	r3, #0
 8009990:	f04f 32ff 	mov.w	r2, #4294967295
 8009994:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009998:	f10a 0a01 	add.w	sl, sl, #1
 800999c:	9304      	str	r3, [sp, #16]
 800999e:	9307      	str	r3, [sp, #28]
 80099a0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80099a4:	931a      	str	r3, [sp, #104]	; 0x68
 80099a6:	4654      	mov	r4, sl
 80099a8:	2205      	movs	r2, #5
 80099aa:	f814 1b01 	ldrb.w	r1, [r4], #1
 80099ae:	4854      	ldr	r0, [pc, #336]	; (8009b00 <_vfiprintf_r+0x220>)
 80099b0:	f7f6 fc36 	bl	8000220 <memchr>
 80099b4:	9a04      	ldr	r2, [sp, #16]
 80099b6:	b9d8      	cbnz	r0, 80099f0 <_vfiprintf_r+0x110>
 80099b8:	06d1      	lsls	r1, r2, #27
 80099ba:	bf44      	itt	mi
 80099bc:	2320      	movmi	r3, #32
 80099be:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80099c2:	0713      	lsls	r3, r2, #28
 80099c4:	bf44      	itt	mi
 80099c6:	232b      	movmi	r3, #43	; 0x2b
 80099c8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80099cc:	f89a 3000 	ldrb.w	r3, [sl]
 80099d0:	2b2a      	cmp	r3, #42	; 0x2a
 80099d2:	d015      	beq.n	8009a00 <_vfiprintf_r+0x120>
 80099d4:	9a07      	ldr	r2, [sp, #28]
 80099d6:	4654      	mov	r4, sl
 80099d8:	2000      	movs	r0, #0
 80099da:	f04f 0c0a 	mov.w	ip, #10
 80099de:	4621      	mov	r1, r4
 80099e0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80099e4:	3b30      	subs	r3, #48	; 0x30
 80099e6:	2b09      	cmp	r3, #9
 80099e8:	d94d      	bls.n	8009a86 <_vfiprintf_r+0x1a6>
 80099ea:	b1b0      	cbz	r0, 8009a1a <_vfiprintf_r+0x13a>
 80099ec:	9207      	str	r2, [sp, #28]
 80099ee:	e014      	b.n	8009a1a <_vfiprintf_r+0x13a>
 80099f0:	eba0 0308 	sub.w	r3, r0, r8
 80099f4:	fa09 f303 	lsl.w	r3, r9, r3
 80099f8:	4313      	orrs	r3, r2
 80099fa:	9304      	str	r3, [sp, #16]
 80099fc:	46a2      	mov	sl, r4
 80099fe:	e7d2      	b.n	80099a6 <_vfiprintf_r+0xc6>
 8009a00:	9b03      	ldr	r3, [sp, #12]
 8009a02:	1d19      	adds	r1, r3, #4
 8009a04:	681b      	ldr	r3, [r3, #0]
 8009a06:	9103      	str	r1, [sp, #12]
 8009a08:	2b00      	cmp	r3, #0
 8009a0a:	bfbb      	ittet	lt
 8009a0c:	425b      	neglt	r3, r3
 8009a0e:	f042 0202 	orrlt.w	r2, r2, #2
 8009a12:	9307      	strge	r3, [sp, #28]
 8009a14:	9307      	strlt	r3, [sp, #28]
 8009a16:	bfb8      	it	lt
 8009a18:	9204      	strlt	r2, [sp, #16]
 8009a1a:	7823      	ldrb	r3, [r4, #0]
 8009a1c:	2b2e      	cmp	r3, #46	; 0x2e
 8009a1e:	d10c      	bne.n	8009a3a <_vfiprintf_r+0x15a>
 8009a20:	7863      	ldrb	r3, [r4, #1]
 8009a22:	2b2a      	cmp	r3, #42	; 0x2a
 8009a24:	d134      	bne.n	8009a90 <_vfiprintf_r+0x1b0>
 8009a26:	9b03      	ldr	r3, [sp, #12]
 8009a28:	1d1a      	adds	r2, r3, #4
 8009a2a:	681b      	ldr	r3, [r3, #0]
 8009a2c:	9203      	str	r2, [sp, #12]
 8009a2e:	2b00      	cmp	r3, #0
 8009a30:	bfb8      	it	lt
 8009a32:	f04f 33ff 	movlt.w	r3, #4294967295
 8009a36:	3402      	adds	r4, #2
 8009a38:	9305      	str	r3, [sp, #20]
 8009a3a:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8009b10 <_vfiprintf_r+0x230>
 8009a3e:	7821      	ldrb	r1, [r4, #0]
 8009a40:	2203      	movs	r2, #3
 8009a42:	4650      	mov	r0, sl
 8009a44:	f7f6 fbec 	bl	8000220 <memchr>
 8009a48:	b138      	cbz	r0, 8009a5a <_vfiprintf_r+0x17a>
 8009a4a:	9b04      	ldr	r3, [sp, #16]
 8009a4c:	eba0 000a 	sub.w	r0, r0, sl
 8009a50:	2240      	movs	r2, #64	; 0x40
 8009a52:	4082      	lsls	r2, r0
 8009a54:	4313      	orrs	r3, r2
 8009a56:	3401      	adds	r4, #1
 8009a58:	9304      	str	r3, [sp, #16]
 8009a5a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009a5e:	4829      	ldr	r0, [pc, #164]	; (8009b04 <_vfiprintf_r+0x224>)
 8009a60:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009a64:	2206      	movs	r2, #6
 8009a66:	f7f6 fbdb 	bl	8000220 <memchr>
 8009a6a:	2800      	cmp	r0, #0
 8009a6c:	d03f      	beq.n	8009aee <_vfiprintf_r+0x20e>
 8009a6e:	4b26      	ldr	r3, [pc, #152]	; (8009b08 <_vfiprintf_r+0x228>)
 8009a70:	bb1b      	cbnz	r3, 8009aba <_vfiprintf_r+0x1da>
 8009a72:	9b03      	ldr	r3, [sp, #12]
 8009a74:	3307      	adds	r3, #7
 8009a76:	f023 0307 	bic.w	r3, r3, #7
 8009a7a:	3308      	adds	r3, #8
 8009a7c:	9303      	str	r3, [sp, #12]
 8009a7e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009a80:	443b      	add	r3, r7
 8009a82:	9309      	str	r3, [sp, #36]	; 0x24
 8009a84:	e768      	b.n	8009958 <_vfiprintf_r+0x78>
 8009a86:	fb0c 3202 	mla	r2, ip, r2, r3
 8009a8a:	460c      	mov	r4, r1
 8009a8c:	2001      	movs	r0, #1
 8009a8e:	e7a6      	b.n	80099de <_vfiprintf_r+0xfe>
 8009a90:	2300      	movs	r3, #0
 8009a92:	3401      	adds	r4, #1
 8009a94:	9305      	str	r3, [sp, #20]
 8009a96:	4619      	mov	r1, r3
 8009a98:	f04f 0c0a 	mov.w	ip, #10
 8009a9c:	4620      	mov	r0, r4
 8009a9e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009aa2:	3a30      	subs	r2, #48	; 0x30
 8009aa4:	2a09      	cmp	r2, #9
 8009aa6:	d903      	bls.n	8009ab0 <_vfiprintf_r+0x1d0>
 8009aa8:	2b00      	cmp	r3, #0
 8009aaa:	d0c6      	beq.n	8009a3a <_vfiprintf_r+0x15a>
 8009aac:	9105      	str	r1, [sp, #20]
 8009aae:	e7c4      	b.n	8009a3a <_vfiprintf_r+0x15a>
 8009ab0:	fb0c 2101 	mla	r1, ip, r1, r2
 8009ab4:	4604      	mov	r4, r0
 8009ab6:	2301      	movs	r3, #1
 8009ab8:	e7f0      	b.n	8009a9c <_vfiprintf_r+0x1bc>
 8009aba:	ab03      	add	r3, sp, #12
 8009abc:	9300      	str	r3, [sp, #0]
 8009abe:	462a      	mov	r2, r5
 8009ac0:	4b12      	ldr	r3, [pc, #72]	; (8009b0c <_vfiprintf_r+0x22c>)
 8009ac2:	a904      	add	r1, sp, #16
 8009ac4:	4630      	mov	r0, r6
 8009ac6:	f7fc fa3f 	bl	8005f48 <_printf_float>
 8009aca:	4607      	mov	r7, r0
 8009acc:	1c78      	adds	r0, r7, #1
 8009ace:	d1d6      	bne.n	8009a7e <_vfiprintf_r+0x19e>
 8009ad0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009ad2:	07d9      	lsls	r1, r3, #31
 8009ad4:	d405      	bmi.n	8009ae2 <_vfiprintf_r+0x202>
 8009ad6:	89ab      	ldrh	r3, [r5, #12]
 8009ad8:	059a      	lsls	r2, r3, #22
 8009ada:	d402      	bmi.n	8009ae2 <_vfiprintf_r+0x202>
 8009adc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009ade:	f7fd fab7 	bl	8007050 <__retarget_lock_release_recursive>
 8009ae2:	89ab      	ldrh	r3, [r5, #12]
 8009ae4:	065b      	lsls	r3, r3, #25
 8009ae6:	f53f af1d 	bmi.w	8009924 <_vfiprintf_r+0x44>
 8009aea:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009aec:	e71c      	b.n	8009928 <_vfiprintf_r+0x48>
 8009aee:	ab03      	add	r3, sp, #12
 8009af0:	9300      	str	r3, [sp, #0]
 8009af2:	462a      	mov	r2, r5
 8009af4:	4b05      	ldr	r3, [pc, #20]	; (8009b0c <_vfiprintf_r+0x22c>)
 8009af6:	a904      	add	r1, sp, #16
 8009af8:	4630      	mov	r0, r6
 8009afa:	f7fc fcc9 	bl	8006490 <_printf_i>
 8009afe:	e7e4      	b.n	8009aca <_vfiprintf_r+0x1ea>
 8009b00:	0800ba19 	.word	0x0800ba19
 8009b04:	0800ba23 	.word	0x0800ba23
 8009b08:	08005f49 	.word	0x08005f49
 8009b0c:	080098bb 	.word	0x080098bb
 8009b10:	0800ba1f 	.word	0x0800ba1f

08009b14 <__sflush_r>:
 8009b14:	898a      	ldrh	r2, [r1, #12]
 8009b16:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009b1a:	4605      	mov	r5, r0
 8009b1c:	0710      	lsls	r0, r2, #28
 8009b1e:	460c      	mov	r4, r1
 8009b20:	d458      	bmi.n	8009bd4 <__sflush_r+0xc0>
 8009b22:	684b      	ldr	r3, [r1, #4]
 8009b24:	2b00      	cmp	r3, #0
 8009b26:	dc05      	bgt.n	8009b34 <__sflush_r+0x20>
 8009b28:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8009b2a:	2b00      	cmp	r3, #0
 8009b2c:	dc02      	bgt.n	8009b34 <__sflush_r+0x20>
 8009b2e:	2000      	movs	r0, #0
 8009b30:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009b34:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009b36:	2e00      	cmp	r6, #0
 8009b38:	d0f9      	beq.n	8009b2e <__sflush_r+0x1a>
 8009b3a:	2300      	movs	r3, #0
 8009b3c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009b40:	682f      	ldr	r7, [r5, #0]
 8009b42:	6a21      	ldr	r1, [r4, #32]
 8009b44:	602b      	str	r3, [r5, #0]
 8009b46:	d032      	beq.n	8009bae <__sflush_r+0x9a>
 8009b48:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009b4a:	89a3      	ldrh	r3, [r4, #12]
 8009b4c:	075a      	lsls	r2, r3, #29
 8009b4e:	d505      	bpl.n	8009b5c <__sflush_r+0x48>
 8009b50:	6863      	ldr	r3, [r4, #4]
 8009b52:	1ac0      	subs	r0, r0, r3
 8009b54:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009b56:	b10b      	cbz	r3, 8009b5c <__sflush_r+0x48>
 8009b58:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009b5a:	1ac0      	subs	r0, r0, r3
 8009b5c:	2300      	movs	r3, #0
 8009b5e:	4602      	mov	r2, r0
 8009b60:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009b62:	6a21      	ldr	r1, [r4, #32]
 8009b64:	4628      	mov	r0, r5
 8009b66:	47b0      	blx	r6
 8009b68:	1c43      	adds	r3, r0, #1
 8009b6a:	89a3      	ldrh	r3, [r4, #12]
 8009b6c:	d106      	bne.n	8009b7c <__sflush_r+0x68>
 8009b6e:	6829      	ldr	r1, [r5, #0]
 8009b70:	291d      	cmp	r1, #29
 8009b72:	d82b      	bhi.n	8009bcc <__sflush_r+0xb8>
 8009b74:	4a29      	ldr	r2, [pc, #164]	; (8009c1c <__sflush_r+0x108>)
 8009b76:	410a      	asrs	r2, r1
 8009b78:	07d6      	lsls	r6, r2, #31
 8009b7a:	d427      	bmi.n	8009bcc <__sflush_r+0xb8>
 8009b7c:	2200      	movs	r2, #0
 8009b7e:	6062      	str	r2, [r4, #4]
 8009b80:	04d9      	lsls	r1, r3, #19
 8009b82:	6922      	ldr	r2, [r4, #16]
 8009b84:	6022      	str	r2, [r4, #0]
 8009b86:	d504      	bpl.n	8009b92 <__sflush_r+0x7e>
 8009b88:	1c42      	adds	r2, r0, #1
 8009b8a:	d101      	bne.n	8009b90 <__sflush_r+0x7c>
 8009b8c:	682b      	ldr	r3, [r5, #0]
 8009b8e:	b903      	cbnz	r3, 8009b92 <__sflush_r+0x7e>
 8009b90:	6560      	str	r0, [r4, #84]	; 0x54
 8009b92:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009b94:	602f      	str	r7, [r5, #0]
 8009b96:	2900      	cmp	r1, #0
 8009b98:	d0c9      	beq.n	8009b2e <__sflush_r+0x1a>
 8009b9a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009b9e:	4299      	cmp	r1, r3
 8009ba0:	d002      	beq.n	8009ba8 <__sflush_r+0x94>
 8009ba2:	4628      	mov	r0, r5
 8009ba4:	f7fe f8d6 	bl	8007d54 <_free_r>
 8009ba8:	2000      	movs	r0, #0
 8009baa:	6360      	str	r0, [r4, #52]	; 0x34
 8009bac:	e7c0      	b.n	8009b30 <__sflush_r+0x1c>
 8009bae:	2301      	movs	r3, #1
 8009bb0:	4628      	mov	r0, r5
 8009bb2:	47b0      	blx	r6
 8009bb4:	1c41      	adds	r1, r0, #1
 8009bb6:	d1c8      	bne.n	8009b4a <__sflush_r+0x36>
 8009bb8:	682b      	ldr	r3, [r5, #0]
 8009bba:	2b00      	cmp	r3, #0
 8009bbc:	d0c5      	beq.n	8009b4a <__sflush_r+0x36>
 8009bbe:	2b1d      	cmp	r3, #29
 8009bc0:	d001      	beq.n	8009bc6 <__sflush_r+0xb2>
 8009bc2:	2b16      	cmp	r3, #22
 8009bc4:	d101      	bne.n	8009bca <__sflush_r+0xb6>
 8009bc6:	602f      	str	r7, [r5, #0]
 8009bc8:	e7b1      	b.n	8009b2e <__sflush_r+0x1a>
 8009bca:	89a3      	ldrh	r3, [r4, #12]
 8009bcc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009bd0:	81a3      	strh	r3, [r4, #12]
 8009bd2:	e7ad      	b.n	8009b30 <__sflush_r+0x1c>
 8009bd4:	690f      	ldr	r7, [r1, #16]
 8009bd6:	2f00      	cmp	r7, #0
 8009bd8:	d0a9      	beq.n	8009b2e <__sflush_r+0x1a>
 8009bda:	0793      	lsls	r3, r2, #30
 8009bdc:	680e      	ldr	r6, [r1, #0]
 8009bde:	bf08      	it	eq
 8009be0:	694b      	ldreq	r3, [r1, #20]
 8009be2:	600f      	str	r7, [r1, #0]
 8009be4:	bf18      	it	ne
 8009be6:	2300      	movne	r3, #0
 8009be8:	eba6 0807 	sub.w	r8, r6, r7
 8009bec:	608b      	str	r3, [r1, #8]
 8009bee:	f1b8 0f00 	cmp.w	r8, #0
 8009bf2:	dd9c      	ble.n	8009b2e <__sflush_r+0x1a>
 8009bf4:	6a21      	ldr	r1, [r4, #32]
 8009bf6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009bf8:	4643      	mov	r3, r8
 8009bfa:	463a      	mov	r2, r7
 8009bfc:	4628      	mov	r0, r5
 8009bfe:	47b0      	blx	r6
 8009c00:	2800      	cmp	r0, #0
 8009c02:	dc06      	bgt.n	8009c12 <__sflush_r+0xfe>
 8009c04:	89a3      	ldrh	r3, [r4, #12]
 8009c06:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009c0a:	81a3      	strh	r3, [r4, #12]
 8009c0c:	f04f 30ff 	mov.w	r0, #4294967295
 8009c10:	e78e      	b.n	8009b30 <__sflush_r+0x1c>
 8009c12:	4407      	add	r7, r0
 8009c14:	eba8 0800 	sub.w	r8, r8, r0
 8009c18:	e7e9      	b.n	8009bee <__sflush_r+0xda>
 8009c1a:	bf00      	nop
 8009c1c:	dfbffffe 	.word	0xdfbffffe

08009c20 <_fflush_r>:
 8009c20:	b538      	push	{r3, r4, r5, lr}
 8009c22:	690b      	ldr	r3, [r1, #16]
 8009c24:	4605      	mov	r5, r0
 8009c26:	460c      	mov	r4, r1
 8009c28:	b913      	cbnz	r3, 8009c30 <_fflush_r+0x10>
 8009c2a:	2500      	movs	r5, #0
 8009c2c:	4628      	mov	r0, r5
 8009c2e:	bd38      	pop	{r3, r4, r5, pc}
 8009c30:	b118      	cbz	r0, 8009c3a <_fflush_r+0x1a>
 8009c32:	6a03      	ldr	r3, [r0, #32]
 8009c34:	b90b      	cbnz	r3, 8009c3a <_fflush_r+0x1a>
 8009c36:	f7fc ffe9 	bl	8006c0c <__sinit>
 8009c3a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009c3e:	2b00      	cmp	r3, #0
 8009c40:	d0f3      	beq.n	8009c2a <_fflush_r+0xa>
 8009c42:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009c44:	07d0      	lsls	r0, r2, #31
 8009c46:	d404      	bmi.n	8009c52 <_fflush_r+0x32>
 8009c48:	0599      	lsls	r1, r3, #22
 8009c4a:	d402      	bmi.n	8009c52 <_fflush_r+0x32>
 8009c4c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009c4e:	f7fd f9fe 	bl	800704e <__retarget_lock_acquire_recursive>
 8009c52:	4628      	mov	r0, r5
 8009c54:	4621      	mov	r1, r4
 8009c56:	f7ff ff5d 	bl	8009b14 <__sflush_r>
 8009c5a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009c5c:	07da      	lsls	r2, r3, #31
 8009c5e:	4605      	mov	r5, r0
 8009c60:	d4e4      	bmi.n	8009c2c <_fflush_r+0xc>
 8009c62:	89a3      	ldrh	r3, [r4, #12]
 8009c64:	059b      	lsls	r3, r3, #22
 8009c66:	d4e1      	bmi.n	8009c2c <_fflush_r+0xc>
 8009c68:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009c6a:	f7fd f9f1 	bl	8007050 <__retarget_lock_release_recursive>
 8009c6e:	e7dd      	b.n	8009c2c <_fflush_r+0xc>

08009c70 <__swhatbuf_r>:
 8009c70:	b570      	push	{r4, r5, r6, lr}
 8009c72:	460c      	mov	r4, r1
 8009c74:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009c78:	2900      	cmp	r1, #0
 8009c7a:	b096      	sub	sp, #88	; 0x58
 8009c7c:	4615      	mov	r5, r2
 8009c7e:	461e      	mov	r6, r3
 8009c80:	da0d      	bge.n	8009c9e <__swhatbuf_r+0x2e>
 8009c82:	89a3      	ldrh	r3, [r4, #12]
 8009c84:	f013 0f80 	tst.w	r3, #128	; 0x80
 8009c88:	f04f 0100 	mov.w	r1, #0
 8009c8c:	bf0c      	ite	eq
 8009c8e:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8009c92:	2340      	movne	r3, #64	; 0x40
 8009c94:	2000      	movs	r0, #0
 8009c96:	6031      	str	r1, [r6, #0]
 8009c98:	602b      	str	r3, [r5, #0]
 8009c9a:	b016      	add	sp, #88	; 0x58
 8009c9c:	bd70      	pop	{r4, r5, r6, pc}
 8009c9e:	466a      	mov	r2, sp
 8009ca0:	f000 f8a8 	bl	8009df4 <_fstat_r>
 8009ca4:	2800      	cmp	r0, #0
 8009ca6:	dbec      	blt.n	8009c82 <__swhatbuf_r+0x12>
 8009ca8:	9901      	ldr	r1, [sp, #4]
 8009caa:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8009cae:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8009cb2:	4259      	negs	r1, r3
 8009cb4:	4159      	adcs	r1, r3
 8009cb6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009cba:	e7eb      	b.n	8009c94 <__swhatbuf_r+0x24>

08009cbc <__smakebuf_r>:
 8009cbc:	898b      	ldrh	r3, [r1, #12]
 8009cbe:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009cc0:	079d      	lsls	r5, r3, #30
 8009cc2:	4606      	mov	r6, r0
 8009cc4:	460c      	mov	r4, r1
 8009cc6:	d507      	bpl.n	8009cd8 <__smakebuf_r+0x1c>
 8009cc8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009ccc:	6023      	str	r3, [r4, #0]
 8009cce:	6123      	str	r3, [r4, #16]
 8009cd0:	2301      	movs	r3, #1
 8009cd2:	6163      	str	r3, [r4, #20]
 8009cd4:	b002      	add	sp, #8
 8009cd6:	bd70      	pop	{r4, r5, r6, pc}
 8009cd8:	ab01      	add	r3, sp, #4
 8009cda:	466a      	mov	r2, sp
 8009cdc:	f7ff ffc8 	bl	8009c70 <__swhatbuf_r>
 8009ce0:	9900      	ldr	r1, [sp, #0]
 8009ce2:	4605      	mov	r5, r0
 8009ce4:	4630      	mov	r0, r6
 8009ce6:	f7fe f8a9 	bl	8007e3c <_malloc_r>
 8009cea:	b948      	cbnz	r0, 8009d00 <__smakebuf_r+0x44>
 8009cec:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009cf0:	059a      	lsls	r2, r3, #22
 8009cf2:	d4ef      	bmi.n	8009cd4 <__smakebuf_r+0x18>
 8009cf4:	f023 0303 	bic.w	r3, r3, #3
 8009cf8:	f043 0302 	orr.w	r3, r3, #2
 8009cfc:	81a3      	strh	r3, [r4, #12]
 8009cfe:	e7e3      	b.n	8009cc8 <__smakebuf_r+0xc>
 8009d00:	89a3      	ldrh	r3, [r4, #12]
 8009d02:	6020      	str	r0, [r4, #0]
 8009d04:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009d08:	81a3      	strh	r3, [r4, #12]
 8009d0a:	9b00      	ldr	r3, [sp, #0]
 8009d0c:	6163      	str	r3, [r4, #20]
 8009d0e:	9b01      	ldr	r3, [sp, #4]
 8009d10:	6120      	str	r0, [r4, #16]
 8009d12:	b15b      	cbz	r3, 8009d2c <__smakebuf_r+0x70>
 8009d14:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009d18:	4630      	mov	r0, r6
 8009d1a:	f000 f87d 	bl	8009e18 <_isatty_r>
 8009d1e:	b128      	cbz	r0, 8009d2c <__smakebuf_r+0x70>
 8009d20:	89a3      	ldrh	r3, [r4, #12]
 8009d22:	f023 0303 	bic.w	r3, r3, #3
 8009d26:	f043 0301 	orr.w	r3, r3, #1
 8009d2a:	81a3      	strh	r3, [r4, #12]
 8009d2c:	89a3      	ldrh	r3, [r4, #12]
 8009d2e:	431d      	orrs	r5, r3
 8009d30:	81a5      	strh	r5, [r4, #12]
 8009d32:	e7cf      	b.n	8009cd4 <__smakebuf_r+0x18>

08009d34 <_putc_r>:
 8009d34:	b570      	push	{r4, r5, r6, lr}
 8009d36:	460d      	mov	r5, r1
 8009d38:	4614      	mov	r4, r2
 8009d3a:	4606      	mov	r6, r0
 8009d3c:	b118      	cbz	r0, 8009d46 <_putc_r+0x12>
 8009d3e:	6a03      	ldr	r3, [r0, #32]
 8009d40:	b90b      	cbnz	r3, 8009d46 <_putc_r+0x12>
 8009d42:	f7fc ff63 	bl	8006c0c <__sinit>
 8009d46:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009d48:	07d8      	lsls	r0, r3, #31
 8009d4a:	d405      	bmi.n	8009d58 <_putc_r+0x24>
 8009d4c:	89a3      	ldrh	r3, [r4, #12]
 8009d4e:	0599      	lsls	r1, r3, #22
 8009d50:	d402      	bmi.n	8009d58 <_putc_r+0x24>
 8009d52:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009d54:	f7fd f97b 	bl	800704e <__retarget_lock_acquire_recursive>
 8009d58:	68a3      	ldr	r3, [r4, #8]
 8009d5a:	3b01      	subs	r3, #1
 8009d5c:	2b00      	cmp	r3, #0
 8009d5e:	60a3      	str	r3, [r4, #8]
 8009d60:	da05      	bge.n	8009d6e <_putc_r+0x3a>
 8009d62:	69a2      	ldr	r2, [r4, #24]
 8009d64:	4293      	cmp	r3, r2
 8009d66:	db12      	blt.n	8009d8e <_putc_r+0x5a>
 8009d68:	b2eb      	uxtb	r3, r5
 8009d6a:	2b0a      	cmp	r3, #10
 8009d6c:	d00f      	beq.n	8009d8e <_putc_r+0x5a>
 8009d6e:	6823      	ldr	r3, [r4, #0]
 8009d70:	1c5a      	adds	r2, r3, #1
 8009d72:	6022      	str	r2, [r4, #0]
 8009d74:	701d      	strb	r5, [r3, #0]
 8009d76:	b2ed      	uxtb	r5, r5
 8009d78:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009d7a:	07da      	lsls	r2, r3, #31
 8009d7c:	d405      	bmi.n	8009d8a <_putc_r+0x56>
 8009d7e:	89a3      	ldrh	r3, [r4, #12]
 8009d80:	059b      	lsls	r3, r3, #22
 8009d82:	d402      	bmi.n	8009d8a <_putc_r+0x56>
 8009d84:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009d86:	f7fd f963 	bl	8007050 <__retarget_lock_release_recursive>
 8009d8a:	4628      	mov	r0, r5
 8009d8c:	bd70      	pop	{r4, r5, r6, pc}
 8009d8e:	4629      	mov	r1, r5
 8009d90:	4622      	mov	r2, r4
 8009d92:	4630      	mov	r0, r6
 8009d94:	f7fd f849 	bl	8006e2a <__swbuf_r>
 8009d98:	4605      	mov	r5, r0
 8009d9a:	e7ed      	b.n	8009d78 <_putc_r+0x44>

08009d9c <memmove>:
 8009d9c:	4288      	cmp	r0, r1
 8009d9e:	b510      	push	{r4, lr}
 8009da0:	eb01 0402 	add.w	r4, r1, r2
 8009da4:	d902      	bls.n	8009dac <memmove+0x10>
 8009da6:	4284      	cmp	r4, r0
 8009da8:	4623      	mov	r3, r4
 8009daa:	d807      	bhi.n	8009dbc <memmove+0x20>
 8009dac:	1e43      	subs	r3, r0, #1
 8009dae:	42a1      	cmp	r1, r4
 8009db0:	d008      	beq.n	8009dc4 <memmove+0x28>
 8009db2:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009db6:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009dba:	e7f8      	b.n	8009dae <memmove+0x12>
 8009dbc:	4402      	add	r2, r0
 8009dbe:	4601      	mov	r1, r0
 8009dc0:	428a      	cmp	r2, r1
 8009dc2:	d100      	bne.n	8009dc6 <memmove+0x2a>
 8009dc4:	bd10      	pop	{r4, pc}
 8009dc6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009dca:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009dce:	e7f7      	b.n	8009dc0 <memmove+0x24>

08009dd0 <strncmp>:
 8009dd0:	b510      	push	{r4, lr}
 8009dd2:	b16a      	cbz	r2, 8009df0 <strncmp+0x20>
 8009dd4:	3901      	subs	r1, #1
 8009dd6:	1884      	adds	r4, r0, r2
 8009dd8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009ddc:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8009de0:	429a      	cmp	r2, r3
 8009de2:	d103      	bne.n	8009dec <strncmp+0x1c>
 8009de4:	42a0      	cmp	r0, r4
 8009de6:	d001      	beq.n	8009dec <strncmp+0x1c>
 8009de8:	2a00      	cmp	r2, #0
 8009dea:	d1f5      	bne.n	8009dd8 <strncmp+0x8>
 8009dec:	1ad0      	subs	r0, r2, r3
 8009dee:	bd10      	pop	{r4, pc}
 8009df0:	4610      	mov	r0, r2
 8009df2:	e7fc      	b.n	8009dee <strncmp+0x1e>

08009df4 <_fstat_r>:
 8009df4:	b538      	push	{r3, r4, r5, lr}
 8009df6:	4d07      	ldr	r5, [pc, #28]	; (8009e14 <_fstat_r+0x20>)
 8009df8:	2300      	movs	r3, #0
 8009dfa:	4604      	mov	r4, r0
 8009dfc:	4608      	mov	r0, r1
 8009dfe:	4611      	mov	r1, r2
 8009e00:	602b      	str	r3, [r5, #0]
 8009e02:	f7f8 fa3a 	bl	800227a <_fstat>
 8009e06:	1c43      	adds	r3, r0, #1
 8009e08:	d102      	bne.n	8009e10 <_fstat_r+0x1c>
 8009e0a:	682b      	ldr	r3, [r5, #0]
 8009e0c:	b103      	cbz	r3, 8009e10 <_fstat_r+0x1c>
 8009e0e:	6023      	str	r3, [r4, #0]
 8009e10:	bd38      	pop	{r3, r4, r5, pc}
 8009e12:	bf00      	nop
 8009e14:	200008e4 	.word	0x200008e4

08009e18 <_isatty_r>:
 8009e18:	b538      	push	{r3, r4, r5, lr}
 8009e1a:	4d06      	ldr	r5, [pc, #24]	; (8009e34 <_isatty_r+0x1c>)
 8009e1c:	2300      	movs	r3, #0
 8009e1e:	4604      	mov	r4, r0
 8009e20:	4608      	mov	r0, r1
 8009e22:	602b      	str	r3, [r5, #0]
 8009e24:	f7f8 fa39 	bl	800229a <_isatty>
 8009e28:	1c43      	adds	r3, r0, #1
 8009e2a:	d102      	bne.n	8009e32 <_isatty_r+0x1a>
 8009e2c:	682b      	ldr	r3, [r5, #0]
 8009e2e:	b103      	cbz	r3, 8009e32 <_isatty_r+0x1a>
 8009e30:	6023      	str	r3, [r4, #0]
 8009e32:	bd38      	pop	{r3, r4, r5, pc}
 8009e34:	200008e4 	.word	0x200008e4

08009e38 <_sbrk_r>:
 8009e38:	b538      	push	{r3, r4, r5, lr}
 8009e3a:	4d06      	ldr	r5, [pc, #24]	; (8009e54 <_sbrk_r+0x1c>)
 8009e3c:	2300      	movs	r3, #0
 8009e3e:	4604      	mov	r4, r0
 8009e40:	4608      	mov	r0, r1
 8009e42:	602b      	str	r3, [r5, #0]
 8009e44:	f7f8 fa42 	bl	80022cc <_sbrk>
 8009e48:	1c43      	adds	r3, r0, #1
 8009e4a:	d102      	bne.n	8009e52 <_sbrk_r+0x1a>
 8009e4c:	682b      	ldr	r3, [r5, #0]
 8009e4e:	b103      	cbz	r3, 8009e52 <_sbrk_r+0x1a>
 8009e50:	6023      	str	r3, [r4, #0]
 8009e52:	bd38      	pop	{r3, r4, r5, pc}
 8009e54:	200008e4 	.word	0x200008e4

08009e58 <memcpy>:
 8009e58:	440a      	add	r2, r1
 8009e5a:	4291      	cmp	r1, r2
 8009e5c:	f100 33ff 	add.w	r3, r0, #4294967295
 8009e60:	d100      	bne.n	8009e64 <memcpy+0xc>
 8009e62:	4770      	bx	lr
 8009e64:	b510      	push	{r4, lr}
 8009e66:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009e6a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009e6e:	4291      	cmp	r1, r2
 8009e70:	d1f9      	bne.n	8009e66 <memcpy+0xe>
 8009e72:	bd10      	pop	{r4, pc}
 8009e74:	0000      	movs	r0, r0
	...

08009e78 <nan>:
 8009e78:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8009e80 <nan+0x8>
 8009e7c:	4770      	bx	lr
 8009e7e:	bf00      	nop
 8009e80:	00000000 	.word	0x00000000
 8009e84:	7ff80000 	.word	0x7ff80000

08009e88 <__assert_func>:
 8009e88:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009e8a:	4614      	mov	r4, r2
 8009e8c:	461a      	mov	r2, r3
 8009e8e:	4b09      	ldr	r3, [pc, #36]	; (8009eb4 <__assert_func+0x2c>)
 8009e90:	681b      	ldr	r3, [r3, #0]
 8009e92:	4605      	mov	r5, r0
 8009e94:	68d8      	ldr	r0, [r3, #12]
 8009e96:	b14c      	cbz	r4, 8009eac <__assert_func+0x24>
 8009e98:	4b07      	ldr	r3, [pc, #28]	; (8009eb8 <__assert_func+0x30>)
 8009e9a:	9100      	str	r1, [sp, #0]
 8009e9c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009ea0:	4906      	ldr	r1, [pc, #24]	; (8009ebc <__assert_func+0x34>)
 8009ea2:	462b      	mov	r3, r5
 8009ea4:	f000 fbca 	bl	800a63c <fiprintf>
 8009ea8:	f000 fbda 	bl	800a660 <abort>
 8009eac:	4b04      	ldr	r3, [pc, #16]	; (8009ec0 <__assert_func+0x38>)
 8009eae:	461c      	mov	r4, r3
 8009eb0:	e7f3      	b.n	8009e9a <__assert_func+0x12>
 8009eb2:	bf00      	nop
 8009eb4:	2000006c 	.word	0x2000006c
 8009eb8:	0800ba32 	.word	0x0800ba32
 8009ebc:	0800ba3f 	.word	0x0800ba3f
 8009ec0:	0800ba6d 	.word	0x0800ba6d

08009ec4 <_calloc_r>:
 8009ec4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009ec6:	fba1 2402 	umull	r2, r4, r1, r2
 8009eca:	b94c      	cbnz	r4, 8009ee0 <_calloc_r+0x1c>
 8009ecc:	4611      	mov	r1, r2
 8009ece:	9201      	str	r2, [sp, #4]
 8009ed0:	f7fd ffb4 	bl	8007e3c <_malloc_r>
 8009ed4:	9a01      	ldr	r2, [sp, #4]
 8009ed6:	4605      	mov	r5, r0
 8009ed8:	b930      	cbnz	r0, 8009ee8 <_calloc_r+0x24>
 8009eda:	4628      	mov	r0, r5
 8009edc:	b003      	add	sp, #12
 8009ede:	bd30      	pop	{r4, r5, pc}
 8009ee0:	220c      	movs	r2, #12
 8009ee2:	6002      	str	r2, [r0, #0]
 8009ee4:	2500      	movs	r5, #0
 8009ee6:	e7f8      	b.n	8009eda <_calloc_r+0x16>
 8009ee8:	4621      	mov	r1, r4
 8009eea:	f7fd f833 	bl	8006f54 <memset>
 8009eee:	e7f4      	b.n	8009eda <_calloc_r+0x16>

08009ef0 <rshift>:
 8009ef0:	6903      	ldr	r3, [r0, #16]
 8009ef2:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8009ef6:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009efa:	ea4f 1261 	mov.w	r2, r1, asr #5
 8009efe:	f100 0414 	add.w	r4, r0, #20
 8009f02:	dd45      	ble.n	8009f90 <rshift+0xa0>
 8009f04:	f011 011f 	ands.w	r1, r1, #31
 8009f08:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8009f0c:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8009f10:	d10c      	bne.n	8009f2c <rshift+0x3c>
 8009f12:	f100 0710 	add.w	r7, r0, #16
 8009f16:	4629      	mov	r1, r5
 8009f18:	42b1      	cmp	r1, r6
 8009f1a:	d334      	bcc.n	8009f86 <rshift+0x96>
 8009f1c:	1a9b      	subs	r3, r3, r2
 8009f1e:	009b      	lsls	r3, r3, #2
 8009f20:	1eea      	subs	r2, r5, #3
 8009f22:	4296      	cmp	r6, r2
 8009f24:	bf38      	it	cc
 8009f26:	2300      	movcc	r3, #0
 8009f28:	4423      	add	r3, r4
 8009f2a:	e015      	b.n	8009f58 <rshift+0x68>
 8009f2c:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8009f30:	f1c1 0820 	rsb	r8, r1, #32
 8009f34:	40cf      	lsrs	r7, r1
 8009f36:	f105 0e04 	add.w	lr, r5, #4
 8009f3a:	46a1      	mov	r9, r4
 8009f3c:	4576      	cmp	r6, lr
 8009f3e:	46f4      	mov	ip, lr
 8009f40:	d815      	bhi.n	8009f6e <rshift+0x7e>
 8009f42:	1a9a      	subs	r2, r3, r2
 8009f44:	0092      	lsls	r2, r2, #2
 8009f46:	3a04      	subs	r2, #4
 8009f48:	3501      	adds	r5, #1
 8009f4a:	42ae      	cmp	r6, r5
 8009f4c:	bf38      	it	cc
 8009f4e:	2200      	movcc	r2, #0
 8009f50:	18a3      	adds	r3, r4, r2
 8009f52:	50a7      	str	r7, [r4, r2]
 8009f54:	b107      	cbz	r7, 8009f58 <rshift+0x68>
 8009f56:	3304      	adds	r3, #4
 8009f58:	1b1a      	subs	r2, r3, r4
 8009f5a:	42a3      	cmp	r3, r4
 8009f5c:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8009f60:	bf08      	it	eq
 8009f62:	2300      	moveq	r3, #0
 8009f64:	6102      	str	r2, [r0, #16]
 8009f66:	bf08      	it	eq
 8009f68:	6143      	streq	r3, [r0, #20]
 8009f6a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009f6e:	f8dc c000 	ldr.w	ip, [ip]
 8009f72:	fa0c fc08 	lsl.w	ip, ip, r8
 8009f76:	ea4c 0707 	orr.w	r7, ip, r7
 8009f7a:	f849 7b04 	str.w	r7, [r9], #4
 8009f7e:	f85e 7b04 	ldr.w	r7, [lr], #4
 8009f82:	40cf      	lsrs	r7, r1
 8009f84:	e7da      	b.n	8009f3c <rshift+0x4c>
 8009f86:	f851 cb04 	ldr.w	ip, [r1], #4
 8009f8a:	f847 cf04 	str.w	ip, [r7, #4]!
 8009f8e:	e7c3      	b.n	8009f18 <rshift+0x28>
 8009f90:	4623      	mov	r3, r4
 8009f92:	e7e1      	b.n	8009f58 <rshift+0x68>

08009f94 <__hexdig_fun>:
 8009f94:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8009f98:	2b09      	cmp	r3, #9
 8009f9a:	d802      	bhi.n	8009fa2 <__hexdig_fun+0xe>
 8009f9c:	3820      	subs	r0, #32
 8009f9e:	b2c0      	uxtb	r0, r0
 8009fa0:	4770      	bx	lr
 8009fa2:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8009fa6:	2b05      	cmp	r3, #5
 8009fa8:	d801      	bhi.n	8009fae <__hexdig_fun+0x1a>
 8009faa:	3847      	subs	r0, #71	; 0x47
 8009fac:	e7f7      	b.n	8009f9e <__hexdig_fun+0xa>
 8009fae:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8009fb2:	2b05      	cmp	r3, #5
 8009fb4:	d801      	bhi.n	8009fba <__hexdig_fun+0x26>
 8009fb6:	3827      	subs	r0, #39	; 0x27
 8009fb8:	e7f1      	b.n	8009f9e <__hexdig_fun+0xa>
 8009fba:	2000      	movs	r0, #0
 8009fbc:	4770      	bx	lr
	...

08009fc0 <__gethex>:
 8009fc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009fc4:	4617      	mov	r7, r2
 8009fc6:	680a      	ldr	r2, [r1, #0]
 8009fc8:	b085      	sub	sp, #20
 8009fca:	f102 0b02 	add.w	fp, r2, #2
 8009fce:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8009fd2:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8009fd6:	4681      	mov	r9, r0
 8009fd8:	468a      	mov	sl, r1
 8009fda:	9302      	str	r3, [sp, #8]
 8009fdc:	32fe      	adds	r2, #254	; 0xfe
 8009fde:	eb02 030b 	add.w	r3, r2, fp
 8009fe2:	46d8      	mov	r8, fp
 8009fe4:	f81b 0b01 	ldrb.w	r0, [fp], #1
 8009fe8:	9301      	str	r3, [sp, #4]
 8009fea:	2830      	cmp	r0, #48	; 0x30
 8009fec:	d0f7      	beq.n	8009fde <__gethex+0x1e>
 8009fee:	f7ff ffd1 	bl	8009f94 <__hexdig_fun>
 8009ff2:	4604      	mov	r4, r0
 8009ff4:	2800      	cmp	r0, #0
 8009ff6:	d138      	bne.n	800a06a <__gethex+0xaa>
 8009ff8:	49a7      	ldr	r1, [pc, #668]	; (800a298 <__gethex+0x2d8>)
 8009ffa:	2201      	movs	r2, #1
 8009ffc:	4640      	mov	r0, r8
 8009ffe:	f7ff fee7 	bl	8009dd0 <strncmp>
 800a002:	4606      	mov	r6, r0
 800a004:	2800      	cmp	r0, #0
 800a006:	d169      	bne.n	800a0dc <__gethex+0x11c>
 800a008:	f898 0001 	ldrb.w	r0, [r8, #1]
 800a00c:	465d      	mov	r5, fp
 800a00e:	f7ff ffc1 	bl	8009f94 <__hexdig_fun>
 800a012:	2800      	cmp	r0, #0
 800a014:	d064      	beq.n	800a0e0 <__gethex+0x120>
 800a016:	465a      	mov	r2, fp
 800a018:	7810      	ldrb	r0, [r2, #0]
 800a01a:	2830      	cmp	r0, #48	; 0x30
 800a01c:	4690      	mov	r8, r2
 800a01e:	f102 0201 	add.w	r2, r2, #1
 800a022:	d0f9      	beq.n	800a018 <__gethex+0x58>
 800a024:	f7ff ffb6 	bl	8009f94 <__hexdig_fun>
 800a028:	2301      	movs	r3, #1
 800a02a:	fab0 f480 	clz	r4, r0
 800a02e:	0964      	lsrs	r4, r4, #5
 800a030:	465e      	mov	r6, fp
 800a032:	9301      	str	r3, [sp, #4]
 800a034:	4642      	mov	r2, r8
 800a036:	4615      	mov	r5, r2
 800a038:	3201      	adds	r2, #1
 800a03a:	7828      	ldrb	r0, [r5, #0]
 800a03c:	f7ff ffaa 	bl	8009f94 <__hexdig_fun>
 800a040:	2800      	cmp	r0, #0
 800a042:	d1f8      	bne.n	800a036 <__gethex+0x76>
 800a044:	4994      	ldr	r1, [pc, #592]	; (800a298 <__gethex+0x2d8>)
 800a046:	2201      	movs	r2, #1
 800a048:	4628      	mov	r0, r5
 800a04a:	f7ff fec1 	bl	8009dd0 <strncmp>
 800a04e:	b978      	cbnz	r0, 800a070 <__gethex+0xb0>
 800a050:	b946      	cbnz	r6, 800a064 <__gethex+0xa4>
 800a052:	1c6e      	adds	r6, r5, #1
 800a054:	4632      	mov	r2, r6
 800a056:	4615      	mov	r5, r2
 800a058:	3201      	adds	r2, #1
 800a05a:	7828      	ldrb	r0, [r5, #0]
 800a05c:	f7ff ff9a 	bl	8009f94 <__hexdig_fun>
 800a060:	2800      	cmp	r0, #0
 800a062:	d1f8      	bne.n	800a056 <__gethex+0x96>
 800a064:	1b73      	subs	r3, r6, r5
 800a066:	009e      	lsls	r6, r3, #2
 800a068:	e004      	b.n	800a074 <__gethex+0xb4>
 800a06a:	2400      	movs	r4, #0
 800a06c:	4626      	mov	r6, r4
 800a06e:	e7e1      	b.n	800a034 <__gethex+0x74>
 800a070:	2e00      	cmp	r6, #0
 800a072:	d1f7      	bne.n	800a064 <__gethex+0xa4>
 800a074:	782b      	ldrb	r3, [r5, #0]
 800a076:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800a07a:	2b50      	cmp	r3, #80	; 0x50
 800a07c:	d13d      	bne.n	800a0fa <__gethex+0x13a>
 800a07e:	786b      	ldrb	r3, [r5, #1]
 800a080:	2b2b      	cmp	r3, #43	; 0x2b
 800a082:	d02f      	beq.n	800a0e4 <__gethex+0x124>
 800a084:	2b2d      	cmp	r3, #45	; 0x2d
 800a086:	d031      	beq.n	800a0ec <__gethex+0x12c>
 800a088:	1c69      	adds	r1, r5, #1
 800a08a:	f04f 0b00 	mov.w	fp, #0
 800a08e:	7808      	ldrb	r0, [r1, #0]
 800a090:	f7ff ff80 	bl	8009f94 <__hexdig_fun>
 800a094:	1e42      	subs	r2, r0, #1
 800a096:	b2d2      	uxtb	r2, r2
 800a098:	2a18      	cmp	r2, #24
 800a09a:	d82e      	bhi.n	800a0fa <__gethex+0x13a>
 800a09c:	f1a0 0210 	sub.w	r2, r0, #16
 800a0a0:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800a0a4:	f7ff ff76 	bl	8009f94 <__hexdig_fun>
 800a0a8:	f100 3cff 	add.w	ip, r0, #4294967295
 800a0ac:	fa5f fc8c 	uxtb.w	ip, ip
 800a0b0:	f1bc 0f18 	cmp.w	ip, #24
 800a0b4:	d91d      	bls.n	800a0f2 <__gethex+0x132>
 800a0b6:	f1bb 0f00 	cmp.w	fp, #0
 800a0ba:	d000      	beq.n	800a0be <__gethex+0xfe>
 800a0bc:	4252      	negs	r2, r2
 800a0be:	4416      	add	r6, r2
 800a0c0:	f8ca 1000 	str.w	r1, [sl]
 800a0c4:	b1dc      	cbz	r4, 800a0fe <__gethex+0x13e>
 800a0c6:	9b01      	ldr	r3, [sp, #4]
 800a0c8:	2b00      	cmp	r3, #0
 800a0ca:	bf14      	ite	ne
 800a0cc:	f04f 0800 	movne.w	r8, #0
 800a0d0:	f04f 0806 	moveq.w	r8, #6
 800a0d4:	4640      	mov	r0, r8
 800a0d6:	b005      	add	sp, #20
 800a0d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a0dc:	4645      	mov	r5, r8
 800a0de:	4626      	mov	r6, r4
 800a0e0:	2401      	movs	r4, #1
 800a0e2:	e7c7      	b.n	800a074 <__gethex+0xb4>
 800a0e4:	f04f 0b00 	mov.w	fp, #0
 800a0e8:	1ca9      	adds	r1, r5, #2
 800a0ea:	e7d0      	b.n	800a08e <__gethex+0xce>
 800a0ec:	f04f 0b01 	mov.w	fp, #1
 800a0f0:	e7fa      	b.n	800a0e8 <__gethex+0x128>
 800a0f2:	230a      	movs	r3, #10
 800a0f4:	fb03 0002 	mla	r0, r3, r2, r0
 800a0f8:	e7d0      	b.n	800a09c <__gethex+0xdc>
 800a0fa:	4629      	mov	r1, r5
 800a0fc:	e7e0      	b.n	800a0c0 <__gethex+0x100>
 800a0fe:	eba5 0308 	sub.w	r3, r5, r8
 800a102:	3b01      	subs	r3, #1
 800a104:	4621      	mov	r1, r4
 800a106:	2b07      	cmp	r3, #7
 800a108:	dc0a      	bgt.n	800a120 <__gethex+0x160>
 800a10a:	4648      	mov	r0, r9
 800a10c:	f7fd ff22 	bl	8007f54 <_Balloc>
 800a110:	4604      	mov	r4, r0
 800a112:	b940      	cbnz	r0, 800a126 <__gethex+0x166>
 800a114:	4b61      	ldr	r3, [pc, #388]	; (800a29c <__gethex+0x2dc>)
 800a116:	4602      	mov	r2, r0
 800a118:	21e4      	movs	r1, #228	; 0xe4
 800a11a:	4861      	ldr	r0, [pc, #388]	; (800a2a0 <__gethex+0x2e0>)
 800a11c:	f7ff feb4 	bl	8009e88 <__assert_func>
 800a120:	3101      	adds	r1, #1
 800a122:	105b      	asrs	r3, r3, #1
 800a124:	e7ef      	b.n	800a106 <__gethex+0x146>
 800a126:	f100 0a14 	add.w	sl, r0, #20
 800a12a:	2300      	movs	r3, #0
 800a12c:	495a      	ldr	r1, [pc, #360]	; (800a298 <__gethex+0x2d8>)
 800a12e:	f8cd a004 	str.w	sl, [sp, #4]
 800a132:	469b      	mov	fp, r3
 800a134:	45a8      	cmp	r8, r5
 800a136:	d342      	bcc.n	800a1be <__gethex+0x1fe>
 800a138:	9801      	ldr	r0, [sp, #4]
 800a13a:	f840 bb04 	str.w	fp, [r0], #4
 800a13e:	eba0 000a 	sub.w	r0, r0, sl
 800a142:	1080      	asrs	r0, r0, #2
 800a144:	6120      	str	r0, [r4, #16]
 800a146:	ea4f 1840 	mov.w	r8, r0, lsl #5
 800a14a:	4658      	mov	r0, fp
 800a14c:	f7fd fff4 	bl	8008138 <__hi0bits>
 800a150:	683d      	ldr	r5, [r7, #0]
 800a152:	eba8 0000 	sub.w	r0, r8, r0
 800a156:	42a8      	cmp	r0, r5
 800a158:	dd59      	ble.n	800a20e <__gethex+0x24e>
 800a15a:	eba0 0805 	sub.w	r8, r0, r5
 800a15e:	4641      	mov	r1, r8
 800a160:	4620      	mov	r0, r4
 800a162:	f7fe fb83 	bl	800886c <__any_on>
 800a166:	4683      	mov	fp, r0
 800a168:	b1b8      	cbz	r0, 800a19a <__gethex+0x1da>
 800a16a:	f108 33ff 	add.w	r3, r8, #4294967295
 800a16e:	1159      	asrs	r1, r3, #5
 800a170:	f003 021f 	and.w	r2, r3, #31
 800a174:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800a178:	f04f 0b01 	mov.w	fp, #1
 800a17c:	fa0b f202 	lsl.w	r2, fp, r2
 800a180:	420a      	tst	r2, r1
 800a182:	d00a      	beq.n	800a19a <__gethex+0x1da>
 800a184:	455b      	cmp	r3, fp
 800a186:	dd06      	ble.n	800a196 <__gethex+0x1d6>
 800a188:	f1a8 0102 	sub.w	r1, r8, #2
 800a18c:	4620      	mov	r0, r4
 800a18e:	f7fe fb6d 	bl	800886c <__any_on>
 800a192:	2800      	cmp	r0, #0
 800a194:	d138      	bne.n	800a208 <__gethex+0x248>
 800a196:	f04f 0b02 	mov.w	fp, #2
 800a19a:	4641      	mov	r1, r8
 800a19c:	4620      	mov	r0, r4
 800a19e:	f7ff fea7 	bl	8009ef0 <rshift>
 800a1a2:	4446      	add	r6, r8
 800a1a4:	68bb      	ldr	r3, [r7, #8]
 800a1a6:	42b3      	cmp	r3, r6
 800a1a8:	da41      	bge.n	800a22e <__gethex+0x26e>
 800a1aa:	4621      	mov	r1, r4
 800a1ac:	4648      	mov	r0, r9
 800a1ae:	f7fd ff11 	bl	8007fd4 <_Bfree>
 800a1b2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a1b4:	2300      	movs	r3, #0
 800a1b6:	6013      	str	r3, [r2, #0]
 800a1b8:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 800a1bc:	e78a      	b.n	800a0d4 <__gethex+0x114>
 800a1be:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 800a1c2:	2a2e      	cmp	r2, #46	; 0x2e
 800a1c4:	d014      	beq.n	800a1f0 <__gethex+0x230>
 800a1c6:	2b20      	cmp	r3, #32
 800a1c8:	d106      	bne.n	800a1d8 <__gethex+0x218>
 800a1ca:	9b01      	ldr	r3, [sp, #4]
 800a1cc:	f843 bb04 	str.w	fp, [r3], #4
 800a1d0:	f04f 0b00 	mov.w	fp, #0
 800a1d4:	9301      	str	r3, [sp, #4]
 800a1d6:	465b      	mov	r3, fp
 800a1d8:	7828      	ldrb	r0, [r5, #0]
 800a1da:	9303      	str	r3, [sp, #12]
 800a1dc:	f7ff feda 	bl	8009f94 <__hexdig_fun>
 800a1e0:	9b03      	ldr	r3, [sp, #12]
 800a1e2:	f000 000f 	and.w	r0, r0, #15
 800a1e6:	4098      	lsls	r0, r3
 800a1e8:	ea4b 0b00 	orr.w	fp, fp, r0
 800a1ec:	3304      	adds	r3, #4
 800a1ee:	e7a1      	b.n	800a134 <__gethex+0x174>
 800a1f0:	45a8      	cmp	r8, r5
 800a1f2:	d8e8      	bhi.n	800a1c6 <__gethex+0x206>
 800a1f4:	2201      	movs	r2, #1
 800a1f6:	4628      	mov	r0, r5
 800a1f8:	9303      	str	r3, [sp, #12]
 800a1fa:	f7ff fde9 	bl	8009dd0 <strncmp>
 800a1fe:	4926      	ldr	r1, [pc, #152]	; (800a298 <__gethex+0x2d8>)
 800a200:	9b03      	ldr	r3, [sp, #12]
 800a202:	2800      	cmp	r0, #0
 800a204:	d1df      	bne.n	800a1c6 <__gethex+0x206>
 800a206:	e795      	b.n	800a134 <__gethex+0x174>
 800a208:	f04f 0b03 	mov.w	fp, #3
 800a20c:	e7c5      	b.n	800a19a <__gethex+0x1da>
 800a20e:	da0b      	bge.n	800a228 <__gethex+0x268>
 800a210:	eba5 0800 	sub.w	r8, r5, r0
 800a214:	4621      	mov	r1, r4
 800a216:	4642      	mov	r2, r8
 800a218:	4648      	mov	r0, r9
 800a21a:	f7fe f8f5 	bl	8008408 <__lshift>
 800a21e:	eba6 0608 	sub.w	r6, r6, r8
 800a222:	4604      	mov	r4, r0
 800a224:	f100 0a14 	add.w	sl, r0, #20
 800a228:	f04f 0b00 	mov.w	fp, #0
 800a22c:	e7ba      	b.n	800a1a4 <__gethex+0x1e4>
 800a22e:	687b      	ldr	r3, [r7, #4]
 800a230:	42b3      	cmp	r3, r6
 800a232:	dd73      	ble.n	800a31c <__gethex+0x35c>
 800a234:	1b9e      	subs	r6, r3, r6
 800a236:	42b5      	cmp	r5, r6
 800a238:	dc34      	bgt.n	800a2a4 <__gethex+0x2e4>
 800a23a:	68fb      	ldr	r3, [r7, #12]
 800a23c:	2b02      	cmp	r3, #2
 800a23e:	d023      	beq.n	800a288 <__gethex+0x2c8>
 800a240:	2b03      	cmp	r3, #3
 800a242:	d025      	beq.n	800a290 <__gethex+0x2d0>
 800a244:	2b01      	cmp	r3, #1
 800a246:	d115      	bne.n	800a274 <__gethex+0x2b4>
 800a248:	42b5      	cmp	r5, r6
 800a24a:	d113      	bne.n	800a274 <__gethex+0x2b4>
 800a24c:	2d01      	cmp	r5, #1
 800a24e:	d10b      	bne.n	800a268 <__gethex+0x2a8>
 800a250:	9a02      	ldr	r2, [sp, #8]
 800a252:	687b      	ldr	r3, [r7, #4]
 800a254:	6013      	str	r3, [r2, #0]
 800a256:	2301      	movs	r3, #1
 800a258:	6123      	str	r3, [r4, #16]
 800a25a:	f8ca 3000 	str.w	r3, [sl]
 800a25e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a260:	f04f 0862 	mov.w	r8, #98	; 0x62
 800a264:	601c      	str	r4, [r3, #0]
 800a266:	e735      	b.n	800a0d4 <__gethex+0x114>
 800a268:	1e69      	subs	r1, r5, #1
 800a26a:	4620      	mov	r0, r4
 800a26c:	f7fe fafe 	bl	800886c <__any_on>
 800a270:	2800      	cmp	r0, #0
 800a272:	d1ed      	bne.n	800a250 <__gethex+0x290>
 800a274:	4621      	mov	r1, r4
 800a276:	4648      	mov	r0, r9
 800a278:	f7fd feac 	bl	8007fd4 <_Bfree>
 800a27c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a27e:	2300      	movs	r3, #0
 800a280:	6013      	str	r3, [r2, #0]
 800a282:	f04f 0850 	mov.w	r8, #80	; 0x50
 800a286:	e725      	b.n	800a0d4 <__gethex+0x114>
 800a288:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a28a:	2b00      	cmp	r3, #0
 800a28c:	d1f2      	bne.n	800a274 <__gethex+0x2b4>
 800a28e:	e7df      	b.n	800a250 <__gethex+0x290>
 800a290:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a292:	2b00      	cmp	r3, #0
 800a294:	d1dc      	bne.n	800a250 <__gethex+0x290>
 800a296:	e7ed      	b.n	800a274 <__gethex+0x2b4>
 800a298:	0800b8c4 	.word	0x0800b8c4
 800a29c:	0800b75d 	.word	0x0800b75d
 800a2a0:	0800ba6e 	.word	0x0800ba6e
 800a2a4:	f106 38ff 	add.w	r8, r6, #4294967295
 800a2a8:	f1bb 0f00 	cmp.w	fp, #0
 800a2ac:	d133      	bne.n	800a316 <__gethex+0x356>
 800a2ae:	f1b8 0f00 	cmp.w	r8, #0
 800a2b2:	d004      	beq.n	800a2be <__gethex+0x2fe>
 800a2b4:	4641      	mov	r1, r8
 800a2b6:	4620      	mov	r0, r4
 800a2b8:	f7fe fad8 	bl	800886c <__any_on>
 800a2bc:	4683      	mov	fp, r0
 800a2be:	ea4f 1268 	mov.w	r2, r8, asr #5
 800a2c2:	2301      	movs	r3, #1
 800a2c4:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800a2c8:	f008 081f 	and.w	r8, r8, #31
 800a2cc:	fa03 f308 	lsl.w	r3, r3, r8
 800a2d0:	4213      	tst	r3, r2
 800a2d2:	4631      	mov	r1, r6
 800a2d4:	4620      	mov	r0, r4
 800a2d6:	bf18      	it	ne
 800a2d8:	f04b 0b02 	orrne.w	fp, fp, #2
 800a2dc:	1bad      	subs	r5, r5, r6
 800a2de:	f7ff fe07 	bl	8009ef0 <rshift>
 800a2e2:	687e      	ldr	r6, [r7, #4]
 800a2e4:	f04f 0802 	mov.w	r8, #2
 800a2e8:	f1bb 0f00 	cmp.w	fp, #0
 800a2ec:	d04a      	beq.n	800a384 <__gethex+0x3c4>
 800a2ee:	68fb      	ldr	r3, [r7, #12]
 800a2f0:	2b02      	cmp	r3, #2
 800a2f2:	d016      	beq.n	800a322 <__gethex+0x362>
 800a2f4:	2b03      	cmp	r3, #3
 800a2f6:	d018      	beq.n	800a32a <__gethex+0x36a>
 800a2f8:	2b01      	cmp	r3, #1
 800a2fa:	d109      	bne.n	800a310 <__gethex+0x350>
 800a2fc:	f01b 0f02 	tst.w	fp, #2
 800a300:	d006      	beq.n	800a310 <__gethex+0x350>
 800a302:	f8da 3000 	ldr.w	r3, [sl]
 800a306:	ea4b 0b03 	orr.w	fp, fp, r3
 800a30a:	f01b 0f01 	tst.w	fp, #1
 800a30e:	d10f      	bne.n	800a330 <__gethex+0x370>
 800a310:	f048 0810 	orr.w	r8, r8, #16
 800a314:	e036      	b.n	800a384 <__gethex+0x3c4>
 800a316:	f04f 0b01 	mov.w	fp, #1
 800a31a:	e7d0      	b.n	800a2be <__gethex+0x2fe>
 800a31c:	f04f 0801 	mov.w	r8, #1
 800a320:	e7e2      	b.n	800a2e8 <__gethex+0x328>
 800a322:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a324:	f1c3 0301 	rsb	r3, r3, #1
 800a328:	930f      	str	r3, [sp, #60]	; 0x3c
 800a32a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a32c:	2b00      	cmp	r3, #0
 800a32e:	d0ef      	beq.n	800a310 <__gethex+0x350>
 800a330:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800a334:	f104 0214 	add.w	r2, r4, #20
 800a338:	ea4f 038b 	mov.w	r3, fp, lsl #2
 800a33c:	9301      	str	r3, [sp, #4]
 800a33e:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 800a342:	2300      	movs	r3, #0
 800a344:	4694      	mov	ip, r2
 800a346:	f852 1b04 	ldr.w	r1, [r2], #4
 800a34a:	f1b1 3fff 	cmp.w	r1, #4294967295
 800a34e:	d01e      	beq.n	800a38e <__gethex+0x3ce>
 800a350:	3101      	adds	r1, #1
 800a352:	f8cc 1000 	str.w	r1, [ip]
 800a356:	f1b8 0f02 	cmp.w	r8, #2
 800a35a:	f104 0214 	add.w	r2, r4, #20
 800a35e:	d13d      	bne.n	800a3dc <__gethex+0x41c>
 800a360:	683b      	ldr	r3, [r7, #0]
 800a362:	3b01      	subs	r3, #1
 800a364:	42ab      	cmp	r3, r5
 800a366:	d10b      	bne.n	800a380 <__gethex+0x3c0>
 800a368:	1169      	asrs	r1, r5, #5
 800a36a:	2301      	movs	r3, #1
 800a36c:	f005 051f 	and.w	r5, r5, #31
 800a370:	fa03 f505 	lsl.w	r5, r3, r5
 800a374:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a378:	421d      	tst	r5, r3
 800a37a:	bf18      	it	ne
 800a37c:	f04f 0801 	movne.w	r8, #1
 800a380:	f048 0820 	orr.w	r8, r8, #32
 800a384:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a386:	601c      	str	r4, [r3, #0]
 800a388:	9b02      	ldr	r3, [sp, #8]
 800a38a:	601e      	str	r6, [r3, #0]
 800a38c:	e6a2      	b.n	800a0d4 <__gethex+0x114>
 800a38e:	4290      	cmp	r0, r2
 800a390:	f842 3c04 	str.w	r3, [r2, #-4]
 800a394:	d8d6      	bhi.n	800a344 <__gethex+0x384>
 800a396:	68a2      	ldr	r2, [r4, #8]
 800a398:	4593      	cmp	fp, r2
 800a39a:	db17      	blt.n	800a3cc <__gethex+0x40c>
 800a39c:	6861      	ldr	r1, [r4, #4]
 800a39e:	4648      	mov	r0, r9
 800a3a0:	3101      	adds	r1, #1
 800a3a2:	f7fd fdd7 	bl	8007f54 <_Balloc>
 800a3a6:	4682      	mov	sl, r0
 800a3a8:	b918      	cbnz	r0, 800a3b2 <__gethex+0x3f2>
 800a3aa:	4b1b      	ldr	r3, [pc, #108]	; (800a418 <__gethex+0x458>)
 800a3ac:	4602      	mov	r2, r0
 800a3ae:	2184      	movs	r1, #132	; 0x84
 800a3b0:	e6b3      	b.n	800a11a <__gethex+0x15a>
 800a3b2:	6922      	ldr	r2, [r4, #16]
 800a3b4:	3202      	adds	r2, #2
 800a3b6:	f104 010c 	add.w	r1, r4, #12
 800a3ba:	0092      	lsls	r2, r2, #2
 800a3bc:	300c      	adds	r0, #12
 800a3be:	f7ff fd4b 	bl	8009e58 <memcpy>
 800a3c2:	4621      	mov	r1, r4
 800a3c4:	4648      	mov	r0, r9
 800a3c6:	f7fd fe05 	bl	8007fd4 <_Bfree>
 800a3ca:	4654      	mov	r4, sl
 800a3cc:	6922      	ldr	r2, [r4, #16]
 800a3ce:	1c51      	adds	r1, r2, #1
 800a3d0:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800a3d4:	6121      	str	r1, [r4, #16]
 800a3d6:	2101      	movs	r1, #1
 800a3d8:	6151      	str	r1, [r2, #20]
 800a3da:	e7bc      	b.n	800a356 <__gethex+0x396>
 800a3dc:	6921      	ldr	r1, [r4, #16]
 800a3de:	4559      	cmp	r1, fp
 800a3e0:	dd0b      	ble.n	800a3fa <__gethex+0x43a>
 800a3e2:	2101      	movs	r1, #1
 800a3e4:	4620      	mov	r0, r4
 800a3e6:	f7ff fd83 	bl	8009ef0 <rshift>
 800a3ea:	68bb      	ldr	r3, [r7, #8]
 800a3ec:	3601      	adds	r6, #1
 800a3ee:	42b3      	cmp	r3, r6
 800a3f0:	f6ff aedb 	blt.w	800a1aa <__gethex+0x1ea>
 800a3f4:	f04f 0801 	mov.w	r8, #1
 800a3f8:	e7c2      	b.n	800a380 <__gethex+0x3c0>
 800a3fa:	f015 051f 	ands.w	r5, r5, #31
 800a3fe:	d0f9      	beq.n	800a3f4 <__gethex+0x434>
 800a400:	9b01      	ldr	r3, [sp, #4]
 800a402:	441a      	add	r2, r3
 800a404:	f1c5 0520 	rsb	r5, r5, #32
 800a408:	f852 0c04 	ldr.w	r0, [r2, #-4]
 800a40c:	f7fd fe94 	bl	8008138 <__hi0bits>
 800a410:	42a8      	cmp	r0, r5
 800a412:	dbe6      	blt.n	800a3e2 <__gethex+0x422>
 800a414:	e7ee      	b.n	800a3f4 <__gethex+0x434>
 800a416:	bf00      	nop
 800a418:	0800b75d 	.word	0x0800b75d

0800a41c <L_shift>:
 800a41c:	f1c2 0208 	rsb	r2, r2, #8
 800a420:	0092      	lsls	r2, r2, #2
 800a422:	b570      	push	{r4, r5, r6, lr}
 800a424:	f1c2 0620 	rsb	r6, r2, #32
 800a428:	6843      	ldr	r3, [r0, #4]
 800a42a:	6804      	ldr	r4, [r0, #0]
 800a42c:	fa03 f506 	lsl.w	r5, r3, r6
 800a430:	432c      	orrs	r4, r5
 800a432:	40d3      	lsrs	r3, r2
 800a434:	6004      	str	r4, [r0, #0]
 800a436:	f840 3f04 	str.w	r3, [r0, #4]!
 800a43a:	4288      	cmp	r0, r1
 800a43c:	d3f4      	bcc.n	800a428 <L_shift+0xc>
 800a43e:	bd70      	pop	{r4, r5, r6, pc}

0800a440 <__match>:
 800a440:	b530      	push	{r4, r5, lr}
 800a442:	6803      	ldr	r3, [r0, #0]
 800a444:	3301      	adds	r3, #1
 800a446:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a44a:	b914      	cbnz	r4, 800a452 <__match+0x12>
 800a44c:	6003      	str	r3, [r0, #0]
 800a44e:	2001      	movs	r0, #1
 800a450:	bd30      	pop	{r4, r5, pc}
 800a452:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a456:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800a45a:	2d19      	cmp	r5, #25
 800a45c:	bf98      	it	ls
 800a45e:	3220      	addls	r2, #32
 800a460:	42a2      	cmp	r2, r4
 800a462:	d0f0      	beq.n	800a446 <__match+0x6>
 800a464:	2000      	movs	r0, #0
 800a466:	e7f3      	b.n	800a450 <__match+0x10>

0800a468 <__hexnan>:
 800a468:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a46c:	680b      	ldr	r3, [r1, #0]
 800a46e:	6801      	ldr	r1, [r0, #0]
 800a470:	115e      	asrs	r6, r3, #5
 800a472:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800a476:	f013 031f 	ands.w	r3, r3, #31
 800a47a:	b087      	sub	sp, #28
 800a47c:	bf18      	it	ne
 800a47e:	3604      	addne	r6, #4
 800a480:	2500      	movs	r5, #0
 800a482:	1f37      	subs	r7, r6, #4
 800a484:	4682      	mov	sl, r0
 800a486:	4690      	mov	r8, r2
 800a488:	9301      	str	r3, [sp, #4]
 800a48a:	f846 5c04 	str.w	r5, [r6, #-4]
 800a48e:	46b9      	mov	r9, r7
 800a490:	463c      	mov	r4, r7
 800a492:	9502      	str	r5, [sp, #8]
 800a494:	46ab      	mov	fp, r5
 800a496:	784a      	ldrb	r2, [r1, #1]
 800a498:	1c4b      	adds	r3, r1, #1
 800a49a:	9303      	str	r3, [sp, #12]
 800a49c:	b342      	cbz	r2, 800a4f0 <__hexnan+0x88>
 800a49e:	4610      	mov	r0, r2
 800a4a0:	9105      	str	r1, [sp, #20]
 800a4a2:	9204      	str	r2, [sp, #16]
 800a4a4:	f7ff fd76 	bl	8009f94 <__hexdig_fun>
 800a4a8:	2800      	cmp	r0, #0
 800a4aa:	d14f      	bne.n	800a54c <__hexnan+0xe4>
 800a4ac:	9a04      	ldr	r2, [sp, #16]
 800a4ae:	9905      	ldr	r1, [sp, #20]
 800a4b0:	2a20      	cmp	r2, #32
 800a4b2:	d818      	bhi.n	800a4e6 <__hexnan+0x7e>
 800a4b4:	9b02      	ldr	r3, [sp, #8]
 800a4b6:	459b      	cmp	fp, r3
 800a4b8:	dd13      	ble.n	800a4e2 <__hexnan+0x7a>
 800a4ba:	454c      	cmp	r4, r9
 800a4bc:	d206      	bcs.n	800a4cc <__hexnan+0x64>
 800a4be:	2d07      	cmp	r5, #7
 800a4c0:	dc04      	bgt.n	800a4cc <__hexnan+0x64>
 800a4c2:	462a      	mov	r2, r5
 800a4c4:	4649      	mov	r1, r9
 800a4c6:	4620      	mov	r0, r4
 800a4c8:	f7ff ffa8 	bl	800a41c <L_shift>
 800a4cc:	4544      	cmp	r4, r8
 800a4ce:	d950      	bls.n	800a572 <__hexnan+0x10a>
 800a4d0:	2300      	movs	r3, #0
 800a4d2:	f1a4 0904 	sub.w	r9, r4, #4
 800a4d6:	f844 3c04 	str.w	r3, [r4, #-4]
 800a4da:	f8cd b008 	str.w	fp, [sp, #8]
 800a4de:	464c      	mov	r4, r9
 800a4e0:	461d      	mov	r5, r3
 800a4e2:	9903      	ldr	r1, [sp, #12]
 800a4e4:	e7d7      	b.n	800a496 <__hexnan+0x2e>
 800a4e6:	2a29      	cmp	r2, #41	; 0x29
 800a4e8:	d155      	bne.n	800a596 <__hexnan+0x12e>
 800a4ea:	3102      	adds	r1, #2
 800a4ec:	f8ca 1000 	str.w	r1, [sl]
 800a4f0:	f1bb 0f00 	cmp.w	fp, #0
 800a4f4:	d04f      	beq.n	800a596 <__hexnan+0x12e>
 800a4f6:	454c      	cmp	r4, r9
 800a4f8:	d206      	bcs.n	800a508 <__hexnan+0xa0>
 800a4fa:	2d07      	cmp	r5, #7
 800a4fc:	dc04      	bgt.n	800a508 <__hexnan+0xa0>
 800a4fe:	462a      	mov	r2, r5
 800a500:	4649      	mov	r1, r9
 800a502:	4620      	mov	r0, r4
 800a504:	f7ff ff8a 	bl	800a41c <L_shift>
 800a508:	4544      	cmp	r4, r8
 800a50a:	d934      	bls.n	800a576 <__hexnan+0x10e>
 800a50c:	f1a8 0204 	sub.w	r2, r8, #4
 800a510:	4623      	mov	r3, r4
 800a512:	f853 1b04 	ldr.w	r1, [r3], #4
 800a516:	f842 1f04 	str.w	r1, [r2, #4]!
 800a51a:	429f      	cmp	r7, r3
 800a51c:	d2f9      	bcs.n	800a512 <__hexnan+0xaa>
 800a51e:	1b3b      	subs	r3, r7, r4
 800a520:	f023 0303 	bic.w	r3, r3, #3
 800a524:	3304      	adds	r3, #4
 800a526:	3e03      	subs	r6, #3
 800a528:	3401      	adds	r4, #1
 800a52a:	42a6      	cmp	r6, r4
 800a52c:	bf38      	it	cc
 800a52e:	2304      	movcc	r3, #4
 800a530:	4443      	add	r3, r8
 800a532:	2200      	movs	r2, #0
 800a534:	f843 2b04 	str.w	r2, [r3], #4
 800a538:	429f      	cmp	r7, r3
 800a53a:	d2fb      	bcs.n	800a534 <__hexnan+0xcc>
 800a53c:	683b      	ldr	r3, [r7, #0]
 800a53e:	b91b      	cbnz	r3, 800a548 <__hexnan+0xe0>
 800a540:	4547      	cmp	r7, r8
 800a542:	d126      	bne.n	800a592 <__hexnan+0x12a>
 800a544:	2301      	movs	r3, #1
 800a546:	603b      	str	r3, [r7, #0]
 800a548:	2005      	movs	r0, #5
 800a54a:	e025      	b.n	800a598 <__hexnan+0x130>
 800a54c:	3501      	adds	r5, #1
 800a54e:	2d08      	cmp	r5, #8
 800a550:	f10b 0b01 	add.w	fp, fp, #1
 800a554:	dd06      	ble.n	800a564 <__hexnan+0xfc>
 800a556:	4544      	cmp	r4, r8
 800a558:	d9c3      	bls.n	800a4e2 <__hexnan+0x7a>
 800a55a:	2300      	movs	r3, #0
 800a55c:	f844 3c04 	str.w	r3, [r4, #-4]
 800a560:	2501      	movs	r5, #1
 800a562:	3c04      	subs	r4, #4
 800a564:	6822      	ldr	r2, [r4, #0]
 800a566:	f000 000f 	and.w	r0, r0, #15
 800a56a:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800a56e:	6020      	str	r0, [r4, #0]
 800a570:	e7b7      	b.n	800a4e2 <__hexnan+0x7a>
 800a572:	2508      	movs	r5, #8
 800a574:	e7b5      	b.n	800a4e2 <__hexnan+0x7a>
 800a576:	9b01      	ldr	r3, [sp, #4]
 800a578:	2b00      	cmp	r3, #0
 800a57a:	d0df      	beq.n	800a53c <__hexnan+0xd4>
 800a57c:	f1c3 0320 	rsb	r3, r3, #32
 800a580:	f04f 32ff 	mov.w	r2, #4294967295
 800a584:	40da      	lsrs	r2, r3
 800a586:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800a58a:	4013      	ands	r3, r2
 800a58c:	f846 3c04 	str.w	r3, [r6, #-4]
 800a590:	e7d4      	b.n	800a53c <__hexnan+0xd4>
 800a592:	3f04      	subs	r7, #4
 800a594:	e7d2      	b.n	800a53c <__hexnan+0xd4>
 800a596:	2004      	movs	r0, #4
 800a598:	b007      	add	sp, #28
 800a59a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800a59e <__ascii_mbtowc>:
 800a59e:	b082      	sub	sp, #8
 800a5a0:	b901      	cbnz	r1, 800a5a4 <__ascii_mbtowc+0x6>
 800a5a2:	a901      	add	r1, sp, #4
 800a5a4:	b142      	cbz	r2, 800a5b8 <__ascii_mbtowc+0x1a>
 800a5a6:	b14b      	cbz	r3, 800a5bc <__ascii_mbtowc+0x1e>
 800a5a8:	7813      	ldrb	r3, [r2, #0]
 800a5aa:	600b      	str	r3, [r1, #0]
 800a5ac:	7812      	ldrb	r2, [r2, #0]
 800a5ae:	1e10      	subs	r0, r2, #0
 800a5b0:	bf18      	it	ne
 800a5b2:	2001      	movne	r0, #1
 800a5b4:	b002      	add	sp, #8
 800a5b6:	4770      	bx	lr
 800a5b8:	4610      	mov	r0, r2
 800a5ba:	e7fb      	b.n	800a5b4 <__ascii_mbtowc+0x16>
 800a5bc:	f06f 0001 	mvn.w	r0, #1
 800a5c0:	e7f8      	b.n	800a5b4 <__ascii_mbtowc+0x16>

0800a5c2 <_realloc_r>:
 800a5c2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a5c6:	4680      	mov	r8, r0
 800a5c8:	4614      	mov	r4, r2
 800a5ca:	460e      	mov	r6, r1
 800a5cc:	b921      	cbnz	r1, 800a5d8 <_realloc_r+0x16>
 800a5ce:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a5d2:	4611      	mov	r1, r2
 800a5d4:	f7fd bc32 	b.w	8007e3c <_malloc_r>
 800a5d8:	b92a      	cbnz	r2, 800a5e6 <_realloc_r+0x24>
 800a5da:	f7fd fbbb 	bl	8007d54 <_free_r>
 800a5de:	4625      	mov	r5, r4
 800a5e0:	4628      	mov	r0, r5
 800a5e2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a5e6:	f000 f842 	bl	800a66e <_malloc_usable_size_r>
 800a5ea:	4284      	cmp	r4, r0
 800a5ec:	4607      	mov	r7, r0
 800a5ee:	d802      	bhi.n	800a5f6 <_realloc_r+0x34>
 800a5f0:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800a5f4:	d812      	bhi.n	800a61c <_realloc_r+0x5a>
 800a5f6:	4621      	mov	r1, r4
 800a5f8:	4640      	mov	r0, r8
 800a5fa:	f7fd fc1f 	bl	8007e3c <_malloc_r>
 800a5fe:	4605      	mov	r5, r0
 800a600:	2800      	cmp	r0, #0
 800a602:	d0ed      	beq.n	800a5e0 <_realloc_r+0x1e>
 800a604:	42bc      	cmp	r4, r7
 800a606:	4622      	mov	r2, r4
 800a608:	4631      	mov	r1, r6
 800a60a:	bf28      	it	cs
 800a60c:	463a      	movcs	r2, r7
 800a60e:	f7ff fc23 	bl	8009e58 <memcpy>
 800a612:	4631      	mov	r1, r6
 800a614:	4640      	mov	r0, r8
 800a616:	f7fd fb9d 	bl	8007d54 <_free_r>
 800a61a:	e7e1      	b.n	800a5e0 <_realloc_r+0x1e>
 800a61c:	4635      	mov	r5, r6
 800a61e:	e7df      	b.n	800a5e0 <_realloc_r+0x1e>

0800a620 <__ascii_wctomb>:
 800a620:	b149      	cbz	r1, 800a636 <__ascii_wctomb+0x16>
 800a622:	2aff      	cmp	r2, #255	; 0xff
 800a624:	bf85      	ittet	hi
 800a626:	238a      	movhi	r3, #138	; 0x8a
 800a628:	6003      	strhi	r3, [r0, #0]
 800a62a:	700a      	strbls	r2, [r1, #0]
 800a62c:	f04f 30ff 	movhi.w	r0, #4294967295
 800a630:	bf98      	it	ls
 800a632:	2001      	movls	r0, #1
 800a634:	4770      	bx	lr
 800a636:	4608      	mov	r0, r1
 800a638:	4770      	bx	lr
	...

0800a63c <fiprintf>:
 800a63c:	b40e      	push	{r1, r2, r3}
 800a63e:	b503      	push	{r0, r1, lr}
 800a640:	4601      	mov	r1, r0
 800a642:	ab03      	add	r3, sp, #12
 800a644:	4805      	ldr	r0, [pc, #20]	; (800a65c <fiprintf+0x20>)
 800a646:	f853 2b04 	ldr.w	r2, [r3], #4
 800a64a:	6800      	ldr	r0, [r0, #0]
 800a64c:	9301      	str	r3, [sp, #4]
 800a64e:	f7ff f947 	bl	80098e0 <_vfiprintf_r>
 800a652:	b002      	add	sp, #8
 800a654:	f85d eb04 	ldr.w	lr, [sp], #4
 800a658:	b003      	add	sp, #12
 800a65a:	4770      	bx	lr
 800a65c:	2000006c 	.word	0x2000006c

0800a660 <abort>:
 800a660:	b508      	push	{r3, lr}
 800a662:	2006      	movs	r0, #6
 800a664:	f000 f834 	bl	800a6d0 <raise>
 800a668:	2001      	movs	r0, #1
 800a66a:	f7f7 fdb7 	bl	80021dc <_exit>

0800a66e <_malloc_usable_size_r>:
 800a66e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a672:	1f18      	subs	r0, r3, #4
 800a674:	2b00      	cmp	r3, #0
 800a676:	bfbc      	itt	lt
 800a678:	580b      	ldrlt	r3, [r1, r0]
 800a67a:	18c0      	addlt	r0, r0, r3
 800a67c:	4770      	bx	lr

0800a67e <_raise_r>:
 800a67e:	291f      	cmp	r1, #31
 800a680:	b538      	push	{r3, r4, r5, lr}
 800a682:	4604      	mov	r4, r0
 800a684:	460d      	mov	r5, r1
 800a686:	d904      	bls.n	800a692 <_raise_r+0x14>
 800a688:	2316      	movs	r3, #22
 800a68a:	6003      	str	r3, [r0, #0]
 800a68c:	f04f 30ff 	mov.w	r0, #4294967295
 800a690:	bd38      	pop	{r3, r4, r5, pc}
 800a692:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800a694:	b112      	cbz	r2, 800a69c <_raise_r+0x1e>
 800a696:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a69a:	b94b      	cbnz	r3, 800a6b0 <_raise_r+0x32>
 800a69c:	4620      	mov	r0, r4
 800a69e:	f000 f831 	bl	800a704 <_getpid_r>
 800a6a2:	462a      	mov	r2, r5
 800a6a4:	4601      	mov	r1, r0
 800a6a6:	4620      	mov	r0, r4
 800a6a8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a6ac:	f000 b818 	b.w	800a6e0 <_kill_r>
 800a6b0:	2b01      	cmp	r3, #1
 800a6b2:	d00a      	beq.n	800a6ca <_raise_r+0x4c>
 800a6b4:	1c59      	adds	r1, r3, #1
 800a6b6:	d103      	bne.n	800a6c0 <_raise_r+0x42>
 800a6b8:	2316      	movs	r3, #22
 800a6ba:	6003      	str	r3, [r0, #0]
 800a6bc:	2001      	movs	r0, #1
 800a6be:	e7e7      	b.n	800a690 <_raise_r+0x12>
 800a6c0:	2400      	movs	r4, #0
 800a6c2:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800a6c6:	4628      	mov	r0, r5
 800a6c8:	4798      	blx	r3
 800a6ca:	2000      	movs	r0, #0
 800a6cc:	e7e0      	b.n	800a690 <_raise_r+0x12>
	...

0800a6d0 <raise>:
 800a6d0:	4b02      	ldr	r3, [pc, #8]	; (800a6dc <raise+0xc>)
 800a6d2:	4601      	mov	r1, r0
 800a6d4:	6818      	ldr	r0, [r3, #0]
 800a6d6:	f7ff bfd2 	b.w	800a67e <_raise_r>
 800a6da:	bf00      	nop
 800a6dc:	2000006c 	.word	0x2000006c

0800a6e0 <_kill_r>:
 800a6e0:	b538      	push	{r3, r4, r5, lr}
 800a6e2:	4d07      	ldr	r5, [pc, #28]	; (800a700 <_kill_r+0x20>)
 800a6e4:	2300      	movs	r3, #0
 800a6e6:	4604      	mov	r4, r0
 800a6e8:	4608      	mov	r0, r1
 800a6ea:	4611      	mov	r1, r2
 800a6ec:	602b      	str	r3, [r5, #0]
 800a6ee:	f7f7 fd65 	bl	80021bc <_kill>
 800a6f2:	1c43      	adds	r3, r0, #1
 800a6f4:	d102      	bne.n	800a6fc <_kill_r+0x1c>
 800a6f6:	682b      	ldr	r3, [r5, #0]
 800a6f8:	b103      	cbz	r3, 800a6fc <_kill_r+0x1c>
 800a6fa:	6023      	str	r3, [r4, #0]
 800a6fc:	bd38      	pop	{r3, r4, r5, pc}
 800a6fe:	bf00      	nop
 800a700:	200008e4 	.word	0x200008e4

0800a704 <_getpid_r>:
 800a704:	f7f7 bd52 	b.w	80021ac <_getpid>

0800a708 <_init>:
 800a708:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a70a:	bf00      	nop
 800a70c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a70e:	bc08      	pop	{r3}
 800a710:	469e      	mov	lr, r3
 800a712:	4770      	bx	lr

0800a714 <_fini>:
 800a714:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a716:	bf00      	nop
 800a718:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a71a:	bc08      	pop	{r3}
 800a71c:	469e      	mov	lr, r3
 800a71e:	4770      	bx	lr
