
---------- Begin Simulation Statistics ----------
final_tick                               13973744027241                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 154883                       # Simulator instruction rate (inst/s)
host_mem_usage                               17318604                       # Number of bytes of host memory used
host_op_rate                                   218207                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3311.89                       # Real time elapsed on the host
host_tick_rate                                8631185                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   512955457                       # Number of instructions simulated
sim_ops                                     722676823                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.028586                       # Number of seconds simulated
sim_ticks                                 28585542510                       # Number of ticks simulated
system.cpu0.Branches                                1                       # Number of branches fetched
system.cpu0.committedInsts                         16                       # Number of instructions committed
system.cpu0.committedOps                           21                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.l2bus.snoop_filter.hit_multi_requests          116                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests      1274926                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops          385                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests      2543700                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops          385                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              30                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        30                       # Number of busy cycles
system.cpu0.num_cc_register_reads                   6                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes                  6                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                    10                       # Number of float alu accesses
system.cpu0.num_fp_insts                           10                       # number of float instructions
system.cpu0.num_fp_register_reads                  10                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  6                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                   19                       # Number of integer alu accesses
system.cpu0.num_int_insts                          19                       # number of integer instructions
system.cpu0.num_int_register_reads                 42                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                10                       # number of times the integer registers were written
system.cpu0.num_load_insts                          6                       # Number of load instructions
system.cpu0.num_mem_refs                           10                       # number of memory refs
system.cpu0.num_store_insts                         4                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                        9     42.86%     42.86% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  2      9.52%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::MemRead                       2      9.52%     61.90% # Class of executed instruction
system.cpu0.op_class::MemWrite                      0      0.00%     61.90% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  4     19.05%     80.95% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 4     19.05%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        21                       # Class of executed instruction
system.cpu0.workload.numSyscalls                    0                       # Number of system calls
system.cpu1.committedInsts                         21                       # Number of instructions committed
system.cpu1.committedOps                           24                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.l2bus.snoop_filter.hit_multi_requests          532                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests       283670                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops         1423                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests       567902                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops         1424                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                              30                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                        30                       # Number of busy cycles
system.cpu1.num_cc_register_reads                   4                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes                  8                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                   24                       # Number of integer alu accesses
system.cpu1.num_int_insts                          24                       # number of integer instructions
system.cpu1.num_int_register_reads                 59                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                18                       # number of times the integer registers were written
system.cpu1.num_load_insts                          3                       # Number of load instructions
system.cpu1.num_mem_refs                            9                       # number of memory refs
system.cpu1.num_store_insts                         6                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                       15     62.50%     62.50% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::MemRead                       3     12.50%     75.00% # Class of executed instruction
system.cpu1.op_class::MemWrite                      6     25.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        24                       # Class of executed instruction
system.cpu1.workload.numSyscalls                    0                       # Number of system calls
system.cpu2.Branches                                1                       # Number of branches fetched
system.cpu2.committedInsts                         15                       # Number of instructions committed
system.cpu2.committedOps                           19                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.l2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_requests      7910598                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_snoops        15192                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.tot_requests     15822177                       # Total number of requests made to the snoop filter.
system.cpu2.l2bus.snoop_filter.tot_snoops        15192                       # Total number of snoops made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                              30                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                        30                       # Number of busy cycles
system.cpu2.num_cc_register_reads                   5                       # number of times the CC registers were read
system.cpu2.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                    10                       # Number of float alu accesses
system.cpu2.num_fp_insts                           10                       # number of float instructions
system.cpu2.num_fp_register_reads                  10                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  3                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                   18                       # Number of integer alu accesses
system.cpu2.num_int_insts                          18                       # number of integer instructions
system.cpu2.num_int_register_reads                 52                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 3                       # number of times the integer registers were written
system.cpu2.num_load_insts                          2                       # Number of load instructions
system.cpu2.num_mem_refs                           14                       # number of memory refs
system.cpu2.num_store_insts                        12                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                        4     21.05%     21.05% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%     21.05% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     21.05% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     21.05% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     21.05% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     21.05% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     21.05% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     21.05% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     21.05% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     21.05% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     21.05% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     21.05% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     21.05% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     21.05% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     21.05% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     21.05% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     21.05% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     21.05% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     21.05% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     21.05% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     21.05% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%     21.05% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     21.05% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     21.05% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     21.05% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     21.05% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     21.05% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     21.05% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     21.05% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 1      5.26%     26.32% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     26.32% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     26.32% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     26.32% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     26.32% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     26.32% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     26.32% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     26.32% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     26.32% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     26.32% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     26.32% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     26.32% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     26.32% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     26.32% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     26.32% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     26.32% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     26.32% # Class of executed instruction
system.cpu2.op_class::MemRead                       0      0.00%     26.32% # Class of executed instruction
system.cpu2.op_class::MemWrite                      5     26.32%     52.63% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  2     10.53%     63.16% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 7     36.84%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        19                       # Class of executed instruction
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.Branches                                1                       # Number of branches fetched
system.cpu3.committedInsts                         17                       # Number of instructions committed
system.cpu3.committedOps                           22                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.l2bus.snoop_filter.hit_multi_requests           34                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_requests       260140                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_snoops          335                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.tot_requests       521209                       # Total number of requests made to the snoop filter.
system.cpu3.l2bus.snoop_filter.tot_snoops          335                       # Total number of snoops made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                              30                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                        30                       # Number of busy cycles
system.cpu3.num_cc_register_reads                   1                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes                  4                       # number of times the CC registers were written
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_func_calls                          1                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                   22                       # Number of integer alu accesses
system.cpu3.num_int_insts                          22                       # number of integer instructions
system.cpu3.num_int_register_reads                 62                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                13                       # number of times the integer registers were written
system.cpu3.num_load_insts                          2                       # Number of load instructions
system.cpu3.num_mem_refs                           10                       # number of memory refs
system.cpu3.num_store_insts                         8                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                       12     54.55%     54.55% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::MemRead                       2      9.09%     63.64% # Class of executed instruction
system.cpu3.op_class::MemWrite                      8     36.36%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        22                       # Class of executed instruction
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests       402713                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests         822253                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       189470                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        460179                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.cc_regfile_reads         45137702                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes        54345680                       # number of cc regfile writes
system.switch_cpus0.committedInsts          250000006                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            297151015                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.343370                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.343370                       # CPI: Total CPI of All Threads
system.switch_cpus0.fp_regfile_reads        404200378                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes       198343164                       # number of floating regfile writes
system.switch_cpus0.idleCycles                  19662                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts       153365                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches         2765428                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            3.495398                       # Inst execution rate
system.switch_cpus0.iew.exec_refs            98352727                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores          23618096                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles       12132214                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts     75347133                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts        65435                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts     23699271                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts    303150323                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts     74734631                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       245690                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts    300053516                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents        203721                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents       346963                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles        153433                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles       613184                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.memOrderViolationEvents         4114                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect        34498                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect       118867                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers        455462724                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count            299933350                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.525703                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers        239437994                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              3.493998                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent             300004718                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads       312022350                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       73201644                       # number of integer regfile writes
system.switch_cpus0.ipc                      2.912312                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                2.912312                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass        53235      0.02%      0.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     86556478     28.82%     28.84% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        30135      0.01%     28.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     28.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     28.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     28.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     28.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     28.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     28.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     28.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     28.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     28.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     28.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     28.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu       187368      0.06%     28.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     28.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     28.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc          744      0.00%     28.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     28.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     28.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     28.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     28.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     28.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     28.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd     55718356     18.55%     47.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     47.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     47.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt      3366047      1.12%     48.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     48.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     48.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult     55938991     18.63%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     10869556      3.62%     70.84% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4012360      1.34%     72.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead     63950843     21.30%     93.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite     19615094      6.53%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     300299207                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses      233484669                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads    453635541                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses    219944113                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes    224542124                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt           13911721                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.046326                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          77502      0.56%      0.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu           617      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd      2967957     21.33%     21.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt           48      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult      6650514     47.81%     69.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        285831      2.05%     71.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       168420      1.21%     72.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead      3705449     26.64%     99.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite        55383      0.40%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses      80673024                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads    246834458                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     79989237                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes     84611493                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded         303150323                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued        300299207                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5999247                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued       137088                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedOperandsExamined      9332655                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples     85822777                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     3.499062                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     2.823416                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     22069729     25.72%     25.72% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      5819448      6.78%     32.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      7738919      9.02%     41.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      6910180      8.05%     49.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      9660914     11.26%     60.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      8695062     10.13%     70.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      8855229     10.32%     81.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      5565327      6.48%     87.76% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8     10507969     12.24%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     85822777                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  3.498260                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.memDep0.conflictingLoads      5169534                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1865443                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads     75347133                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     23699271                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads      104157041                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus0.numCycles                85842439                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.timesIdled                    102                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.cc_regfile_reads        107254166                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes        94730168                       # number of cc regfile writes
system.switch_cpus1.committedInsts          118257659                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            191495100                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.725893                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.725893                       # CPI: Total CPI of All Threads
system.switch_cpus1.fp_regfile_reads           118748                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes          118855                       # number of floating regfile writes
system.switch_cpus1.idleCycles                 118875                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts      1575651                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches        21102523                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            2.803942                       # Inst execution rate
system.switch_cpus1.iew.exec_refs            54746235                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores          16855631                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles       11978210                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts     43780921                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts        46026                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts     20297521                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts    283292544                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts     37890604                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      3186526                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts    240697220                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents         24912                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents        31941                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles       1426743                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles        64830                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.memOrderViolationEvents        52238                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect       776535                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect       799116                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers        311786868                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count            239632339                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.584161                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers        182133879                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              2.791537                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent             240386143                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads       371225475                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      203986735                       # number of integer regfile writes
system.switch_cpus1.ipc                      1.377613                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.377613                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass       588173      0.24%      0.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    185312175     75.98%     76.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1623526      0.67%     76.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv       407493      0.17%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     38575720     15.82%     92.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite     17139050      7.03%     99.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead       118852      0.05%     99.95% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite       118764      0.05%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     243883753                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses         237616                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads       475232                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses       237512                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes       392264                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt            5231131                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.021449                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        3744305     71.58%     71.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     71.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%     71.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%     71.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%     71.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     71.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     71.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     71.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     71.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     71.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     71.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     71.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     71.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     71.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     71.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     71.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     71.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     71.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     71.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead       1079342     20.63%     92.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       407484      7.79%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses     248289095                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads    578915027                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    239394827                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes    374748091                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded         283292544                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued        243883753                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     91797379                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued       668065                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedOperandsExamined    142130620                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples     85723564                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     2.845002                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     2.556741                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     25582099     29.84%     29.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      7591693      8.86%     38.70% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      9444777     11.02%     49.72% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      9578198     11.17%     60.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      9090469     10.60%     71.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      7651272      8.93%     80.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      7566274      8.83%     89.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      5098224      5.95%     95.19% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8      4120558      4.81%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     85723564                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  2.841063                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.memDep0.conflictingLoads      7340356                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3325269                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads     43780921                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     20297521                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads      104313185                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus1.numCycles                85842439                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.timesIdled                   1805                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.cc_regfile_reads          1952045                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes         1849166                       # number of cc regfile writes
system.switch_cpus2.committedInsts           51045160                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             63666005                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      1.681696                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.681696                       # CPI: Total CPI of All Threads
system.switch_cpus2.fp_regfile_reads         85410323                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes        48122502                       # number of floating regfile writes
system.switch_cpus2.idleCycles                 314555                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts          157                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches          547981                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            0.742117                       # Inst execution rate
system.switch_cpus2.iew.exec_refs            28475543                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores           3893688                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles           3606                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts     24551618                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts          101                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts      3894071                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts     63677280                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts     24581855                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts          377                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts     63705117                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents          1030                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents     10880351                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles           671                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles     10896585                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.memOrderViolationEvents          527                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect          153                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect            4                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers         70473031                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count             63674248                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.655770                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers         46214065                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              0.741757                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent              63674324                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads        61910124                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       11016103                       # number of integer regfile writes
system.switch_cpus2.ipc                      0.594638                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.594638                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass           33      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     10741035     16.86%     16.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult            0      0.00%     16.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     16.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd       231016      0.36%     17.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     17.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     17.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     17.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     17.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     17.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     17.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     17.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     17.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     17.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu       171122      0.27%     17.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     17.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     17.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc       102672      0.16%     17.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     17.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     17.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     17.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     17.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     17.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     17.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd     13399506     21.03%     38.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     38.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp        17112      0.03%     38.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt        94231      0.15%     38.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv        25668      0.04%     38.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     38.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult     10447431     16.40%     55.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     55.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     55.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     55.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     55.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     55.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     55.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     55.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     55.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     55.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     55.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     55.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      5672767      8.90%     64.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       676352      1.06%     65.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead     18909188     29.68%     94.95% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite      3217365      5.05%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      63705498                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses       52207631                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads    103768394                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses     51536537                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes     51546840                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt             946234                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.014853                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu           6845      0.72%      0.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%      0.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%      0.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%      0.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%      0.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%      0.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%      0.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%      0.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%      0.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%      0.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%      0.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%      0.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%      0.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%      0.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%      0.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%      0.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%      0.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%      0.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%      0.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%      0.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%      0.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%      0.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%      0.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd           22      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult        55768      5.89%      6.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%      6.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%      6.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%      6.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%      6.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%      6.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%      6.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%      6.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%      6.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%      6.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%      6.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%      6.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%      6.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%      6.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%      6.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%      6.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%      6.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        284964     30.12%     36.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite         8769      0.93%     37.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead       547283     57.84%     95.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite        42583      4.50%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses      12444068                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads    110116739                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     12137711                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes     12142234                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded          63677280                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued         63705498                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined        11267                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued           23                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedOperandsExamined         8562                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples     85527884                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.744851                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.382300                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     57843459     67.63%     67.63% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     11778864     13.77%     81.40% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      6286006      7.35%     88.75% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      3637006      4.25%     93.01% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      3181631      3.72%     96.73% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      1667464      1.95%     98.67% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       701051      0.82%     99.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       285770      0.33%     99.83% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       146633      0.17%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     85527884                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  0.742121                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.memDep0.conflictingLoads        47872                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores         8363                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads     24551618                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      3894071                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads       31975863                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.numCycles                85842439                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.timesIdled                  46667                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.cc_regfile_reads        116049807                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes        83770715                       # number of cc regfile writes
system.switch_cpus3.committedInsts           93652563                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            170364617                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      0.916605                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.916605                       # CPI: Total CPI of All Threads
system.switch_cpus3.fp_regfile_reads           630618                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes          482485                       # number of floating regfile writes
system.switch_cpus3.idleCycles                  78161                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts      2201660                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches        22399405                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            2.813068                       # Inst execution rate
system.switch_cpus3.iew.exec_refs            49770921                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores          12232649                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles       15163794                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts     46534035                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts            1                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts        58763                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts     15081025                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts    294977844                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts     37538272                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      4165205                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts    241480616                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents          4394                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents        11835                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles       1946488                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles        16980                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.memOrderViolationEvents        14343                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect      1206024                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect       995636                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers        322597805                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count            239691291                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.578138                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers        186506027                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              2.792224                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent             241023545                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads       367970204                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      210900185                       # number of integer regfile writes
system.switch_cpus3.ipc                      1.090982                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.090982                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass      1086866      0.44%      0.44% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    189748259     77.24%     77.69% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       939470      0.38%     78.07% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv      2173752      0.88%     78.95% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd        16411      0.01%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu        13600      0.01%     78.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     78.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     78.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc        44443      0.02%     78.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     78.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     78.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     78.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     78.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     78.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd        43158      0.02%     79.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt        93008      0.04%     79.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv         1081      0.00%     79.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     79.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     79.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     79.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     79.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     79.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     79.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     79.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     79.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     79.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     79.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     79.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     79.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     38542272     15.69%     94.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite     12380716      5.04%     99.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead       331357      0.13%     99.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite       231428      0.09%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     245645821                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses         792179                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads      1574096                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses       755863                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes       914879                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt            4324888                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.017606                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu        3637654     84.11%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        537934     12.44%     96.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       137208      3.17%     99.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead         4616      0.11%     99.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite         7476      0.17%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses     248091664                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads    581047610                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    238935428                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes    418689809                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded         294977595                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued        245645821                       # Number of instructions issued
system.switch_cpus3.iq.iqNonSpecInstsAdded          249                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqSquashedInstsExamined    124613146                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued      1240898                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          232                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.iqSquashedOperandsExamined    180666691                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples     85764278                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     2.864197                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     2.625448                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     26895291     31.36%     31.36% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      7995296      9.32%     40.68% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      8074631      9.41%     50.10% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8019618      9.35%     59.45% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      8576789     10.00%     69.45% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      8268452      9.64%     79.09% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      7879622      9.19%     88.28% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7      5921371      6.90%     95.18% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8      4133208      4.82%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     85764278                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  2.861589                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.memDep0.conflictingLoads      2570311                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1430918                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads     46534035                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     15081025                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads       96695928                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.numCycles                85842439                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.timesIdled                    367                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.cpu0.data            4                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data     89550810                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        89550814                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data            4                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data     89550810                       # number of overall hits
system.cpu0.dcache.overall_hits::total       89550814                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            6                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data      5021933                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       5021939                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            6                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data      5021934                       # number of overall misses
system.cpu0.dcache.overall_misses::total      5021940                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data  37988299340                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  37988299340                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data  37988299340                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  37988299340                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data           10                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data     94572743                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     94572753                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data           10                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data     94572744                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     94572754                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.600000                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.053101                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.053101                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.600000                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.053101                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.053101                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data  7564.477531                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total  7564.468493                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data  7564.476025                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total  7564.466987                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          427                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   213.500000                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1268124                       # number of writebacks
system.cpu0.dcache.writebacks::total          1268124                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data      3746499                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      3746499                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data      3746499                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      3746499                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data      1275434                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1275434                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data      1275435                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1275435                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data  13895993762                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  13895993762                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data  13896093662                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  13896093662                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.013486                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.013486                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.013486                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.013486                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 10895.110027                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 10895.110027                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 10895.179811                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 10895.179811                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1268124                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data            1                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data     66039674                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       66039675                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            5                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data      4985337                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      4985342                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data  37803897594                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  37803897594                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data     71025011                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     71025017                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.833333                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.070191                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.070191                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data  7583.017476                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total  7583.009871                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data      3746491                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      3746491                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data      1238846                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1238846                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data  13723788141                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  13723788141                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.017442                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.017442                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 11077.880657                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 11077.880657                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data            3                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data     23511136                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      23511139                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data            1                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data        36596                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        36597                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data    184401746                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    184401746                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data            4                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data     23547732                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     23547736                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.250000                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.001554                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.001554                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data  5038.849765                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total  5038.712080                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data            8                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total            8                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data        36588                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        36588                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data    172205621                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    172205621                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.001554                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.001554                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data  4706.614764                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total  4706.614764                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_misses::.switch_cpus0.data            1                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.switch_cpus0.data            1                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total            1                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.switch_cpus0.data            1                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.switch_cpus0.data            1                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus0.data        99900                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total        99900                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total            1                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus0.data        99900                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total        99900                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13973744027241                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          511.760393                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           90827583                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1268636                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            71.594676                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     13945158485397                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     2.006825                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   509.753568                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.003920                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.995612                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999532                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          248                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          235                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        757850668                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       757850668                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973744027241                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          6                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          4                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13973744027241                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           23                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst     20651713                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        20651736                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           23                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst     20651713                       # number of overall hits
system.cpu0.icache.overall_hits::total       20651736                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst          150                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           152                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst          150                       # number of overall misses
system.cpu0.icache.overall_misses::total          152                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst     13455198                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     13455198                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst     13455198                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     13455198                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           25                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst     20651863                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     20651888                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           25                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst     20651863                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     20651888                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.080000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000007                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.080000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000007                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 89701.320000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 88521.039474                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 89701.320000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 88521.039474                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst           16                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst           16                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst          134                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          134                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst          134                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          134                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst     12470184                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     12470184                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst     12470184                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     12470184                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 93061.074627                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 93061.074627                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 93061.074627                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 93061.074627                       # average overall mshr miss latency
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           23                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst     20651713                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       20651736                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            2                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst          150                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          152                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst     13455198                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     13455198                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           25                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst     20651863                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     20651888                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.080000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 89701.320000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 88521.039474                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst           16                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst          134                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          134                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst     12470184                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     12470184                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 93061.074627                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 93061.074627                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13973744027241                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          132.590433                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           20651872                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              136                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs               151852                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     13945158485064                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     2.000000                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   130.590433                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.003906                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.255059                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.258966                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          136                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          136                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.265625                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        165215240                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       165215240                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973744027241                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                         25                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13973744027241                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.trans_dist::ReadResp        1238985                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackDirty       304805                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackClean      1078508                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeReq         6802                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeResp         6802                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq         29787                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp        29787                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq      1238987                       # Transaction distribution
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port          272                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port      3819002                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count::total            3819274                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port         8704                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port    162352640                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size::total           162361344                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.snoops                       115189                       # Total snoops (count)
system.cpu0.l2bus.snoopTraffic                7372096                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples       1390765                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.000360                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.018976                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0             1390264     99.96%     99.96% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1                 501      0.04%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total         1390765                       # Request fanout histogram
system.cpu0.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13973744027241                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy      1691620020                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization           5.9                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy         133866                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy     1269626436                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization          4.4                       # Layer utilization (%)
system.cpu0.l2cache.demand_hits::.switch_cpus0.inst            1                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::.switch_cpus0.data      1149716                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total        1149717                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.inst            1                       # number of overall hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data      1149716                       # number of overall hits
system.cpu0.l2cache.overall_hits::total       1149717                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            6                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst          133                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data       118916                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total       119057                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            6                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst          133                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data       118916                       # number of overall misses
system.cpu0.l2cache.overall_misses::total       119057                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst     12374280                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data   8691967998                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total   8704342278                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst     12374280                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data   8691967998                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total   8704342278                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            6                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst          134                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data      1268632                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total      1268774                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            6                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst          134                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data      1268632                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total      1268774                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst     0.992537                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.093736                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.093836                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst     0.992537                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.093736                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.093836                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 93039.699248                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 73093.343183                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 73110.714011                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 93039.699248                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 73093.343183                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 73110.714011                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::.writebacks       115189                       # number of writebacks
system.cpu0.l2cache.writebacks::total          115189                       # number of writebacks
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst          133                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data       118916                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total       119049                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst          133                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data       118916                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total       119049                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst     12329991                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data   8652368970                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total   8664698961                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst     12329991                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data   8652368970                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total   8664698961                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.992537                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.093736                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.093830                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.992537                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.093736                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.093830                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 92706.699248                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 72760.343183                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 72782.626994                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 92706.699248                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 72760.343183                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 72782.626994                       # average overall mshr miss latency
system.cpu0.l2cache.replacements               115189                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.writebacks       289088                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total       289088                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks       289088                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total       289088                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_hits::.writebacks       978920                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total       978920                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.writebacks       978920                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total       978920                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus0.data         6802                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total         6802                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus0.data         6802                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total         6802                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus0.data        29380                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total        29380                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_misses::.cpu0.data            1                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data          406                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total          407                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data     10827162                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total     10827162                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.cpu0.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data        29786                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total        29787                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data     0.013631                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.013664                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 26667.886700                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 26602.363636                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data          406                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total          406                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data     10691964                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total     10691964                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.013631                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.013630                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 26334.886700                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 26334.886700                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.inst            1                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data      1120336                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total      1120337                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            5                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.inst          133                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data       118510                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total       118650                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     12374280                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data   8681140836                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total   8693515116                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.inst          134                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data      1238846                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total      1238987                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.inst     0.992537                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.095662                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.095764                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 93039.699248                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 73252.390819                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 73270.249608                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          133                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data       118510                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total       118643                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     12329991                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data   8641677006                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total   8654006997                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst     0.992537                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.095662                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.095758                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 92706.699248                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 72919.390819                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 72941.572592                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13973744027241                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse        4053.106833                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs           2543584                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs          119285                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs           21.323586                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    13945158485064                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.writebacks    45.338777                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     0.047180                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     0.753683                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst     3.142870                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data  4003.824323                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.writebacks     0.011069                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000012                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.000184                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.000767                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.977496                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.989528                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1          238                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2         2932                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::3          461                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::4          438                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses        40816629                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses       40816629                       # Number of data accesses
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973744027241                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.replacements                   0                       # number of replacements
system.cpu0.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu0.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13973744027241                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13973744027241                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu0.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu0.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973744027241                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON 13945158494731                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF  28585532510                       # Cumulative time (in ticks) in various power states
system.cpu0.thread30920.numInsts                    0                       # Number of Instructions committed
system.cpu0.thread30920.numOps                      0                       # Number of Ops committed
system.cpu0.thread30920.numMemRefs                  0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.cpu1.data            4                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data     45459843                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        45459847                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data            4                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data     45460499                       # number of overall hits
system.cpu1.dcache.overall_hits::total       45460503                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            5                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data       257046                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        257051                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            5                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data       257145                       # number of overall misses
system.cpu1.dcache.overall_misses::total       257150                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data   9951725313                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   9951725313                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data   9951725313                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   9951725313                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data            9                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data     45716889                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     45716898                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data            9                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data     45717644                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     45717653                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.555556                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.005623                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005623                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.555556                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.005625                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005625                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 38715.736923                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 38714.983848                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 38700.831488                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 38700.078993                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       176263                       # number of writebacks
system.cpu1.dcache.writebacks::total           176263                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data        79887                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        79887                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data        79887                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        79887                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data       177159                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       177159                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data       177254                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       177254                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data   4228061040                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   4228061040                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data   4228580187                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   4228580187                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.003875                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003875                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.003877                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003877                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 23865.911639                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 23865.911639                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 23856.049438                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 23856.049438                       # average overall mshr miss latency
system.cpu1.dcache.replacements                176263                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data     31544077                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       31544077                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data            3                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data       197497                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       197500                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data   9585438966                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   9585438966                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            3                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data     31741574                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     31741577                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data            1                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.006222                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006222                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 48534.605417                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 48533.868182                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data        79678                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        79678                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data       117819                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       117819                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data   3882868578                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3882868578                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.003712                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003712                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 32956.217401                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 32956.217401                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data            4                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data     13915766                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      13915770                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data            2                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data        59549                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        59551                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data    366286347                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    366286347                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data            6                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data     13975315                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     13975321                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.333333                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.004261                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.004261                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data  6151.007523                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total  6150.800944                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data          209                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          209                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data        59340                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        59340                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data    345192462                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    345192462                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.004246                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.004246                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data  5817.196866                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total  5817.196866                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.switch_cpus1.data          656                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total          656                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.switch_cpus1.data           99                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total           99                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.switch_cpus1.data          755                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total          755                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.switch_cpus1.data     0.131126                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.131126                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.switch_cpus1.data           95                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total           95                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus1.data       519147                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total       519147                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus1.data     0.125828                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.125828                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus1.data  5464.705263                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total  5464.705263                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13973744027241                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          511.139981                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           45637791                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           176775                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           258.168808                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     13945158485064                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     3.062133                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   508.077848                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.005981                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.992340                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.998320                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          207                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          205                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           40                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           33                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        365917999                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       365917999                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973744027241                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          3                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          6                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13973744027241                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           25                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst     31025477                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        31025502                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           25                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst     31025477                       # number of overall hits
system.cpu1.icache.overall_hits::total       31025502                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst       110952                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        110954                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst       110952                       # number of overall misses
system.cpu1.icache.overall_misses::total       110954                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst    602990406                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    602990406                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst    602990406                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    602990406                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst           27                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst     31136429                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     31136456                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst           27                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst     31136429                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     31136456                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.074074                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.003563                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003563                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.074074                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.003563                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003563                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst  5434.696139                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total  5434.598176                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst  5434.696139                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total  5434.598176                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks       106927                       # number of writebacks
system.cpu1.icache.writebacks::total           106927                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst         3504                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         3504                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst         3504                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         3504                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst       107448                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       107448                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst       107448                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       107448                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst    539588871                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    539588871                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst    539588871                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    539588871                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.003451                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.003451                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.003451                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.003451                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst  5021.860537                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total  5021.860537                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst  5021.860537                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total  5021.860537                       # average overall mshr miss latency
system.cpu1.icache.replacements                106927                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           25                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst     31025477                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       31025502                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            2                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst       110952                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       110954                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst    602990406                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    602990406                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst           27                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst     31136429                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     31136456                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.074074                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.003563                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003563                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst  5434.696139                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total  5434.598176                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst         3504                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         3504                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst       107448                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       107448                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst    539588871                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    539588871                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.003451                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.003451                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst  5021.860537                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total  5021.860537                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13973744027241                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          511.371263                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           31132952                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           107450                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           289.743620                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     13945158485064                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     1.069942                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst   510.301322                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.002090                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.996682                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.998772                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1          105                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          142                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           81                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          146                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        249199098                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       249199098                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973744027241                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                         27                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13973744027241                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.trans_dist::ReadResp         225359                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackDirty       124445                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean       193519                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeReq          487                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeResp          487                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq         58866                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp        58866                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq       225359                       # Transaction distribution
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port       321811                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port       530787                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count::total             852598                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port     13719104                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port     22594432                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size::total            36313536                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.snoops                        34790                       # Total snoops (count)
system.cpu1.l2bus.snoopTraffic                2226560                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples        319486                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.006138                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.078145                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0              317526     99.39%     99.39% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1                1959      0.61%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                   1      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total          319486                       # Request fanout histogram
system.cpu1.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13973744027241                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy       377713575                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization           1.3                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy      107350512                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.4                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy      176757725                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          0.6                       # Layer utilization (%)
system.cpu1.l2cache.demand_hits::.switch_cpus1.inst       106358                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::.switch_cpus1.data       140138                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total         246496                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.inst       106358                       # number of overall hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data       140138                       # number of overall hits
system.cpu1.l2cache.overall_hits::total        246496                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            5                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst         1074                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data        36632                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total        37713                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            5                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst         1074                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data        36632                       # number of overall misses
system.cpu1.l2cache.overall_misses::total        37713                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst     72670257                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data   3579264153                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total   3651934410                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst     72670257                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data   3579264153                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total   3651934410                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            5                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst       107432                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data       176770                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total       284209                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            5                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst       107432                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data       176770                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total       284209                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst     0.009997                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.207230                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.132695                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst     0.009997                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.207230                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.132695                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 67663.181564                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 97708.674192                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 96834.895394                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 67663.181564                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 97708.674192                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 96834.895394                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks        34774                       # number of writebacks
system.cpu1.l2cache.writebacks::total           34774                       # number of writebacks
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst         1074                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data        36632                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total        37706                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst         1074                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data        36632                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total        37706                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst     72312615                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data   3567065697                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total   3639378312                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst     72312615                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data   3567065697                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total   3639378312                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst     0.009997                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.207230                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.132670                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst     0.009997                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.207230                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.132670                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 67330.181564                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 97375.674192                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 96519.872487                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 67330.181564                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 97375.674192                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 96519.872487                       # average overall mshr miss latency
system.cpu1.l2cache.replacements                34774                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.writebacks       102134                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total       102134                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks       102134                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total       102134                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_hits::.writebacks       180936                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total       180936                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_accesses::.writebacks       180936                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total       180936                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_hits::.switch_cpus1.data          487                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total          487                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_accesses::.switch_cpus1.data          487                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total          487                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus1.data        57058                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total        57058                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.cpu1.data            2                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data         1806                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total         1808                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data     91221687                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total     91221687                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.cpu1.data            2                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data        58864                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total        58866                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data     0.030681                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.030714                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 50510.347176                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 50454.472898                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data         1806                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total         1806                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data     90620289                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total     90620289                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.030681                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.030680                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 50177.347176                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 50177.347176                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.inst       106358                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data        83080                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total       189438                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.data            3                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.inst         1074                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data        34826                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total        35905                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     72670257                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data   3488042466                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total   3560712723                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.inst       107432                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data       117906                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total       225343                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.inst     0.009997                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.295371                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.159335                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 67663.181564                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 100156.275943                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 99170.386381                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst         1074                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data        34826                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total        35900                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     72312615                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data   3476445408                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total   3548758023                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst     0.009997                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.295371                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.159313                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 67330.181564                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 99823.275943                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 98851.198412                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13973744027241                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse        3975.061940                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs            567766                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs           38870                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs           14.606792                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    13945158485064                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.writebacks   168.197138                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     0.817413                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     1.460056                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst   347.517036                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data  3457.070297                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.writebacks     0.041064                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000200                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000356                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.084843                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.844011                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.970474                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1           79                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2         1315                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::3         1764                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::4          924                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses         9123126                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses        9123126                       # Number of data accesses
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973744027241                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.replacements                   0                       # number of replacements
system.cpu1.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu1.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13973744027241                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13973744027241                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu1.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu1.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973744027241                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON 13945158494731                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF  28585532510                       # Cumulative time (in ticks) in various power states
system.cpu1.thread30920.numInsts                    0                       # Number of Instructions committed
system.cpu1.thread30920.numOps                      0                       # Number of Ops committed
system.cpu1.thread30920.numMemRefs                  0                       # Number of Memory References
system.cpu2.dcache.demand_hits::.cpu2.data            9                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data     24232924                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        24232933                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data            9                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data     24232924                       # number of overall hits
system.cpu2.dcache.overall_hits::total       24232933                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            5                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data      4075995                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       4076000                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            5                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data      4075995                       # number of overall misses
system.cpu2.dcache.overall_misses::total      4076000                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data  39926801240                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  39926801240                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data  39926801240                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  39926801240                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data           14                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data     28308919                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     28308933                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data           14                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data     28308919                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     28308933                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.357143                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.143983                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.143983                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.357143                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.143983                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.143983                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data  9795.596226                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total  9795.584210                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data  9795.596226                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total  9795.584210                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs         8015                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets          264                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs             2909                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs     2.755242                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          264                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      3735586                       # number of writebacks
system.cpu2.dcache.writebacks::total          3735586                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data       339875                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       339875                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data       339875                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       339875                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data      3736120                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      3736120                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data      3736120                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      3736120                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data  36926572472                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  36926572472                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data  36926572472                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  36926572472                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.131977                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.131977                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.131977                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.131977                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data  9883.668745                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total  9883.668745                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data  9883.668745                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total  9883.668745                       # average overall mshr miss latency
system.cpu2.dcache.replacements               3735586                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     20594756                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       20594756                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            2                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data      3820940                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      3820942                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data  35596295739                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  35596295739                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data     24415696                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     24415698                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data            1                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.156495                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.156495                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data  9316.109580                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total  9316.104704                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data       339758                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       339758                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data      3481182                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      3481182                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data  32681574045                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  32681574045                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.142580                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.142580                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data  9388.068204                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total  9388.068204                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data            9                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data      3638168                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       3638177                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data            3                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data       255055                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       255058                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data   4330505501                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   4330505501                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data           12                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data      3893223                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      3893235                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.250000                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.065513                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.065513                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 16978.712438                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 16978.512734                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data          117                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          117                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data       254938                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       254938                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data   4244998427                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   4244998427                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.065483                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.065482                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 16651.101158                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 16651.101158                       # average WriteReq mshr miss latency
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13973744027241                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          511.009218                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           27969058                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          3736098                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             7.486168                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     13945158485397                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     0.041123                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   510.968095                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.000080                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.997985                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.998065                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          248                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          241                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           21                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        230207562                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       230207562                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973744027241                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          2                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                         12                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13973744027241                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           23                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst      1020837                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1020860                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           23                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst      1020837                       # number of overall hits
system.cpu2.icache.overall_hits::total        1020860                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            3                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst      4175655                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total       4175658                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            3                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst      4175655                       # number of overall misses
system.cpu2.icache.overall_misses::total      4175658                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst  21084633594                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total  21084633594                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst  21084633594                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total  21084633594                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst           26                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst      5196492                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      5196518                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst           26                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst      5196492                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      5196518                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.115385                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.803553                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.803549                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.115385                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.803553                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.803549                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst  5049.419455                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total  5049.415827                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst  5049.419455                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total  5049.415827                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks      4174971                       # number of writebacks
system.cpu2.icache.writebacks::total          4174971                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst          177                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          177                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst          177                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          177                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst      4175478                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total      4175478                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst      4175478                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total      4175478                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst  19693098855                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total  19693098855                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst  19693098855                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total  19693098855                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.803519                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.803515                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.803519                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.803515                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst  4716.369923                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total  4716.369923                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst  4716.369923                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total  4716.369923                       # average overall mshr miss latency
system.cpu2.icache.replacements               4174971                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           23                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst      1020837                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1020860                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            3                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst      4175655                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total      4175658                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst  21084633594                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total  21084633594                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst           26                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst      5196492                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      5196518                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.115385                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.803553                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.803549                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst  5049.419455                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total  5049.415827                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst          177                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          177                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst      4175478                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total      4175478                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst  19693098855                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total  19693098855                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.803519                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.803515                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst  4716.369923                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total  4716.369923                       # average ReadReq mshr miss latency
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13973744027241                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          508.579858                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            5196340                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs          4175480                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs             1.244489                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     13945158485064                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     1.003511                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   507.576346                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.001960                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.991360                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.993320                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0          411                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           98                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         45747624                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        45747624                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973744027241                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                         26                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13973744027241                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.trans_dist::ReadResp        7656663                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackDirty       347168                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackClean      7829140                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeReq           41                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeResp           41                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExReq        254915                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExResp       254915                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadSharedReq      7656664                       # Transaction distribution
system.cpu2.l2bus.pkt_count_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port     12525932                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port     11207864                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count::total           23733796                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port    534428864                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port    478187776                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size::total          1012616640                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.snoops                       265751                       # Total snoops (count)
system.cpu2.l2bus.snoopTraffic               17008064                       # Total snoop traffic (bytes)
system.cpu2.l2bus.snoop_fanout::samples       8177371                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::mean         0.001858                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::stdev        0.043067                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::0             8162176     99.81%     99.81% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::1               15195      0.19%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::total         8177371                       # Request fanout histogram
system.cpu2.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13973744027241                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.reqLayer0.occupancy     10537213239                       # Layer occupancy (ticks)
system.cpu2.l2bus.reqLayer0.utilization          36.9                       # Layer utilization (%)
system.cpu2.l2bus.respLayer0.occupancy     4202682827                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer0.utilization         14.7                       # Layer utilization (%)
system.cpu2.l2bus.respLayer1.occupancy     3736168972                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer1.utilization         13.1                       # Layer utilization (%)
system.cpu2.l2cache.demand_hits::.switch_cpus2.inst      4173941                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::.switch_cpus2.data      3482873                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total        7656814                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.inst      4173941                       # number of overall hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.data      3482873                       # number of overall hits
system.cpu2.l2cache.overall_hits::total       7656814                       # number of overall hits
system.cpu2.l2cache.demand_misses::.cpu2.inst            3                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.cpu2.data            5                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.inst         1537                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.data       253220                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total       254765                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.cpu2.inst            3                       # number of overall misses
system.cpu2.l2cache.overall_misses::.cpu2.data            5                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.inst         1537                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.data       253220                       # number of overall misses
system.cpu2.l2cache.overall_misses::total       254765                       # number of overall misses
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.inst     71526069                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.data  16853708754                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total  16925234823                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.inst     71526069                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.data  16853708754                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total  16925234823                       # number of overall miss cycles
system.cpu2.l2cache.demand_accesses::.cpu2.inst            3                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.cpu2.data            5                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.inst      4175478                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.data      3736093                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total      7911579                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.inst            3                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.data            5                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.inst      4175478                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.data      3736093                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total      7911579                       # number of overall (read+write) accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.inst     0.000368                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.data     0.067777                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.032202                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.inst     0.000368                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.data     0.067777                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.032202                       # miss rate for overall accesses
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.inst 46536.154196                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.data 66557.573470                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 66434.694024                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.inst 46536.154196                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.data 66557.573470                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 66434.694024                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks       265751                       # number of writebacks
system.cpu2.l2cache.writebacks::total          265751                       # number of writebacks
system.cpu2.l2cache.demand_mshr_hits::.switch_cpus2.data            1                       # number of demand (read+write) MSHR hits
system.cpu2.l2cache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu2.l2cache.overall_mshr_hits::.switch_cpus2.data            1                       # number of overall MSHR hits
system.cpu2.l2cache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.inst         1537                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.data       253219                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total       254756                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.inst         1537                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.data       253219                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total       254756                       # number of overall MSHR misses
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.inst     71014248                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.data  16769300247                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total  16840314495                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.inst     71014248                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.data  16769300247                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total  16840314495                       # number of overall MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000368                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.data     0.067776                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.032200                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000368                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.data     0.067776                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.032200                       # mshr miss rate for overall accesses
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 46203.154196                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 66224.494398                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 66103.701169                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 46203.154196                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 66224.494398                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 66103.701169                       # average overall mshr miss latency
system.cpu2.l2cache.replacements               265751                       # number of replacements
system.cpu2.l2cache.WritebackDirty_hits::.writebacks       285820                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total       285820                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks       285820                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total       285820                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_hits::.writebacks      7624734                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total      7624734                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_accesses::.writebacks      7624734                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total      7624734                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_hits::.switch_cpus2.data           41                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total           41                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus2.data           41                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total           41                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus2.data       193433                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total       193433                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_misses::.cpu2.data            3                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus2.data        61479                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total        61482                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus2.data   3186424386                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total   3186424386                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_accesses::.cpu2.data            3                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus2.data       254912                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total       254915                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_miss_rate::.cpu2.data            1                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus2.data     0.241177                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.241186                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 51829.476504                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 51826.947497                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus2.data        61479                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total        61479                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data   3165951879                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total   3165951879                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.241177                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.241175                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 51496.476504                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 51496.476504                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.inst      4173941                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.data      3289440                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total      7463381                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.inst            3                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.data            2                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.inst         1537                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.data       191741                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total       193283                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     71526069                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.data  13667284368                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total  13738810437                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.inst      4175478                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.data      3481181                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total      7656664                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.inst     0.000368                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.055079                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.025244                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 46536.154196                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 71279.926401                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 71081.318259                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_mshr_hits::.switch_cpus2.data            1                       # number of ReadSharedReq MSHR hits
system.cpu2.l2cache.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst         1537                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.data       191740                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total       193277                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     71014248                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data  13603348368                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total  13674362616                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst     0.000368                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.055079                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.025243                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 46203.154196                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 70946.846605                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 70750.076916                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13973744027241                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse        4075.581463                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs          15822173                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs          269847                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs           58.633867                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle    13945158485064                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks   372.432684                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     0.119799                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     1.200478                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.inst   128.564828                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data  3573.263673                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.090926                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000029                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.000293                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.inst     0.031388                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.872379                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.995015                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0          128                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1          637                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2         2704                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::3          444                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::4          183                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses       253424631                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses      253424631                       # Number of data accesses
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973744027241                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.replacements                   0                       # number of replacements
system.cpu2.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu2.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu2.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13973744027241                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13973744027241                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu2.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu2.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu2.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu2.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu2.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu2.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu2.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973744027241                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON 13945158494731                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF  28585532510                       # Cumulative time (in ticks) in various power states
system.cpu2.thread30920.numInsts                    0                       # Number of Instructions committed
system.cpu2.thread30920.numOps                      0                       # Number of Ops committed
system.cpu2.thread30920.numMemRefs                  0                       # Number of Memory References
system.cpu3.dcache.demand_hits::.cpu3.data            5                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data     41440135                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        41440140                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data            5                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data     41440713                       # number of overall hits
system.cpu3.dcache.overall_hits::total       41440718                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data            5                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data       599232                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        599237                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data            5                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data       599286                       # number of overall misses
system.cpu3.dcache.overall_misses::total       599291                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data   3325661676                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   3325661676                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data   3325661676                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   3325661676                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data           10                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data     42039367                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     42039377                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data           10                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data     42039999                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     42040009                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.500000                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.014254                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.014254                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.500000                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.014255                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.014255                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data  5549.873298                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total  5549.826990                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data  5549.373214                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total  5549.326915                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       255181                       # number of writebacks
system.cpu3.dcache.writebacks::total           255181                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data       343539                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       343539                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data       343539                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       343539                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data       255693                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       255693                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data       255732                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       255732                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data   1629895473                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   1629895473                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data   1631210823                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   1631210823                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.006082                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.006082                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.006083                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.006083                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data  6374.423520                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total  6374.423520                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data  6378.594869                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total  6378.594869                       # average overall mshr miss latency
system.cpu3.dcache.replacements                255181                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data     32079957                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       32079957                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data            2                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data       550664                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       550666                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data   2983140540                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   2983140540                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data     32630621                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     32630623                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data            1                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.016876                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.016876                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data  5417.351670                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total  5417.331994                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data       343482                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       343482                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data       207182                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       207182                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data   1303787241                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   1303787241                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.006349                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.006349                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data  6292.956150                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total  6292.956150                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data            5                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data      9360178                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       9360183                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data            3                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data        48568                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        48571                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data    342521136                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    342521136                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data            8                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data      9408746                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      9408754                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.375000                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.005162                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.005162                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data  7052.403558                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total  7051.967964                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus3.data           57                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           57                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data        48511                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        48511                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data    326108232                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    326108232                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.005156                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.005156                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data  6722.356414                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total  6722.356414                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_hits::.switch_cpus3.data          578                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total          578                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_misses::.switch_cpus3.data           54                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total           54                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_accesses::.switch_cpus3.data          632                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total          632                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_miss_rate::.switch_cpus3.data     0.085443                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.085443                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_misses::.switch_cpus3.data           39                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total           39                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus3.data      1315350                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total      1315350                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus3.data     0.061709                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.061709                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus3.data 33726.923077                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 33726.923077                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13973744027241                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          510.626030                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           41696455                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           255693                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           163.072337                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     13945158485064                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     2.090276                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   508.535754                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.004083                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.993234                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.997316                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           63                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          258                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           85                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           93                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4           13                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        336575765                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       336575765                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973744027241                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          2                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          8                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13973744027241                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst           22                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst     30493244                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        30493266                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst           22                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst     30493244                       # number of overall hits
system.cpu3.icache.overall_hits::total       30493266                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst         5635                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          5638                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst         5635                       # number of overall misses
system.cpu3.icache.overall_misses::total         5638                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst     82761822                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     82761822                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst     82761822                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     82761822                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst           25                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst     30498879                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     30498904                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst           25                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst     30498879                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     30498904                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.120000                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000185                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000185                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.120000                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000185                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000185                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 14687.102396                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 14679.287336                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 14687.102396                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 14679.287336                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         4915                       # number of writebacks
system.cpu3.icache.writebacks::total             4915                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst          262                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          262                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst          262                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          262                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst         5373                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         5373                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst         5373                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         5373                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst     70086177                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     70086177                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst     70086177                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     70086177                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000176                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000176                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000176                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000176                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 13044.142379                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 13044.142379                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 13044.142379                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 13044.142379                       # average overall mshr miss latency
system.cpu3.icache.replacements                  4915                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst           22                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst     30493244                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       30493266                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            3                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst         5635                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         5638                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst     82761822                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     82761822                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst           25                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst     30498879                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     30498904                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.120000                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000185                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000185                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 14687.102396                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 14679.287336                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst          262                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          262                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst         5373                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         5373                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst     70086177                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     70086177                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000176                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000176                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 13044.142379                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 13044.142379                       # average ReadReq mshr miss latency
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13973744027241                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          449.494306                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           30498642                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             5376                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          5673.110491                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     13945158485064                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     3.000000                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   446.494307                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.005859                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.872059                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.877919                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          461                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           65                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          366                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.900391                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        243996608                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       243996608                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973744027241                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                         25                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13973744027241                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.trans_dist::ReadResp         212593                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackDirty       104698                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackClean       159708                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeReq           44                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeResp           44                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExReq         48476                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExResp        48476                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadSharedReq       212593                       # Transaction distribution
system.cpu3.l2bus.pkt_count_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port        15667                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port       766655                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count::total             782322                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port       658624                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port     32695936                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size::total            33354560                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.snoops                         4310                       # Total snoops (count)
system.cpu3.l2bus.snoopTraffic                 275840                       # Total snoop traffic (bytes)
system.cpu3.l2bus.snoop_fanout::samples        265423                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::mean         0.001390                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::stdev        0.037260                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::0              265054     99.86%     99.86% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::1                 369      0.14%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::total          265423                       # Request fanout histogram
system.cpu3.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13973744027241                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.reqLayer0.occupancy       346783869                       # Layer occupancy (ticks)
system.cpu3.l2bus.reqLayer0.utilization           1.2                       # Layer utilization (%)
system.cpu3.l2bus.respLayer0.occupancy        5369619                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu3.l2bus.respLayer1.occupancy      255446964                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer1.utilization          0.9                       # Layer utilization (%)
system.cpu3.l2cache.demand_hits::.switch_cpus3.inst         4826                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::.switch_cpus3.data       248222                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total         253048                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.inst         4826                       # number of overall hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.data       248222                       # number of overall hits
system.cpu3.l2cache.overall_hits::total        253048                       # number of overall hits
system.cpu3.l2cache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.cpu3.data            5                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.inst          547                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.data         7466                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total         8021                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.cpu3.l2cache.overall_misses::.cpu3.data            5                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.inst          547                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.data         7466                       # number of overall misses
system.cpu3.l2cache.overall_misses::total         8021                       # number of overall misses
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.inst     48680604                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.data    527061411                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total    575742015                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.inst     48680604                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.data    527061411                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total    575742015                       # number of overall miss cycles
system.cpu3.l2cache.demand_accesses::.cpu3.inst            3                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.cpu3.data            5                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.inst         5373                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.data       255688                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total       261069                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.inst            3                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.data            5                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.inst         5373                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.data       255688                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total       261069                       # number of overall (read+write) accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.inst     0.101805                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.data     0.029200                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.030724                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.inst     0.101805                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.data     0.029200                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.030724                       # miss rate for overall accesses
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.inst 88995.619744                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.data 70594.884945                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 71779.331131                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.inst 88995.619744                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.data 70594.884945                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 71779.331131                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::.writebacks         4310                       # number of writebacks
system.cpu3.l2cache.writebacks::total            4310                       # number of writebacks
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.inst          547                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.data         7466                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total         8013                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.inst          547                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.data         7466                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total         8013                       # number of overall MSHR misses
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.inst     48498453                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.data    524575233                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total    573073686                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.inst     48498453                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.data    524575233                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total    573073686                       # number of overall MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.inst     0.101805                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.data     0.029200                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.030693                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.inst     0.101805                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.data     0.029200                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.030693                       # mshr miss rate for overall accesses
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 88662.619744                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 70261.884945                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 71517.994010                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 88662.619744                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 70261.884945                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 71517.994010                       # average overall mshr miss latency
system.cpu3.l2cache.replacements                 4310                       # number of replacements
system.cpu3.l2cache.WritebackDirty_hits::.writebacks       103996                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total       103996                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_accesses::.writebacks       103996                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total       103996                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_hits::.writebacks       156066                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total       156066                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_accesses::.writebacks       156066                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total       156066                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_hits::.switch_cpus3.data           44                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total           44                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_accesses::.switch_cpus3.data           44                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total           44                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_hits::.switch_cpus3.data        47185                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total        47185                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_misses::.cpu3.data            3                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus3.data         1288                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total         1291                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus3.data    107333892                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total    107333892                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_accesses::.cpu3.data            3                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus3.data        48473                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total        48476                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_miss_rate::.cpu3.data            1                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus3.data     0.026571                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.026632                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 83333.767081                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 83140.117738                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus3.data         1288                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total         1288                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data    106904988                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total    106904988                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.026571                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.026570                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 83000.767081                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 83000.767081                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.inst         4826                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.data       201037                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total       205863                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.inst            3                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.data            2                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.inst          547                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.data         6178                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total         6730                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     48680604                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.data    419727519                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total    468408123                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.inst         5373                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.data       207215                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total       212593                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.inst     0.101805                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.029814                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.031657                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 88995.619744                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 67939.061023                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 69600.018276                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          547                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.data         6178                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total         6725                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     48498453                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data    417670245                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total    466168698                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst     0.101805                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.029814                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.031633                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 88662.619744                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 67606.061023                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 69318.765502                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13973744027241                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse        3115.813179                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs            521175                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs            8128                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs           64.120940                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle    13945158485064                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.writebacks    19.047856                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     1.207737                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     3.650586                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.inst   342.692566                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data  2749.214435                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.writebacks     0.004650                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000295                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.000891                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.inst     0.083665                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.671195                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.760697                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         3818                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2          121                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::3         1240                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::4         2438                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024     0.932129                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses         8346928                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses        8346928                       # Number of data accesses
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973744027241                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.replacements                   0                       # number of replacements
system.cpu3.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu3.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu3.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13973744027241                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13973744027241                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu3.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu3.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu3.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu3.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu3.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu3.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu3.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973744027241                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON 13945158494731                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF  28585532510                       # Cumulative time (in ticks) in various power states
system.cpu3.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu3.thread0.numOps                          0                       # Number of Ops committed
system.cpu3.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp              354567                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty        142630                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean        302610                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict            146900                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq              64988                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp             64988                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq         354567                       # Transaction distribution
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port       352918                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port       108776                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port       760087                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port        20017                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count::total                 1241798                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port     14967104                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port      4548032                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port     32340672                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port       767744                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size::total                 52623552                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                            189452                       # Total snoops (count)
system.l3bus.snoopTraffic                     2723328                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples             609010                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                   609010    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total               609010                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 13973744027241                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy            407897354                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                1.4                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy            79329462                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy            25128796                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.l3bus.respLayer2.occupancy           169684096                       # Layer occupancy (ticks)
system.l3bus.respLayer2.utilization               0.6                       # Layer utilization (%)
system.l3bus.respLayer3.occupancy             5337986                       # Layer occupancy (ticks)
system.l3bus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus0.data        24886                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.inst          365                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.data         2499                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.inst          932                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.data       117690                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.inst           21                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.data         2435                       # number of demand (read+write) hits
system.l3cache.demand_hits::total              148828                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus0.data        24886                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.inst          365                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.data         2499                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.inst          932                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.data       117690                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.inst           21                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.data         2435                       # number of overall hits
system.l3cache.overall_hits::total             148828                       # number of overall hits
system.l3cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu0.data            6                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.data            5                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.data            5                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.data            5                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.inst          133                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.data        94030                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.inst          709                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.data        34133                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.inst          605                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.data       135529                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.inst          526                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.data         5031                       # number of demand (read+write) misses
system.l3cache.demand_misses::total            270727                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu0.data            6                       # number of overall misses
system.l3cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu1.data            5                       # number of overall misses
system.l3cache.overall_misses::.cpu2.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu2.data            5                       # number of overall misses
system.l3cache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu3.data            5                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.inst          133                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.data        94030                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.inst          709                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.data        34133                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.inst          605                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.data       135529                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.inst          526                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.data         5031                       # number of overall misses
system.l3cache.overall_misses::total           270727                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus0.inst     11797857                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus0.data   7828152678                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.inst     62912025                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.data   3385476135                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.inst     51505776                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.data  13992547443                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.inst     46018269                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.data    460651554                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total  25839061737                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.inst     11797857                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.data   7828152678                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.inst     62912025                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.data   3385476135                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.inst     51505776                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.data  13992547443                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.inst     46018269                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.data    460651554                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total  25839061737                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu0.data            6                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.data            5                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.data            5                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.data            5                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.inst          133                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.data       118916                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.inst         1074                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.data        36632                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.inst         1537                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.data       253219                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.inst          547                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.data         7466                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total          419555                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu0.data            6                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.data            5                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.data            5                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.data            5                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.inst          133                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.data       118916                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.inst         1074                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.data        36632                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.inst         1537                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.data       253219                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.inst          547                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.data         7466                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total         419555                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.data     0.790726                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.inst     0.660149                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.data     0.931781                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.inst     0.393624                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.data     0.535224                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.inst     0.961609                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.data     0.673855                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.645272                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.data     0.790726                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.inst     0.660149                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.data     0.931781                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.inst     0.393624                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.data     0.535224                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.inst     0.961609                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.data     0.673855                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.645272                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 88705.691729                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus0.data 83251.650303                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 88733.462623                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.data 99184.839745                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.inst 85133.514050                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.data 103243.936301                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.inst 87487.203422                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.data 91562.622540                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 95443.238897                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 88705.691729                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.data 83251.650303                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 88733.462623                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.data 99184.839745                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.inst 85133.514050                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.data 103243.936301                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.inst 87487.203422                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.data 91562.622540                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 95443.238897                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks          42552                       # number of writebacks
system.l3cache.writebacks::total                42552                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus0.inst          133                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus0.data        94030                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.inst          709                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.data        34133                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.inst          605                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.data       135529                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.inst          526                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.data         5031                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total       270696                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.inst          133                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.data        94030                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.inst          709                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.data        34133                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.inst          605                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.data       135529                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.inst          526                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.data         5031                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total       270696                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst     10912077                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.data   7201912878                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst     58190085                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.data   3158150355                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.inst     47476476                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.data  13089924303                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.inst     42515109                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.data    427145094                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total  24036226377                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst     10912077                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.data   7201912878                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst     58190085                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.data   3158150355                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.inst     47476476                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.data  13089924303                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.inst     42515109                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.data    427145094                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total  24036226377                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.data     0.790726                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst     0.660149                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.data     0.931781                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.inst     0.393624                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.data     0.535224                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.inst     0.961609                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.data     0.673855                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.645198                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.data     0.790726                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst     0.660149                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.data     0.931781                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.inst     0.393624                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.data     0.535224                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.inst     0.961609                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.data     0.673855                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.645198                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 82045.691729                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 76591.650303                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 82073.462623                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 92524.839745                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 78473.514050                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 96583.936301                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 80827.203422                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 84902.622540                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 88794.169020                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 82045.691729                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 76591.650303                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 82073.462623                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 92524.839745                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 78473.514050                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 96583.936301                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 80827.203422                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 84902.622540                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 88794.169020                       # average overall mshr miss latency
system.l3cache.replacements                    189452                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks       100078                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total       100078                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks       100078                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total       100078                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks       302610                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total       302610                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks       302610                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total       302610                       # number of WritebackClean accesses(hits+misses)
system.l3cache.ReadExReq_hits::.switch_cpus0.data          361                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus1.data          928                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus2.data        32649                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus3.data           18                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total            33956                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.cpu0.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu1.data            2                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu2.data            3                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu3.data            3                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus0.data           45                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus1.data          878                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus2.data        28830                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus3.data         1270                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total          31032                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus0.data      4019310                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus1.data     70416846                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus2.data   2402491437                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus3.data    101502396                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total   2578429989                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.cpu0.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu1.data            2                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu2.data            3                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu3.data            3                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus0.data          406                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus1.data         1806                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus2.data        61479                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus3.data         1288                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total        64988                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu2.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu3.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus0.data     0.110837                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus1.data     0.486157                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus2.data     0.468941                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus3.data     0.986025                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.477504                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data        89318                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 80201.419134                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 83333.036316                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 79923.146457                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 83089.391241                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data           45                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data          878                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus2.data        28830                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus3.data         1270                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total        31023                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data      3719610                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data     64569366                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data   2210483637                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data     93044196                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total   2371816809                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.110837                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.486157                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.468941                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.986025                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.477365                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data        82658                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 73541.419134                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 76673.036316                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 73263.146457                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 76453.496084                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus0.data        24525                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.inst          365                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.data         1571                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.inst          932                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.data        85041                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.inst           21                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.data         2417                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total       114872                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu0.data            5                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.data            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.data            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.data            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.inst          133                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.data        93985                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.inst          709                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.data        33255                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.inst          605                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.data       106699                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.inst          526                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.data         3761                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total       239695                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     11797857                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data   7824133368                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     62912025                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data   3315059289                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     51505776                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.data  11590056006                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     46018269                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.data    359149158                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total  23260631748                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu0.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst          133                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.data       118510                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst         1074                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.data        34826                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.inst         1537                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.data       191740                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.inst          547                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.data         6178                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total       354567                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.793055                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst     0.660149                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.954890                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.inst     0.393624                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.556478                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.inst     0.961609                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.608773                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.676022                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 88705.691729                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 83248.745736                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 88733.462623                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 99686.040866                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 85133.514050                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 108623.848452                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 87487.203422                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 95492.996012                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 97042.623951                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          133                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data        93985                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          709                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data        33255                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          605                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.data       106699                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          526                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.data         3761                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total       239673                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     10912077                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data   7198193268                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     58190085                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data   3093580989                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     47476476                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data  10879440666                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     42515109                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data    334100898                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total  21664409568                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.793055                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst     0.660149                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.954890                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst     0.393624                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.556478                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst     0.961609                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.608773                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.675960                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 82045.691729                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 76588.745736                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 82073.462623                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 93026.040866                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 78473.514050                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 101963.848452                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 80827.203422                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 88832.996012                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 90391.531662                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 13973744027241                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            55136.741800                       # Cycle average of tags in use
system.l3cache.tags.total_refs                 551516                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs               402688                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.369586                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         13945202214624                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 55136.741800                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.841320                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.841320                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        64408                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0          161                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1          820                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2         8988                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3        54315                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::4          124                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.982788                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses             13558576                       # Number of tag accesses
system.l3cache.tags.data_accesses            13558576                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973744027241                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     42552.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples       133.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples     94030.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples       709.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples     34133.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples       605.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples    135529.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples       526.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples      5031.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003502842668                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2556                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2556                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              543745                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              40296                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      270696                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      42552                       # Number of write requests accepted
system.mem_ctrls.readBursts                    270696                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    42552                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.68                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      46.63                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                270696                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                42552                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  144521                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   46649                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   26524                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   23311                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   11547                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    6001                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    4209                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    3488                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    2026                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    1667                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    447                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    172                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     72                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     31                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2624                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   2666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   2651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   2659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   2658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   2660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   2659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                   2614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         2556                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     105.879890                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     72.375000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1322.619681                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047         2555     99.96%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::65536-67583            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2556                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2556                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.623631                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.589682                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.097931                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1857     72.65%     72.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               50      1.96%     74.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              474     18.54%     93.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              126      4.93%     98.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               33      1.29%     99.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               10      0.39%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                6      0.23%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2556                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                17324544                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2723328                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    606.06                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     95.27                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   28585062990                       # Total gap between requests
system.mem_ctrls.avgGap                      91253.78                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus0.inst         8512                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus0.data      6017920                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.inst        45376                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.data      2184512                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.inst        38720                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.data      8673856                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.inst        33664                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.data       321984                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      2719360                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus0.inst 297772.903803461872                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus0.data 210523204.095034003258                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.inst 1587375.855613943422                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.data 76420169.364838823676                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.inst 1354530.878203717526                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.data 303435066.763754785061                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.inst 1177658.251132488251                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.data 11263875.782219674438                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 95130606.636158615351                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.inst          133                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.data        94030                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.inst          709                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.data        34133                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.inst          605                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.data       135529                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.inst          526                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.data         5031                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        42552                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.inst      5925760                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.data   3677688839                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.inst     31618970                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.data   1876668820                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.inst     24806556                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.data   8007801090                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.inst     22800953                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.data    238391585                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1307841999209                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.inst     44554.59                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.data     39111.87                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.inst     44596.57                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.data     54981.07                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.inst     41002.57                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.data     59085.52                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.inst     43347.82                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.data     47384.53                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  30735147.57                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses           204000                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets               6529                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                       14                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                  12611                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2           24                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            6                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            1                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            0                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            0                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            0                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu0.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data          384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data          320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.data          320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.data          320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.inst         8512                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.data      6017920                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.inst        45376                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.data      2184512                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.inst        38720                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.data      8673856                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.inst        33664                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.data       321984                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      17326528                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu2.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu3.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus0.inst         8512                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus1.inst        45376                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus2.inst        38720                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus3.inst        33664                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       126912                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      2723328                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      2723328                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.inst          133                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.data        94030                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.inst          709                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.data        34133                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.inst          605                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.data       135529                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.inst          526                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.data         5031                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         270727                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        42552                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         42552                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst         4478                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data        13433                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst         4478                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data        11194                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.inst         6717                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.data        11194                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.inst         6717                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.data        11194                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.inst       297773                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.data    210523204                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.inst      1587376                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.data     76420169                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.inst      1354531                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.data    303435067                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.inst      1177658                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.data     11263876                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        606129060                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst         4478                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst         4478                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu2.inst         6717                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu3.inst         6717                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus0.inst       297773                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus1.inst      1587376                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus2.inst      1354531                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus3.inst      1177658                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      4439727                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     95269418                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        95269418                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     95269418                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst         4478                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data        13433                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst         4478                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data        11194                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.inst         6717                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.data        11194                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.inst         6717                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.data        11194                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.inst       297773                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.data    210523204                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.inst      1587376                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.data     76420169                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.inst      1354531                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.data    303435067                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.inst      1177658                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.data     11263876                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       701398478                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               270696                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               42490                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         7518                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         8345                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         9718                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         9187                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         8117                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         8345                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         8847                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         9141                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         9419                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         7899                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         8043                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         8063                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         8764                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         9113                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         7877                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         7519                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16         7444                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17         7950                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18         8417                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19         8007                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20         7576                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21         8366                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22         8558                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23         8634                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24         8990                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25         8658                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26         8822                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27         8727                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28         8590                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29         9030                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30         8478                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31         8534                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         1145                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         1456                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         1484                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         1461                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1241                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         1076                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         1547                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         1518                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         1268                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         1177                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         1097                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1166                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         1709                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1520                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         1144                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1182                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16         1270                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17         1505                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18         1409                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19         1317                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20         1194                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21         1334                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22         1377                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23         1291                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24         1145                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25         1263                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26         1285                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27         1442                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28         1468                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29         1398                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30         1376                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31         1225                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              9150688141                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             901959072                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        13885702573                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                33804.30                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           51296.30                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              105567                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               3568                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            39.00                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate            8.40                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       204046                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean    98.229144                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    80.168154                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   107.110473                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       158946     77.90%     77.90% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        34644     16.98%     94.88% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         2964      1.45%     96.33% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         2343      1.15%     97.48% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         2082      1.02%     98.50% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         1776      0.87%     99.37% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          808      0.40%     99.76% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          220      0.11%     99.87% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          263      0.13%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       204046                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              17324544                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            2719360                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              606.059654                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               95.130607                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    3.65                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                3.16                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.50                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               34.85                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 13973744027241                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    636384464.352000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    846044254.876793                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   1138633132.492752                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  159698495.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 10190837825.682753                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 23610927853.599537                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 518857589.913555                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  37101383615.956917                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1297.907276                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    587167917                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2574600000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  25423764593                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 13973744027241                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             239695                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        42552                       # Transaction distribution
system.membus.trans_dist::CleanEvict           146900                       # Transaction distribution
system.membus.trans_dist::ReadExReq             31032                       # Transaction distribution
system.membus.trans_dist::ReadExResp            31032                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         239695                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port       730906                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total       730906                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 730906                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port     20049856                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total     20049856                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                20049856                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            270727                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  270727    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              270727                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 13973744027241                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy           209908550                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy          499349636                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.7                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups        3148864                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted      2927322                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect       149724                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups      2775637                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits        2775346                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBHitPct    99.989516                       # BTB Hit Percentage
system.switch_cpus0.branchPred.RASUsed         111782                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASIncorrect            4                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups          360                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits          130                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses          230                       # Number of indirect misses.
system.switch_cpus0.branchPred.indirectMispredicted            5                       # Number of mispredicted indirect branches.
system.switch_cpus0.commit.commitSquashedInsts      5999390                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.branchMispredicts       149702                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.numCommittedDist::samples     84979449                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::mean     3.496740                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::stdev     3.420370                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::0     24552721     28.89%     28.89% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::1     15301862     18.01%     46.90% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::2      5949038      7.00%     53.90% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::3      5495448      6.47%     60.37% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::4      1418915      1.67%     62.04% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::5      1038784      1.22%     63.26% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::6      2771133      3.26%     66.52% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::7      1644029      1.93%     68.45% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::8     26807519     31.55%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::total     84979449                       # Number of insts commited each cycle
system.switch_cpus0.commit.instsCommitted    250000006                       # Number of instructions committed
system.switch_cpus0.commit.opsCommitted     297151015                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.memRefs           97847752                       # Number of memory references committed
system.switch_cpus0.commit.loads             74300017                       # Number of loads committed
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           2648180                       # Number of branches committed
system.switch_cpus0.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.floating         219293270                       # Number of committed floating point instructions.
system.switch_cpus0.commit.integer          161118285                       # Number of committed integer instructions.
system.switch_cpus0.commit.functionCalls        88561                       # Number of function calls committed.
system.switch_cpus0.commit.committedInstType_0::No_OpClass        50193      0.02%      0.02% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntAlu     84341237     28.38%     28.40% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntMult        30135      0.01%     28.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntDiv            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatAdd            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAlu       165110      0.06%     28.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCvt            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMisc          738      0.00%     28.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd     55512958     18.68%     47.15% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     47.15% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     47.15% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt      3365433      1.13%     48.28% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv            0      0.00%     48.28% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     48.28% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult     55837459     18.79%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemRead     10553041      3.55%     70.62% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemWrite      3960331      1.33%     71.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemRead     63746976     21.45%     93.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite     19587404      6.59%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::total    297151015                       # Class of committed instruction
system.switch_cpus0.commit.commitEligibleSamples     26807519                       # number cycles where commit BW limit reached
system.switch_cpus0.decode.idleCycles         5446355                       # Number of cycles decode is idle
system.switch_cpus0.decode.blockedCycles     41360963                       # Number of cycles decode is blocked
system.switch_cpus0.decode.runCycles         27951019                       # Number of cycles decode is running
system.switch_cpus0.decode.unblockCycles     10910989                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.squashCycles        153433                       # Number of cycles decode is squashing
system.switch_cpus0.decode.branchResolved      2690006                       # Number of times decode resolved a  branch
system.switch_cpus0.decode.branchMispred           23                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.decodedInsts     305773787                       # Number of instructions handled by decode
system.switch_cpus0.decode.squashedInsts           94                       # Number of squashed instructions handled by decode
system.switch_cpus0.dtb.rdAccesses           74734615                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses           23618096                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses                 4883                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses                   23                       # TLB misses on write requests
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13973744027241                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.fetch.icacheStallCycles       117234                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.insts             259238178                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.branches            3148864                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      2887258                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.cycles             85552088                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.squashCycles         306910                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.cacheLines         20651863                       # Number of cache lines fetched
system.switch_cpus0.fetch.icacheSquashes           62                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.nisnDist::samples     85822777                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::mean     3.600463                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::stdev     3.576941                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::0        37255126     43.41%     43.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::1         2275320      2.65%     46.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::2         2435097      2.84%     48.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::3         1446900      1.69%     50.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::4         7054972      8.22%     58.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::5         1067112      1.24%     60.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::6         3377681      3.94%     63.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::7         3590560      4.18%     68.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::8        27320009     31.83%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::total     85822777                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.036682                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               3.019930                       # Number of inst fetches per cycle
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses           20651863                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                   13                       # TLB misses on write requests
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13973744027241                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.lsq0.forwLoads            3709572                       # Number of loads that had data forwarded from stores
system.switch_cpus0.lsq0.squashedLoads        1047096                       # Number of loads squashed
system.switch_cpus0.lsq0.ignoredResponses          177                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.lsq0.memOrderViolation         4114                       # Number of memory ordering violations
system.switch_cpus0.lsq0.squashedStores        151536                       # Number of stores squashed
system.switch_cpus0.lsq0.rescheduledLoads           18                       # Number of loads that were rescheduled
system.switch_cpus0.lsq0.blockedByCache             2                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF  28585542510                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.rename.squashCycles        153433                       # Number of cycles rename is squashing
system.switch_cpus0.rename.idleCycles        10470035                       # Number of cycles rename is idle
system.switch_cpus0.rename.blockCycles       14371286                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus0.rename.runCycles         33756379                       # Number of cycles rename is running
system.switch_cpus0.rename.unblockCycles     27071626                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.renamedInsts     304775874                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents       472628                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       8543785                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents      15211318                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents         66242                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.renamedOperands    331547108                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.lookups          878994229                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.intLookups       317203261                       # Number of integer rename lookups
system.switch_cpus0.rename.fpLookups        409403765                       # Number of floating rename lookups
system.switch_cpus0.rename.committedMaps    322157056                       # Number of HB maps that are committed
system.switch_cpus0.rename.undoneMaps         9389954                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         57380019                       # count of insts added to the skid buffer
system.switch_cpus0.rob.reads               361322335                       # The number of ROB reads
system.switch_cpus0.rob.writes              607150018                       # The number of ROB writes
system.switch_cpus0.thread0.numInsts        250000006                       # Number of Instructions committed
system.switch_cpus0.thread0.numOps          297151015                       # Number of Ops committed
system.switch_cpus0.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus1.branchPred.lookups       31135571                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted     21492336                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect      1505674                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups     16536536                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits       15997875                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBHitPct    96.742601                       # BTB Hit Percentage
system.switch_cpus1.branchPred.RASUsed        3846667                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASIncorrect         1166                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups        12795                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits        11807                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses          988                       # Number of indirect misses.
system.switch_cpus1.branchPred.indirectMispredicted          753                       # Number of mispredicted indirect branches.
system.switch_cpus1.commit.commitSquashedInsts     91797660                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.branchMispredicts      1381945                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.numCommittedDist::samples     73339755                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::mean     2.611068                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::stdev     2.836465                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::0     21928627     29.90%     29.90% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::1     15056584     20.53%     50.43% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::2      8236141     11.23%     61.66% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::3      7600728     10.36%     72.02% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::4      4167035      5.68%     77.71% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::5      2019971      2.75%     80.46% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::6      1530750      2.09%     82.55% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::7      1187797      1.62%     84.17% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::8     11612122     15.83%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::total     73339755                       # Number of insts commited each cycle
system.switch_cpus1.commit.instsCommitted    118257659                       # Number of instructions committed
system.switch_cpus1.commit.opsCommitted     191495100                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.memRefs           43588634                       # Number of memory references committed
system.switch_cpus1.commit.loads             29613317                       # Number of loads committed
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17482327                       # Number of branches committed
system.switch_cpus1.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.floating            236780                       # Number of committed floating point instructions.
system.switch_cpus1.commit.integer          190835155                       # Number of committed integer instructions.
system.switch_cpus1.commit.functionCalls      2297757                       # Number of function calls committed.
system.switch_cpus1.commit.committedInstType_0::No_OpClass       425884      0.22%      0.22% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntAlu    145512770     75.99%     76.21% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntMult      1572316      0.82%     77.03% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntDiv       395496      0.21%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatAdd            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAlu            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMisc            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemRead     29494927     15.40%     92.64% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemWrite     13856927      7.24%     99.88% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemRead       118390      0.06%     99.94% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite       118390      0.06%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::total    191495100                       # Class of committed instruction
system.switch_cpus1.commit.commitEligibleSamples     11612122                       # number cycles where commit BW limit reached
system.switch_cpus1.decode.idleCycles         8500576                       # Number of cycles decode is idle
system.switch_cpus1.decode.blockedCycles     33187438                       # Number of cycles decode is blocked
system.switch_cpus1.decode.runCycles         32325396                       # Number of cycles decode is running
system.switch_cpus1.decode.unblockCycles     10283400                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.squashCycles       1426743                       # Number of cycles decode is squashing
system.switch_cpus1.decode.branchResolved     14617118                       # Number of times decode resolved a  branch
system.switch_cpus1.decode.branchMispred       127074                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.decodedInsts     305876282                       # Number of instructions handled by decode
system.switch_cpus1.decode.squashedInsts       595986                       # Number of squashed instructions handled by decode
system.switch_cpus1.dtb.rdAccesses           37890642                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses           16855631                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses                25655                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses                  710                       # TLB misses on write requests
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13973744027241                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.fetch.icacheStallCycles      2580527                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.insts             207783601                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.branches           31135571                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     19856349                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.cycles             81592564                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.squashCycles        3100944                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.miscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.cacheLines         31136429                       # Number of cache lines fetched
system.switch_cpus1.fetch.icacheSquashes        37177                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.nisnDist::samples     85723564                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::mean     3.916161                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::stdev     3.351542                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::0        27826735     32.46%     32.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::1         4186679      4.88%     37.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::2         4078859      4.76%     42.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::3         3773059      4.40%     46.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::4         4207062      4.91%     51.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::5         8462328      9.87%     61.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::6         4644673      5.42%     66.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::7         3317546      3.87%     70.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::8        25226623     29.43%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::total     85723564                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.362706                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.420523                       # Number of inst fetches per cycle
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses           31136430                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                   24                       # TLB misses on write requests
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13973744027241                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.lsq0.forwLoads            6145221                       # Number of loads that had data forwarded from stores
system.switch_cpus1.lsq0.squashedLoads       14167595                       # Number of loads squashed
system.switch_cpus1.lsq0.ignoredResponses        21164                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.lsq0.memOrderViolation        52238                       # Number of memory ordering violations
system.switch_cpus1.lsq0.squashedStores       6322202                       # Number of stores squashed
system.switch_cpus1.lsq0.rescheduledLoads         2377                       # Number of loads that were rescheduled
system.switch_cpus1.lsq0.blockedByCache             0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF  28585542510                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.rename.squashCycles       1426743                       # Number of cycles rename is squashing
system.switch_cpus1.rename.idleCycles        12700596                       # Number of cycles rename is idle
system.switch_cpus1.rename.blockCycles       18442886                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus1.rename.runCycles         38198587                       # Number of cycles rename is running
system.switch_cpus1.rename.unblockCycles     14954741                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.renamedInsts     297622185                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents       313720                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents      11883209                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents        673813                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents        154220                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.fullRegistersEvents           81                       # Number of times there has been no free registers
system.switch_cpus1.rename.renamedOperands    383636967                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.lookups          760129188                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.intLookups       483384924                       # Number of integer rename lookups
system.switch_cpus1.rename.fpLookups           159533                       # Number of floating rename lookups
system.switch_cpus1.rename.committedMaps    247213160                       # Number of HB maps that are committed
system.switch_cpus1.rename.undoneMaps       136423685                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         38950411                       # count of insts added to the skid buffer
system.switch_cpus1.rob.reads               345020393                       # The number of ROB reads
system.switch_cpus1.rob.writes              579008503                       # The number of ROB writes
system.switch_cpus1.thread0.numInsts        118257659                       # Number of Instructions committed
system.switch_cpus1.thread0.numOps          191495100                       # Number of Ops committed
system.switch_cpus1.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus2.branchPred.lookups         548265                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted       299816                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect          176                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups       154286                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits         154256                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBHitPct    99.980556                       # BTB Hit Percentage
system.switch_cpus2.branchPred.RASUsed          68494                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups        68551                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits        68432                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses          119                       # Number of indirect misses.
system.switch_cpus2.branchPred.indirectMispredicted           23                       # Number of mispredicted indirect branches.
system.switch_cpus2.commit.commitSquashedInsts        11816                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.branchMispredicts          155                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.numCommittedDist::samples     85526028                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::mean     0.744405                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::stdev     1.589796                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::0     61456406     71.86%     71.86% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::1      9410590     11.00%     82.86% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::2      5115472      5.98%     88.84% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::3      3701793      4.33%     93.17% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::4      2073642      2.42%     95.59% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::5      1215806      1.42%     97.02% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::6       770768      0.90%     97.92% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::7       331522      0.39%     98.30% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::8      1450029      1.70%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::total     85526028                       # Number of insts commited each cycle
system.switch_cpus2.commit.instsCommitted     51045160                       # Number of instructions committed
system.switch_cpus2.commit.opsCommitted      63666005                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.memRefs           28439985                       # Number of memory references committed
system.switch_cpus2.commit.loads             24546762                       # Number of loads committed
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus2.commit.branches            547914                       # Number of branches committed
system.switch_cpus2.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.floating          51530690                       # Number of committed floating point instructions.
system.switch_cpus2.commit.integer           34337240                       # Number of committed integer instructions.
system.switch_cpus2.commit.functionCalls        68448                       # Number of function calls committed.
system.switch_cpus2.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntAlu     10739716     16.87%     16.87% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntMult            0      0.00%     16.87% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntDiv            0      0.00%     16.87% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatAdd       231012      0.36%     17.23% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     17.23% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     17.23% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     17.23% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     17.23% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     17.23% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     17.23% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     17.23% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAdd            0      0.00%     17.23% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     17.23% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAlu       171120      0.27%     17.50% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     17.50% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     17.50% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMisc       102672      0.16%     17.66% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     17.66% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     17.66% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     17.66% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     17.66% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     17.66% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     17.66% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd     13398021     21.04%     38.71% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     38.71% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp        17112      0.03%     38.73% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt        94226      0.15%     38.88% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv        25668      0.04%     38.92% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     38.92% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult     10446473     16.41%     55.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemRead      5664473      8.90%     64.23% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemWrite       676257      1.06%     65.29% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemRead     18882289     29.66%     94.95% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite      3216966      5.05%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::total     63666005                       # Class of committed instruction
system.switch_cpus2.commit.commitEligibleSamples      1450029                       # number cycles where commit BW limit reached
system.switch_cpus2.decode.idleCycles        55253933                       # Number of cycles decode is idle
system.switch_cpus2.decode.blockedCycles     19930462                       # Number of cycles decode is blocked
system.switch_cpus2.decode.runCycles         10057289                       # Number of cycles decode is running
system.switch_cpus2.decode.unblockCycles       285528                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.squashCycles           671                       # Number of cycles decode is squashing
system.switch_cpus2.decode.branchResolved       154273                       # Number of times decode resolved a  branch
system.switch_cpus2.decode.branchMispred           21                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.decodedInsts      63681327                       # Number of instructions handled by decode
system.switch_cpus2.decode.squashedInsts           68                       # Number of squashed instructions handled by decode
system.switch_cpus2.dtb.rdAccesses           24551371                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses            3893688                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses              1263661                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses               213901                       # TLB misses on write requests
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13973744027241                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.fetch.icacheStallCycles     58817121                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.insts              51064283                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.branches             548265                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches       291182                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.cycles             26710071                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.squashCycles           1384                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.cacheLines          5196492                       # Number of cache lines fetched
system.switch_cpus2.fetch.icacheSquashes          430                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.nisnDist::samples     85527884                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::mean     0.744695                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::stdev     2.152222                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::0        75037335     87.73%     87.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::1          377950      0.44%     88.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::2          626063      0.73%     88.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::3         1050057      1.23%     90.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::4         1187624      1.39%     91.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::5          787608      0.92%     92.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::6          527654      0.62%     93.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::7          411259      0.48%     93.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::8         5522334      6.46%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::total     85527884                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.006387                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.594861                       # Number of inst fetches per cycle
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses            5196492                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                   21                       # TLB misses on write requests
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13973744027241                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.lsq0.forwLoads             135661                       # Number of loads that had data forwarded from stores
system.switch_cpus2.lsq0.squashedLoads           4854                       # Number of loads squashed
system.switch_cpus2.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.lsq0.memOrderViolation          527                       # Number of memory ordering violations
system.switch_cpus2.lsq0.squashedStores           848                       # Number of stores squashed
system.switch_cpus2.lsq0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.switch_cpus2.lsq0.blockedByCache          7892                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF  28585542510                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.rename.squashCycles           671                       # Number of cycles rename is squashing
system.switch_cpus2.rename.idleCycles        55461200                       # Number of cycles rename is idle
system.switch_cpus2.rename.blockCycles       10921225                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus2.rename.runCycles         10123152                       # Number of cycles rename is running
system.switch_cpus2.rename.unblockCycles      9021608                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.renamedInsts      63678709                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          202                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         39455                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents       3179022                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents       5697300                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.renamedOperands     60991714                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.lookups          181168676                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.intLookups        61852694                       # Number of integer rename lookups
system.switch_cpus2.rename.fpLookups         85416609                       # Number of floating rename lookups
system.switch_cpus2.rename.committedMaps     60979736                       # Number of HB maps that are committed
system.switch_cpus2.rename.undoneMaps           11966                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          2445808                       # count of insts added to the skid buffer
system.switch_cpus2.rob.reads               147753820                       # The number of ROB reads
system.switch_cpus2.rob.writes              127357510                       # The number of ROB writes
system.switch_cpus2.thread0.numInsts         51045160                       # Number of Instructions committed
system.switch_cpus2.thread0.numOps           63666005                       # Number of Ops committed
system.switch_cpus2.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus3.branchPred.lookups       36734303                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted     25717485                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect      2059488                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups     16739845                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits       16454760                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBHitPct    98.296968                       # BTB Hit Percentage
system.switch_cpus3.branchPred.RASUsed        4865172                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASIncorrect          186                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups        23602                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits        18432                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses         5170                       # Number of indirect misses.
system.switch_cpus3.branchPred.indirectMispredicted          118                       # Number of mispredicted indirect branches.
system.switch_cpus3.commit.commitSquashedInsts    124603083                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls           17                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      1933989                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.numCommittedDist::samples     68796840                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::mean     2.476344                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::stdev     2.771705                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::0     18406085     26.75%     26.75% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::1     20208035     29.37%     56.13% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::2      5943025      8.64%     64.77% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::3      7014695     10.20%     74.96% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::4      3181092      4.62%     79.59% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::5      1480266      2.15%     81.74% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::6      1219325      1.77%     83.51% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::7       969737      1.41%     84.92% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::8     10374580     15.08%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::total     68796840                       # Number of insts commited each cycle
system.switch_cpus3.commit.instsCommitted     93652563                       # Number of instructions committed
system.switch_cpus3.commit.opsCommitted     170364617                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.memRefs           35471284                       # Number of memory references committed
system.switch_cpus3.commit.loads             26065051                       # Number of loads committed
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          16592254                       # Number of branches committed
system.switch_cpus3.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.floating            710817                       # Number of committed floating point instructions.
system.switch_cpus3.commit.integer          169166138                       # Number of committed integer instructions.
system.switch_cpus3.commit.functionCalls      2521200                       # Number of function calls committed.
system.switch_cpus3.commit.committedInstType_0::No_OpClass       992725      0.58%      0.58% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntAlu    130688009     76.71%     77.29% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntMult       919885      0.54%     77.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntDiv      2108742      1.24%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatAdd        10004      0.01%     79.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAlu         9758      0.01%     79.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCvt            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMisc        40583      0.02%     79.11% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd        39301      0.02%     79.13% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.13% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.13% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt        83860      0.05%     79.18% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv          466      0.00%     79.18% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.18% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult            0      0.00%     79.18% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.18% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.18% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.18% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.18% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.18% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.18% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.18% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     79.18% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     79.18% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.18% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.18% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.18% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.18% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.18% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.18% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.18% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemRead     25764134     15.12%     94.30% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemWrite      9183541      5.39%     99.69% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemRead       300917      0.18%     99.87% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite       222692      0.13%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::total    170364617                       # Class of committed instruction
system.switch_cpus3.commit.commitEligibleSamples     10374580                       # number cycles where commit BW limit reached
system.switch_cpus3.decode.idleCycles         8249983                       # Number of cycles decode is idle
system.switch_cpus3.decode.blockedCycles     30234613                       # Number of cycles decode is blocked
system.switch_cpus3.decode.runCycles         35688231                       # Number of cycles decode is running
system.switch_cpus3.decode.unblockCycles      9644962                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.squashCycles       1946488                       # Number of cycles decode is squashing
system.switch_cpus3.decode.branchResolved     14932931                       # Number of times decode resolved a  branch
system.switch_cpus3.decode.branchMispred       131648                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.decodedInsts     327731788                       # Number of instructions handled by decode
system.switch_cpus3.decode.squashedInsts       750006                       # Number of squashed instructions handled by decode
system.switch_cpus3.dtb.rdAccesses           37538790                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses           12235191                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses                43862                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses                 1741                       # TLB misses on write requests
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13973744027241                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.fetch.icacheStallCycles      1828414                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.insts             200347836                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.branches           36734303                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     21338364                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.cycles             81863864                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.squashCycles        4143974                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.miscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.pendingTrapStallCycles           12                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.cacheLines         30498879                       # Number of cache lines fetched
system.switch_cpus3.fetch.icacheSquashes         2491                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.nisnDist::samples     85764278                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::mean     4.219532                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::stdev     3.367916                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::0        24423050     28.48%     28.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::1         4592937      5.36%     33.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::2         3583769      4.18%     38.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::3         5588366      6.52%     44.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::4         4135260      4.82%     49.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::5         5993002      6.99%     56.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::6         4432464      5.17%     61.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::7         3864695      4.51%     66.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::8        29150735     33.99%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::total     85764278                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.427927                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.333902                       # Number of inst fetches per cycle
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses           30498882                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                   40                       # TLB misses on write requests
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13973744027241                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.lsq0.forwLoads            4890518                       # Number of loads that had data forwarded from stores
system.switch_cpus3.lsq0.squashedLoads       20468973                       # Number of loads squashed
system.switch_cpus3.lsq0.ignoredResponses        23830                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.lsq0.memOrderViolation        14343                       # Number of memory ordering violations
system.switch_cpus3.lsq0.squashedStores       5674779                       # Number of stores squashed
system.switch_cpus3.lsq0.rescheduledLoads        15845                       # Number of loads that were rescheduled
system.switch_cpus3.lsq0.blockedByCache             0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF  28585542510                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.rename.squashCycles       1946488                       # Number of cycles rename is squashing
system.switch_cpus3.rename.idleCycles        12384680                       # Number of cycles rename is idle
system.switch_cpus3.rename.blockCycles       16425232                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus3.rename.runCycles         40851926                       # Number of cycles rename is running
system.switch_cpus3.rename.unblockCycles     14155951                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.renamedInsts     315866604                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents       119356                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents      10842358                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents        887534                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents        860731                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.renamedOperands    397169508                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.lookups          810697968                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.intLookups       506849404                       # Number of integer rename lookups
system.switch_cpus3.rename.fpLookups           722183                       # Number of floating rename lookups
system.switch_cpus3.rename.committedMaps    216190462                       # Number of HB maps that are committed
system.switch_cpus3.rename.undoneMaps       180978967                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         34578886                       # count of insts added to the skid buffer
system.switch_cpus3.rob.reads               353387308                       # The number of ROB reads
system.switch_cpus3.rob.writes              607054047                       # The number of ROB writes
system.switch_cpus3.thread0.numInsts         93652563                       # Number of Instructions committed
system.switch_cpus3.thread0.numOps          170364617                       # Number of Ops committed
system.switch_cpus3.thread0.numMemRefs              0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
