Reading timing models for corner nom_tt_025C_1v80…
Reading timing library for the 'nom_tt_025C_1v80' corner at '/root/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading timing models for corner nom_ff_n40C_1v95…
Reading timing library for the 'nom_ff_n40C_1v95' corner at '/root/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95.lib'…
Reading timing models for corner nom_ss_100C_1v60…
Reading timing library for the 'nom_ss_100C_1v60' corner at '/root/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib'…
Reading OpenROAD database at '/home/sidsh/Documents/ECE510/hardware_for_AI/proj/openlane/Satya/openlane_v1/runs/RUN_2025-06-12_23-44-59/33-openroad-detailedplacement/viterbi_top.odb'…
Reading design constraints file at '/home/sidsh/Documents/ECE510/hardware_for_AI/proj/openlane/Satya/openlane_v1/constraints.sdc'…
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.
[INFO] Setting RC values…
[INFO] Configuring cts characterization…
[INFO] Performing clock tree synthesis…
[INFO] Looking for the following net(s): clk
[INFO] Running Clock Tree Synthesis…
[INFO CTS-0050] Root buffer is sky130_fd_sc_hd__clkbuf_16.
[INFO CTS-0051] Sink buffer is sky130_fd_sc_hd__clkbuf_8.
[INFO CTS-0052] The following clock buffers will be used for CTS:
                    sky130_fd_sc_hd__clkbuf_2
                    sky130_fd_sc_hd__clkbuf_4
                    sky130_fd_sc_hd__clkbuf_8
[INFO CTS-0049] Characterization buffer is sky130_fd_sc_hd__clkbuf_8.
[INFO CTS-0007] Net "clk" found for clock "core_clock".
[INFO CTS-0010]  Clock net "clk" has 117 sinks.
[INFO CTS-0008] TritonCTS found 1 clock nets.
[INFO CTS-0097] Characterization used 3 buffer(s) types.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net clk.
[INFO CTS-0028]  Total number of sinks: 117.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 25 and with maximum cluster diameter of 50.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(7165, 17620), (199905, 224340)].
[INFO CTS-0024]  Normalized sink region: [(0.526838, 1.29559), (14.6989, 16.4956)].
[INFO CTS-0025]     Width:  14.1721.
[INFO CTS-0026]     Height: 15.2000.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 59
    Sub-region size: 14.1721 X 7.6000
[INFO CTS-0034]     Segment length (rounded): 4.
 Level 2
    Direction: Horizontal
    Sinks per sub-region: 30
    Sub-region size: 7.0860 X 7.6000
[INFO CTS-0034]     Segment length (rounded): 4.
 Level 3
    Direction: Vertical
    Sinks per sub-region: 15
    Sub-region size: 7.0860 X 3.8000
[INFO CTS-0034]     Segment length (rounded): 2.
 Level 4
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 3.5430 X 3.8000
[INFO CTS-0034]     Segment length (rounded): 2.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 117.
[INFO CTS-0018]     Created 17 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 17 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:1, 5:4, 6:2, 7:2, 8:3, 9:2, 12:1, 13:1..
[INFO CTS-0017]     Max level of the clock tree: 4.
[INFO CTS-0098] Clock net "clk"
[INFO CTS-0099]  Sinks 132
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 334.55 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0207]  Leaf load cells 15
[INFO] Repairing long wires on clock nets…
[INFO RSZ-0058] Using max wire length 6335um.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Fill cell                               160     600.58
  Tap cell                                656     820.79
  Buffer                                    6      22.52
  Clock buffer                             18     252.74
  Timing Repair Buffer                    362    1662.84
  Inverter                                125     474.20
  Clock inverter                           14     163.91
  Sequential cell                         117    3155.53
  Multi-Input combinational cell         1909   14640.29
  Total                                  3367   21793.40
Writing OpenROAD database to '/home/sidsh/Documents/ECE510/hardware_for_AI/proj/openlane/Satya/openlane_v1/runs/RUN_2025-06-12_23-44-59/34-openroad-cts/viterbi_top.odb'…
Writing netlist to '/home/sidsh/Documents/ECE510/hardware_for_AI/proj/openlane/Satya/openlane_v1/runs/RUN_2025-06-12_23-44-59/34-openroad-cts/viterbi_top.nl.v'…
Writing powered netlist to '/home/sidsh/Documents/ECE510/hardware_for_AI/proj/openlane/Satya/openlane_v1/runs/RUN_2025-06-12_23-44-59/34-openroad-cts/viterbi_top.pnl.v'…
Writing layout to '/home/sidsh/Documents/ECE510/hardware_for_AI/proj/openlane/Satya/openlane_v1/runs/RUN_2025-06-12_23-44-59/34-openroad-cts/viterbi_top.def'…
Writing timing constraints to '/home/sidsh/Documents/ECE510/hardware_for_AI/proj/openlane/Satya/openlane_v1/runs/RUN_2025-06-12_23-44-59/34-openroad-cts/viterbi_top.sdc'…
[INFO] Legalizing…
Placement Analysis
---------------------------------
total displacement        312.7 u
average displacement        0.1 u
max displacement           11.0 u
original HPWL           80134.2 u
legalized HPWL          82114.6 u
delta HPWL                    2 %

[INFO DPL-0020] Mirrored 1023 instances
[INFO DPL-0021] HPWL before           82114.6 u
[INFO DPL-0022] HPWL after            80237.3 u
[INFO DPL-0023] HPWL delta               -2.3 %
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Fill cell                               160     600.58
  Tap cell                                656     820.79
  Buffer                                    6      22.52
  Clock buffer                             18     252.74
  Timing Repair Buffer                    362    1662.84
  Inverter                                125     474.20
  Clock inverter                           14     163.91
  Sequential cell                         117    3155.53
  Multi-Input combinational cell         1909   14640.29
  Total                                  3367   21793.40
Writing OpenROAD database to '/home/sidsh/Documents/ECE510/hardware_for_AI/proj/openlane/Satya/openlane_v1/runs/RUN_2025-06-12_23-44-59/34-openroad-cts/viterbi_top.odb'…
Writing netlist to '/home/sidsh/Documents/ECE510/hardware_for_AI/proj/openlane/Satya/openlane_v1/runs/RUN_2025-06-12_23-44-59/34-openroad-cts/viterbi_top.nl.v'…
Writing powered netlist to '/home/sidsh/Documents/ECE510/hardware_for_AI/proj/openlane/Satya/openlane_v1/runs/RUN_2025-06-12_23-44-59/34-openroad-cts/viterbi_top.pnl.v'…
Writing layout to '/home/sidsh/Documents/ECE510/hardware_for_AI/proj/openlane/Satya/openlane_v1/runs/RUN_2025-06-12_23-44-59/34-openroad-cts/viterbi_top.def'…
Writing timing constraints to '/home/sidsh/Documents/ECE510/hardware_for_AI/proj/openlane/Satya/openlane_v1/runs/RUN_2025-06-12_23-44-59/34-openroad-cts/viterbi_top.sdc'…
%OL_CREATE_REPORT cts.rpt
[INFO CTS-0003] Total number of Clock Roots: 1.
[INFO CTS-0004] Total number of Buffers Inserted: 17.
[INFO CTS-0005] Total number of Clock Subnets: 17.
[INFO CTS-0006] Total number of Sinks: 117.
%OL_END_REPORT
