## This is a 32-bit 5 stage pipelined processor using Harvard Architecture 

# Stages
### Consists of 5 stages:
| Instruction Fetch (IF) | Instruction Decode (ID) | Execute (Ex) | Memory (Mem) | Write Back (WB) |
|:-:|:-:|:-:|:-:|:-:|



![FinalDesign drawio (2)](https://user-images.githubusercontent.com/75990647/210313474-f47e6d18-3175-4c25-b502-72eb454e96cd.png)

