<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.10.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>srsRAN Docs: srsran::pusch_processor_validator_impl Class Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<script type="text/javascript" src="../../clipboard.js"></script>
<script type="text/javascript" src="../../cookie.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">srsRAN Docs
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.10.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "../../search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="../../d9/def/namespacesrsran.html">srsran</a></li><li class="navelem"><a class="el" href="../../df/d48/classsrsran_1_1pusch__processor__validator__impl.html">pusch_processor_validator_impl</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="../../d0/d8f/classsrsran_1_1pusch__processor__validator__impl-members.html">List of all members</a>  </div>
  <div class="headertitle"><div class="title">srsran::pusch_processor_validator_impl Class Reference</div></div>
</div><!--header-->
<div class="contents">

<p>Implements a parameter validator for <a class="el" href="../../d9/d55/classsrsran_1_1pusch__processor__impl.html">pusch_processor_impl</a>.  
 <a href="#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="../../df/d1b/pusch__processor__impl_8h_source.html">pusch_processor_impl.h</a>&gt;</code></p>
<div class="dynheader">
Inheritance diagram for srsran::pusch_processor_validator_impl:</div>
<div class="dyncontent">
<div class="center"><img src="../../d4/dba/classsrsran_1_1pusch__processor__validator__impl__inherit__graph.png" border="0" usemap="#asrsran_1_1pusch__processor__validator__impl_inherit__map" alt="Inheritance graph"/></div>
<map name="asrsran_1_1pusch__processor__validator__impl_inherit__map" id="asrsran_1_1pusch__processor__validator__impl_inherit__map">
<area shape="rect" title="Implements a parameter validator for pusch_processor_impl." alt="" coords="5,139,207,253"/>
<area shape="rect" href="../../dd/d92/classsrsran_1_1pusch__pdu__validator.html" title="Describes the PUSCH processor validator interface." alt="" coords="8,5,204,91"/>
<area shape="poly" title=" " alt="" coords="109,105,109,138,103,138,103,105"/>
</map>
</div>
<div class="dynheader">
Collaboration diagram for srsran::pusch_processor_validator_impl:</div>
<div class="dyncontent">
<div class="center"><img src="../../dd/daf/classsrsran_1_1pusch__processor__validator__impl__coll__graph.png" border="0" usemap="#asrsran_1_1pusch__processor__validator__impl_coll__map" alt="Collaboration graph"/></div>
<map name="asrsran_1_1pusch__processor__validator__impl_coll__map" id="asrsran_1_1pusch__processor__validator__impl_coll__map">
<area shape="rect" title="Implements a parameter validator for pusch_processor_impl." alt="" coords="5,139,207,253"/>
<area shape="rect" href="../../dd/d92/classsrsran_1_1pusch__pdu__validator.html" title="Describes the PUSCH processor validator interface." alt="" coords="8,5,204,91"/>
<area shape="poly" title=" " alt="" coords="109,105,109,138,103,138,103,105"/>
</map>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-methods" name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:a1b7ebde6ba5ea527699536b1b11817e3" id="r_a1b7ebde6ba5ea527699536b1b11817e3"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1b7ebde6ba5ea527699536b1b11817e3">pusch_processor_validator_impl</a> (<a class="el" href="../../d9/def/namespacesrsran.html#a58e7c9f2c51a9ad6a0899b46d5315723">const</a> <a class="el" href="../../d7/d8f/structsrsran_1_1channel__estimate_1_1channel__estimate__dimensions.html">channel_estimate::channel_estimate_dimensions</a> &amp;<a class="el" href="../../d9/def/namespacesrsran.html#a58e7c9f2c51a9ad6a0899b46d5315723">ce_dims_</a>)</td></tr>
<tr class="memdesc:a1b7ebde6ba5ea527699536b1b11817e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Constructs PUSCH processor validator.  <br /></td></tr>
<tr class="separator:a1b7ebde6ba5ea527699536b1b11817e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48963b2cdedfb74bd1ecd00059d8cc17" id="r_a48963b2cdedfb74bd1ecd00059d8cc17"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d9/db9/classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a48963b2cdedfb74bd1ecd00059d8cc17">is_valid</a> (<a class="el" href="../../d9/def/namespacesrsran.html#a58e7c9f2c51a9ad6a0899b46d5315723">const</a> <a class="el" href="../../d7/d76/structsrsran_1_1pusch__processor_1_1pdu__t.html">pusch_processor::pdu_t</a> &amp;pdu) <a class="el" href="../../d9/def/namespacesrsran.html#a58e7c9f2c51a9ad6a0899b46d5315723">const</a> <a class="el" href="../../d9/def/namespacesrsran.html#a58e7c9f2c51a9ad6a0899b46d5315723">override</a></td></tr>
<tr class="memdesc:a48963b2cdedfb74bd1ecd00059d8cc17"><td class="mdescLeft">&#160;</td><td class="mdescRight">Validates PUSCH processor configuration parameters.  <br /></td></tr>
<tr class="separator:a48963b2cdedfb74bd1ecd00059d8cc17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_methods_classsrsran_1_1pusch__pdu__validator"><td colspan="2" onclick="javascript:dynsection.toggleInherit('pub_methods_classsrsran_1_1pusch__pdu__validator')"><img src="../../closed.png" alt="-"/>&#160;Public Member Functions inherited from <a class="el" href="../../dd/d92/classsrsran_1_1pusch__pdu__validator.html">srsran::pusch_pdu_validator</a></td></tr>
<tr class="memitem:ab23a0355d7e2785842158f860a7b6c11 inherit pub_methods_classsrsran_1_1pusch__pdu__validator" id="r_ab23a0355d7e2785842158f860a7b6c11"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="../../d9/def/namespacesrsran.html#a58e7c9f2c51a9ad6a0899b46d5315723">virtual</a>&#160;</td><td class="memItemRight" valign="bottom"><b>~pusch_pdu_validator</b> ()=<a class="el" href="../../d9/def/namespacesrsran.html#a58e7c9f2c51a9ad6a0899b46d5315723">default</a></td></tr>
<tr class="memdesc:ab23a0355d7e2785842158f860a7b6c11 inherit pub_methods_classsrsran_1_1pusch__pdu__validator"><td class="mdescLeft">&#160;</td><td class="mdescRight">Default destructor. <br /></td></tr>
<tr class="separator:ab23a0355d7e2785842158f860a7b6c11 inherit pub_methods_classsrsran_1_1pusch__pdu__validator"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Implements a parameter validator for <a class="el" href="../../d9/d55/classsrsran_1_1pusch__processor__impl.html">pusch_processor_impl</a>. </p>
</div><h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a id="a1b7ebde6ba5ea527699536b1b11817e3" name="a1b7ebde6ba5ea527699536b1b11817e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b7ebde6ba5ea527699536b1b11817e3">&#9670;&#160;</a></span>pusch_processor_validator_impl()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">srsran::pusch_processor_validator_impl::pusch_processor_validator_impl </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/def/namespacesrsran.html#a58e7c9f2c51a9ad6a0899b46d5315723">const</a> <a class="el" href="../../d7/d8f/structsrsran_1_1channel__estimate_1_1channel__estimate__dimensions.html">channel_estimate::channel_estimate_dimensions</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>ce_dims_</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">explicit</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Constructs PUSCH processor validator. </p>
<p>It requires channel estimate dimensions to limit the bandwidth, slot duration, number of receive ports and transmit layers.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">ce_dims_</td><td>Provides the channel estimates dimensions. </td></tr>
  </table>
  </dd>
</dl>
<div class="fragment"><div class="line"><span class="lineno">   51</span>                                                                                                       :</div>
<div class="line"><span class="lineno">   52</span>    ce_dims(<a class="code hl_function" href="../../d9/def/namespacesrsran.html#a58e7c9f2c51a9ad6a0899b46d5315723">ce_dims_</a>)</div>
<div class="line"><span class="lineno">   53</span>  {</div>
<div class="line"><span class="lineno">   54</span>    srsran_assert(</div>
<div class="line"><span class="lineno">   55</span>        (ce_dims.<a class="code hl_variable" href="../../d7/d8f/structsrsran_1_1channel__estimate_1_1channel__estimate__dimensions.html#a24df3f37b165eafa20372fb1a6d92593">nof_prb</a> &gt; 0) &amp;&amp; (ce_dims.<a class="code hl_variable" href="../../d7/d8f/structsrsran_1_1channel__estimate_1_1channel__estimate__dimensions.html#a24df3f37b165eafa20372fb1a6d92593">nof_prb</a> &lt;= MAX_RB), <span class="stringliteral">&quot;Invalid number of PRB (i.e. {}).&quot;</span>, ce_dims.<a class="code hl_variable" href="../../d7/d8f/structsrsran_1_1channel__estimate_1_1channel__estimate__dimensions.html#a24df3f37b165eafa20372fb1a6d92593">nof_prb</a>);</div>
<div class="line"><span class="lineno">   56</span>    srsran_assert((ce_dims.<a class="code hl_variable" href="../../d7/d8f/structsrsran_1_1channel__estimate_1_1channel__estimate__dimensions.html#a759f9917bb054394d9c63c6d200a5da0">nof_symbols</a> &gt; 0) &amp;&amp; (ce_dims.<a class="code hl_variable" href="../../d7/d8f/structsrsran_1_1channel__estimate_1_1channel__estimate__dimensions.html#a759f9917bb054394d9c63c6d200a5da0">nof_symbols</a> &lt;= MAX_NSYMB_PER_SLOT),</div>
<div class="line"><span class="lineno">   57</span>                  <span class="stringliteral">&quot;Invalid number of OFDM symbols.&quot;</span>);</div>
<div class="line"><span class="lineno">   58</span>    srsran_assert(ce_dims.<a class="code hl_variable" href="../../d7/d8f/structsrsran_1_1channel__estimate_1_1channel__estimate__dimensions.html#ac6d21f6cff9ce01f2e5371cad1874fcd">nof_rx_ports</a> &gt; 0, <span class="stringliteral">&quot;The number of receive ports cannot be zero.&quot;</span>);</div>
<div class="line"><span class="lineno">   59</span>    srsran_assert(ce_dims.<a class="code hl_variable" href="../../d7/d8f/structsrsran_1_1channel__estimate_1_1channel__estimate__dimensions.html#adf05f48ebdec3324019177430f92f5a7">nof_tx_layers</a> == 1, <span class="stringliteral">&quot;Only one transmit layer is currently supported.&quot;</span>);</div>
<div class="line"><span class="lineno">   60</span>  }</div>
<div class="ttc" id="anamespacesrsran_html_a58e7c9f2c51a9ad6a0899b46d5315723"><div class="ttname"><a href="../../d9/def/namespacesrsran.html#a58e7c9f2c51a9ad6a0899b46d5315723">srsran::mask_msb_ones</a></div><div class="ttdeci">constexpr Integer mask_msb_ones(size_t N)</div><div class="ttdoc">Returns an unsigned integer with the N most significant bits (MSB) set to one, and the remaining bits...</div><div class="ttdef"><b>Definition</b> bounded_bitset.h:65</div></div>
<div class="ttc" id="astructsrsran_1_1channel__estimate_1_1channel__estimate__dimensions_html_a24df3f37b165eafa20372fb1a6d92593"><div class="ttname"><a href="../../d7/d8f/structsrsran_1_1channel__estimate_1_1channel__estimate__dimensions.html#a24df3f37b165eafa20372fb1a6d92593">srsran::channel_estimate::channel_estimate_dimensions::nof_prb</a></div><div class="ttdeci">unsigned nof_prb</div><div class="ttdoc">Number of contiguous PRBs considered for channel estimation.</div><div class="ttdef"><b>Definition</b> channel_estimation.h:61</div></div>
<div class="ttc" id="astructsrsran_1_1channel__estimate_1_1channel__estimate__dimensions_html_a759f9917bb054394d9c63c6d200a5da0"><div class="ttname"><a href="../../d7/d8f/structsrsran_1_1channel__estimate_1_1channel__estimate__dimensions.html#a759f9917bb054394d9c63c6d200a5da0">srsran::channel_estimate::channel_estimate_dimensions::nof_symbols</a></div><div class="ttdeci">unsigned nof_symbols</div><div class="ttdoc">Number of contiguous OFDM symbols considered for channel estimation.</div><div class="ttdef"><b>Definition</b> channel_estimation.h:63</div></div>
<div class="ttc" id="astructsrsran_1_1channel__estimate_1_1channel__estimate__dimensions_html_ac6d21f6cff9ce01f2e5371cad1874fcd"><div class="ttname"><a href="../../d7/d8f/structsrsran_1_1channel__estimate_1_1channel__estimate__dimensions.html#ac6d21f6cff9ce01f2e5371cad1874fcd">srsran::channel_estimate::channel_estimate_dimensions::nof_rx_ports</a></div><div class="ttdeci">unsigned nof_rx_ports</div><div class="ttdoc">Number of receive ports.</div><div class="ttdef"><b>Definition</b> channel_estimation.h:65</div></div>
<div class="ttc" id="astructsrsran_1_1channel__estimate_1_1channel__estimate__dimensions_html_adf05f48ebdec3324019177430f92f5a7"><div class="ttname"><a href="../../d7/d8f/structsrsran_1_1channel__estimate_1_1channel__estimate__dimensions.html#adf05f48ebdec3324019177430f92f5a7">srsran::channel_estimate::channel_estimate_dimensions::nof_tx_layers</a></div><div class="ttdeci">unsigned nof_tx_layers</div><div class="ttdoc">Number of transmit layers.</div><div class="ttdef"><b>Definition</b> channel_estimation.h:67</div></div>
</div><!-- fragment -->
</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="a48963b2cdedfb74bd1ecd00059d8cc17" name="a48963b2cdedfb74bd1ecd00059d8cc17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a48963b2cdedfb74bd1ecd00059d8cc17">&#9670;&#160;</a></span>is_valid()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d9/db9/classbool.html">bool</a> pusch_processor_validator_impl::is_valid </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/def/namespacesrsran.html#a58e7c9f2c51a9ad6a0899b46d5315723">const</a> <a class="el" href="../../d7/d76/structsrsran_1_1pusch__processor_1_1pdu__t.html">pusch_processor::pdu_t</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>pdu</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Validates PUSCH processor configuration parameters. </p>
<dl class="section return"><dt>Returns</dt><dd>True if the parameters contained in <code>pdu</code> are supported, false otherwise. </dd></dl>

<p>Implements <a class="el" href="../../dd/d92/classsrsran_1_1pusch__pdu__validator.html#a14a78b621a39567544342f0daa8b5e52">srsran::pusch_pdu_validator</a>.</p>
<div class="fragment"><div class="line"><span class="lineno">  104</span>{</div>
<div class="line"><span class="lineno">  105</span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="../../d9/def/namespacesrsran.html#a58e7c9f2c51a9ad6a0899b46d5315723">nof_symbols_slot</a> = <a class="code hl_function" href="../../d9/def/namespacesrsran.html#aa1d2bd5d3008afda19c0949d241a73f7">get_nsymb_per_slot</a>(pdu.<a class="code hl_variable" href="../../d7/d76/structsrsran_1_1pusch__processor_1_1pdu__t.html#af401e2120f3f52955bca6276898d6a3a">cp</a>);</div>
<div class="line"><span class="lineno">  106</span> </div>
<div class="line"><span class="lineno">  107</span>  <span class="comment">// The BWP size exceeds the grid size.</span></div>
<div class="line"><span class="lineno">  108</span>  <span class="keywordflow">if</span> ((pdu.<a class="code hl_variable" href="../../d7/d76/structsrsran_1_1pusch__processor_1_1pdu__t.html#a1a74c1abf3da901caa852d7d0ac4b669">bwp_start_rb</a> + pdu.<a class="code hl_variable" href="../../d7/d76/structsrsran_1_1pusch__processor_1_1pdu__t.html#a1f1a3089e6d38d399439cc6a71d12d84">bwp_size_rb</a>) &gt; ce_dims.<a class="code hl_variable" href="../../d7/d8f/structsrsran_1_1channel__estimate_1_1channel__estimate__dimensions.html#a24df3f37b165eafa20372fb1a6d92593">nof_prb</a>) {</div>
<div class="line"><span class="lineno">  109</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><span class="lineno">  110</span>  }</div>
<div class="line"><span class="lineno">  111</span> </div>
<div class="line"><span class="lineno">  112</span>  <span class="comment">// The implementation only works with a single transmit layer.</span></div>
<div class="line"><span class="lineno">  113</span>  <span class="keywordflow">if</span> (pdu.<a class="code hl_variable" href="../../d7/d76/structsrsran_1_1pusch__processor_1_1pdu__t.html#a272c53853217adbede1db7f309a47eea">nof_tx_layers</a> &gt; ce_dims.<a class="code hl_variable" href="../../d7/d8f/structsrsran_1_1channel__estimate_1_1channel__estimate__dimensions.html#adf05f48ebdec3324019177430f92f5a7">nof_tx_layers</a>) {</div>
<div class="line"><span class="lineno">  114</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><span class="lineno">  115</span>  }</div>
<div class="line"><span class="lineno">  116</span> </div>
<div class="line"><span class="lineno">  117</span>  <span class="comment">// The number of receive ports cannot exceed the maximum dimensions.</span></div>
<div class="line"><span class="lineno">  118</span>  <span class="keywordflow">if</span> (pdu.<a class="code hl_variable" href="../../d7/d76/structsrsran_1_1pusch__processor_1_1pdu__t.html#ae4dc64d23fd9ad6371191f39e462e89f">rx_ports</a>.size() &gt; ce_dims.<a class="code hl_variable" href="../../d7/d8f/structsrsran_1_1channel__estimate_1_1channel__estimate__dimensions.html#ac6d21f6cff9ce01f2e5371cad1874fcd">nof_rx_ports</a>) {</div>
<div class="line"><span class="lineno">  119</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><span class="lineno">  120</span>  }</div>
<div class="line"><span class="lineno">  121</span> </div>
<div class="line"><span class="lineno">  122</span>  <span class="comment">// The frequency allocation is not compatible with the BWP parameters.</span></div>
<div class="line"><span class="lineno">  123</span>  <span class="keywordflow">if</span> (!pdu.<a class="code hl_variable" href="../../d7/d76/structsrsran_1_1pusch__processor_1_1pdu__t.html#a236d431582b3c7dc66ecb8d23616d18b">freq_alloc</a>.<a class="code hl_function" href="../../d8/db6/classsrsran_1_1rb__allocation.html#aff159e20220d4f65d552a24fbf6bf651">is_bwp_valid</a>(pdu.<a class="code hl_variable" href="../../d7/d76/structsrsran_1_1pusch__processor_1_1pdu__t.html#a1a74c1abf3da901caa852d7d0ac4b669">bwp_start_rb</a>, pdu.<a class="code hl_variable" href="../../d7/d76/structsrsran_1_1pusch__processor_1_1pdu__t.html#a1f1a3089e6d38d399439cc6a71d12d84">bwp_size_rb</a>)) {</div>
<div class="line"><span class="lineno">  124</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><span class="lineno">  125</span>  }</div>
<div class="line"><span class="lineno">  126</span> </div>
<div class="line"><span class="lineno">  127</span>  <span class="comment">// Currently, none of the UCI field sizes can exceed 11 bit.</span></div>
<div class="line"><span class="lineno">  128</span>  <span class="keyword">static</span> <span class="keyword">constexpr</span> <span class="keywordtype">unsigned</span> <a class="code hl_function" href="../../d9/def/namespacesrsran.html#a58e7c9f2c51a9ad6a0899b46d5315723">max_uci_len</a> = 11;</div>
<div class="line"><span class="lineno">  129</span>  <span class="keywordflow">if</span> ((pdu.<a class="code hl_variable" href="../../d7/d76/structsrsran_1_1pusch__processor_1_1pdu__t.html#a620baa5ce62f96112fe917bbbadf2a23">uci</a>.<a class="code hl_variable" href="../../db/d88/structsrsran_1_1pusch__processor_1_1uci__description.html#a6925eb757d8cb4cbede1c22174fbd5d5">nof_harq_ack</a> &gt; <a class="code hl_function" href="../../d9/def/namespacesrsran.html#a58e7c9f2c51a9ad6a0899b46d5315723">max_uci_len</a>) || (pdu.<a class="code hl_variable" href="../../d7/d76/structsrsran_1_1pusch__processor_1_1pdu__t.html#a620baa5ce62f96112fe917bbbadf2a23">uci</a>.<a class="code hl_variable" href="../../db/d88/structsrsran_1_1pusch__processor_1_1uci__description.html#a897934f406b61f863c27b0e3aa404092">nof_csi_part1</a> &gt; <a class="code hl_function" href="../../d9/def/namespacesrsran.html#a58e7c9f2c51a9ad6a0899b46d5315723">max_uci_len</a>)) {</div>
<div class="line"><span class="lineno">  130</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><span class="lineno">  131</span>  }</div>
<div class="line"><span class="lineno">  132</span> </div>
<div class="line"><span class="lineno">  133</span>  <span class="comment">// CSI Part 2 must not be present if CSI Part 1 is not present.</span></div>
<div class="line"><span class="lineno">  134</span>  <span class="keywordflow">if</span> ((pdu.<a class="code hl_variable" href="../../d7/d76/structsrsran_1_1pusch__processor_1_1pdu__t.html#a620baa5ce62f96112fe917bbbadf2a23">uci</a>.<a class="code hl_variable" href="../../db/d88/structsrsran_1_1pusch__processor_1_1uci__description.html#a897934f406b61f863c27b0e3aa404092">nof_csi_part1</a> == 0) &amp;&amp; !pdu.<a class="code hl_variable" href="../../d7/d76/structsrsran_1_1pusch__processor_1_1pdu__t.html#a620baa5ce62f96112fe917bbbadf2a23">uci</a>.<a class="code hl_variable" href="../../db/d88/structsrsran_1_1pusch__processor_1_1uci__description.html#ae70f67ab6483996b97237d2bf970d0cf">csi_part2_size</a>.<a class="code hl_variable" href="../../d6/d3d/structsrsran_1_1uci__part2__size__description.html#a736ffdaea48a4a70301e067314b0ab8d">entries</a>.empty()) {</div>
<div class="line"><span class="lineno">  135</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><span class="lineno">  136</span>  }</div>
<div class="line"><span class="lineno">  137</span> </div>
<div class="line"><span class="lineno">  138</span>  <span class="comment">// CSI Part 2 size parameters must be compatible with the CSI Part 1 number of bits.</span></div>
<div class="line"><span class="lineno">  139</span>  <span class="keywordflow">if</span> (!pdu.<a class="code hl_variable" href="../../d7/d76/structsrsran_1_1pusch__processor_1_1pdu__t.html#a620baa5ce62f96112fe917bbbadf2a23">uci</a>.<a class="code hl_variable" href="../../db/d88/structsrsran_1_1pusch__processor_1_1uci__description.html#ae70f67ab6483996b97237d2bf970d0cf">csi_part2_size</a>.<a class="code hl_function" href="../../d6/d3d/structsrsran_1_1uci__part2__size__description.html#ac1cfe2d5bb023f2845a239a30bb52af8">is_valid</a>(pdu.<a class="code hl_variable" href="../../d7/d76/structsrsran_1_1pusch__processor_1_1pdu__t.html#a620baa5ce62f96112fe917bbbadf2a23">uci</a>.<a class="code hl_variable" href="../../db/d88/structsrsran_1_1pusch__processor_1_1uci__description.html#a897934f406b61f863c27b0e3aa404092">nof_csi_part1</a>)) {</div>
<div class="line"><span class="lineno">  140</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><span class="lineno">  141</span>  }</div>
<div class="line"><span class="lineno">  142</span> </div>
<div class="line"><span class="lineno">  143</span>  <span class="comment">// The number of symbols carrying DM-RS must be greater than zero.</span></div>
<div class="line"><span class="lineno">  144</span>  <span class="keywordflow">if</span> (pdu.<a class="code hl_variable" href="../../d7/d76/structsrsran_1_1pusch__processor_1_1pdu__t.html#a2cc98050597bc516571d1a35fa699719">dmrs_symbol_mask</a>.<a class="code hl_function" href="../../d4/dae/classsrsran_1_1bounded__bitset.html#a0409da263eb1ccdc8cb491aac2a43bda">size</a>() != <a class="code hl_function" href="../../d9/def/namespacesrsran.html#a58e7c9f2c51a9ad6a0899b46d5315723">nof_symbols_slot</a>) {</div>
<div class="line"><span class="lineno">  145</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><span class="lineno">  146</span>  }</div>
<div class="line"><span class="lineno">  147</span> </div>
<div class="line"><span class="lineno">  148</span>  <span class="comment">// The number of symbols carrying DM-RS must be greater than zero.</span></div>
<div class="line"><span class="lineno">  149</span>  <span class="keywordflow">if</span> (pdu.<a class="code hl_variable" href="../../d7/d76/structsrsran_1_1pusch__processor_1_1pdu__t.html#a2cc98050597bc516571d1a35fa699719">dmrs_symbol_mask</a>.<a class="code hl_function" href="../../d4/dae/classsrsran_1_1bounded__bitset.html#a246b404a01b6aff51efb8304262c938b">none</a>()) {</div>
<div class="line"><span class="lineno">  150</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><span class="lineno">  151</span>  }</div>
<div class="line"><span class="lineno">  152</span> </div>
<div class="line"><span class="lineno">  153</span>  <span class="comment">// The index of the first OFDM symbol carrying DM-RS shall be equal to or greater than the first symbol allocated to</span></div>
<div class="line"><span class="lineno">  154</span>  <span class="comment">// transmission.</span></div>
<div class="line"><span class="lineno">  155</span>  <span class="keywordtype">int</span> <a class="code hl_function" href="../../d9/def/namespacesrsran.html#a58e7c9f2c51a9ad6a0899b46d5315723">first_dmrs_symbol_index</a> = pdu.<a class="code hl_variable" href="../../d7/d76/structsrsran_1_1pusch__processor_1_1pdu__t.html#a2cc98050597bc516571d1a35fa699719">dmrs_symbol_mask</a>.<a class="code hl_function" href="../../d4/dae/classsrsran_1_1bounded__bitset.html#aa2de3a0528dbe3ab78a6c764bef1eb0f">find_lowest</a>(<span class="keyword">true</span>);</div>
<div class="line"><span class="lineno">  156</span>  <span class="keywordflow">if</span> (<span class="keyword">static_cast&lt;</span><span class="keywordtype">unsigned</span><span class="keyword">&gt;</span>(<a class="code hl_function" href="../../d9/def/namespacesrsran.html#a58e7c9f2c51a9ad6a0899b46d5315723">first_dmrs_symbol_index</a>) &lt; pdu.<a class="code hl_variable" href="../../d7/d76/structsrsran_1_1pusch__processor_1_1pdu__t.html#afef6d73c420312a20e483b5cc991221d">start_symbol_index</a>) {</div>
<div class="line"><span class="lineno">  157</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><span class="lineno">  158</span>  }</div>
<div class="line"><span class="lineno">  159</span> </div>
<div class="line"><span class="lineno">  160</span>  <span class="comment">// The index of the last OFDM symbol carrying DM-RS shall not be larger than the last symbol allocated to</span></div>
<div class="line"><span class="lineno">  161</span>  <span class="comment">// transmission.</span></div>
<div class="line"><span class="lineno">  162</span>  <span class="keywordtype">int</span> <a class="code hl_function" href="../../d9/def/namespacesrsran.html#a58e7c9f2c51a9ad6a0899b46d5315723">last_dmrs_symbol_index</a> = pdu.<a class="code hl_variable" href="../../d7/d76/structsrsran_1_1pusch__processor_1_1pdu__t.html#a2cc98050597bc516571d1a35fa699719">dmrs_symbol_mask</a>.<a class="code hl_function" href="../../d4/dae/classsrsran_1_1bounded__bitset.html#a4113d614afd53f3e204dce4ec89963b9">find_highest</a>(<span class="keyword">true</span>);</div>
<div class="line"><span class="lineno">  163</span>  <span class="keywordflow">if</span> (<span class="keyword">static_cast&lt;</span><span class="keywordtype">unsigned</span><span class="keyword">&gt;</span>(<a class="code hl_function" href="../../d9/def/namespacesrsran.html#a58e7c9f2c51a9ad6a0899b46d5315723">last_dmrs_symbol_index</a>) &gt;= (pdu.<a class="code hl_variable" href="../../d7/d76/structsrsran_1_1pusch__processor_1_1pdu__t.html#afef6d73c420312a20e483b5cc991221d">start_symbol_index</a> + pdu.<a class="code hl_variable" href="../../d7/d76/structsrsran_1_1pusch__processor_1_1pdu__t.html#a0cb866eb0a851aa8cf696ff3688079f8">nof_symbols</a>)) {</div>
<div class="line"><span class="lineno">  164</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><span class="lineno">  165</span>  }</div>
<div class="line"><span class="lineno">  166</span> </div>
<div class="line"><span class="lineno">  167</span>  <span class="comment">// None of the occupied symbols must exceed the slot size.</span></div>
<div class="line"><span class="lineno">  168</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="../../d9/def/namespacesrsran.html#a58e7c9f2c51a9ad6a0899b46d5315723">nof_symbols_slot</a> &lt; (pdu.<a class="code hl_variable" href="../../d7/d76/structsrsran_1_1pusch__processor_1_1pdu__t.html#afef6d73c420312a20e483b5cc991221d">start_symbol_index</a> + pdu.<a class="code hl_variable" href="../../d7/d76/structsrsran_1_1pusch__processor_1_1pdu__t.html#a0cb866eb0a851aa8cf696ff3688079f8">nof_symbols</a>)) {</div>
<div class="line"><span class="lineno">  169</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><span class="lineno">  170</span>  }</div>
<div class="line"><span class="lineno">  171</span> </div>
<div class="line"><span class="lineno">  172</span>  <span class="comment">// Only DM-RS Type 1 is supported.</span></div>
<div class="line"><span class="lineno">  173</span>  <span class="keywordflow">if</span> (pdu.<a class="code hl_variable" href="../../d7/d76/structsrsran_1_1pusch__processor_1_1pdu__t.html#a454ac5192a8414cff363524cb2787480">dmrs</a> != dmrs_type::TYPE1) {</div>
<div class="line"><span class="lineno">  174</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><span class="lineno">  175</span>  }</div>
<div class="line"><span class="lineno">  176</span> </div>
<div class="line"><span class="lineno">  177</span>  <span class="comment">// Only two CDM groups without data is supported.</span></div>
<div class="line"><span class="lineno">  178</span>  <span class="keywordflow">if</span> (pdu.<a class="code hl_variable" href="../../d7/d76/structsrsran_1_1pusch__processor_1_1pdu__t.html#a4eb8e6f9a2baa516bcb65cb804ddb22d">nof_cdm_groups_without_data</a> != 2) {</div>
<div class="line"><span class="lineno">  179</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><span class="lineno">  180</span>  }</div>
<div class="line"><span class="lineno">  181</span> </div>
<div class="line"><span class="lineno">  182</span>  <span class="comment">// DC position is outside the channel estimate dimensions.</span></div>
<div class="line"><span class="lineno">  183</span>  <a class="code hl_class" href="../../d4/d3c/classsrsran_1_1interval.html">interval&lt;unsigned&gt;</a> <a class="code hl_function" href="../../d9/def/namespacesrsran.html#a58e7c9f2c51a9ad6a0899b46d5315723">dc_position_range</a>(0, ce_dims.<a class="code hl_variable" href="../../d7/d8f/structsrsran_1_1channel__estimate_1_1channel__estimate__dimensions.html#a24df3f37b165eafa20372fb1a6d92593">nof_prb</a> * NRE);</div>
<div class="line"><span class="lineno">  184</span>  <span class="keywordflow">if</span> (pdu.<a class="code hl_variable" href="../../d7/d76/structsrsran_1_1pusch__processor_1_1pdu__t.html#a076a68b25ab263b4ae141dd724b6ef08">dc_position</a>.<a class="code hl_function" href="../../d1/d57/classsrsran_1_1optional.html#a2f160539a76c3f4dd0b50b339b81202e">has_value</a>() &amp;&amp; !<a class="code hl_function" href="../../d9/def/namespacesrsran.html#a58e7c9f2c51a9ad6a0899b46d5315723">dc_position_range</a>.contains(pdu.<a class="code hl_variable" href="../../d7/d76/structsrsran_1_1pusch__processor_1_1pdu__t.html#a076a68b25ab263b4ae141dd724b6ef08">dc_position</a>.value())) {</div>
<div class="line"><span class="lineno">  185</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><span class="lineno">  186</span>  }</div>
<div class="line"><span class="lineno">  187</span> </div>
<div class="line"><span class="lineno">  188</span>  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><span class="lineno">  189</span>}</div>
<div class="ttc" id="aclasssrsran_1_1bounded__bitset_html_a0409da263eb1ccdc8cb491aac2a43bda"><div class="ttname"><a href="../../d4/dae/classsrsran_1_1bounded__bitset.html#a0409da263eb1ccdc8cb491aac2a43bda">srsran::bounded_bitset::size</a></div><div class="ttdeci">SRSRAN_FORCE_INLINE size_t size() const noexcept</div><div class="ttdoc">Current size of the bounded_bitset in bits.</div><div class="ttdef"><b>Definition</b> bounded_bitset.h:360</div></div>
<div class="ttc" id="aclasssrsran_1_1bounded__bitset_html_a246b404a01b6aff51efb8304262c938b"><div class="ttname"><a href="../../d4/dae/classsrsran_1_1bounded__bitset.html#a246b404a01b6aff51efb8304262c938b">srsran::bounded_bitset::none</a></div><div class="ttdeci">bool none() const noexcept</div><div class="ttdoc">Checks if at no bit in the bitset is set to 1.</div><div class="ttdef"><b>Definition</b> bounded_bitset.h:858</div></div>
<div class="ttc" id="aclasssrsran_1_1bounded__bitset_html_a4113d614afd53f3e204dce4ec89963b9"><div class="ttname"><a href="../../d4/dae/classsrsran_1_1bounded__bitset.html#a4113d614afd53f3e204dce4ec89963b9">srsran::bounded_bitset::find_highest</a></div><div class="ttdeci">int find_highest(bool value=true) const noexcept</div><div class="ttdoc">Finds the highest bit with value set to the value passed as argument.</div><div class="ttdef"><b>Definition</b> bounded_bitset.h:813</div></div>
<div class="ttc" id="aclasssrsran_1_1bounded__bitset_html_aa2de3a0528dbe3ab78a6c764bef1eb0f"><div class="ttname"><a href="../../d4/dae/classsrsran_1_1bounded__bitset.html#aa2de3a0528dbe3ab78a6c764bef1eb0f">srsran::bounded_bitset::find_lowest</a></div><div class="ttdeci">int find_lowest(bool value=true) const noexcept</div><div class="ttdoc">Finds the lowest bit with value set to the value passed as argument.</div><div class="ttdef"><b>Definition</b> bounded_bitset.h:642</div></div>
<div class="ttc" id="aclasssrsran_1_1interval_html"><div class="ttname"><a href="../../d4/d3c/classsrsran_1_1interval.html">srsran::interval</a></div><div class="ttdoc">Representation of an interval between two numeric-types with the math representation [start,...</div><div class="ttdef"><b>Definition</b> interval.h:36</div></div>
<div class="ttc" id="aclasssrsran_1_1optional_html_a2f160539a76c3f4dd0b50b339b81202e"><div class="ttname"><a href="../../d1/d57/classsrsran_1_1optional.html#a2f160539a76c3f4dd0b50b339b81202e">srsran::optional::has_value</a></div><div class="ttdeci">constexpr bool has_value() const noexcept</div><div class="ttdef"><b>Definition</b> optional.h:298</div></div>
<div class="ttc" id="aclasssrsran_1_1rb__allocation_html_aff159e20220d4f65d552a24fbf6bf651"><div class="ttname"><a href="../../d8/db6/classsrsran_1_1rb__allocation.html#aff159e20220d4f65d552a24fbf6bf651">srsran::rb_allocation::is_bwp_valid</a></div><div class="ttdeci">bool is_bwp_valid(unsigned bwp_start_rb, unsigned bwp_size_rb) const</div><div class="ttdoc">Determines whether the resource block allocation is valid for a given bandwidth part.</div><div class="ttdef"><b>Definition</b> rb_allocation.h:178</div></div>
<div class="ttc" id="anamespacesrsran_html_aa1d2bd5d3008afda19c0949d241a73f7"><div class="ttname"><a href="../../d9/def/namespacesrsran.html#aa1d2bd5d3008afda19c0949d241a73f7">srsran::get_nsymb_per_slot</a></div><div class="ttdeci">constexpr unsigned get_nsymb_per_slot(const cyclic_prefix cp)</div><div class="ttdoc">Defines the number of OFDM symbols per slot, according to TS 38.211 Tables 4.3.2-1 and 4....</div><div class="ttdef"><b>Definition</b> cyclic_prefix.h:108</div></div>
<div class="ttc" id="astructsrsran_1_1pusch__processor_1_1pdu__t_html_a076a68b25ab263b4ae141dd724b6ef08"><div class="ttname"><a href="../../d7/d76/structsrsran_1_1pusch__processor_1_1pdu__t.html#a076a68b25ab263b4ae141dd724b6ef08">srsran::pusch_processor::pdu_t::dc_position</a></div><div class="ttdeci">optional&lt; unsigned &gt; dc_position</div><div class="ttdoc">Direct current position.</div><div class="ttdef"><b>Definition</b> pusch_processor.h:151</div></div>
<div class="ttc" id="astructsrsran_1_1pusch__processor_1_1pdu__t_html_a0cb866eb0a851aa8cf696ff3688079f8"><div class="ttname"><a href="../../d7/d76/structsrsran_1_1pusch__processor_1_1pdu__t.html#a0cb866eb0a851aa8cf696ff3688079f8">srsran::pusch_processor::pdu_t::nof_symbols</a></div><div class="ttdeci">unsigned nof_symbols</div><div class="ttdoc">Time domain allocation number of symbols (1...14).</div><div class="ttdef"><b>Definition</b> pusch_processor.h:140</div></div>
<div class="ttc" id="astructsrsran_1_1pusch__processor_1_1pdu__t_html_a1a74c1abf3da901caa852d7d0ac4b669"><div class="ttname"><a href="../../d7/d76/structsrsran_1_1pusch__processor_1_1pdu__t.html#a1a74c1abf3da901caa852d7d0ac4b669">srsran::pusch_processor::pdu_t::bwp_start_rb</a></div><div class="ttdeci">unsigned bwp_start_rb</div><div class="ttdoc">BWP start RB index from reference CRB {0...274}.</div><div class="ttdef"><b>Definition</b> pusch_processor.h:97</div></div>
<div class="ttc" id="astructsrsran_1_1pusch__processor_1_1pdu__t_html_a1f1a3089e6d38d399439cc6a71d12d84"><div class="ttname"><a href="../../d7/d76/structsrsran_1_1pusch__processor_1_1pdu__t.html#a1f1a3089e6d38d399439cc6a71d12d84">srsran::pusch_processor::pdu_t::bwp_size_rb</a></div><div class="ttdeci">unsigned bwp_size_rb</div><div class="ttdoc">Number of contiguous PRBs allocated to the BWP {1...275}.</div><div class="ttdef"><b>Definition</b> pusch_processor.h:95</div></div>
<div class="ttc" id="astructsrsran_1_1pusch__processor_1_1pdu__t_html_a236d431582b3c7dc66ecb8d23616d18b"><div class="ttname"><a href="../../d7/d76/structsrsran_1_1pusch__processor_1_1pdu__t.html#a236d431582b3c7dc66ecb8d23616d18b">srsran::pusch_processor::pdu_t::freq_alloc</a></div><div class="ttdeci">rb_allocation freq_alloc</div><div class="ttdoc">Frequency domain allocation.</div><div class="ttdef"><b>Definition</b> pusch_processor.h:136</div></div>
<div class="ttc" id="astructsrsran_1_1pusch__processor_1_1pdu__t_html_a272c53853217adbede1db7f309a47eea"><div class="ttname"><a href="../../d7/d76/structsrsran_1_1pusch__processor_1_1pdu__t.html#a272c53853217adbede1db7f309a47eea">srsran::pusch_processor::pdu_t::nof_tx_layers</a></div><div class="ttdeci">unsigned nof_tx_layers</div><div class="ttdoc">Number of transmission layers as per TS38.211 Section 6.3.1.3.</div><div class="ttdef"><b>Definition</b> pusch_processor.h:113</div></div>
<div class="ttc" id="astructsrsran_1_1pusch__processor_1_1pdu__t_html_a2cc98050597bc516571d1a35fa699719"><div class="ttname"><a href="../../d7/d76/structsrsran_1_1pusch__processor_1_1pdu__t.html#a2cc98050597bc516571d1a35fa699719">srsran::pusch_processor::pdu_t::dmrs_symbol_mask</a></div><div class="ttdeci">symbol_slot_mask dmrs_symbol_mask</div><div class="ttdoc">Indicates which symbol in the slot transmit DMRS.</div><div class="ttdef"><b>Definition</b> pusch_processor.h:117</div></div>
<div class="ttc" id="astructsrsran_1_1pusch__processor_1_1pdu__t_html_a454ac5192a8414cff363524cb2787480"><div class="ttname"><a href="../../d7/d76/structsrsran_1_1pusch__processor_1_1pdu__t.html#a454ac5192a8414cff363524cb2787480">srsran::pusch_processor::pdu_t::dmrs</a></div><div class="ttdeci">dmrs_type dmrs</div><div class="ttdoc">Indicates the DMRS type.</div><div class="ttdef"><b>Definition</b> pusch_processor.h:119</div></div>
<div class="ttc" id="astructsrsran_1_1pusch__processor_1_1pdu__t_html_a4eb8e6f9a2baa516bcb65cb804ddb22d"><div class="ttname"><a href="../../d7/d76/structsrsran_1_1pusch__processor_1_1pdu__t.html#a4eb8e6f9a2baa516bcb65cb804ddb22d">srsran::pusch_processor::pdu_t::nof_cdm_groups_without_data</a></div><div class="ttdeci">unsigned nof_cdm_groups_without_data</div><div class="ttdoc">Number of DMRS CDM groups without data.</div><div class="ttdef"><b>Definition</b> pusch_processor.h:134</div></div>
<div class="ttc" id="astructsrsran_1_1pusch__processor_1_1pdu__t_html_a620baa5ce62f96112fe917bbbadf2a23"><div class="ttname"><a href="../../d7/d76/structsrsran_1_1pusch__processor_1_1pdu__t.html#a620baa5ce62f96112fe917bbbadf2a23">srsran::pusch_processor::pdu_t::uci</a></div><div class="ttdeci">uci_description uci</div><div class="ttdoc">Uplink control information parameters.</div><div class="ttdef"><b>Definition</b> pusch_processor.h:105</div></div>
<div class="ttc" id="astructsrsran_1_1pusch__processor_1_1pdu__t_html_ae4dc64d23fd9ad6371191f39e462e89f"><div class="ttname"><a href="../../d7/d76/structsrsran_1_1pusch__processor_1_1pdu__t.html#ae4dc64d23fd9ad6371191f39e462e89f">srsran::pusch_processor::pdu_t::rx_ports</a></div><div class="ttdeci">static_vector&lt; uint8_t, MAX_PORTS &gt; rx_ports</div><div class="ttdoc">Port indexes the PUSCH reception is mapped to.</div><div class="ttdef"><b>Definition</b> pusch_processor.h:115</div></div>
<div class="ttc" id="astructsrsran_1_1pusch__processor_1_1pdu__t_html_af401e2120f3f52955bca6276898d6a3a"><div class="ttname"><a href="../../d7/d76/structsrsran_1_1pusch__processor_1_1pdu__t.html#af401e2120f3f52955bca6276898d6a3a">srsran::pusch_processor::pdu_t::cp</a></div><div class="ttdeci">cyclic_prefix cp</div><div class="ttdoc">Cyclic prefix type.</div><div class="ttdef"><b>Definition</b> pusch_processor.h:99</div></div>
<div class="ttc" id="astructsrsran_1_1pusch__processor_1_1pdu__t_html_afef6d73c420312a20e483b5cc991221d"><div class="ttname"><a href="../../d7/d76/structsrsran_1_1pusch__processor_1_1pdu__t.html#afef6d73c420312a20e483b5cc991221d">srsran::pusch_processor::pdu_t::start_symbol_index</a></div><div class="ttdeci">unsigned start_symbol_index</div><div class="ttdoc">Time domain allocation start symbol index (0...12).</div><div class="ttdef"><b>Definition</b> pusch_processor.h:138</div></div>
<div class="ttc" id="astructsrsran_1_1pusch__processor_1_1uci__description_html_a6925eb757d8cb4cbede1c22174fbd5d5"><div class="ttname"><a href="../../db/d88/structsrsran_1_1pusch__processor_1_1uci__description.html#a6925eb757d8cb4cbede1c22174fbd5d5">srsran::pusch_processor::uci_description::nof_harq_ack</a></div><div class="ttdeci">unsigned nof_harq_ack</div><div class="ttdoc">Number of HARQ-ACK information bits.</div><div class="ttdef"><b>Definition</b> pusch_processor.h:67</div></div>
<div class="ttc" id="astructsrsran_1_1pusch__processor_1_1uci__description_html_a897934f406b61f863c27b0e3aa404092"><div class="ttname"><a href="../../db/d88/structsrsran_1_1pusch__processor_1_1uci__description.html#a897934f406b61f863c27b0e3aa404092">srsran::pusch_processor::uci_description::nof_csi_part1</a></div><div class="ttdeci">unsigned nof_csi_part1</div><div class="ttdoc">Number of CSI Part 1 information bits.</div><div class="ttdef"><b>Definition</b> pusch_processor.h:69</div></div>
<div class="ttc" id="astructsrsran_1_1pusch__processor_1_1uci__description_html_ae70f67ab6483996b97237d2bf970d0cf"><div class="ttname"><a href="../../db/d88/structsrsran_1_1pusch__processor_1_1uci__description.html#ae70f67ab6483996b97237d2bf970d0cf">srsran::pusch_processor::uci_description::csi_part2_size</a></div><div class="ttdeci">uci_part2_size_description csi_part2_size</div><div class="ttdoc">CSI Part 1 correspondence to CSI Part 2 number of bits.</div><div class="ttdef"><b>Definition</b> pusch_processor.h:71</div></div>
<div class="ttc" id="astructsrsran_1_1uci__part2__size__description_html_a736ffdaea48a4a70301e067314b0ab8d"><div class="ttname"><a href="../../d6/d3d/structsrsran_1_1uci__part2__size__description.html#a736ffdaea48a4a70301e067314b0ab8d">srsran::uci_part2_size_description::entries</a></div><div class="ttdeci">static_vector&lt; entry, max_nof_entries &gt; entries</div><div class="ttdoc">CSI Part 2 entries.</div><div class="ttdef"><b>Definition</b> uci_part2_size_description.h:83</div></div>
<div class="ttc" id="astructsrsran_1_1uci__part2__size__description_html_ac1cfe2d5bb023f2845a239a30bb52af8"><div class="ttname"><a href="../../d6/d3d/structsrsran_1_1uci__part2__size__description.html#ac1cfe2d5bb023f2845a239a30bb52af8">srsran::uci_part2_size_description::is_valid</a></div><div class="ttdeci">bool is_valid(unsigned uci_part1_nof_bits) const</div><div class="ttdoc">Checks if the UCI part 2 size description is consistent with the CSI Part 1 reports sizes.</div><div class="ttdef"><b>Definition</b> uci_part2_size_description.h:86</div></div>
</div><!-- fragment -->
</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li>lib/phy/upper/channel_processors/pusch/<a class="el" href="../../df/d1b/pusch__processor__impl_8h_source.html">pusch_processor_impl.h</a></li>
<li>lib/phy/upper/channel_processors/pusch/<b>pusch_processor_impl.cpp</b></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.10.0
</small></address>
</body>
</html>
