$date
	Sat Oct 22 19:28:28 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#568174
b1100 &
b1100 %
1$
b1100 !
1"
#568175
0"
#568178
b110 &
b110 %
#568182
b11 &
b11 %
#568186
b1010 &
b1010 %
#568190
b101 &
b101 %
#568194
b10000 &
b10000 %
#568198
b1000 &
b1000 %
#568202
b100 &
b100 %
#568206
b10 &
b10 %
#568210
b1 &
b1 %
1#
#568214
b0 &
0#
b0 %
0$
#1517029
b101 !
1"
#1517030
b101 &
b101 %
1$
#1517031
0"
#1517034
b10000 &
b10000 %
#1517038
b1000 &
b1000 %
#1517042
b100 &
b100 %
#1517046
b10 &
b10 %
#1517050
b1 &
b1 %
1#
#1517054
b0 &
0#
b0 %
0$
#2474186
b1000 &
b1000 %
1$
b1000 !
1"
#2474187
0"
#2474190
b100 &
b100 %
#2474194
b10 &
b10 %
#2474198
b1 &
1#
b1 %
#2474202
b0 &
b0 %
0#
0$
#4500012
