/* Generated by Yosys 0.7 (git sha1 61f6811, gcc 4.8.4-2ubuntu1~14.04.3 -O2 -fstack-protector -fPIC -Os) */

(* top =  1  *)
(* src = "synth.v:1" *)
module synth(clk, reset_L, out_synth0, out_synth1, data_in, valid_in, valid_out0_synth, valid_out1_synth);
  (* src = "synth.v:51" *)
  wire _000_;
  wire _001_;
  wire _002_;
  wire _003_;
  wire _004_;
  wire _005_;
  wire _006_;
  wire _007_;
  wire _008_;
  wire _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire _042_;
  wire _043_;
  wire _044_;
  wire _045_;
  wire _046_;
  wire _047_;
  wire _048_;
  wire _049_;
  wire _050_;
  wire _051_;
  wire _052_;
  wire _053_;
  wire _054_;
  wire _055_;
  wire _056_;
  (* src = "synth.v:2" *)
  input clk;
  (* src = "synth.v:6" *)
  input [7:0] data_in;
  (* src = "synth.v:12" *)
  wire [7:0] data_out0_mem;
  (* src = "synth.v:13" *)
  wire [7:0] data_out1_mem;
  (* src = "synth.v:4" *)
  output [7:0] out_synth0;
  (* src = "synth.v:5" *)
  output [7:0] out_synth1;
  (* src = "synth.v:3" *)
  input reset_L;
  (* src = "synth.v:11" *)
  wire selector;
  (* src = "synth.v:7" *)
  input valid_in;
  (* init = 1'b0 *)
  (* src = "synth.v:8" *)
  output valid_out0_synth;
  (* init = 1'b0 *)
  (* src = "synth.v:9" *)
  output valid_out1_synth;
  NOT _057_ (
    .A(valid_in),
    .Y(_015_)
  );
  NAND _058_ (
    .A(reset_L),
    .B(selector),
    .Y(_016_)
  );
  NOR _059_ (
    .A(_016_),
    .B(_015_),
    .Y(valid_out1_synth)
  );
  NOT _060_ (
    .A(reset_L),
    .Y(_017_)
  );
  NOR _061_ (
    .A(_017_),
    .B(selector),
    .Y(_000_)
  );
  NOT _062_ (
    .A(selector),
    .Y(_018_)
  );
  NAND _063_ (
    .A(reset_L),
    .B(_018_),
    .Y(_019_)
  );
  NOR _064_ (
    .A(_019_),
    .B(_015_),
    .Y(valid_out0_synth)
  );
  NAND _065_ (
    .A(_019_),
    .B(valid_in),
    .Y(_020_)
  );
  NAND _066_ (
    .A(_020_),
    .B(data_out1_mem[0]),
    .Y(_021_)
  );
  NOT _067_ (
    .A(_016_),
    .Y(_022_)
  );
  NOT _068_ (
    .A(data_in[0]),
    .Y(_023_)
  );
  NOR _069_ (
    .A(_015_),
    .B(_023_),
    .Y(_024_)
  );
  NAND _070_ (
    .A(_024_),
    .B(_022_),
    .Y(_025_)
  );
  NAND _071_ (
    .A(_025_),
    .B(_021_),
    .Y(out_synth1[0])
  );
  NAND _072_ (
    .A(_020_),
    .B(data_out1_mem[1]),
    .Y(_026_)
  );
  NOT _073_ (
    .A(data_in[1]),
    .Y(_027_)
  );
  NOR _074_ (
    .A(_015_),
    .B(_027_),
    .Y(_028_)
  );
  NAND _075_ (
    .A(_028_),
    .B(_022_),
    .Y(_029_)
  );
  NAND _076_ (
    .A(_029_),
    .B(_026_),
    .Y(out_synth1[1])
  );
  NAND _077_ (
    .A(_020_),
    .B(data_out1_mem[2]),
    .Y(_030_)
  );
  NOT _078_ (
    .A(data_in[2]),
    .Y(_031_)
  );
  NOR _079_ (
    .A(_015_),
    .B(_031_),
    .Y(_032_)
  );
  NAND _080_ (
    .A(_032_),
    .B(_022_),
    .Y(_033_)
  );
  NAND _081_ (
    .A(_033_),
    .B(_030_),
    .Y(out_synth1[2])
  );
  NAND _082_ (
    .A(_020_),
    .B(data_out1_mem[3]),
    .Y(_034_)
  );
  NOT _083_ (
    .A(data_in[3]),
    .Y(_035_)
  );
  NOR _084_ (
    .A(_015_),
    .B(_035_),
    .Y(_036_)
  );
  NAND _085_ (
    .A(_036_),
    .B(_022_),
    .Y(_037_)
  );
  NAND _086_ (
    .A(_037_),
    .B(_034_),
    .Y(out_synth1[3])
  );
  NAND _087_ (
    .A(_020_),
    .B(data_out1_mem[4]),
    .Y(_038_)
  );
  NOT _088_ (
    .A(data_in[4]),
    .Y(_039_)
  );
  NOR _089_ (
    .A(_015_),
    .B(_039_),
    .Y(_040_)
  );
  NAND _090_ (
    .A(_040_),
    .B(_022_),
    .Y(_041_)
  );
  NAND _091_ (
    .A(_041_),
    .B(_038_),
    .Y(out_synth1[4])
  );
  NAND _092_ (
    .A(_020_),
    .B(data_out1_mem[5]),
    .Y(_042_)
  );
  NOT _093_ (
    .A(data_in[5]),
    .Y(_043_)
  );
  NOR _094_ (
    .A(_015_),
    .B(_043_),
    .Y(_044_)
  );
  NAND _095_ (
    .A(_044_),
    .B(_022_),
    .Y(_045_)
  );
  NAND _096_ (
    .A(_045_),
    .B(_042_),
    .Y(out_synth1[5])
  );
  NAND _097_ (
    .A(_020_),
    .B(data_out1_mem[6]),
    .Y(_046_)
  );
  NOT _098_ (
    .A(data_in[6]),
    .Y(_047_)
  );
  NOR _099_ (
    .A(_015_),
    .B(_047_),
    .Y(_048_)
  );
  NAND _100_ (
    .A(_048_),
    .B(_022_),
    .Y(_049_)
  );
  NAND _101_ (
    .A(_049_),
    .B(_046_),
    .Y(out_synth1[6])
  );
  NAND _102_ (
    .A(_020_),
    .B(data_out1_mem[7]),
    .Y(_050_)
  );
  NOT _103_ (
    .A(data_in[7]),
    .Y(_051_)
  );
  NOR _104_ (
    .A(_015_),
    .B(_051_),
    .Y(_052_)
  );
  NAND _105_ (
    .A(_052_),
    .B(_022_),
    .Y(_053_)
  );
  NAND _106_ (
    .A(_053_),
    .B(_050_),
    .Y(out_synth1[7])
  );
  NAND _107_ (
    .A(_016_),
    .B(valid_in),
    .Y(_054_)
  );
  NAND _108_ (
    .A(_054_),
    .B(data_out0_mem[0]),
    .Y(_055_)
  );
  NAND _109_ (
    .A(_024_),
    .B(_000_),
    .Y(_056_)
  );
  NAND _110_ (
    .A(_056_),
    .B(_055_),
    .Y(out_synth0[0])
  );
  NAND _111_ (
    .A(_054_),
    .B(data_out0_mem[1]),
    .Y(_001_)
  );
  NAND _112_ (
    .A(_028_),
    .B(_000_),
    .Y(_002_)
  );
  NAND _113_ (
    .A(_002_),
    .B(_001_),
    .Y(out_synth0[1])
  );
  NAND _114_ (
    .A(_054_),
    .B(data_out0_mem[2]),
    .Y(_003_)
  );
  NAND _115_ (
    .A(_032_),
    .B(_000_),
    .Y(_004_)
  );
  NAND _116_ (
    .A(_004_),
    .B(_003_),
    .Y(out_synth0[2])
  );
  NAND _117_ (
    .A(_054_),
    .B(data_out0_mem[3]),
    .Y(_005_)
  );
  NAND _118_ (
    .A(_036_),
    .B(_000_),
    .Y(_006_)
  );
  NAND _119_ (
    .A(_006_),
    .B(_005_),
    .Y(out_synth0[3])
  );
  NAND _120_ (
    .A(_054_),
    .B(data_out0_mem[4]),
    .Y(_007_)
  );
  NAND _121_ (
    .A(_040_),
    .B(_000_),
    .Y(_008_)
  );
  NAND _122_ (
    .A(_008_),
    .B(_007_),
    .Y(out_synth0[4])
  );
  NAND _123_ (
    .A(_054_),
    .B(data_out0_mem[5]),
    .Y(_009_)
  );
  NAND _124_ (
    .A(_044_),
    .B(_000_),
    .Y(_010_)
  );
  NAND _125_ (
    .A(_010_),
    .B(_009_),
    .Y(out_synth0[5])
  );
  NAND _126_ (
    .A(_054_),
    .B(data_out0_mem[6]),
    .Y(_011_)
  );
  NAND _127_ (
    .A(_048_),
    .B(_000_),
    .Y(_012_)
  );
  NAND _128_ (
    .A(_012_),
    .B(_011_),
    .Y(out_synth0[6])
  );
  NAND _129_ (
    .A(_054_),
    .B(data_out0_mem[7]),
    .Y(_013_)
  );
  NAND _130_ (
    .A(_052_),
    .B(_000_),
    .Y(_014_)
  );
  NAND _131_ (
    .A(_014_),
    .B(_013_),
    .Y(out_synth0[7])
  );
  DFF _132_ (
    .C(clk),
    .D(_000_),
    .Q(selector)
  );
  DFF _133_ (
    .C(clk),
    .D(out_synth0[0]),
    .Q(data_out0_mem[0])
  );
  DFF _134_ (
    .C(clk),
    .D(out_synth0[1]),
    .Q(data_out0_mem[1])
  );
  DFF _135_ (
    .C(clk),
    .D(out_synth0[2]),
    .Q(data_out0_mem[2])
  );
  DFF _136_ (
    .C(clk),
    .D(out_synth0[3]),
    .Q(data_out0_mem[3])
  );
  DFF _137_ (
    .C(clk),
    .D(out_synth0[4]),
    .Q(data_out0_mem[4])
  );
  DFF _138_ (
    .C(clk),
    .D(out_synth0[5]),
    .Q(data_out0_mem[5])
  );
  DFF _139_ (
    .C(clk),
    .D(out_synth0[6]),
    .Q(data_out0_mem[6])
  );
  DFF _140_ (
    .C(clk),
    .D(out_synth0[7]),
    .Q(data_out0_mem[7])
  );
  DFF _141_ (
    .C(clk),
    .D(out_synth1[0]),
    .Q(data_out1_mem[0])
  );
  DFF _142_ (
    .C(clk),
    .D(out_synth1[1]),
    .Q(data_out1_mem[1])
  );
  DFF _143_ (
    .C(clk),
    .D(out_synth1[2]),
    .Q(data_out1_mem[2])
  );
  DFF _144_ (
    .C(clk),
    .D(out_synth1[3]),
    .Q(data_out1_mem[3])
  );
  DFF _145_ (
    .C(clk),
    .D(out_synth1[4]),
    .Q(data_out1_mem[4])
  );
  DFF _146_ (
    .C(clk),
    .D(out_synth1[5]),
    .Q(data_out1_mem[5])
  );
  DFF _147_ (
    .C(clk),
    .D(out_synth1[6]),
    .Q(data_out1_mem[6])
  );
  DFF _148_ (
    .C(clk),
    .D(out_synth1[7]),
    .Q(data_out1_mem[7])
  );
endmodule
