

================================================================
== Vivado HLS Report for 'Loop_1_proc181'
================================================================
* Date:           Sun Feb 21 01:45:05 2021

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        nnet_stream
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  13.00|     6.888|        1.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  2113|  2113|  2113|  2113|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |             |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  2112|  2112|        66|          -|          -|    32|    no    |
        | + Loop 1.1  |    64|    64|         2|          -|          -|    32|    no    |
        +-------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|      0|     66|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        1|      -|      0|      0|
|Multiplexer      |        -|      -|      -|     63|
|Register         |        -|      -|     35|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        1|      0|     35|    129|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |    ~0   |      0|   ~0  |   ~0  |
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +-------------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |          Memory         |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |input_activations_V_s_U  |Loop_1_proc181_inbkb  |        1|  0|   0|  1024|    8|     1|         8192|
    +-------------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total                    |                      |        1|  0|   0|  1024|    8|     1|         8192|
    +-------------------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |i_fu_93_p2                |     +    |      0|  0|  15|           6|           1|
    |j_fu_117_p2               |     +    |      0|  0|  15|           6|           1|
    |tmp_s_fu_127_p2           |     +    |      0|  0|  12|          12|          12|
    |exitcond45_i_i_fu_111_p2  |   icmp   |      0|  0|  11|           6|           7|
    |exitcond46_i_i_fu_87_p2   |   icmp   |      0|  0|  11|           6|           7|
    |ap_block_state1           |    or    |      0|  0|   2|           1|           1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0|  66|          37|          29|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  27|          5|    1|          5|
    |ap_done             |   9|          2|    1|          2|
    |i_0_i_i_reg_65      |   9|          2|    6|         12|
    |image_in_V_V_blk_n  |   9|          2|    1|          2|
    |j_0_i_i_reg_76      |   9|          2|    6|         12|
    +--------------------+----+-----------+-----+-----------+
    |Total               |  63|         13|   15|         33|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+---+----+-----+-----------+
    |         Name         | FF| LUT| Bits| Const Bits|
    +----------------------+---+----+-----+-----------+
    |ap_CS_fsm             |  4|   0|    4|          0|
    |ap_done_reg           |  1|   0|    1|          0|
    |i_0_i_i_reg_65        |  6|   0|    6|          0|
    |i_reg_140             |  6|   0|    6|          0|
    |j_0_i_i_reg_76        |  6|   0|    6|          0|
    |j_reg_153             |  6|   0|    6|          0|
    |tmp_141_cast_reg_145  |  6|   0|   12|          6|
    +----------------------+---+----+-----+-----------+
    |Total                 | 35|   0|   41|          6|
    +----------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+----------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+---------------------+-----+-----+------------+----------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs | Loop_1_proc181 | return value |
|ap_rst               |  in |    1| ap_ctrl_hs | Loop_1_proc181 | return value |
|ap_start             |  in |    1| ap_ctrl_hs | Loop_1_proc181 | return value |
|ap_done              | out |    1| ap_ctrl_hs | Loop_1_proc181 | return value |
|ap_continue          |  in |    1| ap_ctrl_hs | Loop_1_proc181 | return value |
|ap_idle              | out |    1| ap_ctrl_hs | Loop_1_proc181 | return value |
|ap_ready             | out |    1| ap_ctrl_hs | Loop_1_proc181 | return value |
|image_in_V_V_din     | out |    8|   ap_fifo  |  image_in_V_V  |    pointer   |
|image_in_V_V_full_n  |  in |    1|   ap_fifo  |  image_in_V_V  |    pointer   |
|image_in_V_V_write   | out |    1|   ap_fifo  |  image_in_V_V  |    pointer   |
+---------------------+-----+-----+------------+----------------+--------------+

