TimeQuest Timing Analyzer report for stopwatch
Wed Feb 25 15:23:27 2015
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clock'
 13. Slow 1200mV 85C Model Setup: 'BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]'
 14. Slow 1200mV 85C Model Setup: 'BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]'
 15. Slow 1200mV 85C Model Setup: 'BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]'
 16. Slow 1200mV 85C Model Setup: 'clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]'
 17. Slow 1200mV 85C Model Hold: 'clock'
 18. Slow 1200mV 85C Model Hold: 'clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]'
 19. Slow 1200mV 85C Model Hold: 'BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]'
 20. Slow 1200mV 85C Model Hold: 'BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]'
 21. Slow 1200mV 85C Model Hold: 'BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]'
 22. Slow 1200mV 85C Model Minimum Pulse Width: 'clock'
 23. Slow 1200mV 85C Model Minimum Pulse Width: 'BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]'
 24. Slow 1200mV 85C Model Minimum Pulse Width: 'BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]'
 25. Slow 1200mV 85C Model Minimum Pulse Width: 'BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]'
 26. Slow 1200mV 85C Model Minimum Pulse Width: 'clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]'
 27. Setup Times
 28. Hold Times
 29. Clock to Output Times
 30. Minimum Clock to Output Times
 31. Slow 1200mV 85C Model Metastability Report
 32. Slow 1200mV 0C Model Fmax Summary
 33. Slow 1200mV 0C Model Setup Summary
 34. Slow 1200mV 0C Model Hold Summary
 35. Slow 1200mV 0C Model Recovery Summary
 36. Slow 1200mV 0C Model Removal Summary
 37. Slow 1200mV 0C Model Minimum Pulse Width Summary
 38. Slow 1200mV 0C Model Setup: 'clock'
 39. Slow 1200mV 0C Model Setup: 'BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]'
 40. Slow 1200mV 0C Model Setup: 'BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]'
 41. Slow 1200mV 0C Model Setup: 'BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]'
 42. Slow 1200mV 0C Model Setup: 'clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]'
 43. Slow 1200mV 0C Model Hold: 'clock'
 44. Slow 1200mV 0C Model Hold: 'clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]'
 45. Slow 1200mV 0C Model Hold: 'BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]'
 46. Slow 1200mV 0C Model Hold: 'BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]'
 47. Slow 1200mV 0C Model Hold: 'BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]'
 48. Slow 1200mV 0C Model Minimum Pulse Width: 'clock'
 49. Slow 1200mV 0C Model Minimum Pulse Width: 'BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]'
 50. Slow 1200mV 0C Model Minimum Pulse Width: 'BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]'
 51. Slow 1200mV 0C Model Minimum Pulse Width: 'BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]'
 52. Slow 1200mV 0C Model Minimum Pulse Width: 'clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]'
 53. Setup Times
 54. Hold Times
 55. Clock to Output Times
 56. Minimum Clock to Output Times
 57. Slow 1200mV 0C Model Metastability Report
 58. Fast 1200mV 0C Model Setup Summary
 59. Fast 1200mV 0C Model Hold Summary
 60. Fast 1200mV 0C Model Recovery Summary
 61. Fast 1200mV 0C Model Removal Summary
 62. Fast 1200mV 0C Model Minimum Pulse Width Summary
 63. Fast 1200mV 0C Model Setup: 'clock'
 64. Fast 1200mV 0C Model Setup: 'BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]'
 65. Fast 1200mV 0C Model Setup: 'BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]'
 66. Fast 1200mV 0C Model Setup: 'BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]'
 67. Fast 1200mV 0C Model Setup: 'clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]'
 68. Fast 1200mV 0C Model Hold: 'clock'
 69. Fast 1200mV 0C Model Hold: 'clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]'
 70. Fast 1200mV 0C Model Hold: 'BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]'
 71. Fast 1200mV 0C Model Hold: 'BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]'
 72. Fast 1200mV 0C Model Hold: 'BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]'
 73. Fast 1200mV 0C Model Minimum Pulse Width: 'clock'
 74. Fast 1200mV 0C Model Minimum Pulse Width: 'BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]'
 75. Fast 1200mV 0C Model Minimum Pulse Width: 'BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]'
 76. Fast 1200mV 0C Model Minimum Pulse Width: 'BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]'
 77. Fast 1200mV 0C Model Minimum Pulse Width: 'clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]'
 78. Setup Times
 79. Hold Times
 80. Clock to Output Times
 81. Minimum Clock to Output Times
 82. Fast 1200mV 0C Model Metastability Report
 83. Multicorner Timing Analysis Summary
 84. Setup Times
 85. Hold Times
 86. Clock to Output Times
 87. Minimum Clock to Output Times
 88. Board Trace Model Assignments
 89. Input Transition Times
 90. Slow Corner Signal Integrity Metrics
 91. Fast Corner Signal Integrity Metrics
 92. Setup Transfers
 93. Hold Transfers
 94. Report TCCS
 95. Report RSKM
 96. Unconstrained Paths
 97. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                       ;
+--------------------+--------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version ;
; Revision Name      ; stopwatch                                                          ;
; Device Family      ; Cyclone III                                                        ;
; Device Name        ; EP3C16F484C6                                                       ;
; Timing Models      ; Final                                                              ;
; Delay Model        ; Combined                                                           ;
; Rise/Fall Delays   ; Enabled                                                            ;
+--------------------+--------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------------------------------------------------------------------------+
; Clock Name                                                                                                      ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------------------------------------------------------------------------+
; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] } ;
; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] } ;
; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] }  ;
; clock                                                                                                           ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock }                                                                                                           ;
; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] } ;
+-----------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                    ;
+------------+-----------------+-----------------------------------------------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                                      ; Note ;
+------------+-----------------+-----------------------------------------------------------------------------------------------------------------+------+
; 241.66 MHz ; 241.66 MHz      ; clock                                                                                                           ;      ;
; 340.72 MHz ; 340.72 MHz      ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ;      ;
; 342.47 MHz ; 342.47 MHz      ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ;      ;
; 354.48 MHz ; 354.48 MHz      ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ;      ;
; 363.64 MHz ; 363.64 MHz      ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ;      ;
+------------+-----------------+-----------------------------------------------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                           ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------------+--------+---------------+
; clock                                                                                                           ; -3.138 ; -84.768       ;
; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; -1.935 ; -7.740        ;
; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; -1.920 ; -7.680        ;
; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; -1.821 ; -7.284        ;
; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; -1.750 ; -7.000        ;
+-----------------------------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                           ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------------+--------+---------------+
; clock                                                                                                           ; -1.701 ; -21.544       ;
; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; -1.150 ; -2.696        ;
; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; -0.948 ; -2.107        ;
; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; -0.803 ; -1.604        ;
; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.354  ; 0.000         ;
+-----------------------------------------------------------------------------------------------------------------+--------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                           ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------------+--------+---------------+
; clock                                                                                                           ; -3.000 ; -52.000       ;
; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; -1.000 ; -4.000        ;
; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; -1.000 ; -4.000        ;
; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; -1.000 ; -4.000        ;
; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; -1.000 ; -4.000        ;
+-----------------------------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock'                                                                                                                                                                                                                                                                               ;
+--------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                        ; To Node                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.138 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[1]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ; clock        ; clock       ; 1.000        ; -0.061     ; 4.072      ;
; -3.138 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[1]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[1]  ; clock        ; clock       ; 1.000        ; -0.061     ; 4.072      ;
; -3.138 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[1]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[2]  ; clock        ; clock       ; 1.000        ; -0.061     ; 4.072      ;
; -3.138 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[1]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[3]  ; clock        ; clock       ; 1.000        ; -0.061     ; 4.072      ;
; -3.138 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[1]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[4]  ; clock        ; clock       ; 1.000        ; -0.061     ; 4.072      ;
; -3.138 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[1]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[5]  ; clock        ; clock       ; 1.000        ; -0.061     ; 4.072      ;
; -3.138 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[1]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[6]  ; clock        ; clock       ; 1.000        ; -0.061     ; 4.072      ;
; -3.138 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[1]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[7]  ; clock        ; clock       ; 1.000        ; -0.061     ; 4.072      ;
; -3.138 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[1]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[8]  ; clock        ; clock       ; 1.000        ; -0.061     ; 4.072      ;
; -3.138 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[1]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[9]  ; clock        ; clock       ; 1.000        ; -0.061     ; 4.072      ;
; -3.016 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[3]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ; clock        ; clock       ; 1.000        ; -0.061     ; 3.950      ;
; -3.016 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[3]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[1]  ; clock        ; clock       ; 1.000        ; -0.061     ; 3.950      ;
; -3.016 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[3]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[2]  ; clock        ; clock       ; 1.000        ; -0.061     ; 3.950      ;
; -3.016 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[3]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[3]  ; clock        ; clock       ; 1.000        ; -0.061     ; 3.950      ;
; -3.016 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[3]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[4]  ; clock        ; clock       ; 1.000        ; -0.061     ; 3.950      ;
; -3.016 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[3]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[5]  ; clock        ; clock       ; 1.000        ; -0.061     ; 3.950      ;
; -3.016 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[3]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[6]  ; clock        ; clock       ; 1.000        ; -0.061     ; 3.950      ;
; -3.016 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[3]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[7]  ; clock        ; clock       ; 1.000        ; -0.061     ; 3.950      ;
; -3.016 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[3]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[8]  ; clock        ; clock       ; 1.000        ; -0.061     ; 3.950      ;
; -3.016 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[3]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[9]  ; clock        ; clock       ; 1.000        ; -0.061     ; 3.950      ;
; -3.012 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[10] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ; clock        ; clock       ; 1.000        ; -0.059     ; 3.948      ;
; -3.012 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[10] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[1]  ; clock        ; clock       ; 1.000        ; -0.059     ; 3.948      ;
; -3.012 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[10] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[2]  ; clock        ; clock       ; 1.000        ; -0.059     ; 3.948      ;
; -3.012 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[10] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[3]  ; clock        ; clock       ; 1.000        ; -0.059     ; 3.948      ;
; -3.012 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[10] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[4]  ; clock        ; clock       ; 1.000        ; -0.059     ; 3.948      ;
; -3.012 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[10] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[5]  ; clock        ; clock       ; 1.000        ; -0.059     ; 3.948      ;
; -3.012 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[10] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[6]  ; clock        ; clock       ; 1.000        ; -0.059     ; 3.948      ;
; -3.012 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[10] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[7]  ; clock        ; clock       ; 1.000        ; -0.059     ; 3.948      ;
; -3.012 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[10] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[8]  ; clock        ; clock       ; 1.000        ; -0.059     ; 3.948      ;
; -3.012 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[10] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[9]  ; clock        ; clock       ; 1.000        ; -0.059     ; 3.948      ;
; -2.931 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[2]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ; clock        ; clock       ; 1.000        ; -0.061     ; 3.865      ;
; -2.931 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[2]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[1]  ; clock        ; clock       ; 1.000        ; -0.061     ; 3.865      ;
; -2.931 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[2]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[2]  ; clock        ; clock       ; 1.000        ; -0.061     ; 3.865      ;
; -2.931 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[2]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[3]  ; clock        ; clock       ; 1.000        ; -0.061     ; 3.865      ;
; -2.931 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[2]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[4]  ; clock        ; clock       ; 1.000        ; -0.061     ; 3.865      ;
; -2.931 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[2]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[5]  ; clock        ; clock       ; 1.000        ; -0.061     ; 3.865      ;
; -2.931 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[2]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[6]  ; clock        ; clock       ; 1.000        ; -0.061     ; 3.865      ;
; -2.931 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[2]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[7]  ; clock        ; clock       ; 1.000        ; -0.061     ; 3.865      ;
; -2.931 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[2]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[8]  ; clock        ; clock       ; 1.000        ; -0.061     ; 3.865      ;
; -2.931 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[2]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[9]  ; clock        ; clock       ; 1.000        ; -0.061     ; 3.865      ;
; -2.904 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[5]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ; clock        ; clock       ; 1.000        ; -0.061     ; 3.838      ;
; -2.904 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[5]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[1]  ; clock        ; clock       ; 1.000        ; -0.061     ; 3.838      ;
; -2.904 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[5]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[2]  ; clock        ; clock       ; 1.000        ; -0.061     ; 3.838      ;
; -2.904 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[5]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[3]  ; clock        ; clock       ; 1.000        ; -0.061     ; 3.838      ;
; -2.904 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[5]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[4]  ; clock        ; clock       ; 1.000        ; -0.061     ; 3.838      ;
; -2.904 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[5]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[5]  ; clock        ; clock       ; 1.000        ; -0.061     ; 3.838      ;
; -2.904 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[5]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[6]  ; clock        ; clock       ; 1.000        ; -0.061     ; 3.838      ;
; -2.904 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[5]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[7]  ; clock        ; clock       ; 1.000        ; -0.061     ; 3.838      ;
; -2.904 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[5]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[8]  ; clock        ; clock       ; 1.000        ; -0.061     ; 3.838      ;
; -2.904 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[5]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[9]  ; clock        ; clock       ; 1.000        ; -0.061     ; 3.838      ;
; -2.825 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[4]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ; clock        ; clock       ; 1.000        ; -0.061     ; 3.759      ;
; -2.825 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[4]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[1]  ; clock        ; clock       ; 1.000        ; -0.061     ; 3.759      ;
; -2.825 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[4]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[2]  ; clock        ; clock       ; 1.000        ; -0.061     ; 3.759      ;
; -2.825 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[4]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[3]  ; clock        ; clock       ; 1.000        ; -0.061     ; 3.759      ;
; -2.825 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[4]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[4]  ; clock        ; clock       ; 1.000        ; -0.061     ; 3.759      ;
; -2.825 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[4]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[5]  ; clock        ; clock       ; 1.000        ; -0.061     ; 3.759      ;
; -2.825 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[4]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[6]  ; clock        ; clock       ; 1.000        ; -0.061     ; 3.759      ;
; -2.825 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[4]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[7]  ; clock        ; clock       ; 1.000        ; -0.061     ; 3.759      ;
; -2.825 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[4]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[8]  ; clock        ; clock       ; 1.000        ; -0.061     ; 3.759      ;
; -2.825 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[4]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[9]  ; clock        ; clock       ; 1.000        ; -0.061     ; 3.759      ;
; -2.766 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[7]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ; clock        ; clock       ; 1.000        ; -0.061     ; 3.700      ;
; -2.766 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[7]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[1]  ; clock        ; clock       ; 1.000        ; -0.061     ; 3.700      ;
; -2.766 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[7]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[2]  ; clock        ; clock       ; 1.000        ; -0.061     ; 3.700      ;
; -2.766 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[7]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[3]  ; clock        ; clock       ; 1.000        ; -0.061     ; 3.700      ;
; -2.766 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[7]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[4]  ; clock        ; clock       ; 1.000        ; -0.061     ; 3.700      ;
; -2.766 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[7]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[5]  ; clock        ; clock       ; 1.000        ; -0.061     ; 3.700      ;
; -2.766 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[7]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[6]  ; clock        ; clock       ; 1.000        ; -0.061     ; 3.700      ;
; -2.766 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[7]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[7]  ; clock        ; clock       ; 1.000        ; -0.061     ; 3.700      ;
; -2.766 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[7]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[8]  ; clock        ; clock       ; 1.000        ; -0.061     ; 3.700      ;
; -2.766 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[7]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[9]  ; clock        ; clock       ; 1.000        ; -0.061     ; 3.700      ;
; -2.703 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[1]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[10] ; clock        ; clock       ; 1.000        ; -0.063     ; 3.635      ;
; -2.703 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[1]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[12] ; clock        ; clock       ; 1.000        ; -0.063     ; 3.635      ;
; -2.703 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[1]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[13] ; clock        ; clock       ; 1.000        ; -0.063     ; 3.635      ;
; -2.703 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[1]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[14] ; clock        ; clock       ; 1.000        ; -0.063     ; 3.635      ;
; -2.703 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[1]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[15] ; clock        ; clock       ; 1.000        ; -0.063     ; 3.635      ;
; -2.703 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[1]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[16] ; clock        ; clock       ; 1.000        ; -0.063     ; 3.635      ;
; -2.703 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[1]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[17] ; clock        ; clock       ; 1.000        ; -0.063     ; 3.635      ;
; -2.703 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[1]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[18] ; clock        ; clock       ; 1.000        ; -0.063     ; 3.635      ;
; -2.703 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[1]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[19] ; clock        ; clock       ; 1.000        ; -0.063     ; 3.635      ;
; -2.703 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[1]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[11] ; clock        ; clock       ; 1.000        ; -0.063     ; 3.635      ;
; -2.686 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[6]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ; clock        ; clock       ; 1.000        ; -0.061     ; 3.620      ;
; -2.686 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[6]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[1]  ; clock        ; clock       ; 1.000        ; -0.061     ; 3.620      ;
; -2.686 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[6]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[2]  ; clock        ; clock       ; 1.000        ; -0.061     ; 3.620      ;
; -2.686 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[6]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[3]  ; clock        ; clock       ; 1.000        ; -0.061     ; 3.620      ;
; -2.686 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[6]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[4]  ; clock        ; clock       ; 1.000        ; -0.061     ; 3.620      ;
; -2.686 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[6]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[5]  ; clock        ; clock       ; 1.000        ; -0.061     ; 3.620      ;
; -2.686 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[6]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[6]  ; clock        ; clock       ; 1.000        ; -0.061     ; 3.620      ;
; -2.686 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[6]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[7]  ; clock        ; clock       ; 1.000        ; -0.061     ; 3.620      ;
; -2.686 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[6]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[8]  ; clock        ; clock       ; 1.000        ; -0.061     ; 3.620      ;
; -2.686 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[6]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[9]  ; clock        ; clock       ; 1.000        ; -0.061     ; 3.620      ;
; -2.675 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[11] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ; clock        ; clock       ; 1.000        ; -0.059     ; 3.611      ;
; -2.675 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[11] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[1]  ; clock        ; clock       ; 1.000        ; -0.059     ; 3.611      ;
; -2.675 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[11] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[2]  ; clock        ; clock       ; 1.000        ; -0.059     ; 3.611      ;
; -2.675 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[11] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[3]  ; clock        ; clock       ; 1.000        ; -0.059     ; 3.611      ;
; -2.675 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[11] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[4]  ; clock        ; clock       ; 1.000        ; -0.059     ; 3.611      ;
; -2.675 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[11] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[5]  ; clock        ; clock       ; 1.000        ; -0.059     ; 3.611      ;
; -2.675 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[11] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[6]  ; clock        ; clock       ; 1.000        ; -0.059     ; 3.611      ;
; -2.675 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[11] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[7]  ; clock        ; clock       ; 1.000        ; -0.059     ; 3.611      ;
; -2.675 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[11] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[8]  ; clock        ; clock       ; 1.000        ; -0.059     ; 3.611      ;
; -2.675 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[11] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[9]  ; clock        ; clock       ; 1.000        ; -0.059     ; 3.611      ;
+--------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]'                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                       ; To Node                                                                                                         ; Launch Clock                                                                                                    ; Latch Clock                                                                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.935 ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.041     ; 2.909      ;
; -1.935 ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.041     ; 2.909      ;
; -1.935 ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.041     ; 2.909      ;
; -1.935 ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.041     ; 2.909      ;
; -1.794 ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.041     ; 2.768      ;
; -1.794 ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.041     ; 2.768      ;
; -1.794 ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.041     ; 2.768      ;
; -1.791 ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.038     ; 2.768      ;
; -1.750 ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.041     ; 2.724      ;
; -1.750 ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.041     ; 2.724      ;
; -1.750 ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.041     ; 2.724      ;
; -1.747 ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.038     ; 2.724      ;
; -1.699 ; inst7                                                                                                           ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; clock                                                                                                           ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.500        ; -0.672     ; 1.522      ;
; -1.699 ; inst7                                                                                                           ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; clock                                                                                                           ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.500        ; -0.672     ; 1.522      ;
; -1.699 ; inst7                                                                                                           ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; clock                                                                                                           ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.500        ; -0.672     ; 1.522      ;
; -1.699 ; inst7                                                                                                           ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; clock                                                                                                           ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.500        ; -0.672     ; 1.522      ;
; -0.177 ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.500        ; 1.756      ; 2.647      ;
; -0.177 ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.500        ; 1.756      ; 2.647      ;
; -0.177 ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.500        ; 1.756      ; 2.647      ;
; -0.177 ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.500        ; 1.756      ; 2.647      ;
; 0.200  ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 1.000        ; 1.756      ; 2.770      ;
; 0.200  ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 1.000        ; 1.756      ; 2.770      ;
; 0.200  ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 1.000        ; 1.756      ; 2.770      ;
; 0.200  ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 1.000        ; 1.756      ; 2.770      ;
+--------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]'                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                       ; To Node                                                                                                         ; Launch Clock                                                                                                    ; Latch Clock                                                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.920 ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.040     ; 2.895      ;
; -1.920 ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.040     ; 2.895      ;
; -1.920 ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.040     ; 2.895      ;
; -1.920 ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.040     ; 2.895      ;
; -1.780 ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.040     ; 2.755      ;
; -1.780 ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.040     ; 2.755      ;
; -1.780 ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.040     ; 2.755      ;
; -1.778 ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.038     ; 2.755      ;
; -1.724 ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.040     ; 2.699      ;
; -1.724 ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.040     ; 2.699      ;
; -1.724 ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.040     ; 2.699      ;
; -1.722 ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.038     ; 2.699      ;
; -1.682 ; inst7                                                                                                           ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; clock                                                                                                           ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.500        ; -0.831     ; 1.346      ;
; -1.682 ; inst7                                                                                                           ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; clock                                                                                                           ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.500        ; -0.831     ; 1.346      ;
; -1.682 ; inst7                                                                                                           ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; clock                                                                                                           ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.500        ; -0.831     ; 1.346      ;
; -1.682 ; inst7                                                                                                           ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; clock                                                                                                           ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.500        ; -0.831     ; 1.346      ;
; -0.347 ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.500        ; 1.597      ; 2.648      ;
; -0.347 ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.500        ; 1.597      ; 2.648      ;
; -0.347 ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.500        ; 1.597      ; 2.648      ;
; -0.347 ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.500        ; 1.597      ; 2.648      ;
; 0.043  ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 1.000        ; 1.597      ; 2.758      ;
; 0.043  ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 1.000        ; 1.597      ; 2.758      ;
; 0.043  ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 1.000        ; 1.597      ; 2.758      ;
; 0.043  ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 1.000        ; 1.597      ; 2.758      ;
+--------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]'                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                       ; To Node                                                                                                         ; Launch Clock                                                                                                    ; Latch Clock                                                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.821 ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.061     ; 2.755      ;
; -1.821 ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.061     ; 2.755      ;
; -1.821 ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.061     ; 2.755      ;
; -1.821 ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.061     ; 2.755      ;
; -1.742 ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.061     ; 2.676      ;
; -1.742 ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.061     ; 2.676      ;
; -1.742 ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.061     ; 2.676      ;
; -1.742 ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.061     ; 2.676      ;
; -1.694 ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.061     ; 2.628      ;
; -1.694 ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.061     ; 2.628      ;
; -1.694 ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.061     ; 2.628      ;
; -1.694 ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.061     ; 2.628      ;
; -1.635 ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.061     ; 2.569      ;
; -1.635 ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.061     ; 2.569      ;
; -1.635 ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.061     ; 2.569      ;
; -1.635 ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.061     ; 2.569      ;
; 0.224  ; inst7                                                                                                           ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; clock                                                                                                           ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.500        ; 1.249      ; 1.510      ;
; 0.224  ; inst7                                                                                                           ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; clock                                                                                                           ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.500        ; 1.249      ; 1.510      ;
; 0.224  ; inst7                                                                                                           ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; clock                                                                                                           ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.500        ; 1.249      ; 1.510      ;
; 0.224  ; inst7                                                                                                           ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; clock                                                                                                           ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.500        ; 1.249      ; 1.510      ;
+--------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]'                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                      ; To Node                                                                                                        ; Launch Clock                                                                                                    ; Latch Clock                                                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.750 ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.040     ; 2.725      ;
; -1.750 ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.040     ; 2.725      ;
; -1.750 ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.040     ; 2.725      ;
; -1.750 ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.040     ; 2.725      ;
; -1.607 ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.040     ; 2.582      ;
; -1.607 ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.040     ; 2.582      ;
; -1.607 ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.040     ; 2.582      ;
; -1.605 ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.038     ; 2.582      ;
; -1.528 ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.040     ; 2.503      ;
; -1.528 ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.040     ; 2.503      ;
; -1.528 ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.040     ; 2.503      ;
; -1.526 ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.038     ; 2.503      ;
; -1.135 ; inst7                                                                                                          ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; clock                                                                                                           ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; 0.500        ; -0.477     ; 1.153      ;
; -1.135 ; inst7                                                                                                          ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; clock                                                                                                           ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; 0.500        ; -0.477     ; 1.153      ;
; -1.135 ; inst7                                                                                                          ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; clock                                                                                                           ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; 0.500        ; -0.477     ; 1.153      ;
; -1.135 ; inst7                                                                                                          ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; clock                                                                                                           ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; 0.500        ; -0.477     ; 1.153      ;
; 0.079  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; 0.500        ; 1.951      ; 2.586      ;
; 0.119  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; 0.500        ; 1.951      ; 2.546      ;
; 0.119  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; 0.500        ; 1.951      ; 2.546      ;
; 0.119  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; 0.500        ; 1.951      ; 2.546      ;
; 0.526  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; 1.000        ; 1.951      ; 2.639      ;
; 0.526  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; 1.000        ; 1.951      ; 2.639      ;
; 0.526  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; 1.000        ; 1.951      ; 2.639      ;
; 0.526  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; 1.000        ; 1.951      ; 2.639      ;
+--------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock'                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                        ; To Node                                                                                                          ; Launch Clock                                                                                                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.701 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[2]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clock       ; 0.000        ; 2.414      ; 1.089      ;
; -1.591 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[3]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clock       ; 0.000        ; 2.414      ; 1.199      ;
; -1.589 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[4]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clock       ; 0.000        ; 2.414      ; 1.201      ;
; -1.479 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[5]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clock       ; 0.000        ; 2.414      ; 1.311      ;
; -1.477 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[6]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clock       ; 0.000        ; 2.414      ; 1.313      ;
; -1.367 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[7]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clock       ; 0.000        ; 2.414      ; 1.423      ;
; -1.365 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[8]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clock       ; 0.000        ; 2.414      ; 1.425      ;
; -1.255 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[9]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clock       ; 0.000        ; 2.414      ; 1.535      ;
; -1.251 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[10] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clock       ; 0.000        ; 2.412      ; 1.537      ;
; -1.141 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[11] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clock       ; 0.000        ; 2.412      ; 1.647      ;
; -1.139 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[12] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clock       ; 0.000        ; 2.412      ; 1.649      ;
; -1.054 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[2]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clock       ; -0.500       ; 2.414      ; 1.236      ;
; -1.052 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[3]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clock       ; -0.500       ; 2.414      ; 1.238      ;
; -1.029 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[13] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clock       ; 0.000        ; 2.412      ; 1.759      ;
; -1.027 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[14] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clock       ; 0.000        ; 2.412      ; 1.761      ;
; -0.942 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[4]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clock       ; -0.500       ; 2.414      ; 1.348      ;
; -0.940 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[5]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clock       ; -0.500       ; 2.414      ; 1.350      ;
; -0.917 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[15] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clock       ; 0.000        ; 2.412      ; 1.871      ;
; -0.915 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[16] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clock       ; 0.000        ; 2.412      ; 1.873      ;
; -0.830 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[6]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clock       ; -0.500       ; 2.414      ; 1.460      ;
; -0.828 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[7]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clock       ; -0.500       ; 2.414      ; 1.462      ;
; -0.805 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[17] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clock       ; 0.000        ; 2.412      ; 1.983      ;
; -0.803 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[18] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clock       ; 0.000        ; 2.412      ; 1.985      ;
; -0.718 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[8]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clock       ; -0.500       ; 2.414      ; 1.572      ;
; -0.716 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[9]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clock       ; -0.500       ; 2.414      ; 1.574      ;
; -0.693 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[19] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clock       ; 0.000        ; 2.412      ; 2.095      ;
; -0.604 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[10] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clock       ; -0.500       ; 2.412      ; 1.684      ;
; -0.602 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[11] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clock       ; -0.500       ; 2.412      ; 1.686      ;
; -0.492 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[12] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clock       ; -0.500       ; 2.412      ; 1.796      ;
; -0.490 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[13] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clock       ; -0.500       ; 2.412      ; 1.798      ;
; -0.380 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[14] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clock       ; -0.500       ; 2.412      ; 1.908      ;
; -0.378 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[15] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clock       ; -0.500       ; 2.412      ; 1.910      ;
; -0.268 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[16] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clock       ; -0.500       ; 2.412      ; 2.020      ;
; -0.266 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[17] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clock       ; -0.500       ; 2.412      ; 2.022      ;
; -0.156 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[18] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clock       ; -0.500       ; 2.412      ; 2.132      ;
; -0.154 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[19] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clock       ; -0.500       ; 2.412      ; 2.134      ;
; 0.057  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]   ; lpm_clshift0:inst9|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[6]                 ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; clock       ; 0.000        ; 2.428      ; 2.861      ;
; 0.071  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]   ; lpm_clshift0:inst9|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[5]                 ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; clock       ; 0.000        ; 2.428      ; 2.875      ;
; 0.071  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]   ; lpm_clshift0:inst9|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[4]                 ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; clock       ; 0.000        ; 2.428      ; 2.875      ;
; 0.072  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]   ; lpm_clshift0:inst9|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[3]                 ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; clock       ; 0.000        ; 2.428      ; 2.876      ;
; 0.090  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]   ; lpm_clshift0:inst9|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[1]                 ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; clock       ; 0.000        ; 2.428      ; 2.894      ;
; 0.090  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]   ; lpm_clshift0:inst9|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[0]                 ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; clock       ; 0.000        ; 2.428      ; 2.894      ;
; 0.097  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]   ; lpm_clshift0:inst9|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[2]                 ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; clock       ; 0.000        ; 2.428      ; 2.901      ;
; 0.105  ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; lpm_clshift0:inst10|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[4]                ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; clock       ; 0.000        ; 2.428      ; 2.909      ;
; 0.111  ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; lpm_clshift0:inst10|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[0]                ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; clock       ; 0.000        ; 2.428      ; 2.915      ;
; 0.112  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[1]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clock       ; 0.000        ; 2.414      ; 2.902      ;
; 0.118  ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; lpm_clshift0:inst10|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[1]                ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; clock       ; 0.000        ; 2.428      ; 2.922      ;
; 0.122  ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; lpm_clshift0:inst10|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[5]                ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; clock       ; 0.000        ; 2.428      ; 2.926      ;
; 0.124  ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; lpm_clshift0:inst10|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[3]                ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; clock       ; 0.000        ; 2.428      ; 2.928      ;
; 0.137  ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; lpm_clshift0:inst10|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[2]                ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; clock       ; 0.000        ; 2.428      ; 2.941      ;
; 0.236  ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; lpm_clshift0:inst10|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[6]                ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; clock       ; 0.000        ; 2.428      ; 3.040      ;
; 0.328  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clock       ; 0.000        ; 2.414      ; 3.118      ;
; 0.358  ; inst7                                                                                                            ; inst7                                                                                                            ; clock                                                                                                           ; clock       ; 0.000        ; 0.062      ; 0.577      ;
; 0.557  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[7]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[7]  ; clock                                                                                                           ; clock       ; 0.000        ; 0.061      ; 0.775      ;
; 0.560  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[6]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[6]  ; clock                                                                                                           ; clock       ; 0.000        ; 0.061      ; 0.778      ;
; 0.561  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[8]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[8]  ; clock                                                                                                           ; clock       ; 0.000        ; 0.061      ; 0.779      ;
; 0.561  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[12] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[12] ; clock                                                                                                           ; clock       ; 0.000        ; 0.061      ; 0.779      ;
; 0.564  ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3]  ; lpm_clshift0:inst11|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[0]                ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; clock       ; -0.500       ; 0.822      ; 1.063      ;
; 0.567  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[16] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[16] ; clock                                                                                                           ; clock       ; 0.000        ; 0.061      ; 0.785      ;
; 0.568  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[3]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[3]  ; clock                                                                                                           ; clock       ; 0.000        ; 0.061      ; 0.786      ;
; 0.568  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[19] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[19] ; clock                                                                                                           ; clock       ; 0.000        ; 0.061      ; 0.786      ;
; 0.569  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[2]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[2]  ; clock                                                                                                           ; clock       ; 0.000        ; 0.061      ; 0.787      ;
; 0.569  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[13] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[13] ; clock                                                                                                           ; clock       ; 0.000        ; 0.061      ; 0.787      ;
; 0.569  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[17] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[17] ; clock                                                                                                           ; clock       ; 0.000        ; 0.061      ; 0.787      ;
; 0.571  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[18] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[18] ; clock                                                                                                           ; clock       ; 0.000        ; 0.061      ; 0.789      ;
; 0.572  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[10] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[10] ; clock                                                                                                           ; clock       ; 0.000        ; 0.061      ; 0.790      ;
; 0.574  ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1]  ; lpm_clshift0:inst11|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[3]                ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; clock       ; -0.500       ; 0.822      ; 1.073      ;
; 0.576  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[9]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[9]  ; clock                                                                                                           ; clock       ; 0.000        ; 0.061      ; 0.794      ;
; 0.577  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[5]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[5]  ; clock                                                                                                           ; clock       ; 0.000        ; 0.061      ; 0.795      ;
; 0.577  ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1]  ; lpm_clshift0:inst11|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[1]                ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; clock       ; -0.500       ; 0.822      ; 1.076      ;
; 0.581  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[4]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[4]  ; clock                                                                                                           ; clock       ; 0.000        ; 0.061      ; 0.799      ;
; 0.593  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[14] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[14] ; clock                                                                                                           ; clock       ; 0.000        ; 0.061      ; 0.811      ;
; 0.596  ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1]  ; lpm_clshift0:inst11|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[4]                ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; clock       ; -0.500       ; 0.822      ; 1.095      ;
; 0.603  ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1]  ; lpm_clshift0:inst11|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[5]                ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; clock       ; -0.500       ; 0.822      ; 1.102      ;
; 0.606  ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1]  ; lpm_clshift0:inst11|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[2]                ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; clock       ; -0.500       ; 0.822      ; 1.105      ;
; 0.620  ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; lpm_clshift0:inst11|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[3]                ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; clock       ; 0.000        ; 2.419      ; 3.425      ;
; 0.633  ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; lpm_clshift0:inst11|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[1]                ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; clock       ; 0.000        ; 2.419      ; 3.438      ;
; 0.634  ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; lpm_clshift0:inst11|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[0]                ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; clock       ; 0.000        ; 2.419      ; 3.439      ;
; 0.638  ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; lpm_clshift0:inst11|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[5]                ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; clock       ; 0.000        ; 2.419      ; 3.443      ;
; 0.641  ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; lpm_clshift0:inst11|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[4]                ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; clock       ; 0.000        ; 2.419      ; 3.446      ;
; 0.650  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[1]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clock       ; -0.500       ; 2.414      ; 2.940      ;
; 0.657  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3]   ; lpm_clshift0:inst9|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[5]                 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clock       ; -0.500       ; 0.477      ; 0.811      ;
; 0.662  ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; lpm_clshift0:inst11|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[2]                ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; clock       ; 0.000        ; 2.419      ; 3.467      ;
; 0.668  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]   ; lpm_clshift0:inst9|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[4]                 ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; clock       ; -0.500       ; 2.428      ; 2.972      ;
; 0.668  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]   ; lpm_clshift0:inst9|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[3]                 ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; clock       ; -0.500       ; 2.428      ; 2.972      ;
; 0.670  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]   ; lpm_clshift0:inst9|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[6]                 ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; clock       ; -0.500       ; 2.428      ; 2.974      ;
; 0.672  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1]   ; lpm_clshift0:inst9|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[0]                 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clock       ; -0.500       ; 0.477      ; 0.826      ;
; 0.675  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1]   ; lpm_clshift0:inst9|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[2]                 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clock       ; -0.500       ; 0.477      ; 0.829      ;
; 0.676  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1]   ; lpm_clshift0:inst9|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[4]                 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clock       ; -0.500       ; 0.477      ; 0.830      ;
; 0.676  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1]   ; lpm_clshift0:inst9|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[3]                 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clock       ; -0.500       ; 0.477      ; 0.830      ;
; 0.676  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1]   ; lpm_clshift0:inst9|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[1]                 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clock       ; -0.500       ; 0.477      ; 0.830      ;
; 0.679  ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2]  ; lpm_clshift0:inst11|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[3]                ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; clock       ; -0.500       ; 0.822      ; 1.178      ;
; 0.680  ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; lpm_clshift0:inst10|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[4]                ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; clock       ; -0.500       ; 2.428      ; 2.984      ;
; 0.682  ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2]  ; lpm_clshift0:inst11|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[0]                ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; clock       ; -0.500       ; 0.822      ; 1.181      ;
; 0.683  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]   ; lpm_clshift0:inst9|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[1]                 ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; clock       ; -0.500       ; 2.428      ; 2.987      ;
; 0.684  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]   ; lpm_clshift0:inst9|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[2]                 ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; clock       ; -0.500       ; 2.428      ; 2.988      ;
; 0.684  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]   ; lpm_clshift0:inst9|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[0]                 ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; clock       ; -0.500       ; 2.428      ; 2.988      ;
; 0.688  ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2]  ; lpm_clshift0:inst11|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[1]                ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; clock       ; -0.500       ; 0.822      ; 1.187      ;
; 0.691  ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; lpm_clshift0:inst10|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[0]                ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; clock       ; -0.500       ; 2.428      ; 2.995      ;
; 0.692  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]   ; lpm_clshift0:inst9|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[5]                 ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; clock       ; -0.500       ; 2.428      ; 2.996      ;
+--------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]'                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                      ; To Node                                                                                                        ; Launch Clock                                                                                                    ; Latch Clock                                                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.150 ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; 0.000        ; 2.050      ; 1.256      ;
; -1.148 ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; 0.000        ; 2.050      ; 1.258      ;
; -0.797 ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; -0.500       ; 2.050      ; 1.109      ;
; -0.687 ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; -0.500       ; 2.050      ; 1.219      ;
; -0.232 ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; 0.000        ; 2.050      ; 2.174      ;
; -0.166 ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; 0.000        ; 2.050      ; 2.240      ;
; 0.227  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; -0.500       ; 2.050      ; 2.133      ;
; 0.272  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; -0.500       ; 2.050      ; 2.178      ;
; 0.601  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.038      ; 0.796      ;
; 0.606  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.038      ; 0.801      ;
; 0.891  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.040      ; 1.088      ;
; 0.896  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.040      ; 1.093      ;
; 1.006  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.040      ; 1.203      ;
; 1.650  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.040      ; 1.847      ;
; 1.794  ; inst7                                                                                                          ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; clock                                                                                                           ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; -0.500       ; -0.294     ; 1.177      ;
; 1.794  ; inst7                                                                                                          ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; clock                                                                                                           ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; -0.500       ; -0.294     ; 1.177      ;
; 1.794  ; inst7                                                                                                          ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; clock                                                                                                           ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; -0.500       ; -0.294     ; 1.177      ;
; 1.794  ; inst7                                                                                                          ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; clock                                                                                                           ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; -0.500       ; -0.294     ; 1.177      ;
; 1.831  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.040      ; 2.028      ;
; 1.831  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.040      ; 2.028      ;
; 1.831  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.040      ; 2.028      ;
; 1.850  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.040      ; 2.047      ;
; 1.850  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.040      ; 2.047      ;
; 1.965  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.040      ; 2.162      ;
+--------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]'                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                       ; To Node                                                                                                         ; Launch Clock                                                                                                    ; Latch Clock                                                                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.948 ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.847      ; 1.255      ;
; -0.946 ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.847      ; 1.257      ;
; -0.605 ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; -0.500       ; 1.847      ; 1.098      ;
; -0.495 ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; -0.500       ; 1.847      ; 1.208      ;
; -0.213 ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.847      ; 1.990      ;
; 0.054  ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.847      ; 2.257      ;
; 0.239  ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; -0.500       ; 1.847      ; 1.942      ;
; 0.494  ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; -0.500       ; 1.847      ; 2.197      ;
; 0.634  ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.038      ; 0.829      ;
; 0.669  ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.038      ; 0.864      ;
; 0.924  ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.041      ; 1.122      ;
; 0.953  ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.041      ; 1.151      ;
; 1.034  ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.041      ; 1.232      ;
; 1.495  ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.041      ; 1.693      ;
; 1.724  ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.041      ; 1.922      ;
; 1.724  ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.041      ; 1.922      ;
; 1.724  ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.041      ; 1.922      ;
; 1.980  ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.041      ; 2.178      ;
; 2.017  ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.041      ; 2.215      ;
; 2.017  ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.041      ; 2.215      ;
; 2.374  ; inst7                                                                                                           ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; clock                                                                                                           ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; -0.500       ; -0.497     ; 1.554      ;
; 2.374  ; inst7                                                                                                           ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; clock                                                                                                           ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; -0.500       ; -0.497     ; 1.554      ;
; 2.374  ; inst7                                                                                                           ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; clock                                                                                                           ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; -0.500       ; -0.497     ; 1.554      ;
; 2.374  ; inst7                                                                                                           ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; clock                                                                                                           ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; -0.500       ; -0.497     ; 1.554      ;
+--------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]'                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                       ; To Node                                                                                                         ; Launch Clock                                                                                                    ; Latch Clock                                                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.803 ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.682      ; 1.245      ;
; -0.801 ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.682      ; 1.247      ;
; -0.448 ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; -0.500       ; 1.682      ; 1.100      ;
; -0.338 ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; -0.500       ; 1.682      ; 1.210      ;
; 0.186  ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.682      ; 2.234      ;
; 0.273  ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.682      ; 2.321      ;
; 0.632  ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.038      ; 0.827      ;
; 0.643  ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; -0.500       ; 1.682      ; 2.191      ;
; 0.648  ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.038      ; 0.843      ;
; 0.722  ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; -0.500       ; 1.682      ; 2.270      ;
; 0.920  ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.040      ; 1.117      ;
; 0.934  ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.040      ; 1.131      ;
; 1.030  ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.040      ; 1.227      ;
; 1.745  ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.040      ; 1.942      ;
; 1.913  ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.040      ; 2.110      ;
; 1.913  ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.040      ; 2.110      ;
; 1.966  ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.040      ; 2.163      ;
; 1.966  ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.040      ; 2.163      ;
; 1.966  ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.040      ; 2.163      ;
; 2.009  ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.040      ; 2.206      ;
; 2.345  ; inst7                                                                                                           ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; clock                                                                                                           ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; -0.500       ; -0.662     ; 1.360      ;
; 2.345  ; inst7                                                                                                           ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; clock                                                                                                           ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; -0.500       ; -0.662     ; 1.360      ;
; 2.345  ; inst7                                                                                                           ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; clock                                                                                                           ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; -0.500       ; -0.662     ; 1.360      ;
; 2.345  ; inst7                                                                                                           ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; clock                                                                                                           ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; -0.500       ; -0.662     ; 1.360      ;
+--------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]'                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                       ; To Node                                                                                                         ; Launch Clock                                                                                                    ; Latch Clock                                                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.354 ; inst7                                                                                                           ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; clock                                                                                                           ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; -0.500       ; 1.504      ; 1.545      ;
; 0.354 ; inst7                                                                                                           ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; clock                                                                                                           ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; -0.500       ; 1.504      ; 1.545      ;
; 0.354 ; inst7                                                                                                           ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; clock                                                                                                           ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; -0.500       ; 1.504      ; 1.545      ;
; 0.354 ; inst7                                                                                                           ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; clock                                                                                                           ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; -0.500       ; 1.504      ; 1.545      ;
; 0.612 ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.061      ; 0.830      ;
; 0.615 ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.061      ; 0.833      ;
; 0.632 ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.061      ; 0.850      ;
; 0.633 ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.061      ; 0.851      ;
; 0.890 ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.061      ; 1.108      ;
; 0.903 ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.061      ; 1.121      ;
; 0.905 ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.061      ; 1.123      ;
; 0.919 ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.061      ; 1.137      ;
; 1.000 ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.061      ; 1.218      ;
; 1.015 ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.061      ; 1.233      ;
; 1.679 ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.061      ; 1.897      ;
; 1.679 ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.061      ; 1.897      ;
; 1.751 ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.061      ; 1.969      ;
; 1.842 ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.061      ; 2.060      ;
; 1.842 ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.061      ; 2.060      ;
; 1.842 ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.061      ; 2.060      ;
+-------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clock'                                                                                                                                               ;
+--------+--------------+----------------+-----------------+-------+------------+------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock ; Clock Edge ; Target                                                                                                           ;
+--------+--------------+----------------+-----------------+-------+------------+------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; clock ; Rise       ; clock                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[16] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[17] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[18] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[19] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; inst7                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; lpm_clshift0:inst10|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[0]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; lpm_clshift0:inst10|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[1]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; lpm_clshift0:inst10|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[2]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; lpm_clshift0:inst10|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[3]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; lpm_clshift0:inst10|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[4]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; lpm_clshift0:inst10|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[5]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; lpm_clshift0:inst10|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[6]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; lpm_clshift0:inst11|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[0]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; lpm_clshift0:inst11|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[1]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; lpm_clshift0:inst11|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[2]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; lpm_clshift0:inst11|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[3]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; lpm_clshift0:inst11|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[4]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; lpm_clshift0:inst11|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[5]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; lpm_clshift0:inst11|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[6]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; lpm_clshift0:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[0]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; lpm_clshift0:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[1]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; lpm_clshift0:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[2]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; lpm_clshift0:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[3]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; lpm_clshift0:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[4]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; lpm_clshift0:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[5]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; lpm_clshift0:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[6]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; lpm_clshift0:inst9|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[0]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; lpm_clshift0:inst9|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[1]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; lpm_clshift0:inst9|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[2]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; lpm_clshift0:inst9|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[3]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; lpm_clshift0:inst9|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[4]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; lpm_clshift0:inst9|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[5]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; lpm_clshift0:inst9|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[6]                 ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[10] ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[11] ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[12] ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[13] ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[14] ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[15] ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[16] ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[17] ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[18] ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[19] ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[1]  ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[2]  ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[3]  ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[4]  ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[5]  ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[6]  ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[7]  ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[8]  ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[9]  ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; lpm_clshift0:inst10|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[0]                ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; lpm_clshift0:inst10|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[1]                ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; lpm_clshift0:inst10|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[2]                ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; lpm_clshift0:inst10|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[3]                ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; lpm_clshift0:inst10|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[4]                ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; lpm_clshift0:inst10|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[5]                ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; lpm_clshift0:inst10|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[6]                ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; lpm_clshift0:inst11|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[0]                ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; lpm_clshift0:inst11|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[1]                ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; lpm_clshift0:inst11|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[2]                ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; lpm_clshift0:inst11|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[3]                ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; lpm_clshift0:inst11|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[4]                ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; lpm_clshift0:inst11|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[5]                ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; lpm_clshift0:inst11|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[6]                ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; lpm_clshift0:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[0]                ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; lpm_clshift0:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[1]                ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; lpm_clshift0:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[2]                ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; lpm_clshift0:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[3]                ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; lpm_clshift0:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[4]                ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; lpm_clshift0:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[5]                ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; lpm_clshift0:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[6]                ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; lpm_clshift0:inst9|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[0]                 ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; lpm_clshift0:inst9|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[1]                 ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; lpm_clshift0:inst9|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[2]                 ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; lpm_clshift0:inst9|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[3]                 ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; lpm_clshift0:inst9|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[4]                 ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; lpm_clshift0:inst9|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[5]                 ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; lpm_clshift0:inst9|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[6]                 ;
; 0.189  ; 0.373        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; inst7                                                                                                            ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width ; clock ; Rise       ; clock~input|o                                                                                                    ;
+--------+--------------+----------------+-----------------+-------+------------+------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]'                                                                                                                                               ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                           ; Clock Edge ; Target                                                                                                          ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ;
; 0.184  ; 0.400        ; 0.216          ; High Pulse Width ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ;
; 0.184  ; 0.400        ; 0.216          ; High Pulse Width ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ;
; 0.184  ; 0.400        ; 0.216          ; High Pulse Width ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ;
; 0.184  ; 0.400        ; 0.216          ; High Pulse Width ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ;
; 0.414  ; 0.598        ; 0.184          ; Low Pulse Width  ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ;
; 0.414  ; 0.598        ; 0.184          ; Low Pulse Width  ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ;
; 0.414  ; 0.598        ; 0.184          ; Low Pulse Width  ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ;
; 0.414  ; 0.598        ; 0.184          ; Low Pulse Width  ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ;
; 0.422  ; 0.422        ; 0.000          ; High Pulse Width ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; inst1|inst4|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                         ;
; 0.422  ; 0.422        ; 0.000          ; High Pulse Width ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; inst1|inst4|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                         ;
; 0.422  ; 0.422        ; 0.000          ; High Pulse Width ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; inst1|inst4|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                         ;
; 0.422  ; 0.422        ; 0.000          ; High Pulse Width ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; inst1|inst4|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                         ;
; 0.426  ; 0.426        ; 0.000          ; High Pulse Width ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; inst1|inst3|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]|combout                                    ;
; 0.435  ; 0.435        ; 0.000          ; Low Pulse Width  ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Rise       ; inst1|inst3|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]|datad                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|q                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|q                                           ;
; 0.562  ; 0.562        ; 0.000          ; High Pulse Width ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Rise       ; inst1|inst3|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]|datad                                      ;
; 0.571  ; 0.571        ; 0.000          ; Low Pulse Width  ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; inst1|inst3|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]|combout                                    ;
; 0.574  ; 0.574        ; 0.000          ; Low Pulse Width  ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; inst1|inst4|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                         ;
; 0.574  ; 0.574        ; 0.000          ; Low Pulse Width  ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; inst1|inst4|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                         ;
; 0.574  ; 0.574        ; 0.000          ; Low Pulse Width  ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; inst1|inst4|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                         ;
; 0.574  ; 0.574        ; 0.000          ; Low Pulse Width  ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; inst1|inst4|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                         ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]'                                                                                                                                               ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                           ; Clock Edge ; Target                                                                                                          ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ;
; 0.236  ; 0.452        ; 0.216          ; High Pulse Width ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ;
; 0.236  ; 0.452        ; 0.216          ; High Pulse Width ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ;
; 0.236  ; 0.452        ; 0.216          ; High Pulse Width ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ;
; 0.236  ; 0.452        ; 0.216          ; High Pulse Width ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ;
; 0.362  ; 0.546        ; 0.184          ; Low Pulse Width  ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ;
; 0.362  ; 0.546        ; 0.184          ; Low Pulse Width  ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ;
; 0.362  ; 0.546        ; 0.184          ; Low Pulse Width  ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ;
; 0.362  ; 0.546        ; 0.184          ; Low Pulse Width  ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Rise       ; inst1|inst5|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]|datac                                      ;
; 0.459  ; 0.459        ; 0.000          ; High Pulse Width ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; inst1|inst5|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]|combout                                    ;
; 0.468  ; 0.468        ; 0.000          ; High Pulse Width ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; inst1|inst5|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]~clkctrl|inclk[0]                           ;
; 0.468  ; 0.468        ; 0.000          ; High Pulse Width ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; inst1|inst5|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]~clkctrl|outclk                             ;
; 0.476  ; 0.476        ; 0.000          ; High Pulse Width ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; inst1|inst6|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                         ;
; 0.476  ; 0.476        ; 0.000          ; High Pulse Width ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; inst1|inst6|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                         ;
; 0.476  ; 0.476        ; 0.000          ; High Pulse Width ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; inst1|inst6|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                         ;
; 0.476  ; 0.476        ; 0.000          ; High Pulse Width ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; inst1|inst6|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Rise       ; inst1|inst4|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|q                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Rise       ; inst1|inst4|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|q                                           ;
; 0.524  ; 0.524        ; 0.000          ; Low Pulse Width  ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; inst1|inst6|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                         ;
; 0.524  ; 0.524        ; 0.000          ; Low Pulse Width  ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; inst1|inst6|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                         ;
; 0.524  ; 0.524        ; 0.000          ; Low Pulse Width  ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; inst1|inst6|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                         ;
; 0.524  ; 0.524        ; 0.000          ; Low Pulse Width  ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; inst1|inst6|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                         ;
; 0.531  ; 0.531        ; 0.000          ; Low Pulse Width  ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; inst1|inst5|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]~clkctrl|inclk[0]                           ;
; 0.531  ; 0.531        ; 0.000          ; Low Pulse Width  ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; inst1|inst5|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]~clkctrl|outclk                             ;
; 0.539  ; 0.539        ; 0.000          ; Low Pulse Width  ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; inst1|inst5|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]|combout                                    ;
; 0.545  ; 0.545        ; 0.000          ; High Pulse Width ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Rise       ; inst1|inst5|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]|datac                                      ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]'                                                                                                                                               ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                          ; Clock Edge ; Target                                                                                                          ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ;
; 0.201  ; 0.417        ; 0.216          ; High Pulse Width ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ;
; 0.201  ; 0.417        ; 0.216          ; High Pulse Width ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ;
; 0.201  ; 0.417        ; 0.216          ; High Pulse Width ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ;
; 0.201  ; 0.417        ; 0.216          ; High Pulse Width ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ;
; 0.398  ; 0.582        ; 0.184          ; Low Pulse Width  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ;
; 0.398  ; 0.582        ; 0.184          ; Low Pulse Width  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ;
; 0.398  ; 0.582        ; 0.184          ; Low Pulse Width  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ;
; 0.398  ; 0.582        ; 0.184          ; Low Pulse Width  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ;
; 0.415  ; 0.415        ; 0.000          ; Low Pulse Width  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Rise       ; inst1|inst1|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]|datab                                      ;
; 0.433  ; 0.433        ; 0.000          ; High Pulse Width ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; inst1|inst1|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]|combout                                    ;
; 0.439  ; 0.439        ; 0.000          ; High Pulse Width ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                         ;
; 0.439  ; 0.439        ; 0.000          ; High Pulse Width ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                         ;
; 0.439  ; 0.439        ; 0.000          ; High Pulse Width ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                         ;
; 0.439  ; 0.439        ; 0.000          ; High Pulse Width ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Rise       ; inst1|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|q                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Rise       ; inst1|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|q                                            ;
; 0.558  ; 0.558        ; 0.000          ; Low Pulse Width  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                         ;
; 0.558  ; 0.558        ; 0.000          ; Low Pulse Width  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                         ;
; 0.558  ; 0.558        ; 0.000          ; Low Pulse Width  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                         ;
; 0.558  ; 0.558        ; 0.000          ; Low Pulse Width  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                         ;
; 0.564  ; 0.564        ; 0.000          ; Low Pulse Width  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; inst1|inst1|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]|combout                                    ;
; 0.582  ; 0.582        ; 0.000          ; High Pulse Width ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Rise       ; inst1|inst1|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]|datab                                      ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]'                                                                                                                                              ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                           ; Clock Edge ; Target                                                                                                         ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; Fall       ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; Fall       ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; Fall       ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; Fall       ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ;
; 0.211  ; 0.427        ; 0.216          ; High Pulse Width ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; Fall       ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ;
; 0.211  ; 0.427        ; 0.216          ; High Pulse Width ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; Fall       ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ;
; 0.211  ; 0.427        ; 0.216          ; High Pulse Width ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; Fall       ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ;
; 0.211  ; 0.427        ; 0.216          ; High Pulse Width ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; Fall       ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ;
; 0.388  ; 0.572        ; 0.184          ; Low Pulse Width  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; Fall       ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ;
; 0.388  ; 0.572        ; 0.184          ; Low Pulse Width  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; Fall       ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ;
; 0.388  ; 0.572        ; 0.184          ; Low Pulse Width  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; Fall       ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ;
; 0.388  ; 0.572        ; 0.184          ; Low Pulse Width  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; Fall       ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ;
; 0.421  ; 0.421        ; 0.000          ; Low Pulse Width  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst1|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]~0|datac                                    ;
; 0.422  ; 0.422        ; 0.000          ; Low Pulse Width  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst1|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]|datac                                      ;
; 0.423  ; 0.423        ; 0.000          ; Low Pulse Width  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst1|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]~0|combout                                  ;
; 0.428  ; 0.428        ; 0.000          ; High Pulse Width ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; Fall       ; inst|inst1|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]|combout                                    ;
; 0.450  ; 0.450        ; 0.000          ; High Pulse Width ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; Fall       ; inst1|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                         ;
; 0.450  ; 0.450        ; 0.000          ; High Pulse Width ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; Fall       ; inst1|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                         ;
; 0.450  ; 0.450        ; 0.000          ; High Pulse Width ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; Fall       ; inst1|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                         ;
; 0.450  ; 0.450        ; 0.000          ; High Pulse Width ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; Fall       ; inst1|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|q                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|q                                            ;
; 0.549  ; 0.549        ; 0.000          ; Low Pulse Width  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; Fall       ; inst1|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                         ;
; 0.549  ; 0.549        ; 0.000          ; Low Pulse Width  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; Fall       ; inst1|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                         ;
; 0.549  ; 0.549        ; 0.000          ; Low Pulse Width  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; Fall       ; inst1|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                         ;
; 0.549  ; 0.549        ; 0.000          ; Low Pulse Width  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; Fall       ; inst1|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                         ;
; 0.570  ; 0.570        ; 0.000          ; Low Pulse Width  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; Fall       ; inst|inst1|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]|combout                                    ;
; 0.574  ; 0.574        ; 0.000          ; High Pulse Width ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst1|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]~0|combout                                  ;
; 0.576  ; 0.576        ; 0.000          ; High Pulse Width ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst1|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]|datac                                      ;
; 0.576  ; 0.576        ; 0.000          ; High Pulse Width ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst1|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]~0|datac                                    ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; reset     ; clock      ; 2.717 ; 3.230 ; Rise       ; clock           ;
; split     ; clock      ; 2.449 ; 2.905 ; Rise       ; clock           ;
; start     ; clock      ; 2.016 ; 2.468 ; Rise       ; clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; reset     ; clock      ; -2.249 ; -2.724 ; Rise       ; clock           ;
; split     ; clock      ; -2.110 ; -2.538 ; Rise       ; clock           ;
; start     ; clock      ; -1.617 ; -2.066 ; Rise       ; clock           ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; 7Seg0[*]  ; clock      ; 5.767 ; 5.767 ; Rise       ; clock           ;
;  7Seg0[0] ; clock      ; 5.761 ; 5.767 ; Rise       ; clock           ;
;  7Seg0[1] ; clock      ; 5.767 ; 5.744 ; Rise       ; clock           ;
;  7Seg0[2] ; clock      ; 5.330 ; 5.344 ; Rise       ; clock           ;
;  7Seg0[3] ; clock      ; 5.305 ; 5.319 ; Rise       ; clock           ;
;  7Seg0[4] ; clock      ; 5.308 ; 5.320 ; Rise       ; clock           ;
;  7Seg0[5] ; clock      ; 5.278 ; 5.267 ; Rise       ; clock           ;
;  7Seg0[6] ; clock      ; 5.311 ; 5.333 ; Rise       ; clock           ;
; 7Seg1[*]  ; clock      ; 5.829 ; 5.807 ; Rise       ; clock           ;
;  7Seg1[0] ; clock      ; 5.760 ; 5.744 ; Rise       ; clock           ;
;  7Seg1[1] ; clock      ; 5.829 ; 5.807 ; Rise       ; clock           ;
;  7Seg1[2] ; clock      ; 5.600 ; 5.585 ; Rise       ; clock           ;
;  7Seg1[3] ; clock      ; 5.617 ; 5.600 ; Rise       ; clock           ;
;  7Seg1[4] ; clock      ; 5.627 ; 5.620 ; Rise       ; clock           ;
;  7Seg1[5] ; clock      ; 5.292 ; 5.288 ; Rise       ; clock           ;
;  7Seg1[6] ; clock      ; 5.590 ; 5.579 ; Rise       ; clock           ;
; 7Seg2[*]  ; clock      ; 5.735 ; 5.709 ; Rise       ; clock           ;
;  7Seg2[0] ; clock      ; 5.286 ; 5.300 ; Rise       ; clock           ;
;  7Seg2[1] ; clock      ; 5.305 ; 5.314 ; Rise       ; clock           ;
;  7Seg2[2] ; clock      ; 5.543 ; 5.533 ; Rise       ; clock           ;
;  7Seg2[3] ; clock      ; 5.301 ; 5.310 ; Rise       ; clock           ;
;  7Seg2[4] ; clock      ; 5.318 ; 5.315 ; Rise       ; clock           ;
;  7Seg2[5] ; clock      ; 5.319 ; 5.309 ; Rise       ; clock           ;
;  7Seg2[6] ; clock      ; 5.735 ; 5.709 ; Rise       ; clock           ;
; 7Seg3[*]  ; clock      ; 5.713 ; 5.694 ; Rise       ; clock           ;
;  7Seg3[0] ; clock      ; 5.486 ; 5.465 ; Rise       ; clock           ;
;  7Seg3[1] ; clock      ; 5.713 ; 5.694 ; Rise       ; clock           ;
;  7Seg3[2] ; clock      ; 5.476 ; 5.451 ; Rise       ; clock           ;
;  7Seg3[3] ; clock      ; 5.507 ; 5.470 ; Rise       ; clock           ;
;  7Seg3[4] ; clock      ; 5.644 ; 5.606 ; Rise       ; clock           ;
;  7Seg3[5] ; clock      ; 5.624 ; 5.587 ; Rise       ; clock           ;
;  7Seg3[6] ; clock      ; 5.646 ; 5.612 ; Rise       ; clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; 7Seg0[*]  ; clock      ; 5.170 ; 5.158 ; Rise       ; clock           ;
;  7Seg0[0] ; clock      ; 5.634 ; 5.638 ; Rise       ; clock           ;
;  7Seg0[1] ; clock      ; 5.640 ; 5.616 ; Rise       ; clock           ;
;  7Seg0[2] ; clock      ; 5.221 ; 5.232 ; Rise       ; clock           ;
;  7Seg0[3] ; clock      ; 5.197 ; 5.208 ; Rise       ; clock           ;
;  7Seg0[4] ; clock      ; 5.199 ; 5.209 ; Rise       ; clock           ;
;  7Seg0[5] ; clock      ; 5.170 ; 5.158 ; Rise       ; clock           ;
;  7Seg0[6] ; clock      ; 5.202 ; 5.221 ; Rise       ; clock           ;
; 7Seg1[*]  ; clock      ; 5.184 ; 5.178 ; Rise       ; clock           ;
;  7Seg1[0] ; clock      ; 5.634 ; 5.616 ; Rise       ; clock           ;
;  7Seg1[1] ; clock      ; 5.701 ; 5.677 ; Rise       ; clock           ;
;  7Seg1[2] ; clock      ; 5.480 ; 5.464 ; Rise       ; clock           ;
;  7Seg1[3] ; clock      ; 5.497 ; 5.478 ; Rise       ; clock           ;
;  7Seg1[4] ; clock      ; 5.506 ; 5.498 ; Rise       ; clock           ;
;  7Seg1[5] ; clock      ; 5.184 ; 5.178 ; Rise       ; clock           ;
;  7Seg1[6] ; clock      ; 5.470 ; 5.458 ; Rise       ; clock           ;
; 7Seg2[*]  ; clock      ; 5.178 ; 5.189 ; Rise       ; clock           ;
;  7Seg2[0] ; clock      ; 5.178 ; 5.189 ; Rise       ; clock           ;
;  7Seg2[1] ; clock      ; 5.197 ; 5.203 ; Rise       ; clock           ;
;  7Seg2[2] ; clock      ; 5.425 ; 5.414 ; Rise       ; clock           ;
;  7Seg2[3] ; clock      ; 5.193 ; 5.198 ; Rise       ; clock           ;
;  7Seg2[4] ; clock      ; 5.209 ; 5.205 ; Rise       ; clock           ;
;  7Seg2[5] ; clock      ; 5.211 ; 5.199 ; Rise       ; clock           ;
;  7Seg2[6] ; clock      ; 5.609 ; 5.582 ; Rise       ; clock           ;
; 7Seg3[*]  ; clock      ; 5.362 ; 5.336 ; Rise       ; clock           ;
;  7Seg3[0] ; clock      ; 5.372 ; 5.349 ; Rise       ; clock           ;
;  7Seg3[1] ; clock      ; 5.588 ; 5.567 ; Rise       ; clock           ;
;  7Seg3[2] ; clock      ; 5.362 ; 5.336 ; Rise       ; clock           ;
;  7Seg3[3] ; clock      ; 5.392 ; 5.355 ; Rise       ; clock           ;
;  7Seg3[4] ; clock      ; 5.522 ; 5.485 ; Rise       ; clock           ;
;  7Seg3[5] ; clock      ; 5.503 ; 5.466 ; Rise       ; clock           ;
;  7Seg3[6] ; clock      ; 5.523 ; 5.489 ; Rise       ; clock           ;
+-----------+------------+-------+-------+------------+-----------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                                                                              ;
+------------+-----------------+-----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                                      ; Note                                                          ;
+------------+-----------------+-----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+
; 272.63 MHz ; 250.0 MHz       ; clock                                                                                                           ; limit due to minimum period restriction (max I/O toggle rate) ;
; 382.12 MHz ; 382.12 MHz      ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ;                                                               ;
; 383.58 MHz ; 383.58 MHz      ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ;                                                               ;
; 396.67 MHz ; 396.67 MHz      ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ;                                                               ;
; 407.83 MHz ; 407.83 MHz      ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ;                                                               ;
+------------+-----------------+-----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                           ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------------+--------+---------------+
; clock                                                                                                           ; -2.668 ; -70.237       ;
; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; -1.617 ; -6.468        ;
; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; -1.607 ; -6.428        ;
; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; -1.521 ; -6.084        ;
; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; -1.452 ; -5.808        ;
+-----------------------------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                           ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------------+--------+---------------+
; clock                                                                                                           ; -1.592 ; -20.923       ;
; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; -1.057 ; -2.467        ;
; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; -0.887 ; -1.969        ;
; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; -0.759 ; -1.511        ;
; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.413  ; 0.000         ;
+-----------------------------------------------------------------------------------------------------------------+--------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                           ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------------+--------+---------------+
; clock                                                                                                           ; -3.000 ; -52.000       ;
; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; -1.000 ; -4.000        ;
; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; -1.000 ; -4.000        ;
; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; -1.000 ; -4.000        ;
; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; -1.000 ; -4.000        ;
+-----------------------------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock'                                                                                                                                                                                                                                                                                ;
+--------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                        ; To Node                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.668 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[1]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ; clock        ; clock       ; 1.000        ; -0.055     ; 3.608      ;
; -2.668 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[1]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[1]  ; clock        ; clock       ; 1.000        ; -0.055     ; 3.608      ;
; -2.668 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[1]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[2]  ; clock        ; clock       ; 1.000        ; -0.055     ; 3.608      ;
; -2.668 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[1]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[3]  ; clock        ; clock       ; 1.000        ; -0.055     ; 3.608      ;
; -2.668 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[1]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[4]  ; clock        ; clock       ; 1.000        ; -0.055     ; 3.608      ;
; -2.668 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[1]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[5]  ; clock        ; clock       ; 1.000        ; -0.055     ; 3.608      ;
; -2.668 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[1]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[6]  ; clock        ; clock       ; 1.000        ; -0.055     ; 3.608      ;
; -2.668 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[1]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[7]  ; clock        ; clock       ; 1.000        ; -0.055     ; 3.608      ;
; -2.668 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[1]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[8]  ; clock        ; clock       ; 1.000        ; -0.055     ; 3.608      ;
; -2.668 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[1]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[9]  ; clock        ; clock       ; 1.000        ; -0.055     ; 3.608      ;
; -2.618 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[10] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ; clock        ; clock       ; 1.000        ; -0.053     ; 3.560      ;
; -2.618 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[10] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[1]  ; clock        ; clock       ; 1.000        ; -0.053     ; 3.560      ;
; -2.618 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[10] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[2]  ; clock        ; clock       ; 1.000        ; -0.053     ; 3.560      ;
; -2.618 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[10] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[3]  ; clock        ; clock       ; 1.000        ; -0.053     ; 3.560      ;
; -2.618 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[10] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[4]  ; clock        ; clock       ; 1.000        ; -0.053     ; 3.560      ;
; -2.618 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[10] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[5]  ; clock        ; clock       ; 1.000        ; -0.053     ; 3.560      ;
; -2.618 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[10] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[6]  ; clock        ; clock       ; 1.000        ; -0.053     ; 3.560      ;
; -2.618 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[10] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[7]  ; clock        ; clock       ; 1.000        ; -0.053     ; 3.560      ;
; -2.618 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[10] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[8]  ; clock        ; clock       ; 1.000        ; -0.053     ; 3.560      ;
; -2.618 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[10] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[9]  ; clock        ; clock       ; 1.000        ; -0.053     ; 3.560      ;
; -2.562 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[3]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ; clock        ; clock       ; 1.000        ; -0.055     ; 3.502      ;
; -2.562 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[3]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[1]  ; clock        ; clock       ; 1.000        ; -0.055     ; 3.502      ;
; -2.562 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[3]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[2]  ; clock        ; clock       ; 1.000        ; -0.055     ; 3.502      ;
; -2.562 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[3]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[3]  ; clock        ; clock       ; 1.000        ; -0.055     ; 3.502      ;
; -2.562 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[3]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[4]  ; clock        ; clock       ; 1.000        ; -0.055     ; 3.502      ;
; -2.562 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[3]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[5]  ; clock        ; clock       ; 1.000        ; -0.055     ; 3.502      ;
; -2.562 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[3]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[6]  ; clock        ; clock       ; 1.000        ; -0.055     ; 3.502      ;
; -2.562 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[3]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[7]  ; clock        ; clock       ; 1.000        ; -0.055     ; 3.502      ;
; -2.562 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[3]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[8]  ; clock        ; clock       ; 1.000        ; -0.055     ; 3.502      ;
; -2.562 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[3]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[9]  ; clock        ; clock       ; 1.000        ; -0.055     ; 3.502      ;
; -2.490 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[2]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ; clock        ; clock       ; 1.000        ; -0.055     ; 3.430      ;
; -2.490 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[2]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[1]  ; clock        ; clock       ; 1.000        ; -0.055     ; 3.430      ;
; -2.490 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[2]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[2]  ; clock        ; clock       ; 1.000        ; -0.055     ; 3.430      ;
; -2.490 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[2]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[3]  ; clock        ; clock       ; 1.000        ; -0.055     ; 3.430      ;
; -2.490 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[2]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[4]  ; clock        ; clock       ; 1.000        ; -0.055     ; 3.430      ;
; -2.490 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[2]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[5]  ; clock        ; clock       ; 1.000        ; -0.055     ; 3.430      ;
; -2.490 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[2]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[6]  ; clock        ; clock       ; 1.000        ; -0.055     ; 3.430      ;
; -2.490 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[2]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[7]  ; clock        ; clock       ; 1.000        ; -0.055     ; 3.430      ;
; -2.490 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[2]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[8]  ; clock        ; clock       ; 1.000        ; -0.055     ; 3.430      ;
; -2.490 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[2]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[9]  ; clock        ; clock       ; 1.000        ; -0.055     ; 3.430      ;
; -2.464 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[5]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ; clock        ; clock       ; 1.000        ; -0.055     ; 3.404      ;
; -2.464 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[5]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[1]  ; clock        ; clock       ; 1.000        ; -0.055     ; 3.404      ;
; -2.464 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[5]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[2]  ; clock        ; clock       ; 1.000        ; -0.055     ; 3.404      ;
; -2.464 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[5]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[3]  ; clock        ; clock       ; 1.000        ; -0.055     ; 3.404      ;
; -2.464 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[5]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[4]  ; clock        ; clock       ; 1.000        ; -0.055     ; 3.404      ;
; -2.464 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[5]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[5]  ; clock        ; clock       ; 1.000        ; -0.055     ; 3.404      ;
; -2.464 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[5]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[6]  ; clock        ; clock       ; 1.000        ; -0.055     ; 3.404      ;
; -2.464 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[5]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[7]  ; clock        ; clock       ; 1.000        ; -0.055     ; 3.404      ;
; -2.464 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[5]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[8]  ; clock        ; clock       ; 1.000        ; -0.055     ; 3.404      ;
; -2.464 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[5]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[9]  ; clock        ; clock       ; 1.000        ; -0.055     ; 3.404      ;
; -2.399 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[4]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ; clock        ; clock       ; 1.000        ; -0.055     ; 3.339      ;
; -2.399 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[4]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[1]  ; clock        ; clock       ; 1.000        ; -0.055     ; 3.339      ;
; -2.399 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[4]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[2]  ; clock        ; clock       ; 1.000        ; -0.055     ; 3.339      ;
; -2.399 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[4]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[3]  ; clock        ; clock       ; 1.000        ; -0.055     ; 3.339      ;
; -2.399 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[4]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[4]  ; clock        ; clock       ; 1.000        ; -0.055     ; 3.339      ;
; -2.399 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[4]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[5]  ; clock        ; clock       ; 1.000        ; -0.055     ; 3.339      ;
; -2.399 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[4]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[6]  ; clock        ; clock       ; 1.000        ; -0.055     ; 3.339      ;
; -2.399 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[4]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[7]  ; clock        ; clock       ; 1.000        ; -0.055     ; 3.339      ;
; -2.399 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[4]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[8]  ; clock        ; clock       ; 1.000        ; -0.055     ; 3.339      ;
; -2.399 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[4]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[9]  ; clock        ; clock       ; 1.000        ; -0.055     ; 3.339      ;
; -2.344 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[7]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ; clock        ; clock       ; 1.000        ; -0.055     ; 3.284      ;
; -2.344 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[7]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[1]  ; clock        ; clock       ; 1.000        ; -0.055     ; 3.284      ;
; -2.344 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[7]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[2]  ; clock        ; clock       ; 1.000        ; -0.055     ; 3.284      ;
; -2.344 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[7]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[3]  ; clock        ; clock       ; 1.000        ; -0.055     ; 3.284      ;
; -2.344 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[7]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[4]  ; clock        ; clock       ; 1.000        ; -0.055     ; 3.284      ;
; -2.344 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[7]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[5]  ; clock        ; clock       ; 1.000        ; -0.055     ; 3.284      ;
; -2.344 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[7]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[6]  ; clock        ; clock       ; 1.000        ; -0.055     ; 3.284      ;
; -2.344 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[7]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[7]  ; clock        ; clock       ; 1.000        ; -0.055     ; 3.284      ;
; -2.344 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[7]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[8]  ; clock        ; clock       ; 1.000        ; -0.055     ; 3.284      ;
; -2.344 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[7]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[9]  ; clock        ; clock       ; 1.000        ; -0.055     ; 3.284      ;
; -2.305 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[8]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ; clock        ; clock       ; 1.000        ; -0.055     ; 3.245      ;
; -2.305 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[8]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[1]  ; clock        ; clock       ; 1.000        ; -0.055     ; 3.245      ;
; -2.305 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[8]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[2]  ; clock        ; clock       ; 1.000        ; -0.055     ; 3.245      ;
; -2.305 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[8]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[3]  ; clock        ; clock       ; 1.000        ; -0.055     ; 3.245      ;
; -2.305 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[8]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[4]  ; clock        ; clock       ; 1.000        ; -0.055     ; 3.245      ;
; -2.305 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[8]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[5]  ; clock        ; clock       ; 1.000        ; -0.055     ; 3.245      ;
; -2.305 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[8]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[6]  ; clock        ; clock       ; 1.000        ; -0.055     ; 3.245      ;
; -2.305 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[8]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[7]  ; clock        ; clock       ; 1.000        ; -0.055     ; 3.245      ;
; -2.305 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[8]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[8]  ; clock        ; clock       ; 1.000        ; -0.055     ; 3.245      ;
; -2.305 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[8]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[9]  ; clock        ; clock       ; 1.000        ; -0.055     ; 3.245      ;
; -2.279 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[6]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ; clock        ; clock       ; 1.000        ; -0.055     ; 3.219      ;
; -2.279 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[6]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[1]  ; clock        ; clock       ; 1.000        ; -0.055     ; 3.219      ;
; -2.279 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[6]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[2]  ; clock        ; clock       ; 1.000        ; -0.055     ; 3.219      ;
; -2.279 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[6]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[3]  ; clock        ; clock       ; 1.000        ; -0.055     ; 3.219      ;
; -2.279 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[6]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[4]  ; clock        ; clock       ; 1.000        ; -0.055     ; 3.219      ;
; -2.279 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[6]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[5]  ; clock        ; clock       ; 1.000        ; -0.055     ; 3.219      ;
; -2.279 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[6]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[6]  ; clock        ; clock       ; 1.000        ; -0.055     ; 3.219      ;
; -2.279 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[6]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[7]  ; clock        ; clock       ; 1.000        ; -0.055     ; 3.219      ;
; -2.279 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[6]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[8]  ; clock        ; clock       ; 1.000        ; -0.055     ; 3.219      ;
; -2.279 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[6]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[9]  ; clock        ; clock       ; 1.000        ; -0.055     ; 3.219      ;
; -2.278 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[1]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[10] ; clock        ; clock       ; 1.000        ; -0.057     ; 3.216      ;
; -2.278 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[1]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[12] ; clock        ; clock       ; 1.000        ; -0.057     ; 3.216      ;
; -2.278 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[1]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[13] ; clock        ; clock       ; 1.000        ; -0.057     ; 3.216      ;
; -2.278 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[1]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[14] ; clock        ; clock       ; 1.000        ; -0.057     ; 3.216      ;
; -2.278 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[1]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[15] ; clock        ; clock       ; 1.000        ; -0.057     ; 3.216      ;
; -2.278 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[1]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[16] ; clock        ; clock       ; 1.000        ; -0.057     ; 3.216      ;
; -2.278 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[1]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[17] ; clock        ; clock       ; 1.000        ; -0.057     ; 3.216      ;
; -2.278 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[1]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[18] ; clock        ; clock       ; 1.000        ; -0.057     ; 3.216      ;
; -2.278 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[1]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[19] ; clock        ; clock       ; 1.000        ; -0.057     ; 3.216      ;
; -2.278 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[1]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[11] ; clock        ; clock       ; 1.000        ; -0.057     ; 3.216      ;
+--------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]'                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                       ; To Node                                                                                                         ; Launch Clock                                                                                                    ; Latch Clock                                                                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.617 ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.036     ; 2.596      ;
; -1.617 ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.036     ; 2.596      ;
; -1.617 ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.036     ; 2.596      ;
; -1.617 ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.036     ; 2.596      ;
; -1.519 ; inst7                                                                                                           ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; clock                                                                                                           ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.500        ; -0.643     ; 1.371      ;
; -1.519 ; inst7                                                                                                           ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; clock                                                                                                           ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.500        ; -0.643     ; 1.371      ;
; -1.519 ; inst7                                                                                                           ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; clock                                                                                                           ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.500        ; -0.643     ; 1.371      ;
; -1.519 ; inst7                                                                                                           ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; clock                                                                                                           ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.500        ; -0.643     ; 1.371      ;
; -1.497 ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.036     ; 2.476      ;
; -1.497 ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.036     ; 2.476      ;
; -1.497 ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.036     ; 2.476      ;
; -1.495 ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.034     ; 2.476      ;
; -1.462 ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.036     ; 2.441      ;
; -1.462 ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.036     ; 2.441      ;
; -1.462 ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.036     ; 2.441      ;
; -1.460 ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.034     ; 2.441      ;
; -0.084 ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.500        ; 1.592      ; 2.371      ;
; -0.084 ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.500        ; 1.592      ; 2.371      ;
; -0.084 ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.500        ; 1.592      ; 2.371      ;
; -0.084 ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.500        ; 1.592      ; 2.371      ;
; 0.306  ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 1.000        ; 1.592      ; 2.481      ;
; 0.306  ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 1.000        ; 1.592      ; 2.481      ;
; 0.306  ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 1.000        ; 1.592      ; 2.481      ;
; 0.306  ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 1.000        ; 1.592      ; 2.481      ;
+--------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]'                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                       ; To Node                                                                                                         ; Launch Clock                                                                                                    ; Latch Clock                                                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.607 ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.036     ; 2.586      ;
; -1.607 ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.036     ; 2.586      ;
; -1.607 ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.036     ; 2.586      ;
; -1.607 ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.036     ; 2.586      ;
; -1.506 ; inst7                                                                                                           ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; clock                                                                                                           ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.500        ; -0.784     ; 1.217      ;
; -1.506 ; inst7                                                                                                           ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; clock                                                                                                           ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.500        ; -0.784     ; 1.217      ;
; -1.506 ; inst7                                                                                                           ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; clock                                                                                                           ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.500        ; -0.784     ; 1.217      ;
; -1.506 ; inst7                                                                                                           ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; clock                                                                                                           ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.500        ; -0.784     ; 1.217      ;
; -1.487 ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.036     ; 2.466      ;
; -1.487 ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.036     ; 2.466      ;
; -1.487 ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.036     ; 2.466      ;
; -1.485 ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.034     ; 2.466      ;
; -1.436 ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.036     ; 2.415      ;
; -1.436 ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.036     ; 2.415      ;
; -1.436 ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.036     ; 2.415      ;
; -1.434 ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.034     ; 2.415      ;
; -0.238 ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.500        ; 1.451      ; 2.374      ;
; -0.238 ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.500        ; 1.451      ; 2.374      ;
; -0.238 ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.500        ; 1.451      ; 2.374      ;
; -0.238 ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.500        ; 1.451      ; 2.374      ;
; 0.167  ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 1.000        ; 1.451      ; 2.469      ;
; 0.167  ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 1.000        ; 1.451      ; 2.469      ;
; 0.167  ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 1.000        ; 1.451      ; 2.469      ;
; 0.167  ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 1.000        ; 1.451      ; 2.469      ;
+--------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]'                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                       ; To Node                                                                                                         ; Launch Clock                                                                                                    ; Latch Clock                                                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.521 ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.055     ; 2.461      ;
; -1.521 ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.055     ; 2.461      ;
; -1.521 ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.055     ; 2.461      ;
; -1.521 ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.055     ; 2.461      ;
; -1.456 ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.055     ; 2.396      ;
; -1.456 ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.055     ; 2.396      ;
; -1.456 ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.055     ; 2.396      ;
; -1.456 ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.055     ; 2.396      ;
; -1.407 ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.055     ; 2.347      ;
; -1.407 ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.055     ; 2.347      ;
; -1.407 ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.055     ; 2.347      ;
; -1.407 ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.055     ; 2.347      ;
; -1.354 ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.055     ; 2.294      ;
; -1.354 ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.055     ; 2.294      ;
; -1.354 ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.055     ; 2.294      ;
; -1.354 ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.055     ; 2.294      ;
; 0.215  ; inst7                                                                                                           ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; clock                                                                                                           ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.500        ; 1.088      ; 1.358      ;
; 0.215  ; inst7                                                                                                           ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; clock                                                                                                           ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.500        ; 1.088      ; 1.358      ;
; 0.215  ; inst7                                                                                                           ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; clock                                                                                                           ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.500        ; 1.088      ; 1.358      ;
; 0.215  ; inst7                                                                                                           ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; clock                                                                                                           ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.500        ; 1.088      ; 1.358      ;
+--------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]'                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                      ; To Node                                                                                                        ; Launch Clock                                                                                                    ; Latch Clock                                                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.452 ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.037     ; 2.430      ;
; -1.452 ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.037     ; 2.430      ;
; -1.452 ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.037     ; 2.430      ;
; -1.452 ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.037     ; 2.430      ;
; -1.329 ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.037     ; 2.307      ;
; -1.329 ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.037     ; 2.307      ;
; -1.329 ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.037     ; 2.307      ;
; -1.326 ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.034     ; 2.307      ;
; -1.262 ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.037     ; 2.240      ;
; -1.262 ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.037     ; 2.240      ;
; -1.262 ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.037     ; 2.240      ;
; -1.259 ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.034     ; 2.240      ;
; -1.029 ; inst7                                                                                                          ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; clock                                                                                                           ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; 0.500        ; -0.479     ; 1.045      ;
; -1.029 ; inst7                                                                                                          ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; clock                                                                                                           ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; 0.500        ; -0.479     ; 1.045      ;
; -1.029 ; inst7                                                                                                          ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; clock                                                                                                           ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; 0.500        ; -0.479     ; 1.045      ;
; -1.029 ; inst7                                                                                                          ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; clock                                                                                                           ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; 0.500        ; -0.479     ; 1.045      ;
; 0.132  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; 0.500        ; 1.756      ; 2.319      ;
; 0.169  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; 0.500        ; 1.756      ; 2.282      ;
; 0.169  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; 0.500        ; 1.756      ; 2.282      ;
; 0.169  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; 0.500        ; 1.756      ; 2.282      ;
; 0.593  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; 1.000        ; 1.756      ; 2.358      ;
; 0.593  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; 1.000        ; 1.756      ; 2.358      ;
; 0.593  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; 1.000        ; 1.756      ; 2.358      ;
; 0.593  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; 1.000        ; 1.756      ; 2.358      ;
+--------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock'                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                        ; To Node                                                                                                          ; Launch Clock                                                                                                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.592 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[2]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clock       ; 0.000        ; 2.224      ; 0.976      ;
; -1.503 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[3]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clock       ; 0.000        ; 2.224      ; 1.065      ;
; -1.496 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[4]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clock       ; 0.000        ; 2.224      ; 1.072      ;
; -1.407 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[5]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clock       ; 0.000        ; 2.224      ; 1.161      ;
; -1.400 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[6]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clock       ; 0.000        ; 2.224      ; 1.168      ;
; -1.311 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[7]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clock       ; 0.000        ; 2.224      ; 1.257      ;
; -1.304 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[8]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clock       ; 0.000        ; 2.224      ; 1.264      ;
; -1.215 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[9]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clock       ; 0.000        ; 2.224      ; 1.353      ;
; -1.206 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[10] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clock       ; 0.000        ; 2.222      ; 1.360      ;
; -1.117 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[11] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clock       ; 0.000        ; 2.222      ; 1.449      ;
; -1.110 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[12] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clock       ; 0.000        ; 2.222      ; 1.456      ;
; -1.021 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[13] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clock       ; 0.000        ; 2.222      ; 1.545      ;
; -1.014 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[14] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clock       ; 0.000        ; 2.222      ; 1.552      ;
; -0.975 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[2]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clock       ; -0.500       ; 2.224      ; 1.093      ;
; -0.968 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[3]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clock       ; -0.500       ; 2.224      ; 1.100      ;
; -0.925 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[15] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clock       ; 0.000        ; 2.222      ; 1.641      ;
; -0.918 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[16] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clock       ; 0.000        ; 2.222      ; 1.648      ;
; -0.879 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[4]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clock       ; -0.500       ; 2.224      ; 1.189      ;
; -0.872 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[5]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clock       ; -0.500       ; 2.224      ; 1.196      ;
; -0.829 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[17] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clock       ; 0.000        ; 2.222      ; 1.737      ;
; -0.822 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[18] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clock       ; 0.000        ; 2.222      ; 1.744      ;
; -0.783 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[6]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clock       ; -0.500       ; 2.224      ; 1.285      ;
; -0.776 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[7]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clock       ; -0.500       ; 2.224      ; 1.292      ;
; -0.733 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[19] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clock       ; 0.000        ; 2.222      ; 1.833      ;
; -0.687 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[8]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clock       ; -0.500       ; 2.224      ; 1.381      ;
; -0.680 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[9]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clock       ; -0.500       ; 2.224      ; 1.388      ;
; -0.589 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[10] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clock       ; -0.500       ; 2.222      ; 1.477      ;
; -0.582 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[11] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clock       ; -0.500       ; 2.222      ; 1.484      ;
; -0.493 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[12] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clock       ; -0.500       ; 2.222      ; 1.573      ;
; -0.486 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[13] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clock       ; -0.500       ; 2.222      ; 1.580      ;
; -0.397 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[14] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clock       ; -0.500       ; 2.222      ; 1.669      ;
; -0.390 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[15] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clock       ; -0.500       ; 2.222      ; 1.676      ;
; -0.301 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[16] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clock       ; -0.500       ; 2.222      ; 1.765      ;
; -0.294 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[17] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clock       ; -0.500       ; 2.222      ; 1.772      ;
; -0.205 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[18] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clock       ; -0.500       ; 2.222      ; 1.861      ;
; -0.198 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[19] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clock       ; -0.500       ; 2.222      ; 1.868      ;
; 0.055  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]   ; lpm_clshift0:inst9|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[6]                 ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; clock       ; 0.000        ; 2.236      ; 2.635      ;
; 0.056  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[1]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clock       ; 0.000        ; 2.224      ; 2.624      ;
; 0.074  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]   ; lpm_clshift0:inst9|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[5]                 ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; clock       ; 0.000        ; 2.236      ; 2.654      ;
; 0.074  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]   ; lpm_clshift0:inst9|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[4]                 ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; clock       ; 0.000        ; 2.236      ; 2.654      ;
; 0.075  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]   ; lpm_clshift0:inst9|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[3]                 ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; clock       ; 0.000        ; 2.236      ; 2.655      ;
; 0.090  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]   ; lpm_clshift0:inst9|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[0]                 ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; clock       ; 0.000        ; 2.236      ; 2.670      ;
; 0.091  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]   ; lpm_clshift0:inst9|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[1]                 ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; clock       ; 0.000        ; 2.236      ; 2.671      ;
; 0.095  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]   ; lpm_clshift0:inst9|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[2]                 ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; clock       ; 0.000        ; 2.236      ; 2.675      ;
; 0.097  ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; lpm_clshift0:inst10|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[0]                ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; clock       ; 0.000        ; 2.236      ; 2.677      ;
; 0.103  ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; lpm_clshift0:inst10|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[4]                ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; clock       ; 0.000        ; 2.236      ; 2.683      ;
; 0.114  ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; lpm_clshift0:inst10|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[1]                ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; clock       ; 0.000        ; 2.236      ; 2.694      ;
; 0.117  ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; lpm_clshift0:inst10|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[5]                ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; clock       ; 0.000        ; 2.236      ; 2.697      ;
; 0.117  ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; lpm_clshift0:inst10|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[2]                ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; clock       ; 0.000        ; 2.236      ; 2.697      ;
; 0.119  ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; lpm_clshift0:inst10|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[3]                ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; clock       ; 0.000        ; 2.236      ; 2.699      ;
; 0.222  ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; lpm_clshift0:inst10|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[6]                ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; clock       ; 0.000        ; 2.236      ; 2.802      ;
; 0.263  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clock       ; 0.000        ; 2.224      ; 2.831      ;
; 0.312  ; inst7                                                                                                            ; inst7                                                                                                            ; clock                                                                                                           ; clock       ; 0.000        ; 0.055      ; 0.511      ;
; 0.498  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[7]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[7]  ; clock                                                                                                           ; clock       ; 0.000        ; 0.055      ; 0.697      ;
; 0.502  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[8]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[8]  ; clock                                                                                                           ; clock       ; 0.000        ; 0.055      ; 0.701      ;
; 0.502  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[12] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[12] ; clock                                                                                                           ; clock       ; 0.000        ; 0.055      ; 0.701      ;
; 0.503  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[6]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[6]  ; clock                                                                                                           ; clock       ; 0.000        ; 0.055      ; 0.702      ;
; 0.507  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[3]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[3]  ; clock                                                                                                           ; clock       ; 0.000        ; 0.055      ; 0.706      ;
; 0.507  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[16] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[16] ; clock                                                                                                           ; clock       ; 0.000        ; 0.055      ; 0.706      ;
; 0.507  ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3]  ; lpm_clshift0:inst11|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[0]                ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; clock       ; -0.500       ; 0.776      ; 0.947      ;
; 0.509  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[17] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[17] ; clock                                                                                                           ; clock       ; 0.000        ; 0.055      ; 0.708      ;
; 0.510  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[13] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[13] ; clock                                                                                                           ; clock       ; 0.000        ; 0.055      ; 0.709      ;
; 0.510  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[18] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[18] ; clock                                                                                                           ; clock       ; 0.000        ; 0.055      ; 0.709      ;
; 0.510  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[19] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[19] ; clock                                                                                                           ; clock       ; 0.000        ; 0.055      ; 0.709      ;
; 0.511  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[2]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[2]  ; clock                                                                                                           ; clock       ; 0.000        ; 0.055      ; 0.710      ;
; 0.513  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[10] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[10] ; clock                                                                                                           ; clock       ; 0.000        ; 0.055      ; 0.712      ;
; 0.516  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[5]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[5]  ; clock                                                                                                           ; clock       ; 0.000        ; 0.055      ; 0.715      ;
; 0.516  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[9]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[9]  ; clock                                                                                                           ; clock       ; 0.000        ; 0.055      ; 0.715      ;
; 0.519  ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1]  ; lpm_clshift0:inst11|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[3]                ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; clock       ; -0.500       ; 0.776      ; 0.959      ;
; 0.522  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[4]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[4]  ; clock                                                                                                           ; clock       ; 0.000        ; 0.055      ; 0.721      ;
; 0.522  ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1]  ; lpm_clshift0:inst11|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[1]                ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; clock       ; -0.500       ; 0.776      ; 0.962      ;
; 0.533  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[14] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[14] ; clock                                                                                                           ; clock       ; 0.000        ; 0.055      ; 0.732      ;
; 0.539  ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1]  ; lpm_clshift0:inst11|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[4]                ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; clock       ; -0.500       ; 0.776      ; 0.979      ;
; 0.560  ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; lpm_clshift0:inst11|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[0]                ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; clock       ; 0.000        ; 2.227      ; 3.141      ;
; 0.561  ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; lpm_clshift0:inst11|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[1]                ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; clock       ; 0.000        ; 2.227      ; 3.142      ;
; 0.564  ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1]  ; lpm_clshift0:inst11|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[5]                ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; clock       ; -0.500       ; 0.776      ; 1.004      ;
; 0.564  ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; lpm_clshift0:inst11|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[3]                ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; clock       ; 0.000        ; 2.227      ; 3.145      ;
; 0.567  ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1]  ; lpm_clshift0:inst11|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[2]                ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; clock       ; -0.500       ; 0.776      ; 1.007      ;
; 0.571  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]   ; lpm_clshift0:inst9|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[6]                 ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; clock       ; -0.500       ; 2.236      ; 2.651      ;
; 0.579  ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; lpm_clshift0:inst11|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[5]                ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; clock       ; 0.000        ; 2.227      ; 3.160      ;
; 0.582  ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; lpm_clshift0:inst11|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[4]                ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; clock       ; 0.000        ; 2.227      ; 3.163      ;
; 0.583  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]   ; lpm_clshift0:inst9|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[4]                 ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; clock       ; -0.500       ; 2.236      ; 2.663      ;
; 0.583  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]   ; lpm_clshift0:inst9|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[3]                 ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; clock       ; -0.500       ; 2.236      ; 2.663      ;
; 0.583  ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; lpm_clshift0:inst11|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[2]                ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; clock       ; 0.000        ; 2.227      ; 3.164      ;
; 0.591  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3]   ; lpm_clshift0:inst9|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[5]                 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clock       ; -0.500       ; 0.480      ; 0.735      ;
; 0.593  ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; lpm_clshift0:inst10|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[4]                ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; clock       ; -0.500       ; 2.236      ; 2.673      ;
; 0.601  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[1]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clock       ; -0.500       ; 2.224      ; 2.669      ;
; 0.602  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]   ; lpm_clshift0:inst9|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[2]                 ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; clock       ; -0.500       ; 2.236      ; 2.682      ;
; 0.602  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]   ; lpm_clshift0:inst9|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[1]                 ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; clock       ; -0.500       ; 2.236      ; 2.682      ;
; 0.602  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]   ; lpm_clshift0:inst9|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[0]                 ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; clock       ; -0.500       ; 2.236      ; 2.682      ;
; 0.604  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]   ; lpm_clshift0:inst9|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[5]                 ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; clock       ; -0.500       ; 2.236      ; 2.684      ;
; 0.606  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1]   ; lpm_clshift0:inst9|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[0]                 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clock       ; -0.500       ; 0.480      ; 0.750      ;
; 0.609  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1]   ; lpm_clshift0:inst9|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[1]                 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clock       ; -0.500       ; 0.480      ; 0.753      ;
; 0.610  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1]   ; lpm_clshift0:inst9|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[4]                 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clock       ; -0.500       ; 0.480      ; 0.754      ;
; 0.610  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1]   ; lpm_clshift0:inst9|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[3]                 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clock       ; -0.500       ; 0.480      ; 0.754      ;
; 0.610  ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2]  ; lpm_clshift0:inst11|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[3]                ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; clock       ; -0.500       ; 0.776      ; 1.050      ;
; 0.611  ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; lpm_clshift0:inst10|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[5]                ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; clock       ; -0.500       ; 2.236      ; 2.691      ;
; 0.611  ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; lpm_clshift0:inst10|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[3]                ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; clock       ; -0.500       ; 2.236      ; 2.691      ;
; 0.611  ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2]  ; lpm_clshift0:inst11|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[0]                ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; clock       ; -0.500       ; 0.776      ; 1.051      ;
; 0.618  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1]   ; lpm_clshift0:inst9|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[2]                 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clock       ; -0.500       ; 0.480      ; 0.762      ;
+--------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]'                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                      ; To Node                                                                                                        ; Launch Clock                                                                                                    ; Latch Clock                                                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.057 ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.845      ; 1.112      ;
; -1.050 ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.845      ; 1.119      ;
; -0.675 ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; -0.500       ; 1.845      ; 0.994      ;
; -0.586 ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; -0.500       ; 1.845      ; 1.083      ;
; -0.224 ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.845      ; 1.945      ;
; -0.136 ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.845      ; 2.033      ;
; 0.222  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; -0.500       ; 1.845      ; 1.891      ;
; 0.289  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; -0.500       ; 1.845      ; 1.958      ;
; 0.540  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.034      ; 0.718      ;
; 0.544  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.034      ; 0.722      ;
; 0.790  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.037      ; 0.971      ;
; 0.802  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.037      ; 0.983      ;
; 0.891  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.037      ; 1.072      ;
; 1.479  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.037      ; 1.660      ;
; 1.649  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.037      ; 1.830      ;
; 1.649  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.037      ; 1.830      ;
; 1.649  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.037      ; 1.830      ;
; 1.665  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.037      ; 1.846      ;
; 1.665  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.037      ; 1.846      ;
; 1.716  ; inst7                                                                                                          ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; clock                                                                                                           ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; -0.500       ; -0.316     ; 1.064      ;
; 1.716  ; inst7                                                                                                          ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; clock                                                                                                           ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; -0.500       ; -0.316     ; 1.064      ;
; 1.716  ; inst7                                                                                                          ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; clock                                                                                                           ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; -0.500       ; -0.316     ; 1.064      ;
; 1.716  ; inst7                                                                                                          ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; clock                                                                                                           ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; -0.500       ; -0.316     ; 1.064      ;
; 1.766  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.037      ; 1.947      ;
+--------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]'                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                       ; To Node                                                                                                         ; Launch Clock                                                                                                    ; Latch Clock                                                                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.887 ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.674      ; 1.111      ;
; -0.880 ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.674      ; 1.118      ;
; -0.513 ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; -0.500       ; 1.674      ; 0.985      ;
; -0.424 ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; -0.500       ; 1.674      ; 1.074      ;
; -0.202 ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.674      ; 1.796      ;
; 0.050  ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.674      ; 2.048      ;
; 0.236  ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; -0.500       ; 1.674      ; 1.734      ;
; 0.478  ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; -0.500       ; 1.674      ; 1.976      ;
; 0.569  ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.034      ; 0.747      ;
; 0.597  ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.034      ; 0.775      ;
; 0.822  ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.036      ; 1.002      ;
; 0.844  ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.036      ; 1.024      ;
; 0.911  ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.036      ; 1.091      ;
; 1.351  ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.036      ; 1.531      ;
; 1.563  ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.036      ; 1.743      ;
; 1.563  ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.036      ; 1.743      ;
; 1.563  ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.036      ; 1.743      ;
; 1.789  ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.036      ; 1.969      ;
; 1.812  ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.036      ; 1.992      ;
; 1.812  ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.036      ; 1.992      ;
; 2.238  ; inst7                                                                                                           ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; clock                                                                                                           ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; -0.500       ; -0.487     ; 1.415      ;
; 2.238  ; inst7                                                                                                           ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; clock                                                                                                           ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; -0.500       ; -0.487     ; 1.415      ;
; 2.238  ; inst7                                                                                                           ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; clock                                                                                                           ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; -0.500       ; -0.487     ; 1.415      ;
; 2.238  ; inst7                                                                                                           ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; clock                                                                                                           ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; -0.500       ; -0.487     ; 1.415      ;
+--------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]'                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                       ; To Node                                                                                                         ; Launch Clock                                                                                                    ; Latch Clock                                                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.759 ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.527      ; 1.102      ;
; -0.752 ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.527      ; 1.109      ;
; -0.374 ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; -0.500       ; 1.527      ; 0.987      ;
; -0.285 ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; -0.500       ; 1.527      ; 1.076      ;
; 0.147  ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.527      ; 2.008      ;
; 0.250  ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.527      ; 2.111      ;
; 0.564  ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.034      ; 0.742      ;
; 0.575  ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.034      ; 0.753      ;
; 0.596  ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; -0.500       ; 1.527      ; 1.957      ;
; 0.683  ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; -0.500       ; 1.527      ; 2.044      ;
; 0.822  ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.036      ; 1.002      ;
; 0.823  ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.036      ; 1.003      ;
; 0.912  ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.036      ; 1.092      ;
; 1.573  ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.036      ; 1.753      ;
; 1.729  ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.036      ; 1.909      ;
; 1.729  ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.036      ; 1.909      ;
; 1.768  ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.036      ; 1.948      ;
; 1.768  ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.036      ; 1.948      ;
; 1.768  ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.036      ; 1.948      ;
; 1.818  ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.036      ; 1.998      ;
; 2.207  ; inst7                                                                                                           ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; clock                                                                                                           ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; -0.500       ; -0.634     ; 1.237      ;
; 2.207  ; inst7                                                                                                           ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; clock                                                                                                           ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; -0.500       ; -0.634     ; 1.237      ;
; 2.207  ; inst7                                                                                                           ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; clock                                                                                                           ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; -0.500       ; -0.634     ; 1.237      ;
; 2.207  ; inst7                                                                                                           ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; clock                                                                                                           ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; -0.500       ; -0.634     ; 1.237      ;
+--------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]'                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                       ; To Node                                                                                                         ; Launch Clock                                                                                                    ; Latch Clock                                                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.413 ; inst7                                                                                                           ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; clock                                                                                                           ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; -0.500       ; 1.316      ; 1.403      ;
; 0.413 ; inst7                                                                                                           ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; clock                                                                                                           ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; -0.500       ; 1.316      ; 1.403      ;
; 0.413 ; inst7                                                                                                           ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; clock                                                                                                           ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; -0.500       ; 1.316      ; 1.403      ;
; 0.413 ; inst7                                                                                                           ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; clock                                                                                                           ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; -0.500       ; 1.316      ; 1.403      ;
; 0.545 ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.055      ; 0.744      ;
; 0.553 ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.055      ; 0.752      ;
; 0.560 ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.055      ; 0.759      ;
; 0.568 ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.055      ; 0.767      ;
; 0.797 ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.055      ; 0.996      ;
; 0.802 ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.055      ; 1.001      ;
; 0.809 ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.055      ; 1.008      ;
; 0.809 ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.055      ; 1.008      ;
; 0.886 ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.055      ; 1.085      ;
; 0.898 ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.055      ; 1.097      ;
; 1.506 ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.055      ; 1.705      ;
; 1.506 ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.055      ; 1.705      ;
; 1.578 ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.055      ; 1.777      ;
; 1.657 ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.055      ; 1.856      ;
; 1.657 ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.055      ; 1.856      ;
; 1.657 ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.055      ; 1.856      ;
+-------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clock'                                                                                                                                                ;
+--------+--------------+----------------+-----------------+-------+------------+------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock ; Clock Edge ; Target                                                                                                           ;
+--------+--------------+----------------+-----------------+-------+------------+------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; clock ; Rise       ; clock                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[16] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[17] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[18] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[19] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; inst7                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; lpm_clshift0:inst10|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[0]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; lpm_clshift0:inst10|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[1]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; lpm_clshift0:inst10|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[2]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; lpm_clshift0:inst10|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[3]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; lpm_clshift0:inst10|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[4]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; lpm_clshift0:inst10|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[5]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; lpm_clshift0:inst10|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[6]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; lpm_clshift0:inst11|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[0]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; lpm_clshift0:inst11|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[1]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; lpm_clshift0:inst11|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[2]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; lpm_clshift0:inst11|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[3]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; lpm_clshift0:inst11|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[4]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; lpm_clshift0:inst11|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[5]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; lpm_clshift0:inst11|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[6]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; lpm_clshift0:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[0]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; lpm_clshift0:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[1]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; lpm_clshift0:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[2]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; lpm_clshift0:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[3]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; lpm_clshift0:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[4]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; lpm_clshift0:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[5]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; lpm_clshift0:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[6]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; lpm_clshift0:inst9|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[0]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; lpm_clshift0:inst9|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[1]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; lpm_clshift0:inst9|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[2]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; lpm_clshift0:inst9|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[3]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; lpm_clshift0:inst9|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[4]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; lpm_clshift0:inst9|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[5]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; lpm_clshift0:inst9|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[6]                 ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; lpm_clshift0:inst11|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[0]                ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; lpm_clshift0:inst11|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[1]                ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; lpm_clshift0:inst11|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[2]                ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; lpm_clshift0:inst11|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[3]                ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; lpm_clshift0:inst11|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[4]                ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; lpm_clshift0:inst11|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[5]                ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; lpm_clshift0:inst11|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[6]                ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; inst7                                                                                                            ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; lpm_clshift0:inst10|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[0]                ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; lpm_clshift0:inst10|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[1]                ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; lpm_clshift0:inst10|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[2]                ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; lpm_clshift0:inst10|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[3]                ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; lpm_clshift0:inst10|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[4]                ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; lpm_clshift0:inst10|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[5]                ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; lpm_clshift0:inst10|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[6]                ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; lpm_clshift0:inst9|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[0]                 ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; lpm_clshift0:inst9|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[1]                 ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; lpm_clshift0:inst9|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[2]                 ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; lpm_clshift0:inst9|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[3]                 ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; lpm_clshift0:inst9|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[4]                 ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; lpm_clshift0:inst9|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[5]                 ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; lpm_clshift0:inst9|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[6]                 ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[10] ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[11] ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[12] ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[13] ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[14] ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[15] ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[16] ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[17] ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[18] ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[19] ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[1]  ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[2]  ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[3]  ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[4]  ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[5]  ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[6]  ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[7]  ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[8]  ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[9]  ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; lpm_clshift0:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[0]                ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; lpm_clshift0:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[1]                ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; lpm_clshift0:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[2]                ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; lpm_clshift0:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[3]                ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; lpm_clshift0:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[4]                ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; lpm_clshift0:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[5]                ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; lpm_clshift0:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[6]                ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width ; clock ; Rise       ; clock~input|o                                                                                                    ;
+--------+--------------+----------------+-----------------+-------+------------+------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]'                                                                                                                                                ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                           ; Clock Edge ; Target                                                                                                          ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ;
; 0.190  ; 0.406        ; 0.216          ; High Pulse Width ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ;
; 0.190  ; 0.406        ; 0.216          ; High Pulse Width ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ;
; 0.190  ; 0.406        ; 0.216          ; High Pulse Width ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ;
; 0.190  ; 0.406        ; 0.216          ; High Pulse Width ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ;
; 0.408  ; 0.592        ; 0.184          ; Low Pulse Width  ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ;
; 0.408  ; 0.592        ; 0.184          ; Low Pulse Width  ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ;
; 0.408  ; 0.592        ; 0.184          ; Low Pulse Width  ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ;
; 0.408  ; 0.592        ; 0.184          ; Low Pulse Width  ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ;
; 0.430  ; 0.430        ; 0.000          ; High Pulse Width ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; inst1|inst4|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                         ;
; 0.430  ; 0.430        ; 0.000          ; High Pulse Width ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; inst1|inst4|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                         ;
; 0.430  ; 0.430        ; 0.000          ; High Pulse Width ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; inst1|inst4|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                         ;
; 0.430  ; 0.430        ; 0.000          ; High Pulse Width ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; inst1|inst4|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                         ;
; 0.452  ; 0.452        ; 0.000          ; High Pulse Width ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; inst1|inst3|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]|combout                                    ;
; 0.462  ; 0.462        ; 0.000          ; Low Pulse Width  ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Rise       ; inst1|inst3|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]|datad                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|q                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|q                                           ;
; 0.537  ; 0.537        ; 0.000          ; High Pulse Width ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Rise       ; inst1|inst3|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]|datad                                      ;
; 0.547  ; 0.547        ; 0.000          ; Low Pulse Width  ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; inst1|inst3|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]|combout                                    ;
; 0.568  ; 0.568        ; 0.000          ; Low Pulse Width  ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; inst1|inst4|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                         ;
; 0.568  ; 0.568        ; 0.000          ; Low Pulse Width  ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; inst1|inst4|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                         ;
; 0.568  ; 0.568        ; 0.000          ; Low Pulse Width  ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; inst1|inst4|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                         ;
; 0.568  ; 0.568        ; 0.000          ; Low Pulse Width  ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; inst1|inst4|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                         ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]'                                                                                                                                                ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                           ; Clock Edge ; Target                                                                                                          ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ;
; 0.215  ; 0.431        ; 0.216          ; High Pulse Width ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ;
; 0.215  ; 0.431        ; 0.216          ; High Pulse Width ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ;
; 0.215  ; 0.431        ; 0.216          ; High Pulse Width ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ;
; 0.215  ; 0.431        ; 0.216          ; High Pulse Width ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ;
; 0.384  ; 0.568        ; 0.184          ; Low Pulse Width  ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ;
; 0.384  ; 0.568        ; 0.184          ; Low Pulse Width  ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ;
; 0.384  ; 0.568        ; 0.184          ; Low Pulse Width  ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ;
; 0.384  ; 0.568        ; 0.184          ; Low Pulse Width  ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ;
; 0.449  ; 0.449        ; 0.000          ; High Pulse Width ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; inst1|inst5|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]~clkctrl|inclk[0]                           ;
; 0.449  ; 0.449        ; 0.000          ; High Pulse Width ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; inst1|inst5|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]~clkctrl|outclk                             ;
; 0.455  ; 0.455        ; 0.000          ; High Pulse Width ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; inst1|inst6|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                         ;
; 0.455  ; 0.455        ; 0.000          ; High Pulse Width ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; inst1|inst6|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                         ;
; 0.455  ; 0.455        ; 0.000          ; High Pulse Width ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; inst1|inst6|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                         ;
; 0.455  ; 0.455        ; 0.000          ; High Pulse Width ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; inst1|inst6|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                         ;
; 0.484  ; 0.484        ; 0.000          ; Low Pulse Width  ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Rise       ; inst1|inst5|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]|datac                                      ;
; 0.485  ; 0.485        ; 0.000          ; High Pulse Width ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; inst1|inst5|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]|combout                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Rise       ; inst1|inst4|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|q                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Rise       ; inst1|inst4|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|q                                           ;
; 0.515  ; 0.515        ; 0.000          ; Low Pulse Width  ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; inst1|inst5|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]|combout                                    ;
; 0.515  ; 0.515        ; 0.000          ; High Pulse Width ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Rise       ; inst1|inst5|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]|datac                                      ;
; 0.544  ; 0.544        ; 0.000          ; Low Pulse Width  ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; inst1|inst6|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                         ;
; 0.544  ; 0.544        ; 0.000          ; Low Pulse Width  ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; inst1|inst6|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                         ;
; 0.544  ; 0.544        ; 0.000          ; Low Pulse Width  ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; inst1|inst6|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                         ;
; 0.544  ; 0.544        ; 0.000          ; Low Pulse Width  ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; inst1|inst6|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                         ;
; 0.550  ; 0.550        ; 0.000          ; Low Pulse Width  ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; inst1|inst5|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]~clkctrl|inclk[0]                           ;
; 0.550  ; 0.550        ; 0.000          ; Low Pulse Width  ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; inst1|inst5|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]~clkctrl|outclk                             ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]'                                                                                                                                                ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                          ; Clock Edge ; Target                                                                                                          ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ;
; 0.183  ; 0.399        ; 0.216          ; High Pulse Width ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ;
; 0.183  ; 0.399        ; 0.216          ; High Pulse Width ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ;
; 0.183  ; 0.399        ; 0.216          ; High Pulse Width ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ;
; 0.183  ; 0.399        ; 0.216          ; High Pulse Width ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ;
; 0.415  ; 0.599        ; 0.184          ; Low Pulse Width  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ;
; 0.415  ; 0.599        ; 0.184          ; Low Pulse Width  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ;
; 0.415  ; 0.599        ; 0.184          ; Low Pulse Width  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ;
; 0.415  ; 0.599        ; 0.184          ; Low Pulse Width  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ;
; 0.423  ; 0.423        ; 0.000          ; High Pulse Width ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                         ;
; 0.423  ; 0.423        ; 0.000          ; High Pulse Width ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                         ;
; 0.423  ; 0.423        ; 0.000          ; High Pulse Width ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                         ;
; 0.423  ; 0.423        ; 0.000          ; High Pulse Width ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                         ;
; 0.427  ; 0.427        ; 0.000          ; Low Pulse Width  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Rise       ; inst1|inst1|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]|datab                                      ;
; 0.446  ; 0.446        ; 0.000          ; High Pulse Width ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; inst1|inst1|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]|combout                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Rise       ; inst1|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|q                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Rise       ; inst1|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|q                                            ;
; 0.552  ; 0.552        ; 0.000          ; Low Pulse Width  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; inst1|inst1|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]|combout                                    ;
; 0.571  ; 0.571        ; 0.000          ; High Pulse Width ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Rise       ; inst1|inst1|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]|datab                                      ;
; 0.575  ; 0.575        ; 0.000          ; Low Pulse Width  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                         ;
; 0.575  ; 0.575        ; 0.000          ; Low Pulse Width  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                         ;
; 0.575  ; 0.575        ; 0.000          ; Low Pulse Width  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                         ;
; 0.575  ; 0.575        ; 0.000          ; Low Pulse Width  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                         ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]'                                                                                                                                               ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                           ; Clock Edge ; Target                                                                                                         ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; Fall       ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; Fall       ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; Fall       ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; Fall       ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ;
; 0.228  ; 0.444        ; 0.216          ; High Pulse Width ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; Fall       ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ;
; 0.228  ; 0.444        ; 0.216          ; High Pulse Width ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; Fall       ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ;
; 0.228  ; 0.444        ; 0.216          ; High Pulse Width ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; Fall       ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ;
; 0.228  ; 0.444        ; 0.216          ; High Pulse Width ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; Fall       ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ;
; 0.372  ; 0.556        ; 0.184          ; Low Pulse Width  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; Fall       ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ;
; 0.372  ; 0.556        ; 0.184          ; Low Pulse Width  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; Fall       ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ;
; 0.372  ; 0.556        ; 0.184          ; Low Pulse Width  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; Fall       ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ;
; 0.372  ; 0.556        ; 0.184          ; Low Pulse Width  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; Fall       ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ;
; 0.430  ; 0.430        ; 0.000          ; Low Pulse Width  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst1|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]~0|datac                                    ;
; 0.435  ; 0.435        ; 0.000          ; Low Pulse Width  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst1|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]~0|combout                                  ;
; 0.447  ; 0.447        ; 0.000          ; Low Pulse Width  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst1|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]|datac                                      ;
; 0.448  ; 0.448        ; 0.000          ; High Pulse Width ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; Fall       ; inst|inst1|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]|combout                                    ;
; 0.468  ; 0.468        ; 0.000          ; High Pulse Width ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; Fall       ; inst1|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                         ;
; 0.468  ; 0.468        ; 0.000          ; High Pulse Width ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; Fall       ; inst1|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                         ;
; 0.468  ; 0.468        ; 0.000          ; High Pulse Width ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; Fall       ; inst1|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                         ;
; 0.468  ; 0.468        ; 0.000          ; High Pulse Width ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; Fall       ; inst1|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|q                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|q                                            ;
; 0.532  ; 0.532        ; 0.000          ; Low Pulse Width  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; Fall       ; inst1|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                         ;
; 0.532  ; 0.532        ; 0.000          ; Low Pulse Width  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; Fall       ; inst1|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                         ;
; 0.532  ; 0.532        ; 0.000          ; Low Pulse Width  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; Fall       ; inst1|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                         ;
; 0.532  ; 0.532        ; 0.000          ; Low Pulse Width  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; Fall       ; inst1|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                         ;
; 0.551  ; 0.551        ; 0.000          ; Low Pulse Width  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; Fall       ; inst|inst1|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]|combout                                    ;
; 0.551  ; 0.551        ; 0.000          ; High Pulse Width ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst1|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]|datac                                      ;
; 0.563  ; 0.563        ; 0.000          ; High Pulse Width ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst1|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]~0|combout                                  ;
; 0.568  ; 0.568        ; 0.000          ; High Pulse Width ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst1|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]~0|datac                                    ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; reset     ; clock      ; 2.387 ; 2.764 ; Rise       ; clock           ;
; split     ; clock      ; 2.135 ; 2.501 ; Rise       ; clock           ;
; start     ; clock      ; 1.732 ; 2.115 ; Rise       ; clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; reset     ; clock      ; -1.969 ; -2.319 ; Rise       ; clock           ;
; split     ; clock      ; -1.840 ; -2.192 ; Rise       ; clock           ;
; start     ; clock      ; -1.381 ; -1.760 ; Rise       ; clock           ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; 7Seg0[*]  ; clock      ; 5.487 ; 5.432 ; Rise       ; clock           ;
;  7Seg0[0] ; clock      ; 5.482 ; 5.432 ; Rise       ; clock           ;
;  7Seg0[1] ; clock      ; 5.487 ; 5.430 ; Rise       ; clock           ;
;  7Seg0[2] ; clock      ; 5.066 ; 5.052 ; Rise       ; clock           ;
;  7Seg0[3] ; clock      ; 5.050 ; 5.031 ; Rise       ; clock           ;
;  7Seg0[4] ; clock      ; 5.042 ; 5.027 ; Rise       ; clock           ;
;  7Seg0[5] ; clock      ; 5.020 ; 5.005 ; Rise       ; clock           ;
;  7Seg0[6] ; clock      ; 5.049 ; 5.040 ; Rise       ; clock           ;
; 7Seg1[*]  ; clock      ; 5.542 ; 5.487 ; Rise       ; clock           ;
;  7Seg1[0] ; clock      ; 5.478 ; 5.429 ; Rise       ; clock           ;
;  7Seg1[1] ; clock      ; 5.542 ; 5.487 ; Rise       ; clock           ;
;  7Seg1[2] ; clock      ; 5.326 ; 5.290 ; Rise       ; clock           ;
;  7Seg1[3] ; clock      ; 5.335 ; 5.283 ; Rise       ; clock           ;
;  7Seg1[4] ; clock      ; 5.350 ; 5.319 ; Rise       ; clock           ;
;  7Seg1[5] ; clock      ; 5.034 ; 5.020 ; Rise       ; clock           ;
;  7Seg1[6] ; clock      ; 5.310 ; 5.268 ; Rise       ; clock           ;
; 7Seg2[*]  ; clock      ; 5.448 ; 5.396 ; Rise       ; clock           ;
;  7Seg2[0] ; clock      ; 5.031 ; 5.014 ; Rise       ; clock           ;
;  7Seg2[1] ; clock      ; 5.042 ; 5.020 ; Rise       ; clock           ;
;  7Seg2[2] ; clock      ; 5.273 ; 5.252 ; Rise       ; clock           ;
;  7Seg2[3] ; clock      ; 5.041 ; 5.022 ; Rise       ; clock           ;
;  7Seg2[4] ; clock      ; 5.059 ; 5.046 ; Rise       ; clock           ;
;  7Seg2[5] ; clock      ; 5.056 ; 5.041 ; Rise       ; clock           ;
;  7Seg2[6] ; clock      ; 5.448 ; 5.396 ; Rise       ; clock           ;
; 7Seg3[*]  ; clock      ; 5.420 ; 5.376 ; Rise       ; clock           ;
;  7Seg3[0] ; clock      ; 5.221 ; 5.183 ; Rise       ; clock           ;
;  7Seg3[1] ; clock      ; 5.420 ; 5.376 ; Rise       ; clock           ;
;  7Seg3[2] ; clock      ; 5.210 ; 5.168 ; Rise       ; clock           ;
;  7Seg3[3] ; clock      ; 5.237 ; 5.174 ; Rise       ; clock           ;
;  7Seg3[4] ; clock      ; 5.365 ; 5.306 ; Rise       ; clock           ;
;  7Seg3[5] ; clock      ; 5.348 ; 5.284 ; Rise       ; clock           ;
;  7Seg3[6] ; clock      ; 5.367 ; 5.308 ; Rise       ; clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; 7Seg0[*]  ; clock      ; 4.924 ; 4.908 ; Rise       ; clock           ;
;  7Seg0[0] ; clock      ; 5.367 ; 5.317 ; Rise       ; clock           ;
;  7Seg0[1] ; clock      ; 5.373 ; 5.316 ; Rise       ; clock           ;
;  7Seg0[2] ; clock      ; 4.968 ; 4.953 ; Rise       ; clock           ;
;  7Seg0[3] ; clock      ; 4.954 ; 4.933 ; Rise       ; clock           ;
;  7Seg0[4] ; clock      ; 4.946 ; 4.929 ; Rise       ; clock           ;
;  7Seg0[5] ; clock      ; 4.924 ; 4.908 ; Rise       ; clock           ;
;  7Seg0[6] ; clock      ; 4.952 ; 4.941 ; Rise       ; clock           ;
; 7Seg1[*]  ; clock      ; 4.938 ; 4.923 ; Rise       ; clock           ;
;  7Seg1[0] ; clock      ; 5.365 ; 5.316 ; Rise       ; clock           ;
;  7Seg1[1] ; clock      ; 5.426 ; 5.371 ; Rise       ; clock           ;
;  7Seg1[2] ; clock      ; 5.219 ; 5.182 ; Rise       ; clock           ;
;  7Seg1[3] ; clock      ; 5.228 ; 5.176 ; Rise       ; clock           ;
;  7Seg1[4] ; clock      ; 5.242 ; 5.210 ; Rise       ; clock           ;
;  7Seg1[5] ; clock      ; 4.938 ; 4.923 ; Rise       ; clock           ;
;  7Seg1[6] ; clock      ; 5.203 ; 5.161 ; Rise       ; clock           ;
; 7Seg2[*]  ; clock      ; 4.935 ; 4.916 ; Rise       ; clock           ;
;  7Seg2[0] ; clock      ; 4.935 ; 4.916 ; Rise       ; clock           ;
;  7Seg2[1] ; clock      ; 4.946 ; 4.923 ; Rise       ; clock           ;
;  7Seg2[2] ; clock      ; 5.168 ; 5.145 ; Rise       ; clock           ;
;  7Seg2[3] ; clock      ; 4.944 ; 4.924 ; Rise       ; clock           ;
;  7Seg2[4] ; clock      ; 4.963 ; 4.948 ; Rise       ; clock           ;
;  7Seg2[5] ; clock      ; 4.960 ; 4.943 ; Rise       ; clock           ;
;  7Seg2[6] ; clock      ; 5.335 ; 5.283 ; Rise       ; clock           ;
; 7Seg3[*]  ; clock      ; 5.108 ; 5.066 ; Rise       ; clock           ;
;  7Seg3[0] ; clock      ; 5.120 ; 5.080 ; Rise       ; clock           ;
;  7Seg3[1] ; clock      ; 5.309 ; 5.265 ; Rise       ; clock           ;
;  7Seg3[2] ; clock      ; 5.108 ; 5.066 ; Rise       ; clock           ;
;  7Seg3[3] ; clock      ; 5.135 ; 5.072 ; Rise       ; clock           ;
;  7Seg3[4] ; clock      ; 5.257 ; 5.198 ; Rise       ; clock           ;
;  7Seg3[5] ; clock      ; 5.240 ; 5.177 ; Rise       ; clock           ;
;  7Seg3[6] ; clock      ; 5.257 ; 5.199 ; Rise       ; clock           ;
+-----------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                           ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------------+--------+---------------+
; clock                                                                                                           ; -1.347 ; -33.853       ;
; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; -0.809 ; -3.236        ;
; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; -0.794 ; -3.176        ;
; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; -0.557 ; -2.228        ;
; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; -0.511 ; -2.044        ;
+-----------------------------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                           ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------------+--------+---------------+
; clock                                                                                                           ; -1.022 ; -13.194       ;
; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; -0.636 ; -1.519        ;
; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; -0.515 ; -1.167        ;
; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; -0.439 ; -0.875        ;
; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.330  ; 0.000         ;
+-----------------------------------------------------------------------------------------------------------------+--------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                           ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------------+--------+---------------+
; clock                                                                                                           ; -3.000 ; -54.802       ;
; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; -1.000 ; -4.000        ;
; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; -1.000 ; -4.000        ;
; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; -1.000 ; -4.000        ;
; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; -1.000 ; -4.000        ;
+-----------------------------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock'                                                                                                                                                                                                                                                                                ;
+--------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                        ; To Node                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.347 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[1]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ; clock        ; clock       ; 1.000        ; -0.035     ; 2.299      ;
; -1.347 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[1]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[1]  ; clock        ; clock       ; 1.000        ; -0.035     ; 2.299      ;
; -1.347 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[1]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[2]  ; clock        ; clock       ; 1.000        ; -0.035     ; 2.299      ;
; -1.347 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[1]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[3]  ; clock        ; clock       ; 1.000        ; -0.035     ; 2.299      ;
; -1.347 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[1]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[4]  ; clock        ; clock       ; 1.000        ; -0.035     ; 2.299      ;
; -1.347 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[1]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[5]  ; clock        ; clock       ; 1.000        ; -0.035     ; 2.299      ;
; -1.347 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[1]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[6]  ; clock        ; clock       ; 1.000        ; -0.035     ; 2.299      ;
; -1.347 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[1]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[7]  ; clock        ; clock       ; 1.000        ; -0.035     ; 2.299      ;
; -1.347 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[1]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[8]  ; clock        ; clock       ; 1.000        ; -0.035     ; 2.299      ;
; -1.347 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[1]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[9]  ; clock        ; clock       ; 1.000        ; -0.035     ; 2.299      ;
; -1.277 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[3]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ; clock        ; clock       ; 1.000        ; -0.035     ; 2.229      ;
; -1.277 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[3]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[1]  ; clock        ; clock       ; 1.000        ; -0.035     ; 2.229      ;
; -1.277 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[3]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[2]  ; clock        ; clock       ; 1.000        ; -0.035     ; 2.229      ;
; -1.277 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[3]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[3]  ; clock        ; clock       ; 1.000        ; -0.035     ; 2.229      ;
; -1.277 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[3]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[4]  ; clock        ; clock       ; 1.000        ; -0.035     ; 2.229      ;
; -1.277 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[3]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[5]  ; clock        ; clock       ; 1.000        ; -0.035     ; 2.229      ;
; -1.277 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[3]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[6]  ; clock        ; clock       ; 1.000        ; -0.035     ; 2.229      ;
; -1.277 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[3]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[7]  ; clock        ; clock       ; 1.000        ; -0.035     ; 2.229      ;
; -1.277 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[3]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[8]  ; clock        ; clock       ; 1.000        ; -0.035     ; 2.229      ;
; -1.277 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[3]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[9]  ; clock        ; clock       ; 1.000        ; -0.035     ; 2.229      ;
; -1.246 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[10] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ; clock        ; clock       ; 1.000        ; -0.032     ; 2.201      ;
; -1.246 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[10] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[1]  ; clock        ; clock       ; 1.000        ; -0.032     ; 2.201      ;
; -1.246 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[10] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[2]  ; clock        ; clock       ; 1.000        ; -0.032     ; 2.201      ;
; -1.246 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[10] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[3]  ; clock        ; clock       ; 1.000        ; -0.032     ; 2.201      ;
; -1.246 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[10] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[4]  ; clock        ; clock       ; 1.000        ; -0.032     ; 2.201      ;
; -1.246 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[10] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[5]  ; clock        ; clock       ; 1.000        ; -0.032     ; 2.201      ;
; -1.246 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[10] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[6]  ; clock        ; clock       ; 1.000        ; -0.032     ; 2.201      ;
; -1.246 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[10] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[7]  ; clock        ; clock       ; 1.000        ; -0.032     ; 2.201      ;
; -1.246 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[10] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[8]  ; clock        ; clock       ; 1.000        ; -0.032     ; 2.201      ;
; -1.246 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[10] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[9]  ; clock        ; clock       ; 1.000        ; -0.032     ; 2.201      ;
; -1.226 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[2]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ; clock        ; clock       ; 1.000        ; -0.035     ; 2.178      ;
; -1.226 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[2]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[1]  ; clock        ; clock       ; 1.000        ; -0.035     ; 2.178      ;
; -1.226 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[2]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[2]  ; clock        ; clock       ; 1.000        ; -0.035     ; 2.178      ;
; -1.226 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[2]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[3]  ; clock        ; clock       ; 1.000        ; -0.035     ; 2.178      ;
; -1.226 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[2]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[4]  ; clock        ; clock       ; 1.000        ; -0.035     ; 2.178      ;
; -1.226 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[2]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[5]  ; clock        ; clock       ; 1.000        ; -0.035     ; 2.178      ;
; -1.226 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[2]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[6]  ; clock        ; clock       ; 1.000        ; -0.035     ; 2.178      ;
; -1.226 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[2]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[7]  ; clock        ; clock       ; 1.000        ; -0.035     ; 2.178      ;
; -1.226 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[2]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[8]  ; clock        ; clock       ; 1.000        ; -0.035     ; 2.178      ;
; -1.226 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[2]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[9]  ; clock        ; clock       ; 1.000        ; -0.035     ; 2.178      ;
; -1.208 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[5]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ; clock        ; clock       ; 1.000        ; -0.035     ; 2.160      ;
; -1.208 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[5]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[1]  ; clock        ; clock       ; 1.000        ; -0.035     ; 2.160      ;
; -1.208 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[5]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[2]  ; clock        ; clock       ; 1.000        ; -0.035     ; 2.160      ;
; -1.208 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[5]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[3]  ; clock        ; clock       ; 1.000        ; -0.035     ; 2.160      ;
; -1.208 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[5]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[4]  ; clock        ; clock       ; 1.000        ; -0.035     ; 2.160      ;
; -1.208 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[5]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[5]  ; clock        ; clock       ; 1.000        ; -0.035     ; 2.160      ;
; -1.208 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[5]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[6]  ; clock        ; clock       ; 1.000        ; -0.035     ; 2.160      ;
; -1.208 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[5]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[7]  ; clock        ; clock       ; 1.000        ; -0.035     ; 2.160      ;
; -1.208 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[5]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[8]  ; clock        ; clock       ; 1.000        ; -0.035     ; 2.160      ;
; -1.208 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[5]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[9]  ; clock        ; clock       ; 1.000        ; -0.035     ; 2.160      ;
; -1.164 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[4]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ; clock        ; clock       ; 1.000        ; -0.035     ; 2.116      ;
; -1.164 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[4]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[1]  ; clock        ; clock       ; 1.000        ; -0.035     ; 2.116      ;
; -1.164 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[4]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[2]  ; clock        ; clock       ; 1.000        ; -0.035     ; 2.116      ;
; -1.164 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[4]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[3]  ; clock        ; clock       ; 1.000        ; -0.035     ; 2.116      ;
; -1.164 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[4]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[4]  ; clock        ; clock       ; 1.000        ; -0.035     ; 2.116      ;
; -1.164 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[4]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[5]  ; clock        ; clock       ; 1.000        ; -0.035     ; 2.116      ;
; -1.164 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[4]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[6]  ; clock        ; clock       ; 1.000        ; -0.035     ; 2.116      ;
; -1.164 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[4]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[7]  ; clock        ; clock       ; 1.000        ; -0.035     ; 2.116      ;
; -1.164 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[4]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[8]  ; clock        ; clock       ; 1.000        ; -0.035     ; 2.116      ;
; -1.164 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[4]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[9]  ; clock        ; clock       ; 1.000        ; -0.035     ; 2.116      ;
; -1.129 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[7]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ; clock        ; clock       ; 1.000        ; -0.035     ; 2.081      ;
; -1.129 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[7]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[1]  ; clock        ; clock       ; 1.000        ; -0.035     ; 2.081      ;
; -1.129 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[7]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[2]  ; clock        ; clock       ; 1.000        ; -0.035     ; 2.081      ;
; -1.129 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[7]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[3]  ; clock        ; clock       ; 1.000        ; -0.035     ; 2.081      ;
; -1.129 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[7]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[4]  ; clock        ; clock       ; 1.000        ; -0.035     ; 2.081      ;
; -1.129 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[7]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[5]  ; clock        ; clock       ; 1.000        ; -0.035     ; 2.081      ;
; -1.129 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[7]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[6]  ; clock        ; clock       ; 1.000        ; -0.035     ; 2.081      ;
; -1.129 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[7]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[7]  ; clock        ; clock       ; 1.000        ; -0.035     ; 2.081      ;
; -1.129 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[7]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[8]  ; clock        ; clock       ; 1.000        ; -0.035     ; 2.081      ;
; -1.129 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[7]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[9]  ; clock        ; clock       ; 1.000        ; -0.035     ; 2.081      ;
; -1.083 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[6]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ; clock        ; clock       ; 1.000        ; -0.035     ; 2.035      ;
; -1.083 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[6]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[1]  ; clock        ; clock       ; 1.000        ; -0.035     ; 2.035      ;
; -1.083 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[6]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[2]  ; clock        ; clock       ; 1.000        ; -0.035     ; 2.035      ;
; -1.083 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[6]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[3]  ; clock        ; clock       ; 1.000        ; -0.035     ; 2.035      ;
; -1.083 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[6]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[4]  ; clock        ; clock       ; 1.000        ; -0.035     ; 2.035      ;
; -1.083 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[6]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[5]  ; clock        ; clock       ; 1.000        ; -0.035     ; 2.035      ;
; -1.083 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[6]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[6]  ; clock        ; clock       ; 1.000        ; -0.035     ; 2.035      ;
; -1.083 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[6]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[7]  ; clock        ; clock       ; 1.000        ; -0.035     ; 2.035      ;
; -1.083 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[6]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[8]  ; clock        ; clock       ; 1.000        ; -0.035     ; 2.035      ;
; -1.083 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[6]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[9]  ; clock        ; clock       ; 1.000        ; -0.035     ; 2.035      ;
; -1.077 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[1]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[10] ; clock        ; clock       ; 1.000        ; -0.038     ; 2.026      ;
; -1.077 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[1]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[12] ; clock        ; clock       ; 1.000        ; -0.038     ; 2.026      ;
; -1.077 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[1]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[13] ; clock        ; clock       ; 1.000        ; -0.038     ; 2.026      ;
; -1.077 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[1]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[14] ; clock        ; clock       ; 1.000        ; -0.038     ; 2.026      ;
; -1.077 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[1]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[15] ; clock        ; clock       ; 1.000        ; -0.038     ; 2.026      ;
; -1.077 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[1]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[16] ; clock        ; clock       ; 1.000        ; -0.038     ; 2.026      ;
; -1.077 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[1]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[17] ; clock        ; clock       ; 1.000        ; -0.038     ; 2.026      ;
; -1.077 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[1]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[18] ; clock        ; clock       ; 1.000        ; -0.038     ; 2.026      ;
; -1.077 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[1]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[19] ; clock        ; clock       ; 1.000        ; -0.038     ; 2.026      ;
; -1.077 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[1]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[11] ; clock        ; clock       ; 1.000        ; -0.038     ; 2.026      ;
; -1.075 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[11] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ; clock        ; clock       ; 1.000        ; -0.032     ; 2.030      ;
; -1.075 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[11] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[1]  ; clock        ; clock       ; 1.000        ; -0.032     ; 2.030      ;
; -1.075 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[11] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[2]  ; clock        ; clock       ; 1.000        ; -0.032     ; 2.030      ;
; -1.075 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[11] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[3]  ; clock        ; clock       ; 1.000        ; -0.032     ; 2.030      ;
; -1.075 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[11] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[4]  ; clock        ; clock       ; 1.000        ; -0.032     ; 2.030      ;
; -1.075 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[11] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[5]  ; clock        ; clock       ; 1.000        ; -0.032     ; 2.030      ;
; -1.075 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[11] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[6]  ; clock        ; clock       ; 1.000        ; -0.032     ; 2.030      ;
; -1.075 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[11] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[7]  ; clock        ; clock       ; 1.000        ; -0.032     ; 2.030      ;
; -1.075 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[11] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[8]  ; clock        ; clock       ; 1.000        ; -0.032     ; 2.030      ;
; -1.075 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[11] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[9]  ; clock        ; clock       ; 1.000        ; -0.032     ; 2.030      ;
+--------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]'                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                       ; To Node                                                                                                         ; Launch Clock                                                                                                    ; Latch Clock                                                                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.809 ; inst7                                                                                                           ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; clock                                                                                                           ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.500        ; -0.444     ; 0.852      ;
; -0.809 ; inst7                                                                                                           ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; clock                                                                                                           ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.500        ; -0.444     ; 0.852      ;
; -0.809 ; inst7                                                                                                           ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; clock                                                                                                           ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.500        ; -0.444     ; 0.852      ;
; -0.809 ; inst7                                                                                                           ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; clock                                                                                                           ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.500        ; -0.444     ; 0.852      ;
; -0.615 ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.024     ; 1.598      ;
; -0.615 ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.024     ; 1.598      ;
; -0.615 ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.024     ; 1.598      ;
; -0.615 ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.024     ; 1.598      ;
; -0.525 ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.024     ; 1.508      ;
; -0.525 ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.024     ; 1.508      ;
; -0.525 ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.024     ; 1.508      ;
; -0.523 ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.022     ; 1.508      ;
; -0.503 ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.024     ; 1.486      ;
; -0.503 ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.024     ; 1.486      ;
; -0.503 ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.024     ; 1.486      ;
; -0.501 ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.022     ; 1.486      ;
; 0.145  ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.500        ; 0.968      ; 1.435      ;
; 0.145  ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.500        ; 0.968      ; 1.435      ;
; 0.145  ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.500        ; 0.968      ; 1.435      ;
; 0.145  ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.500        ; 0.968      ; 1.435      ;
; 0.569  ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.968      ; 1.511      ;
; 0.569  ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.968      ; 1.511      ;
; 0.569  ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.968      ; 1.511      ;
; 0.569  ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.968      ; 1.511      ;
+--------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]'                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                       ; To Node                                                                                                         ; Launch Clock                                                                                                    ; Latch Clock                                                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.794 ; inst7                                                                                                           ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; clock                                                                                                           ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.500        ; -0.533     ; 0.748      ;
; -0.794 ; inst7                                                                                                           ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; clock                                                                                                           ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.500        ; -0.533     ; 0.748      ;
; -0.794 ; inst7                                                                                                           ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; clock                                                                                                           ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.500        ; -0.533     ; 0.748      ;
; -0.794 ; inst7                                                                                                           ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; clock                                                                                                           ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.500        ; -0.533     ; 0.748      ;
; -0.604 ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.024     ; 1.587      ;
; -0.604 ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.024     ; 1.587      ;
; -0.604 ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.024     ; 1.587      ;
; -0.604 ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.024     ; 1.587      ;
; -0.524 ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.024     ; 1.507      ;
; -0.524 ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.024     ; 1.507      ;
; -0.524 ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.024     ; 1.507      ;
; -0.522 ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.022     ; 1.507      ;
; -0.490 ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.024     ; 1.473      ;
; -0.490 ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.024     ; 1.473      ;
; -0.490 ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.024     ; 1.473      ;
; -0.488 ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.022     ; 1.473      ;
; -0.006 ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.500        ; 0.879      ; 1.487      ;
; 0.045  ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.500        ; 0.879      ; 1.436      ;
; 0.045  ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.500        ; 0.879      ; 1.436      ;
; 0.045  ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.500        ; 0.879      ; 1.436      ;
; 0.472  ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.879      ; 1.509      ;
; 0.472  ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.879      ; 1.509      ;
; 0.472  ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.879      ; 1.509      ;
; 0.472  ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.879      ; 1.509      ;
+--------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]'                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                       ; To Node                                                                                                         ; Launch Clock                                                                                                    ; Latch Clock                                                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.557 ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.034     ; 1.510      ;
; -0.557 ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.034     ; 1.510      ;
; -0.557 ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.034     ; 1.510      ;
; -0.557 ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.034     ; 1.510      ;
; -0.509 ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.034     ; 1.462      ;
; -0.509 ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.034     ; 1.462      ;
; -0.509 ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.034     ; 1.462      ;
; -0.509 ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.034     ; 1.462      ;
; -0.482 ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.034     ; 1.435      ;
; -0.482 ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.034     ; 1.435      ;
; -0.482 ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.034     ; 1.435      ;
; -0.482 ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.034     ; 1.435      ;
; -0.450 ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.034     ; 1.403      ;
; -0.450 ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.034     ; 1.403      ;
; -0.450 ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.034     ; 1.403      ;
; -0.450 ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.034     ; 1.403      ;
; 0.338  ; inst7                                                                                                           ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; clock                                                                                                           ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.500        ; 0.703      ; 0.842      ;
; 0.338  ; inst7                                                                                                           ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; clock                                                                                                           ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.500        ; 0.703      ; 0.842      ;
; 0.338  ; inst7                                                                                                           ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; clock                                                                                                           ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.500        ; 0.703      ; 0.842      ;
; 0.338  ; inst7                                                                                                           ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; clock                                                                                                           ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.500        ; 0.703      ; 0.842      ;
+--------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]'                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                      ; To Node                                                                                                        ; Launch Clock                                                                                                    ; Latch Clock                                                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.511 ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.024     ; 1.494      ;
; -0.511 ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.024     ; 1.494      ;
; -0.511 ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.024     ; 1.494      ;
; -0.511 ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.024     ; 1.494      ;
; -0.473 ; inst7                                                                                                          ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; clock                                                                                                           ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; 0.500        ; -0.328     ; 0.632      ;
; -0.473 ; inst7                                                                                                          ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; clock                                                                                                           ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; 0.500        ; -0.328     ; 0.632      ;
; -0.473 ; inst7                                                                                                          ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; clock                                                                                                           ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; 0.500        ; -0.328     ; 0.632      ;
; -0.473 ; inst7                                                                                                          ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; clock                                                                                                           ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; 0.500        ; -0.328     ; 0.632      ;
; -0.426 ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.024     ; 1.409      ;
; -0.426 ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.024     ; 1.409      ;
; -0.426 ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.024     ; 1.409      ;
; -0.424 ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.022     ; 1.409      ;
; -0.381 ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.024     ; 1.364      ;
; -0.381 ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.024     ; 1.364      ;
; -0.381 ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.024     ; 1.364      ;
; -0.379 ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.022     ; 1.364      ;
; 0.254  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; 0.500        ; 1.084      ; 1.442      ;
; 0.307  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; 0.500        ; 1.084      ; 1.389      ;
; 0.316  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; 0.500        ; 1.084      ; 1.380      ;
; 0.316  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; 0.500        ; 1.084      ; 1.380      ;
; 0.732  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; 1.000        ; 1.084      ; 1.464      ;
; 0.751  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; 1.000        ; 1.084      ; 1.445      ;
; 0.751  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; 1.000        ; 1.084      ; 1.445      ;
; 0.751  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; 1.000        ; 1.084      ; 1.445      ;
+--------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock'                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                        ; To Node                                                                                                          ; Launch Clock                                                                                                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.022 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[2]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clock       ; 0.000        ; 1.405      ; 0.592      ;
; -0.959 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[3]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clock       ; 0.000        ; 1.405      ; 0.655      ;
; -0.956 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[4]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clock       ; 0.000        ; 1.405      ; 0.658      ;
; -0.893 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[5]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clock       ; 0.000        ; 1.405      ; 0.721      ;
; -0.890 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[6]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clock       ; 0.000        ; 1.405      ; 0.724      ;
; -0.827 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[7]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clock       ; 0.000        ; 1.405      ; 0.787      ;
; -0.824 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[8]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clock       ; 0.000        ; 1.405      ; 0.790      ;
; -0.761 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[9]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clock       ; 0.000        ; 1.405      ; 0.853      ;
; -0.755 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[10] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clock       ; 0.000        ; 1.402      ; 0.856      ;
; -0.692 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[11] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clock       ; 0.000        ; 1.402      ; 0.919      ;
; -0.689 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[12] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clock       ; 0.000        ; 1.402      ; 0.922      ;
; -0.626 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[13] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clock       ; 0.000        ; 1.402      ; 0.985      ;
; -0.623 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[14] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clock       ; 0.000        ; 1.402      ; 0.988      ;
; -0.560 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[15] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clock       ; 0.000        ; 1.402      ; 1.051      ;
; -0.557 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[16] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clock       ; 0.000        ; 1.402      ; 1.054      ;
; -0.494 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[17] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clock       ; 0.000        ; 1.402      ; 1.117      ;
; -0.491 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[18] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clock       ; 0.000        ; 1.402      ; 1.120      ;
; -0.432 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[2]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clock       ; -0.500       ; 1.405      ; 0.682      ;
; -0.429 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[3]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clock       ; -0.500       ; 1.405      ; 0.685      ;
; -0.428 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[19] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clock       ; 0.000        ; 1.402      ; 1.183      ;
; -0.366 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[4]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clock       ; -0.500       ; 1.405      ; 0.748      ;
; -0.363 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[5]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clock       ; -0.500       ; 1.405      ; 0.751      ;
; -0.300 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[6]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clock       ; -0.500       ; 1.405      ; 0.814      ;
; -0.297 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[7]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clock       ; -0.500       ; 1.405      ; 0.817      ;
; -0.234 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[8]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clock       ; -0.500       ; 1.405      ; 0.880      ;
; -0.231 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[9]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clock       ; -0.500       ; 1.405      ; 0.883      ;
; -0.165 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[10] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clock       ; -0.500       ; 1.402      ; 0.946      ;
; -0.162 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[11] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clock       ; -0.500       ; 1.402      ; 0.949      ;
; -0.099 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[12] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clock       ; -0.500       ; 1.402      ; 1.012      ;
; -0.096 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[13] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clock       ; -0.500       ; 1.402      ; 1.015      ;
; -0.033 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[14] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clock       ; -0.500       ; 1.402      ; 1.078      ;
; -0.030 ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[15] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clock       ; -0.500       ; 1.402      ; 1.081      ;
; -0.025 ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; lpm_clshift0:inst10|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[4]                ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; clock       ; 0.000        ; 1.412      ; 1.596      ;
; -0.024 ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; lpm_clshift0:inst10|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[1]                ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; clock       ; 0.000        ; 1.412      ; 1.597      ;
; -0.019 ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]   ; lpm_clshift0:inst9|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[6]                 ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; clock       ; 0.000        ; 1.412      ; 1.602      ;
; -0.019 ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; lpm_clshift0:inst10|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[5]                ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; clock       ; 0.000        ; 1.412      ; 1.602      ;
; -0.017 ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; lpm_clshift0:inst10|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[3]                ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; clock       ; 0.000        ; 1.412      ; 1.604      ;
; -0.012 ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]   ; lpm_clshift0:inst9|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[5]                 ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; clock       ; 0.000        ; 1.412      ; 1.609      ;
; -0.012 ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]   ; lpm_clshift0:inst9|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[4]                 ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; clock       ; 0.000        ; 1.412      ; 1.609      ;
; -0.011 ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]   ; lpm_clshift0:inst9|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[3]                 ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; clock       ; 0.000        ; 1.412      ; 1.610      ;
; -0.003 ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]   ; lpm_clshift0:inst9|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[1]                 ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; clock       ; 0.000        ; 1.412      ; 1.618      ;
; -0.003 ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]   ; lpm_clshift0:inst9|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[0]                 ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; clock       ; 0.000        ; 1.412      ; 1.618      ;
; -0.001 ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]   ; lpm_clshift0:inst9|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[2]                 ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; clock       ; 0.000        ; 1.412      ; 1.620      ;
; -0.001 ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; lpm_clshift0:inst10|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[0]                ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; clock       ; 0.000        ; 1.412      ; 1.620      ;
; 0.006  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[1]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clock       ; 0.000        ; 1.405      ; 1.620      ;
; 0.015  ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; lpm_clshift0:inst10|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[2]                ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; clock       ; 0.000        ; 1.412      ; 1.636      ;
; 0.033  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[16] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clock       ; -0.500       ; 1.402      ; 1.144      ;
; 0.036  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[17] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clock       ; -0.500       ; 1.402      ; 1.147      ;
; 0.046  ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; lpm_clshift0:inst10|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[6]                ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; clock       ; 0.000        ; 1.412      ; 1.667      ;
; 0.099  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[18] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clock       ; -0.500       ; 1.402      ; 1.210      ;
; 0.102  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[19] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clock       ; -0.500       ; 1.402      ; 1.213      ;
; 0.128  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clock       ; 0.000        ; 1.405      ; 1.742      ;
; 0.187  ; inst7                                                                                                            ; inst7                                                                                                            ; clock                                                                                                           ; clock       ; 0.000        ; 0.036      ; 0.307      ;
; 0.264  ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; lpm_clshift0:inst11|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[3]                ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; clock       ; 0.000        ; 1.407      ; 1.890      ;
; 0.272  ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; lpm_clshift0:inst11|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[5]                ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; clock       ; 0.000        ; 1.407      ; 1.898      ;
; 0.275  ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; lpm_clshift0:inst11|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[4]                ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; clock       ; 0.000        ; 1.407      ; 1.901      ;
; 0.284  ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; lpm_clshift0:inst11|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[1]                ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; clock       ; 0.000        ; 1.407      ; 1.910      ;
; 0.293  ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; lpm_clshift0:inst11|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[0]                ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; clock       ; 0.000        ; 1.407      ; 1.919      ;
; 0.297  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[7]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[7]  ; clock                                                                                                           ; clock       ; 0.000        ; 0.035      ; 0.416      ;
; 0.300  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[6]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[6]  ; clock                                                                                                           ; clock       ; 0.000        ; 0.035      ; 0.419      ;
; 0.300  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[8]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[8]  ; clock                                                                                                           ; clock       ; 0.000        ; 0.035      ; 0.419      ;
; 0.300  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[12] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[12] ; clock                                                                                                           ; clock       ; 0.000        ; 0.035      ; 0.419      ;
; 0.303  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[2]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[2]  ; clock                                                                                                           ; clock       ; 0.000        ; 0.035      ; 0.422      ;
; 0.304  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[3]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[3]  ; clock                                                                                                           ; clock       ; 0.000        ; 0.035      ; 0.423      ;
; 0.304  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[16] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[16] ; clock                                                                                                           ; clock       ; 0.000        ; 0.035      ; 0.423      ;
; 0.304  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[19] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[19] ; clock                                                                                                           ; clock       ; 0.000        ; 0.035      ; 0.423      ;
; 0.305  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[13] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[13] ; clock                                                                                                           ; clock       ; 0.000        ; 0.035      ; 0.424      ;
; 0.305  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[17] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[17] ; clock                                                                                                           ; clock       ; 0.000        ; 0.035      ; 0.424      ;
; 0.306  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[10] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[10] ; clock                                                                                                           ; clock       ; 0.000        ; 0.035      ; 0.425      ;
; 0.306  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[18] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[18] ; clock                                                                                                           ; clock       ; 0.000        ; 0.035      ; 0.425      ;
; 0.308  ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; lpm_clshift0:inst11|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[2]                ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; clock       ; 0.000        ; 1.407      ; 1.934      ;
; 0.309  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[9]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[9]  ; clock                                                                                                           ; clock       ; 0.000        ; 0.035      ; 0.428      ;
; 0.310  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[5]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[5]  ; clock                                                                                                           ; clock       ; 0.000        ; 0.035      ; 0.429      ;
; 0.311  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[4]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[4]  ; clock                                                                                                           ; clock       ; 0.000        ; 0.035      ; 0.430      ;
; 0.320  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[14] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[14] ; clock                                                                                                           ; clock       ; 0.000        ; 0.035      ; 0.439      ;
; 0.328  ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; lpm_clshift0:inst11|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[6]                ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; clock       ; 0.000        ; 1.407      ; 1.954      ;
; 0.375  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[15] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[15] ; clock                                                                                                           ; clock       ; 0.000        ; 0.035      ; 0.494      ;
; 0.375  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[11] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[11] ; clock                                                                                                           ; clock       ; 0.000        ; 0.035      ; 0.494      ;
; 0.435  ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3]  ; lpm_clshift0:inst11|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[0]                ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; clock       ; -0.500       ; 0.528      ; 0.567      ;
; 0.437  ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1]  ; lpm_clshift0:inst11|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[3]                ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; clock       ; -0.500       ; 0.528      ; 0.569      ;
; 0.439  ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1]  ; lpm_clshift0:inst11|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[1]                ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; clock       ; -0.500       ; 0.528      ; 0.571      ;
; 0.446  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[7]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[8]  ; clock                                                                                                           ; clock       ; 0.000        ; 0.035      ; 0.565      ;
; 0.446  ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1]  ; lpm_clshift0:inst11|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[5]                ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; clock       ; -0.500       ; 0.528      ; 0.578      ;
; 0.447  ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1]  ; lpm_clshift0:inst11|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[2]                ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; clock       ; -0.500       ; 0.528      ; 0.579      ;
; 0.453  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[3]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[4]  ; clock                                                                                                           ; clock       ; 0.000        ; 0.035      ; 0.572      ;
; 0.454  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[17] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[18] ; clock                                                                                                           ; clock       ; 0.000        ; 0.035      ; 0.573      ;
; 0.454  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[13] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[14] ; clock                                                                                                           ; clock       ; 0.000        ; 0.035      ; 0.573      ;
; 0.458  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[6]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[7]  ; clock                                                                                                           ; clock       ; 0.000        ; 0.035      ; 0.577      ;
; 0.458  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[12] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[13] ; clock                                                                                                           ; clock       ; 0.000        ; 0.035      ; 0.577      ;
; 0.458  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[8]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[9]  ; clock                                                                                                           ; clock       ; 0.000        ; 0.035      ; 0.577      ;
; 0.459  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[5]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[6]  ; clock                                                                                                           ; clock       ; 0.000        ; 0.035      ; 0.578      ;
; 0.460  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[1]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[2]  ; clock                                                                                                           ; clock       ; 0.000        ; 0.035      ; 0.579      ;
; 0.461  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[2]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[3]  ; clock                                                                                                           ; clock       ; 0.000        ; 0.035      ; 0.580      ;
; 0.461  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[9]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[10] ; clock                                                                                                           ; clock       ; 0.000        ; 0.032      ; 0.577      ;
; 0.461  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[6]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[8]  ; clock                                                                                                           ; clock       ; 0.000        ; 0.035      ; 0.580      ;
; 0.461  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[12] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[14] ; clock                                                                                                           ; clock       ; 0.000        ; 0.035      ; 0.580      ;
; 0.462  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[16] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[17] ; clock                                                                                                           ; clock       ; 0.000        ; 0.035      ; 0.581      ;
; 0.464  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[18] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[19] ; clock                                                                                                           ; clock       ; 0.000        ; 0.035      ; 0.583      ;
; 0.464  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[10] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[11] ; clock                                                                                                           ; clock       ; 0.000        ; 0.035      ; 0.583      ;
; 0.464  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[2]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[4]  ; clock                                                                                                           ; clock       ; 0.000        ; 0.035      ; 0.583      ;
+--------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]'                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                      ; To Node                                                                                                        ; Launch Clock                                                                                                    ; Latch Clock                                                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.636 ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.140      ; 0.693      ;
; -0.633 ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.140      ; 0.696      ;
; -0.224 ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; -0.500       ; 1.140      ; 0.605      ;
; -0.161 ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; -0.500       ; 1.140      ; 0.668      ;
; -0.152 ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.140      ; 1.177      ;
; -0.098 ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.140      ; 1.231      ;
; 0.320  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; -0.500       ; 1.140      ; 1.149      ;
; 0.324  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.022      ; 0.430      ;
; 0.326  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.022      ; 0.432      ;
; 0.353  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; -0.500       ; 1.140      ; 1.182      ;
; 0.482  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.024      ; 0.590      ;
; 0.486  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.024      ; 0.594      ;
; 0.549  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.024      ; 0.657      ;
; 0.884  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.024      ; 0.992      ;
; 0.982  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.024      ; 1.090      ;
; 0.982  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.024      ; 1.090      ;
; 0.982  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.024      ; 1.090      ;
; 0.996  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.024      ; 1.104      ;
; 0.996  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.024      ; 1.104      ;
; 1.063  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.024      ; 1.171      ;
; 1.257  ; inst7                                                                                                          ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; clock                                                                                                           ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; -0.500       ; -0.222     ; 0.639      ;
; 1.257  ; inst7                                                                                                          ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; clock                                                                                                           ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; -0.500       ; -0.222     ; 0.639      ;
; 1.257  ; inst7                                                                                                          ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; clock                                                                                                           ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; -0.500       ; -0.222     ; 0.639      ;
; 1.257  ; inst7                                                                                                          ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; clock                                                                                                           ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; -0.500       ; -0.222     ; 0.639      ;
+--------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]'                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                       ; To Node                                                                                                         ; Launch Clock                                                                                                    ; Latch Clock                                                                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.515 ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.018      ; 0.692      ;
; -0.512 ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.018      ; 0.695      ;
; -0.140 ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.018      ; 1.067      ;
; -0.107 ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; -0.500       ; 1.018      ; 0.600      ;
; -0.044 ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; -0.500       ; 1.018      ; 0.663      ;
; 0.032  ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.018      ; 1.239      ;
; 0.328  ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; -0.500       ; 1.018      ; 1.035      ;
; 0.341  ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.022      ; 0.447      ;
; 0.361  ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.022      ; 0.467      ;
; 0.483  ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; -0.500       ; 1.018      ; 1.190      ;
; 0.502  ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.024      ; 0.610      ;
; 0.517  ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.024      ; 0.625      ;
; 0.565  ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.024      ; 0.673      ;
; 0.791  ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.024      ; 0.899      ;
; 0.920  ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.024      ; 1.028      ;
; 0.920  ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.024      ; 1.028      ;
; 0.920  ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.024      ; 1.028      ;
; 1.061  ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.024      ; 1.169      ;
; 1.089  ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.024      ; 1.197      ;
; 1.089  ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.024      ; 1.197      ;
; 1.573  ; inst7                                                                                                           ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; clock                                                                                                           ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; -0.500       ; -0.344     ; 0.833      ;
; 1.573  ; inst7                                                                                                           ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; clock                                                                                                           ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; -0.500       ; -0.344     ; 0.833      ;
; 1.573  ; inst7                                                                                                           ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; clock                                                                                                           ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; -0.500       ; -0.344     ; 0.833      ;
; 1.573  ; inst7                                                                                                           ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; clock                                                                                                           ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; -0.500       ; -0.344     ; 0.833      ;
+--------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]'                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                       ; To Node                                                                                                         ; Launch Clock                                                                                                    ; Latch Clock                                                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.439 ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.927      ; 0.687      ;
; -0.436 ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.927      ; 0.690      ;
; -0.027 ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; -0.500       ; 0.927      ; 0.599      ;
; 0.036  ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; -0.500       ; 0.927      ; 0.662      ;
; 0.082  ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.927      ; 1.208      ;
; 0.166  ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.927      ; 1.292      ;
; 0.341  ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.022      ; 0.447      ;
; 0.351  ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.022      ; 0.457      ;
; 0.496  ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.024      ; 0.604      ;
; 0.507  ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.024      ; 0.615      ;
; 0.554  ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; -0.500       ; 0.927      ; 1.180      ;
; 0.559  ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.024      ; 0.667      ;
; 0.609  ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; -0.500       ; 0.927      ; 1.235      ;
; 0.931  ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.024      ; 1.039      ;
; 1.036  ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.024      ; 1.144      ;
; 1.036  ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.024      ; 1.144      ;
; 1.059  ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.024      ; 1.167      ;
; 1.059  ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.024      ; 1.167      ;
; 1.059  ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.024      ; 1.167      ;
; 1.085  ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.024      ; 1.193      ;
; 1.563  ; inst7                                                                                                           ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; clock                                                                                                           ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; -0.500       ; -0.435     ; 0.732      ;
; 1.563  ; inst7                                                                                                           ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; clock                                                                                                           ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; -0.500       ; -0.435     ; 0.732      ;
; 1.563  ; inst7                                                                                                           ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; clock                                                                                                           ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; -0.500       ; -0.435     ; 0.732      ;
; 1.563  ; inst7                                                                                                           ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; clock                                                                                                           ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; -0.500       ; -0.435     ; 0.732      ;
+--------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]'                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                       ; To Node                                                                                                         ; Launch Clock                                                                                                    ; Latch Clock                                                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.330 ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.034      ; 0.448      ;
; 0.333 ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.034      ; 0.451      ;
; 0.341 ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.034      ; 0.459      ;
; 0.343 ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.034      ; 0.461      ;
; 0.360 ; inst7                                                                                                           ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; clock                                                                                                           ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; -0.500       ; 0.851      ; 0.825      ;
; 0.360 ; inst7                                                                                                           ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; clock                                                                                                           ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; -0.500       ; 0.851      ; 0.825      ;
; 0.360 ; inst7                                                                                                           ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; clock                                                                                                           ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; -0.500       ; 0.851      ; 0.825      ;
; 0.360 ; inst7                                                                                                           ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; clock                                                                                                           ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; -0.500       ; 0.851      ; 0.825      ;
; 0.482 ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.034      ; 0.600      ;
; 0.492 ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.034      ; 0.610      ;
; 0.495 ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.034      ; 0.613      ;
; 0.499 ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.034      ; 0.617      ;
; 0.545 ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.034      ; 0.663      ;
; 0.558 ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.034      ; 0.676      ;
; 0.911 ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.034      ; 1.029      ;
; 0.911 ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.034      ; 1.029      ;
; 0.946 ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.034      ; 1.064      ;
; 0.988 ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.034      ; 1.106      ;
; 0.988 ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.034      ; 1.106      ;
; 0.988 ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.034      ; 1.106      ;
+-------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clock'                                                                                                                                                ;
+--------+--------------+----------------+-----------------+-------+------------+------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock ; Clock Edge ; Target                                                                                                           ;
+--------+--------------+----------------+-----------------+-------+------------+------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; clock ; Rise       ; clock                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[16] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[17] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[18] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[19] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; inst7                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; lpm_clshift0:inst10|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[0]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; lpm_clshift0:inst10|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[1]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; lpm_clshift0:inst10|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[2]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; lpm_clshift0:inst10|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[3]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; lpm_clshift0:inst10|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[4]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; lpm_clshift0:inst10|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[5]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; lpm_clshift0:inst10|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[6]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; lpm_clshift0:inst11|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[0]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; lpm_clshift0:inst11|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[1]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; lpm_clshift0:inst11|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[2]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; lpm_clshift0:inst11|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[3]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; lpm_clshift0:inst11|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[4]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; lpm_clshift0:inst11|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[5]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; lpm_clshift0:inst11|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[6]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; lpm_clshift0:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[0]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; lpm_clshift0:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[1]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; lpm_clshift0:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[2]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; lpm_clshift0:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[3]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; lpm_clshift0:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[4]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; lpm_clshift0:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[5]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; lpm_clshift0:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[6]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; lpm_clshift0:inst9|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[0]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; lpm_clshift0:inst9|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[1]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; lpm_clshift0:inst9|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[2]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; lpm_clshift0:inst9|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[3]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; lpm_clshift0:inst9|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[4]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; lpm_clshift0:inst9|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[5]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; lpm_clshift0:inst9|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[6]                 ;
; -0.059 ; 0.125        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; lpm_clshift0:inst10|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[0]                ;
; -0.059 ; 0.125        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; lpm_clshift0:inst10|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[1]                ;
; -0.059 ; 0.125        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; lpm_clshift0:inst10|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[2]                ;
; -0.059 ; 0.125        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; lpm_clshift0:inst10|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[3]                ;
; -0.059 ; 0.125        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; lpm_clshift0:inst10|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[4]                ;
; -0.059 ; 0.125        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; lpm_clshift0:inst10|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[5]                ;
; -0.059 ; 0.125        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; lpm_clshift0:inst10|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[6]                ;
; -0.059 ; 0.125        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; lpm_clshift0:inst9|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[0]                 ;
; -0.059 ; 0.125        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; lpm_clshift0:inst9|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[1]                 ;
; -0.059 ; 0.125        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; lpm_clshift0:inst9|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[2]                 ;
; -0.059 ; 0.125        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; lpm_clshift0:inst9|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[3]                 ;
; -0.059 ; 0.125        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; lpm_clshift0:inst9|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[4]                 ;
; -0.059 ; 0.125        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; lpm_clshift0:inst9|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[5]                 ;
; -0.059 ; 0.125        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; lpm_clshift0:inst9|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[6]                 ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; inst7                                                                                                            ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; lpm_clshift0:inst11|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[0]                ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; lpm_clshift0:inst11|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[1]                ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; lpm_clshift0:inst11|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[2]                ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; lpm_clshift0:inst11|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[3]                ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; lpm_clshift0:inst11|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[4]                ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; lpm_clshift0:inst11|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[5]                ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; lpm_clshift0:inst11|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[6]                ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]  ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[10] ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[11] ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[12] ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[13] ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[14] ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[15] ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[16] ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[17] ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[18] ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[19] ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[1]  ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[2]  ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[3]  ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[4]  ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[5]  ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[6]  ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[7]  ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[8]  ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[9]  ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; lpm_clshift0:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[0]                ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; lpm_clshift0:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[1]                ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; lpm_clshift0:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[2]                ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; lpm_clshift0:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[3]                ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; lpm_clshift0:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[4]                ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; lpm_clshift0:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[5]                ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; lpm_clshift0:inst12|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_h2e:auto_generated|pipe_wl1c[6]                ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width ; clock ; Rise       ; clock~input|o                                                                                                    ;
+--------+--------------+----------------+-----------------+-------+------------+------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]'                                                                                                                                                ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                           ; Clock Edge ; Target                                                                                                          ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ;
; 0.258  ; 0.474        ; 0.216          ; High Pulse Width ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ;
; 0.258  ; 0.474        ; 0.216          ; High Pulse Width ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ;
; 0.258  ; 0.474        ; 0.216          ; High Pulse Width ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ;
; 0.258  ; 0.474        ; 0.216          ; High Pulse Width ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ;
; 0.341  ; 0.525        ; 0.184          ; Low Pulse Width  ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ;
; 0.341  ; 0.525        ; 0.184          ; Low Pulse Width  ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ;
; 0.341  ; 0.525        ; 0.184          ; Low Pulse Width  ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ;
; 0.341  ; 0.525        ; 0.184          ; Low Pulse Width  ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ;
; 0.443  ; 0.443        ; 0.000          ; High Pulse Width ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; inst1|inst3|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]|combout                                    ;
; 0.449  ; 0.449        ; 0.000          ; Low Pulse Width  ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Rise       ; inst1|inst3|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]|datad                                      ;
; 0.478  ; 0.478        ; 0.000          ; High Pulse Width ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; inst1|inst4|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                         ;
; 0.478  ; 0.478        ; 0.000          ; High Pulse Width ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; inst1|inst4|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                         ;
; 0.478  ; 0.478        ; 0.000          ; High Pulse Width ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; inst1|inst4|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                         ;
; 0.478  ; 0.478        ; 0.000          ; High Pulse Width ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; inst1|inst4|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|q                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|q                                           ;
; 0.519  ; 0.519        ; 0.000          ; Low Pulse Width  ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; inst1|inst4|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                         ;
; 0.519  ; 0.519        ; 0.000          ; Low Pulse Width  ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; inst1|inst4|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                         ;
; 0.519  ; 0.519        ; 0.000          ; Low Pulse Width  ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; inst1|inst4|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                         ;
; 0.519  ; 0.519        ; 0.000          ; Low Pulse Width  ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; inst1|inst4|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                         ;
; 0.549  ; 0.549        ; 0.000          ; High Pulse Width ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Rise       ; inst1|inst3|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]|datad                                      ;
; 0.554  ; 0.554        ; 0.000          ; Low Pulse Width  ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; inst1|inst3|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]|combout                                    ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]'                                                                                                                                                ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                           ; Clock Edge ; Target                                                                                                          ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ;
; 0.285  ; 0.469        ; 0.184          ; Low Pulse Width  ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ;
; 0.285  ; 0.469        ; 0.184          ; Low Pulse Width  ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ;
; 0.285  ; 0.469        ; 0.184          ; Low Pulse Width  ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ;
; 0.285  ; 0.469        ; 0.184          ; Low Pulse Width  ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ;
; 0.311  ; 0.527        ; 0.216          ; High Pulse Width ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ;
; 0.311  ; 0.527        ; 0.216          ; High Pulse Width ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ;
; 0.311  ; 0.527        ; 0.216          ; High Pulse Width ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ;
; 0.311  ; 0.527        ; 0.216          ; High Pulse Width ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; BCD_count:inst1|lpm_counter1:inst6|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Rise       ; inst1|inst5|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]|datac                                      ;
; 0.450  ; 0.450        ; 0.000          ; High Pulse Width ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; inst1|inst5|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]|combout                                    ;
; 0.465  ; 0.465        ; 0.000          ; Low Pulse Width  ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; inst1|inst6|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                         ;
; 0.465  ; 0.465        ; 0.000          ; Low Pulse Width  ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; inst1|inst6|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                         ;
; 0.465  ; 0.465        ; 0.000          ; Low Pulse Width  ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; inst1|inst6|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                         ;
; 0.465  ; 0.465        ; 0.000          ; Low Pulse Width  ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; inst1|inst6|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                         ;
; 0.474  ; 0.474        ; 0.000          ; Low Pulse Width  ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; inst1|inst5|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]~clkctrl|inclk[0]                           ;
; 0.474  ; 0.474        ; 0.000          ; Low Pulse Width  ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; inst1|inst5|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]~clkctrl|outclk                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Rise       ; inst1|inst4|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|q                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Rise       ; inst1|inst4|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|q                                           ;
; 0.525  ; 0.525        ; 0.000          ; High Pulse Width ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; inst1|inst5|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]~clkctrl|inclk[0]                           ;
; 0.525  ; 0.525        ; 0.000          ; High Pulse Width ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; inst1|inst5|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]~clkctrl|outclk                             ;
; 0.533  ; 0.533        ; 0.000          ; High Pulse Width ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; inst1|inst6|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                         ;
; 0.533  ; 0.533        ; 0.000          ; High Pulse Width ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; inst1|inst6|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                         ;
; 0.533  ; 0.533        ; 0.000          ; High Pulse Width ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; inst1|inst6|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                         ;
; 0.533  ; 0.533        ; 0.000          ; High Pulse Width ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; inst1|inst6|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                         ;
; 0.548  ; 0.548        ; 0.000          ; Low Pulse Width  ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; inst1|inst5|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]|combout                                    ;
; 0.552  ; 0.552        ; 0.000          ; High Pulse Width ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Rise       ; inst1|inst5|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]|datac                                      ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]'                                                                                                                                                ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                          ; Clock Edge ; Target                                                                                                          ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ;
; 0.333  ; 0.517        ; 0.184          ; Low Pulse Width  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ;
; 0.333  ; 0.517        ; 0.184          ; Low Pulse Width  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ;
; 0.333  ; 0.517        ; 0.184          ; Low Pulse Width  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ;
; 0.333  ; 0.517        ; 0.184          ; Low Pulse Width  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ;
; 0.450  ; 0.450        ; 0.000          ; Low Pulse Width  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Rise       ; inst1|inst1|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]|datab                                      ;
; 0.451  ; 0.451        ; 0.000          ; High Pulse Width ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; inst1|inst1|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]|combout                                    ;
; 0.487  ; 0.487        ; 0.000          ; High Pulse Width ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                         ;
; 0.487  ; 0.487        ; 0.000          ; High Pulse Width ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                         ;
; 0.487  ; 0.487        ; 0.000          ; High Pulse Width ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                         ;
; 0.487  ; 0.487        ; 0.000          ; High Pulse Width ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Rise       ; inst1|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|q                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Rise       ; inst1|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|q                                            ;
; 0.512  ; 0.512        ; 0.000          ; Low Pulse Width  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                         ;
; 0.512  ; 0.512        ; 0.000          ; Low Pulse Width  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                         ;
; 0.512  ; 0.512        ; 0.000          ; Low Pulse Width  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                         ;
; 0.512  ; 0.512        ; 0.000          ; Low Pulse Width  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                         ;
; 0.547  ; 0.547        ; 0.000          ; Low Pulse Width  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Fall       ; inst1|inst1|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]|combout                                    ;
; 0.548  ; 0.548        ; 0.000          ; High Pulse Width ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; Rise       ; inst1|inst1|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]|datab                                      ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]'                                                                                                                                               ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                           ; Clock Edge ; Target                                                                                                         ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; Fall       ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; Fall       ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; Fall       ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; Fall       ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ;
; 0.219  ; 0.435        ; 0.216          ; High Pulse Width ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; Fall       ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ;
; 0.219  ; 0.435        ; 0.216          ; High Pulse Width ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; Fall       ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ;
; 0.219  ; 0.435        ; 0.216          ; High Pulse Width ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; Fall       ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ;
; 0.219  ; 0.435        ; 0.216          ; High Pulse Width ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; Fall       ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ;
; 0.381  ; 0.565        ; 0.184          ; Low Pulse Width  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; Fall       ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ;
; 0.381  ; 0.565        ; 0.184          ; Low Pulse Width  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; Fall       ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[1] ;
; 0.381  ; 0.565        ; 0.184          ; Low Pulse Width  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; Fall       ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[2] ;
; 0.381  ; 0.565        ; 0.184          ; Low Pulse Width  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; Fall       ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[3] ;
; 0.421  ; 0.421        ; 0.000          ; Low Pulse Width  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst1|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]|datac                                      ;
; 0.425  ; 0.425        ; 0.000          ; High Pulse Width ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; Fall       ; inst|inst1|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]|combout                                    ;
; 0.439  ; 0.439        ; 0.000          ; High Pulse Width ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; Fall       ; inst1|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                         ;
; 0.439  ; 0.439        ; 0.000          ; High Pulse Width ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; Fall       ; inst1|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                         ;
; 0.439  ; 0.439        ; 0.000          ; High Pulse Width ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; Fall       ; inst1|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                         ;
; 0.439  ; 0.439        ; 0.000          ; High Pulse Width ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; Fall       ; inst1|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                         ;
; 0.455  ; 0.455        ; 0.000          ; Low Pulse Width  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst1|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]~0|combout                                  ;
; 0.458  ; 0.458        ; 0.000          ; Low Pulse Width  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst1|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]~0|datac                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|q                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|q                                            ;
; 0.541  ; 0.541        ; 0.000          ; High Pulse Width ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst1|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]~0|datac                                    ;
; 0.544  ; 0.544        ; 0.000          ; High Pulse Width ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst1|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]~0|combout                                  ;
; 0.559  ; 0.559        ; 0.000          ; Low Pulse Width  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; Fall       ; inst1|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                         ;
; 0.559  ; 0.559        ; 0.000          ; Low Pulse Width  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; Fall       ; inst1|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                         ;
; 0.559  ; 0.559        ; 0.000          ; Low Pulse Width  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; Fall       ; inst1|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                         ;
; 0.559  ; 0.559        ; 0.000          ; Low Pulse Width  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; Fall       ; inst1|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                         ;
; 0.573  ; 0.573        ; 0.000          ; Low Pulse Width  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; Fall       ; inst|inst1|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]|combout                                    ;
; 0.577  ; 0.577        ; 0.000          ; High Pulse Width ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst1|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]|datac                                      ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; reset     ; clock      ; 1.531 ; 2.209 ; Rise       ; clock           ;
; split     ; clock      ; 1.381 ; 2.001 ; Rise       ; clock           ;
; start     ; clock      ; 1.137 ; 1.757 ; Rise       ; clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; reset     ; clock      ; -1.266 ; -1.920 ; Rise       ; clock           ;
; split     ; clock      ; -1.193 ; -1.799 ; Rise       ; clock           ;
; start     ; clock      ; -0.909 ; -1.528 ; Rise       ; clock           ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; 7Seg0[*]  ; clock      ; 3.423 ; 3.495 ; Rise       ; clock           ;
;  7Seg0[0] ; clock      ; 3.423 ; 3.495 ; Rise       ; clock           ;
;  7Seg0[1] ; clock      ; 3.414 ; 3.487 ; Rise       ; clock           ;
;  7Seg0[2] ; clock      ; 3.179 ; 3.226 ; Rise       ; clock           ;
;  7Seg0[3] ; clock      ; 3.169 ; 3.212 ; Rise       ; clock           ;
;  7Seg0[4] ; clock      ; 3.162 ; 3.211 ; Rise       ; clock           ;
;  7Seg0[5] ; clock      ; 3.140 ; 3.191 ; Rise       ; clock           ;
;  7Seg0[6] ; clock      ; 3.172 ; 3.215 ; Rise       ; clock           ;
; 7Seg1[*]  ; clock      ; 3.453 ; 3.527 ; Rise       ; clock           ;
;  7Seg1[0] ; clock      ; 3.420 ; 3.498 ; Rise       ; clock           ;
;  7Seg1[1] ; clock      ; 3.453 ; 3.527 ; Rise       ; clock           ;
;  7Seg1[2] ; clock      ; 3.328 ; 3.391 ; Rise       ; clock           ;
;  7Seg1[3] ; clock      ; 3.337 ; 3.409 ; Rise       ; clock           ;
;  7Seg1[4] ; clock      ; 3.346 ; 3.416 ; Rise       ; clock           ;
;  7Seg1[5] ; clock      ; 3.147 ; 3.199 ; Rise       ; clock           ;
;  7Seg1[6] ; clock      ; 3.308 ; 3.374 ; Rise       ; clock           ;
; 7Seg2[*]  ; clock      ; 3.390 ; 3.455 ; Rise       ; clock           ;
;  7Seg2[0] ; clock      ; 3.154 ; 3.198 ; Rise       ; clock           ;
;  7Seg2[1] ; clock      ; 3.164 ; 3.211 ; Rise       ; clock           ;
;  7Seg2[2] ; clock      ; 3.294 ; 3.358 ; Rise       ; clock           ;
;  7Seg2[3] ; clock      ; 3.157 ; 3.203 ; Rise       ; clock           ;
;  7Seg2[4] ; clock      ; 3.175 ; 3.228 ; Rise       ; clock           ;
;  7Seg2[5] ; clock      ; 3.180 ; 3.232 ; Rise       ; clock           ;
;  7Seg2[6] ; clock      ; 3.390 ; 3.455 ; Rise       ; clock           ;
; 7Seg3[*]  ; clock      ; 3.371 ; 3.445 ; Rise       ; clock           ;
;  7Seg3[0] ; clock      ; 3.267 ; 3.320 ; Rise       ; clock           ;
;  7Seg3[1] ; clock      ; 3.371 ; 3.445 ; Rise       ; clock           ;
;  7Seg3[2] ; clock      ; 3.261 ; 3.311 ; Rise       ; clock           ;
;  7Seg3[3] ; clock      ; 3.272 ; 3.323 ; Rise       ; clock           ;
;  7Seg3[4] ; clock      ; 3.341 ; 3.405 ; Rise       ; clock           ;
;  7Seg3[5] ; clock      ; 3.328 ; 3.389 ; Rise       ; clock           ;
;  7Seg3[6] ; clock      ; 3.329 ; 3.394 ; Rise       ; clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; 7Seg0[*]  ; clock      ; 3.078 ; 3.127 ; Rise       ; clock           ;
;  7Seg0[0] ; clock      ; 3.350 ; 3.419 ; Rise       ; clock           ;
;  7Seg0[1] ; clock      ; 3.341 ; 3.411 ; Rise       ; clock           ;
;  7Seg0[2] ; clock      ; 3.116 ; 3.160 ; Rise       ; clock           ;
;  7Seg0[3] ; clock      ; 3.106 ; 3.148 ; Rise       ; clock           ;
;  7Seg0[4] ; clock      ; 3.099 ; 3.146 ; Rise       ; clock           ;
;  7Seg0[5] ; clock      ; 3.078 ; 3.127 ; Rise       ; clock           ;
;  7Seg0[6] ; clock      ; 3.109 ; 3.149 ; Rise       ; clock           ;
; 7Seg1[*]  ; clock      ; 3.085 ; 3.135 ; Rise       ; clock           ;
;  7Seg1[0] ; clock      ; 3.348 ; 3.422 ; Rise       ; clock           ;
;  7Seg1[1] ; clock      ; 3.380 ; 3.450 ; Rise       ; clock           ;
;  7Seg1[2] ; clock      ; 3.258 ; 3.319 ; Rise       ; clock           ;
;  7Seg1[3] ; clock      ; 3.268 ; 3.337 ; Rise       ; clock           ;
;  7Seg1[4] ; clock      ; 3.276 ; 3.344 ; Rise       ; clock           ;
;  7Seg1[5] ; clock      ; 3.085 ; 3.135 ; Rise       ; clock           ;
;  7Seg1[6] ; clock      ; 3.240 ; 3.303 ; Rise       ; clock           ;
; 7Seg2[*]  ; clock      ; 3.090 ; 3.132 ; Rise       ; clock           ;
;  7Seg2[0] ; clock      ; 3.090 ; 3.132 ; Rise       ; clock           ;
;  7Seg2[1] ; clock      ; 3.101 ; 3.146 ; Rise       ; clock           ;
;  7Seg2[2] ; clock      ; 3.225 ; 3.286 ; Rise       ; clock           ;
;  7Seg2[3] ; clock      ; 3.094 ; 3.137 ; Rise       ; clock           ;
;  7Seg2[4] ; clock      ; 3.112 ; 3.162 ; Rise       ; clock           ;
;  7Seg2[5] ; clock      ; 3.117 ; 3.167 ; Rise       ; clock           ;
;  7Seg2[6] ; clock      ; 3.317 ; 3.380 ; Rise       ; clock           ;
; 7Seg3[*]  ; clock      ; 3.195 ; 3.243 ; Rise       ; clock           ;
;  7Seg3[0] ; clock      ; 3.201 ; 3.252 ; Rise       ; clock           ;
;  7Seg3[1] ; clock      ; 3.299 ; 3.370 ; Rise       ; clock           ;
;  7Seg3[2] ; clock      ; 3.195 ; 3.243 ; Rise       ; clock           ;
;  7Seg3[3] ; clock      ; 3.206 ; 3.255 ; Rise       ; clock           ;
;  7Seg3[4] ; clock      ; 3.272 ; 3.332 ; Rise       ; clock           ;
;  7Seg3[5] ; clock      ; 3.258 ; 3.317 ; Rise       ; clock           ;
;  7Seg3[6] ; clock      ; 3.259 ; 3.321 ; Rise       ; clock           ;
+-----------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------------------+----------+---------+----------+---------+---------------------+
; Clock                                                                                                            ; Setup    ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------------------------------------------------------------------------------+----------+---------+----------+---------+---------------------+
; Worst-case Slack                                                                                                 ; -3.138   ; -1.701  ; N/A      ; N/A     ; -3.000              ;
;  BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; -1.920   ; -0.803  ; N/A      ; N/A     ; -1.000              ;
;  BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; -1.821   ; 0.330   ; N/A      ; N/A     ; -1.000              ;
;  BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; -1.935   ; -0.948  ; N/A      ; N/A     ; -1.000              ;
;  clock                                                                                                           ; -3.138   ; -1.701  ; N/A      ; N/A     ; -3.000              ;
;  clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; -1.750   ; -1.150  ; N/A      ; N/A     ; -1.000              ;
; Design-wide TNS                                                                                                  ; -114.472 ; -27.951 ; 0.0      ; 0.0     ; -70.802             ;
;  BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; -7.680   ; -1.604  ; N/A      ; N/A     ; -4.000              ;
;  BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; -7.284   ; 0.000   ; N/A      ; N/A     ; -4.000              ;
;  BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; -7.740   ; -2.107  ; N/A      ; N/A     ; -4.000              ;
;  clock                                                                                                           ; -84.768  ; -21.544 ; N/A      ; N/A     ; -54.802             ;
;  clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; -7.000   ; -2.696  ; N/A      ; N/A     ; -4.000              ;
+------------------------------------------------------------------------------------------------------------------+----------+---------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; reset     ; clock      ; 2.717 ; 3.230 ; Rise       ; clock           ;
; split     ; clock      ; 2.449 ; 2.905 ; Rise       ; clock           ;
; start     ; clock      ; 2.016 ; 2.468 ; Rise       ; clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; reset     ; clock      ; -1.266 ; -1.920 ; Rise       ; clock           ;
; split     ; clock      ; -1.193 ; -1.799 ; Rise       ; clock           ;
; start     ; clock      ; -0.909 ; -1.528 ; Rise       ; clock           ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; 7Seg0[*]  ; clock      ; 5.767 ; 5.767 ; Rise       ; clock           ;
;  7Seg0[0] ; clock      ; 5.761 ; 5.767 ; Rise       ; clock           ;
;  7Seg0[1] ; clock      ; 5.767 ; 5.744 ; Rise       ; clock           ;
;  7Seg0[2] ; clock      ; 5.330 ; 5.344 ; Rise       ; clock           ;
;  7Seg0[3] ; clock      ; 5.305 ; 5.319 ; Rise       ; clock           ;
;  7Seg0[4] ; clock      ; 5.308 ; 5.320 ; Rise       ; clock           ;
;  7Seg0[5] ; clock      ; 5.278 ; 5.267 ; Rise       ; clock           ;
;  7Seg0[6] ; clock      ; 5.311 ; 5.333 ; Rise       ; clock           ;
; 7Seg1[*]  ; clock      ; 5.829 ; 5.807 ; Rise       ; clock           ;
;  7Seg1[0] ; clock      ; 5.760 ; 5.744 ; Rise       ; clock           ;
;  7Seg1[1] ; clock      ; 5.829 ; 5.807 ; Rise       ; clock           ;
;  7Seg1[2] ; clock      ; 5.600 ; 5.585 ; Rise       ; clock           ;
;  7Seg1[3] ; clock      ; 5.617 ; 5.600 ; Rise       ; clock           ;
;  7Seg1[4] ; clock      ; 5.627 ; 5.620 ; Rise       ; clock           ;
;  7Seg1[5] ; clock      ; 5.292 ; 5.288 ; Rise       ; clock           ;
;  7Seg1[6] ; clock      ; 5.590 ; 5.579 ; Rise       ; clock           ;
; 7Seg2[*]  ; clock      ; 5.735 ; 5.709 ; Rise       ; clock           ;
;  7Seg2[0] ; clock      ; 5.286 ; 5.300 ; Rise       ; clock           ;
;  7Seg2[1] ; clock      ; 5.305 ; 5.314 ; Rise       ; clock           ;
;  7Seg2[2] ; clock      ; 5.543 ; 5.533 ; Rise       ; clock           ;
;  7Seg2[3] ; clock      ; 5.301 ; 5.310 ; Rise       ; clock           ;
;  7Seg2[4] ; clock      ; 5.318 ; 5.315 ; Rise       ; clock           ;
;  7Seg2[5] ; clock      ; 5.319 ; 5.309 ; Rise       ; clock           ;
;  7Seg2[6] ; clock      ; 5.735 ; 5.709 ; Rise       ; clock           ;
; 7Seg3[*]  ; clock      ; 5.713 ; 5.694 ; Rise       ; clock           ;
;  7Seg3[0] ; clock      ; 5.486 ; 5.465 ; Rise       ; clock           ;
;  7Seg3[1] ; clock      ; 5.713 ; 5.694 ; Rise       ; clock           ;
;  7Seg3[2] ; clock      ; 5.476 ; 5.451 ; Rise       ; clock           ;
;  7Seg3[3] ; clock      ; 5.507 ; 5.470 ; Rise       ; clock           ;
;  7Seg3[4] ; clock      ; 5.644 ; 5.606 ; Rise       ; clock           ;
;  7Seg3[5] ; clock      ; 5.624 ; 5.587 ; Rise       ; clock           ;
;  7Seg3[6] ; clock      ; 5.646 ; 5.612 ; Rise       ; clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; 7Seg0[*]  ; clock      ; 3.078 ; 3.127 ; Rise       ; clock           ;
;  7Seg0[0] ; clock      ; 3.350 ; 3.419 ; Rise       ; clock           ;
;  7Seg0[1] ; clock      ; 3.341 ; 3.411 ; Rise       ; clock           ;
;  7Seg0[2] ; clock      ; 3.116 ; 3.160 ; Rise       ; clock           ;
;  7Seg0[3] ; clock      ; 3.106 ; 3.148 ; Rise       ; clock           ;
;  7Seg0[4] ; clock      ; 3.099 ; 3.146 ; Rise       ; clock           ;
;  7Seg0[5] ; clock      ; 3.078 ; 3.127 ; Rise       ; clock           ;
;  7Seg0[6] ; clock      ; 3.109 ; 3.149 ; Rise       ; clock           ;
; 7Seg1[*]  ; clock      ; 3.085 ; 3.135 ; Rise       ; clock           ;
;  7Seg1[0] ; clock      ; 3.348 ; 3.422 ; Rise       ; clock           ;
;  7Seg1[1] ; clock      ; 3.380 ; 3.450 ; Rise       ; clock           ;
;  7Seg1[2] ; clock      ; 3.258 ; 3.319 ; Rise       ; clock           ;
;  7Seg1[3] ; clock      ; 3.268 ; 3.337 ; Rise       ; clock           ;
;  7Seg1[4] ; clock      ; 3.276 ; 3.344 ; Rise       ; clock           ;
;  7Seg1[5] ; clock      ; 3.085 ; 3.135 ; Rise       ; clock           ;
;  7Seg1[6] ; clock      ; 3.240 ; 3.303 ; Rise       ; clock           ;
; 7Seg2[*]  ; clock      ; 3.090 ; 3.132 ; Rise       ; clock           ;
;  7Seg2[0] ; clock      ; 3.090 ; 3.132 ; Rise       ; clock           ;
;  7Seg2[1] ; clock      ; 3.101 ; 3.146 ; Rise       ; clock           ;
;  7Seg2[2] ; clock      ; 3.225 ; 3.286 ; Rise       ; clock           ;
;  7Seg2[3] ; clock      ; 3.094 ; 3.137 ; Rise       ; clock           ;
;  7Seg2[4] ; clock      ; 3.112 ; 3.162 ; Rise       ; clock           ;
;  7Seg2[5] ; clock      ; 3.117 ; 3.167 ; Rise       ; clock           ;
;  7Seg2[6] ; clock      ; 3.317 ; 3.380 ; Rise       ; clock           ;
; 7Seg3[*]  ; clock      ; 3.195 ; 3.243 ; Rise       ; clock           ;
;  7Seg3[0] ; clock      ; 3.201 ; 3.252 ; Rise       ; clock           ;
;  7Seg3[1] ; clock      ; 3.299 ; 3.370 ; Rise       ; clock           ;
;  7Seg3[2] ; clock      ; 3.195 ; 3.243 ; Rise       ; clock           ;
;  7Seg3[3] ; clock      ; 3.206 ; 3.255 ; Rise       ; clock           ;
;  7Seg3[4] ; clock      ; 3.272 ; 3.332 ; Rise       ; clock           ;
;  7Seg3[5] ; clock      ; 3.258 ; 3.317 ; Rise       ; clock           ;
;  7Seg3[6] ; clock      ; 3.259 ; 3.321 ; Rise       ; clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; dot           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; 7Seg0[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; 7Seg0[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; 7Seg0[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; 7Seg0[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; 7Seg0[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; 7Seg0[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; 7Seg0[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; 7Seg1[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; 7Seg1[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; 7Seg1[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; 7Seg1[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; 7Seg1[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; 7Seg1[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; 7Seg1[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; 7Seg2[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; 7Seg2[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; 7Seg2[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; 7Seg2[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; 7Seg2[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; 7Seg2[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; 7Seg2[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; 7Seg3[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; 7Seg3[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; 7Seg3[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; 7Seg3[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; 7Seg3[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; 7Seg3[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; 7Seg3[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; split                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; reset                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clock                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; start                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; dot           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; 7Seg0[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; 7Seg0[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; 7Seg0[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; 7Seg0[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; 7Seg0[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; 7Seg0[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; 7Seg0[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; 7Seg1[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; 7Seg1[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; 7Seg1[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; 7Seg1[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; 7Seg1[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; 7Seg1[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; 7Seg1[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; 7Seg2[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; 7Seg2[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; 7Seg2[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; 7Seg2[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; 7Seg2[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; 7Seg2[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; 7Seg2[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; 7Seg3[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; 7Seg3[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; 7Seg3[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; 7Seg3[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; 7Seg3[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; 7Seg3[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; 7Seg3[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.68e-07 V                   ; 2.35 V              ; -0.0132 V           ; 0.2 V                                ; 0.027 V                              ; 5.26e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.68e-07 V                  ; 2.35 V             ; -0.0132 V          ; 0.2 V                               ; 0.027 V                             ; 5.26e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.36e-07 V                   ; 2.35 V              ; -0.00444 V          ; 0.18 V                               ; 0.019 V                              ; 7.23e-10 s                  ; 9.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.36e-07 V                  ; 2.35 V             ; -0.00444 V         ; 0.18 V                              ; 0.019 V                             ; 7.23e-10 s                 ; 9.82e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; dot           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; 7Seg0[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; 7Seg0[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; 7Seg0[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; 7Seg0[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; 7Seg0[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; 7Seg0[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; 7Seg0[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; 7Seg1[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; 7Seg1[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; 7Seg1[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; 7Seg1[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; 7Seg1[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; 7Seg1[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; 7Seg1[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; 7Seg2[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; 7Seg2[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; 7Seg2[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; 7Seg2[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; 7Seg2[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; 7Seg2[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; 7Seg2[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; 7Seg3[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; 7Seg3[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; 7Seg3[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; 7Seg3[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; 7Seg3[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; 7Seg3[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; 7Seg3[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.72 V              ; -0.0747 V           ; 0.28 V                               ; 0.169 V                              ; 3.1e-10 s                   ; 3.01e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.72 V             ; -0.0747 V          ; 0.28 V                              ; 0.169 V                             ; 3.1e-10 s                  ; 3.01e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.53e-08 V                   ; 2.7 V               ; -0.0212 V           ; 0.204 V                              ; 0.049 V                              ; 4.85e-10 s                  ; 6.73e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.53e-08 V                  ; 2.7 V              ; -0.0212 V          ; 0.204 V                             ; 0.049 V                             ; 4.85e-10 s                 ; 6.73e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                      ; To Clock                                                                                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0        ; 0        ; 0        ; 30       ;
; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0        ; 0        ; 12       ; 12       ;
; clock                                                                                                           ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0        ; 0        ; 4        ; 0        ;
; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0        ; 0        ; 0        ; 42       ;
; clock                                                                                                           ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0        ; 0        ; 4        ; 0        ;
; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; 0        ; 0        ; 12       ; 12       ;
; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; 0        ; 0        ; 0        ; 30       ;
; clock                                                                                                           ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; 0        ; 0        ; 4        ; 0        ;
; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; clock                                                                                                           ; 7        ; 26       ; 0        ; 0        ;
; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; clock                                                                                                           ; 7        ; 33       ; 0        ; 0        ;
; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; clock                                                                                                           ; 7        ; 26       ; 0        ; 0        ;
; clock                                                                                                           ; clock                                                                                                           ; 951      ; 0        ; 0        ; 0        ;
; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clock                                                                                                           ; 60       ; 79       ; 0        ; 0        ;
; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; 0        ; 0        ; 12       ; 12       ;
; clock                                                                                                           ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; 0        ; 0        ; 4        ; 0        ;
; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; 0        ; 0        ; 0        ; 30       ;
+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                      ; To Clock                                                                                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0        ; 0        ; 0        ; 30       ;
; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0        ; 0        ; 12       ; 12       ;
; clock                                                                                                           ; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0        ; 0        ; 4        ; 0        ;
; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0        ; 0        ; 0        ; 42       ;
; clock                                                                                                           ; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; 0        ; 0        ; 4        ; 0        ;
; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; 0        ; 0        ; 12       ; 12       ;
; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; 0        ; 0        ; 0        ; 30       ;
; clock                                                                                                           ; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; 0        ; 0        ; 4        ; 0        ;
; BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; clock                                                                                                           ; 7        ; 26       ; 0        ; 0        ;
; BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] ; clock                                                                                                           ; 7        ; 33       ; 0        ; 0        ;
; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; clock                                                                                                           ; 7        ; 26       ; 0        ; 0        ;
; clock                                                                                                           ; clock                                                                                                           ; 951      ; 0        ; 0        ; 0        ;
; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clock                                                                                                           ; 60       ; 79       ; 0        ; 0        ;
; BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]  ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; 0        ; 0        ; 12       ; 12       ;
; clock                                                                                                           ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; 0        ; 0        ; 4        ; 0        ;
; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] ; 0        ; 0        ; 0        ; 30       ;
+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 46    ; 46   ;
; Unconstrained Output Ports      ; 28    ; 28   ;
; Unconstrained Output Port Paths ; 28    ; 28   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Wed Feb 25 15:23:20 2015
Info: Command: quartus_sta stopwatch -c stopwatch
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'stopwatch.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0]
    Info (332105): create_clock -period 1.000 -name clock clock
    Info (332105): create_clock -period 1.000 -name BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]
    Info (332105): create_clock -period 1.000 -name BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]
    Info (332105): create_clock -period 1.000 -name BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0]
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.138
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.138       -84.768 clock 
    Info (332119):    -1.935        -7.740 BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] 
    Info (332119):    -1.920        -7.680 BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] 
    Info (332119):    -1.821        -7.284 BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] 
    Info (332119):    -1.750        -7.000 clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] 
Info (332146): Worst-case hold slack is -1.701
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.701       -21.544 clock 
    Info (332119):    -1.150        -2.696 clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] 
    Info (332119):    -0.948        -2.107 BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] 
    Info (332119):    -0.803        -1.604 BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] 
    Info (332119):     0.354         0.000 BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -52.000 clock 
    Info (332119):    -1.000        -4.000 BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] 
    Info (332119):    -1.000        -4.000 BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] 
    Info (332119):    -1.000        -4.000 BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] 
    Info (332119):    -1.000        -4.000 clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.668
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.668       -70.237 clock 
    Info (332119):    -1.617        -6.468 BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] 
    Info (332119):    -1.607        -6.428 BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] 
    Info (332119):    -1.521        -6.084 BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] 
    Info (332119):    -1.452        -5.808 clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] 
Info (332146): Worst-case hold slack is -1.592
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.592       -20.923 clock 
    Info (332119):    -1.057        -2.467 clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] 
    Info (332119):    -0.887        -1.969 BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] 
    Info (332119):    -0.759        -1.511 BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] 
    Info (332119):     0.413         0.000 BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -52.000 clock 
    Info (332119):    -1.000        -4.000 BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] 
    Info (332119):    -1.000        -4.000 BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] 
    Info (332119):    -1.000        -4.000 BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] 
    Info (332119):    -1.000        -4.000 clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.347
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.347       -33.853 clock 
    Info (332119):    -0.809        -3.236 BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] 
    Info (332119):    -0.794        -3.176 BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] 
    Info (332119):    -0.557        -2.228 BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] 
    Info (332119):    -0.511        -2.044 clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] 
Info (332146): Worst-case hold slack is -1.022
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.022       -13.194 clock 
    Info (332119):    -0.636        -1.519 clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] 
    Info (332119):    -0.515        -1.167 BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] 
    Info (332119):    -0.439        -0.875 BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] 
    Info (332119):     0.330         0.000 BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -54.802 clock 
    Info (332119):    -1.000        -4.000 BCD_count:inst1|lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] 
    Info (332119):    -1.000        -4.000 BCD_count:inst1|lpm_counter1:inst4|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] 
    Info (332119):    -1.000        -4.000 BCD_count:inst1|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_u5k:auto_generated|counter_reg_bit[0] 
    Info (332119):    -1.000        -4.000 clockdivide:inst|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_ecj:auto_generated|counter_reg_bit[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 465 megabytes
    Info: Processing ended: Wed Feb 25 15:23:27 2015
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:04


