{
  "module_name": "mt6660.h",
  "hash_id": "38b6c03f8b2e478b93d8f16926bc1babef1126e28e7b77cdc452b29f8653489c",
  "original_prompt": "Ingested from linux-6.6.14/sound/soc/codecs/mt6660.h",
  "human_readable_source": " \n \n\n#ifndef __SND_SOC_MT6660_H\n#define __SND_SOC_MT6660_H\n\n#include <linux/mutex.h>\n#include <linux/regmap.h>\n\n#pragma pack(push, 1)\nstruct mt6660_platform_data {\n\tu8 init_setting_num;\n\tu32 *init_setting_addr;\n\tu32 *init_setting_mask;\n\tu32 *init_setting_val;\n};\n\nstruct mt6660_chip {\n\tstruct i2c_client *i2c;\n\tstruct device *dev;\n\tstruct platform_device *param_dev;\n\tstruct mt6660_platform_data plat_data;\n\tstruct mutex io_lock;\n\tstruct regmap *regmap;\n\tu16 chip_rev;\n};\n#pragma pack(pop)\n\n#define MT6660_REG_DEVID\t\t(0x00)\n#define MT6660_REG_SYSTEM_CTRL\t\t(0x03)\n#define MT6660_REG_IRQ_STATUS1\t\t(0x05)\n#define MT6660_REG_ADDA_CLOCK\t\t(0x07)\n#define MT6660_REG_SERIAL_CFG1\t\t(0x10)\n#define MT6660_REG_DATAO_SEL\t\t(0x12)\n#define MT6660_REG_TDM_CFG3\t\t(0x15)\n#define MT6660_REG_HPF_CTRL\t\t(0x18)\n#define MT6660_REG_HPF1_COEF\t\t(0x1A)\n#define MT6660_REG_HPF2_COEF\t\t(0x1B)\n#define MT6660_REG_PATH_BYPASS\t\t(0x1E)\n#define MT6660_REG_WDT_CTRL\t\t(0x20)\n#define MT6660_REG_HCLIP_CTRL\t\t(0x24)\n#define MT6660_REG_VOL_CTRL\t\t(0x29)\n#define MT6660_REG_SPS_CTRL\t\t(0x30)\n#define MT6660_REG_SIGMAX\t\t(0x33)\n#define MT6660_REG_CALI_T0\t\t(0x3F)\n#define MT6660_REG_BST_CTRL\t\t(0x40)\n#define MT6660_REG_PROTECTION_CFG\t(0x46)\n#define MT6660_REG_DA_GAIN\t\t(0x4c)\n#define MT6660_REG_AUDIO_IN2_SEL\t(0x50)\n#define MT6660_REG_SIG_GAIN\t\t(0x51)\n#define MT6660_REG_PLL_CFG1\t\t(0x60)\n#define MT6660_REG_DRE_CTRL\t\t(0x68)\n#define MT6660_REG_DRE_THDMODE\t\t(0x69)\n#define MT6660_REG_DRE_CORASE\t\t(0x6B)\n#define MT6660_REG_PWM_CTRL\t\t(0x70)\n#define MT6660_REG_DC_PROTECT_CTRL\t(0x74)\n#define MT6660_REG_ADC_USB_MODE\t\t(0x7c)\n#define MT6660_REG_INTERNAL_CFG\t\t(0x88)\n#define MT6660_REG_RESV0\t\t(0x98)\n#define MT6660_REG_RESV1\t\t(0x99)\n#define MT6660_REG_RESV2\t\t(0x9A)\n#define MT6660_REG_RESV3\t\t(0x9B)\n#define MT6660_REG_RESV6\t\t(0xA2)\n#define MT6660_REG_RESV7\t\t(0xA3)\n#define MT6660_REG_RESV10\t\t(0xB0)\n#define MT6660_REG_RESV11\t\t(0xB1)\n#define MT6660_REG_RESV16\t\t(0xB6)\n#define MT6660_REG_RESV17\t\t(0xB7)\n#define MT6660_REG_RESV19\t\t(0xB9)\n#define MT6660_REG_RESV21\t\t(0xBB)\n#define MT6660_REG_RESV23\t\t(0xBD)\n#define MT6660_REG_RESV31\t\t(0xD3)\n#define MT6660_REG_RESV40\t\t(0xE0)\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}