0.6
2018.2
Jun 14 2018
20:41:02
C:/Users/nikit/verilogProjects/counter/counter.sim/sim_1/synth/func/xsim/counter_func_synth.v,1680963462,verilog,,,,counter;glbl,,,,,,,,
C:/Users/nikit/verilogProjects/counter/counter.srcs/sources_1/new/counter_tb.v,1680904373,verilog,,,,counter_tb,,,,,,,,
