
final_proj_dldks.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001020  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000044  080011c0  080011c0  000021c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001204  08001204  00003054  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08001204  08001204  00002204  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800120c  0800120c  00003054  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800120c  0800120c  0000220c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08001210  08001210  00002210  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000054  20000000  08001214  00003000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000016c  20000054  08001268  00003054  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200001c0  08001268  000031c0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00003054  2**0
                  CONTENTS, READONLY
 12 .debug_info   00002375  00000000  00000000  00003084  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000a64  00000000  00000000  000053f9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000002c0  00000000  00000000  00005e60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000001d8  00000000  00000000  00006120  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00015078  00000000  00000000  000062f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00004c5b  00000000  00000000  0001b370  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00081e19  00000000  00000000  0001ffcb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000a1de4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000c68  00000000  00000000  000a1e28  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000063  00000000  00000000  000a2a90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000054 	.word	0x20000054
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080011a8 	.word	0x080011a8

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000058 	.word	0x20000058
 80001dc:	080011a8 	.word	0x080011a8

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <ADC_Init>:
 *         - Enables GPIOA and ADC1 clocks.
 *         - Configures PA0 as analog mode.
 *         - Sets ADC1 to single conversion mode.
 */
void ADC_Init(void)
{
 8000280:	b480      	push	{r7}
 8000282:	af00      	add	r7, sp, #0
    /* 1. Enable clocks for GPIOA and ADC1 */
    RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN;     // Enable GPIOA clock
 8000284:	4b17      	ldr	r3, [pc, #92]	@ (80002e4 <ADC_Init+0x64>)
 8000286:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000288:	4a16      	ldr	r2, [pc, #88]	@ (80002e4 <ADC_Init+0x64>)
 800028a:	f043 0301 	orr.w	r3, r3, #1
 800028e:	6313      	str	r3, [r2, #48]	@ 0x30
    RCC->APB2ENR |= RCC_APB2ENR_ADC1EN;      // Enable ADC1 clock
 8000290:	4b14      	ldr	r3, [pc, #80]	@ (80002e4 <ADC_Init+0x64>)
 8000292:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000294:	4a13      	ldr	r2, [pc, #76]	@ (80002e4 <ADC_Init+0x64>)
 8000296:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800029a:	6453      	str	r3, [r2, #68]	@ 0x44

    /* 2. Configure PA0 as analog input */
    GPIOA->MODER |= (3U << (0 * 2));         // MODER0[1:0] = 11: Analog mode
 800029c:	4b12      	ldr	r3, [pc, #72]	@ (80002e8 <ADC_Init+0x68>)
 800029e:	681b      	ldr	r3, [r3, #0]
 80002a0:	4a11      	ldr	r2, [pc, #68]	@ (80002e8 <ADC_Init+0x68>)
 80002a2:	f043 0303 	orr.w	r3, r3, #3
 80002a6:	6013      	str	r3, [r2, #0]
    GPIOA->PUPDR &= ~(3U << (0 * 2));        // No pull-up, no pull-down
 80002a8:	4b0f      	ldr	r3, [pc, #60]	@ (80002e8 <ADC_Init+0x68>)
 80002aa:	68db      	ldr	r3, [r3, #12]
 80002ac:	4a0e      	ldr	r2, [pc, #56]	@ (80002e8 <ADC_Init+0x68>)
 80002ae:	f023 0303 	bic.w	r3, r3, #3
 80002b2:	60d3      	str	r3, [r2, #12]

    /* 3. Reset ADC1 configuration */
    ADC1->CR1 = 0;                           // No scan, no interrupt, 12-bit resolution
 80002b4:	4b0d      	ldr	r3, [pc, #52]	@ (80002ec <ADC_Init+0x6c>)
 80002b6:	2200      	movs	r2, #0
 80002b8:	605a      	str	r2, [r3, #4]
    ADC1->CR2 = 0;                           // Single conversion mode, right alignment
 80002ba:	4b0c      	ldr	r3, [pc, #48]	@ (80002ec <ADC_Init+0x6c>)
 80002bc:	2200      	movs	r2, #0
 80002be:	609a      	str	r2, [r3, #8]

    /* 4. Configure regular channel sequence */
    ADC1->SQR1 = 0;                          // 1 conversion in the sequence
 80002c0:	4b0a      	ldr	r3, [pc, #40]	@ (80002ec <ADC_Init+0x6c>)
 80002c2:	2200      	movs	r2, #0
 80002c4:	62da      	str	r2, [r3, #44]	@ 0x2c
    ADC1->SQR3 = 0;                          // First conversion in regular sequence is channel 0 (PA0)
 80002c6:	4b09      	ldr	r3, [pc, #36]	@ (80002ec <ADC_Init+0x6c>)
 80002c8:	2200      	movs	r2, #0
 80002ca:	635a      	str	r2, [r3, #52]	@ 0x34

    /* 5. Enable ADC1 */
    ADC1->CR2 |= (1U << 0);              // Power on ADC1
 80002cc:	4b07      	ldr	r3, [pc, #28]	@ (80002ec <ADC_Init+0x6c>)
 80002ce:	689b      	ldr	r3, [r3, #8]
 80002d0:	4a06      	ldr	r2, [pc, #24]	@ (80002ec <ADC_Init+0x6c>)
 80002d2:	f043 0301 	orr.w	r3, r3, #1
 80002d6:	6093      	str	r3, [r2, #8]
}
 80002d8:	bf00      	nop
 80002da:	46bd      	mov	sp, r7
 80002dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002e0:	4770      	bx	lr
 80002e2:	bf00      	nop
 80002e4:	40023800 	.word	0x40023800
 80002e8:	40020000 	.word	0x40020000
 80002ec:	40012000 	.word	0x40012000

080002f0 <ADC_Read>:
/**
 * @brief  Start ADC1 conversion and return the converted 12-bit result.
 * @retval 12-bit ADC value (0 - 4095)
 */
uint16_t ADC_Read(void)
{
 80002f0:	b480      	push	{r7}
 80002f2:	af00      	add	r7, sp, #0
    /* 1. Start software conversion by setting SWSTART bit  */
    ADC1->CR2 |= (1U << 30);
 80002f4:	4b0b      	ldr	r3, [pc, #44]	@ (8000324 <ADC_Read+0x34>)
 80002f6:	689b      	ldr	r3, [r3, #8]
 80002f8:	4a0a      	ldr	r2, [pc, #40]	@ (8000324 <ADC_Read+0x34>)
 80002fa:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80002fe:	6093      	str	r3, [r2, #8]

    /* 2. Wait for End of Conversion (EOC) flag  */
    while (!(ADC1->SR & (1U << 1)));
 8000300:	bf00      	nop
 8000302:	4b08      	ldr	r3, [pc, #32]	@ (8000324 <ADC_Read+0x34>)
 8000304:	681b      	ldr	r3, [r3, #0]
 8000306:	f003 0302 	and.w	r3, r3, #2
 800030a:	2b00      	cmp	r3, #0
 800030c:	d0f9      	beq.n	8000302 <ADC_Read+0x12>

    /* 3. Read 12-bit conversion result from data register */
    return (uint16_t)(ADC1->DR & 0x0FFF);
 800030e:	4b05      	ldr	r3, [pc, #20]	@ (8000324 <ADC_Read+0x34>)
 8000310:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000312:	b29b      	uxth	r3, r3
 8000314:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000318:	b29b      	uxth	r3, r3
}
 800031a:	4618      	mov	r0, r3
 800031c:	46bd      	mov	sp, r7
 800031e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000322:	4770      	bx	lr
 8000324:	40012000 	.word	0x40012000

08000328 <GPIO_Init>:
 *         - PA1 as alternate function AF1 (for TIM2 CH2)
 *         - PA2 as general purpose output (push-pull, low)
 *         - PA3, PA4, PA5 as general purpose outputs (for LEDs)
 */
void GPIO_Init(void)
{
 8000328:	b480      	push	{r7}
 800032a:	b083      	sub	sp, #12
 800032c:	af00      	add	r7, sp, #0
    /* 1. Enable clock for GPIOA */
    RCC->AHB1ENR |= (1U << 0);
 800032e:	4b4b      	ldr	r3, [pc, #300]	@ (800045c <GPIO_Init+0x134>)
 8000330:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000332:	4a4a      	ldr	r2, [pc, #296]	@ (800045c <GPIO_Init+0x134>)
 8000334:	f043 0301 	orr.w	r3, r3, #1
 8000338:	6313      	str	r3, [r2, #48]	@ 0x30

    /* 2. Configure PA0 as analog mode */
    GPIOA->MODER |= (3U << (0 * 2));  // Analog mode
 800033a:	4b49      	ldr	r3, [pc, #292]	@ (8000460 <GPIO_Init+0x138>)
 800033c:	681b      	ldr	r3, [r3, #0]
 800033e:	4a48      	ldr	r2, [pc, #288]	@ (8000460 <GPIO_Init+0x138>)
 8000340:	f043 0303 	orr.w	r3, r3, #3
 8000344:	6013      	str	r3, [r2, #0]
    GPIOA->PUPDR &= ~(3U << (0 * 2)); // No pull-up/pull-down
 8000346:	4b46      	ldr	r3, [pc, #280]	@ (8000460 <GPIO_Init+0x138>)
 8000348:	68db      	ldr	r3, [r3, #12]
 800034a:	4a45      	ldr	r2, [pc, #276]	@ (8000460 <GPIO_Init+0x138>)
 800034c:	f023 0303 	bic.w	r3, r3, #3
 8000350:	60d3      	str	r3, [r2, #12]

    /* 3. Configure PA1 as alternate function mode (AF1 = TIM2_CH2) */
    GPIOA->MODER &= ~(3U << (1 * 2)); // Clear MODER1
 8000352:	4b43      	ldr	r3, [pc, #268]	@ (8000460 <GPIO_Init+0x138>)
 8000354:	681b      	ldr	r3, [r3, #0]
 8000356:	4a42      	ldr	r2, [pc, #264]	@ (8000460 <GPIO_Init+0x138>)
 8000358:	f023 030c 	bic.w	r3, r3, #12
 800035c:	6013      	str	r3, [r2, #0]
    GPIOA->MODER |=  (2U << (1 * 2)); // Alternate function
 800035e:	4b40      	ldr	r3, [pc, #256]	@ (8000460 <GPIO_Init+0x138>)
 8000360:	681b      	ldr	r3, [r3, #0]
 8000362:	4a3f      	ldr	r2, [pc, #252]	@ (8000460 <GPIO_Init+0x138>)
 8000364:	f043 0308 	orr.w	r3, r3, #8
 8000368:	6013      	str	r3, [r2, #0]
    GPIOA->AFR[0] &= ~(0xF << (1 * 4)); // Clear AFRL1
 800036a:	4b3d      	ldr	r3, [pc, #244]	@ (8000460 <GPIO_Init+0x138>)
 800036c:	6a1b      	ldr	r3, [r3, #32]
 800036e:	4a3c      	ldr	r2, [pc, #240]	@ (8000460 <GPIO_Init+0x138>)
 8000370:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8000374:	6213      	str	r3, [r2, #32]
    GPIOA->AFR[0] |=  (0x1 << (1 * 4)); // AF1 (TIM2)
 8000376:	4b3a      	ldr	r3, [pc, #232]	@ (8000460 <GPIO_Init+0x138>)
 8000378:	6a1b      	ldr	r3, [r3, #32]
 800037a:	4a39      	ldr	r2, [pc, #228]	@ (8000460 <GPIO_Init+0x138>)
 800037c:	f043 0310 	orr.w	r3, r3, #16
 8000380:	6213      	str	r3, [r2, #32]

    /* 4. Configure PA2 as general purpose output */
    GPIOA->MODER &= ~(3U << (2 * 2)); // Clear MODER2
 8000382:	4b37      	ldr	r3, [pc, #220]	@ (8000460 <GPIO_Init+0x138>)
 8000384:	681b      	ldr	r3, [r3, #0]
 8000386:	4a36      	ldr	r2, [pc, #216]	@ (8000460 <GPIO_Init+0x138>)
 8000388:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 800038c:	6013      	str	r3, [r2, #0]
    GPIOA->MODER |=  (1U << (2 * 2)); // General output
 800038e:	4b34      	ldr	r3, [pc, #208]	@ (8000460 <GPIO_Init+0x138>)
 8000390:	681b      	ldr	r3, [r3, #0]
 8000392:	4a33      	ldr	r2, [pc, #204]	@ (8000460 <GPIO_Init+0x138>)
 8000394:	f043 0310 	orr.w	r3, r3, #16
 8000398:	6013      	str	r3, [r2, #0]
    GPIOA->OTYPER &= ~(1U << 2);      // Push-pull
 800039a:	4b31      	ldr	r3, [pc, #196]	@ (8000460 <GPIO_Init+0x138>)
 800039c:	685b      	ldr	r3, [r3, #4]
 800039e:	4a30      	ldr	r2, [pc, #192]	@ (8000460 <GPIO_Init+0x138>)
 80003a0:	f023 0304 	bic.w	r3, r3, #4
 80003a4:	6053      	str	r3, [r2, #4]
    GPIOA->OSPEEDR |= (3U << (2 * 2)); // High speed
 80003a6:	4b2e      	ldr	r3, [pc, #184]	@ (8000460 <GPIO_Init+0x138>)
 80003a8:	689b      	ldr	r3, [r3, #8]
 80003aa:	4a2d      	ldr	r2, [pc, #180]	@ (8000460 <GPIO_Init+0x138>)
 80003ac:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 80003b0:	6093      	str	r3, [r2, #8]
    GPIOA->PUPDR &= ~(3U << (2 * 2)); // No pull-up/pull-down
 80003b2:	4b2b      	ldr	r3, [pc, #172]	@ (8000460 <GPIO_Init+0x138>)
 80003b4:	68db      	ldr	r3, [r3, #12]
 80003b6:	4a2a      	ldr	r2, [pc, #168]	@ (8000460 <GPIO_Init+0x138>)
 80003b8:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80003bc:	60d3      	str	r3, [r2, #12]
    GPIOA->BSRR = (1U << (2 + 16));   // Reset PA2 (set to low)
 80003be:	4b28      	ldr	r3, [pc, #160]	@ (8000460 <GPIO_Init+0x138>)
 80003c0:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80003c4:	619a      	str	r2, [r3, #24]

    /* 5. Configure PA3, PA4, PA5 as general purpose outputs */
    for (int pin = 3; pin <= 5; pin++) {
 80003c6:	2303      	movs	r3, #3
 80003c8:	607b      	str	r3, [r7, #4]
 80003ca:	e03d      	b.n	8000448 <GPIO_Init+0x120>
        GPIOA->MODER &= ~(3U << (pin * 2)); // Clear MODERx
 80003cc:	4b24      	ldr	r3, [pc, #144]	@ (8000460 <GPIO_Init+0x138>)
 80003ce:	681a      	ldr	r2, [r3, #0]
 80003d0:	687b      	ldr	r3, [r7, #4]
 80003d2:	005b      	lsls	r3, r3, #1
 80003d4:	2103      	movs	r1, #3
 80003d6:	fa01 f303 	lsl.w	r3, r1, r3
 80003da:	43db      	mvns	r3, r3
 80003dc:	4920      	ldr	r1, [pc, #128]	@ (8000460 <GPIO_Init+0x138>)
 80003de:	4013      	ands	r3, r2
 80003e0:	600b      	str	r3, [r1, #0]
        GPIOA->MODER |=  (1U << (pin * 2)); // Set as output
 80003e2:	4b1f      	ldr	r3, [pc, #124]	@ (8000460 <GPIO_Init+0x138>)
 80003e4:	681a      	ldr	r2, [r3, #0]
 80003e6:	687b      	ldr	r3, [r7, #4]
 80003e8:	005b      	lsls	r3, r3, #1
 80003ea:	2101      	movs	r1, #1
 80003ec:	fa01 f303 	lsl.w	r3, r1, r3
 80003f0:	491b      	ldr	r1, [pc, #108]	@ (8000460 <GPIO_Init+0x138>)
 80003f2:	4313      	orrs	r3, r2
 80003f4:	600b      	str	r3, [r1, #0]
        GPIOA->OTYPER &= ~(1U << pin);      // Push-pull
 80003f6:	4b1a      	ldr	r3, [pc, #104]	@ (8000460 <GPIO_Init+0x138>)
 80003f8:	685a      	ldr	r2, [r3, #4]
 80003fa:	2101      	movs	r1, #1
 80003fc:	687b      	ldr	r3, [r7, #4]
 80003fe:	fa01 f303 	lsl.w	r3, r1, r3
 8000402:	43db      	mvns	r3, r3
 8000404:	4916      	ldr	r1, [pc, #88]	@ (8000460 <GPIO_Init+0x138>)
 8000406:	4013      	ands	r3, r2
 8000408:	604b      	str	r3, [r1, #4]
        GPIOA->OSPEEDR |= (3U << (pin * 2)); // High speed
 800040a:	4b15      	ldr	r3, [pc, #84]	@ (8000460 <GPIO_Init+0x138>)
 800040c:	689a      	ldr	r2, [r3, #8]
 800040e:	687b      	ldr	r3, [r7, #4]
 8000410:	005b      	lsls	r3, r3, #1
 8000412:	2103      	movs	r1, #3
 8000414:	fa01 f303 	lsl.w	r3, r1, r3
 8000418:	4911      	ldr	r1, [pc, #68]	@ (8000460 <GPIO_Init+0x138>)
 800041a:	4313      	orrs	r3, r2
 800041c:	608b      	str	r3, [r1, #8]
        GPIOA->PUPDR &= ~(3U << (pin * 2)); // No pull-up/pull-down
 800041e:	4b10      	ldr	r3, [pc, #64]	@ (8000460 <GPIO_Init+0x138>)
 8000420:	68da      	ldr	r2, [r3, #12]
 8000422:	687b      	ldr	r3, [r7, #4]
 8000424:	005b      	lsls	r3, r3, #1
 8000426:	2103      	movs	r1, #3
 8000428:	fa01 f303 	lsl.w	r3, r1, r3
 800042c:	43db      	mvns	r3, r3
 800042e:	490c      	ldr	r1, [pc, #48]	@ (8000460 <GPIO_Init+0x138>)
 8000430:	4013      	ands	r3, r2
 8000432:	60cb      	str	r3, [r1, #12]
        GPIOA->BSRR = (1U << (pin + 16));   // Reset pin (set to low)
 8000434:	687b      	ldr	r3, [r7, #4]
 8000436:	3310      	adds	r3, #16
 8000438:	4a09      	ldr	r2, [pc, #36]	@ (8000460 <GPIO_Init+0x138>)
 800043a:	2101      	movs	r1, #1
 800043c:	fa01 f303 	lsl.w	r3, r1, r3
 8000440:	6193      	str	r3, [r2, #24]
    for (int pin = 3; pin <= 5; pin++) {
 8000442:	687b      	ldr	r3, [r7, #4]
 8000444:	3301      	adds	r3, #1
 8000446:	607b      	str	r3, [r7, #4]
 8000448:	687b      	ldr	r3, [r7, #4]
 800044a:	2b05      	cmp	r3, #5
 800044c:	ddbe      	ble.n	80003cc <GPIO_Init+0xa4>
    }
}
 800044e:	bf00      	nop
 8000450:	bf00      	nop
 8000452:	370c      	adds	r7, #12
 8000454:	46bd      	mov	sp, r7
 8000456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800045a:	4770      	bx	lr
 800045c:	40023800 	.word	0x40023800
 8000460:	40020000 	.word	0x40020000

08000464 <TIM2_Init>:
 * @param  arr: Auto-reload value (ARR) → determines PWM period
 *         PWM frequency = Timer_Clock / ((PSC + 1) * (ARR + 1))
 *         Duty cycle = CCR2 / (ARR + 1)
 */
void TIM2_Init(uint16_t psc, uint16_t arr)
{
 8000464:	b480      	push	{r7}
 8000466:	b083      	sub	sp, #12
 8000468:	af00      	add	r7, sp, #0
 800046a:	4603      	mov	r3, r0
 800046c:	460a      	mov	r2, r1
 800046e:	80fb      	strh	r3, [r7, #6]
 8000470:	4613      	mov	r3, r2
 8000472:	80bb      	strh	r3, [r7, #4]
    /* 1. Enable TIM2 clock */
    RCC->APB1ENR |= RCC_APB1ENR_TIM2EN;
 8000474:	4b27      	ldr	r3, [pc, #156]	@ (8000514 <TIM2_Init+0xb0>)
 8000476:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000478:	4a26      	ldr	r2, [pc, #152]	@ (8000514 <TIM2_Init+0xb0>)
 800047a:	f043 0301 	orr.w	r3, r3, #1
 800047e:	6413      	str	r3, [r2, #64]	@ 0x40

    /* 2. Reset TIM2 configuration */
    TIM2->CR1 = 0;
 8000480:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000484:	2200      	movs	r2, #0
 8000486:	601a      	str	r2, [r3, #0]
    TIM2->CCMR1 = 0;
 8000488:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800048c:	2200      	movs	r2, #0
 800048e:	619a      	str	r2, [r3, #24]
    TIM2->CCER = 0;
 8000490:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000494:	2200      	movs	r2, #0
 8000496:	621a      	str	r2, [r3, #32]
    TIM2->CNT = 0;
 8000498:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800049c:	2200      	movs	r2, #0
 800049e:	625a      	str	r2, [r3, #36]	@ 0x24

    /* 3. Set prescaler and auto-reload */
    TIM2->PSC = psc;
 80004a0:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80004a4:	88fb      	ldrh	r3, [r7, #6]
 80004a6:	6293      	str	r3, [r2, #40]	@ 0x28
    TIM2->ARR = arr;
 80004a8:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80004ac:	88bb      	ldrh	r3, [r7, #4]
 80004ae:	62d3      	str	r3, [r2, #44]	@ 0x2c
    TIM2->CCR2 = 0;  // Initial duty cycle = 0%
 80004b0:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80004b4:	2200      	movs	r2, #0
 80004b6:	639a      	str	r2, [r3, #56]	@ 0x38

    /* 4. Set PWM Mode 1 on Channel 2 (OC2M = 110), enable preload */
    TIM2->CCMR1 |= (6 << 12);       // OC2M = 110: PWM mode 1
 80004b8:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80004bc:	699b      	ldr	r3, [r3, #24]
 80004be:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80004c2:	f443 43c0 	orr.w	r3, r3, #24576	@ 0x6000
 80004c6:	6193      	str	r3, [r2, #24]
    TIM2->CCMR1 |= TIM_CCMR1_OC2PE; // Enable preload for CCR2
 80004c8:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80004cc:	699b      	ldr	r3, [r3, #24]
 80004ce:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80004d2:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80004d6:	6193      	str	r3, [r2, #24]

    /* 5. Enable channel 2 output */
    TIM2->CCER |= TIM_CCER_CC2E;
 80004d8:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80004dc:	6a1b      	ldr	r3, [r3, #32]
 80004de:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80004e2:	f043 0310 	orr.w	r3, r3, #16
 80004e6:	6213      	str	r3, [r2, #32]

    /* 6. Generate update event to load ARR/PSC into shadow registers */
    TIM2->EGR |= TIM_EGR_UG;
 80004e8:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80004ec:	695b      	ldr	r3, [r3, #20]
 80004ee:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80004f2:	f043 0301 	orr.w	r3, r3, #1
 80004f6:	6153      	str	r3, [r2, #20]

    /* 7. Enable TIM2 counter */
    TIM2->CR1 |= TIM_CR1_CEN;
 80004f8:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80004fc:	681b      	ldr	r3, [r3, #0]
 80004fe:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000502:	f043 0301 	orr.w	r3, r3, #1
 8000506:	6013      	str	r3, [r2, #0]
}
 8000508:	bf00      	nop
 800050a:	370c      	adds	r7, #12
 800050c:	46bd      	mov	sp, r7
 800050e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000512:	4770      	bx	lr
 8000514:	40023800 	.word	0x40023800

08000518 <USART1_Config>:
 * @brief  Initialize USART1 for TX only at 9600 baud.
 *         - TX pin: PA9 (AF7)
 *         - Baudrate: 9600 (assuming 16 MHz APB2 clock)
 */
void USART1_Config(void)
{
 8000518:	b480      	push	{r7}
 800051a:	af00      	add	r7, sp, #0
    /* 1. Enable GPIOA and USART1 clocks */
    RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN;      // Enable GPIOA clock
 800051c:	4b1d      	ldr	r3, [pc, #116]	@ (8000594 <USART1_Config+0x7c>)
 800051e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000520:	4a1c      	ldr	r2, [pc, #112]	@ (8000594 <USART1_Config+0x7c>)
 8000522:	f043 0301 	orr.w	r3, r3, #1
 8000526:	6313      	str	r3, [r2, #48]	@ 0x30
    RCC->APB2ENR |= RCC_APB2ENR_USART1EN;     // Enable USART1 clock
 8000528:	4b1a      	ldr	r3, [pc, #104]	@ (8000594 <USART1_Config+0x7c>)
 800052a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800052c:	4a19      	ldr	r2, [pc, #100]	@ (8000594 <USART1_Config+0x7c>)
 800052e:	f043 0310 	orr.w	r3, r3, #16
 8000532:	6453      	str	r3, [r2, #68]	@ 0x44

    /* 2. Configure PA9 as Alternate Function (AF7 for USART1_TX) */
    GPIOA->MODER &= ~(0x3 << (9 * 2));        // Clear mode bits
 8000534:	4b18      	ldr	r3, [pc, #96]	@ (8000598 <USART1_Config+0x80>)
 8000536:	681b      	ldr	r3, [r3, #0]
 8000538:	4a17      	ldr	r2, [pc, #92]	@ (8000598 <USART1_Config+0x80>)
 800053a:	f423 2340 	bic.w	r3, r3, #786432	@ 0xc0000
 800053e:	6013      	str	r3, [r2, #0]
    GPIOA->MODER |=  (0x2 << (9 * 2));        // Set to Alternate Function
 8000540:	4b15      	ldr	r3, [pc, #84]	@ (8000598 <USART1_Config+0x80>)
 8000542:	681b      	ldr	r3, [r3, #0]
 8000544:	4a14      	ldr	r2, [pc, #80]	@ (8000598 <USART1_Config+0x80>)
 8000546:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800054a:	6013      	str	r3, [r2, #0]
    GPIOA->AFR[1] &= ~(0xF << ((9 - 8) * 4));  // Clear AFRH9
 800054c:	4b12      	ldr	r3, [pc, #72]	@ (8000598 <USART1_Config+0x80>)
 800054e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000550:	4a11      	ldr	r2, [pc, #68]	@ (8000598 <USART1_Config+0x80>)
 8000552:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8000556:	6253      	str	r3, [r2, #36]	@ 0x24
    GPIOA->AFR[1] |=  (0x7 << ((9 - 8) * 4));  // Set AF7 (USART1) for PA9
 8000558:	4b0f      	ldr	r3, [pc, #60]	@ (8000598 <USART1_Config+0x80>)
 800055a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800055c:	4a0e      	ldr	r2, [pc, #56]	@ (8000598 <USART1_Config+0x80>)
 800055e:	f043 0370 	orr.w	r3, r3, #112	@ 0x70
 8000562:	6253      	str	r3, [r2, #36]	@ 0x24

    /* 3. Configure USART1 parameters */
    // Baud rate = fclk / (16 * USARTDIV)
    // Assuming fclk = 16 MHz, USARTDIV = 104.1875 => BRR = 0x683
    USART1->BRR = 0x0683;                     // Set baudrate to 9600
 8000564:	4b0d      	ldr	r3, [pc, #52]	@ (800059c <USART1_Config+0x84>)
 8000566:	f240 6283 	movw	r2, #1667	@ 0x683
 800056a:	609a      	str	r2, [r3, #8]

    USART1->CR1 = 0;                          // Reset CR1
 800056c:	4b0b      	ldr	r3, [pc, #44]	@ (800059c <USART1_Config+0x84>)
 800056e:	2200      	movs	r2, #0
 8000570:	60da      	str	r2, [r3, #12]
    USART1->CR1 |= USART_CR1_TE;             // Enable Transmitter
 8000572:	4b0a      	ldr	r3, [pc, #40]	@ (800059c <USART1_Config+0x84>)
 8000574:	68db      	ldr	r3, [r3, #12]
 8000576:	4a09      	ldr	r2, [pc, #36]	@ (800059c <USART1_Config+0x84>)
 8000578:	f043 0308 	orr.w	r3, r3, #8
 800057c:	60d3      	str	r3, [r2, #12]
    USART1->CR1 |= USART_CR1_UE;             // Enable USART
 800057e:	4b07      	ldr	r3, [pc, #28]	@ (800059c <USART1_Config+0x84>)
 8000580:	68db      	ldr	r3, [r3, #12]
 8000582:	4a06      	ldr	r2, [pc, #24]	@ (800059c <USART1_Config+0x84>)
 8000584:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000588:	60d3      	str	r3, [r2, #12]
}
 800058a:	bf00      	nop
 800058c:	46bd      	mov	sp, r7
 800058e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000592:	4770      	bx	lr
 8000594:	40023800 	.word	0x40023800
 8000598:	40020000 	.word	0x40020000
 800059c:	40011000 	.word	0x40011000

080005a0 <USART1_SendChar>:
/**
 * @brief  Send a single character over USART1.
 * @param  c: character to send
 */
void USART1_SendChar(char c)
{
 80005a0:	b480      	push	{r7}
 80005a2:	b083      	sub	sp, #12
 80005a4:	af00      	add	r7, sp, #0
 80005a6:	4603      	mov	r3, r0
 80005a8:	71fb      	strb	r3, [r7, #7]
    while (!(USART1->SR & USART_SR_TXE));     // Wait until transmit buffer empty
 80005aa:	bf00      	nop
 80005ac:	4b07      	ldr	r3, [pc, #28]	@ (80005cc <USART1_SendChar+0x2c>)
 80005ae:	681b      	ldr	r3, [r3, #0]
 80005b0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80005b4:	2b00      	cmp	r3, #0
 80005b6:	d0f9      	beq.n	80005ac <USART1_SendChar+0xc>
    USART1->DR = c;                           // Send character
 80005b8:	4a04      	ldr	r2, [pc, #16]	@ (80005cc <USART1_SendChar+0x2c>)
 80005ba:	79fb      	ldrb	r3, [r7, #7]
 80005bc:	6053      	str	r3, [r2, #4]
}
 80005be:	bf00      	nop
 80005c0:	370c      	adds	r7, #12
 80005c2:	46bd      	mov	sp, r7
 80005c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005c8:	4770      	bx	lr
 80005ca:	bf00      	nop
 80005cc:	40011000 	.word	0x40011000

080005d0 <USART1_SendString>:
/**
 * @brief  Send a null-terminated string over USART1.
 * @param  str: pointer to string
 */
void USART1_SendString(char* str)
{
 80005d0:	b580      	push	{r7, lr}
 80005d2:	b082      	sub	sp, #8
 80005d4:	af00      	add	r7, sp, #0
 80005d6:	6078      	str	r0, [r7, #4]
    while (*str)
 80005d8:	e006      	b.n	80005e8 <USART1_SendString+0x18>
    {
        USART1_SendChar(*str++);
 80005da:	687b      	ldr	r3, [r7, #4]
 80005dc:	1c5a      	adds	r2, r3, #1
 80005de:	607a      	str	r2, [r7, #4]
 80005e0:	781b      	ldrb	r3, [r3, #0]
 80005e2:	4618      	mov	r0, r3
 80005e4:	f7ff ffdc 	bl	80005a0 <USART1_SendChar>
    while (*str)
 80005e8:	687b      	ldr	r3, [r7, #4]
 80005ea:	781b      	ldrb	r3, [r3, #0]
 80005ec:	2b00      	cmp	r3, #0
 80005ee:	d1f4      	bne.n	80005da <USART1_SendString+0xa>
    }
}
 80005f0:	bf00      	nop
 80005f2:	bf00      	nop
 80005f4:	3708      	adds	r7, #8
 80005f6:	46bd      	mov	sp, r7
 80005f8:	bd80      	pop	{r7, pc}
	...

080005fc <USART1_SendNumber>:
/**
 * @brief  Send an unsigned integer number as ASCII over USART1.
 * @param  num: number to send
 */
void USART1_SendNumber(uint16_t num)
{
 80005fc:	b580      	push	{r7, lr}
 80005fe:	b086      	sub	sp, #24
 8000600:	af00      	add	r7, sp, #0
 8000602:	4603      	mov	r3, r0
 8000604:	80fb      	strh	r3, [r7, #6]
    char buffer[10];
    sprintf(buffer, "%u", num);
 8000606:	88fa      	ldrh	r2, [r7, #6]
 8000608:	f107 030c 	add.w	r3, r7, #12
 800060c:	4906      	ldr	r1, [pc, #24]	@ (8000628 <USART1_SendNumber+0x2c>)
 800060e:	4618      	mov	r0, r3
 8000610:	f000 f932 	bl	8000878 <siprintf>
    USART1_SendString(buffer);
 8000614:	f107 030c 	add.w	r3, r7, #12
 8000618:	4618      	mov	r0, r3
 800061a:	f7ff ffd9 	bl	80005d0 <USART1_SendString>
}
 800061e:	bf00      	nop
 8000620:	3718      	adds	r7, #24
 8000622:	46bd      	mov	sp, r7
 8000624:	bd80      	pop	{r7, pc}
 8000626:	bf00      	nop
 8000628:	080011c0 	.word	0x080011c0

0800062c <main>:
#include <TIM2_PWM.h>
#include <USART1.h>
#include "system_clock.h"

int main(void)
{
 800062c:	b580      	push	{r7, lr}
 800062e:	b082      	sub	sp, #8
 8000630:	af00      	add	r7, sp, #0
    SystemClock_Config();
 8000632:	f000 f8c9 	bl	80007c8 <SystemClock_Config>
    GPIO_Init();
 8000636:	f7ff fe77 	bl	8000328 <GPIO_Init>
    ADC_Init();
 800063a:	f7ff fe21 	bl	8000280 <ADC_Init>
    USART1_Config();
 800063e:	f7ff ff6b 	bl	8000518 <USART1_Config>
    TIM2_Init(1000, 999);
 8000642:	f240 31e7 	movw	r1, #999	@ 0x3e7
 8000646:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800064a:	f7ff ff0b 	bl	8000464 <TIM2_Init>

    while (1)
    {
        uint16_t adc_value = ADC_Read();
 800064e:	f7ff fe4f 	bl	80002f0 <ADC_Read>
 8000652:	4603      	mov	r3, r0
 8000654:	80fb      	strh	r3, [r7, #6]
        USART1_SendString("ADC = ");
 8000656:	4808      	ldr	r0, [pc, #32]	@ (8000678 <main+0x4c>)
 8000658:	f7ff ffba 	bl	80005d0 <USART1_SendString>
        USART1_SendNumber(adc_value);
 800065c:	88fb      	ldrh	r3, [r7, #6]
 800065e:	4618      	mov	r0, r3
 8000660:	f7ff ffcc 	bl	80005fc <USART1_SendNumber>
        USART1_SendString("\r\n");
 8000664:	4805      	ldr	r0, [pc, #20]	@ (800067c <main+0x50>)
 8000666:	f7ff ffb3 	bl	80005d0 <USART1_SendString>
        Motor_Control(adc_value);
 800066a:	88fb      	ldrh	r3, [r7, #6]
 800066c:	4618      	mov	r0, r3
 800066e:	f000 f807 	bl	8000680 <Motor_Control>
    {
 8000672:	bf00      	nop
 8000674:	e7eb      	b.n	800064e <main+0x22>
 8000676:	bf00      	nop
 8000678:	080011c4 	.word	0x080011c4
 800067c:	080011cc 	.word	0x080011cc

08000680 <Motor_Control>:
 *         - Adjust TIM2->CCR2 (PWM duty cycle) to control speed.
 *
 * @param  adc_value: 12-bit ADC value (0 to 4095)
 */
void Motor_Control(uint16_t adc_value)
{
 8000680:	b480      	push	{r7}
 8000682:	b083      	sub	sp, #12
 8000684:	af00      	add	r7, sp, #0
 8000686:	4603      	mov	r3, r0
 8000688:	80fb      	strh	r3, [r7, #6]
    /* Clear PA3, PA4, PA5 (motor control pins) */
    GPIOA->BSRR = (1U << (3 + 16)) | (1U << (4 + 16)) | (1U << (5 + 16));
 800068a:	4b1b      	ldr	r3, [pc, #108]	@ (80006f8 <Motor_Control+0x78>)
 800068c:	f44f 1260 	mov.w	r2, #3670016	@ 0x380000
 8000690:	619a      	str	r2, [r3, #24]

    if (adc_value < 1365) // < 1/3 Vref (~1.1V)
 8000692:	88fb      	ldrh	r3, [r7, #6]
 8000694:	f240 5254 	movw	r2, #1364	@ 0x554
 8000698:	4293      	cmp	r3, r2
 800069a:	d80a      	bhi.n	80006b2 <Motor_Control+0x32>
    {
        // Forward direction (PA3 = 1, PA4/PA5 = 0)
        GPIOA->BSRR |= (1U << 3);  // Set PA3
 800069c:	4b16      	ldr	r3, [pc, #88]	@ (80006f8 <Motor_Control+0x78>)
 800069e:	699b      	ldr	r3, [r3, #24]
 80006a0:	4a15      	ldr	r2, [pc, #84]	@ (80006f8 <Motor_Control+0x78>)
 80006a2:	f043 0308 	orr.w	r3, r3, #8
 80006a6:	6193      	str	r3, [r2, #24]
        TIM2->CCR2 = 250;          // Set PWM duty cycle (low speed)
 80006a8:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80006ac:	22fa      	movs	r2, #250	@ 0xfa
 80006ae:	639a      	str	r2, [r3, #56]	@ 0x38
    {
        // Reverse direction (PA5 = 1, PA3/PA4 = 0)
        GPIOA->BSRR |= (1U << 5);  // Set PA5
        TIM2->CCR2 = 750;          // High speed
    }
}
 80006b0:	e01b      	b.n	80006ea <Motor_Control+0x6a>
    else if (adc_value < 2730) // 1/3 to 2/3 Vref (~1.1V - ~2.2V)
 80006b2:	88fb      	ldrh	r3, [r7, #6]
 80006b4:	f640 22a9 	movw	r2, #2729	@ 0xaa9
 80006b8:	4293      	cmp	r3, r2
 80006ba:	d80b      	bhi.n	80006d4 <Motor_Control+0x54>
        GPIOA->BSRR |= (1U << 4);  // Set PA4
 80006bc:	4b0e      	ldr	r3, [pc, #56]	@ (80006f8 <Motor_Control+0x78>)
 80006be:	699b      	ldr	r3, [r3, #24]
 80006c0:	4a0d      	ldr	r2, [pc, #52]	@ (80006f8 <Motor_Control+0x78>)
 80006c2:	f043 0310 	orr.w	r3, r3, #16
 80006c6:	6193      	str	r3, [r2, #24]
        TIM2->CCR2 = 500;          // Medium speed (can be used for braking or idle)
 80006c8:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80006cc:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 80006d0:	639a      	str	r2, [r3, #56]	@ 0x38
}
 80006d2:	e00a      	b.n	80006ea <Motor_Control+0x6a>
        GPIOA->BSRR |= (1U << 5);  // Set PA5
 80006d4:	4b08      	ldr	r3, [pc, #32]	@ (80006f8 <Motor_Control+0x78>)
 80006d6:	699b      	ldr	r3, [r3, #24]
 80006d8:	4a07      	ldr	r2, [pc, #28]	@ (80006f8 <Motor_Control+0x78>)
 80006da:	f043 0320 	orr.w	r3, r3, #32
 80006de:	6193      	str	r3, [r2, #24]
        TIM2->CCR2 = 750;          // High speed
 80006e0:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80006e4:	f240 22ee 	movw	r2, #750	@ 0x2ee
 80006e8:	639a      	str	r2, [r3, #56]	@ 0x38
}
 80006ea:	bf00      	nop
 80006ec:	370c      	adds	r7, #12
 80006ee:	46bd      	mov	sp, r7
 80006f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006f4:	4770      	bx	lr
 80006f6:	bf00      	nop
 80006f8:	40020000 	.word	0x40020000

080006fc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80006fc:	b480      	push	{r7}
 80006fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000700:	bf00      	nop
 8000702:	e7fd      	b.n	8000700 <NMI_Handler+0x4>

08000704 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000704:	b480      	push	{r7}
 8000706:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000708:	bf00      	nop
 800070a:	e7fd      	b.n	8000708 <HardFault_Handler+0x4>

0800070c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800070c:	b480      	push	{r7}
 800070e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000710:	bf00      	nop
 8000712:	e7fd      	b.n	8000710 <MemManage_Handler+0x4>

08000714 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000714:	b480      	push	{r7}
 8000716:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000718:	bf00      	nop
 800071a:	e7fd      	b.n	8000718 <BusFault_Handler+0x4>

0800071c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800071c:	b480      	push	{r7}
 800071e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000720:	bf00      	nop
 8000722:	e7fd      	b.n	8000720 <UsageFault_Handler+0x4>

08000724 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000724:	b480      	push	{r7}
 8000726:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000728:	bf00      	nop
 800072a:	46bd      	mov	sp, r7
 800072c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000730:	4770      	bx	lr

08000732 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000732:	b480      	push	{r7}
 8000734:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000736:	bf00      	nop
 8000738:	46bd      	mov	sp, r7
 800073a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800073e:	4770      	bx	lr

08000740 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000740:	b480      	push	{r7}
 8000742:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000744:	bf00      	nop
 8000746:	46bd      	mov	sp, r7
 8000748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800074c:	4770      	bx	lr

0800074e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800074e:	b580      	push	{r7, lr}
 8000750:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000752:	f000 f87d 	bl	8000850 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000756:	bf00      	nop
 8000758:	bd80      	pop	{r7, pc}
	...

0800075c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800075c:	b580      	push	{r7, lr}
 800075e:	b086      	sub	sp, #24
 8000760:	af00      	add	r7, sp, #0
 8000762:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000764:	4a14      	ldr	r2, [pc, #80]	@ (80007b8 <_sbrk+0x5c>)
 8000766:	4b15      	ldr	r3, [pc, #84]	@ (80007bc <_sbrk+0x60>)
 8000768:	1ad3      	subs	r3, r2, r3
 800076a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800076c:	697b      	ldr	r3, [r7, #20]
 800076e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000770:	4b13      	ldr	r3, [pc, #76]	@ (80007c0 <_sbrk+0x64>)
 8000772:	681b      	ldr	r3, [r3, #0]
 8000774:	2b00      	cmp	r3, #0
 8000776:	d102      	bne.n	800077e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000778:	4b11      	ldr	r3, [pc, #68]	@ (80007c0 <_sbrk+0x64>)
 800077a:	4a12      	ldr	r2, [pc, #72]	@ (80007c4 <_sbrk+0x68>)
 800077c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800077e:	4b10      	ldr	r3, [pc, #64]	@ (80007c0 <_sbrk+0x64>)
 8000780:	681a      	ldr	r2, [r3, #0]
 8000782:	687b      	ldr	r3, [r7, #4]
 8000784:	4413      	add	r3, r2
 8000786:	693a      	ldr	r2, [r7, #16]
 8000788:	429a      	cmp	r2, r3
 800078a:	d207      	bcs.n	800079c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800078c:	f000 f896 	bl	80008bc <__errno>
 8000790:	4603      	mov	r3, r0
 8000792:	220c      	movs	r2, #12
 8000794:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000796:	f04f 33ff 	mov.w	r3, #4294967295
 800079a:	e009      	b.n	80007b0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800079c:	4b08      	ldr	r3, [pc, #32]	@ (80007c0 <_sbrk+0x64>)
 800079e:	681b      	ldr	r3, [r3, #0]
 80007a0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80007a2:	4b07      	ldr	r3, [pc, #28]	@ (80007c0 <_sbrk+0x64>)
 80007a4:	681a      	ldr	r2, [r3, #0]
 80007a6:	687b      	ldr	r3, [r7, #4]
 80007a8:	4413      	add	r3, r2
 80007aa:	4a05      	ldr	r2, [pc, #20]	@ (80007c0 <_sbrk+0x64>)
 80007ac:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80007ae:	68fb      	ldr	r3, [r7, #12]
}
 80007b0:	4618      	mov	r0, r3
 80007b2:	3718      	adds	r7, #24
 80007b4:	46bd      	mov	sp, r7
 80007b6:	bd80      	pop	{r7, pc}
 80007b8:	20010000 	.word	0x20010000
 80007bc:	00000400 	.word	0x00000400
 80007c0:	20000070 	.word	0x20000070
 80007c4:	200001c0 	.word	0x200001c0

080007c8 <SystemClock_Config>:
#include "system_clock.h"

void SystemClock_Config(void)
{
 80007c8:	b480      	push	{r7}
 80007ca:	af00      	add	r7, sp, #0
    // Clock system assumed to be configured to 16MHz
}
 80007cc:	bf00      	nop
 80007ce:	46bd      	mov	sp, r7
 80007d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007d4:	4770      	bx	lr
	...

080007d8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80007d8:	b480      	push	{r7}
 80007da:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80007dc:	4b06      	ldr	r3, [pc, #24]	@ (80007f8 <SystemInit+0x20>)
 80007de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80007e2:	4a05      	ldr	r2, [pc, #20]	@ (80007f8 <SystemInit+0x20>)
 80007e4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80007e8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80007ec:	bf00      	nop
 80007ee:	46bd      	mov	sp, r7
 80007f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007f4:	4770      	bx	lr
 80007f6:	bf00      	nop
 80007f8:	e000ed00 	.word	0xe000ed00

080007fc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80007fc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000834 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000800:	f7ff ffea 	bl	80007d8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000804:	480c      	ldr	r0, [pc, #48]	@ (8000838 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000806:	490d      	ldr	r1, [pc, #52]	@ (800083c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000808:	4a0d      	ldr	r2, [pc, #52]	@ (8000840 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800080a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800080c:	e002      	b.n	8000814 <LoopCopyDataInit>

0800080e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800080e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000810:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000812:	3304      	adds	r3, #4

08000814 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000814:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000816:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000818:	d3f9      	bcc.n	800080e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800081a:	4a0a      	ldr	r2, [pc, #40]	@ (8000844 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800081c:	4c0a      	ldr	r4, [pc, #40]	@ (8000848 <LoopFillZerobss+0x22>)
  movs r3, #0
 800081e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000820:	e001      	b.n	8000826 <LoopFillZerobss>

08000822 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000822:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000824:	3204      	adds	r2, #4

08000826 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000826:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000828:	d3fb      	bcc.n	8000822 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800082a:	f000 f84d 	bl	80008c8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800082e:	f7ff fefd 	bl	800062c <main>
  bx  lr    
 8000832:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000834:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8000838:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800083c:	20000054 	.word	0x20000054
  ldr r2, =_sidata
 8000840:	08001214 	.word	0x08001214
  ldr r2, =_sbss
 8000844:	20000054 	.word	0x20000054
  ldr r4, =_ebss
 8000848:	200001c0 	.word	0x200001c0

0800084c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800084c:	e7fe      	b.n	800084c <ADC_IRQHandler>
	...

08000850 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000850:	b480      	push	{r7}
 8000852:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000854:	4b06      	ldr	r3, [pc, #24]	@ (8000870 <HAL_IncTick+0x20>)
 8000856:	781b      	ldrb	r3, [r3, #0]
 8000858:	461a      	mov	r2, r3
 800085a:	4b06      	ldr	r3, [pc, #24]	@ (8000874 <HAL_IncTick+0x24>)
 800085c:	681b      	ldr	r3, [r3, #0]
 800085e:	4413      	add	r3, r2
 8000860:	4a04      	ldr	r2, [pc, #16]	@ (8000874 <HAL_IncTick+0x24>)
 8000862:	6013      	str	r3, [r2, #0]
}
 8000864:	bf00      	nop
 8000866:	46bd      	mov	sp, r7
 8000868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800086c:	4770      	bx	lr
 800086e:	bf00      	nop
 8000870:	20000000 	.word	0x20000000
 8000874:	20000074 	.word	0x20000074

08000878 <siprintf>:
 8000878:	b40e      	push	{r1, r2, r3}
 800087a:	b510      	push	{r4, lr}
 800087c:	b09d      	sub	sp, #116	@ 0x74
 800087e:	ab1f      	add	r3, sp, #124	@ 0x7c
 8000880:	9002      	str	r0, [sp, #8]
 8000882:	9006      	str	r0, [sp, #24]
 8000884:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8000888:	480a      	ldr	r0, [pc, #40]	@ (80008b4 <siprintf+0x3c>)
 800088a:	9107      	str	r1, [sp, #28]
 800088c:	9104      	str	r1, [sp, #16]
 800088e:	490a      	ldr	r1, [pc, #40]	@ (80008b8 <siprintf+0x40>)
 8000890:	f853 2b04 	ldr.w	r2, [r3], #4
 8000894:	9105      	str	r1, [sp, #20]
 8000896:	2400      	movs	r4, #0
 8000898:	a902      	add	r1, sp, #8
 800089a:	6800      	ldr	r0, [r0, #0]
 800089c:	9301      	str	r3, [sp, #4]
 800089e:	941b      	str	r4, [sp, #108]	@ 0x6c
 80008a0:	f000 f98c 	bl	8000bbc <_svfiprintf_r>
 80008a4:	9b02      	ldr	r3, [sp, #8]
 80008a6:	701c      	strb	r4, [r3, #0]
 80008a8:	b01d      	add	sp, #116	@ 0x74
 80008aa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80008ae:	b003      	add	sp, #12
 80008b0:	4770      	bx	lr
 80008b2:	bf00      	nop
 80008b4:	20000004 	.word	0x20000004
 80008b8:	ffff0208 	.word	0xffff0208

080008bc <__errno>:
 80008bc:	4b01      	ldr	r3, [pc, #4]	@ (80008c4 <__errno+0x8>)
 80008be:	6818      	ldr	r0, [r3, #0]
 80008c0:	4770      	bx	lr
 80008c2:	bf00      	nop
 80008c4:	20000004 	.word	0x20000004

080008c8 <__libc_init_array>:
 80008c8:	b570      	push	{r4, r5, r6, lr}
 80008ca:	4d0d      	ldr	r5, [pc, #52]	@ (8000900 <__libc_init_array+0x38>)
 80008cc:	4c0d      	ldr	r4, [pc, #52]	@ (8000904 <__libc_init_array+0x3c>)
 80008ce:	1b64      	subs	r4, r4, r5
 80008d0:	10a4      	asrs	r4, r4, #2
 80008d2:	2600      	movs	r6, #0
 80008d4:	42a6      	cmp	r6, r4
 80008d6:	d109      	bne.n	80008ec <__libc_init_array+0x24>
 80008d8:	4d0b      	ldr	r5, [pc, #44]	@ (8000908 <__libc_init_array+0x40>)
 80008da:	4c0c      	ldr	r4, [pc, #48]	@ (800090c <__libc_init_array+0x44>)
 80008dc:	f000 fc64 	bl	80011a8 <_init>
 80008e0:	1b64      	subs	r4, r4, r5
 80008e2:	10a4      	asrs	r4, r4, #2
 80008e4:	2600      	movs	r6, #0
 80008e6:	42a6      	cmp	r6, r4
 80008e8:	d105      	bne.n	80008f6 <__libc_init_array+0x2e>
 80008ea:	bd70      	pop	{r4, r5, r6, pc}
 80008ec:	f855 3b04 	ldr.w	r3, [r5], #4
 80008f0:	4798      	blx	r3
 80008f2:	3601      	adds	r6, #1
 80008f4:	e7ee      	b.n	80008d4 <__libc_init_array+0xc>
 80008f6:	f855 3b04 	ldr.w	r3, [r5], #4
 80008fa:	4798      	blx	r3
 80008fc:	3601      	adds	r6, #1
 80008fe:	e7f2      	b.n	80008e6 <__libc_init_array+0x1e>
 8000900:	0800120c 	.word	0x0800120c
 8000904:	0800120c 	.word	0x0800120c
 8000908:	0800120c 	.word	0x0800120c
 800090c:	08001210 	.word	0x08001210

08000910 <__retarget_lock_acquire_recursive>:
 8000910:	4770      	bx	lr

08000912 <__retarget_lock_release_recursive>:
 8000912:	4770      	bx	lr

08000914 <_free_r>:
 8000914:	b538      	push	{r3, r4, r5, lr}
 8000916:	4605      	mov	r5, r0
 8000918:	2900      	cmp	r1, #0
 800091a:	d041      	beq.n	80009a0 <_free_r+0x8c>
 800091c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8000920:	1f0c      	subs	r4, r1, #4
 8000922:	2b00      	cmp	r3, #0
 8000924:	bfb8      	it	lt
 8000926:	18e4      	addlt	r4, r4, r3
 8000928:	f000 f8e0 	bl	8000aec <__malloc_lock>
 800092c:	4a1d      	ldr	r2, [pc, #116]	@ (80009a4 <_free_r+0x90>)
 800092e:	6813      	ldr	r3, [r2, #0]
 8000930:	b933      	cbnz	r3, 8000940 <_free_r+0x2c>
 8000932:	6063      	str	r3, [r4, #4]
 8000934:	6014      	str	r4, [r2, #0]
 8000936:	4628      	mov	r0, r5
 8000938:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800093c:	f000 b8dc 	b.w	8000af8 <__malloc_unlock>
 8000940:	42a3      	cmp	r3, r4
 8000942:	d908      	bls.n	8000956 <_free_r+0x42>
 8000944:	6820      	ldr	r0, [r4, #0]
 8000946:	1821      	adds	r1, r4, r0
 8000948:	428b      	cmp	r3, r1
 800094a:	bf01      	itttt	eq
 800094c:	6819      	ldreq	r1, [r3, #0]
 800094e:	685b      	ldreq	r3, [r3, #4]
 8000950:	1809      	addeq	r1, r1, r0
 8000952:	6021      	streq	r1, [r4, #0]
 8000954:	e7ed      	b.n	8000932 <_free_r+0x1e>
 8000956:	461a      	mov	r2, r3
 8000958:	685b      	ldr	r3, [r3, #4]
 800095a:	b10b      	cbz	r3, 8000960 <_free_r+0x4c>
 800095c:	42a3      	cmp	r3, r4
 800095e:	d9fa      	bls.n	8000956 <_free_r+0x42>
 8000960:	6811      	ldr	r1, [r2, #0]
 8000962:	1850      	adds	r0, r2, r1
 8000964:	42a0      	cmp	r0, r4
 8000966:	d10b      	bne.n	8000980 <_free_r+0x6c>
 8000968:	6820      	ldr	r0, [r4, #0]
 800096a:	4401      	add	r1, r0
 800096c:	1850      	adds	r0, r2, r1
 800096e:	4283      	cmp	r3, r0
 8000970:	6011      	str	r1, [r2, #0]
 8000972:	d1e0      	bne.n	8000936 <_free_r+0x22>
 8000974:	6818      	ldr	r0, [r3, #0]
 8000976:	685b      	ldr	r3, [r3, #4]
 8000978:	6053      	str	r3, [r2, #4]
 800097a:	4408      	add	r0, r1
 800097c:	6010      	str	r0, [r2, #0]
 800097e:	e7da      	b.n	8000936 <_free_r+0x22>
 8000980:	d902      	bls.n	8000988 <_free_r+0x74>
 8000982:	230c      	movs	r3, #12
 8000984:	602b      	str	r3, [r5, #0]
 8000986:	e7d6      	b.n	8000936 <_free_r+0x22>
 8000988:	6820      	ldr	r0, [r4, #0]
 800098a:	1821      	adds	r1, r4, r0
 800098c:	428b      	cmp	r3, r1
 800098e:	bf04      	itt	eq
 8000990:	6819      	ldreq	r1, [r3, #0]
 8000992:	685b      	ldreq	r3, [r3, #4]
 8000994:	6063      	str	r3, [r4, #4]
 8000996:	bf04      	itt	eq
 8000998:	1809      	addeq	r1, r1, r0
 800099a:	6021      	streq	r1, [r4, #0]
 800099c:	6054      	str	r4, [r2, #4]
 800099e:	e7ca      	b.n	8000936 <_free_r+0x22>
 80009a0:	bd38      	pop	{r3, r4, r5, pc}
 80009a2:	bf00      	nop
 80009a4:	200001bc 	.word	0x200001bc

080009a8 <sbrk_aligned>:
 80009a8:	b570      	push	{r4, r5, r6, lr}
 80009aa:	4e0f      	ldr	r6, [pc, #60]	@ (80009e8 <sbrk_aligned+0x40>)
 80009ac:	460c      	mov	r4, r1
 80009ae:	6831      	ldr	r1, [r6, #0]
 80009b0:	4605      	mov	r5, r0
 80009b2:	b911      	cbnz	r1, 80009ba <sbrk_aligned+0x12>
 80009b4:	f000 fba4 	bl	8001100 <_sbrk_r>
 80009b8:	6030      	str	r0, [r6, #0]
 80009ba:	4621      	mov	r1, r4
 80009bc:	4628      	mov	r0, r5
 80009be:	f000 fb9f 	bl	8001100 <_sbrk_r>
 80009c2:	1c43      	adds	r3, r0, #1
 80009c4:	d103      	bne.n	80009ce <sbrk_aligned+0x26>
 80009c6:	f04f 34ff 	mov.w	r4, #4294967295
 80009ca:	4620      	mov	r0, r4
 80009cc:	bd70      	pop	{r4, r5, r6, pc}
 80009ce:	1cc4      	adds	r4, r0, #3
 80009d0:	f024 0403 	bic.w	r4, r4, #3
 80009d4:	42a0      	cmp	r0, r4
 80009d6:	d0f8      	beq.n	80009ca <sbrk_aligned+0x22>
 80009d8:	1a21      	subs	r1, r4, r0
 80009da:	4628      	mov	r0, r5
 80009dc:	f000 fb90 	bl	8001100 <_sbrk_r>
 80009e0:	3001      	adds	r0, #1
 80009e2:	d1f2      	bne.n	80009ca <sbrk_aligned+0x22>
 80009e4:	e7ef      	b.n	80009c6 <sbrk_aligned+0x1e>
 80009e6:	bf00      	nop
 80009e8:	200001b8 	.word	0x200001b8

080009ec <_malloc_r>:
 80009ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80009f0:	1ccd      	adds	r5, r1, #3
 80009f2:	f025 0503 	bic.w	r5, r5, #3
 80009f6:	3508      	adds	r5, #8
 80009f8:	2d0c      	cmp	r5, #12
 80009fa:	bf38      	it	cc
 80009fc:	250c      	movcc	r5, #12
 80009fe:	2d00      	cmp	r5, #0
 8000a00:	4606      	mov	r6, r0
 8000a02:	db01      	blt.n	8000a08 <_malloc_r+0x1c>
 8000a04:	42a9      	cmp	r1, r5
 8000a06:	d904      	bls.n	8000a12 <_malloc_r+0x26>
 8000a08:	230c      	movs	r3, #12
 8000a0a:	6033      	str	r3, [r6, #0]
 8000a0c:	2000      	movs	r0, #0
 8000a0e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8000a12:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8000ae8 <_malloc_r+0xfc>
 8000a16:	f000 f869 	bl	8000aec <__malloc_lock>
 8000a1a:	f8d8 3000 	ldr.w	r3, [r8]
 8000a1e:	461c      	mov	r4, r3
 8000a20:	bb44      	cbnz	r4, 8000a74 <_malloc_r+0x88>
 8000a22:	4629      	mov	r1, r5
 8000a24:	4630      	mov	r0, r6
 8000a26:	f7ff ffbf 	bl	80009a8 <sbrk_aligned>
 8000a2a:	1c43      	adds	r3, r0, #1
 8000a2c:	4604      	mov	r4, r0
 8000a2e:	d158      	bne.n	8000ae2 <_malloc_r+0xf6>
 8000a30:	f8d8 4000 	ldr.w	r4, [r8]
 8000a34:	4627      	mov	r7, r4
 8000a36:	2f00      	cmp	r7, #0
 8000a38:	d143      	bne.n	8000ac2 <_malloc_r+0xd6>
 8000a3a:	2c00      	cmp	r4, #0
 8000a3c:	d04b      	beq.n	8000ad6 <_malloc_r+0xea>
 8000a3e:	6823      	ldr	r3, [r4, #0]
 8000a40:	4639      	mov	r1, r7
 8000a42:	4630      	mov	r0, r6
 8000a44:	eb04 0903 	add.w	r9, r4, r3
 8000a48:	f000 fb5a 	bl	8001100 <_sbrk_r>
 8000a4c:	4581      	cmp	r9, r0
 8000a4e:	d142      	bne.n	8000ad6 <_malloc_r+0xea>
 8000a50:	6821      	ldr	r1, [r4, #0]
 8000a52:	1a6d      	subs	r5, r5, r1
 8000a54:	4629      	mov	r1, r5
 8000a56:	4630      	mov	r0, r6
 8000a58:	f7ff ffa6 	bl	80009a8 <sbrk_aligned>
 8000a5c:	3001      	adds	r0, #1
 8000a5e:	d03a      	beq.n	8000ad6 <_malloc_r+0xea>
 8000a60:	6823      	ldr	r3, [r4, #0]
 8000a62:	442b      	add	r3, r5
 8000a64:	6023      	str	r3, [r4, #0]
 8000a66:	f8d8 3000 	ldr.w	r3, [r8]
 8000a6a:	685a      	ldr	r2, [r3, #4]
 8000a6c:	bb62      	cbnz	r2, 8000ac8 <_malloc_r+0xdc>
 8000a6e:	f8c8 7000 	str.w	r7, [r8]
 8000a72:	e00f      	b.n	8000a94 <_malloc_r+0xa8>
 8000a74:	6822      	ldr	r2, [r4, #0]
 8000a76:	1b52      	subs	r2, r2, r5
 8000a78:	d420      	bmi.n	8000abc <_malloc_r+0xd0>
 8000a7a:	2a0b      	cmp	r2, #11
 8000a7c:	d917      	bls.n	8000aae <_malloc_r+0xc2>
 8000a7e:	1961      	adds	r1, r4, r5
 8000a80:	42a3      	cmp	r3, r4
 8000a82:	6025      	str	r5, [r4, #0]
 8000a84:	bf18      	it	ne
 8000a86:	6059      	strne	r1, [r3, #4]
 8000a88:	6863      	ldr	r3, [r4, #4]
 8000a8a:	bf08      	it	eq
 8000a8c:	f8c8 1000 	streq.w	r1, [r8]
 8000a90:	5162      	str	r2, [r4, r5]
 8000a92:	604b      	str	r3, [r1, #4]
 8000a94:	4630      	mov	r0, r6
 8000a96:	f000 f82f 	bl	8000af8 <__malloc_unlock>
 8000a9a:	f104 000b 	add.w	r0, r4, #11
 8000a9e:	1d23      	adds	r3, r4, #4
 8000aa0:	f020 0007 	bic.w	r0, r0, #7
 8000aa4:	1ac2      	subs	r2, r0, r3
 8000aa6:	bf1c      	itt	ne
 8000aa8:	1a1b      	subne	r3, r3, r0
 8000aaa:	50a3      	strne	r3, [r4, r2]
 8000aac:	e7af      	b.n	8000a0e <_malloc_r+0x22>
 8000aae:	6862      	ldr	r2, [r4, #4]
 8000ab0:	42a3      	cmp	r3, r4
 8000ab2:	bf0c      	ite	eq
 8000ab4:	f8c8 2000 	streq.w	r2, [r8]
 8000ab8:	605a      	strne	r2, [r3, #4]
 8000aba:	e7eb      	b.n	8000a94 <_malloc_r+0xa8>
 8000abc:	4623      	mov	r3, r4
 8000abe:	6864      	ldr	r4, [r4, #4]
 8000ac0:	e7ae      	b.n	8000a20 <_malloc_r+0x34>
 8000ac2:	463c      	mov	r4, r7
 8000ac4:	687f      	ldr	r7, [r7, #4]
 8000ac6:	e7b6      	b.n	8000a36 <_malloc_r+0x4a>
 8000ac8:	461a      	mov	r2, r3
 8000aca:	685b      	ldr	r3, [r3, #4]
 8000acc:	42a3      	cmp	r3, r4
 8000ace:	d1fb      	bne.n	8000ac8 <_malloc_r+0xdc>
 8000ad0:	2300      	movs	r3, #0
 8000ad2:	6053      	str	r3, [r2, #4]
 8000ad4:	e7de      	b.n	8000a94 <_malloc_r+0xa8>
 8000ad6:	230c      	movs	r3, #12
 8000ad8:	6033      	str	r3, [r6, #0]
 8000ada:	4630      	mov	r0, r6
 8000adc:	f000 f80c 	bl	8000af8 <__malloc_unlock>
 8000ae0:	e794      	b.n	8000a0c <_malloc_r+0x20>
 8000ae2:	6005      	str	r5, [r0, #0]
 8000ae4:	e7d6      	b.n	8000a94 <_malloc_r+0xa8>
 8000ae6:	bf00      	nop
 8000ae8:	200001bc 	.word	0x200001bc

08000aec <__malloc_lock>:
 8000aec:	4801      	ldr	r0, [pc, #4]	@ (8000af4 <__malloc_lock+0x8>)
 8000aee:	f7ff bf0f 	b.w	8000910 <__retarget_lock_acquire_recursive>
 8000af2:	bf00      	nop
 8000af4:	200001b4 	.word	0x200001b4

08000af8 <__malloc_unlock>:
 8000af8:	4801      	ldr	r0, [pc, #4]	@ (8000b00 <__malloc_unlock+0x8>)
 8000afa:	f7ff bf0a 	b.w	8000912 <__retarget_lock_release_recursive>
 8000afe:	bf00      	nop
 8000b00:	200001b4 	.word	0x200001b4

08000b04 <__ssputs_r>:
 8000b04:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b08:	688e      	ldr	r6, [r1, #8]
 8000b0a:	461f      	mov	r7, r3
 8000b0c:	42be      	cmp	r6, r7
 8000b0e:	680b      	ldr	r3, [r1, #0]
 8000b10:	4682      	mov	sl, r0
 8000b12:	460c      	mov	r4, r1
 8000b14:	4690      	mov	r8, r2
 8000b16:	d82d      	bhi.n	8000b74 <__ssputs_r+0x70>
 8000b18:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8000b1c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8000b20:	d026      	beq.n	8000b70 <__ssputs_r+0x6c>
 8000b22:	6965      	ldr	r5, [r4, #20]
 8000b24:	6909      	ldr	r1, [r1, #16]
 8000b26:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8000b2a:	eba3 0901 	sub.w	r9, r3, r1
 8000b2e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8000b32:	1c7b      	adds	r3, r7, #1
 8000b34:	444b      	add	r3, r9
 8000b36:	106d      	asrs	r5, r5, #1
 8000b38:	429d      	cmp	r5, r3
 8000b3a:	bf38      	it	cc
 8000b3c:	461d      	movcc	r5, r3
 8000b3e:	0553      	lsls	r3, r2, #21
 8000b40:	d527      	bpl.n	8000b92 <__ssputs_r+0x8e>
 8000b42:	4629      	mov	r1, r5
 8000b44:	f7ff ff52 	bl	80009ec <_malloc_r>
 8000b48:	4606      	mov	r6, r0
 8000b4a:	b360      	cbz	r0, 8000ba6 <__ssputs_r+0xa2>
 8000b4c:	6921      	ldr	r1, [r4, #16]
 8000b4e:	464a      	mov	r2, r9
 8000b50:	f000 fae6 	bl	8001120 <memcpy>
 8000b54:	89a3      	ldrh	r3, [r4, #12]
 8000b56:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8000b5a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000b5e:	81a3      	strh	r3, [r4, #12]
 8000b60:	6126      	str	r6, [r4, #16]
 8000b62:	6165      	str	r5, [r4, #20]
 8000b64:	444e      	add	r6, r9
 8000b66:	eba5 0509 	sub.w	r5, r5, r9
 8000b6a:	6026      	str	r6, [r4, #0]
 8000b6c:	60a5      	str	r5, [r4, #8]
 8000b6e:	463e      	mov	r6, r7
 8000b70:	42be      	cmp	r6, r7
 8000b72:	d900      	bls.n	8000b76 <__ssputs_r+0x72>
 8000b74:	463e      	mov	r6, r7
 8000b76:	6820      	ldr	r0, [r4, #0]
 8000b78:	4632      	mov	r2, r6
 8000b7a:	4641      	mov	r1, r8
 8000b7c:	f000 faa6 	bl	80010cc <memmove>
 8000b80:	68a3      	ldr	r3, [r4, #8]
 8000b82:	1b9b      	subs	r3, r3, r6
 8000b84:	60a3      	str	r3, [r4, #8]
 8000b86:	6823      	ldr	r3, [r4, #0]
 8000b88:	4433      	add	r3, r6
 8000b8a:	6023      	str	r3, [r4, #0]
 8000b8c:	2000      	movs	r0, #0
 8000b8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b92:	462a      	mov	r2, r5
 8000b94:	f000 fad2 	bl	800113c <_realloc_r>
 8000b98:	4606      	mov	r6, r0
 8000b9a:	2800      	cmp	r0, #0
 8000b9c:	d1e0      	bne.n	8000b60 <__ssputs_r+0x5c>
 8000b9e:	6921      	ldr	r1, [r4, #16]
 8000ba0:	4650      	mov	r0, sl
 8000ba2:	f7ff feb7 	bl	8000914 <_free_r>
 8000ba6:	230c      	movs	r3, #12
 8000ba8:	f8ca 3000 	str.w	r3, [sl]
 8000bac:	89a3      	ldrh	r3, [r4, #12]
 8000bae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000bb2:	81a3      	strh	r3, [r4, #12]
 8000bb4:	f04f 30ff 	mov.w	r0, #4294967295
 8000bb8:	e7e9      	b.n	8000b8e <__ssputs_r+0x8a>
	...

08000bbc <_svfiprintf_r>:
 8000bbc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000bc0:	4698      	mov	r8, r3
 8000bc2:	898b      	ldrh	r3, [r1, #12]
 8000bc4:	061b      	lsls	r3, r3, #24
 8000bc6:	b09d      	sub	sp, #116	@ 0x74
 8000bc8:	4607      	mov	r7, r0
 8000bca:	460d      	mov	r5, r1
 8000bcc:	4614      	mov	r4, r2
 8000bce:	d510      	bpl.n	8000bf2 <_svfiprintf_r+0x36>
 8000bd0:	690b      	ldr	r3, [r1, #16]
 8000bd2:	b973      	cbnz	r3, 8000bf2 <_svfiprintf_r+0x36>
 8000bd4:	2140      	movs	r1, #64	@ 0x40
 8000bd6:	f7ff ff09 	bl	80009ec <_malloc_r>
 8000bda:	6028      	str	r0, [r5, #0]
 8000bdc:	6128      	str	r0, [r5, #16]
 8000bde:	b930      	cbnz	r0, 8000bee <_svfiprintf_r+0x32>
 8000be0:	230c      	movs	r3, #12
 8000be2:	603b      	str	r3, [r7, #0]
 8000be4:	f04f 30ff 	mov.w	r0, #4294967295
 8000be8:	b01d      	add	sp, #116	@ 0x74
 8000bea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000bee:	2340      	movs	r3, #64	@ 0x40
 8000bf0:	616b      	str	r3, [r5, #20]
 8000bf2:	2300      	movs	r3, #0
 8000bf4:	9309      	str	r3, [sp, #36]	@ 0x24
 8000bf6:	2320      	movs	r3, #32
 8000bf8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8000bfc:	f8cd 800c 	str.w	r8, [sp, #12]
 8000c00:	2330      	movs	r3, #48	@ 0x30
 8000c02:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8000da0 <_svfiprintf_r+0x1e4>
 8000c06:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8000c0a:	f04f 0901 	mov.w	r9, #1
 8000c0e:	4623      	mov	r3, r4
 8000c10:	469a      	mov	sl, r3
 8000c12:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000c16:	b10a      	cbz	r2, 8000c1c <_svfiprintf_r+0x60>
 8000c18:	2a25      	cmp	r2, #37	@ 0x25
 8000c1a:	d1f9      	bne.n	8000c10 <_svfiprintf_r+0x54>
 8000c1c:	ebba 0b04 	subs.w	fp, sl, r4
 8000c20:	d00b      	beq.n	8000c3a <_svfiprintf_r+0x7e>
 8000c22:	465b      	mov	r3, fp
 8000c24:	4622      	mov	r2, r4
 8000c26:	4629      	mov	r1, r5
 8000c28:	4638      	mov	r0, r7
 8000c2a:	f7ff ff6b 	bl	8000b04 <__ssputs_r>
 8000c2e:	3001      	adds	r0, #1
 8000c30:	f000 80a7 	beq.w	8000d82 <_svfiprintf_r+0x1c6>
 8000c34:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8000c36:	445a      	add	r2, fp
 8000c38:	9209      	str	r2, [sp, #36]	@ 0x24
 8000c3a:	f89a 3000 	ldrb.w	r3, [sl]
 8000c3e:	2b00      	cmp	r3, #0
 8000c40:	f000 809f 	beq.w	8000d82 <_svfiprintf_r+0x1c6>
 8000c44:	2300      	movs	r3, #0
 8000c46:	f04f 32ff 	mov.w	r2, #4294967295
 8000c4a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8000c4e:	f10a 0a01 	add.w	sl, sl, #1
 8000c52:	9304      	str	r3, [sp, #16]
 8000c54:	9307      	str	r3, [sp, #28]
 8000c56:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8000c5a:	931a      	str	r3, [sp, #104]	@ 0x68
 8000c5c:	4654      	mov	r4, sl
 8000c5e:	2205      	movs	r2, #5
 8000c60:	f814 1b01 	ldrb.w	r1, [r4], #1
 8000c64:	484e      	ldr	r0, [pc, #312]	@ (8000da0 <_svfiprintf_r+0x1e4>)
 8000c66:	f7ff fabb 	bl	80001e0 <memchr>
 8000c6a:	9a04      	ldr	r2, [sp, #16]
 8000c6c:	b9d8      	cbnz	r0, 8000ca6 <_svfiprintf_r+0xea>
 8000c6e:	06d0      	lsls	r0, r2, #27
 8000c70:	bf44      	itt	mi
 8000c72:	2320      	movmi	r3, #32
 8000c74:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8000c78:	0711      	lsls	r1, r2, #28
 8000c7a:	bf44      	itt	mi
 8000c7c:	232b      	movmi	r3, #43	@ 0x2b
 8000c7e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8000c82:	f89a 3000 	ldrb.w	r3, [sl]
 8000c86:	2b2a      	cmp	r3, #42	@ 0x2a
 8000c88:	d015      	beq.n	8000cb6 <_svfiprintf_r+0xfa>
 8000c8a:	9a07      	ldr	r2, [sp, #28]
 8000c8c:	4654      	mov	r4, sl
 8000c8e:	2000      	movs	r0, #0
 8000c90:	f04f 0c0a 	mov.w	ip, #10
 8000c94:	4621      	mov	r1, r4
 8000c96:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000c9a:	3b30      	subs	r3, #48	@ 0x30
 8000c9c:	2b09      	cmp	r3, #9
 8000c9e:	d94b      	bls.n	8000d38 <_svfiprintf_r+0x17c>
 8000ca0:	b1b0      	cbz	r0, 8000cd0 <_svfiprintf_r+0x114>
 8000ca2:	9207      	str	r2, [sp, #28]
 8000ca4:	e014      	b.n	8000cd0 <_svfiprintf_r+0x114>
 8000ca6:	eba0 0308 	sub.w	r3, r0, r8
 8000caa:	fa09 f303 	lsl.w	r3, r9, r3
 8000cae:	4313      	orrs	r3, r2
 8000cb0:	9304      	str	r3, [sp, #16]
 8000cb2:	46a2      	mov	sl, r4
 8000cb4:	e7d2      	b.n	8000c5c <_svfiprintf_r+0xa0>
 8000cb6:	9b03      	ldr	r3, [sp, #12]
 8000cb8:	1d19      	adds	r1, r3, #4
 8000cba:	681b      	ldr	r3, [r3, #0]
 8000cbc:	9103      	str	r1, [sp, #12]
 8000cbe:	2b00      	cmp	r3, #0
 8000cc0:	bfbb      	ittet	lt
 8000cc2:	425b      	neglt	r3, r3
 8000cc4:	f042 0202 	orrlt.w	r2, r2, #2
 8000cc8:	9307      	strge	r3, [sp, #28]
 8000cca:	9307      	strlt	r3, [sp, #28]
 8000ccc:	bfb8      	it	lt
 8000cce:	9204      	strlt	r2, [sp, #16]
 8000cd0:	7823      	ldrb	r3, [r4, #0]
 8000cd2:	2b2e      	cmp	r3, #46	@ 0x2e
 8000cd4:	d10a      	bne.n	8000cec <_svfiprintf_r+0x130>
 8000cd6:	7863      	ldrb	r3, [r4, #1]
 8000cd8:	2b2a      	cmp	r3, #42	@ 0x2a
 8000cda:	d132      	bne.n	8000d42 <_svfiprintf_r+0x186>
 8000cdc:	9b03      	ldr	r3, [sp, #12]
 8000cde:	1d1a      	adds	r2, r3, #4
 8000ce0:	681b      	ldr	r3, [r3, #0]
 8000ce2:	9203      	str	r2, [sp, #12]
 8000ce4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8000ce8:	3402      	adds	r4, #2
 8000cea:	9305      	str	r3, [sp, #20]
 8000cec:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8000db0 <_svfiprintf_r+0x1f4>
 8000cf0:	7821      	ldrb	r1, [r4, #0]
 8000cf2:	2203      	movs	r2, #3
 8000cf4:	4650      	mov	r0, sl
 8000cf6:	f7ff fa73 	bl	80001e0 <memchr>
 8000cfa:	b138      	cbz	r0, 8000d0c <_svfiprintf_r+0x150>
 8000cfc:	9b04      	ldr	r3, [sp, #16]
 8000cfe:	eba0 000a 	sub.w	r0, r0, sl
 8000d02:	2240      	movs	r2, #64	@ 0x40
 8000d04:	4082      	lsls	r2, r0
 8000d06:	4313      	orrs	r3, r2
 8000d08:	3401      	adds	r4, #1
 8000d0a:	9304      	str	r3, [sp, #16]
 8000d0c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8000d10:	4824      	ldr	r0, [pc, #144]	@ (8000da4 <_svfiprintf_r+0x1e8>)
 8000d12:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8000d16:	2206      	movs	r2, #6
 8000d18:	f7ff fa62 	bl	80001e0 <memchr>
 8000d1c:	2800      	cmp	r0, #0
 8000d1e:	d036      	beq.n	8000d8e <_svfiprintf_r+0x1d2>
 8000d20:	4b21      	ldr	r3, [pc, #132]	@ (8000da8 <_svfiprintf_r+0x1ec>)
 8000d22:	bb1b      	cbnz	r3, 8000d6c <_svfiprintf_r+0x1b0>
 8000d24:	9b03      	ldr	r3, [sp, #12]
 8000d26:	3307      	adds	r3, #7
 8000d28:	f023 0307 	bic.w	r3, r3, #7
 8000d2c:	3308      	adds	r3, #8
 8000d2e:	9303      	str	r3, [sp, #12]
 8000d30:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8000d32:	4433      	add	r3, r6
 8000d34:	9309      	str	r3, [sp, #36]	@ 0x24
 8000d36:	e76a      	b.n	8000c0e <_svfiprintf_r+0x52>
 8000d38:	fb0c 3202 	mla	r2, ip, r2, r3
 8000d3c:	460c      	mov	r4, r1
 8000d3e:	2001      	movs	r0, #1
 8000d40:	e7a8      	b.n	8000c94 <_svfiprintf_r+0xd8>
 8000d42:	2300      	movs	r3, #0
 8000d44:	3401      	adds	r4, #1
 8000d46:	9305      	str	r3, [sp, #20]
 8000d48:	4619      	mov	r1, r3
 8000d4a:	f04f 0c0a 	mov.w	ip, #10
 8000d4e:	4620      	mov	r0, r4
 8000d50:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000d54:	3a30      	subs	r2, #48	@ 0x30
 8000d56:	2a09      	cmp	r2, #9
 8000d58:	d903      	bls.n	8000d62 <_svfiprintf_r+0x1a6>
 8000d5a:	2b00      	cmp	r3, #0
 8000d5c:	d0c6      	beq.n	8000cec <_svfiprintf_r+0x130>
 8000d5e:	9105      	str	r1, [sp, #20]
 8000d60:	e7c4      	b.n	8000cec <_svfiprintf_r+0x130>
 8000d62:	fb0c 2101 	mla	r1, ip, r1, r2
 8000d66:	4604      	mov	r4, r0
 8000d68:	2301      	movs	r3, #1
 8000d6a:	e7f0      	b.n	8000d4e <_svfiprintf_r+0x192>
 8000d6c:	ab03      	add	r3, sp, #12
 8000d6e:	9300      	str	r3, [sp, #0]
 8000d70:	462a      	mov	r2, r5
 8000d72:	4b0e      	ldr	r3, [pc, #56]	@ (8000dac <_svfiprintf_r+0x1f0>)
 8000d74:	a904      	add	r1, sp, #16
 8000d76:	4638      	mov	r0, r7
 8000d78:	f3af 8000 	nop.w
 8000d7c:	1c42      	adds	r2, r0, #1
 8000d7e:	4606      	mov	r6, r0
 8000d80:	d1d6      	bne.n	8000d30 <_svfiprintf_r+0x174>
 8000d82:	89ab      	ldrh	r3, [r5, #12]
 8000d84:	065b      	lsls	r3, r3, #25
 8000d86:	f53f af2d 	bmi.w	8000be4 <_svfiprintf_r+0x28>
 8000d8a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8000d8c:	e72c      	b.n	8000be8 <_svfiprintf_r+0x2c>
 8000d8e:	ab03      	add	r3, sp, #12
 8000d90:	9300      	str	r3, [sp, #0]
 8000d92:	462a      	mov	r2, r5
 8000d94:	4b05      	ldr	r3, [pc, #20]	@ (8000dac <_svfiprintf_r+0x1f0>)
 8000d96:	a904      	add	r1, sp, #16
 8000d98:	4638      	mov	r0, r7
 8000d9a:	f000 f879 	bl	8000e90 <_printf_i>
 8000d9e:	e7ed      	b.n	8000d7c <_svfiprintf_r+0x1c0>
 8000da0:	080011cf 	.word	0x080011cf
 8000da4:	080011d9 	.word	0x080011d9
 8000da8:	00000000 	.word	0x00000000
 8000dac:	08000b05 	.word	0x08000b05
 8000db0:	080011d5 	.word	0x080011d5

08000db4 <_printf_common>:
 8000db4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000db8:	4616      	mov	r6, r2
 8000dba:	4698      	mov	r8, r3
 8000dbc:	688a      	ldr	r2, [r1, #8]
 8000dbe:	690b      	ldr	r3, [r1, #16]
 8000dc0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8000dc4:	4293      	cmp	r3, r2
 8000dc6:	bfb8      	it	lt
 8000dc8:	4613      	movlt	r3, r2
 8000dca:	6033      	str	r3, [r6, #0]
 8000dcc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8000dd0:	4607      	mov	r7, r0
 8000dd2:	460c      	mov	r4, r1
 8000dd4:	b10a      	cbz	r2, 8000dda <_printf_common+0x26>
 8000dd6:	3301      	adds	r3, #1
 8000dd8:	6033      	str	r3, [r6, #0]
 8000dda:	6823      	ldr	r3, [r4, #0]
 8000ddc:	0699      	lsls	r1, r3, #26
 8000dde:	bf42      	ittt	mi
 8000de0:	6833      	ldrmi	r3, [r6, #0]
 8000de2:	3302      	addmi	r3, #2
 8000de4:	6033      	strmi	r3, [r6, #0]
 8000de6:	6825      	ldr	r5, [r4, #0]
 8000de8:	f015 0506 	ands.w	r5, r5, #6
 8000dec:	d106      	bne.n	8000dfc <_printf_common+0x48>
 8000dee:	f104 0a19 	add.w	sl, r4, #25
 8000df2:	68e3      	ldr	r3, [r4, #12]
 8000df4:	6832      	ldr	r2, [r6, #0]
 8000df6:	1a9b      	subs	r3, r3, r2
 8000df8:	42ab      	cmp	r3, r5
 8000dfa:	dc26      	bgt.n	8000e4a <_printf_common+0x96>
 8000dfc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8000e00:	6822      	ldr	r2, [r4, #0]
 8000e02:	3b00      	subs	r3, #0
 8000e04:	bf18      	it	ne
 8000e06:	2301      	movne	r3, #1
 8000e08:	0692      	lsls	r2, r2, #26
 8000e0a:	d42b      	bmi.n	8000e64 <_printf_common+0xb0>
 8000e0c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8000e10:	4641      	mov	r1, r8
 8000e12:	4638      	mov	r0, r7
 8000e14:	47c8      	blx	r9
 8000e16:	3001      	adds	r0, #1
 8000e18:	d01e      	beq.n	8000e58 <_printf_common+0xa4>
 8000e1a:	6823      	ldr	r3, [r4, #0]
 8000e1c:	6922      	ldr	r2, [r4, #16]
 8000e1e:	f003 0306 	and.w	r3, r3, #6
 8000e22:	2b04      	cmp	r3, #4
 8000e24:	bf02      	ittt	eq
 8000e26:	68e5      	ldreq	r5, [r4, #12]
 8000e28:	6833      	ldreq	r3, [r6, #0]
 8000e2a:	1aed      	subeq	r5, r5, r3
 8000e2c:	68a3      	ldr	r3, [r4, #8]
 8000e2e:	bf0c      	ite	eq
 8000e30:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8000e34:	2500      	movne	r5, #0
 8000e36:	4293      	cmp	r3, r2
 8000e38:	bfc4      	itt	gt
 8000e3a:	1a9b      	subgt	r3, r3, r2
 8000e3c:	18ed      	addgt	r5, r5, r3
 8000e3e:	2600      	movs	r6, #0
 8000e40:	341a      	adds	r4, #26
 8000e42:	42b5      	cmp	r5, r6
 8000e44:	d11a      	bne.n	8000e7c <_printf_common+0xc8>
 8000e46:	2000      	movs	r0, #0
 8000e48:	e008      	b.n	8000e5c <_printf_common+0xa8>
 8000e4a:	2301      	movs	r3, #1
 8000e4c:	4652      	mov	r2, sl
 8000e4e:	4641      	mov	r1, r8
 8000e50:	4638      	mov	r0, r7
 8000e52:	47c8      	blx	r9
 8000e54:	3001      	adds	r0, #1
 8000e56:	d103      	bne.n	8000e60 <_printf_common+0xac>
 8000e58:	f04f 30ff 	mov.w	r0, #4294967295
 8000e5c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e60:	3501      	adds	r5, #1
 8000e62:	e7c6      	b.n	8000df2 <_printf_common+0x3e>
 8000e64:	18e1      	adds	r1, r4, r3
 8000e66:	1c5a      	adds	r2, r3, #1
 8000e68:	2030      	movs	r0, #48	@ 0x30
 8000e6a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8000e6e:	4422      	add	r2, r4
 8000e70:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8000e74:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8000e78:	3302      	adds	r3, #2
 8000e7a:	e7c7      	b.n	8000e0c <_printf_common+0x58>
 8000e7c:	2301      	movs	r3, #1
 8000e7e:	4622      	mov	r2, r4
 8000e80:	4641      	mov	r1, r8
 8000e82:	4638      	mov	r0, r7
 8000e84:	47c8      	blx	r9
 8000e86:	3001      	adds	r0, #1
 8000e88:	d0e6      	beq.n	8000e58 <_printf_common+0xa4>
 8000e8a:	3601      	adds	r6, #1
 8000e8c:	e7d9      	b.n	8000e42 <_printf_common+0x8e>
	...

08000e90 <_printf_i>:
 8000e90:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8000e94:	7e0f      	ldrb	r7, [r1, #24]
 8000e96:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8000e98:	2f78      	cmp	r7, #120	@ 0x78
 8000e9a:	4691      	mov	r9, r2
 8000e9c:	4680      	mov	r8, r0
 8000e9e:	460c      	mov	r4, r1
 8000ea0:	469a      	mov	sl, r3
 8000ea2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8000ea6:	d807      	bhi.n	8000eb8 <_printf_i+0x28>
 8000ea8:	2f62      	cmp	r7, #98	@ 0x62
 8000eaa:	d80a      	bhi.n	8000ec2 <_printf_i+0x32>
 8000eac:	2f00      	cmp	r7, #0
 8000eae:	f000 80d1 	beq.w	8001054 <_printf_i+0x1c4>
 8000eb2:	2f58      	cmp	r7, #88	@ 0x58
 8000eb4:	f000 80b8 	beq.w	8001028 <_printf_i+0x198>
 8000eb8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8000ebc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8000ec0:	e03a      	b.n	8000f38 <_printf_i+0xa8>
 8000ec2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8000ec6:	2b15      	cmp	r3, #21
 8000ec8:	d8f6      	bhi.n	8000eb8 <_printf_i+0x28>
 8000eca:	a101      	add	r1, pc, #4	@ (adr r1, 8000ed0 <_printf_i+0x40>)
 8000ecc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8000ed0:	08000f29 	.word	0x08000f29
 8000ed4:	08000f3d 	.word	0x08000f3d
 8000ed8:	08000eb9 	.word	0x08000eb9
 8000edc:	08000eb9 	.word	0x08000eb9
 8000ee0:	08000eb9 	.word	0x08000eb9
 8000ee4:	08000eb9 	.word	0x08000eb9
 8000ee8:	08000f3d 	.word	0x08000f3d
 8000eec:	08000eb9 	.word	0x08000eb9
 8000ef0:	08000eb9 	.word	0x08000eb9
 8000ef4:	08000eb9 	.word	0x08000eb9
 8000ef8:	08000eb9 	.word	0x08000eb9
 8000efc:	0800103b 	.word	0x0800103b
 8000f00:	08000f67 	.word	0x08000f67
 8000f04:	08000ff5 	.word	0x08000ff5
 8000f08:	08000eb9 	.word	0x08000eb9
 8000f0c:	08000eb9 	.word	0x08000eb9
 8000f10:	0800105d 	.word	0x0800105d
 8000f14:	08000eb9 	.word	0x08000eb9
 8000f18:	08000f67 	.word	0x08000f67
 8000f1c:	08000eb9 	.word	0x08000eb9
 8000f20:	08000eb9 	.word	0x08000eb9
 8000f24:	08000ffd 	.word	0x08000ffd
 8000f28:	6833      	ldr	r3, [r6, #0]
 8000f2a:	1d1a      	adds	r2, r3, #4
 8000f2c:	681b      	ldr	r3, [r3, #0]
 8000f2e:	6032      	str	r2, [r6, #0]
 8000f30:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8000f34:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8000f38:	2301      	movs	r3, #1
 8000f3a:	e09c      	b.n	8001076 <_printf_i+0x1e6>
 8000f3c:	6833      	ldr	r3, [r6, #0]
 8000f3e:	6820      	ldr	r0, [r4, #0]
 8000f40:	1d19      	adds	r1, r3, #4
 8000f42:	6031      	str	r1, [r6, #0]
 8000f44:	0606      	lsls	r6, r0, #24
 8000f46:	d501      	bpl.n	8000f4c <_printf_i+0xbc>
 8000f48:	681d      	ldr	r5, [r3, #0]
 8000f4a:	e003      	b.n	8000f54 <_printf_i+0xc4>
 8000f4c:	0645      	lsls	r5, r0, #25
 8000f4e:	d5fb      	bpl.n	8000f48 <_printf_i+0xb8>
 8000f50:	f9b3 5000 	ldrsh.w	r5, [r3]
 8000f54:	2d00      	cmp	r5, #0
 8000f56:	da03      	bge.n	8000f60 <_printf_i+0xd0>
 8000f58:	232d      	movs	r3, #45	@ 0x2d
 8000f5a:	426d      	negs	r5, r5
 8000f5c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8000f60:	4858      	ldr	r0, [pc, #352]	@ (80010c4 <_printf_i+0x234>)
 8000f62:	230a      	movs	r3, #10
 8000f64:	e011      	b.n	8000f8a <_printf_i+0xfa>
 8000f66:	6821      	ldr	r1, [r4, #0]
 8000f68:	6833      	ldr	r3, [r6, #0]
 8000f6a:	0608      	lsls	r0, r1, #24
 8000f6c:	f853 5b04 	ldr.w	r5, [r3], #4
 8000f70:	d402      	bmi.n	8000f78 <_printf_i+0xe8>
 8000f72:	0649      	lsls	r1, r1, #25
 8000f74:	bf48      	it	mi
 8000f76:	b2ad      	uxthmi	r5, r5
 8000f78:	2f6f      	cmp	r7, #111	@ 0x6f
 8000f7a:	4852      	ldr	r0, [pc, #328]	@ (80010c4 <_printf_i+0x234>)
 8000f7c:	6033      	str	r3, [r6, #0]
 8000f7e:	bf14      	ite	ne
 8000f80:	230a      	movne	r3, #10
 8000f82:	2308      	moveq	r3, #8
 8000f84:	2100      	movs	r1, #0
 8000f86:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8000f8a:	6866      	ldr	r6, [r4, #4]
 8000f8c:	60a6      	str	r6, [r4, #8]
 8000f8e:	2e00      	cmp	r6, #0
 8000f90:	db05      	blt.n	8000f9e <_printf_i+0x10e>
 8000f92:	6821      	ldr	r1, [r4, #0]
 8000f94:	432e      	orrs	r6, r5
 8000f96:	f021 0104 	bic.w	r1, r1, #4
 8000f9a:	6021      	str	r1, [r4, #0]
 8000f9c:	d04b      	beq.n	8001036 <_printf_i+0x1a6>
 8000f9e:	4616      	mov	r6, r2
 8000fa0:	fbb5 f1f3 	udiv	r1, r5, r3
 8000fa4:	fb03 5711 	mls	r7, r3, r1, r5
 8000fa8:	5dc7      	ldrb	r7, [r0, r7]
 8000faa:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8000fae:	462f      	mov	r7, r5
 8000fb0:	42bb      	cmp	r3, r7
 8000fb2:	460d      	mov	r5, r1
 8000fb4:	d9f4      	bls.n	8000fa0 <_printf_i+0x110>
 8000fb6:	2b08      	cmp	r3, #8
 8000fb8:	d10b      	bne.n	8000fd2 <_printf_i+0x142>
 8000fba:	6823      	ldr	r3, [r4, #0]
 8000fbc:	07df      	lsls	r7, r3, #31
 8000fbe:	d508      	bpl.n	8000fd2 <_printf_i+0x142>
 8000fc0:	6923      	ldr	r3, [r4, #16]
 8000fc2:	6861      	ldr	r1, [r4, #4]
 8000fc4:	4299      	cmp	r1, r3
 8000fc6:	bfde      	ittt	le
 8000fc8:	2330      	movle	r3, #48	@ 0x30
 8000fca:	f806 3c01 	strble.w	r3, [r6, #-1]
 8000fce:	f106 36ff 	addle.w	r6, r6, #4294967295
 8000fd2:	1b92      	subs	r2, r2, r6
 8000fd4:	6122      	str	r2, [r4, #16]
 8000fd6:	f8cd a000 	str.w	sl, [sp]
 8000fda:	464b      	mov	r3, r9
 8000fdc:	aa03      	add	r2, sp, #12
 8000fde:	4621      	mov	r1, r4
 8000fe0:	4640      	mov	r0, r8
 8000fe2:	f7ff fee7 	bl	8000db4 <_printf_common>
 8000fe6:	3001      	adds	r0, #1
 8000fe8:	d14a      	bne.n	8001080 <_printf_i+0x1f0>
 8000fea:	f04f 30ff 	mov.w	r0, #4294967295
 8000fee:	b004      	add	sp, #16
 8000ff0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ff4:	6823      	ldr	r3, [r4, #0]
 8000ff6:	f043 0320 	orr.w	r3, r3, #32
 8000ffa:	6023      	str	r3, [r4, #0]
 8000ffc:	4832      	ldr	r0, [pc, #200]	@ (80010c8 <_printf_i+0x238>)
 8000ffe:	2778      	movs	r7, #120	@ 0x78
 8001000:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8001004:	6823      	ldr	r3, [r4, #0]
 8001006:	6831      	ldr	r1, [r6, #0]
 8001008:	061f      	lsls	r7, r3, #24
 800100a:	f851 5b04 	ldr.w	r5, [r1], #4
 800100e:	d402      	bmi.n	8001016 <_printf_i+0x186>
 8001010:	065f      	lsls	r7, r3, #25
 8001012:	bf48      	it	mi
 8001014:	b2ad      	uxthmi	r5, r5
 8001016:	6031      	str	r1, [r6, #0]
 8001018:	07d9      	lsls	r1, r3, #31
 800101a:	bf44      	itt	mi
 800101c:	f043 0320 	orrmi.w	r3, r3, #32
 8001020:	6023      	strmi	r3, [r4, #0]
 8001022:	b11d      	cbz	r5, 800102c <_printf_i+0x19c>
 8001024:	2310      	movs	r3, #16
 8001026:	e7ad      	b.n	8000f84 <_printf_i+0xf4>
 8001028:	4826      	ldr	r0, [pc, #152]	@ (80010c4 <_printf_i+0x234>)
 800102a:	e7e9      	b.n	8001000 <_printf_i+0x170>
 800102c:	6823      	ldr	r3, [r4, #0]
 800102e:	f023 0320 	bic.w	r3, r3, #32
 8001032:	6023      	str	r3, [r4, #0]
 8001034:	e7f6      	b.n	8001024 <_printf_i+0x194>
 8001036:	4616      	mov	r6, r2
 8001038:	e7bd      	b.n	8000fb6 <_printf_i+0x126>
 800103a:	6833      	ldr	r3, [r6, #0]
 800103c:	6825      	ldr	r5, [r4, #0]
 800103e:	6961      	ldr	r1, [r4, #20]
 8001040:	1d18      	adds	r0, r3, #4
 8001042:	6030      	str	r0, [r6, #0]
 8001044:	062e      	lsls	r6, r5, #24
 8001046:	681b      	ldr	r3, [r3, #0]
 8001048:	d501      	bpl.n	800104e <_printf_i+0x1be>
 800104a:	6019      	str	r1, [r3, #0]
 800104c:	e002      	b.n	8001054 <_printf_i+0x1c4>
 800104e:	0668      	lsls	r0, r5, #25
 8001050:	d5fb      	bpl.n	800104a <_printf_i+0x1ba>
 8001052:	8019      	strh	r1, [r3, #0]
 8001054:	2300      	movs	r3, #0
 8001056:	6123      	str	r3, [r4, #16]
 8001058:	4616      	mov	r6, r2
 800105a:	e7bc      	b.n	8000fd6 <_printf_i+0x146>
 800105c:	6833      	ldr	r3, [r6, #0]
 800105e:	1d1a      	adds	r2, r3, #4
 8001060:	6032      	str	r2, [r6, #0]
 8001062:	681e      	ldr	r6, [r3, #0]
 8001064:	6862      	ldr	r2, [r4, #4]
 8001066:	2100      	movs	r1, #0
 8001068:	4630      	mov	r0, r6
 800106a:	f7ff f8b9 	bl	80001e0 <memchr>
 800106e:	b108      	cbz	r0, 8001074 <_printf_i+0x1e4>
 8001070:	1b80      	subs	r0, r0, r6
 8001072:	6060      	str	r0, [r4, #4]
 8001074:	6863      	ldr	r3, [r4, #4]
 8001076:	6123      	str	r3, [r4, #16]
 8001078:	2300      	movs	r3, #0
 800107a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800107e:	e7aa      	b.n	8000fd6 <_printf_i+0x146>
 8001080:	6923      	ldr	r3, [r4, #16]
 8001082:	4632      	mov	r2, r6
 8001084:	4649      	mov	r1, r9
 8001086:	4640      	mov	r0, r8
 8001088:	47d0      	blx	sl
 800108a:	3001      	adds	r0, #1
 800108c:	d0ad      	beq.n	8000fea <_printf_i+0x15a>
 800108e:	6823      	ldr	r3, [r4, #0]
 8001090:	079b      	lsls	r3, r3, #30
 8001092:	d413      	bmi.n	80010bc <_printf_i+0x22c>
 8001094:	68e0      	ldr	r0, [r4, #12]
 8001096:	9b03      	ldr	r3, [sp, #12]
 8001098:	4298      	cmp	r0, r3
 800109a:	bfb8      	it	lt
 800109c:	4618      	movlt	r0, r3
 800109e:	e7a6      	b.n	8000fee <_printf_i+0x15e>
 80010a0:	2301      	movs	r3, #1
 80010a2:	4632      	mov	r2, r6
 80010a4:	4649      	mov	r1, r9
 80010a6:	4640      	mov	r0, r8
 80010a8:	47d0      	blx	sl
 80010aa:	3001      	adds	r0, #1
 80010ac:	d09d      	beq.n	8000fea <_printf_i+0x15a>
 80010ae:	3501      	adds	r5, #1
 80010b0:	68e3      	ldr	r3, [r4, #12]
 80010b2:	9903      	ldr	r1, [sp, #12]
 80010b4:	1a5b      	subs	r3, r3, r1
 80010b6:	42ab      	cmp	r3, r5
 80010b8:	dcf2      	bgt.n	80010a0 <_printf_i+0x210>
 80010ba:	e7eb      	b.n	8001094 <_printf_i+0x204>
 80010bc:	2500      	movs	r5, #0
 80010be:	f104 0619 	add.w	r6, r4, #25
 80010c2:	e7f5      	b.n	80010b0 <_printf_i+0x220>
 80010c4:	080011e0 	.word	0x080011e0
 80010c8:	080011f1 	.word	0x080011f1

080010cc <memmove>:
 80010cc:	4288      	cmp	r0, r1
 80010ce:	b510      	push	{r4, lr}
 80010d0:	eb01 0402 	add.w	r4, r1, r2
 80010d4:	d902      	bls.n	80010dc <memmove+0x10>
 80010d6:	4284      	cmp	r4, r0
 80010d8:	4623      	mov	r3, r4
 80010da:	d807      	bhi.n	80010ec <memmove+0x20>
 80010dc:	1e43      	subs	r3, r0, #1
 80010de:	42a1      	cmp	r1, r4
 80010e0:	d008      	beq.n	80010f4 <memmove+0x28>
 80010e2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80010e6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80010ea:	e7f8      	b.n	80010de <memmove+0x12>
 80010ec:	4402      	add	r2, r0
 80010ee:	4601      	mov	r1, r0
 80010f0:	428a      	cmp	r2, r1
 80010f2:	d100      	bne.n	80010f6 <memmove+0x2a>
 80010f4:	bd10      	pop	{r4, pc}
 80010f6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80010fa:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80010fe:	e7f7      	b.n	80010f0 <memmove+0x24>

08001100 <_sbrk_r>:
 8001100:	b538      	push	{r3, r4, r5, lr}
 8001102:	4d06      	ldr	r5, [pc, #24]	@ (800111c <_sbrk_r+0x1c>)
 8001104:	2300      	movs	r3, #0
 8001106:	4604      	mov	r4, r0
 8001108:	4608      	mov	r0, r1
 800110a:	602b      	str	r3, [r5, #0]
 800110c:	f7ff fb26 	bl	800075c <_sbrk>
 8001110:	1c43      	adds	r3, r0, #1
 8001112:	d102      	bne.n	800111a <_sbrk_r+0x1a>
 8001114:	682b      	ldr	r3, [r5, #0]
 8001116:	b103      	cbz	r3, 800111a <_sbrk_r+0x1a>
 8001118:	6023      	str	r3, [r4, #0]
 800111a:	bd38      	pop	{r3, r4, r5, pc}
 800111c:	200001b0 	.word	0x200001b0

08001120 <memcpy>:
 8001120:	440a      	add	r2, r1
 8001122:	4291      	cmp	r1, r2
 8001124:	f100 33ff 	add.w	r3, r0, #4294967295
 8001128:	d100      	bne.n	800112c <memcpy+0xc>
 800112a:	4770      	bx	lr
 800112c:	b510      	push	{r4, lr}
 800112e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8001132:	f803 4f01 	strb.w	r4, [r3, #1]!
 8001136:	4291      	cmp	r1, r2
 8001138:	d1f9      	bne.n	800112e <memcpy+0xe>
 800113a:	bd10      	pop	{r4, pc}

0800113c <_realloc_r>:
 800113c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001140:	4607      	mov	r7, r0
 8001142:	4614      	mov	r4, r2
 8001144:	460d      	mov	r5, r1
 8001146:	b921      	cbnz	r1, 8001152 <_realloc_r+0x16>
 8001148:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800114c:	4611      	mov	r1, r2
 800114e:	f7ff bc4d 	b.w	80009ec <_malloc_r>
 8001152:	b92a      	cbnz	r2, 8001160 <_realloc_r+0x24>
 8001154:	f7ff fbde 	bl	8000914 <_free_r>
 8001158:	4625      	mov	r5, r4
 800115a:	4628      	mov	r0, r5
 800115c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001160:	f000 f81a 	bl	8001198 <_malloc_usable_size_r>
 8001164:	4284      	cmp	r4, r0
 8001166:	4606      	mov	r6, r0
 8001168:	d802      	bhi.n	8001170 <_realloc_r+0x34>
 800116a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800116e:	d8f4      	bhi.n	800115a <_realloc_r+0x1e>
 8001170:	4621      	mov	r1, r4
 8001172:	4638      	mov	r0, r7
 8001174:	f7ff fc3a 	bl	80009ec <_malloc_r>
 8001178:	4680      	mov	r8, r0
 800117a:	b908      	cbnz	r0, 8001180 <_realloc_r+0x44>
 800117c:	4645      	mov	r5, r8
 800117e:	e7ec      	b.n	800115a <_realloc_r+0x1e>
 8001180:	42b4      	cmp	r4, r6
 8001182:	4622      	mov	r2, r4
 8001184:	4629      	mov	r1, r5
 8001186:	bf28      	it	cs
 8001188:	4632      	movcs	r2, r6
 800118a:	f7ff ffc9 	bl	8001120 <memcpy>
 800118e:	4629      	mov	r1, r5
 8001190:	4638      	mov	r0, r7
 8001192:	f7ff fbbf 	bl	8000914 <_free_r>
 8001196:	e7f1      	b.n	800117c <_realloc_r+0x40>

08001198 <_malloc_usable_size_r>:
 8001198:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800119c:	1f18      	subs	r0, r3, #4
 800119e:	2b00      	cmp	r3, #0
 80011a0:	bfbc      	itt	lt
 80011a2:	580b      	ldrlt	r3, [r1, r0]
 80011a4:	18c0      	addlt	r0, r0, r3
 80011a6:	4770      	bx	lr

080011a8 <_init>:
 80011a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80011aa:	bf00      	nop
 80011ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80011ae:	bc08      	pop	{r3}
 80011b0:	469e      	mov	lr, r3
 80011b2:	4770      	bx	lr

080011b4 <_fini>:
 80011b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80011b6:	bf00      	nop
 80011b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80011ba:	bc08      	pop	{r3}
 80011bc:	469e      	mov	lr, r3
 80011be:	4770      	bx	lr
