# Sum-absolute-difference
VHDL project for SAD module
