# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 910 0.001024 4096 4.55562e-41 3750 18752 4.05037 250.554 130.974 385.632 385.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 910 0.001024 4096 4.57594e-41 3750 18720 4.03661 301.599 130.987 436.675 436.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 910 0.001024 4096 4.55912e-41 3750 18720 4.04278 310.876 130.911 445.884 445.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 910 0.001024 4096 4.56669e-41 3750 18720 4.05085 289.102 130.996 424.203 424.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 910 0.001024 4096 4.58225e-41 3750 18700 4.0409 295.434 131 430.532 430.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 910 0.001024 4096 4.56179e-41 3750 18704 4.04582 301.763 131.118 436.978 437.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 910 0.001024 4096 4.57524e-41 3750 18600 4.02214 301.574 130.601 436.249 436.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 910 0.001024 4096 4.55814e-41 3750 18688 4.04822 292.93 131.013 428.045 428.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 910 0.001024 4096 4.58701e-41 3750 18624 4.04685 296.628 131 431.727 431.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 910 0.001024 4096 4.56277e-41 3750 18600 4.04182 316.571 130.926 451.594 451.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 910 0.001024 4096 4.56403e-41 3750 18432 4.02518 365.692 130.31 500.085 500.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 910 0.001024 4096 4.58407e-41 3750 18784 4.04746 259.166 130.998 394.265 394.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 910 0.001024 4096 4.56599e-41 3750 18760 4.04093 259.948 130.928 394.969 395.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 910 0.001024 4096 4.5723e-41 3750 18768 4.05069 260.036 130.998 395.137 395.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 910 0.001024 4096 4.57804e-41 3750 18760 4.04531 262.464 131.104 397.666 397.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 910 0.001024 4096 4.56151e-41 3750 18752 4.04854 260.001 130.969 395.07 395.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 910 0.001024 4096 4.55604e-41 3750 18720 4.03818 303.316 130.855 438.261 438.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 910 0.001024 4096 4.58589e-41 3750 18720 4.03997 298.308 131.017 433.418 433.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 910 0.001024 4096 4.56627e-41 3750 18720 4.0456 316.489 131.117 451.708 451.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 910 0.001024 4096 4.56011e-41 3750 18700 4.04544 318.146 130.909 453.152 453.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 910 0.001024 4096 4.58953e-41 3750 18704 4.0463 316.746 130.998 451.841 451.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 910 0.001024 4096 4.57188e-41 3750 18600 4.02598 309.743 130.444 444.267 444.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 910 0.001024 4096 4.56543e-41 3750 18688 4.04634 299.265 131.011 434.373 434.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 910 0.001024 4096 4.5573e-41 3750 18624 4.04787 347.726 131.079 482.904 482.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 910 0.001024 4096 4.58155e-41 3750 18600 4.04022 352.551 131.032 487.674 487.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 910 0.001024 4096 4.55534e-41 3750 18432 4.0208 317.925 130.327 452.327 452.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 910 0.001024 4096 4.5758e-41 3760 18784 4.05805 245.457 131.079 380.648 380.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 910 0.001024 4096 4.58757e-41 3760 18760 4.05571 274.481 131.095 409.684 409.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 910 0.001024 4096 4.58337e-41 3760 18768 4.05341 257.956 131.188 393.247 393.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 910 0.001024 4096 4.58603e-41 3760 18760 4.05488 261.41 131.095 396.615 396.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 910 0.001024 4096 4.57748e-41 3760 18752 4.05914 251.167 131.173 386.45 386.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 910 0.001024 4096 4.58477e-41 3760 18720 4.0535 322.486 130.963 457.558 457.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 910 0.001024 4096 4.57019e-41 3760 18576 4.03741 224.67 130.529 359.287 359.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 910 0.001024 4096 4.5594e-41 3760 18720 4.0593 310.665 130.985 445.762 445.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 910 0.001024 4096 4.57202e-41 3760 18560 4.03427 217.696 130.56 352.343 352.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 910 0.001024 4096 4.57005e-41 3760 18720 4.06131 288.495 131.078 423.686 423.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 910 0.001024 4096 4.57748e-41 3760 18624 4.06253 209.227 131.181 344.521 344.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 910 0.001024 4096 4.56151e-41 3760 18700 4.05686 304.882 130.986 439.98 440.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 910 0.001024 4096 4.58112e-41 3760 18600 4.05658 214.222 131.011 349.344 349.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 910 0.001024 4096 4.58127e-41 3760 18704 4.05261 384.436 131.063 519.605 519.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 910 0.001024 4096 4.57482e-41 3760 18592 4.05667 252.017 131.185 387.31 387.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 910 0.001024 4096 4.58673e-41 3760 18600 4.03046 369.226 130.656 503.964 504.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 910 0.001024 4096 4.58533e-41 3760 18480 4.03286 252.106 130.559 386.75 386.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 910 0.001024 4096 4.5786e-41 3760 18688 4.05914 359.52 131.174 494.805 494.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 910 0.001024 4096 4.55674e-41 3760 18432 4.0303 243.639 130.362 378.081 378.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 910 0.001024 4096 4.58505e-41 3760 18624 4.05715 316.639 131.094 451.845 451.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 910 0.001024 4096 4.57706e-41 3760 18432 4.05914 220.499 131.193 355.805 355.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 910 0.001024 4096 4.59009e-41 3760 18600 4.05616 326.662 130.979 461.747 461.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 910 0.001024 4096 4.56501e-41 3760 18400 4.05299 233.779 131.102 368.985 369.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 910 0.001024 4096 4.573e-41 3768 18752 4.05658 244.699 130.971 379.778 379.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 910 0.001024 4096 4.55576e-41 3768 18760 4.05504 258.446 131.072 393.623 393.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 910 0.001024 4096 4.5786e-41 3768 18720 4.05507 252.387 131.005 387.499 387.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 910 0.001024 4096 4.56053e-41 3768 18624 4.044 167.256 130.624 301.977 302.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 910 0.001024 4096 4.56543e-41 3768 18704 4.0513 292.819 130.838 427.76 427.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 910 0.001024 4096 4.56697e-41 3768 18592 4.032 185.684 130.659 320.428 320.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 910 0.001024 4096 4.56613e-41 3768 18688 4.05715 266.82 130.927 401.857 401.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 910 0.001024 4096 4.57426e-41 3768 18560 4.03251 174.011 130.611 308.705 308.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 910 0.001024 4096 4.57314e-41 3768 18720 4.06109 309.156 131.105 444.373 444.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 910 0.001024 4096 4.57048e-41 3768 18576 4.03802 217.608 130.621 352.323 352.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 910 0.001024 4096 4.56179e-41 3768 18720 4.05482 292.664 131.021 427.79 427.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 910 0.001024 4096 4.55828e-41 3768 18560 4.04038 210.625 130.734 345.452 345.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 910 0.001024 4096 4.57272e-41 3768 18624 4.03859 372.069 130.629 506.786 506.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 910 0.001024 4096 4.58827e-41 3768 18432 4.03562 238.727 130.23 373.047 373.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 910 0.001024 4096 4.55856e-41 3768 18700 4.0551 370.409 131.177 505.693 505.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 910 0.001024 4096 4.58267e-41 3768 18600 4.05299 251.714 131.152 386.975 387.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 910 0.001024 4096 4.5807e-41 3768 18592 4.03046 360.311 130.528 494.92 494.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 910 0.001024 4096 4.56935e-41 3768 18368 4.02624 238.069 129.935 372.083 372.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 910 0.001024 4096 4.58e-41 3768 18600 4.0407 347.835 130.623 482.552 482.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 910 0.001024 4096 4.56739e-41 3768 18480 4.03882 226.82 130.75 361.66 361.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 910 0.001024 4096 4.57944e-41 3768 18560 4.03466 331.479 130.56 466.129 466.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 910 0.001024 4096 4.57132e-41 3768 18432 4.03834 226.188 130.424 360.702 360.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 910 0.001024 4096 4.5786e-41 3750 18784 4.05094 270.911 130.995 406.006 406.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 910 0.001024 4096 4.5709e-41 3750 18760 4.04685 244.46 131.019 379.579 379.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 910 0.001024 4096 4.56053e-41 3750 18720 4.04426 162.238 130.925 297.259 297.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 910 0.001024 4096 4.56095e-41 3750 18768 4.04899 260.252 131.017 395.372 395.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 910 0.001024 4096 4.57832e-41 3750 18720 4.04854 172.326 130.999 307.426 307.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 910 0.001024 4096 4.56865e-41 3750 18760 4.04768 281.858 130.982 416.943 417.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 910 0.001024 4096 4.55983e-41 3750 18704 4.04262 178.661 131.103 313.86 313.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 910 0.001024 4096 4.58477e-41 3750 18752 4.04691 280.953 131.002 416.053 416.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 910 0.001024 4096 4.55772e-41 3750 18688 4.0489 180.853 131.1 316.058 316.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 910 0.001024 4096 4.55786e-41 3750 18720 4.03818 307.401 130.959 442.448 442.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 910 0.001024 4096 4.5758e-41 3750 18576 4.02211 222.179 130.444 356.697 356.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 910 0.001024 4096 4.58e-41 3750 18720 4.04515 298.56 131.017 433.677 433.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 910 0.001024 4096 4.57062e-41 3750 18560 4.02589 211.663 130.589 346.33 346.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 910 0.001024 4096 4.58211e-41 3750 18720 4.0447 363.232 130.982 498.311 498.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 910 0.001024 4096 4.57944e-41 3750 18624 4.04784 244.439 131.104 379.647 379.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 910 0.001024 4096 4.58e-41 3750 18700 4.03885 362.805 131.036 497.932 497.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 910 0.001024 4096 4.58715e-41 3750 18600 4.03789 245.995 131.029 381.114 381.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 910 0.001024 4096 4.58911e-41 3750 18704 4.044 351.539 131.094 486.731 486.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 910 0.001024 4096 4.59023e-41 3750 18592 4.0481 233.379 131.103 368.58 368.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 910 0.001024 4096 4.5573e-41 3750 18600 4.02432 337.912 130.603 472.591 472.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 910 0.001024 4096 4.5737e-41 3750 18480 4.02854 226.548 130.481 361.108 361.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 910 0.001024 4096 4.56599e-41 3750 18688 4.05091 328.031 131.108 463.241 463.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 910 0.001024 4096 4.58617e-41 3750 18432 4.0225 230.483 130.306 364.865 364.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 910 0.001024 4096 4.58169e-41 3776 18752 4.05581 239.861 131.162 375.13 375.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 910 0.001024 4096 4.55758e-41 3776 18688 4.05651 155.219 130.861 290.192 290.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 910 0.001024 4096 4.56557e-41 3776 18720 4.05094 246.967 131 382.069 382.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 910 0.001024 4096 4.56011e-41 3776 18640 4.0448 161.153 130.687 295.938 295.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 910 0.001024 4096 4.5594e-41 3776 18720 4.05411 264.875 131.072 400.054 400.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 910 0.001024 4096 4.58365e-41 3776 18624 4.04342 172.6 130.785 307.481 307.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 910 0.001024 4096 4.57594e-41 3776 18704 4.05357 261.752 130.904 396.761 396.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 910 0.001024 4096 4.57538e-41 3776 18592 4.03251 168.618 130.623 303.325 303.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 910 0.001024 4096 4.58477e-41 3776 18480 4.03258 140.609 130.307 275.003 275.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 910 0.001024 4096 4.56109e-41 3776 18688 4.05382 253.487 130.86 388.451 388.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 910 0.001024 4096 4.57188e-41 3776 18560 4.03222 166.732 130.538 301.354 301.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 910 0.001024 4096 4.55842e-41 3776 18432 4.0263 138.212 130.174 272.466 272.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 910 0.001024 4096 4.55983e-41 3776 18720 4.05699 376.701 131.078 511.889 511.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 910 0.001024 4096 4.58211e-41 3776 18576 4.04685 239.774 130.813 374.688 374.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 910 0.001024 4096 4.57594e-41 3776 18576 4.05408 197.685 131.183 332.978 333.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 910 0.001024 4096 4.57019e-41 3776 18640 4.04429 350.81 130.717 485.624 485.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 910 0.001024 4096 4.58757e-41 3776 18560 4.04698 240.748 130.785 375.632 375.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 910 0.001024 4096 4.57384e-41 3776 18480 4.04406 200.354 130.795 335.248 335.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 910 0.001024 4096 4.58659e-41 3776 18624 4.04416 330.277 130.694 465.068 465.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 910 0.001024 4096 4.56095e-41 3776 18432 4.03245 214.669 130.26 349.014 349.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 910 0.001024 4096 4.56543e-41 3776 18432 4.04538 190.363 130.798 325.257 325.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 910 0.001024 4096 4.56781e-41 3776 18600 4.03261 329.096 130.547 463.727 463.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 910 0.001024 4096 4.5594e-41 3776 18400 4.02371 228.627 130.051 362.756 362.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 910 0.001024 4096 4.58141e-41 3776 18300 4.0232 189.512 130.166 323.756 323.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 910 0.001024 4096 4.56501e-41 3776 18592 4.03322 316.971 130.697 451.753 451.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 910 0.001024 4096 4.5587e-41 3776 18368 4.02842 221.655 130.112 355.848 355.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 910 0.001024 4096 4.58827e-41 3776 18144 4.00832 182.3 129.405 315.765 315.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 910 0.001024 4096 4.5566e-41 3776 18600 4.04323 313.467 131.973 449.536 449.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 910 0.001024 4096 4.5758e-41 3776 18480 4.04205 225.395 130.693 360.184 360.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 910 0.001024 4096 4.55688e-41 3776 18360 4.04285 185.564 130.691 320.35 320.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 910 0.001024 4096 4.58869e-41 3776 18560 4.03251 312.838 130.516 447.442 447.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 910 0.001024 4096 4.56137e-41 3776 18432 4.03251 214.928 130.775 349.788 349.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 910 0.001024 4096 4.56445e-41 3776 18048 4.00278 191.416 129.236 324.71 324.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 910 0.001024 4096 4.56753e-41 3760 18784 4.05706 244.905 131.196 380.214 380.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 910 0.001024 4096 4.56053e-41 3760 18752 4.0575 158.091 131.183 293.384 293.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 910 0.001024 4096 4.55912e-41 3760 18760 4.05914 274.639 131.068 409.821 409.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 910 0.001024 4096 4.56837e-41 3760 18720 4.05568 179.06 132.271 315.44 315.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 910 0.001024 4096 4.58575e-41 3760 18600 4.0321 146.674 130.682 281.44 281.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 910 0.001024 4096 4.55562e-41 3760 18768 4.06022 255.453 131.169 390.734 390.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 910 0.001024 4096 4.59093e-41 3760 18720 4.06118 169.177 131.038 304.33 304.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 910 0.001024 4096 4.56879e-41 3760 18576 4.03341 140.767 130.559 275.411 275.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 910 0.001024 4096 4.55969e-41 3760 18760 4.05862 357.886 131.189 493.188 493.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 910 0.001024 4096 4.58729e-41 3760 18704 4.05504 229.549 131.077 364.743 364.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 910 0.001024 4096 4.58407e-41 3760 18648 4.05475 187.79 131.2 323.095 323.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 910 0.001024 4096 4.55744e-41 3760 18752 4.05504 333.319 131.161 468.588 468.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 910 0.001024 4096 4.58533e-41 3760 18688 4.05482 207.581 131.074 342.762 342.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 910 0.001024 4096 4.58463e-41 3760 18624 4.05472 171.069 131.197 306.373 306.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 910 0.001024 4096 4.5765e-41 3760 18720 4.05338 344.973 130.949 480.03 480.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 910 0.001024 4096 4.58533e-41 3760 18576 4.03456 227.443 130.669 362.198 362.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 910 0.001024 4096 4.58225e-41 3760 18576 4.05488 202.184 130.916 337.207 337.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 910 0.001024 4096 4.57286e-41 3760 18432 4.03213 178.418 130.548 313.05 313.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 910 0.001024 4096 4.56795e-41 3760 18720 4.05914 327.379 130.967 462.455 462.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 910 0.001024 4096 4.58463e-41 3760 18560 4.03312 221.355 130.669 356.111 356.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 910 0.001024 4096 4.58715e-41 3760 18480 4.0289 188.785 130.666 323.531 323.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 910 0.001024 4096 4.5594e-41 3760 18240 4.01987 184.033 129.702 317.805 317.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 910 0.001024 4096 4.57202e-41 3760 18720 4.05942 308.181 131.183 443.474 443.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 910 0.001024 4096 4.57174e-41 3760 18624 4.05619 219.887 131.181 355.177 355.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 910 0.001024 4096 4.57118e-41 3760 18432 4.03386 182.376 130.581 317.042 317.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 910 0.001024 4096 4.58589e-41 3760 18432 4.05475 171.975 131.176 307.257 307.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 910 0.001024 4096 4.55646e-41 3760 18700 4.05504 318.7 131.006 453.813 453.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 910 0.001024 4096 4.57454e-41 3760 18600 4.05709 220.788 131.113 356.012 356.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 910 0.001024 4096 4.56137e-41 3760 18300 4.0208 189.444 129.916 323.433 323.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 910 0.001024 4096 4.57524e-41 3760 18400 4.05434 174.597 131.015 309.717 309.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 910 0.001024 4096 4.56571e-41 3792 18720 4.05488 264.819 130.979 399.904 399.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 910 0.001024 4096 4.58715e-41 3792 18688 4.05386 173.988 130.988 309.079 309.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 910 0.001024 4096 4.56039e-41 3792 18624 4.05069 144.151 130.922 279.174 279.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 910 0.001024 4096 4.57986e-41 3792 18720 4.05504 256.85 131.026 391.983 392.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 910 0.001024 4096 4.58659e-41 3792 18640 4.05504 169.964 130.795 304.865 304.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 910 0.001024 4096 4.56641e-41 3792 18600 4.05034 140.061 130.813 274.975 275.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 910 0.001024 4096 4.57594e-41 3792 18720 4.05709 351.296 131.162 486.564 486.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 910 0.001024 4096 4.58603e-41 3792 18624 4.05331 223.97 130.911 358.984 359.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 910 0.001024 4096 4.55983e-41 3792 18576 4.0511 183.357 130.933 318.394 318.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 910 0.001024 4096 4.58098e-41 3792 18432 4.02909 154.071 130.402 288.552 288.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 910 0.001024 4096 4.57776e-41 3792 18704 4.05136 328.145 131.03 463.285 463.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 910 0.001024 4096 4.56501e-41 3792 18592 4.04355 208.832 130.705 343.632 343.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 910 0.001024 4096 4.57608e-41 3792 18480 4.02512 172.098 130.549 306.723 306.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 910 0.001024 4096 4.55646e-41 3792 18368 4.03046 155.181 130.146 289.411 289.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 910 0.001024 4096 4.57258e-41 3792 18688 4.05709 305.326 130.998 440.435 440.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 910 0.001024 4096 4.57734e-41 3792 18560 4.03914 198.292 130.64 333.024 333.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 910 0.001024 4096 4.56529e-41 3792 18432 4.0327 163.352 130.417 297.85 297.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 910 0.001024 4096 4.58141e-41 3792 18432 4.04058 146.569 130.742 281.402 281.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 910 0.001024 4096 4.56011e-41 3792 18648 4.05402 312.949 130.91 447.963 448.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 910 0.001024 4096 4.58953e-41 3792 18576 4.05885 220.486 130.81 355.407 355.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 910 0.001024 4096 4.5779e-41 3792 18360 4.02208 185.16 130.148 319.379 319.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 910 0.001024 4096 4.57566e-41 3792 18432 4.0529 185.853 130.817 320.774 320.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 910 0.001024 4096 4.58084e-41 3792 18640 4.05504 310.144 130.924 445.174 445.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 910 0.001024 4096 4.58967e-41 3792 18560 4.05709 222.423 130.824 357.361 357.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 910 0.001024 4096 4.59079e-41 3792 18480 4.05094 186.079 130.923 321.104 321.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 910 0.001024 4096 4.55912e-41 3792 18240 4.02589 172.142 130.077 306.296 306.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 910 0.001024 4096 4.5716e-41 3750 18784 4.04874 273.863 131.092 409.064 409.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 910 0.001024 4096 4.58112e-41 3750 18752 4.05011 177.783 131.09 312.974 313.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 910 0.001024 4096 4.58014e-41 3750 18720 4.0489 147.512 130.964 282.579 282.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 910 0.001024 4096 4.57482e-41 3750 18760 4.04682 255.677 131.016 390.797 390.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 910 0.001024 4096 4.58519e-41 3750 18720 4.0449 167.39 130.928 302.415 302.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 910 0.001024 4096 4.56389e-41 3750 18600 4.02346 139.245 130.475 273.795 273.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 910 0.001024 4096 4.59065e-41 3750 18560 4.02637 122.361 130.572 257.009 257.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 910 0.001024 4096 4.59037e-41 3750 18768 4.04902 342.869 130.997 477.969 478.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 910 0.001024 4096 4.5807e-41 3750 18720 4.0489 217.788 131.118 353.009 353.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 910 0.001024 4096 4.56011e-41 3750 18576 4.03014 177.533 130.601 312.217 312.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 910 0.001024 4096 4.58743e-41 3750 18624 4.04666 153.589 131.117 288.801 288.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 910 0.001024 4096 4.56179e-41 3750 18760 4.04848 313.434 131.118 448.655 448.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 910 0.001024 4096 4.57342e-41 3750 18704 4.04784 203.099 131.094 338.293 338.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 910 0.001024 4096 4.57076e-41 3750 18648 4.04454 167.936 130.998 303.029 303.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 910 0.001024 4096 4.57384e-41 3750 18592 4.0489 150.456 131.107 285.664 285.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 910 0.001024 4096 4.56991e-41 3750 18752 4.0489 304.812 130.968 439.879 439.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 910 0.001024 4096 4.58351e-41 3750 18688 4.05094 200.518 131.106 335.726 335.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 910 0.001024 4096 4.55786e-41 3750 18624 4.048 167.945 131.117 303.162 303.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 910 0.001024 4096 4.56403e-41 3750 18432 4.02227 147.415 130.402 281.891 281.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 910 0.001024 4096 4.58519e-41 3750 18720 4.03894 324.155 130.974 459.221 459.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 910 0.001024 4096 4.58617e-41 3750 18576 4.0265 231.987 130.479 366.544 366.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 910 0.001024 4096 4.59079e-41 3750 18576 4.0352 192.737 130.975 327.8 327.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 910 0.001024 4096 4.56305e-41 3750 18432 4.02432 182.499 130.588 317.161 317.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 910 0.001024 4096 4.57734e-41 3750 18360 4.0232 167.887 130.588 302.549 302.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 910 0.001024 4096 4.56025e-41 3750 18720 4.0448 313.962 130.907 448.967 449.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 910 0.001024 4096 4.57552e-41 3750 18560 4.02477 218.309 130.476 352.864 352.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 910 0.001024 4096 4.55618e-41 3750 18480 4.02406 184.154 130.579 318.809 318.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 910 0.001024 4096 4.58407e-41 3750 18240 4.0119 169.937 129.731 303.73 303.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 910 0.001024 4096 4.58771e-41 3750 18400 4.04173 165.068 130.883 300.044 300.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 910 0.001024 4096 4.57594e-41 3780 18752 4.05504 254.898 131.157 390.161 390.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 910 0.001024 4096 4.57888e-41 3780 18688 4.05709 169.697 130.891 304.698 304.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 910 0.001024 4096 4.58449e-41 3780 18624 4.04714 138.545 130.841 273.485 273.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 910 0.001024 4096 4.56319e-41 3780 18560 4.03661 120.751 130.548 255.391 255.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 910 0.001024 4096 4.57496e-41 3780 18720 4.0551 345.097 131.044 480.248 480.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 910 0.001024 4096 4.58673e-41 3780 18640 4.0439 217.965 130.83 352.893 352.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 910 0.001024 4096 4.57342e-41 3780 18600 4.04675 179.236 130.718 314.055 314.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 910 0.001024 4096 4.58953e-41 3780 18560 4.0448 152.934 130.7 287.733 287.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 910 0.001024 4096 4.5744e-41 3780 18720 4.05632 315.136 130.964 450.21 450.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 910 0.001024 4096 4.57496e-41 3780 18624 4.04829 203.362 130.832 338.298 338.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 910 0.001024 4096 4.58519e-41 3780 18576 4.0448 167.573 130.832 302.504 302.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 910 0.001024 4096 4.56403e-41 3780 18432 4.02835 151.98 130.208 286.267 286.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 910 0.001024 4096 4.5559e-41 3780 18480 4.0448 131.934 130.845 266.875 266.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 910 0.001024 4096 4.58757e-41 3780 18704 4.05517 302.764 130.931 437.807 437.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 910 0.001024 4096 4.56319e-41 3780 18592 4.03613 196.326 130.635 331.05 331.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 910 0.001024 4096 4.55969e-41 3780 18480 4.03126 165.22 130.356 299.659 299.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 910 0.001024 4096 4.57104e-41 3780 18368 4.02614 143.502 130.154 277.737 277.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 910 0.001024 4096 4.5744e-41 3780 18480 4.05094 130.677 131.044 265.823 265.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 910 0.001024 4096 4.57482e-41 3780 18688 4.05501 276.896 131.015 412.018 412.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 910 0.001024 4096 4.56627e-41 3780 18560 4.03661 189.395 130.519 324.002 324.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 910 0.001024 4096 4.57146e-41 3780 18432 4.02746 156.918 130.318 291.315 291.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 910 0.001024 4096 4.58841e-41 3780 18432 4.03811 140.692 130.645 275.426 275.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 910 0.001024 4096 4.58953e-41 3780 18240 4.02339 126.033 129.955 260.062 260.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 910 0.001024 4096 4.55548e-41 3776 18752 4.05677 249.879 131.034 385.022 385.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 910 0.001024 4096 4.56613e-41 3776 18688 4.05834 163.933 130.88 298.924 298.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 910 0.001024 4096 4.56487e-41 3776 18624 4.04634 135.939 130.662 270.701 270.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 910 0.001024 4096 4.57776e-41 3776 18560 4.03251 120.182 130.594 254.858 254.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 910 0.001024 4096 4.5786e-41 3776 18720 4.05405 333.953 131.029 469.091 469.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 910 0.001024 4096 4.58225e-41 3776 18640 4.0447 207.268 130.716 342.08 342.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 910 0.001024 4096 4.57048e-41 3776 18600 4.0425 172.54 130.689 307.323 307.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 910 0.001024 4096 4.56627e-41 3776 18560 4.04634 148.947 130.783 283.827 283.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 910 0.001024 4096 4.57958e-41 3776 18400 4.02394 135.091 130.045 269.209 269.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 910 0.001024 4096 4.55786e-41 3776 18720 4.05152 306.804 131.041 441.95 442.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 910 0.001024 4096 4.57468e-41 3776 18624 4.04563 194.852 130.782 329.732 329.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 910 0.001024 4096 4.57398e-41 3776 18576 4.04125 162.103 130.707 296.903 296.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 910 0.001024 4096 4.56515e-41 3776 18432 4.03046 144.812 130.282 279.178 279.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 910 0.001024 4096 4.56039e-41 3776 18480 4.04211 127.172 130.799 262.065 262.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 910 0.001024 4096 4.56529e-41 3776 18704 4.05075 291.332 130.896 426.33 426.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 910 0.001024 4096 4.56109e-41 3776 18592 4.03635 187.279 130.723 322.09 322.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 910 0.001024 4096 4.56403e-41 3776 18480 4.02883 158.736 130.306 293.124 293.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 910 0.001024 4096 4.5779e-41 3776 18368 4.02454 139.911 130.013 273.999 274.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 910 0.001024 4096 4.57888e-41 3776 18480 4.05187 124.166 130.923 259.193 259.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 910 0.001024 4096 4.58435e-41 3776 18688 4.05974 276.141 130.971 411.225 411.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 910 0.001024 4096 4.57552e-41 3776 18560 4.03456 184.219 130.616 318.922 318.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 910 0.001024 4096 4.56669e-41 3776 18432 4.02432 153.249 130.281 287.607 287.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 910 0.001024 4096 4.5772e-41 3776 18432 4.03424 138.01 130.517 272.614 272.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 910 0.001024 4096 4.58197e-41 3776 18240 4.02637 125.319 129.831 259.228 259.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 910 0.001024 4096 4.58435e-41 3776 18048 4.00685 114.422 129.163 247.643 247.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 910 0.001024 4096 4.57384e-41 3840 18688 4.0568 252.686 131.076 387.871 387.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 910 0.001024 4096 4.56711e-41 3840 18656 4.05299 280.138 131.029 415.272 415.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 910 0.001024 4096 4.57944e-41 3840 18624 4.05635 186.036 131.118 321.263 321.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 910 0.001024 4096 4.56291e-41 3840 18528 4.04483 151.421 130.684 286.203 286.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 910 0.001024 4096 4.58659e-41 3840 18560 4.05299 136.321 131.029 271.457 271.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 910 0.001024 4096 4.56403e-41 3840 18400 4.02864 125.475 130.45 260.006 260.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 910 0.001024 4096 4.57888e-41 3840 18432 4.04275 117.656 130.808 252.559 252.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 910 0.001024 4096 4.56151e-41 3840 18368 4.03117 111.68 130.622 246.387 246.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 910 0.001024 4096 4.56907e-41 3840 18432 4.05389 104.998 131.149 240.253 240.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 910 0.001024 4096 4.58505e-41 3780 18368 4.02237 101.311 130.133 235.517 235.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 910 0.001024 4096 4.56977e-41 3776 18368 4.02534 97.8432 130.128 232.048 232.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 910 0.001024 4096 4.58365e-41 3750 18480 4.03181 101.855 130.715 236.652 236.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 910 0.001024 4096 4.58533e-41 3792 18480 4.05283 103.305 131.026 238.437 238.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 910 0.001024 4096 4.56389e-41 3776 18560 4.03594 115.714 130.483 250.283 250.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 910 0.001024 4096 4.57104e-41 3776 18240 4.0407 168.311 130.771 303.175 303.233
