Running: D:\Xilinx\14.5\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o P:/Assignments_Lab_Reports_LaTeX/Embedded System/Lab 5/syncup/syncup_tb_isim_beh.exe -prj P:/Assignments_Lab_Reports_LaTeX/Embedded System/Lab 5/syncup/syncup_tb_beh.prj work.syncup_tb 
ISim P.58f (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "P:/Assignments_Lab_Reports_LaTeX/Embedded System/Lab 5/syncup/../Codes/ttf_be.vhd" into library work
Parsing VHDL file "P:/Assignments_Lab_Reports_LaTeX/Embedded System/Lab 5/syncup/../Codes/syncup_st.vhd" into library work
Parsing VHDL file "P:/Assignments_Lab_Reports_LaTeX/Embedded System/Lab 5/syncup/../Codes/syncup_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity tff [tff_default]
Compiling architecture structural of entity syncup [syncup_default]
Compiling architecture behavior of entity syncup_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 10 VHDL Units
Built simulation executable P:/Assignments_Lab_Reports_LaTeX/Embedded System/Lab 5/syncup/syncup_tb_isim_beh.exe
Fuse Memory Usage: 36812 KB
Fuse CPU Usage: 499 ms
