{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1513693857943 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1513693857946 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 19 15:30:57 2017 " "Processing started: Tue Dec 19 15:30:57 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1513693857946 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693857946 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off adpll -c adpll " "Command: quartus_map --read_settings_files=on --write_settings_files=off adpll -c adpll" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693857946 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1513693858237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2s/avconf/i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file i2s/avconf/i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "i2s/avconf/I2C_Controller.v" "" { Text "D:/FPGA/adpll/i2s/avconf/I2C_Controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693865863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693865863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2s/avconf/avconf.v 1 1 " "Found 1 design units, including 1 entities, in source file i2s/avconf/avconf.v" { { "Info" "ISGN_ENTITY_NAME" "1 avconf " "Found entity 1: avconf" {  } { { "i2s/avconf/avconf.v" "" { Text "D:/FPGA/adpll/i2s/avconf/avconf.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693865865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693865865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2s/audio_controller/audio_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file i2s/audio_controller/audio_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Audio_Controller " "Found entity 1: Audio_Controller" {  } { { "i2s/Audio_Controller/Audio_Controller.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693865866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693865866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2s/audio_controller/audio_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file i2s/audio_controller/audio_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 Audio_Clock " "Found entity 1: Audio_Clock" {  } { { "i2s/Audio_Controller/Audio_Clock.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Clock.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693865867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693865867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2s/audio_controller/altera_up_sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file i2s/audio_controller/altera_up_sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SYNC_FIFO " "Found entity 1: Altera_UP_SYNC_FIFO" {  } { { "i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693865868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693865868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2s/audio_controller/altera_up_clock_edge.v 1 1 " "Found 1 design units, including 1 entities, in source file i2s/audio_controller/altera_up_clock_edge.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Clock_Edge " "Found entity 1: Altera_UP_Clock_Edge" {  } { { "i2s/Audio_Controller/Altera_UP_Clock_Edge.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_Clock_Edge.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693865869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693865869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2s/audio_controller/altera_up_audio_out_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file i2s/audio_controller/altera_up_audio_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_Out_Serializer " "Found entity 1: Altera_UP_Audio_Out_Serializer" {  } { { "i2s/Audio_Controller/Altera_UP_Audio_Out_Serializer.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_Audio_Out_Serializer.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693865870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693865870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2s/audio_controller/altera_up_audio_in_deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file i2s/audio_controller/altera_up_audio_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_In_Deserializer " "Found entity 1: Altera_UP_Audio_In_Deserializer" {  } { { "i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693865871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693865871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2s/audio_controller/altera_up_audio_bit_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file i2s/audio_controller/altera_up_audio_bit_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_Bit_Counter " "Found entity 1: Altera_UP_Audio_Bit_Counter" {  } { { "i2s/Audio_Controller/Altera_UP_Audio_Bit_Counter.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_Audio_Bit_Counter.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693865871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693865871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2s/gen48khz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2s/gen48khz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gen48khz-rtl " "Found design unit 1: gen48khz-rtl" {  } { { "i2s/gen48khz.vhd" "" { Text "D:/FPGA/adpll/i2s/gen48khz.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693866190 ""} { "Info" "ISGN_ENTITY_NAME" "1 gen48khz " "Found entity 1: gen48khz" {  } { { "i2s/gen48khz.vhd" "" { Text "D:/FPGA/adpll/i2s/gen48khz.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693866190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693866190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2s/fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2s/fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo-SYN " "Found design unit 1: fifo-SYN" {  } { { "i2s/fifo.vhd" "" { Text "D:/FPGA/adpll/i2s/fifo.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693866191 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "i2s/fifo.vhd" "" { Text "D:/FPGA/adpll/i2s/fifo.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693866191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693866191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2s/dac_i2s.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2s/dac_i2s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dac_i2s-rtl " "Found design unit 1: dac_i2s-rtl" {  } { { "i2s/dac_i2s.vhd" "" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693866192 ""} { "Info" "ISGN_ENTITY_NAME" "1 dac_i2s " "Found entity 1: dac_i2s" {  } { { "i2s/dac_i2s.vhd" "" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693866192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693866192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sine_lut_16_x_14.vhd 2 0 " "Found 2 design units, including 0 entities, in source file sine_lut_16_x_14.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sine_lut_pkg " "Found design unit 1: sine_lut_pkg" {  } { { "sine_lut_16_x_14.vhd" "" { Text "D:/FPGA/adpll/sine_lut_16_x_14.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693866213 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 sine_lut_pkg-body " "Found design unit 2: sine_lut_pkg-body" {  } { { "sine_lut_16_x_14.vhd" "" { Text "D:/FPGA/adpll/sine_lut_16_x_14.vhd" 16407 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693866213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693866213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sample_avg.vhd 4 2 " "Found 4 design units, including 2 entities, in source file sample_avg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sample_avg-Behavioral " "Found design unit 1: sample_avg-Behavioral" {  } { { "sample_avg.vhd" "" { Text "D:/FPGA/adpll/sample_avg.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693866214 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 average2-Behavioral " "Found design unit 2: average2-Behavioral" {  } { { "sample_avg.vhd" "" { Text "D:/FPGA/adpll/sample_avg.vhd" 95 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693866214 ""} { "Info" "ISGN_ENTITY_NAME" "1 sample_avg " "Found entity 1: sample_avg" {  } { { "sample_avg.vhd" "" { Text "D:/FPGA/adpll/sample_avg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693866214 ""} { "Info" "ISGN_ENTITY_NAME" "2 average2 " "Found entity 2: average2" {  } { { "sample_avg.vhd" "" { Text "D:/FPGA/adpll/sample_avg.vhd" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693866214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693866214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rc-Behavioral " "Found design unit 1: rc-Behavioral" {  } { { "rc.vhd" "" { Text "D:/FPGA/adpll/rc.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693866215 ""} { "Info" "ISGN_ENTITY_NAME" "1 rc " "Found entity 1: rc" {  } { { "rc.vhd" "" { Text "D:/FPGA/adpll/rc.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693866215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693866215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multphasedet.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multphasedet.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MultPhaseDet-Behavioral " "Found design unit 1: MultPhaseDet-Behavioral" {  } { { "MultPhaseDet.vhd" "" { Text "D:/FPGA/adpll/MultPhaseDet.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693866215 ""} { "Info" "ISGN_ENTITY_NAME" "1 MultPhaseDet " "Found entity 1: MultPhaseDet" {  } { { "MultPhaseDet.vhd" "" { Text "D:/FPGA/adpll/MultPhaseDet.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693866215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693866215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpf2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpf2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LPF2-rtl " "Found design unit 1: LPF2-rtl" {  } { { "LPF2.vhd" "" { Text "D:/FPGA/adpll/LPF2.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693866216 ""} { "Info" "ISGN_ENTITY_NAME" "1 LPF2 " "Found entity 1: LPF2" {  } { { "LPF2.vhd" "" { Text "D:/FPGA/adpll/LPF2.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693866216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693866216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpf2/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file lpf2/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (lpf2) " "Found design unit 1: dspba_library_package (lpf2)" {  } { { "LPF2/dspba_library_package.vhd" "" { Text "D:/FPGA/adpll/LPF2/dspba_library_package.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693866217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693866217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpf2/dspba_library.vhd 4 2 " "Found 4 design units, including 2 entities, in source file lpf2/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "LPF2/dspba_library.vhd" "" { Text "D:/FPGA/adpll/LPF2/dspba_library.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693866218 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "LPF2/dspba_library.vhd" "" { Text "D:/FPGA/adpll/LPF2/dspba_library.vhd" 115 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693866218 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "LPF2/dspba_library.vhd" "" { Text "D:/FPGA/adpll/LPF2/dspba_library.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693866218 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "LPF2/dspba_library.vhd" "" { Text "D:/FPGA/adpll/LPF2/dspba_library.vhd" 91 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693866218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693866218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpf2/auk_dspip_math_pkg_hpfir.vhd 2 0 " "Found 2 design units, including 0 entities, in source file lpf2/auk_dspip_math_pkg_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_math_pkg_hpfir (lpf2) " "Found design unit 1: auk_dspip_math_pkg_hpfir (lpf2)" {  } { { "LPF2/auk_dspip_math_pkg_hpfir.vhd" "" { Text "D:/FPGA/adpll/LPF2/auk_dspip_math_pkg_hpfir.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693866219 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_math_pkg_hpfir-body " "Found design unit 2: auk_dspip_math_pkg_hpfir-body" {  } { { "LPF2/auk_dspip_math_pkg_hpfir.vhd" "" { Text "D:/FPGA/adpll/LPF2/auk_dspip_math_pkg_hpfir.vhd" 131 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693866219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693866219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpf2/auk_dspip_lib_pkg_hpfir.vhd 1 0 " "Found 1 design units, including 0 entities, in source file lpf2/auk_dspip_lib_pkg_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_lib_pkg_hpfir (lpf2) " "Found design unit 1: auk_dspip_lib_pkg_hpfir (lpf2)" {  } { { "LPF2/auk_dspip_lib_pkg_hpfir.vhd" "" { Text "D:/FPGA/adpll/LPF2/auk_dspip_lib_pkg_hpfir.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693866220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693866220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpf2/auk_dspip_avalon_streaming_controller_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpf2/auk_dspip_avalon_streaming_controller_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_controller_hpfir-struct " "Found design unit 1: auk_dspip_avalon_streaming_controller_hpfir-struct" {  } { { "LPF2/auk_dspip_avalon_streaming_controller_hpfir.vhd" "" { Text "D:/FPGA/adpll/LPF2/auk_dspip_avalon_streaming_controller_hpfir.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693866221 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_controller_hpfir " "Found entity 1: auk_dspip_avalon_streaming_controller_hpfir" {  } { { "LPF2/auk_dspip_avalon_streaming_controller_hpfir.vhd" "" { Text "D:/FPGA/adpll/LPF2/auk_dspip_avalon_streaming_controller_hpfir.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693866221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693866221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpf2/auk_dspip_avalon_streaming_sink_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpf2/auk_dspip_avalon_streaming_sink_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_sink_hpfir-rtl " "Found design unit 1: auk_dspip_avalon_streaming_sink_hpfir-rtl" {  } { { "LPF2/auk_dspip_avalon_streaming_sink_hpfir.vhd" "" { Text "D:/FPGA/adpll/LPF2/auk_dspip_avalon_streaming_sink_hpfir.vhd" 106 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693866222 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_sink_hpfir " "Found entity 1: auk_dspip_avalon_streaming_sink_hpfir" {  } { { "LPF2/auk_dspip_avalon_streaming_sink_hpfir.vhd" "" { Text "D:/FPGA/adpll/LPF2/auk_dspip_avalon_streaming_sink_hpfir.vhd" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693866222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693866222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpf2/auk_dspip_avalon_streaming_source_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpf2/auk_dspip_avalon_streaming_source_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_source_hpfir-rtl " "Found design unit 1: auk_dspip_avalon_streaming_source_hpfir-rtl" {  } { { "LPF2/auk_dspip_avalon_streaming_source_hpfir.vhd" "" { Text "D:/FPGA/adpll/LPF2/auk_dspip_avalon_streaming_source_hpfir.vhd" 109 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693866223 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_source_hpfir " "Found entity 1: auk_dspip_avalon_streaming_source_hpfir" {  } { { "LPF2/auk_dspip_avalon_streaming_source_hpfir.vhd" "" { Text "D:/FPGA/adpll/LPF2/auk_dspip_avalon_streaming_source_hpfir.vhd" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693866223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693866223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpf2/auk_dspip_roundsat_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpf2/auk_dspip_roundsat_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_roundsat_hpfir-beh " "Found design unit 1: auk_dspip_roundsat_hpfir-beh" {  } { { "LPF2/auk_dspip_roundsat_hpfir.vhd" "" { Text "D:/FPGA/adpll/LPF2/auk_dspip_roundsat_hpfir.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693866224 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_roundsat_hpfir " "Found entity 1: auk_dspip_roundsat_hpfir" {  } { { "LPF2/auk_dspip_roundsat_hpfir.vhd" "" { Text "D:/FPGA/adpll/LPF2/auk_dspip_roundsat_hpfir.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693866224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693866224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpf2/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file lpf2/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "LPF2/altera_avalon_sc_fifo.v" "" { Text "D:/FPGA/adpll/LPF2/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693866226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693866226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpf2/lpf2_0002_rtl_core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpf2/lpf2_0002_rtl_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LPF2_0002_rtl_core-normal " "Found design unit 1: LPF2_0002_rtl_core-normal" {  } { { "LPF2/LPF2_0002_rtl_core.vhd" "" { Text "D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693866228 ""} { "Info" "ISGN_ENTITY_NAME" "1 LPF2_0002_rtl_core " "Found entity 1: LPF2_0002_rtl_core" {  } { { "LPF2/LPF2_0002_rtl_core.vhd" "" { Text "D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693866228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693866228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpf2/lpf2_0002_ast.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpf2/lpf2_0002_ast.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LPF2_0002_ast-struct " "Found design unit 1: LPF2_0002_ast-struct" {  } { { "LPF2/LPF2_0002_ast.vhd" "" { Text "D:/FPGA/adpll/LPF2/LPF2_0002_ast.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693866229 ""} { "Info" "ISGN_ENTITY_NAME" "1 LPF2_0002_ast " "Found entity 1: LPF2_0002_ast" {  } { { "LPF2/LPF2_0002_ast.vhd" "" { Text "D:/FPGA/adpll/LPF2/LPF2_0002_ast.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693866229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693866229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpf2/lpf2_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpf2/lpf2_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LPF2_0002-syn " "Found design unit 1: LPF2_0002-syn" {  } { { "LPF2/LPF2_0002.vhd" "" { Text "D:/FPGA/adpll/LPF2/LPF2_0002.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693866229 ""} { "Info" "ISGN_ENTITY_NAME" "1 LPF2_0002 " "Found entity 1: LPF2_0002" {  } { { "LPF2/LPF2_0002.vhd" "" { Text "D:/FPGA/adpll/LPF2/LPF2_0002.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693866229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693866229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lowpass.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lowpass.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Lowpass-Behavioral " "Found design unit 1: Lowpass-Behavioral" {  } { { "Lowpass.vhd" "" { Text "D:/FPGA/adpll/Lowpass.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693866230 ""} { "Info" "ISGN_ENTITY_NAME" "1 Lowpass " "Found entity 1: Lowpass" {  } { { "Lowpass.vhd" "" { Text "D:/FPGA/adpll/Lowpass.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693866230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693866230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds_synthesizer.vhd 4 1 " "Found 4 design units, including 1 entities, in source file dds_synthesizer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dds_synthesizer_pkg " "Found design unit 1: dds_synthesizer_pkg" {  } { { "dds_synthesizer.vhd" "" { Text "D:/FPGA/adpll/dds_synthesizer.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693866231 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dds_synthesizer_pkg-body " "Found design unit 2: dds_synthesizer_pkg-body" {  } { { "dds_synthesizer.vhd" "" { Text "D:/FPGA/adpll/dds_synthesizer.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693866231 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dds_synthesizer-dds_synthesizer_arch " "Found design unit 3: dds_synthesizer-dds_synthesizer_arch" {  } { { "dds_synthesizer.vhd" "" { Text "D:/FPGA/adpll/dds_synthesizer.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693866231 ""} { "Info" "ISGN_ENTITY_NAME" "1 dds_synthesizer " "Found entity 1: dds_synthesizer" {  } { { "dds_synthesizer.vhd" "" { Text "D:/FPGA/adpll/dds_synthesizer.vhd" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693866231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693866231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adpll_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adpll_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adpll_top-Behavioral " "Found design unit 1: adpll_top-Behavioral" {  } { { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693866233 ""} { "Info" "ISGN_ENTITY_NAME" "1 adpll_top " "Found entity 1: adpll_top" {  } { { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693866233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693866233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_sysclk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll_sysclk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_sysclk-SYN " "Found design unit 1: pll_sysclk-SYN" {  } { { "pll_sysclk.vhd" "" { Text "D:/FPGA/adpll/pll_sysclk.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693866234 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll_sysclk " "Found entity 1: pll_sysclk" {  } { { "pll_sysclk.vhd" "" { Text "D:/FPGA/adpll/pll_sysclk.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693866234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693866234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_sma.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll_sma.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_sma-SYN " "Found design unit 1: pll_sma-SYN" {  } { { "pll_sma.vhd" "" { Text "D:/FPGA/adpll/pll_sma.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693866235 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll_sma " "Found entity 1: pll_sma" {  } { { "pll_sma.vhd" "" { Text "D:/FPGA/adpll/pll_sma.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693866235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693866235 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "adpll_top " "Elaborating entity \"adpll_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1513693866347 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "RECIPROCAL math_real_vhdl1993.vhd(2373) " "VHDL Variable Declaration warning at math_real_vhdl1993.vhd(2373): used initial value expression for variable \"RECIPROCAL\" because variable was never assigned a value" {  } { { "ieee/1993/math_real_vhdl1993.vhd" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/vhdl/ieee/1993/math_real_vhdl1993.vhd" 2373 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1513693866349 "|adpll_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sys_clk_90deg adpll_top.vhd(211) " "Verilog HDL or VHDL warning at adpll_top.vhd(211): object \"sys_clk_90deg\" assigned a value but never read" {  } { { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 211 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1513693866349 "|adpll_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_vco_cos adpll_top.vhd(220) " "Verilog HDL or VHDL warning at adpll_top.vhd(220): object \"s_vco_cos\" assigned a value but never read" {  } { { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 220 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1513693866349 "|adpll_top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ADA_DCO adpll_top.vhd(319) " "VHDL Process Statement warning at adpll_top.vhd(319): signal \"ADA_DCO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 319 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1513693866349 "|adpll_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dds_synthesizer dds_synthesizer:RF_IN " "Elaborating entity \"dds_synthesizer\" for hierarchy \"dds_synthesizer:RF_IN\"" {  } { { "adpll_top.vhd" "RF_IN" { Text "D:/FPGA/adpll/adpll_top.vhd" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693866350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MultPhaseDet MultPhaseDet:MixerSin " "Elaborating entity \"MultPhaseDet\" for hierarchy \"MultPhaseDet:MixerSin\"" {  } { { "adpll_top.vhd" "MixerSin" { Text "D:/FPGA/adpll/adpll_top.vhd" 392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693868989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPF2 LPF2:LPFSin " "Elaborating entity \"LPF2\" for hierarchy \"LPF2:LPFSin\"" {  } { { "adpll_top.vhd" "LPFSin" { Text "D:/FPGA/adpll/adpll_top.vhd" 402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693868990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPF2_0002 LPF2:LPFSin\|LPF2_0002:lpf2_inst " "Elaborating entity \"LPF2_0002\" for hierarchy \"LPF2:LPFSin\|LPF2_0002:lpf2_inst\"" {  } { { "LPF2.vhd" "lpf2_inst" { Text "D:/FPGA/adpll/LPF2.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693868991 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "coeff_in_read_sig LPF2_0002.vhd(54) " "Verilog HDL or VHDL warning at LPF2_0002.vhd(54): object \"coeff_in_read_sig\" assigned a value but never read" {  } { { "LPF2/LPF2_0002.vhd" "" { Text "D:/FPGA/adpll/LPF2/LPF2_0002.vhd" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1513693868991 "|adpll_top|LPF2:LPFSin|LPF2_0002:lpf2_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPF2_0002_ast LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst " "Elaborating entity \"LPF2_0002_ast\" for hierarchy \"LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\"" {  } { { "LPF2/LPF2_0002.vhd" "LPF2_0002_ast_inst" { Text "D:/FPGA/adpll/LPF2/LPF2_0002.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693868992 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "core_channel_out_core LPF2_0002_ast.vhd(208) " "VHDL Signal Declaration warning at LPF2_0002_ast.vhd(208): used implicit default value for signal \"core_channel_out_core\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "LPF2/LPF2_0002_ast.vhd" "" { Text "D:/FPGA/adpll/LPF2/LPF2_0002_ast.vhd" 208 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1513693868992 "|adpll_top|LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_sink_hpfir LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|auk_dspip_avalon_streaming_sink_hpfir:sink " "Elaborating entity \"auk_dspip_avalon_streaming_sink_hpfir\" for hierarchy \"LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|auk_dspip_avalon_streaming_sink_hpfir:sink\"" {  } { { "LPF2/LPF2_0002_ast.vhd" "sink" { Text "D:/FPGA/adpll/LPF2/LPF2_0002_ast.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693868993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_source_hpfir LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source " "Elaborating entity \"auk_dspip_avalon_streaming_source_hpfir\" for hierarchy \"LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\"" {  } { { "LPF2/LPF2_0002_ast.vhd" "source" { Text "D:/FPGA/adpll/LPF2/LPF2_0002_ast.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693868994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_controller_hpfir LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl " "Elaborating entity \"auk_dspip_avalon_streaming_controller_hpfir\" for hierarchy \"LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl\"" {  } { { "LPF2/LPF2_0002_ast.vhd" "intf_ctrl" { Text "D:/FPGA/adpll/LPF2/LPF2_0002_ast.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693868995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPF2_0002_rtl_core LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core " "Elaborating entity \"LPF2_0002_rtl_core\" for hierarchy \"LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\"" {  } { { "LPF2/LPF2_0002_ast.vhd" "\\real_passthrough:hpfircore_core" { Text "D:/FPGA/adpll/LPF2/LPF2_0002_ast.vhd" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693868996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_u0_m0_wo0_compute_q_11 " "Elaborating entity \"dspba_delay\" for hierarchy \"LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_u0_m0_wo0_compute_q_11\"" {  } { { "LPF2/LPF2_0002_rtl_core.vhd" "d_u0_m0_wo0_compute_q_11" { Text "D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693869002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:u0_m0_wo0_cma0_delay " "Elaborating entity \"dspba_delay\" for hierarchy \"LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:u0_m0_wo0_cma0_delay\"" {  } { { "LPF2/LPF2_0002_rtl_core.vhd" "u0_m0_wo0_cma0_delay" { Text "D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693869003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_roundsat_hpfir LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|auk_dspip_roundsat_hpfir:\\real_passthrough:gen_outp_blk:0:outp_blk " "Elaborating entity \"auk_dspip_roundsat_hpfir\" for hierarchy \"LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|auk_dspip_roundsat_hpfir:\\real_passthrough:gen_outp_blk:0:outp_blk\"" {  } { { "LPF2/LPF2_0002_ast.vhd" "\\real_passthrough:gen_outp_blk:0:outp_blk" { Text "D:/FPGA/adpll/LPF2/LPF2_0002_ast.vhd" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693869004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sample_avg sample_avg:sample_avg_i1 " "Elaborating entity \"sample_avg\" for hierarchy \"sample_avg:sample_avg_i1\"" {  } { { "adpll_top.vhd" "sample_avg_i1" { Text "D:/FPGA/adpll/adpll_top.vhd" 413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693869005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "average2 sample_avg:sample_avg_i1\|average2:\\GEN_REG:0:REG0 " "Elaborating entity \"average2\" for hierarchy \"sample_avg:sample_avg_i1\|average2:\\GEN_REG:0:REG0\"" {  } { { "sample_avg.vhd" "\\GEN_REG:0:REG0" { Text "D:/FPGA/adpll/sample_avg.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693869006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lowpass Lowpass:LPFPLL " "Elaborating entity \"Lowpass\" for hierarchy \"Lowpass:LPFPLL\"" {  } { { "adpll_top.vhd" "LPFPLL" { Text "D:/FPGA/adpll/adpll_top.vhd" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693869008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_sysclk pll_sysclk:pll_sysclk_i1 " "Elaborating entity \"pll_sysclk\" for hierarchy \"pll_sysclk:pll_sysclk_i1\"" {  } { { "adpll_top.vhd" "pll_sysclk_i1" { Text "D:/FPGA/adpll/adpll_top.vhd" 474 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693869014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_sysclk:pll_sysclk_i1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll_sysclk:pll_sysclk_i1\|altpll:altpll_component\"" {  } { { "pll_sysclk.vhd" "altpll_component" { Text "D:/FPGA/adpll/pll_sysclk.vhd" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693869035 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_sysclk:pll_sysclk_i1\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll_sysclk:pll_sysclk_i1\|altpll:altpll_component\"" {  } { { "pll_sysclk.vhd" "" { Text "D:/FPGA/adpll/pll_sysclk.vhd" 163 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693869036 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_sysclk:pll_sysclk_i1\|altpll:altpll_component " "Instantiated megafunction \"pll_sysclk:pll_sysclk_i1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693869036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693869036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693869036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693869036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693869036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693869036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693869036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693869036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 5000 " "Parameter \"clk1_phase_shift\" = \"5000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693869036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693869036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693869036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693869036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 10000 " "Parameter \"clk2_phase_shift\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693869036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 1 " "Parameter \"clk3_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693869036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693869036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 1 " "Parameter \"clk3_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693869036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 15000 " "Parameter \"clk3_phase_shift\" = \"15000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693869036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693869036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693869036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693869036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_sysclk " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_sysclk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693869036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693869036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693869036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693869036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693869036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693869036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693869036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693869036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693869036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693869036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693869036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693869036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693869036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693869036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693869036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693869036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693869036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693869036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693869036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693869036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693869036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693869036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693869036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693869036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693869036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693869036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693869036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693869036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693869036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693869036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693869036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693869036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693869036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693869036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693869036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693869036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693869036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693869036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693869036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693869036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693869036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693869036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693869036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693869036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693869036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693869036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693869036 ""}  } { { "pll_sysclk.vhd" "" { Text "D:/FPGA/adpll/pll_sysclk.vhd" 163 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1513693869036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_sysclk_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_sysclk_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_sysclk_altpll " "Found entity 1: pll_sysclk_altpll" {  } { { "db/pll_sysclk_altpll.v" "" { Text "D:/FPGA/adpll/db/pll_sysclk_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693869070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693869070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_sysclk_altpll pll_sysclk:pll_sysclk_i1\|altpll:altpll_component\|pll_sysclk_altpll:auto_generated " "Elaborating entity \"pll_sysclk_altpll\" for hierarchy \"pll_sysclk:pll_sysclk_i1\|altpll:altpll_component\|pll_sysclk_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693869070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sample_avg sample_avg:sample_avg_i2 " "Elaborating entity \"sample_avg\" for hierarchy \"sample_avg:sample_avg_i2\"" {  } { { "adpll_top.vhd" "sample_avg_i2" { Text "D:/FPGA/adpll/adpll_top.vhd" 484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693869072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "average2 sample_avg:sample_avg_i2\|average2:\\GEN_REG:0:REG0 " "Elaborating entity \"average2\" for hierarchy \"sample_avg:sample_avg_i2\|average2:\\GEN_REG:0:REG0\"" {  } { { "sample_avg.vhd" "\\GEN_REG:0:REG0" { Text "D:/FPGA/adpll/sample_avg.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693869073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dac_i2s dac_i2s:dac_i2s_i1 " "Elaborating entity \"dac_i2s\" for hierarchy \"dac_i2s:dac_i2s_i1\"" {  } { { "adpll_top.vhd" "dac_i2s_i1" { Text "D:/FPGA/adpll/adpll_top.vhd" 502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693869075 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sound dac_i2s.vhd(140) " "Verilog HDL or VHDL warning at dac_i2s.vhd(140): object \"sound\" assigned a value but never read" {  } { { "i2s/dac_i2s.vhd" "" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 140 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1513693869076 "|adpll_top|dac_i2s:dac_i2s_i1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s_audio2 dac_i2s.vhd(143) " "VHDL Signal Declaration warning at dac_i2s.vhd(143): used implicit default value for signal \"s_audio2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "i2s/dac_i2s.vhd" "" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 143 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1513693869076 "|adpll_top|dac_i2s:dac_i2s_i1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Audio_Controller dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1 " "Elaborating entity \"Audio_Controller\" for hierarchy \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\"" {  } { { "i2s/dac_i2s.vhd" "Audio_Controller_i1" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693869076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Clock_Edge dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Clock_Edge:Bit_Clock_Edges " "Elaborating entity \"Altera_UP_Clock_Edge\" for hierarchy \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Clock_Edge:Bit_Clock_Edges\"" {  } { { "i2s/Audio_Controller/Audio_Controller.v" "Bit_Clock_Edges" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693869077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Audio_In_Deserializer dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer " "Elaborating entity \"Altera_UP_Audio_In_Deserializer\" for hierarchy \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\"" {  } { { "i2s/Audio_Controller/Audio_Controller.v" "Audio_In_Deserializer" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693869078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Audio_Bit_Counter dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter " "Elaborating entity \"Altera_UP_Audio_Bit_Counter\" for hierarchy \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\"" {  } { { "i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "Audio_Out_Bit_Counter" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693869079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SYNC_FIFO dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO " "Elaborating entity \"Altera_UP_SYNC_FIFO\" for hierarchy \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\"" {  } { { "i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "Audio_In_Left_Channel_FIFO" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693869081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" "Sync_FIFO" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693869225 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborated megafunction instantiation \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693869226 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Instantiated megafunction \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693869226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693869226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693869226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693869226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693869226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693869226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693869226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693869226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693869226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693869226 ""}  } { { "i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1513693869226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_n441.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_n441.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_n441 " "Found entity 1: scfifo_n441" {  } { { "db/scfifo_n441.tdf" "" { Text "D:/FPGA/adpll/db/scfifo_n441.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693869256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693869256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_n441 dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated " "Elaborating entity \"scfifo_n441\" for hierarchy \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693869256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_as31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_as31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_as31 " "Found entity 1: a_dpfifo_as31" {  } { { "db/a_dpfifo_as31.tdf" "" { Text "D:/FPGA/adpll/db/a_dpfifo_as31.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693869262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693869262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_as31 dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo " "Elaborating entity \"a_dpfifo_as31\" for hierarchy \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\"" {  } { { "db/scfifo_n441.tdf" "dpfifo" { Text "D:/FPGA/adpll/db/scfifo_n441.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693869262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7tb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7tb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7tb1 " "Found entity 1: altsyncram_7tb1" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "D:/FPGA/adpll/db/altsyncram_7tb1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693869296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693869296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7tb1 dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram " "Elaborating entity \"altsyncram_7tb1\" for hierarchy \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\"" {  } { { "db/a_dpfifo_as31.tdf" "FIFOram" { Text "D:/FPGA/adpll/db/a_dpfifo_as31.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693869297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ks8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ks8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ks8 " "Found entity 1: cmpr_ks8" {  } { { "db/cmpr_ks8.tdf" "" { Text "D:/FPGA/adpll/db/cmpr_ks8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693869327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693869327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ks8 dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cmpr_ks8:almost_full_comparer " "Elaborating entity \"cmpr_ks8\" for hierarchy \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cmpr_ks8:almost_full_comparer\"" {  } { { "db/a_dpfifo_as31.tdf" "almost_full_comparer" { Text "D:/FPGA/adpll/db/a_dpfifo_as31.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693869328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ks8 dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cmpr_ks8:three_comparison " "Elaborating entity \"cmpr_ks8\" for hierarchy \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cmpr_ks8:three_comparison\"" {  } { { "db/a_dpfifo_as31.tdf" "three_comparison" { Text "D:/FPGA/adpll/db/a_dpfifo_as31.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693869329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_v9b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_v9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_v9b " "Found entity 1: cntr_v9b" {  } { { "db/cntr_v9b.tdf" "" { Text "D:/FPGA/adpll/db/cntr_v9b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693869359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693869359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_v9b dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb " "Elaborating entity \"cntr_v9b\" for hierarchy \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_as31.tdf" "rd_ptr_msb" { Text "D:/FPGA/adpll/db/a_dpfifo_as31.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693869360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ca7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ca7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ca7 " "Found entity 1: cntr_ca7" {  } { { "db/cntr_ca7.tdf" "" { Text "D:/FPGA/adpll/db/cntr_ca7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693869389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693869389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ca7 dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter " "Elaborating entity \"cntr_ca7\" for hierarchy \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\"" {  } { { "db/a_dpfifo_as31.tdf" "usedw_counter" { Text "D:/FPGA/adpll/db/a_dpfifo_as31.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693869390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0ab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0ab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0ab " "Found entity 1: cntr_0ab" {  } { { "db/cntr_0ab.tdf" "" { Text "D:/FPGA/adpll/db/cntr_0ab.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693869422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693869422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0ab dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr " "Elaborating entity \"cntr_0ab\" for hierarchy \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\"" {  } { { "db/a_dpfifo_as31.tdf" "wr_ptr" { Text "D:/FPGA/adpll/db/a_dpfifo_as31.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693869422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Audio_Out_Serializer dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer " "Elaborating entity \"Altera_UP_Audio_Out_Serializer\" for hierarchy \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\"" {  } { { "i2s/Audio_Controller/Audio_Controller.v" "Audio_Out_Serializer" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693869561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Audio_Clock dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Audio_Clock:Audio_Clock " "Elaborating entity \"Audio_Clock\" for hierarchy \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Audio_Clock:Audio_Clock\"" {  } { { "i2s/Audio_Controller/Audio_Controller.v" "Audio_Clock" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693869833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Audio_Clock:Audio_Clock\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Audio_Clock:Audio_Clock\|altpll:altpll_component\"" {  } { { "i2s/Audio_Controller/Audio_Clock.v" "altpll_component" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Clock.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693869841 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Audio_Clock:Audio_Clock\|altpll:altpll_component " "Elaborated megafunction instantiation \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Audio_Clock:Audio_Clock\|altpll:altpll_component\"" {  } { { "i2s/Audio_Controller/Audio_Clock.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Clock.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693869843 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Audio_Clock:Audio_Clock\|altpll:altpll_component " "Instantiated megafunction \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Audio_Clock:Audio_Clock\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 4 " "Parameter \"clk0_divide_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693869843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693869843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693869843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693869843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693869843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693869843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693869843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693869843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693869843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=Audio_Clock " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=Audio_Clock\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693869843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693869843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693869843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693869843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693869843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693869843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693869843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693869843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693869843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693869843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693869843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693869843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693869843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693869843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693869843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693869843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693869843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693869843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693869843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693869843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693869843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693869843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693869843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693869843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693869843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693869843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693869843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693869843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693869843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693869843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693869843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693869843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693869843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693869843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693869843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693869843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693869843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693869843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693869843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693869843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693869843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693869843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693869843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693869843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693869843 ""}  } { { "i2s/Audio_Controller/Audio_Clock.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Clock.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1513693869843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avconf dac_i2s:dac_i2s_i1\|avconf:avconf_i1 " "Elaborating entity \"avconf\" for hierarchy \"dac_i2s:dac_i2s_i1\|avconf:avconf_i1\"" {  } { { "i2s/dac_i2s.vhd" "avconf_i1" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693869845 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 avconf.v(68) " "Verilog HDL assignment warning at avconf.v(68): truncated value with size 32 to match size of target (16)" {  } { { "i2s/avconf/avconf.v" "" { Text "D:/FPGA/adpll/i2s/avconf/avconf.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1513693869846 "|adpll_top|dac_i2s:dac_i2s_i1|avconf:avconf_i1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 avconf.v(119) " "Verilog HDL assignment warning at avconf.v(119): truncated value with size 32 to match size of target (6)" {  } { { "i2s/avconf/avconf.v" "" { Text "D:/FPGA/adpll/i2s/avconf/avconf.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1513693869846 "|adpll_top|dac_i2s:dac_i2s_i1|avconf:avconf_i1"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "avconf.v(130) " "Verilog HDL Case Statement warning at avconf.v(130): incomplete case statement has no default case item" {  } { { "i2s/avconf/avconf.v" "" { Text "D:/FPGA/adpll/i2s/avconf/avconf.v" 130 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1513693869846 "|adpll_top|dac_i2s:dac_i2s_i1|avconf:avconf_i1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LUT_DATA avconf.v(130) " "Verilog HDL Always Construct warning at avconf.v(130): inferring latch(es) for variable \"LUT_DATA\", which holds its previous value in one or more paths through the always construct" {  } { { "i2s/avconf/avconf.v" "" { Text "D:/FPGA/adpll/i2s/avconf/avconf.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1513693869846 "|adpll_top|dac_i2s:dac_i2s_i1|avconf:avconf_i1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[0\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[0\]\" at avconf.v(130)" {  } { { "i2s/avconf/avconf.v" "" { Text "D:/FPGA/adpll/i2s/avconf/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693869846 "|adpll_top|dac_i2s:dac_i2s_i1|avconf:avconf_i1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[1\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[1\]\" at avconf.v(130)" {  } { { "i2s/avconf/avconf.v" "" { Text "D:/FPGA/adpll/i2s/avconf/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693869846 "|adpll_top|dac_i2s:dac_i2s_i1|avconf:avconf_i1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[2\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[2\]\" at avconf.v(130)" {  } { { "i2s/avconf/avconf.v" "" { Text "D:/FPGA/adpll/i2s/avconf/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693869846 "|adpll_top|dac_i2s:dac_i2s_i1|avconf:avconf_i1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[3\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[3\]\" at avconf.v(130)" {  } { { "i2s/avconf/avconf.v" "" { Text "D:/FPGA/adpll/i2s/avconf/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693869846 "|adpll_top|dac_i2s:dac_i2s_i1|avconf:avconf_i1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[4\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[4\]\" at avconf.v(130)" {  } { { "i2s/avconf/avconf.v" "" { Text "D:/FPGA/adpll/i2s/avconf/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693869846 "|adpll_top|dac_i2s:dac_i2s_i1|avconf:avconf_i1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[5\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[5\]\" at avconf.v(130)" {  } { { "i2s/avconf/avconf.v" "" { Text "D:/FPGA/adpll/i2s/avconf/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693869846 "|adpll_top|dac_i2s:dac_i2s_i1|avconf:avconf_i1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[6\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[6\]\" at avconf.v(130)" {  } { { "i2s/avconf/avconf.v" "" { Text "D:/FPGA/adpll/i2s/avconf/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693869846 "|adpll_top|dac_i2s:dac_i2s_i1|avconf:avconf_i1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[7\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[7\]\" at avconf.v(130)" {  } { { "i2s/avconf/avconf.v" "" { Text "D:/FPGA/adpll/i2s/avconf/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693869846 "|adpll_top|dac_i2s:dac_i2s_i1|avconf:avconf_i1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[8\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[8\]\" at avconf.v(130)" {  } { { "i2s/avconf/avconf.v" "" { Text "D:/FPGA/adpll/i2s/avconf/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693869846 "|adpll_top|dac_i2s:dac_i2s_i1|avconf:avconf_i1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[9\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[9\]\" at avconf.v(130)" {  } { { "i2s/avconf/avconf.v" "" { Text "D:/FPGA/adpll/i2s/avconf/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693869846 "|adpll_top|dac_i2s:dac_i2s_i1|avconf:avconf_i1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[10\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[10\]\" at avconf.v(130)" {  } { { "i2s/avconf/avconf.v" "" { Text "D:/FPGA/adpll/i2s/avconf/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693869846 "|adpll_top|dac_i2s:dac_i2s_i1|avconf:avconf_i1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[11\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[11\]\" at avconf.v(130)" {  } { { "i2s/avconf/avconf.v" "" { Text "D:/FPGA/adpll/i2s/avconf/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693869846 "|adpll_top|dac_i2s:dac_i2s_i1|avconf:avconf_i1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[12\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[12\]\" at avconf.v(130)" {  } { { "i2s/avconf/avconf.v" "" { Text "D:/FPGA/adpll/i2s/avconf/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693869846 "|adpll_top|dac_i2s:dac_i2s_i1|avconf:avconf_i1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[13\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[13\]\" at avconf.v(130)" {  } { { "i2s/avconf/avconf.v" "" { Text "D:/FPGA/adpll/i2s/avconf/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693869846 "|adpll_top|dac_i2s:dac_i2s_i1|avconf:avconf_i1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[14\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[14\]\" at avconf.v(130)" {  } { { "i2s/avconf/avconf.v" "" { Text "D:/FPGA/adpll/i2s/avconf/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693869846 "|adpll_top|dac_i2s:dac_i2s_i1|avconf:avconf_i1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[15\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[15\]\" at avconf.v(130)" {  } { { "i2s/avconf/avconf.v" "" { Text "D:/FPGA/adpll/i2s/avconf/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693869846 "|adpll_top|dac_i2s:dac_i2s_i1|avconf:avconf_i1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|I2C_Controller:u0 " "Elaborating entity \"I2C_Controller\" for hierarchy \"dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|I2C_Controller:u0\"" {  } { { "i2s/avconf/avconf.v" "u0" { Text "D:/FPGA/adpll/i2s/avconf/avconf.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693869847 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(78) " "Verilog HDL assignment warning at I2C_Controller.v(78): truncated value with size 32 to match size of target (1)" {  } { { "i2s/avconf/I2C_Controller.v" "" { Text "D:/FPGA/adpll/i2s/avconf/I2C_Controller.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1513693869848 "|adpll_top|dac_i2s:dac_i2s_i1|avconf:avconf_i1|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(77) " "Verilog HDL assignment warning at I2C_Controller.v(77): truncated value with size 32 to match size of target (1)" {  } { { "i2s/avconf/I2C_Controller.v" "" { Text "D:/FPGA/adpll/i2s/avconf/I2C_Controller.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1513693869848 "|adpll_top|dac_i2s:dac_i2s_i1|avconf:avconf_i1|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_Controller.v(90) " "Verilog HDL assignment warning at I2C_Controller.v(90): truncated value with size 32 to match size of target (6)" {  } { { "i2s/avconf/I2C_Controller.v" "" { Text "D:/FPGA/adpll/i2s/avconf/I2C_Controller.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1513693869848 "|adpll_top|dac_i2s:dac_i2s_i1|avconf:avconf_i1|I2C_Controller:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen48khz dac_i2s:dac_i2s_i1\|gen48khz:gen48khz_i1 " "Elaborating entity \"gen48khz\" for hierarchy \"dac_i2s:dac_i2s_i1\|gen48khz:gen48khz_i1\"" {  } { { "i2s/dac_i2s.vhd" "gen48khz_i1" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693869848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo dac_i2s:dac_i2s_i1\|fifo:fifo_left " "Elaborating entity \"fifo\" for hierarchy \"dac_i2s:dac_i2s_i1\|fifo:fifo_left\"" {  } { { "i2s/dac_i2s.vhd" "fifo_left" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693869849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo dac_i2s:dac_i2s_i1\|fifo:fifo_left\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"dac_i2s:dac_i2s_i1\|fifo:fifo_left\|scfifo:scfifo_component\"" {  } { { "i2s/fifo.vhd" "scfifo_component" { Text "D:/FPGA/adpll/i2s/fifo.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693869979 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dac_i2s:dac_i2s_i1\|fifo:fifo_left\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"dac_i2s:dac_i2s_i1\|fifo:fifo_left\|scfifo:scfifo_component\"" {  } { { "i2s/fifo.vhd" "" { Text "D:/FPGA/adpll/i2s/fifo.vhd" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693869980 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dac_i2s:dac_i2s_i1\|fifo:fifo_left\|scfifo:scfifo_component " "Instantiated megafunction \"dac_i2s:dac_i2s_i1\|fifo:fifo_left\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693869980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693869980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 4 " "Parameter \"lpm_numwords\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693869980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693869980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693869980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693869980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 2 " "Parameter \"lpm_widthu\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693869980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693869980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693869980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693869980 ""}  } { { "i2s/fifo.vhd" "" { Text "D:/FPGA/adpll/i2s/fifo.vhd" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1513693869980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_bk31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_bk31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_bk31 " "Found entity 1: scfifo_bk31" {  } { { "db/scfifo_bk31.tdf" "" { Text "D:/FPGA/adpll/db/scfifo_bk31.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693870010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693870010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_bk31 dac_i2s:dac_i2s_i1\|fifo:fifo_left\|scfifo:scfifo_component\|scfifo_bk31:auto_generated " "Elaborating entity \"scfifo_bk31\" for hierarchy \"dac_i2s:dac_i2s_i1\|fifo:fifo_left\|scfifo:scfifo_component\|scfifo_bk31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693870010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_iq31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_iq31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_iq31 " "Found entity 1: a_dpfifo_iq31" {  } { { "db/a_dpfifo_iq31.tdf" "" { Text "D:/FPGA/adpll/db/a_dpfifo_iq31.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693870016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693870016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_iq31 dac_i2s:dac_i2s_i1\|fifo:fifo_left\|scfifo:scfifo_component\|scfifo_bk31:auto_generated\|a_dpfifo_iq31:dpfifo " "Elaborating entity \"a_dpfifo_iq31\" for hierarchy \"dac_i2s:dac_i2s_i1\|fifo:fifo_left\|scfifo:scfifo_component\|scfifo_bk31:auto_generated\|a_dpfifo_iq31:dpfifo\"" {  } { { "db/scfifo_bk31.tdf" "dpfifo" { Text "D:/FPGA/adpll/db/scfifo_bk31.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693870016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_h4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_h4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_h4f " "Found entity 1: a_fefifo_h4f" {  } { { "db/a_fefifo_h4f.tdf" "" { Text "D:/FPGA/adpll/db/a_fefifo_h4f.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693870022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693870022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_h4f dac_i2s:dac_i2s_i1\|fifo:fifo_left\|scfifo:scfifo_component\|scfifo_bk31:auto_generated\|a_dpfifo_iq31:dpfifo\|a_fefifo_h4f:fifo_state " "Elaborating entity \"a_fefifo_h4f\" for hierarchy \"dac_i2s:dac_i2s_i1\|fifo:fifo_left\|scfifo:scfifo_component\|scfifo_bk31:auto_generated\|a_dpfifo_iq31:dpfifo\|a_fefifo_h4f:fifo_state\"" {  } { { "db/a_dpfifo_iq31.tdf" "fifo_state" { Text "D:/FPGA/adpll/db/a_dpfifo_iq31.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693870023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_9o7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_9o7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_9o7 " "Found entity 1: cntr_9o7" {  } { { "db/cntr_9o7.tdf" "" { Text "D:/FPGA/adpll/db/cntr_9o7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693870053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693870053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_9o7 dac_i2s:dac_i2s_i1\|fifo:fifo_left\|scfifo:scfifo_component\|scfifo_bk31:auto_generated\|a_dpfifo_iq31:dpfifo\|a_fefifo_h4f:fifo_state\|cntr_9o7:count_usedw " "Elaborating entity \"cntr_9o7\" for hierarchy \"dac_i2s:dac_i2s_i1\|fifo:fifo_left\|scfifo:scfifo_component\|scfifo_bk31:auto_generated\|a_dpfifo_iq31:dpfifo\|a_fefifo_h4f:fifo_state\|cntr_9o7:count_usedw\"" {  } { { "db/a_fefifo_h4f.tdf" "count_usedw" { Text "D:/FPGA/adpll/db/a_fefifo_h4f.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693870053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ogm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ogm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ogm1 " "Found entity 1: altsyncram_ogm1" {  } { { "db/altsyncram_ogm1.tdf" "" { Text "D:/FPGA/adpll/db/altsyncram_ogm1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693870089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693870089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ogm1 dac_i2s:dac_i2s_i1\|fifo:fifo_left\|scfifo:scfifo_component\|scfifo_bk31:auto_generated\|a_dpfifo_iq31:dpfifo\|altsyncram_ogm1:FIFOram " "Elaborating entity \"altsyncram_ogm1\" for hierarchy \"dac_i2s:dac_i2s_i1\|fifo:fifo_left\|scfifo:scfifo_component\|scfifo_bk31:auto_generated\|a_dpfifo_iq31:dpfifo\|altsyncram_ogm1:FIFOram\"" {  } { { "db/a_dpfifo_iq31.tdf" "FIFOram" { Text "D:/FPGA/adpll/db/a_dpfifo_iq31.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693870090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_tnb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_tnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_tnb " "Found entity 1: cntr_tnb" {  } { { "db/cntr_tnb.tdf" "" { Text "D:/FPGA/adpll/db/cntr_tnb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693870120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693870120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_tnb dac_i2s:dac_i2s_i1\|fifo:fifo_left\|scfifo:scfifo_component\|scfifo_bk31:auto_generated\|a_dpfifo_iq31:dpfifo\|cntr_tnb:rd_ptr_count " "Elaborating entity \"cntr_tnb\" for hierarchy \"dac_i2s:dac_i2s_i1\|fifo:fifo_left\|scfifo:scfifo_component\|scfifo_bk31:auto_generated\|a_dpfifo_iq31:dpfifo\|cntr_tnb:rd_ptr_count\"" {  } { { "db/a_dpfifo_iq31.tdf" "rd_ptr_count" { Text "D:/FPGA/adpll/db/a_dpfifo_iq31.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693870120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_sma pll_sma:pll_sma_i1 " "Elaborating entity \"pll_sma\" for hierarchy \"pll_sma:pll_sma_i1\"" {  } { { "adpll_top.vhd" "pll_sma_i1" { Text "D:/FPGA/adpll/adpll_top.vhd" 523 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693870263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_sma:pll_sma_i1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll_sma:pll_sma_i1\|altpll:altpll_component\"" {  } { { "pll_sma.vhd" "altpll_component" { Text "D:/FPGA/adpll/pll_sma.vhd" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693870269 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_sma:pll_sma_i1\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll_sma:pll_sma_i1\|altpll:altpll_component\"" {  } { { "pll_sma.vhd" "" { Text "D:/FPGA/adpll/pll_sma.vhd" 148 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693870271 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_sma:pll_sma_i1\|altpll:altpll_component " "Instantiated megafunction \"pll_sma:pll_sma_i1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "charge_pump_current_bits 1 " "Parameter \"charge_pump_current_bits\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693870271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693870271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693870271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693870271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loop_filter_c_bits 0 " "Parameter \"loop_filter_c_bits\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693870271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loop_filter_r_bits 24 " "Parameter \"loop_filter_r_bits\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693870271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_sma " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_sma\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693870271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693870271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m 19 " "Parameter \"m\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693870271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_initial 1 " "Parameter \"m_initial\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693870271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_ph 0 " "Parameter \"m_ph\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693870271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "n 2 " "Parameter \"n\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693870271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693870271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693870271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693870271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693870271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693870271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693870271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693870271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693870271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693870271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693870271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693870271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693870271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693870271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693870271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693870271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693870271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693870271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693870271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693870271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693870271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693870271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693870271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693870271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693870271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693870271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693870271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693870271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693870271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693870271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693870271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693870271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693870271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693870271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693870271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693870271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693870271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693870271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693870271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693870271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693870271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693870271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693870271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693870271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693870271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "vco_post_scale 2 " "Parameter \"vco_post_scale\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693870271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693870271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c0_high 3 " "Parameter \"c0_high\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693870271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c0_initial 1 " "Parameter \"c0_initial\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693870271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c0_low 2 " "Parameter \"c0_low\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693870271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c0_mode odd " "Parameter \"c0_mode\" = \"odd\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693870271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c0_ph 0 " "Parameter \"c0_ph\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693870271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_counter c0 " "Parameter \"clk0_counter\" = \"c0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693870271 ""}  } { { "pll_sma.vhd" "" { Text "D:/FPGA/adpll/pll_sma.vhd" 148 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1513693870271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_sma_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_sma_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_sma_altpll " "Found entity 1: pll_sma_altpll" {  } { { "db/pll_sma_altpll.v" "" { Text "D:/FPGA/adpll/db/pll_sma_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693870306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693870306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_sma_altpll pll_sma:pll_sma_i1\|altpll:altpll_component\|pll_sma_altpll:auto_generated " "Elaborating entity \"pll_sma_altpll\" for hierarchy \"pll_sma:pll_sma_i1\|altpll:altpll_component\|pll_sma_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693870307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8b24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8b24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8b24 " "Found entity 1: altsyncram_8b24" {  } { { "db/altsyncram_8b24.tdf" "" { Text "D:/FPGA/adpll/db/altsyncram_8b24.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693871997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693871997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tsc " "Found entity 1: mux_tsc" {  } { { "db/mux_tsc.tdf" "" { Text "D:/FPGA/adpll/db/mux_tsc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693872397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693872397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "D:/FPGA/adpll/db/decode_dvf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693872482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693872482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_dgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_dgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_dgi " "Found entity 1: cntr_dgi" {  } { { "db/cntr_dgi.tdf" "" { Text "D:/FPGA/adpll/db/cntr_dgi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693872736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693872736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qgc " "Found entity 1: cmpr_qgc" {  } { { "db/cmpr_qgc.tdf" "" { Text "D:/FPGA/adpll/db/cmpr_qgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693872793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693872793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_m9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_m9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_m9j " "Found entity 1: cntr_m9j" {  } { { "db/cntr_m9j.tdf" "" { Text "D:/FPGA/adpll/db/cntr_m9j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693872880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693872880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ggi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ggi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ggi " "Found entity 1: cntr_ggi" {  } { { "db/cntr_ggi.tdf" "" { Text "D:/FPGA/adpll/db/cntr_ggi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693872975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693872975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "D:/FPGA/adpll/db/cmpr_rgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693873014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693873014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "D:/FPGA/adpll/db/cntr_23j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693873078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693873078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "D:/FPGA/adpll/db/cmpr_ngc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693873119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693873119 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693873538 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1513693873898 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2017.12.19.15:31:17 Progress: Loading sld9e0bd25c/alt_sld_fab_wrapper_hw.tcl " "2017.12.19.15:31:17 Progress: Loading sld9e0bd25c/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693877637 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693880357 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693880579 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693881815 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693881929 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693882043 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693882178 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693882199 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693882206 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1513693882913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld9e0bd25c/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld9e0bd25c/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld9e0bd25c/alt_sld_fab.v" "" { Text "D:/FPGA/adpll/db/ip/sld9e0bd25c/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693883124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693883124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld9e0bd25c/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld9e0bd25c/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld9e0bd25c/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/FPGA/adpll/db/ip/sld9e0bd25c/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693883183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693883183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld9e0bd25c/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld9e0bd25c/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld9e0bd25c/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/FPGA/adpll/db/ip/sld9e0bd25c/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693883184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693883184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld9e0bd25c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld9e0bd25c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld9e0bd25c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/FPGA/adpll/db/ip/sld9e0bd25c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693883234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693883234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld9e0bd25c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld9e0bd25c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld9e0bd25c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/FPGA/adpll/db/ip/sld9e0bd25c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693883297 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld9e0bd25c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/FPGA/adpll/db/ip/sld9e0bd25c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693883297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693883297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld9e0bd25c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld9e0bd25c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld9e0bd25c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/FPGA/adpll/db/ip/sld9e0bd25c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693883348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693883348 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[0\] " "Synthesized away node \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "D:/FPGA/adpll/db/altsyncram_7tb1.tdf" 38 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "D:/FPGA/adpll/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "D:/FPGA/adpll/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "i2s/Audio_Controller/Audio_Controller.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "i2s/dac_i2s.vhd" "" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 193 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693884244 "|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[1\] " "Synthesized away node \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "D:/FPGA/adpll/db/altsyncram_7tb1.tdf" 68 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "D:/FPGA/adpll/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "D:/FPGA/adpll/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "i2s/Audio_Controller/Audio_Controller.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "i2s/dac_i2s.vhd" "" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 193 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693884244 "|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[2\] " "Synthesized away node \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "D:/FPGA/adpll/db/altsyncram_7tb1.tdf" 98 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "D:/FPGA/adpll/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "D:/FPGA/adpll/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "i2s/Audio_Controller/Audio_Controller.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "i2s/dac_i2s.vhd" "" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 193 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693884244 "|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[3\] " "Synthesized away node \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "D:/FPGA/adpll/db/altsyncram_7tb1.tdf" 128 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "D:/FPGA/adpll/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "D:/FPGA/adpll/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "i2s/Audio_Controller/Audio_Controller.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "i2s/dac_i2s.vhd" "" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 193 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693884244 "|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[4\] " "Synthesized away node \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "D:/FPGA/adpll/db/altsyncram_7tb1.tdf" 158 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "D:/FPGA/adpll/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "D:/FPGA/adpll/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "i2s/Audio_Controller/Audio_Controller.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "i2s/dac_i2s.vhd" "" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 193 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693884244 "|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[5\] " "Synthesized away node \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "D:/FPGA/adpll/db/altsyncram_7tb1.tdf" 188 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "D:/FPGA/adpll/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "D:/FPGA/adpll/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "i2s/Audio_Controller/Audio_Controller.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "i2s/dac_i2s.vhd" "" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 193 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693884244 "|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[6\] " "Synthesized away node \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "D:/FPGA/adpll/db/altsyncram_7tb1.tdf" 218 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "D:/FPGA/adpll/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "D:/FPGA/adpll/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "i2s/Audio_Controller/Audio_Controller.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "i2s/dac_i2s.vhd" "" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 193 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693884244 "|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[7\] " "Synthesized away node \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "D:/FPGA/adpll/db/altsyncram_7tb1.tdf" 248 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "D:/FPGA/adpll/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "D:/FPGA/adpll/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "i2s/Audio_Controller/Audio_Controller.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "i2s/dac_i2s.vhd" "" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 193 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693884244 "|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[8\] " "Synthesized away node \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "D:/FPGA/adpll/db/altsyncram_7tb1.tdf" 278 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "D:/FPGA/adpll/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "D:/FPGA/adpll/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "i2s/Audio_Controller/Audio_Controller.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "i2s/dac_i2s.vhd" "" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 193 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693884244 "|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[9\] " "Synthesized away node \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "D:/FPGA/adpll/db/altsyncram_7tb1.tdf" 308 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "D:/FPGA/adpll/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "D:/FPGA/adpll/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "i2s/Audio_Controller/Audio_Controller.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "i2s/dac_i2s.vhd" "" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 193 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693884244 "|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[10\] " "Synthesized away node \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "D:/FPGA/adpll/db/altsyncram_7tb1.tdf" 338 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "D:/FPGA/adpll/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "D:/FPGA/adpll/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "i2s/Audio_Controller/Audio_Controller.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "i2s/dac_i2s.vhd" "" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 193 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693884244 "|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[11\] " "Synthesized away node \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "D:/FPGA/adpll/db/altsyncram_7tb1.tdf" 368 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "D:/FPGA/adpll/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "D:/FPGA/adpll/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "i2s/Audio_Controller/Audio_Controller.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "i2s/dac_i2s.vhd" "" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 193 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693884244 "|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[12\] " "Synthesized away node \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "D:/FPGA/adpll/db/altsyncram_7tb1.tdf" 398 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "D:/FPGA/adpll/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "D:/FPGA/adpll/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "i2s/Audio_Controller/Audio_Controller.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "i2s/dac_i2s.vhd" "" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 193 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693884244 "|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[13\] " "Synthesized away node \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "D:/FPGA/adpll/db/altsyncram_7tb1.tdf" 428 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "D:/FPGA/adpll/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "D:/FPGA/adpll/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "i2s/Audio_Controller/Audio_Controller.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "i2s/dac_i2s.vhd" "" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 193 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693884244 "|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[14\] " "Synthesized away node \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "D:/FPGA/adpll/db/altsyncram_7tb1.tdf" 458 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "D:/FPGA/adpll/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "D:/FPGA/adpll/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "i2s/Audio_Controller/Audio_Controller.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "i2s/dac_i2s.vhd" "" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 193 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693884244 "|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[15\] " "Synthesized away node \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "D:/FPGA/adpll/db/altsyncram_7tb1.tdf" 488 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "D:/FPGA/adpll/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "D:/FPGA/adpll/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "i2s/Audio_Controller/Audio_Controller.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "i2s/dac_i2s.vhd" "" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 193 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693884244 "|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[16\] " "Synthesized away node \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "D:/FPGA/adpll/db/altsyncram_7tb1.tdf" 518 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "D:/FPGA/adpll/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "D:/FPGA/adpll/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "i2s/Audio_Controller/Audio_Controller.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "i2s/dac_i2s.vhd" "" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 193 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693884244 "|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[17\] " "Synthesized away node \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "D:/FPGA/adpll/db/altsyncram_7tb1.tdf" 548 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "D:/FPGA/adpll/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "D:/FPGA/adpll/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "i2s/Audio_Controller/Audio_Controller.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "i2s/dac_i2s.vhd" "" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 193 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693884244 "|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[18\] " "Synthesized away node \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "D:/FPGA/adpll/db/altsyncram_7tb1.tdf" 578 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "D:/FPGA/adpll/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "D:/FPGA/adpll/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "i2s/Audio_Controller/Audio_Controller.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "i2s/dac_i2s.vhd" "" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 193 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693884244 "|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[19\] " "Synthesized away node \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[19\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "D:/FPGA/adpll/db/altsyncram_7tb1.tdf" 608 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "D:/FPGA/adpll/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "D:/FPGA/adpll/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "i2s/Audio_Controller/Audio_Controller.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "i2s/dac_i2s.vhd" "" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 193 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693884244 "|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[20\] " "Synthesized away node \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "D:/FPGA/adpll/db/altsyncram_7tb1.tdf" 638 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "D:/FPGA/adpll/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "D:/FPGA/adpll/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "i2s/Audio_Controller/Audio_Controller.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "i2s/dac_i2s.vhd" "" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 193 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693884244 "|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[21\] " "Synthesized away node \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "D:/FPGA/adpll/db/altsyncram_7tb1.tdf" 668 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "D:/FPGA/adpll/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "D:/FPGA/adpll/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "i2s/Audio_Controller/Audio_Controller.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "i2s/dac_i2s.vhd" "" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 193 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693884244 "|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[22\] " "Synthesized away node \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[22\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "D:/FPGA/adpll/db/altsyncram_7tb1.tdf" 698 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "D:/FPGA/adpll/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "D:/FPGA/adpll/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "i2s/Audio_Controller/Audio_Controller.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "i2s/dac_i2s.vhd" "" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 193 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693884244 "|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[23\] " "Synthesized away node \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[23\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "D:/FPGA/adpll/db/altsyncram_7tb1.tdf" 728 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "D:/FPGA/adpll/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "D:/FPGA/adpll/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "i2s/Audio_Controller/Audio_Controller.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "i2s/dac_i2s.vhd" "" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 193 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693884244 "|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[24\] " "Synthesized away node \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[24\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "D:/FPGA/adpll/db/altsyncram_7tb1.tdf" 758 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "D:/FPGA/adpll/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "D:/FPGA/adpll/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "i2s/Audio_Controller/Audio_Controller.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "i2s/dac_i2s.vhd" "" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 193 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693884244 "|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[25\] " "Synthesized away node \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[25\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "D:/FPGA/adpll/db/altsyncram_7tb1.tdf" 788 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "D:/FPGA/adpll/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "D:/FPGA/adpll/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "i2s/Audio_Controller/Audio_Controller.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "i2s/dac_i2s.vhd" "" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 193 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693884244 "|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[26\] " "Synthesized away node \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[26\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "D:/FPGA/adpll/db/altsyncram_7tb1.tdf" 818 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "D:/FPGA/adpll/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "D:/FPGA/adpll/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "i2s/Audio_Controller/Audio_Controller.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "i2s/dac_i2s.vhd" "" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 193 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693884244 "|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[27\] " "Synthesized away node \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[27\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "D:/FPGA/adpll/db/altsyncram_7tb1.tdf" 848 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "D:/FPGA/adpll/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "D:/FPGA/adpll/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "i2s/Audio_Controller/Audio_Controller.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "i2s/dac_i2s.vhd" "" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 193 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693884244 "|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[28\] " "Synthesized away node \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[28\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "D:/FPGA/adpll/db/altsyncram_7tb1.tdf" 878 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "D:/FPGA/adpll/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "D:/FPGA/adpll/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "i2s/Audio_Controller/Audio_Controller.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "i2s/dac_i2s.vhd" "" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 193 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693884244 "|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[29\] " "Synthesized away node \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[29\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "D:/FPGA/adpll/db/altsyncram_7tb1.tdf" 908 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "D:/FPGA/adpll/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "D:/FPGA/adpll/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "i2s/Audio_Controller/Audio_Controller.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "i2s/dac_i2s.vhd" "" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 193 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693884244 "|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[30\] " "Synthesized away node \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[30\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "D:/FPGA/adpll/db/altsyncram_7tb1.tdf" 938 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "D:/FPGA/adpll/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "D:/FPGA/adpll/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "i2s/Audio_Controller/Audio_Controller.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "i2s/dac_i2s.vhd" "" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 193 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693884244 "|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[31\] " "Synthesized away node \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "D:/FPGA/adpll/db/altsyncram_7tb1.tdf" 968 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "D:/FPGA/adpll/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "D:/FPGA/adpll/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "i2s/Audio_Controller/Audio_Controller.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "i2s/dac_i2s.vhd" "" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 193 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693884244 "|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[0\] " "Synthesized away node \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "D:/FPGA/adpll/db/altsyncram_7tb1.tdf" 38 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "D:/FPGA/adpll/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "D:/FPGA/adpll/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "i2s/Audio_Controller/Audio_Controller.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "i2s/dac_i2s.vhd" "" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 193 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693884244 "|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[1\] " "Synthesized away node \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "D:/FPGA/adpll/db/altsyncram_7tb1.tdf" 68 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "D:/FPGA/adpll/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "D:/FPGA/adpll/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "i2s/Audio_Controller/Audio_Controller.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "i2s/dac_i2s.vhd" "" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 193 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693884244 "|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[2\] " "Synthesized away node \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "D:/FPGA/adpll/db/altsyncram_7tb1.tdf" 98 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "D:/FPGA/adpll/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "D:/FPGA/adpll/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "i2s/Audio_Controller/Audio_Controller.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "i2s/dac_i2s.vhd" "" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 193 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693884244 "|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[3\] " "Synthesized away node \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "D:/FPGA/adpll/db/altsyncram_7tb1.tdf" 128 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "D:/FPGA/adpll/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "D:/FPGA/adpll/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "i2s/Audio_Controller/Audio_Controller.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "i2s/dac_i2s.vhd" "" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 193 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693884244 "|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[4\] " "Synthesized away node \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "D:/FPGA/adpll/db/altsyncram_7tb1.tdf" 158 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "D:/FPGA/adpll/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "D:/FPGA/adpll/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "i2s/Audio_Controller/Audio_Controller.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "i2s/dac_i2s.vhd" "" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 193 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693884244 "|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[5\] " "Synthesized away node \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "D:/FPGA/adpll/db/altsyncram_7tb1.tdf" 188 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "D:/FPGA/adpll/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "D:/FPGA/adpll/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "i2s/Audio_Controller/Audio_Controller.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "i2s/dac_i2s.vhd" "" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 193 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693884244 "|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[6\] " "Synthesized away node \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "D:/FPGA/adpll/db/altsyncram_7tb1.tdf" 218 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "D:/FPGA/adpll/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "D:/FPGA/adpll/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "i2s/Audio_Controller/Audio_Controller.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "i2s/dac_i2s.vhd" "" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 193 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693884244 "|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[7\] " "Synthesized away node \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "D:/FPGA/adpll/db/altsyncram_7tb1.tdf" 248 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "D:/FPGA/adpll/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "D:/FPGA/adpll/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "i2s/Audio_Controller/Audio_Controller.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "i2s/dac_i2s.vhd" "" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 193 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693884244 "|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[8\] " "Synthesized away node \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "D:/FPGA/adpll/db/altsyncram_7tb1.tdf" 278 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "D:/FPGA/adpll/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "D:/FPGA/adpll/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "i2s/Audio_Controller/Audio_Controller.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "i2s/dac_i2s.vhd" "" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 193 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693884244 "|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[9\] " "Synthesized away node \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "D:/FPGA/adpll/db/altsyncram_7tb1.tdf" 308 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "D:/FPGA/adpll/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "D:/FPGA/adpll/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "i2s/Audio_Controller/Audio_Controller.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "i2s/dac_i2s.vhd" "" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 193 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693884244 "|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[10\] " "Synthesized away node \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "D:/FPGA/adpll/db/altsyncram_7tb1.tdf" 338 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "D:/FPGA/adpll/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "D:/FPGA/adpll/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "i2s/Audio_Controller/Audio_Controller.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "i2s/dac_i2s.vhd" "" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 193 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693884244 "|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[11\] " "Synthesized away node \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "D:/FPGA/adpll/db/altsyncram_7tb1.tdf" 368 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "D:/FPGA/adpll/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "D:/FPGA/adpll/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "i2s/Audio_Controller/Audio_Controller.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "i2s/dac_i2s.vhd" "" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 193 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693884244 "|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[12\] " "Synthesized away node \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "D:/FPGA/adpll/db/altsyncram_7tb1.tdf" 398 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "D:/FPGA/adpll/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "D:/FPGA/adpll/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "i2s/Audio_Controller/Audio_Controller.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "i2s/dac_i2s.vhd" "" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 193 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693884244 "|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[13\] " "Synthesized away node \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "D:/FPGA/adpll/db/altsyncram_7tb1.tdf" 428 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "D:/FPGA/adpll/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "D:/FPGA/adpll/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "i2s/Audio_Controller/Audio_Controller.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "i2s/dac_i2s.vhd" "" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 193 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693884244 "|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[14\] " "Synthesized away node \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "D:/FPGA/adpll/db/altsyncram_7tb1.tdf" 458 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "D:/FPGA/adpll/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "D:/FPGA/adpll/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "i2s/Audio_Controller/Audio_Controller.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "i2s/dac_i2s.vhd" "" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 193 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693884244 "|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[15\] " "Synthesized away node \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "D:/FPGA/adpll/db/altsyncram_7tb1.tdf" 488 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "D:/FPGA/adpll/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "D:/FPGA/adpll/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "i2s/Audio_Controller/Audio_Controller.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "i2s/dac_i2s.vhd" "" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 193 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693884244 "|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[16\] " "Synthesized away node \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "D:/FPGA/adpll/db/altsyncram_7tb1.tdf" 518 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "D:/FPGA/adpll/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "D:/FPGA/adpll/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "i2s/Audio_Controller/Audio_Controller.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "i2s/dac_i2s.vhd" "" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 193 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693884244 "|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[17\] " "Synthesized away node \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "D:/FPGA/adpll/db/altsyncram_7tb1.tdf" 548 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "D:/FPGA/adpll/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "D:/FPGA/adpll/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "i2s/Audio_Controller/Audio_Controller.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "i2s/dac_i2s.vhd" "" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 193 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693884244 "|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[18\] " "Synthesized away node \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "D:/FPGA/adpll/db/altsyncram_7tb1.tdf" 578 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "D:/FPGA/adpll/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "D:/FPGA/adpll/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "i2s/Audio_Controller/Audio_Controller.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "i2s/dac_i2s.vhd" "" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 193 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693884244 "|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[19\] " "Synthesized away node \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[19\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "D:/FPGA/adpll/db/altsyncram_7tb1.tdf" 608 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "D:/FPGA/adpll/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "D:/FPGA/adpll/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "i2s/Audio_Controller/Audio_Controller.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "i2s/dac_i2s.vhd" "" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 193 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693884244 "|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[20\] " "Synthesized away node \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "D:/FPGA/adpll/db/altsyncram_7tb1.tdf" 638 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "D:/FPGA/adpll/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "D:/FPGA/adpll/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "i2s/Audio_Controller/Audio_Controller.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "i2s/dac_i2s.vhd" "" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 193 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693884244 "|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[21\] " "Synthesized away node \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "D:/FPGA/adpll/db/altsyncram_7tb1.tdf" 668 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "D:/FPGA/adpll/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "D:/FPGA/adpll/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "i2s/Audio_Controller/Audio_Controller.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "i2s/dac_i2s.vhd" "" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 193 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693884244 "|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[22\] " "Synthesized away node \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[22\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "D:/FPGA/adpll/db/altsyncram_7tb1.tdf" 698 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "D:/FPGA/adpll/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "D:/FPGA/adpll/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "i2s/Audio_Controller/Audio_Controller.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "i2s/dac_i2s.vhd" "" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 193 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693884244 "|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[23\] " "Synthesized away node \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[23\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "D:/FPGA/adpll/db/altsyncram_7tb1.tdf" 728 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "D:/FPGA/adpll/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "D:/FPGA/adpll/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "i2s/Audio_Controller/Audio_Controller.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "i2s/dac_i2s.vhd" "" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 193 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693884244 "|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[24\] " "Synthesized away node \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[24\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "D:/FPGA/adpll/db/altsyncram_7tb1.tdf" 758 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "D:/FPGA/adpll/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "D:/FPGA/adpll/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "i2s/Audio_Controller/Audio_Controller.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "i2s/dac_i2s.vhd" "" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 193 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693884244 "|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[25\] " "Synthesized away node \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[25\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "D:/FPGA/adpll/db/altsyncram_7tb1.tdf" 788 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "D:/FPGA/adpll/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "D:/FPGA/adpll/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "i2s/Audio_Controller/Audio_Controller.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "i2s/dac_i2s.vhd" "" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 193 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693884244 "|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[26\] " "Synthesized away node \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[26\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "D:/FPGA/adpll/db/altsyncram_7tb1.tdf" 818 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "D:/FPGA/adpll/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "D:/FPGA/adpll/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "i2s/Audio_Controller/Audio_Controller.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "i2s/dac_i2s.vhd" "" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 193 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693884244 "|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[27\] " "Synthesized away node \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[27\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "D:/FPGA/adpll/db/altsyncram_7tb1.tdf" 848 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "D:/FPGA/adpll/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "D:/FPGA/adpll/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "i2s/Audio_Controller/Audio_Controller.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "i2s/dac_i2s.vhd" "" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 193 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693884244 "|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[28\] " "Synthesized away node \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[28\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "D:/FPGA/adpll/db/altsyncram_7tb1.tdf" 878 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "D:/FPGA/adpll/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "D:/FPGA/adpll/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "i2s/Audio_Controller/Audio_Controller.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "i2s/dac_i2s.vhd" "" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 193 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693884244 "|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[29\] " "Synthesized away node \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[29\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "D:/FPGA/adpll/db/altsyncram_7tb1.tdf" 908 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "D:/FPGA/adpll/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "D:/FPGA/adpll/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "i2s/Audio_Controller/Audio_Controller.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "i2s/dac_i2s.vhd" "" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 193 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693884244 "|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[30\] " "Synthesized away node \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[30\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "D:/FPGA/adpll/db/altsyncram_7tb1.tdf" 938 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "D:/FPGA/adpll/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "D:/FPGA/adpll/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "i2s/Audio_Controller/Audio_Controller.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "i2s/dac_i2s.vhd" "" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 193 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693884244 "|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[31\] " "Synthesized away node \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "D:/FPGA/adpll/db/altsyncram_7tb1.tdf" 968 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "D:/FPGA/adpll/db/a_dpfifo_as31.tdf" 46 2 0 } } { "db/scfifo_n441.tdf" "" { Text "D:/FPGA/adpll/db/scfifo_n441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "i2s/Audio_Controller/Audio_Controller.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "i2s/dac_i2s.vhd" "" { Text "D:/FPGA/adpll/i2s/dac_i2s.vhd" 193 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 502 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693884244 "|adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1513693884244 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1513693884244 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "16 " "Found 16 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|u0_m0_wo0_cma0_k0 " "RAM logic \"LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|u0_m0_wo0_cma0_k0\" is uninferred due to inappropriate RAM size" {  } { { "LPF2/LPF2_0002_rtl_core.vhd" "u0_m0_wo0_cma0_k0" { Text "D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd" 73 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1513693886716 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|u0_m0_wo0_cma0_k1 " "RAM logic \"LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|u0_m0_wo0_cma0_k1\" is uninferred due to inappropriate RAM size" {  } { { "LPF2/LPF2_0002_rtl_core.vhd" "u0_m0_wo0_cma0_k1" { Text "D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd" 76 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1513693886716 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|u0_m0_wo0_cma0_k2 " "RAM logic \"LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|u0_m0_wo0_cma0_k2\" is uninferred due to inappropriate RAM size" {  } { { "LPF2/LPF2_0002_rtl_core.vhd" "u0_m0_wo0_cma0_k2" { Text "D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd" 79 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1513693886716 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|u0_m0_wo0_cma0_k3 " "RAM logic \"LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|u0_m0_wo0_cma0_k3\" is uninferred due to inappropriate RAM size" {  } { { "LPF2/LPF2_0002_rtl_core.vhd" "u0_m0_wo0_cma0_k3" { Text "D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd" 82 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1513693886716 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|u0_m0_wo0_cma0_k4 " "RAM logic \"LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|u0_m0_wo0_cma0_k4\" is uninferred due to inappropriate RAM size" {  } { { "LPF2/LPF2_0002_rtl_core.vhd" "u0_m0_wo0_cma0_k4" { Text "D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd" 85 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1513693886716 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|u0_m0_wo0_cma0_k5 " "RAM logic \"LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|u0_m0_wo0_cma0_k5\" is uninferred due to inappropriate RAM size" {  } { { "LPF2/LPF2_0002_rtl_core.vhd" "u0_m0_wo0_cma0_k5" { Text "D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd" 88 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1513693886716 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|u0_m0_wo0_cma0_k6 " "RAM logic \"LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|u0_m0_wo0_cma0_k6\" is uninferred due to inappropriate RAM size" {  } { { "LPF2/LPF2_0002_rtl_core.vhd" "u0_m0_wo0_cma0_k6" { Text "D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd" 91 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1513693886716 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|u0_m0_wo0_cma0_k7 " "RAM logic \"LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|u0_m0_wo0_cma0_k7\" is uninferred due to inappropriate RAM size" {  } { { "LPF2/LPF2_0002_rtl_core.vhd" "u0_m0_wo0_cma0_k7" { Text "D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd" 94 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1513693886716 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|u0_m0_wo0_cma0_k8 " "RAM logic \"LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|u0_m0_wo0_cma0_k8\" is uninferred due to inappropriate RAM size" {  } { { "LPF2/LPF2_0002_rtl_core.vhd" "u0_m0_wo0_cma0_k8" { Text "D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd" 97 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1513693886716 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|u0_m0_wo0_cma0_k9 " "RAM logic \"LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|u0_m0_wo0_cma0_k9\" is uninferred due to inappropriate RAM size" {  } { { "LPF2/LPF2_0002_rtl_core.vhd" "u0_m0_wo0_cma0_k9" { Text "D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd" 100 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1513693886716 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|u0_m0_wo0_cma0_k10 " "RAM logic \"LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|u0_m0_wo0_cma0_k10\" is uninferred due to inappropriate RAM size" {  } { { "LPF2/LPF2_0002_rtl_core.vhd" "u0_m0_wo0_cma0_k10" { Text "D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd" 103 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1513693886716 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|u0_m0_wo0_cma0_k11 " "RAM logic \"LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|u0_m0_wo0_cma0_k11\" is uninferred due to inappropriate RAM size" {  } { { "LPF2/LPF2_0002_rtl_core.vhd" "u0_m0_wo0_cma0_k11" { Text "D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd" 106 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1513693886716 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|u0_m0_wo0_cma0_k12 " "RAM logic \"LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|u0_m0_wo0_cma0_k12\" is uninferred due to inappropriate RAM size" {  } { { "LPF2/LPF2_0002_rtl_core.vhd" "u0_m0_wo0_cma0_k12" { Text "D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd" 109 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1513693886716 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|u0_m0_wo0_cma0_k13 " "RAM logic \"LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|u0_m0_wo0_cma0_k13\" is uninferred due to inappropriate RAM size" {  } { { "LPF2/LPF2_0002_rtl_core.vhd" "u0_m0_wo0_cma0_k13" { Text "D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd" 112 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1513693886716 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|u0_m0_wo0_cma0_k14 " "RAM logic \"LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|u0_m0_wo0_cma0_k14\" is uninferred due to inappropriate RAM size" {  } { { "LPF2/LPF2_0002_rtl_core.vhd" "u0_m0_wo0_cma0_k14" { Text "D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd" 115 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1513693886716 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|u0_m0_wo0_cma0_k15 " "RAM logic \"LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|u0_m0_wo0_cma0_k15\" is uninferred due to inappropriate RAM size" {  } { { "LPF2/LPF2_0002_rtl_core.vhd" "u0_m0_wo0_cma0_k15" { Text "D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd" 118 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1513693886716 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1513693886716 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "dds_synthesizer:VCOSin\|Mux12_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"dds_synthesizer:VCOSin\|Mux12_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1513693887563 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 13 " "Parameter WIDTH_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1513693887563 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1513693887563 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16384 " "Parameter NUMWORDS_A set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1513693887563 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1513693887563 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1513693887563 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE adpll.adpll_top0.rtl.mif " "Parameter INIT_FILE set to adpll.adpll_top0.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1513693887563 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693887563 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1513693887563 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "17 " "Inferred 17 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Lowpass:LPFPLL\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Lowpass:LPFPLL\|Mult0\"" {  } { { "Lowpass.vhd" "Mult0" { Text "D:/FPGA/adpll/Lowpass.vhd" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693887565 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|Mult0\"" {  } { { "LPF2/LPF2_0002_rtl_core.vhd" "Mult0" { Text "D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd" 203 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693887565 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MultPhaseDet:MixerSin\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MultPhaseDet:MixerSin\|Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693887565 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|Mult1\"" {  } { { "LPF2/LPF2_0002_rtl_core.vhd" "Mult1" { Text "D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd" 204 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693887565 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|Mult2\"" {  } { { "LPF2/LPF2_0002_rtl_core.vhd" "Mult2" { Text "D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd" 205 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693887565 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|Mult3\"" {  } { { "LPF2/LPF2_0002_rtl_core.vhd" "Mult3" { Text "D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd" 206 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693887565 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|Mult4\"" {  } { { "LPF2/LPF2_0002_rtl_core.vhd" "Mult4" { Text "D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd" 207 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693887565 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|Mult5\"" {  } { { "LPF2/LPF2_0002_rtl_core.vhd" "Mult5" { Text "D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd" 208 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693887565 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|Mult6\"" {  } { { "LPF2/LPF2_0002_rtl_core.vhd" "Mult6" { Text "D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd" 209 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693887565 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|Mult7\"" {  } { { "LPF2/LPF2_0002_rtl_core.vhd" "Mult7" { Text "D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd" 210 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693887565 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|Mult8\"" {  } { { "LPF2/LPF2_0002_rtl_core.vhd" "Mult8" { Text "D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd" 211 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693887565 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|Mult9\"" {  } { { "LPF2/LPF2_0002_rtl_core.vhd" "Mult9" { Text "D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd" 212 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693887565 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|Mult10 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|Mult10\"" {  } { { "LPF2/LPF2_0002_rtl_core.vhd" "Mult10" { Text "D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd" 213 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693887565 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|Mult11 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|Mult11\"" {  } { { "LPF2/LPF2_0002_rtl_core.vhd" "Mult11" { Text "D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd" 214 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693887565 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|Mult12 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|Mult12\"" {  } { { "LPF2/LPF2_0002_rtl_core.vhd" "Mult12" { Text "D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd" 215 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693887565 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|Mult13 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|Mult13\"" {  } { { "LPF2/LPF2_0002_rtl_core.vhd" "Mult13" { Text "D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd" 216 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693887565 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|Mult14 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|Mult14\"" {  } { { "LPF2/LPF2_0002_rtl_core.vhd" "Mult14" { Text "D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd" 217 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693887565 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1513693887565 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dds_synthesizer:VCOSin\|altsyncram:Mux12_rtl_0 " "Elaborated megafunction instantiation \"dds_synthesizer:VCOSin\|altsyncram:Mux12_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693887618 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dds_synthesizer:VCOSin\|altsyncram:Mux12_rtl_0 " "Instantiated megafunction \"dds_synthesizer:VCOSin\|altsyncram:Mux12_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693887618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 13 " "Parameter \"WIDTH_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693887618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 14 " "Parameter \"WIDTHAD_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693887618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16384 " "Parameter \"NUMWORDS_A\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693887618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693887618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693887618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE adpll.adpll_top0.rtl.mif " "Parameter \"INIT_FILE\" = \"adpll.adpll_top0.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693887618 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1513693887618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5pv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5pv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5pv " "Found entity 1: altsyncram_5pv" {  } { { "db/altsyncram_5pv.tdf" "" { Text "D:/FPGA/adpll/db/altsyncram_5pv.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693887651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693887651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_c8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_c8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_c8a " "Found entity 1: decode_c8a" {  } { { "db/decode_c8a.tdf" "" { Text "D:/FPGA/adpll/db/decode_c8a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693887684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693887684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_fob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_fob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_fob " "Found entity 1: mux_fob" {  } { { "db/mux_fob.tdf" "" { Text "D:/FPGA/adpll/db/mux_fob.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693887714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693887714 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Lowpass:LPFPLL\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Lowpass:LPFPLL\|lpm_mult:Mult0\"" {  } { { "Lowpass.vhd" "" { Text "D:/FPGA/adpll/Lowpass.vhd" 55 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693887732 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Lowpass:LPFPLL\|lpm_mult:Mult0 " "Instantiated megafunction \"Lowpass:LPFPLL\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693887732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 18 " "Parameter \"LPM_WIDTHB\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693887732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 26 " "Parameter \"LPM_WIDTHP\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693887732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 26 " "Parameter \"LPM_WIDTHR\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693887732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693887732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693887732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693887732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693887732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693887732 ""}  } { { "Lowpass.vhd" "" { Text "D:/FPGA/adpll/Lowpass.vhd" 55 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1513693887732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_e8t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_e8t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_e8t " "Found entity 1: mult_e8t" {  } { { "db/mult_e8t.tdf" "" { Text "D:/FPGA/adpll/db/mult_e8t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693887762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693887762 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:Mult0\"" {  } { { "LPF2/LPF2_0002_rtl_core.vhd" "" { Text "D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd" 203 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693887767 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:Mult0 " "Instantiated megafunction \"LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 14 " "Parameter \"LPM_WIDTHA\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693887767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693887767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 30 " "Parameter \"LPM_WIDTHP\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693887767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 30 " "Parameter \"LPM_WIDTHR\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693887767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693887767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693887767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693887767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693887767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693887767 ""}  } { { "LPF2/LPF2_0002_rtl_core.vhd" "" { Text "D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd" 203 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1513693887767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_v5t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_v5t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_v5t " "Found entity 1: mult_v5t" {  } { { "db/mult_v5t.tdf" "" { Text "D:/FPGA/adpll/db/mult_v5t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693887799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693887799 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MultPhaseDet:MixerSin\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"MultPhaseDet:MixerSin\|lpm_mult:Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693887805 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MultPhaseDet:MixerSin\|lpm_mult:Mult0 " "Instantiated megafunction \"MultPhaseDet:MixerSin\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 14 " "Parameter \"LPM_WIDTHA\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693887805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 14 " "Parameter \"LPM_WIDTHB\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693887805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 28 " "Parameter \"LPM_WIDTHP\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693887805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 28 " "Parameter \"LPM_WIDTHR\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693887805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693887805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693887805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693887805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693887805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693887805 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1513693887805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_56t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_56t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_56t " "Found entity 1: mult_56t" {  } { { "db/mult_56t.tdf" "" { Text "D:/FPGA/adpll/db/mult_56t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693887839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693887839 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:Mult1\"" {  } { { "LPF2/LPF2_0002_rtl_core.vhd" "" { Text "D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd" 204 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693887844 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:Mult1 " "Instantiated megafunction \"LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 15 " "Parameter \"LPM_WIDTHA\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693887845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693887845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 31 " "Parameter \"LPM_WIDTHP\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693887845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 31 " "Parameter \"LPM_WIDTHR\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693887845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693887845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693887845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693887845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693887845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693887845 ""}  } { { "LPF2/LPF2_0002_rtl_core.vhd" "" { Text "D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd" 204 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1513693887845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_16t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_16t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_16t " "Found entity 1: mult_16t" {  } { { "db/mult_16t.tdf" "" { Text "D:/FPGA/adpll/db/mult_16t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693887877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693887877 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:Mult2\"" {  } { { "LPF2/LPF2_0002_rtl_core.vhd" "" { Text "D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd" 205 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693887883 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:Mult2 " "Instantiated megafunction \"LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 15 " "Parameter \"LPM_WIDTHA\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693887883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693887883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 31 " "Parameter \"LPM_WIDTHP\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693887883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 31 " "Parameter \"LPM_WIDTHR\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693887883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693887883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693887883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693887883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693887883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693887883 ""}  } { { "LPF2/LPF2_0002_rtl_core.vhd" "" { Text "D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd" 205 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1513693887883 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:Mult3\"" {  } { { "LPF2/LPF2_0002_rtl_core.vhd" "" { Text "D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd" 206 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693887890 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:Mult3 " "Instantiated megafunction \"LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:Mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693887890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693887890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693887890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693887890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693887890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693887890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693887890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693887890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693887890 ""}  } { { "LPF2/LPF2_0002_rtl_core.vhd" "" { Text "D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd" 206 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1513693887890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_36t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_36t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_36t " "Found entity 1: mult_36t" {  } { { "db/mult_36t.tdf" "" { Text "D:/FPGA/adpll/db/mult_36t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693887924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693887924 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:Mult4\"" {  } { { "LPF2/LPF2_0002_rtl_core.vhd" "" { Text "D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd" 207 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693887929 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:Mult4 " "Instantiated megafunction \"LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:Mult4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693887929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693887929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693887929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693887929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693887929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693887929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693887929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693887929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693887929 ""}  } { { "LPF2/LPF2_0002_rtl_core.vhd" "" { Text "D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd" 207 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1513693887929 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:Mult5 " "Elaborated megafunction instantiation \"LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:Mult5\"" {  } { { "LPF2/LPF2_0002_rtl_core.vhd" "" { Text "D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd" 208 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693887934 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:Mult5 " "Instantiated megafunction \"LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:Mult5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693887934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693887934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693887934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693887934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693887934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693887934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693887934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693887934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693887934 ""}  } { { "LPF2/LPF2_0002_rtl_core.vhd" "" { Text "D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd" 208 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1513693887934 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:Mult6 " "Elaborated megafunction instantiation \"LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:Mult6\"" {  } { { "LPF2/LPF2_0002_rtl_core.vhd" "" { Text "D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd" 209 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693887939 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:Mult6 " "Instantiated megafunction \"LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:Mult6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693887939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693887939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693887939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693887939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693887939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693887939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693887939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693887939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693887939 ""}  } { { "LPF2/LPF2_0002_rtl_core.vhd" "" { Text "D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd" 209 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1513693887939 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:Mult7 " "Elaborated megafunction instantiation \"LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:Mult7\"" {  } { { "LPF2/LPF2_0002_rtl_core.vhd" "" { Text "D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd" 210 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693887944 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:Mult7 " "Instantiated megafunction \"LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:Mult7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693887944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693887944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693887944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693887944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693887944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693887944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693887944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693887944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693887944 ""}  } { { "LPF2/LPF2_0002_rtl_core.vhd" "" { Text "D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd" 210 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1513693887944 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:Mult9 " "Elaborated megafunction instantiation \"LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:Mult9\"" {  } { { "LPF2/LPF2_0002_rtl_core.vhd" "" { Text "D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd" 212 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693887954 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:Mult9 " "Instantiated megafunction \"LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:Mult9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693887954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693887954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693887954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693887954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693887954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693887954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693887954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693887954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693887954 ""}  } { { "LPF2/LPF2_0002_rtl_core.vhd" "" { Text "D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd" 212 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1513693887954 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:Mult10 " "Elaborated megafunction instantiation \"LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:Mult10\"" {  } { { "LPF2/LPF2_0002_rtl_core.vhd" "" { Text "D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd" 213 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693887960 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:Mult10 " "Instantiated megafunction \"LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:Mult10\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693887960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693887960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693887960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693887960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693887960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693887960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693887960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693887960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693887960 ""}  } { { "LPF2/LPF2_0002_rtl_core.vhd" "" { Text "D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd" 213 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1513693887960 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:Mult11 " "Elaborated megafunction instantiation \"LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:Mult11\"" {  } { { "LPF2/LPF2_0002_rtl_core.vhd" "" { Text "D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd" 214 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693887966 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:Mult11 " "Instantiated megafunction \"LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:Mult11\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693887967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693887967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693887967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693887967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693887967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693887967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693887967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693887967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693887967 ""}  } { { "LPF2/LPF2_0002_rtl_core.vhd" "" { Text "D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd" 214 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1513693887967 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:Mult12 " "Elaborated megafunction instantiation \"LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:Mult12\"" {  } { { "LPF2/LPF2_0002_rtl_core.vhd" "" { Text "D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd" 215 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693887972 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:Mult12 " "Instantiated megafunction \"LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:Mult12\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693887972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 15 " "Parameter \"LPM_WIDTHB\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693887972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 31 " "Parameter \"LPM_WIDTHP\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693887972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 31 " "Parameter \"LPM_WIDTHR\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693887972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693887972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693887972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693887972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693887972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693887972 ""}  } { { "LPF2/LPF2_0002_rtl_core.vhd" "" { Text "D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd" 215 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1513693887972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_26t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_26t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_26t " "Found entity 1: mult_26t" {  } { { "db/mult_26t.tdf" "" { Text "D:/FPGA/adpll/db/mult_26t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693888003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693888003 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:Mult13 " "Elaborated megafunction instantiation \"LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:Mult13\"" {  } { { "LPF2/LPF2_0002_rtl_core.vhd" "" { Text "D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd" 216 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693888009 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:Mult13 " "Instantiated megafunction \"LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:Mult13\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693888009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 15 " "Parameter \"LPM_WIDTHB\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693888009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 31 " "Parameter \"LPM_WIDTHP\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693888009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 31 " "Parameter \"LPM_WIDTHR\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693888009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693888009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693888009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693888009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693888009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693888009 ""}  } { { "LPF2/LPF2_0002_rtl_core.vhd" "" { Text "D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd" 216 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1513693888009 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:Mult14 " "Elaborated megafunction instantiation \"LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:Mult14\"" {  } { { "LPF2/LPF2_0002_rtl_core.vhd" "" { Text "D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd" 217 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693888015 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:Mult14 " "Instantiated megafunction \"LPF2:LPFSin\|LPF2_0002:lpf2_inst\|LPF2_0002_ast:LPF2_0002_ast_inst\|LPF2_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:Mult14\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693888015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 14 " "Parameter \"LPM_WIDTHB\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693888015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 30 " "Parameter \"LPM_WIDTHP\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693888015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 30 " "Parameter \"LPM_WIDTHR\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693888015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693888015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693888015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693888015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693888015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693888015 ""}  } { { "LPF2/LPF2_0002_rtl_core.vhd" "" { Text "D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd" 217 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1513693888015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_06t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_06t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_06t " "Found entity 1: mult_06t" {  } { { "db/mult_06t.tdf" "" { Text "D:/FPGA/adpll/db/mult_06t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513693888046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693888046 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1513693888845 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCDAT " "bidirectional pin \"AUD_ADCDAT\" has no driver" {  } { { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1513693888961 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "bidirectional pin \"AUD_DACLRCK\" has no driver" {  } { { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1513693888961 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1513693888961 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "AD_SCLK VCC pin " "The pin \"AD_SCLK\" is fed by VCC" {  } { { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 52 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1513693888961 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "AD_SDIO GND pin " "The pin \"AD_SDIO\" is fed by GND" {  } { { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 54 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1513693888961 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1513693888961 ""}
{ "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|AUD_ADCLRCK AUD_ADCLRCK " "Removed fan-out from the always-disabled I/O buffer \"dac_i2s:dac_i2s_i1\|Audio_Controller:Audio_Controller_i1\|AUD_ADCLRCK\" to the node \"AUD_ADCLRCK\"" {  } { { "i2s/Audio_Controller/Audio_Controller.v" "" { Text "D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v" 68 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1513693888965 ""}  } {  } 0 13027 "Removed fan-outs from the following always-disabled I/O buffers" 0 0 "Analysis & Synthesis" 0 -1 1513693888965 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_DATA\[8\] " "Latch dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_DATA\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_INDEX\[4\] " "Ports D and ENA on the latch are fed by the same signal dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_INDEX\[4\]" {  } { { "i2s/avconf/avconf.v" "" { Text "D:/FPGA/adpll/i2s/avconf/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513693888968 ""}  } { { "i2s/avconf/avconf.v" "" { Text "D:/FPGA/adpll/i2s/avconf/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513693888968 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_DATA\[2\] " "Latch dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_DATA\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_INDEX\[5\] " "Ports D and ENA on the latch are fed by the same signal dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_INDEX\[5\]" {  } { { "i2s/avconf/avconf.v" "" { Text "D:/FPGA/adpll/i2s/avconf/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513693888968 ""}  } { { "i2s/avconf/avconf.v" "" { Text "D:/FPGA/adpll/i2s/avconf/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513693888968 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_DATA\[9\] " "Latch dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_DATA\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_INDEX\[5\] " "Ports D and ENA on the latch are fed by the same signal dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_INDEX\[5\]" {  } { { "i2s/avconf/avconf.v" "" { Text "D:/FPGA/adpll/i2s/avconf/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513693888968 ""}  } { { "i2s/avconf/avconf.v" "" { Text "D:/FPGA/adpll/i2s/avconf/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513693888968 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_DATA\[1\] " "Latch dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_DATA\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_INDEX\[5\] " "Ports D and ENA on the latch are fed by the same signal dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_INDEX\[5\]" {  } { { "i2s/avconf/avconf.v" "" { Text "D:/FPGA/adpll/i2s/avconf/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513693888968 ""}  } { { "i2s/avconf/avconf.v" "" { Text "D:/FPGA/adpll/i2s/avconf/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513693888968 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_DATA\[7\] " "Latch dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_DATA\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_INDEX\[5\] " "Ports D and ENA on the latch are fed by the same signal dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_INDEX\[5\]" {  } { { "i2s/avconf/avconf.v" "" { Text "D:/FPGA/adpll/i2s/avconf/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513693888968 ""}  } { { "i2s/avconf/avconf.v" "" { Text "D:/FPGA/adpll/i2s/avconf/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513693888968 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_DATA\[0\] " "Latch dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_DATA\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_INDEX\[3\] " "Ports D and ENA on the latch are fed by the same signal dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_INDEX\[3\]" {  } { { "i2s/avconf/avconf.v" "" { Text "D:/FPGA/adpll/i2s/avconf/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513693888968 ""}  } { { "i2s/avconf/avconf.v" "" { Text "D:/FPGA/adpll/i2s/avconf/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513693888968 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_DATA\[10\] " "Latch dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_DATA\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_INDEX\[5\] " "Ports D and ENA on the latch are fed by the same signal dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_INDEX\[5\]" {  } { { "i2s/avconf/avconf.v" "" { Text "D:/FPGA/adpll/i2s/avconf/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513693888968 ""}  } { { "i2s/avconf/avconf.v" "" { Text "D:/FPGA/adpll/i2s/avconf/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513693888968 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_DATA\[4\] " "Latch dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_DATA\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_INDEX\[5\] " "Ports D and ENA on the latch are fed by the same signal dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_INDEX\[5\]" {  } { { "i2s/avconf/avconf.v" "" { Text "D:/FPGA/adpll/i2s/avconf/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513693888968 ""}  } { { "i2s/avconf/avconf.v" "" { Text "D:/FPGA/adpll/i2s/avconf/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513693888968 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_DATA\[11\] " "Latch dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_DATA\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_INDEX\[4\] " "Ports D and ENA on the latch are fed by the same signal dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_INDEX\[4\]" {  } { { "i2s/avconf/avconf.v" "" { Text "D:/FPGA/adpll/i2s/avconf/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513693888968 ""}  } { { "i2s/avconf/avconf.v" "" { Text "D:/FPGA/adpll/i2s/avconf/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513693888968 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_DATA\[3\] " "Latch dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_DATA\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_INDEX\[5\] " "Ports D and ENA on the latch are fed by the same signal dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_INDEX\[5\]" {  } { { "i2s/avconf/avconf.v" "" { Text "D:/FPGA/adpll/i2s/avconf/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513693888968 ""}  } { { "i2s/avconf/avconf.v" "" { Text "D:/FPGA/adpll/i2s/avconf/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513693888968 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_DATA\[6\] " "Latch dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_DATA\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_INDEX\[4\] " "Ports D and ENA on the latch are fed by the same signal dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_INDEX\[4\]" {  } { { "i2s/avconf/avconf.v" "" { Text "D:/FPGA/adpll/i2s/avconf/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513693888968 ""}  } { { "i2s/avconf/avconf.v" "" { Text "D:/FPGA/adpll/i2s/avconf/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513693888968 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_DATA\[5\] " "Latch dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_DATA\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_INDEX\[5\] " "Ports D and ENA on the latch are fed by the same signal dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_INDEX\[5\]" {  } { { "i2s/avconf/avconf.v" "" { Text "D:/FPGA/adpll/i2s/avconf/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513693888968 ""}  } { { "i2s/avconf/avconf.v" "" { Text "D:/FPGA/adpll/i2s/avconf/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513693888968 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_DATA\[15\] " "Latch dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_DATA\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_INDEX\[2\] " "Ports D and ENA on the latch are fed by the same signal dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_INDEX\[2\]" {  } { { "i2s/avconf/avconf.v" "" { Text "D:/FPGA/adpll/i2s/avconf/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513693888968 ""}  } { { "i2s/avconf/avconf.v" "" { Text "D:/FPGA/adpll/i2s/avconf/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513693888968 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_DATA\[13\] " "Latch dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_DATA\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_INDEX\[3\] " "Ports D and ENA on the latch are fed by the same signal dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_INDEX\[3\]" {  } { { "i2s/avconf/avconf.v" "" { Text "D:/FPGA/adpll/i2s/avconf/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513693888969 ""}  } { { "i2s/avconf/avconf.v" "" { Text "D:/FPGA/adpll/i2s/avconf/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513693888969 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_DATA\[14\] " "Latch dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_DATA\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_INDEX\[4\] " "Ports D and ENA on the latch are fed by the same signal dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_INDEX\[4\]" {  } { { "i2s/avconf/avconf.v" "" { Text "D:/FPGA/adpll/i2s/avconf/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513693888969 ""}  } { { "i2s/avconf/avconf.v" "" { Text "D:/FPGA/adpll/i2s/avconf/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513693888969 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_DATA\[12\] " "Latch dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_DATA\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_INDEX\[5\] " "Ports D and ENA on the latch are fed by the same signal dac_i2s:dac_i2s_i1\|avconf:avconf_i1\|LUT_INDEX\[5\]" {  } { { "i2s/avconf/avconf.v" "" { Text "D:/FPGA/adpll/i2s/avconf/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513693888969 ""}  } { { "i2s/avconf/avconf.v" "" { Text "D:/FPGA/adpll/i2s/avconf/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513693888969 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "i2s/avconf/I2C_Controller.v" "" { Text "D:/FPGA/adpll/i2s/avconf/I2C_Controller.v" 72 -1 0 } } { "i2s/avconf/I2C_Controller.v" "" { Text "D:/FPGA/adpll/i2s/avconf/I2C_Controller.v" 63 -1 0 } } { "i2s/avconf/I2C_Controller.v" "" { Text "D:/FPGA/adpll/i2s/avconf/I2C_Controller.v" 68 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1513693888974 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1513693888974 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "AD_SCLK~synth " "Node \"AD_SCLK~synth\"" {  } { { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693889263 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1513693889263 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ADA_OE GND " "Pin \"ADA_OE\" is stuck at GND" {  } { { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513693889263 "|adpll_top|ADA_OE"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADB_OE GND " "Pin \"ADB_OE\" is stuck at GND" {  } { { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513693889263 "|adpll_top|ADB_OE"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADA_SPI_CS VCC " "Pin \"ADA_SPI_CS\" is stuck at VCC" {  } { { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513693889263 "|adpll_top|ADA_SPI_CS"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADB_SPI_CS VCC " "Pin \"ADB_SPI_CS\" is stuck at VCC" {  } { { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513693889263 "|adpll_top|ADB_SPI_CS"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1513693889263 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693889405 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "196 " "196 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1513693890751 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1513693890842 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1513693890842 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_signaltap:auto_signaltap_0 " "Timing-Driven Synthesis is running on partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693891023 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1513693891442 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1513693891442 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693891536 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 61 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 61 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1513693893056 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "3 0 3 0 0 " "Adding 3 node(s), including 0 DDIO, 3 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1513693893108 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513693893108 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "pll_sysclk:pll_sysclk_i1\|altpll:altpll_component\|pll_sysclk_altpll:auto_generated\|pll1 CLK\[1\] clk1_multiply_by clk1_divide_by " "PLL \"pll_sysclk:pll_sysclk_i1\|altpll:altpll_component\|pll_sysclk_altpll:auto_generated\|pll1\" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK\[1\] is not connected" {  } { { "db/pll_sysclk_altpll.v" "" { Text "D:/FPGA/adpll/db/pll_sysclk_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "pll_sysclk.vhd" "" { Text "D:/FPGA/adpll/pll_sysclk.vhd" 163 0 0 } } { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 474 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1513693893265 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "24 " "Design contains 24 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693893418 "|adpll_top|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693893418 "|adpll_top|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693893418 "|adpll_top|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693893418 "|adpll_top|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693893418 "|adpll_top|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693893418 "|adpll_top|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693893418 "|adpll_top|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693893418 "|adpll_top|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693893418 "|adpll_top|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693893418 "|adpll_top|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693893418 "|adpll_top|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693893418 "|adpll_top|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693893418 "|adpll_top|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693893418 "|adpll_top|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693893418 "|adpll_top|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693893418 "|adpll_top|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693893418 "|adpll_top|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693893418 "|adpll_top|SW[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693893418 "|adpll_top|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693893418 "|adpll_top|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693893418 "|adpll_top|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADB_DCO " "No output dependent on input pin \"ADB_DCO\"" {  } { { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693893418 "|adpll_top|ADB_DCO"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADA_OR " "No output dependent on input pin \"ADA_OR\"" {  } { { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693893418 "|adpll_top|ADA_OR"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADB_OR " "No output dependent on input pin \"ADB_OR\"" {  } { { "adpll_top.vhd" "" { Text "D:/FPGA/adpll/adpll_top.vhd" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513693893418 "|adpll_top|ADB_OR"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1513693893418 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3288 " "Implemented 3288 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "58 " "Implemented 58 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1513693893419 ""} { "Info" "ICUT_CUT_TM_OPINS" "41 " "Implemented 41 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1513693893419 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "7 " "Implemented 7 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1513693893419 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2976 " "Implemented 2976 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1513693893419 ""} { "Info" "ICUT_CUT_TM_RAMS" "168 " "Implemented 168 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1513693893419 ""} { "Info" "ICUT_CUT_TM_PLLS" "3 " "Implemented 3 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1513693893419 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "34 " "Implemented 34 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1513693893419 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1513693893419 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 155 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 155 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "846 " "Peak virtual memory: 846 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1513693893495 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 19 15:31:33 2017 " "Processing ended: Tue Dec 19 15:31:33 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1513693893495 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:36 " "Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1513693893495 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:52 " "Total CPU time (on all processors): 00:00:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1513693893495 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1513693893495 ""}
