FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0+ */
/* bench 11768.3.0 29181533dead */
/* bench 11768.3.1 cf166891e7de */
/* bench 11768.3.2 eeb00c66ffe3 */
/* bench 11768.3.3 6f31f2cd1fb4 */
/* bench 11768.3.4 af8a23e74c64 */
 * Device Tree binding constants for Actions Semi S500 Clock Management Unit
 *
 * Copyright (c) 2014 Actions Semi Inc.
 * Copyright (c) 2018 LSI-TEC - Caninos Loucos
 */

#ifndef __DT_BINDINGS_CLOCK_S500_CMU_H
#define __DT_BINDINGS_CLOCK_S500_CMU_H

#define CLK_NONE		0

/* fixed rate clocks */
#define CLK_LOSC		1
#define CLK_HOSC		2

/* pll clocks */
#define CLK_CORE_PLL		3
#define CLK_DEV_PLL		4
#define CLK_DDR_PLL		5
#define CLK_NAND_PLL		6
#define CLK_DISPLAY_PLL		7
#define CLK_ETHERNET_PLL	8
#define CLK_AUDIO_PLL		9

/* system clock */
#define CLK_DEV			10
#define CLK_H			11
#define CLK_AHBPREDIV		12
#define CLK_AHB			13
#define CLK_DE			14
#define CLK_BISP		15
#define CLK_VCE			16
#define CLK_VDE			17

/* peripheral device clock */
#define CLK_TIMER		18
/* bench 15855.5.0 525eea031d50 */
/* bench 15855.5.1 b79ca9083ca0 */
/* bench 15855.5.2 19ae6de2b582 */
/* bench 15855.5.3 e1212cddf180 */
/* bench 15855.5.4 a3309c05ccdb */
/* bench 15855.5.5 27322fc13ce0 */
/* bench 15855.5.6 7c370b4c6f80 */
/* bench 15855.5.7 4c38326cab19 */
/* bench 15855.5.8 8785f4baaa6a */
/* bench 15855.5.9 55a7fdee9fe1 */
/* bench 15855.5.10 a3ed0b61dc92 */
/* bench 15855.5.11 15a12bd2722a */
/* bench 15855.5.12 df335c17d7a4 */
#define CLK_I2C0		19
#define CLK_I2C1		20
#define CLK_I2C2		21
#define CLK_I2C3		22
#define CLK_PWM0		23
#define CLK_PWM1		24
#define CLK_PWM2		25
#define CLK_PWM3		26
#define CLK_PWM4		27
#define CLK_PWM5		28
#define CLK_SD0			29
#define CLK_SD1			30
#define CLK_SD2			31
#define CLK_SENSOR0		32
#define CLK_SENSOR1		33
#define CLK_SPI0		34
#define CLK_SPI1		35
#define CLK_SPI2		36
#define CLK_SPI3		37
#define CLK_UART0		38
#define CLK_UART1		39
#define CLK_UART2		40
#define CLK_UART3		41
#define CLK_UART4		42
#define CLK_UART5		43
#define CLK_UART6		44
#define CLK_DE1			45
#define CLK_DE2			46
#define CLK_I2SRX		47
#define CLK_I2STX		48
#define CLK_HDMI_AUDIO		49
#define CLK_HDMI		50
#define CLK_SPDIF		51
/* bench 16648.7.0 0bf5be07e1e8 */
/* bench 16648.7.1 04e3e3ff1013 */
/* bench 16648.7.2 99292a3702b3 */
/* bench 16648.7.3 7f76ef63ae6b */
/* bench 16648.7.4 f159cb13cba2 */
/* bench 16648.7.5 8f3b6f1802be */
#define CLK_GPIO		55

/* system clock (part 2) */
#define CLK_APB			56
#define CLK_DMAC		57

/* bench 27422.4.0 d5387f00b459 */
/* bench 27422.4.1 9be30044cb09 */
/* bench 27422.4.2 2e29a0e2fd36 */
/* bench 27422.4.3 60c96a536043 */
/* bench 27422.4.4 c865bdebaedd */
/* bench 27422.4.5 ea9c11c3e395 */
/* bench 27422.4.6 964be0babd5c */
/* bench 27422.4.7 89876f67eefe */
/* bench 27422.4.8 fbd138074329 */
#define CLK_NR_CLKS		(CLK_DMAC + 1)

#endif /* __DT_BINDINGS_CLOCK_S500_CMU_H */
