{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1661666497753 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1661666497753 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 28 13:01:37 2022 " "Processing started: Sun Aug 28 13:01:37 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1661666497753 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1661666497753 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Main_SPI -c Main_SPI --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Main_SPI -c Main_SPI --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1661666497753 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1661666497957 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1661666497957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_spi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file main_spi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Main_SPI-main " "Found design unit 1: Main_SPI-main" {  } { { "Main_SPI.vhd" "" { Text "E:/Bai_Tap_Viettel/New folder/driver_i2c_uart_spi/SPI_code/Main_SPI.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661666505060 ""} { "Info" "ISGN_ENTITY_NAME" "1 Main_SPI " "Found entity 1: Main_SPI" {  } { { "Main_SPI.vhd" "" { Text "E:/Bai_Tap_Viettel/New folder/driver_i2c_uart_spi/SPI_code/Main_SPI.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661666505060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1661666505060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master_spi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file master_spi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Master_SPI-main " "Found design unit 1: Master_SPI-main" {  } { { "Master_SPI.vhd" "" { Text "E:/Bai_Tap_Viettel/New folder/driver_i2c_uart_spi/SPI_code/Master_SPI.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661666505060 ""} { "Info" "ISGN_ENTITY_NAME" "1 Master_SPI " "Found entity 1: Master_SPI" {  } { { "Master_SPI.vhd" "" { Text "E:/Bai_Tap_Viettel/New folder/driver_i2c_uart_spi/SPI_code/Master_SPI.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661666505060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1661666505060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slave_spi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file slave_spi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Slave_SPI-main " "Found design unit 1: Slave_SPI-main" {  } { { "Slave_SPI.vhd" "" { Text "E:/Bai_Tap_Viettel/New folder/driver_i2c_uart_spi/SPI_code/Slave_SPI.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661666505065 ""} { "Info" "ISGN_ENTITY_NAME" "1 Slave_SPI " "Found entity 1: Slave_SPI" {  } { { "Slave_SPI.vhd" "" { Text "E:/Bai_Tap_Viettel/New folder/driver_i2c_uart_spi/SPI_code/Slave_SPI.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661666505065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1661666505065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master_spi_miso.vhd 2 1 " "Found 2 design units, including 1 entities, in source file master_spi_miso.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Master_SPI_MISO-main " "Found design unit 1: Master_SPI_MISO-main" {  } { { "Master_SPI_MISO.vhd" "" { Text "E:/Bai_Tap_Viettel/New folder/driver_i2c_uart_spi/SPI_code/Master_SPI_MISO.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661666505068 ""} { "Info" "ISGN_ENTITY_NAME" "1 Master_SPI_MISO " "Found entity 1: Master_SPI_MISO" {  } { { "Master_SPI_MISO.vhd" "" { Text "E:/Bai_Tap_Viettel/New folder/driver_i2c_uart_spi/SPI_code/Master_SPI_MISO.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661666505068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1661666505068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master_spi_scl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file master_spi_scl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Master_SPI_SCL-main " "Found design unit 1: Master_SPI_SCL-main" {  } { { "Master_SPI_SCL.vhd" "" { Text "E:/Bai_Tap_Viettel/New folder/driver_i2c_uart_spi/SPI_code/Master_SPI_SCL.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661666505069 ""} { "Info" "ISGN_ENTITY_NAME" "1 Master_SPI_SCL " "Found entity 1: Master_SPI_SCL" {  } { { "Master_SPI_SCL.vhd" "" { Text "E:/Bai_Tap_Viettel/New folder/driver_i2c_uart_spi/SPI_code/Master_SPI_SCL.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661666505069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1661666505069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master_spi_mosi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file master_spi_mosi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Master_SPI_MOSI-main " "Found design unit 1: Master_SPI_MOSI-main" {  } { { "Master_SPI_MOSI.vhd" "" { Text "E:/Bai_Tap_Viettel/New folder/driver_i2c_uart_spi/SPI_code/Master_SPI_MOSI.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661666505070 ""} { "Info" "ISGN_ENTITY_NAME" "1 Master_SPI_MOSI " "Found entity 1: Master_SPI_MOSI" {  } { { "Master_SPI_MOSI.vhd" "" { Text "E:/Bai_Tap_Viettel/New folder/driver_i2c_uart_spi/SPI_code/Master_SPI_MOSI.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661666505070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1661666505070 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Master_SPI " "Elaborating entity \"Master_SPI\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1661666505084 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "o_MOSI Master_SPI.vhd(23) " "VHDL Signal Declaration warning at Master_SPI.vhd(23): used implicit default value for signal \"o_MOSI\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Master_SPI.vhd" "" { Text "E:/Bai_Tap_Viettel/New folder/driver_i2c_uart_spi/SPI_code/Master_SPI.vhd" 23 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1661666505084 "|Master_SPI"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Busy_MISO Master_SPI.vhd(95) " "Verilog HDL or VHDL warning at Master_SPI.vhd(95): object \"Busy_MISO\" assigned a value but never read" {  } { { "Master_SPI.vhd" "" { Text "E:/Bai_Tap_Viettel/New folder/driver_i2c_uart_spi/SPI_code/Master_SPI.vhd" 95 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1661666505095 "|Master_SPI"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "comple_MOSI Master_SPI.vhd(99) " "Verilog HDL or VHDL warning at Master_SPI.vhd(99): object \"comple_MOSI\" assigned a value but never read" {  } { { "Master_SPI.vhd" "" { Text "E:/Bai_Tap_Viettel/New folder/driver_i2c_uart_spi/SPI_code/Master_SPI.vhd" 99 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1661666505095 "|Master_SPI"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "comple_MISO Master_SPI.vhd(100) " "Verilog HDL or VHDL warning at Master_SPI.vhd(100): object \"comple_MISO\" assigned a value but never read" {  } { { "Master_SPI.vhd" "" { Text "E:/Bai_Tap_Viettel/New folder/driver_i2c_uart_spi/SPI_code/Master_SPI.vhd" 100 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1661666505095 "|Master_SPI"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Master_SPI_SCL Master_SPI_SCL:U1 " "Elaborating entity \"Master_SPI_SCL\" for hierarchy \"Master_SPI_SCL:U1\"" {  } { { "Master_SPI.vhd" "U1" { Text "E:/Bai_Tap_Viettel/New folder/driver_i2c_uart_spi/SPI_code/Master_SPI.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1661666505107 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scl_idle Master_SPI_SCL.vhd(35) " "VHDL Process Statement warning at Master_SPI_SCL.vhd(35): signal \"scl_idle\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Master_SPI_SCL.vhd" "" { Text "E:/Bai_Tap_Viettel/New folder/driver_i2c_uart_spi/SPI_code/Master_SPI_SCL.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1661666505108 "|Master_SPI|Master_SPI_SCL:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_SS Master_SPI_SCL.vhd(39) " "VHDL Process Statement warning at Master_SPI_SCL.vhd(39): signal \"i_SS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Master_SPI_SCL.vhd" "" { Text "E:/Bai_Tap_Viettel/New folder/driver_i2c_uart_spi/SPI_code/Master_SPI_SCL.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1661666505108 "|Master_SPI|Master_SPI_SCL:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scl_idle Master_SPI_SCL.vhd(41) " "VHDL Process Statement warning at Master_SPI_SCL.vhd(41): signal \"scl_idle\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Master_SPI_SCL.vhd" "" { Text "E:/Bai_Tap_Viettel/New folder/driver_i2c_uart_spi/SPI_code/Master_SPI_SCL.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1661666505108 "|Master_SPI|Master_SPI_SCL:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_clk\[0\] Master_SPI_SCL.vhd(31) " "Inferred latch for \"count_clk\[0\]\" at Master_SPI_SCL.vhd(31)" {  } { { "Master_SPI_SCL.vhd" "" { Text "E:/Bai_Tap_Viettel/New folder/driver_i2c_uart_spi/SPI_code/Master_SPI_SCL.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1661666505108 "|Master_SPI|Master_SPI_SCL:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_clk\[1\] Master_SPI_SCL.vhd(31) " "Inferred latch for \"count_clk\[1\]\" at Master_SPI_SCL.vhd(31)" {  } { { "Master_SPI_SCL.vhd" "" { Text "E:/Bai_Tap_Viettel/New folder/driver_i2c_uart_spi/SPI_code/Master_SPI_SCL.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1661666505108 "|Master_SPI|Master_SPI_SCL:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_clk\[2\] Master_SPI_SCL.vhd(31) " "Inferred latch for \"count_clk\[2\]\" at Master_SPI_SCL.vhd(31)" {  } { { "Master_SPI_SCL.vhd" "" { Text "E:/Bai_Tap_Viettel/New folder/driver_i2c_uart_spi/SPI_code/Master_SPI_SCL.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1661666505109 "|Master_SPI|Master_SPI_SCL:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_clk\[3\] Master_SPI_SCL.vhd(31) " "Inferred latch for \"count_clk\[3\]\" at Master_SPI_SCL.vhd(31)" {  } { { "Master_SPI_SCL.vhd" "" { Text "E:/Bai_Tap_Viettel/New folder/driver_i2c_uart_spi/SPI_code/Master_SPI_SCL.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1661666505109 "|Master_SPI|Master_SPI_SCL:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_SCL Master_SPI_SCL.vhd(29) " "Inferred latch for \"o_SCL\" at Master_SPI_SCL.vhd(29)" {  } { { "Master_SPI_SCL.vhd" "" { Text "E:/Bai_Tap_Viettel/New folder/driver_i2c_uart_spi/SPI_code/Master_SPI_SCL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1661666505109 "|Master_SPI|Master_SPI_SCL:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scl_idle Master_SPI_SCL.vhd(27) " "Inferred latch for \"scl_idle\" at Master_SPI_SCL.vhd(27)" {  } { { "Master_SPI_SCL.vhd" "" { Text "E:/Bai_Tap_Viettel/New folder/driver_i2c_uart_spi/SPI_code/Master_SPI_SCL.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1661666505109 "|Master_SPI|Master_SPI_SCL:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Master_SPI_MOSI Master_SPI_MOSI:U2 " "Elaborating entity \"Master_SPI_MOSI\" for hierarchy \"Master_SPI_MOSI:U2\"" {  } { { "Master_SPI.vhd" "U2" { Text "E:/Bai_Tap_Viettel/New folder/driver_i2c_uart_spi/SPI_code/Master_SPI.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1661666505113 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_CPHA Master_SPI_MOSI.vhd(63) " "VHDL Process Statement warning at Master_SPI_MOSI.vhd(63): signal \"i_CPHA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Master_SPI_MOSI.vhd" "" { Text "E:/Bai_Tap_Viettel/New folder/driver_i2c_uart_spi/SPI_code/Master_SPI_MOSI.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1661666505113 "|Master_SPI|Master_SPI_MOSI:U2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pre_SS Master_SPI_MOSI.vhd(68) " "VHDL Process Statement warning at Master_SPI_MOSI.vhd(68): signal \"pre_SS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Master_SPI_MOSI.vhd" "" { Text "E:/Bai_Tap_Viettel/New folder/driver_i2c_uart_spi/SPI_code/Master_SPI_MOSI.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1661666505114 "|Master_SPI|Master_SPI_MOSI:U2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_CPHA Master_SPI_MOSI.vhd(68) " "VHDL Process Statement warning at Master_SPI_MOSI.vhd(68): signal \"i_CPHA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Master_SPI_MOSI.vhd" "" { Text "E:/Bai_Tap_Viettel/New folder/driver_i2c_uart_spi/SPI_code/Master_SPI_MOSI.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1661666505114 "|Master_SPI|Master_SPI_MOSI:U2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_Data_TX Master_SPI_MOSI.vhd(69) " "VHDL Process Statement warning at Master_SPI_MOSI.vhd(69): signal \"i_Data_TX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Master_SPI_MOSI.vhd" "" { Text "E:/Bai_Tap_Viettel/New folder/driver_i2c_uart_spi/SPI_code/Master_SPI_MOSI.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1661666505114 "|Master_SPI|Master_SPI_MOSI:U2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_CPHA Master_SPI_MOSI.vhd(71) " "VHDL Process Statement warning at Master_SPI_MOSI.vhd(71): signal \"i_CPHA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Master_SPI_MOSI.vhd" "" { Text "E:/Bai_Tap_Viettel/New folder/driver_i2c_uart_spi/SPI_code/Master_SPI_MOSI.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1661666505114 "|Master_SPI|Master_SPI_MOSI:U2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "frame_TX Master_SPI_MOSI.vhd(54) " "VHDL Process Statement warning at Master_SPI_MOSI.vhd(54): inferring latch(es) for signal or variable \"frame_TX\", which holds its previous value in one or more paths through the process" {  } { { "Master_SPI_MOSI.vhd" "" { Text "E:/Bai_Tap_Viettel/New folder/driver_i2c_uart_spi/SPI_code/Master_SPI_MOSI.vhd" 54 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1661666505114 "|Master_SPI|Master_SPI_MOSI:U2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_CPHA Master_SPI_MOSI.vhd(98) " "VHDL Process Statement warning at Master_SPI_MOSI.vhd(98): signal \"i_CPHA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Master_SPI_MOSI.vhd" "" { Text "E:/Bai_Tap_Viettel/New folder/driver_i2c_uart_spi/SPI_code/Master_SPI_MOSI.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1661666505114 "|Master_SPI|Master_SPI_MOSI:U2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pre_SS Master_SPI_MOSI.vhd(105) " "VHDL Process Statement warning at Master_SPI_MOSI.vhd(105): signal \"pre_SS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Master_SPI_MOSI.vhd" "" { Text "E:/Bai_Tap_Viettel/New folder/driver_i2c_uart_spi/SPI_code/Master_SPI_MOSI.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1661666505114 "|Master_SPI|Master_SPI_MOSI:U2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_Data_TX Master_SPI_MOSI.vhd(106) " "VHDL Process Statement warning at Master_SPI_MOSI.vhd(106): signal \"i_Data_TX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Master_SPI_MOSI.vhd" "" { Text "E:/Bai_Tap_Viettel/New folder/driver_i2c_uart_spi/SPI_code/Master_SPI_MOSI.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1661666505114 "|Master_SPI|Master_SPI_MOSI:U2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_CPHA Master_SPI_MOSI.vhd(108) " "VHDL Process Statement warning at Master_SPI_MOSI.vhd(108): signal \"i_CPHA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Master_SPI_MOSI.vhd" "" { Text "E:/Bai_Tap_Viettel/New folder/driver_i2c_uart_spi/SPI_code/Master_SPI_MOSI.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1661666505114 "|Master_SPI|Master_SPI_MOSI:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MOSI_rising_edge:frame_TX\[0\] Master_SPI_MOSI.vhd(63) " "Inferred latch for \"MOSI_rising_edge:frame_TX\[0\]\" at Master_SPI_MOSI.vhd(63)" {  } { { "Master_SPI_MOSI.vhd" "" { Text "E:/Bai_Tap_Viettel/New folder/driver_i2c_uart_spi/SPI_code/Master_SPI_MOSI.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1661666505116 "|Master_SPI|Master_SPI_MOSI:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MOSI_rising_edge:frame_TX\[1\] Master_SPI_MOSI.vhd(63) " "Inferred latch for \"MOSI_rising_edge:frame_TX\[1\]\" at Master_SPI_MOSI.vhd(63)" {  } { { "Master_SPI_MOSI.vhd" "" { Text "E:/Bai_Tap_Viettel/New folder/driver_i2c_uart_spi/SPI_code/Master_SPI_MOSI.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1661666505116 "|Master_SPI|Master_SPI_MOSI:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MOSI_rising_edge:frame_TX\[2\] Master_SPI_MOSI.vhd(63) " "Inferred latch for \"MOSI_rising_edge:frame_TX\[2\]\" at Master_SPI_MOSI.vhd(63)" {  } { { "Master_SPI_MOSI.vhd" "" { Text "E:/Bai_Tap_Viettel/New folder/driver_i2c_uart_spi/SPI_code/Master_SPI_MOSI.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1661666505117 "|Master_SPI|Master_SPI_MOSI:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MOSI_rising_edge:frame_TX\[3\] Master_SPI_MOSI.vhd(63) " "Inferred latch for \"MOSI_rising_edge:frame_TX\[3\]\" at Master_SPI_MOSI.vhd(63)" {  } { { "Master_SPI_MOSI.vhd" "" { Text "E:/Bai_Tap_Viettel/New folder/driver_i2c_uart_spi/SPI_code/Master_SPI_MOSI.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1661666505117 "|Master_SPI|Master_SPI_MOSI:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MOSI_rising_edge:frame_TX\[4\] Master_SPI_MOSI.vhd(63) " "Inferred latch for \"MOSI_rising_edge:frame_TX\[4\]\" at Master_SPI_MOSI.vhd(63)" {  } { { "Master_SPI_MOSI.vhd" "" { Text "E:/Bai_Tap_Viettel/New folder/driver_i2c_uart_spi/SPI_code/Master_SPI_MOSI.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1661666505117 "|Master_SPI|Master_SPI_MOSI:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MOSI_rising_edge:frame_TX\[5\] Master_SPI_MOSI.vhd(63) " "Inferred latch for \"MOSI_rising_edge:frame_TX\[5\]\" at Master_SPI_MOSI.vhd(63)" {  } { { "Master_SPI_MOSI.vhd" "" { Text "E:/Bai_Tap_Viettel/New folder/driver_i2c_uart_spi/SPI_code/Master_SPI_MOSI.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1661666505117 "|Master_SPI|Master_SPI_MOSI:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MOSI_rising_edge:frame_TX\[6\] Master_SPI_MOSI.vhd(63) " "Inferred latch for \"MOSI_rising_edge:frame_TX\[6\]\" at Master_SPI_MOSI.vhd(63)" {  } { { "Master_SPI_MOSI.vhd" "" { Text "E:/Bai_Tap_Viettel/New folder/driver_i2c_uart_spi/SPI_code/Master_SPI_MOSI.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1661666505117 "|Master_SPI|Master_SPI_MOSI:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MOSI_rising_edge:frame_TX\[7\] Master_SPI_MOSI.vhd(63) " "Inferred latch for \"MOSI_rising_edge:frame_TX\[7\]\" at Master_SPI_MOSI.vhd(63)" {  } { { "Master_SPI_MOSI.vhd" "" { Text "E:/Bai_Tap_Viettel/New folder/driver_i2c_uart_spi/SPI_code/Master_SPI_MOSI.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1661666505117 "|Master_SPI|Master_SPI_MOSI:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_comple Master_SPI_MOSI.vhd(51) " "Inferred latch for \"o_comple\" at Master_SPI_MOSI.vhd(51)" {  } { { "Master_SPI_MOSI.vhd" "" { Text "E:/Bai_Tap_Viettel/New folder/driver_i2c_uart_spi/SPI_code/Master_SPI_MOSI.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1661666505117 "|Master_SPI|Master_SPI_MOSI:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_BUSY Master_SPI_MOSI.vhd(49) " "Inferred latch for \"o_BUSY\" at Master_SPI_MOSI.vhd(49)" {  } { { "Master_SPI_MOSI.vhd" "" { Text "E:/Bai_Tap_Viettel/New folder/driver_i2c_uart_spi/SPI_code/Master_SPI_MOSI.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1661666505117 "|Master_SPI|Master_SPI_MOSI:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_MOSI Master_SPI_MOSI.vhd(47) " "Inferred latch for \"o_MOSI\" at Master_SPI_MOSI.vhd(47)" {  } { { "Master_SPI_MOSI.vhd" "" { Text "E:/Bai_Tap_Viettel/New folder/driver_i2c_uart_spi/SPI_code/Master_SPI_MOSI.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1661666505117 "|Master_SPI|Master_SPI_MOSI:U2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Master_SPI_MISO Master_SPI_MISO:U3 " "Elaborating entity \"Master_SPI_MISO\" for hierarchy \"Master_SPI_MISO:U3\"" {  } { { "Master_SPI.vhd" "U3" { Text "E:/Bai_Tap_Viettel/New folder/driver_i2c_uart_spi/SPI_code/Master_SPI.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1661666505122 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_CPHA Master_SPI_MISO.vhd(59) " "VHDL Process Statement warning at Master_SPI_MISO.vhd(59): signal \"i_CPHA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Master_SPI_MISO.vhd" "" { Text "E:/Bai_Tap_Viettel/New folder/driver_i2c_uart_spi/SPI_code/Master_SPI_MISO.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1661666505122 "|Master_SPI|Master_SPI_MISO:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_CPHA Master_SPI_MISO.vhd(63) " "VHDL Process Statement warning at Master_SPI_MISO.vhd(63): signal \"i_CPHA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Master_SPI_MISO.vhd" "" { Text "E:/Bai_Tap_Viettel/New folder/driver_i2c_uart_spi/SPI_code/Master_SPI_MISO.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1661666505122 "|Master_SPI|Master_SPI_MISO:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_CPHA Master_SPI_MISO.vhd(94) " "VHDL Process Statement warning at Master_SPI_MISO.vhd(94): signal \"i_CPHA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Master_SPI_MISO.vhd" "" { Text "E:/Bai_Tap_Viettel/New folder/driver_i2c_uart_spi/SPI_code/Master_SPI_MISO.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1661666505122 "|Master_SPI|Master_SPI_MISO:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_CPHA Master_SPI_MISO.vhd(100) " "VHDL Process Statement warning at Master_SPI_MISO.vhd(100): signal \"i_CPHA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Master_SPI_MISO.vhd" "" { Text "E:/Bai_Tap_Viettel/New folder/driver_i2c_uart_spi/SPI_code/Master_SPI_MISO.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1661666505122 "|Master_SPI|Master_SPI_MISO:U3"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 22 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4750 " "Peak virtual memory: 4750 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1661666505209 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 28 13:01:45 2022 " "Processing ended: Sun Aug 28 13:01:45 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1661666505209 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1661666505209 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1661666505209 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1661666505209 ""}
