{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1488886906679 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1488886906681 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 07 12:41:36 2017 " "Processing started: Tue Mar 07 12:41:36 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1488886906681 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1488886906681 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Dyna_test -c Dyna_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off Dyna_test -c Dyna_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1488886906682 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1488886907157 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TXD txd UART_Dynamixel.sv(16) " "Verilog HDL Declaration information at UART_Dynamixel.sv(16): object \"TXD\" differs only in case from object \"txd\" in the same scope" {  } { { "UART_Dynamixel.sv" "" { Text "C:/Users/GuiP/Documents/GitHub/Minibot/Dynamixel/Dyna_test/UART_Dynamixel.sv" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1488886921824 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RXD rxd UART_Dynamixel.sv(15) " "Verilog HDL Declaration information at UART_Dynamixel.sv(15): object \"RXD\" differs only in case from object \"rxd\" in the same scope" {  } { { "UART_Dynamixel.sv" "" { Text "C:/Users/GuiP/Documents/GitHub/Minibot/Dynamixel/Dyna_test/UART_Dynamixel.sv" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1488886921824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_dynamixel.sv 5 5 " "Found 5 design units, including 5 entities, in source file uart_dynamixel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Dynamixel " "Found entity 1: UART_Dynamixel" {  } { { "UART_Dynamixel.sv" "" { Text "C:/Users/GuiP/Documents/GitHub/Minibot/Dynamixel/Dyna_test/UART_Dynamixel.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488886921830 ""} { "Info" "ISGN_ENTITY_NAME" "2 UART_Dynamixel_TXD " "Found entity 2: UART_Dynamixel_TXD" {  } { { "UART_Dynamixel.sv" "" { Text "C:/Users/GuiP/Documents/GitHub/Minibot/Dynamixel/Dyna_test/UART_Dynamixel.sv" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488886921830 ""} { "Info" "ISGN_ENTITY_NAME" "3 UART_TX_BYTE " "Found entity 3: UART_TX_BYTE" {  } { { "UART_Dynamixel.sv" "" { Text "C:/Users/GuiP/Documents/GitHub/Minibot/Dynamixel/Dyna_test/UART_Dynamixel.sv" 150 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488886921830 ""} { "Info" "ISGN_ENTITY_NAME" "4 UART_Dynamixel_RXD " "Found entity 4: UART_Dynamixel_RXD" {  } { { "UART_Dynamixel.sv" "" { Text "C:/Users/GuiP/Documents/GitHub/Minibot/Dynamixel/Dyna_test/UART_Dynamixel.sv" 203 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488886921830 ""} { "Info" "ISGN_ENTITY_NAME" "5 Baudrate_Generator " "Found entity 5: Baudrate_Generator" {  } { { "UART_Dynamixel.sv" "" { Text "C:/Users/GuiP/Documents/GitHub/Minibot/Dynamixel/Dyna_test/UART_Dynamixel.sv" 312 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488886921830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488886921830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dyna_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file dyna_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Dyna_test " "Found entity 1: Dyna_test" {  } { { "Dyna_test.sv" "" { Text "C:/Users/GuiP/Documents/GitHub/Minibot/Dynamixel/Dyna_test/Dyna_test.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488886921835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488886921835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mytestbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file mytestbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MyTestBench " "Found entity 1: MyTestBench" {  } { { "MyTestBench.sv" "" { Text "C:/Users/GuiP/Documents/GitHub/Minibot/Dynamixel/Dyna_test/MyTestBench.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488886921838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488886921838 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Dyna_test " "Elaborating entity \"Dyna_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1488886921880 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Dyna_test.sv(102) " "Verilog HDL assignment warning at Dyna_test.sv(102): truncated value with size 32 to match size of target (1)" {  } { { "Dyna_test.sv" "" { Text "C:/Users/GuiP/Documents/GitHub/Minibot/Dynamixel/Dyna_test/Dyna_test.sv" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1488886921882 "|Dyna_test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED Dyna_test.sv(34) " "Output port \"LED\" at Dyna_test.sv(34) has no driver" {  } { { "Dyna_test.sv" "" { Text "C:/Users/GuiP/Documents/GitHub/Minibot/Dynamixel/Dyna_test/Dyna_test.sv" 34 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1488886921884 "|Dyna_test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_Dynamixel UART_Dynamixel:Thierry " "Elaborating entity \"UART_Dynamixel\" for hierarchy \"UART_Dynamixel:Thierry\"" {  } { { "Dyna_test.sv" "Thierry" { Text "C:/Users/GuiP/Documents/GitHub/Minibot/Dynamixel/Dyna_test/Dyna_test.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488886921899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Baudrate_Generator UART_Dynamixel:Thierry\|Baudrate_Generator:baudgen " "Elaborating entity \"Baudrate_Generator\" for hierarchy \"UART_Dynamixel:Thierry\|Baudrate_Generator:baudgen\"" {  } { { "UART_Dynamixel.sv" "baudgen" { Text "C:/Users/GuiP/Documents/GitHub/Minibot/Dynamixel/Dyna_test/UART_Dynamixel.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488886921902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_Dynamixel_TXD UART_Dynamixel:Thierry\|UART_Dynamixel_TXD:txd " "Elaborating entity \"UART_Dynamixel_TXD\" for hierarchy \"UART_Dynamixel:Thierry\|UART_Dynamixel_TXD:txd\"" {  } { { "UART_Dynamixel.sv" "txd" { Text "C:/Users/GuiP/Documents/GitHub/Minibot/Dynamixel/Dyna_test/UART_Dynamixel.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488886921904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_TX_BYTE UART_Dynamixel:Thierry\|UART_Dynamixel_TXD:txd\|UART_TX_BYTE:ubyte " "Elaborating entity \"UART_TX_BYTE\" for hierarchy \"UART_Dynamixel:Thierry\|UART_Dynamixel_TXD:txd\|UART_TX_BYTE:ubyte\"" {  } { { "UART_Dynamixel.sv" "ubyte" { Text "C:/Users/GuiP/Documents/GitHub/Minibot/Dynamixel/Dyna_test/UART_Dynamixel.sv" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488886921907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_Dynamixel_RXD UART_Dynamixel:Thierry\|UART_Dynamixel_RXD:rxd " "Elaborating entity \"UART_Dynamixel_RXD\" for hierarchy \"UART_Dynamixel:Thierry\|UART_Dynamixel_RXD:rxd\"" {  } { { "UART_Dynamixel.sv" "rxd" { Text "C:/Users/GuiP/Documents/GitHub/Minibot/Dynamixel/Dyna_test/UART_Dynamixel.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488886921908 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[0\] GND " "Pin \"LED\[0\]\" is stuck at GND" {  } { { "Dyna_test.sv" "" { Text "C:/Users/GuiP/Documents/GitHub/Minibot/Dynamixel/Dyna_test/Dyna_test.sv" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1488886922561 "|Dyna_test|LED[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] GND " "Pin \"LED\[1\]\" is stuck at GND" {  } { { "Dyna_test.sv" "" { Text "C:/Users/GuiP/Documents/GitHub/Minibot/Dynamixel/Dyna_test/Dyna_test.sv" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1488886922561 "|Dyna_test|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "Dyna_test.sv" "" { Text "C:/Users/GuiP/Documents/GitHub/Minibot/Dynamixel/Dyna_test/Dyna_test.sv" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1488886922561 "|Dyna_test|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "Dyna_test.sv" "" { Text "C:/Users/GuiP/Documents/GitHub/Minibot/Dynamixel/Dyna_test/Dyna_test.sv" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1488886922561 "|Dyna_test|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "Dyna_test.sv" "" { Text "C:/Users/GuiP/Documents/GitHub/Minibot/Dynamixel/Dyna_test/Dyna_test.sv" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1488886922561 "|Dyna_test|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "Dyna_test.sv" "" { Text "C:/Users/GuiP/Documents/GitHub/Minibot/Dynamixel/Dyna_test/Dyna_test.sv" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1488886922561 "|Dyna_test|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "Dyna_test.sv" "" { Text "C:/Users/GuiP/Documents/GitHub/Minibot/Dynamixel/Dyna_test/Dyna_test.sv" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1488886922561 "|Dyna_test|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "Dyna_test.sv" "" { Text "C:/Users/GuiP/Documents/GitHub/Minibot/Dynamixel/Dyna_test/Dyna_test.sv" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1488886922561 "|Dyna_test|LED[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1488886922561 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "123 " "123 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1488886922567 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/GuiP/Documents/GitHub/Minibot/Dynamixel/Dyna_test/Dyna_test.map.smsg " "Generated suppressed messages file C:/Users/GuiP/Documents/GitHub/Minibot/Dynamixel/Dyna_test/Dyna_test.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1488886922593 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1488886922712 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488886922712 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "Dyna_test.sv" "" { Text "C:/Users/GuiP/Documents/GitHub/Minibot/Dynamixel/Dyna_test/Dyna_test.sv" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488886922756 "|Dyna_test|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "Dyna_test.sv" "" { Text "C:/Users/GuiP/Documents/GitHub/Minibot/Dynamixel/Dyna_test/Dyna_test.sv" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488886922756 "|Dyna_test|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "Dyna_test.sv" "" { Text "C:/Users/GuiP/Documents/GitHub/Minibot/Dynamixel/Dyna_test/Dyna_test.sv" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488886922756 "|Dyna_test|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "Dyna_test.sv" "" { Text "C:/Users/GuiP/Documents/GitHub/Minibot/Dynamixel/Dyna_test/Dyna_test.sv" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488886922756 "|Dyna_test|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "Dyna_test.sv" "" { Text "C:/Users/GuiP/Documents/GitHub/Minibot/Dynamixel/Dyna_test/Dyna_test.sv" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488886922756 "|Dyna_test|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "Dyna_test.sv" "" { Text "C:/Users/GuiP/Documents/GitHub/Minibot/Dynamixel/Dyna_test/Dyna_test.sv" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488886922756 "|Dyna_test|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "Dyna_test.sv" "" { Text "C:/Users/GuiP/Documents/GitHub/Minibot/Dynamixel/Dyna_test/Dyna_test.sv" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488886922756 "|Dyna_test|CLOCK_50"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1488886922756 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "15 " "Implemented 15 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1488886922757 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1488886922757 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1488886922757 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "677 " "Peak virtual memory: 677 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1488886922784 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 07 12:42:02 2017 " "Processing ended: Tue Mar 07 12:42:02 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1488886922784 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1488886922784 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1488886922784 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1488886922784 ""}
