0.7
v2020.2.2
Feb  9 2021
05:21:23
/home/wchen487/Documents/3220_a3/assignment3_part1/assignment3_part1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v,1620176677,verilog,,/home/wchen487/Documents/3220_a3/assignment3_part1/assignment3_part1.srcs/sources_1/imports/assignment3_frame/agex_stage.v,,clk_wiz_0,,,../../../../assignment3_part1.gen/sources_1/ip/clk_wiz_0;../../../../assignment3_part1.srcs/sources_1/imports/assignment3_frame,,,,,
/home/wchen487/Documents/3220_a3/assignment3_part1/assignment3_part1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,1620176677,verilog,,/home/wchen487/Documents/3220_a3/assignment3_part1/assignment3_part1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v,,clk_wiz_0_clk_wiz,,,../../../../assignment3_part1.gen/sources_1/ip/clk_wiz_0;../../../../assignment3_part1.srcs/sources_1/imports/assignment3_frame,,,,,
/home/wchen487/Documents/3220_a3/assignment3_part1/assignment3_part1.sim/sim_1/behav/xsim/glbl.v,1620176677,verilog,,,,glbl,,,,,,,,
/home/wchen487/Documents/3220_a3/assignment3_part1/assignment3_part1.srcs/sources_1/imports/assignment3_frame/VX_define.vh,1620257527,verilog,,,,,,,,,,,,
/home/wchen487/Documents/3220_a3/assignment3_part1/assignment3_part1.srcs/sources_1/imports/assignment3_frame/agex_stage.v,1620273798,verilog,,/home/wchen487/Documents/3220_a3/assignment3_part1/assignment3_part1.srcs/sources_1/imports/assignment3_frame/de_stage.v,/home/wchen487/Documents/3220_a3/assignment3_part1/assignment3_part1.srcs/sources_1/imports/assignment3_frame/VX_define.vh,AGEX_STAGE,,,../../../../assignment3_part1.gen/sources_1/ip/clk_wiz_0;../../../../assignment3_part1.srcs/sources_1/imports/assignment3_frame,,,,,
/home/wchen487/Documents/3220_a3/assignment3_part1/assignment3_part1.srcs/sources_1/imports/assignment3_frame/de_stage.v,1620257527,verilog,,/home/wchen487/Documents/3220_a3/assignment3_part1/assignment3_part1.srcs/sources_1/imports/assignment3_frame/fe_stage.v,/home/wchen487/Documents/3220_a3/assignment3_part1/assignment3_part1.srcs/sources_1/imports/assignment3_frame/VX_define.vh,DE_STAGE;SXT,,,../../../../assignment3_part1.gen/sources_1/ip/clk_wiz_0;../../../../assignment3_part1.srcs/sources_1/imports/assignment3_frame,,,,,
/home/wchen487/Documents/3220_a3/assignment3_part1/assignment3_part1.srcs/sources_1/imports/assignment3_frame/fe_stage.v,1620176677,verilog,,/home/wchen487/Documents/3220_a3/assignment3_part1/assignment3_part1.srcs/sources_1/imports/assignment3_frame/mem_stage.v,/home/wchen487/Documents/3220_a3/assignment3_part1/assignment3_part1.srcs/sources_1/imports/assignment3_frame/VX_define.vh,FE_STAGE,,,../../../../assignment3_part1.gen/sources_1/ip/clk_wiz_0;../../../../assignment3_part1.srcs/sources_1/imports/assignment3_frame,,,,,
/home/wchen487/Documents/3220_a3/assignment3_part1/assignment3_part1.srcs/sources_1/imports/assignment3_frame/mem_stage.v,1620252036,verilog,,/home/wchen487/Documents/3220_a3/assignment3_part1/assignment3_part1.srcs/sources_1/imports/assignment3_frame/project3_frame.v,/home/wchen487/Documents/3220_a3/assignment3_part1/assignment3_part1.srcs/sources_1/imports/assignment3_frame/VX_define.vh,MEM_STAGE,,,../../../../assignment3_part1.gen/sources_1/ip/clk_wiz_0;../../../../assignment3_part1.srcs/sources_1/imports/assignment3_frame,,,,,
/home/wchen487/Documents/3220_a3/assignment3_part1/assignment3_part1.srcs/sources_1/imports/assignment3_frame/project3_frame.v,1620176677,verilog,,/home/wchen487/Documents/3220_a3/assignment3_part1/assignment3_part1.srcs/sources_1/imports/assignment3_frame/wb_stage.v,/home/wchen487/Documents/3220_a3/assignment3_part1/assignment3_part1.srcs/sources_1/imports/assignment3_frame/VX_define.vh,project3_frame,,,../../../../assignment3_part1.gen/sources_1/ip/clk_wiz_0;../../../../assignment3_part1.srcs/sources_1/imports/assignment3_frame,,,,,
/home/wchen487/Documents/3220_a3/assignment3_part1/assignment3_part1.srcs/sources_1/imports/assignment3_frame/tb_project3.v,1620176677,verilog,,,,tb_project3,,,../../../../assignment3_part1.gen/sources_1/ip/clk_wiz_0;../../../../assignment3_part1.srcs/sources_1/imports/assignment3_frame,,,,,
/home/wchen487/Documents/3220_a3/assignment3_part1/assignment3_part1.srcs/sources_1/imports/assignment3_frame/wb_stage.v,1620257527,verilog,,/home/wchen487/Documents/3220_a3/assignment3_part1/assignment3_part1.srcs/sources_1/imports/assignment3_frame/tb_project3.v,/home/wchen487/Documents/3220_a3/assignment3_part1/assignment3_part1.srcs/sources_1/imports/assignment3_frame/VX_define.vh,WB_STAGE,,,../../../../assignment3_part1.gen/sources_1/ip/clk_wiz_0;../../../../assignment3_part1.srcs/sources_1/imports/assignment3_frame,,,,,
