Data_For_RDAFlowver5.0
	top levelúw
dbg_hub
LinkDesign_Blackboxes¶F
synthFileNames©
65¢c:/Users/user/Desktop/uOttaHack_FPGA/fpga_top/fpga_top.runs/impl_1/.Xil/Vivado-18776-DESKTOP-8UDMB9L/dc_drv.0/dc/prj_ip.runs/dbg_hub_synth_1/1993/src/prmtvs_b.vhd¾
57·c:/Users/user/Desktop/uOttaHack_FPGA/fpga_top/fpga_top.runs/impl_1/.Xil/Vivado-18776-DESKTOP-8UDMB9L/dc_drv.0/dc/prj_ip.gen/sources_1/ip/dbg_hub/hdl/fifo_generator_v13_1_vhsyn_rfs.vhdº
37³c:/Users/user/Desktop/uOttaHack_FPGA/fpga_top/fpga_top.runs/impl_1/.Xil/Vivado-18776-DESKTOP-8UDMB9L/dc_drv.0/dc/prj_ip.gen/sources_1/ip/dbg_hub/hdl/verilog/ltlib_v1_0_3_lib_fn.vhR
31LC:/AMDDesignTools/2025.2/Vivado/data/vhdl/src/unisims/retarget/MULT18X18.vhdP
23JC:/AMDDesignTools/2025.2/Vivado/data/verilog/src/unimacro/BRAM_TDP_MACRO.v·
36°c:/Users/user/Desktop/uOttaHack_FPGA/fpga_top/fpga_top.runs/impl_1/.Xil/Vivado-18776-DESKTOP-8UDMB9L/dc_drv.0/dc/prj_ip.gen/sources_1/ip/dbg_hub/hdl/verilog/ltlib_v1_0_3_ver.vhP
21JC:/AMDDesignTools/2025.2/Vivado/data/verilog/src/unimacro/BRAM_SDP_MACRO.vK
17EC:/AMDDesignTools/2025.2/Vivado/data/vhdl/src/unimacro/MACC_MACRO.vhdO
11IC:/AMDDesignTools/2025.2/Vivado/data/vhdl/src/unimacro/BRAM_TDP_MACRO.vhdL
8GC:/AMDDesignTools/2025.2/Vivado/data/vhdl/src/unimacro/ADDSUB_MACRO.vhdK
18EC:/AMDDesignTools/2025.2/Vivado/data/vhdl/src/unimacro/MULT_MACRO.vhdB
3=C:/AMDDesignTools/2025.2/Vivado/scripts/rt/data/unisim_comp.vD
2?C:/AMDDesignTools/2025.2/Vivado/scripts/rt/data/unisim_VPKG.vhd»
46´c:/Users/user/Desktop/uOttaHack_FPGA/fpga_top/fpga_top.runs/impl_1/.Xil/Vivado-18776-DESKTOP-8UDMB9L/dc_drv.0/dc/prj_ip.gen/sources_1/ip/dbg_hub/hdl/verilog/xsdbm_v3_0_5_bs_core.vhN
9IC:/AMDDesignTools/2025.2/Vivado/data/vhdl/src/unimacro/BRAM_SDP_MACRO.vhd·
40°c:/Users/user/Desktop/uOttaHack_FPGA/fpga_top/fpga_top.runs/impl_1/.Xil/Vivado-18776-DESKTOP-8UDMB9L/dc_drv.0/dc/prj_ip.gen/sources_1/ip/dbg_hub/hdl/verilog/xsdbm_v3_0_5_i2x.vhE
4@C:/AMDDesignTools/2025.2/Vivado/scripts/rt/data/internal_cells.v;
56C:/AMDDesignTools/2025.2/Vivado/scripts/rt/data/BUFT.vº
47³c:/Users/user/Desktop/uOttaHack_FPGA/fpga_top/fpga_top.runs/impl_1/.Xil/Vivado-18776-DESKTOP-8UDMB9L/dc_drv.0/dc/prj_ip.gen/sources_1/ip/dbg_hub/hdl/verilog/xsdbm_v3_0_5_bs_ext.vhM
7HC:/AMDDesignTools/2025.2/Vivado/data/vhdl/src/unimacro/ADDMACC_MACRO.vhd¯
38¨c:/Users/user/Desktop/uOttaHack_FPGA/fpga_top/fpga_top.runs/impl_1/.Xil/Vivado-18776-DESKTOP-8UDMB9L/dc_drv.0/dc/prj_ip.gen/sources_1/ip/dbg_hub/hdl/xsdbm_v3_0_vl_rfs.vN
20HC:/AMDDesignTools/2025.2/Vivado/data/verilog/src/unimacro/ADDSUB_MACRO.vR
26LC:/AMDDesignTools/2025.2/Vivado/data/verilog/src/unimacro/EQ_COMPARE_MACRO.vº
49³c:/Users/user/Desktop/uOttaHack_FPGA/fpga_top/fpga_top.runs/impl_1/.Xil/Vivado-18776-DESKTOP-8UDMB9L/dc_drv.0/dc/prj_ip.gen/sources_1/ip/dbg_hub/hdl/verilog/xsdbm_v3_0_5_bs_vec.vhO
19IC:/AMDDesignTools/2025.2/Vivado/data/verilog/src/unimacro/ADDMACC_MACRO.vº
56³c:/Users/user/Desktop/uOttaHack_FPGA/fpga_top/fpga_top.runs/impl_1/.Xil/Vivado-18776-DESKTOP-8UDMB9L/dc_drv.0/dc/prj_ip.gen/sources_1/ip/dbg_hub/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd¯
35¨c:/Users/user/Desktop/uOttaHack_FPGA/fpga_top/fpga_top.runs/impl_1/.Xil/Vivado-18776-DESKTOP-8UDMB9L/dc_drv.0/dc/prj_ip.gen/sources_1/ip/dbg_hub/hdl/ltlib_v1_0_vl_rfs.vQ
13KC:/AMDDesignTools/2025.2/Vivado/data/vhdl/src/unimacro/COUNTER_TC_MACRO.vhd©
66¢c:/Users/user/Desktop/uOttaHack_FPGA/fpga_top/fpga_top.runs/impl_1/.Xil/Vivado-18776-DESKTOP-8UDMB9L/dc_drv.0/dc/prj_ip.runs/dbg_hub_synth_1/1993/src/syn_arit.vhd©
63¢c:/Users/user/Desktop/uOttaHack_FPGA/fpga_top/fpga_top.runs/impl_1/.Xil/Vivado-18776-DESKTOP-8UDMB9L/dc_drv.0/dc/prj_ip.runs/dbg_hub_synth_1/1993/src/timing_b.vhd§
61 c:/Users/user/Desktop/uOttaHack_FPGA/fpga_top/fpga_top.runs/impl_1/.Xil/Vivado-18776-DESKTOP-8UDMB9L/dc_drv.0/dc/prj_ip.runs/dbg_hub_synth_1/1993/src/textio.vhd¶
44¯c:/Users/user/Desktop/uOttaHack_FPGA/fpga_top/fpga_top.runs/impl_1/.Xil/Vivado-18776-DESKTOP-8UDMB9L/dc_drv.0/dc/prj_ip.gen/sources_1/ip/dbg_hub/hdl/verilog/xsdbm_v3_0_5_bs.vh§
54 c:/Users/user/Desktop/uOttaHack_FPGA/fpga_top/fpga_top.runs/impl_1/.Xil/Vivado-18776-DESKTOP-8UDMB9L/dc_drv.0/dc/prj_ip.gen/sources_1/ip/dbg_hub/synth/dbg_hub.vN
6IC:/AMDDesignTools/2025.2/Vivado/data/vhdl/src/unimacro/unimacro_VCOMP.vhdE
1@C:/AMDDesignTools/2025.2/Vivado/scripts/rt/data/unisim_VCOMP.vhd¶
39¯c:/Users/user/Desktop/uOttaHack_FPGA/fpga_top/fpga_top.runs/impl_1/.Xil/Vivado-18776-DESKTOP-8UDMB9L/dc_drv.0/dc/prj_ip.gen/sources_1/ip/dbg_hub/hdl/verilog/xsdbm_v3_0_5_in.vhN
34HC:/AMDDesignTools/2025.2/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.svS
22MC:/AMDDesignTools/2025.2/Vivado/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.vL
29FC:/AMDDesignTools/2025.2/Vivado/data/verilog/src/unimacro/MACC_MACRO.vH
33BC:/AMDDesignTools/2025.2/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.svR
25LC:/AMDDesignTools/2025.2/Vivado/data/verilog/src/unimacro/COUNTER_TC_MACRO.vL
30FC:/AMDDesignTools/2025.2/Vivado/data/verilog/src/unimacro/MULT_MACRO.vS
12MC:/AMDDesignTools/2025.2/Vivado/data/vhdl/src/unimacro/COUNTER_LOAD_MACRO.vhdS
32MC:/AMDDesignTools/2025.2/Vivado/data/vhdl/src/unisims/retarget/MULT18X18S.vhdV
27PC:/AMDDesignTools/2025.2/Vivado/data/verilog/src/unimacro/FIFO_DUALCLOCK_MACRO.v©
68¢c:/Users/user/Desktop/uOttaHack_FPGA/fpga_top/fpga_top.runs/impl_1/.Xil/Vivado-18776-DESKTOP-8UDMB9L/dc_drv.0/dc/prj_ip.runs/dbg_hub_synth_1/1993/src/syn_sign.vhdU
15OC:/AMDDesignTools/2025.2/Vivado/data/vhdl/src/unimacro/FIFO_DUALCLOCK_MACRO.vhdP
16JC:/AMDDesignTools/2025.2/Vivado/data/vhdl/src/unimacro/FIFO_SYNC_MACRO.vhdQ
14KC:/AMDDesignTools/2025.2/Vivado/data/vhdl/src/unimacro/EQ_COMPARE_MACRO.vhd©
69¢c:/Users/user/Desktop/uOttaHack_FPGA/fpga_top/fpga_top.runs/impl_1/.Xil/Vivado-18776-DESKTOP-8UDMB9L/dc_drv.0/dc/prj_ip.runs/dbg_hub_synth_1/1993/src/syn_misc.vhd¿
50¸c:/Users/user/Desktop/uOttaHack_FPGA/fpga_top/fpga_top.runs/impl_1/.Xil/Vivado-18776-DESKTOP-8UDMB9L/dc_drv.0/dc/prj_ip.gen/sources_1/ip/dbg_hub/hdl/verilog/xsdbm_v3_0_5_bs_core_vec.vhº
52³c:/Users/user/Desktop/uOttaHack_FPGA/fpga_top/fpga_top.runs/impl_1/.Xil/Vivado-18776-DESKTOP-8UDMB9L/dc_drv.0/dc/prj_ip.gen/sources_1/ip/dbg_hub/hdl/verilog/xsdbm_v3_0_5_id_map.vh
NumFileNames70Â
48»c:/Users/user/Desktop/uOttaHack_FPGA/fpga_top/fpga_top.runs/impl_1/.Xil/Vivado-18776-DESKTOP-8UDMB9L/dc_drv.0/dc/prj_ip.gen/sources_1/ip/dbg_hub/hdl/verilog/xsdbm_v3_0_5_bsid_vec_ports.vh¼
42µc:/Users/user/Desktop/uOttaHack_FPGA/fpga_top/fpga_top.runs/impl_1/.Xil/Vivado-18776-DESKTOP-8UDMB9L/dc_drv.0/dc/prj_ip.gen/sources_1/ip/dbg_hub/hdl/verilog/xsdbm_v3_0_5_bs_ports.vh¿
45¸c:/Users/user/Desktop/uOttaHack_FPGA/fpga_top/fpga_top.runs/impl_1/.Xil/Vivado-18776-DESKTOP-8UDMB9L/dc_drv.0/dc/prj_ip.gen/sources_1/ip/dbg_hub/hdl/verilog/xsdbm_v3_0_5_bs_core_ext.vh¾
43·c:/Users/user/Desktop/uOttaHack_FPGA/fpga_top/fpga_top.runs/impl_1/.Xil/Vivado-18776-DESKTOP-8UDMB9L/dc_drv.0/dc/prj_ip.gen/sources_1/ip/dbg_hub/hdl/verilog/xsdbm_v3_0_5_bsid_ports.vh¬
60¥c:/Users/user/Desktop/uOttaHack_FPGA/fpga_top/fpga_top.runs/impl_1/.Xil/Vivado-18776-DESKTOP-8UDMB9L/dc_drv.0/dc/prj_ip.runs/dbg_hub_synth_1/1993/src/numeric_std.vhd·
41°c:/Users/user/Desktop/uOttaHack_FPGA/fpga_top/fpga_top.runs/impl_1/.Xil/Vivado-18776-DESKTOP-8UDMB9L/dc_drv.0/dc/prj_ip.gen/sources_1/ip/dbg_hub/hdl/verilog/xsdbm_v3_0_5_icn.vh©
59¢c:/Users/user/Desktop/uOttaHack_FPGA/fpga_top/fpga_top.runs/impl_1/.Xil/Vivado-18776-DESKTOP-8UDMB9L/dc_drv.0/dc/prj_ip.runs/dbg_hub_synth_1/1993/src/standard.vhd?
559C:/AMDDesignTools/2025.2/Vivado/data/ip/xpm/xpm_VCOMP.vhd¾
53·c:/Users/user/Desktop/uOttaHack_FPGA/fpga_top/fpga_top.runs/impl_1/.Xil/Vivado-18776-DESKTOP-8UDMB9L/dc_drv.0/dc/prj_ip.gen/sources_1/ip/dbg_hub/hdl/verilog/xsdbm_v3_0_5_id_vec_map.vh©
58¢c:/Users/user/Desktop/uOttaHack_FPGA/fpga_top/fpga_top.runs/impl_1/.Xil/Vivado-18776-DESKTOP-8UDMB9L/dc_drv.0/dc/prj_ip.runs/dbg_hub_synth_1/1993/src/std_1164.vhdR
10LC:/AMDDesignTools/2025.2/Vivado/data/vhdl/src/unimacro/BRAM_SINGLE_MACRO.vhdQ
28KC:/AMDDesignTools/2025.2/Vivado/data/verilog/src/unimacro/FIFO_SYNC_MACRO.vT
24NC:/AMDDesignTools/2025.2/Vivado/data/verilog/src/unimacro/COUNTER_LOAD_MACRO.v©
62¢c:/Users/user/Desktop/uOttaHack_FPGA/fpga_top/fpga_top.runs/impl_1/.Xil/Vivado-18776-DESKTOP-8UDMB9L/dc_drv.0/dc/prj_ip.runs/dbg_hub_synth_1/1993/src/timing_p.vhd¾
51·c:/Users/user/Desktop/uOttaHack_FPGA/fpga_top/fpga_top.runs/impl_1/.Xil/Vivado-18776-DESKTOP-8UDMB9L/dc_drv.0/dc/prj_ip.gen/sources_1/ip/dbg_hub/hdl/verilog/xsdbm_v3_0_5_sl_prt_map.vh©
64¢c:/Users/user/Desktop/uOttaHack_FPGA/fpga_top/fpga_top.runs/impl_1/.Xil/Vivado-18776-DESKTOP-8UDMB9L/dc_drv.0/dc/prj_ip.runs/dbg_hub_synth_1/1993/src/prmtvs_p.vhd©
67¢c:/Users/user/Desktop/uOttaHack_FPGA/fpga_top/fpga_top.runs/impl_1/.Xil/Vivado-18776-DESKTOP-8UDMB9L/dc_drv.0/dc/prj_ip.runs/dbg_hub_synth_1/1993/src/syn_unsi.vhdY

synthStatsK
caseNotFullNoDefault

L11993
F38
O
next_state
MnullnameÄ+
ElaboratedNamesForRQSª+
DSP_RAMž
21860355‘ {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg} i
6819841^ {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count0_i} l
47611905` {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/wdc_eq_zero_i__2} –
34086915‰ {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/plusOp_i} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/plusOp_i} Q
3080193F {inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter0_i} –
33173507‰ {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp_i} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp_i} R
3321857G {inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg0_i} c
50216961W {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/count0_i} L
11280385@ {inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT0_i} ^
47276033R {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr0_i} K
3760129@ {inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/CORE_ID_SEL_i} K
11571201? {inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iGOT_SYNC_i} d
6840321Y {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/cnt_is_zero_i} g
47640577[ {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd0_i} r
10227713f {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt0_i} i
7303169^ {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_bit_count0_i} i
47644673] {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/wdc_eq_zero_i} Ú
49123329Í {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_i__0} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_i} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_i__0} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_i} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_i__0} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_i} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_i__0} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_i} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_i__0} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_i} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_i__0} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_i} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_i__0} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_i} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_i__0} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_i} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_i__0} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_i} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_i__0} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_i__0} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_rd_flush_r_i} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_rd_flush_r_i__0} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_i} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_i__0} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_i__0} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_i__0} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_i__0} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rdmux_sel_r_i__0} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_i__0} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_i} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_i__0} v
9691137k {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_ICON_INTERFACE_SEL_MASK/SL_DEN_MASK_O_i} d
50221057X {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/timeout_i} K
3878913@ {inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/COMMAND_SEL_i} 
blackBoxInfoê
synth_design¸
args¯-define default::[not_specified] -verilog_define default::[not_specified] -vhdl_define default::[not_specified] -top  dbg_hub -part  xczu5ev-fbvb900-2-e -incremental_mode off 
blackBoxPerc	-nan(ind)
Runtime1
	directive 
Cputime1
isIncremental0
Threads used2
resynthPerc0.00œ
synth_design_metrics
hierMFO0
caseNotFullNoDefault1$
mismatchedAddSubOperatorWidths-1
srlsWithResetLogic-1
lowMaxFanout-1
bigRAMs-1
	smallSrls-1
shallowRAMWithAttribute-1
NetsWithMixedFanouts-1
DSPsWithKeep0
NumUnregisteredPorts0
RQS_Results