
.\rom_0x08003000.elf:     file format elf32-littlearm
.\rom_0x08003000.elf
architecture: arm, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x08003000

Program Header:
0x70000001 off    0x0000a428 vaddr 0x0800a428 paddr 0x0800a428 align 2**2
         filesz 0x00000008 memsz 0x00000008 flags r--
    LOAD off    0x00000000 vaddr 0x08000000 paddr 0x08000000 align 2**15
         filesz 0x0000a8b8 memsz 0x0000a8b8 flags r-x
    LOAD off    0x00010000 vaddr 0x20000000 paddr 0x0800a8b8 align 2**15
         filesz 0x00000580 memsz 0x000005dc flags rw-
private flags = 5000202: [Version5 EABI] [soft-float ABI] [has entry point]

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00007428  08003000  08003000  00003000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  0800a428  0800a428  0000a428  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .rodata       00000488  0800a430  0800a430  0000a430  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .data         00000580  20000000  0800a8b8  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .bss          0000005c  20000580  0800ae38  00010580  2**2
                  ALLOC
  5 .debug_info   00003d94  00000000  00000000  00010580  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 0000101f  00000000  00000000  00014314  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_aranges 00000180  00000000  00000000  00015338  2**3
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000c70  00000000  00000000  000154b8  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00001012  00000000  00000000  00016128  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .comment      00000030  00000000  00000000  0001713a  2**0
                  CONTENTS, READONLY
 11 .ARM.attributes 00000031  00000000  00000000  0001716a  2**0
                  CONTENTS, READONLY
 12 .debug_frame  00001220  00000000  00000000  0001719c  2**2
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    00000a5a  00000000  00000000  000183bc  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 000001b0  00000000  00000000  00018e16  2**0
                  CONTENTS, READONLY, DEBUGGING
SYMBOL TABLE:
08003000 l    d  .text	00000000 .text
0800a428 l    d  .ARM.exidx	00000000 .ARM.exidx
0800a430 l    d  .rodata	00000000 .rodata
20000000 l    d  .data	00000000 .data
20000580 l    d  .bss	00000000 .bss
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .ARM.attributes	00000000 .ARM.attributes
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    df *ABS*	00000000 crt0.o
20004fff l       *ABS*	00000000 RAM_END
20004c00 l       *ABS*	00000000 PSP_BASE
20004c00 l       *ABS*	00000000 MSP_LIMIT
20005000 l       *ABS*	00000000 MSP_BASE
00000400 l       *ABS*	00000000 MSP_SIZE
08003179 l       .text	00000000 _PSR
0800313a l       .text	00000000 _loop
0800316c l       .text	00000000 fmt
0800317d l       .text	00000000 _r0
08003181 l       .text	00000000 _r1
08003185 l       .text	00000000 _r2
08003189 l       .text	00000000 _r3
0800318d l       .text	00000000 _r4
08003191 l       .text	00000000 _r5
08003195 l       .text	00000000 _r6
08003199 l       .text	00000000 _r7
0800319d l       .text	00000000 _r8
080031a1 l       .text	00000000 _r9
080031a5 l       .text	00000000 _r10
080031a9 l       .text	00000000 _r11
080031ad l       .text	00000000 _r12
080031b1 l       .text	00000000 _PSP
00000000 l    df *ABS*	00000000 clock.c
00000000 l    df *ABS*	00000000 core_cm3.c
00000000 l    df *ABS*	00000000 i2c.c
00000000 l    df *ABS*	00000000 key.c
00000000 l    df *ABS*	00000000 led.c
00000000 l    df *ABS*	00000000 main.c
00000000 l    df *ABS*	00000000 runtime.c
20000580 l       .bss	00000000 .LANCHOR0
20000580 l     O .bss	00000004 heap.4805
00000000 l    df *ABS*	00000000 stm32f10x_it.c
080038e4 l     F .text	00000038 Stack_Dump
20000584 l       .bss	00000000 .LANCHOR1
0800a430 l     O .rodata	00000020 Stack_reg
00000000 l    df *ABS*	00000000 systick.c
00000000 l    df *ABS*	00000000 timer.c
00000000 l    df *ABS*	00000000 uart.c
00000000 l    df *ABS*	00000000 vsprintf.c
00000000 l    df *ABS*	00000000 impure.c
20000004 l     O .data	000000f0 impure_data
00000000 l    df *ABS*	00000000 vfprintf.c
0800a454 l       .rodata	00000000 .LANCHOR0
0800a454 l     O .rodata	00000010 blanks.6752
0800a464 l     O .rodata	00000010 zeroes.6753
00000000 l    df *ABS*	00000000 dtoa.c
08005838 l     F .text	0000014a quorem
00000000 l    df *ABS*	00000000 locale.c
200000f4 l       .data	00000000 .LANCHOR0
200000f4 l     O .data	00000020 lc_ctype_charset
20000118 l     O .data	00000020 lc_message_charset
20000138 l     O .data	00000038 lconv
00000000 l    df *ABS*	00000000 malloc.c
00000000 l    df *ABS*	00000000 mallocr.c
20000170 l       .data	00000000 .LANCHOR0
200005a4 l       .bss	00000000 .LANCHOR1
00000000 l    df *ABS*	00000000 memchr-stub.c
00000000 l    df *ABS*	00000000 memcpy-stub.c
00000000 l    df *ABS*	00000000 mlock.c
00000000 l    df *ABS*	00000000 mprec.c
0800a478 l       .rodata	00000000 .LANCHOR0
0800a478 l     O .rodata	0000000c p05.5301
00000000 l    df *ABS*	00000000 s_fpclassify.c
00000000 l    df *ABS*	00000000 sbrkr.c
00000000 l    df *ABS*	00000000 lib_a-strcmp.o
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 vfprintf.c
0800a5a0 l       .rodata	00000000 .LANCHOR0
0800a5a0 l     O .rodata	00000010 blanks.6696
0800a5b0 l     O .rodata	00000010 zeroes.6697
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 memmove.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 reent.c
00000000 l    df *ABS*	00000000 _udivsi3.o
08009198 l       .text	00000000 .udivsi3_skip_div0_test
00000000 l       *ABS*	00000000 shift
00000000 l    df *ABS*	00000000 _dvmd_tls.o
00000000 l    df *ABS*	00000000 _arm_addsubdf3.o
00000000 l    df *ABS*	00000000 _arm_muldivdf3.o
00000000 l    df *ABS*	00000000 _arm_cmpdf2.o
00000000 l    df *ABS*	00000000 _arm_fixdfsi.o
00000000 l    df *ABS*	00000000 _arm_fixunsdfsi.o
00000000 l    df *ABS*	00000000 _aeabi_uldivmod.o
00000000 l    df *ABS*	00000000 bpabi.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 
08003b3c g     F .text	00000006 EXTI2_IRQHandler
0800327c g     F .text	00000006 __set_PRIMASK
080078d8 g     F .text	00000034 _mprec_log10
08007954 g     F .text	0000005e __any_on
0800a550 g     O .rodata	00000028 __mprec_tinytens
08009c7c g     F .text	00000012 .hidden __aeabi_dcmple
080090a4 g     F .text	0000001a cleanup_glue
08009da4 g     F .text	00000030 .hidden __gnu_uldivmod_helper
08003584 g     F .text	00000026 Key_Poll_Init
08009bb8 g     F .text	0000007a .hidden __cmpdf2
08003acc g     F .text	00000010 DebugMon_Handler
08009bb8 g     F .text	0000007a .hidden __eqdf2
08009dd4 g     F .text	00000352 .hidden __divdi3
08009728 g     F .text	0000005a .hidden __floatdidf
08004364 g     F .text	0000001a vsprintf
08003c00 g     F .text	00000006 TIM1_CC_IRQHandler
08003960 g     F .text	0000012a HardFault_Handler
08006910 g     F .text	00000052 _setlocale_r
08007078 g     F .text	00000002 __malloc_unlock
08003284 g     F .text	00000006 __get_FAULTMASK
08003aec g     F .text	0000000e SysTick_Handler
080032a4 g     F .text	00000004 __REV
08003b04 g     F .text	00000006 PVD_IRQHandler
08008b48 g     F .text	000000ce memmove
08003adc g     F .text	00000010 PendSV_Handler
08003950 g     F .text	00000010 NMI_Handler
0800707c g     F .text	0000006c _Balloc
08003b44 g     F .text	00000006 EXTI3_IRQHandler
08009ba8 g     F .text	0000008a .hidden __gtdf2
080032e0 g     F .text	00000006 __STREXW
080032c8 g     F .text	00000006 __LDREXW
200005d8 g     O .bss	00000004 errno
08009c44 g     F .text	00000010 .hidden __aeabi_cdcmple
08003d3c g     F .text	0000000c SysTick_Get_Load_Time
08003758 g     F .text	00000146 Main
20000590 g     O .bss	00000004 Uart1_Rx_Data
08003da0 g     F .text	0000003e TIM2_Stopwatch_Start
08006fcc g     F .text	000000a6 memcpy
08009c34 g     F .text	00000020 .hidden __aeabi_cdrcmple
08003714 g     F .text	0000001c LED_Display
08004380 g     F .text	000014b4 _svfprintf_r
080096b8 g     F .text	00000022 .hidden __floatsidf
08009bb0 g     F .text	00000082 .hidden __ltdf2
08003b94 g     F .text	00000006 USB_HP_CAN_TX_IRQHandler
08003b2c g     F .text	00000006 EXTI0_IRQHandler
08003744 g     F .text	00000012 LED_All_Off
08003c60 g     F .text	00000006 I2C2_EV_IRQHandler
20000584 g     O .bss	00000004 SysTick_Flag
08009d48 g     F .text	00000000 .hidden __aeabi_uldivmod
080032e8 g     F .text	00000106 I2C_SC16IS752_Init
080079b4 g     F .text	00000050 __fpclassifyd
08007878 g     F .text	0000005e __ratio
080032b0 g     F .text	00000006 __RBIT
20000000 g       .data	00000000 __RW_BASE__
080069ac g     F .text	00000010 malloc
08009198 g     F .text	0000025c .hidden __udivsi3
0800a488 g     O .rodata	000000c8 __mprec_tens
08003aac g     F .text	00000010 UsageFault_Handler
0800328c g     F .text	00000006 __set_FAULTMASK
08006964 g     F .text	0000000a __locale_charset
08009d08 g     F .text	00000040 .hidden __fixunsdfsi
08003b8c g     F .text	00000006 ADC1_2_IRQHandler
200005a4 g     O .bss	00000004 __malloc_top_pad
20000114 g     O .data	00000004 __mb_cur_max
08009698 g     F .text	0000001e .hidden __aeabi_ui2d
08006988 g     F .text	00000008 _localeconv_r
080072d8 g     F .text	00000012 __i2b
08003c70 g     F .text	00000006 SPI1_IRQHandler
08003bac g     F .text	00000006 CAN_SCE_IRQHandler
08009414 g     F .text	00000000 .hidden __aeabi_drsub
08007a04 g     F .text	00000026 _sbrk_r
08003b0c g     F .text	00000006 TAMPER_IRQHandler
080036e4 g     F .text	0000002e LED_Init
08004050 g     F .text	00000022 TIM3_Out_Stop
08009c68 g     F .text	00000012 .hidden __aeabi_dcmplt
080031ec g     F .text	00000058 Clock_Init
200005d0 g     O .bss	00000004 __malloc_max_sbrked_mem
08003500 g     F .text	00000082 I2C_SC16IS752_Write_GPIO
080096dc g     F .text	0000003a .hidden __extendsfdf2
080099d8 g     F .text	000001d0 .hidden __aeabi_ddiv
08009420 g     F .text	00000276 .hidden __adddf3
20000580 g       .data	00000000 __RW_LIMIT__
08004258 g     F .text	00000060 Uart1_Printf
0800347c g     F .text	00000082 I2C_SC16IS752_Config_GPIO
08007710 g     F .text	000000ac __b2d
08009784 g     F .text	00000254 .hidden __aeabi_dmul
08003294 g     F .text	00000006 __get_CONTROL
0800a450 g     O .rodata	00000004 _global_impure_ptr
08008cb8 g     F .text	000003ea _realloc_r
0800a128 g     F .text	00000300 .hidden __udivdi3
08003b6c g     F .text	00000006 DMA1_Channel4_IRQHandler
0800a578 g     O .rodata	00000028 __mprec_bigtens
080071ac g     F .text	00000098 __s2b
08009698 g     F .text	0000001e .hidden __floatunsidf
080038a0 g     F .text	00000044 _sbrk
0800759c g     F .text	00000042 __mcmp
080042b8 g     F .text	00000016 Uart1_Get_Pressed
080042e8 g     F .text	00000042 Uart1_RX_Interrupt_Enable
08003cb8 g     F .text	00000006 USART3_IRQHandler
08003b14 g     F .text	00000006 RTC_IRQHandler
08003244 g     F .text	00000008 __get_PSP
08003638 g     F .text	000000aa Key_ISR_Enable
0800324c g     F .text	00000006 __set_PSP
08003b84 g     F .text	00000006 DMA1_Channel7_IRQHandler
080090c0 g     F .text	000000d6 _reclaim_reent
08007244 g     F .text	0000003c __hi0bits
08009cb8 g     F .text	0000004e .hidden __fixdfsi
08003f94 g     F .text	00000018 TIM4_Change_Value
08003de0 g     F .text	00000026 TIM2_Stopwatch_Stop
08003c18 g     F .text	00000036 TIM4_IRQHandler
08009420 g     F .text	00000276 .hidden __aeabi_dadd
08009bb0 g     F .text	00000082 .hidden __ledf2
08003ba4 g     F .text	00000006 CAN_RX1_IRQHandler
0800742c g     F .text	000000b8 __pow5mult
08009718 g     F .text	0000006a .hidden __aeabi_ul2d
200005a0 g     O .bss	00000004 __nlocale_changed
00000000  w      *UND*	00000000 __sf_fake_stderr
080031b8 g     F .text	00000000 _HardFault_Handler
08003c50 g     F .text	00000006 I2C1_EV_IRQHandler
080030ec g     F .text	00000000 __start
080032b8 g     F .text	00000008 __LDREXB
08009ca4 g     F .text	00000012 .hidden __aeabi_dcmpgt
08003b7c g     F .text	00000006 DMA1_Channel6_IRQHandler
08006f3c g     F .text	00000090 memchr
080089b0 g     F .text	00000198 _free_r
08003c10 g     F .text	00000006 TIM3_IRQHandler
08003b24 g     F .text	00000006 RCC_IRQHandler
08006970 g     F .text	0000000c __locale_mb_cur_max
08009c90 g     F .text	00000012 .hidden __aeabi_dcmpge
08003bf8 g     F .text	00000006 TIM1_TRG_COM_IRQHandler
08003b54 g     F .text	00000006 DMA1_Channel1_IRQHandler
08003274 g     F .text	00000006 __get_PRIMASK
2000059c g     O .bss	00000004 __mlocale_changed
0800941c g     F .text	0000027a .hidden __aeabi_dsub
08003f50 g     F .text	00000020 TIM4_Check_Timeout
20000578 g     O .data	00000004 __malloc_sbrk_base
00000580 g       *ABS*	00000000 __RW_SIZE__
08009718 g     F .text	0000006a .hidden __floatundidf
080074e4 g     F .text	000000b6 __lshift
08007cc8 g     F .text	00000104 __ssprint_r
08003cc0 g     F .text	00000006 EXTI15_10_IRQHandler
2000058c g     O .bss	00000004 TIM4_Expired
0800a8b8 g       *ABS*	00000000 __RW_LOAD_ADDR__
08003cd8 g     F .text	00000048 SysTick_Run
080032ac g     F .text	00000004 __REVSH
080072ec g     F .text	00000140 __multiply
200005a8 g     O .bss	00000028 __malloc_current_mallinfo
080077bc g     F .text	000000ba __d2b
080035d8 g     F .text	0000002e Key_Wait_Key_Released
080096b8 g     F .text	00000022 .hidden __aeabi_i2d
08003000 g       .text	00000000 __RO_BASE__
08009410  w    F .text	00000002 .hidden __aeabi_ldiv0
08003bb4 g     F .text	00000032 EXTI9_5_IRQHandler
080099d8 g     F .text	000001d0 .hidden __divdf3
080033f0 g     F .text	0000008a I2C_SC16IS752_Write_Reg
0800790c g     F .text	00000046 __copybits
20000170 g     O .data	00000408 __malloc_av_
08009784 g     F .text	00000254 .hidden __muldf3
08007074 g     F .text	00000002 __malloc_lock
080088a8 g     F .text	00000062 _calloc_r
08003e08 g     F .text	000000e4 TIM2_Delay
08003c78 g     F .text	00000006 SPI2_IRQHandler
00000000  w      *UND*	00000000 __sf_fake_stdin
08003b9c g     F .text	00000006 USB_LP_CAN_RX0_IRQHandler
08008c18 g     F .text	0000009e memset
08003a8c g     F .text	00000010 MemManage_Handler
200005d4 g     O .bss	00000004 __malloc_max_total_mem
200005d8 g       .bss	00000000 __ZI_LIMIT__
08009198 g     F .text	00000000 .hidden __aeabi_uidiv
08003abc g     F .text	00000010 SVC_Handler
08003d58 g     F .text	00000048 SysTick_OS_Tick
0800329c g     F .text	00000006 __set_CONTROL
08005984 g     F .text	00000f8a _dtoa_r
080069cc g     F .text	0000056e _malloc_r
08009728 g     F .text	0000005a .hidden __aeabi_l2d
08004214 g     F .text	00000042 Uart1_Send_String
080041d8 g     F .text	0000003a Uart1_Send_Byte
080035ac g     F .text	0000002a Key_Get_Pressed
08003fac g     F .text	0000004c TIM3_Out_Init
08003730 g     F .text	00000012 LED_All_On
08003b74 g     F .text	00000006 DMA1_Channel5_IRQHandler
08003b4c g     F .text	00000006 EXTI4_IRQHandler
0800890c g     F .text	000000a2 _malloc_trim_r
08007a2c g     F .text	00000000 strcmp
08003254 g     F .text	00000008 __get_MSP
0800a8b8 g       .rodata	00000000 __RO_LIMIT__
08009bb8 g     F .text	0000007a .hidden __nedf2
20000588 g     O .bss	00000004 Key_Value
20000598 g     O .bss	00000004 _PathLocale
08004330 g     F .text	00000032 _vsprintf_r
08003b64 g     F .text	00000006 DMA1_Channel3_IRQHandler
08006990 g     F .text	00000012 setlocale
080032a8 g     F .text	00000004 __REV16
20000000 g     O .data	00000004 _impure_ptr
08003bf0 g     F .text	00000006 TIM1_UP_IRQHandler
08006984 g     F .text	00000004 __locale_cjk_lang
08007dcc g     F .text	00000adc _svfiprintf_r
0000005c g       *ABS*	00000000 __ZI_SIZE__
08003afc g     F .text	00000006 WWDG_IRQHandler
0800325c g     F .text	00000006 __set_MSP
080076cc g     F .text	00000042 __ulp
08003d48 g     F .text	0000000e SysTick_Stop
08003c08 g     F .text	00000006 TIM2_IRQHandler
08009d08 g     F .text	00000040 .hidden __aeabi_d2uiz
20000580 g       .bss	00000000 __ZI_BASE__
080069a4 g     F .text	00000008 localeconv
08003be8 g     F .text	00000006 TIM1_BRK_IRQHandler
080093f4 g     F .text	0000001a .hidden __aeabi_uidivmod
08003b34 g     F .text	00000006 EXTI1_IRQHandler
0800326c g     F .text	00000006 __set_BASEPRI
08009c54 g     F .text	00000012 .hidden __aeabi_dcmpeq
08003f70 g     F .text	00000022 TIM4_Stop
08003608 g     F .text	0000002e Key_Wait_Key_Pressed
08004120 g     F .text	000000b8 Uart1_Init
08003cc8 g     F .text	00000006 RTCAlarm_IRQHandler
08003cb0 g     F .text	00000006 USART2_IRQHandler
2000057c g     O .data	00000004 __malloc_trim_threshold
0800697c g     F .text	00000008 __locale_msgcharset
080032d8 g     F .text	00000008 __STREXH
080075e0 g     F .text	000000ea __mdiff
08009cb8 g     F .text	0000004e .hidden __aeabi_d2iz
080032c0 g     F .text	00000008 __LDREXH
08003c68 g     F .text	00000006 I2C2_ER_IRQHandler
08003b5c g     F .text	00000006 DMA1_Channel2_IRQHandler
00000000  w      *UND*	00000000 __sf_fake_stdout
20000594 g     O .bss	00000004 Uart1_Rx_In
08009410  w    F .text	00000002 .hidden __aeabi_idiv0
08003b1c g     F .text	00000006 FLASH_IRQHandler
08003a9c g     F .text	00000010 BusFault_Handler
08003c80 g     F .text	00000030 USART1_IRQHandler
08003d30 g     F .text	0000000c SysTick_Get_Time
08007c68 g     F .text	0000005e strlen
08004074 g     F .text	000000a8 TIM4_Repeat_Interrupt_Enable
08003264 g     F .text	00000006 __get_BASEPRI
08009c44 g     F .text	00000010 .hidden __aeabi_cdcmpeq
08009ba8 g     F .text	0000008a .hidden __gedf2
080042d0 g     F .text	00000018 Uart1_Get_Char
08003eec g     F .text	00000062 TIM4_Repeat
08009d74 g     F .text	00000030 .hidden __gnu_ldivmod_helper
08003c58 g     F .text	00000006 I2C1_ER_IRQHandler
08003ff8 g     F .text	00000058 TIM3_Out_Freq_Generation
080096dc g     F .text	0000003a .hidden __aeabi_f2d
080032d0 g     F .text	00000008 __STREXB
0800941c g     F .text	0000027a .hidden __subdf3
08003126 g     F .text	00000000 _Print_Reg
08007280 g     F .text	00000056 __lo0bits
0800391c g     F .text	00000032 Invalid_ISR
08003d20 g     F .text	00000010 SysTick_Check_Timeout
08003cd0 g     F .text	00000006 USBWakeUp_IRQHandler
080069bc g     F .text	00000010 free
08007120 g     F .text	0000008c __multadd
080070e8 g     F .text	00000036 _Bfree



Disassembly of section .text:

08003000 <__RO_BASE__>:
 8003000:	20005000 	andcs	r5, r0, r0
 8003004:	080030ed 	stmdaeq	r0, {r0, r2, r3, r5, r6, r7, ip, sp}
 8003008:	00000000 	andeq	r0, r0, r0
 800300c:	080031b9 	stmdaeq	r0, {r0, r3, r4, r5, r7, r8, ip, sp}
	...
 800303c:	08003aed 	stmdaeq	r0, {r0, r2, r3, r5, r6, r7, r9, fp, ip, sp}
 8003040:	08003afd 	stmdaeq	r0, {r0, r2, r3, r4, r5, r6, r7, r9, fp, ip, sp}
 8003044:	08003b05 	stmdaeq	r0, {r0, r2, r8, r9, fp, ip, sp}
 8003048:	08003b0d 	stmdaeq	r0, {r0, r2, r3, r8, r9, fp, ip, sp}
 800304c:	08003b15 	stmdaeq	r0, {r0, r2, r4, r8, r9, fp, ip, sp}
 8003050:	08003b1d 	stmdaeq	r0, {r0, r2, r3, r4, r8, r9, fp, ip, sp}
 8003054:	08003b25 	stmdaeq	r0, {r0, r2, r5, r8, r9, fp, ip, sp}
 8003058:	08003b2d 	stmdaeq	r0, {r0, r2, r3, r5, r8, r9, fp, ip, sp}
 800305c:	08003b35 	stmdaeq	r0, {r0, r2, r4, r5, r8, r9, fp, ip, sp}
 8003060:	08003b3d 	stmdaeq	r0, {r0, r2, r3, r4, r5, r8, r9, fp, ip, sp}
 8003064:	08003b45 	stmdaeq	r0, {r0, r2, r6, r8, r9, fp, ip, sp}
 8003068:	08003b4d 	stmdaeq	r0, {r0, r2, r3, r6, r8, r9, fp, ip, sp}
 800306c:	08003b55 	stmdaeq	r0, {r0, r2, r4, r6, r8, r9, fp, ip, sp}
 8003070:	08003b5d 	stmdaeq	r0, {r0, r2, r3, r4, r6, r8, r9, fp, ip, sp}
 8003074:	08003b65 	stmdaeq	r0, {r0, r2, r5, r6, r8, r9, fp, ip, sp}
 8003078:	08003b6d 	stmdaeq	r0, {r0, r2, r3, r5, r6, r8, r9, fp, ip, sp}
 800307c:	08003b75 	stmdaeq	r0, {r0, r2, r4, r5, r6, r8, r9, fp, ip, sp}
 8003080:	08003b7d 	stmdaeq	r0, {r0, r2, r3, r4, r5, r6, r8, r9, fp, ip, sp}
 8003084:	08003b85 	stmdaeq	r0, {r0, r2, r7, r8, r9, fp, ip, sp}
 8003088:	08003b8d 	stmdaeq	r0, {r0, r2, r3, r7, r8, r9, fp, ip, sp}
	...
 800309c:	08003bb5 	stmdaeq	r0, {r0, r2, r4, r5, r7, r8, r9, fp, ip, sp}
 80030a0:	08003be9 	stmdaeq	r0, {r0, r3, r5, r6, r7, r8, r9, fp, ip, sp}
 80030a4:	08003bf1 	stmdaeq	r0, {r0, r4, r5, r6, r7, r8, r9, fp, ip, sp}
 80030a8:	08003bf9 	stmdaeq	r0, {r0, r3, r4, r5, r6, r7, r8, r9, fp, ip, sp}
 80030ac:	08003c01 	stmdaeq	r0, {r0, sl, fp, ip, sp}
 80030b0:	08003c09 	stmdaeq	r0, {r0, r3, sl, fp, ip, sp}
 80030b4:	08003c11 	stmdaeq	r0, {r0, r4, sl, fp, ip, sp}
 80030b8:	08003c19 	stmdaeq	r0, {r0, r3, r4, sl, fp, ip, sp}
 80030bc:	08003c51 	stmdaeq	r0, {r0, r4, r6, sl, fp, ip, sp}
 80030c0:	08003c59 	stmdaeq	r0, {r0, r3, r4, r6, sl, fp, ip, sp}
 80030c4:	08003c61 	stmdaeq	r0, {r0, r5, r6, sl, fp, ip, sp}
 80030c8:	08003c69 	stmdaeq	r0, {r0, r3, r5, r6, sl, fp, ip, sp}
 80030cc:	08003c71 	stmdaeq	r0, {r0, r4, r5, r6, sl, fp, ip, sp}
 80030d0:	08003c79 	stmdaeq	r0, {r0, r3, r4, r5, r6, sl, fp, ip, sp}
 80030d4:	08003c81 	stmdaeq	r0, {r0, r7, sl, fp, ip, sp}
 80030d8:	08003cb1 	stmdaeq	r0, {r0, r4, r5, r7, sl, fp, ip, sp}
 80030dc:	08003cb9 	stmdaeq	r0, {r0, r3, r4, r5, r7, sl, fp, ip, sp}
 80030e0:	08003cc1 	stmdaeq	r0, {r0, r6, r7, sl, fp, ip, sp}
 80030e4:	08003cc9 	stmdaeq	r0, {r0, r3, r6, r7, sl, fp, ip, sp}
 80030e8:	08003cd1 	stmdaeq	r0, {r0, r4, r6, r7, sl, fp, ip, sp}

080030ec <__start>:
	.extern __RO_LIMIT__
	.extern __RW_BASE__
	.extern __ZI_BASE__
	.extern __ZI_LIMIT__

	ldr		r0, =__RO_LIMIT__
 80030ec:	4837      	ldr	r0, [pc, #220]	; (80031cc <_HardFault_Handler+0x14>)
	ldr		r1, =__RW_BASE__
 80030ee:	4938      	ldr	r1, [pc, #224]	; (80031d0 <_HardFault_Handler+0x18>)
	ldr		r3, =__ZI_BASE__
 80030f0:	4b38      	ldr	r3, [pc, #224]	; (80031d4 <_HardFault_Handler+0x1c>)

	cmp		r0, r1
 80030f2:	4288      	cmp	r0, r1
	beq		2f
 80030f4:	d006      	beq.n	8003104 <__start+0x18>

1:
	cmp		r1, r3
 80030f6:	4299      	cmp	r1, r3
	ittt	lo
 80030f8:	bf3e      	ittt	cc
	ldrlo	r2, [r0], #4
 80030fa:	f850 2b04 	ldrcc.w	r2, [r0], #4
	strlo	r2, [r1], #4
 80030fe:	f841 2b04 	strcc.w	r2, [r1], #4
	blo		1b
 8003102:	e7f8      	bcc.n	80030f6 <__start+0xa>

2:
	ldr		r1, =__ZI_LIMIT__
 8003104:	4934      	ldr	r1, [pc, #208]	; (80031d8 <_HardFault_Handler+0x20>)
	mov		r2, #0x0
 8003106:	f04f 0200 	mov.w	r2, #0
3:
	cmp		r3, r1
 800310a:	428b      	cmp	r3, r1
	itt		lo
 800310c:	bf3c      	itt	cc
	strlo	r2, [r3], #4
 800310e:	f843 2b04 	strcc.w	r2, [r3], #4
	blo		3b
 8003112:	e7fa      	bcc.n	800310a <__start+0x1e>
	.equ PSP_BASE,	(MSP_LIMIT)
	.equ MSP_BASE,	(RAM_END + 1)
	.equ MSP_SIZE,	(1*1024)
	.equ MSP_LIMIT,	(MSP_BASE - MSP_SIZE)

	ldr		r0, =PSP_BASE
 8003114:	4831      	ldr	r0, [pc, #196]	; (80031dc <_HardFault_Handler+0x24>)
	msr		psp, r0
 8003116:	f380 8809 	msr	PSP, r0
	ldr		r0, =(0x1<<1)|(0x0<<0)
 800311a:	4831      	ldr	r0, [pc, #196]	; (80031e0 <_HardFault_Handler+0x28>)
	msr		control, r0
 800311c:	f380 8814 	msr	CONTROL, r0

	bl		Main
 8003120:	f000 fb1a 	bl	8003758 <Main>

	b		.
 8003124:	e7fe      	b.n	8003124 <__start+0x38>

08003126 <_Print_Reg>:
    .extern	Uart1_Printf

    .global _Print_Reg
  	.type 	_Print_Reg, %function
_Print_Reg:
    PUSH	{r0-r12,lr}
 8003126:	e92d 5fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
    MRS     r1, PSR
 800312a:	f3ef 8103 	mrs	r1, PSR
    PUSH    {r0, r1}
 800312e:	b403      	push	{r0, r1}

    MOV     r6, #14
 8003130:	f04f 060e 	mov.w	r6, #14
    MOV     r4, #4
 8003134:	f04f 0404 	mov.w	r4, #4
    LDR     r5, =_PSR
 8003138:	4d2a      	ldr	r5, [pc, #168]	; (80031e4 <_HardFault_Handler+0x2c>)

0800313a <_loop>:
_loop:
    LDR     r0, =fmt
 800313a:	482b      	ldr	r0, [pc, #172]	; (80031e8 <_HardFault_Handler+0x30>)
    MOV     r1, r5
 800313c:	4629      	mov	r1, r5
    LDR     r2, [sp, r4]
 800313e:	f85d 2004 	ldr.w	r2, [sp, r4]
    BL      Uart1_Printf
 8003142:	f001 f889 	bl	8004258 <Uart1_Printf>

    ADD     r4, r4, #4
 8003146:	f104 0404 	add.w	r4, r4, #4
    ADD     r5, r5, #4
 800314a:	f105 0504 	add.w	r5, r5, #4
    SUBS    r6, r6, #1
 800314e:	3e01      	subs	r6, #1
    BGT     _loop
 8003150:	dcf3      	bgt.n	800313a <_loop>

    LDR     r0, =fmt
 8003152:	4825      	ldr	r0, [pc, #148]	; (80031e8 <_HardFault_Handler+0x30>)
    MOV     r1, r5
 8003154:	4629      	mov	r1, r5
    MRS     r2, psp
 8003156:	f3ef 8209 	mrs	r2, PSP
    BL      Uart1_Printf
 800315a:	f001 f87d 	bl	8004258 <Uart1_Printf>

    POP     {r0, r1}
 800315e:	bc03      	pop	{r0, r1}
	MSR     APSR_nzcvq, r1
 8003160:	f381 8800 	msr	CPSR_f, r1
	MSR     IEPSR, r1
 8003164:	f381 8807 	msr	IEPSR, r1
    POP		{r0-r12, pc}
 8003168:	e8bd 9fff 	ldmia.w	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, pc}

0800316c <fmt>:
 800316c:	3a207325 	bcc	881fe08 <__RW_LOAD_ADDR__+0x815550>
 8003170:	25783020 	ldrbcs	r3, [r8, #-32]!	; 0xffffffe0
 8003174:	0a58382e 	beq	9611234 <__RW_LOAD_ADDR__+0x160697c>
	...

08003179 <_PSR>:
 8003179:	00525350 	subseq	r5, r2, r0, asr r3

0800317d <_r0>:
 800317d:	00303052 	eorseq	r3, r0, r2, asr r0

08003181 <_r1>:
 8003181:	00313052 	eorseq	r3, r1, r2, asr r0

08003185 <_r2>:
 8003185:	00323052 	eorseq	r3, r2, r2, asr r0

08003189 <_r3>:
 8003189:	00333052 	eorseq	r3, r3, r2, asr r0

0800318d <_r4>:
 800318d:	00343052 	eorseq	r3, r4, r2, asr r0

08003191 <_r5>:
 8003191:	00353052 	eorseq	r3, r5, r2, asr r0

08003195 <_r6>:
 8003195:	00363052 	eorseq	r3, r6, r2, asr r0

08003199 <_r7>:
 8003199:	00373052 	eorseq	r3, r7, r2, asr r0

0800319d <_r8>:
 800319d:	00383052 	eorseq	r3, r8, r2, asr r0

080031a1 <_r9>:
 80031a1:	00393052 	eorseq	r3, r9, r2, asr r0

080031a5 <_r10>:
 80031a5:	00303152 	eorseq	r3, r0, r2, asr r1

080031a9 <_r11>:
 80031a9:	00313152 	eorseq	r3, r1, r2, asr r1

080031ad <_r12>:
 80031ad:	00323152 	eorseq	r3, r2, r2, asr r1

080031b1 <_PSP>:
 80031b1:	00505350 	subseq	r5, r0, r0, asr r3
 80031b5:	01bf0000 			; <UNDEFINED> instruction: 0x01bf0000

080031b8 <_HardFault_Handler>:

    .global _HardFault_Handler
  	.type 	_HardFault_Handler, %function
_HardFault_Handler:

	PUSH	{r0, lr}
 80031b8:	b501      	push	{r0, lr}
	BL    	_Print_Reg
 80031ba:	f7ff ffb4 	bl	8003126 <_Print_Reg>
	ADD   	r0, sp, #8
 80031be:	a802      	add	r0, sp, #8
	LDR   	r1, [sp, #4]
 80031c0:	9901      	ldr	r1, [sp, #4]
	MRS   	r2, psp
 80031c2:	f3ef 8209 	mrs	r2, PSP
	BL    	HardFault_Handler
 80031c6:	f000 fbcb 	bl	8003960 <HardFault_Handler>
	POP	 	{r0, pc}
 80031ca:	bd01      	pop	{r0, pc}
	.extern __RO_LIMIT__
	.extern __RW_BASE__
	.extern __ZI_BASE__
	.extern __ZI_LIMIT__

	ldr		r0, =__RO_LIMIT__
 80031cc:	0800a8b8 	stmdaeq	r0, {r3, r4, r5, r7, fp, sp, pc}
	ldr		r1, =__RW_BASE__
 80031d0:	20000000 	andcs	r0, r0, r0
	ldr		r3, =__ZI_BASE__
 80031d4:	20000580 	andcs	r0, r0, r0, lsl #11
	ldrlo	r2, [r0], #4
	strlo	r2, [r1], #4
	blo		1b

2:
	ldr		r1, =__ZI_LIMIT__
 80031d8:	200005d8 	ldrdcs	r0, [r0], -r8
	.equ PSP_BASE,	(MSP_LIMIT)
	.equ MSP_BASE,	(RAM_END + 1)
	.equ MSP_SIZE,	(1*1024)
	.equ MSP_LIMIT,	(MSP_BASE - MSP_SIZE)

	ldr		r0, =PSP_BASE
 80031dc:	20004c00 	andcs	r4, r0, r0, lsl #24
	msr		psp, r0
	ldr		r0, =(0x1<<1)|(0x0<<0)
 80031e0:	00000002 	andeq	r0, r0, r2
    MRS     r1, PSR
    PUSH    {r0, r1}

    MOV     r6, #14
    MOV     r4, #4
    LDR     r5, =_PSR
 80031e4:	08003179 	stmdaeq	r0, {r0, r3, r4, r5, r6, r8, ip, sp}
_loop:
    LDR     r0, =fmt
 80031e8:	0800316c 	stmdaeq	r0, {r2, r3, r5, r6, r8, ip, sp}

080031ec <Clock_Init>:
#include "device_driver.h"

void Clock_Init(void)
{
	RCC->CR = 0x1;
 80031ec:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80031f0:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80031f4:	2201      	movs	r2, #1
 80031f6:	601a      	str	r2, [r3, #0]
	Macro_Set_Bit(RCC->CR, 16);
 80031f8:	6819      	ldr	r1, [r3, #0]
	RCC->CFGR = ((9-2)<<18)|(0<<17)|(1<<16)|(0<<11)|(4<<8)|(0<<4)|(0<<0);
 80031fa:	f44f 6280 	mov.w	r2, #1024	; 0x400
#include "device_driver.h"

void Clock_Init(void)
{
	RCC->CR = 0x1;
	Macro_Set_Bit(RCC->CR, 16);
 80031fe:	f441 3180 	orr.w	r1, r1, #65536	; 0x10000
	RCC->CFGR = ((9-2)<<18)|(0<<17)|(1<<16)|(0<<11)|(4<<8)|(0<<4)|(0<<0);
 8003202:	f2c0 021d 	movt	r2, #29
#include "device_driver.h"

void Clock_Init(void)
{
	RCC->CR = 0x1;
	Macro_Set_Bit(RCC->CR, 16);
 8003206:	6019      	str	r1, [r3, #0]
	RCC->CFGR = ((9-2)<<18)|(0<<17)|(1<<16)|(0<<11)|(4<<8)|(0<<4)|(0<<0);
 8003208:	605a      	str	r2, [r3, #4]
	Macro_Set_Bit(RCC->CR, 24);
 800320a:	681a      	ldr	r2, [r3, #0]
	while(!Macro_Check_Bit_Set(RCC->CR, 25));
 800320c:	4619      	mov	r1, r3
void Clock_Init(void)
{
	RCC->CR = 0x1;
	Macro_Set_Bit(RCC->CR, 16);
	RCC->CFGR = ((9-2)<<18)|(0<<17)|(1<<16)|(0<<11)|(4<<8)|(0<<4)|(0<<0);
	Macro_Set_Bit(RCC->CR, 24);
 800320e:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8003212:	601a      	str	r2, [r3, #0]
	while(!Macro_Check_Bit_Set(RCC->CR, 25));
 8003214:	680a      	ldr	r2, [r1, #0]
 8003216:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800321a:	0192      	lsls	r2, r2, #6
 800321c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8003220:	d5f8      	bpl.n	8003214 <Clock_Init+0x28>
    Macro_Write_Block(FLASH->ACR, 0x3, 0x2, 0);
 8003222:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003226:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800322a:	6811      	ldr	r1, [r2, #0]
 800322c:	f021 0103 	bic.w	r1, r1, #3
 8003230:	f041 0102 	orr.w	r1, r1, #2
 8003234:	6011      	str	r1, [r2, #0]
	Macro_Write_Block(RCC->CFGR, 0x3, 0x2, 0);
 8003236:	685a      	ldr	r2, [r3, #4]
 8003238:	f022 0203 	bic.w	r2, r2, #3
 800323c:	f042 0202 	orr.w	r2, r2, #2
 8003240:	605a      	str	r2, [r3, #4]
 8003242:	4770      	bx	lr

08003244 <__get_PSP>:
uint32_t __get_PSP(void) __attribute__( ( naked ) );
uint32_t __get_PSP(void)
{
  uint32_t result=0;

  __ASM volatile ("MRS %0, psp\n\t" 
 8003244:	f3ef 8009 	mrs	r0, PSP
 8003248:	4600      	mov	r0, r0
 800324a:	4770      	bx	lr

0800324c <__set_PSP>:
 * (process stack pointer) Cortex processor register
 */
void __set_PSP(uint32_t topOfProcStack) __attribute__( ( naked ) );
void __set_PSP(uint32_t topOfProcStack)
{
  __ASM volatile ("MSR psp, %0\n\t"
 800324c:	f380 8809 	msr	PSP, r0
 8003250:	4770      	bx	lr
 8003252:	bf00      	nop

08003254 <__get_MSP>:
uint32_t __get_MSP(void) __attribute__( ( naked ) );
uint32_t __get_MSP(void)
{
  uint32_t result=0;

  __ASM volatile ("MRS %0, msp\n\t" 
 8003254:	f3ef 8008 	mrs	r0, MSP
 8003258:	4600      	mov	r0, r0
 800325a:	4770      	bx	lr

0800325c <__set_MSP>:
 * (main stack pointer) Cortex processor register
 */
void __set_MSP(uint32_t topOfMainStack) __attribute__( ( naked ) );
void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0\n\t"
 800325c:	f380 8808 	msr	MSP, r0
 8003260:	4770      	bx	lr
 8003262:	bf00      	nop

08003264 <__get_BASEPRI>:
 */
uint32_t __get_BASEPRI(void)
{
  uint32_t result=0;
  
  __ASM volatile ("MRS %0, basepri_max" : "=r" (result) );
 8003264:	f3ef 8012 	mrs	r0, BASEPRI_MAX
  return(result);
}
 8003268:	4770      	bx	lr
 800326a:	bf00      	nop

0800326c <__set_BASEPRI>:
 *
 * Set the base priority register
 */
void __set_BASEPRI(uint32_t value)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (value) );
 800326c:	f380 8811 	msr	BASEPRI, r0
 8003270:	4770      	bx	lr
 8003272:	bf00      	nop

08003274 <__get_PRIMASK>:
 */
uint32_t __get_PRIMASK(void)
{
  uint32_t result=0;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8003274:	f3ef 8010 	mrs	r0, PRIMASK
  return(result);
}
 8003278:	4770      	bx	lr
 800327a:	bf00      	nop

0800327c <__set_PRIMASK>:
 *
 * Set the priority mask bit in the priority mask register
 */
void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) );
 800327c:	f380 8810 	msr	PRIMASK, r0
 8003280:	4770      	bx	lr
 8003282:	bf00      	nop

08003284 <__get_FAULTMASK>:
 */
uint32_t __get_FAULTMASK(void)
{
  uint32_t result=0;
  
  __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 8003284:	f3ef 8013 	mrs	r0, FAULTMASK
  return(result);
}
 8003288:	4770      	bx	lr
 800328a:	bf00      	nop

0800328c <__set_FAULTMASK>:
 *
 * Set the fault mask register
 */
void __set_FAULTMASK(uint32_t faultMask)
{
  __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) );
 800328c:	f380 8813 	msr	FAULTMASK, r0
 8003290:	4770      	bx	lr
 8003292:	bf00      	nop

08003294 <__get_CONTROL>:
 */
uint32_t __get_CONTROL(void)
{
  uint32_t result=0;

  __ASM volatile ("MRS %0, control" : "=r" (result) );
 8003294:	f3ef 8014 	mrs	r0, CONTROL
  return(result);
}
 8003298:	4770      	bx	lr
 800329a:	bf00      	nop

0800329c <__set_CONTROL>:
 *
 * Set the control register
 */
void __set_CONTROL(uint32_t control)
{
  __ASM volatile ("MSR control, %0" : : "r" (control) );
 800329c:	f380 8814 	msr	CONTROL, r0
 80032a0:	4770      	bx	lr
 80032a2:	bf00      	nop

080032a4 <__REV>:
 */
uint32_t __REV(uint32_t value)
{
  uint32_t result=0;
  
  __ASM volatile ("rev %0, %1" : "=r" (result) : "r" (value) );
 80032a4:	ba00      	rev	r0, r0
  return(result);
}
 80032a6:	4770      	bx	lr

080032a8 <__REV16>:
 */
uint32_t __REV16(uint16_t value)
{
  uint32_t result=0;
  
  __ASM volatile ("rev16 %0, %1" : "=r" (result) : "r" (value) );
 80032a8:	ba40      	rev16	r0, r0
  return(result);
}
 80032aa:	4770      	bx	lr

080032ac <__REVSH>:
 */
int32_t __REVSH(int16_t value)
{
  uint32_t result=0;
  
  __ASM volatile ("revsh %0, %1" : "=r" (result) : "r" (value) );
 80032ac:	bac0      	revsh	r0, r0
  return(result);
}
 80032ae:	4770      	bx	lr

080032b0 <__RBIT>:
 */
uint32_t __RBIT(uint32_t value)
{
  uint32_t result=0;
  
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032b0:	fa90 f0a0 	rbit	r0, r0
   return(result);
}
 80032b4:	4770      	bx	lr
 80032b6:	bf00      	nop

080032b8 <__LDREXB>:
 */
uint8_t __LDREXB(uint8_t *addr)
{
    uint8_t result=0;
  
   __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) );
 80032b8:	e8d0 0f4f 	ldrexb	r0, [r0]
   return(result);
}
 80032bc:	b2c0      	uxtb	r0, r0
 80032be:	4770      	bx	lr

080032c0 <__LDREXH>:
 */
uint16_t __LDREXH(uint16_t *addr)
{
    uint16_t result=0;
  
   __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) );
 80032c0:	e8d0 0f5f 	ldrexh	r0, [r0]
   return(result);
}
 80032c4:	b280      	uxth	r0, r0
 80032c6:	4770      	bx	lr

080032c8 <__LDREXW>:
 */
uint32_t __LDREXW(uint32_t *addr)
{
    uint32_t result=0;
  
   __ASM volatile ("ldrex %0, [%1]" : "=r" (result) : "r" (addr) );
 80032c8:	e850 0f00 	ldrex	r0, [r0]
   return(result);
}
 80032cc:	4770      	bx	lr
 80032ce:	bf00      	nop

080032d0 <__STREXB>:
 */
uint32_t __STREXB(uint8_t value, uint8_t *addr)
{
   uint32_t result=0;
  
   __ASM volatile ("strexb %0, %2, [%1]" : "=&r" (result) : "r" (addr), "r" (value) );
 80032d0:	e8c1 0f43 	strexb	r3, r0, [r1]
 80032d4:	4618      	mov	r0, r3
   return(result);
}
 80032d6:	4770      	bx	lr

080032d8 <__STREXH>:
 */
uint32_t __STREXH(uint16_t value, uint16_t *addr)
{
   uint32_t result=0;
  
   __ASM volatile ("strexh %0, %2, [%1]" : "=&r" (result) : "r" (addr), "r" (value) );
 80032d8:	e8c1 0f53 	strexh	r3, r0, [r1]
 80032dc:	4618      	mov	r0, r3
   return(result);
}
 80032de:	4770      	bx	lr

080032e0 <__STREXW>:
 */
uint32_t __STREXW(uint32_t value, uint32_t *addr)
{
   uint32_t result=0;
  
   __ASM volatile ("strex %0, %2, [%1]" : "=r" (result) : "r" (addr), "r" (value) );
 80032e0:	e841 0000 	strex	r0, r0, [r1]
   return(result);
}
 80032e4:	4770      	bx	lr
 80032e6:	bf00      	nop

080032e8 <I2C_SC16IS752_Init>:
#define SC16IS752_I2CADDR									0x9A
#define SC16IS752_I2CADDR_WR								(SC16IS752_I2CADDR|0x0)
#define SC16IS752_I2CADDR_RD								(SC16IS752_I2CADDR|0x1)

void I2C_SC16IS752_Init(unsigned int freq)
{
 80032e8:	b410      	push	{r4}
	unsigned int r;
	volatile int i;

	Macro_Set_Bit(RCC->APB1ENR, 21);
 80032ea:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80032ee:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80032f2:	69d9      	ldr	r1, [r3, #28]
#define SC16IS752_I2CADDR									0x9A
#define SC16IS752_I2CADDR_WR								(SC16IS752_I2CADDR|0x0)
#define SC16IS752_I2CADDR_RD								(SC16IS752_I2CADDR|0x1)

void I2C_SC16IS752_Init(unsigned int freq)
{
 80032f4:	b083      	sub	sp, #12
	unsigned int r;
	volatile int i;

	Macro_Set_Bit(RCC->APB1ENR, 21);
 80032f6:	f441 1100 	orr.w	r1, r1, #2097152	; 0x200000
 80032fa:	61d9      	str	r1, [r3, #28]

	Macro_Clear_Bit(RCC->APB1RSTR, 21);
 80032fc:	6919      	ldr	r1, [r3, #16]
	for(i=0; i<1000; i++);
 80032fe:	2200      	movs	r2, #0
	unsigned int r;
	volatile int i;

	Macro_Set_Bit(RCC->APB1ENR, 21);

	Macro_Clear_Bit(RCC->APB1RSTR, 21);
 8003300:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
 8003304:	6119      	str	r1, [r3, #16]
	for(i=0; i<1000; i++);
 8003306:	9201      	str	r2, [sp, #4]
 8003308:	9b01      	ldr	r3, [sp, #4]
 800330a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800330e:	da06      	bge.n	800331e <I2C_SC16IS752_Init+0x36>
 8003310:	9b01      	ldr	r3, [sp, #4]
 8003312:	3301      	adds	r3, #1
 8003314:	9301      	str	r3, [sp, #4]
 8003316:	9b01      	ldr	r3, [sp, #4]
 8003318:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800331c:	dbf8      	blt.n	8003310 <I2C_SC16IS752_Init+0x28>
	Macro_Set_Bit(RCC->APB1RSTR, 21);
 800331e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003322:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8003326:	6919      	ldr	r1, [r3, #16]
	for(i=0; i<1000; i++);
 8003328:	2200      	movs	r2, #0

	Macro_Set_Bit(RCC->APB1ENR, 21);

	Macro_Clear_Bit(RCC->APB1RSTR, 21);
	for(i=0; i<1000; i++);
	Macro_Set_Bit(RCC->APB1RSTR, 21);
 800332a:	f441 1100 	orr.w	r1, r1, #2097152	; 0x200000
 800332e:	6119      	str	r1, [r3, #16]
	for(i=0; i<1000; i++);
 8003330:	9201      	str	r2, [sp, #4]
 8003332:	9b01      	ldr	r3, [sp, #4]
 8003334:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003338:	da06      	bge.n	8003348 <I2C_SC16IS752_Init+0x60>
 800333a:	9b01      	ldr	r3, [sp, #4]
 800333c:	3301      	adds	r3, #1
 800333e:	9301      	str	r3, [sp, #4]
 8003340:	9b01      	ldr	r3, [sp, #4]
 8003342:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003346:	dbf8      	blt.n	800333a <I2C_SC16IS752_Init+0x52>
	Macro_Clear_Bit(RCC->APB1RSTR, 21);
 8003348:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800334c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8003350:	691a      	ldr	r2, [r3, #16]

	
	Macro_Set_Bit(RCC->APB2ENR,0); // AFIO EN
	Macro_Set_Bit(RCC->APB2ENR, 3);
	Macro_Set_Bit(AFIO->MAPR, 1);
 8003352:	2100      	movs	r1, #0

	Macro_Clear_Bit(RCC->APB1RSTR, 21);
	for(i=0; i<1000; i++);
	Macro_Set_Bit(RCC->APB1RSTR, 21);
	for(i=0; i<1000; i++);
	Macro_Clear_Bit(RCC->APB1RSTR, 21);
 8003354:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
 8003358:	611a      	str	r2, [r3, #16]

	
	Macro_Set_Bit(RCC->APB2ENR,0); // AFIO EN
 800335a:	699a      	ldr	r2, [r3, #24]
	Macro_Set_Bit(RCC->APB2ENR, 3);
	Macro_Set_Bit(AFIO->MAPR, 1);
 800335c:	f2c4 0101 	movt	r1, #16385	; 0x4001
	Macro_Set_Bit(RCC->APB1RSTR, 21);
	for(i=0; i<1000; i++);
	Macro_Clear_Bit(RCC->APB1RSTR, 21);

	
	Macro_Set_Bit(RCC->APB2ENR,0); // AFIO EN
 8003360:	f042 0201 	orr.w	r2, r2, #1
 8003364:	619a      	str	r2, [r3, #24]
	Macro_Set_Bit(RCC->APB2ENR, 3);
 8003366:	699c      	ldr	r4, [r3, #24]
	Macro_Set_Bit(AFIO->MAPR, 1);
	Macro_Write_Block(GPIOB->CRH, 0xFF, 0xFF, 0);
 8003368:	f44f 6240 	mov.w	r2, #3072	; 0xc00
	for(i=0; i<1000; i++);
	Macro_Clear_Bit(RCC->APB1RSTR, 21);

	
	Macro_Set_Bit(RCC->APB2ENR,0); // AFIO EN
	Macro_Set_Bit(RCC->APB2ENR, 3);
 800336c:	f044 0408 	orr.w	r4, r4, #8
 8003370:	619c      	str	r4, [r3, #24]
	Macro_Set_Bit(AFIO->MAPR, 1);
 8003372:	684b      	ldr	r3, [r1, #4]
	Macro_Write_Block(GPIOB->CRH, 0xFF, 0xFF, 0);
 8003374:	f2c4 0201 	movt	r2, #16385	; 0x4001
	Macro_Clear_Bit(RCC->APB1RSTR, 21);

	
	Macro_Set_Bit(RCC->APB2ENR,0); // AFIO EN
	Macro_Set_Bit(RCC->APB2ENR, 3);
	Macro_Set_Bit(AFIO->MAPR, 1);
 8003378:	f043 0302 	orr.w	r3, r3, #2
 800337c:	604b      	str	r3, [r1, #4]
	Macro_Write_Block(GPIOB->CRH, 0xFF, 0xFF, 0);
 800337e:	6851      	ldr	r1, [r2, #4]

	Macro_Write_Block(I2C1->CR2, 0x3f, PCLK1/1000000, 0);
 8003380:	f44f 43a8 	mov.w	r3, #21504	; 0x5400

	
	Macro_Set_Bit(RCC->APB2ENR,0); // AFIO EN
	Macro_Set_Bit(RCC->APB2ENR, 3);
	Macro_Set_Bit(AFIO->MAPR, 1);
	Macro_Write_Block(GPIOB->CRH, 0xFF, 0xFF, 0);
 8003384:	f041 01ff 	orr.w	r1, r1, #255	; 0xff
 8003388:	6051      	str	r1, [r2, #4]

	Macro_Write_Block(I2C1->CR2, 0x3f, PCLK1/1000000, 0);
 800338a:	f2c4 0300 	movt	r3, #16384	; 0x4000
 800338e:	889a      	ldrh	r2, [r3, #4]
	Macro_Clear_Bit(I2C1->CR1, 0);
	I2C1->TRISE = PCLK1/1000000+1;
	r = PCLK1/(freq*2);
 8003390:	f44f 41a2 	mov.w	r1, #20736	; 0x5100
	Macro_Set_Bit(RCC->APB2ENR,0); // AFIO EN
	Macro_Set_Bit(RCC->APB2ENR, 3);
	Macro_Set_Bit(AFIO->MAPR, 1);
	Macro_Write_Block(GPIOB->CRH, 0xFF, 0xFF, 0);

	Macro_Write_Block(I2C1->CR2, 0x3f, PCLK1/1000000, 0);
 8003394:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8003398:	0412      	lsls	r2, r2, #16
 800339a:	0c12      	lsrs	r2, r2, #16
 800339c:	f042 0224 	orr.w	r2, r2, #36	; 0x24
 80033a0:	809a      	strh	r2, [r3, #4]
	Macro_Clear_Bit(I2C1->CR1, 0);
 80033a2:	881a      	ldrh	r2, [r3, #0]
	I2C1->TRISE = PCLK1/1000000+1;
	r = PCLK1/(freq*2);
 80033a4:	f2c0 2125 	movt	r1, #549	; 0x225
 80033a8:	0040      	lsls	r0, r0, #1
 80033aa:	fbb1 f0f0 	udiv	r0, r1, r0
	Macro_Set_Bit(RCC->APB2ENR, 3);
	Macro_Set_Bit(AFIO->MAPR, 1);
	Macro_Write_Block(GPIOB->CRH, 0xFF, 0xFF, 0);

	Macro_Write_Block(I2C1->CR2, 0x3f, PCLK1/1000000, 0);
	Macro_Clear_Bit(I2C1->CR1, 0);
 80033ae:	f022 0201 	bic.w	r2, r2, #1
	I2C1->TRISE = PCLK1/1000000+1;
	r = PCLK1/(freq*2);
	I2C1->CCR = ((r<4)?4:r);
 80033b2:	2804      	cmp	r0, #4
 80033b4:	bf38      	it	cc
 80033b6:	2004      	movcc	r0, #4
	Macro_Set_Bit(RCC->APB2ENR, 3);
	Macro_Set_Bit(AFIO->MAPR, 1);
	Macro_Write_Block(GPIOB->CRH, 0xFF, 0xFF, 0);

	Macro_Write_Block(I2C1->CR2, 0x3f, PCLK1/1000000, 0);
	Macro_Clear_Bit(I2C1->CR1, 0);
 80033b8:	0412      	lsls	r2, r2, #16
	I2C1->TRISE = PCLK1/1000000+1;
	r = PCLK1/(freq*2);
	I2C1->CCR = ((r<4)?4:r);
 80033ba:	b280      	uxth	r0, r0
	Macro_Set_Bit(RCC->APB2ENR, 3);
	Macro_Set_Bit(AFIO->MAPR, 1);
	Macro_Write_Block(GPIOB->CRH, 0xFF, 0xFF, 0);

	Macro_Write_Block(I2C1->CR2, 0x3f, PCLK1/1000000, 0);
	Macro_Clear_Bit(I2C1->CR1, 0);
 80033bc:	0c12      	lsrs	r2, r2, #16
	I2C1->TRISE = PCLK1/1000000+1;
 80033be:	2125      	movs	r1, #37	; 0x25
	Macro_Set_Bit(RCC->APB2ENR, 3);
	Macro_Set_Bit(AFIO->MAPR, 1);
	Macro_Write_Block(GPIOB->CRH, 0xFF, 0xFF, 0);

	Macro_Write_Block(I2C1->CR2, 0x3f, PCLK1/1000000, 0);
	Macro_Clear_Bit(I2C1->CR1, 0);
 80033c0:	801a      	strh	r2, [r3, #0]
	I2C1->TRISE = PCLK1/1000000+1;
 80033c2:	8419      	strh	r1, [r3, #32]
	r = PCLK1/(freq*2);
	I2C1->CCR = ((r<4)?4:r);
 80033c4:	8398      	strh	r0, [r3, #28]

	Macro_Clear_Bit(I2C1->CR1, 1);
 80033c6:	881a      	ldrh	r2, [r3, #0]
 80033c8:	f022 0202 	bic.w	r2, r2, #2
 80033cc:	0412      	lsls	r2, r2, #16
 80033ce:	0c12      	lsrs	r2, r2, #16
 80033d0:	801a      	strh	r2, [r3, #0]
	Macro_Set_Bit(I2C1->CR1, 0);
 80033d2:	881a      	ldrh	r2, [r3, #0]
 80033d4:	b292      	uxth	r2, r2
 80033d6:	f042 0201 	orr.w	r2, r2, #1
 80033da:	801a      	strh	r2, [r3, #0]
	Macro_Set_Bit(I2C1->CR1, 10);
 80033dc:	881a      	ldrh	r2, [r3, #0]
 80033de:	b292      	uxth	r2, r2
 80033e0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80033e4:	801a      	strh	r2, [r3, #0]
}
 80033e6:	b003      	add	sp, #12
 80033e8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80033ec:	4770      	bx	lr
 80033ee:	bf00      	nop

080033f0 <I2C_SC16IS752_Write_Reg>:

void I2C_SC16IS752_Write_Reg(unsigned int addr, unsigned int data)
{
 80033f0:	b410      	push	{r4}
	while(Macro_Check_Bit_Set(I2C1->SR2, 1)); 					// Idle OK
 80033f2:	f44f 44a8 	mov.w	r4, #21504	; 0x5400
 80033f6:	f2c4 0400 	movt	r4, #16384	; 0x4000
 80033fa:	8b22      	ldrh	r2, [r4, #24]
 80033fc:	f44f 43a8 	mov.w	r3, #21504	; 0x5400
 8003400:	0792      	lsls	r2, r2, #30
 8003402:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8003406:	d4f8      	bmi.n	80033fa <I2C_SC16IS752_Write_Reg+0xa>

	Macro_Set_Bit(I2C1->CR1, 8); 								// Start
 8003408:	881a      	ldrh	r2, [r3, #0]
	while(Macro_Check_Bit_Clear(I2C1->SR1, 0));					// Check Start
 800340a:	461c      	mov	r4, r3

void I2C_SC16IS752_Write_Reg(unsigned int addr, unsigned int data)
{
	while(Macro_Check_Bit_Set(I2C1->SR2, 1)); 					// Idle OK

	Macro_Set_Bit(I2C1->CR1, 8); 								// Start
 800340c:	b292      	uxth	r2, r2
 800340e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003412:	801a      	strh	r2, [r3, #0]
	while(Macro_Check_Bit_Clear(I2C1->SR1, 0));					// Check Start
 8003414:	8aa2      	ldrh	r2, [r4, #20]
 8003416:	f44f 43a8 	mov.w	r3, #21504	; 0x5400
 800341a:	07d2      	lsls	r2, r2, #31
 800341c:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8003420:	d5f8      	bpl.n	8003414 <I2C_SC16IS752_Write_Reg+0x24>

	I2C1->DR = SC16IS752_I2CADDR_WR ;							// Send WR Address
 8003422:	229a      	movs	r2, #154	; 0x9a
 8003424:	821a      	strh	r2, [r3, #16]
	while(Macro_Check_Bit_Clear(I2C1->SR1, 1));					// Check Address
 8003426:	461c      	mov	r4, r3
 8003428:	8aa2      	ldrh	r2, [r4, #20]
 800342a:	f44f 43a8 	mov.w	r3, #21504	; 0x5400
 800342e:	0792      	lsls	r2, r2, #30
 8003430:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8003434:	d5f8      	bpl.n	8003428 <I2C_SC16IS752_Write_Reg+0x38>
	(void)I2C1->SR2;											// Clear ADDR flag by reading SR2

	I2C1->DR = addr<<3;											// Send Register Address
 8003436:	00c0      	lsls	r0, r0, #3
 8003438:	b280      	uxth	r0, r0
	Macro_Set_Bit(I2C1->CR1, 8); 								// Start
	while(Macro_Check_Bit_Clear(I2C1->SR1, 0));					// Check Start

	I2C1->DR = SC16IS752_I2CADDR_WR ;							// Send WR Address
	while(Macro_Check_Bit_Clear(I2C1->SR1, 1));					// Check Address
	(void)I2C1->SR2;											// Clear ADDR flag by reading SR2
 800343a:	8b1a      	ldrh	r2, [r3, #24]

	I2C1->DR = addr<<3;											// Send Register Address
	while(Macro_Check_Bit_Clear(I2C1->SR1, 2));					// Check Byte Transfer Finished
 800343c:	461c      	mov	r4, r3

	I2C1->DR = SC16IS752_I2CADDR_WR ;							// Send WR Address
	while(Macro_Check_Bit_Clear(I2C1->SR1, 1));					// Check Address
	(void)I2C1->SR2;											// Clear ADDR flag by reading SR2

	I2C1->DR = addr<<3;											// Send Register Address
 800343e:	8218      	strh	r0, [r3, #16]
	while(Macro_Check_Bit_Clear(I2C1->SR1, 2));					// Check Byte Transfer Finished
 8003440:	8aa2      	ldrh	r2, [r4, #20]
 8003442:	f44f 43a8 	mov.w	r3, #21504	; 0x5400
 8003446:	0750      	lsls	r0, r2, #29
 8003448:	f2c4 0300 	movt	r3, #16384	; 0x4000
 800344c:	d5f8      	bpl.n	8003440 <I2C_SC16IS752_Write_Reg+0x50>

	I2C1->DR = data;											// Send Data
 800344e:	b289      	uxth	r1, r1
 8003450:	8219      	strh	r1, [r3, #16]
	while(Macro_Check_Bit_Clear(I2C1->SR1, 2));					// Check Byte Transfer Finished
 8003452:	4619      	mov	r1, r3
 8003454:	8a8a      	ldrh	r2, [r1, #20]
 8003456:	f44f 43a8 	mov.w	r3, #21504	; 0x5400
 800345a:	0752      	lsls	r2, r2, #29
 800345c:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8003460:	d5f8      	bpl.n	8003454 <I2C_SC16IS752_Write_Reg+0x64>

	Macro_Set_Bit(I2C1->CR1, 9); 								// Stop
 8003462:	8819      	ldrh	r1, [r3, #0]
	while(Macro_Check_Bit_Set(I2C1->CR1, 9));					// Check Stop(Auto Cleared)
 8003464:	461a      	mov	r2, r3
	while(Macro_Check_Bit_Clear(I2C1->SR1, 2));					// Check Byte Transfer Finished

	I2C1->DR = data;											// Send Data
	while(Macro_Check_Bit_Clear(I2C1->SR1, 2));					// Check Byte Transfer Finished

	Macro_Set_Bit(I2C1->CR1, 9); 								// Stop
 8003466:	b289      	uxth	r1, r1
 8003468:	f441 7100 	orr.w	r1, r1, #512	; 0x200
 800346c:	8019      	strh	r1, [r3, #0]
	while(Macro_Check_Bit_Set(I2C1->CR1, 9));					// Check Stop(Auto Cleared)
 800346e:	8813      	ldrh	r3, [r2, #0]
 8003470:	059b      	lsls	r3, r3, #22
 8003472:	d4fc      	bmi.n	800346e <I2C_SC16IS752_Write_Reg+0x7e>
}
 8003474:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003478:	4770      	bx	lr
 800347a:	bf00      	nop

0800347c <I2C_SC16IS752_Config_GPIO>:
	Macro_Set_Bit(I2C1->CR1, 10);
}

void I2C_SC16IS752_Write_Reg(unsigned int addr, unsigned int data)
{
	while(Macro_Check_Bit_Set(I2C1->SR2, 1)); 					// Idle OK
 800347c:	f44f 41a8 	mov.w	r1, #21504	; 0x5400
 8003480:	f2c4 0100 	movt	r1, #16384	; 0x4000
 8003484:	8b0a      	ldrh	r2, [r1, #24]
 8003486:	f44f 43a8 	mov.w	r3, #21504	; 0x5400
 800348a:	0792      	lsls	r2, r2, #30
 800348c:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8003490:	d4f8      	bmi.n	8003484 <I2C_SC16IS752_Config_GPIO+0x8>

	Macro_Set_Bit(I2C1->CR1, 8); 								// Start
 8003492:	881a      	ldrh	r2, [r3, #0]
	while(Macro_Check_Bit_Clear(I2C1->SR1, 0));					// Check Start
 8003494:	4619      	mov	r1, r3

void I2C_SC16IS752_Write_Reg(unsigned int addr, unsigned int data)
{
	while(Macro_Check_Bit_Set(I2C1->SR2, 1)); 					// Idle OK

	Macro_Set_Bit(I2C1->CR1, 8); 								// Start
 8003496:	b292      	uxth	r2, r2
 8003498:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800349c:	801a      	strh	r2, [r3, #0]
	while(Macro_Check_Bit_Clear(I2C1->SR1, 0));					// Check Start
 800349e:	8a8a      	ldrh	r2, [r1, #20]
 80034a0:	f44f 43a8 	mov.w	r3, #21504	; 0x5400
 80034a4:	07d2      	lsls	r2, r2, #31
 80034a6:	f2c4 0300 	movt	r3, #16384	; 0x4000
 80034aa:	d5f8      	bpl.n	800349e <I2C_SC16IS752_Config_GPIO+0x22>

	I2C1->DR = SC16IS752_I2CADDR_WR ;							// Send WR Address
 80034ac:	229a      	movs	r2, #154	; 0x9a
 80034ae:	821a      	strh	r2, [r3, #16]
	while(Macro_Check_Bit_Clear(I2C1->SR1, 1));					// Check Address
 80034b0:	4619      	mov	r1, r3
 80034b2:	8a8a      	ldrh	r2, [r1, #20]
 80034b4:	f44f 43a8 	mov.w	r3, #21504	; 0x5400
 80034b8:	0792      	lsls	r2, r2, #30
 80034ba:	f2c4 0300 	movt	r3, #16384	; 0x4000
 80034be:	d5f8      	bpl.n	80034b2 <I2C_SC16IS752_Config_GPIO+0x36>
	(void)I2C1->SR2;											// Clear ADDR flag by reading SR2

	I2C1->DR = addr<<3;											// Send Register Address
 80034c0:	2250      	movs	r2, #80	; 0x50
	Macro_Set_Bit(I2C1->CR1, 8); 								// Start
	while(Macro_Check_Bit_Clear(I2C1->SR1, 0));					// Check Start

	I2C1->DR = SC16IS752_I2CADDR_WR ;							// Send WR Address
	while(Macro_Check_Bit_Clear(I2C1->SR1, 1));					// Check Address
	(void)I2C1->SR2;											// Clear ADDR flag by reading SR2
 80034c2:	8b19      	ldrh	r1, [r3, #24]

	I2C1->DR = addr<<3;											// Send Register Address
	while(Macro_Check_Bit_Clear(I2C1->SR1, 2));					// Check Byte Transfer Finished
 80034c4:	4619      	mov	r1, r3

	I2C1->DR = SC16IS752_I2CADDR_WR ;							// Send WR Address
	while(Macro_Check_Bit_Clear(I2C1->SR1, 1));					// Check Address
	(void)I2C1->SR2;											// Clear ADDR flag by reading SR2

	I2C1->DR = addr<<3;											// Send Register Address
 80034c6:	821a      	strh	r2, [r3, #16]
	while(Macro_Check_Bit_Clear(I2C1->SR1, 2));					// Check Byte Transfer Finished
 80034c8:	8a8a      	ldrh	r2, [r1, #20]
 80034ca:	f44f 43a8 	mov.w	r3, #21504	; 0x5400
 80034ce:	0752      	lsls	r2, r2, #29
 80034d0:	f2c4 0300 	movt	r3, #16384	; 0x4000
 80034d4:	d5f8      	bpl.n	80034c8 <I2C_SC16IS752_Config_GPIO+0x4c>

	I2C1->DR = data;											// Send Data
 80034d6:	b280      	uxth	r0, r0
 80034d8:	8218      	strh	r0, [r3, #16]
	while(Macro_Check_Bit_Clear(I2C1->SR1, 2));					// Check Byte Transfer Finished
 80034da:	4619      	mov	r1, r3
 80034dc:	8a8a      	ldrh	r2, [r1, #20]
 80034de:	f44f 43a8 	mov.w	r3, #21504	; 0x5400
 80034e2:	0750      	lsls	r0, r2, #29
 80034e4:	f2c4 0300 	movt	r3, #16384	; 0x4000
 80034e8:	d5f8      	bpl.n	80034dc <I2C_SC16IS752_Config_GPIO+0x60>

	Macro_Set_Bit(I2C1->CR1, 9); 								// Stop
 80034ea:	8819      	ldrh	r1, [r3, #0]
	while(Macro_Check_Bit_Set(I2C1->CR1, 9));					// Check Stop(Auto Cleared)
 80034ec:	461a      	mov	r2, r3
	while(Macro_Check_Bit_Clear(I2C1->SR1, 2));					// Check Byte Transfer Finished

	I2C1->DR = data;											// Send Data
	while(Macro_Check_Bit_Clear(I2C1->SR1, 2));					// Check Byte Transfer Finished

	Macro_Set_Bit(I2C1->CR1, 9); 								// Stop
 80034ee:	b289      	uxth	r1, r1
 80034f0:	f441 7100 	orr.w	r1, r1, #512	; 0x200
 80034f4:	8019      	strh	r1, [r3, #0]
	while(Macro_Check_Bit_Set(I2C1->CR1, 9));					// Check Stop(Auto Cleared)
 80034f6:	8813      	ldrh	r3, [r2, #0]
 80034f8:	0599      	lsls	r1, r3, #22
 80034fa:	d4fc      	bmi.n	80034f6 <I2C_SC16IS752_Config_GPIO+0x7a>
}

void I2C_SC16IS752_Config_GPIO(unsigned int config)
{
	I2C_SC16IS752_Write_Reg(SC16IS752_IODIR, config);
}
 80034fc:	4770      	bx	lr
 80034fe:	bf00      	nop

08003500 <I2C_SC16IS752_Write_GPIO>:
	Macro_Set_Bit(I2C1->CR1, 10);
}

void I2C_SC16IS752_Write_Reg(unsigned int addr, unsigned int data)
{
	while(Macro_Check_Bit_Set(I2C1->SR2, 1)); 					// Idle OK
 8003500:	f44f 41a8 	mov.w	r1, #21504	; 0x5400
 8003504:	f2c4 0100 	movt	r1, #16384	; 0x4000
 8003508:	8b0a      	ldrh	r2, [r1, #24]
 800350a:	f44f 43a8 	mov.w	r3, #21504	; 0x5400
 800350e:	0792      	lsls	r2, r2, #30
 8003510:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8003514:	d4f8      	bmi.n	8003508 <I2C_SC16IS752_Write_GPIO+0x8>

	Macro_Set_Bit(I2C1->CR1, 8); 								// Start
 8003516:	881a      	ldrh	r2, [r3, #0]
	while(Macro_Check_Bit_Clear(I2C1->SR1, 0));					// Check Start
 8003518:	4619      	mov	r1, r3

void I2C_SC16IS752_Write_Reg(unsigned int addr, unsigned int data)
{
	while(Macro_Check_Bit_Set(I2C1->SR2, 1)); 					// Idle OK

	Macro_Set_Bit(I2C1->CR1, 8); 								// Start
 800351a:	b292      	uxth	r2, r2
 800351c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003520:	801a      	strh	r2, [r3, #0]
	while(Macro_Check_Bit_Clear(I2C1->SR1, 0));					// Check Start
 8003522:	8a8a      	ldrh	r2, [r1, #20]
 8003524:	f44f 43a8 	mov.w	r3, #21504	; 0x5400
 8003528:	07d2      	lsls	r2, r2, #31
 800352a:	f2c4 0300 	movt	r3, #16384	; 0x4000
 800352e:	d5f8      	bpl.n	8003522 <I2C_SC16IS752_Write_GPIO+0x22>

	I2C1->DR = SC16IS752_I2CADDR_WR ;							// Send WR Address
 8003530:	229a      	movs	r2, #154	; 0x9a
 8003532:	821a      	strh	r2, [r3, #16]
	while(Macro_Check_Bit_Clear(I2C1->SR1, 1));					// Check Address
 8003534:	4619      	mov	r1, r3
 8003536:	8a8a      	ldrh	r2, [r1, #20]
 8003538:	f44f 43a8 	mov.w	r3, #21504	; 0x5400
 800353c:	0792      	lsls	r2, r2, #30
 800353e:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8003542:	d5f8      	bpl.n	8003536 <I2C_SC16IS752_Write_GPIO+0x36>
	(void)I2C1->SR2;											// Clear ADDR flag by reading SR2

	I2C1->DR = addr<<3;											// Send Register Address
 8003544:	2258      	movs	r2, #88	; 0x58
	Macro_Set_Bit(I2C1->CR1, 8); 								// Start
	while(Macro_Check_Bit_Clear(I2C1->SR1, 0));					// Check Start

	I2C1->DR = SC16IS752_I2CADDR_WR ;							// Send WR Address
	while(Macro_Check_Bit_Clear(I2C1->SR1, 1));					// Check Address
	(void)I2C1->SR2;											// Clear ADDR flag by reading SR2
 8003546:	8b19      	ldrh	r1, [r3, #24]

	I2C1->DR = addr<<3;											// Send Register Address
	while(Macro_Check_Bit_Clear(I2C1->SR1, 2));					// Check Byte Transfer Finished
 8003548:	4619      	mov	r1, r3

	I2C1->DR = SC16IS752_I2CADDR_WR ;							// Send WR Address
	while(Macro_Check_Bit_Clear(I2C1->SR1, 1));					// Check Address
	(void)I2C1->SR2;											// Clear ADDR flag by reading SR2

	I2C1->DR = addr<<3;											// Send Register Address
 800354a:	821a      	strh	r2, [r3, #16]
	while(Macro_Check_Bit_Clear(I2C1->SR1, 2));					// Check Byte Transfer Finished
 800354c:	8a8a      	ldrh	r2, [r1, #20]
 800354e:	f44f 43a8 	mov.w	r3, #21504	; 0x5400
 8003552:	0752      	lsls	r2, r2, #29
 8003554:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8003558:	d5f8      	bpl.n	800354c <I2C_SC16IS752_Write_GPIO+0x4c>

	I2C1->DR = data;											// Send Data
 800355a:	b280      	uxth	r0, r0
 800355c:	8218      	strh	r0, [r3, #16]
	while(Macro_Check_Bit_Clear(I2C1->SR1, 2));					// Check Byte Transfer Finished
 800355e:	4619      	mov	r1, r3
 8003560:	8a8a      	ldrh	r2, [r1, #20]
 8003562:	f44f 43a8 	mov.w	r3, #21504	; 0x5400
 8003566:	0750      	lsls	r0, r2, #29
 8003568:	f2c4 0300 	movt	r3, #16384	; 0x4000
 800356c:	d5f8      	bpl.n	8003560 <I2C_SC16IS752_Write_GPIO+0x60>

	Macro_Set_Bit(I2C1->CR1, 9); 								// Stop
 800356e:	8819      	ldrh	r1, [r3, #0]
	while(Macro_Check_Bit_Set(I2C1->CR1, 9));					// Check Stop(Auto Cleared)
 8003570:	461a      	mov	r2, r3
	while(Macro_Check_Bit_Clear(I2C1->SR1, 2));					// Check Byte Transfer Finished

	I2C1->DR = data;											// Send Data
	while(Macro_Check_Bit_Clear(I2C1->SR1, 2));					// Check Byte Transfer Finished

	Macro_Set_Bit(I2C1->CR1, 9); 								// Stop
 8003572:	b289      	uxth	r1, r1
 8003574:	f441 7100 	orr.w	r1, r1, #512	; 0x200
 8003578:	8019      	strh	r1, [r3, #0]
	while(Macro_Check_Bit_Set(I2C1->CR1, 9));					// Check Stop(Auto Cleared)
 800357a:	8813      	ldrh	r3, [r2, #0]
 800357c:	0599      	lsls	r1, r3, #22
 800357e:	d4fc      	bmi.n	800357a <I2C_SC16IS752_Write_GPIO+0x7a>
}

void I2C_SC16IS752_Write_GPIO(unsigned int data)
{
	I2C_SC16IS752_Write_Reg(SC16IS752_IOSTATE, data);
}
 8003580:	4770      	bx	lr
 8003582:	bf00      	nop

08003584 <Key_Poll_Init>:
#include "device_driver.h"

void Key_Poll_Init(void)
{
	Macro_Set_Bit(RCC->APB2ENR, 3);
 8003584:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003588:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800358c:	6991      	ldr	r1, [r2, #24]
	Macro_Write_Block(GPIOB->CRL, 0xff, 0x44, 24);
 800358e:	f44f 6340 	mov.w	r3, #3072	; 0xc00
#include "device_driver.h"

void Key_Poll_Init(void)
{
	Macro_Set_Bit(RCC->APB2ENR, 3);
 8003592:	f041 0108 	orr.w	r1, r1, #8
 8003596:	6191      	str	r1, [r2, #24]
	Macro_Write_Block(GPIOB->CRL, 0xff, 0x44, 24);
 8003598:	f2c4 0301 	movt	r3, #16385	; 0x4001
 800359c:	681a      	ldr	r2, [r3, #0]
 800359e:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 80035a2:	f042 4288 	orr.w	r2, r2, #1140850688	; 0x44000000
 80035a6:	601a      	str	r2, [r3, #0]
 80035a8:	4770      	bx	lr
 80035aa:	bf00      	nop

080035ac <Key_Get_Pressed>:

#define COUNT_FOR_CHAT 		20000

static int Key_Check_Input(void)
{
	return ~Macro_Extract_Area(GPIOB->IDR, 0x3, 6) & 0x3;
 80035ac:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 80035b0:	f2c4 0101 	movt	r1, #16385	; 0x4001
 80035b4:	6888      	ldr	r0, [r1, #8]
 80035b6:	f644 6320 	movw	r3, #20000	; 0x4e20
 80035ba:	f080 00c0 	eor.w	r0, r0, #192	; 0xc0
 80035be:	f3c0 1081 	ubfx	r0, r0, #6, #2
 80035c2:	688a      	ldr	r2, [r1, #8]
 80035c4:	f082 02c0 	eor.w	r2, r2, #192	; 0xc0
 80035c8:	f3c2 1281 	ubfx	r2, r2, #6, #2
	{
		k = Key_Check_Input();

		for(i=0; i<COUNT_FOR_CHAT; i++)
		{
			if(k != Key_Check_Input())
 80035cc:	4290      	cmp	r0, r2
 80035ce:	d1f1      	bne.n	80035b4 <Key_Get_Pressed+0x8>

	for(;;)
	{
		k = Key_Check_Input();

		for(i=0; i<COUNT_FOR_CHAT; i++)
 80035d0:	3b01      	subs	r3, #1
 80035d2:	d1f6      	bne.n	80035c2 <Key_Get_Pressed+0x16>

		if(i == COUNT_FOR_CHAT) break;
	}

	return k;
}
 80035d4:	4770      	bx	lr
 80035d6:	bf00      	nop

080035d8 <Key_Wait_Key_Released>:

#define COUNT_FOR_CHAT 		20000

static int Key_Check_Input(void)
{
	return ~Macro_Extract_Area(GPIOB->IDR, 0x3, 6) & 0x3;
 80035d8:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 80035dc:	f2c4 0001 	movt	r0, #16385	; 0x4001
 80035e0:	6881      	ldr	r1, [r0, #8]
 80035e2:	f644 6320 	movw	r3, #20000	; 0x4e20
 80035e6:	f081 01c0 	eor.w	r1, r1, #192	; 0xc0
 80035ea:	f3c1 1181 	ubfx	r1, r1, #6, #2
 80035ee:	6882      	ldr	r2, [r0, #8]
 80035f0:	f082 02c0 	eor.w	r2, r2, #192	; 0xc0
 80035f4:	f3c2 1281 	ubfx	r2, r2, #6, #2
	{
		k = Key_Check_Input();

		for(i=0; i<COUNT_FOR_CHAT; i++)
		{
			if(k != Key_Check_Input())
 80035f8:	4291      	cmp	r1, r2
 80035fa:	d1f1      	bne.n	80035e0 <Key_Wait_Key_Released+0x8>

	for(;;)
	{
		k = Key_Check_Input();

		for(i=0; i<COUNT_FOR_CHAT; i++)
 80035fc:	3b01      	subs	r3, #1
 80035fe:	d1f6      	bne.n	80035ee <Key_Wait_Key_Released+0x16>
	return k;
}

void Key_Wait_Key_Released(void)
{
	while(Key_Get_Pressed());
 8003600:	2900      	cmp	r1, #0
 8003602:	d1ed      	bne.n	80035e0 <Key_Wait_Key_Released+0x8>
}
 8003604:	4770      	bx	lr
 8003606:	bf00      	nop

08003608 <Key_Wait_Key_Pressed>:

#define COUNT_FOR_CHAT 		20000

static int Key_Check_Input(void)
{
	return ~Macro_Extract_Area(GPIOB->IDR, 0x3, 6) & 0x3;
 8003608:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 800360c:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8003610:	6888      	ldr	r0, [r1, #8]
 8003612:	f644 6320 	movw	r3, #20000	; 0x4e20
 8003616:	f080 00c0 	eor.w	r0, r0, #192	; 0xc0
 800361a:	f3c0 1081 	ubfx	r0, r0, #6, #2
 800361e:	688a      	ldr	r2, [r1, #8]
 8003620:	f082 02c0 	eor.w	r2, r2, #192	; 0xc0
 8003624:	f3c2 1281 	ubfx	r2, r2, #6, #2
	{
		k = Key_Check_Input();

		for(i=0; i<COUNT_FOR_CHAT; i++)
		{
			if(k != Key_Check_Input())
 8003628:	4290      	cmp	r0, r2
 800362a:	d1f1      	bne.n	8003610 <Key_Wait_Key_Pressed+0x8>

	for(;;)
	{
		k = Key_Check_Input();

		for(i=0; i<COUNT_FOR_CHAT; i++)
 800362c:	3b01      	subs	r3, #1
 800362e:	d1f6      	bne.n	800361e <Key_Wait_Key_Pressed+0x16>

int Key_Wait_Key_Pressed(void)
{
	int k;

	while((k = Key_Get_Pressed()) == 0);
 8003630:	2800      	cmp	r0, #0
 8003632:	d0ed      	beq.n	8003610 <Key_Wait_Key_Pressed+0x8>
	return k;
}
 8003634:	4770      	bx	lr
 8003636:	bf00      	nop

08003638 <Key_ISR_Enable>:

void Key_ISR_Enable(int en)
{
 8003638:	b410      	push	{r4}
	if(en)
 800363a:	b9b0      	cbnz	r0, 800366a <Key_ISR_Enable+0x32>
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
 800363c:	f44f 4261 	mov.w	r2, #57600	; 0xe100
 8003640:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8003644:	f44f 0100 	mov.w	r1, #8388608	; 0x800000
	}

	else
	{
		NVIC_DisableIRQ((IRQn_Type)23);
		Macro_Clear_Bit(RCC->APB2ENR,3);
 8003648:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800364c:	f8c2 1080 	str.w	r1, [r2, #128]	; 0x80
 8003650:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8003654:	699a      	ldr	r2, [r3, #24]
 8003656:	f022 0208 	bic.w	r2, r2, #8
 800365a:	619a      	str	r2, [r3, #24]
		Macro_Clear_Bit(RCC->APB2ENR,0);
 800365c:	699a      	ldr	r2, [r3, #24]
 800365e:	f022 0201 	bic.w	r2, r2, #1
 8003662:	619a      	str	r2, [r3, #24]
	}
}
 8003664:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003668:	4770      	bx	lr

void Key_ISR_Enable(int en)
{
	if(en)
	{
		Macro_Set_Bit(RCC->APB2ENR,0); // AFIO EN
 800366a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800366e:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8003672:	699a      	ldr	r2, [r3, #24]
		Macro_Set_Bit(RCC->APB2ENR,3); // PB EN

		// PB[7:6]  (input floating)
		Macro_Write_Block(GPIOB->CRL, 0xFF, 0x44, 24);
 8003674:	f44f 6140 	mov.w	r1, #3072	; 0xc00

void Key_ISR_Enable(int en)
{
	if(en)
	{
		Macro_Set_Bit(RCC->APB2ENR,0); // AFIO EN
 8003678:	f042 0201 	orr.w	r2, r2, #1
 800367c:	619a      	str	r2, [r3, #24]
		Macro_Set_Bit(RCC->APB2ENR,3); // PB EN
 800367e:	699a      	ldr	r2, [r3, #24]

		// PB[7:6]  (input floating)
		Macro_Write_Block(GPIOB->CRL, 0xFF, 0x44, 24);
 8003680:	f2c4 0101 	movt	r1, #16385	; 0x4001
void Key_ISR_Enable(int en)
{
	if(en)
	{
		Macro_Set_Bit(RCC->APB2ENR,0); // AFIO EN
		Macro_Set_Bit(RCC->APB2ENR,3); // PB EN
 8003684:	f042 0208 	orr.w	r2, r2, #8
 8003688:	619a      	str	r2, [r3, #24]

		// PB[7:6]  (input floating)
		Macro_Write_Block(GPIOB->CRL, 0xFF, 0x44, 24);
 800368a:	680b      	ldr	r3, [r1, #0]

		// PB[7:6] EXTI   + Falling Edge 
		Macro_Write_Block(AFIO->EXTICR[1], 0xFF, 0x11, 8); 
 800368c:	2200      	movs	r2, #0
	{
		Macro_Set_Bit(RCC->APB2ENR,0); // AFIO EN
		Macro_Set_Bit(RCC->APB2ENR,3); // PB EN

		// PB[7:6]  (input floating)
		Macro_Write_Block(GPIOB->CRL, 0xFF, 0x44, 24);
 800368e:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8003692:	f043 4388 	orr.w	r3, r3, #1140850688	; 0x44000000
 8003696:	600b      	str	r3, [r1, #0]

		// PB[7:6] EXTI   + Falling Edge 
		Macro_Write_Block(AFIO->EXTICR[1], 0xFF, 0x11, 8); 
 8003698:	f2c4 0201 	movt	r2, #16385	; 0x4001
 800369c:	68d1      	ldr	r1, [r2, #12]
		Macro_Clear_Area(EXTI->RTSR, 0x3, 6);
 800369e:	f44f 6380 	mov.w	r3, #1024	; 0x400

		// PB[7:6]  (input floating)
		Macro_Write_Block(GPIOB->CRL, 0xFF, 0x44, 24);

		// PB[7:6] EXTI   + Falling Edge 
		Macro_Write_Block(AFIO->EXTICR[1], 0xFF, 0x11, 8); 
 80036a2:	f421 417f 	bic.w	r1, r1, #65280	; 0xff00
 80036a6:	f441 5188 	orr.w	r1, r1, #4352	; 0x1100
 80036aa:	60d1      	str	r1, [r2, #12]
		Macro_Clear_Area(EXTI->RTSR, 0x3, 6);
 80036ac:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80036b0:	6899      	ldr	r1, [r3, #8]
		Macro_Set_Area(EXTI->FTSR, 0x3, 6);

		// Pending Clear
		EXTI->PR = (0x3 << 6);
 80036b2:	20c0      	movs	r0, #192	; 0xc0
		// PB[7:6]  (input floating)
		Macro_Write_Block(GPIOB->CRL, 0xFF, 0x44, 24);

		// PB[7:6] EXTI   + Falling Edge 
		Macro_Write_Block(AFIO->EXTICR[1], 0xFF, 0x11, 8); 
		Macro_Clear_Area(EXTI->RTSR, 0x3, 6);
 80036b4:	f021 01c0 	bic.w	r1, r1, #192	; 0xc0
 80036b8:	6099      	str	r1, [r3, #8]
		Macro_Set_Area(EXTI->FTSR, 0x3, 6);
 80036ba:	68dc      	ldr	r4, [r3, #12]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
 80036bc:	f44f 4261 	mov.w	r2, #57600	; 0xe100
 80036c0:	4304      	orrs	r4, r0
 80036c2:	f2ce 0200 	movt	r2, #57344	; 0xe000
 80036c6:	f44f 0100 	mov.w	r1, #8388608	; 0x800000
 80036ca:	60dc      	str	r4, [r3, #12]

		// Pending Clear
		EXTI->PR = (0x3 << 6);
 80036cc:	6158      	str	r0, [r3, #20]
 80036ce:	f8c2 1180 	str.w	r1, [r2, #384]	; 0x180
		NVIC_ClearPendingIRQ((IRQn_Type)23);

		//  
		Macro_Write_Block(EXTI->IMR, 0x3, 0x3, 6);
 80036d2:	6818      	ldr	r0, [r3, #0]
 80036d4:	f040 00c0 	orr.w	r0, r0, #192	; 0xc0
 80036d8:	6018      	str	r0, [r3, #0]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
 80036da:	6011      	str	r1, [r2, #0]
	{
		NVIC_DisableIRQ((IRQn_Type)23);
		Macro_Clear_Bit(RCC->APB2ENR,3);
		Macro_Clear_Bit(RCC->APB2ENR,0);
	}
}
 80036dc:	f85d 4b04 	ldr.w	r4, [sp], #4
 80036e0:	4770      	bx	lr
 80036e2:	bf00      	nop

080036e4 <LED_Init>:
#include "device_driver.h"

void LED_Init(void)
{
	Macro_Set_Bit(RCC->APB2ENR, 3);
 80036e4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80036e8:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80036ec:	6991      	ldr	r1, [r2, #24]
	Macro_Write_Block(GPIOB->CRH, 0xff, 0x66, 0);
 80036ee:	f44f 6340 	mov.w	r3, #3072	; 0xc00
#include "device_driver.h"

void LED_Init(void)
{
	Macro_Set_Bit(RCC->APB2ENR, 3);
 80036f2:	f041 0108 	orr.w	r1, r1, #8
 80036f6:	6191      	str	r1, [r2, #24]
	Macro_Write_Block(GPIOB->CRH, 0xff, 0x66, 0);
 80036f8:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80036fc:	685a      	ldr	r2, [r3, #4]
 80036fe:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8003702:	f042 0266 	orr.w	r2, r2, #102	; 0x66
 8003706:	605a      	str	r2, [r3, #4]
	Macro_Set_Area(GPIOB->ODR, 0x3, 8);
 8003708:	68da      	ldr	r2, [r3, #12]
 800370a:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 800370e:	60da      	str	r2, [r3, #12]
 8003710:	4770      	bx	lr
 8003712:	bf00      	nop

08003714 <LED_Display>:
}

void LED_Display(unsigned int num)
{
	Macro_Write_Block(GPIOB->ODR, 0x3, (~num & 3), 8);
 8003714:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8003718:	f2c4 0301 	movt	r3, #16385	; 0x4001
 800371c:	68da      	ldr	r2, [r3, #12]
 800371e:	43c0      	mvns	r0, r0
 8003720:	f000 0003 	and.w	r0, r0, #3
 8003724:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8003728:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 800372c:	60da      	str	r2, [r3, #12]
 800372e:	4770      	bx	lr

08003730 <LED_All_On>:
}

void LED_All_On(void)
{
	Macro_Clear_Area(GPIOB->ODR, 0x3, 8);
 8003730:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8003734:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8003738:	68da      	ldr	r2, [r3, #12]
 800373a:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800373e:	60da      	str	r2, [r3, #12]
 8003740:	4770      	bx	lr
 8003742:	bf00      	nop

08003744 <LED_All_Off>:
}

void LED_All_Off(void)
{
	Macro_Set_Area(GPIOB->ODR, 0x3, 8);
 8003744:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8003748:	f2c4 0301 	movt	r3, #16385	; 0x4001
 800374c:	68da      	ldr	r2, [r3, #12]
 800374e:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 8003752:	60da      	str	r2, [r3, #12]
 8003754:	4770      	bx	lr
 8003756:	bf00      	nop

08003758 <Main>:
extern volatile int Uart1_Rx_In;
extern volatile int Uart1_Rx_Data;
extern volatile int TIM4_Expired;

void Main(void)
{
 8003758:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	// int d = 1;
	volatile int i, j, data;
	volatile int p1_score = 0;
 800375c:	2600      	movs	r6, #0
extern volatile int Uart1_Rx_In;
extern volatile int Uart1_Rx_Data;
extern volatile int TIM4_Expired;

void Main(void)
{
 800375e:	b086      	sub	sp, #24
	// int d = 1;
	volatile int i, j, data;
	volatile int p1_score = 0;
 8003760:	9604      	str	r6, [sp, #16]
	volatile int p2_score = 0;
 8003762:	9605      	str	r6, [sp, #20]
#include "device_driver.h"

static void Sys_Init(void)
{
	Clock_Init();
 8003764:	f7ff fd42 	bl	80031ec <Clock_Init>
	LED_Init();
 8003768:	f7ff ffbc 	bl	80036e4 <LED_Init>
	Key_Poll_Init();
 800376c:	f7ff ff0a 	bl	8003584 <Key_Poll_Init>
	Uart_Init(115200);
 8003770:	f44f 30e1 	mov.w	r0, #115200	; 0x1c200
 8003774:	f000 fcd4 	bl	8004120 <Uart1_Init>

	SCB->VTOR = 0x08003000;
 8003778:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 800377c:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 8003780:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8003784:	f6c0 0200 	movt	r2, #2048	; 0x800
	volatile int i, j, data;
	volatile int p1_score = 0;
	volatile int p2_score = 0;

	Sys_Init();
	Uart1_Printf("MINI PING-PONG\n");
 8003788:	f24a 50c0 	movw	r0, #42432	; 0xa5c0
	Clock_Init();
	LED_Init();
	Key_Poll_Init();
	Uart_Init(115200);

	SCB->VTOR = 0x08003000;
 800378c:	609a      	str	r2, [r3, #8]
	volatile int i, j, data;
	volatile int p1_score = 0;
	volatile int p2_score = 0;

	Sys_Init();
	Uart1_Printf("MINI PING-PONG\n");
 800378e:	f6c0 0000 	movt	r0, #2048	; 0x800
	LED_Init();
	Key_Poll_Init();
	Uart_Init(115200);

	SCB->VTOR = 0x08003000;
	SCB->SHCSR = 0;
 8003792:	625e      	str	r6, [r3, #36]	; 0x24
	volatile int i, j, data;
	volatile int p1_score = 0;
	volatile int p2_score = 0;

	Sys_Init();
	Uart1_Printf("MINI PING-PONG\n");
 8003794:	f000 fd60 	bl	8004258 <Uart1_Printf>

	Key_ISR_Enable(1);
 8003798:	2001      	movs	r0, #1
 800379a:	f7ff ff4d 	bl	8003638 <Key_ISR_Enable>
	// Uart1_RX_Interrupt_Enable(1);
	// TIM4_Repeat_Interrupt_Enable(1, 200);

	I2C_SC16IS752_Init(5000);
 800379e:	f241 3088 	movw	r0, #5000	; 0x1388
 80037a2:	f7ff fda1 	bl	80032e8 <I2C_SC16IS752_Init>
	I2C_SC16IS752_Config_GPIO(0xFF);
 80037a6:	20ff      	movs	r0, #255	; 0xff
 80037a8:	f7ff fe68 	bl	800347c <I2C_SC16IS752_Config_GPIO>
 80037ac:	f240 5588 	movw	r5, #1416	; 0x588
 80037b0:	f2c2 0500 	movt	r5, #8192	; 0x2000
				Key_Value = 0;
			}
			data = ~(1u<<i);
			I2C_SC16IS752_Write_GPIO(data);
			// Uart1_Printf("LED[%d] ON, Value = 0x%.2X\n", i, (unsigned char)data);
			for(j = 0; j < 1000000; j++);
 80037b4:	f244 243f 	movw	r4, #16959	; 0x423f

	for(;;)
	{
		for(i = 0; i < 8; i++)
		{
			if (Key_Value)
 80037b8:	46a8      	mov	r8, r5
				Key_Value = 0;
			}
			data = ~(1u<<i);
			I2C_SC16IS752_Write_GPIO(data);
			// Uart1_Printf("LED[%d] ON, Value = 0x%.2X\n", i, (unsigned char)data);
			for(j = 0; j < 1000000; j++);
 80037ba:	f2c0 040f 	movt	r4, #15
					Uart1_Printf("%d(Player1) : %d(Player2)\n", p1_score, p2_score);
				}

				Key_Value = 0;
			}
			data = ~(1u<<i);
 80037be:	2701      	movs	r7, #1
	I2C_SC16IS752_Init(5000);
	I2C_SC16IS752_Config_GPIO(0xFF);

	for(;;)
	{
		for(i = 0; i < 8; i++)
 80037c0:	9601      	str	r6, [sp, #4]
 80037c2:	9b01      	ldr	r3, [sp, #4]
 80037c4:	2b07      	cmp	r3, #7
 80037c6:	dc32      	bgt.n	800382e <Main+0xd6>
		{
			if (Key_Value)
 80037c8:	682b      	ldr	r3, [r5, #0]
 80037ca:	b1c3      	cbz	r3, 80037fe <Main+0xa6>
			{
				if ((Key_Value != 2) || (i != 7))
 80037cc:	f8d8 3000 	ldr.w	r3, [r8]
 80037d0:	2b02      	cmp	r3, #2
 80037d2:	d102      	bne.n	80037da <Main+0x82>
 80037d4:	9b01      	ldr	r3, [sp, #4]
 80037d6:	2b07      	cmp	r3, #7
 80037d8:	d010      	beq.n	80037fc <Main+0xa4>
				{
					p1_score++;
 80037da:	9b04      	ldr	r3, [sp, #16]
					Uart1_Printf("<Score>\n");
 80037dc:	f24a 50d0 	movw	r0, #42448	; 0xa5d0
		{
			if (Key_Value)
			{
				if ((Key_Value != 2) || (i != 7))
				{
					p1_score++;
 80037e0:	3301      	adds	r3, #1
					Uart1_Printf("<Score>\n");
 80037e2:	f6c0 0000 	movt	r0, #2048	; 0x800
		{
			if (Key_Value)
			{
				if ((Key_Value != 2) || (i != 7))
				{
					p1_score++;
 80037e6:	9304      	str	r3, [sp, #16]
					Uart1_Printf("<Score>\n");
 80037e8:	f000 fd36 	bl	8004258 <Uart1_Printf>
					Uart1_Printf("%d(Player1) : %d(Player2)\n", p1_score, p2_score);
 80037ec:	f24a 50dc 	movw	r0, #42460	; 0xa5dc
 80037f0:	9904      	ldr	r1, [sp, #16]
 80037f2:	f6c0 0000 	movt	r0, #2048	; 0x800
 80037f6:	9a05      	ldr	r2, [sp, #20]
 80037f8:	f000 fd2e 	bl	8004258 <Uart1_Printf>
				}

				Key_Value = 0;
 80037fc:	602e      	str	r6, [r5, #0]
			}
			data = ~(1u<<i);
 80037fe:	9b01      	ldr	r3, [sp, #4]
 8003800:	fa07 f303 	lsl.w	r3, r7, r3
 8003804:	43db      	mvns	r3, r3
 8003806:	9303      	str	r3, [sp, #12]
			I2C_SC16IS752_Write_GPIO(data);
 8003808:	9803      	ldr	r0, [sp, #12]
 800380a:	f7ff fe79 	bl	8003500 <I2C_SC16IS752_Write_GPIO>
			// Uart1_Printf("LED[%d] ON, Value = 0x%.2X\n", i, (unsigned char)data);
			for(j = 0; j < 1000000; j++);
 800380e:	9602      	str	r6, [sp, #8]
 8003810:	9b02      	ldr	r3, [sp, #8]
 8003812:	42a3      	cmp	r3, r4
 8003814:	dc05      	bgt.n	8003822 <Main+0xca>
 8003816:	9b02      	ldr	r3, [sp, #8]
 8003818:	3301      	adds	r3, #1
 800381a:	9302      	str	r3, [sp, #8]
 800381c:	9b02      	ldr	r3, [sp, #8]
 800381e:	42a3      	cmp	r3, r4
 8003820:	ddf9      	ble.n	8003816 <Main+0xbe>
	I2C_SC16IS752_Init(5000);
	I2C_SC16IS752_Config_GPIO(0xFF);

	for(;;)
	{
		for(i = 0; i < 8; i++)
 8003822:	9b01      	ldr	r3, [sp, #4]
 8003824:	3301      	adds	r3, #1
 8003826:	9301      	str	r3, [sp, #4]
 8003828:	9b01      	ldr	r3, [sp, #4]
 800382a:	2b07      	cmp	r3, #7
 800382c:	ddcc      	ble.n	80037c8 <Main+0x70>
			data = ~(1u<<i);
			I2C_SC16IS752_Write_GPIO(data);
			// Uart1_Printf("LED[%d] ON, Value = 0x%.2X\n", i, (unsigned char)data);
			for(j = 0; j < 1000000; j++);
		}
		for(i = 7; i >= 0; i--)
 800382e:	2307      	movs	r3, #7
 8003830:	9301      	str	r3, [sp, #4]
 8003832:	9b01      	ldr	r3, [sp, #4]
 8003834:	2b00      	cmp	r3, #0
 8003836:	dbc3      	blt.n	80037c0 <Main+0x68>
		{
			if (Key_Value)
 8003838:	682b      	ldr	r3, [r5, #0]
 800383a:	b1bb      	cbz	r3, 800386c <Main+0x114>
			{
				if ((Key_Value != 1) || (i != 0))
 800383c:	f8d8 3000 	ldr.w	r3, [r8]
 8003840:	2b01      	cmp	r3, #1
 8003842:	d101      	bne.n	8003848 <Main+0xf0>
 8003844:	9b01      	ldr	r3, [sp, #4]
 8003846:	b183      	cbz	r3, 800386a <Main+0x112>
				{
					p2_score++;
 8003848:	9b05      	ldr	r3, [sp, #20]
					Uart1_Printf("<Score>\n");
 800384a:	f24a 50d0 	movw	r0, #42448	; 0xa5d0
		{
			if (Key_Value)
			{
				if ((Key_Value != 1) || (i != 0))
				{
					p2_score++;
 800384e:	3301      	adds	r3, #1
					Uart1_Printf("<Score>\n");
 8003850:	f6c0 0000 	movt	r0, #2048	; 0x800
		{
			if (Key_Value)
			{
				if ((Key_Value != 1) || (i != 0))
				{
					p2_score++;
 8003854:	9305      	str	r3, [sp, #20]
					Uart1_Printf("<Score>\n");
 8003856:	f000 fcff 	bl	8004258 <Uart1_Printf>
					Uart1_Printf("%d(Player1) : %d(Player2)\n", p1_score, p2_score);
 800385a:	f24a 50dc 	movw	r0, #42460	; 0xa5dc
 800385e:	9904      	ldr	r1, [sp, #16]
 8003860:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003864:	9a05      	ldr	r2, [sp, #20]
 8003866:	f000 fcf7 	bl	8004258 <Uart1_Printf>
				}

				Key_Value = 0;
 800386a:	602e      	str	r6, [r5, #0]
			}
			data = ~(1u<<i);
 800386c:	9b01      	ldr	r3, [sp, #4]
 800386e:	fa07 f303 	lsl.w	r3, r7, r3
 8003872:	43db      	mvns	r3, r3
 8003874:	9303      	str	r3, [sp, #12]
			I2C_SC16IS752_Write_GPIO(data);
 8003876:	9803      	ldr	r0, [sp, #12]
 8003878:	f7ff fe42 	bl	8003500 <I2C_SC16IS752_Write_GPIO>
			// Uart1_Printf("LED[%d] ON, Value = 0x%.2X\n", i, (unsigned char)data);
			for(j = 0; j < 1000000; j++);
 800387c:	9602      	str	r6, [sp, #8]
 800387e:	9b02      	ldr	r3, [sp, #8]
 8003880:	42a3      	cmp	r3, r4
 8003882:	dc05      	bgt.n	8003890 <Main+0x138>
 8003884:	9b02      	ldr	r3, [sp, #8]
 8003886:	3301      	adds	r3, #1
 8003888:	9302      	str	r3, [sp, #8]
 800388a:	9b02      	ldr	r3, [sp, #8]
 800388c:	42a3      	cmp	r3, r4
 800388e:	ddf9      	ble.n	8003884 <Main+0x12c>
			data = ~(1u<<i);
			I2C_SC16IS752_Write_GPIO(data);
			// Uart1_Printf("LED[%d] ON, Value = 0x%.2X\n", i, (unsigned char)data);
			for(j = 0; j < 1000000; j++);
		}
		for(i = 7; i >= 0; i--)
 8003890:	9b01      	ldr	r3, [sp, #4]
 8003892:	3b01      	subs	r3, #1
 8003894:	9301      	str	r3, [sp, #4]
 8003896:	9b01      	ldr	r3, [sp, #4]
 8003898:	2b00      	cmp	r3, #0
 800389a:	dacd      	bge.n	8003838 <Main+0xe0>
 800389c:	e790      	b.n	80037c0 <Main+0x68>
 800389e:	bf00      	nop

080038a0 <_sbrk>:
#include "device_driver.h"

char * _sbrk(int inc)
{
 80038a0:	b410      	push	{r4}
	static char * heap = (char *)0;

	char * prevHeap;
	char * nextHeap;

	if(heap == (char *)0) heap = (char *)HEAP_BASE;
 80038a2:	f240 5380 	movw	r3, #1408	; 0x580
 80038a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80038aa:	6819      	ldr	r1, [r3, #0]
#include "device_driver.h"

char * _sbrk(int inc)
{
 80038ac:	4602      	mov	r2, r0
	static char * heap = (char *)0;

	char * prevHeap;
	char * nextHeap;

	if(heap == (char *)0) heap = (char *)HEAP_BASE;
 80038ae:	b181      	cbz	r1, 80038d2 <_sbrk+0x32>
 80038b0:	4c0b      	ldr	r4, [pc, #44]	; (80038e0 <_sbrk+0x40>)
 80038b2:	4608      	mov	r0, r1
 80038b4:	f024 0107 	bic.w	r1, r4, #7

	prevHeap = heap;
	nextHeap = (char *)((((unsigned int)heap + inc) + 0x7) & ~0x7);
 80038b8:	3207      	adds	r2, #7
 80038ba:	4402      	add	r2, r0
 80038bc:	f022 0207 	bic.w	r2, r2, #7

	if((unsigned int)nextHeap >= HEAP_LIMIT) return (char *)0;
 80038c0:	f501 5180 	add.w	r1, r1, #4096	; 0x1000
 80038c4:	428a      	cmp	r2, r1

	heap = nextHeap;
 80038c6:	bf34      	ite	cc
 80038c8:	601a      	strcc	r2, [r3, #0]
	if(heap == (char *)0) heap = (char *)HEAP_BASE;

	prevHeap = heap;
	nextHeap = (char *)((((unsigned int)heap + inc) + 0x7) & ~0x7);

	if((unsigned int)nextHeap >= HEAP_LIMIT) return (char *)0;
 80038ca:	2000      	movcs	r0, #0

	heap = nextHeap;
	return prevHeap;
}
 80038cc:	f85d 4b04 	ldr.w	r4, [sp], #4
 80038d0:	4770      	bx	lr
	static char * heap = (char *)0;

	char * prevHeap;
	char * nextHeap;

	if(heap == (char *)0) heap = (char *)HEAP_BASE;
 80038d2:	4903      	ldr	r1, [pc, #12]	; (80038e0 <_sbrk+0x40>)
 80038d4:	f021 0107 	bic.w	r1, r1, #7
 80038d8:	6019      	str	r1, [r3, #0]
 80038da:	4608      	mov	r0, r1
 80038dc:	e7ec      	b.n	80038b8 <_sbrk+0x18>
 80038de:	bf00      	nop
 80038e0:	200005df 	ldrdcs	r0, [r0], -pc	; <UNPREDICTABLE>

080038e4 <Stack_Dump>:
}

static char * const Stack_reg[] = {"R0","R1","R2","R3","R12","LR","RA","xPSR"};

static void Stack_Dump(const char * stack, unsigned int * sp)
{
 80038e4:	b5f0      	push	{r4, r5, r6, r7, lr}
	int i;

	for(i=0; i<(sizeof(Stack_reg)/sizeof(Stack_reg[0])); i++)
 80038e6:	2300      	movs	r3, #0
 80038e8:	4d0b      	ldr	r5, [pc, #44]	; (8003918 <Stack_Dump+0x34>)
}

static char * const Stack_reg[] = {"R0","R1","R2","R3","R12","LR","RA","xPSR"};

static void Stack_Dump(const char * stack, unsigned int * sp)
{
 80038ea:	b083      	sub	sp, #12
 80038ec:	4606      	mov	r6, r0
 80038ee:	460f      	mov	r7, r1
	int i;

	for(i=0; i<(sizeof(Stack_reg)/sizeof(Stack_reg[0])); i++)
 80038f0:	461c      	mov	r4, r3
	{
		Uart1_Printf("%s[%d],%s=0x%.8X\n", stack, i, Stack_reg[i], sp[i]);
 80038f2:	f857 2023 	ldr.w	r2, [r7, r3, lsl #2]
 80038f6:	f24a 50f8 	movw	r0, #42488	; 0xa5f8
 80038fa:	f855 3f04 	ldr.w	r3, [r5, #4]!
 80038fe:	9200      	str	r2, [sp, #0]
 8003900:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003904:	4622      	mov	r2, r4
 8003906:	4631      	mov	r1, r6

static void Stack_Dump(const char * stack, unsigned int * sp)
{
	int i;

	for(i=0; i<(sizeof(Stack_reg)/sizeof(Stack_reg[0])); i++)
 8003908:	3401      	adds	r4, #1
	{
		Uart1_Printf("%s[%d],%s=0x%.8X\n", stack, i, Stack_reg[i], sp[i]);
 800390a:	f000 fca5 	bl	8004258 <Uart1_Printf>

static void Stack_Dump(const char * stack, unsigned int * sp)
{
	int i;

	for(i=0; i<(sizeof(Stack_reg)/sizeof(Stack_reg[0])); i++)
 800390e:	2c08      	cmp	r4, #8
 8003910:	4623      	mov	r3, r4
 8003912:	d1ee      	bne.n	80038f2 <Stack_Dump+0xe>
	{
		Uart1_Printf("%s[%d],%s=0x%.8X\n", stack, i, Stack_reg[i], sp[i]);
	}
}
 8003914:	b003      	add	sp, #12
 8003916:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003918:	0800a42c 	stmdaeq	r0, {r2, r3, r5, sl, sp, pc}

0800391c <Invalid_ISR>:
/* Includes ------------------------------------------------------------------*/

#include "device_driver.h"

void Invalid_ISR(void)
{
 800391c:	b508      	push	{r3, lr}
  Uart1_Printf("Invalid_Exception: %d!\n", Macro_Extract_Area(SCB->ICSR, 0x1ff, 0));
 800391e:	f44f 446d 	mov.w	r4, #60672	; 0xed00
 8003922:	f2ce 0400 	movt	r4, #57344	; 0xe000
 8003926:	6861      	ldr	r1, [r4, #4]
 8003928:	f24a 600c 	movw	r0, #42508	; 0xa60c
 800392c:	f3c1 0108 	ubfx	r1, r1, #0, #9
 8003930:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003934:	f000 fc90 	bl	8004258 <Uart1_Printf>
  Uart1_Printf("Invalid_ISR: %d!\n", Macro_Extract_Area(SCB->ICSR, 0x1ff, 0) - 16);
 8003938:	6861      	ldr	r1, [r4, #4]
 800393a:	f24a 6024 	movw	r0, #42532	; 0xa624
 800393e:	f3c1 0108 	ubfx	r1, r1, #0, #9
 8003942:	3910      	subs	r1, #16
 8003944:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003948:	f000 fc86 	bl	8004258 <Uart1_Printf>
 800394c:	e7fe      	b.n	800394c <Invalid_ISR+0x30>
 800394e:	bf00      	nop

08003950 <NMI_Handler>:
 * Output         : None
 * Return         : None
 *******************************************************************************/
void NMI_Handler(void)
{
	Uart1_Printf("NMI!\n");
 8003950:	f24a 6038 	movw	r0, #42552	; 0xa638
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void NMI_Handler(void)
{
 8003954:	b508      	push	{r3, lr}
	Uart1_Printf("NMI!\n");
 8003956:	f6c0 0000 	movt	r0, #2048	; 0x800
 800395a:	f000 fc7d 	bl	8004258 <Uart1_Printf>
 800395e:	e7fe      	b.n	800395e <NMI_Handler+0xe>

08003960 <HardFault_Handler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void HardFault_Handler(unsigned int * msp, unsigned int lr, unsigned int * psp)
{
 8003960:	4604      	mov	r4, r0
	Uart1_Printf("Hard Fault!\n");
 8003962:	f24a 6040 	movw	r0, #42560	; 0xa640
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void HardFault_Handler(unsigned int * msp, unsigned int lr, unsigned int * psp)
{
 8003966:	b508      	push	{r3, lr}
	Uart1_Printf("Hard Fault!\n");
 8003968:	f6c0 0000 	movt	r0, #2048	; 0x800
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void HardFault_Handler(unsigned int * msp, unsigned int lr, unsigned int * psp)
{
 800396c:	4616      	mov	r6, r2
 800396e:	460d      	mov	r5, r1
	Uart1_Printf("Hard Fault!\n");
 8003970:	f000 fc72 	bl	8004258 <Uart1_Printf>
	}
}

static void Fault_Report(unsigned int * msp, unsigned int lr, unsigned int * psp)
{
	Uart1_Printf("LR(EXC_RETURN)=0x%.8X\n", lr);
 8003974:	f24a 6050 	movw	r0, #42576	; 0xa650
 8003978:	4629      	mov	r1, r5
 800397a:	f6c0 0000 	movt	r0, #2048	; 0x800
 800397e:	f000 fc6b 	bl	8004258 <Uart1_Printf>
	Uart1_Printf("MSP=0x%.8X\n", msp);
 8003982:	f24a 6068 	movw	r0, #42600	; 0xa668
 8003986:	4621      	mov	r1, r4
 8003988:	f6c0 0000 	movt	r0, #2048	; 0x800
 800398c:	f000 fc64 	bl	8004258 <Uart1_Printf>
	Uart1_Printf("PSP=0x%.8X\n", psp);
 8003990:	f24a 6074 	movw	r0, #42612	; 0xa674
 8003994:	4631      	mov	r1, r6
 8003996:	f6c0 0000 	movt	r0, #2048	; 0x800
 800399a:	f000 fc5d 	bl	8004258 <Uart1_Printf>

	switch((lr & (0xF<<28))|(lr & 0xF))
 800399e:	230f      	movs	r3, #15
 80039a0:	f2cf 0300 	movt	r3, #61440	; 0xf000
 80039a4:	2209      	movs	r2, #9
 80039a6:	402b      	ands	r3, r5
 80039a8:	f2cf 0200 	movt	r2, #61440	; 0xf000
 80039ac:	4293      	cmp	r3, r2
 80039ae:	d050      	beq.n	8003a52 <HardFault_Handler+0xf2>
 80039b0:	220d      	movs	r2, #13
 80039b2:	f2cf 0200 	movt	r2, #61440	; 0xf000
 80039b6:	4293      	cmp	r3, r2
 80039b8:	d059      	beq.n	8003a6e <HardFault_Handler+0x10e>
 80039ba:	2201      	movs	r2, #1
 80039bc:	f2cf 0200 	movt	r2, #61440	; 0xf000
 80039c0:	4293      	cmp	r3, r2
	{
		case 0xF0000001: Uart1_Printf("Exception occurs from handler mode\n"); Stack_Dump("MSP", msp); break;
 80039c2:	bf04      	itt	eq
 80039c4:	f24a 6080 	movweq	r0, #42624	; 0xa680
 80039c8:	f6c0 0000 	movteq	r0, #2048	; 0x800
{
	Uart1_Printf("LR(EXC_RETURN)=0x%.8X\n", lr);
	Uart1_Printf("MSP=0x%.8X\n", msp);
	Uart1_Printf("PSP=0x%.8X\n", psp);

	switch((lr & (0xF<<28))|(lr & 0xF))
 80039cc:	d045      	beq.n	8003a5a <HardFault_Handler+0xfa>
	{
		case 0xF0000001: Uart1_Printf("Exception occurs from handler mode\n"); Stack_Dump("MSP", msp); break;
		case 0xF0000009: Uart1_Printf("Exception occurs from thread mode with MSP\n"); Stack_Dump("MSP", msp); break;
		case 0xF000000d: Uart1_Printf("Exception occurs from thread mode with PSP\n"); Stack_Dump("PSP", psp); break;
		default: Uart1_Printf("Invalid exception return value => %#.8X\n", lr & 0xf); break;
 80039ce:	f24a 7004 	movw	r0, #42756	; 0xa704
 80039d2:	f005 010f 	and.w	r1, r5, #15
 80039d6:	f6c0 0000 	movt	r0, #2048	; 0x800
 80039da:	f000 fc3d 	bl	8004258 <Uart1_Printf>
	}

	Uart1_Printf("SHCSR => %#.8X\n", SCB->SHCSR);
 80039de:	f44f 446d 	mov.w	r4, #60672	; 0xed00
 80039e2:	f2ce 0400 	movt	r4, #57344	; 0xe000
 80039e6:	f24a 7030 	movw	r0, #42800	; 0xa730
 80039ea:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80039ec:	f6c0 0000 	movt	r0, #2048	; 0x800
 80039f0:	f000 fc32 	bl	8004258 <Uart1_Printf>
	Uart1_Printf("CFSR(Fault Reason) => %#.8X\n", SCB->CFSR);
 80039f4:	f24a 7040 	movw	r0, #42816	; 0xa740
 80039f8:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 80039fa:	f6c0 0000 	movt	r0, #2048	; 0x800
 80039fe:	f000 fc2b 	bl	8004258 <Uart1_Printf>
{
	Uart1_Printf("Hard Fault!\n");

	Fault_Report(msp, lr, psp);

	Uart1_Printf("MMFAR Valid => %d\n", Macro_Check_Bit_Set(SCB->CFSR, 7));
 8003a02:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8003a04:	f24a 7060 	movw	r0, #42848	; 0xa760
 8003a08:	f3c1 11c0 	ubfx	r1, r1, #7, #1
 8003a0c:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003a10:	f000 fc22 	bl	8004258 <Uart1_Printf>
	Uart1_Printf("MMFAR => %#.8X\n", SCB->MMFAR);
 8003a14:	f24a 7074 	movw	r0, #42868	; 0xa774
 8003a18:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003a1a:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003a1e:	f000 fc1b 	bl	8004258 <Uart1_Printf>
	Uart1_Printf("BFAR Valid => %d\n", Macro_Check_Bit_Set(SCB->CFSR, 15));
 8003a22:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8003a24:	f24a 7084 	movw	r0, #42884	; 0xa784
 8003a28:	f3c1 31c0 	ubfx	r1, r1, #15, #1
 8003a2c:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003a30:	f000 fc12 	bl	8004258 <Uart1_Printf>
	Uart1_Printf("BFAR => %#.8X\n", SCB->BFAR);
 8003a34:	f24a 7098 	movw	r0, #42904	; 0xa798
 8003a38:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8003a3a:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003a3e:	f000 fc0b 	bl	8004258 <Uart1_Printf>
	Uart1_Printf("HFSR(Hard Fault Reason) => %#.8X\n", SCB->HFSR);
 8003a42:	f24a 70a8 	movw	r0, #42920	; 0xa7a8
 8003a46:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8003a48:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003a4c:	f000 fc04 	bl	8004258 <Uart1_Printf>
 8003a50:	e7fe      	b.n	8003a50 <HardFault_Handler+0xf0>
	Uart1_Printf("PSP=0x%.8X\n", psp);

	switch((lr & (0xF<<28))|(lr & 0xF))
	{
		case 0xF0000001: Uart1_Printf("Exception occurs from handler mode\n"); Stack_Dump("MSP", msp); break;
		case 0xF0000009: Uart1_Printf("Exception occurs from thread mode with MSP\n"); Stack_Dump("MSP", msp); break;
 8003a52:	f24a 60a8 	movw	r0, #42664	; 0xa6a8
 8003a56:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003a5a:	f000 fbfd 	bl	8004258 <Uart1_Printf>
 8003a5e:	f24a 60a4 	movw	r0, #42660	; 0xa6a4
 8003a62:	4621      	mov	r1, r4
 8003a64:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003a68:	f7ff ff3c 	bl	80038e4 <Stack_Dump>
 8003a6c:	e7b7      	b.n	80039de <HardFault_Handler+0x7e>
		case 0xF000000d: Uart1_Printf("Exception occurs from thread mode with PSP\n"); Stack_Dump("PSP", psp); break;
 8003a6e:	f24a 60d4 	movw	r0, #42708	; 0xa6d4
 8003a72:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003a76:	f000 fbef 	bl	8004258 <Uart1_Printf>
 8003a7a:	f24a 7000 	movw	r0, #42752	; 0xa700
 8003a7e:	4631      	mov	r1, r6
 8003a80:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003a84:	f7ff ff2e 	bl	80038e4 <Stack_Dump>
 8003a88:	e7a9      	b.n	80039de <HardFault_Handler+0x7e>
 8003a8a:	bf00      	nop

08003a8c <MemManage_Handler>:
 * Output         : None
 * Return         : None
 *******************************************************************************/
void MemManage_Handler(unsigned int * msp, unsigned int lr, unsigned int * psp)
{
	Uart1_Printf("Memory Management Fault!\n");
 8003a8c:	f24a 70cc 	movw	r0, #42956	; 0xa7cc
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void MemManage_Handler(unsigned int * msp, unsigned int lr, unsigned int * psp)
{
 8003a90:	b508      	push	{r3, lr}
	Uart1_Printf("Memory Management Fault!\n");
 8003a92:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003a96:	f000 fbdf 	bl	8004258 <Uart1_Printf>
 8003a9a:	e7fe      	b.n	8003a9a <MemManage_Handler+0xe>

08003a9c <BusFault_Handler>:
 * Output         : None
 * Return         : None
 *******************************************************************************/
void BusFault_Handler(unsigned int * msp, unsigned int lr, unsigned int * psp)
{
	Uart1_Printf("Bus Fault!\n");
 8003a9c:	f24a 70e8 	movw	r0, #42984	; 0xa7e8
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void BusFault_Handler(unsigned int * msp, unsigned int lr, unsigned int * psp)
{
 8003aa0:	b508      	push	{r3, lr}
	Uart1_Printf("Bus Fault!\n");
 8003aa2:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003aa6:	f000 fbd7 	bl	8004258 <Uart1_Printf>
 8003aaa:	e7fe      	b.n	8003aaa <BusFault_Handler+0xe>

08003aac <UsageFault_Handler>:
 * Output         : None
 * Return         : None
 *******************************************************************************/
void UsageFault_Handler(unsigned int * msp, unsigned int lr, unsigned int * psp)
{
	Uart1_Printf("Usage Fault!\n");
 8003aac:	f24a 70f4 	movw	r0, #42996	; 0xa7f4
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void UsageFault_Handler(unsigned int * msp, unsigned int lr, unsigned int * psp)
{
 8003ab0:	b508      	push	{r3, lr}
	Uart1_Printf("Usage Fault!\n");
 8003ab2:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003ab6:	f000 fbcf 	bl	8004258 <Uart1_Printf>
 8003aba:	e7fe      	b.n	8003aba <UsageFault_Handler+0xe>

08003abc <SVC_Handler>:
 * Output         : None
 * Return         : None
 *******************************************************************************/
void SVC_Handler(void)
{
	Uart1_Printf("SVC Call\n");
 8003abc:	f64a 0004 	movw	r0, #43012	; 0xa804
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void SVC_Handler(void)
{
 8003ac0:	b508      	push	{r3, lr}
	Uart1_Printf("SVC Call\n");
 8003ac2:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003ac6:	f000 fbc7 	bl	8004258 <Uart1_Printf>
 8003aca:	e7fe      	b.n	8003aca <SVC_Handler+0xe>

08003acc <DebugMon_Handler>:
 * Output         : None
 * Return         : None
 *******************************************************************************/
void DebugMon_Handler(void)
{
	Uart1_Printf("DebugMon Call\n");
 8003acc:	f64a 0010 	movw	r0, #43024	; 0xa810
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void DebugMon_Handler(void)
{
 8003ad0:	b508      	push	{r3, lr}
	Uart1_Printf("DebugMon Call\n");
 8003ad2:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003ad6:	f000 fbbf 	bl	8004258 <Uart1_Printf>
 8003ada:	e7fe      	b.n	8003ada <DebugMon_Handler+0xe>

08003adc <PendSV_Handler>:
 * Output         : None
 * Return         : None
 *******************************************************************************/
void PendSV_Handler(void)
{
	Uart1_Printf("PendSV Call\n");
 8003adc:	f64a 0020 	movw	r0, #43040	; 0xa820
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void PendSV_Handler(void)
{
 8003ae0:	b508      	push	{r3, lr}
	Uart1_Printf("PendSV Call\n");
 8003ae2:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003ae6:	f000 fbb7 	bl	8004258 <Uart1_Printf>
 8003aea:	e7fe      	b.n	8003aea <PendSV_Handler+0xe>

08003aec <SysTick_Handler>:
 *******************************************************************************/
volatile int SysTick_Flag = 0;

void SysTick_Handler(void)
{
	SysTick_Flag = 1;
 8003aec:	f240 5384 	movw	r3, #1412	; 0x584
 8003af0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003af4:	2201      	movs	r2, #1
 8003af6:	601a      	str	r2, [r3, #0]
 8003af8:	4770      	bx	lr
 8003afa:	bf00      	nop

08003afc <WWDG_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void WWDG_IRQHandler(void)
{
 8003afc:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003afe:	f7ff ff0d 	bl	800391c <Invalid_ISR>
 8003b02:	bf00      	nop

08003b04 <PVD_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void PVD_IRQHandler(void)
{
 8003b04:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003b06:	f7ff ff09 	bl	800391c <Invalid_ISR>
 8003b0a:	bf00      	nop

08003b0c <TAMPER_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void TAMPER_IRQHandler(void)
{
 8003b0c:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003b0e:	f7ff ff05 	bl	800391c <Invalid_ISR>
 8003b12:	bf00      	nop

08003b14 <RTC_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void RTC_IRQHandler(void)
{
 8003b14:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003b16:	f7ff ff01 	bl	800391c <Invalid_ISR>
 8003b1a:	bf00      	nop

08003b1c <FLASH_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void FLASH_IRQHandler(void)
{
 8003b1c:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003b1e:	f7ff fefd 	bl	800391c <Invalid_ISR>
 8003b22:	bf00      	nop

08003b24 <RCC_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void RCC_IRQHandler(void)
{
 8003b24:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003b26:	f7ff fef9 	bl	800391c <Invalid_ISR>
 8003b2a:	bf00      	nop

08003b2c <EXTI0_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void EXTI0_IRQHandler(void)
{
 8003b2c:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003b2e:	f7ff fef5 	bl	800391c <Invalid_ISR>
 8003b32:	bf00      	nop

08003b34 <EXTI1_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void EXTI1_IRQHandler(void)
{
 8003b34:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003b36:	f7ff fef1 	bl	800391c <Invalid_ISR>
 8003b3a:	bf00      	nop

08003b3c <EXTI2_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void EXTI2_IRQHandler(void)
{
 8003b3c:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003b3e:	f7ff feed 	bl	800391c <Invalid_ISR>
 8003b42:	bf00      	nop

08003b44 <EXTI3_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void EXTI3_IRQHandler(void)
{
 8003b44:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003b46:	f7ff fee9 	bl	800391c <Invalid_ISR>
 8003b4a:	bf00      	nop

08003b4c <EXTI4_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void EXTI4_IRQHandler(void)
{
 8003b4c:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003b4e:	f7ff fee5 	bl	800391c <Invalid_ISR>
 8003b52:	bf00      	nop

08003b54 <DMA1_Channel1_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void DMA1_Channel1_IRQHandler(void)
{
 8003b54:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003b56:	f7ff fee1 	bl	800391c <Invalid_ISR>
 8003b5a:	bf00      	nop

08003b5c <DMA1_Channel2_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void DMA1_Channel2_IRQHandler(void)
{
 8003b5c:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003b5e:	f7ff fedd 	bl	800391c <Invalid_ISR>
 8003b62:	bf00      	nop

08003b64 <DMA1_Channel3_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void DMA1_Channel3_IRQHandler(void)
{
 8003b64:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003b66:	f7ff fed9 	bl	800391c <Invalid_ISR>
 8003b6a:	bf00      	nop

08003b6c <DMA1_Channel4_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void DMA1_Channel4_IRQHandler(void)
{
 8003b6c:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003b6e:	f7ff fed5 	bl	800391c <Invalid_ISR>
 8003b72:	bf00      	nop

08003b74 <DMA1_Channel5_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void DMA1_Channel5_IRQHandler(void)
{
 8003b74:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003b76:	f7ff fed1 	bl	800391c <Invalid_ISR>
 8003b7a:	bf00      	nop

08003b7c <DMA1_Channel6_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void DMA1_Channel6_IRQHandler(void)
{
 8003b7c:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003b7e:	f7ff fecd 	bl	800391c <Invalid_ISR>
 8003b82:	bf00      	nop

08003b84 <DMA1_Channel7_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void DMA1_Channel7_IRQHandler(void)
{
 8003b84:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003b86:	f7ff fec9 	bl	800391c <Invalid_ISR>
 8003b8a:	bf00      	nop

08003b8c <ADC1_2_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void ADC1_2_IRQHandler(void)
{
 8003b8c:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003b8e:	f7ff fec5 	bl	800391c <Invalid_ISR>
 8003b92:	bf00      	nop

08003b94 <USB_HP_CAN_TX_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void USB_HP_CAN_TX_IRQHandler(void)
{
 8003b94:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003b96:	f7ff fec1 	bl	800391c <Invalid_ISR>
 8003b9a:	bf00      	nop

08003b9c <USB_LP_CAN_RX0_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void USB_LP_CAN_RX0_IRQHandler(void)
{
 8003b9c:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003b9e:	f7ff febd 	bl	800391c <Invalid_ISR>
 8003ba2:	bf00      	nop

08003ba4 <CAN_RX1_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void CAN_RX1_IRQHandler(void)
{
 8003ba4:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003ba6:	f7ff feb9 	bl	800391c <Invalid_ISR>
 8003baa:	bf00      	nop

08003bac <CAN_SCE_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void CAN_SCE_IRQHandler(void)
{
 8003bac:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003bae:	f7ff feb5 	bl	800391c <Invalid_ISR>
 8003bb2:	bf00      	nop

08003bb4 <EXTI9_5_IRQHandler>:
 * Return         : None
 *******************************************************************************/
volatile int Key_Value = 0;

void EXTI9_5_IRQHandler(void)
{
 8003bb4:	b430      	push	{r4, r5}
	Key_Value = Macro_Extract_Area(EXTI->PR, 0x3, 6);
 8003bb6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003bba:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8003bbe:	695d      	ldr	r5, [r3, #20]
 8003bc0:	f240 5284 	movw	r2, #1412	; 0x584
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
 8003bc4:	f44f 4161 	mov.w	r1, #57600	; 0xe100
 8003bc8:	f3c5 1581 	ubfx	r5, r5, #6, #2

	EXTI->PR = (0x3 << 6);
 8003bcc:	24c0      	movs	r4, #192	; 0xc0
 *******************************************************************************/
volatile int Key_Value = 0;

void EXTI9_5_IRQHandler(void)
{
	Key_Value = Macro_Extract_Area(EXTI->PR, 0x3, 6);
 8003bce:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8003bd2:	f2ce 0100 	movt	r1, #57344	; 0xe000
 8003bd6:	f44f 0000 	mov.w	r0, #8388608	; 0x800000
 8003bda:	6055      	str	r5, [r2, #4]

	EXTI->PR = (0x3 << 6);
 8003bdc:	615c      	str	r4, [r3, #20]
 8003bde:	f8c1 0180 	str.w	r0, [r1, #384]	; 0x180
	NVIC_ClearPendingIRQ(23);
}
 8003be2:	bc30      	pop	{r4, r5}
 8003be4:	4770      	bx	lr
 8003be6:	bf00      	nop

08003be8 <TIM1_BRK_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void TIM1_BRK_IRQHandler(void)
{
 8003be8:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003bea:	f7ff fe97 	bl	800391c <Invalid_ISR>
 8003bee:	bf00      	nop

08003bf0 <TIM1_UP_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void TIM1_UP_IRQHandler(void)
{
 8003bf0:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003bf2:	f7ff fe93 	bl	800391c <Invalid_ISR>
 8003bf6:	bf00      	nop

08003bf8 <TIM1_TRG_COM_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void TIM1_TRG_COM_IRQHandler(void)
{
 8003bf8:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003bfa:	f7ff fe8f 	bl	800391c <Invalid_ISR>
 8003bfe:	bf00      	nop

08003c00 <TIM1_CC_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void TIM1_CC_IRQHandler(void)
{
 8003c00:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003c02:	f7ff fe8b 	bl	800391c <Invalid_ISR>
 8003c06:	bf00      	nop

08003c08 <TIM2_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void TIM2_IRQHandler(void)
{
 8003c08:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003c0a:	f7ff fe87 	bl	800391c <Invalid_ISR>
 8003c0e:	bf00      	nop

08003c10 <TIM3_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void TIM3_IRQHandler(void)
{
 8003c10:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003c12:	f7ff fe83 	bl	800391c <Invalid_ISR>
 8003c16:	bf00      	nop

08003c18 <TIM4_IRQHandler>:
 * Return         : None
 *******************************************************************************/
volatile int TIM4_Expired = 0;

void TIM4_IRQHandler(void)
{
 8003c18:	b430      	push	{r4, r5}
	Macro_Clear_Bit(TIM4->SR, 0);
 8003c1a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003c1e:	f2c4 0100 	movt	r1, #16384	; 0x4000
 8003c22:	8a0b      	ldrh	r3, [r1, #16]
 8003c24:	f44f 4061 	mov.w	r0, #57600	; 0xe100
 8003c28:	f023 0301 	bic.w	r3, r3, #1
 8003c2c:	041b      	lsls	r3, r3, #16
	NVIC_ClearPendingIRQ(30);
	TIM4_Expired = 1;
 8003c2e:	f240 5284 	movw	r2, #1412	; 0x584
 8003c32:	f04f 4580 	mov.w	r5, #1073741824	; 0x40000000
 8003c36:	2401      	movs	r4, #1
 *******************************************************************************/
volatile int TIM4_Expired = 0;

void TIM4_IRQHandler(void)
{
	Macro_Clear_Bit(TIM4->SR, 0);
 8003c38:	0c1b      	lsrs	r3, r3, #16
 8003c3a:	f2ce 0000 	movt	r0, #57344	; 0xe000
	NVIC_ClearPendingIRQ(30);
	TIM4_Expired = 1;
 8003c3e:	f2c2 0200 	movt	r2, #8192	; 0x2000
 *******************************************************************************/
volatile int TIM4_Expired = 0;

void TIM4_IRQHandler(void)
{
	Macro_Clear_Bit(TIM4->SR, 0);
 8003c42:	820b      	strh	r3, [r1, #16]
 8003c44:	f8c0 5180 	str.w	r5, [r0, #384]	; 0x180
	NVIC_ClearPendingIRQ(30);
	TIM4_Expired = 1;
 8003c48:	6094      	str	r4, [r2, #8]
}
 8003c4a:	bc30      	pop	{r4, r5}
 8003c4c:	4770      	bx	lr
 8003c4e:	bf00      	nop

08003c50 <I2C1_EV_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void I2C1_EV_IRQHandler(void)
{
 8003c50:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003c52:	f7ff fe63 	bl	800391c <Invalid_ISR>
 8003c56:	bf00      	nop

08003c58 <I2C1_ER_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void I2C1_ER_IRQHandler(void)
{
 8003c58:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003c5a:	f7ff fe5f 	bl	800391c <Invalid_ISR>
 8003c5e:	bf00      	nop

08003c60 <I2C2_EV_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void I2C2_EV_IRQHandler(void)
{
 8003c60:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003c62:	f7ff fe5b 	bl	800391c <Invalid_ISR>
 8003c66:	bf00      	nop

08003c68 <I2C2_ER_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void I2C2_ER_IRQHandler(void)
{
 8003c68:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003c6a:	f7ff fe57 	bl	800391c <Invalid_ISR>
 8003c6e:	bf00      	nop

08003c70 <SPI1_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void SPI1_IRQHandler(void)
{
 8003c70:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003c72:	f7ff fe53 	bl	800391c <Invalid_ISR>
 8003c76:	bf00      	nop

08003c78 <SPI2_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void SPI2_IRQHandler(void)
{
 8003c78:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003c7a:	f7ff fe4f 	bl	800391c <Invalid_ISR>
 8003c7e:	bf00      	nop

08003c80 <USART1_IRQHandler>:
 *******************************************************************************/
volatile int Uart1_Rx_In = 0;
volatile int Uart1_Rx_Data = 0;

void USART1_IRQHandler(void)
{
 8003c80:	b410      	push	{r4}
	Uart1_Rx_Data = (unsigned char)USART1->DR;
 8003c82:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8003c86:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8003c8a:	889c      	ldrh	r4, [r3, #4]
 8003c8c:	f44f 4261 	mov.w	r2, #57600	; 0xe100
 8003c90:	f240 5384 	movw	r3, #1412	; 0x584
 8003c94:	b2e4      	uxtb	r4, r4
 8003c96:	f2c2 0300 	movt	r3, #8192	; 0x2000
	Uart1_Rx_In = 1;
 8003c9a:	2001      	movs	r0, #1
 8003c9c:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8003ca0:	2120      	movs	r1, #32
volatile int Uart1_Rx_In = 0;
volatile int Uart1_Rx_Data = 0;

void USART1_IRQHandler(void)
{
	Uart1_Rx_Data = (unsigned char)USART1->DR;
 8003ca2:	60dc      	str	r4, [r3, #12]
	Uart1_Rx_In = 1;
 8003ca4:	6118      	str	r0, [r3, #16]
 8003ca6:	f8c2 1184 	str.w	r1, [r2, #388]	; 0x184
	NVIC_ClearPendingIRQ(37);
}
 8003caa:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003cae:	4770      	bx	lr

08003cb0 <USART2_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void USART2_IRQHandler(void)
{
 8003cb0:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003cb2:	f7ff fe33 	bl	800391c <Invalid_ISR>
 8003cb6:	bf00      	nop

08003cb8 <USART3_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void USART3_IRQHandler(void)
{
 8003cb8:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003cba:	f7ff fe2f 	bl	800391c <Invalid_ISR>
 8003cbe:	bf00      	nop

08003cc0 <EXTI15_10_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void EXTI15_10_IRQHandler(void)
{
 8003cc0:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003cc2:	f7ff fe2b 	bl	800391c <Invalid_ISR>
 8003cc6:	bf00      	nop

08003cc8 <RTCAlarm_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void RTCAlarm_IRQHandler(void)
{
 8003cc8:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003cca:	f7ff fe27 	bl	800391c <Invalid_ISR>
 8003cce:	bf00      	nop

08003cd0 <USBWakeUp_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void USBWakeUp_IRQHandler(void)
{
 8003cd0:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003cd2:	f7ff fe23 	bl	800391c <Invalid_ISR>
 8003cd6:	bf00      	nop

08003cd8 <SysTick_Run>:
#include "device_driver.h"

void SysTick_Run(unsigned int msec)
{
 8003cd8:	b538      	push	{r3, r4, r5, lr}
	SysTick->CTRL = (0<<2)+(0<<1)+(0<<0);
 8003cda:	f24e 0410 	movw	r4, #57360	; 0xe010
 8003cde:	f2ce 0400 	movt	r4, #57344	; 0xe000
 8003ce2:	2500      	movs	r5, #0
 8003ce4:	6025      	str	r5, [r4, #0]
	SysTick->LOAD = (unsigned int)((HCLK/(8.*1000.))*msec+0.5);
 8003ce6:	f005 fcd7 	bl	8009698 <__aeabi_ui2d>
 8003cea:	a30b      	add	r3, pc, #44	; (adr r3, 8003d18 <SysTick_Run+0x40>)
 8003cec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003cf0:	f005 fd48 	bl	8009784 <__aeabi_dmul>
 8003cf4:	2300      	movs	r3, #0
 8003cf6:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
 8003cfa:	2200      	movs	r2, #0
 8003cfc:	f005 fb90 	bl	8009420 <__adddf3>
 8003d00:	f006 f802 	bl	8009d08 <__aeabi_d2uiz>
 8003d04:	6060      	str	r0, [r4, #4]
	SysTick->VAL = 0;
 8003d06:	60a5      	str	r5, [r4, #8]
	Macro_Set_Bit(SysTick->CTRL, 0);
 8003d08:	6823      	ldr	r3, [r4, #0]
 8003d0a:	f043 0301 	orr.w	r3, r3, #1
 8003d0e:	6023      	str	r3, [r4, #0]
 8003d10:	bd38      	pop	{r3, r4, r5, pc}
 8003d12:	bf00      	nop
 8003d14:	f3af 8000 	nop.w
 8003d18:	00000000 	andeq	r0, r0, r0
 8003d1c:	40c19400 	sbcmi	r9, r1, r0, lsl #8

08003d20 <SysTick_Check_Timeout>:
}

int SysTick_Check_Timeout(void)
{
	return ((SysTick->CTRL >> 16) & 0x1);
 8003d20:	f24e 0310 	movw	r3, #57360	; 0xe010
 8003d24:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8003d28:	6818      	ldr	r0, [r3, #0]
}
 8003d2a:	f3c0 4000 	ubfx	r0, r0, #16, #1
 8003d2e:	4770      	bx	lr

08003d30 <SysTick_Get_Time>:

unsigned int SysTick_Get_Time(void)
{
	return SysTick->VAL;
 8003d30:	f24e 0310 	movw	r3, #57360	; 0xe010
 8003d34:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8003d38:	6898      	ldr	r0, [r3, #8]
}
 8003d3a:	4770      	bx	lr

08003d3c <SysTick_Get_Load_Time>:

unsigned int SysTick_Get_Load_Time(void)
{
	return SysTick->LOAD;
 8003d3c:	f24e 0310 	movw	r3, #57360	; 0xe010
 8003d40:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8003d44:	6858      	ldr	r0, [r3, #4]
}
 8003d46:	4770      	bx	lr

08003d48 <SysTick_Stop>:

void SysTick_Stop(void)
{
	SysTick->CTRL = 0;
 8003d48:	f24e 0310 	movw	r3, #57360	; 0xe010
 8003d4c:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8003d50:	2200      	movs	r2, #0
 8003d52:	601a      	str	r2, [r3, #0]
 8003d54:	4770      	bx	lr
 8003d56:	bf00      	nop

08003d58 <SysTick_OS_Tick>:
}

void SysTick_OS_Tick(unsigned int msec)
{
 8003d58:	b510      	push	{r4, lr}
  SysTick->CTRL = (0<<2)+(1<<1)+(0<<0);
 8003d5a:	f24e 0410 	movw	r4, #57360	; 0xe010
 8003d5e:	f2ce 0400 	movt	r4, #57344	; 0xe000
 8003d62:	2302      	movs	r3, #2
 8003d64:	6023      	str	r3, [r4, #0]
  SysTick->LOAD = (unsigned int)((HCLK/(8.*1000.))*msec+0.5);
 8003d66:	f005 fc97 	bl	8009698 <__aeabi_ui2d>
 8003d6a:	a30b      	add	r3, pc, #44	; (adr r3, 8003d98 <SysTick_OS_Tick+0x40>)
 8003d6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d70:	f005 fd08 	bl	8009784 <__aeabi_dmul>
 8003d74:	2300      	movs	r3, #0
 8003d76:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
 8003d7a:	2200      	movs	r2, #0
 8003d7c:	f005 fb50 	bl	8009420 <__adddf3>
 8003d80:	f005 ffc2 	bl	8009d08 <__aeabi_d2uiz>
  SysTick->VAL = 0;
 8003d84:	2300      	movs	r3, #0
}

void SysTick_OS_Tick(unsigned int msec)
{
  SysTick->CTRL = (0<<2)+(1<<1)+(0<<0);
  SysTick->LOAD = (unsigned int)((HCLK/(8.*1000.))*msec+0.5);
 8003d86:	6060      	str	r0, [r4, #4]
  SysTick->VAL = 0;
 8003d88:	60a3      	str	r3, [r4, #8]
  Macro_Set_Bit(SysTick->CTRL, 0);
 8003d8a:	6823      	ldr	r3, [r4, #0]
 8003d8c:	f043 0301 	orr.w	r3, r3, #1
 8003d90:	6023      	str	r3, [r4, #0]
 8003d92:	bd10      	pop	{r4, pc}
 8003d94:	f3af 8000 	nop.w
 8003d98:	00000000 	andeq	r0, r0, r0
 8003d9c:	40c19400 	sbcmi	r9, r1, r0, lsl #8

08003da0 <TIM2_Stopwatch_Start>:
#define TIM3_FREQ 	  		(8000000) 	      	// Hz
#define TIM3_TICK	  		(1000000/TIM3_FREQ)	// usec
#define TIME3_PLS_OF_1ms  	(1000/TIM3_TICK)

void TIM2_Stopwatch_Start(void)
{
 8003da0:	b430      	push	{r4, r5}
	Macro_Set_Bit(RCC->APB1ENR, 0);
 8003da2:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003da6:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8003daa:	69d5      	ldr	r5, [r2, #28]

	TIM2->CR1 = (1<<4)|(1<<3);
 8003dac:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
#define TIM3_TICK	  		(1000000/TIM3_FREQ)	// usec
#define TIME3_PLS_OF_1ms  	(1000/TIM3_TICK)

void TIM2_Stopwatch_Start(void)
{
	Macro_Set_Bit(RCC->APB1ENR, 0);
 8003db0:	f045 0501 	orr.w	r5, r5, #1

	TIM2->CR1 = (1<<4)|(1<<3);
 8003db4:	2418      	movs	r4, #24
	TIM2->PSC = (unsigned int)(TIMXCLK/50000.0 + 0.5)-1;
 8003db6:	f240 509f 	movw	r0, #1439	; 0x59f
	TIM2->ARR = TIM2_MAX;
 8003dba:	f64f 71ff 	movw	r1, #65535	; 0xffff
#define TIM3_TICK	  		(1000000/TIM3_FREQ)	// usec
#define TIME3_PLS_OF_1ms  	(1000/TIM3_TICK)

void TIM2_Stopwatch_Start(void)
{
	Macro_Set_Bit(RCC->APB1ENR, 0);
 8003dbe:	61d5      	str	r5, [r2, #28]

	TIM2->CR1 = (1<<4)|(1<<3);
 8003dc0:	801c      	strh	r4, [r3, #0]
	TIM2->PSC = (unsigned int)(TIMXCLK/50000.0 + 0.5)-1;
 8003dc2:	8518      	strh	r0, [r3, #40]	; 0x28
	TIM2->ARR = TIM2_MAX;
 8003dc4:	8599      	strh	r1, [r3, #44]	; 0x2c

	Macro_Set_Bit(TIM2->EGR,0);
 8003dc6:	8a9a      	ldrh	r2, [r3, #20]
 8003dc8:	b292      	uxth	r2, r2
 8003dca:	f042 0201 	orr.w	r2, r2, #1
 8003dce:	829a      	strh	r2, [r3, #20]
	Macro_Set_Bit(TIM2->CR1, 0);
 8003dd0:	881a      	ldrh	r2, [r3, #0]
 8003dd2:	b292      	uxth	r2, r2
 8003dd4:	f042 0201 	orr.w	r2, r2, #1
 8003dd8:	801a      	strh	r2, [r3, #0]
}
 8003dda:	bc30      	pop	{r4, r5}
 8003ddc:	4770      	bx	lr
 8003dde:	bf00      	nop

08003de0 <TIM2_Stopwatch_Stop>:

unsigned int TIM2_Stopwatch_Stop(void)
{
	unsigned int time;

	Macro_Clear_Bit(TIM2->CR1, 0);
 8003de0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8003de4:	8813      	ldrh	r3, [r2, #0]
	time = (TIM2_MAX - TIM2->CNT) * TIM2_TICK;
 8003de6:	f64f 71ec 	movw	r1, #65516	; 0xffec

unsigned int TIM2_Stopwatch_Stop(void)
{
	unsigned int time;

	Macro_Clear_Bit(TIM2->CR1, 0);
 8003dea:	f023 0301 	bic.w	r3, r3, #1
 8003dee:	041b      	lsls	r3, r3, #16
 8003df0:	0c1b      	lsrs	r3, r3, #16
 8003df2:	8013      	strh	r3, [r2, #0]
	time = (TIM2_MAX - TIM2->CNT) * TIM2_TICK;
 8003df4:	8c93      	ldrh	r3, [r2, #36]	; 0x24
 8003df6:	f2c0 0113 	movt	r1, #19
 8003dfa:	b29b      	uxth	r3, r3
 8003dfc:	f06f 0013 	mvn.w	r0, #19
	return time;
}
 8003e00:	fb00 1003 	mla	r0, r0, r3, r1
 8003e04:	4770      	bx	lr
 8003e06:	bf00      	nop

08003e08 <TIM2_Delay>:
#else

/* Delay Time Extended */

void TIM2_Delay(int time)
{
 8003e08:	b470      	push	{r4, r5, r6}
	int i;
	unsigned int t = TIME2_PLS_OF_1ms * time;

	Macro_Set_Bit(RCC->APB1ENR, 0);
 8003e0a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003e0e:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8003e12:	69de      	ldr	r6, [r3, #28]

	TIM2->PSC = (unsigned int)(TIMXCLK/(double)TIM2_FREQ + 0.5)-1;
 8003e14:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
	TIM2->CR1 = (1<<4)|(1<<3);
 8003e18:	2418      	movs	r4, #24
	TIM2->ARR = 0xffff;
 8003e1a:	f64f 71ff 	movw	r1, #65535	; 0xffff
void TIM2_Delay(int time)
{
	int i;
	unsigned int t = TIME2_PLS_OF_1ms * time;

	Macro_Set_Bit(RCC->APB1ENR, 0);
 8003e1e:	f046 0601 	orr.w	r6, r6, #1

	TIM2->PSC = (unsigned int)(TIMXCLK/(double)TIM2_FREQ + 0.5)-1;
 8003e22:	f240 559f 	movw	r5, #1439	; 0x59f
void TIM2_Delay(int time)
{
	int i;
	unsigned int t = TIME2_PLS_OF_1ms * time;

	Macro_Set_Bit(RCC->APB1ENR, 0);
 8003e26:	61de      	str	r6, [r3, #28]

	TIM2->PSC = (unsigned int)(TIMXCLK/(double)TIM2_FREQ + 0.5)-1;
 8003e28:	8515      	strh	r5, [r2, #40]	; 0x28
	TIM2->CR1 = (1<<4)|(1<<3);
 8003e2a:	8014      	strh	r4, [r2, #0]
	TIM2->ARR = 0xffff;
 8003e2c:	8591      	strh	r1, [r2, #44]	; 0x2c
/* Delay Time Extended */

void TIM2_Delay(int time)
{
	int i;
	unsigned int t = TIME2_PLS_OF_1ms * time;
 8003e2e:	2132      	movs	r1, #50	; 0x32
	Macro_Set_Bit(RCC->APB1ENR, 0);

	TIM2->PSC = (unsigned int)(TIMXCLK/(double)TIM2_FREQ + 0.5)-1;
	TIM2->CR1 = (1<<4)|(1<<3);
	TIM2->ARR = 0xffff;
	Macro_Set_Bit(TIM2->EGR,0);
 8003e30:	8a93      	ldrh	r3, [r2, #20]
/* Delay Time Extended */

void TIM2_Delay(int time)
{
	int i;
	unsigned int t = TIME2_PLS_OF_1ms * time;
 8003e32:	fb01 f000 	mul.w	r0, r1, r0
	Macro_Set_Bit(RCC->APB1ENR, 0);

	TIM2->PSC = (unsigned int)(TIMXCLK/(double)TIM2_FREQ + 0.5)-1;
	TIM2->CR1 = (1<<4)|(1<<3);
	TIM2->ARR = 0xffff;
	Macro_Set_Bit(TIM2->EGR,0);
 8003e36:	b29b      	uxth	r3, r3
	Macro_Set_Bit(TIM2->DIER, 0);

	for(i=0; i<(t/0xffffu); i++)
 8003e38:	f248 0401 	movw	r4, #32769	; 0x8001
	Macro_Set_Bit(RCC->APB1ENR, 0);

	TIM2->PSC = (unsigned int)(TIMXCLK/(double)TIM2_FREQ + 0.5)-1;
	TIM2->CR1 = (1<<4)|(1<<3);
	TIM2->ARR = 0xffff;
	Macro_Set_Bit(TIM2->EGR,0);
 8003e3c:	f043 0301 	orr.w	r3, r3, #1
	Macro_Set_Bit(TIM2->DIER, 0);

	for(i=0; i<(t/0xffffu); i++)
 8003e40:	f2c8 0400 	movt	r4, #32768	; 0x8000
	Macro_Set_Bit(RCC->APB1ENR, 0);

	TIM2->PSC = (unsigned int)(TIMXCLK/(double)TIM2_FREQ + 0.5)-1;
	TIM2->CR1 = (1<<4)|(1<<3);
	TIM2->ARR = 0xffff;
	Macro_Set_Bit(TIM2->EGR,0);
 8003e44:	8293      	strh	r3, [r2, #20]
	Macro_Set_Bit(TIM2->DIER, 0);

	for(i=0; i<(t/0xffffu); i++)
 8003e46:	fba4 1400 	umull	r1, r4, r4, r0

	TIM2->PSC = (unsigned int)(TIMXCLK/(double)TIM2_FREQ + 0.5)-1;
	TIM2->CR1 = (1<<4)|(1<<3);
	TIM2->ARR = 0xffff;
	Macro_Set_Bit(TIM2->EGR,0);
	Macro_Set_Bit(TIM2->DIER, 0);
 8003e4a:	8993      	ldrh	r3, [r2, #12]

	for(i=0; i<(t/0xffffu); i++)
 8003e4c:	0be4      	lsrs	r4, r4, #15

	TIM2->PSC = (unsigned int)(TIMXCLK/(double)TIM2_FREQ + 0.5)-1;
	TIM2->CR1 = (1<<4)|(1<<3);
	TIM2->ARR = 0xffff;
	Macro_Set_Bit(TIM2->EGR,0);
	Macro_Set_Bit(TIM2->DIER, 0);
 8003e4e:	b29b      	uxth	r3, r3
 8003e50:	f043 0301 	orr.w	r3, r3, #1
 8003e54:	8193      	strh	r3, [r2, #12]

	for(i=0; i<(t/0xffffu); i++)
 8003e56:	bf18      	it	ne
 8003e58:	2100      	movne	r1, #0
 8003e5a:	d015      	beq.n	8003e88 <TIM2_Delay+0x80>
	{
		Macro_Set_Bit(TIM2->EGR,0);
 8003e5c:	8a93      	ldrh	r3, [r2, #20]
 8003e5e:	b29b      	uxth	r3, r3
 8003e60:	f043 0301 	orr.w	r3, r3, #1
 8003e64:	8293      	strh	r3, [r2, #20]
		Macro_Clear_Bit(TIM2->SR, 0);
 8003e66:	8a13      	ldrh	r3, [r2, #16]
 8003e68:	f023 0301 	bic.w	r3, r3, #1
 8003e6c:	041b      	lsls	r3, r3, #16
 8003e6e:	0c1b      	lsrs	r3, r3, #16
 8003e70:	8213      	strh	r3, [r2, #16]
		Macro_Set_Bit(TIM2->CR1, 0);
 8003e72:	8813      	ldrh	r3, [r2, #0]
 8003e74:	b29b      	uxth	r3, r3
 8003e76:	f043 0301 	orr.w	r3, r3, #1
 8003e7a:	8013      	strh	r3, [r2, #0]
		while(Macro_Check_Bit_Clear(TIM2->SR, 0));
 8003e7c:	8a13      	ldrh	r3, [r2, #16]
 8003e7e:	07dd      	lsls	r5, r3, #31
 8003e80:	d5fc      	bpl.n	8003e7c <TIM2_Delay+0x74>
	TIM2->CR1 = (1<<4)|(1<<3);
	TIM2->ARR = 0xffff;
	Macro_Set_Bit(TIM2->EGR,0);
	Macro_Set_Bit(TIM2->DIER, 0);

	for(i=0; i<(t/0xffffu); i++)
 8003e82:	3101      	adds	r1, #1
 8003e84:	42a1      	cmp	r1, r4
 8003e86:	d1e9      	bne.n	8003e5c <TIM2_Delay+0x54>
		Macro_Clear_Bit(TIM2->SR, 0);
		Macro_Set_Bit(TIM2->CR1, 0);
		while(Macro_Check_Bit_Clear(TIM2->SR, 0));
	}

	TIM2->ARR = t % 0xffffu;
 8003e88:	f248 0301 	movw	r3, #32769	; 0x8001
 8003e8c:	f2c8 0300 	movt	r3, #32768	; 0x8000
 8003e90:	fba3 2300 	umull	r2, r3, r3, r0
 8003e94:	0bdb      	lsrs	r3, r3, #15
 8003e96:	ebc3 4303 	rsb	r3, r3, r3, lsl #16
 8003e9a:	1ac2      	subs	r2, r0, r3
 8003e9c:	b292      	uxth	r2, r2
 8003e9e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003ea2:	859a      	strh	r2, [r3, #44]	; 0x2c
	Macro_Set_Bit(TIM2->EGR,0);
 8003ea4:	8a9a      	ldrh	r2, [r3, #20]
	Macro_Clear_Bit(TIM2->SR, 0);
	Macro_Set_Bit(TIM2->CR1, 0);
	while (Macro_Check_Bit_Clear(TIM2->SR, 0));
 8003ea6:	4619      	mov	r1, r3
		Macro_Set_Bit(TIM2->CR1, 0);
		while(Macro_Check_Bit_Clear(TIM2->SR, 0));
	}

	TIM2->ARR = t % 0xffffu;
	Macro_Set_Bit(TIM2->EGR,0);
 8003ea8:	b292      	uxth	r2, r2
 8003eaa:	f042 0201 	orr.w	r2, r2, #1
 8003eae:	829a      	strh	r2, [r3, #20]
	Macro_Clear_Bit(TIM2->SR, 0);
 8003eb0:	8a1a      	ldrh	r2, [r3, #16]
 8003eb2:	f022 0201 	bic.w	r2, r2, #1
 8003eb6:	0412      	lsls	r2, r2, #16
 8003eb8:	0c12      	lsrs	r2, r2, #16
 8003eba:	821a      	strh	r2, [r3, #16]
	Macro_Set_Bit(TIM2->CR1, 0);
 8003ebc:	881a      	ldrh	r2, [r3, #0]
 8003ebe:	b292      	uxth	r2, r2
 8003ec0:	f042 0201 	orr.w	r2, r2, #1
 8003ec4:	801a      	strh	r2, [r3, #0]
	while (Macro_Check_Bit_Clear(TIM2->SR, 0));
 8003ec6:	8a0b      	ldrh	r3, [r1, #16]
 8003ec8:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8003ecc:	07db      	lsls	r3, r3, #31
 8003ece:	d5fa      	bpl.n	8003ec6 <TIM2_Delay+0xbe>

	Macro_Clear_Bit(TIM2->CR1, 0);
 8003ed0:	8813      	ldrh	r3, [r2, #0]
 8003ed2:	f023 0301 	bic.w	r3, r3, #1
 8003ed6:	041b      	lsls	r3, r3, #16
 8003ed8:	0c1b      	lsrs	r3, r3, #16
 8003eda:	8013      	strh	r3, [r2, #0]
	Macro_Clear_Bit(TIM2->DIER, 0);
 8003edc:	8993      	ldrh	r3, [r2, #12]
 8003ede:	f023 0301 	bic.w	r3, r3, #1
 8003ee2:	041b      	lsls	r3, r3, #16
 8003ee4:	0c1b      	lsrs	r3, r3, #16
 8003ee6:	8193      	strh	r3, [r2, #12]
}
 8003ee8:	bc70      	pop	{r4, r5, r6}
 8003eea:	4770      	bx	lr

08003eec <TIM4_Repeat>:

#endif

void TIM4_Repeat(int time)
{
 8003eec:	b430      	push	{r4, r5}
	Macro_Set_Bit(RCC->APB1ENR, 2);

	TIM4->CR1 = (1<<4)|(0<<3);
	TIM4->PSC = (unsigned int)(TIMXCLK/(double)TIM4_FREQ + 0.5)-1;
	TIM4->ARR = TIME4_PLS_OF_1ms * time - 1;
 8003eee:	eb00 0080 	add.w	r0, r0, r0, lsl #2

#endif

void TIM4_Repeat(int time)
{
	Macro_Set_Bit(RCC->APB1ENR, 2);
 8003ef2:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003ef6:	f2c4 0202 	movt	r2, #16386	; 0x4002

	TIM4->CR1 = (1<<4)|(0<<3);
	TIM4->PSC = (unsigned int)(TIMXCLK/(double)TIM4_FREQ + 0.5)-1;
	TIM4->ARR = TIME4_PLS_OF_1ms * time - 1;
 8003efa:	eb00 0080 	add.w	r0, r0, r0, lsl #2

#endif

void TIM4_Repeat(int time)
{
	Macro_Set_Bit(RCC->APB1ENR, 2);
 8003efe:	69d5      	ldr	r5, [r2, #28]

	TIM4->CR1 = (1<<4)|(0<<3);
	TIM4->PSC = (unsigned int)(TIMXCLK/(double)TIM4_FREQ + 0.5)-1;
	TIM4->ARR = TIME4_PLS_OF_1ms * time - 1;
 8003f00:	0040      	lsls	r0, r0, #1
 8003f02:	3801      	subs	r0, #1

void TIM4_Repeat(int time)
{
	Macro_Set_Bit(RCC->APB1ENR, 2);

	TIM4->CR1 = (1<<4)|(0<<3);
 8003f04:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003f08:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8003f0c:	2410      	movs	r4, #16

#endif

void TIM4_Repeat(int time)
{
	Macro_Set_Bit(RCC->APB1ENR, 2);
 8003f0e:	f045 0504 	orr.w	r5, r5, #4

	TIM4->CR1 = (1<<4)|(0<<3);
	TIM4->PSC = (unsigned int)(TIMXCLK/(double)TIM4_FREQ + 0.5)-1;
	TIM4->ARR = TIME4_PLS_OF_1ms * time - 1;
 8003f12:	b280      	uxth	r0, r0
void TIM4_Repeat(int time)
{
	Macro_Set_Bit(RCC->APB1ENR, 2);

	TIM4->CR1 = (1<<4)|(0<<3);
	TIM4->PSC = (unsigned int)(TIMXCLK/(double)TIM4_FREQ + 0.5)-1;
 8003f14:	f240 519f 	movw	r1, #1439	; 0x59f

#endif

void TIM4_Repeat(int time)
{
	Macro_Set_Bit(RCC->APB1ENR, 2);
 8003f18:	61d5      	str	r5, [r2, #28]

	TIM4->CR1 = (1<<4)|(0<<3);
 8003f1a:	801c      	strh	r4, [r3, #0]
	TIM4->PSC = (unsigned int)(TIMXCLK/(double)TIM4_FREQ + 0.5)-1;
 8003f1c:	8519      	strh	r1, [r3, #40]	; 0x28
	TIM4->ARR = TIME4_PLS_OF_1ms * time - 1;
 8003f1e:	8598      	strh	r0, [r3, #44]	; 0x2c

	Macro_Set_Bit(TIM4->EGR,0);
 8003f20:	8a9a      	ldrh	r2, [r3, #20]
 8003f22:	b292      	uxth	r2, r2
 8003f24:	f042 0201 	orr.w	r2, r2, #1
 8003f28:	829a      	strh	r2, [r3, #20]
	Macro_Clear_Bit(TIM4->SR, 0);
 8003f2a:	8a1a      	ldrh	r2, [r3, #16]
 8003f2c:	f022 0201 	bic.w	r2, r2, #1
 8003f30:	40a2      	lsls	r2, r4
 8003f32:	40e2      	lsrs	r2, r4
 8003f34:	821a      	strh	r2, [r3, #16]
	Macro_Set_Bit(TIM4->DIER, 0);
 8003f36:	899a      	ldrh	r2, [r3, #12]
 8003f38:	b292      	uxth	r2, r2
 8003f3a:	f042 0201 	orr.w	r2, r2, #1
 8003f3e:	819a      	strh	r2, [r3, #12]
	Macro_Set_Bit(TIM4->CR1, 0);
 8003f40:	881a      	ldrh	r2, [r3, #0]
 8003f42:	b292      	uxth	r2, r2
 8003f44:	f042 0201 	orr.w	r2, r2, #1
 8003f48:	801a      	strh	r2, [r3, #0]
}
 8003f4a:	bc30      	pop	{r4, r5}
 8003f4c:	4770      	bx	lr
 8003f4e:	bf00      	nop

08003f50 <TIM4_Check_Timeout>:

int TIM4_Check_Timeout(void)
{
	if(Macro_Check_Bit_Set(TIM4->SR, 0))
 8003f50:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003f54:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8003f58:	8a18      	ldrh	r0, [r3, #16]
 8003f5a:	f010 0001 	ands.w	r0, r0, #1
 8003f5e:	d006      	beq.n	8003f6e <TIM4_Check_Timeout+0x1e>
	{
		Macro_Clear_Bit(TIM4->SR, 0);
 8003f60:	8a1a      	ldrh	r2, [r3, #16]
		return 1;
 8003f62:	2001      	movs	r0, #1

int TIM4_Check_Timeout(void)
{
	if(Macro_Check_Bit_Set(TIM4->SR, 0))
	{
		Macro_Clear_Bit(TIM4->SR, 0);
 8003f64:	f022 0201 	bic.w	r2, r2, #1
 8003f68:	0412      	lsls	r2, r2, #16
 8003f6a:	0c12      	lsrs	r2, r2, #16
 8003f6c:	821a      	strh	r2, [r3, #16]
	}
	else
	{
		return 0;
	}
}
 8003f6e:	4770      	bx	lr

08003f70 <TIM4_Stop>:

void TIM4_Stop(void)
{
	Macro_Clear_Bit(TIM4->CR1, 0);
 8003f70:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003f74:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8003f78:	881a      	ldrh	r2, [r3, #0]
 8003f7a:	f022 0201 	bic.w	r2, r2, #1
 8003f7e:	0412      	lsls	r2, r2, #16
 8003f80:	0c12      	lsrs	r2, r2, #16
 8003f82:	801a      	strh	r2, [r3, #0]
	Macro_Clear_Bit(TIM4->DIER, 0);
 8003f84:	899a      	ldrh	r2, [r3, #12]
 8003f86:	f022 0201 	bic.w	r2, r2, #1
 8003f8a:	0412      	lsls	r2, r2, #16
 8003f8c:	0c12      	lsrs	r2, r2, #16
 8003f8e:	819a      	strh	r2, [r3, #12]
 8003f90:	4770      	bx	lr
 8003f92:	bf00      	nop

08003f94 <TIM4_Change_Value>:
}

void TIM4_Change_Value(int time)
{
	TIM4->ARR = TIME4_PLS_OF_1ms * time;
 8003f94:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8003f98:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8003f9c:	0040      	lsls	r0, r0, #1
 8003f9e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003fa2:	b280      	uxth	r0, r0
 8003fa4:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8003fa8:	8598      	strh	r0, [r3, #44]	; 0x2c
 8003faa:	4770      	bx	lr

08003fac <TIM3_Out_Init>:
}

void TIM3_Out_Init(void)
{
	Macro_Set_Bit(RCC->APB1ENR, 1);
 8003fac:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003fb0:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8003fb4:	69da      	ldr	r2, [r3, #28]
	Macro_Set_Bit(RCC->APB2ENR, 3);
	Macro_Write_Block(GPIOB->CRL,0xf,0xb,0);
 8003fb6:	f44f 6140 	mov.w	r1, #3072	; 0xc00
	TIM4->ARR = TIME4_PLS_OF_1ms * time;
}

void TIM3_Out_Init(void)
{
	Macro_Set_Bit(RCC->APB1ENR, 1);
 8003fba:	f042 0202 	orr.w	r2, r2, #2
 8003fbe:	61da      	str	r2, [r3, #28]
	Macro_Set_Bit(RCC->APB2ENR, 3);
 8003fc0:	699a      	ldr	r2, [r3, #24]
	Macro_Write_Block(GPIOB->CRL,0xf,0xb,0);
 8003fc2:	f2c4 0101 	movt	r1, #16385	; 0x4001
}

void TIM3_Out_Init(void)
{
	Macro_Set_Bit(RCC->APB1ENR, 1);
	Macro_Set_Bit(RCC->APB2ENR, 3);
 8003fc6:	f042 0208 	orr.w	r2, r2, #8
 8003fca:	619a      	str	r2, [r3, #24]
	Macro_Write_Block(GPIOB->CRL,0xf,0xb,0);
 8003fcc:	680b      	ldr	r3, [r1, #0]
	Macro_Write_Block(TIM3->CCMR2,0x7,0x6,4);
 8003fce:	f44f 6280 	mov.w	r2, #1024	; 0x400

void TIM3_Out_Init(void)
{
	Macro_Set_Bit(RCC->APB1ENR, 1);
	Macro_Set_Bit(RCC->APB2ENR, 3);
	Macro_Write_Block(GPIOB->CRL,0xf,0xb,0);
 8003fd2:	f023 030f 	bic.w	r3, r3, #15
 8003fd6:	f043 030b 	orr.w	r3, r3, #11
 8003fda:	600b      	str	r3, [r1, #0]
	Macro_Write_Block(TIM3->CCMR2,0x7,0x6,4);
 8003fdc:	f2c4 0200 	movt	r2, #16384	; 0x4000
 8003fe0:	8b93      	ldrh	r3, [r2, #28]
	TIM3->CCER = (0<<9)|(1<<8);
 8003fe2:	f44f 7180 	mov.w	r1, #256	; 0x100
void TIM3_Out_Init(void)
{
	Macro_Set_Bit(RCC->APB1ENR, 1);
	Macro_Set_Bit(RCC->APB2ENR, 3);
	Macro_Write_Block(GPIOB->CRL,0xf,0xb,0);
	Macro_Write_Block(TIM3->CCMR2,0x7,0x6,4);
 8003fe6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003fea:	041b      	lsls	r3, r3, #16
 8003fec:	0c1b      	lsrs	r3, r3, #16
 8003fee:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8003ff2:	8393      	strh	r3, [r2, #28]
	TIM3->CCER = (0<<9)|(1<<8);
 8003ff4:	8411      	strh	r1, [r2, #32]
 8003ff6:	4770      	bx	lr

08003ff8 <TIM3_Out_Freq_Generation>:
}

void TIM3_Out_Freq_Generation(unsigned short freq)
{
 8003ff8:	b510      	push	{r4, lr}
	TIM3->PSC = (unsigned int)(TIMXCLK/(double)TIM3_FREQ + 0.5)-1;
 8003ffa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8003ffe:	f2c4 0400 	movt	r4, #16384	; 0x4000
 8004002:	2308      	movs	r3, #8
 8004004:	8523      	strh	r3, [r4, #40]	; 0x28
	TIM3->ARR = (double)TIM3_FREQ/freq-1;
 8004006:	f005 fb57 	bl	80096b8 <__aeabi_i2d>
 800400a:	4602      	mov	r2, r0
 800400c:	460b      	mov	r3, r1
 800400e:	a10e      	add	r1, pc, #56	; (adr r1, 8004048 <TIM3_Out_Freq_Generation+0x50>)
 8004010:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004014:	f005 fce0 	bl	80099d8 <__aeabi_ddiv>
 8004018:	2300      	movs	r3, #0
 800401a:	2200      	movs	r2, #0
 800401c:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 8004020:	f005 f9fc 	bl	800941c <__aeabi_dsub>
 8004024:	f005 fe70 	bl	8009d08 <__aeabi_d2uiz>
 8004028:	b280      	uxth	r0, r0
 800402a:	85a0      	strh	r0, [r4, #44]	; 0x2c
	TIM3->CCR3 = TIM3->ARR/2;
 800402c:	8da2      	ldrh	r2, [r4, #44]	; 0x2c

	Macro_Set_Bit(TIM3->EGR,0);
	TIM3->CR1 = (1<<4)|(0<<3)|(0<<1)|(1<<0);
 800402e:	2311      	movs	r3, #17

void TIM3_Out_Freq_Generation(unsigned short freq)
{
	TIM3->PSC = (unsigned int)(TIMXCLK/(double)TIM3_FREQ + 0.5)-1;
	TIM3->ARR = (double)TIM3_FREQ/freq-1;
	TIM3->CCR3 = TIM3->ARR/2;
 8004030:	f3c2 024e 	ubfx	r2, r2, #1, #15
 8004034:	87a2      	strh	r2, [r4, #60]	; 0x3c

	Macro_Set_Bit(TIM3->EGR,0);
 8004036:	8aa2      	ldrh	r2, [r4, #20]
 8004038:	b292      	uxth	r2, r2
 800403a:	f042 0201 	orr.w	r2, r2, #1
 800403e:	82a2      	strh	r2, [r4, #20]
	TIM3->CR1 = (1<<4)|(0<<3)|(0<<1)|(1<<0);
 8004040:	8023      	strh	r3, [r4, #0]
 8004042:	bd10      	pop	{r4, pc}
 8004044:	f3af 8000 	nop.w
 8004048:	00000000 	andeq	r0, r0, r0
 800404c:	415e8480 	cmpmi	lr, r0, lsl #9

08004050 <TIM3_Out_Stop>:
}

void TIM3_Out_Stop(void)
{
	Macro_Clear_Bit(TIM3->CR1, 0);
 8004050:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004054:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8004058:	881a      	ldrh	r2, [r3, #0]
 800405a:	f022 0201 	bic.w	r2, r2, #1
 800405e:	0412      	lsls	r2, r2, #16
 8004060:	0c12      	lsrs	r2, r2, #16
 8004062:	801a      	strh	r2, [r3, #0]
	Macro_Clear_Bit(TIM3->DIER, 0);
 8004064:	899a      	ldrh	r2, [r3, #12]
 8004066:	f022 0201 	bic.w	r2, r2, #1
 800406a:	0412      	lsls	r2, r2, #16
 800406c:	0c12      	lsrs	r2, r2, #16
 800406e:	819a      	strh	r2, [r3, #12]
 8004070:	4770      	bx	lr
 8004072:	bf00      	nop

08004074 <TIM4_Repeat_Interrupt_Enable>:
}

void TIM4_Repeat_Interrupt_Enable(int en, int time)
{
 8004074:	b430      	push	{r4, r5}
	if(en)
 8004076:	b9c8      	cbnz	r0, 80040ac <TIM4_Repeat_Interrupt_Enable+0x38>
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
 8004078:	f44f 4261 	mov.w	r2, #57600	; 0xe100
 800407c:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8004080:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
	}

	else
	{
		NVIC_DisableIRQ(30);
		Macro_Clear_Bit(TIM4->CR1, 0);
 8004084:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8004088:	f8c2 1080 	str.w	r1, [r2, #128]	; 0x80
 800408c:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8004090:	881a      	ldrh	r2, [r3, #0]
 8004092:	f022 0201 	bic.w	r2, r2, #1
 8004096:	0412      	lsls	r2, r2, #16
 8004098:	0c12      	lsrs	r2, r2, #16
 800409a:	801a      	strh	r2, [r3, #0]
		Macro_Clear_Bit(TIM4->DIER, 0);
 800409c:	899a      	ldrh	r2, [r3, #12]
 800409e:	f022 0201 	bic.w	r2, r2, #1
 80040a2:	0412      	lsls	r2, r2, #16
 80040a4:	0c12      	lsrs	r2, r2, #16
 80040a6:	819a      	strh	r2, [r3, #12]
	}
}
 80040a8:	bc30      	pop	{r4, r5}
 80040aa:	4770      	bx	lr

void TIM4_Repeat_Interrupt_Enable(int en, int time)
{
	if(en)
	{
		Macro_Set_Bit(RCC->APB1ENR, 2);
 80040ac:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80040b0:	f2c4 0202 	movt	r2, #16386	; 0x4002

		TIM4->CR1 = (1<<4)|(0<<3);
		TIM4->PSC = (unsigned int)(TIMXCLK/(double)TIM4_FREQ + 0.5)-1;
		TIM4->ARR = TIME4_PLS_OF_1ms * time;
 80040b4:	eb01 0181 	add.w	r1, r1, r1, lsl #2

void TIM4_Repeat_Interrupt_Enable(int en, int time)
{
	if(en)
	{
		Macro_Set_Bit(RCC->APB1ENR, 2);
 80040b8:	69d5      	ldr	r5, [r2, #28]

		TIM4->CR1 = (1<<4)|(0<<3);
		TIM4->PSC = (unsigned int)(TIMXCLK/(double)TIM4_FREQ + 0.5)-1;
		TIM4->ARR = TIME4_PLS_OF_1ms * time;
 80040ba:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 80040be:	0049      	lsls	r1, r1, #1
{
	if(en)
	{
		Macro_Set_Bit(RCC->APB1ENR, 2);

		TIM4->CR1 = (1<<4)|(0<<3);
 80040c0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80040c4:	f2c4 0300 	movt	r3, #16384	; 0x4000
 80040c8:	2410      	movs	r4, #16
		TIM4->PSC = (unsigned int)(TIMXCLK/(double)TIM4_FREQ + 0.5)-1;
		TIM4->ARR = TIME4_PLS_OF_1ms * time;
 80040ca:	b289      	uxth	r1, r1

void TIM4_Repeat_Interrupt_Enable(int en, int time)
{
	if(en)
	{
		Macro_Set_Bit(RCC->APB1ENR, 2);
 80040cc:	f045 0504 	orr.w	r5, r5, #4

		TIM4->CR1 = (1<<4)|(0<<3);
		TIM4->PSC = (unsigned int)(TIMXCLK/(double)TIM4_FREQ + 0.5)-1;
 80040d0:	f240 509f 	movw	r0, #1439	; 0x59f

void TIM4_Repeat_Interrupt_Enable(int en, int time)
{
	if(en)
	{
		Macro_Set_Bit(RCC->APB1ENR, 2);
 80040d4:	61d5      	str	r5, [r2, #28]

		TIM4->CR1 = (1<<4)|(0<<3);
 80040d6:	801c      	strh	r4, [r3, #0]
		TIM4->PSC = (unsigned int)(TIMXCLK/(double)TIM4_FREQ + 0.5)-1;
 80040d8:	8518      	strh	r0, [r3, #40]	; 0x28
		TIM4->ARR = TIME4_PLS_OF_1ms * time;
 80040da:	8599      	strh	r1, [r3, #44]	; 0x2c
		Macro_Set_Bit(TIM4->EGR, 0);
 80040dc:	8a9a      	ldrh	r2, [r3, #20]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
 80040de:	f44f 4161 	mov.w	r1, #57600	; 0xe100
 80040e2:	b292      	uxth	r2, r2
 80040e4:	f042 0201 	orr.w	r2, r2, #1
 80040e8:	829a      	strh	r2, [r3, #20]

		Macro_Clear_Bit(TIM4->SR, 0);	// TIM4->SR  Timer Pending Clear
 80040ea:	8a1a      	ldrh	r2, [r3, #16]
 80040ec:	f2ce 0100 	movt	r1, #57344	; 0xe000
 80040f0:	f022 0201 	bic.w	r2, r2, #1
 80040f4:	40a2      	lsls	r2, r4
 80040f6:	40e2      	lsrs	r2, r4
 80040f8:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80040fc:	821a      	strh	r2, [r3, #16]
 80040fe:	f8c1 0180 	str.w	r0, [r1, #384]	; 0x180
		NVIC_ClearPendingIRQ(30);		// NVIC 30  Pending Clear => NVIC Macro 

		Macro_Set_Bit(TIM4->DIER, 0);	// TIM4->DIER  Timer  
 8004102:	899a      	ldrh	r2, [r3, #12]
 8004104:	b292      	uxth	r2, r2
 8004106:	f042 0201 	orr.w	r2, r2, #1
 800410a:	819a      	strh	r2, [r3, #12]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
 800410c:	6008      	str	r0, [r1, #0]
		NVIC_EnableIRQ(30);				// NVIC 30    => NVIC Macro 

		Macro_Set_Bit(TIM4->CR1, 0);	// TIM4 Start
 800410e:	881a      	ldrh	r2, [r3, #0]
 8004110:	b292      	uxth	r2, r2
 8004112:	f042 0201 	orr.w	r2, r2, #1
 8004116:	801a      	strh	r2, [r3, #0]
	{
		NVIC_DisableIRQ(30);
		Macro_Clear_Bit(TIM4->CR1, 0);
		Macro_Clear_Bit(TIM4->DIER, 0);
	}
}
 8004118:	bc30      	pop	{r4, r5}
 800411a:	4770      	bx	lr
 800411c:	f3af 8000 	nop.w

08004120 <Uart1_Init>:
#include <string.h>
#include <stdlib.h>
#include <ctype.h>

void Uart1_Init(int baud)
{
 8004120:	b570      	push	{r4, r5, r6, lr}
	double div;
	unsigned int mant;
	unsigned int frac;

	Macro_Set_Bit(RCC->APB2ENR, 2);
 8004122:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8004126:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800412a:	6991      	ldr	r1, [r2, #24]
	Macro_Set_Bit(RCC->APB2ENR, 14);
	Macro_Write_Block(GPIOA->CRH, 0xff, 0x8a, 4);
 800412c:	f44f 6300 	mov.w	r3, #2048	; 0x800
{
	double div;
	unsigned int mant;
	unsigned int frac;

	Macro_Set_Bit(RCC->APB2ENR, 2);
 8004130:	f041 0104 	orr.w	r1, r1, #4
 8004134:	6191      	str	r1, [r2, #24]
	Macro_Set_Bit(RCC->APB2ENR, 14);
 8004136:	6991      	ldr	r1, [r2, #24]
	Macro_Write_Block(GPIOA->CRH, 0xff, 0x8a, 4);
 8004138:	f2c4 0301 	movt	r3, #16385	; 0x4001
	double div;
	unsigned int mant;
	unsigned int frac;

	Macro_Set_Bit(RCC->APB2ENR, 2);
	Macro_Set_Bit(RCC->APB2ENR, 14);
 800413c:	f441 4180 	orr.w	r1, r1, #16384	; 0x4000
 8004140:	6191      	str	r1, [r2, #24]
	Macro_Write_Block(GPIOA->CRH, 0xff, 0x8a, 4);
 8004142:	685a      	ldr	r2, [r3, #4]
 8004144:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
 8004148:	f442 620a 	orr.w	r2, r2, #2208	; 0x8a0
 800414c:	605a      	str	r2, [r3, #4]
	Macro_Set_Bit(GPIOA->ODR, 10);
 800414e:	68da      	ldr	r2, [r3, #12]
 8004150:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004154:	60da      	str	r2, [r3, #12]

	div = PCLK2/(16. * baud);
 8004156:	f005 faaf 	bl	80096b8 <__aeabi_i2d>
 800415a:	2300      	movs	r3, #0
 800415c:	2200      	movs	r2, #0
 800415e:	f2c4 0330 	movt	r3, #16432	; 0x4030
 8004162:	f005 fb0f 	bl	8009784 <__aeabi_dmul>
 8004166:	4602      	mov	r2, r0
 8004168:	460b      	mov	r3, r1
 800416a:	a119      	add	r1, pc, #100	; (adr r1, 80041d0 <Uart1_Init+0xb0>)
 800416c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004170:	f005 fc32 	bl	80099d8 <__aeabi_ddiv>
 8004174:	460d      	mov	r5, r1
 8004176:	4604      	mov	r4, r0
	mant = (int)div;
 8004178:	f005 fd9e 	bl	8009cb8 <__aeabi_d2iz>
 800417c:	4606      	mov	r6, r0
	frac = (int)((div - mant) * 16. + 0.5);
 800417e:	f005 fa8b 	bl	8009698 <__aeabi_ui2d>
 8004182:	4602      	mov	r2, r0
 8004184:	460b      	mov	r3, r1
 8004186:	4620      	mov	r0, r4
 8004188:	4629      	mov	r1, r5
 800418a:	f005 f947 	bl	800941c <__aeabi_dsub>
 800418e:	2300      	movs	r3, #0
 8004190:	2200      	movs	r2, #0
 8004192:	f2c4 0330 	movt	r3, #16432	; 0x4030
 8004196:	f005 faf5 	bl	8009784 <__aeabi_dmul>
 800419a:	2300      	movs	r3, #0
 800419c:	2200      	movs	r2, #0
 800419e:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
 80041a2:	f005 f93d 	bl	8009420 <__adddf3>
 80041a6:	f005 fd87 	bl	8009cb8 <__aeabi_d2iz>
	mant += frac >> 4;
 80041aa:	eb06 1610 	add.w	r6, r6, r0, lsr #4
	frac &= 0xf;
 80041ae:	f000 000f 	and.w	r0, r0, #15

	USART1->BRR = (mant<<4)+(frac<<0);
 80041b2:	eb00 1006 	add.w	r0, r0, r6, lsl #4
 80041b6:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80041ba:	f2c4 0301 	movt	r3, #16385	; 0x4001
	USART1->CR1 = (1<<13)|(0<<12)|(0<<10)|(1<<3)|(1<<2);
	USART1->CR2 = 0<<12;
 80041be:	2200      	movs	r2, #0
	mant = (int)div;
	frac = (int)((div - mant) * 16. + 0.5);
	mant += frac >> 4;
	frac &= 0xf;

	USART1->BRR = (mant<<4)+(frac<<0);
 80041c0:	b280      	uxth	r0, r0
	USART1->CR1 = (1<<13)|(0<<12)|(0<<10)|(1<<3)|(1<<2);
 80041c2:	f242 010c 	movw	r1, #8204	; 0x200c
	mant = (int)div;
	frac = (int)((div - mant) * 16. + 0.5);
	mant += frac >> 4;
	frac &= 0xf;

	USART1->BRR = (mant<<4)+(frac<<0);
 80041c6:	8118      	strh	r0, [r3, #8]
	USART1->CR1 = (1<<13)|(0<<12)|(0<<10)|(1<<3)|(1<<2);
 80041c8:	8199      	strh	r1, [r3, #12]
	USART1->CR2 = 0<<12;
 80041ca:	821a      	strh	r2, [r3, #16]
	USART1->CR3 = 0;
 80041cc:	829a      	strh	r2, [r3, #20]
 80041ce:	bd70      	pop	{r4, r5, r6, pc}
 80041d0:	00000000 	andeq	r0, r0, r0
 80041d4:	41912a88 	orrsmi	r2, r1, r8, lsl #21

080041d8 <Uart1_Send_Byte>:
}

void Uart1_Send_Byte(char data)
{
	if(data=='\n')
 80041d8:	280a      	cmp	r0, #10
 80041da:	d00c      	beq.n	80041f6 <Uart1_Send_Byte+0x1e>
	{
		while(Macro_Check_Bit_Clear(USART1->SR, 7));
		USART1->DR = 0x0d;
	}

	while(Macro_Check_Bit_Clear(USART1->SR, 7));
 80041dc:	f44f 5160 	mov.w	r1, #14336	; 0x3800
 80041e0:	f2c4 0101 	movt	r1, #16385	; 0x4001
 80041e4:	880a      	ldrh	r2, [r1, #0]
 80041e6:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80041ea:	0612      	lsls	r2, r2, #24
 80041ec:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80041f0:	d5f8      	bpl.n	80041e4 <Uart1_Send_Byte+0xc>
	USART1->DR = data;
 80041f2:	8098      	strh	r0, [r3, #4]
 80041f4:	4770      	bx	lr

void Uart1_Send_Byte(char data)
{
	if(data=='\n')
	{
		while(Macro_Check_Bit_Clear(USART1->SR, 7));
 80041f6:	f44f 5160 	mov.w	r1, #14336	; 0x3800
 80041fa:	f2c4 0101 	movt	r1, #16385	; 0x4001
 80041fe:	880a      	ldrh	r2, [r1, #0]
 8004200:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8004204:	0612      	lsls	r2, r2, #24
 8004206:	f2c4 0301 	movt	r3, #16385	; 0x4001
 800420a:	d5f8      	bpl.n	80041fe <Uart1_Send_Byte+0x26>
		USART1->DR = 0x0d;
 800420c:	220d      	movs	r2, #13
 800420e:	809a      	strh	r2, [r3, #4]
 8004210:	e7e4      	b.n	80041dc <Uart1_Send_Byte+0x4>
 8004212:	bf00      	nop

08004214 <Uart1_Send_String>:
	while(Macro_Check_Bit_Clear(USART1->SR, 7));
	USART1->DR = data;
}

void Uart1_Send_String(char *pt)
{
 8004214:	b430      	push	{r4, r5}
	while(*pt!=0)
 8004216:	7804      	ldrb	r4, [r0, #0]
 8004218:	b194      	cbz	r4, 8004240 <Uart1_Send_String+0x2c>

void Uart1_Send_Byte(char data)
{
	if(data=='\n')
	{
		while(Macro_Check_Bit_Clear(USART1->SR, 7));
 800421a:	f44f 5160 	mov.w	r1, #14336	; 0x3800
 800421e:	f2c4 0101 	movt	r1, #16385	; 0x4001
		USART1->DR = 0x0d;
 8004222:	250d      	movs	r5, #13
	USART1->CR3 = 0;
}

void Uart1_Send_Byte(char data)
{
	if(data=='\n')
 8004224:	2c0a      	cmp	r4, #10
 8004226:	d00d      	beq.n	8004244 <Uart1_Send_String+0x30>
	{
		while(Macro_Check_Bit_Clear(USART1->SR, 7));
		USART1->DR = 0x0d;
	}

	while(Macro_Check_Bit_Clear(USART1->SR, 7));
 8004228:	880a      	ldrh	r2, [r1, #0]
 800422a:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800422e:	0612      	lsls	r2, r2, #24
 8004230:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8004234:	d5f8      	bpl.n	8004228 <Uart1_Send_String+0x14>
	USART1->DR = data;
 8004236:	809c      	strh	r4, [r3, #4]
}

void Uart1_Send_String(char *pt)
{
	while(*pt!=0)
 8004238:	f810 4f01 	ldrb.w	r4, [r0, #1]!
 800423c:	2c00      	cmp	r4, #0
 800423e:	d1f1      	bne.n	8004224 <Uart1_Send_String+0x10>
	{
		Uart1_Send_Byte(*pt++);
	}
}
 8004240:	bc30      	pop	{r4, r5}
 8004242:	4770      	bx	lr

void Uart1_Send_Byte(char data)
{
	if(data=='\n')
	{
		while(Macro_Check_Bit_Clear(USART1->SR, 7));
 8004244:	880a      	ldrh	r2, [r1, #0]
 8004246:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800424a:	0612      	lsls	r2, r2, #24
 800424c:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8004250:	d5f8      	bpl.n	8004244 <Uart1_Send_String+0x30>
		USART1->DR = 0x0d;
 8004252:	809d      	strh	r5, [r3, #4]
 8004254:	e7e8      	b.n	8004228 <Uart1_Send_String+0x14>
 8004256:	bf00      	nop

08004258 <Uart1_Printf>:
		Uart1_Send_Byte(*pt++);
	}
}

void Uart1_Printf(char *fmt,...)
{
 8004258:	b40f      	push	{r0, r1, r2, r3}
 800425a:	b530      	push	{r4, r5, lr}
 800425c:	b0c3      	sub	sp, #268	; 0x10c
 800425e:	ab46      	add	r3, sp, #280	; 0x118
 8004260:	f853 1b04 	ldr.w	r1, [r3], #4
	va_list ap;
	char string[256];

	va_start(ap,fmt);
	vsprintf(string,fmt,ap);
 8004264:	a802      	add	r0, sp, #8
 8004266:	461a      	mov	r2, r3
void Uart1_Printf(char *fmt,...)
{
	va_list ap;
	char string[256];

	va_start(ap,fmt);
 8004268:	9301      	str	r3, [sp, #4]
	vsprintf(string,fmt,ap);
 800426a:	f000 f87b 	bl	8004364 <vsprintf>
	USART1->DR = data;
}

void Uart1_Send_String(char *pt)
{
	while(*pt!=0)
 800426e:	f89d 0008 	ldrb.w	r0, [sp, #8]
 8004272:	b198      	cbz	r0, 800429c <Uart1_Printf+0x44>

void Uart1_Send_Byte(char data)
{
	if(data=='\n')
	{
		while(Macro_Check_Bit_Clear(USART1->SR, 7));
 8004274:	f44f 5160 	mov.w	r1, #14336	; 0x3800
 8004278:	ac02      	add	r4, sp, #8
 800427a:	f2c4 0101 	movt	r1, #16385	; 0x4001
		USART1->DR = 0x0d;
 800427e:	250d      	movs	r5, #13
	USART1->CR3 = 0;
}

void Uart1_Send_Byte(char data)
{
	if(data=='\n')
 8004280:	280a      	cmp	r0, #10
 8004282:	d010      	beq.n	80042a6 <Uart1_Printf+0x4e>
	{
		while(Macro_Check_Bit_Clear(USART1->SR, 7));
		USART1->DR = 0x0d;
	}

	while(Macro_Check_Bit_Clear(USART1->SR, 7));
 8004284:	880a      	ldrh	r2, [r1, #0]
 8004286:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800428a:	0612      	lsls	r2, r2, #24
 800428c:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8004290:	d5f8      	bpl.n	8004284 <Uart1_Printf+0x2c>
	USART1->DR = data;
 8004292:	8098      	strh	r0, [r3, #4]
}

void Uart1_Send_String(char *pt)
{
	while(*pt!=0)
 8004294:	f814 0f01 	ldrb.w	r0, [r4, #1]!
 8004298:	2800      	cmp	r0, #0
 800429a:	d1f1      	bne.n	8004280 <Uart1_Printf+0x28>

	va_start(ap,fmt);
	vsprintf(string,fmt,ap);
	Uart1_Send_String(string);
	va_end(ap);
}
 800429c:	b043      	add	sp, #268	; 0x10c
 800429e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80042a2:	b004      	add	sp, #16
 80042a4:	4770      	bx	lr

void Uart1_Send_Byte(char data)
{
	if(data=='\n')
	{
		while(Macro_Check_Bit_Clear(USART1->SR, 7));
 80042a6:	880a      	ldrh	r2, [r1, #0]
 80042a8:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80042ac:	0612      	lsls	r2, r2, #24
 80042ae:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80042b2:	d5f8      	bpl.n	80042a6 <Uart1_Printf+0x4e>
		USART1->DR = 0x0d;
 80042b4:	809d      	strh	r5, [r3, #4]
 80042b6:	e7e5      	b.n	8004284 <Uart1_Printf+0x2c>

080042b8 <Uart1_Get_Pressed>:
	va_end(ap);
}

char Uart1_Get_Pressed(void)
{
	if(Macro_Check_Bit_Set(USART1->SR, 5))
 80042b8:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80042bc:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80042c0:	8818      	ldrh	r0, [r3, #0]
 80042c2:	f3c0 1040 	ubfx	r0, r0, #5, #1
 80042c6:	b108      	cbz	r0, 80042cc <Uart1_Get_Pressed+0x14>
	{
		return (char)USART1->DR;
 80042c8:	8898      	ldrh	r0, [r3, #4]
 80042ca:	b2c0      	uxtb	r0, r0

	else
	{
		return (char)0;
	}
}
 80042cc:	4770      	bx	lr
 80042ce:	bf00      	nop

080042d0 <Uart1_Get_Char>:
	va_end(ap);
}

char Uart1_Get_Pressed(void)
{
	if(Macro_Check_Bit_Set(USART1->SR, 5))
 80042d0:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 80042d4:	f2c4 0201 	movt	r2, #16385	; 0x4001
 80042d8:	8813      	ldrh	r3, [r2, #0]
 80042da:	0699      	lsls	r1, r3, #26
 80042dc:	d5fc      	bpl.n	80042d8 <Uart1_Get_Char+0x8>
	{
		return (char)USART1->DR;
 80042de:	8890      	ldrh	r0, [r2, #4]
 80042e0:	b2c0      	uxtb	r0, r0

char Uart1_Get_Char(void)
{
	char rx;

	while((rx = Uart1_Get_Pressed()) == 0);
 80042e2:	2800      	cmp	r0, #0
 80042e4:	d0f8      	beq.n	80042d8 <Uart1_Get_Char+0x8>

	return rx;
}
 80042e6:	4770      	bx	lr

080042e8 <Uart1_RX_Interrupt_Enable>:

void Uart1_RX_Interrupt_Enable(int en)
{
	if(en)
	{
		Macro_Set_Bit(USART1->CR1, 5);
 80042e8:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 80042ec:	f2c4 0201 	movt	r2, #16385	; 0x4001
	return rx;
}

void Uart1_RX_Interrupt_Enable(int en)
{
	if(en)
 80042f0:	b968      	cbnz	r0, 800430e <Uart1_RX_Interrupt_Enable+0x26>
		NVIC_EnableIRQ(37);
	}

	else
	{
		Macro_Clear_Bit(USART1->CR1, 5);
 80042f2:	8993      	ldrh	r3, [r2, #12]
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
 80042f4:	f44f 4161 	mov.w	r1, #57600	; 0xe100
 80042f8:	f023 0320 	bic.w	r3, r3, #32
 80042fc:	041b      	lsls	r3, r3, #16
 80042fe:	0c1b      	lsrs	r3, r3, #16
 8004300:	f2ce 0100 	movt	r1, #57344	; 0xe000
 8004304:	2020      	movs	r0, #32
 8004306:	8193      	strh	r3, [r2, #12]
 8004308:	f8c1 0084 	str.w	r0, [r1, #132]	; 0x84
 800430c:	4770      	bx	lr

void Uart1_RX_Interrupt_Enable(int en)
{
	if(en)
	{
		Macro_Set_Bit(USART1->CR1, 5);
 800430e:	8990      	ldrh	r0, [r2, #12]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
 8004310:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 8004314:	b280      	uxth	r0, r0
 8004316:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800431a:	2120      	movs	r1, #32
 800431c:	f040 0020 	orr.w	r0, r0, #32
 8004320:	8190      	strh	r0, [r2, #12]
 8004322:	f8c3 1184 	str.w	r1, [r3, #388]	; 0x184
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
 8004326:	6059      	str	r1, [r3, #4]
 8004328:	4770      	bx	lr
 800432a:	bf00      	nop
 800432c:	f3af 8000 	nop.w

08004330 <_vsprintf_r>:
 8004330:	b530      	push	{r4, r5, lr}
 8004332:	b09b      	sub	sp, #108	; 0x6c
 8004334:	460c      	mov	r4, r1
 8004336:	4669      	mov	r1, sp
 8004338:	9400      	str	r4, [sp, #0]
 800433a:	f44f 7502 	mov.w	r5, #520	; 0x208
 800433e:	9404      	str	r4, [sp, #16]
 8004340:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
 8004344:	f8ad 500c 	strh.w	r5, [sp, #12]
 8004348:	f64f 75ff 	movw	r5, #65535	; 0xffff
 800434c:	9402      	str	r4, [sp, #8]
 800434e:	9405      	str	r4, [sp, #20]
 8004350:	f8ad 500e 	strh.w	r5, [sp, #14]
 8004354:	f000 f814 	bl	8004380 <_svfprintf_r>
 8004358:	9b00      	ldr	r3, [sp, #0]
 800435a:	2200      	movs	r2, #0
 800435c:	701a      	strb	r2, [r3, #0]
 800435e:	b01b      	add	sp, #108	; 0x6c
 8004360:	bd30      	pop	{r4, r5, pc}
 8004362:	bf00      	nop

08004364 <vsprintf>:
 8004364:	b430      	push	{r4, r5}
 8004366:	f240 0400 	movw	r4, #0
 800436a:	f2c2 0400 	movt	r4, #8192	; 0x2000
 800436e:	460d      	mov	r5, r1
 8004370:	4613      	mov	r3, r2
 8004372:	4601      	mov	r1, r0
 8004374:	462a      	mov	r2, r5
 8004376:	6820      	ldr	r0, [r4, #0]
 8004378:	bc30      	pop	{r4, r5}
 800437a:	f7ff bfd9 	b.w	8004330 <_vsprintf_r>
 800437e:	bf00      	nop

08004380 <_svfprintf_r>:
 8004380:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004384:	b0c9      	sub	sp, #292	; 0x124
 8004386:	4691      	mov	r9, r2
 8004388:	9314      	str	r3, [sp, #80]	; 0x50
 800438a:	910b      	str	r1, [sp, #44]	; 0x2c
 800438c:	900e      	str	r0, [sp, #56]	; 0x38
 800438e:	f002 fafb 	bl	8006988 <_localeconv_r>
 8004392:	6800      	ldr	r0, [r0, #0]
 8004394:	901a      	str	r0, [sp, #104]	; 0x68
 8004396:	f003 fc67 	bl	8007c68 <strlen>
 800439a:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800439c:	89a3      	ldrh	r3, [r4, #12]
 800439e:	901d      	str	r0, [sp, #116]	; 0x74
 80043a0:	0618      	lsls	r0, r3, #24
 80043a2:	d503      	bpl.n	80043ac <_svfprintf_r+0x2c>
 80043a4:	6923      	ldr	r3, [r4, #16]
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	f001 8079 	beq.w	800549e <_svfprintf_r+0x111e>
 80043ac:	f24a 4554 	movw	r5, #42068	; 0xa454
 80043b0:	ac38      	add	r4, sp, #224	; 0xe0
 80043b2:	f6c0 0500 	movt	r5, #2048	; 0x800
 80043b6:	9515      	str	r5, [sp, #84]	; 0x54
 80043b8:	f10d 05df 	add.w	r5, sp, #223	; 0xdf
 80043bc:	9508      	str	r5, [sp, #32]
 80043be:	9d15      	ldr	r5, [sp, #84]	; 0x54
 80043c0:	af38      	add	r7, sp, #224	; 0xe0
 80043c2:	9409      	str	r4, [sp, #36]	; 0x24
 80043c4:	f64a 0498 	movw	r4, #43160	; 0xa898
 80043c8:	f105 0610 	add.w	r6, r5, #16
 80043cc:	9d08      	ldr	r5, [sp, #32]
 80043ce:	2300      	movs	r3, #0
 80043d0:	f6c0 0400 	movt	r4, #2048	; 0x800
 80043d4:	9311      	str	r3, [sp, #68]	; 0x44
 80043d6:	9417      	str	r4, [sp, #92]	; 0x5c
 80043d8:	1b7c      	subs	r4, r7, r5
 80043da:	931b      	str	r3, [sp, #108]	; 0x6c
 80043dc:	931c      	str	r3, [sp, #112]	; 0x70
 80043de:	9319      	str	r3, [sp, #100]	; 0x64
 80043e0:	931e      	str	r3, [sp, #120]	; 0x78
 80043e2:	9312      	str	r3, [sp, #72]	; 0x48
 80043e4:	9421      	str	r4, [sp, #132]	; 0x84
 80043e6:	932d      	str	r3, [sp, #180]	; 0xb4
 80043e8:	932c      	str	r3, [sp, #176]	; 0xb0
 80043ea:	972b      	str	r7, [sp, #172]	; 0xac
 80043ec:	f899 3000 	ldrb.w	r3, [r9]
 80043f0:	2b25      	cmp	r3, #37	; 0x25
 80043f2:	bf18      	it	ne
 80043f4:	2b00      	cmpne	r3, #0
 80043f6:	f000 80b3 	beq.w	8004560 <_svfprintf_r+0x1e0>
 80043fa:	f109 0201 	add.w	r2, r9, #1
 80043fe:	4614      	mov	r4, r2
 8004400:	3201      	adds	r2, #1
 8004402:	7823      	ldrb	r3, [r4, #0]
 8004404:	2b25      	cmp	r3, #37	; 0x25
 8004406:	bf18      	it	ne
 8004408:	2b00      	cmpne	r3, #0
 800440a:	d1f8      	bne.n	80043fe <_svfprintf_r+0x7e>
 800440c:	ebb4 0509 	subs.w	r5, r4, r9
 8004410:	d00f      	beq.n	8004432 <_svfprintf_r+0xb2>
 8004412:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8004414:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
 8004416:	3301      	adds	r3, #1
 8004418:	f8c7 9000 	str.w	r9, [r7]
 800441c:	2b07      	cmp	r3, #7
 800441e:	607d      	str	r5, [r7, #4]
 8004420:	442a      	add	r2, r5
 8004422:	932c      	str	r3, [sp, #176]	; 0xb0
 8004424:	922d      	str	r2, [sp, #180]	; 0xb4
 8004426:	bfd8      	it	le
 8004428:	3708      	addle	r7, #8
 800442a:	dc7f      	bgt.n	800452c <_svfprintf_r+0x1ac>
 800442c:	9812      	ldr	r0, [sp, #72]	; 0x48
 800442e:	4428      	add	r0, r5
 8004430:	9012      	str	r0, [sp, #72]	; 0x48
 8004432:	7823      	ldrb	r3, [r4, #0]
 8004434:	2b00      	cmp	r3, #0
 8004436:	f000 8081 	beq.w	800453c <_svfprintf_r+0x1bc>
 800443a:	2300      	movs	r3, #0
 800443c:	f88d 308f 	strb.w	r3, [sp, #143]	; 0x8f
 8004440:	461a      	mov	r2, r3
 8004442:	9313      	str	r3, [sp, #76]	; 0x4c
 8004444:	930a      	str	r3, [sp, #40]	; 0x28
 8004446:	f104 0901 	add.w	r9, r4, #1
 800444a:	7863      	ldrb	r3, [r4, #1]
 800444c:	f04f 34ff 	mov.w	r4, #4294967295
 8004450:	940c      	str	r4, [sp, #48]	; 0x30
 8004452:	f109 0901 	add.w	r9, r9, #1
 8004456:	f1a3 0120 	sub.w	r1, r3, #32
 800445a:	2958      	cmp	r1, #88	; 0x58
 800445c:	f200 840a 	bhi.w	8004c74 <_svfprintf_r+0x8f4>
 8004460:	e8df f011 	tbh	[pc, r1, lsl #1]
 8004464:	0408038e 	streq	r0, [r8], #-910	; 0xfffffc72
 8004468:	03950408 	orrseq	r0, r5, #8, 8	; 0x8000000
 800446c:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 8004470:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 8004474:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 8004478:	0348039c 	movteq	r0, #33692	; 0x839c
 800447c:	005d0408 	subseq	r0, sp, r8, lsl #8
 8004480:	04080235 	streq	r0, [r8], #-565	; 0xfffffdcb
 8004484:	03f603ef 	mvnseq	r0, #-1140850685	; 0xbc000003
 8004488:	03f603f6 	mvnseq	r0, #-671088637	; 0xd8000003
 800448c:	03f603f6 	mvnseq	r0, #-671088637	; 0xd8000003
 8004490:	03f603f6 	mvnseq	r0, #-671088637	; 0xd8000003
 8004494:	03f603f6 	mvnseq	r0, #-671088637	; 0xd8000003
 8004498:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 800449c:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 80044a0:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 80044a4:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 80044a8:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 80044ac:	0290026e 	addseq	r0, r0, #-536870906	; 0xe0000006
 80044b0:	02900408 	addseq	r0, r0, #8, 8	; 0x8000000
 80044b4:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 80044b8:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 80044bc:	040802cd 	streq	r0, [r8], #-717	; 0xfffffd33
 80044c0:	02d40408 	sbcseq	r0, r4, #8, 8	; 0x8000000
 80044c4:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 80044c8:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 80044cc:	02550408 	subseq	r0, r5, #8, 8	; 0x8000000
 80044d0:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 80044d4:	040803bc 	streq	r0, [r8], #-956	; 0xfffffc44
 80044d8:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 80044dc:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 80044e0:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 80044e4:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 80044e8:	03a80408 			; <UNDEFINED> instruction: 0x03a80408
 80044ec:	029003d7 	addseq	r0, r0, #1543503875	; 0x5c000003
 80044f0:	02900290 	addseq	r0, r0, #144, 4
 80044f4:	03d70387 	bicseq	r0, r7, #469762050	; 0x1c000002
 80044f8:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 80044fc:	0408034c 	streq	r0, [r8], #-844	; 0xfffffcb4
 8004500:	0224035e 	eoreq	r0, r4, #2013265921	; 0x78000001
 8004504:	02f00370 	rscseq	r0, r0, #112, 6	; 0xc0000001
 8004508:	02f70408 	rscseq	r0, r7, #8, 8	; 0x8000000
 800450c:	00800408 	addeq	r0, r0, r8, lsl #8
 8004510:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 8004514:	9c130320 	ldcls	3, cr0, [r3], {32}
 8004518:	9314      	str	r3, [sp, #80]	; 0x50
 800451a:	4264      	negs	r4, r4
 800451c:	9413      	str	r4, [sp, #76]	; 0x4c
 800451e:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8004520:	f045 0504 	orr.w	r5, r5, #4
 8004524:	950a      	str	r5, [sp, #40]	; 0x28
 8004526:	f899 3000 	ldrb.w	r3, [r9]
 800452a:	e792      	b.n	8004452 <_svfprintf_r+0xd2>
 800452c:	980e      	ldr	r0, [sp, #56]	; 0x38
 800452e:	aa2b      	add	r2, sp, #172	; 0xac
 8004530:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004532:	f003 fbc9 	bl	8007cc8 <__ssprint_r>
 8004536:	b940      	cbnz	r0, 800454a <_svfprintf_r+0x1ca>
 8004538:	af38      	add	r7, sp, #224	; 0xe0
 800453a:	e777      	b.n	800442c <_svfprintf_r+0xac>
 800453c:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800453e:	b123      	cbz	r3, 800454a <_svfprintf_r+0x1ca>
 8004540:	980e      	ldr	r0, [sp, #56]	; 0x38
 8004542:	aa2b      	add	r2, sp, #172	; 0xac
 8004544:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004546:	f003 fbbf 	bl	8007cc8 <__ssprint_r>
 800454a:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800454c:	9812      	ldr	r0, [sp, #72]	; 0x48
 800454e:	89a3      	ldrh	r3, [r4, #12]
 8004550:	f013 0f40 	tst.w	r3, #64	; 0x40
 8004554:	bf18      	it	ne
 8004556:	f04f 30ff 	movne.w	r0, #4294967295
 800455a:	b049      	add	sp, #292	; 0x124
 800455c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004560:	464c      	mov	r4, r9
 8004562:	e766      	b.n	8004432 <_svfprintf_r+0xb2>
 8004564:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8004566:	9316      	str	r3, [sp, #88]	; 0x58
 8004568:	06a3      	lsls	r3, r4, #26
 800456a:	f140 81d9 	bpl.w	8004920 <_svfprintf_r+0x5a0>
 800456e:	9d14      	ldr	r5, [sp, #80]	; 0x50
 8004570:	2301      	movs	r3, #1
 8004572:	1dea      	adds	r2, r5, #7
 8004574:	f022 0207 	bic.w	r2, r2, #7
 8004578:	f102 0408 	add.w	r4, r2, #8
 800457c:	9414      	str	r4, [sp, #80]	; 0x50
 800457e:	e9d2 4500 	ldrd	r4, r5, [r2]
 8004582:	f04f 0a00 	mov.w	sl, #0
 8004586:	f88d a08f 	strb.w	sl, [sp, #143]	; 0x8f
 800458a:	980c      	ldr	r0, [sp, #48]	; 0x30
 800458c:	2800      	cmp	r0, #0
 800458e:	980c      	ldr	r0, [sp, #48]	; 0x30
 8004590:	bfa2      	ittt	ge
 8004592:	990a      	ldrge	r1, [sp, #40]	; 0x28
 8004594:	f021 0180 	bicge.w	r1, r1, #128	; 0x80
 8004598:	910a      	strge	r1, [sp, #40]	; 0x28
 800459a:	ea54 0205 	orrs.w	r2, r4, r5
 800459e:	bf0c      	ite	eq
 80045a0:	2200      	moveq	r2, #0
 80045a2:	2201      	movne	r2, #1
 80045a4:	2800      	cmp	r0, #0
 80045a6:	bf18      	it	ne
 80045a8:	f042 0201 	orrne.w	r2, r2, #1
 80045ac:	2a00      	cmp	r2, #0
 80045ae:	f000 83e5 	beq.w	8004d7c <_svfprintf_r+0x9fc>
 80045b2:	2b01      	cmp	r3, #1
 80045b4:	f000 8509 	beq.w	8004fca <_svfprintf_r+0xc4a>
 80045b8:	2b02      	cmp	r3, #2
 80045ba:	f10d 02df 	add.w	r2, sp, #223	; 0xdf
 80045be:	f040 8159 	bne.w	8004874 <_svfprintf_r+0x4f4>
 80045c2:	f8dd c064 	ldr.w	ip, [sp, #100]	; 0x64
 80045c6:	f004 010f 	and.w	r1, r4, #15
 80045ca:	0923      	lsrs	r3, r4, #4
 80045cc:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
 80045d0:	0928      	lsrs	r0, r5, #4
 80045d2:	f81c 1001 	ldrb.w	r1, [ip, r1]
 80045d6:	461c      	mov	r4, r3
 80045d8:	4605      	mov	r5, r0
 80045da:	4690      	mov	r8, r2
 80045dc:	ea54 0005 	orrs.w	r0, r4, r5
 80045e0:	f102 32ff 	add.w	r2, r2, #4294967295
 80045e4:	f888 1000 	strb.w	r1, [r8]
 80045e8:	d1ed      	bne.n	80045c6 <_svfprintf_r+0x246>
 80045ea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80045ec:	ebc8 0303 	rsb	r3, r8, r3
 80045f0:	9310      	str	r3, [sp, #64]	; 0x40
 80045f2:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 80045f4:	9d10      	ldr	r5, [sp, #64]	; 0x40
 80045f6:	42a5      	cmp	r5, r4
 80045f8:	bfb8      	it	lt
 80045fa:	4625      	movlt	r5, r4
 80045fc:	2400      	movs	r4, #0
 80045fe:	950d      	str	r5, [sp, #52]	; 0x34
 8004600:	9418      	str	r4, [sp, #96]	; 0x60
 8004602:	f1ba 0f00 	cmp.w	sl, #0
 8004606:	d002      	beq.n	800460e <_svfprintf_r+0x28e>
 8004608:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 800460a:	3501      	adds	r5, #1
 800460c:	950d      	str	r5, [sp, #52]	; 0x34
 800460e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004610:	f013 0302 	ands.w	r3, r3, #2
 8004614:	930f      	str	r3, [sp, #60]	; 0x3c
 8004616:	bf1e      	ittt	ne
 8004618:	9c0d      	ldrne	r4, [sp, #52]	; 0x34
 800461a:	3402      	addne	r4, #2
 800461c:	940d      	strne	r4, [sp, #52]	; 0x34
 800461e:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8004620:	f014 0584 	ands.w	r5, r4, #132	; 0x84
 8004624:	f040 8346 	bne.w	8004cb4 <_svfprintf_r+0x934>
 8004628:	9c13      	ldr	r4, [sp, #76]	; 0x4c
 800462a:	980d      	ldr	r0, [sp, #52]	; 0x34
 800462c:	ebc0 0b04 	rsb	fp, r0, r4
 8004630:	f1bb 0f00 	cmp.w	fp, #0
 8004634:	f340 833e 	ble.w	8004cb4 <_svfprintf_r+0x934>
 8004638:	f1bb 0f10 	cmp.w	fp, #16
 800463c:	f24a 4a54 	movw	sl, #42068	; 0xa454
 8004640:	992d      	ldr	r1, [sp, #180]	; 0xb4
 8004642:	bfdc      	itt	le
 8004644:	f6c0 0a00 	movtle	sl, #2048	; 0x800
 8004648:	9a2c      	ldrle	r2, [sp, #176]	; 0xb0
 800464a:	dd32      	ble.n	80046b2 <_svfprintf_r+0x332>
 800464c:	f6c0 0a00 	movt	sl, #2048	; 0x800
 8004650:	f8cd 807c 	str.w	r8, [sp, #124]	; 0x7c
 8004654:	9520      	str	r5, [sp, #128]	; 0x80
 8004656:	46d8      	mov	r8, fp
 8004658:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
 800465a:	46d3      	mov	fp, sl
 800465c:	2410      	movs	r4, #16
 800465e:	46ca      	mov	sl, r9
 8004660:	9d15      	ldr	r5, [sp, #84]	; 0x54
 8004662:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
 8004666:	e004      	b.n	8004672 <_svfprintf_r+0x2f2>
 8004668:	f1a8 0810 	sub.w	r8, r8, #16
 800466c:	f1b8 0f10 	cmp.w	r8, #16
 8004670:	dd19      	ble.n	80046a6 <_svfprintf_r+0x326>
 8004672:	3201      	adds	r2, #1
 8004674:	3110      	adds	r1, #16
 8004676:	2a07      	cmp	r2, #7
 8004678:	603d      	str	r5, [r7, #0]
 800467a:	607c      	str	r4, [r7, #4]
 800467c:	f107 0708 	add.w	r7, r7, #8
 8004680:	922c      	str	r2, [sp, #176]	; 0xb0
 8004682:	912d      	str	r1, [sp, #180]	; 0xb4
 8004684:	ddf0      	ble.n	8004668 <_svfprintf_r+0x2e8>
 8004686:	980e      	ldr	r0, [sp, #56]	; 0x38
 8004688:	4649      	mov	r1, r9
 800468a:	aa2b      	add	r2, sp, #172	; 0xac
 800468c:	af38      	add	r7, sp, #224	; 0xe0
 800468e:	f003 fb1b 	bl	8007cc8 <__ssprint_r>
 8004692:	2800      	cmp	r0, #0
 8004694:	f47f af59 	bne.w	800454a <_svfprintf_r+0x1ca>
 8004698:	f1a8 0810 	sub.w	r8, r8, #16
 800469c:	992d      	ldr	r1, [sp, #180]	; 0xb4
 800469e:	f1b8 0f10 	cmp.w	r8, #16
 80046a2:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
 80046a4:	dce5      	bgt.n	8004672 <_svfprintf_r+0x2f2>
 80046a6:	46d1      	mov	r9, sl
 80046a8:	9d20      	ldr	r5, [sp, #128]	; 0x80
 80046aa:	46da      	mov	sl, fp
 80046ac:	46c3      	mov	fp, r8
 80046ae:	f8dd 807c 	ldr.w	r8, [sp, #124]	; 0x7c
 80046b2:	3201      	adds	r2, #1
 80046b4:	eb0b 0401 	add.w	r4, fp, r1
 80046b8:	2a07      	cmp	r2, #7
 80046ba:	922c      	str	r2, [sp, #176]	; 0xb0
 80046bc:	942d      	str	r4, [sp, #180]	; 0xb4
 80046be:	e887 0c00 	stmia.w	r7, {sl, fp}
 80046c2:	f300 82ec 	bgt.w	8004c9e <_svfprintf_r+0x91e>
 80046c6:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
 80046ca:	3708      	adds	r7, #8
 80046cc:	f1ba 0f00 	cmp.w	sl, #0
 80046d0:	d00e      	beq.n	80046f0 <_svfprintf_r+0x370>
 80046d2:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 80046d4:	f10d 028f 	add.w	r2, sp, #143	; 0x8f
 80046d8:	3401      	adds	r4, #1
 80046da:	603a      	str	r2, [r7, #0]
 80046dc:	3301      	adds	r3, #1
 80046de:	2201      	movs	r2, #1
 80046e0:	2b07      	cmp	r3, #7
 80046e2:	607a      	str	r2, [r7, #4]
 80046e4:	942d      	str	r4, [sp, #180]	; 0xb4
 80046e6:	bfd8      	it	le
 80046e8:	3708      	addle	r7, #8
 80046ea:	932c      	str	r3, [sp, #176]	; 0xb0
 80046ec:	f300 8402 	bgt.w	8004ef4 <_svfprintf_r+0xb74>
 80046f0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80046f2:	b16b      	cbz	r3, 8004710 <_svfprintf_r+0x390>
 80046f4:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 80046f6:	aa24      	add	r2, sp, #144	; 0x90
 80046f8:	3402      	adds	r4, #2
 80046fa:	603a      	str	r2, [r7, #0]
 80046fc:	3301      	adds	r3, #1
 80046fe:	2202      	movs	r2, #2
 8004700:	2b07      	cmp	r3, #7
 8004702:	607a      	str	r2, [r7, #4]
 8004704:	942d      	str	r4, [sp, #180]	; 0xb4
 8004706:	bfd8      	it	le
 8004708:	3708      	addle	r7, #8
 800470a:	932c      	str	r3, [sp, #176]	; 0xb0
 800470c:	f300 83fe 	bgt.w	8004f0c <_svfprintf_r+0xb8c>
 8004710:	2d80      	cmp	r5, #128	; 0x80
 8004712:	f000 8346 	beq.w	8004da2 <_svfprintf_r+0xa22>
 8004716:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004718:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800471a:	ebc3 0a05 	rsb	sl, r3, r5
 800471e:	f1ba 0f00 	cmp.w	sl, #0
 8004722:	dd43      	ble.n	80047ac <_svfprintf_r+0x42c>
 8004724:	f1ba 0f10 	cmp.w	sl, #16
 8004728:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 800472a:	bfdc      	itt	le
 800472c:	4d94      	ldrle	r5, [pc, #592]	; (8004980 <_svfprintf_r+0x600>)
 800472e:	950f      	strle	r5, [sp, #60]	; 0x3c
 8004730:	dd27      	ble.n	8004782 <_svfprintf_r+0x402>
 8004732:	4893      	ldr	r0, [pc, #588]	; (8004980 <_svfprintf_r+0x600>)
 8004734:	4622      	mov	r2, r4
 8004736:	2510      	movs	r5, #16
 8004738:	f8dd b038 	ldr.w	fp, [sp, #56]	; 0x38
 800473c:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800473e:	900f      	str	r0, [sp, #60]	; 0x3c
 8004740:	e004      	b.n	800474c <_svfprintf_r+0x3cc>
 8004742:	f1aa 0a10 	sub.w	sl, sl, #16
 8004746:	f1ba 0f10 	cmp.w	sl, #16
 800474a:	dd19      	ble.n	8004780 <_svfprintf_r+0x400>
 800474c:	3301      	adds	r3, #1
 800474e:	3210      	adds	r2, #16
 8004750:	2b07      	cmp	r3, #7
 8004752:	603e      	str	r6, [r7, #0]
 8004754:	607d      	str	r5, [r7, #4]
 8004756:	f107 0708 	add.w	r7, r7, #8
 800475a:	932c      	str	r3, [sp, #176]	; 0xb0
 800475c:	922d      	str	r2, [sp, #180]	; 0xb4
 800475e:	ddf0      	ble.n	8004742 <_svfprintf_r+0x3c2>
 8004760:	4658      	mov	r0, fp
 8004762:	4621      	mov	r1, r4
 8004764:	aa2b      	add	r2, sp, #172	; 0xac
 8004766:	af38      	add	r7, sp, #224	; 0xe0
 8004768:	f003 faae 	bl	8007cc8 <__ssprint_r>
 800476c:	2800      	cmp	r0, #0
 800476e:	f47f aeec 	bne.w	800454a <_svfprintf_r+0x1ca>
 8004772:	f1aa 0a10 	sub.w	sl, sl, #16
 8004776:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
 8004778:	f1ba 0f10 	cmp.w	sl, #16
 800477c:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 800477e:	dce5      	bgt.n	800474c <_svfprintf_r+0x3cc>
 8004780:	4614      	mov	r4, r2
 8004782:	3301      	adds	r3, #1
 8004784:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8004786:	2b07      	cmp	r3, #7
 8004788:	4454      	add	r4, sl
 800478a:	932c      	str	r3, [sp, #176]	; 0xb0
 800478c:	e887 0420 	stmia.w	r7, {r5, sl}
 8004790:	bfd8      	it	le
 8004792:	3708      	addle	r7, #8
 8004794:	942d      	str	r4, [sp, #180]	; 0xb4
 8004796:	dd09      	ble.n	80047ac <_svfprintf_r+0x42c>
 8004798:	980e      	ldr	r0, [sp, #56]	; 0x38
 800479a:	aa2b      	add	r2, sp, #172	; 0xac
 800479c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800479e:	f003 fa93 	bl	8007cc8 <__ssprint_r>
 80047a2:	2800      	cmp	r0, #0
 80047a4:	f47f aed1 	bne.w	800454a <_svfprintf_r+0x1ca>
 80047a8:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 80047aa:	af38      	add	r7, sp, #224	; 0xe0
 80047ac:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 80047ae:	05eb      	lsls	r3, r5, #23
 80047b0:	f100 8282 	bmi.w	8004cb8 <_svfprintf_r+0x938>
 80047b4:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 80047b6:	9d10      	ldr	r5, [sp, #64]	; 0x40
 80047b8:	3301      	adds	r3, #1
 80047ba:	f8c7 8000 	str.w	r8, [r7]
 80047be:	2b07      	cmp	r3, #7
 80047c0:	442c      	add	r4, r5
 80047c2:	607d      	str	r5, [r7, #4]
 80047c4:	942d      	str	r4, [sp, #180]	; 0xb4
 80047c6:	932c      	str	r3, [sp, #176]	; 0xb0
 80047c8:	f300 837a 	bgt.w	8004ec0 <_svfprintf_r+0xb40>
 80047cc:	3708      	adds	r7, #8
 80047ce:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 80047d0:	076b      	lsls	r3, r5, #29
 80047d2:	d540      	bpl.n	8004856 <_svfprintf_r+0x4d6>
 80047d4:	9813      	ldr	r0, [sp, #76]	; 0x4c
 80047d6:	990d      	ldr	r1, [sp, #52]	; 0x34
 80047d8:	1a45      	subs	r5, r0, r1
 80047da:	2d00      	cmp	r5, #0
 80047dc:	dd3b      	ble.n	8004856 <_svfprintf_r+0x4d6>
 80047de:	2d10      	cmp	r5, #16
 80047e0:	f24a 4a54 	movw	sl, #42068	; 0xa454
 80047e4:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 80047e6:	f6c0 0a00 	movt	sl, #2048	; 0x800
 80047ea:	dd22      	ble.n	8004832 <_svfprintf_r+0x4b2>
 80047ec:	4622      	mov	r2, r4
 80047ee:	f04f 0810 	mov.w	r8, #16
 80047f2:	f8dd b038 	ldr.w	fp, [sp, #56]	; 0x38
 80047f6:	9c15      	ldr	r4, [sp, #84]	; 0x54
 80047f8:	e002      	b.n	8004800 <_svfprintf_r+0x480>
 80047fa:	3d10      	subs	r5, #16
 80047fc:	2d10      	cmp	r5, #16
 80047fe:	dd17      	ble.n	8004830 <_svfprintf_r+0x4b0>
 8004800:	3301      	adds	r3, #1
 8004802:	3210      	adds	r2, #16
 8004804:	2b07      	cmp	r3, #7
 8004806:	e887 0110 	stmia.w	r7, {r4, r8}
 800480a:	932c      	str	r3, [sp, #176]	; 0xb0
 800480c:	f107 0708 	add.w	r7, r7, #8
 8004810:	922d      	str	r2, [sp, #180]	; 0xb4
 8004812:	ddf2      	ble.n	80047fa <_svfprintf_r+0x47a>
 8004814:	4658      	mov	r0, fp
 8004816:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004818:	aa2b      	add	r2, sp, #172	; 0xac
 800481a:	af38      	add	r7, sp, #224	; 0xe0
 800481c:	f003 fa54 	bl	8007cc8 <__ssprint_r>
 8004820:	2800      	cmp	r0, #0
 8004822:	f47f ae92 	bne.w	800454a <_svfprintf_r+0x1ca>
 8004826:	3d10      	subs	r5, #16
 8004828:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
 800482a:	2d10      	cmp	r5, #16
 800482c:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 800482e:	dce7      	bgt.n	8004800 <_svfprintf_r+0x480>
 8004830:	4614      	mov	r4, r2
 8004832:	3301      	adds	r3, #1
 8004834:	442c      	add	r4, r5
 8004836:	2b07      	cmp	r3, #7
 8004838:	932c      	str	r3, [sp, #176]	; 0xb0
 800483a:	942d      	str	r4, [sp, #180]	; 0xb4
 800483c:	f8c7 a000 	str.w	sl, [r7]
 8004840:	607d      	str	r5, [r7, #4]
 8004842:	dd08      	ble.n	8004856 <_svfprintf_r+0x4d6>
 8004844:	980e      	ldr	r0, [sp, #56]	; 0x38
 8004846:	aa2b      	add	r2, sp, #172	; 0xac
 8004848:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800484a:	f003 fa3d 	bl	8007cc8 <__ssprint_r>
 800484e:	2800      	cmp	r0, #0
 8004850:	f47f ae7b 	bne.w	800454a <_svfprintf_r+0x1ca>
 8004854:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 8004856:	9d12      	ldr	r5, [sp, #72]	; 0x48
 8004858:	990d      	ldr	r1, [sp, #52]	; 0x34
 800485a:	9813      	ldr	r0, [sp, #76]	; 0x4c
 800485c:	4281      	cmp	r1, r0
 800485e:	bfac      	ite	ge
 8004860:	186d      	addge	r5, r5, r1
 8004862:	182d      	addlt	r5, r5, r0
 8004864:	9512      	str	r5, [sp, #72]	; 0x48
 8004866:	2c00      	cmp	r4, #0
 8004868:	f040 8335 	bne.w	8004ed6 <_svfprintf_r+0xb56>
 800486c:	2300      	movs	r3, #0
 800486e:	af38      	add	r7, sp, #224	; 0xe0
 8004870:	932c      	str	r3, [sp, #176]	; 0xb0
 8004872:	e5bb      	b.n	80043ec <_svfprintf_r+0x6c>
 8004874:	08e3      	lsrs	r3, r4, #3
 8004876:	08e9      	lsrs	r1, r5, #3
 8004878:	ea43 7345 	orr.w	r3, r3, r5, lsl #29
 800487c:	4690      	mov	r8, r2
 800487e:	460d      	mov	r5, r1
 8004880:	f004 0207 	and.w	r2, r4, #7
 8004884:	461c      	mov	r4, r3
 8004886:	f102 0330 	add.w	r3, r2, #48	; 0x30
 800488a:	ea54 0105 	orrs.w	r1, r4, r5
 800488e:	f108 32ff 	add.w	r2, r8, #4294967295
 8004892:	f888 3000 	strb.w	r3, [r8]
 8004896:	d1ed      	bne.n	8004874 <_svfprintf_r+0x4f4>
 8004898:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800489a:	4641      	mov	r1, r8
 800489c:	07e0      	lsls	r0, r4, #31
 800489e:	f100 84f5 	bmi.w	800528c <_svfprintf_r+0xf0c>
 80048a2:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80048a4:	ebc8 0505 	rsb	r5, r8, r5
 80048a8:	9510      	str	r5, [sp, #64]	; 0x40
 80048aa:	e6a2      	b.n	80045f2 <_svfprintf_r+0x272>
 80048ac:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 80048ae:	9316      	str	r3, [sp, #88]	; 0x58
 80048b0:	f015 0320 	ands.w	r3, r5, #32
 80048b4:	f000 80b4 	beq.w	8004a20 <_svfprintf_r+0x6a0>
 80048b8:	9c14      	ldr	r4, [sp, #80]	; 0x50
 80048ba:	2300      	movs	r3, #0
 80048bc:	1de2      	adds	r2, r4, #7
 80048be:	f022 0207 	bic.w	r2, r2, #7
 80048c2:	f102 0508 	add.w	r5, r2, #8
 80048c6:	9514      	str	r5, [sp, #80]	; 0x50
 80048c8:	e9d2 4500 	ldrd	r4, r5, [r2]
 80048cc:	e659      	b.n	8004582 <_svfprintf_r+0x202>
 80048ce:	f899 3000 	ldrb.w	r3, [r9]
 80048d2:	f109 0401 	add.w	r4, r9, #1
 80048d6:	2b2a      	cmp	r3, #42	; 0x2a
 80048d8:	f000 8791 	beq.w	80057fe <_svfprintf_r+0x147e>
 80048dc:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 80048e0:	2909      	cmp	r1, #9
 80048e2:	bf82      	ittt	hi
 80048e4:	46a1      	movhi	r9, r4
 80048e6:	2400      	movhi	r4, #0
 80048e8:	940c      	strhi	r4, [sp, #48]	; 0x30
 80048ea:	f63f adb4 	bhi.w	8004456 <_svfprintf_r+0xd6>
 80048ee:	2000      	movs	r0, #0
 80048f0:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80048f4:	f814 3b01 	ldrb.w	r3, [r4], #1
 80048f8:	eb01 0040 	add.w	r0, r1, r0, lsl #1
 80048fc:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8004900:	2909      	cmp	r1, #9
 8004902:	d9f5      	bls.n	80048f0 <_svfprintf_r+0x570>
 8004904:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
 8004908:	46a1      	mov	r9, r4
 800490a:	900c      	str	r0, [sp, #48]	; 0x30
 800490c:	e5a3      	b.n	8004456 <_svfprintf_r+0xd6>
 800490e:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8004910:	9316      	str	r3, [sp, #88]	; 0x58
 8004912:	f045 0510 	orr.w	r5, r5, #16
 8004916:	950a      	str	r5, [sp, #40]	; 0x28
 8004918:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800491a:	06a3      	lsls	r3, r4, #26
 800491c:	f53f ae27 	bmi.w	800456e <_svfprintf_r+0x1ee>
 8004920:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8004922:	06ed      	lsls	r5, r5, #27
 8004924:	f100 83c4 	bmi.w	80050b0 <_svfprintf_r+0xd30>
 8004928:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800492a:	0664      	lsls	r4, r4, #25
 800492c:	f140 83c0 	bpl.w	80050b0 <_svfprintf_r+0xd30>
 8004930:	9814      	ldr	r0, [sp, #80]	; 0x50
 8004932:	2500      	movs	r5, #0
 8004934:	2301      	movs	r3, #1
 8004936:	3004      	adds	r0, #4
 8004938:	f830 4c04 	ldrh.w	r4, [r0, #-4]
 800493c:	9014      	str	r0, [sp, #80]	; 0x50
 800493e:	e620      	b.n	8004582 <_svfprintf_r+0x202>
 8004940:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8004942:	9316      	str	r3, [sp, #88]	; 0x58
 8004944:	f044 0410 	orr.w	r4, r4, #16
 8004948:	940a      	str	r4, [sp, #40]	; 0x28
 800494a:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800494c:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
 8004950:	06a9      	lsls	r1, r5, #26
 8004952:	f140 8165 	bpl.w	8004c20 <_svfprintf_r+0x8a0>
 8004956:	9c14      	ldr	r4, [sp, #80]	; 0x50
 8004958:	1de3      	adds	r3, r4, #7
 800495a:	f023 0307 	bic.w	r3, r3, #7
 800495e:	f103 0508 	add.w	r5, r3, #8
 8004962:	9514      	str	r5, [sp, #80]	; 0x50
 8004964:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004968:	4614      	mov	r4, r2
 800496a:	461d      	mov	r5, r3
 800496c:	2a00      	cmp	r2, #0
 800496e:	f173 0000 	sbcs.w	r0, r3, #0
 8004972:	f2c0 83bb 	blt.w	80050ec <_svfprintf_r+0xd6c>
 8004976:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
 800497a:	2301      	movs	r3, #1
 800497c:	e605      	b.n	800458a <_svfprintf_r+0x20a>
 800497e:	bf00      	nop
 8004980:	0800a464 	stmdaeq	r0, {r2, r5, r6, sl, sp, pc}
 8004984:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8004986:	9316      	str	r3, [sp, #88]	; 0x58
 8004988:	0725      	lsls	r5, r4, #28
 800498a:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
 800498e:	f140 84ab 	bpl.w	80052e8 <_svfprintf_r+0xf68>
 8004992:	9d14      	ldr	r5, [sp, #80]	; 0x50
 8004994:	1deb      	adds	r3, r5, #7
 8004996:	f023 0307 	bic.w	r3, r3, #7
 800499a:	f103 0408 	add.w	r4, r3, #8
 800499e:	9414      	str	r4, [sp, #80]	; 0x50
 80049a0:	681d      	ldr	r5, [r3, #0]
 80049a2:	951b      	str	r5, [sp, #108]	; 0x6c
 80049a4:	685b      	ldr	r3, [r3, #4]
 80049a6:	931c      	str	r3, [sp, #112]	; 0x70
 80049a8:	981b      	ldr	r0, [sp, #108]	; 0x6c
 80049aa:	991c      	ldr	r1, [sp, #112]	; 0x70
 80049ac:	f003 f802 	bl	80079b4 <__fpclassifyd>
 80049b0:	2801      	cmp	r0, #1
 80049b2:	981b      	ldr	r0, [sp, #108]	; 0x6c
 80049b4:	f040 8478 	bne.w	80052a8 <_svfprintf_r+0xf28>
 80049b8:	2200      	movs	r2, #0
 80049ba:	2300      	movs	r3, #0
 80049bc:	991c      	ldr	r1, [sp, #112]	; 0x70
 80049be:	f005 f953 	bl	8009c68 <__aeabi_dcmplt>
 80049c2:	2800      	cmp	r0, #0
 80049c4:	f040 864a 	bne.w	800565c <_svfprintf_r+0x12dc>
 80049c8:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
 80049cc:	2503      	movs	r5, #3
 80049ce:	2400      	movs	r4, #0
 80049d0:	f64a 085c 	movw	r8, #43100	; 0xa85c
 80049d4:	f64a 0358 	movw	r3, #43096	; 0xa858
 80049d8:	950d      	str	r5, [sp, #52]	; 0x34
 80049da:	f6c0 0800 	movt	r8, #2048	; 0x800
 80049de:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 80049e0:	f6c0 0300 	movt	r3, #2048	; 0x800
 80049e4:	940c      	str	r4, [sp, #48]	; 0x30
 80049e6:	9c16      	ldr	r4, [sp, #88]	; 0x58
 80049e8:	f025 0580 	bic.w	r5, r5, #128	; 0x80
 80049ec:	950a      	str	r5, [sp, #40]	; 0x28
 80049ee:	2503      	movs	r5, #3
 80049f0:	2c47      	cmp	r4, #71	; 0x47
 80049f2:	bfd8      	it	le
 80049f4:	4698      	movle	r8, r3
 80049f6:	9510      	str	r5, [sp, #64]	; 0x40
 80049f8:	2400      	movs	r4, #0
 80049fa:	9418      	str	r4, [sp, #96]	; 0x60
 80049fc:	e601      	b.n	8004602 <_svfprintf_r+0x282>
 80049fe:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8004a00:	f045 0508 	orr.w	r5, r5, #8
 8004a04:	950a      	str	r5, [sp, #40]	; 0x28
 8004a06:	f899 3000 	ldrb.w	r3, [r9]
 8004a0a:	e522      	b.n	8004452 <_svfprintf_r+0xd2>
 8004a0c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8004a0e:	9316      	str	r3, [sp, #88]	; 0x58
 8004a10:	f044 0410 	orr.w	r4, r4, #16
 8004a14:	940a      	str	r4, [sp, #40]	; 0x28
 8004a16:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8004a18:	f015 0320 	ands.w	r3, r5, #32
 8004a1c:	f47f af4c 	bne.w	80048b8 <_svfprintf_r+0x538>
 8004a20:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8004a22:	f014 0210 	ands.w	r2, r4, #16
 8004a26:	f040 834c 	bne.w	80050c2 <_svfprintf_r+0xd42>
 8004a2a:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8004a2c:	f014 0340 	ands.w	r3, r4, #64	; 0x40
 8004a30:	f000 8347 	beq.w	80050c2 <_svfprintf_r+0xd42>
 8004a34:	9814      	ldr	r0, [sp, #80]	; 0x50
 8004a36:	4613      	mov	r3, r2
 8004a38:	2500      	movs	r5, #0
 8004a3a:	3004      	adds	r0, #4
 8004a3c:	f830 4c04 	ldrh.w	r4, [r0, #-4]
 8004a40:	9014      	str	r0, [sp, #80]	; 0x50
 8004a42:	e59e      	b.n	8004582 <_svfprintf_r+0x202>
 8004a44:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8004a46:	f045 0520 	orr.w	r5, r5, #32
 8004a4a:	950a      	str	r5, [sp, #40]	; 0x28
 8004a4c:	f899 3000 	ldrb.w	r3, [r9]
 8004a50:	e4ff      	b.n	8004452 <_svfprintf_r+0xd2>
 8004a52:	9c14      	ldr	r4, [sp, #80]	; 0x50
 8004a54:	2500      	movs	r5, #0
 8004a56:	9316      	str	r3, [sp, #88]	; 0x58
 8004a58:	3404      	adds	r4, #4
 8004a5a:	f88d 508f 	strb.w	r5, [sp, #143]	; 0x8f
 8004a5e:	f854 8c04 	ldr.w	r8, [r4, #-4]
 8004a62:	f1b8 0f00 	cmp.w	r8, #0
 8004a66:	f000 85d9 	beq.w	800561c <_svfprintf_r+0x129c>
 8004a6a:	980c      	ldr	r0, [sp, #48]	; 0x30
 8004a6c:	2800      	cmp	r0, #0
 8004a6e:	4640      	mov	r0, r8
 8004a70:	f2c0 85ab 	blt.w	80055ca <_svfprintf_r+0x124a>
 8004a74:	4629      	mov	r1, r5
 8004a76:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004a78:	f002 fa60 	bl	8006f3c <memchr>
 8004a7c:	2800      	cmp	r0, #0
 8004a7e:	f000 85ff 	beq.w	8005680 <_svfprintf_r+0x1300>
 8004a82:	9414      	str	r4, [sp, #80]	; 0x50
 8004a84:	ebc8 0000 	rsb	r0, r8, r0
 8004a88:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 8004a8a:	950c      	str	r5, [sp, #48]	; 0x30
 8004a8c:	42a0      	cmp	r0, r4
 8004a8e:	bfb8      	it	lt
 8004a90:	4604      	movlt	r4, r0
 8004a92:	9410      	str	r4, [sp, #64]	; 0x40
 8004a94:	ea24 75e4 	bic.w	r5, r4, r4, asr #31
 8004a98:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 8004a9a:	950d      	str	r5, [sp, #52]	; 0x34
 8004a9c:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
 8004aa0:	9418      	str	r4, [sp, #96]	; 0x60
 8004aa2:	e5ae      	b.n	8004602 <_svfprintf_r+0x282>
 8004aa4:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8004aa6:	f64a 047c 	movw	r4, #43132	; 0xa87c
 8004aaa:	f6c0 0400 	movt	r4, #2048	; 0x800
 8004aae:	9316      	str	r3, [sp, #88]	; 0x58
 8004ab0:	06a8      	lsls	r0, r5, #26
 8004ab2:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
 8004ab6:	9419      	str	r4, [sp, #100]	; 0x64
 8004ab8:	f140 809c 	bpl.w	8004bf4 <_svfprintf_r+0x874>
 8004abc:	9c14      	ldr	r4, [sp, #80]	; 0x50
 8004abe:	1de3      	adds	r3, r4, #7
 8004ac0:	f023 0307 	bic.w	r3, r3, #7
 8004ac4:	f103 0508 	add.w	r5, r3, #8
 8004ac8:	9514      	str	r5, [sp, #80]	; 0x50
 8004aca:	e9d3 4500 	ldrd	r4, r5, [r3]
 8004ace:	980a      	ldr	r0, [sp, #40]	; 0x28
 8004ad0:	07c3      	lsls	r3, r0, #31
 8004ad2:	f140 8227 	bpl.w	8004f24 <_svfprintf_r+0xba4>
 8004ad6:	ea54 0105 	orrs.w	r1, r4, r5
 8004ada:	f000 8223 	beq.w	8004f24 <_svfprintf_r+0xba4>
 8004ade:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8004ae0:	2330      	movs	r3, #48	; 0x30
 8004ae2:	f040 0002 	orr.w	r0, r0, #2
 8004ae6:	f88d 3090 	strb.w	r3, [sp, #144]	; 0x90
 8004aea:	900a      	str	r0, [sp, #40]	; 0x28
 8004aec:	2302      	movs	r3, #2
 8004aee:	f88d 2091 	strb.w	r2, [sp, #145]	; 0x91
 8004af2:	e546      	b.n	8004582 <_svfprintf_r+0x202>
 8004af4:	f899 3000 	ldrb.w	r3, [r9]
 8004af8:	222b      	movs	r2, #43	; 0x2b
 8004afa:	e4aa      	b.n	8004452 <_svfprintf_r+0xd2>
 8004afc:	f899 3000 	ldrb.w	r3, [r9]
 8004b00:	4649      	mov	r1, r9
 8004b02:	2b6c      	cmp	r3, #108	; 0x6c
 8004b04:	bf05      	ittet	eq
 8004b06:	f109 0901 	addeq.w	r9, r9, #1
 8004b0a:	9d0a      	ldreq	r5, [sp, #40]	; 0x28
 8004b0c:	9c0a      	ldrne	r4, [sp, #40]	; 0x28
 8004b0e:	f045 0520 	orreq.w	r5, r5, #32
 8004b12:	bf0b      	itete	eq
 8004b14:	784b      	ldrbeq	r3, [r1, #1]
 8004b16:	f044 0410 	orrne.w	r4, r4, #16
 8004b1a:	950a      	streq	r5, [sp, #40]	; 0x28
 8004b1c:	940a      	strne	r4, [sp, #40]	; 0x28
 8004b1e:	e498      	b.n	8004452 <_svfprintf_r+0xd2>
 8004b20:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8004b22:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
 8004b26:	06a9      	lsls	r1, r5, #26
 8004b28:	f140 83eb 	bpl.w	8005302 <_svfprintf_r+0xf82>
 8004b2c:	9c14      	ldr	r4, [sp, #80]	; 0x50
 8004b2e:	6821      	ldr	r1, [r4, #0]
 8004b30:	9c12      	ldr	r4, [sp, #72]	; 0x48
 8004b32:	4622      	mov	r2, r4
 8004b34:	17e5      	asrs	r5, r4, #31
 8004b36:	462b      	mov	r3, r5
 8004b38:	9d14      	ldr	r5, [sp, #80]	; 0x50
 8004b3a:	e9c1 2300 	strd	r2, r3, [r1]
 8004b3e:	3504      	adds	r5, #4
 8004b40:	9514      	str	r5, [sp, #80]	; 0x50
 8004b42:	e453      	b.n	80043ec <_svfprintf_r+0x6c>
 8004b44:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8004b46:	f64a 007c 	movw	r0, #43132	; 0xa87c
 8004b4a:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8004b4c:	2378      	movs	r3, #120	; 0x78
 8004b4e:	f6c0 0000 	movt	r0, #2048	; 0x800
 8004b52:	f88d 3091 	strb.w	r3, [sp, #145]	; 0x91
 8004b56:	f045 0502 	orr.w	r5, r5, #2
 8004b5a:	9316      	str	r3, [sp, #88]	; 0x58
 8004b5c:	950a      	str	r5, [sp, #40]	; 0x28
 8004b5e:	2330      	movs	r3, #48	; 0x30
 8004b60:	1d15      	adds	r5, r2, #4
 8004b62:	f88d 3090 	strb.w	r3, [sp, #144]	; 0x90
 8004b66:	9514      	str	r5, [sp, #80]	; 0x50
 8004b68:	2302      	movs	r3, #2
 8004b6a:	6814      	ldr	r4, [r2, #0]
 8004b6c:	2500      	movs	r5, #0
 8004b6e:	9019      	str	r0, [sp, #100]	; 0x64
 8004b70:	e507      	b.n	8004582 <_svfprintf_r+0x202>
 8004b72:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8004b74:	f044 0440 	orr.w	r4, r4, #64	; 0x40
 8004b78:	940a      	str	r4, [sp, #40]	; 0x28
 8004b7a:	f899 3000 	ldrb.w	r3, [r9]
 8004b7e:	e468      	b.n	8004452 <_svfprintf_r+0xd2>
 8004b80:	f899 3000 	ldrb.w	r3, [r9]
 8004b84:	2a00      	cmp	r2, #0
 8004b86:	f47f ac64 	bne.w	8004452 <_svfprintf_r+0xd2>
 8004b8a:	2220      	movs	r2, #32
 8004b8c:	e461      	b.n	8004452 <_svfprintf_r+0xd2>
 8004b8e:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8004b90:	f045 0501 	orr.w	r5, r5, #1
 8004b94:	950a      	str	r5, [sp, #40]	; 0x28
 8004b96:	f899 3000 	ldrb.w	r3, [r9]
 8004b9a:	e45a      	b.n	8004452 <_svfprintf_r+0xd2>
 8004b9c:	9c14      	ldr	r4, [sp, #80]	; 0x50
 8004b9e:	9d14      	ldr	r5, [sp, #80]	; 0x50
 8004ba0:	6824      	ldr	r4, [r4, #0]
 8004ba2:	1d2b      	adds	r3, r5, #4
 8004ba4:	2c00      	cmp	r4, #0
 8004ba6:	9413      	str	r4, [sp, #76]	; 0x4c
 8004ba8:	f6ff acb5 	blt.w	8004516 <_svfprintf_r+0x196>
 8004bac:	9314      	str	r3, [sp, #80]	; 0x50
 8004bae:	f899 3000 	ldrb.w	r3, [r9]
 8004bb2:	e44e      	b.n	8004452 <_svfprintf_r+0xd2>
 8004bb4:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8004bb6:	2401      	movs	r4, #1
 8004bb8:	9d14      	ldr	r5, [sp, #80]	; 0x50
 8004bba:	f10d 08b8 	add.w	r8, sp, #184	; 0xb8
 8004bbe:	9316      	str	r3, [sp, #88]	; 0x58
 8004bc0:	2300      	movs	r3, #0
 8004bc2:	6812      	ldr	r2, [r2, #0]
 8004bc4:	3504      	adds	r5, #4
 8004bc6:	469a      	mov	sl, r3
 8004bc8:	940d      	str	r4, [sp, #52]	; 0x34
 8004bca:	9514      	str	r5, [sp, #80]	; 0x50
 8004bcc:	f88d 308f 	strb.w	r3, [sp, #143]	; 0x8f
 8004bd0:	930c      	str	r3, [sp, #48]	; 0x30
 8004bd2:	9318      	str	r3, [sp, #96]	; 0x60
 8004bd4:	9410      	str	r4, [sp, #64]	; 0x40
 8004bd6:	f88d 20b8 	strb.w	r2, [sp, #184]	; 0xb8
 8004bda:	e518      	b.n	800460e <_svfprintf_r+0x28e>
 8004bdc:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8004bde:	f64a 0468 	movw	r4, #43112	; 0xa868
 8004be2:	f6c0 0400 	movt	r4, #2048	; 0x800
 8004be6:	9316      	str	r3, [sp, #88]	; 0x58
 8004be8:	06a8      	lsls	r0, r5, #26
 8004bea:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
 8004bee:	9419      	str	r4, [sp, #100]	; 0x64
 8004bf0:	f53f af64 	bmi.w	8004abc <_svfprintf_r+0x73c>
 8004bf4:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8004bf6:	06e1      	lsls	r1, r4, #27
 8004bf8:	f100 8253 	bmi.w	80050a2 <_svfprintf_r+0xd22>
 8004bfc:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8004bfe:	0662      	lsls	r2, r4, #25
 8004c00:	f140 824f 	bpl.w	80050a2 <_svfprintf_r+0xd22>
 8004c04:	9814      	ldr	r0, [sp, #80]	; 0x50
 8004c06:	2500      	movs	r5, #0
 8004c08:	3004      	adds	r0, #4
 8004c0a:	f830 4c04 	ldrh.w	r4, [r0, #-4]
 8004c0e:	9014      	str	r0, [sp, #80]	; 0x50
 8004c10:	e75d      	b.n	8004ace <_svfprintf_r+0x74e>
 8004c12:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8004c14:	9316      	str	r3, [sp, #88]	; 0x58
 8004c16:	06a9      	lsls	r1, r5, #26
 8004c18:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
 8004c1c:	f53f ae9b 	bmi.w	8004956 <_svfprintf_r+0x5d6>
 8004c20:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8004c22:	06e2      	lsls	r2, r4, #27
 8004c24:	f100 8255 	bmi.w	80050d2 <_svfprintf_r+0xd52>
 8004c28:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8004c2a:	0663      	lsls	r3, r4, #25
 8004c2c:	f140 8251 	bpl.w	80050d2 <_svfprintf_r+0xd52>
 8004c30:	9814      	ldr	r0, [sp, #80]	; 0x50
 8004c32:	3004      	adds	r0, #4
 8004c34:	f930 4c04 	ldrsh.w	r4, [r0, #-4]
 8004c38:	9014      	str	r0, [sp, #80]	; 0x50
 8004c3a:	4622      	mov	r2, r4
 8004c3c:	17e5      	asrs	r5, r4, #31
 8004c3e:	462b      	mov	r3, r5
 8004c40:	e694      	b.n	800496c <_svfprintf_r+0x5ec>
 8004c42:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8004c44:	f045 0580 	orr.w	r5, r5, #128	; 0x80
 8004c48:	950a      	str	r5, [sp, #40]	; 0x28
 8004c4a:	f899 3000 	ldrb.w	r3, [r9]
 8004c4e:	e400      	b.n	8004452 <_svfprintf_r+0xd2>
 8004c50:	2400      	movs	r4, #0
 8004c52:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8004c56:	4620      	mov	r0, r4
 8004c58:	9413      	str	r4, [sp, #76]	; 0x4c
 8004c5a:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8004c5e:	f819 3b01 	ldrb.w	r3, [r9], #1
 8004c62:	eb01 0040 	add.w	r0, r1, r0, lsl #1
 8004c66:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8004c6a:	2909      	cmp	r1, #9
 8004c6c:	d9f5      	bls.n	8004c5a <_svfprintf_r+0x8da>
 8004c6e:	9013      	str	r0, [sp, #76]	; 0x4c
 8004c70:	f7ff bbf1 	b.w	8004456 <_svfprintf_r+0xd6>
 8004c74:	9316      	str	r3, [sp, #88]	; 0x58
 8004c76:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	f43f ac5e 	beq.w	800453c <_svfprintf_r+0x1bc>
 8004c80:	9c16      	ldr	r4, [sp, #88]	; 0x58
 8004c82:	2300      	movs	r3, #0
 8004c84:	2501      	movs	r5, #1
 8004c86:	469a      	mov	sl, r3
 8004c88:	950d      	str	r5, [sp, #52]	; 0x34
 8004c8a:	f10d 08b8 	add.w	r8, sp, #184	; 0xb8
 8004c8e:	f88d 40b8 	strb.w	r4, [sp, #184]	; 0xb8
 8004c92:	f88d 308f 	strb.w	r3, [sp, #143]	; 0x8f
 8004c96:	930c      	str	r3, [sp, #48]	; 0x30
 8004c98:	9318      	str	r3, [sp, #96]	; 0x60
 8004c9a:	9510      	str	r5, [sp, #64]	; 0x40
 8004c9c:	e4b7      	b.n	800460e <_svfprintf_r+0x28e>
 8004c9e:	980e      	ldr	r0, [sp, #56]	; 0x38
 8004ca0:	aa2b      	add	r2, sp, #172	; 0xac
 8004ca2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004ca4:	f003 f810 	bl	8007cc8 <__ssprint_r>
 8004ca8:	2800      	cmp	r0, #0
 8004caa:	f47f ac4e 	bne.w	800454a <_svfprintf_r+0x1ca>
 8004cae:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
 8004cb2:	af38      	add	r7, sp, #224	; 0xe0
 8004cb4:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 8004cb6:	e509      	b.n	80046cc <_svfprintf_r+0x34c>
 8004cb8:	9d16      	ldr	r5, [sp, #88]	; 0x58
 8004cba:	2d65      	cmp	r5, #101	; 0x65
 8004cbc:	f340 80b9 	ble.w	8004e32 <_svfprintf_r+0xab2>
 8004cc0:	981b      	ldr	r0, [sp, #108]	; 0x6c
 8004cc2:	2200      	movs	r2, #0
 8004cc4:	2300      	movs	r3, #0
 8004cc6:	991c      	ldr	r1, [sp, #112]	; 0x70
 8004cc8:	f004 ffc4 	bl	8009c54 <__aeabi_dcmpeq>
 8004ccc:	2800      	cmp	r0, #0
 8004cce:	f000 812c 	beq.w	8004f2a <_svfprintf_r+0xbaa>
 8004cd2:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8004cd4:	2201      	movs	r2, #1
 8004cd6:	9d17      	ldr	r5, [sp, #92]	; 0x5c
 8004cd8:	3401      	adds	r4, #1
 8004cda:	4413      	add	r3, r2
 8004cdc:	607a      	str	r2, [r7, #4]
 8004cde:	2b07      	cmp	r3, #7
 8004ce0:	942d      	str	r4, [sp, #180]	; 0xb4
 8004ce2:	603d      	str	r5, [r7, #0]
 8004ce4:	bfd8      	it	le
 8004ce6:	3708      	addle	r7, #8
 8004ce8:	932c      	str	r3, [sp, #176]	; 0xb0
 8004cea:	f300 8316 	bgt.w	800531a <_svfprintf_r+0xf9a>
 8004cee:	9b25      	ldr	r3, [sp, #148]	; 0x94
 8004cf0:	9d11      	ldr	r5, [sp, #68]	; 0x44
 8004cf2:	42ab      	cmp	r3, r5
 8004cf4:	db03      	blt.n	8004cfe <_svfprintf_r+0x97e>
 8004cf6:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8004cf8:	07ed      	lsls	r5, r5, #31
 8004cfa:	f57f ad68 	bpl.w	80047ce <_svfprintf_r+0x44e>
 8004cfe:	9d1d      	ldr	r5, [sp, #116]	; 0x74
 8004d00:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8004d02:	442c      	add	r4, r5
 8004d04:	9d1a      	ldr	r5, [sp, #104]	; 0x68
 8004d06:	3301      	adds	r3, #1
 8004d08:	942d      	str	r4, [sp, #180]	; 0xb4
 8004d0a:	2b07      	cmp	r3, #7
 8004d0c:	932c      	str	r3, [sp, #176]	; 0xb0
 8004d0e:	603d      	str	r5, [r7, #0]
 8004d10:	9d1d      	ldr	r5, [sp, #116]	; 0x74
 8004d12:	607d      	str	r5, [r7, #4]
 8004d14:	bfd8      	it	le
 8004d16:	3708      	addle	r7, #8
 8004d18:	f300 835e 	bgt.w	80053d8 <_svfprintf_r+0x1058>
 8004d1c:	9d11      	ldr	r5, [sp, #68]	; 0x44
 8004d1e:	f105 38ff 	add.w	r8, r5, #4294967295
 8004d22:	f1b8 0f00 	cmp.w	r8, #0
 8004d26:	f77f ad52 	ble.w	80047ce <_svfprintf_r+0x44e>
 8004d2a:	f1b8 0f10 	cmp.w	r8, #16
 8004d2e:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8004d30:	f340 81aa 	ble.w	8005088 <_svfprintf_r+0xd08>
 8004d34:	4dac      	ldr	r5, [pc, #688]	; (8004fe8 <_svfprintf_r+0xc68>)
 8004d36:	f04f 0a10 	mov.w	sl, #16
 8004d3a:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
 8004d3e:	950f      	str	r5, [sp, #60]	; 0x3c
 8004d40:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 8004d42:	e005      	b.n	8004d50 <_svfprintf_r+0x9d0>
 8004d44:	f1a8 0810 	sub.w	r8, r8, #16
 8004d48:	f1b8 0f10 	cmp.w	r8, #16
 8004d4c:	f340 819e 	ble.w	800508c <_svfprintf_r+0xd0c>
 8004d50:	3301      	adds	r3, #1
 8004d52:	3410      	adds	r4, #16
 8004d54:	2b07      	cmp	r3, #7
 8004d56:	e887 0440 	stmia.w	r7, {r6, sl}
 8004d5a:	932c      	str	r3, [sp, #176]	; 0xb0
 8004d5c:	f107 0708 	add.w	r7, r7, #8
 8004d60:	942d      	str	r4, [sp, #180]	; 0xb4
 8004d62:	ddef      	ble.n	8004d44 <_svfprintf_r+0x9c4>
 8004d64:	4628      	mov	r0, r5
 8004d66:	4659      	mov	r1, fp
 8004d68:	aa2b      	add	r2, sp, #172	; 0xac
 8004d6a:	af38      	add	r7, sp, #224	; 0xe0
 8004d6c:	f002 ffac 	bl	8007cc8 <__ssprint_r>
 8004d70:	2800      	cmp	r0, #0
 8004d72:	f47f abea 	bne.w	800454a <_svfprintf_r+0x1ca>
 8004d76:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 8004d78:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8004d7a:	e7e3      	b.n	8004d44 <_svfprintf_r+0x9c4>
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	f040 80b4 	bne.w	8004eea <_svfprintf_r+0xb6a>
 8004d82:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8004d84:	07e2      	lsls	r2, r4, #31
 8004d86:	bf5c      	itt	pl
 8004d88:	9310      	strpl	r3, [sp, #64]	; 0x40
 8004d8a:	f10d 08e0 	addpl.w	r8, sp, #224	; 0xe0
 8004d8e:	f57f ac30 	bpl.w	80045f2 <_svfprintf_r+0x272>
 8004d92:	9d21      	ldr	r5, [sp, #132]	; 0x84
 8004d94:	2330      	movs	r3, #48	; 0x30
 8004d96:	f10d 08df 	add.w	r8, sp, #223	; 0xdf
 8004d9a:	f88d 30df 	strb.w	r3, [sp, #223]	; 0xdf
 8004d9e:	9510      	str	r5, [sp, #64]	; 0x40
 8004da0:	e427      	b.n	80045f2 <_svfprintf_r+0x272>
 8004da2:	9813      	ldr	r0, [sp, #76]	; 0x4c
 8004da4:	990d      	ldr	r1, [sp, #52]	; 0x34
 8004da6:	1a45      	subs	r5, r0, r1
 8004da8:	2d00      	cmp	r5, #0
 8004daa:	f77f acb4 	ble.w	8004716 <_svfprintf_r+0x396>
 8004dae:	2d10      	cmp	r5, #16
 8004db0:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8004db2:	bfdc      	itt	le
 8004db4:	4a8c      	ldrle	r2, [pc, #560]	; (8004fe8 <_svfprintf_r+0xc68>)
 8004db6:	920f      	strle	r2, [sp, #60]	; 0x3c
 8004db8:	dd24      	ble.n	8004e04 <_svfprintf_r+0xa84>
 8004dba:	488b      	ldr	r0, [pc, #556]	; (8004fe8 <_svfprintf_r+0xc68>)
 8004dbc:	4622      	mov	r2, r4
 8004dbe:	f04f 0b10 	mov.w	fp, #16
 8004dc2:	f8dd a038 	ldr.w	sl, [sp, #56]	; 0x38
 8004dc6:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8004dc8:	900f      	str	r0, [sp, #60]	; 0x3c
 8004dca:	e002      	b.n	8004dd2 <_svfprintf_r+0xa52>
 8004dcc:	3d10      	subs	r5, #16
 8004dce:	2d10      	cmp	r5, #16
 8004dd0:	dd17      	ble.n	8004e02 <_svfprintf_r+0xa82>
 8004dd2:	3301      	adds	r3, #1
 8004dd4:	3210      	adds	r2, #16
 8004dd6:	2b07      	cmp	r3, #7
 8004dd8:	e887 0840 	stmia.w	r7, {r6, fp}
 8004ddc:	932c      	str	r3, [sp, #176]	; 0xb0
 8004dde:	f107 0708 	add.w	r7, r7, #8
 8004de2:	922d      	str	r2, [sp, #180]	; 0xb4
 8004de4:	ddf2      	ble.n	8004dcc <_svfprintf_r+0xa4c>
 8004de6:	4650      	mov	r0, sl
 8004de8:	4621      	mov	r1, r4
 8004dea:	aa2b      	add	r2, sp, #172	; 0xac
 8004dec:	af38      	add	r7, sp, #224	; 0xe0
 8004dee:	f002 ff6b 	bl	8007cc8 <__ssprint_r>
 8004df2:	2800      	cmp	r0, #0
 8004df4:	f47f aba9 	bne.w	800454a <_svfprintf_r+0x1ca>
 8004df8:	3d10      	subs	r5, #16
 8004dfa:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
 8004dfc:	2d10      	cmp	r5, #16
 8004dfe:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8004e00:	dce7      	bgt.n	8004dd2 <_svfprintf_r+0xa52>
 8004e02:	4614      	mov	r4, r2
 8004e04:	3301      	adds	r3, #1
 8004e06:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8004e08:	2b07      	cmp	r3, #7
 8004e0a:	442c      	add	r4, r5
 8004e0c:	932c      	str	r3, [sp, #176]	; 0xb0
 8004e0e:	e887 0022 	stmia.w	r7, {r1, r5}
 8004e12:	bfd8      	it	le
 8004e14:	3708      	addle	r7, #8
 8004e16:	942d      	str	r4, [sp, #180]	; 0xb4
 8004e18:	f77f ac7d 	ble.w	8004716 <_svfprintf_r+0x396>
 8004e1c:	980e      	ldr	r0, [sp, #56]	; 0x38
 8004e1e:	aa2b      	add	r2, sp, #172	; 0xac
 8004e20:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004e22:	f002 ff51 	bl	8007cc8 <__ssprint_r>
 8004e26:	2800      	cmp	r0, #0
 8004e28:	f47f ab8f 	bne.w	800454a <_svfprintf_r+0x1ca>
 8004e2c:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 8004e2e:	af38      	add	r7, sp, #224	; 0xe0
 8004e30:	e471      	b.n	8004716 <_svfprintf_r+0x396>
 8004e32:	9d11      	ldr	r5, [sp, #68]	; 0x44
 8004e34:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8004e36:	2d01      	cmp	r5, #1
 8004e38:	f340 81e2 	ble.w	8005200 <_svfprintf_r+0xe80>
 8004e3c:	2101      	movs	r1, #1
 8004e3e:	1c62      	adds	r2, r4, #1
 8004e40:	440b      	add	r3, r1
 8004e42:	f8c7 8000 	str.w	r8, [r7]
 8004e46:	2b07      	cmp	r3, #7
 8004e48:	6079      	str	r1, [r7, #4]
 8004e4a:	922d      	str	r2, [sp, #180]	; 0xb4
 8004e4c:	bfd8      	it	le
 8004e4e:	3708      	addle	r7, #8
 8004e50:	932c      	str	r3, [sp, #176]	; 0xb0
 8004e52:	f300 81f4 	bgt.w	800523e <_svfprintf_r+0xebe>
 8004e56:	9d1a      	ldr	r5, [sp, #104]	; 0x68
 8004e58:	1c5c      	adds	r4, r3, #1
 8004e5a:	f8dd a074 	ldr.w	sl, [sp, #116]	; 0x74
 8004e5e:	2c07      	cmp	r4, #7
 8004e60:	942c      	str	r4, [sp, #176]	; 0xb0
 8004e62:	603d      	str	r5, [r7, #0]
 8004e64:	4492      	add	sl, r2
 8004e66:	9d1d      	ldr	r5, [sp, #116]	; 0x74
 8004e68:	f8cd a0b4 	str.w	sl, [sp, #180]	; 0xb4
 8004e6c:	607d      	str	r5, [r7, #4]
 8004e6e:	bfd8      	it	le
 8004e70:	3708      	addle	r7, #8
 8004e72:	f300 81d7 	bgt.w	8005224 <_svfprintf_r+0xea4>
 8004e76:	981b      	ldr	r0, [sp, #108]	; 0x6c
 8004e78:	2200      	movs	r2, #0
 8004e7a:	2300      	movs	r3, #0
 8004e7c:	991c      	ldr	r1, [sp, #112]	; 0x70
 8004e7e:	f004 fee9 	bl	8009c54 <__aeabi_dcmpeq>
 8004e82:	2800      	cmp	r0, #0
 8004e84:	f040 80b2 	bne.w	8004fec <_svfprintf_r+0xc6c>
 8004e88:	3401      	adds	r4, #1
 8004e8a:	9d11      	ldr	r5, [sp, #68]	; 0x44
 8004e8c:	2c07      	cmp	r4, #7
 8004e8e:	f108 0201 	add.w	r2, r8, #1
 8004e92:	f105 33ff 	add.w	r3, r5, #4294967295
 8004e96:	942c      	str	r4, [sp, #176]	; 0xb0
 8004e98:	449a      	add	sl, r3
 8004e9a:	603a      	str	r2, [r7, #0]
 8004e9c:	f8cd a0b4 	str.w	sl, [sp, #180]	; 0xb4
 8004ea0:	607b      	str	r3, [r7, #4]
 8004ea2:	f300 80e4 	bgt.w	800506e <_svfprintf_r+0xcee>
 8004ea6:	3708      	adds	r7, #8
 8004ea8:	1c63      	adds	r3, r4, #1
 8004eaa:	9d1e      	ldr	r5, [sp, #120]	; 0x78
 8004eac:	9c1e      	ldr	r4, [sp, #120]	; 0x78
 8004eae:	2b07      	cmp	r3, #7
 8004eb0:	aa27      	add	r2, sp, #156	; 0x9c
 8004eb2:	932c      	str	r3, [sp, #176]	; 0xb0
 8004eb4:	4454      	add	r4, sl
 8004eb6:	e887 0024 	stmia.w	r7, {r2, r5}
 8004eba:	942d      	str	r4, [sp, #180]	; 0xb4
 8004ebc:	f77f ac86 	ble.w	80047cc <_svfprintf_r+0x44c>
 8004ec0:	980e      	ldr	r0, [sp, #56]	; 0x38
 8004ec2:	aa2b      	add	r2, sp, #172	; 0xac
 8004ec4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004ec6:	f002 feff 	bl	8007cc8 <__ssprint_r>
 8004eca:	2800      	cmp	r0, #0
 8004ecc:	f47f ab3d 	bne.w	800454a <_svfprintf_r+0x1ca>
 8004ed0:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 8004ed2:	af38      	add	r7, sp, #224	; 0xe0
 8004ed4:	e47b      	b.n	80047ce <_svfprintf_r+0x44e>
 8004ed6:	980e      	ldr	r0, [sp, #56]	; 0x38
 8004ed8:	aa2b      	add	r2, sp, #172	; 0xac
 8004eda:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004edc:	f002 fef4 	bl	8007cc8 <__ssprint_r>
 8004ee0:	2800      	cmp	r0, #0
 8004ee2:	f43f acc3 	beq.w	800486c <_svfprintf_r+0x4ec>
 8004ee6:	f7ff bb30 	b.w	800454a <_svfprintf_r+0x1ca>
 8004eea:	9210      	str	r2, [sp, #64]	; 0x40
 8004eec:	f10d 08e0 	add.w	r8, sp, #224	; 0xe0
 8004ef0:	f7ff bb7f 	b.w	80045f2 <_svfprintf_r+0x272>
 8004ef4:	980e      	ldr	r0, [sp, #56]	; 0x38
 8004ef6:	aa2b      	add	r2, sp, #172	; 0xac
 8004ef8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004efa:	f002 fee5 	bl	8007cc8 <__ssprint_r>
 8004efe:	2800      	cmp	r0, #0
 8004f00:	f47f ab23 	bne.w	800454a <_svfprintf_r+0x1ca>
 8004f04:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 8004f06:	af38      	add	r7, sp, #224	; 0xe0
 8004f08:	f7ff bbf2 	b.w	80046f0 <_svfprintf_r+0x370>
 8004f0c:	980e      	ldr	r0, [sp, #56]	; 0x38
 8004f0e:	aa2b      	add	r2, sp, #172	; 0xac
 8004f10:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004f12:	f002 fed9 	bl	8007cc8 <__ssprint_r>
 8004f16:	2800      	cmp	r0, #0
 8004f18:	f47f ab17 	bne.w	800454a <_svfprintf_r+0x1ca>
 8004f1c:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 8004f1e:	af38      	add	r7, sp, #224	; 0xe0
 8004f20:	f7ff bbf6 	b.w	8004710 <_svfprintf_r+0x390>
 8004f24:	2302      	movs	r3, #2
 8004f26:	f7ff bb2c 	b.w	8004582 <_svfprintf_r+0x202>
 8004f2a:	9b25      	ldr	r3, [sp, #148]	; 0x94
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	f340 81ff 	ble.w	8005330 <_svfprintf_r+0xfb0>
 8004f32:	9d11      	ldr	r5, [sp, #68]	; 0x44
 8004f34:	9818      	ldr	r0, [sp, #96]	; 0x60
 8004f36:	9911      	ldr	r1, [sp, #68]	; 0x44
 8004f38:	4285      	cmp	r5, r0
 8004f3a:	bfa8      	it	ge
 8004f3c:	4605      	movge	r5, r0
 8004f3e:	2d00      	cmp	r5, #0
 8004f40:	4441      	add	r1, r8
 8004f42:	910c      	str	r1, [sp, #48]	; 0x30
 8004f44:	dd0c      	ble.n	8004f60 <_svfprintf_r+0xbe0>
 8004f46:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8004f48:	442c      	add	r4, r5
 8004f4a:	f8c7 8000 	str.w	r8, [r7]
 8004f4e:	3301      	adds	r3, #1
 8004f50:	607d      	str	r5, [r7, #4]
 8004f52:	2b07      	cmp	r3, #7
 8004f54:	942d      	str	r4, [sp, #180]	; 0xb4
 8004f56:	932c      	str	r3, [sp, #176]	; 0xb0
 8004f58:	bfd8      	it	le
 8004f5a:	3708      	addle	r7, #8
 8004f5c:	f300 8343 	bgt.w	80055e6 <_svfprintf_r+0x1266>
 8004f60:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8004f62:	ea25 75e5 	bic.w	r5, r5, r5, asr #31
 8004f66:	ebc5 0a02 	rsb	sl, r5, r2
 8004f6a:	f1ba 0f00 	cmp.w	sl, #0
 8004f6e:	f340 80dd 	ble.w	800512c <_svfprintf_r+0xdac>
 8004f72:	f1ba 0f10 	cmp.w	sl, #16
 8004f76:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8004f78:	bfdc      	itt	le
 8004f7a:	4d1b      	ldrle	r5, [pc, #108]	; (8004fe8 <_svfprintf_r+0xc68>)
 8004f7c:	950f      	strle	r5, [sp, #60]	; 0x3c
 8004f7e:	f340 80c0 	ble.w	8005102 <_svfprintf_r+0xd82>
 8004f82:	4d19      	ldr	r5, [pc, #100]	; (8004fe8 <_svfprintf_r+0xc68>)
 8004f84:	4622      	mov	r2, r4
 8004f86:	f04f 0b10 	mov.w	fp, #16
 8004f8a:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8004f8c:	950f      	str	r5, [sp, #60]	; 0x3c
 8004f8e:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 8004f90:	e005      	b.n	8004f9e <_svfprintf_r+0xc1e>
 8004f92:	f1aa 0a10 	sub.w	sl, sl, #16
 8004f96:	f1ba 0f10 	cmp.w	sl, #16
 8004f9a:	f340 80b1 	ble.w	8005100 <_svfprintf_r+0xd80>
 8004f9e:	3301      	adds	r3, #1
 8004fa0:	3210      	adds	r2, #16
 8004fa2:	2b07      	cmp	r3, #7
 8004fa4:	e887 0840 	stmia.w	r7, {r6, fp}
 8004fa8:	932c      	str	r3, [sp, #176]	; 0xb0
 8004faa:	f107 0708 	add.w	r7, r7, #8
 8004fae:	922d      	str	r2, [sp, #180]	; 0xb4
 8004fb0:	ddef      	ble.n	8004f92 <_svfprintf_r+0xc12>
 8004fb2:	4628      	mov	r0, r5
 8004fb4:	4621      	mov	r1, r4
 8004fb6:	aa2b      	add	r2, sp, #172	; 0xac
 8004fb8:	af38      	add	r7, sp, #224	; 0xe0
 8004fba:	f002 fe85 	bl	8007cc8 <__ssprint_r>
 8004fbe:	2800      	cmp	r0, #0
 8004fc0:	f47f aac3 	bne.w	800454a <_svfprintf_r+0x1ca>
 8004fc4:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
 8004fc6:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8004fc8:	e7e3      	b.n	8004f92 <_svfprintf_r+0xc12>
 8004fca:	2d00      	cmp	r5, #0
 8004fcc:	bf08      	it	eq
 8004fce:	2c0a      	cmpeq	r4, #10
 8004fd0:	f080 8141 	bcs.w	8005256 <_svfprintf_r+0xed6>
 8004fd4:	9d21      	ldr	r5, [sp, #132]	; 0x84
 8004fd6:	3430      	adds	r4, #48	; 0x30
 8004fd8:	f10d 08df 	add.w	r8, sp, #223	; 0xdf
 8004fdc:	f88d 40df 	strb.w	r4, [sp, #223]	; 0xdf
 8004fe0:	9510      	str	r5, [sp, #64]	; 0x40
 8004fe2:	f7ff bb06 	b.w	80045f2 <_svfprintf_r+0x272>
 8004fe6:	bf00      	nop
 8004fe8:	0800a464 	stmdaeq	r0, {r2, r5, r6, sl, sp, pc}
 8004fec:	9d11      	ldr	r5, [sp, #68]	; 0x44
 8004fee:	f105 38ff 	add.w	r8, r5, #4294967295
 8004ff2:	f1b8 0f00 	cmp.w	r8, #0
 8004ff6:	f77f af57 	ble.w	8004ea8 <_svfprintf_r+0xb28>
 8004ffa:	f1b8 0f10 	cmp.w	r8, #16
 8004ffe:	bfdc      	itt	le
 8005000:	4ba8      	ldrle	r3, [pc, #672]	; (80052a4 <_svfprintf_r+0xf24>)
 8005002:	930f      	strle	r3, [sp, #60]	; 0x3c
 8005004:	dd28      	ble.n	8005058 <_svfprintf_r+0xcd8>
 8005006:	4da7      	ldr	r5, [pc, #668]	; (80052a4 <_svfprintf_r+0xf24>)
 8005008:	4653      	mov	r3, sl
 800500a:	f04f 0b10 	mov.w	fp, #16
 800500e:	f8dd a02c 	ldr.w	sl, [sp, #44]	; 0x2c
 8005012:	950f      	str	r5, [sp, #60]	; 0x3c
 8005014:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 8005016:	e004      	b.n	8005022 <_svfprintf_r+0xca2>
 8005018:	f1a8 0810 	sub.w	r8, r8, #16
 800501c:	f1b8 0f10 	cmp.w	r8, #16
 8005020:	dd19      	ble.n	8005056 <_svfprintf_r+0xcd6>
 8005022:	3401      	adds	r4, #1
 8005024:	3310      	adds	r3, #16
 8005026:	2c07      	cmp	r4, #7
 8005028:	e887 0840 	stmia.w	r7, {r6, fp}
 800502c:	942c      	str	r4, [sp, #176]	; 0xb0
 800502e:	f107 0708 	add.w	r7, r7, #8
 8005032:	932d      	str	r3, [sp, #180]	; 0xb4
 8005034:	ddf0      	ble.n	8005018 <_svfprintf_r+0xc98>
 8005036:	4628      	mov	r0, r5
 8005038:	4651      	mov	r1, sl
 800503a:	aa2b      	add	r2, sp, #172	; 0xac
 800503c:	af38      	add	r7, sp, #224	; 0xe0
 800503e:	f002 fe43 	bl	8007cc8 <__ssprint_r>
 8005042:	2800      	cmp	r0, #0
 8005044:	f47f aa81 	bne.w	800454a <_svfprintf_r+0x1ca>
 8005048:	f1a8 0810 	sub.w	r8, r8, #16
 800504c:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800504e:	f1b8 0f10 	cmp.w	r8, #16
 8005052:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
 8005054:	dce5      	bgt.n	8005022 <_svfprintf_r+0xca2>
 8005056:	469a      	mov	sl, r3
 8005058:	3401      	adds	r4, #1
 800505a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800505c:	2c07      	cmp	r4, #7
 800505e:	44c2      	add	sl, r8
 8005060:	942c      	str	r4, [sp, #176]	; 0xb0
 8005062:	f8cd a0b4 	str.w	sl, [sp, #180]	; 0xb4
 8005066:	e887 0108 	stmia.w	r7, {r3, r8}
 800506a:	f77f af1c 	ble.w	8004ea6 <_svfprintf_r+0xb26>
 800506e:	980e      	ldr	r0, [sp, #56]	; 0x38
 8005070:	aa2b      	add	r2, sp, #172	; 0xac
 8005072:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005074:	f002 fe28 	bl	8007cc8 <__ssprint_r>
 8005078:	2800      	cmp	r0, #0
 800507a:	f47f aa66 	bne.w	800454a <_svfprintf_r+0x1ca>
 800507e:	f8dd a0b4 	ldr.w	sl, [sp, #180]	; 0xb4
 8005082:	af38      	add	r7, sp, #224	; 0xe0
 8005084:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
 8005086:	e70f      	b.n	8004ea8 <_svfprintf_r+0xb28>
 8005088:	4d86      	ldr	r5, [pc, #536]	; (80052a4 <_svfprintf_r+0xf24>)
 800508a:	950f      	str	r5, [sp, #60]	; 0x3c
 800508c:	3301      	adds	r3, #1
 800508e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8005090:	2b07      	cmp	r3, #7
 8005092:	4444      	add	r4, r8
 8005094:	932c      	str	r3, [sp, #176]	; 0xb0
 8005096:	942d      	str	r4, [sp, #180]	; 0xb4
 8005098:	e887 0120 	stmia.w	r7, {r5, r8}
 800509c:	f77f ab96 	ble.w	80047cc <_svfprintf_r+0x44c>
 80050a0:	e70e      	b.n	8004ec0 <_svfprintf_r+0xb40>
 80050a2:	9d14      	ldr	r5, [sp, #80]	; 0x50
 80050a4:	3504      	adds	r5, #4
 80050a6:	f855 4c04 	ldr.w	r4, [r5, #-4]
 80050aa:	9514      	str	r5, [sp, #80]	; 0x50
 80050ac:	2500      	movs	r5, #0
 80050ae:	e50e      	b.n	8004ace <_svfprintf_r+0x74e>
 80050b0:	9d14      	ldr	r5, [sp, #80]	; 0x50
 80050b2:	2301      	movs	r3, #1
 80050b4:	3504      	adds	r5, #4
 80050b6:	f855 4c04 	ldr.w	r4, [r5, #-4]
 80050ba:	9514      	str	r5, [sp, #80]	; 0x50
 80050bc:	2500      	movs	r5, #0
 80050be:	f7ff ba60 	b.w	8004582 <_svfprintf_r+0x202>
 80050c2:	9d14      	ldr	r5, [sp, #80]	; 0x50
 80050c4:	3504      	adds	r5, #4
 80050c6:	f855 4c04 	ldr.w	r4, [r5, #-4]
 80050ca:	9514      	str	r5, [sp, #80]	; 0x50
 80050cc:	2500      	movs	r5, #0
 80050ce:	f7ff ba58 	b.w	8004582 <_svfprintf_r+0x202>
 80050d2:	9d14      	ldr	r5, [sp, #80]	; 0x50
 80050d4:	3504      	adds	r5, #4
 80050d6:	f855 4c04 	ldr.w	r4, [r5, #-4]
 80050da:	9514      	str	r5, [sp, #80]	; 0x50
 80050dc:	4622      	mov	r2, r4
 80050de:	17e5      	asrs	r5, r4, #31
 80050e0:	462b      	mov	r3, r5
 80050e2:	2a00      	cmp	r2, #0
 80050e4:	f173 0000 	sbcs.w	r0, r3, #0
 80050e8:	f6bf ac45 	bge.w	8004976 <_svfprintf_r+0x5f6>
 80050ec:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
 80050f0:	4264      	negs	r4, r4
 80050f2:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 80050f6:	f88d a08f 	strb.w	sl, [sp, #143]	; 0x8f
 80050fa:	2301      	movs	r3, #1
 80050fc:	f7ff ba45 	b.w	800458a <_svfprintf_r+0x20a>
 8005100:	4614      	mov	r4, r2
 8005102:	3301      	adds	r3, #1
 8005104:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8005106:	2b07      	cmp	r3, #7
 8005108:	4454      	add	r4, sl
 800510a:	932c      	str	r3, [sp, #176]	; 0xb0
 800510c:	e887 0420 	stmia.w	r7, {r5, sl}
 8005110:	bfd8      	it	le
 8005112:	3708      	addle	r7, #8
 8005114:	942d      	str	r4, [sp, #180]	; 0xb4
 8005116:	dd09      	ble.n	800512c <_svfprintf_r+0xdac>
 8005118:	980e      	ldr	r0, [sp, #56]	; 0x38
 800511a:	aa2b      	add	r2, sp, #172	; 0xac
 800511c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800511e:	f002 fdd3 	bl	8007cc8 <__ssprint_r>
 8005122:	2800      	cmp	r0, #0
 8005124:	f47f aa11 	bne.w	800454a <_svfprintf_r+0x1ca>
 8005128:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 800512a:	af38      	add	r7, sp, #224	; 0xe0
 800512c:	9d18      	ldr	r5, [sp, #96]	; 0x60
 800512e:	9b25      	ldr	r3, [sp, #148]	; 0x94
 8005130:	44a8      	add	r8, r5
 8005132:	9d11      	ldr	r5, [sp, #68]	; 0x44
 8005134:	42ab      	cmp	r3, r5
 8005136:	db49      	blt.n	80051cc <_svfprintf_r+0xe4c>
 8005138:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800513a:	07e9      	lsls	r1, r5, #31
 800513c:	d446      	bmi.n	80051cc <_svfprintf_r+0xe4c>
 800513e:	980c      	ldr	r0, [sp, #48]	; 0x30
 8005140:	9911      	ldr	r1, [sp, #68]	; 0x44
 8005142:	ebc8 0500 	rsb	r5, r8, r0
 8005146:	1acb      	subs	r3, r1, r3
 8005148:	42ab      	cmp	r3, r5
 800514a:	bfb8      	it	lt
 800514c:	461d      	movlt	r5, r3
 800514e:	2d00      	cmp	r5, #0
 8005150:	dd0c      	ble.n	800516c <_svfprintf_r+0xdec>
 8005152:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
 8005154:	442c      	add	r4, r5
 8005156:	f8c7 8000 	str.w	r8, [r7]
 800515a:	3201      	adds	r2, #1
 800515c:	607d      	str	r5, [r7, #4]
 800515e:	2a07      	cmp	r2, #7
 8005160:	942d      	str	r4, [sp, #180]	; 0xb4
 8005162:	922c      	str	r2, [sp, #176]	; 0xb0
 8005164:	bfd8      	it	le
 8005166:	3708      	addle	r7, #8
 8005168:	f300 824a 	bgt.w	8005600 <_svfprintf_r+0x1280>
 800516c:	ea25 75e5 	bic.w	r5, r5, r5, asr #31
 8005170:	ebc5 0803 	rsb	r8, r5, r3
 8005174:	f1b8 0f00 	cmp.w	r8, #0
 8005178:	f77f ab29 	ble.w	80047ce <_svfprintf_r+0x44e>
 800517c:	f1b8 0f10 	cmp.w	r8, #16
 8005180:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8005182:	dd81      	ble.n	8005088 <_svfprintf_r+0xd08>
 8005184:	4d47      	ldr	r5, [pc, #284]	; (80052a4 <_svfprintf_r+0xf24>)
 8005186:	f04f 0a10 	mov.w	sl, #16
 800518a:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
 800518e:	950f      	str	r5, [sp, #60]	; 0x3c
 8005190:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 8005192:	e005      	b.n	80051a0 <_svfprintf_r+0xe20>
 8005194:	f1a8 0810 	sub.w	r8, r8, #16
 8005198:	f1b8 0f10 	cmp.w	r8, #16
 800519c:	f77f af76 	ble.w	800508c <_svfprintf_r+0xd0c>
 80051a0:	3301      	adds	r3, #1
 80051a2:	3410      	adds	r4, #16
 80051a4:	2b07      	cmp	r3, #7
 80051a6:	e887 0440 	stmia.w	r7, {r6, sl}
 80051aa:	932c      	str	r3, [sp, #176]	; 0xb0
 80051ac:	f107 0708 	add.w	r7, r7, #8
 80051b0:	942d      	str	r4, [sp, #180]	; 0xb4
 80051b2:	ddef      	ble.n	8005194 <_svfprintf_r+0xe14>
 80051b4:	4628      	mov	r0, r5
 80051b6:	4659      	mov	r1, fp
 80051b8:	aa2b      	add	r2, sp, #172	; 0xac
 80051ba:	af38      	add	r7, sp, #224	; 0xe0
 80051bc:	f002 fd84 	bl	8007cc8 <__ssprint_r>
 80051c0:	2800      	cmp	r0, #0
 80051c2:	f47f a9c2 	bne.w	800454a <_svfprintf_r+0x1ca>
 80051c6:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 80051c8:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 80051ca:	e7e3      	b.n	8005194 <_svfprintf_r+0xe14>
 80051cc:	9d1d      	ldr	r5, [sp, #116]	; 0x74
 80051ce:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
 80051d0:	442c      	add	r4, r5
 80051d2:	9d1a      	ldr	r5, [sp, #104]	; 0x68
 80051d4:	3201      	adds	r2, #1
 80051d6:	942d      	str	r4, [sp, #180]	; 0xb4
 80051d8:	2a07      	cmp	r2, #7
 80051da:	922c      	str	r2, [sp, #176]	; 0xb0
 80051dc:	603d      	str	r5, [r7, #0]
 80051de:	9d1d      	ldr	r5, [sp, #116]	; 0x74
 80051e0:	607d      	str	r5, [r7, #4]
 80051e2:	bfd8      	it	le
 80051e4:	3708      	addle	r7, #8
 80051e6:	ddaa      	ble.n	800513e <_svfprintf_r+0xdbe>
 80051e8:	980e      	ldr	r0, [sp, #56]	; 0x38
 80051ea:	aa2b      	add	r2, sp, #172	; 0xac
 80051ec:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80051ee:	f002 fd6b 	bl	8007cc8 <__ssprint_r>
 80051f2:	2800      	cmp	r0, #0
 80051f4:	f47f a9a9 	bne.w	800454a <_svfprintf_r+0x1ca>
 80051f8:	9b25      	ldr	r3, [sp, #148]	; 0x94
 80051fa:	af38      	add	r7, sp, #224	; 0xe0
 80051fc:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 80051fe:	e79e      	b.n	800513e <_svfprintf_r+0xdbe>
 8005200:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8005202:	07ea      	lsls	r2, r5, #31
 8005204:	f53f ae1a 	bmi.w	8004e3c <_svfprintf_r+0xabc>
 8005208:	2201      	movs	r2, #1
 800520a:	f104 0a01 	add.w	sl, r4, #1
 800520e:	189c      	adds	r4, r3, r2
 8005210:	f8c7 8000 	str.w	r8, [r7]
 8005214:	2c07      	cmp	r4, #7
 8005216:	f8cd a0b4 	str.w	sl, [sp, #180]	; 0xb4
 800521a:	942c      	str	r4, [sp, #176]	; 0xb0
 800521c:	607a      	str	r2, [r7, #4]
 800521e:	f77f ae42 	ble.w	8004ea6 <_svfprintf_r+0xb26>
 8005222:	e724      	b.n	800506e <_svfprintf_r+0xcee>
 8005224:	980e      	ldr	r0, [sp, #56]	; 0x38
 8005226:	aa2b      	add	r2, sp, #172	; 0xac
 8005228:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800522a:	f002 fd4d 	bl	8007cc8 <__ssprint_r>
 800522e:	2800      	cmp	r0, #0
 8005230:	f47f a98b 	bne.w	800454a <_svfprintf_r+0x1ca>
 8005234:	f8dd a0b4 	ldr.w	sl, [sp, #180]	; 0xb4
 8005238:	af38      	add	r7, sp, #224	; 0xe0
 800523a:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
 800523c:	e61b      	b.n	8004e76 <_svfprintf_r+0xaf6>
 800523e:	980e      	ldr	r0, [sp, #56]	; 0x38
 8005240:	aa2b      	add	r2, sp, #172	; 0xac
 8005242:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005244:	f002 fd40 	bl	8007cc8 <__ssprint_r>
 8005248:	2800      	cmp	r0, #0
 800524a:	f47f a97e 	bne.w	800454a <_svfprintf_r+0x1ca>
 800524e:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
 8005250:	af38      	add	r7, sp, #224	; 0xe0
 8005252:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8005254:	e5ff      	b.n	8004e56 <_svfprintf_r+0xad6>
 8005256:	f10d 0bdf 	add.w	fp, sp, #223	; 0xdf
 800525a:	4620      	mov	r0, r4
 800525c:	4629      	mov	r1, r5
 800525e:	220a      	movs	r2, #10
 8005260:	2300      	movs	r3, #0
 8005262:	f004 fd71 	bl	8009d48 <__aeabi_uldivmod>
 8005266:	46d8      	mov	r8, fp
 8005268:	4620      	mov	r0, r4
 800526a:	4629      	mov	r1, r5
 800526c:	2300      	movs	r3, #0
 800526e:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005272:	3230      	adds	r2, #48	; 0x30
 8005274:	f888 2000 	strb.w	r2, [r8]
 8005278:	220a      	movs	r2, #10
 800527a:	f004 fd65 	bl	8009d48 <__aeabi_uldivmod>
 800527e:	4604      	mov	r4, r0
 8005280:	460d      	mov	r5, r1
 8005282:	ea54 0005 	orrs.w	r0, r4, r5
 8005286:	d1e8      	bne.n	800525a <_svfprintf_r+0xeda>
 8005288:	f7ff b9af 	b.w	80045ea <_svfprintf_r+0x26a>
 800528c:	2b30      	cmp	r3, #48	; 0x30
 800528e:	f43f a9ac 	beq.w	80045ea <_svfprintf_r+0x26a>
 8005292:	9c09      	ldr	r4, [sp, #36]	; 0x24
 8005294:	2330      	movs	r3, #48	; 0x30
 8005296:	4690      	mov	r8, r2
 8005298:	f801 3c01 	strb.w	r3, [r1, #-1]
 800529c:	1aa4      	subs	r4, r4, r2
 800529e:	9410      	str	r4, [sp, #64]	; 0x40
 80052a0:	f7ff b9a7 	b.w	80045f2 <_svfprintf_r+0x272>
 80052a4:	0800a464 	stmdaeq	r0, {r2, r5, r6, sl, sp, pc}
 80052a8:	991c      	ldr	r1, [sp, #112]	; 0x70
 80052aa:	f002 fb83 	bl	80079b4 <__fpclassifyd>
 80052ae:	2800      	cmp	r0, #0
 80052b0:	f040 80ab 	bne.w	800540a <_svfprintf_r+0x108a>
 80052b4:	2503      	movs	r5, #3
 80052b6:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80052b8:	f64a 0864 	movw	r8, #43108	; 0xa864
 80052bc:	f64a 0360 	movw	r3, #43104	; 0xa860
 80052c0:	950d      	str	r5, [sp, #52]	; 0x34
 80052c2:	f6c0 0800 	movt	r8, #2048	; 0x800
 80052c6:	9d16      	ldr	r5, [sp, #88]	; 0x58
 80052c8:	f6c0 0300 	movt	r3, #2048	; 0x800
 80052cc:	f024 0480 	bic.w	r4, r4, #128	; 0x80
 80052d0:	900c      	str	r0, [sp, #48]	; 0x30
 80052d2:	940a      	str	r4, [sp, #40]	; 0x28
 80052d4:	2d47      	cmp	r5, #71	; 0x47
 80052d6:	bfd8      	it	le
 80052d8:	4698      	movle	r8, r3
 80052da:	2403      	movs	r4, #3
 80052dc:	9018      	str	r0, [sp, #96]	; 0x60
 80052de:	9410      	str	r4, [sp, #64]	; 0x40
 80052e0:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
 80052e4:	f7ff b98d 	b.w	8004602 <_svfprintf_r+0x282>
 80052e8:	9c14      	ldr	r4, [sp, #80]	; 0x50
 80052ea:	1de3      	adds	r3, r4, #7
 80052ec:	f023 0307 	bic.w	r3, r3, #7
 80052f0:	f103 0508 	add.w	r5, r3, #8
 80052f4:	9514      	str	r5, [sp, #80]	; 0x50
 80052f6:	681c      	ldr	r4, [r3, #0]
 80052f8:	941b      	str	r4, [sp, #108]	; 0x6c
 80052fa:	685b      	ldr	r3, [r3, #4]
 80052fc:	931c      	str	r3, [sp, #112]	; 0x70
 80052fe:	f7ff bb53 	b.w	80049a8 <_svfprintf_r+0x628>
 8005302:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8005304:	06e2      	lsls	r2, r4, #27
 8005306:	d572      	bpl.n	80053ee <_svfprintf_r+0x106e>
 8005308:	9d14      	ldr	r5, [sp, #80]	; 0x50
 800530a:	9c12      	ldr	r4, [sp, #72]	; 0x48
 800530c:	3504      	adds	r5, #4
 800530e:	f855 3c04 	ldr.w	r3, [r5, #-4]
 8005312:	9514      	str	r5, [sp, #80]	; 0x50
 8005314:	601c      	str	r4, [r3, #0]
 8005316:	f7ff b869 	b.w	80043ec <_svfprintf_r+0x6c>
 800531a:	980e      	ldr	r0, [sp, #56]	; 0x38
 800531c:	aa2b      	add	r2, sp, #172	; 0xac
 800531e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005320:	f002 fcd2 	bl	8007cc8 <__ssprint_r>
 8005324:	2800      	cmp	r0, #0
 8005326:	f47f a910 	bne.w	800454a <_svfprintf_r+0x1ca>
 800532a:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 800532c:	af38      	add	r7, sp, #224	; 0xe0
 800532e:	e4de      	b.n	8004cee <_svfprintf_r+0x96e>
 8005330:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
 8005332:	2101      	movs	r1, #1
 8005334:	9d17      	ldr	r5, [sp, #92]	; 0x5c
 8005336:	3401      	adds	r4, #1
 8005338:	440a      	add	r2, r1
 800533a:	942d      	str	r4, [sp, #180]	; 0xb4
 800533c:	2a07      	cmp	r2, #7
 800533e:	922c      	str	r2, [sp, #176]	; 0xb0
 8005340:	603d      	str	r5, [r7, #0]
 8005342:	6079      	str	r1, [r7, #4]
 8005344:	f300 8112 	bgt.w	800556c <_svfprintf_r+0x11ec>
 8005348:	3708      	adds	r7, #8
 800534a:	4619      	mov	r1, r3
 800534c:	b929      	cbnz	r1, 800535a <_svfprintf_r+0xfda>
 800534e:	9d11      	ldr	r5, [sp, #68]	; 0x44
 8005350:	b91d      	cbnz	r5, 800535a <_svfprintf_r+0xfda>
 8005352:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8005354:	07e8      	lsls	r0, r5, #31
 8005356:	f57f aa3a 	bpl.w	80047ce <_svfprintf_r+0x44e>
 800535a:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 800535c:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800535e:	3301      	adds	r3, #1
 8005360:	9d1d      	ldr	r5, [sp, #116]	; 0x74
 8005362:	4422      	add	r2, r4
 8005364:	9c1a      	ldr	r4, [sp, #104]	; 0x68
 8005366:	2b07      	cmp	r3, #7
 8005368:	922d      	str	r2, [sp, #180]	; 0xb4
 800536a:	607d      	str	r5, [r7, #4]
 800536c:	603c      	str	r4, [r7, #0]
 800536e:	bfd8      	it	le
 8005370:	3708      	addle	r7, #8
 8005372:	932c      	str	r3, [sp, #176]	; 0xb0
 8005374:	f300 81ba 	bgt.w	80056ec <_svfprintf_r+0x136c>
 8005378:	f1c1 0a00 	rsb	sl, r1, #0
 800537c:	f1ba 0f00 	cmp.w	sl, #0
 8005380:	f340 8116 	ble.w	80055b0 <_svfprintf_r+0x1230>
 8005384:	f1ba 0f10 	cmp.w	sl, #16
 8005388:	bfdc      	itt	le
 800538a:	4c9c      	ldrle	r4, [pc, #624]	; (80055fc <_svfprintf_r+0x127c>)
 800538c:	940f      	strle	r4, [sp, #60]	; 0x3c
 800538e:	f340 80f9 	ble.w	8005584 <_svfprintf_r+0x1204>
 8005392:	4d9a      	ldr	r5, [pc, #616]	; (80055fc <_svfprintf_r+0x127c>)
 8005394:	2410      	movs	r4, #16
 8005396:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
 800539a:	950f      	str	r5, [sp, #60]	; 0x3c
 800539c:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 800539e:	e005      	b.n	80053ac <_svfprintf_r+0x102c>
 80053a0:	f1aa 0a10 	sub.w	sl, sl, #16
 80053a4:	f1ba 0f10 	cmp.w	sl, #16
 80053a8:	f340 80ec 	ble.w	8005584 <_svfprintf_r+0x1204>
 80053ac:	3301      	adds	r3, #1
 80053ae:	3210      	adds	r2, #16
 80053b0:	2b07      	cmp	r3, #7
 80053b2:	603e      	str	r6, [r7, #0]
 80053b4:	607c      	str	r4, [r7, #4]
 80053b6:	f107 0708 	add.w	r7, r7, #8
 80053ba:	932c      	str	r3, [sp, #176]	; 0xb0
 80053bc:	922d      	str	r2, [sp, #180]	; 0xb4
 80053be:	ddef      	ble.n	80053a0 <_svfprintf_r+0x1020>
 80053c0:	4628      	mov	r0, r5
 80053c2:	4659      	mov	r1, fp
 80053c4:	aa2b      	add	r2, sp, #172	; 0xac
 80053c6:	af38      	add	r7, sp, #224	; 0xe0
 80053c8:	f002 fc7e 	bl	8007cc8 <__ssprint_r>
 80053cc:	2800      	cmp	r0, #0
 80053ce:	f47f a8bc 	bne.w	800454a <_svfprintf_r+0x1ca>
 80053d2:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
 80053d4:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 80053d6:	e7e3      	b.n	80053a0 <_svfprintf_r+0x1020>
 80053d8:	980e      	ldr	r0, [sp, #56]	; 0x38
 80053da:	aa2b      	add	r2, sp, #172	; 0xac
 80053dc:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80053de:	f002 fc73 	bl	8007cc8 <__ssprint_r>
 80053e2:	2800      	cmp	r0, #0
 80053e4:	f47f a8b1 	bne.w	800454a <_svfprintf_r+0x1ca>
 80053e8:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 80053ea:	af38      	add	r7, sp, #224	; 0xe0
 80053ec:	e496      	b.n	8004d1c <_svfprintf_r+0x99c>
 80053ee:	9c14      	ldr	r4, [sp, #80]	; 0x50
 80053f0:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 80053f2:	3404      	adds	r4, #4
 80053f4:	f854 3c04 	ldr.w	r3, [r4, #-4]
 80053f8:	f015 0f40 	tst.w	r5, #64	; 0x40
 80053fc:	9d12      	ldr	r5, [sp, #72]	; 0x48
 80053fe:	9414      	str	r4, [sp, #80]	; 0x50
 8005400:	bf14      	ite	ne
 8005402:	801d      	strhne	r5, [r3, #0]
 8005404:	601d      	streq	r5, [r3, #0]
 8005406:	f7fe bff1 	b.w	80043ec <_svfprintf_r+0x6c>
 800540a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800540c:	9c16      	ldr	r4, [sp, #88]	; 0x58
 800540e:	3501      	adds	r5, #1
 8005410:	f024 0520 	bic.w	r5, r4, #32
 8005414:	bf04      	itt	eq
 8005416:	2406      	moveq	r4, #6
 8005418:	940c      	streq	r4, [sp, #48]	; 0x30
 800541a:	d006      	beq.n	800542a <_svfprintf_r+0x10aa>
 800541c:	2d47      	cmp	r5, #71	; 0x47
 800541e:	d104      	bne.n	800542a <_svfprintf_r+0x10aa>
 8005420:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 8005422:	2c00      	cmp	r4, #0
 8005424:	bf08      	it	eq
 8005426:	2401      	moveq	r4, #1
 8005428:	940c      	str	r4, [sp, #48]	; 0x30
 800542a:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800542c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800542e:	2b00      	cmp	r3, #0
 8005430:	f444 7480 	orr.w	r4, r4, #256	; 0x100
 8005434:	940f      	str	r4, [sp, #60]	; 0x3c
 8005436:	bfbd      	ittte	lt
 8005438:	461c      	movlt	r4, r3
 800543a:	f04f 0b2d 	movlt.w	fp, #45	; 0x2d
 800543e:	f104 4a00 	addlt.w	sl, r4, #2147483648	; 0x80000000
 8005442:	f8dd a070 	ldrge.w	sl, [sp, #112]	; 0x70
 8005446:	bfa8      	it	ge
 8005448:	f04f 0b00 	movge.w	fp, #0
 800544c:	f1b5 0446 	subs.w	r4, r5, #70	; 0x46
 8005450:	4261      	negs	r1, r4
 8005452:	4161      	adcs	r1, r4
 8005454:	2900      	cmp	r1, #0
 8005456:	d030      	beq.n	80054ba <_svfprintf_r+0x113a>
 8005458:	2003      	movs	r0, #3
 800545a:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800545c:	4653      	mov	r3, sl
 800545e:	9000      	str	r0, [sp, #0]
 8005460:	a825      	add	r0, sp, #148	; 0x94
 8005462:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8005464:	9002      	str	r0, [sp, #8]
 8005466:	a826      	add	r0, sp, #152	; 0x98
 8005468:	9401      	str	r4, [sp, #4]
 800546a:	9003      	str	r0, [sp, #12]
 800546c:	a829      	add	r0, sp, #164	; 0xa4
 800546e:	9004      	str	r0, [sp, #16]
 8005470:	980e      	ldr	r0, [sp, #56]	; 0x38
 8005472:	9107      	str	r1, [sp, #28]
 8005474:	f000 fa86 	bl	8005984 <_dtoa_r>
 8005478:	2d47      	cmp	r5, #71	; 0x47
 800547a:	9907      	ldr	r1, [sp, #28]
 800547c:	4680      	mov	r8, r0
 800547e:	d103      	bne.n	8005488 <_svfprintf_r+0x1108>
 8005480:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8005482:	07e0      	lsls	r0, r4, #31
 8005484:	f140 80f0 	bpl.w	8005668 <_svfprintf_r+0x12e8>
 8005488:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800548a:	4444      	add	r4, r8
 800548c:	b351      	cbz	r1, 80054e4 <_svfprintf_r+0x1164>
 800548e:	f898 3000 	ldrb.w	r3, [r8]
 8005492:	2b30      	cmp	r3, #48	; 0x30
 8005494:	f000 8184 	beq.w	80057a0 <_svfprintf_r+0x1420>
 8005498:	9b25      	ldr	r3, [sp, #148]	; 0x94
 800549a:	441c      	add	r4, r3
 800549c:	e022      	b.n	80054e4 <_svfprintf_r+0x1164>
 800549e:	980e      	ldr	r0, [sp, #56]	; 0x38
 80054a0:	2140      	movs	r1, #64	; 0x40
 80054a2:	f001 fa93 	bl	80069cc <_malloc_r>
 80054a6:	6020      	str	r0, [r4, #0]
 80054a8:	6120      	str	r0, [r4, #16]
 80054aa:	2800      	cmp	r0, #0
 80054ac:	f000 81b6 	beq.w	800581c <_svfprintf_r+0x149c>
 80054b0:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 80054b2:	2340      	movs	r3, #64	; 0x40
 80054b4:	6163      	str	r3, [r4, #20]
 80054b6:	f7fe bf79 	b.w	80043ac <_svfprintf_r+0x2c>
 80054ba:	2d45      	cmp	r5, #69	; 0x45
 80054bc:	f040 8131 	bne.w	8005722 <_svfprintf_r+0x13a2>
 80054c0:	980c      	ldr	r0, [sp, #48]	; 0x30
 80054c2:	2102      	movs	r1, #2
 80054c4:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 80054c6:	4653      	mov	r3, sl
 80054c8:	1c44      	adds	r4, r0, #1
 80054ca:	9100      	str	r1, [sp, #0]
 80054cc:	9401      	str	r4, [sp, #4]
 80054ce:	a925      	add	r1, sp, #148	; 0x94
 80054d0:	980e      	ldr	r0, [sp, #56]	; 0x38
 80054d2:	9102      	str	r1, [sp, #8]
 80054d4:	a926      	add	r1, sp, #152	; 0x98
 80054d6:	9103      	str	r1, [sp, #12]
 80054d8:	a929      	add	r1, sp, #164	; 0xa4
 80054da:	9104      	str	r1, [sp, #16]
 80054dc:	f000 fa52 	bl	8005984 <_dtoa_r>
 80054e0:	4680      	mov	r8, r0
 80054e2:	4404      	add	r4, r0
 80054e4:	2300      	movs	r3, #0
 80054e6:	981b      	ldr	r0, [sp, #108]	; 0x6c
 80054e8:	2200      	movs	r2, #0
 80054ea:	4651      	mov	r1, sl
 80054ec:	f004 fbb2 	bl	8009c54 <__aeabi_dcmpeq>
 80054f0:	4623      	mov	r3, r4
 80054f2:	b948      	cbnz	r0, 8005508 <_svfprintf_r+0x1188>
 80054f4:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 80054f6:	429c      	cmp	r4, r3
 80054f8:	d906      	bls.n	8005508 <_svfprintf_r+0x1188>
 80054fa:	2130      	movs	r1, #48	; 0x30
 80054fc:	1c5a      	adds	r2, r3, #1
 80054fe:	9229      	str	r2, [sp, #164]	; 0xa4
 8005500:	7019      	strb	r1, [r3, #0]
 8005502:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 8005504:	429c      	cmp	r4, r3
 8005506:	d8f9      	bhi.n	80054fc <_svfprintf_r+0x117c>
 8005508:	2d47      	cmp	r5, #71	; 0x47
 800550a:	ebc8 0303 	rsb	r3, r8, r3
 800550e:	9311      	str	r3, [sp, #68]	; 0x44
 8005510:	f000 80ae 	beq.w	8005670 <_svfprintf_r+0x12f0>
 8005514:	9c16      	ldr	r4, [sp, #88]	; 0x58
 8005516:	2c65      	cmp	r4, #101	; 0x65
 8005518:	f340 818a 	ble.w	8005830 <_svfprintf_r+0x14b0>
 800551c:	9d16      	ldr	r5, [sp, #88]	; 0x58
 800551e:	2d66      	cmp	r5, #102	; 0x66
 8005520:	f000 8101 	beq.w	8005726 <_svfprintf_r+0x13a6>
 8005524:	9c25      	ldr	r4, [sp, #148]	; 0x94
 8005526:	9418      	str	r4, [sp, #96]	; 0x60
 8005528:	9c18      	ldr	r4, [sp, #96]	; 0x60
 800552a:	9d11      	ldr	r5, [sp, #68]	; 0x44
 800552c:	42ac      	cmp	r4, r5
 800552e:	f2c0 80ea 	blt.w	8005706 <_svfprintf_r+0x1386>
 8005532:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8005534:	9d18      	ldr	r5, [sp, #96]	; 0x60
 8005536:	07e0      	lsls	r0, r4, #31
 8005538:	bf4b      	itete	mi
 800553a:	3501      	addmi	r5, #1
 800553c:	ea25 73e5 	bicpl.w	r3, r5, r5, asr #31
 8005540:	ea25 73e5 	bicmi.w	r3, r5, r5, asr #31
 8005544:	2467      	movpl	r4, #103	; 0x67
 8005546:	bf4d      	iteet	mi
 8005548:	2467      	movmi	r4, #103	; 0x67
 800554a:	9510      	strpl	r5, [sp, #64]	; 0x40
 800554c:	9416      	strpl	r4, [sp, #88]	; 0x58
 800554e:	9510      	strmi	r5, [sp, #64]	; 0x40
 8005550:	bf48      	it	mi
 8005552:	9416      	strmi	r4, [sp, #88]	; 0x58
 8005554:	f1bb 0f00 	cmp.w	fp, #0
 8005558:	d175      	bne.n	8005646 <_svfprintf_r+0x12c6>
 800555a:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
 800555c:	930d      	str	r3, [sp, #52]	; 0x34
 800555e:	f8cd b030 	str.w	fp, [sp, #48]	; 0x30
 8005562:	940a      	str	r4, [sp, #40]	; 0x28
 8005564:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
 8005568:	f7ff b84b 	b.w	8004602 <_svfprintf_r+0x282>
 800556c:	980e      	ldr	r0, [sp, #56]	; 0x38
 800556e:	aa2b      	add	r2, sp, #172	; 0xac
 8005570:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005572:	f002 fba9 	bl	8007cc8 <__ssprint_r>
 8005576:	2800      	cmp	r0, #0
 8005578:	f47e afe7 	bne.w	800454a <_svfprintf_r+0x1ca>
 800557c:	9925      	ldr	r1, [sp, #148]	; 0x94
 800557e:	af38      	add	r7, sp, #224	; 0xe0
 8005580:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 8005582:	e6e3      	b.n	800534c <_svfprintf_r+0xfcc>
 8005584:	3301      	adds	r3, #1
 8005586:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
 8005588:	2b07      	cmp	r3, #7
 800558a:	4452      	add	r2, sl
 800558c:	932c      	str	r3, [sp, #176]	; 0xb0
 800558e:	e887 0410 	stmia.w	r7, {r4, sl}
 8005592:	bfd8      	it	le
 8005594:	3708      	addle	r7, #8
 8005596:	922d      	str	r2, [sp, #180]	; 0xb4
 8005598:	dd0a      	ble.n	80055b0 <_svfprintf_r+0x1230>
 800559a:	980e      	ldr	r0, [sp, #56]	; 0x38
 800559c:	aa2b      	add	r2, sp, #172	; 0xac
 800559e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80055a0:	f002 fb92 	bl	8007cc8 <__ssprint_r>
 80055a4:	2800      	cmp	r0, #0
 80055a6:	f47e afd0 	bne.w	800454a <_svfprintf_r+0x1ca>
 80055aa:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
 80055ac:	af38      	add	r7, sp, #224	; 0xe0
 80055ae:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 80055b0:	3301      	adds	r3, #1
 80055b2:	9d11      	ldr	r5, [sp, #68]	; 0x44
 80055b4:	9c11      	ldr	r4, [sp, #68]	; 0x44
 80055b6:	2b07      	cmp	r3, #7
 80055b8:	932c      	str	r3, [sp, #176]	; 0xb0
 80055ba:	4414      	add	r4, r2
 80055bc:	f8c7 8000 	str.w	r8, [r7]
 80055c0:	942d      	str	r4, [sp, #180]	; 0xb4
 80055c2:	607d      	str	r5, [r7, #4]
 80055c4:	f77f a902 	ble.w	80047cc <_svfprintf_r+0x44c>
 80055c8:	e47a      	b.n	8004ec0 <_svfprintf_r+0xb40>
 80055ca:	950c      	str	r5, [sp, #48]	; 0x30
 80055cc:	f002 fb4c 	bl	8007c68 <strlen>
 80055d0:	9414      	str	r4, [sp, #80]	; 0x50
 80055d2:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 80055d4:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
 80055d8:	9418      	str	r4, [sp, #96]	; 0x60
 80055da:	ea20 75e0 	bic.w	r5, r0, r0, asr #31
 80055de:	9010      	str	r0, [sp, #64]	; 0x40
 80055e0:	950d      	str	r5, [sp, #52]	; 0x34
 80055e2:	f7ff b80e 	b.w	8004602 <_svfprintf_r+0x282>
 80055e6:	980e      	ldr	r0, [sp, #56]	; 0x38
 80055e8:	aa2b      	add	r2, sp, #172	; 0xac
 80055ea:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80055ec:	f002 fb6c 	bl	8007cc8 <__ssprint_r>
 80055f0:	2800      	cmp	r0, #0
 80055f2:	f47e afaa 	bne.w	800454a <_svfprintf_r+0x1ca>
 80055f6:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 80055f8:	af38      	add	r7, sp, #224	; 0xe0
 80055fa:	e4b1      	b.n	8004f60 <_svfprintf_r+0xbe0>
 80055fc:	0800a464 	stmdaeq	r0, {r2, r5, r6, sl, sp, pc}
 8005600:	980e      	ldr	r0, [sp, #56]	; 0x38
 8005602:	aa2b      	add	r2, sp, #172	; 0xac
 8005604:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005606:	f002 fb5f 	bl	8007cc8 <__ssprint_r>
 800560a:	2800      	cmp	r0, #0
 800560c:	f47e af9d 	bne.w	800454a <_svfprintf_r+0x1ca>
 8005610:	9b25      	ldr	r3, [sp, #148]	; 0x94
 8005612:	af38      	add	r7, sp, #224	; 0xe0
 8005614:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8005616:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 8005618:	1ad3      	subs	r3, r2, r3
 800561a:	e5a7      	b.n	800516c <_svfprintf_r+0xdec>
 800561c:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800561e:	46c2      	mov	sl, r8
 8005620:	f64a 0890 	movw	r8, #43152	; 0xa890
 8005624:	9414      	str	r4, [sp, #80]	; 0x50
 8005626:	2d06      	cmp	r5, #6
 8005628:	bf28      	it	cs
 800562a:	2506      	movcs	r5, #6
 800562c:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 8005630:	9510      	str	r5, [sp, #64]	; 0x40
 8005632:	4654      	mov	r4, sl
 8005634:	ea25 75e5 	bic.w	r5, r5, r5, asr #31
 8005638:	f8cd a060 	str.w	sl, [sp, #96]	; 0x60
 800563c:	950d      	str	r5, [sp, #52]	; 0x34
 800563e:	f6c0 0800 	movt	r8, #2048	; 0x800
 8005642:	f7fe bfde 	b.w	8004602 <_svfprintf_r+0x282>
 8005646:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8005648:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
 800564c:	2400      	movs	r4, #0
 800564e:	930d      	str	r3, [sp, #52]	; 0x34
 8005650:	f88d a08f 	strb.w	sl, [sp, #143]	; 0x8f
 8005654:	950a      	str	r5, [sp, #40]	; 0x28
 8005656:	940c      	str	r4, [sp, #48]	; 0x30
 8005658:	f7fe bfd6 	b.w	8004608 <_svfprintf_r+0x288>
 800565c:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
 8005660:	f88d a08f 	strb.w	sl, [sp, #143]	; 0x8f
 8005664:	f7ff b9b2 	b.w	80049cc <_svfprintf_r+0x64c>
 8005668:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800566a:	ebc8 0303 	rsb	r3, r8, r3
 800566e:	9311      	str	r3, [sp, #68]	; 0x44
 8005670:	9b25      	ldr	r3, [sp, #148]	; 0x94
 8005672:	1cda      	adds	r2, r3, #3
 8005674:	db11      	blt.n	800569a <_svfprintf_r+0x131a>
 8005676:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 8005678:	429c      	cmp	r4, r3
 800567a:	db0e      	blt.n	800569a <_svfprintf_r+0x131a>
 800567c:	9318      	str	r3, [sp, #96]	; 0x60
 800567e:	e753      	b.n	8005528 <_svfprintf_r+0x11a8>
 8005680:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005682:	9414      	str	r4, [sp, #80]	; 0x50
 8005684:	ea25 75e5 	bic.w	r5, r5, r5, asr #31
 8005688:	950d      	str	r5, [sp, #52]	; 0x34
 800568a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800568c:	9018      	str	r0, [sp, #96]	; 0x60
 800568e:	900c      	str	r0, [sp, #48]	; 0x30
 8005690:	9510      	str	r5, [sp, #64]	; 0x40
 8005692:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
 8005696:	f7fe bfb4 	b.w	8004602 <_svfprintf_r+0x282>
 800569a:	9d16      	ldr	r5, [sp, #88]	; 0x58
 800569c:	3d02      	subs	r5, #2
 800569e:	9516      	str	r5, [sp, #88]	; 0x58
 80056a0:	3b01      	subs	r3, #1
 80056a2:	9d16      	ldr	r5, [sp, #88]	; 0x58
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	9325      	str	r3, [sp, #148]	; 0x94
 80056a8:	bfba      	itte	lt
 80056aa:	425b      	neglt	r3, r3
 80056ac:	222d      	movlt	r2, #45	; 0x2d
 80056ae:	222b      	movge	r2, #43	; 0x2b
 80056b0:	2b09      	cmp	r3, #9
 80056b2:	f88d 509c 	strb.w	r5, [sp, #156]	; 0x9c
 80056b6:	f88d 209d 	strb.w	r2, [sp, #157]	; 0x9d
 80056ba:	dc43      	bgt.n	8005744 <_svfprintf_r+0x13c4>
 80056bc:	3330      	adds	r3, #48	; 0x30
 80056be:	f88d 309f 	strb.w	r3, [sp, #159]	; 0x9f
 80056c2:	2330      	movs	r3, #48	; 0x30
 80056c4:	f88d 309e 	strb.w	r3, [sp, #158]	; 0x9e
 80056c8:	ab28      	add	r3, sp, #160	; 0xa0
 80056ca:	9d11      	ldr	r5, [sp, #68]	; 0x44
 80056cc:	aa27      	add	r2, sp, #156	; 0x9c
 80056ce:	9c11      	ldr	r4, [sp, #68]	; 0x44
 80056d0:	1a9a      	subs	r2, r3, r2
 80056d2:	2d01      	cmp	r5, #1
 80056d4:	921e      	str	r2, [sp, #120]	; 0x78
 80056d6:	4414      	add	r4, r2
 80056d8:	9410      	str	r4, [sp, #64]	; 0x40
 80056da:	dd78      	ble.n	80057ce <_svfprintf_r+0x144e>
 80056dc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80056de:	2400      	movs	r4, #0
 80056e0:	9418      	str	r4, [sp, #96]	; 0x60
 80056e2:	3301      	adds	r3, #1
 80056e4:	9310      	str	r3, [sp, #64]	; 0x40
 80056e6:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80056ea:	e733      	b.n	8005554 <_svfprintf_r+0x11d4>
 80056ec:	980e      	ldr	r0, [sp, #56]	; 0x38
 80056ee:	aa2b      	add	r2, sp, #172	; 0xac
 80056f0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80056f2:	f002 fae9 	bl	8007cc8 <__ssprint_r>
 80056f6:	2800      	cmp	r0, #0
 80056f8:	f47e af27 	bne.w	800454a <_svfprintf_r+0x1ca>
 80056fc:	9925      	ldr	r1, [sp, #148]	; 0x94
 80056fe:	af38      	add	r7, sp, #224	; 0xe0
 8005700:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
 8005702:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8005704:	e638      	b.n	8005378 <_svfprintf_r+0xff8>
 8005706:	9d18      	ldr	r5, [sp, #96]	; 0x60
 8005708:	9c11      	ldr	r4, [sp, #68]	; 0x44
 800570a:	2d00      	cmp	r5, #0
 800570c:	bfd4      	ite	le
 800570e:	f1c5 0302 	rsble	r3, r5, #2
 8005712:	2301      	movgt	r3, #1
 8005714:	441c      	add	r4, r3
 8005716:	2567      	movs	r5, #103	; 0x67
 8005718:	9410      	str	r4, [sp, #64]	; 0x40
 800571a:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
 800571e:	9516      	str	r5, [sp, #88]	; 0x58
 8005720:	e718      	b.n	8005554 <_svfprintf_r+0x11d4>
 8005722:	2002      	movs	r0, #2
 8005724:	e699      	b.n	800545a <_svfprintf_r+0x10da>
 8005726:	9d25      	ldr	r5, [sp, #148]	; 0x94
 8005728:	2d00      	cmp	r5, #0
 800572a:	9518      	str	r5, [sp, #96]	; 0x60
 800572c:	dd58      	ble.n	80057e0 <_svfprintf_r+0x1460>
 800572e:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 8005730:	2c00      	cmp	r4, #0
 8005732:	d144      	bne.n	80057be <_svfprintf_r+0x143e>
 8005734:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8005736:	07ed      	lsls	r5, r5, #31
 8005738:	d441      	bmi.n	80057be <_svfprintf_r+0x143e>
 800573a:	9c18      	ldr	r4, [sp, #96]	; 0x60
 800573c:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
 8005740:	9410      	str	r4, [sp, #64]	; 0x40
 8005742:	e707      	b.n	8005554 <_svfprintf_r+0x11d4>
 8005744:	f246 6167 	movw	r1, #26215	; 0x6667
 8005748:	f10d 05aa 	add.w	r5, sp, #170	; 0xaa
 800574c:	f2c6 6166 	movt	r1, #26214	; 0x6666
 8005750:	fb81 2003 	smull	r2, r0, r1, r3
 8005754:	17da      	asrs	r2, r3, #31
 8005756:	462c      	mov	r4, r5
 8005758:	3d01      	subs	r5, #1
 800575a:	ebc2 02a0 	rsb	r2, r2, r0, asr #2
 800575e:	eb02 0082 	add.w	r0, r2, r2, lsl #2
 8005762:	eba3 0040 	sub.w	r0, r3, r0, lsl #1
 8005766:	4613      	mov	r3, r2
 8005768:	2b09      	cmp	r3, #9
 800576a:	f100 0230 	add.w	r2, r0, #48	; 0x30
 800576e:	7022      	strb	r2, [r4, #0]
 8005770:	dcee      	bgt.n	8005750 <_svfprintf_r+0x13d0>
 8005772:	f10d 00ab 	add.w	r0, sp, #171	; 0xab
 8005776:	3330      	adds	r3, #48	; 0x30
 8005778:	42a8      	cmp	r0, r5
 800577a:	b2da      	uxtb	r2, r3
 800577c:	f804 2c01 	strb.w	r2, [r4, #-1]
 8005780:	d953      	bls.n	800582a <_svfprintf_r+0x14aa>
 8005782:	f10d 019d 	add.w	r1, sp, #157	; 0x9d
 8005786:	4623      	mov	r3, r4
 8005788:	e001      	b.n	800578e <_svfprintf_r+0x140e>
 800578a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800578e:	4283      	cmp	r3, r0
 8005790:	f801 2f01 	strb.w	r2, [r1, #1]!
 8005794:	d1f9      	bne.n	800578a <_svfprintf_r+0x140a>
 8005796:	ad48      	add	r5, sp, #288	; 0x120
 8005798:	ebc4 0345 	rsb	r3, r4, r5, lsl #1
 800579c:	3bf6      	subs	r3, #246	; 0xf6
 800579e:	e794      	b.n	80056ca <_svfprintf_r+0x134a>
 80057a0:	981b      	ldr	r0, [sp, #108]	; 0x6c
 80057a2:	2200      	movs	r2, #0
 80057a4:	2300      	movs	r3, #0
 80057a6:	4651      	mov	r1, sl
 80057a8:	f004 fa54 	bl	8009c54 <__aeabi_dcmpeq>
 80057ac:	2800      	cmp	r0, #0
 80057ae:	f47f ae73 	bne.w	8005498 <_svfprintf_r+0x1118>
 80057b2:	980c      	ldr	r0, [sp, #48]	; 0x30
 80057b4:	f1c0 0301 	rsb	r3, r0, #1
 80057b8:	9325      	str	r3, [sp, #148]	; 0x94
 80057ba:	441c      	add	r4, r3
 80057bc:	e692      	b.n	80054e4 <_svfprintf_r+0x1164>
 80057be:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80057c0:	9c18      	ldr	r4, [sp, #96]	; 0x60
 80057c2:	1c6b      	adds	r3, r5, #1
 80057c4:	441c      	add	r4, r3
 80057c6:	9410      	str	r4, [sp, #64]	; 0x40
 80057c8:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
 80057cc:	e6c2      	b.n	8005554 <_svfprintf_r+0x11d4>
 80057ce:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80057d0:	f014 0301 	ands.w	r3, r4, #1
 80057d4:	d182      	bne.n	80056dc <_svfprintf_r+0x135c>
 80057d6:	9d10      	ldr	r5, [sp, #64]	; 0x40
 80057d8:	9318      	str	r3, [sp, #96]	; 0x60
 80057da:	ea25 73e5 	bic.w	r3, r5, r5, asr #31
 80057de:	e6b9      	b.n	8005554 <_svfprintf_r+0x11d4>
 80057e0:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80057e2:	b935      	cbnz	r5, 80057f2 <_svfprintf_r+0x1472>
 80057e4:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80057e6:	07e4      	lsls	r4, r4, #31
 80057e8:	bf5c      	itt	pl
 80057ea:	2301      	movpl	r3, #1
 80057ec:	9310      	strpl	r3, [sp, #64]	; 0x40
 80057ee:	f57f aeb1 	bpl.w	8005554 <_svfprintf_r+0x11d4>
 80057f2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80057f4:	3502      	adds	r5, #2
 80057f6:	9510      	str	r5, [sp, #64]	; 0x40
 80057f8:	ea25 73e5 	bic.w	r3, r5, r5, asr #31
 80057fc:	e6aa      	b.n	8005554 <_svfprintf_r+0x11d4>
 80057fe:	9d14      	ldr	r5, [sp, #80]	; 0x50
 8005800:	f899 3001 	ldrb.w	r3, [r9, #1]
 8005804:	46a1      	mov	r9, r4
 8005806:	682d      	ldr	r5, [r5, #0]
 8005808:	950c      	str	r5, [sp, #48]	; 0x30
 800580a:	9d14      	ldr	r5, [sp, #80]	; 0x50
 800580c:	1d29      	adds	r1, r5, #4
 800580e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005810:	9114      	str	r1, [sp, #80]	; 0x50
 8005812:	2d00      	cmp	r5, #0
 8005814:	f6be ae1d 	bge.w	8004452 <_svfprintf_r+0xd2>
 8005818:	f7fe be18 	b.w	800444c <_svfprintf_r+0xcc>
 800581c:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 800581e:	230c      	movs	r3, #12
 8005820:	f04f 30ff 	mov.w	r0, #4294967295
 8005824:	602b      	str	r3, [r5, #0]
 8005826:	f7fe be98 	b.w	800455a <_svfprintf_r+0x1da>
 800582a:	f10d 039e 	add.w	r3, sp, #158	; 0x9e
 800582e:	e74c      	b.n	80056ca <_svfprintf_r+0x134a>
 8005830:	9b25      	ldr	r3, [sp, #148]	; 0x94
 8005832:	e735      	b.n	80056a0 <_svfprintf_r+0x1320>
 8005834:	0000      	movs	r0, r0
	...

08005838 <quorem>:
 8005838:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800583c:	468c      	mov	ip, r1
 800583e:	6903      	ldr	r3, [r0, #16]
 8005840:	4683      	mov	fp, r0
 8005842:	690d      	ldr	r5, [r1, #16]
 8005844:	b085      	sub	sp, #20
 8005846:	429d      	cmp	r5, r3
 8005848:	bfc8      	it	gt
 800584a:	2000      	movgt	r0, #0
 800584c:	f300 8096 	bgt.w	800597c <quorem+0x144>
 8005850:	3d01      	subs	r5, #1
 8005852:	f101 0414 	add.w	r4, r1, #20
 8005856:	f10b 0a14 	add.w	sl, fp, #20
 800585a:	f854 1025 	ldr.w	r1, [r4, r5, lsl #2]
 800585e:	00aa      	lsls	r2, r5, #2
 8005860:	f85a 0025 	ldr.w	r0, [sl, r5, lsl #2]
 8005864:	4691      	mov	r9, r2
 8005866:	3101      	adds	r1, #1
 8005868:	9202      	str	r2, [sp, #8]
 800586a:	f8cd c004 	str.w	ip, [sp, #4]
 800586e:	4452      	add	r2, sl
 8005870:	9203      	str	r2, [sp, #12]
 8005872:	f003 fc91 	bl	8009198 <__aeabi_uidiv>
 8005876:	44a1      	add	r9, r4
 8005878:	f8dd c004 	ldr.w	ip, [sp, #4]
 800587c:	4680      	mov	r8, r0
 800587e:	2800      	cmp	r0, #0
 8005880:	d041      	beq.n	8005906 <quorem+0xce>
 8005882:	2100      	movs	r1, #0
 8005884:	4622      	mov	r2, r4
 8005886:	4608      	mov	r0, r1
 8005888:	4653      	mov	r3, sl
 800588a:	460f      	mov	r7, r1
 800588c:	f852 1b04 	ldr.w	r1, [r2], #4
 8005890:	681e      	ldr	r6, [r3, #0]
 8005892:	4591      	cmp	r9, r2
 8005894:	fa1f fe81 	uxth.w	lr, r1
 8005898:	ea4f 4111 	mov.w	r1, r1, lsr #16
 800589c:	fb0e 7708 	mla	r7, lr, r8, r7
 80058a0:	fa1f fe86 	uxth.w	lr, r6
 80058a4:	fb01 f108 	mul.w	r1, r1, r8
 80058a8:	eb01 4117 	add.w	r1, r1, r7, lsr #16
 80058ac:	b2bf      	uxth	r7, r7
 80058ae:	ebc7 0000 	rsb	r0, r7, r0
 80058b2:	4486      	add	lr, r0
 80058b4:	b288      	uxth	r0, r1
 80058b6:	ebc0 4016 	rsb	r0, r0, r6, lsr #16
 80058ba:	ea4f 4711 	mov.w	r7, r1, lsr #16
 80058be:	eb00 402e 	add.w	r0, r0, lr, asr #16
 80058c2:	fa1f fe8e 	uxth.w	lr, lr
 80058c6:	ea4e 4100 	orr.w	r1, lr, r0, lsl #16
 80058ca:	ea4f 4020 	mov.w	r0, r0, asr #16
 80058ce:	f843 1b04 	str.w	r1, [r3], #4
 80058d2:	d2db      	bcs.n	800588c <quorem+0x54>
 80058d4:	9a02      	ldr	r2, [sp, #8]
 80058d6:	f85a 3002 	ldr.w	r3, [sl, r2]
 80058da:	b9a3      	cbnz	r3, 8005906 <quorem+0xce>
 80058dc:	9a03      	ldr	r2, [sp, #12]
 80058de:	1f13      	subs	r3, r2, #4
 80058e0:	459a      	cmp	sl, r3
 80058e2:	d20e      	bcs.n	8005902 <quorem+0xca>
 80058e4:	f852 3c04 	ldr.w	r3, [r2, #-4]
 80058e8:	b95b      	cbnz	r3, 8005902 <quorem+0xca>
 80058ea:	f1a2 0308 	sub.w	r3, r2, #8
 80058ee:	e001      	b.n	80058f4 <quorem+0xbc>
 80058f0:	6812      	ldr	r2, [r2, #0]
 80058f2:	b932      	cbnz	r2, 8005902 <quorem+0xca>
 80058f4:	459a      	cmp	sl, r3
 80058f6:	461a      	mov	r2, r3
 80058f8:	f105 35ff 	add.w	r5, r5, #4294967295
 80058fc:	f1a3 0304 	sub.w	r3, r3, #4
 8005900:	d3f6      	bcc.n	80058f0 <quorem+0xb8>
 8005902:	f8cb 5010 	str.w	r5, [fp, #16]
 8005906:	4661      	mov	r1, ip
 8005908:	4658      	mov	r0, fp
 800590a:	f001 fe47 	bl	800759c <__mcmp>
 800590e:	2800      	cmp	r0, #0
 8005910:	db33      	blt.n	800597a <quorem+0x142>
 8005912:	f108 0801 	add.w	r8, r8, #1
 8005916:	4653      	mov	r3, sl
 8005918:	2200      	movs	r2, #0
 800591a:	f854 6b04 	ldr.w	r6, [r4], #4
 800591e:	6818      	ldr	r0, [r3, #0]
 8005920:	45a1      	cmp	r9, r4
 8005922:	b2b1      	uxth	r1, r6
 8005924:	ea4f 4616 	mov.w	r6, r6, lsr #16
 8005928:	ebc1 0202 	rsb	r2, r1, r2
 800592c:	b287      	uxth	r7, r0
 800592e:	eb02 0107 	add.w	r1, r2, r7
 8005932:	ebc6 4210 	rsb	r2, r6, r0, lsr #16
 8005936:	eb02 4221 	add.w	r2, r2, r1, asr #16
 800593a:	b289      	uxth	r1, r1
 800593c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8005940:	ea4f 4222 	mov.w	r2, r2, asr #16
 8005944:	f843 1b04 	str.w	r1, [r3], #4
 8005948:	d2e7      	bcs.n	800591a <quorem+0xe2>
 800594a:	f85a 2025 	ldr.w	r2, [sl, r5, lsl #2]
 800594e:	eb0a 0385 	add.w	r3, sl, r5, lsl #2
 8005952:	b992      	cbnz	r2, 800597a <quorem+0x142>
 8005954:	1f1a      	subs	r2, r3, #4
 8005956:	4592      	cmp	sl, r2
 8005958:	d20d      	bcs.n	8005976 <quorem+0x13e>
 800595a:	f853 2c04 	ldr.w	r2, [r3, #-4]
 800595e:	b952      	cbnz	r2, 8005976 <quorem+0x13e>
 8005960:	3b08      	subs	r3, #8
 8005962:	e001      	b.n	8005968 <quorem+0x130>
 8005964:	6812      	ldr	r2, [r2, #0]
 8005966:	b932      	cbnz	r2, 8005976 <quorem+0x13e>
 8005968:	459a      	cmp	sl, r3
 800596a:	461a      	mov	r2, r3
 800596c:	f105 35ff 	add.w	r5, r5, #4294967295
 8005970:	f1a3 0304 	sub.w	r3, r3, #4
 8005974:	d3f6      	bcc.n	8005964 <quorem+0x12c>
 8005976:	f8cb 5010 	str.w	r5, [fp, #16]
 800597a:	4640      	mov	r0, r8
 800597c:	b005      	add	sp, #20
 800597e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005982:	bf00      	nop

08005984 <_dtoa_r>:
 8005984:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005988:	b09b      	sub	sp, #108	; 0x6c
 800598a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800598c:	4604      	mov	r4, r0
 800598e:	4692      	mov	sl, r2
 8005990:	469b      	mov	fp, r3
 8005992:	9d27      	ldr	r5, [sp, #156]	; 0x9c
 8005994:	2e00      	cmp	r6, #0
 8005996:	f000 82bb 	beq.w	8005f10 <_dtoa_r+0x58c>
 800599a:	6833      	ldr	r3, [r6, #0]
 800599c:	b153      	cbz	r3, 80059b4 <_dtoa_r+0x30>
 800599e:	6872      	ldr	r2, [r6, #4]
 80059a0:	2601      	movs	r6, #1
 80059a2:	4619      	mov	r1, r3
 80059a4:	4096      	lsls	r6, r2
 80059a6:	609e      	str	r6, [r3, #8]
 80059a8:	605a      	str	r2, [r3, #4]
 80059aa:	f001 fb9d 	bl	80070e8 <_Bfree>
 80059ae:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80059b0:	2200      	movs	r2, #0
 80059b2:	601a      	str	r2, [r3, #0]
 80059b4:	f1bb 0f00 	cmp.w	fp, #0
 80059b8:	bfb4      	ite	lt
 80059ba:	2301      	movlt	r3, #1
 80059bc:	2300      	movge	r3, #0
 80059be:	602b      	str	r3, [r5, #0]
 80059c0:	f04f 0300 	mov.w	r3, #0
 80059c4:	bfb4      	ite	lt
 80059c6:	f02b 4900 	biclt.w	r9, fp, #2147483648	; 0x80000000
 80059ca:	46d9      	movge	r9, fp
 80059cc:	461a      	mov	r2, r3
 80059ce:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
 80059d2:	f6c7 72f0 	movt	r2, #32752	; 0x7ff0
 80059d6:	ea09 0303 	and.w	r3, r9, r3
 80059da:	bfb8      	it	lt
 80059dc:	46cb      	movlt	fp, r9
 80059de:	4293      	cmp	r3, r2
 80059e0:	d014      	beq.n	8005a0c <_dtoa_r+0x88>
 80059e2:	2200      	movs	r2, #0
 80059e4:	2300      	movs	r3, #0
 80059e6:	4650      	mov	r0, sl
 80059e8:	4659      	mov	r1, fp
 80059ea:	f004 f933 	bl	8009c54 <__aeabi_dcmpeq>
 80059ee:	4680      	mov	r8, r0
 80059f0:	b328      	cbz	r0, 8005a3e <_dtoa_r+0xba>
 80059f2:	9e26      	ldr	r6, [sp, #152]	; 0x98
 80059f4:	2301      	movs	r3, #1
 80059f6:	6033      	str	r3, [r6, #0]
 80059f8:	9e28      	ldr	r6, [sp, #160]	; 0xa0
 80059fa:	2e00      	cmp	r6, #0
 80059fc:	f000 80dc 	beq.w	8005bb8 <_dtoa_r+0x234>
 8005a00:	4baf      	ldr	r3, [pc, #700]	; (8005cc0 <_dtoa_r+0x33c>)
 8005a02:	1e58      	subs	r0, r3, #1
 8005a04:	6033      	str	r3, [r6, #0]
 8005a06:	b01b      	add	sp, #108	; 0x6c
 8005a08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005a0c:	9e26      	ldr	r6, [sp, #152]	; 0x98
 8005a0e:	f64a 00a8 	movw	r0, #43176	; 0xa8a8
 8005a12:	f242 730f 	movw	r3, #9999	; 0x270f
 8005a16:	f6c0 0000 	movt	r0, #2048	; 0x800
 8005a1a:	6033      	str	r3, [r6, #0]
 8005a1c:	f1ba 0f00 	cmp.w	sl, #0
 8005a20:	f000 80aa 	beq.w	8005b78 <_dtoa_r+0x1f4>
 8005a24:	9e28      	ldr	r6, [sp, #160]	; 0xa0
 8005a26:	2e00      	cmp	r6, #0
 8005a28:	d0ed      	beq.n	8005a06 <_dtoa_r+0x82>
 8005a2a:	78c3      	ldrb	r3, [r0, #3]
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	f040 80b2 	bne.w	8005b96 <_dtoa_r+0x212>
 8005a32:	1cc3      	adds	r3, r0, #3
 8005a34:	9e28      	ldr	r6, [sp, #160]	; 0xa0
 8005a36:	6033      	str	r3, [r6, #0]
 8005a38:	b01b      	add	sp, #108	; 0x6c
 8005a3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005a3e:	aa19      	add	r2, sp, #100	; 0x64
 8005a40:	ab18      	add	r3, sp, #96	; 0x60
 8005a42:	9200      	str	r2, [sp, #0]
 8005a44:	4620      	mov	r0, r4
 8005a46:	9301      	str	r3, [sp, #4]
 8005a48:	4652      	mov	r2, sl
 8005a4a:	465b      	mov	r3, fp
 8005a4c:	f001 feb6 	bl	80077bc <__d2b>
 8005a50:	ea5f 5519 	movs.w	r5, r9, lsr #20
 8005a54:	900b      	str	r0, [sp, #44]	; 0x2c
 8005a56:	f040 80a1 	bne.w	8005b9c <_dtoa_r+0x218>
 8005a5a:	9f18      	ldr	r7, [sp, #96]	; 0x60
 8005a5c:	f46f 6382 	mvn.w	r3, #1040	; 0x410
 8005a60:	9d19      	ldr	r5, [sp, #100]	; 0x64
 8005a62:	443d      	add	r5, r7
 8005a64:	429d      	cmp	r5, r3
 8005a66:	f2c0 8278 	blt.w	8005f5a <_dtoa_r+0x5d6>
 8005a6a:	f64f 430e 	movw	r3, #64526	; 0xfc0e
 8005a6e:	f205 4212 	addw	r2, r5, #1042	; 0x412
 8005a72:	f6cf 73ff 	movt	r3, #65535	; 0xffff
 8005a76:	fa2a f202 	lsr.w	r2, sl, r2
 8005a7a:	1b5b      	subs	r3, r3, r5
 8005a7c:	fa09 f003 	lsl.w	r0, r9, r3
 8005a80:	4310      	orrs	r0, r2
 8005a82:	f003 fe09 	bl	8009698 <__aeabi_ui2d>
 8005a86:	3d01      	subs	r5, #1
 8005a88:	46b8      	mov	r8, r7
 8005a8a:	2601      	movs	r6, #1
 8005a8c:	9615      	str	r6, [sp, #84]	; 0x54
 8005a8e:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8005a92:	2300      	movs	r3, #0
 8005a94:	2200      	movs	r2, #0
 8005a96:	f6c3 73f8 	movt	r3, #16376	; 0x3ff8
 8005a9a:	f003 fcbf 	bl	800941c <__aeabi_dsub>
 8005a9e:	a382      	add	r3, pc, #520	; (adr r3, 8005ca8 <_dtoa_r+0x324>)
 8005aa0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005aa4:	f003 fe6e 	bl	8009784 <__aeabi_dmul>
 8005aa8:	a381      	add	r3, pc, #516	; (adr r3, 8005cb0 <_dtoa_r+0x32c>)
 8005aaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005aae:	f003 fcb7 	bl	8009420 <__adddf3>
 8005ab2:	4606      	mov	r6, r0
 8005ab4:	4628      	mov	r0, r5
 8005ab6:	460f      	mov	r7, r1
 8005ab8:	f003 fdfe 	bl	80096b8 <__aeabi_i2d>
 8005abc:	a37e      	add	r3, pc, #504	; (adr r3, 8005cb8 <_dtoa_r+0x334>)
 8005abe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ac2:	f003 fe5f 	bl	8009784 <__aeabi_dmul>
 8005ac6:	4602      	mov	r2, r0
 8005ac8:	460b      	mov	r3, r1
 8005aca:	4630      	mov	r0, r6
 8005acc:	4639      	mov	r1, r7
 8005ace:	f003 fca7 	bl	8009420 <__adddf3>
 8005ad2:	4606      	mov	r6, r0
 8005ad4:	460f      	mov	r7, r1
 8005ad6:	f004 f8ef 	bl	8009cb8 <__aeabi_d2iz>
 8005ada:	4639      	mov	r1, r7
 8005adc:	2200      	movs	r2, #0
 8005ade:	2300      	movs	r3, #0
 8005ae0:	9004      	str	r0, [sp, #16]
 8005ae2:	4630      	mov	r0, r6
 8005ae4:	f004 f8c0 	bl	8009c68 <__aeabi_dcmplt>
 8005ae8:	2800      	cmp	r0, #0
 8005aea:	f040 8226 	bne.w	8005f3a <_dtoa_r+0x5b6>
 8005aee:	9e04      	ldr	r6, [sp, #16]
 8005af0:	2e16      	cmp	r6, #22
 8005af2:	bf84      	itt	hi
 8005af4:	2601      	movhi	r6, #1
 8005af6:	960f      	strhi	r6, [sp, #60]	; 0x3c
 8005af8:	d812      	bhi.n	8005b20 <_dtoa_r+0x19c>
 8005afa:	f24a 4188 	movw	r1, #42120	; 0xa488
 8005afe:	4652      	mov	r2, sl
 8005b00:	f6c0 0100 	movt	r1, #2048	; 0x800
 8005b04:	465b      	mov	r3, fp
 8005b06:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8005b0a:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005b0e:	f004 f8c9 	bl	8009ca4 <__aeabi_dcmpgt>
 8005b12:	2800      	cmp	r0, #0
 8005b14:	f000 821f 	beq.w	8005f56 <_dtoa_r+0x5d2>
 8005b18:	3e01      	subs	r6, #1
 8005b1a:	9604      	str	r6, [sp, #16]
 8005b1c:	2600      	movs	r6, #0
 8005b1e:	960f      	str	r6, [sp, #60]	; 0x3c
 8005b20:	ebc5 0508 	rsb	r5, r5, r8
 8005b24:	3d01      	subs	r5, #1
 8005b26:	9506      	str	r5, [sp, #24]
 8005b28:	bf49      	itett	mi
 8005b2a:	426e      	negmi	r6, r5
 8005b2c:	2600      	movpl	r6, #0
 8005b2e:	960a      	strmi	r6, [sp, #40]	; 0x28
 8005b30:	2600      	movmi	r6, #0
 8005b32:	bf54      	ite	pl
 8005b34:	960a      	strpl	r6, [sp, #40]	; 0x28
 8005b36:	9606      	strmi	r6, [sp, #24]
 8005b38:	9e04      	ldr	r6, [sp, #16]
 8005b3a:	2e00      	cmp	r6, #0
 8005b3c:	f2c0 81f1 	blt.w	8005f22 <_dtoa_r+0x59e>
 8005b40:	f8dd e018 	ldr.w	lr, [sp, #24]
 8005b44:	960e      	str	r6, [sp, #56]	; 0x38
 8005b46:	44b6      	add	lr, r6
 8005b48:	2600      	movs	r6, #0
 8005b4a:	f8cd e018 	str.w	lr, [sp, #24]
 8005b4e:	960c      	str	r6, [sp, #48]	; 0x30
 8005b50:	9e24      	ldr	r6, [sp, #144]	; 0x90
 8005b52:	2e09      	cmp	r6, #9
 8005b54:	d835      	bhi.n	8005bc2 <_dtoa_r+0x23e>
 8005b56:	2e05      	cmp	r6, #5
 8005b58:	bfc4      	itt	gt
 8005b5a:	3e04      	subgt	r6, #4
 8005b5c:	9624      	strgt	r6, [sp, #144]	; 0x90
 8005b5e:	9e24      	ldr	r6, [sp, #144]	; 0x90
 8005b60:	bfcc      	ite	gt
 8005b62:	2500      	movgt	r5, #0
 8005b64:	2501      	movle	r5, #1
 8005b66:	1eb3      	subs	r3, r6, #2
 8005b68:	2b03      	cmp	r3, #3
 8005b6a:	d82c      	bhi.n	8005bc6 <_dtoa_r+0x242>
 8005b6c:	e8df f013 	tbh	[pc, r3, lsl #1]
 8005b70:	02290361 	eoreq	r0, r9, #-2080374783	; 0x84000001
 8005b74:	058d0370 	streq	r0, [sp, #880]	; 0x370
 8005b78:	f64a 029c 	movw	r2, #43164	; 0xa89c
 8005b7c:	f64a 03a8 	movw	r3, #43176	; 0xa8a8
 8005b80:	f3c9 0013 	ubfx	r0, r9, #0, #20
 8005b84:	f6c0 0200 	movt	r2, #2048	; 0x800
 8005b88:	f6c0 0300 	movt	r3, #2048	; 0x800
 8005b8c:	2800      	cmp	r0, #0
 8005b8e:	bf0c      	ite	eq
 8005b90:	4610      	moveq	r0, r2
 8005b92:	4618      	movne	r0, r3
 8005b94:	e746      	b.n	8005a24 <_dtoa_r+0xa0>
 8005b96:	f100 0308 	add.w	r3, r0, #8
 8005b9a:	e74b      	b.n	8005a34 <_dtoa_r+0xb0>
 8005b9c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8005ba0:	f8cd 8054 	str.w	r8, [sp, #84]	; 0x54
 8005ba4:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8005ba8:	4650      	mov	r0, sl
 8005baa:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8005bae:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8005bb2:	f443 1140 	orr.w	r1, r3, #3145728	; 0x300000
 8005bb6:	e76c      	b.n	8005a92 <_dtoa_r+0x10e>
 8005bb8:	f64a 0098 	movw	r0, #43160	; 0xa898
 8005bbc:	f6c0 0000 	movt	r0, #2048	; 0x800
 8005bc0:	e721      	b.n	8005a06 <_dtoa_r+0x82>
 8005bc2:	2600      	movs	r6, #0
 8005bc4:	9624      	str	r6, [sp, #144]	; 0x90
 8005bc6:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8005bc8:	2300      	movs	r3, #0
 8005bca:	4619      	mov	r1, r3
 8005bcc:	4620      	mov	r0, r4
 8005bce:	f04f 36ff 	mov.w	r6, #4294967295
 8005bd2:	9325      	str	r3, [sp, #148]	; 0x94
 8005bd4:	606b      	str	r3, [r5, #4]
 8005bd6:	9609      	str	r6, [sp, #36]	; 0x24
 8005bd8:	9614      	str	r6, [sp, #80]	; 0x50
 8005bda:	f001 fa4f 	bl	800707c <_Balloc>
 8005bde:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005be0:	2601      	movs	r6, #1
 8005be2:	960d      	str	r6, [sp, #52]	; 0x34
 8005be4:	6028      	str	r0, [r5, #0]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	9308      	str	r3, [sp, #32]
 8005bea:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	f2c0 80c7 	blt.w	8005d80 <_dtoa_r+0x3fc>
 8005bf2:	9e04      	ldr	r6, [sp, #16]
 8005bf4:	2e0e      	cmp	r6, #14
 8005bf6:	f300 80c3 	bgt.w	8005d80 <_dtoa_r+0x3fc>
 8005bfa:	f8dd e094 	ldr.w	lr, [sp, #148]	; 0x94
 8005bfe:	f24a 4388 	movw	r3, #42120	; 0xa488
 8005c02:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8005c04:	f6c0 0300 	movt	r3, #2048	; 0x800
 8005c08:	ea4f 72de 	mov.w	r2, lr, lsr #31
 8005c0c:	2e00      	cmp	r6, #0
 8005c0e:	bfcc      	ite	gt
 8005c10:	2200      	movgt	r2, #0
 8005c12:	f002 0201 	andle.w	r2, r2, #1
 8005c16:	9e04      	ldr	r6, [sp, #16]
 8005c18:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8005c1c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8005c20:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005c24:	2a00      	cmp	r2, #0
 8005c26:	f040 846e 	bne.w	8006506 <_dtoa_r+0xb82>
 8005c2a:	4602      	mov	r2, r0
 8005c2c:	460b      	mov	r3, r1
 8005c2e:	4650      	mov	r0, sl
 8005c30:	4659      	mov	r1, fp
 8005c32:	f003 fed1 	bl	80099d8 <__aeabi_ddiv>
 8005c36:	9e08      	ldr	r6, [sp, #32]
 8005c38:	f004 f83e 	bl	8009cb8 <__aeabi_d2iz>
 8005c3c:	1c75      	adds	r5, r6, #1
 8005c3e:	4680      	mov	r8, r0
 8005c40:	f003 fd3a 	bl	80096b8 <__aeabi_i2d>
 8005c44:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005c48:	f003 fd9c 	bl	8009784 <__aeabi_dmul>
 8005c4c:	4602      	mov	r2, r0
 8005c4e:	460b      	mov	r3, r1
 8005c50:	4650      	mov	r0, sl
 8005c52:	4659      	mov	r1, fp
 8005c54:	f003 fbe2 	bl	800941c <__aeabi_dsub>
 8005c58:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005c5a:	f8dd e020 	ldr.w	lr, [sp, #32]
 8005c5e:	f108 0330 	add.w	r3, r8, #48	; 0x30
 8005c62:	2a01      	cmp	r2, #1
 8005c64:	f88e 3000 	strb.w	r3, [lr]
 8005c68:	4606      	mov	r6, r0
 8005c6a:	460f      	mov	r7, r1
 8005c6c:	d05b      	beq.n	8005d26 <_dtoa_r+0x3a2>
 8005c6e:	2300      	movs	r3, #0
 8005c70:	2200      	movs	r2, #0
 8005c72:	f2c4 0324 	movt	r3, #16420	; 0x4024
 8005c76:	f003 fd85 	bl	8009784 <__aeabi_dmul>
 8005c7a:	2200      	movs	r2, #0
 8005c7c:	2300      	movs	r3, #0
 8005c7e:	4606      	mov	r6, r0
 8005c80:	460f      	mov	r7, r1
 8005c82:	f003 ffe7 	bl	8009c54 <__aeabi_dcmpeq>
 8005c86:	2800      	cmp	r0, #0
 8005c88:	f040 8519 	bne.w	80066be <_dtoa_r+0xd3a>
 8005c8c:	f8dd a020 	ldr.w	sl, [sp, #32]
 8005c90:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005c92:	9908      	ldr	r1, [sp, #32]
 8005c94:	4482      	add	sl, r0
 8005c96:	f8cd a00c 	str.w	sl, [sp, #12]
 8005c9a:	f101 0902 	add.w	r9, r1, #2
 8005c9e:	e9dd ab06 	ldrd	sl, fp, [sp, #24]
 8005ca2:	e01a      	b.n	8005cda <_dtoa_r+0x356>
 8005ca4:	f3af 8000 	nop.w
 8005ca8:	636f4361 	cmnvs	pc, #-2080374783	; 0x84000001
 8005cac:	3fd287a7 	svccc	0x00d287a7
 8005cb0:	8b60c8b3 	blhi	9837f84 <__RW_LOAD_ADDR__+0x182d6cc>
 8005cb4:	3fc68a28 	svccc	0x00c68a28
 8005cb8:	509f79fb 			; <UNDEFINED> instruction: 0x509f79fb
 8005cbc:	3fd34413 	svccc	0x00d34413
 8005cc0:	0800a899 	stmdaeq	r0, {r0, r3, r4, r7, fp, sp, pc}
 8005cc4:	f003 fd5e 	bl	8009784 <__aeabi_dmul>
 8005cc8:	2200      	movs	r2, #0
 8005cca:	2300      	movs	r3, #0
 8005ccc:	4606      	mov	r6, r0
 8005cce:	460f      	mov	r7, r1
 8005cd0:	f003 ffc0 	bl	8009c54 <__aeabi_dcmpeq>
 8005cd4:	2800      	cmp	r0, #0
 8005cd6:	f040 84f2 	bne.w	80066be <_dtoa_r+0xd3a>
 8005cda:	4652      	mov	r2, sl
 8005cdc:	465b      	mov	r3, fp
 8005cde:	4630      	mov	r0, r6
 8005ce0:	4639      	mov	r1, r7
 8005ce2:	f003 fe79 	bl	80099d8 <__aeabi_ddiv>
 8005ce6:	464d      	mov	r5, r9
 8005ce8:	f003 ffe6 	bl	8009cb8 <__aeabi_d2iz>
 8005cec:	4680      	mov	r8, r0
 8005cee:	f003 fce3 	bl	80096b8 <__aeabi_i2d>
 8005cf2:	4652      	mov	r2, sl
 8005cf4:	465b      	mov	r3, fp
 8005cf6:	f003 fd45 	bl	8009784 <__aeabi_dmul>
 8005cfa:	4602      	mov	r2, r0
 8005cfc:	460b      	mov	r3, r1
 8005cfe:	4630      	mov	r0, r6
 8005d00:	4639      	mov	r1, r7
 8005d02:	f003 fb8b 	bl	800941c <__aeabi_dsub>
 8005d06:	f108 0e30 	add.w	lr, r8, #48	; 0x30
 8005d0a:	f809 ec01 	strb.w	lr, [r9, #-1]
 8005d0e:	2300      	movs	r3, #0
 8005d10:	f8dd e00c 	ldr.w	lr, [sp, #12]
 8005d14:	2200      	movs	r2, #0
 8005d16:	f2c4 0324 	movt	r3, #16420	; 0x4024
 8005d1a:	45f1      	cmp	r9, lr
 8005d1c:	f109 0901 	add.w	r9, r9, #1
 8005d20:	4606      	mov	r6, r0
 8005d22:	460f      	mov	r7, r1
 8005d24:	d1ce      	bne.n	8005cc4 <_dtoa_r+0x340>
 8005d26:	4632      	mov	r2, r6
 8005d28:	463b      	mov	r3, r7
 8005d2a:	4630      	mov	r0, r6
 8005d2c:	4639      	mov	r1, r7
 8005d2e:	f003 fb77 	bl	8009420 <__adddf3>
 8005d32:	4606      	mov	r6, r0
 8005d34:	460f      	mov	r7, r1
 8005d36:	4632      	mov	r2, r6
 8005d38:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005d3c:	463b      	mov	r3, r7
 8005d3e:	f003 ff93 	bl	8009c68 <__aeabi_dcmplt>
 8005d42:	2800      	cmp	r0, #0
 8005d44:	f000 8570 	beq.w	8006828 <_dtoa_r+0xea4>
 8005d48:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005d4c:	9e04      	ldr	r6, [sp, #16]
 8005d4e:	462a      	mov	r2, r5
 8005d50:	f815 8c01 	ldrb.w	r8, [r5, #-1]
 8005d54:	9508      	str	r5, [sp, #32]
 8005d56:	9616      	str	r6, [sp, #88]	; 0x58
 8005d58:	e005      	b.n	8005d66 <_dtoa_r+0x3e2>
 8005d5a:	454b      	cmp	r3, r9
 8005d5c:	f000 84b8 	beq.w	80066d0 <_dtoa_r+0xd4c>
 8005d60:	f813 8c01 	ldrb.w	r8, [r3, #-1]
 8005d64:	461a      	mov	r2, r3
 8005d66:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8005d6a:	f102 33ff 	add.w	r3, r2, #4294967295
 8005d6e:	d0f4      	beq.n	8005d5a <_dtoa_r+0x3d6>
 8005d70:	9e16      	ldr	r6, [sp, #88]	; 0x58
 8005d72:	9208      	str	r2, [sp, #32]
 8005d74:	f108 0201 	add.w	r2, r8, #1
 8005d78:	9604      	str	r6, [sp, #16]
 8005d7a:	b2d2      	uxtb	r2, r2
 8005d7c:	701a      	strb	r2, [r3, #0]
 8005d7e:	e0b1      	b.n	8005ee4 <_dtoa_r+0x560>
 8005d80:	9e0d      	ldr	r6, [sp, #52]	; 0x34
 8005d82:	2e00      	cmp	r6, #0
 8005d84:	f040 80f1 	bne.w	8005f6a <_dtoa_r+0x5e6>
 8005d88:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8005d8a:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8005d8c:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
 8005d90:	9806      	ldr	r0, [sp, #24]
 8005d92:	2800      	cmp	r0, #0
 8005d94:	bfc8      	it	gt
 8005d96:	2d00      	cmpgt	r5, #0
 8005d98:	dd09      	ble.n	8005dae <_dtoa_r+0x42a>
 8005d9a:	4603      	mov	r3, r0
 8005d9c:	990a      	ldr	r1, [sp, #40]	; 0x28
 8005d9e:	42ab      	cmp	r3, r5
 8005da0:	bfa8      	it	ge
 8005da2:	462b      	movge	r3, r5
 8005da4:	1aed      	subs	r5, r5, r3
 8005da6:	1ac9      	subs	r1, r1, r3
 8005da8:	1ac0      	subs	r0, r0, r3
 8005daa:	910a      	str	r1, [sp, #40]	; 0x28
 8005dac:	9006      	str	r0, [sp, #24]
 8005dae:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005db0:	2a00      	cmp	r2, #0
 8005db2:	dd1c      	ble.n	8005dee <_dtoa_r+0x46a>
 8005db4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	f000 8479 	beq.w	80066ae <_dtoa_r+0xd2a>
 8005dbc:	2e00      	cmp	r6, #0
 8005dbe:	dd10      	ble.n	8005de2 <_dtoa_r+0x45e>
 8005dc0:	4641      	mov	r1, r8
 8005dc2:	4632      	mov	r2, r6
 8005dc4:	4620      	mov	r0, r4
 8005dc6:	f001 fb31 	bl	800742c <__pow5mult>
 8005dca:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005dcc:	4680      	mov	r8, r0
 8005dce:	4620      	mov	r0, r4
 8005dd0:	4641      	mov	r1, r8
 8005dd2:	f001 fa8b 	bl	80072ec <__multiply>
 8005dd6:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005dd8:	4607      	mov	r7, r0
 8005dda:	4620      	mov	r0, r4
 8005ddc:	f001 f984 	bl	80070e8 <_Bfree>
 8005de0:	970b      	str	r7, [sp, #44]	; 0x2c
 8005de2:	f8dd e030 	ldr.w	lr, [sp, #48]	; 0x30
 8005de6:	ebbe 0206 	subs.w	r2, lr, r6
 8005dea:	f040 84a7 	bne.w	800673c <_dtoa_r+0xdb8>
 8005dee:	4620      	mov	r0, r4
 8005df0:	2101      	movs	r1, #1
 8005df2:	f001 fa71 	bl	80072d8 <__i2b>
 8005df6:	4606      	mov	r6, r0
 8005df8:	980e      	ldr	r0, [sp, #56]	; 0x38
 8005dfa:	2800      	cmp	r0, #0
 8005dfc:	dd05      	ble.n	8005e0a <_dtoa_r+0x486>
 8005dfe:	4631      	mov	r1, r6
 8005e00:	4620      	mov	r0, r4
 8005e02:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005e04:	f001 fb12 	bl	800742c <__pow5mult>
 8005e08:	4606      	mov	r6, r0
 8005e0a:	9924      	ldr	r1, [sp, #144]	; 0x90
 8005e0c:	2901      	cmp	r1, #1
 8005e0e:	f340 8390 	ble.w	8006532 <_dtoa_r+0xbae>
 8005e12:	2700      	movs	r7, #0
 8005e14:	980e      	ldr	r0, [sp, #56]	; 0x38
 8005e16:	2800      	cmp	r0, #0
 8005e18:	f040 836c 	bne.w	80064f4 <_dtoa_r+0xb70>
 8005e1c:	2001      	movs	r0, #1
 8005e1e:	9b06      	ldr	r3, [sp, #24]
 8005e20:	4403      	add	r3, r0
 8005e22:	f013 031f 	ands.w	r3, r3, #31
 8005e26:	f000 8293 	beq.w	8006350 <_dtoa_r+0x9cc>
 8005e2a:	f1c3 0220 	rsb	r2, r3, #32
 8005e2e:	2a04      	cmp	r2, #4
 8005e30:	f340 8568 	ble.w	8006904 <_dtoa_r+0xf80>
 8005e34:	f1c3 031c 	rsb	r3, r3, #28
 8005e38:	990a      	ldr	r1, [sp, #40]	; 0x28
 8005e3a:	9a06      	ldr	r2, [sp, #24]
 8005e3c:	441d      	add	r5, r3
 8005e3e:	4419      	add	r1, r3
 8005e40:	910a      	str	r1, [sp, #40]	; 0x28
 8005e42:	441a      	add	r2, r3
 8005e44:	9206      	str	r2, [sp, #24]
 8005e46:	990a      	ldr	r1, [sp, #40]	; 0x28
 8005e48:	2900      	cmp	r1, #0
 8005e4a:	dd05      	ble.n	8005e58 <_dtoa_r+0x4d4>
 8005e4c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005e4e:	4620      	mov	r0, r4
 8005e50:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005e52:	f001 fb47 	bl	80074e4 <__lshift>
 8005e56:	900b      	str	r0, [sp, #44]	; 0x2c
 8005e58:	9a06      	ldr	r2, [sp, #24]
 8005e5a:	2a00      	cmp	r2, #0
 8005e5c:	dd04      	ble.n	8005e68 <_dtoa_r+0x4e4>
 8005e5e:	4631      	mov	r1, r6
 8005e60:	4620      	mov	r0, r4
 8005e62:	f001 fb3f 	bl	80074e4 <__lshift>
 8005e66:	4606      	mov	r6, r0
 8005e68:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	f040 8321 	bne.w	80064b2 <_dtoa_r+0xb2e>
 8005e70:	9824      	ldr	r0, [sp, #144]	; 0x90
 8005e72:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005e74:	2802      	cmp	r0, #2
 8005e76:	bfd4      	ite	le
 8005e78:	2300      	movle	r3, #0
 8005e7a:	2301      	movgt	r3, #1
 8005e7c:	2900      	cmp	r1, #0
 8005e7e:	bfc8      	it	gt
 8005e80:	2300      	movgt	r3, #0
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	f000 821a 	beq.w	80062bc <_dtoa_r+0x938>
 8005e88:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005e8a:	2800      	cmp	r0, #0
 8005e8c:	f040 820f 	bne.w	80062ae <_dtoa_r+0x92a>
 8005e90:	4631      	mov	r1, r6
 8005e92:	4603      	mov	r3, r0
 8005e94:	2205      	movs	r2, #5
 8005e96:	4620      	mov	r0, r4
 8005e98:	f001 f942 	bl	8007120 <__multadd>
 8005e9c:	4606      	mov	r6, r0
 8005e9e:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8005ea0:	4631      	mov	r1, r6
 8005ea2:	f001 fb7b 	bl	800759c <__mcmp>
 8005ea6:	2800      	cmp	r0, #0
 8005ea8:	f340 8201 	ble.w	80062ae <_dtoa_r+0x92a>
 8005eac:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005eb0:	2500      	movs	r5, #0
 8005eb2:	9a04      	ldr	r2, [sp, #16]
 8005eb4:	2331      	movs	r3, #49	; 0x31
 8005eb6:	3201      	adds	r2, #1
 8005eb8:	f889 3000 	strb.w	r3, [r9]
 8005ebc:	9204      	str	r2, [sp, #16]
 8005ebe:	f109 0301 	add.w	r3, r9, #1
 8005ec2:	9308      	str	r3, [sp, #32]
 8005ec4:	4631      	mov	r1, r6
 8005ec6:	4620      	mov	r0, r4
 8005ec8:	f001 f90e 	bl	80070e8 <_Bfree>
 8005ecc:	f1b8 0f00 	cmp.w	r8, #0
 8005ed0:	d008      	beq.n	8005ee4 <_dtoa_r+0x560>
 8005ed2:	4545      	cmp	r5, r8
 8005ed4:	bf18      	it	ne
 8005ed6:	2d00      	cmpne	r5, #0
 8005ed8:	f040 824a 	bne.w	8006370 <_dtoa_r+0x9ec>
 8005edc:	4641      	mov	r1, r8
 8005ede:	4620      	mov	r0, r4
 8005ee0:	f001 f902 	bl	80070e8 <_Bfree>
 8005ee4:	4620      	mov	r0, r4
 8005ee6:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005ee8:	f001 f8fe 	bl	80070e8 <_Bfree>
 8005eec:	9e04      	ldr	r6, [sp, #16]
 8005eee:	2200      	movs	r2, #0
 8005ef0:	4648      	mov	r0, r9
 8005ef2:	1c73      	adds	r3, r6, #1
 8005ef4:	9e08      	ldr	r6, [sp, #32]
 8005ef6:	7032      	strb	r2, [r6, #0]
 8005ef8:	9e26      	ldr	r6, [sp, #152]	; 0x98
 8005efa:	6033      	str	r3, [r6, #0]
 8005efc:	9e28      	ldr	r6, [sp, #160]	; 0xa0
 8005efe:	2e00      	cmp	r6, #0
 8005f00:	f43f ad81 	beq.w	8005a06 <_dtoa_r+0x82>
 8005f04:	9808      	ldr	r0, [sp, #32]
 8005f06:	6030      	str	r0, [r6, #0]
 8005f08:	4648      	mov	r0, r9
 8005f0a:	b01b      	add	sp, #108	; 0x6c
 8005f0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005f10:	2010      	movs	r0, #16
 8005f12:	f000 fd4b 	bl	80069ac <malloc>
 8005f16:	6260      	str	r0, [r4, #36]	; 0x24
 8005f18:	6046      	str	r6, [r0, #4]
 8005f1a:	6086      	str	r6, [r0, #8]
 8005f1c:	6006      	str	r6, [r0, #0]
 8005f1e:	60c6      	str	r6, [r0, #12]
 8005f20:	e548      	b.n	80059b4 <_dtoa_r+0x30>
 8005f22:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8005f24:	f8dd e010 	ldr.w	lr, [sp, #16]
 8005f28:	ebce 0606 	rsb	r6, lr, r6
 8005f2c:	960a      	str	r6, [sp, #40]	; 0x28
 8005f2e:	f1ce 0600 	rsb	r6, lr, #0
 8005f32:	960c      	str	r6, [sp, #48]	; 0x30
 8005f34:	2600      	movs	r6, #0
 8005f36:	960e      	str	r6, [sp, #56]	; 0x38
 8005f38:	e60a      	b.n	8005b50 <_dtoa_r+0x1cc>
 8005f3a:	9804      	ldr	r0, [sp, #16]
 8005f3c:	f003 fbbc 	bl	80096b8 <__aeabi_i2d>
 8005f40:	4632      	mov	r2, r6
 8005f42:	463b      	mov	r3, r7
 8005f44:	f003 fe86 	bl	8009c54 <__aeabi_dcmpeq>
 8005f48:	2800      	cmp	r0, #0
 8005f4a:	f47f add0 	bne.w	8005aee <_dtoa_r+0x16a>
 8005f4e:	9e04      	ldr	r6, [sp, #16]
 8005f50:	3e01      	subs	r6, #1
 8005f52:	9604      	str	r6, [sp, #16]
 8005f54:	e5cb      	b.n	8005aee <_dtoa_r+0x16a>
 8005f56:	900f      	str	r0, [sp, #60]	; 0x3c
 8005f58:	e5e2      	b.n	8005b20 <_dtoa_r+0x19c>
 8005f5a:	f64f 30ee 	movw	r0, #64494	; 0xfbee
 8005f5e:	f6cf 70ff 	movt	r0, #65535	; 0xffff
 8005f62:	1b40      	subs	r0, r0, r5
 8005f64:	fa0a f000 	lsl.w	r0, sl, r0
 8005f68:	e58b      	b.n	8005a82 <_dtoa_r+0xfe>
 8005f6a:	9e24      	ldr	r6, [sp, #144]	; 0x90
 8005f6c:	2e01      	cmp	r6, #1
 8005f6e:	f340 8415 	ble.w	800679c <_dtoa_r+0xe18>
 8005f72:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005f74:	990c      	ldr	r1, [sp, #48]	; 0x30
 8005f76:	1e46      	subs	r6, r0, #1
 8005f78:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005f7a:	42b1      	cmp	r1, r6
 8005f7c:	bfaf      	iteee	ge
 8005f7e:	ebc6 0601 	rsbge	r6, r6, r1
 8005f82:	9a0c      	ldrlt	r2, [sp, #48]	; 0x30
 8005f84:	960c      	strlt	r6, [sp, #48]	; 0x30
 8005f86:	ebc2 0306 	rsblt	r3, r2, r6
 8005f8a:	bfbf      	itttt	lt
 8005f8c:	9e0e      	ldrlt	r6, [sp, #56]	; 0x38
 8005f8e:	18f6      	addlt	r6, r6, r3
 8005f90:	960e      	strlt	r6, [sp, #56]	; 0x38
 8005f92:	2600      	movlt	r6, #0
 8005f94:	2800      	cmp	r0, #0
 8005f96:	bfb9      	ittee	lt
 8005f98:	2300      	movlt	r3, #0
 8005f9a:	990a      	ldrlt	r1, [sp, #40]	; 0x28
 8005f9c:	9d0a      	ldrge	r5, [sp, #40]	; 0x28
 8005f9e:	9b09      	ldrge	r3, [sp, #36]	; 0x24
 8005fa0:	bfb8      	it	lt
 8005fa2:	ebc0 0501 	rsblt	r5, r0, r1
 8005fa6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005fa8:	4620      	mov	r0, r4
 8005faa:	f8dd e018 	ldr.w	lr, [sp, #24]
 8005fae:	2101      	movs	r1, #1
 8005fb0:	441a      	add	r2, r3
 8005fb2:	920a      	str	r2, [sp, #40]	; 0x28
 8005fb4:	449e      	add	lr, r3
 8005fb6:	f8cd e018 	str.w	lr, [sp, #24]
 8005fba:	f001 f98d 	bl	80072d8 <__i2b>
 8005fbe:	4680      	mov	r8, r0
 8005fc0:	e6e6      	b.n	8005d90 <_dtoa_r+0x40c>
 8005fc2:	2600      	movs	r6, #0
 8005fc4:	960d      	str	r6, [sp, #52]	; 0x34
 8005fc6:	9e04      	ldr	r6, [sp, #16]
 8005fc8:	f8dd e094 	ldr.w	lr, [sp, #148]	; 0x94
 8005fcc:	44b6      	add	lr, r6
 8005fce:	f8cd e050 	str.w	lr, [sp, #80]	; 0x50
 8005fd2:	f10e 0601 	add.w	r6, lr, #1
 8005fd6:	9609      	str	r6, [sp, #36]	; 0x24
 8005fd8:	2e00      	cmp	r6, #0
 8005fda:	f340 8359 	ble.w	8006690 <_dtoa_r+0xd0c>
 8005fde:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8005fe0:	2e0e      	cmp	r6, #14
 8005fe2:	bf8c      	ite	hi
 8005fe4:	2500      	movhi	r5, #0
 8005fe6:	f005 0501 	andls.w	r5, r5, #1
 8005fea:	4637      	mov	r7, r6
 8005fec:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8005fee:	2f17      	cmp	r7, #23
 8005ff0:	f04f 0100 	mov.w	r1, #0
 8005ff4:	6071      	str	r1, [r6, #4]
 8005ff6:	d909      	bls.n	800600c <_dtoa_r+0x688>
 8005ff8:	2201      	movs	r2, #1
 8005ffa:	2304      	movs	r3, #4
 8005ffc:	005b      	lsls	r3, r3, #1
 8005ffe:	4611      	mov	r1, r2
 8006000:	f103 0014 	add.w	r0, r3, #20
 8006004:	3201      	adds	r2, #1
 8006006:	42b8      	cmp	r0, r7
 8006008:	d9f8      	bls.n	8005ffc <_dtoa_r+0x678>
 800600a:	6071      	str	r1, [r6, #4]
 800600c:	4620      	mov	r0, r4
 800600e:	f001 f835 	bl	800707c <_Balloc>
 8006012:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006014:	6030      	str	r0, [r6, #0]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	9308      	str	r3, [sp, #32]
 800601a:	2d00      	cmp	r5, #0
 800601c:	f43f ade5 	beq.w	8005bea <_dtoa_r+0x266>
 8006020:	9e04      	ldr	r6, [sp, #16]
 8006022:	e9cd ab12 	strd	sl, fp, [sp, #72]	; 0x48
 8006026:	2e00      	cmp	r6, #0
 8006028:	f340 81ab 	ble.w	8006382 <_dtoa_r+0x9fe>
 800602c:	f006 020f 	and.w	r2, r6, #15
 8006030:	f24a 4388 	movw	r3, #42120	; 0xa488
 8006034:	1135      	asrs	r5, r6, #4
 8006036:	f6c0 0300 	movt	r3, #2048	; 0x800
 800603a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800603e:	06e9      	lsls	r1, r5, #27
 8006040:	e9d3 6700 	ldrd	r6, r7, [r3]
 8006044:	f140 818f 	bpl.w	8006366 <_dtoa_r+0x9e2>
 8006048:	f24a 5378 	movw	r3, #42360	; 0xa578
 800604c:	4650      	mov	r0, sl
 800604e:	f6c0 0300 	movt	r3, #2048	; 0x800
 8006052:	4659      	mov	r1, fp
 8006054:	f005 050f 	and.w	r5, r5, #15
 8006058:	f04f 0803 	mov.w	r8, #3
 800605c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006060:	f003 fcba 	bl	80099d8 <__aeabi_ddiv>
 8006064:	4682      	mov	sl, r0
 8006066:	468b      	mov	fp, r1
 8006068:	b19d      	cbz	r5, 8006092 <_dtoa_r+0x70e>
 800606a:	f24a 5978 	movw	r9, #42360	; 0xa578
 800606e:	f6c0 0900 	movt	r9, #2048	; 0x800
 8006072:	07ea      	lsls	r2, r5, #31
 8006074:	4630      	mov	r0, r6
 8006076:	4639      	mov	r1, r7
 8006078:	d507      	bpl.n	800608a <_dtoa_r+0x706>
 800607a:	e9d9 2300 	ldrd	r2, r3, [r9]
 800607e:	f108 0801 	add.w	r8, r8, #1
 8006082:	f003 fb7f 	bl	8009784 <__aeabi_dmul>
 8006086:	4606      	mov	r6, r0
 8006088:	460f      	mov	r7, r1
 800608a:	106d      	asrs	r5, r5, #1
 800608c:	f109 0908 	add.w	r9, r9, #8
 8006090:	d1ef      	bne.n	8006072 <_dtoa_r+0x6ee>
 8006092:	4632      	mov	r2, r6
 8006094:	463b      	mov	r3, r7
 8006096:	4650      	mov	r0, sl
 8006098:	4659      	mov	r1, fp
 800609a:	f003 fc9d 	bl	80099d8 <__aeabi_ddiv>
 800609e:	4606      	mov	r6, r0
 80060a0:	460f      	mov	r7, r1
 80060a2:	980f      	ldr	r0, [sp, #60]	; 0x3c
 80060a4:	b150      	cbz	r0, 80060bc <_dtoa_r+0x738>
 80060a6:	2300      	movs	r3, #0
 80060a8:	4630      	mov	r0, r6
 80060aa:	4639      	mov	r1, r7
 80060ac:	2200      	movs	r2, #0
 80060ae:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 80060b2:	f003 fdd9 	bl	8009c68 <__aeabi_dcmplt>
 80060b6:	2800      	cmp	r0, #0
 80060b8:	f040 8315 	bne.w	80066e6 <_dtoa_r+0xd62>
 80060bc:	4640      	mov	r0, r8
 80060be:	f003 fafb 	bl	80096b8 <__aeabi_i2d>
 80060c2:	4632      	mov	r2, r6
 80060c4:	463b      	mov	r3, r7
 80060c6:	f003 fb5d 	bl	8009784 <__aeabi_dmul>
 80060ca:	2300      	movs	r3, #0
 80060cc:	2200      	movs	r2, #0
 80060ce:	f2c4 031c 	movt	r3, #16412	; 0x401c
 80060d2:	f003 f9a5 	bl	8009420 <__adddf3>
 80060d6:	4680      	mov	r8, r0
 80060d8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80060da:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
 80060de:	2800      	cmp	r0, #0
 80060e0:	f000 80c9 	beq.w	8006276 <_dtoa_r+0x8f2>
 80060e4:	9904      	ldr	r1, [sp, #16]
 80060e6:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
 80060ea:	9116      	str	r1, [sp, #88]	; 0x58
 80060ec:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80060ee:	2a00      	cmp	r2, #0
 80060f0:	f000 8179 	beq.w	80063e6 <_dtoa_r+0xa62>
 80060f4:	f24a 4388 	movw	r3, #42120	; 0xa488
 80060f8:	9a08      	ldr	r2, [sp, #32]
 80060fa:	f6c0 0300 	movt	r3, #2048	; 0x800
 80060fe:	2100      	movs	r1, #0
 8006100:	eb03 03cc 	add.w	r3, r3, ip, lsl #3
 8006104:	2000      	movs	r0, #0
 8006106:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
 800610a:	1c55      	adds	r5, r2, #1
 800610c:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006110:	f8cd c008 	str.w	ip, [sp, #8]
 8006114:	f003 fc60 	bl	80099d8 <__aeabi_ddiv>
 8006118:	4642      	mov	r2, r8
 800611a:	464b      	mov	r3, r9
 800611c:	f003 f97e 	bl	800941c <__aeabi_dsub>
 8006120:	4682      	mov	sl, r0
 8006122:	468b      	mov	fp, r1
 8006124:	4630      	mov	r0, r6
 8006126:	4639      	mov	r1, r7
 8006128:	f003 fdc6 	bl	8009cb8 <__aeabi_d2iz>
 800612c:	4680      	mov	r8, r0
 800612e:	f003 fac3 	bl	80096b8 <__aeabi_i2d>
 8006132:	f108 0830 	add.w	r8, r8, #48	; 0x30
 8006136:	fa5f f888 	uxtb.w	r8, r8
 800613a:	4602      	mov	r2, r0
 800613c:	460b      	mov	r3, r1
 800613e:	4630      	mov	r0, r6
 8006140:	4639      	mov	r1, r7
 8006142:	f003 f96b 	bl	800941c <__aeabi_dsub>
 8006146:	f8dd e020 	ldr.w	lr, [sp, #32]
 800614a:	f88e 8000 	strb.w	r8, [lr]
 800614e:	4606      	mov	r6, r0
 8006150:	460f      	mov	r7, r1
 8006152:	4650      	mov	r0, sl
 8006154:	4659      	mov	r1, fp
 8006156:	4632      	mov	r2, r6
 8006158:	463b      	mov	r3, r7
 800615a:	f003 fda3 	bl	8009ca4 <__aeabi_dcmpgt>
 800615e:	2800      	cmp	r0, #0
 8006160:	f040 83c2 	bne.w	80068e8 <_dtoa_r+0xf64>
 8006164:	2100      	movs	r1, #0
 8006166:	4632      	mov	r2, r6
 8006168:	463b      	mov	r3, r7
 800616a:	2000      	movs	r0, #0
 800616c:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 8006170:	f003 f954 	bl	800941c <__aeabi_dsub>
 8006174:	4602      	mov	r2, r0
 8006176:	460b      	mov	r3, r1
 8006178:	4650      	mov	r0, sl
 800617a:	4659      	mov	r1, fp
 800617c:	f003 fd92 	bl	8009ca4 <__aeabi_dcmpgt>
 8006180:	f8dd c008 	ldr.w	ip, [sp, #8]
 8006184:	2800      	cmp	r0, #0
 8006186:	f040 8314 	bne.w	80067b2 <_dtoa_r+0xe2e>
 800618a:	f1bc 0f01 	cmp.w	ip, #1
 800618e:	f340 80f5 	ble.w	800637c <_dtoa_r+0x9f8>
 8006192:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006196:	9417      	str	r4, [sp, #92]	; 0x5c
 8006198:	44e1      	add	r9, ip
 800619a:	f8cd 9040 	str.w	r9, [sp, #64]	; 0x40
 800619e:	46a9      	mov	r9, r5
 80061a0:	e010      	b.n	80061c4 <_dtoa_r+0x840>
 80061a2:	2100      	movs	r1, #0
 80061a4:	2000      	movs	r0, #0
 80061a6:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 80061aa:	f003 f937 	bl	800941c <__aeabi_dsub>
 80061ae:	4652      	mov	r2, sl
 80061b0:	465b      	mov	r3, fp
 80061b2:	f003 fd59 	bl	8009c68 <__aeabi_dcmplt>
 80061b6:	2800      	cmp	r0, #0
 80061b8:	f040 82f9 	bne.w	80067ae <_dtoa_r+0xe2a>
 80061bc:	9810      	ldr	r0, [sp, #64]	; 0x40
 80061be:	4581      	cmp	r9, r0
 80061c0:	f000 80db 	beq.w	800637a <_dtoa_r+0x9f6>
 80061c4:	2300      	movs	r3, #0
 80061c6:	4650      	mov	r0, sl
 80061c8:	4659      	mov	r1, fp
 80061ca:	2200      	movs	r2, #0
 80061cc:	f2c4 0324 	movt	r3, #16420	; 0x4024
 80061d0:	f003 fad8 	bl	8009784 <__aeabi_dmul>
 80061d4:	2300      	movs	r3, #0
 80061d6:	2200      	movs	r2, #0
 80061d8:	f2c4 0324 	movt	r3, #16420	; 0x4024
 80061dc:	4682      	mov	sl, r0
 80061de:	468b      	mov	fp, r1
 80061e0:	4630      	mov	r0, r6
 80061e2:	4639      	mov	r1, r7
 80061e4:	f003 face 	bl	8009784 <__aeabi_dmul>
 80061e8:	460d      	mov	r5, r1
 80061ea:	4604      	mov	r4, r0
 80061ec:	f003 fd64 	bl	8009cb8 <__aeabi_d2iz>
 80061f0:	4680      	mov	r8, r0
 80061f2:	f003 fa61 	bl	80096b8 <__aeabi_i2d>
 80061f6:	f108 0830 	add.w	r8, r8, #48	; 0x30
 80061fa:	fa5f f888 	uxtb.w	r8, r8
 80061fe:	4602      	mov	r2, r0
 8006200:	460b      	mov	r3, r1
 8006202:	4620      	mov	r0, r4
 8006204:	4629      	mov	r1, r5
 8006206:	f003 f909 	bl	800941c <__aeabi_dsub>
 800620a:	4652      	mov	r2, sl
 800620c:	465b      	mov	r3, fp
 800620e:	f809 8b01 	strb.w	r8, [r9], #1
 8006212:	4606      	mov	r6, r0
 8006214:	460f      	mov	r7, r1
 8006216:	f003 fd27 	bl	8009c68 <__aeabi_dcmplt>
 800621a:	4632      	mov	r2, r6
 800621c:	463b      	mov	r3, r7
 800621e:	2800      	cmp	r0, #0
 8006220:	d0bf      	beq.n	80061a2 <_dtoa_r+0x81e>
 8006222:	9e16      	ldr	r6, [sp, #88]	; 0x58
 8006224:	464d      	mov	r5, r9
 8006226:	9c17      	ldr	r4, [sp, #92]	; 0x5c
 8006228:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800622c:	9604      	str	r6, [sp, #16]
 800622e:	9508      	str	r5, [sp, #32]
 8006230:	e658      	b.n	8005ee4 <_dtoa_r+0x560>
 8006232:	2600      	movs	r6, #0
 8006234:	960d      	str	r6, [sp, #52]	; 0x34
 8006236:	9825      	ldr	r0, [sp, #148]	; 0x94
 8006238:	2800      	cmp	r0, #0
 800623a:	f340 8233 	ble.w	80066a4 <_dtoa_r+0xd20>
 800623e:	280e      	cmp	r0, #14
 8006240:	bf8c      	ite	hi
 8006242:	2500      	movhi	r5, #0
 8006244:	f005 0501 	andls.w	r5, r5, #1
 8006248:	4607      	mov	r7, r0
 800624a:	9014      	str	r0, [sp, #80]	; 0x50
 800624c:	9009      	str	r0, [sp, #36]	; 0x24
 800624e:	e6cd      	b.n	8005fec <_dtoa_r+0x668>
 8006250:	2601      	movs	r6, #1
 8006252:	960d      	str	r6, [sp, #52]	; 0x34
 8006254:	e7ef      	b.n	8006236 <_dtoa_r+0x8b2>
 8006256:	4640      	mov	r0, r8
 8006258:	f003 fa2e 	bl	80096b8 <__aeabi_i2d>
 800625c:	4632      	mov	r2, r6
 800625e:	463b      	mov	r3, r7
 8006260:	f003 fa90 	bl	8009784 <__aeabi_dmul>
 8006264:	2300      	movs	r3, #0
 8006266:	2200      	movs	r2, #0
 8006268:	f2c4 031c 	movt	r3, #16412	; 0x401c
 800626c:	f003 f8d8 	bl	8009420 <__adddf3>
 8006270:	4680      	mov	r8, r0
 8006272:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
 8006276:	2300      	movs	r3, #0
 8006278:	4630      	mov	r0, r6
 800627a:	2200      	movs	r2, #0
 800627c:	f2c4 0314 	movt	r3, #16404	; 0x4014
 8006280:	4639      	mov	r1, r7
 8006282:	f003 f8cb 	bl	800941c <__aeabi_dsub>
 8006286:	4642      	mov	r2, r8
 8006288:	464b      	mov	r3, r9
 800628a:	4682      	mov	sl, r0
 800628c:	468b      	mov	fp, r1
 800628e:	f003 fd09 	bl	8009ca4 <__aeabi_dcmpgt>
 8006292:	4606      	mov	r6, r0
 8006294:	2800      	cmp	r0, #0
 8006296:	f040 80a3 	bne.w	80063e0 <_dtoa_r+0xa5c>
 800629a:	4642      	mov	r2, r8
 800629c:	4650      	mov	r0, sl
 800629e:	4659      	mov	r1, fp
 80062a0:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 80062a4:	f003 fce0 	bl	8009c68 <__aeabi_dcmplt>
 80062a8:	2800      	cmp	r0, #0
 80062aa:	d067      	beq.n	800637c <_dtoa_r+0x9f8>
 80062ac:	46b0      	mov	r8, r6
 80062ae:	9925      	ldr	r1, [sp, #148]	; 0x94
 80062b0:	2500      	movs	r5, #0
 80062b2:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80062b6:	43c9      	mvns	r1, r1
 80062b8:	9104      	str	r1, [sp, #16]
 80062ba:	e603      	b.n	8005ec4 <_dtoa_r+0x540>
 80062bc:	980d      	ldr	r0, [sp, #52]	; 0x34
 80062be:	2800      	cmp	r0, #0
 80062c0:	f040 8164 	bne.w	800658c <_dtoa_r+0xc08>
 80062c4:	2500      	movs	r5, #0
 80062c6:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
 80062ca:	f8dd b020 	ldr.w	fp, [sp, #32]
 80062ce:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
 80062d2:	e002      	b.n	80062da <_dtoa_r+0x956>
 80062d4:	f000 ff24 	bl	8007120 <__multadd>
 80062d8:	4681      	mov	r9, r0
 80062da:	4631      	mov	r1, r6
 80062dc:	4648      	mov	r0, r9
 80062de:	f7ff faab 	bl	8005838 <quorem>
 80062e2:	4649      	mov	r1, r9
 80062e4:	220a      	movs	r2, #10
 80062e6:	2300      	movs	r3, #0
 80062e8:	f100 0730 	add.w	r7, r0, #48	; 0x30
 80062ec:	f80b 7005 	strb.w	r7, [fp, r5]
 80062f0:	3501      	adds	r5, #1
 80062f2:	4620      	mov	r0, r4
 80062f4:	4555      	cmp	r5, sl
 80062f6:	dbed      	blt.n	80062d4 <_dtoa_r+0x950>
 80062f8:	f8dd b020 	ldr.w	fp, [sp, #32]
 80062fc:	461d      	mov	r5, r3
 80062fe:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006300:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
 8006304:	2801      	cmp	r0, #1
 8006306:	bfac      	ite	ge
 8006308:	4483      	addge	fp, r0
 800630a:	f10b 0b01 	addlt.w	fp, fp, #1
 800630e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006310:	2201      	movs	r2, #1
 8006312:	4620      	mov	r0, r4
 8006314:	f001 f8e6 	bl	80074e4 <__lshift>
 8006318:	4631      	mov	r1, r6
 800631a:	900b      	str	r0, [sp, #44]	; 0x2c
 800631c:	f001 f93e 	bl	800759c <__mcmp>
 8006320:	2800      	cmp	r0, #0
 8006322:	f340 826f 	ble.w	8006804 <_dtoa_r+0xe80>
 8006326:	f81b 2c01 	ldrb.w	r2, [fp, #-1]
 800632a:	9908      	ldr	r1, [sp, #32]
 800632c:	e005      	b.n	800633a <_dtoa_r+0x9b6>
 800632e:	428b      	cmp	r3, r1
 8006330:	f000 8228 	beq.w	8006784 <_dtoa_r+0xe00>
 8006334:	f813 2c01 	ldrb.w	r2, [r3, #-1]
 8006338:	469b      	mov	fp, r3
 800633a:	2a39      	cmp	r2, #57	; 0x39
 800633c:	f10b 33ff 	add.w	r3, fp, #4294967295
 8006340:	d0f5      	beq.n	800632e <_dtoa_r+0x9aa>
 8006342:	3201      	adds	r2, #1
 8006344:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006348:	701a      	strb	r2, [r3, #0]
 800634a:	f8cd b020 	str.w	fp, [sp, #32]
 800634e:	e5b9      	b.n	8005ec4 <_dtoa_r+0x540>
 8006350:	231c      	movs	r3, #28
 8006352:	f8dd e028 	ldr.w	lr, [sp, #40]	; 0x28
 8006356:	441d      	add	r5, r3
 8006358:	9806      	ldr	r0, [sp, #24]
 800635a:	449e      	add	lr, r3
 800635c:	f8cd e028 	str.w	lr, [sp, #40]	; 0x28
 8006360:	4418      	add	r0, r3
 8006362:	9006      	str	r0, [sp, #24]
 8006364:	e56f      	b.n	8005e46 <_dtoa_r+0x4c2>
 8006366:	e9dd ab12 	ldrd	sl, fp, [sp, #72]	; 0x48
 800636a:	f04f 0802 	mov.w	r8, #2
 800636e:	e67b      	b.n	8006068 <_dtoa_r+0x6e4>
 8006370:	4629      	mov	r1, r5
 8006372:	4620      	mov	r0, r4
 8006374:	f000 feb8 	bl	80070e8 <_Bfree>
 8006378:	e5b0      	b.n	8005edc <_dtoa_r+0x558>
 800637a:	9c17      	ldr	r4, [sp, #92]	; 0x5c
 800637c:	e9dd ab12 	ldrd	sl, fp, [sp, #72]	; 0x48
 8006380:	e433      	b.n	8005bea <_dtoa_r+0x266>
 8006382:	9e04      	ldr	r6, [sp, #16]
 8006384:	4275      	negs	r5, r6
 8006386:	2d00      	cmp	r5, #0
 8006388:	f000 819d 	beq.w	80066c6 <_dtoa_r+0xd42>
 800638c:	f005 020f 	and.w	r2, r5, #15
 8006390:	f24a 4388 	movw	r3, #42120	; 0xa488
 8006394:	f6c0 0300 	movt	r3, #2048	; 0x800
 8006398:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 800639c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80063a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063a4:	f003 f9ee 	bl	8009784 <__aeabi_dmul>
 80063a8:	112d      	asrs	r5, r5, #4
 80063aa:	4606      	mov	r6, r0
 80063ac:	460f      	mov	r7, r1
 80063ae:	f000 8297 	beq.w	80068e0 <_dtoa_r+0xf5c>
 80063b2:	f24a 5978 	movw	r9, #42360	; 0xa578
 80063b6:	f04f 0802 	mov.w	r8, #2
 80063ba:	f6c0 0900 	movt	r9, #2048	; 0x800
 80063be:	07eb      	lsls	r3, r5, #31
 80063c0:	4630      	mov	r0, r6
 80063c2:	4639      	mov	r1, r7
 80063c4:	d507      	bpl.n	80063d6 <_dtoa_r+0xa52>
 80063c6:	e9d9 2300 	ldrd	r2, r3, [r9]
 80063ca:	f108 0801 	add.w	r8, r8, #1
 80063ce:	f003 f9d9 	bl	8009784 <__aeabi_dmul>
 80063d2:	4606      	mov	r6, r0
 80063d4:	460f      	mov	r7, r1
 80063d6:	106d      	asrs	r5, r5, #1
 80063d8:	f109 0908 	add.w	r9, r9, #8
 80063dc:	d1ef      	bne.n	80063be <_dtoa_r+0xa3a>
 80063de:	e660      	b.n	80060a2 <_dtoa_r+0x71e>
 80063e0:	2600      	movs	r6, #0
 80063e2:	46b0      	mov	r8, r6
 80063e4:	e562      	b.n	8005eac <_dtoa_r+0x528>
 80063e6:	f10c 3bff 	add.w	fp, ip, #4294967295
 80063ea:	f24a 4188 	movw	r1, #42120	; 0xa488
 80063ee:	f6c0 0100 	movt	r1, #2048	; 0x800
 80063f2:	9808      	ldr	r0, [sp, #32]
 80063f4:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 80063f8:	4642      	mov	r2, r8
 80063fa:	464b      	mov	r3, r9
 80063fc:	f100 0a01 	add.w	sl, r0, #1
 8006400:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006404:	f8cd c008 	str.w	ip, [sp, #8]
 8006408:	f003 f9bc 	bl	8009784 <__aeabi_dmul>
 800640c:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8006410:	4639      	mov	r1, r7
 8006412:	4630      	mov	r0, r6
 8006414:	f003 fc50 	bl	8009cb8 <__aeabi_d2iz>
 8006418:	4605      	mov	r5, r0
 800641a:	f003 f94d 	bl	80096b8 <__aeabi_i2d>
 800641e:	3530      	adds	r5, #48	; 0x30
 8006420:	4602      	mov	r2, r0
 8006422:	460b      	mov	r3, r1
 8006424:	4630      	mov	r0, r6
 8006426:	4639      	mov	r1, r7
 8006428:	f002 fff8 	bl	800941c <__aeabi_dsub>
 800642c:	460f      	mov	r7, r1
 800642e:	9908      	ldr	r1, [sp, #32]
 8006430:	4606      	mov	r6, r0
 8006432:	700d      	strb	r5, [r1, #0]
 8006434:	f8dd c008 	ldr.w	ip, [sp, #8]
 8006438:	f1bc 0f01 	cmp.w	ip, #1
 800643c:	d022      	beq.n	8006484 <_dtoa_r+0xb00>
 800643e:	9a08      	ldr	r2, [sp, #32]
 8006440:	4630      	mov	r0, r6
 8006442:	4639      	mov	r1, r7
 8006444:	f102 39ff 	add.w	r9, r2, #4294967295
 8006448:	4615      	mov	r5, r2
 800644a:	44e1      	add	r9, ip
 800644c:	2300      	movs	r3, #0
 800644e:	2200      	movs	r2, #0
 8006450:	f2c4 0324 	movt	r3, #16420	; 0x4024
 8006454:	f003 f996 	bl	8009784 <__aeabi_dmul>
 8006458:	460f      	mov	r7, r1
 800645a:	4606      	mov	r6, r0
 800645c:	f003 fc2c 	bl	8009cb8 <__aeabi_d2iz>
 8006460:	4680      	mov	r8, r0
 8006462:	f003 f929 	bl	80096b8 <__aeabi_i2d>
 8006466:	f108 0830 	add.w	r8, r8, #48	; 0x30
 800646a:	4602      	mov	r2, r0
 800646c:	460b      	mov	r3, r1
 800646e:	4630      	mov	r0, r6
 8006470:	4639      	mov	r1, r7
 8006472:	f002 ffd3 	bl	800941c <__aeabi_dsub>
 8006476:	f805 8f01 	strb.w	r8, [r5, #1]!
 800647a:	454d      	cmp	r5, r9
 800647c:	d1e6      	bne.n	800644c <_dtoa_r+0xac8>
 800647e:	4606      	mov	r6, r0
 8006480:	460f      	mov	r7, r1
 8006482:	44da      	add	sl, fp
 8006484:	2300      	movs	r3, #0
 8006486:	2200      	movs	r2, #0
 8006488:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
 800648c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006490:	f002 ffc6 	bl	8009420 <__adddf3>
 8006494:	4632      	mov	r2, r6
 8006496:	463b      	mov	r3, r7
 8006498:	f003 fbe6 	bl	8009c68 <__aeabi_dcmplt>
 800649c:	2800      	cmp	r0, #0
 800649e:	f000 8154 	beq.w	800674a <_dtoa_r+0xdc6>
 80064a2:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80064a6:	4652      	mov	r2, sl
 80064a8:	f81a 8c01 	ldrb.w	r8, [sl, #-1]
 80064ac:	f8cd a020 	str.w	sl, [sp, #32]
 80064b0:	e459      	b.n	8005d66 <_dtoa_r+0x3e2>
 80064b2:	980b      	ldr	r0, [sp, #44]	; 0x2c
 80064b4:	4631      	mov	r1, r6
 80064b6:	f001 f871 	bl	800759c <__mcmp>
 80064ba:	2800      	cmp	r0, #0
 80064bc:	f6bf acd8 	bge.w	8005e70 <_dtoa_r+0x4ec>
 80064c0:	f8dd e010 	ldr.w	lr, [sp, #16]
 80064c4:	4620      	mov	r0, r4
 80064c6:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80064c8:	220a      	movs	r2, #10
 80064ca:	2300      	movs	r3, #0
 80064cc:	f10e 3eff 	add.w	lr, lr, #4294967295
 80064d0:	f8cd e010 	str.w	lr, [sp, #16]
 80064d4:	f000 fe24 	bl	8007120 <__multadd>
 80064d8:	900b      	str	r0, [sp, #44]	; 0x2c
 80064da:	980d      	ldr	r0, [sp, #52]	; 0x34
 80064dc:	2800      	cmp	r0, #0
 80064de:	d141      	bne.n	8006564 <_dtoa_r+0xbe0>
 80064e0:	9914      	ldr	r1, [sp, #80]	; 0x50
 80064e2:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80064e4:	2900      	cmp	r1, #0
 80064e6:	dc03      	bgt.n	80064f0 <_dtoa_r+0xb6c>
 80064e8:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80064ea:	2a02      	cmp	r2, #2
 80064ec:	f300 8207 	bgt.w	80068fe <_dtoa_r+0xf7a>
 80064f0:	9309      	str	r3, [sp, #36]	; 0x24
 80064f2:	e6e7      	b.n	80062c4 <_dtoa_r+0x940>
 80064f4:	6933      	ldr	r3, [r6, #16]
 80064f6:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80064fa:	6918      	ldr	r0, [r3, #16]
 80064fc:	f000 fea2 	bl	8007244 <__hi0bits>
 8006500:	f1c0 0020 	rsb	r0, r0, #32
 8006504:	e48b      	b.n	8005e1e <_dtoa_r+0x49a>
 8006506:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8006508:	2e00      	cmp	r6, #0
 800650a:	f040 818b 	bne.w	8006824 <_dtoa_r+0xea0>
 800650e:	2300      	movs	r3, #0
 8006510:	2200      	movs	r2, #0
 8006512:	f2c4 0314 	movt	r3, #16404	; 0x4014
 8006516:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800651a:	f003 f933 	bl	8009784 <__aeabi_dmul>
 800651e:	4652      	mov	r2, sl
 8006520:	465b      	mov	r3, fp
 8006522:	f003 fbb5 	bl	8009c90 <__aeabi_dcmpge>
 8006526:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8006528:	46b0      	mov	r8, r6
 800652a:	2800      	cmp	r0, #0
 800652c:	f47f aebf 	bne.w	80062ae <_dtoa_r+0x92a>
 8006530:	e4bc      	b.n	8005eac <_dtoa_r+0x528>
 8006532:	f1ba 0f00 	cmp.w	sl, #0
 8006536:	f47f ac6c 	bne.w	8005e12 <_dtoa_r+0x48e>
 800653a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800653e:	4657      	mov	r7, sl
 8006540:	2b00      	cmp	r3, #0
 8006542:	f47f ac67 	bne.w	8005e14 <_dtoa_r+0x490>
 8006546:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
 800654a:	0d3f      	lsrs	r7, r7, #20
 800654c:	053f      	lsls	r7, r7, #20
 800654e:	2f00      	cmp	r7, #0
 8006550:	f43f ac60 	beq.w	8005e14 <_dtoa_r+0x490>
 8006554:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006556:	2701      	movs	r7, #1
 8006558:	9b06      	ldr	r3, [sp, #24]
 800655a:	3201      	adds	r2, #1
 800655c:	920a      	str	r2, [sp, #40]	; 0x28
 800655e:	3301      	adds	r3, #1
 8006560:	9306      	str	r3, [sp, #24]
 8006562:	e457      	b.n	8005e14 <_dtoa_r+0x490>
 8006564:	2300      	movs	r3, #0
 8006566:	4641      	mov	r1, r8
 8006568:	220a      	movs	r2, #10
 800656a:	4620      	mov	r0, r4
 800656c:	f000 fdd8 	bl	8007120 <__multadd>
 8006570:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8006572:	9924      	ldr	r1, [sp, #144]	; 0x90
 8006574:	2a00      	cmp	r2, #0
 8006576:	bfcc      	ite	gt
 8006578:	2300      	movgt	r3, #0
 800657a:	2301      	movle	r3, #1
 800657c:	2902      	cmp	r1, #2
 800657e:	bfd8      	it	le
 8006580:	2300      	movle	r3, #0
 8006582:	4680      	mov	r8, r0
 8006584:	2b00      	cmp	r3, #0
 8006586:	f040 81b6 	bne.w	80068f6 <_dtoa_r+0xf72>
 800658a:	9209      	str	r2, [sp, #36]	; 0x24
 800658c:	2d00      	cmp	r5, #0
 800658e:	dd05      	ble.n	800659c <_dtoa_r+0xc18>
 8006590:	4641      	mov	r1, r8
 8006592:	462a      	mov	r2, r5
 8006594:	4620      	mov	r0, r4
 8006596:	f000 ffa5 	bl	80074e4 <__lshift>
 800659a:	4680      	mov	r8, r0
 800659c:	46c4      	mov	ip, r8
 800659e:	2f00      	cmp	r7, #0
 80065a0:	f040 8153 	bne.w	800684a <_dtoa_r+0xec6>
 80065a4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80065a6:	f00a 0301 	and.w	r3, sl, #1
 80065aa:	9a08      	ldr	r2, [sp, #32]
 80065ac:	4637      	mov	r7, r6
 80065ae:	9808      	ldr	r0, [sp, #32]
 80065b0:	46e1      	mov	r9, ip
 80065b2:	440a      	add	r2, r1
 80065b4:	9309      	str	r3, [sp, #36]	; 0x24
 80065b6:	920a      	str	r2, [sp, #40]	; 0x28
 80065b8:	1c45      	adds	r5, r0, #1
 80065ba:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 80065bc:	e00a      	b.n	80065d4 <_dtoa_r+0xc50>
 80065be:	f000 fdaf 	bl	8007120 <__multadd>
 80065c2:	4649      	mov	r1, r9
 80065c4:	220a      	movs	r2, #10
 80065c6:	2300      	movs	r3, #0
 80065c8:	4680      	mov	r8, r0
 80065ca:	4620      	mov	r0, r4
 80065cc:	f000 fda8 	bl	8007120 <__multadd>
 80065d0:	4681      	mov	r9, r0
 80065d2:	3501      	adds	r5, #1
 80065d4:	4639      	mov	r1, r7
 80065d6:	4630      	mov	r0, r6
 80065d8:	f7ff f92e 	bl	8005838 <quorem>
 80065dc:	4641      	mov	r1, r8
 80065de:	4682      	mov	sl, r0
 80065e0:	4630      	mov	r0, r6
 80065e2:	f000 ffdb 	bl	800759c <__mcmp>
 80065e6:	464a      	mov	r2, r9
 80065e8:	4639      	mov	r1, r7
 80065ea:	4683      	mov	fp, r0
 80065ec:	4620      	mov	r0, r4
 80065ee:	f000 fff7 	bl	80075e0 <__mdiff>
 80065f2:	f10a 0230 	add.w	r2, sl, #48	; 0x30
 80065f6:	9205      	str	r2, [sp, #20]
 80065f8:	f105 3eff 	add.w	lr, r5, #4294967295
 80065fc:	f8cd e018 	str.w	lr, [sp, #24]
 8006600:	68c2      	ldr	r2, [r0, #12]
 8006602:	4603      	mov	r3, r0
 8006604:	2a00      	cmp	r2, #0
 8006606:	d13e      	bne.n	8006686 <_dtoa_r+0xd02>
 8006608:	4619      	mov	r1, r3
 800660a:	4630      	mov	r0, r6
 800660c:	9302      	str	r3, [sp, #8]
 800660e:	f000 ffc5 	bl	800759c <__mcmp>
 8006612:	9b02      	ldr	r3, [sp, #8]
 8006614:	4602      	mov	r2, r0
 8006616:	4620      	mov	r0, r4
 8006618:	4619      	mov	r1, r3
 800661a:	9202      	str	r2, [sp, #8]
 800661c:	f000 fd64 	bl	80070e8 <_Bfree>
 8006620:	9a02      	ldr	r2, [sp, #8]
 8006622:	9824      	ldr	r0, [sp, #144]	; 0x90
 8006624:	4310      	orrs	r0, r2
 8006626:	d103      	bne.n	8006630 <_dtoa_r+0xcac>
 8006628:	9909      	ldr	r1, [sp, #36]	; 0x24
 800662a:	2900      	cmp	r1, #0
 800662c:	f000 814a 	beq.w	80068c4 <_dtoa_r+0xf40>
 8006630:	f1bb 0f00 	cmp.w	fp, #0
 8006634:	f2c0 80c3 	blt.w	80067be <_dtoa_r+0xe3a>
 8006638:	9924      	ldr	r1, [sp, #144]	; 0x90
 800663a:	ea5b 0101 	orrs.w	r1, fp, r1
 800663e:	d103      	bne.n	8006648 <_dtoa_r+0xcc4>
 8006640:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006642:	2b00      	cmp	r3, #0
 8006644:	f000 80bb 	beq.w	80067be <_dtoa_r+0xe3a>
 8006648:	2a00      	cmp	r2, #0
 800664a:	f300 811b 	bgt.w	8006884 <_dtoa_r+0xf00>
 800664e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006650:	46ab      	mov	fp, r5
 8006652:	9a05      	ldr	r2, [sp, #20]
 8006654:	429d      	cmp	r5, r3
 8006656:	f805 2c01 	strb.w	r2, [r5, #-1]
 800665a:	f000 8124 	beq.w	80068a6 <_dtoa_r+0xf22>
 800665e:	4631      	mov	r1, r6
 8006660:	220a      	movs	r2, #10
 8006662:	2300      	movs	r3, #0
 8006664:	4620      	mov	r0, r4
 8006666:	f000 fd5b 	bl	8007120 <__multadd>
 800666a:	45c8      	cmp	r8, r9
 800666c:	4641      	mov	r1, r8
 800666e:	f04f 020a 	mov.w	r2, #10
 8006672:	f04f 0300 	mov.w	r3, #0
 8006676:	4606      	mov	r6, r0
 8006678:	4620      	mov	r0, r4
 800667a:	d1a0      	bne.n	80065be <_dtoa_r+0xc3a>
 800667c:	f000 fd50 	bl	8007120 <__multadd>
 8006680:	4680      	mov	r8, r0
 8006682:	4681      	mov	r9, r0
 8006684:	e7a5      	b.n	80065d2 <_dtoa_r+0xc4e>
 8006686:	2201      	movs	r2, #1
 8006688:	e7c5      	b.n	8006616 <_dtoa_r+0xc92>
 800668a:	2601      	movs	r6, #1
 800668c:	960d      	str	r6, [sp, #52]	; 0x34
 800668e:	e49a      	b.n	8005fc6 <_dtoa_r+0x642>
 8006690:	2e0e      	cmp	r6, #14
 8006692:	bf8c      	ite	hi
 8006694:	2200      	movhi	r2, #0
 8006696:	2201      	movls	r2, #1
 8006698:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800669a:	2300      	movs	r3, #0
 800669c:	4015      	ands	r5, r2
 800669e:	4619      	mov	r1, r3
 80066a0:	6073      	str	r3, [r6, #4]
 80066a2:	e4b3      	b.n	800600c <_dtoa_r+0x688>
 80066a4:	2201      	movs	r2, #1
 80066a6:	9225      	str	r2, [sp, #148]	; 0x94
 80066a8:	9214      	str	r2, [sp, #80]	; 0x50
 80066aa:	9209      	str	r2, [sp, #36]	; 0x24
 80066ac:	e7f4      	b.n	8006698 <_dtoa_r+0xd14>
 80066ae:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80066b0:	4620      	mov	r0, r4
 80066b2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80066b4:	f000 feba 	bl	800742c <__pow5mult>
 80066b8:	900b      	str	r0, [sp, #44]	; 0x2c
 80066ba:	f7ff bb98 	b.w	8005dee <_dtoa_r+0x46a>
 80066be:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80066c2:	9508      	str	r5, [sp, #32]
 80066c4:	e40e      	b.n	8005ee4 <_dtoa_r+0x560>
 80066c6:	e9dd 6712 	ldrd	r6, r7, [sp, #72]	; 0x48
 80066ca:	f04f 0802 	mov.w	r8, #2
 80066ce:	e4e8      	b.n	80060a2 <_dtoa_r+0x71e>
 80066d0:	9e16      	ldr	r6, [sp, #88]	; 0x58
 80066d2:	2130      	movs	r1, #48	; 0x30
 80066d4:	9208      	str	r2, [sp, #32]
 80066d6:	2231      	movs	r2, #49	; 0x31
 80066d8:	3601      	adds	r6, #1
 80066da:	f889 1000 	strb.w	r1, [r9]
 80066de:	9604      	str	r6, [sp, #16]
 80066e0:	701a      	strb	r2, [r3, #0]
 80066e2:	f7ff bbff 	b.w	8005ee4 <_dtoa_r+0x560>
 80066e6:	9909      	ldr	r1, [sp, #36]	; 0x24
 80066e8:	2900      	cmp	r1, #0
 80066ea:	f43f adb4 	beq.w	8006256 <_dtoa_r+0x8d2>
 80066ee:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80066f0:	2a00      	cmp	r2, #0
 80066f2:	f77f ae43 	ble.w	800637c <_dtoa_r+0x9f8>
 80066f6:	2300      	movs	r3, #0
 80066f8:	2200      	movs	r2, #0
 80066fa:	4630      	mov	r0, r6
 80066fc:	4639      	mov	r1, r7
 80066fe:	f2c4 0324 	movt	r3, #16420	; 0x4024
 8006702:	f003 f83f 	bl	8009784 <__aeabi_dmul>
 8006706:	9b04      	ldr	r3, [sp, #16]
 8006708:	3b01      	subs	r3, #1
 800670a:	9316      	str	r3, [sp, #88]	; 0x58
 800670c:	4606      	mov	r6, r0
 800670e:	f108 0001 	add.w	r0, r8, #1
 8006712:	460f      	mov	r7, r1
 8006714:	f002 ffd0 	bl	80096b8 <__aeabi_i2d>
 8006718:	4602      	mov	r2, r0
 800671a:	460b      	mov	r3, r1
 800671c:	4630      	mov	r0, r6
 800671e:	4639      	mov	r1, r7
 8006720:	f003 f830 	bl	8009784 <__aeabi_dmul>
 8006724:	2300      	movs	r3, #0
 8006726:	2200      	movs	r2, #0
 8006728:	f2c4 031c 	movt	r3, #16412	; 0x401c
 800672c:	f002 fe78 	bl	8009420 <__adddf3>
 8006730:	f8dd c050 	ldr.w	ip, [sp, #80]	; 0x50
 8006734:	4680      	mov	r8, r0
 8006736:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
 800673a:	e4d7      	b.n	80060ec <_dtoa_r+0x768>
 800673c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800673e:	4620      	mov	r0, r4
 8006740:	f000 fe74 	bl	800742c <__pow5mult>
 8006744:	900b      	str	r0, [sp, #44]	; 0x2c
 8006746:	f7ff bb52 	b.w	8005dee <_dtoa_r+0x46a>
 800674a:	2100      	movs	r1, #0
 800674c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006750:	2000      	movs	r0, #0
 8006752:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
 8006756:	f002 fe61 	bl	800941c <__aeabi_dsub>
 800675a:	4632      	mov	r2, r6
 800675c:	463b      	mov	r3, r7
 800675e:	f003 faa1 	bl	8009ca4 <__aeabi_dcmpgt>
 8006762:	2800      	cmp	r0, #0
 8006764:	f43f ae0a 	beq.w	800637c <_dtoa_r+0x9f8>
 8006768:	4653      	mov	r3, sl
 800676a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800676e:	f813 2c01 	ldrb.w	r2, [r3, #-1]
 8006772:	2a30      	cmp	r2, #48	; 0x30
 8006774:	d0f8      	beq.n	8006768 <_dtoa_r+0xde4>
 8006776:	9e16      	ldr	r6, [sp, #88]	; 0x58
 8006778:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800677c:	9308      	str	r3, [sp, #32]
 800677e:	9604      	str	r6, [sp, #16]
 8006780:	f7ff bbb0 	b.w	8005ee4 <_dtoa_r+0x560>
 8006784:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006788:	2331      	movs	r3, #49	; 0x31
 800678a:	9904      	ldr	r1, [sp, #16]
 800678c:	f8cd b020 	str.w	fp, [sp, #32]
 8006790:	3101      	adds	r1, #1
 8006792:	f889 3000 	strb.w	r3, [r9]
 8006796:	9104      	str	r1, [sp, #16]
 8006798:	f7ff bb94 	b.w	8005ec4 <_dtoa_r+0x540>
 800679c:	9e15      	ldr	r6, [sp, #84]	; 0x54
 800679e:	2e00      	cmp	r6, #0
 80067a0:	d069      	beq.n	8006876 <_dtoa_r+0xef2>
 80067a2:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80067a6:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 80067a8:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 80067aa:	f7ff bbfc 	b.w	8005fa6 <_dtoa_r+0x622>
 80067ae:	9c17      	ldr	r4, [sp, #92]	; 0x5c
 80067b0:	464d      	mov	r5, r9
 80067b2:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80067b6:	462a      	mov	r2, r5
 80067b8:	9508      	str	r5, [sp, #32]
 80067ba:	f7ff bad4 	b.w	8005d66 <_dtoa_r+0x3e2>
 80067be:	2a00      	cmp	r2, #0
 80067c0:	960b      	str	r6, [sp, #44]	; 0x2c
 80067c2:	46cc      	mov	ip, r9
 80067c4:	463e      	mov	r6, r7
 80067c6:	9f05      	ldr	r7, [sp, #20]
 80067c8:	dd12      	ble.n	80067f0 <_dtoa_r+0xe6c>
 80067ca:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80067cc:	2201      	movs	r2, #1
 80067ce:	4620      	mov	r0, r4
 80067d0:	f8cd 9008 	str.w	r9, [sp, #8]
 80067d4:	f000 fe86 	bl	80074e4 <__lshift>
 80067d8:	4631      	mov	r1, r6
 80067da:	900b      	str	r0, [sp, #44]	; 0x2c
 80067dc:	f000 fede 	bl	800759c <__mcmp>
 80067e0:	f8dd c008 	ldr.w	ip, [sp, #8]
 80067e4:	2800      	cmp	r0, #0
 80067e6:	dd77      	ble.n	80068d8 <_dtoa_r+0xf54>
 80067e8:	2f39      	cmp	r7, #57	; 0x39
 80067ea:	d062      	beq.n	80068b2 <_dtoa_r+0xf2e>
 80067ec:	f10a 0731 	add.w	r7, sl, #49	; 0x31
 80067f0:	9b06      	ldr	r3, [sp, #24]
 80067f2:	4645      	mov	r5, r8
 80067f4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80067f8:	46e0      	mov	r8, ip
 80067fa:	1c58      	adds	r0, r3, #1
 80067fc:	701f      	strb	r7, [r3, #0]
 80067fe:	9008      	str	r0, [sp, #32]
 8006800:	f7ff bb60 	b.w	8005ec4 <_dtoa_r+0x540>
 8006804:	d102      	bne.n	800680c <_dtoa_r+0xe88>
 8006806:	07fb      	lsls	r3, r7, #31
 8006808:	f53f ad8d 	bmi.w	8006326 <_dtoa_r+0x9a2>
 800680c:	465b      	mov	r3, fp
 800680e:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006812:	f813 2c01 	ldrb.w	r2, [r3, #-1]
 8006816:	2a30      	cmp	r2, #48	; 0x30
 8006818:	d0f8      	beq.n	800680c <_dtoa_r+0xe88>
 800681a:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800681e:	9308      	str	r3, [sp, #32]
 8006820:	f7ff bb50 	b.w	8005ec4 <_dtoa_r+0x540>
 8006824:	2600      	movs	r6, #0
 8006826:	e541      	b.n	80062ac <_dtoa_r+0x928>
 8006828:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800682c:	4632      	mov	r2, r6
 800682e:	463b      	mov	r3, r7
 8006830:	f003 fa10 	bl	8009c54 <__aeabi_dcmpeq>
 8006834:	2800      	cmp	r0, #0
 8006836:	f43f af42 	beq.w	80066be <_dtoa_r+0xd3a>
 800683a:	f018 0f01 	tst.w	r8, #1
 800683e:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006842:	f43f af3e 	beq.w	80066c2 <_dtoa_r+0xd3e>
 8006846:	f7ff ba81 	b.w	8005d4c <_dtoa_r+0x3c8>
 800684a:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800684e:	4620      	mov	r0, r4
 8006850:	f000 fc14 	bl	800707c <_Balloc>
 8006854:	f8d8 3010 	ldr.w	r3, [r8, #16]
 8006858:	f108 010c 	add.w	r1, r8, #12
 800685c:	1c9a      	adds	r2, r3, #2
 800685e:	0092      	lsls	r2, r2, #2
 8006860:	4605      	mov	r5, r0
 8006862:	300c      	adds	r0, #12
 8006864:	f000 fbb2 	bl	8006fcc <memcpy>
 8006868:	4620      	mov	r0, r4
 800686a:	4629      	mov	r1, r5
 800686c:	2201      	movs	r2, #1
 800686e:	f000 fe39 	bl	80074e4 <__lshift>
 8006872:	4684      	mov	ip, r0
 8006874:	e696      	b.n	80065a4 <_dtoa_r+0xc20>
 8006876:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8006878:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800687a:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800687c:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8006880:	f7ff bb91 	b.w	8005fa6 <_dtoa_r+0x622>
 8006884:	960b      	str	r6, [sp, #44]	; 0x2c
 8006886:	463e      	mov	r6, r7
 8006888:	9f05      	ldr	r7, [sp, #20]
 800688a:	46cc      	mov	ip, r9
 800688c:	2f39      	cmp	r7, #57	; 0x39
 800688e:	d010      	beq.n	80068b2 <_dtoa_r+0xf2e>
 8006890:	9b06      	ldr	r3, [sp, #24]
 8006892:	3701      	adds	r7, #1
 8006894:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006898:	4645      	mov	r5, r8
 800689a:	1c58      	adds	r0, r3, #1
 800689c:	46e0      	mov	r8, ip
 800689e:	701f      	strb	r7, [r3, #0]
 80068a0:	9008      	str	r0, [sp, #32]
 80068a2:	f7ff bb0f 	b.w	8005ec4 <_dtoa_r+0x540>
 80068a6:	960b      	str	r6, [sp, #44]	; 0x2c
 80068a8:	4645      	mov	r5, r8
 80068aa:	463e      	mov	r6, r7
 80068ac:	46c8      	mov	r8, r9
 80068ae:	9f05      	ldr	r7, [sp, #20]
 80068b0:	e52d      	b.n	800630e <_dtoa_r+0x98a>
 80068b2:	9b06      	ldr	r3, [sp, #24]
 80068b4:	2239      	movs	r2, #57	; 0x39
 80068b6:	4645      	mov	r5, r8
 80068b8:	9908      	ldr	r1, [sp, #32]
 80068ba:	46e0      	mov	r8, ip
 80068bc:	f103 0b01 	add.w	fp, r3, #1
 80068c0:	701a      	strb	r2, [r3, #0]
 80068c2:	e53a      	b.n	800633a <_dtoa_r+0x9b6>
 80068c4:	960b      	str	r6, [sp, #44]	; 0x2c
 80068c6:	463e      	mov	r6, r7
 80068c8:	9f05      	ldr	r7, [sp, #20]
 80068ca:	46cc      	mov	ip, r9
 80068cc:	2f39      	cmp	r7, #57	; 0x39
 80068ce:	d0f0      	beq.n	80068b2 <_dtoa_r+0xf2e>
 80068d0:	f1bb 0f00 	cmp.w	fp, #0
 80068d4:	dc8a      	bgt.n	80067ec <_dtoa_r+0xe68>
 80068d6:	e78b      	b.n	80067f0 <_dtoa_r+0xe6c>
 80068d8:	d18a      	bne.n	80067f0 <_dtoa_r+0xe6c>
 80068da:	07fa      	lsls	r2, r7, #31
 80068dc:	d588      	bpl.n	80067f0 <_dtoa_r+0xe6c>
 80068de:	e783      	b.n	80067e8 <_dtoa_r+0xe64>
 80068e0:	f04f 0802 	mov.w	r8, #2
 80068e4:	f7ff bbdd 	b.w	80060a2 <_dtoa_r+0x71e>
 80068e8:	9e16      	ldr	r6, [sp, #88]	; 0x58
 80068ea:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80068ee:	9508      	str	r5, [sp, #32]
 80068f0:	9604      	str	r6, [sp, #16]
 80068f2:	f7ff baf7 	b.w	8005ee4 <_dtoa_r+0x560>
 80068f6:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80068f8:	9209      	str	r2, [sp, #36]	; 0x24
 80068fa:	f7ff bac5 	b.w	8005e88 <_dtoa_r+0x504>
 80068fe:	9309      	str	r3, [sp, #36]	; 0x24
 8006900:	f7ff bac2 	b.w	8005e88 <_dtoa_r+0x504>
 8006904:	f43f aa9f 	beq.w	8005e46 <_dtoa_r+0x4c2>
 8006908:	f1c3 033c 	rsb	r3, r3, #60	; 0x3c
 800690c:	e521      	b.n	8006352 <_dtoa_r+0x9ce>
 800690e:	bf00      	nop

08006910 <_setlocale_r>:
 8006910:	b510      	push	{r4, lr}
 8006912:	4614      	mov	r4, r2
 8006914:	b13a      	cbz	r2, 8006926 <_setlocale_r+0x16>
 8006916:	f64a 01ac 	movw	r1, #43180	; 0xa8ac
 800691a:	4610      	mov	r0, r2
 800691c:	f6c0 0100 	movt	r1, #2048	; 0x800
 8006920:	f001 f884 	bl	8007a2c <strcmp>
 8006924:	b920      	cbnz	r0, 8006930 <_setlocale_r+0x20>
 8006926:	f64a 0054 	movw	r0, #43092	; 0xa854
 800692a:	f6c0 0000 	movt	r0, #2048	; 0x800
 800692e:	bd10      	pop	{r4, pc}
 8006930:	f64a 0154 	movw	r1, #43092	; 0xa854
 8006934:	4620      	mov	r0, r4
 8006936:	f6c0 0100 	movt	r1, #2048	; 0x800
 800693a:	f001 f877 	bl	8007a2c <strcmp>
 800693e:	2800      	cmp	r0, #0
 8006940:	d0f1      	beq.n	8006926 <_setlocale_r+0x16>
 8006942:	f24a 614c 	movw	r1, #42572	; 0xa64c
 8006946:	4620      	mov	r0, r4
 8006948:	f6c0 0100 	movt	r1, #2048	; 0x800
 800694c:	f001 f86e 	bl	8007a2c <strcmp>
 8006950:	f64a 0354 	movw	r3, #43092	; 0xa854
 8006954:	f6c0 0300 	movt	r3, #2048	; 0x800
 8006958:	2800      	cmp	r0, #0
 800695a:	bf0c      	ite	eq
 800695c:	4618      	moveq	r0, r3
 800695e:	2000      	movne	r0, #0
 8006960:	bd10      	pop	{r4, pc}
 8006962:	bf00      	nop

08006964 <__locale_charset>:
 8006964:	f240 00f4 	movw	r0, #244	; 0xf4
 8006968:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800696c:	4770      	bx	lr
 800696e:	bf00      	nop

08006970 <__locale_mb_cur_max>:
 8006970:	f240 03f4 	movw	r3, #244	; 0xf4
 8006974:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006978:	6a18      	ldr	r0, [r3, #32]
 800697a:	4770      	bx	lr

0800697c <__locale_msgcharset>:
 800697c:	4800      	ldr	r0, [pc, #0]	; (8006980 <__locale_msgcharset+0x4>)
 800697e:	4770      	bx	lr
 8006980:	20000118 	andcs	r0, r0, r8, lsl r1

08006984 <__locale_cjk_lang>:
 8006984:	2000      	movs	r0, #0
 8006986:	4770      	bx	lr

08006988 <_localeconv_r>:
 8006988:	4800      	ldr	r0, [pc, #0]	; (800698c <_localeconv_r+0x4>)
 800698a:	4770      	bx	lr
 800698c:	20000138 	andcs	r0, r0, r8, lsr r1

08006990 <setlocale>:
 8006990:	f240 0300 	movw	r3, #0
 8006994:	460a      	mov	r2, r1
 8006996:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800699a:	4601      	mov	r1, r0
 800699c:	6818      	ldr	r0, [r3, #0]
 800699e:	f7ff bfb7 	b.w	8006910 <_setlocale_r>
 80069a2:	bf00      	nop

080069a4 <localeconv>:
 80069a4:	4800      	ldr	r0, [pc, #0]	; (80069a8 <localeconv+0x4>)
 80069a6:	4770      	bx	lr
 80069a8:	20000138 	andcs	r0, r0, r8, lsr r1

080069ac <malloc>:
 80069ac:	f240 0300 	movw	r3, #0
 80069b0:	4601      	mov	r1, r0
 80069b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80069b6:	6818      	ldr	r0, [r3, #0]
 80069b8:	f000 b808 	b.w	80069cc <_malloc_r>

080069bc <free>:
 80069bc:	f240 0300 	movw	r3, #0
 80069c0:	4601      	mov	r1, r0
 80069c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80069c6:	6818      	ldr	r0, [r3, #0]
 80069c8:	f001 bff2 	b.w	80089b0 <_free_r>

080069cc <_malloc_r>:
 80069cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80069d0:	f101 040b 	add.w	r4, r1, #11
 80069d4:	2c16      	cmp	r4, #22
 80069d6:	b083      	sub	sp, #12
 80069d8:	bf8e      	itee	hi
 80069da:	f024 0407 	bichi.w	r4, r4, #7
 80069de:	2300      	movls	r3, #0
 80069e0:	2410      	movls	r4, #16
 80069e2:	4607      	mov	r7, r0
 80069e4:	bf88      	it	hi
 80069e6:	0fe3      	lsrhi	r3, r4, #31
 80069e8:	428c      	cmp	r4, r1
 80069ea:	bf2c      	ite	cs
 80069ec:	4619      	movcs	r1, r3
 80069ee:	f043 0101 	orrcc.w	r1, r3, #1
 80069f2:	2900      	cmp	r1, #0
 80069f4:	f040 80ba 	bne.w	8006b6c <_malloc_r+0x1a0>
 80069f8:	f000 fb3c 	bl	8007074 <__malloc_lock>
 80069fc:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
 8006a00:	d220      	bcs.n	8006a44 <_malloc_r+0x78>
 8006a02:	f240 1670 	movw	r6, #368	; 0x170
 8006a06:	ea4f 0cd4 	mov.w	ip, r4, lsr #3
 8006a0a:	f2c2 0600 	movt	r6, #8192	; 0x2000
 8006a0e:	eb06 02cc 	add.w	r2, r6, ip, lsl #3
 8006a12:	68d3      	ldr	r3, [r2, #12]
 8006a14:	4293      	cmp	r3, r2
 8006a16:	f000 81f7 	beq.w	8006e08 <_malloc_r+0x43c>
 8006a1a:	6859      	ldr	r1, [r3, #4]
 8006a1c:	f103 0808 	add.w	r8, r3, #8
 8006a20:	68da      	ldr	r2, [r3, #12]
 8006a22:	4638      	mov	r0, r7
 8006a24:	f021 0403 	bic.w	r4, r1, #3
 8006a28:	6899      	ldr	r1, [r3, #8]
 8006a2a:	4423      	add	r3, r4
 8006a2c:	685c      	ldr	r4, [r3, #4]
 8006a2e:	60ca      	str	r2, [r1, #12]
 8006a30:	f044 0401 	orr.w	r4, r4, #1
 8006a34:	6091      	str	r1, [r2, #8]
 8006a36:	605c      	str	r4, [r3, #4]
 8006a38:	f000 fb1e 	bl	8007078 <__malloc_unlock>
 8006a3c:	4640      	mov	r0, r8
 8006a3e:	b003      	add	sp, #12
 8006a40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006a44:	ea5f 2c54 	movs.w	ip, r4, lsr #9
 8006a48:	bf04      	itt	eq
 8006a4a:	257e      	moveq	r5, #126	; 0x7e
 8006a4c:	f04f 0c3f 	moveq.w	ip, #63	; 0x3f
 8006a50:	f040 8094 	bne.w	8006b7c <_malloc_r+0x1b0>
 8006a54:	f240 1670 	movw	r6, #368	; 0x170
 8006a58:	f2c2 0600 	movt	r6, #8192	; 0x2000
 8006a5c:	eb06 0585 	add.w	r5, r6, r5, lsl #2
 8006a60:	68eb      	ldr	r3, [r5, #12]
 8006a62:	429d      	cmp	r5, r3
 8006a64:	d106      	bne.n	8006a74 <_malloc_r+0xa8>
 8006a66:	e00d      	b.n	8006a84 <_malloc_r+0xb8>
 8006a68:	2a00      	cmp	r2, #0
 8006a6a:	f280 8164 	bge.w	8006d36 <_malloc_r+0x36a>
 8006a6e:	68db      	ldr	r3, [r3, #12]
 8006a70:	429d      	cmp	r5, r3
 8006a72:	d007      	beq.n	8006a84 <_malloc_r+0xb8>
 8006a74:	6859      	ldr	r1, [r3, #4]
 8006a76:	f021 0103 	bic.w	r1, r1, #3
 8006a7a:	1b0a      	subs	r2, r1, r4
 8006a7c:	2a0f      	cmp	r2, #15
 8006a7e:	ddf3      	ble.n	8006a68 <_malloc_r+0x9c>
 8006a80:	f10c 3cff 	add.w	ip, ip, #4294967295
 8006a84:	f10c 0c01 	add.w	ip, ip, #1
 8006a88:	f240 1270 	movw	r2, #368	; 0x170
 8006a8c:	6933      	ldr	r3, [r6, #16]
 8006a8e:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8006a92:	f102 0e08 	add.w	lr, r2, #8
 8006a96:	4573      	cmp	r3, lr
 8006a98:	bf08      	it	eq
 8006a9a:	6851      	ldreq	r1, [r2, #4]
 8006a9c:	d023      	beq.n	8006ae6 <_malloc_r+0x11a>
 8006a9e:	6858      	ldr	r0, [r3, #4]
 8006aa0:	f020 0003 	bic.w	r0, r0, #3
 8006aa4:	1b01      	subs	r1, r0, r4
 8006aa6:	290f      	cmp	r1, #15
 8006aa8:	f300 8192 	bgt.w	8006dd0 <_malloc_r+0x404>
 8006aac:	2900      	cmp	r1, #0
 8006aae:	f8c2 e014 	str.w	lr, [r2, #20]
 8006ab2:	f8c2 e010 	str.w	lr, [r2, #16]
 8006ab6:	da6c      	bge.n	8006b92 <_malloc_r+0x1c6>
 8006ab8:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8006abc:	f080 8161 	bcs.w	8006d82 <_malloc_r+0x3b6>
 8006ac0:	08c0      	lsrs	r0, r0, #3
 8006ac2:	f04f 0801 	mov.w	r8, #1
 8006ac6:	6851      	ldr	r1, [r2, #4]
 8006ac8:	eb02 05c0 	add.w	r5, r2, r0, lsl #3
 8006acc:	1080      	asrs	r0, r0, #2
 8006ace:	fa08 f800 	lsl.w	r8, r8, r0
 8006ad2:	ea48 0801 	orr.w	r8, r8, r1
 8006ad6:	68a8      	ldr	r0, [r5, #8]
 8006ad8:	4641      	mov	r1, r8
 8006ada:	60dd      	str	r5, [r3, #12]
 8006adc:	f8c2 8004 	str.w	r8, [r2, #4]
 8006ae0:	6098      	str	r0, [r3, #8]
 8006ae2:	60ab      	str	r3, [r5, #8]
 8006ae4:	60c3      	str	r3, [r0, #12]
 8006ae6:	2201      	movs	r2, #1
 8006ae8:	ea4f 03ac 	mov.w	r3, ip, asr #2
 8006aec:	fa02 f303 	lsl.w	r3, r2, r3
 8006af0:	428b      	cmp	r3, r1
 8006af2:	d85c      	bhi.n	8006bae <_malloc_r+0x1e2>
 8006af4:	4219      	tst	r1, r3
 8006af6:	d10b      	bne.n	8006b10 <_malloc_r+0x144>
 8006af8:	4093      	lsls	r3, r2
 8006afa:	f02c 0c03 	bic.w	ip, ip, #3
 8006afe:	4219      	tst	r1, r3
 8006b00:	f10c 0c04 	add.w	ip, ip, #4
 8006b04:	d104      	bne.n	8006b10 <_malloc_r+0x144>
 8006b06:	005b      	lsls	r3, r3, #1
 8006b08:	f10c 0c04 	add.w	ip, ip, #4
 8006b0c:	4219      	tst	r1, r3
 8006b0e:	d0fa      	beq.n	8006b06 <_malloc_r+0x13a>
 8006b10:	eb06 08cc 	add.w	r8, r6, ip, lsl #3
 8006b14:	46e1      	mov	r9, ip
 8006b16:	4640      	mov	r0, r8
 8006b18:	68c2      	ldr	r2, [r0, #12]
 8006b1a:	4290      	cmp	r0, r2
 8006b1c:	d107      	bne.n	8006b2e <_malloc_r+0x162>
 8006b1e:	e16b      	b.n	8006df8 <_malloc_r+0x42c>
 8006b20:	2900      	cmp	r1, #0
 8006b22:	f280 817b 	bge.w	8006e1c <_malloc_r+0x450>
 8006b26:	68d2      	ldr	r2, [r2, #12]
 8006b28:	4290      	cmp	r0, r2
 8006b2a:	f000 8165 	beq.w	8006df8 <_malloc_r+0x42c>
 8006b2e:	6855      	ldr	r5, [r2, #4]
 8006b30:	f025 0503 	bic.w	r5, r5, #3
 8006b34:	1b29      	subs	r1, r5, r4
 8006b36:	290f      	cmp	r1, #15
 8006b38:	ddf2      	ble.n	8006b20 <_malloc_r+0x154>
 8006b3a:	4690      	mov	r8, r2
 8006b3c:	68d5      	ldr	r5, [r2, #12]
 8006b3e:	4638      	mov	r0, r7
 8006b40:	1913      	adds	r3, r2, r4
 8006b42:	f858 7f08 	ldr.w	r7, [r8, #8]!
 8006b46:	f044 0c01 	orr.w	ip, r4, #1
 8006b4a:	f041 0401 	orr.w	r4, r1, #1
 8006b4e:	f8c2 c004 	str.w	ip, [r2, #4]
 8006b52:	60fd      	str	r5, [r7, #12]
 8006b54:	60af      	str	r7, [r5, #8]
 8006b56:	6173      	str	r3, [r6, #20]
 8006b58:	6133      	str	r3, [r6, #16]
 8006b5a:	f8c3 e00c 	str.w	lr, [r3, #12]
 8006b5e:	f8c3 e008 	str.w	lr, [r3, #8]
 8006b62:	605c      	str	r4, [r3, #4]
 8006b64:	5059      	str	r1, [r3, r1]
 8006b66:	f000 fa87 	bl	8007078 <__malloc_unlock>
 8006b6a:	e767      	b.n	8006a3c <_malloc_r+0x70>
 8006b6c:	f04f 0800 	mov.w	r8, #0
 8006b70:	230c      	movs	r3, #12
 8006b72:	6003      	str	r3, [r0, #0]
 8006b74:	4640      	mov	r0, r8
 8006b76:	b003      	add	sp, #12
 8006b78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b7c:	f1bc 0f04 	cmp.w	ip, #4
 8006b80:	f200 80eb 	bhi.w	8006d5a <_malloc_r+0x38e>
 8006b84:	ea4f 1c94 	mov.w	ip, r4, lsr #6
 8006b88:	f10c 0c38 	add.w	ip, ip, #56	; 0x38
 8006b8c:	ea4f 054c 	mov.w	r5, ip, lsl #1
 8006b90:	e760      	b.n	8006a54 <_malloc_r+0x88>
 8006b92:	181a      	adds	r2, r3, r0
 8006b94:	f103 0808 	add.w	r8, r3, #8
 8006b98:	4638      	mov	r0, r7
 8006b9a:	6853      	ldr	r3, [r2, #4]
 8006b9c:	f043 0301 	orr.w	r3, r3, #1
 8006ba0:	6053      	str	r3, [r2, #4]
 8006ba2:	f000 fa69 	bl	8007078 <__malloc_unlock>
 8006ba6:	4640      	mov	r0, r8
 8006ba8:	b003      	add	sp, #12
 8006baa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006bae:	68b5      	ldr	r5, [r6, #8]
 8006bb0:	686b      	ldr	r3, [r5, #4]
 8006bb2:	f023 0a03 	bic.w	sl, r3, #3
 8006bb6:	4554      	cmp	r4, sl
 8006bb8:	d804      	bhi.n	8006bc4 <_malloc_r+0x1f8>
 8006bba:	ebc4 030a 	rsb	r3, r4, sl
 8006bbe:	2b0f      	cmp	r3, #15
 8006bc0:	f300 80a8 	bgt.w	8006d14 <_malloc_r+0x348>
 8006bc4:	f240 59a4 	movw	r9, #1444	; 0x5a4
 8006bc8:	f8d6 1408 	ldr.w	r1, [r6, #1032]	; 0x408
 8006bcc:	f2c2 0900 	movt	r9, #8192	; 0x2000
 8006bd0:	4638      	mov	r0, r7
 8006bd2:	3101      	adds	r1, #1
 8006bd4:	eb05 020a 	add.w	r2, r5, sl
 8006bd8:	f8d9 3000 	ldr.w	r3, [r9]
 8006bdc:	9201      	str	r2, [sp, #4]
 8006bde:	4423      	add	r3, r4
 8006be0:	bf17      	itett	ne
 8006be2:	f503 5380 	addne.w	r3, r3, #4096	; 0x1000
 8006be6:	f103 0b10 	addeq.w	fp, r3, #16
 8006bea:	330f      	addne	r3, #15
 8006bec:	f423 637f 	bicne.w	r3, r3, #4080	; 0xff0
 8006bf0:	bf18      	it	ne
 8006bf2:	f023 0b0f 	bicne.w	fp, r3, #15
 8006bf6:	4659      	mov	r1, fp
 8006bf8:	f000 ff04 	bl	8007a04 <_sbrk_r>
 8006bfc:	9a01      	ldr	r2, [sp, #4]
 8006bfe:	f1b0 3fff 	cmp.w	r0, #4294967295
 8006c02:	4680      	mov	r8, r0
 8006c04:	f000 8120 	beq.w	8006e48 <_malloc_r+0x47c>
 8006c08:	4282      	cmp	r2, r0
 8006c0a:	f200 811a 	bhi.w	8006e42 <_malloc_r+0x476>
 8006c0e:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8006c12:	4542      	cmp	r2, r8
 8006c14:	445b      	add	r3, fp
 8006c16:	f8c9 3004 	str.w	r3, [r9, #4]
 8006c1a:	f000 8165 	beq.w	8006ee8 <_malloc_r+0x51c>
 8006c1e:	f8d6 1408 	ldr.w	r1, [r6, #1032]	; 0x408
 8006c22:	f240 1070 	movw	r0, #368	; 0x170
 8006c26:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8006c2a:	3101      	adds	r1, #1
 8006c2c:	bf17      	itett	ne
 8006c2e:	ebc2 0208 	rsbne	r2, r2, r8
 8006c32:	f8c0 8408 	streq.w	r8, [r0, #1032]	; 0x408
 8006c36:	189b      	addne	r3, r3, r2
 8006c38:	f8c9 3004 	strne.w	r3, [r9, #4]
 8006c3c:	f018 0307 	ands.w	r3, r8, #7
 8006c40:	4638      	mov	r0, r7
 8006c42:	bf1f      	itttt	ne
 8006c44:	f1c3 0208 	rsbne	r2, r3, #8
 8006c48:	f5c3 5380 	rsbne	r3, r3, #4096	; 0x1000
 8006c4c:	4490      	addne	r8, r2
 8006c4e:	f103 0208 	addne.w	r2, r3, #8
 8006c52:	eb08 030b 	add.w	r3, r8, fp
 8006c56:	bf08      	it	eq
 8006c58:	f44f 5280 	moveq.w	r2, #4096	; 0x1000
 8006c5c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006c60:	ebc3 0b02 	rsb	fp, r3, r2
 8006c64:	4659      	mov	r1, fp
 8006c66:	f000 fecd 	bl	8007a04 <_sbrk_r>
 8006c6a:	f240 52a4 	movw	r2, #1444	; 0x5a4
 8006c6e:	f8c6 8008 	str.w	r8, [r6, #8]
 8006c72:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8006c76:	1c43      	adds	r3, r0, #1
 8006c78:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8006c7c:	bf15      	itete	ne
 8006c7e:	ebc8 0100 	rsbne	r1, r8, r0
 8006c82:	2101      	moveq	r1, #1
 8006c84:	4459      	addne	r1, fp
 8006c86:	f04f 0b00 	moveq.w	fp, #0
 8006c8a:	bf18      	it	ne
 8006c8c:	f041 0101 	orrne.w	r1, r1, #1
 8006c90:	42b5      	cmp	r5, r6
 8006c92:	445b      	add	r3, fp
 8006c94:	f8c8 1004 	str.w	r1, [r8, #4]
 8006c98:	f8c9 3004 	str.w	r3, [r9, #4]
 8006c9c:	d018      	beq.n	8006cd0 <_malloc_r+0x304>
 8006c9e:	f1ba 0f0f 	cmp.w	sl, #15
 8006ca2:	f240 8100 	bls.w	8006ea6 <_malloc_r+0x4da>
 8006ca6:	f1aa 000c 	sub.w	r0, sl, #12
 8006caa:	6869      	ldr	r1, [r5, #4]
 8006cac:	f020 0007 	bic.w	r0, r0, #7
 8006cb0:	f04f 0c05 	mov.w	ip, #5
 8006cb4:	eb05 0e00 	add.w	lr, r5, r0
 8006cb8:	280f      	cmp	r0, #15
 8006cba:	f001 0101 	and.w	r1, r1, #1
 8006cbe:	ea40 0101 	orr.w	r1, r0, r1
 8006cc2:	6069      	str	r1, [r5, #4]
 8006cc4:	f8ce c004 	str.w	ip, [lr, #4]
 8006cc8:	f8ce c008 	str.w	ip, [lr, #8]
 8006ccc:	f200 8118 	bhi.w	8006f00 <_malloc_r+0x534>
 8006cd0:	f240 52a4 	movw	r2, #1444	; 0x5a4
 8006cd4:	f8d9 102c 	ldr.w	r1, [r9, #44]	; 0x2c
 8006cd8:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8006cdc:	68b5      	ldr	r5, [r6, #8]
 8006cde:	428b      	cmp	r3, r1
 8006ce0:	f8d9 1030 	ldr.w	r1, [r9, #48]	; 0x30
 8006ce4:	bf88      	it	hi
 8006ce6:	62d3      	strhi	r3, [r2, #44]	; 0x2c
 8006ce8:	f240 52a4 	movw	r2, #1444	; 0x5a4
 8006cec:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8006cf0:	428b      	cmp	r3, r1
 8006cf2:	bf88      	it	hi
 8006cf4:	6313      	strhi	r3, [r2, #48]	; 0x30
 8006cf6:	686a      	ldr	r2, [r5, #4]
 8006cf8:	f022 0203 	bic.w	r2, r2, #3
 8006cfc:	4294      	cmp	r4, r2
 8006cfe:	ebc4 0302 	rsb	r3, r4, r2
 8006d02:	d801      	bhi.n	8006d08 <_malloc_r+0x33c>
 8006d04:	2b0f      	cmp	r3, #15
 8006d06:	dc05      	bgt.n	8006d14 <_malloc_r+0x348>
 8006d08:	4638      	mov	r0, r7
 8006d0a:	f04f 0800 	mov.w	r8, #0
 8006d0e:	f000 f9b3 	bl	8007078 <__malloc_unlock>
 8006d12:	e693      	b.n	8006a3c <_malloc_r+0x70>
 8006d14:	192a      	adds	r2, r5, r4
 8006d16:	f043 0301 	orr.w	r3, r3, #1
 8006d1a:	4638      	mov	r0, r7
 8006d1c:	f044 0401 	orr.w	r4, r4, #1
 8006d20:	606c      	str	r4, [r5, #4]
 8006d22:	f105 0808 	add.w	r8, r5, #8
 8006d26:	60b2      	str	r2, [r6, #8]
 8006d28:	6053      	str	r3, [r2, #4]
 8006d2a:	f000 f9a5 	bl	8007078 <__malloc_unlock>
 8006d2e:	4640      	mov	r0, r8
 8006d30:	b003      	add	sp, #12
 8006d32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006d36:	4419      	add	r1, r3
 8006d38:	68da      	ldr	r2, [r3, #12]
 8006d3a:	689c      	ldr	r4, [r3, #8]
 8006d3c:	4638      	mov	r0, r7
 8006d3e:	684d      	ldr	r5, [r1, #4]
 8006d40:	f103 0808 	add.w	r8, r3, #8
 8006d44:	60e2      	str	r2, [r4, #12]
 8006d46:	f045 0501 	orr.w	r5, r5, #1
 8006d4a:	6094      	str	r4, [r2, #8]
 8006d4c:	604d      	str	r5, [r1, #4]
 8006d4e:	f000 f993 	bl	8007078 <__malloc_unlock>
 8006d52:	4640      	mov	r0, r8
 8006d54:	b003      	add	sp, #12
 8006d56:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006d5a:	f1bc 0f14 	cmp.w	ip, #20
 8006d5e:	bf9c      	itt	ls
 8006d60:	f10c 0c5b 	addls.w	ip, ip, #91	; 0x5b
 8006d64:	ea4f 054c 	movls.w	r5, ip, lsl #1
 8006d68:	f67f ae74 	bls.w	8006a54 <_malloc_r+0x88>
 8006d6c:	f1bc 0f54 	cmp.w	ip, #84	; 0x54
 8006d70:	f200 808f 	bhi.w	8006e92 <_malloc_r+0x4c6>
 8006d74:	ea4f 3c14 	mov.w	ip, r4, lsr #12
 8006d78:	f10c 0c6e 	add.w	ip, ip, #110	; 0x6e
 8006d7c:	ea4f 054c 	mov.w	r5, ip, lsl #1
 8006d80:	e668      	b.n	8006a54 <_malloc_r+0x88>
 8006d82:	0a42      	lsrs	r2, r0, #9
 8006d84:	2a04      	cmp	r2, #4
 8006d86:	d958      	bls.n	8006e3a <_malloc_r+0x46e>
 8006d88:	2a14      	cmp	r2, #20
 8006d8a:	bf9c      	itt	ls
 8006d8c:	f102 015b 	addls.w	r1, r2, #91	; 0x5b
 8006d90:	004d      	lslls	r5, r1, #1
 8006d92:	d905      	bls.n	8006da0 <_malloc_r+0x3d4>
 8006d94:	2a54      	cmp	r2, #84	; 0x54
 8006d96:	f200 80bc 	bhi.w	8006f12 <_malloc_r+0x546>
 8006d9a:	0b01      	lsrs	r1, r0, #12
 8006d9c:	316e      	adds	r1, #110	; 0x6e
 8006d9e:	004d      	lsls	r5, r1, #1
 8006da0:	eb06 0585 	add.w	r5, r6, r5, lsl #2
 8006da4:	f240 1870 	movw	r8, #368	; 0x170
 8006da8:	f2c2 0800 	movt	r8, #8192	; 0x2000
 8006dac:	68aa      	ldr	r2, [r5, #8]
 8006dae:	42aa      	cmp	r2, r5
 8006db0:	d07f      	beq.n	8006eb2 <_malloc_r+0x4e6>
 8006db2:	6851      	ldr	r1, [r2, #4]
 8006db4:	f021 0103 	bic.w	r1, r1, #3
 8006db8:	4288      	cmp	r0, r1
 8006dba:	d202      	bcs.n	8006dc2 <_malloc_r+0x3f6>
 8006dbc:	6892      	ldr	r2, [r2, #8]
 8006dbe:	4295      	cmp	r5, r2
 8006dc0:	d1f7      	bne.n	8006db2 <_malloc_r+0x3e6>
 8006dc2:	68d0      	ldr	r0, [r2, #12]
 8006dc4:	6871      	ldr	r1, [r6, #4]
 8006dc6:	60d8      	str	r0, [r3, #12]
 8006dc8:	609a      	str	r2, [r3, #8]
 8006dca:	6083      	str	r3, [r0, #8]
 8006dcc:	60d3      	str	r3, [r2, #12]
 8006dce:	e68a      	b.n	8006ae6 <_malloc_r+0x11a>
 8006dd0:	191d      	adds	r5, r3, r4
 8006dd2:	f041 0601 	orr.w	r6, r1, #1
 8006dd6:	f044 0401 	orr.w	r4, r4, #1
 8006dda:	4638      	mov	r0, r7
 8006ddc:	605c      	str	r4, [r3, #4]
 8006dde:	f103 0808 	add.w	r8, r3, #8
 8006de2:	6155      	str	r5, [r2, #20]
 8006de4:	6115      	str	r5, [r2, #16]
 8006de6:	f8c5 e00c 	str.w	lr, [r5, #12]
 8006dea:	f8c5 e008 	str.w	lr, [r5, #8]
 8006dee:	606e      	str	r6, [r5, #4]
 8006df0:	5069      	str	r1, [r5, r1]
 8006df2:	f000 f941 	bl	8007078 <__malloc_unlock>
 8006df6:	e621      	b.n	8006a3c <_malloc_r+0x70>
 8006df8:	f109 0901 	add.w	r9, r9, #1
 8006dfc:	3008      	adds	r0, #8
 8006dfe:	f019 0f03 	tst.w	r9, #3
 8006e02:	f47f ae89 	bne.w	8006b18 <_malloc_r+0x14c>
 8006e06:	e028      	b.n	8006e5a <_malloc_r+0x48e>
 8006e08:	f103 0208 	add.w	r2, r3, #8
 8006e0c:	695b      	ldr	r3, [r3, #20]
 8006e0e:	429a      	cmp	r2, r3
 8006e10:	bf08      	it	eq
 8006e12:	f10c 0c02 	addeq.w	ip, ip, #2
 8006e16:	f43f ae37 	beq.w	8006a88 <_malloc_r+0xbc>
 8006e1a:	e5fe      	b.n	8006a1a <_malloc_r+0x4e>
 8006e1c:	4690      	mov	r8, r2
 8006e1e:	4415      	add	r5, r2
 8006e20:	68d3      	ldr	r3, [r2, #12]
 8006e22:	4638      	mov	r0, r7
 8006e24:	f858 2f08 	ldr.w	r2, [r8, #8]!
 8006e28:	6869      	ldr	r1, [r5, #4]
 8006e2a:	f041 0101 	orr.w	r1, r1, #1
 8006e2e:	6069      	str	r1, [r5, #4]
 8006e30:	60d3      	str	r3, [r2, #12]
 8006e32:	609a      	str	r2, [r3, #8]
 8006e34:	f000 f920 	bl	8007078 <__malloc_unlock>
 8006e38:	e600      	b.n	8006a3c <_malloc_r+0x70>
 8006e3a:	0981      	lsrs	r1, r0, #6
 8006e3c:	3138      	adds	r1, #56	; 0x38
 8006e3e:	004d      	lsls	r5, r1, #1
 8006e40:	e7ae      	b.n	8006da0 <_malloc_r+0x3d4>
 8006e42:	42b5      	cmp	r5, r6
 8006e44:	f43f aee3 	beq.w	8006c0e <_malloc_r+0x242>
 8006e48:	68b5      	ldr	r5, [r6, #8]
 8006e4a:	686a      	ldr	r2, [r5, #4]
 8006e4c:	f022 0203 	bic.w	r2, r2, #3
 8006e50:	e754      	b.n	8006cfc <_malloc_r+0x330>
 8006e52:	f8d8 8000 	ldr.w	r8, [r8]
 8006e56:	4590      	cmp	r8, r2
 8006e58:	d16d      	bne.n	8006f36 <_malloc_r+0x56a>
 8006e5a:	f01c 0f03 	tst.w	ip, #3
 8006e5e:	f1a8 0208 	sub.w	r2, r8, #8
 8006e62:	f10c 3cff 	add.w	ip, ip, #4294967295
 8006e66:	d1f4      	bne.n	8006e52 <_malloc_r+0x486>
 8006e68:	6872      	ldr	r2, [r6, #4]
 8006e6a:	ea22 0203 	bic.w	r2, r2, r3
 8006e6e:	6072      	str	r2, [r6, #4]
 8006e70:	005b      	lsls	r3, r3, #1
 8006e72:	4293      	cmp	r3, r2
 8006e74:	f63f ae9b 	bhi.w	8006bae <_malloc_r+0x1e2>
 8006e78:	2b00      	cmp	r3, #0
 8006e7a:	f43f ae98 	beq.w	8006bae <_malloc_r+0x1e2>
 8006e7e:	421a      	tst	r2, r3
 8006e80:	46cc      	mov	ip, r9
 8006e82:	f47f ae45 	bne.w	8006b10 <_malloc_r+0x144>
 8006e86:	005b      	lsls	r3, r3, #1
 8006e88:	f10c 0c04 	add.w	ip, ip, #4
 8006e8c:	421a      	tst	r2, r3
 8006e8e:	d0fa      	beq.n	8006e86 <_malloc_r+0x4ba>
 8006e90:	e63e      	b.n	8006b10 <_malloc_r+0x144>
 8006e92:	f5bc 7faa 	cmp.w	ip, #340	; 0x154
 8006e96:	d818      	bhi.n	8006eca <_malloc_r+0x4fe>
 8006e98:	ea4f 3cd4 	mov.w	ip, r4, lsr #15
 8006e9c:	f10c 0c77 	add.w	ip, ip, #119	; 0x77
 8006ea0:	ea4f 054c 	mov.w	r5, ip, lsl #1
 8006ea4:	e5d6      	b.n	8006a54 <_malloc_r+0x88>
 8006ea6:	2301      	movs	r3, #1
 8006ea8:	4645      	mov	r5, r8
 8006eaa:	f8c8 3004 	str.w	r3, [r8, #4]
 8006eae:	2200      	movs	r2, #0
 8006eb0:	e724      	b.n	8006cfc <_malloc_r+0x330>
 8006eb2:	f04f 0901 	mov.w	r9, #1
 8006eb6:	108d      	asrs	r5, r1, #2
 8006eb8:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8006ebc:	4610      	mov	r0, r2
 8006ebe:	fa09 f505 	lsl.w	r5, r9, r5
 8006ec2:	4329      	orrs	r1, r5
 8006ec4:	f8c8 1004 	str.w	r1, [r8, #4]
 8006ec8:	e77d      	b.n	8006dc6 <_malloc_r+0x3fa>
 8006eca:	f240 5354 	movw	r3, #1364	; 0x554
 8006ece:	459c      	cmp	ip, r3
 8006ed0:	bf95      	itete	ls
 8006ed2:	ea4f 4c94 	movls.w	ip, r4, lsr #18
 8006ed6:	25fc      	movhi	r5, #252	; 0xfc
 8006ed8:	f10c 0c7c 	addls.w	ip, ip, #124	; 0x7c
 8006edc:	f04f 0c7e 	movhi.w	ip, #126	; 0x7e
 8006ee0:	bf98      	it	ls
 8006ee2:	ea4f 054c 	movls.w	r5, ip, lsl #1
 8006ee6:	e5b5      	b.n	8006a54 <_malloc_r+0x88>
 8006ee8:	f3c2 010b 	ubfx	r1, r2, #0, #12
 8006eec:	2900      	cmp	r1, #0
 8006eee:	f47f ae96 	bne.w	8006c1e <_malloc_r+0x252>
 8006ef2:	68b2      	ldr	r2, [r6, #8]
 8006ef4:	eb0b 010a 	add.w	r1, fp, sl
 8006ef8:	f041 0101 	orr.w	r1, r1, #1
 8006efc:	6051      	str	r1, [r2, #4]
 8006efe:	e6e7      	b.n	8006cd0 <_malloc_r+0x304>
 8006f00:	f105 0108 	add.w	r1, r5, #8
 8006f04:	4638      	mov	r0, r7
 8006f06:	9201      	str	r2, [sp, #4]
 8006f08:	f001 fd52 	bl	80089b0 <_free_r>
 8006f0c:	9a01      	ldr	r2, [sp, #4]
 8006f0e:	6853      	ldr	r3, [r2, #4]
 8006f10:	e6de      	b.n	8006cd0 <_malloc_r+0x304>
 8006f12:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8006f16:	d803      	bhi.n	8006f20 <_malloc_r+0x554>
 8006f18:	0bc1      	lsrs	r1, r0, #15
 8006f1a:	3177      	adds	r1, #119	; 0x77
 8006f1c:	004d      	lsls	r5, r1, #1
 8006f1e:	e73f      	b.n	8006da0 <_malloc_r+0x3d4>
 8006f20:	f240 5154 	movw	r1, #1364	; 0x554
 8006f24:	428a      	cmp	r2, r1
 8006f26:	bf95      	itete	ls
 8006f28:	0c81      	lsrls	r1, r0, #18
 8006f2a:	25fc      	movhi	r5, #252	; 0xfc
 8006f2c:	317c      	addls	r1, #124	; 0x7c
 8006f2e:	217e      	movhi	r1, #126	; 0x7e
 8006f30:	bf98      	it	ls
 8006f32:	004d      	lslls	r5, r1, #1
 8006f34:	e734      	b.n	8006da0 <_malloc_r+0x3d4>
 8006f36:	6872      	ldr	r2, [r6, #4]
 8006f38:	e79a      	b.n	8006e70 <_malloc_r+0x4a4>
 8006f3a:	bf00      	nop

08006f3c <memchr>:
 8006f3c:	0783      	lsls	r3, r0, #30
 8006f3e:	b2c9      	uxtb	r1, r1
 8006f40:	b470      	push	{r4, r5, r6}
 8006f42:	d03f      	beq.n	8006fc4 <memchr+0x88>
 8006f44:	1e54      	subs	r4, r2, #1
 8006f46:	b32a      	cbz	r2, 8006f94 <memchr+0x58>
 8006f48:	7803      	ldrb	r3, [r0, #0]
 8006f4a:	428b      	cmp	r3, r1
 8006f4c:	d023      	beq.n	8006f96 <memchr+0x5a>
 8006f4e:	1c43      	adds	r3, r0, #1
 8006f50:	e004      	b.n	8006f5c <memchr+0x20>
 8006f52:	b1fc      	cbz	r4, 8006f94 <memchr+0x58>
 8006f54:	7805      	ldrb	r5, [r0, #0]
 8006f56:	4614      	mov	r4, r2
 8006f58:	428d      	cmp	r5, r1
 8006f5a:	d01c      	beq.n	8006f96 <memchr+0x5a>
 8006f5c:	f013 0f03 	tst.w	r3, #3
 8006f60:	4618      	mov	r0, r3
 8006f62:	f104 32ff 	add.w	r2, r4, #4294967295
 8006f66:	f103 0301 	add.w	r3, r3, #1
 8006f6a:	d1f2      	bne.n	8006f52 <memchr+0x16>
 8006f6c:	2c03      	cmp	r4, #3
 8006f6e:	d814      	bhi.n	8006f9a <memchr+0x5e>
 8006f70:	1e65      	subs	r5, r4, #1
 8006f72:	b34c      	cbz	r4, 8006fc8 <memchr+0x8c>
 8006f74:	7803      	ldrb	r3, [r0, #0]
 8006f76:	428b      	cmp	r3, r1
 8006f78:	d00d      	beq.n	8006f96 <memchr+0x5a>
 8006f7a:	1c42      	adds	r2, r0, #1
 8006f7c:	2300      	movs	r3, #0
 8006f7e:	e002      	b.n	8006f86 <memchr+0x4a>
 8006f80:	7804      	ldrb	r4, [r0, #0]
 8006f82:	428c      	cmp	r4, r1
 8006f84:	d007      	beq.n	8006f96 <memchr+0x5a>
 8006f86:	42ab      	cmp	r3, r5
 8006f88:	4610      	mov	r0, r2
 8006f8a:	f103 0301 	add.w	r3, r3, #1
 8006f8e:	f102 0201 	add.w	r2, r2, #1
 8006f92:	d1f5      	bne.n	8006f80 <memchr+0x44>
 8006f94:	2000      	movs	r0, #0
 8006f96:	bc70      	pop	{r4, r5, r6}
 8006f98:	4770      	bx	lr
 8006f9a:	ea41 2601 	orr.w	r6, r1, r1, lsl #8
 8006f9e:	4603      	mov	r3, r0
 8006fa0:	ea46 4606 	orr.w	r6, r6, r6, lsl #16
 8006fa4:	4618      	mov	r0, r3
 8006fa6:	3304      	adds	r3, #4
 8006fa8:	6802      	ldr	r2, [r0, #0]
 8006faa:	4072      	eors	r2, r6
 8006fac:	f1a2 3501 	sub.w	r5, r2, #16843009	; 0x1010101
 8006fb0:	ea25 0202 	bic.w	r2, r5, r2
 8006fb4:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 8006fb8:	d1da      	bne.n	8006f70 <memchr+0x34>
 8006fba:	3c04      	subs	r4, #4
 8006fbc:	4618      	mov	r0, r3
 8006fbe:	2c03      	cmp	r4, #3
 8006fc0:	d8f0      	bhi.n	8006fa4 <memchr+0x68>
 8006fc2:	e7d5      	b.n	8006f70 <memchr+0x34>
 8006fc4:	4614      	mov	r4, r2
 8006fc6:	e7d1      	b.n	8006f6c <memchr+0x30>
 8006fc8:	4620      	mov	r0, r4
 8006fca:	e7e4      	b.n	8006f96 <memchr+0x5a>

08006fcc <memcpy>:
 8006fcc:	2a0f      	cmp	r2, #15
 8006fce:	b4f0      	push	{r4, r5, r6, r7}
 8006fd0:	d945      	bls.n	800705e <memcpy+0x92>
 8006fd2:	ea40 0301 	orr.w	r3, r0, r1
 8006fd6:	079b      	lsls	r3, r3, #30
 8006fd8:	d145      	bne.n	8007066 <memcpy+0x9a>
 8006fda:	f1a2 0710 	sub.w	r7, r2, #16
 8006fde:	460c      	mov	r4, r1
 8006fe0:	4603      	mov	r3, r0
 8006fe2:	093f      	lsrs	r7, r7, #4
 8006fe4:	eb00 1607 	add.w	r6, r0, r7, lsl #4
 8006fe8:	3610      	adds	r6, #16
 8006fea:	6825      	ldr	r5, [r4, #0]
 8006fec:	3310      	adds	r3, #16
 8006fee:	3410      	adds	r4, #16
 8006ff0:	f843 5c10 	str.w	r5, [r3, #-16]
 8006ff4:	f854 5c0c 	ldr.w	r5, [r4, #-12]
 8006ff8:	f843 5c0c 	str.w	r5, [r3, #-12]
 8006ffc:	f854 5c08 	ldr.w	r5, [r4, #-8]
 8007000:	f843 5c08 	str.w	r5, [r3, #-8]
 8007004:	f854 5c04 	ldr.w	r5, [r4, #-4]
 8007008:	f843 5c04 	str.w	r5, [r3, #-4]
 800700c:	42b3      	cmp	r3, r6
 800700e:	d1ec      	bne.n	8006fea <memcpy+0x1e>
 8007010:	1c7b      	adds	r3, r7, #1
 8007012:	f002 0c0f 	and.w	ip, r2, #15
 8007016:	f1bc 0f03 	cmp.w	ip, #3
 800701a:	ea4f 1303 	mov.w	r3, r3, lsl #4
 800701e:	4419      	add	r1, r3
 8007020:	4403      	add	r3, r0
 8007022:	d922      	bls.n	800706a <memcpy+0x9e>
 8007024:	460e      	mov	r6, r1
 8007026:	461d      	mov	r5, r3
 8007028:	4664      	mov	r4, ip
 800702a:	f856 7b04 	ldr.w	r7, [r6], #4
 800702e:	3c04      	subs	r4, #4
 8007030:	2c03      	cmp	r4, #3
 8007032:	f845 7b04 	str.w	r7, [r5], #4
 8007036:	d8f8      	bhi.n	800702a <memcpy+0x5e>
 8007038:	f1ac 0404 	sub.w	r4, ip, #4
 800703c:	f002 0203 	and.w	r2, r2, #3
 8007040:	f024 0403 	bic.w	r4, r4, #3
 8007044:	3404      	adds	r4, #4
 8007046:	4423      	add	r3, r4
 8007048:	4421      	add	r1, r4
 800704a:	b132      	cbz	r2, 800705a <memcpy+0x8e>
 800704c:	440a      	add	r2, r1
 800704e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007052:	4291      	cmp	r1, r2
 8007054:	f803 4b01 	strb.w	r4, [r3], #1
 8007058:	d1f9      	bne.n	800704e <memcpy+0x82>
 800705a:	bcf0      	pop	{r4, r5, r6, r7}
 800705c:	4770      	bx	lr
 800705e:	4603      	mov	r3, r0
 8007060:	2a00      	cmp	r2, #0
 8007062:	d1f3      	bne.n	800704c <memcpy+0x80>
 8007064:	e7f9      	b.n	800705a <memcpy+0x8e>
 8007066:	4603      	mov	r3, r0
 8007068:	e7f0      	b.n	800704c <memcpy+0x80>
 800706a:	4662      	mov	r2, ip
 800706c:	2a00      	cmp	r2, #0
 800706e:	d1ed      	bne.n	800704c <memcpy+0x80>
 8007070:	e7f3      	b.n	800705a <memcpy+0x8e>
 8007072:	bf00      	nop

08007074 <__malloc_lock>:
 8007074:	4770      	bx	lr
 8007076:	bf00      	nop

08007078 <__malloc_unlock>:
 8007078:	4770      	bx	lr
 800707a:	bf00      	nop

0800707c <_Balloc>:
 800707c:	b570      	push	{r4, r5, r6, lr}
 800707e:	4606      	mov	r6, r0
 8007080:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8007082:	460d      	mov	r5, r1
 8007084:	b164      	cbz	r4, 80070a0 <_Balloc+0x24>
 8007086:	68e2      	ldr	r2, [r4, #12]
 8007088:	b19a      	cbz	r2, 80070b2 <_Balloc+0x36>
 800708a:	f852 3025 	ldr.w	r3, [r2, r5, lsl #2]
 800708e:	b1e3      	cbz	r3, 80070ca <_Balloc+0x4e>
 8007090:	6819      	ldr	r1, [r3, #0]
 8007092:	f842 1025 	str.w	r1, [r2, r5, lsl #2]
 8007096:	2200      	movs	r2, #0
 8007098:	4618      	mov	r0, r3
 800709a:	611a      	str	r2, [r3, #16]
 800709c:	60da      	str	r2, [r3, #12]
 800709e:	bd70      	pop	{r4, r5, r6, pc}
 80070a0:	2010      	movs	r0, #16
 80070a2:	f7ff fc83 	bl	80069ac <malloc>
 80070a6:	6270      	str	r0, [r6, #36]	; 0x24
 80070a8:	6044      	str	r4, [r0, #4]
 80070aa:	6084      	str	r4, [r0, #8]
 80070ac:	6004      	str	r4, [r0, #0]
 80070ae:	60c4      	str	r4, [r0, #12]
 80070b0:	4604      	mov	r4, r0
 80070b2:	2221      	movs	r2, #33	; 0x21
 80070b4:	4630      	mov	r0, r6
 80070b6:	2104      	movs	r1, #4
 80070b8:	f001 fbf6 	bl	80088a8 <_calloc_r>
 80070bc:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80070be:	60e0      	str	r0, [r4, #12]
 80070c0:	68da      	ldr	r2, [r3, #12]
 80070c2:	2a00      	cmp	r2, #0
 80070c4:	d1e1      	bne.n	800708a <_Balloc+0xe>
 80070c6:	2000      	movs	r0, #0
 80070c8:	bd70      	pop	{r4, r5, r6, pc}
 80070ca:	2301      	movs	r3, #1
 80070cc:	4630      	mov	r0, r6
 80070ce:	4619      	mov	r1, r3
 80070d0:	fa03 f405 	lsl.w	r4, r3, r5
 80070d4:	1d62      	adds	r2, r4, #5
 80070d6:	0092      	lsls	r2, r2, #2
 80070d8:	f001 fbe6 	bl	80088a8 <_calloc_r>
 80070dc:	4603      	mov	r3, r0
 80070de:	2800      	cmp	r0, #0
 80070e0:	d0f1      	beq.n	80070c6 <_Balloc+0x4a>
 80070e2:	6045      	str	r5, [r0, #4]
 80070e4:	6084      	str	r4, [r0, #8]
 80070e6:	e7d6      	b.n	8007096 <_Balloc+0x1a>

080070e8 <_Bfree>:
 80070e8:	b530      	push	{r4, r5, lr}
 80070ea:	4604      	mov	r4, r0
 80070ec:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80070ee:	b083      	sub	sp, #12
 80070f0:	b155      	cbz	r5, 8007108 <_Bfree+0x20>
 80070f2:	b139      	cbz	r1, 8007104 <_Bfree+0x1c>
 80070f4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80070f6:	684a      	ldr	r2, [r1, #4]
 80070f8:	68db      	ldr	r3, [r3, #12]
 80070fa:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 80070fe:	6008      	str	r0, [r1, #0]
 8007100:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8007104:	b003      	add	sp, #12
 8007106:	bd30      	pop	{r4, r5, pc}
 8007108:	2010      	movs	r0, #16
 800710a:	9101      	str	r1, [sp, #4]
 800710c:	f7ff fc4e 	bl	80069ac <malloc>
 8007110:	9901      	ldr	r1, [sp, #4]
 8007112:	6260      	str	r0, [r4, #36]	; 0x24
 8007114:	6045      	str	r5, [r0, #4]
 8007116:	6085      	str	r5, [r0, #8]
 8007118:	6005      	str	r5, [r0, #0]
 800711a:	60c5      	str	r5, [r0, #12]
 800711c:	e7e9      	b.n	80070f2 <_Bfree+0xa>
 800711e:	bf00      	nop

08007120 <__multadd>:
 8007120:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007124:	4688      	mov	r8, r1
 8007126:	f8d1 a010 	ldr.w	sl, [r1, #16]
 800712a:	b082      	sub	sp, #8
 800712c:	4681      	mov	r9, r0
 800712e:	f101 0514 	add.w	r5, r1, #20
 8007132:	2400      	movs	r4, #0
 8007134:	682f      	ldr	r7, [r5, #0]
 8007136:	3401      	adds	r4, #1
 8007138:	45a2      	cmp	sl, r4
 800713a:	b2be      	uxth	r6, r7
 800713c:	ea4f 4717 	mov.w	r7, r7, lsr #16
 8007140:	fb02 3606 	mla	r6, r2, r6, r3
 8007144:	fb02 f307 	mul.w	r3, r2, r7
 8007148:	eb03 4316 	add.w	r3, r3, r6, lsr #16
 800714c:	b2b6      	uxth	r6, r6
 800714e:	eb06 4603 	add.w	r6, r6, r3, lsl #16
 8007152:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8007156:	f845 6b04 	str.w	r6, [r5], #4
 800715a:	dceb      	bgt.n	8007134 <__multadd+0x14>
 800715c:	b153      	cbz	r3, 8007174 <__multadd+0x54>
 800715e:	f8d8 2008 	ldr.w	r2, [r8, #8]
 8007162:	4592      	cmp	sl, r2
 8007164:	da0a      	bge.n	800717c <__multadd+0x5c>
 8007166:	eb08 018a 	add.w	r1, r8, sl, lsl #2
 800716a:	f10a 0201 	add.w	r2, sl, #1
 800716e:	614b      	str	r3, [r1, #20]
 8007170:	f8c8 2010 	str.w	r2, [r8, #16]
 8007174:	4640      	mov	r0, r8
 8007176:	b002      	add	sp, #8
 8007178:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800717c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8007180:	4648      	mov	r0, r9
 8007182:	9301      	str	r3, [sp, #4]
 8007184:	3101      	adds	r1, #1
 8007186:	f7ff ff79 	bl	800707c <_Balloc>
 800718a:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800718e:	f108 010c 	add.w	r1, r8, #12
 8007192:	3202      	adds	r2, #2
 8007194:	0092      	lsls	r2, r2, #2
 8007196:	4604      	mov	r4, r0
 8007198:	300c      	adds	r0, #12
 800719a:	f7ff ff17 	bl	8006fcc <memcpy>
 800719e:	4641      	mov	r1, r8
 80071a0:	4648      	mov	r0, r9
 80071a2:	46a0      	mov	r8, r4
 80071a4:	f7ff ffa0 	bl	80070e8 <_Bfree>
 80071a8:	9b01      	ldr	r3, [sp, #4]
 80071aa:	e7dc      	b.n	8007166 <__multadd+0x46>

080071ac <__s2b>:
 80071ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80071b0:	4699      	mov	r9, r3
 80071b2:	f648 6339 	movw	r3, #36409	; 0x8e39
 80071b6:	f109 0508 	add.w	r5, r9, #8
 80071ba:	f6c3 03e3 	movt	r3, #14563	; 0x38e3
 80071be:	460c      	mov	r4, r1
 80071c0:	4607      	mov	r7, r0
 80071c2:	4690      	mov	r8, r2
 80071c4:	fb83 1305 	smull	r1, r3, r3, r5
 80071c8:	17ed      	asrs	r5, r5, #31
 80071ca:	9e08      	ldr	r6, [sp, #32]
 80071cc:	ebc5 0363 	rsb	r3, r5, r3, asr #1
 80071d0:	2b01      	cmp	r3, #1
 80071d2:	dd35      	ble.n	8007240 <__s2b+0x94>
 80071d4:	2501      	movs	r5, #1
 80071d6:	2100      	movs	r1, #0
 80071d8:	006d      	lsls	r5, r5, #1
 80071da:	3101      	adds	r1, #1
 80071dc:	42ab      	cmp	r3, r5
 80071de:	dcfb      	bgt.n	80071d8 <__s2b+0x2c>
 80071e0:	4638      	mov	r0, r7
 80071e2:	f7ff ff4b 	bl	800707c <_Balloc>
 80071e6:	f1b8 0f09 	cmp.w	r8, #9
 80071ea:	f04f 0301 	mov.w	r3, #1
 80071ee:	bfdc      	itt	le
 80071f0:	340a      	addle	r4, #10
 80071f2:	f04f 0809 	movle.w	r8, #9
 80071f6:	6146      	str	r6, [r0, #20]
 80071f8:	6103      	str	r3, [r0, #16]
 80071fa:	dd10      	ble.n	800721e <__s2b+0x72>
 80071fc:	f104 0609 	add.w	r6, r4, #9
 8007200:	4444      	add	r4, r8
 8007202:	4635      	mov	r5, r6
 8007204:	f815 3b01 	ldrb.w	r3, [r5], #1
 8007208:	4601      	mov	r1, r0
 800720a:	220a      	movs	r2, #10
 800720c:	4638      	mov	r0, r7
 800720e:	3b30      	subs	r3, #48	; 0x30
 8007210:	f7ff ff86 	bl	8007120 <__multadd>
 8007214:	42a5      	cmp	r5, r4
 8007216:	d1f5      	bne.n	8007204 <__s2b+0x58>
 8007218:	eb06 0408 	add.w	r4, r6, r8
 800721c:	3c08      	subs	r4, #8
 800721e:	45c1      	cmp	r9, r8
 8007220:	dd0c      	ble.n	800723c <__s2b+0x90>
 8007222:	ebc8 0809 	rsb	r8, r8, r9
 8007226:	44a0      	add	r8, r4
 8007228:	f814 3b01 	ldrb.w	r3, [r4], #1
 800722c:	4601      	mov	r1, r0
 800722e:	220a      	movs	r2, #10
 8007230:	4638      	mov	r0, r7
 8007232:	3b30      	subs	r3, #48	; 0x30
 8007234:	f7ff ff74 	bl	8007120 <__multadd>
 8007238:	4544      	cmp	r4, r8
 800723a:	d1f5      	bne.n	8007228 <__s2b+0x7c>
 800723c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007240:	2100      	movs	r1, #0
 8007242:	e7cd      	b.n	80071e0 <__s2b+0x34>

08007244 <__hi0bits>:
 8007244:	0c03      	lsrs	r3, r0, #16
 8007246:	bf06      	itte	eq
 8007248:	0400      	lsleq	r0, r0, #16
 800724a:	2310      	moveq	r3, #16
 800724c:	2300      	movne	r3, #0
 800724e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8007252:	bf04      	itt	eq
 8007254:	0200      	lsleq	r0, r0, #8
 8007256:	3308      	addeq	r3, #8
 8007258:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800725c:	bf04      	itt	eq
 800725e:	0100      	lsleq	r0, r0, #4
 8007260:	3304      	addeq	r3, #4
 8007262:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8007266:	bf04      	itt	eq
 8007268:	0080      	lsleq	r0, r0, #2
 800726a:	3302      	addeq	r3, #2
 800726c:	2800      	cmp	r0, #0
 800726e:	db05      	blt.n	800727c <__hi0bits+0x38>
 8007270:	0042      	lsls	r2, r0, #1
 8007272:	d401      	bmi.n	8007278 <__hi0bits+0x34>
 8007274:	2020      	movs	r0, #32
 8007276:	4770      	bx	lr
 8007278:	1c58      	adds	r0, r3, #1
 800727a:	4770      	bx	lr
 800727c:	4618      	mov	r0, r3
 800727e:	4770      	bx	lr

08007280 <__lo0bits>:
 8007280:	6803      	ldr	r3, [r0, #0]
 8007282:	4602      	mov	r2, r0
 8007284:	f013 0007 	ands.w	r0, r3, #7
 8007288:	d009      	beq.n	800729e <__lo0bits+0x1e>
 800728a:	07d9      	lsls	r1, r3, #31
 800728c:	d421      	bmi.n	80072d2 <__lo0bits+0x52>
 800728e:	0798      	lsls	r0, r3, #30
 8007290:	bf4b      	itete	mi
 8007292:	085b      	lsrmi	r3, r3, #1
 8007294:	089b      	lsrpl	r3, r3, #2
 8007296:	2001      	movmi	r0, #1
 8007298:	2002      	movpl	r0, #2
 800729a:	6013      	str	r3, [r2, #0]
 800729c:	4770      	bx	lr
 800729e:	b299      	uxth	r1, r3
 80072a0:	b909      	cbnz	r1, 80072a6 <__lo0bits+0x26>
 80072a2:	0c1b      	lsrs	r3, r3, #16
 80072a4:	2010      	movs	r0, #16
 80072a6:	f013 0fff 	tst.w	r3, #255	; 0xff
 80072aa:	bf04      	itt	eq
 80072ac:	0a1b      	lsreq	r3, r3, #8
 80072ae:	3008      	addeq	r0, #8
 80072b0:	0719      	lsls	r1, r3, #28
 80072b2:	bf04      	itt	eq
 80072b4:	091b      	lsreq	r3, r3, #4
 80072b6:	3004      	addeq	r0, #4
 80072b8:	0799      	lsls	r1, r3, #30
 80072ba:	bf04      	itt	eq
 80072bc:	089b      	lsreq	r3, r3, #2
 80072be:	3002      	addeq	r0, #2
 80072c0:	07d9      	lsls	r1, r3, #31
 80072c2:	d404      	bmi.n	80072ce <__lo0bits+0x4e>
 80072c4:	085b      	lsrs	r3, r3, #1
 80072c6:	d101      	bne.n	80072cc <__lo0bits+0x4c>
 80072c8:	2020      	movs	r0, #32
 80072ca:	4770      	bx	lr
 80072cc:	3001      	adds	r0, #1
 80072ce:	6013      	str	r3, [r2, #0]
 80072d0:	4770      	bx	lr
 80072d2:	2000      	movs	r0, #0
 80072d4:	4770      	bx	lr
 80072d6:	bf00      	nop

080072d8 <__i2b>:
 80072d8:	b510      	push	{r4, lr}
 80072da:	460c      	mov	r4, r1
 80072dc:	2101      	movs	r1, #1
 80072de:	f7ff fecd 	bl	800707c <_Balloc>
 80072e2:	2201      	movs	r2, #1
 80072e4:	6144      	str	r4, [r0, #20]
 80072e6:	6102      	str	r2, [r0, #16]
 80072e8:	bd10      	pop	{r4, pc}
 80072ea:	bf00      	nop

080072ec <__multiply>:
 80072ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80072f0:	460c      	mov	r4, r1
 80072f2:	690e      	ldr	r6, [r1, #16]
 80072f4:	b085      	sub	sp, #20
 80072f6:	6915      	ldr	r5, [r2, #16]
 80072f8:	4693      	mov	fp, r2
 80072fa:	42ae      	cmp	r6, r5
 80072fc:	da04      	bge.n	8007308 <__multiply+0x1c>
 80072fe:	4632      	mov	r2, r6
 8007300:	465c      	mov	r4, fp
 8007302:	462e      	mov	r6, r5
 8007304:	468b      	mov	fp, r1
 8007306:	4615      	mov	r5, r2
 8007308:	68a3      	ldr	r3, [r4, #8]
 800730a:	eb06 0905 	add.w	r9, r6, r5
 800730e:	6861      	ldr	r1, [r4, #4]
 8007310:	4599      	cmp	r9, r3
 8007312:	bfc8      	it	gt
 8007314:	3101      	addgt	r1, #1
 8007316:	f7ff feb1 	bl	800707c <_Balloc>
 800731a:	f100 0a14 	add.w	sl, r0, #20
 800731e:	9002      	str	r0, [sp, #8]
 8007320:	eb0a 0189 	add.w	r1, sl, r9, lsl #2
 8007324:	9101      	str	r1, [sp, #4]
 8007326:	458a      	cmp	sl, r1
 8007328:	d206      	bcs.n	8007338 <__multiply+0x4c>
 800732a:	9a01      	ldr	r2, [sp, #4]
 800732c:	4653      	mov	r3, sl
 800732e:	2000      	movs	r0, #0
 8007330:	f843 0b04 	str.w	r0, [r3], #4
 8007334:	429a      	cmp	r2, r3
 8007336:	d8fb      	bhi.n	8007330 <__multiply+0x44>
 8007338:	f10b 0b14 	add.w	fp, fp, #20
 800733c:	3414      	adds	r4, #20
 800733e:	eb0b 0585 	add.w	r5, fp, r5, lsl #2
 8007342:	9400      	str	r4, [sp, #0]
 8007344:	45ab      	cmp	fp, r5
 8007346:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 800734a:	bf3c      	itt	cc
 800734c:	f8cd 900c 	strcc.w	r9, [sp, #12]
 8007350:	46a9      	movcc	r9, r5
 8007352:	d254      	bcs.n	80073fe <__multiply+0x112>
 8007354:	f85b 3b04 	ldr.w	r3, [fp], #4
 8007358:	b29c      	uxth	r4, r3
 800735a:	2c00      	cmp	r4, #0
 800735c:	d064      	beq.n	8007428 <__multiply+0x13c>
 800735e:	9900      	ldr	r1, [sp, #0]
 8007360:	4652      	mov	r2, sl
 8007362:	2500      	movs	r5, #0
 8007364:	46a4      	mov	ip, r4
 8007366:	e000      	b.n	800736a <__multiply+0x7e>
 8007368:	461a      	mov	r2, r3
 800736a:	f851 4b04 	ldr.w	r4, [r1], #4
 800736e:	4613      	mov	r3, r2
 8007370:	6817      	ldr	r7, [r2, #0]
 8007372:	428e      	cmp	r6, r1
 8007374:	fa1f f884 	uxth.w	r8, r4
 8007378:	ea4f 4414 	mov.w	r4, r4, lsr #16
 800737c:	b2b8      	uxth	r0, r7
 800737e:	ea4f 4717 	mov.w	r7, r7, lsr #16
 8007382:	fb0c 0808 	mla	r8, ip, r8, r0
 8007386:	fb0c 7004 	mla	r0, ip, r4, r7
 800738a:	4445      	add	r5, r8
 800738c:	eb00 4015 	add.w	r0, r0, r5, lsr #16
 8007390:	b2ad      	uxth	r5, r5
 8007392:	ea45 4400 	orr.w	r4, r5, r0, lsl #16
 8007396:	ea4f 4510 	mov.w	r5, r0, lsr #16
 800739a:	f843 4b04 	str.w	r4, [r3], #4
 800739e:	d8e3      	bhi.n	8007368 <__multiply+0x7c>
 80073a0:	6055      	str	r5, [r2, #4]
 80073a2:	f85b 4c04 	ldr.w	r4, [fp, #-4]
 80073a6:	0c24      	lsrs	r4, r4, #16
 80073a8:	d023      	beq.n	80073f2 <__multiply+0x106>
 80073aa:	f8da 1000 	ldr.w	r1, [sl]
 80073ae:	4650      	mov	r0, sl
 80073b0:	9b00      	ldr	r3, [sp, #0]
 80073b2:	2700      	movs	r7, #0
 80073b4:	460d      	mov	r5, r1
 80073b6:	e000      	b.n	80073ba <__multiply+0xce>
 80073b8:	4610      	mov	r0, r2
 80073ba:	f8b3 c000 	ldrh.w	ip, [r3]
 80073be:	0c2d      	lsrs	r5, r5, #16
 80073c0:	4602      	mov	r2, r0
 80073c2:	b289      	uxth	r1, r1
 80073c4:	fb04 550c 	mla	r5, r4, ip, r5
 80073c8:	442f      	add	r7, r5
 80073ca:	ea41 4107 	orr.w	r1, r1, r7, lsl #16
 80073ce:	f842 1b04 	str.w	r1, [r2], #4
 80073d2:	6841      	ldr	r1, [r0, #4]
 80073d4:	f853 cb04 	ldr.w	ip, [r3], #4
 80073d8:	460d      	mov	r5, r1
 80073da:	b289      	uxth	r1, r1
 80073dc:	429e      	cmp	r6, r3
 80073de:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 80073e2:	fb04 110c 	mla	r1, r4, ip, r1
 80073e6:	eb01 4117 	add.w	r1, r1, r7, lsr #16
 80073ea:	ea4f 4711 	mov.w	r7, r1, lsr #16
 80073ee:	d8e3      	bhi.n	80073b8 <__multiply+0xcc>
 80073f0:	6041      	str	r1, [r0, #4]
 80073f2:	45d9      	cmp	r9, fp
 80073f4:	f10a 0a04 	add.w	sl, sl, #4
 80073f8:	d8ac      	bhi.n	8007354 <__multiply+0x68>
 80073fa:	f8dd 900c 	ldr.w	r9, [sp, #12]
 80073fe:	f1b9 0f00 	cmp.w	r9, #0
 8007402:	dd0a      	ble.n	800741a <__multiply+0x12e>
 8007404:	9b01      	ldr	r3, [sp, #4]
 8007406:	3b04      	subs	r3, #4
 8007408:	681a      	ldr	r2, [r3, #0]
 800740a:	b11a      	cbz	r2, 8007414 <__multiply+0x128>
 800740c:	e005      	b.n	800741a <__multiply+0x12e>
 800740e:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8007412:	b912      	cbnz	r2, 800741a <__multiply+0x12e>
 8007414:	f1b9 0901 	subs.w	r9, r9, #1
 8007418:	d1f9      	bne.n	800740e <__multiply+0x122>
 800741a:	9902      	ldr	r1, [sp, #8]
 800741c:	4608      	mov	r0, r1
 800741e:	f8c1 9010 	str.w	r9, [r1, #16]
 8007422:	b005      	add	sp, #20
 8007424:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007428:	461c      	mov	r4, r3
 800742a:	e7bc      	b.n	80073a6 <__multiply+0xba>

0800742c <__pow5mult>:
 800742c:	f012 0303 	ands.w	r3, r2, #3
 8007430:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007434:	4614      	mov	r4, r2
 8007436:	b083      	sub	sp, #12
 8007438:	4607      	mov	r7, r0
 800743a:	460e      	mov	r6, r1
 800743c:	d12b      	bne.n	8007496 <__pow5mult+0x6a>
 800743e:	10a4      	asrs	r4, r4, #2
 8007440:	d01c      	beq.n	800747c <__pow5mult+0x50>
 8007442:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007444:	2b00      	cmp	r3, #0
 8007446:	d032      	beq.n	80074ae <__pow5mult+0x82>
 8007448:	689d      	ldr	r5, [r3, #8]
 800744a:	2d00      	cmp	r5, #0
 800744c:	d03a      	beq.n	80074c4 <__pow5mult+0x98>
 800744e:	f04f 0900 	mov.w	r9, #0
 8007452:	e004      	b.n	800745e <__pow5mult+0x32>
 8007454:	1064      	asrs	r4, r4, #1
 8007456:	d011      	beq.n	800747c <__pow5mult+0x50>
 8007458:	6828      	ldr	r0, [r5, #0]
 800745a:	b198      	cbz	r0, 8007484 <__pow5mult+0x58>
 800745c:	4605      	mov	r5, r0
 800745e:	07e0      	lsls	r0, r4, #31
 8007460:	d5f8      	bpl.n	8007454 <__pow5mult+0x28>
 8007462:	4631      	mov	r1, r6
 8007464:	462a      	mov	r2, r5
 8007466:	4638      	mov	r0, r7
 8007468:	f7ff ff40 	bl	80072ec <__multiply>
 800746c:	4631      	mov	r1, r6
 800746e:	4680      	mov	r8, r0
 8007470:	4638      	mov	r0, r7
 8007472:	f7ff fe39 	bl	80070e8 <_Bfree>
 8007476:	1064      	asrs	r4, r4, #1
 8007478:	4646      	mov	r6, r8
 800747a:	d1ed      	bne.n	8007458 <__pow5mult+0x2c>
 800747c:	4630      	mov	r0, r6
 800747e:	b003      	add	sp, #12
 8007480:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007484:	4638      	mov	r0, r7
 8007486:	4629      	mov	r1, r5
 8007488:	462a      	mov	r2, r5
 800748a:	f7ff ff2f 	bl	80072ec <__multiply>
 800748e:	6028      	str	r0, [r5, #0]
 8007490:	f8c0 9000 	str.w	r9, [r0]
 8007494:	e7e2      	b.n	800745c <__pow5mult+0x30>
 8007496:	f24a 4278 	movw	r2, #42104	; 0xa478
 800749a:	1e5d      	subs	r5, r3, #1
 800749c:	f6c0 0200 	movt	r2, #2048	; 0x800
 80074a0:	2300      	movs	r3, #0
 80074a2:	f852 2025 	ldr.w	r2, [r2, r5, lsl #2]
 80074a6:	f7ff fe3b 	bl	8007120 <__multadd>
 80074aa:	4606      	mov	r6, r0
 80074ac:	e7c7      	b.n	800743e <__pow5mult+0x12>
 80074ae:	2010      	movs	r0, #16
 80074b0:	9301      	str	r3, [sp, #4]
 80074b2:	f7ff fa7b 	bl	80069ac <malloc>
 80074b6:	9b01      	ldr	r3, [sp, #4]
 80074b8:	6278      	str	r0, [r7, #36]	; 0x24
 80074ba:	6043      	str	r3, [r0, #4]
 80074bc:	6083      	str	r3, [r0, #8]
 80074be:	6003      	str	r3, [r0, #0]
 80074c0:	60c3      	str	r3, [r0, #12]
 80074c2:	4603      	mov	r3, r0
 80074c4:	2101      	movs	r1, #1
 80074c6:	4638      	mov	r0, r7
 80074c8:	9301      	str	r3, [sp, #4]
 80074ca:	f7ff fdd7 	bl	800707c <_Balloc>
 80074ce:	9b01      	ldr	r3, [sp, #4]
 80074d0:	f240 2271 	movw	r2, #625	; 0x271
 80074d4:	2101      	movs	r1, #1
 80074d6:	6142      	str	r2, [r0, #20]
 80074d8:	4605      	mov	r5, r0
 80074da:	2200      	movs	r2, #0
 80074dc:	6101      	str	r1, [r0, #16]
 80074de:	6098      	str	r0, [r3, #8]
 80074e0:	6002      	str	r2, [r0, #0]
 80074e2:	e7b4      	b.n	800744e <__pow5mult+0x22>

080074e4 <__lshift>:
 80074e4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80074e8:	4693      	mov	fp, r2
 80074ea:	690a      	ldr	r2, [r1, #16]
 80074ec:	460f      	mov	r7, r1
 80074ee:	ea4f 156b 	mov.w	r5, fp, asr #5
 80074f2:	688b      	ldr	r3, [r1, #8]
 80074f4:	eb05 0902 	add.w	r9, r5, r2
 80074f8:	4680      	mov	r8, r0
 80074fa:	f109 0601 	add.w	r6, r9, #1
 80074fe:	6849      	ldr	r1, [r1, #4]
 8007500:	429e      	cmp	r6, r3
 8007502:	dd03      	ble.n	800750c <__lshift+0x28>
 8007504:	005b      	lsls	r3, r3, #1
 8007506:	3101      	adds	r1, #1
 8007508:	429e      	cmp	r6, r3
 800750a:	dcfb      	bgt.n	8007504 <__lshift+0x20>
 800750c:	4640      	mov	r0, r8
 800750e:	f7ff fdb5 	bl	800707c <_Balloc>
 8007512:	2d00      	cmp	r5, #0
 8007514:	4682      	mov	sl, r0
 8007516:	f100 0414 	add.w	r4, r0, #20
 800751a:	dd09      	ble.n	8007530 <__lshift+0x4c>
 800751c:	2300      	movs	r3, #0
 800751e:	4622      	mov	r2, r4
 8007520:	4619      	mov	r1, r3
 8007522:	3301      	adds	r3, #1
 8007524:	f842 1b04 	str.w	r1, [r2], #4
 8007528:	42ab      	cmp	r3, r5
 800752a:	d1fa      	bne.n	8007522 <__lshift+0x3e>
 800752c:	eb04 0483 	add.w	r4, r4, r3, lsl #2
 8007530:	693a      	ldr	r2, [r7, #16]
 8007532:	f01b 0b1f 	ands.w	fp, fp, #31
 8007536:	f107 0314 	add.w	r3, r7, #20
 800753a:	eb03 0282 	add.w	r2, r3, r2, lsl #2
 800753e:	d01f      	beq.n	8007580 <__lshift+0x9c>
 8007540:	f1cb 0e20 	rsb	lr, fp, #32
 8007544:	2000      	movs	r0, #0
 8007546:	e000      	b.n	800754a <__lshift+0x66>
 8007548:	462c      	mov	r4, r5
 800754a:	6819      	ldr	r1, [r3, #0]
 800754c:	4625      	mov	r5, r4
 800754e:	fa01 f10b 	lsl.w	r1, r1, fp
 8007552:	4308      	orrs	r0, r1
 8007554:	f845 0b04 	str.w	r0, [r5], #4
 8007558:	f853 0b04 	ldr.w	r0, [r3], #4
 800755c:	4293      	cmp	r3, r2
 800755e:	fa20 f00e 	lsr.w	r0, r0, lr
 8007562:	d3f1      	bcc.n	8007548 <__lshift+0x64>
 8007564:	6060      	str	r0, [r4, #4]
 8007566:	b108      	cbz	r0, 800756c <__lshift+0x88>
 8007568:	f109 0602 	add.w	r6, r9, #2
 800756c:	4640      	mov	r0, r8
 800756e:	3e01      	subs	r6, #1
 8007570:	4639      	mov	r1, r7
 8007572:	f8ca 6010 	str.w	r6, [sl, #16]
 8007576:	f7ff fdb7 	bl	80070e8 <_Bfree>
 800757a:	4650      	mov	r0, sl
 800757c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007580:	f853 1b04 	ldr.w	r1, [r3], #4
 8007584:	429a      	cmp	r2, r3
 8007586:	f844 1b04 	str.w	r1, [r4], #4
 800758a:	d9ef      	bls.n	800756c <__lshift+0x88>
 800758c:	f853 1b04 	ldr.w	r1, [r3], #4
 8007590:	429a      	cmp	r2, r3
 8007592:	f844 1b04 	str.w	r1, [r4], #4
 8007596:	d8f3      	bhi.n	8007580 <__lshift+0x9c>
 8007598:	e7e8      	b.n	800756c <__lshift+0x88>
 800759a:	bf00      	nop

0800759c <__mcmp>:
 800759c:	6902      	ldr	r2, [r0, #16]
 800759e:	690b      	ldr	r3, [r1, #16]
 80075a0:	b410      	push	{r4}
 80075a2:	1ad2      	subs	r2, r2, r3
 80075a4:	bf18      	it	ne
 80075a6:	4610      	movne	r0, r2
 80075a8:	d112      	bne.n	80075d0 <__mcmp+0x34>
 80075aa:	009a      	lsls	r2, r3, #2
 80075ac:	3014      	adds	r0, #20
 80075ae:	3114      	adds	r1, #20
 80075b0:	1883      	adds	r3, r0, r2
 80075b2:	4411      	add	r1, r2
 80075b4:	e001      	b.n	80075ba <__mcmp+0x1e>
 80075b6:	4298      	cmp	r0, r3
 80075b8:	d20d      	bcs.n	80075d6 <__mcmp+0x3a>
 80075ba:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 80075be:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80075c2:	42a2      	cmp	r2, r4
 80075c4:	d0f7      	beq.n	80075b6 <__mcmp+0x1a>
 80075c6:	4294      	cmp	r4, r2
 80075c8:	bf94      	ite	ls
 80075ca:	2001      	movls	r0, #1
 80075cc:	f04f 30ff 	movhi.w	r0, #4294967295
 80075d0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80075d4:	4770      	bx	lr
 80075d6:	2000      	movs	r0, #0
 80075d8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80075dc:	4770      	bx	lr
 80075de:	bf00      	nop

080075e0 <__mdiff>:
 80075e0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80075e4:	4688      	mov	r8, r1
 80075e6:	4605      	mov	r5, r0
 80075e8:	4611      	mov	r1, r2
 80075ea:	4640      	mov	r0, r8
 80075ec:	4614      	mov	r4, r2
 80075ee:	f7ff ffd5 	bl	800759c <__mcmp>
 80075f2:	1e06      	subs	r6, r0, #0
 80075f4:	d05f      	beq.n	80076b6 <__mdiff+0xd6>
 80075f6:	bfbc      	itt	lt
 80075f8:	4643      	movlt	r3, r8
 80075fa:	46a0      	movlt	r8, r4
 80075fc:	4628      	mov	r0, r5
 80075fe:	bfb8      	it	lt
 8007600:	461c      	movlt	r4, r3
 8007602:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8007606:	bfac      	ite	ge
 8007608:	2600      	movge	r6, #0
 800760a:	2601      	movlt	r6, #1
 800760c:	f7ff fd36 	bl	800707c <_Balloc>
 8007610:	f8d8 c010 	ldr.w	ip, [r8, #16]
 8007614:	f104 0914 	add.w	r9, r4, #20
 8007618:	6922      	ldr	r2, [r4, #16]
 800761a:	f108 0814 	add.w	r8, r8, #20
 800761e:	4644      	mov	r4, r8
 8007620:	464d      	mov	r5, r9
 8007622:	eb08 088c 	add.w	r8, r8, ip, lsl #2
 8007626:	eb09 0982 	add.w	r9, r9, r2, lsl #2
 800762a:	2200      	movs	r2, #0
 800762c:	4682      	mov	sl, r0
 800762e:	f100 0314 	add.w	r3, r0, #20
 8007632:	60c6      	str	r6, [r0, #12]
 8007634:	f854 7b04 	ldr.w	r7, [r4], #4
 8007638:	f855 0b04 	ldr.w	r0, [r5], #4
 800763c:	4621      	mov	r1, r4
 800763e:	b2be      	uxth	r6, r7
 8007640:	45a9      	cmp	r9, r5
 8007642:	4432      	add	r2, r6
 8007644:	fa1f fb80 	uxth.w	fp, r0
 8007648:	ebcb 0602 	rsb	r6, fp, r2
 800764c:	ea4f 4210 	mov.w	r2, r0, lsr #16
 8007650:	ebc2 4217 	rsb	r2, r2, r7, lsr #16
 8007654:	eb02 4226 	add.w	r2, r2, r6, asr #16
 8007658:	b2b6      	uxth	r6, r6
 800765a:	ea46 4602 	orr.w	r6, r6, r2, lsl #16
 800765e:	ea4f 4222 	mov.w	r2, r2, asr #16
 8007662:	f843 6b04 	str.w	r6, [r3], #4
 8007666:	d8e5      	bhi.n	8007634 <__mdiff+0x54>
 8007668:	45a0      	cmp	r8, r4
 800766a:	461d      	mov	r5, r3
 800766c:	d916      	bls.n	800769c <__mdiff+0xbc>
 800766e:	f851 0b04 	ldr.w	r0, [r1], #4
 8007672:	4588      	cmp	r8, r1
 8007674:	b286      	uxth	r6, r0
 8007676:	ea4f 4010 	mov.w	r0, r0, lsr #16
 800767a:	4432      	add	r2, r6
 800767c:	eb00 4022 	add.w	r0, r0, r2, asr #16
 8007680:	b292      	uxth	r2, r2
 8007682:	ea42 4600 	orr.w	r6, r2, r0, lsl #16
 8007686:	ea4f 4220 	mov.w	r2, r0, asr #16
 800768a:	f843 6b04 	str.w	r6, [r3], #4
 800768e:	d8ee      	bhi.n	800766e <__mdiff+0x8e>
 8007690:	43e3      	mvns	r3, r4
 8007692:	4443      	add	r3, r8
 8007694:	f023 0303 	bic.w	r3, r3, #3
 8007698:	3304      	adds	r3, #4
 800769a:	442b      	add	r3, r5
 800769c:	3b04      	subs	r3, #4
 800769e:	b92e      	cbnz	r6, 80076ac <__mdiff+0xcc>
 80076a0:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 80076a4:	f10c 3cff 	add.w	ip, ip, #4294967295
 80076a8:	2a00      	cmp	r2, #0
 80076aa:	d0f9      	beq.n	80076a0 <__mdiff+0xc0>
 80076ac:	4650      	mov	r0, sl
 80076ae:	f8ca c010 	str.w	ip, [sl, #16]
 80076b2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80076b6:	4628      	mov	r0, r5
 80076b8:	4631      	mov	r1, r6
 80076ba:	f7ff fcdf 	bl	800707c <_Balloc>
 80076be:	2201      	movs	r2, #1
 80076c0:	4603      	mov	r3, r0
 80076c2:	615e      	str	r6, [r3, #20]
 80076c4:	611a      	str	r2, [r3, #16]
 80076c6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80076ca:	bf00      	nop

080076cc <__ulp>:
 80076cc:	2300      	movs	r3, #0
 80076ce:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
 80076d2:	400b      	ands	r3, r1
 80076d4:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 80076d8:	2b00      	cmp	r3, #0
 80076da:	dd02      	ble.n	80076e2 <__ulp+0x16>
 80076dc:	4619      	mov	r1, r3
 80076de:	2000      	movs	r0, #0
 80076e0:	4770      	bx	lr
 80076e2:	425b      	negs	r3, r3
 80076e4:	151b      	asrs	r3, r3, #20
 80076e6:	2b13      	cmp	r3, #19
 80076e8:	dd0b      	ble.n	8007702 <__ulp+0x36>
 80076ea:	2b32      	cmp	r3, #50	; 0x32
 80076ec:	f04f 0100 	mov.w	r1, #0
 80076f0:	bfdb      	ittet	le
 80076f2:	2201      	movle	r2, #1
 80076f4:	f1c3 0333 	rsble	r3, r3, #51	; 0x33
 80076f8:	2301      	movgt	r3, #1
 80076fa:	fa02 f303 	lslle.w	r3, r2, r3
 80076fe:	4618      	mov	r0, r3
 8007700:	4770      	bx	lr
 8007702:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8007706:	2000      	movs	r0, #0
 8007708:	fa42 f103 	asr.w	r1, r2, r3
 800770c:	4770      	bx	lr
 800770e:	bf00      	nop

08007710 <__b2d>:
 8007710:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007712:	f100 0614 	add.w	r6, r0, #20
 8007716:	6904      	ldr	r4, [r0, #16]
 8007718:	eb06 0484 	add.w	r4, r6, r4, lsl #2
 800771c:	1f27      	subs	r7, r4, #4
 800771e:	f854 5c04 	ldr.w	r5, [r4, #-4]
 8007722:	4628      	mov	r0, r5
 8007724:	f7ff fd8e 	bl	8007244 <__hi0bits>
 8007728:	280a      	cmp	r0, #10
 800772a:	f1c0 0320 	rsb	r3, r0, #32
 800772e:	600b      	str	r3, [r1, #0]
 8007730:	dc18      	bgt.n	8007764 <__b2d+0x54>
 8007732:	42be      	cmp	r6, r7
 8007734:	f1c0 010b 	rsb	r1, r0, #11
 8007738:	fa25 fc01 	lsr.w	ip, r5, r1
 800773c:	f100 0015 	add.w	r0, r0, #21
 8007740:	bf34      	ite	cc
 8007742:	f854 4c08 	ldrcc.w	r4, [r4, #-8]
 8007746:	2100      	movcs	r1, #0
 8007748:	fa05 f500 	lsl.w	r5, r5, r0
 800774c:	f04c 5c7f 	orr.w	ip, ip, #1069547520	; 0x3fc00000
 8007750:	f44c 1340 	orr.w	r3, ip, #3145728	; 0x300000
 8007754:	bf38      	it	cc
 8007756:	fa24 f101 	lsrcc.w	r1, r4, r1
 800775a:	ea41 0205 	orr.w	r2, r1, r5
 800775e:	4619      	mov	r1, r3
 8007760:	4610      	mov	r0, r2
 8007762:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007764:	42be      	cmp	r6, r7
 8007766:	bf36      	itet	cc
 8007768:	f1a4 0708 	subcc.w	r7, r4, #8
 800776c:	2100      	movcs	r1, #0
 800776e:	f854 1c08 	ldrcc.w	r1, [r4, #-8]
 8007772:	f1b0 040b 	subs.w	r4, r0, #11
 8007776:	d019      	beq.n	80077ac <__b2d+0x9c>
 8007778:	40a5      	lsls	r5, r4
 800777a:	f1c0 002b 	rsb	r0, r0, #43	; 0x2b
 800777e:	42b7      	cmp	r7, r6
 8007780:	f045 557f 	orr.w	r5, r5, #1069547520	; 0x3fc00000
 8007784:	fa21 fc00 	lsr.w	ip, r1, r0
 8007788:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800778c:	ea45 030c 	orr.w	r3, r5, ip
 8007790:	bf8c      	ite	hi
 8007792:	f857 5c04 	ldrhi.w	r5, [r7, #-4]
 8007796:	2000      	movls	r0, #0
 8007798:	fa01 f104 	lsl.w	r1, r1, r4
 800779c:	bf88      	it	hi
 800779e:	fa25 f000 	lsrhi.w	r0, r5, r0
 80077a2:	ea40 0201 	orr.w	r2, r0, r1
 80077a6:	4619      	mov	r1, r3
 80077a8:	4610      	mov	r0, r2
 80077aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80077ac:	f045 557f 	orr.w	r5, r5, #1069547520	; 0x3fc00000
 80077b0:	460a      	mov	r2, r1
 80077b2:	f445 1340 	orr.w	r3, r5, #3145728	; 0x300000
 80077b6:	4610      	mov	r0, r2
 80077b8:	4619      	mov	r1, r3
 80077ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080077bc <__d2b>:
 80077bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80077c0:	b082      	sub	sp, #8
 80077c2:	2101      	movs	r1, #1
 80077c4:	461d      	mov	r5, r3
 80077c6:	f3c3 560a 	ubfx	r6, r3, #20, #11
 80077ca:	4614      	mov	r4, r2
 80077cc:	9f08      	ldr	r7, [sp, #32]
 80077ce:	f7ff fc55 	bl	800707c <_Balloc>
 80077d2:	f3c5 0313 	ubfx	r3, r5, #0, #20
 80077d6:	4684      	mov	ip, r0
 80077d8:	b10e      	cbz	r6, 80077de <__d2b+0x22>
 80077da:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80077de:	9301      	str	r3, [sp, #4]
 80077e0:	b324      	cbz	r4, 800782c <__d2b+0x70>
 80077e2:	a802      	add	r0, sp, #8
 80077e4:	f840 4d08 	str.w	r4, [r0, #-8]!
 80077e8:	4668      	mov	r0, sp
 80077ea:	f7ff fd49 	bl	8007280 <__lo0bits>
 80077ee:	2800      	cmp	r0, #0
 80077f0:	d134      	bne.n	800785c <__d2b+0xa0>
 80077f2:	9b00      	ldr	r3, [sp, #0]
 80077f4:	9901      	ldr	r1, [sp, #4]
 80077f6:	f8cc 3014 	str.w	r3, [ip, #20]
 80077fa:	f8cc 1018 	str.w	r1, [ip, #24]
 80077fe:	2900      	cmp	r1, #0
 8007800:	bf0c      	ite	eq
 8007802:	2101      	moveq	r1, #1
 8007804:	2102      	movne	r1, #2
 8007806:	f8cc 1010 	str.w	r1, [ip, #16]
 800780a:	b9de      	cbnz	r6, 8007844 <__d2b+0x88>
 800780c:	eb0c 0381 	add.w	r3, ip, r1, lsl #2
 8007810:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8007814:	6038      	str	r0, [r7, #0]
 8007816:	6918      	ldr	r0, [r3, #16]
 8007818:	f7ff fd14 	bl	8007244 <__hi0bits>
 800781c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800781e:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8007822:	6018      	str	r0, [r3, #0]
 8007824:	4660      	mov	r0, ip
 8007826:	b002      	add	sp, #8
 8007828:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800782c:	a801      	add	r0, sp, #4
 800782e:	f7ff fd27 	bl	8007280 <__lo0bits>
 8007832:	9b01      	ldr	r3, [sp, #4]
 8007834:	2101      	movs	r1, #1
 8007836:	f8cc 3014 	str.w	r3, [ip, #20]
 800783a:	3020      	adds	r0, #32
 800783c:	f8cc 1010 	str.w	r1, [ip, #16]
 8007840:	2e00      	cmp	r6, #0
 8007842:	d0e3      	beq.n	800780c <__d2b+0x50>
 8007844:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007846:	f2a6 4833 	subw	r8, r6, #1075	; 0x433
 800784a:	f1c0 0335 	rsb	r3, r0, #53	; 0x35
 800784e:	4440      	add	r0, r8
 8007850:	6038      	str	r0, [r7, #0]
 8007852:	4660      	mov	r0, ip
 8007854:	6013      	str	r3, [r2, #0]
 8007856:	b002      	add	sp, #8
 8007858:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800785c:	9b01      	ldr	r3, [sp, #4]
 800785e:	f1c0 0420 	rsb	r4, r0, #32
 8007862:	9a00      	ldr	r2, [sp, #0]
 8007864:	fa03 f404 	lsl.w	r4, r3, r4
 8007868:	40c3      	lsrs	r3, r0
 800786a:	4322      	orrs	r2, r4
 800786c:	4619      	mov	r1, r3
 800786e:	9301      	str	r3, [sp, #4]
 8007870:	f8cc 2014 	str.w	r2, [ip, #20]
 8007874:	e7c1      	b.n	80077fa <__d2b+0x3e>
 8007876:	bf00      	nop

08007878 <__ratio>:
 8007878:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800787c:	b083      	sub	sp, #12
 800787e:	4688      	mov	r8, r1
 8007880:	4669      	mov	r1, sp
 8007882:	4606      	mov	r6, r0
 8007884:	f7ff ff44 	bl	8007710 <__b2d>
 8007888:	460d      	mov	r5, r1
 800788a:	4604      	mov	r4, r0
 800788c:	a901      	add	r1, sp, #4
 800788e:	4640      	mov	r0, r8
 8007890:	f7ff ff3e 	bl	8007710 <__b2d>
 8007894:	f8d8 e010 	ldr.w	lr, [r8, #16]
 8007898:	462f      	mov	r7, r5
 800789a:	4602      	mov	r2, r0
 800789c:	6930      	ldr	r0, [r6, #16]
 800789e:	460b      	mov	r3, r1
 80078a0:	4689      	mov	r9, r1
 80078a2:	ebce 0e00 	rsb	lr, lr, r0
 80078a6:	e89d 0003 	ldmia.w	sp, {r0, r1}
 80078aa:	ebc1 0c00 	rsb	ip, r1, r0
 80078ae:	eb0c 114e 	add.w	r1, ip, lr, lsl #5
 80078b2:	2900      	cmp	r1, #0
 80078b4:	bfc9      	itett	gt
 80078b6:	eb05 5701 	addgt.w	r7, r5, r1, lsl #20
 80078ba:	eba3 5901 	suble.w	r9, r3, r1, lsl #20
 80078be:	4624      	movgt	r4, r4
 80078c0:	463d      	movgt	r5, r7
 80078c2:	bfdc      	itt	le
 80078c4:	4612      	movle	r2, r2
 80078c6:	464b      	movle	r3, r9
 80078c8:	4620      	mov	r0, r4
 80078ca:	4629      	mov	r1, r5
 80078cc:	f002 f884 	bl	80099d8 <__aeabi_ddiv>
 80078d0:	b003      	add	sp, #12
 80078d2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80078d6:	bf00      	nop

080078d8 <_mprec_log10>:
 80078d8:	2817      	cmp	r0, #23
 80078da:	b510      	push	{r4, lr}
 80078dc:	4604      	mov	r4, r0
 80078de:	dd0c      	ble.n	80078fa <_mprec_log10+0x22>
 80078e0:	2100      	movs	r1, #0
 80078e2:	2000      	movs	r0, #0
 80078e4:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 80078e8:	2300      	movs	r3, #0
 80078ea:	2200      	movs	r2, #0
 80078ec:	f2c4 0324 	movt	r3, #16420	; 0x4024
 80078f0:	f001 ff48 	bl	8009784 <__aeabi_dmul>
 80078f4:	3c01      	subs	r4, #1
 80078f6:	d1f7      	bne.n	80078e8 <_mprec_log10+0x10>
 80078f8:	bd10      	pop	{r4, pc}
 80078fa:	f24a 4378 	movw	r3, #42104	; 0xa478
 80078fe:	f6c0 0300 	movt	r3, #2048	; 0x800
 8007902:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
 8007906:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 800790a:	bd10      	pop	{r4, pc}

0800790c <__copybits>:
 800790c:	b470      	push	{r4, r5, r6}
 800790e:	3901      	subs	r1, #1
 8007910:	6915      	ldr	r5, [r2, #16]
 8007912:	f102 0314 	add.w	r3, r2, #20
 8007916:	114e      	asrs	r6, r1, #5
 8007918:	3601      	adds	r6, #1
 800791a:	eb03 0585 	add.w	r5, r3, r5, lsl #2
 800791e:	42ab      	cmp	r3, r5
 8007920:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 8007924:	d20c      	bcs.n	8007940 <__copybits+0x34>
 8007926:	4601      	mov	r1, r0
 8007928:	f853 4b04 	ldr.w	r4, [r3], #4
 800792c:	429d      	cmp	r5, r3
 800792e:	f841 4b04 	str.w	r4, [r1], #4
 8007932:	d8f9      	bhi.n	8007928 <__copybits+0x1c>
 8007934:	1aab      	subs	r3, r5, r2
 8007936:	3b15      	subs	r3, #21
 8007938:	f023 0303 	bic.w	r3, r3, #3
 800793c:	3304      	adds	r3, #4
 800793e:	4418      	add	r0, r3
 8007940:	4286      	cmp	r6, r0
 8007942:	d904      	bls.n	800794e <__copybits+0x42>
 8007944:	2300      	movs	r3, #0
 8007946:	f840 3b04 	str.w	r3, [r0], #4
 800794a:	4286      	cmp	r6, r0
 800794c:	d8fb      	bhi.n	8007946 <__copybits+0x3a>
 800794e:	bc70      	pop	{r4, r5, r6}
 8007950:	4770      	bx	lr
 8007952:	bf00      	nop

08007954 <__any_on>:
 8007954:	6903      	ldr	r3, [r0, #16]
 8007956:	114a      	asrs	r2, r1, #5
 8007958:	b410      	push	{r4}
 800795a:	4293      	cmp	r3, r2
 800795c:	f100 0414 	add.w	r4, r0, #20
 8007960:	bfb8      	it	lt
 8007962:	eb04 0383 	addlt.w	r3, r4, r3, lsl #2
 8007966:	db13      	blt.n	8007990 <__any_on+0x3c>
 8007968:	dd10      	ble.n	800798c <__any_on+0x38>
 800796a:	f011 011f 	ands.w	r1, r1, #31
 800796e:	d00d      	beq.n	800798c <__any_on+0x38>
 8007970:	f854 0022 	ldr.w	r0, [r4, r2, lsl #2]
 8007974:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007978:	fa20 f201 	lsr.w	r2, r0, r1
 800797c:	fa02 f101 	lsl.w	r1, r2, r1
 8007980:	4281      	cmp	r1, r0
 8007982:	d005      	beq.n	8007990 <__any_on+0x3c>
 8007984:	2001      	movs	r0, #1
 8007986:	f85d 4b04 	ldr.w	r4, [sp], #4
 800798a:	4770      	bx	lr
 800798c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007990:	429c      	cmp	r4, r3
 8007992:	d20a      	bcs.n	80079aa <__any_on+0x56>
 8007994:	f853 2c04 	ldr.w	r2, [r3, #-4]
 8007998:	3b04      	subs	r3, #4
 800799a:	b122      	cbz	r2, 80079a6 <__any_on+0x52>
 800799c:	e7f2      	b.n	8007984 <__any_on+0x30>
 800799e:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 80079a2:	2a00      	cmp	r2, #0
 80079a4:	d1ee      	bne.n	8007984 <__any_on+0x30>
 80079a6:	429c      	cmp	r4, r3
 80079a8:	d3f9      	bcc.n	800799e <__any_on+0x4a>
 80079aa:	2000      	movs	r0, #0
 80079ac:	f85d 4b04 	ldr.w	r4, [sp], #4
 80079b0:	4770      	bx	lr
 80079b2:	bf00      	nop

080079b4 <__fpclassifyd>:
 80079b4:	ea50 0301 	orrs.w	r3, r0, r1
 80079b8:	d101      	bne.n	80079be <__fpclassifyd+0xa>
 80079ba:	2002      	movs	r0, #2
 80079bc:	4770      	bx	lr
 80079be:	f1d0 0301 	rsbs	r3, r0, #1
 80079c2:	bf38      	it	cc
 80079c4:	2300      	movcc	r3, #0
 80079c6:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 80079ca:	bf08      	it	eq
 80079cc:	2800      	cmpeq	r0, #0
 80079ce:	d0f4      	beq.n	80079ba <__fpclassifyd+0x6>
 80079d0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80079d4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80079d8:	f5a1 1080 	sub.w	r0, r1, #1048576	; 0x100000
 80079dc:	f6c7 72df 	movt	r2, #32735	; 0x7fdf
 80079e0:	4290      	cmp	r0, r2
 80079e2:	d801      	bhi.n	80079e8 <__fpclassifyd+0x34>
 80079e4:	2004      	movs	r0, #4
 80079e6:	4770      	bx	lr
 80079e8:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80079ec:	d201      	bcs.n	80079f2 <__fpclassifyd+0x3e>
 80079ee:	2003      	movs	r0, #3
 80079f0:	4770      	bx	lr
 80079f2:	2000      	movs	r0, #0
 80079f4:	f6c7 70f0 	movt	r0, #32752	; 0x7ff0
 80079f8:	4281      	cmp	r1, r0
 80079fa:	bf14      	ite	ne
 80079fc:	2000      	movne	r0, #0
 80079fe:	f003 0001 	andeq.w	r0, r3, #1
 8007a02:	4770      	bx	lr

08007a04 <_sbrk_r>:
 8007a04:	b538      	push	{r3, r4, r5, lr}
 8007a06:	f240 54d8 	movw	r4, #1496	; 0x5d8
 8007a0a:	f2c2 0400 	movt	r4, #8192	; 0x2000
 8007a0e:	4605      	mov	r5, r0
 8007a10:	4608      	mov	r0, r1
 8007a12:	2300      	movs	r3, #0
 8007a14:	6023      	str	r3, [r4, #0]
 8007a16:	f7fb ff43 	bl	80038a0 <_sbrk>
 8007a1a:	1c43      	adds	r3, r0, #1
 8007a1c:	d000      	beq.n	8007a20 <_sbrk_r+0x1c>
 8007a1e:	bd38      	pop	{r3, r4, r5, pc}
 8007a20:	6823      	ldr	r3, [r4, #0]
 8007a22:	2b00      	cmp	r3, #0
 8007a24:	d0fb      	beq.n	8007a1e <_sbrk_r+0x1a>
 8007a26:	602b      	str	r3, [r5, #0]
 8007a28:	bd38      	pop	{r3, r4, r5, pc}
 8007a2a:	bf00      	nop

08007a2c <strcmp>:
 8007a2c:	ea40 0c01 	orr.w	ip, r0, r1
 8007a30:	f01c 0f07 	tst.w	ip, #7
 8007a34:	d127      	bne.n	8007a86 <strcmp+0x5a>
 8007a36:	f1bd 0d10 	subs.w	sp, sp, #16
 8007a3a:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8007a3e:	e9cd 6700 	strd	r6, r7, [sp]
 8007a42:	f06f 0600 	mvn.w	r6, #0
 8007a46:	f04f 0700 	mov.w	r7, #0
 8007a4a:	bf00      	nop
 8007a4c:	e8f0 2302 	ldrd	r2, r3, [r0], #8
 8007a50:	e8f1 4502 	ldrd	r4, r5, [r1], #8
 8007a54:	42a2      	cmp	r2, r4
 8007a56:	f1a2 3c01 	sub.w	ip, r2, #16843009	; 0x1010101
 8007a5a:	ea2c 0c02 	bic.w	ip, ip, r2
 8007a5e:	f00c 3c80 	and.w	ip, ip, #2155905152	; 0x80808080
 8007a62:	bf08      	it	eq
 8007a64:	f1bc 0f00 	cmpeq.w	ip, #0
 8007a68:	f040 80e5 	bne.w	8007c36 <strcmp+0x20a>
 8007a6c:	42ab      	cmp	r3, r5
 8007a6e:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
 8007a72:	ea2c 0c03 	bic.w	ip, ip, r3
 8007a76:	f00c 3c80 	and.w	ip, ip, #2155905152	; 0x80808080
 8007a7a:	bf08      	it	eq
 8007a7c:	f1bc 0f00 	cmpeq.w	ip, #0
 8007a80:	f040 80d6 	bne.w	8007c30 <strcmp+0x204>
 8007a84:	e7e2      	b.n	8007a4c <strcmp+0x20>
 8007a86:	f010 0c03 	ands.w	ip, r0, #3
 8007a8a:	d021      	beq.n	8007ad0 <strcmp+0xa4>
 8007a8c:	f020 0003 	bic.w	r0, r0, #3
 8007a90:	f850 2b04 	ldr.w	r2, [r0], #4
 8007a94:	ea5f 7ccc 	movs.w	ip, ip, lsl #31
 8007a98:	d008      	beq.n	8007aac <strcmp+0x80>
 8007a9a:	d20f      	bcs.n	8007abc <strcmp+0x90>
 8007a9c:	f811 cb01 	ldrb.w	ip, [r1], #1
 8007aa0:	fa5f f392 	uxtb.w	r3, r2, ror #8
 8007aa4:	ebb3 0c0c 	subs.w	ip, r3, ip
 8007aa8:	d110      	bne.n	8007acc <strcmp+0xa0>
 8007aaa:	b17b      	cbz	r3, 8007acc <strcmp+0xa0>
 8007aac:	f811 cb01 	ldrb.w	ip, [r1], #1
 8007ab0:	fa5f f3a2 	uxtb.w	r3, r2, ror #16
 8007ab4:	ebb3 0c0c 	subs.w	ip, r3, ip
 8007ab8:	d108      	bne.n	8007acc <strcmp+0xa0>
 8007aba:	b13b      	cbz	r3, 8007acc <strcmp+0xa0>
 8007abc:	f811 cb01 	ldrb.w	ip, [r1], #1
 8007ac0:	fa5f f3b2 	uxtb.w	r3, r2, ror #24
 8007ac4:	ebb3 0c0c 	subs.w	ip, r3, ip
 8007ac8:	d100      	bne.n	8007acc <strcmp+0xa0>
 8007aca:	b90b      	cbnz	r3, 8007ad0 <strcmp+0xa4>
 8007acc:	4660      	mov	r0, ip
 8007ace:	4770      	bx	lr
 8007ad0:	f1bd 0d10 	subs.w	sp, sp, #16
 8007ad4:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8007ad8:	e9cd 6700 	strd	r6, r7, [sp]
 8007adc:	f06f 0600 	mvn.w	r6, #0
 8007ae0:	f04f 0700 	mov.w	r7, #0
 8007ae4:	f011 0c03 	ands.w	ip, r1, #3
 8007ae8:	d133      	bne.n	8007b52 <strcmp+0x126>
 8007aea:	f010 0f04 	tst.w	r0, #4
 8007aee:	d00f      	beq.n	8007b10 <strcmp+0xe4>
 8007af0:	f850 2b04 	ldr.w	r2, [r0], #4
 8007af4:	f851 4b04 	ldr.w	r4, [r1], #4
 8007af8:	42a2      	cmp	r2, r4
 8007afa:	f1a2 3c01 	sub.w	ip, r2, #16843009	; 0x1010101
 8007afe:	ea2c 0c02 	bic.w	ip, ip, r2
 8007b02:	f00c 3c80 	and.w	ip, ip, #2155905152	; 0x80808080
 8007b06:	bf08      	it	eq
 8007b08:	f1bc 0f00 	cmpeq.w	ip, #0
 8007b0c:	f040 8093 	bne.w	8007c36 <strcmp+0x20a>
 8007b10:	f011 0f04 	tst.w	r1, #4
 8007b14:	d099      	beq.n	8007a4a <strcmp+0x1e>
 8007b16:	f851 5b04 	ldr.w	r5, [r1], #4
 8007b1a:	bf00      	nop
 8007b1c:	e8f0 2302 	ldrd	r2, r3, [r0], #8
 8007b20:	42aa      	cmp	r2, r5
 8007b22:	f1a2 3c01 	sub.w	ip, r2, #16843009	; 0x1010101
 8007b26:	ea2c 0c02 	bic.w	ip, ip, r2
 8007b2a:	f00c 3c80 	and.w	ip, ip, #2155905152	; 0x80808080
 8007b2e:	bf08      	it	eq
 8007b30:	f1bc 0f00 	cmpeq.w	ip, #0
 8007b34:	d179      	bne.n	8007c2a <strcmp+0x1fe>
 8007b36:	e8f1 4502 	ldrd	r4, r5, [r1], #8
 8007b3a:	42a3      	cmp	r3, r4
 8007b3c:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
 8007b40:	ea2c 0c03 	bic.w	ip, ip, r3
 8007b44:	f00c 3c80 	and.w	ip, ip, #2155905152	; 0x80808080
 8007b48:	bf08      	it	eq
 8007b4a:	f1bc 0f00 	cmpeq.w	ip, #0
 8007b4e:	d169      	bne.n	8007c24 <strcmp+0x1f8>
 8007b50:	e7e4      	b.n	8007b1c <strcmp+0xf0>
 8007b52:	f021 0103 	bic.w	r1, r1, #3
 8007b56:	f1bc 0f02 	cmp.w	ip, #2
 8007b5a:	d020      	beq.n	8007b9e <strcmp+0x172>
 8007b5c:	da3f      	bge.n	8007bde <strcmp+0x1b2>
 8007b5e:	f851 5b04 	ldr.w	r5, [r1], #4
 8007b62:	bf00      	nop
 8007b64:	f850 3b04 	ldr.w	r3, [r0], #4
 8007b68:	ea4f 2515 	mov.w	r5, r5, lsr #8
 8007b6c:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
 8007b70:	ea2c 0c03 	bic.w	ip, ip, r3
 8007b74:	f00c 3c80 	and.w	ip, ip, #2155905152	; 0x80808080
 8007b78:	ebb7 2f0c 	cmp.w	r7, ip, lsl #8
 8007b7c:	ea03 2216 	and.w	r2, r3, r6, lsr #8
 8007b80:	bf08      	it	eq
 8007b82:	42aa      	cmpeq	r2, r5
 8007b84:	d151      	bne.n	8007c2a <strcmp+0x1fe>
 8007b86:	f851 5b04 	ldr.w	r5, [r1], #4
 8007b8a:	f1bc 0f00 	cmp.w	ip, #0
 8007b8e:	ea82 0303 	eor.w	r3, r2, r3
 8007b92:	ea4f 6205 	mov.w	r2, r5, lsl #24
 8007b96:	bf08      	it	eq
 8007b98:	4293      	cmpeq	r3, r2
 8007b9a:	d140      	bne.n	8007c1e <strcmp+0x1f2>
 8007b9c:	e7e2      	b.n	8007b64 <strcmp+0x138>
 8007b9e:	f851 5b04 	ldr.w	r5, [r1], #4
 8007ba2:	bf00      	nop
 8007ba4:	f850 3b04 	ldr.w	r3, [r0], #4
 8007ba8:	ea4f 4515 	mov.w	r5, r5, lsr #16
 8007bac:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
 8007bb0:	ea2c 0c03 	bic.w	ip, ip, r3
 8007bb4:	f00c 3c80 	and.w	ip, ip, #2155905152	; 0x80808080
 8007bb8:	ebb7 4f0c 	cmp.w	r7, ip, lsl #16
 8007bbc:	ea03 4216 	and.w	r2, r3, r6, lsr #16
 8007bc0:	bf08      	it	eq
 8007bc2:	42aa      	cmpeq	r2, r5
 8007bc4:	d131      	bne.n	8007c2a <strcmp+0x1fe>
 8007bc6:	f851 5b04 	ldr.w	r5, [r1], #4
 8007bca:	f1bc 0f00 	cmp.w	ip, #0
 8007bce:	ea82 0303 	eor.w	r3, r2, r3
 8007bd2:	ea4f 4205 	mov.w	r2, r5, lsl #16
 8007bd6:	bf08      	it	eq
 8007bd8:	4293      	cmpeq	r3, r2
 8007bda:	d120      	bne.n	8007c1e <strcmp+0x1f2>
 8007bdc:	e7e2      	b.n	8007ba4 <strcmp+0x178>
 8007bde:	f851 5b04 	ldr.w	r5, [r1], #4
 8007be2:	bf00      	nop
 8007be4:	f850 3b04 	ldr.w	r3, [r0], #4
 8007be8:	ea4f 6515 	mov.w	r5, r5, lsr #24
 8007bec:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
 8007bf0:	ea2c 0c03 	bic.w	ip, ip, r3
 8007bf4:	f00c 3c80 	and.w	ip, ip, #2155905152	; 0x80808080
 8007bf8:	ebb7 6f0c 	cmp.w	r7, ip, lsl #24
 8007bfc:	ea03 6216 	and.w	r2, r3, r6, lsr #24
 8007c00:	bf08      	it	eq
 8007c02:	42aa      	cmpeq	r2, r5
 8007c04:	d111      	bne.n	8007c2a <strcmp+0x1fe>
 8007c06:	f851 5b04 	ldr.w	r5, [r1], #4
 8007c0a:	f1bc 0f00 	cmp.w	ip, #0
 8007c0e:	ea82 0303 	eor.w	r3, r2, r3
 8007c12:	ea4f 2205 	mov.w	r2, r5, lsl #8
 8007c16:	bf08      	it	eq
 8007c18:	4293      	cmpeq	r3, r2
 8007c1a:	d100      	bne.n	8007c1e <strcmp+0x1f2>
 8007c1c:	e7e2      	b.n	8007be4 <strcmp+0x1b8>
 8007c1e:	ba19      	rev	r1, r3
 8007c20:	ba12      	rev	r2, r2
 8007c22:	e00a      	b.n	8007c3a <strcmp+0x20e>
 8007c24:	ba19      	rev	r1, r3
 8007c26:	ba22      	rev	r2, r4
 8007c28:	e007      	b.n	8007c3a <strcmp+0x20e>
 8007c2a:	ba11      	rev	r1, r2
 8007c2c:	ba2a      	rev	r2, r5
 8007c2e:	e004      	b.n	8007c3a <strcmp+0x20e>
 8007c30:	ba19      	rev	r1, r3
 8007c32:	ba2a      	rev	r2, r5
 8007c34:	e001      	b.n	8007c3a <strcmp+0x20e>
 8007c36:	ba11      	rev	r1, r2
 8007c38:	ba22      	rev	r2, r4
 8007c3a:	fa9c f08c 	rev.w	r0, ip
 8007c3e:	e9dd 6700 	ldrd	r6, r7, [sp]
 8007c42:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8007c46:	f11d 0d10 	adds.w	sp, sp, #16
 8007c4a:	b138      	cbz	r0, 8007c5c <strcmp+0x230>
 8007c4c:	fab0 f080 	clz	r0, r0
 8007c50:	f1c0 0018 	rsb	r0, r0, #24
 8007c54:	fa21 f100 	lsr.w	r1, r1, r0
 8007c58:	fa22 f200 	lsr.w	r2, r2, r0
 8007c5c:	2001      	movs	r0, #1
 8007c5e:	4291      	cmp	r1, r2
 8007c60:	bf98      	it	ls
 8007c62:	4180      	sbcls	r0, r0
 8007c64:	4770      	bx	lr
 8007c66:	bf00      	nop

08007c68 <strlen>:
 8007c68:	f020 0103 	bic.w	r1, r0, #3
 8007c6c:	f010 0003 	ands.w	r0, r0, #3
 8007c70:	f1c0 0000 	rsb	r0, r0, #0
 8007c74:	f851 3b04 	ldr.w	r3, [r1], #4
 8007c78:	f100 0c04 	add.w	ip, r0, #4
 8007c7c:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
 8007c80:	f06f 0200 	mvn.w	r2, #0
 8007c84:	bf1c      	itt	ne
 8007c86:	fa22 f20c 	lsrne.w	r2, r2, ip
 8007c8a:	4313      	orrne	r3, r2
 8007c8c:	f04f 0c01 	mov.w	ip, #1
 8007c90:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
 8007c94:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
 8007c98:	eba3 020c 	sub.w	r2, r3, ip
 8007c9c:	ea22 0203 	bic.w	r2, r2, r3
 8007ca0:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
 8007ca4:	bf04      	itt	eq
 8007ca6:	f851 3b04 	ldreq.w	r3, [r1], #4
 8007caa:	3004      	addeq	r0, #4
 8007cac:	d0f4      	beq.n	8007c98 <strlen+0x30>
 8007cae:	f013 0fff 	tst.w	r3, #255	; 0xff
 8007cb2:	bf1f      	itttt	ne
 8007cb4:	3001      	addne	r0, #1
 8007cb6:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
 8007cba:	3001      	addne	r0, #1
 8007cbc:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
 8007cc0:	bf18      	it	ne
 8007cc2:	3001      	addne	r0, #1
 8007cc4:	4770      	bx	lr
 8007cc6:	bf00      	nop

08007cc8 <__ssprint_r>:
 8007cc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ccc:	4692      	mov	sl, r2
 8007cce:	6894      	ldr	r4, [r2, #8]
 8007cd0:	b083      	sub	sp, #12
 8007cd2:	4680      	mov	r8, r0
 8007cd4:	460d      	mov	r5, r1
 8007cd6:	6816      	ldr	r6, [r2, #0]
 8007cd8:	2c00      	cmp	r4, #0
 8007cda:	d071      	beq.n	8007dc0 <__ssprint_r+0xf8>
 8007cdc:	f04f 0b00 	mov.w	fp, #0
 8007ce0:	6808      	ldr	r0, [r1, #0]
 8007ce2:	688b      	ldr	r3, [r1, #8]
 8007ce4:	465c      	mov	r4, fp
 8007ce6:	2c00      	cmp	r4, #0
 8007ce8:	d045      	beq.n	8007d76 <__ssprint_r+0xae>
 8007cea:	429c      	cmp	r4, r3
 8007cec:	461f      	mov	r7, r3
 8007cee:	d348      	bcc.n	8007d82 <__ssprint_r+0xba>
 8007cf0:	89ab      	ldrh	r3, [r5, #12]
 8007cf2:	f413 6f90 	tst.w	r3, #1152	; 0x480
 8007cf6:	bf08      	it	eq
 8007cf8:	46b9      	moveq	r9, r7
 8007cfa:	d02c      	beq.n	8007d56 <__ssprint_r+0x8e>
 8007cfc:	696f      	ldr	r7, [r5, #20]
 8007cfe:	1c62      	adds	r2, r4, #1
 8007d00:	6929      	ldr	r1, [r5, #16]
 8007d02:	eb07 0947 	add.w	r9, r7, r7, lsl #1
 8007d06:	1a47      	subs	r7, r0, r1
 8007d08:	443a      	add	r2, r7
 8007d0a:	eb09 79d9 	add.w	r9, r9, r9, lsr #31
 8007d0e:	ea4f 0969 	mov.w	r9, r9, asr #1
 8007d12:	4591      	cmp	r9, r2
 8007d14:	bf34      	ite	cc
 8007d16:	4691      	movcc	r9, r2
 8007d18:	464a      	movcs	r2, r9
 8007d1a:	055b      	lsls	r3, r3, #21
 8007d1c:	d534      	bpl.n	8007d88 <__ssprint_r+0xc0>
 8007d1e:	4611      	mov	r1, r2
 8007d20:	4640      	mov	r0, r8
 8007d22:	f7fe fe53 	bl	80069cc <_malloc_r>
 8007d26:	2800      	cmp	r0, #0
 8007d28:	d038      	beq.n	8007d9c <__ssprint_r+0xd4>
 8007d2a:	6929      	ldr	r1, [r5, #16]
 8007d2c:	463a      	mov	r2, r7
 8007d2e:	9001      	str	r0, [sp, #4]
 8007d30:	f7ff f94c 	bl	8006fcc <memcpy>
 8007d34:	89aa      	ldrh	r2, [r5, #12]
 8007d36:	9b01      	ldr	r3, [sp, #4]
 8007d38:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 8007d3c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8007d40:	81aa      	strh	r2, [r5, #12]
 8007d42:	19d8      	adds	r0, r3, r7
 8007d44:	f8c5 9014 	str.w	r9, [r5, #20]
 8007d48:	ebc7 0709 	rsb	r7, r7, r9
 8007d4c:	46a1      	mov	r9, r4
 8007d4e:	60af      	str	r7, [r5, #8]
 8007d50:	4627      	mov	r7, r4
 8007d52:	612b      	str	r3, [r5, #16]
 8007d54:	6028      	str	r0, [r5, #0]
 8007d56:	464a      	mov	r2, r9
 8007d58:	4659      	mov	r1, fp
 8007d5a:	f000 fef5 	bl	8008b48 <memmove>
 8007d5e:	f8da 2008 	ldr.w	r2, [sl, #8]
 8007d62:	68ab      	ldr	r3, [r5, #8]
 8007d64:	6828      	ldr	r0, [r5, #0]
 8007d66:	1b14      	subs	r4, r2, r4
 8007d68:	1bdb      	subs	r3, r3, r7
 8007d6a:	60ab      	str	r3, [r5, #8]
 8007d6c:	4448      	add	r0, r9
 8007d6e:	6028      	str	r0, [r5, #0]
 8007d70:	f8ca 4008 	str.w	r4, [sl, #8]
 8007d74:	b324      	cbz	r4, 8007dc0 <__ssprint_r+0xf8>
 8007d76:	f8d6 b000 	ldr.w	fp, [r6]
 8007d7a:	3608      	adds	r6, #8
 8007d7c:	f856 4c04 	ldr.w	r4, [r6, #-4]
 8007d80:	e7b1      	b.n	8007ce6 <__ssprint_r+0x1e>
 8007d82:	4627      	mov	r7, r4
 8007d84:	46a1      	mov	r9, r4
 8007d86:	e7e6      	b.n	8007d56 <__ssprint_r+0x8e>
 8007d88:	4640      	mov	r0, r8
 8007d8a:	f000 ff95 	bl	8008cb8 <_realloc_r>
 8007d8e:	4603      	mov	r3, r0
 8007d90:	2800      	cmp	r0, #0
 8007d92:	d1d6      	bne.n	8007d42 <__ssprint_r+0x7a>
 8007d94:	4640      	mov	r0, r8
 8007d96:	6929      	ldr	r1, [r5, #16]
 8007d98:	f000 fe0a 	bl	80089b0 <_free_r>
 8007d9c:	89aa      	ldrh	r2, [r5, #12]
 8007d9e:	f04f 34ff 	mov.w	r4, #4294967295
 8007da2:	230c      	movs	r3, #12
 8007da4:	4620      	mov	r0, r4
 8007da6:	f8c8 3000 	str.w	r3, [r8]
 8007daa:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007dae:	2300      	movs	r3, #0
 8007db0:	81aa      	strh	r2, [r5, #12]
 8007db2:	f8ca 3008 	str.w	r3, [sl, #8]
 8007db6:	f8ca 3004 	str.w	r3, [sl, #4]
 8007dba:	b003      	add	sp, #12
 8007dbc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007dc0:	4620      	mov	r0, r4
 8007dc2:	f8ca 4004 	str.w	r4, [sl, #4]
 8007dc6:	b003      	add	sp, #12
 8007dc8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08007dcc <_svfiprintf_r>:
 8007dcc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007dd0:	b0b3      	sub	sp, #204	; 0xcc
 8007dd2:	4692      	mov	sl, r2
 8007dd4:	930b      	str	r3, [sp, #44]	; 0x2c
 8007dd6:	898b      	ldrh	r3, [r1, #12]
 8007dd8:	9108      	str	r1, [sp, #32]
 8007dda:	061a      	lsls	r2, r3, #24
 8007ddc:	9005      	str	r0, [sp, #20]
 8007dde:	d503      	bpl.n	8007de8 <_svfiprintf_r+0x1c>
 8007de0:	690b      	ldr	r3, [r1, #16]
 8007de2:	2b00      	cmp	r3, #0
 8007de4:	f000 8522 	beq.w	800882c <_svfiprintf_r+0xa60>
 8007de8:	f10d 0888 	add.w	r8, sp, #136	; 0x88
 8007dec:	f24a 55a0 	movw	r5, #42400	; 0xa5a0
 8007df0:	4646      	mov	r6, r8
 8007df2:	f6c0 0500 	movt	r5, #2048	; 0x800
 8007df6:	f10d 0487 	add.w	r4, sp, #135	; 0x87
 8007dfa:	2300      	movs	r3, #0
 8007dfc:	950d      	str	r5, [sp, #52]	; 0x34
 8007dfe:	f105 0710 	add.w	r7, r5, #16
 8007e02:	930e      	str	r3, [sp, #56]	; 0x38
 8007e04:	ebc4 0508 	rsb	r5, r4, r8
 8007e08:	9401      	str	r4, [sp, #4]
 8007e0a:	930a      	str	r3, [sp, #40]	; 0x28
 8007e0c:	9511      	str	r5, [sp, #68]	; 0x44
 8007e0e:	9317      	str	r3, [sp, #92]	; 0x5c
 8007e10:	9316      	str	r3, [sp, #88]	; 0x58
 8007e12:	f8cd 8054 	str.w	r8, [sp, #84]	; 0x54
 8007e16:	f89a 3000 	ldrb.w	r3, [sl]
 8007e1a:	2b00      	cmp	r3, #0
 8007e1c:	bf18      	it	ne
 8007e1e:	2b25      	cmpne	r3, #37	; 0x25
 8007e20:	f000 83ca 	beq.w	80085b8 <_svfiprintf_r+0x7ec>
 8007e24:	f10a 0201 	add.w	r2, sl, #1
 8007e28:	4614      	mov	r4, r2
 8007e2a:	3201      	adds	r2, #1
 8007e2c:	7823      	ldrb	r3, [r4, #0]
 8007e2e:	2b25      	cmp	r3, #37	; 0x25
 8007e30:	bf18      	it	ne
 8007e32:	2b00      	cmpne	r3, #0
 8007e34:	d1f8      	bne.n	8007e28 <_svfiprintf_r+0x5c>
 8007e36:	ebb4 050a 	subs.w	r5, r4, sl
 8007e3a:	d010      	beq.n	8007e5e <_svfiprintf_r+0x92>
 8007e3c:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8007e3e:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8007e40:	3301      	adds	r3, #1
 8007e42:	f8c6 a000 	str.w	sl, [r6]
 8007e46:	2b07      	cmp	r3, #7
 8007e48:	6075      	str	r5, [r6, #4]
 8007e4a:	442a      	add	r2, r5
 8007e4c:	9316      	str	r3, [sp, #88]	; 0x58
 8007e4e:	9217      	str	r2, [sp, #92]	; 0x5c
 8007e50:	bfd8      	it	le
 8007e52:	3608      	addle	r6, #8
 8007e54:	f300 8436 	bgt.w	80086c4 <_svfiprintf_r+0x8f8>
 8007e58:	980a      	ldr	r0, [sp, #40]	; 0x28
 8007e5a:	4428      	add	r0, r5
 8007e5c:	900a      	str	r0, [sp, #40]	; 0x28
 8007e5e:	7823      	ldrb	r3, [r4, #0]
 8007e60:	2b00      	cmp	r3, #0
 8007e62:	f000 83bc 	beq.w	80085de <_svfiprintf_r+0x812>
 8007e66:	2300      	movs	r3, #0
 8007e68:	f104 0a01 	add.w	sl, r4, #1
 8007e6c:	4619      	mov	r1, r3
 8007e6e:	f88d 304f 	strb.w	r3, [sp, #79]	; 0x4f
 8007e72:	4608      	mov	r0, r1
 8007e74:	9304      	str	r3, [sp, #16]
 8007e76:	9302      	str	r3, [sp, #8]
 8007e78:	7863      	ldrb	r3, [r4, #1]
 8007e7a:	f04f 34ff 	mov.w	r4, #4294967295
 8007e7e:	9403      	str	r4, [sp, #12]
 8007e80:	f10a 0a01 	add.w	sl, sl, #1
 8007e84:	f1a3 0220 	sub.w	r2, r3, #32
 8007e88:	2a58      	cmp	r2, #88	; 0x58
 8007e8a:	f200 82b5 	bhi.w	80083f8 <_svfiprintf_r+0x62c>
 8007e8e:	e8df f012 	tbh	[pc, r2, lsl #1]
 8007e92:	02b302a3 	adcseq	r0, r3, #805306378	; 0x3000000a
 8007e96:	02aa02b3 	adceq	r0, sl, #805306379	; 0x3000000b
 8007e9a:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8007e9e:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8007ea2:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8007ea6:	02850059 	addeq	r0, r5, #89	; 0x59
 8007eaa:	006102b3 	strhteq	r0, [r1], #-35	; 0xffffffdd
 8007eae:	02b3020c 	adcseq	r0, r3, #12, 4	; 0xc0000000
 8007eb2:	01f70205 	mvnseq	r0, r5, lsl #4
 8007eb6:	01f701f7 	ldrsheq	r0, [r7, #23]!
 8007eba:	01f701f7 	ldrsheq	r0, [r7, #23]!
 8007ebe:	01f701f7 	ldrsheq	r0, [r7, #23]!
 8007ec2:	01f701f7 	ldrsheq	r0, [r7, #23]!
 8007ec6:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8007eca:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8007ece:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8007ed2:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8007ed6:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8007eda:	02b301dc 	adcseq	r0, r3, #220, 2	; 0x37
 8007ede:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8007ee2:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8007ee6:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8007eea:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8007eee:	026902b3 	rsbeq	r0, r9, #805306379	; 0x3000000b
 8007ef2:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8007ef6:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8007efa:	022c02b3 	eoreq	r0, ip, #805306379	; 0x3000000b
 8007efe:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8007f02:	02b30245 	adcseq	r0, r3, #1342177284	; 0x50000004
 8007f06:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8007f0a:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8007f0e:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8007f12:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8007f16:	01ca02b3 	strheq	r0, [sl, #35]	; 0x23
 8007f1a:	02b301b0 	adcseq	r0, r3, #176, 2	; 0x2c
 8007f1e:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8007f22:	01b001a9 	lsrseq	r0, r9, #3
 8007f26:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8007f2a:	02b30197 	adcseq	r0, r3, #-1073741787	; 0xc0000025
 8007f2e:	01310185 	teqeq	r1, r5, lsl #3
 8007f32:	017e0142 	cmneq	lr, r2, asr #2
 8007f36:	015902b3 	ldrheq	r0, [r9, #-35]	; 0xffffffdd
 8007f3a:	006802b3 	strhteq	r0, [r8], #-35	; 0xffffffdd
 8007f3e:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8007f42:	9c0b0289 	sfmls	f0, 4, [fp], {137}	; 0x89
 8007f46:	1d23      	adds	r3, r4, #4
 8007f48:	6820      	ldr	r0, [r4, #0]
 8007f4a:	2800      	cmp	r0, #0
 8007f4c:	f280 8400 	bge.w	8008750 <_svfiprintf_r+0x984>
 8007f50:	4240      	negs	r0, r0
 8007f52:	930b      	str	r3, [sp, #44]	; 0x2c
 8007f54:	9d02      	ldr	r5, [sp, #8]
 8007f56:	f045 0504 	orr.w	r5, r5, #4
 8007f5a:	9502      	str	r5, [sp, #8]
 8007f5c:	f89a 3000 	ldrb.w	r3, [sl]
 8007f60:	e78e      	b.n	8007e80 <_svfiprintf_r+0xb4>
 8007f62:	9d02      	ldr	r5, [sp, #8]
 8007f64:	9004      	str	r0, [sp, #16]
 8007f66:	06aa      	lsls	r2, r5, #26
 8007f68:	f140 81c8 	bpl.w	80082fc <_svfiprintf_r+0x530>
 8007f6c:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8007f6e:	2301      	movs	r3, #1
 8007f70:	1de2      	adds	r2, r4, #7
 8007f72:	f022 0207 	bic.w	r2, r2, #7
 8007f76:	f102 0508 	add.w	r5, r2, #8
 8007f7a:	950b      	str	r5, [sp, #44]	; 0x2c
 8007f7c:	e9d2 4500 	ldrd	r4, r5, [r2]
 8007f80:	f04f 0c00 	mov.w	ip, #0
 8007f84:	f88d c04f 	strb.w	ip, [sp, #79]	; 0x4f
 8007f88:	9a03      	ldr	r2, [sp, #12]
 8007f8a:	2a00      	cmp	r2, #0
 8007f8c:	bfa2      	ittt	ge
 8007f8e:	9802      	ldrge	r0, [sp, #8]
 8007f90:	f020 0080 	bicge.w	r0, r0, #128	; 0x80
 8007f94:	9002      	strge	r0, [sp, #8]
 8007f96:	ea54 0105 	orrs.w	r1, r4, r5
 8007f9a:	9803      	ldr	r0, [sp, #12]
 8007f9c:	bf0c      	ite	eq
 8007f9e:	2200      	moveq	r2, #0
 8007fa0:	2201      	movne	r2, #1
 8007fa2:	2800      	cmp	r0, #0
 8007fa4:	bf18      	it	ne
 8007fa6:	f042 0201 	orrne.w	r2, r2, #1
 8007faa:	2a00      	cmp	r2, #0
 8007fac:	f000 8306 	beq.w	80085bc <_svfiprintf_r+0x7f0>
 8007fb0:	2b01      	cmp	r3, #1
 8007fb2:	f000 83ab 	beq.w	800870c <_svfiprintf_r+0x940>
 8007fb6:	2b02      	cmp	r3, #2
 8007fb8:	f10d 0287 	add.w	r2, sp, #135	; 0x87
 8007fbc:	d179      	bne.n	80080b2 <_svfiprintf_r+0x2e6>
 8007fbe:	f8dd b038 	ldr.w	fp, [sp, #56]	; 0x38
 8007fc2:	f004 010f 	and.w	r1, r4, #15
 8007fc6:	0923      	lsrs	r3, r4, #4
 8007fc8:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
 8007fcc:	0928      	lsrs	r0, r5, #4
 8007fce:	f81b 1001 	ldrb.w	r1, [fp, r1]
 8007fd2:	461c      	mov	r4, r3
 8007fd4:	4605      	mov	r5, r0
 8007fd6:	4691      	mov	r9, r2
 8007fd8:	ea54 0005 	orrs.w	r0, r4, r5
 8007fdc:	f102 32ff 	add.w	r2, r2, #4294967295
 8007fe0:	f889 1000 	strb.w	r1, [r9]
 8007fe4:	d1ed      	bne.n	8007fc2 <_svfiprintf_r+0x1f6>
 8007fe6:	ebc9 0308 	rsb	r3, r9, r8
 8007fea:	9306      	str	r3, [sp, #24]
 8007fec:	9c06      	ldr	r4, [sp, #24]
 8007fee:	9d03      	ldr	r5, [sp, #12]
 8007ff0:	42ac      	cmp	r4, r5
 8007ff2:	bfb8      	it	lt
 8007ff4:	462c      	movlt	r4, r5
 8007ff6:	f1bc 0f00 	cmp.w	ip, #0
 8007ffa:	d000      	beq.n	8007ffe <_svfiprintf_r+0x232>
 8007ffc:	3401      	adds	r4, #1
 8007ffe:	9b02      	ldr	r3, [sp, #8]
 8008000:	9d02      	ldr	r5, [sp, #8]
 8008002:	f013 0302 	ands.w	r3, r3, #2
 8008006:	9309      	str	r3, [sp, #36]	; 0x24
 8008008:	bf18      	it	ne
 800800a:	3402      	addne	r4, #2
 800800c:	f015 0584 	ands.w	r5, r5, #132	; 0x84
 8008010:	950c      	str	r5, [sp, #48]	; 0x30
 8008012:	f040 8201 	bne.w	8008418 <_svfiprintf_r+0x64c>
 8008016:	9804      	ldr	r0, [sp, #16]
 8008018:	1b05      	subs	r5, r0, r4
 800801a:	2d00      	cmp	r5, #0
 800801c:	f340 81fc 	ble.w	8008418 <_svfiprintf_r+0x64c>
 8008020:	2d10      	cmp	r5, #16
 8008022:	f24a 53a0 	movw	r3, #42400	; 0xa5a0
 8008026:	9917      	ldr	r1, [sp, #92]	; 0x5c
 8008028:	f340 840d 	ble.w	8008846 <_svfiprintf_r+0xa7a>
 800802c:	f6c0 0300 	movt	r3, #2048	; 0x800
 8008030:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
 8008034:	9410      	str	r4, [sp, #64]	; 0x40
 8008036:	f04f 0b10 	mov.w	fp, #16
 800803a:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800803c:	9307      	str	r3, [sp, #28]
 800803e:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008042:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 8008044:	e002      	b.n	800804c <_svfiprintf_r+0x280>
 8008046:	3d10      	subs	r5, #16
 8008048:	2d10      	cmp	r5, #16
 800804a:	dd17      	ble.n	800807c <_svfiprintf_r+0x2b0>
 800804c:	3201      	adds	r2, #1
 800804e:	3110      	adds	r1, #16
 8008050:	2a07      	cmp	r2, #7
 8008052:	e886 0810 	stmia.w	r6, {r4, fp}
 8008056:	9216      	str	r2, [sp, #88]	; 0x58
 8008058:	f106 0608 	add.w	r6, r6, #8
 800805c:	9117      	str	r1, [sp, #92]	; 0x5c
 800805e:	ddf2      	ble.n	8008046 <_svfiprintf_r+0x27a>
 8008060:	9805      	ldr	r0, [sp, #20]
 8008062:	4649      	mov	r1, r9
 8008064:	aa15      	add	r2, sp, #84	; 0x54
 8008066:	4646      	mov	r6, r8
 8008068:	f7ff fe2e 	bl	8007cc8 <__ssprint_r>
 800806c:	2800      	cmp	r0, #0
 800806e:	f040 82bd 	bne.w	80085ec <_svfiprintf_r+0x820>
 8008072:	3d10      	subs	r5, #16
 8008074:	9917      	ldr	r1, [sp, #92]	; 0x5c
 8008076:	2d10      	cmp	r5, #16
 8008078:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800807a:	dce7      	bgt.n	800804c <_svfiprintf_r+0x280>
 800807c:	f8dd 903c 	ldr.w	r9, [sp, #60]	; 0x3c
 8008080:	9c10      	ldr	r4, [sp, #64]	; 0x40
 8008082:	3201      	adds	r2, #1
 8008084:	9b07      	ldr	r3, [sp, #28]
 8008086:	2a07      	cmp	r2, #7
 8008088:	4429      	add	r1, r5
 800808a:	9216      	str	r2, [sp, #88]	; 0x58
 800808c:	e886 0028 	stmia.w	r6, {r3, r5}
 8008090:	bfd8      	it	le
 8008092:	3608      	addle	r6, #8
 8008094:	9117      	str	r1, [sp, #92]	; 0x5c
 8008096:	f340 81c1 	ble.w	800841c <_svfiprintf_r+0x650>
 800809a:	9805      	ldr	r0, [sp, #20]
 800809c:	aa15      	add	r2, sp, #84	; 0x54
 800809e:	9908      	ldr	r1, [sp, #32]
 80080a0:	f7ff fe12 	bl	8007cc8 <__ssprint_r>
 80080a4:	2800      	cmp	r0, #0
 80080a6:	f040 82a1 	bne.w	80085ec <_svfiprintf_r+0x820>
 80080aa:	9917      	ldr	r1, [sp, #92]	; 0x5c
 80080ac:	4646      	mov	r6, r8
 80080ae:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80080b0:	e1b4      	b.n	800841c <_svfiprintf_r+0x650>
 80080b2:	08e3      	lsrs	r3, r4, #3
 80080b4:	08e9      	lsrs	r1, r5, #3
 80080b6:	ea43 7345 	orr.w	r3, r3, r5, lsl #29
 80080ba:	4691      	mov	r9, r2
 80080bc:	460d      	mov	r5, r1
 80080be:	f004 0207 	and.w	r2, r4, #7
 80080c2:	461c      	mov	r4, r3
 80080c4:	f102 0330 	add.w	r3, r2, #48	; 0x30
 80080c8:	ea54 0105 	orrs.w	r1, r4, r5
 80080cc:	f109 32ff 	add.w	r2, r9, #4294967295
 80080d0:	f889 3000 	strb.w	r3, [r9]
 80080d4:	d1ed      	bne.n	80080b2 <_svfiprintf_r+0x2e6>
 80080d6:	9c02      	ldr	r4, [sp, #8]
 80080d8:	4649      	mov	r1, r9
 80080da:	07e0      	lsls	r0, r4, #31
 80080dc:	f140 8347 	bpl.w	800876e <_svfiprintf_r+0x9a2>
 80080e0:	2b30      	cmp	r3, #48	; 0x30
 80080e2:	d080      	beq.n	8007fe6 <_svfiprintf_r+0x21a>
 80080e4:	2330      	movs	r3, #48	; 0x30
 80080e6:	ebc2 0408 	rsb	r4, r2, r8
 80080ea:	4691      	mov	r9, r2
 80080ec:	9406      	str	r4, [sp, #24]
 80080ee:	f801 3c01 	strb.w	r3, [r1, #-1]
 80080f2:	e77b      	b.n	8007fec <_svfiprintf_r+0x220>
 80080f4:	9d02      	ldr	r5, [sp, #8]
 80080f6:	9004      	str	r0, [sp, #16]
 80080f8:	f015 0320 	ands.w	r3, r5, #32
 80080fc:	f000 813c 	beq.w	8008378 <_svfiprintf_r+0x5ac>
 8008100:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8008102:	2300      	movs	r3, #0
 8008104:	1de2      	adds	r2, r4, #7
 8008106:	f022 0207 	bic.w	r2, r2, #7
 800810a:	f102 0508 	add.w	r5, r2, #8
 800810e:	950b      	str	r5, [sp, #44]	; 0x2c
 8008110:	e9d2 4500 	ldrd	r4, r5, [r2]
 8008114:	e734      	b.n	8007f80 <_svfiprintf_r+0x1b4>
 8008116:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008118:	9d02      	ldr	r5, [sp, #8]
 800811a:	9004      	str	r0, [sp, #16]
 800811c:	f045 0502 	orr.w	r5, r5, #2
 8008120:	9502      	str	r5, [sp, #8]
 8008122:	1d1d      	adds	r5, r3, #4
 8008124:	950b      	str	r5, [sp, #44]	; 0x2c
 8008126:	f64a 057c 	movw	r5, #43132	; 0xa87c
 800812a:	681c      	ldr	r4, [r3, #0]
 800812c:	f6c0 0500 	movt	r5, #2048	; 0x800
 8008130:	2330      	movs	r3, #48	; 0x30
 8008132:	950e      	str	r5, [sp, #56]	; 0x38
 8008134:	2500      	movs	r5, #0
 8008136:	f88d 3050 	strb.w	r3, [sp, #80]	; 0x50
 800813a:	2378      	movs	r3, #120	; 0x78
 800813c:	f88d 3051 	strb.w	r3, [sp, #81]	; 0x51
 8008140:	2302      	movs	r3, #2
 8008142:	e71d      	b.n	8007f80 <_svfiprintf_r+0x1b4>
 8008144:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8008146:	9004      	str	r0, [sp, #16]
 8008148:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800814a:	f8d4 9000 	ldr.w	r9, [r4]
 800814e:	2400      	movs	r4, #0
 8008150:	1d05      	adds	r5, r0, #4
 8008152:	f88d 404f 	strb.w	r4, [sp, #79]	; 0x4f
 8008156:	f1b9 0f00 	cmp.w	r9, #0
 800815a:	f000 8379 	beq.w	8008850 <_svfiprintf_r+0xa84>
 800815e:	9803      	ldr	r0, [sp, #12]
 8008160:	2800      	cmp	r0, #0
 8008162:	4648      	mov	r0, r9
 8008164:	f2c0 834b 	blt.w	80087fe <_svfiprintf_r+0xa32>
 8008168:	4621      	mov	r1, r4
 800816a:	9a03      	ldr	r2, [sp, #12]
 800816c:	f7fe fee6 	bl	8006f3c <memchr>
 8008170:	2800      	cmp	r0, #0
 8008172:	f000 837a 	beq.w	800886a <_svfiprintf_r+0xa9e>
 8008176:	950b      	str	r5, [sp, #44]	; 0x2c
 8008178:	ebc9 0000 	rsb	r0, r9, r0
 800817c:	9d03      	ldr	r5, [sp, #12]
 800817e:	f89d c04f 	ldrb.w	ip, [sp, #79]	; 0x4f
 8008182:	42a8      	cmp	r0, r5
 8008184:	bfb8      	it	lt
 8008186:	4605      	movlt	r5, r0
 8008188:	9403      	str	r4, [sp, #12]
 800818a:	9506      	str	r5, [sp, #24]
 800818c:	e72e      	b.n	8007fec <_svfiprintf_r+0x220>
 800818e:	9c02      	ldr	r4, [sp, #8]
 8008190:	f044 0420 	orr.w	r4, r4, #32
 8008194:	9402      	str	r4, [sp, #8]
 8008196:	f89a 3000 	ldrb.w	r3, [sl]
 800819a:	e671      	b.n	8007e80 <_svfiprintf_r+0xb4>
 800819c:	9c02      	ldr	r4, [sp, #8]
 800819e:	f88d 104f 	strb.w	r1, [sp, #79]	; 0x4f
 80081a2:	06a0      	lsls	r0, r4, #26
 80081a4:	f100 831e 	bmi.w	80087e4 <_svfiprintf_r+0xa18>
 80081a8:	9c02      	ldr	r4, [sp, #8]
 80081aa:	06e1      	lsls	r1, r4, #27
 80081ac:	f140 8330 	bpl.w	8008810 <_svfiprintf_r+0xa44>
 80081b0:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 80081b2:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80081b4:	3504      	adds	r5, #4
 80081b6:	f855 3c04 	ldr.w	r3, [r5, #-4]
 80081ba:	950b      	str	r5, [sp, #44]	; 0x2c
 80081bc:	601c      	str	r4, [r3, #0]
 80081be:	e62a      	b.n	8007e16 <_svfiprintf_r+0x4a>
 80081c0:	f89a 3000 	ldrb.w	r3, [sl]
 80081c4:	4652      	mov	r2, sl
 80081c6:	2b6c      	cmp	r3, #108	; 0x6c
 80081c8:	bf05      	ittet	eq
 80081ca:	f10a 0a01 	addeq.w	sl, sl, #1
 80081ce:	9c02      	ldreq	r4, [sp, #8]
 80081d0:	9d02      	ldrne	r5, [sp, #8]
 80081d2:	f044 0420 	orreq.w	r4, r4, #32
 80081d6:	bf0b      	itete	eq
 80081d8:	7853      	ldrbeq	r3, [r2, #1]
 80081da:	f045 0510 	orrne.w	r5, r5, #16
 80081de:	9402      	streq	r4, [sp, #8]
 80081e0:	9502      	strne	r5, [sp, #8]
 80081e2:	e64d      	b.n	8007e80 <_svfiprintf_r+0xb4>
 80081e4:	9d02      	ldr	r5, [sp, #8]
 80081e6:	f045 0540 	orr.w	r5, r5, #64	; 0x40
 80081ea:	9502      	str	r5, [sp, #8]
 80081ec:	f89a 3000 	ldrb.w	r3, [sl]
 80081f0:	e646      	b.n	8007e80 <_svfiprintf_r+0xb4>
 80081f2:	9d02      	ldr	r5, [sp, #8]
 80081f4:	9004      	str	r0, [sp, #16]
 80081f6:	06ab      	lsls	r3, r5, #26
 80081f8:	f88d 104f 	strb.w	r1, [sp, #79]	; 0x4f
 80081fc:	d52f      	bpl.n	800825e <_svfiprintf_r+0x492>
 80081fe:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8008200:	1de3      	adds	r3, r4, #7
 8008202:	f023 0307 	bic.w	r3, r3, #7
 8008206:	f103 0508 	add.w	r5, r3, #8
 800820a:	950b      	str	r5, [sp, #44]	; 0x2c
 800820c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008210:	4614      	mov	r4, r2
 8008212:	461d      	mov	r5, r3
 8008214:	2a00      	cmp	r2, #0
 8008216:	f173 0000 	sbcs.w	r0, r3, #0
 800821a:	f2c0 82c8 	blt.w	80087ae <_svfiprintf_r+0x9e2>
 800821e:	f89d c04f 	ldrb.w	ip, [sp, #79]	; 0x4f
 8008222:	2301      	movs	r3, #1
 8008224:	e6b0      	b.n	8007f88 <_svfiprintf_r+0x1bc>
 8008226:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008228:	f10d 0960 	add.w	r9, sp, #96	; 0x60
 800822c:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800822e:	2401      	movs	r4, #1
 8008230:	2200      	movs	r2, #0
 8008232:	9004      	str	r0, [sp, #16]
 8008234:	681b      	ldr	r3, [r3, #0]
 8008236:	3504      	adds	r5, #4
 8008238:	9406      	str	r4, [sp, #24]
 800823a:	950b      	str	r5, [sp, #44]	; 0x2c
 800823c:	f88d 204f 	strb.w	r2, [sp, #79]	; 0x4f
 8008240:	f88d 3060 	strb.w	r3, [sp, #96]	; 0x60
 8008244:	2500      	movs	r5, #0
 8008246:	9503      	str	r5, [sp, #12]
 8008248:	e6d9      	b.n	8007ffe <_svfiprintf_r+0x232>
 800824a:	9c02      	ldr	r4, [sp, #8]
 800824c:	9004      	str	r0, [sp, #16]
 800824e:	f044 0410 	orr.w	r4, r4, #16
 8008252:	9402      	str	r4, [sp, #8]
 8008254:	9d02      	ldr	r5, [sp, #8]
 8008256:	f88d 104f 	strb.w	r1, [sp, #79]	; 0x4f
 800825a:	06ab      	lsls	r3, r5, #26
 800825c:	d4cf      	bmi.n	80081fe <_svfiprintf_r+0x432>
 800825e:	9c02      	ldr	r4, [sp, #8]
 8008260:	06e5      	lsls	r5, r4, #27
 8008262:	f100 8297 	bmi.w	8008794 <_svfiprintf_r+0x9c8>
 8008266:	9c02      	ldr	r4, [sp, #8]
 8008268:	0664      	lsls	r4, r4, #25
 800826a:	f140 8293 	bpl.w	8008794 <_svfiprintf_r+0x9c8>
 800826e:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8008270:	3004      	adds	r0, #4
 8008272:	f930 4c04 	ldrsh.w	r4, [r0, #-4]
 8008276:	900b      	str	r0, [sp, #44]	; 0x2c
 8008278:	4622      	mov	r2, r4
 800827a:	17e5      	asrs	r5, r4, #31
 800827c:	462b      	mov	r3, r5
 800827e:	e7c9      	b.n	8008214 <_svfiprintf_r+0x448>
 8008280:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8008284:	2000      	movs	r0, #0
 8008286:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800828a:	f81a 3b01 	ldrb.w	r3, [sl], #1
 800828e:	eb02 0040 	add.w	r0, r2, r0, lsl #1
 8008292:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8008296:	2a09      	cmp	r2, #9
 8008298:	d9f5      	bls.n	8008286 <_svfiprintf_r+0x4ba>
 800829a:	e5f3      	b.n	8007e84 <_svfiprintf_r+0xb8>
 800829c:	9c02      	ldr	r4, [sp, #8]
 800829e:	f044 0480 	orr.w	r4, r4, #128	; 0x80
 80082a2:	9402      	str	r4, [sp, #8]
 80082a4:	f89a 3000 	ldrb.w	r3, [sl]
 80082a8:	e5ea      	b.n	8007e80 <_svfiprintf_r+0xb4>
 80082aa:	f89a 3000 	ldrb.w	r3, [sl]
 80082ae:	f10a 0501 	add.w	r5, sl, #1
 80082b2:	2b2a      	cmp	r3, #42	; 0x2a
 80082b4:	f000 82e1 	beq.w	800887a <_svfiprintf_r+0xaae>
 80082b8:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 80082bc:	2a09      	cmp	r2, #9
 80082be:	bf82      	ittt	hi
 80082c0:	2400      	movhi	r4, #0
 80082c2:	46aa      	movhi	sl, r5
 80082c4:	9403      	strhi	r4, [sp, #12]
 80082c6:	f63f addd 	bhi.w	8007e84 <_svfiprintf_r+0xb8>
 80082ca:	2400      	movs	r4, #0
 80082cc:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 80082d0:	f815 3b01 	ldrb.w	r3, [r5], #1
 80082d4:	eb02 0444 	add.w	r4, r2, r4, lsl #1
 80082d8:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 80082dc:	2a09      	cmp	r2, #9
 80082de:	d9f5      	bls.n	80082cc <_svfiprintf_r+0x500>
 80082e0:	ea44 74e4 	orr.w	r4, r4, r4, asr #31
 80082e4:	46aa      	mov	sl, r5
 80082e6:	9403      	str	r4, [sp, #12]
 80082e8:	e5cc      	b.n	8007e84 <_svfiprintf_r+0xb8>
 80082ea:	9c02      	ldr	r4, [sp, #8]
 80082ec:	9004      	str	r0, [sp, #16]
 80082ee:	f044 0410 	orr.w	r4, r4, #16
 80082f2:	9402      	str	r4, [sp, #8]
 80082f4:	9d02      	ldr	r5, [sp, #8]
 80082f6:	06aa      	lsls	r2, r5, #26
 80082f8:	f53f ae38 	bmi.w	8007f6c <_svfiprintf_r+0x1a0>
 80082fc:	9c02      	ldr	r4, [sp, #8]
 80082fe:	06e3      	lsls	r3, r4, #27
 8008300:	f100 8267 	bmi.w	80087d2 <_svfiprintf_r+0xa06>
 8008304:	9c02      	ldr	r4, [sp, #8]
 8008306:	0665      	lsls	r5, r4, #25
 8008308:	f140 8263 	bpl.w	80087d2 <_svfiprintf_r+0xa06>
 800830c:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800830e:	2500      	movs	r5, #0
 8008310:	2301      	movs	r3, #1
 8008312:	3004      	adds	r0, #4
 8008314:	f830 4c04 	ldrh.w	r4, [r0, #-4]
 8008318:	900b      	str	r0, [sp, #44]	; 0x2c
 800831a:	e631      	b.n	8007f80 <_svfiprintf_r+0x1b4>
 800831c:	9d02      	ldr	r5, [sp, #8]
 800831e:	f64a 0468 	movw	r4, #43112	; 0xa868
 8008322:	f6c0 0400 	movt	r4, #2048	; 0x800
 8008326:	940e      	str	r4, [sp, #56]	; 0x38
 8008328:	06ac      	lsls	r4, r5, #26
 800832a:	9004      	str	r0, [sp, #16]
 800832c:	f88d 104f 	strb.w	r1, [sp, #79]	; 0x4f
 8008330:	d543      	bpl.n	80083ba <_svfiprintf_r+0x5ee>
 8008332:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8008334:	1de2      	adds	r2, r4, #7
 8008336:	f022 0207 	bic.w	r2, r2, #7
 800833a:	f102 0508 	add.w	r5, r2, #8
 800833e:	950b      	str	r5, [sp, #44]	; 0x2c
 8008340:	e9d2 4500 	ldrd	r4, r5, [r2]
 8008344:	9802      	ldr	r0, [sp, #8]
 8008346:	07c2      	lsls	r2, r0, #31
 8008348:	d554      	bpl.n	80083f4 <_svfiprintf_r+0x628>
 800834a:	ea54 0105 	orrs.w	r1, r4, r5
 800834e:	d051      	beq.n	80083f4 <_svfiprintf_r+0x628>
 8008350:	f88d 3051 	strb.w	r3, [sp, #81]	; 0x51
 8008354:	f040 0002 	orr.w	r0, r0, #2
 8008358:	2330      	movs	r3, #48	; 0x30
 800835a:	9002      	str	r0, [sp, #8]
 800835c:	f88d 3050 	strb.w	r3, [sp, #80]	; 0x50
 8008360:	2302      	movs	r3, #2
 8008362:	e60d      	b.n	8007f80 <_svfiprintf_r+0x1b4>
 8008364:	9c02      	ldr	r4, [sp, #8]
 8008366:	9004      	str	r0, [sp, #16]
 8008368:	f044 0410 	orr.w	r4, r4, #16
 800836c:	9402      	str	r4, [sp, #8]
 800836e:	9d02      	ldr	r5, [sp, #8]
 8008370:	f015 0320 	ands.w	r3, r5, #32
 8008374:	f47f aec4 	bne.w	8008100 <_svfiprintf_r+0x334>
 8008378:	9c02      	ldr	r4, [sp, #8]
 800837a:	f014 0210 	ands.w	r2, r4, #16
 800837e:	f040 8220 	bne.w	80087c2 <_svfiprintf_r+0x9f6>
 8008382:	9c02      	ldr	r4, [sp, #8]
 8008384:	f014 0340 	ands.w	r3, r4, #64	; 0x40
 8008388:	f000 821b 	beq.w	80087c2 <_svfiprintf_r+0x9f6>
 800838c:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800838e:	4613      	mov	r3, r2
 8008390:	2500      	movs	r5, #0
 8008392:	3004      	adds	r0, #4
 8008394:	f830 4c04 	ldrh.w	r4, [r0, #-4]
 8008398:	900b      	str	r0, [sp, #44]	; 0x2c
 800839a:	e5f1      	b.n	8007f80 <_svfiprintf_r+0x1b4>
 800839c:	f89a 3000 	ldrb.w	r3, [sl]
 80083a0:	212b      	movs	r1, #43	; 0x2b
 80083a2:	e56d      	b.n	8007e80 <_svfiprintf_r+0xb4>
 80083a4:	9d02      	ldr	r5, [sp, #8]
 80083a6:	f64a 047c 	movw	r4, #43132	; 0xa87c
 80083aa:	f6c0 0400 	movt	r4, #2048	; 0x800
 80083ae:	940e      	str	r4, [sp, #56]	; 0x38
 80083b0:	06ac      	lsls	r4, r5, #26
 80083b2:	9004      	str	r0, [sp, #16]
 80083b4:	f88d 104f 	strb.w	r1, [sp, #79]	; 0x4f
 80083b8:	d4bb      	bmi.n	8008332 <_svfiprintf_r+0x566>
 80083ba:	9c02      	ldr	r4, [sp, #8]
 80083bc:	06e0      	lsls	r0, r4, #27
 80083be:	f100 81e2 	bmi.w	8008786 <_svfiprintf_r+0x9ba>
 80083c2:	9c02      	ldr	r4, [sp, #8]
 80083c4:	0661      	lsls	r1, r4, #25
 80083c6:	f140 81de 	bpl.w	8008786 <_svfiprintf_r+0x9ba>
 80083ca:	980b      	ldr	r0, [sp, #44]	; 0x2c
 80083cc:	2500      	movs	r5, #0
 80083ce:	3004      	adds	r0, #4
 80083d0:	f830 4c04 	ldrh.w	r4, [r0, #-4]
 80083d4:	900b      	str	r0, [sp, #44]	; 0x2c
 80083d6:	e7b5      	b.n	8008344 <_svfiprintf_r+0x578>
 80083d8:	f89a 3000 	ldrb.w	r3, [sl]
 80083dc:	2900      	cmp	r1, #0
 80083de:	f47f ad4f 	bne.w	8007e80 <_svfiprintf_r+0xb4>
 80083e2:	2120      	movs	r1, #32
 80083e4:	e54c      	b.n	8007e80 <_svfiprintf_r+0xb4>
 80083e6:	9d02      	ldr	r5, [sp, #8]
 80083e8:	f045 0501 	orr.w	r5, r5, #1
 80083ec:	9502      	str	r5, [sp, #8]
 80083ee:	f89a 3000 	ldrb.w	r3, [sl]
 80083f2:	e545      	b.n	8007e80 <_svfiprintf_r+0xb4>
 80083f4:	2302      	movs	r3, #2
 80083f6:	e5c3      	b.n	8007f80 <_svfiprintf_r+0x1b4>
 80083f8:	9004      	str	r0, [sp, #16]
 80083fa:	f88d 104f 	strb.w	r1, [sp, #79]	; 0x4f
 80083fe:	2b00      	cmp	r3, #0
 8008400:	f000 80ed 	beq.w	80085de <_svfiprintf_r+0x812>
 8008404:	2401      	movs	r4, #1
 8008406:	f88d 3060 	strb.w	r3, [sp, #96]	; 0x60
 800840a:	9406      	str	r4, [sp, #24]
 800840c:	2300      	movs	r3, #0
 800840e:	f10d 0960 	add.w	r9, sp, #96	; 0x60
 8008412:	f88d 304f 	strb.w	r3, [sp, #79]	; 0x4f
 8008416:	e715      	b.n	8008244 <_svfiprintf_r+0x478>
 8008418:	9917      	ldr	r1, [sp, #92]	; 0x5c
 800841a:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800841c:	f89d 304f 	ldrb.w	r3, [sp, #79]	; 0x4f
 8008420:	b173      	cbz	r3, 8008440 <_svfiprintf_r+0x674>
 8008422:	3201      	adds	r2, #1
 8008424:	3101      	adds	r1, #1
 8008426:	2a07      	cmp	r2, #7
 8008428:	f10d 004f 	add.w	r0, sp, #79	; 0x4f
 800842c:	f04f 0301 	mov.w	r3, #1
 8008430:	9216      	str	r2, [sp, #88]	; 0x58
 8008432:	e886 0009 	stmia.w	r6, {r0, r3}
 8008436:	bfd8      	it	le
 8008438:	3608      	addle	r6, #8
 800843a:	9117      	str	r1, [sp, #92]	; 0x5c
 800843c:	f300 8157 	bgt.w	80086ee <_svfiprintf_r+0x922>
 8008440:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8008442:	b16d      	cbz	r5, 8008460 <_svfiprintf_r+0x694>
 8008444:	3201      	adds	r2, #1
 8008446:	3102      	adds	r1, #2
 8008448:	2a07      	cmp	r2, #7
 800844a:	a814      	add	r0, sp, #80	; 0x50
 800844c:	f04f 0302 	mov.w	r3, #2
 8008450:	9216      	str	r2, [sp, #88]	; 0x58
 8008452:	e886 0009 	stmia.w	r6, {r0, r3}
 8008456:	bfd8      	it	le
 8008458:	3608      	addle	r6, #8
 800845a:	9117      	str	r1, [sp, #92]	; 0x5c
 800845c:	f300 813c 	bgt.w	80086d8 <_svfiprintf_r+0x90c>
 8008460:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008462:	2b80      	cmp	r3, #128	; 0x80
 8008464:	f000 80cd 	beq.w	8008602 <_svfiprintf_r+0x836>
 8008468:	9803      	ldr	r0, [sp, #12]
 800846a:	9b06      	ldr	r3, [sp, #24]
 800846c:	1ac5      	subs	r5, r0, r3
 800846e:	2d00      	cmp	r5, #0
 8008470:	dd44      	ble.n	80084fc <_svfiprintf_r+0x730>
 8008472:	4ba5      	ldr	r3, [pc, #660]	; (8008708 <_svfiprintf_r+0x93c>)
 8008474:	2d10      	cmp	r5, #16
 8008476:	9307      	str	r3, [sp, #28]
 8008478:	dd2b      	ble.n	80084d2 <_svfiprintf_r+0x706>
 800847a:	f8cd 900c 	str.w	r9, [sp, #12]
 800847e:	f04f 0b10 	mov.w	fp, #16
 8008482:	9409      	str	r4, [sp, #36]	; 0x24
 8008484:	46a9      	mov	r9, r5
 8008486:	9c05      	ldr	r4, [sp, #20]
 8008488:	9d08      	ldr	r5, [sp, #32]
 800848a:	e004      	b.n	8008496 <_svfiprintf_r+0x6ca>
 800848c:	f1a9 0910 	sub.w	r9, r9, #16
 8008490:	f1b9 0f10 	cmp.w	r9, #16
 8008494:	dd19      	ble.n	80084ca <_svfiprintf_r+0x6fe>
 8008496:	3201      	adds	r2, #1
 8008498:	3110      	adds	r1, #16
 800849a:	2a07      	cmp	r2, #7
 800849c:	e886 0880 	stmia.w	r6, {r7, fp}
 80084a0:	9216      	str	r2, [sp, #88]	; 0x58
 80084a2:	f106 0608 	add.w	r6, r6, #8
 80084a6:	9117      	str	r1, [sp, #92]	; 0x5c
 80084a8:	ddf0      	ble.n	800848c <_svfiprintf_r+0x6c0>
 80084aa:	4620      	mov	r0, r4
 80084ac:	4629      	mov	r1, r5
 80084ae:	aa15      	add	r2, sp, #84	; 0x54
 80084b0:	4646      	mov	r6, r8
 80084b2:	f7ff fc09 	bl	8007cc8 <__ssprint_r>
 80084b6:	2800      	cmp	r0, #0
 80084b8:	f040 8098 	bne.w	80085ec <_svfiprintf_r+0x820>
 80084bc:	f1a9 0910 	sub.w	r9, r9, #16
 80084c0:	9917      	ldr	r1, [sp, #92]	; 0x5c
 80084c2:	f1b9 0f10 	cmp.w	r9, #16
 80084c6:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80084c8:	dce5      	bgt.n	8008496 <_svfiprintf_r+0x6ca>
 80084ca:	464d      	mov	r5, r9
 80084cc:	9c09      	ldr	r4, [sp, #36]	; 0x24
 80084ce:	f8dd 900c 	ldr.w	r9, [sp, #12]
 80084d2:	3201      	adds	r2, #1
 80084d4:	9b07      	ldr	r3, [sp, #28]
 80084d6:	2a07      	cmp	r2, #7
 80084d8:	4429      	add	r1, r5
 80084da:	9216      	str	r2, [sp, #88]	; 0x58
 80084dc:	e886 0028 	stmia.w	r6, {r3, r5}
 80084e0:	bfd8      	it	le
 80084e2:	3608      	addle	r6, #8
 80084e4:	9117      	str	r1, [sp, #92]	; 0x5c
 80084e6:	dd09      	ble.n	80084fc <_svfiprintf_r+0x730>
 80084e8:	9805      	ldr	r0, [sp, #20]
 80084ea:	aa15      	add	r2, sp, #84	; 0x54
 80084ec:	9908      	ldr	r1, [sp, #32]
 80084ee:	f7ff fbeb 	bl	8007cc8 <__ssprint_r>
 80084f2:	2800      	cmp	r0, #0
 80084f4:	d17a      	bne.n	80085ec <_svfiprintf_r+0x820>
 80084f6:	9917      	ldr	r1, [sp, #92]	; 0x5c
 80084f8:	4646      	mov	r6, r8
 80084fa:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80084fc:	3201      	adds	r2, #1
 80084fe:	9d06      	ldr	r5, [sp, #24]
 8008500:	2a07      	cmp	r2, #7
 8008502:	9216      	str	r2, [sp, #88]	; 0x58
 8008504:	4429      	add	r1, r5
 8008506:	f8c6 9000 	str.w	r9, [r6]
 800850a:	9117      	str	r1, [sp, #92]	; 0x5c
 800850c:	bfd8      	it	le
 800850e:	f106 0308 	addle.w	r3, r6, #8
 8008512:	6075      	str	r5, [r6, #4]
 8008514:	f300 80c0 	bgt.w	8008698 <_svfiprintf_r+0x8cc>
 8008518:	9d02      	ldr	r5, [sp, #8]
 800851a:	076a      	lsls	r2, r5, #29
 800851c:	d538      	bpl.n	8008590 <_svfiprintf_r+0x7c4>
 800851e:	9804      	ldr	r0, [sp, #16]
 8008520:	1b05      	subs	r5, r0, r4
 8008522:	2d00      	cmp	r5, #0
 8008524:	dd34      	ble.n	8008590 <_svfiprintf_r+0x7c4>
 8008526:	2d10      	cmp	r5, #16
 8008528:	f24a 50a0 	movw	r0, #42400	; 0xa5a0
 800852c:	f6c0 0000 	movt	r0, #2048	; 0x800
 8008530:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8008532:	9007      	str	r0, [sp, #28]
 8008534:	dd22      	ble.n	800857c <_svfiprintf_r+0x7b0>
 8008536:	9402      	str	r4, [sp, #8]
 8008538:	2610      	movs	r6, #16
 800853a:	f8dd 9014 	ldr.w	r9, [sp, #20]
 800853e:	f8dd b020 	ldr.w	fp, [sp, #32]
 8008542:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 8008544:	e002      	b.n	800854c <_svfiprintf_r+0x780>
 8008546:	3d10      	subs	r5, #16
 8008548:	2d10      	cmp	r5, #16
 800854a:	dd16      	ble.n	800857a <_svfiprintf_r+0x7ae>
 800854c:	3201      	adds	r2, #1
 800854e:	3110      	adds	r1, #16
 8008550:	2a07      	cmp	r2, #7
 8008552:	e883 0050 	stmia.w	r3, {r4, r6}
 8008556:	9216      	str	r2, [sp, #88]	; 0x58
 8008558:	f103 0308 	add.w	r3, r3, #8
 800855c:	9117      	str	r1, [sp, #92]	; 0x5c
 800855e:	ddf2      	ble.n	8008546 <_svfiprintf_r+0x77a>
 8008560:	4648      	mov	r0, r9
 8008562:	4659      	mov	r1, fp
 8008564:	aa15      	add	r2, sp, #84	; 0x54
 8008566:	f7ff fbaf 	bl	8007cc8 <__ssprint_r>
 800856a:	4643      	mov	r3, r8
 800856c:	2800      	cmp	r0, #0
 800856e:	d13d      	bne.n	80085ec <_svfiprintf_r+0x820>
 8008570:	3d10      	subs	r5, #16
 8008572:	9917      	ldr	r1, [sp, #92]	; 0x5c
 8008574:	2d10      	cmp	r5, #16
 8008576:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8008578:	dce8      	bgt.n	800854c <_svfiprintf_r+0x780>
 800857a:	9c02      	ldr	r4, [sp, #8]
 800857c:	3201      	adds	r2, #1
 800857e:	9807      	ldr	r0, [sp, #28]
 8008580:	2a07      	cmp	r2, #7
 8008582:	4429      	add	r1, r5
 8008584:	9216      	str	r2, [sp, #88]	; 0x58
 8008586:	9117      	str	r1, [sp, #92]	; 0x5c
 8008588:	e883 0021 	stmia.w	r3, {r0, r5}
 800858c:	f300 80e5 	bgt.w	800875a <_svfiprintf_r+0x98e>
 8008590:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8008592:	9804      	ldr	r0, [sp, #16]
 8008594:	4284      	cmp	r4, r0
 8008596:	bfac      	ite	ge
 8008598:	192d      	addge	r5, r5, r4
 800859a:	182d      	addlt	r5, r5, r0
 800859c:	950a      	str	r5, [sp, #40]	; 0x28
 800859e:	2900      	cmp	r1, #0
 80085a0:	f040 8084 	bne.w	80086ac <_svfiprintf_r+0x8e0>
 80085a4:	2300      	movs	r3, #0
 80085a6:	9316      	str	r3, [sp, #88]	; 0x58
 80085a8:	f89a 3000 	ldrb.w	r3, [sl]
 80085ac:	4646      	mov	r6, r8
 80085ae:	2b00      	cmp	r3, #0
 80085b0:	bf18      	it	ne
 80085b2:	2b25      	cmpne	r3, #37	; 0x25
 80085b4:	f47f ac36 	bne.w	8007e24 <_svfiprintf_r+0x58>
 80085b8:	4654      	mov	r4, sl
 80085ba:	e450      	b.n	8007e5e <_svfiprintf_r+0x92>
 80085bc:	2b00      	cmp	r3, #0
 80085be:	d17e      	bne.n	80086be <_svfiprintf_r+0x8f2>
 80085c0:	9c02      	ldr	r4, [sp, #8]
 80085c2:	07e1      	lsls	r1, r4, #31
 80085c4:	bf5c      	itt	pl
 80085c6:	9306      	strpl	r3, [sp, #24]
 80085c8:	46c1      	movpl	r9, r8
 80085ca:	f57f ad0f 	bpl.w	8007fec <_svfiprintf_r+0x220>
 80085ce:	9d11      	ldr	r5, [sp, #68]	; 0x44
 80085d0:	2330      	movs	r3, #48	; 0x30
 80085d2:	f10d 0987 	add.w	r9, sp, #135	; 0x87
 80085d6:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
 80085da:	9506      	str	r5, [sp, #24]
 80085dc:	e506      	b.n	8007fec <_svfiprintf_r+0x220>
 80085de:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80085e0:	b123      	cbz	r3, 80085ec <_svfiprintf_r+0x820>
 80085e2:	9805      	ldr	r0, [sp, #20]
 80085e4:	aa15      	add	r2, sp, #84	; 0x54
 80085e6:	9908      	ldr	r1, [sp, #32]
 80085e8:	f7ff fb6e 	bl	8007cc8 <__ssprint_r>
 80085ec:	9c08      	ldr	r4, [sp, #32]
 80085ee:	980a      	ldr	r0, [sp, #40]	; 0x28
 80085f0:	89a3      	ldrh	r3, [r4, #12]
 80085f2:	f013 0f40 	tst.w	r3, #64	; 0x40
 80085f6:	bf18      	it	ne
 80085f8:	f04f 30ff 	movne.w	r0, #4294967295
 80085fc:	b033      	add	sp, #204	; 0xcc
 80085fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008602:	9804      	ldr	r0, [sp, #16]
 8008604:	1b05      	subs	r5, r0, r4
 8008606:	2d00      	cmp	r5, #0
 8008608:	f77f af2e 	ble.w	8008468 <_svfiprintf_r+0x69c>
 800860c:	4b3e      	ldr	r3, [pc, #248]	; (8008708 <_svfiprintf_r+0x93c>)
 800860e:	2d10      	cmp	r5, #16
 8008610:	9307      	str	r3, [sp, #28]
 8008612:	dd2a      	ble.n	800866a <_svfiprintf_r+0x89e>
 8008614:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8008618:	f04f 0b10 	mov.w	fp, #16
 800861c:	940c      	str	r4, [sp, #48]	; 0x30
 800861e:	46a9      	mov	r9, r5
 8008620:	9c05      	ldr	r4, [sp, #20]
 8008622:	9d08      	ldr	r5, [sp, #32]
 8008624:	e004      	b.n	8008630 <_svfiprintf_r+0x864>
 8008626:	f1a9 0910 	sub.w	r9, r9, #16
 800862a:	f1b9 0f10 	cmp.w	r9, #16
 800862e:	dd18      	ble.n	8008662 <_svfiprintf_r+0x896>
 8008630:	3201      	adds	r2, #1
 8008632:	3110      	adds	r1, #16
 8008634:	2a07      	cmp	r2, #7
 8008636:	e886 0880 	stmia.w	r6, {r7, fp}
 800863a:	9216      	str	r2, [sp, #88]	; 0x58
 800863c:	f106 0608 	add.w	r6, r6, #8
 8008640:	9117      	str	r1, [sp, #92]	; 0x5c
 8008642:	ddf0      	ble.n	8008626 <_svfiprintf_r+0x85a>
 8008644:	4620      	mov	r0, r4
 8008646:	4629      	mov	r1, r5
 8008648:	aa15      	add	r2, sp, #84	; 0x54
 800864a:	4646      	mov	r6, r8
 800864c:	f7ff fb3c 	bl	8007cc8 <__ssprint_r>
 8008650:	2800      	cmp	r0, #0
 8008652:	d1cb      	bne.n	80085ec <_svfiprintf_r+0x820>
 8008654:	f1a9 0910 	sub.w	r9, r9, #16
 8008658:	9917      	ldr	r1, [sp, #92]	; 0x5c
 800865a:	f1b9 0f10 	cmp.w	r9, #16
 800865e:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8008660:	dce6      	bgt.n	8008630 <_svfiprintf_r+0x864>
 8008662:	464d      	mov	r5, r9
 8008664:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 8008666:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 800866a:	3201      	adds	r2, #1
 800866c:	9b07      	ldr	r3, [sp, #28]
 800866e:	2a07      	cmp	r2, #7
 8008670:	4429      	add	r1, r5
 8008672:	9216      	str	r2, [sp, #88]	; 0x58
 8008674:	e886 0028 	stmia.w	r6, {r3, r5}
 8008678:	bfd8      	it	le
 800867a:	3608      	addle	r6, #8
 800867c:	9117      	str	r1, [sp, #92]	; 0x5c
 800867e:	f77f aef3 	ble.w	8008468 <_svfiprintf_r+0x69c>
 8008682:	9805      	ldr	r0, [sp, #20]
 8008684:	aa15      	add	r2, sp, #84	; 0x54
 8008686:	9908      	ldr	r1, [sp, #32]
 8008688:	f7ff fb1e 	bl	8007cc8 <__ssprint_r>
 800868c:	2800      	cmp	r0, #0
 800868e:	d1ad      	bne.n	80085ec <_svfiprintf_r+0x820>
 8008690:	9917      	ldr	r1, [sp, #92]	; 0x5c
 8008692:	4646      	mov	r6, r8
 8008694:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8008696:	e6e7      	b.n	8008468 <_svfiprintf_r+0x69c>
 8008698:	9805      	ldr	r0, [sp, #20]
 800869a:	aa15      	add	r2, sp, #84	; 0x54
 800869c:	9908      	ldr	r1, [sp, #32]
 800869e:	f7ff fb13 	bl	8007cc8 <__ssprint_r>
 80086a2:	2800      	cmp	r0, #0
 80086a4:	d1a2      	bne.n	80085ec <_svfiprintf_r+0x820>
 80086a6:	9917      	ldr	r1, [sp, #92]	; 0x5c
 80086a8:	4643      	mov	r3, r8
 80086aa:	e735      	b.n	8008518 <_svfiprintf_r+0x74c>
 80086ac:	9805      	ldr	r0, [sp, #20]
 80086ae:	aa15      	add	r2, sp, #84	; 0x54
 80086b0:	9908      	ldr	r1, [sp, #32]
 80086b2:	f7ff fb09 	bl	8007cc8 <__ssprint_r>
 80086b6:	2800      	cmp	r0, #0
 80086b8:	f43f af74 	beq.w	80085a4 <_svfiprintf_r+0x7d8>
 80086bc:	e796      	b.n	80085ec <_svfiprintf_r+0x820>
 80086be:	9206      	str	r2, [sp, #24]
 80086c0:	46c1      	mov	r9, r8
 80086c2:	e493      	b.n	8007fec <_svfiprintf_r+0x220>
 80086c4:	9805      	ldr	r0, [sp, #20]
 80086c6:	aa15      	add	r2, sp, #84	; 0x54
 80086c8:	9908      	ldr	r1, [sp, #32]
 80086ca:	f7ff fafd 	bl	8007cc8 <__ssprint_r>
 80086ce:	2800      	cmp	r0, #0
 80086d0:	d18c      	bne.n	80085ec <_svfiprintf_r+0x820>
 80086d2:	4646      	mov	r6, r8
 80086d4:	f7ff bbc0 	b.w	8007e58 <_svfiprintf_r+0x8c>
 80086d8:	9805      	ldr	r0, [sp, #20]
 80086da:	aa15      	add	r2, sp, #84	; 0x54
 80086dc:	9908      	ldr	r1, [sp, #32]
 80086de:	f7ff faf3 	bl	8007cc8 <__ssprint_r>
 80086e2:	2800      	cmp	r0, #0
 80086e4:	d182      	bne.n	80085ec <_svfiprintf_r+0x820>
 80086e6:	9917      	ldr	r1, [sp, #92]	; 0x5c
 80086e8:	4646      	mov	r6, r8
 80086ea:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80086ec:	e6b8      	b.n	8008460 <_svfiprintf_r+0x694>
 80086ee:	9805      	ldr	r0, [sp, #20]
 80086f0:	aa15      	add	r2, sp, #84	; 0x54
 80086f2:	9908      	ldr	r1, [sp, #32]
 80086f4:	f7ff fae8 	bl	8007cc8 <__ssprint_r>
 80086f8:	2800      	cmp	r0, #0
 80086fa:	f47f af77 	bne.w	80085ec <_svfiprintf_r+0x820>
 80086fe:	9917      	ldr	r1, [sp, #92]	; 0x5c
 8008700:	4646      	mov	r6, r8
 8008702:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8008704:	e69c      	b.n	8008440 <_svfiprintf_r+0x674>
 8008706:	bf00      	nop
 8008708:	0800a5b0 	stmdaeq	r0, {r4, r5, r7, r8, sl, sp, pc}
 800870c:	2d00      	cmp	r5, #0
 800870e:	bf08      	it	eq
 8008710:	2c0a      	cmpeq	r4, #10
 8008712:	d330      	bcc.n	8008776 <_svfiprintf_r+0x9aa>
 8008714:	f10d 0b87 	add.w	fp, sp, #135	; 0x87
 8008718:	46e1      	mov	r9, ip
 800871a:	9606      	str	r6, [sp, #24]
 800871c:	4620      	mov	r0, r4
 800871e:	4629      	mov	r1, r5
 8008720:	220a      	movs	r2, #10
 8008722:	2300      	movs	r3, #0
 8008724:	f001 fb10 	bl	8009d48 <__aeabi_uldivmod>
 8008728:	465e      	mov	r6, fp
 800872a:	4620      	mov	r0, r4
 800872c:	4629      	mov	r1, r5
 800872e:	2300      	movs	r3, #0
 8008730:	f10b 3bff 	add.w	fp, fp, #4294967295
 8008734:	3230      	adds	r2, #48	; 0x30
 8008736:	7032      	strb	r2, [r6, #0]
 8008738:	220a      	movs	r2, #10
 800873a:	f001 fb05 	bl	8009d48 <__aeabi_uldivmod>
 800873e:	4604      	mov	r4, r0
 8008740:	460d      	mov	r5, r1
 8008742:	ea54 0005 	orrs.w	r0, r4, r5
 8008746:	d1e9      	bne.n	800871c <_svfiprintf_r+0x950>
 8008748:	46cc      	mov	ip, r9
 800874a:	46b1      	mov	r9, r6
 800874c:	9e06      	ldr	r6, [sp, #24]
 800874e:	e44a      	b.n	8007fe6 <_svfiprintf_r+0x21a>
 8008750:	930b      	str	r3, [sp, #44]	; 0x2c
 8008752:	f89a 3000 	ldrb.w	r3, [sl]
 8008756:	f7ff bb93 	b.w	8007e80 <_svfiprintf_r+0xb4>
 800875a:	9805      	ldr	r0, [sp, #20]
 800875c:	aa15      	add	r2, sp, #84	; 0x54
 800875e:	9908      	ldr	r1, [sp, #32]
 8008760:	f7ff fab2 	bl	8007cc8 <__ssprint_r>
 8008764:	2800      	cmp	r0, #0
 8008766:	f47f af41 	bne.w	80085ec <_svfiprintf_r+0x820>
 800876a:	9917      	ldr	r1, [sp, #92]	; 0x5c
 800876c:	e710      	b.n	8008590 <_svfiprintf_r+0x7c4>
 800876e:	ebc9 0508 	rsb	r5, r9, r8
 8008772:	9506      	str	r5, [sp, #24]
 8008774:	e43a      	b.n	8007fec <_svfiprintf_r+0x220>
 8008776:	9d11      	ldr	r5, [sp, #68]	; 0x44
 8008778:	3430      	adds	r4, #48	; 0x30
 800877a:	f10d 0987 	add.w	r9, sp, #135	; 0x87
 800877e:	f88d 4087 	strb.w	r4, [sp, #135]	; 0x87
 8008782:	9506      	str	r5, [sp, #24]
 8008784:	e432      	b.n	8007fec <_svfiprintf_r+0x220>
 8008786:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8008788:	3504      	adds	r5, #4
 800878a:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800878e:	950b      	str	r5, [sp, #44]	; 0x2c
 8008790:	2500      	movs	r5, #0
 8008792:	e5d7      	b.n	8008344 <_svfiprintf_r+0x578>
 8008794:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8008796:	3504      	adds	r5, #4
 8008798:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800879c:	950b      	str	r5, [sp, #44]	; 0x2c
 800879e:	4622      	mov	r2, r4
 80087a0:	17e5      	asrs	r5, r4, #31
 80087a2:	462b      	mov	r3, r5
 80087a4:	2a00      	cmp	r2, #0
 80087a6:	f173 0000 	sbcs.w	r0, r3, #0
 80087aa:	f6bf ad38 	bge.w	800821e <_svfiprintf_r+0x452>
 80087ae:	f04f 0c2d 	mov.w	ip, #45	; 0x2d
 80087b2:	4264      	negs	r4, r4
 80087b4:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 80087b8:	f88d c04f 	strb.w	ip, [sp, #79]	; 0x4f
 80087bc:	2301      	movs	r3, #1
 80087be:	f7ff bbe3 	b.w	8007f88 <_svfiprintf_r+0x1bc>
 80087c2:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 80087c4:	3504      	adds	r5, #4
 80087c6:	f855 4c04 	ldr.w	r4, [r5, #-4]
 80087ca:	950b      	str	r5, [sp, #44]	; 0x2c
 80087cc:	2500      	movs	r5, #0
 80087ce:	f7ff bbd7 	b.w	8007f80 <_svfiprintf_r+0x1b4>
 80087d2:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 80087d4:	2301      	movs	r3, #1
 80087d6:	3504      	adds	r5, #4
 80087d8:	f855 4c04 	ldr.w	r4, [r5, #-4]
 80087dc:	950b      	str	r5, [sp, #44]	; 0x2c
 80087de:	2500      	movs	r5, #0
 80087e0:	f7ff bbce 	b.w	8007f80 <_svfiprintf_r+0x1b4>
 80087e4:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 80087e6:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80087e8:	6829      	ldr	r1, [r5, #0]
 80087ea:	4622      	mov	r2, r4
 80087ec:	17e5      	asrs	r5, r4, #31
 80087ee:	462b      	mov	r3, r5
 80087f0:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 80087f2:	e9c1 2300 	strd	r2, r3, [r1]
 80087f6:	3504      	adds	r5, #4
 80087f8:	950b      	str	r5, [sp, #44]	; 0x2c
 80087fa:	f7ff bb0c 	b.w	8007e16 <_svfiprintf_r+0x4a>
 80087fe:	950b      	str	r5, [sp, #44]	; 0x2c
 8008800:	9403      	str	r4, [sp, #12]
 8008802:	f7ff fa31 	bl	8007c68 <strlen>
 8008806:	f89d c04f 	ldrb.w	ip, [sp, #79]	; 0x4f
 800880a:	9006      	str	r0, [sp, #24]
 800880c:	f7ff bbee 	b.w	8007fec <_svfiprintf_r+0x220>
 8008810:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8008812:	9d02      	ldr	r5, [sp, #8]
 8008814:	3404      	adds	r4, #4
 8008816:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800881a:	f015 0f40 	tst.w	r5, #64	; 0x40
 800881e:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8008820:	940b      	str	r4, [sp, #44]	; 0x2c
 8008822:	bf14      	ite	ne
 8008824:	801d      	strhne	r5, [r3, #0]
 8008826:	601d      	streq	r5, [r3, #0]
 8008828:	f7ff baf5 	b.w	8007e16 <_svfiprintf_r+0x4a>
 800882c:	2140      	movs	r1, #64	; 0x40
 800882e:	f7fe f8cd 	bl	80069cc <_malloc_r>
 8008832:	9c08      	ldr	r4, [sp, #32]
 8008834:	6020      	str	r0, [r4, #0]
 8008836:	6120      	str	r0, [r4, #16]
 8008838:	2800      	cmp	r0, #0
 800883a:	d02f      	beq.n	800889c <_svfiprintf_r+0xad0>
 800883c:	9c08      	ldr	r4, [sp, #32]
 800883e:	2340      	movs	r3, #64	; 0x40
 8008840:	6163      	str	r3, [r4, #20]
 8008842:	f7ff bad1 	b.w	8007de8 <_svfiprintf_r+0x1c>
 8008846:	f6c0 0300 	movt	r3, #2048	; 0x800
 800884a:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800884c:	9307      	str	r3, [sp, #28]
 800884e:	e418      	b.n	8008082 <_svfiprintf_r+0x2b6>
 8008850:	9c03      	ldr	r4, [sp, #12]
 8008852:	f64a 0990 	movw	r9, #43152	; 0xa890
 8008856:	950b      	str	r5, [sp, #44]	; 0x2c
 8008858:	f6c0 0900 	movt	r9, #2048	; 0x800
 800885c:	2c06      	cmp	r4, #6
 800885e:	bf28      	it	cs
 8008860:	2406      	movcs	r4, #6
 8008862:	9406      	str	r4, [sp, #24]
 8008864:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
 8008868:	e4ec      	b.n	8008244 <_svfiprintf_r+0x478>
 800886a:	9c03      	ldr	r4, [sp, #12]
 800886c:	f89d c04f 	ldrb.w	ip, [sp, #79]	; 0x4f
 8008870:	950b      	str	r5, [sp, #44]	; 0x2c
 8008872:	9406      	str	r4, [sp, #24]
 8008874:	9003      	str	r0, [sp, #12]
 8008876:	f7ff bbb9 	b.w	8007fec <_svfiprintf_r+0x220>
 800887a:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800887c:	f89a 3001 	ldrb.w	r3, [sl, #1]
 8008880:	46aa      	mov	sl, r5
 8008882:	6824      	ldr	r4, [r4, #0]
 8008884:	9403      	str	r4, [sp, #12]
 8008886:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8008888:	1d22      	adds	r2, r4, #4
 800888a:	9c03      	ldr	r4, [sp, #12]
 800888c:	920b      	str	r2, [sp, #44]	; 0x2c
 800888e:	2c00      	cmp	r4, #0
 8008890:	bfbc      	itt	lt
 8008892:	f04f 35ff 	movlt.w	r5, #4294967295
 8008896:	9503      	strlt	r5, [sp, #12]
 8008898:	f7ff baf2 	b.w	8007e80 <_svfiprintf_r+0xb4>
 800889c:	9d05      	ldr	r5, [sp, #20]
 800889e:	230c      	movs	r3, #12
 80088a0:	f04f 30ff 	mov.w	r0, #4294967295
 80088a4:	602b      	str	r3, [r5, #0]
 80088a6:	e6a9      	b.n	80085fc <_svfiprintf_r+0x830>

080088a8 <_calloc_r>:
 80088a8:	b510      	push	{r4, lr}
 80088aa:	fb02 f101 	mul.w	r1, r2, r1
 80088ae:	f7fe f88d 	bl	80069cc <_malloc_r>
 80088b2:	4604      	mov	r4, r0
 80088b4:	b170      	cbz	r0, 80088d4 <_calloc_r+0x2c>
 80088b6:	f850 2c04 	ldr.w	r2, [r0, #-4]
 80088ba:	f022 0203 	bic.w	r2, r2, #3
 80088be:	3a04      	subs	r2, #4
 80088c0:	2a24      	cmp	r2, #36	; 0x24
 80088c2:	d81d      	bhi.n	8008900 <_calloc_r+0x58>
 80088c4:	2a13      	cmp	r2, #19
 80088c6:	bf98      	it	ls
 80088c8:	4603      	movls	r3, r0
 80088ca:	d805      	bhi.n	80088d8 <_calloc_r+0x30>
 80088cc:	2200      	movs	r2, #0
 80088ce:	601a      	str	r2, [r3, #0]
 80088d0:	605a      	str	r2, [r3, #4]
 80088d2:	609a      	str	r2, [r3, #8]
 80088d4:	4620      	mov	r0, r4
 80088d6:	bd10      	pop	{r4, pc}
 80088d8:	2a1b      	cmp	r2, #27
 80088da:	f04f 0100 	mov.w	r1, #0
 80088de:	bf98      	it	ls
 80088e0:	f100 0308 	addls.w	r3, r0, #8
 80088e4:	6001      	str	r1, [r0, #0]
 80088e6:	6041      	str	r1, [r0, #4]
 80088e8:	d9f0      	bls.n	80088cc <_calloc_r+0x24>
 80088ea:	2a24      	cmp	r2, #36	; 0x24
 80088ec:	6081      	str	r1, [r0, #8]
 80088ee:	60c1      	str	r1, [r0, #12]
 80088f0:	bf11      	iteee	ne
 80088f2:	f100 0310 	addne.w	r3, r0, #16
 80088f6:	6101      	streq	r1, [r0, #16]
 80088f8:	f100 0318 	addeq.w	r3, r0, #24
 80088fc:	6141      	streq	r1, [r0, #20]
 80088fe:	e7e5      	b.n	80088cc <_calloc_r+0x24>
 8008900:	2100      	movs	r1, #0
 8008902:	f000 f989 	bl	8008c18 <memset>
 8008906:	4620      	mov	r0, r4
 8008908:	bd10      	pop	{r4, pc}
 800890a:	bf00      	nop

0800890c <_malloc_trim_r>:
 800890c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800890e:	f240 1470 	movw	r4, #368	; 0x170
 8008912:	f2c2 0400 	movt	r4, #8192	; 0x2000
 8008916:	460f      	mov	r7, r1
 8008918:	4605      	mov	r5, r0
 800891a:	f7fe fbab 	bl	8007074 <__malloc_lock>
 800891e:	68a3      	ldr	r3, [r4, #8]
 8008920:	685e      	ldr	r6, [r3, #4]
 8008922:	f026 0603 	bic.w	r6, r6, #3
 8008926:	1bf7      	subs	r7, r6, r7
 8008928:	f607 77ef 	addw	r7, r7, #4079	; 0xfef
 800892c:	0b3f      	lsrs	r7, r7, #12
 800892e:	3f01      	subs	r7, #1
 8008930:	033f      	lsls	r7, r7, #12
 8008932:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
 8008936:	db07      	blt.n	8008948 <_malloc_trim_r+0x3c>
 8008938:	4628      	mov	r0, r5
 800893a:	2100      	movs	r1, #0
 800893c:	f7ff f862 	bl	8007a04 <_sbrk_r>
 8008940:	68a3      	ldr	r3, [r4, #8]
 8008942:	4433      	add	r3, r6
 8008944:	4298      	cmp	r0, r3
 8008946:	d004      	beq.n	8008952 <_malloc_trim_r+0x46>
 8008948:	4628      	mov	r0, r5
 800894a:	f7fe fb95 	bl	8007078 <__malloc_unlock>
 800894e:	2000      	movs	r0, #0
 8008950:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008952:	4628      	mov	r0, r5
 8008954:	4279      	negs	r1, r7
 8008956:	f7ff f855 	bl	8007a04 <_sbrk_r>
 800895a:	3001      	adds	r0, #1
 800895c:	d010      	beq.n	8008980 <_malloc_trim_r+0x74>
 800895e:	f240 53a8 	movw	r3, #1448	; 0x5a8
 8008962:	68a1      	ldr	r1, [r4, #8]
 8008964:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008968:	1bf6      	subs	r6, r6, r7
 800896a:	4628      	mov	r0, r5
 800896c:	f046 0601 	orr.w	r6, r6, #1
 8008970:	681a      	ldr	r2, [r3, #0]
 8008972:	604e      	str	r6, [r1, #4]
 8008974:	1bd7      	subs	r7, r2, r7
 8008976:	601f      	str	r7, [r3, #0]
 8008978:	f7fe fb7e 	bl	8007078 <__malloc_unlock>
 800897c:	2001      	movs	r0, #1
 800897e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008980:	4628      	mov	r0, r5
 8008982:	2100      	movs	r1, #0
 8008984:	f7ff f83e 	bl	8007a04 <_sbrk_r>
 8008988:	68a3      	ldr	r3, [r4, #8]
 800898a:	1ac2      	subs	r2, r0, r3
 800898c:	2a0f      	cmp	r2, #15
 800898e:	dddb      	ble.n	8008948 <_malloc_trim_r+0x3c>
 8008990:	f240 5478 	movw	r4, #1400	; 0x578
 8008994:	f240 51a8 	movw	r1, #1448	; 0x5a8
 8008998:	f2c2 0400 	movt	r4, #8192	; 0x2000
 800899c:	f2c2 0100 	movt	r1, #8192	; 0x2000
 80089a0:	f042 0201 	orr.w	r2, r2, #1
 80089a4:	605a      	str	r2, [r3, #4]
 80089a6:	6823      	ldr	r3, [r4, #0]
 80089a8:	1ac0      	subs	r0, r0, r3
 80089aa:	6008      	str	r0, [r1, #0]
 80089ac:	e7cc      	b.n	8008948 <_malloc_trim_r+0x3c>
 80089ae:	bf00      	nop

080089b0 <_free_r>:
 80089b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80089b4:	460e      	mov	r6, r1
 80089b6:	4680      	mov	r8, r0
 80089b8:	2900      	cmp	r1, #0
 80089ba:	d05e      	beq.n	8008a7a <_free_r+0xca>
 80089bc:	f7fe fb5a 	bl	8007074 <__malloc_lock>
 80089c0:	f240 1570 	movw	r5, #368	; 0x170
 80089c4:	f856 1c04 	ldr.w	r1, [r6, #-4]
 80089c8:	f2c2 0500 	movt	r5, #8192	; 0x2000
 80089cc:	f1a6 0408 	sub.w	r4, r6, #8
 80089d0:	f021 0301 	bic.w	r3, r1, #1
 80089d4:	68af      	ldr	r7, [r5, #8]
 80089d6:	18e2      	adds	r2, r4, r3
 80089d8:	4297      	cmp	r7, r2
 80089da:	6850      	ldr	r0, [r2, #4]
 80089dc:	f020 0003 	bic.w	r0, r0, #3
 80089e0:	d061      	beq.n	8008aa6 <_free_r+0xf6>
 80089e2:	f011 0101 	ands.w	r1, r1, #1
 80089e6:	6050      	str	r0, [r2, #4]
 80089e8:	bf18      	it	ne
 80089ea:	2100      	movne	r1, #0
 80089ec:	d10f      	bne.n	8008a0e <_free_r+0x5e>
 80089ee:	f856 6c08 	ldr.w	r6, [r6, #-8]
 80089f2:	f105 0c08 	add.w	ip, r5, #8
 80089f6:	1ba4      	subs	r4, r4, r6
 80089f8:	4433      	add	r3, r6
 80089fa:	68a6      	ldr	r6, [r4, #8]
 80089fc:	4566      	cmp	r6, ip
 80089fe:	bf0f      	iteee	eq
 8008a00:	2101      	moveq	r1, #1
 8008a02:	f8d4 c00c 	ldrne.w	ip, [r4, #12]
 8008a06:	f8c6 c00c 	strne.w	ip, [r6, #12]
 8008a0a:	f8cc 6008 	strne.w	r6, [ip, #8]
 8008a0e:	1816      	adds	r6, r2, r0
 8008a10:	6876      	ldr	r6, [r6, #4]
 8008a12:	07f6      	lsls	r6, r6, #31
 8008a14:	d408      	bmi.n	8008a28 <_free_r+0x78>
 8008a16:	4403      	add	r3, r0
 8008a18:	6890      	ldr	r0, [r2, #8]
 8008a1a:	b911      	cbnz	r1, 8008a22 <_free_r+0x72>
 8008a1c:	4e49      	ldr	r6, [pc, #292]	; (8008b44 <_free_r+0x194>)
 8008a1e:	42b0      	cmp	r0, r6
 8008a20:	d060      	beq.n	8008ae4 <_free_r+0x134>
 8008a22:	68d2      	ldr	r2, [r2, #12]
 8008a24:	60c2      	str	r2, [r0, #12]
 8008a26:	6090      	str	r0, [r2, #8]
 8008a28:	f043 0201 	orr.w	r2, r3, #1
 8008a2c:	6062      	str	r2, [r4, #4]
 8008a2e:	50e3      	str	r3, [r4, r3]
 8008a30:	b9f1      	cbnz	r1, 8008a70 <_free_r+0xc0>
 8008a32:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008a36:	d322      	bcc.n	8008a7e <_free_r+0xce>
 8008a38:	0a5a      	lsrs	r2, r3, #9
 8008a3a:	2a04      	cmp	r2, #4
 8008a3c:	d85b      	bhi.n	8008af6 <_free_r+0x146>
 8008a3e:	0998      	lsrs	r0, r3, #6
 8008a40:	3038      	adds	r0, #56	; 0x38
 8008a42:	0041      	lsls	r1, r0, #1
 8008a44:	eb05 0581 	add.w	r5, r5, r1, lsl #2
 8008a48:	f240 1170 	movw	r1, #368	; 0x170
 8008a4c:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8008a50:	68aa      	ldr	r2, [r5, #8]
 8008a52:	42aa      	cmp	r2, r5
 8008a54:	d05b      	beq.n	8008b0e <_free_r+0x15e>
 8008a56:	6851      	ldr	r1, [r2, #4]
 8008a58:	f021 0103 	bic.w	r1, r1, #3
 8008a5c:	428b      	cmp	r3, r1
 8008a5e:	d202      	bcs.n	8008a66 <_free_r+0xb6>
 8008a60:	6892      	ldr	r2, [r2, #8]
 8008a62:	4295      	cmp	r5, r2
 8008a64:	d1f7      	bne.n	8008a56 <_free_r+0xa6>
 8008a66:	68d3      	ldr	r3, [r2, #12]
 8008a68:	60e3      	str	r3, [r4, #12]
 8008a6a:	60a2      	str	r2, [r4, #8]
 8008a6c:	609c      	str	r4, [r3, #8]
 8008a6e:	60d4      	str	r4, [r2, #12]
 8008a70:	4640      	mov	r0, r8
 8008a72:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008a76:	f7fe baff 	b.w	8007078 <__malloc_unlock>
 8008a7a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008a7e:	08db      	lsrs	r3, r3, #3
 8008a80:	2101      	movs	r1, #1
 8008a82:	6868      	ldr	r0, [r5, #4]
 8008a84:	eb05 02c3 	add.w	r2, r5, r3, lsl #3
 8008a88:	109b      	asrs	r3, r3, #2
 8008a8a:	fa01 f303 	lsl.w	r3, r1, r3
 8008a8e:	6891      	ldr	r1, [r2, #8]
 8008a90:	4318      	orrs	r0, r3
 8008a92:	60e2      	str	r2, [r4, #12]
 8008a94:	6068      	str	r0, [r5, #4]
 8008a96:	4640      	mov	r0, r8
 8008a98:	60a1      	str	r1, [r4, #8]
 8008a9a:	6094      	str	r4, [r2, #8]
 8008a9c:	60cc      	str	r4, [r1, #12]
 8008a9e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008aa2:	f7fe bae9 	b.w	8007078 <__malloc_unlock>
 8008aa6:	07cf      	lsls	r7, r1, #31
 8008aa8:	4418      	add	r0, r3
 8008aaa:	d407      	bmi.n	8008abc <_free_r+0x10c>
 8008aac:	f856 3c08 	ldr.w	r3, [r6, #-8]
 8008ab0:	1ae4      	subs	r4, r4, r3
 8008ab2:	4418      	add	r0, r3
 8008ab4:	68a2      	ldr	r2, [r4, #8]
 8008ab6:	68e3      	ldr	r3, [r4, #12]
 8008ab8:	60d3      	str	r3, [r2, #12]
 8008aba:	609a      	str	r2, [r3, #8]
 8008abc:	f240 527c 	movw	r2, #1404	; 0x57c
 8008ac0:	f040 0301 	orr.w	r3, r0, #1
 8008ac4:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8008ac8:	6063      	str	r3, [r4, #4]
 8008aca:	60ac      	str	r4, [r5, #8]
 8008acc:	6813      	ldr	r3, [r2, #0]
 8008ace:	4298      	cmp	r0, r3
 8008ad0:	d3ce      	bcc.n	8008a70 <_free_r+0xc0>
 8008ad2:	f240 53a4 	movw	r3, #1444	; 0x5a4
 8008ad6:	4640      	mov	r0, r8
 8008ad8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008adc:	6819      	ldr	r1, [r3, #0]
 8008ade:	f7ff ff15 	bl	800890c <_malloc_trim_r>
 8008ae2:	e7c5      	b.n	8008a70 <_free_r+0xc0>
 8008ae4:	616c      	str	r4, [r5, #20]
 8008ae6:	f043 0201 	orr.w	r2, r3, #1
 8008aea:	612c      	str	r4, [r5, #16]
 8008aec:	60e0      	str	r0, [r4, #12]
 8008aee:	60a0      	str	r0, [r4, #8]
 8008af0:	6062      	str	r2, [r4, #4]
 8008af2:	50e3      	str	r3, [r4, r3]
 8008af4:	e7bc      	b.n	8008a70 <_free_r+0xc0>
 8008af6:	2a14      	cmp	r2, #20
 8008af8:	bf9c      	itt	ls
 8008afa:	f102 005b 	addls.w	r0, r2, #91	; 0x5b
 8008afe:	0041      	lslls	r1, r0, #1
 8008b00:	d9a0      	bls.n	8008a44 <_free_r+0x94>
 8008b02:	2a54      	cmp	r2, #84	; 0x54
 8008b04:	d80c      	bhi.n	8008b20 <_free_r+0x170>
 8008b06:	0b18      	lsrs	r0, r3, #12
 8008b08:	306e      	adds	r0, #110	; 0x6e
 8008b0a:	0041      	lsls	r1, r0, #1
 8008b0c:	e79a      	b.n	8008a44 <_free_r+0x94>
 8008b0e:	2601      	movs	r6, #1
 8008b10:	684d      	ldr	r5, [r1, #4]
 8008b12:	1080      	asrs	r0, r0, #2
 8008b14:	4613      	mov	r3, r2
 8008b16:	fa06 f000 	lsl.w	r0, r6, r0
 8008b1a:	4305      	orrs	r5, r0
 8008b1c:	604d      	str	r5, [r1, #4]
 8008b1e:	e7a3      	b.n	8008a68 <_free_r+0xb8>
 8008b20:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8008b24:	d803      	bhi.n	8008b2e <_free_r+0x17e>
 8008b26:	0bd8      	lsrs	r0, r3, #15
 8008b28:	3077      	adds	r0, #119	; 0x77
 8008b2a:	0041      	lsls	r1, r0, #1
 8008b2c:	e78a      	b.n	8008a44 <_free_r+0x94>
 8008b2e:	f240 5154 	movw	r1, #1364	; 0x554
 8008b32:	428a      	cmp	r2, r1
 8008b34:	bf95      	itete	ls
 8008b36:	0c98      	lsrls	r0, r3, #18
 8008b38:	21fc      	movhi	r1, #252	; 0xfc
 8008b3a:	307c      	addls	r0, #124	; 0x7c
 8008b3c:	207e      	movhi	r0, #126	; 0x7e
 8008b3e:	bf98      	it	ls
 8008b40:	0041      	lslls	r1, r0, #1
 8008b42:	e77f      	b.n	8008a44 <_free_r+0x94>
 8008b44:	20000178 	andcs	r0, r0, r8, ror r1

08008b48 <memmove>:
 8008b48:	4288      	cmp	r0, r1
 8008b4a:	b4f0      	push	{r4, r5, r6, r7}
 8008b4c:	d910      	bls.n	8008b70 <memmove+0x28>
 8008b4e:	188c      	adds	r4, r1, r2
 8008b50:	42a0      	cmp	r0, r4
 8008b52:	d20d      	bcs.n	8008b70 <memmove+0x28>
 8008b54:	1885      	adds	r5, r0, r2
 8008b56:	1e53      	subs	r3, r2, #1
 8008b58:	b142      	cbz	r2, 8008b6c <memmove+0x24>
 8008b5a:	4621      	mov	r1, r4
 8008b5c:	462a      	mov	r2, r5
 8008b5e:	f811 4d01 	ldrb.w	r4, [r1, #-1]!
 8008b62:	3b01      	subs	r3, #1
 8008b64:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008b68:	1c5c      	adds	r4, r3, #1
 8008b6a:	d1f8      	bne.n	8008b5e <memmove+0x16>
 8008b6c:	bcf0      	pop	{r4, r5, r6, r7}
 8008b6e:	4770      	bx	lr
 8008b70:	2a0f      	cmp	r2, #15
 8008b72:	d946      	bls.n	8008c02 <memmove+0xba>
 8008b74:	ea40 0301 	orr.w	r3, r0, r1
 8008b78:	079b      	lsls	r3, r3, #30
 8008b7a:	d146      	bne.n	8008c0a <memmove+0xc2>
 8008b7c:	f1a2 0710 	sub.w	r7, r2, #16
 8008b80:	460c      	mov	r4, r1
 8008b82:	4603      	mov	r3, r0
 8008b84:	093f      	lsrs	r7, r7, #4
 8008b86:	eb00 1607 	add.w	r6, r0, r7, lsl #4
 8008b8a:	3610      	adds	r6, #16
 8008b8c:	6825      	ldr	r5, [r4, #0]
 8008b8e:	3310      	adds	r3, #16
 8008b90:	3410      	adds	r4, #16
 8008b92:	f843 5c10 	str.w	r5, [r3, #-16]
 8008b96:	f854 5c0c 	ldr.w	r5, [r4, #-12]
 8008b9a:	f843 5c0c 	str.w	r5, [r3, #-12]
 8008b9e:	f854 5c08 	ldr.w	r5, [r4, #-8]
 8008ba2:	f843 5c08 	str.w	r5, [r3, #-8]
 8008ba6:	f854 5c04 	ldr.w	r5, [r4, #-4]
 8008baa:	f843 5c04 	str.w	r5, [r3, #-4]
 8008bae:	42b3      	cmp	r3, r6
 8008bb0:	d1ec      	bne.n	8008b8c <memmove+0x44>
 8008bb2:	1c7b      	adds	r3, r7, #1
 8008bb4:	f002 0c0f 	and.w	ip, r2, #15
 8008bb8:	f1bc 0f03 	cmp.w	ip, #3
 8008bbc:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8008bc0:	4419      	add	r1, r3
 8008bc2:	4403      	add	r3, r0
 8008bc4:	d923      	bls.n	8008c0e <memmove+0xc6>
 8008bc6:	460e      	mov	r6, r1
 8008bc8:	461d      	mov	r5, r3
 8008bca:	4664      	mov	r4, ip
 8008bcc:	f856 7b04 	ldr.w	r7, [r6], #4
 8008bd0:	3c04      	subs	r4, #4
 8008bd2:	2c03      	cmp	r4, #3
 8008bd4:	f845 7b04 	str.w	r7, [r5], #4
 8008bd8:	d8f8      	bhi.n	8008bcc <memmove+0x84>
 8008bda:	f1ac 0404 	sub.w	r4, ip, #4
 8008bde:	f002 0203 	and.w	r2, r2, #3
 8008be2:	f024 0403 	bic.w	r4, r4, #3
 8008be6:	3404      	adds	r4, #4
 8008be8:	4423      	add	r3, r4
 8008bea:	4421      	add	r1, r4
 8008bec:	2a00      	cmp	r2, #0
 8008bee:	d0bd      	beq.n	8008b6c <memmove+0x24>
 8008bf0:	441a      	add	r2, r3
 8008bf2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008bf6:	f803 4b01 	strb.w	r4, [r3], #1
 8008bfa:	4293      	cmp	r3, r2
 8008bfc:	d1f9      	bne.n	8008bf2 <memmove+0xaa>
 8008bfe:	bcf0      	pop	{r4, r5, r6, r7}
 8008c00:	4770      	bx	lr
 8008c02:	4603      	mov	r3, r0
 8008c04:	2a00      	cmp	r2, #0
 8008c06:	d1f3      	bne.n	8008bf0 <memmove+0xa8>
 8008c08:	e7b0      	b.n	8008b6c <memmove+0x24>
 8008c0a:	4603      	mov	r3, r0
 8008c0c:	e7f0      	b.n	8008bf0 <memmove+0xa8>
 8008c0e:	4662      	mov	r2, ip
 8008c10:	2a00      	cmp	r2, #0
 8008c12:	d1ed      	bne.n	8008bf0 <memmove+0xa8>
 8008c14:	e7aa      	b.n	8008b6c <memmove+0x24>
 8008c16:	bf00      	nop

08008c18 <memset>:
 8008c18:	0783      	lsls	r3, r0, #30
 8008c1a:	b4f0      	push	{r4, r5, r6, r7}
 8008c1c:	d048      	beq.n	8008cb0 <memset+0x98>
 8008c1e:	1e54      	subs	r4, r2, #1
 8008c20:	2a00      	cmp	r2, #0
 8008c22:	d043      	beq.n	8008cac <memset+0x94>
 8008c24:	b2cd      	uxtb	r5, r1
 8008c26:	4603      	mov	r3, r0
 8008c28:	e002      	b.n	8008c30 <memset+0x18>
 8008c2a:	2c00      	cmp	r4, #0
 8008c2c:	d03e      	beq.n	8008cac <memset+0x94>
 8008c2e:	4614      	mov	r4, r2
 8008c30:	f803 5b01 	strb.w	r5, [r3], #1
 8008c34:	f013 0f03 	tst.w	r3, #3
 8008c38:	f104 32ff 	add.w	r2, r4, #4294967295
 8008c3c:	d1f5      	bne.n	8008c2a <memset+0x12>
 8008c3e:	2c03      	cmp	r4, #3
 8008c40:	d92d      	bls.n	8008c9e <memset+0x86>
 8008c42:	b2cd      	uxtb	r5, r1
 8008c44:	2c0f      	cmp	r4, #15
 8008c46:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
 8008c4a:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
 8008c4e:	d918      	bls.n	8008c82 <memset+0x6a>
 8008c50:	f1a4 0710 	sub.w	r7, r4, #16
 8008c54:	f103 0610 	add.w	r6, r3, #16
 8008c58:	461a      	mov	r2, r3
 8008c5a:	093f      	lsrs	r7, r7, #4
 8008c5c:	eb06 1607 	add.w	r6, r6, r7, lsl #4
 8008c60:	6015      	str	r5, [r2, #0]
 8008c62:	3210      	adds	r2, #16
 8008c64:	f842 5c0c 	str.w	r5, [r2, #-12]
 8008c68:	f842 5c08 	str.w	r5, [r2, #-8]
 8008c6c:	f842 5c04 	str.w	r5, [r2, #-4]
 8008c70:	42b2      	cmp	r2, r6
 8008c72:	d1f5      	bne.n	8008c60 <memset+0x48>
 8008c74:	f004 040f 	and.w	r4, r4, #15
 8008c78:	3701      	adds	r7, #1
 8008c7a:	2c03      	cmp	r4, #3
 8008c7c:	eb03 1307 	add.w	r3, r3, r7, lsl #4
 8008c80:	d90d      	bls.n	8008c9e <memset+0x86>
 8008c82:	461e      	mov	r6, r3
 8008c84:	4622      	mov	r2, r4
 8008c86:	3a04      	subs	r2, #4
 8008c88:	f846 5b04 	str.w	r5, [r6], #4
 8008c8c:	2a03      	cmp	r2, #3
 8008c8e:	d8fa      	bhi.n	8008c86 <memset+0x6e>
 8008c90:	1f22      	subs	r2, r4, #4
 8008c92:	f004 0403 	and.w	r4, r4, #3
 8008c96:	f022 0203 	bic.w	r2, r2, #3
 8008c9a:	3204      	adds	r2, #4
 8008c9c:	4413      	add	r3, r2
 8008c9e:	b12c      	cbz	r4, 8008cac <memset+0x94>
 8008ca0:	b2c9      	uxtb	r1, r1
 8008ca2:	441c      	add	r4, r3
 8008ca4:	f803 1b01 	strb.w	r1, [r3], #1
 8008ca8:	42a3      	cmp	r3, r4
 8008caa:	d1fb      	bne.n	8008ca4 <memset+0x8c>
 8008cac:	bcf0      	pop	{r4, r5, r6, r7}
 8008cae:	4770      	bx	lr
 8008cb0:	4614      	mov	r4, r2
 8008cb2:	4603      	mov	r3, r0
 8008cb4:	e7c3      	b.n	8008c3e <memset+0x26>
 8008cb6:	bf00      	nop

08008cb8 <_realloc_r>:
 8008cb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008cbc:	460c      	mov	r4, r1
 8008cbe:	b083      	sub	sp, #12
 8008cc0:	4690      	mov	r8, r2
 8008cc2:	4681      	mov	r9, r0
 8008cc4:	2900      	cmp	r1, #0
 8008cc6:	f000 8148 	beq.w	8008f5a <_realloc_r+0x2a2>
 8008cca:	f7fe f9d3 	bl	8007074 <__malloc_lock>
 8008cce:	f108 060b 	add.w	r6, r8, #11
 8008cd2:	2e16      	cmp	r6, #22
 8008cd4:	f854 cc04 	ldr.w	ip, [r4, #-4]
 8008cd8:	bf8d      	iteet	hi
 8008cda:	f026 0607 	bichi.w	r6, r6, #7
 8008cde:	2210      	movls	r2, #16
 8008ce0:	2300      	movls	r3, #0
 8008ce2:	4632      	movhi	r2, r6
 8008ce4:	bf88      	it	hi
 8008ce6:	0ff3      	lsrhi	r3, r6, #31
 8008ce8:	f1a4 0708 	sub.w	r7, r4, #8
 8008cec:	f02c 0503 	bic.w	r5, ip, #3
 8008cf0:	bf98      	it	ls
 8008cf2:	4616      	movls	r6, r2
 8008cf4:	4546      	cmp	r6, r8
 8008cf6:	bf38      	it	cc
 8008cf8:	f043 0301 	orrcc.w	r3, r3, #1
 8008cfc:	2b00      	cmp	r3, #0
 8008cfe:	f040 8132 	bne.w	8008f66 <_realloc_r+0x2ae>
 8008d02:	4295      	cmp	r5, r2
 8008d04:	db16      	blt.n	8008d34 <_realloc_r+0x7c>
 8008d06:	46a0      	mov	r8, r4
 8008d08:	4660      	mov	r0, ip
 8008d0a:	1bab      	subs	r3, r5, r6
 8008d0c:	2b0f      	cmp	r3, #15
 8008d0e:	f200 80cc 	bhi.w	8008eaa <_realloc_r+0x1f2>
 8008d12:	197b      	adds	r3, r7, r5
 8008d14:	f000 0c01 	and.w	ip, r0, #1
 8008d18:	ea4c 0505 	orr.w	r5, ip, r5
 8008d1c:	607d      	str	r5, [r7, #4]
 8008d1e:	685a      	ldr	r2, [r3, #4]
 8008d20:	f042 0201 	orr.w	r2, r2, #1
 8008d24:	605a      	str	r2, [r3, #4]
 8008d26:	4648      	mov	r0, r9
 8008d28:	f7fe f9a6 	bl	8007078 <__malloc_unlock>
 8008d2c:	4640      	mov	r0, r8
 8008d2e:	b003      	add	sp, #12
 8008d30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d34:	f240 1a70 	movw	sl, #368	; 0x170
 8008d38:	1979      	adds	r1, r7, r5
 8008d3a:	f2c2 0a00 	movt	sl, #8192	; 0x2000
 8008d3e:	f8da 0008 	ldr.w	r0, [sl, #8]
 8008d42:	4288      	cmp	r0, r1
 8008d44:	f000 8114 	beq.w	8008f70 <_realloc_r+0x2b8>
 8008d48:	f8d1 e004 	ldr.w	lr, [r1, #4]
 8008d4c:	f02e 0b01 	bic.w	fp, lr, #1
 8008d50:	448b      	add	fp, r1
 8008d52:	f8db b004 	ldr.w	fp, [fp, #4]
 8008d56:	f01b 0f01 	tst.w	fp, #1
 8008d5a:	bf1c      	itt	ne
 8008d5c:	469e      	movne	lr, r3
 8008d5e:	4671      	movne	r1, lr
 8008d60:	d056      	beq.n	8008e10 <_realloc_r+0x158>
 8008d62:	f01c 0f01 	tst.w	ip, #1
 8008d66:	f040 80b3 	bne.w	8008ed0 <_realloc_r+0x218>
 8008d6a:	f854 3c08 	ldr.w	r3, [r4, #-8]
 8008d6e:	ebc3 0b07 	rsb	fp, r3, r7
 8008d72:	f8db 3004 	ldr.w	r3, [fp, #4]
 8008d76:	f023 0303 	bic.w	r3, r3, #3
 8008d7a:	442b      	add	r3, r5
 8008d7c:	2900      	cmp	r1, #0
 8008d7e:	d055      	beq.n	8008e2c <_realloc_r+0x174>
 8008d80:	4281      	cmp	r1, r0
 8008d82:	f000 8121 	beq.w	8008fc8 <_realloc_r+0x310>
 8008d86:	449e      	add	lr, r3
 8008d88:	4596      	cmp	lr, r2
 8008d8a:	db4f      	blt.n	8008e2c <_realloc_r+0x174>
 8008d8c:	68cb      	ldr	r3, [r1, #12]
 8008d8e:	46d8      	mov	r8, fp
 8008d90:	6889      	ldr	r1, [r1, #8]
 8008d92:	1f2a      	subs	r2, r5, #4
 8008d94:	2a24      	cmp	r2, #36	; 0x24
 8008d96:	60cb      	str	r3, [r1, #12]
 8008d98:	6099      	str	r1, [r3, #8]
 8008d9a:	f8db 300c 	ldr.w	r3, [fp, #12]
 8008d9e:	f858 1f08 	ldr.w	r1, [r8, #8]!
 8008da2:	60cb      	str	r3, [r1, #12]
 8008da4:	6099      	str	r1, [r3, #8]
 8008da6:	f200 816a 	bhi.w	800907e <_realloc_r+0x3c6>
 8008daa:	2a13      	cmp	r2, #19
 8008dac:	bf98      	it	ls
 8008dae:	4642      	movls	r2, r8
 8008db0:	d923      	bls.n	8008dfa <_realloc_r+0x142>
 8008db2:	6823      	ldr	r3, [r4, #0]
 8008db4:	2a1b      	cmp	r2, #27
 8008db6:	bf98      	it	ls
 8008db8:	f10b 0210 	addls.w	r2, fp, #16
 8008dbc:	f8cb 3008 	str.w	r3, [fp, #8]
 8008dc0:	6863      	ldr	r3, [r4, #4]
 8008dc2:	bf98      	it	ls
 8008dc4:	3408      	addls	r4, #8
 8008dc6:	f8cb 300c 	str.w	r3, [fp, #12]
 8008dca:	d916      	bls.n	8008dfa <_realloc_r+0x142>
 8008dcc:	68a3      	ldr	r3, [r4, #8]
 8008dce:	2a24      	cmp	r2, #36	; 0x24
 8008dd0:	bf14      	ite	ne
 8008dd2:	f10b 0218 	addne.w	r2, fp, #24
 8008dd6:	f10b 0220 	addeq.w	r2, fp, #32
 8008dda:	f8cb 3010 	str.w	r3, [fp, #16]
 8008dde:	68e3      	ldr	r3, [r4, #12]
 8008de0:	bf18      	it	ne
 8008de2:	3410      	addne	r4, #16
 8008de4:	f8cb 3014 	str.w	r3, [fp, #20]
 8008de8:	bf01      	itttt	eq
 8008dea:	6923      	ldreq	r3, [r4, #16]
 8008dec:	f8cb 3018 	streq.w	r3, [fp, #24]
 8008df0:	6963      	ldreq	r3, [r4, #20]
 8008df2:	3418      	addeq	r4, #24
 8008df4:	bf08      	it	eq
 8008df6:	f8cb 301c 	streq.w	r3, [fp, #28]
 8008dfa:	6823      	ldr	r3, [r4, #0]
 8008dfc:	4675      	mov	r5, lr
 8008dfe:	465f      	mov	r7, fp
 8008e00:	6013      	str	r3, [r2, #0]
 8008e02:	6863      	ldr	r3, [r4, #4]
 8008e04:	6053      	str	r3, [r2, #4]
 8008e06:	68a3      	ldr	r3, [r4, #8]
 8008e08:	6093      	str	r3, [r2, #8]
 8008e0a:	f8db 0004 	ldr.w	r0, [fp, #4]
 8008e0e:	e77c      	b.n	8008d0a <_realloc_r+0x52>
 8008e10:	f02e 0e03 	bic.w	lr, lr, #3
 8008e14:	eb0e 0305 	add.w	r3, lr, r5
 8008e18:	4293      	cmp	r3, r2
 8008e1a:	dba2      	blt.n	8008d62 <_realloc_r+0xaa>
 8008e1c:	68ca      	ldr	r2, [r1, #12]
 8008e1e:	46a0      	mov	r8, r4
 8008e20:	6889      	ldr	r1, [r1, #8]
 8008e22:	4660      	mov	r0, ip
 8008e24:	461d      	mov	r5, r3
 8008e26:	60ca      	str	r2, [r1, #12]
 8008e28:	6091      	str	r1, [r2, #8]
 8008e2a:	e76e      	b.n	8008d0a <_realloc_r+0x52>
 8008e2c:	4293      	cmp	r3, r2
 8008e2e:	db4f      	blt.n	8008ed0 <_realloc_r+0x218>
 8008e30:	46d8      	mov	r8, fp
 8008e32:	f8db 100c 	ldr.w	r1, [fp, #12]
 8008e36:	1f2a      	subs	r2, r5, #4
 8008e38:	f858 0f08 	ldr.w	r0, [r8, #8]!
 8008e3c:	2a24      	cmp	r2, #36	; 0x24
 8008e3e:	60c1      	str	r1, [r0, #12]
 8008e40:	6088      	str	r0, [r1, #8]
 8008e42:	f200 80b4 	bhi.w	8008fae <_realloc_r+0x2f6>
 8008e46:	2a13      	cmp	r2, #19
 8008e48:	bf98      	it	ls
 8008e4a:	4641      	movls	r1, r8
 8008e4c:	d922      	bls.n	8008e94 <_realloc_r+0x1dc>
 8008e4e:	6821      	ldr	r1, [r4, #0]
 8008e50:	2a1b      	cmp	r2, #27
 8008e52:	f8cb 1008 	str.w	r1, [fp, #8]
 8008e56:	6861      	ldr	r1, [r4, #4]
 8008e58:	bf98      	it	ls
 8008e5a:	3408      	addls	r4, #8
 8008e5c:	f8cb 100c 	str.w	r1, [fp, #12]
 8008e60:	bf98      	it	ls
 8008e62:	f10b 0110 	addls.w	r1, fp, #16
 8008e66:	d915      	bls.n	8008e94 <_realloc_r+0x1dc>
 8008e68:	68a1      	ldr	r1, [r4, #8]
 8008e6a:	2a24      	cmp	r2, #36	; 0x24
 8008e6c:	f8cb 1010 	str.w	r1, [fp, #16]
 8008e70:	68e1      	ldr	r1, [r4, #12]
 8008e72:	bf18      	it	ne
 8008e74:	3410      	addne	r4, #16
 8008e76:	f8cb 1014 	str.w	r1, [fp, #20]
 8008e7a:	bf11      	iteee	ne
 8008e7c:	f10b 0118 	addne.w	r1, fp, #24
 8008e80:	6922      	ldreq	r2, [r4, #16]
 8008e82:	f10b 0120 	addeq.w	r1, fp, #32
 8008e86:	f8cb 2018 	streq.w	r2, [fp, #24]
 8008e8a:	bf02      	ittt	eq
 8008e8c:	6962      	ldreq	r2, [r4, #20]
 8008e8e:	3418      	addeq	r4, #24
 8008e90:	f8cb 201c 	streq.w	r2, [fp, #28]
 8008e94:	6822      	ldr	r2, [r4, #0]
 8008e96:	461d      	mov	r5, r3
 8008e98:	465f      	mov	r7, fp
 8008e9a:	600a      	str	r2, [r1, #0]
 8008e9c:	6863      	ldr	r3, [r4, #4]
 8008e9e:	604b      	str	r3, [r1, #4]
 8008ea0:	68a3      	ldr	r3, [r4, #8]
 8008ea2:	608b      	str	r3, [r1, #8]
 8008ea4:	f8db 0004 	ldr.w	r0, [fp, #4]
 8008ea8:	e72f      	b.n	8008d0a <_realloc_r+0x52>
 8008eaa:	19b9      	adds	r1, r7, r6
 8008eac:	f000 0c01 	and.w	ip, r0, #1
 8008eb0:	18ca      	adds	r2, r1, r3
 8008eb2:	ea4c 0606 	orr.w	r6, ip, r6
 8008eb6:	f043 0301 	orr.w	r3, r3, #1
 8008eba:	607e      	str	r6, [r7, #4]
 8008ebc:	604b      	str	r3, [r1, #4]
 8008ebe:	4648      	mov	r0, r9
 8008ec0:	6853      	ldr	r3, [r2, #4]
 8008ec2:	3108      	adds	r1, #8
 8008ec4:	f043 0301 	orr.w	r3, r3, #1
 8008ec8:	6053      	str	r3, [r2, #4]
 8008eca:	f7ff fd71 	bl	80089b0 <_free_r>
 8008ece:	e72a      	b.n	8008d26 <_realloc_r+0x6e>
 8008ed0:	4641      	mov	r1, r8
 8008ed2:	4648      	mov	r0, r9
 8008ed4:	f7fd fd7a 	bl	80069cc <_malloc_r>
 8008ed8:	4680      	mov	r8, r0
 8008eda:	2800      	cmp	r0, #0
 8008edc:	f43f af23 	beq.w	8008d26 <_realloc_r+0x6e>
 8008ee0:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8008ee4:	f1a0 0108 	sub.w	r1, r0, #8
 8008ee8:	f023 0201 	bic.w	r2, r3, #1
 8008eec:	443a      	add	r2, r7
 8008eee:	4291      	cmp	r1, r2
 8008ef0:	f000 80bd 	beq.w	800906e <_realloc_r+0x3b6>
 8008ef4:	1f2a      	subs	r2, r5, #4
 8008ef6:	2a24      	cmp	r2, #36	; 0x24
 8008ef8:	d862      	bhi.n	8008fc0 <_realloc_r+0x308>
 8008efa:	2a13      	cmp	r2, #19
 8008efc:	bf9c      	itt	ls
 8008efe:	4603      	movls	r3, r0
 8008f00:	4622      	movls	r2, r4
 8008f02:	d91f      	bls.n	8008f44 <_realloc_r+0x28c>
 8008f04:	6823      	ldr	r3, [r4, #0]
 8008f06:	2a1b      	cmp	r2, #27
 8008f08:	bf98      	it	ls
 8008f0a:	f104 0208 	addls.w	r2, r4, #8
 8008f0e:	6003      	str	r3, [r0, #0]
 8008f10:	6863      	ldr	r3, [r4, #4]
 8008f12:	6043      	str	r3, [r0, #4]
 8008f14:	bf98      	it	ls
 8008f16:	f100 0308 	addls.w	r3, r0, #8
 8008f1a:	d913      	bls.n	8008f44 <_realloc_r+0x28c>
 8008f1c:	68a3      	ldr	r3, [r4, #8]
 8008f1e:	2a24      	cmp	r2, #36	; 0x24
 8008f20:	bf14      	ite	ne
 8008f22:	f104 0210 	addne.w	r2, r4, #16
 8008f26:	f104 0218 	addeq.w	r2, r4, #24
 8008f2a:	6083      	str	r3, [r0, #8]
 8008f2c:	68e3      	ldr	r3, [r4, #12]
 8008f2e:	60c3      	str	r3, [r0, #12]
 8008f30:	bf11      	iteee	ne
 8008f32:	f100 0310 	addne.w	r3, r0, #16
 8008f36:	6921      	ldreq	r1, [r4, #16]
 8008f38:	f100 0318 	addeq.w	r3, r0, #24
 8008f3c:	6101      	streq	r1, [r0, #16]
 8008f3e:	bf04      	itt	eq
 8008f40:	6961      	ldreq	r1, [r4, #20]
 8008f42:	6141      	streq	r1, [r0, #20]
 8008f44:	6811      	ldr	r1, [r2, #0]
 8008f46:	6019      	str	r1, [r3, #0]
 8008f48:	6851      	ldr	r1, [r2, #4]
 8008f4a:	6059      	str	r1, [r3, #4]
 8008f4c:	6892      	ldr	r2, [r2, #8]
 8008f4e:	609a      	str	r2, [r3, #8]
 8008f50:	4621      	mov	r1, r4
 8008f52:	4648      	mov	r0, r9
 8008f54:	f7ff fd2c 	bl	80089b0 <_free_r>
 8008f58:	e6e5      	b.n	8008d26 <_realloc_r+0x6e>
 8008f5a:	4611      	mov	r1, r2
 8008f5c:	b003      	add	sp, #12
 8008f5e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f62:	f7fd bd33 	b.w	80069cc <_malloc_r>
 8008f66:	230c      	movs	r3, #12
 8008f68:	2000      	movs	r0, #0
 8008f6a:	f8c9 3000 	str.w	r3, [r9]
 8008f6e:	e6de      	b.n	8008d2e <_realloc_r+0x76>
 8008f70:	6843      	ldr	r3, [r0, #4]
 8008f72:	f106 0110 	add.w	r1, r6, #16
 8008f76:	f023 0e03 	bic.w	lr, r3, #3
 8008f7a:	eb0e 0305 	add.w	r3, lr, r5
 8008f7e:	428b      	cmp	r3, r1
 8008f80:	bfb8      	it	lt
 8008f82:	4601      	movlt	r1, r0
 8008f84:	f6ff aeed 	blt.w	8008d62 <_realloc_r+0xaa>
 8008f88:	4437      	add	r7, r6
 8008f8a:	1b9b      	subs	r3, r3, r6
 8008f8c:	f8ca 7008 	str.w	r7, [sl, #8]
 8008f90:	f043 0301 	orr.w	r3, r3, #1
 8008f94:	607b      	str	r3, [r7, #4]
 8008f96:	4648      	mov	r0, r9
 8008f98:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8008f9c:	f003 0301 	and.w	r3, r3, #1
 8008fa0:	431e      	orrs	r6, r3
 8008fa2:	f844 6c04 	str.w	r6, [r4, #-4]
 8008fa6:	f7fe f867 	bl	8007078 <__malloc_unlock>
 8008faa:	4620      	mov	r0, r4
 8008fac:	e6bf      	b.n	8008d2e <_realloc_r+0x76>
 8008fae:	4621      	mov	r1, r4
 8008fb0:	4640      	mov	r0, r8
 8008fb2:	461d      	mov	r5, r3
 8008fb4:	465f      	mov	r7, fp
 8008fb6:	f7ff fdc7 	bl	8008b48 <memmove>
 8008fba:	f8db 0004 	ldr.w	r0, [fp, #4]
 8008fbe:	e6a4      	b.n	8008d0a <_realloc_r+0x52>
 8008fc0:	4621      	mov	r1, r4
 8008fc2:	f7ff fdc1 	bl	8008b48 <memmove>
 8008fc6:	e7c3      	b.n	8008f50 <_realloc_r+0x298>
 8008fc8:	f106 0110 	add.w	r1, r6, #16
 8008fcc:	eb0e 0c03 	add.w	ip, lr, r3
 8008fd0:	458c      	cmp	ip, r1
 8008fd2:	f6ff af2b 	blt.w	8008e2c <_realloc_r+0x174>
 8008fd6:	46d8      	mov	r8, fp
 8008fd8:	f8db 300c 	ldr.w	r3, [fp, #12]
 8008fdc:	1f2a      	subs	r2, r5, #4
 8008fde:	f858 1f08 	ldr.w	r1, [r8, #8]!
 8008fe2:	2a24      	cmp	r2, #36	; 0x24
 8008fe4:	60cb      	str	r3, [r1, #12]
 8008fe6:	6099      	str	r1, [r3, #8]
 8008fe8:	d852      	bhi.n	8009090 <_realloc_r+0x3d8>
 8008fea:	2a13      	cmp	r2, #19
 8008fec:	bf98      	it	ls
 8008fee:	4643      	movls	r3, r8
 8008ff0:	d922      	bls.n	8009038 <_realloc_r+0x380>
 8008ff2:	6823      	ldr	r3, [r4, #0]
 8008ff4:	2a1b      	cmp	r2, #27
 8008ff6:	f8cb 3008 	str.w	r3, [fp, #8]
 8008ffa:	6863      	ldr	r3, [r4, #4]
 8008ffc:	bf98      	it	ls
 8008ffe:	3408      	addls	r4, #8
 8009000:	f8cb 300c 	str.w	r3, [fp, #12]
 8009004:	bf98      	it	ls
 8009006:	f10b 0310 	addls.w	r3, fp, #16
 800900a:	d915      	bls.n	8009038 <_realloc_r+0x380>
 800900c:	68a3      	ldr	r3, [r4, #8]
 800900e:	2a24      	cmp	r2, #36	; 0x24
 8009010:	f8cb 3010 	str.w	r3, [fp, #16]
 8009014:	68e3      	ldr	r3, [r4, #12]
 8009016:	bf18      	it	ne
 8009018:	3410      	addne	r4, #16
 800901a:	f8cb 3014 	str.w	r3, [fp, #20]
 800901e:	bf11      	iteee	ne
 8009020:	f10b 0318 	addne.w	r3, fp, #24
 8009024:	6922      	ldreq	r2, [r4, #16]
 8009026:	f10b 0320 	addeq.w	r3, fp, #32
 800902a:	f8cb 2018 	streq.w	r2, [fp, #24]
 800902e:	bf02      	ittt	eq
 8009030:	6962      	ldreq	r2, [r4, #20]
 8009032:	3418      	addeq	r4, #24
 8009034:	f8cb 201c 	streq.w	r2, [fp, #28]
 8009038:	6822      	ldr	r2, [r4, #0]
 800903a:	601a      	str	r2, [r3, #0]
 800903c:	6862      	ldr	r2, [r4, #4]
 800903e:	605a      	str	r2, [r3, #4]
 8009040:	68a2      	ldr	r2, [r4, #8]
 8009042:	609a      	str	r2, [r3, #8]
 8009044:	eb0b 0306 	add.w	r3, fp, r6
 8009048:	ebc6 020c 	rsb	r2, r6, ip
 800904c:	f8ca 3008 	str.w	r3, [sl, #8]
 8009050:	f042 0201 	orr.w	r2, r2, #1
 8009054:	605a      	str	r2, [r3, #4]
 8009056:	4648      	mov	r0, r9
 8009058:	f8db 3004 	ldr.w	r3, [fp, #4]
 800905c:	f003 0301 	and.w	r3, r3, #1
 8009060:	431e      	orrs	r6, r3
 8009062:	f8cb 6004 	str.w	r6, [fp, #4]
 8009066:	f7fe f807 	bl	8007078 <__malloc_unlock>
 800906a:	4640      	mov	r0, r8
 800906c:	e65f      	b.n	8008d2e <_realloc_r+0x76>
 800906e:	f850 2c04 	ldr.w	r2, [r0, #-4]
 8009072:	4618      	mov	r0, r3
 8009074:	46a0      	mov	r8, r4
 8009076:	f022 0303 	bic.w	r3, r2, #3
 800907a:	441d      	add	r5, r3
 800907c:	e645      	b.n	8008d0a <_realloc_r+0x52>
 800907e:	4621      	mov	r1, r4
 8009080:	4640      	mov	r0, r8
 8009082:	4675      	mov	r5, lr
 8009084:	465f      	mov	r7, fp
 8009086:	f7ff fd5f 	bl	8008b48 <memmove>
 800908a:	f8db 0004 	ldr.w	r0, [fp, #4]
 800908e:	e63c      	b.n	8008d0a <_realloc_r+0x52>
 8009090:	4621      	mov	r1, r4
 8009092:	4640      	mov	r0, r8
 8009094:	f8cd c004 	str.w	ip, [sp, #4]
 8009098:	f7ff fd56 	bl	8008b48 <memmove>
 800909c:	f8dd c004 	ldr.w	ip, [sp, #4]
 80090a0:	e7d0      	b.n	8009044 <_realloc_r+0x38c>
 80090a2:	bf00      	nop

080090a4 <cleanup_glue>:
 80090a4:	b538      	push	{r3, r4, r5, lr}
 80090a6:	460c      	mov	r4, r1
 80090a8:	6809      	ldr	r1, [r1, #0]
 80090aa:	4605      	mov	r5, r0
 80090ac:	b109      	cbz	r1, 80090b2 <cleanup_glue+0xe>
 80090ae:	f7ff fff9 	bl	80090a4 <cleanup_glue>
 80090b2:	4628      	mov	r0, r5
 80090b4:	4621      	mov	r1, r4
 80090b6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80090ba:	f7ff bc79 	b.w	80089b0 <_free_r>
 80090be:	bf00      	nop

080090c0 <_reclaim_reent>:
 80090c0:	f240 0300 	movw	r3, #0
 80090c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80090c8:	b570      	push	{r4, r5, r6, lr}
 80090ca:	4605      	mov	r5, r0
 80090cc:	681b      	ldr	r3, [r3, #0]
 80090ce:	4298      	cmp	r0, r3
 80090d0:	d054      	beq.n	800917c <_reclaim_reent+0xbc>
 80090d2:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80090d4:	b1f3      	cbz	r3, 8009114 <_reclaim_reent+0x54>
 80090d6:	68da      	ldr	r2, [r3, #12]
 80090d8:	b1ba      	cbz	r2, 800910a <_reclaim_reent+0x4a>
 80090da:	2300      	movs	r3, #0
 80090dc:	461e      	mov	r6, r3
 80090de:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80090e2:	b909      	cbnz	r1, 80090e8 <_reclaim_reent+0x28>
 80090e4:	e008      	b.n	80090f8 <_reclaim_reent+0x38>
 80090e6:	4621      	mov	r1, r4
 80090e8:	680c      	ldr	r4, [r1, #0]
 80090ea:	4628      	mov	r0, r5
 80090ec:	f7ff fc60 	bl	80089b0 <_free_r>
 80090f0:	2c00      	cmp	r4, #0
 80090f2:	d1f8      	bne.n	80090e6 <_reclaim_reent+0x26>
 80090f4:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80090f6:	68da      	ldr	r2, [r3, #12]
 80090f8:	3601      	adds	r6, #1
 80090fa:	2e20      	cmp	r6, #32
 80090fc:	4633      	mov	r3, r6
 80090fe:	d1ee      	bne.n	80090de <_reclaim_reent+0x1e>
 8009100:	4611      	mov	r1, r2
 8009102:	4628      	mov	r0, r5
 8009104:	f7ff fc54 	bl	80089b0 <_free_r>
 8009108:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800910a:	6819      	ldr	r1, [r3, #0]
 800910c:	b111      	cbz	r1, 8009114 <_reclaim_reent+0x54>
 800910e:	4628      	mov	r0, r5
 8009110:	f7ff fc4e 	bl	80089b0 <_free_r>
 8009114:	6969      	ldr	r1, [r5, #20]
 8009116:	b111      	cbz	r1, 800911e <_reclaim_reent+0x5e>
 8009118:	4628      	mov	r0, r5
 800911a:	f7ff fc49 	bl	80089b0 <_free_r>
 800911e:	6a69      	ldr	r1, [r5, #36]	; 0x24
 8009120:	b111      	cbz	r1, 8009128 <_reclaim_reent+0x68>
 8009122:	4628      	mov	r0, r5
 8009124:	f7ff fc44 	bl	80089b0 <_free_r>
 8009128:	6ba9      	ldr	r1, [r5, #56]	; 0x38
 800912a:	b111      	cbz	r1, 8009132 <_reclaim_reent+0x72>
 800912c:	4628      	mov	r0, r5
 800912e:	f7ff fc3f 	bl	80089b0 <_free_r>
 8009132:	6be9      	ldr	r1, [r5, #60]	; 0x3c
 8009134:	b111      	cbz	r1, 800913c <_reclaim_reent+0x7c>
 8009136:	4628      	mov	r0, r5
 8009138:	f7ff fc3a 	bl	80089b0 <_free_r>
 800913c:	6c29      	ldr	r1, [r5, #64]	; 0x40
 800913e:	b111      	cbz	r1, 8009146 <_reclaim_reent+0x86>
 8009140:	4628      	mov	r0, r5
 8009142:	f7ff fc35 	bl	80089b0 <_free_r>
 8009146:	f8d5 10ec 	ldr.w	r1, [r5, #236]	; 0xec
 800914a:	b111      	cbz	r1, 8009152 <_reclaim_reent+0x92>
 800914c:	4628      	mov	r0, r5
 800914e:	f7ff fc2f 	bl	80089b0 <_free_r>
 8009152:	f8d5 10e8 	ldr.w	r1, [r5, #232]	; 0xe8
 8009156:	b111      	cbz	r1, 800915e <_reclaim_reent+0x9e>
 8009158:	4628      	mov	r0, r5
 800915a:	f7ff fc29 	bl	80089b0 <_free_r>
 800915e:	6cab      	ldr	r3, [r5, #72]	; 0x48
 8009160:	b12b      	cbz	r3, 800916e <_reclaim_reent+0xae>
 8009162:	f8d3 1088 	ldr.w	r1, [r3, #136]	; 0x88
 8009166:	b111      	cbz	r1, 800916e <_reclaim_reent+0xae>
 8009168:	4628      	mov	r0, r5
 800916a:	f7ff fc21 	bl	80089b0 <_free_r>
 800916e:	6b69      	ldr	r1, [r5, #52]	; 0x34
 8009170:	b111      	cbz	r1, 8009178 <_reclaim_reent+0xb8>
 8009172:	4628      	mov	r0, r5
 8009174:	f7ff fc1c 	bl	80089b0 <_free_r>
 8009178:	69ab      	ldr	r3, [r5, #24]
 800917a:	b903      	cbnz	r3, 800917e <_reclaim_reent+0xbe>
 800917c:	bd70      	pop	{r4, r5, r6, pc}
 800917e:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8009180:	4628      	mov	r0, r5
 8009182:	4798      	blx	r3
 8009184:	f8d5 10d8 	ldr.w	r1, [r5, #216]	; 0xd8
 8009188:	2900      	cmp	r1, #0
 800918a:	d0f7      	beq.n	800917c <_reclaim_reent+0xbc>
 800918c:	4628      	mov	r0, r5
 800918e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8009192:	f7ff bf87 	b.w	80090a4 <cleanup_glue>
 8009196:	bf00      	nop

08009198 <__aeabi_uidiv>:
 8009198:	1e4a      	subs	r2, r1, #1
 800919a:	bf08      	it	eq
 800919c:	4770      	bxeq	lr
 800919e:	f0c0 8124 	bcc.w	80093ea <__aeabi_uidiv+0x252>
 80091a2:	4288      	cmp	r0, r1
 80091a4:	f240 8116 	bls.w	80093d4 <__aeabi_uidiv+0x23c>
 80091a8:	4211      	tst	r1, r2
 80091aa:	f000 8117 	beq.w	80093dc <__aeabi_uidiv+0x244>
 80091ae:	fab0 f380 	clz	r3, r0
 80091b2:	fab1 f281 	clz	r2, r1
 80091b6:	eba2 0303 	sub.w	r3, r2, r3
 80091ba:	f1c3 031f 	rsb	r3, r3, #31
 80091be:	a204      	add	r2, pc, #16	; (adr r2, 80091d0 <__aeabi_uidiv+0x38>)
 80091c0:	eb02 1303 	add.w	r3, r2, r3, lsl #4
 80091c4:	f04f 0200 	mov.w	r2, #0
 80091c8:	469f      	mov	pc, r3
 80091ca:	bf00      	nop
 80091cc:	f3af 8000 	nop.w
 80091d0:	ebb0 7fc1 	cmp.w	r0, r1, lsl #31
 80091d4:	bf00      	nop
 80091d6:	eb42 0202 	adc.w	r2, r2, r2
 80091da:	bf28      	it	cs
 80091dc:	eba0 70c1 	subcs.w	r0, r0, r1, lsl #31
 80091e0:	ebb0 7f81 	cmp.w	r0, r1, lsl #30
 80091e4:	bf00      	nop
 80091e6:	eb42 0202 	adc.w	r2, r2, r2
 80091ea:	bf28      	it	cs
 80091ec:	eba0 7081 	subcs.w	r0, r0, r1, lsl #30
 80091f0:	ebb0 7f41 	cmp.w	r0, r1, lsl #29
 80091f4:	bf00      	nop
 80091f6:	eb42 0202 	adc.w	r2, r2, r2
 80091fa:	bf28      	it	cs
 80091fc:	eba0 7041 	subcs.w	r0, r0, r1, lsl #29
 8009200:	ebb0 7f01 	cmp.w	r0, r1, lsl #28
 8009204:	bf00      	nop
 8009206:	eb42 0202 	adc.w	r2, r2, r2
 800920a:	bf28      	it	cs
 800920c:	eba0 7001 	subcs.w	r0, r0, r1, lsl #28
 8009210:	ebb0 6fc1 	cmp.w	r0, r1, lsl #27
 8009214:	bf00      	nop
 8009216:	eb42 0202 	adc.w	r2, r2, r2
 800921a:	bf28      	it	cs
 800921c:	eba0 60c1 	subcs.w	r0, r0, r1, lsl #27
 8009220:	ebb0 6f81 	cmp.w	r0, r1, lsl #26
 8009224:	bf00      	nop
 8009226:	eb42 0202 	adc.w	r2, r2, r2
 800922a:	bf28      	it	cs
 800922c:	eba0 6081 	subcs.w	r0, r0, r1, lsl #26
 8009230:	ebb0 6f41 	cmp.w	r0, r1, lsl #25
 8009234:	bf00      	nop
 8009236:	eb42 0202 	adc.w	r2, r2, r2
 800923a:	bf28      	it	cs
 800923c:	eba0 6041 	subcs.w	r0, r0, r1, lsl #25
 8009240:	ebb0 6f01 	cmp.w	r0, r1, lsl #24
 8009244:	bf00      	nop
 8009246:	eb42 0202 	adc.w	r2, r2, r2
 800924a:	bf28      	it	cs
 800924c:	eba0 6001 	subcs.w	r0, r0, r1, lsl #24
 8009250:	ebb0 5fc1 	cmp.w	r0, r1, lsl #23
 8009254:	bf00      	nop
 8009256:	eb42 0202 	adc.w	r2, r2, r2
 800925a:	bf28      	it	cs
 800925c:	eba0 50c1 	subcs.w	r0, r0, r1, lsl #23
 8009260:	ebb0 5f81 	cmp.w	r0, r1, lsl #22
 8009264:	bf00      	nop
 8009266:	eb42 0202 	adc.w	r2, r2, r2
 800926a:	bf28      	it	cs
 800926c:	eba0 5081 	subcs.w	r0, r0, r1, lsl #22
 8009270:	ebb0 5f41 	cmp.w	r0, r1, lsl #21
 8009274:	bf00      	nop
 8009276:	eb42 0202 	adc.w	r2, r2, r2
 800927a:	bf28      	it	cs
 800927c:	eba0 5041 	subcs.w	r0, r0, r1, lsl #21
 8009280:	ebb0 5f01 	cmp.w	r0, r1, lsl #20
 8009284:	bf00      	nop
 8009286:	eb42 0202 	adc.w	r2, r2, r2
 800928a:	bf28      	it	cs
 800928c:	eba0 5001 	subcs.w	r0, r0, r1, lsl #20
 8009290:	ebb0 4fc1 	cmp.w	r0, r1, lsl #19
 8009294:	bf00      	nop
 8009296:	eb42 0202 	adc.w	r2, r2, r2
 800929a:	bf28      	it	cs
 800929c:	eba0 40c1 	subcs.w	r0, r0, r1, lsl #19
 80092a0:	ebb0 4f81 	cmp.w	r0, r1, lsl #18
 80092a4:	bf00      	nop
 80092a6:	eb42 0202 	adc.w	r2, r2, r2
 80092aa:	bf28      	it	cs
 80092ac:	eba0 4081 	subcs.w	r0, r0, r1, lsl #18
 80092b0:	ebb0 4f41 	cmp.w	r0, r1, lsl #17
 80092b4:	bf00      	nop
 80092b6:	eb42 0202 	adc.w	r2, r2, r2
 80092ba:	bf28      	it	cs
 80092bc:	eba0 4041 	subcs.w	r0, r0, r1, lsl #17
 80092c0:	ebb0 4f01 	cmp.w	r0, r1, lsl #16
 80092c4:	bf00      	nop
 80092c6:	eb42 0202 	adc.w	r2, r2, r2
 80092ca:	bf28      	it	cs
 80092cc:	eba0 4001 	subcs.w	r0, r0, r1, lsl #16
 80092d0:	ebb0 3fc1 	cmp.w	r0, r1, lsl #15
 80092d4:	bf00      	nop
 80092d6:	eb42 0202 	adc.w	r2, r2, r2
 80092da:	bf28      	it	cs
 80092dc:	eba0 30c1 	subcs.w	r0, r0, r1, lsl #15
 80092e0:	ebb0 3f81 	cmp.w	r0, r1, lsl #14
 80092e4:	bf00      	nop
 80092e6:	eb42 0202 	adc.w	r2, r2, r2
 80092ea:	bf28      	it	cs
 80092ec:	eba0 3081 	subcs.w	r0, r0, r1, lsl #14
 80092f0:	ebb0 3f41 	cmp.w	r0, r1, lsl #13
 80092f4:	bf00      	nop
 80092f6:	eb42 0202 	adc.w	r2, r2, r2
 80092fa:	bf28      	it	cs
 80092fc:	eba0 3041 	subcs.w	r0, r0, r1, lsl #13
 8009300:	ebb0 3f01 	cmp.w	r0, r1, lsl #12
 8009304:	bf00      	nop
 8009306:	eb42 0202 	adc.w	r2, r2, r2
 800930a:	bf28      	it	cs
 800930c:	eba0 3001 	subcs.w	r0, r0, r1, lsl #12
 8009310:	ebb0 2fc1 	cmp.w	r0, r1, lsl #11
 8009314:	bf00      	nop
 8009316:	eb42 0202 	adc.w	r2, r2, r2
 800931a:	bf28      	it	cs
 800931c:	eba0 20c1 	subcs.w	r0, r0, r1, lsl #11
 8009320:	ebb0 2f81 	cmp.w	r0, r1, lsl #10
 8009324:	bf00      	nop
 8009326:	eb42 0202 	adc.w	r2, r2, r2
 800932a:	bf28      	it	cs
 800932c:	eba0 2081 	subcs.w	r0, r0, r1, lsl #10
 8009330:	ebb0 2f41 	cmp.w	r0, r1, lsl #9
 8009334:	bf00      	nop
 8009336:	eb42 0202 	adc.w	r2, r2, r2
 800933a:	bf28      	it	cs
 800933c:	eba0 2041 	subcs.w	r0, r0, r1, lsl #9
 8009340:	ebb0 2f01 	cmp.w	r0, r1, lsl #8
 8009344:	bf00      	nop
 8009346:	eb42 0202 	adc.w	r2, r2, r2
 800934a:	bf28      	it	cs
 800934c:	eba0 2001 	subcs.w	r0, r0, r1, lsl #8
 8009350:	ebb0 1fc1 	cmp.w	r0, r1, lsl #7
 8009354:	bf00      	nop
 8009356:	eb42 0202 	adc.w	r2, r2, r2
 800935a:	bf28      	it	cs
 800935c:	eba0 10c1 	subcs.w	r0, r0, r1, lsl #7
 8009360:	ebb0 1f81 	cmp.w	r0, r1, lsl #6
 8009364:	bf00      	nop
 8009366:	eb42 0202 	adc.w	r2, r2, r2
 800936a:	bf28      	it	cs
 800936c:	eba0 1081 	subcs.w	r0, r0, r1, lsl #6
 8009370:	ebb0 1f41 	cmp.w	r0, r1, lsl #5
 8009374:	bf00      	nop
 8009376:	eb42 0202 	adc.w	r2, r2, r2
 800937a:	bf28      	it	cs
 800937c:	eba0 1041 	subcs.w	r0, r0, r1, lsl #5
 8009380:	ebb0 1f01 	cmp.w	r0, r1, lsl #4
 8009384:	bf00      	nop
 8009386:	eb42 0202 	adc.w	r2, r2, r2
 800938a:	bf28      	it	cs
 800938c:	eba0 1001 	subcs.w	r0, r0, r1, lsl #4
 8009390:	ebb0 0fc1 	cmp.w	r0, r1, lsl #3
 8009394:	bf00      	nop
 8009396:	eb42 0202 	adc.w	r2, r2, r2
 800939a:	bf28      	it	cs
 800939c:	eba0 00c1 	subcs.w	r0, r0, r1, lsl #3
 80093a0:	ebb0 0f81 	cmp.w	r0, r1, lsl #2
 80093a4:	bf00      	nop
 80093a6:	eb42 0202 	adc.w	r2, r2, r2
 80093aa:	bf28      	it	cs
 80093ac:	eba0 0081 	subcs.w	r0, r0, r1, lsl #2
 80093b0:	ebb0 0f41 	cmp.w	r0, r1, lsl #1
 80093b4:	bf00      	nop
 80093b6:	eb42 0202 	adc.w	r2, r2, r2
 80093ba:	bf28      	it	cs
 80093bc:	eba0 0041 	subcs.w	r0, r0, r1, lsl #1
 80093c0:	ebb0 0f01 	cmp.w	r0, r1
 80093c4:	bf00      	nop
 80093c6:	eb42 0202 	adc.w	r2, r2, r2
 80093ca:	bf28      	it	cs
 80093cc:	eba0 0001 	subcs.w	r0, r0, r1
 80093d0:	4610      	mov	r0, r2
 80093d2:	4770      	bx	lr
 80093d4:	bf0c      	ite	eq
 80093d6:	2001      	moveq	r0, #1
 80093d8:	2000      	movne	r0, #0
 80093da:	4770      	bx	lr
 80093dc:	fab1 f281 	clz	r2, r1
 80093e0:	f1c2 021f 	rsb	r2, r2, #31
 80093e4:	fa20 f002 	lsr.w	r0, r0, r2
 80093e8:	4770      	bx	lr
 80093ea:	b108      	cbz	r0, 80093f0 <__aeabi_uidiv+0x258>
 80093ec:	f04f 30ff 	mov.w	r0, #4294967295
 80093f0:	f000 b80e 	b.w	8009410 <__aeabi_idiv0>

080093f4 <__aeabi_uidivmod>:
 80093f4:	2900      	cmp	r1, #0
 80093f6:	d0f8      	beq.n	80093ea <__aeabi_uidiv+0x252>
 80093f8:	e92d 4003 	stmdb	sp!, {r0, r1, lr}
 80093fc:	f7ff fecc 	bl	8009198 <__aeabi_uidiv>
 8009400:	e8bd 4006 	ldmia.w	sp!, {r1, r2, lr}
 8009404:	fb02 f300 	mul.w	r3, r2, r0
 8009408:	eba1 0103 	sub.w	r1, r1, r3
 800940c:	4770      	bx	lr
 800940e:	bf00      	nop

08009410 <__aeabi_idiv0>:
 8009410:	4770      	bx	lr
 8009412:	bf00      	nop

08009414 <__aeabi_drsub>:
 8009414:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8009418:	e002      	b.n	8009420 <__adddf3>
 800941a:	bf00      	nop

0800941c <__aeabi_dsub>:
 800941c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08009420 <__adddf3>:
 8009420:	b530      	push	{r4, r5, lr}
 8009422:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8009426:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800942a:	ea94 0f05 	teq	r4, r5
 800942e:	bf08      	it	eq
 8009430:	ea90 0f02 	teqeq	r0, r2
 8009434:	bf1f      	itttt	ne
 8009436:	ea54 0c00 	orrsne.w	ip, r4, r0
 800943a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800943e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8009442:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8009446:	f000 80e2 	beq.w	800960e <__adddf3+0x1ee>
 800944a:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800944e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8009452:	bfb8      	it	lt
 8009454:	426d      	neglt	r5, r5
 8009456:	dd0c      	ble.n	8009472 <__adddf3+0x52>
 8009458:	442c      	add	r4, r5
 800945a:	ea80 0202 	eor.w	r2, r0, r2
 800945e:	ea81 0303 	eor.w	r3, r1, r3
 8009462:	ea82 0000 	eor.w	r0, r2, r0
 8009466:	ea83 0101 	eor.w	r1, r3, r1
 800946a:	ea80 0202 	eor.w	r2, r0, r2
 800946e:	ea81 0303 	eor.w	r3, r1, r3
 8009472:	2d36      	cmp	r5, #54	; 0x36
 8009474:	bf88      	it	hi
 8009476:	bd30      	pophi	{r4, r5, pc}
 8009478:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800947c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8009480:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8009484:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8009488:	d002      	beq.n	8009490 <__adddf3+0x70>
 800948a:	4240      	negs	r0, r0
 800948c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8009490:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8009494:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8009498:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800949c:	d002      	beq.n	80094a4 <__adddf3+0x84>
 800949e:	4252      	negs	r2, r2
 80094a0:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80094a4:	ea94 0f05 	teq	r4, r5
 80094a8:	f000 80a7 	beq.w	80095fa <__adddf3+0x1da>
 80094ac:	f1a4 0401 	sub.w	r4, r4, #1
 80094b0:	f1d5 0e20 	rsbs	lr, r5, #32
 80094b4:	db0d      	blt.n	80094d2 <__adddf3+0xb2>
 80094b6:	fa02 fc0e 	lsl.w	ip, r2, lr
 80094ba:	fa22 f205 	lsr.w	r2, r2, r5
 80094be:	1880      	adds	r0, r0, r2
 80094c0:	f141 0100 	adc.w	r1, r1, #0
 80094c4:	fa03 f20e 	lsl.w	r2, r3, lr
 80094c8:	1880      	adds	r0, r0, r2
 80094ca:	fa43 f305 	asr.w	r3, r3, r5
 80094ce:	4159      	adcs	r1, r3
 80094d0:	e00e      	b.n	80094f0 <__adddf3+0xd0>
 80094d2:	f1a5 0520 	sub.w	r5, r5, #32
 80094d6:	f10e 0e20 	add.w	lr, lr, #32
 80094da:	2a01      	cmp	r2, #1
 80094dc:	fa03 fc0e 	lsl.w	ip, r3, lr
 80094e0:	bf28      	it	cs
 80094e2:	f04c 0c02 	orrcs.w	ip, ip, #2
 80094e6:	fa43 f305 	asr.w	r3, r3, r5
 80094ea:	18c0      	adds	r0, r0, r3
 80094ec:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80094f0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80094f4:	d507      	bpl.n	8009506 <__adddf3+0xe6>
 80094f6:	f04f 0e00 	mov.w	lr, #0
 80094fa:	f1dc 0c00 	rsbs	ip, ip, #0
 80094fe:	eb7e 0000 	sbcs.w	r0, lr, r0
 8009502:	eb6e 0101 	sbc.w	r1, lr, r1
 8009506:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800950a:	d31b      	bcc.n	8009544 <__adddf3+0x124>
 800950c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8009510:	d30c      	bcc.n	800952c <__adddf3+0x10c>
 8009512:	0849      	lsrs	r1, r1, #1
 8009514:	ea5f 0030 	movs.w	r0, r0, rrx
 8009518:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800951c:	f104 0401 	add.w	r4, r4, #1
 8009520:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8009524:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8009528:	f080 809a 	bcs.w	8009660 <__adddf3+0x240>
 800952c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8009530:	bf08      	it	eq
 8009532:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8009536:	f150 0000 	adcs.w	r0, r0, #0
 800953a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800953e:	ea41 0105 	orr.w	r1, r1, r5
 8009542:	bd30      	pop	{r4, r5, pc}
 8009544:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8009548:	4140      	adcs	r0, r0
 800954a:	eb41 0101 	adc.w	r1, r1, r1
 800954e:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8009552:	f1a4 0401 	sub.w	r4, r4, #1
 8009556:	d1e9      	bne.n	800952c <__adddf3+0x10c>
 8009558:	f091 0f00 	teq	r1, #0
 800955c:	bf04      	itt	eq
 800955e:	4601      	moveq	r1, r0
 8009560:	2000      	moveq	r0, #0
 8009562:	fab1 f381 	clz	r3, r1
 8009566:	bf08      	it	eq
 8009568:	3320      	addeq	r3, #32
 800956a:	f1a3 030b 	sub.w	r3, r3, #11
 800956e:	f1b3 0220 	subs.w	r2, r3, #32
 8009572:	da0c      	bge.n	800958e <__adddf3+0x16e>
 8009574:	320c      	adds	r2, #12
 8009576:	dd08      	ble.n	800958a <__adddf3+0x16a>
 8009578:	f102 0c14 	add.w	ip, r2, #20
 800957c:	f1c2 020c 	rsb	r2, r2, #12
 8009580:	fa01 f00c 	lsl.w	r0, r1, ip
 8009584:	fa21 f102 	lsr.w	r1, r1, r2
 8009588:	e00c      	b.n	80095a4 <__adddf3+0x184>
 800958a:	f102 0214 	add.w	r2, r2, #20
 800958e:	bfd8      	it	le
 8009590:	f1c2 0c20 	rsble	ip, r2, #32
 8009594:	fa01 f102 	lsl.w	r1, r1, r2
 8009598:	fa20 fc0c 	lsr.w	ip, r0, ip
 800959c:	bfdc      	itt	le
 800959e:	ea41 010c 	orrle.w	r1, r1, ip
 80095a2:	4090      	lslle	r0, r2
 80095a4:	1ae4      	subs	r4, r4, r3
 80095a6:	bfa2      	ittt	ge
 80095a8:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80095ac:	4329      	orrge	r1, r5
 80095ae:	bd30      	popge	{r4, r5, pc}
 80095b0:	ea6f 0404 	mvn.w	r4, r4
 80095b4:	3c1f      	subs	r4, #31
 80095b6:	da1c      	bge.n	80095f2 <__adddf3+0x1d2>
 80095b8:	340c      	adds	r4, #12
 80095ba:	dc0e      	bgt.n	80095da <__adddf3+0x1ba>
 80095bc:	f104 0414 	add.w	r4, r4, #20
 80095c0:	f1c4 0220 	rsb	r2, r4, #32
 80095c4:	fa20 f004 	lsr.w	r0, r0, r4
 80095c8:	fa01 f302 	lsl.w	r3, r1, r2
 80095cc:	ea40 0003 	orr.w	r0, r0, r3
 80095d0:	fa21 f304 	lsr.w	r3, r1, r4
 80095d4:	ea45 0103 	orr.w	r1, r5, r3
 80095d8:	bd30      	pop	{r4, r5, pc}
 80095da:	f1c4 040c 	rsb	r4, r4, #12
 80095de:	f1c4 0220 	rsb	r2, r4, #32
 80095e2:	fa20 f002 	lsr.w	r0, r0, r2
 80095e6:	fa01 f304 	lsl.w	r3, r1, r4
 80095ea:	ea40 0003 	orr.w	r0, r0, r3
 80095ee:	4629      	mov	r1, r5
 80095f0:	bd30      	pop	{r4, r5, pc}
 80095f2:	fa21 f004 	lsr.w	r0, r1, r4
 80095f6:	4629      	mov	r1, r5
 80095f8:	bd30      	pop	{r4, r5, pc}
 80095fa:	f094 0f00 	teq	r4, #0
 80095fe:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8009602:	bf06      	itte	eq
 8009604:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8009608:	3401      	addeq	r4, #1
 800960a:	3d01      	subne	r5, #1
 800960c:	e74e      	b.n	80094ac <__adddf3+0x8c>
 800960e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8009612:	bf18      	it	ne
 8009614:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8009618:	d029      	beq.n	800966e <__adddf3+0x24e>
 800961a:	ea94 0f05 	teq	r4, r5
 800961e:	bf08      	it	eq
 8009620:	ea90 0f02 	teqeq	r0, r2
 8009624:	d005      	beq.n	8009632 <__adddf3+0x212>
 8009626:	ea54 0c00 	orrs.w	ip, r4, r0
 800962a:	bf04      	itt	eq
 800962c:	4619      	moveq	r1, r3
 800962e:	4610      	moveq	r0, r2
 8009630:	bd30      	pop	{r4, r5, pc}
 8009632:	ea91 0f03 	teq	r1, r3
 8009636:	bf1e      	ittt	ne
 8009638:	2100      	movne	r1, #0
 800963a:	2000      	movne	r0, #0
 800963c:	bd30      	popne	{r4, r5, pc}
 800963e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8009642:	d105      	bne.n	8009650 <__adddf3+0x230>
 8009644:	0040      	lsls	r0, r0, #1
 8009646:	4149      	adcs	r1, r1
 8009648:	bf28      	it	cs
 800964a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800964e:	bd30      	pop	{r4, r5, pc}
 8009650:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8009654:	bf3c      	itt	cc
 8009656:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800965a:	bd30      	popcc	{r4, r5, pc}
 800965c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8009660:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8009664:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8009668:	f04f 0000 	mov.w	r0, #0
 800966c:	bd30      	pop	{r4, r5, pc}
 800966e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8009672:	bf1a      	itte	ne
 8009674:	4619      	movne	r1, r3
 8009676:	4610      	movne	r0, r2
 8009678:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800967c:	bf1c      	itt	ne
 800967e:	460b      	movne	r3, r1
 8009680:	4602      	movne	r2, r0
 8009682:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8009686:	bf06      	itte	eq
 8009688:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800968c:	ea91 0f03 	teqeq	r1, r3
 8009690:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8009694:	bd30      	pop	{r4, r5, pc}
 8009696:	bf00      	nop

08009698 <__aeabi_ui2d>:
 8009698:	f090 0f00 	teq	r0, #0
 800969c:	bf04      	itt	eq
 800969e:	2100      	moveq	r1, #0
 80096a0:	4770      	bxeq	lr
 80096a2:	b530      	push	{r4, r5, lr}
 80096a4:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80096a8:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80096ac:	f04f 0500 	mov.w	r5, #0
 80096b0:	f04f 0100 	mov.w	r1, #0
 80096b4:	e750      	b.n	8009558 <__adddf3+0x138>
 80096b6:	bf00      	nop

080096b8 <__aeabi_i2d>:
 80096b8:	f090 0f00 	teq	r0, #0
 80096bc:	bf04      	itt	eq
 80096be:	2100      	moveq	r1, #0
 80096c0:	4770      	bxeq	lr
 80096c2:	b530      	push	{r4, r5, lr}
 80096c4:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80096c8:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80096cc:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80096d0:	bf48      	it	mi
 80096d2:	4240      	negmi	r0, r0
 80096d4:	f04f 0100 	mov.w	r1, #0
 80096d8:	e73e      	b.n	8009558 <__adddf3+0x138>
 80096da:	bf00      	nop

080096dc <__aeabi_f2d>:
 80096dc:	0042      	lsls	r2, r0, #1
 80096de:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80096e2:	ea4f 0131 	mov.w	r1, r1, rrx
 80096e6:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80096ea:	bf1f      	itttt	ne
 80096ec:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80096f0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80096f4:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80096f8:	4770      	bxne	lr
 80096fa:	f092 0f00 	teq	r2, #0
 80096fe:	bf14      	ite	ne
 8009700:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8009704:	4770      	bxeq	lr
 8009706:	b530      	push	{r4, r5, lr}
 8009708:	f44f 7460 	mov.w	r4, #896	; 0x380
 800970c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8009710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8009714:	e720      	b.n	8009558 <__adddf3+0x138>
 8009716:	bf00      	nop

08009718 <__aeabi_ul2d>:
 8009718:	ea50 0201 	orrs.w	r2, r0, r1
 800971c:	bf08      	it	eq
 800971e:	4770      	bxeq	lr
 8009720:	b530      	push	{r4, r5, lr}
 8009722:	f04f 0500 	mov.w	r5, #0
 8009726:	e00a      	b.n	800973e <__aeabi_l2d+0x16>

08009728 <__aeabi_l2d>:
 8009728:	ea50 0201 	orrs.w	r2, r0, r1
 800972c:	bf08      	it	eq
 800972e:	4770      	bxeq	lr
 8009730:	b530      	push	{r4, r5, lr}
 8009732:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8009736:	d502      	bpl.n	800973e <__aeabi_l2d+0x16>
 8009738:	4240      	negs	r0, r0
 800973a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800973e:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8009742:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8009746:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800974a:	f43f aedc 	beq.w	8009506 <__adddf3+0xe6>
 800974e:	f04f 0203 	mov.w	r2, #3
 8009752:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8009756:	bf18      	it	ne
 8009758:	3203      	addne	r2, #3
 800975a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800975e:	bf18      	it	ne
 8009760:	3203      	addne	r2, #3
 8009762:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8009766:	f1c2 0320 	rsb	r3, r2, #32
 800976a:	fa00 fc03 	lsl.w	ip, r0, r3
 800976e:	fa20 f002 	lsr.w	r0, r0, r2
 8009772:	fa01 fe03 	lsl.w	lr, r1, r3
 8009776:	ea40 000e 	orr.w	r0, r0, lr
 800977a:	fa21 f102 	lsr.w	r1, r1, r2
 800977e:	4414      	add	r4, r2
 8009780:	e6c1      	b.n	8009506 <__adddf3+0xe6>
 8009782:	bf00      	nop

08009784 <__aeabi_dmul>:
 8009784:	b570      	push	{r4, r5, r6, lr}
 8009786:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800978a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800978e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8009792:	bf1d      	ittte	ne
 8009794:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8009798:	ea94 0f0c 	teqne	r4, ip
 800979c:	ea95 0f0c 	teqne	r5, ip
 80097a0:	f000 f8de 	bleq	8009960 <__aeabi_dmul+0x1dc>
 80097a4:	442c      	add	r4, r5
 80097a6:	ea81 0603 	eor.w	r6, r1, r3
 80097aa:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80097ae:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80097b2:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80097b6:	bf18      	it	ne
 80097b8:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80097bc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80097c0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80097c4:	d038      	beq.n	8009838 <__aeabi_dmul+0xb4>
 80097c6:	fba0 ce02 	umull	ip, lr, r0, r2
 80097ca:	f04f 0500 	mov.w	r5, #0
 80097ce:	fbe1 e502 	umlal	lr, r5, r1, r2
 80097d2:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80097d6:	fbe0 e503 	umlal	lr, r5, r0, r3
 80097da:	f04f 0600 	mov.w	r6, #0
 80097de:	fbe1 5603 	umlal	r5, r6, r1, r3
 80097e2:	f09c 0f00 	teq	ip, #0
 80097e6:	bf18      	it	ne
 80097e8:	f04e 0e01 	orrne.w	lr, lr, #1
 80097ec:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80097f0:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80097f4:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80097f8:	d204      	bcs.n	8009804 <__aeabi_dmul+0x80>
 80097fa:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80097fe:	416d      	adcs	r5, r5
 8009800:	eb46 0606 	adc.w	r6, r6, r6
 8009804:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8009808:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 800980c:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8009810:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8009814:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8009818:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800981c:	bf88      	it	hi
 800981e:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8009822:	d81e      	bhi.n	8009862 <__aeabi_dmul+0xde>
 8009824:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8009828:	bf08      	it	eq
 800982a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800982e:	f150 0000 	adcs.w	r0, r0, #0
 8009832:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8009836:	bd70      	pop	{r4, r5, r6, pc}
 8009838:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 800983c:	ea46 0101 	orr.w	r1, r6, r1
 8009840:	ea40 0002 	orr.w	r0, r0, r2
 8009844:	ea81 0103 	eor.w	r1, r1, r3
 8009848:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 800984c:	bfc2      	ittt	gt
 800984e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8009852:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8009856:	bd70      	popgt	{r4, r5, r6, pc}
 8009858:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800985c:	f04f 0e00 	mov.w	lr, #0
 8009860:	3c01      	subs	r4, #1
 8009862:	f300 80ab 	bgt.w	80099bc <__aeabi_dmul+0x238>
 8009866:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800986a:	bfde      	ittt	le
 800986c:	2000      	movle	r0, #0
 800986e:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8009872:	bd70      	pople	{r4, r5, r6, pc}
 8009874:	f1c4 0400 	rsb	r4, r4, #0
 8009878:	3c20      	subs	r4, #32
 800987a:	da35      	bge.n	80098e8 <__aeabi_dmul+0x164>
 800987c:	340c      	adds	r4, #12
 800987e:	dc1b      	bgt.n	80098b8 <__aeabi_dmul+0x134>
 8009880:	f104 0414 	add.w	r4, r4, #20
 8009884:	f1c4 0520 	rsb	r5, r4, #32
 8009888:	fa00 f305 	lsl.w	r3, r0, r5
 800988c:	fa20 f004 	lsr.w	r0, r0, r4
 8009890:	fa01 f205 	lsl.w	r2, r1, r5
 8009894:	ea40 0002 	orr.w	r0, r0, r2
 8009898:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 800989c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80098a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80098a4:	fa21 f604 	lsr.w	r6, r1, r4
 80098a8:	eb42 0106 	adc.w	r1, r2, r6
 80098ac:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80098b0:	bf08      	it	eq
 80098b2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80098b6:	bd70      	pop	{r4, r5, r6, pc}
 80098b8:	f1c4 040c 	rsb	r4, r4, #12
 80098bc:	f1c4 0520 	rsb	r5, r4, #32
 80098c0:	fa00 f304 	lsl.w	r3, r0, r4
 80098c4:	fa20 f005 	lsr.w	r0, r0, r5
 80098c8:	fa01 f204 	lsl.w	r2, r1, r4
 80098cc:	ea40 0002 	orr.w	r0, r0, r2
 80098d0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80098d4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80098d8:	f141 0100 	adc.w	r1, r1, #0
 80098dc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80098e0:	bf08      	it	eq
 80098e2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80098e6:	bd70      	pop	{r4, r5, r6, pc}
 80098e8:	f1c4 0520 	rsb	r5, r4, #32
 80098ec:	fa00 f205 	lsl.w	r2, r0, r5
 80098f0:	ea4e 0e02 	orr.w	lr, lr, r2
 80098f4:	fa20 f304 	lsr.w	r3, r0, r4
 80098f8:	fa01 f205 	lsl.w	r2, r1, r5
 80098fc:	ea43 0302 	orr.w	r3, r3, r2
 8009900:	fa21 f004 	lsr.w	r0, r1, r4
 8009904:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8009908:	fa21 f204 	lsr.w	r2, r1, r4
 800990c:	ea20 0002 	bic.w	r0, r0, r2
 8009910:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8009914:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8009918:	bf08      	it	eq
 800991a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800991e:	bd70      	pop	{r4, r5, r6, pc}
 8009920:	f094 0f00 	teq	r4, #0
 8009924:	d10f      	bne.n	8009946 <__aeabi_dmul+0x1c2>
 8009926:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800992a:	0040      	lsls	r0, r0, #1
 800992c:	eb41 0101 	adc.w	r1, r1, r1
 8009930:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8009934:	bf08      	it	eq
 8009936:	3c01      	subeq	r4, #1
 8009938:	d0f7      	beq.n	800992a <__aeabi_dmul+0x1a6>
 800993a:	ea41 0106 	orr.w	r1, r1, r6
 800993e:	f095 0f00 	teq	r5, #0
 8009942:	bf18      	it	ne
 8009944:	4770      	bxne	lr
 8009946:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800994a:	0052      	lsls	r2, r2, #1
 800994c:	eb43 0303 	adc.w	r3, r3, r3
 8009950:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8009954:	bf08      	it	eq
 8009956:	3d01      	subeq	r5, #1
 8009958:	d0f7      	beq.n	800994a <__aeabi_dmul+0x1c6>
 800995a:	ea43 0306 	orr.w	r3, r3, r6
 800995e:	4770      	bx	lr
 8009960:	ea94 0f0c 	teq	r4, ip
 8009964:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8009968:	bf18      	it	ne
 800996a:	ea95 0f0c 	teqne	r5, ip
 800996e:	d00c      	beq.n	800998a <__aeabi_dmul+0x206>
 8009970:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8009974:	bf18      	it	ne
 8009976:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800997a:	d1d1      	bne.n	8009920 <__aeabi_dmul+0x19c>
 800997c:	ea81 0103 	eor.w	r1, r1, r3
 8009980:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8009984:	f04f 0000 	mov.w	r0, #0
 8009988:	bd70      	pop	{r4, r5, r6, pc}
 800998a:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800998e:	bf06      	itte	eq
 8009990:	4610      	moveq	r0, r2
 8009992:	4619      	moveq	r1, r3
 8009994:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8009998:	d019      	beq.n	80099ce <__aeabi_dmul+0x24a>
 800999a:	ea94 0f0c 	teq	r4, ip
 800999e:	d102      	bne.n	80099a6 <__aeabi_dmul+0x222>
 80099a0:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80099a4:	d113      	bne.n	80099ce <__aeabi_dmul+0x24a>
 80099a6:	ea95 0f0c 	teq	r5, ip
 80099aa:	d105      	bne.n	80099b8 <__aeabi_dmul+0x234>
 80099ac:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80099b0:	bf1c      	itt	ne
 80099b2:	4610      	movne	r0, r2
 80099b4:	4619      	movne	r1, r3
 80099b6:	d10a      	bne.n	80099ce <__aeabi_dmul+0x24a>
 80099b8:	ea81 0103 	eor.w	r1, r1, r3
 80099bc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80099c0:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80099c4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80099c8:	f04f 0000 	mov.w	r0, #0
 80099cc:	bd70      	pop	{r4, r5, r6, pc}
 80099ce:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80099d2:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80099d6:	bd70      	pop	{r4, r5, r6, pc}

080099d8 <__aeabi_ddiv>:
 80099d8:	b570      	push	{r4, r5, r6, lr}
 80099da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80099de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80099e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80099e6:	bf1d      	ittte	ne
 80099e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80099ec:	ea94 0f0c 	teqne	r4, ip
 80099f0:	ea95 0f0c 	teqne	r5, ip
 80099f4:	f000 f8a7 	bleq	8009b46 <__aeabi_ddiv+0x16e>
 80099f8:	eba4 0405 	sub.w	r4, r4, r5
 80099fc:	ea81 0e03 	eor.w	lr, r1, r3
 8009a00:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8009a04:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8009a08:	f000 8088 	beq.w	8009b1c <__aeabi_ddiv+0x144>
 8009a0c:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8009a10:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8009a14:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8009a18:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8009a1c:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8009a20:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8009a24:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8009a28:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8009a2c:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8009a30:	429d      	cmp	r5, r3
 8009a32:	bf08      	it	eq
 8009a34:	4296      	cmpeq	r6, r2
 8009a36:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8009a3a:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8009a3e:	d202      	bcs.n	8009a46 <__aeabi_ddiv+0x6e>
 8009a40:	085b      	lsrs	r3, r3, #1
 8009a42:	ea4f 0232 	mov.w	r2, r2, rrx
 8009a46:	1ab6      	subs	r6, r6, r2
 8009a48:	eb65 0503 	sbc.w	r5, r5, r3
 8009a4c:	085b      	lsrs	r3, r3, #1
 8009a4e:	ea4f 0232 	mov.w	r2, r2, rrx
 8009a52:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8009a56:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8009a5a:	ebb6 0e02 	subs.w	lr, r6, r2
 8009a5e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8009a62:	bf22      	ittt	cs
 8009a64:	1ab6      	subcs	r6, r6, r2
 8009a66:	4675      	movcs	r5, lr
 8009a68:	ea40 000c 	orrcs.w	r0, r0, ip
 8009a6c:	085b      	lsrs	r3, r3, #1
 8009a6e:	ea4f 0232 	mov.w	r2, r2, rrx
 8009a72:	ebb6 0e02 	subs.w	lr, r6, r2
 8009a76:	eb75 0e03 	sbcs.w	lr, r5, r3
 8009a7a:	bf22      	ittt	cs
 8009a7c:	1ab6      	subcs	r6, r6, r2
 8009a7e:	4675      	movcs	r5, lr
 8009a80:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8009a84:	085b      	lsrs	r3, r3, #1
 8009a86:	ea4f 0232 	mov.w	r2, r2, rrx
 8009a8a:	ebb6 0e02 	subs.w	lr, r6, r2
 8009a8e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8009a92:	bf22      	ittt	cs
 8009a94:	1ab6      	subcs	r6, r6, r2
 8009a96:	4675      	movcs	r5, lr
 8009a98:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8009a9c:	085b      	lsrs	r3, r3, #1
 8009a9e:	ea4f 0232 	mov.w	r2, r2, rrx
 8009aa2:	ebb6 0e02 	subs.w	lr, r6, r2
 8009aa6:	eb75 0e03 	sbcs.w	lr, r5, r3
 8009aaa:	bf22      	ittt	cs
 8009aac:	1ab6      	subcs	r6, r6, r2
 8009aae:	4675      	movcs	r5, lr
 8009ab0:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8009ab4:	ea55 0e06 	orrs.w	lr, r5, r6
 8009ab8:	d018      	beq.n	8009aec <__aeabi_ddiv+0x114>
 8009aba:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8009abe:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8009ac2:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8009ac6:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8009aca:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8009ace:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8009ad2:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8009ad6:	d1c0      	bne.n	8009a5a <__aeabi_ddiv+0x82>
 8009ad8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8009adc:	d10b      	bne.n	8009af6 <__aeabi_ddiv+0x11e>
 8009ade:	ea41 0100 	orr.w	r1, r1, r0
 8009ae2:	f04f 0000 	mov.w	r0, #0
 8009ae6:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8009aea:	e7b6      	b.n	8009a5a <__aeabi_ddiv+0x82>
 8009aec:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8009af0:	bf04      	itt	eq
 8009af2:	4301      	orreq	r1, r0
 8009af4:	2000      	moveq	r0, #0
 8009af6:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8009afa:	bf88      	it	hi
 8009afc:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8009b00:	f63f aeaf 	bhi.w	8009862 <__aeabi_dmul+0xde>
 8009b04:	ebb5 0c03 	subs.w	ip, r5, r3
 8009b08:	bf04      	itt	eq
 8009b0a:	ebb6 0c02 	subseq.w	ip, r6, r2
 8009b0e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8009b12:	f150 0000 	adcs.w	r0, r0, #0
 8009b16:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8009b1a:	bd70      	pop	{r4, r5, r6, pc}
 8009b1c:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8009b20:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8009b24:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8009b28:	bfc2      	ittt	gt
 8009b2a:	ebd4 050c 	rsbsgt	r5, r4, ip
 8009b2e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8009b32:	bd70      	popgt	{r4, r5, r6, pc}
 8009b34:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8009b38:	f04f 0e00 	mov.w	lr, #0
 8009b3c:	3c01      	subs	r4, #1
 8009b3e:	e690      	b.n	8009862 <__aeabi_dmul+0xde>
 8009b40:	ea45 0e06 	orr.w	lr, r5, r6
 8009b44:	e68d      	b.n	8009862 <__aeabi_dmul+0xde>
 8009b46:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8009b4a:	ea94 0f0c 	teq	r4, ip
 8009b4e:	bf08      	it	eq
 8009b50:	ea95 0f0c 	teqeq	r5, ip
 8009b54:	f43f af3b 	beq.w	80099ce <__aeabi_dmul+0x24a>
 8009b58:	ea94 0f0c 	teq	r4, ip
 8009b5c:	d10a      	bne.n	8009b74 <__aeabi_ddiv+0x19c>
 8009b5e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8009b62:	f47f af34 	bne.w	80099ce <__aeabi_dmul+0x24a>
 8009b66:	ea95 0f0c 	teq	r5, ip
 8009b6a:	f47f af25 	bne.w	80099b8 <__aeabi_dmul+0x234>
 8009b6e:	4610      	mov	r0, r2
 8009b70:	4619      	mov	r1, r3
 8009b72:	e72c      	b.n	80099ce <__aeabi_dmul+0x24a>
 8009b74:	ea95 0f0c 	teq	r5, ip
 8009b78:	d106      	bne.n	8009b88 <__aeabi_ddiv+0x1b0>
 8009b7a:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8009b7e:	f43f aefd 	beq.w	800997c <__aeabi_dmul+0x1f8>
 8009b82:	4610      	mov	r0, r2
 8009b84:	4619      	mov	r1, r3
 8009b86:	e722      	b.n	80099ce <__aeabi_dmul+0x24a>
 8009b88:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8009b8c:	bf18      	it	ne
 8009b8e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8009b92:	f47f aec5 	bne.w	8009920 <__aeabi_dmul+0x19c>
 8009b96:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8009b9a:	f47f af0d 	bne.w	80099b8 <__aeabi_dmul+0x234>
 8009b9e:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8009ba2:	f47f aeeb 	bne.w	800997c <__aeabi_dmul+0x1f8>
 8009ba6:	e712      	b.n	80099ce <__aeabi_dmul+0x24a>

08009ba8 <__gedf2>:
 8009ba8:	f04f 3cff 	mov.w	ip, #4294967295
 8009bac:	e006      	b.n	8009bbc <__cmpdf2+0x4>
 8009bae:	bf00      	nop

08009bb0 <__ledf2>:
 8009bb0:	f04f 0c01 	mov.w	ip, #1
 8009bb4:	e002      	b.n	8009bbc <__cmpdf2+0x4>
 8009bb6:	bf00      	nop

08009bb8 <__cmpdf2>:
 8009bb8:	f04f 0c01 	mov.w	ip, #1
 8009bbc:	f84d cd04 	str.w	ip, [sp, #-4]!
 8009bc0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8009bc4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8009bc8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8009bcc:	bf18      	it	ne
 8009bce:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8009bd2:	d01b      	beq.n	8009c0c <__cmpdf2+0x54>
 8009bd4:	b001      	add	sp, #4
 8009bd6:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8009bda:	bf0c      	ite	eq
 8009bdc:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8009be0:	ea91 0f03 	teqne	r1, r3
 8009be4:	bf02      	ittt	eq
 8009be6:	ea90 0f02 	teqeq	r0, r2
 8009bea:	2000      	moveq	r0, #0
 8009bec:	4770      	bxeq	lr
 8009bee:	f110 0f00 	cmn.w	r0, #0
 8009bf2:	ea91 0f03 	teq	r1, r3
 8009bf6:	bf58      	it	pl
 8009bf8:	4299      	cmppl	r1, r3
 8009bfa:	bf08      	it	eq
 8009bfc:	4290      	cmpeq	r0, r2
 8009bfe:	bf2c      	ite	cs
 8009c00:	17d8      	asrcs	r0, r3, #31
 8009c02:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8009c06:	f040 0001 	orr.w	r0, r0, #1
 8009c0a:	4770      	bx	lr
 8009c0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8009c10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8009c14:	d102      	bne.n	8009c1c <__cmpdf2+0x64>
 8009c16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8009c1a:	d107      	bne.n	8009c2c <__cmpdf2+0x74>
 8009c1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8009c20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8009c24:	d1d6      	bne.n	8009bd4 <__cmpdf2+0x1c>
 8009c26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8009c2a:	d0d3      	beq.n	8009bd4 <__cmpdf2+0x1c>
 8009c2c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8009c30:	4770      	bx	lr
 8009c32:	bf00      	nop

08009c34 <__aeabi_cdrcmple>:
 8009c34:	4684      	mov	ip, r0
 8009c36:	4610      	mov	r0, r2
 8009c38:	4662      	mov	r2, ip
 8009c3a:	468c      	mov	ip, r1
 8009c3c:	4619      	mov	r1, r3
 8009c3e:	4663      	mov	r3, ip
 8009c40:	e000      	b.n	8009c44 <__aeabi_cdcmpeq>
 8009c42:	bf00      	nop

08009c44 <__aeabi_cdcmpeq>:
 8009c44:	b501      	push	{r0, lr}
 8009c46:	f7ff ffb7 	bl	8009bb8 <__cmpdf2>
 8009c4a:	2800      	cmp	r0, #0
 8009c4c:	bf48      	it	mi
 8009c4e:	f110 0f00 	cmnmi.w	r0, #0
 8009c52:	bd01      	pop	{r0, pc}

08009c54 <__aeabi_dcmpeq>:
 8009c54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8009c58:	f7ff fff4 	bl	8009c44 <__aeabi_cdcmpeq>
 8009c5c:	bf0c      	ite	eq
 8009c5e:	2001      	moveq	r0, #1
 8009c60:	2000      	movne	r0, #0
 8009c62:	f85d fb08 	ldr.w	pc, [sp], #8
 8009c66:	bf00      	nop

08009c68 <__aeabi_dcmplt>:
 8009c68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8009c6c:	f7ff ffea 	bl	8009c44 <__aeabi_cdcmpeq>
 8009c70:	bf34      	ite	cc
 8009c72:	2001      	movcc	r0, #1
 8009c74:	2000      	movcs	r0, #0
 8009c76:	f85d fb08 	ldr.w	pc, [sp], #8
 8009c7a:	bf00      	nop

08009c7c <__aeabi_dcmple>:
 8009c7c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8009c80:	f7ff ffe0 	bl	8009c44 <__aeabi_cdcmpeq>
 8009c84:	bf94      	ite	ls
 8009c86:	2001      	movls	r0, #1
 8009c88:	2000      	movhi	r0, #0
 8009c8a:	f85d fb08 	ldr.w	pc, [sp], #8
 8009c8e:	bf00      	nop

08009c90 <__aeabi_dcmpge>:
 8009c90:	f84d ed08 	str.w	lr, [sp, #-8]!
 8009c94:	f7ff ffce 	bl	8009c34 <__aeabi_cdrcmple>
 8009c98:	bf94      	ite	ls
 8009c9a:	2001      	movls	r0, #1
 8009c9c:	2000      	movhi	r0, #0
 8009c9e:	f85d fb08 	ldr.w	pc, [sp], #8
 8009ca2:	bf00      	nop

08009ca4 <__aeabi_dcmpgt>:
 8009ca4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8009ca8:	f7ff ffc4 	bl	8009c34 <__aeabi_cdrcmple>
 8009cac:	bf34      	ite	cc
 8009cae:	2001      	movcc	r0, #1
 8009cb0:	2000      	movcs	r0, #0
 8009cb2:	f85d fb08 	ldr.w	pc, [sp], #8
 8009cb6:	bf00      	nop

08009cb8 <__aeabi_d2iz>:
 8009cb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8009cbc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8009cc0:	d215      	bcs.n	8009cee <__aeabi_d2iz+0x36>
 8009cc2:	d511      	bpl.n	8009ce8 <__aeabi_d2iz+0x30>
 8009cc4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8009cc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8009ccc:	d912      	bls.n	8009cf4 <__aeabi_d2iz+0x3c>
 8009cce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8009cd2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8009cd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8009cda:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8009cde:	fa23 f002 	lsr.w	r0, r3, r2
 8009ce2:	bf18      	it	ne
 8009ce4:	4240      	negne	r0, r0
 8009ce6:	4770      	bx	lr
 8009ce8:	f04f 0000 	mov.w	r0, #0
 8009cec:	4770      	bx	lr
 8009cee:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8009cf2:	d105      	bne.n	8009d00 <__aeabi_d2iz+0x48>
 8009cf4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8009cf8:	bf08      	it	eq
 8009cfa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8009cfe:	4770      	bx	lr
 8009d00:	f04f 0000 	mov.w	r0, #0
 8009d04:	4770      	bx	lr
 8009d06:	bf00      	nop

08009d08 <__aeabi_d2uiz>:
 8009d08:	004a      	lsls	r2, r1, #1
 8009d0a:	d211      	bcs.n	8009d30 <__aeabi_d2uiz+0x28>
 8009d0c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8009d10:	d211      	bcs.n	8009d36 <__aeabi_d2uiz+0x2e>
 8009d12:	d50d      	bpl.n	8009d30 <__aeabi_d2uiz+0x28>
 8009d14:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8009d18:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8009d1c:	d40e      	bmi.n	8009d3c <__aeabi_d2uiz+0x34>
 8009d1e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8009d22:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8009d26:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8009d2a:	fa23 f002 	lsr.w	r0, r3, r2
 8009d2e:	4770      	bx	lr
 8009d30:	f04f 0000 	mov.w	r0, #0
 8009d34:	4770      	bx	lr
 8009d36:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8009d3a:	d102      	bne.n	8009d42 <__aeabi_d2uiz+0x3a>
 8009d3c:	f04f 30ff 	mov.w	r0, #4294967295
 8009d40:	4770      	bx	lr
 8009d42:	f04f 0000 	mov.w	r0, #0
 8009d46:	4770      	bx	lr

08009d48 <__aeabi_uldivmod>:
 8009d48:	b94b      	cbnz	r3, 8009d5e <__aeabi_uldivmod+0x16>
 8009d4a:	b942      	cbnz	r2, 8009d5e <__aeabi_uldivmod+0x16>
 8009d4c:	2900      	cmp	r1, #0
 8009d4e:	bf08      	it	eq
 8009d50:	2800      	cmpeq	r0, #0
 8009d52:	d002      	beq.n	8009d5a <__aeabi_uldivmod+0x12>
 8009d54:	f04f 31ff 	mov.w	r1, #4294967295
 8009d58:	4608      	mov	r0, r1
 8009d5a:	f7ff bb59 	b.w	8009410 <__aeabi_idiv0>
 8009d5e:	b082      	sub	sp, #8
 8009d60:	46ec      	mov	ip, sp
 8009d62:	e92d 5000 	stmdb	sp!, {ip, lr}
 8009d66:	f000 f81d 	bl	8009da4 <__gnu_uldivmod_helper>
 8009d6a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8009d6e:	b002      	add	sp, #8
 8009d70:	bc0c      	pop	{r2, r3}
 8009d72:	4770      	bx	lr

08009d74 <__gnu_ldivmod_helper>:
 8009d74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009d78:	4617      	mov	r7, r2
 8009d7a:	4680      	mov	r8, r0
 8009d7c:	4689      	mov	r9, r1
 8009d7e:	469a      	mov	sl, r3
 8009d80:	9e08      	ldr	r6, [sp, #32]
 8009d82:	f000 f827 	bl	8009dd4 <__divdi3>
 8009d86:	fba7 4500 	umull	r4, r5, r7, r0
 8009d8a:	fb07 f701 	mul.w	r7, r7, r1
 8009d8e:	fb00 720a 	mla	r2, r0, sl, r7
 8009d92:	4415      	add	r5, r2
 8009d94:	ebb8 0404 	subs.w	r4, r8, r4
 8009d98:	eb69 0505 	sbc.w	r5, r9, r5
 8009d9c:	e9c6 4500 	strd	r4, r5, [r6]
 8009da0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08009da4 <__gnu_uldivmod_helper>:
 8009da4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009da8:	4617      	mov	r7, r2
 8009daa:	4680      	mov	r8, r0
 8009dac:	4689      	mov	r9, r1
 8009dae:	461d      	mov	r5, r3
 8009db0:	9e08      	ldr	r6, [sp, #32]
 8009db2:	f000 f9b9 	bl	800a128 <__udivdi3>
 8009db6:	fb00 f305 	mul.w	r3, r0, r5
 8009dba:	fba0 4507 	umull	r4, r5, r0, r7
 8009dbe:	fb07 3701 	mla	r7, r7, r1, r3
 8009dc2:	443d      	add	r5, r7
 8009dc4:	ebb8 0404 	subs.w	r4, r8, r4
 8009dc8:	eb69 0505 	sbc.w	r5, r9, r5
 8009dcc:	e9c6 4500 	strd	r4, r5, [r6]
 8009dd0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08009dd4 <__divdi3>:
 8009dd4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009dd8:	4244      	negs	r4, r0
 8009dda:	eb61 0541 	sbc.w	r5, r1, r1, lsl #1
 8009dde:	2900      	cmp	r1, #0
 8009de0:	f04f 36ff 	mov.w	r6, #4294967295
 8009de4:	bfa2      	ittt	ge
 8009de6:	4604      	movge	r4, r0
 8009de8:	460d      	movge	r5, r1
 8009dea:	2600      	movge	r6, #0
 8009dec:	2b00      	cmp	r3, #0
 8009dee:	b085      	sub	sp, #20
 8009df0:	f2c0 80c7 	blt.w	8009f82 <__divdi3+0x1ae>
 8009df4:	4620      	mov	r0, r4
 8009df6:	46aa      	mov	sl, r5
 8009df8:	4694      	mov	ip, r2
 8009dfa:	4619      	mov	r1, r3
 8009dfc:	4690      	mov	r8, r2
 8009dfe:	4627      	mov	r7, r4
 8009e00:	46a9      	mov	r9, r5
 8009e02:	2b00      	cmp	r3, #0
 8009e04:	d158      	bne.n	8009eb8 <__divdi3+0xe4>
 8009e06:	42aa      	cmp	r2, r5
 8009e08:	d96c      	bls.n	8009ee4 <__divdi3+0x110>
 8009e0a:	fab2 f382 	clz	r3, r2
 8009e0e:	b15b      	cbz	r3, 8009e28 <__divdi3+0x54>
 8009e10:	f1c3 0220 	rsb	r2, r3, #32
 8009e14:	fa05 f903 	lsl.w	r9, r5, r3
 8009e18:	fa24 f202 	lsr.w	r2, r4, r2
 8009e1c:	fa0c f803 	lsl.w	r8, ip, r3
 8009e20:	ea42 0909 	orr.w	r9, r2, r9
 8009e24:	fa04 f703 	lsl.w	r7, r4, r3
 8009e28:	ea4f 4418 	mov.w	r4, r8, lsr #16
 8009e2c:	4648      	mov	r0, r9
 8009e2e:	4621      	mov	r1, r4
 8009e30:	fa1f fa88 	uxth.w	sl, r8
 8009e34:	f7ff f9b0 	bl	8009198 <__aeabi_uidiv>
 8009e38:	4621      	mov	r1, r4
 8009e3a:	4683      	mov	fp, r0
 8009e3c:	4648      	mov	r0, r9
 8009e3e:	f7ff fad9 	bl	80093f4 <__aeabi_uidivmod>
 8009e42:	0c3a      	lsrs	r2, r7, #16
 8009e44:	fb0a f00b 	mul.w	r0, sl, fp
 8009e48:	ea42 4101 	orr.w	r1, r2, r1, lsl #16
 8009e4c:	4288      	cmp	r0, r1
 8009e4e:	d90b      	bls.n	8009e68 <__divdi3+0x94>
 8009e50:	eb11 0108 	adds.w	r1, r1, r8
 8009e54:	f10b 33ff 	add.w	r3, fp, #4294967295
 8009e58:	d205      	bcs.n	8009e66 <__divdi3+0x92>
 8009e5a:	4288      	cmp	r0, r1
 8009e5c:	bf84      	itt	hi
 8009e5e:	f1ab 0b02 	subhi.w	fp, fp, #2
 8009e62:	4441      	addhi	r1, r8
 8009e64:	d800      	bhi.n	8009e68 <__divdi3+0x94>
 8009e66:	469b      	mov	fp, r3
 8009e68:	ebc0 0901 	rsb	r9, r0, r1
 8009e6c:	4621      	mov	r1, r4
 8009e6e:	4648      	mov	r0, r9
 8009e70:	b2bf      	uxth	r7, r7
 8009e72:	f7ff f991 	bl	8009198 <__aeabi_uidiv>
 8009e76:	4621      	mov	r1, r4
 8009e78:	4605      	mov	r5, r0
 8009e7a:	4648      	mov	r0, r9
 8009e7c:	f7ff faba 	bl	80093f4 <__aeabi_uidivmod>
 8009e80:	fb0a fa05 	mul.w	sl, sl, r5
 8009e84:	ea47 4101 	orr.w	r1, r7, r1, lsl #16
 8009e88:	458a      	cmp	sl, r1
 8009e8a:	d909      	bls.n	8009ea0 <__divdi3+0xcc>
 8009e8c:	eb11 0808 	adds.w	r8, r1, r8
 8009e90:	f105 33ff 	add.w	r3, r5, #4294967295
 8009e94:	d203      	bcs.n	8009e9e <__divdi3+0xca>
 8009e96:	45c2      	cmp	sl, r8
 8009e98:	bf88      	it	hi
 8009e9a:	3d02      	subhi	r5, #2
 8009e9c:	d800      	bhi.n	8009ea0 <__divdi3+0xcc>
 8009e9e:	461d      	mov	r5, r3
 8009ea0:	ea45 430b 	orr.w	r3, r5, fp, lsl #16
 8009ea4:	2400      	movs	r4, #0
 8009ea6:	4618      	mov	r0, r3
 8009ea8:	4621      	mov	r1, r4
 8009eaa:	b116      	cbz	r6, 8009eb2 <__divdi3+0xde>
 8009eac:	4240      	negs	r0, r0
 8009eae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8009eb2:	b005      	add	sp, #20
 8009eb4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009eb8:	42ab      	cmp	r3, r5
 8009eba:	bf84      	itt	hi
 8009ebc:	2400      	movhi	r4, #0
 8009ebe:	4623      	movhi	r3, r4
 8009ec0:	d8f1      	bhi.n	8009ea6 <__divdi3+0xd2>
 8009ec2:	fab1 f581 	clz	r5, r1
 8009ec6:	2d00      	cmp	r5, #0
 8009ec8:	f040 80b5 	bne.w	800a036 <__divdi3+0x262>
 8009ecc:	4551      	cmp	r1, sl
 8009ece:	bf28      	it	cs
 8009ed0:	4282      	cmpcs	r2, r0
 8009ed2:	bf8c      	ite	hi
 8009ed4:	2400      	movhi	r4, #0
 8009ed6:	2401      	movls	r4, #1
 8009ed8:	bf9c      	itt	ls
 8009eda:	2301      	movls	r3, #1
 8009edc:	462c      	movls	r4, r5
 8009ede:	d9e2      	bls.n	8009ea6 <__divdi3+0xd2>
 8009ee0:	4623      	mov	r3, r4
 8009ee2:	e7e0      	b.n	8009ea6 <__divdi3+0xd2>
 8009ee4:	b922      	cbnz	r2, 8009ef0 <__divdi3+0x11c>
 8009ee6:	4611      	mov	r1, r2
 8009ee8:	2001      	movs	r0, #1
 8009eea:	f7ff f955 	bl	8009198 <__aeabi_uidiv>
 8009eee:	4680      	mov	r8, r0
 8009ef0:	fab8 f388 	clz	r3, r8
 8009ef4:	2b00      	cmp	r3, #0
 8009ef6:	d149      	bne.n	8009f8c <__divdi3+0x1b8>
 8009ef8:	ebc8 0909 	rsb	r9, r8, r9
 8009efc:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8009f00:	fa1f fa88 	uxth.w	sl, r8
 8009f04:	2401      	movs	r4, #1
 8009f06:	4629      	mov	r1, r5
 8009f08:	4648      	mov	r0, r9
 8009f0a:	f7ff f945 	bl	8009198 <__aeabi_uidiv>
 8009f0e:	4629      	mov	r1, r5
 8009f10:	4683      	mov	fp, r0
 8009f12:	4648      	mov	r0, r9
 8009f14:	f7ff fa6e 	bl	80093f4 <__aeabi_uidivmod>
 8009f18:	0c3a      	lsrs	r2, r7, #16
 8009f1a:	fb0a f00b 	mul.w	r0, sl, fp
 8009f1e:	ea42 4101 	orr.w	r1, r2, r1, lsl #16
 8009f22:	4288      	cmp	r0, r1
 8009f24:	d90c      	bls.n	8009f40 <__divdi3+0x16c>
 8009f26:	eb11 0108 	adds.w	r1, r1, r8
 8009f2a:	f10b 33ff 	add.w	r3, fp, #4294967295
 8009f2e:	f080 80f2 	bcs.w	800a116 <__divdi3+0x342>
 8009f32:	4288      	cmp	r0, r1
 8009f34:	bf84      	itt	hi
 8009f36:	f1ab 0b02 	subhi.w	fp, fp, #2
 8009f3a:	4441      	addhi	r1, r8
 8009f3c:	f240 80eb 	bls.w	800a116 <__divdi3+0x342>
 8009f40:	1a0a      	subs	r2, r1, r0
 8009f42:	4629      	mov	r1, r5
 8009f44:	4610      	mov	r0, r2
 8009f46:	9201      	str	r2, [sp, #4]
 8009f48:	f7ff f926 	bl	8009198 <__aeabi_uidiv>
 8009f4c:	9a01      	ldr	r2, [sp, #4]
 8009f4e:	4629      	mov	r1, r5
 8009f50:	b2bf      	uxth	r7, r7
 8009f52:	4681      	mov	r9, r0
 8009f54:	4610      	mov	r0, r2
 8009f56:	f7ff fa4d 	bl	80093f4 <__aeabi_uidivmod>
 8009f5a:	fb0a fa09 	mul.w	sl, sl, r9
 8009f5e:	ea47 4101 	orr.w	r1, r7, r1, lsl #16
 8009f62:	458a      	cmp	sl, r1
 8009f64:	d90a      	bls.n	8009f7c <__divdi3+0x1a8>
 8009f66:	eb11 0808 	adds.w	r8, r1, r8
 8009f6a:	f109 33ff 	add.w	r3, r9, #4294967295
 8009f6e:	d204      	bcs.n	8009f7a <__divdi3+0x1a6>
 8009f70:	45c2      	cmp	sl, r8
 8009f72:	bf88      	it	hi
 8009f74:	f1a9 0902 	subhi.w	r9, r9, #2
 8009f78:	d800      	bhi.n	8009f7c <__divdi3+0x1a8>
 8009f7a:	4699      	mov	r9, r3
 8009f7c:	ea49 430b 	orr.w	r3, r9, fp, lsl #16
 8009f80:	e791      	b.n	8009ea6 <__divdi3+0xd2>
 8009f82:	43f6      	mvns	r6, r6
 8009f84:	4252      	negs	r2, r2
 8009f86:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8009f8a:	e733      	b.n	8009df4 <__divdi3+0x20>
 8009f8c:	fa08 f803 	lsl.w	r8, r8, r3
 8009f90:	f1c3 0b20 	rsb	fp, r3, #32
 8009f94:	fa29 f40b 	lsr.w	r4, r9, fp
 8009f98:	fa09 f903 	lsl.w	r9, r9, r3
 8009f9c:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8009fa0:	4620      	mov	r0, r4
 8009fa2:	4629      	mov	r1, r5
 8009fa4:	fa27 fb0b 	lsr.w	fp, r7, fp
 8009fa8:	409f      	lsls	r7, r3
 8009faa:	f7ff f8f5 	bl	8009198 <__aeabi_uidiv>
 8009fae:	4629      	mov	r1, r5
 8009fb0:	fa1f fa88 	uxth.w	sl, r8
 8009fb4:	ea4b 0b09 	orr.w	fp, fp, r9
 8009fb8:	4602      	mov	r2, r0
 8009fba:	4620      	mov	r0, r4
 8009fbc:	9201      	str	r2, [sp, #4]
 8009fbe:	f7ff fa19 	bl	80093f4 <__aeabi_uidivmod>
 8009fc2:	9a01      	ldr	r2, [sp, #4]
 8009fc4:	ea4f 431b 	mov.w	r3, fp, lsr #16
 8009fc8:	fb0a f002 	mul.w	r0, sl, r2
 8009fcc:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8009fd0:	4288      	cmp	r0, r1
 8009fd2:	d90b      	bls.n	8009fec <__divdi3+0x218>
 8009fd4:	eb11 0108 	adds.w	r1, r1, r8
 8009fd8:	f102 33ff 	add.w	r3, r2, #4294967295
 8009fdc:	f080 80a1 	bcs.w	800a122 <__divdi3+0x34e>
 8009fe0:	4288      	cmp	r0, r1
 8009fe2:	bf84      	itt	hi
 8009fe4:	3a02      	subhi	r2, #2
 8009fe6:	4441      	addhi	r1, r8
 8009fe8:	f240 809b 	bls.w	800a122 <__divdi3+0x34e>
 8009fec:	ebc0 0901 	rsb	r9, r0, r1
 8009ff0:	4629      	mov	r1, r5
 8009ff2:	4648      	mov	r0, r9
 8009ff4:	9201      	str	r2, [sp, #4]
 8009ff6:	f7ff f8cf 	bl	8009198 <__aeabi_uidiv>
 8009ffa:	4629      	mov	r1, r5
 8009ffc:	fa1f fb8b 	uxth.w	fp, fp
 800a000:	4604      	mov	r4, r0
 800a002:	4648      	mov	r0, r9
 800a004:	f7ff f9f6 	bl	80093f4 <__aeabi_uidivmod>
 800a008:	9a01      	ldr	r2, [sp, #4]
 800a00a:	fb0a f904 	mul.w	r9, sl, r4
 800a00e:	ea4b 4101 	orr.w	r1, fp, r1, lsl #16
 800a012:	4589      	cmp	r9, r1
 800a014:	d90a      	bls.n	800a02c <__divdi3+0x258>
 800a016:	eb11 0108 	adds.w	r1, r1, r8
 800a01a:	f104 33ff 	add.w	r3, r4, #4294967295
 800a01e:	d204      	bcs.n	800a02a <__divdi3+0x256>
 800a020:	4589      	cmp	r9, r1
 800a022:	bf84      	itt	hi
 800a024:	3c02      	subhi	r4, #2
 800a026:	4441      	addhi	r1, r8
 800a028:	d800      	bhi.n	800a02c <__divdi3+0x258>
 800a02a:	461c      	mov	r4, r3
 800a02c:	ebc9 0901 	rsb	r9, r9, r1
 800a030:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800a034:	e767      	b.n	8009f06 <__divdi3+0x132>
 800a036:	f1c5 0320 	rsb	r3, r5, #32
 800a03a:	40a9      	lsls	r1, r5
 800a03c:	fa22 f803 	lsr.w	r8, r2, r3
 800a040:	fa2a fb03 	lsr.w	fp, sl, r3
 800a044:	ea48 0801 	orr.w	r8, r8, r1
 800a048:	fa20 f303 	lsr.w	r3, r0, r3
 800a04c:	fa0a fa05 	lsl.w	sl, sl, r5
 800a050:	4658      	mov	r0, fp
 800a052:	ea4f 4918 	mov.w	r9, r8, lsr #16
 800a056:	fa02 fc05 	lsl.w	ip, r2, r5
 800a05a:	4649      	mov	r1, r9
 800a05c:	ea43 0a0a 	orr.w	sl, r3, sl
 800a060:	f8cd c00c 	str.w	ip, [sp, #12]
 800a064:	f7ff f898 	bl	8009198 <__aeabi_uidiv>
 800a068:	4649      	mov	r1, r9
 800a06a:	4604      	mov	r4, r0
 800a06c:	4658      	mov	r0, fp
 800a06e:	f7ff f9c1 	bl	80093f4 <__aeabi_uidivmod>
 800a072:	fa1f f288 	uxth.w	r2, r8
 800a076:	ea4f 4e1a 	mov.w	lr, sl, lsr #16
 800a07a:	fb02 f004 	mul.w	r0, r2, r4
 800a07e:	ea4e 4e01 	orr.w	lr, lr, r1, lsl #16
 800a082:	4570      	cmp	r0, lr
 800a084:	d909      	bls.n	800a09a <__divdi3+0x2c6>
 800a086:	eb1e 0e08 	adds.w	lr, lr, r8
 800a08a:	f104 31ff 	add.w	r1, r4, #4294967295
 800a08e:	d246      	bcs.n	800a11e <__divdi3+0x34a>
 800a090:	4570      	cmp	r0, lr
 800a092:	bf84      	itt	hi
 800a094:	3c02      	subhi	r4, #2
 800a096:	44c6      	addhi	lr, r8
 800a098:	d941      	bls.n	800a11e <__divdi3+0x34a>
 800a09a:	ebc0 0c0e 	rsb	ip, r0, lr
 800a09e:	4649      	mov	r1, r9
 800a0a0:	4660      	mov	r0, ip
 800a0a2:	9201      	str	r2, [sp, #4]
 800a0a4:	f8cd c008 	str.w	ip, [sp, #8]
 800a0a8:	f7ff f876 	bl	8009198 <__aeabi_uidiv>
 800a0ac:	f8dd c008 	ldr.w	ip, [sp, #8]
 800a0b0:	4649      	mov	r1, r9
 800a0b2:	fa1f fa8a 	uxth.w	sl, sl
 800a0b6:	4683      	mov	fp, r0
 800a0b8:	4660      	mov	r0, ip
 800a0ba:	f7ff f99b 	bl	80093f4 <__aeabi_uidivmod>
 800a0be:	9a01      	ldr	r2, [sp, #4]
 800a0c0:	fb02 f20b 	mul.w	r2, r2, fp
 800a0c4:	ea4a 4101 	orr.w	r1, sl, r1, lsl #16
 800a0c8:	428a      	cmp	r2, r1
 800a0ca:	d90a      	bls.n	800a0e2 <__divdi3+0x30e>
 800a0cc:	eb11 0108 	adds.w	r1, r1, r8
 800a0d0:	f10b 30ff 	add.w	r0, fp, #4294967295
 800a0d4:	d221      	bcs.n	800a11a <__divdi3+0x346>
 800a0d6:	428a      	cmp	r2, r1
 800a0d8:	bf84      	itt	hi
 800a0da:	f1ab 0b02 	subhi.w	fp, fp, #2
 800a0de:	4441      	addhi	r1, r8
 800a0e0:	d91b      	bls.n	800a11a <__divdi3+0x346>
 800a0e2:	9803      	ldr	r0, [sp, #12]
 800a0e4:	ea4b 4b04 	orr.w	fp, fp, r4, lsl #16
 800a0e8:	1a89      	subs	r1, r1, r2
 800a0ea:	fbab 2300 	umull	r2, r3, fp, r0
 800a0ee:	4299      	cmp	r1, r3
 800a0f0:	d30d      	bcc.n	800a10e <__divdi3+0x33a>
 800a0f2:	bf14      	ite	ne
 800a0f4:	2300      	movne	r3, #0
 800a0f6:	2301      	moveq	r3, #1
 800a0f8:	fa07 f405 	lsl.w	r4, r7, r5
 800a0fc:	4294      	cmp	r4, r2
 800a0fe:	bf2c      	ite	cs
 800a100:	2400      	movcs	r4, #0
 800a102:	f003 0401 	andcc.w	r4, r3, #1
 800a106:	465b      	mov	r3, fp
 800a108:	2c00      	cmp	r4, #0
 800a10a:	f43f aecc 	beq.w	8009ea6 <__divdi3+0xd2>
 800a10e:	f10b 33ff 	add.w	r3, fp, #4294967295
 800a112:	2400      	movs	r4, #0
 800a114:	e6c7      	b.n	8009ea6 <__divdi3+0xd2>
 800a116:	469b      	mov	fp, r3
 800a118:	e712      	b.n	8009f40 <__divdi3+0x16c>
 800a11a:	4683      	mov	fp, r0
 800a11c:	e7e1      	b.n	800a0e2 <__divdi3+0x30e>
 800a11e:	460c      	mov	r4, r1
 800a120:	e7bb      	b.n	800a09a <__divdi3+0x2c6>
 800a122:	461a      	mov	r2, r3
 800a124:	e762      	b.n	8009fec <__divdi3+0x218>
 800a126:	bf00      	nop

0800a128 <__udivdi3>:
 800a128:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a12c:	4606      	mov	r6, r0
 800a12e:	b083      	sub	sp, #12
 800a130:	460d      	mov	r5, r1
 800a132:	4614      	mov	r4, r2
 800a134:	4607      	mov	r7, r0
 800a136:	4688      	mov	r8, r1
 800a138:	2b00      	cmp	r3, #0
 800a13a:	d151      	bne.n	800a1e0 <__udivdi3+0xb8>
 800a13c:	428a      	cmp	r2, r1
 800a13e:	d964      	bls.n	800a20a <__udivdi3+0xe2>
 800a140:	fab2 f382 	clz	r3, r2
 800a144:	b15b      	cbz	r3, 800a15e <__udivdi3+0x36>
 800a146:	f1c3 0820 	rsb	r8, r3, #32
 800a14a:	fa01 f503 	lsl.w	r5, r1, r3
 800a14e:	fa20 f808 	lsr.w	r8, r0, r8
 800a152:	fa02 f403 	lsl.w	r4, r2, r3
 800a156:	ea48 0805 	orr.w	r8, r8, r5
 800a15a:	fa00 f703 	lsl.w	r7, r0, r3
 800a15e:	0c25      	lsrs	r5, r4, #16
 800a160:	4640      	mov	r0, r8
 800a162:	4629      	mov	r1, r5
 800a164:	fa1f fa84 	uxth.w	sl, r4
 800a168:	f7ff f816 	bl	8009198 <__aeabi_uidiv>
 800a16c:	4629      	mov	r1, r5
 800a16e:	4681      	mov	r9, r0
 800a170:	4640      	mov	r0, r8
 800a172:	f7ff f93f 	bl	80093f4 <__aeabi_uidivmod>
 800a176:	0c3b      	lsrs	r3, r7, #16
 800a178:	fb0a f009 	mul.w	r0, sl, r9
 800a17c:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800a180:	4288      	cmp	r0, r1
 800a182:	d90a      	bls.n	800a19a <__udivdi3+0x72>
 800a184:	1909      	adds	r1, r1, r4
 800a186:	f109 32ff 	add.w	r2, r9, #4294967295
 800a18a:	d205      	bcs.n	800a198 <__udivdi3+0x70>
 800a18c:	4288      	cmp	r0, r1
 800a18e:	bf84      	itt	hi
 800a190:	f1a9 0902 	subhi.w	r9, r9, #2
 800a194:	1909      	addhi	r1, r1, r4
 800a196:	d800      	bhi.n	800a19a <__udivdi3+0x72>
 800a198:	4691      	mov	r9, r2
 800a19a:	ebc0 0801 	rsb	r8, r0, r1
 800a19e:	4629      	mov	r1, r5
 800a1a0:	4640      	mov	r0, r8
 800a1a2:	b2bf      	uxth	r7, r7
 800a1a4:	f7fe fff8 	bl	8009198 <__aeabi_uidiv>
 800a1a8:	4629      	mov	r1, r5
 800a1aa:	4606      	mov	r6, r0
 800a1ac:	4640      	mov	r0, r8
 800a1ae:	f7ff f921 	bl	80093f4 <__aeabi_uidivmod>
 800a1b2:	fb0a fa06 	mul.w	sl, sl, r6
 800a1b6:	ea47 4101 	orr.w	r1, r7, r1, lsl #16
 800a1ba:	458a      	cmp	sl, r1
 800a1bc:	d909      	bls.n	800a1d2 <__udivdi3+0xaa>
 800a1be:	190c      	adds	r4, r1, r4
 800a1c0:	f106 33ff 	add.w	r3, r6, #4294967295
 800a1c4:	f080 8119 	bcs.w	800a3fa <__udivdi3+0x2d2>
 800a1c8:	45a2      	cmp	sl, r4
 800a1ca:	bf88      	it	hi
 800a1cc:	3e02      	subhi	r6, #2
 800a1ce:	f240 8114 	bls.w	800a3fa <__udivdi3+0x2d2>
 800a1d2:	ea46 4009 	orr.w	r0, r6, r9, lsl #16
 800a1d6:	2600      	movs	r6, #0
 800a1d8:	4631      	mov	r1, r6
 800a1da:	b003      	add	sp, #12
 800a1dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a1e0:	428b      	cmp	r3, r1
 800a1e2:	bf84      	itt	hi
 800a1e4:	2600      	movhi	r6, #0
 800a1e6:	4630      	movhi	r0, r6
 800a1e8:	d8f6      	bhi.n	800a1d8 <__udivdi3+0xb0>
 800a1ea:	fab3 f483 	clz	r4, r3
 800a1ee:	2c00      	cmp	r4, #0
 800a1f0:	d15a      	bne.n	800a2a8 <__udivdi3+0x180>
 800a1f2:	428b      	cmp	r3, r1
 800a1f4:	bf28      	it	cs
 800a1f6:	42b2      	cmpcs	r2, r6
 800a1f8:	bf8c      	ite	hi
 800a1fa:	2600      	movhi	r6, #0
 800a1fc:	2601      	movls	r6, #1
 800a1fe:	bf9c      	itt	ls
 800a200:	2001      	movls	r0, #1
 800a202:	4626      	movls	r6, r4
 800a204:	d9e8      	bls.n	800a1d8 <__udivdi3+0xb0>
 800a206:	4630      	mov	r0, r6
 800a208:	e7e6      	b.n	800a1d8 <__udivdi3+0xb0>
 800a20a:	b922      	cbnz	r2, 800a216 <__udivdi3+0xee>
 800a20c:	4611      	mov	r1, r2
 800a20e:	2001      	movs	r0, #1
 800a210:	f7fe ffc2 	bl	8009198 <__aeabi_uidiv>
 800a214:	4604      	mov	r4, r0
 800a216:	fab4 f384 	clz	r3, r4
 800a21a:	2b00      	cmp	r3, #0
 800a21c:	f040 80a2 	bne.w	800a364 <__udivdi3+0x23c>
 800a220:	1b2d      	subs	r5, r5, r4
 800a222:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800a226:	fa1f fa84 	uxth.w	sl, r4
 800a22a:	2601      	movs	r6, #1
 800a22c:	4641      	mov	r1, r8
 800a22e:	4628      	mov	r0, r5
 800a230:	f7fe ffb2 	bl	8009198 <__aeabi_uidiv>
 800a234:	4641      	mov	r1, r8
 800a236:	4681      	mov	r9, r0
 800a238:	4628      	mov	r0, r5
 800a23a:	f7ff f8db 	bl	80093f4 <__aeabi_uidivmod>
 800a23e:	0c3b      	lsrs	r3, r7, #16
 800a240:	fb0a f009 	mul.w	r0, sl, r9
 800a244:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800a248:	4288      	cmp	r0, r1
 800a24a:	d90b      	bls.n	800a264 <__udivdi3+0x13c>
 800a24c:	1909      	adds	r1, r1, r4
 800a24e:	f109 32ff 	add.w	r2, r9, #4294967295
 800a252:	f080 80d4 	bcs.w	800a3fe <__udivdi3+0x2d6>
 800a256:	4288      	cmp	r0, r1
 800a258:	bf84      	itt	hi
 800a25a:	f1a9 0902 	subhi.w	r9, r9, #2
 800a25e:	1909      	addhi	r1, r1, r4
 800a260:	f240 80cd 	bls.w	800a3fe <__udivdi3+0x2d6>
 800a264:	ebc0 0b01 	rsb	fp, r0, r1
 800a268:	4641      	mov	r1, r8
 800a26a:	4658      	mov	r0, fp
 800a26c:	b2bf      	uxth	r7, r7
 800a26e:	f7fe ff93 	bl	8009198 <__aeabi_uidiv>
 800a272:	4641      	mov	r1, r8
 800a274:	4605      	mov	r5, r0
 800a276:	4658      	mov	r0, fp
 800a278:	f7ff f8bc 	bl	80093f4 <__aeabi_uidivmod>
 800a27c:	fb0a fa05 	mul.w	sl, sl, r5
 800a280:	ea47 4101 	orr.w	r1, r7, r1, lsl #16
 800a284:	458a      	cmp	sl, r1
 800a286:	d909      	bls.n	800a29c <__udivdi3+0x174>
 800a288:	190c      	adds	r4, r1, r4
 800a28a:	f105 33ff 	add.w	r3, r5, #4294967295
 800a28e:	f080 80b8 	bcs.w	800a402 <__udivdi3+0x2da>
 800a292:	45a2      	cmp	sl, r4
 800a294:	bf88      	it	hi
 800a296:	3d02      	subhi	r5, #2
 800a298:	f240 80b3 	bls.w	800a402 <__udivdi3+0x2da>
 800a29c:	ea45 4009 	orr.w	r0, r5, r9, lsl #16
 800a2a0:	4631      	mov	r1, r6
 800a2a2:	b003      	add	sp, #12
 800a2a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a2a8:	f1c4 0120 	rsb	r1, r4, #32
 800a2ac:	40a3      	lsls	r3, r4
 800a2ae:	fa22 f801 	lsr.w	r8, r2, r1
 800a2b2:	fa25 f701 	lsr.w	r7, r5, r1
 800a2b6:	ea48 0803 	orr.w	r8, r8, r3
 800a2ba:	4638      	mov	r0, r7
 800a2bc:	fa26 f301 	lsr.w	r3, r6, r1
 800a2c0:	40a5      	lsls	r5, r4
 800a2c2:	ea4f 4918 	mov.w	r9, r8, lsr #16
 800a2c6:	40a2      	lsls	r2, r4
 800a2c8:	4649      	mov	r1, r9
 800a2ca:	9201      	str	r2, [sp, #4]
 800a2cc:	431d      	orrs	r5, r3
 800a2ce:	f7fe ff63 	bl	8009198 <__aeabi_uidiv>
 800a2d2:	4649      	mov	r1, r9
 800a2d4:	4683      	mov	fp, r0
 800a2d6:	4638      	mov	r0, r7
 800a2d8:	f7ff f88c 	bl	80093f4 <__aeabi_uidivmod>
 800a2dc:	fa1f f288 	uxth.w	r2, r8
 800a2e0:	0c2f      	lsrs	r7, r5, #16
 800a2e2:	fb02 f00b 	mul.w	r0, r2, fp
 800a2e6:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 800a2ea:	42b8      	cmp	r0, r7
 800a2ec:	d906      	bls.n	800a2fc <__udivdi3+0x1d4>
 800a2ee:	eb17 0708 	adds.w	r7, r7, r8
 800a2f2:	f10b 31ff 	add.w	r1, fp, #4294967295
 800a2f6:	f0c0 808d 	bcc.w	800a414 <__udivdi3+0x2ec>
 800a2fa:	468b      	mov	fp, r1
 800a2fc:	1a3f      	subs	r7, r7, r0
 800a2fe:	4649      	mov	r1, r9
 800a300:	4638      	mov	r0, r7
 800a302:	9200      	str	r2, [sp, #0]
 800a304:	f7fe ff48 	bl	8009198 <__aeabi_uidiv>
 800a308:	4649      	mov	r1, r9
 800a30a:	b2ad      	uxth	r5, r5
 800a30c:	4682      	mov	sl, r0
 800a30e:	4638      	mov	r0, r7
 800a310:	f7ff f870 	bl	80093f4 <__aeabi_uidivmod>
 800a314:	9a00      	ldr	r2, [sp, #0]
 800a316:	fb02 f20a 	mul.w	r2, r2, sl
 800a31a:	ea45 4101 	orr.w	r1, r5, r1, lsl #16
 800a31e:	428a      	cmp	r2, r1
 800a320:	d905      	bls.n	800a32e <__udivdi3+0x206>
 800a322:	eb11 0108 	adds.w	r1, r1, r8
 800a326:	f10a 30ff 	add.w	r0, sl, #4294967295
 800a32a:	d36c      	bcc.n	800a406 <__udivdi3+0x2de>
 800a32c:	4682      	mov	sl, r0
 800a32e:	9d01      	ldr	r5, [sp, #4]
 800a330:	ea4a 400b 	orr.w	r0, sl, fp, lsl #16
 800a334:	1a89      	subs	r1, r1, r2
 800a336:	fba0 2305 	umull	r2, r3, r0, r5
 800a33a:	4299      	cmp	r1, r3
 800a33c:	d30c      	bcc.n	800a358 <__udivdi3+0x230>
 800a33e:	fa06 f604 	lsl.w	r6, r6, r4
 800a342:	bf14      	ite	ne
 800a344:	2100      	movne	r1, #0
 800a346:	2101      	moveq	r1, #1
 800a348:	4296      	cmp	r6, r2
 800a34a:	bf2c      	ite	cs
 800a34c:	2600      	movcs	r6, #0
 800a34e:	f001 0601 	andcc.w	r6, r1, #1
 800a352:	2e00      	cmp	r6, #0
 800a354:	f43f af40 	beq.w	800a1d8 <__udivdi3+0xb0>
 800a358:	2600      	movs	r6, #0
 800a35a:	3801      	subs	r0, #1
 800a35c:	4631      	mov	r1, r6
 800a35e:	b003      	add	sp, #12
 800a360:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a364:	409c      	lsls	r4, r3
 800a366:	f1c3 0920 	rsb	r9, r3, #32
 800a36a:	fa25 fa09 	lsr.w	sl, r5, r9
 800a36e:	fa06 f703 	lsl.w	r7, r6, r3
 800a372:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800a376:	4650      	mov	r0, sl
 800a378:	4641      	mov	r1, r8
 800a37a:	409d      	lsls	r5, r3
 800a37c:	f7fe ff0c 	bl	8009198 <__aeabi_uidiv>
 800a380:	4641      	mov	r1, r8
 800a382:	fa26 f909 	lsr.w	r9, r6, r9
 800a386:	ea49 0905 	orr.w	r9, r9, r5
 800a38a:	4683      	mov	fp, r0
 800a38c:	4650      	mov	r0, sl
 800a38e:	f7ff f831 	bl	80093f4 <__aeabi_uidivmod>
 800a392:	fa1f fa84 	uxth.w	sl, r4
 800a396:	ea4f 4319 	mov.w	r3, r9, lsr #16
 800a39a:	fb0a f00b 	mul.w	r0, sl, fp
 800a39e:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800a3a2:	4288      	cmp	r0, r1
 800a3a4:	d909      	bls.n	800a3ba <__udivdi3+0x292>
 800a3a6:	1909      	adds	r1, r1, r4
 800a3a8:	f10b 33ff 	add.w	r3, fp, #4294967295
 800a3ac:	d23a      	bcs.n	800a424 <__udivdi3+0x2fc>
 800a3ae:	4288      	cmp	r0, r1
 800a3b0:	bf84      	itt	hi
 800a3b2:	f1ab 0b02 	subhi.w	fp, fp, #2
 800a3b6:	1909      	addhi	r1, r1, r4
 800a3b8:	d934      	bls.n	800a424 <__udivdi3+0x2fc>
 800a3ba:	1a0d      	subs	r5, r1, r0
 800a3bc:	4641      	mov	r1, r8
 800a3be:	4628      	mov	r0, r5
 800a3c0:	fa1f f989 	uxth.w	r9, r9
 800a3c4:	f7fe fee8 	bl	8009198 <__aeabi_uidiv>
 800a3c8:	4641      	mov	r1, r8
 800a3ca:	4606      	mov	r6, r0
 800a3cc:	4628      	mov	r0, r5
 800a3ce:	f7ff f811 	bl	80093f4 <__aeabi_uidivmod>
 800a3d2:	fb0a f506 	mul.w	r5, sl, r6
 800a3d6:	ea49 4101 	orr.w	r1, r9, r1, lsl #16
 800a3da:	428d      	cmp	r5, r1
 800a3dc:	d909      	bls.n	800a3f2 <__udivdi3+0x2ca>
 800a3de:	1909      	adds	r1, r1, r4
 800a3e0:	f106 33ff 	add.w	r3, r6, #4294967295
 800a3e4:	d204      	bcs.n	800a3f0 <__udivdi3+0x2c8>
 800a3e6:	428d      	cmp	r5, r1
 800a3e8:	bf84      	itt	hi
 800a3ea:	3e02      	subhi	r6, #2
 800a3ec:	1909      	addhi	r1, r1, r4
 800a3ee:	d800      	bhi.n	800a3f2 <__udivdi3+0x2ca>
 800a3f0:	461e      	mov	r6, r3
 800a3f2:	1b4d      	subs	r5, r1, r5
 800a3f4:	ea46 460b 	orr.w	r6, r6, fp, lsl #16
 800a3f8:	e718      	b.n	800a22c <__udivdi3+0x104>
 800a3fa:	461e      	mov	r6, r3
 800a3fc:	e6e9      	b.n	800a1d2 <__udivdi3+0xaa>
 800a3fe:	4691      	mov	r9, r2
 800a400:	e730      	b.n	800a264 <__udivdi3+0x13c>
 800a402:	461d      	mov	r5, r3
 800a404:	e74a      	b.n	800a29c <__udivdi3+0x174>
 800a406:	428a      	cmp	r2, r1
 800a408:	bf84      	itt	hi
 800a40a:	f1aa 0a02 	subhi.w	sl, sl, #2
 800a40e:	4441      	addhi	r1, r8
 800a410:	d88d      	bhi.n	800a32e <__udivdi3+0x206>
 800a412:	e78b      	b.n	800a32c <__udivdi3+0x204>
 800a414:	42b8      	cmp	r0, r7
 800a416:	bf84      	itt	hi
 800a418:	f1ab 0b02 	subhi.w	fp, fp, #2
 800a41c:	4447      	addhi	r7, r8
 800a41e:	f63f af6d 	bhi.w	800a2fc <__udivdi3+0x1d4>
 800a422:	e76a      	b.n	800a2fa <__udivdi3+0x1d2>
 800a424:	469b      	mov	fp, r3
 800a426:	e7c8      	b.n	800a3ba <__udivdi3+0x292>

Disassembly of section .ARM.exidx:

0800a428 <.ARM.exidx>:
 800a428:	7ffff9ac 	svcvc	0x00fff9ac
 800a42c:	00000001 	andeq	r0, r0, r1

Disassembly of section .rodata:

0800a430 <Stack_reg>:
 800a430:	0800a830 	stmdaeq	r0, {r4, r5, fp, sp, pc}
 800a434:	0800a834 	stmdaeq	r0, {r2, r4, r5, fp, sp, pc}
 800a438:	0800a838 	stmdaeq	r0, {r3, r4, r5, fp, sp, pc}
 800a43c:	0800a83c 	stmdaeq	r0, {r2, r3, r4, r5, fp, sp, pc}
 800a440:	0800a840 	stmdaeq	r0, {r6, fp, sp, pc}
 800a444:	0800a844 	stmdaeq	r0, {r2, r6, fp, sp, pc}
 800a448:	0800a848 	stmdaeq	r0, {r3, r6, fp, sp, pc}
 800a44c:	0800a84c 	stmdaeq	r0, {r2, r3, r6, fp, sp, pc}

0800a450 <_global_impure_ptr>:
 800a450:	20000004 	andcs	r0, r0, r4

0800a454 <blanks.6752>:
 800a454:	20202020 	eorcs	r2, r0, r0, lsr #32
 800a458:	20202020 	eorcs	r2, r0, r0, lsr #32
 800a45c:	20202020 	eorcs	r2, r0, r0, lsr #32
 800a460:	20202020 	eorcs	r2, r0, r0, lsr #32

0800a464 <zeroes.6753>:
 800a464:	30303030 	eorscc	r3, r0, r0, lsr r0
 800a468:	30303030 	eorscc	r3, r0, r0, lsr r0
 800a46c:	30303030 	eorscc	r3, r0, r0, lsr r0
 800a470:	30303030 	eorscc	r3, r0, r0, lsr r0
 800a474:	00000000 	andeq	r0, r0, r0

0800a478 <p05.5301>:
 800a478:	00000005 	andeq	r0, r0, r5
 800a47c:	00000019 	andeq	r0, r0, r9, lsl r0
 800a480:	0000007d 	andeq	r0, r0, sp, ror r0
 800a484:	00000000 	andeq	r0, r0, r0

0800a488 <__mprec_tens>:
 800a488:	00000000 	andeq	r0, r0, r0
 800a48c:	3ff00000 	svccc	0x00f00000	; IMB
 800a490:	00000000 	andeq	r0, r0, r0
 800a494:	40240000 	eormi	r0, r4, r0
 800a498:	00000000 	andeq	r0, r0, r0
 800a49c:	40590000 	subsmi	r0, r9, r0
 800a4a0:	00000000 	andeq	r0, r0, r0
 800a4a4:	408f4000 	addmi	r4, pc, r0
 800a4a8:	00000000 	andeq	r0, r0, r0
 800a4ac:	40c38800 	sbcmi	r8, r3, r0, lsl #16
 800a4b0:	00000000 	andeq	r0, r0, r0
 800a4b4:	40f86a00 	rscsmi	r6, r8, r0, lsl #20
 800a4b8:	00000000 	andeq	r0, r0, r0
 800a4bc:	412e8480 	smlawbmi	lr, r0, r4, r8
 800a4c0:	00000000 	andeq	r0, r0, r0
 800a4c4:	416312d0 	ldrdmi	r1, [r3, #-32]!	; 0xffffffe0
 800a4c8:	00000000 	andeq	r0, r0, r0
 800a4cc:	4197d784 	orrsmi	sp, r7, r4, lsl #15
 800a4d0:	00000000 	andeq	r0, r0, r0
 800a4d4:	41cdcd65 	bicmi	ip, sp, r5, ror #26
 800a4d8:	20000000 	andcs	r0, r0, r0
 800a4dc:	4202a05f 	andmi	sl, r2, #95	; 0x5f
 800a4e0:	e8000000 	stmda	r0, {}	; <UNPREDICTABLE>
 800a4e4:	42374876 	eorsmi	r4, r7, #7733248	; 0x760000
 800a4e8:	a2000000 	andge	r0, r0, #0
 800a4ec:	426d1a94 	rsbmi	r1, sp, #148, 20	; 0x94000
 800a4f0:	e5400000 	strb	r0, [r0, #-0]
 800a4f4:	42a2309c 	adcmi	r3, r2, #156	; 0x9c
 800a4f8:	1e900000 	cdpne	0, 9, cr0, cr0, cr0, {0}
 800a4fc:	42d6bcc4 	sbcsmi	fp, r6, #196, 24	; 0xc400
 800a500:	26340000 	ldrtcs	r0, [r4], -r0
 800a504:	430c6bf5 	movwmi	r6, #52213	; 0xcbf5
 800a508:	37e08000 	strbcc	r8, [r0, r0]!
 800a50c:	4341c379 	movtmi	ip, #4985	; 0x1379
 800a510:	85d8a000 	ldrbhi	sl, [r8]
 800a514:	43763457 	cmnmi	r6, #1459617792	; 0x57000000
 800a518:	674ec800 	strbvs	ip, [lr, -r0, lsl #16]
 800a51c:	43abc16d 			; <UNDEFINED> instruction: 0x43abc16d
 800a520:	60913d00 	addsvs	r3, r1, r0, lsl #26
 800a524:	43e158e4 	mvnmi	r5, #228, 16	; 0xe40000
 800a528:	78b58c40 	ldmvc	r5!, {r6, sl, fp, pc}
 800a52c:	4415af1d 	ldrmi	sl, [r5], #-3869	; 0xfffff0e3
 800a530:	d6e2ef50 	usatle	lr, #2, r0, asr #30
 800a534:	444b1ae4 	strbmi	r1, [fp], #-2788	; 0xfffff51c
 800a538:	064dd592 			; <UNDEFINED> instruction: 0x064dd592
 800a53c:	4480f0cf 	strmi	pc, [r0], #207	; 0xcf
 800a540:	c7e14af6 			; <UNDEFINED> instruction: 0xc7e14af6
 800a544:	44b52d02 	ldrtmi	r2, [r5], #3330	; 0xd02
 800a548:	79d99db4 	ldmibvc	r9, {r2, r4, r5, r7, r8, sl, fp, ip, pc}^
 800a54c:	44ea7843 	strbtmi	r7, [sl], #2115	; 0x843

0800a550 <__mprec_tinytens>:
 800a550:	97d889bc 			; <UNDEFINED> instruction: 0x97d889bc
 800a554:	3c9cd2b2 	lfmcc	f5, 1, [ip], {178}	; 0xb2
 800a558:	d5a8a733 	strle	sl, [r8, #1843]!	; 0x733
 800a55c:	3949f623 	stmdbcc	r9, {r0, r1, r5, r9, sl, ip, sp, lr, pc}^
 800a560:	44f4a73d 	ldrbtmi	sl, [r4], #1853	; 0x73d
 800a564:	32a50ffd 	adccc	r0, r5, #1012	; 0x3f4
 800a568:	cf8c979d 	svcgt	0x008c979d
 800a56c:	255bba08 	ldrbcs	fp, [fp, #-2568]	; 0xfffff5f8
 800a570:	64ac6f43 	strtvs	r6, [ip], #3907	; 0xf43
 800a574:	0ac80628 	beq	720be1c <__RW_SIZE__+0x720b89c>

0800a578 <__mprec_bigtens>:
 800a578:	37e08000 	strbcc	r8, [r0, r0]!
 800a57c:	4341c379 	movtmi	ip, #4985	; 0x1379
 800a580:	b5056e17 	strlt	r6, [r5, #-3607]	; 0xfffff1e9
 800a584:	4693b8b5 			; <UNDEFINED> instruction: 0x4693b8b5
 800a588:	e93ff9f5 	ldmdb	pc!, {r0, r2, r4, r5, r6, r7, r8, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
 800a58c:	4d384f03 	ldcmi	15, cr4, [r8, #-12]!
 800a590:	f9301d32 			; <UNDEFINED> instruction: 0xf9301d32
 800a594:	5a827748 	bpl	60a82bc <__RW_SIZE__+0x60a7d3c>
 800a598:	7f73bf3c 	svcvc	0x0073bf3c
 800a59c:	75154fdd 	ldrvc	r4, [r5, #-4061]	; 0xfffff023

0800a5a0 <blanks.6696>:
 800a5a0:	20202020 	eorcs	r2, r0, r0, lsr #32
 800a5a4:	20202020 	eorcs	r2, r0, r0, lsr #32
 800a5a8:	20202020 	eorcs	r2, r0, r0, lsr #32
 800a5ac:	20202020 	eorcs	r2, r0, r0, lsr #32

0800a5b0 <zeroes.6697>:
 800a5b0:	30303030 	eorscc	r3, r0, r0, lsr r0
 800a5b4:	30303030 	eorscc	r3, r0, r0, lsr r0
 800a5b8:	30303030 	eorscc	r3, r0, r0, lsr r0
 800a5bc:	30303030 	eorscc	r3, r0, r0, lsr r0
 800a5c0:	494e494d 	stmdbmi	lr, {r0, r2, r3, r6, r8, fp, lr}^
 800a5c4:	4e495020 	cdpmi	0, 4, cr5, cr9, cr0, {1}
 800a5c8:	4f502d47 	svcmi	0x00502d47
 800a5cc:	000a474e 	andeq	r4, sl, lr, asr #14
 800a5d0:	6f63533c 	svcvs	0x0063533c
 800a5d4:	0a3e6572 	beq	8fa3ba4 <__RO_LIMIT__+0xf992ec>
 800a5d8:	00000000 	andeq	r0, r0, r0
 800a5dc:	50286425 	eorpl	r6, r8, r5, lsr #8
 800a5e0:	6579616c 	ldrbvs	r6, [r9, #-364]!	; 0xfffffe94
 800a5e4:	20293172 	eorcs	r3, r9, r2, ror r1
 800a5e8:	6425203a 	strtvs	r2, [r5], #-58	; 0xffffffc6
 800a5ec:	616c5028 	cmnvs	ip, r8, lsr #32
 800a5f0:	32726579 	rsbscc	r6, r2, #507510784	; 0x1e400000
 800a5f4:	00000a29 	andeq	r0, r0, r9, lsr #20
 800a5f8:	255b7325 	ldrbcs	r7, [fp, #-805]	; 0xfffffcdb
 800a5fc:	252c5d64 	strcs	r5, [ip, #-3428]!	; 0xfffff29c
 800a600:	78303d73 	ldmdavc	r0!, {r0, r1, r4, r5, r6, r8, sl, fp, ip, sp}
 800a604:	58382e25 	ldmdapl	r8!, {r0, r2, r5, r9, sl, fp, sp}
 800a608:	0000000a 	andeq	r0, r0, sl
 800a60c:	61766e49 	cmnvs	r6, r9, asr #28
 800a610:	5f64696c 	svcpl	0x0064696c
 800a614:	65637845 	strbvs	r7, [r3, #-2117]!	; 0xfffff7bb
 800a618:	6f697470 	svcvs	0x00697470
 800a61c:	25203a6e 	strcs	r3, [r0, #-2670]!	; 0xfffff592
 800a620:	000a2164 	andeq	r2, sl, r4, ror #2
 800a624:	61766e49 	cmnvs	r6, r9, asr #28
 800a628:	5f64696c 	svcpl	0x0064696c
 800a62c:	3a525349 	bcc	949f358 <__RO_LIMIT__+0x1494aa0>
 800a630:	21642520 	cmncs	r4, r0, lsr #10
 800a634:	0000000a 	andeq	r0, r0, sl
 800a638:	21494d4e 	cmpcs	r9, lr, asr #26
 800a63c:	0000000a 	andeq	r0, r0, sl
 800a640:	64726148 	ldrbtvs	r6, [r2], #-328	; 0xfffffeb8
 800a644:	75614620 	strbvc	r4, [r1, #-1568]!	; 0xfffff9e0
 800a648:	0a21746c 	beq	8867800 <__RO_LIMIT__+0x85cf48>
 800a64c:	00000000 	andeq	r0, r0, r0
 800a650:	4528524c 	strmi	r5, [r8, #-588]!	; 0xfffffdb4
 800a654:	525f4358 	subspl	r4, pc, #88, 6	; 0x60000001
 800a658:	52555445 	subspl	r5, r5, #1157627904	; 0x45000000
 800a65c:	303d294e 	eorscc	r2, sp, lr, asr #18
 800a660:	382e2578 	stmdacc	lr!, {r3, r4, r5, r6, r8, sl, sp}
 800a664:	00000a58 	andeq	r0, r0, r8, asr sl
 800a668:	3d50534d 	ldclcc	3, cr5, [r0, #-308]	; 0xfffffecc
 800a66c:	2e257830 	mcrcs	8, 1, r7, cr5, cr0, {1}
 800a670:	000a5838 	andeq	r5, sl, r8, lsr r8
 800a674:	3d505350 	ldclcc	3, cr5, [r0, #-320]	; 0xfffffec0
 800a678:	2e257830 	mcrcs	8, 1, r7, cr5, cr0, {1}
 800a67c:	000a5838 	andeq	r5, sl, r8, lsr r8
 800a680:	65637845 	strbvs	r7, [r3, #-2117]!	; 0xfffff7bb
 800a684:	6f697470 	svcvs	0x00697470
 800a688:	636f206e 	cmnvs	pc, #110	; 0x6e
 800a68c:	73727563 	cmnvc	r2, #415236096	; 0x18c00000
 800a690:	6f726620 	svcvs	0x00726620
 800a694:	6168206d 	cmnvs	r8, sp, rrx
 800a698:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
 800a69c:	6f6d2072 	svcvs	0x006d2072
 800a6a0:	000a6564 	andeq	r6, sl, r4, ror #10
 800a6a4:	0050534d 	subseq	r5, r0, sp, asr #6
 800a6a8:	65637845 	strbvs	r7, [r3, #-2117]!	; 0xfffff7bb
 800a6ac:	6f697470 	svcvs	0x00697470
 800a6b0:	636f206e 	cmnvs	pc, #110	; 0x6e
 800a6b4:	73727563 	cmnvc	r2, #415236096	; 0x18c00000
 800a6b8:	6f726620 	svcvs	0x00726620
 800a6bc:	6874206d 	ldmdavs	r4!, {r0, r2, r3, r5, r6, sp}^
 800a6c0:	64616572 	strbtvs	r6, [r1], #-1394	; 0xfffffa8e
 800a6c4:	646f6d20 	strbtvs	r6, [pc], #-3360	; 800a6cc <zeroes.6697+0x11c>
 800a6c8:	69772065 	ldmdbvs	r7!, {r0, r2, r5, r6, sp}^
 800a6cc:	4d206874 	stcmi	8, cr6, [r0, #-464]!	; 0xfffffe30
 800a6d0:	000a5053 	andeq	r5, sl, r3, asr r0
 800a6d4:	65637845 	strbvs	r7, [r3, #-2117]!	; 0xfffff7bb
 800a6d8:	6f697470 	svcvs	0x00697470
 800a6dc:	636f206e 	cmnvs	pc, #110	; 0x6e
 800a6e0:	73727563 	cmnvc	r2, #415236096	; 0x18c00000
 800a6e4:	6f726620 	svcvs	0x00726620
 800a6e8:	6874206d 	ldmdavs	r4!, {r0, r2, r3, r5, r6, sp}^
 800a6ec:	64616572 	strbtvs	r6, [r1], #-1394	; 0xfffffa8e
 800a6f0:	646f6d20 	strbtvs	r6, [pc], #-3360	; 800a6f8 <zeroes.6697+0x148>
 800a6f4:	69772065 	ldmdbvs	r7!, {r0, r2, r5, r6, sp}^
 800a6f8:	50206874 	eorpl	r6, r0, r4, ror r8
 800a6fc:	000a5053 	andeq	r5, sl, r3, asr r0
 800a700:	00505350 	subseq	r5, r0, r0, asr r3
 800a704:	61766e49 	cmnvs	r6, r9, asr #28
 800a708:	2064696c 	rsbcs	r6, r4, ip, ror #18
 800a70c:	65637865 	strbvs	r7, [r3, #-2149]!	; 0xfffff79b
 800a710:	6f697470 	svcvs	0x00697470
 800a714:	6572206e 	ldrbvs	r2, [r2, #-110]!	; 0xffffff92
 800a718:	6e727574 	mrcvs	5, 3, r7, cr2, cr4, {3}
 800a71c:	6c617620 	stclvs	6, cr7, [r1], #-128	; 0xffffff80
 800a720:	3d206575 	cfstr32cc	mvfx6, [r0, #-468]!	; 0xfffffe2c
 800a724:	2325203e 	teqcs	r5, #62	; 0x3e
 800a728:	0a58382e 	beq	96187e8 <__RO_LIMIT__+0x160df30>
 800a72c:	00000000 	andeq	r0, r0, r0
 800a730:	53434853 	movtpl	r4, #14419	; 0x3853
 800a734:	3e3d2052 	mrccc	0, 1, r2, cr13, cr2, {2}
 800a738:	2e232520 	cfsh64cs	mvdx2, mvdx3, #16
 800a73c:	000a5838 	andeq	r5, sl, r8, lsr r8
 800a740:	52534643 	subspl	r4, r3, #70254592	; 0x4300000
 800a744:	75614628 	strbvc	r4, [r1, #-1576]!	; 0xfffff9d8
 800a748:	5220746c 	eorpl	r7, r0, #108, 8	; 0x6c000000
 800a74c:	6f736165 	svcvs	0x00736165
 800a750:	3d20296e 	stccc	9, cr2, [r0, #-440]!	; 0xfffffe48
 800a754:	2325203e 	teqcs	r5, #62	; 0x3e
 800a758:	0a58382e 	beq	9618818 <__RO_LIMIT__+0x160df60>
 800a75c:	00000000 	andeq	r0, r0, r0
 800a760:	41464d4d 	cmpmi	r6, sp, asr #26
 800a764:	61562052 	cmpvs	r6, r2, asr r0
 800a768:	2064696c 	rsbcs	r6, r4, ip, ror #18
 800a76c:	25203e3d 	strcs	r3, [r0, #-3645]!	; 0xfffff1c3
 800a770:	00000a64 	andeq	r0, r0, r4, ror #20
 800a774:	41464d4d 	cmpmi	r6, sp, asr #26
 800a778:	3e3d2052 	mrccc	0, 1, r2, cr13, cr2, {2}
 800a77c:	2e232520 	cfsh64cs	mvdx2, mvdx3, #16
 800a780:	000a5838 	andeq	r5, sl, r8, lsr r8
 800a784:	52414642 	subpl	r4, r1, #69206016	; 0x4200000
 800a788:	6c615620 	stclvs	6, cr5, [r1], #-128	; 0xffffff80
 800a78c:	3d206469 	cfstrscc	mvf6, [r0, #-420]!	; 0xfffffe5c
 800a790:	6425203e 	strtvs	r2, [r5], #-62	; 0xffffffc2
 800a794:	0000000a 	andeq	r0, r0, sl
 800a798:	52414642 	subpl	r4, r1, #69206016	; 0x4200000
 800a79c:	203e3d20 	eorscs	r3, lr, r0, lsr #26
 800a7a0:	382e2325 	stmdacc	lr!, {r0, r2, r5, r8, r9, sp}
 800a7a4:	00000a58 	andeq	r0, r0, r8, asr sl
 800a7a8:	52534648 	subspl	r4, r3, #72, 12	; 0x4800000
 800a7ac:	72614828 	rsbvc	r4, r1, #40, 16	; 0x280000
 800a7b0:	61462064 	cmpvs	r6, r4, rrx
 800a7b4:	20746c75 	rsbscs	r6, r4, r5, ror ip
 800a7b8:	73616552 	cmnvc	r1, #343932928	; 0x14800000
 800a7bc:	20296e6f 	eorcs	r6, r9, pc, ror #28
 800a7c0:	25203e3d 	strcs	r3, [r0, #-3645]!	; 0xfffff1c3
 800a7c4:	58382e23 	ldmdapl	r8!, {r0, r1, r5, r9, sl, fp, sp}
 800a7c8:	0000000a 	andeq	r0, r0, sl
 800a7cc:	6f6d654d 	svcvs	0x006d654d
 800a7d0:	4d207972 	stcmi	9, cr7, [r0, #-456]!	; 0xfffffe38
 800a7d4:	67616e61 	strbvs	r6, [r1, -r1, ror #28]!
 800a7d8:	6e656d65 	cdpvs	13, 6, cr6, cr5, cr5, {3}
 800a7dc:	61462074 	hvcvs	25092	; 0x6204
 800a7e0:	21746c75 	cmncs	r4, r5, ror ip
 800a7e4:	0000000a 	andeq	r0, r0, sl
 800a7e8:	20737542 	rsbscs	r7, r3, r2, asr #10
 800a7ec:	6c756146 	ldfvse	f6, [r5], #-280	; 0xfffffee8
 800a7f0:	000a2174 	andeq	r2, sl, r4, ror r1
 800a7f4:	67617355 			; <UNDEFINED> instruction: 0x67617355
 800a7f8:	61462065 	cmpvs	r6, r5, rrx
 800a7fc:	21746c75 	cmncs	r4, r5, ror ip
 800a800:	0000000a 	andeq	r0, r0, sl
 800a804:	20435653 	subcs	r5, r3, r3, asr r6
 800a808:	6c6c6143 	stfvse	f6, [ip], #-268	; 0xfffffef4
 800a80c:	0000000a 	andeq	r0, r0, sl
 800a810:	75626544 	strbvc	r6, [r2, #-1348]!	; 0xfffffabc
 800a814:	6e6f4d67 	cdpvs	13, 6, cr4, cr15, cr7, {3}
 800a818:	6c614320 	stclvs	3, cr4, [r1], #-128	; 0xffffff80
 800a81c:	00000a6c 	andeq	r0, r0, ip, ror #20
 800a820:	646e6550 	strbtvs	r6, [lr], #-1360	; 0xfffffab0
 800a824:	43205653 	teqmi	r0, #87031808	; 0x5300000
 800a828:	0a6c6c61 	beq	9b259b4 <__RO_LIMIT__+0x1b1b0fc>
 800a82c:	00000000 	andeq	r0, r0, r0
 800a830:	00003052 	andeq	r3, r0, r2, asr r0
 800a834:	00003152 	andeq	r3, r0, r2, asr r1
 800a838:	00003252 	andeq	r3, r0, r2, asr r2
 800a83c:	00003352 	andeq	r3, r0, r2, asr r3
 800a840:	00323152 	eorseq	r3, r2, r2, asr r1
 800a844:	0000524c 	andeq	r5, r0, ip, asr #4
 800a848:	00004152 	andeq	r4, r0, r2, asr r1
 800a84c:	52535078 	subspl	r5, r3, #120	; 0x78
 800a850:	00000000 	andeq	r0, r0, r0
 800a854:	00000043 	andeq	r0, r0, r3, asr #32
 800a858:	00464e49 	subeq	r4, r6, r9, asr #28
 800a85c:	00666e69 	rsbeq	r6, r6, r9, ror #28
 800a860:	004e414e 	subeq	r4, lr, lr, asr #2
 800a864:	006e616e 	rsbeq	r6, lr, lr, ror #2
 800a868:	33323130 	teqcc	r2, #48, 2
 800a86c:	37363534 			; <UNDEFINED> instruction: 0x37363534
 800a870:	42413938 	submi	r3, r1, #56, 18	; 0xe0000
 800a874:	46454443 	strbmi	r4, [r5], -r3, asr #8
 800a878:	00000000 	andeq	r0, r0, r0
 800a87c:	33323130 	teqcc	r2, #48, 2
 800a880:	37363534 			; <UNDEFINED> instruction: 0x37363534
 800a884:	62613938 	rsbvs	r3, r1, #56, 18	; 0xe0000
 800a888:	66656463 	strbtvs	r6, [r5], -r3, ror #8
 800a88c:	00000000 	andeq	r0, r0, r0
 800a890:	6c756e28 	ldclvs	14, cr6, [r5], #-160	; 0xffffff60
 800a894:	0000296c 	andeq	r2, r0, ip, ror #18
 800a898:	00000030 	andeq	r0, r0, r0, lsr r0
 800a89c:	69666e49 	stmdbvs	r6!, {r0, r3, r6, r9, sl, fp, sp, lr}^
 800a8a0:	7974696e 	ldmdbvc	r4!, {r1, r2, r3, r5, r6, r8, fp, sp, lr}^
 800a8a4:	00000000 	andeq	r0, r0, r0
 800a8a8:	004e614e 	subeq	r6, lr, lr, asr #2
 800a8ac:	49534f50 	ldmdbmi	r3, {r4, r6, r8, r9, sl, fp, lr}^
 800a8b0:	00000058 	andeq	r0, r0, r8, asr r0
 800a8b4:	0000002e 	andeq	r0, r0, lr, lsr #32

Disassembly of section .data:

20000000 <__RW_BASE__>:
20000000:	20000004 	andcs	r0, r0, r4

20000004 <impure_data>:
	...
20000024:	0800a854 	stmdaeq	r0, {r2, r4, r6, fp, sp, pc}
	...

200000f4 <lc_ctype_charset>:
200000f4:	49435341 	stmdbmi	r3, {r0, r6, r8, r9, ip, lr}^
200000f8:	00000049 	andeq	r0, r0, r9, asr #32
	...

20000114 <__mb_cur_max>:
20000114:	00000001 	andeq	r0, r0, r1

20000118 <lc_message_charset>:
20000118:	49435341 	stmdbmi	r3, {r0, r6, r8, r9, ip, lr}^
2000011c:	00000049 	andeq	r0, r0, r9, asr #32
	...

20000138 <lconv>:
20000138:	0800a8b4 	stmdaeq	r0, {r2, r4, r5, r7, fp, sp, pc}
2000013c:	0800a64c 	stmdaeq	r0, {r2, r3, r6, r9, sl, sp, pc}
20000140:	0800a64c 	stmdaeq	r0, {r2, r3, r6, r9, sl, sp, pc}
20000144:	0800a64c 	stmdaeq	r0, {r2, r3, r6, r9, sl, sp, pc}
20000148:	0800a64c 	stmdaeq	r0, {r2, r3, r6, r9, sl, sp, pc}
2000014c:	0800a64c 	stmdaeq	r0, {r2, r3, r6, r9, sl, sp, pc}
20000150:	0800a64c 	stmdaeq	r0, {r2, r3, r6, r9, sl, sp, pc}
20000154:	0800a64c 	stmdaeq	r0, {r2, r3, r6, r9, sl, sp, pc}
20000158:	0800a64c 	stmdaeq	r0, {r2, r3, r6, r9, sl, sp, pc}
2000015c:	0800a64c 	stmdaeq	r0, {r2, r3, r6, r9, sl, sp, pc}
20000160:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000164:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000168:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000016c:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>

20000170 <__malloc_av_>:
	...
20000178:	20000170 	andcs	r0, r0, r0, ror r1
2000017c:	20000170 	andcs	r0, r0, r0, ror r1
20000180:	20000178 	andcs	r0, r0, r8, ror r1
20000184:	20000178 	andcs	r0, r0, r8, ror r1
20000188:	20000180 	andcs	r0, r0, r0, lsl #3
2000018c:	20000180 	andcs	r0, r0, r0, lsl #3
20000190:	20000188 	andcs	r0, r0, r8, lsl #3
20000194:	20000188 	andcs	r0, r0, r8, lsl #3
20000198:	20000190 	mulcs	r0, r0, r1
2000019c:	20000190 	mulcs	r0, r0, r1
200001a0:	20000198 	mulcs	r0, r8, r1
200001a4:	20000198 	mulcs	r0, r8, r1
200001a8:	200001a0 	andcs	r0, r0, r0, lsr #3
200001ac:	200001a0 	andcs	r0, r0, r0, lsr #3
200001b0:	200001a8 	andcs	r0, r0, r8, lsr #3
200001b4:	200001a8 	andcs	r0, r0, r8, lsr #3
200001b8:	200001b0 			; <UNDEFINED> instruction: 0x200001b0
200001bc:	200001b0 			; <UNDEFINED> instruction: 0x200001b0
200001c0:	200001b8 			; <UNDEFINED> instruction: 0x200001b8
200001c4:	200001b8 			; <UNDEFINED> instruction: 0x200001b8
200001c8:	200001c0 	andcs	r0, r0, r0, asr #3
200001cc:	200001c0 	andcs	r0, r0, r0, asr #3
200001d0:	200001c8 	andcs	r0, r0, r8, asr #3
200001d4:	200001c8 	andcs	r0, r0, r8, asr #3
200001d8:	200001d0 	ldrdcs	r0, [r0], -r0	; <UNPREDICTABLE>
200001dc:	200001d0 	ldrdcs	r0, [r0], -r0	; <UNPREDICTABLE>
200001e0:	200001d8 	ldrdcs	r0, [r0], -r8
200001e4:	200001d8 	ldrdcs	r0, [r0], -r8
200001e8:	200001e0 	andcs	r0, r0, r0, ror #3
200001ec:	200001e0 	andcs	r0, r0, r0, ror #3
200001f0:	200001e8 	andcs	r0, r0, r8, ror #3
200001f4:	200001e8 	andcs	r0, r0, r8, ror #3
200001f8:	200001f0 	strdcs	r0, [r0], -r0	; <UNPREDICTABLE>
200001fc:	200001f0 	strdcs	r0, [r0], -r0	; <UNPREDICTABLE>
20000200:	200001f8 	strdcs	r0, [r0], -r8
20000204:	200001f8 	strdcs	r0, [r0], -r8
20000208:	20000200 	andcs	r0, r0, r0, lsl #4
2000020c:	20000200 	andcs	r0, r0, r0, lsl #4
20000210:	20000208 	andcs	r0, r0, r8, lsl #4
20000214:	20000208 	andcs	r0, r0, r8, lsl #4
20000218:	20000210 	andcs	r0, r0, r0, lsl r2
2000021c:	20000210 	andcs	r0, r0, r0, lsl r2
20000220:	20000218 	andcs	r0, r0, r8, lsl r2
20000224:	20000218 	andcs	r0, r0, r8, lsl r2
20000228:	20000220 	andcs	r0, r0, r0, lsr #4
2000022c:	20000220 	andcs	r0, r0, r0, lsr #4
20000230:	20000228 	andcs	r0, r0, r8, lsr #4
20000234:	20000228 	andcs	r0, r0, r8, lsr #4
20000238:	20000230 	andcs	r0, r0, r0, lsr r2
2000023c:	20000230 	andcs	r0, r0, r0, lsr r2
20000240:	20000238 	andcs	r0, r0, r8, lsr r2
20000244:	20000238 	andcs	r0, r0, r8, lsr r2
20000248:	20000240 	andcs	r0, r0, r0, asr #4
2000024c:	20000240 	andcs	r0, r0, r0, asr #4
20000250:	20000248 	andcs	r0, r0, r8, asr #4
20000254:	20000248 	andcs	r0, r0, r8, asr #4
20000258:	20000250 	andcs	r0, r0, r0, asr r2
2000025c:	20000250 	andcs	r0, r0, r0, asr r2
20000260:	20000258 	andcs	r0, r0, r8, asr r2
20000264:	20000258 	andcs	r0, r0, r8, asr r2
20000268:	20000260 	andcs	r0, r0, r0, ror #4
2000026c:	20000260 	andcs	r0, r0, r0, ror #4
20000270:	20000268 	andcs	r0, r0, r8, ror #4
20000274:	20000268 	andcs	r0, r0, r8, ror #4
20000278:	20000270 	andcs	r0, r0, r0, ror r2
2000027c:	20000270 	andcs	r0, r0, r0, ror r2
20000280:	20000278 	andcs	r0, r0, r8, ror r2
20000284:	20000278 	andcs	r0, r0, r8, ror r2
20000288:	20000280 	andcs	r0, r0, r0, lsl #5
2000028c:	20000280 	andcs	r0, r0, r0, lsl #5
20000290:	20000288 	andcs	r0, r0, r8, lsl #5
20000294:	20000288 	andcs	r0, r0, r8, lsl #5
20000298:	20000290 	mulcs	r0, r0, r2
2000029c:	20000290 	mulcs	r0, r0, r2
200002a0:	20000298 	mulcs	r0, r8, r2
200002a4:	20000298 	mulcs	r0, r8, r2
200002a8:	200002a0 	andcs	r0, r0, r0, lsr #5
200002ac:	200002a0 	andcs	r0, r0, r0, lsr #5
200002b0:	200002a8 	andcs	r0, r0, r8, lsr #5
200002b4:	200002a8 	andcs	r0, r0, r8, lsr #5
200002b8:	200002b0 			; <UNDEFINED> instruction: 0x200002b0
200002bc:	200002b0 			; <UNDEFINED> instruction: 0x200002b0
200002c0:	200002b8 			; <UNDEFINED> instruction: 0x200002b8
200002c4:	200002b8 			; <UNDEFINED> instruction: 0x200002b8
200002c8:	200002c0 	andcs	r0, r0, r0, asr #5
200002cc:	200002c0 	andcs	r0, r0, r0, asr #5
200002d0:	200002c8 	andcs	r0, r0, r8, asr #5
200002d4:	200002c8 	andcs	r0, r0, r8, asr #5
200002d8:	200002d0 	ldrdcs	r0, [r0], -r0	; <UNPREDICTABLE>
200002dc:	200002d0 	ldrdcs	r0, [r0], -r0	; <UNPREDICTABLE>
200002e0:	200002d8 	ldrdcs	r0, [r0], -r8
200002e4:	200002d8 	ldrdcs	r0, [r0], -r8
200002e8:	200002e0 	andcs	r0, r0, r0, ror #5
200002ec:	200002e0 	andcs	r0, r0, r0, ror #5
200002f0:	200002e8 	andcs	r0, r0, r8, ror #5
200002f4:	200002e8 	andcs	r0, r0, r8, ror #5
200002f8:	200002f0 	strdcs	r0, [r0], -r0	; <UNPREDICTABLE>
200002fc:	200002f0 	strdcs	r0, [r0], -r0	; <UNPREDICTABLE>
20000300:	200002f8 	strdcs	r0, [r0], -r8
20000304:	200002f8 	strdcs	r0, [r0], -r8
20000308:	20000300 	andcs	r0, r0, r0, lsl #6
2000030c:	20000300 	andcs	r0, r0, r0, lsl #6
20000310:	20000308 	andcs	r0, r0, r8, lsl #6
20000314:	20000308 	andcs	r0, r0, r8, lsl #6
20000318:	20000310 	andcs	r0, r0, r0, lsl r3
2000031c:	20000310 	andcs	r0, r0, r0, lsl r3
20000320:	20000318 	andcs	r0, r0, r8, lsl r3
20000324:	20000318 	andcs	r0, r0, r8, lsl r3
20000328:	20000320 	andcs	r0, r0, r0, lsr #6
2000032c:	20000320 	andcs	r0, r0, r0, lsr #6
20000330:	20000328 	andcs	r0, r0, r8, lsr #6
20000334:	20000328 	andcs	r0, r0, r8, lsr #6
20000338:	20000330 	andcs	r0, r0, r0, lsr r3
2000033c:	20000330 	andcs	r0, r0, r0, lsr r3
20000340:	20000338 	andcs	r0, r0, r8, lsr r3
20000344:	20000338 	andcs	r0, r0, r8, lsr r3
20000348:	20000340 	andcs	r0, r0, r0, asr #6
2000034c:	20000340 	andcs	r0, r0, r0, asr #6
20000350:	20000348 	andcs	r0, r0, r8, asr #6
20000354:	20000348 	andcs	r0, r0, r8, asr #6
20000358:	20000350 	andcs	r0, r0, r0, asr r3
2000035c:	20000350 	andcs	r0, r0, r0, asr r3
20000360:	20000358 	andcs	r0, r0, r8, asr r3
20000364:	20000358 	andcs	r0, r0, r8, asr r3
20000368:	20000360 	andcs	r0, r0, r0, ror #6
2000036c:	20000360 	andcs	r0, r0, r0, ror #6
20000370:	20000368 	andcs	r0, r0, r8, ror #6
20000374:	20000368 	andcs	r0, r0, r8, ror #6
20000378:	20000370 	andcs	r0, r0, r0, ror r3
2000037c:	20000370 	andcs	r0, r0, r0, ror r3
20000380:	20000378 	andcs	r0, r0, r8, ror r3
20000384:	20000378 	andcs	r0, r0, r8, ror r3
20000388:	20000380 	andcs	r0, r0, r0, lsl #7
2000038c:	20000380 	andcs	r0, r0, r0, lsl #7
20000390:	20000388 	andcs	r0, r0, r8, lsl #7
20000394:	20000388 	andcs	r0, r0, r8, lsl #7
20000398:	20000390 	mulcs	r0, r0, r3
2000039c:	20000390 	mulcs	r0, r0, r3
200003a0:	20000398 	mulcs	r0, r8, r3
200003a4:	20000398 	mulcs	r0, r8, r3
200003a8:	200003a0 	andcs	r0, r0, r0, lsr #7
200003ac:	200003a0 	andcs	r0, r0, r0, lsr #7
200003b0:	200003a8 	andcs	r0, r0, r8, lsr #7
200003b4:	200003a8 	andcs	r0, r0, r8, lsr #7
200003b8:	200003b0 			; <UNDEFINED> instruction: 0x200003b0
200003bc:	200003b0 			; <UNDEFINED> instruction: 0x200003b0
200003c0:	200003b8 			; <UNDEFINED> instruction: 0x200003b8
200003c4:	200003b8 			; <UNDEFINED> instruction: 0x200003b8
200003c8:	200003c0 	andcs	r0, r0, r0, asr #7
200003cc:	200003c0 	andcs	r0, r0, r0, asr #7
200003d0:	200003c8 	andcs	r0, r0, r8, asr #7
200003d4:	200003c8 	andcs	r0, r0, r8, asr #7
200003d8:	200003d0 	ldrdcs	r0, [r0], -r0	; <UNPREDICTABLE>
200003dc:	200003d0 	ldrdcs	r0, [r0], -r0	; <UNPREDICTABLE>
200003e0:	200003d8 	ldrdcs	r0, [r0], -r8
200003e4:	200003d8 	ldrdcs	r0, [r0], -r8
200003e8:	200003e0 	andcs	r0, r0, r0, ror #7
200003ec:	200003e0 	andcs	r0, r0, r0, ror #7
200003f0:	200003e8 	andcs	r0, r0, r8, ror #7
200003f4:	200003e8 	andcs	r0, r0, r8, ror #7
200003f8:	200003f0 	strdcs	r0, [r0], -r0	; <UNPREDICTABLE>
200003fc:	200003f0 	strdcs	r0, [r0], -r0	; <UNPREDICTABLE>
20000400:	200003f8 	strdcs	r0, [r0], -r8
20000404:	200003f8 	strdcs	r0, [r0], -r8
20000408:	20000400 	andcs	r0, r0, r0, lsl #8
2000040c:	20000400 	andcs	r0, r0, r0, lsl #8
20000410:	20000408 	andcs	r0, r0, r8, lsl #8
20000414:	20000408 	andcs	r0, r0, r8, lsl #8
20000418:	20000410 	andcs	r0, r0, r0, lsl r4
2000041c:	20000410 	andcs	r0, r0, r0, lsl r4
20000420:	20000418 	andcs	r0, r0, r8, lsl r4
20000424:	20000418 	andcs	r0, r0, r8, lsl r4
20000428:	20000420 	andcs	r0, r0, r0, lsr #8
2000042c:	20000420 	andcs	r0, r0, r0, lsr #8
20000430:	20000428 	andcs	r0, r0, r8, lsr #8
20000434:	20000428 	andcs	r0, r0, r8, lsr #8
20000438:	20000430 	andcs	r0, r0, r0, lsr r4
2000043c:	20000430 	andcs	r0, r0, r0, lsr r4
20000440:	20000438 	andcs	r0, r0, r8, lsr r4
20000444:	20000438 	andcs	r0, r0, r8, lsr r4
20000448:	20000440 	andcs	r0, r0, r0, asr #8
2000044c:	20000440 	andcs	r0, r0, r0, asr #8
20000450:	20000448 	andcs	r0, r0, r8, asr #8
20000454:	20000448 	andcs	r0, r0, r8, asr #8
20000458:	20000450 	andcs	r0, r0, r0, asr r4
2000045c:	20000450 	andcs	r0, r0, r0, asr r4
20000460:	20000458 	andcs	r0, r0, r8, asr r4
20000464:	20000458 	andcs	r0, r0, r8, asr r4
20000468:	20000460 	andcs	r0, r0, r0, ror #8
2000046c:	20000460 	andcs	r0, r0, r0, ror #8
20000470:	20000468 	andcs	r0, r0, r8, ror #8
20000474:	20000468 	andcs	r0, r0, r8, ror #8
20000478:	20000470 	andcs	r0, r0, r0, ror r4
2000047c:	20000470 	andcs	r0, r0, r0, ror r4
20000480:	20000478 	andcs	r0, r0, r8, ror r4
20000484:	20000478 	andcs	r0, r0, r8, ror r4
20000488:	20000480 	andcs	r0, r0, r0, lsl #9
2000048c:	20000480 	andcs	r0, r0, r0, lsl #9
20000490:	20000488 	andcs	r0, r0, r8, lsl #9
20000494:	20000488 	andcs	r0, r0, r8, lsl #9
20000498:	20000490 	mulcs	r0, r0, r4
2000049c:	20000490 	mulcs	r0, r0, r4
200004a0:	20000498 	mulcs	r0, r8, r4
200004a4:	20000498 	mulcs	r0, r8, r4
200004a8:	200004a0 	andcs	r0, r0, r0, lsr #9
200004ac:	200004a0 	andcs	r0, r0, r0, lsr #9
200004b0:	200004a8 	andcs	r0, r0, r8, lsr #9
200004b4:	200004a8 	andcs	r0, r0, r8, lsr #9
200004b8:	200004b0 			; <UNDEFINED> instruction: 0x200004b0
200004bc:	200004b0 			; <UNDEFINED> instruction: 0x200004b0
200004c0:	200004b8 			; <UNDEFINED> instruction: 0x200004b8
200004c4:	200004b8 			; <UNDEFINED> instruction: 0x200004b8
200004c8:	200004c0 	andcs	r0, r0, r0, asr #9
200004cc:	200004c0 	andcs	r0, r0, r0, asr #9
200004d0:	200004c8 	andcs	r0, r0, r8, asr #9
200004d4:	200004c8 	andcs	r0, r0, r8, asr #9
200004d8:	200004d0 	ldrdcs	r0, [r0], -r0	; <UNPREDICTABLE>
200004dc:	200004d0 	ldrdcs	r0, [r0], -r0	; <UNPREDICTABLE>
200004e0:	200004d8 	ldrdcs	r0, [r0], -r8
200004e4:	200004d8 	ldrdcs	r0, [r0], -r8
200004e8:	200004e0 	andcs	r0, r0, r0, ror #9
200004ec:	200004e0 	andcs	r0, r0, r0, ror #9
200004f0:	200004e8 	andcs	r0, r0, r8, ror #9
200004f4:	200004e8 	andcs	r0, r0, r8, ror #9
200004f8:	200004f0 	strdcs	r0, [r0], -r0	; <UNPREDICTABLE>
200004fc:	200004f0 	strdcs	r0, [r0], -r0	; <UNPREDICTABLE>
20000500:	200004f8 	strdcs	r0, [r0], -r8
20000504:	200004f8 	strdcs	r0, [r0], -r8
20000508:	20000500 	andcs	r0, r0, r0, lsl #10
2000050c:	20000500 	andcs	r0, r0, r0, lsl #10
20000510:	20000508 	andcs	r0, r0, r8, lsl #10
20000514:	20000508 	andcs	r0, r0, r8, lsl #10
20000518:	20000510 	andcs	r0, r0, r0, lsl r5
2000051c:	20000510 	andcs	r0, r0, r0, lsl r5
20000520:	20000518 	andcs	r0, r0, r8, lsl r5
20000524:	20000518 	andcs	r0, r0, r8, lsl r5
20000528:	20000520 	andcs	r0, r0, r0, lsr #10
2000052c:	20000520 	andcs	r0, r0, r0, lsr #10
20000530:	20000528 	andcs	r0, r0, r8, lsr #10
20000534:	20000528 	andcs	r0, r0, r8, lsr #10
20000538:	20000530 	andcs	r0, r0, r0, lsr r5
2000053c:	20000530 	andcs	r0, r0, r0, lsr r5
20000540:	20000538 	andcs	r0, r0, r8, lsr r5
20000544:	20000538 	andcs	r0, r0, r8, lsr r5
20000548:	20000540 	andcs	r0, r0, r0, asr #10
2000054c:	20000540 	andcs	r0, r0, r0, asr #10
20000550:	20000548 	andcs	r0, r0, r8, asr #10
20000554:	20000548 	andcs	r0, r0, r8, asr #10
20000558:	20000550 	andcs	r0, r0, r0, asr r5
2000055c:	20000550 	andcs	r0, r0, r0, asr r5
20000560:	20000558 	andcs	r0, r0, r8, asr r5
20000564:	20000558 	andcs	r0, r0, r8, asr r5
20000568:	20000560 	andcs	r0, r0, r0, ror #10
2000056c:	20000560 	andcs	r0, r0, r0, ror #10
20000570:	20000568 	andcs	r0, r0, r8, ror #10
20000574:	20000568 	andcs	r0, r0, r8, ror #10

20000578 <__malloc_sbrk_base>:
20000578:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff

2000057c <__malloc_trim_threshold>:
2000057c:	00020000 	andeq	r0, r2, r0

Disassembly of section .bss:

20000580 <__ZI_BASE__>:
20000580:	00000000 	andeq	r0, r0, r0

20000584 <SysTick_Flag>:
20000584:	00000000 	andeq	r0, r0, r0

20000588 <Key_Value>:
20000588:	00000000 	andeq	r0, r0, r0

2000058c <TIM4_Expired>:
2000058c:	00000000 	andeq	r0, r0, r0

20000590 <Uart1_Rx_Data>:
20000590:	00000000 	andeq	r0, r0, r0

20000594 <Uart1_Rx_In>:
20000594:	00000000 	andeq	r0, r0, r0

20000598 <_PathLocale>:
20000598:	00000000 	andeq	r0, r0, r0

2000059c <__mlocale_changed>:
2000059c:	00000000 	andeq	r0, r0, r0

200005a0 <__nlocale_changed>:
200005a0:	00000000 	andeq	r0, r0, r0

200005a4 <__malloc_top_pad>:
200005a4:	00000000 	andeq	r0, r0, r0

200005a8 <__malloc_current_mallinfo>:
	...

200005d0 <__malloc_max_sbrked_mem>:
200005d0:	00000000 	andeq	r0, r0, r0

200005d4 <__malloc_max_total_mem>:
200005d4:	00000000 	andeq	r0, r0, r0

200005d8 <__ZI_LIMIT__>:
200005d8:	00000000 	andeq	r0, r0, r0

Disassembly of section .debug_info:

00000000 <.debug_info>:
       0:	000001c7 	andeq	r0, r0, r7, asr #3
       4:	00000004 	andeq	r0, r0, r4
       8:	01040000 	mrseq	r0, (UNDEF: 4)
       c:	000000ef 	andeq	r0, r0, pc, ror #1
      10:	00003201 	andeq	r3, r0, r1, lsl #4
      14:	00009200 	andeq	r9, r0, r0, lsl #4
      18:	0031ec00 	eorseq	lr, r1, r0, lsl #24
      1c:	00005808 	andeq	r5, r0, r8, lsl #16
      20:	00000000 	andeq	r0, r0, r0
      24:	06010200 	streq	r0, [r1], -r0, lsl #4
      28:	0000006d 	andeq	r0, r0, sp, rrx
      2c:	6b080102 	blvs	20043c <__RW_SIZE__+0x1ffebc>
      30:	02000000 	andeq	r0, r0, #0
      34:	01990502 	orrseq	r0, r9, r2, lsl #10
      38:	02020000 	andeq	r0, r2, #0
      3c:	00004307 	andeq	r4, r0, r7, lsl #6
      40:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
      44:	00000005 	andeq	r0, r0, r5
      48:	0001af03 	andeq	sl, r1, r3, lsl #30
      4c:	53500300 	cmppl	r0, #0, 6
      50:	02000000 	andeq	r0, r0, #0
      54:	00dd0704 	sbcseq	r0, sp, r4, lsl #14
      58:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
      5c:	00000005 	andeq	r0, r0, r5
      60:	07080200 	streq	r0, [r8, -r0, lsl #4]
      64:	000000d8 	ldrdeq	r0, [r0], -r8
      68:	69050404 	stmdbvs	r5, {r2, sl}
      6c:	0200746e 	andeq	r7, r0, #1845493760	; 0x6e000000
      70:	00e20704 	rsceq	r0, r2, r4, lsl #14
      74:	04020000 	streq	r0, [r2], #-0
      78:	00018507 	andeq	r8, r1, r7, lsl #10
      7c:	00480500 	subeq	r0, r8, r0, lsl #10
      80:	24060000 	strcs	r0, [r6], #-0
      84:	fe038502 	cdp2	5, 0, cr8, cr3, cr2, {0}
      88:	07000000 	streq	r0, [r0, -r0]
      8c:	00524341 	subseq	r4, r2, r1, asr #6
      90:	7d038702 	stcvc	7, cr8, [r3, #-8]
      94:	00000000 	andeq	r0, r0, r0
      98:	00006608 	andeq	r6, r0, r8, lsl #12
      9c:	03880200 	orreq	r0, r8, #0, 4
      a0:	0000007d 	andeq	r0, r0, sp, ror r0
      a4:	00630804 	rsbeq	r0, r3, r4, lsl #16
      a8:	89020000 	stmdbhi	r2, {}	; <UNPREDICTABLE>
      ac:	00007d03 	andeq	r7, r0, r3, lsl #26
      b0:	53070800 	movwpl	r0, #30720	; 0x7800
      b4:	8a020052 	bhi	80204 <__RW_SIZE__+0x7fc84>
      b8:	00007d03 	andeq	r7, r0, r3, lsl #26
      bc:	43070c00 	movwmi	r0, #31744	; 0x7c00
      c0:	8b020052 	blhi	80210 <__RW_SIZE__+0x7fc90>
      c4:	00007d03 	andeq	r7, r0, r3, lsl #26
      c8:	41071000 	mrsmi	r1, (UNDEF: 7)
      cc:	8c020052 	stchi	0, cr0, [r2], {82}	; 0x52
      d0:	00007d03 	andeq	r7, r0, r3, lsl #26
      d4:	79081400 	stmdbvc	r8, {sl, ip}
      d8:	02000000 	andeq	r0, r0, #0
      dc:	007d038d 	rsbseq	r0, sp, sp, lsl #7
      e0:	07180000 	ldreq	r0, [r8, -r0]
      e4:	0052424f 	subseq	r4, r2, pc, asr #4
      e8:	7d038e02 	stcvc	14, cr8, [r3, #-8]
      ec:	1c000000 	stcne	0, cr0, [r0], {-0}
      f0:	00002d08 	andeq	r2, r0, r8, lsl #26
      f4:	038f0200 	orreq	r0, pc, #0, 4
      f8:	0000007d 	andeq	r0, r0, sp, ror r0
      fc:	18090020 	stmdane	r9, {r5}
     100:	02000000 	andeq	r0, r0, #0
     104:	00820398 	umulleq	r0, r2, r8, r3
     108:	28060000 	stmdacs	r6, {}	; <UNPREDICTABLE>
     10c:	95043402 	strls	r3, [r4, #-1026]	; 0xfffffbfe
     110:	07000001 	streq	r0, [r0, -r1]
     114:	02005243 	andeq	r5, r0, #805306372	; 0x30000004
     118:	007d0436 	rsbseq	r0, sp, r6, lsr r4
     11c:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
     120:	00000013 	andeq	r0, r0, r3, lsl r0
     124:	7d043702 	stcvc	7, cr3, [r4, #-8]
     128:	04000000 	streq	r0, [r0], #-0
     12c:	52494307 	subpl	r4, r9, #469762048	; 0x1c000000
     130:	04380200 	ldrteq	r0, [r8], #-512	; 0xfffffe00
     134:	0000007d 	andeq	r0, r0, sp, ror r0
     138:	00cf0808 	sbceq	r0, pc, r8, lsl #16
     13c:	39020000 	stmdbcc	r2, {}	; <UNPREDICTABLE>
     140:	00007d04 	andeq	r7, r0, r4, lsl #26
     144:	3a080c00 	bcc	20314c <__RW_SIZE__+0x202bcc>
     148:	02000000 	andeq	r0, r0, #0
     14c:	007d043a 	rsbseq	r0, sp, sl, lsr r4
     150:	08100000 	ldmdaeq	r0, {}	; <UNPREDICTABLE>
     154:	00000026 	andeq	r0, r0, r6, lsr #32
     158:	7d043b02 	vstrvc	d3, [r4, #-8]
     15c:	14000000 	strne	r0, [r0], #-0
     160:	00008208 	andeq	r8, r0, r8, lsl #4
     164:	043c0200 	ldrteq	r0, [ip], #-512	; 0xfffffe00
     168:	0000007d 	andeq	r0, r0, sp, ror r0
     16c:	008a0818 	addeq	r0, sl, r8, lsl r8
     170:	3d020000 	stccc	0, cr0, [r2, #-0]
     174:	00007d04 	andeq	r7, r0, r4, lsl #26
     178:	0e081c00 	cdpeq	12, 0, cr1, cr8, cr0, {0}
     17c:	02000000 	andeq	r0, r0, #0
     180:	007d043e 	rsbseq	r0, sp, lr, lsr r4
     184:	07200000 	streq	r0, [r0, -r0]!
     188:	00525343 	subseq	r5, r2, r3, asr #6
     18c:	7d043f02 	stcvc	15, cr3, [r4, #-8]
     190:	24000000 	strcs	r0, [r0], #-0
     194:	01a30900 			; <UNDEFINED> instruction: 0x01a30900
     198:	4a020000 	bmi	801a0 <__RW_SIZE__+0x7fc20>
     19c:	00010a04 	andeq	r0, r1, r4, lsl #20
     1a0:	08010200 	stmdaeq	r1, {r9}
     1a4:	00000074 	andeq	r0, r0, r4, ror r0
     1a8:	00018e0a 	andeq	r8, r1, sl, lsl #28
     1ac:	ec030100 	stfs	f0, [r3], {-0}
     1b0:	58080031 	stmdapl	r8, {r0, r4, r5}
     1b4:	01000000 	mrseq	r0, (UNDEF: 0)
     1b8:	00560b9c 			; <UNDEFINED> instruction: 0x00560b9c
     1bc:	ce040000 	cdpgt	0, 0, cr0, cr4, cr0, {0}
     1c0:	0001c506 	andeq	ip, r1, r6, lsl #10
     1c4:	00680500 	rsbeq	r0, r8, r0, lsl #10
     1c8:	05000000 	streq	r0, [r0, #-0]
     1cc:	04000005 	streq	r0, [r0], #-5
     1d0:	00009f00 	andeq	r9, r0, r0, lsl #30
     1d4:	ef010400 	svc	0x00010400
     1d8:	01000000 	mrseq	r0, (UNDEF: 0)
     1dc:	00000204 	andeq	r0, r0, r4, lsl #4
     1e0:	00000092 	muleq	r0, r2, r0
	...
     1ec:	000000a7 	andeq	r0, r0, r7, lsr #1
     1f0:	6d060102 	stfvss	f0, [r6, #-8]
     1f4:	03000000 	movweq	r0, #0
     1f8:	00000273 	andeq	r0, r0, r3, ror r2
     1fc:	00372a02 	eorseq	r2, r7, r2, lsl #20
     200:	01020000 	mrseq	r0, (UNDEF: 2)
     204:	00006b08 	andeq	r6, r0, r8, lsl #22
     208:	02d10300 	sbcseq	r0, r1, #0, 6
     20c:	35020000 	strcc	r0, [r2, #-0]
     210:	00000049 	andeq	r0, r0, r9, asr #32
     214:	99050202 	stmdbls	r5, {r1, r9}
     218:	03000001 	movweq	r0, #1
     21c:	000002d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     220:	005b3602 	subseq	r3, fp, r2, lsl #12
     224:	02020000 	andeq	r0, r2, #0
     228:	00004307 	andeq	r4, r0, r7, lsl #6
     22c:	01b00300 	lslseq	r0, r0, #6
     230:	4f020000 	svcmi	0x00020000
     234:	0000006d 	andeq	r0, r0, sp, rrx
     238:	05050402 	streq	r0, [r5, #-1026]	; 0xfffffbfe
     23c:	03000000 	movweq	r0, #0
     240:	000001af 	andeq	r0, r0, pc, lsr #3
     244:	007f5002 	rsbseq	r5, pc, r2
     248:	04020000 	streq	r0, [r2], #-0
     24c:	0000dd07 	andeq	sp, r0, r7, lsl #26
     250:	05080200 	streq	r0, [r8, #-512]	; 0xfffffe00
     254:	00000000 	andeq	r0, r0, r0
     258:	d8070802 	stmdale	r7, {r1, fp}
     25c:	04000000 	streq	r0, [r0], #-0
     260:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
     264:	04020074 	streq	r0, [r2], #-116	; 0xffffff8c
     268:	0000e207 	andeq	lr, r0, r7, lsl #4
     26c:	02230500 	eoreq	r0, r3, #0, 10
     270:	bf010000 	svclt	0x00010000
     274:	00007401 	andeq	r7, r0, r1, lsl #8
     278:	00324400 	eorseq	r4, r2, r0, lsl #8
     27c:	00000808 	andeq	r0, r0, r8, lsl #16
     280:	cd9c0100 	ldfgts	f0, [ip]
     284:	06000000 	streq	r0, [r0], -r0
     288:	0000027b 	andeq	r0, r0, fp, ror r2
     28c:	7401c101 	strvc	ip, [r1], #-257	; 0xfffffeff
	...
     298:	00022d07 	andeq	r2, r2, r7, lsl #26
     29c:	01d20100 	bicseq	r0, r2, r0, lsl #2
     2a0:	0800324c 	stmdaeq	r0, {r2, r3, r6, r9, ip, sp}
     2a4:	00000006 	andeq	r0, r0, r6
     2a8:	00f29c01 	rscseq	r9, r2, r1, lsl #24
     2ac:	eb080000 	bl	2002b4 <__RW_SIZE__+0x1ffd34>
     2b0:	01000001 	tsteq	r0, r1
     2b4:	007401d2 	ldrsbteq	r0, [r4], #-18	; 0xffffffee
     2b8:	50010000 	andpl	r0, r1, r0
     2bc:	020f0500 	andeq	r0, pc, #0, 10
     2c0:	e1010000 	mrs	r0, (UNDEF: 1)
     2c4:	00007401 	andeq	r7, r0, r1, lsl #8
     2c8:	00325400 	eorseq	r5, r2, r0, lsl #8
     2cc:	00000808 	andeq	r0, r0, r8, lsl #16
     2d0:	1d9c0100 	ldfnes	f0, [ip]
     2d4:	06000001 	streq	r0, [r0], -r1
     2d8:	0000027b 	andeq	r0, r0, fp, ror r2
     2dc:	7401e301 	strvc	lr, [r1], #-769	; 0xfffffcff
     2e0:	1f000000 	svcne	0x00000000
     2e4:	00000000 	andeq	r0, r0, r0
     2e8:	00021907 	andeq	r1, r2, r7, lsl #18
     2ec:	01f40100 	mvnseq	r0, r0, lsl #2
     2f0:	0800325c 	stmdaeq	r0, {r2, r3, r4, r6, r9, ip, sp}
     2f4:	00000006 	andeq	r0, r0, r6
     2f8:	01429c01 	cmpeq	r2, r1, lsl #24
     2fc:	8a080000 	bhi	200304 <__RW_SIZE__+0x1ffd84>
     300:	01000002 	tsteq	r0, r2
     304:	007401f4 	ldrshteq	r0, [r4], #-20	; 0xffffffec
     308:	50010000 	andpl	r0, r1, r0
     30c:	02c20500 	sbceq	r0, r2, #0, 10
     310:	01010000 	mrseq	r0, (UNDEF: 1)
     314:	00007402 	andeq	r7, r0, r2, lsl #8
     318:	00326400 	eorseq	r6, r2, r0, lsl #8
     31c:	00000608 	andeq	r0, r0, r8, lsl #12
     320:	6d9c0100 	ldfvss	f0, [ip]
     324:	06000001 	streq	r0, [r0], -r1
     328:	0000027b 	andeq	r0, r0, fp, ror r2
     32c:	74020301 	strvc	r0, [r2], #-769	; 0xfffffcff
     330:	3e000000 	cdpcc	0, 0, cr0, cr0, cr0, {0}
     334:	00000000 	andeq	r0, r0, r0
     338:	00026507 	andeq	r6, r2, r7, lsl #10
     33c:	02100100 	andseq	r0, r0, #0, 2
     340:	0800326c 	stmdaeq	r0, {r2, r3, r5, r6, r9, ip, sp}
     344:	00000006 	andeq	r0, r0, r6
     348:	01929c01 	orrseq	r9, r2, r1, lsl #24
     34c:	d4080000 	strle	r0, [r8], #-0
     350:	01000001 	tsteq	r0, r1
     354:	00740210 	rsbseq	r0, r4, r0, lsl r2
     358:	50010000 	andpl	r0, r1, r0
     35c:	023f0500 	eorseq	r0, pc, #0, 10
     360:	1c010000 	stcne	0, cr0, [r1], {-0}
     364:	00007402 	andeq	r7, r0, r2, lsl #8
     368:	00327400 	eorseq	r7, r2, r0, lsl #8
     36c:	00000608 	andeq	r0, r0, r8, lsl #12
     370:	bd9c0100 	ldflts	f0, [ip]
     374:	06000001 	streq	r0, [r0], -r1
     378:	0000027b 	andeq	r0, r0, fp, ror r2
     37c:	74021e01 	strvc	r1, [r2], #-3585	; 0xfffff1ff
     380:	5d000000 	stcpl	0, cr0, [r0, #-0]
     384:	00000000 	andeq	r0, r0, r0
     388:	00029907 	andeq	r9, r2, r7, lsl #18
     38c:	022b0100 	eoreq	r0, fp, #0, 2
     390:	0800327c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r9, ip, sp}
     394:	00000006 	andeq	r0, r0, r6
     398:	01e29c01 	mvneq	r9, r1, lsl #24
     39c:	e3080000 	movw	r0, #32768	; 0x8000
     3a0:	01000001 	tsteq	r0, r1
     3a4:	0074022b 	rsbseq	r0, r4, fp, lsr #4
     3a8:	50010000 	andpl	r0, r1, r0
     3ac:	02f40500 	rscseq	r0, r4, #0, 10
     3b0:	37010000 	strcc	r0, [r1, -r0]
     3b4:	00007402 	andeq	r7, r0, r2, lsl #8
     3b8:	00328400 	eorseq	r8, r2, r0, lsl #8
     3bc:	00000608 	andeq	r0, r0, r8, lsl #12
     3c0:	0d9c0100 	ldfeqs	f0, [ip]
     3c4:	06000002 	streq	r0, [r0], -r2
     3c8:	0000027b 	andeq	r0, r0, fp, ror r2
     3cc:	74023901 	strvc	r3, [r2], #-2305	; 0xfffff6ff
     3d0:	7c000000 	stcvc	0, cr0, [r0], {-0}
     3d4:	00000000 	andeq	r0, r0, r0
     3d8:	00024d07 	andeq	r4, r2, r7, lsl #26
     3dc:	02460100 	subeq	r0, r6, #0, 2
     3e0:	0800328c 	stmdaeq	r0, {r2, r3, r7, r9, ip, sp}
     3e4:	00000006 	andeq	r0, r0, r6
     3e8:	02329c01 	eorseq	r9, r2, #256	; 0x100
     3ec:	fa080000 	blx	2003f4 <__RW_SIZE__+0x1ffe74>
     3f0:	01000001 	tsteq	r0, r1
     3f4:	00740246 	rsbseq	r0, r4, r6, asr #4
     3f8:	50010000 	andpl	r0, r1, r0
     3fc:	02ad0500 	adceq	r0, sp, #0, 10
     400:	52010000 	andpl	r0, r1, #0
     404:	00007402 	andeq	r7, r0, r2, lsl #8
     408:	00329400 	eorseq	r9, r2, r0, lsl #8
     40c:	00000608 	andeq	r0, r0, r8, lsl #12
     410:	5d9c0100 	ldfpls	f0, [ip]
     414:	06000002 	streq	r0, [r0], -r2
     418:	0000027b 	andeq	r0, r0, fp, ror r2
     41c:	74025401 	strvc	r5, [r2], #-1025	; 0xfffffbff
     420:	9b000000 	blls	428 <MSP_SIZE+0x28>
     424:	00000000 	andeq	r0, r0, r0
     428:	0001c607 	andeq	ip, r1, r7, lsl #12
     42c:	02610100 	rsbeq	r0, r1, #0, 2
     430:	0800329c 	stmdaeq	r0, {r2, r3, r4, r7, r9, ip, sp}
     434:	00000006 	andeq	r0, r0, r6
     438:	02829c01 	addeq	r9, r2, #256	; 0x100
     43c:	5d080000 	stcpl	0, cr0, [r8, #-0]
     440:	01000002 	tsteq	r0, r2
     444:	00740261 	rsbseq	r0, r4, r1, ror #4
     448:	50010000 	andpl	r0, r1, r0
     44c:	02a70500 	adceq	r0, r7, #0, 10
     450:	6f010000 	svcvs	0x00010000
     454:	00007402 	andeq	r7, r0, r2, lsl #8
     458:	0032a400 	eorseq	sl, r2, r0, lsl #8
     45c:	00000408 	andeq	r0, r0, r8, lsl #8
     460:	bd9c0100 	ldflts	f0, [ip]
     464:	09000002 	stmdbeq	r0, {r1}
     468:	000001d4 	ldrdeq	r0, [r0], -r4
     46c:	74026f01 	strvc	r6, [r2], #-3841	; 0xfffff0ff
     470:	ba000000 	blt	478 <MSP_SIZE+0x78>
     474:	06000000 	streq	r0, [r0], -r0
     478:	0000027b 	andeq	r0, r0, fp, ror r2
     47c:	74027101 	strvc	r7, [r2], #-257	; 0xfffffeff
     480:	db000000 	blle	488 <MSP_SIZE+0x88>
     484:	00000000 	andeq	r0, r0, r0
     488:	00023705 	andeq	r3, r2, r5, lsl #14
     48c:	027f0100 	rsbseq	r0, pc, #0, 2
     490:	00000074 	andeq	r0, r0, r4, ror r0
     494:	080032a8 	stmdaeq	r0, {r3, r5, r7, r9, ip, sp}
     498:	00000004 	andeq	r0, r0, r4
     49c:	02f89c01 	rscseq	r9, r8, #256	; 0x100
     4a0:	d4090000 	strle	r0, [r9], #-0
     4a4:	01000001 	tsteq	r0, r1
     4a8:	0050027f 	subseq	r0, r0, pc, ror r2
     4ac:	00fa0000 	rscseq	r0, sl, r0
     4b0:	7b060000 	blvc	1804b8 <__RW_SIZE__+0x17ff38>
     4b4:	01000002 	tsteq	r0, r2
     4b8:	00740281 	rsbseq	r0, r4, r1, lsl #5
     4bc:	011b0000 	tsteq	fp, r0
     4c0:	05000000 	streq	r0, [r0, #-0]
     4c4:	00000282 	andeq	r0, r0, r2, lsl #5
     4c8:	62028f01 	andvs	r8, r2, #1, 30
     4cc:	ac000000 	stcge	0, cr0, [r0], {-0}
     4d0:	04080032 	streq	r0, [r8], #-50	; 0xffffffce
     4d4:	01000000 	mrseq	r0, (UNDEF: 0)
     4d8:	0003339c 	muleq	r3, ip, r3
     4dc:	01d40900 	bicseq	r0, r4, r0, lsl #18
     4e0:	8f010000 	svchi	0x00010000
     4e4:	00003e02 	andeq	r3, r0, r2, lsl #28
     4e8:	00013a00 	andeq	r3, r1, r0, lsl #20
     4ec:	027b0600 	rsbseq	r0, fp, #0, 12
     4f0:	91010000 	mrsls	r0, (UNDEF: 1)
     4f4:	00007402 	andeq	r7, r0, r2, lsl #8
     4f8:	00015b00 	andeq	r5, r1, r0, lsl #22
     4fc:	bb050000 	bllt	140504 <__RW_SIZE__+0x13ff84>
     500:	01000002 	tsteq	r0, r2
     504:	0074029f 			; <UNDEFINED> instruction: 0x0074029f
     508:	32b00000 	adcscc	r0, r0, #0
     50c:	00060800 	andeq	r0, r6, r0, lsl #16
     510:	9c010000 	stcls	0, cr0, [r1], {-0}
     514:	0000036e 	andeq	r0, r0, lr, ror #6
     518:	0001d409 	andeq	sp, r1, r9, lsl #8
     51c:	029f0100 	addseq	r0, pc, #0, 2
     520:	00000074 	andeq	r0, r0, r4, ror r0
     524:	0000017a 	andeq	r0, r0, sl, ror r1
     528:	00027b06 	andeq	r7, r2, r6, lsl #22
     52c:	02a10100 	adceq	r0, r1, #0, 2
     530:	00000074 	andeq	r0, r0, r4, ror r0
     534:	0000019b 	muleq	r0, fp, r1
     538:	02e20500 	rsceq	r0, r2, #0, 10
     53c:	af010000 	svcge	0x00010000
     540:	00002c02 	andeq	r2, r0, r2, lsl #24
     544:	0032b800 	eorseq	fp, r2, r0, lsl #16
     548:	00000808 	andeq	r0, r0, r8, lsl #16
     54c:	a99c0100 	ldmibge	ip, {r8}
     550:	09000003 	stmdbeq	r0, {r0, r1}
     554:	000001c1 	andeq	r0, r0, r1, asr #3
     558:	a902af01 	stmdbge	r2, {r0, r8, r9, sl, fp, sp, pc}
     55c:	ba000003 	blt	570 <MSP_SIZE+0x170>
     560:	06000001 	streq	r0, [r0], -r1
     564:	0000027b 	andeq	r0, r0, fp, ror r2
     568:	2c02b101 	stfcsd	f3, [r2], {1}
     56c:	db000000 	blle	574 <MSP_SIZE+0x174>
     570:	00000001 	andeq	r0, r0, r1
     574:	002c040a 	eoreq	r0, ip, sl, lsl #8
     578:	04050000 	streq	r0, [r5], #-0
     57c:	01000003 	tsteq	r0, r3
     580:	005002bf 	ldrheq	r0, [r0], #-47	; 0xffffffd1
     584:	32c00000 	sbccc	r0, r0, #0
     588:	00080800 	andeq	r0, r8, r0, lsl #16
     58c:	9c010000 	stcls	0, cr0, [r1], {-0}
     590:	000003ea 	andeq	r0, r0, sl, ror #7
     594:	0001c109 	andeq	ip, r1, r9, lsl #2
     598:	02bf0100 	adcseq	r0, pc, #0, 2
     59c:	000003ea 	andeq	r0, r0, sl, ror #7
     5a0:	000001fa 	strdeq	r0, [r0], -sl
     5a4:	00027b06 	andeq	r7, r2, r6, lsl #22
     5a8:	02c10100 	sbceq	r0, r1, #0, 2
     5ac:	00000050 	andeq	r0, r0, r0, asr r0
     5b0:	0000021b 	andeq	r0, r0, fp, lsl r2
     5b4:	50040a00 	andpl	r0, r4, r0, lsl #20
     5b8:	05000000 	streq	r0, [r0, #-0]
     5bc:	000001da 	ldrdeq	r0, [r0], -sl
     5c0:	7402cf01 	strvc	ip, [r2], #-3841	; 0xfffff0ff
     5c4:	c8000000 	stmdagt	r0, {}	; <UNPREDICTABLE>
     5c8:	06080032 			; <UNDEFINED> instruction: 0x06080032
     5cc:	01000000 	mrseq	r0, (UNDEF: 0)
     5d0:	00042b9c 	muleq	r4, ip, fp
     5d4:	01c10900 	biceq	r0, r1, r0, lsl #18
     5d8:	cf010000 	svcgt	0x00010000
     5dc:	00042b02 	andeq	r2, r4, r2, lsl #22
     5e0:	00023a00 	andeq	r3, r2, r0, lsl #20
     5e4:	027b0600 	rsbseq	r0, fp, #0, 12
     5e8:	d1010000 	mrsle	r0, (UNDEF: 1)
     5ec:	00007402 	andeq	r7, r0, r2, lsl #8
     5f0:	00025b00 	andeq	r5, r2, r0, lsl #22
     5f4:	040a0000 	streq	r0, [sl], #-0
     5f8:	00000074 	andeq	r0, r0, r4, ror r0
     5fc:	0002eb05 	andeq	lr, r2, r5, lsl #22
     600:	02e00100 	rsceq	r0, r0, #0, 2
     604:	00000074 	andeq	r0, r0, r4, ror r0
     608:	080032d0 	stmdaeq	r0, {r4, r6, r7, r9, ip, sp}
     60c:	00000008 	andeq	r0, r0, r8
     610:	047a9c01 	ldrbteq	r9, [sl], #-3073	; 0xfffff3ff
     614:	d4090000 	strle	r0, [r9], #-0
     618:	01000001 	tsteq	r0, r1
     61c:	002c02e0 	eoreq	r0, ip, r0, ror #5
     620:	027a0000 	rsbseq	r0, sl, #0
     624:	c1080000 	mrsgt	r0, (UNDEF: 8)
     628:	01000001 	tsteq	r0, r1
     62c:	03a902e0 			; <UNDEFINED> instruction: 0x03a902e0
     630:	51010000 	mrspl	r0, (UNDEF: 1)
     634:	00027b06 	andeq	r7, r2, r6, lsl #22
     638:	02e20100 	rsceq	r0, r2, #0, 2
     63c:	00000074 	andeq	r0, r0, r4, ror r0
     640:	0000029b 	muleq	r0, fp, r2
     644:	01b80500 			; <UNDEFINED> instruction: 0x01b80500
     648:	f1010000 	setend	le
     64c:	00007402 	andeq	r7, r0, r2, lsl #8
     650:	0032d800 	eorseq	sp, r2, r0, lsl #16
     654:	00000808 	andeq	r0, r0, r8, lsl #16
     658:	c39c0100 	orrsgt	r0, ip, #0, 2
     65c:	09000004 	stmdbeq	r0, {r2}
     660:	000001d4 	ldrdeq	r0, [r0], -r4
     664:	5002f101 	andpl	pc, r2, r1, lsl #2
     668:	ba000000 	blt	670 <__RW_SIZE__+0xf0>
     66c:	08000002 	stmdaeq	r0, {r1}
     670:	000001c1 	andeq	r0, r0, r1, asr #3
     674:	ea02f101 	b	bca80 <__RW_SIZE__+0xbc500>
     678:	01000003 	tsteq	r0, r3
     67c:	027b0651 	rsbseq	r0, fp, #84934656	; 0x5100000
     680:	f3010000 	vhadd.u8	d0, d1, d0
     684:	00007402 	andeq	r7, r0, r2, lsl #8
     688:	0002db00 	andeq	sp, r2, r0, lsl #22
     68c:	d90b0000 	stmdble	fp, {}	; <UNPREDICTABLE>
     690:	01000002 	tsteq	r0, r2
     694:	00740302 	rsbseq	r0, r4, r2, lsl #6
     698:	32e00000 	rsccc	r0, r0, #0
     69c:	00060800 	andeq	r0, r6, r0, lsl #16
     6a0:	9c010000 	stcls	0, cr0, [r1], {-0}
     6a4:	0001d409 	andeq	sp, r1, r9, lsl #8
     6a8:	03020100 	movweq	r0, #8448	; 0x2100
     6ac:	00000074 	andeq	r0, r0, r4, ror r0
     6b0:	000002fa 	strdeq	r0, [r0], -sl
     6b4:	0001c108 	andeq	ip, r1, r8, lsl #2
     6b8:	03020100 	movweq	r0, #8448	; 0x2100
     6bc:	0000042b 	andeq	r0, r0, fp, lsr #8
     6c0:	7b065101 	blvc	194acc <__RW_SIZE__+0x19454c>
     6c4:	01000002 	tsteq	r0, r2
     6c8:	00740304 	rsbseq	r0, r4, r4, lsl #6
     6cc:	031b0000 	tsteq	fp, #0
     6d0:	00000000 	andeq	r0, r0, r0
     6d4:	00000438 	andeq	r0, r0, r8, lsr r4
     6d8:	015c0004 	cmpeq	ip, r4
     6dc:	01040000 	mrseq	r0, (UNDEF: 4)
     6e0:	000000ef 	andeq	r0, r0, pc, ror #1
     6e4:	00042d01 	andeq	r2, r4, r1, lsl #26
     6e8:	00009200 	andeq	r9, r0, r0, lsl #4
     6ec:	0032e800 	eorseq	lr, r2, r0, lsl #16
     6f0:	00029a08 	andeq	r9, r2, r8, lsl #20
     6f4:	00018d00 	andeq	r8, r1, r0, lsl #26
     6f8:	07040200 	streq	r0, [r4, -r0, lsl #4]
     6fc:	000000e2 	andeq	r0, r0, r2, ror #1
     700:	6d060102 	stfvss	f0, [r6, #-8]
     704:	02000000 	andeq	r0, r0, #0
     708:	006b0801 	rsbeq	r0, fp, r1, lsl #16
     70c:	02020000 	andeq	r0, r2, #0
     710:	00019905 	andeq	r9, r1, r5, lsl #18
     714:	02d00300 	sbcseq	r0, r0, #0, 6
     718:	36020000 	strcc	r0, [r2], -r0
     71c:	0000004c 	andeq	r0, r0, ip, asr #32
     720:	43070202 	movwmi	r0, #29186	; 0x7202
     724:	02000000 	andeq	r0, r0, #0
     728:	00050504 	andeq	r0, r5, r4, lsl #10
     72c:	af030000 	svcge	0x00030000
     730:	02000001 	andeq	r0, r0, #1
     734:	00006550 	andeq	r6, r0, r0, asr r5
     738:	07040200 	streq	r0, [r4, -r0, lsl #4]
     73c:	000000dd 	ldrdeq	r0, [r0], -sp
     740:	00050802 	andeq	r0, r5, r2, lsl #16
     744:	02000000 	andeq	r0, r0, #0
     748:	00d80708 	sbcseq	r0, r8, r8, lsl #14
     74c:	04040000 	streq	r0, [r4], #-0
     750:	746e6905 	strbtvc	r6, [lr], #-2309	; 0xfffff6fb
     754:	07040200 	streq	r0, [r4, -r0, lsl #4]
     758:	00000185 	andeq	r0, r0, r5, lsl #3
     75c:	00005a05 	andeq	r5, r0, r5, lsl #20
     760:	005a0600 	subseq	r0, sl, r0, lsl #12
     764:	009d0000 	addseq	r0, sp, r0
     768:	81070000 	mrshi	r0, (UNDEF: 7)
     76c:	03000000 	movweq	r0, #0
     770:	00410500 	subeq	r0, r1, r0, lsl #10
     774:	1c080000 	stcne	0, cr0, [r8], {-0}
     778:	0703e903 	streq	lr, [r3, -r3, lsl #18]
     77c:	09000001 	stmdbeq	r0, {r0}
     780:	004c5243 	subeq	r5, ip, r3, asr #4
     784:	8803eb03 	stmdahi	r3, {r0, r1, r8, r9, fp, sp, lr, pc}
     788:	00000000 	andeq	r0, r0, r0
     78c:	48524309 	ldmdami	r2, {r0, r3, r8, r9, lr}^
     790:	03ec0300 	mvneq	r0, #0, 6
     794:	00000088 	andeq	r0, r0, r8, lsl #1
     798:	44490904 	strbmi	r0, [r9], #-2308	; 0xfffff6fc
     79c:	ed030052 	stc	0, cr0, [r3, #-328]	; 0xfffffeb8
     7a0:	00008803 	andeq	r8, r0, r3, lsl #16
     7a4:	4f090800 	svcmi	0x00090800
     7a8:	03005244 	movweq	r5, #580	; 0x244
     7ac:	008803ee 	addeq	r0, r8, lr, ror #7
     7b0:	0a0c0000 	beq	3007b8 <__RW_SIZE__+0x300238>
     7b4:	00000361 	andeq	r0, r0, r1, ror #6
     7b8:	8803ef03 	stmdahi	r3, {r0, r1, r8, r9, sl, fp, sp, lr, pc}
     7bc:	10000000 	andne	r0, r0, r0
     7c0:	52524209 	subspl	r4, r2, #-1879048192	; 0x90000000
     7c4:	03f00300 	mvnseq	r0, #0, 6
     7c8:	00000088 	andeq	r0, r0, r8, lsl #1
     7cc:	041b0a14 	ldreq	r0, [fp], #-2580	; 0xfffff5ec
     7d0:	f1030000 			; <UNDEFINED> instruction: 0xf1030000
     7d4:	00008803 	andeq	r8, r0, r3, lsl #16
     7d8:	0b001800 	bleq	67e0 <__RW_SIZE__+0x6260>
     7dc:	00000420 	andeq	r0, r0, r0, lsr #8
     7e0:	a203f203 	andge	pc, r3, #805306368	; 0x30000000
     7e4:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
     7e8:	03f80320 	mvnseq	r0, #32, 6	; 0x80000000
     7ec:	0000015e 	andeq	r0, r0, lr, asr r1
     7f0:	0003fd0a 	andeq	pc, r3, sl, lsl #26
     7f4:	03fa0300 	mvnseq	r0, #0, 6
     7f8:	00000088 	andeq	r0, r0, r8, lsl #1
     7fc:	03f80a00 	mvnseq	r0, #0, 20
     800:	fb030000 	blx	c080a <__RW_SIZE__+0xc028a>
     804:	00008803 	andeq	r8, r0, r3, lsl #16
     808:	4b0a0400 	blmi	281810 <__RW_SIZE__+0x281290>
     80c:	03000003 	movweq	r0, #3
     810:	015e03fc 	ldrsheq	r0, [lr, #-60]	; 0xffffffc4
     814:	0a080000 	beq	20081c <__RW_SIZE__+0x20029c>
     818:	00000387 	andeq	r0, r0, r7, lsl #7
     81c:	5a03fd03 	bpl	ffc30 <__RW_SIZE__+0xff6b0>
     820:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
     824:	0003810a 	andeq	r8, r3, sl, lsl #2
     828:	03fe0300 	mvnseq	r0, #0, 6
     82c:	00000088 	andeq	r0, r0, r8, lsl #1
     830:	8d05001c 	stchi	0, cr0, [r5, #-112]	; 0xffffff90
     834:	0b000000 	bleq	83c <__RW_SIZE__+0x2bc>
     838:	000003d3 	ldrdeq	r0, [r0], -r3
     83c:	1303ff03 	movwne	pc, #16131	; 0x3f03	; <UNPREDICTABLE>
     840:	08000001 	stmdaeq	r0, {r0}
     844:	04040324 	streq	r0, [r4], #-804	; 0xfffffcdc
     848:	00000262 	andeq	r0, r0, r2, ror #4
     84c:	31524309 	cmpcc	r2, r9, lsl #6
     850:	04060300 	streq	r0, [r6], #-768	; 0xfffffd00
     854:	0000009d 	muleq	r0, sp, r0
     858:	03870a00 	orreq	r0, r7, #0, 20
     85c:	07030000 	streq	r0, [r3, -r0]
     860:	00004104 	andeq	r4, r0, r4, lsl #2
     864:	43090200 	movwmi	r0, #37376	; 0x9200
     868:	03003252 	movweq	r3, #594	; 0x252
     86c:	009d0408 	addseq	r0, sp, r8, lsl #8
     870:	0a040000 	beq	100878 <__RW_SIZE__+0x1002f8>
     874:	00000341 	andeq	r0, r0, r1, asr #6
     878:	41040903 	tstmi	r4, r3, lsl #18
     87c:	06000000 	streq	r0, [r0], -r0
     880:	0003720a 	andeq	r7, r3, sl, lsl #4
     884:	040a0300 	streq	r0, [sl], #-768	; 0xfffffd00
     888:	0000009d 	muleq	r0, sp, r0
     88c:	03970a08 	orrseq	r0, r7, #8, 20	; 0x8000
     890:	0b030000 	bleq	c0898 <__RW_SIZE__+0xc0318>
     894:	00004104 	andeq	r4, r0, r4, lsl #2
     898:	770a0a00 	strvc	r0, [sl, -r0, lsl #20]
     89c:	03000003 	movweq	r0, #3
     8a0:	009d040c 	addseq	r0, sp, ip, lsl #8
     8a4:	0a0c0000 	beq	3008ac <__RW_SIZE__+0x30032c>
     8a8:	000003a1 	andeq	r0, r0, r1, lsr #7
     8ac:	41040d03 	tstmi	r4, r3, lsl #26
     8b0:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
     8b4:	00524409 	subseq	r4, r2, r9, lsl #8
     8b8:	9d040e03 	stcls	14, cr0, [r4, #-12]
     8bc:	10000000 	andne	r0, r0, r0
     8c0:	0003ab0a 	andeq	sl, r3, sl, lsl #22
     8c4:	040f0300 	streq	r0, [pc], #-768	; 8cc <__RW_SIZE__+0x34c>
     8c8:	00000041 	andeq	r0, r0, r1, asr #32
     8cc:	52530912 	subspl	r0, r3, #294912	; 0x48000
     8d0:	10030031 	andne	r0, r3, r1, lsr r0
     8d4:	00009d04 	andeq	r9, r0, r4, lsl #26
     8d8:	b50a1400 	strlt	r1, [sl, #-1024]	; 0xfffffc00
     8dc:	03000003 	movweq	r0, #3
     8e0:	00410411 	subeq	r0, r1, r1, lsl r4
     8e4:	09160000 	ldmdbeq	r6, {}	; <UNPREDICTABLE>
     8e8:	00325253 	eorseq	r5, r2, r3, asr r2
     8ec:	9d041203 	sfmls	f1, 4, [r4, #-12]
     8f0:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
     8f4:	0003bf0a 	andeq	fp, r3, sl, lsl #30
     8f8:	04130300 	ldreq	r0, [r3], #-768	; 0xfffffd00
     8fc:	00000041 	andeq	r0, r0, r1, asr #32
     900:	4343091a 	movtmi	r0, #14618	; 0x391a
     904:	14030052 	strne	r0, [r3], #-82	; 0xffffffae
     908:	00009d04 	andeq	r9, r0, r4, lsl #26
     90c:	c90a1c00 	stmdbgt	sl, {sl, fp, ip}
     910:	03000003 	movweq	r0, #3
     914:	00410415 	subeq	r0, r1, r5, lsl r4
     918:	0a1e0000 	beq	780920 <__RW_SIZE__+0x7803a0>
     91c:	00000391 	muleq	r0, r1, r3
     920:	9d041603 	stcls	6, cr1, [r4, #-12]
     924:	20000000 	andcs	r0, r0, r0
     928:	0003520a 	andeq	r5, r3, sl, lsl #4
     92c:	04170300 	ldreq	r0, [r7], #-768	; 0xfffffd00
     930:	00000041 	andeq	r0, r0, r1, asr #32
     934:	660b0022 	strvs	r0, [fp], -r2, lsr #32
     938:	03000003 	movweq	r0, #3
     93c:	016f0418 	cmneq	pc, r8, lsl r4	; <UNPREDICTABLE>
     940:	28080000 	stmdacs	r8, {}	; <UNPREDICTABLE>
     944:	f9043403 			; <UNDEFINED> instruction: 0xf9043403
     948:	09000002 	stmdbeq	r0, {r1}
     94c:	03005243 	movweq	r5, #579	; 0x243
     950:	00880436 	addeq	r0, r8, r6, lsr r4
     954:	0a000000 	beq	95c <__RW_SIZE__+0x3dc>
     958:	00000013 	andeq	r0, r0, r3, lsl r0
     95c:	88043703 	stmdahi	r4, {r0, r1, r8, r9, sl, ip, sp}
     960:	04000000 	streq	r0, [r0], #-0
     964:	52494309 	subpl	r4, r9, #603979776	; 0x24000000
     968:	04380300 	ldrteq	r0, [r8], #-768	; 0xfffffd00
     96c:	00000088 	andeq	r0, r0, r8, lsl #1
     970:	00cf0a08 	sbceq	r0, pc, r8, lsl #20
     974:	39030000 	stmdbcc	r3, {}	; <UNPREDICTABLE>
     978:	00008804 	andeq	r8, r0, r4, lsl #16
     97c:	3a0a0c00 	bcc	283984 <__RW_SIZE__+0x283404>
     980:	03000000 	movweq	r0, #0
     984:	0088043a 	addeq	r0, r8, sl, lsr r4
     988:	0a100000 	beq	400990 <__RW_SIZE__+0x400410>
     98c:	00000026 	andeq	r0, r0, r6, lsr #32
     990:	88043b03 	stmdahi	r4, {r0, r1, r8, r9, fp, ip, sp}
     994:	14000000 	strne	r0, [r0], #-0
     998:	0000820a 	andeq	r8, r0, sl, lsl #4
     99c:	043c0300 	ldrteq	r0, [ip], #-768	; 0xfffffd00
     9a0:	00000088 	andeq	r0, r0, r8, lsl #1
     9a4:	008a0a18 	addeq	r0, sl, r8, lsl sl
     9a8:	3d030000 	stccc	0, cr0, [r3, #-0]
     9ac:	00008804 	andeq	r8, r0, r4, lsl #16
     9b0:	0e0a1c00 	cdpeq	12, 0, cr1, cr10, cr0, {0}
     9b4:	03000000 	movweq	r0, #0
     9b8:	0088043e 	addeq	r0, r8, lr, lsr r4
     9bc:	09200000 	stmdbeq	r0!, {}	; <UNPREDICTABLE>
     9c0:	00525343 	subseq	r5, r2, r3, asr #6
     9c4:	88043f03 	stmdahi	r4, {r0, r1, r8, r9, sl, fp, ip, sp}
     9c8:	24000000 	strcs	r0, [r0], #-0
     9cc:	01a30b00 			; <UNDEFINED> instruction: 0x01a30b00
     9d0:	4a030000 	bmi	c09d8 <__RW_SIZE__+0xc0458>
     9d4:	00026e04 	andeq	r6, r2, r4, lsl #28
     9d8:	08010200 	stmdaeq	r1, {r9}
     9dc:	00000074 	andeq	r0, r0, r4, ror r0
     9e0:	00030d0c 	andeq	r0, r3, ip, lsl #26
     9e4:	e8090100 	stmda	r9, {r8}
     9e8:	06080032 			; <UNDEFINED> instruction: 0x06080032
     9ec:	01000001 	tsteq	r0, r1
     9f0:	0003599c 	muleq	r3, ip, r9
     9f4:	035c0d00 	cmpeq	ip, #0, 26
     9f8:	09010000 	stmdbeq	r1, {}	; <UNPREDICTABLE>
     9fc:	00000025 	andeq	r0, r0, r5, lsr #32
     a00:	0000033a 	andeq	r0, r0, sl, lsr r3
     a04:	0100720e 	tsteq	r0, lr, lsl #4
     a08:	0000250b 	andeq	r2, r0, fp, lsl #10
     a0c:	000c1200 	andeq	r1, ip, r0, lsl #4
     a10:	f7022551 			; <UNDEFINED> instruction: 0xf7022551
     a14:	5001f325 	andpl	pc, r1, r5, lsr #6
     a18:	25f72431 	ldrbcs	r2, [r7, #1073]!	; 0x431
     a1c:	9f00f71b 	svcls	0x0000f71b
     a20:	0100690e 	tsteq	r0, lr, lsl #18
     a24:	0003590c 	andeq	r5, r3, ip, lsl #18
     a28:	74910200 	ldrvc	r0, [r1], #512	; 0x200
     a2c:	007a0500 	rsbseq	r0, sl, r0, lsl #10
     a30:	e00f0000 	and	r0, pc, r0
     a34:	01000003 	tsteq	r0, r3
     a38:	03810127 	orreq	r0, r1, #-1073741815	; 0xc0000009
     a3c:	c1100000 	tstgt	r0, r0
     a40:	01000001 	tsteq	r0, r1
     a44:	00002527 	andeq	r2, r0, r7, lsr #10
     a48:	037c1000 	cmneq	ip, #0
     a4c:	27010000 	strcs	r0, [r1, -r0]
     a50:	00000025 	andeq	r0, r0, r5, lsr #32
     a54:	035e1100 	cmpeq	lr, #0, 2
     a58:	33f00000 	mvnscc	r0, #0
     a5c:	008a0800 	addeq	r0, sl, r0, lsl #16
     a60:	9c010000 	stcls	0, cr0, [r1], {-0}
     a64:	000003a7 	andeq	r0, r0, r7, lsr #7
     a68:	00036a12 	andeq	r6, r3, r2, lsl sl
     a6c:	00035b00 	andeq	r5, r3, r0, lsl #22
     a70:	03751200 	cmneq	r5, #0, 4
     a74:	037c0000 	cmneq	ip, #0
     a78:	0c000000 	stceq	0, cr0, [r0], {-0}
     a7c:	00000320 	andeq	r0, r0, r0, lsr #6
     a80:	347c3c01 	ldrbtcc	r3, [ip], #-3073	; 0xfffff3ff
     a84:	00820800 	addeq	r0, r2, r0, lsl #16
     a88:	9c010000 	stcls	0, cr0, [r1], {-0}
     a8c:	000003eb 	andeq	r0, r0, fp, ror #7
     a90:	00033a0d 	andeq	r3, r3, sp, lsl #20
     a94:	253c0100 	ldrcs	r0, [ip, #-256]!	; 0xffffff00
     a98:	9d000000 	stcls	0, cr0, [r0, #-0]
     a9c:	13000003 	movwne	r0, #3
     aa0:	0000035e 	andeq	r0, r0, lr, asr r3
     aa4:	0800347c 	stmdaeq	r0, {r2, r3, r4, r5, r6, sl, ip, sp}
     aa8:	00000080 	andeq	r0, r0, r0, lsl #1
     aac:	75123e01 	ldrvc	r3, [r2, #-3585]	; 0xfffff1ff
     ab0:	be000003 	cdplt	0, 0, cr0, cr0, cr3, {0}
     ab4:	14000003 	strne	r0, [r0], #-3
     ab8:	0000036a 	andeq	r0, r0, sl, ror #6
     abc:	0c00000a 	stceq	0, cr0, [r0], {10}
     ac0:	00000402 	andeq	r0, r0, r2, lsl #8
     ac4:	35004101 	strcc	r4, [r0, #-257]	; 0xfffffeff
     ac8:	00820800 	addeq	r0, r2, r0, lsl #16
     acc:	9c010000 	stcls	0, cr0, [r1], {-0}
     ad0:	0000042f 	andeq	r0, r0, pc, lsr #8
     ad4:	00037c0d 	andeq	r7, r3, sp, lsl #24
     ad8:	25410100 	strbcs	r0, [r1, #-256]	; 0xffffff00
     adc:	df000000 	svcle	0x00000000
     ae0:	13000003 	movwne	r0, #3
     ae4:	0000035e 	andeq	r0, r0, lr, asr r3
     ae8:	08003500 	stmdaeq	r0, {r8, sl, ip, sp}
     aec:	00000080 	andeq	r0, r0, r0, lsl #1
     af0:	75124301 	ldrvc	r4, [r2, #-769]	; 0xfffffcff
     af4:	00000003 	andeq	r0, r0, r3
     af8:	14000004 	strne	r0, [r0], #-4
     afc:	0000036a 	andeq	r0, r0, sl, ror #6
     b00:	1500000b 	strne	r0, [r0, #-11]
     b04:	00000056 	andeq	r0, r0, r6, asr r0
     b08:	5906ce04 	stmdbpl	r6, {r2, r9, sl, fp, lr, pc}
     b0c:	00000003 	andeq	r0, r0, r3
     b10:	000006ea 	andeq	r0, r0, sl, ror #13
     b14:	02800004 	addeq	r0, r0, #4
     b18:	01040000 	mrseq	r0, (UNDEF: 4)
     b1c:	000000ef 	andeq	r0, r0, pc, ror #1
     b20:	00045601 	andeq	r5, r4, r1, lsl #12
     b24:	00009200 	andeq	r9, r0, r0, lsl #4
     b28:	00358400 	eorseq	r8, r5, r0, lsl #8
     b2c:	00015e08 	andeq	r5, r1, r8, lsl #28
     b30:	0002c000 	andeq	ip, r2, r0
     b34:	04c70200 	strbeq	r0, [r7], #512	; 0x200
     b38:	03010000 	movweq	r0, #4096	; 0x1000
     b3c:	000164a8 	andeq	r6, r1, r8, lsr #9
     b40:	06d20300 	ldrbeq	r0, [r2], r0, lsl #6
     b44:	03720000 	cmneq	r2, #0
     b48:	000004f7 	strdeq	r0, [r0], -r7
     b4c:	06570374 			; <UNDEFINED> instruction: 0x06570374
     b50:	03750000 	cmneq	r5, #0
     b54:	00000760 	andeq	r0, r0, r0, ror #14
     b58:	077d0376 			; <UNDEFINED> instruction: 0x077d0376
     b5c:	037b0000 	cmneq	fp, #0
     b60:	0000074e 	andeq	r0, r0, lr, asr #14
     b64:	04e2037c 	strbteq	r0, [r2], #892	; 0x37c
     b68:	037e0000 	cmneq	lr, #0
     b6c:	0000072c 	andeq	r0, r0, ip, lsr #14
     b70:	064d037f 			; <UNDEFINED> instruction: 0x064d037f
     b74:	03000000 	movweq	r0, #0
     b78:	00000670 	andeq	r0, r0, r0, ror r6
     b7c:	07d80301 	ldrbeq	r0, [r8, r1, lsl #6]
     b80:	03020000 	movweq	r0, #8192	; 0x2000
     b84:	000006b0 			; <UNDEFINED> instruction: 0x000006b0
     b88:	04a70303 	strteq	r0, [r7], #771	; 0x303
     b8c:	03040000 	movweq	r0, #16384	; 0x4000
     b90:	000004ee 	andeq	r0, r0, lr, ror #9
     b94:	04b20305 	ldrteq	r0, [r2], #773	; 0x305
     b98:	03060000 	movweq	r0, #24576	; 0x6000
     b9c:	000006f8 	strdeq	r0, [r0], -r8
     ba0:	05d10307 	ldrbeq	r0, [r1, #775]	; 0x307
     ba4:	03080000 	movweq	r0, #32768	; 0x8000
     ba8:	000007b0 			; <UNDEFINED> instruction: 0x000007b0
     bac:	06650309 	strbteq	r0, [r5], -r9, lsl #6
     bb0:	030a0000 	movweq	r0, #40960	; 0xa000
     bb4:	0000062b 	andeq	r0, r0, fp, lsr #12
     bb8:	0494030b 	ldreq	r0, [r4], #779	; 0x30b
     bbc:	030c0000 	movweq	r0, #49152	; 0xc000
     bc0:	0000067e 	andeq	r0, r0, lr, ror r6
     bc4:	0542030d 	strbeq	r0, [r2, #-781]	; 0xfffffcf3
     bc8:	030e0000 	movweq	r0, #57344	; 0xe000
     bcc:	0000079d 	muleq	r0, sp, r7
     bd0:	05f9030f 	ldrbeq	r0, [r9, #783]!	; 0x30f
     bd4:	03100000 	tsteq	r0, #0
     bd8:	0000046a 	andeq	r0, r0, sl, ror #8
     bdc:	07c00311 	bfieq	r0, r1, (invalid: 6:0)
     be0:	03120000 	tsteq	r2, #0
     be4:	00000597 	muleq	r0, r7, r5
     be8:	04330313 	ldrteq	r0, [r3], #-787	; 0xfffffced
     bec:	03140000 	tsteq	r4, #0
     bf0:	00000589 	andeq	r0, r0, r9, lsl #11
     bf4:	045c0315 	ldrbeq	r0, [ip], #-789	; 0xfffffceb
     bf8:	03160000 	tsteq	r6, #0
     bfc:	00000770 	andeq	r0, r0, r0, ror r7
     c00:	05210317 	streq	r0, [r1, #-791]!	; 0xfffffce9
     c04:	03180000 	tsteq	r8, #0
     c08:	0000069e 	muleq	r0, lr, r6
     c0c:	070d0319 	smladeq	sp, r9, r3, r0
     c10:	031a0000 	tsteq	sl, #0
     c14:	000006e6 	andeq	r0, r0, r6, ror #13
     c18:	073f031b 			; <UNDEFINED> instruction: 0x073f031b
     c1c:	031c0000 	tsteq	ip, #0
     c20:	00000621 	andeq	r0, r0, r1, lsr #12
     c24:	048a031d 	streq	r0, [sl], #797	; 0x31d
     c28:	031e0000 	tsteq	lr, #0
     c2c:	00000691 	muleq	r0, r1, r6
     c30:	071f031f 			; <UNDEFINED> instruction: 0x071f031f
     c34:	03200000 	teqeq	r0, #0
     c38:	000005ec 	andeq	r0, r0, ip, ror #11
     c3c:	047d0321 	ldrbteq	r0, [sp], #-801	; 0xfffffcdf
     c40:	03220000 	teqeq	r2, #0
     c44:	00000538 	andeq	r0, r0, r8, lsr r5
     c48:	078e0323 	streq	r0, [lr, r3, lsr #6]
     c4c:	03240000 	teqeq	r4, #0
     c50:	000006c6 	andeq	r0, r0, r6, asr #13
     c54:	05b50325 	ldreq	r0, [r5, #805]!	; 0x325
     c58:	03260000 	teqeq	r6, #0
     c5c:	000007cc 	andeq	r0, r0, ip, asr #15
     c60:	04bd0327 	ldrteq	r0, [sp], #807	; 0x327
     c64:	03280000 	teqeq	r8, #0
     c68:	000007e4 	andeq	r0, r0, r4, ror #15
     c6c:	063e0329 	ldrteq	r0, [lr], -r9, lsr #6
     c70:	002a0000 	eoreq	r0, sl, r0
     c74:	0005ab04 	andeq	sl, r5, r4, lsl #22
     c78:	01d90300 	bicseq	r0, r9, r0, lsl #6
     c7c:	00000025 	andeq	r0, r0, r5, lsr #32
     c80:	6d060105 	stfvss	f0, [r6, #-20]	; 0xffffffec
     c84:	06000000 	streq	r0, [r0], -r0
     c88:	00000273 	andeq	r0, r0, r3, ror r2
     c8c:	01822a04 	orreq	r2, r2, r4, lsl #20
     c90:	01050000 	mrseq	r0, (UNDEF: 5)
     c94:	00006b08 	andeq	r6, r0, r8, lsl #22
     c98:	05020500 	streq	r0, [r2, #-1280]	; 0xfffffb00
     c9c:	00000199 	muleq	r0, r9, r1
     ca0:	43070205 	movwmi	r0, #29189	; 0x7205
     ca4:	05000000 	streq	r0, [r0, #-0]
     ca8:	00050504 	andeq	r0, r5, r4, lsl #10
     cac:	af060000 	svcge	0x00060000
     cb0:	04000001 	streq	r0, [r0], #-1
     cb4:	0001a950 	andeq	sl, r1, r0, asr r9
     cb8:	07040500 	streq	r0, [r4, -r0, lsl #10]
     cbc:	000000dd 	ldrdeq	r0, [r0], -sp
     cc0:	00050805 	andeq	r0, r5, r5, lsl #16
     cc4:	05000000 	streq	r0, [r0, #-0]
     cc8:	00d80708 	sbcseq	r0, r8, r8, lsl #14
     ccc:	04070000 	streq	r0, [r7], #-0
     cd0:	746e6905 	strbtvc	r6, [lr], #-2309	; 0xfffff6fb
     cd4:	07040500 	streq	r0, [r4, -r0, lsl #10]
     cd8:	000000e2 	andeq	r0, r0, r2, ror #1
     cdc:	020e0408 	andeq	r0, lr, #8, 8	; 0x8000000
     ce0:	00027a84 	andeq	r7, r2, r4, lsl #21
     ce4:	051c0900 	ldreq	r0, [ip, #-2304]	; 0xfffff700
     ce8:	86020000 	strhi	r0, [r2], -r0
     cec:	00000291 	muleq	r0, r1, r2
     cf0:	03870900 	orreq	r0, r7, #0, 18
     cf4:	87020000 	strhi	r0, [r2, -r0]
     cf8:	00000296 	muleq	r0, r6, r2
     cfc:	07890920 	streq	r0, [r9, r0, lsr #18]
     d00:	88020000 	stmdahi	r2, {}	; <UNPREDICTABLE>
     d04:	000002a6 	andeq	r0, r0, r6, lsr #5
     d08:	052f0980 	streq	r0, [pc, #-2432]!	; 390 <__ZI_SIZE__+0x334>
     d0c:	89020000 	stmdbhi	r2, {}	; <UNPREDICTABLE>
     d10:	00000296 	muleq	r0, r6, r2
     d14:	07bb0aa0 	ldreq	r0, [fp, r0, lsr #21]!
     d18:	8a020000 	bhi	80d20 <__RW_SIZE__+0x807a0>
     d1c:	000002ab 	andeq	r0, r0, fp, lsr #5
     d20:	970a0100 	strls	r0, [sl, -r0, lsl #2]
     d24:	02000003 	andeq	r0, r0, #3
     d28:	0002968b 	andeq	r9, r2, fp, lsl #13
     d2c:	0a012000 	beq	48d34 <__RW_SIZE__+0x487b4>
     d30:	00000679 	andeq	r0, r0, r9, ror r6
     d34:	02b08c02 	adcseq	r8, r0, #512	; 0x200
     d38:	01800000 	orreq	r0, r0, r0
     d3c:	0003a10a 	andeq	sl, r3, sl, lsl #2
     d40:	968d0200 	strls	r0, [sp], r0, lsl #4
     d44:	a0000002 	andge	r0, r0, r2
     d48:	07980a01 	ldreq	r0, [r8, r1, lsl #20]
     d4c:	8e020000 	cdphi	0, 0, cr0, cr2, cr0, {0}
     d50:	000002b5 			; <UNDEFINED> instruction: 0x000002b5
     d54:	ab0a0200 	blge	28155c <__RW_SIZE__+0x280fdc>
     d58:	02000003 	andeq	r0, r0, #3
     d5c:	0002ba8f 	andeq	fp, r2, pc, lsl #21
     d60:	0b022000 	bleq	88d68 <__RW_SIZE__+0x887e8>
     d64:	02005049 	andeq	r5, r0, #73	; 0x49
     d68:	0002da90 	muleq	r2, r0, sl
     d6c:	0a030000 	beq	c0d74 <__RW_SIZE__+0xc07f4>
     d70:	000003b5 			; <UNDEFINED> instruction: 0x000003b5
     d74:	02df9102 	sbcseq	r9, pc, #-2147483648	; 0x80000000
     d78:	03f00000 	mvnseq	r0, #0
     d7c:	0006ab0a 	andeq	sl, r6, sl, lsl #22
     d80:	f0920200 			; <UNDEFINED> instruction: 0xf0920200
     d84:	00000002 	andeq	r0, r0, r2
     d88:	9e0c000e 	cdpls	0, 0, cr0, cr12, cr14, {0}
     d8c:	8a000001 	bhi	d98 <__RW_SIZE__+0x818>
     d90:	0d000002 	stceq	0, cr0, [r0, #-8]
     d94:	0000028a 	andeq	r0, r0, sl, lsl #5
     d98:	04050007 	streq	r0, [r5], #-7
     d9c:	00018507 	andeq	r8, r1, r7, lsl #10
     da0:	027a0e00 	rsbseq	r0, sl, #0, 28
     da4:	9e0c0000 	cdpls	0, 0, cr0, cr12, cr0, {0}
     da8:	a6000001 	strge	r0, [r0], -r1
     dac:	0d000002 	stceq	0, cr0, [r0, #-8]
     db0:	0000028a 	andeq	r0, r0, sl, lsl #5
     db4:	7a0e0017 	bvc	380e18 <__RW_SIZE__+0x380898>
     db8:	0e000002 	cdpeq	0, 0, cr0, cr0, cr2, {0}
     dbc:	0000027a 	andeq	r0, r0, sl, ror r2
     dc0:	00027a0e 	andeq	r7, r2, lr, lsl #20
     dc4:	027a0e00 	rsbseq	r0, sl, #0, 28
     dc8:	9e0c0000 	cdpls	0, 0, cr0, cr12, cr0, {0}
     dcc:	ca000001 	bgt	dd8 <__RW_SIZE__+0x858>
     dd0:	0d000002 	stceq	0, cr0, [r0, #-8]
     dd4:	0000028a 	andeq	r0, r0, sl, lsl #5
     dd8:	770c0037 	smladxvc	ip, r7, r0, r0
     ddc:	da000001 	ble	de8 <__RW_SIZE__+0x868>
     de0:	0d000002 	stceq	0, cr0, [r0, #-8]
     de4:	0000028a 	andeq	r0, r0, sl, lsl #5
     de8:	ca0e00ef 	bgt	3811ac <__RW_SIZE__+0x380c2c>
     dec:	0c000002 	stceq	0, cr0, [r0], {2}
     df0:	0000019e 	muleq	r0, lr, r1
     df4:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     df8:	00028a0f 	andeq	r8, r2, pc, lsl #20
     dfc:	00028300 	andeq	r8, r2, r0, lsl #6
     e00:	00019e0e 	andeq	r9, r1, lr, lsl #28
     e04:	07030600 	streq	r0, [r3, -r0, lsl #12]
     e08:	93020000 	movwls	r0, #8192	; 0x2000
     e0c:	000001cc 	andeq	r0, r0, ip, asr #3
     e10:	00019e0c 	andeq	r9, r1, ip, lsl #28
     e14:	00031000 	andeq	r1, r3, r0
     e18:	028a0d00 	addeq	r0, sl, #0, 26
     e1c:	00030000 	andeq	r0, r3, r0
     e20:	77031810 	smladvc	r3, r0, r8, r1
     e24:	00036703 	andeq	r6, r3, r3, lsl #14
     e28:	4d491100 	stfmie	f1, [r9, #-0]
     e2c:	79030052 	stmdbvc	r3, {r1, r4, r6}
     e30:	0002f003 	andeq	pc, r2, r3
     e34:	45110000 	ldrmi	r0, [r1, #-0]
     e38:	0300524d 	movweq	r5, #589	; 0x24d
     e3c:	02f0037a 	rscseq	r0, r0, #-402653183	; 0xe8000001
     e40:	12040000 	andne	r0, r4, #0
     e44:	000006f3 	strdeq	r0, [r0], -r3
     e48:	f0037b03 			; <UNDEFINED> instruction: 0xf0037b03
     e4c:	08000002 	stmdaeq	r0, {r1}
     e50:	00074912 	andeq	r4, r7, r2, lsl r9
     e54:	037c0300 	cmneq	ip, #0, 6
     e58:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     e5c:	0739120c 	ldreq	r1, [r9, -ip, lsl #4]!
     e60:	7d030000 	stcvc	0, cr0, [r3, #-0]
     e64:	0002f003 	andeq	pc, r2, r3
     e68:	50111000 	andspl	r1, r1, r0
     e6c:	7e030052 	mcrvc	0, 0, r0, cr3, cr2, {2}
     e70:	0002f003 	andeq	pc, r2, r3
     e74:	04001400 	streq	r1, [r0], #-1024	; 0xfffffc00
     e78:	000006b9 			; <UNDEFINED> instruction: 0x000006b9
     e7c:	10037f03 	andne	r7, r3, r3, lsl #30
     e80:	10000003 	andne	r0, r0, r3
     e84:	03e9031c 	mvneq	r0, #28, 6	; 0x70000000
     e88:	000003d8 	ldrdeq	r0, [r0], -r8
     e8c:	4c524311 	mrrcmi	3, 1, r4, r2, cr1
     e90:	03eb0300 	mvneq	r0, #0, 6
     e94:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     e98:	52431100 	subpl	r1, r3, #0, 2
     e9c:	ec030048 	stc	0, cr0, [r3], {72}	; 0x48
     ea0:	0002f003 	andeq	pc, r2, r3
     ea4:	49110400 	ldmdbmi	r1, {sl}
     ea8:	03005244 	movweq	r5, #580	; 0x244
     eac:	02f003ed 	rscseq	r0, r0, #-1275068413	; 0xb4000003
     eb0:	11080000 	mrsne	r0, (UNDEF: 8)
     eb4:	0052444f 	subseq	r4, r2, pc, asr #8
     eb8:	f003ee03 			; <UNDEFINED> instruction: 0xf003ee03
     ebc:	0c000002 	stceq	0, cr0, [r0], {2}
     ec0:	00036112 	andeq	r6, r3, r2, lsl r1
     ec4:	03ef0300 	mvneq	r0, #0, 6
     ec8:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     ecc:	52421110 	subpl	r1, r2, #16, 2
     ed0:	f0030052 			; <UNDEFINED> instruction: 0xf0030052
     ed4:	0002f003 	andeq	pc, r2, r3
     ed8:	1b121400 	blne	485ee0 <__RW_SIZE__+0x485960>
     edc:	03000004 	movweq	r0, #4
     ee0:	02f003f1 	rscseq	r0, r0, #-1006632957	; 0xc4000003
     ee4:	00180000 	andseq	r0, r8, r0
     ee8:	00042004 	andeq	r2, r4, r4
     eec:	03f20300 	mvnseq	r0, #0, 6
     ef0:	00000373 	andeq	r0, r0, r3, ror r3
     ef4:	f8032010 			; <UNDEFINED> instruction: 0xf8032010
     ef8:	00042f03 	andeq	r2, r4, r3, lsl #30
     efc:	03fd1200 	mvnseq	r1, #0, 4
     f00:	fa030000 	blx	c0f08 <__RW_SIZE__+0xc0988>
     f04:	0002f003 	andeq	pc, r2, r3
     f08:	f8120000 			; <UNDEFINED> instruction: 0xf8120000
     f0c:	03000003 	movweq	r0, #3
     f10:	02f003fb 	rscseq	r0, r0, #-335544317	; 0xec000003
     f14:	12040000 	andne	r0, r4, #0
     f18:	0000034b 	andeq	r0, r0, fp, asr #6
     f1c:	2f03fc03 	svccs	0x0003fc03
     f20:	08000004 	stmdaeq	r0, {r2}
     f24:	00038712 	andeq	r8, r3, r2, lsl r7
     f28:	03fd0300 	mvnseq	r0, #0, 6
     f2c:	0000019e 	muleq	r0, lr, r1
     f30:	03811218 	orreq	r1, r1, #24, 4	; 0x80000001
     f34:	fe030000 	cdp2	0, 0, cr0, cr3, cr0, {0}
     f38:	0002f003 	andeq	pc, r2, r3
     f3c:	0e001c00 	cdpeq	12, 0, cr1, cr0, cr0, {0}
     f40:	00000300 	andeq	r0, r0, r0, lsl #6
     f44:	0003d304 	andeq	sp, r3, r4, lsl #6
     f48:	03ff0300 	mvnseq	r0, #0, 6
     f4c:	000003e4 	andeq	r0, r0, r4, ror #7
     f50:	34032810 	strcc	r2, [r3], #-2064	; 0xfffff7f0
     f54:	0004cb04 	andeq	ip, r4, r4, lsl #22
     f58:	52431100 	subpl	r1, r3, #0, 2
     f5c:	04360300 	ldrteq	r0, [r6], #-768	; 0xfffffd00
     f60:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     f64:	00131200 	andseq	r1, r3, r0, lsl #4
     f68:	37030000 	strcc	r0, [r3, -r0]
     f6c:	0002f004 	andeq	pc, r2, r4
     f70:	43110400 	tstmi	r1, #0, 8
     f74:	03005249 	movweq	r5, #585	; 0x249
     f78:	02f00438 	rscseq	r0, r0, #56, 8	; 0x38000000
     f7c:	12080000 	andne	r0, r8, #0
     f80:	000000cf 	andeq	r0, r0, pc, asr #1
     f84:	f0043903 			; <UNDEFINED> instruction: 0xf0043903
     f88:	0c000002 	stceq	0, cr0, [r0], {2}
     f8c:	00003a12 	andeq	r3, r0, r2, lsl sl
     f90:	043a0300 	ldrteq	r0, [sl], #-768	; 0xfffffd00
     f94:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     f98:	00261210 	eoreq	r1, r6, r0, lsl r2
     f9c:	3b030000 	blcc	c0fa4 <__RW_SIZE__+0xc0a24>
     fa0:	0002f004 	andeq	pc, r2, r4
     fa4:	82121400 	andshi	r1, r2, #0, 8
     fa8:	03000000 	movweq	r0, #0
     fac:	02f0043c 	rscseq	r0, r0, #60, 8	; 0x3c000000
     fb0:	12180000 	andsne	r0, r8, #0
     fb4:	0000008a 	andeq	r0, r0, sl, lsl #1
     fb8:	f0043d03 			; <UNDEFINED> instruction: 0xf0043d03
     fbc:	1c000002 	stcne	0, cr0, [r0], {2}
     fc0:	00000e12 	andeq	r0, r0, r2, lsl lr
     fc4:	043e0300 	ldrteq	r0, [lr], #-768	; 0xfffffd00
     fc8:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     fcc:	53431120 	movtpl	r1, #12576	; 0x3120
     fd0:	3f030052 	svccc	0x00030052
     fd4:	0002f004 	andeq	pc, r2, r4
     fd8:	04002400 	streq	r2, [r0], #-1024	; 0xfffffc00
     fdc:	000001a3 	andeq	r0, r0, r3, lsr #3
     fe0:	40044a03 	andmi	r4, r4, r3, lsl #20
     fe4:	05000004 	streq	r0, [r0, #-4]
     fe8:	00740801 	rsbseq	r0, r4, r1, lsl #16
     fec:	79130000 	ldmdbvc	r3, {}	; <UNPREDICTABLE>
     ff0:	01000005 	tsteq	r0, r5
     ff4:	0001be0b 	andeq	fp, r1, fp, lsl #28
     ff8:	0c140100 	ldfeqs	f0, [r4], {-0}
     ffc:	02000006 	andeq	r0, r0, #6
    1000:	04030613 	streq	r0, [r3], #-1555	; 0xfffff9ed
    1004:	15000005 	strne	r0, [r0, #-5]
    1008:	000004c7 	andeq	r0, r0, r7, asr #9
    100c:	64061302 	strvs	r1, [r6], #-770	; 0xfffffcfe
    1010:	00000001 	andeq	r0, r0, r1
    1014:	00055514 	andeq	r5, r5, r4, lsl r5
    1018:	05de0200 	ldrbeq	r0, [lr, #512]	; 0x200
    101c:	00051e03 	andeq	r1, r5, r3, lsl #28
    1020:	04c71500 	strbeq	r1, [r7], #1280	; 0x500
    1024:	de020000 	cdple	0, 0, cr0, cr2, cr0, {0}
    1028:	00016405 	andeq	r6, r1, r5, lsl #8
    102c:	dc140000 	ldcle	0, cr0, [r4], {-0}
    1030:	02000005 	andeq	r0, r0, #5
    1034:	380305eb 	stmdacc	r3, {r0, r1, r3, r5, r6, r7, r8, sl}
    1038:	15000005 	strne	r0, [r0, #-5]
    103c:	000004c7 	andeq	r0, r0, r7, asr #9
    1040:	6405eb02 	strvs	lr, [r5], #-2818	; 0xfffff4fe
    1044:	00000001 	andeq	r0, r0, r1
    1048:	00044816 	andeq	r4, r4, r6, lsl r8
    104c:	84030100 	strhi	r0, [r3], #-256	; 0xffffff00
    1050:	26080035 			; <UNDEFINED> instruction: 0x26080035
    1054:	01000000 	mrseq	r0, (UNDEF: 0)
    1058:	05c1179c 	strbeq	r1, [r1, #1948]	; 0x79c
    105c:	10010000 	andne	r0, r1, r0
    1060:	000001be 			; <UNDEFINED> instruction: 0x000001be
    1064:	00056c01 	andeq	r6, r5, r1, lsl #24
    1068:	00691800 	rsbeq	r1, r9, r0, lsl #16
    106c:	01c51201 	biceq	r1, r5, r1, lsl #4
    1070:	6b180000 	blvs	601078 <__RW_SIZE__+0x600af8>
    1074:	c5120100 	ldrgt	r0, [r2, #-256]	; 0xffffff00
    1078:	00000001 	andeq	r0, r0, r1
    107c:	00054919 	andeq	r4, r5, r9, lsl r9
    1080:	0035ac00 	eorseq	sl, r5, r0, lsl #24
    1084:	00002a08 	andeq	r2, r0, r8, lsl #20
    1088:	aa9c0100 	bge	fe701490 <MSP_BASE+0xde6fc490>
    108c:	1a000005 	bne	10a8 <__RW_SIZE__+0xb28>
    1090:	00000559 	andeq	r0, r0, r9, asr r5
    1094:	0005621b 	andeq	r6, r5, fp, lsl r2
    1098:	1c500100 	ldfnee	f0, [r0], {-0}
    109c:	000004de 	ldrdeq	r0, [r0], -lr
    10a0:	080035ac 	stmdaeq	r0, {r2, r3, r5, r7, r8, sl, ip, sp}
    10a4:	00000016 	andeq	r0, r0, r6, lsl r0
    10a8:	de1c1601 	cfmsub32le	mvax0, mvfx1, mvfx12, mvfx1
    10ac:	c2000004 	andgt	r0, r0, #4
    10b0:	0a080035 	beq	20118c <__RW_SIZE__+0x200c0c>
    10b4:	01000000 	mrseq	r0, (UNDEF: 0)
    10b8:	cc1d001a 	ldcgt	0, cr0, [sp], {26}
    10bc:	01000004 	tsteq	r0, r4
    10c0:	0035d826 	eorseq	sp, r5, r6, lsr #16
    10c4:	00002e08 	andeq	r2, r0, r8, lsl #28
    10c8:	049c0100 	ldreq	r0, [ip], #256	; 0x100
    10cc:	1e000006 	cdpne	0, 0, cr0, cr0, cr6, {0}
    10d0:	00000549 	andeq	r0, r0, r9, asr #10
    10d4:	080035d8 	stmdaeq	r0, {r3, r4, r6, r7, r8, sl, ip, sp}
    10d8:	00000028 	andeq	r0, r0, r8, lsr #32
    10dc:	d81f2801 	ldmdale	pc, {r0, fp, sp}	; <UNPREDICTABLE>
    10e0:	28080035 	stmdacs	r8, {r0, r2, r4, r5}
    10e4:	1a000000 	bne	10ec <__RW_SIZE__+0xb6c>
    10e8:	00000559 	andeq	r0, r0, r9, asr r5
    10ec:	0005621b 	andeq	r6, r5, fp, lsl r2
    10f0:	1c510100 	ldfnee	f0, [r1], {-0}
    10f4:	000004de 	ldrdeq	r0, [r0], -lr
    10f8:	080035d8 	stmdaeq	r0, {r3, r4, r6, r7, r8, sl, ip, sp}
    10fc:	00000016 	andeq	r0, r0, r6, lsl r0
    1100:	de1c1601 	cfmsub32le	mvax0, mvfx1, mvfx12, mvfx1
    1104:	ee000004 	cdp	0, 0, cr0, cr0, cr4, {0}
    1108:	0a080035 	beq	2011e4 <__RW_SIZE__+0x200c64>
    110c:	01000000 	mrseq	r0, (UNDEF: 0)
    1110:	0000001a 	andeq	r0, r0, sl, lsl r0
    1114:	00056420 	andeq	r6, r5, r0, lsr #8
    1118:	be2b0100 	suflte	f0, f3, f0
    111c:	08000001 	stmdaeq	r0, {r0}
    1120:	2e080036 	mcrcs	0, 0, r0, cr8, cr6, {1}
    1124:	01000000 	mrseq	r0, (UNDEF: 0)
    1128:	00066b9c 	muleq	r6, ip, fp
    112c:	006b1800 	rsbeq	r1, fp, r0, lsl #16
    1130:	01be2d01 			; <UNDEFINED> instruction: 0x01be2d01
    1134:	491e0000 	ldmdbmi	lr, {}	; <UNPREDICTABLE>
    1138:	08000005 	stmdaeq	r0, {r0, r2}
    113c:	28080036 	stmdacs	r8, {r1, r2, r4, r5}
    1140:	01000000 	mrseq	r0, (UNDEF: 0)
    1144:	36081f2f 	strcc	r1, [r8], -pc, lsr #30
    1148:	00280800 	eoreq	r0, r8, r0, lsl #16
    114c:	591a0000 	ldmdbpl	sl, {}	; <UNPREDICTABLE>
    1150:	1b000005 	blne	116c <__RW_SIZE__+0xbec>
    1154:	00000562 	andeq	r0, r0, r2, ror #10
    1158:	de1c5001 	cdple	0, 1, cr5, cr12, cr1, {0}
    115c:	08000004 	stmdaeq	r0, {r2}
    1160:	16080036 			; <UNDEFINED> instruction: 0x16080036
    1164:	01000000 	mrseq	r0, (UNDEF: 0)
    1168:	04de1c16 	ldrbeq	r1, [lr], #3094	; 0xc16
    116c:	361e0000 	ldrcc	r0, [lr], -r0
    1170:	000a0800 	andeq	r0, sl, r0, lsl #16
    1174:	1a010000 	bne	4117c <__RW_SIZE__+0x40bfc>
    1178:	1d000000 	stcne	0, cr0, [r0, #-0]
    117c:	0000050d 	andeq	r0, r0, sp, lsl #10
    1180:	36383301 	ldrtcc	r3, [r8], -r1, lsl #6
    1184:	00aa0800 	adceq	r0, sl, r0, lsl #16
    1188:	9c010000 	stcls	0, cr0, [r1], {-0}
    118c:	000006dc 	ldrdeq	r0, [r0], -ip
    1190:	006e6521 	rsbeq	r6, lr, r1, lsr #10
    1194:	01be3301 			; <UNDEFINED> instruction: 0x01be3301
    1198:	04210000 	strteq	r0, [r1], #-0
    119c:	1e220000 	cdpne	0, 2, cr0, cr2, cr0, {0}
    11a0:	3c000005 	stccc	0, cr0, [r0], {5}
    11a4:	10080036 	andne	r0, r8, r6, lsr r0
    11a8:	01000000 	mrseq	r0, (UNDEF: 0)
    11ac:	0006ab4d 	andeq	sl, r6, sp, asr #22
    11b0:	052b2300 	streq	r2, [fp, #-768]!	; 0xfffffd00
    11b4:	04420000 	strbeq	r0, [r2], #-0
    11b8:	22000000 	andcs	r0, r0, #0
    11bc:	000004ea 	andeq	r0, r0, sl, ror #9
    11c0:	080036bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r9, sl, ip, sp}
    11c4:	00000028 	andeq	r0, r0, r8, lsr #32
    11c8:	06c54401 	strbeq	r4, [r5], r1, lsl #8
    11cc:	f7240000 			; <UNDEFINED> instruction: 0xf7240000
    11d0:	17000004 	strne	r0, [r0, -r4]
    11d4:	05041e00 	streq	r1, [r4, #-3584]	; 0xfffff200
    11d8:	36da0000 	ldrbcc	r0, [sl], r0
    11dc:	00020800 	andeq	r0, r2, r0, lsl #16
    11e0:	48010000 	stmdami	r1, {}	; <UNPREDICTABLE>
    11e4:	00051124 	andeq	r1, r5, r4, lsr #2
    11e8:	00001700 	andeq	r1, r0, r0, lsl #14
    11ec:	00005625 	andeq	r5, r0, r5, lsr #12
    11f0:	06ce0200 	strbeq	r0, [lr], r0, lsl #4
    11f4:	000006e8 	andeq	r0, r0, r8, ror #13
    11f8:	0001be0e 	andeq	fp, r1, lr, lsl #28
    11fc:	01f70000 	mvnseq	r0, r0
    1200:	00040000 	andeq	r0, r4, r0
    1204:	0000048e 	andeq	r0, r0, lr, lsl #9
    1208:	00ef0104 	rsceq	r0, pc, r4, lsl #2
    120c:	0a010000 	beq	41214 <__RW_SIZE__+0x40c94>
    1210:	92000008 	andls	r0, r0, #8
    1214:	e4000000 	str	r0, [r0], #-0
    1218:	72080036 	andvc	r0, r8, #54	; 0x36
    121c:	da000000 	ble	1224 <__RW_SIZE__+0xca4>
    1220:	02000003 	andeq	r0, r0, #3
    1224:	006d0601 	rsbeq	r0, sp, r1, lsl #12
    1228:	01020000 	mrseq	r0, (UNDEF: 2)
    122c:	00006b08 	andeq	r6, r0, r8, lsl #22
    1230:	05020200 	streq	r0, [r2, #-512]	; 0xfffffe00
    1234:	00000199 	muleq	r0, r9, r1
    1238:	43070202 	movwmi	r0, #29186	; 0x7202
    123c:	02000000 	andeq	r0, r0, #0
    1240:	00050504 	andeq	r0, r5, r4, lsl #10
    1244:	af030000 	svcge	0x00030000
    1248:	03000001 	movweq	r0, #1
    124c:	00005350 	andeq	r5, r0, r0, asr r3
    1250:	07040200 	streq	r0, [r4, -r0, lsl #4]
    1254:	000000dd 	ldrdeq	r0, [r0], -sp
    1258:	00050802 	andeq	r0, r5, r2, lsl #16
    125c:	02000000 	andeq	r0, r0, #0
    1260:	00d80708 	sbcseq	r0, r8, r8, lsl #14
    1264:	04040000 	streq	r0, [r4], #-0
    1268:	746e6905 	strbtvc	r6, [lr], #-2309	; 0xfffff6fb
    126c:	07040200 	streq	r0, [r4, -r0, lsl #4]
    1270:	000000e2 	andeq	r0, r0, r2, ror #1
    1274:	85070402 	strhi	r0, [r7, #-1026]	; 0xfffffbfe
    1278:	05000001 	streq	r0, [r0, #-1]
    127c:	00000048 	andeq	r0, r0, r8, asr #32
    1280:	e9021c06 	stmdb	r2, {r1, r2, sl, fp, ip}
    1284:	0000e703 	andeq	lr, r0, r3, lsl #14
    1288:	52430700 	subpl	r0, r3, #0, 14
    128c:	eb02004c 	bl	813c4 <__RW_SIZE__+0x80e44>
    1290:	00007d03 	andeq	r7, r0, r3, lsl #26
    1294:	43070000 	movwmi	r0, #28672	; 0x7000
    1298:	02004852 	andeq	r4, r0, #5373952	; 0x520000
    129c:	007d03ec 	rsbseq	r0, sp, ip, ror #7
    12a0:	07040000 	streq	r0, [r4, -r0]
    12a4:	00524449 	subseq	r4, r2, r9, asr #8
    12a8:	7d03ed02 	stcvc	13, cr14, [r3, #-8]
    12ac:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    12b0:	52444f07 	subpl	r4, r4, #7, 30
    12b4:	03ee0200 	mvneq	r0, #0, 4
    12b8:	0000007d 	andeq	r0, r0, sp, ror r0
    12bc:	0361080c 	cmneq	r1, #12, 16	; 0xc0000
    12c0:	ef020000 	svc	0x00020000
    12c4:	00007d03 	andeq	r7, r0, r3, lsl #26
    12c8:	42071000 	andmi	r1, r7, #0
    12cc:	02005252 	andeq	r5, r0, #536870917	; 0x20000005
    12d0:	007d03f0 	ldrshteq	r0, [sp], #-48	; 0xffffffd0
    12d4:	08140000 	ldmdaeq	r4, {}	; <UNPREDICTABLE>
    12d8:	0000041b 	andeq	r0, r0, fp, lsl r4
    12dc:	7d03f102 	stfvcd	f7, [r3, #-8]
    12e0:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    12e4:	04200900 	strteq	r0, [r0], #-2304	; 0xfffff700
    12e8:	f2020000 	vhadd.s8	d0, d2, d0
    12ec:	00008203 	andeq	r8, r0, r3, lsl #4
    12f0:	02280600 	eoreq	r0, r8, #0, 12
    12f4:	017e0434 	cmneq	lr, r4, lsr r4
    12f8:	43070000 	movwmi	r0, #28672	; 0x7000
    12fc:	36020052 			; <UNDEFINED> instruction: 0x36020052
    1300:	00007d04 	andeq	r7, r0, r4, lsl #26
    1304:	13080000 	movwne	r0, #32768	; 0x8000
    1308:	02000000 	andeq	r0, r0, #0
    130c:	007d0437 	rsbseq	r0, sp, r7, lsr r4
    1310:	07040000 	streq	r0, [r4, -r0]
    1314:	00524943 	subseq	r4, r2, r3, asr #18
    1318:	7d043802 	stcvc	8, cr3, [r4, #-8]
    131c:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    1320:	0000cf08 	andeq	ip, r0, r8, lsl #30
    1324:	04390200 	ldrteq	r0, [r9], #-512	; 0xfffffe00
    1328:	0000007d 	andeq	r0, r0, sp, ror r0
    132c:	003a080c 	eorseq	r0, sl, ip, lsl #16
    1330:	3a020000 	bcc	81338 <__RW_SIZE__+0x80db8>
    1334:	00007d04 	andeq	r7, r0, r4, lsl #26
    1338:	26081000 	strcs	r1, [r8], -r0
    133c:	02000000 	andeq	r0, r0, #0
    1340:	007d043b 	rsbseq	r0, sp, fp, lsr r4
    1344:	08140000 	ldmdaeq	r4, {}	; <UNPREDICTABLE>
    1348:	00000082 	andeq	r0, r0, r2, lsl #1
    134c:	7d043c02 	stcvc	12, cr3, [r4, #-8]
    1350:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    1354:	00008a08 	andeq	r8, r0, r8, lsl #20
    1358:	043d0200 	ldrteq	r0, [sp], #-512	; 0xfffffe00
    135c:	0000007d 	andeq	r0, r0, sp, ror r0
    1360:	000e081c 	andeq	r0, lr, ip, lsl r8
    1364:	3e020000 	cdpcc	0, 0, cr0, cr2, cr0, {0}
    1368:	00007d04 	andeq	r7, r0, r4, lsl #26
    136c:	43072000 	movwmi	r2, #28672	; 0x7000
    1370:	02005253 	andeq	r5, r0, #805306373	; 0x30000005
    1374:	007d043f 	rsbseq	r0, sp, pc, lsr r4
    1378:	00240000 	eoreq	r0, r4, r0
    137c:	0001a309 	andeq	sl, r1, r9, lsl #6
    1380:	044a0200 	strbeq	r0, [sl], #-512	; 0xfffffe00
    1384:	000000f3 	strdeq	r0, [r0], -r3
    1388:	74080102 	strvc	r0, [r8], #-258	; 0xfffffefe
    138c:	0a000000 	beq	1394 <__RW_SIZE__+0xe14>
    1390:	0000081b 	andeq	r0, r0, fp, lsl r8
    1394:	36e40301 	strbtcc	r0, [r4], r1, lsl #6
    1398:	002e0800 	eoreq	r0, lr, r0, lsl #16
    139c:	9c010000 	stcls	0, cr0, [r1], {-0}
    13a0:	0007fe0b 	andeq	pc, r7, fp, lsl #28
    13a4:	140a0100 	strne	r0, [sl], #-256	; 0xffffff00
    13a8:	1c080037 	stcne	0, cr0, [r8], {55}	; 0x37
    13ac:	01000000 	mrseq	r0, (UNDEF: 0)
    13b0:	0001c79c 	muleq	r1, ip, r7
    13b4:	756e0c00 	strbvc	r0, [lr, #-3072]!	; 0xfffff400
    13b8:	0a01006d 	beq	41574 <__RW_SIZE__+0x40ff4>
    13bc:	0000006f 	andeq	r0, r0, pc, rrx
    13c0:	00000456 	andeq	r0, r0, r6, asr r4
    13c4:	08100a00 	ldmdaeq	r0, {r9, fp}
    13c8:	0f010000 	svceq	0x00010000
    13cc:	08003730 	stmdaeq	r0, {r4, r5, r8, r9, sl, ip, sp}
    13d0:	00000012 	andeq	r0, r0, r2, lsl r0
    13d4:	f20a9c01 			; <UNDEFINED> instruction: 0xf20a9c01
    13d8:	01000007 	tsteq	r0, r7
    13dc:	00374414 	eorseq	r4, r7, r4, lsl r4
    13e0:	00001208 	andeq	r1, r0, r8, lsl #4
    13e4:	0d9c0100 	ldfeqs	f0, [ip]
    13e8:	00000056 	andeq	r0, r0, r6, asr r0
    13ec:	f506ce04 			; <UNDEFINED> instruction: 0xf506ce04
    13f0:	05000001 	streq	r0, [r0, #-1]
    13f4:	00000068 	andeq	r0, r0, r8, rrx
    13f8:	0003ed00 	andeq	lr, r3, r0, lsl #26
    13fc:	56000400 	strpl	r0, [r0], -r0, lsl #8
    1400:	04000005 	streq	r0, [r0], #-5
    1404:	0000ef01 	andeq	lr, r0, r1, lsl #30
    1408:	08890100 	stmeq	r9, {r8}
    140c:	00920000 	addseq	r0, r2, r0
    1410:	37580000 	ldrbcc	r0, [r8, -r0]
    1414:	01460800 	cmpeq	r6, r0, lsl #16
    1418:	04790000 	ldrbteq	r0, [r9], #-0
    141c:	01020000 	mrseq	r0, (UNDEF: 2)
    1420:	00006d06 	andeq	r6, r0, r6, lsl #26
    1424:	02730300 	rsbseq	r0, r3, #0, 6
    1428:	2a020000 	bcs	81430 <__RW_SIZE__+0x80eb0>
    142c:	00000037 	andeq	r0, r0, r7, lsr r0
    1430:	6b080102 	blvs	201840 <__RW_SIZE__+0x2012c0>
    1434:	02000000 	andeq	r0, r0, #0
    1438:	01990502 	orrseq	r0, r9, r2, lsl #10
    143c:	02020000 	andeq	r0, r2, #0
    1440:	00004307 	andeq	r4, r0, r7, lsl #6
    1444:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
    1448:	00000005 	andeq	r0, r0, r5
    144c:	0001af03 	andeq	sl, r1, r3, lsl #30
    1450:	5e500200 	cdppl	2, 5, cr0, cr0, cr0, {0}
    1454:	02000000 	andeq	r0, r0, #0
    1458:	00dd0704 	sbcseq	r0, sp, r4, lsl #14
    145c:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    1460:	00000005 	andeq	r0, r0, r5
    1464:	07080200 	streq	r0, [r8, -r0, lsl #4]
    1468:	000000d8 	ldrdeq	r0, [r0], -r8
    146c:	69050404 	stmdbvs	r5, {r2, sl}
    1470:	0200746e 	andeq	r7, r0, #1845493760	; 0x6e000000
    1474:	00e20704 	rsceq	r0, r2, r4, lsl #14
    1478:	04020000 	streq	r0, [r2], #-0
    147c:	00018507 	andeq	r8, r1, r7, lsl #10
    1480:	00530500 	subseq	r0, r3, r0, lsl #10
    1484:	74060000 	strvc	r0, [r6], #-0
    1488:	017a9b03 	cmneq	sl, r3, lsl #22
    148c:	83070000 	movwhi	r0, #28672	; 0x7000
    1490:	03000008 	movweq	r0, #8
    1494:	00017a9d 	muleq	r1, sp, sl
    1498:	69070000 	stmdbvs	r7, {}	; <UNPREDICTABLE>
    149c:	03000008 	movweq	r0, #8
    14a0:	0000889e 	muleq	r0, lr, r8
    14a4:	4a070400 	bmi	1c24ac <__RW_SIZE__+0x1c1f2c>
    14a8:	03000008 	movweq	r0, #8
    14ac:	0000889f 	muleq	r0, pc, r8	; <UNPREDICTABLE>
    14b0:	6e070800 	cdpvs	8, 0, cr0, cr7, cr0, {0}
    14b4:	03000008 	movweq	r0, #8
    14b8:	000088a0 	andeq	r8, r0, r0, lsr #17
    14bc:	53080c00 	movwpl	r0, #35840	; 0x8c00
    14c0:	03005243 	movweq	r5, #579	; 0x243
    14c4:	000088a1 	andeq	r8, r0, r1, lsr #17
    14c8:	43081000 	movwmi	r1, #32768	; 0x8000
    14cc:	03005243 	movweq	r5, #579	; 0x243
    14d0:	000088a2 	andeq	r8, r0, r2, lsr #17
    14d4:	53081400 	movwpl	r1, #33792	; 0x8400
    14d8:	03005048 	movweq	r5, #72	; 0x48
    14dc:	00018fa3 	andeq	r8, r1, r3, lsr #31
    14e0:	24071800 	strcs	r1, [r7], #-2048	; 0xfffff800
    14e4:	03000008 	movweq	r0, #8
    14e8:	000088a4 	andeq	r8, r0, r4, lsr #17
    14ec:	45072400 	strmi	r2, [r7, #-1024]	; 0xfffffc00
    14f0:	03000008 	movweq	r0, #8
    14f4:	000088a5 	andeq	r8, r0, r5, lsr #17
    14f8:	4f072800 	svcmi	0x00072800
    14fc:	03000008 	movweq	r0, #8
    1500:	000088a6 	andeq	r8, r0, r6, lsr #17
    1504:	64072c00 	strvs	r2, [r7], #-3072	; 0xfffff400
    1508:	03000008 	movweq	r0, #8
    150c:	000088a7 	andeq	r8, r0, r7, lsr #17
    1510:	90073000 	andls	r3, r7, r0
    1514:	03000008 	movweq	r0, #8
    1518:	000088a8 	andeq	r8, r0, r8, lsr #17
    151c:	79073400 	stmdbvc	r7, {sl, ip, sp}
    1520:	03000008 	movweq	r0, #8
    1524:	000088a9 	andeq	r8, r0, r9, lsr #17
    1528:	ac073800 	stcge	8, cr3, [r7], {-0}
    152c:	03000008 	movweq	r0, #8
    1530:	000088aa 	andeq	r8, r0, sl, lsr #17
    1534:	50083c00 	andpl	r3, r8, r0, lsl #24
    1538:	03005246 	movweq	r5, #582	; 0x246
    153c:	0001a4ab 	andeq	sl, r1, fp, lsr #9
    1540:	44084000 	strmi	r4, [r8], #-0
    1544:	03005246 	movweq	r5, #582	; 0x246
    1548:	00017aac 	andeq	r7, r1, ip, lsr #21
    154c:	41084800 	tstmi	r8, r0, lsl #16
    1550:	03005244 	movweq	r5, #580	; 0x244
    1554:	00017aad 	andeq	r7, r1, sp, lsr #21
    1558:	54074c00 	strpl	r4, [r7], #-3072	; 0xfffff400
    155c:	03000008 	movweq	r0, #8
    1560:	0001beae 	andeq	fp, r1, lr, lsr #29
    1564:	74075000 	strvc	r5, [r7], #-0
    1568:	03000008 	movweq	r0, #8
    156c:	0001d8af 	andeq	sp, r1, pc, lsr #17
    1570:	09006000 	stmdbeq	r0, {sp, lr}
    1574:	00000088 	andeq	r0, r0, r8, lsl #1
    1578:	00002c0a 	andeq	r2, r0, sl, lsl #24
    157c:	00018f00 	andeq	r8, r1, r0, lsl #30
    1580:	00810b00 	addeq	r0, r1, r0, lsl #22
    1584:	000b0000 	andeq	r0, fp, r0
    1588:	00017f05 	andeq	r7, r1, r5, lsl #30
    158c:	00530a00 	subseq	r0, r3, r0, lsl #20
    1590:	01a40000 			; <UNDEFINED> instruction: 0x01a40000
    1594:	810b0000 	mrshi	r0, (UNDEF: 11)
    1598:	01000000 	mrseq	r0, (UNDEF: 0)
    159c:	01a90900 			; <UNDEFINED> instruction: 0x01a90900
    15a0:	94050000 	strls	r0, [r5], #-0
    15a4:	0a000001 	beq	15b0 <__RW_SIZE__+0x1030>
    15a8:	00000053 	andeq	r0, r0, r3, asr r0
    15ac:	000001be 			; <UNDEFINED> instruction: 0x000001be
    15b0:	0000810b 	andeq	r8, r0, fp, lsl #2
    15b4:	09000300 	stmdbeq	r0, {r8, r9}
    15b8:	000001c3 	andeq	r0, r0, r3, asr #3
    15bc:	0001ae05 	andeq	sl, r1, r5, lsl #28
    15c0:	00530a00 	subseq	r0, r3, r0, lsl #20
    15c4:	01d80000 	bicseq	r0, r8, r0
    15c8:	810b0000 	mrshi	r0, (UNDEF: 11)
    15cc:	04000000 	streq	r0, [r0], #-0
    15d0:	01dd0900 	bicseq	r0, sp, r0, lsl #18
    15d4:	c8050000 	stmdagt	r5, {}	; <UNPREDICTABLE>
    15d8:	03000001 	movweq	r0, #1
    15dc:	0000082a 	andeq	r0, r0, sl, lsr #16
    15e0:	008db003 	addeq	fp, sp, r3
    15e4:	040c0000 	streq	r0, [ip], #-0
    15e8:	000001f3 	strdeq	r0, [r0], -r3
    15ec:	74080102 	strvc	r0, [r8], #-258	; 0xfffffefe
    15f0:	0d000000 	stceq	0, cr0, [r0, #-0]
    15f4:	00000896 	muleq	r0, r6, r8
    15f8:	0e010301 	cdpeq	3, 0, cr0, cr1, cr1, {0}
    15fc:	0000087e 	andeq	r0, r0, lr, ror r8
    1600:	37581301 	ldrbcc	r1, [r8, -r1, lsl #6]
    1604:	01460800 	cmpeq	r6, r0, lsl #16
    1608:	9c010000 	stcls	0, cr0, [r1], {-0}
    160c:	0000035c 	andeq	r0, r0, ip, asr r3
    1610:	0100690f 	tsteq	r0, pc, lsl #18
    1614:	00035c16 	andeq	r5, r3, r6, lsl ip
    1618:	54910200 	ldrpl	r0, [r1], #512	; 0x200
    161c:	01006a0f 	tsteq	r0, pc, lsl #20
    1620:	00035c16 	andeq	r5, r3, r6, lsl ip
    1624:	58910200 	ldmpl	r1, {r9}
    1628:	00037c10 	andeq	r7, r3, r0, lsl ip
    162c:	5c160100 	ldfpls	f0, [r6], {-0}
    1630:	02000003 	andeq	r0, r0, #3
    1634:	33105c91 	tstcc	r0, #37120	; 0x9100
    1638:	01000008 	tsteq	r0, r8
    163c:	00035c17 	andeq	r5, r3, r7, lsl ip
    1640:	60910200 	addsvs	r0, r1, r0, lsl #4
    1644:	00083c10 	andeq	r3, r8, r0, lsl ip
    1648:	5c180100 	ldfpls	f0, [r8], {-0}
    164c:	02000003 	andeq	r0, r0, #3
    1650:	fa116491 	blx	45a89c <__RW_SIZE__+0x45a31c>
    1654:	64000001 	strvs	r0, [r0], #-1
    1658:	48080037 	stmdami	r8, {r0, r1, r2, r4, r5}
    165c:	01000000 	mrseq	r0, (UNDEF: 0)
    1660:	00029a1a 	andeq	r9, r2, sl, lsl sl
    1664:	37681200 	strbcc	r1, [r8, -r0, lsl #4]!
    1668:	03780800 	cmneq	r8, #0, 16
    166c:	6c120000 	ldcvs	0, cr0, [r2], {-0}
    1670:	7f080037 	svcvc	0x00080037
    1674:	12000003 	andne	r0, r0, #3
    1678:	08003770 	stmdaeq	r0, {r4, r5, r6, r8, r9, sl, ip, sp}
    167c:	00000386 	andeq	r0, r0, r6, lsl #7
    1680:	00377813 	eorseq	r7, r7, r3, lsl r8
    1684:	00038d08 	andeq	r8, r3, r8, lsl #26
    1688:	50011400 	andpl	r1, r1, r0, lsl #8
    168c:	39e10804 	stmibcc	r1!, {r2, fp}^
    1690:	15000024 	strne	r0, [r0, #-36]	; 0xffffffdc
    1694:	08003798 	stmdaeq	r0, {r3, r4, r7, r8, r9, sl, ip, sp}
    1698:	0000039e 	muleq	r0, lr, r3
    169c:	000002b1 			; <UNDEFINED> instruction: 0x000002b1
    16a0:	05500114 	ldrbeq	r0, [r0, #-276]	; 0xfffffeec
    16a4:	00a5c003 	adceq	ip, r5, r3
    16a8:	9e150008 	cdpls	0, 1, cr0, cr5, cr8, {0}
    16ac:	b0080037 	andlt	r0, r8, r7, lsr r0
    16b0:	c4000003 	strgt	r0, [r0], #-3
    16b4:	14000002 	strne	r0, [r0], #-2
    16b8:	31015001 	tstcc	r1, r1
    16bc:	37a61500 	strcc	r1, [r6, r0, lsl #10]!
    16c0:	03c10800 	biceq	r0, r1, #0, 16
    16c4:	02d90000 	sbcseq	r0, r9, #0
    16c8:	01140000 	tsteq	r4, r0
    16cc:	880a0350 	stmdahi	sl, {r4, r6, r8, r9}
    16d0:	ac150013 	ldcge	0, cr0, [r5], {19}
    16d4:	d2080037 	andle	r0, r8, #55	; 0x37
    16d8:	ed000003 	stc	0, cr0, [r0, #-12]
    16dc:	14000002 	strne	r0, [r0], #-2
    16e0:	08025001 	stmdaeq	r2, {r0, ip, lr}
    16e4:	ec1500ff 	ldc	0, cr0, [r5], {255}	; 0xff
    16e8:	9e080037 	mcrls	0, 0, r0, cr8, cr7, {1}
    16ec:	04000003 	streq	r0, [r0], #-3
    16f0:	14000003 	strne	r0, [r0], #-3
    16f4:	03055001 	movweq	r5, #20481	; 0x5001
    16f8:	0800a5d0 	stmdaeq	r0, {r4, r6, r7, r8, sl, sp, pc}
    16fc:	37fc1500 	ldrbcc	r1, [ip, r0, lsl #10]!
    1700:	039e0800 	orrseq	r0, lr, #0, 16
    1704:	031b0000 	tsteq	fp, #0
    1708:	01140000 	tsteq	r4, r0
    170c:	dc030550 	cfstr32le	mvfx0, [r3], {80}	; 0x50
    1710:	000800a5 	andeq	r0, r8, r5, lsr #1
    1714:	00380e12 	eorseq	r0, r8, r2, lsl lr
    1718:	0003e308 	andeq	lr, r3, r8, lsl #6
    171c:	385a1500 	ldmdacc	sl, {r8, sl, ip}^
    1720:	039e0800 	orrseq	r0, lr, #0, 16
    1724:	033b0000 	teqeq	fp, #0
    1728:	01140000 	tsteq	r4, r0
    172c:	d0030550 	andle	r0, r3, r0, asr r5
    1730:	000800a5 	andeq	r0, r8, r5, lsr #1
    1734:	00386a15 	eorseq	r6, r8, r5, lsl sl
    1738:	00039e08 	andeq	r9, r3, r8, lsl #28
    173c:	00035200 	andeq	r5, r3, r0, lsl #4
    1740:	50011400 	andpl	r1, r1, r0, lsl #8
    1744:	a5dc0305 	ldrbge	r0, [ip, #773]	; 0x305
    1748:	12000800 	andne	r0, r0, #0, 16
    174c:	0800387c 	stmdaeq	r0, {r2, r3, r4, r5, r6, fp, ip, sp}
    1750:	000003e3 	andeq	r0, r0, r3, ror #7
    1754:	00730500 	rsbseq	r0, r3, r0, lsl #10
    1758:	56160000 	ldrpl	r0, [r6], -r0
    175c:	03000000 	movweq	r0, #0
    1760:	035c06ce 	cmpeq	ip, #216006656	; 0xce00000
    1764:	b1170000 	tstlt	r7, r0
    1768:	01000008 	tsteq	r0, r8
    176c:	00035c0e 	andeq	r5, r3, lr, lsl #24
    1770:	018e1800 	orreq	r1, lr, r0, lsl #16
    1774:	1e040000 	cdpne	0, 0, cr0, cr4, cr0, {0}
    1778:	00081b18 	andeq	r1, r8, r8, lsl fp
    177c:	18170400 	ldmdane	r7, {sl}
    1780:	00000448 	andeq	r0, r0, r8, asr #8
    1784:	59192204 	ldmdbpl	r9, {r2, r9, sp}
    1788:	04000008 	streq	r0, [r0], #-8
    178c:	00039e0d 	andeq	r9, r3, sp, lsl #28
    1790:	00731a00 	rsbseq	r1, r3, r0, lsl #20
    1794:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
    1798:	0000089f 	muleq	r0, pc, r8	; <UNPREDICTABLE>
    179c:	03b01004 	movseq	r1, #4
    17a0:	ed1a0000 	ldc	0, cr0, [sl, #-0]
    17a4:	1b000001 	blne	17b0 <__RW_SIZE__+0x1230>
    17a8:	050d1900 	streq	r1, [sp, #-2304]	; 0xfffff700
    17ac:	26040000 	strcs	r0, [r4], -r0
    17b0:	000003c1 	andeq	r0, r0, r1, asr #7
    17b4:	0000731a 	andeq	r7, r0, sl, lsl r3
    17b8:	0d190000 	ldceq	0, cr0, [r9, #-0]
    17bc:	04000003 	streq	r0, [r0], #-3
    17c0:	0003d244 	andeq	sp, r3, r4, asr #4
    17c4:	007a1a00 	rsbseq	r1, sl, r0, lsl #20
    17c8:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
    17cc:	00000320 	andeq	r0, r0, r0, lsr #6
    17d0:	03e34604 	mvneq	r4, #4, 12	; 0x400000
    17d4:	7a1a0000 	bvc	6817dc <__RW_SIZE__+0x68125c>
    17d8:	00000000 	andeq	r0, r0, r0
    17dc:	0004021c 	andeq	r0, r4, ip, lsl r2
    17e0:	1a470400 	bne	11c27e8 <__RW_SIZE__+0x11c2268>
    17e4:	0000007a 	andeq	r0, r0, sl, ror r0
    17e8:	00fb0000 	rscseq	r0, fp, r0
    17ec:	00040000 	andeq	r0, r4, r0
    17f0:	000006cb 	andeq	r0, r0, fp, asr #13
    17f4:	00ef0104 	rsceq	r0, pc, r4, lsl #2
    17f8:	d2010000 	andle	r0, r1, #0
    17fc:	92000008 	andls	r0, r0, #8
    1800:	a0000000 	andge	r0, r0, r0
    1804:	44080038 	strmi	r0, [r8], #-56	; 0xffffffc8
    1808:	7d000000 	stcvc	0, cr0, [r0, #-0]
    180c:	02000005 	andeq	r0, r0, #5
    1810:	006d0601 	rsbeq	r0, sp, r1, lsl #12
    1814:	01020000 	mrseq	r0, (UNDEF: 2)
    1818:	00006b08 	andeq	r6, r0, r8, lsl #22
    181c:	05020200 	streq	r0, [r2, #-512]	; 0xfffffe00
    1820:	00000199 	muleq	r0, r9, r1
    1824:	43070202 	movwmi	r0, #29186	; 0x7202
    1828:	02000000 	andeq	r0, r0, #0
    182c:	00050504 	andeq	r0, r5, r4, lsl #10
    1830:	04020000 	streq	r0, [r2], #-0
    1834:	0000dd07 	andeq	sp, r0, r7, lsl #26
    1838:	05080200 	streq	r0, [r8, #-512]	; 0xfffffe00
    183c:	00000000 	andeq	r0, r0, r0
    1840:	d8070802 	stmdale	r7, {r1, fp}
    1844:	03000000 	movweq	r0, #0
    1848:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
    184c:	04020074 	streq	r0, [r2], #-116	; 0xffffff8c
    1850:	0000e207 	andeq	lr, r0, r7, lsl #4
    1854:	07040200 	streq	r0, [r4, -r0, lsl #4]
    1858:	00000185 	andeq	r0, r0, r5, lsl #3
    185c:	00780404 	rsbseq	r0, r8, r4, lsl #8
    1860:	01020000 	mrseq	r0, (UNDEF: 2)
    1864:	00007408 	andeq	r7, r0, r8, lsl #8
    1868:	08dc0500 	ldmeq	ip, {r8, sl}^
    186c:	03010000 	movweq	r0, #4096	; 0x1000
    1870:	00000072 	andeq	r0, r0, r2, ror r0
    1874:	080038a0 	stmdaeq	r0, {r5, r7, fp, ip, sp}
    1878:	00000044 	andeq	r0, r0, r4, asr #32
    187c:	00e29c01 	rsceq	r9, r2, r1, lsl #24
    1880:	69060000 	stmdbvs	r6, {}	; <UNPREDICTABLE>
    1884:	0100636e 	tsteq	r0, lr, ror #6
    1888:	00005d03 	andeq	r5, r0, r3, lsl #26
    188c:	00048500 	andeq	r8, r4, r0, lsl #10
    1890:	08e20700 	stmiaeq	r2!, {r8, r9, sl}^
    1894:	05010000 	streq	r0, [r1, #-0]
    1898:	0000002c 	andeq	r0, r0, ip, lsr #32
    189c:	0008bb08 	andeq	fp, r8, r8, lsl #22
    18a0:	72060100 	andvc	r0, r6, #0, 2
    18a4:	05000000 	streq	r0, [r0, #-0]
    18a8:	00058003 	andeq	r8, r5, r3
    18ac:	08c00920 	stmiaeq	r0, {r5, r8, fp}^
    18b0:	08010000 	stmdaeq	r1, {}	; <UNPREDICTABLE>
    18b4:	00000072 	andeq	r0, r0, r2, ror r0
    18b8:	000004d4 	ldrdeq	r0, [r0], -r4
    18bc:	0008c909 	andeq	ip, r8, r9, lsl #18
    18c0:	72090100 	andvc	r0, r9, #0, 2
    18c4:	e7000000 	str	r0, [r0, -r0]
    18c8:	00000004 	andeq	r0, r0, r4
    18cc:	0000560a 	andeq	r5, r0, sl, lsl #12
    18d0:	06ce0200 	strbeq	r0, [lr], r0, lsl #4
    18d4:	000000ee 	andeq	r0, r0, lr, ror #1
    18d8:	00005d0b 	andeq	r5, r0, fp, lsl #26
    18dc:	08e20700 	stmiaeq	r2!, {r8, r9, sl}^
    18e0:	05010000 	streq	r0, [r1, #-0]
    18e4:	0000002c 	andeq	r0, r0, ip, lsr #32
    18e8:	00127f00 	andseq	r7, r2, r0, lsl #30
    18ec:	70000400 	andvc	r0, r0, r0, lsl #8
    18f0:	04000007 	streq	r0, [r0], #-7
    18f4:	0000ef01 	andeq	lr, r0, r1, lsl #30
    18f8:	0bd60100 	bleq	ff581d00 <MSP_BASE+0xdf57cd00>
    18fc:	00920000 	addseq	r0, r2, r0
    1900:	38e40000 	stmiacc	r4!, {}^	; <UNPREDICTABLE>
    1904:	03f20800 	mvnseq	r0, #0, 16
    1908:	05d30000 	ldrbeq	r0, [r3]
    190c:	c7020000 	strgt	r0, [r2, -r0]
    1910:	01000004 	tsteq	r0, r4
    1914:	0164a803 	cmneq	r4, r3, lsl #16
    1918:	d2030000 	andle	r0, r3, #0
    191c:	72000006 	andvc	r0, r0, #6
    1920:	0004f703 	andeq	pc, r4, r3, lsl #14
    1924:	57037400 	strpl	r7, [r3, -r0, lsl #8]
    1928:	75000006 	strvc	r0, [r0, #-6]
    192c:	00076003 	andeq	r6, r7, r3
    1930:	7d037600 	stcvc	6, cr7, [r3, #-0]
    1934:	7b000007 	blvc	1958 <__RW_SIZE__+0x13d8>
    1938:	00074e03 	andeq	r4, r7, r3, lsl #28
    193c:	e2037c00 	and	r7, r3, #0, 24
    1940:	7e000004 	cdpvc	0, 0, cr0, cr0, cr4, {0}
    1944:	00072c03 	andeq	r2, r7, r3, lsl #24
    1948:	4d037f00 	stcmi	15, cr7, [r3, #-0]
    194c:	00000006 	andeq	r0, r0, r6
    1950:	00067003 	andeq	r7, r6, r3
    1954:	d8030100 	stmdale	r3, {r8}
    1958:	02000007 	andeq	r0, r0, #7
    195c:	0006b003 	andeq	fp, r6, r3
    1960:	a7030300 	strge	r0, [r3, -r0, lsl #6]
    1964:	04000004 	streq	r0, [r0], #-4
    1968:	0004ee03 	andeq	lr, r4, r3, lsl #28
    196c:	b2030500 	andlt	r0, r3, #0, 10
    1970:	06000004 	streq	r0, [r0], -r4
    1974:	0006f803 	andeq	pc, r6, r3, lsl #16
    1978:	d1030700 	tstle	r3, r0, lsl #14
    197c:	08000005 	stmdaeq	r0, {r0, r2}
    1980:	0007b003 	andeq	fp, r7, r3
    1984:	65030900 	strvs	r0, [r3, #-2304]	; 0xfffff700
    1988:	0a000006 	beq	19a8 <__RW_SIZE__+0x1428>
    198c:	00062b03 	andeq	r2, r6, r3, lsl #22
    1990:	94030b00 	strls	r0, [r3], #-2816	; 0xfffff500
    1994:	0c000004 	stceq	0, cr0, [r0], {4}
    1998:	00067e03 	andeq	r7, r6, r3, lsl #28
    199c:	42030d00 	andmi	r0, r3, #0, 26
    19a0:	0e000005 	cdpeq	0, 0, cr0, cr0, cr5, {0}
    19a4:	00079d03 	andeq	r9, r7, r3, lsl #26
    19a8:	f9030f00 			; <UNDEFINED> instruction: 0xf9030f00
    19ac:	10000005 	andne	r0, r0, r5
    19b0:	00046a03 	andeq	r6, r4, r3, lsl #20
    19b4:	c0031100 	andgt	r1, r3, r0, lsl #2
    19b8:	12000007 	andne	r0, r0, #7
    19bc:	00059703 	andeq	r9, r5, r3, lsl #14
    19c0:	33031300 	movwcc	r1, #13056	; 0x3300
    19c4:	14000004 	strne	r0, [r0], #-4
    19c8:	00058903 	andeq	r8, r5, r3, lsl #18
    19cc:	5c031500 	cfstr32pl	mvfx1, [r3], {-0}
    19d0:	16000004 	strne	r0, [r0], -r4
    19d4:	00077003 	andeq	r7, r7, r3
    19d8:	21031700 	tstcs	r3, r0, lsl #14
    19dc:	18000005 	stmdane	r0, {r0, r2}
    19e0:	00069e03 	andeq	r9, r6, r3, lsl #28
    19e4:	0d031900 	stceq	9, cr1, [r3, #-0]
    19e8:	1a000007 	bne	1a0c <__RW_SIZE__+0x148c>
    19ec:	0006e603 	andeq	lr, r6, r3, lsl #12
    19f0:	3f031b00 	svccc	0x00031b00
    19f4:	1c000007 	stcne	0, cr0, [r0], {7}
    19f8:	00062103 	andeq	r2, r6, r3, lsl #2
    19fc:	8a031d00 	bhi	c8e04 <__RW_SIZE__+0xc8884>
    1a00:	1e000004 	cdpne	0, 0, cr0, cr0, cr4, {0}
    1a04:	00069103 	andeq	r9, r6, r3, lsl #2
    1a08:	1f031f00 	svcne	0x00031f00
    1a0c:	20000007 	andcs	r0, r0, r7
    1a10:	0005ec03 	andeq	lr, r5, r3, lsl #24
    1a14:	7d032100 	stfvcs	f2, [r3, #-0]
    1a18:	22000004 	andcs	r0, r0, #4
    1a1c:	00053803 	andeq	r3, r5, r3, lsl #16
    1a20:	8e032300 	cdphi	3, 0, cr2, cr3, cr0, {0}
    1a24:	24000007 	strcs	r0, [r0], #-7
    1a28:	0006c603 	andeq	ip, r6, r3, lsl #12
    1a2c:	b5032500 	strlt	r2, [r3, #-1280]	; 0xfffffb00
    1a30:	26000005 	strcs	r0, [r0], -r5
    1a34:	0007cc03 	andeq	ip, r7, r3, lsl #24
    1a38:	bd032700 	stclt	7, cr2, [r3, #-0]
    1a3c:	28000004 	stmdacs	r0, {r2}
    1a40:	0007e403 	andeq	lr, r7, r3, lsl #8
    1a44:	3e032900 	cdpcc	9, 0, cr2, cr3, cr0, {0}
    1a48:	2a000006 	bcs	1a68 <__RW_SIZE__+0x14e8>
    1a4c:	05ab0400 	streq	r0, [fp, #1024]!	; 0x400
    1a50:	d9030000 	stmdble	r3, {}	; <UNPREDICTABLE>
    1a54:	00002501 	andeq	r2, r0, r1, lsl #10
    1a58:	06010500 	streq	r0, [r1], -r0, lsl #10
    1a5c:	0000006d 	andeq	r0, r0, sp, rrx
    1a60:	00027306 	andeq	r7, r2, r6, lsl #6
    1a64:	822a0400 	eorhi	r0, sl, #0, 8
    1a68:	05000001 	streq	r0, [r0, #-1]
    1a6c:	006b0801 	rsbeq	r0, fp, r1, lsl #16
    1a70:	02050000 	andeq	r0, r5, #0
    1a74:	00019905 	andeq	r9, r1, r5, lsl #18
    1a78:	02d00600 	sbcseq	r0, r0, #0, 12
    1a7c:	36040000 	strcc	r0, [r4], -r0
    1a80:	0000019b 	muleq	r0, fp, r1
    1a84:	43070205 	movwmi	r0, #29189	; 0x7205
    1a88:	05000000 	streq	r0, [r0, #-0]
    1a8c:	00050504 	andeq	r0, r5, r4, lsl #10
    1a90:	af060000 	svcge	0x00060000
    1a94:	04000001 	streq	r0, [r0], #-1
    1a98:	0001b450 	andeq	fp, r1, r0, asr r4
    1a9c:	07040500 	streq	r0, [r4, -r0, lsl #10]
    1aa0:	000000dd 	ldrdeq	r0, [r0], -sp
    1aa4:	00050805 	andeq	r0, r5, r5, lsl #16
    1aa8:	05000000 	streq	r0, [r0, #-0]
    1aac:	00d80708 	sbcseq	r0, r8, r8, lsl #14
    1ab0:	04070000 	streq	r0, [r7], #-0
    1ab4:	746e6905 	strbtvc	r6, [lr], #-2309	; 0xfffff6fb
    1ab8:	07040500 	streq	r0, [r4, -r0, lsl #10]
    1abc:	000000e2 	andeq	r0, r0, r2, ror #1
    1ac0:	020e0408 	andeq	r0, lr, #8, 8	; 0x8000000
    1ac4:	00028584 	andeq	r8, r2, r4, lsl #11
    1ac8:	051c0900 	ldreq	r0, [ip, #-2304]	; 0xfffff700
    1acc:	86020000 	strhi	r0, [r2], -r0
    1ad0:	0000029c 	muleq	r0, ip, r2
    1ad4:	03870900 	orreq	r0, r7, #0, 18
    1ad8:	87020000 	strhi	r0, [r2, -r0]
    1adc:	000002a1 	andeq	r0, r0, r1, lsr #5
    1ae0:	07890920 	streq	r0, [r9, r0, lsr #18]
    1ae4:	88020000 	stmdahi	r2, {}	; <UNPREDICTABLE>
    1ae8:	000002b1 			; <UNDEFINED> instruction: 0x000002b1
    1aec:	052f0980 	streq	r0, [pc, #-2432]!	; 1174 <__RW_SIZE__+0xbf4>
    1af0:	89020000 	stmdbhi	r2, {}	; <UNPREDICTABLE>
    1af4:	000002a1 	andeq	r0, r0, r1, lsr #5
    1af8:	07bb0aa0 	ldreq	r0, [fp, r0, lsr #21]!
    1afc:	8a020000 	bhi	81b04 <__RW_SIZE__+0x81584>
    1b00:	000002b6 			; <UNDEFINED> instruction: 0x000002b6
    1b04:	970a0100 	strls	r0, [sl, -r0, lsl #2]
    1b08:	02000003 	andeq	r0, r0, #3
    1b0c:	0002a18b 	andeq	sl, r2, fp, lsl #3
    1b10:	0a012000 	beq	49b18 <__RW_SIZE__+0x49598>
    1b14:	00000679 	andeq	r0, r0, r9, ror r6
    1b18:	02bb8c02 	adcseq	r8, fp, #512	; 0x200
    1b1c:	01800000 	orreq	r0, r0, r0
    1b20:	0003a10a 	andeq	sl, r3, sl, lsl #2
    1b24:	a18d0200 	orrge	r0, sp, r0, lsl #4
    1b28:	a0000002 	andge	r0, r0, r2
    1b2c:	07980a01 	ldreq	r0, [r8, r1, lsl #20]
    1b30:	8e020000 	cdphi	0, 0, cr0, cr2, cr0, {0}
    1b34:	000002c0 	andeq	r0, r0, r0, asr #5
    1b38:	ab0a0200 	blge	282340 <__RW_SIZE__+0x281dc0>
    1b3c:	02000003 	andeq	r0, r0, #3
    1b40:	0002c58f 	andeq	ip, r2, pc, lsl #11
    1b44:	0b022000 	bleq	89b4c <__RW_SIZE__+0x895cc>
    1b48:	02005049 	andeq	r5, r0, #73	; 0x49
    1b4c:	0002e590 	muleq	r2, r0, r5
    1b50:	0a030000 	beq	c1b58 <__RW_SIZE__+0xc15d8>
    1b54:	000003b5 			; <UNDEFINED> instruction: 0x000003b5
    1b58:	02ea9102 	rsceq	r9, sl, #-2147483648	; 0x80000000
    1b5c:	03f00000 	mvnseq	r0, #0
    1b60:	0006ab0a 	andeq	sl, r6, sl, lsl #22
    1b64:	fb920200 	blx	fe48236e <MSP_BASE+0xde47d36e>
    1b68:	00000002 	andeq	r0, r0, r2
    1b6c:	a90c000e 	stmdbge	ip, {r1, r2, r3}
    1b70:	95000001 	strls	r0, [r0, #-1]
    1b74:	0d000002 	stceq	0, cr0, [r0, #-8]
    1b78:	00000295 	muleq	r0, r5, r2
    1b7c:	04050007 	streq	r0, [r5], #-7
    1b80:	00018507 	andeq	r8, r1, r7, lsl #10
    1b84:	02850e00 	addeq	r0, r5, #0, 28
    1b88:	a90c0000 	stmdbge	ip, {}	; <UNPREDICTABLE>
    1b8c:	b1000001 	tstlt	r0, r1
    1b90:	0d000002 	stceq	0, cr0, [r0, #-8]
    1b94:	00000295 	muleq	r0, r5, r2
    1b98:	850e0017 	strhi	r0, [lr, #-23]	; 0xffffffe9
    1b9c:	0e000002 	cdpeq	0, 0, cr0, cr0, cr2, {0}
    1ba0:	00000285 	andeq	r0, r0, r5, lsl #5
    1ba4:	0002850e 	andeq	r8, r2, lr, lsl #10
    1ba8:	02850e00 	addeq	r0, r5, #0, 28
    1bac:	a90c0000 	stmdbge	ip, {}	; <UNPREDICTABLE>
    1bb0:	d5000001 	strle	r0, [r0, #-1]
    1bb4:	0d000002 	stceq	0, cr0, [r0, #-8]
    1bb8:	00000295 	muleq	r0, r5, r2
    1bbc:	770c0037 	smladxvc	ip, r7, r0, r0
    1bc0:	e5000001 	str	r0, [r0, #-1]
    1bc4:	0d000002 	stceq	0, cr0, [r0, #-8]
    1bc8:	00000295 	muleq	r0, r5, r2
    1bcc:	d50e00ef 	strle	r0, [lr, #-239]	; 0xffffff11
    1bd0:	0c000002 	stceq	0, cr0, [r0], {2}
    1bd4:	000001a9 	andeq	r0, r0, r9, lsr #3
    1bd8:	000002fb 	strdeq	r0, [r0], -fp
    1bdc:	0002950f 	andeq	r9, r2, pc, lsl #10
    1be0:	00028300 	andeq	r8, r2, r0, lsl #6
    1be4:	0001a90e 	andeq	sl, r1, lr, lsl #18
    1be8:	07030600 	streq	r0, [r3, -r0, lsl #12]
    1bec:	93020000 	movwls	r0, #8192	; 0x2000
    1bf0:	000001d7 	ldrdeq	r0, [r0], -r7
    1bf4:	9b027410 	blls	9ec3c <__RW_SIZE__+0x9e6bc>
    1bf8:	000003f8 	strdeq	r0, [r0], -r8
    1bfc:	00088309 	andeq	r8, r8, r9, lsl #6
    1c00:	f89d0200 			; <UNDEFINED> instruction: 0xf89d0200
    1c04:	00000003 	andeq	r0, r0, r3
    1c08:	00086909 	andeq	r6, r8, r9, lsl #18
    1c0c:	fb9e0200 	blx	fe782416 <MSP_BASE+0xde77d416>
    1c10:	04000002 	streq	r0, [r0], #-2
    1c14:	00084a09 	andeq	r4, r8, r9, lsl #20
    1c18:	fb9f0200 	blx	fe7c2422 <MSP_BASE+0xde7bd422>
    1c1c:	08000002 	stmdaeq	r0, {r1}
    1c20:	00086e09 	andeq	r6, r8, r9, lsl #28
    1c24:	fba00200 	blx	fe80242e <MSP_BASE+0xde7fd42e>
    1c28:	0c000002 	stceq	0, cr0, [r0], {2}
    1c2c:	52435311 	subpl	r5, r3, #1140850688	; 0x44000000
    1c30:	fba10200 	blx	fe84243a <MSP_BASE+0xde83d43a>
    1c34:	10000002 	andne	r0, r0, r2
    1c38:	52434311 	subpl	r4, r3, #1140850688	; 0x44000000
    1c3c:	fba20200 	blx	fe882446 <MSP_BASE+0xde87d446>
    1c40:	14000002 	strne	r0, [r0], #-2
    1c44:	50485311 	subpl	r5, r8, r1, lsl r3
    1c48:	0da30200 	sfmeq	f0, 4, [r3]
    1c4c:	18000004 	stmdane	r0, {r2}
    1c50:	00082409 	andeq	r2, r8, r9, lsl #8
    1c54:	fba40200 	blx	fe90245e <MSP_BASE+0xde8fd45e>
    1c58:	24000002 	strcs	r0, [r0], #-2
    1c5c:	00084509 	andeq	r4, r8, r9, lsl #10
    1c60:	fba50200 	blx	fe94246a <MSP_BASE+0xde93d46a>
    1c64:	28000002 	stmdacs	r0, {r1}
    1c68:	00084f09 	andeq	r4, r8, r9, lsl #30
    1c6c:	fba60200 	blx	fe982476 <MSP_BASE+0xde97d476>
    1c70:	2c000002 	stccs	0, cr0, [r0], {2}
    1c74:	00086409 	andeq	r6, r8, r9, lsl #8
    1c78:	fba70200 	blx	fe9c2482 <MSP_BASE+0xde9bd482>
    1c7c:	30000002 	andcc	r0, r0, r2
    1c80:	00089009 	andeq	r9, r8, r9
    1c84:	fba80200 	blx	fea0248e <MSP_BASE+0xde9fd48e>
    1c88:	34000002 	strcc	r0, [r0], #-2
    1c8c:	00087909 	andeq	r7, r8, r9, lsl #18
    1c90:	fba90200 	blx	fea4249a <MSP_BASE+0xdea3d49a>
    1c94:	38000002 	stmdacc	r0, {r1}
    1c98:	0008ac09 	andeq	sl, r8, r9, lsl #24
    1c9c:	fbaa0200 	blx	fea824a6 <MSP_BASE+0xdea7d4a6>
    1ca0:	3c000002 	stccc	0, cr0, [r0], {2}
    1ca4:	52465011 	subpl	r5, r6, #17
    1ca8:	22ab0200 	adccs	r0, fp, #0, 4
    1cac:	40000004 	andmi	r0, r0, r4
    1cb0:	52464411 	subpl	r4, r6, #285212672	; 0x11000000
    1cb4:	f8ac0200 			; <UNDEFINED> instruction: 0xf8ac0200
    1cb8:	48000003 	stmdami	r0, {r0, r1}
    1cbc:	52444111 	subpl	r4, r4, #1073741828	; 0x40000004
    1cc0:	f8ad0200 			; <UNDEFINED> instruction: 0xf8ad0200
    1cc4:	4c000003 	stcmi	0, cr0, [r0], {3}
    1cc8:	00085409 	andeq	r5, r8, r9, lsl #8
    1ccc:	3cae0200 	sfmcc	f0, 4, [lr]
    1cd0:	50000004 	andpl	r0, r0, r4
    1cd4:	00087409 	andeq	r7, r8, r9, lsl #8
    1cd8:	56af0200 	strtpl	r0, [pc], r0, lsl #4
    1cdc:	60000004 	andvs	r0, r0, r4
    1ce0:	02fb1200 	rscseq	r1, fp, #0, 4
    1ce4:	770c0000 	strvc	r0, [ip, -r0]
    1ce8:	0d000001 	stceq	0, cr0, [r0, #-4]
    1cec:	0d000004 	stceq	0, cr0, [r0, #-16]
    1cf0:	00000295 	muleq	r0, r5, r2
    1cf4:	fd0e000b 	stc2	0, cr0, [lr, #-44]	; 0xffffffd4
    1cf8:	0c000003 	stceq	0, cr0, [r0], {3}
    1cfc:	000001a9 	andeq	r0, r0, r9, lsr #3
    1d00:	00000422 	andeq	r0, r0, r2, lsr #8
    1d04:	0002950d 	andeq	r9, r2, sp, lsl #10
    1d08:	12000100 	andne	r0, r0, #0, 2
    1d0c:	00000427 	andeq	r0, r0, r7, lsr #8
    1d10:	0004120e 	andeq	r1, r4, lr, lsl #4
    1d14:	01a90c00 			; <UNDEFINED> instruction: 0x01a90c00
    1d18:	043c0000 	ldrteq	r0, [ip], #-0
    1d1c:	950d0000 	strls	r0, [sp, #-0]
    1d20:	03000002 	movweq	r0, #2
    1d24:	04411200 	strbeq	r1, [r1], #-512	; 0xfffffe00
    1d28:	2c0e0000 	stccs	0, cr0, [lr], {-0}
    1d2c:	0c000004 	stceq	0, cr0, [r0], {4}
    1d30:	000001a9 	andeq	r0, r0, r9, lsr #3
    1d34:	00000456 	andeq	r0, r0, r6, asr r4
    1d38:	0002950d 	andeq	r9, r2, sp, lsl #10
    1d3c:	12000400 	andne	r0, r0, #0, 8
    1d40:	0000045b 	andeq	r0, r0, fp, asr r4
    1d44:	0004460e 	andeq	r4, r4, lr, lsl #12
    1d48:	082a0600 	stmdaeq	sl!, {r9, sl}
    1d4c:	b0020000 	andlt	r0, r2, r0
    1d50:	0000030b 	andeq	r0, r0, fp, lsl #6
    1d54:	0001900e 	andeq	r9, r1, lr
    1d58:	03181300 	tsteq	r8, #0, 6
    1d5c:	04c70377 	strbeq	r0, [r7], #887	; 0x377
    1d60:	49140000 	ldmdbmi	r4, {}	; <UNPREDICTABLE>
    1d64:	0300524d 	movweq	r5, #589	; 0x24d
    1d68:	02fb0379 	rscseq	r0, fp, #-469762047	; 0xe4000001
    1d6c:	14000000 	strne	r0, [r0], #-0
    1d70:	00524d45 	subseq	r4, r2, r5, asr #26
    1d74:	fb037a03 	blx	e058a <__RW_SIZE__+0xe000a>
    1d78:	04000002 	streq	r0, [r0], #-2
    1d7c:	0006f315 	andeq	pc, r6, r5, lsl r3	; <UNPREDICTABLE>
    1d80:	037b0300 	cmneq	fp, #0, 6
    1d84:	000002fb 	strdeq	r0, [r0], -fp
    1d88:	07491508 	strbeq	r1, [r9, -r8, lsl #10]
    1d8c:	7c030000 	stcvc	0, cr0, [r3], {-0}
    1d90:	0002fb03 	andeq	pc, r2, r3, lsl #22
    1d94:	39150c00 	ldmdbcc	r5, {sl, fp}
    1d98:	03000007 	movweq	r0, #7
    1d9c:	02fb037d 	rscseq	r0, fp, #-201326591	; 0xf4000001
    1da0:	14100000 	ldrne	r0, [r0], #-0
    1da4:	03005250 	movweq	r5, #592	; 0x250
    1da8:	02fb037e 	rscseq	r0, fp, #-134217727	; 0xf8000001
    1dac:	00140000 	andseq	r0, r4, r0
    1db0:	0006b904 	andeq	fp, r6, r4, lsl #18
    1db4:	037f0300 	cmneq	pc, #0, 6
    1db8:	00000470 	andeq	r0, r0, r0, ror r4
    1dbc:	a2035013 	andge	r5, r3, #19
    1dc0:	0006e404 	andeq	lr, r6, r4, lsl #8
    1dc4:	52431400 	subpl	r1, r3, #0, 8
    1dc8:	a4030031 	strge	r0, [r3], #-49	; 0xffffffcf
    1dcc:	00046b04 	andeq	r6, r4, r4, lsl #22
    1dd0:	87150000 	ldrhi	r0, [r5, -r0]
    1dd4:	03000003 	movweq	r0, #3
    1dd8:	019004a5 	orrseq	r0, r0, r5, lsr #9
    1ddc:	14020000 	strne	r0, [r2], #-0
    1de0:	00325243 	eorseq	r5, r2, r3, asr #4
    1de4:	6b04a603 	blvs	12b5f8 <__RW_SIZE__+0x12b078>
    1de8:	04000004 	streq	r0, [r0], #-4
    1dec:	00034115 	andeq	r4, r3, r5, lsl r1
    1df0:	04a70300 	strteq	r0, [r7], #768	; 0x300
    1df4:	00000190 	muleq	r0, r0, r1
    1df8:	0ca41506 	cfstr32eq	mvfx1, [r4], #24
    1dfc:	a8030000 	stmdage	r3, {}	; <UNPREDICTABLE>
    1e00:	00046b04 	andeq	r6, r4, r4, lsl #22
    1e04:	97150800 	ldrls	r0, [r5, -r0, lsl #16]
    1e08:	03000003 	movweq	r0, #3
    1e0c:	019004a9 	orrseq	r0, r0, r9, lsr #9
    1e10:	150a0000 	strne	r0, [sl, #-0]
    1e14:	000008fb 	strdeq	r0, [r0], -fp
    1e18:	6b04aa03 	blvs	12c62c <__RW_SIZE__+0x12c0ac>
    1e1c:	0c000004 	stceq	0, cr0, [r0], {4}
    1e20:	0003a115 	andeq	sl, r3, r5, lsl r1
    1e24:	04ab0300 	strteq	r0, [fp], #768	; 0x300
    1e28:	00000190 	muleq	r0, r0, r1
    1e2c:	5253140e 	subspl	r1, r3, #234881024	; 0xe000000
    1e30:	04ac0300 	strteq	r0, [ip], #768	; 0x300
    1e34:	0000046b 	andeq	r0, r0, fp, ror #8
    1e38:	03ab1510 			; <UNDEFINED> instruction: 0x03ab1510
    1e3c:	ad030000 	stcge	0, cr0, [r3, #-0]
    1e40:	00019004 	andeq	r9, r1, r4
    1e44:	45141200 	ldrmi	r1, [r4, #-512]	; 0xfffffe00
    1e48:	03005247 	movweq	r5, #583	; 0x247
    1e4c:	046b04ae 	strbteq	r0, [fp], #-1198	; 0xfffffb52
    1e50:	15140000 	ldrne	r0, [r4, #-0]
    1e54:	000003b5 			; <UNDEFINED> instruction: 0x000003b5
    1e58:	9004af03 	andls	sl, r4, r3, lsl #30
    1e5c:	16000001 	strne	r0, [r0], -r1
    1e60:	0009ad15 	andeq	sl, r9, r5, lsl sp
    1e64:	04b00300 	ldrteq	r0, [r0], #768	; 0x300
    1e68:	0000046b 	andeq	r0, r0, fp, ror #8
    1e6c:	03bf1518 			; <UNDEFINED> instruction: 0x03bf1518
    1e70:	b1030000 	mrslt	r0, (UNDEF: 3)
    1e74:	00019004 	andeq	r9, r1, r4
    1e78:	b3151a00 	tstlt	r5, #0, 20
    1e7c:	03000009 	movweq	r0, #9
    1e80:	046b04b2 	strbteq	r0, [fp], #-1202	; 0xfffffb4e
    1e84:	151c0000 	ldrne	r0, [ip, #-0]
    1e88:	000003c9 	andeq	r0, r0, r9, asr #7
    1e8c:	9004b303 	andls	fp, r4, r3, lsl #6
    1e90:	1e000001 	cdpne	0, 0, cr0, cr0, cr1, {0}
    1e94:	000a7115 	andeq	r7, sl, r5, lsl r1
    1e98:	04b40300 	ldrteq	r0, [r4], #768	; 0x300
    1e9c:	0000046b 	andeq	r0, r0, fp, ror #8
    1ea0:	03521520 	cmpeq	r2, #32, 10	; 0x8000000
    1ea4:	b5030000 	strlt	r0, [r3, #-0]
    1ea8:	00019004 	andeq	r9, r1, r4
    1eac:	43142200 	tstmi	r4, #0, 4
    1eb0:	0300544e 	movweq	r5, #1102	; 0x44e
    1eb4:	046b04b6 	strbteq	r0, [fp], #-1206	; 0xfffffb4a
    1eb8:	15240000 	strne	r0, [r4, #-0]!
    1ebc:	00000bfe 	strdeq	r0, [r0], -lr
    1ec0:	9004b703 	andls	fp, r4, r3, lsl #14
    1ec4:	26000001 	strcs	r0, [r0], -r1
    1ec8:	43535014 	cmpmi	r3, #20
    1ecc:	04b80300 	ldrteq	r0, [r8], #768	; 0x300
    1ed0:	0000046b 	andeq	r0, r0, fp, ror #8
    1ed4:	09ee1528 	stmibeq	lr!, {r3, r5, r8, sl, ip}^
    1ed8:	b9030000 	stmdblt	r3, {}	; <UNPREDICTABLE>
    1edc:	00019004 	andeq	r9, r1, r4
    1ee0:	41142a00 	tstmi	r4, r0, lsl #20
    1ee4:	03005252 	movweq	r5, #594	; 0x252
    1ee8:	046b04ba 	strbteq	r0, [fp], #-1210	; 0xfffffb46
    1eec:	152c0000 	strne	r0, [ip, #-0]!
    1ef0:	000009f9 	strdeq	r0, [r0], -r9
    1ef4:	9004bb03 	andls	fp, r4, r3, lsl #22
    1ef8:	2e000001 	cdpcs	0, 0, cr0, cr0, cr1, {0}
    1efc:	52435214 	subpl	r5, r3, #20, 4	; 0x40000001
    1f00:	04bc0300 	ldrteq	r0, [ip], #768	; 0x300
    1f04:	0000046b 	andeq	r0, r0, fp, ror #8
    1f08:	0a041530 	beq	1073d0 <__RW_SIZE__+0x106e50>
    1f0c:	bd030000 	stclt	0, cr0, [r3, #-0]
    1f10:	00019004 	andeq	r9, r1, r4
    1f14:	12153200 	andsne	r3, r5, #0, 4
    1f18:	0300000d 	movweq	r0, #13
    1f1c:	046b04be 	strbteq	r0, [fp], #-1214	; 0xfffffb42
    1f20:	15340000 	ldrne	r0, [r4, #-0]!
    1f24:	00000a0f 	andeq	r0, r0, pc, lsl #20
    1f28:	9004bf03 	andls	fp, r4, r3, lsl #30
    1f2c:	36000001 	strcc	r0, [r0], -r1
    1f30:	00098215 	andeq	r8, r9, r5, lsl r2
    1f34:	04c00300 	strbeq	r0, [r0], #768	; 0x300
    1f38:	0000046b 	andeq	r0, r0, fp, ror #8
    1f3c:	0a1a1538 	beq	687424 <__RW_SIZE__+0x686ea4>
    1f40:	c1030000 	mrsgt	r0, (UNDEF: 3)
    1f44:	00019004 	andeq	r9, r1, r4
    1f48:	17153a00 	ldrne	r3, [r5, -r0, lsl #20]
    1f4c:	0300000d 	movweq	r0, #13
    1f50:	046b04c2 	strbteq	r0, [fp], #-1218	; 0xfffffb3e
    1f54:	153c0000 	ldrne	r0, [ip, #-0]!
    1f58:	00000a25 	andeq	r0, r0, r5, lsr #20
    1f5c:	9004c303 	andls	ip, r4, r3, lsl #6
    1f60:	3e000001 	cdpcc	0, 0, cr0, cr0, cr1, {0}
    1f64:	000d1c15 	andeq	r1, sp, r5, lsl ip
    1f68:	04c40300 	strbeq	r0, [r4], #768	; 0x300
    1f6c:	0000046b 	andeq	r0, r0, fp, ror #8
    1f70:	0d211540 	cfstr32eq	mvfx1, [r1, #-256]!	; 0xffffff00
    1f74:	c5030000 	strgt	r0, [r3, #-0]
    1f78:	00019004 	andeq	r9, r1, r4
    1f7c:	fa154200 	blx	552784 <__RW_SIZE__+0x552204>
    1f80:	0300000a 	movweq	r0, #10
    1f84:	046b04c6 	strbteq	r0, [fp], #-1222	; 0xfffffb3a
    1f88:	15440000 	strbne	r0, [r4, #-0]
    1f8c:	00000a3d 	andeq	r0, r0, sp, lsr sl
    1f90:	9004c703 	andls	ip, r4, r3, lsl #14
    1f94:	46000001 	strmi	r0, [r0], -r1
    1f98:	52434414 	subpl	r4, r3, #20, 8	; 0x14000000
    1f9c:	04c80300 	strbeq	r0, [r8], #768	; 0x300
    1fa0:	0000046b 	andeq	r0, r0, fp, ror #8
    1fa4:	0a481548 	beq	12074cc <__RW_SIZE__+0x1206f4c>
    1fa8:	c9030000 	stmdbgt	r3, {}	; <UNPREDICTABLE>
    1fac:	00019004 	andeq	r9, r1, r4
    1fb0:	cd154a00 	vldrgt	s8, [r5, #-0]
    1fb4:	0300000c 	movweq	r0, #12
    1fb8:	046b04ca 	strbteq	r0, [fp], #-1226	; 0xfffffb36
    1fbc:	154c0000 	strbne	r0, [ip, #-0]
    1fc0:	00000a53 	andeq	r0, r0, r3, asr sl
    1fc4:	9004cb03 	andls	ip, r4, r3, lsl #22
    1fc8:	4e000001 	cdpmi	0, 0, cr0, cr0, cr1, {0}
    1fcc:	094b0400 	stmdbeq	fp, {sl}^
    1fd0:	cc030000 	stcgt	0, cr0, [r3], {-0}
    1fd4:	0004d304 	andeq	sp, r4, r4, lsl #6
    1fd8:	031c1300 	tsteq	ip, #0, 6
    1fdc:	07ae04d2 	sbfxeq	r0, r2, #9, #15
    1fe0:	53140000 	tstpl	r4, #0
    1fe4:	d4030052 	strle	r0, [r3], #-82	; 0xffffffae
    1fe8:	00046b04 	andeq	r6, r4, r4, lsl #22
    1fec:	87150000 	ldrhi	r0, [r5, -r0]
    1ff0:	03000003 	movweq	r0, #3
    1ff4:	019004d5 			; <UNDEFINED> instruction: 0x019004d5
    1ff8:	14020000 	strne	r0, [r2], #-0
    1ffc:	03005244 	movweq	r5, #580	; 0x244
    2000:	046b04d6 	strbteq	r0, [fp], #-1238	; 0xfffffb2a
    2004:	15040000 	strne	r0, [r4, #-0]
    2008:	00000341 	andeq	r0, r0, r1, asr #6
    200c:	9004d703 	andls	sp, r4, r3, lsl #14
    2010:	06000001 	streq	r0, [r0], -r1
    2014:	52524214 	subspl	r4, r2, #20, 4	; 0x40000001
    2018:	04d80300 	ldrbeq	r0, [r8], #768	; 0x300
    201c:	0000046b 	andeq	r0, r0, fp, ror #8
    2020:	03971508 	orrseq	r1, r7, #8, 10	; 0x2000000
    2024:	d9030000 	stmdble	r3, {}	; <UNPREDICTABLE>
    2028:	00019004 	andeq	r9, r1, r4
    202c:	43140a00 	tstmi	r4, #0, 20
    2030:	03003152 	movweq	r3, #338	; 0x152
    2034:	046b04da 	strbteq	r0, [fp], #-1242	; 0xfffffb26
    2038:	150c0000 	strne	r0, [ip, #-0]
    203c:	000003a1 	andeq	r0, r0, r1, lsr #7
    2040:	9004db03 	andls	sp, r4, r3, lsl #22
    2044:	0e000001 	cdpeq	0, 0, cr0, cr0, cr1, {0}
    2048:	32524314 	subscc	r4, r2, #20, 6	; 0x50000000
    204c:	04dc0300 	ldrbeq	r0, [ip], #768	; 0x300
    2050:	0000046b 	andeq	r0, r0, fp, ror #8
    2054:	03ab1510 			; <UNDEFINED> instruction: 0x03ab1510
    2058:	dd030000 	stcle	0, cr0, [r3, #-0]
    205c:	00019004 	andeq	r9, r1, r4
    2060:	43141200 	tstmi	r4, #0, 4
    2064:	03003352 	movweq	r3, #850	; 0x352
    2068:	046b04de 	strbteq	r0, [fp], #-1246	; 0xfffffb22
    206c:	15140000 	ldrne	r0, [r4, #-0]
    2070:	000003b5 			; <UNDEFINED> instruction: 0x000003b5
    2074:	9004df03 	andls	sp, r4, r3, lsl #30
    2078:	16000001 	strne	r0, [r0], -r1
    207c:	0009c915 	andeq	ip, r9, r5, lsl r9
    2080:	04e00300 	strbteq	r0, [r0], #768	; 0x300
    2084:	0000046b 	andeq	r0, r0, fp, ror #8
    2088:	03bf1518 			; <UNDEFINED> instruction: 0x03bf1518
    208c:	e1030000 	mrs	r0, (UNDEF: 3)
    2090:	00019004 	andeq	r9, r1, r4
    2094:	04001a00 	streq	r1, [r0], #-2560	; 0xfffff600
    2098:	00000b38 	andeq	r0, r0, r8, lsr fp
    209c:	f004e203 			; <UNDEFINED> instruction: 0xf004e203
    20a0:	16000006 	strne	r0, [r0], -r6
    20a4:	0007c004 	andeq	ip, r7, r4
    20a8:	08010500 	stmdaeq	r1, {r8, sl}
    20ac:	00000074 	andeq	r0, r0, r4, ror r0
    20b0:	07cd0416 	bfieq	r0, r6, #8, #6
    20b4:	c0120000 	andsgt	r0, r2, r0
    20b8:	17000007 	strne	r0, [r0, -r7]
    20bc:	0000060c 	andeq	r0, r0, ip, lsl #12
    20c0:	03061302 	movweq	r1, #25346	; 0x6302
    20c4:	000007ec 	andeq	r0, r0, ip, ror #15
    20c8:	0004c718 	andeq	ip, r4, r8, lsl r7
    20cc:	06130200 	ldreq	r0, [r3], -r0, lsl #4
    20d0:	00000164 	andeq	r0, r0, r4, ror #2
    20d4:	0c591900 	mrrceq	9, 0, r1, r9, cr0
    20d8:	25010000 	strcs	r0, [r1, #-0]
    20dc:	080038e4 	stmdaeq	r0, {r2, r5, r6, r7, fp, ip, sp}
    20e0:	00000038 	andeq	r0, r0, r8, lsr r0
    20e4:	084b9c01 	stmdaeq	fp, {r0, sl, fp, ip, pc}^
    20e8:	e11a0000 	tst	sl, r0
    20ec:	0100000d 	tsteq	r0, sp
    20f0:	0007c725 	andeq	ip, r7, r5, lsr #14
    20f4:	0004fa00 	andeq	pc, r4, r0, lsl #20
    20f8:	70731b00 	rsbsvc	r1, r3, r0, lsl #22
    20fc:	4b250100 	blmi	942504 <__RW_SIZE__+0x941f84>
    2100:	26000008 	strcs	r0, [r0], -r8
    2104:	1c000005 	stcne	0, cr0, [r0], {5}
    2108:	27010069 	strcs	r0, [r1, -r9, rrx]
    210c:	000001c9 	andeq	r0, r0, r9, asr #3
    2110:	00000552 	andeq	r0, r0, r2, asr r5
    2114:	00390e1d 	eorseq	r0, r9, sp, lsl lr
    2118:	00127408 	andseq	r7, r2, r8, lsl #8
    211c:	52011e00 	andpl	r1, r1, #0, 28
    2120:	1e7f7402 	cdpne	4, 7, cr7, cr15, cr2, {0}
    2124:	76025101 	strvc	r5, [r2], -r1, lsl #2
    2128:	50011e00 	andpl	r1, r1, r0, lsl #28
    212c:	a5f80305 	ldrbge	r0, [r8, #773]!	; 0x305
    2130:	00000800 	andeq	r0, r0, r0, lsl #16
    2134:	01d00416 	bicseq	r0, r0, r6, lsl r4
    2138:	981f0000 	ldmdals	pc, {}	; <UNPREDICTABLE>
    213c:	0100000c 	tsteq	r0, ip
    2140:	00391c1c 	eorseq	r1, r9, ip, lsl ip
    2144:	00003208 	andeq	r3, r0, r8, lsl #4
    2148:	919c0100 	orrsls	r0, ip, r0, lsl #2
    214c:	20000008 	andcs	r0, r0, r8
    2150:	08003938 	stmdaeq	r0, {r3, r4, r5, r8, fp, ip, sp}
    2154:	00001274 	andeq	r1, r0, r4, ror r2
    2158:	0000087d 	andeq	r0, r0, sp, ror r8
    215c:	0550011e 	ldrbeq	r0, [r0, #-286]	; 0xfffffee2
    2160:	00a60c03 	adceq	r0, r6, r3, lsl #24
    2164:	4c1d0008 	ldcmi	0, cr0, [sp], {8}
    2168:	74080039 	strvc	r0, [r8], #-57	; 0xffffffc7
    216c:	1e000012 	mcrne	0, 0, r0, cr0, cr2, {0}
    2170:	03055001 	movweq	r5, #20481	; 0x5001
    2174:	0800a624 	stmdaeq	r0, {r2, r5, r9, sl, sp, pc}
    2178:	ef1f0000 	svc	0x001f0000
    217c:	01000008 	tsteq	r0, r8
    2180:	00395048 	eorseq	r5, r9, r8, asr #32
    2184:	00001008 	andeq	r1, r0, r8
    2188:	ba9c0100 	blt	fe702590 <MSP_BASE+0xde6fd590>
    218c:	1d000008 	stcne	0, cr0, [r0, #-32]	; 0xffffffe0
    2190:	0800395e 	stmdaeq	r0, {r1, r2, r3, r4, r6, r8, fp, ip, sp}
    2194:	00001274 	andeq	r1, r0, r4, ror r2
    2198:	0550011e 	ldrbeq	r0, [r0, #-286]	; 0xfffffee2
    219c:	00a63803 	adceq	r3, r6, r3, lsl #16
    21a0:	21000008 	tstcs	r0, r8
    21a4:	00000975 	andeq	r0, r0, r5, ror r9
    21a8:	e7012f01 	str	r2, [r1, -r1, lsl #30]
    21ac:	22000008 	andcs	r0, r0, #8
    21b0:	0070736d 	rsbseq	r7, r0, sp, ror #6
    21b4:	084b2f01 	stmdaeq	fp, {r0, r8, r9, sl, fp, sp}^
    21b8:	6c220000 	stcvs	0, cr0, [r2], #-0
    21bc:	2f010072 	svccs	0x00010072
    21c0:	000001d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    21c4:	70737022 	rsbsvc	r7, r3, r2, lsr #32
    21c8:	4b2f0100 	blmi	bc25d0 <__RW_SIZE__+0xbc2050>
    21cc:	00000008 	andeq	r0, r0, r8
    21d0:	000b261f 	andeq	r2, fp, pc, lsl r6
    21d4:	60550100 	subsvs	r0, r5, r0, lsl #2
    21d8:	2a080039 	bcs	2022c4 <__RW_SIZE__+0x201d44>
    21dc:	01000001 	tsteq	r0, r1
    21e0:	000ad49c 	muleq	sl, ip, r4
    21e4:	736d1b00 	cmnvc	sp, #0, 22
    21e8:	55010070 	strpl	r0, [r1, #-112]	; 0xffffff90
    21ec:	0000084b 	andeq	r0, r0, fp, asr #16
    21f0:	0000059f 	muleq	r0, pc, r5	; <UNPREDICTABLE>
    21f4:	00726c1b 	rsbseq	r6, r2, fp, lsl ip
    21f8:	01d05501 	bicseq	r5, r0, r1, lsl #10
    21fc:	05d60000 	ldrbeq	r0, [r6]
    2200:	701b0000 	andsvc	r0, fp, r0
    2204:	01007073 	tsteq	r0, r3, ror r0
    2208:	00084b55 	andeq	r4, r8, r5, asr fp
    220c:	0005f400 	andeq	pc, r5, r0, lsl #8
    2210:	08ba2300 	ldmeq	sl!, {r8, r9, sp}
    2214:	39740000 	ldmdbcc	r4!, {}^	; <UNPREDICTABLE>
    2218:	00680800 	rsbeq	r0, r8, r0, lsl #16
    221c:	59010000 	stmdbpl	r1, {}	; <UNPREDICTABLE>
    2220:	00000a4d 	andeq	r0, r0, sp, asr #20
    2224:	0008db24 	andeq	sp, r8, r4, lsr #22
    2228:	24560100 	ldrbcs	r0, [r6], #-256	; 0xffffff00
    222c:	000008d1 	ldrdeq	r0, [r0], -r1
    2230:	c6255501 	strtgt	r5, [r5], -r1, lsl #10
    2234:	12000008 	andne	r0, r0, #8
    2238:	20000006 	andcs	r0, r0, r6
    223c:	08003982 	stmdaeq	r0, {r1, r7, r8, fp, ip, sp}
    2240:	00001274 	andeq	r1, r0, r4, ror r2
    2244:	0000096f 	andeq	r0, r0, pc, ror #18
    2248:	0251011e 	subseq	r0, r1, #-2147483641	; 0x80000007
    224c:	011e0075 	tsteq	lr, r5, ror r0
    2250:	50030550 	andpl	r0, r3, r0, asr r5
    2254:	000800a6 	andeq	r0, r8, r6, lsr #1
    2258:	00399020 	eorseq	r9, r9, r0, lsr #32
    225c:	00127408 	andseq	r7, r2, r8, lsl #8
    2260:	00098c00 	andeq	r8, r9, r0, lsl #24
    2264:	51011e00 	tstpl	r1, r0, lsl #28
    2268:	1e007402 	cdpne	4, 0, cr7, cr0, cr2, {0}
    226c:	03055001 	movweq	r5, #20481	; 0x5001
    2270:	0800a668 	stmdaeq	r0, {r3, r5, r6, r9, sl, sp, pc}
    2274:	399e2000 	ldmibcc	lr, {sp}
    2278:	12740800 	rsbsne	r0, r4, #0, 16
    227c:	09a90000 	stmibeq	r9!, {}	; <UNPREDICTABLE>
    2280:	011e0000 	tsteq	lr, r0
    2284:	00760251 	rsbseq	r0, r6, r1, asr r2
    2288:	0550011e 	ldrbeq	r0, [r0, #-286]	; 0xfffffee2
    228c:	00a67403 	adceq	r7, r6, r3, lsl #8
    2290:	de200008 	cdple	0, 2, cr0, cr0, cr8, {0}
    2294:	74080039 	strvc	r0, [r8], #-57	; 0xffffffc7
    2298:	c8000012 	stmdagt	r0, {r1, r4}
    229c:	1e000009 	cdpne	0, 0, cr0, cr0, cr9, {0}
    22a0:	75045101 	strvc	r5, [r4, #-257]	; 0xfffffeff
    22a4:	1e1a3f00 	cdpne	15, 1, cr3, cr10, cr0, {0}
    22a8:	03055001 	movweq	r5, #20481	; 0x5001
    22ac:	0800a704 	stmdaeq	r0, {r2, r8, r9, sl, sp, pc}
    22b0:	39f42000 	ldmibcc	r4!, {sp}^
    22b4:	12740800 	rsbsne	r0, r4, #0, 16
    22b8:	09df0000 	ldmibeq	pc, {}^	; <UNPREDICTABLE>
    22bc:	011e0000 	tsteq	lr, r0
    22c0:	30030550 	andcc	r0, r3, r0, asr r5
    22c4:	000800a7 	andeq	r0, r8, r7, lsr #1
    22c8:	003a0220 	eorseq	r0, sl, r0, lsr #4
    22cc:	00127408 	andseq	r7, r2, r8, lsl #8
    22d0:	0009f600 	andeq	pc, r9, r0, lsl #12
    22d4:	50011e00 	andpl	r1, r1, r0, lsl #28
    22d8:	a7400305 	strbge	r0, [r0, -r5, lsl #6]
    22dc:	26000800 	strcs	r0, [r0], -r0, lsl #16
    22e0:	08003a5e 	stmdaeq	r0, {r1, r2, r3, r4, r6, r9, fp, ip, sp}
    22e4:	00001274 	andeq	r1, r0, r4, ror r2
    22e8:	003a6c20 	eorseq	r6, sl, r0, lsr #24
    22ec:	0007ec08 	andeq	lr, r7, r8, lsl #24
    22f0:	000a1c00 	andeq	r1, sl, r0, lsl #24
    22f4:	51011e00 	tstpl	r1, r0, lsl #28
    22f8:	1e007402 	cdpne	4, 0, cr7, cr0, cr2, {0}
    22fc:	03055001 	movweq	r5, #20481	; 0x5001
    2300:	0800a6a4 	stmdaeq	r0, {r2, r5, r7, r9, sl, sp, pc}
    2304:	3a7a2000 	bcc	1e8a30c <__RW_SIZE__+0x1e89d8c>
    2308:	12740800 	rsbsne	r0, r4, #0, 16
    230c:	0a330000 	beq	cc2314 <__RW_SIZE__+0xcc1d94>
    2310:	011e0000 	tsteq	lr, r0
    2314:	d4030550 	strle	r0, [r3], #-1360	; 0xfffffab0
    2318:	000800a6 	andeq	r0, r8, r6, lsr #1
    231c:	003a881d 	eorseq	r8, sl, sp, lsl r8
    2320:	0007ec08 	andeq	lr, r7, r8, lsl #24
    2324:	51011e00 	tstpl	r1, r0, lsl #28
    2328:	1e007602 	cfmadd32ne	mvax0, mvfx7, mvfx0, mvfx2
    232c:	03055001 	movweq	r5, #20481	; 0x5001
    2330:	0800a700 	stmdaeq	r0, {r8, r9, sl, sp, pc}
    2334:	74200000 	strtvc	r0, [r0], #-0
    2338:	74080039 	strvc	r0, [r8], #-57	; 0xffffffc7
    233c:	64000012 	strvs	r0, [r0], #-18	; 0xffffffee
    2340:	1e00000a 	cdpne	0, 0, cr0, cr0, cr10, {0}
    2344:	03055001 	movweq	r5, #20481	; 0x5001
    2348:	0800a640 	stmdaeq	r0, {r6, r9, sl, sp, pc}
    234c:	3a142000 	bcc	50a354 <__RW_SIZE__+0x509dd4>
    2350:	12740800 	rsbsne	r0, r4, #0, 16
    2354:	0a7b0000 	beq	1ec235c <__RW_SIZE__+0x1ec1ddc>
    2358:	011e0000 	tsteq	lr, r0
    235c:	60030550 	andvs	r0, r3, r0, asr r5
    2360:	000800a7 	andeq	r0, r8, r7, lsr #1
    2364:	003a2220 	eorseq	r2, sl, r0, lsr #4
    2368:	00127408 	andseq	r7, r2, r8, lsl #8
    236c:	000a9200 	andeq	r9, sl, r0, lsl #4
    2370:	50011e00 	andpl	r1, r1, r0, lsl #28
    2374:	a7740305 	ldrbge	r0, [r4, -r5, lsl #6]!
    2378:	20000800 	andcs	r0, r0, r0, lsl #16
    237c:	08003a34 	stmdaeq	r0, {r2, r4, r5, r9, fp, ip, sp}
    2380:	00001274 	andeq	r1, r0, r4, ror r2
    2384:	00000aa9 	andeq	r0, r0, r9, lsr #21
    2388:	0550011e 	ldrbeq	r0, [r0, #-286]	; 0xfffffee2
    238c:	00a78403 	adceq	r8, r7, r3, lsl #8
    2390:	42200008 	eormi	r0, r0, #8
    2394:	7408003a 	strvc	r0, [r8], #-58	; 0xffffffc6
    2398:	c0000012 	andgt	r0, r0, r2, lsl r0
    239c:	1e00000a 	cdpne	0, 0, cr0, cr0, cr10, {0}
    23a0:	03055001 	movweq	r5, #20481	; 0x5001
    23a4:	0800a798 	stmdaeq	r0, {r3, r4, r7, r8, r9, sl, sp, pc}
    23a8:	3a501d00 	bcc	14097b0 <__RW_SIZE__+0x1409230>
    23ac:	12740800 	rsbsne	r0, r4, #0, 16
    23b0:	011e0000 	tsteq	lr, r0
    23b4:	a8030550 	stmdage	r3, {r4, r6, r8, sl}
    23b8:	000800a7 	andeq	r0, r8, r7, lsr #1
    23bc:	0b141f00 	bleq	509fc4 <__RW_SIZE__+0x509a44>
    23c0:	6b010000 	blvs	423c8 <__RW_SIZE__+0x41e48>
    23c4:	08003a8c 	stmdaeq	r0, {r2, r3, r7, r9, fp, ip, sp}
    23c8:	00000010 	andeq	r0, r0, r0, lsl r0
    23cc:	0b299c01 	bleq	a693d8 <__RW_SIZE__+0xa68e58>
    23d0:	6d1b0000 	ldcvs	0, cr0, [fp, #-0]
    23d4:	01007073 	tsteq	r0, r3, ror r0
    23d8:	00084b6b 	andeq	r4, r8, fp, ror #22
    23dc:	00063e00 	andeq	r3, r6, r0, lsl #28
    23e0:	726c1b00 	rsbvc	r1, ip, #0, 22
    23e4:	d06b0100 	rsble	r0, fp, r0, lsl #2
    23e8:	5f000001 	svcpl	0x00000001
    23ec:	1b000006 	blne	240c <__RW_SIZE__+0x1e8c>
    23f0:	00707370 	rsbseq	r7, r0, r0, ror r3
    23f4:	084b6b01 	stmdaeq	fp, {r0, r8, r9, fp, sp, lr}^
    23f8:	06800000 	streq	r0, [r0], r0
    23fc:	9a1d0000 	bls	742404 <__RW_SIZE__+0x741e84>
    2400:	7408003a 	strvc	r0, [r8], #-58	; 0xffffffc6
    2404:	1e000012 	mcrne	0, 0, r0, cr0, cr2, {0}
    2408:	03055001 	movweq	r5, #20481	; 0x5001
    240c:	0800a7cc 	stmdaeq	r0, {r2, r3, r6, r7, r8, r9, sl, sp, pc}
    2410:	a91f0000 	ldmdbge	pc, {}	; <UNPREDICTABLE>
    2414:	0100000c 	tsteq	r0, ip
    2418:	003a9c78 	eorseq	r9, sl, r8, ror ip
    241c:	00001008 	andeq	r1, r0, r8
    2420:	7e9c0100 	fmlvce	f0, f4, f0
    2424:	1b00000b 	blne	2458 <__RW_SIZE__+0x1ed8>
    2428:	0070736d 	rsbseq	r7, r0, sp, ror #6
    242c:	084b7801 	stmdaeq	fp, {r0, fp, ip, sp, lr}^
    2430:	06a10000 	strteq	r0, [r1], r0
    2434:	6c1b0000 	ldcvs	0, cr0, [fp], {-0}
    2438:	78010072 	stmdavc	r1, {r1, r4, r5, r6}
    243c:	000001d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    2440:	000006c2 	andeq	r0, r0, r2, asr #13
    2444:	7073701b 	rsbsvc	r7, r3, fp, lsl r0
    2448:	4b780100 	blmi	1e02850 <__RW_SIZE__+0x1e022d0>
    244c:	e3000008 	movw	r0, #8
    2450:	1d000006 	stcne	0, cr0, [r0, #-24]	; 0xffffffe8
    2454:	08003aaa 	stmdaeq	r0, {r1, r3, r5, r7, r9, fp, ip, sp}
    2458:	00001274 	andeq	r1, r0, r4, ror r2
    245c:	0550011e 	ldrbeq	r0, [r0, #-286]	; 0xfffffee2
    2460:	00a7e803 	adceq	lr, r7, r3, lsl #16
    2464:	1f000008 	svcne	0x00000008
    2468:	00000a5e 	andeq	r0, r0, lr, asr sl
    246c:	3aac8501 	bcc	feb23878 <MSP_BASE+0xdeb1e878>
    2470:	00100800 	andseq	r0, r0, r0, lsl #16
    2474:	9c010000 	stcls	0, cr0, [r1], {-0}
    2478:	00000bd3 	ldrdeq	r0, [r0], -r3
    247c:	70736d1b 	rsbsvc	r6, r3, fp, lsl sp
    2480:	4b850100 	blmi	fe142888 <MSP_BASE+0xde13d888>
    2484:	04000008 	streq	r0, [r0], #-8
    2488:	1b000007 	blne	24ac <__RW_SIZE__+0x1f2c>
    248c:	0100726c 	tsteq	r0, ip, ror #4
    2490:	0001d085 	andeq	sp, r1, r5, lsl #1
    2494:	00072500 	andeq	r2, r7, r0, lsl #10
    2498:	73701b00 	cmnvc	r0, #0, 22
    249c:	85010070 	strhi	r0, [r1, #-112]	; 0xffffff90
    24a0:	0000084b 	andeq	r0, r0, fp, asr #16
    24a4:	00000746 	andeq	r0, r0, r6, asr #14
    24a8:	003aba1d 	eorseq	fp, sl, sp, lsl sl
    24ac:	00127408 	andseq	r7, r2, r8, lsl #8
    24b0:	50011e00 	andpl	r1, r1, r0, lsl #28
    24b4:	a7f40305 	ldrbge	r0, [r4, r5, lsl #6]!
    24b8:	00000800 	andeq	r0, r0, r0, lsl #16
    24bc:	000c4d1f 	andeq	r4, ip, pc, lsl sp
    24c0:	bc920100 	ldflts	f0, [r2], {0}
    24c4:	1008003a 	andne	r0, r8, sl, lsr r0
    24c8:	01000000 	mrseq	r0, (UNDEF: 0)
    24cc:	000bfc9c 	muleq	fp, ip, ip
    24d0:	3aca1d00 	bcc	ff2898d8 <MSP_BASE+0xdf2848d8>
    24d4:	12740800 	rsbsne	r0, r4, #0, 16
    24d8:	011e0000 	tsteq	lr, r0
    24dc:	04030550 	streq	r0, [r3], #-1360	; 0xfffffab0
    24e0:	000800a8 	andeq	r0, r8, r8, lsr #1
    24e4:	09001f00 	stmdbeq	r0, {r8, r9, sl, fp, ip}
    24e8:	9f010000 	svcls	0x00010000
    24ec:	08003acc 	stmdaeq	r0, {r2, r3, r6, r7, r9, fp, ip, sp}
    24f0:	00000010 	andeq	r0, r0, r0, lsl r0
    24f4:	0c259c01 	stceq	12, cr9, [r5], #-4
    24f8:	da1d0000 	ble	742500 <__RW_SIZE__+0x741f80>
    24fc:	7408003a 	strvc	r0, [r8], #-58	; 0xffffffc6
    2500:	1e000012 	mcrne	0, 0, r0, cr0, cr2, {0}
    2504:	03055001 	movweq	r5, #20481	; 0x5001
    2508:	0800a810 	stmdaeq	r0, {r4, fp, sp, pc}
    250c:	c71f0000 	ldrgt	r0, [pc, -r0]
    2510:	0100000b 	tsteq	r0, fp
    2514:	003adcac 	eorseq	sp, sl, ip, lsr #25
    2518:	00001008 	andeq	r1, r0, r8
    251c:	4e9c0100 	fmlmie	f0, f4, f0
    2520:	1d00000c 	stcne	0, cr0, [r0, #-48]	; 0xffffffd0
    2524:	08003aea 	stmdaeq	r0, {r1, r3, r5, r6, r7, r9, fp, ip, sp}
    2528:	00001274 	andeq	r1, r0, r4, ror r2
    252c:	0550011e 	ldrbeq	r0, [r0, #-286]	; 0xfffffee2
    2530:	00a82003 	adceq	r2, r8, r3
    2534:	27000008 	strcs	r0, [r0, -r8]
    2538:	00000c74 	andeq	r0, r0, r4, ror ip
    253c:	3aecbb01 	bcc	ffb31148 <MSP_BASE+0xdfb2c148>
    2540:	000e0800 	andeq	r0, lr, r0, lsl #16
    2544:	9c010000 	stcls	0, cr0, [r1], {-0}
    2548:	00093b1f 	andeq	r3, r9, pc, lsl fp
    254c:	fcc70100 	stc2l	1, cr0, [r7], {0}
    2550:	0608003a 			; <UNDEFINED> instruction: 0x0608003a
    2554:	01000000 	mrseq	r0, (UNDEF: 0)
    2558:	000c7e9c 	muleq	ip, ip, lr
    255c:	3b022600 	blcc	8bd64 <__RW_SIZE__+0x8b7e4>
    2560:	08510800 	ldmdaeq	r1, {fp}^
    2564:	1f000000 	svcne	0x00000000
    2568:	000009ce 	andeq	r0, r0, lr, asr #19
    256c:	3b04d301 	blcc	137178 <__RW_SIZE__+0x136bf8>
    2570:	00060800 	andeq	r0, r6, r0, lsl #16
    2574:	9c010000 	stcls	0, cr0, [r1], {-0}
    2578:	00000c9d 	muleq	r0, sp, ip
    257c:	003b0a26 	eorseq	r0, fp, r6, lsr #20
    2580:	00085108 	andeq	r5, r8, r8, lsl #2
    2584:	561f0000 	ldrpl	r0, [pc], -r0
    2588:	0100000d 	tsteq	r0, sp
    258c:	003b0cdf 	ldrsbteq	r0, [fp], -pc
    2590:	00000608 	andeq	r0, r0, r8, lsl #12
    2594:	bc9c0100 	ldflts	f0, [ip], {0}
    2598:	2600000c 	strcs	r0, [r0], -ip
    259c:	08003b12 	stmdaeq	r0, {r1, r4, r8, r9, fp, ip, sp}
    25a0:	00000851 	andeq	r0, r0, r1, asr r8
    25a4:	0c3e1f00 	ldceq	15, cr1, [lr], #-0
    25a8:	eb010000 	bl	425b0 <__RW_SIZE__+0x42030>
    25ac:	08003b14 	stmdaeq	r0, {r2, r4, r8, r9, fp, ip, sp}
    25b0:	00000006 	andeq	r0, r0, r6
    25b4:	0cdb9c01 	ldcleq	12, cr9, [fp], {1}
    25b8:	1a260000 	bne	9825c0 <__RW_SIZE__+0x982040>
    25bc:	5108003b 	tstpl	r8, fp, lsr r0
    25c0:	00000008 	andeq	r0, r0, r8
    25c4:	000b461f 	andeq	r4, fp, pc, lsl r6
    25c8:	1cf70100 	ldfnee	f0, [r7]
    25cc:	0608003b 			; <UNDEFINED> instruction: 0x0608003b
    25d0:	01000000 	mrseq	r0, (UNDEF: 0)
    25d4:	000cfa9c 	muleq	ip, ip, sl
    25d8:	3b222600 	blcc	88bde0 <__RW_SIZE__+0x88b860>
    25dc:	08510800 	ldmdaeq	r1, {fp}^
    25e0:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
    25e4:	00000c16 	andeq	r0, r0, r6, lsl ip
    25e8:	24010301 	strcs	r0, [r1], #-769	; 0xfffffcff
    25ec:	0608003b 			; <UNDEFINED> instruction: 0x0608003b
    25f0:	01000000 	mrseq	r0, (UNDEF: 0)
    25f4:	000d1a9c 	muleq	sp, ip, sl
    25f8:	3b2a2600 	blcc	a8be00 <__RW_SIZE__+0xa8b880>
    25fc:	08510800 	ldmdaeq	r1, {fp}^
    2600:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
    2604:	00000b57 	andeq	r0, r0, r7, asr fp
    2608:	2c010f01 	stccs	15, cr0, [r1], {1}
    260c:	0608003b 			; <UNDEFINED> instruction: 0x0608003b
    2610:	01000000 	mrseq	r0, (UNDEF: 0)
    2614:	000d3a9c 	muleq	sp, ip, sl
    2618:	3b322600 	blcc	c8be20 <__RW_SIZE__+0xc8b8a0>
    261c:	08510800 	ldmdaeq	r1, {fp}^
    2620:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
    2624:	00000bb6 			; <UNDEFINED> instruction: 0x00000bb6
    2628:	34011b01 	strcc	r1, [r1], #-2817	; 0xfffff4ff
    262c:	0608003b 			; <UNDEFINED> instruction: 0x0608003b
    2630:	01000000 	mrseq	r0, (UNDEF: 0)
    2634:	000d5a9c 	muleq	sp, ip, sl
    2638:	3b3a2600 	blcc	e8be40 <__RW_SIZE__+0xe8b8c0>
    263c:	08510800 	ldmdaeq	r1, {fp}^
    2640:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
    2644:	00000d45 	andeq	r0, r0, r5, asr #26
    2648:	3c012701 	stccc	7, cr2, [r1], {1}
    264c:	0608003b 			; <UNDEFINED> instruction: 0x0608003b
    2650:	01000000 	mrseq	r0, (UNDEF: 0)
    2654:	000d7a9c 	muleq	sp, ip, sl
    2658:	3b422600 	blcc	108be60 <__RW_SIZE__+0x108b8e0>
    265c:	08510800 	ldmdaeq	r1, {fp}^
    2660:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
    2664:	000009dd 	ldrdeq	r0, [r0], -sp
    2668:	44013301 	strmi	r3, [r1], #-769	; 0xfffffcff
    266c:	0608003b 			; <UNDEFINED> instruction: 0x0608003b
    2670:	01000000 	mrseq	r0, (UNDEF: 0)
    2674:	000d9a9c 	muleq	sp, ip, sl
    2678:	3b4a2600 	blcc	128be80 <__RW_SIZE__+0x128b900>
    267c:	08510800 	ldmdaeq	r1, {fp}^
    2680:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
    2684:	00000911 	andeq	r0, r0, r1, lsl r9
    2688:	4c013f01 	stcmi	15, cr3, [r1], {1}
    268c:	0608003b 			; <UNDEFINED> instruction: 0x0608003b
    2690:	01000000 	mrseq	r0, (UNDEF: 0)
    2694:	000dba9c 	muleq	sp, ip, sl
    2698:	3b522600 	blcc	148bea0 <__RW_SIZE__+0x148b920>
    269c:	08510800 	ldmdaeq	r1, {fp}^
    26a0:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
    26a4:	00000d68 	andeq	r0, r0, r8, ror #26
    26a8:	54014b01 	strpl	r4, [r1], #-2817	; 0xfffff4ff
    26ac:	0608003b 			; <UNDEFINED> instruction: 0x0608003b
    26b0:	01000000 	mrseq	r0, (UNDEF: 0)
    26b4:	000dda9c 	muleq	sp, ip, sl
    26b8:	3b5a2600 	blcc	168bec0 <__RW_SIZE__+0x168b940>
    26bc:	08510800 	ldmdaeq	r1, {fp}^
    26c0:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
    26c4:	00000b9d 	muleq	r0, sp, fp
    26c8:	5c015701 	stcpl	7, cr5, [r1], {1}
    26cc:	0608003b 			; <UNDEFINED> instruction: 0x0608003b
    26d0:	01000000 	mrseq	r0, (UNDEF: 0)
    26d4:	000dfa9c 	muleq	sp, ip, sl
    26d8:	3b622600 	blcc	188bee0 <__RW_SIZE__+0x188b960>
    26dc:	08510800 	ldmdaeq	r1, {fp}^
    26e0:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
    26e4:	00000d2c 	andeq	r0, r0, ip, lsr #26
    26e8:	64016301 	strvs	r6, [r1], #-769	; 0xfffffcff
    26ec:	0608003b 			; <UNDEFINED> instruction: 0x0608003b
    26f0:	01000000 	mrseq	r0, (UNDEF: 0)
    26f4:	000e1a9c 	muleq	lr, ip, sl
    26f8:	3b6a2600 	blcc	1a8bf00 <__RW_SIZE__+0x1a8b980>
    26fc:	08510800 	ldmdaeq	r1, {fp}^
    2700:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
    2704:	00000aaf 	andeq	r0, r0, pc, lsr #21
    2708:	6c016f01 	stcvs	15, cr6, [r1], {1}
    270c:	0608003b 			; <UNDEFINED> instruction: 0x0608003b
    2710:	01000000 	mrseq	r0, (UNDEF: 0)
    2714:	000e3a9c 	muleq	lr, ip, sl
    2718:	3b722600 	blcc	1c8bf20 <__RW_SIZE__+0x1c8b9a0>
    271c:	08510800 	ldmdaeq	r1, {fp}^
    2720:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
    2724:	00000be5 	andeq	r0, r0, r5, ror #23
    2728:	74017b01 	strvc	r7, [r1], #-2817	; 0xfffff4ff
    272c:	0608003b 			; <UNDEFINED> instruction: 0x0608003b
    2730:	01000000 	mrseq	r0, (UNDEF: 0)
    2734:	000e5a9c 	muleq	lr, ip, sl
    2738:	3b7a2600 	blcc	1e8bf40 <__RW_SIZE__+0x1e8b9c0>
    273c:	08510800 	ldmdaeq	r1, {fp}^
    2740:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
    2744:	00000c25 	andeq	r0, r0, r5, lsr #24
    2748:	7c018701 	stcvc	7, cr8, [r1], {1}
    274c:	0608003b 			; <UNDEFINED> instruction: 0x0608003b
    2750:	01000000 	mrseq	r0, (UNDEF: 0)
    2754:	000e7a9c 	muleq	lr, ip, sl
    2758:	3b822600 	blcc	fe08bf60 <MSP_BASE+0xde086f60>
    275c:	08510800 	ldmdaeq	r1, {fp}^
    2760:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
    2764:	00000922 	andeq	r0, r0, r2, lsr #18
    2768:	84019301 	strhi	r9, [r1], #-769	; 0xfffffcff
    276c:	0608003b 			; <UNDEFINED> instruction: 0x0608003b
    2770:	01000000 	mrseq	r0, (UNDEF: 0)
    2774:	000e9a9c 	muleq	lr, ip, sl
    2778:	3b8a2600 	blcc	fe28bf80 <MSP_BASE+0xde286f80>
    277c:	08510800 	ldmdaeq	r1, {fp}^
    2780:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
    2784:	00000b68 	andeq	r0, r0, r8, ror #22
    2788:	8c019f01 	stchi	15, cr9, [r1], {1}
    278c:	0608003b 			; <UNDEFINED> instruction: 0x0608003b
    2790:	01000000 	mrseq	r0, (UNDEF: 0)
    2794:	000eba9c 	muleq	lr, ip, sl
    2798:	3b922600 	blcc	fe48bfa0 <MSP_BASE+0xde486fa0>
    279c:	08510800 	ldmdaeq	r1, {fp}^
    27a0:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
    27a4:	00000a83 	andeq	r0, r0, r3, lsl #21
    27a8:	9401ac01 	strls	sl, [r1], #-3073	; 0xfffff3ff
    27ac:	0608003b 			; <UNDEFINED> instruction: 0x0608003b
    27b0:	01000000 	mrseq	r0, (UNDEF: 0)
    27b4:	000eda9c 	muleq	lr, ip, sl
    27b8:	3b9a2600 	blcc	fe68bfc0 <MSP_BASE+0xde686fc0>
    27bc:	08510800 	ldmdaeq	r1, {fp}^
    27c0:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
    27c4:	00000ce5 	andeq	r0, r0, r5, ror #25
    27c8:	9c01b901 	stcls	9, cr11, [r1], {1}
    27cc:	0608003b 			; <UNDEFINED> instruction: 0x0608003b
    27d0:	01000000 	mrseq	r0, (UNDEF: 0)
    27d4:	000efa9c 	muleq	lr, ip, sl
    27d8:	3ba22600 	blcc	fe88bfe0 <MSP_BASE+0xde886fe0>
    27dc:	08510800 	ldmdaeq	r1, {fp}^
    27e0:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
    27e4:	00000b7a 	andeq	r0, r0, sl, ror fp
    27e8:	a401c501 	strge	ip, [r1], #-1281	; 0xfffffaff
    27ec:	0608003b 			; <UNDEFINED> instruction: 0x0608003b
    27f0:	01000000 	mrseq	r0, (UNDEF: 0)
    27f4:	000f1a9c 	muleq	pc, ip, sl	; <UNPREDICTABLE>
    27f8:	3baa2600 	blcc	fea8c000 <MSP_BASE+0xdea87000>
    27fc:	08510800 	ldmdaeq	r1, {fp}^
    2800:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
    2804:	00000987 	andeq	r0, r0, r7, lsl #19
    2808:	ac01d101 	stfged	f5, [r1], {1}
    280c:	0608003b 			; <UNDEFINED> instruction: 0x0608003b
    2810:	01000000 	mrseq	r0, (UNDEF: 0)
    2814:	000f3a9c 	muleq	pc, ip, sl	; <UNPREDICTABLE>
    2818:	3bb22600 	blcc	fec8c020 <MSP_BASE+0xdec87020>
    281c:	08510800 	ldmdaeq	r1, {fp}^
    2820:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
    2824:	00000da8 	andeq	r0, r0, r8, lsr #27
    2828:	b401df01 	strlt	sp, [r1], #-3841	; 0xfffff0ff
    282c:	3208003b 	andcc	r0, r8, #59	; 0x3b
    2830:	01000000 	mrseq	r0, (UNDEF: 0)
    2834:	000f689c 	muleq	pc, ip, r8	; <UNPREDICTABLE>
    2838:	07d22900 	ldrbeq	r2, [r2, r0, lsl #18]
    283c:	3bc40000 	blcc	ff102844 <MSP_BASE+0xdf0fd844>
    2840:	00800800 	addeq	r0, r0, r0, lsl #16
    2844:	e4010000 	str	r0, [r1], #-0
    2848:	07df2a01 	ldrbeq	r2, [pc, r1, lsl #20]
    284c:	00170000 	andseq	r0, r7, r0
    2850:	0c842800 	stceq	8, cr2, [r4], {0}
    2854:	ee010000 	cdp	0, 0, cr0, cr1, cr0, {0}
    2858:	003be801 	eorseq	lr, fp, r1, lsl #16
    285c:	00000608 	andeq	r0, r0, r8, lsl #12
    2860:	889c0100 	ldmhi	ip, {r8}
    2864:	2600000f 	strcs	r0, [r0], -pc
    2868:	08003bee 	stmdaeq	r0, {r1, r2, r3, r5, r6, r7, r8, r9, fp, ip, sp}
    286c:	00000851 	andeq	r0, r0, r1, asr r8
    2870:	0a9c2800 	beq	fe70c878 <MSP_BASE+0xde707878>
    2874:	fb010000 	blx	4287e <__RW_SIZE__+0x422fe>
    2878:	003bf001 	eorseq	pc, fp, r1
    287c:	00000608 	andeq	r0, r0, r8, lsl #12
    2880:	a89c0100 	ldmge	ip, {r8}
    2884:	2600000f 	strcs	r0, [r0], -pc
    2888:	08003bf6 	stmdaeq	r0, {r1, r2, r4, r5, r6, r7, r8, r9, fp, ip, sp}
    288c:	00000851 	andeq	r0, r0, r1, asr r8
    2890:	0ae22800 	beq	ff88c898 <MSP_BASE+0xdf887898>
    2894:	08010000 	stmdaeq	r1, {}	; <UNPREDICTABLE>
    2898:	003bf802 	eorseq	pc, fp, r2, lsl #16
    289c:	00000608 	andeq	r0, r0, r8, lsl #12
    28a0:	c89c0100 	ldmgt	ip, {r8}
    28a4:	2600000f 	strcs	r0, [r0], -pc
    28a8:	08003bfe 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, fp, ip, sp}
    28ac:	00000851 	andeq	r0, r0, r1, asr r8
    28b0:	0cff2800 	ldcleq	8, cr2, [pc]	; 28b8 <__RW_SIZE__+0x2338>
    28b4:	14010000 	strne	r0, [r1], #-0
    28b8:	003c0002 	eorseq	r0, ip, r2
    28bc:	00000608 	andeq	r0, r0, r8, lsl #12
    28c0:	e89c0100 	ldm	ip, {r8}
    28c4:	2600000f 	strcs	r0, [r0], -pc
    28c8:	08003c06 	stmdaeq	r0, {r1, r2, sl, fp, ip, sp}
    28cc:	00000851 	andeq	r0, r0, r1, asr r8
    28d0:	0dfa2800 	ldcleq	8, cr2, [sl]
    28d4:	20010000 	andcs	r0, r1, r0
    28d8:	003c0802 	eorseq	r0, ip, r2, lsl #16
    28dc:	00000608 	andeq	r0, r0, r8, lsl #12
    28e0:	089c0100 	ldmeq	ip, {r8}
    28e4:	26000010 			; <UNDEFINED> instruction: 0x26000010
    28e8:	08003c0e 	stmdaeq	r0, {r1, r2, r3, sl, fp, ip, sp}
    28ec:	00000851 	andeq	r0, r0, r1, asr r8
    28f0:	0ac82800 	beq	ff20c8f8 <MSP_BASE+0xdf2078f8>
    28f4:	2c010000 	stccs	0, cr0, [r1], {-0}
    28f8:	003c1002 	eorseq	r1, ip, r2
    28fc:	00000608 	andeq	r0, r0, r8, lsl #12
    2900:	289c0100 	ldmcs	ip, {r8}
    2904:	26000010 			; <UNDEFINED> instruction: 0x26000010
    2908:	08003c16 	stmdaeq	r0, {r1, r2, r4, sl, fp, ip, sp}
    290c:	00000851 	andeq	r0, r0, r1, asr r8
    2910:	0c642800 	stcleq	8, cr2, [r4], #-0
    2914:	3a010000 	bcc	4291c <__RW_SIZE__+0x4239c>
    2918:	003c1802 	eorseq	r1, ip, r2, lsl #16
    291c:	00003608 	andeq	r3, r0, r8, lsl #12
    2920:	569c0100 	ldrpl	r0, [ip], r0, lsl #2
    2924:	29000010 	stmdbcs	r0, {r4}
    2928:	000007d2 	ldrdeq	r0, [r0], -r2
    292c:	08003c24 	stmdaeq	r0, {r2, r5, sl, fp, ip, sp}
    2930:	000000a0 	andeq	r0, r0, r0, lsr #1
    2934:	2a023d01 	bcs	91d40 <__RW_SIZE__+0x917c0>
    2938:	000007df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    293c:	2800001e 	stmdacs	r0, {r1, r2, r3, r4}
    2940:	00000de7 	andeq	r0, r0, r7, ror #27
    2944:	50024801 	andpl	r4, r2, r1, lsl #16
    2948:	0608003c 			; <UNDEFINED> instruction: 0x0608003c
    294c:	01000000 	mrseq	r0, (UNDEF: 0)
    2950:	0010769c 	mulseq	r0, ip, r6
    2954:	3c562600 	mrrccc	6, 0, r2, r6, cr0
    2958:	08510800 	ldmdaeq	r1, {fp}^
    295c:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
    2960:	00000cd2 	ldrdeq	r0, [r0], -r2
    2964:	58025401 	stmdapl	r2, {r0, sl, ip, lr}
    2968:	0608003c 			; <UNDEFINED> instruction: 0x0608003c
    296c:	01000000 	mrseq	r0, (UNDEF: 0)
    2970:	0010969c 	mulseq	r0, ip, r6
    2974:	3c5e2600 	mrrccc	6, 0, r2, lr, cr0
    2978:	08510800 	ldmdaeq	r1, {fp}^
    297c:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
    2980:	00000cba 			; <UNDEFINED> instruction: 0x00000cba
    2984:	60026001 	andvs	r6, r2, r1
    2988:	0608003c 			; <UNDEFINED> instruction: 0x0608003c
    298c:	01000000 	mrseq	r0, (UNDEF: 0)
    2990:	0010b69c 	mulseq	r0, ip, r6
    2994:	3c662600 	stclcc	6, cr2, [r6], #-0
    2998:	08510800 	ldmdaeq	r1, {fp}^
    299c:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
    29a0:	0000099a 	muleq	r0, sl, r9
    29a4:	68026c01 	stmdavs	r2, {r0, sl, fp, sp, lr}
    29a8:	0608003c 			; <UNDEFINED> instruction: 0x0608003c
    29ac:	01000000 	mrseq	r0, (UNDEF: 0)
    29b0:	0010d69c 	mulseq	r0, ip, r6
    29b4:	3c6e2600 	stclcc	6, cr2, [lr], #-0
    29b8:	08510800 	ldmdaeq	r1, {fp}^
    29bc:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
    29c0:	000009b9 			; <UNDEFINED> instruction: 0x000009b9
    29c4:	70027801 	andvc	r7, r2, r1, lsl #16
    29c8:	0608003c 			; <UNDEFINED> instruction: 0x0608003c
    29cc:	01000000 	mrseq	r0, (UNDEF: 0)
    29d0:	0010f69c 	mulseq	r0, ip, r6
    29d4:	3c762600 	ldclcc	6, cr2, [r6], #-0
    29d8:	08510800 	ldmdaeq	r1, {fp}^
    29dc:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
    29e0:	00000b8d 	andeq	r0, r0, sp, lsl #23
    29e4:	78028401 	stmdavc	r2, {r0, sl, pc}
    29e8:	0608003c 			; <UNDEFINED> instruction: 0x0608003c
    29ec:	01000000 	mrseq	r0, (UNDEF: 0)
    29f0:	0011169c 	mulseq	r1, ip, r6
    29f4:	3c7e2600 	ldclcc	6, cr2, [lr], #-0
    29f8:	08510800 	ldmdaeq	r1, {fp}^
    29fc:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
    2a00:	00000957 	andeq	r0, r0, r7, asr r9
    2a04:	80029301 	andhi	r9, r2, r1, lsl #6
    2a08:	3008003c 	andcc	r0, r8, ip, lsr r0
    2a0c:	01000000 	mrseq	r0, (UNDEF: 0)
    2a10:	0011449c 	mulseq	r1, ip, r4
    2a14:	07d22900 	ldrbeq	r2, [r2, r0, lsl #18]
    2a18:	3c8c0000 	stccc	0, cr0, [ip], {0}
    2a1c:	00c80800 	sbceq	r0, r8, r0, lsl #16
    2a20:	97010000 	strls	r0, [r1, -r0]
    2a24:	07df2a02 	ldrbeq	r2, [pc, r2, lsl #20]
    2a28:	00250000 	eoreq	r0, r5, r0
    2a2c:	0dcf2800 	stcleq	8, cr2, [pc]	; 2a34 <__RW_SIZE__+0x24b4>
    2a30:	a1010000 	mrsge	r0, (UNDEF: 1)
    2a34:	003cb002 	eorseq	fp, ip, r2
    2a38:	00000608 	andeq	r0, r0, r8, lsl #12
    2a3c:	649c0100 	ldrvs	r0, [ip], #256	; 0x100
    2a40:	26000011 			; <UNDEFINED> instruction: 0x26000011
    2a44:	08003cb6 	stmdaeq	r0, {r1, r2, r4, r5, r7, sl, fp, ip, sp}
    2a48:	00000851 	andeq	r0, r0, r1, asr r8
    2a4c:	0d812800 	stceq	8, cr2, [r1]
    2a50:	ad010000 	stcge	0, cr0, [r1, #-0]
    2a54:	003cb802 	eorseq	fp, ip, r2, lsl #16
    2a58:	00000608 	andeq	r0, r0, r8, lsl #12
    2a5c:	849c0100 	ldrhi	r0, [ip], #256	; 0x100
    2a60:	26000011 			; <UNDEFINED> instruction: 0x26000011
    2a64:	08003cbe 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, sl, fp, ip, sp}
    2a68:	00000851 	andeq	r0, r0, r1, asr r8
    2a6c:	0d932800 	ldceq	8, cr2, [r3]
    2a70:	b9010000 	stmdblt	r1, {}	; <UNPREDICTABLE>
    2a74:	003cc002 	eorseq	ip, ip, r2
    2a78:	00000608 	andeq	r0, r0, r8, lsl #12
    2a7c:	a49c0100 	ldrge	r0, [ip], #256	; 0x100
    2a80:	26000011 			; <UNDEFINED> instruction: 0x26000011
    2a84:	08003cc6 	stmdaeq	r0, {r1, r2, r6, r7, sl, fp, ip, sp}
    2a88:	00000851 	andeq	r0, r0, r1, asr r8
    2a8c:	0dbb2800 	ldceq	8, cr2, [fp]
    2a90:	c5010000 	strgt	r0, [r1, #-0]
    2a94:	003cc802 	eorseq	ip, ip, r2, lsl #16
    2a98:	00000608 	andeq	r0, r0, r8, lsl #12
    2a9c:	c49c0100 	ldrgt	r0, [ip], #256	; 0x100
    2aa0:	26000011 			; <UNDEFINED> instruction: 0x26000011
    2aa4:	08003cce 	stmdaeq	r0, {r1, r2, r3, r6, r7, sl, fp, ip, sp}
    2aa8:	00000851 	andeq	r0, r0, r1, asr r8
    2aac:	0aff2800 	beq	fffccab4 <MSP_BASE+0xdffc7ab4>
    2ab0:	d1010000 	mrsle	r0, (UNDEF: 1)
    2ab4:	003cd002 	eorseq	sp, ip, r2
    2ab8:	00000608 	andeq	r0, r0, r8, lsl #12
    2abc:	e49c0100 	ldr	r0, [ip], #256	; 0x100
    2ac0:	26000011 			; <UNDEFINED> instruction: 0x26000011
    2ac4:	08003cd6 	stmdaeq	r0, {r1, r2, r4, r6, r7, sl, fp, ip, sp}
    2ac8:	00000851 	andeq	r0, r0, r1, asr r8
    2acc:	07ba0c00 	ldreq	r0, [sl, r0, lsl #24]!
    2ad0:	11f40000 	mvnsne	r0, r0
    2ad4:	950d0000 	strls	r0, [sp, #-0]
    2ad8:	07000002 	streq	r0, [r0, -r2]
    2adc:	0ad82b00 	beq	ff60d6e4 <MSP_BASE+0xdf6086e4>
    2ae0:	23010000 	movwcs	r0, #4096	; 0x1000
    2ae4:	00001205 	andeq	r1, r0, r5, lsl #4
    2ae8:	a4300305 	ldrtge	r0, [r0], #-773	; 0xfffffcfb
    2aec:	e4120800 	ldr	r0, [r2], #-2048	; 0xfffff800
    2af0:	2c000011 	stccs	0, cr0, [r0], {17}
    2af4:	00000056 	andeq	r0, r0, r6, asr r0
    2af8:	1606ce02 	strne	ip, [r6], -r2, lsl #28
    2afc:	0e000012 	mcreq	0, 0, r0, cr0, cr2, {0}
    2b00:	000001c9 	andeq	r0, r0, r9, asr #3
    2b04:	000a302d 	andeq	r3, sl, sp, lsr #32
    2b08:	16b90100 	ldrtne	r0, [r9], r0, lsl #2
    2b0c:	05000012 	streq	r0, [r0, #-18]	; 0xffffffee
    2b10:	00058403 	andeq	r8, r5, r3, lsl #8
    2b14:	08b12e20 	ldmeq	r1!, {r5, r9, sl, fp, sp}
    2b18:	dd010000 	stcle	0, cr0, [r1, #-0]
    2b1c:	00121601 	andseq	r1, r2, r1, lsl #12
    2b20:	88030500 	stmdahi	r3, {r8, sl}
    2b24:	2e200005 	cdpcs	0, 2, cr0, cr0, cr5, {0}
    2b28:	00000a76 	andeq	r0, r0, r6, ror sl
    2b2c:	16023801 	strne	r3, [r2], -r1, lsl #16
    2b30:	05000012 	streq	r0, [r0, #-18]	; 0xffffffee
    2b34:	00058c03 	andeq	r8, r5, r3, lsl #24
    2b38:	09692e20 	stmdbeq	r9!, {r5, r9, sl, fp, sp}^
    2b3c:	90010000 	andls	r0, r1, r0
    2b40:	00121602 	andseq	r1, r2, r2, lsl #12
    2b44:	94030500 	strls	r0, [r3], #-1280	; 0xfffffb00
    2b48:	2e200005 	cdpcs	0, 2, cr0, cr0, cr5, {0}
    2b4c:	00000c08 	andeq	r0, r0, r8, lsl #24
    2b50:	16029101 	strne	r9, [r2], -r1, lsl #2
    2b54:	05000012 	streq	r0, [r0, #-18]	; 0xffffffee
    2b58:	00059003 	andeq	r9, r5, r3
    2b5c:	089f2f20 	ldmeq	pc, {r5, r8, r9, sl, fp, sp}	; <UNPREDICTABLE>
    2b60:	10050000 	andne	r0, r5, r0
    2b64:	0007ba30 	andeq	fp, r7, r0, lsr sl
    2b68:	00003100 	andeq	r3, r0, r0, lsl #2
    2b6c:	00000180 	andeq	r0, r0, r0, lsl #3
    2b70:	0a150004 	beq	542b88 <__RW_SIZE__+0x542608>
    2b74:	01040000 	mrseq	r0, (UNDEF: 4)
    2b78:	000000ef 	andeq	r0, r0, pc, ror #1
    2b7c:	000e1701 	andeq	r1, lr, r1, lsl #14
    2b80:	00009200 	andeq	r9, r0, r0, lsl #4
    2b84:	003cd800 	eorseq	sp, ip, r0, lsl #16
    2b88:	0000c808 	andeq	ip, r0, r8, lsl #16
    2b8c:	00081d00 	andeq	r1, r8, r0, lsl #26
    2b90:	06010200 	streq	r0, [r1], -r0, lsl #4
    2b94:	0000006d 	andeq	r0, r0, sp, rrx
    2b98:	6b080102 	blvs	202fa8 <__RW_SIZE__+0x202a28>
    2b9c:	02000000 	andeq	r0, r0, #0
    2ba0:	01990502 	orrseq	r0, r9, r2, lsl #10
    2ba4:	02020000 	andeq	r0, r2, #0
    2ba8:	00004307 	andeq	r4, r0, r7, lsl #6
    2bac:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
    2bb0:	00000005 	andeq	r0, r0, r5
    2bb4:	0001af03 	andeq	sl, r1, r3, lsl #30
    2bb8:	53500300 	cmppl	r0, #0, 6
    2bbc:	02000000 	andeq	r0, r0, #0
    2bc0:	00dd0704 	sbcseq	r0, sp, r4, lsl #14
    2bc4:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    2bc8:	00000005 	andeq	r0, r0, r5
    2bcc:	07080200 	streq	r0, [r8, -r0, lsl #4]
    2bd0:	000000d8 	ldrdeq	r0, [r0], -r8
    2bd4:	69050404 	stmdbvs	r5, {r2, sl}
    2bd8:	0200746e 	andeq	r7, r0, #1845493760	; 0x6e000000
    2bdc:	00e20704 	rsceq	r0, r2, r4, lsl #14
    2be0:	04020000 	streq	r0, [r2], #-0
    2be4:	00018507 	andeq	r8, r1, r7, lsl #10
    2be8:	00480500 	subeq	r0, r8, r0, lsl #10
    2bec:	7d060000 	stcvc	0, cr0, [r6, #-0]
    2bf0:	07000000 	streq	r0, [r0, -r0]
    2bf4:	016d0210 	cmneq	sp, r0, lsl r2
    2bf8:	000000c5 	andeq	r0, r0, r5, asr #1
    2bfc:	000e3d08 	andeq	r3, lr, r8, lsl #26
    2c00:	016f0200 	cmneq	pc, r0, lsl #4
    2c04:	0000007d 	andeq	r0, r0, sp, ror r0
    2c08:	0e420800 	cdpeq	8, 4, cr0, cr2, cr0, {0}
    2c0c:	70020000 	andvc	r0, r2, r0
    2c10:	00007d01 	andeq	r7, r0, r1, lsl #26
    2c14:	56090400 	strpl	r0, [r9], -r0, lsl #8
    2c18:	02004c41 	andeq	r4, r0, #16640	; 0x4100
    2c1c:	007d0171 	rsbseq	r0, sp, r1, ror r1
    2c20:	08080000 	stmdaeq	r8, {}	; <UNPREDICTABLE>
    2c24:	00000e21 	andeq	r0, r0, r1, lsr #28
    2c28:	82017202 	andhi	r7, r1, #536870912	; 0x20000000
    2c2c:	0c000000 	stceq	0, cr0, [r0], {-0}
    2c30:	0e530a00 	vnmlseq.f32	s1, s6, s0
    2c34:	73020000 	movwvc	r0, #8192	; 0x2000
    2c38:	00008701 	andeq	r8, r0, r1, lsl #14
    2c3c:	08010200 	stmdaeq	r1, {r9}
    2c40:	00000074 	andeq	r0, r0, r4, ror r0
    2c44:	000e470b 	andeq	r4, lr, fp, lsl #14
    2c48:	d8030100 	stmdale	r3, {r8}
    2c4c:	4808003c 	stmdami	r8, {r2, r3, r4, r5}
    2c50:	01000000 	mrseq	r0, (UNDEF: 0)
    2c54:	0000fd9c 	muleq	r0, ip, sp
    2c58:	0e600c00 	cdpeq	12, 6, cr0, cr0, cr0, {0}
    2c5c:	03010000 	movweq	r0, #4096	; 0x1000
    2c60:	0000006f 	andeq	r0, r0, pc, rrx
    2c64:	00000767 	andeq	r0, r0, r7, ror #14
    2c68:	0e270d00 	cdpeq	13, 2, cr0, cr7, cr0, {0}
    2c6c:	0b010000 	bleq	42c74 <__RW_SIZE__+0x426f4>
    2c70:	00000068 	andeq	r0, r0, r8, rrx
    2c74:	08003d20 	stmdaeq	r0, {r5, r8, sl, fp, ip, sp}
    2c78:	00000010 	andeq	r0, r0, r0, lsl r0
    2c7c:	750d9c01 	strvc	r9, [sp, #-3073]	; 0xfffff3ff
    2c80:	0100000e 	tsteq	r0, lr
    2c84:	00006f10 	andeq	r6, r0, r0, lsl pc
    2c88:	003d3000 	eorseq	r3, sp, r0
    2c8c:	00000c08 	andeq	r0, r0, r8, lsl #24
    2c90:	0d9c0100 	ldfeqs	f0, [ip]
    2c94:	00000e86 	andeq	r0, r0, r6, lsl #29
    2c98:	006f1501 	rsbeq	r1, pc, r1, lsl #10
    2c9c:	3d3c0000 	ldccc	0, cr0, [ip, #-0]
    2ca0:	000c0800 	andeq	r0, ip, r0, lsl #16
    2ca4:	9c010000 	stcls	0, cr0, [r1], {-0}
    2ca8:	000e0a0e 	andeq	r0, lr, lr, lsl #20
    2cac:	481a0100 	ldmdami	sl, {r8}
    2cb0:	0e08003d 	mcreq	0, 0, r0, cr8, cr13, {1}
    2cb4:	01000000 	mrseq	r0, (UNDEF: 0)
    2cb8:	0e650b9c 	vmoveq.8	d21[4], r0
    2cbc:	1f010000 	svcne	0x00010000
    2cc0:	08003d58 	stmdaeq	r0, {r3, r4, r6, r8, sl, fp, ip, sp}
    2cc4:	00000048 	andeq	r0, r0, r8, asr #32
    2cc8:	01729c01 	cmneq	r2, r1, lsl #24
    2ccc:	600c0000 	andvs	r0, ip, r0
    2cd0:	0100000e 	tsteq	r0, lr
    2cd4:	00006f1f 	andeq	r6, r0, pc, lsl pc
    2cd8:	00078800 	andeq	r8, r7, r0, lsl #16
    2cdc:	560f0000 	strpl	r0, [pc], -r0
    2ce0:	02000000 	andeq	r0, r0, #0
    2ce4:	017e06ce 	cmneq	lr, lr, asr #13
    2ce8:	68050000 	stmdavs	r5, {}	; <UNPREDICTABLE>
    2cec:	00000000 	andeq	r0, r0, r0
    2cf0:	00000851 	andeq	r0, r0, r1, asr r8
    2cf4:	0afe0004 	beq	fff82d0c <MSP_BASE+0xdff7dd0c>
    2cf8:	01040000 	mrseq	r0, (UNDEF: 4)
    2cfc:	000000ef 	andeq	r0, r0, pc, ror #1
    2d00:	000ec901 	andeq	ip, lr, r1, lsl #18
    2d04:	00009200 	andeq	r9, r0, r0, lsl #4
    2d08:	003da000 	eorseq	sl, sp, r0
    2d0c:	00037c08 	andeq	r7, r3, r8, lsl #24
    2d10:	0008bc00 	andeq	fp, r8, r0, lsl #24
    2d14:	04c70200 	strbeq	r0, [r7], #512	; 0x200
    2d18:	03010000 	movweq	r0, #4096	; 0x1000
    2d1c:	000164a8 	andeq	r6, r1, r8, lsr #9
    2d20:	06d20300 	ldrbeq	r0, [r2], r0, lsl #6
    2d24:	03720000 	cmneq	r2, #0
    2d28:	000004f7 	strdeq	r0, [r0], -r7
    2d2c:	06570374 			; <UNDEFINED> instruction: 0x06570374
    2d30:	03750000 	cmneq	r5, #0
    2d34:	00000760 	andeq	r0, r0, r0, ror #14
    2d38:	077d0376 			; <UNDEFINED> instruction: 0x077d0376
    2d3c:	037b0000 	cmneq	fp, #0
    2d40:	0000074e 	andeq	r0, r0, lr, asr #14
    2d44:	04e2037c 	strbteq	r0, [r2], #892	; 0x37c
    2d48:	037e0000 	cmneq	lr, #0
    2d4c:	0000072c 	andeq	r0, r0, ip, lsr #14
    2d50:	064d037f 			; <UNDEFINED> instruction: 0x064d037f
    2d54:	03000000 	movweq	r0, #0
    2d58:	00000670 	andeq	r0, r0, r0, ror r6
    2d5c:	07d80301 	ldrbeq	r0, [r8, r1, lsl #6]
    2d60:	03020000 	movweq	r0, #8192	; 0x2000
    2d64:	000006b0 			; <UNDEFINED> instruction: 0x000006b0
    2d68:	04a70303 	strteq	r0, [r7], #771	; 0x303
    2d6c:	03040000 	movweq	r0, #16384	; 0x4000
    2d70:	000004ee 	andeq	r0, r0, lr, ror #9
    2d74:	04b20305 	ldrteq	r0, [r2], #773	; 0x305
    2d78:	03060000 	movweq	r0, #24576	; 0x6000
    2d7c:	000006f8 	strdeq	r0, [r0], -r8
    2d80:	05d10307 	ldrbeq	r0, [r1, #775]	; 0x307
    2d84:	03080000 	movweq	r0, #32768	; 0x8000
    2d88:	000007b0 			; <UNDEFINED> instruction: 0x000007b0
    2d8c:	06650309 	strbteq	r0, [r5], -r9, lsl #6
    2d90:	030a0000 	movweq	r0, #40960	; 0xa000
    2d94:	0000062b 	andeq	r0, r0, fp, lsr #12
    2d98:	0494030b 	ldreq	r0, [r4], #779	; 0x30b
    2d9c:	030c0000 	movweq	r0, #49152	; 0xc000
    2da0:	0000067e 	andeq	r0, r0, lr, ror r6
    2da4:	0542030d 	strbeq	r0, [r2, #-781]	; 0xfffffcf3
    2da8:	030e0000 	movweq	r0, #57344	; 0xe000
    2dac:	0000079d 	muleq	r0, sp, r7
    2db0:	05f9030f 	ldrbeq	r0, [r9, #783]!	; 0x30f
    2db4:	03100000 	tsteq	r0, #0
    2db8:	0000046a 	andeq	r0, r0, sl, ror #8
    2dbc:	07c00311 	bfieq	r0, r1, (invalid: 6:0)
    2dc0:	03120000 	tsteq	r2, #0
    2dc4:	00000597 	muleq	r0, r7, r5
    2dc8:	04330313 	ldrteq	r0, [r3], #-787	; 0xfffffced
    2dcc:	03140000 	tsteq	r4, #0
    2dd0:	00000589 	andeq	r0, r0, r9, lsl #11
    2dd4:	045c0315 	ldrbeq	r0, [ip], #-789	; 0xfffffceb
    2dd8:	03160000 	tsteq	r6, #0
    2ddc:	00000770 	andeq	r0, r0, r0, ror r7
    2de0:	05210317 	streq	r0, [r1, #-791]!	; 0xfffffce9
    2de4:	03180000 	tsteq	r8, #0
    2de8:	0000069e 	muleq	r0, lr, r6
    2dec:	070d0319 	smladeq	sp, r9, r3, r0
    2df0:	031a0000 	tsteq	sl, #0
    2df4:	000006e6 	andeq	r0, r0, r6, ror #13
    2df8:	073f031b 			; <UNDEFINED> instruction: 0x073f031b
    2dfc:	031c0000 	tsteq	ip, #0
    2e00:	00000621 	andeq	r0, r0, r1, lsr #12
    2e04:	048a031d 	streq	r0, [sl], #797	; 0x31d
    2e08:	031e0000 	tsteq	lr, #0
    2e0c:	00000691 	muleq	r0, r1, r6
    2e10:	071f031f 			; <UNDEFINED> instruction: 0x071f031f
    2e14:	03200000 	teqeq	r0, #0
    2e18:	000005ec 	andeq	r0, r0, ip, ror #11
    2e1c:	047d0321 	ldrbteq	r0, [sp], #-801	; 0xfffffcdf
    2e20:	03220000 	teqeq	r2, #0
    2e24:	00000538 	andeq	r0, r0, r8, lsr r5
    2e28:	078e0323 	streq	r0, [lr, r3, lsr #6]
    2e2c:	03240000 	teqeq	r4, #0
    2e30:	000006c6 	andeq	r0, r0, r6, asr #13
    2e34:	05b50325 	ldreq	r0, [r5, #805]!	; 0x325
    2e38:	03260000 	teqeq	r6, #0
    2e3c:	000007cc 	andeq	r0, r0, ip, asr #15
    2e40:	04bd0327 	ldrteq	r0, [sp], #807	; 0x327
    2e44:	03280000 	teqeq	r8, #0
    2e48:	000007e4 	andeq	r0, r0, r4, ror #15
    2e4c:	063e0329 	ldrteq	r0, [lr], -r9, lsr #6
    2e50:	002a0000 	eoreq	r0, sl, r0
    2e54:	0005ab04 	andeq	sl, r5, r4, lsl #22
    2e58:	01d90300 	bicseq	r0, r9, r0, lsl #6
    2e5c:	00000025 	andeq	r0, r0, r5, lsr #32
    2e60:	6d060105 	stfvss	f0, [r6, #-20]	; 0xffffffec
    2e64:	06000000 	streq	r0, [r0], -r0
    2e68:	00000273 	andeq	r0, r0, r3, ror r2
    2e6c:	01822a04 	orreq	r2, r2, r4, lsl #20
    2e70:	01050000 	mrseq	r0, (UNDEF: 5)
    2e74:	00006b08 	andeq	r6, r0, r8, lsl #22
    2e78:	05020500 	streq	r0, [r2, #-1280]	; 0xfffffb00
    2e7c:	00000199 	muleq	r0, r9, r1
    2e80:	0002d006 	andeq	sp, r2, r6
    2e84:	9b360400 	blls	d83e8c <__RW_SIZE__+0xd8390c>
    2e88:	05000001 	streq	r0, [r0, #-1]
    2e8c:	00430702 	subeq	r0, r3, r2, lsl #14
    2e90:	04050000 	streq	r0, [r5], #-0
    2e94:	00000505 	andeq	r0, r0, r5, lsl #10
    2e98:	01af0600 			; <UNDEFINED> instruction: 0x01af0600
    2e9c:	50040000 	andpl	r0, r4, r0
    2ea0:	000001b4 			; <UNDEFINED> instruction: 0x000001b4
    2ea4:	dd070405 	cfstrsle	mvf0, [r7, #-20]	; 0xffffffec
    2ea8:	05000000 	streq	r0, [r0, #-0]
    2eac:	00000508 	andeq	r0, r0, r8, lsl #10
    2eb0:	08050000 	stmdaeq	r5, {}	; <UNPREDICTABLE>
    2eb4:	0000d807 	andeq	sp, r0, r7, lsl #16
    2eb8:	05040700 	streq	r0, [r4, #-1792]	; 0xfffff900
    2ebc:	00746e69 	rsbseq	r6, r4, r9, ror #28
    2ec0:	e2070405 	and	r0, r7, #83886080	; 0x5000000
    2ec4:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    2ec8:	84020e04 	strhi	r0, [r2], #-3588	; 0xfffff1fc
    2ecc:	00000285 	andeq	r0, r0, r5, lsl #5
    2ed0:	00051c09 	andeq	r1, r5, r9, lsl #24
    2ed4:	9c860200 	sfmls	f0, 4, [r6], {0}
    2ed8:	00000002 	andeq	r0, r0, r2
    2edc:	00038709 	andeq	r8, r3, r9, lsl #14
    2ee0:	a1870200 	orrge	r0, r7, r0, lsl #4
    2ee4:	20000002 	andcs	r0, r0, r2
    2ee8:	00078909 	andeq	r8, r7, r9, lsl #18
    2eec:	b1880200 	orrlt	r0, r8, r0, lsl #4
    2ef0:	80000002 	andhi	r0, r0, r2
    2ef4:	00052f09 	andeq	r2, r5, r9, lsl #30
    2ef8:	a1890200 	orrge	r0, r9, r0, lsl #4
    2efc:	a0000002 	andge	r0, r0, r2
    2f00:	0007bb0a 	andeq	fp, r7, sl, lsl #22
    2f04:	b68a0200 	strlt	r0, [sl], r0, lsl #4
    2f08:	00000002 	andeq	r0, r0, r2
    2f0c:	03970a01 	orrseq	r0, r7, #4096	; 0x1000
    2f10:	8b020000 	blhi	82f18 <__RW_SIZE__+0x82998>
    2f14:	000002a1 	andeq	r0, r0, r1, lsr #5
    2f18:	790a0120 	stmdbvc	sl, {r5, r8}
    2f1c:	02000006 	andeq	r0, r0, #6
    2f20:	0002bb8c 	andeq	fp, r2, ip, lsl #23
    2f24:	0a018000 	beq	62f2c <__RW_SIZE__+0x629ac>
    2f28:	000003a1 	andeq	r0, r0, r1, lsr #7
    2f2c:	02a18d02 	adceq	r8, r1, #2, 26	; 0x80
    2f30:	01a00000 	moveq	r0, r0
    2f34:	0007980a 	andeq	r9, r7, sl, lsl #16
    2f38:	c08e0200 	addgt	r0, lr, r0, lsl #4
    2f3c:	00000002 	andeq	r0, r0, r2
    2f40:	03ab0a02 			; <UNDEFINED> instruction: 0x03ab0a02
    2f44:	8f020000 	svchi	0x00020000
    2f48:	000002c5 	andeq	r0, r0, r5, asr #5
    2f4c:	490b0220 	stmdbmi	fp, {r5, r9}
    2f50:	90020050 	andls	r0, r2, r0, asr r0
    2f54:	000002e5 	andeq	r0, r0, r5, ror #5
    2f58:	b50a0300 	strlt	r0, [sl, #-768]	; 0xfffffd00
    2f5c:	02000003 	andeq	r0, r0, #3
    2f60:	0002ea91 	muleq	r2, r1, sl
    2f64:	0a03f000 	beq	fef6c <__RW_SIZE__+0xfe9ec>
    2f68:	000006ab 	andeq	r0, r0, fp, lsr #13
    2f6c:	02fb9202 	rscseq	r9, fp, #536870912	; 0x20000000
    2f70:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    2f74:	01a90c00 			; <UNDEFINED> instruction: 0x01a90c00
    2f78:	02950000 	addseq	r0, r5, #0
    2f7c:	950d0000 	strls	r0, [sp, #-0]
    2f80:	07000002 	streq	r0, [r0, -r2]
    2f84:	07040500 	streq	r0, [r4, -r0, lsl #10]
    2f88:	00000185 	andeq	r0, r0, r5, lsl #3
    2f8c:	0002850e 	andeq	r8, r2, lr, lsl #10
    2f90:	01a90c00 			; <UNDEFINED> instruction: 0x01a90c00
    2f94:	02b10000 	adcseq	r0, r1, #0
    2f98:	950d0000 	strls	r0, [sp, #-0]
    2f9c:	17000002 	strne	r0, [r0, -r2]
    2fa0:	02850e00 	addeq	r0, r5, #0, 28
    2fa4:	850e0000 	strhi	r0, [lr, #-0]
    2fa8:	0e000002 	cdpeq	0, 0, cr0, cr0, cr2, {0}
    2fac:	00000285 	andeq	r0, r0, r5, lsl #5
    2fb0:	0002850e 	andeq	r8, r2, lr, lsl #10
    2fb4:	01a90c00 			; <UNDEFINED> instruction: 0x01a90c00
    2fb8:	02d50000 	sbcseq	r0, r5, #0
    2fbc:	950d0000 	strls	r0, [sp, #-0]
    2fc0:	37000002 	strcc	r0, [r0, -r2]
    2fc4:	01770c00 	cmneq	r7, r0, lsl #24
    2fc8:	02e50000 	rsceq	r0, r5, #0
    2fcc:	950d0000 	strls	r0, [sp, #-0]
    2fd0:	ef000002 	svc	0x00000002
    2fd4:	02d50e00 	sbcseq	r0, r5, #0, 28
    2fd8:	a90c0000 	stmdbge	ip, {}	; <UNPREDICTABLE>
    2fdc:	fb000001 	blx	2fea <__RW_SIZE__+0x2a6a>
    2fe0:	0f000002 	svceq	0x00000002
    2fe4:	00000295 	muleq	r0, r5, r2
    2fe8:	0e000283 	cdpeq	2, 0, cr0, cr0, cr3, {4}
    2fec:	000001a9 	andeq	r0, r0, r9, lsr #3
    2ff0:	00070306 	andeq	r0, r7, r6, lsl #6
    2ff4:	d7930200 	ldrle	r0, [r3, r0, lsl #4]
    2ff8:	0e000001 	cdpeq	0, 0, cr0, cr0, cr1, {0}
    2ffc:	00000190 	muleq	r0, r0, r1
    3000:	e9031c10 	stmdb	r3, {r4, sl, fp, ip}
    3004:	00037503 	andeq	r7, r3, r3, lsl #10
    3008:	52431100 	subpl	r1, r3, #0, 2
    300c:	eb03004c 	bl	c3144 <__RW_SIZE__+0xc2bc4>
    3010:	0002fb03 	andeq	pc, r2, r3, lsl #22
    3014:	43110000 	tstmi	r1, #0
    3018:	03004852 	movweq	r4, #2130	; 0x852
    301c:	02fb03ec 	rscseq	r0, fp, #236, 6	; 0xb0000003
    3020:	11040000 	mrsne	r0, (UNDEF: 4)
    3024:	00524449 	subseq	r4, r2, r9, asr #8
    3028:	fb03ed03 	blx	fe43e <__RW_SIZE__+0xfdebe>
    302c:	08000002 	stmdaeq	r0, {r1}
    3030:	52444f11 	subpl	r4, r4, #17, 30	; 0x44
    3034:	03ee0300 	mvneq	r0, #0, 6
    3038:	000002fb 	strdeq	r0, [r0], -fp
    303c:	0361120c 	cmneq	r1, #12, 4	; 0xc0000000
    3040:	ef030000 	svc	0x00030000
    3044:	0002fb03 	andeq	pc, r2, r3, lsl #22
    3048:	42111000 	andsmi	r1, r1, #0
    304c:	03005252 	movweq	r5, #594	; 0x252
    3050:	02fb03f0 	rscseq	r0, fp, #240, 6	; 0xc0000003
    3054:	12140000 	andsne	r0, r4, #0
    3058:	0000041b 	andeq	r0, r0, fp, lsl r4
    305c:	fb03f103 	blx	ff472 <__RW_SIZE__+0xfeef2>
    3060:	18000002 	stmdane	r0, {r1}
    3064:	04200400 	strteq	r0, [r0], #-1024	; 0xfffffc00
    3068:	f2030000 	vhadd.s8	d0, d3, d0
    306c:	00031003 	andeq	r1, r3, r3
    3070:	03281000 	teqeq	r8, #0
    3074:	040c0434 	streq	r0, [ip], #-1076	; 0xfffffbcc
    3078:	43110000 	tstmi	r1, #0
    307c:	36030052 			; <UNDEFINED> instruction: 0x36030052
    3080:	0002fb04 	andeq	pc, r2, r4, lsl #22
    3084:	13120000 	tstne	r2, #0
    3088:	03000000 	movweq	r0, #0
    308c:	02fb0437 	rscseq	r0, fp, #922746880	; 0x37000000
    3090:	11040000 	mrsne	r0, (UNDEF: 4)
    3094:	00524943 	subseq	r4, r2, r3, asr #18
    3098:	fb043803 	blx	1110ae <__RW_SIZE__+0x110b2e>
    309c:	08000002 	stmdaeq	r0, {r1}
    30a0:	0000cf12 	andeq	ip, r0, r2, lsl pc
    30a4:	04390300 	ldrteq	r0, [r9], #-768	; 0xfffffd00
    30a8:	000002fb 	strdeq	r0, [r0], -fp
    30ac:	003a120c 	eorseq	r1, sl, ip, lsl #4
    30b0:	3a030000 	bcc	c30b8 <__RW_SIZE__+0xc2b38>
    30b4:	0002fb04 	andeq	pc, r2, r4, lsl #22
    30b8:	26121000 	ldrcs	r1, [r2], -r0
    30bc:	03000000 	movweq	r0, #0
    30c0:	02fb043b 	rscseq	r0, fp, #989855744	; 0x3b000000
    30c4:	12140000 	andsne	r0, r4, #0
    30c8:	00000082 	andeq	r0, r0, r2, lsl #1
    30cc:	fb043c03 	blx	1120e2 <__RW_SIZE__+0x111b62>
    30d0:	18000002 	stmdane	r0, {r1}
    30d4:	00008a12 	andeq	r8, r0, r2, lsl sl
    30d8:	043d0300 	ldrteq	r0, [sp], #-768	; 0xfffffd00
    30dc:	000002fb 	strdeq	r0, [r0], -fp
    30e0:	000e121c 	andeq	r1, lr, ip, lsl r2
    30e4:	3e030000 	cdpcc	0, 0, cr0, cr3, cr0, {0}
    30e8:	0002fb04 	andeq	pc, r2, r4, lsl #22
    30ec:	43112000 	tstmi	r1, #0
    30f0:	03005253 	movweq	r5, #595	; 0x253
    30f4:	02fb043f 	rscseq	r0, fp, #1056964608	; 0x3f000000
    30f8:	00240000 	eoreq	r0, r4, r0
    30fc:	0001a304 	andeq	sl, r1, r4, lsl #6
    3100:	044a0300 	strbeq	r0, [sl], #-768	; 0xfffffd00
    3104:	00000381 	andeq	r0, r0, r1, lsl #7
    3108:	a2035010 	andge	r5, r3, #16
    310c:	00062904 	andeq	r2, r6, r4, lsl #18
    3110:	52431100 	subpl	r1, r3, #0, 2
    3114:	a4030031 	strge	r0, [r3], #-49	; 0xffffffcf
    3118:	00030b04 	andeq	r0, r3, r4, lsl #22
    311c:	87120000 	ldrhi	r0, [r2, -r0]
    3120:	03000003 	movweq	r0, #3
    3124:	019004a5 	orrseq	r0, r0, r5, lsr #9
    3128:	11020000 	mrsne	r0, (UNDEF: 2)
    312c:	00325243 	eorseq	r5, r2, r3, asr #4
    3130:	0b04a603 	bleq	12c944 <__RW_SIZE__+0x12c3c4>
    3134:	04000003 	streq	r0, [r0], #-3
    3138:	00034112 	andeq	r4, r3, r2, lsl r1
    313c:	04a70300 	strteq	r0, [r7], #768	; 0x300
    3140:	00000190 	muleq	r0, r0, r1
    3144:	0ca41206 	sfmeq	f1, 4, [r4], #24
    3148:	a8030000 	stmdage	r3, {}	; <UNPREDICTABLE>
    314c:	00030b04 	andeq	r0, r3, r4, lsl #22
    3150:	97120800 	ldrls	r0, [r2, -r0, lsl #16]
    3154:	03000003 	movweq	r0, #3
    3158:	019004a9 	orrseq	r0, r0, r9, lsr #9
    315c:	120a0000 	andne	r0, sl, #0
    3160:	000008fb 	strdeq	r0, [r0], -fp
    3164:	0b04aa03 	bleq	12d978 <__RW_SIZE__+0x12d3f8>
    3168:	0c000003 	stceq	0, cr0, [r0], {3}
    316c:	0003a112 	andeq	sl, r3, r2, lsl r1
    3170:	04ab0300 	strteq	r0, [fp], #768	; 0x300
    3174:	00000190 	muleq	r0, r0, r1
    3178:	5253110e 	subspl	r1, r3, #-2147483645	; 0x80000003
    317c:	04ac0300 	strteq	r0, [ip], #768	; 0x300
    3180:	0000030b 	andeq	r0, r0, fp, lsl #6
    3184:	03ab1210 			; <UNDEFINED> instruction: 0x03ab1210
    3188:	ad030000 	stcge	0, cr0, [r3, #-0]
    318c:	00019004 	andeq	r9, r1, r4
    3190:	45111200 	ldrmi	r1, [r1, #-512]	; 0xfffffe00
    3194:	03005247 	movweq	r5, #583	; 0x247
    3198:	030b04ae 	movweq	r0, #46254	; 0xb4ae
    319c:	12140000 	andsne	r0, r4, #0
    31a0:	000003b5 			; <UNDEFINED> instruction: 0x000003b5
    31a4:	9004af03 	andls	sl, r4, r3, lsl #30
    31a8:	16000001 	strne	r0, [r0], -r1
    31ac:	0009ad12 	andeq	sl, r9, r2, lsl sp
    31b0:	04b00300 	ldrteq	r0, [r0], #768	; 0x300
    31b4:	0000030b 	andeq	r0, r0, fp, lsl #6
    31b8:	03bf1218 			; <UNDEFINED> instruction: 0x03bf1218
    31bc:	b1030000 	mrslt	r0, (UNDEF: 3)
    31c0:	00019004 	andeq	r9, r1, r4
    31c4:	b3121a00 	tstlt	r2, #0, 20
    31c8:	03000009 	movweq	r0, #9
    31cc:	030b04b2 	movweq	r0, #46258	; 0xb4b2
    31d0:	121c0000 	andsne	r0, ip, #0
    31d4:	000003c9 	andeq	r0, r0, r9, asr #7
    31d8:	9004b303 	andls	fp, r4, r3, lsl #6
    31dc:	1e000001 	cdpne	0, 0, cr0, cr0, cr1, {0}
    31e0:	000a7112 	andeq	r7, sl, r2, lsl r1
    31e4:	04b40300 	ldrteq	r0, [r4], #768	; 0x300
    31e8:	0000030b 	andeq	r0, r0, fp, lsl #6
    31ec:	03521220 	cmpeq	r2, #32, 4
    31f0:	b5030000 	strlt	r0, [r3, #-0]
    31f4:	00019004 	andeq	r9, r1, r4
    31f8:	43112200 	tstmi	r1, #0, 4
    31fc:	0300544e 	movweq	r5, #1102	; 0x44e
    3200:	030b04b6 	movweq	r0, #46262	; 0xb4b6
    3204:	12240000 	eorne	r0, r4, #0
    3208:	00000bfe 	strdeq	r0, [r0], -lr
    320c:	9004b703 	andls	fp, r4, r3, lsl #14
    3210:	26000001 	strcs	r0, [r0], -r1
    3214:	43535011 	cmpmi	r3, #17
    3218:	04b80300 	ldrteq	r0, [r8], #768	; 0x300
    321c:	0000030b 	andeq	r0, r0, fp, lsl #6
    3220:	09ee1228 	stmibeq	lr!, {r3, r5, r9, ip}^
    3224:	b9030000 	stmdblt	r3, {}	; <UNPREDICTABLE>
    3228:	00019004 	andeq	r9, r1, r4
    322c:	41112a00 	tstmi	r1, r0, lsl #20
    3230:	03005252 	movweq	r5, #594	; 0x252
    3234:	030b04ba 	movweq	r0, #46266	; 0xb4ba
    3238:	122c0000 	eorne	r0, ip, #0
    323c:	000009f9 	strdeq	r0, [r0], -r9
    3240:	9004bb03 	andls	fp, r4, r3, lsl #22
    3244:	2e000001 	cdpcs	0, 0, cr0, cr0, cr1, {0}
    3248:	52435211 	subpl	r5, r3, #268435457	; 0x10000001
    324c:	04bc0300 	ldrteq	r0, [ip], #768	; 0x300
    3250:	0000030b 	andeq	r0, r0, fp, lsl #6
    3254:	0a041230 	beq	107b1c <__RW_SIZE__+0x10759c>
    3258:	bd030000 	stclt	0, cr0, [r3, #-0]
    325c:	00019004 	andeq	r9, r1, r4
    3260:	12123200 	andsne	r3, r2, #0, 4
    3264:	0300000d 	movweq	r0, #13
    3268:	030b04be 	movweq	r0, #46270	; 0xb4be
    326c:	12340000 	eorsne	r0, r4, #0
    3270:	00000a0f 	andeq	r0, r0, pc, lsl #20
    3274:	9004bf03 	andls	fp, r4, r3, lsl #30
    3278:	36000001 	strcc	r0, [r0], -r1
    327c:	00098212 	andeq	r8, r9, r2, lsl r2
    3280:	04c00300 	strbeq	r0, [r0], #768	; 0x300
    3284:	0000030b 	andeq	r0, r0, fp, lsl #6
    3288:	0a1a1238 	beq	687b70 <__RW_SIZE__+0x6875f0>
    328c:	c1030000 	mrsgt	r0, (UNDEF: 3)
    3290:	00019004 	andeq	r9, r1, r4
    3294:	17123a00 	ldrne	r3, [r2, -r0, lsl #20]
    3298:	0300000d 	movweq	r0, #13
    329c:	030b04c2 	movweq	r0, #46274	; 0xb4c2
    32a0:	123c0000 	eorsne	r0, ip, #0
    32a4:	00000a25 	andeq	r0, r0, r5, lsr #20
    32a8:	9004c303 	andls	ip, r4, r3, lsl #6
    32ac:	3e000001 	cdpcc	0, 0, cr0, cr0, cr1, {0}
    32b0:	000d1c12 	andeq	r1, sp, r2, lsl ip
    32b4:	04c40300 	strbeq	r0, [r4], #768	; 0x300
    32b8:	0000030b 	andeq	r0, r0, fp, lsl #6
    32bc:	0d211240 	sfmeq	f1, 4, [r1, #-256]!	; 0xffffff00
    32c0:	c5030000 	strgt	r0, [r3, #-0]
    32c4:	00019004 	andeq	r9, r1, r4
    32c8:	fa124200 	blx	493ad0 <__RW_SIZE__+0x493550>
    32cc:	0300000a 	movweq	r0, #10
    32d0:	030b04c6 	movweq	r0, #46278	; 0xb4c6
    32d4:	12440000 	subne	r0, r4, #0
    32d8:	00000a3d 	andeq	r0, r0, sp, lsr sl
    32dc:	9004c703 	andls	ip, r4, r3, lsl #14
    32e0:	46000001 	strmi	r0, [r0], -r1
    32e4:	52434411 	subpl	r4, r3, #285212672	; 0x11000000
    32e8:	04c80300 	strbeq	r0, [r8], #768	; 0x300
    32ec:	0000030b 	andeq	r0, r0, fp, lsl #6
    32f0:	0a481248 	beq	1207c18 <__RW_SIZE__+0x1207698>
    32f4:	c9030000 	stmdbgt	r3, {}	; <UNPREDICTABLE>
    32f8:	00019004 	andeq	r9, r1, r4
    32fc:	cd124a00 	vldrgt	s8, [r2, #-0]
    3300:	0300000c 	movweq	r0, #12
    3304:	030b04ca 	movweq	r0, #46282	; 0xb4ca
    3308:	124c0000 	subne	r0, ip, #0
    330c:	00000a53 	andeq	r0, r0, r3, asr sl
    3310:	9004cb03 	andls	ip, r4, r3, lsl #22
    3314:	4e000001 	cdpmi	0, 0, cr0, cr0, cr1, {0}
    3318:	094b0400 	stmdbeq	fp, {sl}^
    331c:	cc030000 	stcgt	0, cr0, [r3], {-0}
    3320:	00041804 	andeq	r1, r4, r4, lsl #16
    3324:	08010500 	stmdaeq	r1, {r8, sl}
    3328:	00000074 	andeq	r0, r0, r4, ror r0
    332c:	00060c13 	andeq	r0, r6, r3, lsl ip
    3330:	06130200 	ldreq	r0, [r3], -r0, lsl #4
    3334:	00065603 	andeq	r5, r6, r3, lsl #12
    3338:	04c71400 	strbeq	r1, [r7], #1024	; 0x400
    333c:	13020000 	movwne	r0, #8192	; 0x2000
    3340:	00016406 	andeq	r6, r1, r6, lsl #8
    3344:	55130000 	ldrpl	r0, [r3, #-0]
    3348:	02000005 	andeq	r0, r0, #5
    334c:	700305de 	ldrdvc	r0, [r3], -lr
    3350:	14000006 	strne	r0, [r0], #-6
    3354:	000004c7 	andeq	r0, r0, r7, asr #9
    3358:	6405de02 	strvs	sp, [r5], #-3586	; 0xfffff1fe
    335c:	00000001 	andeq	r0, r0, r1
    3360:	0005dc13 	andeq	sp, r5, r3, lsl ip
    3364:	05eb0200 	strbeq	r0, [fp, #512]!	; 0x200
    3368:	00068a03 	andeq	r8, r6, r3, lsl #20
    336c:	04c71400 	strbeq	r1, [r7], #1024	; 0x400
    3370:	eb020000 	bl	83378 <__RW_SIZE__+0x82df8>
    3374:	00016405 	andeq	r6, r1, r5, lsl #8
    3378:	16150000 	ldrne	r0, [r5], -r0
    337c:	0100000f 	tsteq	r0, pc
    3380:	003da011 	eorseq	sl, sp, r1, lsl r0
    3384:	00003e08 	andeq	r3, r0, r8, lsl #28
    3388:	169c0100 	ldrne	r0, [ip], r0, lsl #2
    338c:	00000f48 	andeq	r0, r0, r8, asr #30
    3390:	01d01d01 	bicseq	r1, r0, r1, lsl #26
    3394:	3de00000 	stclcc	0, cr0, [r0]
    3398:	00260800 	eoreq	r0, r6, r0, lsl #16
    339c:	9c010000 	stcls	0, cr0, [r1], {-0}
    33a0:	000006cf 	andeq	r0, r0, pc, asr #13
    33a4:	000eba17 	andeq	fp, lr, r7, lsl sl
    33a8:	d01f0100 	andsle	r0, pc, r0, lsl #2
    33ac:	0e000001 	cdpeq	0, 0, cr0, cr0, cr1, {0}
    33b0:	ff0a0073 			; <UNDEFINED> instruction: 0xff0a0073
    33b4:	ec091aff 	stc	10, cr1, [r9], {255}	; 0xff
    33b8:	ffec231e 			; <UNDEFINED> instruction: 0xffec231e
    33bc:	18009f4f 	stmdane	r0, {r0, r1, r2, r3, r6, r8, r9, sl, fp, ip, pc}
    33c0:	00000ef2 	strdeq	r0, [r0], -r2
    33c4:	3e084101 	adfcce	f4, f0, f1
    33c8:	00e40800 	rsceq	r0, r4, r0, lsl #16
    33cc:	9c010000 	stcls	0, cr0, [r1], {-0}
    33d0:	0000070c 	andeq	r0, r0, ip, lsl #14
    33d4:	000eba19 	andeq	fp, lr, r9, lsl sl
    33d8:	c9410100 	stmdbgt	r1, {r8}^
    33dc:	a9000001 	stmdbge	r0, {r0}
    33e0:	1a000007 	bne	3404 <__RW_SIZE__+0x2e84>
    33e4:	43010069 	movwmi	r0, #4201	; 0x1069
    33e8:	000001c9 	andeq	r0, r0, r9, asr #3
    33ec:	000007ca 	andeq	r0, r0, sl, asr #15
    33f0:	0100741b 	tsteq	r0, fp, lsl r4
    33f4:	0001d044 	andeq	sp, r1, r4, asr #32
    33f8:	00500100 	subseq	r0, r0, r0, lsl #2
    33fc:	000e9c18 	andeq	r9, lr, r8, lsl ip
    3400:	ec620100 	stfe	f0, [r2], #-0
    3404:	6208003e 	andvs	r0, r8, #62	; 0x3e
    3408:	01000000 	mrseq	r0, (UNDEF: 0)
    340c:	0007319c 	muleq	r7, ip, r1
    3410:	0eba1900 	cdpeq	9, 11, cr1, cr10, cr0, {0}
    3414:	62010000 	andvs	r0, r1, #0
    3418:	000001c9 	andeq	r0, r0, r9, asr #3
    341c:	000007e9 	andeq	r0, r0, r9, ror #15
    3420:	0edf1c00 	cdpeq	12, 13, cr1, cr15, cr0, {0}
    3424:	70010000 	andvc	r0, r1, r0
    3428:	000001c9 	andeq	r0, r0, r9, asr #3
    342c:	08003f50 	stmdaeq	r0, {r4, r6, r8, r9, sl, fp, ip, sp}
    3430:	00000020 	andeq	r0, r0, r0, lsr #32
    3434:	bf159c01 	svclt	0x00159c01
    3438:	0100000e 	tsteq	r0, lr
    343c:	003f707d 	eorseq	r7, pc, sp, ror r0	; <UNPREDICTABLE>
    3440:	00002208 	andeq	r2, r0, r8, lsl #4
    3444:	189c0100 	ldmne	ip, {r8}
    3448:	00000ea8 	andeq	r0, r0, r8, lsr #29
    344c:	3f948301 	svccc	0x00948301
    3450:	00180800 	andseq	r0, r8, r0, lsl #16
    3454:	9c010000 	stcls	0, cr0, [r1], {-0}
    3458:	0000077c 	andeq	r0, r0, ip, ror r7
    345c:	000eba19 	andeq	fp, lr, r9, lsl sl
    3460:	c9830100 	stmibgt	r3, {r8}
    3464:	0a000001 	beq	3470 <__RW_SIZE__+0x2ef0>
    3468:	00000008 	andeq	r0, r0, r8
    346c:	000ed115 	andeq	sp, lr, r5, lsl r1
    3470:	ac880100 	stfges	f0, [r8], {0}
    3474:	4c08003f 	stcmi	0, cr0, [r8], {63}	; 0x3f
    3478:	01000000 	mrseq	r0, (UNDEF: 0)
    347c:	0efd1d9c 	mrceq	13, 7, r1, cr13, cr12, {4}
    3480:	91010000 	mrsls	r0, (UNDEF: 1)
    3484:	08003ff8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp}
    3488:	00000058 	andeq	r0, r0, r8, asr r0
    348c:	07b29c01 	ldreq	r9, [r2, r1, lsl #24]!
    3490:	5c190000 	ldcpl	0, cr0, [r9], {-0}
    3494:	01000003 	tsteq	r0, r3
    3498:	00019b91 	muleq	r1, r1, fp
    349c:	00082b00 	andeq	r2, r8, r0, lsl #22
    34a0:	5c150000 	ldcpl	0, cr0, [r5], {-0}
    34a4:	0100000f 	tsteq	r0, pc
    34a8:	0040509b 	umaaleq	r5, r0, fp, r0
    34ac:	00002208 	andeq	r2, r0, r8, lsl #4
    34b0:	189c0100 	ldmne	ip, {r8}
    34b4:	00000f2b 	andeq	r0, r0, fp, lsr #30
    34b8:	4074a101 	rsbsmi	sl, r4, r1, lsl #2
    34bc:	00a80800 	adceq	r0, r8, r0, lsl #16
    34c0:	9c010000 	stcls	0, cr0, [r1], {-0}
    34c4:	00000843 	andeq	r0, r0, r3, asr #16
    34c8:	006e651e 	rsbeq	r6, lr, lr, lsl r5
    34cc:	01c9a101 	biceq	sl, r9, r1, lsl #2
    34d0:	084c0000 	stmdaeq	ip, {}^	; <UNPREDICTABLE>
    34d4:	ba190000 	blt	6434dc <__RW_SIZE__+0x642f5c>
    34d8:	0100000e 	tsteq	r0, lr
    34dc:	0001c9a1 	andeq	ip, r1, r1, lsr #19
    34e0:	00086d00 	andeq	r6, r8, r0, lsl #26
    34e4:	06701f00 	ldrbteq	r1, [r0], -r0, lsl #30
    34e8:	40780000 	rsbsmi	r0, r8, r0
    34ec:	00e80800 	rsceq	r0, r8, r0, lsl #16
    34f0:	b7010000 	strlt	r0, [r1, -r0]
    34f4:	00000812 	andeq	r0, r0, r2, lsl r8
    34f8:	00067d20 	andeq	r7, r6, r0, lsr #26
    34fc:	0008a700 	andeq	sl, r8, r0, lsl #14
    3500:	3c1f0000 	ldccc	0, cr0, [pc], {-0}
    3504:	de000006 	cdple	0, 0, cr0, cr0, cr6, {0}
    3508:	00080040 	andeq	r0, r8, r0, asr #32
    350c:	01000001 	tsteq	r0, r1
    3510:	00082cad 	andeq	r2, r8, sp, lsr #25
    3514:	06492100 	strbeq	r2, [r9], -r0, lsl #2
    3518:	001e0000 	andseq	r0, lr, r0
    351c:	00065622 	andeq	r5, r6, r2, lsr #12
    3520:	00410c00 	subeq	r0, r1, r0, lsl #24
    3524:	00000208 	andeq	r0, r0, r8, lsl #4
    3528:	21b00100 	lslscs	r0, r0, #2
    352c:	00000663 	andeq	r0, r0, r3, ror #12
    3530:	2300001e 	movwcs	r0, #30
    3534:	00000056 	andeq	r0, r0, r6, asr r0
    3538:	4f06ce02 	svcmi	0x0006ce02
    353c:	0e000008 	cdpeq	0, 0, cr0, cr0, cr8, {0}
    3540:	000001c9 	andeq	r0, r0, r9, asr #3
    3544:	0007de00 	andeq	sp, r7, r0, lsl #28
    3548:	0f000400 	svceq	0x00000400
    354c:	0400000d 	streq	r0, [r0], #-13
    3550:	0000ef01 	andeq	lr, r0, r1, lsl #30
    3554:	0fa00100 	svceq	0x00a00100
    3558:	00920000 	addseq	r0, r2, r0
    355c:	41200000 	teqmi	r0, r0
    3560:	020a0800 	andeq	r0, sl, #0, 16
    3564:	0a3f0000 	beq	fc356c <__RW_SIZE__+0xfc2fec>
    3568:	c7020000 	strgt	r0, [r2, -r0]
    356c:	01000004 	tsteq	r0, r4
    3570:	0164a803 	cmneq	r4, r3, lsl #16
    3574:	d2030000 	andle	r0, r3, #0
    3578:	72000006 	andvc	r0, r0, #6
    357c:	0004f703 	andeq	pc, r4, r3, lsl #14
    3580:	57037400 	strpl	r7, [r3, -r0, lsl #8]
    3584:	75000006 	strvc	r0, [r0, #-6]
    3588:	00076003 	andeq	r6, r7, r3
    358c:	7d037600 	stcvc	6, cr7, [r3, #-0]
    3590:	7b000007 	blvc	35b4 <__RW_SIZE__+0x3034>
    3594:	00074e03 	andeq	r4, r7, r3, lsl #28
    3598:	e2037c00 	and	r7, r3, #0, 24
    359c:	7e000004 	cdpvc	0, 0, cr0, cr0, cr4, {0}
    35a0:	00072c03 	andeq	r2, r7, r3, lsl #24
    35a4:	4d037f00 	stcmi	15, cr7, [r3, #-0]
    35a8:	00000006 	andeq	r0, r0, r6
    35ac:	00067003 	andeq	r7, r6, r3
    35b0:	d8030100 	stmdale	r3, {r8}
    35b4:	02000007 	andeq	r0, r0, #7
    35b8:	0006b003 	andeq	fp, r6, r3
    35bc:	a7030300 	strge	r0, [r3, -r0, lsl #6]
    35c0:	04000004 	streq	r0, [r0], #-4
    35c4:	0004ee03 	andeq	lr, r4, r3, lsl #28
    35c8:	b2030500 	andlt	r0, r3, #0, 10
    35cc:	06000004 	streq	r0, [r0], -r4
    35d0:	0006f803 	andeq	pc, r6, r3, lsl #16
    35d4:	d1030700 	tstle	r3, r0, lsl #14
    35d8:	08000005 	stmdaeq	r0, {r0, r2}
    35dc:	0007b003 	andeq	fp, r7, r3
    35e0:	65030900 	strvs	r0, [r3, #-2304]	; 0xfffff700
    35e4:	0a000006 	beq	3604 <__RW_SIZE__+0x3084>
    35e8:	00062b03 	andeq	r2, r6, r3, lsl #22
    35ec:	94030b00 	strls	r0, [r3], #-2816	; 0xfffff500
    35f0:	0c000004 	stceq	0, cr0, [r0], {4}
    35f4:	00067e03 	andeq	r7, r6, r3, lsl #28
    35f8:	42030d00 	andmi	r0, r3, #0, 26
    35fc:	0e000005 	cdpeq	0, 0, cr0, cr0, cr5, {0}
    3600:	00079d03 	andeq	r9, r7, r3, lsl #26
    3604:	f9030f00 			; <UNDEFINED> instruction: 0xf9030f00
    3608:	10000005 	andne	r0, r0, r5
    360c:	00046a03 	andeq	r6, r4, r3, lsl #20
    3610:	c0031100 	andgt	r1, r3, r0, lsl #2
    3614:	12000007 	andne	r0, r0, #7
    3618:	00059703 	andeq	r9, r5, r3, lsl #14
    361c:	33031300 	movwcc	r1, #13056	; 0x3300
    3620:	14000004 	strne	r0, [r0], #-4
    3624:	00058903 	andeq	r8, r5, r3, lsl #18
    3628:	5c031500 	cfstr32pl	mvfx1, [r3], {-0}
    362c:	16000004 	strne	r0, [r0], -r4
    3630:	00077003 	andeq	r7, r7, r3
    3634:	21031700 	tstcs	r3, r0, lsl #14
    3638:	18000005 	stmdane	r0, {r0, r2}
    363c:	00069e03 	andeq	r9, r6, r3, lsl #28
    3640:	0d031900 	stceq	9, cr1, [r3, #-0]
    3644:	1a000007 	bne	3668 <__RW_SIZE__+0x30e8>
    3648:	0006e603 	andeq	lr, r6, r3, lsl #12
    364c:	3f031b00 	svccc	0x00031b00
    3650:	1c000007 	stcne	0, cr0, [r0], {7}
    3654:	00062103 	andeq	r2, r6, r3, lsl #2
    3658:	8a031d00 	bhi	caa60 <__RW_SIZE__+0xca4e0>
    365c:	1e000004 	cdpne	0, 0, cr0, cr0, cr4, {0}
    3660:	00069103 	andeq	r9, r6, r3, lsl #2
    3664:	1f031f00 	svcne	0x00031f00
    3668:	20000007 	andcs	r0, r0, r7
    366c:	0005ec03 	andeq	lr, r5, r3, lsl #24
    3670:	7d032100 	stfvcs	f2, [r3, #-0]
    3674:	22000004 	andcs	r0, r0, #4
    3678:	00053803 	andeq	r3, r5, r3, lsl #16
    367c:	8e032300 	cdphi	3, 0, cr2, cr3, cr0, {0}
    3680:	24000007 	strcs	r0, [r0], #-7
    3684:	0006c603 	andeq	ip, r6, r3, lsl #12
    3688:	b5032500 	strlt	r2, [r3, #-1280]	; 0xfffffb00
    368c:	26000005 	strcs	r0, [r0], -r5
    3690:	0007cc03 	andeq	ip, r7, r3, lsl #24
    3694:	bd032700 	stclt	7, cr2, [r3, #-0]
    3698:	28000004 	stmdacs	r0, {r2}
    369c:	0007e403 	andeq	lr, r7, r3, lsl #8
    36a0:	3e032900 	cdpcc	9, 0, cr2, cr3, cr0, {0}
    36a4:	2a000006 	bcs	36c4 <__RW_SIZE__+0x3144>
    36a8:	05ab0400 	streq	r0, [fp, #1024]!	; 0x400
    36ac:	d9030000 	stmdble	r3, {}	; <UNPREDICTABLE>
    36b0:	00002501 	andeq	r2, r0, r1, lsl #10
    36b4:	06010500 	streq	r0, [r1], -r0, lsl #10
    36b8:	0000006d 	andeq	r0, r0, sp, rrx
    36bc:	00027306 	andeq	r7, r2, r6, lsl #6
    36c0:	822a0400 	eorhi	r0, sl, #0, 8
    36c4:	05000001 	streq	r0, [r0, #-1]
    36c8:	006b0801 	rsbeq	r0, fp, r1, lsl #16
    36cc:	02050000 	andeq	r0, r5, #0
    36d0:	00019905 	andeq	r9, r1, r5, lsl #18
    36d4:	02d00600 	sbcseq	r0, r0, #0, 12
    36d8:	36040000 	strcc	r0, [r4], -r0
    36dc:	0000019b 	muleq	r0, fp, r1
    36e0:	43070205 	movwmi	r0, #29189	; 0x7205
    36e4:	05000000 	streq	r0, [r0, #-0]
    36e8:	00050504 	andeq	r0, r5, r4, lsl #10
    36ec:	af060000 	svcge	0x00060000
    36f0:	04000001 	streq	r0, [r0], #-1
    36f4:	0001b450 	andeq	fp, r1, r0, asr r4
    36f8:	07040500 	streq	r0, [r4, -r0, lsl #10]
    36fc:	000000dd 	ldrdeq	r0, [r0], -sp
    3700:	00050805 	andeq	r0, r5, r5, lsl #16
    3704:	05000000 	streq	r0, [r0, #-0]
    3708:	00d80708 	sbcseq	r0, r8, r8, lsl #14
    370c:	04070000 	streq	r0, [r7], #-0
    3710:	746e6905 	strbtvc	r6, [lr], #-2309	; 0xfffff6fb
    3714:	07040500 	streq	r0, [r4, -r0, lsl #10]
    3718:	000000e2 	andeq	r0, r0, r2, ror #1
    371c:	020e0408 	andeq	r0, lr, #8, 8	; 0x8000000
    3720:	00028584 	andeq	r8, r2, r4, lsl #11
    3724:	051c0900 	ldreq	r0, [ip, #-2304]	; 0xfffff700
    3728:	86020000 	strhi	r0, [r2], -r0
    372c:	0000029c 	muleq	r0, ip, r2
    3730:	03870900 	orreq	r0, r7, #0, 18
    3734:	87020000 	strhi	r0, [r2, -r0]
    3738:	000002a1 	andeq	r0, r0, r1, lsr #5
    373c:	07890920 	streq	r0, [r9, r0, lsr #18]
    3740:	88020000 	stmdahi	r2, {}	; <UNPREDICTABLE>
    3744:	000002b1 			; <UNDEFINED> instruction: 0x000002b1
    3748:	052f0980 	streq	r0, [pc, #-2432]!	; 2dd0 <__RW_SIZE__+0x2850>
    374c:	89020000 	stmdbhi	r2, {}	; <UNPREDICTABLE>
    3750:	000002a1 	andeq	r0, r0, r1, lsr #5
    3754:	07bb0aa0 	ldreq	r0, [fp, r0, lsr #21]!
    3758:	8a020000 	bhi	83760 <__RW_SIZE__+0x831e0>
    375c:	000002b6 			; <UNDEFINED> instruction: 0x000002b6
    3760:	970a0100 	strls	r0, [sl, -r0, lsl #2]
    3764:	02000003 	andeq	r0, r0, #3
    3768:	0002a18b 	andeq	sl, r2, fp, lsl #3
    376c:	0a012000 	beq	4b774 <__RW_SIZE__+0x4b1f4>
    3770:	00000679 	andeq	r0, r0, r9, ror r6
    3774:	02bb8c02 	adcseq	r8, fp, #512	; 0x200
    3778:	01800000 	orreq	r0, r0, r0
    377c:	0003a10a 	andeq	sl, r3, sl, lsl #2
    3780:	a18d0200 	orrge	r0, sp, r0, lsl #4
    3784:	a0000002 	andge	r0, r0, r2
    3788:	07980a01 	ldreq	r0, [r8, r1, lsl #20]
    378c:	8e020000 	cdphi	0, 0, cr0, cr2, cr0, {0}
    3790:	000002c0 	andeq	r0, r0, r0, asr #5
    3794:	ab0a0200 	blge	283f9c <__RW_SIZE__+0x283a1c>
    3798:	02000003 	andeq	r0, r0, #3
    379c:	0002c58f 	andeq	ip, r2, pc, lsl #11
    37a0:	0b022000 	bleq	8b7a8 <__RW_SIZE__+0x8b228>
    37a4:	02005049 	andeq	r5, r0, #73	; 0x49
    37a8:	0002e590 	muleq	r2, r0, r5
    37ac:	0a030000 	beq	c37b4 <__RW_SIZE__+0xc3234>
    37b0:	000003b5 			; <UNDEFINED> instruction: 0x000003b5
    37b4:	02ea9102 	rsceq	r9, sl, #-2147483648	; 0x80000000
    37b8:	03f00000 	mvnseq	r0, #0
    37bc:	0006ab0a 	andeq	sl, r6, sl, lsl #22
    37c0:	fb920200 	blx	fe483fca <MSP_BASE+0xde47efca>
    37c4:	00000002 	andeq	r0, r0, r2
    37c8:	a90c000e 	stmdbge	ip, {r1, r2, r3}
    37cc:	95000001 	strls	r0, [r0, #-1]
    37d0:	0d000002 	stceq	0, cr0, [r0, #-8]
    37d4:	00000295 	muleq	r0, r5, r2
    37d8:	04050007 	streq	r0, [r5], #-7
    37dc:	00018507 	andeq	r8, r1, r7, lsl #10
    37e0:	02850e00 	addeq	r0, r5, #0, 28
    37e4:	a90c0000 	stmdbge	ip, {}	; <UNPREDICTABLE>
    37e8:	b1000001 	tstlt	r0, r1
    37ec:	0d000002 	stceq	0, cr0, [r0, #-8]
    37f0:	00000295 	muleq	r0, r5, r2
    37f4:	850e0017 	strhi	r0, [lr, #-23]	; 0xffffffe9
    37f8:	0e000002 	cdpeq	0, 0, cr0, cr0, cr2, {0}
    37fc:	00000285 	andeq	r0, r0, r5, lsl #5
    3800:	0002850e 	andeq	r8, r2, lr, lsl #10
    3804:	02850e00 	addeq	r0, r5, #0, 28
    3808:	a90c0000 	stmdbge	ip, {}	; <UNPREDICTABLE>
    380c:	d5000001 	strle	r0, [r0, #-1]
    3810:	0d000002 	stceq	0, cr0, [r0, #-8]
    3814:	00000295 	muleq	r0, r5, r2
    3818:	770c0037 	smladxvc	ip, r7, r0, r0
    381c:	e5000001 	str	r0, [r0, #-1]
    3820:	0d000002 	stceq	0, cr0, [r0, #-8]
    3824:	00000295 	muleq	r0, r5, r2
    3828:	d50e00ef 	strle	r0, [lr, #-239]	; 0xffffff11
    382c:	0c000002 	stceq	0, cr0, [r0], {2}
    3830:	000001a9 	andeq	r0, r0, r9, lsr #3
    3834:	000002fb 	strdeq	r0, [r0], -fp
    3838:	0002950f 	andeq	r9, r2, pc, lsl #10
    383c:	00028300 	andeq	r8, r2, r0, lsl #6
    3840:	0001a90e 	andeq	sl, r1, lr, lsl #18
    3844:	07030600 	streq	r0, [r3, -r0, lsl #12]
    3848:	93020000 	movwls	r0, #8192	; 0x2000
    384c:	000001d7 	ldrdeq	r0, [r0], -r7
    3850:	0001900e 	andeq	r9, r1, lr
    3854:	031c1000 	tsteq	ip, #0
    3858:	037503e9 	cmneq	r5, #-1543503869	; 0xa4000003
    385c:	43110000 	tstmi	r1, #0
    3860:	03004c52 	movweq	r4, #3154	; 0xc52
    3864:	02fb03eb 	rscseq	r0, fp, #-1409286141	; 0xac000003
    3868:	11000000 	mrsne	r0, (UNDEF: 0)
    386c:	00485243 	subeq	r5, r8, r3, asr #4
    3870:	fb03ec03 	blx	fe886 <__RW_SIZE__+0xfe306>
    3874:	04000002 	streq	r0, [r0], #-2
    3878:	52444911 	subpl	r4, r4, #278528	; 0x44000
    387c:	03ed0300 	mvneq	r0, #0, 6
    3880:	000002fb 	strdeq	r0, [r0], -fp
    3884:	444f1108 	strbmi	r1, [pc], #-264	; 388c <__RW_SIZE__+0x330c>
    3888:	ee030052 	mcr	0, 0, r0, cr3, cr2, {2}
    388c:	0002fb03 	andeq	pc, r2, r3, lsl #22
    3890:	61120c00 	tstvs	r2, r0, lsl #24
    3894:	03000003 	movweq	r0, #3
    3898:	02fb03ef 	rscseq	r0, fp, #-1140850685	; 0xbc000003
    389c:	11100000 	tstne	r0, r0
    38a0:	00525242 	subseq	r5, r2, r2, asr #4
    38a4:	fb03f003 	blx	ff8ba <__RW_SIZE__+0xff33a>
    38a8:	14000002 	strne	r0, [r0], #-2
    38ac:	00041b12 	andeq	r1, r4, r2, lsl fp
    38b0:	03f10300 	mvnseq	r0, #0, 6
    38b4:	000002fb 	strdeq	r0, [r0], -fp
    38b8:	20040018 	andcs	r0, r4, r8, lsl r0
    38bc:	03000004 	movweq	r0, #4
    38c0:	031003f2 	tsteq	r0, #-939524093	; 0xc8000003
    38c4:	28100000 	ldmdacs	r0, {}	; <UNPREDICTABLE>
    38c8:	0c043403 	cfstrseq	mvf3, [r4], {3}
    38cc:	11000004 	tstne	r0, r4
    38d0:	03005243 	movweq	r5, #579	; 0x243
    38d4:	02fb0436 	rscseq	r0, fp, #905969664	; 0x36000000
    38d8:	12000000 	andne	r0, r0, #0
    38dc:	00000013 	andeq	r0, r0, r3, lsl r0
    38e0:	fb043703 	blx	1114f6 <__RW_SIZE__+0x110f76>
    38e4:	04000002 	streq	r0, [r0], #-2
    38e8:	52494311 	subpl	r4, r9, #1140850688	; 0x44000000
    38ec:	04380300 	ldrteq	r0, [r8], #-768	; 0xfffffd00
    38f0:	000002fb 	strdeq	r0, [r0], -fp
    38f4:	00cf1208 	sbceq	r1, pc, r8, lsl #4
    38f8:	39030000 	stmdbcc	r3, {}	; <UNPREDICTABLE>
    38fc:	0002fb04 	andeq	pc, r2, r4, lsl #22
    3900:	3a120c00 	bcc	486908 <__RW_SIZE__+0x486388>
    3904:	03000000 	movweq	r0, #0
    3908:	02fb043a 	rscseq	r0, fp, #973078528	; 0x3a000000
    390c:	12100000 	andsne	r0, r0, #0
    3910:	00000026 	andeq	r0, r0, r6, lsr #32
    3914:	fb043b03 	blx	11252a <__RW_SIZE__+0x111faa>
    3918:	14000002 	strne	r0, [r0], #-2
    391c:	00008212 	andeq	r8, r0, r2, lsl r2
    3920:	043c0300 	ldrteq	r0, [ip], #-768	; 0xfffffd00
    3924:	000002fb 	strdeq	r0, [r0], -fp
    3928:	008a1218 	addeq	r1, sl, r8, lsl r2
    392c:	3d030000 	stccc	0, cr0, [r3, #-0]
    3930:	0002fb04 	andeq	pc, r2, r4, lsl #22
    3934:	0e121c00 	cdpeq	12, 1, cr1, cr2, cr0, {0}
    3938:	03000000 	movweq	r0, #0
    393c:	02fb043e 	rscseq	r0, fp, #1040187392	; 0x3e000000
    3940:	11200000 	teqne	r0, r0
    3944:	00525343 	subseq	r5, r2, r3, asr #6
    3948:	fb043f03 	blx	11355e <__RW_SIZE__+0x112fde>
    394c:	24000002 	strcs	r0, [r0], #-2
    3950:	01a30400 			; <UNDEFINED> instruction: 0x01a30400
    3954:	4a030000 	bmi	c395c <__RW_SIZE__+0xc33dc>
    3958:	00038104 	andeq	r8, r3, r4, lsl #2
    395c:	031c1000 	tsteq	ip, #0
    3960:	04d604d2 	ldrbeq	r0, [r6], #1234	; 0x4d2
    3964:	53110000 	tstpl	r1, #0
    3968:	d4030052 	strle	r0, [r3], #-82	; 0xffffffae
    396c:	00030b04 	andeq	r0, r3, r4, lsl #22
    3970:	87120000 	ldrhi	r0, [r2, -r0]
    3974:	03000003 	movweq	r0, #3
    3978:	019004d5 			; <UNDEFINED> instruction: 0x019004d5
    397c:	11020000 	mrsne	r0, (UNDEF: 2)
    3980:	03005244 	movweq	r5, #580	; 0x244
    3984:	030b04d6 	movweq	r0, #46294	; 0xb4d6
    3988:	12040000 	andne	r0, r4, #0
    398c:	00000341 	andeq	r0, r0, r1, asr #6
    3990:	9004d703 	andls	sp, r4, r3, lsl #14
    3994:	06000001 	streq	r0, [r0], -r1
    3998:	52524211 	subspl	r4, r2, #268435457	; 0x10000001
    399c:	04d80300 	ldrbeq	r0, [r8], #768	; 0x300
    39a0:	0000030b 	andeq	r0, r0, fp, lsl #6
    39a4:	03971208 	orrseq	r1, r7, #8, 4	; 0x80000000
    39a8:	d9030000 	stmdble	r3, {}	; <UNPREDICTABLE>
    39ac:	00019004 	andeq	r9, r1, r4
    39b0:	43110a00 	tstmi	r1, #0, 20
    39b4:	03003152 	movweq	r3, #338	; 0x152
    39b8:	030b04da 	movweq	r0, #46298	; 0xb4da
    39bc:	120c0000 	andne	r0, ip, #0
    39c0:	000003a1 	andeq	r0, r0, r1, lsr #7
    39c4:	9004db03 	andls	sp, r4, r3, lsl #22
    39c8:	0e000001 	cdpeq	0, 0, cr0, cr0, cr1, {0}
    39cc:	32524311 	subscc	r4, r2, #1140850688	; 0x44000000
    39d0:	04dc0300 	ldrbeq	r0, [ip], #768	; 0x300
    39d4:	0000030b 	andeq	r0, r0, fp, lsl #6
    39d8:	03ab1210 			; <UNDEFINED> instruction: 0x03ab1210
    39dc:	dd030000 	stcle	0, cr0, [r3, #-0]
    39e0:	00019004 	andeq	r9, r1, r4
    39e4:	43111200 	tstmi	r1, #0, 4
    39e8:	03003352 	movweq	r3, #850	; 0x352
    39ec:	030b04de 	movweq	r0, #46302	; 0xb4de
    39f0:	12140000 	andsne	r0, r4, #0
    39f4:	000003b5 			; <UNDEFINED> instruction: 0x000003b5
    39f8:	9004df03 	andls	sp, r4, r3, lsl #30
    39fc:	16000001 	strne	r0, [r0], -r1
    3a00:	0009c912 	andeq	ip, r9, r2, lsl r9
    3a04:	04e00300 	strbteq	r0, [r0], #768	; 0x300
    3a08:	0000030b 	andeq	r0, r0, fp, lsl #6
    3a0c:	03bf1218 			; <UNDEFINED> instruction: 0x03bf1218
    3a10:	e1030000 	mrs	r0, (UNDEF: 3)
    3a14:	00019004 	andeq	r9, r1, r4
    3a18:	04001a00 	streq	r1, [r0], #-2560	; 0xfffff600
    3a1c:	00000b38 	andeq	r0, r0, r8, lsr fp
    3a20:	1804e203 	stmdane	r4, {r0, r1, r9, sp, lr, pc}
    3a24:	13000004 	movwne	r0, #4
    3a28:	ea041404 	b	108a40 <__RW_SIZE__+0x1084c0>
    3a2c:	05000004 	streq	r0, [r0, #-4]
    3a30:	00740801 	rsbseq	r0, r4, r1, lsl #16
    3a34:	04140000 	ldreq	r0, [r4], #-0
    3a38:	000004f7 	strdeq	r0, [r0], -r7
    3a3c:	0004ea15 	andeq	lr, r4, r5, lsl sl
    3a40:	0ff50600 	svceq	0x00f50600
    3a44:	28050000 	stmdacs	r5, {}	; <UNPREDICTABLE>
    3a48:	00000507 	andeq	r0, r0, r7, lsl #10
    3a4c:	000f9616 	andeq	r9, pc, r6, lsl r6	; <UNPREDICTABLE>
    3a50:	00070400 	andeq	r0, r7, r0, lsl #8
    3a54:	0000051e 	andeq	r0, r0, lr, lsl r5
    3a58:	00100417 	andseq	r0, r0, r7, lsl r4
    3a5c:	0004e200 	andeq	lr, r4, r0, lsl #4
    3a60:	06000000 	streq	r0, [r0], -r0
    3a64:	00000f98 	muleq	r0, r8, pc	; <UNPREDICTABLE>
    3a68:	04fc6205 	ldrbteq	r6, [ip], #517	; 0x205
    3a6c:	d2180000 	andsle	r0, r8, #0
    3a70:	0100000f 	tsteq	r0, pc
    3a74:	0540012b 	strbeq	r0, [r0, #-299]	; 0xfffffed5
    3a78:	70190000 	andsvc	r0, r9, r0
    3a7c:	2b010074 	blcs	43c54 <__RW_SIZE__+0x436d4>
    3a80:	000004e4 	andeq	r0, r0, r4, ror #9
    3a84:	0f6a1a00 	svceq	0x006a1a00
    3a88:	3e010000 	cdpcc	0, 0, cr0, cr1, cr0, {0}
    3a8c:	000004ea 	andeq	r0, r0, sl, ror #9
    3a90:	060c1b01 	streq	r1, [ip], -r1, lsl #22
    3a94:	13020000 	movwne	r0, #8192	; 0x2000
    3a98:	05660306 	strbeq	r0, [r6, #-774]!	; 0xfffffcfa
    3a9c:	c71c0000 	ldrgt	r0, [ip, -r0]
    3aa0:	02000004 	andeq	r0, r0, #4
    3aa4:	01640613 	cmneq	r4, r3, lsl r6
    3aa8:	1b000000 	blne	3ab0 <__RW_SIZE__+0x3530>
    3aac:	00000555 	andeq	r0, r0, r5, asr r5
    3ab0:	0305de02 	movweq	sp, #24066	; 0x5e02
    3ab4:	00000580 	andeq	r0, r0, r0, lsl #11
    3ab8:	0004c71c 	andeq	ip, r4, ip, lsl r7
    3abc:	05de0200 	ldrbeq	r0, [lr, #512]	; 0x200
    3ac0:	00000164 	andeq	r0, r0, r4, ror #2
    3ac4:	05dc1b00 	ldrbeq	r1, [ip, #2816]	; 0xb00
    3ac8:	eb020000 	bl	83ad0 <__RW_SIZE__+0x83550>
    3acc:	059a0305 	ldreq	r0, [sl, #773]	; 0x305
    3ad0:	c71c0000 	ldrgt	r0, [ip, -r0]
    3ad4:	02000004 	andeq	r0, r0, #4
    3ad8:	016405eb 	smultteq	r4, fp, r5
    3adc:	1d000000 	stcne	0, cr0, [r0, #-0]
    3ae0:	00000859 	andeq	r0, r0, r9, asr r8
    3ae4:	41200801 	teqmi	r0, r1, lsl #16
    3ae8:	00b80800 	adcseq	r0, r8, r0, lsl #16
    3aec:	9c010000 	stcls	0, cr0, [r1], {-0}
    3af0:	000005ec 	andeq	r0, r0, ip, ror #11
    3af4:	000fcd1e 	andeq	ip, pc, lr, lsl sp	; <UNPREDICTABLE>
    3af8:	c9080100 	stmdbgt	r8, {r8}
    3afc:	bb000001 	bllt	3b08 <__RW_SIZE__+0x3588>
    3b00:	1f000008 	svcne	0x00000008
    3b04:	00766964 	rsbseq	r6, r6, r4, ror #18
    3b08:	05ec0a01 	strbeq	r0, [ip, #2561]!	; 0xa01
    3b0c:	08dc0000 	ldmeq	ip, {}^	; <UNPREDICTABLE>
    3b10:	e9200000 	stmdb	r0!, {}	; <UNPREDICTABLE>
    3b14:	0100000f 	tsteq	r0, pc
    3b18:	0001d00b 	andeq	sp, r1, fp
    3b1c:	0008f400 	andeq	pc, r8, r0, lsl #8
    3b20:	0fe42000 	svceq	0x00e42000
    3b24:	0c010000 	stceq	0, cr0, [r1], {-0}
    3b28:	000001d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    3b2c:	0000092f 	andeq	r0, r0, pc, lsr #18
    3b30:	04080500 	streq	r0, [r8], #-1280	; 0xfffffb00
    3b34:	00000fa7 	andeq	r0, r0, r7, lsr #31
    3b38:	000fae18 	andeq	sl, pc, r8, lsl lr	; <UNPREDICTABLE>
    3b3c:	011f0100 	tsteq	pc, r0, lsl #2
    3b40:	0000060b 	andeq	r0, r0, fp, lsl #12
    3b44:	00037c21 	andeq	r7, r3, r1, lsr #24
    3b48:	ea1f0100 	b	7c3f50 <__RW_SIZE__+0x7c39d0>
    3b4c:	00000004 	andeq	r0, r0, r4
    3b50:	0005f322 	andeq	pc, r5, r2, lsr #6
    3b54:	0041d800 	subeq	sp, r1, r0, lsl #16
    3b58:	00003a08 	andeq	r3, r0, r8, lsl #20
    3b5c:	269c0100 	ldrcs	r0, [ip], r0, lsl #2
    3b60:	23000006 	movwcs	r0, #6
    3b64:	000005ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    3b68:	22005001 	andcs	r5, r0, #1
    3b6c:	00000529 	andeq	r0, r0, r9, lsr #10
    3b70:	08004214 	stmdaeq	r0, {r2, r4, r9, lr}
    3b74:	00000042 	andeq	r0, r0, r2, asr #32
    3b78:	065c9c01 	ldrbeq	r9, [ip], -r1, lsl #24
    3b7c:	35240000 	strcc	r0, [r4, #-0]!
    3b80:	51000005 	tstpl	r0, r5
    3b84:	25000009 	strcs	r0, [r0, #-9]
    3b88:	000005f3 	strdeq	r0, [r0], -r3
    3b8c:	0800421a 	stmdaeq	r0, {r1, r3, r4, r9, lr}
    3b90:	00000128 	andeq	r0, r0, r8, lsr #2
    3b94:	ff242f01 			; <UNDEFINED> instruction: 0xff242f01
    3b98:	89000005 	stmdbhi	r0, {r0, r2}
    3b9c:	00000009 	andeq	r0, r0, r9
    3ba0:	089f2600 	ldmeq	pc, {r9, sl, sp}	; <UNPREDICTABLE>
    3ba4:	33010000 	movwcc	r0, #4096	; 0x1000
    3ba8:	08004258 	stmdaeq	r0, {r3, r4, r6, r9, lr}
    3bac:	00000060 	andeq	r0, r0, r0, rrx
    3bb0:	06f29c01 	ldrbteq	r9, [r2], r1, lsl #24
    3bb4:	66270000 	strtvs	r0, [r7], -r0
    3bb8:	0100746d 	tsteq	r0, sp, ror #8
    3bbc:	0004e433 	andeq	lr, r4, r3, lsr r4
    3bc0:	70910200 	addsvc	r0, r1, r0, lsl #4
    3bc4:	70612928 	rsbvc	r2, r1, r8, lsr #18
    3bc8:	1e350100 	rsfnes	f0, f5, f0
    3bcc:	03000005 	movweq	r0, #5
    3bd0:	2a7ddc91 	bcs	1f7ae1c <__RW_SIZE__+0x1f7a89c>
    3bd4:	00000fee 	andeq	r0, r0, lr, ror #31
    3bd8:	06f23601 	ldrbteq	r3, [r2], r1, lsl #12
    3bdc:	91030000 	mrsls	r0, (UNDEF: 3)
    3be0:	292b7de0 	stmdbcs	fp!, {r5, r6, r7, r8, sl, fp, ip, sp, lr}
    3be4:	6e000005 	cdpvs	0, 0, cr0, cr0, cr5, {0}
    3be8:	40080042 	andmi	r0, r8, r2, asr #32
    3bec:	01000001 	tsteq	r0, r1
    3bf0:	0006d33a 	andeq	sp, r6, sl, lsr r3
    3bf4:	05352400 	ldreq	r2, [r5, #-1024]!	; 0xfffffc00
    3bf8:	09a70000 	stmibeq	r7!, {}	; <UNPREDICTABLE>
    3bfc:	f3250000 	vhadd.u32	d0, d5, d0
    3c00:	74000005 	strvc	r0, [r0], #-5
    3c04:	58080042 	stmdapl	r8, {r1, r6}
    3c08:	01000001 	tsteq	r0, r1
    3c0c:	05ff242f 	ldrbeq	r2, [pc, #1071]!	; 4043 <__RW_SIZE__+0x3ac3>
    3c10:	09ed0000 	stmibeq	sp!, {}^	; <UNPREDICTABLE>
    3c14:	00000000 	andeq	r0, r0, r0
    3c18:	00426e2c 	subeq	r6, r2, ip, lsr #28
    3c1c:	0007c608 	andeq	ip, r7, r8, lsl #12
    3c20:	52012d00 	andpl	r2, r1, #0, 26
    3c24:	2d549102 	ldfcsp	f1, [r4, #-8]
    3c28:	91035101 	tstls	r3, r1, lsl #2
    3c2c:	012d0650 	teqeq	sp, r0, asr r6
    3c30:	c0910350 	addsgt	r0, r1, r0, asr r3
    3c34:	0c00007d 	stceq	0, cr0, [r0], {125}	; 0x7d
    3c38:	000004ea 	andeq	r0, r0, sl, ror #9
    3c3c:	00000702 	andeq	r0, r0, r2, lsl #14
    3c40:	0002950d 	andeq	r9, r2, sp, lsl #10
    3c44:	2e00ff00 	cdpcs	15, 0, cr15, cr0, cr0, {0}
    3c48:	00000540 	andeq	r0, r0, r0, asr #10
    3c4c:	080042b8 	stmdaeq	r0, {r3, r4, r5, r7, r9, lr}
    3c50:	00000016 	andeq	r0, r0, r6, lsl r0
    3c54:	be2f9c01 	cdplt	12, 2, cr9, cr15, cr1, {0}
    3c58:	0100000f 	tsteq	r0, pc
    3c5c:	0004ea4b 	andeq	lr, r4, fp, asr #20
    3c60:	0042d000 	subeq	sp, r2, r0
    3c64:	00001808 	andeq	r1, r0, r8, lsl #16
    3c68:	449c0100 	ldrmi	r0, [ip], #256	; 0x100
    3c6c:	30000007 	andcc	r0, r0, r7
    3c70:	01007872 	tsteq	r0, r2, ror r8
    3c74:	0004ea4d 	andeq	lr, r4, sp, asr #20
    3c78:	05403100 	strbeq	r3, [r0, #-256]	; 0xffffff00
    3c7c:	42d00000 	sbcsmi	r0, r0, #0
    3c80:	00120800 	andseq	r0, r2, r0, lsl #16
    3c84:	4f010000 	svcmi	0x00010000
    3c88:	0f7c2600 	svceq	0x007c2600
    3c8c:	54010000 	strpl	r0, [r1], #-0
    3c90:	080042e8 	stmdaeq	r0, {r3, r5, r6, r7, r9, lr}
    3c94:	00000042 	andeq	r0, r0, r2, asr #32
    3c98:	07b59c01 	ldreq	r9, [r5, r1, lsl #24]!
    3c9c:	65320000 	ldrvs	r0, [r2, #-0]!
    3ca0:	5401006e 	strpl	r0, [r1], #-110	; 0xffffff92
    3ca4:	000001c9 	andeq	r0, r0, r9, asr #3
    3ca8:	00000a0b 	andeq	r0, r0, fp, lsl #20
    3cac:	0005802b 	andeq	r8, r5, fp, lsr #32
    3cb0:	0042f400 	subeq	pc, r2, r0, lsl #8
    3cb4:	00017008 	andeq	r7, r1, r8
    3cb8:	84600100 	strbthi	r0, [r0], #-256	; 0xffffff00
    3cbc:	24000007 	strcs	r0, [r0], #-7
    3cc0:	0000058d 	andeq	r0, r0, sp, lsl #11
    3cc4:	00000a45 	andeq	r0, r0, r5, asr #20
    3cc8:	054c2b00 	strbeq	r2, [ip, #-2816]	; 0xfffff500
    3ccc:	43100000 	tstmi	r0, #0
    3cd0:	01900800 	orrseq	r0, r0, r0, lsl #16
    3cd4:	59010000 	stmdbpl	r1, {}	; <UNPREDICTABLE>
    3cd8:	0000079e 	muleq	r0, lr, r7
    3cdc:	00055933 	andeq	r5, r5, r3, lsr r9
    3ce0:	34002500 	strcc	r2, [r0], #-1280	; 0xfffffb00
    3ce4:	00000566 	andeq	r0, r0, r6, ror #10
    3ce8:	08004326 	stmdaeq	r0, {r1, r2, r5, r8, r9, lr}
    3cec:	00000004 	andeq	r0, r0, r4
    3cf0:	73335a01 	teqvc	r3, #4096	; 0x1000
    3cf4:	25000005 	strcs	r0, [r0, #-5]
    3cf8:	56350000 	ldrtpl	r0, [r5], -r0
    3cfc:	02000000 	andeq	r0, r0, #0
    3d00:	07c106ce 	strbeq	r0, [r1, lr, asr #13]
    3d04:	c90e0000 	stmdbgt	lr, {}	; <UNPREDICTABLE>
    3d08:	36000001 	strcc	r0, [r0], -r1
    3d0c:	00001009 	andeq	r1, r0, r9
    3d10:	01c9dc06 	biceq	sp, r9, r6, lsl #24
    3d14:	e4370000 	ldrt	r0, [r7], #-0
    3d18:	37000004 	strcc	r0, [r0, -r4]
    3d1c:	000004f1 	strdeq	r0, [r0], -r1
    3d20:	0004fc37 	andeq	pc, r4, r7, lsr ip	; <UNPREDICTABLE>
    3d24:	69000000 	stmdbvs	r0, {}	; <UNPREDICTABLE>
    3d28:	02000000 	andeq	r0, r0, #0
    3d2c:	00100b00 	andseq	r0, r0, r0, lsl #22
    3d30:	f0010400 			; <UNDEFINED> instruction: 0xf0010400
    3d34:	0000000b 	andeq	r0, r0, fp
    3d38:	ec080030 	stc	0, cr0, [r8], {48}	; 0x30
    3d3c:	63080031 	movwvs	r0, #32817	; 0x8031
    3d40:	2e307472 	mrccs	4, 1, r7, cr0, cr2, {3}
    3d44:	3a430073 	bcc	10c3f18 <__RW_SIZE__+0x10c3998>
    3d48:	6573555c 	ldrbvs	r5, [r3, #-1372]!	; 0xfffffaa4
    3d4c:	555c7372 	ldrbpl	r7, [ip, #-882]	; 0xfffffc8e
    3d50:	5c524553 	cfldr64pl	mvdx4, [r2], {83}	; 0x53
    3d54:	6b736544 	blvs	1cdd26c <__RW_SIZE__+0x1cdccec>
    3d58:	5c706f74 	ldclpl	15, cr6, [r0], #-464	; 0xfffffe30
    3d5c:	79686973 	stmdbvc	r8!, {r0, r1, r4, r5, r6, r8, fp, sp, lr}^
    3d60:	5c6e6f65 	stclpl	15, cr6, [lr], #-404	; 0xfffffe6c
    3d64:	63617270 	cmnvs	r1, #112, 4
    3d68:	65636974 	strbvs	r6, [r3, #-2420]!	; 0xfffff68c
    3d6c:	3033315c 	eorscc	r3, r3, ip, asr r1
    3d70:	32492e32 	subcc	r2, r9, #800	; 0x320
    3d74:	41475f43 	cmpmi	r7, r3, asr #30
    3d78:	505f454d 	subspl	r4, pc, sp, asr #10
    3d7c:	454a4f52 	strbmi	r4, [sl, #-3922]	; 0xfffff0ae
    3d80:	47005443 	strmi	r5, [r0, -r3, asr #8]
    3d84:	4120554e 	teqmi	r0, lr, asr #10
    3d88:	2e322053 	mrccs	0, 1, r2, cr2, cr3, {2}
    3d8c:	352e3332 	strcc	r3, [lr, #-818]!	; 0xfffffcce
    3d90:	80010032 	andhi	r0, r1, r2, lsr r0

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
       0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
       4:	030b130e 	movweq	r1, #45838	; 0xb30e
       8:	110e1b0e 	tstne	lr, lr, lsl #22
       c:	10061201 	andne	r1, r6, r1, lsl #4
      10:	02000017 	andeq	r0, r0, #23
      14:	0b0b0024 	bleq	2c00ac <__RW_SIZE__+0x2bfb2c>
      18:	0e030b3e 	vmoveq.16	d3[0], r0
      1c:	16030000 	strne	r0, [r3], -r0
      20:	3a0e0300 	bcc	380c28 <__RW_SIZE__+0x3806a8>
      24:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
      28:	04000013 	streq	r0, [r0], #-19	; 0xffffffed
      2c:	0b0b0024 	bleq	2c00c4 <__RW_SIZE__+0x2bfb44>
      30:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
      34:	35050000 	strcc	r0, [r5, #-0]
      38:	00134900 	andseq	r4, r3, r0, lsl #18
      3c:	01130600 	tsteq	r3, r0, lsl #12
      40:	0b3a0b0b 	bleq	e82c74 <__RW_SIZE__+0xe826f4>
      44:	1301053b 	movwne	r0, #5435	; 0x153b
      48:	0d070000 	stceq	0, cr0, [r7, #-0]
      4c:	3a080300 	bcc	200c54 <__RW_SIZE__+0x2006d4>
      50:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
      54:	000b3813 	andeq	r3, fp, r3, lsl r8
      58:	000d0800 	andeq	r0, sp, r0, lsl #16
      5c:	0b3a0e03 	bleq	e83870 <__RW_SIZE__+0xe832f0>
      60:	1349053b 	movtne	r0, #38203	; 0x953b
      64:	00000b38 	andeq	r0, r0, r8, lsr fp
      68:	03001609 	movweq	r1, #1545	; 0x609
      6c:	3b0b3a0e 	blcc	2ce8ac <__RW_SIZE__+0x2ce32c>
      70:	00134905 	andseq	r4, r3, r5, lsl #18
      74:	002e0a00 	eoreq	r0, lr, r0, lsl #20
      78:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
      7c:	0b3b0b3a 	bleq	ec2d6c <__RW_SIZE__+0xec27ec>
      80:	01111927 	tsteq	r1, r7, lsr #18
      84:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
      88:	00194297 	mulseq	r9, r7, r2
      8c:	00340b00 	eorseq	r0, r4, r0, lsl #22
      90:	0b3a0e03 	bleq	e838a4 <__RW_SIZE__+0xe83324>
      94:	1349053b 	movtne	r0, #38203	; 0x953b
      98:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
      9c:	01000000 	mrseq	r0, (UNDEF: 0)
      a0:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
      a4:	0e030b13 	vmoveq.32	d3[0], r0
      a8:	17550e1b 	smmlane	r5, fp, lr, r0
      ac:	17100111 			; <UNDEFINED> instruction: 0x17100111
      b0:	24020000 	strcs	r0, [r2], #-0
      b4:	3e0b0b00 	vmlacc.f64	d0, d11, d0
      b8:	000e030b 	andeq	r0, lr, fp, lsl #6
      bc:	00160300 	andseq	r0, r6, r0, lsl #6
      c0:	0b3a0e03 	bleq	e838d4 <__RW_SIZE__+0xe83354>
      c4:	13490b3b 	movtne	r0, #39739	; 0x9b3b
      c8:	24040000 	strcs	r0, [r4], #-0
      cc:	3e0b0b00 	vmlacc.f64	d0, d11, d0
      d0:	0008030b 	andeq	r0, r8, fp, lsl #6
      d4:	012e0500 	teqeq	lr, r0, lsl #10
      d8:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
      dc:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
      e0:	13491927 	movtne	r1, #39207	; 0x9927
      e4:	06120111 			; <UNDEFINED> instruction: 0x06120111
      e8:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
      ec:	00130119 	andseq	r0, r3, r9, lsl r1
      f0:	00340600 	eorseq	r0, r4, r0, lsl #12
      f4:	0b3a0e03 	bleq	e83908 <__RW_SIZE__+0xe83388>
      f8:	1349053b 	movtne	r0, #38203	; 0x953b
      fc:	00001702 	andeq	r1, r0, r2, lsl #14
     100:	3f012e07 	svccc	0x00012e07
     104:	3a0e0319 	bcc	380d70 <__RW_SIZE__+0x3807f0>
     108:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     10c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
     110:	97184006 	ldrls	r4, [r8, -r6]
     114:	13011942 	movwne	r1, #6466	; 0x1942
     118:	05080000 	streq	r0, [r8, #-0]
     11c:	3a0e0300 	bcc	380d24 <__RW_SIZE__+0x3807a4>
     120:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     124:	00180213 	andseq	r0, r8, r3, lsl r2
     128:	00050900 	andeq	r0, r5, r0, lsl #18
     12c:	0b3a0e03 	bleq	e83940 <__RW_SIZE__+0xe833c0>
     130:	1349053b 	movtne	r0, #38203	; 0x953b
     134:	00001702 	andeq	r1, r0, r2, lsl #14
     138:	0b000f0a 	bleq	3d68 <__RW_SIZE__+0x37e8>
     13c:	0013490b 	andseq	r4, r3, fp, lsl #18
     140:	012e0b00 	teqeq	lr, r0, lsl #22
     144:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     148:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     14c:	13491927 	movtne	r1, #39207	; 0x9927
     150:	06120111 			; <UNDEFINED> instruction: 0x06120111
     154:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     158:	00000019 	andeq	r0, r0, r9, lsl r0
     15c:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
     160:	030b130e 	movweq	r1, #45838	; 0xb30e
     164:	110e1b0e 	tstne	lr, lr, lsl #22
     168:	10061201 	andne	r1, r6, r1, lsl #4
     16c:	02000017 	andeq	r0, r0, #23
     170:	0b0b0024 	bleq	2c0208 <__RW_SIZE__+0x2bfc88>
     174:	0e030b3e 	vmoveq.16	d3[0], r0
     178:	16030000 	strne	r0, [r3], -r0
     17c:	3a0e0300 	bcc	380d84 <__RW_SIZE__+0x380804>
     180:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     184:	04000013 	streq	r0, [r0], #-19	; 0xffffffed
     188:	0b0b0024 	bleq	2c0220 <__RW_SIZE__+0x2bfca0>
     18c:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
     190:	35050000 	strcc	r0, [r5, #-0]
     194:	00134900 	andseq	r4, r3, r0, lsl #18
     198:	01010600 	tsteq	r1, r0, lsl #12
     19c:	13011349 	movwne	r1, #4937	; 0x1349
     1a0:	21070000 	mrscs	r0, (UNDEF: 7)
     1a4:	2f134900 	svccs	0x00134900
     1a8:	0800000b 	stmdaeq	r0, {r0, r1, r3}
     1ac:	0b0b0113 	bleq	2c0600 <__RW_SIZE__+0x2c0080>
     1b0:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     1b4:	00001301 	andeq	r1, r0, r1, lsl #6
     1b8:	03000d09 	movweq	r0, #3337	; 0xd09
     1bc:	3b0b3a08 	blcc	2ce9e4 <__RW_SIZE__+0x2ce464>
     1c0:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
     1c4:	0a00000b 	beq	1f8 <__ZI_SIZE__+0x19c>
     1c8:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
     1cc:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     1d0:	0b381349 	bleq	e04efc <__RW_SIZE__+0xe0497c>
     1d4:	160b0000 	strne	r0, [fp], -r0
     1d8:	3a0e0300 	bcc	380de0 <__RW_SIZE__+0x380860>
     1dc:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     1e0:	0c000013 	stceq	0, cr0, [r0], {19}
     1e4:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     1e8:	0b3a0e03 	bleq	e839fc <__RW_SIZE__+0xe8347c>
     1ec:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     1f0:	06120111 			; <UNDEFINED> instruction: 0x06120111
     1f4:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     1f8:	00130119 	andseq	r0, r3, r9, lsl r1
     1fc:	00050d00 	andeq	r0, r5, r0, lsl #26
     200:	0b3a0e03 	bleq	e83a14 <__RW_SIZE__+0xe83494>
     204:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     208:	00001702 	andeq	r1, r0, r2, lsl #14
     20c:	0300340e 	movweq	r3, #1038	; 0x40e
     210:	3b0b3a08 	blcc	2cea38 <__RW_SIZE__+0x2ce4b8>
     214:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     218:	0f000018 	svceq	0x00000018
     21c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     220:	0b3a0e03 	bleq	e83a34 <__RW_SIZE__+0xe834b4>
     224:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     228:	13010b20 	movwne	r0, #6944	; 0x1b20
     22c:	05100000 	ldreq	r0, [r0, #-0]
     230:	3a0e0300 	bcc	380e38 <__RW_SIZE__+0x3808b8>
     234:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     238:	11000013 	tstne	r0, r3, lsl r0
     23c:	1331012e 	teqne	r1, #-2147483637	; 0x8000000b
     240:	06120111 			; <UNDEFINED> instruction: 0x06120111
     244:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     248:	00130119 	andseq	r0, r3, r9, lsl r1
     24c:	00051200 	andeq	r1, r5, r0, lsl #4
     250:	17021331 	smladxne	r2, r1, r3, r1
     254:	1d130000 	ldcne	0, cr0, [r3, #-0]
     258:	11133101 	tstne	r3, r1, lsl #2
     25c:	58061201 	stmdapl	r6, {r0, r9, ip}
     260:	000b590b 	andeq	r5, fp, fp, lsl #18
     264:	00051400 	andeq	r1, r5, r0, lsl #8
     268:	0b1c1331 	bleq	704f34 <__RW_SIZE__+0x7049b4>
     26c:	34150000 	ldrcc	r0, [r5], #-0
     270:	3a0e0300 	bcc	380e78 <__RW_SIZE__+0x3808f8>
     274:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     278:	3c193f13 	ldccc	15, cr3, [r9], {19}
     27c:	00000019 	andeq	r0, r0, r9, lsl r0
     280:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
     284:	030b130e 	movweq	r1, #45838	; 0xb30e
     288:	110e1b0e 	tstne	lr, lr, lsl #22
     28c:	10061201 	andne	r1, r6, r1, lsl #4
     290:	02000017 	andeq	r0, r0, #23
     294:	0e030104 	adfeqs	f0, f3, f4
     298:	0b3a0b0b 	bleq	e82ecc <__RW_SIZE__+0xe8294c>
     29c:	13010b3b 	movwne	r0, #6971	; 0x1b3b
     2a0:	28030000 	stmdacs	r3, {}	; <UNPREDICTABLE>
     2a4:	1c0e0300 	stcne	3, cr0, [lr], {-0}
     2a8:	0400000d 	streq	r0, [r0], #-13
     2ac:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
     2b0:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     2b4:	00001349 	andeq	r1, r0, r9, asr #6
     2b8:	0b002405 	bleq	92d4 <__RW_SIZE__+0x8d54>
     2bc:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     2c0:	0600000e 	streq	r0, [r0], -lr
     2c4:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
     2c8:	0b3b0b3a 	bleq	ec2fb8 <__RW_SIZE__+0xec2a38>
     2cc:	00001349 	andeq	r1, r0, r9, asr #6
     2d0:	0b002407 	bleq	92f4 <__RW_SIZE__+0x8d74>
     2d4:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     2d8:	08000008 	stmdaeq	r0, {r3}
     2dc:	050b0113 	streq	r0, [fp, #-275]	; 0xfffffeed
     2e0:	0b3b0b3a 	bleq	ec2fd0 <__RW_SIZE__+0xec2a50>
     2e4:	00001301 	andeq	r1, r0, r1, lsl #6
     2e8:	03000d09 	movweq	r0, #3337	; 0xd09
     2ec:	3b0b3a0e 	blcc	2ceb2c <__RW_SIZE__+0x2ce5ac>
     2f0:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
     2f4:	0a00000b 	beq	328 <__ZI_SIZE__+0x2cc>
     2f8:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
     2fc:	0b3b0b3a 	bleq	ec2fec <__RW_SIZE__+0xec2a6c>
     300:	05381349 	ldreq	r1, [r8, #-841]!	; 0xfffffcb7
     304:	0d0b0000 	stceq	0, cr0, [fp, #-0]
     308:	3a080300 	bcc	200f10 <__RW_SIZE__+0x200990>
     30c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     310:	00053813 	andeq	r3, r5, r3, lsl r8
     314:	01010c00 	tsteq	r1, r0, lsl #24
     318:	13011349 	movwne	r1, #4937	; 0x1349
     31c:	210d0000 	mrscs	r0, (UNDEF: 13)
     320:	2f134900 	svccs	0x00134900
     324:	0e00000b 	cdpeq	0, 0, cr0, cr0, cr11, {0}
     328:	13490035 	movtne	r0, #36917	; 0x9035
     32c:	210f0000 	mrscs	r0, CPSR
     330:	2f134900 	svccs	0x00134900
     334:	10000005 	andne	r0, r0, r5
     338:	0b0b0113 	bleq	2c078c <__RW_SIZE__+0x2c020c>
     33c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     340:	00001301 	andeq	r1, r0, r1, lsl #6
     344:	03000d11 	movweq	r0, #3345	; 0xd11
     348:	3b0b3a08 	blcc	2ceb70 <__RW_SIZE__+0x2ce5f0>
     34c:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
     350:	1200000b 	andne	r0, r0, #11
     354:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
     358:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     35c:	0b381349 	bleq	e05088 <__RW_SIZE__+0xe04b08>
     360:	2e130000 	cdpcs	0, 1, cr0, cr3, cr0, {0}
     364:	3a0e0300 	bcc	380f6c <__RW_SIZE__+0x3809ec>
     368:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     36c:	20134919 	andscs	r4, r3, r9, lsl r9
     370:	1400000b 	strne	r0, [r0], #-11
     374:	0e03012e 	adfeqsp	f0, f3, #0.5
     378:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     37c:	0b201927 	bleq	806820 <__RW_SIZE__+0x8062a0>
     380:	00001301 	andeq	r1, r0, r1, lsl #6
     384:	03000515 	movweq	r0, #1301	; 0x515
     388:	3b0b3a0e 	blcc	2cebc8 <__RW_SIZE__+0x2ce648>
     38c:	00134905 	andseq	r4, r3, r5, lsl #18
     390:	002e1600 	eoreq	r1, lr, r0, lsl #12
     394:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     398:	0b3b0b3a 	bleq	ec3088 <__RW_SIZE__+0xec2b08>
     39c:	01111927 	tsteq	r1, r7, lsr #18
     3a0:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     3a4:	00194297 	mulseq	r9, r7, r2
     3a8:	012e1700 	teqeq	lr, r0, lsl #14
     3ac:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     3b0:	0b3b0b3a 	bleq	ec30a0 <__RW_SIZE__+0xec2b20>
     3b4:	13491927 	movtne	r1, #39207	; 0x9927
     3b8:	13010b20 	movwne	r0, #6944	; 0x1b20
     3bc:	34180000 	ldrcc	r0, [r8], #-0
     3c0:	3a080300 	bcc	200fc8 <__RW_SIZE__+0x200a48>
     3c4:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     3c8:	19000013 	stmdbne	r0, {r0, r1, r4}
     3cc:	1331012e 	teqne	r1, #-2147483637	; 0x8000000b
     3d0:	06120111 			; <UNDEFINED> instruction: 0x06120111
     3d4:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     3d8:	00130119 	andseq	r0, r3, r9, lsl r1
     3dc:	00341a00 	eorseq	r1, r4, r0, lsl #20
     3e0:	00001331 	andeq	r1, r0, r1, lsr r3
     3e4:	3100341b 	tstcc	r0, fp, lsl r4
     3e8:	00180213 	andseq	r0, r8, r3, lsl r2
     3ec:	001d1c00 	andseq	r1, sp, r0, lsl #24
     3f0:	01111331 	tsteq	r1, r1, lsr r3
     3f4:	0b580612 	bleq	1601c44 <__RW_SIZE__+0x16016c4>
     3f8:	00000b59 	andeq	r0, r0, r9, asr fp
     3fc:	3f012e1d 	svccc	0x00012e1d
     400:	3a0e0319 	bcc	38106c <__RW_SIZE__+0x380aec>
     404:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     408:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
     40c:	97184006 	ldrls	r4, [r8, -r6]
     410:	13011942 	movwne	r1, #6466	; 0x1942
     414:	1d1e0000 	ldcne	0, cr0, [lr, #-0]
     418:	11133101 	tstne	r3, r1, lsl #2
     41c:	58061201 	stmdapl	r6, {r0, r9, ip}
     420:	000b590b 	andeq	r5, fp, fp, lsl #18
     424:	010b1f00 	tsteq	fp, r0, lsl #30
     428:	06120111 			; <UNDEFINED> instruction: 0x06120111
     42c:	2e200000 	cdpcs	0, 2, cr0, cr0, cr0, {0}
     430:	03193f01 	tsteq	r9, #1, 30
     434:	3b0b3a0e 	blcc	2cec74 <__RW_SIZE__+0x2ce6f4>
     438:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
     43c:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     440:	97184006 	ldrls	r4, [r8, -r6]
     444:	13011942 	movwne	r1, #6466	; 0x1942
     448:	05210000 	streq	r0, [r1, #-0]!
     44c:	3a080300 	bcc	201054 <__RW_SIZE__+0x200ad4>
     450:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     454:	00170213 	andseq	r0, r7, r3, lsl r2
     458:	011d2200 	tsteq	sp, r0, lsl #4
     45c:	01521331 	cmpeq	r2, r1, lsr r3
     460:	0b581755 	bleq	16061bc <__RW_SIZE__+0x1605c3c>
     464:	13010b59 	movwne	r0, #7001	; 0x1b59
     468:	05230000 	streq	r0, [r3, #-0]!
     46c:	02133100 	andseq	r3, r3, #0, 2
     470:	24000017 	strcs	r0, [r0], #-23	; 0xffffffe9
     474:	13310005 	teqne	r1, #5
     478:	00000b1c 	andeq	r0, r0, ip, lsl fp
     47c:	03003425 	movweq	r3, #1061	; 0x425
     480:	3b0b3a0e 	blcc	2cecc0 <__RW_SIZE__+0x2ce740>
     484:	3f134905 	svccc	0x00134905
     488:	00193c19 	andseq	r3, r9, r9, lsl ip
     48c:	11010000 	mrsne	r0, (UNDEF: 1)
     490:	130e2501 	movwne	r2, #58625	; 0xe501
     494:	1b0e030b 	blne	3810c8 <__RW_SIZE__+0x380b48>
     498:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
     49c:	00171006 	andseq	r1, r7, r6
     4a0:	00240200 	eoreq	r0, r4, r0, lsl #4
     4a4:	0b3e0b0b 	bleq	f830d8 <__RW_SIZE__+0xf82b58>
     4a8:	00000e03 	andeq	r0, r0, r3, lsl #28
     4ac:	03001603 	movweq	r1, #1539	; 0x603
     4b0:	3b0b3a0e 	blcc	2cecf0 <__RW_SIZE__+0x2ce770>
     4b4:	0013490b 	andseq	r4, r3, fp, lsl #18
     4b8:	00240400 	eoreq	r0, r4, r0, lsl #8
     4bc:	0b3e0b0b 	bleq	f830f0 <__RW_SIZE__+0xf82b70>
     4c0:	00000803 	andeq	r0, r0, r3, lsl #16
     4c4:	49003505 	stmdbmi	r0, {r0, r2, r8, sl, ip, sp}
     4c8:	06000013 			; <UNDEFINED> instruction: 0x06000013
     4cc:	0b0b0113 	bleq	2c0920 <__RW_SIZE__+0x2c03a0>
     4d0:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     4d4:	00001301 	andeq	r1, r0, r1, lsl #6
     4d8:	03000d07 	movweq	r0, #3335	; 0xd07
     4dc:	3b0b3a08 	blcc	2ced04 <__RW_SIZE__+0x2ce784>
     4e0:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
     4e4:	0800000b 	stmdaeq	r0, {r0, r1, r3}
     4e8:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
     4ec:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     4f0:	0b381349 	bleq	e0521c <__RW_SIZE__+0xe04c9c>
     4f4:	16090000 	strne	r0, [r9], -r0
     4f8:	3a0e0300 	bcc	381100 <__RW_SIZE__+0x380b80>
     4fc:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     500:	0a000013 	beq	554 <MSP_SIZE+0x154>
     504:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
     508:	0b3a0e03 	bleq	e83d1c <__RW_SIZE__+0xe8379c>
     50c:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     510:	06120111 			; <UNDEFINED> instruction: 0x06120111
     514:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     518:	0b000019 	bleq	584 <__RW_SIZE__+0x4>
     51c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     520:	0b3a0e03 	bleq	e83d34 <__RW_SIZE__+0xe837b4>
     524:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     528:	06120111 			; <UNDEFINED> instruction: 0x06120111
     52c:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     530:	00130119 	andseq	r0, r3, r9, lsl r1
     534:	00050c00 	andeq	r0, r5, r0, lsl #24
     538:	0b3a0803 	bleq	e8254c <__RW_SIZE__+0xe81fcc>
     53c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     540:	00001702 	andeq	r1, r0, r2, lsl #14
     544:	0300340d 	movweq	r3, #1037	; 0x40d
     548:	3b0b3a0e 	blcc	2ced88 <__RW_SIZE__+0x2ce808>
     54c:	3f134905 	svccc	0x00134905
     550:	00193c19 	andseq	r3, r9, r9, lsl ip
     554:	11010000 	mrsne	r0, (UNDEF: 1)
     558:	130e2501 	movwne	r2, #58625	; 0xe501
     55c:	1b0e030b 	blne	381190 <__RW_SIZE__+0x380c10>
     560:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
     564:	00171006 	andseq	r1, r7, r6
     568:	00240200 	eoreq	r0, r4, r0, lsl #4
     56c:	0b3e0b0b 	bleq	f831a0 <__RW_SIZE__+0xf82c20>
     570:	00000e03 	andeq	r0, r0, r3, lsl #28
     574:	03001603 	movweq	r1, #1539	; 0x603
     578:	3b0b3a0e 	blcc	2cedb8 <__RW_SIZE__+0x2ce838>
     57c:	0013490b 	andseq	r4, r3, fp, lsl #18
     580:	00240400 	eoreq	r0, r4, r0, lsl #8
     584:	0b3e0b0b 	bleq	f831b8 <__RW_SIZE__+0xf82c38>
     588:	00000803 	andeq	r0, r0, r3, lsl #16
     58c:	49003505 	stmdbmi	r0, {r0, r2, r8, sl, ip, sp}
     590:	06000013 			; <UNDEFINED> instruction: 0x06000013
     594:	0b0b0113 	bleq	2c09e8 <__RW_SIZE__+0x2c0468>
     598:	0b3b0b3a 	bleq	ec3288 <__RW_SIZE__+0xec2d08>
     59c:	00001301 	andeq	r1, r0, r1, lsl #6
     5a0:	03000d07 	movweq	r0, #3335	; 0xd07
     5a4:	3b0b3a0e 	blcc	2cede4 <__RW_SIZE__+0x2ce864>
     5a8:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
     5ac:	0800000b 	stmdaeq	r0, {r0, r1, r3}
     5b0:	0803000d 	stmdaeq	r3, {r0, r2, r3}
     5b4:	0b3b0b3a 	bleq	ec32a4 <__RW_SIZE__+0xec2d24>
     5b8:	0b381349 	bleq	e052e4 <__RW_SIZE__+0xe04d64>
     5bc:	26090000 	strcs	r0, [r9], -r0
     5c0:	00134900 	andseq	r4, r3, r0, lsl #18
     5c4:	01010a00 	tsteq	r1, r0, lsl #20
     5c8:	13011349 	movwne	r1, #4937	; 0x1349
     5cc:	210b0000 	mrscs	r0, (UNDEF: 11)
     5d0:	2f134900 	svccs	0x00134900
     5d4:	0c00000b 	stceq	0, cr0, [r0], {11}
     5d8:	0b0b000f 	bleq	2c061c <__RW_SIZE__+0x2c009c>
     5dc:	00001349 	andeq	r1, r0, r9, asr #6
     5e0:	03002e0d 	movweq	r2, #3597	; 0xe0d
     5e4:	3b0b3a0e 	blcc	2cee24 <__RW_SIZE__+0x2ce8a4>
     5e8:	2019270b 	andscs	r2, r9, fp, lsl #14
     5ec:	0e00000b 	cdpeq	0, 0, cr0, cr0, cr11, {0}
     5f0:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     5f4:	0b3a0e03 	bleq	e83e08 <__RW_SIZE__+0xe83888>
     5f8:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     5fc:	06120111 			; <UNDEFINED> instruction: 0x06120111
     600:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     604:	00130119 	andseq	r0, r3, r9, lsl r1
     608:	00340f00 	eorseq	r0, r4, r0, lsl #30
     60c:	0b3a0803 	bleq	e82620 <__RW_SIZE__+0xe820a0>
     610:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     614:	00001802 	andeq	r1, r0, r2, lsl #16
     618:	03003410 	movweq	r3, #1040	; 0x410
     61c:	3b0b3a0e 	blcc	2cee5c <__RW_SIZE__+0x2ce8dc>
     620:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     624:	11000018 	tstne	r0, r8, lsl r0
     628:	1331011d 	teqne	r1, #1073741831	; 0x40000007
     62c:	17550152 			; <UNDEFINED> instruction: 0x17550152
     630:	0b590b58 	bleq	1643398 <__RW_SIZE__+0x1642e18>
     634:	00001301 	andeq	r1, r0, r1, lsl #6
     638:	01828912 	orreq	r8, r2, r2, lsl r9
     63c:	31011100 	mrscc	r1, (UNDEF: 17)
     640:	13000013 	movwne	r0, #19
     644:	01018289 	smlabbeq	r1, r9, r2, r8
     648:	13310111 	teqne	r1, #1073741828	; 0x40000004
     64c:	8a140000 	bhi	500654 <__RW_SIZE__+0x5000d4>
     650:	02000182 	andeq	r0, r0, #-2147483616	; 0x80000020
     654:	18429118 	stmdane	r2, {r3, r4, r8, ip, pc}^
     658:	89150000 	ldmdbhi	r5, {}	; <UNPREDICTABLE>
     65c:	11010182 	smlabbne	r1, r2, r1, r0
     660:	01133101 	tsteq	r3, r1, lsl #2
     664:	16000013 			; <UNDEFINED> instruction: 0x16000013
     668:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     66c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     670:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
     674:	0000193c 	andeq	r1, r0, ip, lsr r9
     678:	03003417 	movweq	r3, #1047	; 0x417
     67c:	3b0b3a0e 	blcc	2ceebc <__RW_SIZE__+0x2ce93c>
     680:	3f13490b 	svccc	0x0013490b
     684:	00193c19 	andseq	r3, r9, r9, lsl ip
     688:	002e1800 	eoreq	r1, lr, r0, lsl #16
     68c:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     690:	0b3b0b3a 	bleq	ec3380 <__RW_SIZE__+0xec2e00>
     694:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
     698:	2e190000 	cdpcs	0, 1, cr0, cr9, cr0, {0}
     69c:	03193f01 	tsteq	r9, #1, 30
     6a0:	3b0b3a0e 	blcc	2ceee0 <__RW_SIZE__+0x2ce960>
     6a4:	3c19270b 	ldccc	7, cr2, [r9], {11}
     6a8:	00130119 	andseq	r0, r3, r9, lsl r1
     6ac:	00051a00 	andeq	r1, r5, r0, lsl #20
     6b0:	00001349 	andeq	r1, r0, r9, asr #6
     6b4:	0000181b 	andeq	r1, r0, fp, lsl r8
     6b8:	012e1c00 	teqeq	lr, r0, lsl #24
     6bc:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     6c0:	0b3b0b3a 	bleq	ec33b0 <__RW_SIZE__+0xec2e30>
     6c4:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
     6c8:	01000000 	mrseq	r0, (UNDEF: 0)
     6cc:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
     6d0:	0e030b13 	vmoveq.32	d3[0], r0
     6d4:	01110e1b 	tsteq	r1, fp, lsl lr
     6d8:	17100612 			; <UNDEFINED> instruction: 0x17100612
     6dc:	24020000 	strcs	r0, [r2], #-0
     6e0:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     6e4:	000e030b 	andeq	r0, lr, fp, lsl #6
     6e8:	00240300 	eoreq	r0, r4, r0, lsl #6
     6ec:	0b3e0b0b 	bleq	f83320 <__RW_SIZE__+0xf82da0>
     6f0:	00000803 	andeq	r0, r0, r3, lsl #16
     6f4:	0b000f04 	bleq	430c <__RW_SIZE__+0x3d8c>
     6f8:	0013490b 	andseq	r4, r3, fp, lsl #18
     6fc:	012e0500 	teqeq	lr, r0, lsl #10
     700:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     704:	0b3b0b3a 	bleq	ec33f4 <__RW_SIZE__+0xec2e74>
     708:	13491927 	movtne	r1, #39207	; 0x9927
     70c:	06120111 			; <UNDEFINED> instruction: 0x06120111
     710:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     714:	00130119 	andseq	r0, r3, r9, lsl r1
     718:	00050600 	andeq	r0, r5, r0, lsl #12
     71c:	0b3a0803 	bleq	e82730 <__RW_SIZE__+0xe821b0>
     720:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     724:	00001702 	andeq	r1, r0, r2, lsl #14
     728:	03003407 	movweq	r3, #1031	; 0x407
     72c:	3b0b3a0e 	blcc	2cef6c <__RW_SIZE__+0x2ce9ec>
     730:	3f13490b 	svccc	0x0013490b
     734:	00193c19 	andseq	r3, r9, r9, lsl ip
     738:	00340800 	eorseq	r0, r4, r0, lsl #16
     73c:	0b3a0e03 	bleq	e83f50 <__RW_SIZE__+0xe839d0>
     740:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     744:	00001802 	andeq	r1, r0, r2, lsl #16
     748:	03003409 	movweq	r3, #1033	; 0x409
     74c:	3b0b3a0e 	blcc	2cef8c <__RW_SIZE__+0x2cea0c>
     750:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     754:	0a000017 	beq	7b8 <__RW_SIZE__+0x238>
     758:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     75c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     760:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
     764:	0000193c 	andeq	r1, r0, ip, lsr r9
     768:	4900350b 	stmdbmi	r0, {r0, r1, r3, r8, sl, ip, sp}
     76c:	00000013 	andeq	r0, r0, r3, lsl r0
     770:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
     774:	030b130e 	movweq	r1, #45838	; 0xb30e
     778:	110e1b0e 	tstne	lr, lr, lsl #22
     77c:	10061201 	andne	r1, r6, r1, lsl #4
     780:	02000017 	andeq	r0, r0, #23
     784:	0e030104 	adfeqs	f0, f3, f4
     788:	0b3a0b0b 	bleq	e833bc <__RW_SIZE__+0xe82e3c>
     78c:	13010b3b 	movwne	r0, #6971	; 0x1b3b
     790:	28030000 	stmdacs	r3, {}	; <UNPREDICTABLE>
     794:	1c0e0300 	stcne	3, cr0, [lr], {-0}
     798:	0400000d 	streq	r0, [r0], #-13
     79c:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
     7a0:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     7a4:	00001349 	andeq	r1, r0, r9, asr #6
     7a8:	0b002405 	bleq	97c4 <__RW_SIZE__+0x9244>
     7ac:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     7b0:	0600000e 	streq	r0, [r0], -lr
     7b4:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
     7b8:	0b3b0b3a 	bleq	ec34a8 <__RW_SIZE__+0xec2f28>
     7bc:	00001349 	andeq	r1, r0, r9, asr #6
     7c0:	0b002407 	bleq	97e4 <__RW_SIZE__+0x9264>
     7c4:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     7c8:	08000008 	stmdaeq	r0, {r3}
     7cc:	050b0113 	streq	r0, [fp, #-275]	; 0xfffffeed
     7d0:	0b3b0b3a 	bleq	ec34c0 <__RW_SIZE__+0xec2f40>
     7d4:	00001301 	andeq	r1, r0, r1, lsl #6
     7d8:	03000d09 	movweq	r0, #3337	; 0xd09
     7dc:	3b0b3a0e 	blcc	2cf01c <__RW_SIZE__+0x2cea9c>
     7e0:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
     7e4:	0a00000b 	beq	818 <__RW_SIZE__+0x298>
     7e8:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
     7ec:	0b3b0b3a 	bleq	ec34dc <__RW_SIZE__+0xec2f5c>
     7f0:	05381349 	ldreq	r1, [r8, #-841]!	; 0xfffffcb7
     7f4:	0d0b0000 	stceq	0, cr0, [fp, #-0]
     7f8:	3a080300 	bcc	201400 <__RW_SIZE__+0x200e80>
     7fc:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     800:	00053813 	andeq	r3, r5, r3, lsl r8
     804:	01010c00 	tsteq	r1, r0, lsl #24
     808:	13011349 	movwne	r1, #4937	; 0x1349
     80c:	210d0000 	mrscs	r0, (UNDEF: 13)
     810:	2f134900 	svccs	0x00134900
     814:	0e00000b 	cdpeq	0, 0, cr0, cr0, cr11, {0}
     818:	13490035 	movtne	r0, #36917	; 0x9035
     81c:	210f0000 	mrscs	r0, CPSR
     820:	2f134900 	svccs	0x00134900
     824:	10000005 	andne	r0, r0, r5
     828:	0b0b0113 	bleq	2c0c7c <__RW_SIZE__+0x2c06fc>
     82c:	0b3b0b3a 	bleq	ec351c <__RW_SIZE__+0xec2f9c>
     830:	00001301 	andeq	r1, r0, r1, lsl #6
     834:	03000d11 	movweq	r0, #3345	; 0xd11
     838:	3b0b3a08 	blcc	2cf060 <__RW_SIZE__+0x2ceae0>
     83c:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
     840:	1200000b 	andne	r0, r0, #11
     844:	13490026 	movtne	r0, #36902	; 0x9026
     848:	13130000 	tstne	r3, #0
     84c:	3a0b0b01 	bcc	2c3458 <__RW_SIZE__+0x2c2ed8>
     850:	01053b0b 	tsteq	r5, fp, lsl #22
     854:	14000013 	strne	r0, [r0], #-19	; 0xffffffed
     858:	0803000d 	stmdaeq	r3, {r0, r2, r3}
     85c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     860:	0b381349 	bleq	e0558c <__RW_SIZE__+0xe0500c>
     864:	0d150000 	ldceq	0, cr0, [r5, #-0]
     868:	3a0e0300 	bcc	381470 <__RW_SIZE__+0x380ef0>
     86c:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     870:	000b3813 	andeq	r3, fp, r3, lsl r8
     874:	000f1600 	andeq	r1, pc, r0, lsl #12
     878:	13490b0b 	movtne	r0, #39691	; 0x9b0b
     87c:	2e170000 	cdpcs	0, 1, cr0, cr7, cr0, {0}
     880:	3a0e0301 	bcc	38148c <__RW_SIZE__+0x380f0c>
     884:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     888:	010b2019 	tsteq	fp, r9, lsl r0
     88c:	18000013 	stmdane	r0, {r0, r1, r4}
     890:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     894:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     898:	00001349 	andeq	r1, r0, r9, asr #6
     89c:	03012e19 	movweq	r2, #7705	; 0x1e19
     8a0:	3b0b3a0e 	blcc	2cf0e0 <__RW_SIZE__+0x2ceb60>
     8a4:	1119270b 	tstne	r9, fp, lsl #14
     8a8:	40061201 	andmi	r1, r6, r1, lsl #4
     8ac:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     8b0:	00001301 	andeq	r1, r0, r1, lsl #6
     8b4:	0300051a 	movweq	r0, #1306	; 0x51a
     8b8:	3b0b3a0e 	blcc	2cf0f8 <__RW_SIZE__+0x2ceb78>
     8bc:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     8c0:	1b000017 	blne	924 <__RW_SIZE__+0x3a4>
     8c4:	08030005 	stmdaeq	r3, {r0, r2}
     8c8:	0b3b0b3a 	bleq	ec35b8 <__RW_SIZE__+0xec3038>
     8cc:	17021349 	strne	r1, [r2, -r9, asr #6]
     8d0:	341c0000 	ldrcc	r0, [ip], #-0
     8d4:	3a080300 	bcc	2014dc <__RW_SIZE__+0x200f5c>
     8d8:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     8dc:	00170213 	andseq	r0, r7, r3, lsl r2
     8e0:	82891d00 	addhi	r1, r9, #0, 26
     8e4:	01110101 	tsteq	r1, r1, lsl #2
     8e8:	00001331 	andeq	r1, r0, r1, lsr r3
     8ec:	01828a1e 	orreq	r8, r2, lr, lsl sl
     8f0:	91180200 	tstls	r8, r0, lsl #4
     8f4:	00001842 	andeq	r1, r0, r2, asr #16
     8f8:	3f012e1f 	svccc	0x00012e1f
     8fc:	3a0e0319 	bcc	381568 <__RW_SIZE__+0x380fe8>
     900:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     904:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
     908:	97184006 	ldrls	r4, [r8, -r6]
     90c:	13011942 	movwne	r1, #6466	; 0x1942
     910:	89200000 	stmdbhi	r0!, {}	; <UNPREDICTABLE>
     914:	11010182 	smlabbne	r1, r2, r1, r0
     918:	01133101 	tsteq	r3, r1, lsl #2
     91c:	21000013 	tstcs	r0, r3, lsl r0
     920:	0e03012e 	adfeqsp	f0, f3, #0.5
     924:	0b3b0b3a 	bleq	ec3614 <__RW_SIZE__+0xec3094>
     928:	0b201927 	bleq	806dcc <__RW_SIZE__+0x80684c>
     92c:	00001301 	andeq	r1, r0, r1, lsl #6
     930:	03000522 	movweq	r0, #1314	; 0x522
     934:	3b0b3a08 	blcc	2cf15c <__RW_SIZE__+0x2cebdc>
     938:	0013490b 	andseq	r4, r3, fp, lsl #18
     93c:	011d2300 	tsteq	sp, r0, lsl #6
     940:	01521331 	cmpeq	r2, r1, lsr r3
     944:	0b581755 	bleq	16066a0 <__RW_SIZE__+0x1606120>
     948:	13010b59 	movwne	r0, #7001	; 0x1b59
     94c:	05240000 	streq	r0, [r4, #-0]!
     950:	02133100 	andseq	r3, r3, #0, 2
     954:	25000018 	strcs	r0, [r0, #-24]	; 0xffffffe8
     958:	13310005 	teqne	r1, #5
     95c:	00001702 	andeq	r1, r0, r2, lsl #14
     960:	01828926 	orreq	r8, r2, r6, lsr #18
     964:	31011100 	mrscc	r1, (UNDEF: 17)
     968:	27000013 	smladcs	r0, r3, r0, r0
     96c:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
     970:	0b3a0e03 	bleq	e84184 <__RW_SIZE__+0xe83c04>
     974:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     978:	06120111 			; <UNDEFINED> instruction: 0x06120111
     97c:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     980:	28000019 	stmdacs	r0, {r0, r3, r4}
     984:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     988:	0b3a0e03 	bleq	e8419c <__RW_SIZE__+0xe83c1c>
     98c:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
     990:	06120111 			; <UNDEFINED> instruction: 0x06120111
     994:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     998:	00130119 	andseq	r0, r3, r9, lsl r1
     99c:	011d2900 	tsteq	sp, r0, lsl #18
     9a0:	01521331 	cmpeq	r2, r1, lsr r3
     9a4:	0b581755 	bleq	1606700 <__RW_SIZE__+0x1606180>
     9a8:	00000559 	andeq	r0, r0, r9, asr r5
     9ac:	3100052a 	tstcc	r0, sl, lsr #10
     9b0:	000b1c13 	andeq	r1, fp, r3, lsl ip
     9b4:	00342b00 	eorseq	r2, r4, r0, lsl #22
     9b8:	0b3a0e03 	bleq	e841cc <__RW_SIZE__+0xe83c4c>
     9bc:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     9c0:	00001802 	andeq	r1, r0, r2, lsl #16
     9c4:	0300342c 	movweq	r3, #1068	; 0x42c
     9c8:	3b0b3a0e 	blcc	2cf208 <__RW_SIZE__+0x2cec88>
     9cc:	3f134905 	svccc	0x00134905
     9d0:	00193c19 	andseq	r3, r9, r9, lsl ip
     9d4:	00342d00 	eorseq	r2, r4, r0, lsl #26
     9d8:	0b3a0e03 	bleq	e841ec <__RW_SIZE__+0xe83c6c>
     9dc:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     9e0:	1802193f 	stmdane	r2, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
     9e4:	342e0000 	strtcc	r0, [lr], #-0
     9e8:	3a0e0300 	bcc	3815f0 <__RW_SIZE__+0x381070>
     9ec:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     9f0:	02193f13 	andseq	r3, r9, #19, 30	; 0x4c
     9f4:	2f000018 	svccs	0x00000018
     9f8:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     9fc:	0b3a0e03 	bleq	e84210 <__RW_SIZE__+0xe83c90>
     a00:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     a04:	0000193c 	andeq	r1, r0, ip, lsr r9
     a08:	49000530 	stmdbmi	r0, {r4, r5, r8, sl}
     a0c:	31000013 	tstcc	r0, r3, lsl r0
     a10:	00000018 	andeq	r0, r0, r8, lsl r0
     a14:	01110100 	tsteq	r1, r0, lsl #2
     a18:	0b130e25 	bleq	4c42b4 <__RW_SIZE__+0x4c3d34>
     a1c:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
     a20:	06120111 			; <UNDEFINED> instruction: 0x06120111
     a24:	00001710 	andeq	r1, r0, r0, lsl r7
     a28:	0b002402 	bleq	9a38 <__RW_SIZE__+0x94b8>
     a2c:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     a30:	0300000e 	movweq	r0, #14
     a34:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
     a38:	0b3b0b3a 	bleq	ec3728 <__RW_SIZE__+0xec31a8>
     a3c:	00001349 	andeq	r1, r0, r9, asr #6
     a40:	0b002404 	bleq	9a58 <__RW_SIZE__+0x94d8>
     a44:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     a48:	05000008 	streq	r0, [r0, #-8]
     a4c:	13490035 	movtne	r0, #36917	; 0x9035
     a50:	26060000 	strcs	r0, [r6], -r0
     a54:	00134900 	andseq	r4, r3, r0, lsl #18
     a58:	01130700 	tsteq	r3, r0, lsl #14
     a5c:	0b3a0b0b 	bleq	e83690 <__RW_SIZE__+0xe83110>
     a60:	1301053b 	movwne	r0, #5435	; 0x153b
     a64:	0d080000 	stceq	0, cr0, [r8, #-0]
     a68:	3a0e0300 	bcc	381670 <__RW_SIZE__+0x3810f0>
     a6c:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     a70:	000b3813 	andeq	r3, fp, r3, lsl r8
     a74:	000d0900 	andeq	r0, sp, r0, lsl #18
     a78:	0b3a0803 	bleq	e82a8c <__RW_SIZE__+0xe8250c>
     a7c:	1349053b 	movtne	r0, #38203	; 0x953b
     a80:	00000b38 	andeq	r0, r0, r8, lsr fp
     a84:	0300160a 	movweq	r1, #1546	; 0x60a
     a88:	3b0b3a0e 	blcc	2cf2c8 <__RW_SIZE__+0x2ced48>
     a8c:	00134905 	andseq	r4, r3, r5, lsl #18
     a90:	012e0b00 	teqeq	lr, r0, lsl #22
     a94:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     a98:	0b3b0b3a 	bleq	ec3788 <__RW_SIZE__+0xec3208>
     a9c:	01111927 	tsteq	r1, r7, lsr #18
     aa0:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     aa4:	01194296 			; <UNDEFINED> instruction: 0x01194296
     aa8:	0c000013 	stceq	0, cr0, [r0], {19}
     aac:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     ab0:	0b3b0b3a 	bleq	ec37a0 <__RW_SIZE__+0xec3220>
     ab4:	17021349 	strne	r1, [r2, -r9, asr #6]
     ab8:	2e0d0000 	cdpcs	0, 0, cr0, cr13, cr0, {0}
     abc:	03193f00 	tsteq	r9, #0, 30
     ac0:	3b0b3a0e 	blcc	2cf300 <__RW_SIZE__+0x2ced80>
     ac4:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
     ac8:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     acc:	97184006 	ldrls	r4, [r8, -r6]
     ad0:	00001942 	andeq	r1, r0, r2, asr #18
     ad4:	3f002e0e 	svccc	0x00002e0e
     ad8:	3a0e0319 	bcc	381744 <__RW_SIZE__+0x3811c4>
     adc:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     ae0:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
     ae4:	97184006 	ldrls	r4, [r8, -r6]
     ae8:	00001942 	andeq	r1, r0, r2, asr #18
     aec:	0300340f 	movweq	r3, #1039	; 0x40f
     af0:	3b0b3a0e 	blcc	2cf330 <__RW_SIZE__+0x2cedb0>
     af4:	3f134905 	svccc	0x00134905
     af8:	00193c19 	andseq	r3, r9, r9, lsl ip
     afc:	11010000 	mrsne	r0, (UNDEF: 1)
     b00:	130e2501 	movwne	r2, #58625	; 0xe501
     b04:	1b0e030b 	blne	381738 <__RW_SIZE__+0x3811b8>
     b08:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
     b0c:	00171006 	andseq	r1, r7, r6
     b10:	01040200 	mrseq	r0, R12_usr
     b14:	0b0b0e03 	bleq	2c4328 <__RW_SIZE__+0x2c3da8>
     b18:	0b3b0b3a 	bleq	ec3808 <__RW_SIZE__+0xec3288>
     b1c:	00001301 	andeq	r1, r0, r1, lsl #6
     b20:	03002803 	movweq	r2, #2051	; 0x803
     b24:	000d1c0e 	andeq	r1, sp, lr, lsl #24
     b28:	00160400 	andseq	r0, r6, r0, lsl #8
     b2c:	0b3a0e03 	bleq	e84340 <__RW_SIZE__+0xe83dc0>
     b30:	1349053b 	movtne	r0, #38203	; 0x953b
     b34:	24050000 	strcs	r0, [r5], #-0
     b38:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     b3c:	000e030b 	andeq	r0, lr, fp, lsl #6
     b40:	00160600 	andseq	r0, r6, r0, lsl #12
     b44:	0b3a0e03 	bleq	e84358 <__RW_SIZE__+0xe83dd8>
     b48:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     b4c:	24070000 	strcs	r0, [r7], #-0
     b50:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     b54:	0008030b 	andeq	r0, r8, fp, lsl #6
     b58:	01130800 	tsteq	r3, r0, lsl #16
     b5c:	0b3a050b 	bleq	e81f90 <__RW_SIZE__+0xe81a10>
     b60:	13010b3b 	movwne	r0, #6971	; 0x1b3b
     b64:	0d090000 	stceq	0, cr0, [r9, #-0]
     b68:	3a0e0300 	bcc	381770 <__RW_SIZE__+0x3811f0>
     b6c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     b70:	000b3813 	andeq	r3, fp, r3, lsl r8
     b74:	000d0a00 	andeq	r0, sp, r0, lsl #20
     b78:	0b3a0e03 	bleq	e8438c <__RW_SIZE__+0xe83e0c>
     b7c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     b80:	00000538 	andeq	r0, r0, r8, lsr r5
     b84:	03000d0b 	movweq	r0, #3339	; 0xd0b
     b88:	3b0b3a08 	blcc	2cf3b0 <__RW_SIZE__+0x2cee30>
     b8c:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
     b90:	0c000005 	stceq	0, cr0, [r0], {5}
     b94:	13490101 	movtne	r0, #37121	; 0x9101
     b98:	00001301 	andeq	r1, r0, r1, lsl #6
     b9c:	4900210d 	stmdbmi	r0, {r0, r2, r3, r8, sp}
     ba0:	000b2f13 	andeq	r2, fp, r3, lsl pc
     ba4:	00350e00 	eorseq	r0, r5, r0, lsl #28
     ba8:	00001349 	andeq	r1, r0, r9, asr #6
     bac:	4900210f 	stmdbmi	r0, {r0, r1, r2, r3, r8, sp}
     bb0:	00052f13 	andeq	r2, r5, r3, lsl pc
     bb4:	01131000 	tsteq	r3, r0
     bb8:	0b3a0b0b 	bleq	e837ec <__RW_SIZE__+0xe8326c>
     bbc:	1301053b 	movwne	r0, #5435	; 0x153b
     bc0:	0d110000 	ldceq	0, cr0, [r1, #-0]
     bc4:	3a080300 	bcc	2017cc <__RW_SIZE__+0x20124c>
     bc8:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     bcc:	000b3813 	andeq	r3, fp, r3, lsl r8
     bd0:	000d1200 	andeq	r1, sp, r0, lsl #4
     bd4:	0b3a0e03 	bleq	e843e8 <__RW_SIZE__+0xe83e68>
     bd8:	1349053b 	movtne	r0, #38203	; 0x953b
     bdc:	00000b38 	andeq	r0, r0, r8, lsr fp
     be0:	03012e13 	movweq	r2, #7699	; 0x1e13
     be4:	3b0b3a0e 	blcc	2cf424 <__RW_SIZE__+0x2ceea4>
     be8:	20192705 	andscs	r2, r9, r5, lsl #14
     bec:	0013010b 	andseq	r0, r3, fp, lsl #2
     bf0:	00051400 	andeq	r1, r5, r0, lsl #8
     bf4:	0b3a0e03 	bleq	e84408 <__RW_SIZE__+0xe83e88>
     bf8:	1349053b 	movtne	r0, #38203	; 0x953b
     bfc:	2e150000 	cdpcs	0, 1, cr0, cr5, cr0, {0}
     c00:	03193f00 	tsteq	r9, #0, 30
     c04:	3b0b3a0e 	blcc	2cf444 <__RW_SIZE__+0x2ceec4>
     c08:	1119270b 	tstne	r9, fp, lsl #14
     c0c:	40061201 	andmi	r1, r6, r1, lsl #4
     c10:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     c14:	2e160000 	cdpcs	0, 1, cr0, cr6, cr0, {0}
     c18:	03193f01 	tsteq	r9, #1, 30
     c1c:	3b0b3a0e 	blcc	2cf45c <__RW_SIZE__+0x2ceedc>
     c20:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
     c24:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     c28:	97184006 	ldrls	r4, [r8, -r6]
     c2c:	13011942 	movwne	r1, #6466	; 0x1942
     c30:	34170000 	ldrcc	r0, [r7], #-0
     c34:	3a0e0300 	bcc	38183c <__RW_SIZE__+0x3812bc>
     c38:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     c3c:	00180213 	andseq	r0, r8, r3, lsl r2
     c40:	012e1800 	teqeq	lr, r0, lsl #16
     c44:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     c48:	0b3b0b3a 	bleq	ec3938 <__RW_SIZE__+0xec33b8>
     c4c:	01111927 	tsteq	r1, r7, lsr #18
     c50:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     c54:	01194297 			; <UNDEFINED> instruction: 0x01194297
     c58:	19000013 	stmdbne	r0, {r0, r1, r4}
     c5c:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     c60:	0b3b0b3a 	bleq	ec3950 <__RW_SIZE__+0xec33d0>
     c64:	17021349 	strne	r1, [r2, -r9, asr #6]
     c68:	341a0000 	ldrcc	r0, [sl], #-0
     c6c:	3a080300 	bcc	201874 <__RW_SIZE__+0x2012f4>
     c70:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     c74:	00170213 	andseq	r0, r7, r3, lsl r2
     c78:	00341b00 	eorseq	r1, r4, r0, lsl #22
     c7c:	0b3a0803 	bleq	e82c90 <__RW_SIZE__+0xe82710>
     c80:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     c84:	00001802 	andeq	r1, r0, r2, lsl #16
     c88:	3f002e1c 	svccc	0x00002e1c
     c8c:	3a0e0319 	bcc	3818f8 <__RW_SIZE__+0x381378>
     c90:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     c94:	11134919 	tstne	r3, r9, lsl r9
     c98:	40061201 	andmi	r1, r6, r1, lsl #4
     c9c:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     ca0:	2e1d0000 	cdpcs	0, 1, cr0, cr13, cr0, {0}
     ca4:	03193f01 	tsteq	r9, #1, 30
     ca8:	3b0b3a0e 	blcc	2cf4e8 <__RW_SIZE__+0x2cef68>
     cac:	1119270b 	tstne	r9, fp, lsl #14
     cb0:	40061201 	andmi	r1, r6, r1, lsl #4
     cb4:	19429618 	stmdbne	r2, {r3, r4, r9, sl, ip, pc}^
     cb8:	00001301 	andeq	r1, r0, r1, lsl #6
     cbc:	0300051e 	movweq	r0, #1310	; 0x51e
     cc0:	3b0b3a08 	blcc	2cf4e8 <__RW_SIZE__+0x2cef68>
     cc4:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     cc8:	1f000017 	svcne	0x00000017
     ccc:	1331011d 	teqne	r1, #1073741831	; 0x40000007
     cd0:	17550152 			; <UNDEFINED> instruction: 0x17550152
     cd4:	0b590b58 	bleq	1643a3c <__RW_SIZE__+0x16434bc>
     cd8:	00001301 	andeq	r1, r0, r1, lsl #6
     cdc:	31000520 	tstcc	r0, r0, lsr #10
     ce0:	00170213 	andseq	r0, r7, r3, lsl r2
     ce4:	00052100 	andeq	r2, r5, r0, lsl #2
     ce8:	0b1c1331 	bleq	7059b4 <__RW_SIZE__+0x705434>
     cec:	1d220000 	stcne	0, cr0, [r2, #-0]
     cf0:	11133101 	tstne	r3, r1, lsl #2
     cf4:	58061201 	stmdapl	r6, {r0, r9, ip}
     cf8:	000b590b 	andeq	r5, fp, fp, lsl #18
     cfc:	00342300 	eorseq	r2, r4, r0, lsl #6
     d00:	0b3a0e03 	bleq	e84514 <__RW_SIZE__+0xe83f94>
     d04:	1349053b 	movtne	r0, #38203	; 0x953b
     d08:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
     d0c:	01000000 	mrseq	r0, (UNDEF: 0)
     d10:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
     d14:	0e030b13 	vmoveq.32	d3[0], r0
     d18:	01110e1b 	tsteq	r1, fp, lsl lr
     d1c:	17100612 			; <UNDEFINED> instruction: 0x17100612
     d20:	04020000 	streq	r0, [r2], #-0
     d24:	0b0e0301 	bleq	381930 <__RW_SIZE__+0x3813b0>
     d28:	3b0b3a0b 	blcc	2cf55c <__RW_SIZE__+0x2cefdc>
     d2c:	0013010b 	andseq	r0, r3, fp, lsl #2
     d30:	00280300 	eoreq	r0, r8, r0, lsl #6
     d34:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
     d38:	16040000 	strne	r0, [r4], -r0
     d3c:	3a0e0300 	bcc	381944 <__RW_SIZE__+0x3813c4>
     d40:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     d44:	05000013 	streq	r0, [r0, #-19]	; 0xffffffed
     d48:	0b0b0024 	bleq	2c0de0 <__RW_SIZE__+0x2c0860>
     d4c:	0e030b3e 	vmoveq.16	d3[0], r0
     d50:	16060000 	strne	r0, [r6], -r0
     d54:	3a0e0300 	bcc	38195c <__RW_SIZE__+0x3813dc>
     d58:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     d5c:	07000013 	smladeq	r0, r3, r0, r0
     d60:	0b0b0024 	bleq	2c0df8 <__RW_SIZE__+0x2c0878>
     d64:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
     d68:	13080000 	movwne	r0, #32768	; 0x8000
     d6c:	3a050b01 	bcc	143978 <__RW_SIZE__+0x1433f8>
     d70:	010b3b0b 	tsteq	fp, fp, lsl #22
     d74:	09000013 	stmdbeq	r0, {r0, r1, r4}
     d78:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
     d7c:	0b3b0b3a 	bleq	ec3a6c <__RW_SIZE__+0xec34ec>
     d80:	0b381349 	bleq	e05aac <__RW_SIZE__+0xe0552c>
     d84:	0d0a0000 	stceq	0, cr0, [sl, #-0]
     d88:	3a0e0300 	bcc	381990 <__RW_SIZE__+0x381410>
     d8c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     d90:	00053813 	andeq	r3, r5, r3, lsl r8
     d94:	000d0b00 	andeq	r0, sp, r0, lsl #22
     d98:	0b3a0803 	bleq	e82dac <__RW_SIZE__+0xe8282c>
     d9c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     da0:	00000538 	andeq	r0, r0, r8, lsr r5
     da4:	4901010c 	stmdbmi	r1, {r2, r3, r8}
     da8:	00130113 	andseq	r0, r3, r3, lsl r1
     dac:	00210d00 	eoreq	r0, r1, r0, lsl #26
     db0:	0b2f1349 	bleq	bc5adc <__RW_SIZE__+0xbc555c>
     db4:	350e0000 	strcc	r0, [lr, #-0]
     db8:	00134900 	andseq	r4, r3, r0, lsl #18
     dbc:	00210f00 	eoreq	r0, r1, r0, lsl #30
     dc0:	052f1349 	streq	r1, [pc, #-841]!	; a7f <__RW_SIZE__+0x4ff>
     dc4:	13100000 	tstne	r0, #0
     dc8:	3a0b0b01 	bcc	2c39d4 <__RW_SIZE__+0x2c3454>
     dcc:	01053b0b 	tsteq	r5, fp, lsl #22
     dd0:	11000013 	tstne	r0, r3, lsl r0
     dd4:	0803000d 	stmdaeq	r3, {r0, r2, r3}
     dd8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     ddc:	0b381349 	bleq	e05b08 <__RW_SIZE__+0xe05588>
     de0:	0d120000 	ldceq	0, cr0, [r2, #-0]
     de4:	3a0e0300 	bcc	3819ec <__RW_SIZE__+0x38146c>
     de8:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     dec:	000b3813 	andeq	r3, fp, r3, lsl r8
     df0:	000f1300 	andeq	r1, pc, r0, lsl #6
     df4:	00000b0b 	andeq	r0, r0, fp, lsl #22
     df8:	0b000f14 	bleq	4a50 <__RW_SIZE__+0x44d0>
     dfc:	0013490b 	andseq	r4, r3, fp, lsl #18
     e00:	00261500 	eoreq	r1, r6, r0, lsl #10
     e04:	00001349 	andeq	r1, r0, r9, asr #6
     e08:	03011316 	movweq	r1, #4886	; 0x1316
     e0c:	3a0b0b0e 	bcc	2c3a4c <__RW_SIZE__+0x2c34cc>
     e10:	010b3b0b 	tsteq	fp, fp, lsl #22
     e14:	17000013 	smladne	r0, r3, r0, r0
     e18:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
     e1c:	0b381349 	bleq	e05b48 <__RW_SIZE__+0xe055c8>
     e20:	00001934 	andeq	r1, r0, r4, lsr r9
     e24:	3f012e18 	svccc	0x00012e18
     e28:	3a0e0319 	bcc	381a94 <__RW_SIZE__+0x381514>
     e2c:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     e30:	010b2019 	tsteq	fp, r9, lsl r0
     e34:	19000013 	stmdbne	r0, {r0, r1, r4}
     e38:	08030005 	stmdaeq	r3, {r0, r2}
     e3c:	0b3b0b3a 	bleq	ec3b2c <__RW_SIZE__+0xec35ac>
     e40:	00001349 	andeq	r1, r0, r9, asr #6
     e44:	3f002e1a 	svccc	0x00002e1a
     e48:	3a0e0319 	bcc	381ab4 <__RW_SIZE__+0x381534>
     e4c:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     e50:	20134919 	andscs	r4, r3, r9, lsl r9
     e54:	1b00000b 	blne	e88 <__RW_SIZE__+0x908>
     e58:	0e03012e 	adfeqsp	f0, f3, #0.5
     e5c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     e60:	0b201927 	bleq	807304 <__RW_SIZE__+0x806d84>
     e64:	00001301 	andeq	r1, r0, r1, lsl #6
     e68:	0300051c 	movweq	r0, #1308	; 0x51c
     e6c:	3b0b3a0e 	blcc	2cf6ac <__RW_SIZE__+0x2cf12c>
     e70:	00134905 	andseq	r4, r3, r5, lsl #18
     e74:	012e1d00 	teqeq	lr, r0, lsl #26
     e78:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     e7c:	0b3b0b3a 	bleq	ec3b6c <__RW_SIZE__+0xec35ec>
     e80:	01111927 	tsteq	r1, r7, lsr #18
     e84:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     e88:	01194296 			; <UNDEFINED> instruction: 0x01194296
     e8c:	1e000013 	mcrne	0, 0, r0, cr0, cr3, {0}
     e90:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     e94:	0b3b0b3a 	bleq	ec3b84 <__RW_SIZE__+0xec3604>
     e98:	17021349 	strne	r1, [r2, -r9, asr #6]
     e9c:	341f0000 	ldrcc	r0, [pc], #-0	; ea4 <__RW_SIZE__+0x924>
     ea0:	3a080300 	bcc	201aa8 <__RW_SIZE__+0x201528>
     ea4:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     ea8:	00170213 	andseq	r0, r7, r3, lsl r2
     eac:	00342000 	eorseq	r2, r4, r0
     eb0:	0b3a0e03 	bleq	e846c4 <__RW_SIZE__+0xe84144>
     eb4:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     eb8:	00001702 	andeq	r1, r0, r2, lsl #14
     ebc:	03000521 	movweq	r0, #1313	; 0x521
     ec0:	3b0b3a0e 	blcc	2cf700 <__RW_SIZE__+0x2cf180>
     ec4:	0013490b 	andseq	r4, r3, fp, lsl #18
     ec8:	012e2200 	teqeq	lr, r0, lsl #4
     ecc:	01111331 	tsteq	r1, r1, lsr r3
     ed0:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     ed4:	01194297 			; <UNDEFINED> instruction: 0x01194297
     ed8:	23000013 	movwcs	r0, #19
     edc:	13310005 	teqne	r1, #5
     ee0:	00001802 	andeq	r1, r0, r2, lsl #16
     ee4:	31000524 	tstcc	r0, r4, lsr #10
     ee8:	00170213 	andseq	r0, r7, r3, lsl r2
     eec:	011d2500 	tsteq	sp, r0, lsl #10
     ef0:	01521331 	cmpeq	r2, r1, lsr r3
     ef4:	0b581755 	bleq	1606c50 <__RW_SIZE__+0x16066d0>
     ef8:	00000b59 	andeq	r0, r0, r9, asr fp
     efc:	3f012e26 	svccc	0x00012e26
     f00:	3a0e0319 	bcc	381b6c <__RW_SIZE__+0x3815ec>
     f04:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     f08:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
     f0c:	97184006 	ldrls	r4, [r8, -r6]
     f10:	13011942 	movwne	r1, #6466	; 0x1942
     f14:	05270000 	streq	r0, [r7, #-0]!
     f18:	3a080300 	bcc	201b20 <__RW_SIZE__+0x2015a0>
     f1c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     f20:	00180213 	andseq	r0, r8, r3, lsl r2
     f24:	00182800 	andseq	r2, r8, r0, lsl #16
     f28:	34290000 	strtcc	r0, [r9], #-0
     f2c:	3a080300 	bcc	201b34 <__RW_SIZE__+0x2015b4>
     f30:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     f34:	00180213 	andseq	r0, r8, r3, lsl r2
     f38:	00342a00 	eorseq	r2, r4, r0, lsl #20
     f3c:	0b3a0e03 	bleq	e84750 <__RW_SIZE__+0xe841d0>
     f40:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     f44:	00001802 	andeq	r1, r0, r2, lsl #16
     f48:	31011d2b 	tstcc	r1, fp, lsr #26
     f4c:	55015213 	strpl	r5, [r1, #-531]	; 0xfffffded
     f50:	590b5817 	stmdbpl	fp, {r0, r1, r2, r4, fp, ip, lr}
     f54:	0013010b 	andseq	r0, r3, fp, lsl #2
     f58:	82892c00 	addhi	r2, r9, #0, 24
     f5c:	01110101 	tsteq	r1, r1, lsl #2
     f60:	00001331 	andeq	r1, r0, r1, lsr r3
     f64:	01828a2d 	orreq	r8, r2, sp, lsr #20
     f68:	91180200 	tstls	r8, r0, lsl #4
     f6c:	00001842 	andeq	r1, r0, r2, asr #16
     f70:	31002e2e 	tstcc	r0, lr, lsr #28
     f74:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     f78:	97184006 	ldrls	r4, [r8, -r6]
     f7c:	00001942 	andeq	r1, r0, r2, asr #18
     f80:	3f012e2f 	svccc	0x00012e2f
     f84:	3a0e0319 	bcc	381bf0 <__RW_SIZE__+0x381670>
     f88:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     f8c:	11134919 	tstne	r3, r9, lsl r9
     f90:	40061201 	andmi	r1, r6, r1, lsl #4
     f94:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     f98:	00001301 	andeq	r1, r0, r1, lsl #6
     f9c:	03003430 	movweq	r3, #1072	; 0x430
     fa0:	3b0b3a08 	blcc	2cf7c8 <__RW_SIZE__+0x2cf248>
     fa4:	0013490b 	andseq	r4, r3, fp, lsl #18
     fa8:	001d3100 	andseq	r3, sp, r0, lsl #2
     fac:	01111331 	tsteq	r1, r1, lsr r3
     fb0:	0b580612 	bleq	1602800 <__RW_SIZE__+0x1602280>
     fb4:	00000b59 	andeq	r0, r0, r9, asr fp
     fb8:	03000532 	movweq	r0, #1330	; 0x532
     fbc:	3b0b3a08 	blcc	2cf7e4 <__RW_SIZE__+0x2cf264>
     fc0:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     fc4:	33000017 	movwcc	r0, #23
     fc8:	13310005 	teqne	r1, #5
     fcc:	00000b1c 	andeq	r0, r0, ip, lsl fp
     fd0:	31011d34 	tstcc	r1, r4, lsr sp
     fd4:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     fd8:	590b5806 	stmdbpl	fp, {r1, r2, fp, ip, lr}
     fdc:	3500000b 	strcc	r0, [r0, #-11]
     fe0:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     fe4:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     fe8:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
     fec:	0000193c 	andeq	r1, r0, ip, lsr r9
     ff0:	3f012e36 	svccc	0x00012e36
     ff4:	3a0e0319 	bcc	381c60 <__RW_SIZE__+0x3816e0>
     ff8:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     ffc:	3c134919 	ldccc	9, cr4, [r3], {25}
    1000:	37000019 	smladcc	r0, r9, r0, r0
    1004:	13490005 	movtne	r0, #36869	; 0x9005
    1008:	01000000 	mrseq	r0, (UNDEF: 0)
    100c:	06100011 			; <UNDEFINED> instruction: 0x06100011
    1010:	01120111 	tsteq	r2, r1, lsl r1
    1014:	081b0803 	ldmdaeq	fp, {r0, r1, fp}
    1018:	05130825 	ldreq	r0, [r3, #-2085]	; 0xfffff7db
    101c:	Address 0x0000101c is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
   c:	00000000 	andeq	r0, r0, r0
  10:	080031ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, ip, sp}
  14:	00000058 	andeq	r0, r0, r8, asr r0
	...
  20:	0000001c 	andeq	r0, r0, ip, lsl r0
  24:	01cb0002 	biceq	r0, fp, r2
  28:	00040000 	andeq	r0, r4, r0
  2c:	00000000 	andeq	r0, r0, r0
  30:	08003244 	stmdaeq	r0, {r2, r6, r9, ip, sp}
  34:	000000a2 	andeq	r0, r0, r2, lsr #1
	...
  40:	0000001c 	andeq	r0, r0, ip, lsl r0
  44:	06d40002 	ldrbeq	r0, [r4], r2
  48:	00040000 	andeq	r0, r4, r0
  4c:	00000000 	andeq	r0, r0, r0
  50:	080032e8 	stmdaeq	r0, {r3, r5, r6, r7, r9, ip, sp}
  54:	0000029a 	muleq	r0, sl, r2
	...
  60:	0000001c 	andeq	r0, r0, ip, lsl r0
  64:	0b100002 	bleq	400074 <__RW_SIZE__+0x3ffaf4>
  68:	00040000 	andeq	r0, r4, r0
  6c:	00000000 	andeq	r0, r0, r0
  70:	08003584 	stmdaeq	r0, {r2, r7, r8, sl, ip, sp}
  74:	0000015e 	andeq	r0, r0, lr, asr r1
	...
  80:	0000001c 	andeq	r0, r0, ip, lsl r0
  84:	11fe0002 	mvnsne	r0, r2
  88:	00040000 	andeq	r0, r4, r0
  8c:	00000000 	andeq	r0, r0, r0
  90:	080036e4 	stmdaeq	r0, {r2, r5, r6, r7, r9, sl, ip, sp}
  94:	00000072 	andeq	r0, r0, r2, ror r0
	...
  a0:	0000001c 	andeq	r0, r0, ip, lsl r0
  a4:	13f90002 	mvnsne	r0, #2
  a8:	00040000 	andeq	r0, r4, r0
  ac:	00000000 	andeq	r0, r0, r0
  b0:	08003758 	stmdaeq	r0, {r3, r4, r6, r8, r9, sl, ip, sp}
  b4:	00000146 	andeq	r0, r0, r6, asr #2
	...
  c0:	0000001c 	andeq	r0, r0, ip, lsl r0
  c4:	17ea0002 	strbne	r0, [sl, r2]!
  c8:	00040000 	andeq	r0, r4, r0
  cc:	00000000 	andeq	r0, r0, r0
  d0:	080038a0 	stmdaeq	r0, {r5, r7, fp, ip, sp}
  d4:	00000044 	andeq	r0, r0, r4, asr #32
	...
  e0:	0000001c 	andeq	r0, r0, ip, lsl r0
  e4:	18e90002 	stmiane	r9!, {r1}^
  e8:	00040000 	andeq	r0, r4, r0
  ec:	00000000 	andeq	r0, r0, r0
  f0:	080038e4 	stmdaeq	r0, {r2, r5, r6, r7, fp, ip, sp}
  f4:	000003f2 	strdeq	r0, [r0], -r2
	...
 100:	0000001c 	andeq	r0, r0, ip, lsl r0
 104:	2b6c0002 	blcs	1b00114 <__RW_SIZE__+0x1affb94>
 108:	00040000 	andeq	r0, r4, r0
 10c:	00000000 	andeq	r0, r0, r0
 110:	08003cd8 	stmdaeq	r0, {r3, r4, r6, r7, sl, fp, ip, sp}
 114:	000000c8 	andeq	r0, r0, r8, asr #1
	...
 120:	0000001c 	andeq	r0, r0, ip, lsl r0
 124:	2cf00002 	ldclcs	0, cr0, [r0], #8
 128:	00040000 	andeq	r0, r4, r0
 12c:	00000000 	andeq	r0, r0, r0
 130:	08003da0 	stmdaeq	r0, {r5, r7, r8, sl, fp, ip, sp}
 134:	0000037c 	andeq	r0, r0, ip, ror r3
	...
 140:	0000001c 	andeq	r0, r0, ip, lsl r0
 144:	35450002 	strbcc	r0, [r5, #-2]
 148:	00040000 	andeq	r0, r4, r0
 14c:	00000000 	andeq	r0, r0, r0
 150:	08004120 	stmdaeq	r0, {r5, r8, lr}
 154:	0000020a 	andeq	r0, r0, sl, lsl #4
	...
 160:	0000001c 	andeq	r0, r0, ip, lsl r0
 164:	3d270002 	stccc	0, cr0, [r7, #-8]!
 168:	00040000 	andeq	r0, r4, r0
 16c:	00000000 	andeq	r0, r0, r0
 170:	08003000 	stmdaeq	r0, {ip, sp}
 174:	000001ec 	andeq	r0, r0, ip, ror #3
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000a3 	andeq	r0, r0, r3, lsr #1
   4:	007f0002 	rsbseq	r0, pc, r2
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	43010000 	movwmi	r0, #4096	; 0x1000
  1c:	6f435c3a 	svcvs	0x00435c3a
  20:	6f536564 	svcvs	0x00536564
  24:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
  28:	535c7972 	cmppl	ip, #1867776	; 0x1c8000
  2c:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
  30:	20797265 	rsbscs	r7, r9, r5, ror #4
  34:	202b2b47 	eorcs	r2, fp, r7, asr #22
  38:	6574694c 	ldrbvs	r6, [r4, #-2380]!	; 0xfffff6b4
  3c:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
  40:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
  44:	61652d65 	cmnvs	r5, r5, ror #26
  48:	692f6962 	stmdbvs	pc!, {r1, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
  4c:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  50:	00006564 	andeq	r6, r0, r4, ror #10
  54:	636f6c63 	cmnvs	pc, #25344	; 0x6300
  58:	00632e6b 	rsbeq	r2, r3, fp, ror #28
  5c:	73000000 	movwvc	r0, #0
  60:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
  64:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
  68:	0000682e 	andeq	r6, r0, lr, lsr #16
  6c:	74730000 	ldrbtvc	r0, [r3], #-0
  70:	746e6964 	strbtvc	r6, [lr], #-2404	; 0xfffff69c
  74:	0100682e 	tsteq	r0, lr, lsr #16
  78:	6f630000 	svcvs	0x00630000
  7c:	635f6572 	cmpvs	pc, #478150656	; 0x1c800000
  80:	682e336d 	stmdavs	lr!, {r0, r2, r3, r5, r6, r8, r9, ip, sp}
  84:	00000000 	andeq	r0, r0, r0
  88:	02050000 	andeq	r0, r5, #0
  8c:	080031ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, ip, sp}
  90:	21671315 	cmncs	r7, r5, lsl r3
  94:	212d2f2d 	teqcs	sp, sp, lsr #30
  98:	001f2121 	andseq	r2, pc, r1, lsr #2
  9c:	3d010402 	cfstrscc	mvf0, [r1, #-8]
  a0:	07029f75 	smlsdxeq	r2, r5, pc, r9	; <UNPREDICTABLE>
  a4:	e2010100 	and	r0, r1, #0, 2
  a8:	02000000 	andeq	r0, r0, #0
  ac:	00006500 	andeq	r6, r0, r0, lsl #10
  b0:	fb010200 	blx	408ba <__RW_SIZE__+0x4033a>
  b4:	01000d0e 	tsteq	r0, lr, lsl #26
  b8:	00010101 	andeq	r0, r1, r1, lsl #2
  bc:	00010000 	andeq	r0, r1, r0
  c0:	3a430100 	bcc	10c04c8 <__RW_SIZE__+0x10bff48>
  c4:	646f435c 	strbtvs	r4, [pc], #-860	; cc <__ZI_SIZE__+0x70>
  c8:	756f5365 	strbvc	r5, [pc, #-869]!	; fffffd6b <MSP_BASE+0xdfffad6b>
  cc:	72656372 	rsbvc	r6, r5, #-939524095	; 0xc8000001
  d0:	6f535c79 	svcvs	0x00535c79
  d4:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
  d8:	47207972 			; <UNDEFINED> instruction: 0x47207972
  dc:	4c202b2b 	stcmi	11, cr2, [r0], #-172	; 0xffffff54
  e0:	2f657469 	svccs	0x00657469
  e4:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  e8:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
  ec:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
  f0:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
  f4:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
  f8:	63000065 	movwvs	r0, #101	; 0x65
  fc:	5f65726f 	svcpl	0x0065726f
 100:	2e336d63 	cdpcs	13, 3, cr6, cr3, cr3, {3}
 104:	00000063 	andeq	r0, r0, r3, rrx
 108:	64747300 	ldrbtvs	r7, [r4], #-768	; 0xfffffd00
 10c:	2e746e69 	cdpcs	14, 7, cr6, cr4, cr9, {3}
 110:	00010068 	andeq	r0, r1, r8, rrx
 114:	05000000 	streq	r0, [r0, #-0]
 118:	00324402 	eorseq	r4, r2, r2, lsl #8
 11c:	03bf0308 			; <UNDEFINED> instruction: 0x03bf0308
 120:	034e1501 	movteq	r1, #58625	; 0xe501
 124:	4c13010c 	ldfmis	f0, [r3], {12}
 128:	15010c03 	strne	r0, [r1, #-3075]	; 0xfffff3fd
 12c:	010c034e 	tsteq	ip, lr, asr #6
 130:	0a034c13 	beq	d3184 <__RW_SIZE__+0xd2c04>
 134:	03301501 	teqeq	r0, #4194304	; 0x400000
 138:	03132e0a 	tsteq	r3, #10, 28	; 0xa0
 13c:	30154a0b 	andscc	r4, r5, fp, lsl #20
 140:	132e0a03 	teqne	lr, #12288	; 0x3000
 144:	154a0b03 	strbne	r0, [sl, #-2819]	; 0xfffff4fd
 148:	2e0a0330 	mcrcs	3, 0, r0, cr10, cr0, {1}
 14c:	4a0b0313 	bmi	2c0da0 <__RW_SIZE__+0x2c0820>
 150:	0a033015 	beq	cc1ac <__RW_SIZE__+0xcbc2c>
 154:	0d03132e 	stceq	3, cr1, [r3, #-184]	; 0xffffff48
 158:	0322154a 	teqeq	r2, #310378496	; 0x12800000
 15c:	2215200b 	andscs	r2, r5, #11
 160:	15200b03 	strne	r0, [r0, #-2819]!	; 0xfffff4fd
 164:	200b0322 	andcs	r0, fp, r2, lsr #6
 168:	0b033015 	bleq	cc1c4 <__RW_SIZE__+0xcbc44>
 16c:	0330152e 	teqeq	r0, #192937984	; 0xb800000
 170:	30152e0b 	andscc	r2, r5, fp, lsl #28
 174:	152e0b03 	strne	r0, [lr, #-2819]!	; 0xfffff4fd
 178:	2e0c0330 	mcrcs	3, 0, r0, cr12, cr0, {1}
 17c:	0c033e15 	stceq	14, cr3, [r3], {21}
 180:	033e1520 	teqeq	lr, #32, 10	; 0x8000000
 184:	3015200c 	andscc	r2, r5, ip
 188:	01000102 	tsteq	r0, r2, lsl #2
 18c:	00012f01 	andeq	r2, r1, r1, lsl #30
 190:	7d000200 	sfmvc	f0, 4, [r0, #-0]
 194:	02000000 	andeq	r0, r0, #0
 198:	0d0efb01 	vstreq	d15, [lr, #-4]
 19c:	01010100 	mrseq	r0, (UNDEF: 17)
 1a0:	00000001 	andeq	r0, r0, r1
 1a4:	01000001 	tsteq	r0, r1
 1a8:	435c3a43 	cmpmi	ip, #274432	; 0x43000
 1ac:	5365646f 	cmnpl	r5, #1862270976	; 0x6f000000
 1b0:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
 1b4:	5c797265 	lfmpl	f7, 2, [r9], #-404	; 0xfffffe6c
 1b8:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
 1bc:	79726563 	ldmdbvc	r2!, {r0, r1, r5, r6, r8, sl, sp, lr}^
 1c0:	2b2b4720 	blcs	ad1e48 <__RW_SIZE__+0xad18c8>
 1c4:	74694c20 	strbtvc	r4, [r9], #-3104	; 0xfffff3e0
 1c8:	72612f65 	rsbvc	r2, r1, #404	; 0x194
 1cc:	6f6e2d6d 	svcvs	0x006e2d6d
 1d0:	652d656e 	strvs	r6, [sp, #-1390]!	; 0xfffffa92
 1d4:	2f696261 	svccs	0x00696261
 1d8:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
 1dc:	00656475 	rsbeq	r6, r5, r5, ror r4
 1e0:	63326900 	teqvs	r2, #0, 18
 1e4:	0000632e 	andeq	r6, r0, lr, lsr #6
 1e8:	74730000 	ldrbtvc	r0, [r3], #-0
 1ec:	746e6964 	strbtvc	r6, [lr], #-2404	; 0xfffff69c
 1f0:	0100682e 	tsteq	r0, lr, lsr #16
 1f4:	74730000 	ldrbtvc	r0, [r3], #-0
 1f8:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
 1fc:	2e783031 	mrccs	0, 3, r3, cr8, cr1, {1}
 200:	00000068 	andeq	r0, r0, r8, rrx
 204:	726f6300 	rsbvc	r6, pc, #0, 6
 208:	6d635f65 	stclvs	15, cr5, [r3, #-404]!	; 0xfffffe6c
 20c:	00682e33 	rsbeq	r2, r8, r3, lsr lr
 210:	00000000 	andeq	r0, r0, r0
 214:	e8020500 	stmda	r2, {r8, sl}
 218:	03080032 	movweq	r0, #32818	; 0x8032
 21c:	54240109 	strtpl	r0, [r4], #-265	; 0xfffffef7
 220:	1f213e24 	svcne	0x00213e24
 224:	0402003d 	streq	r0, [r2], #-61	; 0xffffffc3
 228:	06580602 	ldrbeq	r0, [r8], -r2, lsl #12
 22c:	3d1f5975 	ldccc	9, cr5, [pc, #-468]	; 60 <__ZI_SIZE__+0x4>
 230:	02040200 	andeq	r0, r4, #0, 4
 234:	75065806 	strvc	r5, [r6, #-2054]	; 0xfffff7fa
 238:	223f1b5d 	eorscs	r1, pc, #95232	; 0x17400
 23c:	2c223d2c 	stccs	13, cr3, [r2], #-176	; 0xffffff50
 240:	3d2d213d 	stfccs	f2, [sp, #-244]!	; 0xffffff0c
 244:	3f3e2c22 	svccc	0x003e2c22
 248:	5622752b 	strtpl	r7, [r2], -fp, lsr #10
 24c:	1d233931 	stcne	9, cr3, [r3, #-196]!	; 0xffffff3c
 250:	22211f21 	eorcs	r1, r1, #33, 30	; 0x84
 254:	59596722 	ldmdbpl	r9, {r1, r5, r8, r9, sl, sp, lr}^
 258:	0200215b 	andeq	r2, r0, #-1073741802	; 0xc0000016
 25c:	4a060104 	bmi	180674 <__RW_SIZE__+0x1800f4>
 260:	1f217606 	svcne	0x00217606
 264:	01040200 	mrseq	r0, R12_usr
 268:	002f764b 	eoreq	r7, pc, fp, asr #12
 26c:	06010402 	streq	r0, [r1], -r2, lsl #8
 270:	2c770620 	ldclcs	6, cr0, [r7], #-128	; 0xffffff80
 274:	02001f23 	andeq	r1, r0, #35, 30	; 0x8c
 278:	76210104 	strtvc	r0, [r1], -r4, lsl #2
 27c:	0402002f 	streq	r0, [r2], #-47	; 0xffffffd1
 280:	06200601 	strteq	r0, [r0], -r1, lsl #12
 284:	001f2176 	andseq	r2, pc, r6, ror r1	; <UNPREDICTABLE>
 288:	4b010402 	blmi	41298 <__RW_SIZE__+0x40d18>
 28c:	6c034d3d 	stcvs	13, cr4, [r3], {61}	; 0x3d
 290:	1f21ae01 	svcne	0x0021ae01
 294:	852f764b 	strhi	r7, [pc, #-1611]!	; fffffc51 <MSP_BASE+0xdfffac51>
 298:	211f231e 	tstcs	pc, lr, lsl r3	; <UNPREDICTABLE>
 29c:	21842f76 	orrcs	r2, r4, r6, ror pc
 2a0:	31424b1f 	cmpcc	r2, pc, lsl fp
 2a4:	ae016703 	cdpge	7, 0, cr6, cr1, cr3, {0}
 2a8:	764b1f21 	strbvc	r1, [fp], -r1, lsr #30
 2ac:	231e852f 	tstcs	lr, #197132288	; 0xbc00000
 2b0:	2f76211f 	svccs	0x0076211f
 2b4:	4b1f2184 	blmi	7c88cc <__RW_SIZE__+0x7c834c>
 2b8:	023c0b03 	eorseq	r0, ip, #3072	; 0xc00
 2bc:	01010001 	tsteq	r1, r1
 2c0:	00000116 	andeq	r0, r0, r6, lsl r1
 2c4:	007d0002 	rsbseq	r0, sp, r2
 2c8:	01020000 	mrseq	r0, (UNDEF: 2)
 2cc:	000d0efb 	strdeq	r0, [sp], -fp
 2d0:	01010101 	tsteq	r1, r1, lsl #2
 2d4:	01000000 	mrseq	r0, (UNDEF: 0)
 2d8:	43010000 	movwmi	r0, #4096	; 0x1000
 2dc:	6f435c3a 	svcvs	0x00435c3a
 2e0:	6f536564 	svcvs	0x00536564
 2e4:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
 2e8:	535c7972 	cmppl	ip, #1867776	; 0x1c8000
 2ec:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
 2f0:	20797265 	rsbscs	r7, r9, r5, ror #4
 2f4:	202b2b47 	eorcs	r2, fp, r7, asr #22
 2f8:	6574694c 	ldrbvs	r6, [r4, #-2380]!	; 0xfffff6b4
 2fc:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
 300:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
 304:	61652d65 	cmnvs	r5, r5, ror #26
 308:	692f6962 	stmdbvs	pc!, {r1, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
 30c:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
 310:	00006564 	andeq	r6, r0, r4, ror #10
 314:	2e79656b 	cdpcs	5, 7, cr6, cr9, cr11, {3}
 318:	00000063 	andeq	r0, r0, r3, rrx
 31c:	726f6300 	rsbvc	r6, pc, #0, 6
 320:	6d635f65 	stclvs	15, cr5, [r3, #-404]!	; 0xfffffe6c
 324:	00682e33 	rsbeq	r2, r8, r3, lsr lr
 328:	73000000 	movwvc	r0, #0
 32c:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
 330:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
 334:	0000682e 	andeq	r6, r0, lr, lsr #16
 338:	74730000 	ldrbtvc	r0, [r3], #-0
 33c:	746e6964 	strbtvc	r6, [lr], #-2404	; 0xfffff69c
 340:	0100682e 	tsteq	r0, lr, lsr #16
 344:	00000000 	andeq	r0, r0, r0
 348:	35840205 	strcc	r0, [r4, #517]	; 0x205
 34c:	13150800 	tstne	r5, #0, 16
 350:	033d2d59 	teqeq	sp, #5696	; 0x1640
 354:	030e9e0b 	movweq	r9, #60939	; 0xee0b
 358:	032cf20d 	msreq	CPSR_fs, #-805306368	; 0xd0000000
 35c:	03312e0c 	teqeq	r1, #12, 28	; 0xc0
 360:	0d030166 	stfeqs	f0, [r3, #-408]	; 0xfffffe68
 364:	10032cf2 	strdne	r2, [r3], -r2	; <UNPREDICTABLE>
 368:	03312f2e 	teqeq	r1, #46, 30	; 0xb8
 36c:	0d030161 	stfeqs	f0, [r3, #-388]	; 0xfffffe7c
 370:	17032cf2 			; <UNDEFINED> instruction: 0x17032cf2
 374:	2131302e 	teqcs	r1, lr, lsr #32
 378:	b8030204 	stmdalt	r3, {r2, r9}
 37c:	0104200b 	tsteq	r4, fp
 380:	6674e103 	ldrbtvs	lr, [r4], -r3, lsl #2
 384:	9f030204 	svcls	0x00030204
 388:	01042e0b 	tsteq	r4, fp, lsl #28
 38c:	2e74e103 	expcss	f6, f3
 390:	66034c67 	strvs	r4, [r3], -r7, ror #24
 394:	3d2a5c3c 	stccc	12, cr5, [sl, #-240]!	; 0xffffff10
 398:	233f2b23 	teqcs	pc, #35840	; 0x8c00
 39c:	2d3d5b1d 	fldmdbxcs	sp!, {d5-d18}	;@ Deprecated
 3a0:	3d1c4059 	ldccc	0, cr4, [ip, #-356]	; 0xfffffe9c
 3a4:	d5030204 	strle	r0, [r3, #-516]	; 0xfffffdfc
 3a8:	0104200b 	tsteq	r4, fp
 3ac:	2e74ab03 	vaddcs.f64	d26, d4, d3
 3b0:	d5030204 	strle	r0, [r3, #-516]	; 0xfffffdfc
 3b4:	0104200b 	tsteq	r4, fp
 3b8:	4a74ab03 	bmi	1d2afcc <__RW_SIZE__+0x1d2aa4c>
 3bc:	03020423 	movweq	r0, #9251	; 0x2423
 3c0:	04200bd2 	strteq	r0, [r0], #-3026	; 0xfffff42e
 3c4:	74b20301 	ldrtvc	r0, [r2], #769	; 0x301
 3c8:	0302042e 	movweq	r0, #9262	; 0x242e
 3cc:	044a0b99 	strbeq	r0, [sl], #-2969	; 0xfffff467
 3d0:	74f10301 	ldrbtvc	r0, [r1], #769	; 0x301
 3d4:	00030220 	andeq	r0, r3, r0, lsr #4
 3d8:	009b0101 	addseq	r0, fp, r1, lsl #2
 3dc:	00020000 	andeq	r0, r2, r0
 3e0:	0000007d 	andeq	r0, r0, sp, ror r0
 3e4:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
 3e8:	0101000d 	tsteq	r1, sp
 3ec:	00000101 	andeq	r0, r0, r1, lsl #2
 3f0:	00000100 	andeq	r0, r0, r0, lsl #2
 3f4:	5c3a4301 	ldcpl	3, cr4, [sl], #-4
 3f8:	65646f43 	strbvs	r6, [r4, #-3907]!	; 0xfffff0bd
 3fc:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
 400:	79726563 	ldmdbvc	r2!, {r0, r1, r5, r6, r8, sl, sp, lr}^
 404:	756f535c 	strbvc	r5, [pc, #-860]!	; b0 <__ZI_SIZE__+0x54>
 408:	72656372 	rsbvc	r6, r5, #-939524095	; 0xc8000001
 40c:	2b472079 	blcs	11c85f8 <__RW_SIZE__+0x11c8078>
 410:	694c202b 	stmdbvs	ip, {r0, r1, r3, r5, sp}^
 414:	612f6574 	teqvs	pc, r4, ror r5	; <UNPREDICTABLE>
 418:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
 41c:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
 420:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
 424:	636e692f 	cmnvs	lr, #770048	; 0xbc000
 428:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
 42c:	656c0000 	strbvs	r0, [ip, #-0]!
 430:	00632e64 	rsbeq	r2, r3, r4, ror #28
 434:	73000000 	movwvc	r0, #0
 438:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
 43c:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
 440:	0000682e 	andeq	r6, r0, lr, lsr #16
 444:	74730000 	ldrbtvc	r0, [r3], #-0
 448:	746e6964 	strbtvc	r6, [lr], #-2404	; 0xfffff69c
 44c:	0100682e 	tsteq	r0, lr, lsr #16
 450:	6f630000 	svcvs	0x00630000
 454:	635f6572 	cmpvs	pc, #478150656	; 0x1c800000
 458:	682e336d 	stmdavs	lr!, {r0, r2, r3, r5, r6, r8, r9, ip, sp}
 45c:	00000000 	andeq	r0, r0, r0
 460:	02050000 	andeq	r0, r5, #0
 464:	080036e4 	stmdaeq	r0, {r2, r5, r6, r7, r9, sl, ip, sp}
 468:	2d591315 	ldclcs	3, cr1, [r9, #-84]	; 0xffffffac
 46c:	136a833d 	cmnne	sl, #-201326592	; 0xf4000000
 470:	13a213da 			; <UNDEFINED> instruction: 0x13a213da
 474:	01000902 	tsteq	r0, r2, lsl #18
 478:	00010001 	andeq	r0, r1, r1
 47c:	82000200 	andhi	r0, r0, #0, 4
 480:	02000000 	andeq	r0, r0, #0
 484:	0d0efb01 	vstreq	d15, [lr, #-4]
 488:	01010100 	mrseq	r0, (UNDEF: 17)
 48c:	00000001 	andeq	r0, r0, r1
 490:	01000001 	tsteq	r0, r1
 494:	435c3a43 	cmpmi	ip, #274432	; 0x43000
 498:	5365646f 	cmnpl	r5, #1862270976	; 0x6f000000
 49c:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
 4a0:	5c797265 	lfmpl	f7, 2, [r9], #-404	; 0xfffffe6c
 4a4:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
 4a8:	79726563 	ldmdbvc	r2!, {r0, r1, r5, r6, r8, sl, sp, lr}^
 4ac:	2b2b4720 	blcs	ad2134 <__RW_SIZE__+0xad1bb4>
 4b0:	74694c20 	strbtvc	r4, [r9], #-3104	; 0xfffff3e0
 4b4:	72612f65 	rsbvc	r2, r1, #404	; 0x194
 4b8:	6f6e2d6d 	svcvs	0x006e2d6d
 4bc:	652d656e 	strvs	r6, [sp, #-1390]!	; 0xfffffa92
 4c0:	2f696261 	svccs	0x00696261
 4c4:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
 4c8:	00656475 	rsbeq	r6, r5, r5, ror r4
 4cc:	69616d00 	stmdbvs	r1!, {r8, sl, fp, sp, lr}^
 4d0:	00632e6e 	rsbeq	r2, r3, lr, ror #28
 4d4:	73000000 	movwvc	r0, #0
 4d8:	6e696474 	mcrvs	4, 3, r6, cr9, cr4, {3}
 4dc:	00682e74 	rsbeq	r2, r8, r4, ror lr
 4e0:	63000001 	movwvs	r0, #1
 4e4:	5f65726f 	svcpl	0x0065726f
 4e8:	2e336d63 	cdpcs	13, 3, cr6, cr3, cr3, {3}
 4ec:	00000068 	andeq	r0, r0, r8, rrx
 4f0:	76656400 	strbtvc	r6, [r5], -r0, lsl #8
 4f4:	5f656369 	svcpl	0x00656369
 4f8:	76697264 	strbtvc	r7, [r9], -r4, ror #4
 4fc:	682e7265 	stmdavs	lr!, {r0, r2, r5, r6, r9, ip, sp, lr}
 500:	00000000 	andeq	r0, r0, r0
 504:	02050000 	andeq	r0, r5, #0
 508:	08003758 	stmdaeq	r0, {r3, r4, r6, r8, r9, sl, ip, sp}
 50c:	31011303 	tstcc	r1, r3, lsl #6
 510:	0321231d 	teqeq	r1, #1946157056	; 0x74000000
 514:	2f2f206d 	svccs	0x002f206d
 518:	11034c2f 	tstne	r3, pc, lsr #24
 51c:	2e6f0382 	cdpcs	3, 6, cr0, cr15, cr2, {4}
 520:	03201103 	teqeq	r0, #-1073741824	; 0xc0000000
 524:	10032e70 	andne	r2, r3, r0, ror lr
 528:	4b403020 	blmi	100c5b0 <__RW_SIZE__+0x100c030>
 52c:	03741403 	cmneq	r4, #50331648	; 0x3000000
 530:	0e032e72 	mcreq	14, 0, r2, cr3, cr2, {3}
 534:	73032b20 	movwvc	r2, #15136	; 0x3b20
 538:	00304c20 	eorseq	r4, r0, r0, lsr #24
 53c:	06010402 	streq	r0, [r1], -r2, lsl #8
 540:	213e064a 	teqcs	lr, sl, asr #12
 544:	212d212d 	teqcs	sp, sp, lsr #2
 548:	5922852f 	stmdbpl	r2!, {r0, r1, r2, r3, r5, r8, sl, pc}
 54c:	0402003e 	streq	r0, [r2], #-62	; 0xffffffc2
 550:	064a0602 	strbeq	r0, [sl], -r2, lsl #12
 554:	03667003 	cmneq	r6, #3
 558:	305a6612 	subscc	r6, sl, r2, lsl r6
 55c:	01040200 	mrseq	r0, R12_usr
 560:	30064a06 	andcc	r4, r6, r6, lsl #20
 564:	2d212d21 	stccs	13, cr2, [r1, #-132]!	; 0xffffff7c
 568:	22852f21 	addcs	r2, r5, #33, 30	; 0x84
 56c:	02003e59 	andeq	r3, r0, #1424	; 0x590
 570:	4a060204 	bmi	180d88 <__RW_SIZE__+0x180808>
 574:	66700306 	ldrbtvs	r0, [r0], -r6, lsl #6
 578:	01000702 	tsteq	r0, r2, lsl #14
 57c:	00005201 	andeq	r5, r0, r1, lsl #4
 580:	2e000200 	cdpcs	2, 0, cr0, cr0, cr0, {0}
 584:	02000000 	andeq	r0, r0, #0
 588:	0d0efb01 	vstreq	d15, [lr, #-4]
 58c:	01010100 	mrseq	r0, (UNDEF: 17)
 590:	00000001 	andeq	r0, r0, r1
 594:	01000001 	tsteq	r0, r1
 598:	6e757200 	cdpvs	2, 7, cr7, cr5, cr0, {0}
 59c:	656d6974 	strbvs	r6, [sp, #-2420]!	; 0xfffff68c
 5a0:	0000632e 	andeq	r6, r0, lr, lsr #6
 5a4:	6f630000 	svcvs	0x00630000
 5a8:	635f6572 	cmpvs	pc, #478150656	; 0x1c800000
 5ac:	682e336d 	stmdavs	lr!, {r0, r2, r3, r5, r6, r8, r9, ip, sp}
 5b0:	00000000 	andeq	r0, r0, r0
 5b4:	02050000 	andeq	r0, r5, #0
 5b8:	080038a0 	stmdaeq	r0, {r5, r7, fp, ip, sp}
 5bc:	79032715 	stmdbvc	r3, {r0, r2, r4, r8, r9, sl, sp}
 5c0:	4c5b2758 	mrrcmi	7, 5, r2, fp, cr8
 5c4:	00242c3e 	eoreq	r2, r4, lr, lsr ip
 5c8:	03010402 	movweq	r0, #5122	; 0x1402
 5cc:	09023c77 	stmdbeq	r2, {r0, r1, r2, r4, r5, r6, sl, fp, ip, sp}
 5d0:	46010100 	strmi	r0, [r1], -r0, lsl #2
 5d4:	02000002 	andeq	r0, r0, #2
 5d8:	00009900 	andeq	r9, r0, r0, lsl #18
 5dc:	fb010200 	blx	40de6 <__RW_SIZE__+0x40866>
 5e0:	01000d0e 	tsteq	r0, lr, lsl #26
 5e4:	00010101 	andeq	r0, r1, r1, lsl #2
 5e8:	00010000 	andeq	r0, r1, r0
 5ec:	3a430100 	bcc	10c09f4 <__RW_SIZE__+0x10c0474>
 5f0:	646f435c 	strbtvs	r4, [pc], #-860	; 5f8 <__RW_SIZE__+0x78>
 5f4:	756f5365 	strbvc	r5, [pc, #-869]!	; 297 <__ZI_SIZE__+0x23b>
 5f8:	72656372 	rsbvc	r6, r5, #-939524095	; 0xc8000001
 5fc:	6f535c79 	svcvs	0x00535c79
 600:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
 604:	47207972 			; <UNDEFINED> instruction: 0x47207972
 608:	4c202b2b 	stcmi	11, cr2, [r0], #-172	; 0xffffff54
 60c:	2f657469 	svccs	0x00657469
 610:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
 614:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
 618:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
 61c:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
 620:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
 624:	73000065 	movwvc	r0, #101	; 0x65
 628:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
 62c:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
 630:	2e74695f 	mrccs	9, 3, r6, cr4, cr15, {2}
 634:	00000063 	andeq	r0, r0, r3, rrx
 638:	726f6300 	rsbvc	r6, pc, #0, 6
 63c:	6d635f65 	stclvs	15, cr5, [r3, #-404]!	; 0xfffffe6c
 640:	00682e33 	rsbeq	r2, r8, r3, lsr lr
 644:	73000000 	movwvc	r0, #0
 648:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
 64c:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
 650:	0000682e 	andeq	r6, r0, lr, lsr #16
 654:	74730000 	ldrbtvc	r0, [r3], #-0
 658:	746e6964 	strbtvc	r6, [lr], #-2404	; 0xfffff69c
 65c:	0100682e 	tsteq	r0, lr, lsr #16
 660:	65640000 	strbvs	r0, [r4, #-0]!
 664:	65636976 	strbvs	r6, [r3, #-2422]!	; 0xfffff68a
 668:	6972645f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, sl, sp, lr}^
 66c:	2e726576 	mrccs	5, 3, r6, cr2, cr6, {3}
 670:	00000068 	andeq	r0, r0, r8, rrx
 674:	05000000 	streq	r0, [r0, #-0]
 678:	0038e402 	eorseq	lr, r8, r2, lsl #8
 67c:	01250308 	teqeq	r5, r8, lsl #6
 680:	31202b23 	teqcc	r0, r3, lsr #22
 684:	02040200 	andeq	r0, r4, #0, 4
 688:	04020022 	streq	r0, [r2], #-34	; 0xffffffde
 68c:	0200aa02 	andeq	sl, r0, #8192	; 0x2000
 690:	00220204 	eoreq	r0, r2, r4, lsl #4
 694:	2c020402 	cfstrscs	mvf0, [r2], {2}
 698:	4a700340 	bmi	1c013a0 <__RW_SIZE__+0x1c00e20>
 69c:	2a03c921 	bcs	f2b28 <__RW_SIZE__+0xf25a8>
 6a0:	212d13ba 			; <UNDEFINED> instruction: 0x212d13ba
 6a4:	21580c03 	cmpcs	r8, r3, lsl #24
 6a8:	2f2d212d 	svccs	0x002d212d
 6ac:	752e5a03 	strvc	r5, [lr, #-2563]!	; 0xfffff5fd
 6b0:	22087675 	andcs	r7, r8, #122683392	; 0x7500000
 6b4:	ad852556 	cfstr32ge	mvfx2, [r5, #344]	; 0x158
 6b8:	91741d03 	cmnls	r4, r3, lsl #26
 6bc:	03759175 	cmneq	r5, #1073741853	; 0x4000001d
 6c0:	03d78259 	bicseq	r8, r7, #-1879048187	; 0x90000005
 6c4:	2d13e433 	cfldrscs	mvf14, [r3, #-204]	; 0xffffff34
 6c8:	580c0321 	stmdapl	ip, {r0, r5, r8, r9}
 6cc:	03212d13 	teqeq	r1, #1216	; 0x4c0
 6d0:	2d13580c 	ldccs	8, cr5, [r3, #-48]	; 0xffffffd0
 6d4:	580c0321 	stmdapl	ip, {r0, r5, r8, r9}
 6d8:	03212d13 	teqeq	r1, #1216	; 0x4c0
 6dc:	2d13580c 	ldccs	8, cr5, [r3, #-48]	; 0xffffffd0
 6e0:	580c0321 	stmdapl	ip, {r0, r5, r8, r9}
 6e4:	03212d13 	teqeq	r1, #1216	; 0x4c0
 6e8:	0313580e 	tsteq	r3, #917504	; 0xe0000
 6ec:	0321820b 	teqeq	r1, #-1342177280	; 0xb0000000
 6f0:	03213c0b 	teqeq	r1, #2816	; 0xb00
 6f4:	03213c0b 	teqeq	r1, #2816	; 0xb00
 6f8:	03213c0b 	teqeq	r1, #2816	; 0xb00
 6fc:	03213c0b 	teqeq	r1, #2816	; 0xb00
 700:	03213c0b 	teqeq	r1, #2816	; 0xb00
 704:	03213c0b 	teqeq	r1, #2816	; 0xb00
 708:	03213c0b 	teqeq	r1, #2816	; 0xb00
 70c:	03213c0b 	teqeq	r1, #2816	; 0xb00
 710:	03213c0b 	teqeq	r1, #2816	; 0xb00
 714:	03213c0b 	teqeq	r1, #2816	; 0xb00
 718:	03213c0b 	teqeq	r1, #2816	; 0xb00
 71c:	03213c0b 	teqeq	r1, #2816	; 0xb00
 720:	03213c0b 	teqeq	r1, #2816	; 0xb00
 724:	03213c0b 	teqeq	r1, #2816	; 0xb00
 728:	03213c0b 	teqeq	r1, #2816	; 0xb00
 72c:	03213c0b 	teqeq	r1, #2816	; 0xb00
 730:	03213c0b 	teqeq	r1, #2816	; 0xb00
 734:	03213c0b 	teqeq	r1, #2816	; 0xb00
 738:	03213c0c 	teqeq	r1, #12, 24	; 0xc00
 73c:	03213c0c 	teqeq	r1, #12, 24	; 0xc00
 740:	03213c0b 	teqeq	r1, #2816	; 0xb00
 744:	03213c0b 	teqeq	r1, #2816	; 0xb00
 748:	04213c0d 	strteq	r3, [r1], #-3085	; 0xfffff3f3
 74c:	08b40302 	ldmeq	r4!, {r1, r8, r9}
 750:	03010474 	movweq	r0, #5236	; 0x1474
 754:	302e77cc 	eorcc	r7, lr, ip, asr #15
 758:	0302041e 	movweq	r0, #9246	; 0x241e
 75c:	042e08b4 	strteq	r0, [lr], #-2228	; 0xfffff74c
 760:	77cc0301 	strbvc	r0, [ip, r1, lsl #6]
 764:	0204224a 	andeq	r2, r4, #-1610612732	; 0xa0000004
 768:	2008b203 	andcs	fp, r8, r3, lsl #4
 76c:	d0030104 	andle	r0, r3, r4, lsl #2
 770:	0a032e77 	beq	cc154 <__RW_SIZE__+0xcbbd4>
 774:	0c03213c 	stfeqs	f2, [r3], {60}	; 0x3c
 778:	0c03213c 	stfeqs	f2, [r3], {60}	; 0x3c
 77c:	0b03213c 	bleq	c8c74 <__RW_SIZE__+0xc86f4>
 780:	0b03213c 	bleq	c8c78 <__RW_SIZE__+0xc86f8>
 784:	0b03213c 	bleq	c8c7c <__RW_SIZE__+0xc86fc>
 788:	0d03213c 	stfeqs	f2, [r3, #-240]	; 0xffffff10
 78c:	0204213c 	andeq	r2, r4, #60, 2
 790:	5807d903 	stmdapl	r7, {r0, r1, r8, fp, ip, lr, pc}
 794:	a7030104 	strge	r0, [r3, -r4, lsl #2]
 798:	043e2e78 	ldrteq	r2, [lr], #-3704	; 0xfffff188
 79c:	07d70302 	ldrbeq	r0, [r7, r2, lsl #6]
 7a0:	0301042e 	movweq	r0, #5166	; 0x142e
 7a4:	1e2e78a9 	cdpne	8, 2, cr7, cr14, cr9, {5}
 7a8:	d9030204 	stmdble	r3, {r2, r9}
 7ac:	01042007 	tsteq	r4, r7
 7b0:	2e78a903 	cdpcs	9, 7, cr10, cr8, cr3, {0}
 7b4:	0302042c 	movweq	r0, #9260	; 0x242c
 7b8:	042007d9 	strteq	r0, [r0], #-2009	; 0xfffff827
 7bc:	78a90301 	stmiavc	r9!, {r0, r8, r9}
 7c0:	0a03212e 	beq	c8c80 <__RW_SIZE__+0xc8700>
 7c4:	0b03213c 	bleq	c8cbc <__RW_SIZE__+0xc873c>
 7c8:	0b03213c 	bleq	c8cc0 <__RW_SIZE__+0xc8740>
 7cc:	0b03213c 	bleq	c8cc4 <__RW_SIZE__+0xc8744>
 7d0:	0b03213c 	bleq	c8cc8 <__RW_SIZE__+0xc8748>
 7d4:	0b03213c 	bleq	c8ccc <__RW_SIZE__+0xc874c>
 7d8:	0e03213c 	mcreq	1, 0, r2, cr3, cr12, {1}
 7dc:	0204213c 	andeq	r2, r4, #60, 2
 7e0:	58078003 	stmdapl	r7, {r0, r1, pc}
 7e4:	80030104 	andhi	r0, r3, r4, lsl #2
 7e8:	04592e79 	ldrbeq	r2, [r9], #-3705	; 0xfffff187
 7ec:	06ff0302 	ldrbteq	r0, [pc], r2, lsl #6
 7f0:	03010420 	movweq	r0, #5152	; 0x1420
 7f4:	213c7980 	teqcs	ip, r0, lsl #19
 7f8:	ff030204 			; <UNDEFINED> instruction: 0xff030204
 7fc:	01042006 	tsteq	r4, r6
 800:	2e798303 	cdpcs	3, 7, cr8, cr9, cr3, {0}
 804:	213c0a03 	teqcs	ip, r3, lsl #20
 808:	213c0b03 	teqcs	ip, r3, lsl #22
 80c:	213c0b03 	teqcs	ip, r3, lsl #22
 810:	213c0b03 	teqcs	ip, r3, lsl #22
 814:	213c0b03 	teqcs	ip, r3, lsl #22
 818:	01000202 	tsteq	r0, r2, lsl #4
 81c:	00009b01 	andeq	r9, r0, r1, lsl #22
 820:	72000200 	andvc	r0, r0, #0, 4
 824:	02000000 	andeq	r0, r0, #0
 828:	0d0efb01 	vstreq	d15, [lr, #-4]
 82c:	01010100 	mrseq	r0, (UNDEF: 17)
 830:	00000001 	andeq	r0, r0, r1
 834:	01000001 	tsteq	r0, r1
 838:	435c3a43 	cmpmi	ip, #274432	; 0x43000
 83c:	5365646f 	cmnpl	r5, #1862270976	; 0x6f000000
 840:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
 844:	5c797265 	lfmpl	f7, 2, [r9], #-404	; 0xfffffe6c
 848:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
 84c:	79726563 	ldmdbvc	r2!, {r0, r1, r5, r6, r8, sl, sp, lr}^
 850:	2b2b4720 	blcs	ad24d8 <__RW_SIZE__+0xad1f58>
 854:	74694c20 	strbtvc	r4, [r9], #-3104	; 0xfffff3e0
 858:	72612f65 	rsbvc	r2, r1, #404	; 0x194
 85c:	6f6e2d6d 	svcvs	0x006e2d6d
 860:	652d656e 	strvs	r6, [sp, #-1390]!	; 0xfffffa92
 864:	2f696261 	svccs	0x00696261
 868:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
 86c:	00656475 	rsbeq	r6, r5, r5, ror r4
 870:	73797300 	cmnvc	r9, #0, 6
 874:	6b636974 	blvs	18dae4c <__RW_SIZE__+0x18da8cc>
 878:	0000632e 	andeq	r6, r0, lr, lsr #6
 87c:	6f630000 	svcvs	0x00630000
 880:	635f6572 	cmpvs	pc, #478150656	; 0x1c800000
 884:	682e336d 	stmdavs	lr!, {r0, r2, r3, r5, r6, r8, r9, ip, sp}
 888:	00000000 	andeq	r0, r0, r0
 88c:	69647473 	stmdbvs	r4!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^
 890:	682e746e 	stmdavs	lr!, {r1, r2, r3, r5, r6, sl, ip, sp, lr}
 894:	00000100 	andeq	r0, r0, r0, lsl #2
 898:	02050000 	andeq	r0, r5, #0
 89c:	08003cd8 	stmdaeq	r0, {r3, r4, r6, r7, sl, fp, ip, sp}
 8a0:	f3672115 	vbit	d18, d7, d5
 8a4:	5913be21 	ldmdbpl	r3, {r0, r5, r9, sl, fp, ip, sp, pc}
 8a8:	2359133f 	cmpcs	r9, #-67108864	; 0xfc000000
 8ac:	13235913 	teqne	r3, #311296	; 0x4c000
 8b0:	e5672186 	strb	r2, [r7, #-390]!	; 0xfffffe7a
 8b4:	0221211f 	eoreq	r2, r1, #-1073741817	; 0xc0000007
 8b8:	0101000b 	tsteq	r1, fp
 8bc:	0000017f 	andeq	r0, r0, pc, ror r1
 8c0:	007f0002 	rsbseq	r0, pc, r2
 8c4:	01020000 	mrseq	r0, (UNDEF: 2)
 8c8:	000d0efb 	strdeq	r0, [sp], -fp
 8cc:	01010101 	tsteq	r1, r1, lsl #2
 8d0:	01000000 	mrseq	r0, (UNDEF: 0)
 8d4:	43010000 	movwmi	r0, #4096	; 0x1000
 8d8:	6f435c3a 	svcvs	0x00435c3a
 8dc:	6f536564 	svcvs	0x00536564
 8e0:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
 8e4:	535c7972 	cmppl	ip, #1867776	; 0x1c8000
 8e8:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
 8ec:	20797265 	rsbscs	r7, r9, r5, ror #4
 8f0:	202b2b47 	eorcs	r2, fp, r7, asr #22
 8f4:	6574694c 	ldrbvs	r6, [r4, #-2380]!	; 0xfffff6b4
 8f8:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
 8fc:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
 900:	61652d65 	cmnvs	r5, r5, ror #26
 904:	692f6962 	stmdbvs	pc!, {r1, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
 908:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
 90c:	00006564 	andeq	r6, r0, r4, ror #10
 910:	656d6974 	strbvs	r6, [sp, #-2420]!	; 0xfffff68c
 914:	00632e72 	rsbeq	r2, r3, r2, ror lr
 918:	63000000 	movwvs	r0, #0
 91c:	5f65726f 	svcpl	0x0065726f
 920:	2e336d63 	cdpcs	13, 3, cr6, cr3, cr3, {3}
 924:	00000068 	andeq	r0, r0, r8, rrx
 928:	6d747300 	ldclvs	3, cr7, [r4, #-0]
 92c:	31663233 	cmncc	r6, r3, lsr r2
 930:	682e7830 	stmdavs	lr!, {r4, r5, fp, ip, sp, lr}
 934:	00000000 	andeq	r0, r0, r0
 938:	69647473 	stmdbvs	r4!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^
 93c:	682e746e 	stmdavs	lr!, {r1, r2, r3, r5, r6, sl, ip, sp, lr}
 940:	00000100 	andeq	r0, r0, r0, lsl #2
 944:	02050000 	andeq	r0, r5, #0
 948:	08003da0 	stmdaeq	r0, {r5, r7, r8, sl, fp, ip, sp}
 94c:	21011103 	tstcs	r1, r3, lsl #2
 950:	21302c5a 	teqcs	r0, sl, asr ip
 954:	21222a2f 	teqcs	r2, pc, lsr #20
 958:	59592221 	ldmdbpl	r9, {r0, r5, r9, sp}^
 95c:	2d3d153f 	cfldr32cs	mvfx1, [sp, #-252]!	; 0xffffff04
 960:	1e036859 	mcrne	8, 0, r6, cr3, cr9, {2}
 964:	2f5a244a 	svccs	0x005a244a
 968:	2c302a21 	ldccs	10, cr2, [r0], #-132	; 0xffffff7c
 96c:	03212122 	teqeq	r1, #-2147483640	; 0x80000008
 970:	0327207a 	teqeq	r7, #122	; 0x7a
 974:	23352079 	teqcs	r5, #121	; 0x79
 978:	232b312b 	teqcs	fp, #-1073741814	; 0xc000000a
 97c:	4c1e222c 	lfmmi	f2, 4, [lr], {44}	; 0x2c
 980:	0067593e 	rsbeq	r5, r7, lr, lsr r9
 984:	59010402 	stmdbpl	r1, {r1, sl}
 988:	23d74437 	bicscs	r4, r7, #922746880	; 0x37000000
 98c:	00674b1d 	rsbeq	r4, r7, sp, lsl fp
 990:	59010402 	stmdbpl	r1, {r1, sl}
 994:	3367675a 	cmncc	r7, #23592960	; 0x1680000
 998:	2a4e2a25 	bcs	138b234 <__RW_SIZE__+0x138acb4>
 99c:	32562c24 	subscc	r2, r6, #36, 24	; 0x2400
 9a0:	21222b1f 	teqcs	r2, pc, lsl fp
 9a4:	67592221 	ldrbvs	r2, [r9, -r1, lsr #4]
 9a8:	133f5959 	teqne	pc, #1458176	; 0x164000
 9ac:	5f1f2184 	svcpl	0x001f2184
 9b0:	869f1323 	ldrhi	r1, [pc], r3, lsr #6
 9b4:	5a13be13 	bpl	4f0208 <__RW_SIZE__+0x4efc88>
 9b8:	2d213d2c 	stccs	13, cr3, [r1, #-176]!	; 0xffffff50
 9bc:	592d213d 	pushpl	{r0, r2, r3, r4, r5, r8, sp}
 9c0:	32752d3d 	rsbscc	r2, r5, #3904	; 0xf40
 9c4:	2f086721 	svccs	0x00086721
 9c8:	593e1d23 	ldmdbpl	lr!, {r0, r1, r5, r8, sl, fp, ip}
 9cc:	869f1386 	ldrhi	r1, [pc], r6, lsl #7
 9d0:	03020421 	movweq	r0, #9249	; 0x2421
 9d4:	04200aca 	strteq	r0, [r0], #-2762	; 0xfffff536
 9d8:	75cb0301 	strbvc	r0, [fp, #769]	; 0x301
 9dc:	03020466 	movweq	r0, #9318	; 0x2466
 9e0:	042e0ab5 	strteq	r0, [lr], #-2741	; 0xfffff54b
 9e4:	75cb0301 	strbvc	r0, [fp, #769]	; 0x301
 9e8:	0368832e 	cmneq	r8, #-1207959552	; 0xb8000000
 9ec:	2a4e2e6a 	bcs	138c39c <__RW_SIZE__+0x138be1c>
 9f0:	1c5a3a24 	mrrcne	10, 2, r3, sl, cr4
 9f4:	21222b31 	teqcs	r2, r1, lsr fp
 9f8:	02042121 	andeq	r2, r4, #1073741832	; 0x40000008
 9fc:	200aeb03 	andcs	lr, sl, r3, lsl #22
 a00:	95030104 	strls	r0, [r3, #-260]	; 0xfffffefc
 a04:	044c2e75 	strbeq	r2, [ip], #-3701	; 0xfffff18b
 a08:	0ae90302 	beq	ffa41618 <MSP_BASE+0xdfa3c618>
 a0c:	03010420 	movweq	r0, #5152	; 0x1420
 a10:	042e7597 	strteq	r7, [lr], #-1431	; 0xfffffa69
 a14:	0ae90302 	beq	ffa41624 <MSP_BASE+0xdfa3c624>
 a18:	0301044a 	movweq	r0, #5194	; 0x144a
 a1c:	042e7597 	strteq	r7, [lr], #-1431	; 0xfffffa69
 a20:	0ae90302 	beq	ffa41630 <MSP_BASE+0xdfa3c630>
 a24:	03010420 	movweq	r0, #5152	; 0x1420
 a28:	042e759a 	strteq	r7, [lr], #-1434	; 0xfffffa66
 a2c:	0ab10302 	beq	fec4163c <MSP_BASE+0xdec3c63c>
 a30:	03010458 	movweq	r0, #5208	; 0x1458
 a34:	032075d2 	teqeq	r0, #880803840	; 0x34800000
 a38:	02025809 	andeq	r5, r2, #589824	; 0x90000
 a3c:	ad010100 	stfges	f0, [r1, #-0]
 a40:	02000001 	andeq	r0, r0, #1
 a44:	0000e900 	andeq	lr, r0, r0, lsl #18
 a48:	fb010200 	blx	41252 <__RW_SIZE__+0x40cd2>
 a4c:	01000d0e 	tsteq	r0, lr, lsl #26
 a50:	00010101 	andeq	r0, r1, r1, lsl #2
 a54:	00010000 	andeq	r0, r1, r0
 a58:	3a430100 	bcc	10c0e60 <__RW_SIZE__+0x10c08e0>
 a5c:	646f435c 	strbtvs	r4, [pc], #-860	; a64 <__RW_SIZE__+0x4e4>
 a60:	756f5365 	strbvc	r5, [pc, #-869]!	; 703 <__RW_SIZE__+0x183>
 a64:	72656372 	rsbvc	r6, r5, #-939524095	; 0xc8000001
 a68:	6f535c79 	svcvs	0x00535c79
 a6c:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
 a70:	47207972 			; <UNDEFINED> instruction: 0x47207972
 a74:	4c202b2b 	stcmi	11, cr2, [r0], #-172	; 0xffffff54
 a78:	2f657469 	svccs	0x00657469
 a7c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
 a80:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
 a84:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
 a88:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
 a8c:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
 a90:	3a430065 	bcc	10c0c2c <__RW_SIZE__+0x10c06ac>
 a94:	646f435c 	strbtvs	r4, [pc], #-860	; a9c <__RW_SIZE__+0x51c>
 a98:	756f5365 	strbvc	r5, [pc, #-869]!	; 73b <__RW_SIZE__+0x1bb>
 a9c:	72656372 	rsbvc	r6, r5, #-939524095	; 0xc8000001
 aa0:	6f535c79 	svcvs	0x00535c79
 aa4:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
 aa8:	47207972 			; <UNDEFINED> instruction: 0x47207972
 aac:	4c202b2b 	stcmi	11, cr2, [r0], #-172	; 0xffffff54
 ab0:	2f657469 	svccs	0x00657469
 ab4:	2f62696c 	svccs	0x0062696c
 ab8:	2f636367 	svccs	0x00636367
 abc:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
 ac0:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
 ac4:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
 ac8:	2e342f69 	cdpcs	15, 3, cr2, cr4, cr9, {3}
 acc:	2f312e38 	svccs	0x00312e38
 ad0:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
 ad4:	00656475 	rsbeq	r6, r5, r5, ror r4
 ad8:	72617500 	rsbvc	r7, r1, #0, 10
 adc:	00632e74 	rsbeq	r2, r3, r4, ror lr
 ae0:	63000000 	movwvs	r0, #0
 ae4:	5f65726f 	svcpl	0x0065726f
 ae8:	2e336d63 	cdpcs	13, 3, cr6, cr3, cr3, {3}
 aec:	00000068 	andeq	r0, r0, r8, rrx
 af0:	6d747300 	ldclvs	3, cr7, [r4, #-0]
 af4:	31663233 	cmncc	r6, r3, lsr r2
 af8:	682e7830 	stmdavs	lr!, {r4, r5, fp, ip, sp, lr}
 afc:	00000000 	andeq	r0, r0, r0
 b00:	69647473 	stmdbvs	r4!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^
 b04:	682e746e 	stmdavs	lr!, {r1, r2, r3, r5, r6, sl, ip, sp, lr}
 b08:	00000100 	andeq	r0, r0, r0, lsl #2
 b0c:	61647473 	smcvs	18243	; 0x4743
 b10:	682e6772 	stmdavs	lr!, {r1, r4, r5, r6, r8, r9, sl, sp, lr}
 b14:	00000200 	andeq	r0, r0, r0, lsl #4
 b18:	69647473 	stmdbvs	r4!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^
 b1c:	00682e6f 	rsbeq	r2, r8, pc, ror #28
 b20:	3c000001 	stccc	0, cr0, [r0], {1}
 b24:	6c697562 	cfstr64vs	mvdx7, [r9], #-392	; 0xfffffe78
 b28:	6e692d74 	mcrvs	13, 3, r2, cr9, cr4, {3}
 b2c:	0000003e 	andeq	r0, r0, lr, lsr r0
 b30:	05000000 	streq	r0, [r0, #-0]
 b34:	00412002 	subeq	r2, r1, r2
 b38:	5a251a08 	bpl	947360 <__RW_SIZE__+0x946de0>
 b3c:	2d213d2c 	stccs	13, cr3, [r1, #-176]!	; 0xffffff50
 b40:	084c673d 	stmdaeq	ip, {r0, r2, r3, r4, r5, r8, r9, sl, sp, lr}^
 b44:	59083d13 	stmdbpl	r8, {r0, r1, r4, r8, sl, fp, ip, sp}
 b48:	1e68302f 	cdpne	0, 6, cr3, cr8, cr15, {1}
 b4c:	21212d21 	teqcs	r1, r1, lsr #26
 b50:	00136a21 	andseq	r6, r3, r1, lsr #20
 b54:	34010402 	strcc	r0, [r1], #-1026	; 0xfffffbfe
 b58:	020029ad 	andeq	r2, r0, #2834432	; 0x2b4000
 b5c:	4a060104 	bmi	180f74 <__RW_SIZE__+0x1809f4>
 b60:	21527506 	cmpcs	r2, r6, lsl #10
 b64:	4b2e7603 	blmi	b9e378 <__RW_SIZE__+0xb9ddf8>
 b68:	2575341d 	ldrbcs	r3, [r5, #-1053]!	; 0xfffffbe3
 b6c:	2e72034e 	cdpcs	3, 7, cr0, cr2, cr14, {2}
 b70:	3c100375 	ldccc	3, cr0, [r0], {117}	; 0x75
 b74:	212d413c 	teqcs	sp, ip, lsr r1
 b78:	032e7403 	teqeq	lr, #50331648	; 0x3000000
 b7c:	1d593c76 	ldclne	12, cr3, [r9, #-472]	; 0xfffffe28
 b80:	03257534 	teqeq	r5, #52, 10	; 0xd000000
 b84:	67034a0f 	strvs	r4, [r3, -pc, lsl #20]
 b88:	1b037558 	blne	de0f0 <__RW_SIZE__+0xddb70>
 b8c:	3584132e 	strcc	r1, [r4, #814]	; 0x32e
 b90:	01740331 	cmneq	r4, r1, lsr r3
 b94:	01040200 	mrseq	r0, R12_usr
 b98:	3e064a06 	vmlacc.f32	s8, s12, s12
 b9c:	312e0d03 	teqcc	lr, r3, lsl #26
 ba0:	03481523 	movteq	r1, #34083	; 0x8523
 ba4:	02042009 	andeq	r2, r4, #9
 ba8:	200b8e03 	andcs	r8, fp, r3, lsl #28
 bac:	f2030104 	vrhadd.s8	d0, d3, d4
 bb0:	02042e74 	andeq	r2, r4, #116, 28	; 0x740
 bb4:	4a0b8e03 	bmi	2e43c8 <__RW_SIZE__+0x2e3e48>
 bb8:	f2030104 	vrhadd.s8	d0, d3, d4
 bbc:	02043c74 	andeq	r3, r4, #116, 24	; 0x7400
 bc0:	200b8e03 	andcs	r8, fp, r3, lsl #28
 bc4:	eb030104 	bl	c0fdc <__RW_SIZE__+0xc0a5c>
 bc8:	02043c74 	andeq	r3, r4, #116, 24	; 0x7400
 bcc:	200bbd03 	andcs	fp, fp, r3, lsl #26
 bd0:	c3030104 	movwgt	r0, #12548	; 0x3104
 bd4:	02042e74 	andeq	r2, r4, #116, 28	; 0x740
 bd8:	200bbd03 	andcs	fp, fp, r3, lsl #26
 bdc:	c3030104 	movwgt	r0, #12548	; 0x3104
 be0:	02043c74 	andeq	r3, r4, #116, 24	; 0x7400
 be4:	3c0bbd03 	stccc	13, cr11, [fp], {3}
 be8:	022e4b03 	eoreq	r4, lr, #3072	; 0xc00
 bec:	01010002 	tsteq	r1, r2
 bf0:	0000007c 	andeq	r0, r0, ip, ror r0
 bf4:	001d0002 	andseq	r0, sp, r2
 bf8:	01020000 	mrseq	r0, (UNDEF: 2)
 bfc:	000d0efb 	strdeq	r0, [sp], -fp
 c00:	01010101 	tsteq	r1, r1, lsl #2
 c04:	01000000 	mrseq	r0, (UNDEF: 0)
 c08:	00010000 	andeq	r0, r1, r0
 c0c:	30747263 	rsbscc	r7, r4, r3, ror #4
 c10:	0000732e 	andeq	r7, r0, lr, lsr #6
 c14:	00000000 	andeq	r0, r0, r0
 c18:	30ec0205 	rsccc	r0, ip, r5, lsl #4
 c1c:	fb030800 	blx	c2c26 <__RW_SIZE__+0xc26a6>
 c20:	21210100 	teqcs	r1, r0, lsl #2
 c24:	21232122 	teqcs	r3, r2, lsr #2
 c28:	232f2f21 	teqcs	pc, #33, 30	; 0x84
 c2c:	21213021 	teqcs	r1, r1, lsr #32
 c30:	200a032f 	andcs	r0, sl, pc, lsr #6
 c34:	30212f21 	eorcc	r2, r1, r1, lsr #30
 c38:	2f2f2730 	svccs	0x002f2730
 c3c:	222f2f22 	eorcs	r2, pc, #34, 30	; 0x88
 c40:	302f2121 	eorcc	r2, pc, r1, lsr #2
 c44:	22212f2f 	eorcs	r2, r1, #47, 30	; 0xbc
 c48:	302f2121 	eorcc	r2, pc, r1, lsr #2
 c4c:	032f2f21 	teqeq	pc, #33, 30	; 0x84
 c50:	0128021b 	teqeq	r8, fp, lsl r2
 c54:	21212f21 	teqcs	r1, r1, lsr #30
 c58:	98032f2f 	stmdals	r3, {r0, r1, r2, r3, r5, r8, r9, sl, fp, sp}
 c5c:	2f2f207f 	svccs	0x002f207f
 c60:	032e0d03 	teqeq	lr, #3, 26	; 0xc0
 c64:	03302e10 	teqeq	r0, #16, 28	; 0x100
 c68:	02302e12 	eorseq	r2, r0, #288	; 0x120
 c6c:	01010002 	tsteq	r1, r2

Disassembly of section .debug_str:

00000000 <.debug_str>:
       0:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
       4:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
       8:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
       c:	44420074 	strbmi	r0, [r2], #-116	; 0xffffff8c
      10:	43005243 	movwmi	r5, #579	; 0x243
      14:	00524746 	subseq	r4, r2, r6, asr #14
      18:	53414c46 	movtpl	r4, #7238	; 0x1c46
      1c:	79545f48 	ldmdbvc	r4, {r3, r6, r8, r9, sl, fp, ip, lr}^
      20:	65446570 	strbvs	r6, [r4, #-1392]	; 0xfffffa90
      24:	48410066 	stmdami	r1, {r1, r2, r5, r6}^
      28:	524e4542 	subpl	r4, lr, #276824064	; 0x10800000
      2c:	50525700 	subspl	r5, r2, r0, lsl #14
      30:	6c630052 	stclvs	0, cr0, [r3], #-328	; 0xfffffeb8
      34:	2e6b636f 	cdpcs	3, 6, cr6, cr11, cr15, {3}
      38:	50410063 	subpl	r0, r1, r3, rrx
      3c:	53523142 	cmppl	r2, #-2147483632	; 0x80000010
      40:	73005254 	movwvc	r5, #596	; 0x254
      44:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
      48:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
      4c:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
      50:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
      54:	54490074 	strbpl	r0, [r9], #-116	; 0xffffff8c
      58:	78525f4d 	ldmdavc	r2, {r0, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
      5c:	66667542 	strbtvs	r7, [r6], -r2, asr #10
      60:	4f007265 	svcmi	0x00007265
      64:	454b5450 	strbmi	r5, [fp, #-1104]	; 0xfffffbb0
      68:	75005259 	strvc	r5, [r0, #-601]	; 0xfffffda7
      6c:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
      70:	2064656e 	rsbcs	r6, r4, lr, ror #10
      74:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
      78:	53455200 	movtpl	r5, #20992	; 0x5200
      7c:	45565245 	ldrbmi	r5, [r6, #-581]	; 0xfffffdbb
      80:	50410044 	subpl	r0, r1, r4, asr #32
      84:	4e453242 	cdpmi	2, 4, cr3, cr5, cr2, {2}
      88:	50410052 	subpl	r0, r1, r2, asr r0
      8c:	4e453142 	dvfmism	f3, f5, f2
      90:	3a430052 	bcc	10c01e0 <__RW_SIZE__+0x10bfc60>
      94:	6573555c 	ldrbvs	r5, [r3, #-1372]!	; 0xfffffaa4
      98:	555c7372 	ldrbpl	r7, [ip, #-882]	; 0xfffffc8e
      9c:	5c524553 	cfldr64pl	mvdx4, [r2], {83}	; 0x53
      a0:	6b736544 	blvs	1cd95b8 <__RW_SIZE__+0x1cd9038>
      a4:	5c706f74 	ldclpl	15, cr6, [r0], #-464	; 0xfffffe30
      a8:	79686973 	stmdbvc	r8!, {r0, r1, r4, r5, r6, r8, fp, sp, lr}^
      ac:	5c6e6f65 	stclpl	15, cr6, [lr], #-404	; 0xfffffe6c
      b0:	63617270 	cmnvs	r1, #112, 4
      b4:	65636974 	strbvs	r6, [r3, #-2420]!	; 0xfffff68c
      b8:	3033315c 	eorscc	r3, r3, ip, asr r1
      bc:	32492e32 	subcc	r2, r9, #800	; 0x320
      c0:	41475f43 	cmpmi	r7, r3, asr #30
      c4:	505f454d 	subspl	r4, pc, sp, asr #10
      c8:	454a4f52 	strbmi	r4, [sl, #-3922]	; 0xfffff0ae
      cc:	41005443 	tstmi	r0, r3, asr #8
      d0:	52324250 	eorspl	r4, r2, #80, 4
      d4:	00525453 	subseq	r5, r2, r3, asr r4
      d8:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
      dc:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
      e0:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
      e4:	6e676973 	mcrvs	9, 3, r6, cr7, cr3, {3}
      e8:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
      ec:	4700746e 	strmi	r7, [r0, -lr, ror #8]
      f0:	4320554e 	teqmi	r0, #327155712	; 0x13800000
      f4:	382e3420 	stmdacc	lr!, {r5, sl, ip, sp}
      f8:	2d20312e 	stfcss	f3, [r0, #-184]!	; 0xffffff48
      fc:	7570636d 	ldrbvc	r6, [r0, #-877]!	; 0xfffffc93
     100:	726f633d 	rsbvc	r6, pc, #-201326592	; 0xf4000000
     104:	2d786574 	cfldr64cs	mvdx6, [r8, #-464]!	; 0xfffffe30
     108:	2d20336d 	stccs	3, cr3, [r0, #-436]!	; 0xfffffe4c
     10c:	7568746d 	strbvc	r7, [r8, #-1133]!	; 0xfffffb93
     110:	2d20626d 	sfmcs	f6, 4, [r0, #-436]!	; 0xfffffe4c
     114:	6f6c666d 	svcvs	0x006c666d
     118:	612d7461 	teqvs	sp, r1, ror #8
     11c:	733d6962 	teqvc	sp, #1605632	; 0x188000
     120:	2074666f 	rsbscs	r6, r4, pc, ror #12
     124:	70616d2d 	rsbvc	r6, r1, sp, lsr #26
     128:	2d207363 	stccs	3, cr7, [r0, #-396]!	; 0xfffffe74
     12c:	2d6f6e6d 	stclcs	14, cr6, [pc, #-436]!	; ffffff80 <MSP_BASE+0xdfffaf80>
     130:	6d756874 	ldclvs	8, cr6, [r5, #-464]!	; 0xfffffe30
     134:	6e692d62 	cdpvs	13, 6, cr2, cr9, cr2, {3}
     138:	77726574 			; <UNDEFINED> instruction: 0x77726574
     13c:	206b726f 	rsbcs	r7, fp, pc, ror #4
     140:	2d20672d 	stccs	7, cr6, [r0, #-180]!	; 0xffffff4c
     144:	2d20334f 	stccs	3, cr3, [r0, #-316]!	; 0xfffffec4
     148:	2d6f6e66 	stclcs	14, cr6, [pc, #-408]!	; ffffffb8 <MSP_BASE+0xdfffafb8>
     14c:	6c697562 	cfstr64vs	mvdx7, [r9], #-392	; 0xfffffe78
     150:	206e6974 	rsbcs	r6, lr, r4, ror r9
     154:	6e75662d 	cdpvs	6, 7, cr6, cr5, cr13, {1}
     158:	6e676973 	mcrvs	9, 3, r6, cr7, cr3, {3}
     15c:	632d6465 	teqvs	sp, #1694498816	; 0x65000000
     160:	20726168 	rsbscs	r6, r2, r8, ror #2
     164:	6f6e662d 	svcvs	0x006e662d
     168:	7274732d 	rsbsvc	r7, r4, #-1275068416	; 0xb4000000
     16c:	2d746369 	ldclcs	3, cr6, [r4, #-420]!	; 0xfffffe5c
     170:	61696c61 	cmnvs	r9, r1, ror #24
     174:	676e6973 			; <UNDEFINED> instruction: 0x676e6973
     178:	6e662d20 	cdpvs	13, 6, cr2, cr6, cr0, {1}
     17c:	6f632d6f 	svcvs	0x00632d6f
     180:	6e6f6d6d 	cdpvs	13, 6, cr6, cr15, cr13, {3}
     184:	7a697300 	bvc	1a5cd8c <__RW_SIZE__+0x1a5c80c>
     188:	70797465 	rsbsvc	r7, r9, r5, ror #8
     18c:	6c430065 	mcrrvs	0, 6, r0, r3, cr5
     190:	5f6b636f 	svcpl	0x006b636f
     194:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xfffff1b7
     198:	6f687300 	svcvs	0x00687300
     19c:	69207472 	stmdbvs	r0!, {r1, r4, r5, r6, sl, ip, sp, lr}
     1a0:	5200746e 	andpl	r7, r0, #1845493760	; 0x6e000000
     1a4:	545f4343 	ldrbpl	r4, [pc], #-835	; 1ac <__ZI_SIZE__+0x150>
     1a8:	44657079 	strbtmi	r7, [r5], #-121	; 0xffffff87
     1ac:	75006665 	strvc	r6, [r0, #-1637]	; 0xfffff99b
     1b0:	33746e69 	cmncc	r4, #1680	; 0x690
     1b4:	00745f32 	rsbseq	r5, r4, r2, lsr pc
     1b8:	54535f5f 	ldrbpl	r5, [r3], #-3935	; 0xfffff0a1
     1bc:	48584552 	ldmdami	r8, {r1, r4, r6, r8, sl, lr}^
     1c0:	64646100 	strbtvs	r6, [r4], #-256	; 0xffffff00
     1c4:	5f5f0072 	svcpl	0x005f0072
     1c8:	5f746573 	svcpl	0x00746573
     1cc:	544e4f43 	strbpl	r4, [lr], #-3907	; 0xfffff0bd
     1d0:	004c4f52 	subeq	r4, ip, r2, asr pc
     1d4:	756c6176 	strbvc	r6, [ip, #-374]!	; 0xfffffe8a
     1d8:	5f5f0065 	svcpl	0x005f0065
     1dc:	4552444c 	ldrbmi	r4, [r2, #-1100]	; 0xfffffbb4
     1e0:	70005758 	andvc	r5, r0, r8, asr r7
     1e4:	614d6972 	hvcvs	54930	; 0xd692
     1e8:	74006b73 	strvc	r6, [r0], #-2931	; 0xfffff48d
     1ec:	664f706f 	strbvs	r7, [pc], -pc, rrx
     1f0:	636f7250 	cmnvs	pc, #80, 4
     1f4:	63617453 	cmnvs	r1, #1392508928	; 0x53000000
     1f8:	6166006b 	cmnvs	r6, fp, rrx
     1fc:	4d746c75 	ldclmi	12, cr6, [r4, #-468]!	; 0xfffffe2c
     200:	006b7361 	rsbeq	r7, fp, r1, ror #6
     204:	65726f63 	ldrbvs	r6, [r2, #-3939]!	; 0xfffff09d
     208:	336d635f 	cmncc	sp, #2080374785	; 0x7c000001
     20c:	5f00632e 	svcpl	0x0000632e
     210:	7465675f 	strbtvc	r6, [r5], #-1887	; 0xfffff8a1
     214:	50534d5f 	subspl	r4, r3, pc, asr sp
     218:	735f5f00 	cmpvc	pc, #0, 30
     21c:	4d5f7465 	cfldrdmi	mvd7, [pc, #-404]	; 90 <__ZI_SIZE__+0x34>
     220:	5f005053 	svcpl	0x00005053
     224:	7465675f 	strbtvc	r6, [r5], #-1887	; 0xfffff8a1
     228:	5053505f 	subspl	r5, r3, pc, asr r0
     22c:	735f5f00 	cmpvc	pc, #0, 30
     230:	505f7465 	subspl	r7, pc, r5, ror #8
     234:	5f005053 	svcpl	0x00005053
     238:	5645525f 			; <UNDEFINED> instruction: 0x5645525f
     23c:	5f003631 	svcpl	0x00003631
     240:	7465675f 	strbtvc	r6, [r5], #-1887	; 0xfffff8a1
     244:	4952505f 	ldmdbmi	r2, {r0, r1, r2, r3, r4, r6, ip, lr}^
     248:	4b53414d 	blmi	14d0784 <__RW_SIZE__+0x14d0204>
     24c:	735f5f00 	cmpvc	pc, #0, 30
     250:	465f7465 	ldrbmi	r7, [pc], -r5, ror #8
     254:	544c5541 	strbpl	r5, [ip], #-1345	; 0xfffffabf
     258:	4b53414d 	blmi	14d0794 <__RW_SIZE__+0x14d0214>
     25c:	6e6f6300 	cdpvs	3, 6, cr6, cr15, cr0, {0}
     260:	6c6f7274 	sfmvs	f7, 2, [pc], #-464	; 98 <__ZI_SIZE__+0x3c>
     264:	735f5f00 	cmpvc	pc, #0, 30
     268:	425f7465 	subsmi	r7, pc, #1694498816	; 0x65000000
     26c:	50455341 	subpl	r5, r5, r1, asr #6
     270:	75004952 	strvc	r4, [r0, #-2386]	; 0xfffff6ae
     274:	38746e69 	ldmdacc	r4!, {r0, r3, r5, r6, r9, sl, fp, sp, lr}^
     278:	7200745f 	andvc	r7, r0, #1593835520	; 0x5f000000
     27c:	6c757365 	ldclvs	3, cr7, [r5], #-404	; 0xfffffe6c
     280:	5f5f0074 	svcpl	0x005f0074
     284:	53564552 	cmppl	r6, #343932928	; 0x14800000
     288:	6f740048 	svcvs	0x00740048
     28c:	4d664f70 	stclmi	15, cr4, [r6, #-448]!	; 0xfffffe40
     290:	536e6961 	cmnpl	lr, #1589248	; 0x184000
     294:	6b636174 	blvs	18d886c <__RW_SIZE__+0x18d82ec>
     298:	735f5f00 	cmpvc	pc, #0, 30
     29c:	505f7465 	subspl	r7, pc, r5, ror #8
     2a0:	414d4952 	cmpmi	sp, r2, asr r9
     2a4:	5f004b53 	svcpl	0x00004b53
     2a8:	5645525f 			; <UNDEFINED> instruction: 0x5645525f
     2ac:	675f5f00 	ldrbvs	r5, [pc, -r0, lsl #30]
     2b0:	435f7465 	cmpmi	pc, #1694498816	; 0x65000000
     2b4:	52544e4f 	subspl	r4, r4, #1264	; 0x4f0
     2b8:	5f004c4f 	svcpl	0x00004c4f
     2bc:	4942525f 	stmdbmi	r2, {r0, r1, r2, r3, r4, r6, r9, ip, lr}^
     2c0:	5f5f0054 	svcpl	0x005f0054
     2c4:	5f746567 	svcpl	0x00746567
     2c8:	45534142 	ldrbmi	r4, [r3, #-322]	; 0xfffffebe
     2cc:	00495250 	subeq	r5, r9, r0, asr r2
     2d0:	746e6975 	strbtvc	r6, [lr], #-2421	; 0xfffff68b
     2d4:	745f3631 	ldrbvc	r3, [pc], #-1585	; 2dc <__ZI_SIZE__+0x280>
     2d8:	535f5f00 	cmppl	pc, #0, 30
     2dc:	58455254 	stmdapl	r5, {r2, r4, r6, r9, ip, lr}^
     2e0:	5f5f0057 	svcpl	0x005f0057
     2e4:	4552444c 	ldrbmi	r4, [r2, #-1100]	; 0xfffffbb4
     2e8:	5f004258 	svcpl	0x00004258
     2ec:	5254535f 	subspl	r5, r4, #2080374785	; 0x7c000001
     2f0:	00425845 	subeq	r5, r2, r5, asr #16
     2f4:	65675f5f 	strbvs	r5, [r7, #-3935]!	; 0xfffff0a1
     2f8:	41465f74 	hvcmi	26100	; 0x65f4
     2fc:	4d544c55 	ldclmi	12, cr4, [r4, #-340]	; 0xfffffeac
     300:	004b5341 	subeq	r5, fp, r1, asr #6
     304:	444c5f5f 	strbmi	r5, [ip], #-3935	; 0xfffff0a1
     308:	48584552 	ldmdami	r8, {r1, r4, r6, r8, sl, lr}^
     30c:	43324900 	teqmi	r2, #0, 18
     310:	3143535f 	cmpcc	r3, pc, asr r3
     314:	37534936 	smmlarcc	r3, r6, r9, r4
     318:	495f3235 	ldmdbmi	pc, {r0, r2, r4, r5, r9, ip, sp}^	; <UNPREDICTABLE>
     31c:	0074696e 	rsbseq	r6, r4, lr, ror #18
     320:	5f433249 	svcpl	0x00433249
     324:	36314353 			; <UNDEFINED> instruction: 0x36314353
     328:	35375349 	ldrcc	r5, [r7, #-841]!	; 0xfffffcb7
     32c:	6f435f32 	svcvs	0x00435f32
     330:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     334:	4950475f 	ldmdbmi	r0, {r0, r1, r2, r3, r4, r6, r8, r9, sl, lr}^
     338:	6f63004f 	svcvs	0x0063004f
     33c:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     340:	53455200 	movtpl	r5, #20992	; 0x5200
     344:	45565245 	ldrbmi	r5, [r6, #-581]	; 0xfffffdbb
     348:	45003144 	strmi	r3, [r0, #-324]	; 0xfffffebc
     34c:	43495458 	movtmi	r5, #37976	; 0x9458
     350:	45520052 	ldrbmi	r0, [r2, #-82]	; 0xffffffae
     354:	56524553 			; <UNDEFINED> instruction: 0x56524553
     358:	00384445 	eorseq	r4, r8, r5, asr #8
     35c:	71657266 	cmnvc	r5, r6, ror #4
     360:	52534200 	subspl	r4, r3, #0, 4
     364:	32490052 	subcc	r0, r9, #82	; 0x52
     368:	79545f43 	ldmdbvc	r4, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
     36c:	65446570 	strbvs	r6, [r4, #-1392]	; 0xfffffa90
     370:	414f0066 	cmpmi	pc, r6, rrx
     374:	4f003152 	svcmi	0x00003152
     378:	00325241 	eorseq	r5, r2, r1, asr #4
     37c:	61746164 	cmnvs	r4, r4, ror #2
     380:	50414d00 	subpl	r4, r1, r0, lsl #26
     384:	52003252 	andpl	r3, r0, #536870917	; 0x20000005
     388:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     38c:	30444556 	subcc	r4, r4, r6, asr r5
     390:	49525400 	ldmdbmi	r2, {sl, ip, lr}^
     394:	52004553 	andpl	r4, r0, #348127232	; 0x14c00000
     398:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     39c:	32444556 	subcc	r4, r4, #360710144	; 0x15800000
     3a0:	53455200 	movtpl	r5, #20992	; 0x5200
     3a4:	45565245 	ldrbmi	r5, [r6, #-581]	; 0xfffffdbb
     3a8:	52003344 	andpl	r3, r0, #68, 6	; 0x10000001
     3ac:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     3b0:	34444556 	strbcc	r4, [r4], #-1366	; 0xfffffaaa
     3b4:	53455200 	movtpl	r5, #20992	; 0x5200
     3b8:	45565245 	ldrbmi	r5, [r6, #-581]	; 0xfffffdbb
     3bc:	52003544 	andpl	r3, r0, #68, 10	; 0x11000000
     3c0:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     3c4:	36444556 			; <UNDEFINED> instruction: 0x36444556
     3c8:	53455200 	movtpl	r5, #20992	; 0x5200
     3cc:	45565245 	ldrbmi	r5, [r6, #-581]	; 0xfffffdbb
     3d0:	41003744 	tstmi	r0, r4, asr #14
     3d4:	5f4f4946 	svcpl	0x004f4946
     3d8:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0xfffff6ac
     3dc:	00666544 	rsbeq	r6, r6, r4, asr #10
     3e0:	5f433249 	svcpl	0x00433249
     3e4:	36314353 			; <UNDEFINED> instruction: 0x36314353
     3e8:	35375349 	ldrcc	r5, [r7, #-841]!	; 0xfffffcb7
     3ec:	72575f32 	subsvc	r5, r7, #50, 30	; 0xc8
     3f0:	5f657469 	svcpl	0x00657469
     3f4:	00676552 	rsbeq	r6, r7, r2, asr r5
     3f8:	5250414d 	subspl	r4, r0, #1073741843	; 0x40000013
     3fc:	43564500 	cmpmi	r6, #0, 10
     400:	32490052 	subcc	r0, r9, #82	; 0x52
     404:	43535f43 	cmpmi	r3, #268	; 0x10c
     408:	53493631 	movtpl	r3, #38449	; 0x9631
     40c:	5f323537 	svcpl	0x00323537
     410:	74697257 	strbtvc	r7, [r9], #-599	; 0xfffffda9
     414:	50475f65 	subpl	r5, r7, r5, ror #30
     418:	4c004f49 	stcmi	15, cr4, [r0], {73}	; 0x49
     41c:	00524b43 	subseq	r4, r2, r3, asr #22
     420:	4f495047 	svcmi	0x00495047
     424:	7079545f 	rsbsvc	r5, r9, pc, asr r4
     428:	66654465 	strbtvs	r4, [r5], -r5, ror #8
     42c:	63326900 	teqvs	r2, #0, 18
     430:	5500632e 	strpl	r6, [r0, #-814]	; 0xfffffcd2
     434:	4c5f4253 	lfmmi	f4, 2, [pc], {83}	; 0x53
     438:	41435f50 	cmpmi	r3, r0, asr pc
     43c:	525f314e 	subspl	r3, pc, #-2147483629	; 0x80000013
     440:	495f3058 	ldmdbmi	pc, {r3, r4, r6, ip, sp}^	; <UNPREDICTABLE>
     444:	006e5152 	rsbeq	r5, lr, r2, asr r1
     448:	5f79654b 	svcpl	0x0079654b
     44c:	6c6c6f50 	stclvs	15, cr6, [ip], #-320	; 0xfffffec0
     450:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
     454:	656b0074 	strbvs	r0, [fp, #-116]!	; 0xffffff8c
     458:	00632e79 	rsbeq	r2, r3, r9, ror lr
     45c:	314e4143 	cmpcc	lr, r3, asr #2
     460:	4543535f 	strbmi	r5, [r3, #-863]	; 0xfffffca1
     464:	5152495f 	cmppl	r2, pc, asr r9
     468:	4d44006e 	stclmi	0, cr0, [r4, #-440]	; 0xfffffe48
     46c:	435f3141 	cmpmi	pc, #1073741840	; 0x40000010
     470:	6e6e6168 	powvsez	f6, f6, #0.0
     474:	5f376c65 	svcpl	0x00376c65
     478:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
     47c:	43324900 	teqmi	r2, #0, 18
     480:	52455f32 	subpl	r5, r5, #50, 30	; 0xc8
     484:	5152495f 	cmppl	r2, pc, asr r9
     488:	4954006e 	ldmdbmi	r4, {r1, r2, r3, r5, r6}^
     48c:	495f344d 	ldmdbmi	pc, {r0, r2, r3, r6, sl, ip, sp}^	; <UNPREDICTABLE>
     490:	006e5152 	rsbeq	r5, lr, r2, asr r1
     494:	31414d44 	cmpcc	r1, r4, asr #26
     498:	6168435f 	cmnvs	r8, pc, asr r3
     49c:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
     4a0:	52495f32 	subpl	r5, r9, #50, 30	; 0xc8
     4a4:	46006e51 			; <UNDEFINED> instruction: 0x46006e51
     4a8:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
     4ac:	5152495f 	cmppl	r2, pc, asr r9
     4b0:	5845006e 	stmdapl	r5, {r1, r2, r3, r5, r6}^
     4b4:	5f304954 	svcpl	0x00304954
     4b8:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
     4bc:	54584500 	ldrbpl	r4, [r8], #-1280	; 0xfffffb00
     4c0:	5f353149 	svcpl	0x00353149
     4c4:	495f3031 	ldmdbmi	pc, {r0, r4, r5, ip, sp}^	; <UNPREDICTABLE>
     4c8:	006e5152 	rsbeq	r5, lr, r2, asr r1
     4cc:	5f79654b 	svcpl	0x0079654b
     4d0:	74696157 	strbtvc	r6, [r9], #-343	; 0xfffffea9
     4d4:	79654b5f 	stmdbvc	r5!, {r0, r1, r2, r3, r4, r6, r8, r9, fp, lr}^
     4d8:	6c65525f 	sfmvs	f5, 2, [r5], #-380	; 0xfffffe84
     4dc:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0xfffffe9b
     4e0:	65500064 	ldrbvs	r0, [r0, #-100]	; 0xffffff9c
     4e4:	5653646e 	ldrbpl	r6, [r3], -lr, ror #8
     4e8:	5152495f 	cmppl	r2, pc, asr r9
     4ec:	4352006e 	cmpmi	r2, #110	; 0x6e
     4f0:	52495f43 	subpl	r5, r9, #268	; 0x10c
     4f4:	4d006e51 	stcmi	14, cr6, [r0, #-324]	; 0xfffffebc
     4f8:	726f6d65 	rsbvc	r6, pc, #6464	; 0x1940
     4fc:	6e614d79 	mcrvs	13, 3, r4, cr1, cr9, {3}
     500:	6d656761 	stclvs	7, cr6, [r5, #-388]!	; 0xfffffe7c
     504:	5f746e65 	svcpl	0x00746e65
     508:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
     50c:	79654b00 	stmdbvc	r5!, {r8, r9, fp, lr}^
     510:	5253495f 	subspl	r4, r3, #1556480	; 0x17c000
     514:	616e455f 	cmnvs	lr, pc, asr r5
     518:	00656c62 	rsbeq	r6, r5, r2, ror #24
     51c:	52455349 	subpl	r5, r5, #603979777	; 0x24000001
     520:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
     524:	52425f31 	subpl	r5, r2, #49, 30	; 0xc4
     528:	52495f4b 	subpl	r5, r9, #300	; 0x12c
     52c:	52006e51 	andpl	r6, r0, #1296	; 0x510
     530:	56524553 			; <UNDEFINED> instruction: 0x56524553
     534:	00314445 	eorseq	r4, r1, r5, asr #8
     538:	31495053 	qdaddcc	r5, r3, r9
     53c:	5152495f 	cmppl	r2, pc, asr r9
     540:	4d44006e 	stclmi	0, cr0, [r4, #-440]	; 0xfffffe48
     544:	435f3141 	cmpmi	pc, #1073741840	; 0x40000010
     548:	6e6e6168 	powvsez	f6, f6, #0.0
     54c:	5f346c65 	svcpl	0x00346c65
     550:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
     554:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
     558:	6e455f43 	cdpvs	15, 4, cr5, cr5, cr3, {2}
     55c:	656c6261 	strbvs	r6, [ip, #-609]!	; 0xfffffd9f
     560:	00515249 	subseq	r5, r1, r9, asr #4
     564:	5f79654b 	svcpl	0x0079654b
     568:	74696157 	strbtvc	r6, [r9], #-343	; 0xfffffea9
     56c:	79654b5f 	stmdbvc	r5!, {r0, r1, r2, r3, r4, r6, r8, r9, fp, lr}^
     570:	6572505f 	ldrbvs	r5, [r2, #-95]!	; 0xffffffa1
     574:	64657373 	strbtvs	r7, [r5], #-883	; 0xfffffc8d
     578:	79654b00 	stmdbvc	r5!, {r8, r9, fp, lr}^
     57c:	6568435f 	strbvs	r4, [r8, #-863]!	; 0xfffffca1
     580:	495f6b63 	ldmdbmi	pc, {r0, r1, r5, r6, r8, r9, fp, sp, lr}^	; <UNPREDICTABLE>
     584:	7475706e 	ldrbtvc	r7, [r5], #-110	; 0xffffff92
     588:	4e414300 	cdpmi	3, 4, cr4, cr1, cr0, {0}
     58c:	58525f31 	ldmdapl	r2, {r0, r4, r5, r8, r9, sl, fp, ip, lr}^
     590:	52495f31 	subpl	r5, r9, #49, 30	; 0xc4
     594:	55006e51 	strpl	r6, [r0, #-3665]	; 0xfffff1af
     598:	485f4253 	ldmdami	pc, {r0, r1, r4, r6, r9, lr}^	; <UNPREDICTABLE>
     59c:	41435f50 	cmpmi	r3, r0, asr pc
     5a0:	545f314e 	ldrbpl	r3, [pc], #-334	; 5a8 <__RW_SIZE__+0x28>
     5a4:	52495f58 	subpl	r5, r9, #88, 30	; 0x160
     5a8:	49006e51 	stmdbmi	r0, {r0, r4, r6, r9, sl, fp, sp, lr}
     5ac:	5f6e5152 	svcpl	0x006e5152
     5b0:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0xfffff6ac
     5b4:	41535500 	cmpmi	r3, r0, lsl #10
     5b8:	5f325452 	svcpl	0x00325452
     5bc:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
     5c0:	79654b00 	stmdbvc	r5!, {r8, r9, fp, lr}^
     5c4:	7465475f 	strbtvc	r4, [r5], #-1887	; 0xfffff8a1
     5c8:	6572505f 	ldrbvs	r5, [r2, #-95]!	; 0xffffffa1
     5cc:	64657373 	strbtvs	r7, [r5], #-883	; 0xfffffc8d
     5d0:	54584500 	ldrbpl	r4, [r8], #-1280	; 0xfffffb00
     5d4:	495f3249 	ldmdbmi	pc, {r0, r3, r6, r9, ip, sp}^	; <UNPREDICTABLE>
     5d8:	006e5152 	rsbeq	r5, lr, r2, asr r1
     5dc:	4349564e 	movtmi	r5, #38478	; 0x964e
     5e0:	7369445f 	cmnvc	r9, #1593835520	; 0x5f000000
     5e4:	656c6261 	strbvs	r6, [ip, #-609]!	; 0xfffffd9f
     5e8:	00515249 	subseq	r5, r1, r9, asr #4
     5ec:	32433249 	subcc	r3, r3, #-1879048188	; 0x90000004
     5f0:	5f56455f 	svcpl	0x0056455f
     5f4:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
     5f8:	414d4400 	cmpmi	sp, r0, lsl #8
     5fc:	68435f31 	stmdavs	r3, {r0, r4, r5, r8, r9, sl, fp, ip, lr}^
     600:	656e6e61 	strbvs	r6, [lr, #-3681]!	; 0xfffff19f
     604:	495f366c 	ldmdbmi	pc, {r2, r3, r5, r6, r9, sl, ip, sp}^	; <UNPREDICTABLE>
     608:	006e5152 	rsbeq	r5, lr, r2, asr r1
     60c:	4349564e 	movtmi	r5, #38478	; 0x964e
     610:	656c435f 	strbvs	r4, [ip, #-863]!	; 0xfffffca1
     614:	65507261 	ldrbvs	r7, [r0, #-609]	; 0xfffffd9f
     618:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
     61c:	51524967 	cmppl	r2, r7, ror #18
     620:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
     624:	52495f33 	subpl	r5, r9, #51, 30	; 0xcc
     628:	44006e51 	strmi	r6, [r0], #-3665	; 0xfffff1af
     62c:	5f31414d 	svcpl	0x0031414d
     630:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
     634:	316c656e 	cmncc	ip, lr, ror #10
     638:	5152495f 	cmppl	r2, pc, asr r9
     63c:	5355006e 	cmppl	r5, #110	; 0x6e
     640:	6b615742 	blvs	1856350 <__RW_SIZE__+0x1855dd0>
     644:	5f705565 	svcpl	0x00705565
     648:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
     64c:	44575700 	ldrbmi	r5, [r7], #-1792	; 0xfffff900
     650:	52495f47 	subpl	r5, r9, #284	; 0x11c
     654:	42006e51 	andmi	r6, r0, #1296	; 0x510
     658:	61467375 	hvcvs	26421	; 0x6735
     65c:	5f746c75 	svcpl	0x00746c75
     660:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
     664:	54584500 	ldrbpl	r4, [r8], #-1280	; 0xfffffb00
     668:	495f3449 	ldmdbmi	pc, {r0, r3, r6, sl, ip, sp}^	; <UNPREDICTABLE>
     66c:	006e5152 	rsbeq	r5, lr, r2, asr r1
     670:	5f445650 	svcpl	0x00445650
     674:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
     678:	50434900 	subpl	r4, r3, r0, lsl #18
     67c:	4d440052 	stclmi	0, cr0, [r4, #-328]	; 0xfffffeb8
     680:	435f3141 	cmpmi	pc, #1073741840	; 0x40000010
     684:	6e6e6168 	powvsez	f6, f6, #0.0
     688:	5f336c65 	svcpl	0x00336c65
     68c:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
     690:	43324900 	teqmi	r2, #0, 18
     694:	56455f31 			; <UNDEFINED> instruction: 0x56455f31
     698:	5152495f 	cmppl	r2, pc, asr r9
     69c:	4954006e 	ldmdbmi	r4, {r1, r2, r3, r5, r6}^
     6a0:	555f314d 	ldrbpl	r3, [pc, #-333]	; 55b <MSP_SIZE+0x15b>
     6a4:	52495f50 	subpl	r5, r9, #80, 30	; 0x140
     6a8:	53006e51 	movwpl	r6, #3665	; 0xe51
     6ac:	00524954 	subseq	r4, r2, r4, asr r9
     6b0:	5f435452 	svcpl	0x00435452
     6b4:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
     6b8:	54584500 	ldrbpl	r4, [r8], #-1280	; 0xfffffb00
     6bc:	79545f49 	ldmdbvc	r4, {r0, r3, r6, r8, r9, sl, fp, ip, lr}^
     6c0:	65446570 	strbvs	r6, [r4, #-1392]	; 0xfffffa90
     6c4:	53550066 	cmppl	r5, #102	; 0x66
     6c8:	31545241 	cmpcc	r4, r1, asr #4
     6cc:	5152495f 	cmppl	r2, pc, asr r9
     6d0:	6f4e006e 	svcvs	0x004e006e
     6d4:	73614d6e 	cmnvc	r1, #7040	; 0x1b80
     6d8:	6c62616b 	stfvse	f6, [r2], #-428	; 0xfffffe54
     6dc:	746e4965 	strbtvc	r4, [lr], #-2405	; 0xfffff69b
     6e0:	5152495f 	cmppl	r2, pc, asr r9
     6e4:	4954006e 	ldmdbmi	r4, {r1, r2, r3, r5, r6}^
     6e8:	435f314d 	cmpmi	pc, #1073741843	; 0x40000013
     6ec:	52495f43 	subpl	r5, r9, #268	; 0x10c
     6f0:	52006e51 	andpl	r6, r0, #1296	; 0x510
     6f4:	00525354 	subseq	r5, r2, r4, asr r3
     6f8:	49545845 	ldmdbmi	r4, {r0, r2, r6, fp, ip, lr}^
     6fc:	52495f31 	subpl	r5, r9, #49, 30	; 0xc4
     700:	4e006e51 	mcrmi	14, 0, r6, cr0, cr1, {2}
     704:	5f434956 	svcpl	0x00434956
     708:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0xfffff6ac
     70c:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
     710:	52545f31 	subspl	r5, r4, #49, 30	; 0xc4
     714:	4f435f47 	svcmi	0x00435f47
     718:	52495f4d 	subpl	r5, r9, #308	; 0x134
     71c:	49006e51 	stmdbmi	r0, {r0, r4, r6, r9, sl, fp, sp, lr}
     720:	5f314332 	svcpl	0x00314332
     724:	495f5245 	ldmdbmi	pc, {r0, r2, r6, r9, ip, lr}^	; <UNPREDICTABLE>
     728:	006e5152 	rsbeq	r5, lr, r2, asr r1
     72c:	54737953 	ldrbtpl	r7, [r3], #-2387	; 0xfffff6ad
     730:	5f6b6369 	svcpl	0x006b6369
     734:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
     738:	49575300 	ldmdbmi	r7, {r8, r9, ip, lr}^
     73c:	54005245 	strpl	r5, [r0], #-581	; 0xfffffdbb
     740:	5f324d49 	svcpl	0x00324d49
     744:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
     748:	53544600 	cmppl	r4, #0, 12
     74c:	65440052 	strbvs	r0, [r4, #-82]	; 0xffffffae
     750:	4d677562 	cfstr64mi	mvdx7, [r7, #-392]!	; 0xfffffe78
     754:	74696e6f 	strbtvc	r6, [r9], #-3695	; 0xfffff191
     758:	495f726f 	ldmdbmi	pc, {r0, r1, r2, r3, r5, r6, r9, ip, sp, lr}^	; <UNPREDICTABLE>
     75c:	006e5152 	rsbeq	r5, lr, r2, asr r1
     760:	67617355 			; <UNDEFINED> instruction: 0x67617355
     764:	75614665 	strbvc	r4, [r1, #-1637]!	; 0xfffff99b
     768:	495f746c 	ldmdbmi	pc, {r2, r3, r5, r6, sl, ip, sp, lr}^	; <UNPREDICTABLE>
     76c:	006e5152 	rsbeq	r5, lr, r2, asr r1
     770:	49545845 	ldmdbmi	r4, {r0, r2, r6, fp, ip, lr}^
     774:	5f355f39 	svcpl	0x00355f39
     778:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
     77c:	43565300 	cmpmi	r6, #0, 6
     780:	5f6c6c61 	svcpl	0x006c6c61
     784:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
     788:	45434900 	strbmi	r4, [r3, #-2304]	; 0xfffff700
     78c:	50530052 	subspl	r0, r3, r2, asr r0
     790:	495f3249 	ldmdbmi	pc, {r0, r3, r6, r9, ip, sp}^	; <UNPREDICTABLE>
     794:	006e5152 	rsbeq	r5, lr, r2, asr r1
     798:	52424149 	subpl	r4, r2, #1073741842	; 0x40000012
     79c:	414d4400 	cmpmi	sp, r0, lsl #8
     7a0:	68435f31 	stmdavs	r3, {r0, r4, r5, r8, r9, sl, fp, ip, lr}^
     7a4:	656e6e61 	strbvs	r6, [lr, #-3681]!	; 0xfffff19f
     7a8:	495f356c 	ldmdbmi	pc, {r2, r3, r5, r6, r8, sl, ip, sp}^	; <UNPREDICTABLE>
     7ac:	006e5152 	rsbeq	r5, lr, r2, asr r1
     7b0:	49545845 	ldmdbmi	r4, {r0, r2, r6, fp, ip, lr}^
     7b4:	52495f33 	subpl	r5, r9, #51, 30	; 0xcc
     7b8:	49006e51 	stmdbmi	r0, {r0, r4, r6, r9, sl, fp, sp, lr}
     7bc:	00525053 	subseq	r5, r2, r3, asr r0
     7c0:	31434441 	cmpcc	r3, r1, asr #8
     7c4:	495f325f 	ldmdbmi	pc, {r0, r1, r2, r3, r4, r6, r9, ip, sp}^	; <UNPREDICTABLE>
     7c8:	006e5152 	rsbeq	r5, lr, r2, asr r1
     7cc:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
     7d0:	495f3354 	ldmdbmi	pc, {r2, r4, r6, r8, r9, ip, sp}^	; <UNPREDICTABLE>
     7d4:	006e5152 	rsbeq	r5, lr, r2, asr r1
     7d8:	504d4154 	subpl	r4, sp, r4, asr r1
     7dc:	495f5245 	ldmdbmi	pc, {r0, r2, r6, r9, ip, lr}^	; <UNPREDICTABLE>
     7e0:	006e5152 	rsbeq	r5, lr, r2, asr r1
     7e4:	41435452 	cmpmi	r3, r2, asr r4
     7e8:	6d72616c 	ldfvse	f6, [r2, #-432]!	; 0xfffffe50
     7ec:	5152495f 	cmppl	r2, pc, asr r9
     7f0:	454c006e 	strbmi	r0, [ip, #-110]	; 0xffffff92
     7f4:	6c415f44 	mcrrvs	15, 4, r5, r1, cr4
     7f8:	664f5f6c 	strbvs	r5, [pc], -ip, ror #30
     7fc:	454c0066 	strbmi	r0, [ip, #-102]	; 0xffffff9a
     800:	69445f44 	stmdbvs	r4, {r2, r6, r8, r9, sl, fp, ip, lr}^
     804:	616c7073 	smcvs	50947	; 0xc703
     808:	656c0079 	strbvs	r0, [ip, #-121]!	; 0xffffff87
     80c:	00632e64 	rsbeq	r2, r3, r4, ror #28
     810:	5f44454c 	svcpl	0x0044454c
     814:	5f6c6c41 	svcpl	0x006c6c41
     818:	4c006e4f 	stcmi	14, cr6, [r0], {79}	; 0x4f
     81c:	495f4445 	ldmdbmi	pc, {r0, r2, r6, sl, lr}^	; <UNPREDICTABLE>
     820:	0074696e 	rsbseq	r6, r4, lr, ror #18
     824:	53434853 	movtpl	r4, #14419	; 0x3853
     828:	43530052 	cmpmi	r3, #82	; 0x52
     82c:	79545f42 	ldmdbvc	r4, {r1, r6, r8, r9, sl, fp, ip, lr}^
     830:	70006570 	andvc	r6, r0, r0, ror r5
     834:	63735f31 	cmnvs	r3, #49, 30	; 0xc4
     838:	0065726f 	rsbeq	r7, r5, pc, ror #4
     83c:	735f3270 	cmpvc	pc, #112, 4
     840:	65726f63 	ldrbvs	r6, [r2, #-3939]!	; 0xfffff09d
     844:	53464300 	movtpl	r4, #25344	; 0x6300
     848:	54560052 	ldrbpl	r0, [r6], #-82	; 0xffffffae
     84c:	4800524f 	stmdami	r0, {r0, r1, r2, r3, r6, r9, ip, lr}
     850:	00525346 	subseq	r5, r2, r6, asr #6
     854:	52464d4d 	subpl	r4, r6, #4928	; 0x1340
     858:	72615500 	rsbvc	r5, r1, #0, 10
     85c:	495f3174 	ldmdbmi	pc, {r2, r4, r5, r6, r8, ip, sp}^	; <UNPREDICTABLE>
     860:	0074696e 	rsbseq	r6, r4, lr, ror #18
     864:	52534644 	subspl	r4, r3, #68, 12	; 0x4400000
     868:	53434900 	movtpl	r4, #14592	; 0x3900
     86c:	49410052 	stmdbmi	r1, {r1, r4, r6}^
     870:	00524352 	subseq	r4, r2, r2, asr r3
     874:	52415349 	subpl	r5, r1, #603979777	; 0x24000001
     878:	41464200 	mrsmi	r4, (UNDEF: 102)
     87c:	614d0052 	qdaddvs	r0, r2, sp
     880:	43006e69 	movwmi	r6, #3689	; 0xe69
     884:	44495550 	strbmi	r5, [r9], #-1360	; 0xfffffab0
     888:	69616d00 	stmdbvs	r1!, {r8, sl, fp, sp, lr}^
     88c:	00632e6e 	rsbeq	r2, r3, lr, ror #28
     890:	41464d4d 	cmpmi	r6, sp, asr #26
     894:	79530052 	ldmdbvc	r3, {r1, r4, r6}^
     898:	6e495f73 	mcrvs	15, 2, r5, cr9, cr3, {3}
     89c:	55007469 	strpl	r7, [r0, #-1129]	; 0xfffffb97
     8a0:	31747261 	cmncc	r4, r1, ror #4
     8a4:	6972505f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, ip, lr}^
     8a8:	0066746e 	rsbeq	r7, r6, lr, ror #8
     8ac:	52534641 	subspl	r4, r3, #68157440	; 0x4100000
     8b0:	79654b00 	stmdbvc	r5!, {r8, r9, fp, lr}^
     8b4:	6c61565f 	stclvs	6, cr5, [r1], #-380	; 0xfffffe84
     8b8:	68006575 	stmdavs	r0, {r0, r2, r4, r5, r6, r8, sl, sp, lr}
     8bc:	00706165 	rsbseq	r6, r0, r5, ror #2
     8c0:	76657270 			; <UNDEFINED> instruction: 0x76657270
     8c4:	70616548 	rsbvc	r6, r1, r8, asr #10
     8c8:	78656e00 	stmdavc	r5!, {r9, sl, fp, sp, lr}^
     8cc:	61654874 	smcvs	21636	; 0x5484
     8d0:	75720070 	ldrbvc	r0, [r2, #-112]!	; 0xffffff90
     8d4:	6d69746e 	cfstrdvs	mvd7, [r9, #-440]!	; 0xfffffe48
     8d8:	00632e65 	rsbeq	r2, r3, r5, ror #28
     8dc:	7262735f 	rsbvc	r7, r2, #2080374785	; 0x7c000001
     8e0:	5f5f006b 	svcpl	0x005f006b
     8e4:	4c5f495a 	mrrcmi	9, 5, r4, pc, cr10	; <UNPREDICTABLE>
     8e8:	54494d49 	strbpl	r4, [r9], #-3401	; 0xfffff2b7
     8ec:	4e005f5f 	mcrmi	15, 0, r5, cr0, cr15, {2}
     8f0:	485f494d 	ldmdami	pc, {r0, r2, r3, r6, r8, fp, lr}^	; <UNPREDICTABLE>
     8f4:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     8f8:	44007265 	strmi	r7, [r0], #-613	; 0xfffffd9b
     8fc:	00524549 	subseq	r4, r2, r9, asr #10
     900:	75626544 	strbvc	r6, [r2, #-1348]!	; 0xfffffabc
     904:	6e6f4d67 	cdpvs	13, 6, cr4, cr15, cr7, {3}
     908:	6e61485f 	mcrvs	8, 3, r4, cr1, cr15, {2}
     90c:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     910:	54584500 	ldrbpl	r4, [r8], #-1280	; 0xfffffb00
     914:	495f3449 	ldmdbmi	pc, {r0, r3, r6, sl, ip, sp}^	; <UNPREDICTABLE>
     918:	61485152 	cmpvs	r8, r2, asr r1
     91c:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
     920:	4d440072 	stclmi	0, cr0, [r4, #-456]	; 0xfffffe38
     924:	435f3141 	cmpmi	pc, #1073741840	; 0x40000010
     928:	6e6e6168 	powvsez	f6, f6, #0.0
     92c:	5f376c65 	svcpl	0x00376c65
     930:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     934:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     938:	57007265 	strpl	r7, [r0, -r5, ror #4]
     93c:	5f474457 	svcpl	0x00474457
     940:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     944:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     948:	54007265 	strpl	r7, [r0], #-613	; 0xfffffd9b
     94c:	545f4d49 	ldrbpl	r4, [pc], #-3401	; 954 <__RW_SIZE__+0x3d4>
     950:	44657079 	strbtmi	r7, [r5], #-121	; 0xffffff87
     954:	55006665 	strpl	r6, [r0, #-1637]	; 0xfffff99b
     958:	54524153 	ldrbpl	r4, [r2], #-339	; 0xfffffead
     95c:	52495f31 	subpl	r5, r9, #49, 30	; 0xc4
     960:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     964:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     968:	72615500 	rsbvc	r5, r1, #0, 10
     96c:	525f3174 	subspl	r3, pc, #116, 2
     970:	6e495f78 	mcrvs	15, 2, r5, cr9, cr8, {3}
     974:	75614600 	strbvc	r4, [r1, #-1536]!	; 0xfffffa00
     978:	525f746c 	subspl	r7, pc, #108, 8	; 0x6c000000
     97c:	726f7065 	rsbvc	r7, pc, #101	; 0x65
     980:	43430074 	movtmi	r0, #12404	; 0x3074
     984:	43003252 	movwmi	r3, #594	; 0x252
     988:	535f4e41 	cmppl	pc, #1040	; 0x410
     98c:	495f4543 	ldmdbmi	pc, {r0, r1, r6, r8, sl, lr}^	; <UNPREDICTABLE>
     990:	61485152 	cmpvs	r8, r2, asr r1
     994:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
     998:	32490072 	subcc	r0, r9, #114	; 0x72
     99c:	455f3243 	ldrbmi	r3, [pc, #-579]	; 761 <__RW_SIZE__+0x1e1>
     9a0:	52495f52 	subpl	r5, r9, #328	; 0x148
     9a4:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     9a8:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     9ac:	4d434300 	stclmi	3, cr4, [r3, #-0]
     9b0:	43003152 	movwmi	r3, #338	; 0x152
     9b4:	32524d43 	subscc	r4, r2, #4288	; 0x10c0
     9b8:	49505300 	ldmdbmi	r0, {r8, r9, ip, lr}^
     9bc:	52495f31 	subpl	r5, r9, #49, 30	; 0xc4
     9c0:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     9c4:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     9c8:	50544700 	subspl	r4, r4, r0, lsl #14
     9cc:	56500052 			; <UNDEFINED> instruction: 0x56500052
     9d0:	52495f44 	subpl	r5, r9, #68, 30	; 0x110
     9d4:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     9d8:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     9dc:	54584500 	ldrbpl	r4, [r8], #-1280	; 0xfffffb00
     9e0:	495f3349 	ldmdbmi	pc, {r0, r3, r6, r8, r9, ip, sp}^	; <UNPREDICTABLE>
     9e4:	61485152 	cmpvs	r8, r2, asr r1
     9e8:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
     9ec:	45520072 	ldrbmi	r0, [r2, #-114]	; 0xffffff8e
     9f0:	56524553 			; <UNDEFINED> instruction: 0x56524553
     9f4:	30314445 	eorscc	r4, r1, r5, asr #8
     9f8:	53455200 	movtpl	r5, #20992	; 0x5200
     9fc:	45565245 	ldrbmi	r5, [r6, #-581]	; 0xfffffdbb
     a00:	00313144 	eorseq	r3, r1, r4, asr #2
     a04:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0xfffffaae
     a08:	44455652 	strbmi	r5, [r5], #-1618	; 0xfffff9ae
     a0c:	52003231 	andpl	r3, r0, #268435459	; 0x10000003
     a10:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     a14:	31444556 	cmpcc	r4, r6, asr r5
     a18:	45520033 	ldrbmi	r0, [r2, #-51]	; 0xffffffcd
     a1c:	56524553 			; <UNDEFINED> instruction: 0x56524553
     a20:	34314445 	ldrtcc	r4, [r1], #-1093	; 0xfffffbbb
     a24:	53455200 	movtpl	r5, #20992	; 0x5200
     a28:	45565245 	ldrbmi	r5, [r6, #-581]	; 0xfffffdbb
     a2c:	00353144 	eorseq	r3, r5, r4, asr #2
     a30:	54737953 	ldrbtpl	r7, [r3], #-2387	; 0xfffff6ad
     a34:	5f6b6369 	svcpl	0x006b6369
     a38:	67616c46 	strbvs	r6, [r1, -r6, asr #24]!
     a3c:	53455200 	movtpl	r5, #20992	; 0x5200
     a40:	45565245 	ldrbmi	r5, [r6, #-581]	; 0xfffffdbb
     a44:	00373144 	eorseq	r3, r7, r4, asr #2
     a48:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0xfffffaae
     a4c:	44455652 	strbmi	r5, [r5], #-1618	; 0xfffff9ae
     a50:	52003831 	andpl	r3, r0, #3211264	; 0x310000
     a54:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     a58:	31444556 	cmpcc	r4, r6, asr r5
     a5c:	73550039 	cmpvc	r5, #57	; 0x39
     a60:	46656761 	strbtmi	r6, [r5], -r1, ror #14
     a64:	746c7561 	strbtvc	r7, [ip], #-1377	; 0xfffffa9f
     a68:	6e61485f 	mcrvs	8, 3, r4, cr1, cr15, {2}
     a6c:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     a70:	45434300 	strbmi	r4, [r3, #-768]	; 0xfffffd00
     a74:	49540052 	ldmdbmi	r4, {r1, r4, r6}^
     a78:	455f344d 	ldrbmi	r3, [pc, #-1101]	; 633 <__RW_SIZE__+0xb3>
     a7c:	72697078 	rsbvc	r7, r9, #120	; 0x78
     a80:	55006465 	strpl	r6, [r0, #-1125]	; 0xfffffb9b
     a84:	485f4253 	ldmdami	pc, {r0, r1, r4, r6, r9, lr}^	; <UNPREDICTABLE>
     a88:	41435f50 	cmpmi	r3, r0, asr pc
     a8c:	58545f4e 	ldmdapl	r4, {r1, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
     a90:	5152495f 	cmppl	r2, pc, asr r9
     a94:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
     a98:	0072656c 	rsbseq	r6, r2, ip, ror #10
     a9c:	314d4954 	cmpcc	sp, r4, asr r9
     aa0:	5f50555f 	svcpl	0x0050555f
     aa4:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     aa8:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     aac:	44007265 	strmi	r7, [r0], #-613	; 0xfffffd9b
     ab0:	5f31414d 	svcpl	0x0031414d
     ab4:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
     ab8:	346c656e 	strbtcc	r6, [ip], #-1390	; 0xfffffa92
     abc:	5152495f 	cmppl	r2, pc, asr r9
     ac0:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
     ac4:	0072656c 	rsbseq	r6, r2, ip, ror #10
     ac8:	334d4954 	movtcc	r4, #55636	; 0xd954
     acc:	5152495f 	cmppl	r2, pc, asr r9
     ad0:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
     ad4:	0072656c 	rsbseq	r6, r2, ip, ror #10
     ad8:	63617453 	cmnvs	r1, #1392508928	; 0x53000000
     adc:	65725f6b 	ldrbvs	r5, [r2, #-3947]!	; 0xfffff095
     ae0:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
     ae4:	545f314d 	ldrbpl	r3, [pc], #-333	; aec <__RW_SIZE__+0x56c>
     ae8:	435f4752 	cmpmi	pc, #21495808	; 0x1480000
     aec:	495f4d4f 	ldmdbmi	pc, {r0, r1, r2, r3, r6, r8, sl, fp, lr}^	; <UNPREDICTABLE>
     af0:	61485152 	cmpvs	r8, r2, asr r1
     af4:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
     af8:	44420072 	strbmi	r0, [r2], #-114	; 0xffffff8e
     afc:	55005254 	strpl	r5, [r0, #-596]	; 0xfffffdac
     b00:	61574253 	cmpvs	r7, r3, asr r2
     b04:	7055656b 	subsvc	r6, r5, fp, ror #10
     b08:	5152495f 	cmppl	r2, pc, asr r9
     b0c:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
     b10:	0072656c 	rsbseq	r6, r2, ip, ror #10
     b14:	4d6d654d 	cfstr64mi	mvdx6, [sp, #-308]!	; 0xfffffecc
     b18:	67616e61 	strbvs	r6, [r1, -r1, ror #28]!
     b1c:	61485f65 	cmpvs	r8, r5, ror #30
     b20:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
     b24:	61480072 	hvcvs	32770	; 0x8002
     b28:	61466472 	hvcvs	26178	; 0x6642
     b2c:	5f746c75 	svcpl	0x00746c75
     b30:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
     b34:	0072656c 	rsbseq	r6, r2, ip, ror #10
     b38:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
     b3c:	79545f54 	ldmdbvc	r4, {r2, r4, r6, r8, r9, sl, fp, ip, lr}^
     b40:	65446570 	strbvs	r6, [r4, #-1392]	; 0xfffffa90
     b44:	4c460066 	mcrrmi	0, 6, r0, r6, cr6
     b48:	5f485341 	svcpl	0x00485341
     b4c:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     b50:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     b54:	45007265 	strmi	r7, [r0, #-613]	; 0xfffffd9b
     b58:	30495458 	subcc	r5, r9, r8, asr r4
     b5c:	5152495f 	cmppl	r2, pc, asr r9
     b60:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
     b64:	0072656c 	rsbseq	r6, r2, ip, ror #10
     b68:	31434441 	cmpcc	r3, r1, asr #8
     b6c:	495f325f 	ldmdbmi	pc, {r0, r1, r2, r3, r4, r6, r9, ip, sp}^	; <UNPREDICTABLE>
     b70:	61485152 	cmpvs	r8, r2, asr r1
     b74:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
     b78:	41430072 	hvcmi	12290	; 0x3002
     b7c:	58525f4e 	ldmdapl	r2, {r1, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
     b80:	52495f31 	subpl	r5, r9, #49, 30	; 0xc4
     b84:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     b88:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     b8c:	49505300 	ldmdbmi	r0, {r8, r9, ip, lr}^
     b90:	52495f32 	subpl	r5, r9, #50, 30	; 0xc8
     b94:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     b98:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     b9c:	414d4400 	cmpmi	sp, r0, lsl #8
     ba0:	68435f31 	stmdavs	r3, {r0, r4, r5, r8, r9, sl, fp, ip, lr}^
     ba4:	656e6e61 	strbvs	r6, [lr, #-3681]!	; 0xfffff19f
     ba8:	495f326c 	ldmdbmi	pc, {r2, r3, r5, r6, r9, ip, sp}^	; <UNPREDICTABLE>
     bac:	61485152 	cmpvs	r8, r2, asr r1
     bb0:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
     bb4:	58450072 	stmdapl	r5, {r1, r4, r5, r6}^
     bb8:	5f314954 	svcpl	0x00314954
     bbc:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     bc0:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     bc4:	50007265 	andpl	r7, r0, r5, ror #4
     bc8:	53646e65 	cmnpl	r4, #1616	; 0x650
     bcc:	61485f56 	cmpvs	r8, r6, asr pc
     bd0:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
     bd4:	74730072 	ldrbtvc	r0, [r3], #-114	; 0xffffff8e
     bd8:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     bdc:	5f783031 	svcpl	0x00783031
     be0:	632e7469 	teqvs	lr, #1761607680	; 0x69000000
     be4:	414d4400 	cmpmi	sp, r0, lsl #8
     be8:	68435f31 	stmdavs	r3, {r0, r4, r5, r8, r9, sl, fp, ip, lr}^
     bec:	656e6e61 	strbvs	r6, [lr, #-3681]!	; 0xfffff19f
     bf0:	495f356c 	ldmdbmi	pc, {r2, r3, r5, r6, r8, sl, ip, sp}^	; <UNPREDICTABLE>
     bf4:	61485152 	cmpvs	r8, r2, asr r1
     bf8:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
     bfc:	45520072 	ldrbmi	r0, [r2, #-114]	; 0xffffff8e
     c00:	56524553 			; <UNDEFINED> instruction: 0x56524553
     c04:	00394445 	eorseq	r4, r9, r5, asr #8
     c08:	74726155 	ldrbtvc	r6, [r2], #-341	; 0xfffffeab
     c0c:	78525f31 	ldmdavc	r2, {r0, r4, r5, r8, r9, sl, fp, ip, lr}^
     c10:	7461445f 	strbtvc	r4, [r1], #-1119	; 0xfffffba1
     c14:	43520061 	cmpmi	r2, #97	; 0x61
     c18:	52495f43 	subpl	r5, r9, #268	; 0x10c
     c1c:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     c20:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     c24:	414d4400 	cmpmi	sp, r0, lsl #8
     c28:	68435f31 	stmdavs	r3, {r0, r4, r5, r8, r9, sl, fp, ip, lr}^
     c2c:	656e6e61 	strbvs	r6, [lr, #-3681]!	; 0xfffff19f
     c30:	495f366c 	ldmdbmi	pc, {r2, r3, r5, r6, r9, sl, ip, sp}^	; <UNPREDICTABLE>
     c34:	61485152 	cmpvs	r8, r2, asr r1
     c38:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
     c3c:	54520072 	ldrbpl	r0, [r2], #-114	; 0xffffff8e
     c40:	52495f43 	subpl	r5, r9, #268	; 0x10c
     c44:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     c48:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     c4c:	43565300 	cmpmi	r6, #0, 6
     c50:	6e61485f 	mcrvs	8, 3, r4, cr1, cr15, {2}
     c54:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     c58:	61745300 	cmnvs	r4, r0, lsl #6
     c5c:	445f6b63 	ldrbmi	r6, [pc], #-2915	; c64 <__RW_SIZE__+0x6e4>
     c60:	00706d75 	rsbseq	r6, r0, r5, ror sp
     c64:	344d4954 	strbcc	r4, [sp], #-2388	; 0xfffff6ac
     c68:	5152495f 	cmppl	r2, pc, asr r9
     c6c:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
     c70:	0072656c 	rsbseq	r6, r2, ip, ror #10
     c74:	54737953 	ldrbtpl	r7, [r3], #-2387	; 0xfffff6ad
     c78:	5f6b6369 	svcpl	0x006b6369
     c7c:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
     c80:	0072656c 	rsbseq	r6, r2, ip, ror #10
     c84:	314d4954 	cmpcc	sp, r4, asr r9
     c88:	4b52425f 	blmi	149160c <__RW_SIZE__+0x149108c>
     c8c:	5152495f 	cmppl	r2, pc, asr r9
     c90:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
     c94:	0072656c 	rsbseq	r6, r2, ip, ror #10
     c98:	61766e49 	cmnvs	r6, r9, asr #28
     c9c:	5f64696c 	svcpl	0x0064696c
     ca0:	00525349 	subseq	r5, r2, r9, asr #6
     ca4:	52434d53 	subpl	r4, r3, #5312	; 0x14c0
     ca8:	73754200 	cmnvc	r5, #0, 4
     cac:	6c756146 	ldfvse	f6, [r5], #-280	; 0xfffffee8
     cb0:	61485f74 	hvcvs	34292	; 0x85f4
     cb4:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
     cb8:	32490072 	subcc	r0, r9, #114	; 0x72
     cbc:	455f3243 	ldrbmi	r3, [pc, #-579]	; a81 <__RW_SIZE__+0x501>
     cc0:	52495f56 	subpl	r5, r9, #344	; 0x158
     cc4:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     cc8:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     ccc:	414d4400 	cmpmi	sp, r0, lsl #8
     cd0:	32490052 	subcc	r0, r9, #82	; 0x52
     cd4:	455f3143 	ldrbmi	r3, [pc, #-323]	; b99 <__RW_SIZE__+0x619>
     cd8:	52495f52 	subpl	r5, r9, #328	; 0x148
     cdc:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     ce0:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     ce4:	42535500 	subsmi	r5, r3, #0, 10
     ce8:	5f504c5f 	svcpl	0x00504c5f
     cec:	5f4e4143 	svcpl	0x004e4143
     cf0:	5f305852 	svcpl	0x00305852
     cf4:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     cf8:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     cfc:	54007265 	strpl	r7, [r0], #-613	; 0xfffffd9b
     d00:	5f314d49 	svcpl	0x00314d49
     d04:	495f4343 	ldmdbmi	pc, {r0, r1, r6, r8, r9, lr}^	; <UNPREDICTABLE>
     d08:	61485152 	cmpvs	r8, r2, asr r1
     d0c:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
     d10:	43430072 	movtmi	r0, #12402	; 0x3072
     d14:	43003152 	movwmi	r3, #338	; 0x152
     d18:	00335243 	eorseq	r5, r3, r3, asr #4
     d1c:	34524343 	ldrbcc	r4, [r2], #-835	; 0xfffffcbd
     d20:	53455200 	movtpl	r5, #20992	; 0x5200
     d24:	45565245 	ldrbmi	r5, [r6, #-581]	; 0xfffffdbb
     d28:	00363144 	eorseq	r3, r6, r4, asr #2
     d2c:	31414d44 	cmpcc	r1, r4, asr #26
     d30:	6168435f 	cmnvs	r8, pc, asr r3
     d34:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
     d38:	52495f33 	subpl	r5, r9, #51, 30	; 0xcc
     d3c:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     d40:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     d44:	54584500 	ldrbpl	r4, [r8], #-1280	; 0xfffffb00
     d48:	495f3249 	ldmdbmi	pc, {r0, r3, r6, r9, ip, sp}^	; <UNPREDICTABLE>
     d4c:	61485152 	cmpvs	r8, r2, asr r1
     d50:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
     d54:	41540072 	cmpmi	r4, r2, ror r0
     d58:	5245504d 	subpl	r5, r5, #77	; 0x4d
     d5c:	5152495f 	cmppl	r2, pc, asr r9
     d60:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
     d64:	0072656c 	rsbseq	r6, r2, ip, ror #10
     d68:	31414d44 	cmpcc	r1, r4, asr #26
     d6c:	6168435f 	cmnvs	r8, pc, asr r3
     d70:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
     d74:	52495f31 	subpl	r5, r9, #49, 30	; 0xc4
     d78:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     d7c:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     d80:	41535500 	cmpmi	r3, r0, lsl #10
     d84:	5f335452 	svcpl	0x00335452
     d88:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     d8c:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     d90:	45007265 	strmi	r7, [r0, #-613]	; 0xfffffd9b
     d94:	31495458 	cmpcc	r9, r8, asr r4
     d98:	30315f35 	eorscc	r5, r1, r5, lsr pc
     d9c:	5152495f 	cmppl	r2, pc, asr r9
     da0:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
     da4:	0072656c 	rsbseq	r6, r2, ip, ror #10
     da8:	49545845 	ldmdbmi	r4, {r0, r2, r6, fp, ip, lr}^
     dac:	5f355f39 	svcpl	0x00355f39
     db0:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     db4:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     db8:	52007265 	andpl	r7, r0, #1342177286	; 0x50000006
     dbc:	6c414354 	mcrrvs	3, 5, r4, r1, cr4
     dc0:	5f6d7261 	svcpl	0x006d7261
     dc4:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     dc8:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     dcc:	55007265 	strpl	r7, [r0, #-613]	; 0xfffffd9b
     dd0:	54524153 	ldrbpl	r4, [r2], #-339	; 0xfffffead
     dd4:	52495f32 	subpl	r5, r9, #50, 30	; 0xc8
     dd8:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     ddc:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     de0:	61747300 	cmnvs	r4, r0, lsl #6
     de4:	49006b63 	stmdbmi	r0, {r0, r1, r5, r6, r8, r9, fp, sp, lr}
     de8:	5f314332 	svcpl	0x00314332
     dec:	495f5645 	ldmdbmi	pc, {r0, r2, r6, r9, sl, ip, lr}^	; <UNPREDICTABLE>
     df0:	61485152 	cmpvs	r8, r2, asr r1
     df4:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
     df8:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
     dfc:	495f324d 	ldmdbmi	pc, {r0, r2, r3, r6, r9, ip, sp}^	; <UNPREDICTABLE>
     e00:	61485152 	cmpvs	r8, r2, asr r1
     e04:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
     e08:	79530072 	ldmdbvc	r3, {r1, r4, r5, r6}^
     e0c:	63695473 	cmnvs	r9, #1929379840	; 0x73000000
     e10:	74535f6b 	ldrbvc	r5, [r3], #-3947	; 0xfffff095
     e14:	7300706f 	movwvc	r7, #111	; 0x6f
     e18:	69747379 	ldmdbvs	r4!, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^
     e1c:	632e6b63 	teqvs	lr, #101376	; 0x18c00
     e20:	4c414300 	mcrrmi	3, 0, r4, r1, cr0
     e24:	53004249 	movwpl	r4, #585	; 0x249
     e28:	69547379 	ldmdbvs	r4, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^
     e2c:	435f6b63 	cmpmi	pc, #101376	; 0x18c00
     e30:	6b636568 	blvs	18da3d8 <__RW_SIZE__+0x18d9e58>
     e34:	6d69545f 	cfstrdvs	mvd5, [r9, #-380]!	; 0xfffffe84
     e38:	74756f65 	ldrbtvc	r6, [r5], #-3941	; 0xfffff09b
     e3c:	52544300 	subspl	r4, r4, #0, 6
     e40:	4f4c004c 	svcmi	0x004c004c
     e44:	53004441 	movwpl	r4, #1089	; 0x441
     e48:	69547379 	ldmdbvs	r4, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^
     e4c:	525f6b63 	subspl	r6, pc, #101376	; 0x18c00
     e50:	53006e75 	movwpl	r6, #3701	; 0xe75
     e54:	69547379 	ldmdbvs	r4, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^
     e58:	545f6b63 	ldrbpl	r6, [pc], #-2915	; e60 <__RW_SIZE__+0x8e0>
     e5c:	00657079 	rsbeq	r7, r5, r9, ror r0
     e60:	6365736d 	cmnvs	r5, #-1275068415	; 0xb4000001
     e64:	73795300 	cmnvc	r9, #0, 6
     e68:	6b636954 	blvs	18db3c0 <__RW_SIZE__+0x18dae40>
     e6c:	5f534f5f 	svcpl	0x00534f5f
     e70:	6b636954 	blvs	18db3c8 <__RW_SIZE__+0x18dae48>
     e74:	73795300 	cmnvc	r9, #0, 6
     e78:	6b636954 	blvs	18db3d0 <__RW_SIZE__+0x18dae50>
     e7c:	7465475f 	strbtvc	r4, [r5], #-1887	; 0xfffff8a1
     e80:	6d69545f 	cfstrdvs	mvd5, [r9, #-380]!	; 0xfffffe84
     e84:	79530065 	ldmdbvc	r3, {r0, r2, r5, r6}^
     e88:	63695473 	cmnvs	r9, #1929379840	; 0x73000000
     e8c:	65475f6b 	strbvs	r5, [r7, #-3947]	; 0xfffff095
     e90:	6f4c5f74 	svcvs	0x004c5f74
     e94:	545f6461 	ldrbpl	r6, [pc], #-1121	; e9c <__RW_SIZE__+0x91c>
     e98:	00656d69 	rsbeq	r6, r5, r9, ror #26
     e9c:	344d4954 	strbcc	r4, [sp], #-2388	; 0xfffff6ac
     ea0:	7065525f 	rsbvc	r5, r5, pc, asr r2
     ea4:	00746165 	rsbseq	r6, r4, r5, ror #2
     ea8:	344d4954 	strbcc	r4, [sp], #-2388	; 0xfffff6ac
     eac:	6168435f 	cmnvs	r8, pc, asr r3
     eb0:	5f65676e 	svcpl	0x0065676e
     eb4:	756c6156 	strbvc	r6, [ip, #-342]!	; 0xfffffeaa
     eb8:	69740065 	ldmdbvs	r4!, {r0, r2, r5, r6}^
     ebc:	5400656d 	strpl	r6, [r0], #-1389	; 0xfffffa93
     ec0:	5f344d49 	svcpl	0x00344d49
     ec4:	706f7453 	rsbvc	r7, pc, r3, asr r4	; <UNPREDICTABLE>
     ec8:	6d697400 	cfstrdvs	mvd7, [r9, #-0]
     ecc:	632e7265 	teqvs	lr, #1342177286	; 0x50000006
     ed0:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
     ed4:	754f5f33 	strbvc	r5, [pc, #-3891]	; ffffffa9 <MSP_BASE+0xdfffafa9>
     ed8:	6e495f74 	mcrvs	15, 2, r5, cr9, cr4, {3}
     edc:	54007469 	strpl	r7, [r0], #-1129	; 0xfffffb97
     ee0:	5f344d49 	svcpl	0x00344d49
     ee4:	63656843 	cmnvs	r5, #4390912	; 0x430000
     ee8:	69545f6b 	ldmdbvs	r4, {r0, r1, r3, r5, r6, r8, r9, sl, fp, ip, lr}^
     eec:	756f656d 	strbvc	r6, [pc, #-1389]!	; 987 <__RW_SIZE__+0x407>
     ef0:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
     ef4:	445f324d 	ldrbmi	r3, [pc], #-589	; efc <__RW_SIZE__+0x97c>
     ef8:	79616c65 	stmdbvc	r1!, {r0, r2, r5, r6, sl, fp, sp, lr}^
     efc:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
     f00:	754f5f33 	strbvc	r5, [pc, #-3891]	; ffffffd5 <MSP_BASE+0xdfffafd5>
     f04:	72465f74 	subvc	r5, r6, #116, 30	; 0x1d0
     f08:	475f7165 	ldrbmi	r7, [pc, -r5, ror #2]
     f0c:	72656e65 	rsbvc	r6, r5, #1616	; 0x650
     f10:	6f697461 	svcvs	0x00697461
     f14:	4954006e 	ldmdbmi	r4, {r1, r2, r3, r5, r6}^
     f18:	535f324d 	cmppl	pc, #-805306364	; 0xd0000004
     f1c:	77706f74 			; <UNDEFINED> instruction: 0x77706f74
     f20:	68637461 	stmdavs	r3!, {r0, r5, r6, sl, ip, sp, lr}^
     f24:	6174535f 	cmnvs	r4, pc, asr r3
     f28:	54007472 	strpl	r7, [r0], #-1138	; 0xfffffb8e
     f2c:	5f344d49 	svcpl	0x00344d49
     f30:	65706552 	ldrbvs	r6, [r0, #-1362]!	; 0xfffffaae
     f34:	495f7461 	ldmdbmi	pc, {r0, r5, r6, sl, ip, sp, lr}^	; <UNPREDICTABLE>
     f38:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
     f3c:	74707572 	ldrbtvc	r7, [r0], #-1394	; 0xfffffa8e
     f40:	616e455f 	cmnvs	lr, pc, asr r5
     f44:	00656c62 	rsbeq	r6, r5, r2, ror #24
     f48:	324d4954 	subcc	r4, sp, #84, 18	; 0x150000
     f4c:	6f74535f 	svcvs	0x0074535f
     f50:	74617770 	strbtvc	r7, [r1], #-1904	; 0xfffff890
     f54:	535f6863 	cmppl	pc, #6488064	; 0x630000
     f58:	00706f74 	rsbseq	r6, r0, r4, ror pc
     f5c:	334d4954 	movtcc	r4, #55636	; 0xd954
     f60:	74754f5f 	ldrbtvc	r4, [r5], #-3935	; 0xfffff0a1
     f64:	6f74535f 	svcvs	0x0074535f
     f68:	61550070 	cmpvs	r5, r0, ror r0
     f6c:	5f317472 	svcpl	0x00317472
     f70:	5f746547 	svcpl	0x00746547
     f74:	73657250 	cmnvc	r5, #80, 4
     f78:	00646573 	rsbeq	r6, r4, r3, ror r5
     f7c:	74726155 	ldrbtvc	r6, [r2], #-341	; 0xfffffeab
     f80:	58525f31 	ldmdapl	r2, {r0, r4, r5, r8, r9, sl, fp, ip, lr}^
     f84:	746e495f 	strbtvc	r4, [lr], #-2399	; 0xfffff6a1
     f88:	75727265 	ldrbvc	r7, [r2, #-613]!	; 0xfffffd9b
     f8c:	455f7470 	ldrbmi	r7, [pc, #-1136]	; b24 <__RW_SIZE__+0x5a4>
     f90:	6c62616e 	stfvse	f6, [r2], #-440	; 0xfffffe48
     f94:	5f5f0065 	svcpl	0x005f0065
     f98:	6c5f6176 	ldfvse	f6, [pc], {118}	; 0x76
     f9c:	00747369 	rsbseq	r7, r4, r9, ror #6
     fa0:	74726175 	ldrbtvc	r6, [r2], #-373	; 0xfffffe8b
     fa4:	6400632e 	strvs	r6, [r0], #-814	; 0xfffffcd2
     fa8:	6c62756f 	cfstr64vs	mvdx7, [r2], #-444	; 0xfffffe44
     fac:	61550065 	cmpvs	r5, r5, rrx
     fb0:	5f317472 	svcpl	0x00317472
     fb4:	646e6553 	strbtvs	r6, [lr], #-1363	; 0xfffffaad
     fb8:	7479425f 	ldrbtvc	r4, [r9], #-607	; 0xfffffda1
     fbc:	61550065 	cmpvs	r5, r5, rrx
     fc0:	5f317472 	svcpl	0x00317472
     fc4:	5f746547 	svcpl	0x00746547
     fc8:	72616843 	rsbvc	r6, r1, #4390912	; 0x430000
     fcc:	75616200 	strbvc	r6, [r1, #-512]!	; 0xfffffe00
     fd0:	61550064 	cmpvs	r5, r4, rrx
     fd4:	5f317472 	svcpl	0x00317472
     fd8:	646e6553 	strbtvs	r6, [lr], #-1363	; 0xfffffaad
     fdc:	7274535f 	rsbsvc	r5, r4, #2080374785	; 0x7c000001
     fe0:	00676e69 	rsbeq	r6, r7, r9, ror #28
     fe4:	63617266 	cmnvs	r1, #1610612742	; 0x60000006
     fe8:	6e616d00 	cdpvs	13, 6, cr6, cr1, cr0, {0}
     fec:	74730074 	ldrbtvc	r0, [r3], #-116	; 0xffffff8c
     ff0:	676e6972 			; <UNDEFINED> instruction: 0x676e6972
     ff4:	675f5f00 	ldrbvs	r5, [pc, -r0, lsl #30]
     ff8:	5f63756e 	svcpl	0x0063756e
     ffc:	6c5f6176 	ldfvse	f6, [pc], {118}	; 0x76
    1000:	00747369 	rsbseq	r7, r4, r9, ror #6
    1004:	70615f5f 	rsbvc	r5, r1, pc, asr pc
    1008:	70737600 	rsbsvc	r7, r3, r0, lsl #12
    100c:	746e6972 	strbtvc	r6, [lr], #-2418	; 0xfffff68e
    1010:	Address 0x00001010 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	3a434347 	bcc	10d0d24 <__RW_SIZE__+0x10d07a4>
   4:	6f532820 	svcvs	0x00532820
   8:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
   c:	43207972 	teqmi	r0, #1867776	; 0x1c8000
  10:	4265646f 	rsbmi	r6, r5, #1862270976	; 0x6f000000
  14:	68636e65 	stmdavs	r3!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
  18:	74694c20 	strbtvc	r4, [r9], #-3104	; 0xfffff3e0
  1c:	30322065 	eorscc	r2, r2, r5, rrx
  20:	312e3331 	teqcc	lr, r1, lsr r3
  24:	34322d31 	ldrtcc	r2, [r2], #-3377	; 0xfffff2cf
  28:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
  2c:	00312e38 	eorseq	r2, r1, r8, lsr lr

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003041 	andeq	r3, r0, r1, asr #32
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000026 	andeq	r0, r0, r6, lsr #32
  10:	726f4305 	rsbvc	r4, pc, #335544320	; 0x14000000
  14:	2d786574 	cfldr64cs	mvdx6, [r8, #-464]!	; 0xfffffe30
  18:	0600334d 	streq	r3, [r0], -sp, asr #6
  1c:	094d070a 	stmdbeq	sp, {r1, r3, r8, r9, sl}^
  20:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	1a011803 	bne	4603c <__RW_SIZE__+0x45abc>
  2c:	22021e01 	andcs	r1, r2, #1, 28
  30:	Address 0x00000030 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
       0:	0000000c 	andeq	r0, r0, ip
       4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
       8:	7c020001 	stcvc	0, cr0, [r2], {1}
       c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
      10:	0000000c 	andeq	r0, r0, ip
      14:	00000000 	andeq	r0, r0, r0
      18:	080031ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, ip, sp}
      1c:	00000058 	andeq	r0, r0, r8, asr r0
      20:	0000000c 	andeq	r0, r0, ip
      24:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
      28:	7c020001 	stcvc	0, cr0, [r2], {1}
      2c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
      30:	0000000c 	andeq	r0, r0, ip
      34:	00000020 	andeq	r0, r0, r0, lsr #32
      38:	08003244 	stmdaeq	r0, {r2, r6, r9, ip, sp}
      3c:	00000008 	andeq	r0, r0, r8
      40:	0000000c 	andeq	r0, r0, ip
      44:	00000020 	andeq	r0, r0, r0, lsr #32
      48:	0800324c 	stmdaeq	r0, {r2, r3, r6, r9, ip, sp}
      4c:	00000006 	andeq	r0, r0, r6
      50:	0000000c 	andeq	r0, r0, ip
      54:	00000020 	andeq	r0, r0, r0, lsr #32
      58:	08003254 	stmdaeq	r0, {r2, r4, r6, r9, ip, sp}
      5c:	00000008 	andeq	r0, r0, r8
      60:	0000000c 	andeq	r0, r0, ip
      64:	00000020 	andeq	r0, r0, r0, lsr #32
      68:	0800325c 	stmdaeq	r0, {r2, r3, r4, r6, r9, ip, sp}
      6c:	00000006 	andeq	r0, r0, r6
      70:	0000000c 	andeq	r0, r0, ip
      74:	00000020 	andeq	r0, r0, r0, lsr #32
      78:	08003264 	stmdaeq	r0, {r2, r5, r6, r9, ip, sp}
      7c:	00000006 	andeq	r0, r0, r6
      80:	0000000c 	andeq	r0, r0, ip
      84:	00000020 	andeq	r0, r0, r0, lsr #32
      88:	0800326c 	stmdaeq	r0, {r2, r3, r5, r6, r9, ip, sp}
      8c:	00000006 	andeq	r0, r0, r6
      90:	0000000c 	andeq	r0, r0, ip
      94:	00000020 	andeq	r0, r0, r0, lsr #32
      98:	08003274 	stmdaeq	r0, {r2, r4, r5, r6, r9, ip, sp}
      9c:	00000006 	andeq	r0, r0, r6
      a0:	0000000c 	andeq	r0, r0, ip
      a4:	00000020 	andeq	r0, r0, r0, lsr #32
      a8:	0800327c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r9, ip, sp}
      ac:	00000006 	andeq	r0, r0, r6
      b0:	0000000c 	andeq	r0, r0, ip
      b4:	00000020 	andeq	r0, r0, r0, lsr #32
      b8:	08003284 	stmdaeq	r0, {r2, r7, r9, ip, sp}
      bc:	00000006 	andeq	r0, r0, r6
      c0:	0000000c 	andeq	r0, r0, ip
      c4:	00000020 	andeq	r0, r0, r0, lsr #32
      c8:	0800328c 	stmdaeq	r0, {r2, r3, r7, r9, ip, sp}
      cc:	00000006 	andeq	r0, r0, r6
      d0:	0000000c 	andeq	r0, r0, ip
      d4:	00000020 	andeq	r0, r0, r0, lsr #32
      d8:	08003294 	stmdaeq	r0, {r2, r4, r7, r9, ip, sp}
      dc:	00000006 	andeq	r0, r0, r6
      e0:	0000000c 	andeq	r0, r0, ip
      e4:	00000020 	andeq	r0, r0, r0, lsr #32
      e8:	0800329c 	stmdaeq	r0, {r2, r3, r4, r7, r9, ip, sp}
      ec:	00000006 	andeq	r0, r0, r6
      f0:	0000000c 	andeq	r0, r0, ip
      f4:	00000020 	andeq	r0, r0, r0, lsr #32
      f8:	080032a4 	stmdaeq	r0, {r2, r5, r7, r9, ip, sp}
      fc:	00000004 	andeq	r0, r0, r4
     100:	0000000c 	andeq	r0, r0, ip
     104:	00000020 	andeq	r0, r0, r0, lsr #32
     108:	080032a8 	stmdaeq	r0, {r3, r5, r7, r9, ip, sp}
     10c:	00000004 	andeq	r0, r0, r4
     110:	0000000c 	andeq	r0, r0, ip
     114:	00000020 	andeq	r0, r0, r0, lsr #32
     118:	080032ac 	stmdaeq	r0, {r2, r3, r5, r7, r9, ip, sp}
     11c:	00000004 	andeq	r0, r0, r4
     120:	0000000c 	andeq	r0, r0, ip
     124:	00000020 	andeq	r0, r0, r0, lsr #32
     128:	080032b0 	stmdaeq	r0, {r4, r5, r7, r9, ip, sp}
     12c:	00000006 	andeq	r0, r0, r6
     130:	0000000c 	andeq	r0, r0, ip
     134:	00000020 	andeq	r0, r0, r0, lsr #32
     138:	080032b8 	stmdaeq	r0, {r3, r4, r5, r7, r9, ip, sp}
     13c:	00000008 	andeq	r0, r0, r8
     140:	0000000c 	andeq	r0, r0, ip
     144:	00000020 	andeq	r0, r0, r0, lsr #32
     148:	080032c0 	stmdaeq	r0, {r6, r7, r9, ip, sp}
     14c:	00000008 	andeq	r0, r0, r8
     150:	0000000c 	andeq	r0, r0, ip
     154:	00000020 	andeq	r0, r0, r0, lsr #32
     158:	080032c8 	stmdaeq	r0, {r3, r6, r7, r9, ip, sp}
     15c:	00000006 	andeq	r0, r0, r6
     160:	0000000c 	andeq	r0, r0, ip
     164:	00000020 	andeq	r0, r0, r0, lsr #32
     168:	080032d0 	stmdaeq	r0, {r4, r6, r7, r9, ip, sp}
     16c:	00000008 	andeq	r0, r0, r8
     170:	0000000c 	andeq	r0, r0, ip
     174:	00000020 	andeq	r0, r0, r0, lsr #32
     178:	080032d8 	stmdaeq	r0, {r3, r4, r6, r7, r9, ip, sp}
     17c:	00000008 	andeq	r0, r0, r8
     180:	0000000c 	andeq	r0, r0, ip
     184:	00000020 	andeq	r0, r0, r0, lsr #32
     188:	080032e0 	stmdaeq	r0, {r5, r6, r7, r9, ip, sp}
     18c:	00000006 	andeq	r0, r0, r6
     190:	0000000c 	andeq	r0, r0, ip
     194:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     198:	7c020001 	stcvc	0, cr0, [r2], {1}
     19c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     1a0:	00000014 	andeq	r0, r0, r4, lsl r0
     1a4:	00000190 	muleq	r0, r0, r1
     1a8:	080032e8 	stmdaeq	r0, {r3, r5, r6, r7, r9, ip, sp}
     1ac:	00000106 	andeq	r0, r0, r6, lsl #2
     1b0:	84040e41 	strhi	r0, [r4], #-3649	; 0xfffff1bf
     1b4:	100e4601 	andne	r4, lr, r1, lsl #12
     1b8:	00000014 	andeq	r0, r0, r4, lsl r0
     1bc:	00000190 	muleq	r0, r0, r1
     1c0:	080033f0 	stmdaeq	r0, {r4, r5, r6, r7, r8, r9, ip, sp}
     1c4:	0000008a 	andeq	r0, r0, sl, lsl #1
     1c8:	84040e41 	strhi	r0, [r4], #-3649	; 0xfffff1bf
     1cc:	00000001 	andeq	r0, r0, r1
     1d0:	0000000c 	andeq	r0, r0, ip
     1d4:	00000190 	muleq	r0, r0, r1
     1d8:	0800347c 	stmdaeq	r0, {r2, r3, r4, r5, r6, sl, ip, sp}
     1dc:	00000082 	andeq	r0, r0, r2, lsl #1
     1e0:	0000000c 	andeq	r0, r0, ip
     1e4:	00000190 	muleq	r0, r0, r1
     1e8:	08003500 	stmdaeq	r0, {r8, sl, ip, sp}
     1ec:	00000082 	andeq	r0, r0, r2, lsl #1
     1f0:	0000000c 	andeq	r0, r0, ip
     1f4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     1f8:	7c020001 	stcvc	0, cr0, [r2], {1}
     1fc:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     200:	0000000c 	andeq	r0, r0, ip
     204:	000001f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     208:	08003584 	stmdaeq	r0, {r2, r7, r8, sl, ip, sp}
     20c:	00000026 	andeq	r0, r0, r6, lsr #32
     210:	0000000c 	andeq	r0, r0, ip
     214:	000001f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     218:	080035ac 	stmdaeq	r0, {r2, r3, r5, r7, r8, sl, ip, sp}
     21c:	0000002a 	andeq	r0, r0, sl, lsr #32
     220:	0000000c 	andeq	r0, r0, ip
     224:	000001f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     228:	080035d8 	stmdaeq	r0, {r3, r4, r6, r7, r8, sl, ip, sp}
     22c:	0000002e 	andeq	r0, r0, lr, lsr #32
     230:	0000000c 	andeq	r0, r0, ip
     234:	000001f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     238:	08003608 	stmdaeq	r0, {r3, r9, sl, ip, sp}
     23c:	0000002e 	andeq	r0, r0, lr, lsr #32
     240:	00000014 	andeq	r0, r0, r4, lsl r0
     244:	000001f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     248:	08003638 	stmdaeq	r0, {r3, r4, r5, r9, sl, ip, sp}
     24c:	000000aa 	andeq	r0, r0, sl, lsr #1
     250:	84040e41 	strhi	r0, [r4], #-3649	; 0xfffff1bf
     254:	00000001 	andeq	r0, r0, r1
     258:	0000000c 	andeq	r0, r0, ip
     25c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     260:	7c020001 	stcvc	0, cr0, [r2], {1}
     264:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     268:	0000000c 	andeq	r0, r0, ip
     26c:	00000258 	andeq	r0, r0, r8, asr r2
     270:	080036e4 	stmdaeq	r0, {r2, r5, r6, r7, r9, sl, ip, sp}
     274:	0000002e 	andeq	r0, r0, lr, lsr #32
     278:	0000000c 	andeq	r0, r0, ip
     27c:	00000258 	andeq	r0, r0, r8, asr r2
     280:	08003714 	stmdaeq	r0, {r2, r4, r8, r9, sl, ip, sp}
     284:	0000001c 	andeq	r0, r0, ip, lsl r0
     288:	0000000c 	andeq	r0, r0, ip
     28c:	00000258 	andeq	r0, r0, r8, asr r2
     290:	08003730 	stmdaeq	r0, {r4, r5, r8, r9, sl, ip, sp}
     294:	00000012 	andeq	r0, r0, r2, lsl r0
     298:	0000000c 	andeq	r0, r0, ip
     29c:	00000258 	andeq	r0, r0, r8, asr r2
     2a0:	08003744 	stmdaeq	r0, {r2, r6, r8, r9, sl, ip, sp}
     2a4:	00000012 	andeq	r0, r0, r2, lsl r0
     2a8:	0000000c 	andeq	r0, r0, ip
     2ac:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     2b0:	7c020001 	stcvc	0, cr0, [r2], {1}
     2b4:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     2b8:	00000020 	andeq	r0, r0, r0, lsr #32
     2bc:	000002a8 	andeq	r0, r0, r8, lsr #5
     2c0:	08003758 	stmdaeq	r0, {r3, r4, r6, r8, r9, sl, ip, sp}
     2c4:	00000146 	andeq	r0, r0, r6, asr #2
     2c8:	84180e42 	ldrhi	r0, [r8], #-3650	; 0xfffff1be
     2cc:	86058506 	strhi	r8, [r5], -r6, lsl #10
     2d0:	88038704 	stmdahi	r3, {r2, r8, r9, sl, pc}
     2d4:	42018e02 	andmi	r8, r1, #2, 28
     2d8:	0000300e 	andeq	r3, r0, lr
     2dc:	0000000c 	andeq	r0, r0, ip
     2e0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     2e4:	7c020001 	stcvc	0, cr0, [r2], {1}
     2e8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     2ec:	00000014 	andeq	r0, r0, r4, lsl r0
     2f0:	000002dc 	ldrdeq	r0, [r0], -ip
     2f4:	080038a0 	stmdaeq	r0, {r5, r7, fp, ip, sp}
     2f8:	00000044 	andeq	r0, r0, r4, asr #32
     2fc:	84040e41 	strhi	r0, [r4], #-3649	; 0xfffff1bf
     300:	00000001 	andeq	r0, r0, r1
     304:	0000000c 	andeq	r0, r0, ip
     308:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     30c:	7c020001 	stcvc	0, cr0, [r2], {1}
     310:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     314:	0000001c 	andeq	r0, r0, ip, lsl r0
     318:	00000304 	andeq	r0, r0, r4, lsl #6
     31c:	080038e4 	stmdaeq	r0, {r2, r5, r6, r7, fp, ip, sp}
     320:	00000038 	andeq	r0, r0, r8, lsr r0
     324:	84140e41 	ldrhi	r0, [r4], #-3649	; 0xfffff1bf
     328:	86048505 	strhi	r8, [r4], -r5, lsl #10
     32c:	8e028703 	cdphi	7, 0, cr8, cr2, cr3, {0}
     330:	200e4301 	andcs	r4, lr, r1, lsl #6
     334:	00000014 	andeq	r0, r0, r4, lsl r0
     338:	00000304 	andeq	r0, r0, r4, lsl #6
     33c:	0800391c 	stmdaeq	r0, {r2, r3, r4, r8, fp, ip, sp}
     340:	00000032 	andeq	r0, r0, r2, lsr r0
     344:	83080e41 	movwhi	r0, #36417	; 0x8e41
     348:	00018e02 	andeq	r8, r1, r2, lsl #28
     34c:	00000014 	andeq	r0, r0, r4, lsl r0
     350:	00000304 	andeq	r0, r0, r4, lsl #6
     354:	08003950 	stmdaeq	r0, {r4, r6, r8, fp, ip, sp}
     358:	00000010 	andeq	r0, r0, r0, lsl r0
     35c:	83080e43 	movwhi	r0, #36419	; 0x8e43
     360:	00018e02 	andeq	r8, r1, r2, lsl #28
     364:	00000014 	andeq	r0, r0, r4, lsl r0
     368:	00000304 	andeq	r0, r0, r4, lsl #6
     36c:	08003960 	stmdaeq	r0, {r5, r6, r8, fp, ip, sp}
     370:	0000012a 	andeq	r0, r0, sl, lsr #2
     374:	83080e44 	movwhi	r0, #36420	; 0x8e44
     378:	00018e02 	andeq	r8, r1, r2, lsl #28
     37c:	00000014 	andeq	r0, r0, r4, lsl r0
     380:	00000304 	andeq	r0, r0, r4, lsl #6
     384:	08003a8c 	stmdaeq	r0, {r2, r3, r7, r9, fp, ip, sp}
     388:	00000010 	andeq	r0, r0, r0, lsl r0
     38c:	83080e43 	movwhi	r0, #36419	; 0x8e43
     390:	00018e02 	andeq	r8, r1, r2, lsl #28
     394:	00000014 	andeq	r0, r0, r4, lsl r0
     398:	00000304 	andeq	r0, r0, r4, lsl #6
     39c:	08003a9c 	stmdaeq	r0, {r2, r3, r4, r7, r9, fp, ip, sp}
     3a0:	00000010 	andeq	r0, r0, r0, lsl r0
     3a4:	83080e43 	movwhi	r0, #36419	; 0x8e43
     3a8:	00018e02 	andeq	r8, r1, r2, lsl #28
     3ac:	00000014 	andeq	r0, r0, r4, lsl r0
     3b0:	00000304 	andeq	r0, r0, r4, lsl #6
     3b4:	08003aac 	stmdaeq	r0, {r2, r3, r5, r7, r9, fp, ip, sp}
     3b8:	00000010 	andeq	r0, r0, r0, lsl r0
     3bc:	83080e43 	movwhi	r0, #36419	; 0x8e43
     3c0:	00018e02 	andeq	r8, r1, r2, lsl #28
     3c4:	00000014 	andeq	r0, r0, r4, lsl r0
     3c8:	00000304 	andeq	r0, r0, r4, lsl #6
     3cc:	08003abc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r9, fp, ip, sp}
     3d0:	00000010 	andeq	r0, r0, r0, lsl r0
     3d4:	83080e43 	movwhi	r0, #36419	; 0x8e43
     3d8:	00018e02 	andeq	r8, r1, r2, lsl #28
     3dc:	00000014 	andeq	r0, r0, r4, lsl r0
     3e0:	00000304 	andeq	r0, r0, r4, lsl #6
     3e4:	08003acc 	stmdaeq	r0, {r2, r3, r6, r7, r9, fp, ip, sp}
     3e8:	00000010 	andeq	r0, r0, r0, lsl r0
     3ec:	83080e43 	movwhi	r0, #36419	; 0x8e43
     3f0:	00018e02 	andeq	r8, r1, r2, lsl #28
     3f4:	00000014 	andeq	r0, r0, r4, lsl r0
     3f8:	00000304 	andeq	r0, r0, r4, lsl #6
     3fc:	08003adc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r9, fp, ip, sp}
     400:	00000010 	andeq	r0, r0, r0, lsl r0
     404:	83080e43 	movwhi	r0, #36419	; 0x8e43
     408:	00018e02 	andeq	r8, r1, r2, lsl #28
     40c:	0000000c 	andeq	r0, r0, ip
     410:	00000304 	andeq	r0, r0, r4, lsl #6
     414:	08003aec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r9, fp, ip, sp}
     418:	0000000e 	andeq	r0, r0, lr
     41c:	00000014 	andeq	r0, r0, r4, lsl r0
     420:	00000304 	andeq	r0, r0, r4, lsl #6
     424:	08003afc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r9, fp, ip, sp}
     428:	00000006 	andeq	r0, r0, r6
     42c:	83080e41 	movwhi	r0, #36417	; 0x8e41
     430:	00018e02 	andeq	r8, r1, r2, lsl #28
     434:	00000014 	andeq	r0, r0, r4, lsl r0
     438:	00000304 	andeq	r0, r0, r4, lsl #6
     43c:	08003b04 	stmdaeq	r0, {r2, r8, r9, fp, ip, sp}
     440:	00000006 	andeq	r0, r0, r6
     444:	83080e41 	movwhi	r0, #36417	; 0x8e41
     448:	00018e02 	andeq	r8, r1, r2, lsl #28
     44c:	00000014 	andeq	r0, r0, r4, lsl r0
     450:	00000304 	andeq	r0, r0, r4, lsl #6
     454:	08003b0c 	stmdaeq	r0, {r2, r3, r8, r9, fp, ip, sp}
     458:	00000006 	andeq	r0, r0, r6
     45c:	83080e41 	movwhi	r0, #36417	; 0x8e41
     460:	00018e02 	andeq	r8, r1, r2, lsl #28
     464:	00000014 	andeq	r0, r0, r4, lsl r0
     468:	00000304 	andeq	r0, r0, r4, lsl #6
     46c:	08003b14 	stmdaeq	r0, {r2, r4, r8, r9, fp, ip, sp}
     470:	00000006 	andeq	r0, r0, r6
     474:	83080e41 	movwhi	r0, #36417	; 0x8e41
     478:	00018e02 	andeq	r8, r1, r2, lsl #28
     47c:	00000014 	andeq	r0, r0, r4, lsl r0
     480:	00000304 	andeq	r0, r0, r4, lsl #6
     484:	08003b1c 	stmdaeq	r0, {r2, r3, r4, r8, r9, fp, ip, sp}
     488:	00000006 	andeq	r0, r0, r6
     48c:	83080e41 	movwhi	r0, #36417	; 0x8e41
     490:	00018e02 	andeq	r8, r1, r2, lsl #28
     494:	00000014 	andeq	r0, r0, r4, lsl r0
     498:	00000304 	andeq	r0, r0, r4, lsl #6
     49c:	08003b24 	stmdaeq	r0, {r2, r5, r8, r9, fp, ip, sp}
     4a0:	00000006 	andeq	r0, r0, r6
     4a4:	83080e41 	movwhi	r0, #36417	; 0x8e41
     4a8:	00018e02 	andeq	r8, r1, r2, lsl #28
     4ac:	00000014 	andeq	r0, r0, r4, lsl r0
     4b0:	00000304 	andeq	r0, r0, r4, lsl #6
     4b4:	08003b2c 	stmdaeq	r0, {r2, r3, r5, r8, r9, fp, ip, sp}
     4b8:	00000006 	andeq	r0, r0, r6
     4bc:	83080e41 	movwhi	r0, #36417	; 0x8e41
     4c0:	00018e02 	andeq	r8, r1, r2, lsl #28
     4c4:	00000014 	andeq	r0, r0, r4, lsl r0
     4c8:	00000304 	andeq	r0, r0, r4, lsl #6
     4cc:	08003b34 	stmdaeq	r0, {r2, r4, r5, r8, r9, fp, ip, sp}
     4d0:	00000006 	andeq	r0, r0, r6
     4d4:	83080e41 	movwhi	r0, #36417	; 0x8e41
     4d8:	00018e02 	andeq	r8, r1, r2, lsl #28
     4dc:	00000014 	andeq	r0, r0, r4, lsl r0
     4e0:	00000304 	andeq	r0, r0, r4, lsl #6
     4e4:	08003b3c 	stmdaeq	r0, {r2, r3, r4, r5, r8, r9, fp, ip, sp}
     4e8:	00000006 	andeq	r0, r0, r6
     4ec:	83080e41 	movwhi	r0, #36417	; 0x8e41
     4f0:	00018e02 	andeq	r8, r1, r2, lsl #28
     4f4:	00000014 	andeq	r0, r0, r4, lsl r0
     4f8:	00000304 	andeq	r0, r0, r4, lsl #6
     4fc:	08003b44 	stmdaeq	r0, {r2, r6, r8, r9, fp, ip, sp}
     500:	00000006 	andeq	r0, r0, r6
     504:	83080e41 	movwhi	r0, #36417	; 0x8e41
     508:	00018e02 	andeq	r8, r1, r2, lsl #28
     50c:	00000014 	andeq	r0, r0, r4, lsl r0
     510:	00000304 	andeq	r0, r0, r4, lsl #6
     514:	08003b4c 	stmdaeq	r0, {r2, r3, r6, r8, r9, fp, ip, sp}
     518:	00000006 	andeq	r0, r0, r6
     51c:	83080e41 	movwhi	r0, #36417	; 0x8e41
     520:	00018e02 	andeq	r8, r1, r2, lsl #28
     524:	00000014 	andeq	r0, r0, r4, lsl r0
     528:	00000304 	andeq	r0, r0, r4, lsl #6
     52c:	08003b54 	stmdaeq	r0, {r2, r4, r6, r8, r9, fp, ip, sp}
     530:	00000006 	andeq	r0, r0, r6
     534:	83080e41 	movwhi	r0, #36417	; 0x8e41
     538:	00018e02 	andeq	r8, r1, r2, lsl #28
     53c:	00000014 	andeq	r0, r0, r4, lsl r0
     540:	00000304 	andeq	r0, r0, r4, lsl #6
     544:	08003b5c 	stmdaeq	r0, {r2, r3, r4, r6, r8, r9, fp, ip, sp}
     548:	00000006 	andeq	r0, r0, r6
     54c:	83080e41 	movwhi	r0, #36417	; 0x8e41
     550:	00018e02 	andeq	r8, r1, r2, lsl #28
     554:	00000014 	andeq	r0, r0, r4, lsl r0
     558:	00000304 	andeq	r0, r0, r4, lsl #6
     55c:	08003b64 	stmdaeq	r0, {r2, r5, r6, r8, r9, fp, ip, sp}
     560:	00000006 	andeq	r0, r0, r6
     564:	83080e41 	movwhi	r0, #36417	; 0x8e41
     568:	00018e02 	andeq	r8, r1, r2, lsl #28
     56c:	00000014 	andeq	r0, r0, r4, lsl r0
     570:	00000304 	andeq	r0, r0, r4, lsl #6
     574:	08003b6c 	stmdaeq	r0, {r2, r3, r5, r6, r8, r9, fp, ip, sp}
     578:	00000006 	andeq	r0, r0, r6
     57c:	83080e41 	movwhi	r0, #36417	; 0x8e41
     580:	00018e02 	andeq	r8, r1, r2, lsl #28
     584:	00000014 	andeq	r0, r0, r4, lsl r0
     588:	00000304 	andeq	r0, r0, r4, lsl #6
     58c:	08003b74 	stmdaeq	r0, {r2, r4, r5, r6, r8, r9, fp, ip, sp}
     590:	00000006 	andeq	r0, r0, r6
     594:	83080e41 	movwhi	r0, #36417	; 0x8e41
     598:	00018e02 	andeq	r8, r1, r2, lsl #28
     59c:	00000014 	andeq	r0, r0, r4, lsl r0
     5a0:	00000304 	andeq	r0, r0, r4, lsl #6
     5a4:	08003b7c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r8, r9, fp, ip, sp}
     5a8:	00000006 	andeq	r0, r0, r6
     5ac:	83080e41 	movwhi	r0, #36417	; 0x8e41
     5b0:	00018e02 	andeq	r8, r1, r2, lsl #28
     5b4:	00000014 	andeq	r0, r0, r4, lsl r0
     5b8:	00000304 	andeq	r0, r0, r4, lsl #6
     5bc:	08003b84 	stmdaeq	r0, {r2, r7, r8, r9, fp, ip, sp}
     5c0:	00000006 	andeq	r0, r0, r6
     5c4:	83080e41 	movwhi	r0, #36417	; 0x8e41
     5c8:	00018e02 	andeq	r8, r1, r2, lsl #28
     5cc:	00000014 	andeq	r0, r0, r4, lsl r0
     5d0:	00000304 	andeq	r0, r0, r4, lsl #6
     5d4:	08003b8c 	stmdaeq	r0, {r2, r3, r7, r8, r9, fp, ip, sp}
     5d8:	00000006 	andeq	r0, r0, r6
     5dc:	83080e41 	movwhi	r0, #36417	; 0x8e41
     5e0:	00018e02 	andeq	r8, r1, r2, lsl #28
     5e4:	00000014 	andeq	r0, r0, r4, lsl r0
     5e8:	00000304 	andeq	r0, r0, r4, lsl #6
     5ec:	08003b94 	stmdaeq	r0, {r2, r4, r7, r8, r9, fp, ip, sp}
     5f0:	00000006 	andeq	r0, r0, r6
     5f4:	83080e41 	movwhi	r0, #36417	; 0x8e41
     5f8:	00018e02 	andeq	r8, r1, r2, lsl #28
     5fc:	00000014 	andeq	r0, r0, r4, lsl r0
     600:	00000304 	andeq	r0, r0, r4, lsl #6
     604:	08003b9c 	stmdaeq	r0, {r2, r3, r4, r7, r8, r9, fp, ip, sp}
     608:	00000006 	andeq	r0, r0, r6
     60c:	83080e41 	movwhi	r0, #36417	; 0x8e41
     610:	00018e02 	andeq	r8, r1, r2, lsl #28
     614:	00000014 	andeq	r0, r0, r4, lsl r0
     618:	00000304 	andeq	r0, r0, r4, lsl #6
     61c:	08003ba4 	stmdaeq	r0, {r2, r5, r7, r8, r9, fp, ip, sp}
     620:	00000006 	andeq	r0, r0, r6
     624:	83080e41 	movwhi	r0, #36417	; 0x8e41
     628:	00018e02 	andeq	r8, r1, r2, lsl #28
     62c:	00000014 	andeq	r0, r0, r4, lsl r0
     630:	00000304 	andeq	r0, r0, r4, lsl #6
     634:	08003bac 	stmdaeq	r0, {r2, r3, r5, r7, r8, r9, fp, ip, sp}
     638:	00000006 	andeq	r0, r0, r6
     63c:	83080e41 	movwhi	r0, #36417	; 0x8e41
     640:	00018e02 	andeq	r8, r1, r2, lsl #28
     644:	00000014 	andeq	r0, r0, r4, lsl r0
     648:	00000304 	andeq	r0, r0, r4, lsl #6
     64c:	08003bb4 	stmdaeq	r0, {r2, r4, r5, r7, r8, r9, fp, ip, sp}
     650:	00000032 	andeq	r0, r0, r2, lsr r0
     654:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
     658:	00018502 	andeq	r8, r1, r2, lsl #10
     65c:	00000014 	andeq	r0, r0, r4, lsl r0
     660:	00000304 	andeq	r0, r0, r4, lsl #6
     664:	08003be8 	stmdaeq	r0, {r3, r5, r6, r7, r8, r9, fp, ip, sp}
     668:	00000006 	andeq	r0, r0, r6
     66c:	83080e41 	movwhi	r0, #36417	; 0x8e41
     670:	00018e02 	andeq	r8, r1, r2, lsl #28
     674:	00000014 	andeq	r0, r0, r4, lsl r0
     678:	00000304 	andeq	r0, r0, r4, lsl #6
     67c:	08003bf0 	stmdaeq	r0, {r4, r5, r6, r7, r8, r9, fp, ip, sp}
     680:	00000006 	andeq	r0, r0, r6
     684:	83080e41 	movwhi	r0, #36417	; 0x8e41
     688:	00018e02 	andeq	r8, r1, r2, lsl #28
     68c:	00000014 	andeq	r0, r0, r4, lsl r0
     690:	00000304 	andeq	r0, r0, r4, lsl #6
     694:	08003bf8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, r9, fp, ip, sp}
     698:	00000006 	andeq	r0, r0, r6
     69c:	83080e41 	movwhi	r0, #36417	; 0x8e41
     6a0:	00018e02 	andeq	r8, r1, r2, lsl #28
     6a4:	00000014 	andeq	r0, r0, r4, lsl r0
     6a8:	00000304 	andeq	r0, r0, r4, lsl #6
     6ac:	08003c00 	stmdaeq	r0, {sl, fp, ip, sp}
     6b0:	00000006 	andeq	r0, r0, r6
     6b4:	83080e41 	movwhi	r0, #36417	; 0x8e41
     6b8:	00018e02 	andeq	r8, r1, r2, lsl #28
     6bc:	00000014 	andeq	r0, r0, r4, lsl r0
     6c0:	00000304 	andeq	r0, r0, r4, lsl #6
     6c4:	08003c08 	stmdaeq	r0, {r3, sl, fp, ip, sp}
     6c8:	00000006 	andeq	r0, r0, r6
     6cc:	83080e41 	movwhi	r0, #36417	; 0x8e41
     6d0:	00018e02 	andeq	r8, r1, r2, lsl #28
     6d4:	00000014 	andeq	r0, r0, r4, lsl r0
     6d8:	00000304 	andeq	r0, r0, r4, lsl #6
     6dc:	08003c10 	stmdaeq	r0, {r4, sl, fp, ip, sp}
     6e0:	00000006 	andeq	r0, r0, r6
     6e4:	83080e41 	movwhi	r0, #36417	; 0x8e41
     6e8:	00018e02 	andeq	r8, r1, r2, lsl #28
     6ec:	00000014 	andeq	r0, r0, r4, lsl r0
     6f0:	00000304 	andeq	r0, r0, r4, lsl #6
     6f4:	08003c18 	stmdaeq	r0, {r3, r4, sl, fp, ip, sp}
     6f8:	00000036 	andeq	r0, r0, r6, lsr r0
     6fc:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
     700:	00018502 	andeq	r8, r1, r2, lsl #10
     704:	00000014 	andeq	r0, r0, r4, lsl r0
     708:	00000304 	andeq	r0, r0, r4, lsl #6
     70c:	08003c50 	stmdaeq	r0, {r4, r6, sl, fp, ip, sp}
     710:	00000006 	andeq	r0, r0, r6
     714:	83080e41 	movwhi	r0, #36417	; 0x8e41
     718:	00018e02 	andeq	r8, r1, r2, lsl #28
     71c:	00000014 	andeq	r0, r0, r4, lsl r0
     720:	00000304 	andeq	r0, r0, r4, lsl #6
     724:	08003c58 	stmdaeq	r0, {r3, r4, r6, sl, fp, ip, sp}
     728:	00000006 	andeq	r0, r0, r6
     72c:	83080e41 	movwhi	r0, #36417	; 0x8e41
     730:	00018e02 	andeq	r8, r1, r2, lsl #28
     734:	00000014 	andeq	r0, r0, r4, lsl r0
     738:	00000304 	andeq	r0, r0, r4, lsl #6
     73c:	08003c60 	stmdaeq	r0, {r5, r6, sl, fp, ip, sp}
     740:	00000006 	andeq	r0, r0, r6
     744:	83080e41 	movwhi	r0, #36417	; 0x8e41
     748:	00018e02 	andeq	r8, r1, r2, lsl #28
     74c:	00000014 	andeq	r0, r0, r4, lsl r0
     750:	00000304 	andeq	r0, r0, r4, lsl #6
     754:	08003c68 	stmdaeq	r0, {r3, r5, r6, sl, fp, ip, sp}
     758:	00000006 	andeq	r0, r0, r6
     75c:	83080e41 	movwhi	r0, #36417	; 0x8e41
     760:	00018e02 	andeq	r8, r1, r2, lsl #28
     764:	00000014 	andeq	r0, r0, r4, lsl r0
     768:	00000304 	andeq	r0, r0, r4, lsl #6
     76c:	08003c70 	stmdaeq	r0, {r4, r5, r6, sl, fp, ip, sp}
     770:	00000006 	andeq	r0, r0, r6
     774:	83080e41 	movwhi	r0, #36417	; 0x8e41
     778:	00018e02 	andeq	r8, r1, r2, lsl #28
     77c:	00000014 	andeq	r0, r0, r4, lsl r0
     780:	00000304 	andeq	r0, r0, r4, lsl #6
     784:	08003c78 	stmdaeq	r0, {r3, r4, r5, r6, sl, fp, ip, sp}
     788:	00000006 	andeq	r0, r0, r6
     78c:	83080e41 	movwhi	r0, #36417	; 0x8e41
     790:	00018e02 	andeq	r8, r1, r2, lsl #28
     794:	00000014 	andeq	r0, r0, r4, lsl r0
     798:	00000304 	andeq	r0, r0, r4, lsl #6
     79c:	08003c80 	stmdaeq	r0, {r7, sl, fp, ip, sp}
     7a0:	00000030 	andeq	r0, r0, r0, lsr r0
     7a4:	84040e41 	strhi	r0, [r4], #-3649	; 0xfffff1bf
     7a8:	00000001 	andeq	r0, r0, r1
     7ac:	00000014 	andeq	r0, r0, r4, lsl r0
     7b0:	00000304 	andeq	r0, r0, r4, lsl #6
     7b4:	08003cb0 	stmdaeq	r0, {r4, r5, r7, sl, fp, ip, sp}
     7b8:	00000006 	andeq	r0, r0, r6
     7bc:	83080e41 	movwhi	r0, #36417	; 0x8e41
     7c0:	00018e02 	andeq	r8, r1, r2, lsl #28
     7c4:	00000014 	andeq	r0, r0, r4, lsl r0
     7c8:	00000304 	andeq	r0, r0, r4, lsl #6
     7cc:	08003cb8 	stmdaeq	r0, {r3, r4, r5, r7, sl, fp, ip, sp}
     7d0:	00000006 	andeq	r0, r0, r6
     7d4:	83080e41 	movwhi	r0, #36417	; 0x8e41
     7d8:	00018e02 	andeq	r8, r1, r2, lsl #28
     7dc:	00000014 	andeq	r0, r0, r4, lsl r0
     7e0:	00000304 	andeq	r0, r0, r4, lsl #6
     7e4:	08003cc0 	stmdaeq	r0, {r6, r7, sl, fp, ip, sp}
     7e8:	00000006 	andeq	r0, r0, r6
     7ec:	83080e41 	movwhi	r0, #36417	; 0x8e41
     7f0:	00018e02 	andeq	r8, r1, r2, lsl #28
     7f4:	00000014 	andeq	r0, r0, r4, lsl r0
     7f8:	00000304 	andeq	r0, r0, r4, lsl #6
     7fc:	08003cc8 	stmdaeq	r0, {r3, r6, r7, sl, fp, ip, sp}
     800:	00000006 	andeq	r0, r0, r6
     804:	83080e41 	movwhi	r0, #36417	; 0x8e41
     808:	00018e02 	andeq	r8, r1, r2, lsl #28
     80c:	00000014 	andeq	r0, r0, r4, lsl r0
     810:	00000304 	andeq	r0, r0, r4, lsl #6
     814:	08003cd0 	stmdaeq	r0, {r4, r6, r7, sl, fp, ip, sp}
     818:	00000006 	andeq	r0, r0, r6
     81c:	83080e41 	movwhi	r0, #36417	; 0x8e41
     820:	00018e02 	andeq	r8, r1, r2, lsl #28
     824:	0000000c 	andeq	r0, r0, ip
     828:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     82c:	7c020001 	stcvc	0, cr0, [r2], {1}
     830:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     834:	00000018 	andeq	r0, r0, r8, lsl r0
     838:	00000824 	andeq	r0, r0, r4, lsr #16
     83c:	08003cd8 	stmdaeq	r0, {r3, r4, r6, r7, sl, fp, ip, sp}
     840:	00000048 	andeq	r0, r0, r8, asr #32
     844:	83100e41 	tsthi	r0, #1040	; 0x410
     848:	85038404 	strhi	r8, [r3, #-1028]	; 0xfffffbfc
     84c:	00018e02 	andeq	r8, r1, r2, lsl #28
     850:	0000000c 	andeq	r0, r0, ip
     854:	00000824 	andeq	r0, r0, r4, lsr #16
     858:	08003d20 	stmdaeq	r0, {r5, r8, sl, fp, ip, sp}
     85c:	00000010 	andeq	r0, r0, r0, lsl r0
     860:	0000000c 	andeq	r0, r0, ip
     864:	00000824 	andeq	r0, r0, r4, lsr #16
     868:	08003d30 	stmdaeq	r0, {r4, r5, r8, sl, fp, ip, sp}
     86c:	0000000c 	andeq	r0, r0, ip
     870:	0000000c 	andeq	r0, r0, ip
     874:	00000824 	andeq	r0, r0, r4, lsr #16
     878:	08003d3c 	stmdaeq	r0, {r2, r3, r4, r5, r8, sl, fp, ip, sp}
     87c:	0000000c 	andeq	r0, r0, ip
     880:	0000000c 	andeq	r0, r0, ip
     884:	00000824 	andeq	r0, r0, r4, lsr #16
     888:	08003d48 	stmdaeq	r0, {r3, r6, r8, sl, fp, ip, sp}
     88c:	0000000e 	andeq	r0, r0, lr
     890:	00000014 	andeq	r0, r0, r4, lsl r0
     894:	00000824 	andeq	r0, r0, r4, lsr #16
     898:	08003d58 	stmdaeq	r0, {r3, r4, r6, r8, sl, fp, ip, sp}
     89c:	00000048 	andeq	r0, r0, r8, asr #32
     8a0:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
     8a4:	00018e02 	andeq	r8, r1, r2, lsl #28
     8a8:	0000000c 	andeq	r0, r0, ip
     8ac:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     8b0:	7c020001 	stcvc	0, cr0, [r2], {1}
     8b4:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     8b8:	00000014 	andeq	r0, r0, r4, lsl r0
     8bc:	000008a8 	andeq	r0, r0, r8, lsr #17
     8c0:	08003da0 	stmdaeq	r0, {r5, r7, r8, sl, fp, ip, sp}
     8c4:	0000003e 	andeq	r0, r0, lr, lsr r0
     8c8:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
     8cc:	00018502 	andeq	r8, r1, r2, lsl #10
     8d0:	0000000c 	andeq	r0, r0, ip
     8d4:	000008a8 	andeq	r0, r0, r8, lsr #17
     8d8:	08003de0 	stmdaeq	r0, {r5, r6, r7, r8, sl, fp, ip, sp}
     8dc:	00000026 	andeq	r0, r0, r6, lsr #32
     8e0:	00000018 	andeq	r0, r0, r8, lsl r0
     8e4:	000008a8 	andeq	r0, r0, r8, lsr #17
     8e8:	08003e08 	stmdaeq	r0, {r3, r9, sl, fp, ip, sp}
     8ec:	000000e4 	andeq	r0, r0, r4, ror #1
     8f0:	840c0e41 	strhi	r0, [ip], #-3649	; 0xfffff1bf
     8f4:	86028503 	strhi	r8, [r2], -r3, lsl #10
     8f8:	00000001 	andeq	r0, r0, r1
     8fc:	00000014 	andeq	r0, r0, r4, lsl r0
     900:	000008a8 	andeq	r0, r0, r8, lsr #17
     904:	08003eec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r9, sl, fp, ip, sp}
     908:	00000062 	andeq	r0, r0, r2, rrx
     90c:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
     910:	00018502 	andeq	r8, r1, r2, lsl #10
     914:	0000000c 	andeq	r0, r0, ip
     918:	000008a8 	andeq	r0, r0, r8, lsr #17
     91c:	08003f50 	stmdaeq	r0, {r4, r6, r8, r9, sl, fp, ip, sp}
     920:	00000020 	andeq	r0, r0, r0, lsr #32
     924:	0000000c 	andeq	r0, r0, ip
     928:	000008a8 	andeq	r0, r0, r8, lsr #17
     92c:	08003f70 	stmdaeq	r0, {r4, r5, r6, r8, r9, sl, fp, ip, sp}
     930:	00000022 	andeq	r0, r0, r2, lsr #32
     934:	0000000c 	andeq	r0, r0, ip
     938:	000008a8 	andeq	r0, r0, r8, lsr #17
     93c:	08003f94 	stmdaeq	r0, {r2, r4, r7, r8, r9, sl, fp, ip, sp}
     940:	00000018 	andeq	r0, r0, r8, lsl r0
     944:	0000000c 	andeq	r0, r0, ip
     948:	000008a8 	andeq	r0, r0, r8, lsr #17
     94c:	08003fac 	stmdaeq	r0, {r2, r3, r5, r7, r8, r9, sl, fp, ip, sp}
     950:	0000004c 	andeq	r0, r0, ip, asr #32
     954:	00000014 	andeq	r0, r0, r4, lsl r0
     958:	000008a8 	andeq	r0, r0, r8, lsr #17
     95c:	08003ff8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp}
     960:	00000058 	andeq	r0, r0, r8, asr r0
     964:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
     968:	00018e02 	andeq	r8, r1, r2, lsl #28
     96c:	0000000c 	andeq	r0, r0, ip
     970:	000008a8 	andeq	r0, r0, r8, lsr #17
     974:	08004050 	stmdaeq	r0, {r4, r6, lr}
     978:	00000022 	andeq	r0, r0, r2, lsr #32
     97c:	00000014 	andeq	r0, r0, r4, lsl r0
     980:	000008a8 	andeq	r0, r0, r8, lsr #17
     984:	08004074 	stmdaeq	r0, {r2, r4, r5, r6, lr}
     988:	000000a8 	andeq	r0, r0, r8, lsr #1
     98c:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
     990:	00018502 	andeq	r8, r1, r2, lsl #10
     994:	0000000c 	andeq	r0, r0, ip
     998:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     99c:	7c020001 	stcvc	0, cr0, [r2], {1}
     9a0:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     9a4:	00000018 	andeq	r0, r0, r8, lsl r0
     9a8:	00000994 	muleq	r0, r4, r9
     9ac:	08004120 	stmdaeq	r0, {r5, r8, lr}
     9b0:	000000b8 	strheq	r0, [r0], -r8
     9b4:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xfffff1bf
     9b8:	86038504 	strhi	r8, [r3], -r4, lsl #10
     9bc:	00018e02 	andeq	r8, r1, r2, lsl #28
     9c0:	0000000c 	andeq	r0, r0, ip
     9c4:	00000994 	muleq	r0, r4, r9
     9c8:	080041d8 	stmdaeq	r0, {r3, r4, r6, r7, r8, lr}
     9cc:	0000003a 	andeq	r0, r0, sl, lsr r0
     9d0:	00000014 	andeq	r0, r0, r4, lsl r0
     9d4:	00000994 	muleq	r0, r4, r9
     9d8:	08004214 	stmdaeq	r0, {r2, r4, r9, lr}
     9dc:	00000042 	andeq	r0, r0, r2, asr #32
     9e0:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
     9e4:	00018502 	andeq	r8, r1, r2, lsl #10
     9e8:	00000024 	andeq	r0, r0, r4, lsr #32
     9ec:	00000994 	muleq	r0, r4, r9
     9f0:	08004258 	stmdaeq	r0, {r3, r4, r6, r9, lr}
     9f4:	00000060 	andeq	r0, r0, r0, rrx
     9f8:	80100e41 	andshi	r0, r0, r1, asr #28
     9fc:	82038104 	andhi	r8, r3, #4, 2
     a00:	41018302 	tstmi	r1, r2, lsl #6
     a04:	07841c0e 	streq	r1, [r4, lr, lsl #24]
     a08:	058e0685 	streq	r0, [lr, #1669]	; 0x685
     a0c:	02a80e41 	adceq	r0, r8, #1040	; 0x410
     a10:	0000000c 	andeq	r0, r0, ip
     a14:	00000994 	muleq	r0, r4, r9
     a18:	080042b8 	stmdaeq	r0, {r3, r4, r5, r7, r9, lr}
     a1c:	00000016 	andeq	r0, r0, r6, lsl r0
     a20:	0000000c 	andeq	r0, r0, ip
     a24:	00000994 	muleq	r0, r4, r9
     a28:	080042d0 	stmdaeq	r0, {r4, r6, r7, r9, lr}
     a2c:	00000018 	andeq	r0, r0, r8, lsl r0
     a30:	0000000c 	andeq	r0, r0, ip
     a34:	00000994 	muleq	r0, r4, r9
     a38:	080042e8 	stmdaeq	r0, {r3, r5, r6, r7, r9, lr}
     a3c:	00000042 	andeq	r0, r0, r2, asr #32
     a40:	0000000c 	andeq	r0, r0, ip
     a44:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     a48:	7c020001 	stcvc	0, cr0, [r2], {1}
     a4c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     a50:	00000018 	andeq	r0, r0, r8, lsl r0
     a54:	00000a40 	andeq	r0, r0, r0, asr #20
     a58:	08004330 	stmdaeq	r0, {r4, r5, r8, r9, lr}
     a5c:	00000032 	andeq	r0, r0, r2, lsr r0
     a60:	840c0e41 	strhi	r0, [ip], #-3649	; 0xfffff1bf
     a64:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
     a68:	780e4101 	stmdavc	lr, {r0, r8, lr}
     a6c:	00000014 	andeq	r0, r0, r4, lsl r0
     a70:	00000a40 	andeq	r0, r0, r0, asr #20
     a74:	08004364 	stmdaeq	r0, {r2, r5, r6, r8, r9, lr}
     a78:	0000001a 	andeq	r0, r0, sl, lsl r0
     a7c:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
     a80:	00018502 	andeq	r8, r1, r2, lsl #10
     a84:	0000000c 	andeq	r0, r0, ip
     a88:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     a8c:	7c020001 	stcvc	0, cr0, [r2], {1}
     a90:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     a94:	00000028 	andeq	r0, r0, r8, lsr #32
     a98:	00000a84 	andeq	r0, r0, r4, lsl #21
     a9c:	08004380 	stmdaeq	r0, {r7, r8, r9, lr}
     aa0:	000014b4 			; <UNDEFINED> instruction: 0x000014b4
     aa4:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
     aa8:	86088509 	strhi	r8, [r8], -r9, lsl #10
     aac:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
     ab0:	8a048905 	bhi	122ecc <__RW_SIZE__+0x12294c>
     ab4:	8e028b03 	vmlahi.f64	d8, d2, d3
     ab8:	c80e4101 	stmdagt	lr, {r0, r8, lr}
     abc:	00000002 	andeq	r0, r0, r2
     ac0:	0000000c 	andeq	r0, r0, ip
     ac4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     ac8:	7c020001 	stcvc	0, cr0, [r2], {1}
     acc:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     ad0:	00000024 	andeq	r0, r0, r4, lsr #32
     ad4:	00000ac0 	andeq	r0, r0, r0, asr #21
     ad8:	08005838 	stmdaeq	r0, {r3, r4, r5, fp, ip, lr}
     adc:	0000014a 	andeq	r0, r0, sl, asr #2
     ae0:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
     ae4:	86088509 	strhi	r8, [r8], -r9, lsl #10
     ae8:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
     aec:	8a048905 	bhi	122f08 <__RW_SIZE__+0x122988>
     af0:	8e028b03 	vmlahi.f64	d8, d2, d3
     af4:	380e4501 	stmdacc	lr, {r0, r8, sl, lr}
     af8:	00000028 	andeq	r0, r0, r8, lsr #32
     afc:	00000ac0 	andeq	r0, r0, r0, asr #21
     b00:	08005984 	stmdaeq	r0, {r2, r7, r8, fp, ip, lr}
     b04:	00000f8a 	andeq	r0, r0, sl, lsl #31
     b08:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
     b0c:	86088509 	strhi	r8, [r8], -r9, lsl #10
     b10:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
     b14:	8a048905 	bhi	122f30 <__RW_SIZE__+0x1229b0>
     b18:	8e028b03 	vmlahi.f64	d8, d2, d3
     b1c:	900e4101 	andls	r4, lr, r1, lsl #2
     b20:	00000001 	andeq	r0, r0, r1
     b24:	0000000c 	andeq	r0, r0, ip
     b28:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     b2c:	7c020001 	stcvc	0, cr0, [r2], {1}
     b30:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     b34:	00000014 	andeq	r0, r0, r4, lsl r0
     b38:	00000b24 	andeq	r0, r0, r4, lsr #22
     b3c:	08006910 	stmdaeq	r0, {r4, r8, fp, sp, lr}
     b40:	00000052 	andeq	r0, r0, r2, asr r0
     b44:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
     b48:	00018e02 	andeq	r8, r1, r2, lsl #28
     b4c:	0000000c 	andeq	r0, r0, ip
     b50:	00000b24 	andeq	r0, r0, r4, lsr #22
     b54:	08006964 	stmdaeq	r0, {r2, r5, r6, r8, fp, sp, lr}
     b58:	0000000a 	andeq	r0, r0, sl
     b5c:	0000000c 	andeq	r0, r0, ip
     b60:	00000b24 	andeq	r0, r0, r4, lsr #22
     b64:	08006970 	stmdaeq	r0, {r4, r5, r6, r8, fp, sp, lr}
     b68:	0000000c 	andeq	r0, r0, ip
     b6c:	0000000c 	andeq	r0, r0, ip
     b70:	00000b24 	andeq	r0, r0, r4, lsr #22
     b74:	0800697c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r8, fp, sp, lr}
     b78:	00000008 	andeq	r0, r0, r8
     b7c:	0000000c 	andeq	r0, r0, ip
     b80:	00000b24 	andeq	r0, r0, r4, lsr #22
     b84:	08006984 	stmdaeq	r0, {r2, r7, r8, fp, sp, lr}
     b88:	00000004 	andeq	r0, r0, r4
     b8c:	0000000c 	andeq	r0, r0, ip
     b90:	00000b24 	andeq	r0, r0, r4, lsr #22
     b94:	08006988 	stmdaeq	r0, {r3, r7, r8, fp, sp, lr}
     b98:	00000008 	andeq	r0, r0, r8
     b9c:	0000000c 	andeq	r0, r0, ip
     ba0:	00000b24 	andeq	r0, r0, r4, lsr #22
     ba4:	08006990 	stmdaeq	r0, {r4, r7, r8, fp, sp, lr}
     ba8:	00000012 	andeq	r0, r0, r2, lsl r0
     bac:	0000000c 	andeq	r0, r0, ip
     bb0:	00000b24 	andeq	r0, r0, r4, lsr #22
     bb4:	080069a4 	stmdaeq	r0, {r2, r5, r7, r8, fp, sp, lr}
     bb8:	00000008 	andeq	r0, r0, r8
     bbc:	0000000c 	andeq	r0, r0, ip
     bc0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     bc4:	7c020001 	stcvc	0, cr0, [r2], {1}
     bc8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     bcc:	0000000c 	andeq	r0, r0, ip
     bd0:	00000bbc 			; <UNDEFINED> instruction: 0x00000bbc
     bd4:	080069ac 	stmdaeq	r0, {r2, r3, r5, r7, r8, fp, sp, lr}
     bd8:	00000010 	andeq	r0, r0, r0, lsl r0
     bdc:	0000000c 	andeq	r0, r0, ip
     be0:	00000bbc 			; <UNDEFINED> instruction: 0x00000bbc
     be4:	080069bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, fp, sp, lr}
     be8:	00000010 	andeq	r0, r0, r0, lsl r0
     bec:	0000000c 	andeq	r0, r0, ip
     bf0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     bf4:	7c020001 	stcvc	0, cr0, [r2], {1}
     bf8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     bfc:	00000024 	andeq	r0, r0, r4, lsr #32
     c00:	00000bec 	andeq	r0, r0, ip, ror #23
     c04:	080069cc 	stmdaeq	r0, {r2, r3, r6, r7, r8, fp, sp, lr}
     c08:	0000056e 	andeq	r0, r0, lr, ror #10
     c0c:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
     c10:	86088509 	strhi	r8, [r8], -r9, lsl #10
     c14:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
     c18:	8a048905 	bhi	123034 <__RW_SIZE__+0x122ab4>
     c1c:	8e028b03 	vmlahi.f64	d8, d2, d3
     c20:	300e4401 	andcc	r4, lr, r1, lsl #8
     c24:	0000000c 	andeq	r0, r0, ip
     c28:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     c2c:	7c020001 	stcvc	0, cr0, [r2], {1}
     c30:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     c34:	00000018 	andeq	r0, r0, r8, lsl r0
     c38:	00000c24 	andeq	r0, r0, r4, lsr #24
     c3c:	08006f3c 	stmdaeq	r0, {r2, r3, r4, r5, r8, r9, sl, fp, sp, lr}
     c40:	00000090 	muleq	r0, r0, r0
     c44:	840c0e43 	strhi	r0, [ip], #-3651	; 0xfffff1bd
     c48:	86028503 	strhi	r8, [r2], -r3, lsl #10
     c4c:	00000001 	andeq	r0, r0, r1
     c50:	0000000c 	andeq	r0, r0, ip
     c54:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     c58:	7c020001 	stcvc	0, cr0, [r2], {1}
     c5c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     c60:	00000018 	andeq	r0, r0, r8, lsl r0
     c64:	00000c50 	andeq	r0, r0, r0, asr ip
     c68:	08006fcc 	stmdaeq	r0, {r2, r3, r6, r7, r8, r9, sl, fp, sp, lr}
     c6c:	000000a6 	andeq	r0, r0, r6, lsr #1
     c70:	84100e42 	ldrhi	r0, [r0], #-3650	; 0xfffff1be
     c74:	86038504 	strhi	r8, [r3], -r4, lsl #10
     c78:	00018702 	andeq	r8, r1, r2, lsl #14
     c7c:	0000000c 	andeq	r0, r0, ip
     c80:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     c84:	7c020001 	stcvc	0, cr0, [r2], {1}
     c88:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     c8c:	0000000c 	andeq	r0, r0, ip
     c90:	00000c7c 	andeq	r0, r0, ip, ror ip
     c94:	08007074 	stmdaeq	r0, {r2, r4, r5, r6, ip, sp, lr}
     c98:	00000002 	andeq	r0, r0, r2
     c9c:	0000000c 	andeq	r0, r0, ip
     ca0:	00000c7c 	andeq	r0, r0, ip, ror ip
     ca4:	08007078 	stmdaeq	r0, {r3, r4, r5, r6, ip, sp, lr}
     ca8:	00000002 	andeq	r0, r0, r2
     cac:	0000000c 	andeq	r0, r0, ip
     cb0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     cb4:	7c020001 	stcvc	0, cr0, [r2], {1}
     cb8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     cbc:	00000018 	andeq	r0, r0, r8, lsl r0
     cc0:	00000cac 	andeq	r0, r0, ip, lsr #25
     cc4:	0800707c 	stmdaeq	r0, {r2, r3, r4, r5, r6, ip, sp, lr}
     cc8:	0000006c 	andeq	r0, r0, ip, rrx
     ccc:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xfffff1bf
     cd0:	86038504 	strhi	r8, [r3], -r4, lsl #10
     cd4:	00018e02 	andeq	r8, r1, r2, lsl #28
     cd8:	00000018 	andeq	r0, r0, r8, lsl r0
     cdc:	00000cac 	andeq	r0, r0, ip, lsr #25
     ce0:	080070e8 	stmdaeq	r0, {r3, r5, r6, r7, ip, sp, lr}
     ce4:	00000036 	andeq	r0, r0, r6, lsr r0
     ce8:	840c0e41 	strhi	r0, [ip], #-3649	; 0xfffff1bf
     cec:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
     cf0:	180e4301 	stmdane	lr, {r0, r8, r9, lr}
     cf4:	00000024 	andeq	r0, r0, r4, lsr #32
     cf8:	00000cac 	andeq	r0, r0, ip, lsr #25
     cfc:	08007120 	stmdaeq	r0, {r5, r8, ip, sp, lr}
     d00:	0000008c 	andeq	r0, r0, ip, lsl #1
     d04:	84200e42 	strthi	r0, [r0], #-3650	; 0xfffff1be
     d08:	86078508 	strhi	r8, [r7], -r8, lsl #10
     d0c:	88058706 	stmdahi	r5, {r1, r2, r8, r9, sl, pc}
     d10:	8a038904 	bhi	e3128 <__RW_SIZE__+0xe2ba8>
     d14:	44018e02 	strmi	r8, [r1], #-3586	; 0xfffff1fe
     d18:	0000280e 	andeq	r2, r0, lr, lsl #16
     d1c:	00000020 	andeq	r0, r0, r0, lsr #32
     d20:	00000cac 	andeq	r0, r0, ip, lsr #25
     d24:	080071ac 	stmdaeq	r0, {r2, r3, r5, r7, r8, ip, sp, lr}
     d28:	00000098 	muleq	r0, r8, r0
     d2c:	83200e42 	teqhi	r0, #1056	; 0x420
     d30:	85078408 	strhi	r8, [r7, #-1032]	; 0xfffffbf8
     d34:	87058606 	strhi	r8, [r5, -r6, lsl #12]
     d38:	89038804 	stmdbhi	r3, {r2, fp, pc}
     d3c:	00018e02 	andeq	r8, r1, r2, lsl #28
     d40:	0000000c 	andeq	r0, r0, ip
     d44:	00000cac 	andeq	r0, r0, ip, lsr #25
     d48:	08007244 	stmdaeq	r0, {r2, r6, r9, ip, sp, lr}
     d4c:	0000003c 	andeq	r0, r0, ip, lsr r0
     d50:	0000000c 	andeq	r0, r0, ip
     d54:	00000cac 	andeq	r0, r0, ip, lsr #25
     d58:	08007280 	stmdaeq	r0, {r7, r9, ip, sp, lr}
     d5c:	00000056 	andeq	r0, r0, r6, asr r0
     d60:	00000014 	andeq	r0, r0, r4, lsl r0
     d64:	00000cac 	andeq	r0, r0, ip, lsr #25
     d68:	080072d8 	stmdaeq	r0, {r3, r4, r6, r7, r9, ip, sp, lr}
     d6c:	00000012 	andeq	r0, r0, r2, lsl r0
     d70:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
     d74:	00018e02 	andeq	r8, r1, r2, lsl #28
     d78:	00000024 	andeq	r0, r0, r4, lsr #32
     d7c:	00000cac 	andeq	r0, r0, ip, lsr #25
     d80:	080072ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r9, ip, sp, lr}
     d84:	00000140 	andeq	r0, r0, r0, asr #2
     d88:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
     d8c:	86088509 	strhi	r8, [r8], -r9, lsl #10
     d90:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
     d94:	8a048905 	bhi	1231b0 <__RW_SIZE__+0x122c30>
     d98:	8e028b03 	vmlahi.f64	d8, d2, d3
     d9c:	380e4301 	stmdacc	lr, {r0, r8, r9, lr}
     da0:	00000020 	andeq	r0, r0, r0, lsr #32
     da4:	00000cac 	andeq	r0, r0, ip, lsr #25
     da8:	0800742c 	stmdaeq	r0, {r2, r3, r5, sl, ip, sp, lr}
     dac:	000000b8 	strheq	r0, [r0], -r8
     db0:	841c0e44 	ldrhi	r0, [ip], #-3652	; 0xfffff1bc
     db4:	86068507 	strhi	r8, [r6], -r7, lsl #10
     db8:	88048705 	stmdahi	r4, {r0, r2, r8, r9, sl, pc}
     dbc:	8e028903 	cdphi	9, 0, cr8, cr2, cr3, {0}
     dc0:	280e4201 	stmdacs	lr, {r0, r9, lr}
     dc4:	00000024 	andeq	r0, r0, r4, lsr #32
     dc8:	00000cac 	andeq	r0, r0, ip, lsr #25
     dcc:	080074e4 	stmdaeq	r0, {r2, r5, r6, r7, sl, ip, sp, lr}
     dd0:	000000b6 	strheq	r0, [r0], -r6
     dd4:	83280e42 	teqhi	r8, #1056	; 0x420
     dd8:	8509840a 	strhi	r8, [r9, #-1034]	; 0xfffffbf6
     ddc:	87078608 	strhi	r8, [r7, -r8, lsl #12]
     de0:	89058806 	stmdbhi	r5, {r1, r2, fp, pc}
     de4:	8b038a04 	blhi	e35fc <__RW_SIZE__+0xe307c>
     de8:	00018e02 	andeq	r8, r1, r2, lsl #28
     dec:	00000014 	andeq	r0, r0, r4, lsl r0
     df0:	00000cac 	andeq	r0, r0, ip, lsr #25
     df4:	0800759c 	stmdaeq	r0, {r2, r3, r4, r7, r8, sl, ip, sp, lr}
     df8:	00000042 	andeq	r0, r0, r2, asr #32
     dfc:	84040e43 	strhi	r0, [r4], #-3651	; 0xfffff1bd
     e00:	00000001 	andeq	r0, r0, r1
     e04:	00000024 	andeq	r0, r0, r4, lsr #32
     e08:	00000cac 	andeq	r0, r0, ip, lsr #25
     e0c:	080075e0 	stmdaeq	r0, {r5, r6, r7, r8, sl, ip, sp, lr}
     e10:	000000ea 	andeq	r0, r0, sl, ror #1
     e14:	83280e42 	teqhi	r8, #1056	; 0x420
     e18:	8509840a 	strhi	r8, [r9, #-1034]	; 0xfffffbf6
     e1c:	87078608 	strhi	r8, [r7, -r8, lsl #12]
     e20:	89058806 	stmdbhi	r5, {r1, r2, fp, pc}
     e24:	8b038a04 	blhi	e363c <__RW_SIZE__+0xe30bc>
     e28:	00018e02 	andeq	r8, r1, r2, lsl #28
     e2c:	0000000c 	andeq	r0, r0, ip
     e30:	00000cac 	andeq	r0, r0, ip, lsr #25
     e34:	080076cc 	stmdaeq	r0, {r2, r3, r6, r7, r9, sl, ip, sp, lr}
     e38:	00000042 	andeq	r0, r0, r2, asr #32
     e3c:	0000001c 	andeq	r0, r0, ip, lsl r0
     e40:	00000cac 	andeq	r0, r0, ip, lsr #25
     e44:	08007710 	stmdaeq	r0, {r4, r8, r9, sl, ip, sp, lr}
     e48:	000000ac 	andeq	r0, r0, ip, lsr #1
     e4c:	83180e41 	tsthi	r8, #1040	; 0x410
     e50:	85058406 	strhi	r8, [r5, #-1030]	; 0xfffffbfa
     e54:	87038604 	strhi	r8, [r3, -r4, lsl #12]
     e58:	00018e02 	andeq	r8, r1, r2, lsl #28
     e5c:	00000020 	andeq	r0, r0, r0, lsr #32
     e60:	00000cac 	andeq	r0, r0, ip, lsr #25
     e64:	080077bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, r9, sl, ip, sp, lr}
     e68:	000000ba 	strheq	r0, [r0], -sl
     e6c:	84180e42 	ldrhi	r0, [r8], #-3650	; 0xfffff1be
     e70:	86058506 	strhi	r8, [r5], -r6, lsl #10
     e74:	88038704 	stmdahi	r3, {r2, r8, r9, sl, pc}
     e78:	41018e02 	tstmi	r1, r2, lsl #28
     e7c:	0000200e 	andeq	r2, r0, lr
     e80:	00000020 	andeq	r0, r0, r0, lsr #32
     e84:	00000cac 	andeq	r0, r0, ip, lsr #25
     e88:	08007878 	stmdaeq	r0, {r3, r4, r5, r6, fp, ip, sp, lr}
     e8c:	0000005e 	andeq	r0, r0, lr, asr r0
     e90:	841c0e42 	ldrhi	r0, [ip], #-3650	; 0xfffff1be
     e94:	86068507 	strhi	r8, [r6], -r7, lsl #10
     e98:	88048705 	stmdahi	r4, {r0, r2, r8, r9, sl, pc}
     e9c:	8e028903 	cdphi	9, 0, cr8, cr2, cr3, {0}
     ea0:	280e4101 	stmdacs	lr, {r0, r8, lr}
     ea4:	00000014 	andeq	r0, r0, r4, lsl r0
     ea8:	00000cac 	andeq	r0, r0, ip, lsr #25
     eac:	080078d8 	stmdaeq	r0, {r3, r4, r6, r7, fp, ip, sp, lr}
     eb0:	00000034 	andeq	r0, r0, r4, lsr r0
     eb4:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
     eb8:	00018e02 	andeq	r8, r1, r2, lsl #28
     ebc:	00000018 	andeq	r0, r0, r8, lsl r0
     ec0:	00000cac 	andeq	r0, r0, ip, lsr #25
     ec4:	0800790c 	stmdaeq	r0, {r2, r3, r8, fp, ip, sp, lr}
     ec8:	00000046 	andeq	r0, r0, r6, asr #32
     ecc:	840c0e41 	strhi	r0, [ip], #-3649	; 0xfffff1bf
     ed0:	86028503 	strhi	r8, [r2], -r3, lsl #10
     ed4:	00000001 	andeq	r0, r0, r1
     ed8:	00000014 	andeq	r0, r0, r4, lsl r0
     edc:	00000cac 	andeq	r0, r0, ip, lsr #25
     ee0:	08007954 	stmdaeq	r0, {r2, r4, r6, r8, fp, ip, sp, lr}
     ee4:	0000005e 	andeq	r0, r0, lr, asr r0
     ee8:	84040e43 	strhi	r0, [r4], #-3651	; 0xfffff1bd
     eec:	00000001 	andeq	r0, r0, r1
     ef0:	0000000c 	andeq	r0, r0, ip
     ef4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     ef8:	7c020001 	stcvc	0, cr0, [r2], {1}
     efc:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     f00:	0000000c 	andeq	r0, r0, ip
     f04:	00000ef0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     f08:	080079b4 	stmdaeq	r0, {r2, r4, r5, r7, r8, fp, ip, sp, lr}
     f0c:	00000050 	andeq	r0, r0, r0, asr r0
     f10:	0000000c 	andeq	r0, r0, ip
     f14:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     f18:	7c020001 	stcvc	0, cr0, [r2], {1}
     f1c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     f20:	00000018 	andeq	r0, r0, r8, lsl r0
     f24:	00000f10 	andeq	r0, r0, r0, lsl pc
     f28:	08007a04 	stmdaeq	r0, {r2, r9, fp, ip, sp, lr}
     f2c:	00000026 	andeq	r0, r0, r6, lsr #32
     f30:	83100e41 	tsthi	r0, #1040	; 0x410
     f34:	85038404 	strhi	r8, [r3, #-1028]	; 0xfffffbfc
     f38:	00018e02 	andeq	r8, r1, r2, lsl #28
     f3c:	0000000c 	andeq	r0, r0, ip
     f40:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     f44:	7c020001 	stcvc	0, cr0, [r2], {1}
     f48:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     f4c:	0000000c 	andeq	r0, r0, ip
     f50:	00000f3c 	andeq	r0, r0, ip, lsr pc
     f54:	08007c68 	stmdaeq	r0, {r3, r5, r6, sl, fp, ip, sp, lr}
     f58:	0000005e 	andeq	r0, r0, lr, asr r0
     f5c:	0000000c 	andeq	r0, r0, ip
     f60:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     f64:	7c020001 	stcvc	0, cr0, [r2], {1}
     f68:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     f6c:	00000024 	andeq	r0, r0, r4, lsr #32
     f70:	00000f5c 	andeq	r0, r0, ip, asr pc
     f74:	08007cc8 	stmdaeq	r0, {r3, r6, r7, sl, fp, ip, sp, lr}
     f78:	00000104 	andeq	r0, r0, r4, lsl #2
     f7c:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
     f80:	86088509 	strhi	r8, [r8], -r9, lsl #10
     f84:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
     f88:	8a048905 	bhi	1233a4 <__RW_SIZE__+0x122e24>
     f8c:	8e028b03 	vmlahi.f64	d8, d2, d3
     f90:	300e4301 	andcc	r4, lr, r1, lsl #6
     f94:	00000028 	andeq	r0, r0, r8, lsr #32
     f98:	00000f5c 	andeq	r0, r0, ip, asr pc
     f9c:	08007dcc 	stmdaeq	r0, {r2, r3, r6, r7, r8, sl, fp, ip, sp, lr}
     fa0:	00000adc 	ldrdeq	r0, [r0], -ip
     fa4:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
     fa8:	86088509 	strhi	r8, [r8], -r9, lsl #10
     fac:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
     fb0:	8a048905 	bhi	1233cc <__RW_SIZE__+0x122e4c>
     fb4:	8e028b03 	vmlahi.f64	d8, d2, d3
     fb8:	f00e4101 			; <UNDEFINED> instruction: 0xf00e4101
     fbc:	00000001 	andeq	r0, r0, r1
     fc0:	0000000c 	andeq	r0, r0, ip
     fc4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     fc8:	7c020001 	stcvc	0, cr0, [r2], {1}
     fcc:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     fd0:	00000014 	andeq	r0, r0, r4, lsl r0
     fd4:	00000fc0 	andeq	r0, r0, r0, asr #31
     fd8:	080088a8 	stmdaeq	r0, {r3, r5, r7, fp, pc}
     fdc:	00000062 	andeq	r0, r0, r2, rrx
     fe0:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
     fe4:	00018e02 	andeq	r8, r1, r2, lsl #28
     fe8:	0000000c 	andeq	r0, r0, ip
     fec:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     ff0:	7c020001 	stcvc	0, cr0, [r2], {1}
     ff4:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     ff8:	0000001c 	andeq	r0, r0, ip, lsl r0
     ffc:	00000fe8 	andeq	r0, r0, r8, ror #31
    1000:	0800890c 	stmdaeq	r0, {r2, r3, r8, fp, pc}
    1004:	000000a2 	andeq	r0, r0, r2, lsr #1
    1008:	83180e41 	tsthi	r8, #1040	; 0x410
    100c:	85058406 	strhi	r8, [r5, #-1030]	; 0xfffffbfa
    1010:	87038604 	strhi	r8, [r3, -r4, lsl #12]
    1014:	00018e02 	andeq	r8, r1, r2, lsl #28
    1018:	0000001c 	andeq	r0, r0, ip, lsl r0
    101c:	00000fe8 	andeq	r0, r0, r8, ror #31
    1020:	080089b0 	stmdaeq	r0, {r4, r5, r7, r8, fp, pc}
    1024:	00000198 	muleq	r0, r8, r1
    1028:	84180e42 	ldrhi	r0, [r8], #-3650	; 0xfffff1be
    102c:	86058506 	strhi	r8, [r5], -r6, lsl #10
    1030:	88038704 	stmdahi	r3, {r2, r8, r9, sl, pc}
    1034:	00018e02 	andeq	r8, r1, r2, lsl #28
    1038:	0000000c 	andeq	r0, r0, ip
    103c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1040:	7c020001 	stcvc	0, cr0, [r2], {1}
    1044:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1048:	00000018 	andeq	r0, r0, r8, lsl r0
    104c:	00001038 	andeq	r1, r0, r8, lsr r0
    1050:	08008b48 	stmdaeq	r0, {r3, r6, r8, r9, fp, pc}
    1054:	000000ce 	andeq	r0, r0, lr, asr #1
    1058:	84100e42 	ldrhi	r0, [r0], #-3650	; 0xfffff1be
    105c:	86038504 	strhi	r8, [r3], -r4, lsl #10
    1060:	00018702 	andeq	r8, r1, r2, lsl #14
    1064:	0000000c 	andeq	r0, r0, ip
    1068:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    106c:	7c020001 	stcvc	0, cr0, [r2], {1}
    1070:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1074:	00000018 	andeq	r0, r0, r8, lsl r0
    1078:	00001064 	andeq	r1, r0, r4, rrx
    107c:	08008c18 	stmdaeq	r0, {r3, r4, sl, fp, pc}
    1080:	0000009e 	muleq	r0, lr, r0
    1084:	84100e42 	ldrhi	r0, [r0], #-3650	; 0xfffff1be
    1088:	86038504 	strhi	r8, [r3], -r4, lsl #10
    108c:	00018702 	andeq	r8, r1, r2, lsl #14
    1090:	0000000c 	andeq	r0, r0, ip
    1094:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1098:	7c020001 	stcvc	0, cr0, [r2], {1}
    109c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    10a0:	00000024 	andeq	r0, r0, r4, lsr #32
    10a4:	00001090 	muleq	r0, r0, r0
    10a8:	08008cb8 	stmdaeq	r0, {r3, r4, r5, r7, sl, fp, pc}
    10ac:	000003ea 	andeq	r0, r0, sl, ror #7
    10b0:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
    10b4:	86088509 	strhi	r8, [r8], -r9, lsl #10
    10b8:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
    10bc:	8a048905 	bhi	1234d8 <__RW_SIZE__+0x122f58>
    10c0:	8e028b03 	vmlahi.f64	d8, d2, d3
    10c4:	300e4201 	andcc	r4, lr, r1, lsl #4
    10c8:	0000000c 	andeq	r0, r0, ip
    10cc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    10d0:	7c020001 	stcvc	0, cr0, [r2], {1}
    10d4:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    10d8:	00000018 	andeq	r0, r0, r8, lsl r0
    10dc:	000010c8 	andeq	r1, r0, r8, asr #1
    10e0:	080090a4 	stmdaeq	r0, {r2, r5, r7, ip, pc}
    10e4:	0000001a 	andeq	r0, r0, sl, lsl r0
    10e8:	83100e41 	tsthi	r0, #1040	; 0x410
    10ec:	85038404 	strhi	r8, [r3, #-1028]	; 0xfffffbfc
    10f0:	00018e02 	andeq	r8, r1, r2, lsl #28
    10f4:	00000018 	andeq	r0, r0, r8, lsl r0
    10f8:	000010c8 	andeq	r1, r0, r8, asr #1
    10fc:	080090c0 	stmdaeq	r0, {r6, r7, ip, pc}
    1100:	000000d6 	ldrdeq	r0, [r0], -r6
    1104:	84100e45 	ldrhi	r0, [r0], #-3653	; 0xfffff1bb
    1108:	86038504 	strhi	r8, [r3], -r4, lsl #10
    110c:	00018e02 	andeq	r8, r1, r2, lsl #28
    1110:	0000000c 	andeq	r0, r0, ip
    1114:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1118:	7c010001 	stcvc	0, cr0, [r1], {1}
    111c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1120:	0000000c 	andeq	r0, r0, ip
    1124:	00001110 	andeq	r1, r0, r0, lsl r1
    1128:	08009199 	stmdaeq	r0, {r0, r3, r4, r7, r8, ip, pc}
    112c:	0000025c 	andeq	r0, r0, ip, asr r2
    1130:	0000000c 	andeq	r0, r0, ip
    1134:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1138:	7c010001 	stcvc	0, cr0, [r1], {1}
    113c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1140:	00000014 	andeq	r0, r0, r4, lsl r0
    1144:	00001130 	andeq	r1, r0, r0, lsr r1
    1148:	08009d49 	stmdaeq	r0, {r0, r3, r6, r8, sl, fp, ip, pc}
    114c:	0000002c 	andeq	r0, r0, ip, lsr #32
    1150:	0e038e5e 	mcreq	14, 0, r8, cr3, cr14, {2}
    1154:	00000010 	andeq	r0, r0, r0, lsl r0
    1158:	0000000c 	andeq	r0, r0, ip
    115c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1160:	7c020001 	stcvc	0, cr0, [r2], {1}
    1164:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1168:	00000020 	andeq	r0, r0, r0, lsr #32
    116c:	00001158 	andeq	r1, r0, r8, asr r1
    1170:	08009d74 	stmdaeq	r0, {r2, r4, r5, r6, r8, sl, fp, ip, pc}
    1174:	00000030 	andeq	r0, r0, r0, lsr r0
    1178:	84200e42 	strthi	r0, [r0], #-3650	; 0xfffff1be
    117c:	86078508 	strhi	r8, [r7], -r8, lsl #10
    1180:	88058706 	stmdahi	r5, {r1, r2, r8, r9, sl, pc}
    1184:	8a038904 	bhi	e359c <__RW_SIZE__+0xe301c>
    1188:	00018e02 	andeq	r8, r1, r2, lsl #28
    118c:	00000020 	andeq	r0, r0, r0, lsr #32
    1190:	00001158 	andeq	r1, r0, r8, asr r1
    1194:	08009da4 	stmdaeq	r0, {r2, r5, r7, r8, sl, fp, ip, pc}
    1198:	00000030 	andeq	r0, r0, r0, lsr r0
    119c:	83200e42 	teqhi	r0, #1056	; 0x420
    11a0:	85078408 	strhi	r8, [r7, #-1032]	; 0xfffffbf8
    11a4:	87058606 	strhi	r8, [r5, -r6, lsl #12]
    11a8:	89038804 	stmdbhi	r3, {r2, fp, pc}
    11ac:	00018e02 	andeq	r8, r1, r2, lsl #28
    11b0:	0000000c 	andeq	r0, r0, ip
    11b4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    11b8:	7c020001 	stcvc	0, cr0, [r2], {1}
    11bc:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    11c0:	00000024 	andeq	r0, r0, r4, lsr #32
    11c4:	000011b0 			; <UNDEFINED> instruction: 0x000011b0
    11c8:	08009dd4 	stmdaeq	r0, {r2, r4, r6, r7, r8, sl, fp, ip, pc}
    11cc:	00000352 	andeq	r0, r0, r2, asr r3
    11d0:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
    11d4:	86088509 	strhi	r8, [r8], -r9, lsl #10
    11d8:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
    11dc:	8a048905 	bhi	1235f8 <__RW_SIZE__+0x123078>
    11e0:	8e028b03 	vmlahi.f64	d8, d2, d3
    11e4:	380e4c01 	stmdacc	lr, {r0, sl, fp, lr}
    11e8:	0000000c 	andeq	r0, r0, ip
    11ec:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    11f0:	7c020001 	stcvc	0, cr0, [r2], {1}
    11f4:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    11f8:	00000024 	andeq	r0, r0, r4, lsr #32
    11fc:	000011e8 	andeq	r1, r0, r8, ror #3
    1200:	0800a128 	stmdaeq	r0, {r3, r5, r8, sp, pc}
    1204:	00000300 	andeq	r0, r0, r0, lsl #6
    1208:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
    120c:	86088509 	strhi	r8, [r8], -r9, lsl #10
    1210:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
    1214:	8a048905 	bhi	123630 <__RW_SIZE__+0x1230b0>
    1218:	8e028b03 	vmlahi.f64	d8, d2, d3
    121c:	300e4201 	andcc	r4, lr, r1, lsl #4

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	08003244 	stmdaeq	r0, {r2, r6, r9, ip, sp}
   4:	0800324c 	stmdaeq	r0, {r2, r3, r6, r9, ip, sp}
   8:	9f300002 	svcls	0x00300002
   c:	0800324c 	stmdaeq	r0, {r2, r3, r6, r9, ip, sp}
  10:	0800324c 	stmdaeq	r0, {r2, r3, r6, r9, ip, sp}
  14:	00500001 	subseq	r0, r0, r1
  18:	00000000 	andeq	r0, r0, r0
  1c:	54000000 	strpl	r0, [r0], #-0
  20:	5c080032 	stcpl	0, cr0, [r8], {50}	; 0x32
  24:	02080032 	andeq	r0, r8, #50	; 0x32
  28:	5c9f3000 	ldcpl	0, cr3, [pc], {0}
  2c:	5c080032 	stcpl	0, cr0, [r8], {50}	; 0x32
  30:	01080032 	tsteq	r8, r2, lsr r0
  34:	00005000 	andeq	r5, r0, r0
  38:	00000000 	andeq	r0, r0, r0
  3c:	32640000 	rsbcc	r0, r4, #0
  40:	32680800 	rsbcc	r0, r8, #0, 16
  44:	00020800 	andeq	r0, r2, r0, lsl #16
  48:	32689f30 	rsbcc	r9, r8, #48, 30	; 0xc0
  4c:	326a0800 	rsbcc	r0, sl, #0, 16
  50:	00010800 	andeq	r0, r1, r0, lsl #16
  54:	00000050 	andeq	r0, r0, r0, asr r0
  58:	00000000 	andeq	r0, r0, r0
  5c:	00327400 	eorseq	r7, r2, r0, lsl #8
  60:	00327808 	eorseq	r7, r2, r8, lsl #16
  64:	30000208 	andcc	r0, r0, r8, lsl #4
  68:	0032789f 	mlaseq	r2, pc, r8, r7	; <UNPREDICTABLE>
  6c:	00327a08 	eorseq	r7, r2, r8, lsl #20
  70:	50000108 	andpl	r0, r0, r8, lsl #2
	...
  7c:	08003284 	stmdaeq	r0, {r2, r7, r9, ip, sp}
  80:	08003288 	stmdaeq	r0, {r3, r7, r9, ip, sp}
  84:	9f300002 	svcls	0x00300002
  88:	08003288 	stmdaeq	r0, {r3, r7, r9, ip, sp}
  8c:	0800328a 	stmdaeq	r0, {r1, r3, r7, r9, ip, sp}
  90:	00500001 	subseq	r0, r0, r1
  94:	00000000 	andeq	r0, r0, r0
  98:	94000000 	strls	r0, [r0], #-0
  9c:	98080032 	stmdals	r8, {r1, r4, r5}
  a0:	02080032 	andeq	r0, r8, #50	; 0x32
  a4:	989f3000 	ldmls	pc, {ip, sp}	; <UNPREDICTABLE>
  a8:	9a080032 	bls	200178 <__RW_SIZE__+0x1ffbf8>
  ac:	01080032 	tsteq	r8, r2, lsr r0
  b0:	00005000 	andeq	r5, r0, r0
  b4:	00000000 	andeq	r0, r0, r0
  b8:	32a40000 	adccc	r0, r4, #0
  bc:	32a60800 	adccc	r0, r6, #0, 16
  c0:	00010800 	andeq	r0, r1, r0, lsl #16
  c4:	0032a650 	eorseq	sl, r2, r0, asr r6
  c8:	0032a808 	eorseq	sl, r2, r8, lsl #16
  cc:	f3000408 	vshl.u8	d0, d8, d0
  d0:	009f5001 	addseq	r5, pc, r1
  d4:	00000000 	andeq	r0, r0, r0
  d8:	a4000000 	strge	r0, [r0], #-0
  dc:	a6080032 			; <UNDEFINED> instruction: 0xa6080032
  e0:	02080032 	andeq	r0, r8, #50	; 0x32
  e4:	a69f3000 	ldrge	r3, [pc], r0
  e8:	a8080032 	stmdage	r8, {r1, r4, r5}
  ec:	01080032 	tsteq	r8, r2, lsr r0
  f0:	00005000 	andeq	r5, r0, r0
  f4:	00000000 	andeq	r0, r0, r0
  f8:	32a80000 	adccc	r0, r8, #0
  fc:	32aa0800 	adccc	r0, sl, #0, 16
 100:	00010800 	andeq	r0, r1, r0, lsl #16
 104:	0032aa50 	eorseq	sl, r2, r0, asr sl
 108:	0032ac08 	eorseq	sl, r2, r8, lsl #24
 10c:	f3000408 	vshl.u8	d0, d8, d0
 110:	009f5001 	addseq	r5, pc, r1
 114:	00000000 	andeq	r0, r0, r0
 118:	a8000000 	stmdage	r0, {}	; <UNPREDICTABLE>
 11c:	aa080032 	bge	2001ec <__RW_SIZE__+0x1ffc6c>
 120:	02080032 	andeq	r0, r8, #50	; 0x32
 124:	aa9f3000 	bge	fe7cc12c <MSP_BASE+0xde7c712c>
 128:	ac080032 	stcge	0, cr0, [r8], {50}	; 0x32
 12c:	01080032 	tsteq	r8, r2, lsr r0
 130:	00005000 	andeq	r5, r0, r0
 134:	00000000 	andeq	r0, r0, r0
 138:	32ac0000 	adccc	r0, ip, #0
 13c:	32ae0800 	adccc	r0, lr, #0, 16
 140:	00010800 	andeq	r0, r1, r0, lsl #16
 144:	0032ae50 	eorseq	sl, r2, r0, asr lr
 148:	0032b008 	eorseq	fp, r2, r8
 14c:	f3000408 	vshl.u8	d0, d8, d0
 150:	009f5001 	addseq	r5, pc, r1
 154:	00000000 	andeq	r0, r0, r0
 158:	ac000000 	stcge	0, cr0, [r0], {-0}
 15c:	ae080032 	mcrge	0, 0, r0, cr8, cr2, {1}
 160:	02080032 	andeq	r0, r8, #50	; 0x32
 164:	ae9f3000 	cdpge	0, 9, cr3, cr15, cr0, {0}
 168:	b0080032 	andlt	r0, r8, r2, lsr r0
 16c:	01080032 	tsteq	r8, r2, lsr r0
 170:	00005000 	andeq	r5, r0, r0
 174:	00000000 	andeq	r0, r0, r0
 178:	32b00000 	adcscc	r0, r0, #0
 17c:	32b40800 	adcscc	r0, r4, #0, 16
 180:	00010800 	andeq	r0, r1, r0, lsl #16
 184:	0032b450 	eorseq	fp, r2, r0, asr r4
 188:	0032b608 	eorseq	fp, r2, r8, lsl #12
 18c:	f3000408 	vshl.u8	d0, d8, d0
 190:	009f5001 	addseq	r5, pc, r1
 194:	00000000 	andeq	r0, r0, r0
 198:	b0000000 	andlt	r0, r0, r0
 19c:	b4080032 	strlt	r0, [r8], #-50	; 0xffffffce
 1a0:	02080032 	andeq	r0, r8, #50	; 0x32
 1a4:	b49f3000 	ldrlt	r3, [pc], #0	; 1ac <__ZI_SIZE__+0x150>
 1a8:	b6080032 			; <UNDEFINED> instruction: 0xb6080032
 1ac:	01080032 	tsteq	r8, r2, lsr r0
 1b0:	00005000 	andeq	r5, r0, r0
 1b4:	00000000 	andeq	r0, r0, r0
 1b8:	32b80000 	adcscc	r0, r8, #0
 1bc:	32bc0800 	adcscc	r0, ip, #0, 16
 1c0:	00010800 	andeq	r0, r1, r0, lsl #16
 1c4:	0032bc50 	eorseq	fp, r2, r0, asr ip
 1c8:	0032c008 	eorseq	ip, r2, r8
 1cc:	f3000408 	vshl.u8	d0, d8, d0
 1d0:	009f5001 	addseq	r5, pc, r1
 1d4:	00000000 	andeq	r0, r0, r0
 1d8:	b8000000 	stmdalt	r0, {}	; <UNPREDICTABLE>
 1dc:	bc080032 	stclt	0, cr0, [r8], {50}	; 0x32
 1e0:	02080032 	andeq	r0, r8, #50	; 0x32
 1e4:	bc9f3000 	ldclt	0, cr3, [pc], {0}
 1e8:	c0080032 	andgt	r0, r8, r2, lsr r0
 1ec:	01080032 	tsteq	r8, r2, lsr r0
 1f0:	00005000 	andeq	r5, r0, r0
 1f4:	00000000 	andeq	r0, r0, r0
 1f8:	32c00000 	sbccc	r0, r0, #0
 1fc:	32c40800 	sbccc	r0, r4, #0, 16
 200:	00010800 	andeq	r0, r1, r0, lsl #16
 204:	0032c450 	eorseq	ip, r2, r0, asr r4
 208:	0032c808 	eorseq	ip, r2, r8, lsl #16
 20c:	f3000408 	vshl.u8	d0, d8, d0
 210:	009f5001 	addseq	r5, pc, r1
 214:	00000000 	andeq	r0, r0, r0
 218:	c0000000 	andgt	r0, r0, r0
 21c:	c4080032 	strgt	r0, [r8], #-50	; 0xffffffce
 220:	02080032 	andeq	r0, r8, #50	; 0x32
 224:	c49f3000 	ldrgt	r3, [pc], #0	; 22c <__ZI_SIZE__+0x1d0>
 228:	c8080032 	stmdagt	r8, {r1, r4, r5}
 22c:	01080032 	tsteq	r8, r2, lsr r0
 230:	00005000 	andeq	r5, r0, r0
 234:	00000000 	andeq	r0, r0, r0
 238:	32c80000 	sbccc	r0, r8, #0
 23c:	32cc0800 	sbccc	r0, ip, #0, 16
 240:	00010800 	andeq	r0, r1, r0, lsl #16
 244:	0032cc50 	eorseq	ip, r2, r0, asr ip
 248:	0032ce08 	eorseq	ip, r2, r8, lsl #28
 24c:	f3000408 	vshl.u8	d0, d8, d0
 250:	009f5001 	addseq	r5, pc, r1
 254:	00000000 	andeq	r0, r0, r0
 258:	c8000000 	stmdagt	r0, {}	; <UNPREDICTABLE>
 25c:	cc080032 	stcgt	0, cr0, [r8], {50}	; 0x32
 260:	02080032 	andeq	r0, r8, #50	; 0x32
 264:	cc9f3000 	ldcgt	0, cr3, [pc], {0}
 268:	ce080032 	mcrgt	0, 0, r0, cr8, cr2, {1}
 26c:	01080032 	tsteq	r8, r2, lsr r0
 270:	00005000 	andeq	r5, r0, r0
 274:	00000000 	andeq	r0, r0, r0
 278:	32d00000 	sbcscc	r0, r0, #0
 27c:	32d60800 	sbcscc	r0, r6, #0, 16
 280:	00010800 	andeq	r0, r1, r0, lsl #16
 284:	0032d650 	eorseq	sp, r2, r0, asr r6
 288:	0032d808 	eorseq	sp, r2, r8, lsl #16
 28c:	f3000408 	vshl.u8	d0, d8, d0
 290:	009f5001 	addseq	r5, pc, r1
 294:	00000000 	andeq	r0, r0, r0
 298:	d0000000 	andle	r0, r0, r0
 29c:	d6080032 			; <UNDEFINED> instruction: 0xd6080032
 2a0:	02080032 	andeq	r0, r8, #50	; 0x32
 2a4:	d69f3000 	ldrle	r3, [pc], r0
 2a8:	d8080032 	stmdale	r8, {r1, r4, r5}
 2ac:	01080032 	tsteq	r8, r2, lsr r0
 2b0:	00005000 	andeq	r5, r0, r0
 2b4:	00000000 	andeq	r0, r0, r0
 2b8:	32d80000 	sbcscc	r0, r8, #0
 2bc:	32de0800 	sbcscc	r0, lr, #0, 16
 2c0:	00010800 	andeq	r0, r1, r0, lsl #16
 2c4:	0032de50 	eorseq	sp, r2, r0, asr lr
 2c8:	0032e008 	eorseq	lr, r2, r8
 2cc:	f3000408 	vshl.u8	d0, d8, d0
 2d0:	009f5001 	addseq	r5, pc, r1
 2d4:	00000000 	andeq	r0, r0, r0
 2d8:	d8000000 	stmdale	r0, {}	; <UNPREDICTABLE>
 2dc:	de080032 	mcrle	0, 0, r0, cr8, cr2, {1}
 2e0:	02080032 	andeq	r0, r8, #50	; 0x32
 2e4:	de9f3000 	cdple	0, 9, cr3, cr15, cr0, {0}
 2e8:	e0080032 	and	r0, r8, r2, lsr r0
 2ec:	01080032 	tsteq	r8, r2, lsr r0
 2f0:	00005000 	andeq	r5, r0, r0
 2f4:	00000000 	andeq	r0, r0, r0
 2f8:	32e00000 	rsccc	r0, r0, #0
 2fc:	32e40800 	rsccc	r0, r4, #0, 16
 300:	00010800 	andeq	r0, r1, r0, lsl #16
 304:	0032e450 	eorseq	lr, r2, r0, asr r4
 308:	0032e608 	eorseq	lr, r2, r8, lsl #12
 30c:	f3000408 	vshl.u8	d0, d8, d0
 310:	009f5001 	addseq	r5, pc, r1
 314:	00000000 	andeq	r0, r0, r0
 318:	e0000000 	and	r0, r0, r0
 31c:	e4080032 	str	r0, [r8], #-50	; 0xffffffce
 320:	02080032 	andeq	r0, r8, #50	; 0x32
 324:	e49f3000 	ldr	r3, [pc], #0	; 32c <__ZI_SIZE__+0x2d0>
 328:	e6080032 			; <UNDEFINED> instruction: 0xe6080032
 32c:	01080032 	tsteq	r8, r2, lsr r0
 330:	00005000 	andeq	r5, r0, r0
	...
 33c:	00c20000 	sbceq	r0, r2, r0
 340:	00010000 	andeq	r0, r1, r0
 344:	0000c250 	andeq	ip, r0, r0, asr r2
 348:	00010600 	andeq	r0, r1, r0, lsl #12
 34c:	f3000400 	vshl.u8	d0, d0, d0
 350:	009f5001 	addseq	r5, pc, r1
 354:	00000000 	andeq	r0, r0, r0
 358:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
 35c:	50000001 	andpl	r0, r0, r1
 360:	01000001 	tsteq	r0, r1
 364:	01505000 	cmpeq	r0, r0
 368:	01920000 	orrseq	r0, r2, r0
 36c:	00040000 	andeq	r0, r4, r0
 370:	9f5001f3 	svcls	0x005001f3
	...
 37c:	00000108 	andeq	r0, r0, r8, lsl #2
 380:	00000168 	andeq	r0, r0, r8, ror #2
 384:	68510001 	ldmdavs	r1, {r0}^
 388:	92000001 	andls	r0, r0, #1
 38c:	04000001 	streq	r0, [r0], #-1
 390:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
 394:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
 398:	00000000 	andeq	r0, r0, r0
 39c:	00019400 	andeq	r9, r1, r0, lsl #8
 3a0:	0001f000 	andeq	pc, r1, r0
 3a4:	50000100 	andpl	r0, r0, r0, lsl #2
 3a8:	000001f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 3ac:	00000216 	andeq	r0, r0, r6, lsl r2
 3b0:	01f30004 	mvnseq	r0, r4
 3b4:	00009f50 	andeq	r9, r0, r0, asr pc
 3b8:	00000000 	andeq	r0, r0, r0
 3bc:	01980000 	orrseq	r0, r8, r0
 3c0:	01f00000 	mvnseq	r0, r0
 3c4:	00010000 	andeq	r0, r1, r0
 3c8:	0001f050 	andeq	pc, r1, r0, asr r0	; <UNPREDICTABLE>
 3cc:	00021600 	andeq	r1, r2, r0, lsl #12
 3d0:	f3000400 	vshl.u8	d0, d0, d0
 3d4:	009f5001 	addseq	r5, pc, r1
 3d8:	00000000 	andeq	r0, r0, r0
 3dc:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
 3e0:	74000002 	strvc	r0, [r0], #-2
 3e4:	01000002 	tsteq	r0, r2
 3e8:	02745000 	rsbseq	r5, r4, #0
 3ec:	029a0000 	addseq	r0, sl, #0
 3f0:	00040000 	andeq	r0, r4, r0
 3f4:	9f5001f3 	svcls	0x005001f3
	...
 400:	0000021c 	andeq	r0, r0, ip, lsl r2
 404:	00000274 	andeq	r0, r0, r4, ror r2
 408:	74500001 	ldrbvc	r0, [r0], #-1
 40c:	9a000002 	bls	41c <MSP_SIZE+0x1c>
 410:	04000002 	streq	r0, [r0], #-2
 414:	5001f300 	andpl	pc, r1, r0, lsl #6
 418:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
 41c:	00000000 	andeq	r0, r0, r0
 420:	0000b400 	andeq	fp, r0, r0, lsl #8
 424:	00013000 	andeq	r3, r1, r0
 428:	50000100 	andpl	r0, r0, r0, lsl #2
 42c:	00000130 	andeq	r0, r0, r0, lsr r1
 430:	0000015e 	andeq	r0, r0, lr, asr r1
 434:	01f30004 	mvnseq	r0, r4
 438:	00009f50 	andeq	r9, r0, r0, asr pc
 43c:	00000000 	andeq	r0, r0, r0
 440:	00b80000 	adcseq	r0, r8, r0
 444:	00e60000 	rsceq	r0, r6, r0
 448:	00020000 	andeq	r0, r2, r0
 44c:	00009f47 	andeq	r9, r0, r7, asr #30
 450:	00000000 	andeq	r0, r0, r0
 454:	00300000 	eorseq	r0, r0, r0
 458:	003c0000 	eorseq	r0, ip, r0
 45c:	00010000 	andeq	r0, r1, r0
 460:	00003c50 	andeq	r3, r0, r0, asr ip
 464:	00004000 	andeq	r4, r0, r0
 468:	70000400 	andvc	r0, r0, r0, lsl #8
 46c:	409f2000 	addsmi	r2, pc, r0
 470:	4c000000 	stcmi	0, cr0, [r0], {-0}
 474:	04000000 	streq	r0, [r0], #-0
 478:	5001f300 	andpl	pc, r1, r0, lsl #6
 47c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
 488:	00001400 	andeq	r1, r0, r0, lsl #8
 48c:	50000100 	andpl	r0, r0, r0, lsl #2
 490:	00000014 	andeq	r0, r0, r4, lsl r0
 494:	0000001a 	andeq	r0, r0, sl, lsl r0
 498:	1a520001 	bne	14804a4 <__RW_SIZE__+0x147ff24>
 49c:	1c000000 	stcne	0, cr0, [r0], {-0}
 4a0:	03000000 	movweq	r0, #0
 4a4:	9f797200 	svcls	0x00797200
 4a8:	0000001c 	andeq	r0, r0, ip, lsl r0
 4ac:	00000032 	andeq	r0, r0, r2, lsr r0
 4b0:	01f30004 	mvnseq	r0, r4
 4b4:	00329f50 	eorseq	r9, r2, r0, asr pc
 4b8:	003c0000 	eorseq	r0, ip, r0
 4bc:	00010000 	andeq	r0, r1, r0
 4c0:	00003c50 	andeq	r3, r0, r0, asr ip
 4c4:	00004400 	andeq	r4, r0, r0, lsl #8
 4c8:	52000100 	andpl	r0, r0, #0, 2
	...
 4d4:	00000018 	andeq	r0, r0, r8, lsl r0
 4d8:	0000002c 	andeq	r0, r0, ip, lsr #32
 4dc:	00500001 	subseq	r0, r0, r1
 4e0:	00000000 	andeq	r0, r0, r0
 4e4:	20000000 	andcs	r0, r0, r0
 4e8:	32000000 	andcc	r0, r0, #0
 4ec:	01000000 	mrseq	r0, (UNDEF: 0)
 4f0:	00005200 	andeq	r5, r0, r0, lsl #4
	...
 4fc:	000e0000 	andeq	r0, lr, r0
 500:	00010000 	andeq	r0, r1, r0
 504:	00000e50 	andeq	r0, r0, r0, asr lr
 508:	00003400 	andeq	r3, r0, r0, lsl #8
 50c:	56000100 	strpl	r0, [r0], -r0, lsl #2
 510:	00000034 	andeq	r0, r0, r4, lsr r0
 514:	00000038 	andeq	r0, r0, r8, lsr r0
 518:	01f30004 	mvnseq	r0, r4
 51c:	00009f50 	andeq	r9, r0, r0, asr pc
	...
 528:	000e0000 	andeq	r0, lr, r0
 52c:	00010000 	andeq	r0, r1, r0
 530:	00000e51 	andeq	r0, r0, r1, asr lr
 534:	00003400 	andeq	r3, r0, r0, lsl #8
 538:	57000100 	strpl	r0, [r0, -r0, lsl #2]
 53c:	00000034 	andeq	r0, r0, r4, lsr r0
 540:	00000038 	andeq	r0, r0, r8, lsr r0
 544:	01f30004 	mvnseq	r0, r4
 548:	00009f51 	andeq	r9, r0, r1, asr pc
	...
 554:	000e0000 	andeq	r0, lr, r0
 558:	00020000 	andeq	r0, r2, r0
 55c:	000e9f30 	andeq	r9, lr, r0, lsr pc
 560:	00260000 	eoreq	r0, r6, r0
 564:	00010000 	andeq	r0, r1, r0
 568:	00002654 	andeq	r2, r0, r4, asr r6
 56c:	00002900 	andeq	r2, r0, r0, lsl #18
 570:	52000100 	andpl	r0, r0, #0, 2
 574:	00000029 	andeq	r0, r0, r9, lsr #32
 578:	0000002a 	andeq	r0, r0, sl, lsr #32
 57c:	7f740003 	svcvc	0x00740003
 580:	00002a9f 	muleq	r0, pc, sl	; <UNPREDICTABLE>
 584:	00003400 	andeq	r3, r0, r0, lsl #8
 588:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
 58c:	00000034 	andeq	r0, r0, r4, lsr r0
 590:	00000038 	andeq	r0, r0, r8, lsr r0
 594:	00530001 	subseq	r0, r3, r1
 598:	00000000 	andeq	r0, r0, r0
 59c:	7c000000 	stcvc	0, cr0, [r0], {-0}
 5a0:	82000000 	andhi	r0, r0, #0
 5a4:	01000000 	mrseq	r0, (UNDEF: 0)
 5a8:	00825000 	addeq	r5, r2, r0
 5ac:	00fe0000 	rscseq	r0, lr, r0
 5b0:	00010000 	andeq	r0, r1, r0
 5b4:	0000fe54 	andeq	pc, r0, r4, asr lr	; <UNPREDICTABLE>
 5b8:	00016e00 	andeq	r6, r1, r0, lsl #28
 5bc:	f3000400 	vshl.u8	d0, d0, d0
 5c0:	6e9f5001 	cdpvs	0, 9, cr5, cr15, cr1, {0}
 5c4:	a6000001 	strge	r0, [r0], -r1
 5c8:	01000001 	tsteq	r0, r1
 5cc:	00005400 	andeq	r5, r0, r0, lsl #8
 5d0:	00000000 	andeq	r0, r0, r0
 5d4:	007c0000 	rsbseq	r0, ip, r0
 5d8:	008f0000 	addeq	r0, pc, r0
 5dc:	00010000 	andeq	r0, r1, r0
 5e0:	00008f51 	andeq	r8, r0, r1, asr pc
 5e4:	0001a600 	andeq	sl, r1, r0, lsl #12
 5e8:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
	...
 5f4:	0000007c 	andeq	r0, r0, ip, ror r0
 5f8:	0000008f 	andeq	r0, r0, pc, lsl #1
 5fc:	8f520001 	svchi	0x00520001
 600:	a6000000 	strge	r0, [r0], -r0
 604:	01000001 	tsteq	r0, r1
 608:	00005600 	andeq	r5, r0, r0, lsl #12
 60c:	00000000 	andeq	r0, r0, r0
 610:	00900000 	addseq	r0, r0, r0
 614:	00fe0000 	rscseq	r0, lr, r0
 618:	00010000 	andeq	r0, r1, r0
 61c:	0000fe54 	andeq	pc, r0, r4, asr lr	; <UNPREDICTABLE>
 620:	00016e00 	andeq	r6, r1, r0, lsl #28
 624:	f3000400 	vshl.u8	d0, d0, d0
 628:	6e9f5001 	cdpvs	0, 9, cr5, cr15, cr1, {0}
 62c:	a6000001 	strge	r0, [r0], -r1
 630:	01000001 	tsteq	r0, r1
 634:	00005400 	andeq	r5, r0, r0, lsl #8
 638:	00000000 	andeq	r0, r0, r0
 63c:	01a80000 			; <UNDEFINED> instruction: 0x01a80000
 640:	01ac0000 			; <UNDEFINED> instruction: 0x01ac0000
 644:	00010000 	andeq	r0, r1, r0
 648:	0001ac50 	andeq	sl, r1, r0, asr ip
 64c:	0001b800 	andeq	fp, r1, r0, lsl #16
 650:	f3000400 	vshl.u8	d0, d0, d0
 654:	009f5001 	addseq	r5, pc, r1
 658:	00000000 	andeq	r0, r0, r0
 65c:	a8000000 	stmdage	r0, {}	; <UNPREDICTABLE>
 660:	b5000001 	strlt	r0, [r0, #-1]
 664:	01000001 	tsteq	r0, r1
 668:	01b55100 			; <UNDEFINED> instruction: 0x01b55100
 66c:	01b80000 			; <UNDEFINED> instruction: 0x01b80000
 670:	00040000 	andeq	r0, r4, r0
 674:	9f5101f3 	svcls	0x005101f3
	...
 680:	000001a8 	andeq	r0, r0, r8, lsr #3
 684:	000001b5 			; <UNDEFINED> instruction: 0x000001b5
 688:	b5520001 	ldrblt	r0, [r2, #-1]
 68c:	b8000001 	stmdalt	r0, {r0}
 690:	04000001 	streq	r0, [r0], #-1
 694:	5201f300 	andpl	pc, r1, #0, 6
 698:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
 69c:	00000000 	andeq	r0, r0, r0
 6a0:	0001b800 	andeq	fp, r1, r0, lsl #16
 6a4:	0001bc00 	andeq	fp, r1, r0, lsl #24
 6a8:	50000100 	andpl	r0, r0, r0, lsl #2
 6ac:	000001bc 			; <UNDEFINED> instruction: 0x000001bc
 6b0:	000001c8 	andeq	r0, r0, r8, asr #3
 6b4:	01f30004 	mvnseq	r0, r4
 6b8:	00009f50 	andeq	r9, r0, r0, asr pc
 6bc:	00000000 	andeq	r0, r0, r0
 6c0:	01b80000 			; <UNDEFINED> instruction: 0x01b80000
 6c4:	01c50000 	biceq	r0, r5, r0
 6c8:	00010000 	andeq	r0, r1, r0
 6cc:	0001c551 	andeq	ip, r1, r1, asr r5
 6d0:	0001c800 	andeq	ip, r1, r0, lsl #16
 6d4:	f3000400 	vshl.u8	d0, d0, d0
 6d8:	009f5101 	addseq	r5, pc, r1, lsl #2
 6dc:	00000000 	andeq	r0, r0, r0
 6e0:	b8000000 	stmdalt	r0, {}	; <UNPREDICTABLE>
 6e4:	c5000001 	strgt	r0, [r0, #-1]
 6e8:	01000001 	tsteq	r0, r1
 6ec:	01c55200 	biceq	r5, r5, r0, lsl #4
 6f0:	01c80000 	biceq	r0, r8, r0
 6f4:	00040000 	andeq	r0, r4, r0
 6f8:	9f5201f3 	svcls	0x005201f3
	...
 704:	000001c8 	andeq	r0, r0, r8, asr #3
 708:	000001cc 	andeq	r0, r0, ip, asr #3
 70c:	cc500001 	mrrcgt	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
 710:	d8000001 	stmdale	r0, {r0}
 714:	04000001 	streq	r0, [r0], #-1
 718:	5001f300 	andpl	pc, r1, r0, lsl #6
 71c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
 720:	00000000 	andeq	r0, r0, r0
 724:	0001c800 	andeq	ip, r1, r0, lsl #16
 728:	0001d500 	andeq	sp, r1, r0, lsl #10
 72c:	51000100 	mrspl	r0, (UNDEF: 16)
 730:	000001d5 	ldrdeq	r0, [r0], -r5
 734:	000001d8 	ldrdeq	r0, [r0], -r8
 738:	01f30004 	mvnseq	r0, r4
 73c:	00009f51 	andeq	r9, r0, r1, asr pc
 740:	00000000 	andeq	r0, r0, r0
 744:	01c80000 	biceq	r0, r8, r0
 748:	01d50000 	bicseq	r0, r5, r0
 74c:	00010000 	andeq	r0, r1, r0
 750:	0001d552 	andeq	sp, r1, r2, asr r5
 754:	0001d800 	andeq	sp, r1, r0, lsl #16
 758:	f3000400 	vshl.u8	d0, d0, d0
 75c:	009f5201 	addseq	r5, pc, r1, lsl #4
	...
 768:	11000000 	mrsne	r0, (UNDEF: 0)
 76c:	01000000 	mrseq	r0, (UNDEF: 0)
 770:	00115000 	andseq	r5, r1, r0
 774:	00480000 	subeq	r0, r8, r0
 778:	00040000 	andeq	r0, r4, r0
 77c:	9f5001f3 	svcls	0x005001f3
	...
 788:	00000080 	andeq	r0, r0, r0, lsl #1
 78c:	00000091 	muleq	r0, r1, r0
 790:	91500001 	cmpls	r0, r1
 794:	c8000000 	stmdagt	r0, {}	; <UNPREDICTABLE>
 798:	04000000 	streq	r0, [r0], #-0
 79c:	5001f300 	andpl	pc, r1, r0, lsl #6
 7a0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
 7a4:	00000000 	andeq	r0, r0, r0
 7a8:	00006800 	andeq	r6, r0, r0, lsl #16
 7ac:	00009600 	andeq	r9, r0, r0, lsl #12
 7b0:	50000100 	andpl	r0, r0, r0, lsl #2
 7b4:	00000096 	muleq	r0, r6, r0
 7b8:	0000014c 	andeq	r0, r0, ip, asr #2
 7bc:	01f30004 	mvnseq	r0, r4
 7c0:	00009f50 	andeq	r9, r0, r0, asr pc
 7c4:	00000000 	andeq	r0, r0, r0
 7c8:	00b60000 	adcseq	r0, r6, r0
 7cc:	00bc0000 	adcseq	r0, ip, r0
 7d0:	00020000 	andeq	r0, r2, r0
 7d4:	00bc9f30 	adcseq	r9, ip, r0, lsr pc
 7d8:	00e80000 	rsceq	r0, r8, r0
 7dc:	00010000 	andeq	r0, r1, r0
 7e0:	00000051 	andeq	r0, r0, r1, asr r0
 7e4:	00000000 	andeq	r0, r0, r0
 7e8:	00014c00 	andeq	r4, r1, r0, lsl #24
 7ec:	00015200 	andeq	r5, r1, r0, lsl #4
 7f0:	50000100 	andpl	r0, r0, r0, lsl #2
 7f4:	00000152 	andeq	r0, r0, r2, asr r1
 7f8:	000001ae 	andeq	r0, r0, lr, lsr #3
 7fc:	01f30004 	mvnseq	r0, r4
 800:	00009f50 	andeq	r9, r0, r0, asr pc
 804:	00000000 	andeq	r0, r0, r0
 808:	01f40000 	mvnseq	r0, r0
 80c:	01f80000 	mvnseq	r0, r0
 810:	00010000 	andeq	r0, r1, r0
 814:	0001f850 	andeq	pc, r1, r0, asr r8	; <UNPREDICTABLE>
 818:	00020c00 	andeq	r0, r2, r0, lsl #24
 81c:	f3000400 	vshl.u8	d0, d0, d0
 820:	009f5001 	addseq	r5, pc, r1
 824:	00000000 	andeq	r0, r0, r0
 828:	58000000 	stmdapl	r0, {}	; <UNPREDICTABLE>
 82c:	69000002 	stmdbvs	r0, {r1}
 830:	01000002 	tsteq	r0, r2
 834:	02695000 	rsbeq	r5, r9, #0
 838:	02b00000 	adcseq	r0, r0, #0
 83c:	00040000 	andeq	r0, r4, r0
 840:	9f5001f3 	svcls	0x005001f3
	...
 84c:	000002d4 	ldrdeq	r0, [r0], -r4
 850:	00000334 	andeq	r0, r0, r4, lsr r3
 854:	34500001 	ldrbcc	r0, [r0], #-1
 858:	7c000003 	stcvc	0, cr0, [r0], {3}
 85c:	04000003 	streq	r0, [r0], #-3
 860:	5001f300 	andpl	pc, r1, r0, lsl #6
 864:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
 868:	00000000 	andeq	r0, r0, r0
 86c:	0002d400 	andeq	sp, r2, r0, lsl #8
 870:	0002e400 	andeq	lr, r2, r0, lsl #8
 874:	51000100 	mrspl	r0, (UNDEF: 16)
 878:	000002e4 	andeq	r0, r0, r4, ror #5
 87c:	0000030c 	andeq	r0, r0, ip, lsl #6
 880:	01f30004 	mvnseq	r0, r4
 884:	030c9f51 	movweq	r9, #53073	; 0xcf51
 888:	03180000 	tsteq	r8, #0
 88c:	00010000 	andeq	r0, r1, r0
 890:	00031851 	andeq	r1, r3, r1, asr r8
 894:	00037c00 	andeq	r7, r3, r0, lsl #24
 898:	f3000400 	vshl.u8	d0, d0, d0
 89c:	009f5101 	addseq	r5, pc, r1, lsl #2
 8a0:	00000000 	andeq	r0, r0, r0
 8a4:	d8000000 	stmdale	r0, {}	; <UNPREDICTABLE>
 8a8:	0c000002 	stceq	0, cr0, [r0], {2}
 8ac:	02000003 	andeq	r0, r0, #3
 8b0:	009f4e00 	addseq	r4, pc, r0, lsl #28
	...
 8bc:	39000000 	stmdbcc	r0, {}	; <UNPREDICTABLE>
 8c0:	01000000 	mrseq	r0, (UNDEF: 0)
 8c4:	00395000 	eorseq	r5, r9, r0
 8c8:	00b80000 	adcseq	r0, r8, r0
 8cc:	00040000 	andeq	r0, r4, r0
 8d0:	9f5001f3 	svcls	0x005001f3
	...
 8dc:	00000058 	andeq	r0, r0, r8, asr r0
 8e0:	000000b0 	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
 8e4:	93540006 	cmpls	r4, #6
 8e8:	04935504 	ldreq	r5, [r3], #1284	; 0x504
	...
 8f4:	0000005e 	andeq	r0, r0, lr, asr r0
 8f8:	00000061 	andeq	r0, r0, r1, rrx
 8fc:	61500001 	cmpvs	r0, r1
 900:	8a000000 	bhi	908 <__RW_SIZE__+0x388>
 904:	01000000 	mrseq	r0, (UNDEF: 0)
 908:	008a5600 	addeq	r5, sl, r0, lsl #12
 90c:	008e0000 	addeq	r0, lr, r0
 910:	00080000 	andeq	r0, r8, r0
 914:	25340070 	ldrcs	r0, [r4, #-112]!	; 0xffffff90
 918:	9f220076 	svcls	0x00220076
 91c:	0000008e 	andeq	r0, r0, lr, lsl #1
 920:	000000b0 	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
 924:	00560001 	subseq	r0, r6, r1
 928:	00000000 	andeq	r0, r0, r0
 92c:	8a000000 	bhi	934 <__RW_SIZE__+0x3b4>
 930:	92000000 	andls	r0, r0, #0
 934:	05000000 	streq	r0, [r0, #-0]
 938:	3f007000 	svccc	0x00007000
 93c:	00929f1a 	addseq	r9, r2, sl, lsl pc
 940:	00960000 	addseq	r0, r6, r0
 944:	00010000 	andeq	r0, r1, r0
 948:	00000050 	andeq	r0, r0, r0, asr r0
 94c:	00000000 	andeq	r0, r0, r0
 950:	0000f400 	andeq	pc, r0, r0, lsl #8
 954:	00010400 	andeq	r0, r1, r0, lsl #8
 958:	50000100 	andpl	r0, r0, r0, lsl #2
 95c:	00000104 	andeq	r0, r0, r4, lsl #2
 960:	0000011c 	andeq	r0, r0, ip, lsl r1
 964:	01700003 	cmneq	r0, r3
 968:	00011c9f 	muleq	r1, pc, ip	; <UNPREDICTABLE>
 96c:	00012000 	andeq	r2, r1, r0
 970:	50000100 	andpl	r0, r0, r0, lsl #2
 974:	00000124 	andeq	r0, r0, r4, lsr #2
 978:	00000136 	andeq	r0, r0, r6, lsr r1
 97c:	01700003 	cmneq	r0, r3
 980:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
 984:	00000000 	andeq	r0, r0, r0
 988:	00010400 	andeq	r0, r1, r0, lsl #8
 98c:	00011c00 	andeq	r1, r1, r0, lsl #24
 990:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
 994:	00000124 	andeq	r0, r0, r4, lsr #2
 998:	00000136 	andeq	r0, r0, r6, lsr r1
 99c:	00540001 	subseq	r0, r4, r1
 9a0:	00000000 	andeq	r0, r0, r0
 9a4:	4e000000 	cdpmi	0, 0, cr0, cr0, cr0, {0}
 9a8:	5a000001 	bpl	9b4 <__RW_SIZE__+0x434>
 9ac:	04000001 	streq	r0, [r0], #-1
 9b0:	7dc09100 	stfvcp	f1, [r0]
 9b4:	00015a9f 	muleq	r1, pc, sl	; <UNPREDICTABLE>
 9b8:	00016000 	andeq	r6, r1, r0
 9bc:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
 9c0:	00000160 	andeq	r0, r0, r0, ror #2
 9c4:	00000178 	andeq	r0, r0, r8, ror r1
 9c8:	01740003 	cmneq	r4, r3
 9cc:	0001789f 	muleq	r1, pc, r8	; <UNPREDICTABLE>
 9d0:	00017c00 	andeq	r7, r1, r0, lsl #24
 9d4:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
 9d8:	00000186 	andeq	r0, r0, r6, lsl #3
 9dc:	00000198 	muleq	r0, r8, r1
 9e0:	01740003 	cmneq	r4, r3
 9e4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
 9e8:	00000000 	andeq	r0, r0, r0
 9ec:	00016000 	andeq	r6, r1, r0
 9f0:	00017800 	andeq	r7, r1, r0, lsl #16
 9f4:	50000100 	andpl	r0, r0, r0, lsl #2
 9f8:	00000186 	andeq	r0, r0, r6, lsl #3
 9fc:	00000198 	muleq	r0, r8, r1
 a00:	00500001 	subseq	r0, r0, r1
 a04:	00000000 	andeq	r0, r0, r0
 a08:	c8000000 	stmdagt	r0, {}	; <UNPREDICTABLE>
 a0c:	e6000001 	str	r0, [r0], -r1
 a10:	01000001 	tsteq	r0, r1
 a14:	01e65000 	mvneq	r5, r0
 a18:	01ee0000 	mvneq	r0, r0
 a1c:	00040000 	andeq	r0, r4, r0
 a20:	9f5001f3 	svcls	0x005001f3
 a24:	000001ee 	andeq	r0, r0, lr, ror #3
 a28:	000001f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 a2c:	f0500001 			; <UNDEFINED> instruction: 0xf0500001
 a30:	0a000001 	beq	a3c <__RW_SIZE__+0x4bc>
 a34:	04000002 	streq	r0, [r0], #-2
 a38:	5001f300 	andpl	pc, r1, r0, lsl #6
 a3c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
 a40:	00000000 	andeq	r0, r0, r0
 a44:	0001e800 	andeq	lr, r1, r0, lsl #16
 a48:	0001ee00 	andeq	lr, r1, r0, lsl #28
 a4c:	08000300 	stmdaeq	r0, {r8, r9}
 a50:	00009f25 	andeq	r9, r0, r5, lsr #30
 a54:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
   0:	08003244 	stmdaeq	r0, {r2, r6, r9, ip, sp}
   4:	080032e6 	stmdaeq	r0, {r1, r2, r5, r6, r7, r9, ip, sp}
	...
  10:	000000b8 	strheq	r0, [r0], -r8
  14:	000000c4 	andeq	r0, r0, r4, asr #1
  18:	000000c8 	andeq	r0, r0, r8, asr #1
  1c:	000000cc 	andeq	r0, r0, ip, asr #1
	...
  28:	00000138 	andeq	r0, r0, r8, lsr r1
  2c:	0000013c 	andeq	r0, r0, ip, lsr r1
  30:	0000013e 	andeq	r0, r0, lr, lsr r1
  34:	00000146 	andeq	r0, r0, r6, asr #2
  38:	0000014a 	andeq	r0, r0, sl, asr #2
  3c:	0000014e 	andeq	r0, r0, lr, asr #2
	...
  48:	0000000c 	andeq	r0, r0, ip
  4c:	00000030 	andeq	r0, r0, r0, lsr r0
  50:	00000034 	andeq	r0, r0, r4, lsr r0
  54:	00000036 	andeq	r0, r0, r6, lsr r0
  58:	0000003a 	andeq	r0, r0, sl, lsr r0
  5c:	0000003c 	andeq	r0, r0, ip, lsr r0
	...
  68:	00000090 	muleq	r0, r0, r0
  6c:	0000011e 	andeq	r0, r0, lr, lsl r1
  70:	0000016e 	andeq	r0, r0, lr, ror #2
  74:	000001a6 	andeq	r0, r0, r6, lsr #3
	...
  80:	000002e0 	andeq	r0, r0, r0, ror #5
  84:	000002e4 	andeq	r0, r0, r4, ror #5
  88:	000002ee 	andeq	r0, r0, lr, ror #5
  8c:	000002f6 	strdeq	r0, [r0], -r6
  90:	000002fa 	strdeq	r0, [r0], -sl
  94:	000002fe 	strdeq	r0, [r0], -lr
	...
  a0:	00000340 	andeq	r0, r0, r0, asr #6
  a4:	00000344 	andeq	r0, r0, r4, asr #6
  a8:	0000034e 	andeq	r0, r0, lr, asr #6
  ac:	00000352 	andeq	r0, r0, r2, asr r3
  b0:	00000356 	andeq	r0, r0, r6, asr r3
  b4:	0000035a 	andeq	r0, r0, sl, asr r3
  b8:	00000360 	andeq	r0, r0, r0, ror #6
  bc:	00000364 	andeq	r0, r0, r4, ror #6
	...
  c8:	000003a8 	andeq	r0, r0, r8, lsr #7
  cc:	000003ac 	andeq	r0, r0, ip, lsr #7
  d0:	000003b8 			; <UNDEFINED> instruction: 0x000003b8
  d4:	000003be 			; <UNDEFINED> instruction: 0x000003be
  d8:	000003c2 	andeq	r0, r0, r2, asr #7
  dc:	000003c6 	andeq	r0, r0, r6, asr #7
	...
  e8:	000002d8 	ldrdeq	r0, [r0], -r8
  ec:	000002e4 	andeq	r0, r0, r4, ror #5
  f0:	000002e8 	andeq	r0, r0, r8, ror #5
  f4:	000002ec 	andeq	r0, r0, ip, ror #5
	...
 100:	0000033e 	andeq	r0, r0, lr, lsr r3
 104:	00000342 	andeq	r0, r0, r2, asr #6
 108:	0000034c 	andeq	r0, r0, ip, asr #6
 10c:	00000350 	andeq	r0, r0, r0, asr r3
 110:	00000358 	andeq	r0, r0, r8, asr r3
 114:	0000035c 	andeq	r0, r0, ip, asr r3
 118:	0000035e 	andeq	r0, r0, lr, asr r3
 11c:	00000362 	andeq	r0, r0, r2, ror #6
	...
 128:	000000fa 	strdeq	r0, [r0], -sl
 12c:	00000118 	andeq	r0, r0, r8, lsl r1
 130:	00000124 	andeq	r0, r0, r4, lsr #2
 134:	00000136 	andeq	r0, r0, r6, lsr r1
	...
 140:	0000014e 	andeq	r0, r0, lr, asr #2
 144:	0000017c 	andeq	r0, r0, ip, ror r1
 148:	00000186 	andeq	r0, r0, r6, lsl #3
 14c:	00000198 	muleq	r0, r8, r1
	...
 158:	00000154 	andeq	r0, r0, r4, asr r1
 15c:	00000174 	andeq	r0, r0, r4, ror r1
 160:	00000186 	andeq	r0, r0, r6, lsl #3
 164:	00000198 	muleq	r0, r8, r1
	...
 170:	000001d4 	ldrdeq	r0, [r0], -r4
 174:	000001d8 	ldrdeq	r0, [r0], -r8
 178:	000001e0 	andeq	r0, r0, r0, ror #3
 17c:	000001e6 	andeq	r0, r0, r6, ror #3
 180:	000001e8 	andeq	r0, r0, r8, ror #3
 184:	000001ee 	andeq	r0, r0, lr, ror #3
	...
 190:	000001f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 194:	000001f4 	strdeq	r0, [r0], -r4
 198:	000001f6 	strdeq	r0, [r0], -r6
 19c:	000001fc 	strdeq	r0, [r0], -ip
 1a0:	00000202 	andeq	r0, r0, r2, lsl #4
 1a4:	00000206 	andeq	r0, r0, r6, lsl #4
	...
