INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/robdj/Documents/RMIT_2021/CAP_STONE/DVI_PASSTHROUGH_CAPS/Working_HDMI_passthrough/Working_HDMI_passthrough.srcs/sources_1/new/bus_delay_shiftreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bus_delay_shiftreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/robdj/Documents/RMIT_2021/CAP_STONE/DVI_PASSTHROUGH_CAPS/Working_HDMI_passthrough/Working_HDMI_passthrough.srcs/sources_1/new/nbit_shiftreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nbit_shiftreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/robdj/Documents/RMIT_2021/CAP_STONE/DVI_PASSTHROUGH_CAPS/Working_HDMI_passthrough/Working_HDMI_passthrough.srcs/sim_1/new/bus_delay_shiftreg_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bus_delay_shiftreg_tb
