
---------- Begin Simulation Statistics ----------
final_tick                                84776834500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 485620                       # Simulator instruction rate (inst/s)
host_mem_usage                                 673028                       # Number of bytes of host memory used
host_op_rate                                   910528                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    81.42                       # Real time elapsed on the host
host_tick_rate                             1041266616                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    39537586                       # Number of instructions simulated
sim_ops                                      74132426                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.084777                       # Number of seconds simulated
sim_ticks                                 84776834500                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.Branches                           8239501                       # Number of branches fetched
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.committedInsts                    39537586                       # Number of instructions committed
system.cpu.committedOps                      74132426                       # Number of ops (including micro ops) committed
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 12333.836989                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 12333.836989                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher  13535806405                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total  13535806405                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher      1097453                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total      1097453                       # number of HardPFReq MSHR misses
system.cpu.dcache.ReadReq_accesses::.cpu.data      8769734                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      8769734                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 13789.782528                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 13789.782528                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 12789.584440                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12789.584440                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.cpu.data      7707622                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         7707622                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  14646293500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  14646293500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.121111                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.121111                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.cpu.data      1062112                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1062112                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           28                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           28                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  13583613000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  13583613000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.121108                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.121108                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      1062084                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1062084                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses::.cpu.data      2722470                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2722470                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 31167.180826                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 31167.180826                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 30775.583097                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 30775.583097                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      2709828                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2709828                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    394015500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    394015500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004644                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004644                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.cpu.data        12642                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        12642                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1023                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1023                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    357581500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    357581500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.004268                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004268                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        11619                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        11619                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.cpu.data     11492204                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     11492204                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 13994.187507                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 13994.187507                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 12984.218634                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 12984.218634                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.cpu.data     10417450                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         10417450                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.cpu.data  15040309000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  15040309000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.cpu.data     0.093520                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.093520                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.cpu.data      1074754                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1074754                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.cpu.data         1051                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1051                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  13941194500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  13941194500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.093429                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.093429                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.cpu.data      1073703                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1073703                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.cpu.data     11492204                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     11492204                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 13994.187507                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 13994.187507                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 12984.218634                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 12333.836989                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 12655.470590                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.cpu.data     10417450                       # number of overall hits
system.cpu.dcache.overall_hits::total        10417450                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.cpu.data  15040309000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  15040309000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.cpu.data     0.093520                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.093520                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.cpu.data      1074754                       # number of overall misses
system.cpu.dcache.overall_misses::total       1074754                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.cpu.data         1051                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1051                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  13941194500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher  13535806405                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  27477000905                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.093429                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.188924                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1073703                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher      1097453                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2171156                       # number of overall MSHR misses
system.cpu.dcache.prefetcher.num_hwpf_issued      2095911                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit           25                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified      2095938                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage         53570                       # number of prefetches not generated due to page crossing
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED  84776834500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  84776834500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.replacements                2170132                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1022::0           87                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          103                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           83                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::3          349                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           73                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           48                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          223                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs              5.798112                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses         25155564                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.data   541.116111                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   481.929856                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.528434                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.470635                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999068                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          622                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          402                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.607422                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.392578                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  84776834500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.sampled_refs           2171156                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses          25155564                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse          1023.045967                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            12588606                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            174500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.unused_prefetches            789904                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks      1805132                       # number of writebacks
system.cpu.dcache.writebacks::total           1805132                       # number of writebacks
system.cpu.dtb.pwrStateResidencyTicks::UNDEFINED  84776834500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     8769734                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           236                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  84776834500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                     2722470                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                            98                       # TLB misses on write requests
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  84776834500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  84776834500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.ReadReq_accesses::.cpu.inst     59230587                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     59230587                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 88703.171457                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 88703.171457                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 87703.171457                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 87703.171457                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.cpu.inst     59229578                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        59229578                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     89501500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     89501500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000017                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000017                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.cpu.inst         1009                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1009                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     88492500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     88492500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000017                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000017                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1009                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1009                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.cpu.inst     59230587                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     59230587                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 88703.171457                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 88703.171457                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 87703.171457                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 87703.171457                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.cpu.inst     59229578                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         59229578                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.cpu.inst     89501500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     89501500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000017                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000017                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.cpu.inst         1009                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1009                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     88492500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     88492500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000017                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000017                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1009                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1009                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.cpu.inst     59230587                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     59230587                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 88703.171457                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 88703.171457                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 87703.171457                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 87703.171457                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.cpu.inst     59229578                       # number of overall hits
system.cpu.icache.overall_hits::total        59229578                       # number of overall hits
system.cpu.icache.overall_miss_latency::.cpu.inst     89501500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     89501500                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000017                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000017                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.cpu.inst         1009                       # number of overall misses
system.cpu.icache.overall_misses::total          1009                       # number of overall misses
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     88492500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     88492500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000017                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000017                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1009                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1009                       # number of overall MSHR misses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  84776834500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.replacements                    512                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          414                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs          58702.266601                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses        118462183                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.cpu.inst   490.726233                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.958450                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.958450                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          497                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.970703                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  84776834500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.sampled_refs              1009                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses         118462183                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse           490.726233                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            59230587                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks::.writebacks          512                       # number of writebacks
system.cpu.icache.writebacks::total               512                       # number of writebacks
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  84776834500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.pwrStateResidencyTicks::UNDEFINED  84776834500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  84776834500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                    59230587                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            85                       # TLB misses on write requests
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  84776834500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  84776834500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                        169553669                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               169553668.998000                       # Number of busy cycles
system.cpu.num_cc_register_reads             47473855                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            26665422                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      7479516                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                  56745                       # Number of float alu accesses
system.cpu.num_fp_insts                         56745                       # number of float instructions
system.cpu.num_fp_register_reads                38875                       # number of times the floating registers were read
system.cpu.num_fp_register_writes               25858                       # number of times the floating registers were written
system.cpu.num_func_calls                      448726                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
system.cpu.num_int_alu_accesses              74127040                       # Number of integer alu accesses
system.cpu.num_int_insts                     74127040                       # number of integer instructions
system.cpu.num_int_register_reads           140864614                       # number of times the integer registers were read
system.cpu.num_int_register_writes           63148396                       # number of times the integer registers were written
system.cpu.num_load_insts                     8769727                       # Number of load instructions
system.cpu.num_mem_refs                      11492196                       # number of memory refs
system.cpu.num_store_insts                    2722469                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                  2134      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                  62630537     84.48%     84.49% # Class of executed instruction
system.cpu.op_class::IntMult                     1641      0.00%     84.49% # Class of executed instruction
system.cpu.op_class::IntDiv                      1555      0.00%     84.49% # Class of executed instruction
system.cpu.op_class::FloatAdd                     238      0.00%     84.49% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     84.49% # Class of executed instruction
system.cpu.op_class::FloatCvt                     400      0.00%     84.49% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     84.49% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     84.49% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     84.49% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     84.49% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     84.49% # Class of executed instruction
system.cpu.op_class::SimdAdd                      552      0.00%     84.49% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     84.49% # Class of executed instruction
system.cpu.op_class::SimdAlu                      795      0.00%     84.49% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     84.49% # Class of executed instruction
system.cpu.op_class::SimdCvt                     1242      0.00%     84.50% # Class of executed instruction
system.cpu.op_class::SimdMisc                     813      0.00%     84.50% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     84.50% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     84.50% # Class of executed instruction
system.cpu.op_class::SimdShift                    323      0.00%     84.50% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     84.50% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     84.50% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     84.50% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     84.50% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     84.50% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     84.50% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     84.50% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     84.50% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     84.50% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     84.50% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     84.50% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     84.50% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     84.50% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     84.50% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     84.50% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     84.50% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     84.50% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     84.50% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     84.50% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     84.50% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     84.50% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     84.50% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     84.50% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     84.50% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     84.50% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     84.50% # Class of executed instruction
system.cpu.op_class::MemRead                  8747213     11.80%     96.30% # Class of executed instruction
system.cpu.op_class::MemWrite                 2692669      3.63%     99.93% # Class of executed instruction
system.cpu.op_class::FloatMemRead               22514      0.03%     99.96% # Class of executed instruction
system.cpu.op_class::FloatMemWrite              29800      0.04%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   74132426                       # Class of executed instruction
system.cpu.pwrStateResidencyTicks::ON     84776834500                       # Cumulative time (in ticks) in various power states
system.cpu.workload.numSyscalls                    59                       # Number of system calls
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.ReadCleanReq_accesses::.cpu.inst         1009                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1009                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 90220.772443                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 90220.772443                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 80220.772443                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 80220.772443                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             51                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 51                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_miss_latency::.cpu.inst     86431500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     86431500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.949455                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.949455                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_misses::.cpu.inst          958                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              958                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     76851500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     76851500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.949455                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.949455                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          958                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          958                       # number of ReadCleanReq MSHR misses
system.l2.ReadExReq_accesses::.cpu.data         11619                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             11619                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::.cpu.data 328767.123288                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 328767.123288                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 318767.123288                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 318767.123288                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data             10962                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 10962                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency::.cpu.data    216000000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     216000000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::.cpu.data     0.056545                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.056545                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::.cpu.data             657                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 657                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    209430000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    209430000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.056545                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.056545                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses::.cpu.data          657                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            657                       # number of ReadExReq MSHR misses
system.l2.ReadSharedReq_accesses::.cpu.data      1062084                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.dcache.prefetcher      1097453                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2159537                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 92643.790850                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 198247.035721                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 181896.255018                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 82643.790850                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 188247.035721                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 171896.255018                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data       1061166                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu.dcache.prefetcher      1092442                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2153608                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_miss_latency::.cpu.data     85047000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    993415896                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1078462896                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.000864                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.004566                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.002745                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_misses::.cpu.data          918                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu.dcache.prefetcher         5011                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            5929                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     75867000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    943305896                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1019172896                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.000864                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.004566                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.002745                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_misses::.cpu.data          918                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         5011                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         5929                       # number of ReadSharedReq MSHR misses
system.l2.WritebackClean_accesses::.writebacks          511                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          511                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          511                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              511                       # number of WritebackClean hits
system.l2.WritebackDirty_accesses::.writebacks      1805132                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1805132                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_hits::.writebacks      1805132                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1805132                       # number of WritebackDirty hits
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.demand_accesses::.cpu.inst             1009                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1073703                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.dcache.prefetcher      1097453                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2172165                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::.cpu.inst 90220.772443                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 191140.952381                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.dcache.prefetcher 198247.035721                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 183045.386532                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 80220.772443                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 181140.952381                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 188247.035721                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 173045.386532                       # average overall mshr miss latency
system.l2.demand_hits::.cpu.inst                   51                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data              1072128                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.dcache.prefetcher      1092442                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2164621                       # number of demand (read+write) hits
system.l2.demand_miss_latency::.cpu.inst     86431500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    301047000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.dcache.prefetcher    993415896                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1380894396                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::.cpu.inst        0.949455                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.001467                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.dcache.prefetcher     0.004566                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.003473                       # miss rate for demand accesses
system.l2.demand_misses::.cpu.inst                958                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               1575                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.dcache.prefetcher         5011                       # number of demand (read+write) misses
system.l2.demand_misses::total                   7544                       # number of demand (read+write) misses
system.l2.demand_mshr_miss_latency::.cpu.inst     76851500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    285297000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.dcache.prefetcher    943305896                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1305454396                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.949455                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.001467                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.004566                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.003473                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses::.cpu.inst           958                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          1575                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.dcache.prefetcher         5011                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              7544                       # number of demand (read+write) MSHR misses
system.l2.overall_accesses::.cpu.inst            1009                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1073703                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.dcache.prefetcher      1097453                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2172165                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::.cpu.inst 90220.772443                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 191140.952381                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.dcache.prefetcher 198247.035721                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 183045.386532                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 80220.772443                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 181140.952381                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 188247.035721                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 173045.386532                       # average overall mshr miss latency
system.l2.overall_hits::.cpu.inst                  51                       # number of overall hits
system.l2.overall_hits::.cpu.data             1072128                       # number of overall hits
system.l2.overall_hits::.cpu.dcache.prefetcher      1092442                       # number of overall hits
system.l2.overall_hits::total                 2164621                       # number of overall hits
system.l2.overall_miss_latency::.cpu.inst     86431500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    301047000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.dcache.prefetcher    993415896                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1380894396                       # number of overall miss cycles
system.l2.overall_miss_rate::.cpu.inst       0.949455                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.001467                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.dcache.prefetcher     0.004566                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.003473                       # miss rate for overall accesses
system.l2.overall_misses::.cpu.inst               958                       # number of overall misses
system.l2.overall_misses::.cpu.data              1575                       # number of overall misses
system.l2.overall_misses::.cpu.dcache.prefetcher         5011                       # number of overall misses
system.l2.overall_misses::total                  7544                       # number of overall misses
system.l2.overall_mshr_miss_latency::.cpu.inst     76851500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    285297000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.dcache.prefetcher    943305896                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1305454396                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::.cpu.inst     0.949455                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.001467                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.004566                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.003473                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses::.cpu.inst          958                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         1575                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.dcache.prefetcher         5011                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             7544                       # number of overall MSHR misses
system.l2.pwrStateResidencyTicks::UNDEFINED  84776834500                       # Cumulative time (in ticks) in various power states
system.l2.replacements                              0                       # number of replacements
system.l2.tags.age_task_id_blocks_1022::0           11                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           11                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3          136                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4         4853                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2448                       # Occupied blocks per task id
system.l2.tags.avg_refs                    575.663043                       # Average number of references to valid blocks.
system.l2.tags.data_accesses                 34749960                       # Number of data accesses
system.l2.tags.occ_blocks::.cpu.inst       866.839816                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1490.663725                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.dcache.prefetcher  4456.571272                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.026454                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.045491                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.dcache.prefetcher     0.136004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.207949                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          5011                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          2533                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.152924                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.077301                       # Percentage of cache occupancy per task id
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  84776834500                       # Cumulative time (in ticks) in various power states
system.l2.tags.sampled_refs                      7544                       # Sample count of references to valid blocks.
system.l2.tags.tag_accesses                  34749960                       # Number of tag accesses
system.l2.tags.tagsinuse                  6814.074813                       # Cycle average of tags in use
system.l2.tags.total_refs                     4342802                       # Total number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                   11237639.78                       # Average gap between requests
system.mem_ctrls.avgMemAccLat               131385.37                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.cpu.inst::samples       958.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1575.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.dcache.prefetcher::samples      5011.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                    112635.37                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                         5.70                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      5.70                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         0.04                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.04                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.cpu.inst       723216                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           723216                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.inst            723216                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1189004                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.dcache.prefetcher      3782920                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               5695141                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           723216                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1189004                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.dcache.prefetcher      3782920                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              5695141                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples         2178                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    220.914601                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   141.301151                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   253.249117                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          982     45.09%     45.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          747     34.30%     79.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           72      3.31%     82.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           64      2.94%     85.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          139      6.38%     92.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           26      1.19%     93.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           12      0.55%     93.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           19      0.87%     94.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          117      5.37%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2178                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 482816                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                  482816                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.cpu.inst        61312                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         61312                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.inst          61312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         100800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.dcache.prefetcher       320704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             482816                       # Number of bytes read from this memory
system.mem_ctrls.masterReadAccesses::.cpu.inst          958                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         1575                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.dcache.prefetcher         5011                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.cpu.inst     39401.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data    139205.39                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.dcache.prefetcher    146512.87                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.cpu.inst        61312                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       100800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.dcache.prefetcher       320704                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 723216.434791511390                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1189004.055111305322                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.dcache.prefetcher 3782920.203277937137                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.cpu.inst     37746730                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    219248484                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.dcache.prefetcher    734176002                       # Per-master read total memory access latency
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState               17523                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.cpu.inst             958                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1575                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.dcache.prefetcher         5011                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                7544                       # Number of read requests responded to by this memory
system.mem_ctrls.pageHitRate                    71.09                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0               457                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               499                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               573                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               473                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               483                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               362                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               386                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               470                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               546                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               595                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              521                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              477                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              477                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              413                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              356                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.000001102750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  84776834500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdQLenPdf::0                    5867                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1661                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                      7544                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  7544                       # Read request sizes (log2)
system.mem_ctrls.readReqs                        7544                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 71.09                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                     5363                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                   37720000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                   84776754500                       # Total gap between requests
system.mem_ctrls.totMemAccLat               991171216                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                    849721216                       # Total ticks spent queuing
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy             99761400                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                  4519620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      1000295280                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            254.457874                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     55984500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     135200000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  80670519500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   1625916495                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      95579027                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   2193634978                       # Time in different power states
system.mem_ctrls_0.preBackEnergy             26075040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                  2394645                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       624346080                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy                26439420                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         319612800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      19468636800                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            21572133105                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime          84489745223                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            265282560                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                 11052720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      3462165750                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            293.245819                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE    233981500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     508300000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  69327107250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   6998635207                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     116334760                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   7592475783                       # Time in different power states
system.mem_ctrls_1.preBackEnergy            105994560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                  5870865                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      2687480160                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy                27424740                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         1201621200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      17093197320                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            24860452305                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime          83918174490                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        15088                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        15088                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  15088                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       482816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       482816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  482816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED  84776834500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy             8508104                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           39634906                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              7544                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    7544    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                7544                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          7544                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp               6887                       # Transaction distribution
system.membus.trans_dist::ReadExReq               657                       # Transaction distribution
system.membus.trans_dist::ReadExResp              657                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          6887                       # Transaction distribution
system.pwrStateResidencyTicks::UNDEFINED  84776834500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2530                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      6512444                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6514974                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        97344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    254482432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              254579776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  84776834500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         4234775342                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1513500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3256734000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.8                       # Layer utilization (%)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2172165                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000003                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.001795                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2172158    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      7      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2172165                       # Request fanout histogram
system.tol2bus.snoop_filter.hit_multi_requests            7                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2170644                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      4342809                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.trans_dist::ReadResp           2160546                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1805132                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          512                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          365000                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            11619                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           11619                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1009                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2159537                       # Transaction distribution
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
