// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _gsnh_gsnh_HH_
#define _gsnh_gsnh_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "gsnh_sobel.h"
#include "gsnh_nms.h"
#include "gsnh_gsnh_add_5ns_5ns_5_1_1.h"
#include "gsnh_gsnh_sub_5s_5ns_5_1_1.h"
#include "gsnh_gsnh_add_19ns_19ns_19_1_1.h"
#include "gsnh_gsnh_add_10ns_10ns_10_1_1.h"
#include "gsnh_gsnh_add_18ns_18ns_18_1_1.h"
#include "gsnh_gsnh_add_9ns_9ns_9_1_1.h"
#include "gsnh_gsnh_add_11ns_11ns_11_1_1.h"
#include "gsnh_sobel_line_buf.h"
#include "gsnh_gsnh_gau_buf.h"
#include "gsnh_gsnh_control_s_axi.h"
#include "gsnh_gsnh_gmem0_m_axi.h"
#include "gsnh_gsnh_gmem1_m_axi.h"

namespace ap_rtl {

template<unsigned int C_M_AXI_GMEM0_ADDR_WIDTH = 64,
         unsigned int C_M_AXI_GMEM0_ID_WIDTH = 1,
         unsigned int C_M_AXI_GMEM0_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM0_DATA_WIDTH = 32,
         unsigned int C_M_AXI_GMEM0_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM0_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM0_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM0_BUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM1_ADDR_WIDTH = 64,
         unsigned int C_M_AXI_GMEM1_ID_WIDTH = 1,
         unsigned int C_M_AXI_GMEM1_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM1_DATA_WIDTH = 32,
         unsigned int C_M_AXI_GMEM1_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM1_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM1_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM1_BUSER_WIDTH = 1,
         unsigned int C_S_AXI_CONTROL_ADDR_WIDTH = 6,
         unsigned int C_S_AXI_CONTROL_DATA_WIDTH = 32>
struct gsnh_gsnh : public sc_module {
    // Port declarations 110
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_out< sc_logic > m_axi_gmem0_AWVALID;
    sc_in< sc_logic > m_axi_gmem0_AWREADY;
    sc_out< sc_uint<C_M_AXI_GMEM0_ADDR_WIDTH> > m_axi_gmem0_AWADDR;
    sc_out< sc_uint<C_M_AXI_GMEM0_ID_WIDTH> > m_axi_gmem0_AWID;
    sc_out< sc_lv<8> > m_axi_gmem0_AWLEN;
    sc_out< sc_lv<3> > m_axi_gmem0_AWSIZE;
    sc_out< sc_lv<2> > m_axi_gmem0_AWBURST;
    sc_out< sc_lv<2> > m_axi_gmem0_AWLOCK;
    sc_out< sc_lv<4> > m_axi_gmem0_AWCACHE;
    sc_out< sc_lv<3> > m_axi_gmem0_AWPROT;
    sc_out< sc_lv<4> > m_axi_gmem0_AWQOS;
    sc_out< sc_lv<4> > m_axi_gmem0_AWREGION;
    sc_out< sc_uint<C_M_AXI_GMEM0_AWUSER_WIDTH> > m_axi_gmem0_AWUSER;
    sc_out< sc_logic > m_axi_gmem0_WVALID;
    sc_in< sc_logic > m_axi_gmem0_WREADY;
    sc_out< sc_uint<C_M_AXI_GMEM0_DATA_WIDTH> > m_axi_gmem0_WDATA;
    sc_out< sc_uint<C_M_AXI_GMEM0_DATA_WIDTH/8> > m_axi_gmem0_WSTRB;
    sc_out< sc_logic > m_axi_gmem0_WLAST;
    sc_out< sc_uint<C_M_AXI_GMEM0_ID_WIDTH> > m_axi_gmem0_WID;
    sc_out< sc_uint<C_M_AXI_GMEM0_WUSER_WIDTH> > m_axi_gmem0_WUSER;
    sc_out< sc_logic > m_axi_gmem0_ARVALID;
    sc_in< sc_logic > m_axi_gmem0_ARREADY;
    sc_out< sc_uint<C_M_AXI_GMEM0_ADDR_WIDTH> > m_axi_gmem0_ARADDR;
    sc_out< sc_uint<C_M_AXI_GMEM0_ID_WIDTH> > m_axi_gmem0_ARID;
    sc_out< sc_lv<8> > m_axi_gmem0_ARLEN;
    sc_out< sc_lv<3> > m_axi_gmem0_ARSIZE;
    sc_out< sc_lv<2> > m_axi_gmem0_ARBURST;
    sc_out< sc_lv<2> > m_axi_gmem0_ARLOCK;
    sc_out< sc_lv<4> > m_axi_gmem0_ARCACHE;
    sc_out< sc_lv<3> > m_axi_gmem0_ARPROT;
    sc_out< sc_lv<4> > m_axi_gmem0_ARQOS;
    sc_out< sc_lv<4> > m_axi_gmem0_ARREGION;
    sc_out< sc_uint<C_M_AXI_GMEM0_ARUSER_WIDTH> > m_axi_gmem0_ARUSER;
    sc_in< sc_logic > m_axi_gmem0_RVALID;
    sc_out< sc_logic > m_axi_gmem0_RREADY;
    sc_in< sc_uint<C_M_AXI_GMEM0_DATA_WIDTH> > m_axi_gmem0_RDATA;
    sc_in< sc_logic > m_axi_gmem0_RLAST;
    sc_in< sc_uint<C_M_AXI_GMEM0_ID_WIDTH> > m_axi_gmem0_RID;
    sc_in< sc_uint<C_M_AXI_GMEM0_RUSER_WIDTH> > m_axi_gmem0_RUSER;
    sc_in< sc_lv<2> > m_axi_gmem0_RRESP;
    sc_in< sc_logic > m_axi_gmem0_BVALID;
    sc_out< sc_logic > m_axi_gmem0_BREADY;
    sc_in< sc_lv<2> > m_axi_gmem0_BRESP;
    sc_in< sc_uint<C_M_AXI_GMEM0_ID_WIDTH> > m_axi_gmem0_BID;
    sc_in< sc_uint<C_M_AXI_GMEM0_BUSER_WIDTH> > m_axi_gmem0_BUSER;
    sc_out< sc_logic > m_axi_gmem1_AWVALID;
    sc_in< sc_logic > m_axi_gmem1_AWREADY;
    sc_out< sc_uint<C_M_AXI_GMEM1_ADDR_WIDTH> > m_axi_gmem1_AWADDR;
    sc_out< sc_uint<C_M_AXI_GMEM1_ID_WIDTH> > m_axi_gmem1_AWID;
    sc_out< sc_lv<8> > m_axi_gmem1_AWLEN;
    sc_out< sc_lv<3> > m_axi_gmem1_AWSIZE;
    sc_out< sc_lv<2> > m_axi_gmem1_AWBURST;
    sc_out< sc_lv<2> > m_axi_gmem1_AWLOCK;
    sc_out< sc_lv<4> > m_axi_gmem1_AWCACHE;
    sc_out< sc_lv<3> > m_axi_gmem1_AWPROT;
    sc_out< sc_lv<4> > m_axi_gmem1_AWQOS;
    sc_out< sc_lv<4> > m_axi_gmem1_AWREGION;
    sc_out< sc_uint<C_M_AXI_GMEM1_AWUSER_WIDTH> > m_axi_gmem1_AWUSER;
    sc_out< sc_logic > m_axi_gmem1_WVALID;
    sc_in< sc_logic > m_axi_gmem1_WREADY;
    sc_out< sc_uint<C_M_AXI_GMEM1_DATA_WIDTH> > m_axi_gmem1_WDATA;
    sc_out< sc_uint<C_M_AXI_GMEM1_DATA_WIDTH/8> > m_axi_gmem1_WSTRB;
    sc_out< sc_logic > m_axi_gmem1_WLAST;
    sc_out< sc_uint<C_M_AXI_GMEM1_ID_WIDTH> > m_axi_gmem1_WID;
    sc_out< sc_uint<C_M_AXI_GMEM1_WUSER_WIDTH> > m_axi_gmem1_WUSER;
    sc_out< sc_logic > m_axi_gmem1_ARVALID;
    sc_in< sc_logic > m_axi_gmem1_ARREADY;
    sc_out< sc_uint<C_M_AXI_GMEM1_ADDR_WIDTH> > m_axi_gmem1_ARADDR;
    sc_out< sc_uint<C_M_AXI_GMEM1_ID_WIDTH> > m_axi_gmem1_ARID;
    sc_out< sc_lv<8> > m_axi_gmem1_ARLEN;
    sc_out< sc_lv<3> > m_axi_gmem1_ARSIZE;
    sc_out< sc_lv<2> > m_axi_gmem1_ARBURST;
    sc_out< sc_lv<2> > m_axi_gmem1_ARLOCK;
    sc_out< sc_lv<4> > m_axi_gmem1_ARCACHE;
    sc_out< sc_lv<3> > m_axi_gmem1_ARPROT;
    sc_out< sc_lv<4> > m_axi_gmem1_ARQOS;
    sc_out< sc_lv<4> > m_axi_gmem1_ARREGION;
    sc_out< sc_uint<C_M_AXI_GMEM1_ARUSER_WIDTH> > m_axi_gmem1_ARUSER;
    sc_in< sc_logic > m_axi_gmem1_RVALID;
    sc_out< sc_logic > m_axi_gmem1_RREADY;
    sc_in< sc_uint<C_M_AXI_GMEM1_DATA_WIDTH> > m_axi_gmem1_RDATA;
    sc_in< sc_logic > m_axi_gmem1_RLAST;
    sc_in< sc_uint<C_M_AXI_GMEM1_ID_WIDTH> > m_axi_gmem1_RID;
    sc_in< sc_uint<C_M_AXI_GMEM1_RUSER_WIDTH> > m_axi_gmem1_RUSER;
    sc_in< sc_lv<2> > m_axi_gmem1_RRESP;
    sc_in< sc_logic > m_axi_gmem1_BVALID;
    sc_out< sc_logic > m_axi_gmem1_BREADY;
    sc_in< sc_lv<2> > m_axi_gmem1_BRESP;
    sc_in< sc_uint<C_M_AXI_GMEM1_ID_WIDTH> > m_axi_gmem1_BID;
    sc_in< sc_uint<C_M_AXI_GMEM1_BUSER_WIDTH> > m_axi_gmem1_BUSER;
    sc_in< sc_logic > s_axi_control_AWVALID;
    sc_out< sc_logic > s_axi_control_AWREADY;
    sc_in< sc_uint<C_S_AXI_CONTROL_ADDR_WIDTH> > s_axi_control_AWADDR;
    sc_in< sc_logic > s_axi_control_WVALID;
    sc_out< sc_logic > s_axi_control_WREADY;
    sc_in< sc_uint<C_S_AXI_CONTROL_DATA_WIDTH> > s_axi_control_WDATA;
    sc_in< sc_uint<C_S_AXI_CONTROL_DATA_WIDTH/8> > s_axi_control_WSTRB;
    sc_in< sc_logic > s_axi_control_ARVALID;
    sc_out< sc_logic > s_axi_control_ARREADY;
    sc_in< sc_uint<C_S_AXI_CONTROL_ADDR_WIDTH> > s_axi_control_ARADDR;
    sc_out< sc_logic > s_axi_control_RVALID;
    sc_in< sc_logic > s_axi_control_RREADY;
    sc_out< sc_uint<C_S_AXI_CONTROL_DATA_WIDTH> > s_axi_control_RDATA;
    sc_out< sc_lv<2> > s_axi_control_RRESP;
    sc_out< sc_logic > s_axi_control_BVALID;
    sc_in< sc_logic > s_axi_control_BREADY;
    sc_out< sc_lv<2> > s_axi_control_BRESP;
    sc_out< sc_logic > interrupt;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_logic > ap_var_for_const6;
    sc_signal< sc_lv<32> > ap_var_for_const8;
    sc_signal< sc_lv<1> > ap_var_for_const1;
    sc_signal< sc_lv<1> > ap_var_for_const10;
    sc_signal< sc_lv<8> > ap_var_for_const9;
    sc_signal< sc_lv<32> > ap_var_for_const2;
    sc_signal< sc_lv<3> > ap_var_for_const3;
    sc_signal< sc_lv<2> > ap_var_for_const4;
    sc_signal< sc_lv<4> > ap_var_for_const5;
    sc_signal< sc_lv<5> > ap_var_for_const11;
    sc_signal< sc_lv<5> > ap_var_for_const12;
    sc_signal< sc_lv<19> > ap_var_for_const13;
    sc_signal< sc_lv<10> > ap_var_for_const14;
    sc_signal< sc_lv<64> > ap_var_for_const7;


    // Module declarations
    gsnh_gsnh(sc_module_name name);
    SC_HAS_PROCESS(gsnh_gsnh);

    ~gsnh_gsnh();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    gsnh_gsnh_control_s_axi<C_S_AXI_CONTROL_ADDR_WIDTH,C_S_AXI_CONTROL_DATA_WIDTH>* gsnh_control_s_axi_U;
    gsnh_gsnh_gmem0_m_axi<0,8,64,5,16,16,16,16,C_M_AXI_GMEM0_ID_WIDTH,C_M_AXI_GMEM0_ADDR_WIDTH,C_M_AXI_GMEM0_DATA_WIDTH,C_M_AXI_GMEM0_AWUSER_WIDTH,C_M_AXI_GMEM0_ARUSER_WIDTH,C_M_AXI_GMEM0_WUSER_WIDTH,C_M_AXI_GMEM0_RUSER_WIDTH,C_M_AXI_GMEM0_BUSER_WIDTH,C_M_AXI_GMEM0_USER_VALUE,C_M_AXI_GMEM0_PROT_VALUE,C_M_AXI_GMEM0_CACHE_VALUE>* gsnh_gmem0_m_axi_U;
    gsnh_gsnh_gmem1_m_axi<0,8,64,5,16,16,16,16,C_M_AXI_GMEM1_ID_WIDTH,C_M_AXI_GMEM1_ADDR_WIDTH,C_M_AXI_GMEM1_DATA_WIDTH,C_M_AXI_GMEM1_AWUSER_WIDTH,C_M_AXI_GMEM1_ARUSER_WIDTH,C_M_AXI_GMEM1_WUSER_WIDTH,C_M_AXI_GMEM1_RUSER_WIDTH,C_M_AXI_GMEM1_BUSER_WIDTH,C_M_AXI_GMEM1_USER_VALUE,C_M_AXI_GMEM1_PROT_VALUE,C_M_AXI_GMEM1_CACHE_VALUE>* gsnh_gmem1_m_axi_U;
    gsnh_sobel_line_buf* line_buf_U;
    gsnh_gsnh_gau_buf* gau_buf_U;
    gsnh_gsnh_gau_buf* sobel_buf_value_U;
    gsnh_gsnh_gau_buf* sobel_buf_grad_U;
    gsnh_gsnh_gau_buf* supp_buf_U;
    gsnh_sobel* grp_sobel_fu_911;
    gsnh_nms* grp_nms_fu_918;
    gsnh_gsnh_add_5ns_5ns_5_1_1<1,1,5,5,5>* gsnh_add_5ns_5ns_5_1_1_U59;
    gsnh_gsnh_sub_5s_5ns_5_1_1<1,1,5,5,5>* gsnh_sub_5s_5ns_5_1_1_U60;
    gsnh_gsnh_add_19ns_19ns_19_1_1<1,1,19,19,19>* gsnh_add_19ns_19ns_19_1_1_U61;
    gsnh_gsnh_add_10ns_10ns_10_1_1<1,1,10,10,10>* gsnh_add_10ns_10ns_10_1_1_U62;
    gsnh_gsnh_add_10ns_10ns_10_1_1<1,1,10,10,10>* gsnh_add_10ns_10ns_10_1_1_U63;
    gsnh_gsnh_add_18ns_18ns_18_1_1<1,1,18,18,18>* gsnh_add_18ns_18ns_18_1_1_U64;
    gsnh_gsnh_add_10ns_10ns_10_1_1<1,1,10,10,10>* gsnh_add_10ns_10ns_10_1_1_U65;
    gsnh_gsnh_add_10ns_10ns_10_1_1<1,1,10,10,10>* gsnh_add_10ns_10ns_10_1_1_U66;
    gsnh_gsnh_add_9ns_9ns_9_1_1<1,1,9,9,9>* gsnh_add_9ns_9ns_9_1_1_U67;
    gsnh_gsnh_add_11ns_11ns_11_1_1<1,1,11,11,11>* gsnh_add_11ns_11ns_11_1_1_U68;
    gsnh_gsnh_add_10ns_10ns_10_1_1<1,1,10,10,10>* gsnh_add_10ns_10ns_10_1_1_U69;
    gsnh_gsnh_add_11ns_11ns_11_1_1<1,1,11,11,11>* gsnh_add_11ns_11ns_11_1_1_U70;
    gsnh_gsnh_add_19ns_19ns_19_1_1<1,1,19,19,19>* gsnh_add_19ns_19ns_19_1_1_U71;
    gsnh_gsnh_add_10ns_10ns_10_1_1<1,1,10,10,10>* gsnh_add_10ns_10ns_10_1_1_U72;
    gsnh_gsnh_add_18ns_18ns_18_1_1<1,1,18,18,18>* gsnh_add_18ns_18ns_18_1_1_U73;
    gsnh_gsnh_add_10ns_10ns_10_1_1<1,1,10,10,10>* gsnh_add_10ns_10ns_10_1_1_U74;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > ap_start;
    sc_signal< sc_logic > ap_done;
    sc_signal< sc_logic > ap_idle;
    sc_signal< sc_lv<51> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > ap_ready;
    sc_signal< sc_lv<64> > data;
    sc_signal< sc_lv<64> > out_r;
    sc_signal< sc_logic > gmem0_blk_n_AR;
    sc_signal< sc_logic > ap_CS_fsm_state35;
    sc_signal< sc_logic > gmem0_blk_n_R;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter1;
    sc_signal< bool > ap_block_pp1_stage0;
    sc_signal< sc_lv<1> > icmp_ln31_reg_2159;
    sc_signal< sc_logic > gmem1_blk_n_AW;
    sc_signal< sc_logic > ap_CS_fsm_state50;
    sc_signal< sc_logic > gmem1_blk_n_W;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter4;
    sc_signal< bool > ap_block_pp2_stage0;
    sc_signal< sc_lv<1> > icmp_ln273_reg_2250;
    sc_signal< sc_lv<1> > icmp_ln273_reg_2250_pp2_iter3_reg;
    sc_signal< sc_logic > gmem1_blk_n_B;
    sc_signal< sc_logic > ap_CS_fsm_state60;
    sc_signal< sc_logic > gmem0_AWREADY;
    sc_signal< sc_logic > gmem0_WREADY;
    sc_signal< sc_logic > gmem0_ARVALID;
    sc_signal< sc_logic > gmem0_ARREADY;
    sc_signal< sc_logic > gmem0_RVALID;
    sc_signal< sc_logic > gmem0_RREADY;
    sc_signal< sc_lv<8> > gmem0_RDATA;
    sc_signal< sc_logic > gmem0_RLAST;
    sc_signal< sc_lv<1> > gmem0_RID;
    sc_signal< sc_lv<1> > gmem0_RUSER;
    sc_signal< sc_lv<2> > gmem0_RRESP;
    sc_signal< sc_logic > gmem0_BVALID;
    sc_signal< sc_lv<2> > gmem0_BRESP;
    sc_signal< sc_lv<1> > gmem0_BID;
    sc_signal< sc_lv<1> > gmem0_BUSER;
    sc_signal< sc_logic > gmem1_AWVALID;
    sc_signal< sc_logic > gmem1_AWREADY;
    sc_signal< sc_logic > gmem1_WVALID;
    sc_signal< sc_logic > gmem1_WREADY;
    sc_signal< sc_logic > gmem1_ARREADY;
    sc_signal< sc_logic > gmem1_RVALID;
    sc_signal< sc_lv<8> > gmem1_RDATA;
    sc_signal< sc_logic > gmem1_RLAST;
    sc_signal< sc_lv<1> > gmem1_RID;
    sc_signal< sc_lv<1> > gmem1_RUSER;
    sc_signal< sc_lv<2> > gmem1_RRESP;
    sc_signal< sc_logic > gmem1_BVALID;
    sc_signal< sc_logic > gmem1_BREADY;
    sc_signal< sc_lv<2> > gmem1_BRESP;
    sc_signal< sc_lv<1> > gmem1_BID;
    sc_signal< sc_lv<1> > gmem1_BUSER;
    sc_signal< sc_lv<5> > empty_reg_762;
    sc_signal< sc_lv<19> > indvar_flatten_reg_773;
    sc_signal< sc_lv<10> > xi_reg_784;
    sc_signal< sc_lv<10> > yi_reg_795;
    sc_signal< sc_lv<8> > window_buf_2_1_reg_806;
    sc_signal< sc_lv<8> > window_buf_2_1_1_reg_818;
    sc_signal< sc_lv<8> > window_buf_1_1_reg_830;
    sc_signal< sc_lv<8> > window_buf_1_1_1_reg_842;
    sc_signal< sc_lv<8> > window_buf_0_1_reg_854;
    sc_signal< sc_lv<8> > window_buf_0_1_1_reg_866;
    sc_signal< sc_lv<19> > indvar_flatten10_reg_878;
    sc_signal< sc_lv<10> > yi_1_reg_889;
    sc_signal< sc_lv<10> > xi_1_reg_900;
    sc_signal< sc_lv<64> > out_read_reg_2046;
    sc_signal< sc_lv<64> > data_read_reg_2051;
    sc_signal< sc_lv<1> > exitcond4012_fu_925_p2;
    sc_signal< sc_lv<1> > exitcond4012_reg_2056;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state34_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<5> > empty_154_fu_931_p2;
    sc_signal< sc_lv<5> > empty_154_reg_2060;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<3> > empty_155_fu_937_p1;
    sc_signal< sc_lv<3> > empty_155_reg_2065;
    sc_signal< sc_lv<2> > tmp_17_fu_941_p4;
    sc_signal< sc_lv<2> > tmp_17_reg_2070;
    sc_signal< sc_lv<24> > empty_166_fu_1027_p2;
    sc_signal< sc_lv<24> > empty_166_reg_2075;
    sc_signal< sc_lv<9> > tmp_s_fu_1033_p3;
    sc_signal< sc_lv<9> > tmp_s_reg_2081;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< bool > ap_block_state3_pp0_stage1_iter0;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<3> > mask_fu_1048_p2;
    sc_signal< sc_lv<3> > mask_reg_2147;
    sc_signal< sc_lv<1> > icmp_ln31_fu_1693_p2;
    sc_signal< bool > ap_block_state42_pp1_stage0_iter0;
    sc_signal< bool > ap_block_state43_pp1_stage0_iter1;
    sc_signal< bool > ap_block_state44_pp1_stage0_iter2;
    sc_signal< bool > ap_block_state45_pp1_stage0_iter3;
    sc_signal< bool > ap_block_state46_pp1_stage0_iter4;
    sc_signal< bool > ap_block_pp1_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln31_reg_2159_pp1_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln31_reg_2159_pp1_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln31_reg_2159_pp1_iter3_reg;
    sc_signal< sc_lv<19> > add_ln31_fu_1699_p2;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter0;
    sc_signal< sc_lv<1> > icmp_ln32_fu_1705_p2;
    sc_signal< sc_lv<1> > icmp_ln32_reg_2168;
    sc_signal< sc_lv<1> > icmp_ln32_reg_2168_pp1_iter1_reg;
    sc_signal< sc_lv<10> > select_ln31_fu_1711_p3;
    sc_signal< sc_lv<10> > select_ln31_reg_2173;
    sc_signal< sc_lv<10> > select_ln31_reg_2173_pp1_iter1_reg;
    sc_signal< sc_lv<10> > add_ln32_fu_1719_p2;
    sc_signal< sc_lv<9> > line_buf_addr_128_reg_2184;
    sc_signal< sc_lv<9> > line_buf_addr_128_reg_2184_pp1_iter2_reg;
    sc_signal< sc_lv<8> > window_buf_2_2_reg_2190;
    sc_signal< sc_lv<8> > window_buf_2_2_reg_2190_pp1_iter2_reg;
    sc_signal< sc_lv<10> > select_ln31_1_fu_1735_p3;
    sc_signal< sc_lv<10> > select_ln31_1_reg_2197;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter2;
    sc_signal< sc_lv<8> > window_buf_0_2_reg_2202;
    sc_signal< sc_lv<8> > window_buf_1_2_reg_2208;
    sc_signal< sc_lv<18> > add_ln44_fu_1777_p2;
    sc_signal< sc_lv<18> > add_ln44_reg_2214;
    sc_signal< sc_lv<18> > add_ln44_reg_2214_pp1_iter3_reg;
    sc_signal< sc_lv<16> > tmp_19_reg_2219;
    sc_signal< sc_lv<10> > add_ln62_fu_1840_p2;
    sc_signal< sc_lv<10> > add_ln62_reg_2224;
    sc_signal< sc_lv<10> > add_ln62_3_fu_1846_p2;
    sc_signal< sc_lv<10> > add_ln62_3_reg_2229;
    sc_signal< sc_lv<9> > add_ln62_4_fu_1852_p2;
    sc_signal< sc_lv<9> > add_ln62_4_reg_2234;
    sc_signal< sc_lv<8> > trunc_ln_reg_2239;
    sc_signal< sc_lv<64> > gmem1_addr_reg_2244;
    sc_signal< sc_logic > ap_CS_fsm_state47;
    sc_signal< sc_lv<1> > icmp_ln273_fu_1961_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp2_stage0;
    sc_signal< bool > ap_block_state51_pp2_stage0_iter0;
    sc_signal< bool > ap_block_state52_pp2_stage0_iter1;
    sc_signal< bool > ap_block_state53_pp2_stage0_iter2;
    sc_signal< bool > ap_block_state54_pp2_stage0_iter3;
    sc_signal< bool > ap_block_state55_pp2_stage0_iter4;
    sc_signal< bool > ap_block_state55_io;
    sc_signal< bool > ap_block_pp2_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln273_reg_2250_pp2_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln273_reg_2250_pp2_iter2_reg;
    sc_signal< sc_lv<19> > add_ln273_fu_1967_p2;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter0;
    sc_signal< sc_lv<10> > select_ln273_1_fu_1993_p3;
    sc_signal< sc_lv<10> > select_ln273_1_reg_2259;
    sc_signal< sc_lv<18> > add_ln281_fu_2017_p2;
    sc_signal< sc_lv<18> > add_ln281_reg_2264;
    sc_signal< sc_lv<10> > add_ln274_fu_2023_p2;
    sc_signal< sc_lv<1> > icmp_ln286_fu_2033_p2;
    sc_signal< sc_lv<1> > icmp_ln286_reg_2279;
    sc_signal< sc_lv<8> > select_ln292_fu_2039_p3;
    sc_signal< sc_lv<8> > select_ln292_reg_2284;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_state33_pp0_stage31_iter0;
    sc_signal< bool > ap_block_pp0_stage31_subdone;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage31;
    sc_signal< sc_logic > ap_CS_fsm_state41;
    sc_signal< bool > ap_block_pp1_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp1_flush_enable;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter3;
    sc_signal< sc_logic > ap_condition_pp1_exit_iter2_state44;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter4;
    sc_signal< sc_logic > grp_nms_fu_918_ap_ready;
    sc_signal< sc_logic > grp_nms_fu_918_ap_done;
    sc_signal< bool > ap_block_pp2_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp2_exit_iter0_state51;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter3;
    sc_signal< sc_lv<9> > line_buf_address0;
    sc_signal< sc_logic > line_buf_ce0;
    sc_signal< sc_lv<3> > line_buf_we0;
    sc_signal< sc_lv<24> > line_buf_q0;
    sc_signal< sc_lv<9> > line_buf_address1;
    sc_signal< sc_logic > line_buf_ce1;
    sc_signal< sc_lv<3> > line_buf_we1;
    sc_signal< sc_lv<24> > line_buf_d1;
    sc_signal< sc_lv<18> > gau_buf_address0;
    sc_signal< sc_logic > gau_buf_ce0;
    sc_signal< sc_logic > gau_buf_we0;
    sc_signal< sc_lv<8> > gau_buf_q0;
    sc_signal< sc_lv<18> > sobel_buf_value_address0;
    sc_signal< sc_logic > sobel_buf_value_ce0;
    sc_signal< sc_logic > sobel_buf_value_we0;
    sc_signal< sc_lv<8> > sobel_buf_value_q0;
    sc_signal< sc_lv<18> > sobel_buf_grad_address0;
    sc_signal< sc_logic > sobel_buf_grad_ce0;
    sc_signal< sc_logic > sobel_buf_grad_we0;
    sc_signal< sc_lv<8> > sobel_buf_grad_q0;
    sc_signal< sc_lv<18> > supp_buf_address0;
    sc_signal< sc_logic > supp_buf_ce0;
    sc_signal< sc_logic > supp_buf_we0;
    sc_signal< sc_lv<8> > supp_buf_q0;
    sc_signal< sc_logic > grp_sobel_fu_911_ap_start;
    sc_signal< sc_logic > grp_sobel_fu_911_ap_done;
    sc_signal< sc_logic > grp_sobel_fu_911_ap_idle;
    sc_signal< sc_logic > grp_sobel_fu_911_ap_ready;
    sc_signal< sc_lv<18> > grp_sobel_fu_911_data_address0;
    sc_signal< sc_logic > grp_sobel_fu_911_data_ce0;
    sc_signal< sc_lv<18> > grp_sobel_fu_911_out_value_address0;
    sc_signal< sc_logic > grp_sobel_fu_911_out_value_ce0;
    sc_signal< sc_logic > grp_sobel_fu_911_out_value_we0;
    sc_signal< sc_lv<8> > grp_sobel_fu_911_out_value_d0;
    sc_signal< sc_lv<18> > grp_sobel_fu_911_out_grad_address0;
    sc_signal< sc_logic > grp_sobel_fu_911_out_grad_ce0;
    sc_signal< sc_logic > grp_sobel_fu_911_out_grad_we0;
    sc_signal< sc_lv<8> > grp_sobel_fu_911_out_grad_d0;
    sc_signal< sc_logic > grp_nms_fu_918_ap_start;
    sc_signal< sc_logic > grp_nms_fu_918_ap_idle;
    sc_signal< sc_lv<18> > grp_nms_fu_918_data_value_address0;
    sc_signal< sc_logic > grp_nms_fu_918_data_value_ce0;
    sc_signal< sc_lv<18> > grp_nms_fu_918_data_grad_address0;
    sc_signal< sc_logic > grp_nms_fu_918_data_grad_ce0;
    sc_signal< sc_lv<18> > grp_nms_fu_918_out_r_address0;
    sc_signal< sc_logic > grp_nms_fu_918_out_r_ce0;
    sc_signal< sc_logic > grp_nms_fu_918_out_r_we0;
    sc_signal< sc_lv<8> > grp_nms_fu_918_out_r_d0;
    sc_signal< sc_lv<5> > ap_phi_mux_empty_phi_fu_766_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<10> > ap_phi_mux_yi_phi_fu_799_p4;
    sc_signal< sc_lv<8> > ap_phi_mux_window_buf_2_1_phi_fu_810_p4;
    sc_signal< sc_lv<8> > ap_phi_mux_window_buf_2_1_1_phi_fu_822_p4;
    sc_signal< sc_lv<8> > ap_phi_mux_window_buf_1_1_1_phi_fu_846_p4;
    sc_signal< sc_lv<8> > ap_phi_mux_window_buf_0_1_phi_fu_858_p4;
    sc_signal< sc_lv<8> > ap_phi_mux_window_buf_0_1_1_phi_fu_870_p4;
    sc_signal< sc_lv<10> > ap_phi_mux_yi_1_phi_fu_893_p4;
    sc_signal< sc_logic > grp_sobel_fu_911_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state48;
    sc_signal< sc_logic > grp_nms_fu_918_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state49;
    sc_signal< sc_lv<64> > p_cast11_fu_1040_p1;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<64> > p_cast14_fu_1062_p1;
    sc_signal< sc_lv<64> > p_cast15_fu_1072_p1;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< bool > ap_block_pp0_stage2;
    sc_signal< sc_lv<64> > p_cast16_fu_1082_p1;
    sc_signal< sc_lv<64> > p_cast17_fu_1092_p1;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage3;
    sc_signal< bool > ap_block_pp0_stage3;
    sc_signal< sc_lv<64> > p_cast18_fu_1102_p1;
    sc_signal< sc_lv<64> > p_cast19_fu_1112_p1;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage4;
    sc_signal< bool > ap_block_pp0_stage4;
    sc_signal< sc_lv<64> > p_cast20_fu_1122_p1;
    sc_signal< sc_lv<64> > p_cast21_fu_1132_p1;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage5;
    sc_signal< bool > ap_block_pp0_stage5;
    sc_signal< sc_lv<64> > p_cast22_fu_1142_p1;
    sc_signal< sc_lv<64> > p_cast23_fu_1152_p1;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage6;
    sc_signal< bool > ap_block_pp0_stage6;
    sc_signal< sc_lv<64> > p_cast24_fu_1162_p1;
    sc_signal< sc_lv<64> > p_cast25_fu_1172_p1;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage7;
    sc_signal< bool > ap_block_pp0_stage7;
    sc_signal< sc_lv<64> > p_cast26_fu_1182_p1;
    sc_signal< sc_lv<64> > p_cast27_fu_1192_p1;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage8;
    sc_signal< bool > ap_block_pp0_stage8;
    sc_signal< sc_lv<64> > p_cast28_fu_1202_p1;
    sc_signal< sc_lv<64> > p_cast29_fu_1212_p1;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage9;
    sc_signal< bool > ap_block_pp0_stage9;
    sc_signal< sc_lv<64> > p_cast30_fu_1222_p1;
    sc_signal< sc_lv<64> > p_cast31_fu_1232_p1;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage10;
    sc_signal< bool > ap_block_pp0_stage10;
    sc_signal< sc_lv<64> > p_cast32_fu_1242_p1;
    sc_signal< sc_lv<64> > p_cast33_fu_1252_p1;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage11;
    sc_signal< bool > ap_block_pp0_stage11;
    sc_signal< sc_lv<64> > p_cast34_fu_1262_p1;
    sc_signal< sc_lv<64> > p_cast35_fu_1272_p1;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage12;
    sc_signal< bool > ap_block_pp0_stage12;
    sc_signal< sc_lv<64> > p_cast36_fu_1282_p1;
    sc_signal< sc_lv<64> > p_cast37_fu_1292_p1;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage13;
    sc_signal< bool > ap_block_pp0_stage13;
    sc_signal< sc_lv<64> > p_cast38_fu_1302_p1;
    sc_signal< sc_lv<64> > p_cast39_fu_1312_p1;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage14;
    sc_signal< bool > ap_block_pp0_stage14;
    sc_signal< sc_lv<64> > p_cast40_fu_1322_p1;
    sc_signal< sc_lv<64> > p_cast41_fu_1332_p1;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage15;
    sc_signal< bool > ap_block_pp0_stage15;
    sc_signal< sc_lv<64> > p_cast42_fu_1342_p1;
    sc_signal< sc_lv<64> > p_cast43_fu_1352_p1;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage16;
    sc_signal< bool > ap_block_pp0_stage16;
    sc_signal< sc_lv<64> > p_cast44_fu_1362_p1;
    sc_signal< sc_lv<64> > p_cast45_fu_1372_p1;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage17;
    sc_signal< bool > ap_block_pp0_stage17;
    sc_signal< sc_lv<64> > p_cast46_fu_1382_p1;
    sc_signal< sc_lv<64> > p_cast47_fu_1392_p1;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage18;
    sc_signal< bool > ap_block_pp0_stage18;
    sc_signal< sc_lv<64> > p_cast48_fu_1402_p1;
    sc_signal< sc_lv<64> > p_cast49_fu_1412_p1;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage19;
    sc_signal< bool > ap_block_pp0_stage19;
    sc_signal< sc_lv<64> > p_cast50_fu_1422_p1;
    sc_signal< sc_lv<64> > p_cast51_fu_1432_p1;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage20;
    sc_signal< bool > ap_block_pp0_stage20;
    sc_signal< sc_lv<64> > p_cast52_fu_1442_p1;
    sc_signal< sc_lv<64> > p_cast53_fu_1452_p1;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage21;
    sc_signal< bool > ap_block_pp0_stage21;
    sc_signal< sc_lv<64> > p_cast54_fu_1462_p1;
    sc_signal< sc_lv<64> > p_cast55_fu_1472_p1;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage22;
    sc_signal< bool > ap_block_pp0_stage22;
    sc_signal< sc_lv<64> > p_cast56_fu_1482_p1;
    sc_signal< sc_lv<64> > p_cast57_fu_1492_p1;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage23;
    sc_signal< bool > ap_block_pp0_stage23;
    sc_signal< sc_lv<64> > p_cast58_fu_1502_p1;
    sc_signal< sc_lv<64> > p_cast59_fu_1512_p1;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage24;
    sc_signal< bool > ap_block_pp0_stage24;
    sc_signal< sc_lv<64> > p_cast60_fu_1522_p1;
    sc_signal< sc_lv<64> > p_cast61_fu_1532_p1;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage25;
    sc_signal< bool > ap_block_pp0_stage25;
    sc_signal< sc_lv<64> > p_cast62_fu_1542_p1;
    sc_signal< sc_lv<64> > p_cast63_fu_1552_p1;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage26;
    sc_signal< bool > ap_block_pp0_stage26;
    sc_signal< sc_lv<64> > p_cast64_fu_1562_p1;
    sc_signal< sc_lv<64> > p_cast65_fu_1572_p1;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage27;
    sc_signal< bool > ap_block_pp0_stage27;
    sc_signal< sc_lv<64> > p_cast66_fu_1582_p1;
    sc_signal< sc_lv<64> > p_cast67_fu_1592_p1;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage28;
    sc_signal< bool > ap_block_pp0_stage28;
    sc_signal< sc_lv<64> > p_cast68_fu_1602_p1;
    sc_signal< sc_lv<64> > p_cast69_fu_1612_p1;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage29;
    sc_signal< bool > ap_block_pp0_stage29;
    sc_signal< sc_lv<64> > p_cast70_fu_1622_p1;
    sc_signal< sc_lv<64> > p_cast71_fu_1632_p1;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage30;
    sc_signal< bool > ap_block_pp0_stage30;
    sc_signal< sc_lv<64> > p_cast72_fu_1642_p1;
    sc_signal< sc_lv<64> > p_cast73_fu_1652_p1;
    sc_signal< bool > ap_block_pp0_stage31;
    sc_signal< sc_lv<64> > p_cast74_fu_1662_p1;
    sc_signal< sc_lv<64> > p_cast75_fu_1672_p1;
    sc_signal< sc_lv<64> > p_cast76_fu_1682_p1;
    sc_signal< sc_lv<64> > zext_ln32_fu_1725_p1;
    sc_signal< sc_lv<64> > zext_ln44_fu_1952_p1;
    sc_signal< sc_lv<64> > zext_ln281_fu_2029_p1;
    sc_signal< bool > ap_block_pp2_stage0_01001;
    sc_signal< bool > ap_block_state4_pp0_stage2_iter0;
    sc_signal< bool > ap_block_pp0_stage2_11001;
    sc_signal< bool > ap_block_state5_pp0_stage3_iter0;
    sc_signal< bool > ap_block_pp0_stage3_11001;
    sc_signal< bool > ap_block_state6_pp0_stage4_iter0;
    sc_signal< bool > ap_block_pp0_stage4_11001;
    sc_signal< bool > ap_block_state7_pp0_stage5_iter0;
    sc_signal< bool > ap_block_pp0_stage5_11001;
    sc_signal< bool > ap_block_state8_pp0_stage6_iter0;
    sc_signal< bool > ap_block_pp0_stage6_11001;
    sc_signal< bool > ap_block_state9_pp0_stage7_iter0;
    sc_signal< bool > ap_block_pp0_stage7_11001;
    sc_signal< bool > ap_block_state10_pp0_stage8_iter0;
    sc_signal< bool > ap_block_pp0_stage8_11001;
    sc_signal< bool > ap_block_state11_pp0_stage9_iter0;
    sc_signal< bool > ap_block_pp0_stage9_11001;
    sc_signal< bool > ap_block_state12_pp0_stage10_iter0;
    sc_signal< bool > ap_block_pp0_stage10_11001;
    sc_signal< bool > ap_block_state13_pp0_stage11_iter0;
    sc_signal< bool > ap_block_pp0_stage11_11001;
    sc_signal< bool > ap_block_state14_pp0_stage12_iter0;
    sc_signal< bool > ap_block_pp0_stage12_11001;
    sc_signal< bool > ap_block_state15_pp0_stage13_iter0;
    sc_signal< bool > ap_block_pp0_stage13_11001;
    sc_signal< bool > ap_block_state16_pp0_stage14_iter0;
    sc_signal< bool > ap_block_pp0_stage14_11001;
    sc_signal< bool > ap_block_state17_pp0_stage15_iter0;
    sc_signal< bool > ap_block_pp0_stage15_11001;
    sc_signal< bool > ap_block_state18_pp0_stage16_iter0;
    sc_signal< bool > ap_block_pp0_stage16_11001;
    sc_signal< bool > ap_block_state19_pp0_stage17_iter0;
    sc_signal< bool > ap_block_pp0_stage17_11001;
    sc_signal< bool > ap_block_state20_pp0_stage18_iter0;
    sc_signal< bool > ap_block_pp0_stage18_11001;
    sc_signal< bool > ap_block_state21_pp0_stage19_iter0;
    sc_signal< bool > ap_block_pp0_stage19_11001;
    sc_signal< bool > ap_block_state22_pp0_stage20_iter0;
    sc_signal< bool > ap_block_pp0_stage20_11001;
    sc_signal< bool > ap_block_state23_pp0_stage21_iter0;
    sc_signal< bool > ap_block_pp0_stage21_11001;
    sc_signal< bool > ap_block_state24_pp0_stage22_iter0;
    sc_signal< bool > ap_block_pp0_stage22_11001;
    sc_signal< bool > ap_block_state25_pp0_stage23_iter0;
    sc_signal< bool > ap_block_pp0_stage23_11001;
    sc_signal< bool > ap_block_state26_pp0_stage24_iter0;
    sc_signal< bool > ap_block_pp0_stage24_11001;
    sc_signal< bool > ap_block_state27_pp0_stage25_iter0;
    sc_signal< bool > ap_block_pp0_stage25_11001;
    sc_signal< bool > ap_block_state28_pp0_stage26_iter0;
    sc_signal< bool > ap_block_pp0_stage26_11001;
    sc_signal< bool > ap_block_state29_pp0_stage27_iter0;
    sc_signal< bool > ap_block_pp0_stage27_11001;
    sc_signal< bool > ap_block_state30_pp0_stage28_iter0;
    sc_signal< bool > ap_block_pp0_stage28_11001;
    sc_signal< bool > ap_block_state31_pp0_stage29_iter0;
    sc_signal< bool > ap_block_pp0_stage29_11001;
    sc_signal< bool > ap_block_state32_pp0_stage30_iter0;
    sc_signal< bool > ap_block_pp0_stage30_11001;
    sc_signal< bool > ap_block_pp0_stage31_11001;
    sc_signal< sc_lv<24> > tmp_20_fu_1858_p3;
    sc_signal< sc_lv<5> > tmp_18_fu_951_p3;
    sc_signal< sc_lv<5> > empty_156_fu_959_p2;
    sc_signal< sc_lv<1> > empty_157_fu_965_p2;
    sc_signal< sc_lv<5> > empty_160_fu_987_p1;
    sc_signal< sc_lv<5> > empty_159_fu_979_p3;
    sc_signal< sc_lv<5> > empty_160_fu_987_p2;
    sc_signal< sc_lv<24> > empty_161_fu_993_p1;
    sc_signal< sc_lv<24> > empty_162_fu_997_p1;
    sc_signal< sc_lv<24> > empty_164_fu_1009_p2;
    sc_signal< sc_lv<24> > empty_165_fu_1015_p2;
    sc_signal< sc_lv<24> > empty_163_fu_1001_p3;
    sc_signal< sc_lv<24> > p_demorgan_fu_1021_p2;
    sc_signal< sc_lv<3> > empty_167_fu_1045_p1;
    sc_signal< sc_lv<9> > empty_168_fu_1056_p2;
    sc_signal< sc_lv<9> > empty_169_fu_1067_p2;
    sc_signal< sc_lv<9> > empty_170_fu_1077_p2;
    sc_signal< sc_lv<9> > empty_171_fu_1087_p2;
    sc_signal< sc_lv<9> > empty_172_fu_1097_p2;
    sc_signal< sc_lv<9> > empty_173_fu_1107_p2;
    sc_signal< sc_lv<9> > empty_174_fu_1117_p2;
    sc_signal< sc_lv<9> > empty_175_fu_1127_p2;
    sc_signal< sc_lv<9> > empty_176_fu_1137_p2;
    sc_signal< sc_lv<9> > empty_177_fu_1147_p2;
    sc_signal< sc_lv<9> > empty_178_fu_1157_p2;
    sc_signal< sc_lv<9> > empty_179_fu_1167_p2;
    sc_signal< sc_lv<9> > empty_180_fu_1177_p2;
    sc_signal< sc_lv<9> > empty_181_fu_1187_p2;
    sc_signal< sc_lv<9> > empty_182_fu_1197_p2;
    sc_signal< sc_lv<9> > empty_183_fu_1207_p2;
    sc_signal< sc_lv<9> > empty_184_fu_1217_p2;
    sc_signal< sc_lv<9> > empty_185_fu_1227_p2;
    sc_signal< sc_lv<9> > empty_186_fu_1237_p2;
    sc_signal< sc_lv<9> > empty_187_fu_1247_p2;
    sc_signal< sc_lv<9> > empty_188_fu_1257_p2;
    sc_signal< sc_lv<9> > empty_189_fu_1267_p2;
    sc_signal< sc_lv<9> > empty_190_fu_1277_p2;
    sc_signal< sc_lv<9> > empty_191_fu_1287_p2;
    sc_signal< sc_lv<9> > empty_192_fu_1297_p2;
    sc_signal< sc_lv<9> > empty_193_fu_1307_p2;
    sc_signal< sc_lv<9> > empty_194_fu_1317_p2;
    sc_signal< sc_lv<9> > empty_195_fu_1327_p2;
    sc_signal< sc_lv<9> > empty_196_fu_1337_p2;
    sc_signal< sc_lv<9> > empty_197_fu_1347_p2;
    sc_signal< sc_lv<9> > empty_198_fu_1357_p2;
    sc_signal< sc_lv<9> > empty_199_fu_1367_p2;
    sc_signal< sc_lv<9> > empty_200_fu_1377_p2;
    sc_signal< sc_lv<9> > empty_201_fu_1387_p2;
    sc_signal< sc_lv<9> > empty_202_fu_1397_p2;
    sc_signal< sc_lv<9> > empty_203_fu_1407_p2;
    sc_signal< sc_lv<9> > empty_204_fu_1417_p2;
    sc_signal< sc_lv<9> > empty_205_fu_1427_p2;
    sc_signal< sc_lv<9> > empty_206_fu_1437_p2;
    sc_signal< sc_lv<9> > empty_207_fu_1447_p2;
    sc_signal< sc_lv<9> > empty_208_fu_1457_p2;
    sc_signal< sc_lv<9> > empty_209_fu_1467_p2;
    sc_signal< sc_lv<9> > empty_210_fu_1477_p2;
    sc_signal< sc_lv<9> > empty_211_fu_1487_p2;
    sc_signal< sc_lv<9> > empty_212_fu_1497_p2;
    sc_signal< sc_lv<9> > empty_213_fu_1507_p2;
    sc_signal< sc_lv<9> > empty_214_fu_1517_p2;
    sc_signal< sc_lv<9> > empty_215_fu_1527_p2;
    sc_signal< sc_lv<9> > empty_216_fu_1537_p2;
    sc_signal< sc_lv<9> > empty_217_fu_1547_p2;
    sc_signal< sc_lv<9> > empty_218_fu_1557_p2;
    sc_signal< sc_lv<9> > empty_219_fu_1567_p2;
    sc_signal< sc_lv<9> > empty_220_fu_1577_p2;
    sc_signal< sc_lv<9> > empty_221_fu_1587_p2;
    sc_signal< sc_lv<9> > empty_222_fu_1597_p2;
    sc_signal< sc_lv<9> > empty_223_fu_1607_p2;
    sc_signal< sc_lv<9> > empty_224_fu_1617_p2;
    sc_signal< sc_lv<9> > empty_225_fu_1627_p2;
    sc_signal< sc_lv<9> > empty_226_fu_1637_p2;
    sc_signal< sc_lv<9> > empty_227_fu_1647_p2;
    sc_signal< sc_lv<9> > empty_228_fu_1657_p2;
    sc_signal< sc_lv<9> > empty_229_fu_1667_p2;
    sc_signal< sc_lv<9> > empty_230_fu_1677_p2;
    sc_signal< sc_lv<10> > add_ln32_fu_1719_p1;
    sc_signal< sc_lv<10> > add_ln31_1_fu_1729_p2;
    sc_signal< sc_lv<9> > trunc_ln31_fu_1742_p1;
    sc_signal< sc_lv<18> > add_ln44_fu_1777_p0;
    sc_signal< sc_lv<18> > add_ln44_fu_1777_p1;
    sc_signal< sc_lv<9> > shl_ln_fu_1797_p3;
    sc_signal< sc_lv<9> > shl_ln62_1_fu_1809_p3;
    sc_signal< sc_lv<9> > shl_ln62_4_fu_1825_p3;
    sc_signal< sc_lv<10> > add_ln62_fu_1840_p0;
    sc_signal< sc_lv<10> > add_ln62_fu_1840_p1;
    sc_signal< sc_lv<10> > add_ln62_3_fu_1846_p0;
    sc_signal< sc_lv<10> > add_ln62_3_fu_1846_p1;
    sc_signal< sc_lv<9> > add_ln62_4_fu_1852_p0;
    sc_signal< sc_lv<9> > add_ln62_4_fu_1852_p1;
    sc_signal< sc_lv<10> > shl_ln62_2_fu_1868_p3;
    sc_signal< sc_lv<9> > shl_ln62_3_fu_1880_p3;
    sc_signal< sc_lv<11> > add_ln62_1_fu_1894_p0;
    sc_signal< sc_lv<11> > add_ln62_1_fu_1894_p1;
    sc_signal< sc_lv<11> > add_ln62_1_fu_1894_p2;
    sc_signal< sc_lv<12> > zext_ln62_10_fu_1900_p1;
    sc_signal< sc_lv<12> > zext_ln62_9_fu_1891_p1;
    sc_signal< sc_lv<10> > add_ln62_5_fu_1916_p0;
    sc_signal< sc_lv<10> > add_ln62_5_fu_1916_p1;
    sc_signal< sc_lv<10> > add_ln62_5_fu_1916_p2;
    sc_signal< sc_lv<11> > add_ln62_6_fu_1926_p0;
    sc_signal< sc_lv<11> > add_ln62_6_fu_1926_p1;
    sc_signal< sc_lv<11> > add_ln62_6_fu_1926_p2;
    sc_signal< sc_lv<12> > zext_ln62_14_fu_1932_p1;
    sc_signal< sc_lv<12> > add_ln62_2_fu_1904_p2;
    sc_signal< sc_lv<12> > add_ln62_7_fu_1936_p2;
    sc_signal< sc_lv<1> > icmp_ln274_fu_1973_p2;
    sc_signal< sc_lv<10> > add_ln273_1_fu_1987_p2;
    sc_signal< sc_lv<9> > trunc_ln273_fu_2001_p1;
    sc_signal< sc_lv<10> > select_ln273_fu_1979_p3;
    sc_signal< sc_lv<18> > add_ln281_fu_2017_p0;
    sc_signal< sc_lv<18> > add_ln281_fu_2017_p1;
    sc_signal< sc_lv<51> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< bool > ap_block_pp0_stage3_subdone;
    sc_signal< bool > ap_block_pp0_stage4_subdone;
    sc_signal< bool > ap_block_pp0_stage5_subdone;
    sc_signal< bool > ap_block_pp0_stage6_subdone;
    sc_signal< bool > ap_block_pp0_stage7_subdone;
    sc_signal< bool > ap_block_pp0_stage8_subdone;
    sc_signal< bool > ap_block_pp0_stage9_subdone;
    sc_signal< bool > ap_block_pp0_stage10_subdone;
    sc_signal< bool > ap_block_pp0_stage11_subdone;
    sc_signal< bool > ap_block_pp0_stage12_subdone;
    sc_signal< bool > ap_block_pp0_stage13_subdone;
    sc_signal< bool > ap_block_pp0_stage14_subdone;
    sc_signal< bool > ap_block_pp0_stage15_subdone;
    sc_signal< bool > ap_block_pp0_stage16_subdone;
    sc_signal< bool > ap_block_pp0_stage17_subdone;
    sc_signal< bool > ap_block_pp0_stage18_subdone;
    sc_signal< bool > ap_block_pp0_stage19_subdone;
    sc_signal< bool > ap_block_pp0_stage20_subdone;
    sc_signal< bool > ap_block_pp0_stage21_subdone;
    sc_signal< bool > ap_block_pp0_stage22_subdone;
    sc_signal< bool > ap_block_pp0_stage23_subdone;
    sc_signal< bool > ap_block_pp0_stage24_subdone;
    sc_signal< bool > ap_block_pp0_stage25_subdone;
    sc_signal< bool > ap_block_pp0_stage26_subdone;
    sc_signal< bool > ap_block_pp0_stage27_subdone;
    sc_signal< bool > ap_block_pp0_stage28_subdone;
    sc_signal< bool > ap_block_pp0_stage29_subdone;
    sc_signal< bool > ap_block_pp0_stage30_subdone;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_logic > ap_idle_pp1;
    sc_signal< sc_logic > ap_enable_pp1;
    sc_signal< sc_logic > ap_idle_pp2;
    sc_signal< sc_logic > ap_enable_pp2;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<51> ap_ST_fsm_state1;
    static const sc_lv<51> ap_ST_fsm_pp0_stage0;
    static const sc_lv<51> ap_ST_fsm_pp0_stage1;
    static const sc_lv<51> ap_ST_fsm_pp0_stage2;
    static const sc_lv<51> ap_ST_fsm_pp0_stage3;
    static const sc_lv<51> ap_ST_fsm_pp0_stage4;
    static const sc_lv<51> ap_ST_fsm_pp0_stage5;
    static const sc_lv<51> ap_ST_fsm_pp0_stage6;
    static const sc_lv<51> ap_ST_fsm_pp0_stage7;
    static const sc_lv<51> ap_ST_fsm_pp0_stage8;
    static const sc_lv<51> ap_ST_fsm_pp0_stage9;
    static const sc_lv<51> ap_ST_fsm_pp0_stage10;
    static const sc_lv<51> ap_ST_fsm_pp0_stage11;
    static const sc_lv<51> ap_ST_fsm_pp0_stage12;
    static const sc_lv<51> ap_ST_fsm_pp0_stage13;
    static const sc_lv<51> ap_ST_fsm_pp0_stage14;
    static const sc_lv<51> ap_ST_fsm_pp0_stage15;
    static const sc_lv<51> ap_ST_fsm_pp0_stage16;
    static const sc_lv<51> ap_ST_fsm_pp0_stage17;
    static const sc_lv<51> ap_ST_fsm_pp0_stage18;
    static const sc_lv<51> ap_ST_fsm_pp0_stage19;
    static const sc_lv<51> ap_ST_fsm_pp0_stage20;
    static const sc_lv<51> ap_ST_fsm_pp0_stage21;
    static const sc_lv<51> ap_ST_fsm_pp0_stage22;
    static const sc_lv<51> ap_ST_fsm_pp0_stage23;
    static const sc_lv<51> ap_ST_fsm_pp0_stage24;
    static const sc_lv<51> ap_ST_fsm_pp0_stage25;
    static const sc_lv<51> ap_ST_fsm_pp0_stage26;
    static const sc_lv<51> ap_ST_fsm_pp0_stage27;
    static const sc_lv<51> ap_ST_fsm_pp0_stage28;
    static const sc_lv<51> ap_ST_fsm_pp0_stage29;
    static const sc_lv<51> ap_ST_fsm_pp0_stage30;
    static const sc_lv<51> ap_ST_fsm_pp0_stage31;
    static const sc_lv<51> ap_ST_fsm_state35;
    static const sc_lv<51> ap_ST_fsm_state36;
    static const sc_lv<51> ap_ST_fsm_state37;
    static const sc_lv<51> ap_ST_fsm_state38;
    static const sc_lv<51> ap_ST_fsm_state39;
    static const sc_lv<51> ap_ST_fsm_state40;
    static const sc_lv<51> ap_ST_fsm_state41;
    static const sc_lv<51> ap_ST_fsm_pp1_stage0;
    static const sc_lv<51> ap_ST_fsm_state47;
    static const sc_lv<51> ap_ST_fsm_state48;
    static const sc_lv<51> ap_ST_fsm_state49;
    static const sc_lv<51> ap_ST_fsm_state50;
    static const sc_lv<51> ap_ST_fsm_pp2_stage0;
    static const sc_lv<51> ap_ST_fsm_state56;
    static const sc_lv<51> ap_ST_fsm_state57;
    static const sc_lv<51> ap_ST_fsm_state58;
    static const sc_lv<51> ap_ST_fsm_state59;
    static const sc_lv<51> ap_ST_fsm_state60;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_21;
    static const sc_lv<32> ap_const_lv32_28;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2C;
    static const sc_lv<32> ap_const_lv32_32;
    static const int C_S_AXI_DATA_WIDTH;
    static const int C_M_AXI_GMEM0_USER_VALUE;
    static const int C_M_AXI_GMEM0_PROT_VALUE;
    static const int C_M_AXI_GMEM0_CACHE_VALUE;
    static const int C_M_AXI_DATA_WIDTH;
    static const int C_M_AXI_GMEM1_USER_VALUE;
    static const int C_M_AXI_GMEM1_PROT_VALUE;
    static const int C_M_AXI_GMEM1_CACHE_VALUE;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_29;
    static const sc_lv<32> ap_const_lv32_2D;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<32> ap_const_lv32_27;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<19> ap_const_lv19_0;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<32> ap_const_lv32_2A;
    static const sc_lv<32> ap_const_lv32_2B;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<32> ap_const_lv32_16;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<32> ap_const_lv32_1A;
    static const sc_lv<32> ap_const_lv32_1B;
    static const sc_lv<32> ap_const_lv32_1C;
    static const sc_lv<32> ap_const_lv32_1D;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<32> ap_const_lv32_40000;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<3> ap_const_lv3_7;
    static const sc_lv<5> ap_const_lv5_18;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<5> ap_const_lv5_7;
    static const sc_lv<5> ap_const_lv5_17;
    static const sc_lv<24> ap_const_lv24_0;
    static const sc_lv<24> ap_const_lv24_FFFFFF;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<9> ap_const_lv9_1;
    static const sc_lv<9> ap_const_lv9_2;
    static const sc_lv<9> ap_const_lv9_3;
    static const sc_lv<9> ap_const_lv9_4;
    static const sc_lv<9> ap_const_lv9_5;
    static const sc_lv<9> ap_const_lv9_6;
    static const sc_lv<9> ap_const_lv9_7;
    static const sc_lv<9> ap_const_lv9_8;
    static const sc_lv<9> ap_const_lv9_9;
    static const sc_lv<9> ap_const_lv9_A;
    static const sc_lv<9> ap_const_lv9_B;
    static const sc_lv<9> ap_const_lv9_C;
    static const sc_lv<9> ap_const_lv9_D;
    static const sc_lv<9> ap_const_lv9_E;
    static const sc_lv<9> ap_const_lv9_F;
    static const sc_lv<9> ap_const_lv9_10;
    static const sc_lv<9> ap_const_lv9_11;
    static const sc_lv<9> ap_const_lv9_12;
    static const sc_lv<9> ap_const_lv9_13;
    static const sc_lv<9> ap_const_lv9_14;
    static const sc_lv<9> ap_const_lv9_15;
    static const sc_lv<9> ap_const_lv9_16;
    static const sc_lv<9> ap_const_lv9_17;
    static const sc_lv<9> ap_const_lv9_18;
    static const sc_lv<9> ap_const_lv9_19;
    static const sc_lv<9> ap_const_lv9_1A;
    static const sc_lv<9> ap_const_lv9_1B;
    static const sc_lv<9> ap_const_lv9_1C;
    static const sc_lv<9> ap_const_lv9_1D;
    static const sc_lv<9> ap_const_lv9_1E;
    static const sc_lv<9> ap_const_lv9_1F;
    static const sc_lv<9> ap_const_lv9_20;
    static const sc_lv<9> ap_const_lv9_21;
    static const sc_lv<9> ap_const_lv9_22;
    static const sc_lv<9> ap_const_lv9_23;
    static const sc_lv<9> ap_const_lv9_24;
    static const sc_lv<9> ap_const_lv9_25;
    static const sc_lv<9> ap_const_lv9_26;
    static const sc_lv<9> ap_const_lv9_27;
    static const sc_lv<9> ap_const_lv9_28;
    static const sc_lv<9> ap_const_lv9_29;
    static const sc_lv<9> ap_const_lv9_2A;
    static const sc_lv<9> ap_const_lv9_2B;
    static const sc_lv<9> ap_const_lv9_2C;
    static const sc_lv<9> ap_const_lv9_2D;
    static const sc_lv<9> ap_const_lv9_2E;
    static const sc_lv<9> ap_const_lv9_2F;
    static const sc_lv<9> ap_const_lv9_30;
    static const sc_lv<9> ap_const_lv9_31;
    static const sc_lv<9> ap_const_lv9_32;
    static const sc_lv<9> ap_const_lv9_33;
    static const sc_lv<9> ap_const_lv9_34;
    static const sc_lv<9> ap_const_lv9_35;
    static const sc_lv<9> ap_const_lv9_36;
    static const sc_lv<9> ap_const_lv9_37;
    static const sc_lv<9> ap_const_lv9_38;
    static const sc_lv<9> ap_const_lv9_39;
    static const sc_lv<9> ap_const_lv9_3A;
    static const sc_lv<9> ap_const_lv9_3B;
    static const sc_lv<9> ap_const_lv9_3C;
    static const sc_lv<9> ap_const_lv9_3D;
    static const sc_lv<9> ap_const_lv9_3E;
    static const sc_lv<9> ap_const_lv9_3F;
    static const sc_lv<19> ap_const_lv19_40000;
    static const sc_lv<19> ap_const_lv19_1;
    static const sc_lv<10> ap_const_lv10_200;
    static const sc_lv<10> ap_const_lv10_1;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<8> ap_const_lv8_32;
    static const sc_lv<8> ap_const_lv8_FF;
    static const sc_lv<64> ap_const_lv64_0;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const6();
    void thread_ap_var_for_const8();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const10();
    void thread_ap_var_for_const9();
    void thread_ap_var_for_const2();
    void thread_ap_var_for_const3();
    void thread_ap_var_for_const4();
    void thread_ap_var_for_const5();
    void thread_ap_var_for_const11();
    void thread_ap_var_for_const12();
    void thread_ap_var_for_const13();
    void thread_ap_var_for_const14();
    void thread_ap_var_for_const7();
    void thread_ap_clk_no_reset_();
    void thread_add_ln281_fu_2017_p0();
    void thread_add_ln281_fu_2017_p1();
    void thread_add_ln32_fu_1719_p1();
    void thread_add_ln44_fu_1777_p0();
    void thread_add_ln44_fu_1777_p1();
    void thread_add_ln62_1_fu_1894_p0();
    void thread_add_ln62_1_fu_1894_p1();
    void thread_add_ln62_2_fu_1904_p2();
    void thread_add_ln62_3_fu_1846_p0();
    void thread_add_ln62_3_fu_1846_p1();
    void thread_add_ln62_4_fu_1852_p0();
    void thread_add_ln62_4_fu_1852_p1();
    void thread_add_ln62_5_fu_1916_p0();
    void thread_add_ln62_5_fu_1916_p1();
    void thread_add_ln62_6_fu_1926_p0();
    void thread_add_ln62_6_fu_1926_p1();
    void thread_add_ln62_7_fu_1936_p2();
    void thread_add_ln62_fu_1840_p0();
    void thread_add_ln62_fu_1840_p1();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage10();
    void thread_ap_CS_fsm_pp0_stage11();
    void thread_ap_CS_fsm_pp0_stage12();
    void thread_ap_CS_fsm_pp0_stage13();
    void thread_ap_CS_fsm_pp0_stage14();
    void thread_ap_CS_fsm_pp0_stage15();
    void thread_ap_CS_fsm_pp0_stage16();
    void thread_ap_CS_fsm_pp0_stage17();
    void thread_ap_CS_fsm_pp0_stage18();
    void thread_ap_CS_fsm_pp0_stage19();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage20();
    void thread_ap_CS_fsm_pp0_stage21();
    void thread_ap_CS_fsm_pp0_stage22();
    void thread_ap_CS_fsm_pp0_stage23();
    void thread_ap_CS_fsm_pp0_stage24();
    void thread_ap_CS_fsm_pp0_stage25();
    void thread_ap_CS_fsm_pp0_stage26();
    void thread_ap_CS_fsm_pp0_stage27();
    void thread_ap_CS_fsm_pp0_stage28();
    void thread_ap_CS_fsm_pp0_stage29();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_pp0_stage30();
    void thread_ap_CS_fsm_pp0_stage31();
    void thread_ap_CS_fsm_pp0_stage4();
    void thread_ap_CS_fsm_pp0_stage5();
    void thread_ap_CS_fsm_pp0_stage6();
    void thread_ap_CS_fsm_pp0_stage7();
    void thread_ap_CS_fsm_pp0_stage8();
    void thread_ap_CS_fsm_pp0_stage9();
    void thread_ap_CS_fsm_pp1_stage0();
    void thread_ap_CS_fsm_pp2_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state35();
    void thread_ap_CS_fsm_state41();
    void thread_ap_CS_fsm_state47();
    void thread_ap_CS_fsm_state48();
    void thread_ap_CS_fsm_state49();
    void thread_ap_CS_fsm_state50();
    void thread_ap_CS_fsm_state60();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage10();
    void thread_ap_block_pp0_stage10_11001();
    void thread_ap_block_pp0_stage10_subdone();
    void thread_ap_block_pp0_stage11();
    void thread_ap_block_pp0_stage11_11001();
    void thread_ap_block_pp0_stage11_subdone();
    void thread_ap_block_pp0_stage12();
    void thread_ap_block_pp0_stage12_11001();
    void thread_ap_block_pp0_stage12_subdone();
    void thread_ap_block_pp0_stage13();
    void thread_ap_block_pp0_stage13_11001();
    void thread_ap_block_pp0_stage13_subdone();
    void thread_ap_block_pp0_stage14();
    void thread_ap_block_pp0_stage14_11001();
    void thread_ap_block_pp0_stage14_subdone();
    void thread_ap_block_pp0_stage15();
    void thread_ap_block_pp0_stage15_11001();
    void thread_ap_block_pp0_stage15_subdone();
    void thread_ap_block_pp0_stage16();
    void thread_ap_block_pp0_stage16_11001();
    void thread_ap_block_pp0_stage16_subdone();
    void thread_ap_block_pp0_stage17();
    void thread_ap_block_pp0_stage17_11001();
    void thread_ap_block_pp0_stage17_subdone();
    void thread_ap_block_pp0_stage18();
    void thread_ap_block_pp0_stage18_11001();
    void thread_ap_block_pp0_stage18_subdone();
    void thread_ap_block_pp0_stage19();
    void thread_ap_block_pp0_stage19_11001();
    void thread_ap_block_pp0_stage19_subdone();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2();
    void thread_ap_block_pp0_stage20();
    void thread_ap_block_pp0_stage20_11001();
    void thread_ap_block_pp0_stage20_subdone();
    void thread_ap_block_pp0_stage21();
    void thread_ap_block_pp0_stage21_11001();
    void thread_ap_block_pp0_stage21_subdone();
    void thread_ap_block_pp0_stage22();
    void thread_ap_block_pp0_stage22_11001();
    void thread_ap_block_pp0_stage22_subdone();
    void thread_ap_block_pp0_stage23();
    void thread_ap_block_pp0_stage23_11001();
    void thread_ap_block_pp0_stage23_subdone();
    void thread_ap_block_pp0_stage24();
    void thread_ap_block_pp0_stage24_11001();
    void thread_ap_block_pp0_stage24_subdone();
    void thread_ap_block_pp0_stage25();
    void thread_ap_block_pp0_stage25_11001();
    void thread_ap_block_pp0_stage25_subdone();
    void thread_ap_block_pp0_stage26();
    void thread_ap_block_pp0_stage26_11001();
    void thread_ap_block_pp0_stage26_subdone();
    void thread_ap_block_pp0_stage27();
    void thread_ap_block_pp0_stage27_11001();
    void thread_ap_block_pp0_stage27_subdone();
    void thread_ap_block_pp0_stage28();
    void thread_ap_block_pp0_stage28_11001();
    void thread_ap_block_pp0_stage28_subdone();
    void thread_ap_block_pp0_stage29();
    void thread_ap_block_pp0_stage29_11001();
    void thread_ap_block_pp0_stage29_subdone();
    void thread_ap_block_pp0_stage2_11001();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_pp0_stage3();
    void thread_ap_block_pp0_stage30();
    void thread_ap_block_pp0_stage30_11001();
    void thread_ap_block_pp0_stage30_subdone();
    void thread_ap_block_pp0_stage31();
    void thread_ap_block_pp0_stage31_11001();
    void thread_ap_block_pp0_stage31_subdone();
    void thread_ap_block_pp0_stage3_11001();
    void thread_ap_block_pp0_stage3_subdone();
    void thread_ap_block_pp0_stage4();
    void thread_ap_block_pp0_stage4_11001();
    void thread_ap_block_pp0_stage4_subdone();
    void thread_ap_block_pp0_stage5();
    void thread_ap_block_pp0_stage5_11001();
    void thread_ap_block_pp0_stage5_subdone();
    void thread_ap_block_pp0_stage6();
    void thread_ap_block_pp0_stage6_11001();
    void thread_ap_block_pp0_stage6_subdone();
    void thread_ap_block_pp0_stage7();
    void thread_ap_block_pp0_stage7_11001();
    void thread_ap_block_pp0_stage7_subdone();
    void thread_ap_block_pp0_stage8();
    void thread_ap_block_pp0_stage8_11001();
    void thread_ap_block_pp0_stage8_subdone();
    void thread_ap_block_pp0_stage9();
    void thread_ap_block_pp0_stage9_11001();
    void thread_ap_block_pp0_stage9_subdone();
    void thread_ap_block_pp1_stage0();
    void thread_ap_block_pp1_stage0_11001();
    void thread_ap_block_pp1_stage0_subdone();
    void thread_ap_block_pp2_stage0();
    void thread_ap_block_pp2_stage0_01001();
    void thread_ap_block_pp2_stage0_11001();
    void thread_ap_block_pp2_stage0_subdone();
    void thread_ap_block_state10_pp0_stage8_iter0();
    void thread_ap_block_state11_pp0_stage9_iter0();
    void thread_ap_block_state12_pp0_stage10_iter0();
    void thread_ap_block_state13_pp0_stage11_iter0();
    void thread_ap_block_state14_pp0_stage12_iter0();
    void thread_ap_block_state15_pp0_stage13_iter0();
    void thread_ap_block_state16_pp0_stage14_iter0();
    void thread_ap_block_state17_pp0_stage15_iter0();
    void thread_ap_block_state18_pp0_stage16_iter0();
    void thread_ap_block_state19_pp0_stage17_iter0();
    void thread_ap_block_state20_pp0_stage18_iter0();
    void thread_ap_block_state21_pp0_stage19_iter0();
    void thread_ap_block_state22_pp0_stage20_iter0();
    void thread_ap_block_state23_pp0_stage21_iter0();
    void thread_ap_block_state24_pp0_stage22_iter0();
    void thread_ap_block_state25_pp0_stage23_iter0();
    void thread_ap_block_state26_pp0_stage24_iter0();
    void thread_ap_block_state27_pp0_stage25_iter0();
    void thread_ap_block_state28_pp0_stage26_iter0();
    void thread_ap_block_state29_pp0_stage27_iter0();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state30_pp0_stage28_iter0();
    void thread_ap_block_state31_pp0_stage29_iter0();
    void thread_ap_block_state32_pp0_stage30_iter0();
    void thread_ap_block_state33_pp0_stage31_iter0();
    void thread_ap_block_state34_pp0_stage0_iter1();
    void thread_ap_block_state3_pp0_stage1_iter0();
    void thread_ap_block_state42_pp1_stage0_iter0();
    void thread_ap_block_state43_pp1_stage0_iter1();
    void thread_ap_block_state44_pp1_stage0_iter2();
    void thread_ap_block_state45_pp1_stage0_iter3();
    void thread_ap_block_state46_pp1_stage0_iter4();
    void thread_ap_block_state4_pp0_stage2_iter0();
    void thread_ap_block_state51_pp2_stage0_iter0();
    void thread_ap_block_state52_pp2_stage0_iter1();
    void thread_ap_block_state53_pp2_stage0_iter2();
    void thread_ap_block_state54_pp2_stage0_iter3();
    void thread_ap_block_state55_io();
    void thread_ap_block_state55_pp2_stage0_iter4();
    void thread_ap_block_state5_pp0_stage3_iter0();
    void thread_ap_block_state6_pp0_stage4_iter0();
    void thread_ap_block_state7_pp0_stage5_iter0();
    void thread_ap_block_state8_pp0_stage6_iter0();
    void thread_ap_block_state9_pp0_stage7_iter0();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_condition_pp1_exit_iter2_state44();
    void thread_ap_condition_pp1_flush_enable();
    void thread_ap_condition_pp2_exit_iter0_state51();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_pp1();
    void thread_ap_enable_pp2();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp1();
    void thread_ap_idle_pp2();
    void thread_ap_phi_mux_empty_phi_fu_766_p4();
    void thread_ap_phi_mux_window_buf_0_1_1_phi_fu_870_p4();
    void thread_ap_phi_mux_window_buf_0_1_phi_fu_858_p4();
    void thread_ap_phi_mux_window_buf_1_1_1_phi_fu_846_p4();
    void thread_ap_phi_mux_window_buf_2_1_1_phi_fu_822_p4();
    void thread_ap_phi_mux_window_buf_2_1_phi_fu_810_p4();
    void thread_ap_phi_mux_yi_1_phi_fu_893_p4();
    void thread_ap_phi_mux_yi_phi_fu_799_p4();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_empty_155_fu_937_p1();
    void thread_empty_156_fu_959_p2();
    void thread_empty_157_fu_965_p2();
    void thread_empty_159_fu_979_p3();
    void thread_empty_160_fu_987_p1();
    void thread_empty_161_fu_993_p1();
    void thread_empty_162_fu_997_p1();
    void thread_empty_163_fu_1001_p3();
    void thread_empty_164_fu_1009_p2();
    void thread_empty_165_fu_1015_p2();
    void thread_empty_166_fu_1027_p2();
    void thread_empty_167_fu_1045_p1();
    void thread_empty_168_fu_1056_p2();
    void thread_empty_169_fu_1067_p2();
    void thread_empty_170_fu_1077_p2();
    void thread_empty_171_fu_1087_p2();
    void thread_empty_172_fu_1097_p2();
    void thread_empty_173_fu_1107_p2();
    void thread_empty_174_fu_1117_p2();
    void thread_empty_175_fu_1127_p2();
    void thread_empty_176_fu_1137_p2();
    void thread_empty_177_fu_1147_p2();
    void thread_empty_178_fu_1157_p2();
    void thread_empty_179_fu_1167_p2();
    void thread_empty_180_fu_1177_p2();
    void thread_empty_181_fu_1187_p2();
    void thread_empty_182_fu_1197_p2();
    void thread_empty_183_fu_1207_p2();
    void thread_empty_184_fu_1217_p2();
    void thread_empty_185_fu_1227_p2();
    void thread_empty_186_fu_1237_p2();
    void thread_empty_187_fu_1247_p2();
    void thread_empty_188_fu_1257_p2();
    void thread_empty_189_fu_1267_p2();
    void thread_empty_190_fu_1277_p2();
    void thread_empty_191_fu_1287_p2();
    void thread_empty_192_fu_1297_p2();
    void thread_empty_193_fu_1307_p2();
    void thread_empty_194_fu_1317_p2();
    void thread_empty_195_fu_1327_p2();
    void thread_empty_196_fu_1337_p2();
    void thread_empty_197_fu_1347_p2();
    void thread_empty_198_fu_1357_p2();
    void thread_empty_199_fu_1367_p2();
    void thread_empty_200_fu_1377_p2();
    void thread_empty_201_fu_1387_p2();
    void thread_empty_202_fu_1397_p2();
    void thread_empty_203_fu_1407_p2();
    void thread_empty_204_fu_1417_p2();
    void thread_empty_205_fu_1427_p2();
    void thread_empty_206_fu_1437_p2();
    void thread_empty_207_fu_1447_p2();
    void thread_empty_208_fu_1457_p2();
    void thread_empty_209_fu_1467_p2();
    void thread_empty_210_fu_1477_p2();
    void thread_empty_211_fu_1487_p2();
    void thread_empty_212_fu_1497_p2();
    void thread_empty_213_fu_1507_p2();
    void thread_empty_214_fu_1517_p2();
    void thread_empty_215_fu_1527_p2();
    void thread_empty_216_fu_1537_p2();
    void thread_empty_217_fu_1547_p2();
    void thread_empty_218_fu_1557_p2();
    void thread_empty_219_fu_1567_p2();
    void thread_empty_220_fu_1577_p2();
    void thread_empty_221_fu_1587_p2();
    void thread_empty_222_fu_1597_p2();
    void thread_empty_223_fu_1607_p2();
    void thread_empty_224_fu_1617_p2();
    void thread_empty_225_fu_1627_p2();
    void thread_empty_226_fu_1637_p2();
    void thread_empty_227_fu_1647_p2();
    void thread_empty_228_fu_1657_p2();
    void thread_empty_229_fu_1667_p2();
    void thread_empty_230_fu_1677_p2();
    void thread_exitcond4012_fu_925_p2();
    void thread_gau_buf_address0();
    void thread_gau_buf_ce0();
    void thread_gau_buf_we0();
    void thread_gmem0_ARVALID();
    void thread_gmem0_RREADY();
    void thread_gmem0_blk_n_AR();
    void thread_gmem0_blk_n_R();
    void thread_gmem1_AWVALID();
    void thread_gmem1_BREADY();
    void thread_gmem1_WVALID();
    void thread_gmem1_blk_n_AW();
    void thread_gmem1_blk_n_B();
    void thread_gmem1_blk_n_W();
    void thread_grp_nms_fu_918_ap_start();
    void thread_grp_sobel_fu_911_ap_start();
    void thread_icmp_ln273_fu_1961_p2();
    void thread_icmp_ln274_fu_1973_p2();
    void thread_icmp_ln286_fu_2033_p2();
    void thread_icmp_ln31_fu_1693_p2();
    void thread_icmp_ln32_fu_1705_p2();
    void thread_line_buf_address0();
    void thread_line_buf_address1();
    void thread_line_buf_ce0();
    void thread_line_buf_ce1();
    void thread_line_buf_d1();
    void thread_line_buf_we0();
    void thread_line_buf_we1();
    void thread_mask_fu_1048_p2();
    void thread_p_cast11_fu_1040_p1();
    void thread_p_cast14_fu_1062_p1();
    void thread_p_cast15_fu_1072_p1();
    void thread_p_cast16_fu_1082_p1();
    void thread_p_cast17_fu_1092_p1();
    void thread_p_cast18_fu_1102_p1();
    void thread_p_cast19_fu_1112_p1();
    void thread_p_cast20_fu_1122_p1();
    void thread_p_cast21_fu_1132_p1();
    void thread_p_cast22_fu_1142_p1();
    void thread_p_cast23_fu_1152_p1();
    void thread_p_cast24_fu_1162_p1();
    void thread_p_cast25_fu_1172_p1();
    void thread_p_cast26_fu_1182_p1();
    void thread_p_cast27_fu_1192_p1();
    void thread_p_cast28_fu_1202_p1();
    void thread_p_cast29_fu_1212_p1();
    void thread_p_cast30_fu_1222_p1();
    void thread_p_cast31_fu_1232_p1();
    void thread_p_cast32_fu_1242_p1();
    void thread_p_cast33_fu_1252_p1();
    void thread_p_cast34_fu_1262_p1();
    void thread_p_cast35_fu_1272_p1();
    void thread_p_cast36_fu_1282_p1();
    void thread_p_cast37_fu_1292_p1();
    void thread_p_cast38_fu_1302_p1();
    void thread_p_cast39_fu_1312_p1();
    void thread_p_cast40_fu_1322_p1();
    void thread_p_cast41_fu_1332_p1();
    void thread_p_cast42_fu_1342_p1();
    void thread_p_cast43_fu_1352_p1();
    void thread_p_cast44_fu_1362_p1();
    void thread_p_cast45_fu_1372_p1();
    void thread_p_cast46_fu_1382_p1();
    void thread_p_cast47_fu_1392_p1();
    void thread_p_cast48_fu_1402_p1();
    void thread_p_cast49_fu_1412_p1();
    void thread_p_cast50_fu_1422_p1();
    void thread_p_cast51_fu_1432_p1();
    void thread_p_cast52_fu_1442_p1();
    void thread_p_cast53_fu_1452_p1();
    void thread_p_cast54_fu_1462_p1();
    void thread_p_cast55_fu_1472_p1();
    void thread_p_cast56_fu_1482_p1();
    void thread_p_cast57_fu_1492_p1();
    void thread_p_cast58_fu_1502_p1();
    void thread_p_cast59_fu_1512_p1();
    void thread_p_cast60_fu_1522_p1();
    void thread_p_cast61_fu_1532_p1();
    void thread_p_cast62_fu_1542_p1();
    void thread_p_cast63_fu_1552_p1();
    void thread_p_cast64_fu_1562_p1();
    void thread_p_cast65_fu_1572_p1();
    void thread_p_cast66_fu_1582_p1();
    void thread_p_cast67_fu_1592_p1();
    void thread_p_cast68_fu_1602_p1();
    void thread_p_cast69_fu_1612_p1();
    void thread_p_cast70_fu_1622_p1();
    void thread_p_cast71_fu_1632_p1();
    void thread_p_cast72_fu_1642_p1();
    void thread_p_cast73_fu_1652_p1();
    void thread_p_cast74_fu_1662_p1();
    void thread_p_cast75_fu_1672_p1();
    void thread_p_cast76_fu_1682_p1();
    void thread_p_demorgan_fu_1021_p2();
    void thread_select_ln273_1_fu_1993_p3();
    void thread_select_ln273_fu_1979_p3();
    void thread_select_ln292_fu_2039_p3();
    void thread_select_ln31_1_fu_1735_p3();
    void thread_select_ln31_fu_1711_p3();
    void thread_shl_ln62_1_fu_1809_p3();
    void thread_shl_ln62_2_fu_1868_p3();
    void thread_shl_ln62_3_fu_1880_p3();
    void thread_shl_ln62_4_fu_1825_p3();
    void thread_shl_ln_fu_1797_p3();
    void thread_sobel_buf_grad_address0();
    void thread_sobel_buf_grad_ce0();
    void thread_sobel_buf_grad_we0();
    void thread_sobel_buf_value_address0();
    void thread_sobel_buf_value_ce0();
    void thread_sobel_buf_value_we0();
    void thread_supp_buf_address0();
    void thread_supp_buf_ce0();
    void thread_supp_buf_we0();
    void thread_tmp_17_fu_941_p4();
    void thread_tmp_18_fu_951_p3();
    void thread_tmp_20_fu_1858_p3();
    void thread_tmp_s_fu_1033_p3();
    void thread_trunc_ln273_fu_2001_p1();
    void thread_trunc_ln31_fu_1742_p1();
    void thread_zext_ln281_fu_2029_p1();
    void thread_zext_ln32_fu_1725_p1();
    void thread_zext_ln44_fu_1952_p1();
    void thread_zext_ln62_10_fu_1900_p1();
    void thread_zext_ln62_14_fu_1932_p1();
    void thread_zext_ln62_9_fu_1891_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
