{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 29 15:30:49 2017 " "Info: Processing started: Mon May 29 15:30:49 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off FinalProject -c FinalProject --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off FinalProject -c FinalProject --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "12 " "Warning: Found 12 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "tutor2:inst1\|clk_div:inst7\|clock_1Mhz_reg " "Info: Detected ripple clock \"tutor2:inst1\|clk_div:inst7\|clock_1Mhz_reg\" as buffer" {  } { { "CLK_DIV.VHD" "" { Text "E:/Final318KendraYu/CLK_DIV.VHD" 28 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "tutor2:inst1\|clk_div:inst7\|clock_1Mhz_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "tutor2:inst1\|clk_div:inst7\|clock_100Khz_reg " "Info: Detected ripple clock \"tutor2:inst1\|clk_div:inst7\|clock_100Khz_reg\" as buffer" {  } { { "CLK_DIV.VHD" "" { Text "E:/Final318KendraYu/CLK_DIV.VHD" 28 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "tutor2:inst1\|clk_div:inst7\|clock_100Khz_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "tutor2:inst1\|clk_div:inst7\|clock_10Khz_reg " "Info: Detected ripple clock \"tutor2:inst1\|clk_div:inst7\|clock_10Khz_reg\" as buffer" {  } { { "CLK_DIV.VHD" "" { Text "E:/Final318KendraYu/CLK_DIV.VHD" 28 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "tutor2:inst1\|clk_div:inst7\|clock_10Khz_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "tutor2:inst1\|clk_div:inst7\|clock_1Khz_reg " "Info: Detected ripple clock \"tutor2:inst1\|clk_div:inst7\|clock_1Khz_reg\" as buffer" {  } { { "CLK_DIV.VHD" "" { Text "E:/Final318KendraYu/CLK_DIV.VHD" 28 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "tutor2:inst1\|clk_div:inst7\|clock_1Khz_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "tutor2:inst1\|clk_div:inst7\|clock_100hz_reg " "Info: Detected ripple clock \"tutor2:inst1\|clk_div:inst7\|clock_100hz_reg\" as buffer" {  } { { "CLK_DIV.VHD" "" { Text "E:/Final318KendraYu/CLK_DIV.VHD" 29 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "tutor2:inst1\|clk_div:inst7\|clock_100hz_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "tutor2:inst1\|clk_div:inst7\|clock_10Hz_reg " "Info: Detected ripple clock \"tutor2:inst1\|clk_div:inst7\|clock_10Hz_reg\" as buffer" {  } { { "CLK_DIV.VHD" "" { Text "E:/Final318KendraYu/CLK_DIV.VHD" 29 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "tutor2:inst1\|clk_div:inst7\|clock_10Hz_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "tutor2:inst1\|clk_div:inst7\|clock_100Hz " "Info: Detected ripple clock \"tutor2:inst1\|clk_div:inst7\|clock_100Hz\" as buffer" {  } { { "CLK_DIV.VHD" "" { Text "E:/Final318KendraYu/CLK_DIV.VHD" 15 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "tutor2:inst1\|clk_div:inst7\|clock_100Hz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "tutor2:inst1\|debounce:inst8\|pb_debounced " "Info: Detected ripple clock \"tutor2:inst1\|debounce:inst8\|pb_debounced\" as buffer" {  } { { "DEBOUNCE.VHD" "" { Text "E:/Final318KendraYu/DEBOUNCE.VHD" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "tutor2:inst1\|debounce:inst8\|pb_debounced" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "tutor2:inst1\|clk_div:inst7\|clock_1Hz " "Info: Detected ripple clock \"tutor2:inst1\|clk_div:inst7\|clock_1Hz\" as buffer" {  } { { "CLK_DIV.VHD" "" { Text "E:/Final318KendraYu/CLK_DIV.VHD" 17 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "tutor2:inst1\|clk_div:inst7\|clock_1Hz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vgacomp:inst\|comparing:inst1\|output_en_s " "Info: Detected ripple clock \"vgacomp:inst\|comparing:inst1\|output_en_s\" as buffer" {  } { { "comparing.vhd" "" { Text "E:/Final318KendraYu/comparing.vhd" 47 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "vgacomp:inst\|comparing:inst1\|output_en_s" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "keycomp:inst4\|keyboard:inst1\|keyboard_clk_filtered " "Info: Detected ripple clock \"keycomp:inst4\|keyboard:inst1\|keyboard_clk_filtered\" as buffer" {  } { { "KEYBOARD.VHD" "" { Text "E:/Final318KendraYu/KEYBOARD.VHD" 18 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "keycomp:inst4\|keyboard:inst1\|keyboard_clk_filtered" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "tutor2:inst1\|LCD_Display:inst1\|CLK_400HZ " "Info: Detected ripple clock \"tutor2:inst1\|LCD_Display:inst1\|CLK_400HZ\" as buffer" {  } { { "LCD_Display.vhd" "" { Text "E:/Final318KendraYu/LCD_Display.vhd" 63 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "tutor2:inst1\|LCD_Display:inst1\|CLK_400HZ" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "vgacomp:inst\|VGA_SYNC:inst\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 register vgacomp:inst\|WordStorage:inst5\|char_three_s\[3\] memory vgacomp:inst\|StoredWordRom:inst4\|lpm_rom:char_gen_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_6401:auto_generated\|ram_block1a0~porta_address_reg8 10.884 ns " "Info: Slack time is 10.884 ns for clock \"vgacomp:inst\|VGA_SYNC:inst\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" between source register \"vgacomp:inst\|WordStorage:inst5\|char_three_s\[3\]\" and destination memory \"vgacomp:inst\|StoredWordRom:inst4\|lpm_rom:char_gen_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_6401:auto_generated\|ram_block1a0~porta_address_reg8\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "17.393 ns + Largest register memory " "Info: + Largest register to memory requirement is 17.393 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "17.642 ns + " "Info: + Setup relationship between source and destination is 17.642 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 17.642 ns " "Info: + Latch edge is 17.642 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination vgacomp:inst\|VGA_SYNC:inst\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 40.000 ns -2.358 ns  50 " "Info: Clock period of Destination clock \"vgacomp:inst\|VGA_SYNC:inst\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" is 40.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.036 ns + Largest " "Info: + Largest clock skew is 0.036 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "vgacomp:inst\|VGA_SYNC:inst\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 destination 2.689 ns + Shortest memory " "Info: + Shortest clock path from clock \"vgacomp:inst\|VGA_SYNC:inst\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" to destination memory is 2.689 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vgacomp:inst\|VGA_SYNC:inst\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'vgacomp:inst\|VGA_SYNC:inst\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { vgacomp:inst|VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns vgacomp:inst\|VGA_SYNC:inst\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 56 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 56; COMB Node = 'vgacomp:inst\|VGA_SYNC:inst\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { vgacomp:inst|VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 vgacomp:inst|VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.937 ns) + CELL(0.661 ns) 2.689 ns vgacomp:inst\|StoredWordRom:inst4\|lpm_rom:char_gen_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_6401:auto_generated\|ram_block1a0~porta_address_reg8 3 MEM M4K_X52_Y25 8 " "Info: 3: + IC(0.937 ns) + CELL(0.661 ns) = 2.689 ns; Loc. = M4K_X52_Y25; Fanout = 8; MEM Node = 'vgacomp:inst\|StoredWordRom:inst4\|lpm_rom:char_gen_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_6401:auto_generated\|ram_block1a0~porta_address_reg8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.598 ns" { vgacomp:inst|VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl vgacomp:inst|StoredWordRom:inst4|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg8 } "NODE_NAME" } } { "db/altsyncram_6401.tdf" "" { Text "E:/Final318KendraYu/db/altsyncram_6401.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.661 ns ( 24.58 % ) " "Info: Total cell delay = 0.661 ns ( 24.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.028 ns ( 75.42 % ) " "Info: Total interconnect delay = 2.028 ns ( 75.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.689 ns" { vgacomp:inst|VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 vgacomp:inst|VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl vgacomp:inst|StoredWordRom:inst4|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg8 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.689 ns" { vgacomp:inst|VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} vgacomp:inst|VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} vgacomp:inst|StoredWordRom:inst4|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg8 {} } { 0.000ns 1.091ns 0.937ns } { 0.000ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.653 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_50\" to source register is 2.653 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 13 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 13; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "FinalProject.bdf" "" { Schematic "E:/Final318KendraYu/FinalProject.bdf" { { 152 232 400 168 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 162 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 162; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "FinalProject.bdf" "" { Schematic "E:/Final318KendraYu/FinalProject.bdf" { { 152 232 400 168 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.999 ns) + CELL(0.537 ns) 2.653 ns vgacomp:inst\|WordStorage:inst5\|char_three_s\[3\] 3 REG LCFF_X44_Y26_N13 3 " "Info: 3: + IC(0.999 ns) + CELL(0.537 ns) = 2.653 ns; Loc. = LCFF_X44_Y26_N13; Fanout = 3; REG Node = 'vgacomp:inst\|WordStorage:inst5\|char_three_s\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.536 ns" { CLOCK_50~clkctrl vgacomp:inst|WordStorage:inst5|char_three_s[3] } "NODE_NAME" } } { "WordStorage.vhd" "" { Text "E:/Final318KendraYu/WordStorage.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.90 % ) " "Info: Total cell delay = 1.536 ns ( 57.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.117 ns ( 42.10 % ) " "Info: Total interconnect delay = 1.117 ns ( 42.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.653 ns" { CLOCK_50 CLOCK_50~clkctrl vgacomp:inst|WordStorage:inst5|char_three_s[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.653 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} vgacomp:inst|WordStorage:inst5|char_three_s[3] {} } { 0.000ns 0.000ns 0.118ns 0.999ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.689 ns" { vgacomp:inst|VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 vgacomp:inst|VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl vgacomp:inst|StoredWordRom:inst4|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg8 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.689 ns" { vgacomp:inst|VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} vgacomp:inst|VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} vgacomp:inst|StoredWordRom:inst4|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg8 {} } { 0.000ns 1.091ns 0.937ns } { 0.000ns 0.000ns 0.661ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.653 ns" { CLOCK_50 CLOCK_50~clkctrl vgacomp:inst|WordStorage:inst5|char_three_s[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.653 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} vgacomp:inst|WordStorage:inst5|char_three_s[3] {} } { 0.000ns 0.000ns 0.118ns 0.999ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "WordStorage.vhd" "" { Text "E:/Final318KendraYu/WordStorage.vhd" 33 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.035 ns - " "Info: - Micro setup delay of destination is 0.035 ns" {  } { { "db/altsyncram_6401.tdf" "" { Text "E:/Final318KendraYu/db/altsyncram_6401.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.689 ns" { vgacomp:inst|VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 vgacomp:inst|VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl vgacomp:inst|StoredWordRom:inst4|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg8 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.689 ns" { vgacomp:inst|VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} vgacomp:inst|VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} vgacomp:inst|StoredWordRom:inst4|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg8 {} } { 0.000ns 1.091ns 0.937ns } { 0.000ns 0.000ns 0.661ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.653 ns" { CLOCK_50 CLOCK_50~clkctrl vgacomp:inst|WordStorage:inst5|char_three_s[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.653 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} vgacomp:inst|WordStorage:inst5|char_three_s[3] {} } { 0.000ns 0.000ns 0.118ns 0.999ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.509 ns - Longest register memory " "Info: - Longest register to memory delay is 6.509 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vgacomp:inst\|WordStorage:inst5\|char_three_s\[3\] 1 REG LCFF_X44_Y26_N13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X44_Y26_N13; Fanout = 3; REG Node = 'vgacomp:inst\|WordStorage:inst5\|char_three_s\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { vgacomp:inst|WordStorage:inst5|char_three_s[3] } "NODE_NAME" } } { "WordStorage.vhd" "" { Text "E:/Final318KendraYu/WordStorage.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.779 ns) + CELL(0.275 ns) 1.054 ns vgacomp:inst\|comparing:inst1\|Equal8~0 2 COMB LCCOMB_X44_Y26_N4 1 " "Info: 2: + IC(0.779 ns) + CELL(0.275 ns) = 1.054 ns; Loc. = LCCOMB_X44_Y26_N4; Fanout = 1; COMB Node = 'vgacomp:inst\|comparing:inst1\|Equal8~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.054 ns" { vgacomp:inst|WordStorage:inst5|char_three_s[3] vgacomp:inst|comparing:inst1|Equal8~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.946 ns) + CELL(0.420 ns) 2.420 ns vgacomp:inst\|comparing:inst1\|Equal8~1 3 COMB LCCOMB_X42_Y25_N22 3 " "Info: 3: + IC(0.946 ns) + CELL(0.420 ns) = 2.420 ns; Loc. = LCCOMB_X42_Y25_N22; Fanout = 3; COMB Node = 'vgacomp:inst\|comparing:inst1\|Equal8~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.366 ns" { vgacomp:inst|comparing:inst1|Equal8~0 vgacomp:inst|comparing:inst1|Equal8~1 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.419 ns) 3.100 ns vgacomp:inst\|Char_display:inst2\|char_add~36 4 COMB LCCOMB_X42_Y25_N30 1 " "Info: 4: + IC(0.261 ns) + CELL(0.419 ns) = 3.100 ns; Loc. = LCCOMB_X42_Y25_N30; Fanout = 1; COMB Node = 'vgacomp:inst\|Char_display:inst2\|char_add~36'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.680 ns" { vgacomp:inst|comparing:inst1|Equal8~1 vgacomp:inst|Char_display:inst2|char_add~36 } "NODE_NAME" } } { "Char_display.vhd" "" { Text "E:/Final318KendraYu/Char_display.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.420 ns) 3.773 ns vgacomp:inst\|Char_display:inst2\|char_add~37 5 COMB LCCOMB_X42_Y25_N8 1 " "Info: 5: + IC(0.253 ns) + CELL(0.420 ns) = 3.773 ns; Loc. = LCCOMB_X42_Y25_N8; Fanout = 1; COMB Node = 'vgacomp:inst\|Char_display:inst2\|char_add~37'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.673 ns" { vgacomp:inst|Char_display:inst2|char_add~36 vgacomp:inst|Char_display:inst2|char_add~37 } "NODE_NAME" } } { "Char_display.vhd" "" { Text "E:/Final318KendraYu/Char_display.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.420 ns) 4.441 ns vgacomp:inst\|Char_display:inst2\|char_add\[5\]~41 6 COMB LCCOMB_X42_Y25_N2 1 " "Info: 6: + IC(0.248 ns) + CELL(0.420 ns) = 4.441 ns; Loc. = LCCOMB_X42_Y25_N2; Fanout = 1; COMB Node = 'vgacomp:inst\|Char_display:inst2\|char_add\[5\]~41'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.668 ns" { vgacomp:inst|Char_display:inst2|char_add~37 vgacomp:inst|Char_display:inst2|char_add[5]~41 } "NODE_NAME" } } { "Char_display.vhd" "" { Text "E:/Final318KendraYu/Char_display.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.420 ns) 5.115 ns vgacomp:inst\|Char_display:inst2\|char_add\[5\]~43 7 COMB LCCOMB_X42_Y25_N14 1 " "Info: 7: + IC(0.254 ns) + CELL(0.420 ns) = 5.115 ns; Loc. = LCCOMB_X42_Y25_N14; Fanout = 1; COMB Node = 'vgacomp:inst\|Char_display:inst2\|char_add\[5\]~43'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.674 ns" { vgacomp:inst|Char_display:inst2|char_add[5]~41 vgacomp:inst|Char_display:inst2|char_add[5]~43 } "NODE_NAME" } } { "Char_display.vhd" "" { Text "E:/Final318KendraYu/Char_display.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.252 ns) + CELL(0.142 ns) 6.509 ns vgacomp:inst\|StoredWordRom:inst4\|lpm_rom:char_gen_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_6401:auto_generated\|ram_block1a0~porta_address_reg8 8 MEM M4K_X52_Y25 8 " "Info: 8: + IC(1.252 ns) + CELL(0.142 ns) = 6.509 ns; Loc. = M4K_X52_Y25; Fanout = 8; MEM Node = 'vgacomp:inst\|StoredWordRom:inst4\|lpm_rom:char_gen_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_6401:auto_generated\|ram_block1a0~porta_address_reg8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.394 ns" { vgacomp:inst|Char_display:inst2|char_add[5]~43 vgacomp:inst|StoredWordRom:inst4|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg8 } "NODE_NAME" } } { "db/altsyncram_6401.tdf" "" { Text "E:/Final318KendraYu/db/altsyncram_6401.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.516 ns ( 38.65 % ) " "Info: Total cell delay = 2.516 ns ( 38.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.993 ns ( 61.35 % ) " "Info: Total interconnect delay = 3.993 ns ( 61.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.509 ns" { vgacomp:inst|WordStorage:inst5|char_three_s[3] vgacomp:inst|comparing:inst1|Equal8~0 vgacomp:inst|comparing:inst1|Equal8~1 vgacomp:inst|Char_display:inst2|char_add~36 vgacomp:inst|Char_display:inst2|char_add~37 vgacomp:inst|Char_display:inst2|char_add[5]~41 vgacomp:inst|Char_display:inst2|char_add[5]~43 vgacomp:inst|StoredWordRom:inst4|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg8 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.509 ns" { vgacomp:inst|WordStorage:inst5|char_three_s[3] {} vgacomp:inst|comparing:inst1|Equal8~0 {} vgacomp:inst|comparing:inst1|Equal8~1 {} vgacomp:inst|Char_display:inst2|char_add~36 {} vgacomp:inst|Char_display:inst2|char_add~37 {} vgacomp:inst|Char_display:inst2|char_add[5]~41 {} vgacomp:inst|Char_display:inst2|char_add[5]~43 {} vgacomp:inst|StoredWordRom:inst4|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg8 {} } { 0.000ns 0.779ns 0.946ns 0.261ns 0.253ns 0.248ns 0.254ns 1.252ns } { 0.000ns 0.275ns 0.420ns 0.419ns 0.420ns 0.420ns 0.420ns 0.142ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.689 ns" { vgacomp:inst|VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 vgacomp:inst|VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl vgacomp:inst|StoredWordRom:inst4|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg8 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.689 ns" { vgacomp:inst|VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} vgacomp:inst|VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} vgacomp:inst|StoredWordRom:inst4|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg8 {} } { 0.000ns 1.091ns 0.937ns } { 0.000ns 0.000ns 0.661ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.653 ns" { CLOCK_50 CLOCK_50~clkctrl vgacomp:inst|WordStorage:inst5|char_three_s[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.653 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} vgacomp:inst|WordStorage:inst5|char_three_s[3] {} } { 0.000ns 0.000ns 0.118ns 0.999ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.509 ns" { vgacomp:inst|WordStorage:inst5|char_three_s[3] vgacomp:inst|comparing:inst1|Equal8~0 vgacomp:inst|comparing:inst1|Equal8~1 vgacomp:inst|Char_display:inst2|char_add~36 vgacomp:inst|Char_display:inst2|char_add~37 vgacomp:inst|Char_display:inst2|char_add[5]~41 vgacomp:inst|Char_display:inst2|char_add[5]~43 vgacomp:inst|StoredWordRom:inst4|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg8 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.509 ns" { vgacomp:inst|WordStorage:inst5|char_three_s[3] {} vgacomp:inst|comparing:inst1|Equal8~0 {} vgacomp:inst|comparing:inst1|Equal8~1 {} vgacomp:inst|Char_display:inst2|char_add~36 {} vgacomp:inst|Char_display:inst2|char_add~37 {} vgacomp:inst|Char_display:inst2|char_add[5]~41 {} vgacomp:inst|Char_display:inst2|char_add[5]~43 {} vgacomp:inst|StoredWordRom:inst4|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg8 {} } { 0.000ns 0.779ns 0.946ns 0.261ns 0.253ns 0.248ns 0.254ns 1.252ns } { 0.000ns 0.275ns 0.420ns 0.419ns 0.420ns 0.420ns 0.420ns 0.142ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "CLOCK_50 register tutor2:inst1\|LCD_Display:inst1\|CHAR_COUNT\[0\] register tutor2:inst1\|LCD_Display:inst1\|DATA_BUS_VALUE\[3\] 12.845 ns " "Info: Slack time is 12.845 ns for clock \"CLOCK_50\" between source register \"tutor2:inst1\|LCD_Display:inst1\|CHAR_COUNT\[0\]\" and destination register \"tutor2:inst1\|LCD_Display:inst1\|DATA_BUS_VALUE\[3\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "139.76 MHz 7.155 ns " "Info: Fmax is 139.76 MHz (period= 7.155 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "19.786 ns + Largest register register " "Info: + Largest register to register requirement is 19.786 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "20.000 ns + " "Info: + Setup relationship between source and destination is 20.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 20.000 ns " "Info: + Latch edge is 20.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Largest " "Info: + Largest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 7.925 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination register is 7.925 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 13 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 13; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "FinalProject.bdf" "" { Schematic "E:/Final318KendraYu/FinalProject.bdf" { { 152 232 400 168 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.449 ns) + CELL(0.787 ns) 3.235 ns tutor2:inst1\|LCD_Display:inst1\|CLK_400HZ 2 REG LCFF_X33_Y19_N31 2 " "Info: 2: + IC(1.449 ns) + CELL(0.787 ns) = 3.235 ns; Loc. = LCFF_X33_Y19_N31; Fanout = 2; REG Node = 'tutor2:inst1\|LCD_Display:inst1\|CLK_400HZ'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.236 ns" { CLOCK_50 tutor2:inst1|LCD_Display:inst1|CLK_400HZ } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "E:/Final318KendraYu/LCD_Display.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.159 ns) + CELL(0.000 ns) 6.394 ns tutor2:inst1\|LCD_Display:inst1\|CLK_400HZ~clkctrl 3 COMB CLKCTRL_G12 39 " "Info: 3: + IC(3.159 ns) + CELL(0.000 ns) = 6.394 ns; Loc. = CLKCTRL_G12; Fanout = 39; COMB Node = 'tutor2:inst1\|LCD_Display:inst1\|CLK_400HZ~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.159 ns" { tutor2:inst1|LCD_Display:inst1|CLK_400HZ tutor2:inst1|LCD_Display:inst1|CLK_400HZ~clkctrl } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "E:/Final318KendraYu/LCD_Display.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.994 ns) + CELL(0.537 ns) 7.925 ns tutor2:inst1\|LCD_Display:inst1\|DATA_BUS_VALUE\[3\] 4 REG LCFF_X34_Y22_N1 2 " "Info: 4: + IC(0.994 ns) + CELL(0.537 ns) = 7.925 ns; Loc. = LCFF_X34_Y22_N1; Fanout = 2; REG Node = 'tutor2:inst1\|LCD_Display:inst1\|DATA_BUS_VALUE\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.531 ns" { tutor2:inst1|LCD_Display:inst1|CLK_400HZ~clkctrl tutor2:inst1|LCD_Display:inst1|DATA_BUS_VALUE[3] } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "E:/Final318KendraYu/LCD_Display.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 29.31 % ) " "Info: Total cell delay = 2.323 ns ( 29.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.602 ns ( 70.69 % ) " "Info: Total interconnect delay = 5.602 ns ( 70.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.925 ns" { CLOCK_50 tutor2:inst1|LCD_Display:inst1|CLK_400HZ tutor2:inst1|LCD_Display:inst1|CLK_400HZ~clkctrl tutor2:inst1|LCD_Display:inst1|DATA_BUS_VALUE[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.925 ns" { CLOCK_50 {} CLOCK_50~combout {} tutor2:inst1|LCD_Display:inst1|CLK_400HZ {} tutor2:inst1|LCD_Display:inst1|CLK_400HZ~clkctrl {} tutor2:inst1|LCD_Display:inst1|DATA_BUS_VALUE[3] {} } { 0.000ns 0.000ns 1.449ns 3.159ns 0.994ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 7.925 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_50\" to source register is 7.925 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 13 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 13; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "FinalProject.bdf" "" { Schematic "E:/Final318KendraYu/FinalProject.bdf" { { 152 232 400 168 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.449 ns) + CELL(0.787 ns) 3.235 ns tutor2:inst1\|LCD_Display:inst1\|CLK_400HZ 2 REG LCFF_X33_Y19_N31 2 " "Info: 2: + IC(1.449 ns) + CELL(0.787 ns) = 3.235 ns; Loc. = LCFF_X33_Y19_N31; Fanout = 2; REG Node = 'tutor2:inst1\|LCD_Display:inst1\|CLK_400HZ'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.236 ns" { CLOCK_50 tutor2:inst1|LCD_Display:inst1|CLK_400HZ } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "E:/Final318KendraYu/LCD_Display.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.159 ns) + CELL(0.000 ns) 6.394 ns tutor2:inst1\|LCD_Display:inst1\|CLK_400HZ~clkctrl 3 COMB CLKCTRL_G12 39 " "Info: 3: + IC(3.159 ns) + CELL(0.000 ns) = 6.394 ns; Loc. = CLKCTRL_G12; Fanout = 39; COMB Node = 'tutor2:inst1\|LCD_Display:inst1\|CLK_400HZ~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.159 ns" { tutor2:inst1|LCD_Display:inst1|CLK_400HZ tutor2:inst1|LCD_Display:inst1|CLK_400HZ~clkctrl } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "E:/Final318KendraYu/LCD_Display.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.994 ns) + CELL(0.537 ns) 7.925 ns tutor2:inst1\|LCD_Display:inst1\|CHAR_COUNT\[0\] 4 REG LCFF_X33_Y22_N23 26 " "Info: 4: + IC(0.994 ns) + CELL(0.537 ns) = 7.925 ns; Loc. = LCFF_X33_Y22_N23; Fanout = 26; REG Node = 'tutor2:inst1\|LCD_Display:inst1\|CHAR_COUNT\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.531 ns" { tutor2:inst1|LCD_Display:inst1|CLK_400HZ~clkctrl tutor2:inst1|LCD_Display:inst1|CHAR_COUNT[0] } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "E:/Final318KendraYu/LCD_Display.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 29.31 % ) " "Info: Total cell delay = 2.323 ns ( 29.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.602 ns ( 70.69 % ) " "Info: Total interconnect delay = 5.602 ns ( 70.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.925 ns" { CLOCK_50 tutor2:inst1|LCD_Display:inst1|CLK_400HZ tutor2:inst1|LCD_Display:inst1|CLK_400HZ~clkctrl tutor2:inst1|LCD_Display:inst1|CHAR_COUNT[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.925 ns" { CLOCK_50 {} CLOCK_50~combout {} tutor2:inst1|LCD_Display:inst1|CLK_400HZ {} tutor2:inst1|LCD_Display:inst1|CLK_400HZ~clkctrl {} tutor2:inst1|LCD_Display:inst1|CHAR_COUNT[0] {} } { 0.000ns 0.000ns 1.449ns 3.159ns 0.994ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.925 ns" { CLOCK_50 tutor2:inst1|LCD_Display:inst1|CLK_400HZ tutor2:inst1|LCD_Display:inst1|CLK_400HZ~clkctrl tutor2:inst1|LCD_Display:inst1|DATA_BUS_VALUE[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.925 ns" { CLOCK_50 {} CLOCK_50~combout {} tutor2:inst1|LCD_Display:inst1|CLK_400HZ {} tutor2:inst1|LCD_Display:inst1|CLK_400HZ~clkctrl {} tutor2:inst1|LCD_Display:inst1|DATA_BUS_VALUE[3] {} } { 0.000ns 0.000ns 1.449ns 3.159ns 0.994ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.925 ns" { CLOCK_50 tutor2:inst1|LCD_Display:inst1|CLK_400HZ tutor2:inst1|LCD_Display:inst1|CLK_400HZ~clkctrl tutor2:inst1|LCD_Display:inst1|CHAR_COUNT[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.925 ns" { CLOCK_50 {} CLOCK_50~combout {} tutor2:inst1|LCD_Display:inst1|CLK_400HZ {} tutor2:inst1|LCD_Display:inst1|CLK_400HZ~clkctrl {} tutor2:inst1|LCD_Display:inst1|CHAR_COUNT[0] {} } { 0.000ns 0.000ns 1.449ns 3.159ns 0.994ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "LCD_Display.vhd" "" { Text "E:/Final318KendraYu/LCD_Display.vhd" 106 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "LCD_Display.vhd" "" { Text "E:/Final318KendraYu/LCD_Display.vhd" 106 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.925 ns" { CLOCK_50 tutor2:inst1|LCD_Display:inst1|CLK_400HZ tutor2:inst1|LCD_Display:inst1|CLK_400HZ~clkctrl tutor2:inst1|LCD_Display:inst1|DATA_BUS_VALUE[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.925 ns" { CLOCK_50 {} CLOCK_50~combout {} tutor2:inst1|LCD_Display:inst1|CLK_400HZ {} tutor2:inst1|LCD_Display:inst1|CLK_400HZ~clkctrl {} tutor2:inst1|LCD_Display:inst1|DATA_BUS_VALUE[3] {} } { 0.000ns 0.000ns 1.449ns 3.159ns 0.994ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.925 ns" { CLOCK_50 tutor2:inst1|LCD_Display:inst1|CLK_400HZ tutor2:inst1|LCD_Display:inst1|CLK_400HZ~clkctrl tutor2:inst1|LCD_Display:inst1|CHAR_COUNT[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.925 ns" { CLOCK_50 {} CLOCK_50~combout {} tutor2:inst1|LCD_Display:inst1|CLK_400HZ {} tutor2:inst1|LCD_Display:inst1|CLK_400HZ~clkctrl {} tutor2:inst1|LCD_Display:inst1|CHAR_COUNT[0] {} } { 0.000ns 0.000ns 1.449ns 3.159ns 0.994ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.941 ns - Longest register register " "Info: - Longest register to register delay is 6.941 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns tutor2:inst1\|LCD_Display:inst1\|CHAR_COUNT\[0\] 1 REG LCFF_X33_Y22_N23 26 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y22_N23; Fanout = 26; REG Node = 'tutor2:inst1\|LCD_Display:inst1\|CHAR_COUNT\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { tutor2:inst1|LCD_Display:inst1|CHAR_COUNT[0] } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "E:/Final318KendraYu/LCD_Display.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.050 ns) + CELL(0.438 ns) 1.488 ns tutor2:inst1\|LCD_Display:inst1\|Mux5~5 2 COMB LCCOMB_X33_Y19_N24 1 " "Info: 2: + IC(1.050 ns) + CELL(0.438 ns) = 1.488 ns; Loc. = LCCOMB_X33_Y19_N24; Fanout = 1; COMB Node = 'tutor2:inst1\|LCD_Display:inst1\|Mux5~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.488 ns" { tutor2:inst1|LCD_Display:inst1|CHAR_COUNT[0] tutor2:inst1|LCD_Display:inst1|Mux5~5 } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "E:/Final318KendraYu/LCD_Display.vhd" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.438 ns) 2.923 ns tutor2:inst1\|LCD_Display:inst1\|Mux5~6 3 COMB LCCOMB_X35_Y22_N10 1 " "Info: 3: + IC(0.997 ns) + CELL(0.438 ns) = 2.923 ns; Loc. = LCCOMB_X35_Y22_N10; Fanout = 1; COMB Node = 'tutor2:inst1\|LCD_Display:inst1\|Mux5~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.435 ns" { tutor2:inst1|LCD_Display:inst1|Mux5~5 tutor2:inst1|LCD_Display:inst1|Mux5~6 } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "E:/Final318KendraYu/LCD_Display.vhd" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.438 ns) 3.630 ns tutor2:inst1\|LCD_Display:inst1\|Mux5~7 4 COMB LCCOMB_X35_Y22_N16 1 " "Info: 4: + IC(0.269 ns) + CELL(0.438 ns) = 3.630 ns; Loc. = LCCOMB_X35_Y22_N16; Fanout = 1; COMB Node = 'tutor2:inst1\|LCD_Display:inst1\|Mux5~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.707 ns" { tutor2:inst1|LCD_Display:inst1|Mux5~6 tutor2:inst1|LCD_Display:inst1|Mux5~7 } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "E:/Final318KendraYu/LCD_Display.vhd" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.438 ns) 4.338 ns tutor2:inst1\|LCD_Display:inst1\|Mux5~8 5 COMB LCCOMB_X35_Y22_N4 8 " "Info: 5: + IC(0.270 ns) + CELL(0.438 ns) = 4.338 ns; Loc. = LCCOMB_X35_Y22_N4; Fanout = 8; COMB Node = 'tutor2:inst1\|LCD_Display:inst1\|Mux5~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.708 ns" { tutor2:inst1|LCD_Display:inst1|Mux5~7 tutor2:inst1|LCD_Display:inst1|Mux5~8 } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "E:/Final318KendraYu/LCD_Display.vhd" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.748 ns) + CELL(0.275 ns) 5.361 ns tutor2:inst1\|LCD_Display:inst1\|LessThan1~0 6 COMB LCCOMB_X34_Y22_N30 4 " "Info: 6: + IC(0.748 ns) + CELL(0.275 ns) = 5.361 ns; Loc. = LCCOMB_X34_Y22_N30; Fanout = 4; COMB Node = 'tutor2:inst1\|LCD_Display:inst1\|LessThan1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.023 ns" { tutor2:inst1|LCD_Display:inst1|Mux5~8 tutor2:inst1|LCD_Display:inst1|LessThan1~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1657 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.688 ns) + CELL(0.275 ns) 6.324 ns tutor2:inst1\|LCD_Display:inst1\|Selector6~2 7 COMB LCCOMB_X34_Y22_N24 1 " "Info: 7: + IC(0.688 ns) + CELL(0.275 ns) = 6.324 ns; Loc. = LCCOMB_X34_Y22_N24; Fanout = 1; COMB Node = 'tutor2:inst1\|LCD_Display:inst1\|Selector6~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.963 ns" { tutor2:inst1|LCD_Display:inst1|LessThan1~0 tutor2:inst1|LCD_Display:inst1|Selector6~2 } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "E:/Final318KendraYu/LCD_Display.vhd" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.275 ns) 6.857 ns tutor2:inst1\|LCD_Display:inst1\|Selector6~3 8 COMB LCCOMB_X34_Y22_N0 1 " "Info: 8: + IC(0.258 ns) + CELL(0.275 ns) = 6.857 ns; Loc. = LCCOMB_X34_Y22_N0; Fanout = 1; COMB Node = 'tutor2:inst1\|LCD_Display:inst1\|Selector6~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.533 ns" { tutor2:inst1|LCD_Display:inst1|Selector6~2 tutor2:inst1|LCD_Display:inst1|Selector6~3 } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "E:/Final318KendraYu/LCD_Display.vhd" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.941 ns tutor2:inst1\|LCD_Display:inst1\|DATA_BUS_VALUE\[3\] 9 REG LCFF_X34_Y22_N1 2 " "Info: 9: + IC(0.000 ns) + CELL(0.084 ns) = 6.941 ns; Loc. = LCFF_X34_Y22_N1; Fanout = 2; REG Node = 'tutor2:inst1\|LCD_Display:inst1\|DATA_BUS_VALUE\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { tutor2:inst1|LCD_Display:inst1|Selector6~3 tutor2:inst1|LCD_Display:inst1|DATA_BUS_VALUE[3] } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "E:/Final318KendraYu/LCD_Display.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.661 ns ( 38.34 % ) " "Info: Total cell delay = 2.661 ns ( 38.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.280 ns ( 61.66 % ) " "Info: Total interconnect delay = 4.280 ns ( 61.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.941 ns" { tutor2:inst1|LCD_Display:inst1|CHAR_COUNT[0] tutor2:inst1|LCD_Display:inst1|Mux5~5 tutor2:inst1|LCD_Display:inst1|Mux5~6 tutor2:inst1|LCD_Display:inst1|Mux5~7 tutor2:inst1|LCD_Display:inst1|Mux5~8 tutor2:inst1|LCD_Display:inst1|LessThan1~0 tutor2:inst1|LCD_Display:inst1|Selector6~2 tutor2:inst1|LCD_Display:inst1|Selector6~3 tutor2:inst1|LCD_Display:inst1|DATA_BUS_VALUE[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.941 ns" { tutor2:inst1|LCD_Display:inst1|CHAR_COUNT[0] {} tutor2:inst1|LCD_Display:inst1|Mux5~5 {} tutor2:inst1|LCD_Display:inst1|Mux5~6 {} tutor2:inst1|LCD_Display:inst1|Mux5~7 {} tutor2:inst1|LCD_Display:inst1|Mux5~8 {} tutor2:inst1|LCD_Display:inst1|LessThan1~0 {} tutor2:inst1|LCD_Display:inst1|Selector6~2 {} tutor2:inst1|LCD_Display:inst1|Selector6~3 {} tutor2:inst1|LCD_Display:inst1|DATA_BUS_VALUE[3] {} } { 0.000ns 1.050ns 0.997ns 0.269ns 0.270ns 0.748ns 0.688ns 0.258ns 0.000ns } { 0.000ns 0.438ns 0.438ns 0.438ns 0.438ns 0.275ns 0.275ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.925 ns" { CLOCK_50 tutor2:inst1|LCD_Display:inst1|CLK_400HZ tutor2:inst1|LCD_Display:inst1|CLK_400HZ~clkctrl tutor2:inst1|LCD_Display:inst1|DATA_BUS_VALUE[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.925 ns" { CLOCK_50 {} CLOCK_50~combout {} tutor2:inst1|LCD_Display:inst1|CLK_400HZ {} tutor2:inst1|LCD_Display:inst1|CLK_400HZ~clkctrl {} tutor2:inst1|LCD_Display:inst1|DATA_BUS_VALUE[3] {} } { 0.000ns 0.000ns 1.449ns 3.159ns 0.994ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.925 ns" { CLOCK_50 tutor2:inst1|LCD_Display:inst1|CLK_400HZ tutor2:inst1|LCD_Display:inst1|CLK_400HZ~clkctrl tutor2:inst1|LCD_Display:inst1|CHAR_COUNT[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.925 ns" { CLOCK_50 {} CLOCK_50~combout {} tutor2:inst1|LCD_Display:inst1|CLK_400HZ {} tutor2:inst1|LCD_Display:inst1|CLK_400HZ~clkctrl {} tutor2:inst1|LCD_Display:inst1|CHAR_COUNT[0] {} } { 0.000ns 0.000ns 1.449ns 3.159ns 0.994ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.941 ns" { tutor2:inst1|LCD_Display:inst1|CHAR_COUNT[0] tutor2:inst1|LCD_Display:inst1|Mux5~5 tutor2:inst1|LCD_Display:inst1|Mux5~6 tutor2:inst1|LCD_Display:inst1|Mux5~7 tutor2:inst1|LCD_Display:inst1|Mux5~8 tutor2:inst1|LCD_Display:inst1|LessThan1~0 tutor2:inst1|LCD_Display:inst1|Selector6~2 tutor2:inst1|LCD_Display:inst1|Selector6~3 tutor2:inst1|LCD_Display:inst1|DATA_BUS_VALUE[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.941 ns" { tutor2:inst1|LCD_Display:inst1|CHAR_COUNT[0] {} tutor2:inst1|LCD_Display:inst1|Mux5~5 {} tutor2:inst1|LCD_Display:inst1|Mux5~6 {} tutor2:inst1|LCD_Display:inst1|Mux5~7 {} tutor2:inst1|LCD_Display:inst1|Mux5~8 {} tutor2:inst1|LCD_Display:inst1|LessThan1~0 {} tutor2:inst1|LCD_Display:inst1|Selector6~2 {} tutor2:inst1|LCD_Display:inst1|Selector6~3 {} tutor2:inst1|LCD_Display:inst1|DATA_BUS_VALUE[3] {} } { 0.000ns 1.050ns 0.997ns 0.269ns 0.270ns 0.748ns 0.688ns 0.258ns 0.000ns } { 0.000ns 0.438ns 0.438ns 0.438ns 0.438ns 0.275ns 0.275ns 0.275ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "vgacomp:inst\|VGA_SYNC:inst\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 register vgacomp:inst\|VGA_SYNC:inst\|horiz_sync register vgacomp:inst\|VGA_SYNC:inst\|horiz_sync_out 512 ps " "Info: Minimum slack time is 512 ps for clock \"vgacomp:inst\|VGA_SYNC:inst\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" between source register \"vgacomp:inst\|VGA_SYNC:inst\|horiz_sync\" and destination register \"vgacomp:inst\|VGA_SYNC:inst\|horiz_sync_out\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.528 ns + Shortest register register " "Info: + Shortest register to register delay is 0.528 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vgacomp:inst\|VGA_SYNC:inst\|horiz_sync 1 REG LCFF_X49_Y25_N3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X49_Y25_N3; Fanout = 1; REG Node = 'vgacomp:inst\|VGA_SYNC:inst\|horiz_sync'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { vgacomp:inst|VGA_SYNC:inst|horiz_sync } "NODE_NAME" } } { "vga_sync.vhd" "" { Text "E:/Final318KendraYu/vga_sync.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.149 ns) 0.444 ns vgacomp:inst\|VGA_SYNC:inst\|horiz_sync_out~feeder 2 COMB LCCOMB_X49_Y25_N0 1 " "Info: 2: + IC(0.295 ns) + CELL(0.149 ns) = 0.444 ns; Loc. = LCCOMB_X49_Y25_N0; Fanout = 1; COMB Node = 'vgacomp:inst\|VGA_SYNC:inst\|horiz_sync_out~feeder'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.444 ns" { vgacomp:inst|VGA_SYNC:inst|horiz_sync vgacomp:inst|VGA_SYNC:inst|horiz_sync_out~feeder } "NODE_NAME" } } { "vga_sync.vhd" "" { Text "E:/Final318KendraYu/vga_sync.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.528 ns vgacomp:inst\|VGA_SYNC:inst\|horiz_sync_out 3 REG LCFF_X49_Y25_N1 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.528 ns; Loc. = LCFF_X49_Y25_N1; Fanout = 1; REG Node = 'vgacomp:inst\|VGA_SYNC:inst\|horiz_sync_out'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { vgacomp:inst|VGA_SYNC:inst|horiz_sync_out~feeder vgacomp:inst|VGA_SYNC:inst|horiz_sync_out } "NODE_NAME" } } { "vga_sync.vhd" "" { Text "E:/Final318KendraYu/vga_sync.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.233 ns ( 44.13 % ) " "Info: Total cell delay = 0.233 ns ( 44.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.295 ns ( 55.87 % ) " "Info: Total interconnect delay = 0.295 ns ( 55.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.528 ns" { vgacomp:inst|VGA_SYNC:inst|horiz_sync vgacomp:inst|VGA_SYNC:inst|horiz_sync_out~feeder vgacomp:inst|VGA_SYNC:inst|horiz_sync_out } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.528 ns" { vgacomp:inst|VGA_SYNC:inst|horiz_sync {} vgacomp:inst|VGA_SYNC:inst|horiz_sync_out~feeder {} vgacomp:inst|VGA_SYNC:inst|horiz_sync_out {} } { 0.000ns 0.295ns 0.000ns } { 0.000ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.358 ns " "Info: + Latch edge is -2.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination vgacomp:inst\|VGA_SYNC:inst\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 40.000 ns -2.358 ns  50 " "Info: Clock period of Destination clock \"vgacomp:inst\|VGA_SYNC:inst\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" is 40.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.358 ns " "Info: - Launch edge is -2.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source vgacomp:inst\|VGA_SYNC:inst\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 40.000 ns -2.358 ns  50 " "Info: Clock period of Source clock \"vgacomp:inst\|VGA_SYNC:inst\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" is 40.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "vgacomp:inst\|VGA_SYNC:inst\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 destination 2.635 ns + Longest register " "Info: + Longest clock path from clock \"vgacomp:inst\|VGA_SYNC:inst\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" to destination register is 2.635 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vgacomp:inst\|VGA_SYNC:inst\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'vgacomp:inst\|VGA_SYNC:inst\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { vgacomp:inst|VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns vgacomp:inst\|VGA_SYNC:inst\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 56 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 56; COMB Node = 'vgacomp:inst\|VGA_SYNC:inst\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { vgacomp:inst|VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 vgacomp:inst|VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.007 ns) + CELL(0.537 ns) 2.635 ns vgacomp:inst\|VGA_SYNC:inst\|horiz_sync_out 3 REG LCFF_X49_Y25_N1 1 " "Info: 3: + IC(1.007 ns) + CELL(0.537 ns) = 2.635 ns; Loc. = LCFF_X49_Y25_N1; Fanout = 1; REG Node = 'vgacomp:inst\|VGA_SYNC:inst\|horiz_sync_out'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.544 ns" { vgacomp:inst|VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl vgacomp:inst|VGA_SYNC:inst|horiz_sync_out } "NODE_NAME" } } { "vga_sync.vhd" "" { Text "E:/Final318KendraYu/vga_sync.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.38 % ) " "Info: Total cell delay = 0.537 ns ( 20.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.098 ns ( 79.62 % ) " "Info: Total interconnect delay = 2.098 ns ( 79.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.635 ns" { vgacomp:inst|VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 vgacomp:inst|VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl vgacomp:inst|VGA_SYNC:inst|horiz_sync_out } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.635 ns" { vgacomp:inst|VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} vgacomp:inst|VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} vgacomp:inst|VGA_SYNC:inst|horiz_sync_out {} } { 0.000ns 1.091ns 1.007ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "vgacomp:inst\|VGA_SYNC:inst\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 source 2.635 ns - Shortest register " "Info: - Shortest clock path from clock \"vgacomp:inst\|VGA_SYNC:inst\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" to source register is 2.635 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vgacomp:inst\|VGA_SYNC:inst\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'vgacomp:inst\|VGA_SYNC:inst\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { vgacomp:inst|VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns vgacomp:inst\|VGA_SYNC:inst\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 56 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 56; COMB Node = 'vgacomp:inst\|VGA_SYNC:inst\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { vgacomp:inst|VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 vgacomp:inst|VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.007 ns) + CELL(0.537 ns) 2.635 ns vgacomp:inst\|VGA_SYNC:inst\|horiz_sync 3 REG LCFF_X49_Y25_N3 1 " "Info: 3: + IC(1.007 ns) + CELL(0.537 ns) = 2.635 ns; Loc. = LCFF_X49_Y25_N3; Fanout = 1; REG Node = 'vgacomp:inst\|VGA_SYNC:inst\|horiz_sync'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.544 ns" { vgacomp:inst|VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl vgacomp:inst|VGA_SYNC:inst|horiz_sync } "NODE_NAME" } } { "vga_sync.vhd" "" { Text "E:/Final318KendraYu/vga_sync.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.38 % ) " "Info: Total cell delay = 0.537 ns ( 20.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.098 ns ( 79.62 % ) " "Info: Total interconnect delay = 2.098 ns ( 79.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.635 ns" { vgacomp:inst|VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 vgacomp:inst|VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl vgacomp:inst|VGA_SYNC:inst|horiz_sync } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.635 ns" { vgacomp:inst|VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} vgacomp:inst|VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} vgacomp:inst|VGA_SYNC:inst|horiz_sync {} } { 0.000ns 1.091ns 1.007ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.635 ns" { vgacomp:inst|VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 vgacomp:inst|VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl vgacomp:inst|VGA_SYNC:inst|horiz_sync_out } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.635 ns" { vgacomp:inst|VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} vgacomp:inst|VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} vgacomp:inst|VGA_SYNC:inst|horiz_sync_out {} } { 0.000ns 1.091ns 1.007ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.635 ns" { vgacomp:inst|VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 vgacomp:inst|VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl vgacomp:inst|VGA_SYNC:inst|horiz_sync } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.635 ns" { vgacomp:inst|VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} vgacomp:inst|VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} vgacomp:inst|VGA_SYNC:inst|horiz_sync {} } { 0.000ns 1.091ns 1.007ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "vga_sync.vhd" "" { Text "E:/Final318KendraYu/vga_sync.vhd" 14 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "vga_sync.vhd" "" { Text "E:/Final318KendraYu/vga_sync.vhd" 9 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.635 ns" { vgacomp:inst|VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 vgacomp:inst|VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl vgacomp:inst|VGA_SYNC:inst|horiz_sync_out } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.635 ns" { vgacomp:inst|VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} vgacomp:inst|VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} vgacomp:inst|VGA_SYNC:inst|horiz_sync_out {} } { 0.000ns 1.091ns 1.007ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.635 ns" { vgacomp:inst|VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 vgacomp:inst|VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl vgacomp:inst|VGA_SYNC:inst|horiz_sync } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.635 ns" { vgacomp:inst|VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} vgacomp:inst|VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} vgacomp:inst|VGA_SYNC:inst|horiz_sync {} } { 0.000ns 1.091ns 1.007ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.528 ns" { vgacomp:inst|VGA_SYNC:inst|horiz_sync vgacomp:inst|VGA_SYNC:inst|horiz_sync_out~feeder vgacomp:inst|VGA_SYNC:inst|horiz_sync_out } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.528 ns" { vgacomp:inst|VGA_SYNC:inst|horiz_sync {} vgacomp:inst|VGA_SYNC:inst|horiz_sync_out~feeder {} vgacomp:inst|VGA_SYNC:inst|horiz_sync_out {} } { 0.000ns 0.295ns 0.000ns } { 0.000ns 0.149ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.635 ns" { vgacomp:inst|VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 vgacomp:inst|VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl vgacomp:inst|VGA_SYNC:inst|horiz_sync_out } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.635 ns" { vgacomp:inst|VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} vgacomp:inst|VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} vgacomp:inst|VGA_SYNC:inst|horiz_sync_out {} } { 0.000ns 1.091ns 1.007ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.635 ns" { vgacomp:inst|VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 vgacomp:inst|VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl vgacomp:inst|VGA_SYNC:inst|horiz_sync } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.635 ns" { vgacomp:inst|VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} vgacomp:inst|VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} vgacomp:inst|VGA_SYNC:inst|horiz_sync {} } { 0.000ns 1.091ns 1.007ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "CLOCK_50 register tutor2:inst1\|timestore:inst6\|num2\[2\] register tutor2:inst1\|LCD_Display:inst1\|DATA_BUS_VALUE\[1\] -3.264 ns " "Info: Minimum slack time is -3.264 ns for clock \"CLOCK_50\" between source register \"tutor2:inst1\|timestore:inst6\|num2\[2\]\" and destination register \"tutor2:inst1\|LCD_Display:inst1\|DATA_BUS_VALUE\[1\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.015 ns + Shortest register register " "Info: + Shortest register to register delay is 2.015 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns tutor2:inst1\|timestore:inst6\|num2\[2\] 1 REG LCFF_X34_Y22_N17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y22_N17; Fanout = 2; REG Node = 'tutor2:inst1\|timestore:inst6\|num2\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { tutor2:inst1|timestore:inst6|num2[2] } "NODE_NAME" } } { "timestore.vhd" "" { Text "E:/Final318KendraYu/timestore.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns tutor2:inst1\|LCD_Display:inst1\|Mux4~9 2 COMB LCCOMB_X34_Y22_N16 2 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X34_Y22_N16; Fanout = 2; COMB Node = 'tutor2:inst1\|LCD_Display:inst1\|Mux4~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { tutor2:inst1|timestore:inst6|num2[2] tutor2:inst1|LCD_Display:inst1|Mux4~9 } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "E:/Final318KendraYu/LCD_Display.vhd" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.271 ns) 0.855 ns tutor2:inst1\|LCD_Display:inst1\|Mux4~10 3 COMB LCCOMB_X34_Y22_N18 5 " "Info: 3: + IC(0.261 ns) + CELL(0.271 ns) = 0.855 ns; Loc. = LCCOMB_X34_Y22_N18; Fanout = 5; COMB Node = 'tutor2:inst1\|LCD_Display:inst1\|Mux4~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.532 ns" { tutor2:inst1|LCD_Display:inst1|Mux4~9 tutor2:inst1|LCD_Display:inst1|Mux4~10 } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "E:/Final318KendraYu/LCD_Display.vhd" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.278 ns) + CELL(0.393 ns) 1.526 ns tutor2:inst1\|LCD_Display:inst1\|Selector3~0 4 COMB LCCOMB_X34_Y22_N28 4 " "Info: 4: + IC(0.278 ns) + CELL(0.393 ns) = 1.526 ns; Loc. = LCCOMB_X34_Y22_N28; Fanout = 4; COMB Node = 'tutor2:inst1\|LCD_Display:inst1\|Selector3~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.671 ns" { tutor2:inst1|LCD_Display:inst1|Mux4~10 tutor2:inst1|LCD_Display:inst1|Selector3~0 } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "E:/Final318KendraYu/LCD_Display.vhd" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.150 ns) 1.931 ns tutor2:inst1\|LCD_Display:inst1\|Selector8~3 5 COMB LCCOMB_X34_Y22_N10 1 " "Info: 5: + IC(0.255 ns) + CELL(0.150 ns) = 1.931 ns; Loc. = LCCOMB_X34_Y22_N10; Fanout = 1; COMB Node = 'tutor2:inst1\|LCD_Display:inst1\|Selector8~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.405 ns" { tutor2:inst1|LCD_Display:inst1|Selector3~0 tutor2:inst1|LCD_Display:inst1|Selector8~3 } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "E:/Final318KendraYu/LCD_Display.vhd" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.015 ns tutor2:inst1\|LCD_Display:inst1\|DATA_BUS_VALUE\[1\] 6 REG LCFF_X34_Y22_N11 2 " "Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 2.015 ns; Loc. = LCFF_X34_Y22_N11; Fanout = 2; REG Node = 'tutor2:inst1\|LCD_Display:inst1\|DATA_BUS_VALUE\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { tutor2:inst1|LCD_Display:inst1|Selector8~3 tutor2:inst1|LCD_Display:inst1|DATA_BUS_VALUE[1] } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "E:/Final318KendraYu/LCD_Display.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.221 ns ( 60.60 % ) " "Info: Total cell delay = 1.221 ns ( 60.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.794 ns ( 39.40 % ) " "Info: Total interconnect delay = 0.794 ns ( 39.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.015 ns" { tutor2:inst1|timestore:inst6|num2[2] tutor2:inst1|LCD_Display:inst1|Mux4~9 tutor2:inst1|LCD_Display:inst1|Mux4~10 tutor2:inst1|LCD_Display:inst1|Selector3~0 tutor2:inst1|LCD_Display:inst1|Selector8~3 tutor2:inst1|LCD_Display:inst1|DATA_BUS_VALUE[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.015 ns" { tutor2:inst1|timestore:inst6|num2[2] {} tutor2:inst1|LCD_Display:inst1|Mux4~9 {} tutor2:inst1|LCD_Display:inst1|Mux4~10 {} tutor2:inst1|LCD_Display:inst1|Selector3~0 {} tutor2:inst1|LCD_Display:inst1|Selector8~3 {} tutor2:inst1|LCD_Display:inst1|DATA_BUS_VALUE[1] {} } { 0.000ns 0.000ns 0.261ns 0.278ns 0.255ns 0.000ns } { 0.000ns 0.323ns 0.271ns 0.393ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "5.279 ns - Smallest register register " "Info: - Smallest register to register requirement is 5.279 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.263 ns + Smallest " "Info: + Smallest clock skew is 5.263 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 7.925 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 7.925 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 13 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 13; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "FinalProject.bdf" "" { Schematic "E:/Final318KendraYu/FinalProject.bdf" { { 152 232 400 168 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.449 ns) + CELL(0.787 ns) 3.235 ns tutor2:inst1\|LCD_Display:inst1\|CLK_400HZ 2 REG LCFF_X33_Y19_N31 2 " "Info: 2: + IC(1.449 ns) + CELL(0.787 ns) = 3.235 ns; Loc. = LCFF_X33_Y19_N31; Fanout = 2; REG Node = 'tutor2:inst1\|LCD_Display:inst1\|CLK_400HZ'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.236 ns" { CLOCK_50 tutor2:inst1|LCD_Display:inst1|CLK_400HZ } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "E:/Final318KendraYu/LCD_Display.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.159 ns) + CELL(0.000 ns) 6.394 ns tutor2:inst1\|LCD_Display:inst1\|CLK_400HZ~clkctrl 3 COMB CLKCTRL_G12 39 " "Info: 3: + IC(3.159 ns) + CELL(0.000 ns) = 6.394 ns; Loc. = CLKCTRL_G12; Fanout = 39; COMB Node = 'tutor2:inst1\|LCD_Display:inst1\|CLK_400HZ~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.159 ns" { tutor2:inst1|LCD_Display:inst1|CLK_400HZ tutor2:inst1|LCD_Display:inst1|CLK_400HZ~clkctrl } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "E:/Final318KendraYu/LCD_Display.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.994 ns) + CELL(0.537 ns) 7.925 ns tutor2:inst1\|LCD_Display:inst1\|DATA_BUS_VALUE\[1\] 4 REG LCFF_X34_Y22_N11 2 " "Info: 4: + IC(0.994 ns) + CELL(0.537 ns) = 7.925 ns; Loc. = LCFF_X34_Y22_N11; Fanout = 2; REG Node = 'tutor2:inst1\|LCD_Display:inst1\|DATA_BUS_VALUE\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.531 ns" { tutor2:inst1|LCD_Display:inst1|CLK_400HZ~clkctrl tutor2:inst1|LCD_Display:inst1|DATA_BUS_VALUE[1] } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "E:/Final318KendraYu/LCD_Display.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 29.31 % ) " "Info: Total cell delay = 2.323 ns ( 29.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.602 ns ( 70.69 % ) " "Info: Total interconnect delay = 5.602 ns ( 70.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.925 ns" { CLOCK_50 tutor2:inst1|LCD_Display:inst1|CLK_400HZ tutor2:inst1|LCD_Display:inst1|CLK_400HZ~clkctrl tutor2:inst1|LCD_Display:inst1|DATA_BUS_VALUE[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.925 ns" { CLOCK_50 {} CLOCK_50~combout {} tutor2:inst1|LCD_Display:inst1|CLK_400HZ {} tutor2:inst1|LCD_Display:inst1|CLK_400HZ~clkctrl {} tutor2:inst1|LCD_Display:inst1|DATA_BUS_VALUE[1] {} } { 0.000ns 0.000ns 1.449ns 3.159ns 0.994ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.662 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to source register is 2.662 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 13 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 13; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "FinalProject.bdf" "" { Schematic "E:/Final318KendraYu/FinalProject.bdf" { { 152 232 400 168 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 162 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 162; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "FinalProject.bdf" "" { Schematic "E:/Final318KendraYu/FinalProject.bdf" { { 152 232 400 168 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.008 ns) + CELL(0.537 ns) 2.662 ns tutor2:inst1\|timestore:inst6\|num2\[2\] 3 REG LCFF_X34_Y22_N17 2 " "Info: 3: + IC(1.008 ns) + CELL(0.537 ns) = 2.662 ns; Loc. = LCFF_X34_Y22_N17; Fanout = 2; REG Node = 'tutor2:inst1\|timestore:inst6\|num2\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.545 ns" { CLOCK_50~clkctrl tutor2:inst1|timestore:inst6|num2[2] } "NODE_NAME" } } { "timestore.vhd" "" { Text "E:/Final318KendraYu/timestore.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.70 % ) " "Info: Total cell delay = 1.536 ns ( 57.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.126 ns ( 42.30 % ) " "Info: Total interconnect delay = 1.126 ns ( 42.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.662 ns" { CLOCK_50 CLOCK_50~clkctrl tutor2:inst1|timestore:inst6|num2[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.662 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} tutor2:inst1|timestore:inst6|num2[2] {} } { 0.000ns 0.000ns 0.118ns 1.008ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.925 ns" { CLOCK_50 tutor2:inst1|LCD_Display:inst1|CLK_400HZ tutor2:inst1|LCD_Display:inst1|CLK_400HZ~clkctrl tutor2:inst1|LCD_Display:inst1|DATA_BUS_VALUE[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.925 ns" { CLOCK_50 {} CLOCK_50~combout {} tutor2:inst1|LCD_Display:inst1|CLK_400HZ {} tutor2:inst1|LCD_Display:inst1|CLK_400HZ~clkctrl {} tutor2:inst1|LCD_Display:inst1|DATA_BUS_VALUE[1] {} } { 0.000ns 0.000ns 1.449ns 3.159ns 0.994ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.662 ns" { CLOCK_50 CLOCK_50~clkctrl tutor2:inst1|timestore:inst6|num2[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.662 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} tutor2:inst1|timestore:inst6|num2[2] {} } { 0.000ns 0.000ns 0.118ns 1.008ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "timestore.vhd" "" { Text "E:/Final318KendraYu/timestore.vhd" 24 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "LCD_Display.vhd" "" { Text "E:/Final318KendraYu/LCD_Display.vhd" 106 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.925 ns" { CLOCK_50 tutor2:inst1|LCD_Display:inst1|CLK_400HZ tutor2:inst1|LCD_Display:inst1|CLK_400HZ~clkctrl tutor2:inst1|LCD_Display:inst1|DATA_BUS_VALUE[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.925 ns" { CLOCK_50 {} CLOCK_50~combout {} tutor2:inst1|LCD_Display:inst1|CLK_400HZ {} tutor2:inst1|LCD_Display:inst1|CLK_400HZ~clkctrl {} tutor2:inst1|LCD_Display:inst1|DATA_BUS_VALUE[1] {} } { 0.000ns 0.000ns 1.449ns 3.159ns 0.994ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.662 ns" { CLOCK_50 CLOCK_50~clkctrl tutor2:inst1|timestore:inst6|num2[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.662 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} tutor2:inst1|timestore:inst6|num2[2] {} } { 0.000ns 0.000ns 0.118ns 1.008ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.015 ns" { tutor2:inst1|timestore:inst6|num2[2] tutor2:inst1|LCD_Display:inst1|Mux4~9 tutor2:inst1|LCD_Display:inst1|Mux4~10 tutor2:inst1|LCD_Display:inst1|Selector3~0 tutor2:inst1|LCD_Display:inst1|Selector8~3 tutor2:inst1|LCD_Display:inst1|DATA_BUS_VALUE[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.015 ns" { tutor2:inst1|timestore:inst6|num2[2] {} tutor2:inst1|LCD_Display:inst1|Mux4~9 {} tutor2:inst1|LCD_Display:inst1|Mux4~10 {} tutor2:inst1|LCD_Display:inst1|Selector3~0 {} tutor2:inst1|LCD_Display:inst1|Selector8~3 {} tutor2:inst1|LCD_Display:inst1|DATA_BUS_VALUE[1] {} } { 0.000ns 0.000ns 0.261ns 0.278ns 0.255ns 0.000ns } { 0.000ns 0.323ns 0.271ns 0.393ns 0.150ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.925 ns" { CLOCK_50 tutor2:inst1|LCD_Display:inst1|CLK_400HZ tutor2:inst1|LCD_Display:inst1|CLK_400HZ~clkctrl tutor2:inst1|LCD_Display:inst1|DATA_BUS_VALUE[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.925 ns" { CLOCK_50 {} CLOCK_50~combout {} tutor2:inst1|LCD_Display:inst1|CLK_400HZ {} tutor2:inst1|LCD_Display:inst1|CLK_400HZ~clkctrl {} tutor2:inst1|LCD_Display:inst1|DATA_BUS_VALUE[1] {} } { 0.000ns 0.000ns 1.449ns 3.159ns 0.994ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.662 ns" { CLOCK_50 CLOCK_50~clkctrl tutor2:inst1|timestore:inst6|num2[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.662 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} tutor2:inst1|timestore:inst6|num2[2] {} } { 0.000ns 0.000ns 0.118ns 1.008ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_MINIMUM_REQUIREMENTS_NOT_MET" "CLOCK_50 98 " "Warning: Can't achieve minimum setup and hold requirement CLOCK_50 along 98 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve minimum setup and hold requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "tutor2:inst1\|timestore:inst6\|concat_num\[3\] KEY\[3\] CLOCK_50 7.397 ns register " "Info: tsu for register \"tutor2:inst1\|timestore:inst6\|concat_num\[3\]\" (data pin = \"KEY\[3\]\", clock pin = \"CLOCK_50\") is 7.397 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.099 ns + Longest pin register " "Info: + Longest pin to register delay is 10.099 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[3\] 1 PIN PIN_W26 19 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_W26; Fanout = 19; PIN Node = 'KEY\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[3] } "NODE_NAME" } } { "FinalProject.bdf" "" { Schematic "E:/Final318KendraYu/FinalProject.bdf" { { 168 232 400 184 "KEY\[3\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.677 ns) + CELL(0.438 ns) 7.977 ns tutor2:inst1\|timestore:inst6\|concat_d\[15\]~0 2 COMB LCCOMB_X33_Y19_N22 32 " "Info: 2: + IC(6.677 ns) + CELL(0.438 ns) = 7.977 ns; Loc. = LCCOMB_X33_Y19_N22; Fanout = 32; COMB Node = 'tutor2:inst1\|timestore:inst6\|concat_d\[15\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.115 ns" { KEY[3] tutor2:inst1|timestore:inst6|concat_d[15]~0 } "NODE_NAME" } } { "timestore.vhd" "" { Text "E:/Final318KendraYu/timestore.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.462 ns) + CELL(0.660 ns) 10.099 ns tutor2:inst1\|timestore:inst6\|concat_num\[3\] 3 REG LCFF_X35_Y21_N25 2 " "Info: 3: + IC(1.462 ns) + CELL(0.660 ns) = 10.099 ns; Loc. = LCFF_X35_Y21_N25; Fanout = 2; REG Node = 'tutor2:inst1\|timestore:inst6\|concat_num\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.122 ns" { tutor2:inst1|timestore:inst6|concat_d[15]~0 tutor2:inst1|timestore:inst6|concat_num[3] } "NODE_NAME" } } { "timestore.vhd" "" { Text "E:/Final318KendraYu/timestore.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.960 ns ( 19.41 % ) " "Info: Total cell delay = 1.960 ns ( 19.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.139 ns ( 80.59 % ) " "Info: Total interconnect delay = 8.139 ns ( 80.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.099 ns" { KEY[3] tutor2:inst1|timestore:inst6|concat_d[15]~0 tutor2:inst1|timestore:inst6|concat_num[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.099 ns" { KEY[3] {} KEY[3]~combout {} tutor2:inst1|timestore:inst6|concat_d[15]~0 {} tutor2:inst1|timestore:inst6|concat_num[3] {} } { 0.000ns 0.000ns 6.677ns 1.462ns } { 0.000ns 0.862ns 0.438ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "timestore.vhd" "" { Text "E:/Final318KendraYu/timestore.vhd" 24 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.666 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to destination register is 2.666 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 13 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 13; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "FinalProject.bdf" "" { Schematic "E:/Final318KendraYu/FinalProject.bdf" { { 152 232 400 168 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 162 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 162; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "FinalProject.bdf" "" { Schematic "E:/Final318KendraYu/FinalProject.bdf" { { 152 232 400 168 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.537 ns) 2.666 ns tutor2:inst1\|timestore:inst6\|concat_num\[3\] 3 REG LCFF_X35_Y21_N25 2 " "Info: 3: + IC(1.012 ns) + CELL(0.537 ns) = 2.666 ns; Loc. = LCFF_X35_Y21_N25; Fanout = 2; REG Node = 'tutor2:inst1\|timestore:inst6\|concat_num\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { CLOCK_50~clkctrl tutor2:inst1|timestore:inst6|concat_num[3] } "NODE_NAME" } } { "timestore.vhd" "" { Text "E:/Final318KendraYu/timestore.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.61 % ) " "Info: Total cell delay = 1.536 ns ( 57.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.130 ns ( 42.39 % ) " "Info: Total interconnect delay = 1.130 ns ( 42.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.666 ns" { CLOCK_50 CLOCK_50~clkctrl tutor2:inst1|timestore:inst6|concat_num[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.666 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} tutor2:inst1|timestore:inst6|concat_num[3] {} } { 0.000ns 0.000ns 0.118ns 1.012ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.099 ns" { KEY[3] tutor2:inst1|timestore:inst6|concat_d[15]~0 tutor2:inst1|timestore:inst6|concat_num[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.099 ns" { KEY[3] {} KEY[3]~combout {} tutor2:inst1|timestore:inst6|concat_d[15]~0 {} tutor2:inst1|timestore:inst6|concat_num[3] {} } { 0.000ns 0.000ns 6.677ns 1.462ns } { 0.000ns 0.862ns 0.438ns 0.660ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.666 ns" { CLOCK_50 CLOCK_50~clkctrl tutor2:inst1|timestore:inst6|concat_num[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.666 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} tutor2:inst1|timestore:inst6|concat_num[3] {} } { 0.000ns 0.000ns 0.118ns 1.012ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 LCD_RW tutor2:inst1\|LCD_Display:inst1\|LCD_RW_INT 13.706 ns register " "Info: tco from clock \"CLOCK_50\" to destination pin \"LCD_RW\" through register \"tutor2:inst1\|LCD_Display:inst1\|LCD_RW_INT\" is 13.706 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 7.923 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to source register is 7.923 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 13 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 13; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "FinalProject.bdf" "" { Schematic "E:/Final318KendraYu/FinalProject.bdf" { { 152 232 400 168 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.449 ns) + CELL(0.787 ns) 3.235 ns tutor2:inst1\|LCD_Display:inst1\|CLK_400HZ 2 REG LCFF_X33_Y19_N31 2 " "Info: 2: + IC(1.449 ns) + CELL(0.787 ns) = 3.235 ns; Loc. = LCFF_X33_Y19_N31; Fanout = 2; REG Node = 'tutor2:inst1\|LCD_Display:inst1\|CLK_400HZ'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.236 ns" { CLOCK_50 tutor2:inst1|LCD_Display:inst1|CLK_400HZ } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "E:/Final318KendraYu/LCD_Display.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.159 ns) + CELL(0.000 ns) 6.394 ns tutor2:inst1\|LCD_Display:inst1\|CLK_400HZ~clkctrl 3 COMB CLKCTRL_G12 39 " "Info: 3: + IC(3.159 ns) + CELL(0.000 ns) = 6.394 ns; Loc. = CLKCTRL_G12; Fanout = 39; COMB Node = 'tutor2:inst1\|LCD_Display:inst1\|CLK_400HZ~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.159 ns" { tutor2:inst1|LCD_Display:inst1|CLK_400HZ tutor2:inst1|LCD_Display:inst1|CLK_400HZ~clkctrl } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "E:/Final318KendraYu/LCD_Display.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.992 ns) + CELL(0.537 ns) 7.923 ns tutor2:inst1\|LCD_Display:inst1\|LCD_RW_INT 4 REG LCFF_X35_Y23_N1 9 " "Info: 4: + IC(0.992 ns) + CELL(0.537 ns) = 7.923 ns; Loc. = LCFF_X35_Y23_N1; Fanout = 9; REG Node = 'tutor2:inst1\|LCD_Display:inst1\|LCD_RW_INT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.529 ns" { tutor2:inst1|LCD_Display:inst1|CLK_400HZ~clkctrl tutor2:inst1|LCD_Display:inst1|LCD_RW_INT } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "E:/Final318KendraYu/LCD_Display.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 29.32 % ) " "Info: Total cell delay = 2.323 ns ( 29.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.600 ns ( 70.68 % ) " "Info: Total interconnect delay = 5.600 ns ( 70.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.923 ns" { CLOCK_50 tutor2:inst1|LCD_Display:inst1|CLK_400HZ tutor2:inst1|LCD_Display:inst1|CLK_400HZ~clkctrl tutor2:inst1|LCD_Display:inst1|LCD_RW_INT } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.923 ns" { CLOCK_50 {} CLOCK_50~combout {} tutor2:inst1|LCD_Display:inst1|CLK_400HZ {} tutor2:inst1|LCD_Display:inst1|CLK_400HZ~clkctrl {} tutor2:inst1|LCD_Display:inst1|LCD_RW_INT {} } { 0.000ns 0.000ns 1.449ns 3.159ns 0.992ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "LCD_Display.vhd" "" { Text "E:/Final318KendraYu/LCD_Display.vhd" 106 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.533 ns + Longest register pin " "Info: + Longest register to pin delay is 5.533 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns tutor2:inst1\|LCD_Display:inst1\|LCD_RW_INT 1 REG LCFF_X35_Y23_N1 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y23_N1; Fanout = 9; REG Node = 'tutor2:inst1\|LCD_Display:inst1\|LCD_RW_INT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { tutor2:inst1|LCD_Display:inst1|LCD_RW_INT } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "E:/Final318KendraYu/LCD_Display.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.901 ns) + CELL(2.632 ns) 5.533 ns LCD_RW 2 PIN PIN_K4 0 " "Info: 2: + IC(2.901 ns) + CELL(2.632 ns) = 5.533 ns; Loc. = PIN_K4; Fanout = 0; PIN Node = 'LCD_RW'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.533 ns" { tutor2:inst1|LCD_Display:inst1|LCD_RW_INT LCD_RW } "NODE_NAME" } } { "FinalProject.bdf" "" { Schematic "E:/Final318KendraYu/FinalProject.bdf" { { 496 552 728 512 "LCD_RW" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.632 ns ( 47.57 % ) " "Info: Total cell delay = 2.632 ns ( 47.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.901 ns ( 52.43 % ) " "Info: Total interconnect delay = 2.901 ns ( 52.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.533 ns" { tutor2:inst1|LCD_Display:inst1|LCD_RW_INT LCD_RW } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.533 ns" { tutor2:inst1|LCD_Display:inst1|LCD_RW_INT {} LCD_RW {} } { 0.000ns 2.901ns } { 0.000ns 2.632ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.923 ns" { CLOCK_50 tutor2:inst1|LCD_Display:inst1|CLK_400HZ tutor2:inst1|LCD_Display:inst1|CLK_400HZ~clkctrl tutor2:inst1|LCD_Display:inst1|LCD_RW_INT } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.923 ns" { CLOCK_50 {} CLOCK_50~combout {} tutor2:inst1|LCD_Display:inst1|CLK_400HZ {} tutor2:inst1|LCD_Display:inst1|CLK_400HZ~clkctrl {} tutor2:inst1|LCD_Display:inst1|LCD_RW_INT {} } { 0.000ns 0.000ns 1.449ns 3.159ns 0.992ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.533 ns" { tutor2:inst1|LCD_Display:inst1|LCD_RW_INT LCD_RW } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.533 ns" { tutor2:inst1|LCD_Display:inst1|LCD_RW_INT {} LCD_RW {} } { 0.000ns 2.901ns } { 0.000ns 2.632ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "tutor2:inst1\|delayen:inst17\|state.s0 SW\[3\] CLOCK_50 3.692 ns register " "Info: th for register \"tutor2:inst1\|delayen:inst17\|state.s0\" (data pin = \"SW\[3\]\", clock pin = \"CLOCK_50\") is 3.692 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 6.603 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 6.603 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 13 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 13; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "FinalProject.bdf" "" { Schematic "E:/Final318KendraYu/FinalProject.bdf" { { 152 232 400 168 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.452 ns) + CELL(0.787 ns) 3.238 ns tutor2:inst1\|clk_div:inst7\|clock_1Hz 2 REG LCFF_X34_Y19_N1 1 " "Info: 2: + IC(1.452 ns) + CELL(0.787 ns) = 3.238 ns; Loc. = LCFF_X34_Y19_N1; Fanout = 1; REG Node = 'tutor2:inst1\|clk_div:inst7\|clock_1Hz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.239 ns" { CLOCK_50 tutor2:inst1|clk_div:inst7|clock_1Hz } "NODE_NAME" } } { "CLK_DIV.VHD" "" { Text "E:/Final318KendraYu/CLK_DIV.VHD" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.838 ns) + CELL(0.000 ns) 5.076 ns tutor2:inst1\|clk_div:inst7\|clock_1Hz~clkctrl 3 COMB CLKCTRL_G9 24 " "Info: 3: + IC(1.838 ns) + CELL(0.000 ns) = 5.076 ns; Loc. = CLKCTRL_G9; Fanout = 24; COMB Node = 'tutor2:inst1\|clk_div:inst7\|clock_1Hz~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.838 ns" { tutor2:inst1|clk_div:inst7|clock_1Hz tutor2:inst1|clk_div:inst7|clock_1Hz~clkctrl } "NODE_NAME" } } { "CLK_DIV.VHD" "" { Text "E:/Final318KendraYu/CLK_DIV.VHD" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.990 ns) + CELL(0.537 ns) 6.603 ns tutor2:inst1\|delayen:inst17\|state.s0 4 REG LCFF_X34_Y24_N1 2 " "Info: 4: + IC(0.990 ns) + CELL(0.537 ns) = 6.603 ns; Loc. = LCFF_X34_Y24_N1; Fanout = 2; REG Node = 'tutor2:inst1\|delayen:inst17\|state.s0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.527 ns" { tutor2:inst1|clk_div:inst7|clock_1Hz~clkctrl tutor2:inst1|delayen:inst17|state.s0 } "NODE_NAME" } } { "delayen.vhd" "" { Text "E:/Final318KendraYu/delayen.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 35.18 % ) " "Info: Total cell delay = 2.323 ns ( 35.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.280 ns ( 64.82 % ) " "Info: Total interconnect delay = 4.280 ns ( 64.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.603 ns" { CLOCK_50 tutor2:inst1|clk_div:inst7|clock_1Hz tutor2:inst1|clk_div:inst7|clock_1Hz~clkctrl tutor2:inst1|delayen:inst17|state.s0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.603 ns" { CLOCK_50 {} CLOCK_50~combout {} tutor2:inst1|clk_div:inst7|clock_1Hz {} tutor2:inst1|clk_div:inst7|clock_1Hz~clkctrl {} tutor2:inst1|delayen:inst17|state.s0 {} } { 0.000ns 0.000ns 1.452ns 1.838ns 0.990ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "delayen.vhd" "" { Text "E:/Final318KendraYu/delayen.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.177 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.177 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[3\] 1 PIN PIN_AE14 9 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AE14; Fanout = 9; PIN Node = 'SW\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[3] } "NODE_NAME" } } { "FinalProject.bdf" "" { Schematic "E:/Final318KendraYu/FinalProject.bdf" { { 480 96 264 496 "SW\[3\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.518 ns) + CELL(0.660 ns) 3.177 ns tutor2:inst1\|delayen:inst17\|state.s0 2 REG LCFF_X34_Y24_N1 2 " "Info: 2: + IC(1.518 ns) + CELL(0.660 ns) = 3.177 ns; Loc. = LCFF_X34_Y24_N1; Fanout = 2; REG Node = 'tutor2:inst1\|delayen:inst17\|state.s0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.178 ns" { SW[3] tutor2:inst1|delayen:inst17|state.s0 } "NODE_NAME" } } { "delayen.vhd" "" { Text "E:/Final318KendraYu/delayen.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.659 ns ( 52.22 % ) " "Info: Total cell delay = 1.659 ns ( 52.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.518 ns ( 47.78 % ) " "Info: Total interconnect delay = 1.518 ns ( 47.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.177 ns" { SW[3] tutor2:inst1|delayen:inst17|state.s0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.177 ns" { SW[3] {} SW[3]~combout {} tutor2:inst1|delayen:inst17|state.s0 {} } { 0.000ns 0.000ns 1.518ns } { 0.000ns 0.999ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.603 ns" { CLOCK_50 tutor2:inst1|clk_div:inst7|clock_1Hz tutor2:inst1|clk_div:inst7|clock_1Hz~clkctrl tutor2:inst1|delayen:inst17|state.s0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.603 ns" { CLOCK_50 {} CLOCK_50~combout {} tutor2:inst1|clk_div:inst7|clock_1Hz {} tutor2:inst1|clk_div:inst7|clock_1Hz~clkctrl {} tutor2:inst1|delayen:inst17|state.s0 {} } { 0.000ns 0.000ns 1.452ns 1.838ns 0.990ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.177 ns" { SW[3] tutor2:inst1|delayen:inst17|state.s0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.177 ns" { SW[3] {} SW[3]~combout {} tutor2:inst1|delayen:inst17|state.s0 {} } { 0.000ns 0.000ns 1.518ns } { 0.000ns 0.999ns 0.660ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 4 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "172 " "Info: Peak virtual memory: 172 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 29 15:31:15 2017 " "Info: Processing ended: Mon May 29 15:31:15 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Info: Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
