{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1556492819980 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556492819990 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 29 02:06:59 2019 " "Processing started: Mon Apr 29 02:06:59 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556492819990 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556492819990 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off de0nano_embedding -c de0nano_embedding " "Command: quartus_map --read_settings_files=on --write_settings_files=off de0nano_embedding -c de0nano_embedding" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556492819990 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1556492821320 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1556492821320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_singlecyclearm.v 1 1 " "Found 1 design units, including 1 entities, in source file test_singlecyclearm.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_singlecyclearm " "Found entity 1: test_singlecyclearm" {  } { { "test_singlecyclearm.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/test_singlecyclearm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556492831158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556492831158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_mux_4to1.v 1 1 " "Found 1 design units, including 1 entities, in source file test_mux_4to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_mux_4to1 " "Found entity 1: test_mux_4to1" {  } { { "test_mux_4to1.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/test_mux_4to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556492831167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556492831167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_mux_2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file test_mux_2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_mux_2to1 " "Found entity 1: test_mux_2to1" {  } { { "test_mux_2to1.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/test_mux_2to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556492831176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556492831176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_decoder_2to4.v 1 1 " "Found 1 design units, including 1 entities, in source file test_decoder_2to4.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_decoder_2to4 " "Found entity 1: test_decoder_2to4" {  } { { "test_decoder_2to4.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/test_decoder_2to4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556492831184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556492831184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_alu.v 1 1 " "Found 1 design units, including 1 entities, in source file test_alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_alu " "Found entity 1: test_alu" {  } { { "test_alu.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/test_alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556492831194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556492831194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlecyclearm.bdf 1 1 " "Found 1 design units, including 1 entities, in source file singlecyclearm.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 singlecyclearm " "Found entity 1: singlecyclearm" {  } { { "singlecyclearm.bdf" "" { Schematic "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/singlecyclearm.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556492831199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556492831199 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "singlearm_decoder_controller.v(27) " "Verilog HDL warning at singlearm_decoder_controller.v(27): extended using \"x\" or \"z\"" {  } { { "singlearm_decoder_controller.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/singlearm_decoder_controller.v" 27 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1556492831204 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "singlearm_decoder_controller.v(65) " "Verilog HDL warning at singlearm_decoder_controller.v(65): extended using \"x\" or \"z\"" {  } { { "singlearm_decoder_controller.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/singlearm_decoder_controller.v" 65 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1556492831205 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "singlearm_decoder_controller.v(69) " "Verilog HDL warning at singlearm_decoder_controller.v(69): extended using \"x\" or \"z\"" {  } { { "singlearm_decoder_controller.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/singlearm_decoder_controller.v" 69 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1556492831205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlearm_decoder_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file singlearm_decoder_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 singlearm_decoder_controller " "Found entity 1: singlearm_decoder_controller" {  } { { "singlearm_decoder_controller.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/singlearm_decoder_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556492831209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556492831209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlearm_conditional_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file singlearm_conditional_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 singlearm_conditional_controller " "Found entity 1: singlearm_conditional_controller" {  } { { "singlearm_conditional_controller.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/singlearm_conditional_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556492831218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556492831218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_reg_we.v 1 1 " "Found 1 design units, including 1 entities, in source file simple_reg_we.v" { { "Info" "ISGN_ENTITY_NAME" "1 simple_reg_we " "Found entity 1: simple_reg_we" {  } { { "simple_reg_we.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/simple_reg_we.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556492831227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556492831227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file simple_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 simple_reg " "Found entity 1: simple_reg" {  } { { "simple_reg.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/simple_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556492831237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556492831237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter_arm.v 1 1 " "Found 1 design units, including 1 entities, in source file shifter_arm.v" { { "Info" "ISGN_ENTITY_NAME" "1 shifter_arm " "Found entity 1: shifter_arm" {  } { { "shifter_arm.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/shifter_arm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556492831247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556492831247 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "shift_reg.v(10) " "Verilog HDL information at shift_reg.v(10): always construct contains both blocking and non-blocking assignments" {  } { { "shift_reg.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/shift_reg.v" 10 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1556492831252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_reg " "Found entity 1: shift_reg" {  } { { "shift_reg.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/shift_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556492831257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556492831257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerfile " "Found entity 1: registerfile" {  } { { "registerfile.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/registerfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556492831266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556492831266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556492831276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556492831276 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "pcreg.v(8) " "Verilog HDL warning at pcreg.v(8): extended using \"x\" or \"z\"" {  } { { "pcreg.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/pcreg.v" 8 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1556492831281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcreg.v 1 1 " "Found 1 design units, including 1 entities, in source file pcreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 pcreg " "Found entity 1: pcreg" {  } { { "pcreg.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/pcreg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556492831286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556492831286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_4to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4to1 " "Found entity 1: mux_4to1" {  } { { "mux_4to1.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/mux_4to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556492831295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556492831295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1 " "Found entity 1: mux_2to1" {  } { { "mux_2to1.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/mux_2to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556492831305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556492831305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instmem.v 1 1 " "Found 1 design units, including 1 entities, in source file instmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 instmem " "Found entity 1: instmem" {  } { { "instmem.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/instmem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556492831316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556492831316 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "extend.v(12) " "Verilog HDL warning at extend.v(12): extended using \"x\" or \"z\"" {  } { { "extend.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/extend.v" 12 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1556492831321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend.v 1 1 " "Found 1 design units, including 1 entities, in source file extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "extend.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/extend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556492831327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556492831327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deneme.bdf 1 1 " "Found 1 design units, including 1 entities, in source file deneme.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 deneme " "Found entity 1: deneme" {  } { { "deneme.bdf" "" { Schematic "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/deneme.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556492831332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556492831332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demultiplexer1_4.v 1 1 " "Found 1 design units, including 1 entities, in source file demultiplexer1_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 demultiplexer1_4 " "Found entity 1: demultiplexer1_4" {  } { { "demultiplexer1_4.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/demultiplexer1_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556492831343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556492831343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demultiplexer1_2.v 1 1 " "Found 1 design units, including 1 entities, in source file demultiplexer1_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 demultiplexer1_2 " "Found entity 1: demultiplexer1_2" {  } { { "demultiplexer1_2.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/demultiplexer1_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556492831354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556492831354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_2to4.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_2to4.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_2to4 " "Found entity 1: decoder_2to4" {  } { { "decoder_2to4.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/decoder_2to4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556492831365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556492831365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.bdf 1 1 " "Found 1 design units, including 1 entities, in source file datapath.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.bdf" "" { Schematic "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/datapath.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556492831370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556492831370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamem.v 1 1 " "Found 1 design units, including 1 entities, in source file datamem.v" { { "Info" "ISGN_ENTITY_NAME" "1 datamem " "Found entity 1: datamem" {  } { { "datamem.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/datamem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556492831381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556492831381 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "y Y control_unit.v(9) " "Verilog HDL Declaration information at control_unit.v(9): object \"y\" differs only in case from object \"Y\" in the same scope" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/control_unit.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556492831387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/control_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556492831394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556492831394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constant_value_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file constant_value_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 constant_value_generator " "Found entity 1: constant_value_generator" {  } { { "constant_value_generator.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/constant_value_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556492831405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556492831405 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "bit alu.v(13) " "Verilog HDL Declaration warning at alu.v(13): \"bit\" is SystemVerilog-2005 keyword" {  } { { "alu.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/alu.v" 13 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1556492831410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556492831417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556492831417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556492831428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556492831428 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "library.v " "Can't analyze file -- file library.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1556492831437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0nano_embedding.v 1 1 " "Found 1 design units, including 1 entities, in source file de0nano_embedding.v" { { "Info" "ISGN_ENTITY_NAME" "1 de0nano_embedding " "Found entity 1: de0nano_embedding" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/de0nano_embedding.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556492831448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556492831448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicycle.bdf 1 1 " "Found 1 design units, including 1 entities, in source file multicycle.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 multicycle " "Found entity 1: multicycle" {  } { { "multicycle.bdf" "" { Schematic "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multicycle.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556492831453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556492831453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datareg.v 1 1 " "Found 1 design units, including 1 entities, in source file datareg.v" { { "Info" "ISGN_ENTITY_NAME" "1 datareg " "Found entity 1: datareg" {  } { { "datareg.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/datareg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556492831465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556492831465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcountreg.v 1 1 " "Found 1 design units, including 1 entities, in source file pcountreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 pcountreg " "Found entity 1: pcountreg" {  } { { "pcountreg.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/pcountreg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556492831476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556492831476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemsematest.bdf 1 1 " "Found 1 design units, including 1 entities, in source file datamemsematest.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 datamemsematest " "Found entity 1: datamemsematest" {  } { { "datamemsematest.bdf" "" { Schematic "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/datamemsematest.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556492831481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556492831481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_multicyclearm.v 1 1 " "Found 1 design units, including 1 entities, in source file test_multicyclearm.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_multicyclearm " "Found entity 1: test_multicyclearm" {  } { { "test_multicyclearm.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/test_multicyclearm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556492831497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556492831497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multi_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file multi_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 multi_controller " "Found entity 1: multi_controller" {  } { { "multi_controller.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multi_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556492831509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556492831509 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "resetpc test_multicyclearm.v(13) " "Verilog HDL Implicit Net warning at test_multicyclearm.v(13): created implicit net for \"resetpc\"" {  } { { "test_multicyclearm.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/test_multicyclearm.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556492831509 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "zeroflag test_multicyclearm.v(14) " "Verilog HDL Implicit Net warning at test_multicyclearm.v(14): created implicit net for \"zeroflag\"" {  } { { "test_multicyclearm.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/test_multicyclearm.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556492831509 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "aluin1 test_multicyclearm.v(15) " "Verilog HDL Implicit Net warning at test_multicyclearm.v(15): created implicit net for \"aluin1\"" {  } { { "test_multicyclearm.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/test_multicyclearm.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556492831509 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "aluin2 test_multicyclearm.v(16) " "Verilog HDL Implicit Net warning at test_multicyclearm.v(16): created implicit net for \"aluin2\"" {  } { { "test_multicyclearm.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/test_multicyclearm.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556492831509 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r3 test_multicyclearm.v(22) " "Verilog HDL Implicit Net warning at test_multicyclearm.v(22): created implicit net for \"r3\"" {  } { { "test_multicyclearm.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/test_multicyclearm.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556492831509 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "regyolu test_multicyclearm.v(27) " "Verilog HDL Implicit Net warning at test_multicyclearm.v(27): created implicit net for \"regyolu\"" {  } { { "test_multicyclearm.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/test_multicyclearm.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556492831509 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "shiftercontrol test_multicyclearm.v(28) " "Verilog HDL Implicit Net warning at test_multicyclearm.v(28): created implicit net for \"shiftercontrol\"" {  } { { "test_multicyclearm.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/test_multicyclearm.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556492831509 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "shifterin test_multicyclearm.v(29) " "Verilog HDL Implicit Net warning at test_multicyclearm.v(29): created implicit net for \"shifterin\"" {  } { { "test_multicyclearm.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/test_multicyclearm.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556492831509 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "shifterout test_multicyclearm.v(30) " "Verilog HDL Implicit Net warning at test_multicyclearm.v(30): created implicit net for \"shifterout\"" {  } { { "test_multicyclearm.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/test_multicyclearm.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556492831509 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "shiftselectout test_multicyclearm.v(31) " "Verilog HDL Implicit Net warning at test_multicyclearm.v(31): created implicit net for \"shiftselectout\"" {  } { { "test_multicyclearm.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/test_multicyclearm.v" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556492831510 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "test_multicyclearm " "Elaborating entity \"test_multicyclearm\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1556492831605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicycle multicycle:DUT " "Elaborating entity \"multicycle\" for hierarchy \"multicycle:DUT\"" {  } { { "test_multicyclearm.v" "DUT" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/test_multicyclearm.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556492831633 ""}
{ "Warning" "WGDFX_PINS_OVERLAP_WARNING" "regadres1\[2..0\] " "Pin \"regadres1\[2..0\]\" overlaps another pin, block, or symbol" {  } { { "multicycle.bdf" "" { Schematic "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multicycle.bdf" { { 88 968 1144 104 "regadres1\[2..0\]" "" } } } }  } 0 275012 "Pin \"%1!s!\" overlaps another pin, block, or symbol" 0 0 "Analysis & Synthesis" 0 -1 1556492831634 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "constant_value_generator inst9 " "Block or symbol \"constant_value_generator\" of instance \"inst9\" overlaps another block or symbol" {  } { { "multicycle.bdf" "" { Schematic "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multicycle.bdf" { { 152 2568 2760 232 "inst9" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1556492831634 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "alu inst21 " "Block or symbol \"alu\" of instance \"inst21\" overlaps another block or symbol" {  } { { "multicycle.bdf" "" { Schematic "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multicycle.bdf" { { 152 2200 2392 296 "inst21" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1556492831634 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "registerfile inst11 " "Block or symbol \"registerfile\" of instance \"inst11\" overlaps another block or symbol" {  } { { "multicycle.bdf" "" { Schematic "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multicycle.bdf" { { 144 1072 1256 320 "inst11" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1556492831634 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "simple_reg inst3 " "Block or symbol \"simple_reg\" of instance \"inst3\" overlaps another block or symbol" {  } { { "multicycle.bdf" "" { Schematic "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multicycle.bdf" { { -264 576 760 -152 "inst3" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1556492831634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu multicycle:DUT\|alu:inst21 " "Elaborating entity \"alu\" for hierarchy \"multicycle:DUT\|alu:inst21\"" {  } { { "multicycle.bdf" "inst21" { Schematic "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multicycle.bdf" { { 152 2200 2392 296 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556492831641 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "negative_output alu.v(10) " "Verilog HDL or VHDL warning at alu.v(10): object \"negative_output\" assigned a value but never read" {  } { { "alu.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/alu.v" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556492831642 "|multicycle|alu:inst21"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bit alu.v(13) " "Verilog HDL or VHDL warning at alu.v(13): object \"bit\" assigned a value but never read" {  } { { "alu.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/alu.v" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556492831642 "|multicycle|alu:inst21"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(25) " "Verilog HDL assignment warning at alu.v(25): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/alu.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556492831642 "|multicycle|alu:inst21"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 alu.v(40) " "Verilog HDL assignment warning at alu.v(40): truncated value with size 32 to match size of target (9)" {  } { { "alu.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/alu.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556492831642 "|multicycle|alu:inst21"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(41) " "Verilog HDL assignment warning at alu.v(41): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/alu.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556492831642 "|multicycle|alu:inst21"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(59) " "Verilog HDL assignment warning at alu.v(59): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/alu.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556492831642 "|multicycle|alu:inst21"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(72) " "Verilog HDL assignment warning at alu.v(72): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/alu.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556492831642 "|multicycle|alu:inst21"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(85) " "Verilog HDL assignment warning at alu.v(85): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/alu.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556492831642 "|multicycle|alu:inst21"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(98) " "Verilog HDL assignment warning at alu.v(98): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/alu.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556492831642 "|multicycle|alu:inst21"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(111) " "Verilog HDL assignment warning at alu.v(111): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/alu.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556492831642 "|multicycle|alu:inst21"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "co alu.v(21) " "Verilog HDL Always Construct warning at alu.v(21): inferring latch(es) for variable \"co\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/alu.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1556492831642 "|multicycle|alu:inst21"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ovf alu.v(21) " "Verilog HDL Always Construct warning at alu.v(21): inferring latch(es) for variable \"ovf\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/alu.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1556492831642 "|multicycle|alu:inst21"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "z alu.v(21) " "Verilog HDL Always Construct warning at alu.v(21): inferring latch(es) for variable \"z\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/alu.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1556492831643 "|multicycle|alu:inst21"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "n alu.v(21) " "Verilog HDL Always Construct warning at alu.v(21): inferring latch(es) for variable \"n\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/alu.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1556492831643 "|multicycle|alu:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n alu.v(21) " "Inferred latch for \"n\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556492831643 "|multicycle|alu:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z alu.v(21) " "Inferred latch for \"z\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556492831643 "|multicycle|alu:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ovf alu.v(21) " "Inferred latch for \"ovf\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556492831643 "|multicycle|alu:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "co alu.v(21) " "Inferred latch for \"co\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556492831643 "|multicycle|alu:inst21"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1 multicycle:DUT\|mux_2to1:inst17 " "Elaborating entity \"mux_2to1\" for hierarchy \"multicycle:DUT\|mux_2to1:inst17\"" {  } { { "multicycle.bdf" "inst17" { Schematic "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multicycle.bdf" { { 104 1824 2008 216 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556492831649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multi_controller multicycle:DUT\|multi_controller:inst1 " "Elaborating entity \"multi_controller\" for hierarchy \"multicycle:DUT\|multi_controller:inst1\"" {  } { { "multicycle.bdf" "inst1" { Schematic "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multicycle.bdf" { { -344 848 1056 -104 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556492831656 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Opcode multi_controller.v(119) " "Verilog HDL Always Construct warning at multi_controller.v(119): variable \"Opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "multi_controller.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multi_controller.v" 119 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1556492831658 "|multicycle|multi_controller:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Opcode multi_controller.v(126) " "Verilog HDL Always Construct warning at multi_controller.v(126): variable \"Opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "multi_controller.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multi_controller.v" 126 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1556492831658 "|multicycle|multi_controller:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Opcode multi_controller.v(134) " "Verilog HDL Always Construct warning at multi_controller.v(134): variable \"Opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "multi_controller.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multi_controller.v" 134 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1556492831658 "|multicycle|multi_controller:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Opcode multi_controller.v(142) " "Verilog HDL Always Construct warning at multi_controller.v(142): variable \"Opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "multi_controller.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multi_controller.v" 142 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1556492831658 "|multicycle|multi_controller:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Opcode multi_controller.v(145) " "Verilog HDL Always Construct warning at multi_controller.v(145): variable \"Opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "multi_controller.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multi_controller.v" 145 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1556492831658 "|multicycle|multi_controller:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Opcode multi_controller.v(150) " "Verilog HDL Always Construct warning at multi_controller.v(150): variable \"Opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "multi_controller.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multi_controller.v" 150 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1556492831658 "|multicycle|multi_controller:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Opcode multi_controller.v(155) " "Verilog HDL Always Construct warning at multi_controller.v(155): variable \"Opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "multi_controller.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multi_controller.v" 155 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1556492831658 "|multicycle|multi_controller:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Opcode multi_controller.v(208) " "Verilog HDL Always Construct warning at multi_controller.v(208): variable \"Opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "multi_controller.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multi_controller.v" 208 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1556492831658 "|multicycle|multi_controller:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Opcode multi_controller.v(212) " "Verilog HDL Always Construct warning at multi_controller.v(212): variable \"Opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "multi_controller.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multi_controller.v" 212 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1556492831658 "|multicycle|multi_controller:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Opcode multi_controller.v(216) " "Verilog HDL Always Construct warning at multi_controller.v(216): variable \"Opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "multi_controller.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multi_controller.v" 216 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1556492831658 "|multicycle|multi_controller:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Opcode multi_controller.v(220) " "Verilog HDL Always Construct warning at multi_controller.v(220): variable \"Opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "multi_controller.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multi_controller.v" 220 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1556492831658 "|multicycle|multi_controller:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Opcode multi_controller.v(224) " "Verilog HDL Always Construct warning at multi_controller.v(224): variable \"Opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "multi_controller.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multi_controller.v" 224 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1556492831658 "|multicycle|multi_controller:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Opcode multi_controller.v(228) " "Verilog HDL Always Construct warning at multi_controller.v(228): variable \"Opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "multi_controller.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multi_controller.v" 228 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1556492831658 "|multicycle|multi_controller:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Opcode multi_controller.v(232) " "Verilog HDL Always Construct warning at multi_controller.v(232): variable \"Opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "multi_controller.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multi_controller.v" 232 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1556492831658 "|multicycle|multi_controller:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Opcode multi_controller.v(236) " "Verilog HDL Always Construct warning at multi_controller.v(236): variable \"Opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "multi_controller.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multi_controller.v" 236 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1556492831658 "|multicycle|multi_controller:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Opcode multi_controller.v(278) " "Verilog HDL Always Construct warning at multi_controller.v(278): variable \"Opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "multi_controller.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multi_controller.v" 278 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1556492831658 "|multicycle|multi_controller:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Opcode multi_controller.v(286) " "Verilog HDL Always Construct warning at multi_controller.v(286): variable \"Opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "multi_controller.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multi_controller.v" 286 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1556492831658 "|multicycle|multi_controller:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Opcode multi_controller.v(294) " "Verilog HDL Always Construct warning at multi_controller.v(294): variable \"Opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "multi_controller.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multi_controller.v" 294 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1556492831658 "|multicycle|multi_controller:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Opcode multi_controller.v(302) " "Verilog HDL Always Construct warning at multi_controller.v(302): variable \"Opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "multi_controller.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multi_controller.v" 302 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1556492831658 "|multicycle|multi_controller:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "zero multi_controller.v(304) " "Verilog HDL Always Construct warning at multi_controller.v(304): variable \"zero\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "multi_controller.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multi_controller.v" 304 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1556492831658 "|multicycle|multi_controller:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Opcode multi_controller.v(320) " "Verilog HDL Always Construct warning at multi_controller.v(320): variable \"Opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "multi_controller.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multi_controller.v" 320 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1556492831658 "|multicycle|multi_controller:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Opcode multi_controller.v(328) " "Verilog HDL Always Construct warning at multi_controller.v(328): variable \"Opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "multi_controller.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multi_controller.v" 328 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1556492831659 "|multicycle|multi_controller:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Opcode multi_controller.v(336) " "Verilog HDL Always Construct warning at multi_controller.v(336): variable \"Opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "multi_controller.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multi_controller.v" 336 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1556492831659 "|multicycle|multi_controller:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Opcode multi_controller.v(355) " "Verilog HDL Always Construct warning at multi_controller.v(355): variable \"Opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "multi_controller.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multi_controller.v" 355 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1556492831659 "|multicycle|multi_controller:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Opcode multi_controller.v(361) " "Verilog HDL Always Construct warning at multi_controller.v(361): variable \"Opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "multi_controller.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multi_controller.v" 361 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1556492831659 "|multicycle|multi_controller:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Opcode multi_controller.v(367) " "Verilog HDL Always Construct warning at multi_controller.v(367): variable \"Opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "multi_controller.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multi_controller.v" 367 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1556492831659 "|multicycle|multi_controller:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Opcode multi_controller.v(373) " "Verilog HDL Always Construct warning at multi_controller.v(373): variable \"Opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "multi_controller.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multi_controller.v" 373 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1556492831659 "|multicycle|multi_controller:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Opcode multi_controller.v(379) " "Verilog HDL Always Construct warning at multi_controller.v(379): variable \"Opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "multi_controller.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multi_controller.v" 379 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1556492831659 "|multicycle|multi_controller:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state multi_controller.v(66) " "Verilog HDL Always Construct warning at multi_controller.v(66): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "multi_controller.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multi_controller.v" 66 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1556492831659 "|multicycle|multi_controller:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "adrsrc multi_controller.v(66) " "Verilog HDL Always Construct warning at multi_controller.v(66): inferring latch(es) for variable \"adrsrc\", which holds its previous value in one or more paths through the always construct" {  } { { "multi_controller.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multi_controller.v" 66 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1556492831659 "|multicycle|multi_controller:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alucontrol multi_controller.v(66) " "Verilog HDL Always Construct warning at multi_controller.v(66): inferring latch(es) for variable \"alucontrol\", which holds its previous value in one or more paths through the always construct" {  } { { "multi_controller.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multi_controller.v" 66 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1556492831659 "|multicycle|multi_controller:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alusrcb multi_controller.v(66) " "Verilog HDL Always Construct warning at multi_controller.v(66): inferring latch(es) for variable \"alusrcb\", which holds its previous value in one or more paths through the always construct" {  } { { "multi_controller.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multi_controller.v" 66 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1556492831659 "|multicycle|multi_controller:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alusrca multi_controller.v(66) " "Verilog HDL Always Construct warning at multi_controller.v(66): inferring latch(es) for variable \"alusrca\", which holds its previous value in one or more paths through the always construct" {  } { { "multi_controller.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multi_controller.v" 66 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1556492831659 "|multicycle|multi_controller:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "regwrite multi_controller.v(66) " "Verilog HDL Always Construct warning at multi_controller.v(66): inferring latch(es) for variable \"regwrite\", which holds its previous value in one or more paths through the always construct" {  } { { "multi_controller.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multi_controller.v" 66 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1556492831659 "|multicycle|multi_controller:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "irwrite multi_controller.v(66) " "Verilog HDL Always Construct warning at multi_controller.v(66): inferring latch(es) for variable \"irwrite\", which holds its previous value in one or more paths through the always construct" {  } { { "multi_controller.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multi_controller.v" 66 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1556492831659 "|multicycle|multi_controller:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "resultsrc multi_controller.v(66) " "Verilog HDL Always Construct warning at multi_controller.v(66): inferring latch(es) for variable \"resultsrc\", which holds its previous value in one or more paths through the always construct" {  } { { "multi_controller.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multi_controller.v" 66 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1556492831659 "|multicycle|multi_controller:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "memwrite multi_controller.v(66) " "Verilog HDL Always Construct warning at multi_controller.v(66): inferring latch(es) for variable \"memwrite\", which holds its previous value in one or more paths through the always construct" {  } { { "multi_controller.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multi_controller.v" 66 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1556492831659 "|multicycle|multi_controller:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pcwrite multi_controller.v(66) " "Verilog HDL Always Construct warning at multi_controller.v(66): inferring latch(es) for variable \"pcwrite\", which holds its previous value in one or more paths through the always construct" {  } { { "multi_controller.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multi_controller.v" 66 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1556492831659 "|multicycle|multi_controller:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "shifter multi_controller.v(66) " "Verilog HDL Always Construct warning at multi_controller.v(66): inferring latch(es) for variable \"shifter\", which holds its previous value in one or more paths through the always construct" {  } { { "multi_controller.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multi_controller.v" 66 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1556492831659 "|multicycle|multi_controller:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "shiftop multi_controller.v(66) " "Verilog HDL Always Construct warning at multi_controller.v(66): inferring latch(es) for variable \"shiftop\", which holds its previous value in one or more paths through the always construct" {  } { { "multi_controller.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multi_controller.v" 66 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1556492831659 "|multicycle|multi_controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shiftop multi_controller.v(87) " "Inferred latch for \"shiftop\" at multi_controller.v(87)" {  } { { "multi_controller.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multi_controller.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556492831659 "|multicycle|multi_controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shifter\[0\] multi_controller.v(87) " "Inferred latch for \"shifter\[0\]\" at multi_controller.v(87)" {  } { { "multi_controller.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multi_controller.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556492831659 "|multicycle|multi_controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shifter\[1\] multi_controller.v(87) " "Inferred latch for \"shifter\[1\]\" at multi_controller.v(87)" {  } { { "multi_controller.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multi_controller.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556492831659 "|multicycle|multi_controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shifter\[2\] multi_controller.v(87) " "Inferred latch for \"shifter\[2\]\" at multi_controller.v(87)" {  } { { "multi_controller.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multi_controller.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556492831659 "|multicycle|multi_controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pcwrite multi_controller.v(87) " "Inferred latch for \"pcwrite\" at multi_controller.v(87)" {  } { { "multi_controller.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multi_controller.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556492831659 "|multicycle|multi_controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memwrite multi_controller.v(87) " "Inferred latch for \"memwrite\" at multi_controller.v(87)" {  } { { "multi_controller.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multi_controller.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556492831659 "|multicycle|multi_controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultsrc\[0\] multi_controller.v(87) " "Inferred latch for \"resultsrc\[0\]\" at multi_controller.v(87)" {  } { { "multi_controller.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multi_controller.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556492831659 "|multicycle|multi_controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultsrc\[1\] multi_controller.v(87) " "Inferred latch for \"resultsrc\[1\]\" at multi_controller.v(87)" {  } { { "multi_controller.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multi_controller.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556492831659 "|multicycle|multi_controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irwrite multi_controller.v(87) " "Inferred latch for \"irwrite\" at multi_controller.v(87)" {  } { { "multi_controller.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multi_controller.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556492831660 "|multicycle|multi_controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regwrite multi_controller.v(87) " "Inferred latch for \"regwrite\" at multi_controller.v(87)" {  } { { "multi_controller.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multi_controller.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556492831660 "|multicycle|multi_controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alusrca multi_controller.v(87) " "Inferred latch for \"alusrca\" at multi_controller.v(87)" {  } { { "multi_controller.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multi_controller.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556492831660 "|multicycle|multi_controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alusrcb multi_controller.v(87) " "Inferred latch for \"alusrcb\" at multi_controller.v(87)" {  } { { "multi_controller.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multi_controller.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556492831660 "|multicycle|multi_controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alucontrol\[0\] multi_controller.v(87) " "Inferred latch for \"alucontrol\[0\]\" at multi_controller.v(87)" {  } { { "multi_controller.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multi_controller.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556492831660 "|multicycle|multi_controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alucontrol\[1\] multi_controller.v(87) " "Inferred latch for \"alucontrol\[1\]\" at multi_controller.v(87)" {  } { { "multi_controller.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multi_controller.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556492831660 "|multicycle|multi_controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alucontrol\[2\] multi_controller.v(87) " "Inferred latch for \"alucontrol\[2\]\" at multi_controller.v(87)" {  } { { "multi_controller.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multi_controller.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556492831660 "|multicycle|multi_controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adrsrc multi_controller.v(87) " "Inferred latch for \"adrsrc\" at multi_controller.v(87)" {  } { { "multi_controller.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multi_controller.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556492831660 "|multicycle|multi_controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S14 multi_controller.v(87) " "Inferred latch for \"next_state.S14\" at multi_controller.v(87)" {  } { { "multi_controller.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multi_controller.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556492831660 "|multicycle|multi_controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S12 multi_controller.v(87) " "Inferred latch for \"next_state.S12\" at multi_controller.v(87)" {  } { { "multi_controller.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multi_controller.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556492831660 "|multicycle|multi_controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S11 multi_controller.v(87) " "Inferred latch for \"next_state.S11\" at multi_controller.v(87)" {  } { { "multi_controller.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multi_controller.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556492831660 "|multicycle|multi_controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S10 multi_controller.v(87) " "Inferred latch for \"next_state.S10\" at multi_controller.v(87)" {  } { { "multi_controller.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multi_controller.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556492831660 "|multicycle|multi_controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S8 multi_controller.v(87) " "Inferred latch for \"next_state.S8\" at multi_controller.v(87)" {  } { { "multi_controller.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multi_controller.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556492831660 "|multicycle|multi_controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S7 multi_controller.v(87) " "Inferred latch for \"next_state.S7\" at multi_controller.v(87)" {  } { { "multi_controller.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multi_controller.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556492831660 "|multicycle|multi_controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S6 multi_controller.v(87) " "Inferred latch for \"next_state.S6\" at multi_controller.v(87)" {  } { { "multi_controller.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multi_controller.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556492831660 "|multicycle|multi_controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S3 multi_controller.v(87) " "Inferred latch for \"next_state.S3\" at multi_controller.v(87)" {  } { { "multi_controller.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multi_controller.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556492831660 "|multicycle|multi_controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S2 multi_controller.v(87) " "Inferred latch for \"next_state.S2\" at multi_controller.v(87)" {  } { { "multi_controller.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multi_controller.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556492831660 "|multicycle|multi_controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S1 multi_controller.v(87) " "Inferred latch for \"next_state.S1\" at multi_controller.v(87)" {  } { { "multi_controller.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multi_controller.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556492831660 "|multicycle|multi_controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S0 multi_controller.v(87) " "Inferred latch for \"next_state.S0\" at multi_controller.v(87)" {  } { { "multi_controller.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multi_controller.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556492831660 "|multicycle|multi_controller:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "constant_value_generator multicycle:DUT\|constant_value_generator:inst2 " "Elaborating entity \"constant_value_generator\" for hierarchy \"multicycle:DUT\|constant_value_generator:inst2\"" {  } { { "multicycle.bdf" "inst2" { Schematic "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multicycle.bdf" { { -328 464 656 -248 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556492831667 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 constant_value_generator.v(3) " "Verilog HDL assignment warning at constant_value_generator.v(3): truncated value with size 32 to match size of target (1)" {  } { { "constant_value_generator.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/constant_value_generator.v" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556492831668 "|multicycle|constant_value_generator:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_reg multicycle:DUT\|simple_reg:inst3 " "Elaborating entity \"simple_reg\" for hierarchy \"multicycle:DUT\|simple_reg:inst3\"" {  } { { "multicycle.bdf" "inst3" { Schematic "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multicycle.bdf" { { -264 576 760 -152 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556492831672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcreg multicycle:DUT\|pcreg:inst7 " "Elaborating entity \"pcreg\" for hierarchy \"multicycle:DUT\|pcreg:inst7\"" {  } { { "multicycle.bdf" "inst7" { Schematic "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multicycle.bdf" { { 120 656 816 232 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556492831677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datamem multicycle:DUT\|datamem:inst4 " "Elaborating entity \"datamem\" for hierarchy \"multicycle:DUT\|datamem:inst4\"" {  } { { "multicycle.bdf" "inst4" { Schematic "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multicycle.bdf" { { 136 360 520 248 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556492831682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcountreg multicycle:DUT\|pcountreg:inst " "Elaborating entity \"pcountreg\" for hierarchy \"multicycle:DUT\|pcountreg:inst\"" {  } { { "multicycle.bdf" "inst" { Schematic "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multicycle.bdf" { { 136 -48 104 248 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556492831692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4to1 multicycle:DUT\|mux_4to1:inst22 " "Elaborating entity \"mux_4to1\" for hierarchy \"multicycle:DUT\|mux_4to1:inst22\"" {  } { { "multicycle.bdf" "inst22" { Schematic "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multicycle.bdf" { { 152 3024 3208 296 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556492831699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datareg multicycle:DUT\|datareg:inst18 " "Elaborating entity \"datareg\" for hierarchy \"multicycle:DUT\|datareg:inst18\"" {  } { { "multicycle.bdf" "inst18" { Schematic "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multicycle.bdf" { { 120 2800 2952 232 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556492831705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "constant_value_generator multicycle:DUT\|constant_value_generator:inst9 " "Elaborating entity \"constant_value_generator\" for hierarchy \"multicycle:DUT\|constant_value_generator:inst9\"" {  } { { "multicycle.bdf" "inst9" { Schematic "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multicycle.bdf" { { 152 2568 2760 232 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556492831712 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 constant_value_generator.v(3) " "Verilog HDL assignment warning at constant_value_generator.v(3): truncated value with size 32 to match size of target (1)" {  } { { "constant_value_generator.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/constant_value_generator.v" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556492831713 "|multicycle|constant_value_generator:inst9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerfile multicycle:DUT\|registerfile:inst11 " "Elaborating entity \"registerfile\" for hierarchy \"multicycle:DUT\|registerfile:inst11\"" {  } { { "multicycle.bdf" "inst11" { Schematic "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multicycle.bdf" { { 144 1072 1256 320 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556492831727 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "regs registerfile.v(9) " "Verilog HDL warning at registerfile.v(9): initial value for variable regs should be constant" {  } { { "registerfile.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/registerfile.v" 9 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1556492831729 "|multicycle|registerfile:inst11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter_arm multicycle:DUT\|shifter_arm:inst23 " "Elaborating entity \"shifter_arm\" for hierarchy \"multicycle:DUT\|shifter_arm:inst23\"" {  } { { "multicycle.bdf" "inst23" { Schematic "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multicycle.bdf" { { -16 1272 1448 64 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556492831746 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out shifter_arm.v(9) " "Verilog HDL Always Construct warning at shifter_arm.v(9): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "shifter_arm.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/shifter_arm.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1556492831747 "|multicycle|shifter_arm:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] shifter_arm.v(12) " "Inferred latch for \"out\[0\]\" at shifter_arm.v(12)" {  } { { "shifter_arm.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/shifter_arm.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556492831747 "|multicycle|shifter_arm:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] shifter_arm.v(12) " "Inferred latch for \"out\[1\]\" at shifter_arm.v(12)" {  } { { "shifter_arm.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/shifter_arm.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556492831748 "|multicycle|shifter_arm:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] shifter_arm.v(12) " "Inferred latch for \"out\[2\]\" at shifter_arm.v(12)" {  } { { "shifter_arm.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/shifter_arm.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556492831748 "|multicycle|shifter_arm:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] shifter_arm.v(12) " "Inferred latch for \"out\[3\]\" at shifter_arm.v(12)" {  } { { "shifter_arm.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/shifter_arm.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556492831748 "|multicycle|shifter_arm:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] shifter_arm.v(12) " "Inferred latch for \"out\[4\]\" at shifter_arm.v(12)" {  } { { "shifter_arm.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/shifter_arm.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556492831748 "|multicycle|shifter_arm:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] shifter_arm.v(12) " "Inferred latch for \"out\[5\]\" at shifter_arm.v(12)" {  } { { "shifter_arm.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/shifter_arm.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556492831748 "|multicycle|shifter_arm:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] shifter_arm.v(12) " "Inferred latch for \"out\[6\]\" at shifter_arm.v(12)" {  } { { "shifter_arm.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/shifter_arm.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556492831748 "|multicycle|shifter_arm:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] shifter_arm.v(12) " "Inferred latch for \"out\[7\]\" at shifter_arm.v(12)" {  } { { "shifter_arm.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/shifter_arm.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556492831748 "|multicycle|shifter_arm:inst23"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "constant_value_generator multicycle:DUT\|constant_value_generator:inst20 " "Elaborating entity \"constant_value_generator\" for hierarchy \"multicycle:DUT\|constant_value_generator:inst20\"" {  } { { "multicycle.bdf" "inst20" { Schematic "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multicycle.bdf" { { 376 1560 1752 456 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556492831767 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 constant_value_generator.v(3) " "Verilog HDL assignment warning at constant_value_generator.v(3): truncated value with size 32 to match size of target (8)" {  } { { "constant_value_generator.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/constant_value_generator.v" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556492831768 "|multicycle|constant_value_generator:inst20"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 DUT 1 8 " "Port \"ordered port 3\" on the entity instantiation of \"DUT\" is connected to a signal of width 1. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "test_multicyclearm.v" "DUT" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/test_multicyclearm.v" 32 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1556492831811 "|test_multicyclearm|multicycle:DUT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 4 DUT 1 8 " "Port \"ordered port 4\" on the entity instantiation of \"DUT\" is connected to a signal of width 1. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "test_multicyclearm.v" "DUT" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/test_multicyclearm.v" 32 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1556492831811 "|test_multicyclearm|multicycle:DUT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 10 DUT 1 8 " "Port \"ordered port 10\" on the entity instantiation of \"DUT\" is connected to a signal of width 1. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "test_multicyclearm.v" "DUT" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/test_multicyclearm.v" 32 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1556492831811 "|test_multicyclearm|multicycle:DUT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 15 DUT 1 8 " "Port \"ordered port 15\" on the entity instantiation of \"DUT\" is connected to a signal of width 1. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "test_multicyclearm.v" "DUT" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/test_multicyclearm.v" 32 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1556492831811 "|test_multicyclearm|multicycle:DUT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 16 DUT 1 3 " "Port \"ordered port 16\" on the entity instantiation of \"DUT\" is connected to a signal of width 1. The formal width of the signal in the module is 3.  The extra bits will be left dangling without any fan-out logic." {  } { { "test_multicyclearm.v" "DUT" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/test_multicyclearm.v" 32 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1556492831812 "|test_multicyclearm|multicycle:DUT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 17 DUT 1 8 " "Port \"ordered port 17\" on the entity instantiation of \"DUT\" is connected to a signal of width 1. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "test_multicyclearm.v" "DUT" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/test_multicyclearm.v" 32 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1556492831812 "|test_multicyclearm|multicycle:DUT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 18 DUT 1 8 " "Port \"ordered port 18\" on the entity instantiation of \"DUT\" is connected to a signal of width 1. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "test_multicyclearm.v" "DUT" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/test_multicyclearm.v" 32 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1556492831812 "|test_multicyclearm|multicycle:DUT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 19 DUT 1 8 " "Port \"ordered port 19\" on the entity instantiation of \"DUT\" is connected to a signal of width 1. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "test_multicyclearm.v" "DUT" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/test_multicyclearm.v" 32 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1556492831812 "|test_multicyclearm|multicycle:DUT"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "multicycle:DUT\|multi_controller:inst1\|next_state.S0_995 " "LATCH primitive \"multicycle:DUT\|multi_controller:inst1\|next_state.S0_995\" is permanently enabled" {  } { { "multi_controller.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multi_controller.v" 87 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1556492831998 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "multicycle:DUT\|multi_controller:inst1\|next_state.S1_976 " "LATCH primitive \"multicycle:DUT\|multi_controller:inst1\|next_state.S1_976\" is permanently enabled" {  } { { "multi_controller.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multi_controller.v" 87 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1556492831998 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "multicycle:DUT\|multi_controller:inst1\|next_state.S3_938 " "LATCH primitive \"multicycle:DUT\|multi_controller:inst1\|next_state.S3_938\" is permanently enabled" {  } { { "multi_controller.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multi_controller.v" 87 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1556492831998 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "multicycle:DUT\|multi_controller:inst1\|next_state.S6_919 " "LATCH primitive \"multicycle:DUT\|multi_controller:inst1\|next_state.S6_919\" is permanently enabled" {  } { { "multi_controller.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multi_controller.v" 87 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1556492831998 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "multicycle:DUT\|multi_controller:inst1\|next_state.S7_900 " "LATCH primitive \"multicycle:DUT\|multi_controller:inst1\|next_state.S7_900\" is permanently enabled" {  } { { "multi_controller.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multi_controller.v" 87 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1556492831998 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "multicycle:DUT\|multi_controller:inst1\|next_state.S8_881 " "LATCH primitive \"multicycle:DUT\|multi_controller:inst1\|next_state.S8_881\" is permanently enabled" {  } { { "multi_controller.v" "" { Text "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multi_controller.v" 87 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1556492831998 ""}
{ "Error" "ESGN_EMPTY_TOP_PARTITION" "" "Can't synthesize current design -- Top partition does not contain any logic" {  } {  } 0 12061 "Can't synthesize current design -- Top partition does not contain any logic" 0 0 "Analysis & Synthesis" 0 -1 1556492832160 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/de0nano_embedding.map.smsg " "Generated suppressed messages file C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/de0nano_embedding.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556492832324 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  91 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 91 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4737 " "Peak virtual memory: 4737 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556492832465 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Apr 29 02:07:12 2019 " "Processing ended: Mon Apr 29 02:07:12 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556492832465 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556492832465 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556492832465 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1556492832465 ""}
