

================================================================
== Vitis HLS Report for 'dut_Pipeline_Queue_loop_Edge_loop'
================================================================
* Date:           Sun Nov 13 17:17:49 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        betweenness.prj
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.416 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   268609|   268609|  0.894 ms|  0.894 ms|  268609|  268609|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- Queue_loop_Edge_loop  |   268607|   268607|        26|          2|          1|  134292|       yes|
        +------------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 27


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 27
* Pipeline : 1
  Pipeline-0 : II = 2, D = 27, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 29 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 30 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 31 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.38ns)   --->   "%store_ln0 = store i18 0, i18 %indvar_flatten"   --->   Operation 32 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 33 [1/1] (0.38ns)   --->   "%store_ln0 = store i12 0, i12 %j"   --->   Operation 33 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 34 [1/1] (0.38ns)   --->   "%store_ln0 = store i6 0, i6 %k"   --->   Operation 34 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body77"   --->   Operation 35 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.27>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i18 %indvar_flatten" [top.cpp:209]   --->   Operation 36 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.69ns)   --->   "%icmp_ln209 = icmp_eq  i18 %indvar_flatten_load, i18 134292" [top.cpp:209]   --->   Operation 37 'icmp' 'icmp_ln209' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.79ns)   --->   "%add_ln209_1 = add i18 %indvar_flatten_load, i18 1" [top.cpp:209]   --->   Operation 38 'add' 'add_ln209_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln209 = br i1 %icmp_ln209, void %for.inc155, void %Dequeue_loop.exitStub" [top.cpp:209]   --->   Operation 39 'br' 'br_ln209' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%k_load = load i6 %k" [top.cpp:217]   --->   Operation 40 'load' 'k_load' <Predicate = (!icmp_ln209)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%j_load = load i12 %j" [top.cpp:209]   --->   Operation 41 'load' 'j_load' <Predicate = (!icmp_ln209)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.74ns)   --->   "%add_ln209 = add i12 %j_load, i12 1" [top.cpp:209]   --->   Operation 42 'add' 'add_ln209' <Predicate = (!icmp_ln209)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.61ns)   --->   "%icmp_ln217 = icmp_eq  i6 %k_load, i6 38" [top.cpp:217]   --->   Operation 43 'icmp' 'icmp_ln217' <Predicate = (!icmp_ln209)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.29ns)   --->   "%select_ln209 = select i1 %icmp_ln217, i6 0, i6 %k_load" [top.cpp:209]   --->   Operation 44 'select' 'select_ln209' <Predicate = (!icmp_ln209)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.29ns)   --->   "%select_ln209_1 = select i1 %icmp_ln217, i12 %add_ln209, i12 %j_load" [top.cpp:209]   --->   Operation 45 'select' 'select_ln209_1' <Predicate = (!icmp_ln209)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln209 = zext i12 %select_ln209_1" [top.cpp:209]   --->   Operation 46 'zext' 'zext_ln209' <Predicate = (!icmp_ln209)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.61ns)   --->   "%icmp_ln227 = icmp_eq  i6 %select_ln209, i6 0" [top.cpp:227]   --->   Operation 47 'icmp' 'icmp_ln227' <Predicate = (!icmp_ln209)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln227 = br i1 %icmp_ln227, void %if.end100, void %if.then79" [top.cpp:227]   --->   Operation 48 'br' 'br_ln227' <Predicate = (!icmp_ln209)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%q_array_addr = getelementptr i16 %q_array, i64 0, i64 %zext_ln209" [top.cpp:209]   --->   Operation 49 'getelementptr' 'q_array_addr' <Predicate = (!icmp_ln209 & icmp_ln227)> <Delay = 0.00>
ST_2 : Operation 50 [2/2] (1.23ns)   --->   "%q_array_load = load i12 %q_array_addr" [top.cpp:228]   --->   Operation 50 'load' 'q_array_load' <Predicate = (!icmp_ln209 & icmp_ln227)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3534> <RAM>
ST_2 : Operation 51 [1/1] (0.38ns)   --->   "%store_ln217 = store i18 %add_ln209_1, i18 %indvar_flatten" [top.cpp:217]   --->   Operation 51 'store' 'store_ln217' <Predicate = (!icmp_ln209)> <Delay = 0.38>
ST_2 : Operation 52 [1/1] (0.38ns)   --->   "%store_ln217 = store i12 %select_ln209_1, i12 %j" [top.cpp:217]   --->   Operation 52 'store' 'store_ln217' <Predicate = (!icmp_ln209)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 1.97>
ST_3 : Operation 53 [1/2] (1.23ns)   --->   "%q_array_load = load i12 %q_array_addr" [top.cpp:228]   --->   Operation 53 'load' 'q_array_load' <Predicate = (!icmp_ln209 & icmp_ln227)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3534> <RAM>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln233 = trunc i16 %q_array_load" [top.cpp:233]   --->   Operation 54 'trunc' 'trunc_ln233' <Predicate = (!icmp_ln209 & icmp_ln227)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.74ns)   --->   "%add_ln233 = add i12 %trunc_ln233, i12 1" [top.cpp:233]   --->   Operation 55 'add' 'add_ln233' <Predicate = (!icmp_ln209 & icmp_ln227)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.70ns)   --->   "%k_1 = add i6 %select_ln209, i6 1" [top.cpp:217]   --->   Operation 56 'add' 'k_1' <Predicate = (!icmp_ln209)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.38ns)   --->   "%store_ln217 = store i6 %k_1, i6 %k" [top.cpp:217]   --->   Operation 57 'store' 'store_ln217' <Predicate = (!icmp_ln209)> <Delay = 0.38>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln217 = br void %for.body77" [top.cpp:217]   --->   Operation 58 'br' 'br_ln217' <Predicate = (!icmp_ln209)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.23>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%s_array_addr = getelementptr i16 %s_array, i64 0, i64 %zext_ln209" [top.cpp:209]   --->   Operation 59 'getelementptr' 's_array_addr' <Predicate = (icmp_ln227)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (1.23ns)   --->   "%store_ln229 = store i16 %q_array_load, i12 %s_array_addr" [top.cpp:229]   --->   Operation 60 'store' 'store_ln229' <Predicate = (icmp_ln227)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3534> <RAM>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln231 = zext i16 %q_array_load" [top.cpp:231]   --->   Operation 61 'zext' 'zext_ln231' <Predicate = (icmp_ln227)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%offset_buf_addr = getelementptr i16 %offset_buf, i64 0, i64 %zext_ln231" [top.cpp:231]   --->   Operation 62 'getelementptr' 'offset_buf_addr' <Predicate = (icmp_ln227)> <Delay = 0.00>
ST_4 : Operation 63 [2/2] (1.23ns)   --->   "%offset_buf_load = load i12 %offset_buf_addr" [top.cpp:231]   --->   Operation 63 'load' 'offset_buf_load' <Predicate = (icmp_ln227)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3534> <RAM>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln233 = zext i12 %add_ln233" [top.cpp:233]   --->   Operation 64 'zext' 'zext_ln233' <Predicate = (icmp_ln227)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%offset_buf_addr_1 = getelementptr i16 %offset_buf, i64 0, i64 %zext_ln233" [top.cpp:233]   --->   Operation 65 'getelementptr' 'offset_buf_addr_1' <Predicate = (icmp_ln227)> <Delay = 0.00>
ST_4 : Operation 66 [2/2] (1.23ns)   --->   "%offset_buf_load_1 = load i12 %offset_buf_addr_1" [top.cpp:233]   --->   Operation 66 'load' 'offset_buf_load_1' <Predicate = (icmp_ln227)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3534> <RAM>

State 5 <SV = 4> <Delay = 2.01>
ST_5 : Operation 67 [1/2] (1.23ns)   --->   "%offset_buf_load = load i12 %offset_buf_addr" [top.cpp:231]   --->   Operation 67 'load' 'offset_buf_load' <Predicate = (icmp_ln227)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3534> <RAM>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%store_ln231 = store i16 %offset_buf_load, i16 %base_edge" [top.cpp:231]   --->   Operation 68 'store' 'store_ln231' <Predicate = (icmp_ln227)> <Delay = 0.00>
ST_5 : Operation 69 [1/2] (1.23ns)   --->   "%offset_buf_load_1 = load i12 %offset_buf_addr_1" [top.cpp:233]   --->   Operation 69 'load' 'offset_buf_load_1' <Predicate = (icmp_ln227)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3534> <RAM>
ST_5 : Operation 70 [1/1] (0.78ns)   --->   "%sub_ln233 = sub i16 %offset_buf_load_1, i16 %offset_buf_load" [top.cpp:233]   --->   Operation 70 'sub' 'sub_ln233' <Predicate = (icmp_ln227)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%store_ln233 = store i16 %sub_ln233, i16 %num_edge" [top.cpp:233]   --->   Operation 71 'store' 'store_ln233' <Predicate = (icmp_ln227)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 2.03>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @Queue_loop_Edge_loop_str"   --->   Operation 72 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 134292, i64 134292, i64 134292"   --->   Operation 73 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln218 = zext i6 %select_ln209" [top.cpp:218]   --->   Operation 74 'zext' 'zext_ln218' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%specpipeline_ln218 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_21" [top.cpp:218]   --->   Operation 75 'specpipeline' 'specpipeline_ln218' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%specloopname_ln217 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [top.cpp:217]   --->   Operation 76 'specloopname' 'specloopname_ln217' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%dist_array_addr = getelementptr i16 %dist_array, i64 0, i64 %zext_ln231" [top.cpp:232]   --->   Operation 77 'getelementptr' 'dist_array_addr' <Predicate = (icmp_ln227)> <Delay = 0.00>
ST_6 : Operation 78 [2/2] (1.23ns)   --->   "%dist_array_load = load i12 %dist_array_addr" [top.cpp:232]   --->   Operation 78 'load' 'dist_array_load' <Predicate = (icmp_ln227)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3534> <RAM>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%num_edge_load = load i16 %num_edge" [top.cpp:237]   --->   Operation 79 'load' 'num_edge_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.67ns)   --->   "%icmp_ln237 = icmp_ult  i16 %zext_ln218, i16 %num_edge_load" [top.cpp:237]   --->   Operation 80 'icmp' 'icmp_ln237' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln237 = br i1 %icmp_ln237, void %for.inc152, void %if.then103" [top.cpp:237]   --->   Operation 81 'br' 'br_ln237' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%base_edge_load = load i16 %base_edge" [top.cpp:238]   --->   Operation 82 'load' 'base_edge_load' <Predicate = (icmp_ln237)> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.78ns)   --->   "%add_ln238 = add i16 %base_edge_load, i16 %zext_ln218" [top.cpp:238]   --->   Operation 83 'add' 'add_ln238' <Predicate = (icmp_ln237)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln239 = zext i16 %add_ln238" [top.cpp:239]   --->   Operation 84 'zext' 'zext_ln239' <Predicate = (icmp_ln237)> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%column_buf_addr = getelementptr i16 %column_buf, i64 0, i64 %zext_ln239" [top.cpp:239]   --->   Operation 85 'getelementptr' 'column_buf_addr' <Predicate = (icmp_ln237)> <Delay = 0.00>
ST_6 : Operation 86 [2/2] (1.24ns)   --->   "%column_buf_load = load i16 %column_buf_addr" [top.cpp:239]   --->   Operation 86 'load' 'column_buf_load' <Predicate = (icmp_ln237)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 41594> <RAM>

State 7 <SV = 6> <Delay = 2.03>
ST_7 : Operation 87 [1/2] (1.23ns)   --->   "%dist_array_load = load i12 %dist_array_addr" [top.cpp:232]   --->   Operation 87 'load' 'dist_array_load' <Predicate = (icmp_ln227)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3534> <RAM>
ST_7 : Operation 88 [1/1] (0.78ns)   --->   "%add_ln232 = add i16 %dist_array_load, i16 1" [top.cpp:232]   --->   Operation 88 'add' 'add_ln232' <Predicate = (icmp_ln227)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%store_ln232 = store i16 %add_ln232, i16 %dist_tmp" [top.cpp:232]   --->   Operation 89 'store' 'store_ln232' <Predicate = (icmp_ln227)> <Delay = 0.00>
ST_7 : Operation 90 [1/2] (1.24ns)   --->   "%column_buf_load = load i16 %column_buf_addr" [top.cpp:239]   --->   Operation 90 'load' 'column_buf_load' <Predicate = (icmp_ln237)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 41594> <RAM>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%trunc_ln239 = trunc i16 %column_buf_load" [top.cpp:239]   --->   Operation 91 'trunc' 'trunc_ln239' <Predicate = (icmp_ln237)> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln239_1 = trunc i16 %column_buf_load" [top.cpp:239]   --->   Operation 92 'trunc' 'trunc_ln239_1' <Predicate = (icmp_ln237)> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%trunc_ln239_2 = trunc i16 %column_buf_load" [top.cpp:239]   --->   Operation 93 'trunc' 'trunc_ln239_2' <Predicate = (icmp_ln237)> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%store_ln239 = store i12 %trunc_ln239_2, i12 %w" [top.cpp:239]   --->   Operation 94 'store' 'store_ln239' <Predicate = (icmp_ln237)> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i13.i4, i13 %trunc_ln239_1, i4 0" [top.cpp:255]   --->   Operation 95 'bitconcatenate' 'tmp_2' <Predicate = (icmp_ln237)> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i15.i2, i15 %trunc_ln239, i2 0" [top.cpp:255]   --->   Operation 96 'bitconcatenate' 'tmp_3' <Predicate = (icmp_ln237)> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (0.79ns)   --->   "%add_ln255 = add i17 %tmp_2, i17 %tmp_3" [top.cpp:255]   --->   Operation 97 'add' 'add_ln255' <Predicate = (icmp_ln237)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.64>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%sigma_array_addr = getelementptr i32 %sigma_array, i64 0, i64 %zext_ln231" [top.cpp:234]   --->   Operation 98 'getelementptr' 'sigma_array_addr' <Predicate = (icmp_ln227)> <Delay = 0.00>
ST_8 : Operation 99 [2/2] (1.64ns)   --->   "%sigma_array_load = load i12 %sigma_array_addr" [top.cpp:234]   --->   Operation 99 'load' 'sigma_array_load' <Predicate = (icmp_ln227)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3534> <RAM>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln241 = zext i16 %column_buf_load" [top.cpp:241]   --->   Operation 100 'zext' 'zext_ln241' <Predicate = (icmp_ln237)> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%dist_array_addr_1 = getelementptr i16 %dist_array, i64 0, i64 %zext_ln241" [top.cpp:241]   --->   Operation 101 'getelementptr' 'dist_array_addr_1' <Predicate = (icmp_ln237)> <Delay = 0.00>
ST_8 : Operation 102 [2/2] (1.23ns)   --->   "%dist_array_load_1 = load i12 %dist_array_addr_1" [top.cpp:241]   --->   Operation 102 'load' 'dist_array_load_1' <Predicate = (icmp_ln237)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3534> <RAM>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%travel_addr = getelementptr i1 %travel, i64 0, i64 %zext_ln241" [top.cpp:242]   --->   Operation 103 'getelementptr' 'travel_addr' <Predicate = (icmp_ln237)> <Delay = 0.00>
ST_8 : Operation 104 [2/2] (1.20ns)   --->   "%travel_load = load i12 %travel_addr" [top.cpp:242]   --->   Operation 104 'load' 'travel_load' <Predicate = (icmp_ln237)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3534> <RAM>

State 9 <SV = 8> <Delay = 2.41>
ST_9 : Operation 105 [1/1] (0.00ns)   --->   "%store_ln228 = store i16 %q_array_load, i16 %v" [top.cpp:228]   --->   Operation 105 'store' 'store_ln228' <Predicate = (icmp_ln227)> <Delay = 0.00>
ST_9 : Operation 106 [1/2] (1.64ns)   --->   "%sigma_array_load = load i12 %sigma_array_addr" [top.cpp:234]   --->   Operation 106 'load' 'sigma_array_load' <Predicate = (icmp_ln227)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3534> <RAM>
ST_9 : Operation 107 [1/1] (0.00ns)   --->   "%store_ln234 = store i32 %sigma_array_load, i32 %sigma_tmp_v" [top.cpp:234]   --->   Operation 107 'store' 'store_ln234' <Predicate = (icmp_ln227)> <Delay = 0.00>
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln235 = br void %if.end100" [top.cpp:235]   --->   Operation 108 'br' 'br_ln235' <Predicate = (icmp_ln227)> <Delay = 0.00>
ST_9 : Operation 109 [1/1] (0.00ns)   --->   "%q_index_load = load i16 %q_index" [top.cpp:240]   --->   Operation 109 'load' 'q_index_load' <Predicate = (icmp_ln237)> <Delay = 0.00>
ST_9 : Operation 110 [1/1] (0.38ns)   --->   "%store_ln240 = store i16 %q_index_load, i16 %q_index_tmp" [top.cpp:240]   --->   Operation 110 'store' 'store_ln240' <Predicate = (icmp_ln237)> <Delay = 0.38>
ST_9 : Operation 111 [1/2] (1.23ns)   --->   "%dist_array_load_1 = load i12 %dist_array_addr_1" [top.cpp:241]   --->   Operation 111 'load' 'dist_array_load_1' <Predicate = (icmp_ln237)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3534> <RAM>
ST_9 : Operation 112 [1/1] (0.38ns)   --->   "%store_ln241 = store i16 %dist_array_load_1, i16 %dist_tmp_w" [top.cpp:241]   --->   Operation 112 'store' 'store_ln241' <Predicate = (icmp_ln237)> <Delay = 0.38>
ST_9 : Operation 113 [1/2] (1.20ns)   --->   "%travel_load = load i12 %travel_addr" [top.cpp:242]   --->   Operation 113 'load' 'travel_load' <Predicate = (icmp_ln237)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3534> <RAM>
ST_9 : Operation 114 [1/1] (0.00ns)   --->   "%dist_tmp_load = load i16 %dist_tmp" [top.cpp:249]   --->   Operation 114 'load' 'dist_tmp_load' <Predicate = (icmp_ln237)> <Delay = 0.00>
ST_9 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln242 = br i1 %travel_load, void %if.then116, void %if.end126" [top.cpp:242]   --->   Operation 115 'br' 'br_ln242' <Predicate = (icmp_ln237)> <Delay = 0.00>
ST_9 : Operation 116 [1/1] (0.78ns)   --->   "%add_ln244 = add i16 %q_index_load, i16 1" [top.cpp:244]   --->   Operation 116 'add' 'add_ln244' <Predicate = (icmp_ln237 & !travel_load)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 117 [1/1] (0.38ns)   --->   "%store_ln244 = store i16 %add_ln244, i16 %q_index_tmp" [top.cpp:244]   --->   Operation 117 'store' 'store_ln244' <Predicate = (icmp_ln237 & !travel_load)> <Delay = 0.38>
ST_9 : Operation 118 [1/1] (0.38ns)   --->   "%store_ln246 = store i16 %dist_tmp_load, i16 %dist_tmp_w" [top.cpp:246]   --->   Operation 118 'store' 'store_ln246' <Predicate = (icmp_ln237 & !travel_load)> <Delay = 0.38>
ST_9 : Operation 119 [1/1] (1.20ns)   --->   "%store_ln247 = store i1 1, i12 %travel_addr" [top.cpp:247]   --->   Operation 119 'store' 'store_ln247' <Predicate = (icmp_ln237 & !travel_load)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3534> <RAM>

State 10 <SV = 9> <Delay = 2.25>
ST_10 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln243 = zext i16 %q_index_load" [top.cpp:243]   --->   Operation 120 'zext' 'zext_ln243' <Predicate = (icmp_ln237 & !travel_load)> <Delay = 0.00>
ST_10 : Operation 121 [1/1] (0.00ns)   --->   "%q_array_addr_1 = getelementptr i16 %q_array, i64 0, i64 %zext_ln243" [top.cpp:243]   --->   Operation 121 'getelementptr' 'q_array_addr_1' <Predicate = (icmp_ln237 & !travel_load)> <Delay = 0.00>
ST_10 : Operation 122 [1/1] (1.23ns)   --->   "%store_ln243 = store i16 %column_buf_load, i12 %q_array_addr_1" [top.cpp:243]   --->   Operation 122 'store' 'store_ln243' <Predicate = (icmp_ln237 & !travel_load)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3534> <RAM>
ST_10 : Operation 123 [1/1] (0.00ns)   --->   "%dist_tmp_w_load = load i16 %dist_tmp_w" [top.cpp:249]   --->   Operation 123 'load' 'dist_tmp_w_load' <Predicate = (icmp_ln237)> <Delay = 0.00>
ST_10 : Operation 124 [1/1] (0.67ns)   --->   "%icmp_ln249 = icmp_eq  i16 %dist_tmp_load, i16 %dist_tmp_w_load" [top.cpp:249]   --->   Operation 124 'icmp' 'icmp_ln249' <Predicate = (icmp_ln237)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln249 = br i1 %icmp_ln249, void %if.end150, void %if.then130" [top.cpp:249]   --->   Operation 125 'br' 'br_ln249' <Predicate = (icmp_ln237)> <Delay = 0.00>
ST_10 : Operation 126 [1/1] (0.00ns)   --->   "%sigma_array_addr_1 = getelementptr i32 %sigma_array, i64 0, i64 %zext_ln241" [top.cpp:250]   --->   Operation 126 'getelementptr' 'sigma_array_addr_1' <Predicate = (icmp_ln237 & icmp_ln249)> <Delay = 0.00>
ST_10 : Operation 127 [2/2] (1.64ns)   --->   "%sigma_array_load_1 = load i12 %sigma_array_addr_1" [top.cpp:250]   --->   Operation 127 'load' 'sigma_array_load_1' <Predicate = (icmp_ln237 & icmp_ln249)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3534> <RAM>
ST_10 : Operation 128 [1/1] (0.00ns)   --->   "%sigma_tmp_v_load = load i32 %sigma_tmp_v" [top.cpp:251]   --->   Operation 128 'load' 'sigma_tmp_v_load' <Predicate = (icmp_ln237 & icmp_ln249)> <Delay = 0.00>
ST_10 : Operation 129 [5/5] (2.25ns)   --->   "%conv2 = sitofp i32 %sigma_tmp_v_load" [top.cpp:251]   --->   Operation 129 'sitofp' 'conv2' <Predicate = (icmp_ln237 & icmp_ln249)> <Delay = 2.25> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 4> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 130 [1/1] (0.00ns)   --->   "%p_index_array_addr = getelementptr i8 %p_index_array, i64 0, i64 %zext_ln241" [top.cpp:254]   --->   Operation 130 'getelementptr' 'p_index_array_addr' <Predicate = (icmp_ln237 & icmp_ln249)> <Delay = 0.00>
ST_10 : Operation 131 [2/2] (1.23ns)   --->   "%p_index_array_load = load i12 %p_index_array_addr" [top.cpp:254]   --->   Operation 131 'load' 'p_index_array_load' <Predicate = (icmp_ln237 & icmp_ln249)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3534> <RAM>
ST_10 : Operation 132 [1/1] (0.00ns)   --->   "%q_index_tmp_load = load i16 %q_index_tmp" [top.cpp:258]   --->   Operation 132 'load' 'q_index_tmp_load' <Predicate = (icmp_ln237)> <Delay = 0.00>
ST_10 : Operation 133 [1/1] (0.00ns)   --->   "%store_ln258 = store i16 %q_index_tmp_load, i16 %q_index" [top.cpp:258]   --->   Operation 133 'store' 'store_ln258' <Predicate = (icmp_ln237)> <Delay = 0.00>
ST_10 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln259 = br void %for.inc152" [top.cpp:259]   --->   Operation 134 'br' 'br_ln259' <Predicate = (icmp_ln237)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 2.25>
ST_11 : Operation 135 [1/1] (1.23ns)   --->   "%store_ln245 = store i16 %dist_tmp_load, i12 %dist_array_addr_1" [top.cpp:245]   --->   Operation 135 'store' 'store_ln245' <Predicate = (icmp_ln237 & !travel_load)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3534> <RAM>
ST_11 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln248 = br void %if.end126" [top.cpp:248]   --->   Operation 136 'br' 'br_ln248' <Predicate = (icmp_ln237 & !travel_load)> <Delay = 0.00>
ST_11 : Operation 137 [1/2] (1.64ns)   --->   "%sigma_array_load_1 = load i12 %sigma_array_addr_1" [top.cpp:250]   --->   Operation 137 'load' 'sigma_array_load_1' <Predicate = (icmp_ln237 & icmp_ln249)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3534> <RAM>
ST_11 : Operation 138 [4/5] (2.25ns)   --->   "%conv2 = sitofp i32 %sigma_tmp_v_load" [top.cpp:251]   --->   Operation 138 'sitofp' 'conv2' <Predicate = (icmp_ln237 & icmp_ln249)> <Delay = 2.25> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 4> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 139 [1/2] (1.23ns)   --->   "%p_index_array_load = load i12 %p_index_array_addr" [top.cpp:254]   --->   Operation 139 'load' 'p_index_array_load' <Predicate = (icmp_ln237 & icmp_ln249)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3534> <RAM>
ST_11 : Operation 140 [1/1] (0.00ns)   --->   "%v_load = load i16 %v" [top.cpp:255]   --->   Operation 140 'load' 'v_load' <Predicate = (icmp_ln237 & icmp_ln249)> <Delay = 0.00>
ST_11 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln255 = zext i8 %p_index_array_load" [top.cpp:255]   --->   Operation 141 'zext' 'zext_ln255' <Predicate = (icmp_ln237 & icmp_ln249)> <Delay = 0.00>
ST_11 : Operation 142 [1/1] (0.79ns)   --->   "%add_ln255_1 = add i17 %add_ln255, i17 %zext_ln255" [top.cpp:255]   --->   Operation 142 'add' 'add_ln255_1' <Predicate = (icmp_ln237 & icmp_ln249)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 143 [1/1] (0.70ns)   --->   "%add_ln256 = add i8 %p_index_array_load, i8 1" [top.cpp:256]   --->   Operation 143 'add' 'add_ln256' <Predicate = (icmp_ln237 & icmp_ln249)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.25>
ST_12 : Operation 144 [3/5] (2.25ns)   --->   "%conv2 = sitofp i32 %sigma_tmp_v_load" [top.cpp:251]   --->   Operation 144 'sitofp' 'conv2' <Predicate = (icmp_ln237 & icmp_ln249)> <Delay = 2.25> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 4> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln255_1 = zext i17 %add_ln255_1" [top.cpp:255]   --->   Operation 145 'zext' 'zext_ln255_1' <Predicate = (icmp_ln237 & icmp_ln249)> <Delay = 0.00>
ST_12 : Operation 146 [1/1] (0.00ns)   --->   "%p_array_addr = getelementptr i16 %p_array, i64 0, i64 %zext_ln255_1" [top.cpp:255]   --->   Operation 146 'getelementptr' 'p_array_addr' <Predicate = (icmp_ln237 & icmp_ln249)> <Delay = 0.00>
ST_12 : Operation 147 [1/1] (1.24ns)   --->   "%store_ln255 = store i16 %v_load, i17 %p_array_addr" [top.cpp:255]   --->   Operation 147 'store' 'store_ln255' <Predicate = (icmp_ln237 & icmp_ln249)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 70680> <RAM>
ST_12 : Operation 148 [1/1] (1.23ns)   --->   "%store_ln256 = store i8 %add_ln256, i12 %p_index_array_addr" [top.cpp:256]   --->   Operation 148 'store' 'store_ln256' <Predicate = (icmp_ln237 & icmp_ln249)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3534> <RAM>

State 13 <SV = 12> <Delay = 2.25>
ST_13 : Operation 149 [5/5] (2.25ns)   --->   "%conv1 = sitofp i32 %sigma_array_load_1" [top.cpp:250]   --->   Operation 149 'sitofp' 'conv1' <Predicate = (icmp_ln237 & icmp_ln249)> <Delay = 2.25> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 4> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 150 [2/5] (2.25ns)   --->   "%conv2 = sitofp i32 %sigma_tmp_v_load" [top.cpp:251]   --->   Operation 150 'sitofp' 'conv2' <Predicate = (icmp_ln237 & icmp_ln249)> <Delay = 2.25> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 4> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.25>
ST_14 : Operation 151 [4/5] (2.25ns)   --->   "%conv1 = sitofp i32 %sigma_array_load_1" [top.cpp:250]   --->   Operation 151 'sitofp' 'conv1' <Predicate = (icmp_ln237 & icmp_ln249)> <Delay = 2.25> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 4> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 152 [1/5] (2.25ns)   --->   "%conv2 = sitofp i32 %sigma_tmp_v_load" [top.cpp:251]   --->   Operation 152 'sitofp' 'conv2' <Predicate = (icmp_ln237 & icmp_ln249)> <Delay = 2.25> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 4> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.25>
ST_15 : Operation 153 [3/5] (2.25ns)   --->   "%conv1 = sitofp i32 %sigma_array_load_1" [top.cpp:250]   --->   Operation 153 'sitofp' 'conv1' <Predicate = (icmp_ln237 & icmp_ln249)> <Delay = 2.25> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 4> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 16 <SV = 15> <Delay = 2.25>
ST_16 : Operation 154 [2/5] (2.25ns)   --->   "%conv1 = sitofp i32 %sigma_array_load_1" [top.cpp:250]   --->   Operation 154 'sitofp' 'conv1' <Predicate = (icmp_ln237 & icmp_ln249)> <Delay = 2.25> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 4> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 17 <SV = 16> <Delay = 2.25>
ST_17 : Operation 155 [1/5] (2.25ns)   --->   "%conv1 = sitofp i32 %sigma_array_load_1" [top.cpp:250]   --->   Operation 155 'sitofp' 'conv1' <Predicate = (icmp_ln237 & icmp_ln249)> <Delay = 2.25> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 4> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 18 <SV = 17> <Delay = 2.34>
ST_18 : Operation 156 [7/7] (2.34ns)   --->   "%dc = fadd i32 %conv1, i32 %conv2" [top.cpp:251]   --->   Operation 156 'fadd' 'dc' <Predicate = (icmp_ln237 & icmp_ln249)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 2.34>
ST_19 : Operation 157 [6/7] (2.34ns)   --->   "%dc = fadd i32 %conv1, i32 %conv2" [top.cpp:251]   --->   Operation 157 'fadd' 'dc' <Predicate = (icmp_ln237 & icmp_ln249)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 2.34>
ST_20 : Operation 158 [5/7] (2.34ns)   --->   "%dc = fadd i32 %conv1, i32 %conv2" [top.cpp:251]   --->   Operation 158 'fadd' 'dc' <Predicate = (icmp_ln237 & icmp_ln249)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 2.34>
ST_21 : Operation 159 [4/7] (2.34ns)   --->   "%dc = fadd i32 %conv1, i32 %conv2" [top.cpp:251]   --->   Operation 159 'fadd' 'dc' <Predicate = (icmp_ln237 & icmp_ln249)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 2.34>
ST_22 : Operation 160 [3/7] (2.34ns)   --->   "%dc = fadd i32 %conv1, i32 %conv2" [top.cpp:251]   --->   Operation 160 'fadd' 'dc' <Predicate = (icmp_ln237 & icmp_ln249)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 2.34>
ST_23 : Operation 161 [2/7] (2.34ns)   --->   "%dc = fadd i32 %conv1, i32 %conv2" [top.cpp:251]   --->   Operation 161 'fadd' 'dc' <Predicate = (icmp_ln237 & icmp_ln249)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 2.34>
ST_24 : Operation 162 [1/7] (2.34ns)   --->   "%dc = fadd i32 %conv1, i32 %conv2" [top.cpp:251]   --->   Operation 162 'fadd' 'dc' <Predicate = (icmp_ln237 & icmp_ln249)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 163 [1/1] (0.00ns)   --->   "%store_ln251 = store i32 %dc, i32 %sigma_tmp" [top.cpp:251]   --->   Operation 163 'store' 'store_ln251' <Predicate = (icmp_ln237 & icmp_ln249)> <Delay = 0.00>

State 25 <SV = 24> <Delay = 2.06>
ST_25 : Operation 164 [1/1] (0.00ns)   --->   "%data_V = bitcast i32 %dc" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:317]   --->   Operation 164 'bitcast' 'data_V' <Predicate = (icmp_ln237 & icmp_ln249)> <Delay = 0.00>
ST_25 : Operation 165 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V, i32 31"   --->   Operation 165 'bitselect' 'p_Result_s' <Predicate = (icmp_ln237 & icmp_ln249)> <Delay = 0.00>
ST_25 : Operation 166 [1/1] (0.00ns)   --->   "%xs_exp_V = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V, i32 23, i32 30"   --->   Operation 166 'partselect' 'xs_exp_V' <Predicate = (icmp_ln237 & icmp_ln249)> <Delay = 0.00>
ST_25 : Operation 167 [1/1] (0.00ns)   --->   "%p_Result_1 = trunc i32 %data_V"   --->   Operation 167 'trunc' 'p_Result_1' <Predicate = (icmp_ln237 & icmp_ln249)> <Delay = 0.00>
ST_25 : Operation 168 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %p_Result_1, i1 0" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15]   --->   Operation 168 'bitconcatenate' 'mantissa' <Predicate = (icmp_ln237 & icmp_ln249)> <Delay = 0.00>
ST_25 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i25 %mantissa" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15]   --->   Operation 169 'zext' 'zext_ln15' <Predicate = (icmp_ln237 & icmp_ln249)> <Delay = 0.00>
ST_25 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln346 = zext i8 %xs_exp_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:346]   --->   Operation 170 'zext' 'zext_ln346' <Predicate = (icmp_ln237 & icmp_ln249)> <Delay = 0.00>
ST_25 : Operation 171 [1/1] (0.70ns)   --->   "%add_ln346 = add i9 %zext_ln346, i9 385" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:346]   --->   Operation 171 'add' 'add_ln346' <Predicate = (icmp_ln237 & icmp_ln249)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 172 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln346, i32 8"   --->   Operation 172 'bitselect' 'isNeg' <Predicate = (icmp_ln237 & icmp_ln249)> <Delay = 0.00>
ST_25 : Operation 173 [1/1] (0.70ns)   --->   "%sub_ln1512 = sub i8 127, i8 %xs_exp_V"   --->   Operation 173 'sub' 'sub_ln1512' <Predicate = (icmp_ln237 & icmp_ln249)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 174 [1/1] (0.00ns)   --->   "%sext_ln1512 = sext i8 %sub_ln1512"   --->   Operation 174 'sext' 'sext_ln1512' <Predicate = (icmp_ln237 & icmp_ln249)> <Delay = 0.00>
ST_25 : Operation 175 [1/1] (0.30ns)   --->   "%ush = select i1 %isNeg, i9 %sext_ln1512, i9 %add_ln346"   --->   Operation 175 'select' 'ush' <Predicate = (icmp_ln237 & icmp_ln249)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 176 [1/1] (0.00ns)   --->   "%sext_ln1488 = sext i9 %ush"   --->   Operation 176 'sext' 'sext_ln1488' <Predicate = (icmp_ln237 & icmp_ln249)> <Delay = 0.00>
ST_25 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln1488 = zext i32 %sext_ln1488"   --->   Operation 177 'zext' 'zext_ln1488' <Predicate = (icmp_ln237 & icmp_ln249)> <Delay = 0.00>
ST_25 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V = lshr i79 %zext_ln15, i79 %zext_ln1488"   --->   Operation 178 'lshr' 'r_V' <Predicate = (icmp_ln237 & icmp_ln249)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V_1 = shl i79 %zext_ln15, i79 %zext_ln1488"   --->   Operation 179 'shl' 'r_V_1' <Predicate = (icmp_ln237 & icmp_ln249)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i79.i32, i79 %r_V, i32 24"   --->   Operation 180 'bitselect' 'tmp' <Predicate = (icmp_ln237 & icmp_ln249)> <Delay = 0.00>
ST_25 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%zext_ln818 = zext i1 %tmp"   --->   Operation 181 'zext' 'zext_ln818' <Predicate = (icmp_ln237 & icmp_ln249)> <Delay = 0.00>
ST_25 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_6 = partselect i32 @_ssdm_op_PartSelect.i32.i79.i32.i32, i79 %r_V_1, i32 24, i32 55"   --->   Operation 182 'partselect' 'tmp_6' <Predicate = (icmp_ln237 & icmp_ln249)> <Delay = 0.00>
ST_25 : Operation 183 [1/1] (1.05ns) (out node of the LUT)   --->   "%val = select i1 %isNeg, i32 %zext_ln818, i32 %tmp_6"   --->   Operation 183 'select' 'val' <Predicate = (icmp_ln237 & icmp_ln249)> <Delay = 1.05> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 188 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 188 'ret' 'ret_ln0' <Predicate = (icmp_ln209)> <Delay = 0.00>

State 26 <SV = 25> <Delay = 1.10>
ST_26 : Operation 184 [1/1] (0.88ns)   --->   "%result_V_2 = sub i32 0, i32 %val"   --->   Operation 184 'sub' 'result_V_2' <Predicate = (icmp_ln237 & icmp_ln249 & p_Result_s)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 185 [1/1] (0.22ns)   --->   "%result_V = select i1 %p_Result_s, i32 %result_V_2, i32 %val" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59]   --->   Operation 185 'select' 'result_V' <Predicate = (icmp_ln237 & icmp_ln249)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 27 <SV = 26> <Delay = 1.64>
ST_27 : Operation 186 [1/1] (1.64ns)   --->   "%store_ln252 = store i32 %result_V, i12 %sigma_array_addr_1" [top.cpp:252]   --->   Operation 186 'store' 'store_ln252' <Predicate = (icmp_ln237 & icmp_ln249)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3534> <RAM>
ST_27 : Operation 187 [1/1] (0.00ns)   --->   "%br_ln257 = br void %if.end150" [top.cpp:257]   --->   Operation 187 'br' 'br_ln257' <Predicate = (icmp_ln237 & icmp_ln249)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.899ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten') [22]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'indvar_flatten' [23]  (0.387 ns)

 <State 2>: 2.27ns
The critical path consists of the following:
	'load' operation ('j_load', top.cpp:209) on local variable 'j' [34]  (0 ns)
	'add' operation ('add_ln209', top.cpp:209) [35]  (0.745 ns)
	'select' operation ('select_ln209_1', top.cpp:209) [40]  (0.299 ns)
	'getelementptr' operation ('q_array_addr', top.cpp:209) [48]  (0 ns)
	'load' operation ('q_array_load', top.cpp:228) on array 'q_array' [49]  (1.23 ns)

 <State 3>: 1.98ns
The critical path consists of the following:
	'load' operation ('q_array_load', top.cpp:228) on array 'q_array' [49]  (1.23 ns)
	'add' operation ('add_ln233', top.cpp:233) [62]  (0.745 ns)

 <State 4>: 1.23ns
The critical path consists of the following:
	'getelementptr' operation ('s_array_addr', top.cpp:209) [51]  (0 ns)
	'store' operation ('store_ln229', top.cpp:229) of variable 'q_array_load', top.cpp:228 on array 's_array' [52]  (1.23 ns)

 <State 5>: 2.02ns
The critical path consists of the following:
	'load' operation ('offset_buf_load', top.cpp:231) on array 'offset_buf' [55]  (1.23 ns)
	'sub' operation ('sub_ln233', top.cpp:233) [66]  (0.785 ns)

 <State 6>: 2.03ns
The critical path consists of the following:
	'add' operation ('add_ln238', top.cpp:238) [78]  (0.785 ns)
	'getelementptr' operation ('column_buf_addr', top.cpp:239) [80]  (0 ns)
	'load' operation ('column_buf_load', top.cpp:239) on array 'column_buf' [81]  (1.25 ns)

 <State 7>: 2.04ns
The critical path consists of the following:
	'load' operation ('column_buf_load', top.cpp:239) on array 'column_buf' [81]  (1.25 ns)
	'add' operation ('add_ln255', top.cpp:255) [91]  (0.791 ns)

 <State 8>: 1.65ns
The critical path consists of the following:
	'getelementptr' operation ('sigma_array_addr', top.cpp:234) [68]  (0 ns)
	'load' operation ('sigma_array_load', top.cpp:234) on array 'sigma_array' [69]  (1.65 ns)

 <State 9>: 2.42ns
The critical path consists of the following:
	'load' operation ('sigma_array_load', top.cpp:234) on array 'sigma_array' [69]  (1.65 ns)
	blocking operation 0.771 ns on control path)

 <State 10>: 2.26ns
The critical path consists of the following:
	'load' operation ('sigma_tmp_v_load', top.cpp:251) on static variable 'sigma_tmp_v' [117]  (0 ns)
	'sitofp' operation ('conv2', top.cpp:251) [118]  (2.26 ns)

 <State 11>: 2.26ns
The critical path consists of the following:
	'sitofp' operation ('conv2', top.cpp:251) [118]  (2.26 ns)

 <State 12>: 2.26ns
The critical path consists of the following:
	'sitofp' operation ('conv2', top.cpp:251) [118]  (2.26 ns)

 <State 13>: 2.26ns
The critical path consists of the following:
	'sitofp' operation ('conv1', top.cpp:250) [116]  (2.26 ns)

 <State 14>: 2.26ns
The critical path consists of the following:
	'sitofp' operation ('conv1', top.cpp:250) [116]  (2.26 ns)

 <State 15>: 2.26ns
The critical path consists of the following:
	'sitofp' operation ('conv1', top.cpp:250) [116]  (2.26 ns)

 <State 16>: 2.26ns
The critical path consists of the following:
	'sitofp' operation ('conv1', top.cpp:250) [116]  (2.26 ns)

 <State 17>: 2.26ns
The critical path consists of the following:
	'sitofp' operation ('conv1', top.cpp:250) [116]  (2.26 ns)

 <State 18>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('x', top.cpp:251) [119]  (2.34 ns)

 <State 19>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('x', top.cpp:251) [119]  (2.34 ns)

 <State 20>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('x', top.cpp:251) [119]  (2.34 ns)

 <State 21>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('x', top.cpp:251) [119]  (2.34 ns)

 <State 22>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('x', top.cpp:251) [119]  (2.34 ns)

 <State 23>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('x', top.cpp:251) [119]  (2.34 ns)

 <State 24>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('x', top.cpp:251) [119]  (2.34 ns)

 <State 25>: 2.06ns
The critical path consists of the following:
	'add' operation ('sh', /wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:346) [128]  (0.705 ns)
	'select' operation ('ush') [132]  (0.303 ns)
	'lshr' operation ('r.V') [135]  (0 ns)
	'select' operation ('val') [140]  (1.05 ns)

 <State 26>: 1.11ns
The critical path consists of the following:
	'sub' operation ('result.V') [141]  (0.88 ns)
	'select' operation ('result.V', /wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59) [142]  (0.227 ns)

 <State 27>: 1.65ns
The critical path consists of the following:
	'store' operation ('store_ln252', top.cpp:252) of variable 'result.V', /wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59 on array 'sigma_array' [143]  (1.65 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
