// This file was generated automatically using CircuitGen_Graph at 04-05-2025 23-35-40.

digraph testGraph {
  a [shape=triangle, label="a\nlevel: 0"];
  b [shape=triangle, label="b\nlevel: 0"];
  c [shape=invtriangle, label="c\nlevel: 2"];
  gate_55 -> c;
  d [shape=invtriangle, label="d\nlevel: 2"];
  gate_56 -> d;
  e [shape=invtriangle, label="e\nlevel: 1"];
  b -> e;
  gate_55 [label="gate_55\nlevel: 1"];
  gate_56 [label="gate_56\nlevel: 1"];
  a -> testSubGraph_inst_0_a;
  b -> testSubGraph_inst_0_b;
  testSubGraph_inst_0_c -> gate_55;
  testSubGraph_inst_0_d -> gate_56;
  subgraph cluster_testSubGraph_inst_0 {
    testSubGraph_inst_0_a [shape=triangle, label="a\nlevel: 0"];
    testSubGraph_inst_0_b [shape=triangle, label="b\nlevel: 0"];
    testSubGraph_inst_0_c [shape=invtriangle, label="c\nlevel: 3"];
    testSubGraph_inst_0_orAnd11 -> testSubGraph_inst_0_c;
    testSubGraph_inst_0_d [shape=invtriangle, label="d\nlevel: 2"];
    testSubGraph_inst_0_andAB -> testSubGraph_inst_0_d;
    testSubGraph_inst_0_andAB [label="andAB\nlevel: 1"];
    testSubGraph_inst_0_a -> testSubGraph_inst_0_andAB;
    testSubGraph_inst_0_b -> testSubGraph_inst_0_andAB;
    testSubGraph_inst_0_orAnd11 [label="orAnd11\nlevel: 2"];
    testSubGraph_inst_0_andAB -> testSubGraph_inst_0_orAnd11;
    testSubGraph_inst_0_const1 -> testSubGraph_inst_0_orAnd11;
    testSubGraph_inst_0_const1 [shape=cds, label="const1\n1'b1"];
  }
}
}