
####################################################
# Sites
sites - DSP48_X1Y10 DSP48_X1Y11 DSP48_X1Y12 DSP48_X1Y13 DSP48_X1Y14 DSP48_X1Y15 DSP48_X1Y16 DSP48_X1Y17 DSP48_X1Y4 DSP48_X1Y5 DSP48_X1Y6 DSP48_X1Y7 DSP48_X1Y8 DSP48_X1Y9 DSP48_X2Y10 DSP48_X2Y11 DSP48_X2Y12 DSP48_X2Y13 DSP48_X2Y14 DSP48_X2Y15 DSP48_X2Y16 DSP48_X2Y17 DSP48_X2Y4 DSP48_X2Y5 DSP48_X2Y6 DSP48_X2Y7 DSP48_X2Y8 DSP48_X2Y9 RAMB18_X1Y10 RAMB18_X1Y11 RAMB18_X1Y12 RAMB18_X1Y13 RAMB18_X1Y14 RAMB18_X1Y15 RAMB18_X1Y16 RAMB18_X1Y17 RAMB18_X1Y4 RAMB18_X1Y5 RAMB18_X1Y6 RAMB18_X1Y7 RAMB18_X1Y8 RAMB18_X1Y9 RAMB18_X2Y10 RAMB18_X2Y11 RAMB18_X2Y12 RAMB18_X2Y13 RAMB18_X2Y14 RAMB18_X2Y15 RAMB18_X2Y16 RAMB18_X2Y17 RAMB18_X2Y4 RAMB18_X2Y5 RAMB18_X2Y6 RAMB18_X2Y7 RAMB18_X2Y8 RAMB18_X2Y9 RAMB36_X1Y2 RAMB36_X1Y3 RAMB36_X1Y4 RAMB36_X1Y5 RAMB36_X1Y6 RAMB36_X1Y7 RAMB36_X1Y8 RAMB36_X2Y2 RAMB36_X2Y3 RAMB36_X2Y4 RAMB36_X2Y5 RAMB36_X2Y6 RAMB36_X2Y7 RAMB36_X2Y8 SLICE_X52Y10 SLICE_X52Y11 SLICE_X52Y12 SLICE_X52Y13 SLICE_X52Y14 SLICE_X52Y15 SLICE_X52Y16 SLICE_X52Y17 SLICE_X52Y18 SLICE_X52Y19 SLICE_X52Y20 SLICE_X52Y21 SLICE_X52Y22 SLICE_X52Y23 SLICE_X52Y24 SLICE_X52Y25 SLICE_X52Y26 SLICE_X52Y27 SLICE_X52Y28 SLICE_X52Y29 SLICE_X52Y30 SLICE_X52Y31 SLICE_X52Y32 SLICE_X52Y33 SLICE_X52Y34 SLICE_X52Y35 SLICE_X52Y36 SLICE_X52Y37 SLICE_X52Y38 SLICE_X52Y39 SLICE_X52Y40 SLICE_X52Y41 SLICE_X52Y42 SLICE_X52Y43 SLICE_X52Y44 SLICE_X52Y45 SLICE_X52Y8 SLICE_X52Y9 SLICE_X53Y10 SLICE_X53Y11 SLICE_X53Y12 SLICE_X53Y13 SLICE_X53Y14 SLICE_X53Y15 SLICE_X53Y16 SLICE_X53Y17 SLICE_X53Y18 SLICE_X53Y19 SLICE_X53Y20 SLICE_X53Y21 SLICE_X53Y22 SLICE_X53Y23 SLICE_X53Y24 SLICE_X53Y25 SLICE_X53Y26 SLICE_X53Y27 SLICE_X53Y28 SLICE_X53Y29 SLICE_X53Y30 SLICE_X53Y31 SLICE_X53Y32 SLICE_X53Y33 SLICE_X53Y34 SLICE_X53Y35 SLICE_X53Y36 SLICE_X53Y37 SLICE_X53Y38 SLICE_X53Y39 SLICE_X53Y40 SLICE_X53Y41 SLICE_X53Y42 SLICE_X53Y43 SLICE_X53Y44 SLICE_X53Y45 SLICE_X53Y8 SLICE_X53Y9 SLICE_X54Y10 SLICE_X54Y11 SLICE_X54Y12 SLICE_X54Y13 SLICE_X54Y14 SLICE_X54Y15 SLICE_X54Y16 SLICE_X54Y17 SLICE_X54Y18 SLICE_X54Y19 SLICE_X54Y20 SLICE_X54Y21 SLICE_X54Y22 SLICE_X54Y23 SLICE_X54Y24 SLICE_X54Y25 SLICE_X54Y26 SLICE_X54Y27 SLICE_X54Y28 SLICE_X54Y29 SLICE_X54Y30 SLICE_X54Y31 SLICE_X54Y32 SLICE_X54Y33 SLICE_X54Y34 SLICE_X54Y35 SLICE_X54Y36 SLICE_X54Y37 SLICE_X54Y38 SLICE_X54Y39 SLICE_X54Y40 SLICE_X54Y41 SLICE_X54Y42 SLICE_X54Y43 SLICE_X54Y44 SLICE_X54Y45 SLICE_X54Y8 SLICE_X54Y9 SLICE_X55Y10 SLICE_X55Y11 SLICE_X55Y12 SLICE_X55Y13 SLICE_X55Y14 SLICE_X55Y15 SLICE_X55Y16 SLICE_X55Y17 SLICE_X55Y18 SLICE_X55Y19 SLICE_X55Y20 SLICE_X55Y21 SLICE_X55Y22 SLICE_X55Y23 SLICE_X55Y24 SLICE_X55Y25 SLICE_X55Y26 SLICE_X55Y27 SLICE_X55Y28 SLICE_X55Y29 SLICE_X55Y30 SLICE_X55Y31 SLICE_X55Y32 SLICE_X55Y33 SLICE_X55Y34 SLICE_X55Y35 SLICE_X55Y36 SLICE_X55Y37 SLICE_X55Y38 SLICE_X55Y39 SLICE_X55Y40 SLICE_X55Y41 SLICE_X55Y42 SLICE_X55Y43 SLICE_X55Y44 SLICE_X55Y45 SLICE_X55Y8 SLICE_X55Y9 SLICE_X56Y10 SLICE_X56Y11 SLICE_X56Y12 SLICE_X56Y13 SLICE_X56Y14 SLICE_X56Y15 SLICE_X56Y16 SLICE_X56Y17 SLICE_X56Y18 SLICE_X56Y19 SLICE_X56Y20 SLICE_X56Y21 SLICE_X56Y22 SLICE_X56Y23 SLICE_X56Y24 SLICE_X56Y25 SLICE_X56Y26 SLICE_X56Y27 SLICE_X56Y28 SLICE_X56Y29 SLICE_X56Y30 SLICE_X56Y31 SLICE_X56Y32 SLICE_X56Y33 SLICE_X56Y34 SLICE_X56Y35 SLICE_X56Y36 SLICE_X56Y37 SLICE_X56Y38 SLICE_X56Y39 SLICE_X56Y40 SLICE_X56Y41 SLICE_X56Y42 SLICE_X56Y43 SLICE_X56Y44 SLICE_X56Y45 SLICE_X56Y8 SLICE_X56Y9 SLICE_X57Y10 SLICE_X57Y11 SLICE_X57Y12 SLICE_X57Y13 SLICE_X57Y14 SLICE_X57Y15 SLICE_X57Y16 SLICE_X57Y17 SLICE_X57Y18 SLICE_X57Y19 SLICE_X57Y20 SLICE_X57Y21 SLICE_X57Y22 SLICE_X57Y23 SLICE_X57Y24 SLICE_X57Y25 SLICE_X57Y26 SLICE_X57Y27 SLICE_X57Y28 SLICE_X57Y29 SLICE_X57Y30 SLICE_X57Y31 SLICE_X57Y32 SLICE_X57Y33 SLICE_X57Y34 SLICE_X57Y35 SLICE_X57Y36 SLICE_X57Y37 SLICE_X57Y38 SLICE_X57Y39 SLICE_X57Y40 SLICE_X57Y41 SLICE_X57Y42 SLICE_X57Y43 SLICE_X57Y44 SLICE_X57Y45 SLICE_X57Y8 SLICE_X57Y9 SLICE_X58Y10 SLICE_X58Y11 SLICE_X58Y12 SLICE_X58Y13 SLICE_X58Y14 SLICE_X58Y15 SLICE_X58Y16 SLICE_X58Y17 SLICE_X58Y18 SLICE_X58Y19 SLICE_X58Y20 SLICE_X58Y21 SLICE_X58Y22 SLICE_X58Y23 SLICE_X58Y24 SLICE_X58Y25 SLICE_X58Y26 SLICE_X58Y27 SLICE_X58Y28 SLICE_X58Y29 SLICE_X58Y30 SLICE_X58Y31 SLICE_X58Y32 SLICE_X58Y33 SLICE_X58Y34 SLICE_X58Y35 SLICE_X58Y36 SLICE_X58Y37 SLICE_X58Y38 SLICE_X58Y39 SLICE_X58Y40 SLICE_X58Y41 SLICE_X58Y42 SLICE_X58Y43 SLICE_X58Y44 SLICE_X58Y45 SLICE_X58Y8 SLICE_X58Y9 SLICE_X59Y10 SLICE_X59Y11 SLICE_X59Y12 SLICE_X59Y13 SLICE_X59Y14 SLICE_X59Y15 SLICE_X59Y16 SLICE_X59Y17 SLICE_X59Y18 SLICE_X59Y19 SLICE_X59Y20 SLICE_X59Y21 SLICE_X59Y22 SLICE_X59Y23 SLICE_X59Y24 SLICE_X59Y25 SLICE_X59Y26 SLICE_X59Y27 SLICE_X59Y28 SLICE_X59Y29 SLICE_X59Y30 SLICE_X59Y31 SLICE_X59Y32 SLICE_X59Y33 SLICE_X59Y34 SLICE_X59Y35 SLICE_X59Y36 SLICE_X59Y37 SLICE_X59Y38 SLICE_X59Y39 SLICE_X59Y40 SLICE_X59Y41 SLICE_X59Y42 SLICE_X59Y43 SLICE_X59Y44 SLICE_X59Y45 SLICE_X59Y8 SLICE_X59Y9 SLICE_X60Y10 SLICE_X60Y11 SLICE_X60Y12 SLICE_X60Y13 SLICE_X60Y14 SLICE_X60Y15 SLICE_X60Y16 SLICE_X60Y17 SLICE_X60Y18 SLICE_X60Y19 SLICE_X60Y20 SLICE_X60Y21 SLICE_X60Y22 SLICE_X60Y23 SLICE_X60Y24 SLICE_X60Y25 SLICE_X60Y26 SLICE_X60Y27 SLICE_X60Y28 SLICE_X60Y29 SLICE_X60Y30 SLICE_X60Y31 SLICE_X60Y32 SLICE_X60Y33 SLICE_X60Y34 SLICE_X60Y35 SLICE_X60Y36 SLICE_X60Y37 SLICE_X60Y38 SLICE_X60Y39 SLICE_X60Y40 SLICE_X60Y41 SLICE_X60Y42 SLICE_X60Y43 SLICE_X60Y44 SLICE_X60Y45 SLICE_X60Y8 SLICE_X60Y9 SLICE_X61Y10 SLICE_X61Y11 SLICE_X61Y12 SLICE_X61Y13 SLICE_X61Y14 SLICE_X61Y15 SLICE_X61Y16 SLICE_X61Y17 SLICE_X61Y18 SLICE_X61Y19 SLICE_X61Y20 SLICE_X61Y21 SLICE_X61Y22 SLICE_X61Y23 SLICE_X61Y24 SLICE_X61Y25 SLICE_X61Y26 SLICE_X61Y27 SLICE_X61Y28 SLICE_X61Y29 SLICE_X61Y30 SLICE_X61Y31 SLICE_X61Y32 SLICE_X61Y33 SLICE_X61Y34 SLICE_X61Y35 SLICE_X61Y36 SLICE_X61Y37 SLICE_X61Y38 SLICE_X61Y39 SLICE_X61Y40 SLICE_X61Y41 SLICE_X61Y42 SLICE_X61Y43 SLICE_X61Y44 SLICE_X61Y45 SLICE_X61Y8 SLICE_X61Y9 SLICE_X62Y10 SLICE_X62Y11 SLICE_X62Y12 SLICE_X62Y13 SLICE_X62Y14 SLICE_X62Y15 SLICE_X62Y16 SLICE_X62Y17 SLICE_X62Y18 SLICE_X62Y19 SLICE_X62Y20 SLICE_X62Y21 SLICE_X62Y22 SLICE_X62Y23 SLICE_X62Y24 SLICE_X62Y25 SLICE_X62Y26 SLICE_X62Y27 SLICE_X62Y28 SLICE_X62Y29 SLICE_X62Y30 SLICE_X62Y31 SLICE_X62Y32 SLICE_X62Y33 SLICE_X62Y34 SLICE_X62Y35 SLICE_X62Y36 SLICE_X62Y37 SLICE_X62Y38 SLICE_X62Y39 SLICE_X62Y40 SLICE_X62Y41 SLICE_X62Y42 SLICE_X62Y43 SLICE_X62Y44 SLICE_X62Y45 SLICE_X62Y8 SLICE_X62Y9 SLICE_X63Y10 SLICE_X63Y11 SLICE_X63Y12 SLICE_X63Y13 SLICE_X63Y14 SLICE_X63Y15 SLICE_X63Y16 SLICE_X63Y17 SLICE_X63Y18 SLICE_X63Y19 SLICE_X63Y20 SLICE_X63Y21 SLICE_X63Y22 SLICE_X63Y23 SLICE_X63Y24 SLICE_X63Y25 SLICE_X63Y26 SLICE_X63Y27 SLICE_X63Y28 SLICE_X63Y29 SLICE_X63Y30 SLICE_X63Y31 SLICE_X63Y32 SLICE_X63Y33 SLICE_X63Y34 SLICE_X63Y35 SLICE_X63Y36 SLICE_X63Y37 SLICE_X63Y38 SLICE_X63Y39 SLICE_X63Y40 SLICE_X63Y41 SLICE_X63Y42 SLICE_X63Y43 SLICE_X63Y44 SLICE_X63Y45 SLICE_X63Y8 SLICE_X63Y9 SLICE_X64Y10 SLICE_X64Y11 SLICE_X64Y12 SLICE_X64Y13 SLICE_X64Y14 SLICE_X64Y15 SLICE_X64Y16 SLICE_X64Y17 SLICE_X64Y18 SLICE_X64Y19 SLICE_X64Y20 SLICE_X64Y21 SLICE_X64Y22 SLICE_X64Y23 SLICE_X64Y24 SLICE_X64Y25 SLICE_X64Y26 SLICE_X64Y27 SLICE_X64Y28 SLICE_X64Y29 SLICE_X64Y30 SLICE_X64Y31 SLICE_X64Y32 SLICE_X64Y33 SLICE_X64Y34 SLICE_X64Y35 SLICE_X64Y36 SLICE_X64Y37 SLICE_X64Y38 SLICE_X64Y39 SLICE_X64Y40 SLICE_X64Y41 SLICE_X64Y42 SLICE_X64Y43 SLICE_X64Y44 SLICE_X64Y45 SLICE_X64Y8 SLICE_X64Y9 SLICE_X65Y10 SLICE_X65Y11 SLICE_X65Y12 SLICE_X65Y13 SLICE_X65Y14 SLICE_X65Y15 SLICE_X65Y16 SLICE_X65Y17 SLICE_X65Y18 SLICE_X65Y19 SLICE_X65Y20 SLICE_X65Y21 SLICE_X65Y22 SLICE_X65Y23 SLICE_X65Y24 SLICE_X65Y25 SLICE_X65Y26 SLICE_X65Y27 SLICE_X65Y28 SLICE_X65Y29 SLICE_X65Y30 SLICE_X65Y31 SLICE_X65Y32 SLICE_X65Y33 SLICE_X65Y34 SLICE_X65Y35 SLICE_X65Y36 SLICE_X65Y37 SLICE_X65Y38 SLICE_X65Y39 SLICE_X65Y40 SLICE_X65Y41 SLICE_X65Y42 SLICE_X65Y43 SLICE_X65Y44 SLICE_X65Y45 SLICE_X65Y8 SLICE_X65Y9 SLICE_X66Y10 SLICE_X66Y11 SLICE_X66Y12 SLICE_X66Y13 SLICE_X66Y14 SLICE_X66Y15 SLICE_X66Y16 SLICE_X66Y17 SLICE_X66Y18 SLICE_X66Y19 SLICE_X66Y20 SLICE_X66Y21 SLICE_X66Y22 SLICE_X66Y23 SLICE_X66Y24 SLICE_X66Y25 SLICE_X66Y26 SLICE_X66Y27 SLICE_X66Y28 SLICE_X66Y29 SLICE_X66Y30 SLICE_X66Y31 SLICE_X66Y32 SLICE_X66Y33 SLICE_X66Y34 SLICE_X66Y35 SLICE_X66Y36 SLICE_X66Y37 SLICE_X66Y38 SLICE_X66Y39 SLICE_X66Y40 SLICE_X66Y41 SLICE_X66Y42 SLICE_X66Y43 SLICE_X66Y44 SLICE_X66Y45 SLICE_X66Y8 SLICE_X66Y9 SLICE_X67Y10 SLICE_X67Y11 SLICE_X67Y12 SLICE_X67Y13 SLICE_X67Y14 SLICE_X67Y15 SLICE_X67Y16 SLICE_X67Y17 SLICE_X67Y18 SLICE_X67Y19 SLICE_X67Y20 SLICE_X67Y21 SLICE_X67Y22 SLICE_X67Y23 SLICE_X67Y24 SLICE_X67Y25 SLICE_X67Y26 SLICE_X67Y27 SLICE_X67Y28 SLICE_X67Y29 SLICE_X67Y30 SLICE_X67Y31 SLICE_X67Y32 SLICE_X67Y33 SLICE_X67Y34 SLICE_X67Y35 SLICE_X67Y36 SLICE_X67Y37 SLICE_X67Y38 SLICE_X67Y39 SLICE_X67Y40 SLICE_X67Y41 SLICE_X67Y42 SLICE_X67Y43 SLICE_X67Y44 SLICE_X67Y45 SLICE_X67Y8 SLICE_X67Y9 SLICE_X68Y10 SLICE_X68Y11 SLICE_X68Y12 SLICE_X68Y13 SLICE_X68Y14 SLICE_X68Y15 SLICE_X68Y16 SLICE_X68Y17 SLICE_X68Y18 SLICE_X68Y19 SLICE_X68Y20 SLICE_X68Y21 SLICE_X68Y22 SLICE_X68Y23 SLICE_X68Y24 SLICE_X68Y25 SLICE_X68Y26 SLICE_X68Y27 SLICE_X68Y28 SLICE_X68Y29 SLICE_X68Y30 SLICE_X68Y31 SLICE_X68Y32 SLICE_X68Y33 SLICE_X68Y34 SLICE_X68Y35 SLICE_X68Y36 SLICE_X68Y37 SLICE_X68Y38 SLICE_X68Y39 SLICE_X68Y40 SLICE_X68Y41 SLICE_X68Y42 SLICE_X68Y43 SLICE_X68Y44 SLICE_X68Y45 SLICE_X68Y8 SLICE_X68Y9 SLICE_X69Y10 SLICE_X69Y11 SLICE_X69Y12 SLICE_X69Y13 SLICE_X69Y14 SLICE_X69Y15 SLICE_X69Y16 SLICE_X69Y17 SLICE_X69Y18 SLICE_X69Y19 SLICE_X69Y20 SLICE_X69Y21 SLICE_X69Y22 SLICE_X69Y23 SLICE_X69Y24 SLICE_X69Y25 SLICE_X69Y26 SLICE_X69Y27 SLICE_X69Y28 SLICE_X69Y29 SLICE_X69Y30 SLICE_X69Y31 SLICE_X69Y32 SLICE_X69Y33 SLICE_X69Y34 SLICE_X69Y35 SLICE_X69Y36 SLICE_X69Y37 SLICE_X69Y38 SLICE_X69Y39 SLICE_X69Y40 SLICE_X69Y41 SLICE_X69Y42 SLICE_X69Y43 SLICE_X69Y44 SLICE_X69Y45 SLICE_X69Y8 SLICE_X69Y9 SLICE_X70Y10 SLICE_X70Y11 SLICE_X70Y12 SLICE_X70Y13 SLICE_X70Y14 SLICE_X70Y15 SLICE_X70Y16 SLICE_X70Y17 SLICE_X70Y18 SLICE_X70Y19 SLICE_X70Y20 SLICE_X70Y21 SLICE_X70Y22 SLICE_X70Y23 SLICE_X70Y24 SLICE_X70Y25 SLICE_X70Y26 SLICE_X70Y27 SLICE_X70Y28 SLICE_X70Y29 SLICE_X70Y30 SLICE_X70Y31 SLICE_X70Y32 SLICE_X70Y33 SLICE_X70Y34 SLICE_X70Y35 SLICE_X70Y36 SLICE_X70Y37 SLICE_X70Y38 SLICE_X70Y39 SLICE_X70Y40 SLICE_X70Y41 SLICE_X70Y42 SLICE_X70Y43 SLICE_X70Y44 SLICE_X70Y45 SLICE_X70Y8 SLICE_X70Y9 SLICE_X71Y10 SLICE_X71Y11 SLICE_X71Y12 SLICE_X71Y13 SLICE_X71Y14 SLICE_X71Y15 SLICE_X71Y16 SLICE_X71Y17 SLICE_X71Y18 SLICE_X71Y19 SLICE_X71Y20 SLICE_X71Y21 SLICE_X71Y22 SLICE_X71Y23 SLICE_X71Y24 SLICE_X71Y25 SLICE_X71Y26 SLICE_X71Y27 SLICE_X71Y28 SLICE_X71Y29 SLICE_X71Y30 SLICE_X71Y31 SLICE_X71Y32 SLICE_X71Y33 SLICE_X71Y34 SLICE_X71Y35 SLICE_X71Y36 SLICE_X71Y37 SLICE_X71Y38 SLICE_X71Y39 SLICE_X71Y40 SLICE_X71Y41 SLICE_X71Y42 SLICE_X71Y43 SLICE_X71Y44 SLICE_X71Y45 SLICE_X71Y8 SLICE_X71Y9 SLICE_X72Y10 SLICE_X72Y11 SLICE_X72Y12 SLICE_X72Y13 SLICE_X72Y14 SLICE_X72Y15 SLICE_X72Y16 SLICE_X72Y17 SLICE_X72Y18 SLICE_X72Y19 SLICE_X72Y20 SLICE_X72Y21 SLICE_X72Y22 SLICE_X72Y23 SLICE_X72Y24 SLICE_X72Y25 SLICE_X72Y26 SLICE_X72Y27 SLICE_X72Y28 SLICE_X72Y29 SLICE_X72Y30 SLICE_X72Y31 SLICE_X72Y32 SLICE_X72Y33 SLICE_X72Y34 SLICE_X72Y35 SLICE_X72Y36 SLICE_X72Y37 SLICE_X72Y38 SLICE_X72Y39 SLICE_X72Y40 SLICE_X72Y41 SLICE_X72Y42 SLICE_X72Y43 SLICE_X72Y44 SLICE_X72Y45 SLICE_X72Y8 SLICE_X72Y9 SLICE_X73Y10 SLICE_X73Y11 SLICE_X73Y12 SLICE_X73Y13 SLICE_X73Y14 SLICE_X73Y15 SLICE_X73Y16 SLICE_X73Y17 SLICE_X73Y18 SLICE_X73Y19 SLICE_X73Y20 SLICE_X73Y21 SLICE_X73Y22 SLICE_X73Y23 SLICE_X73Y24 SLICE_X73Y25 SLICE_X73Y26 SLICE_X73Y27 SLICE_X73Y28 SLICE_X73Y29 SLICE_X73Y30 SLICE_X73Y31 SLICE_X73Y32 SLICE_X73Y33 SLICE_X73Y34 SLICE_X73Y35 SLICE_X73Y36 SLICE_X73Y37 SLICE_X73Y38 SLICE_X73Y39 SLICE_X73Y40 SLICE_X73Y41 SLICE_X73Y42 SLICE_X73Y43 SLICE_X73Y44 SLICE_X73Y45 SLICE_X73Y8 SLICE_X73Y9 SLICE_X74Y10 SLICE_X74Y11 SLICE_X74Y12 SLICE_X74Y13 SLICE_X74Y14 SLICE_X74Y15 SLICE_X74Y16 SLICE_X74Y17 SLICE_X74Y18 SLICE_X74Y19 SLICE_X74Y20 SLICE_X74Y21 SLICE_X74Y22 SLICE_X74Y23 SLICE_X74Y24 SLICE_X74Y25 SLICE_X74Y26 SLICE_X74Y27 SLICE_X74Y28 SLICE_X74Y29 SLICE_X74Y30 SLICE_X74Y31 SLICE_X74Y32 SLICE_X74Y33 SLICE_X74Y34 SLICE_X74Y35 SLICE_X74Y36 SLICE_X74Y37 SLICE_X74Y38 SLICE_X74Y39 SLICE_X74Y40 SLICE_X74Y41 SLICE_X74Y42 SLICE_X74Y43 SLICE_X74Y44 SLICE_X74Y45 SLICE_X74Y8 SLICE_X74Y9 SLICE_X75Y10 SLICE_X75Y11 SLICE_X75Y12 SLICE_X75Y13 SLICE_X75Y14 SLICE_X75Y15 SLICE_X75Y16 SLICE_X75Y17 SLICE_X75Y18 SLICE_X75Y19 SLICE_X75Y20 SLICE_X75Y21 SLICE_X75Y22 SLICE_X75Y23 SLICE_X75Y24 SLICE_X75Y25 SLICE_X75Y26 SLICE_X75Y27 SLICE_X75Y28 SLICE_X75Y29 SLICE_X75Y30 SLICE_X75Y31 SLICE_X75Y32 SLICE_X75Y33 SLICE_X75Y34 SLICE_X75Y35 SLICE_X75Y36 SLICE_X75Y37 SLICE_X75Y38 SLICE_X75Y39 SLICE_X75Y40 SLICE_X75Y41 SLICE_X75Y42 SLICE_X75Y43 SLICE_X75Y44 SLICE_X75Y45 SLICE_X75Y8 SLICE_X75Y9 SLICE_X76Y10 SLICE_X76Y11 SLICE_X76Y12 SLICE_X76Y13 SLICE_X76Y14 SLICE_X76Y15 SLICE_X76Y16 SLICE_X76Y17 SLICE_X76Y18 SLICE_X76Y19 SLICE_X76Y20 SLICE_X76Y21 SLICE_X76Y22 SLICE_X76Y23 SLICE_X76Y24 SLICE_X76Y25 SLICE_X76Y26 SLICE_X76Y27 SLICE_X76Y28 SLICE_X76Y29 SLICE_X76Y30 SLICE_X76Y31 SLICE_X76Y32 SLICE_X76Y33 SLICE_X76Y34 SLICE_X76Y35 SLICE_X76Y36 SLICE_X76Y37 SLICE_X76Y38 SLICE_X76Y39 SLICE_X76Y40 SLICE_X76Y41 SLICE_X76Y42 SLICE_X76Y43 SLICE_X76Y44 SLICE_X76Y45 SLICE_X76Y8 SLICE_X76Y9 SLICE_X77Y10 SLICE_X77Y11 SLICE_X77Y12 SLICE_X77Y13 SLICE_X77Y14 SLICE_X77Y15 SLICE_X77Y16 SLICE_X77Y17 SLICE_X77Y18 SLICE_X77Y19 SLICE_X77Y20 SLICE_X77Y21 SLICE_X77Y22 SLICE_X77Y23 SLICE_X77Y24 SLICE_X77Y25 SLICE_X77Y26 SLICE_X77Y27 SLICE_X77Y28 SLICE_X77Y29 SLICE_X77Y30 SLICE_X77Y31 SLICE_X77Y32 SLICE_X77Y33 SLICE_X77Y34 SLICE_X77Y35 SLICE_X77Y36 SLICE_X77Y37 SLICE_X77Y38 SLICE_X77Y39 SLICE_X77Y40 SLICE_X77Y41 SLICE_X77Y42 SLICE_X77Y43 SLICE_X77Y44 SLICE_X77Y45 SLICE_X77Y8 SLICE_X77Y9 SLICE_X78Y10 SLICE_X78Y11 SLICE_X78Y12 SLICE_X78Y13 SLICE_X78Y14 SLICE_X78Y15 SLICE_X78Y16 SLICE_X78Y17 SLICE_X78Y18 SLICE_X78Y19 SLICE_X78Y20 SLICE_X78Y21 SLICE_X78Y22 SLICE_X78Y23 SLICE_X78Y24 SLICE_X78Y25 SLICE_X78Y26 SLICE_X78Y27 SLICE_X78Y28 SLICE_X78Y29 SLICE_X78Y30 SLICE_X78Y31 SLICE_X78Y32 SLICE_X78Y33 SLICE_X78Y34 SLICE_X78Y35 SLICE_X78Y36 SLICE_X78Y37 SLICE_X78Y38 SLICE_X78Y39 SLICE_X78Y40 SLICE_X78Y41 SLICE_X78Y42 SLICE_X78Y43 SLICE_X78Y44 SLICE_X78Y45 SLICE_X78Y8 SLICE_X78Y9 SLICE_X79Y10 SLICE_X79Y11 SLICE_X79Y12 SLICE_X79Y13 SLICE_X79Y14 SLICE_X79Y15 SLICE_X79Y16 SLICE_X79Y17 SLICE_X79Y18 SLICE_X79Y19 SLICE_X79Y20 SLICE_X79Y21 SLICE_X79Y22 SLICE_X79Y23 SLICE_X79Y24 SLICE_X79Y25 SLICE_X79Y26 SLICE_X79Y27 SLICE_X79Y28 SLICE_X79Y29 SLICE_X79Y30 SLICE_X79Y31 SLICE_X79Y32 SLICE_X79Y33 SLICE_X79Y34 SLICE_X79Y35 SLICE_X79Y36 SLICE_X79Y37 SLICE_X79Y38 SLICE_X79Y39 SLICE_X79Y40 SLICE_X79Y41 SLICE_X79Y42 SLICE_X79Y43 SLICE_X79Y44 SLICE_X79Y45 SLICE_X79Y8 SLICE_X79Y9

####################################################
# Cells
DIOR_i_1 - 
nets: {DIOR_i_1_n_0 DIOR_i_1/O}, {u1/DIOR DIOR_i_1/I0}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/go15_out DIOR_i_1/I1}, {u1/PIO_control/dir DIOR_i_1/I2}, {rci_i_2_n_0 DIOR_i_1/I3}, {wb_rst_i DIOR_i_1/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'h0000222F, 
LOC: SLICE_X66Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

DIOR_i_1__0 - 
nets: {DIOR_i_1__0_n_0 DIOR_i_1__0/O}, {u1/DMAdior DIOR_i_1__0/I0}, {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/Tddone DIOR_i_1__0/I1}, {DMActrl_dir DIOR_i_1__0/I2}, {rci_i_2__2_n_0 DIOR_i_1__0/I3}, {wb_rst_i DIOR_i_1__0/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'h0000222F, 
LOC: SLICE_X65Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

DIOW_i_1 - 
nets: {DIOW_i_1_n_0 DIOW_i_1/O}, {u1/DIOW DIOW_i_1/I0}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/go15_out DIOW_i_1/I1}, {u1/PIO_control/dir DIOW_i_1/I2}, {rci_i_2_n_0 DIOW_i_1/I3}, {wb_rst_i DIOW_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'h000022F2, 
LOC: SLICE_X64Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

DIOW_i_1__0 - 
nets: {DIOW_i_1__0_n_0 DIOW_i_1__0/O}, {u1/DMAdiow DIOW_i_1__0/I0}, {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/Tddone DIOW_i_1__0/I1}, {DMActrl_dir DIOW_i_1__0/I2}, {rci_i_2__2_n_0 DIOW_i_1__0/I3}, {wb_rst_i DIOW_i_1__0/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'h000022F2, 
LOC: SLICE_X66Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

DMA_timing_ctrl.Td[0]_i_1 - 
nets: {DMA_timing_ctrl.Td[0]_i_1_n_0 DMA_timing_ctrl.Td[0]_i_1/O}, {data6[8] DMA_timing_ctrl.Td[0]_i_1/I0}, {data5[8] DMA_timing_ctrl.Td[0]_i_1/I1}, {u1/SelDev DMA_timing_ctrl.Td[0]_i_1/I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X68Y28, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

DMA_timing_ctrl.Td[1]_i_1 - 
nets: {DMA_timing_ctrl.Td[1]_i_1_n_0 DMA_timing_ctrl.Td[1]_i_1/O}, {data6[9] DMA_timing_ctrl.Td[1]_i_1/I0}, {data5[9] DMA_timing_ctrl.Td[1]_i_1/I1}, {u1/SelDev DMA_timing_ctrl.Td[1]_i_1/I2}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X68Y28, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

DMA_timing_ctrl.Td[2]_i_1 - 
nets: {DMA_timing_ctrl.Td[2]_i_1_n_0 DMA_timing_ctrl.Td[2]_i_1/O}, {data6[10] DMA_timing_ctrl.Td[2]_i_1/I0}, {data5[10] DMA_timing_ctrl.Td[2]_i_1/I1}, {u1/SelDev DMA_timing_ctrl.Td[2]_i_1/I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X69Y28, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

DMA_timing_ctrl.Td[3]_i_1 - 
nets: {DMA_timing_ctrl.Td[3]_i_1_n_0 DMA_timing_ctrl.Td[3]_i_1/O}, {data6[11] DMA_timing_ctrl.Td[3]_i_1/I0}, {data5[11] DMA_timing_ctrl.Td[3]_i_1/I1}, {u1/SelDev DMA_timing_ctrl.Td[3]_i_1/I2}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X69Y28, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

DMA_timing_ctrl.Td[4]_i_1 - 
nets: {DMA_timing_ctrl.Td[4]_i_1_n_0 DMA_timing_ctrl.Td[4]_i_1/O}, {data6[12] DMA_timing_ctrl.Td[4]_i_1/I0}, {data5[12] DMA_timing_ctrl.Td[4]_i_1/I1}, {u1/SelDev DMA_timing_ctrl.Td[4]_i_1/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X65Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

DMA_timing_ctrl.Td[5]_i_1 - 
nets: {DMA_timing_ctrl.Td[5]_i_1_n_0 DMA_timing_ctrl.Td[5]_i_1/O}, {data6[13] DMA_timing_ctrl.Td[5]_i_1/I0}, {data5[13] DMA_timing_ctrl.Td[5]_i_1/I1}, {u1/SelDev DMA_timing_ctrl.Td[5]_i_1/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X65Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

DMA_timing_ctrl.Td[6]_i_1 - 
nets: {DMA_timing_ctrl.Td[6]_i_1_n_0 DMA_timing_ctrl.Td[6]_i_1/O}, {data6[14] DMA_timing_ctrl.Td[6]_i_1/I0}, {data5[14] DMA_timing_ctrl.Td[6]_i_1/I1}, {u1/SelDev DMA_timing_ctrl.Td[6]_i_1/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X65Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

DMA_timing_ctrl.Td[7]_i_1 - 
nets: {DMA_timing_ctrl.Td[7]_i_1_n_0 DMA_timing_ctrl.Td[7]_i_1/O}, {data6[15] DMA_timing_ctrl.Td[7]_i_1/I0}, {data5[15] DMA_timing_ctrl.Td[7]_i_1/I1}, {u1/SelDev DMA_timing_ctrl.Td[7]_i_1/I2}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X65Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

DMA_timing_ctrl.Teoc[0]_i_1 - 
nets: {DMA_timing_ctrl.Teoc[0]_i_1_n_0 DMA_timing_ctrl.Teoc[0]_i_1/O}, {data6[24] DMA_timing_ctrl.Teoc[0]_i_1/I0}, {data5[24] DMA_timing_ctrl.Teoc[0]_i_1/I1}, {u1/SelDev DMA_timing_ctrl.Teoc[0]_i_1/I2}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X60Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

DMA_timing_ctrl.Teoc[1]_i_1 - 
nets: {DMA_timing_ctrl.Teoc[1]_i_1_n_0 DMA_timing_ctrl.Teoc[1]_i_1/O}, {data6[25] DMA_timing_ctrl.Teoc[1]_i_1/I0}, {data5[25] DMA_timing_ctrl.Teoc[1]_i_1/I1}, {u1/SelDev DMA_timing_ctrl.Teoc[1]_i_1/I2}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X60Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

DMA_timing_ctrl.Teoc[2]_i_1 - 
nets: {DMA_timing_ctrl.Teoc[2]_i_1_n_0 DMA_timing_ctrl.Teoc[2]_i_1/O}, {data6[26] DMA_timing_ctrl.Teoc[2]_i_1/I0}, {data5[26] DMA_timing_ctrl.Teoc[2]_i_1/I1}, {u1/SelDev DMA_timing_ctrl.Teoc[2]_i_1/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X61Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

DMA_timing_ctrl.Teoc[3]_i_1 - 
nets: {DMA_timing_ctrl.Teoc[3]_i_1_n_0 DMA_timing_ctrl.Teoc[3]_i_1/O}, {data6[27] DMA_timing_ctrl.Teoc[3]_i_1/I0}, {data5[27] DMA_timing_ctrl.Teoc[3]_i_1/I1}, {u1/SelDev DMA_timing_ctrl.Teoc[3]_i_1/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X61Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

DMA_timing_ctrl.Teoc[4]_i_1 - 
nets: {DMA_timing_ctrl.Teoc[4]_i_1_n_0 DMA_timing_ctrl.Teoc[4]_i_1/O}, {data6[28] DMA_timing_ctrl.Teoc[4]_i_1/I0}, {data5[28] DMA_timing_ctrl.Teoc[4]_i_1/I1}, {u1/SelDev DMA_timing_ctrl.Teoc[4]_i_1/I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X63Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

DMA_timing_ctrl.Teoc[5]_i_1 - 
nets: {DMA_timing_ctrl.Teoc[5]_i_1_n_0 DMA_timing_ctrl.Teoc[5]_i_1/O}, {data6[29] DMA_timing_ctrl.Teoc[5]_i_1/I0}, {data5[29] DMA_timing_ctrl.Teoc[5]_i_1/I1}, {u1/SelDev DMA_timing_ctrl.Teoc[5]_i_1/I2}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X63Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

DMA_timing_ctrl.Teoc[6]_i_1 - 
nets: {DMA_timing_ctrl.Teoc[6]_i_1_n_0 DMA_timing_ctrl.Teoc[6]_i_1/O}, {data6[30] DMA_timing_ctrl.Teoc[6]_i_1/I0}, {data5[30] DMA_timing_ctrl.Teoc[6]_i_1/I1}, {u1/SelDev DMA_timing_ctrl.Teoc[6]_i_1/I2}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X60Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

DMA_timing_ctrl.Teoc[7]_i_1 - 
nets: {DMA_timing_ctrl.Teoc[7]_i_1_n_0 DMA_timing_ctrl.Teoc[7]_i_1/O}, {data6[31] DMA_timing_ctrl.Teoc[7]_i_1/I0}, {data5[31] DMA_timing_ctrl.Teoc[7]_i_1/I1}, {u1/SelDev DMA_timing_ctrl.Teoc[7]_i_1/I2}, 
BEL: SLICEM.B5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X60Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

DMA_timing_ctrl.Tm[0]_i_1 - 
nets: {DMA_timing_ctrl.Tm[0]_i_1_n_0 DMA_timing_ctrl.Tm[0]_i_1/O}, {data6[0] DMA_timing_ctrl.Tm[0]_i_1/I0}, {data5[0] DMA_timing_ctrl.Tm[0]_i_1/I1}, {u1/SelDev DMA_timing_ctrl.Tm[0]_i_1/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X64Y40, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

DMA_timing_ctrl.Tm[1]_i_1 - 
nets: {DMA_timing_ctrl.Tm[1]_i_1_n_0 DMA_timing_ctrl.Tm[1]_i_1/O}, {data6[1] DMA_timing_ctrl.Tm[1]_i_1/I0}, {data5[1] DMA_timing_ctrl.Tm[1]_i_1/I1}, {u1/SelDev DMA_timing_ctrl.Tm[1]_i_1/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X64Y40, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

DMA_timing_ctrl.Tm[2]_i_1 - 
nets: {DMA_timing_ctrl.Tm[2]_i_1_n_0 DMA_timing_ctrl.Tm[2]_i_1/O}, {data6[2] DMA_timing_ctrl.Tm[2]_i_1/I0}, {data5[2] DMA_timing_ctrl.Tm[2]_i_1/I1}, {u1/SelDev DMA_timing_ctrl.Tm[2]_i_1/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X63Y37, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

DMA_timing_ctrl.Tm[3]_i_1 - 
nets: {DMA_timing_ctrl.Tm[3]_i_1_n_0 DMA_timing_ctrl.Tm[3]_i_1/O}, {data6[3] DMA_timing_ctrl.Tm[3]_i_1/I0}, {data5[3] DMA_timing_ctrl.Tm[3]_i_1/I1}, {u1/SelDev DMA_timing_ctrl.Tm[3]_i_1/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X63Y37, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

DMA_timing_ctrl.Tm[4]_i_1 - 
nets: {DMA_timing_ctrl.Tm[4]_i_1_n_0 DMA_timing_ctrl.Tm[4]_i_1/O}, {data6[4] DMA_timing_ctrl.Tm[4]_i_1/I0}, {data5[4] DMA_timing_ctrl.Tm[4]_i_1/I1}, {u1/SelDev DMA_timing_ctrl.Tm[4]_i_1/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X68Y37, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

DMA_timing_ctrl.Tm[5]_i_1 - 
nets: {DMA_timing_ctrl.Tm[5]_i_1_n_0 DMA_timing_ctrl.Tm[5]_i_1/O}, {data6[5] DMA_timing_ctrl.Tm[5]_i_1/I0}, {data5[5] DMA_timing_ctrl.Tm[5]_i_1/I1}, {u1/SelDev DMA_timing_ctrl.Tm[5]_i_1/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X68Y37, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

DMA_timing_ctrl.Tm[6]_i_1 - 
nets: {DMA_timing_ctrl.Tm[6]_i_1_n_0 DMA_timing_ctrl.Tm[6]_i_1/O}, {data6[6] DMA_timing_ctrl.Tm[6]_i_1/I0}, {data5[6] DMA_timing_ctrl.Tm[6]_i_1/I1}, {u1/SelDev DMA_timing_ctrl.Tm[6]_i_1/I2}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X70Y38, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

DMA_timing_ctrl.Tm[7]_i_1 - 
nets: {DMA_timing_ctrl.Tm[7]_i_1_n_0 DMA_timing_ctrl.Tm[7]_i_1/O}, {data6[7] DMA_timing_ctrl.Tm[7]_i_1/I0}, {data5[7] DMA_timing_ctrl.Tm[7]_i_1/I1}, {u1/SelDev DMA_timing_ctrl.Tm[7]_i_1/I2}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X70Y38, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

DMA_timing_ctrl.dTfw_i_1 - 
nets: {DMA_timing_ctrl.dTfw_i_1_n_0 DMA_timing_ctrl.dTfw_i_1/O}, {u1/DMA_control/Tfw DMA_timing_ctrl.dTfw_i_1/I0}, {wb_rst_i DMA_timing_ctrl.dTfw_i_1/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X63Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

DMA_timing_ctrl.igo_i_1 - 
nets: {DMA_timing_ctrl.igo_i_1_n_0 DMA_timing_ctrl.igo_i_1/O}, {u1/DMA_control/DMA_timing_ctrl.dTfw_reg_n_0 DMA_timing_ctrl.igo_i_1/I0}, {u1/DMA_control/Tfw DMA_timing_ctrl.igo_i_1/I1}, {u1/statemachine.DMAgo_reg_n_0 DMA_timing_ctrl.igo_i_1/I2}, {wb_rst_i DMA_timing_ctrl.igo_i_1/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'h00F2, 
LOC: SLICE_X63Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

IORDYen_i_1 - 
nets: {IORDYen_i_1_n_0 IORDYen_i_1/O}, {PIO_dport1_IORDYen IORDYen_i_1/I0}, {u1/SelDev IORDYen_i_1/I1}, {IDEctrl_FATR1 IORDYen_i_1/I2}, {PIO_dport0_IORDYen IORDYen_i_1/I3}, {T1[7]_i_2_n_0 IORDYen_i_1/I4}, {PIO_cmdport_IORDYen IORDYen_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hBF80FFFFBF800000, 
LOC: SLICE_X63Y36, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

Q[0]_i_1 - 
nets: {Q[0]_i_1_n_0 Q[0]_i_1/O}, {wb_dat_i[0] Q[0]_i_1/I0}, {IDEctrl_rst Q[0]_i_1/I1}, {wb_rst_i Q[0]_i_1/I2}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 8'h02, 
LOC: SLICE_X66Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

Q[10]_i_1 - 
nets: {Q[10]_i_1_n_0 Q[10]_i_1/O}, {wb_dat_i[10] Q[10]_i_1/I0}, {IDEctrl_rst Q[10]_i_1/I1}, {wb_rst_i Q[10]_i_1/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'h02, 
LOC: SLICE_X69Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

Q[11]_i_1 - 
nets: {Q[11]_i_1_n_0 Q[11]_i_1/O}, {wb_dat_i[11] Q[11]_i_1/I0}, {IDEctrl_rst Q[11]_i_1/I1}, {wb_rst_i Q[11]_i_1/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'h02, 
LOC: SLICE_X69Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

Q[12]_i_1 - 
nets: {Q[12]_i_1_n_0 Q[12]_i_1/O}, {wb_dat_i[12] Q[12]_i_1/I0}, {IDEctrl_rst Q[12]_i_1/I1}, {wb_rst_i Q[12]_i_1/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'h02, 
LOC: SLICE_X69Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

Q[13]_i_1 - 
nets: {Q[13]_i_1_n_0 Q[13]_i_1/O}, {wb_dat_i[13] Q[13]_i_1/I0}, {IDEctrl_rst Q[13]_i_1/I1}, {wb_rst_i Q[13]_i_1/I2}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 8'h02, 
LOC: SLICE_X69Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

Q[14]_i_1 - 
nets: {Q[14]_i_1_n_0 Q[14]_i_1/O}, {wb_dat_i[14] Q[14]_i_1/I0}, {IDEctrl_rst Q[14]_i_1/I1}, {wb_rst_i Q[14]_i_1/I2}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 8'h02, 
LOC: SLICE_X66Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

Q[15]_i_1 - 
nets: {Q[15]_i_1_n_0 Q[15]_i_1/O}, {wb_dat_i[15] Q[15]_i_1/I0}, {IDEctrl_rst Q[15]_i_1/I1}, {wb_rst_i Q[15]_i_1/I2}, 
BEL: SLICEM.B5LUT, 
CLASS: cell, 
INIT: 8'h02, 
LOC: SLICE_X66Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

Q[16]_i_1 - 
nets: {Q[16]_i_1_n_0 Q[16]_i_1/O}, {wb_dat_i[16] Q[16]_i_1/I0}, {IDEctrl_rst Q[16]_i_1/I1}, {wb_rst_i Q[16]_i_1/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'h02, 
LOC: SLICE_X64Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

Q[17]_i_1 - 
nets: {Q[17]_i_1_n_0 Q[17]_i_1/O}, {wb_dat_i[17] Q[17]_i_1/I0}, {IDEctrl_rst Q[17]_i_1/I1}, {wb_rst_i Q[17]_i_1/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'h02, 
LOC: SLICE_X64Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

Q[18]_i_1 - 
nets: {Q[18]_i_1_n_0 Q[18]_i_1/O}, {wb_dat_i[18] Q[18]_i_1/I0}, {IDEctrl_rst Q[18]_i_1/I1}, {wb_rst_i Q[18]_i_1/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'h02, 
LOC: SLICE_X64Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

Q[19]_i_1 - 
nets: {Q[19]_i_1_n_0 Q[19]_i_1/O}, {wb_dat_i[19] Q[19]_i_1/I0}, {IDEctrl_rst Q[19]_i_1/I1}, {wb_rst_i Q[19]_i_1/I2}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 8'h02, 
LOC: SLICE_X64Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

Q[1]_i_1 - 
nets: {Q[1]_i_1_n_0 Q[1]_i_1/O}, {wb_dat_i[1] Q[1]_i_1/I0}, {IDEctrl_rst Q[1]_i_1/I1}, {wb_rst_i Q[1]_i_1/I2}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 8'h02, 
LOC: SLICE_X66Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

Q[20]_i_1 - 
nets: {Q[20]_i_1_n_0 Q[20]_i_1/O}, {wb_dat_i[20] Q[20]_i_1/I0}, {IDEctrl_rst Q[20]_i_1/I1}, {wb_rst_i Q[20]_i_1/I2}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 8'h02, 
LOC: SLICE_X62Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

Q[21]_i_1 - 
nets: {Q[21]_i_1_n_0 Q[21]_i_1/O}, {wb_dat_i[21] Q[21]_i_1/I0}, {IDEctrl_rst Q[21]_i_1/I1}, {wb_rst_i Q[21]_i_1/I2}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 8'h02, 
LOC: SLICE_X66Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

Q[22]_i_1 - 
nets: {Q[22]_i_1_n_0 Q[22]_i_1/O}, {wb_dat_i[22] Q[22]_i_1/I0}, {IDEctrl_rst Q[22]_i_1/I1}, {wb_rst_i Q[22]_i_1/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'h02, 
LOC: SLICE_X64Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

Q[23]_i_1 - 
nets: {Q[23]_i_1_n_0 Q[23]_i_1/O}, {wb_dat_i[23] Q[23]_i_1/I0}, {IDEctrl_rst Q[23]_i_1/I1}, {wb_rst_i Q[23]_i_1/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'h02, 
LOC: SLICE_X67Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

Q[24]_i_1 - 
nets: {Q[24]_i_1_n_0 Q[24]_i_1/O}, {wb_dat_i[24] Q[24]_i_1/I0}, {IDEctrl_rst Q[24]_i_1/I1}, {wb_rst_i Q[24]_i_1/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'h02, 
LOC: SLICE_X64Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

Q[25]_i_1 - 
nets: {Q[25]_i_1_n_0 Q[25]_i_1/O}, {wb_dat_i[25] Q[25]_i_1/I0}, {IDEctrl_rst Q[25]_i_1/I1}, {wb_rst_i Q[25]_i_1/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'h02, 
LOC: SLICE_X63Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

Q[26]_i_1 - 
nets: {Q[26]_i_1_n_0 Q[26]_i_1/O}, {wb_dat_i[26] Q[26]_i_1/I0}, {IDEctrl_rst Q[26]_i_1/I1}, {wb_rst_i Q[26]_i_1/I2}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 8'h02, 
LOC: SLICE_X62Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

Q[27]_i_1 - 
nets: {Q[27]_i_1_n_0 Q[27]_i_1/O}, {wb_dat_i[27] Q[27]_i_1/I0}, {IDEctrl_rst Q[27]_i_1/I1}, {wb_rst_i Q[27]_i_1/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'h02, 
LOC: SLICE_X63Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

Q[28]_i_1 - 
nets: {Q[28]_i_1_n_0 Q[28]_i_1/O}, {wb_dat_i[28] Q[28]_i_1/I0}, {IDEctrl_rst Q[28]_i_1/I1}, {wb_rst_i Q[28]_i_1/I2}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 8'h02, 
LOC: SLICE_X64Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

Q[29]_i_1 - 
nets: {Q[29]_i_1_n_0 Q[29]_i_1/O}, {wb_dat_i[29] Q[29]_i_1/I0}, {IDEctrl_rst Q[29]_i_1/I1}, {wb_rst_i Q[29]_i_1/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'h02, 
LOC: SLICE_X67Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

Q[2]_i_1 - 
nets: {Q[2]_i_1_n_0 Q[2]_i_1/O}, {wb_dat_i[2] Q[2]_i_1/I0}, {IDEctrl_rst Q[2]_i_1/I1}, {wb_rst_i Q[2]_i_1/I2}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 8'h02, 
LOC: SLICE_X66Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

Q[30]_i_1 - 
nets: {Q[30]_i_1_n_0 Q[30]_i_1/O}, {wb_dat_i[30] Q[30]_i_1/I0}, {IDEctrl_rst Q[30]_i_1/I1}, {wb_rst_i Q[30]_i_1/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'h02, 
LOC: SLICE_X64Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

Q[31]_i_1 - 
nets: {Q[31]_i_1_n_0 Q[31]_i_1/O}, {IDEctrl_rst Q[31]_i_1/I0}, {wb_rst_i Q[31]_i_1/I1}, {DMATxFull Q[31]_i_1/I2}, {wb_we_i Q[31]_i_1/I3}, {DMAsel Q[31]_i_1/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hEFEEEEEE, 
LOC: SLICE_X68Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

Q[31]_i_2 - 
nets: {Q[31]_i_2_n_0 Q[31]_i_2/O}, {wb_dat_i[31] Q[31]_i_2/I0}, {IDEctrl_rst Q[31]_i_2/I1}, {wb_rst_i Q[31]_i_2/I2}, 
BEL: SLICEM.D5LUT, 
CLASS: cell, 
INIT: 8'h02, 
LOC: SLICE_X66Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

Q[3]_i_1 - 
nets: {Q[3]_i_1_n_0 Q[3]_i_1/O}, {wb_dat_i[3] Q[3]_i_1/I0}, {IDEctrl_rst Q[3]_i_1/I1}, {wb_rst_i Q[3]_i_1/I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'h02, 
LOC: SLICE_X64Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

Q[4]_i_1 - 
nets: {Q[4]_i_1_n_0 Q[4]_i_1/O}, {wb_dat_i[4] Q[4]_i_1/I0}, {IDEctrl_rst Q[4]_i_1/I1}, {wb_rst_i Q[4]_i_1/I2}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 8'h02, 
LOC: SLICE_X64Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

Q[5]_i_1 - 
nets: {Q[5]_i_1_n_0 Q[5]_i_1/O}, {wb_dat_i[5] Q[5]_i_1/I0}, {IDEctrl_rst Q[5]_i_1/I1}, {wb_rst_i Q[5]_i_1/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'h02, 
LOC: SLICE_X67Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

Q[6]_i_1 - 
nets: {Q[6]_i_1_n_0 Q[6]_i_1/O}, {wb_dat_i[6] Q[6]_i_1/I0}, {IDEctrl_rst Q[6]_i_1/I1}, {wb_rst_i Q[6]_i_1/I2}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 8'h02, 
LOC: SLICE_X67Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

Q[7]_i_1 - 
nets: {Q[7]_i_1_n_0 Q[7]_i_1/O}, {wb_dat_i[7] Q[7]_i_1/I0}, {IDEctrl_rst Q[7]_i_1/I1}, {wb_rst_i Q[7]_i_1/I2}, 
BEL: SLICEM.C5LUT, 
CLASS: cell, 
INIT: 8'h02, 
LOC: SLICE_X66Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

Q[8]_i_1 - 
nets: {Q[8]_i_1_n_0 Q[8]_i_1/O}, {wb_dat_i[8] Q[8]_i_1/I0}, {IDEctrl_rst Q[8]_i_1/I1}, {wb_rst_i Q[8]_i_1/I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'h02, 
LOC: SLICE_X69Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

Q[9]_i_1 - 
nets: {Q[9]_i_1_n_0 Q[9]_i_1/O}, {wb_dat_i[9] Q[9]_i_1/I0}, {IDEctrl_rst Q[9]_i_1/I1}, {wb_rst_i Q[9]_i_1/I2}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 8'h02, 
LOC: SLICE_X69Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

Qi[0]_i_1 - 
nets: {Qi[0]_i_1_n_0 Qi[0]_i_1/O}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/go13_out Qi[0]_i_1/I0}, {T1[0] Qi[0]_i_1/I1}, {Qi[0] Qi[0]_i_1/I2}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/t1_cnt/rci_reg_n_0 Qi[0]_i_1/I3}, {wb_rst_i Qi[0]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'h00008DD8, 
LOC: SLICE_X59Y35, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

Qi[0]_i_1__0 - 
nets: {Qi[0]_i_1__0_n_0 Qi[0]_i_1__0/O}, {wb_rst_i Qi[0]_i_1__0/I0}, {Teoc[0] Qi[0]_i_1__0/I1}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/go15_out Qi[0]_i_1__0/I2}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/cnt/Qi_reg_n_0_[0] Qi[0]_i_1__0/I3}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/rci_reg_n_0 Qi[0]_i_1__0/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'hEAEFEFEA, 
LOC: SLICE_X58Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

Qi[0]_i_1__1 - 
nets: {Qi[0]_i_1__1_n_0 Qi[0]_i_1__1/O}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/go15_out Qi[0]_i_1__1/I0}, {T4[0] Qi[0]_i_1__1/I1}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/cnt/Qi_reg_n_0_[0] Qi[0]_i_1__1/I2}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/rci_reg_n_0 Qi[0]_i_1__1/I3}, {wb_rst_i Qi[0]_i_1__1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'h00008DD8, 
LOC: SLICE_X59Y36, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

Qi[0]_i_1__2 - 
nets: {Qi[0]_i_1__2_n_0 Qi[0]_i_1__2/O}, {rci_i_2_n_0 Qi[0]_i_1__2/I0}, {T2[0] Qi[0]_i_1__2/I1}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg_n_0_[0] Qi[0]_i_1__2/I2}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/rci_reg_n_0 Qi[0]_i_1__2/I3}, {wb_rst_i Qi[0]_i_1__2/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'h00004EE4, 
LOC: SLICE_X65Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

Qi[0]_i_1__3 - 
nets: {Qi[0]_i_1__3_n_0 Qi[0]_i_1__3/O}, {u1/DMA_control/go Qi[0]_i_1__3/I0}, {Tm[0] Qi[0]_i_1__3/I1}, {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/cnt/Qi_reg_n_0_[0] Qi[0]_i_1__3/I2}, {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/rci_reg_n_0 Qi[0]_i_1__3/I3}, {wb_rst_i Qi[0]_i_1__3/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'h00008DD8, 
LOC: SLICE_X62Y40, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

Qi[0]_i_1__4 - 
nets: {Qi[0]_i_1__4_n_0 Qi[0]_i_1__4/O}, {wb_rst_i Qi[0]_i_1__4/I0}, {Td[0] Qi[0]_i_1__4/I1}, {rci_i_2__2_n_0 Qi[0]_i_1__4/I2}, {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/cnt/Qi_reg_n_0_[0] Qi[0]_i_1__4/I3}, {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/rci_reg_n_0 Qi[0]_i_1__4/I4}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 32'hAEFEFEAE, 
LOC: SLICE_X66Y28, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

Qi[0]_i_1__5 - 
nets: {Qi[0]_i_1__5_n_0 Qi[0]_i_1__5/O}, {wb_rst_i Qi[0]_i_1__5/I0}, {u1/DMA_control/DMA_timing_ctrl.Teoc_reg_n_0_[0] Qi[0]_i_1__5/I1}, {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/Tddone Qi[0]_i_1__5/I2}, {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg_n_0_[0] Qi[0]_i_1__5/I3}, {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/rci_reg_n_0 Qi[0]_i_1__5/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hEAEFEFEA, 
LOC: SLICE_X59Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

Qi[1]_i_1 - 
nets: {Qi[1]_i_1_n_0 Qi[1]_i_1/O}, {wb_rst_i Qi[1]_i_1/I0}, {T1[1] Qi[1]_i_1/I1}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/go13_out Qi[1]_i_1/I2}, {Qi[1] Qi[1]_i_1/I3}, {Qi[0] Qi[1]_i_1/I4}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/t1_cnt/rci_reg_n_0 Qi[1]_i_1/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hEFEAEAEFEFEAEFEA, 
LOC: SLICE_X59Y35, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

Qi[1]_i_1__0 - 
nets: {Qi[1]_i_1__0_n_0 Qi[1]_i_1__0/O}, {wb_rst_i Qi[1]_i_1__0/I0}, {Teoc[1] Qi[1]_i_1__0/I1}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/go15_out Qi[1]_i_1__0/I2}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/cnt/Qi_reg_n_0_[1] Qi[1]_i_1__0/I3}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/cnt/Qi_reg_n_0_[0] Qi[1]_i_1__0/I4}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/rci_reg_n_0 Qi[1]_i_1__0/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hEFEAEAEFEFEAEFEA, 
LOC: SLICE_X58Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

Qi[1]_i_1__1 - 
nets: {Qi[1]_i_1__1_n_0 Qi[1]_i_1__1/O}, {wb_rst_i Qi[1]_i_1__1/I0}, {T4[1] Qi[1]_i_1__1/I1}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/go15_out Qi[1]_i_1__1/I2}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/cnt/Qi_reg_n_0_[1] Qi[1]_i_1__1/I3}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/cnt/Qi_reg_n_0_[0] Qi[1]_i_1__1/I4}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/rci_reg_n_0 Qi[1]_i_1__1/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hEFEAEAEFEFEAEFEA, 
LOC: SLICE_X59Y36, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

Qi[1]_i_1__2 - 
nets: {Qi[1]_i_1__2_n_0 Qi[1]_i_1__2/O}, {rci_i_2_n_0 Qi[1]_i_1__2/I0}, {T2[1] Qi[1]_i_1__2/I1}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg_n_0_[1] Qi[1]_i_1__2/I2}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg_n_0_[0] Qi[1]_i_1__2/I3}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/rci_reg_n_0 Qi[1]_i_1__2/I4}, {wb_rst_i Qi[1]_i_1__2/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h00000000E44EE4E4, 
LOC: SLICE_X65Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

Qi[1]_i_1__3 - 
nets: {Qi[1]_i_1__3_n_0 Qi[1]_i_1__3/O}, {u1/DMA_control/go Qi[1]_i_1__3/I0}, {Tm[1] Qi[1]_i_1__3/I1}, {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/cnt/Qi_reg_n_0_[1] Qi[1]_i_1__3/I2}, {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/cnt/Qi_reg_n_0_[0] Qi[1]_i_1__3/I3}, {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/rci_reg_n_0 Qi[1]_i_1__3/I4}, {wb_rst_i Qi[1]_i_1__3/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'h00000000D88DD8D8, 
LOC: SLICE_X62Y40, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

Qi[1]_i_1__4 - 
nets: {Qi[1]_i_1__4_n_0 Qi[1]_i_1__4/O}, {rci_i_2__2_n_0 Qi[1]_i_1__4/I0}, {Td[1] Qi[1]_i_1__4/I1}, {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/cnt/Qi_reg_n_0_[1] Qi[1]_i_1__4/I2}, {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/cnt/Qi_reg_n_0_[0] Qi[1]_i_1__4/I3}, {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/rci_reg_n_0 Qi[1]_i_1__4/I4}, {wb_rst_i Qi[1]_i_1__4/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'h00000000E44EE4E4, 
LOC: SLICE_X66Y28, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

Qi[1]_i_1__5 - 
nets: {Qi[1]_i_1__5_n_0 Qi[1]_i_1__5/O}, {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/Tddone Qi[1]_i_1__5/I0}, {u1/DMA_control/DMA_timing_ctrl.Teoc_reg_n_0_[1] Qi[1]_i_1__5/I1}, {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg_n_0_[1] Qi[1]_i_1__5/I2}, {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg_n_0_[0] Qi[1]_i_1__5/I3}, {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/rci_reg_n_0 Qi[1]_i_1__5/I4}, {wb_rst_i Qi[1]_i_1__5/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h00000000D88DD8D8, 
LOC: SLICE_X59Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

Qi[2]_i_1 - 
nets: {Qi[2]_i_1_n_0 Qi[2]_i_1/O}, {wb_rst_i Qi[2]_i_1/I0}, {T1[2] Qi[2]_i_1/I1}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/go13_out Qi[2]_i_1/I2}, {Qi[2] Qi[2]_i_1/I3}, {Qi[2]_i_2_n_0 Qi[2]_i_1/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hEFEAEAEF, 
LOC: SLICE_X59Y35, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

Qi[2]_i_1__0 - 
nets: {Qi[2]_i_1__0_n_0 Qi[2]_i_1__0/O}, {wb_rst_i Qi[2]_i_1__0/I0}, {Teoc[2] Qi[2]_i_1__0/I1}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/go15_out Qi[2]_i_1__0/I2}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/cnt/Qi_reg_n_0_[2] Qi[2]_i_1__0/I3}, {Qi[2]_i_2__2_n_0 Qi[2]_i_1__0/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'hEFEAEAEF, 
LOC: SLICE_X58Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

Qi[2]_i_1__1 - 
nets: {Qi[2]_i_1__1_n_0 Qi[2]_i_1__1/O}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/go15_out Qi[2]_i_1__1/I0}, {T4[2] Qi[2]_i_1__1/I1}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/cnt/Qi_reg_n_0_[2] Qi[2]_i_1__1/I2}, {Qi[2]_i_2__1_n_0 Qi[2]_i_1__1/I3}, {wb_rst_i Qi[2]_i_1__1/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'h0000D88D, 
LOC: SLICE_X58Y36, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

Qi[2]_i_1__2 - 
nets: {Qi[2]_i_1__2_n_0 Qi[2]_i_1__2/O}, {wb_rst_i Qi[2]_i_1__2/I0}, {T2[2] Qi[2]_i_1__2/I1}, {rci_i_2_n_0 Qi[2]_i_1__2/I2}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg_n_0_[2] Qi[2]_i_1__2/I3}, {Qi[2]_i_2__0_n_0 Qi[2]_i_1__2/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hFEAEAEFE, 
LOC: SLICE_X65Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

Qi[2]_i_1__3 - 
nets: {Qi[2]_i_1__3_n_0 Qi[2]_i_1__3/O}, {wb_rst_i Qi[2]_i_1__3/I0}, {Tm[2] Qi[2]_i_1__3/I1}, {u1/DMA_control/go Qi[2]_i_1__3/I2}, {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/cnt/Qi_reg_n_0_[2] Qi[2]_i_1__3/I3}, {Qi[2]_i_2__3_n_0 Qi[2]_i_1__3/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'hEFEAEAEF, 
LOC: SLICE_X62Y39, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

Qi[2]_i_1__4 - 
nets: {Qi[2]_i_1__4_n_0 Qi[2]_i_1__4/O}, {wb_rst_i Qi[2]_i_1__4/I0}, {Td[2] Qi[2]_i_1__4/I1}, {rci_i_2__2_n_0 Qi[2]_i_1__4/I2}, {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/cnt/Qi_reg_n_0_[2] Qi[2]_i_1__4/I3}, {Qi[2]_i_2__4_n_0 Qi[2]_i_1__4/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hFEAEAEFE, 
LOC: SLICE_X64Y28, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

Qi[2]_i_1__5 - 
nets: {Qi[2]_i_1__5_n_0 Qi[2]_i_1__5/O}, {wb_rst_i Qi[2]_i_1__5/I0}, {u1/DMA_control/DMA_timing_ctrl.Teoc_reg_n_0_[2] Qi[2]_i_1__5/I1}, {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/Tddone Qi[2]_i_1__5/I2}, {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg_n_0_[2] Qi[2]_i_1__5/I3}, {Qi[2]_i_2__5_n_0 Qi[2]_i_1__5/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'hEFEAEAEF, 
LOC: SLICE_X58Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

Qi[2]_i_2 - 
nets: {Qi[2]_i_2_n_0 Qi[2]_i_2/O}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/t1_cnt/rci_reg_n_0 Qi[2]_i_2/I0}, {Qi[0] Qi[2]_i_2/I1}, {Qi[1] Qi[2]_i_2/I2}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 8'hFD, 
LOC: SLICE_X59Y35, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

Qi[2]_i_2__0 - 
nets: {Qi[2]_i_2__0_n_0 Qi[2]_i_2__0/O}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/rci_reg_n_0 Qi[2]_i_2__0/I0}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg_n_0_[0] Qi[2]_i_2__0/I1}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg_n_0_[1] Qi[2]_i_2__0/I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'hFD, 
LOC: SLICE_X65Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

Qi[2]_i_2__1 - 
nets: {Qi[2]_i_2__1_n_0 Qi[2]_i_2__1/O}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/rci_reg_n_0 Qi[2]_i_2__1/I0}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/cnt/Qi_reg_n_0_[0] Qi[2]_i_2__1/I1}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/cnt/Qi_reg_n_0_[1] Qi[2]_i_2__1/I2}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 8'hFD, 
LOC: SLICE_X58Y36, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

Qi[2]_i_2__2 - 
nets: {Qi[2]_i_2__2_n_0 Qi[2]_i_2__2/O}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/rci_reg_n_0 Qi[2]_i_2__2/I0}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/cnt/Qi_reg_n_0_[0] Qi[2]_i_2__2/I1}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/cnt/Qi_reg_n_0_[1] Qi[2]_i_2__2/I2}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 8'hFD, 
LOC: SLICE_X58Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

Qi[2]_i_2__3 - 
nets: {Qi[2]_i_2__3_n_0 Qi[2]_i_2__3/O}, {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/rci_reg_n_0 Qi[2]_i_2__3/I0}, {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/cnt/Qi_reg_n_0_[0] Qi[2]_i_2__3/I1}, {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/cnt/Qi_reg_n_0_[1] Qi[2]_i_2__3/I2}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 8'hFD, 
LOC: SLICE_X62Y39, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

Qi[2]_i_2__4 - 
nets: {Qi[2]_i_2__4_n_0 Qi[2]_i_2__4/O}, {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/rci_reg_n_0 Qi[2]_i_2__4/I0}, {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/cnt/Qi_reg_n_0_[0] Qi[2]_i_2__4/I1}, {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/cnt/Qi_reg_n_0_[1] Qi[2]_i_2__4/I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'hFD, 
LOC: SLICE_X64Y28, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

Qi[2]_i_2__5 - 
nets: {Qi[2]_i_2__5_n_0 Qi[2]_i_2__5/O}, {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/rci_reg_n_0 Qi[2]_i_2__5/I0}, {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg_n_0_[0] Qi[2]_i_2__5/I1}, {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg_n_0_[1] Qi[2]_i_2__5/I2}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 8'hFD, 
LOC: SLICE_X58Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

Qi[3]_i_1 - 
nets: {Qi[3]_i_1_n_0 Qi[3]_i_1/O}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/go13_out Qi[3]_i_1/I0}, {T1[3] Qi[3]_i_1/I1}, {Qi[3] Qi[3]_i_1/I2}, {Qi[3]_i_2_n_0 Qi[3]_i_1/I3}, {wb_rst_i Qi[3]_i_1/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'h0000D88D, 
LOC: SLICE_X60Y35, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

Qi[3]_i_1__0 - 
nets: {Qi[3]_i_1__0_n_0 Qi[3]_i_1__0/O}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/go15_out Qi[3]_i_1__0/I0}, {Teoc[3] Qi[3]_i_1__0/I1}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/cnt/Qi_reg_n_0_[3] Qi[3]_i_1__0/I2}, {Qi[3]_i_2__2_n_0 Qi[3]_i_1__0/I3}, {wb_rst_i Qi[3]_i_1__0/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'h0000D88D, 
LOC: SLICE_X58Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

Qi[3]_i_1__1 - 
nets: {Qi[3]_i_1__1_n_0 Qi[3]_i_1__1/O}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/go15_out Qi[3]_i_1__1/I0}, {T4[3] Qi[3]_i_1__1/I1}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/cnt/Qi_reg_n_0_[3] Qi[3]_i_1__1/I2}, {Qi[3]_i_2__1_n_0 Qi[3]_i_1__1/I3}, {wb_rst_i Qi[3]_i_1__1/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'h0000D88D, 
LOC: SLICE_X59Y36, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

Qi[3]_i_1__2 - 
nets: {Qi[3]_i_1__2_n_0 Qi[3]_i_1__2/O}, {wb_rst_i Qi[3]_i_1__2/I0}, {T2[3] Qi[3]_i_1__2/I1}, {rci_i_2_n_0 Qi[3]_i_1__2/I2}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg_n_0_[3] Qi[3]_i_1__2/I3}, {Qi[3]_i_2__0_n_0 Qi[3]_i_1__2/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hFEAEAEFE, 
LOC: SLICE_X64Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

Qi[3]_i_1__3 - 
nets: {Qi[3]_i_1__3_n_0 Qi[3]_i_1__3/O}, {u1/DMA_control/go Qi[3]_i_1__3/I0}, {Tm[3] Qi[3]_i_1__3/I1}, {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/cnt/Qi_reg_n_0_[3] Qi[3]_i_1__3/I2}, {Qi[3]_i_2__3_n_0 Qi[3]_i_1__3/I3}, {wb_rst_i Qi[3]_i_1__3/I4}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'h0000D88D, 
LOC: SLICE_X62Y39, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

Qi[3]_i_1__4 - 
nets: {Qi[3]_i_1__4_n_0 Qi[3]_i_1__4/O}, {rci_i_2__2_n_0 Qi[3]_i_1__4/I0}, {Td[3] Qi[3]_i_1__4/I1}, {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/cnt/Qi_reg_n_0_[3] Qi[3]_i_1__4/I2}, {Qi[3]_i_2__4_n_0 Qi[3]_i_1__4/I3}, {wb_rst_i Qi[3]_i_1__4/I4}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'h0000E44E, 
LOC: SLICE_X66Y28, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

Qi[3]_i_1__5 - 
nets: {Qi[3]_i_1__5_n_0 Qi[3]_i_1__5/O}, {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/Tddone Qi[3]_i_1__5/I0}, {u1/DMA_control/DMA_timing_ctrl.Teoc_reg_n_0_[3] Qi[3]_i_1__5/I1}, {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg_n_0_[3] Qi[3]_i_1__5/I2}, {Qi[3]_i_2__5_n_0 Qi[3]_i_1__5/I3}, {wb_rst_i Qi[3]_i_1__5/I4}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'h0000D88D, 
LOC: SLICE_X58Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

Qi[3]_i_2 - 
nets: {Qi[3]_i_2_n_0 Qi[3]_i_2/O}, {Qi[1] Qi[3]_i_2/I0}, {Qi[0] Qi[3]_i_2/I1}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/t1_cnt/rci_reg_n_0 Qi[3]_i_2/I2}, {Qi[2] Qi[3]_i_2/I3}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 16'hFFEF, 
LOC: SLICE_X60Y35, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

Qi[3]_i_2__0 - 
nets: {Qi[3]_i_2__0_n_0 Qi[3]_i_2__0/O}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg_n_0_[1] Qi[3]_i_2__0/I0}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg_n_0_[0] Qi[3]_i_2__0/I1}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/rci_reg_n_0 Qi[3]_i_2__0/I2}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg_n_0_[2] Qi[3]_i_2__0/I3}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 16'hFFEF, 
LOC: SLICE_X65Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

Qi[3]_i_2__1 - 
nets: {Qi[3]_i_2__1_n_0 Qi[3]_i_2__1/O}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/cnt/Qi_reg_n_0_[1] Qi[3]_i_2__1/I0}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/cnt/Qi_reg_n_0_[0] Qi[3]_i_2__1/I1}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/rci_reg_n_0 Qi[3]_i_2__1/I2}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/cnt/Qi_reg_n_0_[2] Qi[3]_i_2__1/I3}, 
BEL: SLICEM.B5LUT, 
CLASS: cell, 
INIT: 16'hFFEF, 
LOC: SLICE_X58Y36, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

Qi[3]_i_2__2 - 
nets: {Qi[3]_i_2__2_n_0 Qi[3]_i_2__2/O}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/cnt/Qi_reg_n_0_[1] Qi[3]_i_2__2/I0}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/cnt/Qi_reg_n_0_[0] Qi[3]_i_2__2/I1}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/rci_reg_n_0 Qi[3]_i_2__2/I2}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/cnt/Qi_reg_n_0_[2] Qi[3]_i_2__2/I3}, 
BEL: SLICEM.B5LUT, 
CLASS: cell, 
INIT: 16'hFFEF, 
LOC: SLICE_X58Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

Qi[3]_i_2__3 - 
nets: {Qi[3]_i_2__3_n_0 Qi[3]_i_2__3/O}, {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/cnt/Qi_reg_n_0_[1] Qi[3]_i_2__3/I0}, {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/cnt/Qi_reg_n_0_[0] Qi[3]_i_2__3/I1}, {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/rci_reg_n_0 Qi[3]_i_2__3/I2}, {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/cnt/Qi_reg_n_0_[2] Qi[3]_i_2__3/I3}, 
BEL: SLICEM.C5LUT, 
CLASS: cell, 
INIT: 16'hFFEF, 
LOC: SLICE_X62Y39, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

Qi[3]_i_2__4 - 
nets: {Qi[3]_i_2__4_n_0 Qi[3]_i_2__4/O}, {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/cnt/Qi_reg_n_0_[1] Qi[3]_i_2__4/I0}, {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/cnt/Qi_reg_n_0_[0] Qi[3]_i_2__4/I1}, {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/rci_reg_n_0 Qi[3]_i_2__4/I2}, {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/cnt/Qi_reg_n_0_[2] Qi[3]_i_2__4/I3}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 16'hFFEF, 
LOC: SLICE_X65Y28, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

Qi[3]_i_2__5 - 
nets: {Qi[3]_i_2__5_n_0 Qi[3]_i_2__5/O}, {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg_n_0_[1] Qi[3]_i_2__5/I0}, {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg_n_0_[0] Qi[3]_i_2__5/I1}, {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/rci_reg_n_0 Qi[3]_i_2__5/I2}, {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg_n_0_[2] Qi[3]_i_2__5/I3}, 
BEL: SLICEM.C5LUT, 
CLASS: cell, 
INIT: 16'hFFEF, 
LOC: SLICE_X58Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

Qi[4]_i_1 - 
nets: {Qi[4]_i_1_n_0 Qi[4]_i_1/O}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/go13_out Qi[4]_i_1/I0}, {T1[4] Qi[4]_i_1/I1}, {Qi[4] Qi[4]_i_1/I2}, {Qi[4]_i_2_n_0 Qi[4]_i_1/I3}, {wb_rst_i Qi[4]_i_1/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'h0000D88D, 
LOC: SLICE_X60Y35, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

Qi[4]_i_1__0 - 
nets: {Qi[4]_i_1__0_n_0 Qi[4]_i_1__0/O}, {wb_rst_i Qi[4]_i_1__0/I0}, {Teoc[4] Qi[4]_i_1__0/I1}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/go15_out Qi[4]_i_1__0/I2}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/cnt/Qi_reg_n_0_[4] Qi[4]_i_1__0/I3}, {Qi[4]_i_2__2_n_0 Qi[4]_i_1__0/I4}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'hEFEAEAEF, 
LOC: SLICE_X58Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

Qi[4]_i_1__1 - 
nets: {Qi[4]_i_1__1_n_0 Qi[4]_i_1__1/O}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/go15_out Qi[4]_i_1__1/I0}, {T4[4] Qi[4]_i_1__1/I1}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/cnt/Qi_reg_n_0_[4] Qi[4]_i_1__1/I2}, {Qi[4]_i_2__1_n_0 Qi[4]_i_1__1/I3}, {wb_rst_i Qi[4]_i_1__1/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'h0000D88D, 
LOC: SLICE_X59Y36, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

Qi[4]_i_1__2 - 
nets: {Qi[4]_i_1__2_n_0 Qi[4]_i_1__2/O}, {wb_rst_i Qi[4]_i_1__2/I0}, {T2[4] Qi[4]_i_1__2/I1}, {rci_i_2_n_0 Qi[4]_i_1__2/I2}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg_n_0_[4] Qi[4]_i_1__2/I3}, {Qi[4]_i_2__0_n_0 Qi[4]_i_1__2/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hFEAEAEFE, 
LOC: SLICE_X64Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

Qi[4]_i_1__3 - 
nets: {Qi[4]_i_1__3_n_0 Qi[4]_i_1__3/O}, {u1/DMA_control/go Qi[4]_i_1__3/I0}, {Tm[4] Qi[4]_i_1__3/I1}, {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/cnt/Qi_reg_n_0_[4] Qi[4]_i_1__3/I2}, {Qi[4]_i_2__3_n_0 Qi[4]_i_1__3/I3}, {wb_rst_i Qi[4]_i_1__3/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'h0000D88D, 
LOC: SLICE_X62Y40, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

Qi[4]_i_1__4 - 
nets: {Qi[4]_i_1__4_n_0 Qi[4]_i_1__4/O}, {wb_rst_i Qi[4]_i_1__4/I0}, {Td[4] Qi[4]_i_1__4/I1}, {rci_i_2__2_n_0 Qi[4]_i_1__4/I2}, {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/cnt/Qi_reg_n_0_[4] Qi[4]_i_1__4/I3}, {Qi[4]_i_2__4_n_0 Qi[4]_i_1__4/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'hFEAEAEFE, 
LOC: SLICE_X66Y28, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

Qi[4]_i_1__5 - 
nets: {Qi[4]_i_1__5_n_0 Qi[4]_i_1__5/O}, {wb_rst_i Qi[4]_i_1__5/I0}, {u1/DMA_control/DMA_timing_ctrl.Teoc_reg_n_0_[4] Qi[4]_i_1__5/I1}, {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/Tddone Qi[4]_i_1__5/I2}, {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg_n_0_[4] Qi[4]_i_1__5/I3}, {Qi[4]_i_2__5_n_0 Qi[4]_i_1__5/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hEFEAEAEF, 
LOC: SLICE_X59Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

Qi[4]_i_2 - 
nets: {Qi[4]_i_2_n_0 Qi[4]_i_2/O}, {Qi[2] Qi[4]_i_2/I0}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/t1_cnt/rci_reg_n_0 Qi[4]_i_2/I1}, {Qi[0] Qi[4]_i_2/I2}, {Qi[1] Qi[4]_i_2/I3}, {Qi[3] Qi[4]_i_2/I4}, 
BEL: SLICEM.B5LUT, 
CLASS: cell, 
INIT: 32'hFFFFFFFB, 
LOC: SLICE_X60Y35, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

Qi[4]_i_2__0 - 
nets: {Qi[4]_i_2__0_n_0 Qi[4]_i_2__0/O}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg_n_0_[2] Qi[4]_i_2__0/I0}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/rci_reg_n_0 Qi[4]_i_2__0/I1}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg_n_0_[0] Qi[4]_i_2__0/I2}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg_n_0_[1] Qi[4]_i_2__0/I3}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg_n_0_[3] Qi[4]_i_2__0/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hFFFFFFFB, 
LOC: SLICE_X65Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

Qi[4]_i_2__1 - 
nets: {Qi[4]_i_2__1_n_0 Qi[4]_i_2__1/O}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/cnt/Qi_reg_n_0_[2] Qi[4]_i_2__1/I0}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/rci_reg_n_0 Qi[4]_i_2__1/I1}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/cnt/Qi_reg_n_0_[0] Qi[4]_i_2__1/I2}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/cnt/Qi_reg_n_0_[1] Qi[4]_i_2__1/I3}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/cnt/Qi_reg_n_0_[3] Qi[4]_i_2__1/I4}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'hFFFFFFFB, 
LOC: SLICE_X58Y36, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

Qi[4]_i_2__2 - 
nets: {Qi[4]_i_2__2_n_0 Qi[4]_i_2__2/O}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/cnt/Qi_reg_n_0_[2] Qi[4]_i_2__2/I0}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/rci_reg_n_0 Qi[4]_i_2__2/I1}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/cnt/Qi_reg_n_0_[0] Qi[4]_i_2__2/I2}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/cnt/Qi_reg_n_0_[1] Qi[4]_i_2__2/I3}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/cnt/Qi_reg_n_0_[3] Qi[4]_i_2__2/I4}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'hFFFFFFFB, 
LOC: SLICE_X58Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

Qi[4]_i_2__3 - 
nets: {Qi[4]_i_2__3_n_0 Qi[4]_i_2__3/O}, {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/cnt/Qi_reg_n_0_[2] Qi[4]_i_2__3/I0}, {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/rci_reg_n_0 Qi[4]_i_2__3/I1}, {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/cnt/Qi_reg_n_0_[0] Qi[4]_i_2__3/I2}, {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/cnt/Qi_reg_n_0_[1] Qi[4]_i_2__3/I3}, {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/cnt/Qi_reg_n_0_[3] Qi[4]_i_2__3/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'hFFFFFFFB, 
LOC: SLICE_X62Y39, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

Qi[4]_i_2__4 - 
nets: {Qi[4]_i_2__4_n_0 Qi[4]_i_2__4/O}, {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/cnt/Qi_reg_n_0_[2] Qi[4]_i_2__4/I0}, {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/rci_reg_n_0 Qi[4]_i_2__4/I1}, {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/cnt/Qi_reg_n_0_[0] Qi[4]_i_2__4/I2}, {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/cnt/Qi_reg_n_0_[1] Qi[4]_i_2__4/I3}, {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/cnt/Qi_reg_n_0_[3] Qi[4]_i_2__4/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hFFFFFFFB, 
LOC: SLICE_X65Y28, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

Qi[4]_i_2__5 - 
nets: {Qi[4]_i_2__5_n_0 Qi[4]_i_2__5/O}, {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg_n_0_[2] Qi[4]_i_2__5/I0}, {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/rci_reg_n_0 Qi[4]_i_2__5/I1}, {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg_n_0_[0] Qi[4]_i_2__5/I2}, {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg_n_0_[1] Qi[4]_i_2__5/I3}, {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg_n_0_[3] Qi[4]_i_2__5/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'hFFFFFFFB, 
LOC: SLICE_X58Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

Qi[5]_i_1 - 
nets: {Qi[5]_i_1_n_0 Qi[5]_i_1/O}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/go13_out Qi[5]_i_1/I0}, {T1[5] Qi[5]_i_1/I1}, {Qi[5] Qi[5]_i_1/I2}, {Qi[6]_i_2_n_0 Qi[5]_i_1/I3}, {wb_rst_i Qi[5]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'h0000D88D, 
LOC: SLICE_X64Y39, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

Qi[5]_i_1__0 - 
nets: {Qi[5]_i_1__0_n_0 Qi[5]_i_1__0/O}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/go15_out Qi[5]_i_1__0/I0}, {Teoc[5] Qi[5]_i_1__0/I1}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/cnt/Qi_reg_n_0_[5] Qi[5]_i_1__0/I2}, {Qi[6]_i_2__2_n_0 Qi[5]_i_1__0/I3}, {wb_rst_i Qi[5]_i_1__0/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'h0000D88D, 
LOC: SLICE_X59Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

Qi[5]_i_1__1 - 
nets: {Qi[5]_i_1__1_n_0 Qi[5]_i_1__1/O}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/go15_out Qi[5]_i_1__1/I0}, {T4[5] Qi[5]_i_1__1/I1}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/cnt/Qi_reg_n_0_[5] Qi[5]_i_1__1/I2}, {Qi[6]_i_2__1_n_0 Qi[5]_i_1__1/I3}, {wb_rst_i Qi[5]_i_1__1/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'h0000D88D, 
LOC: SLICE_X58Y35, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

Qi[5]_i_1__2 - 
nets: {Qi[5]_i_1__2_n_0 Qi[5]_i_1__2/O}, {rci_i_2_n_0 Qi[5]_i_1__2/I0}, {T2[5] Qi[5]_i_1__2/I1}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg_n_0_[5] Qi[5]_i_1__2/I2}, {Qi[6]_i_2__0_n_0 Qi[5]_i_1__2/I3}, {wb_rst_i Qi[5]_i_1__2/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'h0000E44E, 
LOC: SLICE_X64Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

Qi[5]_i_1__3 - 
nets: {Qi[5]_i_1__3_n_0 Qi[5]_i_1__3/O}, {u1/DMA_control/go Qi[5]_i_1__3/I0}, {Tm[5] Qi[5]_i_1__3/I1}, {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/cnt/Qi_reg_n_0_[5] Qi[5]_i_1__3/I2}, {Qi[6]_i_2__3_n_0 Qi[5]_i_1__3/I3}, {wb_rst_i Qi[5]_i_1__3/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'h0000D88D, 
LOC: SLICE_X64Y38, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

Qi[5]_i_1__4 - 
nets: {Qi[5]_i_1__4_n_0 Qi[5]_i_1__4/O}, {rci_i_2__2_n_0 Qi[5]_i_1__4/I0}, {Td[5] Qi[5]_i_1__4/I1}, {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/cnt/Qi_reg_n_0_[5] Qi[5]_i_1__4/I2}, {Qi[6]_i_2__4_n_0 Qi[5]_i_1__4/I3}, {wb_rst_i Qi[5]_i_1__4/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'h0000E44E, 
LOC: SLICE_X64Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

Qi[5]_i_1__5 - 
nets: {Qi[5]_i_1__5_n_0 Qi[5]_i_1__5/O}, {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/Tddone Qi[5]_i_1__5/I0}, {u1/DMA_control/DMA_timing_ctrl.Teoc_reg_n_0_[5] Qi[5]_i_1__5/I1}, {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg_n_0_[5] Qi[5]_i_1__5/I2}, {Qi[6]_i_2__5_n_0 Qi[5]_i_1__5/I3}, {wb_rst_i Qi[5]_i_1__5/I4}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'h0000D88D, 
LOC: SLICE_X62Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

Qi[6]_i_1 - 
nets: {Qi[6]_i_1_n_0 Qi[6]_i_1/O}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/go13_out Qi[6]_i_1/I0}, {T1[6] Qi[6]_i_1/I1}, {Qi[6] Qi[6]_i_1/I2}, {Qi[6]_i_2_n_0 Qi[6]_i_1/I3}, {Qi[5] Qi[6]_i_1/I4}, {wb_rst_i Qi[6]_i_1/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'h00000000D8D8D88D, 
LOC: SLICE_X62Y38, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

Qi[6]_i_1__0 - 
nets: {Qi[6]_i_1__0_n_0 Qi[6]_i_1__0/O}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/go15_out Qi[6]_i_1__0/I0}, {Teoc[6] Qi[6]_i_1__0/I1}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/cnt/Qi_reg_n_0_[6] Qi[6]_i_1__0/I2}, {Qi[6]_i_2__2_n_0 Qi[6]_i_1__0/I3}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/cnt/Qi_reg_n_0_[5] Qi[6]_i_1__0/I4}, {wb_rst_i Qi[6]_i_1__0/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h00000000D8D8D88D, 
LOC: SLICE_X59Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

Qi[6]_i_1__1 - 
nets: {Qi[6]_i_1__1_n_0 Qi[6]_i_1__1/O}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/go15_out Qi[6]_i_1__1/I0}, {T4[6] Qi[6]_i_1__1/I1}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/cnt/Qi_reg_n_0_[6] Qi[6]_i_1__1/I2}, {Qi[6]_i_2__1_n_0 Qi[6]_i_1__1/I3}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/cnt/Qi_reg_n_0_[5] Qi[6]_i_1__1/I4}, {wb_rst_i Qi[6]_i_1__1/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'h00000000D8D8D88D, 
LOC: SLICE_X58Y35, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

Qi[6]_i_1__2 - 
nets: {Qi[6]_i_1__2_n_0 Qi[6]_i_1__2/O}, {rci_i_2_n_0 Qi[6]_i_1__2/I0}, {T2[6] Qi[6]_i_1__2/I1}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg_n_0_[6] Qi[6]_i_1__2/I2}, {Qi[6]_i_2__0_n_0 Qi[6]_i_1__2/I3}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg_n_0_[5] Qi[6]_i_1__2/I4}, {wb_rst_i Qi[6]_i_1__2/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'h00000000E4E4E44E, 
LOC: SLICE_X62Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

Qi[6]_i_1__3 - 
nets: {Qi[6]_i_1__3_n_0 Qi[6]_i_1__3/O}, {u1/DMA_control/go Qi[6]_i_1__3/I0}, {Tm[6] Qi[6]_i_1__3/I1}, {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/cnt/Qi_reg_n_0_[6] Qi[6]_i_1__3/I2}, {Qi[6]_i_2__3_n_0 Qi[6]_i_1__3/I3}, {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/cnt/Qi_reg_n_0_[5] Qi[6]_i_1__3/I4}, {wb_rst_i Qi[6]_i_1__3/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h00000000D8D8D88D, 
LOC: SLICE_X64Y38, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

Qi[6]_i_1__4 - 
nets: {Qi[6]_i_1__4_n_0 Qi[6]_i_1__4/O}, {rci_i_2__2_n_0 Qi[6]_i_1__4/I0}, {Td[6] Qi[6]_i_1__4/I1}, {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/cnt/Qi_reg_n_0_[6] Qi[6]_i_1__4/I2}, {Qi[6]_i_2__4_n_0 Qi[6]_i_1__4/I3}, {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/cnt/Qi_reg_n_0_[5] Qi[6]_i_1__4/I4}, {wb_rst_i Qi[6]_i_1__4/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h00000000E4E4E44E, 
LOC: SLICE_X64Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

Qi[6]_i_1__5 - 
nets: {Qi[6]_i_1__5_n_0 Qi[6]_i_1__5/O}, {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/Tddone Qi[6]_i_1__5/I0}, {u1/DMA_control/DMA_timing_ctrl.Teoc_reg_n_0_[6] Qi[6]_i_1__5/I1}, {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg_n_0_[6] Qi[6]_i_1__5/I2}, {Qi[6]_i_2__5_n_0 Qi[6]_i_1__5/I3}, {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg_n_0_[5] Qi[6]_i_1__5/I4}, {wb_rst_i Qi[6]_i_1__5/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'h00000000D8D8D88D, 
LOC: SLICE_X62Y28, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

Qi[6]_i_2 - 
nets: {Qi[6]_i_2_n_0 Qi[6]_i_2/O}, {Qi[3] Qi[6]_i_2/I0}, {Qi[1] Qi[6]_i_2/I1}, {Qi[0] Qi[6]_i_2/I2}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/t1_cnt/rci_reg_n_0 Qi[6]_i_2/I3}, {Qi[2] Qi[6]_i_2/I4}, {Qi[4] Qi[6]_i_2/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFEFF, 
LOC: SLICE_X60Y35, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

Qi[6]_i_2__0 - 
nets: {Qi[6]_i_2__0_n_0 Qi[6]_i_2__0/O}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg_n_0_[3] Qi[6]_i_2__0/I0}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg_n_0_[1] Qi[6]_i_2__0/I1}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg_n_0_[0] Qi[6]_i_2__0/I2}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/rci_reg_n_0 Qi[6]_i_2__0/I3}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg_n_0_[2] Qi[6]_i_2__0/I4}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg_n_0_[4] Qi[6]_i_2__0/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFEFF, 
LOC: SLICE_X65Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

Qi[6]_i_2__1 - 
nets: {Qi[6]_i_2__1_n_0 Qi[6]_i_2__1/O}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/cnt/Qi_reg_n_0_[3] Qi[6]_i_2__1/I0}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/cnt/Qi_reg_n_0_[1] Qi[6]_i_2__1/I1}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/cnt/Qi_reg_n_0_[0] Qi[6]_i_2__1/I2}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/rci_reg_n_0 Qi[6]_i_2__1/I3}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/cnt/Qi_reg_n_0_[2] Qi[6]_i_2__1/I4}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/cnt/Qi_reg_n_0_[4] Qi[6]_i_2__1/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFEFF, 
LOC: SLICE_X58Y36, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

Qi[6]_i_2__2 - 
nets: {Qi[6]_i_2__2_n_0 Qi[6]_i_2__2/O}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/cnt/Qi_reg_n_0_[3] Qi[6]_i_2__2/I0}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/cnt/Qi_reg_n_0_[1] Qi[6]_i_2__2/I1}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/cnt/Qi_reg_n_0_[0] Qi[6]_i_2__2/I2}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/rci_reg_n_0 Qi[6]_i_2__2/I3}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/cnt/Qi_reg_n_0_[2] Qi[6]_i_2__2/I4}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/cnt/Qi_reg_n_0_[4] Qi[6]_i_2__2/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFEFF, 
LOC: SLICE_X58Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

Qi[6]_i_2__3 - 
nets: {Qi[6]_i_2__3_n_0 Qi[6]_i_2__3/O}, {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/cnt/Qi_reg_n_0_[3] Qi[6]_i_2__3/I0}, {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/cnt/Qi_reg_n_0_[1] Qi[6]_i_2__3/I1}, {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/cnt/Qi_reg_n_0_[0] Qi[6]_i_2__3/I2}, {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/rci_reg_n_0 Qi[6]_i_2__3/I3}, {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/cnt/Qi_reg_n_0_[2] Qi[6]_i_2__3/I4}, {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/cnt/Qi_reg_n_0_[4] Qi[6]_i_2__3/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFEFF, 
LOC: SLICE_X62Y40, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

Qi[6]_i_2__4 - 
nets: {Qi[6]_i_2__4_n_0 Qi[6]_i_2__4/O}, {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/cnt/Qi_reg_n_0_[3] Qi[6]_i_2__4/I0}, {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/cnt/Qi_reg_n_0_[1] Qi[6]_i_2__4/I1}, {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/cnt/Qi_reg_n_0_[0] Qi[6]_i_2__4/I2}, {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/rci_reg_n_0 Qi[6]_i_2__4/I3}, {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/cnt/Qi_reg_n_0_[2] Qi[6]_i_2__4/I4}, {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/cnt/Qi_reg_n_0_[4] Qi[6]_i_2__4/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFEFF, 
LOC: SLICE_X65Y28, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

Qi[6]_i_2__5 - 
nets: {Qi[6]_i_2__5_n_0 Qi[6]_i_2__5/O}, {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg_n_0_[3] Qi[6]_i_2__5/I0}, {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg_n_0_[1] Qi[6]_i_2__5/I1}, {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg_n_0_[0] Qi[6]_i_2__5/I2}, {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/rci_reg_n_0 Qi[6]_i_2__5/I3}, {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg_n_0_[2] Qi[6]_i_2__5/I4}, {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg_n_0_[4] Qi[6]_i_2__5/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFEFF, 
LOC: SLICE_X59Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

Qi[7]_i_1 - 
nets: {Qi[7]_i_1_n_0 Qi[7]_i_1/O}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/go13_out Qi[7]_i_1/I0}, {T1[7] Qi[7]_i_1/I1}, {Qi[7] Qi[7]_i_1/I2}, {Qi[7]_i_3_n_0 Qi[7]_i_1/I3}, {wb_rst_i Qi[7]_i_1/I4}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'h0000D88D, 
LOC: SLICE_X62Y38, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

Qi[7]_i_1__0 - 
nets: {Qi[7]_i_1__0_n_0 Qi[7]_i_1__0/O}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/go15_out Qi[7]_i_1__0/I0}, {Teoc[7] Qi[7]_i_1__0/I1}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/cnt/Qi_reg_n_0_[7] Qi[7]_i_1__0/I2}, {Qi[7]_i_2__2_n_0 Qi[7]_i_1__0/I3}, {wb_rst_i Qi[7]_i_1__0/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'h0000D88D, 
LOC: SLICE_X59Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

Qi[7]_i_1__1 - 
nets: {Qi[7]_i_1__1_n_0 Qi[7]_i_1__1/O}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/go15_out Qi[7]_i_1__1/I0}, {T4[7] Qi[7]_i_1__1/I1}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/cnt/Qi_reg_n_0_[7] Qi[7]_i_1__1/I2}, {Qi[7]_i_2__1_n_0 Qi[7]_i_1__1/I3}, {wb_rst_i Qi[7]_i_1__1/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'h0000D88D, 
LOC: SLICE_X58Y35, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

Qi[7]_i_1__2 - 
nets: {Qi[7]_i_1__2_n_0 Qi[7]_i_1__2/O}, {rci_i_2_n_0 Qi[7]_i_1__2/I0}, {T2[7] Qi[7]_i_1__2/I1}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg_n_0_[7] Qi[7]_i_1__2/I2}, {Qi[7]_i_2__0_n_0 Qi[7]_i_1__2/I3}, {wb_rst_i Qi[7]_i_1__2/I4}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'h0000E44E, 
LOC: SLICE_X62Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

Qi[7]_i_1__3 - 
nets: {Qi[7]_i_1__3_n_0 Qi[7]_i_1__3/O}, {u1/DMA_control/go Qi[7]_i_1__3/I0}, {Tm[7] Qi[7]_i_1__3/I1}, {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/cnt/Qi_reg_n_0_[7] Qi[7]_i_1__3/I2}, {Qi[7]_i_2__3_n_0 Qi[7]_i_1__3/I3}, {wb_rst_i Qi[7]_i_1__3/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'h0000D88D, 
LOC: SLICE_X64Y38, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

Qi[7]_i_1__4 - 
nets: {Qi[7]_i_1__4_n_0 Qi[7]_i_1__4/O}, {rci_i_2__2_n_0 Qi[7]_i_1__4/I0}, {Td[7] Qi[7]_i_1__4/I1}, {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/cnt/Qi_reg_n_0_[7] Qi[7]_i_1__4/I2}, {Qi[7]_i_2__4_n_0 Qi[7]_i_1__4/I3}, {wb_rst_i Qi[7]_i_1__4/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'h0000E44E, 
LOC: SLICE_X64Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

Qi[7]_i_1__5 - 
nets: {Qi[7]_i_1__5_n_0 Qi[7]_i_1__5/O}, {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/Tddone Qi[7]_i_1__5/I0}, {u1/DMA_control/DMA_timing_ctrl.Teoc_reg_n_0_[7] Qi[7]_i_1__5/I1}, {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg_n_0_[7] Qi[7]_i_1__5/I2}, {Qi[7]_i_2__5_n_0 Qi[7]_i_1__5/I3}, {wb_rst_i Qi[7]_i_1__5/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'h0000D88D, 
LOC: SLICE_X62Y28, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

Qi[7]_i_2 - 
nets: {u1/PIO_control/PIO_access_control/PIO_timing_controller/go13_out Qi[7]_i_2/O}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/busy_reg_n_0 Qi[7]_i_2/I0}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/hold_go_reg_n_0 Qi[7]_i_2/I1}, {u1/go Qi[7]_i_2/I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'h54, 
LOC: SLICE_X61Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

Qi[7]_i_2__0 - 
nets: {Qi[7]_i_2__0_n_0 Qi[7]_i_2__0/O}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg_n_0_[5] Qi[7]_i_2__0/I0}, {Qi[6]_i_2__0_n_0 Qi[7]_i_2__0/I1}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg_n_0_[6] Qi[7]_i_2__0/I2}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 8'hFE, 
LOC: SLICE_X62Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

Qi[7]_i_2__1 - 
nets: {Qi[7]_i_2__1_n_0 Qi[7]_i_2__1/O}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/cnt/Qi_reg_n_0_[5] Qi[7]_i_2__1/I0}, {Qi[6]_i_2__1_n_0 Qi[7]_i_2__1/I1}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/cnt/Qi_reg_n_0_[6] Qi[7]_i_2__1/I2}, 
BEL: SLICEM.D5LUT, 
CLASS: cell, 
INIT: 8'hFE, 
LOC: SLICE_X58Y35, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

Qi[7]_i_2__2 - 
nets: {Qi[7]_i_2__2_n_0 Qi[7]_i_2__2/O}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/cnt/Qi_reg_n_0_[5] Qi[7]_i_2__2/I0}, {Qi[6]_i_2__2_n_0 Qi[7]_i_2__2/I1}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/cnt/Qi_reg_n_0_[6] Qi[7]_i_2__2/I2}, 
BEL: SLICEL.D5LUT, 
CLASS: cell, 
INIT: 8'hFE, 
LOC: SLICE_X59Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

Qi[7]_i_2__3 - 
nets: {Qi[7]_i_2__3_n_0 Qi[7]_i_2__3/O}, {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/cnt/Qi_reg_n_0_[5] Qi[7]_i_2__3/I0}, {Qi[6]_i_2__3_n_0 Qi[7]_i_2__3/I1}, {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/cnt/Qi_reg_n_0_[6] Qi[7]_i_2__3/I2}, 
BEL: SLICEL.D5LUT, 
CLASS: cell, 
INIT: 8'hFE, 
LOC: SLICE_X64Y38, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

Qi[7]_i_2__4 - 
nets: {Qi[7]_i_2__4_n_0 Qi[7]_i_2__4/O}, {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/cnt/Qi_reg_n_0_[5] Qi[7]_i_2__4/I0}, {Qi[6]_i_2__4_n_0 Qi[7]_i_2__4/I1}, {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/cnt/Qi_reg_n_0_[6] Qi[7]_i_2__4/I2}, 
BEL: SLICEL.D5LUT, 
CLASS: cell, 
INIT: 8'hFE, 
LOC: SLICE_X64Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

Qi[7]_i_2__5 - 
nets: {Qi[7]_i_2__5_n_0 Qi[7]_i_2__5/O}, {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg_n_0_[5] Qi[7]_i_2__5/I0}, {Qi[6]_i_2__5_n_0 Qi[7]_i_2__5/I1}, {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg_n_0_[6] Qi[7]_i_2__5/I2}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 8'hFE, 
LOC: SLICE_X62Y28, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

Qi[7]_i_3 - 
nets: {Qi[7]_i_3_n_0 Qi[7]_i_3/O}, {Qi[5] Qi[7]_i_3/I0}, {Qi[6]_i_2_n_0 Qi[7]_i_3/I1}, {Qi[6] Qi[7]_i_3/I2}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 8'hFE, 
LOC: SLICE_X63Y38, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

SelDev_i_1 - 
nets: {SelDev_i_1_n_0 SelDev_i_1/O}, {p_0_in SelDev_i_1/I0}, {u1/PIOa[0] SelDev_i_1/I1}, {SelDev_i_4_n_0 SelDev_i_1/I2}, {u1/PIOa[3] SelDev_i_1/I3}, {u1/PIOa[1] SelDev_i_1/I4}, {u1/SelDev SelDev_i_1/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFEFFFF00020000, 
LOC: SLICE_X70Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

SelDev_i_2 - 
nets: {p_0_in SelDev_i_2/O}, {ping_d[4] SelDev_i_2/I0}, {pong_d[4] SelDev_i_2/I1}, {u1/PIO_control/gen_pingpong.rpp_reg_n_0 SelDev_i_2/I2}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X70Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

SelDev_i_3 - 
nets: {u1/PIOa[0] SelDev_i_3/O}, {u1/PIO_control/ping_a[0] SelDev_i_3/I0}, {u1/PIO_control/gen_pingpong.rpp_reg_n_0 SelDev_i_3/I1}, {u1/PIO_control/pong_a[0] SelDev_i_3/I2}, 
BEL: SLICEM.B5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X70Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

SelDev_i_4 - 
nets: {SelDev_i_4_n_0 SelDev_i_4/O}, {u1/PIO_control/pong_a[2] SelDev_i_4/I0}, {u1/PIO_control/ping_a[2] SelDev_i_4/I1}, {statemachine.PIOtip_i_2_n_0 SelDev_i_4/I2}, {u1/PIO_control/gen_pingpong.ping_we_reg_n_0 SelDev_i_4/I3}, {u1/PIO_control/gen_pingpong.rpp_reg_n_0 SelDev_i_4/I4}, {u1/PIO_control/gen_pingpong.pong_we_reg_n_0 SelDev_i_4/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hF3FFF5F5F3FFFFFF, 
LOC: SLICE_X70Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

SelDev_i_5 - 
nets: {u1/PIOa[3] SelDev_i_5/O}, {u1/PIO_control/ping_a[3] SelDev_i_5/I0}, {u1/PIO_control/gen_pingpong.rpp_reg_n_0 SelDev_i_5/I1}, {u1/PIO_control/pong_a[3] SelDev_i_5/I2}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X70Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

SelDev_i_6 - 
nets: {u1/PIOa[1] SelDev_i_6/O}, {u1/PIO_control/ping_a[1] SelDev_i_6/I0}, {u1/PIO_control/gen_pingpong.rpp_reg_n_0 SelDev_i_6/I1}, {u1/PIO_control/pong_a[1] SelDev_i_6/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X71Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

T1[0]_i_1 - 
nets: {T1[0]_i_1_n_0 T1[0]_i_1/O}, {data4[0] T1[0]_i_1/I0}, {u1/SelDev T1[0]_i_1/I1}, {IDEctrl_FATR1 T1[0]_i_1/I2}, {data3[0] T1[0]_i_1/I3}, {data2[0] T1[0]_i_1/I4}, {T1[7]_i_2_n_0 T1[0]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hBF80BF80FFFF0000, 
LOC: SLICE_X68Y37, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

T1[1]_i_1 - 
nets: {T1[1]_i_1_n_0 T1[1]_i_1/O}, {data4[1] T1[1]_i_1/I0}, {u1/SelDev T1[1]_i_1/I1}, {IDEctrl_FATR1 T1[1]_i_1/I2}, {data3[1] T1[1]_i_1/I3}, {data2[1] T1[1]_i_1/I4}, {T1[7]_i_2_n_0 T1[1]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hBF80BF80FFFF0000, 
LOC: SLICE_X61Y35, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

T1[2]_i_1 - 
nets: {T1[2]_i_1_n_0 T1[2]_i_1/O}, {data4[2] T1[2]_i_1/I0}, {u1/SelDev T1[2]_i_1/I1}, {IDEctrl_FATR1 T1[2]_i_1/I2}, {data3[2] T1[2]_i_1/I3}, {data2[2] T1[2]_i_1/I4}, {T1[7]_i_2_n_0 T1[2]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hBF80BF80FFFF0000, 
LOC: SLICE_X64Y35, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

T1[3]_i_1 - 
nets: {T1[3]_i_1_n_0 T1[3]_i_1/O}, {data4[3] T1[3]_i_1/I0}, {u1/SelDev T1[3]_i_1/I1}, {IDEctrl_FATR1 T1[3]_i_1/I2}, {data3[3] T1[3]_i_1/I3}, {data2[3] T1[3]_i_1/I4}, {T1[7]_i_2_n_0 T1[3]_i_1/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hBF80BF80FFFF0000, 
LOC: SLICE_X60Y37, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

T1[4]_i_1 - 
nets: {T1[4]_i_1_n_0 T1[4]_i_1/O}, {data4[4] T1[4]_i_1/I0}, {u1/SelDev T1[4]_i_1/I1}, {IDEctrl_FATR1 T1[4]_i_1/I2}, {data3[4] T1[4]_i_1/I3}, {data2[4] T1[4]_i_1/I4}, {T1[7]_i_2_n_0 T1[4]_i_1/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hBF80BF80FFFF0000, 
LOC: SLICE_X68Y37, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

T1[5]_i_1 - 
nets: {T1[5]_i_1_n_0 T1[5]_i_1/O}, {data4[5] T1[5]_i_1/I0}, {u1/SelDev T1[5]_i_1/I1}, {IDEctrl_FATR1 T1[5]_i_1/I2}, {data3[5] T1[5]_i_1/I3}, {data2[5] T1[5]_i_1/I4}, {T1[7]_i_2_n_0 T1[5]_i_1/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hBF80BF80FFFF0000, 
LOC: SLICE_X68Y37, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

T1[6]_i_1 - 
nets: {T1[6]_i_1_n_0 T1[6]_i_1/O}, {data4[6] T1[6]_i_1/I0}, {u1/SelDev T1[6]_i_1/I1}, {IDEctrl_FATR1 T1[6]_i_1/I2}, {data3[6] T1[6]_i_1/I3}, {data2[6] T1[6]_i_1/I4}, {T1[7]_i_2_n_0 T1[6]_i_1/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hBF80BF80FFFF0000, 
LOC: SLICE_X70Y38, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

T1[7]_i_1 - 
nets: {T1[7]_i_1_n_0 T1[7]_i_1/O}, {data4[7] T1[7]_i_1/I0}, {u1/SelDev T1[7]_i_1/I1}, {IDEctrl_FATR1 T1[7]_i_1/I2}, {data3[7] T1[7]_i_1/I3}, {data2[7] T1[7]_i_1/I4}, {T1[7]_i_2_n_0 T1[7]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hBF80BF80FFFF0000, 
LOC: SLICE_X64Y35, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

T1[7]_i_2 - 
nets: {T1[7]_i_2_n_0 T1[7]_i_2/O}, {u1/PIOa[0] T1[7]_i_2/I0}, {u1/PIOa[3] T1[7]_i_2/I1}, {T1[7]_i_3_n_0 T1[7]_i_2/I2}, {IDEctrl_FATR0 T1[7]_i_2/I3}, {u1/SelDev T1[7]_i_2/I4}, {IDEctrl_FATR1 T1[7]_i_2/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'h0101010000000100, 
LOC: SLICE_X70Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

T1[7]_i_3 - 
nets: {T1[7]_i_3_n_0 T1[7]_i_3/O}, {u1/PIO_control/pong_a[1] T1[7]_i_3/I0}, {u1/PIO_control/ping_a[1] T1[7]_i_3/I1}, {u1/PIO_control/pong_a[2] T1[7]_i_3/I2}, {u1/PIO_control/gen_pingpong.rpp_reg_n_0 T1[7]_i_3/I3}, {u1/PIO_control/ping_a[2] T1[7]_i_3/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hFFFACCFA, 
LOC: SLICE_X71Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

T2[0]_i_1 - 
nets: {T2[0]_i_1_n_0 T2[0]_i_1/O}, {data4[8] T2[0]_i_1/I0}, {u1/SelDev T2[0]_i_1/I1}, {IDEctrl_FATR1 T2[0]_i_1/I2}, {data3[8] T2[0]_i_1/I3}, {data2[8] T2[0]_i_1/I4}, {T1[7]_i_2_n_0 T2[0]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hBF80BF80FFFF0000, 
LOC: SLICE_X71Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

T2[1]_i_1 - 
nets: {T2[1]_i_1_n_0 T2[1]_i_1/O}, {data4[9] T2[1]_i_1/I0}, {u1/SelDev T2[1]_i_1/I1}, {IDEctrl_FATR1 T2[1]_i_1/I2}, {data3[9] T2[1]_i_1/I3}, {data2[9] T2[1]_i_1/I4}, {T1[7]_i_2_n_0 T2[1]_i_1/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hBF80BF80FFFF0000, 
LOC: SLICE_X70Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

T2[2]_i_1 - 
nets: {T2[2]_i_1_n_0 T2[2]_i_1/O}, {data4[10] T2[2]_i_1/I0}, {u1/SelDev T2[2]_i_1/I1}, {IDEctrl_FATR1 T2[2]_i_1/I2}, {data3[10] T2[2]_i_1/I3}, {data2[10] T2[2]_i_1/I4}, {T1[7]_i_2_n_0 T2[2]_i_1/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hBF80BF80FFFF0000, 
LOC: SLICE_X69Y28, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

T2[3]_i_1 - 
nets: {T2[3]_i_1_n_0 T2[3]_i_1/O}, {data4[11] T2[3]_i_1/I0}, {u1/SelDev T2[3]_i_1/I1}, {IDEctrl_FATR1 T2[3]_i_1/I2}, {data3[11] T2[3]_i_1/I3}, {data2[11] T2[3]_i_1/I4}, {T1[7]_i_2_n_0 T2[3]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hBF80BF80FFFF0000, 
LOC: SLICE_X71Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

T2[4]_i_1 - 
nets: {T2[4]_i_1_n_0 T2[4]_i_1/O}, {data4[12] T2[4]_i_1/I0}, {u1/SelDev T2[4]_i_1/I1}, {IDEctrl_FATR1 T2[4]_i_1/I2}, {data3[12] T2[4]_i_1/I3}, {data2[12] T2[4]_i_1/I4}, {T1[7]_i_2_n_0 T2[4]_i_1/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hBF80BF80FFFF0000, 
LOC: SLICE_X68Y28, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

T2[5]_i_1 - 
nets: {T2[5]_i_1_n_0 T2[5]_i_1/O}, {data4[13] T2[5]_i_1/I0}, {u1/SelDev T2[5]_i_1/I1}, {IDEctrl_FATR1 T2[5]_i_1/I2}, {data3[13] T2[5]_i_1/I3}, {data2[13] T2[5]_i_1/I4}, {T1[7]_i_2_n_0 T2[5]_i_1/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hBF80BF80FFFF0000, 
LOC: SLICE_X65Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

T2[6]_i_1 - 
nets: {T2[6]_i_1_n_0 T2[6]_i_1/O}, {data4[14] T2[6]_i_1/I0}, {u1/SelDev T2[6]_i_1/I1}, {IDEctrl_FATR1 T2[6]_i_1/I2}, {data3[14] T2[6]_i_1/I3}, {data2[14] T2[6]_i_1/I4}, {T1[7]_i_2_n_0 T2[6]_i_1/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hBF80BF80FFFF0000, 
LOC: SLICE_X65Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

T2[7]_i_1 - 
nets: {T2[7]_i_1_n_0 T2[7]_i_1/O}, {data4[15] T2[7]_i_1/I0}, {u1/SelDev T2[7]_i_1/I1}, {IDEctrl_FATR1 T2[7]_i_1/I2}, {data3[15] T2[7]_i_1/I3}, {data2[15] T2[7]_i_1/I4}, {T1[7]_i_2_n_0 T2[7]_i_1/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hBF80BF80FFFF0000, 
LOC: SLICE_X65Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

T4[0]_i_1 - 
nets: {T4[0]_i_1_n_0 T4[0]_i_1/O}, {data4[16] T4[0]_i_1/I0}, {u1/SelDev T4[0]_i_1/I1}, {IDEctrl_FATR1 T4[0]_i_1/I2}, {data3[16] T4[0]_i_1/I3}, {data2[16] T4[0]_i_1/I4}, {T1[7]_i_2_n_0 T4[0]_i_1/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hBF80BF80FFFF0000, 
LOC: SLICE_X62Y36, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

T4[1]_i_1 - 
nets: {T4[1]_i_1_n_0 T4[1]_i_1/O}, {data4[17] T4[1]_i_1/I0}, {u1/SelDev T4[1]_i_1/I1}, {IDEctrl_FATR1 T4[1]_i_1/I2}, {data3[17] T4[1]_i_1/I3}, {data2[17] T4[1]_i_1/I4}, {T1[7]_i_2_n_0 T4[1]_i_1/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hBF80BF80FFFF0000, 
LOC: SLICE_X64Y35, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

T4[2]_i_1 - 
nets: {T4[2]_i_1_n_0 T4[2]_i_1/O}, {data4[18] T4[2]_i_1/I0}, {u1/SelDev T4[2]_i_1/I1}, {IDEctrl_FATR1 T4[2]_i_1/I2}, {data3[18] T4[2]_i_1/I3}, {data2[18] T4[2]_i_1/I4}, {T1[7]_i_2_n_0 T4[2]_i_1/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hBF80BF80FFFF0000, 
LOC: SLICE_X60Y37, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

T4[3]_i_1 - 
nets: {T4[3]_i_1_n_0 T4[3]_i_1/O}, {data4[19] T4[3]_i_1/I0}, {u1/SelDev T4[3]_i_1/I1}, {IDEctrl_FATR1 T4[3]_i_1/I2}, {data3[19] T4[3]_i_1/I3}, {data2[19] T4[3]_i_1/I4}, {T1[7]_i_2_n_0 T4[3]_i_1/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hBF80BF80FFFF0000, 
LOC: SLICE_X62Y36, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

T4[4]_i_1 - 
nets: {T4[4]_i_1_n_0 T4[4]_i_1/O}, {data4[20] T4[4]_i_1/I0}, {u1/SelDev T4[4]_i_1/I1}, {IDEctrl_FATR1 T4[4]_i_1/I2}, {data3[20] T4[4]_i_1/I3}, {data2[20] T4[4]_i_1/I4}, {T1[7]_i_2_n_0 T4[4]_i_1/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hBF80BF80FFFF0000, 
LOC: SLICE_X60Y37, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

T4[5]_i_1 - 
nets: {T4[5]_i_1_n_0 T4[5]_i_1/O}, {data4[21] T4[5]_i_1/I0}, {u1/SelDev T4[5]_i_1/I1}, {IDEctrl_FATR1 T4[5]_i_1/I2}, {data3[21] T4[5]_i_1/I3}, {data2[21] T4[5]_i_1/I4}, {T1[7]_i_2_n_0 T4[5]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hBF80BF80FFFF0000, 
LOC: SLICE_X61Y35, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

T4[6]_i_1 - 
nets: {T4[6]_i_1_n_0 T4[6]_i_1/O}, {data4[22] T4[6]_i_1/I0}, {u1/SelDev T4[6]_i_1/I1}, {IDEctrl_FATR1 T4[6]_i_1/I2}, {data3[22] T4[6]_i_1/I3}, {data2[22] T4[6]_i_1/I4}, {T1[7]_i_2_n_0 T4[6]_i_1/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hBF80BF80FFFF0000, 
LOC: SLICE_X60Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

T4[7]_i_1 - 
nets: {T4[7]_i_1_n_0 T4[7]_i_1/O}, {data4[23] T4[7]_i_1/I0}, {u1/SelDev T4[7]_i_1/I1}, {IDEctrl_FATR1 T4[7]_i_1/I2}, {data3[23] T4[7]_i_1/I3}, {data2[23] T4[7]_i_1/I4}, {T1[7]_i_2_n_0 T4[7]_i_1/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hBF80BF80FFFF0000, 
LOC: SLICE_X62Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

Teoc[0]_i_1 - 
nets: {Teoc[0]_i_1_n_0 Teoc[0]_i_1/O}, {data4[24] Teoc[0]_i_1/I0}, {u1/SelDev Teoc[0]_i_1/I1}, {IDEctrl_FATR1 Teoc[0]_i_1/I2}, {data3[24] Teoc[0]_i_1/I3}, {data2[24] Teoc[0]_i_1/I4}, {T1[7]_i_2_n_0 Teoc[0]_i_1/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hBF80BF80FFFF0000, 
LOC: SLICE_X60Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

Teoc[1]_i_1 - 
nets: {Teoc[1]_i_1_n_0 Teoc[1]_i_1/O}, {data4[25] Teoc[1]_i_1/I0}, {u1/SelDev Teoc[1]_i_1/I1}, {IDEctrl_FATR1 Teoc[1]_i_1/I2}, {data3[25] Teoc[1]_i_1/I3}, {data2[25] Teoc[1]_i_1/I4}, {T1[7]_i_2_n_0 Teoc[1]_i_1/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hBF80BF80FFFF0000, 
LOC: SLICE_X60Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

Teoc[2]_i_1 - 
nets: {Teoc[2]_i_1_n_0 Teoc[2]_i_1/O}, {data4[26] Teoc[2]_i_1/I0}, {u1/SelDev Teoc[2]_i_1/I1}, {IDEctrl_FATR1 Teoc[2]_i_1/I2}, {data3[26] Teoc[2]_i_1/I3}, {data2[26] Teoc[2]_i_1/I4}, {T1[7]_i_2_n_0 Teoc[2]_i_1/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hBF80BF80FFFF0000, 
LOC: SLICE_X60Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

Teoc[3]_i_1 - 
nets: {Teoc[3]_i_1_n_0 Teoc[3]_i_1/O}, {data4[27] Teoc[3]_i_1/I0}, {u1/SelDev Teoc[3]_i_1/I1}, {IDEctrl_FATR1 Teoc[3]_i_1/I2}, {data3[27] Teoc[3]_i_1/I3}, {data2[27] Teoc[3]_i_1/I4}, {T1[7]_i_2_n_0 Teoc[3]_i_1/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hBF80BF80FFFF0000, 
LOC: SLICE_X63Y28, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

Teoc[4]_i_1 - 
nets: {Teoc[4]_i_1_n_0 Teoc[4]_i_1/O}, {data4[28] Teoc[4]_i_1/I0}, {u1/SelDev Teoc[4]_i_1/I1}, {IDEctrl_FATR1 Teoc[4]_i_1/I2}, {data3[28] Teoc[4]_i_1/I3}, {data2[28] Teoc[4]_i_1/I4}, {T1[7]_i_2_n_0 Teoc[4]_i_1/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hBF80BF80FFFF0000, 
LOC: SLICE_X65Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

Teoc[5]_i_1 - 
nets: {Teoc[5]_i_1_n_0 Teoc[5]_i_1/O}, {data4[29] Teoc[5]_i_1/I0}, {u1/SelDev Teoc[5]_i_1/I1}, {IDEctrl_FATR1 Teoc[5]_i_1/I2}, {data3[29] Teoc[5]_i_1/I3}, {data2[29] Teoc[5]_i_1/I4}, {T1[7]_i_2_n_0 Teoc[5]_i_1/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hBF80BF80FFFF0000, 
LOC: SLICE_X63Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

Teoc[6]_i_1 - 
nets: {Teoc[6]_i_1_n_0 Teoc[6]_i_1/O}, {data4[30] Teoc[6]_i_1/I0}, {u1/SelDev Teoc[6]_i_1/I1}, {IDEctrl_FATR1 Teoc[6]_i_1/I2}, {data3[30] Teoc[6]_i_1/I3}, {data2[30] Teoc[6]_i_1/I4}, {T1[7]_i_2_n_0 Teoc[6]_i_1/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hBF80BF80FFFF0000, 
LOC: SLICE_X60Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

Teoc[7]_i_1 - 
nets: {Teoc[7]_i_1_n_0 Teoc[7]_i_1/O}, {data4[31] Teoc[7]_i_1/I0}, {u1/SelDev Teoc[7]_i_1/I1}, {IDEctrl_FATR1 Teoc[7]_i_1/I2}, {data3[31] Teoc[7]_i_1/I3}, {data2[31] Teoc[7]_i_1/I4}, {T1[7]_i_2_n_0 Teoc[7]_i_1/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hBF80BF80FFFF0000, 
LOC: SLICE_X60Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

busy_i_1 - 
nets: {busy_i_1_n_0 busy_i_1/O}, {rci_i_2__1_n_0 busy_i_1/I0}, {u1/go busy_i_1/I1}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/hold_go_reg_n_0 busy_i_1/I2}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/busy_reg_n_0 busy_i_1/I3}, {wb_rst_i busy_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'h0000AAA8, 
LOC: SLICE_X61Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

dstrb_i_1 - 
nets: {u1/PIO_control/PIO_access_control/PIO_timing_controller/go15_out dstrb_i_1/O}, {dstrb_i_2_n_0 dstrb_i_1/I0}, {u1/PIO_control/PIO_access_control/IORDYen dstrb_i_1/I1}, {u1/synch_incoming.sIORDY_reg_n_0 dstrb_i_1/I2}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 8'hA2, 
LOC: SLICE_X62Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

dstrb_i_2 - 
nets: {dstrb_i_2_n_0 dstrb_i_2/O}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/hT2done_reg_n_0 dstrb_i_2/I0}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg_n_0_[7] dstrb_i_2/I1}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg_n_0_[5] dstrb_i_2/I2}, {Qi[6]_i_2__0_n_0 dstrb_i_2/I3}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg_n_0_[6] dstrb_i_2/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'hAAAAAAAB, 
LOC: SLICE_X62Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

gen_DMA_req.hgo_i_1 - 
nets: {gen_DMA_req.hgo_i_1_n_0 gen_DMA_req.hgo_i_1/O}, {u1/DMA_control/gen_DMA_req.hgo_reg_n_0 gen_DMA_req.hgo_i_1/I0}, {u1/DMA_control/Tfw gen_DMA_req.hgo_i_1/I1}, {DMActrl_dir gen_DMA_req.hgo_i_1/I2}, {u1/DMA_control/dstrb gen_DMA_req.hgo_i_1/I3}, {u1/statemachine.DMAgo_reg_n_0 gen_DMA_req.hgo_i_1/I4}, {wb_rst_i gen_DMA_req.hgo_i_1/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'h00000000FFFF80A0, 
LOC: SLICE_X66Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

gen_DMA_req.iDMA_req_i_1 - 
nets: {u1/DMA_control/iDMA_req gen_DMA_req.iDMA_req_i_1/O}, {wb_rst_i gen_DMA_req.iDMA_req_i_1/I0}, {DMActrl_DMAen gen_DMA_req.iDMA_req_i_1/I1}, {DMA_Ack gen_DMA_req.iDMA_req_i_1/I2}, {gen_DMA_req.iDMA_req_i_3_n_0 gen_DMA_req.iDMA_req_i_1/I3}, {iRxEmpty gen_DMA_req.iDMA_req_i_1/I4}, {DMA_req gen_DMA_req.iDMA_req_i_1/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'h0404040404000404, 
LOC: SLICE_X66Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

gen_DMA_req.iDMA_req_i_2 - 
nets: {gen_DMA_req.iDMA_req_i_2_n_0 gen_DMA_req.iDMA_req_i_2/O}, {arst_i gen_DMA_req.iDMA_req_i_2/I0}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X62Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

gen_DMA_req.iDMA_req_i_3 - 
nets: {gen_DMA_req.iDMA_req_i_3_n_0 gen_DMA_req.iDMA_req_i_3/O}, {DMATxFull gen_DMA_req.iDMA_req_i_3/I0}, {u1/DMA_control/gen_DMA_req.hgo_reg_n_0 gen_DMA_req.iDMA_req_i_3/I1}, {DMActrl_dir gen_DMA_req.iDMA_req_i_3/I2}, {DMA_dmarq gen_DMA_req.iDMA_req_i_3/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'h1000, 
LOC: SLICE_X67Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

gen_DMA_req.iDMA_req_i_4 - 
nets: {iRxEmpty gen_DMA_req.iDMA_req_i_4/O}, {u1/DMA_control/gen_DMAbuf.Rxbuf/rd_ptr[0] gen_DMA_req.iDMA_req_i_4/I0}, {u1/DMA_control/gen_DMAbuf.Rxbuf/wr_ptr[0] gen_DMA_req.iDMA_req_i_4/I1}, {u1/DMA_control/gen_DMAbuf.Rxbuf/wr_ptr[2] gen_DMA_req.iDMA_req_i_4/I2}, {u1/DMA_control/gen_DMAbuf.Rxbuf/drd_ptr[1] gen_DMA_req.iDMA_req_i_4/I3}, {u1/DMA_control/gen_DMAbuf.Rxbuf/wr_ptr[1] gen_DMA_req.iDMA_req_i_4/I4}, {u1/DMA_control/gen_DMAbuf.Rxbuf/drd_ptr[0] gen_DMA_req.iDMA_req_i_4/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'h9009000000009009, 
LOC: SLICE_X66Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

gen_DMA_sigs.RxWr_i_1 - 
nets: {gen_DMA_sigs.RxWr_i_1_n_0 gen_DMA_sigs.RxWr_i_1/O}, {wb_rst_i gen_DMA_sigs.RxWr_i_1/I0}, {u1/DMA_control/dstrb gen_DMA_sigs.RxWr_i_1/I1}, {DMActrl_dir gen_DMA_sigs.RxWr_i_1/I2}, {u1/DMA_control/Tfw gen_DMA_sigs.RxWr_i_1/I3}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 16'h0004, 
LOC: SLICE_X63Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

gen_DMA_sigs.Tfw_i_1 - 
nets: {gen_DMA_sigs.Tfw_i_1_n_0 gen_DMA_sigs.Tfw_i_1/O}, {rci_i_2__4_n_0 gen_DMA_sigs.Tfw_i_1/I0}, {u1/DMA_control/Tfw gen_DMA_sigs.Tfw_i_1/I1}, {u1/statemachine.DMAgo_reg_n_0 gen_DMA_sigs.Tfw_i_1/I2}, {wb_rst_i gen_DMA_sigs.Tfw_i_1/I3}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 16'h00F8, 
LOC: SLICE_X63Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

gen_DMA_sigs.TxRd_i_1 - 
nets: {u1/DMA_control/TxRd gen_DMA_sigs.TxRd_i_1/O}, {u1/statemachine.DMAgo_reg_n_0 gen_DMA_sigs.TxRd_i_1/I0}, {wb_rst_i gen_DMA_sigs.TxRd_i_1/I1}, {DMActrl_dir gen_DMA_sigs.TxRd_i_1/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'h20, 
LOC: SLICE_X67Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

gen_DMA_sigs.readDlw[0]_i_1 - 
nets: {gen_DMA_sigs.readDlw[0]_i_1_n_0 gen_DMA_sigs.readDlw[0]_i_1/O}, {dd_pad_i[8] gen_DMA_sigs.readDlw[0]_i_1/I0}, {dd_pad_i[0] gen_DMA_sigs.readDlw[0]_i_1/I1}, {u1/DMA_control/BeLeC__0 gen_DMA_sigs.readDlw[0]_i_1/I2}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X70Y36, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

gen_DMA_sigs.readDlw[10]_i_1 - 
nets: {gen_DMA_sigs.readDlw[10]_i_1_n_0 gen_DMA_sigs.readDlw[10]_i_1/O}, {dd_pad_i[2] gen_DMA_sigs.readDlw[10]_i_1/I0}, {dd_pad_i[10] gen_DMA_sigs.readDlw[10]_i_1/I1}, {u1/DMA_control/BeLeC__0 gen_DMA_sigs.readDlw[10]_i_1/I2}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X70Y39, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

gen_DMA_sigs.readDlw[11]_i_1 - 
nets: {gen_DMA_sigs.readDlw[11]_i_1_n_0 gen_DMA_sigs.readDlw[11]_i_1/O}, {dd_pad_i[3] gen_DMA_sigs.readDlw[11]_i_1/I0}, {dd_pad_i[11] gen_DMA_sigs.readDlw[11]_i_1/I1}, {u1/DMA_control/BeLeC__0 gen_DMA_sigs.readDlw[11]_i_1/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X67Y40, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

gen_DMA_sigs.readDlw[12]_i_1 - 
nets: {gen_DMA_sigs.readDlw[12]_i_1_n_0 gen_DMA_sigs.readDlw[12]_i_1/O}, {dd_pad_i[4] gen_DMA_sigs.readDlw[12]_i_1/I0}, {dd_pad_i[12] gen_DMA_sigs.readDlw[12]_i_1/I1}, {u1/DMA_control/BeLeC__0 gen_DMA_sigs.readDlw[12]_i_1/I2}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X70Y36, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

gen_DMA_sigs.readDlw[13]_i_1 - 
nets: {gen_DMA_sigs.readDlw[13]_i_1_n_0 gen_DMA_sigs.readDlw[13]_i_1/O}, {dd_pad_i[5] gen_DMA_sigs.readDlw[13]_i_1/I0}, {dd_pad_i[13] gen_DMA_sigs.readDlw[13]_i_1/I1}, {u1/DMA_control/BeLeC__0 gen_DMA_sigs.readDlw[13]_i_1/I2}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X70Y39, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

gen_DMA_sigs.readDlw[14]_i_1 - 
nets: {gen_DMA_sigs.readDlw[14]_i_1_n_0 gen_DMA_sigs.readDlw[14]_i_1/O}, {dd_pad_i[6] gen_DMA_sigs.readDlw[14]_i_1/I0}, {dd_pad_i[14] gen_DMA_sigs.readDlw[14]_i_1/I1}, {u1/DMA_control/BeLeC__0 gen_DMA_sigs.readDlw[14]_i_1/I2}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X66Y39, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

gen_DMA_sigs.readDlw[15]_i_1 - 
nets: {gen_DMA_sigs.readDlw[15]_i_1_n_0 gen_DMA_sigs.readDlw[15]_i_1/O}, {u1/DMA_control/dstrb gen_DMA_sigs.readDlw[15]_i_1/I0}, {DMActrl_dir gen_DMA_sigs.readDlw[15]_i_1/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X65Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

gen_DMA_sigs.readDlw[15]_i_2 - 
nets: {gen_DMA_sigs.readDlw[15]_i_2_n_0 gen_DMA_sigs.readDlw[15]_i_2/O}, {dd_pad_i[7] gen_DMA_sigs.readDlw[15]_i_2/I0}, {dd_pad_i[15] gen_DMA_sigs.readDlw[15]_i_2/I1}, {u1/DMA_control/BeLeC__0 gen_DMA_sigs.readDlw[15]_i_2/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X67Y37, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

gen_DMA_sigs.readDlw[15]_i_3 - 
nets: {u1/DMA_control/BeLeC__0 gen_DMA_sigs.readDlw[15]_i_3/O}, {DMActrl_BeLeC1 gen_DMA_sigs.readDlw[15]_i_3/I0}, {u1/SelDev gen_DMA_sigs.readDlw[15]_i_3/I1}, {DMActrl_BeLeC0 gen_DMA_sigs.readDlw[15]_i_3/I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X69Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

gen_DMA_sigs.readDlw[1]_i_1 - 
nets: {gen_DMA_sigs.readDlw[1]_i_1_n_0 gen_DMA_sigs.readDlw[1]_i_1/O}, {dd_pad_i[9] gen_DMA_sigs.readDlw[1]_i_1/I0}, {dd_pad_i[1] gen_DMA_sigs.readDlw[1]_i_1/I1}, {u1/DMA_control/BeLeC__0 gen_DMA_sigs.readDlw[1]_i_1/I2}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X70Y39, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

gen_DMA_sigs.readDlw[2]_i_1 - 
nets: {gen_DMA_sigs.readDlw[2]_i_1_n_0 gen_DMA_sigs.readDlw[2]_i_1/O}, {dd_pad_i[10] gen_DMA_sigs.readDlw[2]_i_1/I0}, {dd_pad_i[2] gen_DMA_sigs.readDlw[2]_i_1/I1}, {u1/DMA_control/BeLeC__0 gen_DMA_sigs.readDlw[2]_i_1/I2}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X70Y39, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

gen_DMA_sigs.readDlw[3]_i_1 - 
nets: {gen_DMA_sigs.readDlw[3]_i_1_n_0 gen_DMA_sigs.readDlw[3]_i_1/O}, {dd_pad_i[11] gen_DMA_sigs.readDlw[3]_i_1/I0}, {dd_pad_i[3] gen_DMA_sigs.readDlw[3]_i_1/I1}, {u1/DMA_control/BeLeC__0 gen_DMA_sigs.readDlw[3]_i_1/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X67Y40, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

gen_DMA_sigs.readDlw[4]_i_1 - 
nets: {gen_DMA_sigs.readDlw[4]_i_1_n_0 gen_DMA_sigs.readDlw[4]_i_1/O}, {dd_pad_i[12] gen_DMA_sigs.readDlw[4]_i_1/I0}, {dd_pad_i[4] gen_DMA_sigs.readDlw[4]_i_1/I1}, {u1/DMA_control/BeLeC__0 gen_DMA_sigs.readDlw[4]_i_1/I2}, 
BEL: SLICEM.B5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X70Y36, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

gen_DMA_sigs.readDlw[5]_i_1 - 
nets: {gen_DMA_sigs.readDlw[5]_i_1_n_0 gen_DMA_sigs.readDlw[5]_i_1/O}, {dd_pad_i[13] gen_DMA_sigs.readDlw[5]_i_1/I0}, {dd_pad_i[5] gen_DMA_sigs.readDlw[5]_i_1/I1}, {u1/DMA_control/BeLeC__0 gen_DMA_sigs.readDlw[5]_i_1/I2}, 
BEL: SLICEM.B5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X70Y39, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

gen_DMA_sigs.readDlw[6]_i_1 - 
nets: {gen_DMA_sigs.readDlw[6]_i_1_n_0 gen_DMA_sigs.readDlw[6]_i_1/O}, {dd_pad_i[14] gen_DMA_sigs.readDlw[6]_i_1/I0}, {dd_pad_i[6] gen_DMA_sigs.readDlw[6]_i_1/I1}, {u1/DMA_control/BeLeC__0 gen_DMA_sigs.readDlw[6]_i_1/I2}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X66Y39, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

gen_DMA_sigs.readDlw[7]_i_1 - 
nets: {gen_DMA_sigs.readDlw[7]_i_1_n_0 gen_DMA_sigs.readDlw[7]_i_1/O}, {dd_pad_i[15] gen_DMA_sigs.readDlw[7]_i_1/I0}, {dd_pad_i[7] gen_DMA_sigs.readDlw[7]_i_1/I1}, {u1/DMA_control/BeLeC__0 gen_DMA_sigs.readDlw[7]_i_1/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X67Y37, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

gen_DMA_sigs.readDlw[8]_i_1 - 
nets: {gen_DMA_sigs.readDlw[8]_i_1_n_0 gen_DMA_sigs.readDlw[8]_i_1/O}, {dd_pad_i[0] gen_DMA_sigs.readDlw[8]_i_1/I0}, {dd_pad_i[8] gen_DMA_sigs.readDlw[8]_i_1/I1}, {u1/DMA_control/BeLeC__0 gen_DMA_sigs.readDlw[8]_i_1/I2}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X70Y36, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

gen_DMA_sigs.readDlw[9]_i_1 - 
nets: {gen_DMA_sigs.readDlw[9]_i_1_n_0 gen_DMA_sigs.readDlw[9]_i_1/O}, {dd_pad_i[1] gen_DMA_sigs.readDlw[9]_i_1/I0}, {dd_pad_i[9] gen_DMA_sigs.readDlw[9]_i_1/I1}, {u1/DMA_control/BeLeC__0 gen_DMA_sigs.readDlw[9]_i_1/I2}, 
BEL: SLICEM.C5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X70Y39, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

gen_DMA_sigs.writeDfw[0]_i_1 - 
nets: {gen_DMA_sigs.writeDfw[0]_i_1_n_0 gen_DMA_sigs.writeDfw[0]_i_1/O}, {u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[8] gen_DMA_sigs.writeDfw[0]_i_1/I0}, {u1/DMA_control/BeLeC__0 gen_DMA_sigs.writeDfw[0]_i_1/I1}, {u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[16] gen_DMA_sigs.writeDfw[0]_i_1/I2}, {writeDlw[0] gen_DMA_sigs.writeDfw[0]_i_1/I3}, {u1/DMA_control/gen_DMA_sigs.TxRd_reg_n_0 gen_DMA_sigs.writeDfw[0]_i_1/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hB8B8FF00, 
LOC: SLICE_X67Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

gen_DMA_sigs.writeDfw[10]_i_1 - 
nets: {gen_DMA_sigs.writeDfw[10]_i_1_n_0 gen_DMA_sigs.writeDfw[10]_i_1/O}, {u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[2] gen_DMA_sigs.writeDfw[10]_i_1/I0}, {u1/DMA_control/BeLeC__0 gen_DMA_sigs.writeDfw[10]_i_1/I1}, {u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[26] gen_DMA_sigs.writeDfw[10]_i_1/I2}, {writeDlw[10] gen_DMA_sigs.writeDfw[10]_i_1/I3}, {u1/DMA_control/gen_DMA_sigs.TxRd_reg_n_0 gen_DMA_sigs.writeDfw[10]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hB8B8FF00, 
LOC: SLICE_X68Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

gen_DMA_sigs.writeDfw[11]_i_1 - 
nets: {gen_DMA_sigs.writeDfw[11]_i_1_n_0 gen_DMA_sigs.writeDfw[11]_i_1/O}, {u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[3] gen_DMA_sigs.writeDfw[11]_i_1/I0}, {u1/DMA_control/BeLeC__0 gen_DMA_sigs.writeDfw[11]_i_1/I1}, {u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[27] gen_DMA_sigs.writeDfw[11]_i_1/I2}, {writeDlw[11] gen_DMA_sigs.writeDfw[11]_i_1/I3}, {u1/DMA_control/gen_DMA_sigs.TxRd_reg_n_0 gen_DMA_sigs.writeDfw[11]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hB8B8FF00, 
LOC: SLICE_X67Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

gen_DMA_sigs.writeDfw[12]_i_1 - 
nets: {gen_DMA_sigs.writeDfw[12]_i_1_n_0 gen_DMA_sigs.writeDfw[12]_i_1/O}, {u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[4] gen_DMA_sigs.writeDfw[12]_i_1/I0}, {u1/DMA_control/BeLeC__0 gen_DMA_sigs.writeDfw[12]_i_1/I1}, {u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[28] gen_DMA_sigs.writeDfw[12]_i_1/I2}, {writeDlw[12] gen_DMA_sigs.writeDfw[12]_i_1/I3}, {u1/DMA_control/gen_DMA_sigs.TxRd_reg_n_0 gen_DMA_sigs.writeDfw[12]_i_1/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hB8B8FF00, 
LOC: SLICE_X67Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

gen_DMA_sigs.writeDfw[13]_i_1 - 
nets: {gen_DMA_sigs.writeDfw[13]_i_1_n_0 gen_DMA_sigs.writeDfw[13]_i_1/O}, {u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[5] gen_DMA_sigs.writeDfw[13]_i_1/I0}, {u1/DMA_control/BeLeC__0 gen_DMA_sigs.writeDfw[13]_i_1/I1}, {u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[29] gen_DMA_sigs.writeDfw[13]_i_1/I2}, {writeDlw[13] gen_DMA_sigs.writeDfw[13]_i_1/I3}, {u1/DMA_control/gen_DMA_sigs.TxRd_reg_n_0 gen_DMA_sigs.writeDfw[13]_i_1/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hB8B8FF00, 
LOC: SLICE_X68Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

gen_DMA_sigs.writeDfw[14]_i_1 - 
nets: {gen_DMA_sigs.writeDfw[14]_i_1_n_0 gen_DMA_sigs.writeDfw[14]_i_1/O}, {u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[6] gen_DMA_sigs.writeDfw[14]_i_1/I0}, {u1/DMA_control/BeLeC__0 gen_DMA_sigs.writeDfw[14]_i_1/I1}, {u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[30] gen_DMA_sigs.writeDfw[14]_i_1/I2}, {writeDlw[14] gen_DMA_sigs.writeDfw[14]_i_1/I3}, {u1/DMA_control/gen_DMA_sigs.TxRd_reg_n_0 gen_DMA_sigs.writeDfw[14]_i_1/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'hB8B8FF00, 
LOC: SLICE_X66Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

gen_DMA_sigs.writeDfw[15]_i_1 - 
nets: {gen_DMA_sigs.writeDfw[15]_i_1_n_0 gen_DMA_sigs.writeDfw[15]_i_1/O}, {u1/DMA_control/gen_DMA_sigs.TxRd_reg_n_0 gen_DMA_sigs.writeDfw[15]_i_1/I0}, {DMActrl_dir gen_DMA_sigs.writeDfw[15]_i_1/I1}, {u1/DMA_control/dstrb gen_DMA_sigs.writeDfw[15]_i_1/I2}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 8'hEA, 
LOC: SLICE_X67Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

gen_DMA_sigs.writeDfw[15]_i_2 - 
nets: {gen_DMA_sigs.writeDfw[15]_i_2_n_0 gen_DMA_sigs.writeDfw[15]_i_2/O}, {u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[7] gen_DMA_sigs.writeDfw[15]_i_2/I0}, {u1/DMA_control/BeLeC__0 gen_DMA_sigs.writeDfw[15]_i_2/I1}, {u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[31] gen_DMA_sigs.writeDfw[15]_i_2/I2}, {writeDlw[15] gen_DMA_sigs.writeDfw[15]_i_2/I3}, {u1/DMA_control/gen_DMA_sigs.TxRd_reg_n_0 gen_DMA_sigs.writeDfw[15]_i_2/I4}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'hB8B8FF00, 
LOC: SLICE_X66Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

gen_DMA_sigs.writeDfw[1]_i_1 - 
nets: {gen_DMA_sigs.writeDfw[1]_i_1_n_0 gen_DMA_sigs.writeDfw[1]_i_1/O}, {u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[9] gen_DMA_sigs.writeDfw[1]_i_1/I0}, {u1/DMA_control/BeLeC__0 gen_DMA_sigs.writeDfw[1]_i_1/I1}, {u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[17] gen_DMA_sigs.writeDfw[1]_i_1/I2}, {writeDlw[1] gen_DMA_sigs.writeDfw[1]_i_1/I3}, {u1/DMA_control/gen_DMA_sigs.TxRd_reg_n_0 gen_DMA_sigs.writeDfw[1]_i_1/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hB8B8FF00, 
LOC: SLICE_X67Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

gen_DMA_sigs.writeDfw[2]_i_1 - 
nets: {gen_DMA_sigs.writeDfw[2]_i_1_n_0 gen_DMA_sigs.writeDfw[2]_i_1/O}, {u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[10] gen_DMA_sigs.writeDfw[2]_i_1/I0}, {u1/DMA_control/BeLeC__0 gen_DMA_sigs.writeDfw[2]_i_1/I1}, {u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[18] gen_DMA_sigs.writeDfw[2]_i_1/I2}, {writeDlw[2] gen_DMA_sigs.writeDfw[2]_i_1/I3}, {u1/DMA_control/gen_DMA_sigs.TxRd_reg_n_0 gen_DMA_sigs.writeDfw[2]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hB8B8FF00, 
LOC: SLICE_X67Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

gen_DMA_sigs.writeDfw[3]_i_1 - 
nets: {gen_DMA_sigs.writeDfw[3]_i_1_n_0 gen_DMA_sigs.writeDfw[3]_i_1/O}, {u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[11] gen_DMA_sigs.writeDfw[3]_i_1/I0}, {u1/DMA_control/BeLeC__0 gen_DMA_sigs.writeDfw[3]_i_1/I1}, {u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[19] gen_DMA_sigs.writeDfw[3]_i_1/I2}, {writeDlw[3] gen_DMA_sigs.writeDfw[3]_i_1/I3}, {u1/DMA_control/gen_DMA_sigs.TxRd_reg_n_0 gen_DMA_sigs.writeDfw[3]_i_1/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hB8B8FF00, 
LOC: SLICE_X67Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

gen_DMA_sigs.writeDfw[4]_i_1 - 
nets: {gen_DMA_sigs.writeDfw[4]_i_1_n_0 gen_DMA_sigs.writeDfw[4]_i_1/O}, {u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[12] gen_DMA_sigs.writeDfw[4]_i_1/I0}, {u1/DMA_control/BeLeC__0 gen_DMA_sigs.writeDfw[4]_i_1/I1}, {u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[20] gen_DMA_sigs.writeDfw[4]_i_1/I2}, {writeDlw[4] gen_DMA_sigs.writeDfw[4]_i_1/I3}, {u1/DMA_control/gen_DMA_sigs.TxRd_reg_n_0 gen_DMA_sigs.writeDfw[4]_i_1/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hB8B8FF00, 
LOC: SLICE_X68Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

gen_DMA_sigs.writeDfw[5]_i_1 - 
nets: {gen_DMA_sigs.writeDfw[5]_i_1_n_0 gen_DMA_sigs.writeDfw[5]_i_1/O}, {u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[13] gen_DMA_sigs.writeDfw[5]_i_1/I0}, {u1/DMA_control/BeLeC__0 gen_DMA_sigs.writeDfw[5]_i_1/I1}, {u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[21] gen_DMA_sigs.writeDfw[5]_i_1/I2}, {writeDlw[5] gen_DMA_sigs.writeDfw[5]_i_1/I3}, {u1/DMA_control/gen_DMA_sigs.TxRd_reg_n_0 gen_DMA_sigs.writeDfw[5]_i_1/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hB8B8FF00, 
LOC: SLICE_X67Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

gen_DMA_sigs.writeDfw[6]_i_1 - 
nets: {gen_DMA_sigs.writeDfw[6]_i_1_n_0 gen_DMA_sigs.writeDfw[6]_i_1/O}, {u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[14] gen_DMA_sigs.writeDfw[6]_i_1/I0}, {u1/DMA_control/BeLeC__0 gen_DMA_sigs.writeDfw[6]_i_1/I1}, {u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[22] gen_DMA_sigs.writeDfw[6]_i_1/I2}, {writeDlw[6] gen_DMA_sigs.writeDfw[6]_i_1/I3}, {u1/DMA_control/gen_DMA_sigs.TxRd_reg_n_0 gen_DMA_sigs.writeDfw[6]_i_1/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'hB8B8FF00, 
LOC: SLICE_X66Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

gen_DMA_sigs.writeDfw[7]_i_1 - 
nets: {gen_DMA_sigs.writeDfw[7]_i_1_n_0 gen_DMA_sigs.writeDfw[7]_i_1/O}, {u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[15] gen_DMA_sigs.writeDfw[7]_i_1/I0}, {u1/DMA_control/BeLeC__0 gen_DMA_sigs.writeDfw[7]_i_1/I1}, {u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[23] gen_DMA_sigs.writeDfw[7]_i_1/I2}, {writeDlw[7] gen_DMA_sigs.writeDfw[7]_i_1/I3}, {u1/DMA_control/gen_DMA_sigs.TxRd_reg_n_0 gen_DMA_sigs.writeDfw[7]_i_1/I4}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 32'hB8B8FF00, 
LOC: SLICE_X66Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

gen_DMA_sigs.writeDfw[8]_i_1 - 
nets: {gen_DMA_sigs.writeDfw[8]_i_1_n_0 gen_DMA_sigs.writeDfw[8]_i_1/O}, {u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[0] gen_DMA_sigs.writeDfw[8]_i_1/I0}, {u1/DMA_control/BeLeC__0 gen_DMA_sigs.writeDfw[8]_i_1/I1}, {u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[24] gen_DMA_sigs.writeDfw[8]_i_1/I2}, {writeDlw[8] gen_DMA_sigs.writeDfw[8]_i_1/I3}, {u1/DMA_control/gen_DMA_sigs.TxRd_reg_n_0 gen_DMA_sigs.writeDfw[8]_i_1/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hB8B8FF00, 
LOC: SLICE_X67Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

gen_DMA_sigs.writeDfw[9]_i_1 - 
nets: {gen_DMA_sigs.writeDfw[9]_i_1_n_0 gen_DMA_sigs.writeDfw[9]_i_1/O}, {u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[1] gen_DMA_sigs.writeDfw[9]_i_1/I0}, {u1/DMA_control/BeLeC__0 gen_DMA_sigs.writeDfw[9]_i_1/I1}, {u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[25] gen_DMA_sigs.writeDfw[9]_i_1/I2}, {writeDlw[9] gen_DMA_sigs.writeDfw[9]_i_1/I3}, {u1/DMA_control/gen_DMA_sigs.TxRd_reg_n_0 gen_DMA_sigs.writeDfw[9]_i_1/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hB8B8FF00, 
LOC: SLICE_X68Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

gen_DMA_sigs.writeDlw[0]_i_1 - 
nets: {gen_DMA_sigs.writeDlw[0]_i_1_n_0 gen_DMA_sigs.writeDlw[0]_i_1/O}, {u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[24] gen_DMA_sigs.writeDlw[0]_i_1/I0}, {u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[0] gen_DMA_sigs.writeDlw[0]_i_1/I1}, {u1/DMA_control/BeLeC__0 gen_DMA_sigs.writeDlw[0]_i_1/I2}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X66Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

gen_DMA_sigs.writeDlw[10]_i_1 - 
nets: {gen_DMA_sigs.writeDlw[10]_i_1_n_0 gen_DMA_sigs.writeDlw[10]_i_1/O}, {u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[18] gen_DMA_sigs.writeDlw[10]_i_1/I0}, {u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[10] gen_DMA_sigs.writeDlw[10]_i_1/I1}, {u1/DMA_control/BeLeC__0 gen_DMA_sigs.writeDlw[10]_i_1/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X68Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

gen_DMA_sigs.writeDlw[11]_i_1 - 
nets: {gen_DMA_sigs.writeDlw[11]_i_1_n_0 gen_DMA_sigs.writeDlw[11]_i_1/O}, {u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[19] gen_DMA_sigs.writeDlw[11]_i_1/I0}, {u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[11] gen_DMA_sigs.writeDlw[11]_i_1/I1}, {u1/DMA_control/BeLeC__0 gen_DMA_sigs.writeDlw[11]_i_1/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X68Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

gen_DMA_sigs.writeDlw[12]_i_1 - 
nets: {gen_DMA_sigs.writeDlw[12]_i_1_n_0 gen_DMA_sigs.writeDlw[12]_i_1/O}, {u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[20] gen_DMA_sigs.writeDlw[12]_i_1/I0}, {u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[12] gen_DMA_sigs.writeDlw[12]_i_1/I1}, {u1/DMA_control/BeLeC__0 gen_DMA_sigs.writeDlw[12]_i_1/I2}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X66Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

gen_DMA_sigs.writeDlw[13]_i_1 - 
nets: {gen_DMA_sigs.writeDlw[13]_i_1_n_0 gen_DMA_sigs.writeDlw[13]_i_1/O}, {u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[21] gen_DMA_sigs.writeDlw[13]_i_1/I0}, {u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[13] gen_DMA_sigs.writeDlw[13]_i_1/I1}, {u1/DMA_control/BeLeC__0 gen_DMA_sigs.writeDlw[13]_i_1/I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X68Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

gen_DMA_sigs.writeDlw[14]_i_1 - 
nets: {gen_DMA_sigs.writeDlw[14]_i_1_n_0 gen_DMA_sigs.writeDlw[14]_i_1/O}, {u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[22] gen_DMA_sigs.writeDlw[14]_i_1/I0}, {u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[14] gen_DMA_sigs.writeDlw[14]_i_1/I1}, {u1/DMA_control/BeLeC__0 gen_DMA_sigs.writeDlw[14]_i_1/I2}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X66Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

gen_DMA_sigs.writeDlw[15]_i_1 - 
nets: {gen_DMA_sigs.writeDlw[15]_i_1_n_0 gen_DMA_sigs.writeDlw[15]_i_1/O}, {u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[23] gen_DMA_sigs.writeDlw[15]_i_1/I0}, {u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[15] gen_DMA_sigs.writeDlw[15]_i_1/I1}, {u1/DMA_control/BeLeC__0 gen_DMA_sigs.writeDlw[15]_i_1/I2}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X66Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

gen_DMA_sigs.writeDlw[1]_i_1 - 
nets: {gen_DMA_sigs.writeDlw[1]_i_1_n_0 gen_DMA_sigs.writeDlw[1]_i_1/O}, {u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[25] gen_DMA_sigs.writeDlw[1]_i_1/I0}, {u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[1] gen_DMA_sigs.writeDlw[1]_i_1/I1}, {u1/DMA_control/BeLeC__0 gen_DMA_sigs.writeDlw[1]_i_1/I2}, 
BEL: SLICEM.C5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X66Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

gen_DMA_sigs.writeDlw[2]_i_1 - 
nets: {gen_DMA_sigs.writeDlw[2]_i_1_n_0 gen_DMA_sigs.writeDlw[2]_i_1/O}, {u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[26] gen_DMA_sigs.writeDlw[2]_i_1/I0}, {u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[2] gen_DMA_sigs.writeDlw[2]_i_1/I1}, {u1/DMA_control/BeLeC__0 gen_DMA_sigs.writeDlw[2]_i_1/I2}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X68Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

gen_DMA_sigs.writeDlw[3]_i_1 - 
nets: {gen_DMA_sigs.writeDlw[3]_i_1_n_0 gen_DMA_sigs.writeDlw[3]_i_1/O}, {u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[27] gen_DMA_sigs.writeDlw[3]_i_1/I0}, {u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[3] gen_DMA_sigs.writeDlw[3]_i_1/I1}, {u1/DMA_control/BeLeC__0 gen_DMA_sigs.writeDlw[3]_i_1/I2}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X68Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

gen_DMA_sigs.writeDlw[4]_i_1 - 
nets: {gen_DMA_sigs.writeDlw[4]_i_1_n_0 gen_DMA_sigs.writeDlw[4]_i_1/O}, {u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[28] gen_DMA_sigs.writeDlw[4]_i_1/I0}, {u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[4] gen_DMA_sigs.writeDlw[4]_i_1/I1}, {u1/DMA_control/BeLeC__0 gen_DMA_sigs.writeDlw[4]_i_1/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X68Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

gen_DMA_sigs.writeDlw[5]_i_1 - 
nets: {gen_DMA_sigs.writeDlw[5]_i_1_n_0 gen_DMA_sigs.writeDlw[5]_i_1/O}, {u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[29] gen_DMA_sigs.writeDlw[5]_i_1/I0}, {u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[5] gen_DMA_sigs.writeDlw[5]_i_1/I1}, {u1/DMA_control/BeLeC__0 gen_DMA_sigs.writeDlw[5]_i_1/I2}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X68Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

gen_DMA_sigs.writeDlw[6]_i_1 - 
nets: {gen_DMA_sigs.writeDlw[6]_i_1_n_0 gen_DMA_sigs.writeDlw[6]_i_1/O}, {u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[30] gen_DMA_sigs.writeDlw[6]_i_1/I0}, {u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[6] gen_DMA_sigs.writeDlw[6]_i_1/I1}, {u1/DMA_control/BeLeC__0 gen_DMA_sigs.writeDlw[6]_i_1/I2}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X66Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

gen_DMA_sigs.writeDlw[7]_i_1 - 
nets: {gen_DMA_sigs.writeDlw[7]_i_1_n_0 gen_DMA_sigs.writeDlw[7]_i_1/O}, {u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[31] gen_DMA_sigs.writeDlw[7]_i_1/I0}, {u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[7] gen_DMA_sigs.writeDlw[7]_i_1/I1}, {u1/DMA_control/BeLeC__0 gen_DMA_sigs.writeDlw[7]_i_1/I2}, 
BEL: SLICEM.B5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X66Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

gen_DMA_sigs.writeDlw[8]_i_1 - 
nets: {gen_DMA_sigs.writeDlw[8]_i_1_n_0 gen_DMA_sigs.writeDlw[8]_i_1/O}, {u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[16] gen_DMA_sigs.writeDlw[8]_i_1/I0}, {u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[8] gen_DMA_sigs.writeDlw[8]_i_1/I1}, {u1/DMA_control/BeLeC__0 gen_DMA_sigs.writeDlw[8]_i_1/I2}, 
BEL: SLICEM.D5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X66Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

gen_DMA_sigs.writeDlw[9]_i_1 - 
nets: {gen_DMA_sigs.writeDlw[9]_i_1_n_0 gen_DMA_sigs.writeDlw[9]_i_1/O}, {u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[17] gen_DMA_sigs.writeDlw[9]_i_1/I0}, {u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[9] gen_DMA_sigs.writeDlw[9]_i_1/I1}, {u1/DMA_control/BeLeC__0 gen_DMA_sigs.writeDlw[9]_i_1/I2}, 
BEL: SLICEL.D5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X68Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

gen_ata_sigs.CS0n_i_1 - 
nets: {gen_ata_sigs.CS0n_i_1_n_0 gen_ata_sigs.CS0n_i_1/O}, {wb_rst_i gen_ata_sigs.CS0n_i_1/I0}, {PIOtip gen_ata_sigs.CS0n_i_1/I1}, {u1/PIO_control/ping_a[3] gen_ata_sigs.CS0n_i_1/I2}, {u1/PIO_control/gen_pingpong.rpp_reg_n_0 gen_ata_sigs.CS0n_i_1/I3}, {u1/PIO_control/pong_a[3] gen_ata_sigs.CS0n_i_1/I4}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'hFBFFFBBB, 
LOC: SLICE_X70Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

gen_ata_sigs.CS1n_i_1 - 
nets: {gen_ata_sigs.CS1n_i_1_n_0 gen_ata_sigs.CS1n_i_1/O}, {wb_rst_i gen_ata_sigs.CS1n_i_1/I0}, {PIOtip gen_ata_sigs.CS1n_i_1/I1}, {u1/PIO_control/ping_a[3] gen_ata_sigs.CS1n_i_1/I2}, {u1/PIO_control/gen_pingpong.rpp_reg_n_0 gen_ata_sigs.CS1n_i_1/I3}, {u1/PIO_control/pong_a[3] gen_ata_sigs.CS1n_i_1/I4}, 
BEL: SLICEM.B5LUT, 
CLASS: cell, 
INIT: 32'hBFBBBFFF, 
LOC: SLICE_X70Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

gen_ata_sigs.DA[0]_i_1 - 
nets: {gen_ata_sigs.DA[0]_i_1_n_0 gen_ata_sigs.DA[0]_i_1/O}, {u1/PIO_control/pong_a[0] gen_ata_sigs.DA[0]_i_1/I0}, {u1/PIO_control/gen_pingpong.rpp_reg_n_0 gen_ata_sigs.DA[0]_i_1/I1}, {u1/PIO_control/ping_a[0] gen_ata_sigs.DA[0]_i_1/I2}, {wb_rst_i gen_ata_sigs.DA[0]_i_1/I3}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 16'h00E2, 
LOC: SLICE_X70Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

gen_ata_sigs.DA[1]_i_1 - 
nets: {gen_ata_sigs.DA[1]_i_1_n_0 gen_ata_sigs.DA[1]_i_1/O}, {u1/PIO_control/pong_a[1] gen_ata_sigs.DA[1]_i_1/I0}, {u1/PIO_control/gen_pingpong.rpp_reg_n_0 gen_ata_sigs.DA[1]_i_1/I1}, {u1/PIO_control/ping_a[1] gen_ata_sigs.DA[1]_i_1/I2}, {wb_rst_i gen_ata_sigs.DA[1]_i_1/I3}, 
BEL: SLICEL.D5LUT, 
CLASS: cell, 
INIT: 16'h00E2, 
LOC: SLICE_X71Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

gen_ata_sigs.DA[2]_i_1 - 
nets: {gen_ata_sigs.DA[2]_i_1_n_0 gen_ata_sigs.DA[2]_i_1/O}, {u1/PIO_control/pong_a[2] gen_ata_sigs.DA[2]_i_1/I0}, {u1/PIO_control/gen_pingpong.rpp_reg_n_0 gen_ata_sigs.DA[2]_i_1/I1}, {u1/PIO_control/ping_a[2] gen_ata_sigs.DA[2]_i_1/I2}, {wb_rst_i gen_ata_sigs.DA[2]_i_1/I3}, 
BEL: SLICEM.C5LUT, 
CLASS: cell, 
INIT: 16'h00E2, 
LOC: SLICE_X70Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

gen_ata_sigs.DDo[0]_i_1 - 
nets: {gen_ata_sigs.DDo[0]_i_1_n_0 gen_ata_sigs.DDo[0]_i_1/O}, {PIOtip gen_ata_sigs.DDo[0]_i_1/I0}, {writeDfw[0] gen_ata_sigs.DDo[0]_i_1/I1}, {u1/PIO_control/gen_pingpong.rpp_reg_n_0 gen_ata_sigs.DDo[0]_i_1/I2}, {pong_d[0] gen_ata_sigs.DDo[0]_i_1/I3}, {ping_d[0] gen_ata_sigs.DDo[0]_i_1/I4}, {wb_rst_i gen_ata_sigs.DDo[0]_i_1/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h00000000EEE44E44, 
LOC: SLICE_X68Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

gen_ata_sigs.DDo[10]_i_1 - 
nets: {gen_ata_sigs.DDo[10]_i_1_n_0 gen_ata_sigs.DDo[10]_i_1/O}, {PIOtip gen_ata_sigs.DDo[10]_i_1/I0}, {writeDfw[10] gen_ata_sigs.DDo[10]_i_1/I1}, {u1/PIO_control/gen_pingpong.rpp_reg_n_0 gen_ata_sigs.DDo[10]_i_1/I2}, {pong_d[10] gen_ata_sigs.DDo[10]_i_1/I3}, {ping_d[10] gen_ata_sigs.DDo[10]_i_1/I4}, {wb_rst_i gen_ata_sigs.DDo[10]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h00000000EEE44E44, 
LOC: SLICE_X71Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

gen_ata_sigs.DDo[11]_i_1 - 
nets: {gen_ata_sigs.DDo[11]_i_1_n_0 gen_ata_sigs.DDo[11]_i_1/O}, {PIOtip gen_ata_sigs.DDo[11]_i_1/I0}, {writeDfw[11] gen_ata_sigs.DDo[11]_i_1/I1}, {u1/PIO_control/gen_pingpong.rpp_reg_n_0 gen_ata_sigs.DDo[11]_i_1/I2}, {pong_d[11] gen_ata_sigs.DDo[11]_i_1/I3}, {ping_d[11] gen_ata_sigs.DDo[11]_i_1/I4}, {wb_rst_i gen_ata_sigs.DDo[11]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h00000000EEE44E44, 
LOC: SLICE_X71Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

gen_ata_sigs.DDo[12]_i_1 - 
nets: {gen_ata_sigs.DDo[12]_i_1_n_0 gen_ata_sigs.DDo[12]_i_1/O}, {PIOtip gen_ata_sigs.DDo[12]_i_1/I0}, {writeDfw[12] gen_ata_sigs.DDo[12]_i_1/I1}, {u1/PIO_control/gen_pingpong.rpp_reg_n_0 gen_ata_sigs.DDo[12]_i_1/I2}, {pong_d[12] gen_ata_sigs.DDo[12]_i_1/I3}, {ping_d[12] gen_ata_sigs.DDo[12]_i_1/I4}, {wb_rst_i gen_ata_sigs.DDo[12]_i_1/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'h00000000EEE44E44, 
LOC: SLICE_X70Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

gen_ata_sigs.DDo[13]_i_1 - 
nets: {gen_ata_sigs.DDo[13]_i_1_n_0 gen_ata_sigs.DDo[13]_i_1/O}, {PIOtip gen_ata_sigs.DDo[13]_i_1/I0}, {writeDfw[13] gen_ata_sigs.DDo[13]_i_1/I1}, {u1/PIO_control/gen_pingpong.rpp_reg_n_0 gen_ata_sigs.DDo[13]_i_1/I2}, {pong_d[13] gen_ata_sigs.DDo[13]_i_1/I3}, {ping_d[13] gen_ata_sigs.DDo[13]_i_1/I4}, {wb_rst_i gen_ata_sigs.DDo[13]_i_1/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'h00000000EEE44E44, 
LOC: SLICE_X70Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

gen_ata_sigs.DDo[14]_i_1 - 
nets: {gen_ata_sigs.DDo[14]_i_1_n_0 gen_ata_sigs.DDo[14]_i_1/O}, {PIOtip gen_ata_sigs.DDo[14]_i_1/I0}, {writeDfw[14] gen_ata_sigs.DDo[14]_i_1/I1}, {u1/PIO_control/gen_pingpong.rpp_reg_n_0 gen_ata_sigs.DDo[14]_i_1/I2}, {pong_d[14] gen_ata_sigs.DDo[14]_i_1/I3}, {ping_d[14] gen_ata_sigs.DDo[14]_i_1/I4}, {wb_rst_i gen_ata_sigs.DDo[14]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h00000000EEE44E44, 
LOC: SLICE_X65Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

gen_ata_sigs.DDo[15]_i_1 - 
nets: {gen_ata_sigs.DDo[15]_i_1_n_0 gen_ata_sigs.DDo[15]_i_1/O}, {PIOtip gen_ata_sigs.DDo[15]_i_1/I0}, {writeDfw[15] gen_ata_sigs.DDo[15]_i_1/I1}, {u1/PIO_control/gen_pingpong.rpp_reg_n_0 gen_ata_sigs.DDo[15]_i_1/I2}, {pong_d[15] gen_ata_sigs.DDo[15]_i_1/I3}, {ping_d[15] gen_ata_sigs.DDo[15]_i_1/I4}, {wb_rst_i gen_ata_sigs.DDo[15]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h00000000EEE44E44, 
LOC: SLICE_X65Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

gen_ata_sigs.DDo[1]_i_1 - 
nets: {gen_ata_sigs.DDo[1]_i_1_n_0 gen_ata_sigs.DDo[1]_i_1/O}, {PIOtip gen_ata_sigs.DDo[1]_i_1/I0}, {writeDfw[1] gen_ata_sigs.DDo[1]_i_1/I1}, {u1/PIO_control/gen_pingpong.rpp_reg_n_0 gen_ata_sigs.DDo[1]_i_1/I2}, {pong_d[1] gen_ata_sigs.DDo[1]_i_1/I3}, {ping_d[1] gen_ata_sigs.DDo[1]_i_1/I4}, {wb_rst_i gen_ata_sigs.DDo[1]_i_1/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h00000000EEE44E44, 
LOC: SLICE_X65Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

gen_ata_sigs.DDo[2]_i_1 - 
nets: {gen_ata_sigs.DDo[2]_i_1_n_0 gen_ata_sigs.DDo[2]_i_1/O}, {PIOtip gen_ata_sigs.DDo[2]_i_1/I0}, {writeDfw[2] gen_ata_sigs.DDo[2]_i_1/I1}, {u1/PIO_control/gen_pingpong.rpp_reg_n_0 gen_ata_sigs.DDo[2]_i_1/I2}, {pong_d[2] gen_ata_sigs.DDo[2]_i_1/I3}, {ping_d[2] gen_ata_sigs.DDo[2]_i_1/I4}, {wb_rst_i gen_ata_sigs.DDo[2]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h00000000EEE44E44, 
LOC: SLICE_X68Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

gen_ata_sigs.DDo[3]_i_1 - 
nets: {gen_ata_sigs.DDo[3]_i_1_n_0 gen_ata_sigs.DDo[3]_i_1/O}, {PIOtip gen_ata_sigs.DDo[3]_i_1/I0}, {writeDfw[3] gen_ata_sigs.DDo[3]_i_1/I1}, {u1/PIO_control/gen_pingpong.rpp_reg_n_0 gen_ata_sigs.DDo[3]_i_1/I2}, {pong_d[3] gen_ata_sigs.DDo[3]_i_1/I3}, {ping_d[3] gen_ata_sigs.DDo[3]_i_1/I4}, {wb_rst_i gen_ata_sigs.DDo[3]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h00000000EEE44E44, 
LOC: SLICE_X68Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

gen_ata_sigs.DDo[4]_i_1 - 
nets: {gen_ata_sigs.DDo[4]_i_1_n_0 gen_ata_sigs.DDo[4]_i_1/O}, {PIOtip gen_ata_sigs.DDo[4]_i_1/I0}, {writeDfw[4] gen_ata_sigs.DDo[4]_i_1/I1}, {u1/PIO_control/gen_pingpong.rpp_reg_n_0 gen_ata_sigs.DDo[4]_i_1/I2}, {pong_d[4] gen_ata_sigs.DDo[4]_i_1/I3}, {ping_d[4] gen_ata_sigs.DDo[4]_i_1/I4}, {wb_rst_i gen_ata_sigs.DDo[4]_i_1/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'h00000000EEE44E44, 
LOC: SLICE_X70Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

gen_ata_sigs.DDo[5]_i_1 - 
nets: {gen_ata_sigs.DDo[5]_i_1_n_0 gen_ata_sigs.DDo[5]_i_1/O}, {PIOtip gen_ata_sigs.DDo[5]_i_1/I0}, {writeDfw[5] gen_ata_sigs.DDo[5]_i_1/I1}, {u1/PIO_control/gen_pingpong.rpp_reg_n_0 gen_ata_sigs.DDo[5]_i_1/I2}, {pong_d[5] gen_ata_sigs.DDo[5]_i_1/I3}, {ping_d[5] gen_ata_sigs.DDo[5]_i_1/I4}, {wb_rst_i gen_ata_sigs.DDo[5]_i_1/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h00000000EEE44E44, 
LOC: SLICE_X68Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

gen_ata_sigs.DDo[6]_i_1 - 
nets: {gen_ata_sigs.DDo[6]_i_1_n_0 gen_ata_sigs.DDo[6]_i_1/O}, {PIOtip gen_ata_sigs.DDo[6]_i_1/I0}, {writeDfw[6] gen_ata_sigs.DDo[6]_i_1/I1}, {u1/PIO_control/gen_pingpong.rpp_reg_n_0 gen_ata_sigs.DDo[6]_i_1/I2}, {pong_d[6] gen_ata_sigs.DDo[6]_i_1/I3}, {ping_d[6] gen_ata_sigs.DDo[6]_i_1/I4}, {wb_rst_i gen_ata_sigs.DDo[6]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h00000000EEE44E44, 
LOC: SLICE_X71Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

gen_ata_sigs.DDo[7]_i_1 - 
nets: {gen_ata_sigs.DDo[7]_i_1_n_0 gen_ata_sigs.DDo[7]_i_1/O}, {PIOtip gen_ata_sigs.DDo[7]_i_1/I0}, {writeDfw[7] gen_ata_sigs.DDo[7]_i_1/I1}, {u1/PIO_control/gen_pingpong.rpp_reg_n_0 gen_ata_sigs.DDo[7]_i_1/I2}, {pong_d[7] gen_ata_sigs.DDo[7]_i_1/I3}, {ping_d[7] gen_ata_sigs.DDo[7]_i_1/I4}, {wb_rst_i gen_ata_sigs.DDo[7]_i_1/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h00000000EEE44E44, 
LOC: SLICE_X65Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

gen_ata_sigs.DDo[8]_i_1 - 
nets: {gen_ata_sigs.DDo[8]_i_1_n_0 gen_ata_sigs.DDo[8]_i_1/O}, {PIOtip gen_ata_sigs.DDo[8]_i_1/I0}, {writeDfw[8] gen_ata_sigs.DDo[8]_i_1/I1}, {u1/PIO_control/gen_pingpong.rpp_reg_n_0 gen_ata_sigs.DDo[8]_i_1/I2}, {pong_d[8] gen_ata_sigs.DDo[8]_i_1/I3}, {ping_d[8] gen_ata_sigs.DDo[8]_i_1/I4}, {wb_rst_i gen_ata_sigs.DDo[8]_i_1/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'h00000000EEE44E44, 
LOC: SLICE_X70Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

gen_ata_sigs.DDo[9]_i_1 - 
nets: {gen_ata_sigs.DDo[9]_i_1_n_0 gen_ata_sigs.DDo[9]_i_1/O}, {PIOtip gen_ata_sigs.DDo[9]_i_1/I0}, {writeDfw[9] gen_ata_sigs.DDo[9]_i_1/I1}, {u1/PIO_control/gen_pingpong.rpp_reg_n_0 gen_ata_sigs.DDo[9]_i_1/I2}, {pong_d[9] gen_ata_sigs.DDo[9]_i_1/I3}, {ping_d[9] gen_ata_sigs.DDo[9]_i_1/I4}, {wb_rst_i gen_ata_sigs.DDo[9]_i_1/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h00000000EEE44E44, 
LOC: SLICE_X71Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

gen_ata_sigs.DDoe_i_1 - 
nets: {gen_ata_sigs.DDoe_i_1_n_0 gen_ata_sigs.DDoe_i_1/O}, {DMAtip gen_ata_sigs.DDoe_i_1/I0}, {DMActrl_dir gen_ata_sigs.DDoe_i_1/I1}, {PIOtip gen_ata_sigs.DDoe_i_1/I2}, {u1/PIOoe gen_ata_sigs.DDoe_i_1/I3}, {wb_rst_i gen_ata_sigs.DDoe_i_1/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'h0000F808, 
LOC: SLICE_X63Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

gen_ata_sigs.DIORn_i_1 - 
nets: {gen_ata_sigs.DIORn_i_1_n_0 gen_ata_sigs.DIORn_i_1/O}, {wb_rst_i gen_ata_sigs.DIORn_i_1/I0}, {u1/DMAdior gen_ata_sigs.DIORn_i_1/I1}, {PIOtip gen_ata_sigs.DIORn_i_1/I2}, {u1/DIOR gen_ata_sigs.DIORn_i_1/I3}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 16'hABFB, 
LOC: SLICE_X64Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

gen_ata_sigs.DIOWn_i_1 - 
nets: {gen_ata_sigs.DIOWn_i_1_n_0 gen_ata_sigs.DIOWn_i_1/O}, {wb_rst_i gen_ata_sigs.DIOWn_i_1/I0}, {u1/DMAdiow gen_ata_sigs.DIOWn_i_1/I1}, {PIOtip gen_ata_sigs.DIOWn_i_1/I2}, {u1/DIOW gen_ata_sigs.DIOWn_i_1/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'hABFB, 
LOC: SLICE_X63Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

gen_ata_sigs.DMACKn_i_1 - 
nets: {gen_ata_sigs.DMACKn_i_1_n_0 gen_ata_sigs.DMACKn_i_1/O}, {wb_rst_i gen_ata_sigs.DMACKn_i_1/I0}, {DMAtip gen_ata_sigs.DMACKn_i_1/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'hB, 
LOC: SLICE_X63Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

gen_ata_sigs.RESETn_i_1 - 
nets: {gen_ata_sigs.RESETn_i_1_n_0 gen_ata_sigs.RESETn_i_1/O}, {IDEctrl_rst gen_ata_sigs.RESETn_i_1/I0}, {wb_rst_i gen_ata_sigs.RESETn_i_1/I1}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 4'h1, 
LOC: SLICE_X63Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

gen_ata_sigs.RESETn_i_2 - 
nets: {gen_ata_sigs.RESETn_i_2_n_0 gen_ata_sigs.RESETn_i_2/O}, {arst_i gen_ata_sigs.RESETn_i_2/I0}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X62Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

gen_bc_dec.store_pp_full_i_1 - 
nets: {gen_bc_dec.store_pp_full_i_1_n_0 gen_bc_dec.store_pp_full_i_1/O}, {u0/store_pp_full gen_bc_dec.store_pp_full_i_1/I0}, {PIOsel gen_bc_dec.store_pp_full_i_1/I1}, {u1/PIO_control/pong_valid gen_bc_dec.store_pp_full_i_1/I2}, {IDEctrl_ppen gen_bc_dec.store_pp_full_i_1/I3}, {u1/PIO_control/ping_valid gen_bc_dec.store_pp_full_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hB8B888B8, 
LOC: SLICE_X71Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

gen_pingpong.dping_valid_i_1 - 
nets: {gen_pingpong.dping_valid_i_1_n_0 gen_pingpong.dping_valid_i_1/O}, {u1/PIO_control/ping_valid gen_pingpong.dping_valid_i_1/I0}, {wb_rst_i gen_pingpong.dping_valid_i_1/I1}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X66Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

gen_pingpong.dpong_valid_i_1 - 
nets: {gen_pingpong.dpong_valid_i_1_n_0 gen_pingpong.dpong_valid_i_1/O}, {u1/PIO_control/pong_valid gen_pingpong.dpong_valid_i_1/I0}, {wb_rst_i gen_pingpong.dpong_valid_i_1/I1}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X68Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

gen_pingpong.dsel_i_1 - 
nets: {gen_pingpong.dsel_i_1_n_0 gen_pingpong.dsel_i_1/O}, {PIOsel gen_pingpong.dsel_i_1/I0}, {u1/PIO_control/gen_pingpong.dsel_reg_n_0 gen_pingpong.dsel_i_1/I1}, {u1/PIO_control/sel_strb__3 gen_pingpong.dsel_i_1/I2}, {wb_rst_i gen_pingpong.dsel_i_1/I3}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 16'h00F8, 
LOC: SLICE_X71Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

gen_pingpong.dsel_i_2 - 
nets: {u1/PIO_control/sel_strb__3 gen_pingpong.dsel_i_2/O}, {PIOsel gen_pingpong.dsel_i_2/I0}, {IDEctrl_IDEen gen_pingpong.dsel_i_2/I1}, {u1/PIO_control/gen_pingpong.dsel_reg_n_0 gen_pingpong.dsel_i_2/I2}, {u1/PIO_control/pong_valid gen_pingpong.dsel_i_2/I3}, {u1/PIO_control/wpp gen_pingpong.dsel_i_2/I4}, {u1/PIO_control/ping_valid gen_pingpong.dsel_i_2/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h0000000808080008, 
LOC: SLICE_X71Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

gen_pingpong.iack_i_1 - 
nets: {gen_pingpong.iack_i_1_n_0 gen_pingpong.iack_i_1/O}, {gen_pingpong.iack_i_2_n_0 gen_pingpong.iack_i_1/I0}, {u1/PIO_control/gen_pingpong.pong_we_reg_n_0 gen_pingpong.iack_i_1/I1}, {u1/PIO_control/gen_pingpong.rpp_reg_n_0 gen_pingpong.iack_i_1/I2}, {u1/PIO_control/gen_pingpong.ping_we_reg_n_0 gen_pingpong.iack_i_1/I3}, {IDEctrl_ppen gen_pingpong.iack_i_1/I4}, {gen_pingpong.iack_i_3_n_0 gen_pingpong.iack_i_1/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hABFBFFFFA8080000, 
LOC: SLICE_X70Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

gen_pingpong.iack_i_2 - 
nets: {gen_pingpong.iack_i_2_n_0 gen_pingpong.iack_i_2/O}, {wb_we_i gen_pingpong.iack_i_2/I0}, {u1/PIO_control/gen_pingpong.dpong_valid_reg_n_0 gen_pingpong.iack_i_2/I1}, {u1/PIO_control/pong_valid gen_pingpong.iack_i_2/I2}, {u1/PIO_control/wpp gen_pingpong.iack_i_2/I3}, {u1/PIO_control/gen_pingpong.dping_valid_reg_n_0 gen_pingpong.iack_i_2/I4}, {u1/PIO_control/ping_valid gen_pingpong.iack_i_2/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'h0020AA2000200020, 
LOC: SLICE_X70Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

gen_pingpong.iack_i_3 - 
nets: {gen_pingpong.iack_i_3_n_0 gen_pingpong.iack_i_3/O}, {u1/PIO_control/gen_pingpong.dping_valid_reg_n_0 gen_pingpong.iack_i_3/I0}, {u1/PIO_control/ping_valid gen_pingpong.iack_i_3/I1}, {u1/PIO_control/gen_pingpong.rpp_reg_n_0 gen_pingpong.iack_i_3/I2}, {u1/PIO_control/gen_pingpong.dpong_valid_reg_n_0 gen_pingpong.iack_i_3/I3}, {u1/PIO_control/pong_valid gen_pingpong.iack_i_3/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'h20202F20, 
LOC: SLICE_X69Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

gen_pingpong.ping_a[3]_i_1 - 
nets: {u1/PIO_control/ping_d gen_pingpong.ping_a[3]_i_1/O}, {u1/PIO_control/wpp gen_pingpong.ping_a[3]_i_1/I0}, {u1/PIO_control/ping_valid gen_pingpong.ping_a[3]_i_1/I1}, {PIOsel gen_pingpong.ping_a[3]_i_1/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'h20, 
LOC: SLICE_X72Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

gen_pingpong.ping_valid_i_1 - 
nets: {gen_pingpong.ping_valid_i_1_n_0 gen_pingpong.ping_valid_i_1/O}, {u1/PIO_control/ping_valid gen_pingpong.ping_valid_i_1/I0}, {u1/PIO_control/wpp gen_pingpong.ping_valid_i_1/I1}, {u1/PIO_control/sel_strb__3 gen_pingpong.ping_valid_i_1/I2}, {statemachine.PIOtip_i_2_n_0 gen_pingpong.ping_valid_i_1/I3}, {u1/PIO_control/gen_pingpong.rpp_reg_n_0 gen_pingpong.ping_valid_i_1/I4}, {wb_rst_i gen_pingpong.ping_valid_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h00000000EA00EAEA, 
LOC: SLICE_X71Y35, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

gen_pingpong.ping_we_i_1 - 
nets: {gen_pingpong.ping_we_i_1_n_0 gen_pingpong.ping_we_i_1/O}, {wb_we_i gen_pingpong.ping_we_i_1/I0}, {PIOsel gen_pingpong.ping_we_i_1/I1}, {u1/PIO_control/wpp gen_pingpong.ping_we_i_1/I2}, {u1/PIO_control/ping_valid gen_pingpong.ping_we_i_1/I3}, {u1/PIO_control/gen_pingpong.ping_we_reg_n_0 gen_pingpong.ping_we_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hFFBF0080, 
LOC: SLICE_X72Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

gen_pingpong.pong_a[3]_i_1 - 
nets: {gen_pingpong.pong_a[3]_i_1_n_0 gen_pingpong.pong_a[3]_i_1/O}, {u1/PIO_control/pong_valid gen_pingpong.pong_a[3]_i_1/I0}, {PIOsel gen_pingpong.pong_a[3]_i_1/I1}, {u1/PIO_control/wpp gen_pingpong.pong_a[3]_i_1/I2}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 8'h04, 
LOC: SLICE_X71Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

gen_pingpong.pong_valid_i_1 - 
nets: {gen_pingpong.pong_valid_i_1_n_0 gen_pingpong.pong_valid_i_1/O}, {u1/PIO_control/pong_valid gen_pingpong.pong_valid_i_1/I0}, {u1/PIO_control/wpp gen_pingpong.pong_valid_i_1/I1}, {u1/PIO_control/sel_strb__3 gen_pingpong.pong_valid_i_1/I2}, {statemachine.PIOtip_i_2_n_0 gen_pingpong.pong_valid_i_1/I3}, {u1/PIO_control/gen_pingpong.rpp_reg_n_0 gen_pingpong.pong_valid_i_1/I4}, {wb_rst_i gen_pingpong.pong_valid_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h00000000BABABA00, 
LOC: SLICE_X71Y35, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

gen_pingpong.rpp_i_1 - 
nets: {u1/PIO_control/rpp gen_pingpong.rpp_i_1/O}, {wb_rst_i gen_pingpong.rpp_i_1/I0}, {IDEctrl_ppen gen_pingpong.rpp_i_1/I1}, {u1/PIO_control/gen_pingpong.pong_we_reg_n_0 gen_pingpong.rpp_i_1/I2}, {u1/PIO_control/gen_pingpong.rpp_reg_n_0 gen_pingpong.rpp_i_1/I3}, {u1/PIO_control/gen_pingpong.ping_we_reg_n_0 gen_pingpong.rpp_i_1/I4}, {statemachine.PIOtip_i_2_n_0 gen_pingpong.rpp_i_1/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'h4400440000404440, 
LOC: SLICE_X66Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

gen_pingpong.wpp_i_1 - 
nets: {u1/PIO_control/wpp5_out gen_pingpong.wpp_i_1/O}, {wb_rst_i gen_pingpong.wpp_i_1/I0}, {IDEctrl_ppen gen_pingpong.wpp_i_1/I1}, {u1/PIO_control/iack gen_pingpong.wpp_i_1/I2}, {wb_we_i gen_pingpong.wpp_i_1/I3}, {u1/PIO_control/wpp gen_pingpong.wpp_i_1/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'h04444000, 
LOC: SLICE_X71Y35, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

hT2done_i_1 - 
nets: {u1/PIO_control/PIO_access_control/PIO_timing_controller/hT2done hT2done_i_1/O}, {wb_rst_i hT2done_i_1/I0}, {dstrb_i_2_n_0 hT2done_i_1/I1}, {u1/PIO_control/PIO_access_control/IORDYen hT2done_i_1/I2}, {u1/synch_incoming.sIORDY_reg_n_0 hT2done_i_1/I3}, 
BEL: SLICEM.B5LUT, 
CLASS: cell, 
INIT: 16'h0040, 
LOC: SLICE_X62Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

hold_go_i_1 - 
nets: {u1/PIO_control/PIO_access_control/PIO_timing_controller/hold_go hold_go_i_1/O}, {u1/go hold_go_i_1/I0}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/busy_reg_n_0 hold_go_i_1/I1}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/hold_go_reg_n_0 hold_go_i_1/I2}, {wb_rst_i hold_go_i_1/I3}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 16'h00C8, 
LOC: SLICE_X61Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

iQ[1]_i_1 - 
nets: {iQ[1]_i_1_n_0 iQ[1]_i_1/O}, {IDEctrl_rst iQ[1]_i_1/I0}, {wb_rst_i iQ[1]_i_1/I1}, {u1/DMA_control/gen_DMAbuf.Rxbuf/drd_ptr[0] iQ[1]_i_1/I2}, {u1/DMA_control/gen_DMAbuf.Rxbuf/drd_ptr[1] iQ[1]_i_1/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'h1001, 
LOC: SLICE_X67Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

iQ[2]_i_1 - 
nets: {iQ[2]_i_1_n_0 iQ[2]_i_1/O}, {u1/DMA_control/gen_DMAbuf.Rxbuf/rd_ptr[0] iQ[2]_i_1/I0}, {IDEctrl_rst iQ[2]_i_1/I1}, {wb_rst_i iQ[2]_i_1/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'h02, 
LOC: SLICE_X64Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

iQ[3]_i_1 - 
nets: {iQ[3]_i_1_n_0 iQ[3]_i_1/O}, {IDEctrl_rst iQ[3]_i_1/I0}, {wb_rst_i iQ[3]_i_1/I1}, {iRxEmpty iQ[3]_i_1/I2}, {DMAsel iQ[3]_i_1/I3}, {wb_we_i iQ[3]_i_1/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hEEEEEFEE, 
LOC: SLICE_X68Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

iQ[3]_i_2 - 
nets: {iQ[3]_i_2_n_0 iQ[3]_i_2/O}, {u1/DMA_control/gen_DMAbuf.Rxbuf/drd_ptr[0] iQ[3]_i_2/I0}, {IDEctrl_rst iQ[3]_i_2/I1}, {wb_rst_i iQ[3]_i_2/I2}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 8'h02, 
LOC: SLICE_X67Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

mem_reg_0_7_0_5_i_1 - 
nets: {D[1] mem_reg_0_7_0_5_i_1/O}, {readDfw[1] mem_reg_0_7_0_5_i_1/I0}, {readDlw[1] mem_reg_0_7_0_5_i_1/I1}, {u1/DMA_control/BeLeC__0 mem_reg_0_7_0_5_i_1/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X71Y38, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

mem_reg_0_7_0_5_i_2 - 
nets: {D[0] mem_reg_0_7_0_5_i_2/O}, {readDfw[0] mem_reg_0_7_0_5_i_2/I0}, {readDlw[0] mem_reg_0_7_0_5_i_2/I1}, {u1/DMA_control/BeLeC__0 mem_reg_0_7_0_5_i_2/I2}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X66Y40, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

mem_reg_0_7_0_5_i_3 - 
nets: {D[3] mem_reg_0_7_0_5_i_3/O}, {readDfw[3] mem_reg_0_7_0_5_i_3/I0}, {readDlw[3] mem_reg_0_7_0_5_i_3/I1}, {u1/DMA_control/BeLeC__0 mem_reg_0_7_0_5_i_3/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X67Y40, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

mem_reg_0_7_0_5_i_4 - 
nets: {D[2] mem_reg_0_7_0_5_i_4/O}, {readDfw[2] mem_reg_0_7_0_5_i_4/I0}, {readDlw[2] mem_reg_0_7_0_5_i_4/I1}, {u1/DMA_control/BeLeC__0 mem_reg_0_7_0_5_i_4/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X71Y37, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

mem_reg_0_7_0_5_i_5 - 
nets: {D[5] mem_reg_0_7_0_5_i_5/O}, {readDfw[5] mem_reg_0_7_0_5_i_5/I0}, {readDlw[5] mem_reg_0_7_0_5_i_5/I1}, {u1/DMA_control/BeLeC__0 mem_reg_0_7_0_5_i_5/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X69Y39, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

mem_reg_0_7_0_5_i_6 - 
nets: {D[4] mem_reg_0_7_0_5_i_6/O}, {readDfw[4] mem_reg_0_7_0_5_i_6/I0}, {readDlw[4] mem_reg_0_7_0_5_i_6/I1}, {u1/DMA_control/BeLeC__0 mem_reg_0_7_0_5_i_6/I2}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X70Y37, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

mem_reg_0_7_12_17_i_1 - 
nets: {D[13] mem_reg_0_7_12_17_i_1/O}, {readDfw[13] mem_reg_0_7_12_17_i_1/I0}, {readDlw[13] mem_reg_0_7_12_17_i_1/I1}, {u1/DMA_control/BeLeC__0 mem_reg_0_7_12_17_i_1/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X67Y35, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

mem_reg_0_7_12_17_i_2 - 
nets: {D[12] mem_reg_0_7_12_17_i_2/O}, {readDfw[12] mem_reg_0_7_12_17_i_2/I0}, {readDlw[12] mem_reg_0_7_12_17_i_2/I1}, {u1/DMA_control/BeLeC__0 mem_reg_0_7_12_17_i_2/I2}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X70Y37, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

mem_reg_0_7_12_17_i_3 - 
nets: {D[15] mem_reg_0_7_12_17_i_3/O}, {readDfw[15] mem_reg_0_7_12_17_i_3/I0}, {readDlw[15] mem_reg_0_7_12_17_i_3/I1}, {u1/DMA_control/BeLeC__0 mem_reg_0_7_12_17_i_3/I2}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X70Y36, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

mem_reg_0_7_12_17_i_4 - 
nets: {D[14] mem_reg_0_7_12_17_i_4/O}, {readDfw[14] mem_reg_0_7_12_17_i_4/I0}, {readDlw[14] mem_reg_0_7_12_17_i_4/I1}, {u1/DMA_control/BeLeC__0 mem_reg_0_7_12_17_i_4/I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X67Y40, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

mem_reg_0_7_12_17_i_5 - 
nets: {D[17] mem_reg_0_7_12_17_i_5/O}, {readDlw[1] mem_reg_0_7_12_17_i_5/I0}, {readDfw[1] mem_reg_0_7_12_17_i_5/I1}, {u1/DMA_control/BeLeC__0 mem_reg_0_7_12_17_i_5/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X71Y38, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

mem_reg_0_7_12_17_i_6 - 
nets: {D[16] mem_reg_0_7_12_17_i_6/O}, {readDlw[0] mem_reg_0_7_12_17_i_6/I0}, {readDfw[0] mem_reg_0_7_12_17_i_6/I1}, {u1/DMA_control/BeLeC__0 mem_reg_0_7_12_17_i_6/I2}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X66Y39, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

mem_reg_0_7_18_23_i_1 - 
nets: {D[19] mem_reg_0_7_18_23_i_1/O}, {readDlw[3] mem_reg_0_7_18_23_i_1/I0}, {readDfw[3] mem_reg_0_7_18_23_i_1/I1}, {u1/DMA_control/BeLeC__0 mem_reg_0_7_18_23_i_1/I2}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X67Y40, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

mem_reg_0_7_18_23_i_2 - 
nets: {D[18] mem_reg_0_7_18_23_i_2/O}, {readDlw[2] mem_reg_0_7_18_23_i_2/I0}, {readDfw[2] mem_reg_0_7_18_23_i_2/I1}, {u1/DMA_control/BeLeC__0 mem_reg_0_7_18_23_i_2/I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X71Y37, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

mem_reg_0_7_18_23_i_3 - 
nets: {D[21] mem_reg_0_7_18_23_i_3/O}, {readDlw[5] mem_reg_0_7_18_23_i_3/I0}, {readDfw[5] mem_reg_0_7_18_23_i_3/I1}, {u1/DMA_control/BeLeC__0 mem_reg_0_7_18_23_i_3/I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X69Y39, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

mem_reg_0_7_18_23_i_4 - 
nets: {D[20] mem_reg_0_7_18_23_i_4/O}, {readDlw[4] mem_reg_0_7_18_23_i_4/I0}, {readDfw[4] mem_reg_0_7_18_23_i_4/I1}, {u1/DMA_control/BeLeC__0 mem_reg_0_7_18_23_i_4/I2}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X70Y37, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

mem_reg_0_7_18_23_i_5 - 
nets: {D[23] mem_reg_0_7_18_23_i_5/O}, {readDlw[7] mem_reg_0_7_18_23_i_5/I0}, {readDfw[7] mem_reg_0_7_18_23_i_5/I1}, {u1/DMA_control/BeLeC__0 mem_reg_0_7_18_23_i_5/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X67Y37, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

mem_reg_0_7_18_23_i_6 - 
nets: {D[22] mem_reg_0_7_18_23_i_6/O}, {readDlw[6] mem_reg_0_7_18_23_i_6/I0}, {readDfw[6] mem_reg_0_7_18_23_i_6/I1}, {u1/DMA_control/BeLeC__0 mem_reg_0_7_18_23_i_6/I2}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X66Y39, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

mem_reg_0_7_24_29_i_1 - 
nets: {D[25] mem_reg_0_7_24_29_i_1/O}, {readDlw[9] mem_reg_0_7_24_29_i_1/I0}, {readDfw[9] mem_reg_0_7_24_29_i_1/I1}, {u1/DMA_control/BeLeC__0 mem_reg_0_7_24_29_i_1/I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X71Y38, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

mem_reg_0_7_24_29_i_2 - 
nets: {D[24] mem_reg_0_7_24_29_i_2/O}, {readDlw[8] mem_reg_0_7_24_29_i_2/I0}, {readDfw[8] mem_reg_0_7_24_29_i_2/I1}, {u1/DMA_control/BeLeC__0 mem_reg_0_7_24_29_i_2/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X67Y35, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

mem_reg_0_7_24_29_i_3 - 
nets: {D[27] mem_reg_0_7_24_29_i_3/O}, {readDlw[11] mem_reg_0_7_24_29_i_3/I0}, {readDfw[11] mem_reg_0_7_24_29_i_3/I1}, {u1/DMA_control/BeLeC__0 mem_reg_0_7_24_29_i_3/I2}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X66Y40, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

mem_reg_0_7_24_29_i_4 - 
nets: {D[26] mem_reg_0_7_24_29_i_4/O}, {readDlw[10] mem_reg_0_7_24_29_i_4/I0}, {readDfw[10] mem_reg_0_7_24_29_i_4/I1}, {u1/DMA_control/BeLeC__0 mem_reg_0_7_24_29_i_4/I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X67Y37, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

mem_reg_0_7_24_29_i_5 - 
nets: {D[29] mem_reg_0_7_24_29_i_5/O}, {readDlw[13] mem_reg_0_7_24_29_i_5/I0}, {readDfw[13] mem_reg_0_7_24_29_i_5/I1}, {u1/DMA_control/BeLeC__0 mem_reg_0_7_24_29_i_5/I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X67Y35, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

mem_reg_0_7_24_29_i_6 - 
nets: {D[28] mem_reg_0_7_24_29_i_6/O}, {readDlw[12] mem_reg_0_7_24_29_i_6/I0}, {readDfw[12] mem_reg_0_7_24_29_i_6/I1}, {u1/DMA_control/BeLeC__0 mem_reg_0_7_24_29_i_6/I2}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X70Y37, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

mem_reg_0_7_30_31_i_1 - 
nets: {D[31] mem_reg_0_7_30_31_i_1/O}, {readDlw[15] mem_reg_0_7_30_31_i_1/I0}, {readDfw[15] mem_reg_0_7_30_31_i_1/I1}, {u1/DMA_control/BeLeC__0 mem_reg_0_7_30_31_i_1/I2}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X70Y36, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

mem_reg_0_7_30_31_i_2 - 
nets: {D[30] mem_reg_0_7_30_31_i_2/O}, {readDlw[14] mem_reg_0_7_30_31_i_2/I0}, {readDfw[14] mem_reg_0_7_30_31_i_2/I1}, {u1/DMA_control/BeLeC__0 mem_reg_0_7_30_31_i_2/I2}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X66Y40, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

mem_reg_0_7_6_11_i_1 - 
nets: {D[7] mem_reg_0_7_6_11_i_1/O}, {readDfw[7] mem_reg_0_7_6_11_i_1/I0}, {readDlw[7] mem_reg_0_7_6_11_i_1/I1}, {u1/DMA_control/BeLeC__0 mem_reg_0_7_6_11_i_1/I2}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X67Y37, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

mem_reg_0_7_6_11_i_2 - 
nets: {D[6] mem_reg_0_7_6_11_i_2/O}, {readDfw[6] mem_reg_0_7_6_11_i_2/I0}, {readDlw[6] mem_reg_0_7_6_11_i_2/I1}, {u1/DMA_control/BeLeC__0 mem_reg_0_7_6_11_i_2/I2}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X66Y39, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

mem_reg_0_7_6_11_i_3 - 
nets: {D[9] mem_reg_0_7_6_11_i_3/O}, {readDfw[9] mem_reg_0_7_6_11_i_3/I0}, {readDlw[9] mem_reg_0_7_6_11_i_3/I1}, {u1/DMA_control/BeLeC__0 mem_reg_0_7_6_11_i_3/I2}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X71Y38, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

mem_reg_0_7_6_11_i_4 - 
nets: {D[8] mem_reg_0_7_6_11_i_4/O}, {readDfw[8] mem_reg_0_7_6_11_i_4/I0}, {readDlw[8] mem_reg_0_7_6_11_i_4/I1}, {u1/DMA_control/BeLeC__0 mem_reg_0_7_6_11_i_4/I2}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X67Y35, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

mem_reg_0_7_6_11_i_5 - 
nets: {D[11] mem_reg_0_7_6_11_i_5/O}, {readDfw[11] mem_reg_0_7_6_11_i_5/I0}, {readDlw[11] mem_reg_0_7_6_11_i_5/I1}, {u1/DMA_control/BeLeC__0 mem_reg_0_7_6_11_i_5/I2}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X66Y40, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

mem_reg_0_7_6_11_i_6 - 
nets: {D[10] mem_reg_0_7_6_11_i_6/O}, {readDfw[10] mem_reg_0_7_6_11_i_6/I0}, {readDlw[10] mem_reg_0_7_6_11_i_6/I1}, {u1/DMA_control/BeLeC__0 mem_reg_0_7_6_11_i_6/I2}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X69Y36, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

msb_i_1 - 
nets: {msb_i_1_n_0 msb_i_1/O}, {IDEctrl_rst msb_i_1/I0}, {wb_rst_i msb_i_1/I1}, {u1/DMA_control/gen_DMAbuf.Rxbuf/drd_ptr[1] msb_i_1/I2}, 
BEL: SLICEL.D5LUT, 
CLASS: cell, 
INIT: 8'hFE, 
LOC: SLICE_X64Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

oe_i_1 - 
nets: {oe_i_1_n_0 oe_i_1/O}, {statemachine.PIOtip_i_2_n_0 oe_i_1/I0}, {u1/PIOoe oe_i_1/I1}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/go13_out oe_i_1/I2}, {u1/PIO_control/dir oe_i_1/I3}, {wb_rst_i oe_i_1/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'h0000A888, 
LOC: SLICE_X66Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

oe_i_2 - 
nets: {u1/PIO_control/dir oe_i_2/O}, {u1/PIO_control/gen_pingpong.ping_we_reg_n_0 oe_i_2/I0}, {u1/PIO_control/gen_pingpong.rpp_reg_n_0 oe_i_2/I1}, {u1/PIO_control/gen_pingpong.pong_we_reg_n_0 oe_i_2/I2}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X70Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

rci_i_1 - 
nets: {u1/PIO_control/PIO_access_control/PIO_timing_controller/t1_cnt/rci rci_i_1/O}, {wb_rst_i rci_i_1/I0}, {rci_i_2_n_0 rci_i_1/I1}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/t1_cnt/rci_reg_n_0 rci_i_1/I2}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/busy_reg_n_0 rci_i_1/I3}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/hold_go_reg_n_0 rci_i_1/I4}, {u1/go rci_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h4055405540554040, 
LOC: SLICE_X61Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

rci_i_1__0 - 
nets: {u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/rci rci_i_1__0/O}, {wb_rst_i rci_i_1__0/I0}, {rci_i_2__0_n_0 rci_i_1__0/I1}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/rci_reg_n_0 rci_i_1__0/I2}, {rci_i_2_n_0 rci_i_1__0/I3}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 16'h4055, 
LOC: SLICE_X63Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

rci_i_1__1 - 
nets: {u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/rci rci_i_1__1/O}, {wb_rst_i rci_i_1__1/I0}, {statemachine.PIOtip_i_2_n_0 rci_i_1__1/I1}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/rci_reg_n_0 rci_i_1__1/I2}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/go15_out rci_i_1__1/I3}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 16'h5540, 
LOC: SLICE_X59Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

rci_i_1__2 - 
nets: {u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/rci rci_i_1__2/O}, {wb_rst_i rci_i_1__2/I0}, {rci_i_2__1_n_0 rci_i_1__2/I1}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/rci_reg_n_0 rci_i_1__2/I2}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/go15_out rci_i_1__2/I3}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 16'h5540, 
LOC: SLICE_X60Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

rci_i_1__3 - 
nets: {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/rci rci_i_1__3/O}, {wb_rst_i rci_i_1__3/I0}, {rci_i_2__2_n_0 rci_i_1__3/I1}, {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/rci_reg_n_0 rci_i_1__3/I2}, {u1/DMA_control/go rci_i_1__3/I3}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 16'h5540, 
LOC: SLICE_X64Y37, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

rci_i_1__4 - 
nets: {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/rci rci_i_1__4/O}, {wb_rst_i rci_i_1__4/I0}, {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/Tddone rci_i_1__4/I1}, {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/rci_reg_n_0 rci_i_1__4/I2}, {rci_i_2__2_n_0 rci_i_1__4/I3}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 16'h1055, 
LOC: SLICE_X64Y28, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

rci_i_1__5 - 
nets: {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/rci rci_i_1__5/O}, {wb_rst_i rci_i_1__5/I0}, {rci_i_2__4_n_0 rci_i_1__5/I1}, {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/rci_reg_n_0 rci_i_1__5/I2}, {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/Tddone rci_i_1__5/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'h5540, 
LOC: SLICE_X63Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

rci_i_2 - 
nets: {rci_i_2_n_0 rci_i_2/O}, {Qi[6] rci_i_2/I0}, {Qi[6]_i_2_n_0 rci_i_2/I1}, {Qi[5] rci_i_2/I2}, {Qi[7] rci_i_2/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'hFFFE, 
LOC: SLICE_X63Y38, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

rci_i_2__0 - 
nets: {rci_i_2__0_n_0 rci_i_2__0/O}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg_n_0_[6] rci_i_2__0/I0}, {Qi[6]_i_2__0_n_0 rci_i_2__0/I1}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg_n_0_[5] rci_i_2__0/I2}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg_n_0_[7] rci_i_2__0/I3}, 
BEL: SLICEM.C5LUT, 
CLASS: cell, 
INIT: 16'hFFFE, 
LOC: SLICE_X62Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

rci_i_2__1 - 
nets: {rci_i_2__1_n_0 rci_i_2__1/O}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/cnt/Qi_reg_n_0_[6] rci_i_2__1/I0}, {Qi[6]_i_2__2_n_0 rci_i_2__1/I1}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/cnt/Qi_reg_n_0_[5] rci_i_2__1/I2}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/cnt/Qi_reg_n_0_[7] rci_i_2__1/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'hFFFE, 
LOC: SLICE_X59Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

rci_i_2__2 - 
nets: {rci_i_2__2_n_0 rci_i_2__2/O}, {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/cnt/Qi_reg_n_0_[6] rci_i_2__2/I0}, {Qi[6]_i_2__3_n_0 rci_i_2__2/I1}, {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/cnt/Qi_reg_n_0_[5] rci_i_2__2/I2}, {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/cnt/Qi_reg_n_0_[7] rci_i_2__2/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'hFFFE, 
LOC: SLICE_X64Y38, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

rci_i_2__3 - 
nets: {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/Tddone rci_i_2__3/O}, {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/cnt/Qi_reg_n_0_[6] rci_i_2__3/I0}, {Qi[6]_i_2__4_n_0 rci_i_2__3/I1}, {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/cnt/Qi_reg_n_0_[5] rci_i_2__3/I2}, {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/cnt/Qi_reg_n_0_[7] rci_i_2__3/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'h0001, 
LOC: SLICE_X64Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

rci_i_2__4 - 
nets: {rci_i_2__4_n_0 rci_i_2__4/O}, {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg_n_0_[6] rci_i_2__4/I0}, {Qi[6]_i_2__5_n_0 rci_i_2__4/I1}, {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg_n_0_[5] rci_i_2__4/I2}, {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg_n_0_[7] rci_i_2__4/I3}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 16'hFFFE, 
LOC: SLICE_X62Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

register_block.CtrlReg[0]_i_1 - 
nets: {p_1_in[0] register_block.CtrlReg[0]_i_1/O}, {wb_dat_i[0] register_block.CtrlReg[0]_i_1/I0}, {wb_rst_i register_block.CtrlReg[0]_i_1/I1}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 4'hE, 
LOC: SLICE_X65Y38, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

register_block.CtrlReg[10]_i_1 - 
nets: {p_1_in[10] register_block.CtrlReg[10]_i_1/O}, {wb_dat_i[10] register_block.CtrlReg[10]_i_1/I0}, {wb_rst_i register_block.CtrlReg[10]_i_1/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X69Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

register_block.CtrlReg[11]_i_1 - 
nets: {p_1_in[11] register_block.CtrlReg[11]_i_1/O}, {wb_dat_i[11] register_block.CtrlReg[11]_i_1/I0}, {wb_rst_i register_block.CtrlReg[11]_i_1/I1}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X70Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

register_block.CtrlReg[12]_i_1 - 
nets: {p_1_in[12] register_block.CtrlReg[12]_i_1/O}, {wb_dat_i[12] register_block.CtrlReg[12]_i_1/I0}, {wb_rst_i register_block.CtrlReg[12]_i_1/I1}, 
BEL: SLICEM.B5LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X70Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

register_block.CtrlReg[13]_i_1 - 
nets: {p_1_in[13] register_block.CtrlReg[13]_i_1/O}, {wb_dat_i[13] register_block.CtrlReg[13]_i_1/I0}, {wb_rst_i register_block.CtrlReg[13]_i_1/I1}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X70Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

register_block.CtrlReg[14]_i_1 - 
nets: {p_1_in[14] register_block.CtrlReg[14]_i_1/O}, {wb_dat_i[14] register_block.CtrlReg[14]_i_1/I0}, {wb_rst_i register_block.CtrlReg[14]_i_1/I1}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X67Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

register_block.CtrlReg[15]_i_1 - 
nets: {p_1_in[15] register_block.CtrlReg[15]_i_1/O}, {wb_dat_i[15] register_block.CtrlReg[15]_i_1/I0}, {wb_rst_i register_block.CtrlReg[15]_i_1/I1}, 
BEL: SLICEL.D5LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X64Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

register_block.CtrlReg[16]_i_1 - 
nets: {p_1_in[16] register_block.CtrlReg[16]_i_1/O}, {wb_dat_i[16] register_block.CtrlReg[16]_i_1/I0}, {wb_rst_i register_block.CtrlReg[16]_i_1/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X64Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

register_block.CtrlReg[17]_i_1 - 
nets: {p_1_in[17] register_block.CtrlReg[17]_i_1/O}, {wb_dat_i[17] register_block.CtrlReg[17]_i_1/I0}, {wb_rst_i register_block.CtrlReg[17]_i_1/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X64Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

register_block.CtrlReg[18]_i_1 - 
nets: {p_1_in[18] register_block.CtrlReg[18]_i_1/O}, {wb_dat_i[18] register_block.CtrlReg[18]_i_1/I0}, {wb_rst_i register_block.CtrlReg[18]_i_1/I1}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X63Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

register_block.CtrlReg[19]_i_1 - 
nets: {p_1_in[19] register_block.CtrlReg[19]_i_1/O}, {wb_dat_i[19] register_block.CtrlReg[19]_i_1/I0}, {wb_rst_i register_block.CtrlReg[19]_i_1/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X63Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

register_block.CtrlReg[1]_i_1 - 
nets: {p_1_in[1] register_block.CtrlReg[1]_i_1/O}, {wb_dat_i[1] register_block.CtrlReg[1]_i_1/I0}, {wb_rst_i register_block.CtrlReg[1]_i_1/I1}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X64Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

register_block.CtrlReg[20]_i_1 - 
nets: {p_1_in[20] register_block.CtrlReg[20]_i_1/O}, {wb_dat_i[20] register_block.CtrlReg[20]_i_1/I0}, {wb_rst_i register_block.CtrlReg[20]_i_1/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X59Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

register_block.CtrlReg[21]_i_1 - 
nets: {p_1_in[21] register_block.CtrlReg[21]_i_1/O}, {wb_dat_i[21] register_block.CtrlReg[21]_i_1/I0}, {wb_rst_i register_block.CtrlReg[21]_i_1/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X64Y37, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

register_block.CtrlReg[22]_i_1 - 
nets: {p_1_in[22] register_block.CtrlReg[22]_i_1/O}, {wb_dat_i[22] register_block.CtrlReg[22]_i_1/I0}, {wb_rst_i register_block.CtrlReg[22]_i_1/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X64Y28, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

register_block.CtrlReg[23]_i_1 - 
nets: {p_1_in[23] register_block.CtrlReg[23]_i_1/O}, {wb_dat_i[23] register_block.CtrlReg[23]_i_1/I0}, {wb_rst_i register_block.CtrlReg[23]_i_1/I1}, 
BEL: SLICEL.D5LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X63Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

register_block.CtrlReg[24]_i_1 - 
nets: {p_1_in[24] register_block.CtrlReg[24]_i_1/O}, {wb_dat_i[24] register_block.CtrlReg[24]_i_1/I0}, {wb_rst_i register_block.CtrlReg[24]_i_1/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X64Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

register_block.CtrlReg[25]_i_1 - 
nets: {p_1_in[25] register_block.CtrlReg[25]_i_1/O}, {wb_dat_i[25] register_block.CtrlReg[25]_i_1/I0}, {wb_rst_i register_block.CtrlReg[25]_i_1/I1}, 
BEL: SLICEM.C5LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X62Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

register_block.CtrlReg[26]_i_1 - 
nets: {p_1_in[26] register_block.CtrlReg[26]_i_1/O}, {wb_dat_i[26] register_block.CtrlReg[26]_i_1/I0}, {wb_rst_i register_block.CtrlReg[26]_i_1/I1}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X62Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

register_block.CtrlReg[27]_i_1 - 
nets: {p_1_in[27] register_block.CtrlReg[27]_i_1/O}, {wb_dat_i[27] register_block.CtrlReg[27]_i_1/I0}, {wb_rst_i register_block.CtrlReg[27]_i_1/I1}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X63Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

register_block.CtrlReg[28]_i_1 - 
nets: {p_1_in[28] register_block.CtrlReg[28]_i_1/O}, {wb_dat_i[28] register_block.CtrlReg[28]_i_1/I0}, {wb_rst_i register_block.CtrlReg[28]_i_1/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X63Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

register_block.CtrlReg[29]_i_1 - 
nets: {p_1_in[29] register_block.CtrlReg[29]_i_1/O}, {wb_dat_i[29] register_block.CtrlReg[29]_i_1/I0}, {wb_rst_i register_block.CtrlReg[29]_i_1/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X67Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

register_block.CtrlReg[2]_i_1 - 
nets: {p_1_in[2] register_block.CtrlReg[2]_i_1/O}, {wb_dat_i[2] register_block.CtrlReg[2]_i_1/I0}, {wb_rst_i register_block.CtrlReg[2]_i_1/I1}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X69Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

register_block.CtrlReg[30]_i_1 - 
nets: {p_1_in[30] register_block.CtrlReg[30]_i_1/O}, {wb_dat_i[30] register_block.CtrlReg[30]_i_1/I0}, {wb_rst_i register_block.CtrlReg[30]_i_1/I1}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X63Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

register_block.CtrlReg[31]_i_1 - 
nets: {register_block.CtrlReg[31]_i_1_n_0 register_block.CtrlReg[31]_i_1/O}, {wb_rst_i register_block.CtrlReg[31]_i_1/I0}, {u0/p_30_in register_block.CtrlReg[31]_i_1/I1}, {wb_adr_i[2] register_block.CtrlReg[31]_i_1/I2}, {wb_adr_i[5] register_block.CtrlReg[31]_i_1/I3}, {wb_adr_i[4] register_block.CtrlReg[31]_i_1/I4}, {wb_adr_i[3] register_block.CtrlReg[31]_i_1/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAAAAAAAAAAAAAAAE, 
LOC: SLICE_X67Y38, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

register_block.CtrlReg[31]_i_2 - 
nets: {p_1_in[31] register_block.CtrlReg[31]_i_2/O}, {wb_dat_i[31] register_block.CtrlReg[31]_i_2/I0}, {wb_rst_i register_block.CtrlReg[31]_i_2/I1}, 
BEL: SLICEM.B5LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X66Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

register_block.CtrlReg[31]_i_3 - 
nets: {register_block.CtrlReg[31]_i_3_n_0 register_block.CtrlReg[31]_i_3/O}, {arst_i register_block.CtrlReg[31]_i_3/I0}, 
BEL: SLICEM.C5LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X62Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

register_block.CtrlReg[3]_i_1 - 
nets: {p_1_in[3] register_block.CtrlReg[3]_i_1/O}, {wb_dat_i[3] register_block.CtrlReg[3]_i_1/I0}, {wb_rst_i register_block.CtrlReg[3]_i_1/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X64Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

register_block.CtrlReg[4]_i_1 - 
nets: {p_1_in[4] register_block.CtrlReg[4]_i_1/O}, {wb_dat_i[4] register_block.CtrlReg[4]_i_1/I0}, {wb_rst_i register_block.CtrlReg[4]_i_1/I1}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X69Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

register_block.CtrlReg[5]_i_1 - 
nets: {p_1_in[5] register_block.CtrlReg[5]_i_1/O}, {wb_dat_i[5] register_block.CtrlReg[5]_i_1/I0}, {wb_rst_i register_block.CtrlReg[5]_i_1/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X69Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

register_block.CtrlReg[6]_i_1 - 
nets: {p_1_in[6] register_block.CtrlReg[6]_i_1/O}, {wb_dat_i[6] register_block.CtrlReg[6]_i_1/I0}, {wb_rst_i register_block.CtrlReg[6]_i_1/I1}, 
BEL: SLICEM.C5LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X70Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

register_block.CtrlReg[7]_i_1 - 
nets: {p_1_in[7] register_block.CtrlReg[7]_i_1/O}, {wb_dat_i[7] register_block.CtrlReg[7]_i_1/I0}, {wb_rst_i register_block.CtrlReg[7]_i_1/I1}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X64Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

register_block.CtrlReg[8]_i_1 - 
nets: {p_1_in[8] register_block.CtrlReg[8]_i_1/O}, {wb_dat_i[8] register_block.CtrlReg[8]_i_1/I0}, {wb_rst_i register_block.CtrlReg[8]_i_1/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X69Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

register_block.CtrlReg[9]_i_1 - 
nets: {p_1_in[9] register_block.CtrlReg[9]_i_1/O}, {wb_dat_i[9] register_block.CtrlReg[9]_i_1/I0}, {wb_rst_i register_block.CtrlReg[9]_i_1/I1}, 
BEL: SLICEL.D5LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X69Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

register_block.DMA_dev0_Tm[7]_i_1 - 
nets: {register_block.DMA_dev0_Tm[7]_i_1_n_0 register_block.DMA_dev0_Tm[7]_i_1/O}, {wb_rst_i register_block.DMA_dev0_Tm[7]_i_1/I0}, {wb_adr_i[2] register_block.DMA_dev0_Tm[7]_i_1/I1}, {u0/p_30_in register_block.DMA_dev0_Tm[7]_i_1/I2}, {wb_adr_i[5] register_block.DMA_dev0_Tm[7]_i_1/I3}, {wb_adr_i[4] register_block.DMA_dev0_Tm[7]_i_1/I4}, {wb_adr_i[3] register_block.DMA_dev0_Tm[7]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAAAAAAAAAAEAAAAA, 
LOC: SLICE_X69Y35, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

register_block.DMA_dev1_Tm[7]_i_1 - 
nets: {register_block.DMA_dev1_Tm[7]_i_1_n_0 register_block.DMA_dev1_Tm[7]_i_1/O}, {wb_rst_i register_block.DMA_dev1_Tm[7]_i_1/I0}, {wb_adr_i[5] register_block.DMA_dev1_Tm[7]_i_1/I1}, {wb_adr_i[4] register_block.DMA_dev1_Tm[7]_i_1/I2}, {u0/p_30_in register_block.DMA_dev1_Tm[7]_i_1/I3}, {wb_adr_i[2] register_block.DMA_dev1_Tm[7]_i_1/I4}, {wb_adr_i[3] register_block.DMA_dev1_Tm[7]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAAAABAAAAAAAAAAA, 
LOC: SLICE_X69Y37, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

register_block.PIO_cmdport_T1[0]_i_1 - 
nets: {PIO_dport1_T1[0] register_block.PIO_cmdport_T1[0]_i_1/O}, {wb_dat_i[0] register_block.PIO_cmdport_T1[0]_i_1/I0}, {wb_rst_i register_block.PIO_cmdport_T1[0]_i_1/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X65Y38, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

register_block.PIO_cmdport_T1[1]_i_1 - 
nets: {PIO_dport1_T1[1] register_block.PIO_cmdport_T1[1]_i_1/O}, {wb_dat_i[1] register_block.PIO_cmdport_T1[1]_i_1/I0}, {wb_rst_i register_block.PIO_cmdport_T1[1]_i_1/I1}, 
BEL: SLICEM.D5LUT, 
CLASS: cell, 
INIT: 4'hE, 
LOC: SLICE_X60Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

register_block.PIO_cmdport_T1[2]_i_1 - 
nets: {PIO_dport1_T1[2] register_block.PIO_cmdport_T1[2]_i_1/O}, {wb_dat_i[2] register_block.PIO_cmdport_T1[2]_i_1/I0}, {wb_rst_i register_block.PIO_cmdport_T1[2]_i_1/I1}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 4'hE, 
LOC: SLICE_X70Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

register_block.PIO_cmdport_T1[7]_i_1 - 
nets: {register_block.PIO_cmdport_T1[7]_i_1_n_0 register_block.PIO_cmdport_T1[7]_i_1/O}, {wb_rst_i register_block.PIO_cmdport_T1[7]_i_1/I0}, {u0/p_30_in register_block.PIO_cmdport_T1[7]_i_1/I1}, {wb_adr_i[2] register_block.PIO_cmdport_T1[7]_i_1/I2}, {wb_adr_i[5] register_block.PIO_cmdport_T1[7]_i_1/I3}, {wb_adr_i[4] register_block.PIO_cmdport_T1[7]_i_1/I4}, {wb_adr_i[3] register_block.PIO_cmdport_T1[7]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAAAAAAAEAAAAAAAA, 
LOC: SLICE_X69Y35, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

register_block.PIO_cmdport_T2[2]_i_1 - 
nets: {PIO_dport1_T2[2] register_block.PIO_cmdport_T2[2]_i_1/O}, {wb_dat_i[10] register_block.PIO_cmdport_T2[2]_i_1/I0}, {wb_rst_i register_block.PIO_cmdport_T2[2]_i_1/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'hE, 
LOC: SLICE_X71Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

register_block.PIO_cmdport_T2[3]_i_1 - 
nets: {PIO_dport1_T2[3] register_block.PIO_cmdport_T2[3]_i_1/O}, {wb_dat_i[11] register_block.PIO_cmdport_T2[3]_i_1/I0}, {wb_rst_i register_block.PIO_cmdport_T2[3]_i_1/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'hE, 
LOC: SLICE_X71Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

register_block.PIO_cmdport_T2[4]_i_1 - 
nets: {PIO_dport1_T2[4] register_block.PIO_cmdport_T2[4]_i_1/O}, {wb_dat_i[12] register_block.PIO_cmdport_T2[4]_i_1/I0}, {wb_rst_i register_block.PIO_cmdport_T2[4]_i_1/I1}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 4'hE, 
LOC: SLICE_X67Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

register_block.PIO_cmdport_T4[1]_i_1 - 
nets: {PIO_dport1_T4[1] register_block.PIO_cmdport_T4[1]_i_1/O}, {wb_dat_i[17] register_block.PIO_cmdport_T4[1]_i_1/I0}, {wb_rst_i register_block.PIO_cmdport_T4[1]_i_1/I1}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 4'hE, 
LOC: SLICE_X64Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

register_block.PIO_cmdport_Teoc[0]_i_1 - 
nets: {PIO_dport1_Teoc0_in[0] register_block.PIO_cmdport_Teoc[0]_i_1/O}, {wb_dat_i[24] register_block.PIO_cmdport_Teoc[0]_i_1/I0}, {wb_rst_i register_block.PIO_cmdport_Teoc[0]_i_1/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'hE, 
LOC: SLICE_X64Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

register_block.PIO_cmdport_Teoc[1]_i_1 - 
nets: {PIO_dport1_Teoc0_in[1] register_block.PIO_cmdport_Teoc[1]_i_1/O}, {wb_dat_i[25] register_block.PIO_cmdport_Teoc[1]_i_1/I0}, {wb_rst_i register_block.PIO_cmdport_Teoc[1]_i_1/I1}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 4'hE, 
LOC: SLICE_X62Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

register_block.PIO_cmdport_Teoc[2]_i_1 - 
nets: {PIO_dport1_Teoc0_in[2] register_block.PIO_cmdport_Teoc[2]_i_1/O}, {wb_dat_i[26] register_block.PIO_cmdport_Teoc[2]_i_1/I0}, {wb_rst_i register_block.PIO_cmdport_Teoc[2]_i_1/I1}, 
BEL: SLICEM.B5LUT, 
CLASS: cell, 
INIT: 4'hE, 
LOC: SLICE_X62Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

register_block.PIO_cmdport_Teoc[4]_i_1 - 
nets: {PIO_dport1_Teoc0_in[4] register_block.PIO_cmdport_Teoc[4]_i_1/O}, {wb_dat_i[28] register_block.PIO_cmdport_Teoc[4]_i_1/I0}, {wb_rst_i register_block.PIO_cmdport_Teoc[4]_i_1/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'hE, 
LOC: SLICE_X63Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

register_block.PIO_dport0_T1[7]_i_1 - 
nets: {register_block.PIO_dport0_T1[7]_i_1_n_0 register_block.PIO_dport0_T1[7]_i_1/O}, {wb_rst_i register_block.PIO_dport0_T1[7]_i_1/I0}, {wb_adr_i[2] register_block.PIO_dport0_T1[7]_i_1/I1}, {u0/p_30_in register_block.PIO_dport0_T1[7]_i_1/I2}, {wb_adr_i[5] register_block.PIO_dport0_T1[7]_i_1/I3}, {wb_adr_i[4] register_block.PIO_dport0_T1[7]_i_1/I4}, {wb_adr_i[3] register_block.PIO_dport0_T1[7]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAAAAAAEAAAAAAAAA, 
LOC: SLICE_X71Y37, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

register_block.PIO_dport1_T1[7]_i_1 - 
nets: {register_block.PIO_dport1_T1[7]_i_1_n_0 register_block.PIO_dport1_T1[7]_i_1/O}, {wb_rst_i register_block.PIO_dport1_T1[7]_i_1/I0}, {u0/p_30_in register_block.PIO_dport1_T1[7]_i_1/I1}, {wb_adr_i[2] register_block.PIO_dport1_T1[7]_i_1/I2}, {wb_adr_i[5] register_block.PIO_dport1_T1[7]_i_1/I3}, {wb_adr_i[4] register_block.PIO_dport1_T1[7]_i_1/I4}, {wb_adr_i[3] register_block.PIO_dport1_T1[7]_i_1/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAAAAAAAAAAAEAAAA, 
LOC: SLICE_X69Y35, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

register_block.gen_stat_reg.dirq_i_1 - 
nets: {register_block.gen_stat_reg.dirq_i_1_n_0 register_block.gen_stat_reg.dirq_i_1/O}, {irq register_block.gen_stat_reg.dirq_i_1/I0}, {wb_rst_i register_block.gen_stat_reg.dirq_i_1/I1}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X68Y38, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

register_block.gen_stat_reg.int_i_1 - 
nets: {register_block.gen_stat_reg.int_i_1_n_0 register_block.gen_stat_reg.int_i_1/O}, {wb_adr_i[2] register_block.gen_stat_reg.int_i_1/I0}, {register_block.gen_stat_reg.int_i_3_n_0 register_block.gen_stat_reg.int_i_1/I1}, {u0/p_30_in register_block.gen_stat_reg.int_i_1/I2}, {wb_dat_i[0] register_block.gen_stat_reg.int_i_1/I3}, {register_block.gen_stat_reg.int_i_5_n_0 register_block.gen_stat_reg.int_i_1/I4}, {wb_rst_i register_block.gen_stat_reg.int_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h00000000FF7F0000, 
LOC: SLICE_X68Y38, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

register_block.gen_stat_reg.int_i_2 - 
nets: {register_block.gen_stat_reg.int_i_2_n_0 register_block.gen_stat_reg.int_i_2/O}, {arst_i register_block.gen_stat_reg.int_i_2/I0}, 
BEL: SLICEM.D5LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X62Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

register_block.gen_stat_reg.int_i_3 - 
nets: {register_block.gen_stat_reg.int_i_3_n_0 register_block.gen_stat_reg.int_i_3/O}, {wb_adr_i[5] register_block.gen_stat_reg.int_i_3/I0}, {wb_adr_i[4] register_block.gen_stat_reg.int_i_3/I1}, {wb_adr_i[3] register_block.gen_stat_reg.int_i_3/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'h01, 
LOC: SLICE_X68Y39, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

register_block.gen_stat_reg.int_i_4 - 
nets: {u0/p_30_in register_block.gen_stat_reg.int_i_4/O}, {u0/CONsel__1 register_block.gen_stat_reg.int_i_4/I0}, {wb_we_i register_block.gen_stat_reg.int_i_4/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X71Y35, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

register_block.gen_stat_reg.int_i_5 - 
nets: {register_block.gen_stat_reg.int_i_5_n_0 register_block.gen_stat_reg.int_i_5/O}, {wb_inta_o register_block.gen_stat_reg.int_i_5/I0}, {u0/register_block.gen_stat_reg.dirq_reg_n_0 register_block.gen_stat_reg.int_i_5/I1}, {irq register_block.gen_stat_reg.int_i_5/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hBA, 
LOC: SLICE_X68Y38, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

statemachine.DMAgo_i_1 - 
nets: {statemachine.DMAgo_i_1_n_0 statemachine.DMAgo_i_1/O}, {u1/statemachine.c_state_reg_n_0_[1] statemachine.DMAgo_i_1/I0}, {u1/statemachine.c_state_reg_n_0_[0] statemachine.DMAgo_i_1/I1}, {DMActrl_DMAen statemachine.DMAgo_i_1/I2}, {DMA_dmarq statemachine.DMAgo_i_1/I3}, {u1/nxt_state0__1 statemachine.DMAgo_i_1/I4}, {wb_rst_i statemachine.DMAgo_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h0000000010000000, 
LOC: SLICE_X69Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

statemachine.DMAgo_i_2 - 
nets: {u1/nxt_state0__1 statemachine.DMAgo_i_2/O}, {DMATxFull statemachine.DMAgo_i_2/I0}, {DMActrl_dir statemachine.DMAgo_i_2/I1}, {statemachine.DMAgo_i_3_n_0 statemachine.DMAgo_i_2/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X67Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

statemachine.DMAgo_i_3 - 
nets: {statemachine.DMAgo_i_3_n_0 statemachine.DMAgo_i_3/O}, {u1/DMA_control/gen_DMAbuf.Rxbuf/wr_ptr[0] statemachine.DMAgo_i_3/I0}, {u1/DMA_control/gen_DMAbuf.Rxbuf/drd_ptr[0] statemachine.DMAgo_i_3/I1}, {drd_ptr[2] statemachine.DMAgo_i_3/I2}, {u1/DMA_control/gen_DMAbuf.Rxbuf/wr_ptr[2] statemachine.DMAgo_i_3/I3}, {u1/DMA_control/gen_DMAbuf.Rxbuf/drd_ptr[1] statemachine.DMAgo_i_3/I4}, {u1/DMA_control/gen_DMAbuf.Rxbuf/wr_ptr[1] statemachine.DMAgo_i_3/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h6FF6FFFFFFFF6FF6, 
LOC: SLICE_X67Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

statemachine.DMAtip_i_1 - 
nets: {statemachine.DMAtip_i_1_n_0 statemachine.DMAtip_i_1/O}, {DMAtip statemachine.DMAtip_i_1/I0}, {DMActrl_dir statemachine.DMAtip_i_1/I1}, {DMA_dmarq statemachine.DMAtip_i_1/I2}, {statemachine.DMAtip_i_2_n_0 statemachine.DMAtip_i_1/I3}, {u1/iDMAgo__0 statemachine.DMAtip_i_1/I4}, {wb_rst_i statemachine.DMAtip_i_1/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'h00000000FFFF20AA, 
LOC: SLICE_X66Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

statemachine.DMAtip_i_2 - 
nets: {statemachine.DMAtip_i_2_n_0 statemachine.DMAtip_i_2/O}, {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg_n_0_[7] statemachine.DMAtip_i_2/I0}, {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg_n_0_[5] statemachine.DMAtip_i_2/I1}, {Qi[6]_i_2__5_n_0 statemachine.DMAtip_i_2/I2}, {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg_n_0_[6] statemachine.DMAtip_i_2/I3}, {u1/DMA_control/Tfw statemachine.DMAtip_i_2/I4}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 32'h00000001, 
LOC: SLICE_X62Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

statemachine.DMAtip_i_3 - 
nets: {u1/iDMAgo__0 statemachine.DMAtip_i_3/O}, {u1/nxt_state0__1 statemachine.DMAtip_i_3/I0}, {DMA_dmarq statemachine.DMAtip_i_3/I1}, {DMActrl_DMAen statemachine.DMAtip_i_3/I2}, {u1/statemachine.c_state_reg_n_0_[0] statemachine.DMAtip_i_3/I3}, {u1/statemachine.c_state_reg_n_0_[1] statemachine.DMAtip_i_3/I4}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 32'h00000080, 
LOC: SLICE_X69Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

statemachine.PIOgo_i_1 - 
nets: {statemachine.PIOgo_i_1_n_0 statemachine.PIOgo_i_1/O}, {u1/statemachine.c_state_reg_n_0_[1] statemachine.PIOgo_i_1/I0}, {u1/statemachine.c_state_reg_n_0_[0] statemachine.PIOgo_i_1/I1}, {u1/PIOreq statemachine.PIOgo_i_1/I2}, {DMActrl_DMAen statemachine.PIOgo_i_1/I3}, {DMA_dmarq statemachine.PIOgo_i_1/I4}, {wb_rst_i statemachine.PIOgo_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h0000000000101010, 
LOC: SLICE_X68Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

statemachine.PIOgo_i_2 - 
nets: {u1/PIOreq statemachine.PIOgo_i_2/O}, {statemachine.PIOtip_i_2_n_0 statemachine.PIOgo_i_2/I0}, {u1/PIO_control/pong_valid statemachine.PIOgo_i_2/I1}, {u1/PIO_control/gen_pingpong.rpp_reg_n_0 statemachine.PIOgo_i_2/I2}, {u1/PIO_control/ping_valid statemachine.PIOgo_i_2/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'hA808, 
LOC: SLICE_X68Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

statemachine.PIOtip_i_1 - 
nets: {statemachine.PIOtip_i_1_n_0 statemachine.PIOtip_i_1/O}, {statemachine.PIOtip_i_2_n_0 statemachine.PIOtip_i_1/I0}, {PIOtip statemachine.PIOtip_i_1/I1}, {statemachine.PIOtip_i_3_n_0 statemachine.PIOtip_i_1/I2}, {u1/statemachine.c_state_reg_n_0_[0] statemachine.PIOtip_i_1/I3}, {u1/statemachine.c_state_reg_n_0_[1] statemachine.PIOtip_i_1/I4}, {wb_rst_i statemachine.PIOtip_i_1/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h00000000888888F8, 
LOC: SLICE_X69Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

statemachine.PIOtip_i_2 - 
nets: {statemachine.PIOtip_i_2_n_0 statemachine.PIOtip_i_2/O}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/cnt/Qi_reg_n_0_[6] statemachine.PIOtip_i_2/I0}, {Qi[6]_i_2__1_n_0 statemachine.PIOtip_i_2/I1}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/cnt/Qi_reg_n_0_[5] statemachine.PIOtip_i_2/I2}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/cnt/Qi_reg_n_0_[7] statemachine.PIOtip_i_2/I3}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 16'hFFFE, 
LOC: SLICE_X58Y35, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

statemachine.PIOtip_i_3 - 
nets: {statemachine.PIOtip_i_3_n_0 statemachine.PIOtip_i_3/O}, {u1/PIO_control/ping_valid statemachine.PIOtip_i_3/I0}, {u1/PIO_control/gen_pingpong.rpp_reg_n_0 statemachine.PIOtip_i_3/I1}, {u1/PIO_control/pong_valid statemachine.PIOtip_i_3/I2}, {statemachine.PIOtip_i_2_n_0 statemachine.PIOtip_i_3/I3}, {DMActrl_DMAen statemachine.PIOtip_i_3/I4}, {DMA_dmarq statemachine.PIOtip_i_3/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h0000B800B800B800, 
LOC: SLICE_X67Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

statemachine.c_state[1]_i_2 - 
nets: {u1/nxt_state111_out statemachine.c_state[1]_i_2/O}, {DMA_dmarq statemachine.c_state[1]_i_2/I0}, {DMActrl_DMAen statemachine.c_state[1]_i_2/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X69Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

statemachine.c_state[1]_i_3 - 
nets: {statemachine.c_state[1]_i_3_n_0 statemachine.c_state[1]_i_3/O}, {u1/statemachine.c_state_reg_n_0_[0] statemachine.c_state[1]_i_3/I0}, {statemachine.c_state[1]_i_4_n_0 statemachine.c_state[1]_i_3/I1}, {statemachine.PIOtip_i_2_n_0 statemachine.c_state[1]_i_3/I2}, {u1/nxt_state111_out statemachine.c_state[1]_i_3/I3}, {u1/nxt_state0__1 statemachine.c_state[1]_i_3/I4}, {u1/statemachine.c_state_reg_n_0_[1] statemachine.c_state[1]_i_3/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAAAAAAAA5F4A0A4A, 
LOC: SLICE_X69Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

statemachine.c_state[1]_i_4 - 
nets: {statemachine.c_state[1]_i_4_n_0 statemachine.c_state[1]_i_4/O}, {u1/PIO_control/ping_valid statemachine.c_state[1]_i_4/I0}, {u1/PIO_control/gen_pingpong.rpp_reg_n_0 statemachine.c_state[1]_i_4/I1}, {u1/PIO_control/pong_valid statemachine.c_state[1]_i_4/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X69Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

u0/gen_bc_dec.store_pp_full_reg - 
nets: {u0/store_pp_full u0/gen_bc_dec.store_pp_full_reg/Q}, {wb_clk_i u0/gen_bc_dec.store_pp_full_reg/C}, {<const1> u0/gen_bc_dec.store_pp_full_reg/CE}, {gen_bc_dec.store_pp_full_i_1_n_0 u0/gen_bc_dec.store_pp_full_reg/D}, {<const0> u0/gen_bc_dec.store_pp_full_reg/R}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X70Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u0/register_block.CtrlReg_reg[0] - 
nets: {IDEctrl_rst u0/register_block.CtrlReg_reg[0]/Q}, {wb_clk_i u0/register_block.CtrlReg_reg[0]/C}, {register_block.CtrlReg[31]_i_1_n_0 u0/register_block.CtrlReg_reg[0]/CE}, {p_1_in[0] u0/register_block.CtrlReg_reg[0]/D}, {register_block.gen_stat_reg.int_i_2_n_0 u0/register_block.CtrlReg_reg[0]/PRE}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X63Y38, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDPE, 
REF_NAME: FDPE, 

u0/register_block.CtrlReg_reg[10] - 
nets: {u0/register_block.CtrlReg_reg_n_0_[10] u0/register_block.CtrlReg_reg[10]/Q}, {wb_clk_i u0/register_block.CtrlReg_reg[10]/C}, {register_block.CtrlReg[31]_i_1_n_0 u0/register_block.CtrlReg_reg[10]/CE}, {register_block.CtrlReg[31]_i_3_n_0 u0/register_block.CtrlReg_reg[10]/CLR}, {p_1_in[10] u0/register_block.CtrlReg_reg[10]/D}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X70Y28, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u0/register_block.CtrlReg_reg[11] - 
nets: {u0/register_block.CtrlReg_reg_n_0_[11] u0/register_block.CtrlReg_reg[11]/Q}, {wb_clk_i u0/register_block.CtrlReg_reg[11]/C}, {register_block.CtrlReg[31]_i_1_n_0 u0/register_block.CtrlReg_reg[11]/CE}, {register_block.CtrlReg[31]_i_3_n_0 u0/register_block.CtrlReg_reg[11]/CLR}, {p_1_in[11] u0/register_block.CtrlReg_reg[11]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X69Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u0/register_block.CtrlReg_reg[12] - 
nets: {u0/register_block.CtrlReg_reg_n_0_[12] u0/register_block.CtrlReg_reg[12]/Q}, {wb_clk_i u0/register_block.CtrlReg_reg[12]/C}, {register_block.CtrlReg[31]_i_1_n_0 u0/register_block.CtrlReg_reg[12]/CE}, {register_block.CtrlReg[31]_i_3_n_0 u0/register_block.CtrlReg_reg[12]/CLR}, {p_1_in[12] u0/register_block.CtrlReg_reg[12]/D}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X70Y28, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u0/register_block.CtrlReg_reg[13] - 
nets: {DMActrl_dir u0/register_block.CtrlReg_reg[13]/Q}, {wb_clk_i u0/register_block.CtrlReg_reg[13]/C}, {register_block.CtrlReg[31]_i_1_n_0 u0/register_block.CtrlReg_reg[13]/CE}, {register_block.gen_stat_reg.int_i_2_n_0 u0/register_block.CtrlReg_reg[13]/CLR}, {p_1_in[13] u0/register_block.CtrlReg_reg[13]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y27, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u0/register_block.CtrlReg_reg[14] - 
nets: {u0/register_block.CtrlReg_reg_n_0_[14] u0/register_block.CtrlReg_reg[14]/Q}, {wb_clk_i u0/register_block.CtrlReg_reg[14]/C}, {register_block.CtrlReg[31]_i_1_n_0 u0/register_block.CtrlReg_reg[14]/CE}, {register_block.CtrlReg[31]_i_3_n_0 u0/register_block.CtrlReg_reg[14]/CLR}, {p_1_in[14] u0/register_block.CtrlReg_reg[14]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X65Y28, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u0/register_block.CtrlReg_reg[15] - 
nets: {DMActrl_DMAen u0/register_block.CtrlReg_reg[15]/Q}, {wb_clk_i u0/register_block.CtrlReg_reg[15]/C}, {register_block.CtrlReg[31]_i_1_n_0 u0/register_block.CtrlReg_reg[15]/CE}, {register_block.gen_stat_reg.int_i_2_n_0 u0/register_block.CtrlReg_reg[15]/CLR}, {p_1_in[15] u0/register_block.CtrlReg_reg[15]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y27, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u0/register_block.CtrlReg_reg[16] - 
nets: {u0/register_block.CtrlReg_reg_n_0_[16] u0/register_block.CtrlReg_reg[16]/Q}, {wb_clk_i u0/register_block.CtrlReg_reg[16]/C}, {register_block.CtrlReg[31]_i_1_n_0 u0/register_block.CtrlReg_reg[16]/CE}, {register_block.gen_stat_reg.int_i_2_n_0 u0/register_block.CtrlReg_reg[16]/CLR}, {p_1_in[16] u0/register_block.CtrlReg_reg[16]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y36, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u0/register_block.CtrlReg_reg[17] - 
nets: {u0/register_block.CtrlReg_reg_n_0_[17] u0/register_block.CtrlReg_reg[17]/Q}, {wb_clk_i u0/register_block.CtrlReg_reg[17]/C}, {register_block.CtrlReg[31]_i_1_n_0 u0/register_block.CtrlReg_reg[17]/CE}, {register_block.gen_stat_reg.int_i_2_n_0 u0/register_block.CtrlReg_reg[17]/CLR}, {p_1_in[17] u0/register_block.CtrlReg_reg[17]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y36, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u0/register_block.CtrlReg_reg[18] - 
nets: {u0/register_block.CtrlReg_reg_n_0_[18] u0/register_block.CtrlReg_reg[18]/Q}, {wb_clk_i u0/register_block.CtrlReg_reg[18]/C}, {register_block.CtrlReg[31]_i_1_n_0 u0/register_block.CtrlReg_reg[18]/CE}, {register_block.gen_stat_reg.int_i_2_n_0 u0/register_block.CtrlReg_reg[18]/CLR}, {p_1_in[18] u0/register_block.CtrlReg_reg[18]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X59Y38, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u0/register_block.CtrlReg_reg[19] - 
nets: {u0/register_block.CtrlReg_reg_n_0_[19] u0/register_block.CtrlReg_reg[19]/Q}, {wb_clk_i u0/register_block.CtrlReg_reg[19]/C}, {register_block.CtrlReg[31]_i_1_n_0 u0/register_block.CtrlReg_reg[19]/CE}, {register_block.gen_stat_reg.int_i_2_n_0 u0/register_block.CtrlReg_reg[19]/CLR}, {p_1_in[19] u0/register_block.CtrlReg_reg[19]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y36, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u0/register_block.CtrlReg_reg[1] - 
nets: {PIO_cmdport_IORDYen u0/register_block.CtrlReg_reg[1]/Q}, {wb_clk_i u0/register_block.CtrlReg_reg[1]/C}, {register_block.CtrlReg[31]_i_1_n_0 u0/register_block.CtrlReg_reg[1]/CE}, {register_block.gen_stat_reg.int_i_2_n_0 u0/register_block.CtrlReg_reg[1]/CLR}, {p_1_in[1] u0/register_block.CtrlReg_reg[1]/D}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y36, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u0/register_block.CtrlReg_reg[20] - 
nets: {u0/register_block.CtrlReg_reg_n_0_[20] u0/register_block.CtrlReg_reg[20]/Q}, {wb_clk_i u0/register_block.CtrlReg_reg[20]/C}, {register_block.CtrlReg[31]_i_1_n_0 u0/register_block.CtrlReg_reg[20]/CE}, {register_block.gen_stat_reg.int_i_2_n_0 u0/register_block.CtrlReg_reg[20]/CLR}, {p_1_in[20] u0/register_block.CtrlReg_reg[20]/D}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X58Y37, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u0/register_block.CtrlReg_reg[21] - 
nets: {u0/register_block.CtrlReg_reg_n_0_[21] u0/register_block.CtrlReg_reg[21]/Q}, {wb_clk_i u0/register_block.CtrlReg_reg[21]/C}, {register_block.CtrlReg[31]_i_1_n_0 u0/register_block.CtrlReg_reg[21]/CE}, {register_block.gen_stat_reg.int_i_2_n_0 u0/register_block.CtrlReg_reg[21]/CLR}, {p_1_in[21] u0/register_block.CtrlReg_reg[21]/D}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X58Y37, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u0/register_block.CtrlReg_reg[22] - 
nets: {u0/register_block.CtrlReg_reg_n_0_[22] u0/register_block.CtrlReg_reg[22]/Q}, {wb_clk_i u0/register_block.CtrlReg_reg[22]/C}, {register_block.CtrlReg[31]_i_1_n_0 u0/register_block.CtrlReg_reg[22]/CE}, {register_block.gen_stat_reg.int_i_2_n_0 u0/register_block.CtrlReg_reg[22]/CLR}, {p_1_in[22] u0/register_block.CtrlReg_reg[22]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X57Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u0/register_block.CtrlReg_reg[23] - 
nets: {u0/register_block.CtrlReg_reg_n_0_[23] u0/register_block.CtrlReg_reg[23]/Q}, {wb_clk_i u0/register_block.CtrlReg_reg[23]/C}, {register_block.CtrlReg[31]_i_1_n_0 u0/register_block.CtrlReg_reg[23]/CE}, {register_block.gen_stat_reg.int_i_2_n_0 u0/register_block.CtrlReg_reg[23]/CLR}, {p_1_in[23] u0/register_block.CtrlReg_reg[23]/D}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y36, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u0/register_block.CtrlReg_reg[24] - 
nets: {u0/register_block.CtrlReg_reg_n_0_[24] u0/register_block.CtrlReg_reg[24]/Q}, {wb_clk_i u0/register_block.CtrlReg_reg[24]/C}, {register_block.CtrlReg[31]_i_1_n_0 u0/register_block.CtrlReg_reg[24]/CE}, {register_block.CtrlReg[31]_i_3_n_0 u0/register_block.CtrlReg_reg[24]/CLR}, {p_1_in[24] u0/register_block.CtrlReg_reg[24]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X61Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u0/register_block.CtrlReg_reg[25] - 
nets: {u0/register_block.CtrlReg_reg_n_0_[25] u0/register_block.CtrlReg_reg[25]/Q}, {wb_clk_i u0/register_block.CtrlReg_reg[25]/C}, {register_block.CtrlReg[31]_i_1_n_0 u0/register_block.CtrlReg_reg[25]/CE}, {register_block.CtrlReg[31]_i_3_n_0 u0/register_block.CtrlReg_reg[25]/CLR}, {p_1_in[25] u0/register_block.CtrlReg_reg[25]/D}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X60Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u0/register_block.CtrlReg_reg[26] - 
nets: {u0/register_block.CtrlReg_reg_n_0_[26] u0/register_block.CtrlReg_reg[26]/Q}, {wb_clk_i u0/register_block.CtrlReg_reg[26]/C}, {register_block.CtrlReg[31]_i_1_n_0 u0/register_block.CtrlReg_reg[26]/CE}, {register_block.CtrlReg[31]_i_3_n_0 u0/register_block.CtrlReg_reg[26]/CLR}, {p_1_in[26] u0/register_block.CtrlReg_reg[26]/D}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X60Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u0/register_block.CtrlReg_reg[27] - 
nets: {u0/register_block.CtrlReg_reg_n_0_[27] u0/register_block.CtrlReg_reg[27]/Q}, {wb_clk_i u0/register_block.CtrlReg_reg[27]/C}, {register_block.CtrlReg[31]_i_1_n_0 u0/register_block.CtrlReg_reg[27]/CE}, {register_block.CtrlReg[31]_i_3_n_0 u0/register_block.CtrlReg_reg[27]/CLR}, {p_1_in[27] u0/register_block.CtrlReg_reg[27]/D}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X62Y27, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u0/register_block.CtrlReg_reg[28] - 
nets: {u0/register_block.CtrlReg_reg_n_0_[28] u0/register_block.CtrlReg_reg[28]/Q}, {wb_clk_i u0/register_block.CtrlReg_reg[28]/C}, {register_block.CtrlReg[31]_i_1_n_0 u0/register_block.CtrlReg_reg[28]/CE}, {register_block.CtrlReg[31]_i_3_n_0 u0/register_block.CtrlReg_reg[28]/CLR}, {p_1_in[28] u0/register_block.CtrlReg_reg[28]/D}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X62Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u0/register_block.CtrlReg_reg[29] - 
nets: {u0/register_block.CtrlReg_reg_n_0_[29] u0/register_block.CtrlReg_reg[29]/Q}, {wb_clk_i u0/register_block.CtrlReg_reg[29]/C}, {register_block.CtrlReg[31]_i_1_n_0 u0/register_block.CtrlReg_reg[29]/CE}, {register_block.CtrlReg[31]_i_3_n_0 u0/register_block.CtrlReg_reg[29]/CLR}, {p_1_in[29] u0/register_block.CtrlReg_reg[29]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X65Y28, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u0/register_block.CtrlReg_reg[2] - 
nets: {PIO_dport0_IORDYen u0/register_block.CtrlReg_reg[2]/Q}, {wb_clk_i u0/register_block.CtrlReg_reg[2]/C}, {register_block.CtrlReg[31]_i_1_n_0 u0/register_block.CtrlReg_reg[2]/CE}, {register_block.gen_stat_reg.int_i_2_n_0 u0/register_block.CtrlReg_reg[2]/CLR}, {p_1_in[2] u0/register_block.CtrlReg_reg[2]/D}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X70Y35, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u0/register_block.CtrlReg_reg[30] - 
nets: {u0/register_block.CtrlReg_reg_n_0_[30] u0/register_block.CtrlReg_reg[30]/Q}, {wb_clk_i u0/register_block.CtrlReg_reg[30]/C}, {register_block.CtrlReg[31]_i_1_n_0 u0/register_block.CtrlReg_reg[30]/CE}, {register_block.CtrlReg[31]_i_3_n_0 u0/register_block.CtrlReg_reg[30]/CLR}, {p_1_in[30] u0/register_block.CtrlReg_reg[30]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X61Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u0/register_block.CtrlReg_reg[31] - 
nets: {u0/register_block.CtrlReg_reg_n_0_[31] u0/register_block.CtrlReg_reg[31]/Q}, {wb_clk_i u0/register_block.CtrlReg_reg[31]/C}, {register_block.CtrlReg[31]_i_1_n_0 u0/register_block.CtrlReg_reg[31]/CE}, {register_block.CtrlReg[31]_i_3_n_0 u0/register_block.CtrlReg_reg[31]/CLR}, {p_1_in[31] u0/register_block.CtrlReg_reg[31]/D}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X61Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u0/register_block.CtrlReg_reg[3] - 
nets: {PIO_dport1_IORDYen u0/register_block.CtrlReg_reg[3]/Q}, {wb_clk_i u0/register_block.CtrlReg_reg[3]/C}, {register_block.CtrlReg[31]_i_1_n_0 u0/register_block.CtrlReg_reg[3]/CE}, {register_block.gen_stat_reg.int_i_2_n_0 u0/register_block.CtrlReg_reg[3]/CLR}, {p_1_in[3] u0/register_block.CtrlReg_reg[3]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y38, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u0/register_block.CtrlReg_reg[4] - 
nets: {IDEctrl_ppen u0/register_block.CtrlReg_reg[4]/Q}, {wb_clk_i u0/register_block.CtrlReg_reg[4]/C}, {register_block.CtrlReg[31]_i_1_n_0 u0/register_block.CtrlReg_reg[4]/CE}, {register_block.gen_stat_reg.int_i_2_n_0 u0/register_block.CtrlReg_reg[4]/CLR}, {p_1_in[4] u0/register_block.CtrlReg_reg[4]/D}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X70Y35, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u0/register_block.CtrlReg_reg[5] - 
nets: {IDEctrl_FATR0 u0/register_block.CtrlReg_reg[5]/Q}, {wb_clk_i u0/register_block.CtrlReg_reg[5]/C}, {register_block.CtrlReg[31]_i_1_n_0 u0/register_block.CtrlReg_reg[5]/CE}, {register_block.gen_stat_reg.int_i_2_n_0 u0/register_block.CtrlReg_reg[5]/CLR}, {p_1_in[5] u0/register_block.CtrlReg_reg[5]/D}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X70Y35, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u0/register_block.CtrlReg_reg[6] - 
nets: {IDEctrl_FATR1 u0/register_block.CtrlReg_reg[6]/Q}, {wb_clk_i u0/register_block.CtrlReg_reg[6]/C}, {register_block.CtrlReg[31]_i_1_n_0 u0/register_block.CtrlReg_reg[6]/CE}, {register_block.gen_stat_reg.int_i_2_n_0 u0/register_block.CtrlReg_reg[6]/CLR}, {p_1_in[6] u0/register_block.CtrlReg_reg[6]/D}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X70Y35, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u0/register_block.CtrlReg_reg[7] - 
nets: {IDEctrl_IDEen u0/register_block.CtrlReg_reg[7]/Q}, {wb_clk_i u0/register_block.CtrlReg_reg[7]/C}, {register_block.CtrlReg[31]_i_1_n_0 u0/register_block.CtrlReg_reg[7]/CE}, {gen_DMA_req.iDMA_req_i_2_n_0 u0/register_block.CtrlReg_reg[7]/CLR}, {p_1_in[7] u0/register_block.CtrlReg_reg[7]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X65Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u0/register_block.CtrlReg_reg[8] - 
nets: {DMActrl_BeLeC0 u0/register_block.CtrlReg_reg[8]/Q}, {wb_clk_i u0/register_block.CtrlReg_reg[8]/C}, {register_block.CtrlReg[31]_i_1_n_0 u0/register_block.CtrlReg_reg[8]/CE}, {register_block.CtrlReg[31]_i_3_n_0 u0/register_block.CtrlReg_reg[8]/CLR}, {p_1_in[8] u0/register_block.CtrlReg_reg[8]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X69Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u0/register_block.CtrlReg_reg[9] - 
nets: {DMActrl_BeLeC1 u0/register_block.CtrlReg_reg[9]/Q}, {wb_clk_i u0/register_block.CtrlReg_reg[9]/C}, {register_block.CtrlReg[31]_i_1_n_0 u0/register_block.CtrlReg_reg[9]/CE}, {register_block.CtrlReg[31]_i_3_n_0 u0/register_block.CtrlReg_reg[9]/CLR}, {p_1_in[9] u0/register_block.CtrlReg_reg[9]/D}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X69Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u0/register_block.DMA_dev0_Td_reg[0] - 
nets: {data5[8] u0/register_block.DMA_dev0_Td_reg[0]/Q}, {wb_clk_i u0/register_block.DMA_dev0_Td_reg[0]/C}, {register_block.DMA_dev0_Tm[7]_i_1_n_0 u0/register_block.DMA_dev0_Td_reg[0]/CE}, {register_block.CtrlReg[31]_i_3_n_0 u0/register_block.DMA_dev0_Td_reg[0]/CLR}, {p_1_in[8] u0/register_block.DMA_dev0_Td_reg[0]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y27, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u0/register_block.DMA_dev0_Td_reg[1] - 
nets: {data5[9] u0/register_block.DMA_dev0_Td_reg[1]/Q}, {wb_clk_i u0/register_block.DMA_dev0_Td_reg[1]/C}, {register_block.DMA_dev0_Tm[7]_i_1_n_0 u0/register_block.DMA_dev0_Td_reg[1]/CE}, {register_block.CtrlReg[31]_i_3_n_0 u0/register_block.DMA_dev0_Td_reg[1]/CLR}, {p_1_in[9] u0/register_block.DMA_dev0_Td_reg[1]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y27, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u0/register_block.DMA_dev0_Td_reg[2] - 
nets: {data5[10] u0/register_block.DMA_dev0_Td_reg[2]/Q}, {wb_clk_i u0/register_block.DMA_dev0_Td_reg[2]/C}, {register_block.DMA_dev0_Tm[7]_i_1_n_0 u0/register_block.DMA_dev0_Td_reg[2]/CE}, {register_block.CtrlReg[31]_i_3_n_0 u0/register_block.DMA_dev0_Td_reg[2]/CLR}, {p_1_in[10] u0/register_block.DMA_dev0_Td_reg[2]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X69Y27, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u0/register_block.DMA_dev0_Td_reg[3] - 
nets: {data5[11] u0/register_block.DMA_dev0_Td_reg[3]/Q}, {wb_clk_i u0/register_block.DMA_dev0_Td_reg[3]/C}, {register_block.DMA_dev0_Tm[7]_i_1_n_0 u0/register_block.DMA_dev0_Td_reg[3]/CE}, {register_block.CtrlReg[31]_i_3_n_0 u0/register_block.DMA_dev0_Td_reg[3]/CLR}, {p_1_in[11] u0/register_block.DMA_dev0_Td_reg[3]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X69Y27, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u0/register_block.DMA_dev0_Td_reg[4] - 
nets: {data5[12] u0/register_block.DMA_dev0_Td_reg[4]/Q}, {wb_clk_i u0/register_block.DMA_dev0_Td_reg[4]/C}, {register_block.DMA_dev0_Tm[7]_i_1_n_0 u0/register_block.DMA_dev0_Td_reg[4]/CE}, {register_block.CtrlReg[31]_i_3_n_0 u0/register_block.DMA_dev0_Td_reg[4]/CLR}, {p_1_in[12] u0/register_block.DMA_dev0_Td_reg[4]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y27, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u0/register_block.DMA_dev0_Td_reg[5] - 
nets: {data5[13] u0/register_block.DMA_dev0_Td_reg[5]/Q}, {wb_clk_i u0/register_block.DMA_dev0_Td_reg[5]/C}, {register_block.DMA_dev0_Tm[7]_i_1_n_0 u0/register_block.DMA_dev0_Td_reg[5]/CE}, {register_block.gen_stat_reg.int_i_2_n_0 u0/register_block.DMA_dev0_Td_reg[5]/CLR}, {p_1_in[13] u0/register_block.DMA_dev0_Td_reg[5]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X65Y27, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u0/register_block.DMA_dev0_Td_reg[6] - 
nets: {data5[14] u0/register_block.DMA_dev0_Td_reg[6]/Q}, {wb_clk_i u0/register_block.DMA_dev0_Td_reg[6]/C}, {register_block.DMA_dev0_Tm[7]_i_1_n_0 u0/register_block.DMA_dev0_Td_reg[6]/CE}, {register_block.CtrlReg[31]_i_3_n_0 u0/register_block.DMA_dev0_Td_reg[6]/CLR}, {p_1_in[14] u0/register_block.DMA_dev0_Td_reg[6]/D}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y27, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u0/register_block.DMA_dev0_Td_reg[7] - 
nets: {data5[15] u0/register_block.DMA_dev0_Td_reg[7]/Q}, {wb_clk_i u0/register_block.DMA_dev0_Td_reg[7]/C}, {register_block.DMA_dev0_Tm[7]_i_1_n_0 u0/register_block.DMA_dev0_Td_reg[7]/CE}, {register_block.gen_stat_reg.int_i_2_n_0 u0/register_block.DMA_dev0_Td_reg[7]/CLR}, {p_1_in[15] u0/register_block.DMA_dev0_Td_reg[7]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X65Y27, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u0/register_block.DMA_dev0_Teoc_reg[0] - 
nets: {data5[24] u0/register_block.DMA_dev0_Teoc_reg[0]/Q}, {wb_clk_i u0/register_block.DMA_dev0_Teoc_reg[0]/C}, {register_block.DMA_dev0_Tm[7]_i_1_n_0 u0/register_block.DMA_dev0_Teoc_reg[0]/CE}, {gen_DMA_req.iDMA_req_i_2_n_0 u0/register_block.DMA_dev0_Teoc_reg[0]/CLR}, {p_1_in[24] u0/register_block.DMA_dev0_Teoc_reg[0]/D}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X62Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u0/register_block.DMA_dev0_Teoc_reg[1] - 
nets: {data5[25] u0/register_block.DMA_dev0_Teoc_reg[1]/Q}, {wb_clk_i u0/register_block.DMA_dev0_Teoc_reg[1]/C}, {register_block.DMA_dev0_Tm[7]_i_1_n_0 u0/register_block.DMA_dev0_Teoc_reg[1]/CE}, {gen_DMA_req.iDMA_req_i_2_n_0 u0/register_block.DMA_dev0_Teoc_reg[1]/CLR}, {p_1_in[25] u0/register_block.DMA_dev0_Teoc_reg[1]/D}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X62Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u0/register_block.DMA_dev0_Teoc_reg[2] - 
nets: {data5[26] u0/register_block.DMA_dev0_Teoc_reg[2]/Q}, {wb_clk_i u0/register_block.DMA_dev0_Teoc_reg[2]/C}, {register_block.DMA_dev0_Tm[7]_i_1_n_0 u0/register_block.DMA_dev0_Teoc_reg[2]/CE}, {gen_DMA_req.iDMA_req_i_2_n_0 u0/register_block.DMA_dev0_Teoc_reg[2]/CLR}, {p_1_in[26] u0/register_block.DMA_dev0_Teoc_reg[2]/D}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X62Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u0/register_block.DMA_dev0_Teoc_reg[3] - 
nets: {data5[27] u0/register_block.DMA_dev0_Teoc_reg[3]/Q}, {wb_clk_i u0/register_block.DMA_dev0_Teoc_reg[3]/C}, {register_block.DMA_dev0_Tm[7]_i_1_n_0 u0/register_block.DMA_dev0_Teoc_reg[3]/CE}, {gen_DMA_req.iDMA_req_i_2_n_0 u0/register_block.DMA_dev0_Teoc_reg[3]/CLR}, {p_1_in[27] u0/register_block.DMA_dev0_Teoc_reg[3]/D}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X62Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u0/register_block.DMA_dev0_Teoc_reg[4] - 
nets: {data5[28] u0/register_block.DMA_dev0_Teoc_reg[4]/Q}, {wb_clk_i u0/register_block.DMA_dev0_Teoc_reg[4]/C}, {register_block.DMA_dev0_Tm[7]_i_1_n_0 u0/register_block.DMA_dev0_Teoc_reg[4]/CE}, {gen_DMA_req.iDMA_req_i_2_n_0 u0/register_block.DMA_dev0_Teoc_reg[4]/CLR}, {p_1_in[28] u0/register_block.DMA_dev0_Teoc_reg[4]/D}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X62Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u0/register_block.DMA_dev0_Teoc_reg[5] - 
nets: {data5[29] u0/register_block.DMA_dev0_Teoc_reg[5]/Q}, {wb_clk_i u0/register_block.DMA_dev0_Teoc_reg[5]/C}, {register_block.DMA_dev0_Tm[7]_i_1_n_0 u0/register_block.DMA_dev0_Teoc_reg[5]/CE}, {gen_DMA_req.iDMA_req_i_2_n_0 u0/register_block.DMA_dev0_Teoc_reg[5]/CLR}, {p_1_in[29] u0/register_block.DMA_dev0_Teoc_reg[5]/D}, 
BEL: SLICEM.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X62Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u0/register_block.DMA_dev0_Teoc_reg[6] - 
nets: {data5[30] u0/register_block.DMA_dev0_Teoc_reg[6]/Q}, {wb_clk_i u0/register_block.DMA_dev0_Teoc_reg[6]/C}, {register_block.DMA_dev0_Tm[7]_i_1_n_0 u0/register_block.DMA_dev0_Teoc_reg[6]/CE}, {gen_DMA_req.iDMA_req_i_2_n_0 u0/register_block.DMA_dev0_Teoc_reg[6]/CLR}, {p_1_in[30] u0/register_block.DMA_dev0_Teoc_reg[6]/D}, 
BEL: SLICEM.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X62Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u0/register_block.DMA_dev0_Teoc_reg[7] - 
nets: {data5[31] u0/register_block.DMA_dev0_Teoc_reg[7]/Q}, {wb_clk_i u0/register_block.DMA_dev0_Teoc_reg[7]/C}, {register_block.DMA_dev0_Tm[7]_i_1_n_0 u0/register_block.DMA_dev0_Teoc_reg[7]/CE}, {gen_DMA_req.iDMA_req_i_2_n_0 u0/register_block.DMA_dev0_Teoc_reg[7]/CLR}, {p_1_in[31] u0/register_block.DMA_dev0_Teoc_reg[7]/D}, 
BEL: SLICEM.D5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X62Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u0/register_block.DMA_dev0_Tm_reg[0] - 
nets: {data5[0] u0/register_block.DMA_dev0_Tm_reg[0]/Q}, {wb_clk_i u0/register_block.DMA_dev0_Tm_reg[0]/C}, {register_block.DMA_dev0_Tm[7]_i_1_n_0 u0/register_block.DMA_dev0_Tm_reg[0]/CE}, {gen_DMA_req.iDMA_req_i_2_n_0 u0/register_block.DMA_dev0_Tm_reg[0]/CLR}, {PIO_dport1_T1[0] u0/register_block.DMA_dev0_Tm_reg[0]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X69Y38, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u0/register_block.DMA_dev0_Tm_reg[1] - 
nets: {data5[1] u0/register_block.DMA_dev0_Tm_reg[1]/Q}, {wb_clk_i u0/register_block.DMA_dev0_Tm_reg[1]/C}, {register_block.DMA_dev0_Tm[7]_i_1_n_0 u0/register_block.DMA_dev0_Tm_reg[1]/CE}, {gen_DMA_req.iDMA_req_i_2_n_0 u0/register_block.DMA_dev0_Tm_reg[1]/CLR}, {p_1_in[1] u0/register_block.DMA_dev0_Tm_reg[1]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y40, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u0/register_block.DMA_dev0_Tm_reg[2] - 
nets: {data5[2] u0/register_block.DMA_dev0_Tm_reg[2]/Q}, {wb_clk_i u0/register_block.DMA_dev0_Tm_reg[2]/C}, {register_block.DMA_dev0_Tm[7]_i_1_n_0 u0/register_block.DMA_dev0_Tm_reg[2]/CE}, {gen_DMA_req.iDMA_req_i_2_n_0 u0/register_block.DMA_dev0_Tm_reg[2]/CLR}, {p_1_in[2] u0/register_block.DMA_dev0_Tm_reg[2]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y36, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u0/register_block.DMA_dev0_Tm_reg[3] - 
nets: {data5[3] u0/register_block.DMA_dev0_Tm_reg[3]/Q}, {wb_clk_i u0/register_block.DMA_dev0_Tm_reg[3]/C}, {register_block.DMA_dev0_Tm[7]_i_1_n_0 u0/register_block.DMA_dev0_Tm_reg[3]/CE}, {gen_DMA_req.iDMA_req_i_2_n_0 u0/register_block.DMA_dev0_Tm_reg[3]/CLR}, {p_1_in[3] u0/register_block.DMA_dev0_Tm_reg[3]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y40, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u0/register_block.DMA_dev0_Tm_reg[4] - 
nets: {data5[4] u0/register_block.DMA_dev0_Tm_reg[4]/Q}, {wb_clk_i u0/register_block.DMA_dev0_Tm_reg[4]/C}, {register_block.DMA_dev0_Tm[7]_i_1_n_0 u0/register_block.DMA_dev0_Tm_reg[4]/CE}, {gen_DMA_req.iDMA_req_i_2_n_0 u0/register_block.DMA_dev0_Tm_reg[4]/CLR}, {p_1_in[4] u0/register_block.DMA_dev0_Tm_reg[4]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y36, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u0/register_block.DMA_dev0_Tm_reg[5] - 
nets: {data5[5] u0/register_block.DMA_dev0_Tm_reg[5]/Q}, {wb_clk_i u0/register_block.DMA_dev0_Tm_reg[5]/C}, {register_block.DMA_dev0_Tm[7]_i_1_n_0 u0/register_block.DMA_dev0_Tm_reg[5]/CE}, {gen_DMA_req.iDMA_req_i_2_n_0 u0/register_block.DMA_dev0_Tm_reg[5]/CLR}, {p_1_in[5] u0/register_block.DMA_dev0_Tm_reg[5]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X69Y38, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u0/register_block.DMA_dev0_Tm_reg[6] - 
nets: {data5[6] u0/register_block.DMA_dev0_Tm_reg[6]/Q}, {wb_clk_i u0/register_block.DMA_dev0_Tm_reg[6]/C}, {register_block.DMA_dev0_Tm[7]_i_1_n_0 u0/register_block.DMA_dev0_Tm_reg[6]/CE}, {gen_DMA_req.iDMA_req_i_2_n_0 u0/register_block.DMA_dev0_Tm_reg[6]/CLR}, {p_1_in[6] u0/register_block.DMA_dev0_Tm_reg[6]/D}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X69Y38, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u0/register_block.DMA_dev0_Tm_reg[7] - 
nets: {data5[7] u0/register_block.DMA_dev0_Tm_reg[7]/Q}, {wb_clk_i u0/register_block.DMA_dev0_Tm_reg[7]/C}, {register_block.DMA_dev0_Tm[7]_i_1_n_0 u0/register_block.DMA_dev0_Tm_reg[7]/CE}, {gen_DMA_req.iDMA_req_i_2_n_0 u0/register_block.DMA_dev0_Tm_reg[7]/CLR}, {p_1_in[7] u0/register_block.DMA_dev0_Tm_reg[7]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y36, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u0/register_block.DMA_dev1_Td_reg[0] - 
nets: {data6[8] u0/register_block.DMA_dev1_Td_reg[0]/Q}, {wb_clk_i u0/register_block.DMA_dev1_Td_reg[0]/C}, {register_block.DMA_dev1_Tm[7]_i_1_n_0 u0/register_block.DMA_dev1_Td_reg[0]/CE}, {gen_DMA_req.iDMA_req_i_2_n_0 u0/register_block.DMA_dev1_Td_reg[0]/CLR}, {p_1_in[8] u0/register_block.DMA_dev1_Td_reg[0]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u0/register_block.DMA_dev1_Td_reg[1] - 
nets: {data6[9] u0/register_block.DMA_dev1_Td_reg[1]/Q}, {wb_clk_i u0/register_block.DMA_dev1_Td_reg[1]/C}, {register_block.DMA_dev1_Tm[7]_i_1_n_0 u0/register_block.DMA_dev1_Td_reg[1]/CE}, {gen_DMA_req.iDMA_req_i_2_n_0 u0/register_block.DMA_dev1_Td_reg[1]/CLR}, {p_1_in[9] u0/register_block.DMA_dev1_Td_reg[1]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u0/register_block.DMA_dev1_Td_reg[2] - 
nets: {data6[10] u0/register_block.DMA_dev1_Td_reg[2]/Q}, {wb_clk_i u0/register_block.DMA_dev1_Td_reg[2]/C}, {register_block.DMA_dev1_Tm[7]_i_1_n_0 u0/register_block.DMA_dev1_Td_reg[2]/CE}, {gen_DMA_req.iDMA_req_i_2_n_0 u0/register_block.DMA_dev1_Td_reg[2]/CLR}, {p_1_in[10] u0/register_block.DMA_dev1_Td_reg[2]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u0/register_block.DMA_dev1_Td_reg[3] - 
nets: {data6[11] u0/register_block.DMA_dev1_Td_reg[3]/Q}, {wb_clk_i u0/register_block.DMA_dev1_Td_reg[3]/C}, {register_block.DMA_dev1_Tm[7]_i_1_n_0 u0/register_block.DMA_dev1_Td_reg[3]/CE}, {gen_DMA_req.iDMA_req_i_2_n_0 u0/register_block.DMA_dev1_Td_reg[3]/CLR}, {p_1_in[11] u0/register_block.DMA_dev1_Td_reg[3]/D}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u0/register_block.DMA_dev1_Td_reg[4] - 
nets: {data6[12] u0/register_block.DMA_dev1_Td_reg[4]/Q}, {wb_clk_i u0/register_block.DMA_dev1_Td_reg[4]/C}, {register_block.DMA_dev1_Tm[7]_i_1_n_0 u0/register_block.DMA_dev1_Td_reg[4]/CE}, {gen_DMA_req.iDMA_req_i_2_n_0 u0/register_block.DMA_dev1_Td_reg[4]/CLR}, {p_1_in[12] u0/register_block.DMA_dev1_Td_reg[4]/D}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u0/register_block.DMA_dev1_Td_reg[5] - 
nets: {data6[13] u0/register_block.DMA_dev1_Td_reg[5]/Q}, {wb_clk_i u0/register_block.DMA_dev1_Td_reg[5]/C}, {register_block.DMA_dev1_Tm[7]_i_1_n_0 u0/register_block.DMA_dev1_Td_reg[5]/CE}, {gen_DMA_req.iDMA_req_i_2_n_0 u0/register_block.DMA_dev1_Td_reg[5]/CLR}, {p_1_in[13] u0/register_block.DMA_dev1_Td_reg[5]/D}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u0/register_block.DMA_dev1_Td_reg[6] - 
nets: {data6[14] u0/register_block.DMA_dev1_Td_reg[6]/Q}, {wb_clk_i u0/register_block.DMA_dev1_Td_reg[6]/C}, {register_block.DMA_dev1_Tm[7]_i_1_n_0 u0/register_block.DMA_dev1_Td_reg[6]/CE}, {gen_DMA_req.iDMA_req_i_2_n_0 u0/register_block.DMA_dev1_Td_reg[6]/CLR}, {p_1_in[14] u0/register_block.DMA_dev1_Td_reg[6]/D}, 
BEL: SLICEL.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u0/register_block.DMA_dev1_Td_reg[7] - 
nets: {data6[15] u0/register_block.DMA_dev1_Td_reg[7]/Q}, {wb_clk_i u0/register_block.DMA_dev1_Td_reg[7]/C}, {register_block.DMA_dev1_Tm[7]_i_1_n_0 u0/register_block.DMA_dev1_Td_reg[7]/CE}, {gen_DMA_req.iDMA_req_i_2_n_0 u0/register_block.DMA_dev1_Td_reg[7]/CLR}, {p_1_in[15] u0/register_block.DMA_dev1_Td_reg[7]/D}, 
BEL: SLICEL.D5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u0/register_block.DMA_dev1_Teoc_reg[0] - 
nets: {data6[24] u0/register_block.DMA_dev1_Teoc_reg[0]/Q}, {wb_clk_i u0/register_block.DMA_dev1_Teoc_reg[0]/C}, {register_block.DMA_dev1_Tm[7]_i_1_n_0 u0/register_block.DMA_dev1_Teoc_reg[0]/CE}, {register_block.CtrlReg[31]_i_3_n_0 u0/register_block.DMA_dev1_Teoc_reg[0]/CLR}, {p_1_in[24] u0/register_block.DMA_dev1_Teoc_reg[0]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X61Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u0/register_block.DMA_dev1_Teoc_reg[1] - 
nets: {data6[25] u0/register_block.DMA_dev1_Teoc_reg[1]/Q}, {wb_clk_i u0/register_block.DMA_dev1_Teoc_reg[1]/C}, {register_block.DMA_dev1_Tm[7]_i_1_n_0 u0/register_block.DMA_dev1_Teoc_reg[1]/CE}, {register_block.CtrlReg[31]_i_3_n_0 u0/register_block.DMA_dev1_Teoc_reg[1]/CLR}, {p_1_in[25] u0/register_block.DMA_dev1_Teoc_reg[1]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X61Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u0/register_block.DMA_dev1_Teoc_reg[2] - 
nets: {data6[26] u0/register_block.DMA_dev1_Teoc_reg[2]/Q}, {wb_clk_i u0/register_block.DMA_dev1_Teoc_reg[2]/C}, {register_block.DMA_dev1_Tm[7]_i_1_n_0 u0/register_block.DMA_dev1_Teoc_reg[2]/CE}, {register_block.CtrlReg[31]_i_3_n_0 u0/register_block.DMA_dev1_Teoc_reg[2]/CLR}, {p_1_in[26] u0/register_block.DMA_dev1_Teoc_reg[2]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X61Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u0/register_block.DMA_dev1_Teoc_reg[3] - 
nets: {data6[27] u0/register_block.DMA_dev1_Teoc_reg[3]/Q}, {wb_clk_i u0/register_block.DMA_dev1_Teoc_reg[3]/C}, {register_block.DMA_dev1_Tm[7]_i_1_n_0 u0/register_block.DMA_dev1_Teoc_reg[3]/CE}, {register_block.CtrlReg[31]_i_3_n_0 u0/register_block.DMA_dev1_Teoc_reg[3]/CLR}, {p_1_in[27] u0/register_block.DMA_dev1_Teoc_reg[3]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y27, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u0/register_block.DMA_dev1_Teoc_reg[4] - 
nets: {data6[28] u0/register_block.DMA_dev1_Teoc_reg[4]/Q}, {wb_clk_i u0/register_block.DMA_dev1_Teoc_reg[4]/C}, {register_block.DMA_dev1_Tm[7]_i_1_n_0 u0/register_block.DMA_dev1_Teoc_reg[4]/CE}, {register_block.CtrlReg[31]_i_3_n_0 u0/register_block.DMA_dev1_Teoc_reg[4]/CLR}, {p_1_in[28] u0/register_block.DMA_dev1_Teoc_reg[4]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y27, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u0/register_block.DMA_dev1_Teoc_reg[5] - 
nets: {data6[29] u0/register_block.DMA_dev1_Teoc_reg[5]/Q}, {wb_clk_i u0/register_block.DMA_dev1_Teoc_reg[5]/C}, {register_block.DMA_dev1_Tm[7]_i_1_n_0 u0/register_block.DMA_dev1_Teoc_reg[5]/CE}, {register_block.CtrlReg[31]_i_3_n_0 u0/register_block.DMA_dev1_Teoc_reg[5]/CLR}, {p_1_in[29] u0/register_block.DMA_dev1_Teoc_reg[5]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y27, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u0/register_block.DMA_dev1_Teoc_reg[6] - 
nets: {data6[30] u0/register_block.DMA_dev1_Teoc_reg[6]/Q}, {wb_clk_i u0/register_block.DMA_dev1_Teoc_reg[6]/C}, {register_block.DMA_dev1_Tm[7]_i_1_n_0 u0/register_block.DMA_dev1_Teoc_reg[6]/CE}, {register_block.CtrlReg[31]_i_3_n_0 u0/register_block.DMA_dev1_Teoc_reg[6]/CLR}, {p_1_in[30] u0/register_block.DMA_dev1_Teoc_reg[6]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X61Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u0/register_block.DMA_dev1_Teoc_reg[7] - 
nets: {data6[31] u0/register_block.DMA_dev1_Teoc_reg[7]/Q}, {wb_clk_i u0/register_block.DMA_dev1_Teoc_reg[7]/C}, {register_block.DMA_dev1_Tm[7]_i_1_n_0 u0/register_block.DMA_dev1_Teoc_reg[7]/CE}, {register_block.CtrlReg[31]_i_3_n_0 u0/register_block.DMA_dev1_Teoc_reg[7]/CLR}, {p_1_in[31] u0/register_block.DMA_dev1_Teoc_reg[7]/D}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X61Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u0/register_block.DMA_dev1_Tm_reg[0] - 
nets: {data6[0] u0/register_block.DMA_dev1_Tm_reg[0]/Q}, {wb_clk_i u0/register_block.DMA_dev1_Tm_reg[0]/C}, {register_block.DMA_dev1_Tm[7]_i_1_n_0 u0/register_block.DMA_dev1_Tm_reg[0]/CE}, {gen_DMA_req.iDMA_req_i_2_n_0 u0/register_block.DMA_dev1_Tm_reg[0]/CLR}, {PIO_dport1_T1[0] u0/register_block.DMA_dev1_Tm_reg[0]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y38, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u0/register_block.DMA_dev1_Tm_reg[1] - 
nets: {data6[1] u0/register_block.DMA_dev1_Tm_reg[1]/Q}, {wb_clk_i u0/register_block.DMA_dev1_Tm_reg[1]/C}, {register_block.DMA_dev1_Tm[7]_i_1_n_0 u0/register_block.DMA_dev1_Tm_reg[1]/CE}, {gen_DMA_req.iDMA_req_i_2_n_0 u0/register_block.DMA_dev1_Tm_reg[1]/CLR}, {p_1_in[1] u0/register_block.DMA_dev1_Tm_reg[1]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y39, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u0/register_block.DMA_dev1_Tm_reg[2] - 
nets: {data6[2] u0/register_block.DMA_dev1_Tm_reg[2]/Q}, {wb_clk_i u0/register_block.DMA_dev1_Tm_reg[2]/C}, {register_block.DMA_dev1_Tm[7]_i_1_n_0 u0/register_block.DMA_dev1_Tm_reg[2]/CE}, {register_block.gen_stat_reg.int_i_2_n_0 u0/register_block.DMA_dev1_Tm_reg[2]/CLR}, {p_1_in[2] u0/register_block.DMA_dev1_Tm_reg[2]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X65Y36, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u0/register_block.DMA_dev1_Tm_reg[3] - 
nets: {data6[3] u0/register_block.DMA_dev1_Tm_reg[3]/Q}, {wb_clk_i u0/register_block.DMA_dev1_Tm_reg[3]/C}, {register_block.DMA_dev1_Tm[7]_i_1_n_0 u0/register_block.DMA_dev1_Tm_reg[3]/CE}, {gen_DMA_req.iDMA_req_i_2_n_0 u0/register_block.DMA_dev1_Tm_reg[3]/CLR}, {p_1_in[3] u0/register_block.DMA_dev1_Tm_reg[3]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y39, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u0/register_block.DMA_dev1_Tm_reg[4] - 
nets: {data6[4] u0/register_block.DMA_dev1_Tm_reg[4]/Q}, {wb_clk_i u0/register_block.DMA_dev1_Tm_reg[4]/C}, {register_block.DMA_dev1_Tm[7]_i_1_n_0 u0/register_block.DMA_dev1_Tm_reg[4]/CE}, {gen_DMA_req.iDMA_req_i_2_n_0 u0/register_block.DMA_dev1_Tm_reg[4]/CLR}, {p_1_in[4] u0/register_block.DMA_dev1_Tm_reg[4]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X69Y36, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u0/register_block.DMA_dev1_Tm_reg[5] - 
nets: {data6[5] u0/register_block.DMA_dev1_Tm_reg[5]/Q}, {wb_clk_i u0/register_block.DMA_dev1_Tm_reg[5]/C}, {register_block.DMA_dev1_Tm[7]_i_1_n_0 u0/register_block.DMA_dev1_Tm_reg[5]/CE}, {gen_DMA_req.iDMA_req_i_2_n_0 u0/register_block.DMA_dev1_Tm_reg[5]/CLR}, {p_1_in[5] u0/register_block.DMA_dev1_Tm_reg[5]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y38, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u0/register_block.DMA_dev1_Tm_reg[6] - 
nets: {data6[6] u0/register_block.DMA_dev1_Tm_reg[6]/Q}, {wb_clk_i u0/register_block.DMA_dev1_Tm_reg[6]/C}, {register_block.DMA_dev1_Tm[7]_i_1_n_0 u0/register_block.DMA_dev1_Tm_reg[6]/CE}, {gen_DMA_req.iDMA_req_i_2_n_0 u0/register_block.DMA_dev1_Tm_reg[6]/CLR}, {p_1_in[6] u0/register_block.DMA_dev1_Tm_reg[6]/D}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y38, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u0/register_block.DMA_dev1_Tm_reg[7] - 
nets: {data6[7] u0/register_block.DMA_dev1_Tm_reg[7]/Q}, {wb_clk_i u0/register_block.DMA_dev1_Tm_reg[7]/C}, {register_block.DMA_dev1_Tm[7]_i_1_n_0 u0/register_block.DMA_dev1_Tm_reg[7]/CE}, {gen_DMA_req.iDMA_req_i_2_n_0 u0/register_block.DMA_dev1_Tm_reg[7]/CLR}, {p_1_in[7] u0/register_block.DMA_dev1_Tm_reg[7]/D}, 
BEL: SLICEL.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y38, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u0/register_block.PIO_cmdport_T1_reg[0] - 
nets: {data2[0] u0/register_block.PIO_cmdport_T1_reg[0]/Q}, {wb_clk_i u0/register_block.PIO_cmdport_T1_reg[0]/C}, {register_block.PIO_cmdport_T1[7]_i_1_n_0 u0/register_block.PIO_cmdport_T1_reg[0]/CE}, {register_block.gen_stat_reg.int_i_2_n_0 u0/register_block.PIO_cmdport_T1_reg[0]/CLR}, {PIO_dport1_T1[0] u0/register_block.PIO_cmdport_T1_reg[0]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X69Y35, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u0/register_block.PIO_cmdport_T1_reg[1] - 
nets: {data2[1] u0/register_block.PIO_cmdport_T1_reg[1]/Q}, {wb_clk_i u0/register_block.PIO_cmdport_T1_reg[1]/C}, {register_block.PIO_cmdport_T1[7]_i_1_n_0 u0/register_block.PIO_cmdport_T1_reg[1]/CE}, {PIO_dport1_T1[1] u0/register_block.PIO_cmdport_T1_reg[1]/D}, {register_block.gen_stat_reg.int_i_2_n_0 u0/register_block.PIO_cmdport_T1_reg[1]/PRE}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X60Y36, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDPE, 
REF_NAME: FDPE, 

u0/register_block.PIO_cmdport_T1_reg[2] - 
nets: {data2[2] u0/register_block.PIO_cmdport_T1_reg[2]/Q}, {wb_clk_i u0/register_block.PIO_cmdport_T1_reg[2]/C}, {register_block.PIO_cmdport_T1[7]_i_1_n_0 u0/register_block.PIO_cmdport_T1_reg[2]/CE}, {PIO_dport1_T1[2] u0/register_block.PIO_cmdport_T1_reg[2]/D}, {register_block.gen_stat_reg.int_i_2_n_0 u0/register_block.PIO_cmdport_T1_reg[2]/PRE}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X63Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDPE, 
REF_NAME: FDPE, 

u0/register_block.PIO_cmdport_T1_reg[3] - 
nets: {data2[3] u0/register_block.PIO_cmdport_T1_reg[3]/Q}, {wb_clk_i u0/register_block.PIO_cmdport_T1_reg[3]/C}, {register_block.PIO_cmdport_T1[7]_i_1_n_0 u0/register_block.PIO_cmdport_T1_reg[3]/CE}, {register_block.gen_stat_reg.int_i_2_n_0 u0/register_block.PIO_cmdport_T1_reg[3]/CLR}, {p_1_in[3] u0/register_block.PIO_cmdport_T1_reg[3]/D}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X60Y36, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u0/register_block.PIO_cmdport_T1_reg[4] - 
nets: {data2[4] u0/register_block.PIO_cmdport_T1_reg[4]/Q}, {wb_clk_i u0/register_block.PIO_cmdport_T1_reg[4]/C}, {register_block.PIO_cmdport_T1[7]_i_1_n_0 u0/register_block.PIO_cmdport_T1_reg[4]/CE}, {register_block.gen_stat_reg.int_i_2_n_0 u0/register_block.PIO_cmdport_T1_reg[4]/CLR}, {p_1_in[4] u0/register_block.PIO_cmdport_T1_reg[4]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X69Y35, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u0/register_block.PIO_cmdport_T1_reg[5] - 
nets: {data2[5] u0/register_block.PIO_cmdport_T1_reg[5]/Q}, {wb_clk_i u0/register_block.PIO_cmdport_T1_reg[5]/C}, {register_block.PIO_cmdport_T1[7]_i_1_n_0 u0/register_block.PIO_cmdport_T1_reg[5]/CE}, {register_block.gen_stat_reg.int_i_2_n_0 u0/register_block.PIO_cmdport_T1_reg[5]/CLR}, {p_1_in[5] u0/register_block.PIO_cmdport_T1_reg[5]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X69Y35, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u0/register_block.PIO_cmdport_T1_reg[6] - 
nets: {data2[6] u0/register_block.PIO_cmdport_T1_reg[6]/Q}, {wb_clk_i u0/register_block.PIO_cmdport_T1_reg[6]/C}, {register_block.PIO_cmdport_T1[7]_i_1_n_0 u0/register_block.PIO_cmdport_T1_reg[6]/CE}, {register_block.gen_stat_reg.int_i_2_n_0 u0/register_block.PIO_cmdport_T1_reg[6]/CLR}, {p_1_in[6] u0/register_block.PIO_cmdport_T1_reg[6]/D}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X69Y35, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u0/register_block.PIO_cmdport_T1_reg[7] - 
nets: {data2[7] u0/register_block.PIO_cmdport_T1_reg[7]/Q}, {wb_clk_i u0/register_block.PIO_cmdport_T1_reg[7]/C}, {register_block.PIO_cmdport_T1[7]_i_1_n_0 u0/register_block.PIO_cmdport_T1_reg[7]/CE}, {register_block.gen_stat_reg.int_i_2_n_0 u0/register_block.PIO_cmdport_T1_reg[7]/CLR}, {p_1_in[7] u0/register_block.PIO_cmdport_T1_reg[7]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u0/register_block.PIO_cmdport_T2_reg[0] - 
nets: {data2[8] u0/register_block.PIO_cmdport_T2_reg[0]/Q}, {wb_clk_i u0/register_block.PIO_cmdport_T2_reg[0]/C}, {register_block.PIO_cmdport_T1[7]_i_1_n_0 u0/register_block.PIO_cmdport_T2_reg[0]/CE}, {register_block.CtrlReg[31]_i_3_n_0 u0/register_block.PIO_cmdport_T2_reg[0]/CLR}, {p_1_in[8] u0/register_block.PIO_cmdport_T2_reg[0]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X71Y28, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u0/register_block.PIO_cmdport_T2_reg[1] - 
nets: {data2[9] u0/register_block.PIO_cmdport_T2_reg[1]/Q}, {wb_clk_i u0/register_block.PIO_cmdport_T2_reg[1]/C}, {register_block.PIO_cmdport_T1[7]_i_1_n_0 u0/register_block.PIO_cmdport_T2_reg[1]/CE}, {register_block.CtrlReg[31]_i_3_n_0 u0/register_block.PIO_cmdport_T2_reg[1]/CLR}, {p_1_in[9] u0/register_block.PIO_cmdport_T2_reg[1]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X71Y28, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u0/register_block.PIO_cmdport_T2_reg[2] - 
nets: {data2[10] u0/register_block.PIO_cmdport_T2_reg[2]/Q}, {wb_clk_i u0/register_block.PIO_cmdport_T2_reg[2]/C}, {register_block.PIO_cmdport_T1[7]_i_1_n_0 u0/register_block.PIO_cmdport_T2_reg[2]/CE}, {PIO_dport1_T2[2] u0/register_block.PIO_cmdport_T2_reg[2]/D}, {register_block.CtrlReg[31]_i_3_n_0 u0/register_block.PIO_cmdport_T2_reg[2]/PRE}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X71Y28, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDPE, 
REF_NAME: FDPE, 

u0/register_block.PIO_cmdport_T2_reg[3] - 
nets: {data2[11] u0/register_block.PIO_cmdport_T2_reg[3]/Q}, {wb_clk_i u0/register_block.PIO_cmdport_T2_reg[3]/C}, {register_block.PIO_cmdport_T1[7]_i_1_n_0 u0/register_block.PIO_cmdport_T2_reg[3]/CE}, {PIO_dport1_T2[3] u0/register_block.PIO_cmdport_T2_reg[3]/D}, {register_block.CtrlReg[31]_i_3_n_0 u0/register_block.PIO_cmdport_T2_reg[3]/PRE}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X71Y28, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDPE, 
REF_NAME: FDPE, 

u0/register_block.PIO_cmdport_T2_reg[4] - 
nets: {data2[12] u0/register_block.PIO_cmdport_T2_reg[4]/Q}, {wb_clk_i u0/register_block.PIO_cmdport_T2_reg[4]/C}, {register_block.PIO_cmdport_T1[7]_i_1_n_0 u0/register_block.PIO_cmdport_T2_reg[4]/CE}, {PIO_dport1_T2[4] u0/register_block.PIO_cmdport_T2_reg[4]/D}, {register_block.CtrlReg[31]_i_3_n_0 u0/register_block.PIO_cmdport_T2_reg[4]/PRE}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X67Y28, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDPE, 
REF_NAME: FDPE, 

u0/register_block.PIO_cmdport_T2_reg[5] - 
nets: {data2[13] u0/register_block.PIO_cmdport_T2_reg[5]/Q}, {wb_clk_i u0/register_block.PIO_cmdport_T2_reg[5]/C}, {register_block.PIO_cmdport_T1[7]_i_1_n_0 u0/register_block.PIO_cmdport_T2_reg[5]/CE}, {register_block.gen_stat_reg.int_i_2_n_0 u0/register_block.PIO_cmdport_T2_reg[5]/CLR}, {p_1_in[13] u0/register_block.PIO_cmdport_T2_reg[5]/D}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y26, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u0/register_block.PIO_cmdport_T2_reg[6] - 
nets: {data2[14] u0/register_block.PIO_cmdport_T2_reg[6]/Q}, {wb_clk_i u0/register_block.PIO_cmdport_T2_reg[6]/C}, {register_block.PIO_cmdport_T1[7]_i_1_n_0 u0/register_block.PIO_cmdport_T2_reg[6]/CE}, {register_block.CtrlReg[31]_i_3_n_0 u0/register_block.PIO_cmdport_T2_reg[6]/CLR}, {p_1_in[14] u0/register_block.PIO_cmdport_T2_reg[6]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y28, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u0/register_block.PIO_cmdport_T2_reg[7] - 
nets: {data2[15] u0/register_block.PIO_cmdport_T2_reg[7]/Q}, {wb_clk_i u0/register_block.PIO_cmdport_T2_reg[7]/C}, {register_block.PIO_cmdport_T1[7]_i_1_n_0 u0/register_block.PIO_cmdport_T2_reg[7]/CE}, {register_block.gen_stat_reg.int_i_2_n_0 u0/register_block.PIO_cmdport_T2_reg[7]/CLR}, {p_1_in[15] u0/register_block.PIO_cmdport_T2_reg[7]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y27, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u0/register_block.PIO_cmdport_T4_reg[0] - 
nets: {data2[16] u0/register_block.PIO_cmdport_T4_reg[0]/Q}, {wb_clk_i u0/register_block.PIO_cmdport_T4_reg[0]/C}, {register_block.PIO_cmdport_T1[7]_i_1_n_0 u0/register_block.PIO_cmdport_T4_reg[0]/CE}, {register_block.gen_stat_reg.int_i_2_n_0 u0/register_block.PIO_cmdport_T4_reg[0]/CLR}, {p_1_in[16] u0/register_block.PIO_cmdport_T4_reg[0]/D}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X60Y36, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u0/register_block.PIO_cmdport_T4_reg[1] - 
nets: {data2[17] u0/register_block.PIO_cmdport_T4_reg[1]/Q}, {wb_clk_i u0/register_block.PIO_cmdport_T4_reg[1]/C}, {register_block.PIO_cmdport_T1[7]_i_1_n_0 u0/register_block.PIO_cmdport_T4_reg[1]/CE}, {PIO_dport1_T4[1] u0/register_block.PIO_cmdport_T4_reg[1]/D}, {register_block.gen_stat_reg.int_i_2_n_0 u0/register_block.PIO_cmdport_T4_reg[1]/PRE}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X63Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDPE, 
REF_NAME: FDPE, 

u0/register_block.PIO_cmdport_T4_reg[2] - 
nets: {data2[18] u0/register_block.PIO_cmdport_T4_reg[2]/Q}, {wb_clk_i u0/register_block.PIO_cmdport_T4_reg[2]/C}, {register_block.PIO_cmdport_T1[7]_i_1_n_0 u0/register_block.PIO_cmdport_T4_reg[2]/CE}, {register_block.gen_stat_reg.int_i_2_n_0 u0/register_block.PIO_cmdport_T4_reg[2]/CLR}, {p_1_in[18] u0/register_block.PIO_cmdport_T4_reg[2]/D}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X60Y36, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u0/register_block.PIO_cmdport_T4_reg[3] - 
nets: {data2[19] u0/register_block.PIO_cmdport_T4_reg[3]/Q}, {wb_clk_i u0/register_block.PIO_cmdport_T4_reg[3]/C}, {register_block.PIO_cmdport_T1[7]_i_1_n_0 u0/register_block.PIO_cmdport_T4_reg[3]/CE}, {register_block.gen_stat_reg.int_i_2_n_0 u0/register_block.PIO_cmdport_T4_reg[3]/CLR}, {p_1_in[19] u0/register_block.PIO_cmdport_T4_reg[3]/D}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X60Y36, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u0/register_block.PIO_cmdport_T4_reg[4] - 
nets: {data2[20] u0/register_block.PIO_cmdport_T4_reg[4]/Q}, {wb_clk_i u0/register_block.PIO_cmdport_T4_reg[4]/C}, {register_block.PIO_cmdport_T1[7]_i_1_n_0 u0/register_block.PIO_cmdport_T4_reg[4]/CE}, {register_block.gen_stat_reg.int_i_2_n_0 u0/register_block.PIO_cmdport_T4_reg[4]/CLR}, {p_1_in[20] u0/register_block.PIO_cmdport_T4_reg[4]/D}, 
BEL: SLICEM.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X60Y36, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u0/register_block.PIO_cmdport_T4_reg[5] - 
nets: {data2[21] u0/register_block.PIO_cmdport_T4_reg[5]/Q}, {wb_clk_i u0/register_block.PIO_cmdport_T4_reg[5]/C}, {register_block.PIO_cmdport_T1[7]_i_1_n_0 u0/register_block.PIO_cmdport_T4_reg[5]/CE}, {register_block.gen_stat_reg.int_i_2_n_0 u0/register_block.PIO_cmdport_T4_reg[5]/CLR}, {p_1_in[21] u0/register_block.PIO_cmdport_T4_reg[5]/D}, 
BEL: SLICEM.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X60Y36, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u0/register_block.PIO_cmdport_T4_reg[6] - 
nets: {data2[22] u0/register_block.PIO_cmdport_T4_reg[6]/Q}, {wb_clk_i u0/register_block.PIO_cmdport_T4_reg[6]/C}, {register_block.PIO_cmdport_T1[7]_i_1_n_0 u0/register_block.PIO_cmdport_T4_reg[6]/CE}, {register_block.gen_stat_reg.int_i_2_n_0 u0/register_block.PIO_cmdport_T4_reg[6]/CLR}, {p_1_in[22] u0/register_block.PIO_cmdport_T4_reg[6]/D}, 
BEL: SLICEM.D5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X60Y36, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u0/register_block.PIO_cmdport_T4_reg[7] - 
nets: {data2[23] u0/register_block.PIO_cmdport_T4_reg[7]/Q}, {wb_clk_i u0/register_block.PIO_cmdport_T4_reg[7]/C}, {register_block.PIO_cmdport_T1[7]_i_1_n_0 u0/register_block.PIO_cmdport_T4_reg[7]/CE}, {register_block.gen_stat_reg.int_i_2_n_0 u0/register_block.PIO_cmdport_T4_reg[7]/CLR}, {p_1_in[23] u0/register_block.PIO_cmdport_T4_reg[7]/D}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u0/register_block.PIO_cmdport_Teoc_reg[0] - 
nets: {data2[24] u0/register_block.PIO_cmdport_Teoc_reg[0]/Q}, {wb_clk_i u0/register_block.PIO_cmdport_Teoc_reg[0]/C}, {register_block.PIO_cmdport_T1[7]_i_1_n_0 u0/register_block.PIO_cmdport_Teoc_reg[0]/CE}, {PIO_dport1_Teoc0_in[0] u0/register_block.PIO_cmdport_Teoc_reg[0]/D}, {register_block.CtrlReg[31]_i_3_n_0 u0/register_block.PIO_cmdport_Teoc_reg[0]/PRE}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X60Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDPE, 
REF_NAME: FDPE, 

u0/register_block.PIO_cmdport_Teoc_reg[1] - 
nets: {data2[25] u0/register_block.PIO_cmdport_Teoc_reg[1]/Q}, {wb_clk_i u0/register_block.PIO_cmdport_Teoc_reg[1]/C}, {register_block.PIO_cmdport_T1[7]_i_1_n_0 u0/register_block.PIO_cmdport_Teoc_reg[1]/CE}, {PIO_dport1_Teoc0_in[1] u0/register_block.PIO_cmdport_Teoc_reg[1]/D}, {register_block.CtrlReg[31]_i_3_n_0 u0/register_block.PIO_cmdport_Teoc_reg[1]/PRE}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X60Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDPE, 
REF_NAME: FDPE, 

u0/register_block.PIO_cmdport_Teoc_reg[2] - 
nets: {data2[26] u0/register_block.PIO_cmdport_Teoc_reg[2]/Q}, {wb_clk_i u0/register_block.PIO_cmdport_Teoc_reg[2]/C}, {register_block.PIO_cmdport_T1[7]_i_1_n_0 u0/register_block.PIO_cmdport_Teoc_reg[2]/CE}, {PIO_dport1_Teoc0_in[2] u0/register_block.PIO_cmdport_Teoc_reg[2]/D}, {register_block.CtrlReg[31]_i_3_n_0 u0/register_block.PIO_cmdport_Teoc_reg[2]/PRE}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X60Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDPE, 
REF_NAME: FDPE, 

u0/register_block.PIO_cmdport_Teoc_reg[3] - 
nets: {data2[27] u0/register_block.PIO_cmdport_Teoc_reg[3]/Q}, {wb_clk_i u0/register_block.PIO_cmdport_Teoc_reg[3]/C}, {register_block.PIO_cmdport_T1[7]_i_1_n_0 u0/register_block.PIO_cmdport_Teoc_reg[3]/CE}, {register_block.CtrlReg[31]_i_3_n_0 u0/register_block.PIO_cmdport_Teoc_reg[3]/CLR}, {p_1_in[27] u0/register_block.PIO_cmdport_Teoc_reg[3]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X61Y28, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u0/register_block.PIO_cmdport_Teoc_reg[4] - 
nets: {data2[28] u0/register_block.PIO_cmdport_Teoc_reg[4]/Q}, {wb_clk_i u0/register_block.PIO_cmdport_Teoc_reg[4]/C}, {register_block.PIO_cmdport_T1[7]_i_1_n_0 u0/register_block.PIO_cmdport_Teoc_reg[4]/CE}, {PIO_dport1_Teoc0_in[4] u0/register_block.PIO_cmdport_Teoc_reg[4]/D}, {register_block.CtrlReg[31]_i_3_n_0 u0/register_block.PIO_cmdport_Teoc_reg[4]/PRE}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X67Y28, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDPE, 
REF_NAME: FDPE, 

u0/register_block.PIO_cmdport_Teoc_reg[5] - 
nets: {data2[29] u0/register_block.PIO_cmdport_Teoc_reg[5]/Q}, {wb_clk_i u0/register_block.PIO_cmdport_Teoc_reg[5]/C}, {register_block.PIO_cmdport_T1[7]_i_1_n_0 u0/register_block.PIO_cmdport_Teoc_reg[5]/CE}, {register_block.CtrlReg[31]_i_3_n_0 u0/register_block.PIO_cmdport_Teoc_reg[5]/CLR}, {p_1_in[29] u0/register_block.PIO_cmdport_Teoc_reg[5]/D}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y28, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u0/register_block.PIO_cmdport_Teoc_reg[6] - 
nets: {data2[30] u0/register_block.PIO_cmdport_Teoc_reg[6]/Q}, {wb_clk_i u0/register_block.PIO_cmdport_Teoc_reg[6]/C}, {register_block.PIO_cmdport_T1[7]_i_1_n_0 u0/register_block.PIO_cmdport_Teoc_reg[6]/CE}, {register_block.CtrlReg[31]_i_3_n_0 u0/register_block.PIO_cmdport_Teoc_reg[6]/CLR}, {p_1_in[30] u0/register_block.PIO_cmdport_Teoc_reg[6]/D}, 
BEL: SLICEM.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X60Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u0/register_block.PIO_cmdport_Teoc_reg[7] - 
nets: {data2[31] u0/register_block.PIO_cmdport_Teoc_reg[7]/Q}, {wb_clk_i u0/register_block.PIO_cmdport_Teoc_reg[7]/C}, {register_block.PIO_cmdport_T1[7]_i_1_n_0 u0/register_block.PIO_cmdport_Teoc_reg[7]/CE}, {register_block.CtrlReg[31]_i_3_n_0 u0/register_block.PIO_cmdport_Teoc_reg[7]/CLR}, {p_1_in[31] u0/register_block.PIO_cmdport_Teoc_reg[7]/D}, 
BEL: SLICEM.D5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X60Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u0/register_block.PIO_dport0_T1_reg[0] - 
nets: {data3[0] u0/register_block.PIO_dport0_T1_reg[0]/Q}, {wb_clk_i u0/register_block.PIO_dport0_T1_reg[0]/C}, {register_block.PIO_dport0_T1[7]_i_1_n_0 u0/register_block.PIO_dport0_T1_reg[0]/CE}, {register_block.gen_stat_reg.int_i_2_n_0 u0/register_block.PIO_dport0_T1_reg[0]/CLR}, {PIO_dport1_T1[0] u0/register_block.PIO_dport0_T1_reg[0]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X69Y37, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u0/register_block.PIO_dport0_T1_reg[1] - 
nets: {data3[1] u0/register_block.PIO_dport0_T1_reg[1]/Q}, {wb_clk_i u0/register_block.PIO_dport0_T1_reg[1]/C}, {register_block.PIO_dport0_T1[7]_i_1_n_0 u0/register_block.PIO_dport0_T1_reg[1]/CE}, {PIO_dport1_T1[1] u0/register_block.PIO_dport0_T1_reg[1]/D}, {register_block.gen_stat_reg.int_i_2_n_0 u0/register_block.PIO_dport0_T1_reg[1]/PRE}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X61Y36, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDPE, 
REF_NAME: FDPE, 

u0/register_block.PIO_dport0_T1_reg[2] - 
nets: {data3[2] u0/register_block.PIO_dport0_T1_reg[2]/Q}, {wb_clk_i u0/register_block.PIO_dport0_T1_reg[2]/C}, {register_block.PIO_dport0_T1[7]_i_1_n_0 u0/register_block.PIO_dport0_T1_reg[2]/CE}, {PIO_dport1_T1[2] u0/register_block.PIO_dport0_T1_reg[2]/D}, {register_block.gen_stat_reg.int_i_2_n_0 u0/register_block.PIO_dport0_T1_reg[2]/PRE}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X65Y35, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDPE, 
REF_NAME: FDPE, 

u0/register_block.PIO_dport0_T1_reg[3] - 
nets: {data3[3] u0/register_block.PIO_dport0_T1_reg[3]/Q}, {wb_clk_i u0/register_block.PIO_dport0_T1_reg[3]/C}, {register_block.PIO_dport0_T1[7]_i_1_n_0 u0/register_block.PIO_dport0_T1_reg[3]/CE}, {register_block.gen_stat_reg.int_i_2_n_0 u0/register_block.PIO_dport0_T1_reg[3]/CLR}, {p_1_in[3] u0/register_block.PIO_dport0_T1_reg[3]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X61Y38, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u0/register_block.PIO_dport0_T1_reg[4] - 
nets: {data3[4] u0/register_block.PIO_dport0_T1_reg[4]/Q}, {wb_clk_i u0/register_block.PIO_dport0_T1_reg[4]/C}, {register_block.PIO_dport0_T1[7]_i_1_n_0 u0/register_block.PIO_dport0_T1_reg[4]/CE}, {register_block.gen_stat_reg.int_i_2_n_0 u0/register_block.PIO_dport0_T1_reg[4]/CLR}, {p_1_in[4] u0/register_block.PIO_dport0_T1_reg[4]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X69Y37, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u0/register_block.PIO_dport0_T1_reg[5] - 
nets: {data3[5] u0/register_block.PIO_dport0_T1_reg[5]/Q}, {wb_clk_i u0/register_block.PIO_dport0_T1_reg[5]/C}, {register_block.PIO_dport0_T1[7]_i_1_n_0 u0/register_block.PIO_dport0_T1_reg[5]/CE}, {register_block.gen_stat_reg.int_i_2_n_0 u0/register_block.PIO_dport0_T1_reg[5]/CLR}, {p_1_in[5] u0/register_block.PIO_dport0_T1_reg[5]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X69Y37, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u0/register_block.PIO_dport0_T1_reg[6] - 
nets: {data3[6] u0/register_block.PIO_dport0_T1_reg[6]/Q}, {wb_clk_i u0/register_block.PIO_dport0_T1_reg[6]/C}, {register_block.PIO_dport0_T1[7]_i_1_n_0 u0/register_block.PIO_dport0_T1_reg[6]/CE}, {register_block.gen_stat_reg.int_i_2_n_0 u0/register_block.PIO_dport0_T1_reg[6]/CLR}, {p_1_in[6] u0/register_block.PIO_dport0_T1_reg[6]/D}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X69Y37, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u0/register_block.PIO_dport0_T1_reg[7] - 
nets: {data3[7] u0/register_block.PIO_dport0_T1_reg[7]/Q}, {wb_clk_i u0/register_block.PIO_dport0_T1_reg[7]/C}, {register_block.PIO_dport0_T1[7]_i_1_n_0 u0/register_block.PIO_dport0_T1_reg[7]/CE}, {register_block.gen_stat_reg.int_i_2_n_0 u0/register_block.PIO_dport0_T1_reg[7]/CLR}, {p_1_in[7] u0/register_block.PIO_dport0_T1_reg[7]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X65Y35, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u0/register_block.PIO_dport0_T2_reg[0] - 
nets: {data3[8] u0/register_block.PIO_dport0_T2_reg[0]/Q}, {wb_clk_i u0/register_block.PIO_dport0_T2_reg[0]/C}, {register_block.PIO_dport0_T1[7]_i_1_n_0 u0/register_block.PIO_dport0_T2_reg[0]/CE}, {register_block.CtrlReg[31]_i_3_n_0 u0/register_block.PIO_dport0_T2_reg[0]/CLR}, {p_1_in[8] u0/register_block.PIO_dport0_T2_reg[0]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X73Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u0/register_block.PIO_dport0_T2_reg[1] - 
nets: {data3[9] u0/register_block.PIO_dport0_T2_reg[1]/Q}, {wb_clk_i u0/register_block.PIO_dport0_T2_reg[1]/C}, {register_block.PIO_dport0_T1[7]_i_1_n_0 u0/register_block.PIO_dport0_T2_reg[1]/CE}, {register_block.CtrlReg[31]_i_3_n_0 u0/register_block.PIO_dport0_T2_reg[1]/CLR}, {p_1_in[9] u0/register_block.PIO_dport0_T2_reg[1]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X71Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u0/register_block.PIO_dport0_T2_reg[2] - 
nets: {data3[10] u0/register_block.PIO_dport0_T2_reg[2]/Q}, {wb_clk_i u0/register_block.PIO_dport0_T2_reg[2]/C}, {register_block.PIO_dport0_T1[7]_i_1_n_0 u0/register_block.PIO_dport0_T2_reg[2]/CE}, {PIO_dport1_T2[2] u0/register_block.PIO_dport0_T2_reg[2]/D}, {register_block.CtrlReg[31]_i_3_n_0 u0/register_block.PIO_dport0_T2_reg[2]/PRE}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X71Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDPE, 
REF_NAME: FDPE, 

u0/register_block.PIO_dport0_T2_reg[3] - 
nets: {data3[11] u0/register_block.PIO_dport0_T2_reg[3]/Q}, {wb_clk_i u0/register_block.PIO_dport0_T2_reg[3]/C}, {register_block.PIO_dport0_T1[7]_i_1_n_0 u0/register_block.PIO_dport0_T2_reg[3]/CE}, {PIO_dport1_T2[3] u0/register_block.PIO_dport0_T2_reg[3]/D}, {register_block.CtrlReg[31]_i_3_n_0 u0/register_block.PIO_dport0_T2_reg[3]/PRE}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X71Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDPE, 
REF_NAME: FDPE, 

u0/register_block.PIO_dport0_T2_reg[4] - 
nets: {data3[12] u0/register_block.PIO_dport0_T2_reg[4]/Q}, {wb_clk_i u0/register_block.PIO_dport0_T2_reg[4]/C}, {register_block.PIO_dport0_T1[7]_i_1_n_0 u0/register_block.PIO_dport0_T2_reg[4]/CE}, {PIO_dport1_T2[4] u0/register_block.PIO_dport0_T2_reg[4]/D}, {register_block.CtrlReg[31]_i_3_n_0 u0/register_block.PIO_dport0_T2_reg[4]/PRE}, 
BEL: SLICEL.C5FF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X71Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDPE, 
REF_NAME: FDPE, 

u0/register_block.PIO_dport0_T2_reg[5] - 
nets: {data3[13] u0/register_block.PIO_dport0_T2_reg[5]/Q}, {wb_clk_i u0/register_block.PIO_dport0_T2_reg[5]/C}, {register_block.PIO_dport0_T1[7]_i_1_n_0 u0/register_block.PIO_dport0_T2_reg[5]/CE}, {register_block.gen_stat_reg.int_i_2_n_0 u0/register_block.PIO_dport0_T2_reg[5]/CLR}, {p_1_in[13] u0/register_block.PIO_dport0_T2_reg[5]/D}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y27, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u0/register_block.PIO_dport0_T2_reg[6] - 
nets: {data3[14] u0/register_block.PIO_dport0_T2_reg[6]/Q}, {wb_clk_i u0/register_block.PIO_dport0_T2_reg[6]/C}, {register_block.PIO_dport0_T1[7]_i_1_n_0 u0/register_block.PIO_dport0_T2_reg[6]/CE}, {register_block.CtrlReg[31]_i_3_n_0 u0/register_block.PIO_dport0_T2_reg[6]/CLR}, {p_1_in[14] u0/register_block.PIO_dport0_T2_reg[6]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u0/register_block.PIO_dport0_T2_reg[7] - 
nets: {data3[15] u0/register_block.PIO_dport0_T2_reg[7]/Q}, {wb_clk_i u0/register_block.PIO_dport0_T2_reg[7]/C}, {register_block.PIO_dport0_T1[7]_i_1_n_0 u0/register_block.PIO_dport0_T2_reg[7]/CE}, {register_block.gen_stat_reg.int_i_2_n_0 u0/register_block.PIO_dport0_T2_reg[7]/CLR}, {p_1_in[15] u0/register_block.PIO_dport0_T2_reg[7]/D}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y27, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u0/register_block.PIO_dport0_T4_reg[0] - 
nets: {data3[16] u0/register_block.PIO_dport0_T4_reg[0]/Q}, {wb_clk_i u0/register_block.PIO_dport0_T4_reg[0]/C}, {register_block.PIO_dport0_T1[7]_i_1_n_0 u0/register_block.PIO_dport0_T4_reg[0]/CE}, {register_block.gen_stat_reg.int_i_2_n_0 u0/register_block.PIO_dport0_T4_reg[0]/CLR}, {p_1_in[16] u0/register_block.PIO_dport0_T4_reg[0]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X61Y36, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u0/register_block.PIO_dport0_T4_reg[1] - 
nets: {data3[17] u0/register_block.PIO_dport0_T4_reg[1]/Q}, {wb_clk_i u0/register_block.PIO_dport0_T4_reg[1]/C}, {register_block.PIO_dport0_T1[7]_i_1_n_0 u0/register_block.PIO_dport0_T4_reg[1]/CE}, {PIO_dport1_T4[1] u0/register_block.PIO_dport0_T4_reg[1]/D}, {register_block.gen_stat_reg.int_i_2_n_0 u0/register_block.PIO_dport0_T4_reg[1]/PRE}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X65Y35, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDPE, 
REF_NAME: FDPE, 

u0/register_block.PIO_dport0_T4_reg[2] - 
nets: {data3[18] u0/register_block.PIO_dport0_T4_reg[2]/Q}, {wb_clk_i u0/register_block.PIO_dport0_T4_reg[2]/C}, {register_block.PIO_dport0_T1[7]_i_1_n_0 u0/register_block.PIO_dport0_T4_reg[2]/CE}, {register_block.gen_stat_reg.int_i_2_n_0 u0/register_block.PIO_dport0_T4_reg[2]/CLR}, {p_1_in[18] u0/register_block.PIO_dport0_T4_reg[2]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X61Y38, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u0/register_block.PIO_dport0_T4_reg[3] - 
nets: {data3[19] u0/register_block.PIO_dport0_T4_reg[3]/Q}, {wb_clk_i u0/register_block.PIO_dport0_T4_reg[3]/C}, {register_block.PIO_dport0_T1[7]_i_1_n_0 u0/register_block.PIO_dport0_T4_reg[3]/CE}, {register_block.gen_stat_reg.int_i_2_n_0 u0/register_block.PIO_dport0_T4_reg[3]/CLR}, {p_1_in[19] u0/register_block.PIO_dport0_T4_reg[3]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X61Y36, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u0/register_block.PIO_dport0_T4_reg[4] - 
nets: {data3[20] u0/register_block.PIO_dport0_T4_reg[4]/Q}, {wb_clk_i u0/register_block.PIO_dport0_T4_reg[4]/C}, {register_block.PIO_dport0_T1[7]_i_1_n_0 u0/register_block.PIO_dport0_T4_reg[4]/CE}, {register_block.gen_stat_reg.int_i_2_n_0 u0/register_block.PIO_dport0_T4_reg[4]/CLR}, {p_1_in[20] u0/register_block.PIO_dport0_T4_reg[4]/D}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X60Y38, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u0/register_block.PIO_dport0_T4_reg[5] - 
nets: {data3[21] u0/register_block.PIO_dport0_T4_reg[5]/Q}, {wb_clk_i u0/register_block.PIO_dport0_T4_reg[5]/C}, {register_block.PIO_dport0_T1[7]_i_1_n_0 u0/register_block.PIO_dport0_T4_reg[5]/CE}, {register_block.gen_stat_reg.int_i_2_n_0 u0/register_block.PIO_dport0_T4_reg[5]/CLR}, {p_1_in[21] u0/register_block.PIO_dport0_T4_reg[5]/D}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X61Y36, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u0/register_block.PIO_dport0_T4_reg[6] - 
nets: {data3[22] u0/register_block.PIO_dport0_T4_reg[6]/Q}, {wb_clk_i u0/register_block.PIO_dport0_T4_reg[6]/C}, {register_block.PIO_dport0_T1[7]_i_1_n_0 u0/register_block.PIO_dport0_T4_reg[6]/CE}, {register_block.gen_stat_reg.int_i_2_n_0 u0/register_block.PIO_dport0_T4_reg[6]/CLR}, {p_1_in[22] u0/register_block.PIO_dport0_T4_reg[6]/D}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X61Y36, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u0/register_block.PIO_dport0_T4_reg[7] - 
nets: {data3[23] u0/register_block.PIO_dport0_T4_reg[7]/Q}, {wb_clk_i u0/register_block.PIO_dport0_T4_reg[7]/C}, {register_block.PIO_dport0_T1[7]_i_1_n_0 u0/register_block.PIO_dport0_T4_reg[7]/CE}, {register_block.gen_stat_reg.int_i_2_n_0 u0/register_block.PIO_dport0_T4_reg[7]/CLR}, {p_1_in[23] u0/register_block.PIO_dport0_T4_reg[7]/D}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X62Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u0/register_block.PIO_dport0_Teoc_reg[0] - 
nets: {data3[24] u0/register_block.PIO_dport0_Teoc_reg[0]/Q}, {wb_clk_i u0/register_block.PIO_dport0_Teoc_reg[0]/C}, {register_block.PIO_dport0_T1[7]_i_1_n_0 u0/register_block.PIO_dport0_Teoc_reg[0]/CE}, {PIO_dport1_Teoc0_in[0] u0/register_block.PIO_dport0_Teoc_reg[0]/D}, {register_block.CtrlReg[31]_i_3_n_0 u0/register_block.PIO_dport0_Teoc_reg[0]/PRE}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X59Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDPE, 
REF_NAME: FDPE, 

u0/register_block.PIO_dport0_Teoc_reg[1] - 
nets: {data3[25] u0/register_block.PIO_dport0_Teoc_reg[1]/Q}, {wb_clk_i u0/register_block.PIO_dport0_Teoc_reg[1]/C}, {register_block.PIO_dport0_T1[7]_i_1_n_0 u0/register_block.PIO_dport0_Teoc_reg[1]/CE}, {PIO_dport1_Teoc0_in[1] u0/register_block.PIO_dport0_Teoc_reg[1]/D}, {register_block.CtrlReg[31]_i_3_n_0 u0/register_block.PIO_dport0_Teoc_reg[1]/PRE}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X59Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDPE, 
REF_NAME: FDPE, 

u0/register_block.PIO_dport0_Teoc_reg[2] - 
nets: {data3[26] u0/register_block.PIO_dport0_Teoc_reg[2]/Q}, {wb_clk_i u0/register_block.PIO_dport0_Teoc_reg[2]/C}, {register_block.PIO_dport0_T1[7]_i_1_n_0 u0/register_block.PIO_dport0_Teoc_reg[2]/CE}, {PIO_dport1_Teoc0_in[2] u0/register_block.PIO_dport0_Teoc_reg[2]/D}, {register_block.CtrlReg[31]_i_3_n_0 u0/register_block.PIO_dport0_Teoc_reg[2]/PRE}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X59Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDPE, 
REF_NAME: FDPE, 

u0/register_block.PIO_dport0_Teoc_reg[3] - 
nets: {data3[27] u0/register_block.PIO_dport0_Teoc_reg[3]/Q}, {wb_clk_i u0/register_block.PIO_dport0_Teoc_reg[3]/C}, {register_block.PIO_dport0_T1[7]_i_1_n_0 u0/register_block.PIO_dport0_Teoc_reg[3]/CE}, {register_block.CtrlReg[31]_i_3_n_0 u0/register_block.PIO_dport0_Teoc_reg[3]/CLR}, {p_1_in[27] u0/register_block.PIO_dport0_Teoc_reg[3]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y26, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u0/register_block.PIO_dport0_Teoc_reg[4] - 
nets: {data3[28] u0/register_block.PIO_dport0_Teoc_reg[4]/Q}, {wb_clk_i u0/register_block.PIO_dport0_Teoc_reg[4]/C}, {register_block.PIO_dport0_T1[7]_i_1_n_0 u0/register_block.PIO_dport0_Teoc_reg[4]/CE}, {PIO_dport1_Teoc0_in[4] u0/register_block.PIO_dport0_Teoc_reg[4]/D}, {register_block.CtrlReg[31]_i_3_n_0 u0/register_block.PIO_dport0_Teoc_reg[4]/PRE}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X63Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDPE, 
REF_NAME: FDPE, 

u0/register_block.PIO_dport0_Teoc_reg[5] - 
nets: {data3[29] u0/register_block.PIO_dport0_Teoc_reg[5]/Q}, {wb_clk_i u0/register_block.PIO_dport0_Teoc_reg[5]/C}, {register_block.PIO_dport0_T1[7]_i_1_n_0 u0/register_block.PIO_dport0_Teoc_reg[5]/CE}, {register_block.CtrlReg[31]_i_3_n_0 u0/register_block.PIO_dport0_Teoc_reg[5]/CLR}, {p_1_in[29] u0/register_block.PIO_dport0_Teoc_reg[5]/D}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u0/register_block.PIO_dport0_Teoc_reg[6] - 
nets: {data3[30] u0/register_block.PIO_dport0_Teoc_reg[6]/Q}, {wb_clk_i u0/register_block.PIO_dport0_Teoc_reg[6]/C}, {register_block.PIO_dport0_T1[7]_i_1_n_0 u0/register_block.PIO_dport0_Teoc_reg[6]/CE}, {register_block.CtrlReg[31]_i_3_n_0 u0/register_block.PIO_dport0_Teoc_reg[6]/CLR}, {p_1_in[30] u0/register_block.PIO_dport0_Teoc_reg[6]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X59Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u0/register_block.PIO_dport0_Teoc_reg[7] - 
nets: {data3[31] u0/register_block.PIO_dport0_Teoc_reg[7]/Q}, {wb_clk_i u0/register_block.PIO_dport0_Teoc_reg[7]/C}, {register_block.PIO_dport0_T1[7]_i_1_n_0 u0/register_block.PIO_dport0_Teoc_reg[7]/CE}, {register_block.CtrlReg[31]_i_3_n_0 u0/register_block.PIO_dport0_Teoc_reg[7]/CLR}, {p_1_in[31] u0/register_block.PIO_dport0_Teoc_reg[7]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X59Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u0/register_block.PIO_dport1_T1_reg[0] - 
nets: {data4[0] u0/register_block.PIO_dport1_T1_reg[0]/Q}, {wb_clk_i u0/register_block.PIO_dport1_T1_reg[0]/C}, {register_block.PIO_dport1_T1[7]_i_1_n_0 u0/register_block.PIO_dport1_T1_reg[0]/CE}, {gen_DMA_req.iDMA_req_i_2_n_0 u0/register_block.PIO_dport1_T1_reg[0]/CLR}, {PIO_dport1_T1[0] u0/register_block.PIO_dport1_T1_reg[0]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X65Y38, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u0/register_block.PIO_dport1_T1_reg[1] - 
nets: {data4[1] u0/register_block.PIO_dport1_T1_reg[1]/Q}, {wb_clk_i u0/register_block.PIO_dport1_T1_reg[1]/C}, {register_block.PIO_dport1_T1[7]_i_1_n_0 u0/register_block.PIO_dport1_T1_reg[1]/CE}, {PIO_dport1_T1[1] u0/register_block.PIO_dport1_T1_reg[1]/D}, {gen_DMA_req.iDMA_req_i_2_n_0 u0/register_block.PIO_dport1_T1_reg[1]/PRE}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X61Y37, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDPE, 
REF_NAME: FDPE, 

u0/register_block.PIO_dport1_T1_reg[2] - 
nets: {data4[2] u0/register_block.PIO_dport1_T1_reg[2]/Q}, {wb_clk_i u0/register_block.PIO_dport1_T1_reg[2]/C}, {register_block.PIO_dport1_T1[7]_i_1_n_0 u0/register_block.PIO_dport1_T1_reg[2]/CE}, {PIO_dport1_T1[2] u0/register_block.PIO_dport1_T1_reg[2]/D}, {register_block.gen_stat_reg.int_i_2_n_0 u0/register_block.PIO_dport1_T1_reg[2]/PRE}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X64Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDPE, 
REF_NAME: FDPE, 

u0/register_block.PIO_dport1_T1_reg[3] - 
nets: {data4[3] u0/register_block.PIO_dport1_T1_reg[3]/Q}, {wb_clk_i u0/register_block.PIO_dport1_T1_reg[3]/C}, {register_block.PIO_dport1_T1[7]_i_1_n_0 u0/register_block.PIO_dport1_T1_reg[3]/CE}, {gen_DMA_req.iDMA_req_i_2_n_0 u0/register_block.PIO_dport1_T1_reg[3]/CLR}, {p_1_in[3] u0/register_block.PIO_dport1_T1_reg[3]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X61Y37, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u0/register_block.PIO_dport1_T1_reg[4] - 
nets: {data4[4] u0/register_block.PIO_dport1_T1_reg[4]/Q}, {wb_clk_i u0/register_block.PIO_dport1_T1_reg[4]/C}, {register_block.PIO_dport1_T1[7]_i_1_n_0 u0/register_block.PIO_dport1_T1_reg[4]/CE}, {gen_DMA_req.iDMA_req_i_2_n_0 u0/register_block.PIO_dport1_T1_reg[4]/CLR}, {p_1_in[4] u0/register_block.PIO_dport1_T1_reg[4]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y36, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u0/register_block.PIO_dport1_T1_reg[5] - 
nets: {data4[5] u0/register_block.PIO_dport1_T1_reg[5]/Q}, {wb_clk_i u0/register_block.PIO_dport1_T1_reg[5]/C}, {register_block.PIO_dport1_T1[7]_i_1_n_0 u0/register_block.PIO_dport1_T1_reg[5]/CE}, {gen_DMA_req.iDMA_req_i_2_n_0 u0/register_block.PIO_dport1_T1_reg[5]/CLR}, {p_1_in[5] u0/register_block.PIO_dport1_T1_reg[5]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X65Y38, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u0/register_block.PIO_dport1_T1_reg[6] - 
nets: {data4[6] u0/register_block.PIO_dport1_T1_reg[6]/Q}, {wb_clk_i u0/register_block.PIO_dport1_T1_reg[6]/C}, {register_block.PIO_dport1_T1[7]_i_1_n_0 u0/register_block.PIO_dport1_T1_reg[6]/CE}, {gen_DMA_req.iDMA_req_i_2_n_0 u0/register_block.PIO_dport1_T1_reg[6]/CLR}, {p_1_in[6] u0/register_block.PIO_dport1_T1_reg[6]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X71Y39, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u0/register_block.PIO_dport1_T1_reg[7] - 
nets: {data4[7] u0/register_block.PIO_dport1_T1_reg[7]/Q}, {wb_clk_i u0/register_block.PIO_dport1_T1_reg[7]/C}, {register_block.PIO_dport1_T1[7]_i_1_n_0 u0/register_block.PIO_dport1_T1_reg[7]/CE}, {gen_DMA_req.iDMA_req_i_2_n_0 u0/register_block.PIO_dport1_T1_reg[7]/CLR}, {p_1_in[7] u0/register_block.PIO_dport1_T1_reg[7]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y35, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u0/register_block.PIO_dport1_T2_reg[0] - 
nets: {data4[8] u0/register_block.PIO_dport1_T2_reg[0]/Q}, {wb_clk_i u0/register_block.PIO_dport1_T2_reg[0]/C}, {register_block.PIO_dport1_T1[7]_i_1_n_0 u0/register_block.PIO_dport1_T2_reg[0]/CE}, {register_block.CtrlReg[31]_i_3_n_0 u0/register_block.PIO_dport1_T2_reg[0]/CLR}, {p_1_in[8] u0/register_block.PIO_dport1_T2_reg[0]/D}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X70Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u0/register_block.PIO_dport1_T2_reg[1] - 
nets: {data4[9] u0/register_block.PIO_dport1_T2_reg[1]/Q}, {wb_clk_i u0/register_block.PIO_dport1_T2_reg[1]/C}, {register_block.PIO_dport1_T1[7]_i_1_n_0 u0/register_block.PIO_dport1_T2_reg[1]/CE}, {register_block.CtrlReg[31]_i_3_n_0 u0/register_block.PIO_dport1_T2_reg[1]/CLR}, {p_1_in[9] u0/register_block.PIO_dport1_T2_reg[1]/D}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X70Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u0/register_block.PIO_dport1_T2_reg[2] - 
nets: {data4[10] u0/register_block.PIO_dport1_T2_reg[2]/Q}, {wb_clk_i u0/register_block.PIO_dport1_T2_reg[2]/C}, {register_block.PIO_dport1_T1[7]_i_1_n_0 u0/register_block.PIO_dport1_T2_reg[2]/CE}, {PIO_dport1_T2[2] u0/register_block.PIO_dport1_T2_reg[2]/D}, {register_block.CtrlReg[31]_i_3_n_0 u0/register_block.PIO_dport1_T2_reg[2]/PRE}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X70Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDPE, 
REF_NAME: FDPE, 

u0/register_block.PIO_dport1_T2_reg[3] - 
nets: {data4[11] u0/register_block.PIO_dport1_T2_reg[3]/Q}, {wb_clk_i u0/register_block.PIO_dport1_T2_reg[3]/C}, {register_block.PIO_dport1_T1[7]_i_1_n_0 u0/register_block.PIO_dport1_T2_reg[3]/CE}, {PIO_dport1_T2[3] u0/register_block.PIO_dport1_T2_reg[3]/D}, {register_block.CtrlReg[31]_i_3_n_0 u0/register_block.PIO_dport1_T2_reg[3]/PRE}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X72Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDPE, 
REF_NAME: FDPE, 

u0/register_block.PIO_dport1_T2_reg[4] - 
nets: {data4[12] u0/register_block.PIO_dport1_T2_reg[4]/Q}, {wb_clk_i u0/register_block.PIO_dport1_T2_reg[4]/C}, {register_block.PIO_dport1_T1[7]_i_1_n_0 u0/register_block.PIO_dport1_T2_reg[4]/CE}, {PIO_dport1_T2[4] u0/register_block.PIO_dport1_T2_reg[4]/D}, {register_block.CtrlReg[31]_i_3_n_0 u0/register_block.PIO_dport1_T2_reg[4]/PRE}, 
BEL: SLICEM.D5FF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X70Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDPE, 
REF_NAME: FDPE, 

u0/register_block.PIO_dport1_T2_reg[5] - 
nets: {data4[13] u0/register_block.PIO_dport1_T2_reg[5]/Q}, {wb_clk_i u0/register_block.PIO_dport1_T2_reg[5]/C}, {register_block.PIO_dport1_T1[7]_i_1_n_0 u0/register_block.PIO_dport1_T2_reg[5]/CE}, {register_block.gen_stat_reg.int_i_2_n_0 u0/register_block.PIO_dport1_T2_reg[5]/CLR}, {p_1_in[13] u0/register_block.PIO_dport1_T2_reg[5]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u0/register_block.PIO_dport1_T2_reg[6] - 
nets: {data4[14] u0/register_block.PIO_dport1_T2_reg[6]/Q}, {wb_clk_i u0/register_block.PIO_dport1_T2_reg[6]/C}, {register_block.PIO_dport1_T1[7]_i_1_n_0 u0/register_block.PIO_dport1_T2_reg[6]/CE}, {register_block.CtrlReg[31]_i_3_n_0 u0/register_block.PIO_dport1_T2_reg[6]/CLR}, {p_1_in[14] u0/register_block.PIO_dport1_T2_reg[6]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u0/register_block.PIO_dport1_T2_reg[7] - 
nets: {data4[15] u0/register_block.PIO_dport1_T2_reg[7]/Q}, {wb_clk_i u0/register_block.PIO_dport1_T2_reg[7]/C}, {register_block.PIO_dport1_T1[7]_i_1_n_0 u0/register_block.PIO_dport1_T2_reg[7]/CE}, {register_block.gen_stat_reg.int_i_2_n_0 u0/register_block.PIO_dport1_T2_reg[7]/CLR}, {p_1_in[15] u0/register_block.PIO_dport1_T2_reg[7]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u0/register_block.PIO_dport1_T4_reg[0] - 
nets: {data4[16] u0/register_block.PIO_dport1_T4_reg[0]/Q}, {wb_clk_i u0/register_block.PIO_dport1_T4_reg[0]/C}, {register_block.PIO_dport1_T1[7]_i_1_n_0 u0/register_block.PIO_dport1_T4_reg[0]/CE}, {gen_DMA_req.iDMA_req_i_2_n_0 u0/register_block.PIO_dport1_T4_reg[0]/CLR}, {p_1_in[16] u0/register_block.PIO_dport1_T4_reg[0]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y35, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u0/register_block.PIO_dport1_T4_reg[1] - 
nets: {data4[17] u0/register_block.PIO_dport1_T4_reg[1]/Q}, {wb_clk_i u0/register_block.PIO_dport1_T4_reg[1]/C}, {register_block.PIO_dport1_T1[7]_i_1_n_0 u0/register_block.PIO_dport1_T4_reg[1]/CE}, {PIO_dport1_T4[1] u0/register_block.PIO_dport1_T4_reg[1]/D}, {gen_DMA_req.iDMA_req_i_2_n_0 u0/register_block.PIO_dport1_T4_reg[1]/PRE}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X63Y35, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDPE, 
REF_NAME: FDPE, 

u0/register_block.PIO_dport1_T4_reg[2] - 
nets: {data4[18] u0/register_block.PIO_dport1_T4_reg[2]/Q}, {wb_clk_i u0/register_block.PIO_dport1_T4_reg[2]/C}, {register_block.PIO_dport1_T1[7]_i_1_n_0 u0/register_block.PIO_dport1_T4_reg[2]/CE}, {gen_DMA_req.iDMA_req_i_2_n_0 u0/register_block.PIO_dport1_T4_reg[2]/CLR}, {p_1_in[18] u0/register_block.PIO_dport1_T4_reg[2]/D}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X61Y37, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u0/register_block.PIO_dport1_T4_reg[3] - 
nets: {data4[19] u0/register_block.PIO_dport1_T4_reg[3]/Q}, {wb_clk_i u0/register_block.PIO_dport1_T4_reg[3]/C}, {register_block.PIO_dport1_T1[7]_i_1_n_0 u0/register_block.PIO_dport1_T4_reg[3]/CE}, {gen_DMA_req.iDMA_req_i_2_n_0 u0/register_block.PIO_dport1_T4_reg[3]/CLR}, {p_1_in[19] u0/register_block.PIO_dport1_T4_reg[3]/D}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y35, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u0/register_block.PIO_dport1_T4_reg[4] - 
nets: {data4[20] u0/register_block.PIO_dport1_T4_reg[4]/Q}, {wb_clk_i u0/register_block.PIO_dport1_T4_reg[4]/C}, {register_block.PIO_dport1_T1[7]_i_1_n_0 u0/register_block.PIO_dport1_T4_reg[4]/CE}, {gen_DMA_req.iDMA_req_i_2_n_0 u0/register_block.PIO_dport1_T4_reg[4]/CLR}, {p_1_in[20] u0/register_block.PIO_dport1_T4_reg[4]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X59Y37, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u0/register_block.PIO_dport1_T4_reg[5] - 
nets: {data4[21] u0/register_block.PIO_dport1_T4_reg[5]/Q}, {wb_clk_i u0/register_block.PIO_dport1_T4_reg[5]/C}, {register_block.PIO_dport1_T1[7]_i_1_n_0 u0/register_block.PIO_dport1_T4_reg[5]/CE}, {gen_DMA_req.iDMA_req_i_2_n_0 u0/register_block.PIO_dport1_T4_reg[5]/CLR}, {p_1_in[21] u0/register_block.PIO_dport1_T4_reg[5]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X59Y37, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u0/register_block.PIO_dport1_T4_reg[6] - 
nets: {data4[22] u0/register_block.PIO_dport1_T4_reg[6]/Q}, {wb_clk_i u0/register_block.PIO_dport1_T4_reg[6]/C}, {register_block.PIO_dport1_T1[7]_i_1_n_0 u0/register_block.PIO_dport1_T4_reg[6]/CE}, {gen_DMA_req.iDMA_req_i_2_n_0 u0/register_block.PIO_dport1_T4_reg[6]/CLR}, {p_1_in[22] u0/register_block.PIO_dport1_T4_reg[6]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X59Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u0/register_block.PIO_dport1_T4_reg[7] - 
nets: {data4[23] u0/register_block.PIO_dport1_T4_reg[7]/Q}, {wb_clk_i u0/register_block.PIO_dport1_T4_reg[7]/C}, {register_block.PIO_dport1_T1[7]_i_1_n_0 u0/register_block.PIO_dport1_T4_reg[7]/CE}, {gen_DMA_req.iDMA_req_i_2_n_0 u0/register_block.PIO_dport1_T4_reg[7]/CLR}, {p_1_in[23] u0/register_block.PIO_dport1_T4_reg[7]/D}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y35, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u0/register_block.PIO_dport1_Teoc_reg[0] - 
nets: {data4[24] u0/register_block.PIO_dport1_Teoc_reg[0]/Q}, {wb_clk_i u0/register_block.PIO_dport1_Teoc_reg[0]/C}, {register_block.PIO_dport1_T1[7]_i_1_n_0 u0/register_block.PIO_dport1_Teoc_reg[0]/CE}, {PIO_dport1_Teoc0_in[0] u0/register_block.PIO_dport1_Teoc_reg[0]/D}, {register_block.CtrlReg[31]_i_3_n_0 u0/register_block.PIO_dport1_Teoc_reg[0]/PRE}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X61Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDPE, 
REF_NAME: FDPE, 

u0/register_block.PIO_dport1_Teoc_reg[1] - 
nets: {data4[25] u0/register_block.PIO_dport1_Teoc_reg[1]/Q}, {wb_clk_i u0/register_block.PIO_dport1_Teoc_reg[1]/C}, {register_block.PIO_dport1_T1[7]_i_1_n_0 u0/register_block.PIO_dport1_Teoc_reg[1]/CE}, {PIO_dport1_Teoc0_in[1] u0/register_block.PIO_dport1_Teoc_reg[1]/D}, {register_block.CtrlReg[31]_i_3_n_0 u0/register_block.PIO_dport1_Teoc_reg[1]/PRE}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X61Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDPE, 
REF_NAME: FDPE, 

u0/register_block.PIO_dport1_Teoc_reg[2] - 
nets: {data4[26] u0/register_block.PIO_dport1_Teoc_reg[2]/Q}, {wb_clk_i u0/register_block.PIO_dport1_Teoc_reg[2]/C}, {register_block.PIO_dport1_T1[7]_i_1_n_0 u0/register_block.PIO_dport1_Teoc_reg[2]/CE}, {PIO_dport1_Teoc0_in[2] u0/register_block.PIO_dport1_Teoc_reg[2]/D}, {register_block.CtrlReg[31]_i_3_n_0 u0/register_block.PIO_dport1_Teoc_reg[2]/PRE}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X61Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDPE, 
REF_NAME: FDPE, 

u0/register_block.PIO_dport1_Teoc_reg[3] - 
nets: {data4[27] u0/register_block.PIO_dport1_Teoc_reg[3]/Q}, {wb_clk_i u0/register_block.PIO_dport1_Teoc_reg[3]/C}, {register_block.PIO_dport1_T1[7]_i_1_n_0 u0/register_block.PIO_dport1_Teoc_reg[3]/CE}, {register_block.CtrlReg[31]_i_3_n_0 u0/register_block.PIO_dport1_Teoc_reg[3]/CLR}, {p_1_in[27] u0/register_block.PIO_dport1_Teoc_reg[3]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u0/register_block.PIO_dport1_Teoc_reg[4] - 
nets: {data4[28] u0/register_block.PIO_dport1_Teoc_reg[4]/Q}, {wb_clk_i u0/register_block.PIO_dport1_Teoc_reg[4]/C}, {register_block.PIO_dport1_T1[7]_i_1_n_0 u0/register_block.PIO_dport1_Teoc_reg[4]/CE}, {PIO_dport1_Teoc0_in[4] u0/register_block.PIO_dport1_Teoc_reg[4]/D}, {register_block.CtrlReg[31]_i_3_n_0 u0/register_block.PIO_dport1_Teoc_reg[4]/PRE}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X64Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDPE, 
REF_NAME: FDPE, 

u0/register_block.PIO_dport1_Teoc_reg[5] - 
nets: {data4[29] u0/register_block.PIO_dport1_Teoc_reg[5]/Q}, {wb_clk_i u0/register_block.PIO_dport1_Teoc_reg[5]/C}, {register_block.PIO_dport1_T1[7]_i_1_n_0 u0/register_block.PIO_dport1_Teoc_reg[5]/CE}, {register_block.CtrlReg[31]_i_3_n_0 u0/register_block.PIO_dport1_Teoc_reg[5]/CLR}, {p_1_in[29] u0/register_block.PIO_dport1_Teoc_reg[5]/D}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u0/register_block.PIO_dport1_Teoc_reg[6] - 
nets: {data4[30] u0/register_block.PIO_dport1_Teoc_reg[6]/Q}, {wb_clk_i u0/register_block.PIO_dport1_Teoc_reg[6]/C}, {register_block.PIO_dport1_T1[7]_i_1_n_0 u0/register_block.PIO_dport1_Teoc_reg[6]/CE}, {register_block.CtrlReg[31]_i_3_n_0 u0/register_block.PIO_dport1_Teoc_reg[6]/CLR}, {p_1_in[30] u0/register_block.PIO_dport1_Teoc_reg[6]/D}, 
BEL: SLICEL.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X61Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u0/register_block.PIO_dport1_Teoc_reg[7] - 
nets: {data4[31] u0/register_block.PIO_dport1_Teoc_reg[7]/Q}, {wb_clk_i u0/register_block.PIO_dport1_Teoc_reg[7]/C}, {register_block.PIO_dport1_T1[7]_i_1_n_0 u0/register_block.PIO_dport1_Teoc_reg[7]/CE}, {register_block.CtrlReg[31]_i_3_n_0 u0/register_block.PIO_dport1_Teoc_reg[7]/CLR}, {p_1_in[31] u0/register_block.PIO_dport1_Teoc_reg[7]/D}, 
BEL: SLICEL.D5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X61Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u0/register_block.gen_stat_reg.dirq_reg - 
nets: {u0/register_block.gen_stat_reg.dirq_reg_n_0 u0/register_block.gen_stat_reg.dirq_reg/Q}, {wb_clk_i u0/register_block.gen_stat_reg.dirq_reg/C}, {<const1> u0/register_block.gen_stat_reg.dirq_reg/CE}, {register_block.CtrlReg[31]_i_3_n_0 u0/register_block.gen_stat_reg.dirq_reg/CLR}, {register_block.gen_stat_reg.dirq_i_1_n_0 u0/register_block.gen_stat_reg.dirq_reg/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y39, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u0/register_block.gen_stat_reg.int_reg - 
nets: {wb_inta_o u0/register_block.gen_stat_reg.int_reg/Q}, {wb_clk_i u0/register_block.gen_stat_reg.int_reg/C}, {<const1> u0/register_block.gen_stat_reg.int_reg/CE}, {register_block.gen_stat_reg.int_i_2_n_0 u0/register_block.gen_stat_reg.int_reg/CLR}, {register_block.gen_stat_reg.int_i_1_n_0 u0/register_block.gen_stat_reg.int_reg/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y38, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/DIOR_reg - 
nets: {u1/DMAdior u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/DIOR_reg/Q}, {wb_clk_i u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/DIOR_reg/C}, {<const1> u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/DIOR_reg/CE}, {gen_DMA_req.iDMA_req_i_2_n_0 u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/DIOR_reg/CLR}, {DIOR_i_1__0_n_0 u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/DIOR_reg/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X65Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/DIOW_reg - 
nets: {u1/DMAdiow u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/DIOW_reg/Q}, {wb_clk_i u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/DIOW_reg/C}, {<const1> u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/DIOW_reg/CE}, {register_block.gen_stat_reg.int_i_2_n_0 u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/DIOW_reg/CLR}, {DIOW_i_1__0_n_0 u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/DIOW_reg/D}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/dstrb_reg - 
nets: {u1/DMA_control/dstrb u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/dstrb_reg/Q}, {wb_clk_i u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/dstrb_reg/C}, {<const1> u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/dstrb_reg/CE}, {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/Tddone u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/dstrb_reg/D}, {<const0> u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/dstrb_reg/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X65Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg[0] - 
nets: {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg_n_0_[0] u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg[0]/Q}, {wb_clk_i u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg[0]/C}, {<const1> u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg[0]/CE}, {Qi[0]_i_1__5_n_0 u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg[0]/D}, {gen_DMA_req.iDMA_req_i_2_n_0 u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg[0]/PRE}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X59Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDPE, 
REF_NAME: FDPE, 

u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg[1] - 
nets: {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg_n_0_[1] u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg[1]/Q}, {wb_clk_i u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg[1]/C}, {<const1> u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg[1]/CE}, {gen_DMA_req.iDMA_req_i_2_n_0 u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg[1]/CLR}, {Qi[1]_i_1__5_n_0 u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg[1]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X59Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg[2] - 
nets: {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg_n_0_[2] u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg[2]/Q}, {wb_clk_i u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg[2]/C}, {<const1> u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg[2]/CE}, {Qi[2]_i_1__5_n_0 u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg[2]/D}, {gen_DMA_req.iDMA_req_i_2_n_0 u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg[2]/PRE}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X58Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDPE, 
REF_NAME: FDPE, 

u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg[3] - 
nets: {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg_n_0_[3] u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg[3]/Q}, {wb_clk_i u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg[3]/C}, {<const1> u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg[3]/CE}, {gen_DMA_req.iDMA_req_i_2_n_0 u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg[3]/CLR}, {Qi[3]_i_1__5_n_0 u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg[3]/D}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X58Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg[4] - 
nets: {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg_n_0_[4] u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg[4]/Q}, {wb_clk_i u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg[4]/C}, {<const1> u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg[4]/CE}, {Qi[4]_i_1__5_n_0 u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg[4]/D}, {gen_DMA_req.iDMA_req_i_2_n_0 u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg[4]/PRE}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X59Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDPE, 
REF_NAME: FDPE, 

u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg[5] - 
nets: {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg_n_0_[5] u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg[5]/Q}, {wb_clk_i u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg[5]/C}, {<const1> u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg[5]/CE}, {register_block.CtrlReg[31]_i_3_n_0 u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg[5]/CLR}, {Qi[5]_i_1__5_n_0 u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg[5]/D}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X62Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg[6] - 
nets: {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg_n_0_[6] u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg[6]/Q}, {wb_clk_i u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg[6]/C}, {<const1> u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg[6]/CE}, {register_block.CtrlReg[31]_i_3_n_0 u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg[6]/CLR}, {Qi[6]_i_1__5_n_0 u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg[6]/D}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X62Y28, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg[7] - 
nets: {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg_n_0_[7] u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg[7]/Q}, {wb_clk_i u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg[7]/C}, {<const1> u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg[7]/CE}, {register_block.CtrlReg[31]_i_3_n_0 u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg[7]/CLR}, {Qi[7]_i_1__5_n_0 u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg[7]/D}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X62Y28, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/rci_reg - 
nets: {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/rci_reg_n_0 u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/rci_reg/Q}, {wb_clk_i u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/rci_reg/C}, {<const1> u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/rci_reg/CE}, {gen_DMA_req.iDMA_req_i_2_n_0 u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/rci_reg/CLR}, {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/rci u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/rci_reg/D}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X62Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/cnt/Qi_reg[0] - 
nets: {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/cnt/Qi_reg_n_0_[0] u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/cnt/Qi_reg[0]/Q}, {wb_clk_i u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/cnt/Qi_reg[0]/C}, {<const1> u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/cnt/Qi_reg[0]/CE}, {Qi[0]_i_1__4_n_0 u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/cnt/Qi_reg[0]/D}, {register_block.CtrlReg[31]_i_3_n_0 u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/cnt/Qi_reg[0]/PRE}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X66Y28, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDPE, 
REF_NAME: FDPE, 

u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/cnt/Qi_reg[1] - 
nets: {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/cnt/Qi_reg_n_0_[1] u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/cnt/Qi_reg[1]/Q}, {wb_clk_i u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/cnt/Qi_reg[1]/C}, {<const1> u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/cnt/Qi_reg[1]/CE}, {register_block.CtrlReg[31]_i_3_n_0 u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/cnt/Qi_reg[1]/CLR}, {Qi[1]_i_1__4_n_0 u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/cnt/Qi_reg[1]/D}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y28, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/cnt/Qi_reg[2] - 
nets: {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/cnt/Qi_reg_n_0_[2] u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/cnt/Qi_reg[2]/Q}, {wb_clk_i u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/cnt/Qi_reg[2]/C}, {<const1> u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/cnt/Qi_reg[2]/CE}, {Qi[2]_i_1__4_n_0 u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/cnt/Qi_reg[2]/D}, {register_block.CtrlReg[31]_i_3_n_0 u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/cnt/Qi_reg[2]/PRE}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X64Y28, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDPE, 
REF_NAME: FDPE, 

u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/cnt/Qi_reg[3] - 
nets: {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/cnt/Qi_reg_n_0_[3] u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/cnt/Qi_reg[3]/Q}, {wb_clk_i u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/cnt/Qi_reg[3]/C}, {<const1> u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/cnt/Qi_reg[3]/CE}, {register_block.CtrlReg[31]_i_3_n_0 u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/cnt/Qi_reg[3]/CLR}, {Qi[3]_i_1__4_n_0 u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/cnt/Qi_reg[3]/D}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y28, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/cnt/Qi_reg[4] - 
nets: {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/cnt/Qi_reg_n_0_[4] u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/cnt/Qi_reg[4]/Q}, {wb_clk_i u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/cnt/Qi_reg[4]/C}, {<const1> u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/cnt/Qi_reg[4]/CE}, {Qi[4]_i_1__4_n_0 u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/cnt/Qi_reg[4]/D}, {register_block.CtrlReg[31]_i_3_n_0 u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/cnt/Qi_reg[4]/PRE}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X66Y28, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDPE, 
REF_NAME: FDPE, 

u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/cnt/Qi_reg[5] - 
nets: {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/cnt/Qi_reg_n_0_[5] u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/cnt/Qi_reg[5]/Q}, {wb_clk_i u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/cnt/Qi_reg[5]/C}, {<const1> u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/cnt/Qi_reg[5]/CE}, {gen_DMA_req.iDMA_req_i_2_n_0 u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/cnt/Qi_reg[5]/CLR}, {Qi[5]_i_1__4_n_0 u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/cnt/Qi_reg[5]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/cnt/Qi_reg[6] - 
nets: {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/cnt/Qi_reg_n_0_[6] u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/cnt/Qi_reg[6]/Q}, {wb_clk_i u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/cnt/Qi_reg[6]/C}, {<const1> u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/cnt/Qi_reg[6]/CE}, {gen_DMA_req.iDMA_req_i_2_n_0 u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/cnt/Qi_reg[6]/CLR}, {Qi[6]_i_1__4_n_0 u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/cnt/Qi_reg[6]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/cnt/Qi_reg[7] - 
nets: {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/cnt/Qi_reg_n_0_[7] u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/cnt/Qi_reg[7]/Q}, {wb_clk_i u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/cnt/Qi_reg[7]/C}, {<const1> u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/cnt/Qi_reg[7]/CE}, {gen_DMA_req.iDMA_req_i_2_n_0 u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/cnt/Qi_reg[7]/CLR}, {Qi[7]_i_1__4_n_0 u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/cnt/Qi_reg[7]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/rci_reg - 
nets: {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/rci_reg_n_0 u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/rci_reg/Q}, {wb_clk_i u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/rci_reg/C}, {<const1> u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/rci_reg/CE}, {register_block.CtrlReg[31]_i_3_n_0 u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/rci_reg/CLR}, {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/rci u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/rci_reg/D}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X64Y28, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/cnt/Qi_reg[0] - 
nets: {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/cnt/Qi_reg_n_0_[0] u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/cnt/Qi_reg[0]/Q}, {wb_clk_i u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/cnt/Qi_reg[0]/C}, {<const1> u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/cnt/Qi_reg[0]/CE}, {gen_DMA_req.iDMA_req_i_2_n_0 u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/cnt/Qi_reg[0]/CLR}, {Qi[0]_i_1__3_n_0 u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/cnt/Qi_reg[0]/D}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X62Y40, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/cnt/Qi_reg[1] - 
nets: {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/cnt/Qi_reg_n_0_[1] u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/cnt/Qi_reg[1]/Q}, {wb_clk_i u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/cnt/Qi_reg[1]/C}, {<const1> u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/cnt/Qi_reg[1]/CE}, {gen_DMA_req.iDMA_req_i_2_n_0 u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/cnt/Qi_reg[1]/CLR}, {Qi[1]_i_1__3_n_0 u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/cnt/Qi_reg[1]/D}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X62Y40, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/cnt/Qi_reg[2] - 
nets: {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/cnt/Qi_reg_n_0_[2] u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/cnt/Qi_reg[2]/Q}, {wb_clk_i u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/cnt/Qi_reg[2]/C}, {<const1> u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/cnt/Qi_reg[2]/CE}, {Qi[2]_i_1__3_n_0 u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/cnt/Qi_reg[2]/D}, {gen_DMA_req.iDMA_req_i_2_n_0 u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/cnt/Qi_reg[2]/PRE}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X62Y39, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDPE, 
REF_NAME: FDPE, 

u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/cnt/Qi_reg[3] - 
nets: {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/cnt/Qi_reg_n_0_[3] u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/cnt/Qi_reg[3]/Q}, {wb_clk_i u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/cnt/Qi_reg[3]/C}, {<const1> u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/cnt/Qi_reg[3]/CE}, {gen_DMA_req.iDMA_req_i_2_n_0 u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/cnt/Qi_reg[3]/CLR}, {Qi[3]_i_1__3_n_0 u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/cnt/Qi_reg[3]/D}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X62Y39, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/cnt/Qi_reg[4] - 
nets: {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/cnt/Qi_reg_n_0_[4] u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/cnt/Qi_reg[4]/Q}, {wb_clk_i u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/cnt/Qi_reg[4]/C}, {<const1> u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/cnt/Qi_reg[4]/CE}, {gen_DMA_req.iDMA_req_i_2_n_0 u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/cnt/Qi_reg[4]/CLR}, {Qi[4]_i_1__3_n_0 u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/cnt/Qi_reg[4]/D}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X62Y40, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/cnt/Qi_reg[5] - 
nets: {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/cnt/Qi_reg_n_0_[5] u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/cnt/Qi_reg[5]/Q}, {wb_clk_i u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/cnt/Qi_reg[5]/C}, {<const1> u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/cnt/Qi_reg[5]/CE}, {gen_DMA_req.iDMA_req_i_2_n_0 u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/cnt/Qi_reg[5]/CLR}, {Qi[5]_i_1__3_n_0 u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/cnt/Qi_reg[5]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y38, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/cnt/Qi_reg[6] - 
nets: {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/cnt/Qi_reg_n_0_[6] u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/cnt/Qi_reg[6]/Q}, {wb_clk_i u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/cnt/Qi_reg[6]/C}, {<const1> u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/cnt/Qi_reg[6]/CE}, {gen_DMA_req.iDMA_req_i_2_n_0 u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/cnt/Qi_reg[6]/CLR}, {Qi[6]_i_1__3_n_0 u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/cnt/Qi_reg[6]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y38, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/cnt/Qi_reg[7] - 
nets: {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/cnt/Qi_reg_n_0_[7] u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/cnt/Qi_reg[7]/Q}, {wb_clk_i u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/cnt/Qi_reg[7]/C}, {<const1> u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/cnt/Qi_reg[7]/CE}, {gen_DMA_req.iDMA_req_i_2_n_0 u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/cnt/Qi_reg[7]/CLR}, {Qi[7]_i_1__3_n_0 u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/cnt/Qi_reg[7]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y38, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/rci_reg - 
nets: {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/rci_reg_n_0 u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/rci_reg/Q}, {wb_clk_i u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/rci_reg/C}, {<const1> u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/rci_reg/CE}, {gen_DMA_req.iDMA_req_i_2_n_0 u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/rci_reg/CLR}, {u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/rci u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/rci_reg/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X64Y37, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/DMA_control/DMA_timing_ctrl.Td_reg[0] - 
nets: {Td[0] u1/DMA_control/DMA_timing_ctrl.Td_reg[0]/Q}, {wb_clk_i u1/DMA_control/DMA_timing_ctrl.Td_reg[0]/C}, {<const1> u1/DMA_control/DMA_timing_ctrl.Td_reg[0]/CE}, {DMA_timing_ctrl.Td[0]_i_1_n_0 u1/DMA_control/DMA_timing_ctrl.Td_reg[0]/D}, {<const0> u1/DMA_control/DMA_timing_ctrl.Td_reg[0]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y28, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/DMA_control/DMA_timing_ctrl.Td_reg[1] - 
nets: {Td[1] u1/DMA_control/DMA_timing_ctrl.Td_reg[1]/Q}, {wb_clk_i u1/DMA_control/DMA_timing_ctrl.Td_reg[1]/C}, {<const1> u1/DMA_control/DMA_timing_ctrl.Td_reg[1]/CE}, {DMA_timing_ctrl.Td[1]_i_1_n_0 u1/DMA_control/DMA_timing_ctrl.Td_reg[1]/D}, {<const0> u1/DMA_control/DMA_timing_ctrl.Td_reg[1]/R}, 
BEL: SLICEL.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y28, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/DMA_control/DMA_timing_ctrl.Td_reg[2] - 
nets: {Td[2] u1/DMA_control/DMA_timing_ctrl.Td_reg[2]/Q}, {wb_clk_i u1/DMA_control/DMA_timing_ctrl.Td_reg[2]/C}, {<const1> u1/DMA_control/DMA_timing_ctrl.Td_reg[2]/CE}, {DMA_timing_ctrl.Td[2]_i_1_n_0 u1/DMA_control/DMA_timing_ctrl.Td_reg[2]/D}, {<const0> u1/DMA_control/DMA_timing_ctrl.Td_reg[2]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X69Y28, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/DMA_control/DMA_timing_ctrl.Td_reg[3] - 
nets: {Td[3] u1/DMA_control/DMA_timing_ctrl.Td_reg[3]/Q}, {wb_clk_i u1/DMA_control/DMA_timing_ctrl.Td_reg[3]/C}, {<const1> u1/DMA_control/DMA_timing_ctrl.Td_reg[3]/CE}, {DMA_timing_ctrl.Td[3]_i_1_n_0 u1/DMA_control/DMA_timing_ctrl.Td_reg[3]/D}, {<const0> u1/DMA_control/DMA_timing_ctrl.Td_reg[3]/R}, 
BEL: SLICEL.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X69Y28, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/DMA_control/DMA_timing_ctrl.Td_reg[4] - 
nets: {Td[4] u1/DMA_control/DMA_timing_ctrl.Td_reg[4]/Q}, {wb_clk_i u1/DMA_control/DMA_timing_ctrl.Td_reg[4]/C}, {<const1> u1/DMA_control/DMA_timing_ctrl.Td_reg[4]/CE}, {DMA_timing_ctrl.Td[4]_i_1_n_0 u1/DMA_control/DMA_timing_ctrl.Td_reg[4]/D}, {<const0> u1/DMA_control/DMA_timing_ctrl.Td_reg[4]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X65Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/DMA_control/DMA_timing_ctrl.Td_reg[5] - 
nets: {Td[5] u1/DMA_control/DMA_timing_ctrl.Td_reg[5]/Q}, {wb_clk_i u1/DMA_control/DMA_timing_ctrl.Td_reg[5]/C}, {<const1> u1/DMA_control/DMA_timing_ctrl.Td_reg[5]/CE}, {DMA_timing_ctrl.Td[5]_i_1_n_0 u1/DMA_control/DMA_timing_ctrl.Td_reg[5]/D}, {<const0> u1/DMA_control/DMA_timing_ctrl.Td_reg[5]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X65Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/DMA_control/DMA_timing_ctrl.Td_reg[6] - 
nets: {Td[6] u1/DMA_control/DMA_timing_ctrl.Td_reg[6]/Q}, {wb_clk_i u1/DMA_control/DMA_timing_ctrl.Td_reg[6]/C}, {<const1> u1/DMA_control/DMA_timing_ctrl.Td_reg[6]/CE}, {DMA_timing_ctrl.Td[6]_i_1_n_0 u1/DMA_control/DMA_timing_ctrl.Td_reg[6]/D}, {<const0> u1/DMA_control/DMA_timing_ctrl.Td_reg[6]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X65Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/DMA_control/DMA_timing_ctrl.Td_reg[7] - 
nets: {Td[7] u1/DMA_control/DMA_timing_ctrl.Td_reg[7]/Q}, {wb_clk_i u1/DMA_control/DMA_timing_ctrl.Td_reg[7]/C}, {<const1> u1/DMA_control/DMA_timing_ctrl.Td_reg[7]/CE}, {DMA_timing_ctrl.Td[7]_i_1_n_0 u1/DMA_control/DMA_timing_ctrl.Td_reg[7]/D}, {<const0> u1/DMA_control/DMA_timing_ctrl.Td_reg[7]/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X65Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/DMA_control/DMA_timing_ctrl.Teoc_reg[0] - 
nets: {u1/DMA_control/DMA_timing_ctrl.Teoc_reg_n_0_[0] u1/DMA_control/DMA_timing_ctrl.Teoc_reg[0]/Q}, {wb_clk_i u1/DMA_control/DMA_timing_ctrl.Teoc_reg[0]/C}, {<const1> u1/DMA_control/DMA_timing_ctrl.Teoc_reg[0]/CE}, {DMA_timing_ctrl.Teoc[0]_i_1_n_0 u1/DMA_control/DMA_timing_ctrl.Teoc_reg[0]/D}, {<const0> u1/DMA_control/DMA_timing_ctrl.Teoc_reg[0]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X60Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/DMA_control/DMA_timing_ctrl.Teoc_reg[1] - 
nets: {u1/DMA_control/DMA_timing_ctrl.Teoc_reg_n_0_[1] u1/DMA_control/DMA_timing_ctrl.Teoc_reg[1]/Q}, {wb_clk_i u1/DMA_control/DMA_timing_ctrl.Teoc_reg[1]/C}, {<const1> u1/DMA_control/DMA_timing_ctrl.Teoc_reg[1]/CE}, {DMA_timing_ctrl.Teoc[1]_i_1_n_0 u1/DMA_control/DMA_timing_ctrl.Teoc_reg[1]/D}, {<const0> u1/DMA_control/DMA_timing_ctrl.Teoc_reg[1]/R}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X60Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/DMA_control/DMA_timing_ctrl.Teoc_reg[2] - 
nets: {u1/DMA_control/DMA_timing_ctrl.Teoc_reg_n_0_[2] u1/DMA_control/DMA_timing_ctrl.Teoc_reg[2]/Q}, {wb_clk_i u1/DMA_control/DMA_timing_ctrl.Teoc_reg[2]/C}, {<const1> u1/DMA_control/DMA_timing_ctrl.Teoc_reg[2]/CE}, {DMA_timing_ctrl.Teoc[2]_i_1_n_0 u1/DMA_control/DMA_timing_ctrl.Teoc_reg[2]/D}, {<const0> u1/DMA_control/DMA_timing_ctrl.Teoc_reg[2]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X61Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/DMA_control/DMA_timing_ctrl.Teoc_reg[3] - 
nets: {u1/DMA_control/DMA_timing_ctrl.Teoc_reg_n_0_[3] u1/DMA_control/DMA_timing_ctrl.Teoc_reg[3]/Q}, {wb_clk_i u1/DMA_control/DMA_timing_ctrl.Teoc_reg[3]/C}, {<const1> u1/DMA_control/DMA_timing_ctrl.Teoc_reg[3]/CE}, {DMA_timing_ctrl.Teoc[3]_i_1_n_0 u1/DMA_control/DMA_timing_ctrl.Teoc_reg[3]/D}, {<const0> u1/DMA_control/DMA_timing_ctrl.Teoc_reg[3]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X61Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/DMA_control/DMA_timing_ctrl.Teoc_reg[4] - 
nets: {u1/DMA_control/DMA_timing_ctrl.Teoc_reg_n_0_[4] u1/DMA_control/DMA_timing_ctrl.Teoc_reg[4]/Q}, {wb_clk_i u1/DMA_control/DMA_timing_ctrl.Teoc_reg[4]/C}, {<const1> u1/DMA_control/DMA_timing_ctrl.Teoc_reg[4]/CE}, {DMA_timing_ctrl.Teoc[4]_i_1_n_0 u1/DMA_control/DMA_timing_ctrl.Teoc_reg[4]/D}, {<const0> u1/DMA_control/DMA_timing_ctrl.Teoc_reg[4]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/DMA_control/DMA_timing_ctrl.Teoc_reg[5] - 
nets: {u1/DMA_control/DMA_timing_ctrl.Teoc_reg_n_0_[5] u1/DMA_control/DMA_timing_ctrl.Teoc_reg[5]/Q}, {wb_clk_i u1/DMA_control/DMA_timing_ctrl.Teoc_reg[5]/C}, {<const1> u1/DMA_control/DMA_timing_ctrl.Teoc_reg[5]/CE}, {DMA_timing_ctrl.Teoc[5]_i_1_n_0 u1/DMA_control/DMA_timing_ctrl.Teoc_reg[5]/D}, {<const0> u1/DMA_control/DMA_timing_ctrl.Teoc_reg[5]/R}, 
BEL: SLICEL.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/DMA_control/DMA_timing_ctrl.Teoc_reg[6] - 
nets: {u1/DMA_control/DMA_timing_ctrl.Teoc_reg_n_0_[6] u1/DMA_control/DMA_timing_ctrl.Teoc_reg[6]/Q}, {wb_clk_i u1/DMA_control/DMA_timing_ctrl.Teoc_reg[6]/C}, {<const1> u1/DMA_control/DMA_timing_ctrl.Teoc_reg[6]/CE}, {DMA_timing_ctrl.Teoc[6]_i_1_n_0 u1/DMA_control/DMA_timing_ctrl.Teoc_reg[6]/D}, {<const0> u1/DMA_control/DMA_timing_ctrl.Teoc_reg[6]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X60Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/DMA_control/DMA_timing_ctrl.Teoc_reg[7] - 
nets: {u1/DMA_control/DMA_timing_ctrl.Teoc_reg_n_0_[7] u1/DMA_control/DMA_timing_ctrl.Teoc_reg[7]/Q}, {wb_clk_i u1/DMA_control/DMA_timing_ctrl.Teoc_reg[7]/C}, {<const1> u1/DMA_control/DMA_timing_ctrl.Teoc_reg[7]/CE}, {DMA_timing_ctrl.Teoc[7]_i_1_n_0 u1/DMA_control/DMA_timing_ctrl.Teoc_reg[7]/D}, {<const0> u1/DMA_control/DMA_timing_ctrl.Teoc_reg[7]/R}, 
BEL: SLICEM.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X60Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/DMA_control/DMA_timing_ctrl.Tm_reg[0] - 
nets: {Tm[0] u1/DMA_control/DMA_timing_ctrl.Tm_reg[0]/Q}, {wb_clk_i u1/DMA_control/DMA_timing_ctrl.Tm_reg[0]/C}, {<const1> u1/DMA_control/DMA_timing_ctrl.Tm_reg[0]/CE}, {DMA_timing_ctrl.Tm[0]_i_1_n_0 u1/DMA_control/DMA_timing_ctrl.Tm_reg[0]/D}, {<const0> u1/DMA_control/DMA_timing_ctrl.Tm_reg[0]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y40, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/DMA_control/DMA_timing_ctrl.Tm_reg[1] - 
nets: {Tm[1] u1/DMA_control/DMA_timing_ctrl.Tm_reg[1]/Q}, {wb_clk_i u1/DMA_control/DMA_timing_ctrl.Tm_reg[1]/C}, {<const1> u1/DMA_control/DMA_timing_ctrl.Tm_reg[1]/CE}, {DMA_timing_ctrl.Tm[1]_i_1_n_0 u1/DMA_control/DMA_timing_ctrl.Tm_reg[1]/D}, {<const0> u1/DMA_control/DMA_timing_ctrl.Tm_reg[1]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y40, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/DMA_control/DMA_timing_ctrl.Tm_reg[2] - 
nets: {Tm[2] u1/DMA_control/DMA_timing_ctrl.Tm_reg[2]/Q}, {wb_clk_i u1/DMA_control/DMA_timing_ctrl.Tm_reg[2]/C}, {<const1> u1/DMA_control/DMA_timing_ctrl.Tm_reg[2]/CE}, {DMA_timing_ctrl.Tm[2]_i_1_n_0 u1/DMA_control/DMA_timing_ctrl.Tm_reg[2]/D}, {<const0> u1/DMA_control/DMA_timing_ctrl.Tm_reg[2]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y37, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/DMA_control/DMA_timing_ctrl.Tm_reg[3] - 
nets: {Tm[3] u1/DMA_control/DMA_timing_ctrl.Tm_reg[3]/Q}, {wb_clk_i u1/DMA_control/DMA_timing_ctrl.Tm_reg[3]/C}, {<const1> u1/DMA_control/DMA_timing_ctrl.Tm_reg[3]/CE}, {DMA_timing_ctrl.Tm[3]_i_1_n_0 u1/DMA_control/DMA_timing_ctrl.Tm_reg[3]/D}, {<const0> u1/DMA_control/DMA_timing_ctrl.Tm_reg[3]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y37, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/DMA_control/DMA_timing_ctrl.Tm_reg[4] - 
nets: {Tm[4] u1/DMA_control/DMA_timing_ctrl.Tm_reg[4]/Q}, {wb_clk_i u1/DMA_control/DMA_timing_ctrl.Tm_reg[4]/C}, {<const1> u1/DMA_control/DMA_timing_ctrl.Tm_reg[4]/CE}, {DMA_timing_ctrl.Tm[4]_i_1_n_0 u1/DMA_control/DMA_timing_ctrl.Tm_reg[4]/D}, {<const0> u1/DMA_control/DMA_timing_ctrl.Tm_reg[4]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y37, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/DMA_control/DMA_timing_ctrl.Tm_reg[5] - 
nets: {Tm[5] u1/DMA_control/DMA_timing_ctrl.Tm_reg[5]/Q}, {wb_clk_i u1/DMA_control/DMA_timing_ctrl.Tm_reg[5]/C}, {<const1> u1/DMA_control/DMA_timing_ctrl.Tm_reg[5]/CE}, {DMA_timing_ctrl.Tm[5]_i_1_n_0 u1/DMA_control/DMA_timing_ctrl.Tm_reg[5]/D}, {<const0> u1/DMA_control/DMA_timing_ctrl.Tm_reg[5]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y37, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/DMA_control/DMA_timing_ctrl.Tm_reg[6] - 
nets: {Tm[6] u1/DMA_control/DMA_timing_ctrl.Tm_reg[6]/Q}, {wb_clk_i u1/DMA_control/DMA_timing_ctrl.Tm_reg[6]/C}, {<const1> u1/DMA_control/DMA_timing_ctrl.Tm_reg[6]/CE}, {DMA_timing_ctrl.Tm[6]_i_1_n_0 u1/DMA_control/DMA_timing_ctrl.Tm_reg[6]/D}, {<const0> u1/DMA_control/DMA_timing_ctrl.Tm_reg[6]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X70Y38, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/DMA_control/DMA_timing_ctrl.Tm_reg[7] - 
nets: {Tm[7] u1/DMA_control/DMA_timing_ctrl.Tm_reg[7]/Q}, {wb_clk_i u1/DMA_control/DMA_timing_ctrl.Tm_reg[7]/C}, {<const1> u1/DMA_control/DMA_timing_ctrl.Tm_reg[7]/CE}, {DMA_timing_ctrl.Tm[7]_i_1_n_0 u1/DMA_control/DMA_timing_ctrl.Tm_reg[7]/D}, {<const0> u1/DMA_control/DMA_timing_ctrl.Tm_reg[7]/R}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X70Y38, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/DMA_control/DMA_timing_ctrl.dTfw_reg - 
nets: {u1/DMA_control/DMA_timing_ctrl.dTfw_reg_n_0 u1/DMA_control/DMA_timing_ctrl.dTfw_reg/Q}, {wb_clk_i u1/DMA_control/DMA_timing_ctrl.dTfw_reg/C}, {<const1> u1/DMA_control/DMA_timing_ctrl.dTfw_reg/CE}, {gen_DMA_req.iDMA_req_i_2_n_0 u1/DMA_control/DMA_timing_ctrl.dTfw_reg/CLR}, {DMA_timing_ctrl.dTfw_i_1_n_0 u1/DMA_control/DMA_timing_ctrl.dTfw_reg/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/DMA_control/DMA_timing_ctrl.igo_reg - 
nets: {u1/DMA_control/go u1/DMA_control/DMA_timing_ctrl.igo_reg/Q}, {wb_clk_i u1/DMA_control/DMA_timing_ctrl.igo_reg/C}, {<const1> u1/DMA_control/DMA_timing_ctrl.igo_reg/CE}, {gen_DMA_req.iDMA_req_i_2_n_0 u1/DMA_control/DMA_timing_ctrl.igo_reg/CLR}, {DMA_timing_ctrl.igo_i_1_n_0 u1/DMA_control/DMA_timing_ctrl.igo_reg/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/DMA_control/gen_DMA_req.hgo_reg - 
nets: {u1/DMA_control/gen_DMA_req.hgo_reg_n_0 u1/DMA_control/gen_DMA_req.hgo_reg/Q}, {wb_clk_i u1/DMA_control/gen_DMA_req.hgo_reg/C}, {<const1> u1/DMA_control/gen_DMA_req.hgo_reg/CE}, {register_block.gen_stat_reg.int_i_2_n_0 u1/DMA_control/gen_DMA_req.hgo_reg/CLR}, {gen_DMA_req.hgo_i_1_n_0 u1/DMA_control/gen_DMA_req.hgo_reg/D}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/DMA_control/gen_DMA_req.iDMA_req_reg - 
nets: {DMA_req u1/DMA_control/gen_DMA_req.iDMA_req_reg/Q}, {wb_clk_i u1/DMA_control/gen_DMA_req.iDMA_req_reg/C}, {<const1> u1/DMA_control/gen_DMA_req.iDMA_req_reg/CE}, {gen_DMA_req.iDMA_req_i_2_n_0 u1/DMA_control/gen_DMA_req.iDMA_req_reg/CLR}, {u1/DMA_control/iDMA_req u1/DMA_control/gen_DMA_req.iDMA_req_reg/D}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/DMA_control/gen_DMA_sigs.RxWr_reg - 
nets: {u1/DMA_control/gen_DMA_sigs.RxWr_reg_n_0 u1/DMA_control/gen_DMA_sigs.RxWr_reg/Q}, {wb_clk_i u1/DMA_control/gen_DMA_sigs.RxWr_reg/C}, {<const1> u1/DMA_control/gen_DMA_sigs.RxWr_reg/CE}, {gen_DMA_req.iDMA_req_i_2_n_0 u1/DMA_control/gen_DMA_sigs.RxWr_reg/CLR}, {gen_DMA_sigs.RxWr_i_1_n_0 u1/DMA_control/gen_DMA_sigs.RxWr_reg/D}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/DMA_control/gen_DMA_sigs.Tfw_reg - 
nets: {u1/DMA_control/Tfw u1/DMA_control/gen_DMA_sigs.Tfw_reg/Q}, {wb_clk_i u1/DMA_control/gen_DMA_sigs.Tfw_reg/C}, {<const1> u1/DMA_control/gen_DMA_sigs.Tfw_reg/CE}, {gen_DMA_req.iDMA_req_i_2_n_0 u1/DMA_control/gen_DMA_sigs.Tfw_reg/CLR}, {gen_DMA_sigs.Tfw_i_1_n_0 u1/DMA_control/gen_DMA_sigs.Tfw_reg/D}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/DMA_control/gen_DMA_sigs.TxRd_reg - 
nets: {u1/DMA_control/gen_DMA_sigs.TxRd_reg_n_0 u1/DMA_control/gen_DMA_sigs.TxRd_reg/Q}, {wb_clk_i u1/DMA_control/gen_DMA_sigs.TxRd_reg/C}, {<const1> u1/DMA_control/gen_DMA_sigs.TxRd_reg/CE}, {register_block.gen_stat_reg.int_i_2_n_0 u1/DMA_control/gen_DMA_sigs.TxRd_reg/CLR}, {u1/DMA_control/TxRd u1/DMA_control/gen_DMA_sigs.TxRd_reg/D}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/DMA_control/gen_DMA_sigs.readDfw_reg[0] - 
nets: {readDfw[0] u1/DMA_control/gen_DMA_sigs.readDfw_reg[0]/Q}, {wb_clk_i u1/DMA_control/gen_DMA_sigs.readDfw_reg[0]/C}, {gen_DMA_sigs.readDlw[15]_i_1_n_0 u1/DMA_control/gen_DMA_sigs.readDfw_reg[0]/CE}, {readDlw[0] u1/DMA_control/gen_DMA_sigs.readDfw_reg[0]/D}, {<const0> u1/DMA_control/gen_DMA_sigs.readDfw_reg[0]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y39, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/DMA_control/gen_DMA_sigs.readDfw_reg[10] - 
nets: {readDfw[10] u1/DMA_control/gen_DMA_sigs.readDfw_reg[10]/Q}, {wb_clk_i u1/DMA_control/gen_DMA_sigs.readDfw_reg[10]/C}, {gen_DMA_sigs.readDlw[15]_i_1_n_0 u1/DMA_control/gen_DMA_sigs.readDfw_reg[10]/CE}, {readDlw[10] u1/DMA_control/gen_DMA_sigs.readDfw_reg[10]/D}, {<const0> u1/DMA_control/gen_DMA_sigs.readDfw_reg[10]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y37, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/DMA_control/gen_DMA_sigs.readDfw_reg[11] - 
nets: {readDfw[11] u1/DMA_control/gen_DMA_sigs.readDfw_reg[11]/Q}, {wb_clk_i u1/DMA_control/gen_DMA_sigs.readDfw_reg[11]/C}, {gen_DMA_sigs.readDlw[15]_i_1_n_0 u1/DMA_control/gen_DMA_sigs.readDfw_reg[11]/CE}, {readDlw[11] u1/DMA_control/gen_DMA_sigs.readDfw_reg[11]/D}, {<const0> u1/DMA_control/gen_DMA_sigs.readDfw_reg[11]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y40, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/DMA_control/gen_DMA_sigs.readDfw_reg[12] - 
nets: {readDfw[12] u1/DMA_control/gen_DMA_sigs.readDfw_reg[12]/Q}, {wb_clk_i u1/DMA_control/gen_DMA_sigs.readDfw_reg[12]/C}, {gen_DMA_sigs.readDlw[15]_i_1_n_0 u1/DMA_control/gen_DMA_sigs.readDfw_reg[12]/CE}, {readDlw[12] u1/DMA_control/gen_DMA_sigs.readDfw_reg[12]/D}, {<const0> u1/DMA_control/gen_DMA_sigs.readDfw_reg[12]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X71Y38, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/DMA_control/gen_DMA_sigs.readDfw_reg[13] - 
nets: {readDfw[13] u1/DMA_control/gen_DMA_sigs.readDfw_reg[13]/Q}, {wb_clk_i u1/DMA_control/gen_DMA_sigs.readDfw_reg[13]/C}, {gen_DMA_sigs.readDlw[15]_i_1_n_0 u1/DMA_control/gen_DMA_sigs.readDfw_reg[13]/CE}, {readDlw[13] u1/DMA_control/gen_DMA_sigs.readDfw_reg[13]/D}, {<const0> u1/DMA_control/gen_DMA_sigs.readDfw_reg[13]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y35, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/DMA_control/gen_DMA_sigs.readDfw_reg[14] - 
nets: {readDfw[14] u1/DMA_control/gen_DMA_sigs.readDfw_reg[14]/Q}, {wb_clk_i u1/DMA_control/gen_DMA_sigs.readDfw_reg[14]/C}, {gen_DMA_sigs.readDlw[15]_i_1_n_0 u1/DMA_control/gen_DMA_sigs.readDfw_reg[14]/CE}, {readDlw[14] u1/DMA_control/gen_DMA_sigs.readDfw_reg[14]/D}, {<const0> u1/DMA_control/gen_DMA_sigs.readDfw_reg[14]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y40, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/DMA_control/gen_DMA_sigs.readDfw_reg[15] - 
nets: {readDfw[15] u1/DMA_control/gen_DMA_sigs.readDfw_reg[15]/Q}, {wb_clk_i u1/DMA_control/gen_DMA_sigs.readDfw_reg[15]/C}, {gen_DMA_sigs.readDlw[15]_i_1_n_0 u1/DMA_control/gen_DMA_sigs.readDfw_reg[15]/CE}, {readDlw[15] u1/DMA_control/gen_DMA_sigs.readDfw_reg[15]/D}, {<const0> u1/DMA_control/gen_DMA_sigs.readDfw_reg[15]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X70Y36, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/DMA_control/gen_DMA_sigs.readDfw_reg[1] - 
nets: {readDfw[1] u1/DMA_control/gen_DMA_sigs.readDfw_reg[1]/Q}, {wb_clk_i u1/DMA_control/gen_DMA_sigs.readDfw_reg[1]/C}, {gen_DMA_sigs.readDlw[15]_i_1_n_0 u1/DMA_control/gen_DMA_sigs.readDfw_reg[1]/CE}, {readDlw[1] u1/DMA_control/gen_DMA_sigs.readDfw_reg[1]/D}, {<const0> u1/DMA_control/gen_DMA_sigs.readDfw_reg[1]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X71Y38, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/DMA_control/gen_DMA_sigs.readDfw_reg[2] - 
nets: {readDfw[2] u1/DMA_control/gen_DMA_sigs.readDfw_reg[2]/Q}, {wb_clk_i u1/DMA_control/gen_DMA_sigs.readDfw_reg[2]/C}, {gen_DMA_sigs.readDlw[15]_i_1_n_0 u1/DMA_control/gen_DMA_sigs.readDfw_reg[2]/CE}, {readDlw[2] u1/DMA_control/gen_DMA_sigs.readDfw_reg[2]/D}, {<const0> u1/DMA_control/gen_DMA_sigs.readDfw_reg[2]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X71Y37, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/DMA_control/gen_DMA_sigs.readDfw_reg[3] - 
nets: {readDfw[3] u1/DMA_control/gen_DMA_sigs.readDfw_reg[3]/Q}, {wb_clk_i u1/DMA_control/gen_DMA_sigs.readDfw_reg[3]/C}, {gen_DMA_sigs.readDlw[15]_i_1_n_0 u1/DMA_control/gen_DMA_sigs.readDfw_reg[3]/CE}, {readDlw[3] u1/DMA_control/gen_DMA_sigs.readDfw_reg[3]/D}, {<const0> u1/DMA_control/gen_DMA_sigs.readDfw_reg[3]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y40, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/DMA_control/gen_DMA_sigs.readDfw_reg[4] - 
nets: {readDfw[4] u1/DMA_control/gen_DMA_sigs.readDfw_reg[4]/Q}, {wb_clk_i u1/DMA_control/gen_DMA_sigs.readDfw_reg[4]/C}, {gen_DMA_sigs.readDlw[15]_i_1_n_0 u1/DMA_control/gen_DMA_sigs.readDfw_reg[4]/CE}, {readDlw[4] u1/DMA_control/gen_DMA_sigs.readDfw_reg[4]/D}, {<const0> u1/DMA_control/gen_DMA_sigs.readDfw_reg[4]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X70Y37, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/DMA_control/gen_DMA_sigs.readDfw_reg[5] - 
nets: {readDfw[5] u1/DMA_control/gen_DMA_sigs.readDfw_reg[5]/Q}, {wb_clk_i u1/DMA_control/gen_DMA_sigs.readDfw_reg[5]/C}, {gen_DMA_sigs.readDlw[15]_i_1_n_0 u1/DMA_control/gen_DMA_sigs.readDfw_reg[5]/CE}, {readDlw[5] u1/DMA_control/gen_DMA_sigs.readDfw_reg[5]/D}, {<const0> u1/DMA_control/gen_DMA_sigs.readDfw_reg[5]/R}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X70Y39, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/DMA_control/gen_DMA_sigs.readDfw_reg[6] - 
nets: {readDfw[6] u1/DMA_control/gen_DMA_sigs.readDfw_reg[6]/Q}, {wb_clk_i u1/DMA_control/gen_DMA_sigs.readDfw_reg[6]/C}, {gen_DMA_sigs.readDlw[15]_i_1_n_0 u1/DMA_control/gen_DMA_sigs.readDfw_reg[6]/CE}, {readDlw[6] u1/DMA_control/gen_DMA_sigs.readDfw_reg[6]/D}, {<const0> u1/DMA_control/gen_DMA_sigs.readDfw_reg[6]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y39, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/DMA_control/gen_DMA_sigs.readDfw_reg[7] - 
nets: {readDfw[7] u1/DMA_control/gen_DMA_sigs.readDfw_reg[7]/Q}, {wb_clk_i u1/DMA_control/gen_DMA_sigs.readDfw_reg[7]/C}, {gen_DMA_sigs.readDlw[15]_i_1_n_0 u1/DMA_control/gen_DMA_sigs.readDfw_reg[7]/CE}, {readDlw[7] u1/DMA_control/gen_DMA_sigs.readDfw_reg[7]/D}, {<const0> u1/DMA_control/gen_DMA_sigs.readDfw_reg[7]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y37, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/DMA_control/gen_DMA_sigs.readDfw_reg[8] - 
nets: {readDfw[8] u1/DMA_control/gen_DMA_sigs.readDfw_reg[8]/Q}, {wb_clk_i u1/DMA_control/gen_DMA_sigs.readDfw_reg[8]/C}, {gen_DMA_sigs.readDlw[15]_i_1_n_0 u1/DMA_control/gen_DMA_sigs.readDfw_reg[8]/CE}, {readDlw[8] u1/DMA_control/gen_DMA_sigs.readDfw_reg[8]/D}, {<const0> u1/DMA_control/gen_DMA_sigs.readDfw_reg[8]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y35, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/DMA_control/gen_DMA_sigs.readDfw_reg[9] - 
nets: {readDfw[9] u1/DMA_control/gen_DMA_sigs.readDfw_reg[9]/Q}, {wb_clk_i u1/DMA_control/gen_DMA_sigs.readDfw_reg[9]/C}, {gen_DMA_sigs.readDlw[15]_i_1_n_0 u1/DMA_control/gen_DMA_sigs.readDfw_reg[9]/CE}, {readDlw[9] u1/DMA_control/gen_DMA_sigs.readDfw_reg[9]/D}, {<const0> u1/DMA_control/gen_DMA_sigs.readDfw_reg[9]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X71Y38, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/DMA_control/gen_DMA_sigs.readDlw_reg[0] - 
nets: {readDlw[0] u1/DMA_control/gen_DMA_sigs.readDlw_reg[0]/Q}, {wb_clk_i u1/DMA_control/gen_DMA_sigs.readDlw_reg[0]/C}, {gen_DMA_sigs.readDlw[15]_i_1_n_0 u1/DMA_control/gen_DMA_sigs.readDlw_reg[0]/CE}, {gen_DMA_sigs.readDlw[0]_i_1_n_0 u1/DMA_control/gen_DMA_sigs.readDlw_reg[0]/D}, {<const0> u1/DMA_control/gen_DMA_sigs.readDlw_reg[0]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X70Y36, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/DMA_control/gen_DMA_sigs.readDlw_reg[10] - 
nets: {readDlw[10] u1/DMA_control/gen_DMA_sigs.readDlw_reg[10]/Q}, {wb_clk_i u1/DMA_control/gen_DMA_sigs.readDlw_reg[10]/C}, {gen_DMA_sigs.readDlw[15]_i_1_n_0 u1/DMA_control/gen_DMA_sigs.readDlw_reg[10]/CE}, {gen_DMA_sigs.readDlw[10]_i_1_n_0 u1/DMA_control/gen_DMA_sigs.readDlw_reg[10]/D}, {<const0> u1/DMA_control/gen_DMA_sigs.readDlw_reg[10]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X70Y39, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/DMA_control/gen_DMA_sigs.readDlw_reg[11] - 
nets: {readDlw[11] u1/DMA_control/gen_DMA_sigs.readDlw_reg[11]/Q}, {wb_clk_i u1/DMA_control/gen_DMA_sigs.readDlw_reg[11]/C}, {gen_DMA_sigs.readDlw[15]_i_1_n_0 u1/DMA_control/gen_DMA_sigs.readDlw_reg[11]/CE}, {gen_DMA_sigs.readDlw[11]_i_1_n_0 u1/DMA_control/gen_DMA_sigs.readDlw_reg[11]/D}, {<const0> u1/DMA_control/gen_DMA_sigs.readDlw_reg[11]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y40, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/DMA_control/gen_DMA_sigs.readDlw_reg[12] - 
nets: {readDlw[12] u1/DMA_control/gen_DMA_sigs.readDlw_reg[12]/Q}, {wb_clk_i u1/DMA_control/gen_DMA_sigs.readDlw_reg[12]/C}, {gen_DMA_sigs.readDlw[15]_i_1_n_0 u1/DMA_control/gen_DMA_sigs.readDlw_reg[12]/CE}, {gen_DMA_sigs.readDlw[12]_i_1_n_0 u1/DMA_control/gen_DMA_sigs.readDlw_reg[12]/D}, {<const0> u1/DMA_control/gen_DMA_sigs.readDlw_reg[12]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X70Y36, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/DMA_control/gen_DMA_sigs.readDlw_reg[13] - 
nets: {readDlw[13] u1/DMA_control/gen_DMA_sigs.readDlw_reg[13]/Q}, {wb_clk_i u1/DMA_control/gen_DMA_sigs.readDlw_reg[13]/C}, {gen_DMA_sigs.readDlw[15]_i_1_n_0 u1/DMA_control/gen_DMA_sigs.readDlw_reg[13]/CE}, {gen_DMA_sigs.readDlw[13]_i_1_n_0 u1/DMA_control/gen_DMA_sigs.readDlw_reg[13]/D}, {<const0> u1/DMA_control/gen_DMA_sigs.readDlw_reg[13]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X70Y39, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/DMA_control/gen_DMA_sigs.readDlw_reg[14] - 
nets: {readDlw[14] u1/DMA_control/gen_DMA_sigs.readDlw_reg[14]/Q}, {wb_clk_i u1/DMA_control/gen_DMA_sigs.readDlw_reg[14]/C}, {gen_DMA_sigs.readDlw[15]_i_1_n_0 u1/DMA_control/gen_DMA_sigs.readDlw_reg[14]/CE}, {gen_DMA_sigs.readDlw[14]_i_1_n_0 u1/DMA_control/gen_DMA_sigs.readDlw_reg[14]/D}, {<const0> u1/DMA_control/gen_DMA_sigs.readDlw_reg[14]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y39, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/DMA_control/gen_DMA_sigs.readDlw_reg[15] - 
nets: {readDlw[15] u1/DMA_control/gen_DMA_sigs.readDlw_reg[15]/Q}, {wb_clk_i u1/DMA_control/gen_DMA_sigs.readDlw_reg[15]/C}, {gen_DMA_sigs.readDlw[15]_i_1_n_0 u1/DMA_control/gen_DMA_sigs.readDlw_reg[15]/CE}, {gen_DMA_sigs.readDlw[15]_i_2_n_0 u1/DMA_control/gen_DMA_sigs.readDlw_reg[15]/D}, {<const0> u1/DMA_control/gen_DMA_sigs.readDlw_reg[15]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y37, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/DMA_control/gen_DMA_sigs.readDlw_reg[1] - 
nets: {readDlw[1] u1/DMA_control/gen_DMA_sigs.readDlw_reg[1]/Q}, {wb_clk_i u1/DMA_control/gen_DMA_sigs.readDlw_reg[1]/C}, {gen_DMA_sigs.readDlw[15]_i_1_n_0 u1/DMA_control/gen_DMA_sigs.readDlw_reg[1]/CE}, {gen_DMA_sigs.readDlw[1]_i_1_n_0 u1/DMA_control/gen_DMA_sigs.readDlw_reg[1]/D}, {<const0> u1/DMA_control/gen_DMA_sigs.readDlw_reg[1]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X70Y39, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/DMA_control/gen_DMA_sigs.readDlw_reg[2] - 
nets: {readDlw[2] u1/DMA_control/gen_DMA_sigs.readDlw_reg[2]/Q}, {wb_clk_i u1/DMA_control/gen_DMA_sigs.readDlw_reg[2]/C}, {gen_DMA_sigs.readDlw[15]_i_1_n_0 u1/DMA_control/gen_DMA_sigs.readDlw_reg[2]/CE}, {gen_DMA_sigs.readDlw[2]_i_1_n_0 u1/DMA_control/gen_DMA_sigs.readDlw_reg[2]/D}, {<const0> u1/DMA_control/gen_DMA_sigs.readDlw_reg[2]/R}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X70Y39, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/DMA_control/gen_DMA_sigs.readDlw_reg[3] - 
nets: {readDlw[3] u1/DMA_control/gen_DMA_sigs.readDlw_reg[3]/Q}, {wb_clk_i u1/DMA_control/gen_DMA_sigs.readDlw_reg[3]/C}, {gen_DMA_sigs.readDlw[15]_i_1_n_0 u1/DMA_control/gen_DMA_sigs.readDlw_reg[3]/CE}, {gen_DMA_sigs.readDlw[3]_i_1_n_0 u1/DMA_control/gen_DMA_sigs.readDlw_reg[3]/D}, {<const0> u1/DMA_control/gen_DMA_sigs.readDlw_reg[3]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y40, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/DMA_control/gen_DMA_sigs.readDlw_reg[4] - 
nets: {readDlw[4] u1/DMA_control/gen_DMA_sigs.readDlw_reg[4]/Q}, {wb_clk_i u1/DMA_control/gen_DMA_sigs.readDlw_reg[4]/C}, {gen_DMA_sigs.readDlw[15]_i_1_n_0 u1/DMA_control/gen_DMA_sigs.readDlw_reg[4]/CE}, {gen_DMA_sigs.readDlw[4]_i_1_n_0 u1/DMA_control/gen_DMA_sigs.readDlw_reg[4]/D}, {<const0> u1/DMA_control/gen_DMA_sigs.readDlw_reg[4]/R}, 
BEL: SLICEM.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X70Y36, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/DMA_control/gen_DMA_sigs.readDlw_reg[5] - 
nets: {readDlw[5] u1/DMA_control/gen_DMA_sigs.readDlw_reg[5]/Q}, {wb_clk_i u1/DMA_control/gen_DMA_sigs.readDlw_reg[5]/C}, {gen_DMA_sigs.readDlw[15]_i_1_n_0 u1/DMA_control/gen_DMA_sigs.readDlw_reg[5]/CE}, {gen_DMA_sigs.readDlw[5]_i_1_n_0 u1/DMA_control/gen_DMA_sigs.readDlw_reg[5]/D}, {<const0> u1/DMA_control/gen_DMA_sigs.readDlw_reg[5]/R}, 
BEL: SLICEM.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X70Y39, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/DMA_control/gen_DMA_sigs.readDlw_reg[6] - 
nets: {readDlw[6] u1/DMA_control/gen_DMA_sigs.readDlw_reg[6]/Q}, {wb_clk_i u1/DMA_control/gen_DMA_sigs.readDlw_reg[6]/C}, {gen_DMA_sigs.readDlw[15]_i_1_n_0 u1/DMA_control/gen_DMA_sigs.readDlw_reg[6]/CE}, {gen_DMA_sigs.readDlw[6]_i_1_n_0 u1/DMA_control/gen_DMA_sigs.readDlw_reg[6]/D}, {<const0> u1/DMA_control/gen_DMA_sigs.readDlw_reg[6]/R}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y39, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/DMA_control/gen_DMA_sigs.readDlw_reg[7] - 
nets: {readDlw[7] u1/DMA_control/gen_DMA_sigs.readDlw_reg[7]/Q}, {wb_clk_i u1/DMA_control/gen_DMA_sigs.readDlw_reg[7]/C}, {gen_DMA_sigs.readDlw[15]_i_1_n_0 u1/DMA_control/gen_DMA_sigs.readDlw_reg[7]/CE}, {gen_DMA_sigs.readDlw[7]_i_1_n_0 u1/DMA_control/gen_DMA_sigs.readDlw_reg[7]/D}, {<const0> u1/DMA_control/gen_DMA_sigs.readDlw_reg[7]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y37, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/DMA_control/gen_DMA_sigs.readDlw_reg[8] - 
nets: {readDlw[8] u1/DMA_control/gen_DMA_sigs.readDlw_reg[8]/Q}, {wb_clk_i u1/DMA_control/gen_DMA_sigs.readDlw_reg[8]/C}, {gen_DMA_sigs.readDlw[15]_i_1_n_0 u1/DMA_control/gen_DMA_sigs.readDlw_reg[8]/CE}, {gen_DMA_sigs.readDlw[8]_i_1_n_0 u1/DMA_control/gen_DMA_sigs.readDlw_reg[8]/D}, {<const0> u1/DMA_control/gen_DMA_sigs.readDlw_reg[8]/R}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X70Y36, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/DMA_control/gen_DMA_sigs.readDlw_reg[9] - 
nets: {readDlw[9] u1/DMA_control/gen_DMA_sigs.readDlw_reg[9]/Q}, {wb_clk_i u1/DMA_control/gen_DMA_sigs.readDlw_reg[9]/C}, {gen_DMA_sigs.readDlw[15]_i_1_n_0 u1/DMA_control/gen_DMA_sigs.readDlw_reg[9]/CE}, {gen_DMA_sigs.readDlw[9]_i_1_n_0 u1/DMA_control/gen_DMA_sigs.readDlw_reg[9]/D}, {<const0> u1/DMA_control/gen_DMA_sigs.readDlw_reg[9]/R}, 
BEL: SLICEM.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X70Y39, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/DMA_control/gen_DMA_sigs.writeDfw_reg[0] - 
nets: {writeDfw[0] u1/DMA_control/gen_DMA_sigs.writeDfw_reg[0]/Q}, {wb_clk_i u1/DMA_control/gen_DMA_sigs.writeDfw_reg[0]/C}, {gen_DMA_sigs.writeDfw[15]_i_1_n_0 u1/DMA_control/gen_DMA_sigs.writeDfw_reg[0]/CE}, {gen_DMA_sigs.writeDfw[0]_i_1_n_0 u1/DMA_control/gen_DMA_sigs.writeDfw_reg[0]/D}, {<const0> u1/DMA_control/gen_DMA_sigs.writeDfw_reg[0]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/DMA_control/gen_DMA_sigs.writeDfw_reg[10] - 
nets: {writeDfw[10] u1/DMA_control/gen_DMA_sigs.writeDfw_reg[10]/Q}, {wb_clk_i u1/DMA_control/gen_DMA_sigs.writeDfw_reg[10]/C}, {gen_DMA_sigs.writeDfw[15]_i_1_n_0 u1/DMA_control/gen_DMA_sigs.writeDfw_reg[10]/CE}, {gen_DMA_sigs.writeDfw[10]_i_1_n_0 u1/DMA_control/gen_DMA_sigs.writeDfw_reg[10]/D}, {<const0> u1/DMA_control/gen_DMA_sigs.writeDfw_reg[10]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/DMA_control/gen_DMA_sigs.writeDfw_reg[11] - 
nets: {writeDfw[11] u1/DMA_control/gen_DMA_sigs.writeDfw_reg[11]/Q}, {wb_clk_i u1/DMA_control/gen_DMA_sigs.writeDfw_reg[11]/C}, {gen_DMA_sigs.writeDfw[15]_i_1_n_0 u1/DMA_control/gen_DMA_sigs.writeDfw_reg[11]/CE}, {gen_DMA_sigs.writeDfw[11]_i_1_n_0 u1/DMA_control/gen_DMA_sigs.writeDfw_reg[11]/D}, {<const0> u1/DMA_control/gen_DMA_sigs.writeDfw_reg[11]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/DMA_control/gen_DMA_sigs.writeDfw_reg[12] - 
nets: {writeDfw[12] u1/DMA_control/gen_DMA_sigs.writeDfw_reg[12]/Q}, {wb_clk_i u1/DMA_control/gen_DMA_sigs.writeDfw_reg[12]/C}, {gen_DMA_sigs.writeDfw[15]_i_1_n_0 u1/DMA_control/gen_DMA_sigs.writeDfw_reg[12]/CE}, {gen_DMA_sigs.writeDfw[12]_i_1_n_0 u1/DMA_control/gen_DMA_sigs.writeDfw_reg[12]/D}, {<const0> u1/DMA_control/gen_DMA_sigs.writeDfw_reg[12]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/DMA_control/gen_DMA_sigs.writeDfw_reg[13] - 
nets: {writeDfw[13] u1/DMA_control/gen_DMA_sigs.writeDfw_reg[13]/Q}, {wb_clk_i u1/DMA_control/gen_DMA_sigs.writeDfw_reg[13]/C}, {gen_DMA_sigs.writeDfw[15]_i_1_n_0 u1/DMA_control/gen_DMA_sigs.writeDfw_reg[13]/CE}, {gen_DMA_sigs.writeDfw[13]_i_1_n_0 u1/DMA_control/gen_DMA_sigs.writeDfw_reg[13]/D}, {<const0> u1/DMA_control/gen_DMA_sigs.writeDfw_reg[13]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/DMA_control/gen_DMA_sigs.writeDfw_reg[14] - 
nets: {writeDfw[14] u1/DMA_control/gen_DMA_sigs.writeDfw_reg[14]/Q}, {wb_clk_i u1/DMA_control/gen_DMA_sigs.writeDfw_reg[14]/C}, {gen_DMA_sigs.writeDfw[15]_i_1_n_0 u1/DMA_control/gen_DMA_sigs.writeDfw_reg[14]/CE}, {gen_DMA_sigs.writeDfw[14]_i_1_n_0 u1/DMA_control/gen_DMA_sigs.writeDfw_reg[14]/D}, {<const0> u1/DMA_control/gen_DMA_sigs.writeDfw_reg[14]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/DMA_control/gen_DMA_sigs.writeDfw_reg[15] - 
nets: {writeDfw[15] u1/DMA_control/gen_DMA_sigs.writeDfw_reg[15]/Q}, {wb_clk_i u1/DMA_control/gen_DMA_sigs.writeDfw_reg[15]/C}, {gen_DMA_sigs.writeDfw[15]_i_1_n_0 u1/DMA_control/gen_DMA_sigs.writeDfw_reg[15]/CE}, {gen_DMA_sigs.writeDfw[15]_i_2_n_0 u1/DMA_control/gen_DMA_sigs.writeDfw_reg[15]/D}, {<const0> u1/DMA_control/gen_DMA_sigs.writeDfw_reg[15]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/DMA_control/gen_DMA_sigs.writeDfw_reg[1] - 
nets: {writeDfw[1] u1/DMA_control/gen_DMA_sigs.writeDfw_reg[1]/Q}, {wb_clk_i u1/DMA_control/gen_DMA_sigs.writeDfw_reg[1]/C}, {gen_DMA_sigs.writeDfw[15]_i_1_n_0 u1/DMA_control/gen_DMA_sigs.writeDfw_reg[1]/CE}, {gen_DMA_sigs.writeDfw[1]_i_1_n_0 u1/DMA_control/gen_DMA_sigs.writeDfw_reg[1]/D}, {<const0> u1/DMA_control/gen_DMA_sigs.writeDfw_reg[1]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/DMA_control/gen_DMA_sigs.writeDfw_reg[2] - 
nets: {writeDfw[2] u1/DMA_control/gen_DMA_sigs.writeDfw_reg[2]/Q}, {wb_clk_i u1/DMA_control/gen_DMA_sigs.writeDfw_reg[2]/C}, {gen_DMA_sigs.writeDfw[15]_i_1_n_0 u1/DMA_control/gen_DMA_sigs.writeDfw_reg[2]/CE}, {gen_DMA_sigs.writeDfw[2]_i_1_n_0 u1/DMA_control/gen_DMA_sigs.writeDfw_reg[2]/D}, {<const0> u1/DMA_control/gen_DMA_sigs.writeDfw_reg[2]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/DMA_control/gen_DMA_sigs.writeDfw_reg[3] - 
nets: {writeDfw[3] u1/DMA_control/gen_DMA_sigs.writeDfw_reg[3]/Q}, {wb_clk_i u1/DMA_control/gen_DMA_sigs.writeDfw_reg[3]/C}, {gen_DMA_sigs.writeDfw[15]_i_1_n_0 u1/DMA_control/gen_DMA_sigs.writeDfw_reg[3]/CE}, {gen_DMA_sigs.writeDfw[3]_i_1_n_0 u1/DMA_control/gen_DMA_sigs.writeDfw_reg[3]/D}, {<const0> u1/DMA_control/gen_DMA_sigs.writeDfw_reg[3]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/DMA_control/gen_DMA_sigs.writeDfw_reg[4] - 
nets: {writeDfw[4] u1/DMA_control/gen_DMA_sigs.writeDfw_reg[4]/Q}, {wb_clk_i u1/DMA_control/gen_DMA_sigs.writeDfw_reg[4]/C}, {gen_DMA_sigs.writeDfw[15]_i_1_n_0 u1/DMA_control/gen_DMA_sigs.writeDfw_reg[4]/CE}, {gen_DMA_sigs.writeDfw[4]_i_1_n_0 u1/DMA_control/gen_DMA_sigs.writeDfw_reg[4]/D}, {<const0> u1/DMA_control/gen_DMA_sigs.writeDfw_reg[4]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/DMA_control/gen_DMA_sigs.writeDfw_reg[5] - 
nets: {writeDfw[5] u1/DMA_control/gen_DMA_sigs.writeDfw_reg[5]/Q}, {wb_clk_i u1/DMA_control/gen_DMA_sigs.writeDfw_reg[5]/C}, {gen_DMA_sigs.writeDfw[15]_i_1_n_0 u1/DMA_control/gen_DMA_sigs.writeDfw_reg[5]/CE}, {gen_DMA_sigs.writeDfw[5]_i_1_n_0 u1/DMA_control/gen_DMA_sigs.writeDfw_reg[5]/D}, {<const0> u1/DMA_control/gen_DMA_sigs.writeDfw_reg[5]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/DMA_control/gen_DMA_sigs.writeDfw_reg[6] - 
nets: {writeDfw[6] u1/DMA_control/gen_DMA_sigs.writeDfw_reg[6]/Q}, {wb_clk_i u1/DMA_control/gen_DMA_sigs.writeDfw_reg[6]/C}, {gen_DMA_sigs.writeDfw[15]_i_1_n_0 u1/DMA_control/gen_DMA_sigs.writeDfw_reg[6]/CE}, {gen_DMA_sigs.writeDfw[6]_i_1_n_0 u1/DMA_control/gen_DMA_sigs.writeDfw_reg[6]/D}, {<const0> u1/DMA_control/gen_DMA_sigs.writeDfw_reg[6]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/DMA_control/gen_DMA_sigs.writeDfw_reg[7] - 
nets: {writeDfw[7] u1/DMA_control/gen_DMA_sigs.writeDfw_reg[7]/Q}, {wb_clk_i u1/DMA_control/gen_DMA_sigs.writeDfw_reg[7]/C}, {gen_DMA_sigs.writeDfw[15]_i_1_n_0 u1/DMA_control/gen_DMA_sigs.writeDfw_reg[7]/CE}, {gen_DMA_sigs.writeDfw[7]_i_1_n_0 u1/DMA_control/gen_DMA_sigs.writeDfw_reg[7]/D}, {<const0> u1/DMA_control/gen_DMA_sigs.writeDfw_reg[7]/R}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/DMA_control/gen_DMA_sigs.writeDfw_reg[8] - 
nets: {writeDfw[8] u1/DMA_control/gen_DMA_sigs.writeDfw_reg[8]/Q}, {wb_clk_i u1/DMA_control/gen_DMA_sigs.writeDfw_reg[8]/C}, {gen_DMA_sigs.writeDfw[15]_i_1_n_0 u1/DMA_control/gen_DMA_sigs.writeDfw_reg[8]/CE}, {gen_DMA_sigs.writeDfw[8]_i_1_n_0 u1/DMA_control/gen_DMA_sigs.writeDfw_reg[8]/D}, {<const0> u1/DMA_control/gen_DMA_sigs.writeDfw_reg[8]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/DMA_control/gen_DMA_sigs.writeDfw_reg[9] - 
nets: {writeDfw[9] u1/DMA_control/gen_DMA_sigs.writeDfw_reg[9]/Q}, {wb_clk_i u1/DMA_control/gen_DMA_sigs.writeDfw_reg[9]/C}, {gen_DMA_sigs.writeDfw[15]_i_1_n_0 u1/DMA_control/gen_DMA_sigs.writeDfw_reg[9]/CE}, {gen_DMA_sigs.writeDfw[9]_i_1_n_0 u1/DMA_control/gen_DMA_sigs.writeDfw_reg[9]/D}, {<const0> u1/DMA_control/gen_DMA_sigs.writeDfw_reg[9]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/DMA_control/gen_DMA_sigs.writeDlw_reg[0] - 
nets: {writeDlw[0] u1/DMA_control/gen_DMA_sigs.writeDlw_reg[0]/Q}, {wb_clk_i u1/DMA_control/gen_DMA_sigs.writeDlw_reg[0]/C}, {u1/DMA_control/gen_DMA_sigs.TxRd_reg_n_0 u1/DMA_control/gen_DMA_sigs.writeDlw_reg[0]/CE}, {gen_DMA_sigs.writeDlw[0]_i_1_n_0 u1/DMA_control/gen_DMA_sigs.writeDlw_reg[0]/D}, {<const0> u1/DMA_control/gen_DMA_sigs.writeDlw_reg[0]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/DMA_control/gen_DMA_sigs.writeDlw_reg[10] - 
nets: {writeDlw[10] u1/DMA_control/gen_DMA_sigs.writeDlw_reg[10]/Q}, {wb_clk_i u1/DMA_control/gen_DMA_sigs.writeDlw_reg[10]/C}, {u1/DMA_control/gen_DMA_sigs.TxRd_reg_n_0 u1/DMA_control/gen_DMA_sigs.writeDlw_reg[10]/CE}, {gen_DMA_sigs.writeDlw[10]_i_1_n_0 u1/DMA_control/gen_DMA_sigs.writeDlw_reg[10]/D}, {<const0> u1/DMA_control/gen_DMA_sigs.writeDlw_reg[10]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/DMA_control/gen_DMA_sigs.writeDlw_reg[11] - 
nets: {writeDlw[11] u1/DMA_control/gen_DMA_sigs.writeDlw_reg[11]/Q}, {wb_clk_i u1/DMA_control/gen_DMA_sigs.writeDlw_reg[11]/C}, {u1/DMA_control/gen_DMA_sigs.TxRd_reg_n_0 u1/DMA_control/gen_DMA_sigs.writeDlw_reg[11]/CE}, {gen_DMA_sigs.writeDlw[11]_i_1_n_0 u1/DMA_control/gen_DMA_sigs.writeDlw_reg[11]/D}, {<const0> u1/DMA_control/gen_DMA_sigs.writeDlw_reg[11]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/DMA_control/gen_DMA_sigs.writeDlw_reg[12] - 
nets: {writeDlw[12] u1/DMA_control/gen_DMA_sigs.writeDlw_reg[12]/Q}, {wb_clk_i u1/DMA_control/gen_DMA_sigs.writeDlw_reg[12]/C}, {u1/DMA_control/gen_DMA_sigs.TxRd_reg_n_0 u1/DMA_control/gen_DMA_sigs.writeDlw_reg[12]/CE}, {gen_DMA_sigs.writeDlw[12]_i_1_n_0 u1/DMA_control/gen_DMA_sigs.writeDlw_reg[12]/D}, {<const0> u1/DMA_control/gen_DMA_sigs.writeDlw_reg[12]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/DMA_control/gen_DMA_sigs.writeDlw_reg[13] - 
nets: {writeDlw[13] u1/DMA_control/gen_DMA_sigs.writeDlw_reg[13]/Q}, {wb_clk_i u1/DMA_control/gen_DMA_sigs.writeDlw_reg[13]/C}, {u1/DMA_control/gen_DMA_sigs.TxRd_reg_n_0 u1/DMA_control/gen_DMA_sigs.writeDlw_reg[13]/CE}, {gen_DMA_sigs.writeDlw[13]_i_1_n_0 u1/DMA_control/gen_DMA_sigs.writeDlw_reg[13]/D}, {<const0> u1/DMA_control/gen_DMA_sigs.writeDlw_reg[13]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/DMA_control/gen_DMA_sigs.writeDlw_reg[14] - 
nets: {writeDlw[14] u1/DMA_control/gen_DMA_sigs.writeDlw_reg[14]/Q}, {wb_clk_i u1/DMA_control/gen_DMA_sigs.writeDlw_reg[14]/C}, {u1/DMA_control/gen_DMA_sigs.TxRd_reg_n_0 u1/DMA_control/gen_DMA_sigs.writeDlw_reg[14]/CE}, {gen_DMA_sigs.writeDlw[14]_i_1_n_0 u1/DMA_control/gen_DMA_sigs.writeDlw_reg[14]/D}, {<const0> u1/DMA_control/gen_DMA_sigs.writeDlw_reg[14]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/DMA_control/gen_DMA_sigs.writeDlw_reg[15] - 
nets: {writeDlw[15] u1/DMA_control/gen_DMA_sigs.writeDlw_reg[15]/Q}, {wb_clk_i u1/DMA_control/gen_DMA_sigs.writeDlw_reg[15]/C}, {u1/DMA_control/gen_DMA_sigs.TxRd_reg_n_0 u1/DMA_control/gen_DMA_sigs.writeDlw_reg[15]/CE}, {gen_DMA_sigs.writeDlw[15]_i_1_n_0 u1/DMA_control/gen_DMA_sigs.writeDlw_reg[15]/D}, {<const0> u1/DMA_control/gen_DMA_sigs.writeDlw_reg[15]/R}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/DMA_control/gen_DMA_sigs.writeDlw_reg[1] - 
nets: {writeDlw[1] u1/DMA_control/gen_DMA_sigs.writeDlw_reg[1]/Q}, {wb_clk_i u1/DMA_control/gen_DMA_sigs.writeDlw_reg[1]/C}, {u1/DMA_control/gen_DMA_sigs.TxRd_reg_n_0 u1/DMA_control/gen_DMA_sigs.writeDlw_reg[1]/CE}, {gen_DMA_sigs.writeDlw[1]_i_1_n_0 u1/DMA_control/gen_DMA_sigs.writeDlw_reg[1]/D}, {<const0> u1/DMA_control/gen_DMA_sigs.writeDlw_reg[1]/R}, 
BEL: SLICEM.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/DMA_control/gen_DMA_sigs.writeDlw_reg[2] - 
nets: {writeDlw[2] u1/DMA_control/gen_DMA_sigs.writeDlw_reg[2]/Q}, {wb_clk_i u1/DMA_control/gen_DMA_sigs.writeDlw_reg[2]/C}, {u1/DMA_control/gen_DMA_sigs.TxRd_reg_n_0 u1/DMA_control/gen_DMA_sigs.writeDlw_reg[2]/CE}, {gen_DMA_sigs.writeDlw[2]_i_1_n_0 u1/DMA_control/gen_DMA_sigs.writeDlw_reg[2]/D}, {<const0> u1/DMA_control/gen_DMA_sigs.writeDlw_reg[2]/R}, 
BEL: SLICEL.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/DMA_control/gen_DMA_sigs.writeDlw_reg[3] - 
nets: {writeDlw[3] u1/DMA_control/gen_DMA_sigs.writeDlw_reg[3]/Q}, {wb_clk_i u1/DMA_control/gen_DMA_sigs.writeDlw_reg[3]/C}, {u1/DMA_control/gen_DMA_sigs.TxRd_reg_n_0 u1/DMA_control/gen_DMA_sigs.writeDlw_reg[3]/CE}, {gen_DMA_sigs.writeDlw[3]_i_1_n_0 u1/DMA_control/gen_DMA_sigs.writeDlw_reg[3]/D}, {<const0> u1/DMA_control/gen_DMA_sigs.writeDlw_reg[3]/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/DMA_control/gen_DMA_sigs.writeDlw_reg[4] - 
nets: {writeDlw[4] u1/DMA_control/gen_DMA_sigs.writeDlw_reg[4]/Q}, {wb_clk_i u1/DMA_control/gen_DMA_sigs.writeDlw_reg[4]/C}, {u1/DMA_control/gen_DMA_sigs.TxRd_reg_n_0 u1/DMA_control/gen_DMA_sigs.writeDlw_reg[4]/CE}, {gen_DMA_sigs.writeDlw[4]_i_1_n_0 u1/DMA_control/gen_DMA_sigs.writeDlw_reg[4]/D}, {<const0> u1/DMA_control/gen_DMA_sigs.writeDlw_reg[4]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/DMA_control/gen_DMA_sigs.writeDlw_reg[5] - 
nets: {writeDlw[5] u1/DMA_control/gen_DMA_sigs.writeDlw_reg[5]/Q}, {wb_clk_i u1/DMA_control/gen_DMA_sigs.writeDlw_reg[5]/C}, {u1/DMA_control/gen_DMA_sigs.TxRd_reg_n_0 u1/DMA_control/gen_DMA_sigs.writeDlw_reg[5]/CE}, {gen_DMA_sigs.writeDlw[5]_i_1_n_0 u1/DMA_control/gen_DMA_sigs.writeDlw_reg[5]/D}, {<const0> u1/DMA_control/gen_DMA_sigs.writeDlw_reg[5]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/DMA_control/gen_DMA_sigs.writeDlw_reg[6] - 
nets: {writeDlw[6] u1/DMA_control/gen_DMA_sigs.writeDlw_reg[6]/Q}, {wb_clk_i u1/DMA_control/gen_DMA_sigs.writeDlw_reg[6]/C}, {u1/DMA_control/gen_DMA_sigs.TxRd_reg_n_0 u1/DMA_control/gen_DMA_sigs.writeDlw_reg[6]/CE}, {gen_DMA_sigs.writeDlw[6]_i_1_n_0 u1/DMA_control/gen_DMA_sigs.writeDlw_reg[6]/D}, {<const0> u1/DMA_control/gen_DMA_sigs.writeDlw_reg[6]/R}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/DMA_control/gen_DMA_sigs.writeDlw_reg[7] - 
nets: {writeDlw[7] u1/DMA_control/gen_DMA_sigs.writeDlw_reg[7]/Q}, {wb_clk_i u1/DMA_control/gen_DMA_sigs.writeDlw_reg[7]/C}, {u1/DMA_control/gen_DMA_sigs.TxRd_reg_n_0 u1/DMA_control/gen_DMA_sigs.writeDlw_reg[7]/CE}, {gen_DMA_sigs.writeDlw[7]_i_1_n_0 u1/DMA_control/gen_DMA_sigs.writeDlw_reg[7]/D}, {<const0> u1/DMA_control/gen_DMA_sigs.writeDlw_reg[7]/R}, 
BEL: SLICEM.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/DMA_control/gen_DMA_sigs.writeDlw_reg[8] - 
nets: {writeDlw[8] u1/DMA_control/gen_DMA_sigs.writeDlw_reg[8]/Q}, {wb_clk_i u1/DMA_control/gen_DMA_sigs.writeDlw_reg[8]/C}, {u1/DMA_control/gen_DMA_sigs.TxRd_reg_n_0 u1/DMA_control/gen_DMA_sigs.writeDlw_reg[8]/CE}, {gen_DMA_sigs.writeDlw[8]_i_1_n_0 u1/DMA_control/gen_DMA_sigs.writeDlw_reg[8]/D}, {<const0> u1/DMA_control/gen_DMA_sigs.writeDlw_reg[8]/R}, 
BEL: SLICEM.D5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/DMA_control/gen_DMA_sigs.writeDlw_reg[9] - 
nets: {writeDlw[9] u1/DMA_control/gen_DMA_sigs.writeDlw_reg[9]/Q}, {wb_clk_i u1/DMA_control/gen_DMA_sigs.writeDlw_reg[9]/C}, {u1/DMA_control/gen_DMA_sigs.TxRd_reg_n_0 u1/DMA_control/gen_DMA_sigs.writeDlw_reg[9]/CE}, {gen_DMA_sigs.writeDlw[9]_i_1_n_0 u1/DMA_control/gen_DMA_sigs.writeDlw_reg[9]/D}, {<const0> u1/DMA_control/gen_DMA_sigs.writeDlw_reg[9]/R}, 
BEL: SLICEL.D5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/RAMA - 
nets: {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/DOA0 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/RAMA/O}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/WCLK u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/RAMA/CLK}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/DIA0 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/RAMA/I}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/ADDRA0 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/RAMA/RADR0}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/ADDRA1 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/RAMA/RADR1}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/ADDRA2 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/RAMA/RADR2}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/ADDRA3 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/RAMA/RADR3}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/ADDRA4 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/RAMA/RADR4}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/ADDRD0 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/RAMA/WADR0}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/ADDRD1 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/RAMA/WADR1}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/ADDRD2 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/RAMA/WADR2}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/ADDRD3 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/RAMA/WADR3}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/ADDRD4 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/RAMA/WADR4}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/WE u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/RAMA/WE}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 32'h00000000, 
LOC: SLICE_X66Y38, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: DMEM, 
PRIMITIVE_LEVEL: INTERNAL, 
PRIMITIVE_SUBGROUP: dram, 
PRIMITIVE_TYPE: DMEM.dram.RAM32M, 
REF_NAME: RAMD32, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/RAMA_D1 - 
nets: {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/DOA1 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/RAMA_D1/O}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/WCLK u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/RAMA_D1/CLK}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/DIA1 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/RAMA_D1/I}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/ADDRA0 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/RAMA_D1/RADR0}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/ADDRA1 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/RAMA_D1/RADR1}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/ADDRA2 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/RAMA_D1/RADR2}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/ADDRA3 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/RAMA_D1/RADR3}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/ADDRA4 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/RAMA_D1/RADR4}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/ADDRD0 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/RAMA_D1/WADR0}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/ADDRD1 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/RAMA_D1/WADR1}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/ADDRD2 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/RAMA_D1/WADR2}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/ADDRD3 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/RAMA_D1/WADR3}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/ADDRD4 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/RAMA_D1/WADR4}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/WE u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/RAMA_D1/WE}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'h00000000, 
LOC: SLICE_X66Y38, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: DMEM, 
PRIMITIVE_LEVEL: INTERNAL, 
PRIMITIVE_SUBGROUP: dram, 
PRIMITIVE_TYPE: DMEM.dram.RAM32M, 
REF_NAME: RAMD32, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/RAMB - 
nets: {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/DOB0 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/RAMB/O}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/WCLK u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/RAMB/CLK}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/DIB0 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/RAMB/I}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/ADDRB0 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/RAMB/RADR0}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/ADDRB1 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/RAMB/RADR1}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/ADDRB2 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/RAMB/RADR2}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/ADDRB3 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/RAMB/RADR3}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/ADDRB4 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/RAMB/RADR4}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/ADDRD0 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/RAMB/WADR0}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/ADDRD1 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/RAMB/WADR1}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/ADDRD2 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/RAMB/WADR2}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/ADDRD3 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/RAMB/WADR3}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/ADDRD4 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/RAMB/WADR4}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/WE u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/RAMB/WE}, 
BEL: SLICEM.B5LUT, 
CLASS: cell, 
INIT: 32'h00000000, 
LOC: SLICE_X66Y38, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: DMEM, 
PRIMITIVE_LEVEL: INTERNAL, 
PRIMITIVE_SUBGROUP: dram, 
PRIMITIVE_TYPE: DMEM.dram.RAM32M, 
REF_NAME: RAMD32, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/RAMB_D1 - 
nets: {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/DOB1 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/RAMB_D1/O}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/WCLK u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/RAMB_D1/CLK}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/DIB1 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/RAMB_D1/I}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/ADDRB0 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/RAMB_D1/RADR0}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/ADDRB1 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/RAMB_D1/RADR1}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/ADDRB2 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/RAMB_D1/RADR2}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/ADDRB3 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/RAMB_D1/RADR3}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/ADDRB4 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/RAMB_D1/RADR4}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/ADDRD0 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/RAMB_D1/WADR0}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/ADDRD1 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/RAMB_D1/WADR1}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/ADDRD2 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/RAMB_D1/WADR2}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/ADDRD3 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/RAMB_D1/WADR3}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/ADDRD4 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/RAMB_D1/WADR4}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/WE u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/RAMB_D1/WE}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'h00000000, 
LOC: SLICE_X66Y38, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: DMEM, 
PRIMITIVE_LEVEL: INTERNAL, 
PRIMITIVE_SUBGROUP: dram, 
PRIMITIVE_TYPE: DMEM.dram.RAM32M, 
REF_NAME: RAMD32, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/RAMC - 
nets: {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/DOC0 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/RAMC/O}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/WCLK u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/RAMC/CLK}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/DIC0 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/RAMC/I}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/ADDRC0 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/RAMC/RADR0}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/ADDRC1 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/RAMC/RADR1}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/ADDRC2 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/RAMC/RADR2}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/ADDRC3 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/RAMC/RADR3}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/ADDRC4 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/RAMC/RADR4}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/ADDRD0 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/RAMC/WADR0}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/ADDRD1 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/RAMC/WADR1}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/ADDRD2 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/RAMC/WADR2}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/ADDRD3 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/RAMC/WADR3}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/ADDRD4 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/RAMC/WADR4}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/WE u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/RAMC/WE}, 
BEL: SLICEM.C5LUT, 
CLASS: cell, 
INIT: 32'h00000000, 
LOC: SLICE_X66Y38, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: DMEM, 
PRIMITIVE_LEVEL: INTERNAL, 
PRIMITIVE_SUBGROUP: dram, 
PRIMITIVE_TYPE: DMEM.dram.RAM32M, 
REF_NAME: RAMD32, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/RAMC_D1 - 
nets: {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/DOC1 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/RAMC_D1/O}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/WCLK u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/RAMC_D1/CLK}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/DIC1 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/RAMC_D1/I}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/ADDRC0 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/RAMC_D1/RADR0}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/ADDRC1 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/RAMC_D1/RADR1}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/ADDRC2 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/RAMC_D1/RADR2}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/ADDRC3 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/RAMC_D1/RADR3}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/ADDRC4 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/RAMC_D1/RADR4}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/ADDRD0 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/RAMC_D1/WADR0}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/ADDRD1 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/RAMC_D1/WADR1}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/ADDRD2 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/RAMC_D1/WADR2}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/ADDRD3 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/RAMC_D1/WADR3}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/ADDRD4 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/RAMC_D1/WADR4}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/WE u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/RAMC_D1/WE}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'h00000000, 
LOC: SLICE_X66Y38, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: DMEM, 
PRIMITIVE_LEVEL: INTERNAL, 
PRIMITIVE_SUBGROUP: dram, 
PRIMITIVE_TYPE: DMEM.dram.RAM32M, 
REF_NAME: RAMD32, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/RAMD - 
nets: {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/DOD0 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/RAMD/O}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/ADDRD0 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/RAMD/ADR0}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/ADDRD1 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/RAMD/ADR1}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/ADDRD2 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/RAMD/ADR2}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/ADDRD3 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/RAMD/ADR3}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/ADDRD4 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/RAMD/ADR4}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/WCLK u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/RAMD/CLK}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/DID0 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/RAMD/I}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/WE u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/RAMD/WE}, 
BEL: SLICEM.D5LUT, 
CLASS: cell, 
INIT: 32'h00000000, 
LOC: SLICE_X66Y38, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: DMEM, 
PRIMITIVE_LEVEL: INTERNAL, 
PRIMITIVE_SUBGROUP: dram, 
PRIMITIVE_TYPE: DMEM.dram.RAM32M, 
REF_NAME: RAMS32, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/RAMD_D1 - 
nets: {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/DOD1 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/RAMD_D1/O}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/ADDRD0 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/RAMD_D1/ADR0}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/ADDRD1 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/RAMD_D1/ADR1}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/ADDRD2 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/RAMD_D1/ADR2}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/ADDRD3 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/RAMD_D1/ADR3}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/ADDRD4 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/RAMD_D1/ADR4}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/WCLK u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/RAMD_D1/CLK}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/DID1 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/RAMD_D1/I}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/WE u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/RAMD_D1/WE}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 32'h00000000, 
LOC: SLICE_X66Y38, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: DMEM, 
PRIMITIVE_LEVEL: INTERNAL, 
PRIMITIVE_SUBGROUP: dram, 
PRIMITIVE_TYPE: DMEM.dram.RAM32M, 
REF_NAME: RAMS32, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/RAMA - 
nets: {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/DOA0 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/RAMA/O}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/WCLK u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/RAMA/CLK}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/DIA0 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/RAMA/I}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/ADDRA0 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/RAMA/RADR0}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/ADDRA1 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/RAMA/RADR1}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/ADDRA2 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/RAMA/RADR2}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/ADDRA3 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/RAMA/RADR3}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/ADDRA4 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/RAMA/RADR4}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/ADDRD0 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/RAMA/WADR0}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/ADDRD1 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/RAMA/WADR1}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/ADDRD2 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/RAMA/WADR2}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/ADDRD3 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/RAMA/WADR3}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/ADDRD4 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/RAMA/WADR4}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/WE u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/RAMA/WE}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 32'h00000000, 
LOC: SLICE_X66Y37, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: DMEM, 
PRIMITIVE_LEVEL: INTERNAL, 
PRIMITIVE_SUBGROUP: dram, 
PRIMITIVE_TYPE: DMEM.dram.RAM32M, 
REF_NAME: RAMD32, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/RAMA_D1 - 
nets: {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/DOA1 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/RAMA_D1/O}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/WCLK u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/RAMA_D1/CLK}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/DIA1 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/RAMA_D1/I}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/ADDRA0 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/RAMA_D1/RADR0}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/ADDRA1 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/RAMA_D1/RADR1}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/ADDRA2 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/RAMA_D1/RADR2}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/ADDRA3 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/RAMA_D1/RADR3}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/ADDRA4 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/RAMA_D1/RADR4}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/ADDRD0 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/RAMA_D1/WADR0}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/ADDRD1 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/RAMA_D1/WADR1}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/ADDRD2 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/RAMA_D1/WADR2}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/ADDRD3 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/RAMA_D1/WADR3}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/ADDRD4 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/RAMA_D1/WADR4}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/WE u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/RAMA_D1/WE}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'h00000000, 
LOC: SLICE_X66Y37, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: DMEM, 
PRIMITIVE_LEVEL: INTERNAL, 
PRIMITIVE_SUBGROUP: dram, 
PRIMITIVE_TYPE: DMEM.dram.RAM32M, 
REF_NAME: RAMD32, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/RAMB - 
nets: {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/DOB0 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/RAMB/O}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/WCLK u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/RAMB/CLK}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/DIB0 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/RAMB/I}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/ADDRB0 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/RAMB/RADR0}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/ADDRB1 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/RAMB/RADR1}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/ADDRB2 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/RAMB/RADR2}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/ADDRB3 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/RAMB/RADR3}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/ADDRB4 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/RAMB/RADR4}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/ADDRD0 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/RAMB/WADR0}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/ADDRD1 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/RAMB/WADR1}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/ADDRD2 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/RAMB/WADR2}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/ADDRD3 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/RAMB/WADR3}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/ADDRD4 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/RAMB/WADR4}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/WE u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/RAMB/WE}, 
BEL: SLICEM.B5LUT, 
CLASS: cell, 
INIT: 32'h00000000, 
LOC: SLICE_X66Y37, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: DMEM, 
PRIMITIVE_LEVEL: INTERNAL, 
PRIMITIVE_SUBGROUP: dram, 
PRIMITIVE_TYPE: DMEM.dram.RAM32M, 
REF_NAME: RAMD32, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/RAMB_D1 - 
nets: {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/DOB1 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/RAMB_D1/O}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/WCLK u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/RAMB_D1/CLK}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/DIB1 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/RAMB_D1/I}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/ADDRB0 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/RAMB_D1/RADR0}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/ADDRB1 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/RAMB_D1/RADR1}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/ADDRB2 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/RAMB_D1/RADR2}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/ADDRB3 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/RAMB_D1/RADR3}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/ADDRB4 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/RAMB_D1/RADR4}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/ADDRD0 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/RAMB_D1/WADR0}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/ADDRD1 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/RAMB_D1/WADR1}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/ADDRD2 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/RAMB_D1/WADR2}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/ADDRD3 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/RAMB_D1/WADR3}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/ADDRD4 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/RAMB_D1/WADR4}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/WE u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/RAMB_D1/WE}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'h00000000, 
LOC: SLICE_X66Y37, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: DMEM, 
PRIMITIVE_LEVEL: INTERNAL, 
PRIMITIVE_SUBGROUP: dram, 
PRIMITIVE_TYPE: DMEM.dram.RAM32M, 
REF_NAME: RAMD32, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/RAMC - 
nets: {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/DOC0 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/RAMC/O}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/WCLK u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/RAMC/CLK}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/DIC0 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/RAMC/I}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/ADDRC0 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/RAMC/RADR0}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/ADDRC1 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/RAMC/RADR1}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/ADDRC2 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/RAMC/RADR2}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/ADDRC3 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/RAMC/RADR3}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/ADDRC4 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/RAMC/RADR4}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/ADDRD0 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/RAMC/WADR0}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/ADDRD1 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/RAMC/WADR1}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/ADDRD2 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/RAMC/WADR2}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/ADDRD3 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/RAMC/WADR3}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/ADDRD4 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/RAMC/WADR4}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/WE u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/RAMC/WE}, 
BEL: SLICEM.C5LUT, 
CLASS: cell, 
INIT: 32'h00000000, 
LOC: SLICE_X66Y37, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: DMEM, 
PRIMITIVE_LEVEL: INTERNAL, 
PRIMITIVE_SUBGROUP: dram, 
PRIMITIVE_TYPE: DMEM.dram.RAM32M, 
REF_NAME: RAMD32, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/RAMC_D1 - 
nets: {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/DOC1 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/RAMC_D1/O}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/WCLK u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/RAMC_D1/CLK}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/DIC1 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/RAMC_D1/I}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/ADDRC0 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/RAMC_D1/RADR0}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/ADDRC1 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/RAMC_D1/RADR1}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/ADDRC2 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/RAMC_D1/RADR2}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/ADDRC3 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/RAMC_D1/RADR3}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/ADDRC4 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/RAMC_D1/RADR4}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/ADDRD0 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/RAMC_D1/WADR0}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/ADDRD1 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/RAMC_D1/WADR1}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/ADDRD2 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/RAMC_D1/WADR2}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/ADDRD3 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/RAMC_D1/WADR3}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/ADDRD4 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/RAMC_D1/WADR4}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/WE u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/RAMC_D1/WE}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'h00000000, 
LOC: SLICE_X66Y37, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: DMEM, 
PRIMITIVE_LEVEL: INTERNAL, 
PRIMITIVE_SUBGROUP: dram, 
PRIMITIVE_TYPE: DMEM.dram.RAM32M, 
REF_NAME: RAMD32, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/RAMD - 
nets: {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/DOD0 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/RAMD/O}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/ADDRD0 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/RAMD/ADR0}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/ADDRD1 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/RAMD/ADR1}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/ADDRD2 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/RAMD/ADR2}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/ADDRD3 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/RAMD/ADR3}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/ADDRD4 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/RAMD/ADR4}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/WCLK u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/RAMD/CLK}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/DID0 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/RAMD/I}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/WE u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/RAMD/WE}, 
BEL: SLICEM.D5LUT, 
CLASS: cell, 
INIT: 32'h00000000, 
LOC: SLICE_X66Y37, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: DMEM, 
PRIMITIVE_LEVEL: INTERNAL, 
PRIMITIVE_SUBGROUP: dram, 
PRIMITIVE_TYPE: DMEM.dram.RAM32M, 
REF_NAME: RAMS32, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/RAMD_D1 - 
nets: {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/DOD1 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/RAMD_D1/O}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/ADDRD0 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/RAMD_D1/ADR0}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/ADDRD1 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/RAMD_D1/ADR1}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/ADDRD2 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/RAMD_D1/ADR2}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/ADDRD3 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/RAMD_D1/ADR3}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/ADDRD4 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/RAMD_D1/ADR4}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/WCLK u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/RAMD_D1/CLK}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/DID1 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/RAMD_D1/I}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/WE u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/RAMD_D1/WE}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 32'h00000000, 
LOC: SLICE_X66Y37, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: DMEM, 
PRIMITIVE_LEVEL: INTERNAL, 
PRIMITIVE_SUBGROUP: dram, 
PRIMITIVE_TYPE: DMEM.dram.RAM32M, 
REF_NAME: RAMS32, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/RAMA - 
nets: {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/DOA0 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/RAMA/O}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/WCLK u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/RAMA/CLK}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/DIA0 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/RAMA/I}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/ADDRA0 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/RAMA/RADR0}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/ADDRA1 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/RAMA/RADR1}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/ADDRA2 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/RAMA/RADR2}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/ADDRA3 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/RAMA/RADR3}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/ADDRA4 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/RAMA/RADR4}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/ADDRD0 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/RAMA/WADR0}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/ADDRD1 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/RAMA/WADR1}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/ADDRD2 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/RAMA/WADR2}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/ADDRD3 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/RAMA/WADR3}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/ADDRD4 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/RAMA/WADR4}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/WE u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/RAMA/WE}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 32'h00000000, 
LOC: SLICE_X62Y37, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: DMEM, 
PRIMITIVE_LEVEL: INTERNAL, 
PRIMITIVE_SUBGROUP: dram, 
PRIMITIVE_TYPE: DMEM.dram.RAM32M, 
REF_NAME: RAMD32, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/RAMA_D1 - 
nets: {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/DOA1 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/RAMA_D1/O}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/WCLK u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/RAMA_D1/CLK}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/DIA1 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/RAMA_D1/I}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/ADDRA0 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/RAMA_D1/RADR0}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/ADDRA1 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/RAMA_D1/RADR1}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/ADDRA2 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/RAMA_D1/RADR2}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/ADDRA3 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/RAMA_D1/RADR3}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/ADDRA4 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/RAMA_D1/RADR4}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/ADDRD0 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/RAMA_D1/WADR0}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/ADDRD1 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/RAMA_D1/WADR1}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/ADDRD2 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/RAMA_D1/WADR2}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/ADDRD3 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/RAMA_D1/WADR3}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/ADDRD4 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/RAMA_D1/WADR4}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/WE u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/RAMA_D1/WE}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'h00000000, 
LOC: SLICE_X62Y37, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: DMEM, 
PRIMITIVE_LEVEL: INTERNAL, 
PRIMITIVE_SUBGROUP: dram, 
PRIMITIVE_TYPE: DMEM.dram.RAM32M, 
REF_NAME: RAMD32, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/RAMB - 
nets: {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/DOB0 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/RAMB/O}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/WCLK u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/RAMB/CLK}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/DIB0 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/RAMB/I}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/ADDRB0 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/RAMB/RADR0}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/ADDRB1 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/RAMB/RADR1}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/ADDRB2 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/RAMB/RADR2}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/ADDRB3 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/RAMB/RADR3}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/ADDRB4 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/RAMB/RADR4}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/ADDRD0 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/RAMB/WADR0}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/ADDRD1 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/RAMB/WADR1}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/ADDRD2 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/RAMB/WADR2}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/ADDRD3 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/RAMB/WADR3}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/ADDRD4 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/RAMB/WADR4}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/WE u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/RAMB/WE}, 
BEL: SLICEM.B5LUT, 
CLASS: cell, 
INIT: 32'h00000000, 
LOC: SLICE_X62Y37, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: DMEM, 
PRIMITIVE_LEVEL: INTERNAL, 
PRIMITIVE_SUBGROUP: dram, 
PRIMITIVE_TYPE: DMEM.dram.RAM32M, 
REF_NAME: RAMD32, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/RAMB_D1 - 
nets: {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/DOB1 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/RAMB_D1/O}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/WCLK u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/RAMB_D1/CLK}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/DIB1 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/RAMB_D1/I}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/ADDRB0 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/RAMB_D1/RADR0}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/ADDRB1 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/RAMB_D1/RADR1}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/ADDRB2 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/RAMB_D1/RADR2}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/ADDRB3 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/RAMB_D1/RADR3}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/ADDRB4 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/RAMB_D1/RADR4}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/ADDRD0 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/RAMB_D1/WADR0}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/ADDRD1 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/RAMB_D1/WADR1}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/ADDRD2 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/RAMB_D1/WADR2}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/ADDRD3 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/RAMB_D1/WADR3}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/ADDRD4 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/RAMB_D1/WADR4}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/WE u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/RAMB_D1/WE}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'h00000000, 
LOC: SLICE_X62Y37, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: DMEM, 
PRIMITIVE_LEVEL: INTERNAL, 
PRIMITIVE_SUBGROUP: dram, 
PRIMITIVE_TYPE: DMEM.dram.RAM32M, 
REF_NAME: RAMD32, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/RAMC - 
nets: {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/DOC0 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/RAMC/O}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/WCLK u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/RAMC/CLK}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/DIC0 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/RAMC/I}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/ADDRC0 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/RAMC/RADR0}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/ADDRC1 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/RAMC/RADR1}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/ADDRC2 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/RAMC/RADR2}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/ADDRC3 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/RAMC/RADR3}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/ADDRC4 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/RAMC/RADR4}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/ADDRD0 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/RAMC/WADR0}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/ADDRD1 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/RAMC/WADR1}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/ADDRD2 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/RAMC/WADR2}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/ADDRD3 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/RAMC/WADR3}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/ADDRD4 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/RAMC/WADR4}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/WE u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/RAMC/WE}, 
BEL: SLICEM.C5LUT, 
CLASS: cell, 
INIT: 32'h00000000, 
LOC: SLICE_X62Y37, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: DMEM, 
PRIMITIVE_LEVEL: INTERNAL, 
PRIMITIVE_SUBGROUP: dram, 
PRIMITIVE_TYPE: DMEM.dram.RAM32M, 
REF_NAME: RAMD32, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/RAMC_D1 - 
nets: {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/DOC1 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/RAMC_D1/O}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/WCLK u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/RAMC_D1/CLK}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/DIC1 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/RAMC_D1/I}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/ADDRC0 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/RAMC_D1/RADR0}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/ADDRC1 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/RAMC_D1/RADR1}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/ADDRC2 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/RAMC_D1/RADR2}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/ADDRC3 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/RAMC_D1/RADR3}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/ADDRC4 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/RAMC_D1/RADR4}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/ADDRD0 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/RAMC_D1/WADR0}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/ADDRD1 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/RAMC_D1/WADR1}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/ADDRD2 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/RAMC_D1/WADR2}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/ADDRD3 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/RAMC_D1/WADR3}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/ADDRD4 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/RAMC_D1/WADR4}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/WE u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/RAMC_D1/WE}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'h00000000, 
LOC: SLICE_X62Y37, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: DMEM, 
PRIMITIVE_LEVEL: INTERNAL, 
PRIMITIVE_SUBGROUP: dram, 
PRIMITIVE_TYPE: DMEM.dram.RAM32M, 
REF_NAME: RAMD32, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/RAMD - 
nets: {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/DOD0 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/RAMD/O}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/ADDRD0 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/RAMD/ADR0}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/ADDRD1 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/RAMD/ADR1}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/ADDRD2 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/RAMD/ADR2}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/ADDRD3 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/RAMD/ADR3}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/ADDRD4 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/RAMD/ADR4}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/WCLK u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/RAMD/CLK}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/DID0 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/RAMD/I}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/WE u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/RAMD/WE}, 
BEL: SLICEM.D5LUT, 
CLASS: cell, 
INIT: 32'h00000000, 
LOC: SLICE_X62Y37, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: DMEM, 
PRIMITIVE_LEVEL: INTERNAL, 
PRIMITIVE_SUBGROUP: dram, 
PRIMITIVE_TYPE: DMEM.dram.RAM32M, 
REF_NAME: RAMS32, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/RAMD_D1 - 
nets: {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/DOD1 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/RAMD_D1/O}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/ADDRD0 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/RAMD_D1/ADR0}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/ADDRD1 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/RAMD_D1/ADR1}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/ADDRD2 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/RAMD_D1/ADR2}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/ADDRD3 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/RAMD_D1/ADR3}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/ADDRD4 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/RAMD_D1/ADR4}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/WCLK u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/RAMD_D1/CLK}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/DID1 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/RAMD_D1/I}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/WE u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/RAMD_D1/WE}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 32'h00000000, 
LOC: SLICE_X62Y37, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: DMEM, 
PRIMITIVE_LEVEL: INTERNAL, 
PRIMITIVE_SUBGROUP: dram, 
PRIMITIVE_TYPE: DMEM.dram.RAM32M, 
REF_NAME: RAMS32, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/RAMA - 
nets: {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/DOA0 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/RAMA/O}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/WCLK u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/RAMA/CLK}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/DIA0 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/RAMA/I}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/ADDRA0 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/RAMA/RADR0}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/ADDRA1 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/RAMA/RADR1}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/ADDRA2 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/RAMA/RADR2}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/ADDRA3 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/RAMA/RADR3}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/ADDRA4 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/RAMA/RADR4}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/ADDRD0 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/RAMA/WADR0}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/ADDRD1 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/RAMA/WADR1}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/ADDRD2 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/RAMA/WADR2}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/ADDRD3 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/RAMA/WADR3}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/ADDRD4 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/RAMA/WADR4}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/WE u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/RAMA/WE}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 32'h00000000, 
LOC: SLICE_X66Y35, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: DMEM, 
PRIMITIVE_LEVEL: INTERNAL, 
PRIMITIVE_SUBGROUP: dram, 
PRIMITIVE_TYPE: DMEM.dram.RAM32M, 
REF_NAME: RAMD32, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/RAMA_D1 - 
nets: {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/DOA1 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/RAMA_D1/O}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/WCLK u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/RAMA_D1/CLK}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/DIA1 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/RAMA_D1/I}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/ADDRA0 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/RAMA_D1/RADR0}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/ADDRA1 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/RAMA_D1/RADR1}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/ADDRA2 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/RAMA_D1/RADR2}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/ADDRA3 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/RAMA_D1/RADR3}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/ADDRA4 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/RAMA_D1/RADR4}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/ADDRD0 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/RAMA_D1/WADR0}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/ADDRD1 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/RAMA_D1/WADR1}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/ADDRD2 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/RAMA_D1/WADR2}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/ADDRD3 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/RAMA_D1/WADR3}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/ADDRD4 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/RAMA_D1/WADR4}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/WE u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/RAMA_D1/WE}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'h00000000, 
LOC: SLICE_X66Y35, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: DMEM, 
PRIMITIVE_LEVEL: INTERNAL, 
PRIMITIVE_SUBGROUP: dram, 
PRIMITIVE_TYPE: DMEM.dram.RAM32M, 
REF_NAME: RAMD32, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/RAMB - 
nets: {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/DOB0 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/RAMB/O}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/WCLK u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/RAMB/CLK}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/DIB0 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/RAMB/I}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/ADDRB0 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/RAMB/RADR0}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/ADDRB1 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/RAMB/RADR1}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/ADDRB2 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/RAMB/RADR2}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/ADDRB3 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/RAMB/RADR3}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/ADDRB4 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/RAMB/RADR4}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/ADDRD0 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/RAMB/WADR0}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/ADDRD1 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/RAMB/WADR1}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/ADDRD2 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/RAMB/WADR2}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/ADDRD3 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/RAMB/WADR3}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/ADDRD4 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/RAMB/WADR4}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/WE u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/RAMB/WE}, 
BEL: SLICEM.B5LUT, 
CLASS: cell, 
INIT: 32'h00000000, 
LOC: SLICE_X66Y35, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: DMEM, 
PRIMITIVE_LEVEL: INTERNAL, 
PRIMITIVE_SUBGROUP: dram, 
PRIMITIVE_TYPE: DMEM.dram.RAM32M, 
REF_NAME: RAMD32, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/RAMB_D1 - 
nets: {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/DOB1 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/RAMB_D1/O}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/WCLK u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/RAMB_D1/CLK}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/DIB1 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/RAMB_D1/I}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/ADDRB0 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/RAMB_D1/RADR0}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/ADDRB1 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/RAMB_D1/RADR1}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/ADDRB2 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/RAMB_D1/RADR2}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/ADDRB3 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/RAMB_D1/RADR3}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/ADDRB4 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/RAMB_D1/RADR4}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/ADDRD0 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/RAMB_D1/WADR0}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/ADDRD1 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/RAMB_D1/WADR1}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/ADDRD2 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/RAMB_D1/WADR2}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/ADDRD3 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/RAMB_D1/WADR3}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/ADDRD4 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/RAMB_D1/WADR4}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/WE u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/RAMB_D1/WE}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'h00000000, 
LOC: SLICE_X66Y35, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: DMEM, 
PRIMITIVE_LEVEL: INTERNAL, 
PRIMITIVE_SUBGROUP: dram, 
PRIMITIVE_TYPE: DMEM.dram.RAM32M, 
REF_NAME: RAMD32, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/RAMC - 
nets: {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/DOC0 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/RAMC/O}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/WCLK u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/RAMC/CLK}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/DIC0 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/RAMC/I}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/ADDRC0 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/RAMC/RADR0}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/ADDRC1 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/RAMC/RADR1}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/ADDRC2 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/RAMC/RADR2}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/ADDRC3 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/RAMC/RADR3}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/ADDRC4 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/RAMC/RADR4}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/ADDRD0 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/RAMC/WADR0}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/ADDRD1 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/RAMC/WADR1}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/ADDRD2 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/RAMC/WADR2}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/ADDRD3 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/RAMC/WADR3}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/ADDRD4 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/RAMC/WADR4}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/WE u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/RAMC/WE}, 
BEL: SLICEM.C5LUT, 
CLASS: cell, 
INIT: 32'h00000000, 
LOC: SLICE_X66Y35, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: DMEM, 
PRIMITIVE_LEVEL: INTERNAL, 
PRIMITIVE_SUBGROUP: dram, 
PRIMITIVE_TYPE: DMEM.dram.RAM32M, 
REF_NAME: RAMD32, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/RAMC_D1 - 
nets: {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/DOC1 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/RAMC_D1/O}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/WCLK u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/RAMC_D1/CLK}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/DIC1 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/RAMC_D1/I}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/ADDRC0 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/RAMC_D1/RADR0}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/ADDRC1 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/RAMC_D1/RADR1}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/ADDRC2 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/RAMC_D1/RADR2}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/ADDRC3 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/RAMC_D1/RADR3}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/ADDRC4 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/RAMC_D1/RADR4}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/ADDRD0 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/RAMC_D1/WADR0}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/ADDRD1 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/RAMC_D1/WADR1}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/ADDRD2 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/RAMC_D1/WADR2}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/ADDRD3 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/RAMC_D1/WADR3}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/ADDRD4 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/RAMC_D1/WADR4}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/WE u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/RAMC_D1/WE}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'h00000000, 
LOC: SLICE_X66Y35, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: DMEM, 
PRIMITIVE_LEVEL: INTERNAL, 
PRIMITIVE_SUBGROUP: dram, 
PRIMITIVE_TYPE: DMEM.dram.RAM32M, 
REF_NAME: RAMD32, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/RAMD - 
nets: {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/DOD0 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/RAMD/O}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/ADDRD0 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/RAMD/ADR0}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/ADDRD1 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/RAMD/ADR1}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/ADDRD2 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/RAMD/ADR2}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/ADDRD3 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/RAMD/ADR3}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/ADDRD4 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/RAMD/ADR4}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/WCLK u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/RAMD/CLK}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/DID0 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/RAMD/I}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/WE u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/RAMD/WE}, 
BEL: SLICEM.D5LUT, 
CLASS: cell, 
INIT: 32'h00000000, 
LOC: SLICE_X66Y35, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: DMEM, 
PRIMITIVE_LEVEL: INTERNAL, 
PRIMITIVE_SUBGROUP: dram, 
PRIMITIVE_TYPE: DMEM.dram.RAM32M, 
REF_NAME: RAMS32, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/RAMD_D1 - 
nets: {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/DOD1 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/RAMD_D1/O}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/ADDRD0 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/RAMD_D1/ADR0}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/ADDRD1 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/RAMD_D1/ADR1}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/ADDRD2 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/RAMD_D1/ADR2}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/ADDRD3 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/RAMD_D1/ADR3}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/ADDRD4 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/RAMD_D1/ADR4}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/WCLK u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/RAMD_D1/CLK}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/DID1 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/RAMD_D1/I}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/WE u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/RAMD_D1/WE}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 32'h00000000, 
LOC: SLICE_X66Y35, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: DMEM, 
PRIMITIVE_LEVEL: INTERNAL, 
PRIMITIVE_SUBGROUP: dram, 
PRIMITIVE_TYPE: DMEM.dram.RAM32M, 
REF_NAME: RAMS32, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/RAMA - 
nets: {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/DOA0 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/RAMA/O}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/WCLK u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/RAMA/CLK}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/DIA0 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/RAMA/I}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/ADDRA0 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/RAMA/RADR0}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/ADDRA1 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/RAMA/RADR1}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/ADDRA2 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/RAMA/RADR2}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/ADDRA3 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/RAMA/RADR3}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/ADDRA4 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/RAMA/RADR4}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/ADDRD0 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/RAMA/WADR0}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/ADDRD1 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/RAMA/WADR1}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/ADDRD2 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/RAMA/WADR2}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/ADDRD3 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/RAMA/WADR3}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/ADDRD4 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/RAMA/WADR4}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/WE u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/RAMA/WE}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 32'h00000000, 
LOC: SLICE_X62Y35, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: DMEM, 
PRIMITIVE_LEVEL: INTERNAL, 
PRIMITIVE_SUBGROUP: dram, 
PRIMITIVE_TYPE: DMEM.dram.RAM32M, 
REF_NAME: RAMD32, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/RAMA_D1 - 
nets: {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/DOA1 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/RAMA_D1/O}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/WCLK u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/RAMA_D1/CLK}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/DIA1 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/RAMA_D1/I}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/ADDRA0 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/RAMA_D1/RADR0}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/ADDRA1 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/RAMA_D1/RADR1}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/ADDRA2 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/RAMA_D1/RADR2}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/ADDRA3 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/RAMA_D1/RADR3}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/ADDRA4 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/RAMA_D1/RADR4}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/ADDRD0 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/RAMA_D1/WADR0}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/ADDRD1 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/RAMA_D1/WADR1}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/ADDRD2 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/RAMA_D1/WADR2}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/ADDRD3 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/RAMA_D1/WADR3}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/ADDRD4 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/RAMA_D1/WADR4}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/WE u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/RAMA_D1/WE}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'h00000000, 
LOC: SLICE_X62Y35, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: DMEM, 
PRIMITIVE_LEVEL: INTERNAL, 
PRIMITIVE_SUBGROUP: dram, 
PRIMITIVE_TYPE: DMEM.dram.RAM32M, 
REF_NAME: RAMD32, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/RAMB - 
nets: {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/DOB0 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/RAMB/O}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/WCLK u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/RAMB/CLK}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/DIB0 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/RAMB/I}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/ADDRB0 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/RAMB/RADR0}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/ADDRB1 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/RAMB/RADR1}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/ADDRB2 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/RAMB/RADR2}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/ADDRB3 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/RAMB/RADR3}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/ADDRB4 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/RAMB/RADR4}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/ADDRD0 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/RAMB/WADR0}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/ADDRD1 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/RAMB/WADR1}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/ADDRD2 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/RAMB/WADR2}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/ADDRD3 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/RAMB/WADR3}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/ADDRD4 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/RAMB/WADR4}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/WE u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/RAMB/WE}, 
BEL: SLICEM.B5LUT, 
CLASS: cell, 
INIT: 32'h00000000, 
LOC: SLICE_X62Y35, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: DMEM, 
PRIMITIVE_LEVEL: INTERNAL, 
PRIMITIVE_SUBGROUP: dram, 
PRIMITIVE_TYPE: DMEM.dram.RAM32M, 
REF_NAME: RAMD32, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/RAMB_D1 - 
nets: {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/DOB1 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/RAMB_D1/O}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/WCLK u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/RAMB_D1/CLK}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/DIB1 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/RAMB_D1/I}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/ADDRB0 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/RAMB_D1/RADR0}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/ADDRB1 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/RAMB_D1/RADR1}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/ADDRB2 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/RAMB_D1/RADR2}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/ADDRB3 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/RAMB_D1/RADR3}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/ADDRB4 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/RAMB_D1/RADR4}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/ADDRD0 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/RAMB_D1/WADR0}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/ADDRD1 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/RAMB_D1/WADR1}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/ADDRD2 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/RAMB_D1/WADR2}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/ADDRD3 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/RAMB_D1/WADR3}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/ADDRD4 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/RAMB_D1/WADR4}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/WE u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/RAMB_D1/WE}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'h00000000, 
LOC: SLICE_X62Y35, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: DMEM, 
PRIMITIVE_LEVEL: INTERNAL, 
PRIMITIVE_SUBGROUP: dram, 
PRIMITIVE_TYPE: DMEM.dram.RAM32M, 
REF_NAME: RAMD32, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/RAMC - 
nets: {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/DOC0 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/RAMC/O}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/WCLK u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/RAMC/CLK}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/DIC0 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/RAMC/I}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/ADDRC0 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/RAMC/RADR0}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/ADDRC1 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/RAMC/RADR1}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/ADDRC2 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/RAMC/RADR2}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/ADDRC3 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/RAMC/RADR3}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/ADDRC4 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/RAMC/RADR4}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/ADDRD0 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/RAMC/WADR0}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/ADDRD1 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/RAMC/WADR1}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/ADDRD2 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/RAMC/WADR2}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/ADDRD3 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/RAMC/WADR3}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/ADDRD4 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/RAMC/WADR4}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/WE u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/RAMC/WE}, 
BEL: SLICEM.C5LUT, 
CLASS: cell, 
INIT: 32'h00000000, 
LOC: SLICE_X62Y35, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: DMEM, 
PRIMITIVE_LEVEL: INTERNAL, 
PRIMITIVE_SUBGROUP: dram, 
PRIMITIVE_TYPE: DMEM.dram.RAM32M, 
REF_NAME: RAMD32, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/RAMC_D1 - 
nets: {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/DOC1 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/RAMC_D1/O}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/WCLK u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/RAMC_D1/CLK}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/DIC1 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/RAMC_D1/I}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/ADDRC0 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/RAMC_D1/RADR0}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/ADDRC1 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/RAMC_D1/RADR1}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/ADDRC2 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/RAMC_D1/RADR2}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/ADDRC3 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/RAMC_D1/RADR3}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/ADDRC4 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/RAMC_D1/RADR4}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/ADDRD0 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/RAMC_D1/WADR0}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/ADDRD1 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/RAMC_D1/WADR1}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/ADDRD2 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/RAMC_D1/WADR2}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/ADDRD3 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/RAMC_D1/WADR3}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/ADDRD4 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/RAMC_D1/WADR4}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/WE u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/RAMC_D1/WE}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'h00000000, 
LOC: SLICE_X62Y35, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: DMEM, 
PRIMITIVE_LEVEL: INTERNAL, 
PRIMITIVE_SUBGROUP: dram, 
PRIMITIVE_TYPE: DMEM.dram.RAM32M, 
REF_NAME: RAMD32, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/RAMD - 
nets: {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/DOD0 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/RAMD/O}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/ADDRD0 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/RAMD/ADR0}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/ADDRD1 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/RAMD/ADR1}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/ADDRD2 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/RAMD/ADR2}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/ADDRD3 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/RAMD/ADR3}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/ADDRD4 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/RAMD/ADR4}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/WCLK u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/RAMD/CLK}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/DID0 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/RAMD/I}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/WE u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/RAMD/WE}, 
BEL: SLICEM.D5LUT, 
CLASS: cell, 
INIT: 32'h00000000, 
LOC: SLICE_X62Y35, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: DMEM, 
PRIMITIVE_LEVEL: INTERNAL, 
PRIMITIVE_SUBGROUP: dram, 
PRIMITIVE_TYPE: DMEM.dram.RAM32M, 
REF_NAME: RAMS32, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/RAMD_D1 - 
nets: {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/DOD1 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/RAMD_D1/O}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/ADDRD0 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/RAMD_D1/ADR0}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/ADDRD1 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/RAMD_D1/ADR1}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/ADDRD2 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/RAMD_D1/ADR2}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/ADDRD3 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/RAMD_D1/ADR3}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/ADDRD4 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/RAMD_D1/ADR4}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/WCLK u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/RAMD_D1/CLK}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/DID1 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/RAMD_D1/I}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/WE u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/RAMD_D1/WE}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 32'h00000000, 
LOC: SLICE_X62Y35, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: DMEM, 
PRIMITIVE_LEVEL: INTERNAL, 
PRIMITIVE_SUBGROUP: dram, 
PRIMITIVE_TYPE: DMEM.dram.RAM32M, 
REF_NAME: RAMS32, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/RAMA - 
nets: {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/DOA0 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/RAMA/O}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/WCLK u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/RAMA/CLK}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/DIA0 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/RAMA/I}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/ADDRA0 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/RAMA/RADR0}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/ADDRA1 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/RAMA/RADR1}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/ADDRA2 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/RAMA/RADR2}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/ADDRA3 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/RAMA/RADR3}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/ADDRA4 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/RAMA/RADR4}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/ADDRD0 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/RAMA/WADR0}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/ADDRD1 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/RAMA/WADR1}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/ADDRD2 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/RAMA/WADR2}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/ADDRD3 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/RAMA/WADR3}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/ADDRD4 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/RAMA/WADR4}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/WE u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/RAMA/WE}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 32'h00000000, 
LOC: SLICE_X66Y36, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: DMEM, 
PRIMITIVE_LEVEL: INTERNAL, 
PRIMITIVE_SUBGROUP: dram, 
PRIMITIVE_TYPE: DMEM.dram.RAM32M, 
REF_NAME: RAMD32, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/RAMA_D1 - 
nets: {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/DOA1 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/RAMA_D1/O}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/WCLK u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/RAMA_D1/CLK}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/DIA1 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/RAMA_D1/I}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/ADDRA0 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/RAMA_D1/RADR0}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/ADDRA1 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/RAMA_D1/RADR1}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/ADDRA2 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/RAMA_D1/RADR2}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/ADDRA3 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/RAMA_D1/RADR3}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/ADDRA4 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/RAMA_D1/RADR4}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/ADDRD0 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/RAMA_D1/WADR0}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/ADDRD1 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/RAMA_D1/WADR1}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/ADDRD2 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/RAMA_D1/WADR2}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/ADDRD3 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/RAMA_D1/WADR3}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/ADDRD4 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/RAMA_D1/WADR4}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/WE u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/RAMA_D1/WE}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'h00000000, 
LOC: SLICE_X66Y36, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: DMEM, 
PRIMITIVE_LEVEL: INTERNAL, 
PRIMITIVE_SUBGROUP: dram, 
PRIMITIVE_TYPE: DMEM.dram.RAM32M, 
REF_NAME: RAMD32, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/RAMB - 
nets: {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/DOB0 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/RAMB/O}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/WCLK u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/RAMB/CLK}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/DIB0 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/RAMB/I}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/ADDRB0 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/RAMB/RADR0}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/ADDRB1 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/RAMB/RADR1}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/ADDRB2 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/RAMB/RADR2}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/ADDRB3 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/RAMB/RADR3}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/ADDRB4 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/RAMB/RADR4}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/ADDRD0 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/RAMB/WADR0}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/ADDRD1 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/RAMB/WADR1}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/ADDRD2 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/RAMB/WADR2}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/ADDRD3 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/RAMB/WADR3}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/ADDRD4 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/RAMB/WADR4}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/WE u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/RAMB/WE}, 
BEL: SLICEM.B5LUT, 
CLASS: cell, 
INIT: 32'h00000000, 
LOC: SLICE_X66Y36, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: DMEM, 
PRIMITIVE_LEVEL: INTERNAL, 
PRIMITIVE_SUBGROUP: dram, 
PRIMITIVE_TYPE: DMEM.dram.RAM32M, 
REF_NAME: RAMD32, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/RAMB_D1 - 
nets: {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/DOB1 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/RAMB_D1/O}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/WCLK u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/RAMB_D1/CLK}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/DIB1 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/RAMB_D1/I}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/ADDRB0 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/RAMB_D1/RADR0}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/ADDRB1 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/RAMB_D1/RADR1}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/ADDRB2 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/RAMB_D1/RADR2}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/ADDRB3 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/RAMB_D1/RADR3}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/ADDRB4 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/RAMB_D1/RADR4}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/ADDRD0 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/RAMB_D1/WADR0}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/ADDRD1 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/RAMB_D1/WADR1}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/ADDRD2 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/RAMB_D1/WADR2}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/ADDRD3 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/RAMB_D1/WADR3}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/ADDRD4 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/RAMB_D1/WADR4}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/WE u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/RAMB_D1/WE}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'h00000000, 
LOC: SLICE_X66Y36, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: DMEM, 
PRIMITIVE_LEVEL: INTERNAL, 
PRIMITIVE_SUBGROUP: dram, 
PRIMITIVE_TYPE: DMEM.dram.RAM32M, 
REF_NAME: RAMD32, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/RAMC - 
nets: {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/DOC0 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/RAMC/O}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/WCLK u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/RAMC/CLK}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/DIC0 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/RAMC/I}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/ADDRC0 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/RAMC/RADR0}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/ADDRC1 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/RAMC/RADR1}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/ADDRC2 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/RAMC/RADR2}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/ADDRC3 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/RAMC/RADR3}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/ADDRC4 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/RAMC/RADR4}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/ADDRD0 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/RAMC/WADR0}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/ADDRD1 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/RAMC/WADR1}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/ADDRD2 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/RAMC/WADR2}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/ADDRD3 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/RAMC/WADR3}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/ADDRD4 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/RAMC/WADR4}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/WE u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/RAMC/WE}, 
BEL: SLICEM.C5LUT, 
CLASS: cell, 
INIT: 32'h00000000, 
LOC: SLICE_X66Y36, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: DMEM, 
PRIMITIVE_LEVEL: INTERNAL, 
PRIMITIVE_SUBGROUP: dram, 
PRIMITIVE_TYPE: DMEM.dram.RAM32M, 
REF_NAME: RAMD32, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/RAMC_D1 - 
nets: {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/DOC1 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/RAMC_D1/O}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/WCLK u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/RAMC_D1/CLK}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/DIC1 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/RAMC_D1/I}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/ADDRC0 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/RAMC_D1/RADR0}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/ADDRC1 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/RAMC_D1/RADR1}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/ADDRC2 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/RAMC_D1/RADR2}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/ADDRC3 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/RAMC_D1/RADR3}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/ADDRC4 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/RAMC_D1/RADR4}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/ADDRD0 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/RAMC_D1/WADR0}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/ADDRD1 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/RAMC_D1/WADR1}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/ADDRD2 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/RAMC_D1/WADR2}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/ADDRD3 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/RAMC_D1/WADR3}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/ADDRD4 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/RAMC_D1/WADR4}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/WE u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/RAMC_D1/WE}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'h00000000, 
LOC: SLICE_X66Y36, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: DMEM, 
PRIMITIVE_LEVEL: INTERNAL, 
PRIMITIVE_SUBGROUP: dram, 
PRIMITIVE_TYPE: DMEM.dram.RAM32M, 
REF_NAME: RAMD32, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/RAMD - 
nets: {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/DOD0 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/RAMD/O}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/ADDRD0 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/RAMD/ADR0}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/ADDRD1 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/RAMD/ADR1}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/ADDRD2 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/RAMD/ADR2}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/ADDRD3 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/RAMD/ADR3}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/ADDRD4 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/RAMD/ADR4}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/WCLK u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/RAMD/CLK}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/DID0 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/RAMD/I}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/WE u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/RAMD/WE}, 
BEL: SLICEM.D5LUT, 
CLASS: cell, 
INIT: 32'h00000000, 
LOC: SLICE_X66Y36, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: DMEM, 
PRIMITIVE_LEVEL: INTERNAL, 
PRIMITIVE_SUBGROUP: dram, 
PRIMITIVE_TYPE: DMEM.dram.RAM32M, 
REF_NAME: RAMS32, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/RAMD_D1 - 
nets: {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/DOD1 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/RAMD_D1/O}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/ADDRD0 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/RAMD_D1/ADR0}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/ADDRD1 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/RAMD_D1/ADR1}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/ADDRD2 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/RAMD_D1/ADR2}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/ADDRD3 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/RAMD_D1/ADR3}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/ADDRD4 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/RAMD_D1/ADR4}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/WCLK u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/RAMD_D1/CLK}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/DID1 u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/RAMD_D1/I}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/WE u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/RAMD_D1/WE}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 32'h00000000, 
LOC: SLICE_X66Y36, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: DMEM, 
PRIMITIVE_LEVEL: INTERNAL, 
PRIMITIVE_SUBGROUP: dram, 
PRIMITIVE_TYPE: DMEM.dram.RAM32M, 
REF_NAME: RAMS32, 

u1/DMA_control/gen_DMAbuf.Rxbuf/rd_ptr_lfsr/iQ_reg[1] - 
nets: {u1/DMA_control/gen_DMAbuf.Rxbuf/rd_ptr[0] u1/DMA_control/gen_DMAbuf.Rxbuf/rd_ptr_lfsr/iQ_reg[1]/Q}, {wb_clk_i u1/DMA_control/gen_DMAbuf.Rxbuf/rd_ptr_lfsr/iQ_reg[1]/C}, {iQ[3]_i_1_n_0 u1/DMA_control/gen_DMAbuf.Rxbuf/rd_ptr_lfsr/iQ_reg[1]/CE}, {register_block.gen_stat_reg.int_i_2_n_0 u1/DMA_control/gen_DMAbuf.Rxbuf/rd_ptr_lfsr/iQ_reg[1]/CLR}, {iQ[1]_i_1_n_0 u1/DMA_control/gen_DMAbuf.Rxbuf/rd_ptr_lfsr/iQ_reg[1]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/DMA_control/gen_DMAbuf.Rxbuf/rd_ptr_lfsr/iQ_reg[2] - 
nets: {u1/DMA_control/gen_DMAbuf.Rxbuf/drd_ptr[0] u1/DMA_control/gen_DMAbuf.Rxbuf/rd_ptr_lfsr/iQ_reg[2]/Q}, {wb_clk_i u1/DMA_control/gen_DMAbuf.Rxbuf/rd_ptr_lfsr/iQ_reg[2]/C}, {iQ[3]_i_1_n_0 u1/DMA_control/gen_DMAbuf.Rxbuf/rd_ptr_lfsr/iQ_reg[2]/CE}, {register_block.gen_stat_reg.int_i_2_n_0 u1/DMA_control/gen_DMAbuf.Rxbuf/rd_ptr_lfsr/iQ_reg[2]/CLR}, {iQ[2]_i_1_n_0 u1/DMA_control/gen_DMAbuf.Rxbuf/rd_ptr_lfsr/iQ_reg[2]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/DMA_control/gen_DMAbuf.Rxbuf/rd_ptr_lfsr/iQ_reg[3] - 
nets: {u1/DMA_control/gen_DMAbuf.Rxbuf/drd_ptr[1] u1/DMA_control/gen_DMAbuf.Rxbuf/rd_ptr_lfsr/iQ_reg[3]/Q}, {wb_clk_i u1/DMA_control/gen_DMAbuf.Rxbuf/rd_ptr_lfsr/iQ_reg[3]/C}, {iQ[3]_i_1_n_0 u1/DMA_control/gen_DMAbuf.Rxbuf/rd_ptr_lfsr/iQ_reg[3]/CE}, {register_block.gen_stat_reg.int_i_2_n_0 u1/DMA_control/gen_DMAbuf.Rxbuf/rd_ptr_lfsr/iQ_reg[3]/CLR}, {iQ[3]_i_2_n_0 u1/DMA_control/gen_DMAbuf.Rxbuf/rd_ptr_lfsr/iQ_reg[3]/D}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/DMA_control/gen_DMAbuf.Rxbuf/rd_ptr_lfsr/msb_reg - 
nets: {drd_ptr[2] u1/DMA_control/gen_DMAbuf.Rxbuf/rd_ptr_lfsr/msb_reg/Q}, {wb_clk_i u1/DMA_control/gen_DMAbuf.Rxbuf/rd_ptr_lfsr/msb_reg/C}, {iQ[3]_i_1_n_0 u1/DMA_control/gen_DMAbuf.Rxbuf/rd_ptr_lfsr/msb_reg/CE}, {msb_i_1_n_0 u1/DMA_control/gen_DMAbuf.Rxbuf/rd_ptr_lfsr/msb_reg/D}, {register_block.gen_stat_reg.int_i_2_n_0 u1/DMA_control/gen_DMAbuf.Rxbuf/rd_ptr_lfsr/msb_reg/PRE}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X67Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDPE, 
REF_NAME: FDPE, 

u1/DMA_control/gen_DMAbuf.Rxbuf/wr_ptr_lfsr/iQ[1]_i_1 - 
nets: {u1/DMA_control/gen_DMAbuf.Rxbuf/wr_ptr_lfsr/iQ[1]_i_1_n_0 u1/DMA_control/gen_DMAbuf.Rxbuf/wr_ptr_lfsr/iQ[1]_i_1/O}, {u1/DMA_control/gen_DMAbuf.Rxbuf/wr_ptr[1] u1/DMA_control/gen_DMAbuf.Rxbuf/wr_ptr_lfsr/iQ[1]_i_1/I0}, {u1/DMA_control/gen_DMAbuf.Rxbuf/wr_ptr[2] u1/DMA_control/gen_DMAbuf.Rxbuf/wr_ptr_lfsr/iQ[1]_i_1/I1}, {IDEctrl_rst u1/DMA_control/gen_DMAbuf.Rxbuf/wr_ptr_lfsr/iQ[1]_i_1/I2}, {wb_rst_i u1/DMA_control/gen_DMAbuf.Rxbuf/wr_ptr_lfsr/iQ[1]_i_1/I3}, {u1/DMA_control/gen_DMA_sigs.RxWr_reg_n_0 u1/DMA_control/gen_DMAbuf.Rxbuf/wr_ptr_lfsr/iQ[1]_i_1/I4}, {u1/DMA_control/gen_DMAbuf.Rxbuf/wr_ptr[0] u1/DMA_control/gen_DMAbuf.Rxbuf/wr_ptr_lfsr/iQ[1]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h0009000F00090000, 
LOC: SLICE_X68Y35, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

u1/DMA_control/gen_DMAbuf.Rxbuf/wr_ptr_lfsr/iQ[2]_i_1 - 
nets: {u1/DMA_control/gen_DMAbuf.Rxbuf/wr_ptr_lfsr/iQ[2]_i_1_n_0 u1/DMA_control/gen_DMAbuf.Rxbuf/wr_ptr_lfsr/iQ[2]_i_1/O}, {u1/DMA_control/gen_DMAbuf.Rxbuf/wr_ptr[0] u1/DMA_control/gen_DMAbuf.Rxbuf/wr_ptr_lfsr/iQ[2]_i_1/I0}, {IDEctrl_rst u1/DMA_control/gen_DMAbuf.Rxbuf/wr_ptr_lfsr/iQ[2]_i_1/I1}, {wb_rst_i u1/DMA_control/gen_DMAbuf.Rxbuf/wr_ptr_lfsr/iQ[2]_i_1/I2}, {u1/DMA_control/gen_DMA_sigs.RxWr_reg_n_0 u1/DMA_control/gen_DMAbuf.Rxbuf/wr_ptr_lfsr/iQ[2]_i_1/I3}, {u1/DMA_control/gen_DMAbuf.Rxbuf/wr_ptr[1] u1/DMA_control/gen_DMAbuf.Rxbuf/wr_ptr_lfsr/iQ[2]_i_1/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'h02030200, 
LOC: SLICE_X68Y35, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

u1/DMA_control/gen_DMAbuf.Rxbuf/wr_ptr_lfsr/iQ[3]_i_1 - 
nets: {u1/DMA_control/gen_DMAbuf.Rxbuf/wr_ptr_lfsr/iQ[3]_i_1_n_0 u1/DMA_control/gen_DMAbuf.Rxbuf/wr_ptr_lfsr/iQ[3]_i_1/O}, {u1/DMA_control/gen_DMAbuf.Rxbuf/wr_ptr[1] u1/DMA_control/gen_DMAbuf.Rxbuf/wr_ptr_lfsr/iQ[3]_i_1/I0}, {IDEctrl_rst u1/DMA_control/gen_DMAbuf.Rxbuf/wr_ptr_lfsr/iQ[3]_i_1/I1}, {wb_rst_i u1/DMA_control/gen_DMAbuf.Rxbuf/wr_ptr_lfsr/iQ[3]_i_1/I2}, {u1/DMA_control/gen_DMA_sigs.RxWr_reg_n_0 u1/DMA_control/gen_DMAbuf.Rxbuf/wr_ptr_lfsr/iQ[3]_i_1/I3}, {u1/DMA_control/gen_DMAbuf.Rxbuf/wr_ptr[2] u1/DMA_control/gen_DMAbuf.Rxbuf/wr_ptr_lfsr/iQ[3]_i_1/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'h02030200, 
LOC: SLICE_X68Y35, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

u1/DMA_control/gen_DMAbuf.Rxbuf/wr_ptr_lfsr/iQ_reg[1] - 
nets: {u1/DMA_control/gen_DMAbuf.Rxbuf/wr_ptr[0] u1/DMA_control/gen_DMAbuf.Rxbuf/wr_ptr_lfsr/iQ_reg[1]/Q}, {wb_clk_i u1/DMA_control/gen_DMAbuf.Rxbuf/wr_ptr_lfsr/iQ_reg[1]/C}, {<const1> u1/DMA_control/gen_DMAbuf.Rxbuf/wr_ptr_lfsr/iQ_reg[1]/CE}, {register_block.gen_stat_reg.int_i_2_n_0 u1/DMA_control/gen_DMAbuf.Rxbuf/wr_ptr_lfsr/iQ_reg[1]/CLR}, {u1/DMA_control/gen_DMAbuf.Rxbuf/wr_ptr_lfsr/iQ[1]_i_1_n_0 u1/DMA_control/gen_DMAbuf.Rxbuf/wr_ptr_lfsr/iQ_reg[1]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y35, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/DMA_control/gen_DMAbuf.Rxbuf/wr_ptr_lfsr/iQ_reg[2] - 
nets: {u1/DMA_control/gen_DMAbuf.Rxbuf/wr_ptr[1] u1/DMA_control/gen_DMAbuf.Rxbuf/wr_ptr_lfsr/iQ_reg[2]/Q}, {wb_clk_i u1/DMA_control/gen_DMAbuf.Rxbuf/wr_ptr_lfsr/iQ_reg[2]/C}, {<const1> u1/DMA_control/gen_DMAbuf.Rxbuf/wr_ptr_lfsr/iQ_reg[2]/CE}, {register_block.gen_stat_reg.int_i_2_n_0 u1/DMA_control/gen_DMAbuf.Rxbuf/wr_ptr_lfsr/iQ_reg[2]/CLR}, {u1/DMA_control/gen_DMAbuf.Rxbuf/wr_ptr_lfsr/iQ[2]_i_1_n_0 u1/DMA_control/gen_DMAbuf.Rxbuf/wr_ptr_lfsr/iQ_reg[2]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y35, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/DMA_control/gen_DMAbuf.Rxbuf/wr_ptr_lfsr/iQ_reg[3] - 
nets: {u1/DMA_control/gen_DMAbuf.Rxbuf/wr_ptr[2] u1/DMA_control/gen_DMAbuf.Rxbuf/wr_ptr_lfsr/iQ_reg[3]/Q}, {wb_clk_i u1/DMA_control/gen_DMAbuf.Rxbuf/wr_ptr_lfsr/iQ_reg[3]/C}, {<const1> u1/DMA_control/gen_DMAbuf.Rxbuf/wr_ptr_lfsr/iQ_reg[3]/CE}, {register_block.gen_stat_reg.int_i_2_n_0 u1/DMA_control/gen_DMAbuf.Rxbuf/wr_ptr_lfsr/iQ_reg[3]/CLR}, {u1/DMA_control/gen_DMAbuf.Rxbuf/wr_ptr_lfsr/iQ[3]_i_1_n_0 u1/DMA_control/gen_DMAbuf.Rxbuf/wr_ptr_lfsr/iQ_reg[3]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y35, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[0] - 
nets: {u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[0] u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[0]/Q}, {wb_clk_i u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[0]/C}, {Q[31]_i_1_n_0 u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[0]/CE}, {register_block.gen_stat_reg.int_i_2_n_0 u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[0]/CLR}, {Q[0]_i_1_n_0 u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[0]/D}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[10] - 
nets: {u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[10] u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[10]/Q}, {wb_clk_i u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[10]/C}, {Q[31]_i_1_n_0 u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[10]/CE}, {register_block.CtrlReg[31]_i_3_n_0 u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[10]/CLR}, {Q[10]_i_1_n_0 u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[10]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X69Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[11] - 
nets: {u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[11] u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[11]/Q}, {wb_clk_i u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[11]/C}, {Q[31]_i_1_n_0 u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[11]/CE}, {register_block.CtrlReg[31]_i_3_n_0 u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[11]/CLR}, {Q[11]_i_1_n_0 u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[11]/D}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X69Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[12] - 
nets: {u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[12] u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[12]/Q}, {wb_clk_i u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[12]/C}, {Q[31]_i_1_n_0 u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[12]/CE}, {register_block.CtrlReg[31]_i_3_n_0 u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[12]/CLR}, {Q[12]_i_1_n_0 u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[12]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X69Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[13] - 
nets: {u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[13] u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[13]/Q}, {wb_clk_i u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[13]/C}, {Q[31]_i_1_n_0 u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[13]/CE}, {register_block.CtrlReg[31]_i_3_n_0 u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[13]/CLR}, {Q[13]_i_1_n_0 u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[13]/D}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X69Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[14] - 
nets: {u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[14] u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[14]/Q}, {wb_clk_i u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[14]/C}, {Q[31]_i_1_n_0 u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[14]/CE}, {register_block.gen_stat_reg.int_i_2_n_0 u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[14]/CLR}, {Q[14]_i_1_n_0 u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[14]/D}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[15] - 
nets: {u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[15] u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[15]/Q}, {wb_clk_i u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[15]/C}, {Q[31]_i_1_n_0 u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[15]/CE}, {register_block.gen_stat_reg.int_i_2_n_0 u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[15]/CLR}, {Q[15]_i_1_n_0 u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[15]/D}, 
BEL: SLICEM.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[16] - 
nets: {u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[16] u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[16]/Q}, {wb_clk_i u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[16]/C}, {Q[31]_i_1_n_0 u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[16]/CE}, {register_block.CtrlReg[31]_i_3_n_0 u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[16]/CLR}, {Q[16]_i_1_n_0 u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[16]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[17] - 
nets: {u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[17] u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[17]/Q}, {wb_clk_i u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[17]/C}, {Q[31]_i_1_n_0 u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[17]/CE}, {register_block.CtrlReg[31]_i_3_n_0 u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[17]/CLR}, {Q[17]_i_1_n_0 u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[17]/D}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[18] - 
nets: {u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[18] u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[18]/Q}, {wb_clk_i u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[18]/C}, {Q[31]_i_1_n_0 u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[18]/CE}, {register_block.CtrlReg[31]_i_3_n_0 u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[18]/CLR}, {Q[18]_i_1_n_0 u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[18]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[19] - 
nets: {u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[19] u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[19]/Q}, {wb_clk_i u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[19]/C}, {Q[31]_i_1_n_0 u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[19]/CE}, {register_block.CtrlReg[31]_i_3_n_0 u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[19]/CLR}, {Q[19]_i_1_n_0 u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[19]/D}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[1] - 
nets: {u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[1] u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[1]/Q}, {wb_clk_i u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[1]/C}, {Q[31]_i_1_n_0 u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[1]/CE}, {register_block.gen_stat_reg.int_i_2_n_0 u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[1]/CLR}, {Q[1]_i_1_n_0 u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[1]/D}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[20] - 
nets: {u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[20] u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[20]/Q}, {wb_clk_i u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[20]/C}, {Q[31]_i_1_n_0 u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[20]/CE}, {register_block.CtrlReg[31]_i_3_n_0 u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[20]/CLR}, {Q[20]_i_1_n_0 u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[20]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[21] - 
nets: {u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[21] u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[21]/Q}, {wb_clk_i u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[21]/C}, {Q[31]_i_1_n_0 u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[21]/CE}, {register_block.gen_stat_reg.int_i_2_n_0 u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[21]/CLR}, {Q[21]_i_1_n_0 u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[21]/D}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[22] - 
nets: {u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[22] u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[22]/Q}, {wb_clk_i u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[22]/C}, {Q[31]_i_1_n_0 u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[22]/CE}, {register_block.gen_stat_reg.int_i_2_n_0 u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[22]/CLR}, {Q[22]_i_1_n_0 u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[22]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[23] - 
nets: {u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[23] u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[23]/Q}, {wb_clk_i u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[23]/C}, {Q[31]_i_1_n_0 u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[23]/CE}, {register_block.gen_stat_reg.int_i_2_n_0 u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[23]/CLR}, {Q[23]_i_1_n_0 u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[23]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[24] - 
nets: {u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[24] u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[24]/Q}, {wb_clk_i u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[24]/C}, {Q[31]_i_1_n_0 u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[24]/CE}, {register_block.gen_stat_reg.int_i_2_n_0 u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[24]/CLR}, {Q[24]_i_1_n_0 u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[24]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[25] - 
nets: {u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[25] u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[25]/Q}, {wb_clk_i u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[25]/C}, {Q[31]_i_1_n_0 u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[25]/CE}, {register_block.gen_stat_reg.int_i_2_n_0 u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[25]/CLR}, {Q[25]_i_1_n_0 u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[25]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[26] - 
nets: {u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[26] u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[26]/Q}, {wb_clk_i u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[26]/C}, {Q[31]_i_1_n_0 u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[26]/CE}, {register_block.gen_stat_reg.int_i_2_n_0 u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[26]/CLR}, {Q[26]_i_1_n_0 u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[26]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[27] - 
nets: {u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[27] u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[27]/Q}, {wb_clk_i u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[27]/C}, {Q[31]_i_1_n_0 u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[27]/CE}, {register_block.gen_stat_reg.int_i_2_n_0 u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[27]/CLR}, {Q[27]_i_1_n_0 u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[27]/D}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[28] - 
nets: {u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[28] u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[28]/Q}, {wb_clk_i u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[28]/C}, {Q[31]_i_1_n_0 u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[28]/CE}, {register_block.gen_stat_reg.int_i_2_n_0 u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[28]/CLR}, {Q[28]_i_1_n_0 u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[28]/D}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[29] - 
nets: {u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[29] u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[29]/Q}, {wb_clk_i u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[29]/C}, {Q[31]_i_1_n_0 u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[29]/CE}, {register_block.gen_stat_reg.int_i_2_n_0 u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[29]/CLR}, {Q[29]_i_1_n_0 u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[29]/D}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[2] - 
nets: {u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[2] u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[2]/Q}, {wb_clk_i u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[2]/C}, {Q[31]_i_1_n_0 u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[2]/CE}, {register_block.gen_stat_reg.int_i_2_n_0 u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[2]/CLR}, {Q[2]_i_1_n_0 u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[2]/D}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[30] - 
nets: {u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[30] u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[30]/Q}, {wb_clk_i u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[30]/C}, {Q[31]_i_1_n_0 u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[30]/CE}, {register_block.gen_stat_reg.int_i_2_n_0 u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[30]/CLR}, {Q[30]_i_1_n_0 u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[30]/D}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[31] - 
nets: {u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[31] u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[31]/Q}, {wb_clk_i u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[31]/C}, {Q[31]_i_1_n_0 u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[31]/CE}, {register_block.gen_stat_reg.int_i_2_n_0 u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[31]/CLR}, {Q[31]_i_2_n_0 u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[31]/D}, 
BEL: SLICEM.D5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[3] - 
nets: {u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[3] u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[3]/Q}, {wb_clk_i u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[3]/C}, {Q[31]_i_1_n_0 u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[3]/CE}, {register_block.gen_stat_reg.int_i_2_n_0 u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[3]/CLR}, {Q[3]_i_1_n_0 u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[3]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[4] - 
nets: {u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[4] u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[4]/Q}, {wb_clk_i u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[4]/C}, {Q[31]_i_1_n_0 u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[4]/CE}, {register_block.gen_stat_reg.int_i_2_n_0 u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[4]/CLR}, {Q[4]_i_1_n_0 u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[4]/D}, 
BEL: SLICEL.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[5] - 
nets: {u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[5] u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[5]/Q}, {wb_clk_i u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[5]/C}, {Q[31]_i_1_n_0 u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[5]/CE}, {register_block.gen_stat_reg.int_i_2_n_0 u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[5]/CLR}, {Q[5]_i_1_n_0 u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[5]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[6] - 
nets: {u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[6] u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[6]/Q}, {wb_clk_i u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[6]/C}, {Q[31]_i_1_n_0 u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[6]/CE}, {register_block.gen_stat_reg.int_i_2_n_0 u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[6]/CLR}, {Q[6]_i_1_n_0 u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[6]/D}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[7] - 
nets: {u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[7] u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[7]/Q}, {wb_clk_i u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[7]/C}, {Q[31]_i_1_n_0 u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[7]/CE}, {register_block.gen_stat_reg.int_i_2_n_0 u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[7]/CLR}, {Q[7]_i_1_n_0 u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[7]/D}, 
BEL: SLICEM.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[8] - 
nets: {u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[8] u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[8]/Q}, {wb_clk_i u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[8]/C}, {Q[31]_i_1_n_0 u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[8]/CE}, {register_block.CtrlReg[31]_i_3_n_0 u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[8]/CLR}, {Q[8]_i_1_n_0 u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[8]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X69Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[9] - 
nets: {u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[9] u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[9]/Q}, {wb_clk_i u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[9]/C}, {Q[31]_i_1_n_0 u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[9]/CE}, {register_block.CtrlReg[31]_i_3_n_0 u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[9]/CLR}, {Q[9]_i_1_n_0 u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[9]/D}, 
BEL: SLICEL.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X69Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/DMA_control/gen_DMAbuf.Txbuf/valid_reg - 
nets: {DMATxFull u1/DMA_control/gen_DMAbuf.Txbuf/valid_reg/Q}, {wb_clk_i u1/DMA_control/gen_DMAbuf.Txbuf/valid_reg/C}, {<const1> u1/DMA_control/gen_DMAbuf.Txbuf/valid_reg/CE}, {register_block.gen_stat_reg.int_i_2_n_0 u1/DMA_control/gen_DMAbuf.Txbuf/valid_reg/CLR}, {valid_i_1_n_0 u1/DMA_control/gen_DMAbuf.Txbuf/valid_reg/D}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y35, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/PIO_control/PIO_access_control/IORDYen_reg - 
nets: {u1/PIO_control/PIO_access_control/IORDYen u1/PIO_control/PIO_access_control/IORDYen_reg/Q}, {wb_clk_i u1/PIO_control/PIO_access_control/IORDYen_reg/C}, {<const1> u1/PIO_control/PIO_access_control/IORDYen_reg/CE}, {IORDYen_i_1_n_0 u1/PIO_control/PIO_access_control/IORDYen_reg/D}, {<const0> u1/PIO_control/PIO_access_control/IORDYen_reg/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y36, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/PIO_control/PIO_access_control/PIO_timing_controller/DIOR_reg - 
nets: {u1/DIOR u1/PIO_control/PIO_access_control/PIO_timing_controller/DIOR_reg/Q}, {wb_clk_i u1/PIO_control/PIO_access_control/PIO_timing_controller/DIOR_reg/C}, {<const1> u1/PIO_control/PIO_access_control/PIO_timing_controller/DIOR_reg/CE}, {register_block.gen_stat_reg.int_i_2_n_0 u1/PIO_control/PIO_access_control/PIO_timing_controller/DIOR_reg/CLR}, {DIOR_i_1_n_0 u1/PIO_control/PIO_access_control/PIO_timing_controller/DIOR_reg/D}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/PIO_control/PIO_access_control/PIO_timing_controller/DIOW_reg - 
nets: {u1/DIOW u1/PIO_control/PIO_access_control/PIO_timing_controller/DIOW_reg/Q}, {wb_clk_i u1/PIO_control/PIO_access_control/PIO_timing_controller/DIOW_reg/C}, {<const1> u1/PIO_control/PIO_access_control/PIO_timing_controller/DIOW_reg/CE}, {gen_DMA_req.iDMA_req_i_2_n_0 u1/PIO_control/PIO_access_control/PIO_timing_controller/DIOW_reg/CLR}, {DIOW_i_1_n_0 u1/PIO_control/PIO_access_control/PIO_timing_controller/DIOW_reg/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/PIO_control/PIO_access_control/PIO_timing_controller/busy_reg - 
nets: {u1/PIO_control/PIO_access_control/PIO_timing_controller/busy_reg_n_0 u1/PIO_control/PIO_access_control/PIO_timing_controller/busy_reg/Q}, {wb_clk_i u1/PIO_control/PIO_access_control/PIO_timing_controller/busy_reg/C}, {<const1> u1/PIO_control/PIO_access_control/PIO_timing_controller/busy_reg/CE}, {gen_DMA_req.iDMA_req_i_2_n_0 u1/PIO_control/PIO_access_control/PIO_timing_controller/busy_reg/CLR}, {busy_i_1_n_0 u1/PIO_control/PIO_access_control/PIO_timing_controller/busy_reg/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X61Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/cnt/Qi_reg[0] - 
nets: {u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/cnt/Qi_reg_n_0_[0] u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/cnt/Qi_reg[0]/Q}, {wb_clk_i u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/cnt/Qi_reg[0]/C}, {<const1> u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/cnt/Qi_reg[0]/CE}, {register_block.CtrlReg[31]_i_3_n_0 u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/cnt/Qi_reg[0]/CLR}, {Qi[0]_i_1__1_n_0 u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/cnt/Qi_reg[0]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X59Y36, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/cnt/Qi_reg[1] - 
nets: {u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/cnt/Qi_reg_n_0_[1] u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/cnt/Qi_reg[1]/Q}, {wb_clk_i u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/cnt/Qi_reg[1]/C}, {<const1> u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/cnt/Qi_reg[1]/CE}, {Qi[1]_i_1__1_n_0 u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/cnt/Qi_reg[1]/D}, {register_block.CtrlReg[31]_i_3_n_0 u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/cnt/Qi_reg[1]/PRE}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X59Y36, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDPE, 
REF_NAME: FDPE, 

u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/cnt/Qi_reg[2] - 
nets: {u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/cnt/Qi_reg_n_0_[2] u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/cnt/Qi_reg[2]/Q}, {wb_clk_i u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/cnt/Qi_reg[2]/C}, {<const1> u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/cnt/Qi_reg[2]/CE}, {register_block.CtrlReg[31]_i_3_n_0 u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/cnt/Qi_reg[2]/CLR}, {Qi[2]_i_1__1_n_0 u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/cnt/Qi_reg[2]/D}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X58Y36, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/cnt/Qi_reg[3] - 
nets: {u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/cnt/Qi_reg_n_0_[3] u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/cnt/Qi_reg[3]/Q}, {wb_clk_i u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/cnt/Qi_reg[3]/C}, {<const1> u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/cnt/Qi_reg[3]/CE}, {register_block.CtrlReg[31]_i_3_n_0 u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/cnt/Qi_reg[3]/CLR}, {Qi[3]_i_1__1_n_0 u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/cnt/Qi_reg[3]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X59Y36, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/cnt/Qi_reg[4] - 
nets: {u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/cnt/Qi_reg_n_0_[4] u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/cnt/Qi_reg[4]/Q}, {wb_clk_i u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/cnt/Qi_reg[4]/C}, {<const1> u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/cnt/Qi_reg[4]/CE}, {register_block.CtrlReg[31]_i_3_n_0 u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/cnt/Qi_reg[4]/CLR}, {Qi[4]_i_1__1_n_0 u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/cnt/Qi_reg[4]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X59Y36, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/cnt/Qi_reg[5] - 
nets: {u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/cnt/Qi_reg_n_0_[5] u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/cnt/Qi_reg[5]/Q}, {wb_clk_i u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/cnt/Qi_reg[5]/C}, {<const1> u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/cnt/Qi_reg[5]/CE}, {gen_DMA_req.iDMA_req_i_2_n_0 u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/cnt/Qi_reg[5]/CLR}, {Qi[5]_i_1__1_n_0 u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/cnt/Qi_reg[5]/D}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X58Y35, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/cnt/Qi_reg[6] - 
nets: {u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/cnt/Qi_reg_n_0_[6] u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/cnt/Qi_reg[6]/Q}, {wb_clk_i u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/cnt/Qi_reg[6]/C}, {<const1> u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/cnt/Qi_reg[6]/CE}, {gen_DMA_req.iDMA_req_i_2_n_0 u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/cnt/Qi_reg[6]/CLR}, {Qi[6]_i_1__1_n_0 u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/cnt/Qi_reg[6]/D}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X58Y35, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/cnt/Qi_reg[7] - 
nets: {u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/cnt/Qi_reg_n_0_[7] u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/cnt/Qi_reg[7]/Q}, {wb_clk_i u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/cnt/Qi_reg[7]/C}, {<const1> u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/cnt/Qi_reg[7]/CE}, {gen_DMA_req.iDMA_req_i_2_n_0 u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/cnt/Qi_reg[7]/CLR}, {Qi[7]_i_1__1_n_0 u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/cnt/Qi_reg[7]/D}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X58Y35, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/rci_reg - 
nets: {u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/rci_reg_n_0 u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/rci_reg/Q}, {wb_clk_i u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/rci_reg/C}, {<const1> u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/rci_reg/CE}, {register_block.CtrlReg[31]_i_3_n_0 u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/rci_reg/CLR}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/rci u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/rci_reg/D}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X58Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/PIO_control/PIO_access_control/PIO_timing_controller/dstrb_reg - 
nets: {dstrb u1/PIO_control/PIO_access_control/PIO_timing_controller/dstrb_reg/Q}, {wb_clk_i u1/PIO_control/PIO_access_control/PIO_timing_controller/dstrb_reg/C}, {<const1> u1/PIO_control/PIO_access_control/PIO_timing_controller/dstrb_reg/CE}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/go15_out u1/PIO_control/PIO_access_control/PIO_timing_controller/dstrb_reg/D}, {<const0> u1/PIO_control/PIO_access_control/PIO_timing_controller/dstrb_reg/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y35, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/cnt/Qi_reg[0] - 
nets: {u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/cnt/Qi_reg_n_0_[0] u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/cnt/Qi_reg[0]/Q}, {wb_clk_i u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/cnt/Qi_reg[0]/C}, {<const1> u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/cnt/Qi_reg[0]/CE}, {Qi[0]_i_1__0_n_0 u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/cnt/Qi_reg[0]/D}, {register_block.CtrlReg[31]_i_3_n_0 u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/cnt/Qi_reg[0]/PRE}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X58Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDPE, 
REF_NAME: FDPE, 

u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/cnt/Qi_reg[1] - 
nets: {u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/cnt/Qi_reg_n_0_[1] u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/cnt/Qi_reg[1]/Q}, {wb_clk_i u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/cnt/Qi_reg[1]/C}, {<const1> u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/cnt/Qi_reg[1]/CE}, {Qi[1]_i_1__0_n_0 u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/cnt/Qi_reg[1]/D}, {register_block.CtrlReg[31]_i_3_n_0 u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/cnt/Qi_reg[1]/PRE}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X58Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDPE, 
REF_NAME: FDPE, 

u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/cnt/Qi_reg[2] - 
nets: {u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/cnt/Qi_reg_n_0_[2] u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/cnt/Qi_reg[2]/Q}, {wb_clk_i u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/cnt/Qi_reg[2]/C}, {<const1> u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/cnt/Qi_reg[2]/CE}, {Qi[2]_i_1__0_n_0 u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/cnt/Qi_reg[2]/D}, {register_block.CtrlReg[31]_i_3_n_0 u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/cnt/Qi_reg[2]/PRE}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X58Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDPE, 
REF_NAME: FDPE, 

u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/cnt/Qi_reg[3] - 
nets: {u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/cnt/Qi_reg_n_0_[3] u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/cnt/Qi_reg[3]/Q}, {wb_clk_i u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/cnt/Qi_reg[3]/C}, {<const1> u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/cnt/Qi_reg[3]/CE}, {register_block.CtrlReg[31]_i_3_n_0 u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/cnt/Qi_reg[3]/CLR}, {Qi[3]_i_1__0_n_0 u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/cnt/Qi_reg[3]/D}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X58Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/cnt/Qi_reg[4] - 
nets: {u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/cnt/Qi_reg_n_0_[4] u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/cnt/Qi_reg[4]/Q}, {wb_clk_i u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/cnt/Qi_reg[4]/C}, {<const1> u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/cnt/Qi_reg[4]/CE}, {Qi[4]_i_1__0_n_0 u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/cnt/Qi_reg[4]/D}, {register_block.CtrlReg[31]_i_3_n_0 u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/cnt/Qi_reg[4]/PRE}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X58Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDPE, 
REF_NAME: FDPE, 

u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/cnt/Qi_reg[5] - 
nets: {u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/cnt/Qi_reg_n_0_[5] u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/cnt/Qi_reg[5]/Q}, {wb_clk_i u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/cnt/Qi_reg[5]/C}, {<const1> u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/cnt/Qi_reg[5]/CE}, {gen_DMA_req.iDMA_req_i_2_n_0 u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/cnt/Qi_reg[5]/CLR}, {Qi[5]_i_1__0_n_0 u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/cnt/Qi_reg[5]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X59Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/cnt/Qi_reg[6] - 
nets: {u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/cnt/Qi_reg_n_0_[6] u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/cnt/Qi_reg[6]/Q}, {wb_clk_i u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/cnt/Qi_reg[6]/C}, {<const1> u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/cnt/Qi_reg[6]/CE}, {gen_DMA_req.iDMA_req_i_2_n_0 u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/cnt/Qi_reg[6]/CLR}, {Qi[6]_i_1__0_n_0 u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/cnt/Qi_reg[6]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X59Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/cnt/Qi_reg[7] - 
nets: {u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/cnt/Qi_reg_n_0_[7] u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/cnt/Qi_reg[7]/Q}, {wb_clk_i u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/cnt/Qi_reg[7]/C}, {<const1> u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/cnt/Qi_reg[7]/CE}, {gen_DMA_req.iDMA_req_i_2_n_0 u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/cnt/Qi_reg[7]/CLR}, {Qi[7]_i_1__0_n_0 u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/cnt/Qi_reg[7]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X59Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/rci_reg - 
nets: {u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/rci_reg_n_0 u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/rci_reg/Q}, {wb_clk_i u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/rci_reg/C}, {<const1> u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/rci_reg/CE}, {register_block.CtrlReg[31]_i_3_n_0 u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/rci_reg/CLR}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/rci u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/rci_reg/D}, 
BEL: SLICEM.B5FF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X58Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/PIO_control/PIO_access_control/PIO_timing_controller/hT2done_reg - 
nets: {u1/PIO_control/PIO_access_control/PIO_timing_controller/hT2done_reg_n_0 u1/PIO_control/PIO_access_control/PIO_timing_controller/hT2done_reg/Q}, {wb_clk_i u1/PIO_control/PIO_access_control/PIO_timing_controller/hT2done_reg/C}, {<const1> u1/PIO_control/PIO_access_control/PIO_timing_controller/hT2done_reg/CE}, {gen_DMA_req.iDMA_req_i_2_n_0 u1/PIO_control/PIO_access_control/PIO_timing_controller/hT2done_reg/CLR}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/hT2done u1/PIO_control/PIO_access_control/PIO_timing_controller/hT2done_reg/D}, 
BEL: SLICEM.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X62Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/PIO_control/PIO_access_control/PIO_timing_controller/hold_go_reg - 
nets: {u1/PIO_control/PIO_access_control/PIO_timing_controller/hold_go_reg_n_0 u1/PIO_control/PIO_access_control/PIO_timing_controller/hold_go_reg/Q}, {wb_clk_i u1/PIO_control/PIO_access_control/PIO_timing_controller/hold_go_reg/C}, {<const1> u1/PIO_control/PIO_access_control/PIO_timing_controller/hold_go_reg/CE}, {gen_DMA_req.iDMA_req_i_2_n_0 u1/PIO_control/PIO_access_control/PIO_timing_controller/hold_go_reg/CLR}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/hold_go u1/PIO_control/PIO_access_control/PIO_timing_controller/hold_go_reg/D}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X61Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/PIO_control/PIO_access_control/PIO_timing_controller/oe_reg - 
nets: {u1/PIOoe u1/PIO_control/PIO_access_control/PIO_timing_controller/oe_reg/Q}, {wb_clk_i u1/PIO_control/PIO_access_control/PIO_timing_controller/oe_reg/C}, {<const1> u1/PIO_control/PIO_access_control/PIO_timing_controller/oe_reg/CE}, {register_block.gen_stat_reg.int_i_2_n_0 u1/PIO_control/PIO_access_control/PIO_timing_controller/oe_reg/CLR}, {oe_i_1_n_0 u1/PIO_control/PIO_access_control/PIO_timing_controller/oe_reg/D}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/PIO_control/PIO_access_control/PIO_timing_controller/t1_cnt/cnt/Qi_reg[0] - 
nets: {Qi[0] u1/PIO_control/PIO_access_control/PIO_timing_controller/t1_cnt/cnt/Qi_reg[0]/Q}, {wb_clk_i u1/PIO_control/PIO_access_control/PIO_timing_controller/t1_cnt/cnt/Qi_reg[0]/C}, {<const1> u1/PIO_control/PIO_access_control/PIO_timing_controller/t1_cnt/cnt/Qi_reg[0]/CE}, {gen_DMA_req.iDMA_req_i_2_n_0 u1/PIO_control/PIO_access_control/PIO_timing_controller/t1_cnt/cnt/Qi_reg[0]/CLR}, {Qi[0]_i_1_n_0 u1/PIO_control/PIO_access_control/PIO_timing_controller/t1_cnt/cnt/Qi_reg[0]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X59Y35, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/PIO_control/PIO_access_control/PIO_timing_controller/t1_cnt/cnt/Qi_reg[1] - 
nets: {Qi[1] u1/PIO_control/PIO_access_control/PIO_timing_controller/t1_cnt/cnt/Qi_reg[1]/Q}, {wb_clk_i u1/PIO_control/PIO_access_control/PIO_timing_controller/t1_cnt/cnt/Qi_reg[1]/C}, {<const1> u1/PIO_control/PIO_access_control/PIO_timing_controller/t1_cnt/cnt/Qi_reg[1]/CE}, {Qi[1]_i_1_n_0 u1/PIO_control/PIO_access_control/PIO_timing_controller/t1_cnt/cnt/Qi_reg[1]/D}, {gen_DMA_req.iDMA_req_i_2_n_0 u1/PIO_control/PIO_access_control/PIO_timing_controller/t1_cnt/cnt/Qi_reg[1]/PRE}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X59Y35, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDPE, 
REF_NAME: FDPE, 

u1/PIO_control/PIO_access_control/PIO_timing_controller/t1_cnt/cnt/Qi_reg[2] - 
nets: {Qi[2] u1/PIO_control/PIO_access_control/PIO_timing_controller/t1_cnt/cnt/Qi_reg[2]/Q}, {wb_clk_i u1/PIO_control/PIO_access_control/PIO_timing_controller/t1_cnt/cnt/Qi_reg[2]/C}, {<const1> u1/PIO_control/PIO_access_control/PIO_timing_controller/t1_cnt/cnt/Qi_reg[2]/CE}, {Qi[2]_i_1_n_0 u1/PIO_control/PIO_access_control/PIO_timing_controller/t1_cnt/cnt/Qi_reg[2]/D}, {gen_DMA_req.iDMA_req_i_2_n_0 u1/PIO_control/PIO_access_control/PIO_timing_controller/t1_cnt/cnt/Qi_reg[2]/PRE}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X59Y35, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDPE, 
REF_NAME: FDPE, 

u1/PIO_control/PIO_access_control/PIO_timing_controller/t1_cnt/cnt/Qi_reg[3] - 
nets: {Qi[3] u1/PIO_control/PIO_access_control/PIO_timing_controller/t1_cnt/cnt/Qi_reg[3]/Q}, {wb_clk_i u1/PIO_control/PIO_access_control/PIO_timing_controller/t1_cnt/cnt/Qi_reg[3]/C}, {<const1> u1/PIO_control/PIO_access_control/PIO_timing_controller/t1_cnt/cnt/Qi_reg[3]/CE}, {gen_DMA_req.iDMA_req_i_2_n_0 u1/PIO_control/PIO_access_control/PIO_timing_controller/t1_cnt/cnt/Qi_reg[3]/CLR}, {Qi[3]_i_1_n_0 u1/PIO_control/PIO_access_control/PIO_timing_controller/t1_cnt/cnt/Qi_reg[3]/D}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X60Y35, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/PIO_control/PIO_access_control/PIO_timing_controller/t1_cnt/cnt/Qi_reg[4] - 
nets: {Qi[4] u1/PIO_control/PIO_access_control/PIO_timing_controller/t1_cnt/cnt/Qi_reg[4]/Q}, {wb_clk_i u1/PIO_control/PIO_access_control/PIO_timing_controller/t1_cnt/cnt/Qi_reg[4]/C}, {<const1> u1/PIO_control/PIO_access_control/PIO_timing_controller/t1_cnt/cnt/Qi_reg[4]/CE}, {gen_DMA_req.iDMA_req_i_2_n_0 u1/PIO_control/PIO_access_control/PIO_timing_controller/t1_cnt/cnt/Qi_reg[4]/CLR}, {Qi[4]_i_1_n_0 u1/PIO_control/PIO_access_control/PIO_timing_controller/t1_cnt/cnt/Qi_reg[4]/D}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X60Y35, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/PIO_control/PIO_access_control/PIO_timing_controller/t1_cnt/cnt/Qi_reg[5] - 
nets: {Qi[5] u1/PIO_control/PIO_access_control/PIO_timing_controller/t1_cnt/cnt/Qi_reg[5]/Q}, {wb_clk_i u1/PIO_control/PIO_access_control/PIO_timing_controller/t1_cnt/cnt/Qi_reg[5]/C}, {<const1> u1/PIO_control/PIO_access_control/PIO_timing_controller/t1_cnt/cnt/Qi_reg[5]/CE}, {gen_DMA_req.iDMA_req_i_2_n_0 u1/PIO_control/PIO_access_control/PIO_timing_controller/t1_cnt/cnt/Qi_reg[5]/CLR}, {Qi[5]_i_1_n_0 u1/PIO_control/PIO_access_control/PIO_timing_controller/t1_cnt/cnt/Qi_reg[5]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y39, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/PIO_control/PIO_access_control/PIO_timing_controller/t1_cnt/cnt/Qi_reg[6] - 
nets: {Qi[6] u1/PIO_control/PIO_access_control/PIO_timing_controller/t1_cnt/cnt/Qi_reg[6]/Q}, {wb_clk_i u1/PIO_control/PIO_access_control/PIO_timing_controller/t1_cnt/cnt/Qi_reg[6]/C}, {<const1> u1/PIO_control/PIO_access_control/PIO_timing_controller/t1_cnt/cnt/Qi_reg[6]/CE}, {gen_DMA_req.iDMA_req_i_2_n_0 u1/PIO_control/PIO_access_control/PIO_timing_controller/t1_cnt/cnt/Qi_reg[6]/CLR}, {Qi[6]_i_1_n_0 u1/PIO_control/PIO_access_control/PIO_timing_controller/t1_cnt/cnt/Qi_reg[6]/D}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X62Y38, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/PIO_control/PIO_access_control/PIO_timing_controller/t1_cnt/cnt/Qi_reg[7] - 
nets: {Qi[7] u1/PIO_control/PIO_access_control/PIO_timing_controller/t1_cnt/cnt/Qi_reg[7]/Q}, {wb_clk_i u1/PIO_control/PIO_access_control/PIO_timing_controller/t1_cnt/cnt/Qi_reg[7]/C}, {<const1> u1/PIO_control/PIO_access_control/PIO_timing_controller/t1_cnt/cnt/Qi_reg[7]/CE}, {gen_DMA_req.iDMA_req_i_2_n_0 u1/PIO_control/PIO_access_control/PIO_timing_controller/t1_cnt/cnt/Qi_reg[7]/CLR}, {Qi[7]_i_1_n_0 u1/PIO_control/PIO_access_control/PIO_timing_controller/t1_cnt/cnt/Qi_reg[7]/D}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X62Y38, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/PIO_control/PIO_access_control/PIO_timing_controller/t1_cnt/rci_reg - 
nets: {u1/PIO_control/PIO_access_control/PIO_timing_controller/t1_cnt/rci_reg_n_0 u1/PIO_control/PIO_access_control/PIO_timing_controller/t1_cnt/rci_reg/Q}, {wb_clk_i u1/PIO_control/PIO_access_control/PIO_timing_controller/t1_cnt/rci_reg/C}, {<const1> u1/PIO_control/PIO_access_control/PIO_timing_controller/t1_cnt/rci_reg/CE}, {gen_DMA_req.iDMA_req_i_2_n_0 u1/PIO_control/PIO_access_control/PIO_timing_controller/t1_cnt/rci_reg/CLR}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/t1_cnt/rci u1/PIO_control/PIO_access_control/PIO_timing_controller/t1_cnt/rci_reg/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X61Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg[0] - 
nets: {u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg_n_0_[0] u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg[0]/Q}, {wb_clk_i u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg[0]/C}, {<const1> u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg[0]/CE}, {gen_DMA_req.iDMA_req_i_2_n_0 u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg[0]/CLR}, {Qi[0]_i_1__2_n_0 u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg[0]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X65Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg[1] - 
nets: {u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg_n_0_[1] u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg[1]/Q}, {wb_clk_i u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg[1]/C}, {<const1> u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg[1]/CE}, {gen_DMA_req.iDMA_req_i_2_n_0 u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg[1]/CLR}, {Qi[1]_i_1__2_n_0 u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg[1]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X65Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg[2] - 
nets: {u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg_n_0_[2] u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg[2]/Q}, {wb_clk_i u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg[2]/C}, {<const1> u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg[2]/CE}, {Qi[2]_i_1__2_n_0 u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg[2]/D}, {gen_DMA_req.iDMA_req_i_2_n_0 u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg[2]/PRE}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X65Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDPE, 
REF_NAME: FDPE, 

u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg[3] - 
nets: {u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg_n_0_[3] u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg[3]/Q}, {wb_clk_i u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg[3]/C}, {<const1> u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg[3]/CE}, {Qi[3]_i_1__2_n_0 u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg[3]/D}, {gen_DMA_req.iDMA_req_i_2_n_0 u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg[3]/PRE}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X64Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDPE, 
REF_NAME: FDPE, 

u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg[4] - 
nets: {u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg_n_0_[4] u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg[4]/Q}, {wb_clk_i u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg[4]/C}, {<const1> u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg[4]/CE}, {Qi[4]_i_1__2_n_0 u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg[4]/D}, {gen_DMA_req.iDMA_req_i_2_n_0 u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg[4]/PRE}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X64Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDPE, 
REF_NAME: FDPE, 

u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg[5] - 
nets: {u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg_n_0_[5] u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg[5]/Q}, {wb_clk_i u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg[5]/C}, {<const1> u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg[5]/CE}, {gen_DMA_req.iDMA_req_i_2_n_0 u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg[5]/CLR}, {Qi[5]_i_1__2_n_0 u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg[5]/D}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg[6] - 
nets: {u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg_n_0_[6] u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg[6]/Q}, {wb_clk_i u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg[6]/C}, {<const1> u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg[6]/CE}, {gen_DMA_req.iDMA_req_i_2_n_0 u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg[6]/CLR}, {Qi[6]_i_1__2_n_0 u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg[6]/D}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X62Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg[7] - 
nets: {u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg_n_0_[7] u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg[7]/Q}, {wb_clk_i u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg[7]/C}, {<const1> u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg[7]/CE}, {gen_DMA_req.iDMA_req_i_2_n_0 u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg[7]/CLR}, {Qi[7]_i_1__2_n_0 u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg[7]/D}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X62Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/rci_reg - 
nets: {u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/rci_reg_n_0 u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/rci_reg/Q}, {wb_clk_i u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/rci_reg/C}, {<const1> u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/rci_reg/CE}, {gen_DMA_req.iDMA_req_i_2_n_0 u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/rci_reg/CLR}, {u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/rci u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/rci_reg/D}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X65Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/PIO_control/PIO_access_control/T1_reg[0] - 
nets: {T1[0] u1/PIO_control/PIO_access_control/T1_reg[0]/Q}, {wb_clk_i u1/PIO_control/PIO_access_control/T1_reg[0]/C}, {<const1> u1/PIO_control/PIO_access_control/T1_reg[0]/CE}, {T1[0]_i_1_n_0 u1/PIO_control/PIO_access_control/T1_reg[0]/D}, {<const0> u1/PIO_control/PIO_access_control/T1_reg[0]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y37, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/PIO_control/PIO_access_control/T1_reg[1] - 
nets: {T1[1] u1/PIO_control/PIO_access_control/T1_reg[1]/Q}, {wb_clk_i u1/PIO_control/PIO_access_control/T1_reg[1]/C}, {<const1> u1/PIO_control/PIO_access_control/T1_reg[1]/CE}, {T1[1]_i_1_n_0 u1/PIO_control/PIO_access_control/T1_reg[1]/D}, {<const0> u1/PIO_control/PIO_access_control/T1_reg[1]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X61Y35, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/PIO_control/PIO_access_control/T1_reg[2] - 
nets: {T1[2] u1/PIO_control/PIO_access_control/T1_reg[2]/Q}, {wb_clk_i u1/PIO_control/PIO_access_control/T1_reg[2]/C}, {<const1> u1/PIO_control/PIO_access_control/T1_reg[2]/CE}, {T1[2]_i_1_n_0 u1/PIO_control/PIO_access_control/T1_reg[2]/D}, {<const0> u1/PIO_control/PIO_access_control/T1_reg[2]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y35, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/PIO_control/PIO_access_control/T1_reg[3] - 
nets: {T1[3] u1/PIO_control/PIO_access_control/T1_reg[3]/Q}, {wb_clk_i u1/PIO_control/PIO_access_control/T1_reg[3]/C}, {<const1> u1/PIO_control/PIO_access_control/T1_reg[3]/CE}, {T1[3]_i_1_n_0 u1/PIO_control/PIO_access_control/T1_reg[3]/D}, {<const0> u1/PIO_control/PIO_access_control/T1_reg[3]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X60Y37, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/PIO_control/PIO_access_control/T1_reg[4] - 
nets: {T1[4] u1/PIO_control/PIO_access_control/T1_reg[4]/Q}, {wb_clk_i u1/PIO_control/PIO_access_control/T1_reg[4]/C}, {<const1> u1/PIO_control/PIO_access_control/T1_reg[4]/CE}, {T1[4]_i_1_n_0 u1/PIO_control/PIO_access_control/T1_reg[4]/D}, {<const0> u1/PIO_control/PIO_access_control/T1_reg[4]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y37, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/PIO_control/PIO_access_control/T1_reg[5] - 
nets: {T1[5] u1/PIO_control/PIO_access_control/T1_reg[5]/Q}, {wb_clk_i u1/PIO_control/PIO_access_control/T1_reg[5]/C}, {<const1> u1/PIO_control/PIO_access_control/T1_reg[5]/CE}, {T1[5]_i_1_n_0 u1/PIO_control/PIO_access_control/T1_reg[5]/D}, {<const0> u1/PIO_control/PIO_access_control/T1_reg[5]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y37, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/PIO_control/PIO_access_control/T1_reg[6] - 
nets: {T1[6] u1/PIO_control/PIO_access_control/T1_reg[6]/Q}, {wb_clk_i u1/PIO_control/PIO_access_control/T1_reg[6]/C}, {<const1> u1/PIO_control/PIO_access_control/T1_reg[6]/CE}, {T1[6]_i_1_n_0 u1/PIO_control/PIO_access_control/T1_reg[6]/D}, {<const0> u1/PIO_control/PIO_access_control/T1_reg[6]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X70Y38, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/PIO_control/PIO_access_control/T1_reg[7] - 
nets: {T1[7] u1/PIO_control/PIO_access_control/T1_reg[7]/Q}, {wb_clk_i u1/PIO_control/PIO_access_control/T1_reg[7]/C}, {<const1> u1/PIO_control/PIO_access_control/T1_reg[7]/CE}, {T1[7]_i_1_n_0 u1/PIO_control/PIO_access_control/T1_reg[7]/D}, {<const0> u1/PIO_control/PIO_access_control/T1_reg[7]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y35, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/PIO_control/PIO_access_control/T2_reg[0] - 
nets: {T2[0] u1/PIO_control/PIO_access_control/T2_reg[0]/Q}, {wb_clk_i u1/PIO_control/PIO_access_control/T2_reg[0]/C}, {<const1> u1/PIO_control/PIO_access_control/T2_reg[0]/CE}, {T2[0]_i_1_n_0 u1/PIO_control/PIO_access_control/T2_reg[0]/D}, {<const0> u1/PIO_control/PIO_access_control/T2_reg[0]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X71Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/PIO_control/PIO_access_control/T2_reg[1] - 
nets: {T2[1] u1/PIO_control/PIO_access_control/T2_reg[1]/Q}, {wb_clk_i u1/PIO_control/PIO_access_control/T2_reg[1]/C}, {<const1> u1/PIO_control/PIO_access_control/T2_reg[1]/CE}, {T2[1]_i_1_n_0 u1/PIO_control/PIO_access_control/T2_reg[1]/D}, {<const0> u1/PIO_control/PIO_access_control/T2_reg[1]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X70Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/PIO_control/PIO_access_control/T2_reg[2] - 
nets: {T2[2] u1/PIO_control/PIO_access_control/T2_reg[2]/Q}, {wb_clk_i u1/PIO_control/PIO_access_control/T2_reg[2]/C}, {<const1> u1/PIO_control/PIO_access_control/T2_reg[2]/CE}, {T2[2]_i_1_n_0 u1/PIO_control/PIO_access_control/T2_reg[2]/D}, {<const0> u1/PIO_control/PIO_access_control/T2_reg[2]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X69Y28, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/PIO_control/PIO_access_control/T2_reg[3] - 
nets: {T2[3] u1/PIO_control/PIO_access_control/T2_reg[3]/Q}, {wb_clk_i u1/PIO_control/PIO_access_control/T2_reg[3]/C}, {<const1> u1/PIO_control/PIO_access_control/T2_reg[3]/CE}, {T2[3]_i_1_n_0 u1/PIO_control/PIO_access_control/T2_reg[3]/D}, {<const0> u1/PIO_control/PIO_access_control/T2_reg[3]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X71Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/PIO_control/PIO_access_control/T2_reg[4] - 
nets: {T2[4] u1/PIO_control/PIO_access_control/T2_reg[4]/Q}, {wb_clk_i u1/PIO_control/PIO_access_control/T2_reg[4]/C}, {<const1> u1/PIO_control/PIO_access_control/T2_reg[4]/CE}, {T2[4]_i_1_n_0 u1/PIO_control/PIO_access_control/T2_reg[4]/D}, {<const0> u1/PIO_control/PIO_access_control/T2_reg[4]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y28, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/PIO_control/PIO_access_control/T2_reg[5] - 
nets: {T2[5] u1/PIO_control/PIO_access_control/T2_reg[5]/Q}, {wb_clk_i u1/PIO_control/PIO_access_control/T2_reg[5]/C}, {<const1> u1/PIO_control/PIO_access_control/T2_reg[5]/CE}, {T2[5]_i_1_n_0 u1/PIO_control/PIO_access_control/T2_reg[5]/D}, {<const0> u1/PIO_control/PIO_access_control/T2_reg[5]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X65Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/PIO_control/PIO_access_control/T2_reg[6] - 
nets: {T2[6] u1/PIO_control/PIO_access_control/T2_reg[6]/Q}, {wb_clk_i u1/PIO_control/PIO_access_control/T2_reg[6]/C}, {<const1> u1/PIO_control/PIO_access_control/T2_reg[6]/CE}, {T2[6]_i_1_n_0 u1/PIO_control/PIO_access_control/T2_reg[6]/D}, {<const0> u1/PIO_control/PIO_access_control/T2_reg[6]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X65Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/PIO_control/PIO_access_control/T2_reg[7] - 
nets: {T2[7] u1/PIO_control/PIO_access_control/T2_reg[7]/Q}, {wb_clk_i u1/PIO_control/PIO_access_control/T2_reg[7]/C}, {<const1> u1/PIO_control/PIO_access_control/T2_reg[7]/CE}, {T2[7]_i_1_n_0 u1/PIO_control/PIO_access_control/T2_reg[7]/D}, {<const0> u1/PIO_control/PIO_access_control/T2_reg[7]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X65Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/PIO_control/PIO_access_control/T4_reg[0] - 
nets: {T4[0] u1/PIO_control/PIO_access_control/T4_reg[0]/Q}, {wb_clk_i u1/PIO_control/PIO_access_control/T4_reg[0]/C}, {<const1> u1/PIO_control/PIO_access_control/T4_reg[0]/CE}, {T4[0]_i_1_n_0 u1/PIO_control/PIO_access_control/T4_reg[0]/D}, {<const0> u1/PIO_control/PIO_access_control/T4_reg[0]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X62Y36, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/PIO_control/PIO_access_control/T4_reg[1] - 
nets: {T4[1] u1/PIO_control/PIO_access_control/T4_reg[1]/Q}, {wb_clk_i u1/PIO_control/PIO_access_control/T4_reg[1]/C}, {<const1> u1/PIO_control/PIO_access_control/T4_reg[1]/CE}, {T4[1]_i_1_n_0 u1/PIO_control/PIO_access_control/T4_reg[1]/D}, {<const0> u1/PIO_control/PIO_access_control/T4_reg[1]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y35, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/PIO_control/PIO_access_control/T4_reg[2] - 
nets: {T4[2] u1/PIO_control/PIO_access_control/T4_reg[2]/Q}, {wb_clk_i u1/PIO_control/PIO_access_control/T4_reg[2]/C}, {<const1> u1/PIO_control/PIO_access_control/T4_reg[2]/CE}, {T4[2]_i_1_n_0 u1/PIO_control/PIO_access_control/T4_reg[2]/D}, {<const0> u1/PIO_control/PIO_access_control/T4_reg[2]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X60Y37, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/PIO_control/PIO_access_control/T4_reg[3] - 
nets: {T4[3] u1/PIO_control/PIO_access_control/T4_reg[3]/Q}, {wb_clk_i u1/PIO_control/PIO_access_control/T4_reg[3]/C}, {<const1> u1/PIO_control/PIO_access_control/T4_reg[3]/CE}, {T4[3]_i_1_n_0 u1/PIO_control/PIO_access_control/T4_reg[3]/D}, {<const0> u1/PIO_control/PIO_access_control/T4_reg[3]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X62Y36, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/PIO_control/PIO_access_control/T4_reg[4] - 
nets: {T4[4] u1/PIO_control/PIO_access_control/T4_reg[4]/Q}, {wb_clk_i u1/PIO_control/PIO_access_control/T4_reg[4]/C}, {<const1> u1/PIO_control/PIO_access_control/T4_reg[4]/CE}, {T4[4]_i_1_n_0 u1/PIO_control/PIO_access_control/T4_reg[4]/D}, {<const0> u1/PIO_control/PIO_access_control/T4_reg[4]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X60Y37, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/PIO_control/PIO_access_control/T4_reg[5] - 
nets: {T4[5] u1/PIO_control/PIO_access_control/T4_reg[5]/Q}, {wb_clk_i u1/PIO_control/PIO_access_control/T4_reg[5]/C}, {<const1> u1/PIO_control/PIO_access_control/T4_reg[5]/CE}, {T4[5]_i_1_n_0 u1/PIO_control/PIO_access_control/T4_reg[5]/D}, {<const0> u1/PIO_control/PIO_access_control/T4_reg[5]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X61Y35, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/PIO_control/PIO_access_control/T4_reg[6] - 
nets: {T4[6] u1/PIO_control/PIO_access_control/T4_reg[6]/Q}, {wb_clk_i u1/PIO_control/PIO_access_control/T4_reg[6]/C}, {<const1> u1/PIO_control/PIO_access_control/T4_reg[6]/CE}, {T4[6]_i_1_n_0 u1/PIO_control/PIO_access_control/T4_reg[6]/D}, {<const0> u1/PIO_control/PIO_access_control/T4_reg[6]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X60Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/PIO_control/PIO_access_control/T4_reg[7] - 
nets: {T4[7] u1/PIO_control/PIO_access_control/T4_reg[7]/Q}, {wb_clk_i u1/PIO_control/PIO_access_control/T4_reg[7]/C}, {<const1> u1/PIO_control/PIO_access_control/T4_reg[7]/CE}, {T4[7]_i_1_n_0 u1/PIO_control/PIO_access_control/T4_reg[7]/D}, {<const0> u1/PIO_control/PIO_access_control/T4_reg[7]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X62Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/PIO_control/PIO_access_control/Teoc_reg[0] - 
nets: {Teoc[0] u1/PIO_control/PIO_access_control/Teoc_reg[0]/Q}, {wb_clk_i u1/PIO_control/PIO_access_control/Teoc_reg[0]/C}, {<const1> u1/PIO_control/PIO_access_control/Teoc_reg[0]/CE}, {Teoc[0]_i_1_n_0 u1/PIO_control/PIO_access_control/Teoc_reg[0]/D}, {<const0> u1/PIO_control/PIO_access_control/Teoc_reg[0]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X60Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/PIO_control/PIO_access_control/Teoc_reg[1] - 
nets: {Teoc[1] u1/PIO_control/PIO_access_control/Teoc_reg[1]/Q}, {wb_clk_i u1/PIO_control/PIO_access_control/Teoc_reg[1]/C}, {<const1> u1/PIO_control/PIO_access_control/Teoc_reg[1]/CE}, {Teoc[1]_i_1_n_0 u1/PIO_control/PIO_access_control/Teoc_reg[1]/D}, {<const0> u1/PIO_control/PIO_access_control/Teoc_reg[1]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X60Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/PIO_control/PIO_access_control/Teoc_reg[2] - 
nets: {Teoc[2] u1/PIO_control/PIO_access_control/Teoc_reg[2]/Q}, {wb_clk_i u1/PIO_control/PIO_access_control/Teoc_reg[2]/C}, {<const1> u1/PIO_control/PIO_access_control/Teoc_reg[2]/CE}, {Teoc[2]_i_1_n_0 u1/PIO_control/PIO_access_control/Teoc_reg[2]/D}, {<const0> u1/PIO_control/PIO_access_control/Teoc_reg[2]/R}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X60Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/PIO_control/PIO_access_control/Teoc_reg[3] - 
nets: {Teoc[3] u1/PIO_control/PIO_access_control/Teoc_reg[3]/Q}, {wb_clk_i u1/PIO_control/PIO_access_control/Teoc_reg[3]/C}, {<const1> u1/PIO_control/PIO_access_control/Teoc_reg[3]/CE}, {Teoc[3]_i_1_n_0 u1/PIO_control/PIO_access_control/Teoc_reg[3]/D}, {<const0> u1/PIO_control/PIO_access_control/Teoc_reg[3]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y28, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/PIO_control/PIO_access_control/Teoc_reg[4] - 
nets: {Teoc[4] u1/PIO_control/PIO_access_control/Teoc_reg[4]/Q}, {wb_clk_i u1/PIO_control/PIO_access_control/Teoc_reg[4]/C}, {<const1> u1/PIO_control/PIO_access_control/Teoc_reg[4]/CE}, {Teoc[4]_i_1_n_0 u1/PIO_control/PIO_access_control/Teoc_reg[4]/D}, {<const0> u1/PIO_control/PIO_access_control/Teoc_reg[4]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X65Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/PIO_control/PIO_access_control/Teoc_reg[5] - 
nets: {Teoc[5] u1/PIO_control/PIO_access_control/Teoc_reg[5]/Q}, {wb_clk_i u1/PIO_control/PIO_access_control/Teoc_reg[5]/C}, {<const1> u1/PIO_control/PIO_access_control/Teoc_reg[5]/CE}, {Teoc[5]_i_1_n_0 u1/PIO_control/PIO_access_control/Teoc_reg[5]/D}, {<const0> u1/PIO_control/PIO_access_control/Teoc_reg[5]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/PIO_control/PIO_access_control/Teoc_reg[6] - 
nets: {Teoc[6] u1/PIO_control/PIO_access_control/Teoc_reg[6]/Q}, {wb_clk_i u1/PIO_control/PIO_access_control/Teoc_reg[6]/C}, {<const1> u1/PIO_control/PIO_access_control/Teoc_reg[6]/CE}, {Teoc[6]_i_1_n_0 u1/PIO_control/PIO_access_control/Teoc_reg[6]/D}, {<const0> u1/PIO_control/PIO_access_control/Teoc_reg[6]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X60Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/PIO_control/PIO_access_control/Teoc_reg[7] - 
nets: {Teoc[7] u1/PIO_control/PIO_access_control/Teoc_reg[7]/Q}, {wb_clk_i u1/PIO_control/PIO_access_control/Teoc_reg[7]/C}, {<const1> u1/PIO_control/PIO_access_control/Teoc_reg[7]/CE}, {Teoc[7]_i_1_n_0 u1/PIO_control/PIO_access_control/Teoc_reg[7]/D}, {<const0> u1/PIO_control/PIO_access_control/Teoc_reg[7]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X60Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/PIO_control/PIO_access_control/q_reg[0] - 
nets: {q[0] u1/PIO_control/PIO_access_control/q_reg[0]/Q}, {wb_clk_i u1/PIO_control/PIO_access_control/q_reg[0]/C}, {dstrb u1/PIO_control/PIO_access_control/q_reg[0]/CE}, {dd_pad_i[0] u1/PIO_control/PIO_access_control/q_reg[0]/D}, {<const0> u1/PIO_control/PIO_access_control/q_reg[0]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X71Y36, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/PIO_control/PIO_access_control/q_reg[10] - 
nets: {q[10] u1/PIO_control/PIO_access_control/q_reg[10]/Q}, {wb_clk_i u1/PIO_control/PIO_access_control/q_reg[10]/C}, {dstrb u1/PIO_control/PIO_access_control/q_reg[10]/CE}, {dd_pad_i[10] u1/PIO_control/PIO_access_control/q_reg[10]/D}, {<const0> u1/PIO_control/PIO_access_control/q_reg[10]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X69Y39, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/PIO_control/PIO_access_control/q_reg[11] - 
nets: {q[11] u1/PIO_control/PIO_access_control/q_reg[11]/Q}, {wb_clk_i u1/PIO_control/PIO_access_control/q_reg[11]/C}, {dstrb u1/PIO_control/PIO_access_control/q_reg[11]/CE}, {dd_pad_i[11] u1/PIO_control/PIO_access_control/q_reg[11]/D}, {<const0> u1/PIO_control/PIO_access_control/q_reg[11]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y39, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/PIO_control/PIO_access_control/q_reg[12] - 
nets: {q[12] u1/PIO_control/PIO_access_control/q_reg[12]/Q}, {wb_clk_i u1/PIO_control/PIO_access_control/q_reg[12]/C}, {dstrb u1/PIO_control/PIO_access_control/q_reg[12]/CE}, {dd_pad_i[12] u1/PIO_control/PIO_access_control/q_reg[12]/D}, {<const0> u1/PIO_control/PIO_access_control/q_reg[12]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X71Y36, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/PIO_control/PIO_access_control/q_reg[13] - 
nets: {q[13] u1/PIO_control/PIO_access_control/q_reg[13]/Q}, {wb_clk_i u1/PIO_control/PIO_access_control/q_reg[13]/C}, {dstrb u1/PIO_control/PIO_access_control/q_reg[13]/CE}, {dd_pad_i[13] u1/PIO_control/PIO_access_control/q_reg[13]/D}, {<const0> u1/PIO_control/PIO_access_control/q_reg[13]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X69Y39, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/PIO_control/PIO_access_control/q_reg[14] - 
nets: {q[14] u1/PIO_control/PIO_access_control/q_reg[14]/Q}, {wb_clk_i u1/PIO_control/PIO_access_control/q_reg[14]/C}, {dstrb u1/PIO_control/PIO_access_control/q_reg[14]/CE}, {dd_pad_i[14] u1/PIO_control/PIO_access_control/q_reg[14]/D}, {<const0> u1/PIO_control/PIO_access_control/q_reg[14]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y39, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/PIO_control/PIO_access_control/q_reg[15] - 
nets: {q[15] u1/PIO_control/PIO_access_control/q_reg[15]/Q}, {wb_clk_i u1/PIO_control/PIO_access_control/q_reg[15]/C}, {dstrb u1/PIO_control/PIO_access_control/q_reg[15]/CE}, {dd_pad_i[15] u1/PIO_control/PIO_access_control/q_reg[15]/D}, {<const0> u1/PIO_control/PIO_access_control/q_reg[15]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X65Y37, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/PIO_control/PIO_access_control/q_reg[1] - 
nets: {q[1] u1/PIO_control/PIO_access_control/q_reg[1]/Q}, {wb_clk_i u1/PIO_control/PIO_access_control/q_reg[1]/C}, {dstrb u1/PIO_control/PIO_access_control/q_reg[1]/CE}, {dd_pad_i[1] u1/PIO_control/PIO_access_control/q_reg[1]/D}, {<const0> u1/PIO_control/PIO_access_control/q_reg[1]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X69Y39, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/PIO_control/PIO_access_control/q_reg[2] - 
nets: {q[2] u1/PIO_control/PIO_access_control/q_reg[2]/Q}, {wb_clk_i u1/PIO_control/PIO_access_control/q_reg[2]/C}, {dstrb u1/PIO_control/PIO_access_control/q_reg[2]/CE}, {dd_pad_i[2] u1/PIO_control/PIO_access_control/q_reg[2]/D}, {<const0> u1/PIO_control/PIO_access_control/q_reg[2]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X69Y39, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/PIO_control/PIO_access_control/q_reg[3] - 
nets: {q[3] u1/PIO_control/PIO_access_control/q_reg[3]/Q}, {wb_clk_i u1/PIO_control/PIO_access_control/q_reg[3]/C}, {dstrb u1/PIO_control/PIO_access_control/q_reg[3]/CE}, {dd_pad_i[3] u1/PIO_control/PIO_access_control/q_reg[3]/D}, {<const0> u1/PIO_control/PIO_access_control/q_reg[3]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y39, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/PIO_control/PIO_access_control/q_reg[4] - 
nets: {q[4] u1/PIO_control/PIO_access_control/q_reg[4]/Q}, {wb_clk_i u1/PIO_control/PIO_access_control/q_reg[4]/C}, {dstrb u1/PIO_control/PIO_access_control/q_reg[4]/CE}, {dd_pad_i[4] u1/PIO_control/PIO_access_control/q_reg[4]/D}, {<const0> u1/PIO_control/PIO_access_control/q_reg[4]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X71Y36, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/PIO_control/PIO_access_control/q_reg[5] - 
nets: {q[5] u1/PIO_control/PIO_access_control/q_reg[5]/Q}, {wb_clk_i u1/PIO_control/PIO_access_control/q_reg[5]/C}, {dstrb u1/PIO_control/PIO_access_control/q_reg[5]/CE}, {dd_pad_i[5] u1/PIO_control/PIO_access_control/q_reg[5]/D}, {<const0> u1/PIO_control/PIO_access_control/q_reg[5]/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X69Y39, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/PIO_control/PIO_access_control/q_reg[6] - 
nets: {q[6] u1/PIO_control/PIO_access_control/q_reg[6]/Q}, {wb_clk_i u1/PIO_control/PIO_access_control/q_reg[6]/C}, {dstrb u1/PIO_control/PIO_access_control/q_reg[6]/CE}, {dd_pad_i[6] u1/PIO_control/PIO_access_control/q_reg[6]/D}, {<const0> u1/PIO_control/PIO_access_control/q_reg[6]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y39, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/PIO_control/PIO_access_control/q_reg[7] - 
nets: {q[7] u1/PIO_control/PIO_access_control/q_reg[7]/Q}, {wb_clk_i u1/PIO_control/PIO_access_control/q_reg[7]/C}, {dstrb u1/PIO_control/PIO_access_control/q_reg[7]/CE}, {dd_pad_i[7] u1/PIO_control/PIO_access_control/q_reg[7]/D}, {<const0> u1/PIO_control/PIO_access_control/q_reg[7]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X65Y37, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/PIO_control/PIO_access_control/q_reg[8] - 
nets: {q[8] u1/PIO_control/PIO_access_control/q_reg[8]/Q}, {wb_clk_i u1/PIO_control/PIO_access_control/q_reg[8]/C}, {dstrb u1/PIO_control/PIO_access_control/q_reg[8]/CE}, {dd_pad_i[8] u1/PIO_control/PIO_access_control/q_reg[8]/D}, {<const0> u1/PIO_control/PIO_access_control/q_reg[8]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X71Y36, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/PIO_control/PIO_access_control/q_reg[9] - 
nets: {q[9] u1/PIO_control/PIO_access_control/q_reg[9]/Q}, {wb_clk_i u1/PIO_control/PIO_access_control/q_reg[9]/C}, {dstrb u1/PIO_control/PIO_access_control/q_reg[9]/CE}, {dd_pad_i[9] u1/PIO_control/PIO_access_control/q_reg[9]/D}, {<const0> u1/PIO_control/PIO_access_control/q_reg[9]/R}, 
BEL: SLICEL.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X69Y39, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/PIO_control/SelDev_reg - 
nets: {u1/SelDev u1/PIO_control/SelDev_reg/Q}, {wb_clk_i u1/PIO_control/SelDev_reg/C}, {<const1> u1/PIO_control/SelDev_reg/CE}, {SelDev_i_1_n_0 u1/PIO_control/SelDev_reg/D}, {<const0> u1/PIO_control/SelDev_reg/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X70Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/PIO_control/gen_pingpong.dping_valid_reg - 
nets: {u1/PIO_control/gen_pingpong.dping_valid_reg_n_0 u1/PIO_control/gen_pingpong.dping_valid_reg/Q}, {wb_clk_i u1/PIO_control/gen_pingpong.dping_valid_reg/C}, {<const1> u1/PIO_control/gen_pingpong.dping_valid_reg/CE}, {register_block.gen_stat_reg.int_i_2_n_0 u1/PIO_control/gen_pingpong.dping_valid_reg/CLR}, {gen_pingpong.dping_valid_i_1_n_0 u1/PIO_control/gen_pingpong.dping_valid_reg/D}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/PIO_control/gen_pingpong.dpong_valid_reg - 
nets: {u1/PIO_control/gen_pingpong.dpong_valid_reg_n_0 u1/PIO_control/gen_pingpong.dpong_valid_reg/Q}, {wb_clk_i u1/PIO_control/gen_pingpong.dpong_valid_reg/C}, {<const1> u1/PIO_control/gen_pingpong.dpong_valid_reg/CE}, {gen_DMA_req.iDMA_req_i_2_n_0 u1/PIO_control/gen_pingpong.dpong_valid_reg/CLR}, {gen_pingpong.dpong_valid_i_1_n_0 u1/PIO_control/gen_pingpong.dpong_valid_reg/D}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/PIO_control/gen_pingpong.dsel_reg - 
nets: {u1/PIO_control/gen_pingpong.dsel_reg_n_0 u1/PIO_control/gen_pingpong.dsel_reg/Q}, {wb_clk_i u1/PIO_control/gen_pingpong.dsel_reg/C}, {<const1> u1/PIO_control/gen_pingpong.dsel_reg/CE}, {gen_DMA_req.iDMA_req_i_2_n_0 u1/PIO_control/gen_pingpong.dsel_reg/CLR}, {gen_pingpong.dsel_i_1_n_0 u1/PIO_control/gen_pingpong.dsel_reg/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X71Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/PIO_control/gen_pingpong.iack_reg - 
nets: {u1/PIO_control/iack u1/PIO_control/gen_pingpong.iack_reg/Q}, {wb_clk_i u1/PIO_control/gen_pingpong.iack_reg/C}, {<const1> u1/PIO_control/gen_pingpong.iack_reg/CE}, {gen_pingpong.iack_i_1_n_0 u1/PIO_control/gen_pingpong.iack_reg/D}, {<const0> u1/PIO_control/gen_pingpong.iack_reg/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X70Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/PIO_control/gen_pingpong.ping_a_reg[0] - 
nets: {u1/PIO_control/ping_a[0] u1/PIO_control/gen_pingpong.ping_a_reg[0]/Q}, {wb_clk_i u1/PIO_control/gen_pingpong.ping_a_reg[0]/C}, {u1/PIO_control/ping_d u1/PIO_control/gen_pingpong.ping_a_reg[0]/CE}, {wb_adr_i[2] u1/PIO_control/gen_pingpong.ping_a_reg[0]/D}, {<const0> u1/PIO_control/gen_pingpong.ping_a_reg[0]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X69Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/PIO_control/gen_pingpong.ping_a_reg[1] - 
nets: {u1/PIO_control/ping_a[1] u1/PIO_control/gen_pingpong.ping_a_reg[1]/Q}, {wb_clk_i u1/PIO_control/gen_pingpong.ping_a_reg[1]/C}, {u1/PIO_control/ping_d u1/PIO_control/gen_pingpong.ping_a_reg[1]/CE}, {wb_adr_i[3] u1/PIO_control/gen_pingpong.ping_a_reg[1]/D}, {<const0> u1/PIO_control/gen_pingpong.ping_a_reg[1]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X73Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/PIO_control/gen_pingpong.ping_a_reg[2] - 
nets: {u1/PIO_control/ping_a[2] u1/PIO_control/gen_pingpong.ping_a_reg[2]/Q}, {wb_clk_i u1/PIO_control/gen_pingpong.ping_a_reg[2]/C}, {u1/PIO_control/ping_d u1/PIO_control/gen_pingpong.ping_a_reg[2]/CE}, {wb_adr_i[4] u1/PIO_control/gen_pingpong.ping_a_reg[2]/D}, {<const0> u1/PIO_control/gen_pingpong.ping_a_reg[2]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X71Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/PIO_control/gen_pingpong.ping_a_reg[3] - 
nets: {u1/PIO_control/ping_a[3] u1/PIO_control/gen_pingpong.ping_a_reg[3]/Q}, {wb_clk_i u1/PIO_control/gen_pingpong.ping_a_reg[3]/C}, {u1/PIO_control/ping_d u1/PIO_control/gen_pingpong.ping_a_reg[3]/CE}, {wb_adr_i[5] u1/PIO_control/gen_pingpong.ping_a_reg[3]/D}, {<const0> u1/PIO_control/gen_pingpong.ping_a_reg[3]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X71Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/PIO_control/gen_pingpong.ping_d_reg[0] - 
nets: {ping_d[0] u1/PIO_control/gen_pingpong.ping_d_reg[0]/Q}, {wb_clk_i u1/PIO_control/gen_pingpong.ping_d_reg[0]/C}, {u1/PIO_control/ping_d u1/PIO_control/gen_pingpong.ping_d_reg[0]/CE}, {wb_dat_i[0] u1/PIO_control/gen_pingpong.ping_d_reg[0]/D}, {<const0> u1/PIO_control/gen_pingpong.ping_d_reg[0]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/PIO_control/gen_pingpong.ping_d_reg[10] - 
nets: {ping_d[10] u1/PIO_control/gen_pingpong.ping_d_reg[10]/Q}, {wb_clk_i u1/PIO_control/gen_pingpong.ping_d_reg[10]/C}, {u1/PIO_control/ping_d u1/PIO_control/gen_pingpong.ping_d_reg[10]/CE}, {wb_dat_i[10] u1/PIO_control/gen_pingpong.ping_d_reg[10]/D}, {<const0> u1/PIO_control/gen_pingpong.ping_d_reg[10]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X73Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/PIO_control/gen_pingpong.ping_d_reg[11] - 
nets: {ping_d[11] u1/PIO_control/gen_pingpong.ping_d_reg[11]/Q}, {wb_clk_i u1/PIO_control/gen_pingpong.ping_d_reg[11]/C}, {u1/PIO_control/ping_d u1/PIO_control/gen_pingpong.ping_d_reg[11]/CE}, {wb_dat_i[11] u1/PIO_control/gen_pingpong.ping_d_reg[11]/D}, {<const0> u1/PIO_control/gen_pingpong.ping_d_reg[11]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X69Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/PIO_control/gen_pingpong.ping_d_reg[12] - 
nets: {ping_d[12] u1/PIO_control/gen_pingpong.ping_d_reg[12]/Q}, {wb_clk_i u1/PIO_control/gen_pingpong.ping_d_reg[12]/C}, {u1/PIO_control/ping_d u1/PIO_control/gen_pingpong.ping_d_reg[12]/CE}, {wb_dat_i[12] u1/PIO_control/gen_pingpong.ping_d_reg[12]/D}, {<const0> u1/PIO_control/gen_pingpong.ping_d_reg[12]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X69Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/PIO_control/gen_pingpong.ping_d_reg[13] - 
nets: {ping_d[13] u1/PIO_control/gen_pingpong.ping_d_reg[13]/Q}, {wb_clk_i u1/PIO_control/gen_pingpong.ping_d_reg[13]/C}, {u1/PIO_control/ping_d u1/PIO_control/gen_pingpong.ping_d_reg[13]/CE}, {wb_dat_i[13] u1/PIO_control/gen_pingpong.ping_d_reg[13]/D}, {<const0> u1/PIO_control/gen_pingpong.ping_d_reg[13]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X73Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/PIO_control/gen_pingpong.ping_d_reg[14] - 
nets: {ping_d[14] u1/PIO_control/gen_pingpong.ping_d_reg[14]/Q}, {wb_clk_i u1/PIO_control/gen_pingpong.ping_d_reg[14]/C}, {u1/PIO_control/ping_d u1/PIO_control/gen_pingpong.ping_d_reg[14]/CE}, {wb_dat_i[14] u1/PIO_control/gen_pingpong.ping_d_reg[14]/D}, {<const0> u1/PIO_control/gen_pingpong.ping_d_reg[14]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/PIO_control/gen_pingpong.ping_d_reg[15] - 
nets: {ping_d[15] u1/PIO_control/gen_pingpong.ping_d_reg[15]/Q}, {wb_clk_i u1/PIO_control/gen_pingpong.ping_d_reg[15]/C}, {u1/PIO_control/ping_d u1/PIO_control/gen_pingpong.ping_d_reg[15]/CE}, {wb_dat_i[15] u1/PIO_control/gen_pingpong.ping_d_reg[15]/D}, {<const0> u1/PIO_control/gen_pingpong.ping_d_reg[15]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/PIO_control/gen_pingpong.ping_d_reg[1] - 
nets: {ping_d[1] u1/PIO_control/gen_pingpong.ping_d_reg[1]/Q}, {wb_clk_i u1/PIO_control/gen_pingpong.ping_d_reg[1]/C}, {u1/PIO_control/ping_d u1/PIO_control/gen_pingpong.ping_d_reg[1]/CE}, {wb_dat_i[1] u1/PIO_control/gen_pingpong.ping_d_reg[1]/D}, {<const0> u1/PIO_control/gen_pingpong.ping_d_reg[1]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/PIO_control/gen_pingpong.ping_d_reg[2] - 
nets: {ping_d[2] u1/PIO_control/gen_pingpong.ping_d_reg[2]/Q}, {wb_clk_i u1/PIO_control/gen_pingpong.ping_d_reg[2]/C}, {u1/PIO_control/ping_d u1/PIO_control/gen_pingpong.ping_d_reg[2]/CE}, {wb_dat_i[2] u1/PIO_control/gen_pingpong.ping_d_reg[2]/D}, {<const0> u1/PIO_control/gen_pingpong.ping_d_reg[2]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/PIO_control/gen_pingpong.ping_d_reg[3] - 
nets: {ping_d[3] u1/PIO_control/gen_pingpong.ping_d_reg[3]/Q}, {wb_clk_i u1/PIO_control/gen_pingpong.ping_d_reg[3]/C}, {u1/PIO_control/ping_d u1/PIO_control/gen_pingpong.ping_d_reg[3]/CE}, {wb_dat_i[3] u1/PIO_control/gen_pingpong.ping_d_reg[3]/D}, {<const0> u1/PIO_control/gen_pingpong.ping_d_reg[3]/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/PIO_control/gen_pingpong.ping_d_reg[4] - 
nets: {ping_d[4] u1/PIO_control/gen_pingpong.ping_d_reg[4]/Q}, {wb_clk_i u1/PIO_control/gen_pingpong.ping_d_reg[4]/C}, {u1/PIO_control/ping_d u1/PIO_control/gen_pingpong.ping_d_reg[4]/CE}, {wb_dat_i[4] u1/PIO_control/gen_pingpong.ping_d_reg[4]/D}, {<const0> u1/PIO_control/gen_pingpong.ping_d_reg[4]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X69Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/PIO_control/gen_pingpong.ping_d_reg[5] - 
nets: {ping_d[5] u1/PIO_control/gen_pingpong.ping_d_reg[5]/Q}, {wb_clk_i u1/PIO_control/gen_pingpong.ping_d_reg[5]/C}, {u1/PIO_control/ping_d u1/PIO_control/gen_pingpong.ping_d_reg[5]/CE}, {wb_dat_i[5] u1/PIO_control/gen_pingpong.ping_d_reg[5]/D}, {<const0> u1/PIO_control/gen_pingpong.ping_d_reg[5]/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X69Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/PIO_control/gen_pingpong.ping_d_reg[6] - 
nets: {ping_d[6] u1/PIO_control/gen_pingpong.ping_d_reg[6]/Q}, {wb_clk_i u1/PIO_control/gen_pingpong.ping_d_reg[6]/C}, {u1/PIO_control/ping_d u1/PIO_control/gen_pingpong.ping_d_reg[6]/CE}, {wb_dat_i[6] u1/PIO_control/gen_pingpong.ping_d_reg[6]/D}, {<const0> u1/PIO_control/gen_pingpong.ping_d_reg[6]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X73Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/PIO_control/gen_pingpong.ping_d_reg[7] - 
nets: {ping_d[7] u1/PIO_control/gen_pingpong.ping_d_reg[7]/Q}, {wb_clk_i u1/PIO_control/gen_pingpong.ping_d_reg[7]/C}, {u1/PIO_control/ping_d u1/PIO_control/gen_pingpong.ping_d_reg[7]/CE}, {wb_dat_i[7] u1/PIO_control/gen_pingpong.ping_d_reg[7]/D}, {<const0> u1/PIO_control/gen_pingpong.ping_d_reg[7]/R}, 
BEL: SLICEL.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/PIO_control/gen_pingpong.ping_d_reg[8] - 
nets: {ping_d[8] u1/PIO_control/gen_pingpong.ping_d_reg[8]/Q}, {wb_clk_i u1/PIO_control/gen_pingpong.ping_d_reg[8]/C}, {u1/PIO_control/ping_d u1/PIO_control/gen_pingpong.ping_d_reg[8]/CE}, {wb_dat_i[8] u1/PIO_control/gen_pingpong.ping_d_reg[8]/D}, {<const0> u1/PIO_control/gen_pingpong.ping_d_reg[8]/R}, 
BEL: SLICEL.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X69Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/PIO_control/gen_pingpong.ping_d_reg[9] - 
nets: {ping_d[9] u1/PIO_control/gen_pingpong.ping_d_reg[9]/Q}, {wb_clk_i u1/PIO_control/gen_pingpong.ping_d_reg[9]/C}, {u1/PIO_control/ping_d u1/PIO_control/gen_pingpong.ping_d_reg[9]/CE}, {wb_dat_i[9] u1/PIO_control/gen_pingpong.ping_d_reg[9]/D}, {<const0> u1/PIO_control/gen_pingpong.ping_d_reg[9]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X73Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/PIO_control/gen_pingpong.ping_valid_reg - 
nets: {u1/PIO_control/ping_valid u1/PIO_control/gen_pingpong.ping_valid_reg/Q}, {wb_clk_i u1/PIO_control/gen_pingpong.ping_valid_reg/C}, {<const1> u1/PIO_control/gen_pingpong.ping_valid_reg/CE}, {register_block.gen_stat_reg.int_i_2_n_0 u1/PIO_control/gen_pingpong.ping_valid_reg/CLR}, {gen_pingpong.ping_valid_i_1_n_0 u1/PIO_control/gen_pingpong.ping_valid_reg/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X71Y35, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/PIO_control/gen_pingpong.ping_we_reg - 
nets: {u1/PIO_control/gen_pingpong.ping_we_reg_n_0 u1/PIO_control/gen_pingpong.ping_we_reg/Q}, {wb_clk_i u1/PIO_control/gen_pingpong.ping_we_reg/C}, {<const1> u1/PIO_control/gen_pingpong.ping_we_reg/CE}, {gen_pingpong.ping_we_i_1_n_0 u1/PIO_control/gen_pingpong.ping_we_reg/D}, {<const0> u1/PIO_control/gen_pingpong.ping_we_reg/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X72Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/PIO_control/gen_pingpong.pong_a_reg[0] - 
nets: {u1/PIO_control/pong_a[0] u1/PIO_control/gen_pingpong.pong_a_reg[0]/Q}, {wb_clk_i u1/PIO_control/gen_pingpong.pong_a_reg[0]/C}, {gen_pingpong.pong_a[3]_i_1_n_0 u1/PIO_control/gen_pingpong.pong_a_reg[0]/CE}, {wb_adr_i[2] u1/PIO_control/gen_pingpong.pong_a_reg[0]/D}, {<const0> u1/PIO_control/gen_pingpong.pong_a_reg[0]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X69Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/PIO_control/gen_pingpong.pong_a_reg[1] - 
nets: {u1/PIO_control/pong_a[1] u1/PIO_control/gen_pingpong.pong_a_reg[1]/Q}, {wb_clk_i u1/PIO_control/gen_pingpong.pong_a_reg[1]/C}, {gen_pingpong.pong_a[3]_i_1_n_0 u1/PIO_control/gen_pingpong.pong_a_reg[1]/CE}, {wb_adr_i[3] u1/PIO_control/gen_pingpong.pong_a_reg[1]/D}, {<const0> u1/PIO_control/gen_pingpong.pong_a_reg[1]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X72Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/PIO_control/gen_pingpong.pong_a_reg[2] - 
nets: {u1/PIO_control/pong_a[2] u1/PIO_control/gen_pingpong.pong_a_reg[2]/Q}, {wb_clk_i u1/PIO_control/gen_pingpong.pong_a_reg[2]/C}, {gen_pingpong.pong_a[3]_i_1_n_0 u1/PIO_control/gen_pingpong.pong_a_reg[2]/CE}, {wb_adr_i[4] u1/PIO_control/gen_pingpong.pong_a_reg[2]/D}, {<const0> u1/PIO_control/gen_pingpong.pong_a_reg[2]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/PIO_control/gen_pingpong.pong_a_reg[3] - 
nets: {u1/PIO_control/pong_a[3] u1/PIO_control/gen_pingpong.pong_a_reg[3]/Q}, {wb_clk_i u1/PIO_control/gen_pingpong.pong_a_reg[3]/C}, {gen_pingpong.pong_a[3]_i_1_n_0 u1/PIO_control/gen_pingpong.pong_a_reg[3]/CE}, {wb_adr_i[5] u1/PIO_control/gen_pingpong.pong_a_reg[3]/D}, {<const0> u1/PIO_control/gen_pingpong.pong_a_reg[3]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/PIO_control/gen_pingpong.pong_d_reg[0] - 
nets: {pong_d[0] u1/PIO_control/gen_pingpong.pong_d_reg[0]/Q}, {wb_clk_i u1/PIO_control/gen_pingpong.pong_d_reg[0]/C}, {gen_pingpong.pong_a[3]_i_1_n_0 u1/PIO_control/gen_pingpong.pong_d_reg[0]/CE}, {wb_dat_i[0] u1/PIO_control/gen_pingpong.pong_d_reg[0]/D}, {<const0> u1/PIO_control/gen_pingpong.pong_d_reg[0]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/PIO_control/gen_pingpong.pong_d_reg[10] - 
nets: {pong_d[10] u1/PIO_control/gen_pingpong.pong_d_reg[10]/Q}, {wb_clk_i u1/PIO_control/gen_pingpong.pong_d_reg[10]/C}, {gen_pingpong.pong_a[3]_i_1_n_0 u1/PIO_control/gen_pingpong.pong_d_reg[10]/CE}, {wb_dat_i[10] u1/PIO_control/gen_pingpong.pong_d_reg[10]/D}, {<const0> u1/PIO_control/gen_pingpong.pong_d_reg[10]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X72Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/PIO_control/gen_pingpong.pong_d_reg[11] - 
nets: {pong_d[11] u1/PIO_control/gen_pingpong.pong_d_reg[11]/Q}, {wb_clk_i u1/PIO_control/gen_pingpong.pong_d_reg[11]/C}, {gen_pingpong.pong_a[3]_i_1_n_0 u1/PIO_control/gen_pingpong.pong_d_reg[11]/CE}, {wb_dat_i[11] u1/PIO_control/gen_pingpong.pong_d_reg[11]/D}, {<const0> u1/PIO_control/gen_pingpong.pong_d_reg[11]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X72Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/PIO_control/gen_pingpong.pong_d_reg[12] - 
nets: {pong_d[12] u1/PIO_control/gen_pingpong.pong_d_reg[12]/Q}, {wb_clk_i u1/PIO_control/gen_pingpong.pong_d_reg[12]/C}, {gen_pingpong.pong_a[3]_i_1_n_0 u1/PIO_control/gen_pingpong.pong_d_reg[12]/CE}, {wb_dat_i[12] u1/PIO_control/gen_pingpong.pong_d_reg[12]/D}, {<const0> u1/PIO_control/gen_pingpong.pong_d_reg[12]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X72Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/PIO_control/gen_pingpong.pong_d_reg[13] - 
nets: {pong_d[13] u1/PIO_control/gen_pingpong.pong_d_reg[13]/Q}, {wb_clk_i u1/PIO_control/gen_pingpong.pong_d_reg[13]/C}, {gen_pingpong.pong_a[3]_i_1_n_0 u1/PIO_control/gen_pingpong.pong_d_reg[13]/CE}, {wb_dat_i[13] u1/PIO_control/gen_pingpong.pong_d_reg[13]/D}, {<const0> u1/PIO_control/gen_pingpong.pong_d_reg[13]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X72Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/PIO_control/gen_pingpong.pong_d_reg[14] - 
nets: {pong_d[14] u1/PIO_control/gen_pingpong.pong_d_reg[14]/Q}, {wb_clk_i u1/PIO_control/gen_pingpong.pong_d_reg[14]/C}, {gen_pingpong.pong_a[3]_i_1_n_0 u1/PIO_control/gen_pingpong.pong_d_reg[14]/CE}, {wb_dat_i[14] u1/PIO_control/gen_pingpong.pong_d_reg[14]/D}, {<const0> u1/PIO_control/gen_pingpong.pong_d_reg[14]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/PIO_control/gen_pingpong.pong_d_reg[15] - 
nets: {pong_d[15] u1/PIO_control/gen_pingpong.pong_d_reg[15]/Q}, {wb_clk_i u1/PIO_control/gen_pingpong.pong_d_reg[15]/C}, {gen_pingpong.pong_a[3]_i_1_n_0 u1/PIO_control/gen_pingpong.pong_d_reg[15]/CE}, {wb_dat_i[15] u1/PIO_control/gen_pingpong.pong_d_reg[15]/D}, {<const0> u1/PIO_control/gen_pingpong.pong_d_reg[15]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/PIO_control/gen_pingpong.pong_d_reg[1] - 
nets: {pong_d[1] u1/PIO_control/gen_pingpong.pong_d_reg[1]/Q}, {wb_clk_i u1/PIO_control/gen_pingpong.pong_d_reg[1]/C}, {gen_pingpong.pong_a[3]_i_1_n_0 u1/PIO_control/gen_pingpong.pong_d_reg[1]/CE}, {wb_dat_i[1] u1/PIO_control/gen_pingpong.pong_d_reg[1]/D}, {<const0> u1/PIO_control/gen_pingpong.pong_d_reg[1]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X69Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/PIO_control/gen_pingpong.pong_d_reg[2] - 
nets: {pong_d[2] u1/PIO_control/gen_pingpong.pong_d_reg[2]/Q}, {wb_clk_i u1/PIO_control/gen_pingpong.pong_d_reg[2]/C}, {gen_pingpong.pong_a[3]_i_1_n_0 u1/PIO_control/gen_pingpong.pong_d_reg[2]/CE}, {wb_dat_i[2] u1/PIO_control/gen_pingpong.pong_d_reg[2]/D}, {<const0> u1/PIO_control/gen_pingpong.pong_d_reg[2]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X69Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/PIO_control/gen_pingpong.pong_d_reg[3] - 
nets: {pong_d[3] u1/PIO_control/gen_pingpong.pong_d_reg[3]/Q}, {wb_clk_i u1/PIO_control/gen_pingpong.pong_d_reg[3]/C}, {gen_pingpong.pong_a[3]_i_1_n_0 u1/PIO_control/gen_pingpong.pong_d_reg[3]/CE}, {wb_dat_i[3] u1/PIO_control/gen_pingpong.pong_d_reg[3]/D}, {<const0> u1/PIO_control/gen_pingpong.pong_d_reg[3]/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/PIO_control/gen_pingpong.pong_d_reg[4] - 
nets: {pong_d[4] u1/PIO_control/gen_pingpong.pong_d_reg[4]/Q}, {wb_clk_i u1/PIO_control/gen_pingpong.pong_d_reg[4]/C}, {gen_pingpong.pong_a[3]_i_1_n_0 u1/PIO_control/gen_pingpong.pong_d_reg[4]/CE}, {wb_dat_i[4] u1/PIO_control/gen_pingpong.pong_d_reg[4]/D}, {<const0> u1/PIO_control/gen_pingpong.pong_d_reg[4]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X69Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/PIO_control/gen_pingpong.pong_d_reg[5] - 
nets: {pong_d[5] u1/PIO_control/gen_pingpong.pong_d_reg[5]/Q}, {wb_clk_i u1/PIO_control/gen_pingpong.pong_d_reg[5]/C}, {gen_pingpong.pong_a[3]_i_1_n_0 u1/PIO_control/gen_pingpong.pong_d_reg[5]/CE}, {wb_dat_i[5] u1/PIO_control/gen_pingpong.pong_d_reg[5]/D}, {<const0> u1/PIO_control/gen_pingpong.pong_d_reg[5]/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X69Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/PIO_control/gen_pingpong.pong_d_reg[6] - 
nets: {pong_d[6] u1/PIO_control/gen_pingpong.pong_d_reg[6]/Q}, {wb_clk_i u1/PIO_control/gen_pingpong.pong_d_reg[6]/C}, {gen_pingpong.pong_a[3]_i_1_n_0 u1/PIO_control/gen_pingpong.pong_d_reg[6]/CE}, {wb_dat_i[6] u1/PIO_control/gen_pingpong.pong_d_reg[6]/D}, {<const0> u1/PIO_control/gen_pingpong.pong_d_reg[6]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X72Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/PIO_control/gen_pingpong.pong_d_reg[7] - 
nets: {pong_d[7] u1/PIO_control/gen_pingpong.pong_d_reg[7]/Q}, {wb_clk_i u1/PIO_control/gen_pingpong.pong_d_reg[7]/C}, {gen_pingpong.pong_a[3]_i_1_n_0 u1/PIO_control/gen_pingpong.pong_d_reg[7]/CE}, {wb_dat_i[7] u1/PIO_control/gen_pingpong.pong_d_reg[7]/D}, {<const0> u1/PIO_control/gen_pingpong.pong_d_reg[7]/R}, 
BEL: SLICEL.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X69Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/PIO_control/gen_pingpong.pong_d_reg[8] - 
nets: {pong_d[8] u1/PIO_control/gen_pingpong.pong_d_reg[8]/Q}, {wb_clk_i u1/PIO_control/gen_pingpong.pong_d_reg[8]/C}, {gen_pingpong.pong_a[3]_i_1_n_0 u1/PIO_control/gen_pingpong.pong_d_reg[8]/CE}, {wb_dat_i[8] u1/PIO_control/gen_pingpong.pong_d_reg[8]/D}, {<const0> u1/PIO_control/gen_pingpong.pong_d_reg[8]/R}, 
BEL: SLICEL.D5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X69Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/PIO_control/gen_pingpong.pong_d_reg[9] - 
nets: {pong_d[9] u1/PIO_control/gen_pingpong.pong_d_reg[9]/Q}, {wb_clk_i u1/PIO_control/gen_pingpong.pong_d_reg[9]/C}, {gen_pingpong.pong_a[3]_i_1_n_0 u1/PIO_control/gen_pingpong.pong_d_reg[9]/CE}, {wb_dat_i[9] u1/PIO_control/gen_pingpong.pong_d_reg[9]/D}, {<const0> u1/PIO_control/gen_pingpong.pong_d_reg[9]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X72Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/PIO_control/gen_pingpong.pong_valid_reg - 
nets: {u1/PIO_control/pong_valid u1/PIO_control/gen_pingpong.pong_valid_reg/Q}, {wb_clk_i u1/PIO_control/gen_pingpong.pong_valid_reg/C}, {<const1> u1/PIO_control/gen_pingpong.pong_valid_reg/CE}, {register_block.gen_stat_reg.int_i_2_n_0 u1/PIO_control/gen_pingpong.pong_valid_reg/CLR}, {gen_pingpong.pong_valid_i_1_n_0 u1/PIO_control/gen_pingpong.pong_valid_reg/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X71Y35, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/PIO_control/gen_pingpong.pong_we_reg - 
nets: {u1/PIO_control/gen_pingpong.pong_we_reg_n_0 u1/PIO_control/gen_pingpong.pong_we_reg/Q}, {wb_clk_i u1/PIO_control/gen_pingpong.pong_we_reg/C}, {gen_pingpong.pong_a[3]_i_1_n_0 u1/PIO_control/gen_pingpong.pong_we_reg/CE}, {wb_we_i u1/PIO_control/gen_pingpong.pong_we_reg/D}, {<const0> u1/PIO_control/gen_pingpong.pong_we_reg/R}, 
BEL: SLICEL.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/PIO_control/gen_pingpong.rpp_reg - 
nets: {u1/PIO_control/gen_pingpong.rpp_reg_n_0 u1/PIO_control/gen_pingpong.rpp_reg/Q}, {wb_clk_i u1/PIO_control/gen_pingpong.rpp_reg/C}, {<const1> u1/PIO_control/gen_pingpong.rpp_reg/CE}, {gen_DMA_req.iDMA_req_i_2_n_0 u1/PIO_control/gen_pingpong.rpp_reg/CLR}, {u1/PIO_control/rpp u1/PIO_control/gen_pingpong.rpp_reg/D}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/PIO_control/gen_pingpong.wpp_reg - 
nets: {u1/PIO_control/wpp u1/PIO_control/gen_pingpong.wpp_reg/Q}, {wb_clk_i u1/PIO_control/gen_pingpong.wpp_reg/C}, {<const1> u1/PIO_control/gen_pingpong.wpp_reg/CE}, {register_block.gen_stat_reg.int_i_2_n_0 u1/PIO_control/gen_pingpong.wpp_reg/CLR}, {u1/PIO_control/wpp5_out u1/PIO_control/gen_pingpong.wpp_reg/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X71Y35, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/gen_ata_sigs.CS0n_reg - 
nets: {cs0n_pad_o u1/gen_ata_sigs.CS0n_reg/Q}, {wb_clk_i u1/gen_ata_sigs.CS0n_reg/C}, {<const1> u1/gen_ata_sigs.CS0n_reg/CE}, {gen_ata_sigs.CS0n_i_1_n_0 u1/gen_ata_sigs.CS0n_reg/D}, {gen_ata_sigs.RESETn_i_2_n_0 u1/gen_ata_sigs.CS0n_reg/PRE}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X70Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDPE, 
REF_NAME: FDPE, 

u1/gen_ata_sigs.CS1n_reg - 
nets: {cs1n_pad_o u1/gen_ata_sigs.CS1n_reg/Q}, {wb_clk_i u1/gen_ata_sigs.CS1n_reg/C}, {<const1> u1/gen_ata_sigs.CS1n_reg/CE}, {gen_ata_sigs.CS1n_i_1_n_0 u1/gen_ata_sigs.CS1n_reg/D}, {gen_ata_sigs.RESETn_i_2_n_0 u1/gen_ata_sigs.CS1n_reg/PRE}, 
BEL: SLICEM.B5FF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X70Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDPE, 
REF_NAME: FDPE, 

u1/gen_ata_sigs.DA_reg[0] - 
nets: {da_pad_o[0] u1/gen_ata_sigs.DA_reg[0]/Q}, {wb_clk_i u1/gen_ata_sigs.DA_reg[0]/C}, {<const1> u1/gen_ata_sigs.DA_reg[0]/CE}, {gen_ata_sigs.RESETn_i_2_n_0 u1/gen_ata_sigs.DA_reg[0]/CLR}, {gen_ata_sigs.DA[0]_i_1_n_0 u1/gen_ata_sigs.DA_reg[0]/D}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/gen_ata_sigs.DA_reg[1] - 
nets: {da_pad_o[1] u1/gen_ata_sigs.DA_reg[1]/Q}, {wb_clk_i u1/gen_ata_sigs.DA_reg[1]/C}, {<const1> u1/gen_ata_sigs.DA_reg[1]/CE}, {gen_ata_sigs.RESETn_i_2_n_0 u1/gen_ata_sigs.DA_reg[1]/CLR}, {gen_ata_sigs.DA[1]_i_1_n_0 u1/gen_ata_sigs.DA_reg[1]/D}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X71Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/gen_ata_sigs.DA_reg[2] - 
nets: {da_pad_o[2] u1/gen_ata_sigs.DA_reg[2]/Q}, {wb_clk_i u1/gen_ata_sigs.DA_reg[2]/C}, {<const1> u1/gen_ata_sigs.DA_reg[2]/CE}, {gen_ata_sigs.RESETn_i_2_n_0 u1/gen_ata_sigs.DA_reg[2]/CLR}, {gen_ata_sigs.DA[2]_i_1_n_0 u1/gen_ata_sigs.DA_reg[2]/D}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X70Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/gen_ata_sigs.DDo_reg[0] - 
nets: {dd_pad_o[0] u1/gen_ata_sigs.DDo_reg[0]/Q}, {wb_clk_i u1/gen_ata_sigs.DDo_reg[0]/C}, {<const1> u1/gen_ata_sigs.DDo_reg[0]/CE}, {gen_ata_sigs.RESETn_i_2_n_0 u1/gen_ata_sigs.DDo_reg[0]/CLR}, {gen_ata_sigs.DDo[0]_i_1_n_0 u1/gen_ata_sigs.DDo_reg[0]/D}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/gen_ata_sigs.DDo_reg[10] - 
nets: {dd_pad_o[10] u1/gen_ata_sigs.DDo_reg[10]/Q}, {wb_clk_i u1/gen_ata_sigs.DDo_reg[10]/C}, {<const1> u1/gen_ata_sigs.DDo_reg[10]/CE}, {gen_ata_sigs.RESETn_i_2_n_0 u1/gen_ata_sigs.DDo_reg[10]/CLR}, {gen_ata_sigs.DDo[10]_i_1_n_0 u1/gen_ata_sigs.DDo_reg[10]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X71Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/gen_ata_sigs.DDo_reg[11] - 
nets: {dd_pad_o[11] u1/gen_ata_sigs.DDo_reg[11]/Q}, {wb_clk_i u1/gen_ata_sigs.DDo_reg[11]/C}, {<const1> u1/gen_ata_sigs.DDo_reg[11]/CE}, {gen_ata_sigs.RESETn_i_2_n_0 u1/gen_ata_sigs.DDo_reg[11]/CLR}, {gen_ata_sigs.DDo[11]_i_1_n_0 u1/gen_ata_sigs.DDo_reg[11]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X71Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/gen_ata_sigs.DDo_reg[12] - 
nets: {dd_pad_o[12] u1/gen_ata_sigs.DDo_reg[12]/Q}, {wb_clk_i u1/gen_ata_sigs.DDo_reg[12]/C}, {<const1> u1/gen_ata_sigs.DDo_reg[12]/CE}, {gen_ata_sigs.RESETn_i_2_n_0 u1/gen_ata_sigs.DDo_reg[12]/CLR}, {gen_ata_sigs.DDo[12]_i_1_n_0 u1/gen_ata_sigs.DDo_reg[12]/D}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X70Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/gen_ata_sigs.DDo_reg[13] - 
nets: {dd_pad_o[13] u1/gen_ata_sigs.DDo_reg[13]/Q}, {wb_clk_i u1/gen_ata_sigs.DDo_reg[13]/C}, {<const1> u1/gen_ata_sigs.DDo_reg[13]/CE}, {gen_ata_sigs.RESETn_i_2_n_0 u1/gen_ata_sigs.DDo_reg[13]/CLR}, {gen_ata_sigs.DDo[13]_i_1_n_0 u1/gen_ata_sigs.DDo_reg[13]/D}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X70Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/gen_ata_sigs.DDo_reg[14] - 
nets: {dd_pad_o[14] u1/gen_ata_sigs.DDo_reg[14]/Q}, {wb_clk_i u1/gen_ata_sigs.DDo_reg[14]/C}, {<const1> u1/gen_ata_sigs.DDo_reg[14]/CE}, {gen_ata_sigs.RESETn_i_2_n_0 u1/gen_ata_sigs.DDo_reg[14]/CLR}, {gen_ata_sigs.DDo[14]_i_1_n_0 u1/gen_ata_sigs.DDo_reg[14]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X65Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/gen_ata_sigs.DDo_reg[15] - 
nets: {dd_pad_o[15] u1/gen_ata_sigs.DDo_reg[15]/Q}, {wb_clk_i u1/gen_ata_sigs.DDo_reg[15]/C}, {<const1> u1/gen_ata_sigs.DDo_reg[15]/CE}, {gen_ata_sigs.RESETn_i_2_n_0 u1/gen_ata_sigs.DDo_reg[15]/CLR}, {gen_ata_sigs.DDo[15]_i_1_n_0 u1/gen_ata_sigs.DDo_reg[15]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X65Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/gen_ata_sigs.DDo_reg[1] - 
nets: {dd_pad_o[1] u1/gen_ata_sigs.DDo_reg[1]/Q}, {wb_clk_i u1/gen_ata_sigs.DDo_reg[1]/C}, {<const1> u1/gen_ata_sigs.DDo_reg[1]/CE}, {gen_ata_sigs.RESETn_i_2_n_0 u1/gen_ata_sigs.DDo_reg[1]/CLR}, {gen_ata_sigs.DDo[1]_i_1_n_0 u1/gen_ata_sigs.DDo_reg[1]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X65Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/gen_ata_sigs.DDo_reg[2] - 
nets: {dd_pad_o[2] u1/gen_ata_sigs.DDo_reg[2]/Q}, {wb_clk_i u1/gen_ata_sigs.DDo_reg[2]/C}, {<const1> u1/gen_ata_sigs.DDo_reg[2]/CE}, {gen_ata_sigs.RESETn_i_2_n_0 u1/gen_ata_sigs.DDo_reg[2]/CLR}, {gen_ata_sigs.DDo[2]_i_1_n_0 u1/gen_ata_sigs.DDo_reg[2]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/gen_ata_sigs.DDo_reg[3] - 
nets: {dd_pad_o[3] u1/gen_ata_sigs.DDo_reg[3]/Q}, {wb_clk_i u1/gen_ata_sigs.DDo_reg[3]/C}, {<const1> u1/gen_ata_sigs.DDo_reg[3]/CE}, {gen_ata_sigs.RESETn_i_2_n_0 u1/gen_ata_sigs.DDo_reg[3]/CLR}, {gen_ata_sigs.DDo[3]_i_1_n_0 u1/gen_ata_sigs.DDo_reg[3]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/gen_ata_sigs.DDo_reg[4] - 
nets: {dd_pad_o[4] u1/gen_ata_sigs.DDo_reg[4]/Q}, {wb_clk_i u1/gen_ata_sigs.DDo_reg[4]/C}, {<const1> u1/gen_ata_sigs.DDo_reg[4]/CE}, {gen_ata_sigs.RESETn_i_2_n_0 u1/gen_ata_sigs.DDo_reg[4]/CLR}, {gen_ata_sigs.DDo[4]_i_1_n_0 u1/gen_ata_sigs.DDo_reg[4]/D}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X70Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/gen_ata_sigs.DDo_reg[5] - 
nets: {dd_pad_o[5] u1/gen_ata_sigs.DDo_reg[5]/Q}, {wb_clk_i u1/gen_ata_sigs.DDo_reg[5]/C}, {<const1> u1/gen_ata_sigs.DDo_reg[5]/CE}, {gen_ata_sigs.RESETn_i_2_n_0 u1/gen_ata_sigs.DDo_reg[5]/CLR}, {gen_ata_sigs.DDo[5]_i_1_n_0 u1/gen_ata_sigs.DDo_reg[5]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/gen_ata_sigs.DDo_reg[6] - 
nets: {dd_pad_o[6] u1/gen_ata_sigs.DDo_reg[6]/Q}, {wb_clk_i u1/gen_ata_sigs.DDo_reg[6]/C}, {<const1> u1/gen_ata_sigs.DDo_reg[6]/CE}, {gen_ata_sigs.RESETn_i_2_n_0 u1/gen_ata_sigs.DDo_reg[6]/CLR}, {gen_ata_sigs.DDo[6]_i_1_n_0 u1/gen_ata_sigs.DDo_reg[6]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X71Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/gen_ata_sigs.DDo_reg[7] - 
nets: {dd_pad_o[7] u1/gen_ata_sigs.DDo_reg[7]/Q}, {wb_clk_i u1/gen_ata_sigs.DDo_reg[7]/C}, {<const1> u1/gen_ata_sigs.DDo_reg[7]/CE}, {gen_ata_sigs.RESETn_i_2_n_0 u1/gen_ata_sigs.DDo_reg[7]/CLR}, {gen_ata_sigs.DDo[7]_i_1_n_0 u1/gen_ata_sigs.DDo_reg[7]/D}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X65Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/gen_ata_sigs.DDo_reg[8] - 
nets: {dd_pad_o[8] u1/gen_ata_sigs.DDo_reg[8]/Q}, {wb_clk_i u1/gen_ata_sigs.DDo_reg[8]/C}, {<const1> u1/gen_ata_sigs.DDo_reg[8]/CE}, {gen_ata_sigs.RESETn_i_2_n_0 u1/gen_ata_sigs.DDo_reg[8]/CLR}, {gen_ata_sigs.DDo[8]_i_1_n_0 u1/gen_ata_sigs.DDo_reg[8]/D}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X70Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/gen_ata_sigs.DDo_reg[9] - 
nets: {dd_pad_o[9] u1/gen_ata_sigs.DDo_reg[9]/Q}, {wb_clk_i u1/gen_ata_sigs.DDo_reg[9]/C}, {<const1> u1/gen_ata_sigs.DDo_reg[9]/CE}, {gen_ata_sigs.RESETn_i_2_n_0 u1/gen_ata_sigs.DDo_reg[9]/CLR}, {gen_ata_sigs.DDo[9]_i_1_n_0 u1/gen_ata_sigs.DDo_reg[9]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X71Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/gen_ata_sigs.DDoe_reg - 
nets: {dd_padoe_o u1/gen_ata_sigs.DDoe_reg/Q}, {wb_clk_i u1/gen_ata_sigs.DDoe_reg/C}, {<const1> u1/gen_ata_sigs.DDoe_reg/CE}, {gen_ata_sigs.RESETn_i_2_n_0 u1/gen_ata_sigs.DDoe_reg/CLR}, {gen_ata_sigs.DDoe_i_1_n_0 u1/gen_ata_sigs.DDoe_reg/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/gen_ata_sigs.DIORn_reg - 
nets: {diorn_pad_o u1/gen_ata_sigs.DIORn_reg/Q}, {wb_clk_i u1/gen_ata_sigs.DIORn_reg/C}, {<const1> u1/gen_ata_sigs.DIORn_reg/CE}, {gen_ata_sigs.DIORn_i_1_n_0 u1/gen_ata_sigs.DIORn_reg/D}, {gen_ata_sigs.RESETn_i_2_n_0 u1/gen_ata_sigs.DIORn_reg/PRE}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X63Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDPE, 
REF_NAME: FDPE, 

u1/gen_ata_sigs.DIOWn_reg - 
nets: {diown_pad_o u1/gen_ata_sigs.DIOWn_reg/Q}, {wb_clk_i u1/gen_ata_sigs.DIOWn_reg/C}, {<const1> u1/gen_ata_sigs.DIOWn_reg/CE}, {gen_ata_sigs.DIOWn_i_1_n_0 u1/gen_ata_sigs.DIOWn_reg/D}, {gen_ata_sigs.RESETn_i_2_n_0 u1/gen_ata_sigs.DIOWn_reg/PRE}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X63Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDPE, 
REF_NAME: FDPE, 

u1/gen_ata_sigs.DMACKn_reg - 
nets: {dmackn_pad_o u1/gen_ata_sigs.DMACKn_reg/Q}, {wb_clk_i u1/gen_ata_sigs.DMACKn_reg/C}, {<const1> u1/gen_ata_sigs.DMACKn_reg/CE}, {gen_ata_sigs.DMACKn_i_1_n_0 u1/gen_ata_sigs.DMACKn_reg/D}, {gen_ata_sigs.RESETn_i_2_n_0 u1/gen_ata_sigs.DMACKn_reg/PRE}, 
BEL: SLICEL.C5FF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X63Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDPE, 
REF_NAME: FDPE, 

u1/gen_ata_sigs.RESETn_reg - 
nets: {resetn_pad_o u1/gen_ata_sigs.RESETn_reg/Q}, {wb_clk_i u1/gen_ata_sigs.RESETn_reg/C}, {<const1> u1/gen_ata_sigs.RESETn_reg/CE}, {gen_ata_sigs.RESETn_i_2_n_0 u1/gen_ata_sigs.RESETn_reg/CLR}, {gen_ata_sigs.RESETn_i_1_n_0 u1/gen_ata_sigs.RESETn_reg/D}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X65Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/statemachine.DMAgo_reg - 
nets: {u1/statemachine.DMAgo_reg_n_0 u1/statemachine.DMAgo_reg/Q}, {wb_clk_i u1/statemachine.DMAgo_reg/C}, {<const1> u1/statemachine.DMAgo_reg/CE}, {register_block.gen_stat_reg.int_i_2_n_0 u1/statemachine.DMAgo_reg/CLR}, {statemachine.DMAgo_i_1_n_0 u1/statemachine.DMAgo_reg/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X69Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/statemachine.DMAtip_reg - 
nets: {DMAtip u1/statemachine.DMAtip_reg/Q}, {wb_clk_i u1/statemachine.DMAtip_reg/C}, {<const1> u1/statemachine.DMAtip_reg/CE}, {register_block.gen_stat_reg.int_i_2_n_0 u1/statemachine.DMAtip_reg/CLR}, {statemachine.DMAtip_i_1_n_0 u1/statemachine.DMAtip_reg/D}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/statemachine.PIOgo_reg - 
nets: {u1/go u1/statemachine.PIOgo_reg/Q}, {wb_clk_i u1/statemachine.PIOgo_reg/C}, {<const1> u1/statemachine.PIOgo_reg/CE}, {gen_DMA_req.iDMA_req_i_2_n_0 u1/statemachine.PIOgo_reg/CLR}, {statemachine.PIOgo_i_1_n_0 u1/statemachine.PIOgo_reg/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/statemachine.PIOtip_reg - 
nets: {PIOtip u1/statemachine.PIOtip_reg/Q}, {wb_clk_i u1/statemachine.PIOtip_reg/C}, {<const1> u1/statemachine.PIOtip_reg/CE}, {register_block.gen_stat_reg.int_i_2_n_0 u1/statemachine.PIOtip_reg/CLR}, {statemachine.PIOtip_i_1_n_0 u1/statemachine.PIOtip_reg/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X69Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/statemachine.c_state[0]_i_1 - 
nets: {u1/statemachine.c_state[0]_i_1_n_0 u1/statemachine.c_state[0]_i_1/O}, {u1/nxt_state111_out u1/statemachine.c_state[0]_i_1/I0}, {wb_rst_i u1/statemachine.c_state[0]_i_1/I1}, {statemachine.c_state[1]_i_3_n_0 u1/statemachine.c_state[0]_i_1/I2}, {u1/statemachine.c_state_reg_n_0_[1] u1/statemachine.c_state[0]_i_1/I3}, {statemachine.DMAtip_i_2_n_0 u1/statemachine.c_state[0]_i_1/I4}, {u1/statemachine.c_state_reg_n_0_[0] u1/statemachine.c_state[0]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h0003030300100010, 
LOC: SLICE_X69Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

u1/statemachine.c_state[1]_i_1 - 
nets: {u1/statemachine.c_state[1]_i_1_n_0 u1/statemachine.c_state[1]_i_1/O}, {u1/nxt_state111_out u1/statemachine.c_state[1]_i_1/I0}, {u1/statemachine.c_state_reg_n_0_[0] u1/statemachine.c_state[1]_i_1/I1}, {wb_rst_i u1/statemachine.c_state[1]_i_1/I2}, {statemachine.c_state[1]_i_3_n_0 u1/statemachine.c_state[1]_i_1/I3}, {u1/statemachine.c_state_reg_n_0_[1] u1/statemachine.c_state[1]_i_1/I4}, {statemachine.DMAtip_i_2_n_0 u1/statemachine.c_state[1]_i_1/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h00000200000F0200, 
LOC: SLICE_X69Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

u1/statemachine.c_state_reg[0] - 
nets: {u1/statemachine.c_state_reg_n_0_[0] u1/statemachine.c_state_reg[0]/Q}, {wb_clk_i u1/statemachine.c_state_reg[0]/C}, {<const1> u1/statemachine.c_state_reg[0]/CE}, {register_block.gen_stat_reg.int_i_2_n_0 u1/statemachine.c_state_reg[0]/CLR}, {u1/statemachine.c_state[0]_i_1_n_0 u1/statemachine.c_state_reg[0]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X69Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/statemachine.c_state_reg[1] - 
nets: {u1/statemachine.c_state_reg_n_0_[1] u1/statemachine.c_state_reg[1]/Q}, {wb_clk_i u1/statemachine.c_state_reg[1]/C}, {<const1> u1/statemachine.c_state_reg[1]/CE}, {register_block.gen_stat_reg.int_i_2_n_0 u1/statemachine.c_state_reg[1]/CLR}, {u1/statemachine.c_state[1]_i_1_n_0 u1/statemachine.c_state_reg[1]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X69Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u1/synch_incoming.cDMARQ_reg - 
nets: {cDMARQ u1/synch_incoming.cDMARQ_reg/Q}, {wb_clk_i u1/synch_incoming.cDMARQ_reg/C}, {<const1> u1/synch_incoming.cDMARQ_reg/CE}, {dmarq_pad_i u1/synch_incoming.cDMARQ_reg/D}, {<const0> u1/synch_incoming.cDMARQ_reg/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X70Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/synch_incoming.cINTRQ_reg - 
nets: {cINTRQ u1/synch_incoming.cINTRQ_reg/Q}, {wb_clk_i u1/synch_incoming.cINTRQ_reg/C}, {<const1> u1/synch_incoming.cINTRQ_reg/CE}, {intrq_pad_i u1/synch_incoming.cINTRQ_reg/D}, {<const0> u1/synch_incoming.cINTRQ_reg/R}, 
BEL: SLICEM.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X70Y38, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/synch_incoming.cIORDY_reg - 
nets: {cIORDY u1/synch_incoming.cIORDY_reg/Q}, {wb_clk_i u1/synch_incoming.cIORDY_reg/C}, {<const1> u1/synch_incoming.cIORDY_reg/CE}, {iordy_pad_i u1/synch_incoming.cIORDY_reg/D}, {<const0> u1/synch_incoming.cIORDY_reg/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X58Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/synch_incoming.irq_reg - 
nets: {irq u1/synch_incoming.irq_reg/Q}, {wb_clk_i u1/synch_incoming.irq_reg/C}, {<const1> u1/synch_incoming.irq_reg/CE}, {cINTRQ u1/synch_incoming.irq_reg/D}, {<const0> u1/synch_incoming.irq_reg/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X70Y38, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/synch_incoming.sDMARQ_reg - 
nets: {DMA_dmarq u1/synch_incoming.sDMARQ_reg/Q}, {wb_clk_i u1/synch_incoming.sDMARQ_reg/C}, {<const1> u1/synch_incoming.sDMARQ_reg/CE}, {cDMARQ u1/synch_incoming.sDMARQ_reg/D}, {<const0> u1/synch_incoming.sDMARQ_reg/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X70Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u1/synch_incoming.sIORDY_reg - 
nets: {u1/synch_incoming.sIORDY_reg_n_0 u1/synch_incoming.sIORDY_reg/Q}, {wb_clk_i u1/synch_incoming.sIORDY_reg/C}, {<const1> u1/synch_incoming.sIORDY_reg/CE}, {cIORDY u1/synch_incoming.sIORDY_reg/D}, {<const0> u1/synch_incoming.sIORDY_reg/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X58Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

valid_i_1 - 
nets: {valid_i_1_n_0 valid_i_1/O}, {IDEctrl_rst valid_i_1/I0}, {wb_rst_i valid_i_1/I1}, {DMATxFull valid_i_1/I2}, {u1/DMA_control/gen_DMA_sigs.TxRd_reg_n_0 valid_i_1/I3}, {DMAsel valid_i_1/I4}, {wb_we_i valid_i_1/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h0111001000100010, 
LOC: SLICE_X68Y35, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

valid_i_2 - 
nets: {DMAsel valid_i_2/O}, {wb_adr_i[4] valid_i_2/I0}, {wb_adr_i[2] valid_i_2/I1}, {u0/CONsel__1 valid_i_2/I2}, {wb_adr_i[5] valid_i_2/I3}, {wb_adr_i[3] valid_i_2/I4}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 32'h80000000, 
LOC: SLICE_X70Y35, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

wb_ack_o_INST_0 - 
nets: {wb_ack_o wb_ack_o_INST_0/O}, {u1/PIO_control/iack wb_ack_o_INST_0/I0}, {IDEctrl_IDEen wb_ack_o_INST_0/I1}, {PIOsel wb_ack_o_INST_0/I2}, {u0/CONsel__1 wb_ack_o_INST_0/I3}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 16'hFFB0, 
LOC: SLICE_X70Y35, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

wb_ack_o_INST_0_i_1 - 
nets: {PIOsel wb_ack_o_INST_0_i_1/O}, {wb_sel_i[1] wb_ack_o_INST_0_i_1/I0}, {wb_sel_i[0] wb_ack_o_INST_0_i_1/I1}, {DMAtip wb_ack_o_INST_0_i_1/I2}, {u0/store_pp_full wb_ack_o_INST_0_i_1/I3}, {u0/p_42_in wb_ack_o_INST_0_i_1/I4}, {wb_adr_i[6] wb_ack_o_INST_0_i_1/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'h0008000000000000, 
LOC: SLICE_X70Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

wb_ack_o_INST_0_i_2 - 
nets: {u0/CONsel__1 wb_ack_o_INST_0_i_2/O}, {wb_adr_i[6] wb_ack_o_INST_0_i_2/I0}, {u0/p_42_in wb_ack_o_INST_0_i_2/I1}, {wb_sel_i[2] wb_ack_o_INST_0_i_2/I2}, {wb_sel_i[1] wb_ack_o_INST_0_i_2/I3}, {wb_sel_i[3] wb_ack_o_INST_0_i_2/I4}, {wb_sel_i[0] wb_ack_o_INST_0_i_2/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'h4000000000000000, 
LOC: SLICE_X70Y35, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

wb_dat_o[0]_INST_0 - 
nets: {wb_dat_o[0] wb_dat_o[0]_INST_0/O}, {q[0] wb_dat_o[0]_INST_0/I0}, {wb_dat_o[0]_INST_0_i_1_n_0 wb_dat_o[0]_INST_0/I1}, {wb_adr_i[5] wb_dat_o[0]_INST_0/I2}, {wb_dat_o[0]_INST_0_i_2_n_0 wb_dat_o[0]_INST_0/I3}, {wb_adr_i[6] wb_dat_o[0]_INST_0/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hAAAACFC0, 
LOC: SLICE_X69Y38, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

wb_dat_o[0]_INST_0_i_1 - 
nets: {wb_dat_o[0]_INST_0_i_1_n_0 wb_dat_o[0]_INST_0_i_1/O}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5_n_1 wb_dat_o[0]_INST_0_i_1/I0}, {wb_adr_i[2] wb_dat_o[0]_INST_0_i_1/I1}, {wb_adr_i[4] wb_dat_o[0]_INST_0_i_1/I2}, {wb_adr_i[3] wb_dat_o[0]_INST_0_i_1/I3}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 16'h8000, 
LOC: SLICE_X69Y39, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

wb_dat_o[0]_INST_0_i_2 - 
nets: {wb_dat_o[0]_INST_0_i_2_n_0 wb_dat_o[0]_INST_0_i_2/O}, {wb_dat_o[0]_INST_0_i_3_n_0 wb_dat_o[0]_INST_0_i_2/I0}, {wb_dat_o[0]_INST_0_i_4_n_0 wb_dat_o[0]_INST_0_i_2/I1}, {wb_adr_i[4] wb_dat_o[0]_INST_0_i_2/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X67Y38, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

wb_dat_o[0]_INST_0_i_3 - 
nets: {wb_dat_o[0]_INST_0_i_3_n_0 wb_dat_o[0]_INST_0_i_3/O}, {data3[0] wb_dat_o[0]_INST_0_i_3/I0}, {data2[0] wb_dat_o[0]_INST_0_i_3/I1}, {wb_adr_i[3] wb_dat_o[0]_INST_0_i_3/I2}, {wb_inta_o wb_dat_o[0]_INST_0_i_3/I3}, {wb_adr_i[2] wb_dat_o[0]_INST_0_i_3/I4}, {IDEctrl_rst wb_dat_o[0]_INST_0_i_3/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X67Y38, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

wb_dat_o[0]_INST_0_i_4 - 
nets: {wb_dat_o[0]_INST_0_i_4_n_0 wb_dat_o[0]_INST_0_i_4/O}, {data6[0] wb_dat_o[0]_INST_0_i_4/I0}, {wb_adr_i[3] wb_dat_o[0]_INST_0_i_4/I1}, {data5[0] wb_dat_o[0]_INST_0_i_4/I2}, {wb_adr_i[2] wb_dat_o[0]_INST_0_i_4/I3}, {data4[0] wb_dat_o[0]_INST_0_i_4/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'h30BB3088, 
LOC: SLICE_X67Y38, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

wb_dat_o[10]_INST_0 - 
nets: {wb_dat_o[10] wb_dat_o[10]_INST_0/O}, {q[10] wb_dat_o[10]_INST_0/I0}, {wb_dat_o[10]_INST_0_i_1_n_0 wb_dat_o[10]_INST_0/I1}, {wb_adr_i[5] wb_dat_o[10]_INST_0/I2}, {wb_dat_o[10]_INST_0_i_2_n_0 wb_dat_o[10]_INST_0/I3}, {wb_adr_i[6] wb_dat_o[10]_INST_0/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hAAAACFC0, 
LOC: SLICE_X69Y36, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

wb_dat_o[10]_INST_0_i_1 - 
nets: {wb_dat_o[10]_INST_0_i_1_n_0 wb_dat_o[10]_INST_0_i_1/O}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11_n_5 wb_dat_o[10]_INST_0_i_1/I0}, {wb_adr_i[2] wb_dat_o[10]_INST_0_i_1/I1}, {wb_adr_i[4] wb_dat_o[10]_INST_0_i_1/I2}, {wb_adr_i[3] wb_dat_o[10]_INST_0_i_1/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'h8000, 
LOC: SLICE_X67Y36, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

wb_dat_o[10]_INST_0_i_2 - 
nets: {wb_dat_o[10]_INST_0_i_2_n_0 wb_dat_o[10]_INST_0_i_2/O}, {wb_dat_o[10]_INST_0_i_3_n_0 wb_dat_o[10]_INST_0_i_2/I0}, {wb_dat_o[10]_INST_0_i_4_n_0 wb_dat_o[10]_INST_0_i_2/I1}, {wb_adr_i[4] wb_dat_o[10]_INST_0_i_2/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X69Y28, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

wb_dat_o[10]_INST_0_i_3 - 
nets: {wb_dat_o[10]_INST_0_i_3_n_0 wb_dat_o[10]_INST_0_i_3/O}, {data3[10] wb_dat_o[10]_INST_0_i_3/I0}, {data2[10] wb_dat_o[10]_INST_0_i_3/I1}, {wb_adr_i[3] wb_dat_o[10]_INST_0_i_3/I2}, {iRxEmpty wb_dat_o[10]_INST_0_i_3/I3}, {wb_adr_i[2] wb_dat_o[10]_INST_0_i_3/I4}, {u0/register_block.CtrlReg_reg_n_0_[10] wb_dat_o[10]_INST_0_i_3/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X69Y28, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

wb_dat_o[10]_INST_0_i_4 - 
nets: {wb_dat_o[10]_INST_0_i_4_n_0 wb_dat_o[10]_INST_0_i_4/O}, {data6[10] wb_dat_o[10]_INST_0_i_4/I0}, {wb_adr_i[3] wb_dat_o[10]_INST_0_i_4/I1}, {data5[10] wb_dat_o[10]_INST_0_i_4/I2}, {wb_adr_i[2] wb_dat_o[10]_INST_0_i_4/I3}, {data4[10] wb_dat_o[10]_INST_0_i_4/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'h30BB3088, 
LOC: SLICE_X69Y28, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

wb_dat_o[11]_INST_0 - 
nets: {wb_dat_o[11] wb_dat_o[11]_INST_0/O}, {q[11] wb_dat_o[11]_INST_0/I0}, {wb_dat_o[11]_INST_0_i_1_n_0 wb_dat_o[11]_INST_0/I1}, {wb_adr_i[5] wb_dat_o[11]_INST_0/I2}, {wb_dat_o[11]_INST_0_i_2_n_0 wb_dat_o[11]_INST_0/I3}, {wb_adr_i[6] wb_dat_o[11]_INST_0/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hAAAACFC0, 
LOC: SLICE_X71Y36, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

wb_dat_o[11]_INST_0_i_1 - 
nets: {wb_dat_o[11]_INST_0_i_1_n_0 wb_dat_o[11]_INST_0_i_1/O}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11_n_4 wb_dat_o[11]_INST_0_i_1/I0}, {wb_adr_i[2] wb_dat_o[11]_INST_0_i_1/I1}, {wb_adr_i[4] wb_dat_o[11]_INST_0_i_1/I2}, {wb_adr_i[3] wb_dat_o[11]_INST_0_i_1/I3}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 16'h8000, 
LOC: SLICE_X71Y36, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

wb_dat_o[11]_INST_0_i_2 - 
nets: {wb_dat_o[11]_INST_0_i_2_n_0 wb_dat_o[11]_INST_0_i_2/O}, {wb_dat_o[11]_INST_0_i_3_n_0 wb_dat_o[11]_INST_0_i_2/I0}, {wb_dat_o[11]_INST_0_i_4_n_0 wb_dat_o[11]_INST_0_i_2/I1}, {wb_adr_i[4] wb_dat_o[11]_INST_0_i_2/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X71Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

wb_dat_o[11]_INST_0_i_3 - 
nets: {wb_dat_o[11]_INST_0_i_3_n_0 wb_dat_o[11]_INST_0_i_3/O}, {data3[11] wb_dat_o[11]_INST_0_i_3/I0}, {data2[11] wb_dat_o[11]_INST_0_i_3/I1}, {wb_adr_i[3] wb_dat_o[11]_INST_0_i_3/I2}, {u0/register_block.CtrlReg_reg_n_0_[11] wb_dat_o[11]_INST_0_i_3/I3}, {wb_adr_i[2] wb_dat_o[11]_INST_0_i_3/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hA0A0CFC0, 
LOC: SLICE_X71Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

wb_dat_o[11]_INST_0_i_4 - 
nets: {wb_dat_o[11]_INST_0_i_4_n_0 wb_dat_o[11]_INST_0_i_4/O}, {data6[11] wb_dat_o[11]_INST_0_i_4/I0}, {wb_adr_i[3] wb_dat_o[11]_INST_0_i_4/I1}, {data5[11] wb_dat_o[11]_INST_0_i_4/I2}, {wb_adr_i[2] wb_dat_o[11]_INST_0_i_4/I3}, {data4[11] wb_dat_o[11]_INST_0_i_4/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'h30BB3088, 
LOC: SLICE_X71Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

wb_dat_o[12]_INST_0 - 
nets: {wb_dat_o[12] wb_dat_o[12]_INST_0/O}, {q[12] wb_dat_o[12]_INST_0/I0}, {wb_dat_o[12]_INST_0_i_1_n_0 wb_dat_o[12]_INST_0/I1}, {wb_adr_i[5] wb_dat_o[12]_INST_0/I2}, {wb_dat_o[12]_INST_0_i_2_n_0 wb_dat_o[12]_INST_0/I3}, {wb_adr_i[6] wb_dat_o[12]_INST_0/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hAAAACFC0, 
LOC: SLICE_X71Y36, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

wb_dat_o[12]_INST_0_i_1 - 
nets: {wb_dat_o[12]_INST_0_i_1_n_0 wb_dat_o[12]_INST_0_i_1/O}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17_n_1 wb_dat_o[12]_INST_0_i_1/I0}, {wb_adr_i[2] wb_dat_o[12]_INST_0_i_1/I1}, {wb_adr_i[4] wb_dat_o[12]_INST_0_i_1/I2}, {wb_adr_i[3] wb_dat_o[12]_INST_0_i_1/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'h8000, 
LOC: SLICE_X71Y36, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

wb_dat_o[12]_INST_0_i_2 - 
nets: {wb_dat_o[12]_INST_0_i_2_n_0 wb_dat_o[12]_INST_0_i_2/O}, {wb_dat_o[12]_INST_0_i_3_n_0 wb_dat_o[12]_INST_0_i_2/I0}, {wb_dat_o[12]_INST_0_i_4_n_0 wb_dat_o[12]_INST_0_i_2/I1}, {wb_adr_i[4] wb_dat_o[12]_INST_0_i_2/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X68Y28, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

wb_dat_o[12]_INST_0_i_3 - 
nets: {wb_dat_o[12]_INST_0_i_3_n_0 wb_dat_o[12]_INST_0_i_3/O}, {data3[12] wb_dat_o[12]_INST_0_i_3/I0}, {data2[12] wb_dat_o[12]_INST_0_i_3/I1}, {wb_adr_i[3] wb_dat_o[12]_INST_0_i_3/I2}, {u0/register_block.CtrlReg_reg_n_0_[12] wb_dat_o[12]_INST_0_i_3/I3}, {wb_adr_i[2] wb_dat_o[12]_INST_0_i_3/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hA0A0CFC0, 
LOC: SLICE_X68Y28, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

wb_dat_o[12]_INST_0_i_4 - 
nets: {wb_dat_o[12]_INST_0_i_4_n_0 wb_dat_o[12]_INST_0_i_4/O}, {data6[12] wb_dat_o[12]_INST_0_i_4/I0}, {wb_adr_i[3] wb_dat_o[12]_INST_0_i_4/I1}, {data5[12] wb_dat_o[12]_INST_0_i_4/I2}, {wb_adr_i[2] wb_dat_o[12]_INST_0_i_4/I3}, {data4[12] wb_dat_o[12]_INST_0_i_4/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'h30BB3088, 
LOC: SLICE_X68Y28, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

wb_dat_o[13]_INST_0 - 
nets: {wb_dat_o[13] wb_dat_o[13]_INST_0/O}, {q[13] wb_dat_o[13]_INST_0/I0}, {wb_dat_o[13]_INST_0_i_1_n_0 wb_dat_o[13]_INST_0/I1}, {wb_adr_i[5] wb_dat_o[13]_INST_0/I2}, {wb_dat_o[13]_INST_0_i_2_n_0 wb_dat_o[13]_INST_0/I3}, {wb_adr_i[6] wb_dat_o[13]_INST_0/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hAAAACFC0, 
LOC: SLICE_X69Y37, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

wb_dat_o[13]_INST_0_i_1 - 
nets: {wb_dat_o[13]_INST_0_i_1_n_0 wb_dat_o[13]_INST_0_i_1/O}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17_n_0 wb_dat_o[13]_INST_0_i_1/I0}, {wb_adr_i[2] wb_dat_o[13]_INST_0_i_1/I1}, {wb_adr_i[4] wb_dat_o[13]_INST_0_i_1/I2}, {wb_adr_i[3] wb_dat_o[13]_INST_0_i_1/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'h8000, 
LOC: SLICE_X69Y37, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

wb_dat_o[13]_INST_0_i_2 - 
nets: {wb_dat_o[13]_INST_0_i_2_n_0 wb_dat_o[13]_INST_0_i_2/O}, {wb_dat_o[13]_INST_0_i_3_n_0 wb_dat_o[13]_INST_0_i_2/I0}, {wb_dat_o[13]_INST_0_i_4_n_0 wb_dat_o[13]_INST_0_i_2/I1}, {wb_adr_i[4] wb_dat_o[13]_INST_0_i_2/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X66Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

wb_dat_o[13]_INST_0_i_3 - 
nets: {wb_dat_o[13]_INST_0_i_3_n_0 wb_dat_o[13]_INST_0_i_3/O}, {data3[13] wb_dat_o[13]_INST_0_i_3/I0}, {data2[13] wb_dat_o[13]_INST_0_i_3/I1}, {wb_adr_i[3] wb_dat_o[13]_INST_0_i_3/I2}, {DMActrl_dir wb_dat_o[13]_INST_0_i_3/I3}, {wb_adr_i[2] wb_dat_o[13]_INST_0_i_3/I4}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'hA0A0CFC0, 
LOC: SLICE_X66Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

wb_dat_o[13]_INST_0_i_4 - 
nets: {wb_dat_o[13]_INST_0_i_4_n_0 wb_dat_o[13]_INST_0_i_4/O}, {data6[13] wb_dat_o[13]_INST_0_i_4/I0}, {wb_adr_i[3] wb_dat_o[13]_INST_0_i_4/I1}, {data5[13] wb_dat_o[13]_INST_0_i_4/I2}, {wb_adr_i[2] wb_dat_o[13]_INST_0_i_4/I3}, {data4[13] wb_dat_o[13]_INST_0_i_4/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'h30BB3088, 
LOC: SLICE_X66Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

wb_dat_o[14]_INST_0 - 
nets: {wb_dat_o[14] wb_dat_o[14]_INST_0/O}, {q[14] wb_dat_o[14]_INST_0/I0}, {wb_dat_o[14]_INST_0_i_1_n_0 wb_dat_o[14]_INST_0/I1}, {wb_adr_i[5] wb_dat_o[14]_INST_0/I2}, {wb_dat_o[14]_INST_0_i_2_n_0 wb_dat_o[14]_INST_0/I3}, {wb_adr_i[6] wb_dat_o[14]_INST_0/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hAAAACFC0, 
LOC: SLICE_X68Y36, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

wb_dat_o[14]_INST_0_i_1 - 
nets: {wb_dat_o[14]_INST_0_i_1_n_0 wb_dat_o[14]_INST_0_i_1/O}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17_n_3 wb_dat_o[14]_INST_0_i_1/I0}, {wb_adr_i[2] wb_dat_o[14]_INST_0_i_1/I1}, {wb_adr_i[4] wb_dat_o[14]_INST_0_i_1/I2}, {wb_adr_i[3] wb_dat_o[14]_INST_0_i_1/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'h8000, 
LOC: SLICE_X68Y36, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

wb_dat_o[14]_INST_0_i_2 - 
nets: {wb_dat_o[14]_INST_0_i_2_n_0 wb_dat_o[14]_INST_0_i_2/O}, {wb_dat_o[14]_INST_0_i_3_n_0 wb_dat_o[14]_INST_0_i_2/I0}, {wb_dat_o[14]_INST_0_i_4_n_0 wb_dat_o[14]_INST_0_i_2/I1}, {wb_adr_i[4] wb_dat_o[14]_INST_0_i_2/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X65Y28, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

wb_dat_o[14]_INST_0_i_3 - 
nets: {wb_dat_o[14]_INST_0_i_3_n_0 wb_dat_o[14]_INST_0_i_3/O}, {data3[14] wb_dat_o[14]_INST_0_i_3/I0}, {data2[14] wb_dat_o[14]_INST_0_i_3/I1}, {wb_adr_i[3] wb_dat_o[14]_INST_0_i_3/I2}, {u0/register_block.CtrlReg_reg_n_0_[14] wb_dat_o[14]_INST_0_i_3/I3}, {wb_adr_i[2] wb_dat_o[14]_INST_0_i_3/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hA0A0CFC0, 
LOC: SLICE_X65Y28, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

wb_dat_o[14]_INST_0_i_4 - 
nets: {wb_dat_o[14]_INST_0_i_4_n_0 wb_dat_o[14]_INST_0_i_4/O}, {data6[14] wb_dat_o[14]_INST_0_i_4/I0}, {wb_adr_i[3] wb_dat_o[14]_INST_0_i_4/I1}, {data5[14] wb_dat_o[14]_INST_0_i_4/I2}, {wb_adr_i[2] wb_dat_o[14]_INST_0_i_4/I3}, {data4[14] wb_dat_o[14]_INST_0_i_4/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'h30BB3088, 
LOC: SLICE_X65Y28, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

wb_dat_o[15]_INST_0 - 
nets: {wb_dat_o[15] wb_dat_o[15]_INST_0/O}, {q[15] wb_dat_o[15]_INST_0/I0}, {wb_dat_o[15]_INST_0_i_1_n_0 wb_dat_o[15]_INST_0/I1}, {wb_adr_i[5] wb_dat_o[15]_INST_0/I2}, {wb_dat_o[15]_INST_0_i_2_n_0 wb_dat_o[15]_INST_0/I3}, {wb_adr_i[6] wb_dat_o[15]_INST_0/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hAAAACFC0, 
LOC: SLICE_X65Y37, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

wb_dat_o[15]_INST_0_i_1 - 
nets: {wb_dat_o[15]_INST_0_i_1_n_0 wb_dat_o[15]_INST_0_i_1/O}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17_n_2 wb_dat_o[15]_INST_0_i_1/I0}, {wb_adr_i[2] wb_dat_o[15]_INST_0_i_1/I1}, {wb_adr_i[4] wb_dat_o[15]_INST_0_i_1/I2}, {wb_adr_i[3] wb_dat_o[15]_INST_0_i_1/I3}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 16'h8000, 
LOC: SLICE_X67Y36, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

wb_dat_o[15]_INST_0_i_2 - 
nets: {wb_dat_o[15]_INST_0_i_2_n_0 wb_dat_o[15]_INST_0_i_2/O}, {wb_dat_o[15]_INST_0_i_3_n_0 wb_dat_o[15]_INST_0_i_2/I0}, {wb_dat_o[15]_INST_0_i_4_n_0 wb_dat_o[15]_INST_0_i_2/I1}, {wb_adr_i[4] wb_dat_o[15]_INST_0_i_2/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X65Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

wb_dat_o[15]_INST_0_i_3 - 
nets: {wb_dat_o[15]_INST_0_i_3_n_0 wb_dat_o[15]_INST_0_i_3/O}, {data3[15] wb_dat_o[15]_INST_0_i_3/I0}, {data2[15] wb_dat_o[15]_INST_0_i_3/I1}, {wb_adr_i[3] wb_dat_o[15]_INST_0_i_3/I2}, {DMAtip wb_dat_o[15]_INST_0_i_3/I3}, {wb_adr_i[2] wb_dat_o[15]_INST_0_i_3/I4}, {DMActrl_DMAen wb_dat_o[15]_INST_0_i_3/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X65Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

wb_dat_o[15]_INST_0_i_4 - 
nets: {wb_dat_o[15]_INST_0_i_4_n_0 wb_dat_o[15]_INST_0_i_4/O}, {data6[15] wb_dat_o[15]_INST_0_i_4/I0}, {wb_adr_i[3] wb_dat_o[15]_INST_0_i_4/I1}, {data5[15] wb_dat_o[15]_INST_0_i_4/I2}, {wb_adr_i[2] wb_dat_o[15]_INST_0_i_4/I3}, {data4[15] wb_dat_o[15]_INST_0_i_4/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'h30BB3088, 
LOC: SLICE_X65Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

wb_dat_o[16]_INST_0 - 
nets: {wb_dat_o[16] wb_dat_o[16]_INST_0/O}, {wb_dat_o[16]_INST_0_i_1_n_0 wb_dat_o[16]_INST_0/I0}, {wb_adr_i[5] wb_dat_o[16]_INST_0/I1}, {wb_dat_o[31]_INST_0_i_2_n_0 wb_dat_o[16]_INST_0/I2}, {wb_dat_o[31]_INST_0_i_3_n_0 wb_dat_o[16]_INST_0/I3}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17_n_5 wb_dat_o[16]_INST_0/I4}, {wb_adr_i[6] wb_dat_o[16]_INST_0/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h000000002E222222, 
LOC: SLICE_X65Y37, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

wb_dat_o[16]_INST_0_i_1 - 
nets: {wb_dat_o[16]_INST_0_i_1_n_0 wb_dat_o[16]_INST_0_i_1/O}, {wb_adr_i[2] wb_dat_o[16]_INST_0_i_1/I0}, {data4[16] wb_dat_o[16]_INST_0_i_1/I1}, {wb_adr_i[3] wb_dat_o[16]_INST_0_i_1/I2}, {wb_adr_i[4] wb_dat_o[16]_INST_0_i_1/I3}, {wb_dat_o[16]_INST_0_i_2_n_0 wb_dat_o[16]_INST_0_i_1/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'h04FF0400, 
LOC: SLICE_X62Y36, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

wb_dat_o[16]_INST_0_i_2 - 
nets: {wb_dat_o[16]_INST_0_i_2_n_0 wb_dat_o[16]_INST_0_i_2/O}, {data3[16] wb_dat_o[16]_INST_0_i_2/I0}, {data2[16] wb_dat_o[16]_INST_0_i_2/I1}, {wb_adr_i[3] wb_dat_o[16]_INST_0_i_2/I2}, {u0/register_block.CtrlReg_reg_n_0_[16] wb_dat_o[16]_INST_0_i_2/I3}, {wb_adr_i[2] wb_dat_o[16]_INST_0_i_2/I4}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 32'hA0A0CFC0, 
LOC: SLICE_X62Y36, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

wb_dat_o[17]_INST_0 - 
nets: {wb_dat_o[17] wb_dat_o[17]_INST_0/O}, {wb_dat_o[17]_INST_0_i_1_n_0 wb_dat_o[17]_INST_0/I0}, {wb_adr_i[5] wb_dat_o[17]_INST_0/I1}, {wb_dat_o[31]_INST_0_i_2_n_0 wb_dat_o[17]_INST_0/I2}, {wb_dat_o[31]_INST_0_i_3_n_0 wb_dat_o[17]_INST_0/I3}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17_n_4 wb_dat_o[17]_INST_0/I4}, {wb_adr_i[6] wb_dat_o[17]_INST_0/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h000000002E222222, 
LOC: SLICE_X65Y35, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

wb_dat_o[17]_INST_0_i_1 - 
nets: {wb_dat_o[17]_INST_0_i_1_n_0 wb_dat_o[17]_INST_0_i_1/O}, {wb_adr_i[2] wb_dat_o[17]_INST_0_i_1/I0}, {data4[17] wb_dat_o[17]_INST_0_i_1/I1}, {wb_adr_i[3] wb_dat_o[17]_INST_0_i_1/I2}, {wb_adr_i[4] wb_dat_o[17]_INST_0_i_1/I3}, {wb_dat_o[17]_INST_0_i_2_n_0 wb_dat_o[17]_INST_0_i_1/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'h04FF0400, 
LOC: SLICE_X65Y35, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

wb_dat_o[17]_INST_0_i_2 - 
nets: {wb_dat_o[17]_INST_0_i_2_n_0 wb_dat_o[17]_INST_0_i_2/O}, {data3[17] wb_dat_o[17]_INST_0_i_2/I0}, {data2[17] wb_dat_o[17]_INST_0_i_2/I1}, {wb_adr_i[3] wb_dat_o[17]_INST_0_i_2/I2}, {u0/register_block.CtrlReg_reg_n_0_[17] wb_dat_o[17]_INST_0_i_2/I3}, {wb_adr_i[2] wb_dat_o[17]_INST_0_i_2/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hA0A0CFC0, 
LOC: SLICE_X64Y35, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

wb_dat_o[18]_INST_0 - 
nets: {wb_dat_o[18] wb_dat_o[18]_INST_0/O}, {wb_dat_o[18]_INST_0_i_1_n_0 wb_dat_o[18]_INST_0/I0}, {wb_adr_i[5] wb_dat_o[18]_INST_0/I1}, {wb_dat_o[31]_INST_0_i_2_n_0 wb_dat_o[18]_INST_0/I2}, {wb_dat_o[31]_INST_0_i_3_n_0 wb_dat_o[18]_INST_0/I3}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23_n_1 wb_dat_o[18]_INST_0/I4}, {wb_adr_i[6] wb_dat_o[18]_INST_0/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h000000002E222222, 
LOC: SLICE_X63Y37, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

wb_dat_o[18]_INST_0_i_1 - 
nets: {wb_dat_o[18]_INST_0_i_1_n_0 wb_dat_o[18]_INST_0_i_1/O}, {wb_adr_i[2] wb_dat_o[18]_INST_0_i_1/I0}, {data4[18] wb_dat_o[18]_INST_0_i_1/I1}, {wb_adr_i[3] wb_dat_o[18]_INST_0_i_1/I2}, {wb_adr_i[4] wb_dat_o[18]_INST_0_i_1/I3}, {wb_dat_o[18]_INST_0_i_2_n_0 wb_dat_o[18]_INST_0_i_1/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'h04FF0400, 
LOC: SLICE_X61Y37, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

wb_dat_o[18]_INST_0_i_2 - 
nets: {wb_dat_o[18]_INST_0_i_2_n_0 wb_dat_o[18]_INST_0_i_2/O}, {data3[18] wb_dat_o[18]_INST_0_i_2/I0}, {data2[18] wb_dat_o[18]_INST_0_i_2/I1}, {wb_adr_i[3] wb_dat_o[18]_INST_0_i_2/I2}, {u0/register_block.CtrlReg_reg_n_0_[18] wb_dat_o[18]_INST_0_i_2/I3}, {wb_adr_i[2] wb_dat_o[18]_INST_0_i_2/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hA0A0CFC0, 
LOC: SLICE_X61Y38, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

wb_dat_o[19]_INST_0 - 
nets: {wb_dat_o[19] wb_dat_o[19]_INST_0/O}, {wb_dat_o[19]_INST_0_i_1_n_0 wb_dat_o[19]_INST_0/I0}, {wb_adr_i[5] wb_dat_o[19]_INST_0/I1}, {wb_dat_o[31]_INST_0_i_2_n_0 wb_dat_o[19]_INST_0/I2}, {wb_dat_o[31]_INST_0_i_3_n_0 wb_dat_o[19]_INST_0/I3}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23_n_0 wb_dat_o[19]_INST_0/I4}, {wb_adr_i[6] wb_dat_o[19]_INST_0/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h000000002E222222, 
LOC: SLICE_X63Y36, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

wb_dat_o[19]_INST_0_i_1 - 
nets: {wb_dat_o[19]_INST_0_i_1_n_0 wb_dat_o[19]_INST_0_i_1/O}, {wb_adr_i[2] wb_dat_o[19]_INST_0_i_1/I0}, {data4[19] wb_dat_o[19]_INST_0_i_1/I1}, {wb_adr_i[3] wb_dat_o[19]_INST_0_i_1/I2}, {wb_adr_i[4] wb_dat_o[19]_INST_0_i_1/I3}, {wb_dat_o[19]_INST_0_i_2_n_0 wb_dat_o[19]_INST_0_i_1/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'h04FF0400, 
LOC: SLICE_X63Y36, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

wb_dat_o[19]_INST_0_i_2 - 
nets: {wb_dat_o[19]_INST_0_i_2_n_0 wb_dat_o[19]_INST_0_i_2/O}, {data3[19] wb_dat_o[19]_INST_0_i_2/I0}, {data2[19] wb_dat_o[19]_INST_0_i_2/I1}, {wb_adr_i[3] wb_dat_o[19]_INST_0_i_2/I2}, {u0/register_block.CtrlReg_reg_n_0_[19] wb_dat_o[19]_INST_0_i_2/I3}, {wb_adr_i[2] wb_dat_o[19]_INST_0_i_2/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hA0A0CFC0, 
LOC: SLICE_X63Y36, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

wb_dat_o[1]_INST_0 - 
nets: {wb_dat_o[1] wb_dat_o[1]_INST_0/O}, {q[1] wb_dat_o[1]_INST_0/I0}, {wb_dat_o[1]_INST_0_i_1_n_0 wb_dat_o[1]_INST_0/I1}, {wb_adr_i[5] wb_dat_o[1]_INST_0/I2}, {wb_dat_o[1]_INST_0_i_2_n_0 wb_dat_o[1]_INST_0/I3}, {wb_adr_i[6] wb_dat_o[1]_INST_0/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hAAAACFC0, 
LOC: SLICE_X67Y39, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

wb_dat_o[1]_INST_0_i_1 - 
nets: {wb_dat_o[1]_INST_0_i_1_n_0 wb_dat_o[1]_INST_0_i_1/O}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5_n_0 wb_dat_o[1]_INST_0_i_1/I0}, {wb_adr_i[2] wb_dat_o[1]_INST_0_i_1/I1}, {wb_adr_i[4] wb_dat_o[1]_INST_0_i_1/I2}, {wb_adr_i[3] wb_dat_o[1]_INST_0_i_1/I3}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 16'h8000, 
LOC: SLICE_X67Y39, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

wb_dat_o[1]_INST_0_i_2 - 
nets: {wb_dat_o[1]_INST_0_i_2_n_0 wb_dat_o[1]_INST_0_i_2/O}, {wb_dat_o[1]_INST_0_i_3_n_0 wb_dat_o[1]_INST_0_i_2/I0}, {wb_dat_o[1]_INST_0_i_4_n_0 wb_dat_o[1]_INST_0_i_2/I1}, {wb_adr_i[4] wb_dat_o[1]_INST_0_i_2/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X63Y38, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

wb_dat_o[1]_INST_0_i_3 - 
nets: {wb_dat_o[1]_INST_0_i_3_n_0 wb_dat_o[1]_INST_0_i_3/O}, {data3[1] wb_dat_o[1]_INST_0_i_3/I0}, {data2[1] wb_dat_o[1]_INST_0_i_3/I1}, {wb_adr_i[3] wb_dat_o[1]_INST_0_i_3/I2}, {PIO_cmdport_IORDYen wb_dat_o[1]_INST_0_i_3/I3}, {wb_adr_i[2] wb_dat_o[1]_INST_0_i_3/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hA0A0CFC0, 
LOC: SLICE_X63Y38, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

wb_dat_o[1]_INST_0_i_4 - 
nets: {wb_dat_o[1]_INST_0_i_4_n_0 wb_dat_o[1]_INST_0_i_4/O}, {data6[1] wb_dat_o[1]_INST_0_i_4/I0}, {wb_adr_i[3] wb_dat_o[1]_INST_0_i_4/I1}, {data5[1] wb_dat_o[1]_INST_0_i_4/I2}, {wb_adr_i[2] wb_dat_o[1]_INST_0_i_4/I3}, {data4[1] wb_dat_o[1]_INST_0_i_4/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'h30BB3088, 
LOC: SLICE_X63Y38, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

wb_dat_o[20]_INST_0 - 
nets: {wb_dat_o[20] wb_dat_o[20]_INST_0/O}, {wb_dat_o[20]_INST_0_i_1_n_0 wb_dat_o[20]_INST_0/I0}, {wb_adr_i[5] wb_dat_o[20]_INST_0/I1}, {wb_dat_o[31]_INST_0_i_2_n_0 wb_dat_o[20]_INST_0/I2}, {wb_dat_o[31]_INST_0_i_3_n_0 wb_dat_o[20]_INST_0/I3}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23_n_3 wb_dat_o[20]_INST_0/I4}, {wb_adr_i[6] wb_dat_o[20]_INST_0/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h000000002E222222, 
LOC: SLICE_X63Y37, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

wb_dat_o[20]_INST_0_i_1 - 
nets: {wb_dat_o[20]_INST_0_i_1_n_0 wb_dat_o[20]_INST_0_i_1/O}, {wb_adr_i[2] wb_dat_o[20]_INST_0_i_1/I0}, {data4[20] wb_dat_o[20]_INST_0_i_1/I1}, {wb_adr_i[3] wb_dat_o[20]_INST_0_i_1/I2}, {wb_adr_i[4] wb_dat_o[20]_INST_0_i_1/I3}, {wb_dat_o[20]_INST_0_i_2_n_0 wb_dat_o[20]_INST_0_i_1/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'h04FF0400, 
LOC: SLICE_X61Y37, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

wb_dat_o[20]_INST_0_i_2 - 
nets: {wb_dat_o[20]_INST_0_i_2_n_0 wb_dat_o[20]_INST_0_i_2/O}, {data3[20] wb_dat_o[20]_INST_0_i_2/I0}, {data2[20] wb_dat_o[20]_INST_0_i_2/I1}, {wb_adr_i[3] wb_dat_o[20]_INST_0_i_2/I2}, {u0/register_block.CtrlReg_reg_n_0_[20] wb_dat_o[20]_INST_0_i_2/I3}, {wb_adr_i[2] wb_dat_o[20]_INST_0_i_2/I4}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 32'hA0A0CFC0, 
LOC: SLICE_X60Y37, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

wb_dat_o[21]_INST_0 - 
nets: {wb_dat_o[21] wb_dat_o[21]_INST_0/O}, {wb_dat_o[21]_INST_0_i_1_n_0 wb_dat_o[21]_INST_0/I0}, {wb_adr_i[5] wb_dat_o[21]_INST_0/I1}, {wb_dat_o[31]_INST_0_i_2_n_0 wb_dat_o[21]_INST_0/I2}, {wb_dat_o[31]_INST_0_i_3_n_0 wb_dat_o[21]_INST_0/I3}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23_n_2 wb_dat_o[21]_INST_0/I4}, {wb_adr_i[6] wb_dat_o[21]_INST_0/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h000000002E222222, 
LOC: SLICE_X63Y35, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

wb_dat_o[21]_INST_0_i_1 - 
nets: {wb_dat_o[21]_INST_0_i_1_n_0 wb_dat_o[21]_INST_0_i_1/O}, {wb_adr_i[2] wb_dat_o[21]_INST_0_i_1/I0}, {data4[21] wb_dat_o[21]_INST_0_i_1/I1}, {wb_adr_i[3] wb_dat_o[21]_INST_0_i_1/I2}, {wb_adr_i[4] wb_dat_o[21]_INST_0_i_1/I3}, {wb_dat_o[21]_INST_0_i_2_n_0 wb_dat_o[21]_INST_0_i_1/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'h04FF0400, 
LOC: SLICE_X61Y35, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

wb_dat_o[21]_INST_0_i_2 - 
nets: {wb_dat_o[21]_INST_0_i_2_n_0 wb_dat_o[21]_INST_0_i_2/O}, {data3[21] wb_dat_o[21]_INST_0_i_2/I0}, {data2[21] wb_dat_o[21]_INST_0_i_2/I1}, {wb_adr_i[3] wb_dat_o[21]_INST_0_i_2/I2}, {u0/register_block.CtrlReg_reg_n_0_[21] wb_dat_o[21]_INST_0_i_2/I3}, {wb_adr_i[2] wb_dat_o[21]_INST_0_i_2/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hA0A0CFC0, 
LOC: SLICE_X61Y35, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

wb_dat_o[22]_INST_0 - 
nets: {wb_dat_o[22] wb_dat_o[22]_INST_0/O}, {wb_dat_o[22]_INST_0_i_1_n_0 wb_dat_o[22]_INST_0/I0}, {wb_adr_i[5] wb_dat_o[22]_INST_0/I1}, {wb_dat_o[31]_INST_0_i_2_n_0 wb_dat_o[22]_INST_0/I2}, {wb_dat_o[31]_INST_0_i_3_n_0 wb_dat_o[22]_INST_0/I3}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23_n_5 wb_dat_o[22]_INST_0/I4}, {wb_adr_i[6] wb_dat_o[22]_INST_0/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h000000002E222222, 
LOC: SLICE_X63Y37, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

wb_dat_o[22]_INST_0_i_1 - 
nets: {wb_dat_o[22]_INST_0_i_1_n_0 wb_dat_o[22]_INST_0_i_1/O}, {wb_adr_i[2] wb_dat_o[22]_INST_0_i_1/I0}, {data4[22] wb_dat_o[22]_INST_0_i_1/I1}, {wb_adr_i[3] wb_dat_o[22]_INST_0_i_1/I2}, {wb_adr_i[4] wb_dat_o[22]_INST_0_i_1/I3}, {wb_dat_o[22]_INST_0_i_2_n_0 wb_dat_o[22]_INST_0_i_1/I4}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'h04FF0400, 
LOC: SLICE_X60Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

wb_dat_o[22]_INST_0_i_2 - 
nets: {wb_dat_o[22]_INST_0_i_2_n_0 wb_dat_o[22]_INST_0_i_2/O}, {data3[22] wb_dat_o[22]_INST_0_i_2/I0}, {data2[22] wb_dat_o[22]_INST_0_i_2/I1}, {wb_adr_i[3] wb_dat_o[22]_INST_0_i_2/I2}, {u0/register_block.CtrlReg_reg_n_0_[22] wb_dat_o[22]_INST_0_i_2/I3}, {wb_adr_i[2] wb_dat_o[22]_INST_0_i_2/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'hA0A0CFC0, 
LOC: SLICE_X60Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

wb_dat_o[23]_INST_0 - 
nets: {wb_dat_o[23] wb_dat_o[23]_INST_0/O}, {wb_dat_o[23]_INST_0_i_1_n_0 wb_dat_o[23]_INST_0/I0}, {wb_adr_i[5] wb_dat_o[23]_INST_0/I1}, {wb_dat_o[31]_INST_0_i_2_n_0 wb_dat_o[23]_INST_0/I2}, {wb_dat_o[31]_INST_0_i_3_n_0 wb_dat_o[23]_INST_0/I3}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23_n_4 wb_dat_o[23]_INST_0/I4}, {wb_adr_i[6] wb_dat_o[23]_INST_0/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h000000002E222222, 
LOC: SLICE_X63Y35, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

wb_dat_o[23]_INST_0_i_1 - 
nets: {wb_dat_o[23]_INST_0_i_1_n_0 wb_dat_o[23]_INST_0_i_1/O}, {wb_adr_i[2] wb_dat_o[23]_INST_0_i_1/I0}, {data4[23] wb_dat_o[23]_INST_0_i_1/I1}, {wb_adr_i[3] wb_dat_o[23]_INST_0_i_1/I2}, {wb_adr_i[4] wb_dat_o[23]_INST_0_i_1/I3}, {wb_dat_o[23]_INST_0_i_2_n_0 wb_dat_o[23]_INST_0_i_1/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'h04FF0400, 
LOC: SLICE_X62Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

wb_dat_o[23]_INST_0_i_2 - 
nets: {wb_dat_o[23]_INST_0_i_2_n_0 wb_dat_o[23]_INST_0_i_2/O}, {data3[23] wb_dat_o[23]_INST_0_i_2/I0}, {data2[23] wb_dat_o[23]_INST_0_i_2/I1}, {wb_adr_i[3] wb_dat_o[23]_INST_0_i_2/I2}, {u0/register_block.CtrlReg_reg_n_0_[23] wb_dat_o[23]_INST_0_i_2/I3}, {wb_adr_i[2] wb_dat_o[23]_INST_0_i_2/I4}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 32'hA0A0CFC0, 
LOC: SLICE_X62Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

wb_dat_o[24]_INST_0 - 
nets: {wb_dat_o[24] wb_dat_o[24]_INST_0/O}, {wb_dat_o[24]_INST_0_i_1_n_0 wb_dat_o[24]_INST_0/I0}, {wb_adr_i[5] wb_dat_o[24]_INST_0/I1}, {wb_dat_o[31]_INST_0_i_2_n_0 wb_dat_o[24]_INST_0/I2}, {wb_dat_o[31]_INST_0_i_3_n_0 wb_dat_o[24]_INST_0/I3}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29_n_1 wb_dat_o[24]_INST_0/I4}, {wb_adr_i[6] wb_dat_o[24]_INST_0/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h000000002E222222, 
LOC: SLICE_X65Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

wb_dat_o[24]_INST_0_i_1 - 
nets: {wb_dat_o[24]_INST_0_i_1_n_0 wb_dat_o[24]_INST_0_i_1/O}, {wb_dat_o[24]_INST_0_i_2_n_0 wb_dat_o[24]_INST_0_i_1/I0}, {wb_dat_o[24]_INST_0_i_3_n_0 wb_dat_o[24]_INST_0_i_1/I1}, {wb_adr_i[4] wb_dat_o[24]_INST_0_i_1/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X61Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

wb_dat_o[24]_INST_0_i_2 - 
nets: {wb_dat_o[24]_INST_0_i_2_n_0 wb_dat_o[24]_INST_0_i_2/O}, {data3[24] wb_dat_o[24]_INST_0_i_2/I0}, {data2[24] wb_dat_o[24]_INST_0_i_2/I1}, {wb_adr_i[3] wb_dat_o[24]_INST_0_i_2/I2}, {u0/register_block.CtrlReg_reg_n_0_[24] wb_dat_o[24]_INST_0_i_2/I3}, {wb_adr_i[2] wb_dat_o[24]_INST_0_i_2/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hA0A0CFC0, 
LOC: SLICE_X61Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

wb_dat_o[24]_INST_0_i_3 - 
nets: {wb_dat_o[24]_INST_0_i_3_n_0 wb_dat_o[24]_INST_0_i_3/O}, {data6[24] wb_dat_o[24]_INST_0_i_3/I0}, {wb_adr_i[3] wb_dat_o[24]_INST_0_i_3/I1}, {data5[24] wb_dat_o[24]_INST_0_i_3/I2}, {wb_adr_i[2] wb_dat_o[24]_INST_0_i_3/I3}, {data4[24] wb_dat_o[24]_INST_0_i_3/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'h30BB3088, 
LOC: SLICE_X61Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

wb_dat_o[25]_INST_0 - 
nets: {wb_dat_o[25] wb_dat_o[25]_INST_0/O}, {wb_dat_o[25]_INST_0_i_1_n_0 wb_dat_o[25]_INST_0/I0}, {wb_adr_i[5] wb_dat_o[25]_INST_0/I1}, {wb_dat_o[31]_INST_0_i_2_n_0 wb_dat_o[25]_INST_0/I2}, {wb_dat_o[31]_INST_0_i_3_n_0 wb_dat_o[25]_INST_0/I3}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29_n_0 wb_dat_o[25]_INST_0/I4}, {wb_adr_i[6] wb_dat_o[25]_INST_0/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h000000002E222222, 
LOC: SLICE_X63Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

wb_dat_o[25]_INST_0_i_1 - 
nets: {wb_dat_o[25]_INST_0_i_1_n_0 wb_dat_o[25]_INST_0_i_1/O}, {wb_dat_o[25]_INST_0_i_2_n_0 wb_dat_o[25]_INST_0_i_1/I0}, {wb_dat_o[25]_INST_0_i_3_n_0 wb_dat_o[25]_INST_0_i_1/I1}, {wb_adr_i[4] wb_dat_o[25]_INST_0_i_1/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X60Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

wb_dat_o[25]_INST_0_i_2 - 
nets: {wb_dat_o[25]_INST_0_i_2_n_0 wb_dat_o[25]_INST_0_i_2/O}, {data3[25] wb_dat_o[25]_INST_0_i_2/I0}, {data2[25] wb_dat_o[25]_INST_0_i_2/I1}, {wb_adr_i[3] wb_dat_o[25]_INST_0_i_2/I2}, {u0/register_block.CtrlReg_reg_n_0_[25] wb_dat_o[25]_INST_0_i_2/I3}, {wb_adr_i[2] wb_dat_o[25]_INST_0_i_2/I4}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'hA0A0CFC0, 
LOC: SLICE_X60Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

wb_dat_o[25]_INST_0_i_3 - 
nets: {wb_dat_o[25]_INST_0_i_3_n_0 wb_dat_o[25]_INST_0_i_3/O}, {data6[25] wb_dat_o[25]_INST_0_i_3/I0}, {wb_adr_i[3] wb_dat_o[25]_INST_0_i_3/I1}, {data5[25] wb_dat_o[25]_INST_0_i_3/I2}, {wb_adr_i[2] wb_dat_o[25]_INST_0_i_3/I3}, {data4[25] wb_dat_o[25]_INST_0_i_3/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'h30BB3088, 
LOC: SLICE_X60Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

wb_dat_o[26]_INST_0 - 
nets: {wb_dat_o[26] wb_dat_o[26]_INST_0/O}, {wb_dat_o[26]_INST_0_i_1_n_0 wb_dat_o[26]_INST_0/I0}, {wb_adr_i[5] wb_dat_o[26]_INST_0/I1}, {wb_dat_o[31]_INST_0_i_2_n_0 wb_dat_o[26]_INST_0/I2}, {wb_dat_o[31]_INST_0_i_3_n_0 wb_dat_o[26]_INST_0/I3}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29_n_3 wb_dat_o[26]_INST_0/I4}, {wb_adr_i[6] wb_dat_o[26]_INST_0/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h000000002E222222, 
LOC: SLICE_X65Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

wb_dat_o[26]_INST_0_i_1 - 
nets: {wb_dat_o[26]_INST_0_i_1_n_0 wb_dat_o[26]_INST_0_i_1/O}, {wb_dat_o[26]_INST_0_i_2_n_0 wb_dat_o[26]_INST_0_i_1/I0}, {wb_dat_o[26]_INST_0_i_3_n_0 wb_dat_o[26]_INST_0_i_1/I1}, {wb_adr_i[4] wb_dat_o[26]_INST_0_i_1/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X61Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

wb_dat_o[26]_INST_0_i_2 - 
nets: {wb_dat_o[26]_INST_0_i_2_n_0 wb_dat_o[26]_INST_0_i_2/O}, {data3[26] wb_dat_o[26]_INST_0_i_2/I0}, {data2[26] wb_dat_o[26]_INST_0_i_2/I1}, {wb_adr_i[3] wb_dat_o[26]_INST_0_i_2/I2}, {u0/register_block.CtrlReg_reg_n_0_[26] wb_dat_o[26]_INST_0_i_2/I3}, {wb_adr_i[2] wb_dat_o[26]_INST_0_i_2/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hA0A0CFC0, 
LOC: SLICE_X61Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

wb_dat_o[26]_INST_0_i_3 - 
nets: {wb_dat_o[26]_INST_0_i_3_n_0 wb_dat_o[26]_INST_0_i_3/O}, {data6[26] wb_dat_o[26]_INST_0_i_3/I0}, {wb_adr_i[3] wb_dat_o[26]_INST_0_i_3/I1}, {data5[26] wb_dat_o[26]_INST_0_i_3/I2}, {wb_adr_i[2] wb_dat_o[26]_INST_0_i_3/I3}, {data4[26] wb_dat_o[26]_INST_0_i_3/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'h30BB3088, 
LOC: SLICE_X61Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

wb_dat_o[27]_INST_0 - 
nets: {wb_dat_o[27] wb_dat_o[27]_INST_0/O}, {wb_dat_o[27]_INST_0_i_1_n_0 wb_dat_o[27]_INST_0/I0}, {wb_adr_i[5] wb_dat_o[27]_INST_0/I1}, {wb_dat_o[31]_INST_0_i_2_n_0 wb_dat_o[27]_INST_0/I2}, {wb_dat_o[31]_INST_0_i_3_n_0 wb_dat_o[27]_INST_0/I3}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29_n_2 wb_dat_o[27]_INST_0/I4}, {wb_adr_i[6] wb_dat_o[27]_INST_0/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h000000002E222222, 
LOC: SLICE_X64Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

wb_dat_o[27]_INST_0_i_1 - 
nets: {wb_dat_o[27]_INST_0_i_1_n_0 wb_dat_o[27]_INST_0_i_1/O}, {wb_dat_o[27]_INST_0_i_2_n_0 wb_dat_o[27]_INST_0_i_1/I0}, {wb_dat_o[27]_INST_0_i_3_n_0 wb_dat_o[27]_INST_0_i_1/I1}, {wb_adr_i[4] wb_dat_o[27]_INST_0_i_1/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X63Y28, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

wb_dat_o[27]_INST_0_i_2 - 
nets: {wb_dat_o[27]_INST_0_i_2_n_0 wb_dat_o[27]_INST_0_i_2/O}, {data3[27] wb_dat_o[27]_INST_0_i_2/I0}, {data2[27] wb_dat_o[27]_INST_0_i_2/I1}, {wb_adr_i[3] wb_dat_o[27]_INST_0_i_2/I2}, {u0/register_block.CtrlReg_reg_n_0_[27] wb_dat_o[27]_INST_0_i_2/I3}, {wb_adr_i[2] wb_dat_o[27]_INST_0_i_2/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hA0A0CFC0, 
LOC: SLICE_X63Y28, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

wb_dat_o[27]_INST_0_i_3 - 
nets: {wb_dat_o[27]_INST_0_i_3_n_0 wb_dat_o[27]_INST_0_i_3/O}, {data6[27] wb_dat_o[27]_INST_0_i_3/I0}, {wb_adr_i[3] wb_dat_o[27]_INST_0_i_3/I1}, {data5[27] wb_dat_o[27]_INST_0_i_3/I2}, {wb_adr_i[2] wb_dat_o[27]_INST_0_i_3/I3}, {data4[27] wb_dat_o[27]_INST_0_i_3/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'h30BB3088, 
LOC: SLICE_X63Y28, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

wb_dat_o[28]_INST_0 - 
nets: {wb_dat_o[28] wb_dat_o[28]_INST_0/O}, {wb_dat_o[28]_INST_0_i_1_n_0 wb_dat_o[28]_INST_0/I0}, {wb_adr_i[5] wb_dat_o[28]_INST_0/I1}, {wb_dat_o[31]_INST_0_i_2_n_0 wb_dat_o[28]_INST_0/I2}, {wb_dat_o[31]_INST_0_i_3_n_0 wb_dat_o[28]_INST_0/I3}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29_n_5 wb_dat_o[28]_INST_0/I4}, {wb_adr_i[6] wb_dat_o[28]_INST_0/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h000000002E222222, 
LOC: SLICE_X63Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

wb_dat_o[28]_INST_0_i_1 - 
nets: {wb_dat_o[28]_INST_0_i_1_n_0 wb_dat_o[28]_INST_0_i_1/O}, {wb_dat_o[28]_INST_0_i_2_n_0 wb_dat_o[28]_INST_0_i_1/I0}, {wb_dat_o[28]_INST_0_i_3_n_0 wb_dat_o[28]_INST_0_i_1/I1}, {wb_adr_i[4] wb_dat_o[28]_INST_0_i_1/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X63Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

wb_dat_o[28]_INST_0_i_2 - 
nets: {wb_dat_o[28]_INST_0_i_2_n_0 wb_dat_o[28]_INST_0_i_2/O}, {data3[28] wb_dat_o[28]_INST_0_i_2/I0}, {data2[28] wb_dat_o[28]_INST_0_i_2/I1}, {wb_adr_i[3] wb_dat_o[28]_INST_0_i_2/I2}, {wb_adr_i[2] wb_dat_o[28]_INST_0_i_2/I3}, {u0/register_block.CtrlReg_reg_n_0_[28] wb_dat_o[28]_INST_0_i_2/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hAFCFAFC0, 
LOC: SLICE_X63Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

wb_dat_o[28]_INST_0_i_3 - 
nets: {wb_dat_o[28]_INST_0_i_3_n_0 wb_dat_o[28]_INST_0_i_3/O}, {data6[28] wb_dat_o[28]_INST_0_i_3/I0}, {wb_adr_i[3] wb_dat_o[28]_INST_0_i_3/I1}, {data5[28] wb_dat_o[28]_INST_0_i_3/I2}, {wb_adr_i[2] wb_dat_o[28]_INST_0_i_3/I3}, {data4[28] wb_dat_o[28]_INST_0_i_3/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'h30BB3088, 
LOC: SLICE_X63Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

wb_dat_o[29]_INST_0 - 
nets: {wb_dat_o[29] wb_dat_o[29]_INST_0/O}, {wb_dat_o[29]_INST_0_i_1_n_0 wb_dat_o[29]_INST_0/I0}, {wb_adr_i[5] wb_dat_o[29]_INST_0/I1}, {wb_dat_o[31]_INST_0_i_2_n_0 wb_dat_o[29]_INST_0/I2}, {wb_dat_o[31]_INST_0_i_3_n_0 wb_dat_o[29]_INST_0/I3}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29_n_4 wb_dat_o[29]_INST_0/I4}, {wb_adr_i[6] wb_dat_o[29]_INST_0/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h000000002E222222, 
LOC: SLICE_X65Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

wb_dat_o[29]_INST_0_i_1 - 
nets: {wb_dat_o[29]_INST_0_i_1_n_0 wb_dat_o[29]_INST_0_i_1/O}, {wb_dat_o[29]_INST_0_i_2_n_0 wb_dat_o[29]_INST_0_i_1/I0}, {wb_dat_o[29]_INST_0_i_3_n_0 wb_dat_o[29]_INST_0_i_1/I1}, {wb_adr_i[4] wb_dat_o[29]_INST_0_i_1/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X63Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

wb_dat_o[29]_INST_0_i_2 - 
nets: {wb_dat_o[29]_INST_0_i_2_n_0 wb_dat_o[29]_INST_0_i_2/O}, {data3[29] wb_dat_o[29]_INST_0_i_2/I0}, {data2[29] wb_dat_o[29]_INST_0_i_2/I1}, {wb_adr_i[3] wb_dat_o[29]_INST_0_i_2/I2}, {wb_adr_i[2] wb_dat_o[29]_INST_0_i_2/I3}, {u0/register_block.CtrlReg_reg_n_0_[29] wb_dat_o[29]_INST_0_i_2/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hAFCFAFC0, 
LOC: SLICE_X63Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

wb_dat_o[29]_INST_0_i_3 - 
nets: {wb_dat_o[29]_INST_0_i_3_n_0 wb_dat_o[29]_INST_0_i_3/O}, {data6[29] wb_dat_o[29]_INST_0_i_3/I0}, {wb_adr_i[3] wb_dat_o[29]_INST_0_i_3/I1}, {data5[29] wb_dat_o[29]_INST_0_i_3/I2}, {wb_adr_i[2] wb_dat_o[29]_INST_0_i_3/I3}, {data4[29] wb_dat_o[29]_INST_0_i_3/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'h30BB3088, 
LOC: SLICE_X63Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

wb_dat_o[2]_INST_0 - 
nets: {wb_dat_o[2] wb_dat_o[2]_INST_0/O}, {q[2] wb_dat_o[2]_INST_0/I0}, {wb_dat_o[2]_INST_0_i_1_n_0 wb_dat_o[2]_INST_0/I1}, {wb_adr_i[5] wb_dat_o[2]_INST_0/I2}, {wb_dat_o[2]_INST_0_i_2_n_0 wb_dat_o[2]_INST_0/I3}, {wb_adr_i[6] wb_dat_o[2]_INST_0/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hAAAACFC0, 
LOC: SLICE_X69Y39, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

wb_dat_o[2]_INST_0_i_1 - 
nets: {wb_dat_o[2]_INST_0_i_1_n_0 wb_dat_o[2]_INST_0_i_1/O}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5_n_3 wb_dat_o[2]_INST_0_i_1/I0}, {wb_adr_i[2] wb_dat_o[2]_INST_0_i_1/I1}, {wb_adr_i[4] wb_dat_o[2]_INST_0_i_1/I2}, {wb_adr_i[3] wb_dat_o[2]_INST_0_i_1/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'h8000, 
LOC: SLICE_X69Y39, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

wb_dat_o[2]_INST_0_i_2 - 
nets: {wb_dat_o[2]_INST_0_i_2_n_0 wb_dat_o[2]_INST_0_i_2/O}, {wb_dat_o[2]_INST_0_i_3_n_0 wb_dat_o[2]_INST_0_i_2/I0}, {wb_dat_o[2]_INST_0_i_4_n_0 wb_dat_o[2]_INST_0_i_2/I1}, {wb_adr_i[4] wb_dat_o[2]_INST_0_i_2/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X65Y36, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

wb_dat_o[2]_INST_0_i_3 - 
nets: {wb_dat_o[2]_INST_0_i_3_n_0 wb_dat_o[2]_INST_0_i_3/O}, {data3[2] wb_dat_o[2]_INST_0_i_3/I0}, {data2[2] wb_dat_o[2]_INST_0_i_3/I1}, {wb_adr_i[3] wb_dat_o[2]_INST_0_i_3/I2}, {PIO_dport0_IORDYen wb_dat_o[2]_INST_0_i_3/I3}, {wb_adr_i[2] wb_dat_o[2]_INST_0_i_3/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hA0A0CFC0, 
LOC: SLICE_X65Y36, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

wb_dat_o[2]_INST_0_i_4 - 
nets: {wb_dat_o[2]_INST_0_i_4_n_0 wb_dat_o[2]_INST_0_i_4/O}, {data6[2] wb_dat_o[2]_INST_0_i_4/I0}, {wb_adr_i[3] wb_dat_o[2]_INST_0_i_4/I1}, {data5[2] wb_dat_o[2]_INST_0_i_4/I2}, {wb_adr_i[2] wb_dat_o[2]_INST_0_i_4/I3}, {data4[2] wb_dat_o[2]_INST_0_i_4/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'h30BB3088, 
LOC: SLICE_X65Y36, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

wb_dat_o[30]_INST_0 - 
nets: {wb_dat_o[30] wb_dat_o[30]_INST_0/O}, {wb_dat_o[30]_INST_0_i_1_n_0 wb_dat_o[30]_INST_0/I0}, {wb_adr_i[5] wb_dat_o[30]_INST_0/I1}, {wb_dat_o[31]_INST_0_i_2_n_0 wb_dat_o[30]_INST_0/I2}, {wb_dat_o[31]_INST_0_i_3_n_0 wb_dat_o[30]_INST_0/I3}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31_n_1 wb_dat_o[30]_INST_0/I4}, {wb_adr_i[6] wb_dat_o[30]_INST_0/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h000000002E222222, 
LOC: SLICE_X63Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

wb_dat_o[30]_INST_0_i_1 - 
nets: {wb_dat_o[30]_INST_0_i_1_n_0 wb_dat_o[30]_INST_0_i_1/O}, {wb_dat_o[30]_INST_0_i_2_n_0 wb_dat_o[30]_INST_0_i_1/I0}, {wb_dat_o[30]_INST_0_i_3_n_0 wb_dat_o[30]_INST_0_i_1/I1}, {wb_adr_i[4] wb_dat_o[30]_INST_0_i_1/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X60Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

wb_dat_o[30]_INST_0_i_2 - 
nets: {wb_dat_o[30]_INST_0_i_2_n_0 wb_dat_o[30]_INST_0_i_2/O}, {data3[30] wb_dat_o[30]_INST_0_i_2/I0}, {data2[30] wb_dat_o[30]_INST_0_i_2/I1}, {wb_adr_i[3] wb_dat_o[30]_INST_0_i_2/I2}, {u0/register_block.CtrlReg_reg_n_0_[30] wb_dat_o[30]_INST_0_i_2/I3}, {wb_adr_i[2] wb_dat_o[30]_INST_0_i_2/I4}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'hA0A0CFC0, 
LOC: SLICE_X60Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

wb_dat_o[30]_INST_0_i_3 - 
nets: {wb_dat_o[30]_INST_0_i_3_n_0 wb_dat_o[30]_INST_0_i_3/O}, {data6[30] wb_dat_o[30]_INST_0_i_3/I0}, {wb_adr_i[3] wb_dat_o[30]_INST_0_i_3/I1}, {data5[30] wb_dat_o[30]_INST_0_i_3/I2}, {wb_adr_i[2] wb_dat_o[30]_INST_0_i_3/I3}, {data4[30] wb_dat_o[30]_INST_0_i_3/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'h30BB3088, 
LOC: SLICE_X60Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

wb_dat_o[31]_INST_0 - 
nets: {wb_dat_o[31] wb_dat_o[31]_INST_0/O}, {wb_dat_o[31]_INST_0_i_1_n_0 wb_dat_o[31]_INST_0/I0}, {wb_adr_i[5] wb_dat_o[31]_INST_0/I1}, {wb_dat_o[31]_INST_0_i_2_n_0 wb_dat_o[31]_INST_0/I2}, {wb_dat_o[31]_INST_0_i_3_n_0 wb_dat_o[31]_INST_0/I3}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31_n_0 wb_dat_o[31]_INST_0/I4}, {wb_adr_i[6] wb_dat_o[31]_INST_0/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h000000002E222222, 
LOC: SLICE_X63Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

wb_dat_o[31]_INST_0_i_1 - 
nets: {wb_dat_o[31]_INST_0_i_1_n_0 wb_dat_o[31]_INST_0_i_1/O}, {wb_dat_o[31]_INST_0_i_4_n_0 wb_dat_o[31]_INST_0_i_1/I0}, {wb_dat_o[31]_INST_0_i_5_n_0 wb_dat_o[31]_INST_0_i_1/I1}, {wb_adr_i[4] wb_dat_o[31]_INST_0_i_1/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X61Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

wb_dat_o[31]_INST_0_i_2 - 
nets: {wb_dat_o[31]_INST_0_i_2_n_0 wb_dat_o[31]_INST_0_i_2/O}, {wb_adr_i[3] wb_dat_o[31]_INST_0_i_2/I0}, {wb_adr_i[4] wb_dat_o[31]_INST_0_i_2/I1}, 
BEL: SLICEM.C5LUT, 
CLASS: cell, 
INIT: 4'h7, 
LOC: SLICE_X62Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

wb_dat_o[31]_INST_0_i_3 - 
nets: {wb_dat_o[31]_INST_0_i_3_n_0 wb_dat_o[31]_INST_0_i_3/O}, {wb_adr_i[4] wb_dat_o[31]_INST_0_i_3/I0}, {wb_adr_i[3] wb_dat_o[31]_INST_0_i_3/I1}, {wb_adr_i[2] wb_dat_o[31]_INST_0_i_3/I2}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 8'hD5, 
LOC: SLICE_X70Y35, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

wb_dat_o[31]_INST_0_i_4 - 
nets: {wb_dat_o[31]_INST_0_i_4_n_0 wb_dat_o[31]_INST_0_i_4/O}, {data3[31] wb_dat_o[31]_INST_0_i_4/I0}, {data2[31] wb_dat_o[31]_INST_0_i_4/I1}, {wb_adr_i[3] wb_dat_o[31]_INST_0_i_4/I2}, {u0/register_block.CtrlReg_reg_n_0_[31] wb_dat_o[31]_INST_0_i_4/I3}, {wb_adr_i[2] wb_dat_o[31]_INST_0_i_4/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hA0A0CFC0, 
LOC: SLICE_X61Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

wb_dat_o[31]_INST_0_i_5 - 
nets: {wb_dat_o[31]_INST_0_i_5_n_0 wb_dat_o[31]_INST_0_i_5/O}, {data6[31] wb_dat_o[31]_INST_0_i_5/I0}, {wb_adr_i[3] wb_dat_o[31]_INST_0_i_5/I1}, {data5[31] wb_dat_o[31]_INST_0_i_5/I2}, {wb_adr_i[2] wb_dat_o[31]_INST_0_i_5/I3}, {data4[31] wb_dat_o[31]_INST_0_i_5/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'h30BB3088, 
LOC: SLICE_X61Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

wb_dat_o[3]_INST_0 - 
nets: {wb_dat_o[3] wb_dat_o[3]_INST_0/O}, {q[3] wb_dat_o[3]_INST_0/I0}, {wb_dat_o[3]_INST_0_i_1_n_0 wb_dat_o[3]_INST_0/I1}, {wb_adr_i[5] wb_dat_o[3]_INST_0/I2}, {wb_dat_o[3]_INST_0_i_2_n_0 wb_dat_o[3]_INST_0/I3}, {wb_adr_i[6] wb_dat_o[3]_INST_0/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hAAAACFC0, 
LOC: SLICE_X67Y39, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

wb_dat_o[3]_INST_0_i_1 - 
nets: {wb_dat_o[3]_INST_0_i_1_n_0 wb_dat_o[3]_INST_0_i_1/O}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5_n_2 wb_dat_o[3]_INST_0_i_1/I0}, {wb_adr_i[2] wb_dat_o[3]_INST_0_i_1/I1}, {wb_adr_i[4] wb_dat_o[3]_INST_0_i_1/I2}, {wb_adr_i[3] wb_dat_o[3]_INST_0_i_1/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'h8000, 
LOC: SLICE_X67Y39, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

wb_dat_o[3]_INST_0_i_2 - 
nets: {wb_dat_o[3]_INST_0_i_2_n_0 wb_dat_o[3]_INST_0_i_2/O}, {wb_dat_o[3]_INST_0_i_3_n_0 wb_dat_o[3]_INST_0_i_2/I0}, {wb_dat_o[3]_INST_0_i_4_n_0 wb_dat_o[3]_INST_0_i_2/I1}, {wb_adr_i[4] wb_dat_o[3]_INST_0_i_2/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X61Y37, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

wb_dat_o[3]_INST_0_i_3 - 
nets: {wb_dat_o[3]_INST_0_i_3_n_0 wb_dat_o[3]_INST_0_i_3/O}, {data3[3] wb_dat_o[3]_INST_0_i_3/I0}, {data2[3] wb_dat_o[3]_INST_0_i_3/I1}, {wb_adr_i[3] wb_dat_o[3]_INST_0_i_3/I2}, {PIO_dport1_IORDYen wb_dat_o[3]_INST_0_i_3/I3}, {wb_adr_i[2] wb_dat_o[3]_INST_0_i_3/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hA0A0CFC0, 
LOC: SLICE_X61Y37, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

wb_dat_o[3]_INST_0_i_4 - 
nets: {wb_dat_o[3]_INST_0_i_4_n_0 wb_dat_o[3]_INST_0_i_4/O}, {data6[3] wb_dat_o[3]_INST_0_i_4/I0}, {wb_adr_i[3] wb_dat_o[3]_INST_0_i_4/I1}, {data5[3] wb_dat_o[3]_INST_0_i_4/I2}, {wb_adr_i[2] wb_dat_o[3]_INST_0_i_4/I3}, {data4[3] wb_dat_o[3]_INST_0_i_4/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'h30BB3088, 
LOC: SLICE_X61Y37, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

wb_dat_o[4]_INST_0 - 
nets: {wb_dat_o[4] wb_dat_o[4]_INST_0/O}, {q[4] wb_dat_o[4]_INST_0/I0}, {wb_dat_o[4]_INST_0_i_1_n_0 wb_dat_o[4]_INST_0/I1}, {wb_adr_i[5] wb_dat_o[4]_INST_0/I2}, {wb_dat_o[4]_INST_0_i_2_n_0 wb_dat_o[4]_INST_0/I3}, {wb_adr_i[6] wb_dat_o[4]_INST_0/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hAAAACFC0, 
LOC: SLICE_X69Y36, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

wb_dat_o[4]_INST_0_i_1 - 
nets: {wb_dat_o[4]_INST_0_i_1_n_0 wb_dat_o[4]_INST_0_i_1/O}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5_n_5 wb_dat_o[4]_INST_0_i_1/I0}, {wb_adr_i[2] wb_dat_o[4]_INST_0_i_1/I1}, {wb_adr_i[4] wb_dat_o[4]_INST_0_i_1/I2}, {wb_adr_i[3] wb_dat_o[4]_INST_0_i_1/I3}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 16'h8000, 
LOC: SLICE_X67Y36, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

wb_dat_o[4]_INST_0_i_2 - 
nets: {wb_dat_o[4]_INST_0_i_2_n_0 wb_dat_o[4]_INST_0_i_2/O}, {wb_dat_o[4]_INST_0_i_3_n_0 wb_dat_o[4]_INST_0_i_2/I0}, {wb_dat_o[4]_INST_0_i_4_n_0 wb_dat_o[4]_INST_0_i_2/I1}, {wb_adr_i[4] wb_dat_o[4]_INST_0_i_2/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X68Y36, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

wb_dat_o[4]_INST_0_i_3 - 
nets: {wb_dat_o[4]_INST_0_i_3_n_0 wb_dat_o[4]_INST_0_i_3/O}, {data3[4] wb_dat_o[4]_INST_0_i_3/I0}, {data2[4] wb_dat_o[4]_INST_0_i_3/I1}, {wb_adr_i[3] wb_dat_o[4]_INST_0_i_3/I2}, {IDEctrl_ppen wb_dat_o[4]_INST_0_i_3/I3}, {wb_adr_i[2] wb_dat_o[4]_INST_0_i_3/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hA0A0CFC0, 
LOC: SLICE_X68Y36, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

wb_dat_o[4]_INST_0_i_4 - 
nets: {wb_dat_o[4]_INST_0_i_4_n_0 wb_dat_o[4]_INST_0_i_4/O}, {data6[4] wb_dat_o[4]_INST_0_i_4/I0}, {wb_adr_i[3] wb_dat_o[4]_INST_0_i_4/I1}, {data5[4] wb_dat_o[4]_INST_0_i_4/I2}, {wb_adr_i[2] wb_dat_o[4]_INST_0_i_4/I3}, {data4[4] wb_dat_o[4]_INST_0_i_4/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'h30BB3088, 
LOC: SLICE_X68Y36, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

wb_dat_o[5]_INST_0 - 
nets: {wb_dat_o[5] wb_dat_o[5]_INST_0/O}, {q[5] wb_dat_o[5]_INST_0/I0}, {wb_dat_o[5]_INST_0_i_1_n_0 wb_dat_o[5]_INST_0/I1}, {wb_adr_i[5] wb_dat_o[5]_INST_0/I2}, {wb_dat_o[5]_INST_0_i_2_n_0 wb_dat_o[5]_INST_0/I3}, {wb_adr_i[6] wb_dat_o[5]_INST_0/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hAAAACFC0, 
LOC: SLICE_X69Y37, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

wb_dat_o[5]_INST_0_i_1 - 
nets: {wb_dat_o[5]_INST_0_i_1_n_0 wb_dat_o[5]_INST_0_i_1/O}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5_n_4 wb_dat_o[5]_INST_0_i_1/I0}, {wb_adr_i[2] wb_dat_o[5]_INST_0_i_1/I1}, {wb_adr_i[4] wb_dat_o[5]_INST_0_i_1/I2}, {wb_adr_i[3] wb_dat_o[5]_INST_0_i_1/I3}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 16'h8000, 
LOC: SLICE_X67Y36, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

wb_dat_o[5]_INST_0_i_2 - 
nets: {wb_dat_o[5]_INST_0_i_2_n_0 wb_dat_o[5]_INST_0_i_2/O}, {wb_dat_o[5]_INST_0_i_3_n_0 wb_dat_o[5]_INST_0_i_2/I0}, {wb_dat_o[5]_INST_0_i_4_n_0 wb_dat_o[5]_INST_0_i_2/I1}, {wb_adr_i[4] wb_dat_o[5]_INST_0_i_2/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X69Y38, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

wb_dat_o[5]_INST_0_i_3 - 
nets: {wb_dat_o[5]_INST_0_i_3_n_0 wb_dat_o[5]_INST_0_i_3/O}, {data3[5] wb_dat_o[5]_INST_0_i_3/I0}, {data2[5] wb_dat_o[5]_INST_0_i_3/I1}, {wb_adr_i[3] wb_dat_o[5]_INST_0_i_3/I2}, {IDEctrl_FATR0 wb_dat_o[5]_INST_0_i_3/I3}, {wb_adr_i[2] wb_dat_o[5]_INST_0_i_3/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hA0A0CFC0, 
LOC: SLICE_X69Y38, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

wb_dat_o[5]_INST_0_i_4 - 
nets: {wb_dat_o[5]_INST_0_i_4_n_0 wb_dat_o[5]_INST_0_i_4/O}, {data6[5] wb_dat_o[5]_INST_0_i_4/I0}, {wb_adr_i[3] wb_dat_o[5]_INST_0_i_4/I1}, {data5[5] wb_dat_o[5]_INST_0_i_4/I2}, {wb_adr_i[2] wb_dat_o[5]_INST_0_i_4/I3}, {data4[5] wb_dat_o[5]_INST_0_i_4/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'h30BB3088, 
LOC: SLICE_X69Y38, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

wb_dat_o[6]_INST_0 - 
nets: {wb_dat_o[6] wb_dat_o[6]_INST_0/O}, {wb_adr_i[6] wb_dat_o[6]_INST_0/I0}, {q[6] wb_dat_o[6]_INST_0/I1}, {wb_dat_o[6]_INST_0_i_1_n_0 wb_dat_o[6]_INST_0/I2}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 8'h8F, 
LOC: SLICE_X68Y38, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

wb_dat_o[6]_INST_0_i_1 - 
nets: {wb_dat_o[6]_INST_0_i_1_n_0 wb_dat_o[6]_INST_0_i_1/O}, {wb_adr_i[6] wb_dat_o[6]_INST_0_i_1/I0}, {wb_dat_o[6]_INST_0_i_2_n_0 wb_dat_o[6]_INST_0_i_1/I1}, {wb_adr_i[4] wb_dat_o[6]_INST_0_i_1/I2}, {wb_dat_o[6]_INST_0_i_3_n_0 wb_dat_o[6]_INST_0_i_1/I3}, {wb_adr_i[5] wb_dat_o[6]_INST_0_i_1/I4}, {wb_dat_o[6]_INST_0_i_4_n_0 wb_dat_o[6]_INST_0_i_1/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAAAAABFBFFFFABFB, 
LOC: SLICE_X68Y38, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

wb_dat_o[6]_INST_0_i_2 - 
nets: {wb_dat_o[6]_INST_0_i_2_n_0 wb_dat_o[6]_INST_0_i_2/O}, {data3[6] wb_dat_o[6]_INST_0_i_2/I0}, {data2[6] wb_dat_o[6]_INST_0_i_2/I1}, {wb_adr_i[3] wb_dat_o[6]_INST_0_i_2/I2}, {PIOpp_full wb_dat_o[6]_INST_0_i_2/I3}, {wb_adr_i[2] wb_dat_o[6]_INST_0_i_2/I4}, {IDEctrl_FATR1 wb_dat_o[6]_INST_0_i_2/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X70Y38, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

wb_dat_o[6]_INST_0_i_3 - 
nets: {wb_dat_o[6]_INST_0_i_3_n_0 wb_dat_o[6]_INST_0_i_3/O}, {data6[6] wb_dat_o[6]_INST_0_i_3/I0}, {wb_adr_i[3] wb_dat_o[6]_INST_0_i_3/I1}, {data5[6] wb_dat_o[6]_INST_0_i_3/I2}, {wb_adr_i[2] wb_dat_o[6]_INST_0_i_3/I3}, {data4[6] wb_dat_o[6]_INST_0_i_3/I4}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 32'h30BB3088, 
LOC: SLICE_X70Y38, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

wb_dat_o[6]_INST_0_i_4 - 
nets: {wb_dat_o[6]_INST_0_i_4_n_0 wb_dat_o[6]_INST_0_i_4/O}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11_n_1 wb_dat_o[6]_INST_0_i_4/I0}, {wb_adr_i[2] wb_dat_o[6]_INST_0_i_4/I1}, {wb_adr_i[4] wb_dat_o[6]_INST_0_i_4/I2}, {wb_adr_i[3] wb_dat_o[6]_INST_0_i_4/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'h8000, 
LOC: SLICE_X67Y36, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

wb_dat_o[6]_INST_0_i_5 - 
nets: {PIOpp_full wb_dat_o[6]_INST_0_i_5/O}, {u1/PIO_control/pong_valid wb_dat_o[6]_INST_0_i_5/I0}, {IDEctrl_ppen wb_dat_o[6]_INST_0_i_5/I1}, {u1/PIO_control/ping_valid wb_dat_o[6]_INST_0_i_5/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'hA2, 
LOC: SLICE_X71Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

wb_dat_o[7]_INST_0 - 
nets: {wb_dat_o[7] wb_dat_o[7]_INST_0/O}, {q[7] wb_dat_o[7]_INST_0/I0}, {wb_dat_o[7]_INST_0_i_1_n_0 wb_dat_o[7]_INST_0/I1}, {wb_adr_i[5] wb_dat_o[7]_INST_0/I2}, {wb_dat_o[7]_INST_0_i_2_n_0 wb_dat_o[7]_INST_0/I3}, {wb_adr_i[6] wb_dat_o[7]_INST_0/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hAAAACFC0, 
LOC: SLICE_X67Y36, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

wb_dat_o[7]_INST_0_i_1 - 
nets: {wb_dat_o[7]_INST_0_i_1_n_0 wb_dat_o[7]_INST_0_i_1/O}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11_n_0 wb_dat_o[7]_INST_0_i_1/I0}, {wb_adr_i[2] wb_dat_o[7]_INST_0_i_1/I1}, {wb_adr_i[4] wb_dat_o[7]_INST_0_i_1/I2}, {wb_adr_i[3] wb_dat_o[7]_INST_0_i_1/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'h8000, 
LOC: SLICE_X67Y36, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

wb_dat_o[7]_INST_0_i_2 - 
nets: {wb_dat_o[7]_INST_0_i_2_n_0 wb_dat_o[7]_INST_0_i_2/O}, {wb_dat_o[7]_INST_0_i_3_n_0 wb_dat_o[7]_INST_0_i_2/I0}, {wb_dat_o[7]_INST_0_i_4_n_0 wb_dat_o[7]_INST_0_i_2/I1}, {wb_adr_i[4] wb_dat_o[7]_INST_0_i_2/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X65Y35, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

wb_dat_o[7]_INST_0_i_3 - 
nets: {wb_dat_o[7]_INST_0_i_3_n_0 wb_dat_o[7]_INST_0_i_3/O}, {data3[7] wb_dat_o[7]_INST_0_i_3/I0}, {data2[7] wb_dat_o[7]_INST_0_i_3/I1}, {wb_adr_i[3] wb_dat_o[7]_INST_0_i_3/I2}, {PIOtip wb_dat_o[7]_INST_0_i_3/I3}, {wb_adr_i[2] wb_dat_o[7]_INST_0_i_3/I4}, {IDEctrl_IDEen wb_dat_o[7]_INST_0_i_3/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X65Y35, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

wb_dat_o[7]_INST_0_i_4 - 
nets: {wb_dat_o[7]_INST_0_i_4_n_0 wb_dat_o[7]_INST_0_i_4/O}, {data6[7] wb_dat_o[7]_INST_0_i_4/I0}, {wb_adr_i[3] wb_dat_o[7]_INST_0_i_4/I1}, {data5[7] wb_dat_o[7]_INST_0_i_4/I2}, {wb_adr_i[2] wb_dat_o[7]_INST_0_i_4/I3}, {data4[7] wb_dat_o[7]_INST_0_i_4/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'h30BB3088, 
LOC: SLICE_X65Y35, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

wb_dat_o[8]_INST_0 - 
nets: {wb_dat_o[8] wb_dat_o[8]_INST_0/O}, {q[8] wb_dat_o[8]_INST_0/I0}, {wb_dat_o[8]_INST_0_i_1_n_0 wb_dat_o[8]_INST_0/I1}, {wb_adr_i[5] wb_dat_o[8]_INST_0/I2}, {wb_dat_o[8]_INST_0_i_2_n_0 wb_dat_o[8]_INST_0/I3}, {wb_adr_i[6] wb_dat_o[8]_INST_0/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hAAAACFC0, 
LOC: SLICE_X69Y36, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

wb_dat_o[8]_INST_0_i_1 - 
nets: {wb_dat_o[8]_INST_0_i_1_n_0 wb_dat_o[8]_INST_0_i_1/O}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11_n_3 wb_dat_o[8]_INST_0_i_1/I0}, {wb_adr_i[2] wb_dat_o[8]_INST_0_i_1/I1}, {wb_adr_i[4] wb_dat_o[8]_INST_0_i_1/I2}, {wb_adr_i[3] wb_dat_o[8]_INST_0_i_1/I3}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 16'h8000, 
LOC: SLICE_X68Y36, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

wb_dat_o[8]_INST_0_i_2 - 
nets: {wb_dat_o[8]_INST_0_i_2_n_0 wb_dat_o[8]_INST_0_i_2/O}, {wb_dat_o[8]_INST_0_i_3_n_0 wb_dat_o[8]_INST_0_i_2/I0}, {wb_dat_o[8]_INST_0_i_4_n_0 wb_dat_o[8]_INST_0_i_2/I1}, {wb_adr_i[4] wb_dat_o[8]_INST_0_i_2/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X70Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

wb_dat_o[8]_INST_0_i_3 - 
nets: {wb_dat_o[8]_INST_0_i_3_n_0 wb_dat_o[8]_INST_0_i_3/O}, {data3[8] wb_dat_o[8]_INST_0_i_3/I0}, {data2[8] wb_dat_o[8]_INST_0_i_3/I1}, {wb_adr_i[3] wb_dat_o[8]_INST_0_i_3/I2}, {DMA_dmarq wb_dat_o[8]_INST_0_i_3/I3}, {wb_adr_i[2] wb_dat_o[8]_INST_0_i_3/I4}, {DMActrl_BeLeC0 wb_dat_o[8]_INST_0_i_3/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X70Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

wb_dat_o[8]_INST_0_i_4 - 
nets: {wb_dat_o[8]_INST_0_i_4_n_0 wb_dat_o[8]_INST_0_i_4/O}, {data6[8] wb_dat_o[8]_INST_0_i_4/I0}, {wb_adr_i[3] wb_dat_o[8]_INST_0_i_4/I1}, {data5[8] wb_dat_o[8]_INST_0_i_4/I2}, {wb_adr_i[2] wb_dat_o[8]_INST_0_i_4/I3}, {data4[8] wb_dat_o[8]_INST_0_i_4/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'h30BB3088, 
LOC: SLICE_X70Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

wb_dat_o[9]_INST_0 - 
nets: {wb_dat_o[9] wb_dat_o[9]_INST_0/O}, {q[9] wb_dat_o[9]_INST_0/I0}, {wb_dat_o[9]_INST_0_i_1_n_0 wb_dat_o[9]_INST_0/I1}, {wb_adr_i[5] wb_dat_o[9]_INST_0/I2}, {wb_dat_o[9]_INST_0_i_2_n_0 wb_dat_o[9]_INST_0/I3}, {wb_adr_i[6] wb_dat_o[9]_INST_0/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hAAAACFC0, 
LOC: SLICE_X69Y38, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

wb_dat_o[9]_INST_0_i_1 - 
nets: {wb_dat_o[9]_INST_0_i_1_n_0 wb_dat_o[9]_INST_0_i_1/O}, {u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11_n_2 wb_dat_o[9]_INST_0_i_1/I0}, {wb_adr_i[2] wb_dat_o[9]_INST_0_i_1/I1}, {wb_adr_i[4] wb_dat_o[9]_INST_0_i_1/I2}, {wb_adr_i[3] wb_dat_o[9]_INST_0_i_1/I3}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 16'h8000, 
LOC: SLICE_X69Y37, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

wb_dat_o[9]_INST_0_i_2 - 
nets: {wb_dat_o[9]_INST_0_i_2_n_0 wb_dat_o[9]_INST_0_i_2/O}, {wb_dat_o[9]_INST_0_i_3_n_0 wb_dat_o[9]_INST_0_i_2/I0}, {wb_dat_o[9]_INST_0_i_4_n_0 wb_dat_o[9]_INST_0_i_2/I1}, {wb_adr_i[4] wb_dat_o[9]_INST_0_i_2/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X69Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

wb_dat_o[9]_INST_0_i_3 - 
nets: {wb_dat_o[9]_INST_0_i_3_n_0 wb_dat_o[9]_INST_0_i_3/O}, {data3[9] wb_dat_o[9]_INST_0_i_3/I0}, {data2[9] wb_dat_o[9]_INST_0_i_3/I1}, {wb_adr_i[3] wb_dat_o[9]_INST_0_i_3/I2}, {DMATxFull wb_dat_o[9]_INST_0_i_3/I3}, {wb_adr_i[2] wb_dat_o[9]_INST_0_i_3/I4}, {DMActrl_BeLeC1 wb_dat_o[9]_INST_0_i_3/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X69Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

wb_dat_o[9]_INST_0_i_4 - 
nets: {wb_dat_o[9]_INST_0_i_4_n_0 wb_dat_o[9]_INST_0_i_4/O}, {data6[9] wb_dat_o[9]_INST_0_i_4/I0}, {wb_adr_i[3] wb_dat_o[9]_INST_0_i_4/I1}, {data5[9] wb_dat_o[9]_INST_0_i_4/I2}, {wb_adr_i[2] wb_dat_o[9]_INST_0_i_4/I3}, {data4[9] wb_dat_o[9]_INST_0_i_4/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'h30BB3088, 
LOC: SLICE_X69Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

wb_err_o_INST_0 - 
nets: {wb_err_o wb_err_o_INST_0/O}, {u0/p_42_in wb_err_o_INST_0/I0}, {wb_sel_i[2] wb_err_o_INST_0/I1}, {wb_sel_i[1] wb_err_o_INST_0/I2}, {wb_sel_i[3] wb_err_o_INST_0/I3}, {wb_sel_i[0] wb_err_o_INST_0/I4}, {wb_adr_i[6] wb_err_o_INST_0/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'h0A0AAAAA2AAAAAAA, 
LOC: SLICE_X70Y35, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

wb_rty_o_INST_0 - 
nets: {wb_rty_o wb_rty_o_INST_0/O}, {wb_sel_i[1] wb_rty_o_INST_0/I0}, {wb_sel_i[0] wb_rty_o_INST_0/I1}, {DMAtip wb_rty_o_INST_0/I2}, {u0/store_pp_full wb_rty_o_INST_0/I3}, {u0/p_42_in wb_rty_o_INST_0/I4}, {wb_adr_i[6] wb_rty_o_INST_0/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'h8880000000000000, 
LOC: SLICE_X70Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

wb_rty_o_INST_0_i_1 - 
nets: {u0/p_42_in wb_rty_o_INST_0_i_1/O}, {wb_cyc_i wb_rty_o_INST_0_i_1/I0}, {wb_stb_i wb_rty_o_INST_0_i_1/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X69Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 


####################################################
# Nets
Boundary Nets - 
DMA_Ack, 
DMA_req, 
arst_i, 
cs0n_pad_o, 
cs1n_pad_o, 
da_pad_o[0], 
da_pad_o[1], 
da_pad_o[2], 
dd_pad_i[0], 
dd_pad_i[10], 
dd_pad_i[11], 
dd_pad_i[12], 
dd_pad_i[13], 
dd_pad_i[14], 
dd_pad_i[15], 
dd_pad_i[1], 
dd_pad_i[2], 
dd_pad_i[3], 
dd_pad_i[4], 
dd_pad_i[5], 
dd_pad_i[6], 
dd_pad_i[7], 
dd_pad_i[8], 
dd_pad_i[9], 
dd_pad_o[0], 
dd_pad_o[10], 
dd_pad_o[11], 
dd_pad_o[12], 
dd_pad_o[13], 
dd_pad_o[14], 
dd_pad_o[15], 
dd_pad_o[1], 
dd_pad_o[2], 
dd_pad_o[3], 
dd_pad_o[4], 
dd_pad_o[5], 
dd_pad_o[6], 
dd_pad_o[7], 
dd_pad_o[8], 
dd_pad_o[9], 
dd_padoe_o, 
diorn_pad_o, 
diown_pad_o, 
dmackn_pad_o, 
dmarq_pad_i, 
intrq_pad_i, 
iordy_pad_i, 
resetn_pad_o, 
wb_ack_o, 
wb_adr_i[2], 
wb_adr_i[3], 
wb_adr_i[4], 
wb_adr_i[5], 
wb_adr_i[6], 
wb_clk_i, 
wb_cyc_i, 
wb_dat_i[0], 
wb_dat_i[10], 
wb_dat_i[11], 
wb_dat_i[12], 
wb_dat_i[13], 
wb_dat_i[14], 
wb_dat_i[15], 
wb_dat_i[16], 
wb_dat_i[17], 
wb_dat_i[18], 
wb_dat_i[19], 
wb_dat_i[1], 
wb_dat_i[20], 
wb_dat_i[21], 
wb_dat_i[22], 
wb_dat_i[23], 
wb_dat_i[24], 
wb_dat_i[25], 
wb_dat_i[26], 
wb_dat_i[27], 
wb_dat_i[28], 
wb_dat_i[29], 
wb_dat_i[2], 
wb_dat_i[30], 
wb_dat_i[31], 
wb_dat_i[3], 
wb_dat_i[4], 
wb_dat_i[5], 
wb_dat_i[6], 
wb_dat_i[7], 
wb_dat_i[8], 
wb_dat_i[9], 
wb_dat_o[0], 
wb_dat_o[10], 
wb_dat_o[11], 
wb_dat_o[12], 
wb_dat_o[13], 
wb_dat_o[14], 
wb_dat_o[15], 
wb_dat_o[16], 
wb_dat_o[17], 
wb_dat_o[18], 
wb_dat_o[19], 
wb_dat_o[1], 
wb_dat_o[20], 
wb_dat_o[21], 
wb_dat_o[22], 
wb_dat_o[23], 
wb_dat_o[24], 
wb_dat_o[25], 
wb_dat_o[26], 
wb_dat_o[27], 
wb_dat_o[28], 
wb_dat_o[29], 
wb_dat_o[2], 
wb_dat_o[30], 
wb_dat_o[31], 
wb_dat_o[3], 
wb_dat_o[4], 
wb_dat_o[5], 
wb_dat_o[6], 
wb_dat_o[7], 
wb_dat_o[8], 
wb_dat_o[9], 
wb_err_o, 
wb_inta_o, 
wb_rst_i, 
wb_rty_o, 
wb_sel_i[0], 
wb_sel_i[1], 
wb_sel_i[2], 
wb_sel_i[3], 
wb_stb_i, 
wb_we_i, 

DIOR_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DIOR - 
wires: CLBLL_L_X40Y33/CLBLL_IMUX22 CLBLL_L_X40Y33/CLBLL_LL_C3 CLBLM_R_X41Y33/CLBLM_IMUX1 CLBLM_R_X41Y33/CLBLM_LOGIC_OUTS4 CLBLM_R_X41Y33/CLBLM_M_A3 CLBLM_R_X41Y33/CLBLM_M_AQ INT_L_X40Y32/WL1END3 INT_L_X40Y33/IMUX_L22 INT_L_X40Y33/NL1BEG_N3 INT_L_X40Y33/WL1END_N1_3 INT_R_X41Y32/WL1BEG3 INT_R_X41Y33/IMUX1 INT_R_X41Y33/LOGIC_OUTS4 INT_R_X41Y33/WL1BEG_N3 
pips: CLBLL_L_X40Y33/CLBLL_L.CLBLL_IMUX22->CLBLL_LL_C3 CLBLM_R_X41Y33/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y33/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X40Y33/INT_L.NL1BEG_N3->>IMUX_L22 INT_L_X40Y33/INT_L.WL1END_N1_3->>NL1BEG_N3 INT_R_X41Y33/INT_R.LOGIC_OUTS4->>IMUX1 INT_R_X41Y33/INT_R.LOGIC_OUTS4->>WL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u1/PIO_control/PIO_access_control/PIO_timing_controller/go15_out - 
wires: BRAM_INT_INTERFACE_L_X38Y33/INT_INTERFACE_WL1END3 BRAM_INT_INTERFACE_L_X38Y34/INT_INTERFACE_WW2END1 BRAM_INT_INTERFACE_L_X38Y35/INT_INTERFACE_NW2A1 BRAM_L_X38Y30/BRAM_WL1END3_3 BRAM_L_X38Y30/BRAM_WW2END1_4 BRAM_L_X38Y35/BRAM_NW2A1_0 CLBLL_L_X40Y32/CLBLL_IMUX4 CLBLL_L_X40Y32/CLBLL_LL_A6 CLBLL_L_X40Y32/CLBLL_SE2A2 CLBLL_L_X40Y33/CLBLL_SE2A1 CLBLL_L_X40Y35/CLBLL_BYP1 CLBLL_L_X40Y35/CLBLL_LL_AX CLBLL_L_X40Y35/CLBLL_NE2A1 CLBLM_L_X36Y31/CLBLM_IMUX12 CLBLM_L_X36Y31/CLBLM_IMUX4 CLBLM_L_X36Y31/CLBLM_M_A6 CLBLM_L_X36Y31/CLBLM_M_B6 CLBLM_L_X36Y32/CLBLM_IMUX10 CLBLM_L_X36Y32/CLBLM_IMUX11 CLBLM_L_X36Y32/CLBLM_IMUX26 CLBLM_L_X36Y32/CLBLM_IMUX34 CLBLM_L_X36Y32/CLBLM_L_A4 CLBLM_L_X36Y32/CLBLM_L_B4 CLBLM_L_X36Y32/CLBLM_L_C6 CLBLM_L_X36Y32/CLBLM_M_A4 CLBLM_L_X36Y33/CLBLM_IMUX12 CLBLM_L_X36Y33/CLBLM_IMUX4 CLBLM_L_X36Y33/CLBLM_IMUX6 CLBLM_L_X36Y33/CLBLM_L_A1 CLBLM_L_X36Y33/CLBLM_M_A6 CLBLM_L_X36Y33/CLBLM_M_B6 CLBLM_L_X36Y35/CLBLM_IMUX12 CLBLM_L_X36Y35/CLBLM_IMUX28 CLBLM_L_X36Y35/CLBLM_IMUX4 CLBLM_L_X36Y35/CLBLM_M_A6 CLBLM_L_X36Y35/CLBLM_M_B6 CLBLM_L_X36Y35/CLBLM_M_C4 CLBLM_L_X36Y36/CLBLM_IMUX25 CLBLM_L_X36Y36/CLBLM_IMUX34 CLBLM_L_X36Y36/CLBLM_IMUX4 CLBLM_L_X36Y36/CLBLM_IMUX46 CLBLM_L_X36Y36/CLBLM_IMUX9 CLBLM_L_X36Y36/CLBLM_L_A5 CLBLM_L_X36Y36/CLBLM_L_B5 CLBLM_L_X36Y36/CLBLM_L_C6 CLBLM_L_X36Y36/CLBLM_L_D5 CLBLM_L_X36Y36/CLBLM_M_A6 CLBLM_R_X37Y33/CLBLM_IMUX47 CLBLM_R_X37Y33/CLBLM_M_D5 CLBLM_R_X37Y33/CLBLM_WL1END3 CLBLM_R_X37Y34/CLBLM_WW2END1 CLBLM_R_X37Y35/CLBLM_NW2A1 CLBLM_R_X39Y32/CLBLM_SE2A2 CLBLM_R_X39Y33/CLBLM_SE2A1 CLBLM_R_X39Y34/CLBLM_LOGIC_OUTS13 CLBLM_R_X39Y34/CLBLM_M_B CLBLM_R_X39Y35/CLBLM_NE2A1 CLBLM_R_X41Y33/CLBLM_IMUX8 CLBLM_R_X41Y33/CLBLM_M_A5 INT_L_X36Y31/IMUX_L12 INT_L_X36Y31/IMUX_L4 INT_L_X36Y31/SS2END1 INT_L_X36Y32/IMUX_L10 INT_L_X36Y32/IMUX_L11 INT_L_X36Y32/IMUX_L26 INT_L_X36Y32/IMUX_L34 INT_L_X36Y32/SL1END1 INT_L_X36Y32/SS2A1 INT_L_X36Y33/IMUX_L12 INT_L_X36Y33/IMUX_L4 INT_L_X36Y33/IMUX_L6 INT_L_X36Y33/SL1BEG1 INT_L_X36Y33/SS2BEG1 INT_L_X36Y33/SW2END1 INT_L_X36Y33/WL1END2 INT_L_X36Y35/IMUX_L12 INT_L_X36Y35/IMUX_L28 INT_L_X36Y35/IMUX_L4 INT_L_X36Y35/WR1END2 INT_L_X36Y36/BYP_ALT4 INT_L_X36Y36/BYP_BOUNCE4 INT_L_X36Y36/IMUX_L25 INT_L_X36Y36/IMUX_L34 INT_L_X36Y36/IMUX_L4 INT_L_X36Y36/IMUX_L46 INT_L_X36Y36/IMUX_L9 INT_L_X36Y36/NW2END1 INT_L_X38Y33/WL1BEG3 INT_L_X38Y34/NW2BEG1 INT_L_X38Y34/WL1BEG_N3 INT_L_X38Y34/WL1END0 INT_L_X38Y34/WW2A1 INT_L_X38Y35/NW2A1 INT_L_X40Y32/IMUX_L4 INT_L_X40Y32/SE2END2 INT_L_X40Y33/EL1BEG0 INT_L_X40Y33/SE2END1 INT_L_X40Y35/BYP_ALT1 INT_L_X40Y35/BYP_L1 INT_L_X40Y35/NE2END1 INT_R_X37Y33/IMUX47 INT_R_X37Y33/SW2A1 INT_R_X37Y33/WL1BEG2 INT_R_X37Y33/WL1END3 INT_R_X37Y34/SW2BEG1 INT_R_X37Y34/WL1END_N1_3 INT_R_X37Y34/WW2END1 INT_R_X37Y35/NW2BEG1 INT_R_X37Y35/NW2END1 INT_R_X37Y35/WR1BEG2 INT_R_X37Y36/NW2A1 INT_R_X39Y32/SE2A2 INT_R_X39Y33/SE2A1 INT_R_X39Y33/SE2BEG2 INT_R_X39Y33/SR1END2 INT_R_X39Y34/LOGIC_OUTS13 INT_R_X39Y34/NE2BEG1 INT_R_X39Y34/SE2BEG1 INT_R_X39Y34/SR1BEG2 INT_R_X39Y34/WL1BEG0 INT_R_X39Y34/WW2BEG1 INT_R_X39Y35/NE2A1 INT_R_X41Y32/EL1END_S3_0 INT_R_X41Y33/EL1END0 INT_R_X41Y33/IMUX8 VBRK_X99Y34/VBRK_SE2A2 VBRK_X99Y35/VBRK_SE2A1 VBRK_X99Y37/VBRK_NE2A1 
pips: CLBLL_L_X40Y32/CLBLL_L.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_L_X40Y35/CLBLL_L.CLBLL_BYP1->CLBLL_LL_AX CLBLM_L_X36Y31/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X36Y31/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X36Y32/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X36Y32/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X36Y32/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X36Y32/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_L_X36Y33/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X36Y33/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X36Y33/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X36Y35/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X36Y35/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X36Y35/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X36Y36/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X36Y36/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_L_X36Y36/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X36Y36/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_L_X36Y36/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X37Y33/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_R_X39Y34/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 CLBLM_R_X41Y33/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X36Y31/INT_L.SS2END1->>IMUX_L12 INT_L_X36Y31/INT_L.SS2END1->>IMUX_L4 INT_L_X36Y32/INT_L.SL1END1->>IMUX_L10 INT_L_X36Y32/INT_L.SL1END1->>IMUX_L11 INT_L_X36Y32/INT_L.SL1END1->>IMUX_L26 INT_L_X36Y32/INT_L.SL1END1->>IMUX_L34 INT_L_X36Y33/INT_L.SW2END1->>IMUX_L12 INT_L_X36Y33/INT_L.SW2END1->>IMUX_L4 INT_L_X36Y33/INT_L.SW2END1->>SL1BEG1 INT_L_X36Y33/INT_L.SW2END1->>SS2BEG1 INT_L_X36Y33/INT_L.WL1END2->>IMUX_L6 INT_L_X36Y35/INT_L.WR1END2->>IMUX_L12 INT_L_X36Y35/INT_L.WR1END2->>IMUX_L28 INT_L_X36Y35/INT_L.WR1END2->>IMUX_L4 INT_L_X36Y36/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X36Y36/INT_L.BYP_BOUNCE4->>IMUX_L4 INT_L_X36Y36/INT_L.BYP_BOUNCE4->>IMUX_L46 INT_L_X36Y36/INT_L.NW2END1->>BYP_ALT4 INT_L_X36Y36/INT_L.NW2END1->>IMUX_L25 INT_L_X36Y36/INT_L.NW2END1->>IMUX_L34 INT_L_X36Y36/INT_L.NW2END1->>IMUX_L9 INT_L_X38Y34/INT_L.WL1END0->>NW2BEG1 INT_L_X38Y34/INT_L.WL1END0->>WL1BEG_N3 INT_L_X40Y32/INT_L.SE2END2->>IMUX_L4 INT_L_X40Y33/INT_L.SE2END1->>EL1BEG0 INT_L_X40Y35/INT_L.BYP_ALT1->>BYP_L1 INT_L_X40Y35/INT_L.NE2END1->>BYP_ALT1 INT_R_X37Y33/INT_R.WL1END3->>IMUX47 INT_R_X37Y33/INT_R.WL1END3->>WL1BEG2 INT_R_X37Y34/INT_R.WW2END1->>SW2BEG1 INT_R_X37Y35/INT_R.NW2END1->>NW2BEG1 INT_R_X37Y35/INT_R.NW2END1->>WR1BEG2 INT_R_X39Y33/INT_R.SR1END2->>SE2BEG2 INT_R_X39Y34/INT_R.LOGIC_OUTS13->>NE2BEG1 INT_R_X39Y34/INT_R.LOGIC_OUTS13->>SE2BEG1 INT_R_X39Y34/INT_R.LOGIC_OUTS13->>SR1BEG2 INT_R_X39Y34/INT_R.LOGIC_OUTS13->>WL1BEG0 INT_R_X39Y34/INT_R.LOGIC_OUTS13->>WW2BEG1 INT_R_X41Y33/INT_R.EL1END0->>IMUX8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 22, 

u1/PIO_control/dir - 
wires: CLBLL_L_X40Y32/CLBLL_IMUX2 CLBLL_L_X40Y32/CLBLL_LL_A2 CLBLL_L_X42Y32/CLBLL_WW2A2 CLBLL_L_X42Y33/CLBLL_WW2END2 CLBLM_R_X41Y32/CLBLM_WW2A2 CLBLM_R_X41Y33/CLBLM_IMUX22 CLBLM_R_X41Y33/CLBLM_IMUX7 CLBLM_R_X41Y33/CLBLM_M_A1 CLBLM_R_X41Y33/CLBLM_M_C3 CLBLM_R_X41Y33/CLBLM_WW2END2 CLBLM_R_X43Y33/CLBLM_LOGIC_OUTS20 CLBLM_R_X43Y33/CLBLM_M_AMUX INT_L_X40Y32/FAN_ALT1 INT_L_X40Y32/FAN_BOUNCE1 INT_L_X40Y32/IMUX_L2 INT_L_X40Y32/WW2END2 INT_L_X42Y32/SW2END2 INT_L_X42Y32/WW2BEG2 INT_L_X42Y33/WW2A2 INT_R_X41Y32/WW2A2 INT_R_X41Y33/BYP_ALT3 INT_R_X41Y33/BYP_BOUNCE3 INT_R_X41Y33/IMUX22 INT_R_X41Y33/IMUX7 INT_R_X41Y33/WW2END2 INT_R_X41Y34/BYP_BOUNCE_N3_3 INT_R_X43Y32/SW2A2 INT_R_X43Y33/LOGIC_OUTS20 INT_R_X43Y33/SW2BEG2 INT_R_X43Y33/WW2BEG2 
pips: CLBLL_L_X40Y32/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 CLBLM_R_X41Y33/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y33/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X43Y33/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X40Y32/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X40Y32/INT_L.FAN_BOUNCE1->>IMUX_L2 INT_L_X40Y32/INT_L.WW2END2->>FAN_ALT1 INT_L_X42Y32/INT_L.SW2END2->>WW2BEG2 INT_R_X41Y33/INT_R.BYP_ALT3->>BYP_BOUNCE3 INT_R_X41Y33/INT_R.BYP_BOUNCE3->>IMUX7 INT_R_X41Y33/INT_R.WW2END2->>BYP_ALT3 INT_R_X41Y33/INT_R.WW2END2->>IMUX22 INT_R_X43Y33/INT_R.LOGIC_OUTS20->>SW2BEG2 INT_R_X43Y33/INT_R.LOGIC_OUTS20->>WW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

rci_i_2_n_0 - 
wires: BRAM_INT_INTERFACE_L_X38Y33/INT_INTERFACE_SE2A2 BRAM_INT_INTERFACE_L_X38Y34/INT_INTERFACE_SW2A2 BRAM_L_X38Y30/BRAM_SE2A2_3 BRAM_L_X38Y30/BRAM_SW2A2_4 CLBLL_L_X40Y32/CLBLL_ER1BEG0 CLBLL_L_X40Y32/CLBLL_ER1BEG3 CLBLL_L_X40Y32/CLBLL_IMUX15 CLBLL_L_X40Y32/CLBLL_IMUX25 CLBLL_L_X40Y32/CLBLL_IMUX31 CLBLL_L_X40Y32/CLBLL_IMUX47 CLBLL_L_X40Y32/CLBLL_IMUX7 CLBLL_L_X40Y32/CLBLL_IMUX9 CLBLL_L_X40Y32/CLBLL_LL_A1 CLBLL_L_X40Y32/CLBLL_LL_B1 CLBLL_L_X40Y32/CLBLL_LL_C5 CLBLL_L_X40Y32/CLBLL_LL_D5 CLBLL_L_X40Y32/CLBLL_L_A5 CLBLL_L_X40Y32/CLBLL_L_B5 CLBLL_L_X40Y33/CLBLL_IMUX10 CLBLL_L_X40Y33/CLBLL_L_A4 CLBLM_R_X37Y33/CLBLM_SE2A2 CLBLM_R_X37Y34/CLBLM_IMUX14 CLBLM_R_X37Y34/CLBLM_L_B1 CLBLM_R_X37Y34/CLBLM_SW2A2 CLBLM_R_X39Y32/CLBLM_ER1BEG0 CLBLM_R_X39Y32/CLBLM_ER1BEG3 CLBLM_R_X39Y32/CLBLM_IMUX24 CLBLM_R_X39Y32/CLBLM_IMUX4 CLBLM_R_X39Y32/CLBLM_M_A6 CLBLM_R_X39Y32/CLBLM_M_B5 CLBLM_R_X39Y33/CLBLM_IMUX26 CLBLM_R_X39Y33/CLBLM_L_B4 CLBLM_R_X39Y38/CLBLM_LOGIC_OUTS10 CLBLM_R_X39Y38/CLBLM_L_C CLBLM_R_X41Y33/CLBLM_IMUX2 CLBLM_R_X41Y33/CLBLM_M_A2 INT_L_X38Y32/SE2A2 INT_L_X38Y33/EL1BEG1 INT_L_X38Y33/SE2BEG2 INT_L_X38Y33/SE2END2 INT_L_X38Y34/SW2A2 INT_L_X38Y35/SW2BEG2 INT_L_X38Y35/SW2END2 INT_L_X40Y32/BYP_ALT6 INT_L_X40Y32/BYP_BOUNCE6 INT_L_X40Y32/ER1BEG_S0 INT_L_X40Y32/ER1END0 INT_L_X40Y32/ER1END3 INT_L_X40Y32/IMUX_L15 INT_L_X40Y32/IMUX_L25 INT_L_X40Y32/IMUX_L31 INT_L_X40Y32/IMUX_L47 INT_L_X40Y32/IMUX_L7 INT_L_X40Y32/IMUX_L9 INT_L_X40Y33/BYP_BOUNCE_N3_6 INT_L_X40Y33/ER1BEG0 INT_L_X40Y33/ER1END_N3_3 INT_L_X40Y33/IMUX_L10 INT_R_X37Y33/SE2A2 INT_R_X37Y34/IMUX14 INT_R_X37Y34/SE2BEG2 INT_R_X37Y34/SW2END2 INT_R_X39Y31/ER1BEG_S0 INT_R_X39Y31/SR1END3 INT_R_X39Y32/ER1BEG0 INT_R_X39Y32/ER1BEG3 INT_R_X39Y32/IMUX24 INT_R_X39Y32/IMUX4 INT_R_X39Y32/SE2END2 INT_R_X39Y32/SR1BEG3 INT_R_X39Y32/SR1END_N3_3 INT_R_X39Y32/SS6END2 INT_R_X39Y33/EL1END1 INT_R_X39Y33/IMUX26 INT_R_X39Y33/SS6E2 INT_R_X39Y34/SS6D2 INT_R_X39Y35/SS6C2 INT_R_X39Y35/SW2A2 INT_R_X39Y36/SS2END2 INT_R_X39Y36/SS6B2 INT_R_X39Y36/SW2BEG2 INT_R_X39Y37/SS2A2 INT_R_X39Y37/SS6A2 INT_R_X39Y38/LOGIC_OUTS10 INT_R_X39Y38/SS2BEG2 INT_R_X39Y38/SS6BEG2 INT_R_X41Y33/ER1END0 INT_R_X41Y33/IMUX2 VBRK_X99Y34/VBRK_ER1BEG0 VBRK_X99Y34/VBRK_ER1BEG3 
pips: CLBLL_L_X40Y32/CLBLL_L.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_L_X40Y32/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_L_X40Y32/CLBLL_L.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_L_X40Y32/CLBLL_L.CLBLL_IMUX47->CLBLL_LL_D5 CLBLL_L_X40Y32/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_L_X40Y32/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_L_X40Y33/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 CLBLM_R_X37Y34/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X39Y32/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X39Y32/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X39Y33/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X39Y38/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 CLBLM_R_X41Y33/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 INT_L_X38Y33/INT_L.SE2END2->>EL1BEG1 INT_L_X38Y33/INT_L.SE2END2->>SE2BEG2 INT_L_X38Y35/INT_L.SW2END2->>SW2BEG2 INT_L_X40Y32/INT_L.BYP_ALT6->>BYP_BOUNCE6 INT_L_X40Y32/INT_L.ER1END0->>IMUX_L25 INT_L_X40Y32/INT_L.ER1END0->>IMUX_L9 INT_L_X40Y32/INT_L.ER1END3->>BYP_ALT6 INT_L_X40Y32/INT_L.ER1END3->>ER1BEG_S0 INT_L_X40Y32/INT_L.ER1END3->>IMUX_L15 INT_L_X40Y32/INT_L.ER1END3->>IMUX_L31 INT_L_X40Y32/INT_L.ER1END3->>IMUX_L47 INT_L_X40Y32/INT_L.ER1END3->>IMUX_L7 INT_L_X40Y33/INT_L.BYP_BOUNCE_N3_6->>IMUX_L10 INT_R_X37Y34/INT_R.SW2END2->>IMUX14 INT_R_X37Y34/INT_R.SW2END2->>SE2BEG2 INT_R_X39Y31/INT_R.SR1END3->>ER1BEG_S0 INT_R_X39Y32/INT_R.SE2END2->>IMUX4 INT_R_X39Y32/INT_R.SR1END_N3_3->>IMUX24 INT_R_X39Y32/INT_R.SS6END2->>ER1BEG3 INT_R_X39Y32/INT_R.SS6END2->>SR1BEG3 INT_R_X39Y33/INT_R.EL1END1->>IMUX26 INT_R_X39Y36/INT_R.SS2END2->>SW2BEG2 INT_R_X39Y38/INT_R.LOGIC_OUTS10->>SS2BEG2 INT_R_X39Y38/INT_R.LOGIC_OUTS10->>SS6BEG2 INT_R_X41Y33/INT_R.ER1END0->>IMUX2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 13, 

DIOR_i_1__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMAdior - 
wires: CLBLL_L_X40Y33/CLBLL_IMUX19 CLBLL_L_X40Y33/CLBLL_IMUX29 CLBLL_L_X40Y33/CLBLL_LL_C2 CLBLL_L_X40Y33/CLBLL_LOGIC_OUTS1 CLBLL_L_X40Y33/CLBLL_L_B2 CLBLL_L_X40Y33/CLBLL_L_BQ INT_L_X40Y33/BYP_ALT5 INT_L_X40Y33/BYP_BOUNCE5 INT_L_X40Y33/IMUX_L19 INT_L_X40Y33/IMUX_L29 INT_L_X40Y33/LOGIC_OUTS_L1 
pips: CLBLL_L_X40Y33/CLBLL_L.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_L_X40Y33/CLBLL_L.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_L_X40Y33/CLBLL_L.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 INT_L_X40Y33/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X40Y33/INT_L.BYP_BOUNCE5->>IMUX_L29 INT_L_X40Y33/INT_L.LOGIC_OUTS_L1->>BYP_ALT5 INT_L_X40Y33/INT_L.LOGIC_OUTS_L1->>IMUX_L19 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/Tddone - 
wires: BRAM_INT_INTERFACE_L_X38Y29/INT_INTERFACE_WW2A2 BRAM_L_X38Y25/BRAM_WW2A2_4 CLBLL_L_X40Y28/CLBLL_IMUX15 CLBLL_L_X40Y28/CLBLL_LL_B1 CLBLL_L_X40Y28/CLBLL_WL1END2 CLBLL_L_X40Y29/CLBLL_LL_D CLBLL_L_X40Y29/CLBLL_LOGIC_OUTS15 CLBLL_L_X40Y30/CLBLL_BYP5 CLBLL_L_X40Y30/CLBLL_L_BX CLBLL_L_X40Y30/CLBLL_NW2A3 CLBLL_L_X40Y33/CLBLL_IMUX13 CLBLL_L_X40Y33/CLBLL_L_B6 CLBLL_L_X40Y33/CLBLL_NE2A3 CLBLM_L_X36Y29/CLBLM_IMUX12 CLBLM_L_X36Y29/CLBLM_IMUX26 CLBLM_L_X36Y29/CLBLM_IMUX30 CLBLM_L_X36Y29/CLBLM_IMUX4 CLBLM_L_X36Y29/CLBLM_IMUX5 CLBLM_L_X36Y29/CLBLM_L_A6 CLBLM_L_X36Y29/CLBLM_L_B4 CLBLM_L_X36Y29/CLBLM_L_C5 CLBLM_L_X36Y29/CLBLM_M_A6 CLBLM_L_X36Y29/CLBLM_M_B6 CLBLM_R_X37Y29/CLBLM_WW2A2 CLBLM_R_X39Y28/CLBLM_IMUX11 CLBLM_R_X39Y28/CLBLM_IMUX17 CLBLM_R_X39Y28/CLBLM_M_A4 CLBLM_R_X39Y28/CLBLM_M_B3 CLBLM_R_X39Y28/CLBLM_WL1END2 CLBLM_R_X39Y29/CLBLM_IMUX12 CLBLM_R_X39Y29/CLBLM_M_B6 CLBLM_R_X39Y30/CLBLM_NW2A3 CLBLM_R_X39Y32/CLBLM_IMUX46 CLBLM_R_X39Y32/CLBLM_L_D5 CLBLM_R_X39Y33/CLBLM_NE2A3 CLBLM_R_X41Y29/CLBLM_IMUX28 CLBLM_R_X41Y29/CLBLM_M_C4 INT_L_X36Y29/FAN_ALT1 INT_L_X36Y29/FAN_BOUNCE1 INT_L_X36Y29/IMUX_L12 INT_L_X36Y29/IMUX_L26 INT_L_X36Y29/IMUX_L30 INT_L_X36Y29/IMUX_L4 INT_L_X36Y29/IMUX_L5 INT_L_X36Y29/WW2END2 INT_L_X38Y29/WR1END3 INT_L_X38Y29/WW2BEG2 INT_L_X40Y28/IMUX_L15 INT_L_X40Y28/SL1END3 INT_L_X40Y28/WL1BEG2 INT_L_X40Y29/EL1BEG2 INT_L_X40Y29/LOGIC_OUTS_L15 INT_L_X40Y29/NL1BEG2 INT_L_X40Y29/NW2BEG3 INT_L_X40Y29/SL1BEG3 INT_L_X40Y30/BYP_ALT5 INT_L_X40Y30/BYP_L5 INT_L_X40Y30/NL1END2 INT_L_X40Y30/NW2A3 INT_L_X40Y33/FAN_ALT3 INT_L_X40Y33/FAN_BOUNCE3 INT_L_X40Y33/IMUX_L13 INT_L_X40Y33/NE2END3 INT_R_X37Y29/WW2A2 INT_R_X39Y28/FAN_ALT5 INT_R_X39Y28/FAN_BOUNCE5 INT_R_X39Y28/IMUX11 INT_R_X39Y28/IMUX17 INT_R_X39Y28/NL1BEG2 INT_R_X39Y28/WL1END2 INT_R_X39Y29/IMUX12 INT_R_X39Y29/NL1END2 INT_R_X39Y29/WR1BEG3 INT_R_X39Y30/NN2BEG3 INT_R_X39Y30/NW2END3 INT_R_X39Y31/NN2A3 INT_R_X39Y32/IMUX46 INT_R_X39Y32/NE2BEG3 INT_R_X39Y32/NN2END3 INT_R_X39Y33/NE2A3 INT_R_X41Y29/EL1END2 INT_R_X41Y29/IMUX28 VBRK_X99Y30/VBRK_WL1END2 VBRK_X99Y32/VBRK_NW2A3 VBRK_X99Y35/VBRK_NE2A3 
pips: CLBLL_L_X40Y28/CLBLL_L.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_L_X40Y29/CLBLL_L.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 CLBLL_L_X40Y30/CLBLL_L.CLBLL_BYP5->CLBLL_L_BX CLBLL_L_X40Y33/CLBLL_L.CLBLL_IMUX13->CLBLL_L_B6 CLBLM_L_X36Y29/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X36Y29/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X36Y29/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X36Y29/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X36Y29/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X39Y28/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X39Y28/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X39Y29/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X39Y32/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_R_X41Y29/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 INT_L_X36Y29/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X36Y29/INT_L.FAN_BOUNCE1->>IMUX_L12 INT_L_X36Y29/INT_L.FAN_BOUNCE1->>IMUX_L26 INT_L_X36Y29/INT_L.FAN_BOUNCE1->>IMUX_L4 INT_L_X36Y29/INT_L.WW2END2->>FAN_ALT1 INT_L_X36Y29/INT_L.WW2END2->>IMUX_L30 INT_L_X36Y29/INT_L.WW2END2->>IMUX_L5 INT_L_X38Y29/INT_L.WR1END3->>WW2BEG2 INT_L_X40Y28/INT_L.SL1END3->>IMUX_L15 INT_L_X40Y28/INT_L.SL1END3->>WL1BEG2 INT_L_X40Y29/INT_L.LOGIC_OUTS_L15->>EL1BEG2 INT_L_X40Y29/INT_L.LOGIC_OUTS_L15->>NL1BEG2 INT_L_X40Y29/INT_L.LOGIC_OUTS_L15->>NW2BEG3 INT_L_X40Y29/INT_L.LOGIC_OUTS_L15->>SL1BEG3 INT_L_X40Y30/INT_L.BYP_ALT5->>BYP_L5 INT_L_X40Y30/INT_L.NL1END2->>BYP_ALT5 INT_L_X40Y33/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X40Y33/INT_L.FAN_BOUNCE3->>IMUX_L13 INT_L_X40Y33/INT_L.NE2END3->>FAN_ALT3 INT_R_X39Y28/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X39Y28/INT_R.FAN_BOUNCE5->>IMUX11 INT_R_X39Y28/INT_R.FAN_BOUNCE5->>IMUX17 INT_R_X39Y28/INT_R.WL1END2->>FAN_ALT5 INT_R_X39Y28/INT_R.WL1END2->>NL1BEG2 INT_R_X39Y29/INT_R.NL1END2->>IMUX12 INT_R_X39Y29/INT_R.NL1END2->>WR1BEG3 INT_R_X39Y30/INT_R.NW2END3->>NN2BEG3 INT_R_X39Y32/INT_R.NN2END3->>IMUX46 INT_R_X39Y32/INT_R.NN2END3->>NE2BEG3 INT_R_X41Y29/INT_R.EL1END2->>IMUX28 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 14, 

DMActrl_dir - 
wires: CLBLL_L_X40Y32/CLBLL_WW2END2 CLBLL_L_X40Y33/CLBLL_IMUX14 CLBLL_L_X40Y33/CLBLL_L_B1 CLBLL_L_X40Y33/CLBLL_WL1END2 CLBLL_L_X40Y34/CLBLL_IMUX37 CLBLL_L_X40Y34/CLBLL_L_D4 CLBLM_R_X39Y32/CLBLM_IMUX6 CLBLM_R_X39Y32/CLBLM_L_A1 CLBLM_R_X39Y32/CLBLM_WW2END2 CLBLM_R_X39Y33/CLBLM_IMUX21 CLBLM_R_X39Y33/CLBLM_L_C4 CLBLM_R_X39Y33/CLBLM_WL1END2 CLBLM_R_X41Y27/CLBLM_LOGIC_OUTS0 CLBLM_R_X41Y27/CLBLM_L_AQ CLBLM_R_X41Y29/CLBLM_IMUX0 CLBLM_R_X41Y29/CLBLM_IMUX15 CLBLM_R_X41Y29/CLBLM_IMUX22 CLBLM_R_X41Y29/CLBLM_L_A3 CLBLM_R_X41Y29/CLBLM_M_B1 CLBLM_R_X41Y29/CLBLM_M_C3 CLBLM_R_X41Y30/CLBLM_IMUX39 CLBLM_R_X41Y30/CLBLM_L_D3 CLBLM_R_X41Y33/CLBLM_IMUX24 CLBLM_R_X41Y33/CLBLM_IMUX47 CLBLM_R_X41Y33/CLBLM_M_B5 CLBLM_R_X41Y33/CLBLM_M_D5 CLBLM_R_X41Y34/CLBLM_IMUX3 CLBLM_R_X41Y34/CLBLM_L_A2 INT_L_X40Y32/WW2A2 INT_L_X40Y33/IMUX_L14 INT_L_X40Y33/NL1BEG2 INT_L_X40Y33/NW2END3 INT_L_X40Y33/SR1END3 INT_L_X40Y33/WL1BEG2 INT_L_X40Y34/EL1BEG1 INT_L_X40Y34/IMUX_L37 INT_L_X40Y34/NL1END2 INT_L_X40Y34/NW2END3 INT_L_X40Y34/SR1BEG3 INT_L_X40Y34/SR1END_N3_3 INT_R_X39Y32/IMUX6 INT_R_X39Y32/WW2END2 INT_R_X39Y33/IMUX21 INT_R_X39Y33/WL1END2 INT_R_X41Y27/LOGIC_OUTS0 INT_R_X41Y27/NL1BEG_N3 INT_R_X41Y27/NN2BEG3 INT_R_X41Y27/NR1BEG0 INT_R_X41Y28/NN2A3 INT_R_X41Y28/NR1BEG0 INT_R_X41Y28/NR1END0 INT_R_X41Y29/IMUX0 INT_R_X41Y29/IMUX15 INT_R_X41Y29/IMUX22 INT_R_X41Y29/NN2BEG0 INT_R_X41Y29/NN2END3 INT_R_X41Y29/NR1BEG3 INT_R_X41Y29/NR1END0 INT_R_X41Y30/IMUX39 INT_R_X41Y30/NN2A0 INT_R_X41Y30/NN2BEG3 INT_R_X41Y30/NN2END_S2_0 INT_R_X41Y30/NR1END3 INT_R_X41Y31/NN2A3 INT_R_X41Y31/NN2BEG0 INT_R_X41Y31/NN2END0 INT_R_X41Y32/NN2A0 INT_R_X41Y32/NN2END3 INT_R_X41Y32/NN2END_S2_0 INT_R_X41Y32/NR1BEG3 INT_R_X41Y32/NW2BEG3 INT_R_X41Y32/WW2BEG2 INT_R_X41Y33/IMUX24 INT_R_X41Y33/IMUX47 INT_R_X41Y33/NN2END0 INT_R_X41Y33/NR1END3 INT_R_X41Y33/NW2A3 INT_R_X41Y33/NW2BEG3 INT_R_X41Y34/EL1END1 INT_R_X41Y34/IMUX3 INT_R_X41Y34/NW2A3 VBRK_X99Y34/VBRK_WW2END2 VBRK_X99Y35/VBRK_WL1END2 
pips: CLBLL_L_X40Y33/CLBLL_L.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_L_X40Y34/CLBLL_L.CLBLL_IMUX37->CLBLL_L_D4 CLBLM_R_X39Y32/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X39Y33/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X41Y27/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X41Y29/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X41Y29/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y29/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y30/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_R_X41Y33/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X41Y33/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 INT_L_X40Y33/INT_L.NW2END3->>IMUX_L14 INT_L_X40Y33/INT_L.NW2END3->>NL1BEG2 INT_L_X40Y33/INT_L.SR1END3->>WL1BEG2 INT_L_X40Y34/INT_L.NL1END2->>EL1BEG1 INT_L_X40Y34/INT_L.NW2END3->>IMUX_L37 INT_L_X40Y34/INT_L.NW2END3->>SR1BEG3 INT_R_X39Y32/INT_R.WW2END2->>IMUX6 INT_R_X39Y33/INT_R.WL1END2->>IMUX21 INT_R_X41Y27/INT_R.LOGIC_OUTS0->>NL1BEG_N3 INT_R_X41Y27/INT_R.LOGIC_OUTS0->>NR1BEG0 INT_R_X41Y27/INT_R.NL1BEG_N3->>NN2BEG3 INT_R_X41Y28/INT_R.NR1END0->>NR1BEG0 INT_R_X41Y29/INT_R.NN2END3->>IMUX15 INT_R_X41Y29/INT_R.NN2END3->>IMUX22 INT_R_X41Y29/INT_R.NN2END3->>NR1BEG3 INT_R_X41Y29/INT_R.NR1END0->>IMUX0 INT_R_X41Y29/INT_R.NR1END0->>NN2BEG0 INT_R_X41Y30/INT_R.NR1END3->>IMUX39 INT_R_X41Y30/INT_R.NR1END3->>NN2BEG3 INT_R_X41Y31/INT_R.NN2END0->>NN2BEG0 INT_R_X41Y32/INT_R.NN2END3->>NR1BEG3 INT_R_X41Y32/INT_R.NN2END3->>NW2BEG3 INT_R_X41Y32/INT_R.NN2END3->>WW2BEG2 INT_R_X41Y33/INT_R.NN2END0->>IMUX24 INT_R_X41Y33/INT_R.NR1END3->>IMUX47 INT_R_X41Y33/INT_R.NR1END3->>NW2BEG3 INT_R_X41Y34/INT_R.EL1END1->>IMUX3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 13, 

rci_i_2__2_n_0 - 
wires: CLBLL_L_X40Y28/CLBLL_IMUX17 CLBLL_L_X40Y28/CLBLL_IMUX8 CLBLL_L_X40Y28/CLBLL_LL_A5 CLBLL_L_X40Y28/CLBLL_LL_B3 CLBLL_L_X40Y29/CLBLL_IMUX18 CLBLL_L_X40Y29/CLBLL_IMUX2 CLBLL_L_X40Y29/CLBLL_IMUX28 CLBLL_L_X40Y29/CLBLL_LL_A2 CLBLL_L_X40Y29/CLBLL_LL_B2 CLBLL_L_X40Y29/CLBLL_LL_C4 CLBLL_L_X40Y33/CLBLL_IMUX25 CLBLL_L_X40Y33/CLBLL_L_B5 CLBLL_L_X40Y37/CLBLL_IMUX7 CLBLL_L_X40Y37/CLBLL_LL_A1 CLBLL_L_X40Y38/CLBLL_LL_D CLBLL_L_X40Y38/CLBLL_LOGIC_OUTS15 CLBLM_R_X41Y28/CLBLM_IMUX1 CLBLM_R_X41Y28/CLBLM_IMUX17 CLBLM_R_X41Y28/CLBLM_IMUX32 CLBLM_R_X41Y28/CLBLM_IMUX40 CLBLM_R_X41Y28/CLBLM_M_A3 CLBLM_R_X41Y28/CLBLM_M_B3 CLBLM_R_X41Y28/CLBLM_M_C1 CLBLM_R_X41Y28/CLBLM_M_D1 CLBLM_R_X41Y29/CLBLM_IMUX35 CLBLM_R_X41Y29/CLBLM_M_C6 INT_L_X40Y27/BYP_ALT7 INT_L_X40Y27/BYP_BOUNCE7 INT_L_X40Y27/ER1BEG_S0 INT_L_X40Y27/NR1BEG3 INT_L_X40Y27/SS2END3 INT_L_X40Y28/BYP_BOUNCE_N3_7 INT_L_X40Y28/ER1BEG0 INT_L_X40Y28/IMUX_L17 INT_L_X40Y28/IMUX_L8 INT_L_X40Y28/NL1BEG2 INT_L_X40Y28/NR1END3 INT_L_X40Y28/SS2A3 INT_L_X40Y28/SS2END_N0_3 INT_L_X40Y29/ER1BEG1 INT_L_X40Y29/IMUX_L18 INT_L_X40Y29/IMUX_L2 INT_L_X40Y29/IMUX_L28 INT_L_X40Y29/NL1END2 INT_L_X40Y29/SR1BEG_S0 INT_L_X40Y29/SS2BEG3 INT_L_X40Y29/SS6END3 INT_L_X40Y30/SS6E3 INT_L_X40Y30/SS6END_N0_3 INT_L_X40Y31/SS6D3 INT_L_X40Y32/SS6C3 INT_L_X40Y33/IMUX_L25 INT_L_X40Y33/SS2END0 INT_L_X40Y33/SS6B3 INT_L_X40Y34/SS2A0 INT_L_X40Y34/SS6A3 INT_L_X40Y35/SR1BEG_S0 INT_L_X40Y35/SS2BEG0 INT_L_X40Y35/SS2END3 INT_L_X40Y35/SS6BEG3 INT_L_X40Y36/SS2A3 INT_L_X40Y36/SS2END_N0_3 INT_L_X40Y37/IMUX_L7 INT_L_X40Y37/SL1END3 INT_L_X40Y37/SS2BEG3 INT_L_X40Y38/LOGIC_OUTS_L15 INT_L_X40Y38/SL1BEG3 INT_R_X41Y28/ER1END0 INT_R_X41Y28/IMUX1 INT_R_X41Y28/IMUX17 INT_R_X41Y28/IMUX32 INT_R_X41Y28/IMUX40 INT_R_X41Y29/ER1END1 INT_R_X41Y29/IMUX35 
pips: CLBLL_L_X40Y28/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_L_X40Y28/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_L_X40Y29/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_L_X40Y29/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_L_X40Y29/CLBLL_L.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_L_X40Y33/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_L_X40Y37/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_L_X40Y38/CLBLL_L.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 CLBLM_R_X41Y28/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y28/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y28/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y28/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X41Y29/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 INT_L_X40Y27/INT_L.BYP_ALT7->>BYP_BOUNCE7 INT_L_X40Y27/INT_L.SS2END3->>BYP_ALT7 INT_L_X40Y27/INT_L.SS2END3->>ER1BEG_S0 INT_L_X40Y27/INT_L.SS2END3->>NR1BEG3 INT_L_X40Y28/INT_L.BYP_BOUNCE_N3_7->>IMUX_L17 INT_L_X40Y28/INT_L.NR1END3->>NL1BEG2 INT_L_X40Y28/INT_L.SS2END_N0_3->>IMUX_L8 INT_L_X40Y29/INT_L.NL1END2->>IMUX_L28 INT_L_X40Y29/INT_L.SR1BEG_S0->>ER1BEG1 INT_L_X40Y29/INT_L.SR1BEG_S0->>IMUX_L18 INT_L_X40Y29/INT_L.SR1BEG_S0->>IMUX_L2 INT_L_X40Y29/INT_L.SS6END3->>SR1BEG_S0 INT_L_X40Y29/INT_L.SS6END3->>SS2BEG3 INT_L_X40Y33/INT_L.SS2END0->>IMUX_L25 INT_L_X40Y35/INT_L.SR1BEG_S0->>SS2BEG0 INT_L_X40Y35/INT_L.SS2END3->>SR1BEG_S0 INT_L_X40Y35/INT_L.SS2END3->>SS6BEG3 INT_L_X40Y37/INT_L.SL1END3->>IMUX_L7 INT_L_X40Y37/INT_L.SL1END3->>SS2BEG3 INT_L_X40Y38/INT_L.LOGIC_OUTS_L15->>SL1BEG3 INT_R_X41Y28/INT_R.ER1END0->>IMUX1 INT_R_X41Y28/INT_R.ER1END0->>IMUX17 INT_R_X41Y28/INT_R.ER1END0->>IMUX32 INT_R_X41Y28/INT_R.ER1END0->>IMUX40 INT_R_X41Y29/INT_R.ER1END1->>IMUX35 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 13, 

DIOW_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DIOW - 
wires: CLBLL_L_X40Y32/CLBLL_IMUX1 CLBLL_L_X40Y32/CLBLL_LL_A3 CLBLL_L_X40Y32/CLBLL_LL_AQ CLBLL_L_X40Y32/CLBLL_LOGIC_OUTS4 CLBLL_L_X40Y33/CLBLL_NW2A0 CLBLM_R_X39Y33/CLBLM_IMUX0 CLBLM_R_X39Y33/CLBLM_L_A3 CLBLM_R_X39Y33/CLBLM_NW2A0 INT_L_X40Y32/IMUX_L1 INT_L_X40Y32/LOGIC_OUTS_L4 INT_L_X40Y32/NW2BEG0 INT_L_X40Y33/NW2A0 INT_R_X39Y32/NW2END_S0_0 INT_R_X39Y33/IMUX0 INT_R_X39Y33/NW2END0 VBRK_X99Y35/VBRK_NW2A0 
pips: CLBLL_L_X40Y32/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X40Y32/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLM_R_X39Y33/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 INT_L_X40Y32/INT_L.LOGIC_OUTS_L4->>IMUX_L1 INT_L_X40Y32/INT_L.LOGIC_OUTS_L4->>NW2BEG0 INT_R_X39Y33/INT_R.NW2END0->>IMUX0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

DIOW_i_1__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMAdiow - 
wires: CLBLL_L_X40Y33/CLBLL_NW2A2 CLBLM_R_X39Y33/CLBLM_IMUX3 CLBLM_R_X39Y33/CLBLM_L_A2 CLBLM_R_X39Y33/CLBLM_NW2A2 CLBLM_R_X41Y29/CLBLM_IMUX29 CLBLM_R_X41Y29/CLBLM_LOGIC_OUTS6 CLBLM_R_X41Y29/CLBLM_M_C2 CLBLM_R_X41Y29/CLBLM_M_CQ INT_L_X40Y32/NW2BEG2 INT_L_X40Y32/NW2END2 INT_L_X40Y33/NW2A2 INT_R_X39Y33/IMUX3 INT_R_X39Y33/NW2END2 INT_R_X41Y29/IMUX29 INT_R_X41Y29/LOGIC_OUTS6 INT_R_X41Y29/NN2BEG2 INT_R_X41Y30/NN2A2 INT_R_X41Y31/NN2END2 INT_R_X41Y31/NW2BEG2 INT_R_X41Y32/NW2A2 VBRK_X99Y35/VBRK_NW2A2 
pips: CLBLM_R_X39Y33/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X41Y29/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y29/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_L_X40Y32/INT_L.NW2END2->>NW2BEG2 INT_R_X39Y33/INT_R.NW2END2->>IMUX3 INT_R_X41Y29/INT_R.LOGIC_OUTS6->>IMUX29 INT_R_X41Y29/INT_R.LOGIC_OUTS6->>NN2BEG2 INT_R_X41Y31/INT_R.NN2END2->>NW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

DMA_timing_ctrl.Td[0]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data6[8] - 
wires: CLBLL_L_X42Y28/CLBLL_IMUX28 CLBLL_L_X42Y28/CLBLL_LL_C4 CLBLL_L_X42Y29/CLBLL_LL_AQ CLBLL_L_X42Y29/CLBLL_LOGIC_OUTS4 CLBLM_R_X43Y30/CLBLM_IMUX1 CLBLM_R_X43Y30/CLBLM_M_A3 INT_L_X42Y28/IMUX_L28 INT_L_X42Y28/SR1END1 INT_L_X42Y29/LOGIC_OUTS_L4 INT_L_X42Y29/NE2BEG0 INT_L_X42Y29/SR1BEG1 INT_L_X42Y30/NE2A0 INT_R_X43Y29/NE2END_S3_0 INT_R_X43Y30/IMUX1 INT_R_X43Y30/NE2END0 
pips: CLBLL_L_X42Y28/CLBLL_L.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_L_X42Y29/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLM_R_X43Y30/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 INT_L_X42Y28/INT_L.SR1END1->>IMUX_L28 INT_L_X42Y29/INT_L.LOGIC_OUTS_L4->>NE2BEG0 INT_L_X42Y29/INT_L.LOGIC_OUTS_L4->>SR1BEG1 INT_R_X43Y30/INT_R.NE2END0->>IMUX1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

data5[8] - 
wires: CLBLL_L_X42Y27/CLBLL_LL_AQ CLBLL_L_X42Y27/CLBLL_LOGIC_OUTS4 CLBLL_L_X42Y28/CLBLL_IMUX31 CLBLL_L_X42Y28/CLBLL_LL_C5 CLBLM_R_X43Y30/CLBLM_IMUX4 CLBLM_R_X43Y30/CLBLM_M_A6 INT_L_X42Y27/LOGIC_OUTS_L4 INT_L_X42Y27/NL1BEG_N3 INT_L_X42Y27/NR1BEG3 INT_L_X42Y28/IMUX_L31 INT_L_X42Y28/NN2BEG3 INT_L_X42Y28/NR1END3 INT_L_X42Y29/NN2A3 INT_L_X42Y30/EL1BEG2 INT_L_X42Y30/NN2END3 INT_R_X43Y30/EL1END2 INT_R_X43Y30/IMUX4 
pips: CLBLL_L_X42Y27/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLL_L_X42Y28/CLBLL_L.CLBLL_IMUX31->CLBLL_LL_C5 CLBLM_R_X43Y30/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 INT_L_X42Y27/INT_L.LOGIC_OUTS_L4->>NL1BEG_N3 INT_L_X42Y27/INT_L.NL1BEG_N3->>NR1BEG3 INT_L_X42Y28/INT_L.NR1END3->>IMUX_L31 INT_L_X42Y28/INT_L.NR1END3->>NN2BEG3 INT_L_X42Y30/INT_L.NN2END3->>EL1BEG2 INT_R_X43Y30/INT_R.EL1END2->>IMUX4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u1/SelDev - 
wires: BRAM_INT_INTERFACE_L_X38Y29/INT_INTERFACE_WW2END2 BRAM_INT_INTERFACE_L_X38Y34/INT_INTERFACE_EE2BEG3 BRAM_L_X38Y25/BRAM_WW2END2_4 BRAM_L_X38Y30/BRAM_EE2BEG3_4 CLBLL_L_X40Y29/CLBLL_IMUX19 CLBLL_L_X40Y29/CLBLL_IMUX3 CLBLL_L_X40Y29/CLBLL_IMUX34 CLBLL_L_X40Y29/CLBLL_IMUX37 CLBLL_L_X40Y29/CLBLL_L_A2 CLBLL_L_X40Y29/CLBLL_L_B2 CLBLL_L_X40Y29/CLBLL_L_C6 CLBLL_L_X40Y29/CLBLL_L_D4 CLBLL_L_X40Y29/CLBLL_WL1END2 CLBLL_L_X40Y30/CLBLL_IMUX30 CLBLL_L_X40Y30/CLBLL_IMUX46 CLBLL_L_X40Y30/CLBLL_L_C5 CLBLL_L_X40Y30/CLBLL_L_D5 CLBLL_L_X40Y35/CLBLL_ER1BEG0 CLBLL_L_X40Y35/CLBLL_IMUX17 CLBLL_L_X40Y35/CLBLL_IMUX2 CLBLL_L_X40Y35/CLBLL_IMUX32 CLBLL_L_X40Y35/CLBLL_LL_A2 CLBLL_L_X40Y35/CLBLL_LL_B3 CLBLL_L_X40Y35/CLBLL_LL_C1 CLBLL_L_X40Y37/CLBLL_EL1BEG2 CLBLL_L_X40Y38/CLBLL_NE2A3 CLBLL_L_X40Y40/CLBLL_IMUX7 CLBLL_L_X40Y40/CLBLL_LL_A1 CLBLL_L_X42Y28/CLBLL_IMUX32 CLBLL_L_X42Y28/CLBLL_IMUX33 CLBLL_L_X42Y28/CLBLL_IMUX40 CLBLL_L_X42Y28/CLBLL_IMUX41 CLBLL_L_X42Y28/CLBLL_LL_C1 CLBLL_L_X42Y28/CLBLL_LL_D1 CLBLL_L_X42Y28/CLBLL_L_C1 CLBLL_L_X42Y28/CLBLL_L_D1 CLBLL_L_X42Y29/CLBLL_IMUX30 CLBLL_L_X42Y29/CLBLL_L_C5 CLBLL_L_X42Y29/CLBLL_WW2A3 CLBLL_L_X42Y37/CLBLL_EE2A2 CLBLL_L_X42Y37/CLBLL_IMUX1 CLBLL_L_X42Y37/CLBLL_IMUX27 CLBLL_L_X42Y37/CLBLL_IMUX29 CLBLL_L_X42Y37/CLBLL_IMUX40 CLBLL_L_X42Y37/CLBLL_LL_A3 CLBLL_L_X42Y37/CLBLL_LL_B4 CLBLL_L_X42Y37/CLBLL_LL_C2 CLBLL_L_X42Y37/CLBLL_LL_D1 CLBLM_R_X37Y29/CLBLM_IMUX6 CLBLM_R_X37Y29/CLBLM_L_A1 CLBLM_R_X37Y29/CLBLM_WW2END2 CLBLM_R_X37Y31/CLBLM_IMUX15 CLBLM_R_X37Y31/CLBLM_IMUX29 CLBLM_R_X37Y31/CLBLM_IMUX38 CLBLM_R_X37Y31/CLBLM_IMUX7 CLBLM_R_X37Y31/CLBLM_M_A1 CLBLM_R_X37Y31/CLBLM_M_B1 CLBLM_R_X37Y31/CLBLM_M_C2 CLBLM_R_X37Y31/CLBLM_M_D3 CLBLM_R_X37Y33/CLBLM_IMUX15 CLBLM_R_X37Y33/CLBLM_IMUX29 CLBLM_R_X37Y33/CLBLM_IMUX7 CLBLM_R_X37Y33/CLBLM_M_A1 CLBLM_R_X37Y33/CLBLM_M_B1 CLBLM_R_X37Y33/CLBLM_M_C2 CLBLM_R_X37Y34/CLBLM_EE2BEG3 CLBLM_R_X37Y34/CLBLM_IMUX7 CLBLM_R_X37Y34/CLBLM_M_A1 CLBLM_R_X37Y35/CLBLM_IMUX19 CLBLM_R_X37Y35/CLBLM_IMUX3 CLBLM_R_X37Y35/CLBLM_L_A2 CLBLM_R_X37Y35/CLBLM_L_B2 CLBLM_R_X37Y37/CLBLM_IMUX27 CLBLM_R_X37Y37/CLBLM_IMUX28 CLBLM_R_X37Y37/CLBLM_IMUX4 CLBLM_R_X37Y37/CLBLM_M_A6 CLBLM_R_X37Y37/CLBLM_M_B4 CLBLM_R_X37Y37/CLBLM_M_C4 CLBLM_R_X39Y28/CLBLM_IMUX23 CLBLM_R_X39Y28/CLBLM_L_C3 CLBLM_R_X39Y29/CLBLM_IMUX21 CLBLM_R_X39Y29/CLBLM_IMUX36 CLBLM_R_X39Y29/CLBLM_L_C4 CLBLM_R_X39Y29/CLBLM_L_D2 CLBLM_R_X39Y29/CLBLM_WL1END2 CLBLM_R_X39Y34/CLBLM_IMUX2 CLBLM_R_X39Y34/CLBLM_M_A2 CLBLM_R_X39Y35/CLBLM_ER1BEG0 CLBLM_R_X39Y36/CLBLM_IMUX15 CLBLM_R_X39Y36/CLBLM_IMUX6 CLBLM_R_X39Y36/CLBLM_IMUX7 CLBLM_R_X39Y36/CLBLM_L_A1 CLBLM_R_X39Y36/CLBLM_M_A1 CLBLM_R_X39Y36/CLBLM_M_B1 CLBLM_R_X39Y37/CLBLM_EL1BEG2 CLBLM_R_X39Y37/CLBLM_IMUX3 CLBLM_R_X39Y37/CLBLM_L_A2 CLBLM_R_X39Y38/CLBLM_NE2A3 CLBLM_R_X41Y29/CLBLM_WW2A3 CLBLM_R_X41Y37/CLBLM_EE2A2 CLBLM_R_X43Y29/CLBLM_IMUX1 CLBLM_R_X43Y29/CLBLM_M_A3 CLBLM_R_X43Y30/CLBLM_IMUX16 CLBLM_R_X43Y30/CLBLM_IMUX9 CLBLM_R_X43Y30/CLBLM_L_A5 CLBLM_R_X43Y30/CLBLM_L_B3 CLBLM_R_X43Y32/CLBLM_IMUX1 CLBLM_R_X43Y32/CLBLM_IMUX29 CLBLM_R_X43Y32/CLBLM_LOGIC_OUTS4 CLBLM_R_X43Y32/CLBLM_M_A3 CLBLM_R_X43Y32/CLBLM_M_AQ CLBLM_R_X43Y32/CLBLM_M_C2 CLBLM_R_X43Y38/CLBLM_IMUX17 CLBLM_R_X43Y38/CLBLM_IMUX8 CLBLM_R_X43Y38/CLBLM_M_A5 CLBLM_R_X43Y38/CLBLM_M_B3 INT_L_X38Y29/WW2A2 INT_L_X38Y34/EE2A3 INT_L_X40Y29/FAN_ALT3 INT_L_X40Y29/FAN_ALT7 INT_L_X40Y29/FAN_BOUNCE3 INT_L_X40Y29/FAN_BOUNCE7 INT_L_X40Y29/IMUX_L19 INT_L_X40Y29/IMUX_L3 INT_L_X40Y29/IMUX_L34 INT_L_X40Y29/IMUX_L37 INT_L_X40Y29/WL1BEG2 INT_L_X40Y29/WW2END3 INT_L_X40Y30/IMUX_L30 INT_L_X40Y30/IMUX_L46 INT_L_X40Y30/NL1BEG_N3 INT_L_X40Y30/WW2END_N0_3 INT_L_X40Y35/ER1END0 INT_L_X40Y35/IMUX_L17 INT_L_X40Y35/IMUX_L2 INT_L_X40Y35/IMUX_L32 INT_L_X40Y37/EE2BEG2 INT_L_X40Y37/EL1END2 INT_L_X40Y38/NE2END3 INT_L_X40Y38/NN2BEG3 INT_L_X40Y39/NN2A3 INT_L_X40Y40/IMUX_L7 INT_L_X40Y40/NN2END3 INT_L_X42Y28/IMUX_L32 INT_L_X42Y28/IMUX_L33 INT_L_X42Y28/IMUX_L40 INT_L_X42Y28/IMUX_L41 INT_L_X42Y28/SW2END0 INT_L_X42Y29/IMUX_L30 INT_L_X42Y29/WL1END3 INT_L_X42Y29/WW2BEG3 INT_L_X42Y30/WL1END_N1_3 INT_L_X42Y36/FAN_BOUNCE_S3_2 INT_L_X42Y37/EE2END2 INT_L_X42Y37/ER1BEG3 INT_L_X42Y37/FAN_ALT2 INT_L_X42Y37/FAN_ALT5 INT_L_X42Y37/FAN_BOUNCE2 INT_L_X42Y37/FAN_BOUNCE5 INT_L_X42Y37/IMUX_L1 INT_L_X42Y37/IMUX_L27 INT_L_X42Y37/IMUX_L29 INT_L_X42Y37/IMUX_L40 INT_R_X37Y29/IMUX6 INT_R_X37Y29/NN2BEG3 INT_R_X37Y29/WW2END2 INT_R_X37Y30/NN2A3 INT_R_X37Y31/IMUX15 INT_R_X37Y31/IMUX29 INT_R_X37Y31/IMUX38 INT_R_X37Y31/IMUX7 INT_R_X37Y31/NN2BEG3 INT_R_X37Y31/NN2END3 INT_R_X37Y32/NN2A3 INT_R_X37Y33/IMUX15 INT_R_X37Y33/IMUX29 INT_R_X37Y33/IMUX7 INT_R_X37Y33/NN2END3 INT_R_X37Y33/NR1BEG3 INT_R_X37Y34/EE2BEG3 INT_R_X37Y34/IMUX7 INT_R_X37Y34/NL1BEG2 INT_R_X37Y34/NR1END3 INT_R_X37Y35/IMUX19 INT_R_X37Y35/IMUX3 INT_R_X37Y35/NL1END2 INT_R_X37Y35/NN2BEG2 INT_R_X37Y36/NN2A2 INT_R_X37Y37/IMUX27 INT_R_X37Y37/IMUX28 INT_R_X37Y37/IMUX4 INT_R_X37Y37/NN2END2 INT_R_X39Y28/IMUX23 INT_R_X39Y28/SR1END3 INT_R_X39Y29/IMUX21 INT_R_X39Y29/IMUX36 INT_R_X39Y29/SR1BEG3 INT_R_X39Y29/SR1END_N3_3 INT_R_X39Y29/WL1END2 INT_R_X39Y29/WW2BEG2 INT_R_X39Y34/EE2END3 INT_R_X39Y34/ER1BEG_S0 INT_R_X39Y34/FAN_ALT1 INT_R_X39Y34/FAN_BOUNCE1 INT_R_X39Y34/IMUX2 INT_R_X39Y34/NN2BEG3 INT_R_X39Y35/ER1BEG0 INT_R_X39Y35/NN2A3 INT_R_X39Y36/IMUX15 INT_R_X39Y36/IMUX6 INT_R_X39Y36/IMUX7 INT_R_X39Y36/NL1BEG2 INT_R_X39Y36/NN2END3 INT_R_X39Y36/NR1BEG3 INT_R_X39Y37/EL1BEG2 INT_R_X39Y37/IMUX3 INT_R_X39Y37/NE2BEG3 INT_R_X39Y37/NL1END2 INT_R_X39Y37/NR1END3 INT_R_X39Y38/NE2A3 INT_R_X41Y29/WW2A3 INT_R_X41Y37/EE2A2 INT_R_X43Y28/SW2A0 INT_R_X43Y29/IMUX1 INT_R_X43Y29/SS2END0 INT_R_X43Y29/SW2BEG0 INT_R_X43Y29/WL1BEG3 INT_R_X43Y30/IMUX16 INT_R_X43Y30/IMUX9 INT_R_X43Y30/SL1END0 INT_R_X43Y30/SS2A0 INT_R_X43Y30/SS2END0 INT_R_X43Y30/WL1BEG_N3 INT_R_X43Y31/SL1BEG0 INT_R_X43Y31/SL1END0 INT_R_X43Y31/SS2A0 INT_R_X43Y31/SS2BEG0 INT_R_X43Y32/IMUX1 INT_R_X43Y32/IMUX29 INT_R_X43Y32/LOGIC_OUTS4 INT_R_X43Y32/NL1BEG_N3 INT_R_X43Y32/SL1BEG0 INT_R_X43Y32/SS2BEG0 INT_R_X43Y37/BYP_ALT7 INT_R_X43Y37/BYP_BOUNCE7 INT_R_X43Y37/ER1END3 INT_R_X43Y38/BYP_BOUNCE_N3_7 INT_R_X43Y38/ER1END_N3_3 INT_R_X43Y38/IMUX17 INT_R_X43Y38/IMUX8 VBRK_X99Y31/VBRK_WL1END2 VBRK_X99Y37/VBRK_ER1BEG0 VBRK_X99Y39/VBRK_EL1BEG2 VBRK_X99Y40/VBRK_NE2A3 
pips: CLBLL_L_X40Y29/CLBLL_L.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_L_X40Y29/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_L_X40Y29/CLBLL_L.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_L_X40Y29/CLBLL_L.CLBLL_IMUX37->CLBLL_L_D4 CLBLL_L_X40Y30/CLBLL_L.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_L_X40Y30/CLBLL_L.CLBLL_IMUX46->CLBLL_L_D5 CLBLL_L_X40Y35/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_L_X40Y35/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_L_X40Y35/CLBLL_L.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_L_X40Y40/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_L_X42Y28/CLBLL_L.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_L_X42Y28/CLBLL_L.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_L_X42Y28/CLBLL_L.CLBLL_IMUX40->CLBLL_LL_D1 CLBLL_L_X42Y28/CLBLL_L.CLBLL_IMUX41->CLBLL_L_D1 CLBLL_L_X42Y29/CLBLL_L.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_L_X42Y37/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X42Y37/CLBLL_L.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_L_X42Y37/CLBLL_L.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_L_X42Y37/CLBLL_L.CLBLL_IMUX40->CLBLL_LL_D1 CLBLM_R_X37Y29/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X37Y31/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X37Y31/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X37Y31/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X37Y31/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X37Y33/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X37Y33/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X37Y33/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X37Y34/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X37Y35/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X37Y35/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X37Y37/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X37Y37/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X37Y37/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X39Y28/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X39Y29/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X39Y29/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_R_X39Y34/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X39Y36/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X39Y36/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X39Y36/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X43Y29/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X43Y30/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X43Y30/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X43Y32/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X43Y32/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X43Y32/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_R_X43Y38/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X43Y38/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X40Y29/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X40Y29/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X40Y29/INT_L.FAN_BOUNCE3->>FAN_ALT7 INT_L_X40Y29/INT_L.FAN_BOUNCE3->>IMUX_L19 INT_L_X40Y29/INT_L.FAN_BOUNCE3->>IMUX_L3 INT_L_X40Y29/INT_L.FAN_BOUNCE3->>IMUX_L37 INT_L_X40Y29/INT_L.FAN_BOUNCE7->>IMUX_L34 INT_L_X40Y29/INT_L.WW2END3->>FAN_ALT3 INT_L_X40Y29/INT_L.WW2END3->>WL1BEG2 INT_L_X40Y30/INT_L.NL1BEG_N3->>IMUX_L30 INT_L_X40Y30/INT_L.NL1BEG_N3->>IMUX_L46 INT_L_X40Y30/INT_L.WW2END_N0_3->>NL1BEG_N3 INT_L_X40Y35/INT_L.ER1END0->>IMUX_L17 INT_L_X40Y35/INT_L.ER1END0->>IMUX_L2 INT_L_X40Y35/INT_L.ER1END0->>IMUX_L32 INT_L_X40Y37/INT_L.EL1END2->>EE2BEG2 INT_L_X40Y38/INT_L.NE2END3->>NN2BEG3 INT_L_X40Y40/INT_L.NN2END3->>IMUX_L7 INT_L_X42Y28/INT_L.SW2END0->>IMUX_L32 INT_L_X42Y28/INT_L.SW2END0->>IMUX_L33 INT_L_X42Y28/INT_L.SW2END0->>IMUX_L40 INT_L_X42Y28/INT_L.SW2END0->>IMUX_L41 INT_L_X42Y29/INT_L.WL1END3->>IMUX_L30 INT_L_X42Y29/INT_L.WL1END3->>WW2BEG3 INT_L_X42Y37/INT_L.EE2END2->>ER1BEG3 INT_L_X42Y37/INT_L.EE2END2->>FAN_ALT5 INT_L_X42Y37/INT_L.EE2END2->>IMUX_L29 INT_L_X42Y37/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X42Y37/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X42Y37/INT_L.FAN_BOUNCE2->>IMUX_L40 INT_L_X42Y37/INT_L.FAN_BOUNCE5->>FAN_ALT2 INT_L_X42Y37/INT_L.FAN_BOUNCE5->>IMUX_L1 INT_L_X42Y37/INT_L.FAN_BOUNCE5->>IMUX_L27 INT_R_X37Y29/INT_R.WW2END2->>IMUX6 INT_R_X37Y29/INT_R.WW2END2->>NN2BEG3 INT_R_X37Y31/INT_R.NN2END3->>IMUX15 INT_R_X37Y31/INT_R.NN2END3->>IMUX29 INT_R_X37Y31/INT_R.NN2END3->>IMUX38 INT_R_X37Y31/INT_R.NN2END3->>IMUX7 INT_R_X37Y31/INT_R.NN2END3->>NN2BEG3 INT_R_X37Y33/INT_R.NN2END3->>IMUX15 INT_R_X37Y33/INT_R.NN2END3->>IMUX29 INT_R_X37Y33/INT_R.NN2END3->>IMUX7 INT_R_X37Y33/INT_R.NN2END3->>NR1BEG3 INT_R_X37Y34/INT_R.NR1END3->>EE2BEG3 INT_R_X37Y34/INT_R.NR1END3->>IMUX7 INT_R_X37Y34/INT_R.NR1END3->>NL1BEG2 INT_R_X37Y35/INT_R.NL1END2->>IMUX19 INT_R_X37Y35/INT_R.NL1END2->>IMUX3 INT_R_X37Y35/INT_R.NL1END2->>NN2BEG2 INT_R_X37Y37/INT_R.NN2END2->>IMUX27 INT_R_X37Y37/INT_R.NN2END2->>IMUX28 INT_R_X37Y37/INT_R.NN2END2->>IMUX4 INT_R_X39Y28/INT_R.SR1END3->>IMUX23 INT_R_X39Y29/INT_R.WL1END2->>IMUX21 INT_R_X39Y29/INT_R.WL1END2->>IMUX36 INT_R_X39Y29/INT_R.WL1END2->>SR1BEG3 INT_R_X39Y29/INT_R.WL1END2->>WW2BEG2 INT_R_X39Y34/INT_R.EE2END3->>ER1BEG_S0 INT_R_X39Y34/INT_R.EE2END3->>FAN_ALT1 INT_R_X39Y34/INT_R.EE2END3->>NN2BEG3 INT_R_X39Y34/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X39Y34/INT_R.FAN_BOUNCE1->>IMUX2 INT_R_X39Y36/INT_R.NN2END3->>IMUX15 INT_R_X39Y36/INT_R.NN2END3->>IMUX6 INT_R_X39Y36/INT_R.NN2END3->>IMUX7 INT_R_X39Y36/INT_R.NN2END3->>NL1BEG2 INT_R_X39Y36/INT_R.NN2END3->>NR1BEG3 INT_R_X39Y37/INT_R.NL1END2->>IMUX3 INT_R_X39Y37/INT_R.NR1END3->>EL1BEG2 INT_R_X39Y37/INT_R.NR1END3->>NE2BEG3 INT_R_X43Y29/INT_R.SS2END0->>IMUX1 INT_R_X43Y29/INT_R.SS2END0->>SW2BEG0 INT_R_X43Y30/INT_R.SL1END0->>IMUX16 INT_R_X43Y30/INT_R.SS2END0->>IMUX9 INT_R_X43Y30/INT_R.SS2END0->>WL1BEG_N3 INT_R_X43Y31/INT_R.SL1END0->>SL1BEG0 INT_R_X43Y31/INT_R.SL1END0->>SS2BEG0 INT_R_X43Y32/INT_R.LOGIC_OUTS4->>IMUX1 INT_R_X43Y32/INT_R.LOGIC_OUTS4->>NL1BEG_N3 INT_R_X43Y32/INT_R.LOGIC_OUTS4->>SL1BEG0 INT_R_X43Y32/INT_R.LOGIC_OUTS4->>SS2BEG0 INT_R_X43Y32/INT_R.NL1BEG_N3->>IMUX29 INT_R_X43Y37/INT_R.BYP_ALT7->>BYP_BOUNCE7 INT_R_X43Y37/INT_R.ER1END3->>BYP_ALT7 INT_R_X43Y38/INT_R.BYP_BOUNCE_N3_7->>IMUX17 INT_R_X43Y38/INT_R.ER1END_N3_3->>IMUX8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 61, 

DMA_timing_ctrl.Td[1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data6[9] - 
wires: CLBLL_L_X42Y28/CLBLL_IMUX22 CLBLL_L_X42Y28/CLBLL_LL_C3 CLBLL_L_X42Y29/CLBLL_IMUX10 CLBLL_L_X42Y29/CLBLL_LL_BQ CLBLL_L_X42Y29/CLBLL_LOGIC_OUTS5 CLBLL_L_X42Y29/CLBLL_L_A4 INT_L_X42Y28/IMUX_L22 INT_L_X42Y28/SR1END2 INT_L_X42Y29/IMUX_L10 INT_L_X42Y29/LOGIC_OUTS_L5 INT_L_X42Y29/SR1BEG2 
pips: CLBLL_L_X42Y28/CLBLL_L.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_L_X42Y29/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_L_X42Y29/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 INT_L_X42Y28/INT_L.SR1END2->>IMUX_L22 INT_L_X42Y29/INT_L.LOGIC_OUTS_L5->>IMUX_L10 INT_L_X42Y29/INT_L.LOGIC_OUTS_L5->>SR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

data5[9] - 
wires: CLBLL_L_X42Y27/CLBLL_LL_BQ CLBLL_L_X42Y27/CLBLL_LOGIC_OUTS5 CLBLL_L_X42Y28/CLBLL_IMUX29 CLBLL_L_X42Y28/CLBLL_LL_C2 CLBLL_L_X42Y29/CLBLL_IMUX9 CLBLL_L_X42Y29/CLBLL_L_A5 INT_L_X42Y27/LOGIC_OUTS_L5 INT_L_X42Y27/NL1BEG0 INT_L_X42Y27/NL1END_S3_0 INT_L_X42Y28/IMUX_L29 INT_L_X42Y28/NL1BEG_N3 INT_L_X42Y28/NL1END0 INT_L_X42Y28/NR1BEG0 INT_L_X42Y29/IMUX_L9 INT_L_X42Y29/NR1END0 
pips: CLBLL_L_X42Y27/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLL_L_X42Y28/CLBLL_L.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_L_X42Y29/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 INT_L_X42Y27/INT_L.LOGIC_OUTS_L5->>NL1BEG0 INT_L_X42Y28/INT_L.NL1BEG_N3->>IMUX_L29 INT_L_X42Y28/INT_L.NL1END0->>NL1BEG_N3 INT_L_X42Y28/INT_L.NL1END0->>NR1BEG0 INT_L_X42Y29/INT_L.NR1END0->>IMUX_L9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

DMA_timing_ctrl.Td[2]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data6[10] - 
wires: CLBLL_L_X42Y28/CLBLL_IMUX20 CLBLL_L_X42Y28/CLBLL_IMUX5 CLBLL_L_X42Y28/CLBLL_L_A6 CLBLL_L_X42Y28/CLBLL_L_C2 CLBLL_L_X42Y29/CLBLL_LL_CQ CLBLL_L_X42Y29/CLBLL_LOGIC_OUTS6 INT_L_X42Y28/IMUX_L20 INT_L_X42Y28/IMUX_L5 INT_L_X42Y28/SL1END2 INT_L_X42Y29/LOGIC_OUTS_L6 INT_L_X42Y29/SL1BEG2 
pips: CLBLL_L_X42Y28/CLBLL_L.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_L_X42Y28/CLBLL_L.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_L_X42Y29/CLBLL_L.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 INT_L_X42Y28/INT_L.SL1END2->>IMUX_L20 INT_L_X42Y28/INT_L.SL1END2->>IMUX_L5 INT_L_X42Y29/INT_L.LOGIC_OUTS_L6->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

data5[10] - 
wires: CLBLL_L_X42Y27/CLBLL_LOGIC_OUTS0 CLBLL_L_X42Y27/CLBLL_L_AQ CLBLL_L_X42Y28/CLBLL_EL1BEG3 CLBLL_L_X42Y28/CLBLL_IMUX0 CLBLL_L_X42Y28/CLBLL_IMUX23 CLBLL_L_X42Y28/CLBLL_L_A3 CLBLL_L_X42Y28/CLBLL_L_C3 CLBLL_L_X42Y29/CLBLL_NW2A0 CLBLM_R_X41Y28/CLBLM_EL1BEG3 CLBLM_R_X41Y29/CLBLM_NW2A0 INT_L_X42Y27/LOGIC_OUTS_L0 INT_L_X42Y27/NR1BEG0 INT_L_X42Y28/EL1END3 INT_L_X42Y28/IMUX_L0 INT_L_X42Y28/IMUX_L23 INT_L_X42Y28/NR1END0 INT_L_X42Y28/NW2BEG0 INT_L_X42Y29/NW2A0 INT_R_X41Y28/EL1BEG3 INT_R_X41Y28/NW2END_S0_0 INT_R_X41Y29/EL1BEG_N3 INT_R_X41Y29/NW2END0 
pips: CLBLL_L_X42Y27/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLL_L_X42Y28/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_L_X42Y28/CLBLL_L.CLBLL_IMUX23->CLBLL_L_C3 INT_L_X42Y27/INT_L.LOGIC_OUTS_L0->>NR1BEG0 INT_L_X42Y28/INT_L.EL1END3->>IMUX_L23 INT_L_X42Y28/INT_L.NR1END0->>IMUX_L0 INT_L_X42Y28/INT_L.NR1END0->>NW2BEG0 INT_R_X41Y29/INT_R.NW2END0->>EL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

DMA_timing_ctrl.Td[3]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data6[11] - 
wires: CLBLL_L_X42Y28/CLBLL_IMUX30 CLBLL_L_X42Y28/CLBLL_L_C5 CLBLL_L_X42Y29/CLBLL_LL_DQ CLBLL_L_X42Y29/CLBLL_LOGIC_OUTS7 CLBLM_R_X43Y29/CLBLM_IMUX9 CLBLM_R_X43Y29/CLBLM_L_A5 INT_L_X42Y28/ER1BEG_S0 INT_L_X42Y28/IMUX_L30 INT_L_X42Y28/SL1END3 INT_L_X42Y29/ER1BEG0 INT_L_X42Y29/LOGIC_OUTS_L7 INT_L_X42Y29/SL1BEG3 INT_R_X43Y29/ER1END0 INT_R_X43Y29/IMUX9 
pips: CLBLL_L_X42Y28/CLBLL_L.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_L_X42Y29/CLBLL_L.CLBLL_LL_DQ->CLBLL_LOGIC_OUTS7 CLBLM_R_X43Y29/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 INT_L_X42Y28/INT_L.SL1END3->>ER1BEG_S0 INT_L_X42Y28/INT_L.SL1END3->>IMUX_L30 INT_L_X42Y29/INT_L.LOGIC_OUTS_L7->>SL1BEG3 INT_R_X43Y29/INT_R.ER1END0->>IMUX9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

data5[11] - 
wires: CLBLL_L_X42Y27/CLBLL_LOGIC_OUTS1 CLBLL_L_X42Y27/CLBLL_L_BQ CLBLL_L_X42Y28/CLBLL_IMUX21 CLBLL_L_X42Y28/CLBLL_L_C4 CLBLM_R_X43Y29/CLBLM_IMUX10 CLBLM_R_X43Y29/CLBLM_L_A4 INT_L_X42Y27/LOGIC_OUTS_L1 INT_L_X42Y27/NR1BEG1 INT_L_X42Y28/GFAN1 INT_L_X42Y28/IMUX_L21 INT_L_X42Y28/NE2BEG1 INT_L_X42Y28/NR1END1 INT_L_X42Y29/NE2A1 INT_R_X43Y29/IMUX10 INT_R_X43Y29/NE2END1 
pips: CLBLL_L_X42Y27/CLBLL_L.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLL_L_X42Y28/CLBLL_L.CLBLL_IMUX21->CLBLL_L_C4 CLBLM_R_X43Y29/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 INT_L_X42Y27/INT_L.LOGIC_OUTS_L1->>NR1BEG1 INT_L_X42Y28/INT_L.GFAN1->>IMUX_L21 INT_L_X42Y28/INT_L.NR1END1->>GFAN1 INT_L_X42Y28/INT_L.NR1END1->>NE2BEG1 INT_R_X43Y29/INT_R.NE2END1->>IMUX10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

DMA_timing_ctrl.Td[4]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data6[12] - 
wires: CLBLL_L_X40Y29/CLBLL_IMUX10 CLBLL_L_X40Y29/CLBLL_L_A4 CLBLL_L_X42Y28/CLBLL_IMUX4 CLBLL_L_X42Y28/CLBLL_LL_A6 CLBLL_L_X42Y29/CLBLL_LL_AMUX CLBLL_L_X42Y29/CLBLL_LOGIC_OUTS20 CLBLL_L_X42Y29/CLBLL_WL1END1 CLBLM_R_X41Y29/CLBLM_WL1END1 INT_L_X40Y29/IMUX_L10 INT_L_X40Y29/WL1END0 INT_L_X42Y27/NR1BEG2 INT_L_X42Y27/SS2END2 INT_L_X42Y28/IMUX_L4 INT_L_X42Y28/NR1END2 INT_L_X42Y28/SS2A2 INT_L_X42Y29/LOGIC_OUTS_L20 INT_L_X42Y29/SS2BEG2 INT_L_X42Y29/WL1BEG1 INT_R_X41Y29/WL1BEG0 INT_R_X41Y29/WL1END1 
pips: CLBLL_L_X40Y29/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_L_X42Y28/CLBLL_L.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_L_X42Y29/CLBLL_L.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 INT_L_X40Y29/INT_L.WL1END0->>IMUX_L10 INT_L_X42Y27/INT_L.SS2END2->>NR1BEG2 INT_L_X42Y28/INT_L.NR1END2->>IMUX_L4 INT_L_X42Y29/INT_L.LOGIC_OUTS_L20->>SS2BEG2 INT_L_X42Y29/INT_L.LOGIC_OUTS_L20->>WL1BEG1 INT_R_X41Y29/INT_R.WL1END1->>WL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

data5[12] - 
wires: CLBLL_L_X40Y29/CLBLL_IMUX6 CLBLL_L_X40Y29/CLBLL_L_A1 CLBLL_L_X42Y27/CLBLL_LL_CQ CLBLL_L_X42Y27/CLBLL_LOGIC_OUTS6 CLBLL_L_X42Y27/CLBLL_WW2A2 CLBLL_L_X42Y28/CLBLL_IMUX1 CLBLL_L_X42Y28/CLBLL_LL_A3 CLBLM_R_X41Y27/CLBLM_WW2A2 INT_L_X40Y27/NN2BEG3 INT_L_X40Y27/WW2END2 INT_L_X40Y28/NN2A3 INT_L_X40Y29/IMUX_L6 INT_L_X40Y29/NN2END3 INT_L_X42Y27/LOGIC_OUTS_L6 INT_L_X42Y27/NL1BEG1 INT_L_X42Y27/WW2BEG2 INT_L_X42Y28/IMUX_L1 INT_L_X42Y28/NL1END1 INT_R_X41Y27/WW2A2 
pips: CLBLL_L_X40Y29/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_L_X42Y27/CLBLL_L.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 CLBLL_L_X42Y28/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 INT_L_X40Y27/INT_L.WW2END2->>NN2BEG3 INT_L_X40Y29/INT_L.NN2END3->>IMUX_L6 INT_L_X42Y27/INT_L.LOGIC_OUTS_L6->>NL1BEG1 INT_L_X42Y27/INT_L.LOGIC_OUTS_L6->>WW2BEG2 INT_L_X42Y28/INT_L.NL1END1->>IMUX_L1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

DMA_timing_ctrl.Td[5]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data6[13] - 
wires: CLBLL_L_X40Y29/CLBLL_IMUX0 CLBLL_L_X40Y29/CLBLL_L_A3 CLBLL_L_X42Y29/CLBLL_LL_BMUX CLBLL_L_X42Y29/CLBLL_LOGIC_OUTS21 CLBLL_L_X42Y30/CLBLL_NW2A3 CLBLM_R_X41Y29/CLBLM_IMUX2 CLBLM_R_X41Y29/CLBLM_M_A2 CLBLM_R_X41Y30/CLBLM_NW2A3 INT_L_X40Y28/SW2END3 INT_L_X40Y29/IMUX_L0 INT_L_X40Y29/SW2END_N0_3 INT_L_X42Y29/LOGIC_OUTS_L21 INT_L_X42Y29/NW2BEG3 INT_L_X42Y30/NW2A3 INT_R_X41Y28/SW2A3 INT_R_X41Y29/IMUX2 INT_R_X41Y29/SR1BEG_S0 INT_R_X41Y29/SR1END3 INT_R_X41Y29/SW2BEG3 INT_R_X41Y30/NW2END3 INT_R_X41Y30/SR1BEG3 INT_R_X41Y30/SR1END_N3_3 
pips: CLBLL_L_X40Y29/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_L_X42Y29/CLBLL_L.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 CLBLM_R_X41Y29/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 INT_L_X40Y29/INT_L.SW2END_N0_3->>IMUX_L0 INT_L_X42Y29/INT_L.LOGIC_OUTS_L21->>NW2BEG3 INT_R_X41Y29/INT_R.SR1BEG_S0->>IMUX2 INT_R_X41Y29/INT_R.SR1END3->>SR1BEG_S0 INT_R_X41Y29/INT_R.SR1END3->>SW2BEG3 INT_R_X41Y30/INT_R.NW2END3->>SR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

data5[13] - 
wires: CLBLL_L_X40Y27/CLBLL_LOGIC_OUTS0 CLBLL_L_X40Y27/CLBLL_L_AQ CLBLL_L_X40Y29/CLBLL_IMUX9 CLBLL_L_X40Y29/CLBLL_L_A5 CLBLM_R_X41Y29/CLBLM_IMUX1 CLBLM_R_X41Y29/CLBLM_M_A3 INT_L_X40Y27/LOGIC_OUTS_L0 INT_L_X40Y27/NR1BEG0 INT_L_X40Y28/NE2BEG0 INT_L_X40Y28/NR1BEG0 INT_L_X40Y28/NR1END0 INT_L_X40Y29/IMUX_L9 INT_L_X40Y29/NE2A0 INT_L_X40Y29/NR1END0 INT_R_X41Y28/NE2END_S3_0 INT_R_X41Y29/IMUX1 INT_R_X41Y29/NE2END0 
pips: CLBLL_L_X40Y27/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLL_L_X40Y29/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 CLBLM_R_X41Y29/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 INT_L_X40Y27/INT_L.LOGIC_OUTS_L0->>NR1BEG0 INT_L_X40Y28/INT_L.NR1END0->>NE2BEG0 INT_L_X40Y28/INT_L.NR1END0->>NR1BEG0 INT_L_X40Y29/INT_L.NR1END0->>IMUX_L9 INT_R_X41Y29/INT_R.NE2END0->>IMUX1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

DMA_timing_ctrl.Td[6]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data6[14] - 
wires: CLBLL_L_X40Y28/CLBLL_IMUX3 CLBLL_L_X40Y28/CLBLL_L_A2 CLBLL_L_X40Y29/CLBLL_IMUX14 CLBLL_L_X40Y29/CLBLL_L_B1 CLBLL_L_X42Y29/CLBLL_LL_CMUX CLBLL_L_X42Y29/CLBLL_LOGIC_OUTS22 CLBLL_L_X42Y29/CLBLL_WW2A0 CLBLL_L_X42Y30/CLBLL_NW2A0 CLBLM_R_X41Y29/CLBLM_WW2A0 CLBLM_R_X41Y30/CLBLM_NW2A0 INT_L_X40Y28/IMUX_L3 INT_L_X40Y28/SR1END1 INT_L_X40Y29/IMUX_L14 INT_L_X40Y29/SR1BEG1 INT_L_X40Y29/WL1END2 INT_L_X40Y29/WW2END0 INT_L_X42Y29/LOGIC_OUTS_L22 INT_L_X42Y29/NW2BEG0 INT_L_X42Y29/WW2BEG0 INT_L_X42Y30/NW2A0 INT_R_X41Y29/NW2END_S0_0 INT_R_X41Y29/WL1BEG2 INT_R_X41Y29/WW2A0 INT_R_X41Y30/NW2END0 
pips: CLBLL_L_X40Y28/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_L_X40Y29/CLBLL_L.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_L_X42Y29/CLBLL_L.CLBLL_LL_CMUX->CLBLL_LOGIC_OUTS22 INT_L_X40Y28/INT_L.SR1END1->>IMUX_L3 INT_L_X40Y29/INT_L.WL1END2->>IMUX_L14 INT_L_X40Y29/INT_L.WW2END0->>SR1BEG1 INT_L_X42Y29/INT_L.LOGIC_OUTS_L22->>NW2BEG0 INT_L_X42Y29/INT_L.LOGIC_OUTS_L22->>WW2BEG0 INT_R_X41Y29/INT_R.NW2END_S0_0->>WL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

data5[14] - 
wires: CLBLL_L_X40Y28/CLBLL_IMUX10 CLBLL_L_X40Y28/CLBLL_L_A4 CLBLL_L_X40Y29/CLBLL_IMUX16 CLBLL_L_X40Y29/CLBLL_L_B3 CLBLL_L_X42Y27/CLBLL_LL_DQ CLBLL_L_X42Y27/CLBLL_LOGIC_OUTS7 CLBLL_L_X42Y28/CLBLL_WR1END0 CLBLM_R_X41Y28/CLBLM_WR1END0 INT_L_X40Y28/IMUX_L10 INT_L_X40Y28/NL1BEG0 INT_L_X40Y28/NL1END_S3_0 INT_L_X40Y28/WR1END1 INT_L_X40Y29/IMUX_L16 INT_L_X40Y29/NL1END0 INT_L_X42Y27/LOGIC_OUTS_L7 INT_L_X42Y27/WR1BEG_S0 INT_L_X42Y28/WR1BEG0 INT_R_X41Y27/WR1END_S1_0 INT_R_X41Y28/WR1BEG1 INT_R_X41Y28/WR1END0 
pips: CLBLL_L_X40Y28/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_L_X40Y29/CLBLL_L.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_L_X42Y27/CLBLL_L.CLBLL_LL_DQ->CLBLL_LOGIC_OUTS7 INT_L_X40Y28/INT_L.WR1END1->>IMUX_L10 INT_L_X40Y28/INT_L.WR1END1->>NL1BEG0 INT_L_X40Y29/INT_L.NL1END0->>IMUX_L16 INT_L_X42Y27/INT_L.LOGIC_OUTS_L7->>WR1BEG_S0 INT_R_X41Y28/INT_R.WR1END0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

DMA_timing_ctrl.Td[7]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data6[15] - 
wires: CLBLL_L_X40Y29/CLBLL_IMUX25 CLBLL_L_X40Y29/CLBLL_L_B5 CLBLL_L_X40Y30/CLBLL_IMUX0 CLBLL_L_X40Y30/CLBLL_L_A3 CLBLL_L_X42Y29/CLBLL_LL_DMUX CLBLL_L_X42Y29/CLBLL_LOGIC_OUTS23 CLBLL_L_X42Y30/CLBLL_NW2A1 CLBLM_R_X41Y30/CLBLM_NW2A1 INT_L_X40Y29/IMUX_L25 INT_L_X40Y29/NL1BEG0 INT_L_X40Y29/NL1END_S3_0 INT_L_X40Y29/SW2END0 INT_L_X40Y30/IMUX_L0 INT_L_X40Y30/NL1END0 INT_L_X42Y29/LOGIC_OUTS_L23 INT_L_X42Y29/NW2BEG1 INT_L_X42Y30/NW2A1 INT_R_X41Y29/SW2A0 INT_R_X41Y30/NW2END1 INT_R_X41Y30/SW2BEG0 
pips: CLBLL_L_X40Y29/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_L_X40Y30/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_L_X42Y29/CLBLL_L.CLBLL_LL_DMUX->CLBLL_LOGIC_OUTS23 INT_L_X40Y29/INT_L.SW2END0->>IMUX_L25 INT_L_X40Y29/INT_L.SW2END0->>NL1BEG0 INT_L_X40Y30/INT_L.NL1END0->>IMUX_L0 INT_L_X42Y29/INT_L.LOGIC_OUTS_L23->>NW2BEG1 INT_R_X41Y30/INT_R.NW2END1->>SW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

data5[15] - 
wires: CLBLL_L_X40Y27/CLBLL_LOGIC_OUTS1 CLBLL_L_X40Y27/CLBLL_L_BQ CLBLL_L_X40Y29/CLBLL_IMUX26 CLBLL_L_X40Y29/CLBLL_L_B4 CLBLL_L_X40Y30/CLBLL_IMUX3 CLBLL_L_X40Y30/CLBLL_L_A2 INT_L_X40Y27/LOGIC_OUTS_L1 INT_L_X40Y27/NN2BEG1 INT_L_X40Y28/NN2A1 INT_L_X40Y29/IMUX_L26 INT_L_X40Y29/NN2END1 INT_L_X40Y29/NR1BEG1 INT_L_X40Y30/IMUX_L3 INT_L_X40Y30/NR1END1 
pips: CLBLL_L_X40Y27/CLBLL_L.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLL_L_X40Y29/CLBLL_L.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_L_X40Y30/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 INT_L_X40Y27/INT_L.LOGIC_OUTS_L1->>NN2BEG1 INT_L_X40Y29/INT_L.NN2END1->>IMUX_L26 INT_L_X40Y29/INT_L.NN2END1->>NR1BEG1 INT_L_X40Y30/INT_L.NR1END1->>IMUX_L3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

DMA_timing_ctrl.Teoc[0]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data6[24] - 
wires: CLBLM_R_X37Y31/CLBLM_IMUX2 CLBLM_R_X37Y31/CLBLM_M_A2 CLBLM_R_X37Y32/CLBLM_LOGIC_OUTS1 CLBLM_R_X37Y32/CLBLM_L_BQ CLBLM_R_X37Y33/CLBLM_IMUX0 CLBLM_R_X37Y33/CLBLM_L_A3 INT_R_X37Y31/IMUX2 INT_R_X37Y31/SL1END1 INT_R_X37Y32/LOGIC_OUTS1 INT_R_X37Y32/NL1BEG0 INT_R_X37Y32/NL1END_S3_0 INT_R_X37Y32/SL1BEG1 INT_R_X37Y33/IMUX0 INT_R_X37Y33/NL1END0 
pips: CLBLM_R_X37Y31/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X37Y32/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_R_X37Y33/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 INT_R_X37Y31/INT_R.SL1END1->>IMUX2 INT_R_X37Y32/INT_R.LOGIC_OUTS1->>NL1BEG0 INT_R_X37Y32/INT_R.LOGIC_OUTS1->>SL1BEG1 INT_R_X37Y33/INT_R.NL1END0->>IMUX0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

data5[24] - 
wires: BRAM_INT_INTERFACE_L_X38Y31/INT_INTERFACE_WR1END1 BRAM_INT_INTERFACE_L_X38Y33/INT_INTERFACE_WR1END1 BRAM_L_X38Y30/BRAM_WR1END1_1 BRAM_L_X38Y30/BRAM_WR1END1_3 CLBLM_R_X37Y31/CLBLM_IMUX11 CLBLM_R_X37Y31/CLBLM_M_A4 CLBLM_R_X37Y31/CLBLM_WR1END1 CLBLM_R_X37Y33/CLBLM_IMUX3 CLBLM_R_X37Y33/CLBLM_L_A2 CLBLM_R_X37Y33/CLBLM_WR1END1 CLBLM_R_X39Y30/CLBLM_LOGIC_OUTS4 CLBLM_R_X39Y30/CLBLM_M_AQ INT_L_X38Y30/NW2END_S0_0 INT_L_X38Y31/NN2BEG0 INT_L_X38Y31/NW2END0 INT_L_X38Y31/WR1BEG1 INT_L_X38Y32/NN2A0 INT_L_X38Y32/NN2END_S2_0 INT_L_X38Y33/NN2END0 INT_L_X38Y33/WR1BEG1 INT_R_X37Y31/IMUX11 INT_R_X37Y31/WR1END1 INT_R_X37Y33/IMUX3 INT_R_X37Y33/WR1END1 INT_R_X39Y30/LOGIC_OUTS4 INT_R_X39Y30/NW2BEG0 INT_R_X39Y31/NW2A0 
pips: CLBLM_R_X37Y31/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X37Y33/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X39Y30/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X38Y31/INT_L.NW2END0->>NN2BEG0 INT_L_X38Y31/INT_L.NW2END0->>WR1BEG1 INT_L_X38Y33/INT_L.NN2END0->>WR1BEG1 INT_R_X37Y31/INT_R.WR1END1->>IMUX11 INT_R_X37Y33/INT_R.WR1END1->>IMUX3 INT_R_X39Y30/INT_R.LOGIC_OUTS4->>NW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

DMA_timing_ctrl.Teoc[1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data6[25] - 
wires: CLBLM_R_X37Y30/CLBLM_IMUX8 CLBLM_R_X37Y30/CLBLM_LOGIC_OUTS0 CLBLM_R_X37Y30/CLBLM_L_AQ CLBLM_R_X37Y30/CLBLM_M_A5 CLBLM_R_X37Y31/CLBLM_IMUX1 CLBLM_R_X37Y31/CLBLM_M_A3 INT_R_X37Y30/IMUX8 INT_R_X37Y30/LOGIC_OUTS0 INT_R_X37Y30/NR1BEG0 INT_R_X37Y31/IMUX1 INT_R_X37Y31/NR1END0 
pips: CLBLM_R_X37Y30/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X37Y30/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X37Y31/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 INT_R_X37Y30/INT_R.LOGIC_OUTS0->>IMUX8 INT_R_X37Y30/INT_R.LOGIC_OUTS0->>NR1BEG0 INT_R_X37Y31/INT_R.NR1END0->>IMUX1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

data5[25] - 
wires: BRAM_INT_INTERFACE_L_X38Y30/INT_INTERFACE_WL1END0 BRAM_L_X38Y30/BRAM_WL1END0_0 CLBLM_L_X36Y30/CLBLM_WW2END0 CLBLM_L_X36Y31/CLBLM_EE2BEG0 CLBLM_R_X37Y30/CLBLM_IMUX2 CLBLM_R_X37Y30/CLBLM_M_A2 CLBLM_R_X37Y30/CLBLM_WL1END0 CLBLM_R_X37Y31/CLBLM_IMUX8 CLBLM_R_X37Y31/CLBLM_M_A5 CLBLM_R_X39Y30/CLBLM_LOGIC_OUTS5 CLBLM_R_X39Y30/CLBLM_M_BQ DSP_R_X35Y30/DSP_EE2BEG0_1 DSP_R_X35Y30/DSP_WW2END0_0 INT_INTERFACE_R_X35Y30/INT_INTERFACE_WW2END0 INT_INTERFACE_R_X35Y31/INT_INTERFACE_EE2BEG0 INT_L_X36Y30/WW2A0 INT_L_X36Y31/EE2A0 INT_L_X38Y30/WL1BEG0 INT_L_X38Y30/WR1END2 INT_R_X35Y30/NL1BEG0 INT_R_X35Y30/NL1END_S3_0 INT_R_X35Y30/WW2END0 INT_R_X35Y31/EE2BEG0 INT_R_X35Y31/NL1END0 INT_R_X37Y30/IMUX2 INT_R_X37Y30/WL1END0 INT_R_X37Y30/WW2BEG0 INT_R_X37Y31/EE2END0 INT_R_X37Y31/IMUX8 INT_R_X39Y30/LOGIC_OUTS5 INT_R_X39Y30/WR1BEG2 VBRK_X89Y32/VBRK_WW2END0 VBRK_X89Y33/VBRK_EE2BEG0 
pips: CLBLM_R_X37Y30/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X37Y31/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X39Y30/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X38Y30/INT_L.WR1END2->>WL1BEG0 INT_R_X35Y30/INT_R.WW2END0->>NL1BEG0 INT_R_X35Y31/INT_R.NL1END0->>EE2BEG0 INT_R_X37Y30/INT_R.WL1END0->>IMUX2 INT_R_X37Y30/INT_R.WL1END0->>WW2BEG0 INT_R_X37Y31/INT_R.EE2END0->>IMUX8 INT_R_X39Y30/INT_R.LOGIC_OUTS5->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

DMA_timing_ctrl.Teoc[2]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data6[26] - 
wires: CLBLM_R_X37Y29/CLBLM_IMUX10 CLBLM_R_X37Y29/CLBLM_L_A4 CLBLM_R_X37Y30/CLBLM_LOGIC_OUTS1 CLBLM_R_X37Y30/CLBLM_L_BQ CLBLM_R_X37Y31/CLBLM_IMUX10 CLBLM_R_X37Y31/CLBLM_L_A4 INT_R_X37Y29/IMUX10 INT_R_X37Y29/SL1END1 INT_R_X37Y30/LOGIC_OUTS1 INT_R_X37Y30/NR1BEG1 INT_R_X37Y30/SL1BEG1 INT_R_X37Y31/IMUX10 INT_R_X37Y31/NR1END1 
pips: CLBLM_R_X37Y29/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X37Y30/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_R_X37Y31/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 INT_R_X37Y29/INT_R.SL1END1->>IMUX10 INT_R_X37Y30/INT_R.LOGIC_OUTS1->>NR1BEG1 INT_R_X37Y30/INT_R.LOGIC_OUTS1->>SL1BEG1 INT_R_X37Y31/INT_R.NR1END1->>IMUX10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

data5[26] - 
wires: BRAM_INT_INTERFACE_L_X38Y29/INT_INTERFACE_SW2A1 BRAM_INT_INTERFACE_L_X38Y31/INT_INTERFACE_NW2A2 BRAM_L_X38Y25/BRAM_SW2A1_4 BRAM_L_X38Y30/BRAM_NW2A2_1 CLBLM_R_X37Y29/CLBLM_IMUX3 CLBLM_R_X37Y29/CLBLM_L_A2 CLBLM_R_X37Y29/CLBLM_SW2A1 CLBLM_R_X37Y31/CLBLM_IMUX3 CLBLM_R_X37Y31/CLBLM_L_A2 CLBLM_R_X37Y31/CLBLM_NW2A2 CLBLM_R_X39Y30/CLBLM_LOGIC_OUTS6 CLBLM_R_X39Y30/CLBLM_M_CQ INT_L_X38Y29/SW2A1 INT_L_X38Y30/NW2BEG2 INT_L_X38Y30/SW2BEG1 INT_L_X38Y30/WL1END1 INT_L_X38Y31/NW2A2 INT_R_X37Y29/IMUX3 INT_R_X37Y29/SW2END1 INT_R_X37Y31/IMUX3 INT_R_X37Y31/NW2END2 INT_R_X39Y30/LOGIC_OUTS6 INT_R_X39Y30/WL1BEG1 
pips: CLBLM_R_X37Y29/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X37Y31/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X39Y30/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_L_X38Y30/INT_L.WL1END1->>NW2BEG2 INT_L_X38Y30/INT_L.WL1END1->>SW2BEG1 INT_R_X37Y29/INT_R.SW2END1->>IMUX3 INT_R_X37Y31/INT_R.NW2END2->>IMUX3 INT_R_X39Y30/INT_R.LOGIC_OUTS6->>WL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

DMA_timing_ctrl.Teoc[3]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data6[27] - 
wires: BRAM_INT_INTERFACE_L_X38Y28/INT_INTERFACE_WW2END0 BRAM_L_X38Y25/BRAM_WW2END0_3 CLBLL_L_X40Y28/CLBLL_NE2A0 CLBLL_L_X40Y28/CLBLL_WR1END1 CLBLM_R_X37Y28/CLBLM_WW2END0 CLBLM_R_X37Y29/CLBLM_IMUX0 CLBLM_R_X37Y29/CLBLM_L_A3 CLBLM_R_X39Y27/CLBLM_LOGIC_OUTS0 CLBLM_R_X39Y27/CLBLM_L_AQ CLBLM_R_X39Y28/CLBLM_IMUX10 CLBLM_R_X39Y28/CLBLM_L_A4 CLBLM_R_X39Y28/CLBLM_NE2A0 CLBLM_R_X39Y28/CLBLM_WR1END1 INT_L_X38Y28/WW2A0 INT_L_X40Y27/NE2END_S3_0 INT_L_X40Y28/NE2END0 INT_L_X40Y28/WR1BEG1 INT_R_X37Y28/NL1BEG0 INT_R_X37Y28/NL1END_S3_0 INT_R_X37Y28/WW2END0 INT_R_X37Y29/IMUX0 INT_R_X37Y29/NL1END0 INT_R_X39Y27/LOGIC_OUTS0 INT_R_X39Y27/NE2BEG0 INT_R_X39Y28/IMUX10 INT_R_X39Y28/NE2A0 INT_R_X39Y28/WR1END1 INT_R_X39Y28/WW2BEG0 VBRK_X99Y30/VBRK_NE2A0 VBRK_X99Y30/VBRK_WR1END1 
pips: CLBLM_R_X37Y29/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X39Y27/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X39Y28/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 INT_L_X40Y28/INT_L.NE2END0->>WR1BEG1 INT_R_X37Y28/INT_R.WW2END0->>NL1BEG0 INT_R_X37Y29/INT_R.NL1END0->>IMUX0 INT_R_X39Y27/INT_R.LOGIC_OUTS0->>NE2BEG0 INT_R_X39Y28/INT_R.WR1END1->>IMUX10 INT_R_X39Y28/INT_R.WR1END1->>WW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

data5[27] - 
wires: BRAM_INT_INTERFACE_L_X38Y29/INT_INTERFACE_WR1END0 BRAM_L_X38Y25/BRAM_WR1END0_4 CLBLM_R_X37Y29/CLBLM_IMUX9 CLBLM_R_X37Y29/CLBLM_L_A5 CLBLM_R_X37Y29/CLBLM_WR1END0 CLBLM_R_X39Y28/CLBLM_IMUX6 CLBLM_R_X39Y28/CLBLM_L_A1 CLBLM_R_X39Y30/CLBLM_LOGIC_OUTS7 CLBLM_R_X39Y30/CLBLM_M_DQ INT_L_X38Y28/SE2A3 INT_L_X38Y28/WL1END2 INT_L_X38Y28/WR1BEG_S0 INT_L_X38Y29/SE2BEG3 INT_L_X38Y29/SW2END3 INT_L_X38Y29/WR1BEG0 INT_L_X38Y30/SW2END_N0_3 INT_R_X37Y28/WR1END_S1_0 INT_R_X37Y29/IMUX9 INT_R_X37Y29/WR1END0 INT_R_X39Y28/IMUX6 INT_R_X39Y28/SE2END3 INT_R_X39Y28/WL1BEG2 INT_R_X39Y29/SW2A3 INT_R_X39Y30/LOGIC_OUTS7 INT_R_X39Y30/SW2BEG3 
pips: CLBLM_R_X37Y29/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X39Y28/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X39Y30/CLBLM_R.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 INT_L_X38Y28/INT_L.WL1END2->>WR1BEG_S0 INT_L_X38Y29/INT_L.SW2END3->>SE2BEG3 INT_R_X37Y29/INT_R.WR1END0->>IMUX9 INT_R_X39Y28/INT_R.SE2END3->>IMUX6 INT_R_X39Y28/INT_R.SE2END3->>WL1BEG2 INT_R_X39Y30/INT_R.LOGIC_OUTS7->>SW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

DMA_timing_ctrl.Teoc[4]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data6[28] - 
wires: CLBLM_R_X39Y27/CLBLM_LOGIC_OUTS1 CLBLM_R_X39Y27/CLBLM_L_BQ CLBLM_R_X39Y29/CLBLM_IMUX23 CLBLM_R_X39Y29/CLBLM_L_C3 CLBLM_R_X39Y30/CLBLM_IMUX3 CLBLM_R_X39Y30/CLBLM_L_A2 INT_R_X39Y27/LOGIC_OUTS1 INT_R_X39Y27/NN2BEG1 INT_R_X39Y28/NN2A1 INT_R_X39Y29/IMUX23 INT_R_X39Y29/NL1BEG0 INT_R_X39Y29/NL1END_S3_0 INT_R_X39Y29/NN2END1 INT_R_X39Y29/NR1BEG1 INT_R_X39Y30/IMUX3 INT_R_X39Y30/NL1END0 INT_R_X39Y30/NR1END1 
pips: CLBLM_R_X39Y27/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_R_X39Y29/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X39Y30/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 INT_R_X39Y27/INT_R.LOGIC_OUTS1->>NN2BEG1 INT_R_X39Y29/INT_R.NL1END_S3_0->>IMUX23 INT_R_X39Y29/INT_R.NN2END1->>NL1BEG0 INT_R_X39Y29/INT_R.NN2END1->>NR1BEG1 INT_R_X39Y30/INT_R.NR1END1->>IMUX3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

data5[28] - 
wires: CLBLM_R_X39Y29/CLBLM_IMUX30 CLBLM_R_X39Y29/CLBLM_L_C5 CLBLM_R_X39Y30/CLBLM_IMUX0 CLBLM_R_X39Y30/CLBLM_LOGIC_OUTS20 CLBLM_R_X39Y30/CLBLM_L_A3 CLBLM_R_X39Y30/CLBLM_M_AMUX INT_R_X39Y29/BYP_ALT2 INT_R_X39Y29/BYP_BOUNCE2 INT_R_X39Y29/IMUX30 INT_R_X39Y29/SL1END2 INT_R_X39Y30/BYP_BOUNCE_N3_2 INT_R_X39Y30/IMUX0 INT_R_X39Y30/LOGIC_OUTS20 INT_R_X39Y30/SL1BEG2 
pips: CLBLM_R_X39Y29/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X39Y30/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X39Y30/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_R_X39Y29/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X39Y29/INT_R.BYP_BOUNCE2->>IMUX30 INT_R_X39Y29/INT_R.SL1END2->>BYP_ALT2 INT_R_X39Y30/INT_R.BYP_BOUNCE_N3_2->>IMUX0 INT_R_X39Y30/INT_R.LOGIC_OUTS20->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

DMA_timing_ctrl.Teoc[5]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data6[29] - 
wires: CLBLM_R_X39Y27/CLBLM_LOGIC_OUTS2 CLBLM_R_X39Y27/CLBLM_L_CQ CLBLM_R_X39Y29/CLBLM_IMUX20 CLBLM_R_X39Y29/CLBLM_IMUX5 CLBLM_R_X39Y29/CLBLM_L_A6 CLBLM_R_X39Y29/CLBLM_L_C2 INT_L_X38Y28/NE2BEG2 INT_L_X38Y28/NW2END2 INT_L_X38Y29/NE2A2 INT_R_X39Y27/LOGIC_OUTS2 INT_R_X39Y27/NW2BEG2 INT_R_X39Y28/NW2A2 INT_R_X39Y29/IMUX20 INT_R_X39Y29/IMUX5 INT_R_X39Y29/NE2END2 
pips: CLBLM_R_X39Y27/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 CLBLM_R_X39Y29/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X39Y29/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 INT_L_X38Y28/INT_L.NW2END2->>NE2BEG2 INT_R_X39Y27/INT_R.LOGIC_OUTS2->>NW2BEG2 INT_R_X39Y29/INT_R.NE2END2->>IMUX20 INT_R_X39Y29/INT_R.NE2END2->>IMUX5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

data5[29] - 
wires: CLBLM_R_X39Y29/CLBLM_IMUX0 CLBLM_R_X39Y29/CLBLM_IMUX33 CLBLM_R_X39Y29/CLBLM_L_A3 CLBLM_R_X39Y29/CLBLM_L_C1 CLBLM_R_X39Y30/CLBLM_LOGIC_OUTS21 CLBLM_R_X39Y30/CLBLM_M_BMUX INT_L_X38Y29/SE2A0 INT_L_X38Y30/SE2BEG0 INT_L_X38Y30/SR1BEG_S0 INT_L_X38Y30/WR1END_S1_0 INT_L_X38Y31/WR1END0 INT_R_X39Y29/IMUX0 INT_R_X39Y29/IMUX33 INT_R_X39Y29/SE2END0 INT_R_X39Y30/LOGIC_OUTS21 INT_R_X39Y30/WR1BEG_S0 INT_R_X39Y31/WR1BEG0 
pips: CLBLM_R_X39Y29/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X39Y29/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X39Y30/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_L_X38Y30/INT_L.SR1BEG_S0->>SE2BEG0 INT_L_X38Y30/INT_L.WR1END_S1_0->>SR1BEG_S0 INT_R_X39Y29/INT_R.SE2END0->>IMUX0 INT_R_X39Y29/INT_R.SE2END0->>IMUX33 INT_R_X39Y30/INT_R.LOGIC_OUTS21->>WR1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

DMA_timing_ctrl.Teoc[6]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data6[30] - 
wires: BRAM_INT_INTERFACE_L_X38Y31/INT_INTERFACE_WL1END0 BRAM_INT_INTERFACE_L_X38Y32/INT_INTERFACE_EL1BEG1 BRAM_L_X38Y30/BRAM_EL1BEG1_2 BRAM_L_X38Y30/BRAM_WL1END0_1 CLBLM_R_X37Y31/CLBLM_IMUX18 CLBLM_R_X37Y31/CLBLM_M_B2 CLBLM_R_X37Y31/CLBLM_WL1END0 CLBLM_R_X37Y32/CLBLM_EL1BEG1 CLBLM_R_X37Y32/CLBLM_IMUX4 CLBLM_R_X37Y32/CLBLM_LOGIC_OUTS2 CLBLM_R_X37Y32/CLBLM_L_CQ CLBLM_R_X37Y32/CLBLM_M_A6 INT_L_X38Y31/SL1END1 INT_L_X38Y31/WL1BEG0 INT_L_X38Y32/EL1END1 INT_L_X38Y32/SL1BEG1 INT_R_X37Y31/IMUX18 INT_R_X37Y31/WL1END0 INT_R_X37Y32/EL1BEG1 INT_R_X37Y32/IMUX4 INT_R_X37Y32/LOGIC_OUTS2 
pips: CLBLM_R_X37Y31/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X37Y32/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X37Y32/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_L_X38Y31/INT_L.SL1END1->>WL1BEG0 INT_L_X38Y32/INT_L.EL1END1->>SL1BEG1 INT_R_X37Y31/INT_R.WL1END0->>IMUX18 INT_R_X37Y32/INT_R.LOGIC_OUTS2->>EL1BEG1 INT_R_X37Y32/INT_R.LOGIC_OUTS2->>IMUX4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

data5[30] - 
wires: BRAM_INT_INTERFACE_L_X38Y31/INT_INTERFACE_NW2A1 BRAM_INT_INTERFACE_L_X38Y32/INT_INTERFACE_NW2A0 BRAM_L_X38Y30/BRAM_NW2A0_2 BRAM_L_X38Y30/BRAM_NW2A1_1 CLBLM_R_X37Y31/CLBLM_IMUX17 CLBLM_R_X37Y31/CLBLM_M_B3 CLBLM_R_X37Y31/CLBLM_NW2A1 CLBLM_R_X37Y32/CLBLM_IMUX8 CLBLM_R_X37Y32/CLBLM_M_A5 CLBLM_R_X37Y32/CLBLM_NW2A0 CLBLM_R_X39Y30/CLBLM_LOGIC_OUTS22 CLBLM_R_X39Y30/CLBLM_M_CMUX INT_L_X38Y30/NL1BEG0 INT_L_X38Y30/NL1END_S3_0 INT_L_X38Y30/NW2BEG1 INT_L_X38Y30/WR1END1 INT_L_X38Y31/NL1END0 INT_L_X38Y31/NW2A1 INT_L_X38Y31/NW2BEG0 INT_L_X38Y32/NW2A0 INT_R_X37Y31/IMUX17 INT_R_X37Y31/NW2END1 INT_R_X37Y31/NW2END_S0_0 INT_R_X37Y32/IMUX8 INT_R_X37Y32/NW2END0 INT_R_X39Y30/LOGIC_OUTS22 INT_R_X39Y30/WR1BEG1 
pips: CLBLM_R_X37Y31/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X37Y32/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X39Y30/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_L_X38Y30/INT_L.WR1END1->>NL1BEG0 INT_L_X38Y30/INT_L.WR1END1->>NW2BEG1 INT_L_X38Y31/INT_L.NL1END0->>NW2BEG0 INT_R_X37Y31/INT_R.NW2END1->>IMUX17 INT_R_X37Y32/INT_R.NW2END0->>IMUX8 INT_R_X39Y30/INT_R.LOGIC_OUTS22->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

DMA_timing_ctrl.Teoc[7]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data6[31] - 
wires: CLBLM_R_X37Y31/CLBLM_IMUX24 CLBLM_R_X37Y31/CLBLM_M_B5 CLBLM_R_X37Y32/CLBLM_IMUX9 CLBLM_R_X37Y32/CLBLM_LOGIC_OUTS3 CLBLM_R_X37Y32/CLBLM_L_A5 CLBLM_R_X37Y32/CLBLM_L_DQ INT_L_X36Y31/ER1BEG_S0 INT_L_X36Y31/SW2END3 INT_L_X36Y32/ER1BEG0 INT_L_X36Y32/SW2END_N0_3 INT_R_X37Y31/IMUX24 INT_R_X37Y31/SL1END0 INT_R_X37Y31/SW2A3 INT_R_X37Y32/ER1END0 INT_R_X37Y32/IMUX9 INT_R_X37Y32/LOGIC_OUTS3 INT_R_X37Y32/SL1BEG0 INT_R_X37Y32/SW2BEG3 
pips: CLBLM_R_X37Y31/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X37Y32/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X37Y32/CLBLM_R.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 INT_L_X36Y31/INT_L.SW2END3->>ER1BEG_S0 INT_R_X37Y31/INT_R.SL1END0->>IMUX24 INT_R_X37Y32/INT_R.ER1END0->>IMUX9 INT_R_X37Y32/INT_R.ER1END0->>SL1BEG0 INT_R_X37Y32/INT_R.LOGIC_OUTS3->>SW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

data5[31] - 
wires: BRAM_INT_INTERFACE_L_X38Y31/INT_INTERFACE_WR1END2 BRAM_INT_INTERFACE_L_X38Y32/INT_INTERFACE_NW2A1 BRAM_L_X38Y30/BRAM_NW2A1_2 BRAM_L_X38Y30/BRAM_WR1END2_1 CLBLM_R_X37Y31/CLBLM_IMUX27 CLBLM_R_X37Y31/CLBLM_M_B4 CLBLM_R_X37Y31/CLBLM_WR1END2 CLBLM_R_X37Y32/CLBLM_IMUX10 CLBLM_R_X37Y32/CLBLM_L_A4 CLBLM_R_X37Y32/CLBLM_NW2A1 CLBLM_R_X39Y30/CLBLM_LOGIC_OUTS23 CLBLM_R_X39Y30/CLBLM_M_DMUX INT_L_X38Y31/NW2BEG1 INT_L_X38Y31/NW2END1 INT_L_X38Y31/WR1BEG2 INT_L_X38Y32/NW2A1 INT_R_X37Y31/IMUX27 INT_R_X37Y31/WR1END2 INT_R_X37Y32/IMUX10 INT_R_X37Y32/NW2END1 INT_R_X39Y30/LOGIC_OUTS23 INT_R_X39Y30/NW2BEG1 INT_R_X39Y31/NW2A1 
pips: CLBLM_R_X37Y31/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X37Y32/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X39Y30/CLBLM_R.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 INT_L_X38Y31/INT_L.NW2END1->>NW2BEG1 INT_L_X38Y31/INT_L.NW2END1->>WR1BEG2 INT_R_X37Y31/INT_R.WR1END2->>IMUX27 INT_R_X37Y32/INT_R.NW2END1->>IMUX10 INT_R_X39Y30/INT_R.LOGIC_OUTS23->>NW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

DMA_timing_ctrl.Tm[0]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data6[0] - 
wires: CLBLL_L_X40Y40/CLBLL_IMUX8 CLBLL_L_X40Y40/CLBLL_LL_A5 CLBLM_R_X41Y38/CLBLM_IMUX3 CLBLM_R_X41Y38/CLBLM_LOGIC_OUTS1 CLBLM_R_X41Y38/CLBLM_L_A2 CLBLM_R_X41Y38/CLBLM_L_BQ INT_L_X40Y39/NW2END_S0_0 INT_L_X40Y40/IMUX_L8 INT_L_X40Y40/NW2END0 INT_R_X41Y38/IMUX3 INT_R_X41Y38/LOGIC_OUTS1 INT_R_X41Y38/NL1BEG0 INT_R_X41Y38/NL1END_S3_0 INT_R_X41Y39/NL1END0 INT_R_X41Y39/NW2BEG0 INT_R_X41Y40/NW2A0 
pips: CLBLL_L_X40Y40/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X41Y38/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X40Y40/INT_L.NW2END0->>IMUX_L8 INT_R_X41Y38/INT_R.LOGIC_OUTS1->>IMUX3 INT_R_X41Y38/INT_R.LOGIC_OUTS1->>NL1BEG0 INT_R_X41Y39/INT_R.NL1END0->>NW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

data5[0] - 
wires: CLBLL_L_X40Y40/CLBLL_IMUX2 CLBLL_L_X40Y40/CLBLL_LL_A2 CLBLL_L_X42Y38/CLBLL_LOGIC_OUTS1 CLBLL_L_X42Y38/CLBLL_L_BQ CLBLL_L_X42Y38/CLBLL_WR1END2 CLBLM_R_X41Y38/CLBLM_IMUX5 CLBLM_R_X41Y38/CLBLM_L_A6 CLBLM_R_X41Y38/CLBLM_WR1END2 INT_L_X40Y38/NN2BEG1 INT_L_X40Y38/WL1END0 INT_L_X40Y39/NN2A1 INT_L_X40Y40/IMUX_L2 INT_L_X40Y40/NN2END1 INT_L_X42Y38/LOGIC_OUTS_L1 INT_L_X42Y38/WR1BEG2 INT_R_X41Y38/IMUX5 INT_R_X41Y38/WL1BEG0 INT_R_X41Y38/WR1END2 
pips: CLBLL_L_X40Y40/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_L_X42Y38/CLBLL_L.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 INT_L_X40Y38/INT_L.WL1END0->>NN2BEG1 INT_L_X40Y40/INT_L.NN2END1->>IMUX_L2 INT_L_X42Y38/INT_L.LOGIC_OUTS_L1->>WR1BEG2 INT_R_X41Y38/INT_R.WR1END2->>IMUX5 INT_R_X41Y38/INT_R.WR1END2->>WL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

DMA_timing_ctrl.Tm[1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data6[1] - 
wires: CLBLL_L_X40Y40/CLBLL_IMUX1 CLBLL_L_X40Y40/CLBLL_LL_A3 CLBLL_L_X40Y40/CLBLL_NE2A0 CLBLM_R_X39Y38/CLBLM_IMUX9 CLBLM_R_X39Y38/CLBLM_L_A5 CLBLM_R_X39Y39/CLBLM_LOGIC_OUTS0 CLBLM_R_X39Y39/CLBLM_L_AQ CLBLM_R_X39Y40/CLBLM_NE2A0 INT_L_X40Y39/NE2END_S3_0 INT_L_X40Y40/IMUX_L1 INT_L_X40Y40/NE2END0 INT_R_X39Y38/IMUX9 INT_R_X39Y38/SL1END0 INT_R_X39Y39/LOGIC_OUTS0 INT_R_X39Y39/NE2BEG0 INT_R_X39Y39/SL1BEG0 INT_R_X39Y40/NE2A0 VBRK_X99Y42/VBRK_NE2A0 
pips: CLBLL_L_X40Y40/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLM_R_X39Y38/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X39Y39/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X40Y40/INT_L.NE2END0->>IMUX_L1 INT_R_X39Y38/INT_R.SL1END0->>IMUX9 INT_R_X39Y39/INT_R.LOGIC_OUTS0->>NE2BEG0 INT_R_X39Y39/INT_R.LOGIC_OUTS0->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

data5[1] - 
wires: CLBLL_L_X40Y40/CLBLL_ER1BEG1 CLBLL_L_X40Y40/CLBLL_IMUX11 CLBLL_L_X40Y40/CLBLL_LL_A4 CLBLM_R_X39Y38/CLBLM_IMUX10 CLBLM_R_X39Y38/CLBLM_L_A4 CLBLM_R_X39Y40/CLBLM_ER1BEG1 CLBLM_R_X39Y40/CLBLM_LOGIC_OUTS0 CLBLM_R_X39Y40/CLBLM_L_AQ INT_L_X40Y40/ER1END1 INT_L_X40Y40/IMUX_L11 INT_R_X39Y38/IMUX10 INT_R_X39Y38/SS2END0 INT_R_X39Y39/SS2A0 INT_R_X39Y40/ER1BEG1 INT_R_X39Y40/LOGIC_OUTS0 INT_R_X39Y40/SS2BEG0 VBRK_X99Y42/VBRK_ER1BEG1 
pips: CLBLL_L_X40Y40/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 CLBLM_R_X39Y38/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X39Y40/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X40Y40/INT_L.ER1END1->>IMUX_L11 INT_R_X39Y38/INT_R.SS2END0->>IMUX10 INT_R_X39Y40/INT_R.LOGIC_OUTS0->>ER1BEG1 INT_R_X39Y40/INT_R.LOGIC_OUTS0->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

DMA_timing_ctrl.Tm[2]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data6[2] - 
wires: CLBLL_L_X40Y36/CLBLL_IMUX3 CLBLL_L_X40Y36/CLBLL_LOGIC_OUTS1 CLBLL_L_X40Y36/CLBLL_L_A2 CLBLL_L_X40Y36/CLBLL_L_BQ CLBLL_L_X40Y37/CLBLL_NW2A1 CLBLM_R_X39Y37/CLBLM_IMUX10 CLBLM_R_X39Y37/CLBLM_L_A4 CLBLM_R_X39Y37/CLBLM_NW2A1 INT_L_X40Y36/IMUX_L3 INT_L_X40Y36/LOGIC_OUTS_L1 INT_L_X40Y36/NW2BEG1 INT_L_X40Y37/NW2A1 INT_R_X39Y37/IMUX10 INT_R_X39Y37/NW2END1 VBRK_X99Y39/VBRK_NW2A1 
pips: CLBLL_L_X40Y36/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_L_X40Y36/CLBLL_L.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 INT_L_X40Y36/INT_L.LOGIC_OUTS_L1->>IMUX_L3 INT_L_X40Y36/INT_L.LOGIC_OUTS_L1->>NW2BEG1 INT_R_X39Y37/INT_R.NW2END1->>IMUX10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

data5[2] - 
wires: CLBLL_L_X40Y36/CLBLL_IMUX10 CLBLL_L_X40Y36/CLBLL_L_A4 CLBLL_L_X40Y36/CLBLL_WW2END0 CLBLM_R_X39Y36/CLBLM_WW2END0 CLBLM_R_X39Y37/CLBLM_IMUX0 CLBLM_R_X39Y37/CLBLM_L_A3 CLBLM_R_X41Y36/CLBLM_LOGIC_OUTS0 CLBLM_R_X41Y36/CLBLM_L_AQ INT_L_X40Y36/IMUX_L10 INT_L_X40Y36/WR1END1 INT_L_X40Y36/WW2A0 INT_R_X39Y36/NL1BEG0 INT_R_X39Y36/NL1END_S3_0 INT_R_X39Y36/WW2END0 INT_R_X39Y37/IMUX0 INT_R_X39Y37/NL1END0 INT_R_X41Y36/LOGIC_OUTS0 INT_R_X41Y36/WR1BEG1 INT_R_X41Y36/WW2BEG0 VBRK_X99Y38/VBRK_WW2END0 
pips: CLBLL_L_X40Y36/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X41Y36/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X40Y36/INT_L.WR1END1->>IMUX_L10 INT_R_X39Y36/INT_R.WW2END0->>NL1BEG0 INT_R_X39Y37/INT_R.NL1END0->>IMUX0 INT_R_X41Y36/INT_R.LOGIC_OUTS0->>WR1BEG1 INT_R_X41Y36/INT_R.LOGIC_OUTS0->>WW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

DMA_timing_ctrl.Tm[3]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data6[3] - 
wires: BRAM_INT_INTERFACE_L_X38Y37/INT_INTERFACE_WW2END1 BRAM_L_X38Y35/BRAM_WW2END1_2 CLBLM_R_X37Y37/CLBLM_IMUX3 CLBLM_R_X37Y37/CLBLM_L_A2 CLBLM_R_X37Y37/CLBLM_WW2END1 CLBLM_R_X39Y37/CLBLM_IMUX9 CLBLM_R_X39Y37/CLBLM_L_A5 CLBLM_R_X39Y39/CLBLM_LOGIC_OUTS1 CLBLM_R_X39Y39/CLBLM_L_BQ INT_L_X38Y37/WW2A1 INT_R_X37Y37/IMUX3 INT_R_X37Y37/WW2END1 INT_R_X39Y36/FAN_BOUNCE_S3_6 INT_R_X39Y37/FAN_ALT6 INT_R_X39Y37/FAN_BOUNCE6 INT_R_X39Y37/IMUX9 INT_R_X39Y37/SS2END1 INT_R_X39Y37/WW2BEG1 INT_R_X39Y38/SS2A1 INT_R_X39Y39/LOGIC_OUTS1 INT_R_X39Y39/SS2BEG1 
pips: CLBLM_R_X37Y37/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X39Y39/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_R_X37Y37/INT_R.WW2END1->>IMUX3 INT_R_X39Y37/INT_R.FAN_ALT6->>FAN_BOUNCE6 INT_R_X39Y37/INT_R.FAN_BOUNCE6->>IMUX9 INT_R_X39Y37/INT_R.SS2END1->>FAN_ALT6 INT_R_X39Y37/INT_R.SS2END1->>WW2BEG1 INT_R_X39Y39/INT_R.LOGIC_OUTS1->>SS2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

data5[3] - 
wires: BRAM_INT_INTERFACE_L_X38Y37/INT_INTERFACE_WW2END2 BRAM_L_X38Y35/BRAM_WW2END2_2 CLBLM_R_X37Y37/CLBLM_IMUX5 CLBLM_R_X37Y37/CLBLM_L_A6 CLBLM_R_X37Y37/CLBLM_WW2END2 CLBLM_R_X39Y37/CLBLM_IMUX6 CLBLM_R_X39Y37/CLBLM_L_A1 CLBLM_R_X39Y40/CLBLM_LOGIC_OUTS1 CLBLM_R_X39Y40/CLBLM_L_BQ INT_L_X38Y37/WW2A2 INT_R_X37Y37/IMUX5 INT_R_X37Y37/WW2END2 INT_R_X39Y37/IMUX6 INT_R_X39Y37/SS2END2 INT_R_X39Y37/WW2BEG2 INT_R_X39Y38/SS2A2 INT_R_X39Y39/SR1END2 INT_R_X39Y39/SS2BEG2 INT_R_X39Y40/LOGIC_OUTS1 INT_R_X39Y40/SR1BEG2 
pips: CLBLM_R_X37Y37/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X39Y40/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_R_X37Y37/INT_R.WW2END2->>IMUX5 INT_R_X39Y37/INT_R.SS2END2->>IMUX6 INT_R_X39Y37/INT_R.SS2END2->>WW2BEG2 INT_R_X39Y39/INT_R.SR1END2->>SS2BEG2 INT_R_X39Y40/INT_R.LOGIC_OUTS1->>SR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

DMA_timing_ctrl.Tm[4]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data6[4] - 
wires: CLBLL_L_X42Y36/CLBLL_IMUX8 CLBLL_L_X42Y36/CLBLL_LL_A5 CLBLL_L_X42Y36/CLBLL_LOGIC_OUTS0 CLBLL_L_X42Y36/CLBLL_L_AQ CLBLL_L_X42Y37/CLBLL_IMUX8 CLBLL_L_X42Y37/CLBLL_LL_A5 INT_L_X42Y36/IMUX_L8 INT_L_X42Y36/LOGIC_OUTS_L0 INT_L_X42Y36/NR1BEG0 INT_L_X42Y37/IMUX_L8 INT_L_X42Y37/NR1END0 
pips: CLBLL_L_X42Y36/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_L_X42Y36/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLL_L_X42Y37/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 INT_L_X42Y36/INT_L.LOGIC_OUTS_L0->>IMUX_L8 INT_L_X42Y36/INT_L.LOGIC_OUTS_L0->>NR1BEG0 INT_L_X42Y37/INT_L.NR1END0->>IMUX_L8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

data5[4] - 
wires: CLBLL_L_X42Y36/CLBLL_EL1BEG0 CLBLL_L_X42Y36/CLBLL_IMUX1 CLBLL_L_X42Y36/CLBLL_LL_A3 CLBLL_L_X42Y37/CLBLL_IMUX2 CLBLL_L_X42Y37/CLBLL_LL_A2 CLBLL_L_X42Y37/CLBLL_NE2A1 CLBLM_R_X41Y36/CLBLM_EL1BEG0 CLBLM_R_X41Y36/CLBLM_LOGIC_OUTS1 CLBLM_R_X41Y36/CLBLM_L_BQ CLBLM_R_X41Y37/CLBLM_NE2A1 INT_L_X42Y35/EL1END_S3_0 INT_L_X42Y36/EL1END0 INT_L_X42Y36/IMUX_L1 INT_L_X42Y37/IMUX_L2 INT_L_X42Y37/NE2END1 INT_R_X41Y36/EL1BEG0 INT_R_X41Y36/LOGIC_OUTS1 INT_R_X41Y36/NE2BEG1 INT_R_X41Y37/NE2A1 
pips: CLBLL_L_X42Y36/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X42Y37/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 CLBLM_R_X41Y36/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X42Y36/INT_L.EL1END0->>IMUX_L1 INT_L_X42Y37/INT_L.NE2END1->>IMUX_L2 INT_R_X41Y36/INT_R.LOGIC_OUTS1->>EL1BEG0 INT_R_X41Y36/INT_R.LOGIC_OUTS1->>NE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

DMA_timing_ctrl.Tm[5]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data6[5] - 
wires: CLBLL_L_X42Y37/CLBLL_IMUX11 CLBLL_L_X42Y37/CLBLL_LL_A4 CLBLL_L_X42Y38/CLBLL_EL1BEG1 CLBLL_L_X42Y38/CLBLL_IMUX10 CLBLL_L_X42Y38/CLBLL_L_A4 CLBLM_R_X41Y38/CLBLM_EL1BEG1 CLBLM_R_X41Y38/CLBLM_LOGIC_OUTS2 CLBLM_R_X41Y38/CLBLM_L_CQ INT_L_X42Y37/IMUX_L11 INT_L_X42Y37/SL1END1 INT_L_X42Y38/EL1END1 INT_L_X42Y38/IMUX_L10 INT_L_X42Y38/SL1BEG1 INT_R_X41Y38/EL1BEG1 INT_R_X41Y38/LOGIC_OUTS2 
pips: CLBLL_L_X42Y37/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_L_X42Y38/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 CLBLM_R_X41Y38/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_L_X42Y37/INT_L.SL1END1->>IMUX_L11 INT_L_X42Y38/INT_L.EL1END1->>IMUX_L10 INT_L_X42Y38/INT_L.EL1END1->>SL1BEG1 INT_R_X41Y38/INT_R.LOGIC_OUTS2->>EL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

data5[5] - 
wires: CLBLL_L_X42Y37/CLBLL_IMUX7 CLBLL_L_X42Y37/CLBLL_LL_A1 CLBLL_L_X42Y38/CLBLL_IMUX0 CLBLL_L_X42Y38/CLBLL_LOGIC_OUTS2 CLBLL_L_X42Y38/CLBLL_L_A3 CLBLL_L_X42Y38/CLBLL_L_CQ INT_L_X42Y37/IMUX_L7 INT_L_X42Y37/SR1END3 INT_L_X42Y38/IMUX_L0 INT_L_X42Y38/LOGIC_OUTS_L2 INT_L_X42Y38/SR1BEG3 INT_L_X42Y38/SR1END_N3_3 
pips: CLBLL_L_X42Y37/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_L_X42Y38/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_L_X42Y38/CLBLL_L.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 INT_L_X42Y37/INT_L.SR1END3->>IMUX_L7 INT_L_X42Y38/INT_L.LOGIC_OUTS_L2->>SR1BEG3 INT_L_X42Y38/INT_L.SR1END_N3_3->>IMUX_L0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

DMA_timing_ctrl.Tm[6]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data6[6] - 
wires: CLBLL_L_X42Y38/CLBLL_EE2BEG3 CLBLM_R_X41Y38/CLBLM_EE2BEG3 CLBLM_R_X41Y38/CLBLM_LOGIC_OUTS3 CLBLM_R_X41Y38/CLBLM_L_DQ CLBLM_R_X43Y38/CLBLM_IMUX47 CLBLM_R_X43Y38/CLBLM_IMUX7 CLBLM_R_X43Y38/CLBLM_M_A1 CLBLM_R_X43Y38/CLBLM_M_D5 INT_L_X42Y38/EE2A3 INT_R_X41Y38/EE2BEG3 INT_R_X41Y38/LOGIC_OUTS3 INT_R_X43Y38/EE2END3 INT_R_X43Y38/IMUX47 INT_R_X43Y38/IMUX7 
pips: CLBLM_R_X41Y38/CLBLM_R.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 CLBLM_R_X43Y38/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_R_X43Y38/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 INT_R_X41Y38/INT_R.LOGIC_OUTS3->>EE2BEG3 INT_R_X43Y38/INT_R.EE2END3->>IMUX47 INT_R_X43Y38/INT_R.EE2END3->>IMUX7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

data5[6] - 
wires: CLBLL_L_X42Y38/CLBLL_LOGIC_OUTS3 CLBLL_L_X42Y38/CLBLL_L_DQ CLBLM_R_X43Y38/CLBLM_IMUX11 CLBLM_R_X43Y38/CLBLM_IMUX44 CLBLM_R_X43Y38/CLBLM_M_A4 CLBLM_R_X43Y38/CLBLM_M_D4 INT_L_X42Y38/EL1BEG2 INT_L_X42Y38/ER1BEG1 INT_L_X42Y38/LOGIC_OUTS_L3 INT_L_X42Y38/SR1BEG_S0 INT_R_X43Y38/EL1END2 INT_R_X43Y38/ER1END1 INT_R_X43Y38/IMUX11 INT_R_X43Y38/IMUX44 
pips: CLBLL_L_X42Y38/CLBLL_L.CLBLL_L_DQ->CLBLL_LOGIC_OUTS3 CLBLM_R_X43Y38/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X43Y38/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 INT_L_X42Y38/INT_L.LOGIC_OUTS_L3->>EL1BEG2 INT_L_X42Y38/INT_L.LOGIC_OUTS_L3->>SR1BEG_S0 INT_L_X42Y38/INT_L.SR1BEG_S0->>ER1BEG1 INT_R_X43Y38/INT_R.EL1END2->>IMUX44 INT_R_X43Y38/INT_R.ER1END1->>IMUX11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

DMA_timing_ctrl.Tm[7]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data6[7] - 
wires: CLBLL_L_X40Y35/CLBLL_IMUX10 CLBLL_L_X40Y35/CLBLL_L_A4 CLBLL_L_X42Y34/CLBLL_SW4END0 CLBLL_L_X42Y38/CLBLL_EE2BEG0 CLBLM_R_X41Y34/CLBLM_SW4END0 CLBLM_R_X41Y38/CLBLM_EE2BEG0 CLBLM_R_X41Y38/CLBLM_LOGIC_OUTS18 CLBLM_R_X41Y38/CLBLM_L_CMUX CLBLM_R_X43Y38/CLBLM_IMUX1 CLBLM_R_X43Y38/CLBLM_M_A3 INT_L_X40Y35/IMUX_L10 INT_L_X40Y35/NW2END1 INT_L_X42Y34/SW6E0 INT_L_X42Y35/SW6D0 INT_L_X42Y36/SW6C0 INT_L_X42Y37/SW6B0 INT_L_X42Y38/EE2A0 INT_L_X42Y38/SW6A0 INT_R_X41Y34/NW2BEG1 INT_R_X41Y34/SW6END0 INT_R_X41Y35/NW2A1 INT_R_X41Y38/EE2BEG0 INT_R_X41Y38/LOGIC_OUTS18 INT_R_X43Y38/EE2END0 INT_R_X43Y38/IMUX1 INT_R_X43Y38/SW6BEG0 
pips: CLBLL_L_X40Y35/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 CLBLM_R_X41Y38/CLBLM_R.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 CLBLM_R_X43Y38/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 INT_L_X40Y35/INT_L.NW2END1->>IMUX_L10 INT_R_X41Y34/INT_R.SW6END0->>NW2BEG1 INT_R_X41Y38/INT_R.LOGIC_OUTS18->>EE2BEG0 INT_R_X43Y38/INT_R.EE2END0->>IMUX1 INT_R_X43Y38/INT_R.EE2END0->>SW6BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

data5[7] - 
wires: CLBLL_L_X40Y35/CLBLL_IMUX6 CLBLL_L_X40Y35/CLBLL_L_A1 CLBLL_L_X42Y36/CLBLL_EE2BEG2 CLBLM_R_X41Y36/CLBLM_EE2BEG2 CLBLM_R_X41Y36/CLBLM_LOGIC_OUTS2 CLBLM_R_X41Y36/CLBLM_L_CQ CLBLM_R_X43Y38/CLBLM_IMUX2 CLBLM_R_X43Y38/CLBLM_M_A2 INT_L_X40Y35/IMUX_L6 INT_L_X40Y35/SW2END2 INT_L_X42Y36/EE2A2 INT_R_X41Y35/SW2A2 INT_R_X41Y36/EE2BEG2 INT_R_X41Y36/LOGIC_OUTS2 INT_R_X41Y36/SW2BEG2 INT_R_X43Y36/EE2END2 INT_R_X43Y36/NR1BEG2 INT_R_X43Y37/NL1BEG1 INT_R_X43Y37/NR1END2 INT_R_X43Y38/IMUX2 INT_R_X43Y38/NL1END1 
pips: CLBLL_L_X40Y35/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 CLBLM_R_X41Y36/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 CLBLM_R_X43Y38/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 INT_L_X40Y35/INT_L.SW2END2->>IMUX_L6 INT_R_X41Y36/INT_R.LOGIC_OUTS2->>EE2BEG2 INT_R_X41Y36/INT_R.LOGIC_OUTS2->>SW2BEG2 INT_R_X43Y36/INT_R.EE2END2->>NR1BEG2 INT_R_X43Y37/INT_R.NR1END2->>NL1BEG1 INT_R_X43Y38/INT_R.NL1END1->>IMUX2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

DMA_timing_ctrl.dTfw_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/Tfw - 
wires: CLBLL_L_X40Y32/CLBLL_EL1BEG2 CLBLM_R_X39Y29/CLBLM_IMUX7 CLBLM_R_X39Y29/CLBLM_M_A1 CLBLM_R_X39Y32/CLBLM_EL1BEG2 CLBLM_R_X39Y32/CLBLM_IMUX10 CLBLM_R_X39Y32/CLBLM_IMUX14 CLBLM_R_X39Y32/CLBLM_LOGIC_OUTS17 CLBLM_R_X39Y32/CLBLM_L_A4 CLBLM_R_X39Y32/CLBLM_L_B1 CLBLM_R_X39Y32/CLBLM_L_BMUX CLBLM_R_X41Y33/CLBLM_IMUX12 CLBLM_R_X41Y33/CLBLM_M_B6 INT_L_X40Y32/EL1END2 INT_L_X40Y32/NE2BEG2 INT_L_X40Y33/NE2A2 INT_R_X39Y29/IMUX7 INT_R_X39Y29/SS2END3 INT_R_X39Y30/SS2A3 INT_R_X39Y30/SS2END_N0_3 INT_R_X39Y31/SL1END3 INT_R_X39Y31/SS2BEG3 INT_R_X39Y32/EL1BEG2 INT_R_X39Y32/FAN_ALT1 INT_R_X39Y32/FAN_BOUNCE1 INT_R_X39Y32/IMUX10 INT_R_X39Y32/IMUX14 INT_R_X39Y32/LOGIC_OUTS17 INT_R_X39Y32/SL1BEG3 INT_R_X41Y33/IMUX12 INT_R_X41Y33/NE2END2 VBRK_X99Y34/VBRK_EL1BEG2 
pips: CLBLM_R_X39Y29/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X39Y32/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X39Y32/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X39Y32/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 CLBLM_R_X41Y33/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 INT_L_X40Y32/INT_L.EL1END2->>NE2BEG2 INT_R_X39Y29/INT_R.SS2END3->>IMUX7 INT_R_X39Y31/INT_R.SL1END3->>SS2BEG3 INT_R_X39Y32/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X39Y32/INT_R.FAN_BOUNCE1->>IMUX10 INT_R_X39Y32/INT_R.LOGIC_OUTS17->>EL1BEG2 INT_R_X39Y32/INT_R.LOGIC_OUTS17->>FAN_ALT1 INT_R_X39Y32/INT_R.LOGIC_OUTS17->>IMUX14 INT_R_X39Y32/INT_R.LOGIC_OUTS17->>SL1BEG3 INT_R_X41Y33/INT_R.NE2END2->>IMUX12 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

DMA_timing_ctrl.igo_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/DMA_timing_ctrl.dTfw_reg_n_0 - 
wires: CLBLM_R_X39Y32/CLBLM_IMUX16 CLBLM_R_X39Y32/CLBLM_LOGIC_OUTS0 CLBLM_R_X39Y32/CLBLM_L_AQ CLBLM_R_X39Y32/CLBLM_L_B3 INT_R_X39Y32/IMUX16 INT_R_X39Y32/LOGIC_OUTS0 
pips: CLBLM_R_X39Y32/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X39Y32/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_R_X39Y32/INT_R.LOGIC_OUTS0->>IMUX16 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/statemachine.DMAgo_reg_n_0 - 
wires: CLBLL_L_X40Y32/CLBLL_WL1END0 CLBLL_L_X42Y33/CLBLL_SW2A1 CLBLL_L_X42Y34/CLBLL_LOGIC_OUTS1 CLBLL_L_X42Y34/CLBLL_L_BQ CLBLM_R_X39Y32/CLBLM_IMUX25 CLBLM_R_X39Y32/CLBLM_L_B5 CLBLM_R_X39Y32/CLBLM_WL1END0 CLBLM_R_X41Y29/CLBLM_IMUX10 CLBLM_R_X41Y29/CLBLM_L_A4 CLBLM_R_X41Y33/CLBLM_IMUX27 CLBLM_R_X41Y33/CLBLM_M_B4 CLBLM_R_X41Y33/CLBLM_SW2A1 INT_L_X40Y29/SE2A1 INT_L_X40Y30/SE2BEG1 INT_L_X40Y30/SS2END1 INT_L_X40Y31/SS2A1 INT_L_X40Y32/SS2BEG1 INT_L_X40Y32/SW2END1 INT_L_X40Y32/WL1BEG0 INT_L_X42Y33/SW2A1 INT_L_X42Y34/LOGIC_OUTS_L1 INT_L_X42Y34/SW2BEG1 INT_R_X39Y32/IMUX25 INT_R_X39Y32/WL1END0 INT_R_X41Y29/IMUX10 INT_R_X41Y29/SE2END1 INT_R_X41Y32/SW2A1 INT_R_X41Y33/IMUX27 INT_R_X41Y33/SW2BEG1 INT_R_X41Y33/SW2END1 VBRK_X99Y34/VBRK_WL1END0 
pips: CLBLL_L_X42Y34/CLBLL_L.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLM_R_X39Y32/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X41Y29/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X41Y33/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 INT_L_X40Y30/INT_L.SS2END1->>SE2BEG1 INT_L_X40Y32/INT_L.SW2END1->>SS2BEG1 INT_L_X40Y32/INT_L.SW2END1->>WL1BEG0 INT_L_X42Y34/INT_L.LOGIC_OUTS_L1->>SW2BEG1 INT_R_X39Y32/INT_R.WL1END0->>IMUX25 INT_R_X41Y29/INT_R.SE2END1->>IMUX10 INT_R_X41Y33/INT_R.SW2END1->>IMUX27 INT_R_X41Y33/INT_R.SW2END1->>SW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

IORDYen_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

PIO_dport1_IORDYen - 
wires: BRAM_INT_INTERFACE_L_X38Y36/INT_INTERFACE_ER1BEG2 BRAM_INT_INTERFACE_L_X38Y37/INT_INTERFACE_SW2A1 BRAM_L_X38Y35/BRAM_ER1BEG2_1 BRAM_L_X38Y35/BRAM_SW2A1_2 CLBLM_R_X37Y36/CLBLM_ER1BEG2 CLBLM_R_X37Y37/CLBLM_IMUX26 CLBLM_R_X37Y37/CLBLM_L_B4 CLBLM_R_X37Y37/CLBLM_SW2A1 CLBLM_R_X39Y36/CLBLM_IMUX10 CLBLM_R_X39Y36/CLBLM_L_A4 CLBLM_R_X39Y38/CLBLM_LOGIC_OUTS2 CLBLM_R_X39Y38/CLBLM_L_CQ INT_L_X38Y36/EL1BEG1 INT_L_X38Y36/ER1END2 INT_L_X38Y37/SW2A1 INT_L_X38Y38/SW2BEG1 INT_L_X38Y38/WL1END1 INT_R_X37Y36/ER1BEG2 INT_R_X37Y36/SL1END1 INT_R_X37Y37/IMUX26 INT_R_X37Y37/SL1BEG1 INT_R_X37Y37/SW2END1 INT_R_X39Y36/EL1END1 INT_R_X39Y36/IMUX10 INT_R_X39Y38/LOGIC_OUTS2 INT_R_X39Y38/WL1BEG1 
pips: CLBLM_R_X37Y37/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X39Y36/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X39Y38/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_L_X38Y36/INT_L.ER1END2->>EL1BEG1 INT_L_X38Y38/INT_L.WL1END1->>SW2BEG1 INT_R_X37Y36/INT_R.SL1END1->>ER1BEG2 INT_R_X37Y37/INT_R.SW2END1->>IMUX26 INT_R_X37Y37/INT_R.SW2END1->>SL1BEG1 INT_R_X39Y36/INT_R.EL1END1->>IMUX10 INT_R_X39Y38/INT_R.LOGIC_OUTS2->>WL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

IDEctrl_FATR1 - 
wires: BRAM_INT_INTERFACE_L_X38Y31/INT_INTERFACE_NW2A3 BRAM_INT_INTERFACE_L_X38Y31/INT_INTERFACE_WR1END0 BRAM_INT_INTERFACE_L_X38Y34/INT_INTERFACE_EE2BEG0 BRAM_INT_INTERFACE_L_X44Y32/INT_INTERFACE_SW2A3 BRAM_INT_INTERFACE_L_X44Y33/INT_INTERFACE_SE2A3 BRAM_L_X38Y30/BRAM_EE2BEG0_4 BRAM_L_X38Y30/BRAM_NW2A3_1 BRAM_L_X38Y30/BRAM_WR1END0_1 BRAM_L_X44Y30/BRAM_SE2A3_3 BRAM_L_X44Y30/BRAM_SW2A3_2 CLBLL_L_X40Y28/CLBLL_SW2A3 CLBLL_L_X40Y29/CLBLL_IMUX23 CLBLL_L_X40Y29/CLBLL_IMUX39 CLBLL_L_X40Y29/CLBLL_L_C3 CLBLL_L_X40Y29/CLBLL_L_D3 CLBLL_L_X40Y29/CLBLL_WW2END2 CLBLL_L_X40Y30/CLBLL_IMUX21 CLBLL_L_X40Y30/CLBLL_IMUX39 CLBLL_L_X40Y30/CLBLL_L_C4 CLBLL_L_X40Y30/CLBLL_L_D3 CLBLL_L_X40Y30/CLBLL_SE2A3 CLBLL_L_X40Y35/CLBLL_IMUX15 CLBLL_L_X40Y35/CLBLL_IMUX29 CLBLL_L_X40Y35/CLBLL_IMUX7 CLBLL_L_X40Y35/CLBLL_LL_A1 CLBLL_L_X40Y35/CLBLL_LL_B1 CLBLL_L_X40Y35/CLBLL_LL_C2 CLBLL_L_X40Y36/CLBLL_WR1END0 CLBLL_L_X42Y28/CLBLL_IMUX37 CLBLL_L_X42Y28/CLBLL_IMUX44 CLBLL_L_X42Y28/CLBLL_LL_D4 CLBLL_L_X42Y28/CLBLL_L_D4 CLBLL_L_X42Y29/CLBLL_NW2A3 CLBLL_L_X42Y35/CLBLL_WW2END3 CLBLL_L_X42Y37/CLBLL_EE2A3 CLBLL_L_X42Y37/CLBLL_IMUX15 CLBLL_L_X42Y37/CLBLL_IMUX31 CLBLL_L_X42Y37/CLBLL_IMUX47 CLBLL_L_X42Y37/CLBLL_LL_B1 CLBLL_L_X42Y37/CLBLL_LL_C5 CLBLL_L_X42Y37/CLBLL_LL_D5 CLBLM_R_X37Y31/CLBLM_IMUX22 CLBLM_R_X37Y31/CLBLM_IMUX40 CLBLM_R_X37Y31/CLBLM_M_C3 CLBLM_R_X37Y31/CLBLM_M_D1 CLBLM_R_X37Y31/CLBLM_NW2A3 CLBLM_R_X37Y31/CLBLM_WR1END0 CLBLM_R_X37Y33/CLBLM_IMUX18 CLBLM_R_X37Y33/CLBLM_IMUX32 CLBLM_R_X37Y33/CLBLM_IMUX8 CLBLM_R_X37Y33/CLBLM_M_A5 CLBLM_R_X37Y33/CLBLM_M_B2 CLBLM_R_X37Y33/CLBLM_M_C1 CLBLM_R_X37Y34/CLBLM_EE2BEG0 CLBLM_R_X37Y34/CLBLM_IMUX1 CLBLM_R_X37Y34/CLBLM_M_A3 CLBLM_R_X37Y35/CLBLM_IMUX0 CLBLM_R_X37Y35/CLBLM_IMUX16 CLBLM_R_X37Y35/CLBLM_L_A3 CLBLM_R_X37Y35/CLBLM_L_B3 CLBLM_R_X37Y37/CLBLM_IMUX1 CLBLM_R_X37Y37/CLBLM_IMUX24 CLBLM_R_X37Y37/CLBLM_IMUX29 CLBLM_R_X37Y37/CLBLM_M_A3 CLBLM_R_X37Y37/CLBLM_M_B5 CLBLM_R_X37Y37/CLBLM_M_C2 CLBLM_R_X39Y28/CLBLM_IMUX34 CLBLM_R_X39Y28/CLBLM_L_C6 CLBLM_R_X39Y28/CLBLM_SW2A3 CLBLM_R_X39Y29/CLBLM_IMUX37 CLBLM_R_X39Y29/CLBLM_L_D4 CLBLM_R_X39Y29/CLBLM_WW2END2 CLBLM_R_X39Y30/CLBLM_SE2A3 CLBLM_R_X39Y34/CLBLM_IMUX1 CLBLM_R_X39Y34/CLBLM_M_A3 CLBLM_R_X39Y36/CLBLM_IMUX1 CLBLM_R_X39Y36/CLBLM_IMUX24 CLBLM_R_X39Y36/CLBLM_IMUX9 CLBLM_R_X39Y36/CLBLM_L_A5 CLBLM_R_X39Y36/CLBLM_M_A3 CLBLM_R_X39Y36/CLBLM_M_B5 CLBLM_R_X39Y36/CLBLM_WR1END0 CLBLM_R_X41Y29/CLBLM_NW2A3 CLBLM_R_X41Y35/CLBLM_WW2END3 CLBLM_R_X41Y37/CLBLM_EE2A3 CLBLM_R_X43Y29/CLBLM_IMUX8 CLBLM_R_X43Y29/CLBLM_M_A5 CLBLM_R_X43Y30/CLBLM_IMUX14 CLBLM_R_X43Y30/CLBLM_IMUX6 CLBLM_R_X43Y30/CLBLM_L_A1 CLBLM_R_X43Y30/CLBLM_L_B1 CLBLM_R_X43Y32/CLBLM_IMUX32 CLBLM_R_X43Y32/CLBLM_M_C1 CLBLM_R_X43Y32/CLBLM_SW2A3 CLBLM_R_X43Y33/CLBLM_SE2A3 CLBLM_R_X43Y35/CLBLM_LOGIC_OUTS7 CLBLM_R_X43Y35/CLBLM_M_DQ CLBLM_R_X43Y38/CLBLM_IMUX27 CLBLM_R_X43Y38/CLBLM_IMUX28 CLBLM_R_X43Y38/CLBLM_M_B4 CLBLM_R_X43Y38/CLBLM_M_C4 INT_L_X38Y30/NE2BEG3 INT_L_X38Y30/NW2BEG3 INT_L_X38Y30/NW2END3 INT_L_X38Y30/WR1BEG_S0 INT_L_X38Y31/NE2A3 INT_L_X38Y31/NW2A3 INT_L_X38Y31/WR1BEG0 INT_L_X38Y34/EE2A0 INT_L_X40Y28/SW2A3 INT_L_X40Y29/IMUX_L23 INT_L_X40Y29/IMUX_L39 INT_L_X40Y29/SR1END3 INT_L_X40Y29/SW2BEG3 INT_L_X40Y29/WW2A2 INT_L_X40Y30/IMUX_L21 INT_L_X40Y30/IMUX_L39 INT_L_X40Y30/NW2END3 INT_L_X40Y30/SE2END3 INT_L_X40Y30/SR1BEG3 INT_L_X40Y30/SR1END_N3_3 INT_L_X40Y35/BYP_ALT3 INT_L_X40Y35/BYP_BOUNCE3 INT_L_X40Y35/IMUX_L15 INT_L_X40Y35/IMUX_L29 INT_L_X40Y35/IMUX_L7 INT_L_X40Y35/NN2BEG3 INT_L_X40Y35/WL1END2 INT_L_X40Y35/WR1BEG_S0 INT_L_X40Y36/BYP_BOUNCE_N3_3 INT_L_X40Y36/NN2A3 INT_L_X40Y36/WR1BEG0 INT_L_X40Y37/EE2BEG3 INT_L_X40Y37/NN2END3 INT_L_X42Y28/IMUX_L37 INT_L_X42Y28/IMUX_L44 INT_L_X42Y28/NW2BEG3 INT_L_X42Y28/WL1END2 INT_L_X42Y29/NW2A3 INT_L_X42Y35/WW2A3 INT_L_X42Y37/EE2END3 INT_L_X42Y37/IMUX_L15 INT_L_X42Y37/IMUX_L31 INT_L_X42Y37/IMUX_L47 INT_L_X42Y37/WR1END_S1_0 INT_L_X42Y38/WR1END0 INT_L_X44Y32/SW2A3 INT_L_X44Y33/SE2END3 INT_L_X44Y33/SW2BEG3 INT_R_X37Y30/WR1END_S1_0 INT_R_X37Y31/IMUX22 INT_R_X37Y31/IMUX40 INT_R_X37Y31/NN2BEG0 INT_R_X37Y31/NW2END3 INT_R_X37Y31/WR1END0 INT_R_X37Y32/NN2A0 INT_R_X37Y32/NN2END_S2_0 INT_R_X37Y33/FAN_ALT1 INT_R_X37Y33/FAN_BOUNCE1 INT_R_X37Y33/IMUX18 INT_R_X37Y33/IMUX32 INT_R_X37Y33/IMUX8 INT_R_X37Y33/NL1BEG_N3 INT_R_X37Y33/NN2END0 INT_R_X37Y33/NR1BEG0 INT_R_X37Y34/EE2BEG0 INT_R_X37Y34/IMUX1 INT_R_X37Y34/NR1BEG0 INT_R_X37Y34/NR1END0 INT_R_X37Y35/IMUX0 INT_R_X37Y35/IMUX16 INT_R_X37Y35/NN2BEG0 INT_R_X37Y35/NR1END0 INT_R_X37Y36/NN2A0 INT_R_X37Y36/NN2END_S2_0 INT_R_X37Y37/IMUX1 INT_R_X37Y37/IMUX24 INT_R_X37Y37/IMUX29 INT_R_X37Y37/NL1BEG_N3 INT_R_X37Y37/NN2END0 INT_R_X39Y28/IMUX34 INT_R_X39Y28/SR1BEG_S0 INT_R_X39Y28/SW2END3 INT_R_X39Y29/IMUX37 INT_R_X39Y29/NW2BEG3 INT_R_X39Y29/SW2END_N0_3 INT_R_X39Y29/WW2END2 INT_R_X39Y30/NW2A3 INT_R_X39Y30/SE2A3 INT_R_X39Y31/NE2END3 INT_R_X39Y31/SE2BEG3 INT_R_X39Y34/EE2END0 INT_R_X39Y34/IMUX1 INT_R_X39Y35/WR1END_S1_0 INT_R_X39Y36/IMUX1 INT_R_X39Y36/IMUX24 INT_R_X39Y36/IMUX9 INT_R_X39Y36/WR1END0 INT_R_X41Y29/NW2BEG3 INT_R_X41Y29/NW2END3 INT_R_X41Y29/WW2BEG2 INT_R_X41Y30/NW2A3 INT_R_X41Y35/WL1BEG2 INT_R_X41Y35/WW2END3 INT_R_X41Y36/WW2END_N0_3 INT_R_X41Y37/EE2A3 INT_R_X43Y28/SS2END3 INT_R_X43Y28/WL1BEG2 INT_R_X43Y29/IMUX8 INT_R_X43Y29/SS2A3 INT_R_X43Y29/SS2END_N0_3 INT_R_X43Y30/IMUX14 INT_R_X43Y30/IMUX6 INT_R_X43Y30/SL1END3 INT_R_X43Y30/SS2BEG3 INT_R_X43Y31/BYP_ALT6 INT_R_X43Y31/BYP_BOUNCE6 INT_R_X43Y31/SL1BEG3 INT_R_X43Y31/SL1END3 INT_R_X43Y32/BYP_BOUNCE_N3_6 INT_R_X43Y32/IMUX32 INT_R_X43Y32/SL1BEG3 INT_R_X43Y32/SW2END3 INT_R_X43Y33/SE2A3 INT_R_X43Y33/SW2END_N0_3 INT_R_X43Y34/SE2BEG3 INT_R_X43Y34/SL1END3 INT_R_X43Y35/LOGIC_OUTS7 INT_R_X43Y35/NN2BEG3 INT_R_X43Y35/SL1BEG3 INT_R_X43Y35/WW2BEG3 INT_R_X43Y36/NN2A3 INT_R_X43Y37/NL1BEG2 INT_R_X43Y37/NN2END3 INT_R_X43Y37/WR1BEG_S0 INT_R_X43Y38/IMUX27 INT_R_X43Y38/IMUX28 INT_R_X43Y38/NL1END2 INT_R_X43Y38/WR1BEG0 VBRK_X99Y30/VBRK_SW2A3 VBRK_X99Y31/VBRK_WW2END2 VBRK_X99Y32/VBRK_SE2A3 VBRK_X99Y38/VBRK_WR1END0 
pips: CLBLL_L_X40Y29/CLBLL_L.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_L_X40Y29/CLBLL_L.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_L_X40Y30/CLBLL_L.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_L_X40Y30/CLBLL_L.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_L_X40Y35/CLBLL_L.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_L_X40Y35/CLBLL_L.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_L_X40Y35/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_L_X42Y28/CLBLL_L.CLBLL_IMUX37->CLBLL_L_D4 CLBLL_L_X42Y28/CLBLL_L.CLBLL_IMUX44->CLBLL_LL_D4 CLBLL_L_X42Y37/CLBLL_L.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_L_X42Y37/CLBLL_L.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_L_X42Y37/CLBLL_L.CLBLL_IMUX47->CLBLL_LL_D5 CLBLM_R_X37Y31/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X37Y31/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X37Y33/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X37Y33/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X37Y33/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X37Y34/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X37Y35/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X37Y35/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X37Y37/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X37Y37/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X37Y37/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X39Y28/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X39Y29/CLBLM_R.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_R_X39Y34/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X39Y36/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X39Y36/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X39Y36/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X43Y29/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X43Y30/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X43Y30/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X43Y32/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X43Y35/CLBLM_R.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 CLBLM_R_X43Y38/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X43Y38/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 INT_L_X38Y30/INT_L.NW2END3->>NE2BEG3 INT_L_X38Y30/INT_L.NW2END3->>NW2BEG3 INT_L_X38Y30/INT_L.NW2END3->>WR1BEG_S0 INT_L_X40Y29/INT_L.SR1END3->>IMUX_L23 INT_L_X40Y29/INT_L.SR1END3->>IMUX_L39 INT_L_X40Y29/INT_L.SR1END3->>SW2BEG3 INT_L_X40Y30/INT_L.NW2END3->>IMUX_L21 INT_L_X40Y30/INT_L.NW2END3->>SR1BEG3 INT_L_X40Y30/INT_L.SE2END3->>IMUX_L39 INT_L_X40Y35/INT_L.BYP_ALT3->>BYP_BOUNCE3 INT_L_X40Y35/INT_L.BYP_BOUNCE3->>IMUX_L15 INT_L_X40Y35/INT_L.BYP_BOUNCE3->>IMUX_L7 INT_L_X40Y35/INT_L.WL1END2->>BYP_ALT3 INT_L_X40Y35/INT_L.WL1END2->>IMUX_L29 INT_L_X40Y35/INT_L.WL1END2->>NN2BEG3 INT_L_X40Y35/INT_L.WL1END2->>WR1BEG_S0 INT_L_X40Y37/INT_L.NN2END3->>EE2BEG3 INT_L_X42Y28/INT_L.WL1END2->>IMUX_L37 INT_L_X42Y28/INT_L.WL1END2->>IMUX_L44 INT_L_X42Y28/INT_L.WL1END2->>NW2BEG3 INT_L_X42Y37/INT_L.EE2END3->>IMUX_L15 INT_L_X42Y37/INT_L.WR1END_S1_0->>IMUX_L31 INT_L_X42Y37/INT_L.WR1END_S1_0->>IMUX_L47 INT_L_X44Y33/INT_L.SE2END3->>SW2BEG3 INT_R_X37Y31/INT_R.NW2END3->>IMUX22 INT_R_X37Y31/INT_R.WR1END0->>IMUX40 INT_R_X37Y31/INT_R.WR1END0->>NN2BEG0 INT_R_X37Y33/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X37Y33/INT_R.FAN_BOUNCE1->>IMUX18 INT_R_X37Y33/INT_R.NL1BEG_N3->>FAN_ALT1 INT_R_X37Y33/INT_R.NN2END0->>IMUX32 INT_R_X37Y33/INT_R.NN2END0->>IMUX8 INT_R_X37Y33/INT_R.NN2END0->>NL1BEG_N3 INT_R_X37Y33/INT_R.NN2END0->>NR1BEG0 INT_R_X37Y34/INT_R.NR1END0->>EE2BEG0 INT_R_X37Y34/INT_R.NR1END0->>IMUX1 INT_R_X37Y34/INT_R.NR1END0->>NR1BEG0 INT_R_X37Y35/INT_R.NR1END0->>IMUX0 INT_R_X37Y35/INT_R.NR1END0->>IMUX16 INT_R_X37Y35/INT_R.NR1END0->>NN2BEG0 INT_R_X37Y37/INT_R.NL1BEG_N3->>IMUX29 INT_R_X37Y37/INT_R.NN2END0->>IMUX1 INT_R_X37Y37/INT_R.NN2END0->>IMUX24 INT_R_X37Y37/INT_R.NN2END0->>NL1BEG_N3 INT_R_X39Y28/INT_R.SR1BEG_S0->>IMUX34 INT_R_X39Y28/INT_R.SW2END3->>SR1BEG_S0 INT_R_X39Y29/INT_R.WW2END2->>IMUX37 INT_R_X39Y29/INT_R.WW2END2->>NW2BEG3 INT_R_X39Y31/INT_R.NE2END3->>SE2BEG3 INT_R_X39Y34/INT_R.EE2END0->>IMUX1 INT_R_X39Y36/INT_R.WR1END0->>IMUX1 INT_R_X39Y36/INT_R.WR1END0->>IMUX24 INT_R_X39Y36/INT_R.WR1END0->>IMUX9 INT_R_X41Y29/INT_R.NW2END3->>NW2BEG3 INT_R_X41Y29/INT_R.NW2END3->>WW2BEG2 INT_R_X41Y35/INT_R.WW2END3->>WL1BEG2 INT_R_X43Y28/INT_R.SS2END3->>WL1BEG2 INT_R_X43Y29/INT_R.SS2END_N0_3->>IMUX8 INT_R_X43Y30/INT_R.SL1END3->>IMUX14 INT_R_X43Y30/INT_R.SL1END3->>IMUX6 INT_R_X43Y30/INT_R.SL1END3->>SS2BEG3 INT_R_X43Y31/INT_R.BYP_ALT6->>BYP_BOUNCE6 INT_R_X43Y31/INT_R.SL1END3->>BYP_ALT6 INT_R_X43Y31/INT_R.SL1END3->>SL1BEG3 INT_R_X43Y32/INT_R.BYP_BOUNCE_N3_6->>IMUX32 INT_R_X43Y32/INT_R.SW2END3->>SL1BEG3 INT_R_X43Y34/INT_R.SL1END3->>SE2BEG3 INT_R_X43Y35/INT_R.LOGIC_OUTS7->>NN2BEG3 INT_R_X43Y35/INT_R.LOGIC_OUTS7->>SL1BEG3 INT_R_X43Y35/INT_R.LOGIC_OUTS7->>WW2BEG3 INT_R_X43Y37/INT_R.NN2END3->>NL1BEG2 INT_R_X43Y37/INT_R.NN2END3->>WR1BEG_S0 INT_R_X43Y38/INT_R.NL1END2->>IMUX27 INT_R_X43Y38/INT_R.NL1END2->>IMUX28 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 36, 

PIO_dport0_IORDYen - 
wires: CLBLL_L_X40Y35/CLBLL_WL1END3 CLBLL_L_X40Y36/CLBLL_IMUX25 CLBLL_L_X40Y36/CLBLL_L_B5 CLBLL_L_X42Y35/CLBLL_WW2END0 CLBLM_R_X39Y35/CLBLM_WL1END3 CLBLM_R_X39Y36/CLBLM_IMUX0 CLBLM_R_X39Y36/CLBLM_L_A3 CLBLM_R_X41Y35/CLBLM_WW2END0 CLBLM_R_X43Y35/CLBLM_LOGIC_OUTS4 CLBLM_R_X43Y35/CLBLM_M_AQ INT_L_X40Y35/WL1BEG3 INT_L_X40Y36/IMUX_L25 INT_L_X40Y36/NW2END1 INT_L_X40Y36/WL1BEG_N3 INT_L_X42Y35/WW2A0 INT_R_X39Y35/WL1END3 INT_R_X39Y36/IMUX0 INT_R_X39Y36/WL1END_N1_3 INT_R_X41Y35/NW2BEG1 INT_R_X41Y35/WW2END0 INT_R_X41Y36/NW2A1 INT_R_X43Y35/LOGIC_OUTS4 INT_R_X43Y35/WW2BEG0 VBRK_X99Y37/VBRK_WL1END3 
pips: CLBLL_L_X40Y36/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 CLBLM_R_X39Y36/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X43Y35/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X40Y36/INT_L.NW2END1->>IMUX_L25 INT_L_X40Y36/INT_L.NW2END1->>WL1BEG_N3 INT_R_X39Y36/INT_R.WL1END_N1_3->>IMUX0 INT_R_X41Y35/INT_R.WW2END0->>NW2BEG1 INT_R_X43Y35/INT_R.LOGIC_OUTS4->>WW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

T1[7]_i_2_n_0 - 
wires: BRAM_INT_INTERFACE_L_X38Y29/INT_INTERFACE_WW2END1 BRAM_INT_INTERFACE_L_X38Y33/INT_INTERFACE_WL1END1 BRAM_INT_INTERFACE_L_X38Y34/INT_INTERFACE_WR1END0 BRAM_INT_INTERFACE_L_X38Y35/INT_INTERFACE_SW2A2 BRAM_INT_INTERFACE_L_X38Y37/INT_INTERFACE_WL1END0 BRAM_INT_INTERFACE_L_X38Y37/INT_INTERFACE_WR1END3 BRAM_L_X38Y25/BRAM_WW2END1_4 BRAM_L_X38Y30/BRAM_WL1END1_3 BRAM_L_X38Y30/BRAM_WR1END0_4 BRAM_L_X38Y35/BRAM_SW2A2_0 BRAM_L_X38Y35/BRAM_WL1END0_2 BRAM_L_X38Y35/BRAM_WR1END3_2 CLBLL_L_X40Y28/CLBLL_WW2END2 CLBLL_L_X40Y29/CLBLL_IMUX21 CLBLL_L_X40Y29/CLBLL_IMUX46 CLBLL_L_X40Y29/CLBLL_L_C4 CLBLL_L_X40Y29/CLBLL_L_D5 CLBLL_L_X40Y29/CLBLL_NW4A3 CLBLL_L_X40Y29/CLBLL_WL1END1 CLBLL_L_X40Y30/CLBLL_IMUX34 CLBLL_L_X40Y30/CLBLL_IMUX42 CLBLL_L_X40Y30/CLBLL_L_C6 CLBLL_L_X40Y30/CLBLL_L_D6 CLBLL_L_X40Y35/CLBLL_IMUX12 CLBLL_L_X40Y35/CLBLL_IMUX35 CLBLL_L_X40Y35/CLBLL_IMUX4 CLBLL_L_X40Y35/CLBLL_LL_A6 CLBLL_L_X40Y35/CLBLL_LL_B6 CLBLL_L_X40Y35/CLBLL_LL_C6 CLBLL_L_X40Y36/CLBLL_WW2END1 CLBLL_L_X40Y37/CLBLL_WW4C2 CLBLL_L_X42Y28/CLBLL_ER1BEG3 CLBLL_L_X42Y28/CLBLL_IMUX46 CLBLL_L_X42Y28/CLBLL_IMUX47 CLBLL_L_X42Y28/CLBLL_LL_D5 CLBLL_L_X42Y28/CLBLL_L_D5 CLBLL_L_X42Y28/CLBLL_SW4END2 CLBLL_L_X42Y30/CLBLL_WW2END2 CLBLL_L_X42Y36/CLBLL_NW4END2 CLBLL_L_X42Y37/CLBLL_IMUX12 CLBLL_L_X42Y37/CLBLL_IMUX28 CLBLL_L_X42Y37/CLBLL_IMUX43 CLBLL_L_X42Y37/CLBLL_LL_B6 CLBLL_L_X42Y37/CLBLL_LL_C4 CLBLL_L_X42Y37/CLBLL_LL_D6 CLBLL_L_X42Y37/CLBLL_NE2A2 CLBLL_L_X42Y37/CLBLL_WW4A2 CLBLM_R_X37Y29/CLBLM_WW2END1 CLBLM_R_X37Y31/CLBLM_IMUX35 CLBLM_R_X37Y31/CLBLM_IMUX43 CLBLM_R_X37Y31/CLBLM_M_C6 CLBLM_R_X37Y31/CLBLM_M_D6 CLBLM_R_X37Y33/CLBLM_IMUX12 CLBLM_R_X37Y33/CLBLM_IMUX35 CLBLM_R_X37Y33/CLBLM_IMUX4 CLBLM_R_X37Y33/CLBLM_M_A6 CLBLM_R_X37Y33/CLBLM_M_B6 CLBLM_R_X37Y33/CLBLM_M_C6 CLBLM_R_X37Y33/CLBLM_WL1END1 CLBLM_R_X37Y34/CLBLM_IMUX8 CLBLM_R_X37Y34/CLBLM_M_A5 CLBLM_R_X37Y34/CLBLM_WR1END0 CLBLM_R_X37Y35/CLBLM_IMUX13 CLBLM_R_X37Y35/CLBLM_IMUX5 CLBLM_R_X37Y35/CLBLM_L_A6 CLBLM_R_X37Y35/CLBLM_L_B6 CLBLM_R_X37Y35/CLBLM_SW2A2 CLBLM_R_X37Y37/CLBLM_IMUX17 CLBLM_R_X37Y37/CLBLM_IMUX22 CLBLM_R_X37Y37/CLBLM_IMUX7 CLBLM_R_X37Y37/CLBLM_M_A1 CLBLM_R_X37Y37/CLBLM_M_B3 CLBLM_R_X37Y37/CLBLM_M_C3 CLBLM_R_X37Y37/CLBLM_WL1END0 CLBLM_R_X37Y37/CLBLM_WR1END3 CLBLM_R_X39Y28/CLBLM_IMUX30 CLBLM_R_X39Y28/CLBLM_L_C5 CLBLM_R_X39Y28/CLBLM_WW2END2 CLBLM_R_X39Y29/CLBLM_IMUX42 CLBLM_R_X39Y29/CLBLM_L_D6 CLBLM_R_X39Y29/CLBLM_NW4A3 CLBLM_R_X39Y29/CLBLM_WL1END1 CLBLM_R_X39Y34/CLBLM_IMUX4 CLBLM_R_X39Y34/CLBLM_M_A6 CLBLM_R_X39Y36/CLBLM_IMUX27 CLBLM_R_X39Y36/CLBLM_IMUX3 CLBLM_R_X39Y36/CLBLM_IMUX4 CLBLM_R_X39Y36/CLBLM_L_A2 CLBLM_R_X39Y36/CLBLM_M_A6 CLBLM_R_X39Y36/CLBLM_M_B4 CLBLM_R_X39Y36/CLBLM_WW2END1 CLBLM_R_X39Y37/CLBLM_WW4C2 CLBLM_R_X41Y28/CLBLM_ER1BEG3 CLBLM_R_X41Y28/CLBLM_SW4END2 CLBLM_R_X41Y30/CLBLM_WW2END2 CLBLM_R_X41Y36/CLBLM_NW4END2 CLBLM_R_X41Y37/CLBLM_NE2A2 CLBLM_R_X41Y37/CLBLM_WW4A2 CLBLM_R_X43Y29/CLBLM_IMUX4 CLBLM_R_X43Y29/CLBLM_M_A6 CLBLM_R_X43Y30/CLBLM_IMUX13 CLBLM_R_X43Y30/CLBLM_IMUX5 CLBLM_R_X43Y30/CLBLM_L_A6 CLBLM_R_X43Y30/CLBLM_L_B6 CLBLM_R_X43Y32/CLBLM_LOGIC_OUTS14 CLBLM_R_X43Y32/CLBLM_M_C CLBLM_R_X43Y38/CLBLM_IMUX12 CLBLM_R_X43Y38/CLBLM_M_B6 INT_L_X38Y29/WW2A1 INT_L_X38Y33/NW6END3 INT_L_X38Y33/WL1BEG1 INT_L_X38Y33/WR1BEG_S0 INT_L_X38Y34/WR1BEG0 INT_L_X38Y35/SW2A2 INT_L_X38Y36/SR1END2 INT_L_X38Y36/SW2BEG2 INT_L_X38Y37/SR1BEG2 INT_L_X38Y37/WL1BEG0 INT_L_X38Y37/WR1BEG3 INT_L_X38Y37/WW4END2 INT_L_X40Y28/WW2A2 INT_L_X40Y29/IMUX_L21 INT_L_X40Y29/IMUX_L46 INT_L_X40Y29/NW2END3 INT_L_X40Y29/NW6BEG3 INT_L_X40Y29/WL1BEG1 INT_L_X40Y30/IMUX_L34 INT_L_X40Y30/IMUX_L42 INT_L_X40Y30/WL1END1 INT_L_X40Y35/IMUX_L12 INT_L_X40Y35/IMUX_L35 INT_L_X40Y35/IMUX_L4 INT_L_X40Y35/SW2END1 INT_L_X40Y36/WW2A1 INT_L_X40Y37/WW4B2 INT_L_X42Y28/ER1END3 INT_L_X42Y28/IMUX_L46 INT_L_X42Y28/IMUX_L47 INT_L_X42Y28/SW6E2 INT_L_X42Y29/ER1END_N3_3 INT_L_X42Y29/SW6D2 INT_L_X42Y30/SW6C2 INT_L_X42Y30/WW2A2 INT_L_X42Y31/SW6B2 INT_L_X42Y32/NW6A2 INT_L_X42Y32/SW6A2 INT_L_X42Y33/NW6B2 INT_L_X42Y34/NW6C2 INT_L_X42Y35/NW6D2 INT_L_X42Y36/NW6E2 INT_L_X42Y37/IMUX_L12 INT_L_X42Y37/IMUX_L28 INT_L_X42Y37/IMUX_L43 INT_L_X42Y37/NE2BEG2 INT_L_X42Y37/NE2END2 INT_L_X42Y37/WW4BEG2 INT_L_X42Y38/NE2A2 INT_R_X37Y29/NN2BEG2 INT_R_X37Y29/WW2END1 INT_R_X37Y30/NN2A2 INT_R_X37Y31/IMUX35 INT_R_X37Y31/IMUX43 INT_R_X37Y31/NN2END2 INT_R_X37Y33/IMUX12 INT_R_X37Y33/IMUX35 INT_R_X37Y33/IMUX4 INT_R_X37Y33/WL1END1 INT_R_X37Y33/WR1END_S1_0 INT_R_X37Y34/IMUX8 INT_R_X37Y34/WR1END0 INT_R_X37Y35/IMUX13 INT_R_X37Y35/IMUX5 INT_R_X37Y35/SW2END2 INT_R_X37Y37/IMUX17 INT_R_X37Y37/IMUX22 INT_R_X37Y37/IMUX7 INT_R_X37Y37/WL1END0 INT_R_X37Y37/WR1END3 INT_R_X39Y28/IMUX30 INT_R_X39Y28/WW2END2 INT_R_X39Y29/IMUX42 INT_R_X39Y29/NW6A3 INT_R_X39Y29/WL1END1 INT_R_X39Y29/WW2BEG1 INT_R_X39Y30/NW6B3 INT_R_X39Y31/NW6C3 INT_R_X39Y32/NW6D3 INT_R_X39Y33/NW6E3 INT_R_X39Y34/IMUX4 INT_R_X39Y34/SS2END1 INT_R_X39Y35/SS2A1 INT_R_X39Y36/IMUX27 INT_R_X39Y36/IMUX3 INT_R_X39Y36/IMUX4 INT_R_X39Y36/SS2BEG1 INT_R_X39Y36/WW2END1 INT_R_X39Y37/WW4C2 INT_R_X41Y28/ER1BEG3 INT_R_X41Y28/NW2BEG3 INT_R_X41Y28/SW6END2 INT_R_X41Y28/WW2BEG2 INT_R_X41Y29/NW2A3 INT_R_X41Y30/WL1BEG1 INT_R_X41Y30/WW2END2 INT_R_X41Y35/SW2A1 INT_R_X41Y36/NE2BEG2 INT_R_X41Y36/NW6END2 INT_R_X41Y36/SW2BEG1 INT_R_X41Y36/WW2BEG1 INT_R_X41Y37/NE2A2 INT_R_X41Y37/WW4A2 INT_R_X43Y29/IMUX4 INT_R_X43Y29/SL1END2 INT_R_X43Y30/IMUX13 INT_R_X43Y30/IMUX5 INT_R_X43Y30/SL1BEG2 INT_R_X43Y30/SL1END2 INT_R_X43Y30/WW2BEG2 INT_R_X43Y31/SL1BEG2 INT_R_X43Y31/SL1END2 INT_R_X43Y32/LOGIC_OUTS14 INT_R_X43Y32/NW6BEG2 INT_R_X43Y32/SL1BEG2 INT_R_X43Y32/SW6BEG2 INT_R_X43Y38/IMUX12 INT_R_X43Y38/NE2END2 VBRK_X99Y30/VBRK_WW2END2 VBRK_X99Y31/VBRK_NW4A3 VBRK_X99Y31/VBRK_WL1END1 VBRK_X99Y38/VBRK_WW2END1 VBRK_X99Y39/VBRK_WW4C2 
pips: CLBLL_L_X40Y29/CLBLL_L.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_L_X40Y29/CLBLL_L.CLBLL_IMUX46->CLBLL_L_D5 CLBLL_L_X40Y30/CLBLL_L.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_L_X40Y30/CLBLL_L.CLBLL_IMUX42->CLBLL_L_D6 CLBLL_L_X40Y35/CLBLL_L.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_L_X40Y35/CLBLL_L.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_L_X40Y35/CLBLL_L.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_L_X42Y28/CLBLL_L.CLBLL_IMUX46->CLBLL_L_D5 CLBLL_L_X42Y28/CLBLL_L.CLBLL_IMUX47->CLBLL_LL_D5 CLBLL_L_X42Y37/CLBLL_L.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_L_X42Y37/CLBLL_L.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_L_X42Y37/CLBLL_L.CLBLL_IMUX43->CLBLL_LL_D6 CLBLM_R_X37Y31/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X37Y31/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_R_X37Y33/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X37Y33/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X37Y33/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X37Y34/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X37Y35/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X37Y35/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X37Y37/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X37Y37/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X37Y37/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X39Y28/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X39Y29/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_R_X39Y34/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X39Y36/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X39Y36/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X39Y36/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X43Y29/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X43Y30/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X43Y30/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X43Y32/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 CLBLM_R_X43Y38/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 INT_L_X38Y33/INT_L.NW6END3->>WL1BEG1 INT_L_X38Y33/INT_L.NW6END3->>WR1BEG_S0 INT_L_X38Y36/INT_L.SR1END2->>SW2BEG2 INT_L_X38Y37/INT_L.WW4END2->>SR1BEG2 INT_L_X38Y37/INT_L.WW4END2->>WL1BEG0 INT_L_X38Y37/INT_L.WW4END2->>WR1BEG3 INT_L_X40Y29/INT_L.NW2END3->>IMUX_L21 INT_L_X40Y29/INT_L.NW2END3->>IMUX_L46 INT_L_X40Y29/INT_L.NW2END3->>NW6BEG3 INT_L_X40Y29/INT_L.NW2END3->>WL1BEG1 INT_L_X40Y30/INT_L.WL1END1->>IMUX_L34 INT_L_X40Y30/INT_L.WL1END1->>IMUX_L42 INT_L_X40Y35/INT_L.SW2END1->>IMUX_L12 INT_L_X40Y35/INT_L.SW2END1->>IMUX_L35 INT_L_X40Y35/INT_L.SW2END1->>IMUX_L4 INT_L_X42Y28/INT_L.ER1END3->>IMUX_L46 INT_L_X42Y28/INT_L.ER1END3->>IMUX_L47 INT_L_X42Y37/INT_L.NE2END2->>IMUX_L12 INT_L_X42Y37/INT_L.NE2END2->>IMUX_L28 INT_L_X42Y37/INT_L.NE2END2->>IMUX_L43 INT_L_X42Y37/INT_L.NE2END2->>NE2BEG2 INT_L_X42Y37/INT_L.NE2END2->>WW4BEG2 INT_R_X37Y29/INT_R.WW2END1->>NN2BEG2 INT_R_X37Y31/INT_R.NN2END2->>IMUX35 INT_R_X37Y31/INT_R.NN2END2->>IMUX43 INT_R_X37Y33/INT_R.WL1END1->>IMUX12 INT_R_X37Y33/INT_R.WL1END1->>IMUX35 INT_R_X37Y33/INT_R.WL1END1->>IMUX4 INT_R_X37Y34/INT_R.WR1END0->>IMUX8 INT_R_X37Y35/INT_R.SW2END2->>IMUX13 INT_R_X37Y35/INT_R.SW2END2->>IMUX5 INT_R_X37Y37/INT_R.WL1END0->>IMUX17 INT_R_X37Y37/INT_R.WR1END3->>IMUX22 INT_R_X37Y37/INT_R.WR1END3->>IMUX7 INT_R_X39Y28/INT_R.WW2END2->>IMUX30 INT_R_X39Y29/INT_R.WL1END1->>IMUX42 INT_R_X39Y29/INT_R.WL1END1->>WW2BEG1 INT_R_X39Y34/INT_R.SS2END1->>IMUX4 INT_R_X39Y36/INT_R.WW2END1->>IMUX27 INT_R_X39Y36/INT_R.WW2END1->>IMUX3 INT_R_X39Y36/INT_R.WW2END1->>IMUX4 INT_R_X39Y36/INT_R.WW2END1->>SS2BEG1 INT_R_X41Y28/INT_R.SW6END2->>ER1BEG3 INT_R_X41Y28/INT_R.SW6END2->>NW2BEG3 INT_R_X41Y28/INT_R.SW6END2->>WW2BEG2 INT_R_X41Y30/INT_R.WW2END2->>WL1BEG1 INT_R_X41Y36/INT_R.NW6END2->>NE2BEG2 INT_R_X41Y36/INT_R.NW6END2->>SW2BEG1 INT_R_X41Y36/INT_R.NW6END2->>WW2BEG1 INT_R_X43Y29/INT_R.SL1END2->>IMUX4 INT_R_X43Y30/INT_R.SL1END2->>IMUX13 INT_R_X43Y30/INT_R.SL1END2->>IMUX5 INT_R_X43Y30/INT_R.SL1END2->>SL1BEG2 INT_R_X43Y30/INT_R.SL1END2->>WW2BEG2 INT_R_X43Y31/INT_R.SL1END2->>SL1BEG2 INT_R_X43Y32/INT_R.LOGIC_OUTS14->>NW6BEG2 INT_R_X43Y32/INT_R.LOGIC_OUTS14->>SL1BEG2 INT_R_X43Y32/INT_R.LOGIC_OUTS14->>SW6BEG2 INT_R_X43Y38/INT_R.NE2END2->>IMUX12 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 34, 

PIO_cmdport_IORDYen - 
wires: CLBLL_L_X40Y36/CLBLL_LL_DQ CLBLL_L_X40Y36/CLBLL_LOGIC_OUTS7 CLBLL_L_X40Y36/CLBLL_WL1END2 CLBLM_R_X39Y36/CLBLM_IMUX5 CLBLM_R_X39Y36/CLBLM_L_A6 CLBLM_R_X39Y36/CLBLM_WL1END2 CLBLM_R_X39Y38/CLBLM_IMUX14 CLBLM_R_X39Y38/CLBLM_L_B1 INT_L_X40Y36/LOGIC_OUTS_L7 INT_L_X40Y36/WL1BEG2 INT_R_X39Y36/IMUX5 INT_R_X39Y36/NN2BEG3 INT_R_X39Y36/WL1END2 INT_R_X39Y37/NN2A3 INT_R_X39Y38/IMUX14 INT_R_X39Y38/NN2END3 VBRK_X99Y38/VBRK_WL1END2 
pips: CLBLL_L_X40Y36/CLBLL_L.CLBLL_LL_DQ->CLBLL_LOGIC_OUTS7 CLBLM_R_X39Y36/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X39Y38/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 INT_L_X40Y36/INT_L.LOGIC_OUTS_L7->>WL1BEG2 INT_R_X39Y36/INT_R.WL1END2->>IMUX5 INT_R_X39Y36/INT_R.WL1END2->>NN2BEG3 INT_R_X39Y38/INT_R.NN2END3->>IMUX14 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

Q[0]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

IDEctrl_rst - 
wires: CLBLL_L_X40Y31/CLBLL_IMUX15 CLBLL_L_X40Y31/CLBLL_IMUX28 CLBLL_L_X40Y31/CLBLL_IMUX7 CLBLL_L_X40Y31/CLBLL_LL_A1 CLBLL_L_X40Y31/CLBLL_LL_B1 CLBLL_L_X40Y31/CLBLL_LL_C4 CLBLL_L_X40Y31/CLBLL_WL1END3 CLBLL_L_X40Y33/CLBLL_IMUX24 CLBLL_L_X40Y33/CLBLL_IMUX45 CLBLL_L_X40Y33/CLBLL_IMUX8 CLBLL_L_X40Y33/CLBLL_LL_A5 CLBLL_L_X40Y33/CLBLL_LL_B5 CLBLL_L_X40Y33/CLBLL_LL_D2 CLBLL_L_X40Y34/CLBLL_IMUX11 CLBLL_L_X40Y34/CLBLL_LL_A4 CLBLL_L_X40Y38/CLBLL_EE2BEG1 CLBLL_L_X42Y30/CLBLL_ER1BEG2 CLBLL_L_X42Y30/CLBLL_IMUX19 CLBLL_L_X42Y30/CLBLL_IMUX21 CLBLL_L_X42Y30/CLBLL_IMUX9 CLBLL_L_X42Y30/CLBLL_L_A5 CLBLL_L_X42Y30/CLBLL_L_B2 CLBLL_L_X42Y30/CLBLL_L_C4 CLBLL_L_X42Y34/CLBLL_ER1BEG2 CLBLL_L_X42Y34/CLBLL_IMUX35 CLBLL_L_X42Y34/CLBLL_IMUX45 CLBLL_L_X42Y34/CLBLL_LL_C6 CLBLL_L_X42Y34/CLBLL_LL_D2 CLBLL_L_X42Y34/CLBLL_WW2A1 CLBLL_L_X42Y35/CLBLL_IMUX18 CLBLL_L_X42Y35/CLBLL_IMUX2 CLBLL_L_X42Y35/CLBLL_IMUX35 CLBLL_L_X42Y35/CLBLL_IMUX43 CLBLL_L_X42Y35/CLBLL_LL_A2 CLBLL_L_X42Y35/CLBLL_LL_B2 CLBLL_L_X42Y35/CLBLL_LL_C6 CLBLL_L_X42Y35/CLBLL_LL_D6 CLBLL_L_X42Y35/CLBLL_SE2A1 CLBLM_R_X39Y31/CLBLM_IMUX10 CLBLM_R_X39Y31/CLBLM_IMUX15 CLBLM_R_X39Y31/CLBLM_IMUX2 CLBLM_R_X39Y31/CLBLM_IMUX23 CLBLM_R_X39Y31/CLBLM_L_A4 CLBLM_R_X39Y31/CLBLM_L_C3 CLBLM_R_X39Y31/CLBLM_M_A2 CLBLM_R_X39Y31/CLBLM_M_B1 CLBLM_R_X39Y31/CLBLM_WL1END3 CLBLM_R_X39Y38/CLBLM_EE2BEG1 CLBLM_R_X39Y38/CLBLM_LOGIC_OUTS1 CLBLM_R_X39Y38/CLBLM_L_BQ CLBLM_R_X41Y30/CLBLM_ER1BEG2 CLBLM_R_X41Y30/CLBLM_IMUX19 CLBLM_R_X41Y30/CLBLM_IMUX3 CLBLM_R_X41Y30/CLBLM_L_A2 CLBLM_R_X41Y30/CLBLM_L_B2 CLBLM_R_X41Y32/CLBLM_IMUX27 CLBLM_R_X41Y32/CLBLM_IMUX31 CLBLM_R_X41Y32/CLBLM_IMUX47 CLBLM_R_X41Y32/CLBLM_IMUX7 CLBLM_R_X41Y32/CLBLM_M_A1 CLBLM_R_X41Y32/CLBLM_M_B4 CLBLM_R_X41Y32/CLBLM_M_C5 CLBLM_R_X41Y32/CLBLM_M_D5 CLBLM_R_X41Y34/CLBLM_ER1BEG2 CLBLM_R_X41Y34/CLBLM_IMUX19 CLBLM_R_X41Y34/CLBLM_L_B2 CLBLM_R_X41Y34/CLBLM_WW2A1 CLBLM_R_X41Y35/CLBLM_SE2A1 CLBLM_R_X41Y38/CLBLM_IMUX26 CLBLM_R_X41Y38/CLBLM_L_B4 INT_L_X40Y31/BYP_ALT5 INT_L_X40Y31/BYP_BOUNCE5 INT_L_X40Y31/IMUX_L15 INT_L_X40Y31/IMUX_L28 INT_L_X40Y31/IMUX_L7 INT_L_X40Y31/SR1END1 INT_L_X40Y31/WL1BEG3 INT_L_X40Y32/NL1BEG0 INT_L_X40Y32/NL1END_S3_0 INT_L_X40Y32/SR1BEG1 INT_L_X40Y32/WL1BEG_N3 INT_L_X40Y32/WL1END0 INT_L_X40Y33/IMUX_L24 INT_L_X40Y33/IMUX_L45 INT_L_X40Y33/IMUX_L8 INT_L_X40Y33/NL1END0 INT_L_X40Y33/SR1END2 INT_L_X40Y34/IMUX_L11 INT_L_X40Y34/SR1BEG2 INT_L_X40Y34/WW2END1 INT_L_X40Y38/EE2A1 INT_L_X42Y30/ER1END2 INT_L_X42Y30/FAN_ALT5 INT_L_X42Y30/FAN_BOUNCE5 INT_L_X42Y30/IMUX_L19 INT_L_X42Y30/IMUX_L21 INT_L_X42Y30/IMUX_L9 INT_L_X42Y34/ER1END2 INT_L_X42Y34/IMUX_L35 INT_L_X42Y34/IMUX_L45 INT_L_X42Y34/SL1END1 INT_L_X42Y34/WW2BEG1 INT_L_X42Y35/IMUX_L18 INT_L_X42Y35/IMUX_L2 INT_L_X42Y35/IMUX_L35 INT_L_X42Y35/IMUX_L43 INT_L_X42Y35/SE2END1 INT_L_X42Y35/SL1BEG1 INT_R_X39Y31/IMUX10 INT_R_X39Y31/IMUX15 INT_R_X39Y31/IMUX2 INT_R_X39Y31/IMUX23 INT_R_X39Y31/SR1BEG_S0 INT_R_X39Y31/WL1END3 INT_R_X39Y32/WL1END_N1_3 INT_R_X39Y38/EE2BEG1 INT_R_X39Y38/LOGIC_OUTS1 INT_R_X41Y30/ER1BEG2 INT_R_X41Y30/IMUX19 INT_R_X41Y30/IMUX3 INT_R_X41Y30/SS2END1 INT_R_X41Y31/SS2A1 INT_R_X41Y32/BYP_ALT5 INT_R_X41Y32/BYP_BOUNCE5 INT_R_X41Y32/IMUX27 INT_R_X41Y32/IMUX31 INT_R_X41Y32/IMUX47 INT_R_X41Y32/IMUX7 INT_R_X41Y32/SS2BEG1 INT_R_X41Y32/SS2END1 INT_R_X41Y32/WL1BEG0 INT_R_X41Y33/SS2A1 INT_R_X41Y34/ER1BEG2 INT_R_X41Y34/IMUX19 INT_R_X41Y34/SS2BEG1 INT_R_X41Y34/SS2END1 INT_R_X41Y34/WW2A1 INT_R_X41Y35/SE2A1 INT_R_X41Y35/SS2A1 INT_R_X41Y36/SE2BEG1 INT_R_X41Y36/SS2BEG1 INT_R_X41Y36/SS2END1 INT_R_X41Y37/SS2A1 INT_R_X41Y38/EE2END1 INT_R_X41Y38/IMUX26 INT_R_X41Y38/SS2BEG1 VBRK_X99Y33/VBRK_WL1END3 VBRK_X99Y40/VBRK_EE2BEG1 
pips: CLBLL_L_X40Y31/CLBLL_L.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_L_X40Y31/CLBLL_L.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_L_X40Y31/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_L_X40Y33/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_L_X40Y33/CLBLL_L.CLBLL_IMUX45->CLBLL_LL_D2 CLBLL_L_X40Y33/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_L_X40Y34/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_L_X42Y30/CLBLL_L.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_L_X42Y30/CLBLL_L.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_L_X42Y30/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_L_X42Y34/CLBLL_L.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_L_X42Y34/CLBLL_L.CLBLL_IMUX45->CLBLL_LL_D2 CLBLL_L_X42Y35/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_L_X42Y35/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_L_X42Y35/CLBLL_L.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_L_X42Y35/CLBLL_L.CLBLL_IMUX43->CLBLL_LL_D6 CLBLM_R_X39Y31/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X39Y31/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X39Y31/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X39Y31/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X39Y38/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_R_X41Y30/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X41Y30/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X41Y32/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X41Y32/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X41Y32/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_R_X41Y32/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 INT_L_X40Y31/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X40Y31/INT_L.BYP_BOUNCE5->>IMUX_L15 INT_L_X40Y31/INT_L.BYP_BOUNCE5->>IMUX_L7 INT_L_X40Y31/INT_L.SR1END1->>BYP_ALT5 INT_L_X40Y31/INT_L.SR1END1->>IMUX_L28 INT_L_X40Y32/INT_L.WL1END0->>NL1BEG0 INT_L_X40Y32/INT_L.WL1END0->>SR1BEG1 INT_L_X40Y32/INT_L.WL1END0->>WL1BEG_N3 INT_L_X40Y33/INT_L.NL1END0->>IMUX_L24 INT_L_X40Y33/INT_L.NL1END0->>IMUX_L8 INT_L_X40Y33/INT_L.SR1END2->>IMUX_L45 INT_L_X40Y34/INT_L.WW2END1->>IMUX_L11 INT_L_X40Y34/INT_L.WW2END1->>SR1BEG2 INT_L_X42Y30/INT_L.ER1END2->>FAN_ALT5 INT_L_X42Y30/INT_L.ER1END2->>IMUX_L21 INT_L_X42Y30/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X42Y30/INT_L.FAN_BOUNCE5->>IMUX_L19 INT_L_X42Y30/INT_L.FAN_BOUNCE5->>IMUX_L9 INT_L_X42Y34/INT_L.ER1END2->>IMUX_L45 INT_L_X42Y34/INT_L.SL1END1->>IMUX_L35 INT_L_X42Y34/INT_L.SL1END1->>WW2BEG1 INT_L_X42Y35/INT_L.SE2END1->>IMUX_L18 INT_L_X42Y35/INT_L.SE2END1->>IMUX_L2 INT_L_X42Y35/INT_L.SE2END1->>IMUX_L35 INT_L_X42Y35/INT_L.SE2END1->>IMUX_L43 INT_L_X42Y35/INT_L.SE2END1->>SL1BEG1 INT_R_X39Y31/INT_R.SR1BEG_S0->>IMUX10 INT_R_X39Y31/INT_R.SR1BEG_S0->>IMUX2 INT_R_X39Y31/INT_R.WL1END3->>IMUX15 INT_R_X39Y31/INT_R.WL1END3->>IMUX23 INT_R_X39Y31/INT_R.WL1END3->>SR1BEG_S0 INT_R_X39Y38/INT_R.LOGIC_OUTS1->>EE2BEG1 INT_R_X41Y30/INT_R.SS2END1->>ER1BEG2 INT_R_X41Y30/INT_R.SS2END1->>IMUX19 INT_R_X41Y30/INT_R.SS2END1->>IMUX3 INT_R_X41Y32/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X41Y32/INT_R.BYP_BOUNCE5->>IMUX31 INT_R_X41Y32/INT_R.BYP_BOUNCE5->>IMUX47 INT_R_X41Y32/INT_R.BYP_BOUNCE5->>IMUX7 INT_R_X41Y32/INT_R.SS2END1->>BYP_ALT5 INT_R_X41Y32/INT_R.SS2END1->>IMUX27 INT_R_X41Y32/INT_R.SS2END1->>SS2BEG1 INT_R_X41Y32/INT_R.SS2END1->>WL1BEG0 INT_R_X41Y34/INT_R.SS2END1->>ER1BEG2 INT_R_X41Y34/INT_R.SS2END1->>IMUX19 INT_R_X41Y34/INT_R.SS2END1->>SS2BEG1 INT_R_X41Y36/INT_R.SS2END1->>SE2BEG1 INT_R_X41Y36/INT_R.SS2END1->>SS2BEG1 INT_R_X41Y38/INT_R.EE2END1->>IMUX26 INT_R_X41Y38/INT_R.EE2END1->>SS2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 45, 

Q[10]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Q[11]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Q[12]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Q[13]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Q[14]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Q[15]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Q[16]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Q[17]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Q[18]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Q[19]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Q[1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Q[20]_i_1_n_0 - 
wires: CLBLL_L_X40Y33/CLBLL_BYP3 CLBLL_L_X40Y33/CLBLL_EE2A2 CLBLL_L_X40Y33/CLBLL_LL_CX CLBLM_R_X39Y31/CLBLM_LOGIC_OUTS12 CLBLM_R_X39Y31/CLBLM_M_A CLBLM_R_X39Y33/CLBLM_EE2A2 INT_L_X38Y31/NW2END_S0_0 INT_L_X38Y32/NL1BEG2 INT_L_X38Y32/NL1BEG_N3 INT_L_X38Y32/NW2END0 INT_L_X38Y33/EE2BEG2 INT_L_X38Y33/NL1END2 INT_L_X40Y33/BYP_ALT3 INT_L_X40Y33/BYP_L3 INT_L_X40Y33/EE2END2 INT_R_X39Y31/LOGIC_OUTS12 INT_R_X39Y31/NW2BEG0 INT_R_X39Y32/NW2A0 INT_R_X39Y33/EE2A2 VBRK_X99Y35/VBRK_EE2A2 
pips: CLBLL_L_X40Y33/CLBLL_L.CLBLL_BYP3->CLBLL_LL_CX CLBLM_R_X39Y31/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X38Y32/INT_L.NL1BEG_N3->>NL1BEG2 INT_L_X38Y32/INT_L.NW2END0->>NL1BEG_N3 INT_L_X38Y33/INT_L.NL1END2->>EE2BEG2 INT_L_X40Y33/INT_L.BYP_ALT3->>BYP_L3 INT_L_X40Y33/INT_L.EE2END2->>BYP_ALT3 INT_R_X39Y31/INT_R.LOGIC_OUTS12->>NW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Q[21]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Q[22]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Q[23]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Q[24]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Q[25]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Q[26]_i_1_n_0 - 
wires: CLBLL_L_X40Y30/CLBLL_EE2BEG2 CLBLM_R_X39Y30/CLBLM_EE2BEG2 CLBLM_R_X39Y31/CLBLM_LOGIC_OUTS13 CLBLM_R_X39Y31/CLBLM_M_B CLBLM_R_X41Y30/CLBLM_BYP2 CLBLM_R_X41Y30/CLBLM_L_CX INT_L_X38Y30/ER1BEG2 INT_L_X38Y30/SW2END1 INT_L_X40Y30/EE2A2 INT_R_X39Y30/EE2BEG2 INT_R_X39Y30/ER1END2 INT_R_X39Y30/SW2A1 INT_R_X39Y31/LOGIC_OUTS13 INT_R_X39Y31/SW2BEG1 INT_R_X41Y30/BYP2 INT_R_X41Y30/BYP_ALT2 INT_R_X41Y30/EE2END2 VBRK_X99Y32/VBRK_EE2BEG2 
pips: CLBLM_R_X39Y31/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 CLBLM_R_X41Y30/CLBLM_R.CLBLM_BYP2->CLBLM_L_CX INT_L_X38Y30/INT_L.SW2END1->>ER1BEG2 INT_R_X39Y30/INT_R.ER1END2->>EE2BEG2 INT_R_X39Y31/INT_R.LOGIC_OUTS13->>SW2BEG1 INT_R_X41Y30/INT_R.BYP_ALT2->>BYP2 INT_R_X41Y30/INT_R.EE2END2->>BYP_ALT2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Q[27]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Q[28]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Q[29]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Q[2]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Q[30]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Q[31]_i_1_n_0 - 
wires: CLBLL_L_X40Y31/CLBLL_FAN7 CLBLL_L_X40Y31/CLBLL_LL_CE CLBLL_L_X40Y31/CLBLL_SW2A1 CLBLL_L_X40Y33/CLBLL_FAN7 CLBLL_L_X40Y33/CLBLL_LL_CE CLBLL_L_X42Y30/CLBLL_FAN6 CLBLL_L_X42Y30/CLBLL_L_CE CLBLL_L_X42Y31/CLBLL_NE2A1 CLBLL_L_X42Y34/CLBLL_LL_C CLBLL_L_X42Y34/CLBLL_LOGIC_OUTS14 CLBLL_L_X42Y34/CLBLL_WL1END1 CLBLM_R_X39Y31/CLBLM_FAN6 CLBLM_R_X39Y31/CLBLM_L_CE CLBLM_R_X39Y31/CLBLM_SW2A1 CLBLM_R_X41Y30/CLBLM_FAN6 CLBLM_R_X41Y30/CLBLM_L_CE CLBLM_R_X41Y31/CLBLM_NE2A1 CLBLM_R_X41Y32/CLBLM_FAN7 CLBLM_R_X41Y32/CLBLM_M_CE CLBLM_R_X41Y34/CLBLM_WL1END1 INT_L_X40Y30/SE2A1 INT_L_X40Y31/FAN_ALT7 INT_L_X40Y31/FAN_L7 INT_L_X40Y31/SE2BEG1 INT_L_X40Y31/SS2END1 INT_L_X40Y31/SW2A1 INT_L_X40Y32/SL1END1 INT_L_X40Y32/SS2A1 INT_L_X40Y32/SW2BEG1 INT_L_X40Y33/FAN_ALT7 INT_L_X40Y33/FAN_L7 INT_L_X40Y33/SL1BEG1 INT_L_X40Y33/SS2BEG1 INT_L_X40Y33/SW2END1 INT_L_X42Y30/FAN_ALT6 INT_L_X42Y30/FAN_L6 INT_L_X42Y30/SL1END1 INT_L_X42Y31/NE2END1 INT_L_X42Y31/SL1BEG1 INT_L_X42Y34/LOGIC_OUTS_L14 INT_L_X42Y34/WL1BEG1 INT_R_X39Y31/FAN6 INT_R_X39Y31/FAN_ALT6 INT_R_X39Y31/SW2END1 INT_R_X41Y30/FAN6 INT_R_X41Y30/FAN_ALT6 INT_R_X41Y30/NE2BEG1 INT_R_X41Y30/SE2END1 INT_R_X41Y31/NE2A1 INT_R_X41Y32/FAN7 INT_R_X41Y32/FAN_ALT7 INT_R_X41Y32/SL1END2 INT_R_X41Y33/SL1BEG2 INT_R_X41Y33/SR1END2 INT_R_X41Y33/SW2A1 INT_R_X41Y34/SR1BEG2 INT_R_X41Y34/SW2BEG1 INT_R_X41Y34/WL1END1 VBRK_X99Y33/VBRK_SW2A1 
pips: CLBLL_L_X40Y31/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE CLBLL_L_X40Y33/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE CLBLL_L_X42Y30/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLL_L_X42Y34/CLBLL_L.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 CLBLM_R_X39Y31/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X41Y30/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X41Y32/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE INT_L_X40Y31/INT_L.FAN_ALT7->>FAN_L7 INT_L_X40Y31/INT_L.SS2END1->>FAN_ALT7 INT_L_X40Y31/INT_L.SS2END1->>SE2BEG1 INT_L_X40Y32/INT_L.SL1END1->>SW2BEG1 INT_L_X40Y33/INT_L.FAN_ALT7->>FAN_L7 INT_L_X40Y33/INT_L.SW2END1->>FAN_ALT7 INT_L_X40Y33/INT_L.SW2END1->>SL1BEG1 INT_L_X40Y33/INT_L.SW2END1->>SS2BEG1 INT_L_X42Y30/INT_L.FAN_ALT6->>FAN_L6 INT_L_X42Y30/INT_L.SL1END1->>FAN_ALT6 INT_L_X42Y31/INT_L.NE2END1->>SL1BEG1 INT_L_X42Y34/INT_L.LOGIC_OUTS_L14->>WL1BEG1 INT_R_X39Y31/INT_R.FAN_ALT6->>FAN6 INT_R_X39Y31/INT_R.SW2END1->>FAN_ALT6 INT_R_X41Y30/INT_R.FAN_ALT6->>FAN6 INT_R_X41Y30/INT_R.SE2END1->>FAN_ALT6 INT_R_X41Y30/INT_R.SE2END1->>NE2BEG1 INT_R_X41Y32/INT_R.FAN_ALT7->>FAN7 INT_R_X41Y32/INT_R.SL1END2->>FAN_ALT7 INT_R_X41Y33/INT_R.SR1END2->>SL1BEG2 INT_R_X41Y34/INT_R.WL1END1->>SR1BEG2 INT_R_X41Y34/INT_R.WL1END1->>SW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 33, 

DMATxFull - 
wires: CLBLL_L_X42Y29/CLBLL_IMUX26 CLBLL_L_X42Y29/CLBLL_L_B4 CLBLL_L_X42Y34/CLBLL_IMUX22 CLBLL_L_X42Y34/CLBLL_LL_C3 CLBLL_L_X42Y34/CLBLL_WL1END2 CLBLL_L_X42Y35/CLBLL_IMUX38 CLBLL_L_X42Y35/CLBLL_LL_D3 CLBLL_L_X42Y35/CLBLL_LL_DQ CLBLL_L_X42Y35/CLBLL_LOGIC_OUTS7 CLBLM_R_X41Y34/CLBLM_IMUX6 CLBLM_R_X41Y34/CLBLM_L_A1 CLBLM_R_X41Y34/CLBLM_WL1END2 INT_L_X42Y29/IMUX_L26 INT_L_X42Y29/SR1BEG_S0 INT_L_X42Y29/SS6END3 INT_L_X42Y30/SS6E3 INT_L_X42Y30/SS6END_N0_3 INT_L_X42Y31/SS6D3 INT_L_X42Y32/SS6C3 INT_L_X42Y33/SS6B3 INT_L_X42Y34/IMUX_L22 INT_L_X42Y34/SL1END3 INT_L_X42Y34/SS6A3 INT_L_X42Y34/WL1BEG2 INT_L_X42Y35/IMUX_L38 INT_L_X42Y35/LOGIC_OUTS_L7 INT_L_X42Y35/SL1BEG3 INT_L_X42Y35/SS6BEG3 INT_R_X41Y34/IMUX6 INT_R_X41Y34/WL1END2 
pips: CLBLL_L_X42Y29/CLBLL_L.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_L_X42Y34/CLBLL_L.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_L_X42Y35/CLBLL_L.CLBLL_IMUX38->CLBLL_LL_D3 CLBLL_L_X42Y35/CLBLL_L.CLBLL_LL_DQ->CLBLL_LOGIC_OUTS7 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 INT_L_X42Y29/INT_L.SR1BEG_S0->>IMUX_L26 INT_L_X42Y29/INT_L.SS6END3->>SR1BEG_S0 INT_L_X42Y34/INT_L.SL1END3->>IMUX_L22 INT_L_X42Y34/INT_L.SL1END3->>WL1BEG2 INT_L_X42Y35/INT_L.LOGIC_OUTS_L7->>IMUX_L38 INT_L_X42Y35/INT_L.LOGIC_OUTS_L7->>SL1BEG3 INT_L_X42Y35/INT_L.LOGIC_OUTS_L7->>SS6BEG3 INT_R_X41Y34/INT_R.WL1END2->>IMUX6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

DMAsel - 
wires: CLBLL_L_X42Y34/CLBLL_IMUX31 CLBLL_L_X42Y34/CLBLL_IMUX47 CLBLL_L_X42Y34/CLBLL_LL_C5 CLBLL_L_X42Y34/CLBLL_LL_D5 CLBLL_L_X42Y35/CLBLL_IMUX40 CLBLL_L_X42Y35/CLBLL_LL_D1 CLBLM_R_X43Y35/CLBLM_LOGIC_OUTS20 CLBLM_R_X43Y35/CLBLM_M_AMUX INT_L_X42Y34/IMUX_L31 INT_L_X42Y34/IMUX_L47 INT_L_X42Y34/SR1END3 INT_L_X42Y35/IMUX_L40 INT_L_X42Y35/SR1BEG3 INT_L_X42Y35/SR1END_N3_3 INT_L_X42Y35/WR1END3 INT_R_X43Y35/LOGIC_OUTS20 INT_R_X43Y35/WR1BEG3 
pips: CLBLL_L_X42Y34/CLBLL_L.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_L_X42Y34/CLBLL_L.CLBLL_IMUX47->CLBLL_LL_D5 CLBLL_L_X42Y35/CLBLL_L.CLBLL_IMUX40->CLBLL_LL_D1 CLBLM_R_X43Y35/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X42Y34/INT_L.SR1END3->>IMUX_L31 INT_L_X42Y34/INT_L.SR1END3->>IMUX_L47 INT_L_X42Y35/INT_L.SR1END_N3_3->>IMUX_L40 INT_L_X42Y35/INT_L.WR1END3->>SR1BEG3 INT_R_X43Y35/INT_R.LOGIC_OUTS20->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

Q[31]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Q[3]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Q[4]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Q[5]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Q[6]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Q[7]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Q[8]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Q[9]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Qi[0]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/PIO_control/PIO_access_control/PIO_timing_controller/go13_out - 
wires: BRAM_INT_INTERFACE_L_X38Y39/INT_INTERFACE_NE4C2 BRAM_L_X38Y35/BRAM_NE4C2_4 CLBLL_L_X40Y38/CLBLL_EL1BEG1 CLBLL_L_X40Y38/CLBLL_SE4BEG2 CLBLL_L_X40Y39/CLBLL_IMUX11 CLBLL_L_X40Y39/CLBLL_LL_A4 CLBLM_L_X36Y35/CLBLM_IMUX13 CLBLM_L_X36Y35/CLBLM_IMUX30 CLBLM_L_X36Y35/CLBLM_IMUX6 CLBLM_L_X36Y35/CLBLM_L_A1 CLBLM_L_X36Y35/CLBLM_L_B6 CLBLM_L_X36Y35/CLBLM_L_C5 CLBLM_R_X37Y34/CLBLM_LOGIC_OUTS10 CLBLM_R_X37Y34/CLBLM_L_C CLBLM_R_X37Y35/CLBLM_IMUX2 CLBLM_R_X37Y35/CLBLM_IMUX22 CLBLM_R_X37Y35/CLBLM_M_A2 CLBLM_R_X37Y35/CLBLM_M_C3 CLBLM_R_X37Y39/CLBLM_NE4C2 CLBLM_R_X39Y38/CLBLM_EL1BEG1 CLBLM_R_X39Y38/CLBLM_IMUX12 CLBLM_R_X39Y38/CLBLM_IMUX4 CLBLM_R_X39Y38/CLBLM_M_A6 CLBLM_R_X39Y38/CLBLM_M_B6 CLBLM_R_X39Y38/CLBLM_SE4BEG2 CLBLM_R_X41Y33/CLBLM_IMUX28 CLBLM_R_X41Y33/CLBLM_M_C4 INT_L_X36Y35/BYP_ALT2 INT_L_X36Y35/BYP_ALT5 INT_L_X36Y35/BYP_BOUNCE2 INT_L_X36Y35/BYP_BOUNCE5 INT_L_X36Y35/IMUX_L13 INT_L_X36Y35/IMUX_L30 INT_L_X36Y35/IMUX_L6 INT_L_X36Y35/NE6BEG2 INT_L_X36Y35/NW2END2 INT_L_X36Y36/BYP_BOUNCE_N3_2 INT_L_X38Y38/SE2A2 INT_L_X38Y39/NE6END2 INT_L_X38Y39/SE2BEG2 INT_L_X40Y34/SE6E2 INT_L_X40Y35/SE6D2 INT_L_X40Y36/SE6C2 INT_L_X40Y37/SE6B2 INT_L_X40Y38/EL1END1 INT_L_X40Y38/NR1BEG1 INT_L_X40Y38/SE6A2 INT_L_X40Y39/IMUX_L11 INT_L_X40Y39/NR1END1 INT_R_X37Y34/LOGIC_OUTS10 INT_R_X37Y34/NL1BEG1 INT_R_X37Y34/NW2BEG2 INT_R_X37Y35/BYP_ALT4 INT_R_X37Y35/BYP_BOUNCE4 INT_R_X37Y35/IMUX2 INT_R_X37Y35/IMUX22 INT_R_X37Y35/NE6A2 INT_R_X37Y35/NL1END1 INT_R_X37Y35/NW2A2 INT_R_X37Y36/NE6B2 INT_R_X37Y37/NE6C2 INT_R_X37Y38/NE6D2 INT_R_X37Y39/NE6E2 INT_R_X39Y38/EL1BEG1 INT_R_X39Y38/IMUX12 INT_R_X39Y38/IMUX4 INT_R_X39Y38/SE2END2 INT_R_X39Y38/SE6BEG2 INT_R_X41Y33/IMUX28 INT_R_X41Y33/SL1END2 INT_R_X41Y34/SE6END2 INT_R_X41Y34/SL1BEG2 VBRK_X99Y40/VBRK_EL1BEG1 VBRK_X99Y40/VBRK_SE4BEG2 
pips: CLBLL_L_X40Y39/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 CLBLM_L_X36Y35/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X36Y35/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X36Y35/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X37Y34/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 CLBLM_R_X37Y35/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X37Y35/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X39Y38/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X39Y38/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X41Y33/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 INT_L_X36Y35/INT_L.BYP_ALT2->>BYP_BOUNCE2 INT_L_X36Y35/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X36Y35/INT_L.BYP_BOUNCE2->>IMUX_L30 INT_L_X36Y35/INT_L.BYP_BOUNCE2->>IMUX_L6 INT_L_X36Y35/INT_L.BYP_BOUNCE5->>IMUX_L13 INT_L_X36Y35/INT_L.NW2END2->>BYP_ALT2 INT_L_X36Y35/INT_L.NW2END2->>BYP_ALT5 INT_L_X36Y35/INT_L.NW2END2->>NE6BEG2 INT_L_X38Y39/INT_L.NE6END2->>SE2BEG2 INT_L_X40Y38/INT_L.EL1END1->>NR1BEG1 INT_L_X40Y39/INT_L.NR1END1->>IMUX_L11 INT_R_X37Y34/INT_R.LOGIC_OUTS10->>NL1BEG1 INT_R_X37Y34/INT_R.LOGIC_OUTS10->>NW2BEG2 INT_R_X37Y35/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X37Y35/INT_R.BYP_BOUNCE4->>IMUX22 INT_R_X37Y35/INT_R.NL1END1->>BYP_ALT4 INT_R_X37Y35/INT_R.NL1END1->>IMUX2 INT_R_X39Y38/INT_R.SE2END2->>EL1BEG1 INT_R_X39Y38/INT_R.SE2END2->>IMUX12 INT_R_X39Y38/INT_R.SE2END2->>IMUX4 INT_R_X39Y38/INT_R.SE2END2->>SE6BEG2 INT_R_X41Y33/INT_R.SL1END2->>IMUX28 INT_R_X41Y34/INT_R.SE6END2->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 10, 

T1[0] - 
wires: BRAM_INT_INTERFACE_L_X38Y37/INT_INTERFACE_WW4C2 BRAM_L_X38Y35/BRAM_WW4C2_2 CLBLL_L_X40Y37/CLBLL_WW4A2 CLBLL_L_X42Y37/CLBLL_LL_BQ CLBLL_L_X42Y37/CLBLL_LOGIC_OUTS5 CLBLL_L_X42Y37/CLBLL_WW2A1 CLBLM_L_X36Y35/CLBLM_IMUX5 CLBLM_L_X36Y35/CLBLM_L_A6 CLBLM_R_X37Y37/CLBLM_WW4C2 CLBLM_R_X39Y37/CLBLM_WW4A2 CLBLM_R_X41Y37/CLBLM_WW2A1 INT_L_X36Y35/IMUX_L5 INT_L_X36Y35/SL1END2 INT_L_X36Y36/SL1BEG2 INT_L_X36Y36/SR1END2 INT_L_X36Y37/SR1BEG2 INT_L_X36Y37/WW4END2 INT_L_X38Y37/WW4B2 INT_L_X40Y37/WW2END1 INT_L_X40Y37/WW4BEG2 INT_L_X42Y37/LOGIC_OUTS_L5 INT_L_X42Y37/WW2BEG1 INT_R_X37Y37/WW4C2 INT_R_X39Y37/WW4A2 INT_R_X41Y37/WW2A1 VBRK_X99Y39/VBRK_WW4A2 
pips: CLBLL_L_X42Y37/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLM_L_X36Y35/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 INT_L_X36Y35/INT_L.SL1END2->>IMUX_L5 INT_L_X36Y36/INT_L.SR1END2->>SL1BEG2 INT_L_X36Y37/INT_L.WW4END2->>SR1BEG2 INT_L_X40Y37/INT_L.WW2END1->>WW4BEG2 INT_L_X42Y37/INT_L.LOGIC_OUTS_L5->>WW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Qi[0] - 
wires: CLBLM_L_X36Y35/CLBLM_IMUX0 CLBLM_L_X36Y35/CLBLM_IMUX34 CLBLM_L_X36Y35/CLBLM_IMUX42 CLBLM_L_X36Y35/CLBLM_LOGIC_OUTS0 CLBLM_L_X36Y35/CLBLM_L_A3 CLBLM_L_X36Y35/CLBLM_L_AQ CLBLM_L_X36Y35/CLBLM_L_C6 CLBLM_L_X36Y35/CLBLM_L_D6 CLBLM_R_X37Y35/CLBLM_IMUX27 CLBLM_R_X37Y35/CLBLM_IMUX43 CLBLM_R_X37Y35/CLBLM_M_B4 CLBLM_R_X37Y35/CLBLM_M_D6 INT_L_X36Y35/BYP_ALT0 INT_L_X36Y35/BYP_BOUNCE0 INT_L_X36Y35/ER1BEG1 INT_L_X36Y35/IMUX_L0 INT_L_X36Y35/IMUX_L34 INT_L_X36Y35/IMUX_L42 INT_L_X36Y35/LOGIC_OUTS_L0 INT_R_X37Y35/ER1END1 INT_R_X37Y35/IMUX27 INT_R_X37Y35/IMUX43 
pips: CLBLM_L_X36Y35/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X36Y35/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_L_X36Y35/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_L_X36Y35/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X37Y35/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X37Y35/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 INT_L_X36Y35/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X36Y35/INT_L.BYP_BOUNCE0->>IMUX_L34 INT_L_X36Y35/INT_L.BYP_BOUNCE0->>IMUX_L42 INT_L_X36Y35/INT_L.LOGIC_OUTS_L0->>BYP_ALT0 INT_L_X36Y35/INT_L.LOGIC_OUTS_L0->>ER1BEG1 INT_L_X36Y35/INT_L.LOGIC_OUTS_L0->>IMUX_L0 INT_R_X37Y35/INT_R.ER1END1->>IMUX27 INT_R_X37Y35/INT_R.ER1END1->>IMUX43 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

u1/PIO_control/PIO_access_control/PIO_timing_controller/t1_cnt/rci_reg_n_0 - 
wires: BRAM_INT_INTERFACE_L_X38Y35/INT_INTERFACE_NE2A1 BRAM_INT_INTERFACE_L_X38Y35/INT_INTERFACE_WR1END2 BRAM_L_X38Y35/BRAM_NE2A1_0 BRAM_L_X38Y35/BRAM_WR1END2_0 CLBLM_L_X36Y35/CLBLM_IMUX33 CLBLM_L_X36Y35/CLBLM_IMUX41 CLBLM_L_X36Y35/CLBLM_IMUX9 CLBLM_L_X36Y35/CLBLM_L_A5 CLBLM_L_X36Y35/CLBLM_L_C1 CLBLM_L_X36Y35/CLBLM_L_D1 CLBLM_R_X37Y34/CLBLM_IMUX19 CLBLM_R_X37Y34/CLBLM_LOGIC_OUTS1 CLBLM_R_X37Y34/CLBLM_L_B2 CLBLM_R_X37Y34/CLBLM_L_BQ CLBLM_R_X37Y35/CLBLM_IMUX18 CLBLM_R_X37Y35/CLBLM_IMUX44 CLBLM_R_X37Y35/CLBLM_M_B2 CLBLM_R_X37Y35/CLBLM_M_D4 CLBLM_R_X37Y35/CLBLM_NE2A1 CLBLM_R_X37Y35/CLBLM_WR1END2 INT_L_X36Y35/IMUX_L33 INT_L_X36Y35/IMUX_L41 INT_L_X36Y35/IMUX_L9 INT_L_X36Y35/NW2END1 INT_L_X38Y35/NE2END1 INT_L_X38Y35/WR1BEG2 INT_R_X37Y34/IMUX19 INT_R_X37Y34/LOGIC_OUTS1 INT_R_X37Y34/NE2BEG1 INT_R_X37Y34/NW2BEG1 INT_R_X37Y35/FAN_ALT7 INT_R_X37Y35/FAN_BOUNCE7 INT_R_X37Y35/IMUX18 INT_R_X37Y35/IMUX44 INT_R_X37Y35/NE2A1 INT_R_X37Y35/NW2A1 INT_R_X37Y35/WR1END2 
pips: CLBLM_L_X36Y35/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X36Y35/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_L_X36Y35/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X37Y34/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X37Y34/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_R_X37Y35/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X37Y35/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 INT_L_X36Y35/INT_L.NW2END1->>IMUX_L33 INT_L_X36Y35/INT_L.NW2END1->>IMUX_L41 INT_L_X36Y35/INT_L.NW2END1->>IMUX_L9 INT_L_X38Y35/INT_L.NE2END1->>WR1BEG2 INT_R_X37Y34/INT_R.LOGIC_OUTS1->>IMUX19 INT_R_X37Y34/INT_R.LOGIC_OUTS1->>NE2BEG1 INT_R_X37Y34/INT_R.LOGIC_OUTS1->>NW2BEG1 INT_R_X37Y35/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X37Y35/INT_R.FAN_BOUNCE7->>IMUX18 INT_R_X37Y35/INT_R.WR1END2->>FAN_ALT7 INT_R_X37Y35/INT_R.WR1END2->>IMUX44 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

Qi[0]_i_1__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Teoc[0] - 
wires: CLBLM_L_X36Y33/CLBLM_IMUX11 CLBLM_L_X36Y33/CLBLM_M_A4 CLBLM_R_X37Y33/CLBLM_LOGIC_OUTS4 CLBLM_R_X37Y33/CLBLM_M_AQ INT_L_X36Y33/IMUX_L11 INT_L_X36Y33/WR1END1 INT_R_X37Y33/LOGIC_OUTS4 INT_R_X37Y33/WR1BEG1 
pips: CLBLM_L_X36Y33/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X37Y33/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X36Y33/INT_L.WR1END1->>IMUX_L11 INT_R_X37Y33/INT_R.LOGIC_OUTS4->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/cnt/Qi_reg_n_0_[0] - 
wires: CLBLM_L_X36Y32/CLBLM_IMUX24 CLBLM_L_X36Y32/CLBLM_IMUX28 CLBLM_L_X36Y32/CLBLM_IMUX40 CLBLM_L_X36Y32/CLBLM_M_B5 CLBLM_L_X36Y32/CLBLM_M_C4 CLBLM_L_X36Y32/CLBLM_M_D1 CLBLM_L_X36Y33/CLBLM_IMUX1 CLBLM_L_X36Y33/CLBLM_IMUX17 CLBLM_L_X36Y33/CLBLM_LOGIC_OUTS4 CLBLM_L_X36Y33/CLBLM_M_A3 CLBLM_L_X36Y33/CLBLM_M_AQ CLBLM_L_X36Y33/CLBLM_M_B3 INT_L_X36Y32/BYP_ALT0 INT_L_X36Y32/BYP_BOUNCE0 INT_L_X36Y32/IMUX_L24 INT_L_X36Y32/IMUX_L28 INT_L_X36Y32/IMUX_L40 INT_L_X36Y32/SL1END0 INT_L_X36Y33/IMUX_L1 INT_L_X36Y33/IMUX_L17 INT_L_X36Y33/LOGIC_OUTS_L4 INT_L_X36Y33/SL1BEG0 
pips: CLBLM_L_X36Y32/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X36Y32/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X36Y32/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X36Y33/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X36Y33/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X36Y33/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X36Y32/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X36Y32/INT_L.BYP_BOUNCE0->>IMUX_L28 INT_L_X36Y32/INT_L.SL1END0->>BYP_ALT0 INT_L_X36Y32/INT_L.SL1END0->>IMUX_L24 INT_L_X36Y32/INT_L.SL1END0->>IMUX_L40 INT_L_X36Y33/INT_L.LOGIC_OUTS_L4->>IMUX_L1 INT_L_X36Y33/INT_L.LOGIC_OUTS_L4->>IMUX_L17 INT_L_X36Y33/INT_L.LOGIC_OUTS_L4->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/rci_reg_n_0 - 
wires: CLBLM_L_X36Y32/CLBLM_IMUX15 CLBLM_L_X36Y32/CLBLM_IMUX31 CLBLM_L_X36Y32/CLBLM_IMUX38 CLBLM_L_X36Y32/CLBLM_M_B1 CLBLM_L_X36Y32/CLBLM_M_C5 CLBLM_L_X36Y32/CLBLM_M_D3 CLBLM_L_X36Y33/CLBLM_IMUX15 CLBLM_L_X36Y33/CLBLM_IMUX7 CLBLM_L_X36Y33/CLBLM_LOGIC_OUTS21 CLBLM_L_X36Y33/CLBLM_M_A1 CLBLM_L_X36Y33/CLBLM_M_B1 CLBLM_L_X36Y33/CLBLM_M_BMUX CLBLM_R_X37Y33/CLBLM_IMUX40 CLBLM_R_X37Y33/CLBLM_M_D1 INT_L_X36Y32/ER1BEG_S0 INT_L_X36Y32/IMUX_L15 INT_L_X36Y32/IMUX_L31 INT_L_X36Y32/IMUX_L38 INT_L_X36Y32/SL1END3 INT_L_X36Y33/ER1BEG0 INT_L_X36Y33/IMUX_L15 INT_L_X36Y33/IMUX_L7 INT_L_X36Y33/LOGIC_OUTS_L21 INT_L_X36Y33/SL1BEG3 INT_R_X37Y33/ER1END0 INT_R_X37Y33/IMUX40 
pips: CLBLM_L_X36Y32/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X36Y32/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X36Y32/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X36Y33/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X36Y33/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X36Y33/CLBLM_L.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 CLBLM_R_X37Y33/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 INT_L_X36Y32/INT_L.SL1END3->>ER1BEG_S0 INT_L_X36Y32/INT_L.SL1END3->>IMUX_L15 INT_L_X36Y32/INT_L.SL1END3->>IMUX_L31 INT_L_X36Y32/INT_L.SL1END3->>IMUX_L38 INT_L_X36Y33/INT_L.LOGIC_OUTS_L21->>IMUX_L15 INT_L_X36Y33/INT_L.LOGIC_OUTS_L21->>IMUX_L7 INT_L_X36Y33/INT_L.LOGIC_OUTS_L21->>SL1BEG3 INT_R_X37Y33/INT_R.ER1END0->>IMUX40 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

Qi[0]_i_1__1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

T4[0] - 
wires: BRAM_INT_INTERFACE_L_X38Y36/INT_INTERFACE_WW2END0 BRAM_L_X38Y35/BRAM_WW2END0_1 CLBLM_L_X36Y36/CLBLM_IMUX5 CLBLM_L_X36Y36/CLBLM_L_A6 CLBLM_R_X37Y36/CLBLM_WW2END0 CLBLM_R_X39Y36/CLBLM_LOGIC_OUTS4 CLBLM_R_X39Y36/CLBLM_M_AQ INT_L_X36Y36/IMUX_L5 INT_L_X36Y36/WR1END2 INT_L_X38Y36/WW2A0 INT_R_X37Y36/WR1BEG2 INT_R_X37Y36/WW2END0 INT_R_X39Y36/LOGIC_OUTS4 INT_R_X39Y36/WW2BEG0 
pips: CLBLM_L_X36Y36/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X39Y36/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X36Y36/INT_L.WR1END2->>IMUX_L5 INT_R_X37Y36/INT_R.WW2END0->>WR1BEG2 INT_R_X39Y36/INT_R.LOGIC_OUTS4->>WW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/cnt/Qi_reg_n_0_[0] - 
wires: CLBLM_L_X36Y36/CLBLM_IMUX10 CLBLM_L_X36Y36/CLBLM_IMUX24 CLBLM_L_X36Y36/CLBLM_IMUX32 CLBLM_L_X36Y36/CLBLM_IMUX36 CLBLM_L_X36Y36/CLBLM_IMUX44 CLBLM_L_X36Y36/CLBLM_LOGIC_OUTS0 CLBLM_L_X36Y36/CLBLM_L_A4 CLBLM_L_X36Y36/CLBLM_L_AQ CLBLM_L_X36Y36/CLBLM_L_D2 CLBLM_L_X36Y36/CLBLM_M_B5 CLBLM_L_X36Y36/CLBLM_M_C1 CLBLM_L_X36Y36/CLBLM_M_D4 INT_L_X36Y36/BYP_ALT0 INT_L_X36Y36/BYP_BOUNCE0 INT_L_X36Y36/IMUX_L10 INT_L_X36Y36/IMUX_L24 INT_L_X36Y36/IMUX_L32 INT_L_X36Y36/IMUX_L36 INT_L_X36Y36/IMUX_L44 INT_L_X36Y36/LOGIC_OUTS_L0 
pips: CLBLM_L_X36Y36/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X36Y36/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X36Y36/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X36Y36/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_L_X36Y36/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_L_X36Y36/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X36Y36/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X36Y36/INT_L.BYP_BOUNCE0->>IMUX_L10 INT_L_X36Y36/INT_L.BYP_BOUNCE0->>IMUX_L36 INT_L_X36Y36/INT_L.BYP_BOUNCE0->>IMUX_L44 INT_L_X36Y36/INT_L.LOGIC_OUTS_L0->>BYP_ALT0 INT_L_X36Y36/INT_L.LOGIC_OUTS_L0->>IMUX_L24 INT_L_X36Y36/INT_L.LOGIC_OUTS_L0->>IMUX_L32 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/rci_reg_n_0 - 
wires: CLBLM_L_X36Y33/CLBLM_IMUX0 CLBLM_L_X36Y33/CLBLM_LOGIC_OUTS20 CLBLM_L_X36Y33/CLBLM_L_A3 CLBLM_L_X36Y33/CLBLM_M_AMUX CLBLM_L_X36Y36/CLBLM_IMUX18 CLBLM_L_X36Y36/CLBLM_IMUX22 CLBLM_L_X36Y36/CLBLM_IMUX3 CLBLM_L_X36Y36/CLBLM_IMUX40 CLBLM_L_X36Y36/CLBLM_IMUX41 CLBLM_L_X36Y36/CLBLM_L_A2 CLBLM_L_X36Y36/CLBLM_L_D1 CLBLM_L_X36Y36/CLBLM_M_B2 CLBLM_L_X36Y36/CLBLM_M_C3 CLBLM_L_X36Y36/CLBLM_M_D1 INT_L_X36Y33/FAN_ALT7 INT_L_X36Y33/FAN_BOUNCE7 INT_L_X36Y33/IMUX_L0 INT_L_X36Y33/LOGIC_OUTS_L20 INT_L_X36Y33/NL1BEG1 INT_L_X36Y34/NL1END1 INT_L_X36Y34/NN2BEG1 INT_L_X36Y34/NR1BEG1 INT_L_X36Y35/FAN_BOUNCE_S3_2 INT_L_X36Y35/NN2A1 INT_L_X36Y35/NR1BEG1 INT_L_X36Y35/NR1END1 INT_L_X36Y36/FAN_ALT2 INT_L_X36Y36/FAN_BOUNCE2 INT_L_X36Y36/GFAN1 INT_L_X36Y36/IMUX_L18 INT_L_X36Y36/IMUX_L22 INT_L_X36Y36/IMUX_L3 INT_L_X36Y36/IMUX_L40 INT_L_X36Y36/IMUX_L41 INT_L_X36Y36/NN2END1 INT_L_X36Y36/NR1END1 
pips: CLBLM_L_X36Y33/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X36Y33/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 CLBLM_L_X36Y36/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X36Y36/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X36Y36/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X36Y36/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X36Y36/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 INT_L_X36Y33/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X36Y33/INT_L.FAN_BOUNCE7->>IMUX_L0 INT_L_X36Y33/INT_L.LOGIC_OUTS_L20->>FAN_ALT7 INT_L_X36Y33/INT_L.LOGIC_OUTS_L20->>NL1BEG1 INT_L_X36Y34/INT_L.NL1END1->>NN2BEG1 INT_L_X36Y34/INT_L.NL1END1->>NR1BEG1 INT_L_X36Y35/INT_L.NR1END1->>NR1BEG1 INT_L_X36Y36/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X36Y36/INT_L.FAN_BOUNCE2->>IMUX_L40 INT_L_X36Y36/INT_L.GFAN1->>IMUX_L22 INT_L_X36Y36/INT_L.NN2END1->>FAN_ALT2 INT_L_X36Y36/INT_L.NN2END1->>IMUX_L18 INT_L_X36Y36/INT_L.NN2END1->>IMUX_L3 INT_L_X36Y36/INT_L.NN2END1->>IMUX_L41 INT_L_X36Y36/INT_L.NR1END1->>GFAN1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

Qi[0]_i_1__2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

T2[0] - 
wires: CLBLL_L_X40Y32/CLBLL_IMUX3 CLBLL_L_X40Y32/CLBLL_L_A2 CLBLL_L_X42Y31/CLBLL_WW2END3 CLBLM_R_X41Y31/CLBLM_WW2END3 CLBLM_R_X43Y30/CLBLM_LOGIC_OUTS0 CLBLM_R_X43Y30/CLBLM_L_AQ INT_L_X40Y32/IMUX_L3 INT_L_X40Y32/WR1END1 INT_L_X42Y31/WW2A3 INT_R_X41Y31/WW2END3 INT_R_X41Y32/WR1BEG1 INT_R_X41Y32/WW2END_N0_3 INT_R_X43Y30/LOGIC_OUTS0 INT_R_X43Y30/NN2BEG0 INT_R_X43Y31/NN2A0 INT_R_X43Y31/NN2END_S2_0 INT_R_X43Y31/WW2BEG3 INT_R_X43Y32/NN2END0 
pips: CLBLL_L_X40Y32/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 CLBLM_R_X43Y30/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X40Y32/INT_L.WR1END1->>IMUX_L3 INT_R_X41Y32/INT_R.WW2END_N0_3->>WR1BEG1 INT_R_X43Y30/INT_R.LOGIC_OUTS0->>NN2BEG0 INT_R_X43Y31/INT_R.NN2END_S2_0->>WW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg_n_0_[0] - 
wires: CLBLL_L_X40Y32/CLBLL_IMUX14 CLBLL_L_X40Y32/CLBLL_IMUX30 CLBLL_L_X40Y32/CLBLL_IMUX42 CLBLL_L_X40Y32/CLBLL_IMUX6 CLBLL_L_X40Y32/CLBLL_LOGIC_OUTS0 CLBLL_L_X40Y32/CLBLL_L_A1 CLBLL_L_X40Y32/CLBLL_L_AQ CLBLL_L_X40Y32/CLBLL_L_B1 CLBLL_L_X40Y32/CLBLL_L_C5 CLBLL_L_X40Y32/CLBLL_L_D6 CLBLL_L_X40Y33/CLBLL_IMUX23 CLBLL_L_X40Y33/CLBLL_L_C3 INT_L_X40Y32/BYP_ALT0 INT_L_X40Y32/BYP_BOUNCE0 INT_L_X40Y32/IMUX_L14 INT_L_X40Y32/IMUX_L30 INT_L_X40Y32/IMUX_L42 INT_L_X40Y32/IMUX_L6 INT_L_X40Y32/LOGIC_OUTS_L0 INT_L_X40Y32/NL1BEG_N3 INT_L_X40Y32/NR1BEG3 INT_L_X40Y33/IMUX_L23 INT_L_X40Y33/NR1END3 
pips: CLBLL_L_X40Y32/CLBLL_L.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_L_X40Y32/CLBLL_L.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_L_X40Y32/CLBLL_L.CLBLL_IMUX42->CLBLL_L_D6 CLBLL_L_X40Y32/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_L_X40Y32/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLL_L_X40Y33/CLBLL_L.CLBLL_IMUX23->CLBLL_L_C3 INT_L_X40Y32/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X40Y32/INT_L.BYP_BOUNCE0->>IMUX_L42 INT_L_X40Y32/INT_L.LOGIC_OUTS_L0->>BYP_ALT0 INT_L_X40Y32/INT_L.LOGIC_OUTS_L0->>NL1BEG_N3 INT_L_X40Y32/INT_L.NL1BEG_N3->>IMUX_L14 INT_L_X40Y32/INT_L.NL1BEG_N3->>IMUX_L30 INT_L_X40Y32/INT_L.NL1BEG_N3->>IMUX_L6 INT_L_X40Y32/INT_L.NL1BEG_N3->>NR1BEG3 INT_L_X40Y33/INT_L.NR1END3->>IMUX_L23 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/rci_reg_n_0 - 
wires: CLBLL_L_X40Y32/CLBLL_IMUX13 CLBLL_L_X40Y32/CLBLL_IMUX21 CLBLL_L_X40Y32/CLBLL_IMUX36 CLBLL_L_X40Y32/CLBLL_IMUX5 CLBLL_L_X40Y32/CLBLL_L_A6 CLBLL_L_X40Y32/CLBLL_L_B6 CLBLL_L_X40Y32/CLBLL_L_C4 CLBLL_L_X40Y32/CLBLL_L_D2 CLBLL_L_X40Y33/CLBLL_IMUX21 CLBLL_L_X40Y33/CLBLL_LOGIC_OUTS16 CLBLL_L_X40Y33/CLBLL_L_AMUX CLBLL_L_X40Y33/CLBLL_L_C4 CLBLL_L_X40Y33/CLBLL_WR1END3 CLBLM_R_X39Y33/CLBLM_IMUX14 CLBLM_R_X39Y33/CLBLM_L_B1 CLBLM_R_X39Y33/CLBLM_WR1END3 INT_L_X40Y32/IMUX_L13 INT_L_X40Y32/IMUX_L21 INT_L_X40Y32/IMUX_L36 INT_L_X40Y32/IMUX_L5 INT_L_X40Y32/SL1END2 INT_L_X40Y33/IMUX_L21 INT_L_X40Y33/LOGIC_OUTS_L16 INT_L_X40Y33/SL1BEG2 INT_L_X40Y33/WR1BEG3 INT_R_X39Y33/IMUX14 INT_R_X39Y33/WR1END3 VBRK_X99Y35/VBRK_WR1END3 
pips: CLBLL_L_X40Y32/CLBLL_L.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_L_X40Y32/CLBLL_L.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_L_X40Y32/CLBLL_L.CLBLL_IMUX36->CLBLL_L_D2 CLBLL_L_X40Y32/CLBLL_L.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_L_X40Y33/CLBLL_L.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_L_X40Y33/CLBLL_L.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 CLBLM_R_X39Y33/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 INT_L_X40Y32/INT_L.SL1END2->>IMUX_L13 INT_L_X40Y32/INT_L.SL1END2->>IMUX_L21 INT_L_X40Y32/INT_L.SL1END2->>IMUX_L36 INT_L_X40Y32/INT_L.SL1END2->>IMUX_L5 INT_L_X40Y33/INT_L.LOGIC_OUTS_L16->>IMUX_L21 INT_L_X40Y33/INT_L.LOGIC_OUTS_L16->>SL1BEG2 INT_L_X40Y33/INT_L.LOGIC_OUTS_L16->>WR1BEG3 INT_R_X39Y33/INT_R.WR1END3->>IMUX14 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

Qi[0]_i_1__3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/go - 
wires: CLBLL_L_X40Y37/CLBLL_IMUX8 CLBLL_L_X40Y37/CLBLL_LL_A5 CLBLL_L_X40Y38/CLBLL_EL1BEG0 CLBLL_L_X40Y38/CLBLL_IMUX18 CLBLL_L_X40Y38/CLBLL_IMUX32 CLBLL_L_X40Y38/CLBLL_IMUX8 CLBLL_L_X40Y38/CLBLL_LL_A5 CLBLL_L_X40Y38/CLBLL_LL_B2 CLBLL_L_X40Y38/CLBLL_LL_C1 CLBLL_L_X40Y38/CLBLL_SE2A1 CLBLM_R_X39Y32/CLBLM_LOGIC_OUTS1 CLBLM_R_X39Y32/CLBLM_L_BQ CLBLM_R_X39Y38/CLBLM_EL1BEG0 CLBLM_R_X39Y38/CLBLM_SE2A1 CLBLM_R_X39Y39/CLBLM_IMUX12 CLBLM_R_X39Y39/CLBLM_IMUX4 CLBLM_R_X39Y39/CLBLM_M_A6 CLBLM_R_X39Y39/CLBLM_M_B6 CLBLM_R_X39Y40/CLBLM_IMUX2 CLBLM_R_X39Y40/CLBLM_IMUX27 CLBLM_R_X39Y40/CLBLM_IMUX35 CLBLM_R_X39Y40/CLBLM_M_A2 CLBLM_R_X39Y40/CLBLM_M_B4 CLBLM_R_X39Y40/CLBLM_M_C6 INT_L_X40Y37/EL1END_S3_0 INT_L_X40Y37/IMUX_L8 INT_L_X40Y37/SL1END0 INT_L_X40Y38/EL1END0 INT_L_X40Y38/IMUX_L18 INT_L_X40Y38/IMUX_L32 INT_L_X40Y38/IMUX_L8 INT_L_X40Y38/SE2END1 INT_L_X40Y38/SL1BEG0 INT_R_X39Y32/LOGIC_OUTS1 INT_R_X39Y32/NN6BEG1 INT_R_X39Y33/NN6A1 INT_R_X39Y34/NN6B1 INT_R_X39Y35/NN6C1 INT_R_X39Y36/NN6D1 INT_R_X39Y37/NN6E1 INT_R_X39Y38/EL1BEG0 INT_R_X39Y38/NN2BEG1 INT_R_X39Y38/NN6END1 INT_R_X39Y38/SE2A1 INT_R_X39Y39/IMUX12 INT_R_X39Y39/IMUX4 INT_R_X39Y39/NN2A1 INT_R_X39Y39/SE2BEG1 INT_R_X39Y39/SR1END1 INT_R_X39Y40/BYP_ALT1 INT_R_X39Y40/BYP_BOUNCE1 INT_R_X39Y40/IMUX2 INT_R_X39Y40/IMUX27 INT_R_X39Y40/IMUX35 INT_R_X39Y40/NN2END1 INT_R_X39Y40/SR1BEG1 VBRK_X99Y40/VBRK_EL1BEG0 VBRK_X99Y40/VBRK_SE2A1 
pips: CLBLL_L_X40Y37/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_L_X40Y38/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_L_X40Y38/CLBLL_L.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_L_X40Y38/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLM_R_X39Y32/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_R_X39Y39/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X39Y39/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X39Y40/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X39Y40/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X39Y40/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 INT_L_X40Y37/INT_L.SL1END0->>IMUX_L8 INT_L_X40Y38/INT_L.EL1END0->>IMUX_L32 INT_L_X40Y38/INT_L.EL1END0->>IMUX_L8 INT_L_X40Y38/INT_L.EL1END0->>SL1BEG0 INT_L_X40Y38/INT_L.SE2END1->>IMUX_L18 INT_R_X39Y32/INT_R.LOGIC_OUTS1->>NN6BEG1 INT_R_X39Y38/INT_R.NN6END1->>EL1BEG0 INT_R_X39Y38/INT_R.NN6END1->>NN2BEG1 INT_R_X39Y39/INT_R.SR1END1->>IMUX12 INT_R_X39Y39/INT_R.SR1END1->>IMUX4 INT_R_X39Y39/INT_R.SR1END1->>SE2BEG1 INT_R_X39Y40/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X39Y40/INT_R.BYP_BOUNCE1->>IMUX27 INT_R_X39Y40/INT_R.BYP_BOUNCE1->>IMUX35 INT_R_X39Y40/INT_R.NN2END1->>BYP_ALT1 INT_R_X39Y40/INT_R.NN2END1->>IMUX2 INT_R_X39Y40/INT_R.NN2END1->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 10, 

Tm[0] - 
wires: CLBLL_L_X40Y40/CLBLL_LL_AQ CLBLL_L_X40Y40/CLBLL_LOGIC_OUTS4 CLBLL_L_X40Y40/CLBLL_WR1END1 CLBLM_R_X39Y40/CLBLM_IMUX11 CLBLM_R_X39Y40/CLBLM_M_A4 CLBLM_R_X39Y40/CLBLM_WR1END1 INT_L_X40Y40/LOGIC_OUTS_L4 INT_L_X40Y40/WR1BEG1 INT_R_X39Y40/IMUX11 INT_R_X39Y40/WR1END1 VBRK_X99Y42/VBRK_WR1END1 
pips: CLBLL_L_X40Y40/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLM_R_X39Y40/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 INT_L_X40Y40/INT_L.LOGIC_OUTS_L4->>WR1BEG1 INT_R_X39Y40/INT_R.WR1END1->>IMUX11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/cnt/Qi_reg_n_0_[0] - 
wires: CLBLM_R_X39Y39/CLBLM_IMUX32 CLBLM_R_X39Y39/CLBLM_IMUX40 CLBLM_R_X39Y39/CLBLM_M_C1 CLBLM_R_X39Y39/CLBLM_M_D1 CLBLM_R_X39Y40/CLBLM_IMUX1 CLBLM_R_X39Y40/CLBLM_IMUX17 CLBLM_R_X39Y40/CLBLM_IMUX38 CLBLM_R_X39Y40/CLBLM_LOGIC_OUTS4 CLBLM_R_X39Y40/CLBLM_M_A3 CLBLM_R_X39Y40/CLBLM_M_AQ CLBLM_R_X39Y40/CLBLM_M_B3 CLBLM_R_X39Y40/CLBLM_M_D3 INT_R_X39Y39/IMUX32 INT_R_X39Y39/IMUX40 INT_R_X39Y39/SL1END0 INT_R_X39Y40/IMUX1 INT_R_X39Y40/IMUX17 INT_R_X39Y40/IMUX38 INT_R_X39Y40/LOGIC_OUTS4 INT_R_X39Y40/NL1BEG_N3 INT_R_X39Y40/SL1BEG0 
pips: CLBLM_R_X39Y39/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X39Y39/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X39Y40/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X39Y40/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X39Y40/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X39Y40/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_R_X39Y39/INT_R.SL1END0->>IMUX32 INT_R_X39Y39/INT_R.SL1END0->>IMUX40 INT_R_X39Y40/INT_R.LOGIC_OUTS4->>IMUX1 INT_R_X39Y40/INT_R.LOGIC_OUTS4->>IMUX17 INT_R_X39Y40/INT_R.LOGIC_OUTS4->>NL1BEG_N3 INT_R_X39Y40/INT_R.LOGIC_OUTS4->>SL1BEG0 INT_R_X39Y40/INT_R.NL1BEG_N3->>IMUX38 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/rci_reg_n_0 - 
wires: CLBLL_L_X40Y37/CLBLL_IMUX1 CLBLL_L_X40Y37/CLBLL_LL_A3 CLBLL_L_X40Y37/CLBLL_LL_AQ CLBLL_L_X40Y37/CLBLL_LOGIC_OUTS4 CLBLL_L_X40Y39/CLBLL_NW2A0 CLBLM_R_X39Y39/CLBLM_IMUX29 CLBLM_R_X39Y39/CLBLM_IMUX45 CLBLM_R_X39Y39/CLBLM_M_C2 CLBLM_R_X39Y39/CLBLM_M_D2 CLBLM_R_X39Y39/CLBLM_NW2A0 CLBLM_R_X39Y40/CLBLM_IMUX12 CLBLM_R_X39Y40/CLBLM_IMUX4 CLBLM_R_X39Y40/CLBLM_IMUX44 CLBLM_R_X39Y40/CLBLM_M_A6 CLBLM_R_X39Y40/CLBLM_M_B6 CLBLM_R_X39Y40/CLBLM_M_D4 INT_L_X40Y37/IMUX_L1 INT_L_X40Y37/LOGIC_OUTS_L4 INT_L_X40Y37/NR1BEG0 INT_L_X40Y38/NR1END0 INT_L_X40Y38/NW2BEG0 INT_L_X40Y39/NW2A0 INT_R_X39Y38/NW2END_S0_0 INT_R_X39Y39/IMUX29 INT_R_X39Y39/IMUX45 INT_R_X39Y39/NL1BEG2 INT_R_X39Y39/NL1BEG_N3 INT_R_X39Y39/NW2END0 INT_R_X39Y40/IMUX12 INT_R_X39Y40/IMUX4 INT_R_X39Y40/IMUX44 INT_R_X39Y40/NL1END2 VBRK_X99Y41/VBRK_NW2A0 
pips: CLBLL_L_X40Y37/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X40Y37/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLM_R_X39Y39/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X39Y39/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X39Y40/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X39Y40/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X39Y40/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 INT_L_X40Y37/INT_L.LOGIC_OUTS_L4->>IMUX_L1 INT_L_X40Y37/INT_L.LOGIC_OUTS_L4->>NR1BEG0 INT_L_X40Y38/INT_L.NR1END0->>NW2BEG0 INT_R_X39Y39/INT_R.NL1BEG_N3->>IMUX29 INT_R_X39Y39/INT_R.NL1BEG_N3->>IMUX45 INT_R_X39Y39/INT_R.NL1BEG_N3->>NL1BEG2 INT_R_X39Y39/INT_R.NW2END0->>NL1BEG_N3 INT_R_X39Y40/INT_R.NL1END2->>IMUX12 INT_R_X39Y40/INT_R.NL1END2->>IMUX4 INT_R_X39Y40/INT_R.NL1END2->>IMUX44 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

Qi[0]_i_1__4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Td[0] - 
wires: CLBLL_L_X42Y28/CLBLL_LL_CQ CLBLL_L_X42Y28/CLBLL_LOGIC_OUTS6 CLBLL_L_X42Y28/CLBLL_WR1END3 CLBLM_R_X41Y28/CLBLM_IMUX45 CLBLM_R_X41Y28/CLBLM_M_D2 CLBLM_R_X41Y28/CLBLM_WR1END3 INT_L_X42Y28/LOGIC_OUTS_L6 INT_L_X42Y28/WR1BEG3 INT_R_X41Y28/IMUX45 INT_R_X41Y28/WR1END3 
pips: CLBLL_L_X42Y28/CLBLL_L.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 CLBLM_R_X41Y28/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 INT_L_X42Y28/INT_L.LOGIC_OUTS_L6->>WR1BEG3 INT_R_X41Y28/INT_R.WR1END3->>IMUX45 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/cnt/Qi_reg_n_0_[0] - 
wires: CLBLL_L_X40Y28/CLBLL_IMUX22 CLBLL_L_X40Y28/CLBLL_IMUX23 CLBLL_L_X40Y28/CLBLL_IMUX39 CLBLL_L_X40Y28/CLBLL_LL_C3 CLBLL_L_X40Y28/CLBLL_L_C3 CLBLL_L_X40Y28/CLBLL_L_D3 CLBLM_R_X41Y28/CLBLM_IMUX2 CLBLM_R_X41Y28/CLBLM_IMUX38 CLBLM_R_X41Y28/CLBLM_LOGIC_OUTS7 CLBLM_R_X41Y28/CLBLM_M_A2 CLBLM_R_X41Y28/CLBLM_M_D3 CLBLM_R_X41Y28/CLBLM_M_DQ INT_L_X40Y28/BYP_ALT3 INT_L_X40Y28/BYP_BOUNCE3 INT_L_X40Y28/IMUX_L22 INT_L_X40Y28/IMUX_L23 INT_L_X40Y28/IMUX_L39 INT_L_X40Y28/WL1END2 INT_L_X40Y29/BYP_BOUNCE_N3_3 INT_R_X41Y28/IMUX2 INT_R_X41Y28/IMUX38 INT_R_X41Y28/LOGIC_OUTS7 INT_R_X41Y28/SR1BEG_S0 INT_R_X41Y28/WL1BEG2 
pips: CLBLL_L_X40Y28/CLBLL_L.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_L_X40Y28/CLBLL_L.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_L_X40Y28/CLBLL_L.CLBLL_IMUX39->CLBLL_L_D3 CLBLM_R_X41Y28/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y28/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X41Y28/CLBLM_R.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 INT_L_X40Y28/INT_L.BYP_ALT3->>BYP_BOUNCE3 INT_L_X40Y28/INT_L.BYP_BOUNCE3->>IMUX_L23 INT_L_X40Y28/INT_L.BYP_BOUNCE3->>IMUX_L39 INT_L_X40Y28/INT_L.WL1END2->>BYP_ALT3 INT_L_X40Y28/INT_L.WL1END2->>IMUX_L22 INT_R_X41Y28/INT_R.LOGIC_OUTS7->>IMUX38 INT_R_X41Y28/INT_R.LOGIC_OUTS7->>SR1BEG_S0 INT_R_X41Y28/INT_R.LOGIC_OUTS7->>WL1BEG2 INT_R_X41Y28/INT_R.SR1BEG_S0->>IMUX2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/rci_reg_n_0 - 
wires: CLBLL_L_X40Y28/CLBLL_IMUX18 CLBLL_L_X40Y28/CLBLL_IMUX20 CLBLL_L_X40Y28/CLBLL_IMUX28 CLBLL_L_X40Y28/CLBLL_IMUX46 CLBLL_L_X40Y28/CLBLL_LL_AMUX CLBLL_L_X40Y28/CLBLL_LL_B2 CLBLL_L_X40Y28/CLBLL_LL_C4 CLBLL_L_X40Y28/CLBLL_LOGIC_OUTS20 CLBLL_L_X40Y28/CLBLL_L_C2 CLBLL_L_X40Y28/CLBLL_L_D5 CLBLM_R_X41Y28/CLBLM_IMUX4 CLBLM_R_X41Y28/CLBLM_IMUX44 CLBLM_R_X41Y28/CLBLM_M_A6 CLBLM_R_X41Y28/CLBLM_M_D4 INT_L_X40Y28/BYP_ALT4 INT_L_X40Y28/BYP_BOUNCE4 INT_L_X40Y28/EL1BEG1 INT_L_X40Y28/FAN_ALT7 INT_L_X40Y28/FAN_BOUNCE7 INT_L_X40Y28/IMUX_L18 INT_L_X40Y28/IMUX_L20 INT_L_X40Y28/IMUX_L28 INT_L_X40Y28/IMUX_L46 INT_L_X40Y28/LOGIC_OUTS_L20 INT_R_X41Y28/BYP_ALT4 INT_R_X41Y28/BYP_BOUNCE4 INT_R_X41Y28/EL1END1 INT_R_X41Y28/IMUX4 INT_R_X41Y28/IMUX44 
pips: CLBLL_L_X40Y28/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_L_X40Y28/CLBLL_L.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_L_X40Y28/CLBLL_L.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_L_X40Y28/CLBLL_L.CLBLL_IMUX46->CLBLL_L_D5 CLBLL_L_X40Y28/CLBLL_L.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLM_R_X41Y28/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X41Y28/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 INT_L_X40Y28/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X40Y28/INT_L.BYP_BOUNCE4->>IMUX_L46 INT_L_X40Y28/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X40Y28/INT_L.FAN_BOUNCE7->>BYP_ALT4 INT_L_X40Y28/INT_L.FAN_BOUNCE7->>IMUX_L18 INT_L_X40Y28/INT_L.LOGIC_OUTS_L20->>EL1BEG1 INT_L_X40Y28/INT_L.LOGIC_OUTS_L20->>FAN_ALT7 INT_L_X40Y28/INT_L.LOGIC_OUTS_L20->>IMUX_L20 INT_L_X40Y28/INT_L.LOGIC_OUTS_L20->>IMUX_L28 INT_R_X41Y28/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X41Y28/INT_R.BYP_BOUNCE4->>IMUX4 INT_R_X41Y28/INT_R.BYP_BOUNCE4->>IMUX44 INT_R_X41Y28/INT_R.EL1END1->>BYP_ALT4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

Qi[0]_i_1__5_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/DMA_timing_ctrl.Teoc_reg_n_0_[0] - 
wires: CLBLM_L_X36Y29/CLBLM_IMUX16 CLBLM_L_X36Y29/CLBLM_L_B3 CLBLM_R_X37Y31/CLBLM_LOGIC_OUTS4 CLBLM_R_X37Y31/CLBLM_M_AQ INT_L_X36Y29/IMUX_L16 INT_L_X36Y29/SL1END0 INT_L_X36Y30/SL1BEG0 INT_L_X36Y30/SW2END0 INT_R_X37Y30/SW2A0 INT_R_X37Y31/LOGIC_OUTS4 INT_R_X37Y31/SW2BEG0 
pips: CLBLM_L_X36Y29/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X37Y31/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X36Y29/INT_L.SL1END0->>IMUX_L16 INT_L_X36Y30/INT_L.SW2END0->>SL1BEG0 INT_R_X37Y31/INT_R.LOGIC_OUTS4->>SW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg_n_0_[0] - 
wires: CLBLM_L_X36Y29/CLBLM_IMUX19 CLBLM_L_X36Y29/CLBLM_IMUX23 CLBLM_L_X36Y29/CLBLM_IMUX31 CLBLM_L_X36Y29/CLBLM_IMUX41 CLBLM_L_X36Y29/CLBLM_IMUX43 CLBLM_L_X36Y29/CLBLM_LOGIC_OUTS1 CLBLM_L_X36Y29/CLBLM_L_B2 CLBLM_L_X36Y29/CLBLM_L_BQ CLBLM_L_X36Y29/CLBLM_L_C3 CLBLM_L_X36Y29/CLBLM_L_D1 CLBLM_L_X36Y29/CLBLM_M_C5 CLBLM_L_X36Y29/CLBLM_M_D6 INT_L_X36Y29/BYP_ALT5 INT_L_X36Y29/BYP_BOUNCE5 INT_L_X36Y29/FAN_ALT5 INT_L_X36Y29/FAN_BOUNCE5 INT_L_X36Y29/IMUX_L19 INT_L_X36Y29/IMUX_L23 INT_L_X36Y29/IMUX_L31 INT_L_X36Y29/IMUX_L41 INT_L_X36Y29/IMUX_L43 INT_L_X36Y29/LOGIC_OUTS_L1 
pips: CLBLM_L_X36Y29/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X36Y29/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X36Y29/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X36Y29/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_L_X36Y29/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_L_X36Y29/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X36Y29/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X36Y29/INT_L.BYP_BOUNCE5->>FAN_ALT5 INT_L_X36Y29/INT_L.BYP_BOUNCE5->>IMUX_L23 INT_L_X36Y29/INT_L.BYP_BOUNCE5->>IMUX_L31 INT_L_X36Y29/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X36Y29/INT_L.FAN_BOUNCE5->>IMUX_L41 INT_L_X36Y29/INT_L.LOGIC_OUTS_L1->>BYP_ALT5 INT_L_X36Y29/INT_L.LOGIC_OUTS_L1->>IMUX_L19 INT_L_X36Y29/INT_L.LOGIC_OUTS_L1->>IMUX_L43 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/rci_reg_n_0 - 
wires: BRAM_INT_INTERFACE_L_X38Y28/INT_INTERFACE_SW4END2 BRAM_L_X38Y25/BRAM_SW4END2_3 CLBLM_L_X36Y29/CLBLM_IMUX14 CLBLM_L_X36Y29/CLBLM_IMUX21 CLBLM_L_X36Y29/CLBLM_IMUX22 CLBLM_L_X36Y29/CLBLM_IMUX37 CLBLM_L_X36Y29/CLBLM_IMUX38 CLBLM_L_X36Y29/CLBLM_L_B1 CLBLM_L_X36Y29/CLBLM_L_C4 CLBLM_L_X36Y29/CLBLM_L_D4 CLBLM_L_X36Y29/CLBLM_M_C3 CLBLM_L_X36Y29/CLBLM_M_D3 CLBLM_R_X37Y28/CLBLM_SW4END2 CLBLM_R_X39Y32/CLBLM_IMUX36 CLBLM_R_X39Y32/CLBLM_LOGIC_OUTS20 CLBLM_R_X39Y32/CLBLM_L_D2 CLBLM_R_X39Y32/CLBLM_M_AMUX INT_L_X36Y29/IMUX_L14 INT_L_X36Y29/IMUX_L21 INT_L_X36Y29/IMUX_L22 INT_L_X36Y29/IMUX_L37 INT_L_X36Y29/IMUX_L38 INT_L_X36Y29/NW2END3 INT_L_X38Y28/SW6E2 INT_L_X38Y29/SW6D2 INT_L_X38Y30/SW6C2 INT_L_X38Y31/SW6B2 INT_L_X38Y32/SW6A2 INT_R_X37Y28/NW2BEG3 INT_R_X37Y28/SW6END2 INT_R_X37Y29/NW2A3 INT_R_X39Y32/IMUX36 INT_R_X39Y32/LOGIC_OUTS20 INT_R_X39Y32/SW6BEG2 
pips: CLBLM_L_X36Y29/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X36Y29/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_L_X36Y29/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X36Y29/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_L_X36Y29/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X39Y32/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_R_X39Y32/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X36Y29/INT_L.NW2END3->>IMUX_L14 INT_L_X36Y29/INT_L.NW2END3->>IMUX_L21 INT_L_X36Y29/INT_L.NW2END3->>IMUX_L22 INT_L_X36Y29/INT_L.NW2END3->>IMUX_L37 INT_L_X36Y29/INT_L.NW2END3->>IMUX_L38 INT_R_X37Y28/INT_R.SW6END2->>NW2BEG3 INT_R_X39Y32/INT_R.LOGIC_OUTS20->>IMUX36 INT_R_X39Y32/INT_R.LOGIC_OUTS20->>SW6BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

Qi[1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

T1[1] - 
wires: CLBLM_L_X36Y35/CLBLM_IMUX21 CLBLM_L_X36Y35/CLBLM_L_C4 CLBLM_R_X37Y35/CLBLM_LOGIC_OUTS0 CLBLM_R_X37Y35/CLBLM_L_AQ INT_L_X36Y35/FAN_ALT3 INT_L_X36Y35/FAN_BOUNCE3 INT_L_X36Y35/IMUX_L21 INT_L_X36Y35/NW2END_S0_0 INT_L_X36Y36/NW2END0 INT_R_X37Y35/LOGIC_OUTS0 INT_R_X37Y35/NW2BEG0 INT_R_X37Y36/NW2A0 
pips: CLBLM_L_X36Y35/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X37Y35/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X36Y35/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X36Y35/INT_L.FAN_BOUNCE3->>IMUX_L21 INT_L_X36Y35/INT_L.NW2END_S0_0->>FAN_ALT3 INT_R_X37Y35/INT_R.LOGIC_OUTS0->>NW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Qi[1] - 
wires: CLBLM_L_X36Y35/CLBLM_IMUX20 CLBLM_L_X36Y35/CLBLM_IMUX36 CLBLM_L_X36Y35/CLBLM_LOGIC_OUTS2 CLBLM_L_X36Y35/CLBLM_L_C2 CLBLM_L_X36Y35/CLBLM_L_CQ CLBLM_L_X36Y35/CLBLM_L_D2 CLBLM_R_X37Y35/CLBLM_IMUX15 CLBLM_R_X37Y35/CLBLM_IMUX38 CLBLM_R_X37Y35/CLBLM_M_B1 CLBLM_R_X37Y35/CLBLM_M_D3 INT_L_X36Y35/ER1BEG3 INT_L_X36Y35/IMUX_L20 INT_L_X36Y35/IMUX_L36 INT_L_X36Y35/LOGIC_OUTS_L2 INT_R_X37Y35/ER1END3 INT_R_X37Y35/IMUX15 INT_R_X37Y35/IMUX38 INT_R_X37Y36/ER1END_N3_3 
pips: CLBLM_L_X36Y35/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X36Y35/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_L_X36Y35/CLBLM_L.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 CLBLM_R_X37Y35/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X37Y35/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 INT_L_X36Y35/INT_L.LOGIC_OUTS_L2->>ER1BEG3 INT_L_X36Y35/INT_L.LOGIC_OUTS_L2->>IMUX_L20 INT_L_X36Y35/INT_L.LOGIC_OUTS_L2->>IMUX_L36 INT_R_X37Y35/INT_R.ER1END3->>IMUX15 INT_R_X37Y35/INT_R.ER1END3->>IMUX38 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

Qi[1]_i_1__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Teoc[1] - 
wires: CLBLM_L_X36Y33/CLBLM_IMUX27 CLBLM_L_X36Y33/CLBLM_M_B4 CLBLM_R_X37Y31/CLBLM_LOGIC_OUTS6 CLBLM_R_X37Y31/CLBLM_M_CQ INT_L_X36Y31/NN2BEG2 INT_L_X36Y31/WL1END1 INT_L_X36Y32/NN2A2 INT_L_X36Y33/IMUX_L27 INT_L_X36Y33/NN2END2 INT_R_X37Y31/LOGIC_OUTS6 INT_R_X37Y31/WL1BEG1 
pips: CLBLM_L_X36Y33/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X37Y31/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_L_X36Y31/INT_L.WL1END1->>NN2BEG2 INT_L_X36Y33/INT_L.NN2END2->>IMUX_L27 INT_R_X37Y31/INT_R.LOGIC_OUTS6->>WL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/cnt/Qi_reg_n_0_[1] - 
wires: CLBLM_L_X36Y32/CLBLM_IMUX18 CLBLM_L_X36Y32/CLBLM_IMUX22 CLBLM_L_X36Y32/CLBLM_IMUX45 CLBLM_L_X36Y32/CLBLM_M_B2 CLBLM_L_X36Y32/CLBLM_M_C3 CLBLM_L_X36Y32/CLBLM_M_D2 CLBLM_L_X36Y33/CLBLM_IMUX18 CLBLM_L_X36Y33/CLBLM_LOGIC_OUTS5 CLBLM_L_X36Y33/CLBLM_M_B2 CLBLM_L_X36Y33/CLBLM_M_BQ INT_L_X36Y32/FAN_ALT1 INT_L_X36Y32/FAN_BOUNCE1 INT_L_X36Y32/IMUX_L18 INT_L_X36Y32/IMUX_L22 INT_L_X36Y32/IMUX_L45 INT_L_X36Y32/SR1END2 INT_L_X36Y33/IMUX_L18 INT_L_X36Y33/LOGIC_OUTS_L5 INT_L_X36Y33/SR1BEG2 
pips: CLBLM_L_X36Y32/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X36Y32/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X36Y32/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_L_X36Y33/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X36Y33/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X36Y32/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X36Y32/INT_L.FAN_BOUNCE1->>IMUX_L18 INT_L_X36Y32/INT_L.SR1END2->>FAN_ALT1 INT_L_X36Y32/INT_L.SR1END2->>IMUX_L22 INT_L_X36Y32/INT_L.SR1END2->>IMUX_L45 INT_L_X36Y33/INT_L.LOGIC_OUTS_L5->>IMUX_L18 INT_L_X36Y33/INT_L.LOGIC_OUTS_L5->>SR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

Qi[1]_i_1__1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

T4[1] - 
wires: BRAM_INT_INTERFACE_L_X38Y35/INT_INTERFACE_WW4C2 BRAM_L_X38Y35/BRAM_WW4C2_0 CLBLL_L_X40Y35/CLBLL_LL_CQ CLBLL_L_X40Y35/CLBLL_LOGIC_OUTS6 CLBLL_L_X40Y35/CLBLL_WW4A2 CLBLM_L_X36Y36/CLBLM_IMUX42 CLBLM_L_X36Y36/CLBLM_L_D6 CLBLM_R_X37Y35/CLBLM_WW4C2 CLBLM_R_X39Y35/CLBLM_WW4A2 INT_L_X36Y35/NL1BEG1 INT_L_X36Y35/WW4END2 INT_L_X36Y36/IMUX_L42 INT_L_X36Y36/NL1END1 INT_L_X38Y35/WW4B2 INT_L_X40Y35/LOGIC_OUTS_L6 INT_L_X40Y35/WW4BEG2 INT_R_X37Y35/WW4C2 INT_R_X39Y35/WW4A2 VBRK_X99Y37/VBRK_WW4A2 
pips: CLBLL_L_X40Y35/CLBLL_L.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 CLBLM_L_X36Y36/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 INT_L_X36Y35/INT_L.WW4END2->>NL1BEG1 INT_L_X36Y36/INT_L.NL1END1->>IMUX_L42 INT_L_X40Y35/INT_L.LOGIC_OUTS_L6->>WW4BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/cnt/Qi_reg_n_0_[1] - 
wires: CLBLM_L_X36Y36/CLBLM_IMUX15 CLBLM_L_X36Y36/CLBLM_IMUX31 CLBLM_L_X36Y36/CLBLM_IMUX39 CLBLM_L_X36Y36/CLBLM_IMUX47 CLBLM_L_X36Y36/CLBLM_LOGIC_OUTS3 CLBLM_L_X36Y36/CLBLM_L_D3 CLBLM_L_X36Y36/CLBLM_L_DQ CLBLM_L_X36Y36/CLBLM_M_B1 CLBLM_L_X36Y36/CLBLM_M_C5 CLBLM_L_X36Y36/CLBLM_M_D5 INT_L_X36Y36/IMUX_L15 INT_L_X36Y36/IMUX_L31 INT_L_X36Y36/IMUX_L39 INT_L_X36Y36/IMUX_L47 INT_L_X36Y36/LOGIC_OUTS_L3 
pips: CLBLM_L_X36Y36/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X36Y36/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X36Y36/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X36Y36/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_L_X36Y36/CLBLM_L.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 INT_L_X36Y36/INT_L.LOGIC_OUTS_L3->>IMUX_L15 INT_L_X36Y36/INT_L.LOGIC_OUTS_L3->>IMUX_L31 INT_L_X36Y36/INT_L.LOGIC_OUTS_L3->>IMUX_L39 INT_L_X36Y36/INT_L.LOGIC_OUTS_L3->>IMUX_L47 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

Qi[1]_i_1__2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

T2[1] - 
wires: CLBLL_L_X40Y32/CLBLL_IMUX26 CLBLL_L_X40Y32/CLBLL_L_B4 CLBLL_L_X42Y31/CLBLL_NW4END1 CLBLM_R_X41Y31/CLBLM_NW4END1 CLBLM_R_X43Y29/CLBLM_LOGIC_OUTS4 CLBLM_R_X43Y29/CLBLM_M_AQ INT_L_X40Y32/IMUX_L26 INT_L_X40Y32/NW2END1 INT_L_X42Y27/NW6A1 INT_L_X42Y28/NW6B1 INT_L_X42Y29/NW6C1 INT_L_X42Y30/NW6D1 INT_L_X42Y31/NW6E1 INT_R_X41Y31/NW2BEG1 INT_R_X41Y31/NW6END1 INT_R_X41Y32/NW2A1 INT_R_X43Y27/NW6BEG1 INT_R_X43Y27/SS2END0 INT_R_X43Y28/SS2A0 INT_R_X43Y29/LOGIC_OUTS4 INT_R_X43Y29/SS2BEG0 
pips: CLBLL_L_X40Y32/CLBLL_L.CLBLL_IMUX26->CLBLL_L_B4 CLBLM_R_X43Y29/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X40Y32/INT_L.NW2END1->>IMUX_L26 INT_R_X41Y31/INT_R.NW6END1->>NW2BEG1 INT_R_X43Y27/INT_R.SS2END0->>NW6BEG1 INT_R_X43Y29/INT_R.LOGIC_OUTS4->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg_n_0_[1] - 
wires: CLBLL_L_X40Y32/CLBLL_IMUX19 CLBLL_L_X40Y32/CLBLL_IMUX23 CLBLL_L_X40Y32/CLBLL_IMUX39 CLBLL_L_X40Y32/CLBLL_LOGIC_OUTS1 CLBLL_L_X40Y32/CLBLL_L_B2 CLBLL_L_X40Y32/CLBLL_L_BQ CLBLL_L_X40Y32/CLBLL_L_C3 CLBLL_L_X40Y32/CLBLL_L_D3 CLBLL_L_X40Y33/CLBLL_IMUX34 CLBLL_L_X40Y33/CLBLL_L_C6 INT_L_X40Y32/BYP_ALT5 INT_L_X40Y32/BYP_BOUNCE5 INT_L_X40Y32/IMUX_L19 INT_L_X40Y32/IMUX_L23 INT_L_X40Y32/IMUX_L39 INT_L_X40Y32/LOGIC_OUTS_L1 INT_L_X40Y32/NR1BEG1 INT_L_X40Y33/IMUX_L34 INT_L_X40Y33/NR1END1 
pips: CLBLL_L_X40Y32/CLBLL_L.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_L_X40Y32/CLBLL_L.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_L_X40Y32/CLBLL_L.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_L_X40Y32/CLBLL_L.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLL_L_X40Y33/CLBLL_L.CLBLL_IMUX34->CLBLL_L_C6 INT_L_X40Y32/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X40Y32/INT_L.BYP_BOUNCE5->>IMUX_L23 INT_L_X40Y32/INT_L.BYP_BOUNCE5->>IMUX_L39 INT_L_X40Y32/INT_L.LOGIC_OUTS_L1->>BYP_ALT5 INT_L_X40Y32/INT_L.LOGIC_OUTS_L1->>IMUX_L19 INT_L_X40Y32/INT_L.LOGIC_OUTS_L1->>NR1BEG1 INT_L_X40Y33/INT_L.NR1END1->>IMUX_L34 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

Qi[1]_i_1__3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Tm[1] - 
wires: CLBLL_L_X40Y40/CLBLL_LL_AMUX CLBLL_L_X40Y40/CLBLL_LOGIC_OUTS20 CLBLL_L_X40Y40/CLBLL_WR1END3 CLBLM_R_X39Y40/CLBLM_IMUX15 CLBLM_R_X39Y40/CLBLM_M_B1 CLBLM_R_X39Y40/CLBLM_WR1END3 INT_L_X40Y40/LOGIC_OUTS_L20 INT_L_X40Y40/WR1BEG3 INT_R_X39Y40/IMUX15 INT_R_X39Y40/WR1END3 VBRK_X99Y42/VBRK_WR1END3 
pips: CLBLL_L_X40Y40/CLBLL_L.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLM_R_X39Y40/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 INT_L_X40Y40/INT_L.LOGIC_OUTS_L20->>WR1BEG3 INT_R_X39Y40/INT_R.WR1END3->>IMUX15 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/cnt/Qi_reg_n_0_[1] - 
wires: CLBLM_R_X39Y39/CLBLM_IMUX22 CLBLM_R_X39Y39/CLBLM_IMUX38 CLBLM_R_X39Y39/CLBLM_M_C3 CLBLM_R_X39Y39/CLBLM_M_D3 CLBLM_R_X39Y40/CLBLM_IMUX18 CLBLM_R_X39Y40/CLBLM_IMUX40 CLBLM_R_X39Y40/CLBLM_LOGIC_OUTS5 CLBLM_R_X39Y40/CLBLM_M_B2 CLBLM_R_X39Y40/CLBLM_M_BQ CLBLM_R_X39Y40/CLBLM_M_D1 INT_R_X39Y39/FAN_BOUNCE_S3_2 INT_R_X39Y39/IMUX22 INT_R_X39Y39/IMUX38 INT_R_X39Y40/FAN_ALT2 INT_R_X39Y40/FAN_BOUNCE2 INT_R_X39Y40/IMUX18 INT_R_X39Y40/IMUX40 INT_R_X39Y40/LOGIC_OUTS5 
pips: CLBLM_R_X39Y39/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X39Y39/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X39Y40/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X39Y40/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X39Y40/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_R_X39Y39/INT_R.FAN_BOUNCE_S3_2->>IMUX22 INT_R_X39Y39/INT_R.FAN_BOUNCE_S3_2->>IMUX38 INT_R_X39Y40/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X39Y40/INT_R.FAN_BOUNCE2->>IMUX40 INT_R_X39Y40/INT_R.LOGIC_OUTS5->>FAN_ALT2 INT_R_X39Y40/INT_R.LOGIC_OUTS5->>IMUX18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

Qi[1]_i_1__4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Td[1] - 
wires: CLBLL_L_X42Y27/CLBLL_WL1END3 CLBLL_L_X42Y28/CLBLL_LL_CMUX CLBLL_L_X42Y28/CLBLL_LOGIC_OUTS22 CLBLM_R_X41Y27/CLBLM_WL1END3 CLBLM_R_X41Y28/CLBLM_IMUX8 CLBLM_R_X41Y28/CLBLM_M_A5 INT_L_X42Y27/WL1BEG3 INT_L_X42Y28/LOGIC_OUTS_L22 INT_L_X42Y28/WL1BEG_N3 INT_R_X41Y27/WL1END3 INT_R_X41Y28/IMUX8 INT_R_X41Y28/WL1END_N1_3 
pips: CLBLL_L_X42Y28/CLBLL_L.CLBLL_LL_CMUX->CLBLL_LOGIC_OUTS22 CLBLM_R_X41Y28/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X42Y28/INT_L.LOGIC_OUTS_L22->>WL1BEG_N3 INT_R_X41Y28/INT_R.WL1END_N1_3->>IMUX8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/cnt/Qi_reg_n_0_[1] - 
wires: CLBLL_L_X40Y28/CLBLL_IMUX29 CLBLL_L_X40Y28/CLBLL_IMUX30 CLBLL_L_X40Y28/CLBLL_IMUX37 CLBLL_L_X40Y28/CLBLL_LL_C2 CLBLL_L_X40Y28/CLBLL_L_C5 CLBLL_L_X40Y28/CLBLL_L_D4 CLBLM_R_X41Y28/CLBLM_IMUX11 CLBLM_R_X41Y28/CLBLM_LOGIC_OUTS4 CLBLM_R_X41Y28/CLBLM_M_A4 CLBLM_R_X41Y28/CLBLM_M_AQ INT_L_X40Y27/WL1END3 INT_L_X40Y28/IMUX_L29 INT_L_X40Y28/IMUX_L30 INT_L_X40Y28/IMUX_L37 INT_L_X40Y28/NL1BEG_N3 INT_L_X40Y28/WL1END_N1_3 INT_R_X41Y27/WL1BEG3 INT_R_X41Y28/BYP_ALT1 INT_R_X41Y28/BYP_BOUNCE1 INT_R_X41Y28/IMUX11 INT_R_X41Y28/LOGIC_OUTS4 INT_R_X41Y28/WL1BEG_N3 
pips: CLBLL_L_X40Y28/CLBLL_L.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_L_X40Y28/CLBLL_L.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_L_X40Y28/CLBLL_L.CLBLL_IMUX37->CLBLL_L_D4 CLBLM_R_X41Y28/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X41Y28/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X40Y28/INT_L.NL1BEG_N3->>IMUX_L29 INT_L_X40Y28/INT_L.NL1BEG_N3->>IMUX_L30 INT_L_X40Y28/INT_L.NL1BEG_N3->>IMUX_L37 INT_L_X40Y28/INT_L.WL1END_N1_3->>NL1BEG_N3 INT_R_X41Y28/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X41Y28/INT_R.BYP_BOUNCE1->>IMUX11 INT_R_X41Y28/INT_R.LOGIC_OUTS4->>BYP_ALT1 INT_R_X41Y28/INT_R.LOGIC_OUTS4->>WL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

Qi[1]_i_1__5_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/DMA_timing_ctrl.Teoc_reg_n_0_[1] - 
wires: CLBLM_L_X36Y29/CLBLM_IMUX34 CLBLM_L_X36Y29/CLBLM_L_C6 CLBLM_R_X37Y31/CLBLM_LOGIC_OUTS20 CLBLM_R_X37Y31/CLBLM_M_AMUX INT_L_X36Y29/IMUX_L34 INT_L_X36Y29/SR1BEG_S0 INT_L_X36Y29/SW2END3 INT_L_X36Y30/SW2END_N0_3 INT_R_X37Y29/SW2A3 INT_R_X37Y30/SR1END3 INT_R_X37Y30/SW2BEG3 INT_R_X37Y31/LOGIC_OUTS20 INT_R_X37Y31/SR1BEG3 INT_R_X37Y31/SR1END_N3_3 
pips: CLBLM_L_X36Y29/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X37Y31/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X36Y29/INT_L.SR1BEG_S0->>IMUX_L34 INT_L_X36Y29/INT_L.SW2END3->>SR1BEG_S0 INT_R_X37Y30/INT_R.SR1END3->>SW2BEG3 INT_R_X37Y31/INT_R.LOGIC_OUTS20->>SR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg_n_0_[1] - 
wires: CLBLM_L_X36Y29/CLBLM_IMUX20 CLBLM_L_X36Y29/CLBLM_IMUX28 CLBLM_L_X36Y29/CLBLM_IMUX36 CLBLM_L_X36Y29/CLBLM_IMUX44 CLBLM_L_X36Y29/CLBLM_LOGIC_OUTS2 CLBLM_L_X36Y29/CLBLM_L_C2 CLBLM_L_X36Y29/CLBLM_L_CQ CLBLM_L_X36Y29/CLBLM_L_D2 CLBLM_L_X36Y29/CLBLM_M_C4 CLBLM_L_X36Y29/CLBLM_M_D4 INT_L_X36Y29/IMUX_L20 INT_L_X36Y29/IMUX_L28 INT_L_X36Y29/IMUX_L36 INT_L_X36Y29/IMUX_L44 INT_L_X36Y29/LOGIC_OUTS_L2 
pips: CLBLM_L_X36Y29/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X36Y29/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X36Y29/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_L_X36Y29/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_L_X36Y29/CLBLM_L.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_L_X36Y29/INT_L.LOGIC_OUTS_L2->>IMUX_L20 INT_L_X36Y29/INT_L.LOGIC_OUTS_L2->>IMUX_L28 INT_L_X36Y29/INT_L.LOGIC_OUTS_L2->>IMUX_L36 INT_L_X36Y29/INT_L.LOGIC_OUTS_L2->>IMUX_L44 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

Qi[2]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

T1[2] - 
wires: BRAM_INT_INTERFACE_L_X38Y35/INT_INTERFACE_WW2A0 BRAM_L_X38Y35/BRAM_WW2A0_0 CLBLL_L_X40Y35/CLBLL_LL_AQ CLBLL_L_X40Y35/CLBLL_LOGIC_OUTS4 CLBLL_L_X40Y35/CLBLL_WW2A0 CLBLM_L_X36Y35/CLBLM_IMUX25 CLBLM_L_X36Y35/CLBLM_L_B5 CLBLM_R_X37Y35/CLBLM_WW2A0 CLBLM_R_X39Y35/CLBLM_WW2A0 INT_L_X36Y35/IMUX_L25 INT_L_X36Y35/WW2END0 INT_L_X38Y35/WW2BEG0 INT_L_X38Y35/WW2END0 INT_L_X40Y35/LOGIC_OUTS_L4 INT_L_X40Y35/WW2BEG0 INT_R_X37Y35/WW2A0 INT_R_X39Y35/WW2A0 VBRK_X99Y37/VBRK_WW2A0 
pips: CLBLL_L_X40Y35/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLM_L_X36Y35/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 INT_L_X36Y35/INT_L.WW2END0->>IMUX_L25 INT_L_X38Y35/INT_L.WW2END0->>WW2BEG0 INT_L_X40Y35/INT_L.LOGIC_OUTS_L4->>WW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Qi[2] - 
wires: CLBLM_L_X36Y35/CLBLM_IMUX19 CLBLM_L_X36Y35/CLBLM_LOGIC_OUTS1 CLBLM_L_X36Y35/CLBLM_L_B2 CLBLM_L_X36Y35/CLBLM_L_BQ CLBLM_R_X37Y35/CLBLM_IMUX24 CLBLM_R_X37Y35/CLBLM_IMUX40 CLBLM_R_X37Y35/CLBLM_M_B5 CLBLM_R_X37Y35/CLBLM_M_D1 INT_L_X36Y35/EL1BEG0 INT_L_X36Y35/IMUX_L19 INT_L_X36Y35/LOGIC_OUTS_L1 INT_R_X37Y34/EL1END_S3_0 INT_R_X37Y35/EL1END0 INT_R_X37Y35/IMUX24 INT_R_X37Y35/IMUX40 
pips: CLBLM_L_X36Y35/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X36Y35/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_R_X37Y35/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X37Y35/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 INT_L_X36Y35/INT_L.LOGIC_OUTS_L1->>EL1BEG0 INT_L_X36Y35/INT_L.LOGIC_OUTS_L1->>IMUX_L19 INT_R_X37Y35/INT_R.EL1END0->>IMUX24 INT_R_X37Y35/INT_R.EL1END0->>IMUX40 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

Qi[2]_i_2_n_0 - 
wires: CLBLM_L_X36Y35/CLBLM_IMUX14 CLBLM_L_X36Y35/CLBLM_LOGIC_OUTS11 CLBLM_L_X36Y35/CLBLM_L_B1 CLBLM_L_X36Y35/CLBLM_L_D INT_L_X36Y35/IMUX_L14 INT_L_X36Y35/LOGIC_OUTS_L11 
pips: CLBLM_L_X36Y35/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X36Y35/CLBLM_L.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_L_X36Y35/INT_L.LOGIC_OUTS_L11->>IMUX_L14 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Qi[2]_i_1__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Teoc[2] - 
wires: CLBLM_L_X36Y32/CLBLM_IMUX8 CLBLM_L_X36Y32/CLBLM_M_A5 CLBLM_R_X37Y31/CLBLM_LOGIC_OUTS7 CLBLM_R_X37Y31/CLBLM_M_DQ INT_L_X36Y31/WR1END_S1_0 INT_L_X36Y32/IMUX_L8 INT_L_X36Y32/WR1END0 INT_R_X37Y31/LOGIC_OUTS7 INT_R_X37Y31/WR1BEG_S0 INT_R_X37Y32/WR1BEG0 
pips: CLBLM_L_X36Y32/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X37Y31/CLBLM_R.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 INT_L_X36Y32/INT_L.WR1END0->>IMUX_L8 INT_R_X37Y31/INT_R.LOGIC_OUTS7->>WR1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/cnt/Qi_reg_n_0_[2] - 
wires: CLBLM_L_X36Y32/CLBLM_IMUX1 CLBLM_L_X36Y32/CLBLM_IMUX17 CLBLM_L_X36Y32/CLBLM_IMUX29 CLBLM_L_X36Y32/CLBLM_LOGIC_OUTS4 CLBLM_L_X36Y32/CLBLM_M_A3 CLBLM_L_X36Y32/CLBLM_M_AQ CLBLM_L_X36Y32/CLBLM_M_B3 CLBLM_L_X36Y32/CLBLM_M_C2 INT_L_X36Y32/IMUX_L1 INT_L_X36Y32/IMUX_L17 INT_L_X36Y32/IMUX_L29 INT_L_X36Y32/LOGIC_OUTS_L4 INT_L_X36Y32/NL1BEG_N3 
pips: CLBLM_L_X36Y32/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X36Y32/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X36Y32/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X36Y32/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X36Y32/INT_L.LOGIC_OUTS_L4->>IMUX_L1 INT_L_X36Y32/INT_L.LOGIC_OUTS_L4->>IMUX_L17 INT_L_X36Y32/INT_L.LOGIC_OUTS_L4->>NL1BEG_N3 INT_L_X36Y32/INT_L.NL1BEG_N3->>IMUX_L29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

Qi[2]_i_2__2_n_0 - 
wires: CLBLM_L_X36Y32/CLBLM_IMUX7 CLBLM_L_X36Y32/CLBLM_LOGIC_OUTS15 CLBLM_L_X36Y32/CLBLM_M_A1 CLBLM_L_X36Y32/CLBLM_M_D INT_L_X36Y32/IMUX_L7 INT_L_X36Y32/LOGIC_OUTS_L15 
pips: CLBLM_L_X36Y32/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X36Y32/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X36Y32/INT_L.LOGIC_OUTS_L15->>IMUX_L7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Qi[2]_i_1__1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

T4[2] - 
wires: CLBLM_L_X36Y36/CLBLM_IMUX11 CLBLM_L_X36Y36/CLBLM_M_A4 CLBLM_R_X37Y37/CLBLM_LOGIC_OUTS5 CLBLM_R_X37Y37/CLBLM_M_BQ INT_L_X36Y36/IMUX_L11 INT_L_X36Y36/SW2END1 INT_R_X37Y36/SW2A1 INT_R_X37Y37/LOGIC_OUTS5 INT_R_X37Y37/SW2BEG1 
pips: CLBLM_L_X36Y36/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X37Y37/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X36Y36/INT_L.SW2END1->>IMUX_L11 INT_R_X37Y37/INT_R.LOGIC_OUTS5->>SW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/cnt/Qi_reg_n_0_[2] - 
wires: CLBLM_L_X36Y36/CLBLM_IMUX1 CLBLM_L_X36Y36/CLBLM_IMUX17 CLBLM_L_X36Y36/CLBLM_IMUX35 CLBLM_L_X36Y36/CLBLM_LOGIC_OUTS4 CLBLM_L_X36Y36/CLBLM_M_A3 CLBLM_L_X36Y36/CLBLM_M_AQ CLBLM_L_X36Y36/CLBLM_M_B3 CLBLM_L_X36Y36/CLBLM_M_C6 INT_L_X36Y36/BYP_ALT1 INT_L_X36Y36/BYP_BOUNCE1 INT_L_X36Y36/IMUX_L1 INT_L_X36Y36/IMUX_L17 INT_L_X36Y36/IMUX_L35 INT_L_X36Y36/LOGIC_OUTS_L4 
pips: CLBLM_L_X36Y36/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X36Y36/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X36Y36/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X36Y36/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X36Y36/INT_L.BYP_ALT1->>BYP_BOUNCE1 INT_L_X36Y36/INT_L.BYP_BOUNCE1->>IMUX_L35 INT_L_X36Y36/INT_L.LOGIC_OUTS_L4->>BYP_ALT1 INT_L_X36Y36/INT_L.LOGIC_OUTS_L4->>IMUX_L1 INT_L_X36Y36/INT_L.LOGIC_OUTS_L4->>IMUX_L17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

Qi[2]_i_2__1_n_0 - 
wires: CLBLM_L_X36Y36/CLBLM_IMUX7 CLBLM_L_X36Y36/CLBLM_LOGIC_OUTS15 CLBLM_L_X36Y36/CLBLM_M_A1 CLBLM_L_X36Y36/CLBLM_M_D INT_L_X36Y36/IMUX_L7 INT_L_X36Y36/LOGIC_OUTS_L15 
pips: CLBLM_L_X36Y36/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X36Y36/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X36Y36/INT_L.LOGIC_OUTS_L15->>IMUX_L7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Qi[2]_i_1__2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

T2[2] - 
wires: CLBLL_L_X40Y33/CLBLL_IMUX3 CLBLL_L_X40Y33/CLBLL_L_A2 CLBLL_L_X42Y28/CLBLL_LOGIC_OUTS3 CLBLL_L_X42Y28/CLBLL_L_DQ CLBLL_L_X42Y33/CLBLL_NW4END3 CLBLM_R_X41Y33/CLBLM_NW4END3 INT_L_X40Y33/IMUX_L3 INT_L_X40Y33/WL1END1 INT_L_X42Y28/LOGIC_OUTS_L3 INT_L_X42Y28/NE2BEG3 INT_L_X42Y29/NE2A3 INT_L_X42Y29/NW6A3 INT_L_X42Y30/NW6B3 INT_L_X42Y31/NW6C3 INT_L_X42Y32/NW6D3 INT_L_X42Y33/NW6E3 INT_R_X41Y33/NW6END3 INT_R_X41Y33/WL1BEG1 INT_R_X43Y29/NE2END3 INT_R_X43Y29/NW6BEG3 
pips: CLBLL_L_X40Y33/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_L_X42Y28/CLBLL_L.CLBLL_L_DQ->CLBLL_LOGIC_OUTS3 INT_L_X40Y33/INT_L.WL1END1->>IMUX_L3 INT_L_X42Y28/INT_L.LOGIC_OUTS_L3->>NE2BEG3 INT_R_X41Y33/INT_R.NW6END3->>WL1BEG1 INT_R_X43Y29/INT_R.NE2END3->>NW6BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg_n_0_[2] - 
wires: CLBLL_L_X40Y32/CLBLL_IMUX20 CLBLL_L_X40Y32/CLBLL_IMUX46 CLBLL_L_X40Y32/CLBLL_L_C2 CLBLL_L_X40Y32/CLBLL_L_D5 CLBLL_L_X40Y33/CLBLL_IMUX0 CLBLL_L_X40Y33/CLBLL_LOGIC_OUTS0 CLBLL_L_X40Y33/CLBLL_L_A3 CLBLL_L_X40Y33/CLBLL_L_AQ INT_L_X40Y32/FAN_BOUNCE_S3_0 INT_L_X40Y32/IMUX_L20 INT_L_X40Y32/IMUX_L46 INT_L_X40Y33/FAN_ALT0 INT_L_X40Y33/FAN_BOUNCE0 INT_L_X40Y33/IMUX_L0 INT_L_X40Y33/LOGIC_OUTS_L0 
pips: CLBLL_L_X40Y32/CLBLL_L.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_L_X40Y32/CLBLL_L.CLBLL_IMUX46->CLBLL_L_D5 CLBLL_L_X40Y33/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_L_X40Y33/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 INT_L_X40Y32/INT_L.FAN_BOUNCE_S3_0->>IMUX_L20 INT_L_X40Y32/INT_L.FAN_BOUNCE_S3_0->>IMUX_L46 INT_L_X40Y33/INT_L.FAN_ALT0->>FAN_BOUNCE0 INT_L_X40Y33/INT_L.LOGIC_OUTS_L0->>FAN_ALT0 INT_L_X40Y33/INT_L.LOGIC_OUTS_L0->>IMUX_L0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

Qi[2]_i_2__0_n_0 - 
wires: CLBLL_L_X40Y33/CLBLL_IMUX5 CLBLL_L_X40Y33/CLBLL_LOGIC_OUTS10 CLBLL_L_X40Y33/CLBLL_L_A6 CLBLL_L_X40Y33/CLBLL_L_C INT_L_X40Y33/IMUX_L5 INT_L_X40Y33/LOGIC_OUTS_L10 
pips: CLBLL_L_X40Y33/CLBLL_L.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_L_X40Y33/CLBLL_L.CLBLL_L_C->CLBLL_LOGIC_OUTS10 INT_L_X40Y33/INT_L.LOGIC_OUTS_L10->>IMUX_L5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Qi[2]_i_1__3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Tm[2] - 
wires: CLBLM_R_X39Y37/CLBLM_LOGIC_OUTS0 CLBLM_R_X39Y37/CLBLM_L_AQ CLBLM_R_X39Y39/CLBLM_IMUX1 CLBLM_R_X39Y39/CLBLM_M_A3 INT_R_X39Y37/LOGIC_OUTS0 INT_R_X39Y37/NN2BEG0 INT_R_X39Y38/NN2A0 INT_R_X39Y38/NN2END_S2_0 INT_R_X39Y39/IMUX1 INT_R_X39Y39/NN2END0 
pips: CLBLM_R_X39Y37/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X39Y39/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 INT_R_X39Y37/INT_R.LOGIC_OUTS0->>NN2BEG0 INT_R_X39Y39/INT_R.NN2END0->>IMUX1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/cnt/Qi_reg_n_0_[2] - 
wires: CLBLM_R_X39Y39/CLBLM_IMUX11 CLBLM_R_X39Y39/CLBLM_IMUX31 CLBLM_R_X39Y39/CLBLM_LOGIC_OUTS4 CLBLM_R_X39Y39/CLBLM_M_A4 CLBLM_R_X39Y39/CLBLM_M_AQ CLBLM_R_X39Y39/CLBLM_M_C5 CLBLM_R_X39Y40/CLBLM_IMUX47 CLBLM_R_X39Y40/CLBLM_M_D5 INT_R_X39Y39/BYP_ALT1 INT_R_X39Y39/BYP_BOUNCE1 INT_R_X39Y39/GFAN1 INT_R_X39Y39/IMUX11 INT_R_X39Y39/IMUX31 INT_R_X39Y39/LOGIC_OUTS4 INT_R_X39Y39/NN2BEG0 INT_R_X39Y40/IMUX47 INT_R_X39Y40/NN2A0 INT_R_X39Y40/NN2END_S2_0 INT_R_X39Y41/NN2END0 
pips: CLBLM_R_X39Y39/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X39Y39/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X39Y39/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_R_X39Y40/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 INT_R_X39Y39/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X39Y39/INT_R.BYP_BOUNCE1->>GFAN1 INT_R_X39Y39/INT_R.BYP_BOUNCE1->>IMUX11 INT_R_X39Y39/INT_R.GFAN1->>IMUX31 INT_R_X39Y39/INT_R.LOGIC_OUTS4->>BYP_ALT1 INT_R_X39Y39/INT_R.LOGIC_OUTS4->>NN2BEG0 INT_R_X39Y40/INT_R.NN2END_S2_0->>IMUX47 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

Qi[2]_i_2__3_n_0 - 
wires: CLBLM_R_X39Y39/CLBLM_IMUX7 CLBLM_R_X39Y39/CLBLM_LOGIC_OUTS15 CLBLM_R_X39Y39/CLBLM_M_A1 CLBLM_R_X39Y39/CLBLM_M_D INT_R_X39Y39/IMUX7 INT_R_X39Y39/LOGIC_OUTS15 
pips: CLBLM_R_X39Y39/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X39Y39/CLBLM_R.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_R_X39Y39/INT_R.LOGIC_OUTS15->>IMUX7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Qi[2]_i_1__4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Td[2] - 
wires: CLBLL_L_X40Y28/CLBLL_IMUX11 CLBLL_L_X40Y28/CLBLL_LL_A4 CLBLL_L_X42Y28/CLBLL_LOGIC_OUTS2 CLBLL_L_X42Y28/CLBLL_L_CQ CLBLL_L_X42Y29/CLBLL_NW2A2 CLBLM_R_X41Y29/CLBLM_NW2A2 INT_L_X40Y28/IMUX_L11 INT_L_X40Y28/SW2END1 INT_L_X42Y28/LOGIC_OUTS_L2 INT_L_X42Y28/NW2BEG2 INT_L_X42Y29/NW2A2 INT_R_X41Y28/SW2A1 INT_R_X41Y29/NW2END2 INT_R_X41Y29/SW2BEG1 
pips: CLBLL_L_X40Y28/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_L_X42Y28/CLBLL_L.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 INT_L_X40Y28/INT_L.SW2END1->>IMUX_L11 INT_L_X42Y28/INT_L.LOGIC_OUTS_L2->>NW2BEG2 INT_R_X41Y29/INT_R.NW2END2->>SW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/cnt/Qi_reg_n_0_[2] - 
wires: CLBLL_L_X40Y28/CLBLL_IMUX1 CLBLL_L_X40Y28/CLBLL_IMUX33 CLBLL_L_X40Y28/CLBLL_IMUX41 CLBLL_L_X40Y28/CLBLL_LL_A3 CLBLL_L_X40Y28/CLBLL_LL_AQ CLBLL_L_X40Y28/CLBLL_LOGIC_OUTS4 CLBLL_L_X40Y28/CLBLL_L_C1 CLBLL_L_X40Y28/CLBLL_L_D1 INT_L_X40Y28/IMUX_L1 INT_L_X40Y28/IMUX_L33 INT_L_X40Y28/IMUX_L41 INT_L_X40Y28/LOGIC_OUTS_L4 
pips: CLBLL_L_X40Y28/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X40Y28/CLBLL_L.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_L_X40Y28/CLBLL_L.CLBLL_IMUX41->CLBLL_L_D1 CLBLL_L_X40Y28/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 INT_L_X40Y28/INT_L.LOGIC_OUTS_L4->>IMUX_L1 INT_L_X40Y28/INT_L.LOGIC_OUTS_L4->>IMUX_L33 INT_L_X40Y28/INT_L.LOGIC_OUTS_L4->>IMUX_L41 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

Qi[2]_i_2__4_n_0 - 
wires: CLBLL_L_X40Y28/CLBLL_IMUX4 CLBLL_L_X40Y28/CLBLL_LL_A6 CLBLL_L_X40Y28/CLBLL_LL_C CLBLL_L_X40Y28/CLBLL_LOGIC_OUTS14 INT_L_X40Y28/IMUX_L4 INT_L_X40Y28/LOGIC_OUTS_L14 
pips: CLBLL_L_X40Y28/CLBLL_L.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_L_X40Y28/CLBLL_L.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 INT_L_X40Y28/INT_L.LOGIC_OUTS_L14->>IMUX_L4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Qi[2]_i_1__5_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/DMA_timing_ctrl.Teoc_reg_n_0_[2] - 
wires: CLBLM_L_X36Y29/CLBLM_IMUX2 CLBLM_L_X36Y29/CLBLM_M_A2 CLBLM_R_X37Y29/CLBLM_LOGIC_OUTS0 CLBLM_R_X37Y29/CLBLM_L_AQ INT_L_X36Y29/IMUX_L2 INT_L_X36Y29/WR1END1 INT_R_X37Y29/LOGIC_OUTS0 INT_R_X37Y29/WR1BEG1 
pips: CLBLM_L_X36Y29/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X37Y29/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X36Y29/INT_L.WR1END1->>IMUX_L2 INT_R_X37Y29/INT_R.LOGIC_OUTS0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg_n_0_[2] - 
wires: CLBLM_L_X36Y29/CLBLM_IMUX1 CLBLM_L_X36Y29/CLBLM_IMUX29 CLBLM_L_X36Y29/CLBLM_IMUX46 CLBLM_L_X36Y29/CLBLM_LOGIC_OUTS4 CLBLM_L_X36Y29/CLBLM_L_D5 CLBLM_L_X36Y29/CLBLM_M_A3 CLBLM_L_X36Y29/CLBLM_M_AQ CLBLM_L_X36Y29/CLBLM_M_C2 INT_L_X36Y29/IMUX_L1 INT_L_X36Y29/IMUX_L29 INT_L_X36Y29/IMUX_L46 INT_L_X36Y29/LOGIC_OUTS_L4 INT_L_X36Y29/NL1BEG_N3 
pips: CLBLM_L_X36Y29/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X36Y29/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X36Y29/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_L_X36Y29/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X36Y29/INT_L.LOGIC_OUTS_L4->>IMUX_L1 INT_L_X36Y29/INT_L.LOGIC_OUTS_L4->>NL1BEG_N3 INT_L_X36Y29/INT_L.NL1BEG_N3->>IMUX_L29 INT_L_X36Y29/INT_L.NL1BEG_N3->>IMUX_L46 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

Qi[2]_i_2__5_n_0 - 
wires: CLBLM_L_X36Y29/CLBLM_IMUX7 CLBLM_L_X36Y29/CLBLM_LOGIC_OUTS15 CLBLM_L_X36Y29/CLBLM_M_A1 CLBLM_L_X36Y29/CLBLM_M_D INT_L_X36Y29/IMUX_L7 INT_L_X36Y29/LOGIC_OUTS_L15 
pips: CLBLM_L_X36Y29/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X36Y29/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X36Y29/INT_L.LOGIC_OUTS_L15->>IMUX_L7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Qi[3]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

T1[3] - 
wires: CLBLM_R_X37Y35/CLBLM_IMUX4 CLBLM_R_X37Y35/CLBLM_M_A6 CLBLM_R_X37Y37/CLBLM_LOGIC_OUTS4 CLBLM_R_X37Y37/CLBLM_M_AQ INT_R_X37Y35/IMUX4 INT_R_X37Y35/SR1END1 INT_R_X37Y36/SL1END0 INT_R_X37Y36/SR1BEG1 INT_R_X37Y37/LOGIC_OUTS4 INT_R_X37Y37/SL1BEG0 
pips: CLBLM_R_X37Y35/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X37Y37/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_R_X37Y35/INT_R.SR1END1->>IMUX4 INT_R_X37Y36/INT_R.SL1END0->>SR1BEG1 INT_R_X37Y37/INT_R.LOGIC_OUTS4->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Qi[3] - 
wires: CLBLM_R_X37Y35/CLBLM_IMUX1 CLBLM_R_X37Y35/CLBLM_IMUX17 CLBLM_R_X37Y35/CLBLM_IMUX45 CLBLM_R_X37Y35/CLBLM_LOGIC_OUTS4 CLBLM_R_X37Y35/CLBLM_M_A3 CLBLM_R_X37Y35/CLBLM_M_AQ CLBLM_R_X37Y35/CLBLM_M_B3 CLBLM_R_X37Y35/CLBLM_M_D2 INT_R_X37Y35/IMUX1 INT_R_X37Y35/IMUX17 INT_R_X37Y35/IMUX45 INT_R_X37Y35/LOGIC_OUTS4 INT_R_X37Y35/NL1BEG_N3 
pips: CLBLM_R_X37Y35/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X37Y35/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X37Y35/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X37Y35/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_R_X37Y35/INT_R.LOGIC_OUTS4->>IMUX1 INT_R_X37Y35/INT_R.LOGIC_OUTS4->>IMUX17 INT_R_X37Y35/INT_R.LOGIC_OUTS4->>NL1BEG_N3 INT_R_X37Y35/INT_R.NL1BEG_N3->>IMUX45 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

Qi[3]_i_2_n_0 - 
wires: CLBLM_R_X37Y35/CLBLM_IMUX11 CLBLM_R_X37Y35/CLBLM_LOGIC_OUTS13 CLBLM_R_X37Y35/CLBLM_M_A4 CLBLM_R_X37Y35/CLBLM_M_B INT_R_X37Y35/IMUX11 INT_R_X37Y35/LOGIC_OUTS13 
pips: CLBLM_R_X37Y35/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X37Y35/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_R_X37Y35/INT_R.LOGIC_OUTS13->>IMUX11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Qi[3]_i_1__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Teoc[3] - 
wires: BRAM_INT_INTERFACE_L_X38Y32/INT_INTERFACE_NW4END2 BRAM_L_X38Y30/BRAM_NW4END2_2 CLBLM_L_X36Y31/CLBLM_IMUX11 CLBLM_L_X36Y31/CLBLM_M_A4 CLBLM_R_X37Y32/CLBLM_NW4END2 CLBLM_R_X39Y28/CLBLM_LOGIC_OUTS2 CLBLM_R_X39Y28/CLBLM_L_CQ INT_L_X36Y31/IMUX_L11 INT_L_X36Y31/SW2END1 INT_L_X38Y28/NW6A2 INT_L_X38Y29/NW6B2 INT_L_X38Y30/NW6C2 INT_L_X38Y31/NW6D2 INT_L_X38Y32/NW6E2 INT_R_X37Y31/SW2A1 INT_R_X37Y32/NW6END2 INT_R_X37Y32/SW2BEG1 INT_R_X39Y28/LOGIC_OUTS2 INT_R_X39Y28/NW6BEG2 
pips: CLBLM_L_X36Y31/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X39Y28/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_L_X36Y31/INT_L.SW2END1->>IMUX_L11 INT_R_X37Y32/INT_R.NW6END2->>SW2BEG1 INT_R_X39Y28/INT_R.LOGIC_OUTS2->>NW6BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/cnt/Qi_reg_n_0_[3] - 
wires: CLBLM_L_X36Y31/CLBLM_IMUX1 CLBLM_L_X36Y31/CLBLM_LOGIC_OUTS4 CLBLM_L_X36Y31/CLBLM_M_A3 CLBLM_L_X36Y31/CLBLM_M_AQ CLBLM_L_X36Y32/CLBLM_IMUX27 CLBLM_L_X36Y32/CLBLM_IMUX32 CLBLM_L_X36Y32/CLBLM_M_B4 CLBLM_L_X36Y32/CLBLM_M_C1 INT_L_X36Y31/IMUX_L1 INT_L_X36Y31/LOGIC_OUTS_L4 INT_L_X36Y31/NR1BEG0 INT_L_X36Y32/BYP_ALT1 INT_L_X36Y32/BYP_BOUNCE1 INT_L_X36Y32/IMUX_L27 INT_L_X36Y32/IMUX_L32 INT_L_X36Y32/NR1END0 
pips: CLBLM_L_X36Y31/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X36Y31/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_L_X36Y32/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X36Y32/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 INT_L_X36Y31/INT_L.LOGIC_OUTS_L4->>IMUX_L1 INT_L_X36Y31/INT_L.LOGIC_OUTS_L4->>NR1BEG0 INT_L_X36Y32/INT_L.BYP_ALT1->>BYP_BOUNCE1 INT_L_X36Y32/INT_L.BYP_BOUNCE1->>IMUX_L27 INT_L_X36Y32/INT_L.NR1END0->>BYP_ALT1 INT_L_X36Y32/INT_L.NR1END0->>IMUX_L32 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

Qi[3]_i_2__2_n_0 - 
wires: CLBLM_L_X36Y31/CLBLM_IMUX7 CLBLM_L_X36Y31/CLBLM_M_A1 CLBLM_L_X36Y32/CLBLM_LOGIC_OUTS21 CLBLM_L_X36Y32/CLBLM_M_BMUX INT_L_X36Y31/IMUX_L7 INT_L_X36Y31/SL1END3 INT_L_X36Y32/LOGIC_OUTS_L21 INT_L_X36Y32/SL1BEG3 
pips: CLBLM_L_X36Y31/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X36Y32/CLBLM_L.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_L_X36Y31/INT_L.SL1END3->>IMUX_L7 INT_L_X36Y32/INT_L.LOGIC_OUTS_L21->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Qi[3]_i_1__1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

T4[3] - 
wires: BRAM_INT_INTERFACE_L_X38Y36/INT_INTERFACE_WW4B1 BRAM_L_X38Y35/BRAM_WW4B1_1 CLBLM_L_X36Y36/CLBLM_ER1BEG1 CLBLM_L_X36Y36/CLBLM_IMUX26 CLBLM_L_X36Y36/CLBLM_L_B4 CLBLM_L_X36Y36/CLBLM_WW4END1 CLBLM_R_X37Y36/CLBLM_WW4B1 CLBLM_R_X39Y36/CLBLM_LOGIC_OUTS5 CLBLM_R_X39Y36/CLBLM_M_BQ DSP_R_X35Y35/DSP_ER1BEG1_1 DSP_R_X35Y35/DSP_WW4END1_1 INT_INTERFACE_R_X35Y36/INT_INTERFACE_ER1BEG1 INT_INTERFACE_R_X35Y36/INT_INTERFACE_WW4END1 INT_L_X36Y36/ER1END1 INT_L_X36Y36/IMUX_L26 INT_L_X36Y36/WW4C1 INT_L_X38Y36/WW4A1 INT_R_X35Y36/ER1BEG1 INT_R_X35Y36/WW4END1 INT_R_X37Y36/WW4B1 INT_R_X39Y36/LOGIC_OUTS5 INT_R_X39Y36/WW4BEG1 VBRK_X89Y38/VBRK_ER1BEG1 VBRK_X89Y38/VBRK_WW4END1 
pips: CLBLM_L_X36Y36/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X39Y36/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X36Y36/INT_L.ER1END1->>IMUX_L26 INT_R_X35Y36/INT_R.WW4END1->>ER1BEG1 INT_R_X39Y36/INT_R.LOGIC_OUTS5->>WW4BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/cnt/Qi_reg_n_0_[3] - 
wires: CLBLM_L_X36Y36/CLBLM_IMUX19 CLBLM_L_X36Y36/CLBLM_IMUX27 CLBLM_L_X36Y36/CLBLM_IMUX29 CLBLM_L_X36Y36/CLBLM_LOGIC_OUTS1 CLBLM_L_X36Y36/CLBLM_L_B2 CLBLM_L_X36Y36/CLBLM_L_BQ CLBLM_L_X36Y36/CLBLM_M_B4 CLBLM_L_X36Y36/CLBLM_M_C2 INT_L_X36Y36/BYP_ALT5 INT_L_X36Y36/BYP_BOUNCE5 INT_L_X36Y36/IMUX_L19 INT_L_X36Y36/IMUX_L27 INT_L_X36Y36/IMUX_L29 INT_L_X36Y36/LOGIC_OUTS_L1 
pips: CLBLM_L_X36Y36/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X36Y36/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X36Y36/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X36Y36/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X36Y36/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X36Y36/INT_L.BYP_BOUNCE5->>IMUX_L29 INT_L_X36Y36/INT_L.LOGIC_OUTS_L1->>BYP_ALT5 INT_L_X36Y36/INT_L.LOGIC_OUTS_L1->>IMUX_L19 INT_L_X36Y36/INT_L.LOGIC_OUTS_L1->>IMUX_L27 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

Qi[3]_i_2__1_n_0 - 
wires: CLBLM_L_X36Y36/CLBLM_IMUX13 CLBLM_L_X36Y36/CLBLM_LOGIC_OUTS21 CLBLM_L_X36Y36/CLBLM_L_B6 CLBLM_L_X36Y36/CLBLM_M_BMUX INT_L_X36Y36/FAN_ALT3 INT_L_X36Y36/FAN_BOUNCE3 INT_L_X36Y36/IMUX_L13 INT_L_X36Y36/LOGIC_OUTS_L21 
pips: CLBLM_L_X36Y36/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X36Y36/CLBLM_L.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_L_X36Y36/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X36Y36/INT_L.FAN_BOUNCE3->>IMUX_L13 INT_L_X36Y36/INT_L.LOGIC_OUTS_L21->>FAN_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Qi[3]_i_1__2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

T2[3] - 
wires: CLBLL_L_X40Y32/CLBLL_IMUX27 CLBLL_L_X40Y32/CLBLL_LL_B4 CLBLL_L_X42Y32/CLBLL_WW2END0 CLBLM_R_X41Y32/CLBLM_WW2END0 CLBLM_R_X43Y30/CLBLM_LOGIC_OUTS1 CLBLM_R_X43Y30/CLBLM_L_BQ INT_L_X40Y32/IMUX_L27 INT_L_X40Y32/WR1END2 INT_L_X42Y32/WW2A0 INT_R_X41Y32/WR1BEG2 INT_R_X41Y32/WW2END0 INT_R_X43Y30/LOGIC_OUTS1 INT_R_X43Y30/NN2BEG1 INT_R_X43Y31/NN2A1 INT_R_X43Y32/NN2END1 INT_R_X43Y32/WW2BEG0 
pips: CLBLL_L_X40Y32/CLBLL_L.CLBLL_IMUX27->CLBLL_LL_B4 CLBLM_R_X43Y30/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X40Y32/INT_L.WR1END2->>IMUX_L27 INT_R_X41Y32/INT_R.WW2END0->>WR1BEG2 INT_R_X43Y30/INT_R.LOGIC_OUTS1->>NN2BEG1 INT_R_X43Y32/INT_R.NN2END1->>WW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg_n_0_[3] - 
wires: CLBLL_L_X40Y32/CLBLL_EL1BEG1 CLBLL_L_X40Y32/CLBLL_IMUX18 CLBLL_L_X40Y32/CLBLL_IMUX33 CLBLL_L_X40Y32/CLBLL_IMUX41 CLBLL_L_X40Y32/CLBLL_LL_B2 CLBLL_L_X40Y32/CLBLL_LL_BQ CLBLL_L_X40Y32/CLBLL_LOGIC_OUTS5 CLBLL_L_X40Y32/CLBLL_L_C1 CLBLL_L_X40Y32/CLBLL_L_D1 CLBLL_L_X40Y32/CLBLL_WW2A1 CLBLM_R_X39Y32/CLBLM_EL1BEG1 CLBLM_R_X39Y32/CLBLM_WW2A1 INT_L_X38Y32/ER1BEG2 INT_L_X38Y32/WW2END1 INT_L_X40Y32/EL1END1 INT_L_X40Y32/IMUX_L18 INT_L_X40Y32/IMUX_L33 INT_L_X40Y32/IMUX_L41 INT_L_X40Y32/LOGIC_OUTS_L5 INT_L_X40Y32/WW2BEG1 INT_R_X39Y32/EL1BEG1 INT_R_X39Y32/ER1END2 INT_R_X39Y32/WW2A1 VBRK_X99Y34/VBRK_EL1BEG1 VBRK_X99Y34/VBRK_WW2A1 
pips: CLBLL_L_X40Y32/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_L_X40Y32/CLBLL_L.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_L_X40Y32/CLBLL_L.CLBLL_IMUX41->CLBLL_L_D1 CLBLL_L_X40Y32/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 INT_L_X38Y32/INT_L.WW2END1->>ER1BEG2 INT_L_X40Y32/INT_L.EL1END1->>IMUX_L33 INT_L_X40Y32/INT_L.EL1END1->>IMUX_L41 INT_L_X40Y32/INT_L.LOGIC_OUTS_L5->>IMUX_L18 INT_L_X40Y32/INT_L.LOGIC_OUTS_L5->>WW2BEG1 INT_R_X39Y32/INT_R.ER1END2->>EL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

Qi[3]_i_2__0_n_0 - 
wires: CLBLL_L_X40Y32/CLBLL_IMUX17 CLBLL_L_X40Y32/CLBLL_LL_B3 CLBLL_L_X40Y32/CLBLL_LOGIC_OUTS18 CLBLL_L_X40Y32/CLBLL_L_CMUX INT_L_X40Y32/IMUX_L17 INT_L_X40Y32/LOGIC_OUTS_L18 
pips: CLBLL_L_X40Y32/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_L_X40Y32/CLBLL_L.CLBLL_L_CMUX->CLBLL_LOGIC_OUTS18 INT_L_X40Y32/INT_L.LOGIC_OUTS_L18->>IMUX_L17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Qi[3]_i_1__3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Tm[3] - 
wires: CLBLM_R_X39Y37/CLBLM_LOGIC_OUTS16 CLBLM_R_X39Y37/CLBLM_L_AMUX CLBLM_R_X39Y39/CLBLM_IMUX27 CLBLM_R_X39Y39/CLBLM_M_B4 INT_R_X39Y37/LOGIC_OUTS16 INT_R_X39Y37/NN2BEG2 INT_R_X39Y38/NN2A2 INT_R_X39Y39/IMUX27 INT_R_X39Y39/NN2END2 
pips: CLBLM_R_X39Y37/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 CLBLM_R_X39Y39/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 INT_R_X39Y37/INT_R.LOGIC_OUTS16->>NN2BEG2 INT_R_X39Y39/INT_R.NN2END2->>IMUX27 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/cnt/Qi_reg_n_0_[3] - 
wires: CLBLM_R_X39Y39/CLBLM_IMUX18 CLBLM_R_X39Y39/CLBLM_IMUX28 CLBLM_R_X39Y39/CLBLM_LOGIC_OUTS5 CLBLM_R_X39Y39/CLBLM_M_B2 CLBLM_R_X39Y39/CLBLM_M_BQ CLBLM_R_X39Y39/CLBLM_M_C4 CLBLM_R_X39Y40/CLBLM_IMUX43 CLBLM_R_X39Y40/CLBLM_M_D6 INT_R_X39Y39/BYP_ALT4 INT_R_X39Y39/BYP_BOUNCE4 INT_R_X39Y39/IMUX18 INT_R_X39Y39/IMUX28 INT_R_X39Y39/LOGIC_OUTS5 INT_R_X39Y39/NR1BEG1 INT_R_X39Y40/IMUX43 INT_R_X39Y40/NR1END1 
pips: CLBLM_R_X39Y39/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X39Y39/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X39Y39/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 CLBLM_R_X39Y40/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 INT_R_X39Y39/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X39Y39/INT_R.BYP_BOUNCE4->>IMUX28 INT_R_X39Y39/INT_R.LOGIC_OUTS5->>BYP_ALT4 INT_R_X39Y39/INT_R.LOGIC_OUTS5->>IMUX18 INT_R_X39Y39/INT_R.LOGIC_OUTS5->>NR1BEG1 INT_R_X39Y40/INT_R.NR1END1->>IMUX43 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

Qi[3]_i_2__3_n_0 - 
wires: CLBLM_R_X39Y39/CLBLM_IMUX24 CLBLM_R_X39Y39/CLBLM_LOGIC_OUTS22 CLBLM_R_X39Y39/CLBLM_M_B5 CLBLM_R_X39Y39/CLBLM_M_CMUX INT_R_X39Y39/IMUX24 INT_R_X39Y39/LOGIC_OUTS22 
pips: CLBLM_R_X39Y39/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X39Y39/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_R_X39Y39/INT_R.LOGIC_OUTS22->>IMUX24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Qi[3]_i_1__4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Td[3] - 
wires: CLBLL_L_X42Y27/CLBLL_SW2A0 CLBLL_L_X42Y28/CLBLL_LOGIC_OUTS18 CLBLL_L_X42Y28/CLBLL_L_CMUX CLBLM_R_X41Y27/CLBLM_SW2A0 CLBLM_R_X41Y28/CLBLM_IMUX24 CLBLM_R_X41Y28/CLBLM_M_B5 INT_L_X42Y27/SW2A0 INT_L_X42Y28/LOGIC_OUTS_L18 INT_L_X42Y28/SW2BEG0 INT_R_X41Y27/NL1BEG0 INT_R_X41Y27/NL1END_S3_0 INT_R_X41Y27/SW2END0 INT_R_X41Y28/IMUX24 INT_R_X41Y28/NL1END0 
pips: CLBLL_L_X42Y28/CLBLL_L.CLBLL_L_CMUX->CLBLL_LOGIC_OUTS18 CLBLM_R_X41Y28/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 INT_L_X42Y28/INT_L.LOGIC_OUTS_L18->>SW2BEG0 INT_R_X41Y27/INT_R.SW2END0->>NL1BEG0 INT_R_X41Y28/INT_R.NL1END0->>IMUX24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/cnt/Qi_reg_n_0_[3] - 
wires: CLBLL_L_X40Y28/CLBLL_IMUX21 CLBLL_L_X40Y28/CLBLL_IMUX36 CLBLL_L_X40Y28/CLBLL_L_C4 CLBLL_L_X40Y28/CLBLL_L_D2 CLBLM_R_X41Y28/CLBLM_IMUX18 CLBLM_R_X41Y28/CLBLM_LOGIC_OUTS5 CLBLM_R_X41Y28/CLBLM_M_B2 CLBLM_R_X41Y28/CLBLM_M_BQ INT_L_X40Y28/IMUX_L21 INT_L_X40Y28/IMUX_L36 INT_L_X40Y28/WR1END2 INT_R_X41Y28/IMUX18 INT_R_X41Y28/LOGIC_OUTS5 INT_R_X41Y28/WR1BEG2 
pips: CLBLL_L_X40Y28/CLBLL_L.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_L_X40Y28/CLBLL_L.CLBLL_IMUX36->CLBLL_L_D2 CLBLM_R_X41Y28/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y28/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X40Y28/INT_L.WR1END2->>IMUX_L21 INT_L_X40Y28/INT_L.WR1END2->>IMUX_L36 INT_R_X41Y28/INT_R.LOGIC_OUTS5->>IMUX18 INT_R_X41Y28/INT_R.LOGIC_OUTS5->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

Qi[3]_i_2__4_n_0 - 
wires: CLBLL_L_X40Y28/CLBLL_LOGIC_OUTS18 CLBLL_L_X40Y28/CLBLL_L_CMUX CLBLM_R_X41Y28/CLBLM_IMUX27 CLBLM_R_X41Y28/CLBLM_M_B4 INT_L_X40Y28/ER1BEG1 INT_L_X40Y28/LOGIC_OUTS_L18 INT_R_X41Y28/ER1END1 INT_R_X41Y28/IMUX27 
pips: CLBLL_L_X40Y28/CLBLL_L.CLBLL_L_CMUX->CLBLL_LOGIC_OUTS18 CLBLM_R_X41Y28/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 INT_L_X40Y28/INT_L.LOGIC_OUTS_L18->>ER1BEG1 INT_R_X41Y28/INT_R.ER1END1->>IMUX27 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Qi[3]_i_1__5_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/DMA_timing_ctrl.Teoc_reg_n_0_[3] - 
wires: CLBLM_L_X36Y29/CLBLM_IMUX15 CLBLM_L_X36Y29/CLBLM_M_B1 CLBLM_R_X37Y29/CLBLM_LOGIC_OUTS16 CLBLM_R_X37Y29/CLBLM_L_AMUX INT_L_X36Y29/IMUX_L15 INT_L_X36Y29/WR1END3 INT_R_X37Y29/LOGIC_OUTS16 INT_R_X37Y29/WR1BEG3 
pips: CLBLM_L_X36Y29/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X37Y29/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X36Y29/INT_L.WR1END3->>IMUX_L15 INT_R_X37Y29/INT_R.LOGIC_OUTS16->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg_n_0_[3] - 
wires: CLBLM_L_X36Y29/CLBLM_IMUX18 CLBLM_L_X36Y29/CLBLM_IMUX32 CLBLM_L_X36Y29/CLBLM_IMUX39 CLBLM_L_X36Y29/CLBLM_LOGIC_OUTS5 CLBLM_L_X36Y29/CLBLM_L_D3 CLBLM_L_X36Y29/CLBLM_M_B2 CLBLM_L_X36Y29/CLBLM_M_BQ CLBLM_L_X36Y29/CLBLM_M_C1 INT_L_X36Y28/FAN_BOUNCE_S3_2 INT_L_X36Y29/FAN_ALT2 INT_L_X36Y29/FAN_BOUNCE2 INT_L_X36Y29/IMUX_L18 INT_L_X36Y29/IMUX_L32 INT_L_X36Y29/IMUX_L39 INT_L_X36Y29/LOGIC_OUTS_L5 INT_L_X36Y29/NL1BEG0 INT_L_X36Y29/NL1END_S3_0 INT_L_X36Y30/NL1END0 
pips: CLBLM_L_X36Y29/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X36Y29/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X36Y29/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X36Y29/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X36Y29/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X36Y29/INT_L.FAN_BOUNCE2->>IMUX_L32 INT_L_X36Y29/INT_L.LOGIC_OUTS_L5->>FAN_ALT2 INT_L_X36Y29/INT_L.LOGIC_OUTS_L5->>IMUX_L18 INT_L_X36Y29/INT_L.LOGIC_OUTS_L5->>NL1BEG0 INT_L_X36Y29/INT_L.NL1END_S3_0->>IMUX_L39 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

Qi[3]_i_2__5_n_0 - 
wires: CLBLM_L_X36Y29/CLBLM_IMUX24 CLBLM_L_X36Y29/CLBLM_LOGIC_OUTS22 CLBLM_L_X36Y29/CLBLM_M_B5 CLBLM_L_X36Y29/CLBLM_M_CMUX INT_L_X36Y29/IMUX_L24 INT_L_X36Y29/LOGIC_OUTS_L22 
pips: CLBLM_L_X36Y29/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X36Y29/CLBLM_L.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_L_X36Y29/INT_L.LOGIC_OUTS_L22->>IMUX_L24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Qi[4]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

T1[4] - 
wires: BRAM_INT_INTERFACE_L_X38Y35/INT_INTERFACE_WL1END1 BRAM_L_X38Y35/BRAM_WL1END1_0 CLBLL_L_X40Y35/CLBLL_WW4C3 CLBLL_L_X42Y35/CLBLL_WW4A3 CLBLL_L_X42Y37/CLBLL_LL_CQ CLBLL_L_X42Y37/CLBLL_LOGIC_OUTS6 CLBLM_R_X37Y35/CLBLM_IMUX35 CLBLM_R_X37Y35/CLBLM_M_C6 CLBLM_R_X37Y35/CLBLM_WL1END1 CLBLM_R_X39Y35/CLBLM_WW4C3 CLBLM_R_X41Y35/CLBLM_WW4A3 INT_L_X38Y35/WL1BEG1 INT_L_X38Y35/WW4END3 INT_L_X40Y35/WW4B3 INT_L_X42Y35/SS2END2 INT_L_X42Y35/WW4BEG3 INT_L_X42Y36/SS2A2 INT_L_X42Y37/LOGIC_OUTS_L6 INT_L_X42Y37/SS2BEG2 INT_R_X37Y35/IMUX35 INT_R_X37Y35/WL1END1 INT_R_X39Y35/WW4C3 INT_R_X41Y35/WW4A3 VBRK_X99Y37/VBRK_WW4C3 
pips: CLBLL_L_X42Y37/CLBLL_L.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 CLBLM_R_X37Y35/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 INT_L_X38Y35/INT_L.WW4END3->>WL1BEG1 INT_L_X42Y35/INT_L.SS2END2->>WW4BEG3 INT_L_X42Y37/INT_L.LOGIC_OUTS_L6->>SS2BEG2 INT_R_X37Y35/INT_R.WL1END1->>IMUX35 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Qi[4] - 
wires: CLBLM_R_X37Y35/CLBLM_IMUX29 CLBLM_R_X37Y35/CLBLM_IMUX47 CLBLM_R_X37Y35/CLBLM_LOGIC_OUTS6 CLBLM_R_X37Y35/CLBLM_M_C2 CLBLM_R_X37Y35/CLBLM_M_CQ CLBLM_R_X37Y35/CLBLM_M_D5 INT_R_X37Y35/BYP_ALT3 INT_R_X37Y35/BYP_BOUNCE3 INT_R_X37Y35/IMUX29 INT_R_X37Y35/IMUX47 INT_R_X37Y35/LOGIC_OUTS6 INT_R_X37Y36/BYP_BOUNCE_N3_3 
pips: CLBLM_R_X37Y35/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X37Y35/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_R_X37Y35/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_R_X37Y35/INT_R.BYP_ALT3->>BYP_BOUNCE3 INT_R_X37Y35/INT_R.BYP_BOUNCE3->>IMUX47 INT_R_X37Y35/INT_R.LOGIC_OUTS6->>BYP_ALT3 INT_R_X37Y35/INT_R.LOGIC_OUTS6->>IMUX29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

Qi[4]_i_2_n_0 - 
wires: CLBLM_R_X37Y35/CLBLM_IMUX31 CLBLM_R_X37Y35/CLBLM_LOGIC_OUTS21 CLBLM_R_X37Y35/CLBLM_M_BMUX CLBLM_R_X37Y35/CLBLM_M_C5 INT_R_X37Y35/IMUX31 INT_R_X37Y35/LOGIC_OUTS21 
pips: CLBLM_R_X37Y35/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X37Y35/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_R_X37Y35/INT_R.LOGIC_OUTS21->>IMUX31 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Qi[4]_i_1__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Teoc[4] - 
wires: BRAM_INT_INTERFACE_L_X38Y30/INT_INTERFACE_WW4C3 BRAM_L_X38Y30/BRAM_WW4C3_0 CLBLL_L_X40Y30/CLBLL_LOGIC_OUTS3 CLBLL_L_X40Y30/CLBLL_L_DQ CLBLL_L_X40Y30/CLBLL_WW4A3 CLBLM_L_X36Y31/CLBLM_IMUX27 CLBLM_L_X36Y31/CLBLM_M_B4 CLBLM_R_X37Y30/CLBLM_WW4C3 CLBLM_R_X39Y30/CLBLM_WW4A3 INT_L_X36Y30/NL1BEG2 INT_L_X36Y30/WW4END3 INT_L_X36Y31/IMUX_L27 INT_L_X36Y31/NL1END2 INT_L_X38Y30/WW4B3 INT_L_X40Y30/LOGIC_OUTS_L3 INT_L_X40Y30/WW4BEG3 INT_R_X37Y30/WW4C3 INT_R_X39Y30/WW4A3 VBRK_X99Y32/VBRK_WW4A3 
pips: CLBLL_L_X40Y30/CLBLL_L.CLBLL_L_DQ->CLBLL_LOGIC_OUTS3 CLBLM_L_X36Y31/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 INT_L_X36Y30/INT_L.WW4END3->>NL1BEG2 INT_L_X36Y31/INT_L.NL1END2->>IMUX_L27 INT_L_X40Y30/INT_L.LOGIC_OUTS_L3->>WW4BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/cnt/Qi_reg_n_0_[4] - 
wires: CLBLM_L_X36Y31/CLBLM_IMUX18 CLBLM_L_X36Y31/CLBLM_LOGIC_OUTS5 CLBLM_L_X36Y31/CLBLM_M_B2 CLBLM_L_X36Y31/CLBLM_M_BQ CLBLM_L_X36Y32/CLBLM_IMUX35 CLBLM_L_X36Y32/CLBLM_M_C6 INT_L_X36Y31/IMUX_L18 INT_L_X36Y31/LOGIC_OUTS_L5 INT_L_X36Y31/NR1BEG1 INT_L_X36Y32/IMUX_L35 INT_L_X36Y32/NR1END1 
pips: CLBLM_L_X36Y31/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X36Y31/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 CLBLM_L_X36Y32/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 INT_L_X36Y31/INT_L.LOGIC_OUTS_L5->>IMUX_L18 INT_L_X36Y31/INT_L.LOGIC_OUTS_L5->>NR1BEG1 INT_L_X36Y32/INT_L.NR1END1->>IMUX_L35 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

Qi[4]_i_2__2_n_0 - 
wires: CLBLM_L_X36Y31/CLBLM_IMUX15 CLBLM_L_X36Y31/CLBLM_M_B1 CLBLM_L_X36Y32/CLBLM_LOGIC_OUTS13 CLBLM_L_X36Y32/CLBLM_M_B INT_L_X36Y31/BYP_ALT3 INT_L_X36Y31/BYP_BOUNCE3 INT_L_X36Y31/IMUX_L15 INT_L_X36Y31/SR1END2 INT_L_X36Y32/BYP_BOUNCE_N3_3 INT_L_X36Y32/LOGIC_OUTS_L13 INT_L_X36Y32/SR1BEG2 
pips: CLBLM_L_X36Y31/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X36Y32/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X36Y31/INT_L.BYP_ALT3->>BYP_BOUNCE3 INT_L_X36Y31/INT_L.BYP_BOUNCE3->>IMUX_L15 INT_L_X36Y31/INT_L.SR1END2->>BYP_ALT3 INT_L_X36Y32/INT_L.LOGIC_OUTS_L13->>SR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Qi[4]_i_1__1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

T4[4] - 
wires: CLBLM_L_X36Y36/CLBLM_IMUX21 CLBLM_L_X36Y36/CLBLM_L_C4 CLBLM_R_X37Y37/CLBLM_LOGIC_OUTS6 CLBLM_R_X37Y37/CLBLM_M_CQ INT_L_X36Y36/IMUX_L21 INT_L_X36Y36/SW2END2 INT_R_X37Y36/SW2A2 INT_R_X37Y37/LOGIC_OUTS6 INT_R_X37Y37/SW2BEG2 
pips: CLBLM_L_X36Y36/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X37Y37/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_L_X36Y36/INT_L.SW2END2->>IMUX_L21 INT_R_X37Y37/INT_R.LOGIC_OUTS6->>SW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/cnt/Qi_reg_n_0_[4] - 
wires: CLBLM_L_X36Y36/CLBLM_IMUX20 CLBLM_L_X36Y36/CLBLM_IMUX28 CLBLM_L_X36Y36/CLBLM_LOGIC_OUTS2 CLBLM_L_X36Y36/CLBLM_L_C2 CLBLM_L_X36Y36/CLBLM_L_CQ CLBLM_L_X36Y36/CLBLM_M_C4 INT_L_X36Y36/IMUX_L20 INT_L_X36Y36/IMUX_L28 INT_L_X36Y36/LOGIC_OUTS_L2 
pips: CLBLM_L_X36Y36/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X36Y36/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X36Y36/CLBLM_L.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_L_X36Y36/INT_L.LOGIC_OUTS_L2->>IMUX_L20 INT_L_X36Y36/INT_L.LOGIC_OUTS_L2->>IMUX_L28 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

Qi[4]_i_2__1_n_0 - 
wires: CLBLM_L_X36Y36/CLBLM_IMUX33 CLBLM_L_X36Y36/CLBLM_LOGIC_OUTS13 CLBLM_L_X36Y36/CLBLM_L_C1 CLBLM_L_X36Y36/CLBLM_M_B INT_L_X36Y35/FAN_BOUNCE_S3_6 INT_L_X36Y36/FAN_ALT6 INT_L_X36Y36/FAN_BOUNCE6 INT_L_X36Y36/IMUX_L33 INT_L_X36Y36/LOGIC_OUTS_L13 
pips: CLBLM_L_X36Y36/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X36Y36/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X36Y36/INT_L.FAN_ALT6->>FAN_BOUNCE6 INT_L_X36Y36/INT_L.FAN_BOUNCE6->>IMUX_L33 INT_L_X36Y36/INT_L.LOGIC_OUTS_L13->>FAN_ALT6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Qi[4]_i_1__2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

T2[4] - 
wires: CLBLL_L_X40Y32/CLBLL_IMUX32 CLBLL_L_X40Y32/CLBLL_LL_C1 CLBLL_L_X42Y28/CLBLL_LL_DQ CLBLL_L_X42Y28/CLBLL_LOGIC_OUTS7 CLBLL_L_X42Y28/CLBLL_NW4A3 CLBLM_R_X41Y28/CLBLM_NW4A3 INT_L_X40Y31/SR1END3 INT_L_X40Y32/IMUX_L32 INT_L_X40Y32/NW6END3 INT_L_X40Y32/SR1BEG3 INT_L_X40Y32/SR1END_N3_3 INT_L_X42Y28/LOGIC_OUTS_L7 INT_L_X42Y28/NW6BEG3 INT_R_X41Y28/NW6A3 INT_R_X41Y29/NW6B3 INT_R_X41Y30/NW6C3 INT_R_X41Y31/NW6D3 INT_R_X41Y32/NW6E3 
pips: CLBLL_L_X40Y32/CLBLL_L.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_L_X42Y28/CLBLL_L.CLBLL_LL_DQ->CLBLL_LOGIC_OUTS7 INT_L_X40Y32/INT_L.NW6END3->>SR1BEG3 INT_L_X40Y32/INT_L.SR1END_N3_3->>IMUX_L32 INT_L_X42Y28/INT_L.LOGIC_OUTS_L7->>NW6BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg_n_0_[4] - 
wires: CLBLL_L_X40Y32/CLBLL_IMUX29 CLBLL_L_X40Y32/CLBLL_IMUX37 CLBLL_L_X40Y32/CLBLL_LL_C2 CLBLL_L_X40Y32/CLBLL_LL_CQ CLBLL_L_X40Y32/CLBLL_LOGIC_OUTS6 CLBLL_L_X40Y32/CLBLL_L_D4 INT_L_X40Y32/IMUX_L29 INT_L_X40Y32/IMUX_L37 INT_L_X40Y32/LOGIC_OUTS_L6 
pips: CLBLL_L_X40Y32/CLBLL_L.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_L_X40Y32/CLBLL_L.CLBLL_IMUX37->CLBLL_L_D4 CLBLL_L_X40Y32/CLBLL_L.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 INT_L_X40Y32/INT_L.LOGIC_OUTS_L6->>IMUX_L29 INT_L_X40Y32/INT_L.LOGIC_OUTS_L6->>IMUX_L37 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

Qi[4]_i_2__0_n_0 - 
wires: CLBLL_L_X40Y32/CLBLL_IMUX35 CLBLL_L_X40Y32/CLBLL_LL_C6 CLBLL_L_X40Y32/CLBLL_LOGIC_OUTS10 CLBLL_L_X40Y32/CLBLL_L_C INT_L_X40Y32/FAN_ALT5 INT_L_X40Y32/FAN_BOUNCE5 INT_L_X40Y32/IMUX_L35 INT_L_X40Y32/LOGIC_OUTS_L10 
pips: CLBLL_L_X40Y32/CLBLL_L.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_L_X40Y32/CLBLL_L.CLBLL_L_C->CLBLL_LOGIC_OUTS10 INT_L_X40Y32/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X40Y32/INT_L.FAN_BOUNCE5->>IMUX_L35 INT_L_X40Y32/INT_L.LOGIC_OUTS_L10->>FAN_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Qi[4]_i_1__3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Tm[4] - 
wires: CLBLL_L_X40Y40/CLBLL_WL1END2 CLBLL_L_X42Y37/CLBLL_LL_AQ CLBLL_L_X42Y37/CLBLL_LOGIC_OUTS4 CLBLL_L_X42Y37/CLBLL_NW4A0 CLBLM_R_X39Y40/CLBLM_IMUX22 CLBLM_R_X39Y40/CLBLM_M_C3 CLBLM_R_X39Y40/CLBLM_WL1END2 CLBLM_R_X41Y37/CLBLM_NW4A0 INT_L_X40Y40/NW6END_S0_0 INT_L_X40Y40/WL1BEG2 INT_L_X40Y41/NW6END0 INT_L_X42Y37/LOGIC_OUTS_L4 INT_L_X42Y37/NW6BEG0 INT_R_X39Y40/IMUX22 INT_R_X39Y40/WL1END2 INT_R_X41Y37/NW6A0 INT_R_X41Y38/NW6B0 INT_R_X41Y39/NW6C0 INT_R_X41Y40/NW6D0 INT_R_X41Y41/NW6E0 VBRK_X99Y42/VBRK_WL1END2 
pips: CLBLL_L_X42Y37/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLM_R_X39Y40/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 INT_L_X40Y40/INT_L.NW6END_S0_0->>WL1BEG2 INT_L_X42Y37/INT_L.LOGIC_OUTS_L4->>NW6BEG0 INT_R_X39Y40/INT_R.WL1END2->>IMUX22 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/cnt/Qi_reg_n_0_[4] - 
wires: CLBLM_R_X39Y40/CLBLM_IMUX29 CLBLM_R_X39Y40/CLBLM_IMUX45 CLBLM_R_X39Y40/CLBLM_LOGIC_OUTS6 CLBLM_R_X39Y40/CLBLM_M_C2 CLBLM_R_X39Y40/CLBLM_M_CQ CLBLM_R_X39Y40/CLBLM_M_D2 INT_R_X39Y40/IMUX29 INT_R_X39Y40/IMUX45 INT_R_X39Y40/LOGIC_OUTS6 
pips: CLBLM_R_X39Y40/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X39Y40/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X39Y40/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_R_X39Y40/INT_R.LOGIC_OUTS6->>IMUX29 INT_R_X39Y40/INT_R.LOGIC_OUTS6->>IMUX45 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

Qi[4]_i_2__3_n_0 - 
wires: CLBLM_R_X39Y39/CLBLM_LOGIC_OUTS14 CLBLM_R_X39Y39/CLBLM_M_C CLBLM_R_X39Y40/CLBLM_IMUX28 CLBLM_R_X39Y40/CLBLM_M_C4 INT_R_X39Y39/LOGIC_OUTS14 INT_R_X39Y39/NR1BEG2 INT_R_X39Y40/IMUX28 INT_R_X39Y40/NR1END2 
pips: CLBLM_R_X39Y39/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 CLBLM_R_X39Y40/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 INT_R_X39Y39/INT_R.LOGIC_OUTS14->>NR1BEG2 INT_R_X39Y40/INT_R.NR1END2->>IMUX28 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Qi[4]_i_1__4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Td[4] - 
wires: CLBLL_L_X40Y29/CLBLL_LOGIC_OUTS0 CLBLL_L_X40Y29/CLBLL_L_AQ CLBLM_R_X41Y28/CLBLM_IMUX22 CLBLM_R_X41Y28/CLBLM_M_C3 INT_L_X40Y28/EL1BEG3 INT_L_X40Y29/EL1BEG_N3 INT_L_X40Y29/LOGIC_OUTS_L0 INT_R_X41Y28/EL1END3 INT_R_X41Y28/IMUX22 
pips: CLBLL_L_X40Y29/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLM_R_X41Y28/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 INT_L_X40Y29/INT_L.LOGIC_OUTS_L0->>EL1BEG_N3 INT_R_X41Y28/INT_R.EL1END3->>IMUX22 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/cnt/Qi_reg_n_0_[4] - 
wires: CLBLL_L_X40Y28/CLBLL_IMUX42 CLBLL_L_X40Y28/CLBLL_L_D6 CLBLM_R_X41Y28/CLBLM_IMUX29 CLBLM_R_X41Y28/CLBLM_LOGIC_OUTS6 CLBLM_R_X41Y28/CLBLM_M_C2 CLBLM_R_X41Y28/CLBLM_M_CQ INT_L_X40Y28/IMUX_L42 INT_L_X40Y28/WL1END1 INT_R_X41Y28/IMUX29 INT_R_X41Y28/LOGIC_OUTS6 INT_R_X41Y28/WL1BEG1 
pips: CLBLL_L_X40Y28/CLBLL_L.CLBLL_IMUX42->CLBLL_L_D6 CLBLM_R_X41Y28/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y28/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_L_X40Y28/INT_L.WL1END1->>IMUX_L42 INT_R_X41Y28/INT_R.LOGIC_OUTS6->>IMUX29 INT_R_X41Y28/INT_R.LOGIC_OUTS6->>WL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

Qi[4]_i_2__4_n_0 - 
wires: CLBLL_L_X40Y28/CLBLL_LOGIC_OUTS10 CLBLL_L_X40Y28/CLBLL_L_C CLBLM_R_X41Y28/CLBLM_IMUX31 CLBLM_R_X41Y28/CLBLM_M_C5 INT_L_X40Y28/ER1BEG3 INT_L_X40Y28/LOGIC_OUTS_L10 INT_R_X41Y28/ER1END3 INT_R_X41Y28/IMUX31 INT_R_X41Y29/ER1END_N3_3 
pips: CLBLL_L_X40Y28/CLBLL_L.CLBLL_L_C->CLBLL_LOGIC_OUTS10 CLBLM_R_X41Y28/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 INT_L_X40Y28/INT_L.LOGIC_OUTS_L10->>ER1BEG3 INT_R_X41Y28/INT_R.ER1END3->>IMUX31 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Qi[4]_i_1__5_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/DMA_timing_ctrl.Teoc_reg_n_0_[4] - 
wires: BRAM_INT_INTERFACE_L_X38Y29/INT_INTERFACE_WW2A1 BRAM_L_X38Y25/BRAM_WW2A1_4 CLBLM_L_X36Y29/CLBLM_IMUX3 CLBLM_L_X36Y29/CLBLM_L_A2 CLBLM_R_X37Y29/CLBLM_WW2A1 CLBLM_R_X39Y29/CLBLM_LOGIC_OUTS2 CLBLM_R_X39Y29/CLBLM_L_CQ INT_L_X36Y29/IMUX_L3 INT_L_X36Y29/WW2END1 INT_L_X38Y29/WL1END1 INT_L_X38Y29/WW2BEG1 INT_R_X37Y29/WW2A1 INT_R_X39Y29/LOGIC_OUTS2 INT_R_X39Y29/WL1BEG1 
pips: CLBLM_L_X36Y29/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X39Y29/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_L_X36Y29/INT_L.WW2END1->>IMUX_L3 INT_L_X38Y29/INT_L.WL1END1->>WW2BEG1 INT_R_X39Y29/INT_R.LOGIC_OUTS2->>WL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg_n_0_[4] - 
wires: CLBLM_L_X36Y29/CLBLM_IMUX0 CLBLM_L_X36Y29/CLBLM_IMUX42 CLBLM_L_X36Y29/CLBLM_LOGIC_OUTS0 CLBLM_L_X36Y29/CLBLM_L_A3 CLBLM_L_X36Y29/CLBLM_L_AQ CLBLM_L_X36Y29/CLBLM_L_D6 INT_L_X36Y29/BYP_ALT0 INT_L_X36Y29/BYP_BOUNCE0 INT_L_X36Y29/IMUX_L0 INT_L_X36Y29/IMUX_L42 INT_L_X36Y29/LOGIC_OUTS_L0 
pips: CLBLM_L_X36Y29/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X36Y29/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_L_X36Y29/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X36Y29/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X36Y29/INT_L.BYP_BOUNCE0->>IMUX_L42 INT_L_X36Y29/INT_L.LOGIC_OUTS_L0->>BYP_ALT0 INT_L_X36Y29/INT_L.LOGIC_OUTS_L0->>IMUX_L0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

Qi[4]_i_2__5_n_0 - 
wires: CLBLM_L_X36Y29/CLBLM_IMUX6 CLBLM_L_X36Y29/CLBLM_LOGIC_OUTS14 CLBLM_L_X36Y29/CLBLM_L_A1 CLBLM_L_X36Y29/CLBLM_M_C INT_L_X36Y29/BYP_ALT2 INT_L_X36Y29/BYP_BOUNCE2 INT_L_X36Y29/IMUX_L6 INT_L_X36Y29/LOGIC_OUTS_L14 INT_L_X36Y30/BYP_BOUNCE_N3_2 
pips: CLBLM_L_X36Y29/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X36Y29/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X36Y29/INT_L.BYP_ALT2->>BYP_BOUNCE2 INT_L_X36Y29/INT_L.BYP_BOUNCE2->>IMUX_L6 INT_L_X36Y29/INT_L.LOGIC_OUTS_L14->>BYP_ALT2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Qi[5]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

T1[5] - 
wires: CLBLL_L_X40Y39/CLBLL_IMUX2 CLBLL_L_X40Y39/CLBLL_LL_A2 CLBLL_L_X42Y37/CLBLL_LL_DQ CLBLL_L_X42Y37/CLBLL_LOGIC_OUTS7 CLBLL_L_X42Y37/CLBLL_WW2A3 CLBLM_R_X41Y37/CLBLM_WW2A3 INT_L_X40Y37/WW2END3 INT_L_X40Y38/NN2BEG0 INT_L_X40Y38/WW2END_N0_3 INT_L_X40Y39/IMUX_L2 INT_L_X40Y39/NN2A0 INT_L_X40Y39/NN2END_S2_0 INT_L_X40Y39/SR1BEG_S0 INT_L_X40Y40/NN2END0 INT_L_X42Y37/LOGIC_OUTS_L7 INT_L_X42Y37/WW2BEG3 INT_R_X41Y37/WW2A3 
pips: CLBLL_L_X40Y39/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_L_X42Y37/CLBLL_L.CLBLL_LL_DQ->CLBLL_LOGIC_OUTS7 INT_L_X40Y38/INT_L.WW2END_N0_3->>NN2BEG0 INT_L_X40Y39/INT_L.NN2END_S2_0->>SR1BEG_S0 INT_L_X40Y39/INT_L.SR1BEG_S0->>IMUX_L2 INT_L_X42Y37/INT_L.LOGIC_OUTS_L7->>WW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Qi[5] - 
wires: CLBLL_L_X40Y38/CLBLL_WL1END3 CLBLL_L_X40Y39/CLBLL_IMUX1 CLBLL_L_X40Y39/CLBLL_LL_A3 CLBLL_L_X40Y39/CLBLL_LL_AQ CLBLL_L_X40Y39/CLBLL_LOGIC_OUTS4 CLBLM_R_X39Y38/CLBLM_IMUX2 CLBLM_R_X39Y38/CLBLM_IMUX23 CLBLM_R_X39Y38/CLBLM_L_C3 CLBLM_R_X39Y38/CLBLM_M_A2 CLBLM_R_X39Y38/CLBLM_WL1END3 INT_L_X40Y38/WL1BEG3 INT_L_X40Y39/IMUX_L1 INT_L_X40Y39/LOGIC_OUTS_L4 INT_L_X40Y39/WL1BEG_N3 INT_R_X39Y38/IMUX2 INT_R_X39Y38/IMUX23 INT_R_X39Y38/SR1BEG_S0 INT_R_X39Y38/WL1END3 INT_R_X39Y39/WL1END_N1_3 VBRK_X99Y40/VBRK_WL1END3 
pips: CLBLL_L_X40Y39/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X40Y39/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLM_R_X39Y38/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X39Y38/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 INT_L_X40Y39/INT_L.LOGIC_OUTS_L4->>IMUX_L1 INT_L_X40Y39/INT_L.LOGIC_OUTS_L4->>WL1BEG_N3 INT_R_X39Y38/INT_R.SR1BEG_S0->>IMUX2 INT_R_X39Y38/INT_R.WL1END3->>IMUX23 INT_R_X39Y38/INT_R.WL1END3->>SR1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

Qi[6]_i_2_n_0 - 
wires: BRAM_INT_INTERFACE_L_X38Y35/INT_INTERFACE_NE4BEG3 BRAM_L_X38Y35/BRAM_NE4BEG3_0 CLBLL_L_X40Y39/CLBLL_EL1BEG2 CLBLL_L_X40Y39/CLBLL_IMUX4 CLBLL_L_X40Y39/CLBLL_LL_A6 CLBLM_R_X37Y35/CLBLM_LOGIC_OUTS15 CLBLM_R_X37Y35/CLBLM_M_D CLBLM_R_X37Y35/CLBLM_NE4BEG3 CLBLM_R_X39Y38/CLBLM_IMUX30 CLBLM_R_X39Y38/CLBLM_IMUX7 CLBLM_R_X39Y38/CLBLM_L_C5 CLBLM_R_X39Y38/CLBLM_M_A1 CLBLM_R_X39Y39/CLBLM_EL1BEG2 INT_L_X38Y35/NE6A3 INT_L_X38Y36/NE6B3 INT_L_X38Y37/NE6C3 INT_L_X38Y38/NE6D3 INT_L_X38Y39/NE6E3 INT_L_X40Y39/EL1END2 INT_L_X40Y39/IMUX_L4 INT_R_X37Y35/LOGIC_OUTS15 INT_R_X37Y35/NE6BEG3 INT_R_X39Y38/IMUX30 INT_R_X39Y38/IMUX7 INT_R_X39Y38/SL1END3 INT_R_X39Y39/EL1BEG2 INT_R_X39Y39/NE6END3 INT_R_X39Y39/SL1BEG3 VBRK_X99Y41/VBRK_EL1BEG2 
pips: CLBLL_L_X40Y39/CLBLL_L.CLBLL_IMUX4->CLBLL_LL_A6 CLBLM_R_X37Y35/CLBLM_R.CLBLM_M_D->CLBLM_LOGIC_OUTS15 CLBLM_R_X39Y38/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X39Y38/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X40Y39/INT_L.EL1END2->>IMUX_L4 INT_R_X37Y35/INT_R.LOGIC_OUTS15->>NE6BEG3 INT_R_X39Y38/INT_R.SL1END3->>IMUX30 INT_R_X39Y38/INT_R.SL1END3->>IMUX7 INT_R_X39Y39/INT_R.NE6END3->>EL1BEG2 INT_R_X39Y39/INT_R.NE6END3->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

Qi[5]_i_1__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Teoc[5] - 
wires: BRAM_INT_INTERFACE_L_X38Y33/INT_INTERFACE_NW4END3 BRAM_L_X38Y30/BRAM_NW4END3_3 CLBLM_L_X36Y32/CLBLM_IMUX5 CLBLM_L_X36Y32/CLBLM_L_A6 CLBLM_R_X37Y33/CLBLM_NW4END3 CLBLM_R_X39Y29/CLBLM_LOGIC_OUTS3 CLBLM_R_X39Y29/CLBLM_L_DQ INT_L_X36Y32/IMUX_L5 INT_L_X36Y32/SW2END2 INT_L_X38Y29/NW6A3 INT_L_X38Y30/NW6B3 INT_L_X38Y31/NW6C3 INT_L_X38Y32/NW6D3 INT_L_X38Y33/NW6E3 INT_R_X37Y32/SW2A2 INT_R_X37Y33/NW6END3 INT_R_X37Y33/SW2BEG2 INT_R_X39Y29/LOGIC_OUTS3 INT_R_X39Y29/NW6BEG3 
pips: CLBLM_L_X36Y32/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X39Y29/CLBLM_R.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 INT_L_X36Y32/INT_L.SW2END2->>IMUX_L5 INT_R_X37Y33/INT_R.NW6END3->>SW2BEG2 INT_R_X39Y29/INT_R.LOGIC_OUTS3->>NW6BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/cnt/Qi_reg_n_0_[5] - 
wires: CLBLM_L_X36Y32/CLBLM_EL1BEG3 CLBLM_L_X36Y32/CLBLM_IMUX0 CLBLM_L_X36Y32/CLBLM_IMUX16 CLBLM_L_X36Y32/CLBLM_IMUX37 CLBLM_L_X36Y32/CLBLM_LOGIC_OUTS0 CLBLM_L_X36Y32/CLBLM_L_A3 CLBLM_L_X36Y32/CLBLM_L_AQ CLBLM_L_X36Y32/CLBLM_L_B3 CLBLM_L_X36Y32/CLBLM_L_D4 CLBLM_L_X36Y33/CLBLM_NW2A0 DSP_R_X35Y30/DSP_EL1BEG3_2 DSP_R_X35Y30/DSP_NW2A0_3 INT_INTERFACE_R_X35Y32/INT_INTERFACE_EL1BEG3 INT_INTERFACE_R_X35Y33/INT_INTERFACE_NW2A0 INT_L_X36Y32/EL1END3 INT_L_X36Y32/IMUX_L0 INT_L_X36Y32/IMUX_L16 INT_L_X36Y32/IMUX_L37 INT_L_X36Y32/LOGIC_OUTS_L0 INT_L_X36Y32/NW2BEG0 INT_L_X36Y33/NW2A0 INT_R_X35Y32/EL1BEG3 INT_R_X35Y32/NW2END_S0_0 INT_R_X35Y33/EL1BEG_N3 INT_R_X35Y33/NW2END0 VBRK_X89Y34/VBRK_EL1BEG3 VBRK_X89Y35/VBRK_NW2A0 
pips: CLBLM_L_X36Y32/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X36Y32/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X36Y32/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_L_X36Y32/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X36Y32/INT_L.EL1END3->>IMUX_L37 INT_L_X36Y32/INT_L.LOGIC_OUTS_L0->>IMUX_L0 INT_L_X36Y32/INT_L.LOGIC_OUTS_L0->>IMUX_L16 INT_L_X36Y32/INT_L.LOGIC_OUTS_L0->>NW2BEG0 INT_R_X35Y33/INT_R.NW2END0->>EL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

Qi[6]_i_2__2_n_0 - 
wires: CLBLM_L_X36Y32/CLBLM_IMUX14 CLBLM_L_X36Y32/CLBLM_IMUX46 CLBLM_L_X36Y32/CLBLM_IMUX6 CLBLM_L_X36Y32/CLBLM_LOGIC_OUTS14 CLBLM_L_X36Y32/CLBLM_L_A1 CLBLM_L_X36Y32/CLBLM_L_B1 CLBLM_L_X36Y32/CLBLM_L_D5 CLBLM_L_X36Y32/CLBLM_M_C INT_L_X36Y32/BYP_ALT2 INT_L_X36Y32/BYP_BOUNCE2 INT_L_X36Y32/IMUX_L14 INT_L_X36Y32/IMUX_L46 INT_L_X36Y32/IMUX_L6 INT_L_X36Y32/LOGIC_OUTS_L14 INT_L_X36Y33/BYP_BOUNCE_N3_2 
pips: CLBLM_L_X36Y32/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X36Y32/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_L_X36Y32/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X36Y32/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X36Y32/INT_L.BYP_ALT2->>BYP_BOUNCE2 INT_L_X36Y32/INT_L.BYP_BOUNCE2->>IMUX_L14 INT_L_X36Y32/INT_L.BYP_BOUNCE2->>IMUX_L46 INT_L_X36Y32/INT_L.BYP_BOUNCE2->>IMUX_L6 INT_L_X36Y32/INT_L.LOGIC_OUTS_L14->>BYP_ALT2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

Qi[5]_i_1__1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

T4[5] - 
wires: CLBLM_L_X36Y35/CLBLM_IMUX2 CLBLM_L_X36Y35/CLBLM_M_A2 CLBLM_R_X37Y35/CLBLM_LOGIC_OUTS1 CLBLM_R_X37Y35/CLBLM_L_BQ INT_L_X36Y35/IMUX_L2 INT_L_X36Y35/WL1END0 INT_R_X37Y35/LOGIC_OUTS1 INT_R_X37Y35/WL1BEG0 
pips: CLBLM_L_X36Y35/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X37Y35/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X36Y35/INT_L.WL1END0->>IMUX_L2 INT_R_X37Y35/INT_R.LOGIC_OUTS1->>WL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/cnt/Qi_reg_n_0_[5] - 
wires: CLBLM_L_X36Y35/CLBLM_IMUX1 CLBLM_L_X36Y35/CLBLM_IMUX17 CLBLM_L_X36Y35/CLBLM_IMUX38 CLBLM_L_X36Y35/CLBLM_LOGIC_OUTS4 CLBLM_L_X36Y35/CLBLM_M_A3 CLBLM_L_X36Y35/CLBLM_M_AQ CLBLM_L_X36Y35/CLBLM_M_B3 CLBLM_L_X36Y35/CLBLM_M_D3 INT_L_X36Y35/IMUX_L1 INT_L_X36Y35/IMUX_L17 INT_L_X36Y35/IMUX_L38 INT_L_X36Y35/LOGIC_OUTS_L4 INT_L_X36Y35/NL1BEG_N3 
pips: CLBLM_L_X36Y35/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X36Y35/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X36Y35/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X36Y35/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X36Y35/INT_L.LOGIC_OUTS_L4->>IMUX_L1 INT_L_X36Y35/INT_L.LOGIC_OUTS_L4->>IMUX_L17 INT_L_X36Y35/INT_L.LOGIC_OUTS_L4->>NL1BEG_N3 INT_L_X36Y35/INT_L.NL1BEG_N3->>IMUX_L38 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

Qi[6]_i_2__1_n_0 - 
wires: CLBLM_L_X36Y35/CLBLM_IMUX15 CLBLM_L_X36Y35/CLBLM_IMUX47 CLBLM_L_X36Y35/CLBLM_IMUX7 CLBLM_L_X36Y35/CLBLM_M_A1 CLBLM_L_X36Y35/CLBLM_M_B1 CLBLM_L_X36Y35/CLBLM_M_D5 CLBLM_L_X36Y36/CLBLM_LOGIC_OUTS14 CLBLM_L_X36Y36/CLBLM_M_C INT_L_X36Y35/IMUX_L15 INT_L_X36Y35/IMUX_L47 INT_L_X36Y35/IMUX_L7 INT_L_X36Y35/SR1END3 INT_L_X36Y36/LOGIC_OUTS_L14 INT_L_X36Y36/SR1BEG3 INT_L_X36Y36/SR1END_N3_3 
pips: CLBLM_L_X36Y35/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X36Y35/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_L_X36Y35/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X36Y36/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X36Y35/INT_L.SR1END3->>IMUX_L15 INT_L_X36Y35/INT_L.SR1END3->>IMUX_L47 INT_L_X36Y35/INT_L.SR1END3->>IMUX_L7 INT_L_X36Y36/INT_L.LOGIC_OUTS_L14->>SR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

Qi[5]_i_1__2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

T2[5] - 
wires: CLBLL_L_X40Y29/CLBLL_LOGIC_OUTS2 CLBLL_L_X40Y29/CLBLL_L_CQ CLBLL_L_X40Y32/CLBLL_IMUX45 CLBLL_L_X40Y32/CLBLL_LL_D2 INT_L_X40Y29/LOGIC_OUTS_L2 INT_L_X40Y29/NE2BEG2 INT_L_X40Y30/NE2A2 INT_L_X40Y32/IMUX_L45 INT_L_X40Y32/WR1END3 INT_R_X41Y30/NE2END2 INT_R_X41Y30/NN2BEG2 INT_R_X41Y31/NN2A2 INT_R_X41Y32/NN2END2 INT_R_X41Y32/WR1BEG3 
pips: CLBLL_L_X40Y29/CLBLL_L.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 CLBLL_L_X40Y32/CLBLL_L.CLBLL_IMUX45->CLBLL_LL_D2 INT_L_X40Y29/INT_L.LOGIC_OUTS_L2->>NE2BEG2 INT_L_X40Y32/INT_L.WR1END3->>IMUX_L45 INT_R_X41Y30/INT_R.NE2END2->>NN2BEG2 INT_R_X41Y32/INT_R.NN2END2->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg_n_0_[5] - 
wires: CLBLL_L_X40Y32/CLBLL_IMUX38 CLBLL_L_X40Y32/CLBLL_LL_D3 CLBLL_L_X40Y32/CLBLL_LL_DQ CLBLL_L_X40Y32/CLBLL_LOGIC_OUTS7 CLBLL_L_X40Y32/CLBLL_WL1END2 CLBLM_R_X39Y32/CLBLM_IMUX11 CLBLM_R_X39Y32/CLBLM_IMUX28 CLBLM_R_X39Y32/CLBLM_IMUX44 CLBLM_R_X39Y32/CLBLM_M_A4 CLBLM_R_X39Y32/CLBLM_M_C4 CLBLM_R_X39Y32/CLBLM_M_D4 CLBLM_R_X39Y32/CLBLM_WL1END2 INT_L_X40Y32/IMUX_L38 INT_L_X40Y32/LOGIC_OUTS_L7 INT_L_X40Y32/WL1BEG2 INT_R_X39Y32/FAN_ALT5 INT_R_X39Y32/FAN_BOUNCE5 INT_R_X39Y32/IMUX11 INT_R_X39Y32/IMUX28 INT_R_X39Y32/IMUX44 INT_R_X39Y32/WL1END2 VBRK_X99Y34/VBRK_WL1END2 
pips: CLBLL_L_X40Y32/CLBLL_L.CLBLL_IMUX38->CLBLL_LL_D3 CLBLL_L_X40Y32/CLBLL_L.CLBLL_LL_DQ->CLBLL_LOGIC_OUTS7 CLBLM_R_X39Y32/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X39Y32/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X39Y32/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 INT_L_X40Y32/INT_L.LOGIC_OUTS_L7->>IMUX_L38 INT_L_X40Y32/INT_L.LOGIC_OUTS_L7->>WL1BEG2 INT_R_X39Y32/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X39Y32/INT_R.FAN_BOUNCE5->>IMUX11 INT_R_X39Y32/INT_R.WL1END2->>FAN_ALT5 INT_R_X39Y32/INT_R.WL1END2->>IMUX28 INT_R_X39Y32/INT_R.WL1END2->>IMUX44 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

Qi[6]_i_2__0_n_0 - 
wires: CLBLL_L_X40Y31/CLBLL_SW2A3 CLBLL_L_X40Y32/CLBLL_IMUX44 CLBLL_L_X40Y32/CLBLL_LL_D4 CLBLL_L_X40Y32/CLBLL_LOGIC_OUTS11 CLBLL_L_X40Y32/CLBLL_LOGIC_OUTS19 CLBLL_L_X40Y32/CLBLL_L_D CLBLL_L_X40Y32/CLBLL_L_DMUX CLBLL_L_X40Y33/CLBLL_WR1END0 CLBLM_R_X39Y31/CLBLM_SW2A3 CLBLM_R_X39Y32/CLBLM_IMUX31 CLBLM_R_X39Y32/CLBLM_IMUX47 CLBLM_R_X39Y32/CLBLM_IMUX8 CLBLM_R_X39Y32/CLBLM_M_A5 CLBLM_R_X39Y32/CLBLM_M_C5 CLBLM_R_X39Y32/CLBLM_M_D5 CLBLM_R_X39Y33/CLBLM_WR1END0 INT_L_X40Y31/SW2A3 INT_L_X40Y32/BYP_ALT4 INT_L_X40Y32/BYP_BOUNCE4 INT_L_X40Y32/IMUX_L44 INT_L_X40Y32/LOGIC_OUTS_L11 INT_L_X40Y32/LOGIC_OUTS_L19 INT_L_X40Y32/SW2BEG3 INT_L_X40Y32/WR1BEG_S0 INT_L_X40Y33/WR1BEG0 INT_R_X39Y31/SW2END3 INT_R_X39Y32/IMUX31 INT_R_X39Y32/IMUX47 INT_R_X39Y32/IMUX8 INT_R_X39Y32/SW2END_N0_3 INT_R_X39Y32/WR1END_S1_0 INT_R_X39Y33/WR1END0 VBRK_X99Y33/VBRK_SW2A3 VBRK_X99Y35/VBRK_WR1END0 
pips: CLBLL_L_X40Y32/CLBLL_L.CLBLL_IMUX44->CLBLL_LL_D4 CLBLL_L_X40Y32/CLBLL_L.CLBLL_L_D->>CLBLL_L_DMUX CLBLL_L_X40Y32/CLBLL_L.CLBLL_L_D->CLBLL_LOGIC_OUTS11 CLBLL_L_X40Y32/CLBLL_L.CLBLL_L_DMUX->CLBLL_LOGIC_OUTS19 CLBLM_R_X39Y32/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X39Y32/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_R_X39Y32/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X40Y32/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X40Y32/INT_L.BYP_BOUNCE4->>IMUX_L44 INT_L_X40Y32/INT_L.LOGIC_OUTS_L11->>SW2BEG3 INT_L_X40Y32/INT_L.LOGIC_OUTS_L11->>WR1BEG_S0 INT_L_X40Y32/INT_L.LOGIC_OUTS_L19->>BYP_ALT4 INT_R_X39Y32/INT_R.SW2END_N0_3->>IMUX8 INT_R_X39Y32/INT_R.WR1END_S1_0->>IMUX31 INT_R_X39Y32/INT_R.WR1END_S1_0->>IMUX47 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

Qi[5]_i_1__3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Tm[5] - 
wires: CLBLL_L_X40Y38/CLBLL_IMUX2 CLBLL_L_X40Y38/CLBLL_LL_A2 CLBLL_L_X42Y37/CLBLL_LL_AMUX CLBLL_L_X42Y37/CLBLL_LOGIC_OUTS20 CLBLL_L_X42Y37/CLBLL_WR1END3 CLBLM_R_X41Y37/CLBLM_WR1END3 INT_L_X40Y37/NL1BEG1 INT_L_X40Y37/WL1END1 INT_L_X40Y38/IMUX_L2 INT_L_X40Y38/NL1END1 INT_L_X42Y37/LOGIC_OUTS_L20 INT_L_X42Y37/WR1BEG3 INT_R_X41Y37/WL1BEG1 INT_R_X41Y37/WR1END3 
pips: CLBLL_L_X40Y38/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_L_X42Y37/CLBLL_L.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 INT_L_X40Y37/INT_L.WL1END1->>NL1BEG1 INT_L_X40Y38/INT_L.NL1END1->>IMUX_L2 INT_L_X42Y37/INT_L.LOGIC_OUTS_L20->>WR1BEG3 INT_R_X41Y37/INT_R.WR1END3->>WL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/cnt/Qi_reg_n_0_[5] - 
wires: CLBLL_L_X40Y38/CLBLL_IMUX1 CLBLL_L_X40Y38/CLBLL_IMUX12 CLBLL_L_X40Y38/CLBLL_IMUX38 CLBLL_L_X40Y38/CLBLL_LL_A3 CLBLL_L_X40Y38/CLBLL_LL_AQ CLBLL_L_X40Y38/CLBLL_LL_B6 CLBLL_L_X40Y38/CLBLL_LL_D3 CLBLL_L_X40Y38/CLBLL_LOGIC_OUTS4 INT_L_X40Y38/FAN_ALT1 INT_L_X40Y38/FAN_BOUNCE1 INT_L_X40Y38/IMUX_L1 INT_L_X40Y38/IMUX_L12 INT_L_X40Y38/IMUX_L38 INT_L_X40Y38/LOGIC_OUTS_L4 INT_L_X40Y38/NL1BEG_N3 
pips: CLBLL_L_X40Y38/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X40Y38/CLBLL_L.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_L_X40Y38/CLBLL_L.CLBLL_IMUX38->CLBLL_LL_D3 CLBLL_L_X40Y38/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 INT_L_X40Y38/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X40Y38/INT_L.FAN_BOUNCE1->>IMUX_L12 INT_L_X40Y38/INT_L.LOGIC_OUTS_L4->>IMUX_L1 INT_L_X40Y38/INT_L.LOGIC_OUTS_L4->>NL1BEG_N3 INT_L_X40Y38/INT_L.NL1BEG_N3->>FAN_ALT1 INT_L_X40Y38/INT_L.NL1BEG_N3->>IMUX_L38 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

Qi[6]_i_2__3_n_0 - 
wires: CLBLL_L_X40Y38/CLBLL_IMUX15 CLBLL_L_X40Y38/CLBLL_IMUX47 CLBLL_L_X40Y38/CLBLL_IMUX7 CLBLL_L_X40Y38/CLBLL_LL_A1 CLBLL_L_X40Y38/CLBLL_LL_B1 CLBLL_L_X40Y38/CLBLL_LL_D5 CLBLL_L_X40Y38/CLBLL_SE2A3 CLBLM_R_X39Y38/CLBLM_SE2A3 CLBLM_R_X39Y40/CLBLM_LOGIC_OUTS15 CLBLM_R_X39Y40/CLBLM_M_D INT_L_X40Y38/IMUX_L15 INT_L_X40Y38/IMUX_L47 INT_L_X40Y38/IMUX_L7 INT_L_X40Y38/SE2END3 INT_R_X39Y38/SE2A3 INT_R_X39Y39/SE2BEG3 INT_R_X39Y39/SL1END3 INT_R_X39Y40/LOGIC_OUTS15 INT_R_X39Y40/SL1BEG3 VBRK_X99Y40/VBRK_SE2A3 
pips: CLBLL_L_X40Y38/CLBLL_L.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_L_X40Y38/CLBLL_L.CLBLL_IMUX47->CLBLL_LL_D5 CLBLL_L_X40Y38/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLM_R_X39Y40/CLBLM_R.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X40Y38/INT_L.SE2END3->>IMUX_L15 INT_L_X40Y38/INT_L.SE2END3->>IMUX_L47 INT_L_X40Y38/INT_L.SE2END3->>IMUX_L7 INT_R_X39Y39/INT_R.SL1END3->>SE2BEG3 INT_R_X39Y40/INT_R.LOGIC_OUTS15->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

Qi[5]_i_1__4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Td[5] - 
wires: CLBLL_L_X40Y29/CLBLL_IMUX11 CLBLL_L_X40Y29/CLBLL_LL_A4 CLBLL_L_X40Y29/CLBLL_LOGIC_OUTS16 CLBLL_L_X40Y29/CLBLL_L_AMUX INT_L_X40Y29/FAN_ALT5 INT_L_X40Y29/FAN_BOUNCE5 INT_L_X40Y29/IMUX_L11 INT_L_X40Y29/LOGIC_OUTS_L16 
pips: CLBLL_L_X40Y29/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_L_X40Y29/CLBLL_L.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 INT_L_X40Y29/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X40Y29/INT_L.FAN_BOUNCE5->>IMUX_L11 INT_L_X40Y29/INT_L.LOGIC_OUTS_L16->>FAN_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/cnt/Qi_reg_n_0_[5] - 
wires: CLBLL_L_X40Y29/CLBLL_IMUX1 CLBLL_L_X40Y29/CLBLL_IMUX17 CLBLL_L_X40Y29/CLBLL_IMUX38 CLBLL_L_X40Y29/CLBLL_LL_A3 CLBLL_L_X40Y29/CLBLL_LL_AQ CLBLL_L_X40Y29/CLBLL_LL_B3 CLBLL_L_X40Y29/CLBLL_LL_D3 CLBLL_L_X40Y29/CLBLL_LOGIC_OUTS4 INT_L_X40Y29/IMUX_L1 INT_L_X40Y29/IMUX_L17 INT_L_X40Y29/IMUX_L38 INT_L_X40Y29/LOGIC_OUTS_L4 INT_L_X40Y29/NL1BEG_N3 
pips: CLBLL_L_X40Y29/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X40Y29/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_L_X40Y29/CLBLL_L.CLBLL_IMUX38->CLBLL_LL_D3 CLBLL_L_X40Y29/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 INT_L_X40Y29/INT_L.LOGIC_OUTS_L4->>IMUX_L1 INT_L_X40Y29/INT_L.LOGIC_OUTS_L4->>IMUX_L17 INT_L_X40Y29/INT_L.LOGIC_OUTS_L4->>NL1BEG_N3 INT_L_X40Y29/INT_L.NL1BEG_N3->>IMUX_L38 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

Qi[6]_i_2__4_n_0 - 
wires: CLBLL_L_X40Y28/CLBLL_LOGIC_OUTS11 CLBLL_L_X40Y28/CLBLL_L_D CLBLL_L_X40Y29/CLBLL_IMUX15 CLBLL_L_X40Y29/CLBLL_IMUX47 CLBLL_L_X40Y29/CLBLL_IMUX7 CLBLL_L_X40Y29/CLBLL_LL_A1 CLBLL_L_X40Y29/CLBLL_LL_B1 CLBLL_L_X40Y29/CLBLL_LL_D5 INT_L_X40Y28/LOGIC_OUTS_L11 INT_L_X40Y28/NR1BEG3 INT_L_X40Y29/IMUX_L15 INT_L_X40Y29/IMUX_L47 INT_L_X40Y29/IMUX_L7 INT_L_X40Y29/NR1END3 
pips: CLBLL_L_X40Y28/CLBLL_L.CLBLL_L_D->CLBLL_LOGIC_OUTS11 CLBLL_L_X40Y29/CLBLL_L.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_L_X40Y29/CLBLL_L.CLBLL_IMUX47->CLBLL_LL_D5 CLBLL_L_X40Y29/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 INT_L_X40Y28/INT_L.LOGIC_OUTS_L11->>NR1BEG3 INT_L_X40Y29/INT_L.NR1END3->>IMUX_L15 INT_L_X40Y29/INT_L.NR1END3->>IMUX_L47 INT_L_X40Y29/INT_L.NR1END3->>IMUX_L7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

Qi[5]_i_1__5_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/DMA_timing_ctrl.Teoc_reg_n_0_[5] - 
wires: CLBLM_R_X39Y29/CLBLM_IMUX17 CLBLM_R_X39Y29/CLBLM_LOGIC_OUTS18 CLBLM_R_X39Y29/CLBLM_L_CMUX CLBLM_R_X39Y29/CLBLM_M_B3 INT_R_X39Y29/IMUX17 INT_R_X39Y29/LOGIC_OUTS18 
pips: CLBLM_R_X39Y29/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X39Y29/CLBLM_R.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_R_X39Y29/INT_R.LOGIC_OUTS18->>IMUX17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg_n_0_[5] - 
wires: CLBLM_R_X39Y28/CLBLM_IMUX15 CLBLM_R_X39Y28/CLBLM_IMUX35 CLBLM_R_X39Y28/CLBLM_M_B1 CLBLM_R_X39Y28/CLBLM_M_C6 CLBLM_R_X39Y29/CLBLM_IMUX18 CLBLM_R_X39Y29/CLBLM_IMUX2 CLBLM_R_X39Y29/CLBLM_LOGIC_OUTS5 CLBLM_R_X39Y29/CLBLM_M_A2 CLBLM_R_X39Y29/CLBLM_M_B2 CLBLM_R_X39Y29/CLBLM_M_BQ INT_R_X39Y28/BYP_ALT5 INT_R_X39Y28/BYP_BOUNCE5 INT_R_X39Y28/IMUX15 INT_R_X39Y28/IMUX35 INT_R_X39Y28/SL1END1 INT_R_X39Y29/IMUX18 INT_R_X39Y29/IMUX2 INT_R_X39Y29/LOGIC_OUTS5 INT_R_X39Y29/SL1BEG1 
pips: CLBLM_R_X39Y28/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X39Y28/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X39Y29/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X39Y29/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X39Y29/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_R_X39Y28/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X39Y28/INT_R.BYP_BOUNCE5->>IMUX15 INT_R_X39Y28/INT_R.SL1END1->>BYP_ALT5 INT_R_X39Y28/INT_R.SL1END1->>IMUX35 INT_R_X39Y29/INT_R.LOGIC_OUTS5->>IMUX18 INT_R_X39Y29/INT_R.LOGIC_OUTS5->>IMUX2 INT_R_X39Y29/INT_R.LOGIC_OUTS5->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

Qi[6]_i_2__5_n_0 - 
wires: BRAM_INT_INTERFACE_L_X38Y29/INT_INTERFACE_EE2BEG2 BRAM_L_X38Y25/BRAM_EE2BEG2_4 CLBLM_L_X36Y29/CLBLM_LOGIC_OUTS11 CLBLM_L_X36Y29/CLBLM_L_D CLBLM_R_X37Y29/CLBLM_EE2BEG2 CLBLM_R_X39Y28/CLBLM_IMUX12 CLBLM_R_X39Y28/CLBLM_IMUX29 CLBLM_R_X39Y28/CLBLM_M_B6 CLBLM_R_X39Y28/CLBLM_M_C2 CLBLM_R_X39Y29/CLBLM_IMUX24 CLBLM_R_X39Y29/CLBLM_IMUX8 CLBLM_R_X39Y29/CLBLM_M_A5 CLBLM_R_X39Y29/CLBLM_M_B5 INT_L_X36Y29/EL1BEG2 INT_L_X36Y29/LOGIC_OUTS_L11 INT_L_X38Y29/EE2A2 INT_R_X37Y29/EE2BEG2 INT_R_X37Y29/EL1END2 INT_R_X39Y28/IMUX12 INT_R_X39Y28/IMUX29 INT_R_X39Y28/SL1END2 INT_R_X39Y29/EE2END2 INT_R_X39Y29/FAN_ALT7 INT_R_X39Y29/FAN_BOUNCE7 INT_R_X39Y29/IMUX24 INT_R_X39Y29/IMUX8 INT_R_X39Y29/SL1BEG2 
pips: CLBLM_L_X36Y29/CLBLM_L.CLBLM_L_D->CLBLM_LOGIC_OUTS11 CLBLM_R_X39Y28/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X39Y28/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X39Y29/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X39Y29/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X36Y29/INT_L.LOGIC_OUTS_L11->>EL1BEG2 INT_R_X37Y29/INT_R.EL1END2->>EE2BEG2 INT_R_X39Y28/INT_R.SL1END2->>IMUX12 INT_R_X39Y28/INT_R.SL1END2->>IMUX29 INT_R_X39Y29/INT_R.EE2END2->>FAN_ALT7 INT_R_X39Y29/INT_R.EE2END2->>SL1BEG2 INT_R_X39Y29/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X39Y29/INT_R.FAN_BOUNCE7->>IMUX24 INT_R_X39Y29/INT_R.FAN_BOUNCE7->>IMUX8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

Qi[6]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

T1[6] - 
wires: CLBLL_L_X40Y38/CLBLL_WW4END1 CLBLL_L_X42Y38/CLBLL_WW4B1 CLBLM_R_X39Y38/CLBLM_IMUX8 CLBLM_R_X39Y38/CLBLM_M_A5 CLBLM_R_X39Y38/CLBLM_WW4END1 CLBLM_R_X41Y38/CLBLM_WW4B1 CLBLM_R_X43Y38/CLBLM_LOGIC_OUTS5 CLBLM_R_X43Y38/CLBLM_M_BQ INT_L_X40Y38/WW4C1 INT_L_X42Y38/WW4A1 INT_R_X39Y38/GFAN0 INT_R_X39Y38/IMUX8 INT_R_X39Y38/WW4END1 INT_R_X41Y38/WW4B1 INT_R_X43Y38/LOGIC_OUTS5 INT_R_X43Y38/WW4BEG1 VBRK_X99Y40/VBRK_WW4END1 
pips: CLBLM_R_X39Y38/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X43Y38/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_R_X39Y38/INT_R.GFAN0->>IMUX8 INT_R_X39Y38/INT_R.WW4END1->>GFAN0 INT_R_X43Y38/INT_R.LOGIC_OUTS5->>WW4BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Qi[6] - 
wires: CLBLM_R_X39Y38/CLBLM_IMUX1 CLBLM_R_X39Y38/CLBLM_IMUX33 CLBLM_R_X39Y38/CLBLM_LOGIC_OUTS4 CLBLM_R_X39Y38/CLBLM_L_C1 CLBLM_R_X39Y38/CLBLM_M_A3 CLBLM_R_X39Y38/CLBLM_M_AQ INT_R_X39Y38/IMUX1 INT_R_X39Y38/IMUX33 INT_R_X39Y38/LOGIC_OUTS4 
pips: CLBLM_R_X39Y38/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X39Y38/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X39Y38/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_R_X39Y38/INT_R.LOGIC_OUTS4->>IMUX1 INT_R_X39Y38/INT_R.LOGIC_OUTS4->>IMUX33 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

Qi[6]_i_1__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Teoc[6] - 
wires: CLBLM_L_X36Y32/CLBLM_IMUX13 CLBLM_L_X36Y32/CLBLM_L_B6 CLBLM_R_X37Y33/CLBLM_LOGIC_OUTS5 CLBLM_R_X37Y33/CLBLM_M_BQ INT_L_X36Y32/BYP_ALT5 INT_L_X36Y32/BYP_BOUNCE5 INT_L_X36Y32/IMUX_L13 INT_L_X36Y32/SW2END1 INT_R_X37Y32/SW2A1 INT_R_X37Y33/LOGIC_OUTS5 INT_R_X37Y33/SW2BEG1 
pips: CLBLM_L_X36Y32/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X37Y33/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X36Y32/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X36Y32/INT_L.BYP_BOUNCE5->>IMUX_L13 INT_L_X36Y32/INT_L.SW2END1->>BYP_ALT5 INT_R_X37Y33/INT_R.LOGIC_OUTS5->>SW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/cnt/Qi_reg_n_0_[6] - 
wires: CLBLM_L_X36Y32/CLBLM_IMUX19 CLBLM_L_X36Y32/CLBLM_IMUX41 CLBLM_L_X36Y32/CLBLM_LOGIC_OUTS1 CLBLM_L_X36Y32/CLBLM_L_B2 CLBLM_L_X36Y32/CLBLM_L_BQ CLBLM_L_X36Y32/CLBLM_L_D1 INT_L_X36Y31/FAN_BOUNCE_S3_6 INT_L_X36Y32/FAN_ALT6 INT_L_X36Y32/FAN_BOUNCE6 INT_L_X36Y32/IMUX_L19 INT_L_X36Y32/IMUX_L41 INT_L_X36Y32/LOGIC_OUTS_L1 
pips: CLBLM_L_X36Y32/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X36Y32/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_L_X36Y32/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X36Y32/INT_L.FAN_ALT6->>FAN_BOUNCE6 INT_L_X36Y32/INT_L.FAN_BOUNCE6->>IMUX_L41 INT_L_X36Y32/INT_L.LOGIC_OUTS_L1->>FAN_ALT6 INT_L_X36Y32/INT_L.LOGIC_OUTS_L1->>IMUX_L19 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

Qi[6]_i_1__1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

T4[6] - 
wires: CLBLM_L_X36Y35/CLBLM_IMUX24 CLBLM_L_X36Y35/CLBLM_M_B5 CLBLM_R_X37Y34/CLBLM_LOGIC_OUTS4 CLBLM_R_X37Y34/CLBLM_M_AQ INT_L_X36Y34/NW2END_S0_0 INT_L_X36Y35/IMUX_L24 INT_L_X36Y35/NW2END0 INT_R_X37Y34/LOGIC_OUTS4 INT_R_X37Y34/NW2BEG0 INT_R_X37Y35/NW2A0 
pips: CLBLM_L_X36Y35/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X37Y34/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X36Y35/INT_L.NW2END0->>IMUX_L24 INT_R_X37Y34/INT_R.LOGIC_OUTS4->>NW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/cnt/Qi_reg_n_0_[6] - 
wires: CLBLM_L_X36Y35/CLBLM_IMUX18 CLBLM_L_X36Y35/CLBLM_IMUX44 CLBLM_L_X36Y35/CLBLM_LOGIC_OUTS5 CLBLM_L_X36Y35/CLBLM_M_B2 CLBLM_L_X36Y35/CLBLM_M_BQ CLBLM_L_X36Y35/CLBLM_M_D4 INT_L_X36Y35/BYP_ALT4 INT_L_X36Y35/BYP_BOUNCE4 INT_L_X36Y35/IMUX_L18 INT_L_X36Y35/IMUX_L44 INT_L_X36Y35/LOGIC_OUTS_L5 
pips: CLBLM_L_X36Y35/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X36Y35/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_L_X36Y35/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X36Y35/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X36Y35/INT_L.BYP_BOUNCE4->>IMUX_L44 INT_L_X36Y35/INT_L.LOGIC_OUTS_L5->>BYP_ALT4 INT_L_X36Y35/INT_L.LOGIC_OUTS_L5->>IMUX_L18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

Qi[6]_i_1__2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

T2[6] - 
wires: CLBLL_L_X40Y29/CLBLL_LOGIC_OUTS3 CLBLL_L_X40Y29/CLBLL_L_DQ CLBLL_L_X40Y32/CLBLL_WR1END0 CLBLM_R_X39Y32/CLBLM_IMUX1 CLBLM_R_X39Y32/CLBLM_M_A3 CLBLM_R_X39Y32/CLBLM_WR1END0 INT_L_X40Y29/LOGIC_OUTS_L3 INT_L_X40Y29/NN2BEG3 INT_L_X40Y30/NN2A3 INT_L_X40Y31/NN2END3 INT_L_X40Y31/WR1BEG_S0 INT_L_X40Y32/WR1BEG0 INT_R_X39Y31/WR1END_S1_0 INT_R_X39Y32/IMUX1 INT_R_X39Y32/WR1END0 VBRK_X99Y34/VBRK_WR1END0 
pips: CLBLL_L_X40Y29/CLBLL_L.CLBLL_L_DQ->CLBLL_LOGIC_OUTS3 CLBLM_R_X39Y32/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 INT_L_X40Y29/INT_L.LOGIC_OUTS_L3->>NN2BEG3 INT_L_X40Y31/INT_L.NN2END3->>WR1BEG_S0 INT_R_X39Y32/INT_R.WR1END0->>IMUX1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg_n_0_[6] - 
wires: CLBLM_R_X39Y32/CLBLM_IMUX22 CLBLM_R_X39Y32/CLBLM_IMUX38 CLBLM_R_X39Y32/CLBLM_IMUX7 CLBLM_R_X39Y32/CLBLM_LOGIC_OUTS4 CLBLM_R_X39Y32/CLBLM_M_A1 CLBLM_R_X39Y32/CLBLM_M_AQ CLBLM_R_X39Y32/CLBLM_M_C3 CLBLM_R_X39Y32/CLBLM_M_D3 INT_R_X39Y32/BYP_ALT3 INT_R_X39Y32/BYP_BOUNCE3 INT_R_X39Y32/IMUX22 INT_R_X39Y32/IMUX38 INT_R_X39Y32/IMUX7 INT_R_X39Y32/LOGIC_OUTS4 INT_R_X39Y32/NL1BEG_N3 INT_R_X39Y33/BYP_BOUNCE_N3_3 
pips: CLBLM_R_X39Y32/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X39Y32/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X39Y32/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X39Y32/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_R_X39Y32/INT_R.BYP_ALT3->>BYP_BOUNCE3 INT_R_X39Y32/INT_R.BYP_BOUNCE3->>IMUX7 INT_R_X39Y32/INT_R.LOGIC_OUTS4->>NL1BEG_N3 INT_R_X39Y32/INT_R.NL1BEG_N3->>BYP_ALT3 INT_R_X39Y32/INT_R.NL1BEG_N3->>IMUX22 INT_R_X39Y32/INT_R.NL1BEG_N3->>IMUX38 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

Qi[6]_i_1__3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Tm[6] - 
wires: CLBLL_L_X40Y38/CLBLL_ER1BEG0 CLBLL_L_X40Y38/CLBLL_IMUX17 CLBLL_L_X40Y38/CLBLL_LL_B3 CLBLL_L_X40Y38/CLBLL_WW4END0 CLBLL_L_X42Y38/CLBLL_WW4B0 CLBLM_R_X39Y38/CLBLM_ER1BEG0 CLBLM_R_X39Y38/CLBLM_WW4END0 CLBLM_R_X41Y38/CLBLM_WW4B0 CLBLM_R_X43Y38/CLBLM_LOGIC_OUTS4 CLBLM_R_X43Y38/CLBLM_M_AQ INT_L_X40Y38/ER1END0 INT_L_X40Y38/IMUX_L17 INT_L_X40Y38/WW4C0 INT_L_X42Y38/WW4A0 INT_R_X39Y37/ER1BEG_S0 INT_R_X39Y37/WW4END_S0_0 INT_R_X39Y38/ER1BEG0 INT_R_X39Y38/WW4END0 INT_R_X41Y38/WW4B0 INT_R_X43Y38/LOGIC_OUTS4 INT_R_X43Y38/WW4BEG0 VBRK_X99Y40/VBRK_ER1BEG0 VBRK_X99Y40/VBRK_WW4END0 
pips: CLBLL_L_X40Y38/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLM_R_X43Y38/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X40Y38/INT_L.ER1END0->>IMUX_L17 INT_R_X39Y37/INT_R.WW4END_S0_0->>ER1BEG_S0 INT_R_X43Y38/INT_R.LOGIC_OUTS4->>WW4BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/cnt/Qi_reg_n_0_[6] - 
wires: CLBLL_L_X40Y38/CLBLL_IMUX24 CLBLL_L_X40Y38/CLBLL_IMUX40 CLBLL_L_X40Y38/CLBLL_LL_B5 CLBLL_L_X40Y38/CLBLL_LL_BQ CLBLL_L_X40Y38/CLBLL_LL_D1 CLBLL_L_X40Y38/CLBLL_LOGIC_OUTS5 INT_L_X40Y37/FAN_BOUNCE_S3_2 INT_L_X40Y38/FAN_ALT2 INT_L_X40Y38/FAN_BOUNCE2 INT_L_X40Y38/IMUX_L24 INT_L_X40Y38/IMUX_L40 INT_L_X40Y38/LOGIC_OUTS_L5 
pips: CLBLL_L_X40Y38/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_L_X40Y38/CLBLL_L.CLBLL_IMUX40->CLBLL_LL_D1 CLBLL_L_X40Y38/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 INT_L_X40Y38/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X40Y38/INT_L.FAN_BOUNCE2->>IMUX_L24 INT_L_X40Y38/INT_L.FAN_BOUNCE2->>IMUX_L40 INT_L_X40Y38/INT_L.LOGIC_OUTS_L5->>FAN_ALT2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

Qi[6]_i_1__4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Td[6] - 
wires: CLBLL_L_X40Y29/CLBLL_IMUX27 CLBLL_L_X40Y29/CLBLL_LL_B4 CLBLL_L_X40Y29/CLBLL_LOGIC_OUTS1 CLBLL_L_X40Y29/CLBLL_L_BQ INT_L_X40Y29/IMUX_L27 INT_L_X40Y29/LOGIC_OUTS_L1 
pips: CLBLL_L_X40Y29/CLBLL_L.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_L_X40Y29/CLBLL_L.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 INT_L_X40Y29/INT_L.LOGIC_OUTS_L1->>IMUX_L27 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/cnt/Qi_reg_n_0_[6] - 
wires: CLBLL_L_X40Y29/CLBLL_IMUX24 CLBLL_L_X40Y29/CLBLL_IMUX40 CLBLL_L_X40Y29/CLBLL_LL_B5 CLBLL_L_X40Y29/CLBLL_LL_BQ CLBLL_L_X40Y29/CLBLL_LL_D1 CLBLL_L_X40Y29/CLBLL_LOGIC_OUTS5 INT_L_X40Y28/FAN_BOUNCE_S3_2 INT_L_X40Y29/FAN_ALT2 INT_L_X40Y29/FAN_BOUNCE2 INT_L_X40Y29/IMUX_L24 INT_L_X40Y29/IMUX_L40 INT_L_X40Y29/LOGIC_OUTS_L5 
pips: CLBLL_L_X40Y29/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_L_X40Y29/CLBLL_L.CLBLL_IMUX40->CLBLL_LL_D1 CLBLL_L_X40Y29/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 INT_L_X40Y29/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X40Y29/INT_L.FAN_BOUNCE2->>IMUX_L24 INT_L_X40Y29/INT_L.FAN_BOUNCE2->>IMUX_L40 INT_L_X40Y29/INT_L.LOGIC_OUTS_L5->>FAN_ALT2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

Qi[6]_i_1__5_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/DMA_timing_ctrl.Teoc_reg_n_0_[6] - 
wires: BRAM_INT_INTERFACE_L_X38Y31/INT_INTERFACE_SE4BEG1 BRAM_L_X38Y30/BRAM_SE4BEG1_1 CLBLM_R_X37Y31/CLBLM_LOGIC_OUTS5 CLBLM_R_X37Y31/CLBLM_M_BQ CLBLM_R_X37Y31/CLBLM_SE4BEG1 CLBLM_R_X39Y28/CLBLM_IMUX24 CLBLM_R_X39Y28/CLBLM_M_B5 INT_L_X38Y27/SE6E1 INT_L_X38Y28/SE6D1 INT_L_X38Y29/SE6C1 INT_L_X38Y30/SE6B1 INT_L_X38Y31/SE6A1 INT_R_X37Y31/LOGIC_OUTS5 INT_R_X37Y31/SE6BEG1 INT_R_X39Y27/NR1BEG1 INT_R_X39Y27/SE6END1 INT_R_X39Y28/GFAN0 INT_R_X39Y28/IMUX24 INT_R_X39Y28/NR1END1 
pips: CLBLM_R_X37Y31/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 CLBLM_R_X39Y28/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 INT_R_X37Y31/INT_R.LOGIC_OUTS5->>SE6BEG1 INT_R_X39Y27/INT_R.SE6END1->>NR1BEG1 INT_R_X39Y28/INT_R.GFAN0->>IMUX24 INT_R_X39Y28/INT_R.NR1END1->>GFAN0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg_n_0_[6] - 
wires: CLBLM_R_X39Y28/CLBLM_IMUX18 CLBLM_R_X39Y28/CLBLM_IMUX22 CLBLM_R_X39Y28/CLBLM_LOGIC_OUTS5 CLBLM_R_X39Y28/CLBLM_M_B2 CLBLM_R_X39Y28/CLBLM_M_BQ CLBLM_R_X39Y28/CLBLM_M_C3 CLBLM_R_X39Y29/CLBLM_IMUX11 CLBLM_R_X39Y29/CLBLM_M_A4 INT_R_X39Y28/BYP_ALT4 INT_R_X39Y28/BYP_BOUNCE4 INT_R_X39Y28/IMUX18 INT_R_X39Y28/IMUX22 INT_R_X39Y28/LOGIC_OUTS5 INT_R_X39Y28/NR1BEG1 INT_R_X39Y29/IMUX11 INT_R_X39Y29/NR1END1 
pips: CLBLM_R_X39Y28/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X39Y28/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X39Y28/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 CLBLM_R_X39Y29/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 INT_R_X39Y28/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X39Y28/INT_R.BYP_BOUNCE4->>IMUX22 INT_R_X39Y28/INT_R.LOGIC_OUTS5->>BYP_ALT4 INT_R_X39Y28/INT_R.LOGIC_OUTS5->>IMUX18 INT_R_X39Y28/INT_R.LOGIC_OUTS5->>NR1BEG1 INT_R_X39Y29/INT_R.NR1END1->>IMUX11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

Qi[7]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

T1[7] - 
wires: CLBLL_L_X40Y35/CLBLL_LL_BQ CLBLL_L_X40Y35/CLBLL_LOGIC_OUTS5 CLBLL_L_X40Y36/CLBLL_NW2A1 CLBLM_R_X39Y36/CLBLM_NW2A1 CLBLM_R_X39Y38/CLBLM_IMUX24 CLBLM_R_X39Y38/CLBLM_M_B5 INT_L_X40Y35/LOGIC_OUTS_L5 INT_L_X40Y35/NW2BEG1 INT_L_X40Y36/NW2A1 INT_R_X39Y36/NN2BEG1 INT_R_X39Y36/NW2END1 INT_R_X39Y37/FAN_BOUNCE_S3_2 INT_R_X39Y37/NN2A1 INT_R_X39Y38/FAN_ALT2 INT_R_X39Y38/FAN_BOUNCE2 INT_R_X39Y38/IMUX24 INT_R_X39Y38/NN2END1 VBRK_X99Y38/VBRK_NW2A1 
pips: CLBLL_L_X40Y35/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLM_R_X39Y38/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 INT_L_X40Y35/INT_L.LOGIC_OUTS_L5->>NW2BEG1 INT_R_X39Y36/INT_R.NW2END1->>NN2BEG1 INT_R_X39Y38/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X39Y38/INT_R.FAN_BOUNCE2->>IMUX24 INT_R_X39Y38/INT_R.NN2END1->>FAN_ALT2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Qi[7] - 
wires: CLBLM_R_X39Y38/CLBLM_IMUX18 CLBLM_R_X39Y38/CLBLM_IMUX20 CLBLM_R_X39Y38/CLBLM_LOGIC_OUTS5 CLBLM_R_X39Y38/CLBLM_L_C2 CLBLM_R_X39Y38/CLBLM_M_B2 CLBLM_R_X39Y38/CLBLM_M_BQ INT_R_X39Y38/BYP_ALT4 INT_R_X39Y38/BYP_BOUNCE4 INT_R_X39Y38/IMUX18 INT_R_X39Y38/IMUX20 INT_R_X39Y38/LOGIC_OUTS5 
pips: CLBLM_R_X39Y38/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X39Y38/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X39Y38/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_R_X39Y38/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X39Y38/INT_R.BYP_BOUNCE4->>IMUX20 INT_R_X39Y38/INT_R.LOGIC_OUTS5->>BYP_ALT4 INT_R_X39Y38/INT_R.LOGIC_OUTS5->>IMUX18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

Qi[7]_i_3_n_0 - 
wires: CLBLM_R_X39Y38/CLBLM_IMUX17 CLBLM_R_X39Y38/CLBLM_LOGIC_OUTS18 CLBLM_R_X39Y38/CLBLM_L_CMUX CLBLM_R_X39Y38/CLBLM_M_B3 INT_R_X39Y38/IMUX17 INT_R_X39Y38/LOGIC_OUTS18 
pips: CLBLM_R_X39Y38/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X39Y38/CLBLM_R.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_R_X39Y38/INT_R.LOGIC_OUTS18->>IMUX17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Qi[7]_i_1__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Teoc[7] - 
wires: CLBLM_L_X36Y32/CLBLM_IMUX23 CLBLM_L_X36Y32/CLBLM_L_C3 CLBLM_R_X37Y33/CLBLM_LOGIC_OUTS6 CLBLM_R_X37Y33/CLBLM_M_CQ INT_L_X36Y32/IMUX_L23 INT_L_X36Y32/SR1END3 INT_L_X36Y33/SR1BEG3 INT_L_X36Y33/SR1END_N3_3 INT_L_X36Y33/WR1END3 INT_R_X37Y33/LOGIC_OUTS6 INT_R_X37Y33/WR1BEG3 
pips: CLBLM_L_X36Y32/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X37Y33/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_L_X36Y32/INT_L.SR1END3->>IMUX_L23 INT_L_X36Y33/INT_L.WR1END3->>SR1BEG3 INT_R_X37Y33/INT_R.LOGIC_OUTS6->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/cnt/Qi_reg_n_0_[7] - 
wires: CLBLM_L_X36Y32/CLBLM_IMUX20 CLBLM_L_X36Y32/CLBLM_IMUX36 CLBLM_L_X36Y32/CLBLM_LOGIC_OUTS2 CLBLM_L_X36Y32/CLBLM_L_C2 CLBLM_L_X36Y32/CLBLM_L_CQ CLBLM_L_X36Y32/CLBLM_L_D2 INT_L_X36Y32/IMUX_L20 INT_L_X36Y32/IMUX_L36 INT_L_X36Y32/LOGIC_OUTS_L2 
pips: CLBLM_L_X36Y32/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X36Y32/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_L_X36Y32/CLBLM_L.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_L_X36Y32/INT_L.LOGIC_OUTS_L2->>IMUX_L20 INT_L_X36Y32/INT_L.LOGIC_OUTS_L2->>IMUX_L36 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

Qi[7]_i_2__2_n_0 - 
wires: CLBLM_L_X36Y32/CLBLM_IMUX30 CLBLM_L_X36Y32/CLBLM_LOGIC_OUTS19 CLBLM_L_X36Y32/CLBLM_L_C5 CLBLM_L_X36Y32/CLBLM_L_DMUX INT_L_X36Y32/BYP_ALT4 INT_L_X36Y32/BYP_BOUNCE4 INT_L_X36Y32/IMUX_L30 INT_L_X36Y32/LOGIC_OUTS_L19 
pips: CLBLM_L_X36Y32/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X36Y32/CLBLM_L.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_L_X36Y32/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X36Y32/INT_L.BYP_BOUNCE4->>IMUX_L30 INT_L_X36Y32/INT_L.LOGIC_OUTS_L19->>BYP_ALT4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Qi[7]_i_1__1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

T4[7] - 
wires: BRAM_INT_INTERFACE_L_X38Y34/INT_INTERFACE_WL1END2 BRAM_L_X38Y30/BRAM_WL1END2_4 CLBLM_L_X36Y35/CLBLM_IMUX22 CLBLM_L_X36Y35/CLBLM_M_C3 CLBLM_R_X37Y34/CLBLM_WL1END2 CLBLM_R_X39Y34/CLBLM_LOGIC_OUTS4 CLBLM_R_X39Y34/CLBLM_M_AQ INT_L_X36Y35/IMUX_L22 INT_L_X36Y35/NW2END3 INT_L_X38Y34/NW2END_S0_0 INT_L_X38Y34/WL1BEG2 INT_L_X38Y35/NW2END0 INT_R_X37Y34/NW2BEG3 INT_R_X37Y34/WL1END2 INT_R_X37Y35/NW2A3 INT_R_X39Y34/LOGIC_OUTS4 INT_R_X39Y34/NW2BEG0 INT_R_X39Y35/NW2A0 
pips: CLBLM_L_X36Y35/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X39Y34/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X36Y35/INT_L.NW2END3->>IMUX_L22 INT_L_X38Y34/INT_L.NW2END_S0_0->>WL1BEG2 INT_R_X37Y34/INT_R.WL1END2->>NW2BEG3 INT_R_X39Y34/INT_R.LOGIC_OUTS4->>NW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/cnt/Qi_reg_n_0_[7] - 
wires: CLBLM_L_X36Y35/CLBLM_IMUX29 CLBLM_L_X36Y35/CLBLM_IMUX45 CLBLM_L_X36Y35/CLBLM_LOGIC_OUTS6 CLBLM_L_X36Y35/CLBLM_M_C2 CLBLM_L_X36Y35/CLBLM_M_CQ CLBLM_L_X36Y35/CLBLM_M_D2 INT_L_X36Y35/IMUX_L29 INT_L_X36Y35/IMUX_L45 INT_L_X36Y35/LOGIC_OUTS_L6 
pips: CLBLM_L_X36Y35/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X36Y35/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_L_X36Y35/CLBLM_L.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_L_X36Y35/INT_L.LOGIC_OUTS_L6->>IMUX_L29 INT_L_X36Y35/INT_L.LOGIC_OUTS_L6->>IMUX_L45 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

Qi[7]_i_2__1_n_0 - 
wires: CLBLM_L_X36Y35/CLBLM_IMUX35 CLBLM_L_X36Y35/CLBLM_LOGIC_OUTS23 CLBLM_L_X36Y35/CLBLM_M_C6 CLBLM_L_X36Y35/CLBLM_M_DMUX INT_L_X36Y35/IMUX_L35 INT_L_X36Y35/LOGIC_OUTS_L23 
pips: CLBLM_L_X36Y35/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X36Y35/CLBLM_L.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 INT_L_X36Y35/INT_L.LOGIC_OUTS_L23->>IMUX_L35 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Qi[7]_i_1__2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

T2[7] - 
wires: CLBLL_L_X40Y30/CLBLL_LOGIC_OUTS2 CLBLL_L_X40Y30/CLBLL_L_CQ CLBLL_L_X40Y32/CLBLL_NW2A1 CLBLM_R_X39Y32/CLBLM_IMUX17 CLBLM_R_X39Y32/CLBLM_M_B3 CLBLM_R_X39Y32/CLBLM_NW2A1 INT_L_X40Y30/LOGIC_OUTS_L2 INT_L_X40Y30/NL1BEG1 INT_L_X40Y31/NL1END1 INT_L_X40Y31/NW2BEG1 INT_L_X40Y32/NW2A1 INT_R_X39Y32/IMUX17 INT_R_X39Y32/NW2END1 VBRK_X99Y34/VBRK_NW2A1 
pips: CLBLL_L_X40Y30/CLBLL_L.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 CLBLM_R_X39Y32/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 INT_L_X40Y30/INT_L.LOGIC_OUTS_L2->>NL1BEG1 INT_L_X40Y31/INT_L.NL1END1->>NW2BEG1 INT_R_X39Y32/INT_R.NW2END1->>IMUX17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg_n_0_[7] - 
wires: CLBLM_R_X39Y32/CLBLM_IMUX18 CLBLM_R_X39Y32/CLBLM_IMUX29 CLBLM_R_X39Y32/CLBLM_LOGIC_OUTS5 CLBLM_R_X39Y32/CLBLM_M_B2 CLBLM_R_X39Y32/CLBLM_M_BQ CLBLM_R_X39Y32/CLBLM_M_C2 INT_R_X39Y32/FAN_ALT3 INT_R_X39Y32/FAN_BOUNCE3 INT_R_X39Y32/IMUX18 INT_R_X39Y32/IMUX29 INT_R_X39Y32/LOGIC_OUTS5 INT_R_X39Y32/NL1BEG0 INT_R_X39Y32/NL1END_S3_0 INT_R_X39Y33/NL1END0 
pips: CLBLM_R_X39Y32/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X39Y32/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X39Y32/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_R_X39Y32/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X39Y32/INT_R.FAN_BOUNCE3->>IMUX29 INT_R_X39Y32/INT_R.LOGIC_OUTS5->>IMUX18 INT_R_X39Y32/INT_R.LOGIC_OUTS5->>NL1BEG0 INT_R_X39Y32/INT_R.NL1END_S3_0->>FAN_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

Qi[7]_i_2__0_n_0 - 
wires: CLBLM_R_X39Y32/CLBLM_IMUX15 CLBLM_R_X39Y32/CLBLM_LOGIC_OUTS15 CLBLM_R_X39Y32/CLBLM_M_B1 CLBLM_R_X39Y32/CLBLM_M_D INT_R_X39Y32/IMUX15 INT_R_X39Y32/LOGIC_OUTS15 
pips: CLBLM_R_X39Y32/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X39Y32/CLBLM_R.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_R_X39Y32/INT_R.LOGIC_OUTS15->>IMUX15 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Qi[7]_i_1__3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Tm[7] - 
wires: CLBLL_L_X40Y38/CLBLL_IMUX28 CLBLL_L_X40Y38/CLBLL_LL_C4 CLBLL_L_X42Y38/CLBLL_WW2END2 CLBLM_R_X41Y38/CLBLM_WW2END2 CLBLM_R_X43Y38/CLBLM_LOGIC_OUTS20 CLBLM_R_X43Y38/CLBLM_M_AMUX INT_L_X40Y38/BYP_ALT4 INT_L_X40Y38/BYP_BOUNCE4 INT_L_X40Y38/IMUX_L28 INT_L_X40Y38/WL1END1 INT_L_X42Y38/WW2A2 INT_R_X41Y38/WL1BEG1 INT_R_X41Y38/WW2END2 INT_R_X43Y38/LOGIC_OUTS20 INT_R_X43Y38/WW2BEG2 
pips: CLBLL_L_X40Y38/CLBLL_L.CLBLL_IMUX28->CLBLL_LL_C4 CLBLM_R_X43Y38/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X40Y38/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X40Y38/INT_L.BYP_BOUNCE4->>IMUX_L28 INT_L_X40Y38/INT_L.WL1END1->>BYP_ALT4 INT_R_X41Y38/INT_R.WW2END2->>WL1BEG1 INT_R_X43Y38/INT_R.LOGIC_OUTS20->>WW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/cnt/Qi_reg_n_0_[7] - 
wires: CLBLL_L_X40Y38/CLBLL_IMUX29 CLBLL_L_X40Y38/CLBLL_IMUX45 CLBLL_L_X40Y38/CLBLL_LL_C2 CLBLL_L_X40Y38/CLBLL_LL_CQ CLBLL_L_X40Y38/CLBLL_LL_D2 CLBLL_L_X40Y38/CLBLL_LOGIC_OUTS6 INT_L_X40Y38/IMUX_L29 INT_L_X40Y38/IMUX_L45 INT_L_X40Y38/LOGIC_OUTS_L6 
pips: CLBLL_L_X40Y38/CLBLL_L.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_L_X40Y38/CLBLL_L.CLBLL_IMUX45->CLBLL_LL_D2 CLBLL_L_X40Y38/CLBLL_L.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 INT_L_X40Y38/INT_L.LOGIC_OUTS_L6->>IMUX_L29 INT_L_X40Y38/INT_L.LOGIC_OUTS_L6->>IMUX_L45 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

Qi[7]_i_2__3_n_0 - 
wires: CLBLL_L_X40Y38/CLBLL_IMUX35 CLBLL_L_X40Y38/CLBLL_LL_C6 CLBLL_L_X40Y38/CLBLL_LL_DMUX CLBLL_L_X40Y38/CLBLL_LOGIC_OUTS23 INT_L_X40Y38/IMUX_L35 INT_L_X40Y38/LOGIC_OUTS_L23 
pips: CLBLL_L_X40Y38/CLBLL_L.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_L_X40Y38/CLBLL_L.CLBLL_LL_DMUX->CLBLL_LOGIC_OUTS23 INT_L_X40Y38/INT_L.LOGIC_OUTS_L23->>IMUX_L35 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Qi[7]_i_1__4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Td[7] - 
wires: CLBLL_L_X40Y29/CLBLL_IMUX22 CLBLL_L_X40Y29/CLBLL_LL_C3 CLBLL_L_X40Y29/CLBLL_LOGIC_OUTS17 CLBLL_L_X40Y29/CLBLL_L_BMUX INT_L_X40Y29/IMUX_L22 INT_L_X40Y29/LOGIC_OUTS_L17 
pips: CLBLL_L_X40Y29/CLBLL_L.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_L_X40Y29/CLBLL_L.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 INT_L_X40Y29/INT_L.LOGIC_OUTS_L17->>IMUX_L22 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/cnt/Qi_reg_n_0_[7] - 
wires: CLBLL_L_X40Y29/CLBLL_IMUX29 CLBLL_L_X40Y29/CLBLL_IMUX45 CLBLL_L_X40Y29/CLBLL_LL_C2 CLBLL_L_X40Y29/CLBLL_LL_CQ CLBLL_L_X40Y29/CLBLL_LL_D2 CLBLL_L_X40Y29/CLBLL_LOGIC_OUTS6 INT_L_X40Y29/IMUX_L29 INT_L_X40Y29/IMUX_L45 INT_L_X40Y29/LOGIC_OUTS_L6 
pips: CLBLL_L_X40Y29/CLBLL_L.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_L_X40Y29/CLBLL_L.CLBLL_IMUX45->CLBLL_LL_D2 CLBLL_L_X40Y29/CLBLL_L.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 INT_L_X40Y29/INT_L.LOGIC_OUTS_L6->>IMUX_L29 INT_L_X40Y29/INT_L.LOGIC_OUTS_L6->>IMUX_L45 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

Qi[7]_i_2__4_n_0 - 
wires: CLBLL_L_X40Y29/CLBLL_IMUX35 CLBLL_L_X40Y29/CLBLL_LL_C6 CLBLL_L_X40Y29/CLBLL_LL_DMUX CLBLL_L_X40Y29/CLBLL_LOGIC_OUTS23 INT_L_X40Y29/IMUX_L35 INT_L_X40Y29/LOGIC_OUTS_L23 
pips: CLBLL_L_X40Y29/CLBLL_L.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_L_X40Y29/CLBLL_L.CLBLL_LL_DMUX->CLBLL_LOGIC_OUTS23 INT_L_X40Y29/INT_L.LOGIC_OUTS_L23->>IMUX_L35 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

Qi[7]_i_1__5_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/DMA_timing_ctrl.Teoc_reg_n_0_[7] - 
wires: BRAM_INT_INTERFACE_L_X38Y31/INT_INTERFACE_SE4BEG3 BRAM_L_X38Y30/BRAM_SE4BEG3_1 CLBLM_R_X37Y31/CLBLM_LOGIC_OUTS21 CLBLM_R_X37Y31/CLBLM_M_BMUX CLBLM_R_X37Y31/CLBLM_SE4BEG3 CLBLM_R_X39Y28/CLBLM_IMUX7 CLBLM_R_X39Y28/CLBLM_M_A1 INT_L_X38Y27/SE6E3 INT_L_X38Y28/SE6D3 INT_L_X38Y29/SE6C3 INT_L_X38Y30/SE6B3 INT_L_X38Y31/SE6A3 INT_R_X37Y31/LOGIC_OUTS21 INT_R_X37Y31/SE6BEG3 INT_R_X39Y27/NR1BEG3 INT_R_X39Y27/SE6END3 INT_R_X39Y28/IMUX7 INT_R_X39Y28/NR1END3 
pips: CLBLM_R_X37Y31/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 CLBLM_R_X39Y28/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 INT_R_X37Y31/INT_R.LOGIC_OUTS21->>SE6BEG3 INT_R_X39Y27/INT_R.SE6END3->>NR1BEG3 INT_R_X39Y28/INT_R.NR1END3->>IMUX7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg_n_0_[7] - 
wires: CLBLM_R_X39Y28/CLBLM_IMUX1 CLBLM_R_X39Y28/CLBLM_LOGIC_OUTS4 CLBLM_R_X39Y28/CLBLM_M_A3 CLBLM_R_X39Y28/CLBLM_M_AQ CLBLM_R_X39Y29/CLBLM_IMUX1 CLBLM_R_X39Y29/CLBLM_M_A3 INT_R_X39Y28/IMUX1 INT_R_X39Y28/LOGIC_OUTS4 INT_R_X39Y28/NR1BEG0 INT_R_X39Y29/IMUX1 INT_R_X39Y29/NR1END0 
pips: CLBLM_R_X39Y28/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X39Y28/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_R_X39Y29/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 INT_R_X39Y28/INT_R.LOGIC_OUTS4->>IMUX1 INT_R_X39Y28/INT_R.LOGIC_OUTS4->>NR1BEG0 INT_R_X39Y29/INT_R.NR1END0->>IMUX1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

Qi[7]_i_2__5_n_0 - 
wires: CLBLM_R_X39Y28/CLBLM_IMUX4 CLBLM_R_X39Y28/CLBLM_LOGIC_OUTS14 CLBLM_R_X39Y28/CLBLM_M_A6 CLBLM_R_X39Y28/CLBLM_M_C INT_R_X39Y28/IMUX4 INT_R_X39Y28/LOGIC_OUTS14 
pips: CLBLM_R_X39Y28/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X39Y28/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_R_X39Y28/INT_R.LOGIC_OUTS14->>IMUX4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/PIO_control/PIO_access_control/PIO_timing_controller/busy_reg_n_0 - 
wires: CLBLM_R_X37Y34/CLBLM_IMUX0 CLBLM_R_X37Y34/CLBLM_IMUX16 CLBLM_R_X37Y34/CLBLM_IMUX30 CLBLM_R_X37Y34/CLBLM_LOGIC_OUTS0 CLBLM_R_X37Y34/CLBLM_L_A3 CLBLM_R_X37Y34/CLBLM_L_AQ CLBLM_R_X37Y34/CLBLM_L_B3 CLBLM_R_X37Y34/CLBLM_L_C5 INT_R_X37Y34/IMUX0 INT_R_X37Y34/IMUX16 INT_R_X37Y34/IMUX30 INT_R_X37Y34/LOGIC_OUTS0 INT_R_X37Y34/NL1BEG_N3 
pips: CLBLM_R_X37Y34/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X37Y34/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X37Y34/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X37Y34/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_R_X37Y34/INT_R.LOGIC_OUTS0->>IMUX0 INT_R_X37Y34/INT_R.LOGIC_OUTS0->>IMUX16 INT_R_X37Y34/INT_R.LOGIC_OUTS0->>NL1BEG_N3 INT_R_X37Y34/INT_R.NL1BEG_N3->>IMUX30 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

u1/PIO_control/PIO_access_control/PIO_timing_controller/hold_go_reg_n_0 - 
wires: CLBLM_R_X37Y34/CLBLM_IMUX13 CLBLM_R_X37Y34/CLBLM_IMUX21 CLBLM_R_X37Y34/CLBLM_IMUX3 CLBLM_R_X37Y34/CLBLM_LOGIC_OUTS16 CLBLM_R_X37Y34/CLBLM_L_A2 CLBLM_R_X37Y34/CLBLM_L_AMUX CLBLM_R_X37Y34/CLBLM_L_B6 CLBLM_R_X37Y34/CLBLM_L_C4 INT_R_X37Y34/FAN_ALT5 INT_R_X37Y34/FAN_BOUNCE5 INT_R_X37Y34/IMUX13 INT_R_X37Y34/IMUX21 INT_R_X37Y34/IMUX3 INT_R_X37Y34/LOGIC_OUTS16 
pips: CLBLM_R_X37Y34/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X37Y34/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X37Y34/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X37Y34/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_R_X37Y34/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X37Y34/INT_R.FAN_BOUNCE5->>IMUX3 INT_R_X37Y34/INT_R.LOGIC_OUTS16->>FAN_ALT5 INT_R_X37Y34/INT_R.LOGIC_OUTS16->>IMUX13 INT_R_X37Y34/INT_R.LOGIC_OUTS16->>IMUX21 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

u1/go - 
wires: BRAM_INT_INTERFACE_L_X38Y34/INT_INTERFACE_WR1END1 BRAM_L_X38Y30/BRAM_WR1END1_4 CLBLL_L_X40Y34/CLBLL_WW4C0 CLBLL_L_X42Y34/CLBLL_LL_AQ CLBLL_L_X42Y34/CLBLL_LOGIC_OUTS4 CLBLL_L_X42Y34/CLBLL_WW4A0 CLBLM_R_X37Y34/CLBLM_IMUX10 CLBLM_R_X37Y34/CLBLM_IMUX26 CLBLM_R_X37Y34/CLBLM_IMUX33 CLBLM_R_X37Y34/CLBLM_L_A4 CLBLM_R_X37Y34/CLBLM_L_B4 CLBLM_R_X37Y34/CLBLM_L_C1 CLBLM_R_X37Y34/CLBLM_WR1END1 CLBLM_R_X39Y34/CLBLM_WW4C0 CLBLM_R_X41Y34/CLBLM_WW4A0 INT_L_X38Y33/WW4END_S0_0 INT_L_X38Y34/WR1BEG1 INT_L_X38Y34/WW4END0 INT_L_X40Y34/WW4B0 INT_L_X42Y34/LOGIC_OUTS_L4 INT_L_X42Y34/WW4BEG0 INT_R_X37Y34/IMUX10 INT_R_X37Y34/IMUX26 INT_R_X37Y34/IMUX33 INT_R_X37Y34/WR1END1 INT_R_X39Y34/WW4C0 INT_R_X41Y34/WW4A0 VBRK_X99Y36/VBRK_WW4C0 
pips: CLBLL_L_X42Y34/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLM_R_X37Y34/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X37Y34/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X37Y34/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 INT_L_X38Y34/INT_L.WW4END0->>WR1BEG1 INT_L_X42Y34/INT_L.LOGIC_OUTS_L4->>WW4BEG0 INT_R_X37Y34/INT_R.WR1END1->>IMUX10 INT_R_X37Y34/INT_R.WR1END1->>IMUX26 INT_R_X37Y34/INT_R.WR1END1->>IMUX33 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

SelDev_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_in - 
wires: CLBLM_R_X43Y32/CLBLM_IMUX7 CLBLM_R_X43Y32/CLBLM_LOGIC_OUTS15 CLBLM_R_X43Y32/CLBLM_M_A1 CLBLM_R_X43Y32/CLBLM_M_D INT_R_X43Y32/IMUX7 INT_R_X43Y32/LOGIC_OUTS15 
pips: CLBLM_R_X43Y32/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X43Y32/CLBLM_R.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_R_X43Y32/INT_R.LOGIC_OUTS15->>IMUX7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/PIOa[0] - 
wires: BRAM_INT_INTERFACE_L_X44Y32/INT_INTERFACE_WL1END0 BRAM_INT_INTERFACE_L_X44Y33/INT_INTERFACE_EL1BEG1 BRAM_L_X44Y30/BRAM_EL1BEG1_3 BRAM_L_X44Y30/BRAM_WL1END0_2 CLBLM_R_X43Y32/CLBLM_IMUX2 CLBLM_R_X43Y32/CLBLM_IMUX31 CLBLM_R_X43Y32/CLBLM_LOGIC_OUTS21 CLBLM_R_X43Y32/CLBLM_M_A2 CLBLM_R_X43Y32/CLBLM_M_BMUX CLBLM_R_X43Y32/CLBLM_M_C5 CLBLM_R_X43Y32/CLBLM_WL1END0 CLBLM_R_X43Y33/CLBLM_EL1BEG1 INT_L_X44Y32/SL1END1 INT_L_X44Y32/WL1BEG0 INT_L_X44Y33/EL1END1 INT_L_X44Y33/SL1BEG1 INT_R_X43Y32/IMUX2 INT_R_X43Y32/IMUX31 INT_R_X43Y32/LOGIC_OUTS21 INT_R_X43Y32/NL1BEG2 INT_R_X43Y32/WL1END0 INT_R_X43Y33/EL1BEG1 INT_R_X43Y33/NL1END2 
pips: CLBLM_R_X43Y32/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X43Y32/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X43Y32/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_L_X44Y32/INT_L.SL1END1->>WL1BEG0 INT_L_X44Y33/INT_L.EL1END1->>SL1BEG1 INT_R_X43Y32/INT_R.LOGIC_OUTS21->>IMUX31 INT_R_X43Y32/INT_R.LOGIC_OUTS21->>NL1BEG2 INT_R_X43Y32/INT_R.WL1END0->>IMUX2 INT_R_X43Y33/INT_R.NL1END2->>EL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

SelDev_i_4_n_0 - 
wires: CLBLM_R_X43Y32/CLBLM_IMUX8 CLBLM_R_X43Y32/CLBLM_M_A5 CLBLM_R_X43Y33/CLBLM_LOGIC_OUTS15 CLBLM_R_X43Y33/CLBLM_M_D INT_R_X43Y31/SS2END3 INT_R_X43Y32/IMUX8 INT_R_X43Y32/SS2A3 INT_R_X43Y32/SS2END_N0_3 INT_R_X43Y33/LOGIC_OUTS15 INT_R_X43Y33/SS2BEG3 
pips: CLBLM_R_X43Y32/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X43Y33/CLBLM_R.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_R_X43Y32/INT_R.SS2END_N0_3->>IMUX8 INT_R_X43Y33/INT_R.LOGIC_OUTS15->>SS2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/PIOa[3] - 
wires: CLBLM_R_X43Y32/CLBLM_IMUX28 CLBLM_R_X43Y32/CLBLM_IMUX4 CLBLM_R_X43Y32/CLBLM_M_A6 CLBLM_R_X43Y32/CLBLM_M_C4 CLBLM_R_X43Y33/CLBLM_LOGIC_OUTS12 CLBLM_R_X43Y33/CLBLM_M_A INT_R_X43Y32/IMUX28 INT_R_X43Y32/IMUX4 INT_R_X43Y32/SR1END1 INT_R_X43Y33/LOGIC_OUTS12 INT_R_X43Y33/SR1BEG1 
pips: CLBLM_R_X43Y32/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X43Y32/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X43Y33/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_R_X43Y32/INT_R.SR1END1->>IMUX28 INT_R_X43Y32/INT_R.SR1END1->>IMUX4 INT_R_X43Y33/INT_R.LOGIC_OUTS12->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u1/PIOa[1] - 
wires: CLBLM_R_X43Y32/CLBLM_IMUX11 CLBLM_R_X43Y32/CLBLM_LOGIC_OUTS16 CLBLM_R_X43Y32/CLBLM_L_AMUX CLBLM_R_X43Y32/CLBLM_M_A4 INT_R_X43Y32/FAN_ALT5 INT_R_X43Y32/FAN_BOUNCE5 INT_R_X43Y32/IMUX11 INT_R_X43Y32/LOGIC_OUTS16 
pips: CLBLM_R_X43Y32/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X43Y32/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_R_X43Y32/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X43Y32/INT_R.FAN_BOUNCE5->>IMUX11 INT_R_X43Y32/INT_R.LOGIC_OUTS16->>FAN_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ping_d[4] - 
wires: CLBLL_L_X42Y31/CLBLL_LOGIC_OUTS3 CLBLL_L_X42Y31/CLBLL_L_DQ CLBLM_R_X43Y31/CLBLM_IMUX35 CLBLM_R_X43Y31/CLBLM_M_C6 CLBLM_R_X43Y32/CLBLM_IMUX40 CLBLM_R_X43Y32/CLBLM_M_D1 INT_L_X42Y31/EL1BEG2 INT_L_X42Y31/ER1BEG_S0 INT_L_X42Y31/LOGIC_OUTS_L3 INT_L_X42Y32/ER1BEG0 INT_R_X43Y31/EL1END2 INT_R_X43Y31/IMUX35 INT_R_X43Y32/ER1END0 INT_R_X43Y32/IMUX40 
pips: CLBLL_L_X42Y31/CLBLL_L.CLBLL_L_DQ->CLBLL_LOGIC_OUTS3 CLBLM_R_X43Y31/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X43Y32/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 INT_L_X42Y31/INT_L.LOGIC_OUTS_L3->>EL1BEG2 INT_L_X42Y31/INT_L.LOGIC_OUTS_L3->>ER1BEG_S0 INT_R_X43Y31/INT_R.EL1END2->>IMUX35 INT_R_X43Y32/INT_R.ER1END0->>IMUX40 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

pong_d[4] - 
wires: BRAM_INT_INTERFACE_L_X44Y31/INT_INTERFACE_WL1END3 BRAM_INT_INTERFACE_L_X44Y32/INT_INTERFACE_SE2A0 BRAM_L_X44Y30/BRAM_SE2A0_2 BRAM_L_X44Y30/BRAM_WL1END3_1 CLBLL_L_X42Y32/CLBLL_LOGIC_OUTS3 CLBLL_L_X42Y32/CLBLL_L_DQ CLBLM_R_X43Y31/CLBLM_IMUX31 CLBLM_R_X43Y31/CLBLM_M_C5 CLBLM_R_X43Y31/CLBLM_WL1END3 CLBLM_R_X43Y32/CLBLM_IMUX43 CLBLM_R_X43Y32/CLBLM_M_D6 CLBLM_R_X43Y32/CLBLM_SE2A0 INT_L_X42Y32/EL1BEG2 INT_L_X42Y32/ER1BEG_S0 INT_L_X42Y32/LOGIC_OUTS_L3 INT_L_X42Y33/ER1BEG0 INT_L_X44Y31/WL1BEG3 INT_L_X44Y32/SE2END0 INT_L_X44Y32/WL1BEG_N3 INT_R_X43Y31/IMUX31 INT_R_X43Y31/WL1END3 INT_R_X43Y32/EL1END2 INT_R_X43Y32/IMUX43 INT_R_X43Y32/SE2A0 INT_R_X43Y32/WL1END_N1_3 INT_R_X43Y33/ER1END0 INT_R_X43Y33/SE2BEG0 
pips: CLBLL_L_X42Y32/CLBLL_L.CLBLL_L_DQ->CLBLL_LOGIC_OUTS3 CLBLM_R_X43Y31/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X43Y32/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 INT_L_X42Y32/INT_L.LOGIC_OUTS_L3->>EL1BEG2 INT_L_X42Y32/INT_L.LOGIC_OUTS_L3->>ER1BEG_S0 INT_L_X44Y32/INT_L.SE2END0->>WL1BEG_N3 INT_R_X43Y31/INT_R.WL1END3->>IMUX31 INT_R_X43Y32/INT_R.EL1END2->>IMUX43 INT_R_X43Y33/INT_R.ER1END0->>SE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u1/PIO_control/gen_pingpong.rpp_reg_n_0 - 
wires: CLBLL_L_X40Y31/CLBLL_IMUX10 CLBLL_L_X40Y31/CLBLL_IMUX16 CLBLL_L_X40Y31/CLBLL_IMUX34 CLBLL_L_X40Y31/CLBLL_IMUX41 CLBLL_L_X40Y31/CLBLL_L_A4 CLBLL_L_X40Y31/CLBLL_L_B3 CLBLL_L_X40Y31/CLBLL_L_C6 CLBLL_L_X40Y31/CLBLL_L_D1 CLBLL_L_X42Y31/CLBLL_WW2A0 CLBLL_L_X42Y32/CLBLL_IMUX18 CLBLL_L_X42Y32/CLBLL_IMUX32 CLBLL_L_X42Y32/CLBLL_IMUX47 CLBLL_L_X42Y32/CLBLL_IMUX7 CLBLL_L_X42Y32/CLBLL_LL_A1 CLBLL_L_X42Y32/CLBLL_LL_B2 CLBLL_L_X42Y32/CLBLL_LL_C1 CLBLL_L_X42Y32/CLBLL_LL_D5 CLBLL_L_X42Y34/CLBLL_EE2BEG2 CLBLL_L_X42Y34/CLBLL_ER1BEG3 CLBLL_L_X42Y34/CLBLL_IMUX27 CLBLL_L_X42Y34/CLBLL_IMUX3 CLBLL_L_X42Y34/CLBLL_LL_B4 CLBLL_L_X42Y34/CLBLL_L_A2 CLBLM_R_X41Y31/CLBLM_WW2A0 CLBLM_R_X41Y34/CLBLM_EE2BEG2 CLBLM_R_X41Y34/CLBLM_ER1BEG3 CLBLM_R_X41Y34/CLBLM_IMUX29 CLBLM_R_X41Y34/CLBLM_IMUX37 CLBLM_R_X41Y34/CLBLM_LOGIC_OUTS6 CLBLM_R_X41Y34/CLBLM_L_D4 CLBLM_R_X41Y34/CLBLM_M_C2 CLBLM_R_X41Y34/CLBLM_M_CQ CLBLM_R_X43Y31/CLBLM_IMUX1 CLBLM_R_X43Y31/CLBLM_IMUX10 CLBLM_R_X43Y31/CLBLM_IMUX17 CLBLM_R_X43Y31/CLBLM_IMUX25 CLBLM_R_X43Y31/CLBLM_IMUX32 CLBLM_R_X43Y31/CLBLM_IMUX33 CLBLM_R_X43Y31/CLBLM_IMUX40 CLBLM_R_X43Y31/CLBLM_IMUX41 CLBLM_R_X43Y31/CLBLM_L_A4 CLBLM_R_X43Y31/CLBLM_L_B5 CLBLM_R_X43Y31/CLBLM_L_C1 CLBLM_R_X43Y31/CLBLM_L_D1 CLBLM_R_X43Y31/CLBLM_M_A3 CLBLM_R_X43Y31/CLBLM_M_B3 CLBLM_R_X43Y31/CLBLM_M_C1 CLBLM_R_X43Y31/CLBLM_M_D1 CLBLM_R_X43Y32/CLBLM_IMUX0 CLBLM_R_X43Y32/CLBLM_IMUX16 CLBLM_R_X43Y32/CLBLM_IMUX24 CLBLM_R_X43Y32/CLBLM_IMUX38 CLBLM_R_X43Y32/CLBLM_L_A3 CLBLM_R_X43Y32/CLBLM_L_B3 CLBLM_R_X43Y32/CLBLM_M_B5 CLBLM_R_X43Y32/CLBLM_M_D3 CLBLM_R_X43Y33/CLBLM_IMUX1 CLBLM_R_X43Y33/CLBLM_IMUX24 CLBLM_R_X43Y33/CLBLM_IMUX28 CLBLM_R_X43Y33/CLBLM_IMUX47 CLBLM_R_X43Y33/CLBLM_M_A3 CLBLM_R_X43Y33/CLBLM_M_B5 CLBLM_R_X43Y33/CLBLM_M_C4 CLBLM_R_X43Y33/CLBLM_M_D5 CLBLM_R_X43Y34/CLBLM_IMUX4 CLBLM_R_X43Y34/CLBLM_M_A6 CLBLM_R_X43Y35/CLBLM_IMUX10 CLBLM_R_X43Y35/CLBLM_IMUX25 CLBLM_R_X43Y35/CLBLM_L_A4 CLBLM_R_X43Y35/CLBLM_L_B5 INT_L_X40Y30/FAN_BOUNCE_S3_2 INT_L_X40Y31/FAN_ALT2 INT_L_X40Y31/FAN_BOUNCE2 INT_L_X40Y31/IMUX_L10 INT_L_X40Y31/IMUX_L16 INT_L_X40Y31/IMUX_L34 INT_L_X40Y31/IMUX_L41 INT_L_X40Y31/WW2END0 INT_L_X42Y31/SL1END0 INT_L_X42Y31/WW2BEG0 INT_L_X42Y32/IMUX_L18 INT_L_X42Y32/IMUX_L32 INT_L_X42Y32/IMUX_L47 INT_L_X42Y32/IMUX_L7 INT_L_X42Y32/SL1BEG0 INT_L_X42Y32/SR1BEG_S0 INT_L_X42Y32/SS2END3 INT_L_X42Y32/SW2END0 INT_L_X42Y33/SS2A3 INT_L_X42Y33/SS2END_N0_3 INT_L_X42Y34/EE2A2 INT_L_X42Y34/ER1BEG_S0 INT_L_X42Y34/ER1END3 INT_L_X42Y34/FAN_ALT3 INT_L_X42Y34/FAN_BOUNCE3 INT_L_X42Y34/IMUX_L27 INT_L_X42Y34/IMUX_L3 INT_L_X42Y34/SS2BEG3 INT_L_X42Y35/ER1BEG0 INT_L_X42Y35/ER1END_N3_3 INT_R_X41Y31/WW2A0 INT_R_X41Y34/EE2BEG2 INT_R_X41Y34/ER1BEG3 INT_R_X41Y34/IMUX29 INT_R_X41Y34/IMUX37 INT_R_X41Y34/LOGIC_OUTS6 INT_R_X43Y31/IMUX1 INT_R_X43Y31/IMUX10 INT_R_X43Y31/IMUX17 INT_R_X43Y31/IMUX25 INT_R_X43Y31/IMUX32 INT_R_X43Y31/IMUX33 INT_R_X43Y31/IMUX40 INT_R_X43Y31/IMUX41 INT_R_X43Y31/NR1BEG0 INT_R_X43Y31/SS2END0 INT_R_X43Y32/FAN_BOUNCE_S3_2 INT_R_X43Y32/IMUX0 INT_R_X43Y32/IMUX16 INT_R_X43Y32/IMUX24 INT_R_X43Y32/IMUX38 INT_R_X43Y32/NR1END0 INT_R_X43Y32/SS2A0 INT_R_X43Y32/SW2A0 INT_R_X43Y33/BYP_ALT3 INT_R_X43Y33/BYP_BOUNCE3 INT_R_X43Y33/FAN_ALT2 INT_R_X43Y33/FAN_BOUNCE2 INT_R_X43Y33/IMUX1 INT_R_X43Y33/IMUX24 INT_R_X43Y33/IMUX28 INT_R_X43Y33/IMUX47 INT_R_X43Y33/SL1END2 INT_R_X43Y33/SS2BEG0 INT_R_X43Y33/SS2END0 INT_R_X43Y33/SW2BEG0 INT_R_X43Y34/BYP_BOUNCE_N3_3 INT_R_X43Y34/EE2END2 INT_R_X43Y34/IMUX4 INT_R_X43Y34/SL1BEG2 INT_R_X43Y34/SS2A0 INT_R_X43Y35/ER1END0 INT_R_X43Y35/IMUX10 INT_R_X43Y35/IMUX25 INT_R_X43Y35/SS2BEG0 
pips: CLBLL_L_X40Y31/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_L_X40Y31/CLBLL_L.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_L_X40Y31/CLBLL_L.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_L_X40Y31/CLBLL_L.CLBLL_IMUX41->CLBLL_L_D1 CLBLL_L_X42Y32/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_L_X42Y32/CLBLL_L.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_L_X42Y32/CLBLL_L.CLBLL_IMUX47->CLBLL_LL_D5 CLBLL_L_X42Y32/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_L_X42Y34/CLBLL_L.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_L_X42Y34/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_R_X41Y34/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 CLBLM_R_X43Y31/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X43Y31/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X43Y31/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X43Y31/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X43Y31/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X43Y31/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X43Y31/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X43Y31/CLBLM_R.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_R_X43Y32/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X43Y32/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X43Y32/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X43Y32/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X43Y33/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X43Y33/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X43Y33/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X43Y33/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_R_X43Y34/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X43Y35/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X43Y35/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 INT_L_X40Y31/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X40Y31/INT_L.FAN_BOUNCE2->>IMUX_L16 INT_L_X40Y31/INT_L.WW2END0->>FAN_ALT2 INT_L_X40Y31/INT_L.WW2END0->>IMUX_L10 INT_L_X40Y31/INT_L.WW2END0->>IMUX_L34 INT_L_X40Y31/INT_L.WW2END0->>IMUX_L41 INT_L_X42Y31/INT_L.SL1END0->>WW2BEG0 INT_L_X42Y32/INT_L.SR1BEG_S0->>IMUX_L18 INT_L_X42Y32/INT_L.SR1BEG_S0->>SL1BEG0 INT_L_X42Y32/INT_L.SS2END3->>IMUX_L47 INT_L_X42Y32/INT_L.SS2END3->>IMUX_L7 INT_L_X42Y32/INT_L.SS2END3->>SR1BEG_S0 INT_L_X42Y32/INT_L.SW2END0->>IMUX_L32 INT_L_X42Y34/INT_L.ER1END3->>ER1BEG_S0 INT_L_X42Y34/INT_L.ER1END3->>FAN_ALT3 INT_L_X42Y34/INT_L.ER1END3->>SS2BEG3 INT_L_X42Y34/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X42Y34/INT_L.FAN_BOUNCE3->>IMUX_L27 INT_L_X42Y34/INT_L.FAN_BOUNCE3->>IMUX_L3 INT_R_X41Y34/INT_R.LOGIC_OUTS6->>EE2BEG2 INT_R_X41Y34/INT_R.LOGIC_OUTS6->>ER1BEG3 INT_R_X41Y34/INT_R.LOGIC_OUTS6->>IMUX29 INT_R_X41Y34/INT_R.LOGIC_OUTS6->>IMUX37 INT_R_X43Y31/INT_R.SS2END0->>IMUX1 INT_R_X43Y31/INT_R.SS2END0->>IMUX10 INT_R_X43Y31/INT_R.SS2END0->>IMUX17 INT_R_X43Y31/INT_R.SS2END0->>IMUX25 INT_R_X43Y31/INT_R.SS2END0->>IMUX32 INT_R_X43Y31/INT_R.SS2END0->>IMUX33 INT_R_X43Y31/INT_R.SS2END0->>IMUX40 INT_R_X43Y31/INT_R.SS2END0->>IMUX41 INT_R_X43Y31/INT_R.SS2END0->>NR1BEG0 INT_R_X43Y32/INT_R.FAN_BOUNCE_S3_2->>IMUX38 INT_R_X43Y32/INT_R.NR1END0->>IMUX0 INT_R_X43Y32/INT_R.NR1END0->>IMUX16 INT_R_X43Y32/INT_R.NR1END0->>IMUX24 INT_R_X43Y33/INT_R.BYP_ALT3->>BYP_BOUNCE3 INT_R_X43Y33/INT_R.BYP_BOUNCE3->>IMUX47 INT_R_X43Y33/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X43Y33/INT_R.FAN_BOUNCE2->>IMUX24 INT_R_X43Y33/INT_R.SL1END2->>BYP_ALT3 INT_R_X43Y33/INT_R.SL1END2->>IMUX28 INT_R_X43Y33/INT_R.SS2END0->>FAN_ALT2 INT_R_X43Y33/INT_R.SS2END0->>IMUX1 INT_R_X43Y33/INT_R.SS2END0->>SS2BEG0 INT_R_X43Y33/INT_R.SS2END0->>SW2BEG0 INT_R_X43Y34/INT_R.EE2END2->>IMUX4 INT_R_X43Y34/INT_R.EE2END2->>SL1BEG2 INT_R_X43Y35/INT_R.ER1END0->>IMUX10 INT_R_X43Y35/INT_R.ER1END0->>IMUX25 INT_R_X43Y35/INT_R.ER1END0->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 37, 

u1/PIO_control/ping_a[0] - 
wires: CLBLL_L_X42Y31/CLBLL_LOGIC_OUTS0 CLBLL_L_X42Y31/CLBLL_L_AQ CLBLM_R_X43Y32/CLBLM_IMUX17 CLBLM_R_X43Y32/CLBLM_M_B3 INT_L_X42Y31/LOGIC_OUTS_L0 INT_L_X42Y31/NE2BEG0 INT_L_X42Y32/NE2A0 INT_R_X43Y31/NE2END_S3_0 INT_R_X43Y32/IMUX17 INT_R_X43Y32/NE2END0 
pips: CLBLL_L_X42Y31/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLM_R_X43Y32/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 INT_L_X42Y31/INT_L.LOGIC_OUTS_L0->>NE2BEG0 INT_R_X43Y32/INT_R.NE2END0->>IMUX17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u1/PIO_control/pong_a[0] - 
wires: CLBLL_L_X42Y32/CLBLL_LOGIC_OUTS0 CLBLL_L_X42Y32/CLBLL_L_AQ CLBLM_R_X43Y32/CLBLM_IMUX27 CLBLM_R_X43Y32/CLBLM_M_B4 INT_L_X42Y32/ER1BEG1 INT_L_X42Y32/LOGIC_OUTS_L0 INT_R_X43Y32/ER1END1 INT_R_X43Y32/IMUX27 
pips: CLBLL_L_X42Y32/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLM_R_X43Y32/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 INT_L_X42Y32/INT_L.LOGIC_OUTS_L0->>ER1BEG1 INT_R_X43Y32/INT_R.ER1END1->>IMUX27 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u1/PIO_control/pong_a[2] - 
wires: CLBLL_L_X42Y33/CLBLL_LL_AQ CLBLL_L_X42Y33/CLBLL_LOGIC_OUTS4 CLBLM_R_X43Y32/CLBLM_IMUX10 CLBLM_R_X43Y32/CLBLM_L_A4 CLBLM_R_X43Y33/CLBLM_IMUX22 CLBLM_R_X43Y33/CLBLM_IMUX38 CLBLM_R_X43Y33/CLBLM_M_C3 CLBLM_R_X43Y33/CLBLM_M_D3 INT_L_X42Y32/EL1BEG3 INT_L_X42Y33/EL1BEG_N3 INT_L_X42Y33/LOGIC_OUTS_L4 INT_R_X43Y32/EL1END3 INT_R_X43Y32/FAN_ALT1 INT_R_X43Y32/FAN_BOUNCE1 INT_R_X43Y32/IMUX10 INT_R_X43Y32/NR1BEG3 INT_R_X43Y33/IMUX22 INT_R_X43Y33/IMUX38 INT_R_X43Y33/NR1END3 
pips: CLBLL_L_X42Y33/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLM_R_X43Y32/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X43Y33/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X43Y33/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 INT_L_X42Y33/INT_L.LOGIC_OUTS_L4->>EL1BEG_N3 INT_R_X43Y32/INT_R.EL1END3->>FAN_ALT1 INT_R_X43Y32/INT_R.EL1END3->>NR1BEG3 INT_R_X43Y32/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X43Y32/INT_R.FAN_BOUNCE1->>IMUX10 INT_R_X43Y33/INT_R.NR1END3->>IMUX22 INT_R_X43Y33/INT_R.NR1END3->>IMUX38 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

u1/PIO_control/ping_a[2] - 
wires: CLBLM_R_X43Y32/CLBLM_IMUX9 CLBLM_R_X43Y32/CLBLM_L_A5 CLBLM_R_X43Y33/CLBLM_IMUX32 CLBLM_R_X43Y33/CLBLM_IMUX40 CLBLM_R_X43Y33/CLBLM_LOGIC_OUTS0 CLBLM_R_X43Y33/CLBLM_L_AQ CLBLM_R_X43Y33/CLBLM_M_C1 CLBLM_R_X43Y33/CLBLM_M_D1 INT_R_X43Y32/IMUX9 INT_R_X43Y32/SL1END0 INT_R_X43Y33/IMUX32 INT_R_X43Y33/IMUX40 INT_R_X43Y33/LOGIC_OUTS0 INT_R_X43Y33/SL1BEG0 
pips: CLBLM_R_X43Y32/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X43Y33/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X43Y33/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X43Y33/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_R_X43Y32/INT_R.SL1END0->>IMUX9 INT_R_X43Y33/INT_R.LOGIC_OUTS0->>IMUX32 INT_R_X43Y33/INT_R.LOGIC_OUTS0->>IMUX40 INT_R_X43Y33/INT_R.LOGIC_OUTS0->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

statemachine.PIOtip_i_2_n_0 - 
wires: BRAM_INT_INTERFACE_L_X38Y33/INT_INTERFACE_EE4A3 BRAM_L_X38Y30/BRAM_EE4A3_3 CLBLL_L_X40Y33/CLBLL_EE4C3 CLBLL_L_X42Y33/CLBLL_EE2BEG2 CLBLL_L_X42Y33/CLBLL_ER1BEG3 CLBLL_L_X42Y33/CLBLL_IMUX46 CLBLL_L_X42Y33/CLBLL_L_D5 CLBLL_L_X42Y34/CLBLL_IMUX15 CLBLL_L_X42Y34/CLBLL_IMUX30 CLBLL_L_X42Y34/CLBLL_LL_B1 CLBLL_L_X42Y34/CLBLL_L_C5 CLBLM_L_X36Y33/CLBLM_IMUX3 CLBLM_L_X36Y33/CLBLM_L_A2 CLBLM_L_X36Y35/CLBLM_LOGIC_OUTS15 CLBLM_L_X36Y35/CLBLM_M_D CLBLM_R_X37Y33/CLBLM_EE4A3 CLBLM_R_X39Y33/CLBLM_EE4C3 CLBLM_R_X41Y33/CLBLM_EE2BEG2 CLBLM_R_X41Y33/CLBLM_ER1BEG3 CLBLM_R_X41Y33/CLBLM_IMUX35 CLBLM_R_X41Y33/CLBLM_M_C6 CLBLM_R_X41Y34/CLBLM_IMUX32 CLBLM_R_X41Y34/CLBLM_IMUX41 CLBLM_R_X41Y34/CLBLM_L_D1 CLBLM_R_X41Y34/CLBLM_M_C1 CLBLM_R_X43Y33/CLBLM_IMUX45 CLBLM_R_X43Y33/CLBLM_M_D2 CLBLM_R_X43Y35/CLBLM_IMUX13 CLBLM_R_X43Y35/CLBLM_IMUX5 CLBLM_R_X43Y35/CLBLM_L_A6 CLBLM_R_X43Y35/CLBLM_L_B6 INT_L_X36Y33/EE4BEG3 INT_L_X36Y33/FAN_ALT3 INT_L_X36Y33/FAN_BOUNCE3 INT_L_X36Y33/IMUX_L3 INT_L_X36Y33/SS2END3 INT_L_X36Y34/SS2A3 INT_L_X36Y34/SS2END_N0_3 INT_L_X36Y35/LOGIC_OUTS_L15 INT_L_X36Y35/SS2BEG3 INT_L_X38Y33/EE4B3 INT_L_X40Y33/EE4END3 INT_L_X40Y33/EL1BEG2 INT_L_X40Y33/ER1BEG_S0 INT_L_X40Y34/ER1BEG0 INT_L_X42Y33/EE2A2 INT_L_X42Y33/ER1END3 INT_L_X42Y33/IMUX_L46 INT_L_X42Y33/NR1BEG3 INT_L_X42Y34/ER1END_N3_3 INT_L_X42Y34/IMUX_L15 INT_L_X42Y34/IMUX_L30 INT_L_X42Y34/NR1END3 INT_R_X37Y33/EE4A3 INT_R_X39Y33/EE4C3 INT_R_X41Y33/EE2BEG2 INT_R_X41Y33/EL1END2 INT_R_X41Y33/ER1BEG3 INT_R_X41Y33/IMUX35 INT_R_X41Y34/ER1END0 INT_R_X41Y34/IMUX32 INT_R_X41Y34/IMUX41 INT_R_X43Y33/EE2END2 INT_R_X43Y33/IMUX45 INT_R_X43Y33/NN2BEG2 INT_R_X43Y34/NN2A2 INT_R_X43Y35/IMUX13 INT_R_X43Y35/IMUX5 INT_R_X43Y35/NN2END2 VBRK_X99Y35/VBRK_EE4C3 
pips: CLBLL_L_X42Y33/CLBLL_L.CLBLL_IMUX46->CLBLL_L_D5 CLBLL_L_X42Y34/CLBLL_L.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_L_X42Y34/CLBLL_L.CLBLL_IMUX30->CLBLL_L_C5 CLBLM_L_X36Y33/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X36Y35/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 CLBLM_R_X41Y33/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_R_X43Y33/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X43Y35/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X43Y35/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 INT_L_X36Y33/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X36Y33/INT_L.FAN_BOUNCE3->>IMUX_L3 INT_L_X36Y33/INT_L.SS2END3->>EE4BEG3 INT_L_X36Y33/INT_L.SS2END3->>FAN_ALT3 INT_L_X36Y35/INT_L.LOGIC_OUTS_L15->>SS2BEG3 INT_L_X40Y33/INT_L.EE4END3->>EL1BEG2 INT_L_X40Y33/INT_L.EE4END3->>ER1BEG_S0 INT_L_X42Y33/INT_L.ER1END3->>IMUX_L46 INT_L_X42Y33/INT_L.ER1END3->>NR1BEG3 INT_L_X42Y34/INT_L.NR1END3->>IMUX_L15 INT_L_X42Y34/INT_L.NR1END3->>IMUX_L30 INT_R_X41Y33/INT_R.EL1END2->>EE2BEG2 INT_R_X41Y33/INT_R.EL1END2->>ER1BEG3 INT_R_X41Y33/INT_R.EL1END2->>IMUX35 INT_R_X41Y34/INT_R.ER1END0->>IMUX32 INT_R_X41Y34/INT_R.ER1END0->>IMUX41 INT_R_X43Y33/INT_R.EE2END2->>IMUX45 INT_R_X43Y33/INT_R.EE2END2->>NN2BEG2 INT_R_X43Y35/INT_R.NN2END2->>IMUX13 INT_R_X43Y35/INT_R.NN2END2->>IMUX5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 11, 

u1/PIO_control/gen_pingpong.ping_we_reg_n_0 - 
wires: BRAM_INT_INTERFACE_L_X44Y33/INT_INTERFACE_WL1END3 BRAM_INT_INTERFACE_L_X44Y34/INT_INTERFACE_WW2A0 BRAM_INT_INTERFACE_L_X44Y34/INT_INTERFACE_WW2END0 BRAM_L_X44Y30/BRAM_WL1END3_3 BRAM_L_X44Y30/BRAM_WW2A0_4 BRAM_L_X44Y30/BRAM_WW2END0_4 CLBLL_L_X42Y35/CLBLL_NW2A1 CLBLL_R_X45Y34/CLBLL_IMUX1 CLBLL_R_X45Y34/CLBLL_LL_A3 CLBLL_R_X45Y34/CLBLL_LL_AQ CLBLL_R_X45Y34/CLBLL_LOGIC_OUTS4 CLBLM_R_X41Y34/CLBLM_IMUX28 CLBLM_R_X41Y34/CLBLM_M_C4 CLBLM_R_X41Y35/CLBLM_NW2A1 CLBLM_R_X43Y33/CLBLM_IMUX44 CLBLM_R_X43Y33/CLBLM_IMUX7 CLBLM_R_X43Y33/CLBLM_M_A1 CLBLM_R_X43Y33/CLBLM_M_D4 CLBLM_R_X43Y33/CLBLM_WL1END3 CLBLM_R_X43Y34/CLBLM_IMUX2 CLBLM_R_X43Y34/CLBLM_M_A2 CLBLM_R_X43Y34/CLBLM_WW2A0 CLBLM_R_X43Y34/CLBLM_WW2END0 INT_L_X42Y34/NW2BEG1 INT_L_X42Y34/WW2END0 INT_L_X42Y35/NW2A1 INT_L_X44Y33/WL1BEG3 INT_L_X44Y34/WL1BEG_N3 INT_L_X44Y34/WR1END1 INT_L_X44Y34/WW2A0 INT_L_X44Y34/WW2BEG0 INT_R_X41Y34/IMUX28 INT_R_X41Y34/SR1END1 INT_R_X41Y35/NW2END1 INT_R_X41Y35/SR1BEG1 INT_R_X43Y33/IMUX44 INT_R_X43Y33/IMUX7 INT_R_X43Y33/SR1END1 INT_R_X43Y33/WL1END3 INT_R_X43Y34/IMUX2 INT_R_X43Y34/SR1BEG1 INT_R_X43Y34/WL1END_N1_3 INT_R_X43Y34/WW2A0 INT_R_X43Y34/WW2END0 INT_R_X45Y34/IMUX1 INT_R_X45Y34/LOGIC_OUTS4 INT_R_X45Y34/WR1BEG1 INT_R_X45Y34/WW2BEG0 
pips: CLBLL_R_X45Y34/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X45Y34/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X43Y33/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X43Y33/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X43Y34/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 INT_L_X42Y34/INT_L.WW2END0->>NW2BEG1 INT_L_X44Y34/INT_L.WR1END1->>WL1BEG_N3 INT_L_X44Y34/INT_L.WR1END1->>WW2BEG0 INT_R_X41Y34/INT_R.SR1END1->>IMUX28 INT_R_X41Y35/INT_R.NW2END1->>SR1BEG1 INT_R_X43Y33/INT_R.SR1END1->>IMUX44 INT_R_X43Y33/INT_R.WL1END3->>IMUX7 INT_R_X43Y34/INT_R.WW2END0->>IMUX2 INT_R_X43Y34/INT_R.WW2END0->>SR1BEG1 INT_R_X45Y34/INT_R.LOGIC_OUTS4->>IMUX1 INT_R_X45Y34/INT_R.LOGIC_OUTS4->>WR1BEG1 INT_R_X45Y34/INT_R.LOGIC_OUTS4->>WW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

u1/PIO_control/gen_pingpong.pong_we_reg_n_0 - 
wires: CLBLL_L_X42Y33/CLBLL_LL_CMUX CLBLL_L_X42Y33/CLBLL_LOGIC_OUTS22 CLBLL_L_X42Y34/CLBLL_WW2A0 CLBLM_R_X41Y34/CLBLM_IMUX35 CLBLM_R_X41Y34/CLBLM_M_C6 CLBLM_R_X41Y34/CLBLM_WW2A0 CLBLM_R_X43Y33/CLBLM_IMUX2 CLBLM_R_X43Y33/CLBLM_IMUX43 CLBLM_R_X43Y33/CLBLM_M_A2 CLBLM_R_X43Y33/CLBLM_M_D6 CLBLM_R_X43Y34/CLBLM_IMUX8 CLBLM_R_X43Y34/CLBLM_M_A5 INT_L_X40Y34/ER1BEG1 INT_L_X40Y34/WW2END0 INT_L_X42Y33/ER1BEG1 INT_L_X42Y33/LOGIC_OUTS_L22 INT_L_X42Y33/NE2BEG0 INT_L_X42Y34/NE2A0 INT_L_X42Y34/WR1END1 INT_L_X42Y34/WW2BEG0 INT_R_X41Y34/ER1END1 INT_R_X41Y34/IMUX35 INT_R_X41Y34/WW2A0 INT_R_X43Y33/ER1END1 INT_R_X43Y33/FAN_ALT7 INT_R_X43Y33/FAN_BOUNCE7 INT_R_X43Y33/IMUX2 INT_R_X43Y33/IMUX43 INT_R_X43Y33/NE2END_S3_0 INT_R_X43Y34/IMUX8 INT_R_X43Y34/NE2END0 INT_R_X43Y34/WR1BEG1 
pips: CLBLL_L_X42Y33/CLBLL_L.CLBLL_LL_CMUX->CLBLL_LOGIC_OUTS22 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X43Y33/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X43Y33/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_R_X43Y34/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X40Y34/INT_L.WW2END0->>ER1BEG1 INT_L_X42Y33/INT_L.LOGIC_OUTS_L22->>ER1BEG1 INT_L_X42Y33/INT_L.LOGIC_OUTS_L22->>NE2BEG0 INT_L_X42Y34/INT_L.WR1END1->>WW2BEG0 INT_R_X41Y34/INT_R.ER1END1->>IMUX35 INT_R_X43Y33/INT_R.ER1END1->>FAN_ALT7 INT_R_X43Y33/INT_R.ER1END1->>IMUX43 INT_R_X43Y33/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X43Y33/INT_R.FAN_BOUNCE7->>IMUX2 INT_R_X43Y34/INT_R.NE2END0->>IMUX8 INT_R_X43Y34/INT_R.NE2END0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

u1/PIO_control/ping_a[3] - 
wires: CLBLM_R_X43Y33/CLBLM_IMUX11 CLBLM_R_X43Y33/CLBLM_IMUX27 CLBLM_R_X43Y33/CLBLM_LOGIC_OUTS1 CLBLM_R_X43Y33/CLBLM_L_BQ CLBLM_R_X43Y33/CLBLM_M_A4 CLBLM_R_X43Y33/CLBLM_M_B4 INT_R_X43Y33/IMUX11 INT_R_X43Y33/IMUX27 INT_R_X43Y33/LOGIC_OUTS1 
pips: CLBLM_R_X43Y33/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X43Y33/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X43Y33/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_R_X43Y33/INT_R.LOGIC_OUTS1->>IMUX11 INT_R_X43Y33/INT_R.LOGIC_OUTS1->>IMUX27 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

u1/PIO_control/pong_a[3] - 
wires: CLBLL_L_X42Y33/CLBLL_LL_BQ CLBLL_L_X42Y33/CLBLL_LOGIC_OUTS5 CLBLM_R_X43Y33/CLBLM_IMUX17 CLBLM_R_X43Y33/CLBLM_IMUX8 CLBLM_R_X43Y33/CLBLM_M_A5 CLBLM_R_X43Y33/CLBLM_M_B3 INT_L_X42Y33/EL1BEG0 INT_L_X42Y33/LOGIC_OUTS_L5 INT_R_X43Y32/EL1END_S3_0 INT_R_X43Y33/EL1END0 INT_R_X43Y33/IMUX17 INT_R_X43Y33/IMUX8 
pips: CLBLL_L_X42Y33/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLM_R_X43Y33/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X43Y33/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X42Y33/INT_L.LOGIC_OUTS_L5->>EL1BEG0 INT_R_X43Y33/INT_R.EL1END0->>IMUX17 INT_R_X43Y33/INT_R.EL1END0->>IMUX8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

u1/PIO_control/ping_a[1] - 
wires: BRAM_INT_INTERFACE_L_X44Y31/INT_INTERFACE_WL1END2 BRAM_L_X44Y30/BRAM_WL1END2_1 CLBLL_R_X45Y32/CLBLL_LOGIC_OUTS0 CLBLL_R_X45Y32/CLBLL_L_AQ CLBLM_R_X43Y31/CLBLM_IMUX36 CLBLM_R_X43Y31/CLBLM_L_D2 CLBLM_R_X43Y31/CLBLM_WL1END2 CLBLM_R_X43Y32/CLBLM_IMUX3 CLBLM_R_X43Y32/CLBLM_L_A2 INT_L_X44Y31/WL1BEG2 INT_L_X44Y31/WL1END3 INT_L_X44Y32/WL1END_N1_3 INT_R_X43Y31/IMUX36 INT_R_X43Y31/NL1BEG2 INT_R_X43Y31/WL1END2 INT_R_X43Y32/IMUX3 INT_R_X43Y32/NL1END2 INT_R_X45Y31/WL1BEG3 INT_R_X45Y32/LOGIC_OUTS0 INT_R_X45Y32/WL1BEG_N3 
pips: CLBLL_R_X45Y32/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLM_R_X43Y31/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_R_X43Y32/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 INT_L_X44Y31/INT_L.WL1END3->>WL1BEG2 INT_R_X43Y31/INT_R.WL1END2->>IMUX36 INT_R_X43Y31/INT_R.WL1END2->>NL1BEG2 INT_R_X43Y32/INT_R.NL1END2->>IMUX3 INT_R_X45Y32/INT_R.LOGIC_OUTS0->>WL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

u1/PIO_control/pong_a[1] - 
wires: BRAM_INT_INTERFACE_L_X44Y32/INT_INTERFACE_WL1END2 BRAM_L_X44Y30/BRAM_WL1END2_2 CLBLL_R_X45Y32/CLBLL_LL_AQ CLBLL_R_X45Y32/CLBLL_LOGIC_OUTS4 CLBLM_R_X43Y31/CLBLM_IMUX39 CLBLM_R_X43Y31/CLBLM_L_D3 CLBLM_R_X43Y32/CLBLM_IMUX6 CLBLM_R_X43Y32/CLBLM_L_A1 CLBLM_R_X43Y32/CLBLM_WL1END2 INT_L_X44Y32/NW2END_S0_0 INT_L_X44Y32/WL1BEG2 INT_L_X44Y33/NW2END0 INT_R_X43Y31/IMUX39 INT_R_X43Y31/SR1END3 INT_R_X43Y32/IMUX6 INT_R_X43Y32/SR1BEG3 INT_R_X43Y32/SR1END_N3_3 INT_R_X43Y32/WL1END2 INT_R_X45Y32/LOGIC_OUTS4 INT_R_X45Y32/NW2BEG0 INT_R_X45Y33/NW2A0 
pips: CLBLL_R_X45Y32/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLM_R_X43Y31/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_R_X43Y32/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 INT_L_X44Y32/INT_L.NW2END_S0_0->>WL1BEG2 INT_R_X43Y31/INT_R.SR1END3->>IMUX39 INT_R_X43Y32/INT_R.WL1END2->>IMUX6 INT_R_X43Y32/INT_R.WL1END2->>SR1BEG3 INT_R_X45Y32/INT_R.LOGIC_OUTS4->>NW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

T1[0]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data4[0] - 
wires: CLBLL_L_X40Y38/CLBLL_LOGIC_OUTS0 CLBLL_L_X40Y38/CLBLL_L_AQ CLBLL_L_X42Y37/CLBLL_IMUX18 CLBLL_L_X42Y37/CLBLL_LL_B2 CLBLL_L_X42Y37/CLBLL_SE2A0 CLBLM_R_X41Y37/CLBLM_SE2A0 CLBLM_R_X41Y38/CLBLM_IMUX9 CLBLM_R_X41Y38/CLBLM_L_A5 INT_L_X40Y38/LOGIC_OUTS_L0 INT_L_X40Y38/NE2BEG0 INT_L_X40Y39/NE2A0 INT_L_X42Y37/BYP_ALT1 INT_L_X42Y37/BYP_BOUNCE1 INT_L_X42Y37/GFAN0 INT_L_X42Y37/IMUX_L18 INT_L_X42Y37/SE2END0 INT_R_X41Y37/SE2A0 INT_R_X41Y38/IMUX9 INT_R_X41Y38/NE2END_S3_0 INT_R_X41Y38/SE2BEG0 INT_R_X41Y38/SL1END0 INT_R_X41Y39/NE2END0 INT_R_X41Y39/SL1BEG0 
pips: CLBLL_L_X40Y38/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLL_L_X42Y37/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 INT_L_X40Y38/INT_L.LOGIC_OUTS_L0->>NE2BEG0 INT_L_X42Y37/INT_L.BYP_ALT1->>BYP_BOUNCE1 INT_L_X42Y37/INT_L.BYP_BOUNCE1->>GFAN0 INT_L_X42Y37/INT_L.GFAN0->>IMUX_L18 INT_L_X42Y37/INT_L.SE2END0->>BYP_ALT1 INT_R_X41Y38/INT_R.SL1END0->>IMUX9 INT_R_X41Y38/INT_R.SL1END0->>SE2BEG0 INT_R_X41Y39/INT_R.NE2END0->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

data3[0] - 
wires: CLBLL_L_X42Y37/CLBLL_IMUX24 CLBLL_L_X42Y37/CLBLL_LL_B5 CLBLL_L_X42Y37/CLBLL_LOGIC_OUTS0 CLBLL_L_X42Y37/CLBLL_L_AQ CLBLL_L_X42Y38/CLBLL_NW2A0 CLBLM_R_X41Y38/CLBLM_IMUX16 CLBLM_R_X41Y38/CLBLM_L_B3 CLBLM_R_X41Y38/CLBLM_NW2A0 INT_L_X42Y37/IMUX_L24 INT_L_X42Y37/LOGIC_OUTS_L0 INT_L_X42Y37/NW2BEG0 INT_L_X42Y38/NW2A0 INT_R_X41Y37/NW2END_S0_0 INT_R_X41Y38/IMUX16 INT_R_X41Y38/NW2END0 
pips: CLBLL_L_X42Y37/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_L_X42Y37/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 INT_L_X42Y37/INT_L.LOGIC_OUTS_L0->>IMUX_L24 INT_L_X42Y37/INT_L.LOGIC_OUTS_L0->>NW2BEG0 INT_R_X41Y38/INT_R.NW2END0->>IMUX16 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

data2[0] - 
wires: CLBLL_L_X42Y33/CLBLL_NW4A1 CLBLL_L_X42Y35/CLBLL_LOGIC_OUTS0 CLBLL_L_X42Y35/CLBLL_L_AQ CLBLL_L_X42Y37/CLBLL_IMUX17 CLBLL_L_X42Y37/CLBLL_LL_B3 CLBLM_R_X41Y33/CLBLM_NW4A1 CLBLM_R_X41Y38/CLBLM_IMUX19 CLBLM_R_X41Y38/CLBLM_L_B2 INT_L_X40Y37/NE2BEG1 INT_L_X40Y37/NW6END1 INT_L_X40Y38/NE2A1 INT_L_X42Y33/NW6BEG1 INT_L_X42Y33/SS2END0 INT_L_X42Y34/SS2A0 INT_L_X42Y35/LOGIC_OUTS_L0 INT_L_X42Y35/NN2BEG0 INT_L_X42Y35/SS2BEG0 INT_L_X42Y36/NN2A0 INT_L_X42Y36/NN2END_S2_0 INT_L_X42Y37/IMUX_L17 INT_L_X42Y37/NN2END0 INT_R_X41Y33/NW6A1 INT_R_X41Y34/NW6B1 INT_R_X41Y35/NW6C1 INT_R_X41Y36/NW6D1 INT_R_X41Y37/NW6E1 INT_R_X41Y38/IMUX19 INT_R_X41Y38/NE2END1 
pips: CLBLL_L_X42Y35/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLL_L_X42Y37/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 INT_L_X40Y37/INT_L.NW6END1->>NE2BEG1 INT_L_X42Y33/INT_L.SS2END0->>NW6BEG1 INT_L_X42Y35/INT_L.LOGIC_OUTS_L0->>NN2BEG0 INT_L_X42Y35/INT_L.LOGIC_OUTS_L0->>SS2BEG0 INT_L_X42Y37/INT_L.NN2END0->>IMUX_L17 INT_R_X41Y38/INT_R.NE2END1->>IMUX19 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

T1[1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data4[1] - 
wires: BRAM_INT_INTERFACE_L_X38Y38/INT_INTERFACE_NE2A1 BRAM_INT_INTERFACE_L_X38Y38/INT_INTERFACE_WR1END2 BRAM_L_X38Y35/BRAM_NE2A1_3 BRAM_L_X38Y35/BRAM_WR1END2_3 CLBLM_R_X37Y35/CLBLM_IMUX6 CLBLM_R_X37Y35/CLBLM_L_A1 CLBLM_R_X37Y37/CLBLM_LOGIC_OUTS1 CLBLM_R_X37Y37/CLBLM_L_BQ CLBLM_R_X37Y38/CLBLM_NE2A1 CLBLM_R_X37Y38/CLBLM_WR1END2 CLBLM_R_X39Y38/CLBLM_IMUX0 CLBLM_R_X39Y38/CLBLM_L_A3 INT_L_X38Y38/EL1BEG0 INT_L_X38Y38/NE2END1 INT_L_X38Y38/WR1BEG2 INT_R_X37Y35/IMUX6 INT_R_X37Y35/SS2END2 INT_R_X37Y36/SS2A2 INT_R_X37Y37/LOGIC_OUTS1 INT_R_X37Y37/NE2BEG1 INT_R_X37Y37/SR1END2 INT_R_X37Y37/SS2BEG2 INT_R_X37Y38/NE2A1 INT_R_X37Y38/SR1BEG2 INT_R_X37Y38/WR1END2 INT_R_X39Y37/EL1END_S3_0 INT_R_X39Y38/EL1END0 INT_R_X39Y38/IMUX0 
pips: CLBLM_R_X37Y35/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X37Y37/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_R_X39Y38/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 INT_L_X38Y38/INT_L.NE2END1->>EL1BEG0 INT_L_X38Y38/INT_L.NE2END1->>WR1BEG2 INT_R_X37Y35/INT_R.SS2END2->>IMUX6 INT_R_X37Y37/INT_R.LOGIC_OUTS1->>NE2BEG1 INT_R_X37Y37/INT_R.SR1END2->>SS2BEG2 INT_R_X37Y38/INT_R.WR1END2->>SR1BEG2 INT_R_X39Y38/INT_R.EL1END0->>IMUX0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

data3[1] - 
wires: BRAM_INT_INTERFACE_L_X38Y37/INT_INTERFACE_EL1BEG3 BRAM_L_X38Y35/BRAM_EL1BEG3_2 CLBLM_R_X37Y35/CLBLM_IMUX9 CLBLM_R_X37Y35/CLBLM_L_A5 CLBLM_R_X37Y36/CLBLM_LOGIC_OUTS0 CLBLM_R_X37Y36/CLBLM_L_AQ CLBLM_R_X37Y37/CLBLM_EL1BEG3 CLBLM_R_X39Y38/CLBLM_IMUX25 CLBLM_R_X39Y38/CLBLM_L_B5 INT_L_X38Y37/EL1END3 INT_L_X38Y37/ER1BEG_S0 INT_L_X38Y38/ER1BEG0 INT_R_X37Y35/IMUX9 INT_R_X37Y35/SL1END0 INT_R_X37Y36/LOGIC_OUTS0 INT_R_X37Y36/NN2BEG0 INT_R_X37Y36/SL1BEG0 INT_R_X37Y37/EL1BEG3 INT_R_X37Y37/NN2A0 INT_R_X37Y37/NN2END_S2_0 INT_R_X37Y38/EL1BEG_N3 INT_R_X37Y38/NN2END0 INT_R_X39Y38/ER1END0 INT_R_X39Y38/IMUX25 
pips: CLBLM_R_X37Y35/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X37Y36/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X39Y38/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 INT_L_X38Y37/INT_L.EL1END3->>ER1BEG_S0 INT_R_X37Y35/INT_R.SL1END0->>IMUX9 INT_R_X37Y36/INT_R.LOGIC_OUTS0->>NN2BEG0 INT_R_X37Y36/INT_R.LOGIC_OUTS0->>SL1BEG0 INT_R_X37Y38/INT_R.NN2END0->>EL1BEG_N3 INT_R_X39Y38/INT_R.ER1END0->>IMUX25 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

data2[1] - 
wires: BRAM_INT_INTERFACE_L_X38Y35/INT_INTERFACE_SW2A0 BRAM_INT_INTERFACE_L_X38Y37/INT_INTERFACE_NE2A0 BRAM_L_X38Y35/BRAM_NE2A0_2 BRAM_L_X38Y35/BRAM_SW2A0_0 CLBLM_R_X37Y35/CLBLM_IMUX10 CLBLM_R_X37Y35/CLBLM_L_A4 CLBLM_R_X37Y35/CLBLM_SW2A0 CLBLM_R_X37Y36/CLBLM_LOGIC_OUTS4 CLBLM_R_X37Y36/CLBLM_M_AQ CLBLM_R_X37Y37/CLBLM_NE2A0 CLBLM_R_X39Y38/CLBLM_IMUX16 CLBLM_R_X39Y38/CLBLM_L_B3 INT_L_X38Y35/SW2A0 INT_L_X38Y36/NE2END_S3_0 INT_L_X38Y36/SL1END0 INT_L_X38Y36/SW2BEG0 INT_L_X38Y37/NE2BEG0 INT_L_X38Y37/NE2END0 INT_L_X38Y37/SL1BEG0 INT_L_X38Y38/NE2A0 INT_R_X37Y35/IMUX10 INT_R_X37Y35/SW2END0 INT_R_X37Y36/LOGIC_OUTS4 INT_R_X37Y36/NE2BEG0 INT_R_X37Y37/NE2A0 INT_R_X39Y37/NE2END_S3_0 INT_R_X39Y38/IMUX16 INT_R_X39Y38/NE2END0 
pips: CLBLM_R_X37Y35/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X37Y36/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_R_X39Y38/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 INT_L_X38Y36/INT_L.SL1END0->>SW2BEG0 INT_L_X38Y37/INT_L.NE2END0->>NE2BEG0 INT_L_X38Y37/INT_L.NE2END0->>SL1BEG0 INT_R_X37Y35/INT_R.SW2END0->>IMUX10 INT_R_X37Y36/INT_R.LOGIC_OUTS4->>NE2BEG0 INT_R_X39Y38/INT_R.NE2END0->>IMUX16 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

T1[2]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data4[2] - 
wires: CLBLL_L_X40Y34/CLBLL_LL_AQ CLBLL_L_X40Y34/CLBLL_LOGIC_OUTS4 CLBLL_L_X40Y35/CLBLL_IMUX8 CLBLL_L_X40Y35/CLBLL_LL_A5 CLBLL_L_X40Y36/CLBLL_IMUX6 CLBLL_L_X40Y36/CLBLL_L_A1 INT_L_X40Y33/SE2A0 INT_L_X40Y34/LOGIC_OUTS_L4 INT_L_X40Y34/NW2END_S0_0 INT_L_X40Y34/SE2BEG0 INT_L_X40Y35/IMUX_L8 INT_L_X40Y35/NL1BEG_N3 INT_L_X40Y35/NR1BEG3 INT_L_X40Y35/NW2END0 INT_L_X40Y36/IMUX_L6 INT_L_X40Y36/NR1END3 INT_R_X41Y33/NR1BEG0 INT_R_X41Y33/SE2END0 INT_R_X41Y34/NR1END0 INT_R_X41Y34/NW2BEG0 INT_R_X41Y35/NW2A0 
pips: CLBLL_L_X40Y34/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLL_L_X40Y35/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_L_X40Y36/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 INT_L_X40Y34/INT_L.LOGIC_OUTS_L4->>SE2BEG0 INT_L_X40Y35/INT_L.NL1BEG_N3->>NR1BEG3 INT_L_X40Y35/INT_L.NW2END0->>IMUX_L8 INT_L_X40Y35/INT_L.NW2END0->>NL1BEG_N3 INT_L_X40Y36/INT_L.NR1END3->>IMUX_L6 INT_R_X41Y33/INT_R.SE2END0->>NR1BEG0 INT_R_X41Y34/INT_R.NR1END0->>NW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

data3[2] - 
wires: CLBLL_L_X40Y35/CLBLL_IMUX11 CLBLL_L_X40Y35/CLBLL_LL_A4 CLBLL_L_X40Y35/CLBLL_LOGIC_OUTS1 CLBLL_L_X40Y35/CLBLL_L_BQ CLBLL_L_X40Y36/CLBLL_IMUX19 CLBLL_L_X40Y36/CLBLL_L_B2 INT_L_X40Y35/IMUX_L11 INT_L_X40Y35/LOGIC_OUTS_L1 INT_L_X40Y35/NR1BEG1 INT_L_X40Y36/IMUX_L19 INT_L_X40Y36/NR1END1 
pips: CLBLL_L_X40Y35/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_L_X40Y35/CLBLL_L.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLL_L_X40Y36/CLBLL_L.CLBLL_IMUX19->CLBLL_L_B2 INT_L_X40Y35/INT_L.LOGIC_OUTS_L1->>IMUX_L11 INT_L_X40Y35/INT_L.LOGIC_OUTS_L1->>NR1BEG1 INT_L_X40Y36/INT_L.NR1END1->>IMUX_L19 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

data2[2] - 
wires: CLBLL_L_X40Y35/CLBLL_IMUX1 CLBLL_L_X40Y35/CLBLL_LL_A3 CLBLL_L_X40Y35/CLBLL_NE2A0 CLBLL_L_X40Y36/CLBLL_IMUX16 CLBLL_L_X40Y36/CLBLL_L_B3 CLBLM_R_X39Y34/CLBLM_LOGIC_OUTS0 CLBLM_R_X39Y34/CLBLM_L_AQ CLBLM_R_X39Y35/CLBLM_NE2A0 INT_L_X40Y34/NE2END_S3_0 INT_L_X40Y35/IMUX_L1 INT_L_X40Y35/NE2END0 INT_L_X40Y35/NR1BEG0 INT_L_X40Y36/IMUX_L16 INT_L_X40Y36/NR1END0 INT_R_X39Y34/LOGIC_OUTS0 INT_R_X39Y34/NE2BEG0 INT_R_X39Y35/NE2A0 VBRK_X99Y37/VBRK_NE2A0 
pips: CLBLL_L_X40Y35/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X40Y36/CLBLL_L.CLBLL_IMUX16->CLBLL_L_B3 CLBLM_R_X39Y34/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X40Y35/INT_L.NE2END0->>IMUX_L1 INT_L_X40Y35/INT_L.NE2END0->>NR1BEG0 INT_L_X40Y36/INT_L.NR1END0->>IMUX_L16 INT_R_X39Y34/INT_R.LOGIC_OUTS0->>NE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

T1[3]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data4[3] - 
wires: CLBLM_R_X37Y37/CLBLM_IMUX0 CLBLM_R_X37Y37/CLBLM_IMUX2 CLBLM_R_X37Y37/CLBLM_LOGIC_OUTS2 CLBLM_R_X37Y37/CLBLM_L_A3 CLBLM_R_X37Y37/CLBLM_L_CQ CLBLM_R_X37Y37/CLBLM_M_A2 INT_R_X37Y37/FAN_ALT7 INT_R_X37Y37/FAN_BOUNCE7 INT_R_X37Y37/IMUX0 INT_R_X37Y37/IMUX2 INT_R_X37Y37/LOGIC_OUTS2 
pips: CLBLM_R_X37Y37/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X37Y37/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X37Y37/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_R_X37Y37/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X37Y37/INT_R.FAN_BOUNCE7->>IMUX0 INT_R_X37Y37/INT_R.FAN_BOUNCE7->>IMUX2 INT_R_X37Y37/INT_R.LOGIC_OUTS2->>FAN_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

data3[3] - 
wires: CLBLM_R_X37Y37/CLBLM_IMUX11 CLBLM_R_X37Y37/CLBLM_IMUX13 CLBLM_R_X37Y37/CLBLM_L_B6 CLBLM_R_X37Y37/CLBLM_M_A4 CLBLM_R_X37Y38/CLBLM_LOGIC_OUTS0 CLBLM_R_X37Y38/CLBLM_L_AQ INT_R_X37Y37/FAN_ALT3 INT_R_X37Y37/FAN_BOUNCE3 INT_R_X37Y37/FAN_BOUNCE_S3_0 INT_R_X37Y37/IMUX11 INT_R_X37Y37/IMUX13 INT_R_X37Y38/FAN_ALT0 INT_R_X37Y38/FAN_BOUNCE0 INT_R_X37Y38/LOGIC_OUTS0 
pips: CLBLM_R_X37Y37/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X37Y37/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X37Y38/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_R_X37Y37/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X37Y37/INT_R.FAN_BOUNCE3->>IMUX11 INT_R_X37Y37/INT_R.FAN_BOUNCE3->>IMUX13 INT_R_X37Y37/INT_R.FAN_BOUNCE_S3_0->>FAN_ALT3 INT_R_X37Y38/INT_R.FAN_ALT0->>FAN_BOUNCE0 INT_R_X37Y38/INT_R.LOGIC_OUTS0->>FAN_ALT0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

data2[3] - 
wires: CLBLM_R_X37Y36/CLBLM_LOGIC_OUTS5 CLBLM_R_X37Y36/CLBLM_M_BQ CLBLM_R_X37Y37/CLBLM_IMUX16 CLBLM_R_X37Y37/CLBLM_IMUX8 CLBLM_R_X37Y37/CLBLM_L_B3 CLBLM_R_X37Y37/CLBLM_M_A5 INT_R_X37Y36/LOGIC_OUTS5 INT_R_X37Y36/NL1BEG0 INT_R_X37Y36/NL1END_S3_0 INT_R_X37Y37/IMUX16 INT_R_X37Y37/IMUX8 INT_R_X37Y37/NL1END0 
pips: CLBLM_R_X37Y36/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 CLBLM_R_X37Y37/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X37Y37/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 INT_R_X37Y36/INT_R.LOGIC_OUTS5->>NL1BEG0 INT_R_X37Y37/INT_R.NL1END0->>IMUX16 INT_R_X37Y37/INT_R.NL1END0->>IMUX8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

T1[4]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data4[4] - 
wires: CLBLL_L_X42Y36/CLBLL_IMUX2 CLBLL_L_X42Y36/CLBLL_LL_A2 CLBLL_L_X42Y36/CLBLL_LL_BQ CLBLL_L_X42Y36/CLBLL_LOGIC_OUTS5 CLBLL_L_X42Y37/CLBLL_IMUX32 CLBLL_L_X42Y37/CLBLL_LL_C1 INT_L_X42Y36/IMUX_L2 INT_L_X42Y36/LOGIC_OUTS_L5 INT_L_X42Y36/NL1BEG0 INT_L_X42Y36/NL1END_S3_0 INT_L_X42Y37/IMUX_L32 INT_L_X42Y37/NL1END0 
pips: CLBLL_L_X42Y36/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_L_X42Y36/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLL_L_X42Y37/CLBLL_L.CLBLL_IMUX32->CLBLL_LL_C1 INT_L_X42Y36/INT_L.LOGIC_OUTS_L5->>IMUX_L2 INT_L_X42Y36/INT_L.LOGIC_OUTS_L5->>NL1BEG0 INT_L_X42Y37/INT_L.NL1END0->>IMUX_L32 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

data3[4] - 
wires: CLBLL_L_X42Y36/CLBLL_IMUX18 CLBLL_L_X42Y36/CLBLL_LL_B2 CLBLL_L_X42Y37/CLBLL_IMUX35 CLBLL_L_X42Y37/CLBLL_LL_C6 CLBLL_L_X42Y37/CLBLL_LOGIC_OUTS1 CLBLL_L_X42Y37/CLBLL_L_BQ INT_L_X42Y36/IMUX_L18 INT_L_X42Y36/SL1END1 INT_L_X42Y37/IMUX_L35 INT_L_X42Y37/LOGIC_OUTS_L1 INT_L_X42Y37/SL1BEG1 
pips: CLBLL_L_X42Y36/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_L_X42Y37/CLBLL_L.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_L_X42Y37/CLBLL_L.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 INT_L_X42Y36/INT_L.SL1END1->>IMUX_L18 INT_L_X42Y37/INT_L.LOGIC_OUTS_L1->>IMUX_L35 INT_L_X42Y37/INT_L.LOGIC_OUTS_L1->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

data2[4] - 
wires: CLBLL_L_X42Y35/CLBLL_LOGIC_OUTS1 CLBLL_L_X42Y35/CLBLL_L_BQ CLBLL_L_X42Y36/CLBLL_IMUX24 CLBLL_L_X42Y36/CLBLL_LL_B5 CLBLL_L_X42Y37/CLBLL_IMUX22 CLBLL_L_X42Y37/CLBLL_LL_C3 INT_L_X42Y35/LOGIC_OUTS_L1 INT_L_X42Y35/NR1BEG1 INT_L_X42Y36/GFAN0 INT_L_X42Y36/IMUX_L24 INT_L_X42Y36/NR1BEG1 INT_L_X42Y36/NR1END1 INT_L_X42Y37/GFAN1 INT_L_X42Y37/IMUX_L22 INT_L_X42Y37/NR1END1 
pips: CLBLL_L_X42Y35/CLBLL_L.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLL_L_X42Y36/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_L_X42Y37/CLBLL_L.CLBLL_IMUX22->CLBLL_LL_C3 INT_L_X42Y35/INT_L.LOGIC_OUTS_L1->>NR1BEG1 INT_L_X42Y36/INT_L.GFAN0->>IMUX_L24 INT_L_X42Y36/INT_L.NR1END1->>GFAN0 INT_L_X42Y36/INT_L.NR1END1->>NR1BEG1 INT_L_X42Y37/INT_L.GFAN1->>IMUX_L22 INT_L_X42Y37/INT_L.NR1END1->>GFAN1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

T1[5]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data4[5] - 
wires: CLBLL_L_X40Y38/CLBLL_LOGIC_OUTS1 CLBLL_L_X40Y38/CLBLL_L_BQ CLBLL_L_X42Y37/CLBLL_IMUX38 CLBLL_L_X42Y37/CLBLL_LL_D3 CLBLL_L_X42Y38/CLBLL_EE2A1 CLBLL_L_X42Y38/CLBLL_IMUX3 CLBLL_L_X42Y38/CLBLL_L_A2 CLBLM_R_X41Y38/CLBLM_EE2A1 INT_L_X40Y38/EE2BEG1 INT_L_X40Y38/LOGIC_OUTS_L1 INT_L_X42Y37/FAN_BOUNCE_S3_2 INT_L_X42Y37/IMUX_L38 INT_L_X42Y38/EE2END1 INT_L_X42Y38/FAN_ALT2 INT_L_X42Y38/FAN_BOUNCE2 INT_L_X42Y38/IMUX_L3 INT_R_X41Y38/EE2A1 
pips: CLBLL_L_X40Y38/CLBLL_L.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLL_L_X42Y37/CLBLL_L.CLBLL_IMUX38->CLBLL_LL_D3 CLBLL_L_X42Y38/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 INT_L_X40Y38/INT_L.LOGIC_OUTS_L1->>EE2BEG1 INT_L_X42Y37/INT_L.FAN_BOUNCE_S3_2->>IMUX_L38 INT_L_X42Y38/INT_L.EE2END1->>FAN_ALT2 INT_L_X42Y38/INT_L.EE2END1->>IMUX_L3 INT_L_X42Y38/INT_L.FAN_ALT2->>FAN_BOUNCE2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

data3[5] - 
wires: CLBLL_L_X42Y37/CLBLL_IMUX44 CLBLL_L_X42Y37/CLBLL_LL_D4 CLBLL_L_X42Y37/CLBLL_LOGIC_OUTS2 CLBLL_L_X42Y37/CLBLL_L_CQ CLBLL_L_X42Y38/CLBLL_IMUX25 CLBLL_L_X42Y38/CLBLL_L_B5 INT_L_X42Y37/IMUX_L44 INT_L_X42Y37/LOGIC_OUTS_L2 INT_L_X42Y37/NL1BEG1 INT_L_X42Y38/IMUX_L25 INT_L_X42Y38/NL1END1 
pips: CLBLL_L_X42Y37/CLBLL_L.CLBLL_IMUX44->CLBLL_LL_D4 CLBLL_L_X42Y37/CLBLL_L.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 CLBLL_L_X42Y38/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 INT_L_X42Y37/INT_L.LOGIC_OUTS_L2->>IMUX_L44 INT_L_X42Y37/INT_L.LOGIC_OUTS_L2->>NL1BEG1 INT_L_X42Y38/INT_L.NL1END1->>IMUX_L25 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

data2[5] - 
wires: CLBLL_L_X42Y35/CLBLL_LOGIC_OUTS2 CLBLL_L_X42Y35/CLBLL_L_CQ CLBLL_L_X42Y37/CLBLL_IMUX45 CLBLL_L_X42Y37/CLBLL_LL_D2 CLBLL_L_X42Y38/CLBLL_IMUX26 CLBLL_L_X42Y38/CLBLL_L_B4 INT_L_X42Y35/LOGIC_OUTS_L2 INT_L_X42Y35/NE2BEG2 INT_L_X42Y36/NE2A2 INT_L_X42Y37/FAN_BOUNCE_S3_4 INT_L_X42Y37/IMUX_L45 INT_L_X42Y38/FAN_ALT4 INT_L_X42Y38/FAN_BOUNCE4 INT_L_X42Y38/IMUX_L26 INT_L_X42Y38/NW2END1 INT_R_X43Y36/NE2END2 INT_R_X43Y36/NL1BEG1 INT_R_X43Y37/NL1END1 INT_R_X43Y37/NW2BEG1 INT_R_X43Y38/NW2A1 
pips: CLBLL_L_X42Y35/CLBLL_L.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 CLBLL_L_X42Y37/CLBLL_L.CLBLL_IMUX45->CLBLL_LL_D2 CLBLL_L_X42Y38/CLBLL_L.CLBLL_IMUX26->CLBLL_L_B4 INT_L_X42Y35/INT_L.LOGIC_OUTS_L2->>NE2BEG2 INT_L_X42Y37/INT_L.FAN_BOUNCE_S3_4->>IMUX_L45 INT_L_X42Y38/INT_L.FAN_ALT4->>FAN_BOUNCE4 INT_L_X42Y38/INT_L.NW2END1->>FAN_ALT4 INT_L_X42Y38/INT_L.NW2END1->>IMUX_L26 INT_R_X43Y36/INT_R.NE2END2->>NL1BEG1 INT_R_X43Y37/INT_R.NL1END1->>NW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

T1[6]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data4[6] - 
wires: CLBLM_R_X43Y38/CLBLM_IMUX24 CLBLM_R_X43Y38/CLBLM_IMUX40 CLBLM_R_X43Y38/CLBLM_M_B5 CLBLM_R_X43Y38/CLBLM_M_D1 CLBLM_R_X43Y39/CLBLM_LOGIC_OUTS0 CLBLM_R_X43Y39/CLBLM_L_AQ INT_R_X43Y38/IMUX24 INT_R_X43Y38/IMUX40 INT_R_X43Y38/SL1END0 INT_R_X43Y39/LOGIC_OUTS0 INT_R_X43Y39/SL1BEG0 
pips: CLBLM_R_X43Y38/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X43Y38/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X43Y39/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_R_X43Y38/INT_R.SL1END0->>IMUX24 INT_R_X43Y38/INT_R.SL1END0->>IMUX40 INT_R_X43Y39/INT_R.LOGIC_OUTS0->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

data3[6] - 
wires: CLBLL_L_X42Y37/CLBLL_LOGIC_OUTS3 CLBLL_L_X42Y37/CLBLL_L_DQ CLBLM_R_X43Y38/CLBLM_IMUX18 CLBLM_R_X43Y38/CLBLM_IMUX32 CLBLM_R_X43Y38/CLBLM_M_B2 CLBLM_R_X43Y38/CLBLM_M_C1 INT_L_X42Y37/ER1BEG_S0 INT_L_X42Y37/LOGIC_OUTS_L3 INT_L_X42Y38/ER1BEG0 INT_R_X43Y38/ER1END0 INT_R_X43Y38/IMUX18 INT_R_X43Y38/IMUX32 
pips: CLBLL_L_X42Y37/CLBLL_L.CLBLL_L_DQ->CLBLL_LOGIC_OUTS3 CLBLM_R_X43Y38/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X43Y38/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 INT_L_X42Y37/INT_L.LOGIC_OUTS_L3->>ER1BEG_S0 INT_R_X43Y38/INT_R.ER1END0->>IMUX18 INT_R_X43Y38/INT_R.ER1END0->>IMUX32 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

data2[6] - 
wires: CLBLL_L_X42Y35/CLBLL_LOGIC_OUTS3 CLBLL_L_X42Y35/CLBLL_L_DQ CLBLM_R_X43Y38/CLBLM_IMUX15 CLBLM_R_X43Y38/CLBLM_IMUX22 CLBLM_R_X43Y38/CLBLM_M_B1 CLBLM_R_X43Y38/CLBLM_M_C3 INT_L_X42Y35/LOGIC_OUTS_L3 INT_L_X42Y35/NE2BEG3 INT_L_X42Y36/NE2A3 INT_R_X43Y36/NE2END3 INT_R_X43Y36/NN2BEG3 INT_R_X43Y37/NN2A3 INT_R_X43Y38/IMUX15 INT_R_X43Y38/IMUX22 INT_R_X43Y38/NN2END3 
pips: CLBLL_L_X42Y35/CLBLL_L.CLBLL_L_DQ->CLBLL_LOGIC_OUTS3 CLBLM_R_X43Y38/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X43Y38/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 INT_L_X42Y35/INT_L.LOGIC_OUTS_L3->>NE2BEG3 INT_R_X43Y36/INT_R.NE2END3->>NN2BEG3 INT_R_X43Y38/INT_R.NN2END3->>IMUX15 INT_R_X43Y38/INT_R.NN2END3->>IMUX22 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

T1[7]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data4[7] - 
wires: CLBLL_L_X40Y35/CLBLL_ER1BEG1 CLBLL_L_X40Y35/CLBLL_IMUX27 CLBLL_L_X40Y35/CLBLL_IMUX3 CLBLL_L_X40Y35/CLBLL_LL_B4 CLBLL_L_X40Y35/CLBLL_L_A2 CLBLM_R_X39Y35/CLBLM_ER1BEG1 CLBLM_R_X39Y35/CLBLM_LOGIC_OUTS0 CLBLM_R_X39Y35/CLBLM_L_AQ INT_L_X40Y35/ER1END1 INT_L_X40Y35/IMUX_L27 INT_L_X40Y35/IMUX_L3 INT_R_X39Y35/ER1BEG1 INT_R_X39Y35/LOGIC_OUTS0 VBRK_X99Y37/VBRK_ER1BEG1 
pips: CLBLL_L_X40Y35/CLBLL_L.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_L_X40Y35/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 CLBLM_R_X39Y35/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X40Y35/INT_L.ER1END1->>IMUX_L27 INT_L_X40Y35/INT_L.ER1END1->>IMUX_L3 INT_R_X39Y35/INT_R.LOGIC_OUTS0->>ER1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

data3[7] - 
wires: CLBLL_L_X40Y35/CLBLL_IMUX24 CLBLL_L_X40Y35/CLBLL_IMUX26 CLBLL_L_X40Y35/CLBLL_LL_B5 CLBLL_L_X40Y35/CLBLL_LOGIC_OUTS2 CLBLL_L_X40Y35/CLBLL_L_B4 CLBLL_L_X40Y35/CLBLL_L_CQ INT_L_X40Y35/FAN_ALT7 INT_L_X40Y35/FAN_BOUNCE7 INT_L_X40Y35/IMUX_L24 INT_L_X40Y35/IMUX_L26 INT_L_X40Y35/LOGIC_OUTS_L2 
pips: CLBLL_L_X40Y35/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_L_X40Y35/CLBLL_L.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_L_X40Y35/CLBLL_L.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 INT_L_X40Y35/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X40Y35/INT_L.FAN_BOUNCE7->>IMUX_L24 INT_L_X40Y35/INT_L.FAN_BOUNCE7->>IMUX_L26 INT_L_X40Y35/INT_L.LOGIC_OUTS_L2->>FAN_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

data2[7] - 
wires: CLBLL_L_X40Y35/CLBLL_IMUX18 CLBLL_L_X40Y35/CLBLL_IMUX19 CLBLL_L_X40Y35/CLBLL_LL_B2 CLBLL_L_X40Y35/CLBLL_L_B2 CLBLL_L_X40Y35/CLBLL_SE2A1 CLBLM_R_X39Y34/CLBLM_LOGIC_OUTS1 CLBLM_R_X39Y34/CLBLM_L_BQ CLBLM_R_X39Y35/CLBLM_SE2A1 INT_L_X38Y35/NE2BEG1 INT_L_X38Y35/NW2END1 INT_L_X38Y36/NE2A1 INT_L_X40Y35/IMUX_L18 INT_L_X40Y35/IMUX_L19 INT_L_X40Y35/SE2END1 INT_R_X39Y34/LOGIC_OUTS1 INT_R_X39Y34/NW2BEG1 INT_R_X39Y35/NW2A1 INT_R_X39Y35/SE2A1 INT_R_X39Y36/NE2END1 INT_R_X39Y36/SE2BEG1 VBRK_X99Y37/VBRK_SE2A1 
pips: CLBLL_L_X40Y35/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_L_X40Y35/CLBLL_L.CLBLL_IMUX19->CLBLL_L_B2 CLBLM_R_X39Y34/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X38Y35/INT_L.NW2END1->>NE2BEG1 INT_L_X40Y35/INT_L.SE2END1->>IMUX_L18 INT_L_X40Y35/INT_L.SE2END1->>IMUX_L19 INT_R_X39Y34/INT_R.LOGIC_OUTS1->>NW2BEG1 INT_R_X39Y36/INT_R.NE2END1->>SE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

T1[7]_i_3_n_0 - 
wires: CLBLM_R_X43Y32/CLBLM_IMUX35 CLBLM_R_X43Y32/CLBLM_LOGIC_OUTS8 CLBLM_R_X43Y32/CLBLM_L_A CLBLM_R_X43Y32/CLBLM_M_C6 INT_R_X43Y32/BYP_ALT1 INT_R_X43Y32/BYP_BOUNCE1 INT_R_X43Y32/IMUX35 INT_R_X43Y32/LOGIC_OUTS8 
pips: CLBLM_R_X43Y32/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X43Y32/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_R_X43Y32/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X43Y32/INT_R.BYP_BOUNCE1->>IMUX35 INT_R_X43Y32/INT_R.LOGIC_OUTS8->>BYP_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

IDEctrl_FATR0 - 
wires: CLBLL_L_X42Y38/CLBLL_IMUX19 CLBLL_L_X42Y38/CLBLL_L_B2 CLBLM_R_X43Y32/CLBLM_IMUX22 CLBLM_R_X43Y32/CLBLM_M_C3 CLBLM_R_X43Y35/CLBLM_LOGIC_OUTS6 CLBLM_R_X43Y35/CLBLM_M_CQ INT_L_X42Y38/IMUX_L19 INT_L_X42Y38/NW2END2 INT_R_X43Y32/IMUX22 INT_R_X43Y32/SL1END3 INT_R_X43Y33/SL1BEG3 INT_R_X43Y33/SL1END3 INT_R_X43Y34/SL1BEG3 INT_R_X43Y34/SR1END3 INT_R_X43Y35/LOGIC_OUTS6 INT_R_X43Y35/NN2BEG2 INT_R_X43Y35/SR1BEG3 INT_R_X43Y35/SR1END_N3_3 INT_R_X43Y36/NN2A2 INT_R_X43Y37/NN2END2 INT_R_X43Y37/NW2BEG2 INT_R_X43Y38/NW2A2 
pips: CLBLL_L_X42Y38/CLBLL_L.CLBLL_IMUX19->CLBLL_L_B2 CLBLM_R_X43Y32/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X43Y35/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_L_X42Y38/INT_L.NW2END2->>IMUX_L19 INT_R_X43Y32/INT_R.SL1END3->>IMUX22 INT_R_X43Y33/INT_R.SL1END3->>SL1BEG3 INT_R_X43Y34/INT_R.SR1END3->>SL1BEG3 INT_R_X43Y35/INT_R.LOGIC_OUTS6->>NN2BEG2 INT_R_X43Y35/INT_R.LOGIC_OUTS6->>SR1BEG3 INT_R_X43Y37/INT_R.NN2END2->>NW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

T2[0]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data4[8] - 
wires: CLBLM_R_X43Y30/CLBLM_IMUX10 CLBLM_R_X43Y30/CLBLM_IMUX2 CLBLM_R_X43Y30/CLBLM_LOGIC_OUTS5 CLBLM_R_X43Y30/CLBLM_L_A4 CLBLM_R_X43Y30/CLBLM_M_A2 CLBLM_R_X43Y30/CLBLM_M_BQ INT_R_X43Y30/IMUX10 INT_R_X43Y30/IMUX2 INT_R_X43Y30/LOGIC_OUTS5 
pips: CLBLM_R_X43Y30/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X43Y30/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X43Y30/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_R_X43Y30/INT_R.LOGIC_OUTS5->>IMUX10 INT_R_X43Y30/INT_R.LOGIC_OUTS5->>IMUX2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

data3[8] - 
wires: BRAM_INT_INTERFACE_L_X44Y30/INT_INTERFACE_WR1END1 BRAM_L_X44Y30/BRAM_WR1END1_0 CLBLL_R_X45Y30/CLBLL_LOGIC_OUTS0 CLBLL_R_X45Y30/CLBLL_L_AQ CLBLM_R_X43Y30/CLBLM_IMUX18 CLBLM_R_X43Y30/CLBLM_IMUX3 CLBLM_R_X43Y30/CLBLM_L_A2 CLBLM_R_X43Y30/CLBLM_M_B2 CLBLM_R_X43Y30/CLBLM_WR1END1 INT_L_X44Y29/WL1END3 INT_L_X44Y30/WL1END_N1_3 INT_L_X44Y30/WR1BEG1 INT_R_X43Y30/IMUX18 INT_R_X43Y30/IMUX3 INT_R_X43Y30/WR1END1 INT_R_X45Y29/WL1BEG3 INT_R_X45Y30/LOGIC_OUTS0 INT_R_X45Y30/WL1BEG_N3 
pips: CLBLL_R_X45Y30/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLM_R_X43Y30/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X43Y30/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 INT_L_X44Y30/INT_L.WL1END_N1_3->>WR1BEG1 INT_R_X43Y30/INT_R.WR1END1->>IMUX18 INT_R_X43Y30/INT_R.WR1END1->>IMUX3 INT_R_X45Y30/INT_R.LOGIC_OUTS0->>WL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

data2[8] - 
wires: CLBLM_R_X43Y28/CLBLM_LOGIC_OUTS0 CLBLM_R_X43Y28/CLBLM_L_AQ CLBLM_R_X43Y30/CLBLM_IMUX0 CLBLM_R_X43Y30/CLBLM_IMUX17 CLBLM_R_X43Y30/CLBLM_L_A3 CLBLM_R_X43Y30/CLBLM_M_B3 INT_R_X43Y28/LOGIC_OUTS0 INT_R_X43Y28/NN2BEG0 INT_R_X43Y29/NN2A0 INT_R_X43Y29/NN2END_S2_0 INT_R_X43Y30/IMUX0 INT_R_X43Y30/IMUX17 INT_R_X43Y30/NN2END0 
pips: CLBLM_R_X43Y28/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X43Y30/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X43Y30/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 INT_R_X43Y28/INT_R.LOGIC_OUTS0->>NN2BEG0 INT_R_X43Y30/INT_R.NN2END0->>IMUX0 INT_R_X43Y30/INT_R.NN2END0->>IMUX17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

T2[1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data4[9] - 
wires: CLBLL_L_X42Y29/CLBLL_IMUX6 CLBLL_L_X42Y29/CLBLL_L_A1 CLBLM_R_X43Y29/CLBLM_IMUX7 CLBLM_R_X43Y29/CLBLM_M_A1 CLBLM_R_X43Y30/CLBLM_LOGIC_OUTS6 CLBLM_R_X43Y30/CLBLM_M_CQ INT_L_X42Y29/IMUX_L6 INT_L_X42Y29/SW2END2 INT_R_X43Y29/IMUX7 INT_R_X43Y29/SR1END3 INT_R_X43Y29/SW2A2 INT_R_X43Y30/LOGIC_OUTS6 INT_R_X43Y30/SR1BEG3 INT_R_X43Y30/SR1END_N3_3 INT_R_X43Y30/SW2BEG2 
pips: CLBLL_L_X42Y29/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 CLBLM_R_X43Y29/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X43Y30/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_L_X42Y29/INT_L.SW2END2->>IMUX_L6 INT_R_X43Y29/INT_R.SR1END3->>IMUX7 INT_R_X43Y30/INT_R.LOGIC_OUTS6->>SR1BEG3 INT_R_X43Y30/INT_R.LOGIC_OUTS6->>SW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

data3[9] - 
wires: CLBLL_L_X42Y29/CLBLL_IMUX25 CLBLL_L_X42Y29/CLBLL_L_B5 CLBLM_R_X43Y29/CLBLM_IMUX11 CLBLM_R_X43Y29/CLBLM_LOGIC_OUTS1 CLBLM_R_X43Y29/CLBLM_L_BQ CLBLM_R_X43Y29/CLBLM_M_A4 INT_L_X42Y29/IMUX_L25 INT_L_X42Y29/WL1END0 INT_R_X43Y29/IMUX11 INT_R_X43Y29/LOGIC_OUTS1 INT_R_X43Y29/WL1BEG0 
pips: CLBLL_L_X42Y29/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 CLBLM_R_X43Y29/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X43Y29/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X42Y29/INT_L.WL1END0->>IMUX_L25 INT_R_X43Y29/INT_R.LOGIC_OUTS1->>IMUX11 INT_R_X43Y29/INT_R.LOGIC_OUTS1->>WL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

data2[9] - 
wires: CLBLL_L_X42Y29/CLBLL_IMUX13 CLBLL_L_X42Y29/CLBLL_L_B6 CLBLM_R_X43Y28/CLBLM_LOGIC_OUTS1 CLBLM_R_X43Y28/CLBLM_L_BQ CLBLM_R_X43Y29/CLBLM_IMUX2 CLBLM_R_X43Y29/CLBLM_M_A2 INT_L_X42Y29/IMUX_L13 INT_L_X42Y29/WR1END2 INT_R_X43Y28/LOGIC_OUTS1 INT_R_X43Y28/NR1BEG1 INT_R_X43Y29/IMUX2 INT_R_X43Y29/NR1END1 INT_R_X43Y29/WR1BEG2 
pips: CLBLL_L_X42Y29/CLBLL_L.CLBLL_IMUX13->CLBLL_L_B6 CLBLM_R_X43Y28/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_R_X43Y29/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 INT_L_X42Y29/INT_L.WR1END2->>IMUX_L13 INT_R_X43Y28/INT_R.LOGIC_OUTS1->>NR1BEG1 INT_R_X43Y29/INT_R.NR1END1->>IMUX2 INT_R_X43Y29/INT_R.NR1END1->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

T2[2]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data4[10] - 
wires: CLBLL_L_X42Y28/CLBLL_IMUX3 CLBLL_L_X42Y28/CLBLL_IMUX39 CLBLL_L_X42Y28/CLBLL_L_A2 CLBLL_L_X42Y28/CLBLL_L_D3 CLBLM_R_X43Y30/CLBLM_LOGIC_OUTS7 CLBLM_R_X43Y30/CLBLM_M_DQ INT_L_X42Y28/FAN_ALT3 INT_L_X42Y28/FAN_BOUNCE3 INT_L_X42Y28/IMUX_L3 INT_L_X42Y28/IMUX_L39 INT_L_X42Y28/SW2END3 INT_L_X42Y29/SW2END_N0_3 INT_R_X43Y28/SW2A3 INT_R_X43Y29/SL1END3 INT_R_X43Y29/SW2BEG3 INT_R_X43Y30/LOGIC_OUTS7 INT_R_X43Y30/SL1BEG3 
pips: CLBLL_L_X42Y28/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_L_X42Y28/CLBLL_L.CLBLL_IMUX39->CLBLL_L_D3 CLBLM_R_X43Y30/CLBLM_R.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 INT_L_X42Y28/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X42Y28/INT_L.FAN_BOUNCE3->>IMUX_L3 INT_L_X42Y28/INT_L.SW2END3->>FAN_ALT3 INT_L_X42Y28/INT_L.SW2END3->>IMUX_L39 INT_R_X43Y29/INT_R.SL1END3->>SW2BEG3 INT_R_X43Y30/INT_R.LOGIC_OUTS7->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

data3[10] - 
wires: CLBLL_L_X42Y28/CLBLL_IMUX13 CLBLL_L_X42Y28/CLBLL_IMUX36 CLBLL_L_X42Y28/CLBLL_L_B6 CLBLL_L_X42Y28/CLBLL_L_D2 CLBLM_R_X43Y29/CLBLM_LOGIC_OUTS2 CLBLM_R_X43Y29/CLBLM_L_CQ INT_L_X42Y28/IMUX_L13 INT_L_X42Y28/IMUX_L36 INT_L_X42Y28/SW2END2 INT_R_X43Y28/SW2A2 INT_R_X43Y29/LOGIC_OUTS2 INT_R_X43Y29/SW2BEG2 
pips: CLBLL_L_X42Y28/CLBLL_L.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_L_X42Y28/CLBLL_L.CLBLL_IMUX36->CLBLL_L_D2 CLBLM_R_X43Y29/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_L_X42Y28/INT_L.SW2END2->>IMUX_L13 INT_L_X42Y28/INT_L.SW2END2->>IMUX_L36 INT_R_X43Y29/INT_R.LOGIC_OUTS2->>SW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

data2[10] - 
wires: CLBLL_L_X42Y28/CLBLL_IMUX14 CLBLL_L_X42Y28/CLBLL_IMUX42 CLBLL_L_X42Y28/CLBLL_L_B1 CLBLL_L_X42Y28/CLBLL_L_D6 CLBLM_R_X43Y28/CLBLM_LOGIC_OUTS2 CLBLM_R_X43Y28/CLBLM_L_CQ INT_L_X42Y28/FAN_ALT1 INT_L_X42Y28/FAN_BOUNCE1 INT_L_X42Y28/IMUX_L14 INT_L_X42Y28/IMUX_L42 INT_L_X42Y28/WR1END3 INT_R_X43Y28/LOGIC_OUTS2 INT_R_X43Y28/WR1BEG3 
pips: CLBLL_L_X42Y28/CLBLL_L.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_L_X42Y28/CLBLL_L.CLBLL_IMUX42->CLBLL_L_D6 CLBLM_R_X43Y28/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_L_X42Y28/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X42Y28/INT_L.FAN_BOUNCE1->>IMUX_L42 INT_L_X42Y28/INT_L.WR1END3->>FAN_ALT1 INT_L_X42Y28/INT_L.WR1END3->>IMUX_L14 INT_R_X43Y28/INT_R.LOGIC_OUTS2->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

T2[3]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data4[11] - 
wires: BRAM_INT_INTERFACE_L_X44Y30/INT_INTERFACE_WW2END0 BRAM_L_X44Y30/BRAM_WW2END0_0 CLBLL_R_X45Y30/CLBLL_LL_AQ CLBLL_R_X45Y30/CLBLL_LOGIC_OUTS4 CLBLM_R_X43Y29/CLBLM_IMUX3 CLBLM_R_X43Y29/CLBLM_L_A2 CLBLM_R_X43Y30/CLBLM_IMUX25 CLBLM_R_X43Y30/CLBLM_L_B5 CLBLM_R_X43Y30/CLBLM_WW2END0 INT_L_X44Y30/WW2A0 INT_R_X43Y29/IMUX3 INT_R_X43Y29/SR1END1 INT_R_X43Y30/IMUX25 INT_R_X43Y30/SR1BEG1 INT_R_X43Y30/WW2END0 INT_R_X45Y30/LOGIC_OUTS4 INT_R_X45Y30/WW2BEG0 
pips: CLBLL_R_X45Y30/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLM_R_X43Y29/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X43Y30/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 INT_R_X43Y29/INT_R.SR1END1->>IMUX3 INT_R_X43Y30/INT_R.WW2END0->>IMUX25 INT_R_X43Y30/INT_R.WW2END0->>SR1BEG1 INT_R_X45Y30/INT_R.LOGIC_OUTS4->>WW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

data3[11] - 
wires: CLBLM_R_X43Y29/CLBLM_IMUX25 CLBLM_R_X43Y29/CLBLM_LOGIC_OUTS3 CLBLM_R_X43Y29/CLBLM_L_B5 CLBLM_R_X43Y29/CLBLM_L_DQ CLBLM_R_X43Y30/CLBLM_IMUX19 CLBLM_R_X43Y30/CLBLM_L_B2 INT_R_X43Y29/IMUX25 INT_R_X43Y29/LOGIC_OUTS3 INT_R_X43Y29/NL1BEG2 INT_R_X43Y29/SR1BEG_S0 INT_R_X43Y30/IMUX19 INT_R_X43Y30/NL1END2 
pips: CLBLM_R_X43Y29/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X43Y29/CLBLM_R.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 CLBLM_R_X43Y30/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 INT_R_X43Y29/INT_R.LOGIC_OUTS3->>NL1BEG2 INT_R_X43Y29/INT_R.LOGIC_OUTS3->>SR1BEG_S0 INT_R_X43Y29/INT_R.SR1BEG_S0->>IMUX25 INT_R_X43Y30/INT_R.NL1END2->>IMUX19 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

data2[11] - 
wires: CLBLM_R_X43Y28/CLBLM_LOGIC_OUTS3 CLBLM_R_X43Y28/CLBLM_L_DQ CLBLM_R_X43Y29/CLBLM_IMUX19 CLBLM_R_X43Y29/CLBLM_L_B2 CLBLM_R_X43Y30/CLBLM_IMUX26 CLBLM_R_X43Y30/CLBLM_L_B4 INT_R_X43Y28/LOGIC_OUTS3 INT_R_X43Y28/NL1BEG2 INT_R_X43Y29/IMUX19 INT_R_X43Y29/NL1BEG1 INT_R_X43Y29/NL1END2 INT_R_X43Y30/IMUX26 INT_R_X43Y30/NL1END1 
pips: CLBLM_R_X43Y28/CLBLM_R.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 CLBLM_R_X43Y29/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X43Y30/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 INT_R_X43Y28/INT_R.LOGIC_OUTS3->>NL1BEG2 INT_R_X43Y29/INT_R.NL1END2->>IMUX19 INT_R_X43Y29/INT_R.NL1END2->>NL1BEG1 INT_R_X43Y30/INT_R.NL1END1->>IMUX26 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

T2[4]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data4[12] - 
wires: CLBLL_L_X42Y28/CLBLL_IMUX11 CLBLL_L_X42Y28/CLBLL_IMUX43 CLBLL_L_X42Y28/CLBLL_LL_A4 CLBLL_L_X42Y28/CLBLL_LL_D6 CLBLM_R_X43Y30/CLBLM_LOGIC_OUTS23 CLBLM_R_X43Y30/CLBLM_M_DMUX INT_L_X42Y28/IMUX_L11 INT_L_X42Y28/IMUX_L43 INT_L_X42Y28/WL1END1 INT_R_X43Y28/SL1END2 INT_R_X43Y28/WL1BEG1 INT_R_X43Y29/SL1BEG2 INT_R_X43Y29/SR1END2 INT_R_X43Y30/LOGIC_OUTS23 INT_R_X43Y30/SR1BEG2 
pips: CLBLL_L_X42Y28/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_L_X42Y28/CLBLL_L.CLBLL_IMUX43->CLBLL_LL_D6 CLBLM_R_X43Y30/CLBLM_R.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 INT_L_X42Y28/INT_L.WL1END1->>IMUX_L11 INT_L_X42Y28/INT_L.WL1END1->>IMUX_L43 INT_R_X43Y28/INT_R.SL1END2->>WL1BEG1 INT_R_X43Y29/INT_R.SR1END2->>SL1BEG2 INT_R_X43Y30/INT_R.LOGIC_OUTS23->>SR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

data3[12] - 
wires: CLBLL_L_X42Y28/CLBLL_IMUX15 CLBLL_L_X42Y28/CLBLL_IMUX38 CLBLL_L_X42Y28/CLBLL_LL_B1 CLBLL_L_X42Y28/CLBLL_LL_D3 CLBLM_R_X43Y29/CLBLM_LOGIC_OUTS18 CLBLM_R_X43Y29/CLBLM_L_CMUX INT_L_X42Y28/IMUX_L15 INT_L_X42Y28/IMUX_L38 INT_L_X42Y28/WL1END3 INT_L_X42Y29/WL1END_N1_3 INT_R_X43Y28/WL1BEG3 INT_R_X43Y29/LOGIC_OUTS18 INT_R_X43Y29/WL1BEG_N3 
pips: CLBLL_L_X42Y28/CLBLL_L.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_L_X42Y28/CLBLL_L.CLBLL_IMUX38->CLBLL_LL_D3 CLBLM_R_X43Y29/CLBLM_R.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_L_X42Y28/INT_L.WL1END3->>IMUX_L15 INT_L_X42Y28/INT_L.WL1END3->>IMUX_L38 INT_R_X43Y29/INT_R.LOGIC_OUTS18->>WL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

data2[12] - 
wires: CLBLL_L_X42Y28/CLBLL_ER1BEG1 CLBLL_L_X42Y28/CLBLL_IMUX27 CLBLL_L_X42Y28/CLBLL_IMUX45 CLBLL_L_X42Y28/CLBLL_LL_B4 CLBLL_L_X42Y28/CLBLL_LL_D2 CLBLM_R_X41Y28/CLBLM_ER1BEG1 CLBLM_R_X41Y28/CLBLM_LOGIC_OUTS0 CLBLM_R_X41Y28/CLBLM_L_AQ INT_L_X42Y28/BYP_ALT5 INT_L_X42Y28/BYP_BOUNCE5 INT_L_X42Y28/ER1END1 INT_L_X42Y28/IMUX_L27 INT_L_X42Y28/IMUX_L45 INT_R_X41Y28/ER1BEG1 INT_R_X41Y28/LOGIC_OUTS0 
pips: CLBLL_L_X42Y28/CLBLL_L.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_L_X42Y28/CLBLL_L.CLBLL_IMUX45->CLBLL_LL_D2 CLBLM_R_X41Y28/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X42Y28/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X42Y28/INT_L.BYP_BOUNCE5->>IMUX_L45 INT_L_X42Y28/INT_L.ER1END1->>BYP_ALT5 INT_L_X42Y28/INT_L.ER1END1->>IMUX_L27 INT_R_X41Y28/INT_R.LOGIC_OUTS0->>ER1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

T2[5]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data4[13] - 
wires: CLBLL_L_X40Y29/CLBLL_ER1BEG1 CLBLL_L_X40Y29/CLBLL_IMUX20 CLBLL_L_X40Y29/CLBLL_L_C2 CLBLL_L_X40Y29/CLBLL_WW2END0 CLBLM_R_X39Y29/CLBLM_ER1BEG1 CLBLM_R_X39Y29/CLBLM_WW2END0 CLBLM_R_X41Y29/CLBLM_IMUX8 CLBLM_R_X41Y29/CLBLM_LOGIC_OUTS0 CLBLM_R_X41Y29/CLBLM_L_AQ CLBLM_R_X41Y29/CLBLM_M_A5 INT_L_X40Y29/ER1END1 INT_L_X40Y29/IMUX_L20 INT_L_X40Y29/WW2A0 INT_R_X39Y29/ER1BEG1 INT_R_X39Y29/WW2END0 INT_R_X41Y29/IMUX8 INT_R_X41Y29/LOGIC_OUTS0 INT_R_X41Y29/WW2BEG0 VBRK_X99Y31/VBRK_ER1BEG1 VBRK_X99Y31/VBRK_WW2END0 
pips: CLBLL_L_X40Y29/CLBLL_L.CLBLL_IMUX20->CLBLL_L_C2 CLBLM_R_X41Y29/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X41Y29/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X40Y29/INT_L.ER1END1->>IMUX_L20 INT_R_X39Y29/INT_R.WW2END0->>ER1BEG1 INT_R_X41Y29/INT_R.LOGIC_OUTS0->>IMUX8 INT_R_X41Y29/INT_R.LOGIC_OUTS0->>WW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

data3[13] - 
wires: CLBLL_L_X40Y29/CLBLL_IMUX33 CLBLL_L_X40Y29/CLBLL_L_C1 CLBLM_R_X41Y27/CLBLM_LOGIC_OUTS4 CLBLM_R_X41Y27/CLBLM_M_AQ CLBLM_R_X41Y29/CLBLM_IMUX24 CLBLM_R_X41Y29/CLBLM_M_B5 INT_L_X40Y29/IMUX_L33 INT_L_X40Y29/WR1END1 INT_R_X41Y27/LOGIC_OUTS4 INT_R_X41Y27/NN2BEG0 INT_R_X41Y28/NN2A0 INT_R_X41Y28/NN2END_S2_0 INT_R_X41Y29/IMUX24 INT_R_X41Y29/NN2END0 INT_R_X41Y29/WR1BEG1 
pips: CLBLL_L_X40Y29/CLBLL_L.CLBLL_IMUX33->CLBLL_L_C1 CLBLM_R_X41Y27/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_R_X41Y29/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 INT_L_X40Y29/INT_L.WR1END1->>IMUX_L33 INT_R_X41Y27/INT_R.LOGIC_OUTS4->>NN2BEG0 INT_R_X41Y29/INT_R.NN2END0->>IMUX24 INT_R_X41Y29/INT_R.NN2END0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

data2[13] - 
wires: CLBLL_L_X40Y29/CLBLL_IMUX30 CLBLL_L_X40Y29/CLBLL_L_C5 CLBLM_R_X41Y26/CLBLM_LOGIC_OUTS4 CLBLM_R_X41Y26/CLBLM_M_AQ CLBLM_R_X41Y29/CLBLM_IMUX27 CLBLM_R_X41Y29/CLBLM_M_B4 INT_L_X40Y29/IMUX_L30 INT_L_X40Y29/WR1END3 INT_R_X41Y26/LOGIC_OUTS4 INT_R_X41Y26/NN2BEG0 INT_R_X41Y27/NN2A0 INT_R_X41Y27/NN2END_S2_0 INT_R_X41Y28/NL1BEG2 INT_R_X41Y28/NL1BEG_N3 INT_R_X41Y28/NN2END0 INT_R_X41Y29/IMUX27 INT_R_X41Y29/NL1END2 INT_R_X41Y29/WR1BEG3 
pips: CLBLL_L_X40Y29/CLBLL_L.CLBLL_IMUX30->CLBLL_L_C5 CLBLM_R_X41Y26/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_R_X41Y29/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 INT_L_X40Y29/INT_L.WR1END3->>IMUX_L30 INT_R_X41Y26/INT_R.LOGIC_OUTS4->>NN2BEG0 INT_R_X41Y28/INT_R.NL1BEG_N3->>NL1BEG2 INT_R_X41Y28/INT_R.NN2END0->>NL1BEG_N3 INT_R_X41Y29/INT_R.NL1END2->>IMUX27 INT_R_X41Y29/INT_R.NL1END2->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

T2[6]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data4[14] - 
wires: CLBLL_L_X40Y28/CLBLL_IMUX0 CLBLL_L_X40Y28/CLBLL_L_A3 CLBLL_L_X40Y29/CLBLL_IMUX41 CLBLL_L_X40Y29/CLBLL_L_D1 CLBLL_L_X40Y30/CLBLL_LL_AQ CLBLL_L_X40Y30/CLBLL_LOGIC_OUTS4 INT_L_X40Y28/IMUX_L0 INT_L_X40Y28/SL1END0 INT_L_X40Y29/IMUX_L41 INT_L_X40Y29/SL1BEG0 INT_L_X40Y29/SL1END0 INT_L_X40Y30/LOGIC_OUTS_L4 INT_L_X40Y30/SL1BEG0 
pips: CLBLL_L_X40Y28/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_L_X40Y29/CLBLL_L.CLBLL_IMUX41->CLBLL_L_D1 CLBLL_L_X40Y30/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 INT_L_X40Y28/INT_L.SL1END0->>IMUX_L0 INT_L_X40Y29/INT_L.SL1END0->>IMUX_L41 INT_L_X40Y29/INT_L.SL1END0->>SL1BEG0 INT_L_X40Y30/INT_L.LOGIC_OUTS_L4->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

data3[14] - 
wires: CLBLL_L_X40Y28/CLBLL_IMUX13 CLBLL_L_X40Y28/CLBLL_L_B6 CLBLL_L_X40Y28/CLBLL_SE2A2 CLBLL_L_X40Y29/CLBLL_IMUX36 CLBLL_L_X40Y29/CLBLL_L_D2 CLBLM_R_X39Y28/CLBLM_SE2A2 CLBLM_R_X39Y30/CLBLM_LOGIC_OUTS1 CLBLM_R_X39Y30/CLBLM_L_BQ INT_L_X40Y28/IMUX_L13 INT_L_X40Y28/NR1BEG2 INT_L_X40Y28/SE2END2 INT_L_X40Y29/IMUX_L36 INT_L_X40Y29/NR1END2 INT_R_X39Y28/SE2A2 INT_R_X39Y29/SE2BEG2 INT_R_X39Y29/SR1END2 INT_R_X39Y30/LOGIC_OUTS1 INT_R_X39Y30/SR1BEG2 VBRK_X99Y30/VBRK_SE2A2 
pips: CLBLL_L_X40Y28/CLBLL_L.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_L_X40Y29/CLBLL_L.CLBLL_IMUX36->CLBLL_L_D2 CLBLM_R_X39Y30/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X40Y28/INT_L.SE2END2->>IMUX_L13 INT_L_X40Y28/INT_L.SE2END2->>NR1BEG2 INT_L_X40Y29/INT_L.NR1END2->>IMUX_L36 INT_R_X39Y29/INT_R.SR1END2->>SE2BEG2 INT_R_X39Y30/INT_R.LOGIC_OUTS1->>SR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

data2[14] - 
wires: CLBLL_L_X40Y28/CLBLL_IMUX25 CLBLL_L_X40Y28/CLBLL_L_B5 CLBLL_L_X40Y29/CLBLL_IMUX42 CLBLL_L_X40Y29/CLBLL_L_D6 CLBLM_R_X41Y28/CLBLM_LOGIC_OUTS1 CLBLM_R_X41Y28/CLBLM_L_BQ INT_L_X40Y28/IMUX_L25 INT_L_X40Y28/WL1END0 INT_L_X40Y29/IMUX_L42 INT_L_X40Y29/NW2END1 INT_R_X41Y28/LOGIC_OUTS1 INT_R_X41Y28/NW2BEG1 INT_R_X41Y28/WL1BEG0 INT_R_X41Y29/NW2A1 
pips: CLBLL_L_X40Y28/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_L_X40Y29/CLBLL_L.CLBLL_IMUX42->CLBLL_L_D6 CLBLM_R_X41Y28/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X40Y28/INT_L.WL1END0->>IMUX_L25 INT_L_X40Y29/INT_L.NW2END1->>IMUX_L42 INT_R_X41Y28/INT_R.LOGIC_OUTS1->>NW2BEG1 INT_R_X41Y28/INT_R.LOGIC_OUTS1->>WL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

T2[7]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data4[15] - 
wires: CLBLL_L_X40Y30/CLBLL_IMUX10 CLBLL_L_X40Y30/CLBLL_IMUX23 CLBLL_L_X40Y30/CLBLL_L_A4 CLBLL_L_X40Y30/CLBLL_L_C3 CLBLM_R_X41Y29/CLBLM_LOGIC_OUTS1 CLBLM_R_X41Y29/CLBLM_L_BQ INT_L_X40Y30/IMUX_L10 INT_L_X40Y30/IMUX_L23 INT_L_X40Y30/NL1BEG0 INT_L_X40Y30/NL1END_S3_0 INT_L_X40Y30/NW2END1 INT_L_X40Y31/NL1END0 INT_R_X41Y29/LOGIC_OUTS1 INT_R_X41Y29/NW2BEG1 INT_R_X41Y30/NW2A1 
pips: CLBLL_L_X40Y30/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_L_X40Y30/CLBLL_L.CLBLL_IMUX23->CLBLL_L_C3 CLBLM_R_X41Y29/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X40Y30/INT_L.NL1END_S3_0->>IMUX_L23 INT_L_X40Y30/INT_L.NW2END1->>IMUX_L10 INT_L_X40Y30/INT_L.NW2END1->>NL1BEG0 INT_R_X41Y29/INT_R.LOGIC_OUTS1->>NW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

data3[15] - 
wires: CLBLL_L_X40Y30/CLBLL_IMUX25 CLBLL_L_X40Y30/CLBLL_IMUX33 CLBLL_L_X40Y30/CLBLL_L_B5 CLBLL_L_X40Y30/CLBLL_L_C1 CLBLM_R_X41Y27/CLBLM_LOGIC_OUTS5 CLBLM_R_X41Y27/CLBLM_M_BQ INT_L_X40Y28/NN2BEG1 INT_L_X40Y28/NW2END1 INT_L_X40Y29/NN2A1 INT_L_X40Y30/IMUX_L25 INT_L_X40Y30/IMUX_L33 INT_L_X40Y30/NN2END1 INT_R_X41Y27/LOGIC_OUTS5 INT_R_X41Y27/NW2BEG1 INT_R_X41Y28/NW2A1 
pips: CLBLL_L_X40Y30/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_L_X40Y30/CLBLL_L.CLBLL_IMUX33->CLBLL_L_C1 CLBLM_R_X41Y27/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X40Y28/INT_L.NW2END1->>NN2BEG1 INT_L_X40Y30/INT_L.NN2END1->>IMUX_L25 INT_L_X40Y30/INT_L.NN2END1->>IMUX_L33 INT_R_X41Y27/INT_R.LOGIC_OUTS5->>NW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

data2[15] - 
wires: CLBLL_L_X40Y27/CLBLL_LL_AQ CLBLL_L_X40Y27/CLBLL_LOGIC_OUTS4 CLBLL_L_X40Y30/CLBLL_IMUX13 CLBLL_L_X40Y30/CLBLL_IMUX20 CLBLL_L_X40Y30/CLBLL_L_B6 CLBLL_L_X40Y30/CLBLL_L_C2 INT_L_X40Y27/LOGIC_OUTS_L4 INT_L_X40Y27/NL1BEG2 INT_L_X40Y27/NL1BEG_N3 INT_L_X40Y28/NL1END2 INT_L_X40Y28/NN2BEG2 INT_L_X40Y29/NN2A2 INT_L_X40Y30/IMUX_L13 INT_L_X40Y30/IMUX_L20 INT_L_X40Y30/NN2END2 
pips: CLBLL_L_X40Y27/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLL_L_X40Y30/CLBLL_L.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_L_X40Y30/CLBLL_L.CLBLL_IMUX20->CLBLL_L_C2 INT_L_X40Y27/INT_L.LOGIC_OUTS_L4->>NL1BEG_N3 INT_L_X40Y27/INT_L.NL1BEG_N3->>NL1BEG2 INT_L_X40Y28/INT_L.NL1END2->>NN2BEG2 INT_L_X40Y30/INT_L.NN2END2->>IMUX_L13 INT_L_X40Y30/INT_L.NN2END2->>IMUX_L20 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

T4[0]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data4[16] - 
wires: CLBLM_R_X39Y35/CLBLM_LOGIC_OUTS1 CLBLM_R_X39Y35/CLBLM_L_BQ CLBLM_R_X39Y36/CLBLM_IMUX11 CLBLM_R_X39Y36/CLBLM_IMUX35 CLBLM_R_X39Y36/CLBLM_M_A4 CLBLM_R_X39Y36/CLBLM_M_C6 INT_R_X39Y35/LOGIC_OUTS1 INT_R_X39Y35/NR1BEG1 INT_R_X39Y36/IMUX11 INT_R_X39Y36/IMUX35 INT_R_X39Y36/NR1END1 
pips: CLBLM_R_X39Y35/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_R_X39Y36/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X39Y36/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 INT_R_X39Y35/INT_R.LOGIC_OUTS1->>NR1BEG1 INT_R_X39Y36/INT_R.NR1END1->>IMUX11 INT_R_X39Y36/INT_R.NR1END1->>IMUX35 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

data3[16] - 
wires: BRAM_INT_INTERFACE_L_X38Y36/INT_INTERFACE_EE2BEG1 BRAM_L_X38Y35/BRAM_EE2BEG1_1 CLBLM_R_X37Y36/CLBLM_EE2BEG1 CLBLM_R_X37Y36/CLBLM_LOGIC_OUTS1 CLBLM_R_X37Y36/CLBLM_L_BQ CLBLM_R_X39Y36/CLBLM_IMUX2 CLBLM_R_X39Y36/CLBLM_IMUX43 CLBLM_R_X39Y36/CLBLM_M_A2 CLBLM_R_X39Y36/CLBLM_M_D6 INT_L_X38Y36/EE2A1 INT_R_X37Y36/EE2BEG1 INT_R_X37Y36/LOGIC_OUTS1 INT_R_X39Y36/EE2END1 INT_R_X39Y36/IMUX2 INT_R_X39Y36/IMUX43 
pips: CLBLM_R_X37Y36/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_R_X39Y36/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X39Y36/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 INT_R_X37Y36/INT_R.LOGIC_OUTS1->>EE2BEG1 INT_R_X39Y36/INT_R.EE2END1->>IMUX2 INT_R_X39Y36/INT_R.EE2END1->>IMUX43 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

data2[16] - 
wires: BRAM_INT_INTERFACE_L_X38Y37/INT_INTERFACE_NE2A2 BRAM_L_X38Y35/BRAM_NE2A2_2 CLBLM_R_X37Y36/CLBLM_LOGIC_OUTS6 CLBLM_R_X37Y36/CLBLM_M_CQ CLBLM_R_X37Y37/CLBLM_NE2A2 CLBLM_R_X39Y36/CLBLM_IMUX40 CLBLM_R_X39Y36/CLBLM_IMUX8 CLBLM_R_X39Y36/CLBLM_M_A5 CLBLM_R_X39Y36/CLBLM_M_D1 INT_L_X38Y36/SE2A2 INT_L_X38Y37/NE2END2 INT_L_X38Y37/SE2BEG2 INT_R_X37Y36/LOGIC_OUTS6 INT_R_X37Y36/NE2BEG2 INT_R_X37Y37/NE2A2 INT_R_X39Y36/FAN_ALT7 INT_R_X39Y36/FAN_BOUNCE7 INT_R_X39Y36/IMUX40 INT_R_X39Y36/IMUX8 INT_R_X39Y36/SE2END2 
pips: CLBLM_R_X37Y36/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 CLBLM_R_X39Y36/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X39Y36/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X38Y37/INT_L.NE2END2->>SE2BEG2 INT_R_X37Y36/INT_R.LOGIC_OUTS6->>NE2BEG2 INT_R_X39Y36/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X39Y36/INT_R.FAN_BOUNCE7->>IMUX40 INT_R_X39Y36/INT_R.FAN_BOUNCE7->>IMUX8 INT_R_X39Y36/INT_R.SE2END2->>FAN_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

T4[1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data4[17] - 
wires: CLBLL_L_X40Y35/CLBLL_EL1BEG1 CLBLL_L_X40Y35/CLBLL_IMUX22 CLBLL_L_X40Y35/CLBLL_IMUX36 CLBLL_L_X40Y35/CLBLL_LL_C3 CLBLL_L_X40Y35/CLBLL_L_D2 CLBLM_R_X39Y35/CLBLM_EL1BEG1 CLBLM_R_X39Y35/CLBLM_LOGIC_OUTS2 CLBLM_R_X39Y35/CLBLM_L_CQ INT_L_X40Y35/BYP_ALT4 INT_L_X40Y35/BYP_BOUNCE4 INT_L_X40Y35/EL1END1 INT_L_X40Y35/IMUX_L22 INT_L_X40Y35/IMUX_L36 INT_R_X39Y35/EL1BEG1 INT_R_X39Y35/LOGIC_OUTS2 VBRK_X99Y37/VBRK_EL1BEG1 
pips: CLBLL_L_X40Y35/CLBLL_L.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_L_X40Y35/CLBLL_L.CLBLL_IMUX36->CLBLL_L_D2 CLBLM_R_X39Y35/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_L_X40Y35/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X40Y35/INT_L.BYP_BOUNCE4->>IMUX_L22 INT_L_X40Y35/INT_L.BYP_BOUNCE4->>IMUX_L36 INT_L_X40Y35/INT_L.EL1END1->>BYP_ALT4 INT_R_X39Y35/INT_R.LOGIC_OUTS2->>EL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

data3[17] - 
wires: CLBLL_L_X40Y35/CLBLL_IMUX31 CLBLL_L_X40Y35/CLBLL_IMUX47 CLBLL_L_X40Y35/CLBLL_LL_C5 CLBLL_L_X40Y35/CLBLL_LL_D5 CLBLL_L_X40Y35/CLBLL_LOGIC_OUTS3 CLBLL_L_X40Y35/CLBLL_L_DQ INT_L_X40Y35/IMUX_L31 INT_L_X40Y35/IMUX_L47 INT_L_X40Y35/LOGIC_OUTS_L3 
pips: CLBLL_L_X40Y35/CLBLL_L.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_L_X40Y35/CLBLL_L.CLBLL_IMUX47->CLBLL_LL_D5 CLBLL_L_X40Y35/CLBLL_L.CLBLL_L_DQ->CLBLL_LOGIC_OUTS3 INT_L_X40Y35/INT_L.LOGIC_OUTS_L3->>IMUX_L31 INT_L_X40Y35/INT_L.LOGIC_OUTS_L3->>IMUX_L47 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

data2[17] - 
wires: CLBLL_L_X40Y35/CLBLL_IMUX28 CLBLL_L_X40Y35/CLBLL_IMUX44 CLBLL_L_X40Y35/CLBLL_LL_C4 CLBLL_L_X40Y35/CLBLL_LL_D4 CLBLL_L_X40Y35/CLBLL_NE2A2 CLBLM_R_X39Y34/CLBLM_LOGIC_OUTS2 CLBLM_R_X39Y34/CLBLM_L_CQ CLBLM_R_X39Y35/CLBLM_NE2A2 INT_L_X40Y35/IMUX_L28 INT_L_X40Y35/IMUX_L44 INT_L_X40Y35/NE2END2 INT_R_X39Y34/LOGIC_OUTS2 INT_R_X39Y34/NE2BEG2 INT_R_X39Y35/NE2A2 VBRK_X99Y37/VBRK_NE2A2 
pips: CLBLL_L_X40Y35/CLBLL_L.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_L_X40Y35/CLBLL_L.CLBLL_IMUX44->CLBLL_LL_D4 CLBLM_R_X39Y34/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_L_X40Y35/INT_L.NE2END2->>IMUX_L28 INT_L_X40Y35/INT_L.NE2END2->>IMUX_L44 INT_R_X39Y34/INT_R.LOGIC_OUTS2->>NE2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

T4[2]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data4[18] - 
wires: CLBLM_R_X37Y37/CLBLM_IMUX15 CLBLM_R_X37Y37/CLBLM_IMUX23 CLBLM_R_X37Y37/CLBLM_LOGIC_OUTS3 CLBLM_R_X37Y37/CLBLM_L_C3 CLBLM_R_X37Y37/CLBLM_L_DQ CLBLM_R_X37Y37/CLBLM_M_B1 INT_R_X37Y37/IMUX15 INT_R_X37Y37/IMUX23 INT_R_X37Y37/LOGIC_OUTS3 
pips: CLBLM_R_X37Y37/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X37Y37/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X37Y37/CLBLM_R.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 INT_R_X37Y37/INT_R.LOGIC_OUTS3->>IMUX15 INT_R_X37Y37/INT_R.LOGIC_OUTS3->>IMUX23 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

data3[18] - 
wires: CLBLM_R_X37Y37/CLBLM_IMUX18 CLBLM_R_X37Y37/CLBLM_M_B2 CLBLM_R_X37Y38/CLBLM_IMUX3 CLBLM_R_X37Y38/CLBLM_LOGIC_OUTS1 CLBLM_R_X37Y38/CLBLM_L_A2 CLBLM_R_X37Y38/CLBLM_L_BQ INT_R_X37Y37/IMUX18 INT_R_X37Y37/SL1END1 INT_R_X37Y38/IMUX3 INT_R_X37Y38/LOGIC_OUTS1 INT_R_X37Y38/SL1BEG1 
pips: CLBLM_R_X37Y37/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X37Y38/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X37Y38/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_R_X37Y37/INT_R.SL1END1->>IMUX18 INT_R_X37Y38/INT_R.LOGIC_OUTS1->>IMUX3 INT_R_X37Y38/INT_R.LOGIC_OUTS1->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

data2[18] - 
wires: CLBLM_R_X37Y36/CLBLM_LOGIC_OUTS7 CLBLM_R_X37Y36/CLBLM_M_DQ CLBLM_R_X37Y37/CLBLM_IMUX12 CLBLM_R_X37Y37/CLBLM_M_B6 CLBLM_R_X37Y38/CLBLM_IMUX10 CLBLM_R_X37Y38/CLBLM_L_A4 INT_R_X37Y36/LOGIC_OUTS7 INT_R_X37Y36/NL1BEG2 INT_R_X37Y37/IMUX12 INT_R_X37Y37/NL1BEG1 INT_R_X37Y37/NL1END2 INT_R_X37Y38/IMUX10 INT_R_X37Y38/NL1END1 
pips: CLBLM_R_X37Y36/CLBLM_R.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 CLBLM_R_X37Y37/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X37Y38/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 INT_R_X37Y36/INT_R.LOGIC_OUTS7->>NL1BEG2 INT_R_X37Y37/INT_R.NL1END2->>IMUX12 INT_R_X37Y37/INT_R.NL1END2->>NL1BEG1 INT_R_X37Y38/INT_R.NL1END1->>IMUX10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

T4[3]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data4[19] - 
wires: CLBLM_R_X39Y35/CLBLM_LOGIC_OUTS3 CLBLM_R_X39Y35/CLBLM_L_DQ CLBLM_R_X39Y36/CLBLM_IMUX18 CLBLM_R_X39Y36/CLBLM_IMUX23 CLBLM_R_X39Y36/CLBLM_L_C3 CLBLM_R_X39Y36/CLBLM_M_B2 INT_R_X39Y35/LOGIC_OUTS3 INT_R_X39Y35/NR1BEG3 INT_R_X39Y36/FAN_ALT1 INT_R_X39Y36/FAN_BOUNCE1 INT_R_X39Y36/IMUX18 INT_R_X39Y36/IMUX23 INT_R_X39Y36/NR1END3 
pips: CLBLM_R_X39Y35/CLBLM_R.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 CLBLM_R_X39Y36/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X39Y36/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 INT_R_X39Y35/INT_R.LOGIC_OUTS3->>NR1BEG3 INT_R_X39Y36/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X39Y36/INT_R.FAN_BOUNCE1->>IMUX18 INT_R_X39Y36/INT_R.NR1END3->>FAN_ALT1 INT_R_X39Y36/INT_R.NR1END3->>IMUX23 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

data3[19] - 
wires: BRAM_INT_INTERFACE_L_X38Y36/INT_INTERFACE_EE2BEG2 BRAM_L_X38Y35/BRAM_EE2BEG2_1 CLBLM_R_X37Y36/CLBLM_EE2BEG2 CLBLM_R_X37Y36/CLBLM_LOGIC_OUTS2 CLBLM_R_X37Y36/CLBLM_L_CQ CLBLM_R_X39Y36/CLBLM_IMUX12 CLBLM_R_X39Y36/CLBLM_IMUX36 CLBLM_R_X39Y36/CLBLM_L_D2 CLBLM_R_X39Y36/CLBLM_M_B6 INT_L_X38Y36/EE2A2 INT_R_X37Y36/EE2BEG2 INT_R_X37Y36/LOGIC_OUTS2 INT_R_X39Y36/EE2END2 INT_R_X39Y36/IMUX12 INT_R_X39Y36/IMUX36 
pips: CLBLM_R_X37Y36/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 CLBLM_R_X39Y36/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X39Y36/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2 INT_R_X37Y36/INT_R.LOGIC_OUTS2->>EE2BEG2 INT_R_X39Y36/INT_R.EE2END2->>IMUX12 INT_R_X39Y36/INT_R.EE2END2->>IMUX36 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

data2[19] - 
wires: BRAM_INT_INTERFACE_L_X38Y36/INT_INTERFACE_EL1BEG1 BRAM_L_X38Y35/BRAM_EL1BEG1_1 CLBLM_R_X37Y36/CLBLM_EL1BEG1 CLBLM_R_X37Y36/CLBLM_LOGIC_OUTS20 CLBLM_R_X37Y36/CLBLM_M_AMUX CLBLM_R_X39Y36/CLBLM_IMUX17 CLBLM_R_X39Y36/CLBLM_IMUX37 CLBLM_R_X39Y36/CLBLM_L_D4 CLBLM_R_X39Y36/CLBLM_M_B3 INT_L_X38Y36/EL1BEG0 INT_L_X38Y36/EL1END1 INT_L_X38Y36/ER1BEG2 INT_R_X37Y36/EL1BEG1 INT_R_X37Y36/LOGIC_OUTS20 INT_R_X39Y35/EL1END_S3_0 INT_R_X39Y36/EL1END0 INT_R_X39Y36/ER1END2 INT_R_X39Y36/IMUX17 INT_R_X39Y36/IMUX37 
pips: CLBLM_R_X37Y36/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 CLBLM_R_X39Y36/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X39Y36/CLBLM_R.CLBLM_IMUX37->CLBLM_L_D4 INT_L_X38Y36/INT_L.EL1END1->>EL1BEG0 INT_L_X38Y36/INT_L.EL1END1->>ER1BEG2 INT_R_X37Y36/INT_R.LOGIC_OUTS20->>EL1BEG1 INT_R_X39Y36/INT_R.EL1END0->>IMUX17 INT_R_X39Y36/INT_R.ER1END2->>IMUX37 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

T4[4]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data4[20] - 
wires: CLBLM_L_X36Y37/CLBLM_LOGIC_OUTS0 CLBLM_L_X36Y37/CLBLM_L_AQ CLBLM_R_X37Y37/CLBLM_IMUX35 CLBLM_R_X37Y37/CLBLM_IMUX42 CLBLM_R_X37Y37/CLBLM_L_D6 CLBLM_R_X37Y37/CLBLM_M_C6 INT_L_X36Y37/ER1BEG1 INT_L_X36Y37/LOGIC_OUTS_L0 INT_R_X37Y37/ER1END1 INT_R_X37Y37/IMUX35 INT_R_X37Y37/IMUX42 
pips: CLBLM_L_X36Y37/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X37Y37/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X37Y37/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 INT_L_X36Y37/INT_L.LOGIC_OUTS_L0->>ER1BEG1 INT_R_X37Y37/INT_R.ER1END1->>IMUX35 INT_R_X37Y37/INT_R.ER1END1->>IMUX42 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

data3[20] - 
wires: CLBLM_R_X37Y37/CLBLM_IMUX32 CLBLM_R_X37Y37/CLBLM_IMUX40 CLBLM_R_X37Y37/CLBLM_M_C1 CLBLM_R_X37Y37/CLBLM_M_D1 CLBLM_R_X37Y38/CLBLM_LOGIC_OUTS4 CLBLM_R_X37Y38/CLBLM_M_AQ INT_R_X37Y37/IMUX32 INT_R_X37Y37/IMUX40 INT_R_X37Y37/SL1END0 INT_R_X37Y38/LOGIC_OUTS4 INT_R_X37Y38/SL1BEG0 
pips: CLBLM_R_X37Y37/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X37Y37/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X37Y38/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_R_X37Y37/INT_R.SL1END0->>IMUX32 INT_R_X37Y37/INT_R.SL1END0->>IMUX40 INT_R_X37Y38/INT_R.LOGIC_OUTS4->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

data2[20] - 
wires: CLBLM_R_X37Y36/CLBLM_LOGIC_OUTS21 CLBLM_R_X37Y36/CLBLM_M_BMUX CLBLM_R_X37Y37/CLBLM_IMUX31 CLBLM_R_X37Y37/CLBLM_IMUX38 CLBLM_R_X37Y37/CLBLM_M_C5 CLBLM_R_X37Y37/CLBLM_M_D3 INT_R_X37Y36/LOGIC_OUTS21 INT_R_X37Y36/NR1BEG3 INT_R_X37Y37/IMUX31 INT_R_X37Y37/IMUX38 INT_R_X37Y37/NR1END3 
pips: CLBLM_R_X37Y36/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 CLBLM_R_X37Y37/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X37Y37/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 INT_R_X37Y36/INT_R.LOGIC_OUTS21->>NR1BEG3 INT_R_X37Y37/INT_R.NR1END3->>IMUX31 INT_R_X37Y37/INT_R.NR1END3->>IMUX38 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

T4[5]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data4[21] - 
wires: CLBLM_L_X36Y37/CLBLM_LOGIC_OUTS1 CLBLM_L_X36Y37/CLBLM_L_BQ CLBLM_R_X37Y35/CLBLM_IMUX26 CLBLM_R_X37Y35/CLBLM_IMUX34 CLBLM_R_X37Y35/CLBLM_L_B4 CLBLM_R_X37Y35/CLBLM_L_C6 INT_L_X36Y36/SE2A1 INT_L_X36Y37/LOGIC_OUTS_L1 INT_L_X36Y37/SE2BEG1 INT_R_X37Y35/IMUX26 INT_R_X37Y35/IMUX34 INT_R_X37Y35/SL1END1 INT_R_X37Y36/SE2END1 INT_R_X37Y36/SL1BEG1 
pips: CLBLM_L_X36Y37/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_R_X37Y35/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X37Y35/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 INT_L_X36Y37/INT_L.LOGIC_OUTS_L1->>SE2BEG1 INT_R_X37Y35/INT_R.SL1END1->>IMUX26 INT_R_X37Y35/INT_R.SL1END1->>IMUX34 INT_R_X37Y36/INT_R.SE2END1->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

data3[21] - 
wires: CLBLM_R_X37Y35/CLBLM_IMUX14 CLBLM_R_X37Y35/CLBLM_IMUX39 CLBLM_R_X37Y35/CLBLM_L_B1 CLBLM_R_X37Y35/CLBLM_L_D3 CLBLM_R_X37Y36/CLBLM_LOGIC_OUTS3 CLBLM_R_X37Y36/CLBLM_L_DQ INT_R_X37Y35/IMUX14 INT_R_X37Y35/IMUX39 INT_R_X37Y35/SL1END3 INT_R_X37Y36/LOGIC_OUTS3 INT_R_X37Y36/SL1BEG3 
pips: CLBLM_R_X37Y35/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X37Y35/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_R_X37Y36/CLBLM_R.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 INT_R_X37Y35/INT_R.SL1END3->>IMUX14 INT_R_X37Y35/INT_R.SL1END3->>IMUX39 INT_R_X37Y36/INT_R.LOGIC_OUTS3->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

data2[21] - 
wires: CLBLM_R_X37Y35/CLBLM_IMUX25 CLBLM_R_X37Y35/CLBLM_IMUX36 CLBLM_R_X37Y35/CLBLM_L_B5 CLBLM_R_X37Y35/CLBLM_L_D2 CLBLM_R_X37Y36/CLBLM_LOGIC_OUTS22 CLBLM_R_X37Y36/CLBLM_M_CMUX INT_R_X37Y35/FAN_ALT5 INT_R_X37Y35/FAN_BOUNCE5 INT_R_X37Y35/FAN_BOUNCE_S3_0 INT_R_X37Y35/IMUX25 INT_R_X37Y35/IMUX36 INT_R_X37Y36/FAN_ALT0 INT_R_X37Y36/FAN_BOUNCE0 INT_R_X37Y36/LOGIC_OUTS22 
pips: CLBLM_R_X37Y35/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X37Y35/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_R_X37Y36/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_R_X37Y35/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X37Y35/INT_R.FAN_BOUNCE5->>IMUX25 INT_R_X37Y35/INT_R.FAN_BOUNCE_S3_0->>FAN_ALT5 INT_R_X37Y35/INT_R.FAN_BOUNCE_S3_0->>IMUX36 INT_R_X37Y36/INT_R.FAN_ALT0->>FAN_BOUNCE0 INT_R_X37Y36/INT_R.LOGIC_OUTS22->>FAN_ALT0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

T4[6]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data4[22] - 
wires: CLBLM_L_X36Y34/CLBLM_LOGIC_OUTS0 CLBLM_L_X36Y34/CLBLM_L_AQ CLBLM_R_X37Y34/CLBLM_IMUX11 CLBLM_R_X37Y34/CLBLM_IMUX27 CLBLM_R_X37Y34/CLBLM_M_A4 CLBLM_R_X37Y34/CLBLM_M_B4 INT_L_X36Y34/ER1BEG1 INT_L_X36Y34/LOGIC_OUTS_L0 INT_R_X37Y34/ER1END1 INT_R_X37Y34/IMUX11 INT_R_X37Y34/IMUX27 
pips: CLBLM_L_X36Y34/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X37Y34/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X37Y34/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 INT_L_X36Y34/INT_L.LOGIC_OUTS_L0->>ER1BEG1 INT_R_X37Y34/INT_R.ER1END1->>IMUX11 INT_R_X37Y34/INT_R.ER1END1->>IMUX27 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

data3[22] - 
wires: CLBLM_R_X37Y34/CLBLM_IMUX2 CLBLM_R_X37Y34/CLBLM_IMUX28 CLBLM_R_X37Y34/CLBLM_M_A2 CLBLM_R_X37Y34/CLBLM_M_C4 CLBLM_R_X37Y36/CLBLM_LOGIC_OUTS16 CLBLM_R_X37Y36/CLBLM_L_AMUX INT_R_X37Y34/FAN_ALT1 INT_R_X37Y34/FAN_BOUNCE1 INT_R_X37Y34/IMUX2 INT_R_X37Y34/IMUX28 INT_R_X37Y34/SS2END2 INT_R_X37Y35/SS2A2 INT_R_X37Y36/LOGIC_OUTS16 INT_R_X37Y36/SS2BEG2 
pips: CLBLM_R_X37Y34/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X37Y34/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X37Y36/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_R_X37Y34/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X37Y34/INT_R.FAN_BOUNCE1->>IMUX2 INT_R_X37Y34/INT_R.SS2END2->>FAN_ALT1 INT_R_X37Y34/INT_R.SS2END2->>IMUX28 INT_R_X37Y36/INT_R.LOGIC_OUTS16->>SS2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

data2[22] - 
wires: CLBLM_R_X37Y34/CLBLM_IMUX29 CLBLM_R_X37Y34/CLBLM_IMUX4 CLBLM_R_X37Y34/CLBLM_M_A6 CLBLM_R_X37Y34/CLBLM_M_C2 CLBLM_R_X37Y36/CLBLM_LOGIC_OUTS23 CLBLM_R_X37Y36/CLBLM_M_DMUX INT_R_X37Y34/IMUX29 INT_R_X37Y34/IMUX4 INT_R_X37Y34/SL1END2 INT_R_X37Y35/SL1BEG2 INT_R_X37Y35/SR1END2 INT_R_X37Y36/LOGIC_OUTS23 INT_R_X37Y36/SR1BEG2 
pips: CLBLM_R_X37Y34/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X37Y34/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X37Y36/CLBLM_R.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 INT_R_X37Y34/INT_R.SL1END2->>IMUX29 INT_R_X37Y34/INT_R.SL1END2->>IMUX4 INT_R_X37Y35/INT_R.SR1END2->>SL1BEG2 INT_R_X37Y36/INT_R.LOGIC_OUTS23->>SR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

T4[7]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data4[23] - 
wires: CLBLM_R_X39Y34/CLBLM_IMUX28 CLBLM_R_X39Y34/CLBLM_IMUX7 CLBLM_R_X39Y34/CLBLM_M_A1 CLBLM_R_X39Y34/CLBLM_M_C4 CLBLM_R_X39Y35/CLBLM_LOGIC_OUTS16 CLBLM_R_X39Y35/CLBLM_L_AMUX INT_L_X38Y33/SW2END3 INT_L_X38Y34/EL1BEG2 INT_L_X38Y34/NL1BEG_N3 INT_L_X38Y34/SW2END_N0_3 INT_R_X39Y33/SW2A3 INT_R_X39Y34/EL1END2 INT_R_X39Y34/IMUX28 INT_R_X39Y34/IMUX7 INT_R_X39Y34/SR1END3 INT_R_X39Y34/SW2BEG3 INT_R_X39Y35/LOGIC_OUTS16 INT_R_X39Y35/SR1BEG3 INT_R_X39Y35/SR1END_N3_3 
pips: CLBLM_R_X39Y34/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X39Y34/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X39Y35/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X38Y34/INT_L.NL1BEG_N3->>EL1BEG2 INT_L_X38Y34/INT_L.SW2END_N0_3->>NL1BEG_N3 INT_R_X39Y34/INT_R.EL1END2->>IMUX28 INT_R_X39Y34/INT_R.SR1END3->>IMUX7 INT_R_X39Y34/INT_R.SR1END3->>SW2BEG3 INT_R_X39Y35/INT_R.LOGIC_OUTS16->>SR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

data3[23] - 
wires: CLBLM_R_X39Y33/CLBLM_LOGIC_OUTS4 CLBLM_R_X39Y33/CLBLM_M_AQ CLBLM_R_X39Y34/CLBLM_IMUX40 CLBLM_R_X39Y34/CLBLM_IMUX8 CLBLM_R_X39Y34/CLBLM_M_A5 CLBLM_R_X39Y34/CLBLM_M_D1 INT_R_X39Y33/LOGIC_OUTS4 INT_R_X39Y33/NR1BEG0 INT_R_X39Y34/IMUX40 INT_R_X39Y34/IMUX8 INT_R_X39Y34/NR1END0 
pips: CLBLM_R_X39Y33/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_R_X39Y34/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X39Y34/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 INT_R_X39Y33/INT_R.LOGIC_OUTS4->>NR1BEG0 INT_R_X39Y34/INT_R.NR1END0->>IMUX40 INT_R_X39Y34/INT_R.NR1END0->>IMUX8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

data2[23] - 
wires: CLBLM_R_X39Y34/CLBLM_IMUX11 CLBLM_R_X39Y34/CLBLM_IMUX47 CLBLM_R_X39Y34/CLBLM_LOGIC_OUTS3 CLBLM_R_X39Y34/CLBLM_L_DQ CLBLM_R_X39Y34/CLBLM_M_A4 CLBLM_R_X39Y34/CLBLM_M_D5 INT_R_X39Y34/BYP_ALT1 INT_R_X39Y34/BYP_BOUNCE1 INT_R_X39Y34/IMUX11 INT_R_X39Y34/IMUX47 INT_R_X39Y34/LOGIC_OUTS3 INT_R_X39Y34/SR1BEG_S0 
pips: CLBLM_R_X39Y34/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X39Y34/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_R_X39Y34/CLBLM_R.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 INT_R_X39Y34/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X39Y34/INT_R.BYP_BOUNCE1->>IMUX11 INT_R_X39Y34/INT_R.LOGIC_OUTS3->>IMUX47 INT_R_X39Y34/INT_R.LOGIC_OUTS3->>SR1BEG_S0 INT_R_X39Y34/INT_R.SR1BEG_S0->>BYP_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

Teoc[0]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data4[24] - 
wires: BRAM_INT_INTERFACE_L_X38Y32/INT_INTERFACE_NE2A1 BRAM_INT_INTERFACE_L_X38Y33/INT_INTERFACE_NW2A1 BRAM_L_X38Y30/BRAM_NE2A1_2 BRAM_L_X38Y30/BRAM_NW2A1_3 CLBLM_R_X37Y31/CLBLM_LOGIC_OUTS1 CLBLM_R_X37Y31/CLBLM_L_BQ CLBLM_R_X37Y32/CLBLM_NE2A1 CLBLM_R_X37Y33/CLBLM_IMUX2 CLBLM_R_X37Y33/CLBLM_IMUX9 CLBLM_R_X37Y33/CLBLM_L_A5 CLBLM_R_X37Y33/CLBLM_M_A2 CLBLM_R_X37Y33/CLBLM_NW2A1 INT_L_X38Y32/NE2END1 INT_L_X38Y32/NW2BEG1 INT_L_X38Y33/NW2A1 INT_R_X37Y31/LOGIC_OUTS1 INT_R_X37Y31/NE2BEG1 INT_R_X37Y32/NE2A1 INT_R_X37Y33/IMUX2 INT_R_X37Y33/IMUX9 INT_R_X37Y33/NW2END1 
pips: CLBLM_R_X37Y31/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_R_X37Y33/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X37Y33/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 INT_L_X38Y32/INT_L.NE2END1->>NW2BEG1 INT_R_X37Y31/INT_R.LOGIC_OUTS1->>NE2BEG1 INT_R_X37Y33/INT_R.NW2END1->>IMUX2 INT_R_X37Y33/INT_R.NW2END1->>IMUX9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

data3[24] - 
wires: CLBLM_L_X36Y33/CLBLM_LOGIC_OUTS0 CLBLM_L_X36Y33/CLBLM_L_AQ CLBLM_R_X37Y33/CLBLM_IMUX11 CLBLM_R_X37Y33/CLBLM_IMUX26 CLBLM_R_X37Y33/CLBLM_L_B4 CLBLM_R_X37Y33/CLBLM_M_A4 INT_L_X36Y33/ER1BEG1 INT_L_X36Y33/LOGIC_OUTS_L0 INT_R_X37Y33/ER1END1 INT_R_X37Y33/IMUX11 INT_R_X37Y33/IMUX26 
pips: CLBLM_L_X36Y33/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X37Y33/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X37Y33/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 INT_L_X36Y33/INT_L.LOGIC_OUTS_L0->>ER1BEG1 INT_R_X37Y33/INT_R.ER1END1->>IMUX11 INT_R_X37Y33/INT_R.ER1END1->>IMUX26 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

data2[24] - 
wires: CLBLM_R_X37Y32/CLBLM_LOGIC_OUTS5 CLBLM_R_X37Y32/CLBLM_M_BQ CLBLM_R_X37Y33/CLBLM_IMUX1 CLBLM_R_X37Y33/CLBLM_IMUX16 CLBLM_R_X37Y33/CLBLM_L_B3 CLBLM_R_X37Y33/CLBLM_M_A3 INT_R_X37Y32/LOGIC_OUTS5 INT_R_X37Y32/NR1BEG1 INT_R_X37Y33/GFAN0 INT_R_X37Y33/IMUX1 INT_R_X37Y33/IMUX16 INT_R_X37Y33/NR1END1 
pips: CLBLM_R_X37Y32/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 CLBLM_R_X37Y33/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X37Y33/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 INT_R_X37Y32/INT_R.LOGIC_OUTS5->>NR1BEG1 INT_R_X37Y33/INT_R.GFAN0->>IMUX1 INT_R_X37Y33/INT_R.GFAN0->>IMUX16 INT_R_X37Y33/INT_R.NR1END1->>GFAN0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

Teoc[1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data4[25] - 
wires: CLBLM_R_X37Y30/CLBLM_IMUX4 CLBLM_R_X37Y30/CLBLM_M_A6 CLBLM_R_X37Y31/CLBLM_IMUX28 CLBLM_R_X37Y31/CLBLM_LOGIC_OUTS2 CLBLM_R_X37Y31/CLBLM_L_CQ CLBLM_R_X37Y31/CLBLM_M_C4 INT_R_X37Y30/IMUX4 INT_R_X37Y30/SL1END2 INT_R_X37Y31/IMUX28 INT_R_X37Y31/LOGIC_OUTS2 INT_R_X37Y31/SL1BEG2 
pips: CLBLM_R_X37Y30/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X37Y31/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X37Y31/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_R_X37Y30/INT_R.SL1END2->>IMUX4 INT_R_X37Y31/INT_R.LOGIC_OUTS2->>IMUX28 INT_R_X37Y31/INT_R.LOGIC_OUTS2->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

data3[25] - 
wires: CLBLM_L_X36Y31/CLBLM_LOGIC_OUTS0 CLBLM_L_X36Y31/CLBLM_L_AQ CLBLM_R_X37Y30/CLBLM_IMUX27 CLBLM_R_X37Y30/CLBLM_M_B4 CLBLM_R_X37Y31/CLBLM_IMUX32 CLBLM_R_X37Y31/CLBLM_M_C1 INT_L_X36Y31/ER1BEG1 INT_L_X36Y31/LOGIC_OUTS_L0 INT_R_X37Y30/IMUX27 INT_R_X37Y30/SL1END1 INT_R_X37Y31/ER1END1 INT_R_X37Y31/FAN_ALT7 INT_R_X37Y31/FAN_BOUNCE7 INT_R_X37Y31/IMUX32 INT_R_X37Y31/SL1BEG1 
pips: CLBLM_L_X36Y31/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X37Y30/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X37Y31/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 INT_L_X36Y31/INT_L.LOGIC_OUTS_L0->>ER1BEG1 INT_R_X37Y30/INT_R.SL1END1->>IMUX27 INT_R_X37Y31/INT_R.ER1END1->>FAN_ALT7 INT_R_X37Y31/INT_R.ER1END1->>SL1BEG1 INT_R_X37Y31/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X37Y31/INT_R.FAN_BOUNCE7->>IMUX32 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

data2[25] - 
wires: CLBLM_R_X37Y30/CLBLM_IMUX17 CLBLM_R_X37Y30/CLBLM_M_B3 CLBLM_R_X37Y31/CLBLM_IMUX31 CLBLM_R_X37Y31/CLBLM_M_C5 CLBLM_R_X37Y32/CLBLM_LOGIC_OUTS6 CLBLM_R_X37Y32/CLBLM_M_CQ INT_R_X37Y30/IMUX17 INT_R_X37Y30/SL1END3 INT_R_X37Y30/SR1BEG_S0 INT_R_X37Y31/IMUX31 INT_R_X37Y31/SL1BEG3 INT_R_X37Y31/SR1END3 INT_R_X37Y32/LOGIC_OUTS6 INT_R_X37Y32/SR1BEG3 INT_R_X37Y32/SR1END_N3_3 
pips: CLBLM_R_X37Y30/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X37Y31/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X37Y32/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_R_X37Y30/INT_R.SL1END3->>SR1BEG_S0 INT_R_X37Y30/INT_R.SR1BEG_S0->>IMUX17 INT_R_X37Y31/INT_R.SR1END3->>IMUX31 INT_R_X37Y31/INT_R.SR1END3->>SL1BEG3 INT_R_X37Y32/INT_R.LOGIC_OUTS6->>SR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

Teoc[2]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data4[26] - 
wires: CLBLM_R_X37Y31/CLBLM_IMUX47 CLBLM_R_X37Y31/CLBLM_IMUX5 CLBLM_R_X37Y31/CLBLM_LOGIC_OUTS3 CLBLM_R_X37Y31/CLBLM_L_A6 CLBLM_R_X37Y31/CLBLM_L_DQ CLBLM_R_X37Y31/CLBLM_M_D5 INT_R_X37Y31/FAN_ALT3 INT_R_X37Y31/FAN_BOUNCE3 INT_R_X37Y31/IMUX47 INT_R_X37Y31/IMUX5 INT_R_X37Y31/LOGIC_OUTS3 
pips: CLBLM_R_X37Y31/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_R_X37Y31/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X37Y31/CLBLM_R.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 INT_R_X37Y31/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X37Y31/INT_R.FAN_BOUNCE3->>IMUX5 INT_R_X37Y31/INT_R.LOGIC_OUTS3->>FAN_ALT3 INT_R_X37Y31/INT_R.LOGIC_OUTS3->>IMUX47 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

data3[26] - 
wires: CLBLM_L_X36Y31/CLBLM_LOGIC_OUTS1 CLBLM_L_X36Y31/CLBLM_L_BQ CLBLM_R_X37Y31/CLBLM_IMUX16 CLBLM_R_X37Y31/CLBLM_IMUX44 CLBLM_R_X37Y31/CLBLM_L_B3 CLBLM_R_X37Y31/CLBLM_M_D4 INT_L_X36Y31/EL1BEG0 INT_L_X36Y31/ER1BEG2 INT_L_X36Y31/LOGIC_OUTS_L1 INT_R_X37Y30/EL1END_S3_0 INT_R_X37Y31/EL1END0 INT_R_X37Y31/ER1END2 INT_R_X37Y31/IMUX16 INT_R_X37Y31/IMUX44 
pips: CLBLM_L_X36Y31/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_R_X37Y31/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X37Y31/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 INT_L_X36Y31/INT_L.LOGIC_OUTS_L1->>EL1BEG0 INT_L_X36Y31/INT_L.LOGIC_OUTS_L1->>ER1BEG2 INT_R_X37Y31/INT_R.EL1END0->>IMUX16 INT_R_X37Y31/INT_R.ER1END2->>IMUX44 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

data2[26] - 
wires: BRAM_INT_INTERFACE_L_X38Y31/INT_INTERFACE_SE2A3 BRAM_INT_INTERFACE_L_X38Y31/INT_INTERFACE_WL1END2 BRAM_L_X38Y30/BRAM_SE2A3_1 BRAM_L_X38Y30/BRAM_WL1END2_1 CLBLM_R_X37Y31/CLBLM_IMUX14 CLBLM_R_X37Y31/CLBLM_IMUX45 CLBLM_R_X37Y31/CLBLM_L_B1 CLBLM_R_X37Y31/CLBLM_M_D2 CLBLM_R_X37Y31/CLBLM_SE2A3 CLBLM_R_X37Y31/CLBLM_WL1END2 CLBLM_R_X37Y32/CLBLM_LOGIC_OUTS7 CLBLM_R_X37Y32/CLBLM_M_DQ INT_L_X38Y31/SE2END3 INT_L_X38Y31/WL1BEG2 INT_R_X37Y31/IMUX14 INT_R_X37Y31/IMUX45 INT_R_X37Y31/SE2A3 INT_R_X37Y31/WL1END2 INT_R_X37Y32/LOGIC_OUTS7 INT_R_X37Y32/SE2BEG3 
pips: CLBLM_R_X37Y31/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X37Y31/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X37Y32/CLBLM_R.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 INT_L_X38Y31/INT_L.SE2END3->>WL1BEG2 INT_R_X37Y31/INT_R.WL1END2->>IMUX14 INT_R_X37Y31/INT_R.WL1END2->>IMUX45 INT_R_X37Y32/INT_R.LOGIC_OUTS7->>SE2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

Teoc[3]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data4[27] - 
wires: CLBLL_L_X40Y28/CLBLL_SW2A1 CLBLL_L_X40Y30/CLBLL_LL_BQ CLBLL_L_X40Y30/CLBLL_LOGIC_OUTS5 CLBLM_R_X39Y28/CLBLM_IMUX20 CLBLM_R_X39Y28/CLBLM_IMUX3 CLBLM_R_X39Y28/CLBLM_L_A2 CLBLM_R_X39Y28/CLBLM_L_C2 CLBLM_R_X39Y28/CLBLM_SW2A1 INT_L_X40Y28/SW2A1 INT_L_X40Y29/SL1END1 INT_L_X40Y29/SW2BEG1 INT_L_X40Y30/LOGIC_OUTS_L5 INT_L_X40Y30/SL1BEG1 INT_R_X39Y28/IMUX20 INT_R_X39Y28/IMUX3 INT_R_X39Y28/SW2END1 VBRK_X99Y30/VBRK_SW2A1 
pips: CLBLL_L_X40Y30/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLM_R_X39Y28/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X39Y28/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 INT_L_X40Y29/INT_L.SL1END1->>SW2BEG1 INT_L_X40Y30/INT_L.LOGIC_OUTS_L5->>SL1BEG1 INT_R_X39Y28/INT_R.SW2END1->>IMUX20 INT_R_X39Y28/INT_R.SW2END1->>IMUX3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

data3[27] - 
wires: CLBLM_R_X39Y26/CLBLM_LOGIC_OUTS0 CLBLM_R_X39Y26/CLBLM_L_AQ CLBLM_R_X39Y28/CLBLM_IMUX14 CLBLM_R_X39Y28/CLBLM_IMUX21 CLBLM_R_X39Y28/CLBLM_L_B1 CLBLM_R_X39Y28/CLBLM_L_C4 INT_R_X39Y26/LOGIC_OUTS0 INT_R_X39Y26/NN2BEG0 INT_R_X39Y27/NN2A0 INT_R_X39Y27/NN2END_S2_0 INT_R_X39Y28/IMUX14 INT_R_X39Y28/IMUX21 INT_R_X39Y28/NL1BEG_N3 INT_R_X39Y28/NN2END0 
pips: CLBLM_R_X39Y26/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X39Y28/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X39Y28/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 INT_R_X39Y26/INT_R.LOGIC_OUTS0->>NN2BEG0 INT_R_X39Y28/INT_R.NL1BEG_N3->>IMUX14 INT_R_X39Y28/INT_R.NL1BEG_N3->>IMUX21 INT_R_X39Y28/INT_R.NN2END0->>NL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

data2[27] - 
wires: BRAM_INT_INTERFACE_L_X38Y28/INT_INTERFACE_EE2BEG0 BRAM_L_X38Y25/BRAM_EE2BEG0_3 CLBLM_R_X37Y28/CLBLM_EE2BEG0 CLBLM_R_X37Y28/CLBLM_LOGIC_OUTS0 CLBLM_R_X37Y28/CLBLM_L_AQ CLBLM_R_X39Y28/CLBLM_IMUX25 CLBLM_R_X39Y28/CLBLM_IMUX33 CLBLM_R_X39Y28/CLBLM_L_B5 CLBLM_R_X39Y28/CLBLM_L_C1 INT_L_X38Y28/EE2A0 INT_R_X37Y28/EE2BEG0 INT_R_X37Y28/LOGIC_OUTS0 INT_R_X39Y28/EE2END0 INT_R_X39Y28/IMUX25 INT_R_X39Y28/IMUX33 
pips: CLBLM_R_X37Y28/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X39Y28/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X39Y28/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 INT_R_X37Y28/INT_R.LOGIC_OUTS0->>EE2BEG0 INT_R_X39Y28/INT_R.EE2END0->>IMUX25 INT_R_X39Y28/INT_R.EE2END0->>IMUX33 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

Teoc[4]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data4[28] - 
wires: CLBLL_L_X40Y30/CLBLL_IMUX37 CLBLL_L_X40Y30/CLBLL_LL_CQ CLBLL_L_X40Y30/CLBLL_LOGIC_OUTS6 CLBLL_L_X40Y30/CLBLL_L_D4 CLBLL_L_X40Y30/CLBLL_WR1END3 CLBLM_R_X39Y30/CLBLM_IMUX6 CLBLM_R_X39Y30/CLBLM_L_A1 CLBLM_R_X39Y30/CLBLM_WR1END3 INT_L_X40Y30/IMUX_L37 INT_L_X40Y30/LOGIC_OUTS_L6 INT_L_X40Y30/WR1BEG3 INT_R_X39Y30/IMUX6 INT_R_X39Y30/WR1END3 VBRK_X99Y32/VBRK_WR1END3 
pips: CLBLL_L_X40Y30/CLBLL_L.CLBLL_IMUX37->CLBLL_L_D4 CLBLL_L_X40Y30/CLBLL_L.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 CLBLM_R_X39Y30/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 INT_L_X40Y30/INT_L.LOGIC_OUTS_L6->>IMUX_L37 INT_L_X40Y30/INT_L.LOGIC_OUTS_L6->>WR1BEG3 INT_R_X39Y30/INT_R.WR1END3->>IMUX6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

data3[28] - 
wires: BRAM_INT_INTERFACE_L_X38Y30/INT_INTERFACE_ER1BEG3 BRAM_INT_INTERFACE_L_X38Y30/INT_INTERFACE_WW2END2 BRAM_L_X38Y30/BRAM_ER1BEG3_0 BRAM_L_X38Y30/BRAM_WW2END2_0 CLBLL_L_X40Y30/CLBLL_EL1BEG1 CLBLL_L_X40Y30/CLBLL_IMUX41 CLBLL_L_X40Y30/CLBLL_L_D1 CLBLM_R_X37Y30/CLBLM_ER1BEG3 CLBLM_R_X37Y30/CLBLM_WW2END2 CLBLM_R_X39Y30/CLBLM_EL1BEG1 CLBLM_R_X39Y30/CLBLM_IMUX13 CLBLM_R_X39Y30/CLBLM_LOGIC_OUTS2 CLBLM_R_X39Y30/CLBLM_L_B6 CLBLM_R_X39Y30/CLBLM_L_CQ INT_L_X38Y30/EL1BEG2 INT_L_X38Y30/ER1END3 INT_L_X38Y30/WW2A2 INT_L_X38Y31/ER1END_N3_3 INT_L_X40Y30/EL1END1 INT_L_X40Y30/IMUX_L41 INT_R_X37Y30/ER1BEG3 INT_R_X37Y30/WW2END2 INT_R_X39Y30/EL1BEG1 INT_R_X39Y30/EL1END2 INT_R_X39Y30/IMUX13 INT_R_X39Y30/LOGIC_OUTS2 INT_R_X39Y30/WW2BEG2 VBRK_X99Y32/VBRK_EL1BEG1 
pips: CLBLL_L_X40Y30/CLBLL_L.CLBLL_IMUX41->CLBLL_L_D1 CLBLM_R_X39Y30/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X39Y30/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_L_X38Y30/INT_L.ER1END3->>EL1BEG2 INT_L_X40Y30/INT_L.EL1END1->>IMUX_L41 INT_R_X37Y30/INT_R.WW2END2->>ER1BEG3 INT_R_X39Y30/INT_R.EL1END2->>IMUX13 INT_R_X39Y30/INT_R.LOGIC_OUTS2->>EL1BEG1 INT_R_X39Y30/INT_R.LOGIC_OUTS2->>WW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

data2[28] - 
wires: CLBLL_L_X40Y29/CLBLL_SW2A1 CLBLL_L_X40Y30/CLBLL_IMUX36 CLBLL_L_X40Y30/CLBLL_L_D2 CLBLM_R_X39Y29/CLBLM_SW2A1 CLBLM_R_X39Y30/CLBLM_IMUX26 CLBLM_R_X39Y30/CLBLM_L_B4 CLBLM_R_X41Y28/CLBLM_LOGIC_OUTS2 CLBLM_R_X41Y28/CLBLM_L_CQ INT_L_X40Y29/SW2A1 INT_L_X40Y30/IMUX_L36 INT_L_X40Y30/SW2BEG1 INT_L_X40Y30/WR1END2 INT_R_X39Y29/NL1BEG1 INT_R_X39Y29/SW2END1 INT_R_X39Y30/IMUX26 INT_R_X39Y30/NL1END1 INT_R_X41Y28/LOGIC_OUTS2 INT_R_X41Y28/NL1BEG1 INT_R_X41Y29/NL1END1 INT_R_X41Y29/NR1BEG1 INT_R_X41Y30/NR1END1 INT_R_X41Y30/WR1BEG2 VBRK_X99Y31/VBRK_SW2A1 
pips: CLBLL_L_X40Y30/CLBLL_L.CLBLL_IMUX36->CLBLL_L_D2 CLBLM_R_X39Y30/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X41Y28/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_L_X40Y30/INT_L.WR1END2->>IMUX_L36 INT_L_X40Y30/INT_L.WR1END2->>SW2BEG1 INT_R_X39Y29/INT_R.SW2END1->>NL1BEG1 INT_R_X39Y30/INT_R.NL1END1->>IMUX26 INT_R_X41Y28/INT_R.LOGIC_OUTS2->>NL1BEG1 INT_R_X41Y29/INT_R.NL1END1->>NR1BEG1 INT_R_X41Y30/INT_R.NR1END1->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

Teoc[5]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data4[29] - 
wires: CLBLL_L_X40Y29/CLBLL_WL1END3 CLBLL_L_X40Y30/CLBLL_LL_DQ CLBLL_L_X40Y30/CLBLL_LOGIC_OUTS7 CLBLM_R_X39Y29/CLBLM_IMUX39 CLBLM_R_X39Y29/CLBLM_IMUX9 CLBLM_R_X39Y29/CLBLM_L_A5 CLBLM_R_X39Y29/CLBLM_L_D3 CLBLM_R_X39Y29/CLBLM_WL1END3 INT_L_X40Y29/WL1BEG3 INT_L_X40Y30/LOGIC_OUTS_L7 INT_L_X40Y30/SR1BEG_S0 INT_L_X40Y30/WL1BEG_N3 INT_R_X39Y29/IMUX39 INT_R_X39Y29/IMUX9 INT_R_X39Y29/SR1BEG_S0 INT_R_X39Y29/WL1END3 INT_R_X39Y30/WL1END_N1_3 VBRK_X99Y31/VBRK_WL1END3 
pips: CLBLL_L_X40Y30/CLBLL_L.CLBLL_LL_DQ->CLBLL_LOGIC_OUTS7 CLBLM_R_X39Y29/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_R_X39Y29/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 INT_L_X40Y30/INT_L.LOGIC_OUTS_L7->>SR1BEG_S0 INT_L_X40Y30/INT_L.SR1BEG_S0->>WL1BEG_N3 INT_R_X39Y29/INT_R.SR1BEG_S0->>IMUX9 INT_R_X39Y29/INT_R.WL1END3->>IMUX39 INT_R_X39Y29/INT_R.WL1END3->>SR1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

data3[29] - 
wires: CLBLM_R_X39Y29/CLBLM_IMUX14 CLBLM_R_X39Y29/CLBLM_IMUX46 CLBLM_R_X39Y29/CLBLM_L_B1 CLBLM_R_X39Y29/CLBLM_L_D5 CLBLM_R_X39Y30/CLBLM_LOGIC_OUTS3 CLBLM_R_X39Y30/CLBLM_L_DQ INT_R_X39Y29/IMUX14 INT_R_X39Y29/IMUX46 INT_R_X39Y29/SL1END3 INT_R_X39Y30/LOGIC_OUTS3 INT_R_X39Y30/SL1BEG3 
pips: CLBLM_R_X39Y29/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X39Y29/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_R_X39Y30/CLBLM_R.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 INT_R_X39Y29/INT_R.SL1END3->>IMUX14 INT_R_X39Y29/INT_R.SL1END3->>IMUX46 INT_R_X39Y30/INT_R.LOGIC_OUTS3->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

data2[29] - 
wires: CLBLL_L_X40Y29/CLBLL_WR1END1 CLBLM_R_X39Y29/CLBLM_IMUX19 CLBLM_R_X39Y29/CLBLM_IMUX41 CLBLM_R_X39Y29/CLBLM_L_B2 CLBLM_R_X39Y29/CLBLM_L_D1 CLBLM_R_X39Y29/CLBLM_WR1END1 CLBLM_R_X41Y28/CLBLM_LOGIC_OUTS3 CLBLM_R_X41Y28/CLBLM_L_DQ INT_L_X40Y28/WR1END_S1_0 INT_L_X40Y29/WR1BEG1 INT_L_X40Y29/WR1END0 INT_R_X39Y29/IMUX19 INT_R_X39Y29/IMUX41 INT_R_X39Y29/WR1END1 INT_R_X41Y28/LOGIC_OUTS3 INT_R_X41Y28/WR1BEG_S0 INT_R_X41Y29/WR1BEG0 VBRK_X99Y31/VBRK_WR1END1 
pips: CLBLM_R_X39Y29/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X39Y29/CLBLM_R.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_R_X41Y28/CLBLM_R.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 INT_L_X40Y29/INT_L.WR1END0->>WR1BEG1 INT_R_X39Y29/INT_R.WR1END1->>IMUX19 INT_R_X39Y29/INT_R.WR1END1->>IMUX41 INT_R_X41Y28/INT_R.LOGIC_OUTS3->>WR1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

Teoc[6]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data4[30] - 
wires: CLBLM_R_X37Y31/CLBLM_LOGIC_OUTS18 CLBLM_R_X37Y31/CLBLM_L_CMUX CLBLM_R_X37Y32/CLBLM_IMUX1 CLBLM_R_X37Y32/CLBLM_M_A3 CLBLM_R_X37Y33/CLBLM_IMUX27 CLBLM_R_X37Y33/CLBLM_M_B4 INT_L_X36Y32/NW2END_S0_0 INT_L_X36Y33/EL1BEG2 INT_L_X36Y33/NL1BEG_N3 INT_L_X36Y33/NW2END0 INT_R_X37Y31/LOGIC_OUTS18 INT_R_X37Y31/NR1BEG0 INT_R_X37Y32/IMUX1 INT_R_X37Y32/NR1END0 INT_R_X37Y32/NW2BEG0 INT_R_X37Y33/EL1END2 INT_R_X37Y33/IMUX27 INT_R_X37Y33/NW2A0 
pips: CLBLM_R_X37Y31/CLBLM_R.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 CLBLM_R_X37Y32/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X37Y33/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 INT_L_X36Y33/INT_L.NL1BEG_N3->>EL1BEG2 INT_L_X36Y33/INT_L.NW2END0->>NL1BEG_N3 INT_R_X37Y31/INT_R.LOGIC_OUTS18->>NR1BEG0 INT_R_X37Y32/INT_R.NR1END0->>IMUX1 INT_R_X37Y32/INT_R.NR1END0->>NW2BEG0 INT_R_X37Y33/INT_R.EL1END2->>IMUX27 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

data3[30] - 
wires: CLBLM_L_X36Y33/CLBLM_LOGIC_OUTS1 CLBLM_L_X36Y33/CLBLM_L_BQ CLBLM_R_X37Y32/CLBLM_IMUX17 CLBLM_R_X37Y32/CLBLM_M_B3 CLBLM_R_X37Y33/CLBLM_IMUX17 CLBLM_R_X37Y33/CLBLM_M_B3 INT_L_X36Y33/EL1BEG0 INT_L_X36Y33/LOGIC_OUTS_L1 INT_R_X37Y32/EL1END_S3_0 INT_R_X37Y32/IMUX17 INT_R_X37Y32/SL1END0 INT_R_X37Y33/EL1END0 INT_R_X37Y33/IMUX17 INT_R_X37Y33/SL1BEG0 
pips: CLBLM_L_X36Y33/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_R_X37Y32/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X37Y33/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 INT_L_X36Y33/INT_L.LOGIC_OUTS_L1->>EL1BEG0 INT_R_X37Y32/INT_R.SL1END0->>IMUX17 INT_R_X37Y33/INT_R.EL1END0->>IMUX17 INT_R_X37Y33/INT_R.EL1END0->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

data2[30] - 
wires: CLBLM_R_X37Y32/CLBLM_IMUX24 CLBLM_R_X37Y32/CLBLM_LOGIC_OUTS22 CLBLM_R_X37Y32/CLBLM_M_B5 CLBLM_R_X37Y32/CLBLM_M_CMUX CLBLM_R_X37Y33/CLBLM_IMUX24 CLBLM_R_X37Y33/CLBLM_M_B5 INT_R_X37Y32/IMUX24 INT_R_X37Y32/LOGIC_OUTS22 INT_R_X37Y32/NR1BEG0 INT_R_X37Y33/IMUX24 INT_R_X37Y33/NR1END0 
pips: CLBLM_R_X37Y32/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X37Y32/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 CLBLM_R_X37Y33/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 INT_R_X37Y32/INT_R.LOGIC_OUTS22->>IMUX24 INT_R_X37Y32/INT_R.LOGIC_OUTS22->>NR1BEG0 INT_R_X37Y33/INT_R.NR1END0->>IMUX24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

Teoc[7]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data4[31] - 
wires: CLBLM_R_X37Y31/CLBLM_LOGIC_OUTS19 CLBLM_R_X37Y31/CLBLM_L_DMUX CLBLM_R_X37Y32/CLBLM_IMUX0 CLBLM_R_X37Y32/CLBLM_L_A3 CLBLM_R_X37Y33/CLBLM_IMUX22 CLBLM_R_X37Y33/CLBLM_M_C3 INT_L_X36Y32/EL1BEG0 INT_L_X36Y32/NE2BEG1 INT_L_X36Y32/NW2END1 INT_L_X36Y33/NE2A1 INT_R_X37Y31/EL1END_S3_0 INT_R_X37Y31/LOGIC_OUTS19 INT_R_X37Y31/NW2BEG1 INT_R_X37Y32/EL1END0 INT_R_X37Y32/IMUX0 INT_R_X37Y32/NW2A1 INT_R_X37Y33/BYP_ALT4 INT_R_X37Y33/BYP_BOUNCE4 INT_R_X37Y33/IMUX22 INT_R_X37Y33/NE2END1 
pips: CLBLM_R_X37Y31/CLBLM_R.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 CLBLM_R_X37Y32/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X37Y33/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 INT_L_X36Y32/INT_L.NW2END1->>EL1BEG0 INT_L_X36Y32/INT_L.NW2END1->>NE2BEG1 INT_R_X37Y31/INT_R.LOGIC_OUTS19->>NW2BEG1 INT_R_X37Y32/INT_R.EL1END0->>IMUX0 INT_R_X37Y33/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X37Y33/INT_R.BYP_BOUNCE4->>IMUX22 INT_R_X37Y33/INT_R.NE2END1->>BYP_ALT4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

data3[31] - 
wires: CLBLM_L_X36Y33/CLBLM_LOGIC_OUTS2 CLBLM_L_X36Y33/CLBLM_L_CQ CLBLM_R_X37Y32/CLBLM_IMUX26 CLBLM_R_X37Y32/CLBLM_L_B4 CLBLM_R_X37Y33/CLBLM_IMUX31 CLBLM_R_X37Y33/CLBLM_M_C5 INT_L_X36Y33/EL1BEG1 INT_L_X36Y33/ER1BEG3 INT_L_X36Y33/LOGIC_OUTS_L2 INT_R_X37Y32/IMUX26 INT_R_X37Y32/SL1END1 INT_R_X37Y33/EL1END1 INT_R_X37Y33/ER1END3 INT_R_X37Y33/IMUX31 INT_R_X37Y33/SL1BEG1 INT_R_X37Y34/ER1END_N3_3 
pips: CLBLM_L_X36Y33/CLBLM_L.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 CLBLM_R_X37Y32/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X37Y33/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 INT_L_X36Y33/INT_L.LOGIC_OUTS_L2->>EL1BEG1 INT_L_X36Y33/INT_L.LOGIC_OUTS_L2->>ER1BEG3 INT_R_X37Y32/INT_R.SL1END1->>IMUX26 INT_R_X37Y33/INT_R.EL1END1->>SL1BEG1 INT_R_X37Y33/INT_R.ER1END3->>IMUX31 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

data2[31] - 
wires: BRAM_INT_INTERFACE_L_X38Y32/INT_INTERFACE_WL1END0 BRAM_INT_INTERFACE_L_X38Y33/INT_INTERFACE_NE2A1 BRAM_INT_INTERFACE_L_X38Y33/INT_INTERFACE_WR1END2 BRAM_L_X38Y30/BRAM_NE2A1_3 BRAM_L_X38Y30/BRAM_WL1END0_2 BRAM_L_X38Y30/BRAM_WR1END2_3 CLBLM_R_X37Y32/CLBLM_IMUX25 CLBLM_R_X37Y32/CLBLM_LOGIC_OUTS23 CLBLM_R_X37Y32/CLBLM_L_B5 CLBLM_R_X37Y32/CLBLM_M_DMUX CLBLM_R_X37Y32/CLBLM_WL1END0 CLBLM_R_X37Y33/CLBLM_IMUX28 CLBLM_R_X37Y33/CLBLM_M_C4 CLBLM_R_X37Y33/CLBLM_NE2A1 CLBLM_R_X37Y33/CLBLM_WR1END2 INT_L_X38Y32/SL1END1 INT_L_X38Y32/WL1BEG0 INT_L_X38Y33/NE2END1 INT_L_X38Y33/SL1BEG1 INT_L_X38Y33/WR1BEG2 INT_R_X37Y32/IMUX25 INT_R_X37Y32/LOGIC_OUTS23 INT_R_X37Y32/NE2BEG1 INT_R_X37Y32/WL1END0 INT_R_X37Y33/IMUX28 INT_R_X37Y33/NE2A1 INT_R_X37Y33/WR1END2 
pips: CLBLM_R_X37Y32/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X37Y32/CLBLM_R.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 CLBLM_R_X37Y33/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 INT_L_X38Y32/INT_L.SL1END1->>WL1BEG0 INT_L_X38Y33/INT_L.NE2END1->>SL1BEG1 INT_L_X38Y33/INT_L.NE2END1->>WR1BEG2 INT_R_X37Y32/INT_R.LOGIC_OUTS23->>NE2BEG1 INT_R_X37Y32/INT_R.WL1END0->>IMUX25 INT_R_X37Y33/INT_R.WR1END2->>IMUX28 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

busy_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rci_i_2__1_n_0 - 
wires: CLBLM_L_X36Y32/CLBLM_LOGIC_OUTS11 CLBLM_L_X36Y32/CLBLM_L_D CLBLM_R_X37Y33/CLBLM_IMUX45 CLBLM_R_X37Y33/CLBLM_M_D2 CLBLM_R_X37Y34/CLBLM_IMUX6 CLBLM_R_X37Y34/CLBLM_L_A1 INT_L_X36Y32/LOGIC_OUTS_L11 INT_L_X36Y32/NE2BEG3 INT_L_X36Y32/NR1BEG3 INT_L_X36Y33/NE2A3 INT_L_X36Y33/NE2BEG3 INT_L_X36Y33/NR1END3 INT_L_X36Y34/NE2A3 INT_R_X37Y33/IMUX45 INT_R_X37Y33/NE2END3 INT_R_X37Y34/IMUX6 INT_R_X37Y34/NE2END3 
pips: CLBLM_L_X36Y32/CLBLM_L.CLBLM_L_D->CLBLM_LOGIC_OUTS11 CLBLM_R_X37Y33/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X37Y34/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 INT_L_X36Y32/INT_L.LOGIC_OUTS_L11->>NE2BEG3 INT_L_X36Y32/INT_L.LOGIC_OUTS_L11->>NR1BEG3 INT_L_X36Y33/INT_L.NR1END3->>NE2BEG3 INT_R_X37Y33/INT_R.NE2END3->>IMUX45 INT_R_X37Y34/INT_R.NE2END3->>IMUX6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

dstrb_i_2_n_0 - 
wires: CLBLM_R_X39Y32/CLBLM_LOGIC_OUTS14 CLBLM_R_X39Y32/CLBLM_M_C CLBLM_R_X39Y34/CLBLM_IMUX27 CLBLM_R_X39Y34/CLBLM_M_B4 INT_R_X39Y32/LOGIC_OUTS14 INT_R_X39Y32/NN2BEG2 INT_R_X39Y33/NN2A2 INT_R_X39Y34/IMUX27 INT_R_X39Y34/NN2END2 
pips: CLBLM_R_X39Y32/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 CLBLM_R_X39Y34/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 INT_R_X39Y32/INT_R.LOGIC_OUTS14->>NN2BEG2 INT_R_X39Y34/INT_R.NN2END2->>IMUX27 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u1/PIO_control/PIO_access_control/IORDYen - 
wires: CLBLM_R_X39Y34/CLBLM_IMUX17 CLBLM_R_X39Y34/CLBLM_M_B3 CLBLM_R_X39Y36/CLBLM_LOGIC_OUTS0 CLBLM_R_X39Y36/CLBLM_L_AQ INT_R_X39Y34/IMUX17 INT_R_X39Y34/SS2END0 INT_R_X39Y35/SS2A0 INT_R_X39Y36/LOGIC_OUTS0 INT_R_X39Y36/SS2BEG0 
pips: CLBLM_R_X39Y34/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X39Y36/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_R_X39Y34/INT_R.SS2END0->>IMUX17 INT_R_X39Y36/INT_R.LOGIC_OUTS0->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u1/synch_incoming.sIORDY_reg_n_0 - 
wires: BRAM_INT_INTERFACE_L_X38Y33/INT_INTERFACE_EL1BEG3 BRAM_L_X38Y30/BRAM_EL1BEG3_3 CLBLM_L_X36Y34/CLBLM_LOGIC_OUTS5 CLBLM_L_X36Y34/CLBLM_M_BQ CLBLM_R_X37Y33/CLBLM_EL1BEG3 CLBLM_R_X39Y34/CLBLM_IMUX18 CLBLM_R_X39Y34/CLBLM_M_B2 INT_L_X36Y34/EL1BEG0 INT_L_X36Y34/LOGIC_OUTS_L5 INT_L_X38Y33/EL1END3 INT_L_X38Y33/ER1BEG_S0 INT_L_X38Y34/ER1BEG0 INT_R_X37Y33/EL1BEG3 INT_R_X37Y33/EL1END_S3_0 INT_R_X37Y34/EL1BEG_N3 INT_R_X37Y34/EL1END0 INT_R_X39Y34/ER1END0 INT_R_X39Y34/IMUX18 
pips: CLBLM_L_X36Y34/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 CLBLM_R_X39Y34/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 INT_L_X36Y34/INT_L.LOGIC_OUTS_L5->>EL1BEG0 INT_L_X38Y33/INT_L.EL1END3->>ER1BEG_S0 INT_R_X37Y34/INT_R.EL1END0->>EL1BEG_N3 INT_R_X39Y34/INT_R.ER1END0->>IMUX18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u1/PIO_control/PIO_access_control/PIO_timing_controller/hT2done_reg_n_0 - 
wires: CLBLM_R_X39Y32/CLBLM_IMUX32 CLBLM_R_X39Y32/CLBLM_LOGIC_OUTS21 CLBLM_R_X39Y32/CLBLM_M_BMUX CLBLM_R_X39Y32/CLBLM_M_C1 INT_L_X38Y31/ER1BEG_S0 INT_L_X38Y31/SW2END3 INT_L_X38Y32/ER1BEG0 INT_L_X38Y32/SW2END_N0_3 INT_R_X39Y31/SW2A3 INT_R_X39Y32/ER1END0 INT_R_X39Y32/IMUX32 INT_R_X39Y32/LOGIC_OUTS21 INT_R_X39Y32/SW2BEG3 
pips: CLBLM_R_X39Y32/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X39Y32/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_L_X38Y31/INT_L.SW2END3->>ER1BEG_S0 INT_R_X39Y32/INT_R.ER1END0->>IMUX32 INT_R_X39Y32/INT_R.LOGIC_OUTS21->>SW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

gen_DMA_req.hgo_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/gen_DMA_req.hgo_reg_n_0 - 
wires: CLBLM_R_X41Y33/CLBLM_IMUX15 CLBLM_R_X41Y33/CLBLM_LOGIC_OUTS5 CLBLM_R_X41Y33/CLBLM_M_B1 CLBLM_R_X41Y33/CLBLM_M_BQ CLBLM_R_X41Y34/CLBLM_IMUX0 CLBLM_R_X41Y34/CLBLM_L_A3 INT_R_X41Y33/IMUX15 INT_R_X41Y33/LOGIC_OUTS5 INT_R_X41Y33/NL1BEG0 INT_R_X41Y33/NL1END_S3_0 INT_R_X41Y34/IMUX0 INT_R_X41Y34/NL1END0 
pips: CLBLM_R_X41Y33/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y33/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 INT_R_X41Y33/INT_R.LOGIC_OUTS5->>NL1BEG0 INT_R_X41Y33/INT_R.NL1END_S3_0->>IMUX15 INT_R_X41Y34/INT_R.NL1END0->>IMUX0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u1/DMA_control/dstrb - 
wires: CLBLL_L_X40Y30/CLBLL_LOGIC_OUTS1 CLBLL_L_X40Y30/CLBLL_L_BQ CLBLL_L_X40Y32/CLBLL_WW2A0 CLBLL_L_X40Y34/CLBLL_IMUX42 CLBLL_L_X40Y34/CLBLL_L_D6 CLBLM_R_X39Y32/CLBLM_IMUX3 CLBLM_R_X39Y32/CLBLM_L_A2 CLBLM_R_X39Y32/CLBLM_WW2A0 CLBLM_R_X41Y30/CLBLM_IMUX37 CLBLM_R_X41Y30/CLBLM_L_D4 CLBLM_R_X41Y33/CLBLM_IMUX17 CLBLM_R_X41Y33/CLBLM_M_B3 INT_L_X38Y32/ER1BEG1 INT_L_X38Y32/WW2END0 INT_L_X40Y30/ER1BEG2 INT_L_X40Y30/LOGIC_OUTS_L1 INT_L_X40Y30/NN2BEG1 INT_L_X40Y31/NN2A1 INT_L_X40Y32/NN2BEG1 INT_L_X40Y32/NN2END1 INT_L_X40Y32/WW2BEG0 INT_L_X40Y33/NN2A1 INT_L_X40Y34/EL1BEG0 INT_L_X40Y34/IMUX_L42 INT_L_X40Y34/NN2END1 INT_R_X39Y32/ER1END1 INT_R_X39Y32/IMUX3 INT_R_X39Y32/WW2A0 INT_R_X41Y30/ER1END2 INT_R_X41Y30/IMUX37 INT_R_X41Y33/EL1END_S3_0 INT_R_X41Y33/IMUX17 INT_R_X41Y33/SL1END0 INT_R_X41Y34/EL1END0 INT_R_X41Y34/SL1BEG0 VBRK_X99Y34/VBRK_WW2A0 
pips: CLBLL_L_X40Y30/CLBLL_L.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLL_L_X40Y34/CLBLL_L.CLBLL_IMUX42->CLBLL_L_D6 CLBLM_R_X39Y32/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X41Y30/CLBLM_R.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_R_X41Y33/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 INT_L_X38Y32/INT_L.WW2END0->>ER1BEG1 INT_L_X40Y30/INT_L.LOGIC_OUTS_L1->>ER1BEG2 INT_L_X40Y30/INT_L.LOGIC_OUTS_L1->>NN2BEG1 INT_L_X40Y32/INT_L.NN2END1->>NN2BEG1 INT_L_X40Y32/INT_L.NN2END1->>WW2BEG0 INT_L_X40Y34/INT_L.NN2END1->>EL1BEG0 INT_L_X40Y34/INT_L.NN2END1->>IMUX_L42 INT_R_X39Y32/INT_R.ER1END1->>IMUX3 INT_R_X41Y30/INT_R.ER1END2->>IMUX37 INT_R_X41Y33/INT_R.SL1END0->>IMUX17 INT_R_X41Y34/INT_R.EL1END0->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

u1/DMA_control/iDMA_req - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

DMActrl_DMAen - 
wires: CLBLL_L_X40Y30/CLBLL_IMUX26 CLBLL_L_X40Y30/CLBLL_L_B4 CLBLL_L_X42Y28/CLBLL_NE2A1 CLBLL_L_X42Y30/CLBLL_WW2A0 CLBLL_L_X42Y33/CLBLL_EL1BEG0 CLBLL_L_X42Y33/CLBLL_IMUX9 CLBLL_L_X42Y33/CLBLL_L_A5 CLBLL_L_X42Y34/CLBLL_IMUX16 CLBLL_L_X42Y34/CLBLL_IMUX8 CLBLL_L_X42Y34/CLBLL_LL_A5 CLBLL_L_X42Y34/CLBLL_L_B3 CLBLM_R_X41Y27/CLBLM_LOGIC_OUTS1 CLBLM_R_X41Y27/CLBLM_L_BQ CLBLM_R_X41Y28/CLBLM_NE2A1 CLBLM_R_X41Y30/CLBLM_WW2A0 CLBLM_R_X41Y33/CLBLM_EL1BEG0 CLBLM_R_X41Y34/CLBLM_IMUX2 CLBLM_R_X41Y34/CLBLM_IMUX42 CLBLM_R_X41Y34/CLBLM_L_D6 CLBLM_R_X41Y34/CLBLM_M_A2 INT_L_X40Y30/IMUX_L26 INT_L_X40Y30/WW2END0 INT_L_X42Y28/NE2END1 INT_L_X42Y28/NN2BEG1 INT_L_X42Y29/NN2A1 INT_L_X42Y30/NN2END1 INT_L_X42Y30/WW2BEG0 INT_L_X42Y32/EL1END_S3_0 INT_L_X42Y33/EL1END0 INT_L_X42Y33/IMUX_L9 INT_L_X42Y33/NR1BEG0 INT_L_X42Y34/IMUX_L16 INT_L_X42Y34/IMUX_L8 INT_L_X42Y34/NR1END0 INT_R_X41Y27/LOGIC_OUTS1 INT_R_X41Y27/NE2BEG1 INT_R_X41Y27/NN6BEG1 INT_R_X41Y28/NE2A1 INT_R_X41Y28/NN6A1 INT_R_X41Y29/NN6B1 INT_R_X41Y30/NN6C1 INT_R_X41Y30/WW2A0 INT_R_X41Y31/NN6D1 INT_R_X41Y32/NN6E1 INT_R_X41Y33/EL1BEG0 INT_R_X41Y33/NN6END1 INT_R_X41Y33/NR1BEG1 INT_R_X41Y34/IMUX2 INT_R_X41Y34/IMUX42 INT_R_X41Y34/NR1END1 
pips: CLBLL_L_X40Y30/CLBLL_L.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_L_X42Y33/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_L_X42Y34/CLBLL_L.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_L_X42Y34/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLM_R_X41Y27/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 INT_L_X40Y30/INT_L.WW2END0->>IMUX_L26 INT_L_X42Y28/INT_L.NE2END1->>NN2BEG1 INT_L_X42Y30/INT_L.NN2END1->>WW2BEG0 INT_L_X42Y33/INT_L.EL1END0->>IMUX_L9 INT_L_X42Y33/INT_L.EL1END0->>NR1BEG0 INT_L_X42Y34/INT_L.NR1END0->>IMUX_L16 INT_L_X42Y34/INT_L.NR1END0->>IMUX_L8 INT_R_X41Y27/INT_R.LOGIC_OUTS1->>NE2BEG1 INT_R_X41Y27/INT_R.LOGIC_OUTS1->>NN6BEG1 INT_R_X41Y33/INT_R.NN6END1->>EL1BEG0 INT_R_X41Y33/INT_R.NN6END1->>NR1BEG1 INT_R_X41Y34/INT_R.NR1END1->>IMUX2 INT_R_X41Y34/INT_R.NR1END1->>IMUX42 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

gen_DMA_req.iDMA_req_i_3_n_0 - 
wires: CLBLM_R_X41Y34/CLBLM_IMUX1 CLBLM_R_X41Y34/CLBLM_LOGIC_OUTS8 CLBLM_R_X41Y34/CLBLM_L_A CLBLM_R_X41Y34/CLBLM_M_A3 INT_R_X41Y34/IMUX1 INT_R_X41Y34/LOGIC_OUTS8 
pips: CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y34/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_R_X41Y34/INT_R.LOGIC_OUTS8->>IMUX1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

iRxEmpty - 
wires: CLBLL_L_X42Y28/CLBLL_ER1BEG0 CLBLL_L_X42Y28/CLBLL_IMUX25 CLBLL_L_X42Y28/CLBLL_L_B5 CLBLL_L_X42Y34/CLBLL_EL1BEG2 CLBLL_L_X42Y34/CLBLL_IMUX43 CLBLL_L_X42Y34/CLBLL_LL_D6 CLBLM_R_X41Y28/CLBLM_ER1BEG0 CLBLM_R_X41Y34/CLBLM_EL1BEG2 CLBLM_R_X41Y34/CLBLM_IMUX7 CLBLM_R_X41Y34/CLBLM_LOGIC_OUTS15 CLBLM_R_X41Y34/CLBLM_M_A1 CLBLM_R_X41Y34/CLBLM_M_D INT_L_X42Y28/ER1END0 INT_L_X42Y28/IMUX_L25 INT_L_X42Y34/EL1END2 INT_L_X42Y34/IMUX_L43 INT_R_X41Y27/ER1BEG_S0 INT_R_X41Y27/SL1END3 INT_R_X41Y28/ER1BEG0 INT_R_X41Y28/SL1BEG3 INT_R_X41Y28/SS6END3 INT_R_X41Y29/SS6E3 INT_R_X41Y29/SS6END_N0_3 INT_R_X41Y30/SS6D3 INT_R_X41Y31/SS6C3 INT_R_X41Y32/SS6B3 INT_R_X41Y33/SS6A3 INT_R_X41Y34/EL1BEG2 INT_R_X41Y34/IMUX7 INT_R_X41Y34/LOGIC_OUTS15 INT_R_X41Y34/SS6BEG3 
pips: CLBLL_L_X42Y28/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_L_X42Y34/CLBLL_L.CLBLL_IMUX43->CLBLL_LL_D6 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y34/CLBLM_R.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X42Y28/INT_L.ER1END0->>IMUX_L25 INT_L_X42Y34/INT_L.EL1END2->>IMUX_L43 INT_R_X41Y27/INT_R.SL1END3->>ER1BEG_S0 INT_R_X41Y28/INT_R.SS6END3->>SL1BEG3 INT_R_X41Y34/INT_R.LOGIC_OUTS15->>EL1BEG2 INT_R_X41Y34/INT_R.LOGIC_OUTS15->>IMUX7 INT_R_X41Y34/INT_R.LOGIC_OUTS15->>SS6BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

gen_DMA_req.iDMA_req_i_2_n_0 - 
wires: BRAM_INT_INTERFACE_L_X38Y29/INT_INTERFACE_WW4B2 BRAM_INT_INTERFACE_L_X38Y35/INT_INTERFACE_EL1BEG1 BRAM_INT_INTERFACE_L_X38Y36/INT_INTERFACE_NE2A2 BRAM_INT_INTERFACE_L_X38Y37/INT_INTERFACE_WR1END2 BRAM_INT_INTERFACE_L_X44Y34/INT_INTERFACE_EE2A2 BRAM_INT_INTERFACE_L_X44Y34/INT_INTERFACE_WR1END3 BRAM_L_X38Y25/BRAM_WW4B2_4 BRAM_L_X38Y35/BRAM_EL1BEG1_0 BRAM_L_X38Y35/BRAM_NE2A2_1 BRAM_L_X38Y35/BRAM_WR1END2_2 BRAM_L_X44Y30/BRAM_EE2A2_4 BRAM_L_X44Y30/BRAM_WR1END3_4 CLBLL_L_X40Y29/CLBLL_CTRL1 CLBLL_L_X40Y29/CLBLL_EL1BEG1 CLBLL_L_X40Y29/CLBLL_LL_SR CLBLL_L_X40Y32/CLBLL_CTRL0 CLBLL_L_X40Y32/CLBLL_CTRL1 CLBLL_L_X40Y32/CLBLL_LL_SR CLBLL_L_X40Y32/CLBLL_L_SR CLBLL_L_X40Y32/CLBLL_SE4C2 CLBLL_L_X40Y33/CLBLL_CTRL0 CLBLL_L_X40Y33/CLBLL_L_SR CLBLL_L_X40Y34/CLBLL_CTRL0 CLBLL_L_X40Y34/CLBLL_ER1BEG2 CLBLL_L_X40Y34/CLBLL_L_SR CLBLL_L_X40Y36/CLBLL_EE4A2 CLBLL_L_X40Y37/CLBLL_CTRL1 CLBLL_L_X40Y37/CLBLL_LL_SR CLBLL_L_X40Y38/CLBLL_CTRL0 CLBLL_L_X40Y38/CLBLL_CTRL1 CLBLL_L_X40Y38/CLBLL_EE2A2 CLBLL_L_X40Y38/CLBLL_EE4A2 CLBLL_L_X40Y38/CLBLL_ER1BEG2 CLBLL_L_X40Y38/CLBLL_LL_SR CLBLL_L_X40Y38/CLBLL_L_SR CLBLL_L_X40Y39/CLBLL_CTRL1 CLBLL_L_X40Y39/CLBLL_LL_SR CLBLL_L_X40Y39/CLBLL_WR1END3 CLBLL_L_X40Y40/CLBLL_WR1END2 CLBLL_L_X42Y28/CLBLL_ER1BEG2 CLBLL_L_X42Y29/CLBLL_CTRL1 CLBLL_L_X42Y29/CLBLL_LL_SR CLBLL_L_X42Y34/CLBLL_CTRL1 CLBLL_L_X42Y34/CLBLL_LL_SR CLBLL_L_X42Y34/CLBLL_SE4C2 CLBLL_L_X42Y36/CLBLL_CTRL0 CLBLL_L_X42Y36/CLBLL_CTRL1 CLBLL_L_X42Y36/CLBLL_EE4C2 CLBLL_L_X42Y36/CLBLL_LL_SR CLBLL_L_X42Y36/CLBLL_L_SR CLBLL_L_X42Y36/CLBLL_WR1END3 CLBLL_L_X42Y38/CLBLL_CTRL0 CLBLL_L_X42Y38/CLBLL_EE4C2 CLBLL_L_X42Y38/CLBLL_L_SR CLBLL_L_X42Y39/CLBLL_EE2A2 CLBLM_L_X36Y29/CLBLM_CTRL0 CLBLM_L_X36Y29/CLBLM_CTRL1 CLBLM_L_X36Y29/CLBLM_ER1BEG2 CLBLM_L_X36Y29/CLBLM_L_SR CLBLM_L_X36Y29/CLBLM_M_SR CLBLM_L_X36Y29/CLBLM_WW4END2 CLBLM_L_X36Y32/CLBLM_CTRL0 CLBLM_L_X36Y32/CLBLM_L_SR CLBLM_L_X36Y34/CLBLM_CTRL0 CLBLM_L_X36Y34/CLBLM_L_SR CLBLM_L_X36Y35/CLBLM_CTRL0 CLBLM_L_X36Y35/CLBLM_CTRL1 CLBLM_L_X36Y35/CLBLM_L_SR CLBLM_L_X36Y35/CLBLM_M_SR CLBLM_L_X36Y37/CLBLM_CTRL0 CLBLM_L_X36Y37/CLBLM_ER1BEG2 CLBLM_L_X36Y37/CLBLM_L_SR CLBLM_L_X36Y37/CLBLM_WW2END1 CLBLM_R_X37Y29/CLBLM_WW4B2 CLBLM_R_X37Y34/CLBLM_CTRL0 CLBLM_R_X37Y34/CLBLM_L_SR CLBLM_R_X37Y35/CLBLM_CTRL1 CLBLM_R_X37Y35/CLBLM_EL1BEG1 CLBLM_R_X37Y35/CLBLM_M_SR CLBLM_R_X37Y36/CLBLM_NE2A2 CLBLM_R_X37Y37/CLBLM_CTRL0 CLBLM_R_X37Y37/CLBLM_L_SR CLBLM_R_X37Y37/CLBLM_WR1END2 CLBLM_R_X39Y29/CLBLM_EL1BEG1 CLBLM_R_X39Y29/CLBLM_LOGIC_OUTS14 CLBLM_R_X39Y29/CLBLM_M_C CLBLM_R_X39Y30/CLBLM_CTRL1 CLBLM_R_X39Y30/CLBLM_M_SR CLBLM_R_X39Y32/CLBLM_CTRL0 CLBLM_R_X39Y32/CLBLM_CTRL1 CLBLM_R_X39Y32/CLBLM_L_SR CLBLM_R_X39Y32/CLBLM_M_SR CLBLM_R_X39Y32/CLBLM_SE4C2 CLBLM_R_X39Y34/CLBLM_ER1BEG2 CLBLM_R_X39Y35/CLBLM_CTRL0 CLBLM_R_X39Y35/CLBLM_L_SR CLBLM_R_X39Y36/CLBLM_EE4A2 CLBLM_R_X39Y38/CLBLM_CTRL1 CLBLM_R_X39Y38/CLBLM_EE2A2 CLBLM_R_X39Y38/CLBLM_EE4A2 CLBLM_R_X39Y38/CLBLM_ER1BEG2 CLBLM_R_X39Y38/CLBLM_M_SR CLBLM_R_X39Y39/CLBLM_CTRL0 CLBLM_R_X39Y39/CLBLM_CTRL1 CLBLM_R_X39Y39/CLBLM_L_SR CLBLM_R_X39Y39/CLBLM_M_SR CLBLM_R_X39Y39/CLBLM_WR1END3 CLBLM_R_X39Y40/CLBLM_CTRL0 CLBLM_R_X39Y40/CLBLM_CTRL1 CLBLM_R_X39Y40/CLBLM_L_SR CLBLM_R_X39Y40/CLBLM_M_SR CLBLM_R_X39Y40/CLBLM_WR1END2 CLBLM_R_X41Y28/CLBLM_ER1BEG2 CLBLM_R_X41Y34/CLBLM_CTRL1 CLBLM_R_X41Y34/CLBLM_M_SR CLBLM_R_X41Y34/CLBLM_SE4C2 CLBLM_R_X41Y36/CLBLM_CTRL0 CLBLM_R_X41Y36/CLBLM_EE4C2 CLBLM_R_X41Y36/CLBLM_L_SR CLBLM_R_X41Y36/CLBLM_WR1END3 CLBLM_R_X41Y38/CLBLM_CTRL0 CLBLM_R_X41Y38/CLBLM_EE4C2 CLBLM_R_X41Y38/CLBLM_L_SR CLBLM_R_X41Y39/CLBLM_EE2A2 CLBLM_R_X43Y34/CLBLM_CTRL0 CLBLM_R_X43Y34/CLBLM_EE2A2 CLBLM_R_X43Y34/CLBLM_L_SR CLBLM_R_X43Y34/CLBLM_WR1END3 CLBLM_R_X43Y39/CLBLM_CTRL0 CLBLM_R_X43Y39/CLBLM_L_SR DSP_R_X35Y25/DSP_ER1BEG2_4 DSP_R_X35Y25/DSP_WW4END2_4 DSP_R_X35Y35/DSP_ER1BEG2_2 DSP_R_X35Y35/DSP_WW2END1_2 INT_INTERFACE_R_X35Y29/INT_INTERFACE_ER1BEG2 INT_INTERFACE_R_X35Y29/INT_INTERFACE_WW4END2 INT_INTERFACE_R_X35Y37/INT_INTERFACE_ER1BEG2 INT_INTERFACE_R_X35Y37/INT_INTERFACE_WW2END1 INT_L_X36Y29/CTRL_L0 INT_L_X36Y29/CTRL_L1 INT_L_X36Y29/ER1END2 INT_L_X36Y29/NR1BEG2 INT_L_X36Y29/WW4C2 INT_L_X36Y30/NR1BEG2 INT_L_X36Y30/NR1END2 INT_L_X36Y31/NR1BEG2 INT_L_X36Y31/NR1END2 INT_L_X36Y32/CTRL_L0 INT_L_X36Y32/NE2BEG2 INT_L_X36Y32/NR1BEG2 INT_L_X36Y32/NR1END2 INT_L_X36Y33/NE2A2 INT_L_X36Y33/NR1BEG2 INT_L_X36Y33/NR1END2 INT_L_X36Y34/CTRL_L0 INT_L_X36Y34/NR1BEG2 INT_L_X36Y34/NR1END2 INT_L_X36Y35/CTRL_L0 INT_L_X36Y35/CTRL_L1 INT_L_X36Y35/NR1END2 INT_L_X36Y37/CTRL_L0 INT_L_X36Y37/ER1END2 INT_L_X36Y37/WW2A1 INT_L_X38Y29/WW4A2 INT_L_X38Y34/SE2A1 INT_L_X38Y35/EL1END1 INT_L_X38Y35/ER1BEG2 INT_L_X38Y35/SE2BEG1 INT_L_X38Y36/EE4BEG2 INT_L_X38Y36/NE2BEG2 INT_L_X38Y36/NE2END2 INT_L_X38Y36/NL1BEG1 INT_L_X38Y36/NN2BEG2 INT_L_X38Y36/SE6BEG2 INT_L_X38Y37/NE2A2 INT_L_X38Y37/NL1END1 INT_L_X38Y37/NN2A2 INT_L_X38Y37/WR1BEG2 INT_L_X38Y38/EE2BEG2 INT_L_X38Y38/EE4BEG2 INT_L_X38Y38/EL1BEG1 INT_L_X38Y38/NN2END2 INT_L_X40Y28/SE2A1 INT_L_X40Y29/BYP_ALT4 INT_L_X40Y29/BYP_BOUNCE4 INT_L_X40Y29/CTRL_L1 INT_L_X40Y29/EL1END1 INT_L_X40Y29/SE2BEG1 INT_L_X40Y32/CTRL_L0 INT_L_X40Y32/CTRL_L1 INT_L_X40Y32/NR1BEG2 INT_L_X40Y32/SE6END2 INT_L_X40Y33/CTRL_L0 INT_L_X40Y33/NR1END2 INT_L_X40Y33/SE2A2 INT_L_X40Y34/CTRL_L0 INT_L_X40Y34/ER1END2 INT_L_X40Y34/SE2BEG2 INT_L_X40Y36/EE4B2 INT_L_X40Y37/CTRL_L1 INT_L_X40Y37/FAN_ALT1 INT_L_X40Y37/FAN_BOUNCE1 INT_L_X40Y37/NW2END3 INT_L_X40Y38/CTRL_L0 INT_L_X40Y38/CTRL_L1 INT_L_X40Y38/EE2END2 INT_L_X40Y38/EE4B2 INT_L_X40Y38/ER1END2 INT_L_X40Y38/NR1BEG2 INT_L_X40Y38/SE6BEG2 INT_L_X40Y39/CTRL_L1 INT_L_X40Y39/EE2BEG2 INT_L_X40Y39/NL1BEG1 INT_L_X40Y39/NR1END2 INT_L_X40Y39/WR1BEG3 INT_L_X40Y40/NL1END1 INT_L_X40Y40/WR1BEG2 INT_L_X42Y28/ER1END2 INT_L_X42Y28/NR1BEG2 INT_L_X42Y29/CTRL_L1 INT_L_X42Y29/NR1END2 INT_L_X42Y34/CTRL_L1 INT_L_X42Y34/EE2BEG2 INT_L_X42Y34/SE6END2 INT_L_X42Y36/CTRL_L0 INT_L_X42Y36/CTRL_L1 INT_L_X42Y36/EE4END2 INT_L_X42Y36/WR1BEG3 INT_L_X42Y38/CTRL_L0 INT_L_X42Y38/EE4END2 INT_L_X42Y38/SE2A2 INT_L_X42Y39/EE2END2 INT_L_X42Y39/SE2BEG2 INT_L_X44Y34/EE2END2 INT_L_X44Y34/WR1BEG3 INT_R_X35Y29/ER1BEG2 INT_R_X35Y29/WW4END2 INT_R_X35Y37/ER1BEG2 INT_R_X35Y37/WW2END1 INT_R_X37Y29/WW4B2 INT_R_X37Y33/NE2END2 INT_R_X37Y33/NR1BEG2 INT_R_X37Y34/CTRL0 INT_R_X37Y34/NR1BEG2 INT_R_X37Y34/NR1END2 INT_R_X37Y35/CTRL1 INT_R_X37Y35/EL1BEG1 INT_R_X37Y35/NE2BEG2 INT_R_X37Y35/NR1END2 INT_R_X37Y36/NE2A2 INT_R_X37Y37/CTRL0 INT_R_X37Y37/WR1END2 INT_R_X37Y37/WW2BEG1 INT_R_X39Y29/EL1BEG1 INT_R_X39Y29/LOGIC_OUTS14 INT_R_X39Y29/NR1BEG2 INT_R_X39Y29/WW4BEG2 INT_R_X39Y30/CTRL1 INT_R_X39Y30/NR1END2 INT_R_X39Y32/CTRL0 INT_R_X39Y32/CTRL1 INT_R_X39Y32/SE6E2 INT_R_X39Y32/SR1END2 INT_R_X39Y33/SE6D2 INT_R_X39Y33/SL1END1 INT_R_X39Y33/SR1BEG2 INT_R_X39Y34/ER1BEG2 INT_R_X39Y34/SE2END1 INT_R_X39Y34/SE6C2 INT_R_X39Y34/SL1BEG1 INT_R_X39Y35/CTRL0 INT_R_X39Y35/ER1END2 INT_R_X39Y35/SE6B2 INT_R_X39Y36/EE4A2 INT_R_X39Y36/SE6A2 INT_R_X39Y37/NE2END2 INT_R_X39Y37/NR1BEG2 INT_R_X39Y38/CTRL1 INT_R_X39Y38/EE2A2 INT_R_X39Y38/EE4A2 INT_R_X39Y38/EL1END1 INT_R_X39Y38/ER1BEG2 INT_R_X39Y38/NR1END2 INT_R_X39Y39/CTRL0 INT_R_X39Y39/CTRL1 INT_R_X39Y39/FAN_ALT1 INT_R_X39Y39/FAN_BOUNCE1 INT_R_X39Y39/WR1END3 INT_R_X39Y40/CTRL0 INT_R_X39Y40/CTRL1 INT_R_X39Y40/WR1END2 INT_R_X41Y28/ER1BEG2 INT_R_X41Y28/SE2END1 INT_R_X41Y33/NR1BEG2 INT_R_X41Y33/SE2END2 INT_R_X41Y34/CTRL1 INT_R_X41Y34/NR1END2 INT_R_X41Y34/SE6E2 INT_R_X41Y35/SE6D2 INT_R_X41Y36/CTRL0 INT_R_X41Y36/EE4C2 INT_R_X41Y36/FAN_ALT1 INT_R_X41Y36/FAN_BOUNCE1 INT_R_X41Y36/NN2BEG3 INT_R_X41Y36/NW2BEG3 INT_R_X41Y36/SE6C2 INT_R_X41Y36/WR1END3 INT_R_X41Y37/NN2A3 INT_R_X41Y37/NW2A3 INT_R_X41Y37/SE6B2 INT_R_X41Y38/CTRL0 INT_R_X41Y38/EE4C2 INT_R_X41Y38/FAN_ALT1 INT_R_X41Y38/FAN_BOUNCE1 INT_R_X41Y38/NN2END3 INT_R_X41Y38/SE6A2 INT_R_X41Y39/EE2A2 INT_R_X43Y34/CTRL0 INT_R_X43Y34/EE2A2 INT_R_X43Y34/FAN_ALT1 INT_R_X43Y34/FAN_BOUNCE1 INT_R_X43Y34/WR1END3 INT_R_X43Y38/NR1BEG2 INT_R_X43Y38/SE2END2 INT_R_X43Y39/CTRL0 INT_R_X43Y39/NR1END2 VBRK_X89Y31/VBRK_ER1BEG2 VBRK_X89Y31/VBRK_WW4END2 VBRK_X89Y39/VBRK_ER1BEG2 VBRK_X89Y39/VBRK_WW2END1 VBRK_X99Y31/VBRK_EL1BEG1 VBRK_X99Y34/VBRK_SE4C2 VBRK_X99Y36/VBRK_ER1BEG2 VBRK_X99Y38/VBRK_EE4A2 VBRK_X99Y40/VBRK_EE2A2 VBRK_X99Y40/VBRK_EE4A2 VBRK_X99Y40/VBRK_ER1BEG2 VBRK_X99Y41/VBRK_WR1END3 VBRK_X99Y42/VBRK_WR1END2 
pips: CLBLL_L_X40Y29/CLBLL_L.CLBLL_CTRL1->CLBLL_LL_SR CLBLL_L_X40Y32/CLBLL_L.CLBLL_CTRL0->CLBLL_L_SR CLBLL_L_X40Y32/CLBLL_L.CLBLL_CTRL1->CLBLL_LL_SR CLBLL_L_X40Y33/CLBLL_L.CLBLL_CTRL0->CLBLL_L_SR CLBLL_L_X40Y34/CLBLL_L.CLBLL_CTRL0->CLBLL_L_SR CLBLL_L_X40Y37/CLBLL_L.CLBLL_CTRL1->CLBLL_LL_SR CLBLL_L_X40Y38/CLBLL_L.CLBLL_CTRL0->CLBLL_L_SR CLBLL_L_X40Y38/CLBLL_L.CLBLL_CTRL1->CLBLL_LL_SR CLBLL_L_X40Y39/CLBLL_L.CLBLL_CTRL1->CLBLL_LL_SR CLBLL_L_X42Y29/CLBLL_L.CLBLL_CTRL1->CLBLL_LL_SR CLBLL_L_X42Y34/CLBLL_L.CLBLL_CTRL1->CLBLL_LL_SR CLBLL_L_X42Y36/CLBLL_L.CLBLL_CTRL0->CLBLL_L_SR CLBLL_L_X42Y36/CLBLL_L.CLBLL_CTRL1->CLBLL_LL_SR CLBLL_L_X42Y38/CLBLL_L.CLBLL_CTRL0->CLBLL_L_SR CLBLM_L_X36Y29/CLBLM_L.CLBLM_CTRL0->CLBLM_L_SR CLBLM_L_X36Y29/CLBLM_L.CLBLM_CTRL1->CLBLM_M_SR CLBLM_L_X36Y32/CLBLM_L.CLBLM_CTRL0->CLBLM_L_SR CLBLM_L_X36Y34/CLBLM_L.CLBLM_CTRL0->CLBLM_L_SR CLBLM_L_X36Y35/CLBLM_L.CLBLM_CTRL0->CLBLM_L_SR CLBLM_L_X36Y35/CLBLM_L.CLBLM_CTRL1->CLBLM_M_SR CLBLM_L_X36Y37/CLBLM_L.CLBLM_CTRL0->CLBLM_L_SR CLBLM_R_X37Y34/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR CLBLM_R_X37Y35/CLBLM_R.CLBLM_CTRL1->CLBLM_M_SR CLBLM_R_X37Y37/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR CLBLM_R_X39Y29/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 CLBLM_R_X39Y30/CLBLM_R.CLBLM_CTRL1->CLBLM_M_SR CLBLM_R_X39Y32/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR CLBLM_R_X39Y32/CLBLM_R.CLBLM_CTRL1->CLBLM_M_SR CLBLM_R_X39Y35/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR CLBLM_R_X39Y38/CLBLM_R.CLBLM_CTRL1->CLBLM_M_SR CLBLM_R_X39Y39/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR CLBLM_R_X39Y39/CLBLM_R.CLBLM_CTRL1->CLBLM_M_SR CLBLM_R_X39Y40/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR CLBLM_R_X39Y40/CLBLM_R.CLBLM_CTRL1->CLBLM_M_SR CLBLM_R_X41Y34/CLBLM_R.CLBLM_CTRL1->CLBLM_M_SR CLBLM_R_X41Y36/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR CLBLM_R_X41Y38/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR CLBLM_R_X43Y34/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR CLBLM_R_X43Y39/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR INT_L_X36Y29/INT_L.ER1END2->>CTRL_L0 INT_L_X36Y29/INT_L.ER1END2->>CTRL_L1 INT_L_X36Y29/INT_L.ER1END2->>NR1BEG2 INT_L_X36Y30/INT_L.NR1END2->>NR1BEG2 INT_L_X36Y31/INT_L.NR1END2->>NR1BEG2 INT_L_X36Y32/INT_L.NR1END2->>CTRL_L0 INT_L_X36Y32/INT_L.NR1END2->>NE2BEG2 INT_L_X36Y32/INT_L.NR1END2->>NR1BEG2 INT_L_X36Y33/INT_L.NR1END2->>NR1BEG2 INT_L_X36Y34/INT_L.NR1END2->>CTRL_L0 INT_L_X36Y34/INT_L.NR1END2->>NR1BEG2 INT_L_X36Y35/INT_L.NR1END2->>CTRL_L0 INT_L_X36Y35/INT_L.NR1END2->>CTRL_L1 INT_L_X36Y37/INT_L.ER1END2->>CTRL_L0 INT_L_X38Y35/INT_L.EL1END1->>ER1BEG2 INT_L_X38Y35/INT_L.EL1END1->>SE2BEG1 INT_L_X38Y36/INT_L.NE2END2->>EE4BEG2 INT_L_X38Y36/INT_L.NE2END2->>NE2BEG2 INT_L_X38Y36/INT_L.NE2END2->>NL1BEG1 INT_L_X38Y36/INT_L.NE2END2->>NN2BEG2 INT_L_X38Y36/INT_L.NE2END2->>SE6BEG2 INT_L_X38Y37/INT_L.NL1END1->>WR1BEG2 INT_L_X38Y38/INT_L.NN2END2->>EE2BEG2 INT_L_X38Y38/INT_L.NN2END2->>EE4BEG2 INT_L_X38Y38/INT_L.NN2END2->>EL1BEG1 INT_L_X40Y29/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X40Y29/INT_L.BYP_BOUNCE4->>CTRL_L1 INT_L_X40Y29/INT_L.EL1END1->>BYP_ALT4 INT_L_X40Y29/INT_L.EL1END1->>SE2BEG1 INT_L_X40Y32/INT_L.SE6END2->>CTRL_L0 INT_L_X40Y32/INT_L.SE6END2->>CTRL_L1 INT_L_X40Y32/INT_L.SE6END2->>NR1BEG2 INT_L_X40Y33/INT_L.NR1END2->>CTRL_L0 INT_L_X40Y34/INT_L.ER1END2->>CTRL_L0 INT_L_X40Y34/INT_L.ER1END2->>SE2BEG2 INT_L_X40Y37/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X40Y37/INT_L.FAN_BOUNCE1->>CTRL_L1 INT_L_X40Y37/INT_L.NW2END3->>FAN_ALT1 INT_L_X40Y38/INT_L.EE2END2->>NR1BEG2 INT_L_X40Y38/INT_L.EE2END2->>SE6BEG2 INT_L_X40Y38/INT_L.ER1END2->>CTRL_L0 INT_L_X40Y38/INT_L.ER1END2->>CTRL_L1 INT_L_X40Y39/INT_L.NR1END2->>CTRL_L1 INT_L_X40Y39/INT_L.NR1END2->>EE2BEG2 INT_L_X40Y39/INT_L.NR1END2->>NL1BEG1 INT_L_X40Y39/INT_L.NR1END2->>WR1BEG3 INT_L_X40Y40/INT_L.NL1END1->>WR1BEG2 INT_L_X42Y28/INT_L.ER1END2->>NR1BEG2 INT_L_X42Y29/INT_L.NR1END2->>CTRL_L1 INT_L_X42Y34/INT_L.SE6END2->>CTRL_L1 INT_L_X42Y34/INT_L.SE6END2->>EE2BEG2 INT_L_X42Y36/INT_L.EE4END2->>CTRL_L0 INT_L_X42Y36/INT_L.EE4END2->>CTRL_L1 INT_L_X42Y36/INT_L.EE4END2->>WR1BEG3 INT_L_X42Y38/INT_L.EE4END2->>CTRL_L0 INT_L_X42Y39/INT_L.EE2END2->>SE2BEG2 INT_L_X44Y34/INT_L.EE2END2->>WR1BEG3 INT_R_X35Y29/INT_R.WW4END2->>ER1BEG2 INT_R_X35Y37/INT_R.WW2END1->>ER1BEG2 INT_R_X37Y33/INT_R.NE2END2->>NR1BEG2 INT_R_X37Y34/INT_R.NR1END2->>CTRL0 INT_R_X37Y34/INT_R.NR1END2->>NR1BEG2 INT_R_X37Y35/INT_R.NR1END2->>CTRL1 INT_R_X37Y35/INT_R.NR1END2->>EL1BEG1 INT_R_X37Y35/INT_R.NR1END2->>NE2BEG2 INT_R_X37Y37/INT_R.WR1END2->>CTRL0 INT_R_X37Y37/INT_R.WR1END2->>WW2BEG1 INT_R_X39Y29/INT_R.LOGIC_OUTS14->>EL1BEG1 INT_R_X39Y29/INT_R.LOGIC_OUTS14->>NR1BEG2 INT_R_X39Y29/INT_R.LOGIC_OUTS14->>WW4BEG2 INT_R_X39Y30/INT_R.NR1END2->>CTRL1 INT_R_X39Y32/INT_R.SR1END2->>CTRL0 INT_R_X39Y32/INT_R.SR1END2->>CTRL1 INT_R_X39Y33/INT_R.SL1END1->>SR1BEG2 INT_R_X39Y34/INT_R.SE2END1->>ER1BEG2 INT_R_X39Y34/INT_R.SE2END1->>SL1BEG1 INT_R_X39Y35/INT_R.ER1END2->>CTRL0 INT_R_X39Y37/INT_R.NE2END2->>NR1BEG2 INT_R_X39Y38/INT_R.EL1END1->>ER1BEG2 INT_R_X39Y38/INT_R.NR1END2->>CTRL1 INT_R_X39Y39/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X39Y39/INT_R.FAN_BOUNCE1->>CTRL0 INT_R_X39Y39/INT_R.FAN_BOUNCE1->>CTRL1 INT_R_X39Y39/INT_R.WR1END3->>FAN_ALT1 INT_R_X39Y40/INT_R.WR1END2->>CTRL0 INT_R_X39Y40/INT_R.WR1END2->>CTRL1 INT_R_X41Y28/INT_R.SE2END1->>ER1BEG2 INT_R_X41Y33/INT_R.SE2END2->>NR1BEG2 INT_R_X41Y34/INT_R.NR1END2->>CTRL1 INT_R_X41Y36/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X41Y36/INT_R.FAN_BOUNCE1->>CTRL0 INT_R_X41Y36/INT_R.WR1END3->>FAN_ALT1 INT_R_X41Y36/INT_R.WR1END3->>NN2BEG3 INT_R_X41Y36/INT_R.WR1END3->>NW2BEG3 INT_R_X41Y38/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X41Y38/INT_R.FAN_BOUNCE1->>CTRL0 INT_R_X41Y38/INT_R.NN2END3->>FAN_ALT1 INT_R_X43Y34/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X43Y34/INT_R.FAN_BOUNCE1->>CTRL0 INT_R_X43Y34/INT_R.WR1END3->>FAN_ALT1 INT_R_X43Y38/INT_R.SE2END2->>NR1BEG2 INT_R_X43Y39/INT_R.NR1END2->>CTRL0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 104, 

DMA_dmarq - 
wires: BRAM_INT_INTERFACE_L_X44Y29/INT_INTERFACE_NE2A2 BRAM_INT_INTERFACE_L_X44Y30/INT_INTERFACE_NW2A2 BRAM_L_X44Y25/BRAM_NE2A2_4 BRAM_L_X44Y30/BRAM_NW2A2_0 CLBLL_L_X42Y32/CLBLL_SE4BEG2 CLBLL_L_X42Y32/CLBLL_SW2A2 CLBLL_L_X42Y33/CLBLL_IMUX6 CLBLL_L_X42Y33/CLBLL_L_A1 CLBLL_L_X42Y34/CLBLL_IMUX19 CLBLL_L_X42Y34/CLBLL_IMUX7 CLBLL_L_X42Y34/CLBLL_LL_A1 CLBLL_L_X42Y34/CLBLL_L_B2 CLBLL_L_X42Y34/CLBLL_WL1END0 CLBLL_L_X42Y34/CLBLL_WW2A2 CLBLM_R_X41Y32/CLBLM_SE4BEG2 CLBLM_R_X41Y32/CLBLM_SW2A2 CLBLM_R_X41Y33/CLBLM_IMUX45 CLBLM_R_X41Y33/CLBLM_M_D2 CLBLM_R_X41Y34/CLBLM_IMUX10 CLBLM_R_X41Y34/CLBLM_IMUX46 CLBLM_R_X41Y34/CLBLM_L_A4 CLBLM_R_X41Y34/CLBLM_L_D5 CLBLM_R_X41Y34/CLBLM_WL1END0 CLBLM_R_X41Y34/CLBLM_WW2A2 CLBLM_R_X43Y29/CLBLM_NE2A2 CLBLM_R_X43Y30/CLBLM_IMUX27 CLBLM_R_X43Y30/CLBLM_M_B4 CLBLM_R_X43Y30/CLBLM_NW2A2 CLBLM_R_X43Y34/CLBLM_LOGIC_OUTS6 CLBLM_R_X43Y34/CLBLM_M_CQ INT_L_X40Y34/ER1BEG3 INT_L_X40Y34/WW2END2 INT_L_X42Y28/SE6E2 INT_L_X42Y29/SE6D2 INT_L_X42Y30/SE6C2 INT_L_X42Y31/SE6B2 INT_L_X42Y32/SE6A2 INT_L_X42Y32/SW2A2 INT_L_X42Y33/IMUX_L6 INT_L_X42Y33/SR1END2 INT_L_X42Y33/SW2BEG2 INT_L_X42Y34/IMUX_L19 INT_L_X42Y34/IMUX_L7 INT_L_X42Y34/SR1BEG2 INT_L_X42Y34/WL1BEG0 INT_L_X42Y34/WL1END1 INT_L_X42Y34/WR1END3 INT_L_X42Y34/WW2BEG2 INT_L_X44Y29/NE2END2 INT_L_X44Y29/NW2BEG2 INT_L_X44Y30/NW2A2 INT_R_X41Y32/SE6BEG2 INT_R_X41Y32/SW2END2 INT_R_X41Y33/FAN_BOUNCE_S3_4 INT_R_X41Y33/IMUX45 INT_R_X41Y34/ER1END3 INT_R_X41Y34/FAN_ALT4 INT_R_X41Y34/FAN_BOUNCE4 INT_R_X41Y34/IMUX10 INT_R_X41Y34/IMUX46 INT_R_X41Y34/WL1END0 INT_R_X41Y34/WW2A2 INT_R_X41Y35/ER1END_N3_3 INT_R_X43Y28/NE2BEG2 INT_R_X43Y28/SE6END2 INT_R_X43Y29/NE2A2 INT_R_X43Y30/IMUX27 INT_R_X43Y30/NW2END2 INT_R_X43Y34/LOGIC_OUTS6 INT_R_X43Y34/WL1BEG1 INT_R_X43Y34/WR1BEG3 
pips: CLBLL_L_X42Y33/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_L_X42Y34/CLBLL_L.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_L_X42Y34/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLM_R_X41Y33/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_R_X43Y30/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X43Y34/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_L_X40Y34/INT_L.WW2END2->>ER1BEG3 INT_L_X42Y33/INT_L.SR1END2->>IMUX_L6 INT_L_X42Y33/INT_L.SR1END2->>SW2BEG2 INT_L_X42Y34/INT_L.WL1END1->>IMUX_L19 INT_L_X42Y34/INT_L.WL1END1->>SR1BEG2 INT_L_X42Y34/INT_L.WL1END1->>WL1BEG0 INT_L_X42Y34/INT_L.WR1END3->>IMUX_L7 INT_L_X42Y34/INT_L.WR1END3->>WW2BEG2 INT_L_X44Y29/INT_L.NE2END2->>NW2BEG2 INT_R_X41Y32/INT_R.SW2END2->>SE6BEG2 INT_R_X41Y33/INT_R.FAN_BOUNCE_S3_4->>IMUX45 INT_R_X41Y34/INT_R.ER1END3->>IMUX46 INT_R_X41Y34/INT_R.FAN_ALT4->>FAN_BOUNCE4 INT_R_X41Y34/INT_R.WL1END0->>FAN_ALT4 INT_R_X41Y34/INT_R.WL1END0->>IMUX10 INT_R_X43Y28/INT_R.SE6END2->>NE2BEG2 INT_R_X43Y30/INT_R.NW2END2->>IMUX27 INT_R_X43Y34/INT_R.LOGIC_OUTS6->>WL1BEG1 INT_R_X43Y34/INT_R.LOGIC_OUTS6->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

u1/DMA_control/gen_DMAbuf.Rxbuf/rd_ptr[0] - 
wires: CLBLL_L_X40Y34/CLBLL_IMUX7 CLBLL_L_X40Y34/CLBLL_LL_A1 CLBLL_L_X40Y34/CLBLL_SE2A3 CLBLL_L_X40Y35/CLBLL_SW2A3 CLBLL_L_X40Y36/CLBLL_SE2A3 CLBLL_L_X40Y37/CLBLL_SW2A0 CLBLL_L_X40Y37/CLBLL_SW2A3 CLBLM_R_X39Y34/CLBLM_SE2A3 CLBLM_R_X39Y35/CLBLM_IMUX15 CLBLM_R_X39Y35/CLBLM_IMUX32 CLBLM_R_X39Y35/CLBLM_IMUX7 CLBLM_R_X39Y35/CLBLM_M_A1 CLBLM_R_X39Y35/CLBLM_M_B1 CLBLM_R_X39Y35/CLBLM_M_C1 CLBLM_R_X39Y35/CLBLM_SW2A3 CLBLM_R_X39Y36/CLBLM_SE2A3 CLBLM_R_X39Y37/CLBLM_IMUX15 CLBLM_R_X39Y37/CLBLM_IMUX32 CLBLM_R_X39Y37/CLBLM_IMUX7 CLBLM_R_X39Y37/CLBLM_M_A1 CLBLM_R_X39Y37/CLBLM_M_B1 CLBLM_R_X39Y37/CLBLM_M_C1 CLBLM_R_X39Y37/CLBLM_SW2A0 CLBLM_R_X39Y37/CLBLM_SW2A3 CLBLM_R_X41Y34/CLBLM_IMUX44 CLBLM_R_X41Y34/CLBLM_LOGIC_OUTS1 CLBLM_R_X41Y34/CLBLM_L_BQ CLBLM_R_X41Y34/CLBLM_M_D4 CLBLM_R_X41Y35/CLBLM_IMUX15 CLBLM_R_X41Y35/CLBLM_IMUX32 CLBLM_R_X41Y35/CLBLM_IMUX7 CLBLM_R_X41Y35/CLBLM_M_A1 CLBLM_R_X41Y35/CLBLM_M_B1 CLBLM_R_X41Y35/CLBLM_M_C1 CLBLM_R_X41Y36/CLBLM_IMUX15 CLBLM_R_X41Y36/CLBLM_IMUX32 CLBLM_R_X41Y36/CLBLM_IMUX7 CLBLM_R_X41Y36/CLBLM_M_A1 CLBLM_R_X41Y36/CLBLM_M_B1 CLBLM_R_X41Y36/CLBLM_M_C1 CLBLM_R_X41Y37/CLBLM_IMUX15 CLBLM_R_X41Y37/CLBLM_IMUX32 CLBLM_R_X41Y37/CLBLM_IMUX7 CLBLM_R_X41Y37/CLBLM_M_A1 CLBLM_R_X41Y37/CLBLM_M_B1 CLBLM_R_X41Y37/CLBLM_M_C1 CLBLM_R_X41Y38/CLBLM_IMUX15 CLBLM_R_X41Y38/CLBLM_IMUX32 CLBLM_R_X41Y38/CLBLM_IMUX7 CLBLM_R_X41Y38/CLBLM_M_A1 CLBLM_R_X41Y38/CLBLM_M_B1 CLBLM_R_X41Y38/CLBLM_M_C1 INT_L_X40Y34/EL1BEG2 INT_L_X40Y34/IMUX_L7 INT_L_X40Y34/SE2END3 INT_L_X40Y35/EL1BEG3 INT_L_X40Y35/NW2END_S0_0 INT_L_X40Y35/SW2A3 INT_L_X40Y36/EL1BEG_N3 INT_L_X40Y36/NW2END0 INT_L_X40Y36/SE2END3 INT_L_X40Y36/SW2BEG3 INT_L_X40Y37/EL1BEG3 INT_L_X40Y37/NW2END_S0_0 INT_L_X40Y37/SW2A0 INT_L_X40Y37/SW2A3 INT_L_X40Y38/EL1BEG3 INT_L_X40Y38/EL1BEG_N3 INT_L_X40Y38/NW2END0 INT_L_X40Y38/NW2END_S0_0 INT_L_X40Y38/SW2BEG0 INT_L_X40Y38/SW2BEG3 INT_L_X40Y38/WR1END1 INT_L_X40Y39/EL1BEG_N3 INT_L_X40Y39/NW2END0 INT_R_X39Y34/SE2A3 INT_R_X39Y35/IMUX15 INT_R_X39Y35/IMUX32 INT_R_X39Y35/IMUX7 INT_R_X39Y35/SE2BEG3 INT_R_X39Y35/SS2END0 INT_R_X39Y35/SW2END3 INT_R_X39Y36/SE2A3 INT_R_X39Y36/SS2A0 INT_R_X39Y36/SW2END_N0_3 INT_R_X39Y37/IMUX15 INT_R_X39Y37/IMUX32 INT_R_X39Y37/IMUX7 INT_R_X39Y37/SE2BEG3 INT_R_X39Y37/SS2BEG0 INT_R_X39Y37/SW2END0 INT_R_X39Y37/SW2END3 INT_R_X39Y38/SW2END_N0_3 INT_R_X41Y34/EL1END2 INT_R_X41Y34/IMUX44 INT_R_X41Y34/LOGIC_OUTS1 INT_R_X41Y34/NL1BEG0 INT_R_X41Y34/NL1END_S3_0 INT_R_X41Y35/EL1END3 INT_R_X41Y35/IMUX15 INT_R_X41Y35/IMUX32 INT_R_X41Y35/IMUX7 INT_R_X41Y35/NL1END0 INT_R_X41Y35/NR1BEG0 INT_R_X41Y35/NW2BEG0 INT_R_X41Y36/FAN_BOUNCE_S3_4 INT_R_X41Y36/IMUX15 INT_R_X41Y36/IMUX32 INT_R_X41Y36/IMUX7 INT_R_X41Y36/NN2BEG0 INT_R_X41Y36/NR1BEG0 INT_R_X41Y36/NR1END0 INT_R_X41Y36/NW2A0 INT_R_X41Y37/EL1END3 INT_R_X41Y37/FAN_ALT4 INT_R_X41Y37/FAN_BOUNCE4 INT_R_X41Y37/IMUX15 INT_R_X41Y37/IMUX32 INT_R_X41Y37/IMUX7 INT_R_X41Y37/NN2A0 INT_R_X41Y37/NN2END_S2_0 INT_R_X41Y37/NR1END0 INT_R_X41Y37/NW2BEG0 INT_R_X41Y38/EL1END3 INT_R_X41Y38/IMUX15 INT_R_X41Y38/IMUX32 INT_R_X41Y38/IMUX7 INT_R_X41Y38/NN2END0 INT_R_X41Y38/NW2A0 INT_R_X41Y38/NW2BEG0 INT_R_X41Y38/WR1BEG1 INT_R_X41Y39/NW2A0 VBRK_X99Y36/VBRK_SE2A3 VBRK_X99Y37/VBRK_SW2A3 VBRK_X99Y38/VBRK_SE2A3 VBRK_X99Y39/VBRK_SW2A0 VBRK_X99Y39/VBRK_SW2A3 
pips: CLBLL_L_X40Y34/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X41Y34/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X40Y34/INT_L.SE2END3->>EL1BEG2 INT_L_X40Y34/INT_L.SE2END3->>IMUX_L7 INT_L_X40Y36/INT_L.NW2END0->>EL1BEG_N3 INT_L_X40Y36/INT_L.SE2END3->>SW2BEG3 INT_L_X40Y38/INT_L.NW2END0->>EL1BEG_N3 INT_L_X40Y38/INT_L.NW2END_S0_0->>SW2BEG3 INT_L_X40Y38/INT_L.WR1END1->>SW2BEG0 INT_L_X40Y39/INT_L.NW2END0->>EL1BEG_N3 INT_R_X39Y35/INT_R.SS2END0->>IMUX32 INT_R_X39Y35/INT_R.SW2END3->>IMUX15 INT_R_X39Y35/INT_R.SW2END3->>IMUX7 INT_R_X39Y35/INT_R.SW2END3->>SE2BEG3 INT_R_X39Y37/INT_R.SW2END0->>IMUX32 INT_R_X39Y37/INT_R.SW2END0->>SS2BEG0 INT_R_X39Y37/INT_R.SW2END3->>IMUX15 INT_R_X39Y37/INT_R.SW2END3->>IMUX7 INT_R_X39Y37/INT_R.SW2END3->>SE2BEG3 INT_R_X41Y34/INT_R.EL1END2->>IMUX44 INT_R_X41Y34/INT_R.LOGIC_OUTS1->>NL1BEG0 INT_R_X41Y35/INT_R.EL1END3->>IMUX15 INT_R_X41Y35/INT_R.EL1END3->>IMUX7 INT_R_X41Y35/INT_R.NL1END0->>IMUX32 INT_R_X41Y35/INT_R.NL1END0->>NR1BEG0 INT_R_X41Y35/INT_R.NL1END0->>NW2BEG0 INT_R_X41Y36/INT_R.FAN_BOUNCE_S3_4->>IMUX15 INT_R_X41Y36/INT_R.FAN_BOUNCE_S3_4->>IMUX7 INT_R_X41Y36/INT_R.NR1END0->>IMUX32 INT_R_X41Y36/INT_R.NR1END0->>NN2BEG0 INT_R_X41Y36/INT_R.NR1END0->>NR1BEG0 INT_R_X41Y37/INT_R.EL1END3->>IMUX15 INT_R_X41Y37/INT_R.EL1END3->>IMUX7 INT_R_X41Y37/INT_R.FAN_ALT4->>FAN_BOUNCE4 INT_R_X41Y37/INT_R.NR1END0->>FAN_ALT4 INT_R_X41Y37/INT_R.NR1END0->>IMUX32 INT_R_X41Y37/INT_R.NR1END0->>NW2BEG0 INT_R_X41Y38/INT_R.EL1END3->>IMUX15 INT_R_X41Y38/INT_R.EL1END3->>IMUX7 INT_R_X41Y38/INT_R.NN2END0->>IMUX32 INT_R_X41Y38/INT_R.NN2END0->>NW2BEG0 INT_R_X41Y38/INT_R.NN2END0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 21, 

u1/DMA_control/gen_DMAbuf.Rxbuf/wr_ptr[0] - 
wires: CLBLL_L_X40Y35/CLBLL_WR1END0 CLBLL_L_X40Y37/CLBLL_EE2BEG0 CLBLL_L_X42Y34/CLBLL_WL1END3 CLBLL_L_X42Y35/CLBLL_IMUX1 CLBLL_L_X42Y35/CLBLL_IMUX17 CLBLL_L_X42Y35/CLBLL_LL_A3 CLBLL_L_X42Y35/CLBLL_LL_AQ CLBLL_L_X42Y35/CLBLL_LL_B3 CLBLL_L_X42Y35/CLBLL_LOGIC_OUTS4 CLBLL_L_X42Y36/CLBLL_NW2A0 CLBLM_R_X39Y35/CLBLM_IMUX40 CLBLM_R_X39Y35/CLBLM_M_D1 CLBLM_R_X39Y35/CLBLM_WR1END0 CLBLM_R_X39Y37/CLBLM_EE2BEG0 CLBLM_R_X39Y37/CLBLM_IMUX40 CLBLM_R_X39Y37/CLBLM_M_D1 CLBLM_R_X41Y34/CLBLM_IMUX23 CLBLM_R_X41Y34/CLBLM_IMUX47 CLBLM_R_X41Y34/CLBLM_L_C3 CLBLM_R_X41Y34/CLBLM_M_D5 CLBLM_R_X41Y34/CLBLM_WL1END3 CLBLM_R_X41Y35/CLBLM_IMUX40 CLBLM_R_X41Y35/CLBLM_M_D1 CLBLM_R_X41Y36/CLBLM_IMUX40 CLBLM_R_X41Y36/CLBLM_M_D1 CLBLM_R_X41Y36/CLBLM_NW2A0 CLBLM_R_X41Y37/CLBLM_IMUX40 CLBLM_R_X41Y37/CLBLM_M_D1 CLBLM_R_X41Y38/CLBLM_IMUX40 CLBLM_R_X41Y38/CLBLM_M_D1 INT_L_X38Y35/NW2END_S0_0 INT_L_X38Y36/NE2BEG0 INT_L_X38Y36/NW2END0 INT_L_X38Y37/NE2A0 INT_L_X40Y34/WL1END2 INT_L_X40Y34/WR1BEG_S0 INT_L_X40Y35/WR1BEG0 INT_L_X40Y37/EE2A0 INT_L_X42Y34/WL1BEG3 INT_L_X42Y35/IMUX_L1 INT_L_X42Y35/IMUX_L17 INT_L_X42Y35/LOGIC_OUTS_L4 INT_L_X42Y35/NW2BEG0 INT_L_X42Y35/WL1BEG_N3 INT_L_X42Y36/NW2A0 INT_R_X39Y34/WR1END_S1_0 INT_R_X39Y35/IMUX40 INT_R_X39Y35/NW2BEG0 INT_R_X39Y35/WR1END0 INT_R_X39Y36/NE2END_S3_0 INT_R_X39Y36/NW2A0 INT_R_X39Y37/EE2BEG0 INT_R_X39Y37/IMUX40 INT_R_X39Y37/NE2END0 INT_R_X41Y34/IMUX23 INT_R_X41Y34/IMUX47 INT_R_X41Y34/WL1BEG2 INT_R_X41Y34/WL1END3 INT_R_X41Y35/IMUX40 INT_R_X41Y35/NW2END_S0_0 INT_R_X41Y35/SS2END0 INT_R_X41Y35/WL1END_N1_3 INT_R_X41Y36/IMUX40 INT_R_X41Y36/NW2END0 INT_R_X41Y36/SS2A0 INT_R_X41Y37/EE2END0 INT_R_X41Y37/IMUX40 INT_R_X41Y37/NR1BEG0 INT_R_X41Y37/SS2BEG0 INT_R_X41Y38/IMUX40 INT_R_X41Y38/NR1END0 VBRK_X99Y37/VBRK_WR1END0 VBRK_X99Y39/VBRK_EE2BEG0 
pips: CLBLL_L_X42Y35/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X42Y35/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_L_X42Y35/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 INT_L_X38Y36/INT_L.NW2END0->>NE2BEG0 INT_L_X40Y34/INT_L.WL1END2->>WR1BEG_S0 INT_L_X42Y35/INT_L.LOGIC_OUTS_L4->>IMUX_L1 INT_L_X42Y35/INT_L.LOGIC_OUTS_L4->>IMUX_L17 INT_L_X42Y35/INT_L.LOGIC_OUTS_L4->>NW2BEG0 INT_L_X42Y35/INT_L.LOGIC_OUTS_L4->>WL1BEG_N3 INT_R_X39Y35/INT_R.WR1END0->>IMUX40 INT_R_X39Y35/INT_R.WR1END0->>NW2BEG0 INT_R_X39Y37/INT_R.NE2END0->>EE2BEG0 INT_R_X39Y37/INT_R.NE2END0->>IMUX40 INT_R_X41Y34/INT_R.WL1END3->>IMUX23 INT_R_X41Y34/INT_R.WL1END3->>IMUX47 INT_R_X41Y34/INT_R.WL1END3->>WL1BEG2 INT_R_X41Y35/INT_R.SS2END0->>IMUX40 INT_R_X41Y36/INT_R.NW2END0->>IMUX40 INT_R_X41Y37/INT_R.EE2END0->>IMUX40 INT_R_X41Y37/INT_R.EE2END0->>NR1BEG0 INT_R_X41Y37/INT_R.EE2END0->>SS2BEG0 INT_R_X41Y38/INT_R.NR1END0->>IMUX40 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 11, 

u1/DMA_control/gen_DMAbuf.Rxbuf/wr_ptr[2] - 
wires: CLBLL_L_X40Y34/CLBLL_ER1BEG3 CLBLL_L_X40Y34/CLBLL_WW2END2 CLBLL_L_X40Y35/CLBLL_NE4BEG3 CLBLL_L_X40Y35/CLBLL_WW2END2 CLBLL_L_X40Y37/CLBLL_EE2BEG3 CLBLL_L_X42Y34/CLBLL_SW2A2 CLBLL_L_X42Y35/CLBLL_IMUX31 CLBLL_L_X42Y35/CLBLL_IMUX7 CLBLL_L_X42Y35/CLBLL_LL_A1 CLBLL_L_X42Y35/CLBLL_LL_C5 CLBLL_L_X42Y35/CLBLL_LL_CQ CLBLL_L_X42Y35/CLBLL_LOGIC_OUTS6 CLBLL_L_X42Y35/CLBLL_WR1END3 CLBLM_R_X39Y34/CLBLM_ER1BEG3 CLBLM_R_X39Y34/CLBLM_WW2END2 CLBLM_R_X39Y35/CLBLM_IMUX38 CLBLM_R_X39Y35/CLBLM_M_D3 CLBLM_R_X39Y35/CLBLM_NE4BEG3 CLBLM_R_X39Y35/CLBLM_WW2END2 CLBLM_R_X39Y37/CLBLM_EE2BEG3 CLBLM_R_X39Y37/CLBLM_IMUX38 CLBLM_R_X39Y37/CLBLM_M_D3 CLBLM_R_X41Y34/CLBLM_IMUX21 CLBLM_R_X41Y34/CLBLM_IMUX45 CLBLM_R_X41Y34/CLBLM_L_C4 CLBLM_R_X41Y34/CLBLM_M_D2 CLBLM_R_X41Y34/CLBLM_SW2A2 CLBLM_R_X41Y35/CLBLM_IMUX38 CLBLM_R_X41Y35/CLBLM_M_D3 CLBLM_R_X41Y35/CLBLM_WR1END3 CLBLM_R_X41Y36/CLBLM_IMUX38 CLBLM_R_X41Y36/CLBLM_M_D3 CLBLM_R_X41Y37/CLBLM_IMUX38 CLBLM_R_X41Y37/CLBLM_M_D3 CLBLM_R_X41Y38/CLBLM_IMUX38 CLBLM_R_X41Y38/CLBLM_M_D3 INT_L_X38Y36/NE2BEG3 INT_L_X38Y36/NW2END3 INT_L_X38Y37/NE2A3 INT_L_X40Y34/ER1END3 INT_L_X40Y34/NE2BEG3 INT_L_X40Y34/WW2A2 INT_L_X40Y35/ER1END_N3_3 INT_L_X40Y35/NE2A3 INT_L_X40Y35/NE6A3 INT_L_X40Y35/WW2A2 INT_L_X40Y36/NE6B3 INT_L_X40Y37/EE2A3 INT_L_X40Y37/NE6C3 INT_L_X40Y38/NE6D3 INT_L_X40Y39/NE6E3 INT_L_X42Y34/SW2A2 INT_L_X42Y35/BYP_ALT3 INT_L_X42Y35/BYP_BOUNCE3 INT_L_X42Y35/IMUX_L31 INT_L_X42Y35/IMUX_L7 INT_L_X42Y35/LOGIC_OUTS_L6 INT_L_X42Y35/SW2BEG2 INT_L_X42Y35/WR1BEG3 INT_L_X42Y36/BYP_BOUNCE_N3_3 INT_R_X39Y34/ER1BEG3 INT_R_X39Y34/WW2END2 INT_R_X39Y35/IMUX38 INT_R_X39Y35/NE6BEG3 INT_R_X39Y35/NW2BEG3 INT_R_X39Y35/WW2END2 INT_R_X39Y36/NW2A3 INT_R_X39Y37/EE2BEG3 INT_R_X39Y37/IMUX38 INT_R_X39Y37/NE2END3 INT_R_X41Y34/IMUX21 INT_R_X41Y34/IMUX45 INT_R_X41Y34/SW2END2 INT_R_X41Y34/WW2BEG2 INT_R_X41Y35/IMUX38 INT_R_X41Y35/NE2END3 INT_R_X41Y35/WR1END3 INT_R_X41Y35/WW2BEG2 INT_R_X41Y36/IMUX38 INT_R_X41Y36/SL1END3 INT_R_X41Y37/EE2END3 INT_R_X41Y37/IMUX38 INT_R_X41Y37/SL1BEG3 INT_R_X41Y38/IMUX38 INT_R_X41Y38/SL1END3 INT_R_X41Y39/NE6END3 INT_R_X41Y39/SL1BEG3 VBRK_X99Y36/VBRK_ER1BEG3 VBRK_X99Y36/VBRK_WW2END2 VBRK_X99Y37/VBRK_NE4BEG3 VBRK_X99Y37/VBRK_WW2END2 VBRK_X99Y39/VBRK_EE2BEG3 
pips: CLBLL_L_X42Y35/CLBLL_L.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_L_X42Y35/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_L_X42Y35/CLBLL_L.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 INT_L_X38Y36/INT_L.NW2END3->>NE2BEG3 INT_L_X40Y34/INT_L.ER1END3->>NE2BEG3 INT_L_X42Y35/INT_L.BYP_ALT3->>BYP_BOUNCE3 INT_L_X42Y35/INT_L.BYP_BOUNCE3->>IMUX_L31 INT_L_X42Y35/INT_L.BYP_BOUNCE3->>IMUX_L7 INT_L_X42Y35/INT_L.LOGIC_OUTS_L6->>BYP_ALT3 INT_L_X42Y35/INT_L.LOGIC_OUTS_L6->>SW2BEG2 INT_L_X42Y35/INT_L.LOGIC_OUTS_L6->>WR1BEG3 INT_R_X39Y34/INT_R.WW2END2->>ER1BEG3 INT_R_X39Y35/INT_R.WW2END2->>IMUX38 INT_R_X39Y35/INT_R.WW2END2->>NE6BEG3 INT_R_X39Y35/INT_R.WW2END2->>NW2BEG3 INT_R_X39Y37/INT_R.NE2END3->>EE2BEG3 INT_R_X39Y37/INT_R.NE2END3->>IMUX38 INT_R_X41Y34/INT_R.SW2END2->>IMUX21 INT_R_X41Y34/INT_R.SW2END2->>IMUX45 INT_R_X41Y34/INT_R.SW2END2->>WW2BEG2 INT_R_X41Y35/INT_R.NE2END3->>IMUX38 INT_R_X41Y35/INT_R.WR1END3->>WW2BEG2 INT_R_X41Y36/INT_R.SL1END3->>IMUX38 INT_R_X41Y37/INT_R.EE2END3->>IMUX38 INT_R_X41Y37/INT_R.EE2END3->>SL1BEG3 INT_R_X41Y38/INT_R.SL1END3->>IMUX38 INT_R_X41Y39/INT_R.NE6END3->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 11, 

u1/DMA_control/gen_DMAbuf.Rxbuf/drd_ptr[1] - 
wires: CLBLL_L_X40Y33/CLBLL_IMUX38 CLBLL_L_X40Y33/CLBLL_LL_D3 CLBLL_L_X40Y34/CLBLL_EL1BEG3 CLBLL_L_X40Y35/CLBLL_NW2A0 CLBLM_R_X39Y34/CLBLM_EL1BEG3 CLBLM_R_X39Y35/CLBLM_IMUX1 CLBLM_R_X39Y35/CLBLM_IMUX17 CLBLM_R_X39Y35/CLBLM_IMUX22 CLBLM_R_X39Y35/CLBLM_M_A3 CLBLM_R_X39Y35/CLBLM_M_B3 CLBLM_R_X39Y35/CLBLM_M_C3 CLBLM_R_X39Y35/CLBLM_NW2A0 CLBLM_R_X39Y37/CLBLM_IMUX1 CLBLM_R_X39Y37/CLBLM_IMUX17 CLBLM_R_X39Y37/CLBLM_IMUX22 CLBLM_R_X39Y37/CLBLM_M_A3 CLBLM_R_X39Y37/CLBLM_M_B3 CLBLM_R_X39Y37/CLBLM_M_C3 CLBLM_R_X41Y34/CLBLM_IMUX14 CLBLM_R_X41Y34/CLBLM_IMUX30 CLBLM_R_X41Y34/CLBLM_IMUX38 CLBLM_R_X41Y34/CLBLM_LOGIC_OUTS17 CLBLM_R_X41Y34/CLBLM_L_B1 CLBLM_R_X41Y34/CLBLM_L_BMUX CLBLM_R_X41Y34/CLBLM_L_C5 CLBLM_R_X41Y34/CLBLM_M_D3 CLBLM_R_X41Y35/CLBLM_IMUX1 CLBLM_R_X41Y35/CLBLM_IMUX17 CLBLM_R_X41Y35/CLBLM_IMUX22 CLBLM_R_X41Y35/CLBLM_M_A3 CLBLM_R_X41Y35/CLBLM_M_B3 CLBLM_R_X41Y35/CLBLM_M_C3 CLBLM_R_X41Y36/CLBLM_IMUX1 CLBLM_R_X41Y36/CLBLM_IMUX17 CLBLM_R_X41Y36/CLBLM_IMUX22 CLBLM_R_X41Y36/CLBLM_M_A3 CLBLM_R_X41Y36/CLBLM_M_B3 CLBLM_R_X41Y36/CLBLM_M_C3 CLBLM_R_X41Y37/CLBLM_IMUX1 CLBLM_R_X41Y37/CLBLM_IMUX17 CLBLM_R_X41Y37/CLBLM_IMUX22 CLBLM_R_X41Y37/CLBLM_M_A3 CLBLM_R_X41Y37/CLBLM_M_B3 CLBLM_R_X41Y37/CLBLM_M_C3 CLBLM_R_X41Y38/CLBLM_IMUX1 CLBLM_R_X41Y38/CLBLM_IMUX17 CLBLM_R_X41Y38/CLBLM_IMUX22 CLBLM_R_X41Y38/CLBLM_M_A3 CLBLM_R_X41Y38/CLBLM_M_B3 CLBLM_R_X41Y38/CLBLM_M_C3 INT_L_X40Y33/IMUX_L38 INT_L_X40Y33/SW2END3 INT_L_X40Y34/EL1END3 INT_L_X40Y34/ER1BEG_S0 INT_L_X40Y34/NW2BEG0 INT_L_X40Y34/SW2END_N0_3 INT_L_X40Y35/ER1BEG0 INT_L_X40Y35/NW2A0 INT_R_X39Y34/EL1BEG3 INT_R_X39Y34/NW2END_S0_0 INT_R_X39Y35/EL1BEG_N3 INT_R_X39Y35/FAN_ALT5 INT_R_X39Y35/FAN_BOUNCE5 INT_R_X39Y35/IMUX1 INT_R_X39Y35/IMUX17 INT_R_X39Y35/IMUX22 INT_R_X39Y35/NL1BEG_N3 INT_R_X39Y35/NN2BEG0 INT_R_X39Y35/NW2END0 INT_R_X39Y36/NN2A0 INT_R_X39Y36/NN2END_S2_0 INT_R_X39Y37/IMUX1 INT_R_X39Y37/IMUX17 INT_R_X39Y37/IMUX22 INT_R_X39Y37/NL1BEG_N3 INT_R_X39Y37/NN2END0 INT_R_X41Y33/SW2A3 INT_R_X41Y34/IMUX14 INT_R_X41Y34/IMUX30 INT_R_X41Y34/IMUX38 INT_R_X41Y34/LOGIC_OUTS17 INT_R_X41Y34/NR1BEG3 INT_R_X41Y34/SW2BEG3 INT_R_X41Y35/BYP_ALT7 INT_R_X41Y35/BYP_BOUNCE7 INT_R_X41Y35/ER1END0 INT_R_X41Y35/IMUX1 INT_R_X41Y35/IMUX17 INT_R_X41Y35/IMUX22 INT_R_X41Y35/NR1BEG3 INT_R_X41Y35/NR1END3 INT_R_X41Y36/BYP_ALT7 INT_R_X41Y36/BYP_BOUNCE7 INT_R_X41Y36/BYP_BOUNCE_N3_7 INT_R_X41Y36/IMUX1 INT_R_X41Y36/IMUX17 INT_R_X41Y36/IMUX22 INT_R_X41Y36/NR1BEG3 INT_R_X41Y36/NR1END3 INT_R_X41Y37/BYP_ALT7 INT_R_X41Y37/BYP_BOUNCE7 INT_R_X41Y37/BYP_BOUNCE_N3_7 INT_R_X41Y37/IMUX1 INT_R_X41Y37/IMUX17 INT_R_X41Y37/IMUX22 INT_R_X41Y37/NR1BEG3 INT_R_X41Y37/NR1END3 INT_R_X41Y38/BYP_BOUNCE_N3_7 INT_R_X41Y38/IMUX1 INT_R_X41Y38/IMUX17 INT_R_X41Y38/IMUX22 INT_R_X41Y38/NR1END3 VBRK_X99Y36/VBRK_EL1BEG3 VBRK_X99Y37/VBRK_NW2A0 
pips: CLBLL_L_X40Y33/CLBLL_L.CLBLL_IMUX38->CLBLL_LL_D3 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X41Y34/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 INT_L_X40Y33/INT_L.SW2END3->>IMUX_L38 INT_L_X40Y34/INT_L.EL1END3->>ER1BEG_S0 INT_L_X40Y34/INT_L.SW2END_N0_3->>NW2BEG0 INT_R_X39Y35/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X39Y35/INT_R.FAN_BOUNCE5->>IMUX1 INT_R_X39Y35/INT_R.FAN_BOUNCE5->>IMUX17 INT_R_X39Y35/INT_R.NL1BEG_N3->>FAN_ALT5 INT_R_X39Y35/INT_R.NL1BEG_N3->>IMUX22 INT_R_X39Y35/INT_R.NW2END0->>EL1BEG_N3 INT_R_X39Y35/INT_R.NW2END0->>NL1BEG_N3 INT_R_X39Y35/INT_R.NW2END0->>NN2BEG0 INT_R_X39Y37/INT_R.NL1BEG_N3->>IMUX22 INT_R_X39Y37/INT_R.NN2END0->>IMUX1 INT_R_X39Y37/INT_R.NN2END0->>IMUX17 INT_R_X39Y37/INT_R.NN2END0->>NL1BEG_N3 INT_R_X41Y34/INT_R.LOGIC_OUTS17->>IMUX14 INT_R_X41Y34/INT_R.LOGIC_OUTS17->>IMUX30 INT_R_X41Y34/INT_R.LOGIC_OUTS17->>IMUX38 INT_R_X41Y34/INT_R.LOGIC_OUTS17->>NR1BEG3 INT_R_X41Y34/INT_R.LOGIC_OUTS17->>SW2BEG3 INT_R_X41Y35/INT_R.BYP_ALT7->>BYP_BOUNCE7 INT_R_X41Y35/INT_R.ER1END0->>IMUX1 INT_R_X41Y35/INT_R.ER1END0->>IMUX17 INT_R_X41Y35/INT_R.NR1END3->>BYP_ALT7 INT_R_X41Y35/INT_R.NR1END3->>IMUX22 INT_R_X41Y35/INT_R.NR1END3->>NR1BEG3 INT_R_X41Y36/INT_R.BYP_ALT7->>BYP_BOUNCE7 INT_R_X41Y36/INT_R.BYP_BOUNCE_N3_7->>IMUX1 INT_R_X41Y36/INT_R.BYP_BOUNCE_N3_7->>IMUX17 INT_R_X41Y36/INT_R.NR1END3->>BYP_ALT7 INT_R_X41Y36/INT_R.NR1END3->>IMUX22 INT_R_X41Y36/INT_R.NR1END3->>NR1BEG3 INT_R_X41Y37/INT_R.BYP_ALT7->>BYP_BOUNCE7 INT_R_X41Y37/INT_R.BYP_BOUNCE_N3_7->>IMUX1 INT_R_X41Y37/INT_R.BYP_BOUNCE_N3_7->>IMUX17 INT_R_X41Y37/INT_R.NR1END3->>BYP_ALT7 INT_R_X41Y37/INT_R.NR1END3->>IMUX22 INT_R_X41Y37/INT_R.NR1END3->>NR1BEG3 INT_R_X41Y38/INT_R.BYP_BOUNCE_N3_7->>IMUX1 INT_R_X41Y38/INT_R.BYP_BOUNCE_N3_7->>IMUX17 INT_R_X41Y38/INT_R.NR1END3->>IMUX22 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 23, 

u1/DMA_control/gen_DMAbuf.Rxbuf/wr_ptr[1] - 
wires: CLBLL_L_X40Y35/CLBLL_WR1END3 CLBLL_L_X40Y36/CLBLL_EE2BEG2 CLBLL_L_X40Y37/CLBLL_EE2BEG2 CLBLL_L_X40Y38/CLBLL_NE2A2 CLBLL_L_X42Y34/CLBLL_SW2A1 CLBLL_L_X42Y35/CLBLL_IMUX24 CLBLL_L_X42Y35/CLBLL_IMUX32 CLBLL_L_X42Y35/CLBLL_IMUX8 CLBLL_L_X42Y35/CLBLL_LL_A5 CLBLL_L_X42Y35/CLBLL_LL_B5 CLBLL_L_X42Y35/CLBLL_LL_BQ CLBLL_L_X42Y35/CLBLL_LL_C1 CLBLL_L_X42Y35/CLBLL_LOGIC_OUTS5 CLBLL_L_X42Y35/CLBLL_WW2A1 CLBLL_L_X42Y38/CLBLL_EE2A2 CLBLL_L_X42Y38/CLBLL_WR1END3 CLBLM_R_X39Y35/CLBLM_IMUX45 CLBLM_R_X39Y35/CLBLM_M_D2 CLBLM_R_X39Y35/CLBLM_WR1END3 CLBLM_R_X39Y36/CLBLM_EE2BEG2 CLBLM_R_X39Y37/CLBLM_EE2BEG2 CLBLM_R_X39Y37/CLBLM_IMUX45 CLBLM_R_X39Y37/CLBLM_M_D2 CLBLM_R_X39Y38/CLBLM_NE2A2 CLBLM_R_X41Y34/CLBLM_IMUX34 CLBLM_R_X41Y34/CLBLM_IMUX43 CLBLM_R_X41Y34/CLBLM_L_C6 CLBLM_R_X41Y34/CLBLM_M_D6 CLBLM_R_X41Y34/CLBLM_SW2A1 CLBLM_R_X41Y35/CLBLM_IMUX45 CLBLM_R_X41Y35/CLBLM_M_D2 CLBLM_R_X41Y35/CLBLM_WW2A1 CLBLM_R_X41Y36/CLBLM_IMUX45 CLBLM_R_X41Y36/CLBLM_M_D2 CLBLM_R_X41Y37/CLBLM_IMUX45 CLBLM_R_X41Y37/CLBLM_M_D2 CLBLM_R_X41Y38/CLBLM_EE2A2 CLBLM_R_X41Y38/CLBLM_IMUX45 CLBLM_R_X41Y38/CLBLM_M_D2 CLBLM_R_X41Y38/CLBLM_WR1END3 INT_L_X40Y35/ER1BEG2 INT_L_X40Y35/WR1BEG3 INT_L_X40Y35/WW2END1 INT_L_X40Y36/EE2A2 INT_L_X40Y37/EE2A2 INT_L_X40Y38/EE2BEG2 INT_L_X40Y38/NE2END2 INT_L_X42Y34/FAN_BOUNCE_S3_2 INT_L_X42Y34/SW2A1 INT_L_X42Y35/FAN_ALT2 INT_L_X42Y35/FAN_BOUNCE2 INT_L_X42Y35/IMUX_L24 INT_L_X42Y35/IMUX_L32 INT_L_X42Y35/IMUX_L8 INT_L_X42Y35/LOGIC_OUTS_L5 INT_L_X42Y35/SW2BEG1 INT_L_X42Y35/WW2BEG1 INT_L_X42Y38/EE2END2 INT_L_X42Y38/WR1BEG3 INT_R_X39Y35/IMUX45 INT_R_X39Y35/NL1BEG2 INT_R_X39Y35/WR1END3 INT_R_X39Y36/EE2BEG2 INT_R_X39Y36/NL1END2 INT_R_X39Y36/NR1BEG2 INT_R_X39Y37/EE2BEG2 INT_R_X39Y37/IMUX45 INT_R_X39Y37/NE2BEG2 INT_R_X39Y37/NR1END2 INT_R_X39Y38/NE2A2 INT_R_X41Y34/IMUX34 INT_R_X41Y34/IMUX43 INT_R_X41Y34/SW2END1 INT_R_X41Y35/ER1END2 INT_R_X41Y35/IMUX45 INT_R_X41Y35/WW2A1 INT_R_X41Y36/EE2END2 INT_R_X41Y36/IMUX45 INT_R_X41Y37/EE2END2 INT_R_X41Y37/IMUX45 INT_R_X41Y38/EE2A2 INT_R_X41Y38/IMUX45 INT_R_X41Y38/WR1END3 VBRK_X99Y37/VBRK_WR1END3 VBRK_X99Y38/VBRK_EE2BEG2 VBRK_X99Y39/VBRK_EE2BEG2 VBRK_X99Y40/VBRK_NE2A2 
pips: CLBLL_L_X42Y35/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_L_X42Y35/CLBLL_L.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_L_X42Y35/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_L_X42Y35/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 INT_L_X40Y35/INT_L.WW2END1->>ER1BEG2 INT_L_X40Y35/INT_L.WW2END1->>WR1BEG3 INT_L_X40Y38/INT_L.NE2END2->>EE2BEG2 INT_L_X42Y35/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X42Y35/INT_L.FAN_BOUNCE2->>IMUX_L24 INT_L_X42Y35/INT_L.FAN_BOUNCE2->>IMUX_L32 INT_L_X42Y35/INT_L.FAN_BOUNCE2->>IMUX_L8 INT_L_X42Y35/INT_L.LOGIC_OUTS_L5->>FAN_ALT2 INT_L_X42Y35/INT_L.LOGIC_OUTS_L5->>SW2BEG1 INT_L_X42Y35/INT_L.LOGIC_OUTS_L5->>WW2BEG1 INT_L_X42Y38/INT_L.EE2END2->>WR1BEG3 INT_R_X39Y35/INT_R.WR1END3->>IMUX45 INT_R_X39Y35/INT_R.WR1END3->>NL1BEG2 INT_R_X39Y36/INT_R.NL1END2->>EE2BEG2 INT_R_X39Y36/INT_R.NL1END2->>NR1BEG2 INT_R_X39Y37/INT_R.NR1END2->>EE2BEG2 INT_R_X39Y37/INT_R.NR1END2->>IMUX45 INT_R_X39Y37/INT_R.NR1END2->>NE2BEG2 INT_R_X41Y34/INT_R.SW2END1->>IMUX34 INT_R_X41Y34/INT_R.SW2END1->>IMUX43 INT_R_X41Y35/INT_R.ER1END2->>IMUX45 INT_R_X41Y36/INT_R.EE2END2->>IMUX45 INT_R_X41Y37/INT_R.EE2END2->>IMUX45 INT_R_X41Y38/INT_R.WR1END3->>IMUX45 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 12, 

u1/DMA_control/gen_DMAbuf.Rxbuf/drd_ptr[0] - 
wires: CLBLL_L_X40Y35/CLBLL_SW2A2 CLBLL_L_X40Y35/CLBLL_WR1END1 CLBLL_L_X40Y37/CLBLL_NW2A3 CLBLL_L_X42Y35/CLBLL_NE2A0 CLBLL_L_X42Y35/CLBLL_WR1END1 CLBLM_R_X39Y35/CLBLM_IMUX18 CLBLM_R_X39Y35/CLBLM_IMUX2 CLBLM_R_X39Y35/CLBLM_IMUX29 CLBLM_R_X39Y35/CLBLM_M_A2 CLBLM_R_X39Y35/CLBLM_M_B2 CLBLM_R_X39Y35/CLBLM_M_C2 CLBLM_R_X39Y35/CLBLM_SW2A2 CLBLM_R_X39Y35/CLBLM_WR1END1 CLBLM_R_X39Y37/CLBLM_IMUX18 CLBLM_R_X39Y37/CLBLM_IMUX2 CLBLM_R_X39Y37/CLBLM_IMUX29 CLBLM_R_X39Y37/CLBLM_M_A2 CLBLM_R_X39Y37/CLBLM_M_B2 CLBLM_R_X39Y37/CLBLM_M_C2 CLBLM_R_X39Y37/CLBLM_NW2A3 CLBLM_R_X41Y34/CLBLM_IMUX16 CLBLM_R_X41Y34/CLBLM_IMUX33 CLBLM_R_X41Y34/CLBLM_IMUX40 CLBLM_R_X41Y34/CLBLM_LOGIC_OUTS0 CLBLM_R_X41Y34/CLBLM_L_AQ CLBLM_R_X41Y34/CLBLM_L_B3 CLBLM_R_X41Y34/CLBLM_L_C1 CLBLM_R_X41Y34/CLBLM_M_D1 CLBLM_R_X41Y35/CLBLM_IMUX18 CLBLM_R_X41Y35/CLBLM_IMUX2 CLBLM_R_X41Y35/CLBLM_IMUX29 CLBLM_R_X41Y35/CLBLM_M_A2 CLBLM_R_X41Y35/CLBLM_M_B2 CLBLM_R_X41Y35/CLBLM_M_C2 CLBLM_R_X41Y35/CLBLM_NE2A0 CLBLM_R_X41Y35/CLBLM_WR1END1 CLBLM_R_X41Y36/CLBLM_IMUX18 CLBLM_R_X41Y36/CLBLM_IMUX2 CLBLM_R_X41Y36/CLBLM_IMUX29 CLBLM_R_X41Y36/CLBLM_M_A2 CLBLM_R_X41Y36/CLBLM_M_B2 CLBLM_R_X41Y36/CLBLM_M_C2 CLBLM_R_X41Y37/CLBLM_IMUX18 CLBLM_R_X41Y37/CLBLM_IMUX2 CLBLM_R_X41Y37/CLBLM_IMUX29 CLBLM_R_X41Y37/CLBLM_M_A2 CLBLM_R_X41Y37/CLBLM_M_B2 CLBLM_R_X41Y37/CLBLM_M_C2 CLBLM_R_X41Y38/CLBLM_IMUX18 CLBLM_R_X41Y38/CLBLM_IMUX2 CLBLM_R_X41Y38/CLBLM_IMUX29 CLBLM_R_X41Y38/CLBLM_M_A2 CLBLM_R_X41Y38/CLBLM_M_B2 CLBLM_R_X41Y38/CLBLM_M_C2 INT_L_X40Y34/WR1END_S1_0 INT_L_X40Y35/SW2A2 INT_L_X40Y35/WR1BEG1 INT_L_X40Y35/WR1END0 INT_L_X40Y36/NW2BEG3 INT_L_X40Y36/SW2BEG2 INT_L_X40Y36/WR1END3 INT_L_X40Y37/NW2A3 INT_L_X42Y34/NE2END_S3_0 INT_L_X42Y35/NE2END0 INT_L_X42Y35/WR1BEG1 INT_R_X39Y35/IMUX18 INT_R_X39Y35/IMUX2 INT_R_X39Y35/IMUX29 INT_R_X39Y35/NN2BEG1 INT_R_X39Y35/SW2END2 INT_R_X39Y35/WR1END1 INT_R_X39Y36/NN2A1 INT_R_X39Y37/IMUX18 INT_R_X39Y37/IMUX2 INT_R_X39Y37/IMUX29 INT_R_X39Y37/NN2END1 INT_R_X39Y37/NW2END3 INT_R_X41Y34/FAN_ALT5 INT_R_X41Y34/FAN_BOUNCE5 INT_R_X41Y34/IMUX16 INT_R_X41Y34/IMUX33 INT_R_X41Y34/IMUX40 INT_R_X41Y34/LOGIC_OUTS0 INT_R_X41Y34/NE2BEG0 INT_R_X41Y34/NL1BEG2 INT_R_X41Y34/NL1BEG_N3 INT_R_X41Y34/WR1BEG_S0 INT_R_X41Y35/FAN_BOUNCE_S3_4 INT_R_X41Y35/IMUX18 INT_R_X41Y35/IMUX2 INT_R_X41Y35/IMUX29 INT_R_X41Y35/NE2A0 INT_R_X41Y35/NL1BEG1 INT_R_X41Y35/NL1END2 INT_R_X41Y35/NR1BEG2 INT_R_X41Y35/WR1BEG0 INT_R_X41Y35/WR1END1 INT_R_X41Y36/FAN_ALT4 INT_R_X41Y36/FAN_BOUNCE4 INT_R_X41Y36/IMUX18 INT_R_X41Y36/IMUX2 INT_R_X41Y36/IMUX29 INT_R_X41Y36/NL1BEG1 INT_R_X41Y36/NL1END1 INT_R_X41Y36/NR1BEG2 INT_R_X41Y36/NR1END2 INT_R_X41Y36/WR1BEG3 INT_R_X41Y37/IMUX18 INT_R_X41Y37/IMUX2 INT_R_X41Y37/IMUX29 INT_R_X41Y37/NL1BEG1 INT_R_X41Y37/NL1END1 INT_R_X41Y37/NR1BEG2 INT_R_X41Y37/NR1END2 INT_R_X41Y38/IMUX18 INT_R_X41Y38/IMUX2 INT_R_X41Y38/IMUX29 INT_R_X41Y38/NL1END1 INT_R_X41Y38/NR1END2 VBRK_X99Y37/VBRK_SW2A2 VBRK_X99Y37/VBRK_WR1END1 VBRK_X99Y39/VBRK_NW2A3 
pips: CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X41Y34/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 INT_L_X40Y35/INT_L.WR1END0->>WR1BEG1 INT_L_X40Y36/INT_L.WR1END3->>NW2BEG3 INT_L_X40Y36/INT_L.WR1END3->>SW2BEG2 INT_L_X42Y35/INT_L.NE2END0->>WR1BEG1 INT_R_X39Y35/INT_R.SW2END2->>IMUX29 INT_R_X39Y35/INT_R.WR1END1->>IMUX18 INT_R_X39Y35/INT_R.WR1END1->>IMUX2 INT_R_X39Y35/INT_R.WR1END1->>NN2BEG1 INT_R_X39Y37/INT_R.NN2END1->>IMUX18 INT_R_X39Y37/INT_R.NN2END1->>IMUX2 INT_R_X39Y37/INT_R.NW2END3->>IMUX29 INT_R_X41Y34/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X41Y34/INT_R.FAN_BOUNCE5->>IMUX33 INT_R_X41Y34/INT_R.LOGIC_OUTS0->>IMUX16 INT_R_X41Y34/INT_R.LOGIC_OUTS0->>IMUX40 INT_R_X41Y34/INT_R.LOGIC_OUTS0->>NE2BEG0 INT_R_X41Y34/INT_R.LOGIC_OUTS0->>NL1BEG_N3 INT_R_X41Y34/INT_R.NL1BEG_N3->>FAN_ALT5 INT_R_X41Y34/INT_R.NL1BEG_N3->>NL1BEG2 INT_R_X41Y34/INT_R.NL1BEG_N3->>WR1BEG_S0 INT_R_X41Y35/INT_R.FAN_BOUNCE_S3_4->>IMUX29 INT_R_X41Y35/INT_R.NL1END2->>NL1BEG1 INT_R_X41Y35/INT_R.NL1END2->>NR1BEG2 INT_R_X41Y35/INT_R.WR1END1->>IMUX18 INT_R_X41Y35/INT_R.WR1END1->>IMUX2 INT_R_X41Y36/INT_R.FAN_ALT4->>FAN_BOUNCE4 INT_R_X41Y36/INT_R.NL1END1->>FAN_ALT4 INT_R_X41Y36/INT_R.NL1END1->>IMUX18 INT_R_X41Y36/INT_R.NL1END1->>IMUX2 INT_R_X41Y36/INT_R.NR1END2->>IMUX29 INT_R_X41Y36/INT_R.NR1END2->>NL1BEG1 INT_R_X41Y36/INT_R.NR1END2->>NR1BEG2 INT_R_X41Y36/INT_R.NR1END2->>WR1BEG3 INT_R_X41Y37/INT_R.NL1END1->>IMUX18 INT_R_X41Y37/INT_R.NL1END1->>IMUX2 INT_R_X41Y37/INT_R.NR1END2->>IMUX29 INT_R_X41Y37/INT_R.NR1END2->>NL1BEG1 INT_R_X41Y37/INT_R.NR1END2->>NR1BEG2 INT_R_X41Y38/INT_R.NL1END1->>IMUX18 INT_R_X41Y38/INT_R.NL1END1->>IMUX2 INT_R_X41Y38/INT_R.NR1END2->>IMUX29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 23, 

gen_DMA_sigs.RxWr_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

gen_DMA_sigs.Tfw_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rci_i_2__4_n_0 - 
wires: CLBLM_R_X39Y29/CLBLM_LOGIC_OUTS12 CLBLM_R_X39Y29/CLBLM_M_A CLBLM_R_X39Y32/CLBLM_IMUX19 CLBLM_R_X39Y32/CLBLM_IMUX39 CLBLM_R_X39Y32/CLBLM_L_B2 CLBLM_R_X39Y32/CLBLM_L_D3 INT_R_X39Y29/LOGIC_OUTS12 INT_R_X39Y29/NN2BEG0 INT_R_X39Y30/NN2A0 INT_R_X39Y30/NN2END_S2_0 INT_R_X39Y31/NL1BEG2 INT_R_X39Y31/NL1BEG_N3 INT_R_X39Y31/NN2BEG3 INT_R_X39Y31/NN2END0 INT_R_X39Y32/IMUX19 INT_R_X39Y32/IMUX39 INT_R_X39Y32/NL1END2 INT_R_X39Y32/NN2A3 INT_R_X39Y32/SR1END3 INT_R_X39Y33/NN2END3 INT_R_X39Y33/SR1BEG3 INT_R_X39Y33/SR1END_N3_3 
pips: CLBLM_R_X39Y29/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 CLBLM_R_X39Y32/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X39Y32/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 INT_R_X39Y29/INT_R.LOGIC_OUTS12->>NN2BEG0 INT_R_X39Y31/INT_R.NL1BEG_N3->>NL1BEG2 INT_R_X39Y31/INT_R.NL1BEG_N3->>NN2BEG3 INT_R_X39Y31/INT_R.NN2END0->>NL1BEG_N3 INT_R_X39Y32/INT_R.NL1END2->>IMUX19 INT_R_X39Y32/INT_R.SR1END3->>IMUX39 INT_R_X39Y33/INT_R.NN2END3->>SR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u1/DMA_control/TxRd - 
wires: CLBLM_R_X41Y29/CLBLM_BYP4 CLBLM_R_X41Y29/CLBLM_LOGIC_OUTS8 CLBLM_R_X41Y29/CLBLM_L_A CLBLM_R_X41Y29/CLBLM_M_BX INT_R_X41Y29/BYP4 INT_R_X41Y29/BYP_ALT4 INT_R_X41Y29/FAN_ALT1 INT_R_X41Y29/FAN_BOUNCE1 INT_R_X41Y29/LOGIC_OUTS8 INT_R_X41Y29/NL1BEG_N3 
pips: CLBLM_R_X41Y29/CLBLM_R.CLBLM_BYP4->CLBLM_M_BX CLBLM_R_X41Y29/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_R_X41Y29/INT_R.BYP_ALT4->>BYP4 INT_R_X41Y29/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X41Y29/INT_R.FAN_BOUNCE1->>BYP_ALT4 INT_R_X41Y29/INT_R.LOGIC_OUTS8->>NL1BEG_N3 INT_R_X41Y29/INT_R.NL1BEG_N3->>FAN_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

gen_DMA_sigs.readDlw[0]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/BeLeC__0 - 
wires: CLBLL_L_X42Y29/CLBLL_LOGIC_OUTS10 CLBLL_L_X42Y29/CLBLL_L_C CLBLL_L_X42Y30/CLBLL_IMUX12 CLBLL_L_X42Y30/CLBLL_IMUX28 CLBLL_L_X42Y30/CLBLL_IMUX4 CLBLL_L_X42Y30/CLBLL_IMUX44 CLBLL_L_X42Y30/CLBLL_LL_A6 CLBLL_L_X42Y30/CLBLL_LL_B6 CLBLL_L_X42Y30/CLBLL_LL_C4 CLBLL_L_X42Y30/CLBLL_LL_D4 CLBLL_L_X42Y30/CLBLL_NW2A2 CLBLL_L_X42Y30/CLBLL_WR1END3 CLBLL_L_X42Y31/CLBLL_IMUX11 CLBLL_L_X42Y31/CLBLL_IMUX27 CLBLL_L_X42Y31/CLBLL_IMUX32 CLBLL_L_X42Y31/CLBLL_IMUX45 CLBLL_L_X42Y31/CLBLL_LL_A4 CLBLL_L_X42Y31/CLBLL_LL_B4 CLBLL_L_X42Y31/CLBLL_LL_C1 CLBLL_L_X42Y31/CLBLL_LL_D2 CLBLL_L_X42Y31/CLBLL_WR1END3 CLBLL_L_X42Y36/CLBLL_IMUX42 CLBLL_L_X42Y36/CLBLL_L_D6 CLBLL_L_X42Y36/CLBLL_NE2A1 CLBLL_L_X42Y37/CLBLL_NW2A1 CLBLL_L_X42Y38/CLBLL_NE2A1 CLBLL_L_X42Y39/CLBLL_IMUX20 CLBLL_L_X42Y39/CLBLL_IMUX25 CLBLL_L_X42Y39/CLBLL_L_B5 CLBLL_L_X42Y39/CLBLL_L_C2 CLBLM_R_X41Y30/CLBLM_IMUX12 CLBLM_R_X41Y30/CLBLM_IMUX22 CLBLM_R_X41Y30/CLBLM_IMUX45 CLBLM_R_X41Y30/CLBLM_IMUX7 CLBLM_R_X41Y30/CLBLM_M_A1 CLBLM_R_X41Y30/CLBLM_M_B6 CLBLM_R_X41Y30/CLBLM_M_C3 CLBLM_R_X41Y30/CLBLM_M_D2 CLBLM_R_X41Y30/CLBLM_NW2A2 CLBLM_R_X41Y30/CLBLM_WR1END3 CLBLM_R_X41Y31/CLBLM_IMUX14 CLBLM_R_X41Y31/CLBLM_IMUX15 CLBLM_R_X41Y31/CLBLM_IMUX22 CLBLM_R_X41Y31/CLBLM_IMUX23 CLBLM_R_X41Y31/CLBLM_IMUX45 CLBLM_R_X41Y31/CLBLM_IMUX46 CLBLM_R_X41Y31/CLBLM_IMUX6 CLBLM_R_X41Y31/CLBLM_IMUX7 CLBLM_R_X41Y31/CLBLM_L_A1 CLBLM_R_X41Y31/CLBLM_L_B1 CLBLM_R_X41Y31/CLBLM_L_C3 CLBLM_R_X41Y31/CLBLM_L_D5 CLBLM_R_X41Y31/CLBLM_M_A1 CLBLM_R_X41Y31/CLBLM_M_B1 CLBLM_R_X41Y31/CLBLM_M_C3 CLBLM_R_X41Y31/CLBLM_M_D2 CLBLM_R_X41Y31/CLBLM_WR1END3 CLBLM_R_X41Y32/CLBLM_IMUX19 CLBLM_R_X41Y32/CLBLM_IMUX20 CLBLM_R_X41Y32/CLBLM_IMUX3 CLBLM_R_X41Y32/CLBLM_IMUX36 CLBLM_R_X41Y32/CLBLM_L_A2 CLBLM_R_X41Y32/CLBLM_L_B2 CLBLM_R_X41Y32/CLBLM_L_C2 CLBLM_R_X41Y32/CLBLM_L_D2 CLBLM_R_X41Y35/CLBLM_IMUX25 CLBLM_R_X41Y35/CLBLM_IMUX3 CLBLM_R_X41Y35/CLBLM_IMUX33 CLBLM_R_X41Y35/CLBLM_IMUX41 CLBLM_R_X41Y35/CLBLM_L_A2 CLBLM_R_X41Y35/CLBLM_L_B5 CLBLM_R_X41Y35/CLBLM_L_C1 CLBLM_R_X41Y35/CLBLM_L_D1 CLBLM_R_X41Y36/CLBLM_NE2A1 CLBLM_R_X41Y37/CLBLM_IMUX10 CLBLM_R_X41Y37/CLBLM_IMUX25 CLBLM_R_X41Y37/CLBLM_IMUX33 CLBLM_R_X41Y37/CLBLM_IMUX41 CLBLM_R_X41Y37/CLBLM_L_A4 CLBLM_R_X41Y37/CLBLM_L_B5 CLBLM_R_X41Y37/CLBLM_L_C1 CLBLM_R_X41Y37/CLBLM_L_D1 CLBLM_R_X41Y37/CLBLM_NW2A1 CLBLM_R_X41Y38/CLBLM_NE2A1 CLBLM_R_X41Y39/CLBLM_IMUX18 CLBLM_R_X41Y39/CLBLM_IMUX2 CLBLM_R_X41Y39/CLBLM_IMUX32 CLBLM_R_X41Y39/CLBLM_IMUX40 CLBLM_R_X41Y39/CLBLM_M_A2 CLBLM_R_X41Y39/CLBLM_M_B2 CLBLM_R_X41Y39/CLBLM_M_C1 CLBLM_R_X41Y39/CLBLM_M_D1 CLBLM_R_X41Y40/CLBLM_IMUX10 CLBLM_R_X41Y40/CLBLM_IMUX18 CLBLM_R_X41Y40/CLBLM_IMUX19 CLBLM_R_X41Y40/CLBLM_IMUX2 CLBLM_R_X41Y40/CLBLM_IMUX34 CLBLM_R_X41Y40/CLBLM_IMUX35 CLBLM_R_X41Y40/CLBLM_IMUX42 CLBLM_R_X41Y40/CLBLM_IMUX43 CLBLM_R_X41Y40/CLBLM_L_A4 CLBLM_R_X41Y40/CLBLM_L_B2 CLBLM_R_X41Y40/CLBLM_L_C6 CLBLM_R_X41Y40/CLBLM_L_D6 CLBLM_R_X41Y40/CLBLM_M_A2 CLBLM_R_X41Y40/CLBLM_M_B2 CLBLM_R_X41Y40/CLBLM_M_C6 CLBLM_R_X41Y40/CLBLM_M_D6 CLBLM_R_X43Y36/CLBLM_IMUX11 CLBLM_R_X43Y36/CLBLM_IMUX18 CLBLM_R_X43Y36/CLBLM_IMUX22 CLBLM_R_X43Y36/CLBLM_IMUX38 CLBLM_R_X43Y36/CLBLM_M_A4 CLBLM_R_X43Y36/CLBLM_M_B2 CLBLM_R_X43Y36/CLBLM_M_C3 CLBLM_R_X43Y36/CLBLM_M_D3 CLBLM_R_X43Y37/CLBLM_IMUX11 CLBLM_R_X43Y37/CLBLM_IMUX18 CLBLM_R_X43Y37/CLBLM_IMUX19 CLBLM_R_X43Y37/CLBLM_IMUX33 CLBLM_R_X43Y37/CLBLM_IMUX35 CLBLM_R_X43Y37/CLBLM_IMUX43 CLBLM_R_X43Y37/CLBLM_L_B2 CLBLM_R_X43Y37/CLBLM_L_C1 CLBLM_R_X43Y37/CLBLM_M_A4 CLBLM_R_X43Y37/CLBLM_M_B2 CLBLM_R_X43Y37/CLBLM_M_C6 CLBLM_R_X43Y37/CLBLM_M_D6 CLBLM_R_X43Y38/CLBLM_IMUX0 CLBLM_R_X43Y38/CLBLM_IMUX16 CLBLM_R_X43Y38/CLBLM_IMUX30 CLBLM_R_X43Y38/CLBLM_IMUX46 CLBLM_R_X43Y38/CLBLM_L_A3 CLBLM_R_X43Y38/CLBLM_L_B3 CLBLM_R_X43Y38/CLBLM_L_C5 CLBLM_R_X43Y38/CLBLM_L_D5 CLBLM_R_X43Y39/CLBLM_IMUX11 CLBLM_R_X43Y39/CLBLM_IMUX18 CLBLM_R_X43Y39/CLBLM_IMUX32 CLBLM_R_X43Y39/CLBLM_M_A4 CLBLM_R_X43Y39/CLBLM_M_B2 CLBLM_R_X43Y39/CLBLM_M_C1 INT_L_X42Y29/LOGIC_OUTS_L10 INT_L_X42Y29/NN2BEG2 INT_L_X42Y29/NR1BEG2 INT_L_X42Y29/NW2BEG2 INT_L_X42Y30/IMUX_L12 INT_L_X42Y30/IMUX_L28 INT_L_X42Y30/IMUX_L4 INT_L_X42Y30/IMUX_L44 INT_L_X42Y30/NN2A2 INT_L_X42Y30/NR1BEG2 INT_L_X42Y30/NR1END2 INT_L_X42Y30/NW2A2 INT_L_X42Y30/WR1BEG3 INT_L_X42Y31/FAN_ALT5 INT_L_X42Y31/FAN_BOUNCE5 INT_L_X42Y31/IMUX_L11 INT_L_X42Y31/IMUX_L27 INT_L_X42Y31/IMUX_L32 INT_L_X42Y31/IMUX_L45 INT_L_X42Y31/NN2END2 INT_L_X42Y31/NR1END2 INT_L_X42Y31/WL1END0 INT_L_X42Y31/WR1BEG3 INT_L_X42Y36/IMUX_L42 INT_L_X42Y36/NE2BEG1 INT_L_X42Y36/NE2END1 INT_L_X42Y36/NW2BEG1 INT_L_X42Y37/NE2A1 INT_L_X42Y37/NW2A1 INT_L_X42Y37/SE2A1 INT_L_X42Y38/EL1BEG0 INT_L_X42Y38/NE2END1 INT_L_X42Y38/SE2BEG1 INT_L_X42Y39/FAN_ALT5 INT_L_X42Y39/FAN_BOUNCE5 INT_L_X42Y39/IMUX_L20 INT_L_X42Y39/IMUX_L25 INT_L_X42Y39/WR1END2 INT_R_X41Y30/IMUX12 INT_R_X41Y30/IMUX22 INT_R_X41Y30/IMUX45 INT_R_X41Y30/IMUX7 INT_R_X41Y30/NW2END2 INT_R_X41Y30/WR1END3 INT_R_X41Y31/IMUX14 INT_R_X41Y31/IMUX15 INT_R_X41Y31/IMUX22 INT_R_X41Y31/IMUX23 INT_R_X41Y31/IMUX45 INT_R_X41Y31/IMUX46 INT_R_X41Y31/IMUX6 INT_R_X41Y31/IMUX7 INT_R_X41Y31/NL1BEG2 INT_R_X41Y31/WR1END3 INT_R_X41Y32/IMUX19 INT_R_X41Y32/IMUX20 INT_R_X41Y32/IMUX3 INT_R_X41Y32/IMUX36 INT_R_X41Y32/NL1BEG1 INT_R_X41Y32/NL1END2 INT_R_X41Y33/NL1END1 INT_R_X41Y33/NN2BEG1 INT_R_X41Y34/NN2A1 INT_R_X41Y35/IMUX25 INT_R_X41Y35/IMUX3 INT_R_X41Y35/IMUX33 INT_R_X41Y35/IMUX41 INT_R_X41Y35/NE2BEG1 INT_R_X41Y35/NN2END1 INT_R_X41Y36/NE2A1 INT_R_X41Y37/IMUX10 INT_R_X41Y37/IMUX25 INT_R_X41Y37/IMUX33 INT_R_X41Y37/IMUX41 INT_R_X41Y37/NE2BEG1 INT_R_X41Y37/NN2BEG1 INT_R_X41Y37/NW2END1 INT_R_X41Y38/FAN_BOUNCE_S3_2 INT_R_X41Y38/NE2A1 INT_R_X41Y38/NN2A1 INT_R_X41Y39/FAN_ALT2 INT_R_X41Y39/FAN_BOUNCE2 INT_R_X41Y39/IMUX18 INT_R_X41Y39/IMUX2 INT_R_X41Y39/IMUX32 INT_R_X41Y39/IMUX40 INT_R_X41Y39/NN2END1 INT_R_X41Y39/NR1BEG1 INT_R_X41Y40/IMUX10 INT_R_X41Y40/IMUX18 INT_R_X41Y40/IMUX19 INT_R_X41Y40/IMUX2 INT_R_X41Y40/IMUX34 INT_R_X41Y40/IMUX35 INT_R_X41Y40/IMUX42 INT_R_X41Y40/IMUX43 INT_R_X41Y40/NR1END1 INT_R_X43Y31/SS6END1 INT_R_X43Y31/WL1BEG0 INT_R_X43Y32/SS6E1 INT_R_X43Y33/SS6D1 INT_R_X43Y34/SS6C1 INT_R_X43Y35/SS6B1 INT_R_X43Y36/FAN_BOUNCE_S3_2 INT_R_X43Y36/IMUX11 INT_R_X43Y36/IMUX18 INT_R_X43Y36/IMUX22 INT_R_X43Y36/IMUX38 INT_R_X43Y36/SL1END1 INT_R_X43Y36/SS6A1 INT_R_X43Y37/EL1END_S3_0 INT_R_X43Y37/FAN_ALT2 INT_R_X43Y37/FAN_BOUNCE2 INT_R_X43Y37/IMUX11 INT_R_X43Y37/IMUX18 INT_R_X43Y37/IMUX19 INT_R_X43Y37/IMUX33 INT_R_X43Y37/IMUX35 INT_R_X43Y37/IMUX43 INT_R_X43Y37/NE2END1 INT_R_X43Y37/NN2BEG1 INT_R_X43Y37/SE2END1 INT_R_X43Y37/SL1BEG1 INT_R_X43Y37/SS6BEG1 INT_R_X43Y38/EL1END0 INT_R_X43Y38/FAN_BOUNCE_S3_2 INT_R_X43Y38/IMUX0 INT_R_X43Y38/IMUX16 INT_R_X43Y38/IMUX30 INT_R_X43Y38/IMUX46 INT_R_X43Y38/NN2A1 INT_R_X43Y39/FAN_ALT2 INT_R_X43Y39/FAN_BOUNCE2 INT_R_X43Y39/IMUX11 INT_R_X43Y39/IMUX18 INT_R_X43Y39/IMUX32 INT_R_X43Y39/NN2END1 INT_R_X43Y39/WR1BEG2 
pips: CLBLL_L_X42Y29/CLBLL_L.CLBLL_L_C->CLBLL_LOGIC_OUTS10 CLBLL_L_X42Y30/CLBLL_L.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_L_X42Y30/CLBLL_L.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_L_X42Y30/CLBLL_L.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_L_X42Y30/CLBLL_L.CLBLL_IMUX44->CLBLL_LL_D4 CLBLL_L_X42Y31/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_L_X42Y31/CLBLL_L.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_L_X42Y31/CLBLL_L.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_L_X42Y31/CLBLL_L.CLBLL_IMUX45->CLBLL_LL_D2 CLBLL_L_X42Y36/CLBLL_L.CLBLL_IMUX42->CLBLL_L_D6 CLBLL_L_X42Y39/CLBLL_L.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_L_X42Y39/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 CLBLM_R_X41Y30/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X41Y30/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y30/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X41Y30/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y31/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X41Y31/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y31/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y31/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X41Y31/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X41Y31/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_R_X41Y31/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X41Y31/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y32/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X41Y32/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X41Y32/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X41Y32/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_R_X41Y39/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y39/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y39/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y39/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X41Y40/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X41Y40/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y40/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X41Y40/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y40/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X41Y40/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X41Y40/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_R_X41Y40/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_R_X43Y36/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X43Y36/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X43Y36/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X43Y36/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X43Y37/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X43Y37/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X43Y37/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X43Y37/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X43Y37/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X43Y37/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_R_X43Y38/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X43Y38/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X43Y38/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X43Y38/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_R_X43Y39/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X43Y39/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X43Y39/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 INT_L_X42Y29/INT_L.LOGIC_OUTS_L10->>NN2BEG2 INT_L_X42Y29/INT_L.LOGIC_OUTS_L10->>NR1BEG2 INT_L_X42Y29/INT_L.LOGIC_OUTS_L10->>NW2BEG2 INT_L_X42Y30/INT_L.NR1END2->>IMUX_L12 INT_L_X42Y30/INT_L.NR1END2->>IMUX_L28 INT_L_X42Y30/INT_L.NR1END2->>IMUX_L4 INT_L_X42Y30/INT_L.NR1END2->>IMUX_L44 INT_L_X42Y30/INT_L.NR1END2->>NR1BEG2 INT_L_X42Y30/INT_L.NR1END2->>WR1BEG3 INT_L_X42Y31/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X42Y31/INT_L.FAN_BOUNCE5->>IMUX_L11 INT_L_X42Y31/INT_L.NN2END2->>IMUX_L27 INT_L_X42Y31/INT_L.NR1END2->>FAN_ALT5 INT_L_X42Y31/INT_L.NR1END2->>IMUX_L45 INT_L_X42Y31/INT_L.NR1END2->>WR1BEG3 INT_L_X42Y31/INT_L.WL1END0->>IMUX_L32 INT_L_X42Y36/INT_L.NE2END1->>IMUX_L42 INT_L_X42Y36/INT_L.NE2END1->>NE2BEG1 INT_L_X42Y36/INT_L.NE2END1->>NW2BEG1 INT_L_X42Y38/INT_L.NE2END1->>EL1BEG0 INT_L_X42Y38/INT_L.NE2END1->>SE2BEG1 INT_L_X42Y39/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X42Y39/INT_L.FAN_BOUNCE5->>IMUX_L25 INT_L_X42Y39/INT_L.WR1END2->>FAN_ALT5 INT_L_X42Y39/INT_L.WR1END2->>IMUX_L20 INT_R_X41Y30/INT_R.NW2END2->>IMUX12 INT_R_X41Y30/INT_R.WR1END3->>IMUX22 INT_R_X41Y30/INT_R.WR1END3->>IMUX45 INT_R_X41Y30/INT_R.WR1END3->>IMUX7 INT_R_X41Y31/INT_R.WR1END3->>IMUX14 INT_R_X41Y31/INT_R.WR1END3->>IMUX15 INT_R_X41Y31/INT_R.WR1END3->>IMUX22 INT_R_X41Y31/INT_R.WR1END3->>IMUX23 INT_R_X41Y31/INT_R.WR1END3->>IMUX45 INT_R_X41Y31/INT_R.WR1END3->>IMUX46 INT_R_X41Y31/INT_R.WR1END3->>IMUX6 INT_R_X41Y31/INT_R.WR1END3->>IMUX7 INT_R_X41Y31/INT_R.WR1END3->>NL1BEG2 INT_R_X41Y32/INT_R.NL1END2->>IMUX19 INT_R_X41Y32/INT_R.NL1END2->>IMUX20 INT_R_X41Y32/INT_R.NL1END2->>IMUX3 INT_R_X41Y32/INT_R.NL1END2->>IMUX36 INT_R_X41Y32/INT_R.NL1END2->>NL1BEG1 INT_R_X41Y33/INT_R.NL1END1->>NN2BEG1 INT_R_X41Y35/INT_R.NN2END1->>IMUX25 INT_R_X41Y35/INT_R.NN2END1->>IMUX3 INT_R_X41Y35/INT_R.NN2END1->>IMUX33 INT_R_X41Y35/INT_R.NN2END1->>IMUX41 INT_R_X41Y35/INT_R.NN2END1->>NE2BEG1 INT_R_X41Y37/INT_R.NW2END1->>IMUX10 INT_R_X41Y37/INT_R.NW2END1->>IMUX25 INT_R_X41Y37/INT_R.NW2END1->>IMUX33 INT_R_X41Y37/INT_R.NW2END1->>IMUX41 INT_R_X41Y37/INT_R.NW2END1->>NE2BEG1 INT_R_X41Y37/INT_R.NW2END1->>NN2BEG1 INT_R_X41Y39/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X41Y39/INT_R.FAN_BOUNCE2->>IMUX32 INT_R_X41Y39/INT_R.FAN_BOUNCE2->>IMUX40 INT_R_X41Y39/INT_R.NN2END1->>FAN_ALT2 INT_R_X41Y39/INT_R.NN2END1->>IMUX18 INT_R_X41Y39/INT_R.NN2END1->>IMUX2 INT_R_X41Y39/INT_R.NN2END1->>NR1BEG1 INT_R_X41Y40/INT_R.NR1END1->>IMUX10 INT_R_X41Y40/INT_R.NR1END1->>IMUX18 INT_R_X41Y40/INT_R.NR1END1->>IMUX19 INT_R_X41Y40/INT_R.NR1END1->>IMUX2 INT_R_X41Y40/INT_R.NR1END1->>IMUX34 INT_R_X41Y40/INT_R.NR1END1->>IMUX35 INT_R_X41Y40/INT_R.NR1END1->>IMUX42 INT_R_X41Y40/INT_R.NR1END1->>IMUX43 INT_R_X43Y31/INT_R.SS6END1->>WL1BEG0 INT_R_X43Y36/INT_R.FAN_BOUNCE_S3_2->>IMUX22 INT_R_X43Y36/INT_R.FAN_BOUNCE_S3_2->>IMUX38 INT_R_X43Y36/INT_R.SL1END1->>IMUX11 INT_R_X43Y36/INT_R.SL1END1->>IMUX18 INT_R_X43Y37/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X43Y37/INT_R.NE2END1->>FAN_ALT2 INT_R_X43Y37/INT_R.NE2END1->>IMUX11 INT_R_X43Y37/INT_R.NE2END1->>IMUX18 INT_R_X43Y37/INT_R.NE2END1->>IMUX19 INT_R_X43Y37/INT_R.NE2END1->>IMUX33 INT_R_X43Y37/INT_R.NE2END1->>NN2BEG1 INT_R_X43Y37/INT_R.NE2END1->>SL1BEG1 INT_R_X43Y37/INT_R.SE2END1->>IMUX35 INT_R_X43Y37/INT_R.SE2END1->>IMUX43 INT_R_X43Y37/INT_R.SE2END1->>SS6BEG1 INT_R_X43Y38/INT_R.EL1END0->>IMUX0 INT_R_X43Y38/INT_R.EL1END0->>IMUX16 INT_R_X43Y38/INT_R.FAN_BOUNCE_S3_2->>IMUX30 INT_R_X43Y38/INT_R.FAN_BOUNCE_S3_2->>IMUX46 INT_R_X43Y39/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X43Y39/INT_R.FAN_BOUNCE2->>IMUX32 INT_R_X43Y39/INT_R.NN2END1->>FAN_ALT2 INT_R_X43Y39/INT_R.NN2END1->>IMUX11 INT_R_X43Y39/INT_R.NN2END1->>IMUX18 INT_R_X43Y39/INT_R.NN2END1->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 81, 

gen_DMA_sigs.readDlw[10]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

gen_DMA_sigs.readDlw[11]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

gen_DMA_sigs.readDlw[12]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

gen_DMA_sigs.readDlw[13]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

gen_DMA_sigs.readDlw[14]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

gen_DMA_sigs.readDlw[15]_i_1_n_0 - 
wires: CLBLL_L_X40Y34/CLBLL_LOGIC_OUTS19 CLBLL_L_X40Y34/CLBLL_L_D CLBLL_L_X40Y34/CLBLL_L_DMUX CLBLL_L_X42Y38/CLBLL_EE2BEG1 CLBLM_R_X41Y35/CLBLM_FAN6 CLBLM_R_X41Y35/CLBLM_L_CE CLBLM_R_X41Y37/CLBLM_FAN6 CLBLM_R_X41Y37/CLBLM_L_CE CLBLM_R_X41Y38/CLBLM_EE2BEG1 CLBLM_R_X41Y39/CLBLM_FAN7 CLBLM_R_X41Y39/CLBLM_M_CE CLBLM_R_X41Y40/CLBLM_FAN6 CLBLM_R_X41Y40/CLBLM_FAN7 CLBLM_R_X41Y40/CLBLM_L_CE CLBLM_R_X41Y40/CLBLM_M_CE CLBLM_R_X43Y36/CLBLM_FAN7 CLBLM_R_X43Y36/CLBLM_M_CE CLBLM_R_X43Y37/CLBLM_FAN6 CLBLM_R_X43Y37/CLBLM_FAN7 CLBLM_R_X43Y37/CLBLM_L_CE CLBLM_R_X43Y37/CLBLM_M_CE CLBLM_R_X43Y38/CLBLM_FAN6 CLBLM_R_X43Y38/CLBLM_L_CE CLBLM_R_X43Y39/CLBLM_FAN7 CLBLM_R_X43Y39/CLBLM_M_CE INT_L_X40Y34/LOGIC_OUTS_L19 INT_L_X40Y34/NE2BEG1 INT_L_X40Y35/NE2A1 INT_L_X42Y38/EE2A1 INT_R_X41Y35/FAN6 INT_R_X41Y35/FAN_ALT6 INT_R_X41Y35/NE2END1 INT_R_X41Y35/NN2BEG1 INT_R_X41Y36/NN2A1 INT_R_X41Y37/FAN6 INT_R_X41Y37/FAN_ALT6 INT_R_X41Y37/NN2END1 INT_R_X41Y37/NR1BEG1 INT_R_X41Y38/EE2BEG1 INT_R_X41Y38/NN2BEG1 INT_R_X41Y38/NR1END1 INT_R_X41Y39/FAN7 INT_R_X41Y39/FAN_ALT7 INT_R_X41Y39/NN2A1 INT_R_X41Y39/SR1END1 INT_R_X41Y40/BYP_ALT4 INT_R_X41Y40/BYP_BOUNCE4 INT_R_X41Y40/FAN6 INT_R_X41Y40/FAN7 INT_R_X41Y40/FAN_ALT6 INT_R_X41Y40/FAN_ALT7 INT_R_X41Y40/NN2END1 INT_R_X41Y40/SR1BEG1 INT_R_X43Y36/FAN7 INT_R_X43Y36/FAN_ALT7 INT_R_X43Y36/SS2END1 INT_R_X43Y37/BYP_ALT4 INT_R_X43Y37/BYP_BOUNCE4 INT_R_X43Y37/FAN6 INT_R_X43Y37/FAN7 INT_R_X43Y37/FAN_ALT6 INT_R_X43Y37/FAN_ALT7 INT_R_X43Y37/SL1END1 INT_R_X43Y37/SS2A1 INT_R_X43Y38/EE2END1 INT_R_X43Y38/FAN6 INT_R_X43Y38/FAN_ALT6 INT_R_X43Y38/NN2BEG1 INT_R_X43Y38/SL1BEG1 INT_R_X43Y38/SS2BEG1 INT_R_X43Y39/FAN7 INT_R_X43Y39/FAN_ALT7 INT_R_X43Y39/NN2A1 INT_R_X43Y39/SR1END1 INT_R_X43Y40/NN2END1 INT_R_X43Y40/SR1BEG1 
pips: CLBLL_L_X40Y34/CLBLL_L.CLBLL_L_D->>CLBLL_L_DMUX CLBLL_L_X40Y34/CLBLL_L.CLBLL_L_DMUX->CLBLL_LOGIC_OUTS19 CLBLM_R_X41Y35/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X41Y37/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X41Y39/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X41Y40/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X41Y40/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X43Y36/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X43Y37/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X43Y37/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X43Y38/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X43Y39/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE INT_L_X40Y34/INT_L.LOGIC_OUTS_L19->>NE2BEG1 INT_R_X41Y35/INT_R.FAN_ALT6->>FAN6 INT_R_X41Y35/INT_R.NE2END1->>FAN_ALT6 INT_R_X41Y35/INT_R.NE2END1->>NN2BEG1 INT_R_X41Y37/INT_R.FAN_ALT6->>FAN6 INT_R_X41Y37/INT_R.NN2END1->>FAN_ALT6 INT_R_X41Y37/INT_R.NN2END1->>NR1BEG1 INT_R_X41Y38/INT_R.NR1END1->>EE2BEG1 INT_R_X41Y38/INT_R.NR1END1->>NN2BEG1 INT_R_X41Y39/INT_R.FAN_ALT7->>FAN7 INT_R_X41Y39/INT_R.SR1END1->>FAN_ALT7 INT_R_X41Y40/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X41Y40/INT_R.BYP_BOUNCE4->>FAN_ALT7 INT_R_X41Y40/INT_R.FAN_ALT6->>FAN6 INT_R_X41Y40/INT_R.FAN_ALT7->>FAN7 INT_R_X41Y40/INT_R.NN2END1->>BYP_ALT4 INT_R_X41Y40/INT_R.NN2END1->>FAN_ALT6 INT_R_X41Y40/INT_R.NN2END1->>SR1BEG1 INT_R_X43Y36/INT_R.FAN_ALT7->>FAN7 INT_R_X43Y36/INT_R.SS2END1->>FAN_ALT7 INT_R_X43Y37/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X43Y37/INT_R.BYP_BOUNCE4->>FAN_ALT7 INT_R_X43Y37/INT_R.FAN_ALT6->>FAN6 INT_R_X43Y37/INT_R.FAN_ALT7->>FAN7 INT_R_X43Y37/INT_R.SL1END1->>BYP_ALT4 INT_R_X43Y37/INT_R.SL1END1->>FAN_ALT6 INT_R_X43Y38/INT_R.EE2END1->>FAN_ALT6 INT_R_X43Y38/INT_R.EE2END1->>NN2BEG1 INT_R_X43Y38/INT_R.EE2END1->>SL1BEG1 INT_R_X43Y38/INT_R.EE2END1->>SS2BEG1 INT_R_X43Y38/INT_R.FAN_ALT6->>FAN6 INT_R_X43Y39/INT_R.FAN_ALT7->>FAN7 INT_R_X43Y39/INT_R.SR1END1->>FAN_ALT7 INT_R_X43Y40/INT_R.NN2END1->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 33, 

gen_DMA_sigs.readDlw[15]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

DMActrl_BeLeC1 - 
wires: BRAM_INT_INTERFACE_L_X44Y29/INT_INTERFACE_EE2A3 BRAM_INT_INTERFACE_L_X44Y30/INT_INTERFACE_WR1END0 BRAM_L_X44Y25/BRAM_EE2A3_4 BRAM_L_X44Y30/BRAM_WR1END0_0 CLBLL_L_X42Y29/CLBLL_IMUX14 CLBLL_L_X42Y29/CLBLL_IMUX23 CLBLL_L_X42Y29/CLBLL_LOGIC_OUTS3 CLBLL_L_X42Y29/CLBLL_L_B1 CLBLL_L_X42Y29/CLBLL_L_C3 CLBLL_L_X42Y29/CLBLL_L_DQ CLBLM_R_X43Y29/CLBLM_EE2A3 CLBLM_R_X43Y30/CLBLM_WR1END0 INT_L_X42Y29/EE2BEG3 INT_L_X42Y29/IMUX_L14 INT_L_X42Y29/IMUX_L23 INT_L_X42Y29/LOGIC_OUTS_L3 INT_L_X42Y29/WL1END2 INT_L_X44Y29/EE2END3 INT_L_X44Y29/WR1BEG_S0 INT_L_X44Y30/WR1BEG0 INT_R_X43Y29/EE2A3 INT_R_X43Y29/WL1BEG2 INT_R_X43Y29/WR1END_S1_0 INT_R_X43Y30/WR1END0 
pips: CLBLL_L_X42Y29/CLBLL_L.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_L_X42Y29/CLBLL_L.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_L_X42Y29/CLBLL_L.CLBLL_L_DQ->CLBLL_LOGIC_OUTS3 INT_L_X42Y29/INT_L.LOGIC_OUTS_L3->>EE2BEG3 INT_L_X42Y29/INT_L.LOGIC_OUTS_L3->>IMUX_L23 INT_L_X42Y29/INT_L.WL1END2->>IMUX_L14 INT_L_X44Y29/INT_L.EE2END3->>WR1BEG_S0 INT_R_X43Y29/INT_R.WR1END_S1_0->>WL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

DMActrl_BeLeC0 - 
wires: CLBLL_L_X42Y29/CLBLL_IMUX20 CLBLL_L_X42Y29/CLBLL_LOGIC_OUTS2 CLBLL_L_X42Y29/CLBLL_L_C2 CLBLL_L_X42Y29/CLBLL_L_CQ CLBLM_R_X43Y30/CLBLM_IMUX12 CLBLM_R_X43Y30/CLBLM_M_B6 INT_L_X42Y29/IMUX_L20 INT_L_X42Y29/LOGIC_OUTS_L2 INT_L_X42Y29/NE2BEG2 INT_L_X42Y30/NE2A2 INT_R_X43Y30/IMUX12 INT_R_X43Y30/NE2END2 
pips: CLBLL_L_X42Y29/CLBLL_L.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_L_X42Y29/CLBLL_L.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 CLBLM_R_X43Y30/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 INT_L_X42Y29/INT_L.LOGIC_OUTS_L2->>IMUX_L20 INT_L_X42Y29/INT_L.LOGIC_OUTS_L2->>NE2BEG2 INT_R_X43Y30/INT_R.NE2END2->>IMUX12 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

gen_DMA_sigs.readDlw[1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

gen_DMA_sigs.readDlw[2]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

gen_DMA_sigs.readDlw[3]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

gen_DMA_sigs.readDlw[4]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

gen_DMA_sigs.readDlw[5]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

gen_DMA_sigs.readDlw[6]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

gen_DMA_sigs.readDlw[7]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

gen_DMA_sigs.readDlw[8]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

gen_DMA_sigs.readDlw[9]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

gen_DMA_sigs.writeDfw[0]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[8] - 
wires: CLBLL_L_X42Y30/CLBLL_LOGIC_OUTS2 CLBLL_L_X42Y30/CLBLL_L_CQ CLBLL_L_X42Y31/CLBLL_NW2A2 CLBLM_R_X41Y31/CLBLM_IMUX44 CLBLM_R_X41Y31/CLBLM_M_D4 CLBLM_R_X41Y31/CLBLM_NW2A2 CLBLM_R_X41Y32/CLBLM_IMUX42 CLBLM_R_X41Y32/CLBLM_L_D6 INT_L_X42Y30/LOGIC_OUTS_L2 INT_L_X42Y30/NW2BEG2 INT_L_X42Y31/NW2A2 INT_R_X41Y31/IMUX44 INT_R_X41Y31/NL1BEG1 INT_R_X41Y31/NW2END2 INT_R_X41Y32/IMUX42 INT_R_X41Y32/NL1END1 
pips: CLBLL_L_X42Y30/CLBLL_L.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 CLBLM_R_X41Y31/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X41Y32/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 INT_L_X42Y30/INT_L.LOGIC_OUTS_L2->>NW2BEG2 INT_R_X41Y31/INT_R.NW2END2->>IMUX44 INT_R_X41Y31/INT_R.NW2END2->>NL1BEG1 INT_R_X41Y32/INT_R.NL1END1->>IMUX42 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[16] - 
wires: CLBLL_L_X40Y33/CLBLL_LL_AQ CLBLL_L_X40Y33/CLBLL_LOGIC_OUTS4 CLBLM_R_X41Y31/CLBLM_IMUX40 CLBLM_R_X41Y31/CLBLM_M_D1 CLBLM_R_X41Y32/CLBLM_IMUX37 CLBLM_R_X41Y32/CLBLM_L_D4 INT_L_X40Y30/ER1BEG_S0 INT_L_X40Y30/SW2END3 INT_L_X40Y31/ER1BEG0 INT_L_X40Y31/SW2END_N0_3 INT_L_X40Y32/EL1BEG3 INT_L_X40Y33/EL1BEG_N3 INT_L_X40Y33/LOGIC_OUTS_L4 INT_R_X41Y30/SW2A3 INT_R_X41Y31/ER1END0 INT_R_X41Y31/IMUX40 INT_R_X41Y31/SL1END3 INT_R_X41Y31/SW2BEG3 INT_R_X41Y32/EL1END3 INT_R_X41Y32/IMUX37 INT_R_X41Y32/SL1BEG3 
pips: CLBLL_L_X40Y33/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLM_R_X41Y31/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X41Y32/CLBLM_R.CLBLM_IMUX37->CLBLM_L_D4 INT_L_X40Y30/INT_L.SW2END3->>ER1BEG_S0 INT_L_X40Y33/INT_L.LOGIC_OUTS_L4->>EL1BEG_N3 INT_R_X41Y31/INT_R.ER1END0->>IMUX40 INT_R_X41Y31/INT_R.SL1END3->>SW2BEG3 INT_R_X41Y32/INT_R.EL1END3->>IMUX37 INT_R_X41Y32/INT_R.EL1END3->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

writeDlw[0] - 
wires: CLBLM_R_X41Y31/CLBLM_LOGIC_OUTS4 CLBLM_R_X41Y31/CLBLM_M_AQ CLBLM_R_X41Y32/CLBLM_IMUX41 CLBLM_R_X41Y32/CLBLM_L_D1 INT_R_X41Y31/LOGIC_OUTS4 INT_R_X41Y31/NR1BEG0 INT_R_X41Y32/IMUX41 INT_R_X41Y32/NR1END0 
pips: CLBLM_R_X41Y31/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_R_X41Y32/CLBLM_R.CLBLM_IMUX41->CLBLM_L_D1 INT_R_X41Y31/INT_R.LOGIC_OUTS4->>NR1BEG0 INT_R_X41Y32/INT_R.NR1END0->>IMUX41 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/gen_DMA_sigs.TxRd_reg_n_0 - 
wires: CLBLL_L_X42Y30/CLBLL_IMUX2 CLBLL_L_X42Y30/CLBLL_IMUX22 CLBLL_L_X42Y30/CLBLL_IMUX27 CLBLL_L_X42Y30/CLBLL_IMUX38 CLBLL_L_X42Y30/CLBLL_LL_A2 CLBLL_L_X42Y30/CLBLL_LL_B4 CLBLL_L_X42Y30/CLBLL_LL_C3 CLBLL_L_X42Y30/CLBLL_LL_D3 CLBLL_L_X42Y30/CLBLL_NE2A1 CLBLL_L_X42Y30/CLBLL_WR1END2 CLBLL_L_X42Y31/CLBLL_FAN7 CLBLL_L_X42Y31/CLBLL_LL_CE CLBLL_L_X42Y35/CLBLL_IMUX47 CLBLL_L_X42Y35/CLBLL_LL_D5 CLBLL_L_X42Y37/CLBLL_EL1BEG3 CLBLM_R_X41Y29/CLBLM_LOGIC_OUTS5 CLBLM_R_X41Y29/CLBLM_M_BQ CLBLM_R_X41Y30/CLBLM_IMUX24 CLBLM_R_X41Y30/CLBLM_IMUX32 CLBLM_R_X41Y30/CLBLM_IMUX36 CLBLM_R_X41Y30/CLBLM_IMUX43 CLBLM_R_X41Y30/CLBLM_IMUX8 CLBLM_R_X41Y30/CLBLM_L_D2 CLBLM_R_X41Y30/CLBLM_M_A5 CLBLM_R_X41Y30/CLBLM_M_B5 CLBLM_R_X41Y30/CLBLM_M_C1 CLBLM_R_X41Y30/CLBLM_M_D6 CLBLM_R_X41Y30/CLBLM_NE2A1 CLBLM_R_X41Y30/CLBLM_WR1END2 CLBLM_R_X41Y31/CLBLM_FAN7 CLBLM_R_X41Y31/CLBLM_IMUX10 CLBLM_R_X41Y31/CLBLM_IMUX25 CLBLM_R_X41Y31/CLBLM_IMUX33 CLBLM_R_X41Y31/CLBLM_IMUX39 CLBLM_R_X41Y31/CLBLM_L_A4 CLBLM_R_X41Y31/CLBLM_L_B5 CLBLM_R_X41Y31/CLBLM_L_C1 CLBLM_R_X41Y31/CLBLM_L_D3 CLBLM_R_X41Y31/CLBLM_M_CE CLBLM_R_X41Y32/CLBLM_IMUX14 CLBLM_R_X41Y32/CLBLM_IMUX23 CLBLM_R_X41Y32/CLBLM_IMUX46 CLBLM_R_X41Y32/CLBLM_IMUX9 CLBLM_R_X41Y32/CLBLM_L_A5 CLBLM_R_X41Y32/CLBLM_L_B1 CLBLM_R_X41Y32/CLBLM_L_C3 CLBLM_R_X41Y32/CLBLM_L_D5 CLBLM_R_X41Y37/CLBLM_EL1BEG3 INT_L_X42Y30/BYP_ALT1 INT_L_X42Y30/BYP_ALT4 INT_L_X42Y30/BYP_BOUNCE1 INT_L_X42Y30/BYP_BOUNCE4 INT_L_X42Y30/IMUX_L2 INT_L_X42Y30/IMUX_L22 INT_L_X42Y30/IMUX_L27 INT_L_X42Y30/IMUX_L38 INT_L_X42Y30/NE2END1 INT_L_X42Y30/NN2BEG1 INT_L_X42Y30/WR1BEG2 INT_L_X42Y31/FAN_ALT7 INT_L_X42Y31/FAN_L7 INT_L_X42Y31/NN2A1 INT_L_X42Y31/SR1END1 INT_L_X42Y32/NN2END1 INT_L_X42Y32/SR1BEG1 INT_L_X42Y35/IMUX_L47 INT_L_X42Y35/SS2END3 INT_L_X42Y36/SS2A3 INT_L_X42Y36/SS2END_N0_3 INT_L_X42Y37/EL1END3 INT_L_X42Y37/SS2BEG3 INT_R_X41Y29/LOGIC_OUTS5 INT_R_X41Y29/NE2BEG1 INT_R_X41Y29/NL1BEG0 INT_R_X41Y29/NL1END_S3_0 INT_R_X41Y30/IMUX24 INT_R_X41Y30/IMUX32 INT_R_X41Y30/IMUX36 INT_R_X41Y30/IMUX43 INT_R_X41Y30/IMUX8 INT_R_X41Y30/NE2A1 INT_R_X41Y30/NL1BEG1 INT_R_X41Y30/NL1END0 INT_R_X41Y30/NN2BEG0 INT_R_X41Y30/WR1END2 INT_R_X41Y31/BYP_ALT4 INT_R_X41Y31/BYP_BOUNCE4 INT_R_X41Y31/FAN7 INT_R_X41Y31/FAN_ALT7 INT_R_X41Y31/IMUX10 INT_R_X41Y31/IMUX25 INT_R_X41Y31/IMUX33 INT_R_X41Y31/IMUX39 INT_R_X41Y31/NL1END1 INT_R_X41Y31/NN2A0 INT_R_X41Y31/NN2END_S2_0 INT_R_X41Y32/BYP_ALT3 INT_R_X41Y32/BYP_BOUNCE3 INT_R_X41Y32/IMUX14 INT_R_X41Y32/IMUX23 INT_R_X41Y32/IMUX46 INT_R_X41Y32/IMUX9 INT_R_X41Y32/NL1BEG_N3 INT_R_X41Y32/NN2END0 INT_R_X41Y32/NN6BEG0 INT_R_X41Y33/BYP_BOUNCE_N3_3 INT_R_X41Y33/NN6A0 INT_R_X41Y34/NN6B0 INT_R_X41Y35/NN6C0 INT_R_X41Y36/NN6D0 INT_R_X41Y37/EL1BEG3 INT_R_X41Y37/NN6E0 INT_R_X41Y37/NN6END_S1_0 INT_R_X41Y38/EL1BEG_N3 INT_R_X41Y38/NN6END0 
pips: CLBLL_L_X42Y30/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_L_X42Y30/CLBLL_L.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_L_X42Y30/CLBLL_L.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_L_X42Y30/CLBLL_L.CLBLL_IMUX38->CLBLL_LL_D3 CLBLL_L_X42Y31/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE CLBLL_L_X42Y35/CLBLL_L.CLBLL_IMUX47->CLBLL_LL_D5 CLBLM_R_X41Y29/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 CLBLM_R_X41Y30/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X41Y30/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y30/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_R_X41Y30/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_R_X41Y30/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X41Y31/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X41Y31/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X41Y31/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X41Y31/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X41Y31/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_R_X41Y32/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X41Y32/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X41Y32/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_R_X41Y32/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 INT_L_X42Y30/INT_L.BYP_ALT1->>BYP_BOUNCE1 INT_L_X42Y30/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X42Y30/INT_L.BYP_BOUNCE1->>IMUX_L27 INT_L_X42Y30/INT_L.BYP_BOUNCE4->>IMUX_L22 INT_L_X42Y30/INT_L.BYP_BOUNCE4->>IMUX_L38 INT_L_X42Y30/INT_L.NE2END1->>BYP_ALT1 INT_L_X42Y30/INT_L.NE2END1->>BYP_ALT4 INT_L_X42Y30/INT_L.NE2END1->>IMUX_L2 INT_L_X42Y30/INT_L.NE2END1->>NN2BEG1 INT_L_X42Y30/INT_L.NE2END1->>WR1BEG2 INT_L_X42Y31/INT_L.FAN_ALT7->>FAN_L7 INT_L_X42Y31/INT_L.SR1END1->>FAN_ALT7 INT_L_X42Y32/INT_L.NN2END1->>SR1BEG1 INT_L_X42Y35/INT_L.SS2END3->>IMUX_L47 INT_L_X42Y37/INT_L.EL1END3->>SS2BEG3 INT_R_X41Y29/INT_R.LOGIC_OUTS5->>NE2BEG1 INT_R_X41Y29/INT_R.LOGIC_OUTS5->>NL1BEG0 INT_R_X41Y30/INT_R.NL1END0->>IMUX24 INT_R_X41Y30/INT_R.NL1END0->>IMUX32 INT_R_X41Y30/INT_R.NL1END0->>IMUX8 INT_R_X41Y30/INT_R.NL1END0->>NN2BEG0 INT_R_X41Y30/INT_R.WR1END2->>IMUX36 INT_R_X41Y30/INT_R.WR1END2->>IMUX43 INT_R_X41Y30/INT_R.WR1END2->>NL1BEG1 INT_R_X41Y31/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X41Y31/INT_R.BYP_BOUNCE4->>FAN_ALT7 INT_R_X41Y31/INT_R.FAN_ALT7->>FAN7 INT_R_X41Y31/INT_R.NL1END1->>BYP_ALT4 INT_R_X41Y31/INT_R.NL1END1->>IMUX10 INT_R_X41Y31/INT_R.NL1END1->>IMUX25 INT_R_X41Y31/INT_R.NL1END1->>IMUX33 INT_R_X41Y31/INT_R.NN2END_S2_0->>IMUX39 INT_R_X41Y32/INT_R.BYP_ALT3->>BYP_BOUNCE3 INT_R_X41Y32/INT_R.BYP_BOUNCE3->>IMUX23 INT_R_X41Y32/INT_R.NL1BEG_N3->>BYP_ALT3 INT_R_X41Y32/INT_R.NL1BEG_N3->>IMUX14 INT_R_X41Y32/INT_R.NL1BEG_N3->>IMUX46 INT_R_X41Y32/INT_R.NN2END0->>IMUX9 INT_R_X41Y32/INT_R.NN2END0->>NL1BEG_N3 INT_R_X41Y32/INT_R.NN2END0->>NN6BEG0 INT_R_X41Y38/INT_R.NN6END0->>EL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 35, 

gen_DMA_sigs.writeDfw[10]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[2] - 
wires: CLBLL_L_X42Y30/CLBLL_IMUX11 CLBLL_L_X42Y30/CLBLL_LL_A4 CLBLL_L_X42Y31/CLBLL_IMUX29 CLBLL_L_X42Y31/CLBLL_LL_C2 CLBLL_L_X42Y31/CLBLL_SE2A2 CLBLM_R_X41Y31/CLBLM_SE2A2 CLBLM_R_X41Y32/CLBLM_LOGIC_OUTS20 CLBLM_R_X41Y32/CLBLM_M_AMUX INT_L_X42Y30/IMUX_L11 INT_L_X42Y30/SE2A2 INT_L_X42Y30/WL1END1 INT_L_X42Y31/IMUX_L29 INT_L_X42Y31/SE2BEG2 INT_L_X42Y31/SE2END2 INT_R_X41Y31/SE2A2 INT_R_X41Y32/LOGIC_OUTS20 INT_R_X41Y32/SE2BEG2 INT_R_X43Y30/SE2END2 INT_R_X43Y30/WL1BEG1 
pips: CLBLL_L_X42Y30/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_L_X42Y31/CLBLL_L.CLBLL_IMUX29->CLBLL_LL_C2 CLBLM_R_X41Y32/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X42Y30/INT_L.WL1END1->>IMUX_L11 INT_L_X42Y31/INT_L.SE2END2->>IMUX_L29 INT_L_X42Y31/INT_L.SE2END2->>SE2BEG2 INT_R_X41Y32/INT_R.LOGIC_OUTS20->>SE2BEG2 INT_R_X43Y30/INT_R.SE2END2->>WL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[26] - 
wires: CLBLL_L_X42Y30/CLBLL_ER1BEG3 CLBLL_L_X42Y30/CLBLL_IMUX7 CLBLL_L_X42Y30/CLBLL_LL_A1 CLBLL_L_X42Y31/CLBLL_IMUX28 CLBLL_L_X42Y31/CLBLL_LL_C4 CLBLL_L_X42Y31/CLBLL_NE2A2 CLBLM_R_X41Y30/CLBLM_ER1BEG3 CLBLM_R_X41Y30/CLBLM_LOGIC_OUTS2 CLBLM_R_X41Y30/CLBLM_L_CQ CLBLM_R_X41Y31/CLBLM_NE2A2 INT_L_X42Y30/ER1END3 INT_L_X42Y30/IMUX_L7 INT_L_X42Y31/ER1END_N3_3 INT_L_X42Y31/IMUX_L28 INT_L_X42Y31/NE2END2 INT_R_X41Y30/ER1BEG3 INT_R_X41Y30/LOGIC_OUTS2 INT_R_X41Y30/NE2BEG2 INT_R_X41Y31/NE2A2 
pips: CLBLL_L_X42Y30/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_L_X42Y31/CLBLL_L.CLBLL_IMUX28->CLBLL_LL_C4 CLBLM_R_X41Y30/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_L_X42Y30/INT_L.ER1END3->>IMUX_L7 INT_L_X42Y31/INT_L.NE2END2->>IMUX_L28 INT_R_X41Y30/INT_R.LOGIC_OUTS2->>ER1BEG3 INT_R_X41Y30/INT_R.LOGIC_OUTS2->>NE2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

writeDlw[10] - 
wires: CLBLL_L_X42Y30/CLBLL_IMUX1 CLBLL_L_X42Y30/CLBLL_LL_A3 CLBLL_L_X42Y31/CLBLL_LL_AQ CLBLL_L_X42Y31/CLBLL_LOGIC_OUTS4 INT_L_X42Y29/NR1BEG0 INT_L_X42Y29/SS2END0 INT_L_X42Y30/IMUX_L1 INT_L_X42Y30/NR1END0 INT_L_X42Y30/SS2A0 INT_L_X42Y31/LOGIC_OUTS_L4 INT_L_X42Y31/SS2BEG0 
pips: CLBLL_L_X42Y30/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X42Y31/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 INT_L_X42Y29/INT_L.SS2END0->>NR1BEG0 INT_L_X42Y30/INT_L.NR1END0->>IMUX_L1 INT_L_X42Y31/INT_L.LOGIC_OUTS_L4->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

gen_DMA_sigs.writeDfw[11]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[3] - 
wires: CLBLL_L_X40Y31/CLBLL_LL_CQ CLBLL_L_X40Y31/CLBLL_LOGIC_OUTS6 CLBLL_L_X42Y31/CLBLL_EL1BEG0 CLBLL_L_X42Y31/CLBLL_IMUX24 CLBLL_L_X42Y31/CLBLL_LL_B5 CLBLM_R_X41Y31/CLBLM_EL1BEG0 CLBLM_R_X41Y31/CLBLM_IMUX3 CLBLM_R_X41Y31/CLBLM_L_A2 INT_L_X40Y31/EL1BEG1 INT_L_X40Y31/LOGIC_OUTS_L6 INT_L_X42Y30/EL1END_S3_0 INT_L_X42Y31/EL1END0 INT_L_X42Y31/IMUX_L24 INT_R_X41Y31/EL1BEG0 INT_R_X41Y31/EL1END1 INT_R_X41Y31/IMUX3 
pips: CLBLL_L_X40Y31/CLBLL_L.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 CLBLL_L_X42Y31/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLM_R_X41Y31/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 INT_L_X40Y31/INT_L.LOGIC_OUTS_L6->>EL1BEG1 INT_L_X42Y31/INT_L.EL1END0->>IMUX_L24 INT_R_X41Y31/INT_R.EL1END1->>EL1BEG0 INT_R_X41Y31/INT_R.EL1END1->>IMUX3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[27] - 
wires: CLBLL_L_X40Y31/CLBLL_EE2BEG2 CLBLL_L_X42Y31/CLBLL_EL1BEG1 CLBLL_L_X42Y31/CLBLL_IMUX18 CLBLL_L_X42Y31/CLBLL_LL_B2 CLBLM_R_X39Y31/CLBLM_EE2BEG2 CLBLM_R_X39Y31/CLBLM_LOGIC_OUTS16 CLBLM_R_X39Y31/CLBLM_L_AMUX CLBLM_R_X41Y31/CLBLM_EL1BEG1 CLBLM_R_X41Y31/CLBLM_IMUX5 CLBLM_R_X41Y31/CLBLM_L_A6 INT_L_X40Y31/EE2A2 INT_L_X42Y31/EL1END1 INT_L_X42Y31/IMUX_L18 INT_R_X39Y31/EE2BEG2 INT_R_X39Y31/LOGIC_OUTS16 INT_R_X41Y31/EE2END2 INT_R_X41Y31/EL1BEG1 INT_R_X41Y31/IMUX5 VBRK_X99Y33/VBRK_EE2BEG2 
pips: CLBLL_L_X42Y31/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 CLBLM_R_X39Y31/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 CLBLM_R_X41Y31/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 INT_L_X42Y31/INT_L.EL1END1->>IMUX_L18 INT_R_X39Y31/INT_R.LOGIC_OUTS16->>EE2BEG2 INT_R_X41Y31/INT_R.EE2END2->>EL1BEG1 INT_R_X41Y31/INT_R.EE2END2->>IMUX5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

writeDlw[11] - 
wires: CLBLL_L_X42Y31/CLBLL_LL_BQ CLBLL_L_X42Y31/CLBLL_LOGIC_OUTS5 CLBLL_L_X42Y31/CLBLL_WL1END0 CLBLM_R_X41Y31/CLBLM_IMUX9 CLBLM_R_X41Y31/CLBLM_L_A5 CLBLM_R_X41Y31/CLBLM_WL1END0 INT_L_X42Y31/LOGIC_OUTS_L5 INT_L_X42Y31/WL1BEG0 INT_R_X41Y31/IMUX9 INT_R_X41Y31/WL1END0 
pips: CLBLL_L_X42Y31/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLM_R_X41Y31/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 INT_L_X42Y31/INT_L.LOGIC_OUTS_L5->>WL1BEG0 INT_R_X41Y31/INT_R.WL1END0->>IMUX9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

gen_DMA_sigs.writeDfw[12]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[4] - 
wires: CLBLL_L_X40Y31/CLBLL_LL_CMUX CLBLL_L_X40Y31/CLBLL_LOGIC_OUTS22 CLBLL_L_X42Y31/CLBLL_IMUX1 CLBLL_L_X42Y31/CLBLL_LL_A3 CLBLL_L_X42Y31/CLBLL_NE2A0 CLBLM_R_X41Y31/CLBLM_IMUX19 CLBLM_R_X41Y31/CLBLM_L_B2 CLBLM_R_X41Y31/CLBLM_NE2A0 INT_L_X40Y30/SE2A0 INT_L_X40Y31/ER1BEG1 INT_L_X40Y31/LOGIC_OUTS_L22 INT_L_X40Y31/SE2BEG0 INT_L_X42Y30/NE2END_S3_0 INT_L_X42Y31/IMUX_L1 INT_L_X42Y31/NE2END0 INT_R_X41Y30/NE2BEG0 INT_R_X41Y30/SE2END0 INT_R_X41Y31/ER1END1 INT_R_X41Y31/IMUX19 INT_R_X41Y31/NE2A0 
pips: CLBLL_L_X40Y31/CLBLL_L.CLBLL_LL_CMUX->CLBLL_LOGIC_OUTS22 CLBLL_L_X42Y31/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLM_R_X41Y31/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 INT_L_X40Y31/INT_L.LOGIC_OUTS_L22->>ER1BEG1 INT_L_X40Y31/INT_L.LOGIC_OUTS_L22->>SE2BEG0 INT_L_X42Y31/INT_L.NE2END0->>IMUX_L1 INT_R_X41Y30/INT_R.SE2END0->>NE2BEG0 INT_R_X41Y31/INT_R.ER1END1->>IMUX19 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[28] - 
wires: CLBLL_L_X40Y31/CLBLL_LL_BMUX CLBLL_L_X40Y31/CLBLL_LOGIC_OUTS21 CLBLL_L_X42Y31/CLBLL_EE2A3 CLBLL_L_X42Y31/CLBLL_IMUX7 CLBLL_L_X42Y31/CLBLL_LL_A1 CLBLL_L_X42Y31/CLBLL_WR1END0 CLBLM_R_X41Y31/CLBLM_EE2A3 CLBLM_R_X41Y31/CLBLM_IMUX16 CLBLM_R_X41Y31/CLBLM_L_B3 CLBLM_R_X41Y31/CLBLM_WR1END0 INT_L_X40Y31/EE2BEG3 INT_L_X40Y31/LOGIC_OUTS_L21 INT_L_X42Y29/NR1BEG3 INT_L_X42Y29/SS2END3 INT_L_X42Y30/NR1END3 INT_L_X42Y30/SS2A3 INT_L_X42Y30/SS2END_N0_3 INT_L_X42Y30/WR1BEG_S0 INT_L_X42Y31/EE2END3 INT_L_X42Y31/IMUX_L7 INT_L_X42Y31/SS2BEG3 INT_L_X42Y31/WR1BEG0 INT_R_X41Y30/WR1END_S1_0 INT_R_X41Y31/EE2A3 INT_R_X41Y31/IMUX16 INT_R_X41Y31/WR1END0 
pips: CLBLL_L_X40Y31/CLBLL_L.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 CLBLL_L_X42Y31/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLM_R_X41Y31/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 INT_L_X40Y31/INT_L.LOGIC_OUTS_L21->>EE2BEG3 INT_L_X42Y29/INT_L.SS2END3->>NR1BEG3 INT_L_X42Y30/INT_L.NR1END3->>WR1BEG_S0 INT_L_X42Y31/INT_L.EE2END3->>IMUX_L7 INT_L_X42Y31/INT_L.EE2END3->>SS2BEG3 INT_R_X41Y31/INT_R.WR1END0->>IMUX16 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

writeDlw[12] - 
wires: CLBLM_R_X41Y31/CLBLM_IMUX26 CLBLM_R_X41Y31/CLBLM_LOGIC_OUTS5 CLBLM_R_X41Y31/CLBLM_L_B4 CLBLM_R_X41Y31/CLBLM_M_BQ INT_R_X41Y31/IMUX26 INT_R_X41Y31/LOGIC_OUTS5 
pips: CLBLM_R_X41Y31/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X41Y31/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_R_X41Y31/INT_R.LOGIC_OUTS5->>IMUX26 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

gen_DMA_sigs.writeDfw[13]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[5] - 
wires: CLBLL_L_X42Y30/CLBLL_EL1BEG0 CLBLL_L_X42Y30/CLBLL_IMUX24 CLBLL_L_X42Y30/CLBLL_LL_B5 CLBLL_L_X42Y31/CLBLL_IMUX47 CLBLL_L_X42Y31/CLBLL_LL_D5 CLBLL_L_X42Y32/CLBLL_NE2A0 CLBLM_R_X41Y30/CLBLM_EL1BEG0 CLBLM_R_X41Y30/CLBLM_LOGIC_OUTS1 CLBLM_R_X41Y30/CLBLM_L_BQ CLBLM_R_X41Y32/CLBLM_NE2A0 INT_L_X42Y29/EL1END_S3_0 INT_L_X42Y30/EL1END0 INT_L_X42Y30/IMUX_L24 INT_L_X42Y31/IMUX_L47 INT_L_X42Y31/NE2END_S3_0 INT_L_X42Y32/NE2END0 INT_R_X41Y30/EL1BEG0 INT_R_X41Y30/LOGIC_OUTS1 INT_R_X41Y30/NL1BEG0 INT_R_X41Y30/NL1END_S3_0 INT_R_X41Y31/NE2BEG0 INT_R_X41Y31/NL1END0 INT_R_X41Y32/NE2A0 
pips: CLBLL_L_X42Y30/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_L_X42Y31/CLBLL_L.CLBLL_IMUX47->CLBLL_LL_D5 CLBLM_R_X41Y30/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X42Y30/INT_L.EL1END0->>IMUX_L24 INT_L_X42Y31/INT_L.NE2END_S3_0->>IMUX_L47 INT_R_X41Y30/INT_R.LOGIC_OUTS1->>EL1BEG0 INT_R_X41Y30/INT_R.LOGIC_OUTS1->>NL1BEG0 INT_R_X41Y31/INT_R.NL1END0->>NE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[29] - 
wires: CLBLL_L_X42Y30/CLBLL_EL1BEG1 CLBLL_L_X42Y30/CLBLL_IMUX18 CLBLL_L_X42Y30/CLBLL_LL_B2 CLBLL_L_X42Y31/CLBLL_EE2BEG2 CLBLL_L_X42Y31/CLBLL_IMUX38 CLBLL_L_X42Y31/CLBLL_LL_D3 CLBLM_R_X41Y30/CLBLM_EL1BEG1 CLBLM_R_X41Y30/CLBLM_LOGIC_OUTS16 CLBLM_R_X41Y30/CLBLM_L_AMUX CLBLM_R_X41Y31/CLBLM_EE2BEG2 INT_L_X42Y30/EL1END1 INT_L_X42Y30/IMUX_L18 INT_L_X42Y31/EE2A2 INT_L_X42Y31/IMUX_L38 INT_L_X42Y31/WR1END3 INT_R_X41Y30/EL1BEG1 INT_R_X41Y30/LOGIC_OUTS16 INT_R_X41Y30/NR1BEG2 INT_R_X41Y31/EE2BEG2 INT_R_X41Y31/NR1END2 INT_R_X43Y31/EE2END2 INT_R_X43Y31/WR1BEG3 
pips: CLBLL_L_X42Y30/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_L_X42Y31/CLBLL_L.CLBLL_IMUX38->CLBLL_LL_D3 CLBLM_R_X41Y30/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X42Y30/INT_L.EL1END1->>IMUX_L18 INT_L_X42Y31/INT_L.WR1END3->>IMUX_L38 INT_R_X41Y30/INT_R.LOGIC_OUTS16->>EL1BEG1 INT_R_X41Y30/INT_R.LOGIC_OUTS16->>NR1BEG2 INT_R_X41Y31/INT_R.NR1END2->>EE2BEG2 INT_R_X43Y31/INT_R.EE2END2->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

writeDlw[13] - 
wires: CLBLL_L_X42Y30/CLBLL_IMUX15 CLBLL_L_X42Y30/CLBLL_LL_B1 CLBLL_L_X42Y31/CLBLL_LL_CQ CLBLL_L_X42Y31/CLBLL_LOGIC_OUTS6 INT_L_X42Y30/IMUX_L15 INT_L_X42Y30/SR1END3 INT_L_X42Y31/LOGIC_OUTS_L6 INT_L_X42Y31/SR1BEG3 INT_L_X42Y31/SR1END_N3_3 
pips: CLBLL_L_X42Y30/CLBLL_L.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_L_X42Y31/CLBLL_L.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 INT_L_X42Y30/INT_L.SR1END3->>IMUX_L15 INT_L_X42Y31/INT_L.LOGIC_OUTS_L6->>SR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

gen_DMA_sigs.writeDfw[14]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[6] - 
wires: CLBLM_R_X41Y30/CLBLM_IMUX2 CLBLM_R_X41Y30/CLBLM_LOGIC_OUTS17 CLBLM_R_X41Y30/CLBLM_L_BMUX CLBLM_R_X41Y30/CLBLM_M_A2 CLBLM_R_X41Y31/CLBLM_IMUX47 CLBLM_R_X41Y31/CLBLM_M_D5 INT_R_X41Y30/IMUX2 INT_R_X41Y30/LOGIC_OUTS17 INT_R_X41Y30/NR1BEG3 INT_R_X41Y30/SR1BEG_S0 INT_R_X41Y31/IMUX47 INT_R_X41Y31/NR1END3 
pips: CLBLM_R_X41Y30/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y30/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 CLBLM_R_X41Y31/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 INT_R_X41Y30/INT_R.LOGIC_OUTS17->>NR1BEG3 INT_R_X41Y30/INT_R.LOGIC_OUTS17->>SR1BEG_S0 INT_R_X41Y30/INT_R.SR1BEG_S0->>IMUX2 INT_R_X41Y31/INT_R.NR1END3->>IMUX47 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[30] - 
wires: CLBLL_L_X40Y31/CLBLL_LL_AMUX CLBLL_L_X40Y31/CLBLL_LOGIC_OUTS20 CLBLM_R_X41Y30/CLBLM_IMUX11 CLBLM_R_X41Y30/CLBLM_M_A4 CLBLM_R_X41Y31/CLBLM_IMUX38 CLBLM_R_X41Y31/CLBLM_M_D3 INT_L_X40Y30/SE2A2 INT_L_X40Y31/ER1BEG3 INT_L_X40Y31/LOGIC_OUTS_L20 INT_L_X40Y31/SE2BEG2 INT_R_X41Y30/FAN_ALT5 INT_R_X41Y30/FAN_BOUNCE5 INT_R_X41Y30/IMUX11 INT_R_X41Y30/SE2END2 INT_R_X41Y31/ER1END3 INT_R_X41Y31/IMUX38 INT_R_X41Y32/ER1END_N3_3 
pips: CLBLL_L_X40Y31/CLBLL_L.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLM_R_X41Y30/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X41Y31/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 INT_L_X40Y31/INT_L.LOGIC_OUTS_L20->>ER1BEG3 INT_L_X40Y31/INT_L.LOGIC_OUTS_L20->>SE2BEG2 INT_R_X41Y30/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X41Y30/INT_R.FAN_BOUNCE5->>IMUX11 INT_R_X41Y30/INT_R.SE2END2->>FAN_ALT5 INT_R_X41Y31/INT_R.ER1END3->>IMUX38 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

writeDlw[14] - 
wires: CLBLM_R_X41Y30/CLBLM_IMUX4 CLBLM_R_X41Y30/CLBLM_M_A6 CLBLM_R_X41Y31/CLBLM_LOGIC_OUTS6 CLBLM_R_X41Y31/CLBLM_M_CQ INT_R_X41Y30/IMUX4 INT_R_X41Y30/SL1END2 INT_R_X41Y31/LOGIC_OUTS6 INT_R_X41Y31/SL1BEG2 
pips: CLBLM_R_X41Y30/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X41Y31/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_R_X41Y30/INT_R.SL1END2->>IMUX4 INT_R_X41Y31/INT_R.LOGIC_OUTS6->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

gen_DMA_sigs.writeDfw[15]_i_1_n_0 - 
wires: CLBLL_L_X42Y30/CLBLL_EE2BEG1 CLBLL_L_X42Y30/CLBLL_FAN7 CLBLL_L_X42Y30/CLBLL_LL_CE CLBLM_R_X41Y30/CLBLM_EE2BEG1 CLBLM_R_X41Y30/CLBLM_FAN7 CLBLM_R_X41Y30/CLBLM_LOGIC_OUTS19 CLBLM_R_X41Y30/CLBLM_L_D CLBLM_R_X41Y30/CLBLM_L_DMUX CLBLM_R_X41Y30/CLBLM_M_CE CLBLM_R_X41Y31/CLBLM_FAN6 CLBLM_R_X41Y31/CLBLM_L_CE CLBLM_R_X41Y32/CLBLM_FAN6 CLBLM_R_X41Y32/CLBLM_L_CE INT_L_X42Y30/EE2A1 INT_L_X42Y30/FAN_ALT7 INT_L_X42Y30/FAN_L7 INT_L_X42Y30/WR1END2 INT_R_X41Y30/BYP_ALT4 INT_R_X41Y30/BYP_BOUNCE4 INT_R_X41Y30/EE2BEG1 INT_R_X41Y30/FAN7 INT_R_X41Y30/FAN_ALT7 INT_R_X41Y30/LOGIC_OUTS19 INT_R_X41Y30/NR1BEG1 INT_R_X41Y31/FAN6 INT_R_X41Y31/FAN_ALT6 INT_R_X41Y31/NR1BEG1 INT_R_X41Y31/NR1END1 INT_R_X41Y32/FAN6 INT_R_X41Y32/FAN_ALT6 INT_R_X41Y32/NR1END1 INT_R_X43Y30/EE2END1 INT_R_X43Y30/WR1BEG2 
pips: CLBLL_L_X42Y30/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE CLBLM_R_X41Y30/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X41Y30/CLBLM_R.CLBLM_L_D->>CLBLM_L_DMUX CLBLM_R_X41Y30/CLBLM_R.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 CLBLM_R_X41Y31/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X41Y32/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE INT_L_X42Y30/INT_L.FAN_ALT7->>FAN_L7 INT_L_X42Y30/INT_L.WR1END2->>FAN_ALT7 INT_R_X41Y30/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X41Y30/INT_R.BYP_BOUNCE4->>FAN_ALT7 INT_R_X41Y30/INT_R.FAN_ALT7->>FAN7 INT_R_X41Y30/INT_R.LOGIC_OUTS19->>BYP_ALT4 INT_R_X41Y30/INT_R.LOGIC_OUTS19->>EE2BEG1 INT_R_X41Y30/INT_R.LOGIC_OUTS19->>NR1BEG1 INT_R_X41Y31/INT_R.FAN_ALT6->>FAN6 INT_R_X41Y31/INT_R.NR1END1->>FAN_ALT6 INT_R_X41Y31/INT_R.NR1END1->>NR1BEG1 INT_R_X41Y32/INT_R.FAN_ALT6->>FAN6 INT_R_X41Y32/INT_R.NR1END1->>FAN_ALT6 INT_R_X43Y30/INT_R.EE2END1->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 17, 

gen_DMA_sigs.writeDfw[15]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[7] - 
wires: CLBLM_R_X41Y30/CLBLM_IMUX17 CLBLM_R_X41Y30/CLBLM_M_B3 CLBLM_R_X41Y31/CLBLM_IMUX27 CLBLM_R_X41Y31/CLBLM_M_B4 CLBLM_R_X41Y32/CLBLM_LOGIC_OUTS22 CLBLM_R_X41Y32/CLBLM_M_CMUX INT_R_X41Y30/IMUX17 INT_R_X41Y30/SS2END0 INT_R_X41Y31/IMUX27 INT_R_X41Y31/SR1END1 INT_R_X41Y31/SS2A0 INT_R_X41Y32/LOGIC_OUTS22 INT_R_X41Y32/SR1BEG1 INT_R_X41Y32/SS2BEG0 
pips: CLBLM_R_X41Y30/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y31/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X41Y32/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_R_X41Y30/INT_R.SS2END0->>IMUX17 INT_R_X41Y31/INT_R.SR1END1->>IMUX27 INT_R_X41Y32/INT_R.LOGIC_OUTS22->>SR1BEG1 INT_R_X41Y32/INT_R.LOGIC_OUTS22->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[31] - 
wires: CLBLM_R_X41Y30/CLBLM_IMUX27 CLBLM_R_X41Y30/CLBLM_M_B4 CLBLM_R_X41Y31/CLBLM_IMUX18 CLBLM_R_X41Y31/CLBLM_M_B2 CLBLM_R_X41Y32/CLBLM_LOGIC_OUTS23 CLBLM_R_X41Y32/CLBLM_M_DMUX INT_R_X41Y30/IMUX27 INT_R_X41Y30/SL1END1 INT_R_X41Y31/IMUX18 INT_R_X41Y31/SL1BEG1 INT_R_X41Y31/SL1END1 INT_R_X41Y32/LOGIC_OUTS23 INT_R_X41Y32/SL1BEG1 
pips: CLBLM_R_X41Y30/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X41Y31/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y32/CLBLM_R.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 INT_R_X41Y30/INT_R.SL1END1->>IMUX27 INT_R_X41Y31/INT_R.SL1END1->>IMUX18 INT_R_X41Y31/INT_R.SL1END1->>SL1BEG1 INT_R_X41Y32/INT_R.LOGIC_OUTS23->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

writeDlw[15] - 
wires: CLBLM_R_X41Y30/CLBLM_IMUX15 CLBLM_R_X41Y30/CLBLM_M_B1 CLBLM_R_X41Y31/CLBLM_LOGIC_OUTS20 CLBLM_R_X41Y31/CLBLM_M_AMUX INT_R_X41Y30/IMUX15 INT_R_X41Y30/SR1END3 INT_R_X41Y31/LOGIC_OUTS20 INT_R_X41Y31/SR1BEG3 INT_R_X41Y31/SR1END_N3_3 
pips: CLBLM_R_X41Y30/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y31/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_R_X41Y30/INT_R.SR1END3->>IMUX15 INT_R_X41Y31/INT_R.LOGIC_OUTS20->>SR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

gen_DMA_sigs.writeDfw[1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[9] - 
wires: CLBLL_L_X42Y30/CLBLL_LOGIC_OUTS18 CLBLL_L_X42Y30/CLBLL_L_CMUX CLBLL_L_X42Y31/CLBLL_IMUX40 CLBLL_L_X42Y31/CLBLL_LL_D1 CLBLL_L_X42Y31/CLBLL_NW2A3 CLBLM_R_X41Y31/CLBLM_IMUX21 CLBLM_R_X41Y31/CLBLM_L_C4 CLBLM_R_X41Y31/CLBLM_NW2A3 INT_L_X42Y30/FAN_BOUNCE_S3_2 INT_L_X42Y30/LOGIC_OUTS_L18 INT_L_X42Y30/NL1BEG_N3 INT_L_X42Y30/NN2BEG0 INT_L_X42Y30/NW2BEG3 INT_L_X42Y31/FAN_ALT2 INT_L_X42Y31/FAN_BOUNCE2 INT_L_X42Y31/IMUX_L40 INT_L_X42Y31/NN2A0 INT_L_X42Y31/NN2END_S2_0 INT_L_X42Y31/NW2A3 INT_L_X42Y31/SR1BEG_S0 INT_L_X42Y32/NN2END0 INT_R_X41Y31/IMUX21 INT_R_X41Y31/NW2END3 
pips: CLBLL_L_X42Y30/CLBLL_L.CLBLL_L_CMUX->CLBLL_LOGIC_OUTS18 CLBLL_L_X42Y31/CLBLL_L.CLBLL_IMUX40->CLBLL_LL_D1 CLBLM_R_X41Y31/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 INT_L_X42Y30/INT_L.LOGIC_OUTS_L18->>NL1BEG_N3 INT_L_X42Y30/INT_L.LOGIC_OUTS_L18->>NN2BEG0 INT_L_X42Y30/INT_L.NL1BEG_N3->>NW2BEG3 INT_L_X42Y31/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X42Y31/INT_L.FAN_BOUNCE2->>IMUX_L40 INT_L_X42Y31/INT_L.NN2END_S2_0->>SR1BEG_S0 INT_L_X42Y31/INT_L.SR1BEG_S0->>FAN_ALT2 INT_R_X41Y31/INT_R.NW2END3->>IMUX21 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[17] - 
wires: CLBLL_L_X40Y33/CLBLL_LL_AMUX CLBLL_L_X40Y33/CLBLL_LOGIC_OUTS20 CLBLL_L_X42Y31/CLBLL_ER1BEG2 CLBLL_L_X42Y31/CLBLL_IMUX44 CLBLL_L_X42Y31/CLBLL_LL_D4 CLBLM_R_X41Y31/CLBLM_ER1BEG2 CLBLM_R_X41Y31/CLBLM_IMUX20 CLBLM_R_X41Y31/CLBLM_L_C2 INT_L_X40Y33/EL1BEG1 INT_L_X40Y33/LOGIC_OUTS_L20 INT_L_X42Y31/ER1END2 INT_L_X42Y31/IMUX_L44 INT_R_X41Y31/ER1BEG2 INT_R_X41Y31/IMUX20 INT_R_X41Y31/SS2END1 INT_R_X41Y32/SS2A1 INT_R_X41Y33/EL1END1 INT_R_X41Y33/SS2BEG1 
pips: CLBLL_L_X40Y33/CLBLL_L.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLL_L_X42Y31/CLBLL_L.CLBLL_IMUX44->CLBLL_LL_D4 CLBLM_R_X41Y31/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 INT_L_X40Y33/INT_L.LOGIC_OUTS_L20->>EL1BEG1 INT_L_X42Y31/INT_L.ER1END2->>IMUX_L44 INT_R_X41Y31/INT_R.SS2END1->>ER1BEG2 INT_R_X41Y31/INT_R.SS2END1->>IMUX20 INT_R_X41Y33/INT_R.EL1END1->>SS2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

writeDlw[1] - 
wires: CLBLM_R_X41Y31/CLBLM_IMUX30 CLBLM_R_X41Y31/CLBLM_LOGIC_OUTS22 CLBLM_R_X41Y31/CLBLM_L_C5 CLBLM_R_X41Y31/CLBLM_M_CMUX INT_R_X41Y31/IMUX30 INT_R_X41Y31/LOGIC_OUTS22 INT_R_X41Y31/NL1BEG_N3 
pips: CLBLM_R_X41Y31/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X41Y31/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_R_X41Y31/INT_R.LOGIC_OUTS22->>NL1BEG_N3 INT_R_X41Y31/INT_R.NL1BEG_N3->>IMUX30 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

gen_DMA_sigs.writeDfw[2]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[10] - 
wires: CLBLL_L_X42Y30/CLBLL_LOGIC_OUTS0 CLBLL_L_X42Y30/CLBLL_L_AQ CLBLL_L_X42Y31/CLBLL_IMUX8 CLBLL_L_X42Y31/CLBLL_LL_A5 CLBLL_L_X42Y32/CLBLL_NW2A0 CLBLM_R_X41Y32/CLBLM_IMUX0 CLBLM_R_X41Y32/CLBLM_L_A3 CLBLM_R_X41Y32/CLBLM_NW2A0 INT_L_X42Y30/LOGIC_OUTS_L0 INT_L_X42Y30/NR1BEG0 INT_L_X42Y31/IMUX_L8 INT_L_X42Y31/NR1END0 INT_L_X42Y31/NW2BEG0 INT_L_X42Y32/NW2A0 INT_R_X41Y31/NW2END_S0_0 INT_R_X41Y32/IMUX0 INT_R_X41Y32/NW2END0 
pips: CLBLL_L_X42Y30/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLL_L_X42Y31/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLM_R_X41Y32/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 INT_L_X42Y30/INT_L.LOGIC_OUTS_L0->>NR1BEG0 INT_L_X42Y31/INT_L.NR1END0->>IMUX_L8 INT_L_X42Y31/INT_L.NR1END0->>NW2BEG0 INT_R_X41Y32/INT_R.NW2END0->>IMUX0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[18] - 
wires: CLBLL_L_X40Y33/CLBLL_LL_BQ CLBLL_L_X40Y33/CLBLL_LOGIC_OUTS5 CLBLL_L_X42Y31/CLBLL_IMUX2 CLBLL_L_X42Y31/CLBLL_LL_A2 CLBLL_L_X42Y31/CLBLL_SE2A1 CLBLM_R_X41Y31/CLBLM_SE2A1 CLBLM_R_X41Y32/CLBLM_IMUX10 CLBLM_R_X41Y32/CLBLM_L_A4 INT_L_X40Y32/SE2A1 INT_L_X40Y33/LOGIC_OUTS_L5 INT_L_X40Y33/SE2BEG1 INT_L_X42Y31/IMUX_L2 INT_L_X42Y31/SE2END1 INT_R_X41Y31/SE2A1 INT_R_X41Y32/IMUX10 INT_R_X41Y32/SE2BEG1 INT_R_X41Y32/SE2END1 
pips: CLBLL_L_X40Y33/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLL_L_X42Y31/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 CLBLM_R_X41Y32/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 INT_L_X40Y33/INT_L.LOGIC_OUTS_L5->>SE2BEG1 INT_L_X42Y31/INT_L.SE2END1->>IMUX_L2 INT_R_X41Y32/INT_R.SE2END1->>IMUX10 INT_R_X41Y32/INT_R.SE2END1->>SE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

writeDlw[2] - 
wires: CLBLL_L_X42Y31/CLBLL_LL_CMUX CLBLL_L_X42Y31/CLBLL_LOGIC_OUTS22 CLBLL_L_X42Y32/CLBLL_WR1END1 CLBLM_R_X41Y32/CLBLM_IMUX5 CLBLM_R_X41Y32/CLBLM_L_A6 CLBLM_R_X41Y32/CLBLM_WR1END1 INT_L_X42Y31/LOGIC_OUTS_L22 INT_L_X42Y31/NR1BEG0 INT_L_X42Y32/NR1END0 INT_L_X42Y32/WR1BEG1 INT_R_X41Y32/BYP_ALT1 INT_R_X41Y32/BYP_BOUNCE1 INT_R_X41Y32/IMUX5 INT_R_X41Y32/WR1END1 
pips: CLBLL_L_X42Y31/CLBLL_L.CLBLL_LL_CMUX->CLBLL_LOGIC_OUTS22 CLBLM_R_X41Y32/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 INT_L_X42Y31/INT_L.LOGIC_OUTS_L22->>NR1BEG0 INT_L_X42Y32/INT_L.NR1END0->>WR1BEG1 INT_R_X41Y32/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X41Y32/INT_R.BYP_BOUNCE1->>IMUX5 INT_R_X41Y32/INT_R.WR1END1->>BYP_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

gen_DMA_sigs.writeDfw[3]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[11] - 
wires: CLBLL_L_X42Y30/CLBLL_LOGIC_OUTS16 CLBLL_L_X42Y30/CLBLL_L_AMUX CLBLL_L_X42Y31/CLBLL_IMUX17 CLBLL_L_X42Y31/CLBLL_LL_B3 CLBLL_L_X42Y32/CLBLL_NW2A1 CLBLM_R_X41Y32/CLBLM_IMUX26 CLBLM_R_X41Y32/CLBLM_L_B4 CLBLM_R_X41Y32/CLBLM_NW2A1 INT_L_X42Y30/LOGIC_OUTS_L16 INT_L_X42Y30/NL1BEG1 INT_L_X42Y31/IMUX_L17 INT_L_X42Y31/NL1END1 INT_L_X42Y31/NW2BEG1 INT_L_X42Y32/NW2A1 INT_R_X41Y32/IMUX26 INT_R_X41Y32/NW2END1 
pips: CLBLL_L_X42Y30/CLBLL_L.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 CLBLL_L_X42Y31/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLM_R_X41Y32/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 INT_L_X42Y30/INT_L.LOGIC_OUTS_L16->>NL1BEG1 INT_L_X42Y31/INT_L.NL1END1->>IMUX_L17 INT_L_X42Y31/INT_L.NL1END1->>NW2BEG1 INT_R_X41Y32/INT_R.NW2END1->>IMUX26 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[19] - 
wires: CLBLL_L_X40Y33/CLBLL_LL_BMUX CLBLL_L_X40Y33/CLBLL_LOGIC_OUTS21 CLBLL_L_X42Y31/CLBLL_EL1BEG3 CLBLL_L_X42Y31/CLBLL_IMUX15 CLBLL_L_X42Y31/CLBLL_LL_B1 CLBLM_R_X41Y31/CLBLM_EL1BEG3 CLBLM_R_X41Y32/CLBLM_IMUX25 CLBLM_R_X41Y32/CLBLM_L_B5 INT_L_X40Y32/SE2A0 INT_L_X40Y33/LOGIC_OUTS_L21 INT_L_X40Y33/SE2BEG0 INT_L_X40Y33/SR1BEG_S0 INT_L_X42Y31/EL1END3 INT_L_X42Y31/IMUX_L15 INT_R_X41Y31/EL1BEG3 INT_R_X41Y32/EL1BEG_N3 INT_R_X41Y32/IMUX25 INT_R_X41Y32/SE2END0 
pips: CLBLL_L_X40Y33/CLBLL_L.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 CLBLL_L_X42Y31/CLBLL_L.CLBLL_IMUX15->CLBLL_LL_B1 CLBLM_R_X41Y32/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 INT_L_X40Y33/INT_L.LOGIC_OUTS_L21->>SR1BEG_S0 INT_L_X40Y33/INT_L.SR1BEG_S0->>SE2BEG0 INT_L_X42Y31/INT_L.EL1END3->>IMUX_L15 INT_R_X41Y32/INT_R.SE2END0->>EL1BEG_N3 INT_R_X41Y32/INT_R.SE2END0->>IMUX25 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

writeDlw[3] - 
wires: CLBLL_L_X42Y31/CLBLL_LL_BMUX CLBLL_L_X42Y31/CLBLL_LOGIC_OUTS21 CLBLL_L_X42Y32/CLBLL_WR1END0 CLBLM_R_X41Y32/CLBLM_IMUX16 CLBLM_R_X41Y32/CLBLM_L_B3 CLBLM_R_X41Y32/CLBLM_WR1END0 INT_L_X42Y31/LOGIC_OUTS_L21 INT_L_X42Y31/WR1BEG_S0 INT_L_X42Y32/WR1BEG0 INT_R_X41Y31/WR1END_S1_0 INT_R_X41Y32/IMUX16 INT_R_X41Y32/WR1END0 
pips: CLBLL_L_X42Y31/CLBLL_L.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 CLBLM_R_X41Y32/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 INT_L_X42Y31/INT_L.LOGIC_OUTS_L21->>WR1BEG_S0 INT_R_X41Y32/INT_R.WR1END0->>IMUX16 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

gen_DMA_sigs.writeDfw[4]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[12] - 
wires: CLBLL_L_X42Y30/CLBLL_IMUX35 CLBLL_L_X42Y30/CLBLL_LL_C6 CLBLL_L_X42Y30/CLBLL_LOGIC_OUTS1 CLBLL_L_X42Y30/CLBLL_L_BQ CLBLL_L_X42Y31/CLBLL_NW2A1 CLBLM_R_X41Y31/CLBLM_IMUX17 CLBLM_R_X41Y31/CLBLM_M_B3 CLBLM_R_X41Y31/CLBLM_NW2A1 INT_L_X42Y30/IMUX_L35 INT_L_X42Y30/LOGIC_OUTS_L1 INT_L_X42Y30/NW2BEG1 INT_L_X42Y31/NW2A1 INT_R_X41Y31/IMUX17 INT_R_X41Y31/NW2END1 
pips: CLBLL_L_X42Y30/CLBLL_L.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_L_X42Y30/CLBLL_L.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLM_R_X41Y31/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 INT_L_X42Y30/INT_L.LOGIC_OUTS_L1->>IMUX_L35 INT_L_X42Y30/INT_L.LOGIC_OUTS_L1->>NW2BEG1 INT_R_X41Y31/INT_R.NW2END1->>IMUX17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[20] - 
wires: CLBLL_L_X40Y33/CLBLL_LL_CQ CLBLL_L_X40Y33/CLBLL_LOGIC_OUTS6 CLBLL_L_X42Y30/CLBLL_IMUX32 CLBLL_L_X42Y30/CLBLL_LL_C1 CLBLL_L_X42Y30/CLBLL_SE2A0 CLBLM_R_X41Y30/CLBLM_SE2A0 CLBLM_R_X41Y31/CLBLM_IMUX24 CLBLM_R_X41Y31/CLBLM_M_B5 INT_L_X40Y31/SE2A0 INT_L_X40Y32/SE2BEG0 INT_L_X40Y32/SR1BEG_S0 INT_L_X40Y32/SR1END3 INT_L_X40Y33/LOGIC_OUTS_L6 INT_L_X40Y33/SR1BEG3 INT_L_X40Y33/SR1END_N3_3 INT_L_X42Y30/IMUX_L32 INT_L_X42Y30/SE2END0 INT_R_X41Y30/SE2A0 INT_R_X41Y31/IMUX24 INT_R_X41Y31/SE2BEG0 INT_R_X41Y31/SE2END0 
pips: CLBLL_L_X40Y33/CLBLL_L.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 CLBLL_L_X42Y30/CLBLL_L.CLBLL_IMUX32->CLBLL_LL_C1 CLBLM_R_X41Y31/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 INT_L_X40Y32/INT_L.SR1BEG_S0->>SE2BEG0 INT_L_X40Y32/INT_L.SR1END3->>SR1BEG_S0 INT_L_X40Y33/INT_L.LOGIC_OUTS_L6->>SR1BEG3 INT_L_X42Y30/INT_L.SE2END0->>IMUX_L32 INT_R_X41Y31/INT_R.SE2END0->>IMUX24 INT_R_X41Y31/INT_R.SE2END0->>SE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

writeDlw[4] - 
wires: CLBLL_L_X42Y30/CLBLL_IMUX29 CLBLL_L_X42Y30/CLBLL_LL_C2 CLBLL_L_X42Y31/CLBLL_LL_AMUX CLBLL_L_X42Y31/CLBLL_LOGIC_OUTS20 INT_L_X42Y30/IMUX_L29 INT_L_X42Y30/SL1END2 INT_L_X42Y31/LOGIC_OUTS_L20 INT_L_X42Y31/SL1BEG2 
pips: CLBLL_L_X42Y30/CLBLL_L.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_L_X42Y31/CLBLL_L.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 INT_L_X42Y30/INT_L.SL1END2->>IMUX_L29 INT_L_X42Y31/INT_L.LOGIC_OUTS_L20->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

gen_DMA_sigs.writeDfw[5]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[13] - 
wires: CLBLL_L_X42Y30/CLBLL_LOGIC_OUTS17 CLBLL_L_X42Y30/CLBLL_L_BMUX CLBLL_L_X42Y31/CLBLL_IMUX31 CLBLL_L_X42Y31/CLBLL_LL_C5 CLBLL_L_X42Y31/CLBLL_WW2A3 CLBLM_R_X41Y31/CLBLM_WW2A3 CLBLM_R_X41Y32/CLBLM_IMUX33 CLBLM_R_X41Y32/CLBLM_L_C1 INT_L_X40Y31/ER1BEG_S0 INT_L_X40Y31/WW2END3 INT_L_X40Y32/ER1BEG0 INT_L_X40Y32/WW2END_N0_3 INT_L_X42Y30/LOGIC_OUTS_L17 INT_L_X42Y30/NN2BEG3 INT_L_X42Y31/IMUX_L31 INT_L_X42Y31/NN2A3 INT_L_X42Y31/SR1END3 INT_L_X42Y31/WW2BEG3 INT_L_X42Y32/NN2END3 INT_L_X42Y32/SR1BEG3 INT_L_X42Y32/SR1END_N3_3 INT_R_X41Y31/WW2A3 INT_R_X41Y32/ER1END0 INT_R_X41Y32/IMUX33 
pips: CLBLL_L_X42Y30/CLBLL_L.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 CLBLL_L_X42Y31/CLBLL_L.CLBLL_IMUX31->CLBLL_LL_C5 CLBLM_R_X41Y32/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 INT_L_X40Y31/INT_L.WW2END3->>ER1BEG_S0 INT_L_X42Y30/INT_L.LOGIC_OUTS_L17->>NN2BEG3 INT_L_X42Y31/INT_L.SR1END3->>IMUX_L31 INT_L_X42Y31/INT_L.SR1END3->>WW2BEG3 INT_L_X42Y32/INT_L.NN2END3->>SR1BEG3 INT_R_X41Y32/INT_R.ER1END0->>IMUX33 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[21] - 
wires: CLBLL_L_X42Y31/CLBLL_IMUX22 CLBLL_L_X42Y31/CLBLL_LL_C3 CLBLL_L_X42Y31/CLBLL_SE2A3 CLBLM_R_X41Y31/CLBLM_SE2A3 CLBLM_R_X41Y32/CLBLM_IMUX30 CLBLM_R_X41Y32/CLBLM_LOGIC_OUTS7 CLBLM_R_X41Y32/CLBLM_L_C5 CLBLM_R_X41Y32/CLBLM_M_DQ INT_L_X42Y31/IMUX_L22 INT_L_X42Y31/SE2END3 INT_R_X41Y31/SE2A3 INT_R_X41Y32/IMUX30 INT_R_X41Y32/LOGIC_OUTS7 INT_R_X41Y32/SE2BEG3 
pips: CLBLL_L_X42Y31/CLBLL_L.CLBLL_IMUX22->CLBLL_LL_C3 CLBLM_R_X41Y32/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X41Y32/CLBLM_R.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 INT_L_X42Y31/INT_L.SE2END3->>IMUX_L22 INT_R_X41Y32/INT_R.LOGIC_OUTS7->>IMUX30 INT_R_X41Y32/INT_R.LOGIC_OUTS7->>SE2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

writeDlw[5] - 
wires: CLBLL_L_X42Y31/CLBLL_LL_DQ CLBLL_L_X42Y31/CLBLL_LOGIC_OUTS7 CLBLL_L_X42Y32/CLBLL_NW2A3 CLBLM_R_X41Y32/CLBLM_IMUX21 CLBLM_R_X41Y32/CLBLM_L_C4 CLBLM_R_X41Y32/CLBLM_NW2A3 INT_L_X42Y31/LOGIC_OUTS_L7 INT_L_X42Y31/NW2BEG3 INT_L_X42Y32/NW2A3 INT_R_X41Y32/IMUX21 INT_R_X41Y32/NW2END3 
pips: CLBLL_L_X42Y31/CLBLL_L.CLBLL_LL_DQ->CLBLL_LOGIC_OUTS7 CLBLM_R_X41Y32/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 INT_L_X42Y31/INT_L.LOGIC_OUTS_L7->>NW2BEG3 INT_R_X41Y32/INT_R.NW2END3->>IMUX21 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

gen_DMA_sigs.writeDfw[6]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[14] - 
wires: CLBLM_R_X41Y30/CLBLM_IMUX31 CLBLM_R_X41Y30/CLBLM_M_C5 CLBLM_R_X41Y31/CLBLM_IMUX29 CLBLM_R_X41Y31/CLBLM_M_C2 CLBLM_R_X41Y32/CLBLM_LOGIC_OUTS5 CLBLM_R_X41Y32/CLBLM_M_BQ INT_L_X40Y30/ER1BEG3 INT_L_X40Y30/SW2END2 INT_R_X41Y30/ER1END3 INT_R_X41Y30/IMUX31 INT_R_X41Y30/SW2A2 INT_R_X41Y31/ER1END_N3_3 INT_R_X41Y31/IMUX29 INT_R_X41Y31/SR1END2 INT_R_X41Y31/SW2BEG2 INT_R_X41Y32/LOGIC_OUTS5 INT_R_X41Y32/SR1BEG2 
pips: CLBLM_R_X41Y30/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X41Y31/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y32/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X40Y30/INT_L.SW2END2->>ER1BEG3 INT_R_X41Y30/INT_R.ER1END3->>IMUX31 INT_R_X41Y31/INT_R.SR1END2->>IMUX29 INT_R_X41Y31/INT_R.SR1END2->>SW2BEG2 INT_R_X41Y32/INT_R.LOGIC_OUTS5->>SR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[22] - 
wires: CLBLL_L_X40Y31/CLBLL_LL_AQ CLBLL_L_X40Y31/CLBLL_LOGIC_OUTS4 CLBLM_R_X41Y30/CLBLM_IMUX29 CLBLM_R_X41Y30/CLBLM_M_C2 CLBLM_R_X41Y31/CLBLM_IMUX31 CLBLM_R_X41Y31/CLBLM_M_C5 INT_L_X40Y30/EL1BEG3 INT_L_X40Y31/EL1BEG_N3 INT_L_X40Y31/LOGIC_OUTS_L4 INT_L_X40Y31/NE2BEG0 INT_L_X40Y32/NE2A0 INT_R_X41Y30/EL1END3 INT_R_X41Y30/IMUX29 INT_R_X41Y31/IMUX31 INT_R_X41Y31/NE2END_S3_0 INT_R_X41Y32/NE2END0 
pips: CLBLL_L_X40Y31/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLM_R_X41Y30/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y31/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 INT_L_X40Y31/INT_L.LOGIC_OUTS_L4->>EL1BEG_N3 INT_L_X40Y31/INT_L.LOGIC_OUTS_L4->>NE2BEG0 INT_R_X41Y30/INT_R.EL1END3->>IMUX29 INT_R_X41Y31/INT_R.NE2END_S3_0->>IMUX31 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

writeDlw[6] - 
wires: CLBLM_R_X41Y30/CLBLM_IMUX28 CLBLM_R_X41Y30/CLBLM_M_C4 CLBLM_R_X41Y31/CLBLM_LOGIC_OUTS7 CLBLM_R_X41Y31/CLBLM_M_DQ INT_R_X41Y30/IMUX28 INT_R_X41Y30/SR1END1 INT_R_X41Y31/LOGIC_OUTS7 INT_R_X41Y31/SR1BEG1 INT_R_X41Y31/SR1BEG_S0 
pips: CLBLM_R_X41Y30/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X41Y31/CLBLM_R.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 INT_R_X41Y30/INT_R.SR1END1->>IMUX28 INT_R_X41Y31/INT_R.LOGIC_OUTS7->>SR1BEG_S0 INT_R_X41Y31/INT_R.SR1BEG_S0->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

gen_DMA_sigs.writeDfw[7]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[15] - 
wires: CLBLM_R_X41Y30/CLBLM_IMUX38 CLBLM_R_X41Y30/CLBLM_M_D3 CLBLM_R_X41Y31/CLBLM_IMUX8 CLBLM_R_X41Y31/CLBLM_M_A5 CLBLM_R_X41Y32/CLBLM_LOGIC_OUTS21 CLBLM_R_X41Y32/CLBLM_M_BMUX INT_R_X41Y30/IMUX38 INT_R_X41Y30/SS2END3 INT_R_X41Y31/IMUX8 INT_R_X41Y31/SS2A3 INT_R_X41Y31/SS2END_N0_3 INT_R_X41Y32/LOGIC_OUTS21 INT_R_X41Y32/SS2BEG3 
pips: CLBLM_R_X41Y30/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X41Y31/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X41Y32/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_R_X41Y30/INT_R.SS2END3->>IMUX38 INT_R_X41Y31/INT_R.SS2END_N0_3->>IMUX8 INT_R_X41Y32/INT_R.LOGIC_OUTS21->>SS2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[23] - 
wires: CLBLM_R_X41Y30/CLBLM_IMUX44 CLBLM_R_X41Y30/CLBLM_LOGIC_OUTS0 CLBLM_R_X41Y30/CLBLM_L_AQ CLBLM_R_X41Y30/CLBLM_M_D4 CLBLM_R_X41Y31/CLBLM_IMUX11 CLBLM_R_X41Y31/CLBLM_M_A4 INT_R_X41Y30/BYP_ALT0 INT_R_X41Y30/BYP_BOUNCE0 INT_R_X41Y30/IMUX44 INT_R_X41Y30/LOGIC_OUTS0 INT_R_X41Y30/NR1BEG0 INT_R_X41Y31/BYP_ALT1 INT_R_X41Y31/BYP_BOUNCE1 INT_R_X41Y31/IMUX11 INT_R_X41Y31/NR1END0 
pips: CLBLM_R_X41Y30/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X41Y30/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X41Y31/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 INT_R_X41Y30/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X41Y30/INT_R.BYP_BOUNCE0->>IMUX44 INT_R_X41Y30/INT_R.LOGIC_OUTS0->>BYP_ALT0 INT_R_X41Y30/INT_R.LOGIC_OUTS0->>NR1BEG0 INT_R_X41Y31/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X41Y31/INT_R.BYP_BOUNCE1->>IMUX11 INT_R_X41Y31/INT_R.NR1END0->>BYP_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

writeDlw[7] - 
wires: CLBLM_R_X41Y30/CLBLM_IMUX47 CLBLM_R_X41Y30/CLBLM_M_D5 CLBLM_R_X41Y31/CLBLM_LOGIC_OUTS21 CLBLM_R_X41Y31/CLBLM_M_BMUX INT_R_X41Y30/IMUX47 INT_R_X41Y30/SL1END3 INT_R_X41Y31/LOGIC_OUTS21 INT_R_X41Y31/SL1BEG3 
pips: CLBLM_R_X41Y30/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_R_X41Y31/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_R_X41Y30/INT_R.SL1END3->>IMUX47 INT_R_X41Y31/INT_R.LOGIC_OUTS21->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

gen_DMA_sigs.writeDfw[8]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[0] - 
wires: CLBLM_R_X41Y31/CLBLM_IMUX1 CLBLM_R_X41Y31/CLBLM_IMUX41 CLBLM_R_X41Y31/CLBLM_L_D1 CLBLM_R_X41Y31/CLBLM_M_A3 CLBLM_R_X41Y32/CLBLM_LOGIC_OUTS4 CLBLM_R_X41Y32/CLBLM_M_AQ INT_R_X41Y31/IMUX1 INT_R_X41Y31/IMUX41 INT_R_X41Y31/SL1END0 INT_R_X41Y32/LOGIC_OUTS4 INT_R_X41Y32/SL1BEG0 
pips: CLBLM_R_X41Y31/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y31/CLBLM_R.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_R_X41Y32/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_R_X41Y31/INT_R.SL1END0->>IMUX1 INT_R_X41Y31/INT_R.SL1END0->>IMUX41 INT_R_X41Y32/INT_R.LOGIC_OUTS4->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[24] - 
wires: CLBLL_L_X40Y31/CLBLL_LL_BQ CLBLL_L_X40Y31/CLBLL_LOGIC_OUTS5 CLBLM_R_X41Y31/CLBLM_IMUX2 CLBLM_R_X41Y31/CLBLM_IMUX36 CLBLM_R_X41Y31/CLBLM_L_D2 CLBLM_R_X41Y31/CLBLM_M_A2 INT_L_X40Y31/ER1BEG2 INT_L_X40Y31/LOGIC_OUTS_L5 INT_R_X41Y31/ER1END2 INT_R_X41Y31/FAN_ALT1 INT_R_X41Y31/FAN_BOUNCE1 INT_R_X41Y31/IMUX2 INT_R_X41Y31/IMUX36 
pips: CLBLL_L_X40Y31/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLM_R_X41Y31/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y31/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2 INT_L_X40Y31/INT_L.LOGIC_OUTS_L5->>ER1BEG2 INT_R_X41Y31/INT_R.ER1END2->>FAN_ALT1 INT_R_X41Y31/INT_R.ER1END2->>IMUX36 INT_R_X41Y31/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X41Y31/INT_R.FAN_BOUNCE1->>IMUX2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

writeDlw[8] - 
wires: CLBLM_R_X41Y31/CLBLM_IMUX37 CLBLM_R_X41Y31/CLBLM_LOGIC_OUTS23 CLBLM_R_X41Y31/CLBLM_L_D4 CLBLM_R_X41Y31/CLBLM_M_DMUX INT_R_X41Y31/BYP_ALT5 INT_R_X41Y31/BYP_BOUNCE5 INT_R_X41Y31/IMUX37 INT_R_X41Y31/LOGIC_OUTS23 
pips: CLBLM_R_X41Y31/CLBLM_R.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_R_X41Y31/CLBLM_R.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 INT_R_X41Y31/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X41Y31/INT_R.BYP_BOUNCE5->>IMUX37 INT_R_X41Y31/INT_R.LOGIC_OUTS23->>BYP_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

gen_DMA_sigs.writeDfw[9]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[1] - 
wires: CLBLL_L_X42Y30/CLBLL_IMUX43 CLBLL_L_X42Y30/CLBLL_LL_D6 CLBLL_L_X42Y32/CLBLL_EL1BEG1 CLBLM_R_X41Y31/CLBLM_IMUX28 CLBLM_R_X41Y31/CLBLM_M_C4 CLBLM_R_X41Y32/CLBLM_EL1BEG1 CLBLM_R_X41Y32/CLBLM_LOGIC_OUTS6 CLBLM_R_X41Y32/CLBLM_M_CQ INT_L_X42Y30/IMUX_L43 INT_L_X42Y30/SS2END1 INT_L_X42Y31/SS2A1 INT_L_X42Y32/EL1END1 INT_L_X42Y32/SS2BEG1 INT_R_X41Y31/IMUX28 INT_R_X41Y31/SL1END2 INT_R_X41Y32/EL1BEG1 INT_R_X41Y32/LOGIC_OUTS6 INT_R_X41Y32/SL1BEG2 
pips: CLBLL_L_X42Y30/CLBLL_L.CLBLL_IMUX43->CLBLL_LL_D6 CLBLM_R_X41Y31/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X41Y32/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_L_X42Y30/INT_L.SS2END1->>IMUX_L43 INT_L_X42Y32/INT_L.EL1END1->>SS2BEG1 INT_R_X41Y31/INT_R.SL1END2->>IMUX28 INT_R_X41Y32/INT_R.LOGIC_OUTS6->>EL1BEG1 INT_R_X41Y32/INT_R.LOGIC_OUTS6->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[25] - 
wires: CLBLL_L_X40Y31/CLBLL_EE2BEG0 CLBLL_L_X42Y30/CLBLL_EL1BEG3 CLBLL_L_X42Y30/CLBLL_IMUX47 CLBLL_L_X42Y30/CLBLL_LL_D5 CLBLM_R_X39Y31/CLBLM_EE2BEG0 CLBLM_R_X39Y31/CLBLM_LOGIC_OUTS0 CLBLM_R_X39Y31/CLBLM_L_AQ CLBLM_R_X41Y30/CLBLM_EL1BEG3 CLBLM_R_X41Y31/CLBLM_IMUX32 CLBLM_R_X41Y31/CLBLM_M_C1 INT_L_X40Y31/EE2A0 INT_L_X42Y30/BYP_ALT3 INT_L_X42Y30/BYP_BOUNCE3 INT_L_X42Y30/EL1END3 INT_L_X42Y30/IMUX_L47 INT_L_X42Y31/BYP_BOUNCE_N3_3 INT_R_X39Y31/EE2BEG0 INT_R_X39Y31/LOGIC_OUTS0 INT_R_X41Y30/EL1BEG3 INT_R_X41Y31/EE2END0 INT_R_X41Y31/EL1BEG_N3 INT_R_X41Y31/IMUX32 VBRK_X99Y33/VBRK_EE2BEG0 
pips: CLBLL_L_X42Y30/CLBLL_L.CLBLL_IMUX47->CLBLL_LL_D5 CLBLM_R_X39Y31/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X41Y31/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 INT_L_X42Y30/INT_L.BYP_ALT3->>BYP_BOUNCE3 INT_L_X42Y30/INT_L.BYP_BOUNCE3->>IMUX_L47 INT_L_X42Y30/INT_L.EL1END3->>BYP_ALT3 INT_R_X39Y31/INT_R.LOGIC_OUTS0->>EE2BEG0 INT_R_X41Y31/INT_R.EE2END0->>EL1BEG_N3 INT_R_X41Y31/INT_R.EE2END0->>IMUX32 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

writeDlw[9] - 
wires: CLBLL_L_X42Y30/CLBLL_IMUX45 CLBLL_L_X42Y30/CLBLL_LL_D2 CLBLL_L_X42Y31/CLBLL_LL_DMUX CLBLL_L_X42Y31/CLBLL_LOGIC_OUTS23 INT_L_X42Y30/IMUX_L45 INT_L_X42Y30/SR1END2 INT_L_X42Y31/LOGIC_OUTS_L23 INT_L_X42Y31/SR1BEG2 
pips: CLBLL_L_X42Y30/CLBLL_L.CLBLL_IMUX45->CLBLL_LL_D2 CLBLL_L_X42Y31/CLBLL_L.CLBLL_LL_DMUX->CLBLL_LOGIC_OUTS23 INT_L_X42Y30/INT_L.SR1END2->>IMUX_L45 INT_L_X42Y31/INT_L.LOGIC_OUTS_L23->>SR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

gen_DMA_sigs.writeDlw[0]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

gen_DMA_sigs.writeDlw[10]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

gen_DMA_sigs.writeDlw[11]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

gen_DMA_sigs.writeDlw[12]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

gen_DMA_sigs.writeDlw[13]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

gen_DMA_sigs.writeDlw[14]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

gen_DMA_sigs.writeDlw[15]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

gen_DMA_sigs.writeDlw[1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

gen_DMA_sigs.writeDlw[2]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

gen_DMA_sigs.writeDlw[3]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

gen_DMA_sigs.writeDlw[4]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

gen_DMA_sigs.writeDlw[5]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

gen_DMA_sigs.writeDlw[6]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

gen_DMA_sigs.writeDlw[7]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

gen_DMA_sigs.writeDlw[8]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

gen_DMA_sigs.writeDlw[9]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

gen_ata_sigs.CS0n_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

PIOtip - 
wires: CLBLL_L_X40Y31/CLBLL_IMUX19 CLBLL_L_X40Y31/CLBLL_IMUX20 CLBLL_L_X40Y31/CLBLL_IMUX3 CLBLL_L_X40Y31/CLBLL_IMUX42 CLBLL_L_X40Y31/CLBLL_L_A2 CLBLL_L_X40Y31/CLBLL_L_B2 CLBLL_L_X40Y31/CLBLL_L_C2 CLBLL_L_X40Y31/CLBLL_L_D6 CLBLL_L_X40Y33/CLBLL_IMUX31 CLBLL_L_X40Y33/CLBLL_LL_C5 CLBLL_L_X40Y33/CLBLL_WL1END0 CLBLL_L_X40Y35/CLBLL_IMUX14 CLBLL_L_X40Y35/CLBLL_L_B1 CLBLL_L_X42Y32/CLBLL_IMUX1 CLBLL_L_X42Y32/CLBLL_IMUX17 CLBLL_L_X42Y32/CLBLL_IMUX29 CLBLL_L_X42Y32/CLBLL_IMUX40 CLBLL_L_X42Y32/CLBLL_LL_A3 CLBLL_L_X42Y32/CLBLL_LL_B3 CLBLL_L_X42Y32/CLBLL_LL_C2 CLBLL_L_X42Y32/CLBLL_LL_D1 CLBLL_L_X42Y32/CLBLL_SW2A1 CLBLL_L_X42Y33/CLBLL_WW2A1 CLBLL_L_X42Y34/CLBLL_IMUX20 CLBLL_L_X42Y34/CLBLL_LOGIC_OUTS2 CLBLL_L_X42Y34/CLBLL_L_C2 CLBLL_L_X42Y34/CLBLL_L_CQ CLBLM_R_X39Y33/CLBLM_IMUX10 CLBLM_R_X39Y33/CLBLM_IMUX33 CLBLM_R_X39Y33/CLBLM_L_A4 CLBLM_R_X39Y33/CLBLM_L_C1 CLBLM_R_X39Y33/CLBLM_WL1END0 CLBLM_R_X41Y32/CLBLM_SW2A1 CLBLM_R_X41Y33/CLBLM_WW2A1 CLBLM_R_X43Y31/CLBLM_IMUX12 CLBLM_R_X43Y31/CLBLM_IMUX13 CLBLM_R_X43Y31/CLBLM_IMUX20 CLBLM_R_X43Y31/CLBLM_IMUX29 CLBLM_R_X43Y31/CLBLM_IMUX4 CLBLM_R_X43Y31/CLBLM_IMUX44 CLBLM_R_X43Y31/CLBLM_IMUX5 CLBLM_R_X43Y31/CLBLM_L_A6 CLBLM_R_X43Y31/CLBLM_L_B6 CLBLM_R_X43Y31/CLBLM_L_C2 CLBLM_R_X43Y31/CLBLM_M_A6 CLBLM_R_X43Y31/CLBLM_M_B6 CLBLM_R_X43Y31/CLBLM_M_C2 CLBLM_R_X43Y31/CLBLM_M_D4 CLBLM_R_X43Y32/CLBLM_IMUX26 CLBLM_R_X43Y32/CLBLM_L_B4 CLBLM_R_X43Y33/CLBLM_IMUX15 CLBLM_R_X43Y33/CLBLM_M_B1 INT_L_X40Y31/IMUX_L19 INT_L_X40Y31/IMUX_L20 INT_L_X40Y31/IMUX_L3 INT_L_X40Y31/IMUX_L42 INT_L_X40Y31/SW2END1 INT_L_X40Y33/FAN_BOUNCE_S3_4 INT_L_X40Y33/IMUX_L31 INT_L_X40Y33/NL1BEG1 INT_L_X40Y33/WL1BEG0 INT_L_X40Y33/WW2END1 INT_L_X40Y34/FAN_ALT4 INT_L_X40Y34/FAN_BOUNCE4 INT_L_X40Y34/NL1END1 INT_L_X40Y34/NR1BEG1 INT_L_X40Y35/GFAN1 INT_L_X40Y35/IMUX_L14 INT_L_X40Y35/NR1END1 INT_L_X42Y31/FAN_BOUNCE_S3_2 INT_L_X42Y31/SE2A2 INT_L_X42Y32/FAN_ALT2 INT_L_X42Y32/FAN_ALT5 INT_L_X42Y32/FAN_BOUNCE2 INT_L_X42Y32/FAN_BOUNCE5 INT_L_X42Y32/IMUX_L1 INT_L_X42Y32/IMUX_L17 INT_L_X42Y32/IMUX_L29 INT_L_X42Y32/IMUX_L40 INT_L_X42Y32/SE2BEG2 INT_L_X42Y32/SS2END2 INT_L_X42Y32/SW2A1 INT_L_X42Y33/SS2A2 INT_L_X42Y33/SW2BEG1 INT_L_X42Y33/WR1END2 INT_L_X42Y33/WW2BEG1 INT_L_X42Y34/IMUX_L20 INT_L_X42Y34/LOGIC_OUTS_L2 INT_L_X42Y34/SS2BEG2 INT_R_X39Y33/IMUX10 INT_R_X39Y33/IMUX33 INT_R_X39Y33/WL1END0 INT_R_X41Y31/SW2A1 INT_R_X41Y32/SW2BEG1 INT_R_X41Y32/SW2END1 INT_R_X41Y33/WW2A1 INT_R_X43Y31/IMUX12 INT_R_X43Y31/IMUX13 INT_R_X43Y31/IMUX20 INT_R_X43Y31/IMUX29 INT_R_X43Y31/IMUX4 INT_R_X43Y31/IMUX44 INT_R_X43Y31/IMUX5 INT_R_X43Y31/NR1BEG2 INT_R_X43Y31/SE2END2 INT_R_X43Y32/FAN_ALT7 INT_R_X43Y32/FAN_BOUNCE7 INT_R_X43Y32/IMUX26 INT_R_X43Y32/NL1BEG1 INT_R_X43Y32/NR1END2 INT_R_X43Y33/IMUX15 INT_R_X43Y33/NL1BEG0 INT_R_X43Y33/NL1END1 INT_R_X43Y33/NL1END_S3_0 INT_R_X43Y33/WR1BEG2 INT_R_X43Y34/NL1END0 VBRK_X99Y35/VBRK_WL1END0 
pips: CLBLL_L_X40Y31/CLBLL_L.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_L_X40Y31/CLBLL_L.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_L_X40Y31/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_L_X40Y31/CLBLL_L.CLBLL_IMUX42->CLBLL_L_D6 CLBLL_L_X40Y33/CLBLL_L.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_L_X40Y35/CLBLL_L.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_L_X42Y32/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X42Y32/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_L_X42Y32/CLBLL_L.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_L_X42Y32/CLBLL_L.CLBLL_IMUX40->CLBLL_LL_D1 CLBLL_L_X42Y34/CLBLL_L.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_L_X42Y34/CLBLL_L.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 CLBLM_R_X39Y33/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X39Y33/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X43Y31/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X43Y31/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X43Y31/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X43Y31/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X43Y31/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X43Y31/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X43Y31/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X43Y32/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X43Y33/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 INT_L_X40Y31/INT_L.SW2END1->>IMUX_L19 INT_L_X40Y31/INT_L.SW2END1->>IMUX_L20 INT_L_X40Y31/INT_L.SW2END1->>IMUX_L3 INT_L_X40Y31/INT_L.SW2END1->>IMUX_L42 INT_L_X40Y33/INT_L.FAN_BOUNCE_S3_4->>IMUX_L31 INT_L_X40Y33/INT_L.WW2END1->>NL1BEG1 INT_L_X40Y33/INT_L.WW2END1->>WL1BEG0 INT_L_X40Y34/INT_L.FAN_ALT4->>FAN_BOUNCE4 INT_L_X40Y34/INT_L.NL1END1->>FAN_ALT4 INT_L_X40Y34/INT_L.NL1END1->>NR1BEG1 INT_L_X40Y35/INT_L.GFAN1->>IMUX_L14 INT_L_X40Y35/INT_L.NR1END1->>GFAN1 INT_L_X42Y32/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X42Y32/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X42Y32/INT_L.FAN_BOUNCE2->>IMUX_L40 INT_L_X42Y32/INT_L.FAN_BOUNCE5->>FAN_ALT2 INT_L_X42Y32/INT_L.FAN_BOUNCE5->>IMUX_L1 INT_L_X42Y32/INT_L.FAN_BOUNCE5->>IMUX_L17 INT_L_X42Y32/INT_L.SS2END2->>FAN_ALT5 INT_L_X42Y32/INT_L.SS2END2->>IMUX_L29 INT_L_X42Y32/INT_L.SS2END2->>SE2BEG2 INT_L_X42Y33/INT_L.WR1END2->>SW2BEG1 INT_L_X42Y33/INT_L.WR1END2->>WW2BEG1 INT_L_X42Y34/INT_L.LOGIC_OUTS_L2->>IMUX_L20 INT_L_X42Y34/INT_L.LOGIC_OUTS_L2->>SS2BEG2 INT_R_X39Y33/INT_R.WL1END0->>IMUX10 INT_R_X39Y33/INT_R.WL1END0->>IMUX33 INT_R_X41Y32/INT_R.SW2END1->>SW2BEG1 INT_R_X43Y31/INT_R.SE2END2->>IMUX12 INT_R_X43Y31/INT_R.SE2END2->>IMUX13 INT_R_X43Y31/INT_R.SE2END2->>IMUX20 INT_R_X43Y31/INT_R.SE2END2->>IMUX29 INT_R_X43Y31/INT_R.SE2END2->>IMUX4 INT_R_X43Y31/INT_R.SE2END2->>IMUX44 INT_R_X43Y31/INT_R.SE2END2->>IMUX5 INT_R_X43Y31/INT_R.SE2END2->>NR1BEG2 INT_R_X43Y32/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X43Y32/INT_R.FAN_BOUNCE7->>IMUX26 INT_R_X43Y32/INT_R.NR1END2->>FAN_ALT7 INT_R_X43Y32/INT_R.NR1END2->>NL1BEG1 INT_R_X43Y33/INT_R.NL1END1->>NL1BEG0 INT_R_X43Y33/INT_R.NL1END1->>WR1BEG2 INT_R_X43Y33/INT_R.NL1END_S3_0->>IMUX15 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 24, 

gen_ata_sigs.CS1n_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

gen_ata_sigs.DA[0]_i_1_n_0 - 
wires: CLBLL_L_X42Y32/CLBLL_BYP1 CLBLL_L_X42Y32/CLBLL_LL_AX CLBLM_R_X43Y32/CLBLM_LOGIC_OUTS13 CLBLM_R_X43Y32/CLBLM_M_B INT_L_X42Y32/BYP_ALT1 INT_L_X42Y32/BYP_L1 INT_L_X42Y32/WL1END0 INT_R_X43Y32/LOGIC_OUTS13 INT_R_X43Y32/WL1BEG0 
pips: CLBLL_L_X42Y32/CLBLL_L.CLBLL_BYP1->CLBLL_LL_AX CLBLM_R_X43Y32/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X42Y32/INT_L.BYP_ALT1->>BYP_L1 INT_L_X42Y32/INT_L.WL1END0->>BYP_ALT1 INT_R_X43Y32/INT_R.LOGIC_OUTS13->>WL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

gen_ata_sigs.DA[1]_i_1_n_0 - 
wires: CLBLM_R_X43Y31/CLBLM_BYP0 CLBLM_R_X43Y31/CLBLM_LOGIC_OUTS19 CLBLM_R_X43Y31/CLBLM_L_AX CLBLM_R_X43Y31/CLBLM_L_DMUX INT_R_X43Y30/FAN_BOUNCE_S3_2 INT_R_X43Y31/BYP0 INT_R_X43Y31/BYP_ALT0 INT_R_X43Y31/FAN_ALT2 INT_R_X43Y31/FAN_BOUNCE2 INT_R_X43Y31/LOGIC_OUTS19 
pips: CLBLM_R_X43Y31/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X43Y31/CLBLM_R.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_R_X43Y31/INT_R.BYP_ALT0->>BYP0 INT_R_X43Y31/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X43Y31/INT_R.FAN_BOUNCE2->>BYP_ALT0 INT_R_X43Y31/INT_R.LOGIC_OUTS19->>FAN_ALT2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

gen_ata_sigs.DA[2]_i_1_n_0 - 
wires: CLBLM_R_X43Y33/CLBLM_BYP1 CLBLM_R_X43Y33/CLBLM_LOGIC_OUTS22 CLBLM_R_X43Y33/CLBLM_M_AX CLBLM_R_X43Y33/CLBLM_M_CMUX INT_R_X43Y33/BYP1 INT_R_X43Y33/BYP_ALT1 INT_R_X43Y33/FAN_ALT5 INT_R_X43Y33/FAN_BOUNCE5 INT_R_X43Y33/LOGIC_OUTS22 INT_R_X43Y33/NL1BEG_N3 
pips: CLBLM_R_X43Y33/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X43Y33/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_R_X43Y33/INT_R.BYP_ALT1->>BYP1 INT_R_X43Y33/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X43Y33/INT_R.FAN_BOUNCE5->>BYP_ALT1 INT_R_X43Y33/INT_R.LOGIC_OUTS22->>NL1BEG_N3 INT_R_X43Y33/INT_R.NL1BEG_N3->>FAN_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

gen_ata_sigs.DDo[0]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

writeDfw[0] - 
wires: CLBLL_L_X42Y32/CLBLL_EL1BEG2 CLBLL_L_X42Y32/CLBLL_IMUX44 CLBLL_L_X42Y32/CLBLL_LL_D4 CLBLM_R_X41Y32/CLBLM_EL1BEG2 CLBLM_R_X41Y32/CLBLM_LOGIC_OUTS3 CLBLM_R_X41Y32/CLBLM_L_DQ INT_L_X42Y32/EL1END2 INT_L_X42Y32/IMUX_L44 INT_R_X41Y32/EL1BEG2 INT_R_X41Y32/LOGIC_OUTS3 
pips: CLBLL_L_X42Y32/CLBLL_L.CLBLL_IMUX44->CLBLL_LL_D4 CLBLM_R_X41Y32/CLBLM_R.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 INT_L_X42Y32/INT_L.EL1END2->>IMUX_L44 INT_R_X41Y32/INT_R.LOGIC_OUTS3->>EL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pong_d[0] - 
wires: CLBLL_L_X42Y32/CLBLL_IMUX45 CLBLL_L_X42Y32/CLBLL_LL_D2 CLBLL_L_X42Y33/CLBLL_LL_CQ CLBLL_L_X42Y33/CLBLL_LOGIC_OUTS6 INT_L_X42Y32/IMUX_L45 INT_L_X42Y32/SL1END2 INT_L_X42Y33/LOGIC_OUTS_L6 INT_L_X42Y33/SL1BEG2 
pips: CLBLL_L_X42Y32/CLBLL_L.CLBLL_IMUX45->CLBLL_LL_D2 CLBLL_L_X42Y33/CLBLL_L.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 INT_L_X42Y32/INT_L.SL1END2->>IMUX_L45 INT_L_X42Y33/INT_L.LOGIC_OUTS_L6->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ping_d[0] - 
wires: CLBLL_L_X42Y32/CLBLL_EL1BEG3 CLBLL_L_X42Y32/CLBLL_IMUX38 CLBLL_L_X42Y32/CLBLL_LL_D3 CLBLM_R_X41Y32/CLBLM_EL1BEG3 CLBLM_R_X41Y33/CLBLM_LOGIC_OUTS0 CLBLM_R_X41Y33/CLBLM_L_AQ INT_L_X42Y32/EL1END3 INT_L_X42Y32/IMUX_L38 INT_R_X41Y32/EL1BEG3 INT_R_X41Y33/EL1BEG_N3 INT_R_X41Y33/LOGIC_OUTS0 
pips: CLBLL_L_X42Y32/CLBLL_L.CLBLL_IMUX38->CLBLL_LL_D3 CLBLM_R_X41Y33/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X42Y32/INT_L.EL1END3->>IMUX_L38 INT_R_X41Y33/INT_R.LOGIC_OUTS0->>EL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

gen_ata_sigs.DDo[10]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

writeDfw[10] - 
wires: CLBLL_L_X42Y30/CLBLL_LL_AQ CLBLL_L_X42Y30/CLBLL_LOGIC_OUTS4 CLBLM_R_X43Y31/CLBLM_IMUX0 CLBLM_R_X43Y31/CLBLM_L_A3 INT_L_X42Y30/LOGIC_OUTS_L4 INT_L_X42Y30/NE2BEG0 INT_L_X42Y31/NE2A0 INT_R_X43Y30/NE2END_S3_0 INT_R_X43Y31/IMUX0 INT_R_X43Y31/NE2END0 
pips: CLBLL_L_X42Y30/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLM_R_X43Y31/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 INT_L_X42Y30/INT_L.LOGIC_OUTS_L4->>NE2BEG0 INT_R_X43Y31/INT_R.NE2END0->>IMUX0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pong_d[10] - 
wires: BRAM_INT_INTERFACE_L_X44Y31/INT_INTERFACE_WR1END1 BRAM_L_X44Y30/BRAM_WR1END1_1 CLBLL_R_X45Y31/CLBLL_LL_AQ CLBLL_R_X45Y31/CLBLL_LOGIC_OUTS4 CLBLM_R_X43Y31/CLBLM_IMUX3 CLBLM_R_X43Y31/CLBLM_L_A2 CLBLM_R_X43Y31/CLBLM_WR1END1 INT_L_X44Y30/WL1END3 INT_L_X44Y31/WL1END_N1_3 INT_L_X44Y31/WR1BEG1 INT_R_X43Y31/IMUX3 INT_R_X43Y31/WR1END1 INT_R_X45Y30/WL1BEG3 INT_R_X45Y31/LOGIC_OUTS4 INT_R_X45Y31/WL1BEG_N3 
pips: CLBLL_R_X45Y31/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLM_R_X43Y31/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 INT_L_X44Y31/INT_L.WL1END_N1_3->>WR1BEG1 INT_R_X43Y31/INT_R.WR1END1->>IMUX3 INT_R_X45Y31/INT_R.LOGIC_OUTS4->>WL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ping_d[10] - 
wires: BRAM_INT_INTERFACE_L_X44Y31/INT_INTERFACE_WW2END0 BRAM_L_X44Y30/BRAM_WW2END0_1 CLBLL_R_X45Y31/CLBLL_LOGIC_OUTS0 CLBLL_R_X45Y31/CLBLL_L_AQ CLBLM_R_X43Y31/CLBLM_IMUX9 CLBLM_R_X43Y31/CLBLM_L_A5 CLBLM_R_X43Y31/CLBLM_WW2END0 INT_L_X44Y31/WW2A0 INT_R_X43Y31/IMUX9 INT_R_X43Y31/WW2END0 INT_R_X45Y31/LOGIC_OUTS0 INT_R_X45Y31/WW2BEG0 
pips: CLBLL_R_X45Y31/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLM_R_X43Y31/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 INT_R_X43Y31/INT_R.WW2END0->>IMUX9 INT_R_X45Y31/INT_R.LOGIC_OUTS0->>WW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

gen_ata_sigs.DDo[11]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

writeDfw[11] - 
wires: CLBLL_L_X42Y31/CLBLL_EE2BEG0 CLBLM_R_X41Y31/CLBLM_EE2BEG0 CLBLM_R_X41Y31/CLBLM_LOGIC_OUTS0 CLBLM_R_X41Y31/CLBLM_L_AQ CLBLM_R_X43Y31/CLBLM_IMUX16 CLBLM_R_X43Y31/CLBLM_L_B3 INT_L_X42Y31/EE2A0 INT_R_X41Y31/EE2BEG0 INT_R_X41Y31/LOGIC_OUTS0 INT_R_X43Y31/EE2END0 INT_R_X43Y31/IMUX16 
pips: CLBLM_R_X41Y31/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X43Y31/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 INT_R_X41Y31/INT_R.LOGIC_OUTS0->>EE2BEG0 INT_R_X43Y31/INT_R.EE2END0->>IMUX16 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pong_d[11] - 
wires: BRAM_INT_INTERFACE_L_X44Y31/INT_INTERFACE_WW2END1 BRAM_L_X44Y30/BRAM_WW2END1_1 CLBLL_R_X45Y31/CLBLL_LL_BQ CLBLL_R_X45Y31/CLBLL_LOGIC_OUTS5 CLBLM_R_X43Y31/CLBLM_IMUX26 CLBLM_R_X43Y31/CLBLM_L_B4 CLBLM_R_X43Y31/CLBLM_WW2END1 INT_L_X44Y31/WW2A1 INT_R_X43Y31/FAN_ALT7 INT_R_X43Y31/FAN_BOUNCE7 INT_R_X43Y31/IMUX26 INT_R_X43Y31/WW2END1 INT_R_X45Y31/LOGIC_OUTS5 INT_R_X45Y31/WW2BEG1 
pips: CLBLL_R_X45Y31/CLBLL_R.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLM_R_X43Y31/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 INT_R_X43Y31/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X43Y31/INT_R.FAN_BOUNCE7->>IMUX26 INT_R_X43Y31/INT_R.WW2END1->>FAN_ALT7 INT_R_X45Y31/INT_R.LOGIC_OUTS5->>WW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ping_d[11] - 
wires: CLBLL_L_X42Y31/CLBLL_LOGIC_OUTS1 CLBLL_L_X42Y31/CLBLL_L_BQ CLBLM_R_X43Y31/CLBLM_IMUX14 CLBLM_R_X43Y31/CLBLM_L_B1 INT_L_X42Y31/ER1BEG2 INT_L_X42Y31/LOGIC_OUTS_L1 INT_R_X43Y31/ER1END2 INT_R_X43Y31/IMUX14 
pips: CLBLL_L_X42Y31/CLBLL_L.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLM_R_X43Y31/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 INT_L_X42Y31/INT_L.LOGIC_OUTS_L1->>ER1BEG2 INT_R_X43Y31/INT_R.ER1END2->>IMUX14 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

gen_ata_sigs.DDo[12]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

writeDfw[12] - 
wires: CLBLL_L_X42Y31/CLBLL_EE2BEG1 CLBLM_R_X41Y31/CLBLM_EE2BEG1 CLBLM_R_X41Y31/CLBLM_LOGIC_OUTS1 CLBLM_R_X41Y31/CLBLM_L_BQ CLBLM_R_X43Y31/CLBLM_IMUX2 CLBLM_R_X43Y31/CLBLM_M_A2 INT_L_X42Y31/EE2A1 INT_R_X41Y31/EE2BEG1 INT_R_X41Y31/LOGIC_OUTS1 INT_R_X43Y31/EE2END1 INT_R_X43Y31/IMUX2 
pips: CLBLM_R_X41Y31/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_R_X43Y31/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 INT_R_X41Y31/INT_R.LOGIC_OUTS1->>EE2BEG1 INT_R_X43Y31/INT_R.EE2END1->>IMUX2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pong_d[12] - 
wires: BRAM_INT_INTERFACE_L_X44Y31/INT_INTERFACE_WR1END0 BRAM_L_X44Y30/BRAM_WR1END0_1 CLBLL_R_X45Y31/CLBLL_LL_CQ CLBLL_R_X45Y31/CLBLL_LOGIC_OUTS6 CLBLM_R_X43Y31/CLBLM_IMUX8 CLBLM_R_X43Y31/CLBLM_M_A5 CLBLM_R_X43Y31/CLBLM_WR1END0 INT_L_X44Y30/WL1END2 INT_L_X44Y30/WR1BEG_S0 INT_L_X44Y31/WR1BEG0 INT_R_X43Y30/WR1END_S1_0 INT_R_X43Y31/IMUX8 INT_R_X43Y31/WR1END0 INT_R_X45Y30/SR1END3 INT_R_X45Y30/WL1BEG2 INT_R_X45Y31/LOGIC_OUTS6 INT_R_X45Y31/SR1BEG3 INT_R_X45Y31/SR1END_N3_3 
pips: CLBLL_R_X45Y31/CLBLL_R.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 CLBLM_R_X43Y31/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X44Y30/INT_L.WL1END2->>WR1BEG_S0 INT_R_X43Y31/INT_R.WR1END0->>IMUX8 INT_R_X45Y30/INT_R.SR1END3->>WL1BEG2 INT_R_X45Y31/INT_R.LOGIC_OUTS6->>SR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ping_d[12] - 
wires: CLBLL_L_X42Y31/CLBLL_LOGIC_OUTS2 CLBLL_L_X42Y31/CLBLL_L_CQ CLBLM_R_X43Y31/CLBLM_IMUX7 CLBLM_R_X43Y31/CLBLM_M_A1 INT_L_X42Y31/ER1BEG3 INT_L_X42Y31/LOGIC_OUTS_L2 INT_R_X43Y31/ER1END3 INT_R_X43Y31/IMUX7 INT_R_X43Y32/ER1END_N3_3 
pips: CLBLL_L_X42Y31/CLBLL_L.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 CLBLM_R_X43Y31/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X42Y31/INT_L.LOGIC_OUTS_L2->>ER1BEG3 INT_R_X43Y31/INT_R.ER1END3->>IMUX7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

gen_ata_sigs.DDo[13]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

writeDfw[13] - 
wires: CLBLL_L_X42Y30/CLBLL_LL_BQ CLBLL_L_X42Y30/CLBLL_LOGIC_OUTS5 CLBLM_R_X43Y31/CLBLM_IMUX18 CLBLM_R_X43Y31/CLBLM_M_B2 INT_L_X42Y30/LOGIC_OUTS_L5 INT_L_X42Y30/NE2BEG1 INT_L_X42Y31/NE2A1 INT_R_X43Y31/IMUX18 INT_R_X43Y31/NE2END1 
pips: CLBLL_L_X42Y30/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLM_R_X43Y31/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 INT_L_X42Y30/INT_L.LOGIC_OUTS_L5->>NE2BEG1 INT_R_X43Y31/INT_R.NE2END1->>IMUX18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pong_d[13] - 
wires: BRAM_INT_INTERFACE_L_X44Y31/INT_INTERFACE_WW2END3 BRAM_L_X44Y30/BRAM_WW2END3_1 CLBLL_R_X45Y31/CLBLL_LL_DQ CLBLL_R_X45Y31/CLBLL_LOGIC_OUTS7 CLBLM_R_X43Y31/CLBLM_IMUX15 CLBLM_R_X43Y31/CLBLM_M_B1 CLBLM_R_X43Y31/CLBLM_WW2END3 INT_L_X44Y31/WW2A3 INT_R_X43Y31/IMUX15 INT_R_X43Y31/WW2END3 INT_R_X43Y32/WW2END_N0_3 INT_R_X45Y31/LOGIC_OUTS7 INT_R_X45Y31/WW2BEG3 
pips: CLBLL_R_X45Y31/CLBLL_R.CLBLL_LL_DQ->CLBLL_LOGIC_OUTS7 CLBLM_R_X43Y31/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 INT_R_X43Y31/INT_R.WW2END3->>IMUX15 INT_R_X45Y31/INT_R.LOGIC_OUTS7->>WW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ping_d[13] - 
wires: BRAM_INT_INTERFACE_L_X44Y31/INT_INTERFACE_SW2A0 BRAM_L_X44Y30/BRAM_SW2A0_1 CLBLL_R_X45Y31/CLBLL_LOGIC_OUTS1 CLBLL_R_X45Y31/CLBLL_L_BQ CLBLM_R_X43Y31/CLBLM_IMUX24 CLBLM_R_X43Y31/CLBLM_M_B5 CLBLM_R_X43Y31/CLBLM_SW2A0 INT_L_X44Y31/SW2A0 INT_L_X44Y32/NW2END1 INT_L_X44Y32/SW2BEG0 INT_R_X43Y31/IMUX24 INT_R_X43Y31/SW2END0 INT_R_X45Y31/LOGIC_OUTS1 INT_R_X45Y31/NW2BEG1 INT_R_X45Y32/NW2A1 
pips: CLBLL_R_X45Y31/CLBLL_R.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLM_R_X43Y31/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 INT_L_X44Y32/INT_L.NW2END1->>SW2BEG0 INT_R_X43Y31/INT_R.SW2END0->>IMUX24 INT_R_X45Y31/INT_R.LOGIC_OUTS1->>NW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

gen_ata_sigs.DDo[14]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

writeDfw[14] - 
wires: CLBLL_L_X40Y31/CLBLL_IMUX0 CLBLL_L_X40Y31/CLBLL_L_A3 CLBLM_R_X41Y30/CLBLM_LOGIC_OUTS4 CLBLM_R_X41Y30/CLBLM_M_AQ INT_L_X40Y30/NW2END_S0_0 INT_L_X40Y31/IMUX_L0 INT_L_X40Y31/NW2END0 INT_R_X41Y30/LOGIC_OUTS4 INT_R_X41Y30/NW2BEG0 INT_R_X41Y31/NW2A0 
pips: CLBLL_L_X40Y31/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLM_R_X41Y30/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X40Y31/INT_L.NW2END0->>IMUX_L0 INT_R_X41Y30/INT_R.LOGIC_OUTS4->>NW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pong_d[14] - 
wires: CLBLL_L_X40Y31/CLBLL_IMUX9 CLBLL_L_X40Y31/CLBLL_L_A5 CLBLL_L_X42Y32/CLBLL_SW2A3 CLBLL_L_X42Y33/CLBLL_LL_DQ CLBLL_L_X42Y33/CLBLL_LOGIC_OUTS7 CLBLM_R_X41Y32/CLBLM_SW2A3 INT_L_X40Y31/IMUX_L9 INT_L_X40Y31/SR1BEG_S0 INT_L_X40Y31/SW2END3 INT_L_X40Y32/SW2END_N0_3 INT_L_X42Y32/SW2A3 INT_L_X42Y33/LOGIC_OUTS_L7 INT_L_X42Y33/SW2BEG3 INT_R_X41Y31/SW2A3 INT_R_X41Y32/SW2BEG3 INT_R_X41Y32/SW2END3 INT_R_X41Y33/SW2END_N0_3 
pips: CLBLL_L_X40Y31/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_L_X42Y33/CLBLL_L.CLBLL_LL_DQ->CLBLL_LOGIC_OUTS7 INT_L_X40Y31/INT_L.SR1BEG_S0->>IMUX_L9 INT_L_X40Y31/INT_L.SW2END3->>SR1BEG_S0 INT_L_X42Y33/INT_L.LOGIC_OUTS_L7->>SW2BEG3 INT_R_X41Y32/INT_R.SW2END3->>SW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ping_d[14] - 
wires: CLBLL_L_X40Y31/CLBLL_IMUX5 CLBLL_L_X40Y31/CLBLL_L_A6 CLBLM_R_X41Y33/CLBLM_LOGIC_OUTS1 CLBLM_R_X41Y33/CLBLM_L_BQ INT_L_X40Y31/IMUX_L5 INT_L_X40Y31/SW2END2 INT_R_X41Y31/SW2A2 INT_R_X41Y32/SR1END2 INT_R_X41Y32/SW2BEG2 INT_R_X41Y33/LOGIC_OUTS1 INT_R_X41Y33/SR1BEG2 
pips: CLBLL_L_X40Y31/CLBLL_L.CLBLL_IMUX5->CLBLL_L_A6 CLBLM_R_X41Y33/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X40Y31/INT_L.SW2END2->>IMUX_L5 INT_R_X41Y32/INT_R.SR1END2->>SW2BEG2 INT_R_X41Y33/INT_R.LOGIC_OUTS1->>SR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

gen_ata_sigs.DDo[15]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

writeDfw[15] - 
wires: CLBLL_L_X40Y31/CLBLL_IMUX25 CLBLL_L_X40Y31/CLBLL_L_B5 CLBLM_R_X41Y30/CLBLM_LOGIC_OUTS5 CLBLM_R_X41Y30/CLBLM_M_BQ INT_L_X40Y31/IMUX_L25 INT_L_X40Y31/NW2END1 INT_R_X41Y30/LOGIC_OUTS5 INT_R_X41Y30/NW2BEG1 INT_R_X41Y31/NW2A1 
pips: CLBLL_L_X40Y31/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 CLBLM_R_X41Y30/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X40Y31/INT_L.NW2END1->>IMUX_L25 INT_R_X41Y30/INT_R.LOGIC_OUTS5->>NW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pong_d[15] - 
wires: CLBLL_L_X40Y31/CLBLL_IMUX13 CLBLL_L_X40Y31/CLBLL_L_B6 CLBLL_L_X42Y33/CLBLL_LL_AMUX CLBLL_L_X42Y33/CLBLL_LOGIC_OUTS20 CLBLL_L_X42Y33/CLBLL_WW2A2 CLBLM_R_X41Y33/CLBLM_WW2A2 INT_L_X40Y31/IMUX_L13 INT_L_X40Y31/SS2END2 INT_L_X40Y32/SS2A2 INT_L_X40Y33/SS2BEG2 INT_L_X40Y33/WW2END2 INT_L_X42Y33/LOGIC_OUTS_L20 INT_L_X42Y33/WW2BEG2 INT_R_X41Y33/WW2A2 
pips: CLBLL_L_X40Y31/CLBLL_L.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_L_X42Y33/CLBLL_L.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 INT_L_X40Y31/INT_L.SS2END2->>IMUX_L13 INT_L_X40Y33/INT_L.WW2END2->>SS2BEG2 INT_L_X42Y33/INT_L.LOGIC_OUTS_L20->>WW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ping_d[15] - 
wires: CLBLL_L_X40Y31/CLBLL_IMUX26 CLBLL_L_X40Y31/CLBLL_L_B4 CLBLM_R_X41Y33/CLBLM_LOGIC_OUTS2 CLBLM_R_X41Y33/CLBLM_L_CQ INT_L_X40Y31/IMUX_L26 INT_L_X40Y31/SE2A2 INT_L_X40Y31/WL1END1 INT_L_X40Y32/SE2BEG2 INT_L_X40Y32/SW2END2 INT_R_X41Y31/SE2END2 INT_R_X41Y31/WL1BEG1 INT_R_X41Y32/SW2A2 INT_R_X41Y33/LOGIC_OUTS2 INT_R_X41Y33/SW2BEG2 
pips: CLBLL_L_X40Y31/CLBLL_L.CLBLL_IMUX26->CLBLL_L_B4 CLBLM_R_X41Y33/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_L_X40Y31/INT_L.WL1END1->>IMUX_L26 INT_L_X40Y32/INT_L.SW2END2->>SE2BEG2 INT_R_X41Y31/INT_R.SE2END2->>WL1BEG1 INT_R_X41Y33/INT_R.LOGIC_OUTS2->>SW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

gen_ata_sigs.DDo[1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

writeDfw[1] - 
wires: CLBLL_L_X40Y31/CLBLL_IMUX23 CLBLL_L_X40Y31/CLBLL_L_C3 CLBLM_R_X41Y31/CLBLM_LOGIC_OUTS2 CLBLM_R_X41Y31/CLBLM_L_CQ INT_L_X40Y31/IMUX_L23 INT_L_X40Y31/WR1END3 INT_R_X41Y31/LOGIC_OUTS2 INT_R_X41Y31/WR1BEG3 
pips: CLBLL_L_X40Y31/CLBLL_L.CLBLL_IMUX23->CLBLL_L_C3 CLBLM_R_X41Y31/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_L_X40Y31/INT_L.WR1END3->>IMUX_L23 INT_R_X41Y31/INT_R.LOGIC_OUTS2->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pong_d[1] - 
wires: CLBLL_L_X40Y31/CLBLL_IMUX33 CLBLL_L_X40Y31/CLBLL_L_C1 CLBLL_L_X42Y32/CLBLL_LOGIC_OUTS1 CLBLL_L_X42Y32/CLBLL_L_BQ CLBLL_L_X42Y32/CLBLL_WL1END0 CLBLM_R_X41Y32/CLBLM_WL1END0 INT_L_X40Y31/IMUX_L33 INT_L_X40Y31/SW2END0 INT_L_X42Y32/LOGIC_OUTS_L1 INT_L_X42Y32/WL1BEG0 INT_R_X41Y31/SW2A0 INT_R_X41Y32/SW2BEG0 INT_R_X41Y32/WL1END0 
pips: CLBLL_L_X40Y31/CLBLL_L.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_L_X42Y32/CLBLL_L.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 INT_L_X40Y31/INT_L.SW2END0->>IMUX_L33 INT_L_X42Y32/INT_L.LOGIC_OUTS_L1->>WL1BEG0 INT_R_X41Y32/INT_R.WL1END0->>SW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ping_d[1] - 
wires: CLBLL_L_X40Y31/CLBLL_IMUX21 CLBLL_L_X40Y31/CLBLL_L_C4 CLBLL_L_X40Y31/CLBLL_SE2A2 CLBLL_L_X40Y32/CLBLL_SW2A2 CLBLM_R_X39Y31/CLBLM_SE2A2 CLBLM_R_X39Y32/CLBLM_SW2A2 CLBLM_R_X41Y33/CLBLM_LOGIC_OUTS3 CLBLM_R_X41Y33/CLBLM_L_DQ INT_L_X40Y31/IMUX_L21 INT_L_X40Y31/SE2END2 INT_L_X40Y32/SW2A2 INT_L_X40Y33/SW2BEG2 INT_L_X40Y33/WL1END2 INT_R_X39Y31/SE2A2 INT_R_X39Y32/SE2BEG2 INT_R_X39Y32/SW2END2 INT_R_X41Y33/LOGIC_OUTS3 INT_R_X41Y33/WL1BEG2 VBRK_X99Y33/VBRK_SE2A2 VBRK_X99Y34/VBRK_SW2A2 
pips: CLBLL_L_X40Y31/CLBLL_L.CLBLL_IMUX21->CLBLL_L_C4 CLBLM_R_X41Y33/CLBLM_R.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 INT_L_X40Y31/INT_L.SE2END2->>IMUX_L21 INT_L_X40Y33/INT_L.WL1END2->>SW2BEG2 INT_R_X39Y32/INT_R.SW2END2->>SE2BEG2 INT_R_X41Y33/INT_R.LOGIC_OUTS3->>WL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

gen_ata_sigs.DDo[2]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

writeDfw[2] - 
wires: CLBLL_L_X42Y32/CLBLL_IMUX8 CLBLL_L_X42Y32/CLBLL_LL_A5 CLBLL_L_X42Y33/CLBLL_NE2A0 CLBLM_R_X41Y32/CLBLM_LOGIC_OUTS0 CLBLM_R_X41Y32/CLBLM_L_AQ CLBLM_R_X41Y33/CLBLM_NE2A0 INT_L_X42Y32/IMUX_L8 INT_L_X42Y32/NE2END_S3_0 INT_L_X42Y32/SL1END0 INT_L_X42Y33/NE2END0 INT_L_X42Y33/SL1BEG0 INT_R_X41Y32/LOGIC_OUTS0 INT_R_X41Y32/NE2BEG0 INT_R_X41Y33/NE2A0 
pips: CLBLL_L_X42Y32/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLM_R_X41Y32/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X42Y32/INT_L.SL1END0->>IMUX_L8 INT_L_X42Y33/INT_L.NE2END0->>SL1BEG0 INT_R_X41Y32/INT_R.LOGIC_OUTS0->>NE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pong_d[2] - 
wires: CLBLL_L_X42Y32/CLBLL_IMUX4 CLBLL_L_X42Y32/CLBLL_LL_A6 CLBLL_L_X42Y32/CLBLL_LOGIC_OUTS2 CLBLL_L_X42Y32/CLBLL_L_CQ INT_L_X42Y32/IMUX_L4 INT_L_X42Y32/LOGIC_OUTS_L2 
pips: CLBLL_L_X42Y32/CLBLL_L.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_L_X42Y32/CLBLL_L.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 INT_L_X42Y32/INT_L.LOGIC_OUTS_L2->>IMUX_L4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ping_d[2] - 
wires: CLBLL_L_X42Y32/CLBLL_IMUX2 CLBLL_L_X42Y32/CLBLL_LL_A2 CLBLL_L_X42Y32/CLBLL_SE2A2 CLBLM_R_X41Y32/CLBLM_SE2A2 CLBLM_R_X41Y33/CLBLM_LOGIC_OUTS16 CLBLM_R_X41Y33/CLBLM_L_AMUX INT_L_X42Y32/FAN_ALT7 INT_L_X42Y32/FAN_BOUNCE7 INT_L_X42Y32/IMUX_L2 INT_L_X42Y32/SE2END2 INT_R_X41Y32/SE2A2 INT_R_X41Y33/LOGIC_OUTS16 INT_R_X41Y33/SE2BEG2 
pips: CLBLL_L_X42Y32/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 CLBLM_R_X41Y33/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X42Y32/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X42Y32/INT_L.FAN_BOUNCE7->>IMUX_L2 INT_L_X42Y32/INT_L.SE2END2->>FAN_ALT7 INT_R_X41Y33/INT_R.LOGIC_OUTS16->>SE2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

gen_ata_sigs.DDo[3]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

writeDfw[3] - 
wires: CLBLL_L_X42Y32/CLBLL_EL1BEG0 CLBLL_L_X42Y32/CLBLL_IMUX24 CLBLL_L_X42Y32/CLBLL_LL_B5 CLBLM_R_X41Y32/CLBLM_EL1BEG0 CLBLM_R_X41Y32/CLBLM_LOGIC_OUTS1 CLBLM_R_X41Y32/CLBLM_L_BQ INT_L_X42Y31/EL1END_S3_0 INT_L_X42Y32/EL1END0 INT_L_X42Y32/IMUX_L24 INT_R_X41Y32/EL1BEG0 INT_R_X41Y32/LOGIC_OUTS1 
pips: CLBLL_L_X42Y32/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLM_R_X41Y32/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X42Y32/INT_L.EL1END0->>IMUX_L24 INT_R_X41Y32/INT_R.LOGIC_OUTS1->>EL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pong_d[3] - 
wires: CLBLL_L_X42Y32/CLBLL_IMUX15 CLBLL_L_X42Y32/CLBLL_LL_B1 CLBLL_L_X42Y33/CLBLL_LL_BMUX CLBLL_L_X42Y33/CLBLL_LOGIC_OUTS21 INT_L_X42Y32/IMUX_L15 INT_L_X42Y32/SL1END3 INT_L_X42Y33/LOGIC_OUTS_L21 INT_L_X42Y33/SL1BEG3 
pips: CLBLL_L_X42Y32/CLBLL_L.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_L_X42Y33/CLBLL_L.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 INT_L_X42Y32/INT_L.SL1END3->>IMUX_L15 INT_L_X42Y33/INT_L.LOGIC_OUTS_L21->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ping_d[3] - 
wires: CLBLL_L_X42Y32/CLBLL_IMUX12 CLBLL_L_X42Y32/CLBLL_LL_B6 CLBLL_L_X42Y33/CLBLL_EL1BEG2 CLBLM_R_X41Y33/CLBLM_EL1BEG2 CLBLM_R_X41Y33/CLBLM_LOGIC_OUTS17 CLBLM_R_X41Y33/CLBLM_L_BMUX INT_L_X42Y32/IMUX_L12 INT_L_X42Y32/SE2A2 INT_L_X42Y32/WL1END1 INT_L_X42Y33/EL1END2 INT_L_X42Y33/SE2BEG2 INT_R_X41Y33/EL1BEG2 INT_R_X41Y33/LOGIC_OUTS17 INT_R_X43Y32/SE2END2 INT_R_X43Y32/WL1BEG1 
pips: CLBLL_L_X42Y32/CLBLL_L.CLBLL_IMUX12->CLBLL_LL_B6 CLBLM_R_X41Y33/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X42Y32/INT_L.WL1END1->>IMUX_L12 INT_L_X42Y33/INT_L.EL1END2->>SE2BEG2 INT_R_X41Y33/INT_R.LOGIC_OUTS17->>EL1BEG2 INT_R_X43Y32/INT_R.SE2END2->>WL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

gen_ata_sigs.DDo[4]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

writeDfw[4] - 
wires: CLBLL_L_X42Y30/CLBLL_LL_CQ CLBLL_L_X42Y30/CLBLL_LOGIC_OUTS6 CLBLM_R_X43Y31/CLBLM_IMUX28 CLBLM_R_X43Y31/CLBLM_M_C4 INT_L_X42Y30/LOGIC_OUTS_L6 INT_L_X42Y30/NE2BEG2 INT_L_X42Y31/NE2A2 INT_R_X43Y31/IMUX28 INT_R_X43Y31/NE2END2 
pips: CLBLL_L_X42Y30/CLBLL_L.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 CLBLM_R_X43Y31/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 INT_L_X42Y30/INT_L.LOGIC_OUTS_L6->>NE2BEG2 INT_R_X43Y31/INT_R.NE2END2->>IMUX28 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

gen_ata_sigs.DDo[5]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

writeDfw[5] - 
wires: CLBLL_L_X42Y32/CLBLL_ER1BEG3 CLBLL_L_X42Y32/CLBLL_IMUX31 CLBLL_L_X42Y32/CLBLL_LL_C5 CLBLM_R_X41Y32/CLBLM_ER1BEG3 CLBLM_R_X41Y32/CLBLM_LOGIC_OUTS2 CLBLM_R_X41Y32/CLBLM_L_CQ INT_L_X42Y32/ER1END3 INT_L_X42Y32/IMUX_L31 INT_L_X42Y33/ER1END_N3_3 INT_R_X41Y32/ER1BEG3 INT_R_X41Y32/LOGIC_OUTS2 
pips: CLBLL_L_X42Y32/CLBLL_L.CLBLL_IMUX31->CLBLL_LL_C5 CLBLM_R_X41Y32/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_L_X42Y32/INT_L.ER1END3->>IMUX_L31 INT_R_X41Y32/INT_R.LOGIC_OUTS2->>ER1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pong_d[5] - 
wires: CLBLL_L_X42Y32/CLBLL_IMUX22 CLBLL_L_X42Y32/CLBLL_LL_C3 CLBLL_L_X42Y32/CLBLL_LOGIC_OUTS17 CLBLL_L_X42Y32/CLBLL_L_BMUX INT_L_X42Y32/IMUX_L22 INT_L_X42Y32/LOGIC_OUTS_L17 
pips: CLBLL_L_X42Y32/CLBLL_L.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_L_X42Y32/CLBLL_L.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 INT_L_X42Y32/INT_L.LOGIC_OUTS_L17->>IMUX_L22 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ping_d[5] - 
wires: CLBLL_L_X42Y31/CLBLL_LOGIC_OUTS17 CLBLL_L_X42Y31/CLBLL_L_BMUX CLBLL_L_X42Y32/CLBLL_IMUX28 CLBLL_L_X42Y32/CLBLL_LL_C4 INT_L_X42Y31/LOGIC_OUTS_L17 INT_L_X42Y31/NL1BEG2 INT_L_X42Y32/IMUX_L28 INT_L_X42Y32/NL1END2 
pips: CLBLL_L_X42Y31/CLBLL_L.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 CLBLL_L_X42Y32/CLBLL_L.CLBLL_IMUX28->CLBLL_LL_C4 INT_L_X42Y31/INT_L.LOGIC_OUTS_L17->>NL1BEG2 INT_L_X42Y32/INT_L.NL1END2->>IMUX_L28 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

gen_ata_sigs.DDo[6]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

writeDfw[6] - 
wires: CLBLL_L_X42Y30/CLBLL_EE2BEG2 CLBLM_R_X41Y30/CLBLM_EE2BEG2 CLBLM_R_X41Y30/CLBLM_LOGIC_OUTS6 CLBLM_R_X41Y30/CLBLM_M_CQ CLBLM_R_X43Y32/CLBLM_IMUX13 CLBLM_R_X43Y32/CLBLM_L_B6 INT_L_X42Y30/EE2A2 INT_R_X41Y30/EE2BEG2 INT_R_X41Y30/LOGIC_OUTS6 INT_R_X43Y30/EE2END2 INT_R_X43Y30/NN2BEG2 INT_R_X43Y31/NN2A2 INT_R_X43Y32/IMUX13 INT_R_X43Y32/NN2END2 
pips: CLBLM_R_X41Y30/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 CLBLM_R_X43Y32/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 INT_R_X41Y30/INT_R.LOGIC_OUTS6->>EE2BEG2 INT_R_X43Y30/INT_R.EE2END2->>NN2BEG2 INT_R_X43Y32/INT_R.NN2END2->>IMUX13 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pong_d[6] - 
wires: BRAM_INT_INTERFACE_L_X44Y32/INT_INTERFACE_SW2A0 BRAM_L_X44Y30/BRAM_SW2A0_2 CLBLL_R_X45Y32/CLBLL_LL_BQ CLBLL_R_X45Y32/CLBLL_LOGIC_OUTS5 CLBLM_R_X43Y32/CLBLM_IMUX25 CLBLM_R_X43Y32/CLBLM_L_B5 CLBLM_R_X43Y32/CLBLM_SW2A0 INT_L_X44Y32/SW2A0 INT_L_X44Y33/NW2END1 INT_L_X44Y33/SW2BEG0 INT_R_X43Y32/IMUX25 INT_R_X43Y32/SW2END0 INT_R_X45Y32/LOGIC_OUTS5 INT_R_X45Y32/NW2BEG1 INT_R_X45Y33/NW2A1 
pips: CLBLL_R_X45Y32/CLBLL_R.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLM_R_X43Y32/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 INT_L_X44Y33/INT_L.NW2END1->>SW2BEG0 INT_R_X43Y32/INT_R.SW2END0->>IMUX25 INT_R_X45Y32/INT_R.LOGIC_OUTS5->>NW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ping_d[6] - 
wires: BRAM_INT_INTERFACE_L_X44Y32/INT_INTERFACE_WW2END1 BRAM_L_X44Y30/BRAM_WW2END1_2 CLBLL_R_X45Y32/CLBLL_LOGIC_OUTS1 CLBLL_R_X45Y32/CLBLL_L_BQ CLBLM_R_X43Y32/CLBLM_IMUX19 CLBLM_R_X43Y32/CLBLM_L_B2 CLBLM_R_X43Y32/CLBLM_WW2END1 INT_L_X44Y32/WW2A1 INT_R_X43Y32/IMUX19 INT_R_X43Y32/WW2END1 INT_R_X45Y32/LOGIC_OUTS1 INT_R_X45Y32/WW2BEG1 
pips: CLBLL_R_X45Y32/CLBLL_R.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLM_R_X43Y32/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 INT_R_X43Y32/INT_R.WW2END1->>IMUX19 INT_R_X45Y32/INT_R.LOGIC_OUTS1->>WW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

gen_ata_sigs.DDo[7]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

writeDfw[7] - 
wires: CLBLL_L_X40Y31/CLBLL_IMUX46 CLBLL_L_X40Y31/CLBLL_L_D5 CLBLM_R_X41Y30/CLBLM_LOGIC_OUTS7 CLBLM_R_X41Y30/CLBLM_M_DQ INT_L_X40Y31/IMUX_L46 INT_L_X40Y31/NW2END3 INT_R_X41Y30/LOGIC_OUTS7 INT_R_X41Y30/NW2BEG3 INT_R_X41Y31/NW2A3 
pips: CLBLL_L_X40Y31/CLBLL_L.CLBLL_IMUX46->CLBLL_L_D5 CLBLM_R_X41Y30/CLBLM_R.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 INT_L_X40Y31/INT_L.NW2END3->>IMUX_L46 INT_R_X41Y30/INT_R.LOGIC_OUTS7->>NW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pong_d[7] - 
wires: CLBLL_L_X40Y31/CLBLL_IMUX37 CLBLL_L_X40Y31/CLBLL_L_D4 CLBLL_L_X42Y31/CLBLL_WL1END3 CLBLL_L_X42Y32/CLBLL_LOGIC_OUTS18 CLBLL_L_X42Y32/CLBLL_L_CMUX CLBLM_R_X41Y31/CLBLM_WL1END3 INT_L_X40Y31/IMUX_L37 INT_L_X40Y31/WL1END2 INT_L_X42Y31/WL1BEG3 INT_L_X42Y32/LOGIC_OUTS_L18 INT_L_X42Y32/WL1BEG_N3 INT_R_X41Y31/WL1BEG2 INT_R_X41Y31/WL1END3 INT_R_X41Y32/WL1END_N1_3 
pips: CLBLL_L_X40Y31/CLBLL_L.CLBLL_IMUX37->CLBLL_L_D4 CLBLL_L_X42Y32/CLBLL_L.CLBLL_L_CMUX->CLBLL_LOGIC_OUTS18 INT_L_X40Y31/INT_L.WL1END2->>IMUX_L37 INT_L_X42Y32/INT_L.LOGIC_OUTS_L18->>WL1BEG_N3 INT_R_X41Y31/INT_R.WL1END3->>WL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ping_d[7] - 
wires: CLBLL_L_X40Y31/CLBLL_IMUX39 CLBLL_L_X40Y31/CLBLL_L_D3 CLBLM_R_X41Y33/CLBLM_LOGIC_OUTS18 CLBLM_R_X41Y33/CLBLM_L_CMUX INT_L_X40Y31/IMUX_L39 INT_L_X40Y31/WL1END3 INT_L_X40Y32/WL1END_N1_3 INT_R_X41Y31/WL1BEG3 INT_R_X41Y32/SL1END0 INT_R_X41Y32/WL1BEG_N3 INT_R_X41Y33/LOGIC_OUTS18 INT_R_X41Y33/SL1BEG0 
pips: CLBLL_L_X40Y31/CLBLL_L.CLBLL_IMUX39->CLBLL_L_D3 CLBLM_R_X41Y33/CLBLM_R.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_L_X40Y31/INT_L.WL1END3->>IMUX_L39 INT_R_X41Y32/INT_R.SL1END0->>WL1BEG_N3 INT_R_X41Y33/INT_R.LOGIC_OUTS18->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

gen_ata_sigs.DDo[8]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

writeDfw[8] - 
wires: CLBLL_L_X42Y31/CLBLL_EE2BEG3 CLBLM_R_X41Y31/CLBLM_EE2BEG3 CLBLM_R_X41Y31/CLBLM_LOGIC_OUTS3 CLBLM_R_X41Y31/CLBLM_L_DQ CLBLM_R_X43Y31/CLBLM_IMUX38 CLBLM_R_X43Y31/CLBLM_M_D3 INT_L_X42Y31/EE2A3 INT_R_X41Y31/EE2BEG3 INT_R_X41Y31/LOGIC_OUTS3 INT_R_X43Y31/EE2END3 INT_R_X43Y31/IMUX38 
pips: CLBLM_R_X41Y31/CLBLM_R.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 CLBLM_R_X43Y31/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 INT_R_X41Y31/INT_R.LOGIC_OUTS3->>EE2BEG3 INT_R_X43Y31/INT_R.EE2END3->>IMUX38 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pong_d[8] - 
wires: CLBLL_L_X42Y32/CLBLL_LOGIC_OUTS19 CLBLL_L_X42Y32/CLBLL_L_DMUX CLBLM_R_X43Y31/CLBLM_IMUX47 CLBLM_R_X43Y31/CLBLM_M_D5 INT_L_X42Y32/EL1BEG0 INT_L_X42Y32/LOGIC_OUTS_L19 INT_R_X43Y31/EL1END_S3_0 INT_R_X43Y31/IMUX47 INT_R_X43Y32/EL1END0 
pips: CLBLL_L_X42Y32/CLBLL_L.CLBLL_L_DMUX->CLBLL_LOGIC_OUTS19 CLBLM_R_X43Y31/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 INT_L_X42Y32/INT_L.LOGIC_OUTS_L19->>EL1BEG0 INT_R_X43Y31/INT_R.EL1END_S3_0->>IMUX47 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ping_d[8] - 
wires: CLBLL_L_X42Y31/CLBLL_LOGIC_OUTS18 CLBLL_L_X42Y31/CLBLL_L_CMUX CLBLM_R_X43Y31/CLBLM_IMUX43 CLBLM_R_X43Y31/CLBLM_M_D6 INT_L_X42Y31/ER1BEG1 INT_L_X42Y31/LOGIC_OUTS_L18 INT_R_X43Y31/ER1END1 INT_R_X43Y31/IMUX43 
pips: CLBLL_L_X42Y31/CLBLL_L.CLBLL_L_CMUX->CLBLL_LOGIC_OUTS18 CLBLM_R_X43Y31/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 INT_L_X42Y31/INT_L.LOGIC_OUTS_L18->>ER1BEG1 INT_R_X43Y31/INT_R.ER1END1->>IMUX43 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

gen_ata_sigs.DDo[9]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

writeDfw[9] - 
wires: CLBLL_L_X42Y30/CLBLL_LL_DQ CLBLL_L_X42Y30/CLBLL_LOGIC_OUTS7 CLBLM_R_X43Y31/CLBLM_IMUX23 CLBLM_R_X43Y31/CLBLM_L_C3 INT_L_X42Y30/LOGIC_OUTS_L7 INT_L_X42Y30/NE2BEG3 INT_L_X42Y31/NE2A3 INT_R_X43Y31/IMUX23 INT_R_X43Y31/NE2END3 
pips: CLBLL_L_X42Y30/CLBLL_L.CLBLL_LL_DQ->CLBLL_LOGIC_OUTS7 CLBLM_R_X43Y31/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 INT_L_X42Y30/INT_L.LOGIC_OUTS_L7->>NE2BEG3 INT_R_X43Y31/INT_R.NE2END3->>IMUX23 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pong_d[9] - 
wires: BRAM_INT_INTERFACE_L_X44Y31/INT_INTERFACE_SW2A1 BRAM_L_X44Y30/BRAM_SW2A1_1 CLBLL_R_X45Y31/CLBLL_LL_AMUX CLBLL_R_X45Y31/CLBLL_LOGIC_OUTS20 CLBLM_R_X43Y31/CLBLM_IMUX34 CLBLM_R_X43Y31/CLBLM_L_C6 CLBLM_R_X43Y31/CLBLM_SW2A1 INT_L_X44Y31/SW2A1 INT_L_X44Y32/NW2END2 INT_L_X44Y32/SW2BEG1 INT_R_X43Y31/IMUX34 INT_R_X43Y31/SW2END1 INT_R_X45Y31/LOGIC_OUTS20 INT_R_X45Y31/NW2BEG2 INT_R_X45Y32/NW2A2 
pips: CLBLL_R_X45Y31/CLBLL_R.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLM_R_X43Y31/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 INT_L_X44Y32/INT_L.NW2END2->>SW2BEG1 INT_R_X43Y31/INT_R.SW2END1->>IMUX34 INT_R_X45Y31/INT_R.LOGIC_OUTS20->>NW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ping_d[9] - 
wires: BRAM_INT_INTERFACE_L_X44Y31/INT_INTERFACE_WW2END2 BRAM_L_X44Y30/BRAM_WW2END2_1 CLBLL_R_X45Y31/CLBLL_LOGIC_OUTS2 CLBLL_R_X45Y31/CLBLL_L_CQ CLBLM_R_X43Y31/CLBLM_IMUX21 CLBLM_R_X43Y31/CLBLM_L_C4 CLBLM_R_X43Y31/CLBLM_WW2END2 INT_L_X44Y31/WW2A2 INT_R_X43Y31/IMUX21 INT_R_X43Y31/WW2END2 INT_R_X45Y31/LOGIC_OUTS2 INT_R_X45Y31/WW2BEG2 
pips: CLBLL_R_X45Y31/CLBLL_R.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 CLBLM_R_X43Y31/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 INT_R_X43Y31/INT_R.WW2END2->>IMUX21 INT_R_X45Y31/INT_R.LOGIC_OUTS2->>WW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

gen_ata_sigs.DDoe_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

DMAtip - 
wires: CLBLL_L_X40Y30/CLBLL_IMUX14 CLBLL_L_X40Y30/CLBLL_L_B1 CLBLL_L_X40Y32/CLBLL_ER1BEG2 CLBLL_L_X40Y33/CLBLL_WW2END3 CLBLL_L_X42Y34/CLBLL_EE2BEG3 CLBLM_R_X39Y32/CLBLM_ER1BEG2 CLBLM_R_X39Y32/CLBLM_IMUX33 CLBLM_R_X39Y32/CLBLM_L_C1 CLBLM_R_X39Y33/CLBLM_IMUX34 CLBLM_R_X39Y33/CLBLM_L_C6 CLBLM_R_X39Y33/CLBLM_WW2END3 CLBLM_R_X41Y33/CLBLM_IMUX38 CLBLM_R_X41Y33/CLBLM_LOGIC_OUTS7 CLBLM_R_X41Y33/CLBLM_M_D3 CLBLM_R_X41Y33/CLBLM_M_DQ CLBLM_R_X41Y34/CLBLM_EE2BEG3 CLBLM_R_X43Y34/CLBLM_IMUX22 CLBLM_R_X43Y34/CLBLM_IMUX38 CLBLM_R_X43Y34/CLBLM_M_C3 CLBLM_R_X43Y34/CLBLM_M_D3 INT_L_X40Y30/IMUX_L14 INT_L_X40Y30/SS2END2 INT_L_X40Y31/SS2A2 INT_L_X40Y32/ER1END2 INT_L_X40Y32/SS2BEG2 INT_L_X40Y33/WW2A3 INT_L_X42Y34/EE2A3 INT_R_X39Y32/ER1BEG2 INT_R_X39Y32/IMUX33 INT_R_X39Y32/SL1END0 INT_R_X39Y32/SR1END1 INT_R_X39Y33/IMUX34 INT_R_X39Y33/SL1BEG0 INT_R_X39Y33/SR1BEG1 INT_R_X39Y33/SR1BEG_S0 INT_R_X39Y33/WW2END3 INT_R_X39Y34/WW2END_N0_3 INT_R_X41Y33/IMUX38 INT_R_X41Y33/LOGIC_OUTS7 INT_R_X41Y33/NR1BEG3 INT_R_X41Y33/WW2BEG3 INT_R_X41Y34/EE2BEG3 INT_R_X41Y34/NR1END3 INT_R_X43Y34/EE2END3 INT_R_X43Y34/IMUX22 INT_R_X43Y34/IMUX38 VBRK_X99Y34/VBRK_ER1BEG2 VBRK_X99Y35/VBRK_WW2END3 
pips: CLBLL_L_X40Y30/CLBLL_L.CLBLL_IMUX14->CLBLL_L_B1 CLBLM_R_X39Y32/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X39Y33/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X41Y33/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X41Y33/CLBLM_R.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 CLBLM_R_X43Y34/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X43Y34/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 INT_L_X40Y30/INT_L.SS2END2->>IMUX_L14 INT_L_X40Y32/INT_L.ER1END2->>SS2BEG2 INT_R_X39Y32/INT_R.SL1END0->>IMUX33 INT_R_X39Y32/INT_R.SR1END1->>ER1BEG2 INT_R_X39Y33/INT_R.SR1BEG_S0->>IMUX34 INT_R_X39Y33/INT_R.SR1BEG_S0->>SL1BEG0 INT_R_X39Y33/INT_R.SR1BEG_S0->>SR1BEG1 INT_R_X39Y33/INT_R.WW2END3->>SR1BEG_S0 INT_R_X41Y33/INT_R.LOGIC_OUTS7->>IMUX38 INT_R_X41Y33/INT_R.LOGIC_OUTS7->>NR1BEG3 INT_R_X41Y33/INT_R.LOGIC_OUTS7->>WW2BEG3 INT_R_X41Y34/INT_R.NR1END3->>EE2BEG3 INT_R_X43Y34/INT_R.EE2END3->>IMUX22 INT_R_X43Y34/INT_R.EE2END3->>IMUX38 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

u1/PIOoe - 
wires: CLBLL_L_X40Y33/CLBLL_WW2END2 CLBLM_R_X39Y33/CLBLM_IMUX30 CLBLM_R_X39Y33/CLBLM_L_C5 CLBLM_R_X39Y33/CLBLM_WW2END2 CLBLM_R_X41Y33/CLBLM_IMUX29 CLBLM_R_X41Y33/CLBLM_LOGIC_OUTS6 CLBLM_R_X41Y33/CLBLM_M_C2 CLBLM_R_X41Y33/CLBLM_M_CQ INT_L_X40Y33/WW2A2 INT_R_X39Y33/IMUX30 INT_R_X39Y33/WW2END2 INT_R_X41Y33/IMUX29 INT_R_X41Y33/LOGIC_OUTS6 INT_R_X41Y33/WW2BEG2 VBRK_X99Y35/VBRK_WW2END2 
pips: CLBLM_R_X39Y33/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X41Y33/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y33/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_R_X39Y33/INT_R.WW2END2->>IMUX30 INT_R_X41Y33/INT_R.LOGIC_OUTS6->>IMUX29 INT_R_X41Y33/INT_R.LOGIC_OUTS6->>WW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

gen_ata_sigs.DIORn_i_1_n_0 - 
wires: CLBLL_L_X40Y33/CLBLL_LL_CMUX CLBLL_L_X40Y33/CLBLL_LOGIC_OUTS22 CLBLL_L_X40Y34/CLBLL_NW2A0 CLBLM_R_X39Y33/CLBLM_BYP0 CLBLM_R_X39Y33/CLBLM_L_AX CLBLM_R_X39Y34/CLBLM_NW2A0 INT_L_X38Y32/ER1BEG_S0 INT_L_X38Y32/SW2END3 INT_L_X38Y33/ER1BEG0 INT_L_X38Y33/SW2END_N0_3 INT_L_X40Y33/LOGIC_OUTS_L22 INT_L_X40Y33/NW2BEG0 INT_L_X40Y34/NW2A0 INT_R_X39Y32/SW2A3 INT_R_X39Y33/BYP0 INT_R_X39Y33/BYP_ALT0 INT_R_X39Y33/ER1END0 INT_R_X39Y33/NW2END_S0_0 INT_R_X39Y33/SW2BEG3 INT_R_X39Y34/NW2END0 VBRK_X99Y36/VBRK_NW2A0 
pips: CLBLL_L_X40Y33/CLBLL_L.CLBLL_LL_CMUX->CLBLL_LOGIC_OUTS22 CLBLM_R_X39Y33/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX INT_L_X38Y32/INT_L.SW2END3->>ER1BEG_S0 INT_L_X40Y33/INT_L.LOGIC_OUTS_L22->>NW2BEG0 INT_R_X39Y33/INT_R.BYP_ALT0->>BYP0 INT_R_X39Y33/INT_R.ER1END0->>BYP_ALT0 INT_R_X39Y33/INT_R.NW2END_S0_0->>SW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

gen_ata_sigs.DIOWn_i_1_n_0 - 
wires: CLBLM_R_X39Y33/CLBLM_BYP5 CLBLM_R_X39Y33/CLBLM_LOGIC_OUTS8 CLBLM_R_X39Y33/CLBLM_L_A CLBLM_R_X39Y33/CLBLM_L_BX INT_R_X39Y33/BYP5 INT_R_X39Y33/BYP_ALT5 INT_R_X39Y33/FAN_ALT5 INT_R_X39Y33/FAN_BOUNCE5 INT_R_X39Y33/LOGIC_OUTS8 INT_R_X39Y33/NL1BEG_N3 
pips: CLBLM_R_X39Y33/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX CLBLM_R_X39Y33/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_R_X39Y33/INT_R.BYP_ALT5->>BYP5 INT_R_X39Y33/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X39Y33/INT_R.FAN_BOUNCE5->>BYP_ALT5 INT_R_X39Y33/INT_R.LOGIC_OUTS8->>NL1BEG_N3 INT_R_X39Y33/INT_R.NL1BEG_N3->>FAN_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

gen_ata_sigs.DMACKn_i_1_n_0 - 
wires: CLBLM_R_X39Y32/CLBLM_LOGIC_OUTS10 CLBLM_R_X39Y32/CLBLM_L_C CLBLM_R_X39Y33/CLBLM_BYP2 CLBLM_R_X39Y33/CLBLM_L_CX INT_R_X39Y32/LOGIC_OUTS10 INT_R_X39Y32/NR1BEG2 INT_R_X39Y33/BYP2 INT_R_X39Y33/BYP_ALT2 INT_R_X39Y33/NR1END2 
pips: CLBLM_R_X39Y32/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 CLBLM_R_X39Y33/CLBLM_R.CLBLM_BYP2->CLBLM_L_CX INT_R_X39Y32/INT_R.LOGIC_OUTS10->>NR1BEG2 INT_R_X39Y33/INT_R.BYP_ALT2->>BYP2 INT_R_X39Y33/INT_R.NR1END2->>BYP_ALT2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

gen_ata_sigs.RESETn_i_1_n_0 - 
wires: CLBLL_L_X40Y30/CLBLL_SE2A0 CLBLL_L_X40Y31/CLBLL_BYP0 CLBLL_L_X40Y31/CLBLL_L_AX CLBLM_R_X39Y30/CLBLM_SE2A0 CLBLM_R_X39Y31/CLBLM_LOGIC_OUTS18 CLBLM_R_X39Y31/CLBLM_L_CMUX INT_L_X40Y30/NR1BEG0 INT_L_X40Y30/SE2END0 INT_L_X40Y31/BYP_ALT0 INT_L_X40Y31/BYP_L0 INT_L_X40Y31/NR1END0 INT_R_X39Y30/SE2A0 INT_R_X39Y31/LOGIC_OUTS18 INT_R_X39Y31/SE2BEG0 VBRK_X99Y32/VBRK_SE2A0 
pips: CLBLL_L_X40Y31/CLBLL_L.CLBLL_BYP0->CLBLL_L_AX CLBLM_R_X39Y31/CLBLM_R.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_L_X40Y30/INT_L.SE2END0->>NR1BEG0 INT_L_X40Y31/INT_L.BYP_ALT0->>BYP_L0 INT_L_X40Y31/INT_L.NR1END0->>BYP_ALT0 INT_R_X39Y31/INT_R.LOGIC_OUTS18->>SE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

gen_ata_sigs.RESETn_i_2_n_0 - 
wires: CLBLL_L_X40Y30/CLBLL_NE2A3 CLBLL_L_X40Y31/CLBLL_CTRL0 CLBLL_L_X40Y31/CLBLL_L_SR CLBLL_L_X40Y33/CLBLL_WR1END2 CLBLL_L_X42Y31/CLBLL_EL1BEG2 CLBLL_L_X42Y32/CLBLL_CTRL1 CLBLL_L_X42Y32/CLBLL_LL_SR CLBLM_R_X39Y29/CLBLM_LOGIC_OUTS15 CLBLM_R_X39Y29/CLBLM_M_D CLBLM_R_X39Y30/CLBLM_NE2A3 CLBLM_R_X39Y33/CLBLM_CTRL0 CLBLM_R_X39Y33/CLBLM_L_SR CLBLM_R_X39Y33/CLBLM_WR1END2 CLBLM_R_X41Y31/CLBLM_EL1BEG2 CLBLM_R_X43Y31/CLBLM_CTRL0 CLBLM_R_X43Y31/CLBLM_CTRL1 CLBLM_R_X43Y31/CLBLM_L_SR CLBLM_R_X43Y31/CLBLM_M_SR CLBLM_R_X43Y32/CLBLM_CTRL0 CLBLM_R_X43Y32/CLBLM_L_SR CLBLM_R_X43Y33/CLBLM_CTRL1 CLBLM_R_X43Y33/CLBLM_M_SR INT_L_X40Y30/NE2BEG3 INT_L_X40Y30/NE2END3 INT_L_X40Y30/NR1BEG3 INT_L_X40Y31/CTRL_L0 INT_L_X40Y31/FAN_ALT1 INT_L_X40Y31/FAN_BOUNCE1 INT_L_X40Y31/NE2A3 INT_L_X40Y31/NL1BEG2 INT_L_X40Y31/NR1END3 INT_L_X40Y32/NL1BEG1 INT_L_X40Y32/NL1END2 INT_L_X40Y33/NL1END1 INT_L_X40Y33/WR1BEG2 INT_L_X42Y31/EL1BEG1 INT_L_X42Y31/EL1END2 INT_L_X42Y31/NR1BEG2 INT_L_X42Y32/CTRL_L1 INT_L_X42Y32/EL1BEG1 INT_L_X42Y32/NR1END2 INT_R_X39Y29/LOGIC_OUTS15 INT_R_X39Y29/NE2BEG3 INT_R_X39Y30/NE2A3 INT_R_X39Y33/CTRL0 INT_R_X39Y33/WR1END2 INT_R_X41Y31/EL1BEG2 INT_R_X41Y31/NE2END3 INT_R_X43Y31/BYP_ALT4 INT_R_X43Y31/BYP_BOUNCE4 INT_R_X43Y31/CTRL0 INT_R_X43Y31/CTRL1 INT_R_X43Y31/EL1END1 INT_R_X43Y32/BYP_ALT4 INT_R_X43Y32/BYP_BOUNCE4 INT_R_X43Y32/CTRL0 INT_R_X43Y32/EL1END1 INT_R_X43Y32/NR1BEG1 INT_R_X43Y33/CTRL1 INT_R_X43Y33/GFAN0 INT_R_X43Y33/NR1END1 VBRK_X99Y32/VBRK_NE2A3 VBRK_X99Y35/VBRK_WR1END2 
pips: CLBLL_L_X40Y31/CLBLL_L.CLBLL_CTRL0->CLBLL_L_SR CLBLL_L_X42Y32/CLBLL_L.CLBLL_CTRL1->CLBLL_LL_SR CLBLM_R_X39Y29/CLBLM_R.CLBLM_M_D->CLBLM_LOGIC_OUTS15 CLBLM_R_X39Y33/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR CLBLM_R_X43Y31/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR CLBLM_R_X43Y31/CLBLM_R.CLBLM_CTRL1->CLBLM_M_SR CLBLM_R_X43Y32/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR CLBLM_R_X43Y33/CLBLM_R.CLBLM_CTRL1->CLBLM_M_SR INT_L_X40Y30/INT_L.NE2END3->>NE2BEG3 INT_L_X40Y30/INT_L.NE2END3->>NR1BEG3 INT_L_X40Y31/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X40Y31/INT_L.FAN_BOUNCE1->>CTRL_L0 INT_L_X40Y31/INT_L.NR1END3->>FAN_ALT1 INT_L_X40Y31/INT_L.NR1END3->>NL1BEG2 INT_L_X40Y32/INT_L.NL1END2->>NL1BEG1 INT_L_X40Y33/INT_L.NL1END1->>WR1BEG2 INT_L_X42Y31/INT_L.EL1END2->>EL1BEG1 INT_L_X42Y31/INT_L.EL1END2->>NR1BEG2 INT_L_X42Y32/INT_L.NR1END2->>CTRL_L1 INT_L_X42Y32/INT_L.NR1END2->>EL1BEG1 INT_R_X39Y29/INT_R.LOGIC_OUTS15->>NE2BEG3 INT_R_X39Y33/INT_R.WR1END2->>CTRL0 INT_R_X41Y31/INT_R.NE2END3->>EL1BEG2 INT_R_X43Y31/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X43Y31/INT_R.BYP_BOUNCE4->>CTRL0 INT_R_X43Y31/INT_R.BYP_BOUNCE4->>CTRL1 INT_R_X43Y31/INT_R.EL1END1->>BYP_ALT4 INT_R_X43Y32/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X43Y32/INT_R.BYP_BOUNCE4->>CTRL0 INT_R_X43Y32/INT_R.EL1END1->>BYP_ALT4 INT_R_X43Y32/INT_R.EL1END1->>NR1BEG1 INT_R_X43Y33/INT_R.GFAN0->>CTRL1 INT_R_X43Y33/INT_R.NR1END1->>GFAN0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 27, 

gen_bc_dec.store_pp_full_i_1_n_0 - 
wires: CLBLM_R_X43Y34/CLBLM_BYP1 CLBLM_R_X43Y34/CLBLM_LOGIC_OUTS8 CLBLM_R_X43Y34/CLBLM_L_A CLBLM_R_X43Y34/CLBLM_M_AX INT_R_X43Y34/BYP1 INT_R_X43Y34/BYP_ALT1 INT_R_X43Y34/LOGIC_OUTS8 
pips: CLBLM_R_X43Y34/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X43Y34/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_R_X43Y34/INT_R.BYP_ALT1->>BYP1 INT_R_X43Y34/INT_R.LOGIC_OUTS8->>BYP_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u0/store_pp_full - 
wires: CLBLM_R_X43Y34/CLBLM_IMUX10 CLBLM_R_X43Y34/CLBLM_IMUX28 CLBLM_R_X43Y34/CLBLM_IMUX44 CLBLM_R_X43Y34/CLBLM_LOGIC_OUTS20 CLBLM_R_X43Y34/CLBLM_L_A4 CLBLM_R_X43Y34/CLBLM_M_AMUX CLBLM_R_X43Y34/CLBLM_M_C4 CLBLM_R_X43Y34/CLBLM_M_D4 INT_R_X43Y34/FAN_ALT7 INT_R_X43Y34/FAN_BOUNCE7 INT_R_X43Y34/IMUX10 INT_R_X43Y34/IMUX28 INT_R_X43Y34/IMUX44 INT_R_X43Y34/LOGIC_OUTS20 
pips: CLBLM_R_X43Y34/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X43Y34/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X43Y34/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X43Y34/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_R_X43Y34/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X43Y34/INT_R.FAN_BOUNCE7->>IMUX10 INT_R_X43Y34/INT_R.LOGIC_OUTS20->>FAN_ALT7 INT_R_X43Y34/INT_R.LOGIC_OUTS20->>IMUX28 INT_R_X43Y34/INT_R.LOGIC_OUTS20->>IMUX44 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

PIOsel - 
wires: BRAM_INT_INTERFACE_L_X44Y34/INT_INTERFACE_EE2BEG0 BRAM_L_X44Y30/BRAM_EE2BEG0_4 CLBLL_R_X45Y34/CLBLL_IMUX17 CLBLL_R_X45Y34/CLBLL_IMUX8 CLBLL_R_X45Y34/CLBLL_LL_A5 CLBLL_R_X45Y34/CLBLL_LL_B3 CLBLM_R_X43Y34/CLBLM_EE2BEG0 CLBLM_R_X43Y34/CLBLM_IMUX0 CLBLM_R_X43Y34/CLBLM_IMUX14 CLBLM_R_X43Y34/CLBLM_IMUX20 CLBLM_R_X43Y34/CLBLM_IMUX36 CLBLM_R_X43Y34/CLBLM_LOGIC_OUTS14 CLBLM_R_X43Y34/CLBLM_LOGIC_OUTS22 CLBLM_R_X43Y34/CLBLM_L_A3 CLBLM_R_X43Y34/CLBLM_L_B1 CLBLM_R_X43Y34/CLBLM_L_C2 CLBLM_R_X43Y34/CLBLM_L_D2 CLBLM_R_X43Y34/CLBLM_M_C CLBLM_R_X43Y34/CLBLM_M_CMUX CLBLM_R_X43Y35/CLBLM_IMUX44 CLBLM_R_X43Y35/CLBLM_M_D4 INT_L_X44Y34/EE2A0 INT_R_X43Y34/BYP_ALT2 INT_R_X43Y34/BYP_BOUNCE2 INT_R_X43Y34/EE2BEG0 INT_R_X43Y34/IMUX0 INT_R_X43Y34/IMUX14 INT_R_X43Y34/IMUX20 INT_R_X43Y34/IMUX36 INT_R_X43Y34/LOGIC_OUTS14 INT_R_X43Y34/LOGIC_OUTS22 INT_R_X43Y34/NR1BEG2 INT_R_X43Y35/BYP_BOUNCE_N3_2 INT_R_X43Y35/IMUX44 INT_R_X43Y35/NR1END2 INT_R_X45Y34/EE2END0 INT_R_X45Y34/IMUX17 INT_R_X45Y34/IMUX8 
pips: CLBLL_R_X45Y34/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X45Y34/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLM_R_X43Y34/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X43Y34/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X43Y34/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X43Y34/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_R_X43Y34/CLBLM_R.CLBLM_M_C->>CLBLM_M_CMUX CLBLM_R_X43Y34/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 CLBLM_R_X43Y34/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 CLBLM_R_X43Y35/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 INT_R_X43Y34/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X43Y34/INT_R.BYP_BOUNCE2->>IMUX14 INT_R_X43Y34/INT_R.LOGIC_OUTS14->>BYP_ALT2 INT_R_X43Y34/INT_R.LOGIC_OUTS14->>IMUX20 INT_R_X43Y34/INT_R.LOGIC_OUTS14->>IMUX36 INT_R_X43Y34/INT_R.LOGIC_OUTS14->>NR1BEG2 INT_R_X43Y34/INT_R.LOGIC_OUTS22->>EE2BEG0 INT_R_X43Y34/INT_R.LOGIC_OUTS22->>IMUX0 INT_R_X43Y35/INT_R.NR1END2->>IMUX44 INT_R_X45Y34/INT_R.EE2END0->>IMUX17 INT_R_X45Y34/INT_R.EE2END0->>IMUX8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

u1/PIO_control/pong_valid - 
wires: CLBLL_L_X42Y34/CLBLL_IMUX10 CLBLL_L_X42Y34/CLBLL_IMUX18 CLBLL_L_X42Y34/CLBLL_LL_B2 CLBLL_L_X42Y34/CLBLL_L_A4 CLBLL_L_X42Y34/CLBLL_WW2END1 CLBLM_R_X41Y34/CLBLM_IMUX36 CLBLM_R_X41Y34/CLBLM_L_D2 CLBLM_R_X41Y34/CLBLM_WW2END1 CLBLM_R_X43Y34/CLBLM_IMUX27 CLBLM_R_X43Y34/CLBLM_IMUX3 CLBLM_R_X43Y34/CLBLM_IMUX34 CLBLM_R_X43Y34/CLBLM_IMUX42 CLBLM_R_X43Y34/CLBLM_L_A2 CLBLM_R_X43Y34/CLBLM_L_C6 CLBLM_R_X43Y34/CLBLM_L_D6 CLBLM_R_X43Y34/CLBLM_M_B4 CLBLM_R_X43Y35/CLBLM_IMUX19 CLBLM_R_X43Y35/CLBLM_LOGIC_OUTS1 CLBLM_R_X43Y35/CLBLM_L_B2 CLBLM_R_X43Y35/CLBLM_L_BQ INT_L_X42Y34/FAN_ALT1 INT_L_X42Y34/FAN_BOUNCE1 INT_L_X42Y34/IMUX_L10 INT_L_X42Y34/IMUX_L18 INT_L_X42Y34/SR1END2 INT_L_X42Y34/WW2A1 INT_L_X42Y35/SR1BEG2 INT_L_X42Y35/WR1END2 INT_R_X41Y34/IMUX36 INT_R_X41Y34/WW2END1 INT_R_X43Y34/IMUX27 INT_R_X43Y34/IMUX3 INT_R_X43Y34/IMUX34 INT_R_X43Y34/IMUX42 INT_R_X43Y34/SL1END1 INT_R_X43Y34/WW2BEG1 INT_R_X43Y35/IMUX19 INT_R_X43Y35/LOGIC_OUTS1 INT_R_X43Y35/SL1BEG1 INT_R_X43Y35/WR1BEG2 
pips: CLBLL_L_X42Y34/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_L_X42Y34/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_R_X43Y34/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X43Y34/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X43Y34/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X43Y34/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_R_X43Y35/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X43Y35/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X42Y34/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X42Y34/INT_L.FAN_BOUNCE1->>IMUX_L10 INT_L_X42Y34/INT_L.FAN_BOUNCE1->>IMUX_L18 INT_L_X42Y34/INT_L.SR1END2->>FAN_ALT1 INT_L_X42Y35/INT_L.WR1END2->>SR1BEG2 INT_R_X41Y34/INT_R.WW2END1->>IMUX36 INT_R_X43Y34/INT_R.SL1END1->>IMUX27 INT_R_X43Y34/INT_R.SL1END1->>IMUX3 INT_R_X43Y34/INT_R.SL1END1->>IMUX34 INT_R_X43Y34/INT_R.SL1END1->>IMUX42 INT_R_X43Y34/INT_R.SL1END1->>WW2BEG1 INT_R_X43Y35/INT_R.LOGIC_OUTS1->>IMUX19 INT_R_X43Y35/INT_R.LOGIC_OUTS1->>SL1BEG1 INT_R_X43Y35/INT_R.LOGIC_OUTS1->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 12, 

IDEctrl_ppen - 
wires: CLBLL_L_X42Y34/CLBLL_WW2END2 CLBLL_L_X42Y36/CLBLL_IMUX17 CLBLL_L_X42Y36/CLBLL_LL_B3 CLBLM_R_X41Y34/CLBLM_IMUX22 CLBLM_R_X41Y34/CLBLM_M_C3 CLBLM_R_X41Y34/CLBLM_WW2END2 CLBLM_R_X43Y34/CLBLM_IMUX1 CLBLM_R_X43Y34/CLBLM_IMUX6 CLBLM_R_X43Y34/CLBLM_L_A1 CLBLM_R_X43Y34/CLBLM_M_A3 CLBLM_R_X43Y35/CLBLM_IMUX34 CLBLM_R_X43Y35/CLBLM_LOGIC_OUTS5 CLBLM_R_X43Y35/CLBLM_L_C6 CLBLM_R_X43Y35/CLBLM_M_BQ INT_L_X42Y34/WW2A2 INT_L_X42Y36/IMUX_L17 INT_L_X42Y36/NW2END1 INT_R_X41Y34/IMUX22 INT_R_X41Y34/WW2END2 INT_R_X43Y34/FAN_ALT5 INT_R_X43Y34/FAN_BOUNCE5 INT_R_X43Y34/IMUX1 INT_R_X43Y34/IMUX6 INT_R_X43Y34/SR1END2 INT_R_X43Y34/WW2BEG2 INT_R_X43Y35/IMUX34 INT_R_X43Y35/LOGIC_OUTS5 INT_R_X43Y35/NW2BEG1 INT_R_X43Y35/SR1BEG2 INT_R_X43Y36/NW2A1 
pips: CLBLL_L_X42Y36/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X43Y34/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X43Y34/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X43Y35/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X43Y35/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X42Y36/INT_L.NW2END1->>IMUX_L17 INT_R_X41Y34/INT_R.WW2END2->>IMUX22 INT_R_X43Y34/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X43Y34/INT_R.FAN_BOUNCE5->>IMUX1 INT_R_X43Y34/INT_R.SR1END2->>FAN_ALT5 INT_R_X43Y34/INT_R.SR1END2->>IMUX6 INT_R_X43Y34/INT_R.SR1END2->>WW2BEG2 INT_R_X43Y35/INT_R.LOGIC_OUTS5->>IMUX34 INT_R_X43Y35/INT_R.LOGIC_OUTS5->>NW2BEG1 INT_R_X43Y35/INT_R.LOGIC_OUTS5->>SR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

u1/PIO_control/ping_valid - 
wires: BRAM_INT_INTERFACE_L_X44Y34/INT_INTERFACE_EL1BEG3 BRAM_L_X44Y30/BRAM_EL1BEG3_4 CLBLL_L_X42Y34/CLBLL_IMUX17 CLBLL_L_X42Y34/CLBLL_IMUX9 CLBLL_L_X42Y34/CLBLL_LL_B3 CLBLL_L_X42Y34/CLBLL_L_A5 CLBLL_L_X42Y34/CLBLL_WR1END2 CLBLL_R_X45Y34/CLBLL_IMUX12 CLBLL_R_X45Y34/CLBLL_IMUX4 CLBLL_R_X45Y34/CLBLL_LL_A6 CLBLL_R_X45Y34/CLBLL_LL_B6 CLBLM_R_X41Y34/CLBLM_IMUX27 CLBLM_R_X41Y34/CLBLM_IMUX39 CLBLM_R_X41Y34/CLBLM_L_D3 CLBLM_R_X41Y34/CLBLM_M_B4 CLBLM_R_X41Y34/CLBLM_WR1END2 CLBLM_R_X43Y34/CLBLM_EL1BEG3 CLBLM_R_X43Y34/CLBLM_IMUX23 CLBLM_R_X43Y34/CLBLM_IMUX24 CLBLM_R_X43Y34/CLBLM_IMUX9 CLBLM_R_X43Y34/CLBLM_L_A5 CLBLM_R_X43Y34/CLBLM_L_C3 CLBLM_R_X43Y34/CLBLM_M_B5 CLBLM_R_X43Y35/CLBLM_IMUX0 CLBLM_R_X43Y35/CLBLM_LOGIC_OUTS0 CLBLM_R_X43Y35/CLBLM_L_A3 CLBLM_R_X43Y35/CLBLM_L_AQ INT_L_X42Y34/IMUX_L17 INT_L_X42Y34/IMUX_L9 INT_L_X42Y34/WL1END0 INT_L_X42Y34/WR1BEG2 INT_L_X44Y34/EL1BEG2 INT_L_X44Y34/EL1END3 INT_R_X41Y34/BYP_ALT5 INT_R_X41Y34/BYP_BOUNCE5 INT_R_X41Y34/IMUX27 INT_R_X41Y34/IMUX39 INT_R_X41Y34/WR1END2 INT_R_X43Y34/BYP_ALT5 INT_R_X43Y34/BYP_BOUNCE5 INT_R_X43Y34/EL1BEG3 INT_R_X43Y34/IMUX23 INT_R_X43Y34/IMUX24 INT_R_X43Y34/IMUX9 INT_R_X43Y34/SL1END0 INT_R_X43Y34/SR1END1 INT_R_X43Y34/WL1BEG0 INT_R_X43Y35/EL1BEG_N3 INT_R_X43Y35/IMUX0 INT_R_X43Y35/LOGIC_OUTS0 INT_R_X43Y35/SL1BEG0 INT_R_X43Y35/SR1BEG1 INT_R_X45Y34/EL1END2 INT_R_X45Y34/IMUX12 INT_R_X45Y34/IMUX4 
pips: CLBLL_L_X42Y34/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_L_X42Y34/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X45Y34/CLBLL_R.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_R_X45Y34/CLBLL_R.CLBLL_IMUX4->CLBLL_LL_A6 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_R_X43Y34/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X43Y34/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X43Y34/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X43Y35/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X43Y35/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X42Y34/INT_L.WL1END0->>IMUX_L17 INT_L_X42Y34/INT_L.WL1END0->>IMUX_L9 INT_L_X42Y34/INT_L.WL1END0->>WR1BEG2 INT_L_X44Y34/INT_L.EL1END3->>EL1BEG2 INT_R_X41Y34/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X41Y34/INT_R.BYP_BOUNCE5->>IMUX39 INT_R_X41Y34/INT_R.WR1END2->>BYP_ALT5 INT_R_X41Y34/INT_R.WR1END2->>IMUX27 INT_R_X43Y34/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X43Y34/INT_R.BYP_BOUNCE5->>IMUX23 INT_R_X43Y34/INT_R.SL1END0->>IMUX24 INT_R_X43Y34/INT_R.SL1END0->>IMUX9 INT_R_X43Y34/INT_R.SR1END1->>BYP_ALT5 INT_R_X43Y34/INT_R.SR1END1->>WL1BEG0 INT_R_X43Y35/INT_R.LOGIC_OUTS0->>EL1BEG_N3 INT_R_X43Y35/INT_R.LOGIC_OUTS0->>IMUX0 INT_R_X43Y35/INT_R.LOGIC_OUTS0->>SL1BEG0 INT_R_X43Y35/INT_R.LOGIC_OUTS0->>SR1BEG1 INT_R_X45Y34/INT_R.EL1END2->>IMUX12 INT_R_X45Y34/INT_R.EL1END2->>IMUX4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 13, 

gen_pingpong.dping_valid_i_1_n_0 - 
wires: CLBLL_L_X42Y33/CLBLL_SE2A1 CLBLL_L_X42Y33/CLBLL_WL1END0 CLBLM_R_X41Y33/CLBLM_BYP1 CLBLM_R_X41Y33/CLBLM_M_AX CLBLM_R_X41Y33/CLBLM_SE2A1 CLBLM_R_X41Y33/CLBLM_WL1END0 CLBLM_R_X41Y34/CLBLM_LOGIC_OUTS13 CLBLM_R_X41Y34/CLBLM_M_B INT_L_X42Y33/SE2END1 INT_L_X42Y33/WL1BEG0 INT_R_X41Y33/BYP1 INT_R_X41Y33/BYP_ALT1 INT_R_X41Y33/SE2A1 INT_R_X41Y33/WL1END0 INT_R_X41Y34/LOGIC_OUTS13 INT_R_X41Y34/SE2BEG1 
pips: CLBLM_R_X41Y33/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X41Y34/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X42Y33/INT_L.SE2END1->>WL1BEG0 INT_R_X41Y33/INT_R.BYP_ALT1->>BYP1 INT_R_X41Y33/INT_R.WL1END0->>BYP_ALT1 INT_R_X41Y34/INT_R.LOGIC_OUTS13->>SE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

gen_pingpong.dpong_valid_i_1_n_0 - 
wires: CLBLL_L_X42Y34/CLBLL_BYP1 CLBLL_L_X42Y34/CLBLL_LL_AX CLBLL_L_X42Y34/CLBLL_LL_BMUX CLBLL_L_X42Y34/CLBLL_LOGIC_OUTS21 INT_L_X42Y34/BYP_ALT1 INT_L_X42Y34/BYP_L1 INT_L_X42Y34/LOGIC_OUTS_L21 INT_L_X42Y34/SR1BEG_S0 
pips: CLBLL_L_X42Y34/CLBLL_L.CLBLL_BYP1->CLBLL_LL_AX CLBLL_L_X42Y34/CLBLL_L.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 INT_L_X42Y34/INT_L.BYP_ALT1->>BYP_L1 INT_L_X42Y34/INT_L.LOGIC_OUTS_L21->>SR1BEG_S0 INT_L_X42Y34/INT_L.SR1BEG_S0->>BYP_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

gen_pingpong.dsel_i_1_n_0 - 
wires: CLBLM_R_X43Y34/CLBLM_BYP0 CLBLM_R_X43Y34/CLBLM_LOGIC_OUTS17 CLBLM_R_X43Y34/CLBLM_L_AX CLBLM_R_X43Y34/CLBLM_L_BMUX INT_R_X43Y33/FAN_BOUNCE_S3_2 INT_R_X43Y34/BYP0 INT_R_X43Y34/BYP_ALT0 INT_R_X43Y34/FAN_ALT2 INT_R_X43Y34/FAN_BOUNCE2 INT_R_X43Y34/LOGIC_OUTS17 INT_R_X43Y34/SR1BEG_S0 
pips: CLBLM_R_X43Y34/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X43Y34/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_R_X43Y34/INT_R.BYP_ALT0->>BYP0 INT_R_X43Y34/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X43Y34/INT_R.FAN_BOUNCE2->>BYP_ALT0 INT_R_X43Y34/INT_R.LOGIC_OUTS17->>SR1BEG_S0 INT_R_X43Y34/INT_R.SR1BEG_S0->>FAN_ALT2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/PIO_control/gen_pingpong.dsel_reg_n_0 - 
wires: CLBLM_R_X43Y34/CLBLM_IMUX16 CLBLM_R_X43Y34/CLBLM_IMUX30 CLBLM_R_X43Y34/CLBLM_LOGIC_OUTS0 CLBLM_R_X43Y34/CLBLM_L_AQ CLBLM_R_X43Y34/CLBLM_L_B3 CLBLM_R_X43Y34/CLBLM_L_C5 INT_R_X43Y34/IMUX16 INT_R_X43Y34/IMUX30 INT_R_X43Y34/LOGIC_OUTS0 INT_R_X43Y34/NL1BEG_N3 
pips: CLBLM_R_X43Y34/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X43Y34/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X43Y34/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_R_X43Y34/INT_R.LOGIC_OUTS0->>IMUX16 INT_R_X43Y34/INT_R.LOGIC_OUTS0->>NL1BEG_N3 INT_R_X43Y34/INT_R.NL1BEG_N3->>IMUX30 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u1/PIO_control/sel_strb__3 - 
wires: CLBLM_R_X43Y34/CLBLM_IMUX25 CLBLM_R_X43Y34/CLBLM_LOGIC_OUTS10 CLBLM_R_X43Y34/CLBLM_LOGIC_OUTS18 CLBLM_R_X43Y34/CLBLM_L_B5 CLBLM_R_X43Y34/CLBLM_L_C CLBLM_R_X43Y34/CLBLM_L_CMUX CLBLM_R_X43Y35/CLBLM_IMUX26 CLBLM_R_X43Y35/CLBLM_IMUX9 CLBLM_R_X43Y35/CLBLM_L_A5 CLBLM_R_X43Y35/CLBLM_L_B4 INT_R_X43Y34/IMUX25 INT_R_X43Y34/LOGIC_OUTS10 INT_R_X43Y34/LOGIC_OUTS18 INT_R_X43Y34/NL1BEG1 INT_R_X43Y35/IMUX26 INT_R_X43Y35/IMUX9 INT_R_X43Y35/NL1END1 
pips: CLBLM_R_X43Y34/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X43Y34/CLBLM_R.CLBLM_L_C->>CLBLM_L_CMUX CLBLM_R_X43Y34/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 CLBLM_R_X43Y34/CLBLM_R.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 CLBLM_R_X43Y35/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X43Y35/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 INT_R_X43Y34/INT_R.LOGIC_OUTS10->>NL1BEG1 INT_R_X43Y34/INT_R.LOGIC_OUTS18->>IMUX25 INT_R_X43Y35/INT_R.NL1END1->>IMUX26 INT_R_X43Y35/INT_R.NL1END1->>IMUX9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

IDEctrl_IDEen - 
wires: BRAM_INT_INTERFACE_L_X44Y34/INT_INTERFACE_EE4C0 BRAM_INT_INTERFACE_L_X44Y34/INT_INTERFACE_WR1END1 BRAM_L_X44Y30/BRAM_EE4C0_4 BRAM_L_X44Y30/BRAM_WR1END1_4 CLBLL_L_X40Y34/CLBLL_LOGIC_OUTS0 CLBLL_L_X40Y34/CLBLL_L_AQ CLBLL_L_X40Y35/CLBLL_IMUX25 CLBLL_L_X40Y35/CLBLL_L_B5 CLBLL_L_X42Y34/CLBLL_EE4A0 CLBLM_R_X41Y34/CLBLM_EE4A0 CLBLM_R_X43Y34/CLBLM_EE4C0 CLBLM_R_X43Y34/CLBLM_IMUX33 CLBLM_R_X43Y34/CLBLM_L_C1 CLBLM_R_X43Y34/CLBLM_WR1END1 CLBLM_R_X43Y35/CLBLM_IMUX43 CLBLM_R_X43Y35/CLBLM_M_D6 INT_L_X40Y34/EE4BEG0 INT_L_X40Y34/LOGIC_OUTS_L0 INT_L_X40Y34/NR1BEG0 INT_L_X40Y35/IMUX_L25 INT_L_X40Y35/NR1END0 INT_L_X42Y34/EE4B0 INT_L_X44Y34/EE4END0 INT_L_X44Y34/WR1BEG1 INT_R_X41Y34/EE4A0 INT_R_X43Y34/EE4C0 INT_R_X43Y34/IMUX33 INT_R_X43Y34/NN2BEG1 INT_R_X43Y34/WR1END1 INT_R_X43Y35/IMUX43 INT_R_X43Y35/NN2A1 INT_R_X43Y35/SR1END1 INT_R_X43Y36/NN2END1 INT_R_X43Y36/SR1BEG1 
pips: CLBLL_L_X40Y34/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLL_L_X40Y35/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 CLBLM_R_X43Y34/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X43Y35/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 INT_L_X40Y34/INT_L.LOGIC_OUTS_L0->>EE4BEG0 INT_L_X40Y34/INT_L.LOGIC_OUTS_L0->>NR1BEG0 INT_L_X40Y35/INT_L.NR1END0->>IMUX_L25 INT_L_X44Y34/INT_L.EE4END0->>WR1BEG1 INT_R_X43Y34/INT_R.WR1END1->>IMUX33 INT_R_X43Y34/INT_R.WR1END1->>NN2BEG1 INT_R_X43Y35/INT_R.SR1END1->>IMUX43 INT_R_X43Y36/INT_R.NN2END1->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

u1/PIO_control/wpp - 
wires: BRAM_INT_INTERFACE_L_X44Y35/INT_INTERFACE_EL1BEG1 BRAM_L_X44Y35/BRAM_EL1BEG1_0 CLBLL_R_X45Y34/CLBLL_IMUX11 CLBLL_R_X45Y34/CLBLL_IMUX18 CLBLL_R_X45Y34/CLBLL_LL_A4 CLBLL_R_X45Y34/CLBLL_LL_B2 CLBLM_R_X43Y34/CLBLM_IMUX12 CLBLM_R_X43Y34/CLBLM_IMUX21 CLBLM_R_X43Y34/CLBLM_IMUX37 CLBLM_R_X43Y34/CLBLM_L_C4 CLBLM_R_X43Y34/CLBLM_L_D4 CLBLM_R_X43Y34/CLBLM_M_B6 CLBLM_R_X43Y35/CLBLM_EL1BEG1 CLBLM_R_X43Y35/CLBLM_IMUX14 CLBLM_R_X43Y35/CLBLM_IMUX30 CLBLM_R_X43Y35/CLBLM_IMUX6 CLBLM_R_X43Y35/CLBLM_LOGIC_OUTS2 CLBLM_R_X43Y35/CLBLM_L_A1 CLBLM_R_X43Y35/CLBLM_L_B1 CLBLM_R_X43Y35/CLBLM_L_C5 CLBLM_R_X43Y35/CLBLM_L_CQ INT_L_X44Y34/SE2A1 INT_L_X44Y35/EL1END1 INT_L_X44Y35/SE2BEG1 INT_R_X43Y34/IMUX12 INT_R_X43Y34/IMUX21 INT_R_X43Y34/IMUX37 INT_R_X43Y34/SL1END2 INT_R_X43Y35/BYP_ALT2 INT_R_X43Y35/BYP_BOUNCE2 INT_R_X43Y35/EL1BEG1 INT_R_X43Y35/IMUX14 INT_R_X43Y35/IMUX30 INT_R_X43Y35/IMUX6 INT_R_X43Y35/LOGIC_OUTS2 INT_R_X43Y35/SL1BEG2 INT_R_X43Y36/BYP_BOUNCE_N3_2 INT_R_X45Y34/IMUX11 INT_R_X45Y34/IMUX18 INT_R_X45Y34/SE2END1 
pips: CLBLL_R_X45Y34/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X45Y34/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLM_R_X43Y34/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X43Y34/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X43Y34/CLBLM_R.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_R_X43Y35/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X43Y35/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X43Y35/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X43Y35/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_L_X44Y35/INT_L.EL1END1->>SE2BEG1 INT_R_X43Y34/INT_R.SL1END2->>IMUX12 INT_R_X43Y34/INT_R.SL1END2->>IMUX21 INT_R_X43Y34/INT_R.SL1END2->>IMUX37 INT_R_X43Y35/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X43Y35/INT_R.BYP_BOUNCE2->>IMUX14 INT_R_X43Y35/INT_R.BYP_BOUNCE2->>IMUX30 INT_R_X43Y35/INT_R.BYP_BOUNCE2->>IMUX6 INT_R_X43Y35/INT_R.LOGIC_OUTS2->>BYP_ALT2 INT_R_X43Y35/INT_R.LOGIC_OUTS2->>EL1BEG1 INT_R_X43Y35/INT_R.LOGIC_OUTS2->>SL1BEG2 INT_R_X45Y34/INT_R.SE2END1->>IMUX11 INT_R_X45Y34/INT_R.SE2END1->>IMUX18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

gen_pingpong.iack_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

gen_pingpong.iack_i_2_n_0 - 
wires: CLBLM_R_X43Y34/CLBLM_IMUX7 CLBLM_R_X43Y34/CLBLM_LOGIC_OUTS21 CLBLM_R_X43Y34/CLBLM_M_A1 CLBLM_R_X43Y34/CLBLM_M_B CLBLM_R_X43Y34/CLBLM_M_BMUX INT_R_X43Y34/IMUX7 INT_R_X43Y34/LOGIC_OUTS21 
pips: CLBLM_R_X43Y34/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X43Y34/CLBLM_R.CLBLM_M_B->>CLBLM_M_BMUX CLBLM_R_X43Y34/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_R_X43Y34/INT_R.LOGIC_OUTS21->>IMUX7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

gen_pingpong.iack_i_3_n_0 - 
wires: CLBLL_L_X42Y34/CLBLL_LOGIC_OUTS8 CLBLL_L_X42Y34/CLBLL_L_A CLBLM_R_X43Y34/CLBLM_IMUX11 CLBLM_R_X43Y34/CLBLM_M_A4 INT_L_X42Y34/ER1BEG1 INT_L_X42Y34/LOGIC_OUTS_L8 INT_R_X43Y34/ER1END1 INT_R_X43Y34/IMUX11 
pips: CLBLL_L_X42Y34/CLBLL_L.CLBLL_L_A->CLBLL_LOGIC_OUTS8 CLBLM_R_X43Y34/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 INT_L_X42Y34/INT_L.LOGIC_OUTS_L8->>ER1BEG1 INT_R_X43Y34/INT_R.ER1END1->>IMUX11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/PIO_control/gen_pingpong.dpong_valid_reg_n_0 - 
wires: CLBLL_L_X42Y34/CLBLL_IMUX6 CLBLL_L_X42Y34/CLBLL_LL_AMUX CLBLL_L_X42Y34/CLBLL_LOGIC_OUTS20 CLBLL_L_X42Y34/CLBLL_L_A1 CLBLM_R_X43Y34/CLBLM_IMUX15 CLBLM_R_X43Y34/CLBLM_M_B1 INT_L_X42Y34/BYP_ALT2 INT_L_X42Y34/BYP_BOUNCE2 INT_L_X42Y34/ER1BEG3 INT_L_X42Y34/IMUX_L6 INT_L_X42Y34/LOGIC_OUTS_L20 INT_L_X42Y35/BYP_BOUNCE_N3_2 INT_R_X43Y34/ER1END3 INT_R_X43Y34/IMUX15 INT_R_X43Y35/ER1END_N3_3 
pips: CLBLL_L_X42Y34/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_L_X42Y34/CLBLL_L.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLM_R_X43Y34/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 INT_L_X42Y34/INT_L.BYP_ALT2->>BYP_BOUNCE2 INT_L_X42Y34/INT_L.BYP_BOUNCE2->>IMUX_L6 INT_L_X42Y34/INT_L.LOGIC_OUTS_L20->>BYP_ALT2 INT_L_X42Y34/INT_L.LOGIC_OUTS_L20->>ER1BEG3 INT_R_X43Y34/INT_R.ER1END3->>IMUX15 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u1/PIO_control/gen_pingpong.dping_valid_reg_n_0 - 
wires: CLBLL_L_X42Y34/CLBLL_IMUX0 CLBLL_L_X42Y34/CLBLL_L_A3 CLBLL_L_X42Y34/CLBLL_NE2A2 CLBLM_R_X41Y33/CLBLM_LOGIC_OUTS20 CLBLM_R_X41Y33/CLBLM_M_AMUX CLBLM_R_X41Y34/CLBLM_NE2A2 CLBLM_R_X43Y34/CLBLM_IMUX18 CLBLM_R_X43Y34/CLBLM_M_B2 INT_L_X42Y34/EL1BEG1 INT_L_X42Y34/FAN_ALT7 INT_L_X42Y34/FAN_BOUNCE7 INT_L_X42Y34/IMUX_L0 INT_L_X42Y34/NE2END2 INT_R_X41Y33/LOGIC_OUTS20 INT_R_X41Y33/NE2BEG2 INT_R_X41Y34/NE2A2 INT_R_X43Y34/EL1END1 INT_R_X43Y34/IMUX18 
pips: CLBLL_L_X42Y34/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLM_R_X41Y33/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 CLBLM_R_X43Y34/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 INT_L_X42Y34/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X42Y34/INT_L.FAN_BOUNCE7->>IMUX_L0 INT_L_X42Y34/INT_L.NE2END2->>EL1BEG1 INT_L_X42Y34/INT_L.NE2END2->>FAN_ALT7 INT_R_X41Y33/INT_R.LOGIC_OUTS20->>NE2BEG2 INT_R_X43Y34/INT_R.EL1END1->>IMUX18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u1/PIO_control/ping_d - 
wires: BRAM_INT_INTERFACE_L_X44Y33/INT_INTERFACE_WW2END1 BRAM_L_X44Y30/BRAM_WW2END1_3 CLBLL_L_X42Y31/CLBLL_FAN6 CLBLL_L_X42Y31/CLBLL_L_CE CLBLL_L_X42Y33/CLBLL_WW2END1 CLBLL_R_X45Y31/CLBLL_FAN6 CLBLL_R_X45Y31/CLBLL_L_CE CLBLL_R_X45Y32/CLBLL_FAN6 CLBLL_R_X45Y32/CLBLL_L_CE CLBLL_R_X45Y34/CLBLL_LL_B CLBLL_R_X45Y34/CLBLL_LOGIC_OUTS13 CLBLM_R_X41Y33/CLBLM_FAN6 CLBLM_R_X41Y33/CLBLM_L_CE CLBLM_R_X41Y33/CLBLM_WW2END1 CLBLM_R_X43Y33/CLBLM_FAN6 CLBLM_R_X43Y33/CLBLM_L_CE CLBLM_R_X43Y33/CLBLM_WW2END1 INT_L_X42Y31/FAN_ALT6 INT_L_X42Y31/FAN_L6 INT_L_X42Y31/SL1END1 INT_L_X42Y32/SL1BEG1 INT_L_X42Y32/SW2END1 INT_L_X42Y33/WW2A1 INT_L_X44Y33/WW2A1 INT_R_X41Y33/FAN6 INT_R_X41Y33/FAN_ALT6 INT_R_X41Y33/WW2END1 INT_R_X43Y32/SW2A1 INT_R_X43Y33/FAN6 INT_R_X43Y33/FAN_ALT6 INT_R_X43Y33/SW2BEG1 INT_R_X43Y33/WW2BEG1 INT_R_X43Y33/WW2END1 INT_R_X45Y31/FAN6 INT_R_X45Y31/FAN_ALT6 INT_R_X45Y31/SL1END1 INT_R_X45Y32/FAN6 INT_R_X45Y32/FAN_ALT6 INT_R_X45Y32/SL1BEG1 INT_R_X45Y32/SS2END1 INT_R_X45Y33/SL1END1 INT_R_X45Y33/SS2A1 INT_R_X45Y33/WW2BEG1 INT_R_X45Y34/LOGIC_OUTS13 INT_R_X45Y34/SL1BEG1 INT_R_X45Y34/SS2BEG1 
pips: CLBLL_L_X42Y31/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X45Y31/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X45Y32/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X45Y34/CLBLL_R.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 CLBLM_R_X41Y33/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X43Y33/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE INT_L_X42Y31/INT_L.FAN_ALT6->>FAN_L6 INT_L_X42Y31/INT_L.SL1END1->>FAN_ALT6 INT_L_X42Y32/INT_L.SW2END1->>SL1BEG1 INT_R_X41Y33/INT_R.FAN_ALT6->>FAN6 INT_R_X41Y33/INT_R.WW2END1->>FAN_ALT6 INT_R_X43Y33/INT_R.FAN_ALT6->>FAN6 INT_R_X43Y33/INT_R.WW2END1->>FAN_ALT6 INT_R_X43Y33/INT_R.WW2END1->>SW2BEG1 INT_R_X43Y33/INT_R.WW2END1->>WW2BEG1 INT_R_X45Y31/INT_R.FAN_ALT6->>FAN6 INT_R_X45Y31/INT_R.SL1END1->>FAN_ALT6 INT_R_X45Y32/INT_R.FAN_ALT6->>FAN6 INT_R_X45Y32/INT_R.SS2END1->>FAN_ALT6 INT_R_X45Y32/INT_R.SS2END1->>SL1BEG1 INT_R_X45Y33/INT_R.SL1END1->>WW2BEG1 INT_R_X45Y34/INT_R.LOGIC_OUTS13->>SL1BEG1 INT_R_X45Y34/INT_R.LOGIC_OUTS13->>SS2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 21, 

gen_pingpong.ping_valid_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

gen_pingpong.ping_we_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

gen_pingpong.pong_a[3]_i_1_n_0 - 
wires: BRAM_INT_INTERFACE_L_X44Y32/INT_INTERFACE_EE2BEG2 BRAM_L_X44Y30/BRAM_EE2BEG2_2 CLBLL_L_X42Y32/CLBLL_FAN6 CLBLL_L_X42Y32/CLBLL_L_CE CLBLL_L_X42Y33/CLBLL_FAN7 CLBLL_L_X42Y33/CLBLL_LL_CE CLBLL_R_X45Y31/CLBLL_FAN7 CLBLL_R_X45Y31/CLBLL_LL_CE CLBLL_R_X45Y32/CLBLL_FAN7 CLBLL_R_X45Y32/CLBLL_LL_CE CLBLM_R_X43Y32/CLBLM_EE2BEG2 CLBLM_R_X43Y34/CLBLM_LOGIC_OUTS11 CLBLM_R_X43Y34/CLBLM_L_D INT_L_X42Y32/ER1BEG2 INT_L_X42Y32/FAN_ALT6 INT_L_X42Y32/FAN_L6 INT_L_X42Y32/SR1END1 INT_L_X42Y33/FAN_ALT3 INT_L_X42Y33/FAN_ALT7 INT_L_X42Y33/FAN_BOUNCE3 INT_L_X42Y33/FAN_L7 INT_L_X42Y33/SR1BEG1 INT_L_X42Y33/SR1BEG_S0 INT_L_X42Y33/SW2END3 INT_L_X42Y34/SW2END_N0_3 INT_L_X44Y32/EE2A2 INT_R_X43Y32/EE2BEG2 INT_R_X43Y32/ER1END2 INT_R_X43Y33/SW2A3 INT_R_X43Y34/LOGIC_OUTS11 INT_R_X43Y34/SW2BEG3 INT_R_X45Y31/FAN7 INT_R_X45Y31/FAN_ALT7 INT_R_X45Y31/SL1END2 INT_R_X45Y32/EE2END2 INT_R_X45Y32/FAN7 INT_R_X45Y32/FAN_ALT7 INT_R_X45Y32/SL1BEG2 
pips: CLBLL_L_X42Y32/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLL_L_X42Y33/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE CLBLL_R_X45Y31/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLL_R_X45Y32/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLM_R_X43Y34/CLBLM_R.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_L_X42Y32/INT_L.FAN_ALT6->>FAN_L6 INT_L_X42Y32/INT_L.SR1END1->>ER1BEG2 INT_L_X42Y32/INT_L.SR1END1->>FAN_ALT6 INT_L_X42Y33/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X42Y33/INT_L.FAN_ALT7->>FAN_L7 INT_L_X42Y33/INT_L.FAN_BOUNCE3->>FAN_ALT7 INT_L_X42Y33/INT_L.SR1BEG_S0->>SR1BEG1 INT_L_X42Y33/INT_L.SW2END3->>FAN_ALT3 INT_L_X42Y33/INT_L.SW2END3->>SR1BEG_S0 INT_R_X43Y32/INT_R.ER1END2->>EE2BEG2 INT_R_X43Y34/INT_R.LOGIC_OUTS11->>SW2BEG3 INT_R_X45Y31/INT_R.FAN_ALT7->>FAN7 INT_R_X45Y31/INT_R.SL1END2->>FAN_ALT7 INT_R_X45Y32/INT_R.EE2END2->>FAN_ALT7 INT_R_X45Y32/INT_R.EE2END2->>SL1BEG2 INT_R_X45Y32/INT_R.FAN_ALT7->>FAN7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 22, 

gen_pingpong.pong_valid_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/PIO_control/rpp - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/PIO_control/wpp5_out - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/PIO_control/iack - 
wires: CLBLM_R_X43Y34/CLBLM_LOGIC_OUTS4 CLBLM_R_X43Y34/CLBLM_M_AQ CLBLM_R_X43Y35/CLBLM_IMUX20 CLBLM_R_X43Y35/CLBLM_IMUX40 CLBLM_R_X43Y35/CLBLM_L_C2 CLBLM_R_X43Y35/CLBLM_M_D1 INT_R_X43Y34/LOGIC_OUTS4 INT_R_X43Y34/NR1BEG0 INT_R_X43Y35/BYP_ALT0 INT_R_X43Y35/BYP_BOUNCE0 INT_R_X43Y35/IMUX20 INT_R_X43Y35/IMUX40 INT_R_X43Y35/NR1END0 
pips: CLBLM_R_X43Y34/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_R_X43Y35/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X43Y35/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 INT_R_X43Y34/INT_R.LOGIC_OUTS4->>NR1BEG0 INT_R_X43Y35/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X43Y35/INT_R.BYP_BOUNCE0->>IMUX20 INT_R_X43Y35/INT_R.NR1END0->>BYP_ALT0 INT_R_X43Y35/INT_R.NR1END0->>IMUX40 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u1/PIO_control/PIO_access_control/PIO_timing_controller/hT2done - 
wires: CLBLL_L_X40Y32/CLBLL_WL1END1 CLBLL_L_X40Y34/CLBLL_EL1BEG2 CLBLM_R_X39Y32/CLBLM_BYP4 CLBLM_R_X39Y32/CLBLM_M_BX CLBLM_R_X39Y32/CLBLM_WL1END1 CLBLM_R_X39Y34/CLBLM_EL1BEG2 CLBLM_R_X39Y34/CLBLM_LOGIC_OUTS21 CLBLM_R_X39Y34/CLBLM_M_BMUX INT_L_X40Y32/SS2END2 INT_L_X40Y32/WL1BEG1 INT_L_X40Y33/SS2A2 INT_L_X40Y34/EL1END2 INT_L_X40Y34/SS2BEG2 INT_R_X39Y32/BYP4 INT_R_X39Y32/BYP_ALT4 INT_R_X39Y32/WL1END1 INT_R_X39Y34/EL1BEG2 INT_R_X39Y34/LOGIC_OUTS21 VBRK_X99Y34/VBRK_WL1END1 VBRK_X99Y36/VBRK_EL1BEG2 
pips: CLBLM_R_X39Y32/CLBLM_R.CLBLM_BYP4->CLBLM_M_BX CLBLM_R_X39Y34/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_L_X40Y32/INT_L.SS2END2->>WL1BEG1 INT_L_X40Y34/INT_L.EL1END2->>SS2BEG2 INT_R_X39Y32/INT_R.BYP_ALT4->>BYP4 INT_R_X39Y32/INT_R.WL1END1->>BYP_ALT4 INT_R_X39Y34/INT_R.LOGIC_OUTS21->>EL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/PIO_control/PIO_access_control/PIO_timing_controller/hold_go - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

iQ[1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

iQ[2]_i_1_n_0 - 
wires: CLBLL_L_X40Y34/CLBLL_LL_A CLBLL_L_X40Y34/CLBLL_LOGIC_OUTS12 CLBLM_R_X41Y34/CLBLM_BYP0 CLBLM_R_X41Y34/CLBLM_L_AX INT_L_X40Y34/LOGIC_OUTS_L12 INT_L_X40Y34/NE2BEG0 INT_L_X40Y35/NE2A0 INT_R_X41Y34/BYP0 INT_R_X41Y34/BYP_ALT0 INT_R_X41Y34/NE2END_S3_0 INT_R_X41Y34/SL1END0 INT_R_X41Y35/NE2END0 INT_R_X41Y35/SL1BEG0 
pips: CLBLL_L_X40Y34/CLBLL_L.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 CLBLM_R_X41Y34/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX INT_L_X40Y34/INT_L.LOGIC_OUTS_L12->>NE2BEG0 INT_R_X41Y34/INT_R.BYP_ALT0->>BYP0 INT_R_X41Y34/INT_R.SL1END0->>BYP_ALT0 INT_R_X41Y35/INT_R.NE2END0->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

iQ[3]_i_1_n_0 - 
wires: CLBLL_L_X42Y33/CLBLL_WL1END2 CLBLL_L_X42Y34/CLBLL_LL_D CLBLL_L_X42Y34/CLBLL_LOGIC_OUTS15 CLBLM_R_X41Y33/CLBLM_WL1END2 CLBLM_R_X41Y34/CLBLM_FAN6 CLBLM_R_X41Y34/CLBLM_L_CE INT_L_X42Y33/SL1END3 INT_L_X42Y33/WL1BEG2 INT_L_X42Y34/LOGIC_OUTS_L15 INT_L_X42Y34/SL1BEG3 INT_R_X41Y33/NL1BEG2 INT_R_X41Y33/WL1END2 INT_R_X41Y34/FAN6 INT_R_X41Y34/FAN_ALT6 INT_R_X41Y34/NL1END2 
pips: CLBLL_L_X42Y34/CLBLL_L.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 CLBLM_R_X41Y34/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE INT_L_X42Y33/INT_L.SL1END3->>WL1BEG2 INT_L_X42Y34/INT_L.LOGIC_OUTS_L15->>SL1BEG3 INT_R_X41Y33/INT_R.WL1END2->>NL1BEG2 INT_R_X41Y34/INT_R.FAN_ALT6->>FAN6 INT_R_X41Y34/INT_R.NL1END2->>FAN_ALT6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

iQ[3]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

D[1] - 
wires: CLBLL_L_X42Y38/CLBLL_WW2END0 CLBLM_R_X41Y38/CLBLM_BYP1 CLBLM_R_X41Y38/CLBLM_M_AX CLBLM_R_X41Y38/CLBLM_WW2END0 CLBLM_R_X43Y38/CLBLM_LOGIC_OUTS8 CLBLM_R_X43Y38/CLBLM_L_A INT_L_X42Y38/WW2A0 INT_R_X41Y38/BYP1 INT_R_X41Y38/BYP_ALT1 INT_R_X41Y38/WW2END0 INT_R_X43Y38/LOGIC_OUTS8 INT_R_X43Y38/WW2BEG0 
pips: CLBLM_R_X41Y38/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X43Y38/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_R_X41Y38/INT_R.BYP_ALT1->>BYP1 INT_R_X41Y38/INT_R.WW2END0->>BYP_ALT1 INT_R_X43Y38/INT_R.LOGIC_OUTS8->>WW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

readDfw[1] - 
wires: CLBLM_R_X43Y38/CLBLM_IMUX19 CLBLM_R_X43Y38/CLBLM_IMUX3 CLBLM_R_X43Y38/CLBLM_LOGIC_OUTS1 CLBLM_R_X43Y38/CLBLM_L_A2 CLBLM_R_X43Y38/CLBLM_L_B2 CLBLM_R_X43Y38/CLBLM_L_BQ INT_R_X43Y38/IMUX19 INT_R_X43Y38/IMUX3 INT_R_X43Y38/LOGIC_OUTS1 
pips: CLBLM_R_X43Y38/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X43Y38/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X43Y38/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_R_X43Y38/INT_R.LOGIC_OUTS1->>IMUX19 INT_R_X43Y38/INT_R.LOGIC_OUTS1->>IMUX3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

readDlw[1] - 
wires: CLBLM_R_X43Y38/CLBLM_BYP5 CLBLM_R_X43Y38/CLBLM_IMUX10 CLBLM_R_X43Y38/CLBLM_IMUX26 CLBLM_R_X43Y38/CLBLM_L_A4 CLBLM_R_X43Y38/CLBLM_L_B4 CLBLM_R_X43Y38/CLBLM_L_BX CLBLM_R_X43Y39/CLBLM_LOGIC_OUTS6 CLBLM_R_X43Y39/CLBLM_M_CQ INT_R_X43Y38/BYP5 INT_R_X43Y38/BYP_ALT1 INT_R_X43Y38/BYP_ALT5 INT_R_X43Y38/BYP_BOUNCE1 INT_R_X43Y38/GFAN0 INT_R_X43Y38/IMUX10 INT_R_X43Y38/IMUX26 INT_R_X43Y38/SR1BEG_S0 INT_R_X43Y38/SR1END3 INT_R_X43Y39/LOGIC_OUTS6 INT_R_X43Y39/SR1BEG3 INT_R_X43Y39/SR1END_N3_3 
pips: CLBLM_R_X43Y38/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX CLBLM_R_X43Y38/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X43Y38/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X43Y39/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_R_X43Y38/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X43Y38/INT_R.BYP_ALT5->>BYP5 INT_R_X43Y38/INT_R.BYP_BOUNCE1->>GFAN0 INT_R_X43Y38/INT_R.GFAN0->>BYP_ALT5 INT_R_X43Y38/INT_R.SR1BEG_S0->>BYP_ALT1 INT_R_X43Y38/INT_R.SR1BEG_S0->>IMUX10 INT_R_X43Y38/INT_R.SR1BEG_S0->>IMUX26 INT_R_X43Y38/INT_R.SR1END3->>SR1BEG_S0 INT_R_X43Y39/INT_R.LOGIC_OUTS6->>SR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

D[0] - 
wires: CLBLM_R_X41Y38/CLBLM_FAN0 CLBLM_R_X41Y38/CLBLM_M_AI CLBLM_R_X41Y40/CLBLM_LOGIC_OUTS12 CLBLM_R_X41Y40/CLBLM_M_A INT_L_X40Y38/SE2A0 INT_L_X40Y39/SE2BEG0 INT_L_X40Y39/SW2END0 INT_R_X41Y38/FAN0 INT_R_X41Y38/FAN_ALT0 INT_R_X41Y38/SE2END0 INT_R_X41Y39/SW2A0 INT_R_X41Y40/LOGIC_OUTS12 INT_R_X41Y40/SW2BEG0 
pips: CLBLM_R_X41Y38/CLBLM_R.CLBLM_FAN0->CLBLM_M_AI CLBLM_R_X41Y40/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X40Y39/INT_L.SW2END0->>SE2BEG0 INT_R_X41Y38/INT_R.FAN_ALT0->>FAN0 INT_R_X41Y38/INT_R.SE2END0->>FAN_ALT0 INT_R_X41Y40/INT_R.LOGIC_OUTS12->>SW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

readDfw[0] - 
wires: CLBLM_R_X41Y39/CLBLM_IMUX27 CLBLM_R_X41Y39/CLBLM_LOGIC_OUTS5 CLBLM_R_X41Y39/CLBLM_M_B4 CLBLM_R_X41Y39/CLBLM_M_BQ CLBLM_R_X41Y40/CLBLM_IMUX11 CLBLM_R_X41Y40/CLBLM_M_A4 INT_R_X41Y39/IMUX27 INT_R_X41Y39/LOGIC_OUTS5 INT_R_X41Y39/NN2BEG1 INT_R_X41Y39/SL1END1 INT_R_X41Y40/IMUX11 INT_R_X41Y40/NN2A1 INT_R_X41Y40/SL1BEG1 INT_R_X41Y40/SR1END1 INT_R_X41Y41/NN2END1 INT_R_X41Y41/SR1BEG1 
pips: CLBLM_R_X41Y39/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X41Y39/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 CLBLM_R_X41Y40/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 INT_R_X41Y39/INT_R.LOGIC_OUTS5->>NN2BEG1 INT_R_X41Y39/INT_R.SL1END1->>IMUX27 INT_R_X41Y40/INT_R.SR1END1->>IMUX11 INT_R_X41Y40/INT_R.SR1END1->>SL1BEG1 INT_R_X41Y41/INT_R.NN2END1->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

readDlw[0] - 
wires: CLBLL_L_X42Y40/CLBLL_NW4END0 CLBLM_R_X41Y39/CLBLM_BYP4 CLBLM_R_X41Y39/CLBLM_IMUX15 CLBLM_R_X41Y39/CLBLM_M_B1 CLBLM_R_X41Y39/CLBLM_M_BX CLBLM_R_X41Y40/CLBLM_IMUX7 CLBLM_R_X41Y40/CLBLM_M_A1 CLBLM_R_X41Y40/CLBLM_NW4END0 CLBLM_R_X43Y36/CLBLM_LOGIC_OUTS4 CLBLM_R_X43Y36/CLBLM_M_AQ INT_L_X40Y40/EL1BEG3 INT_L_X40Y40/NW2END_S0_0 INT_L_X40Y41/EL1BEG_N3 INT_L_X40Y41/NW2END0 INT_L_X42Y36/NW6A0 INT_L_X42Y37/NW6B0 INT_L_X42Y38/NW6C0 INT_L_X42Y39/NW6D0 INT_L_X42Y40/NW6E0 INT_R_X41Y39/BYP4 INT_R_X41Y39/BYP_ALT4 INT_R_X41Y39/FAN_ALT1 INT_R_X41Y39/FAN_BOUNCE1 INT_R_X41Y39/IMUX15 INT_R_X41Y39/NW6END_S0_0 INT_R_X41Y39/SL1END3 INT_R_X41Y40/EL1END3 INT_R_X41Y40/IMUX7 INT_R_X41Y40/NW2BEG0 INT_R_X41Y40/NW6END0 INT_R_X41Y40/SL1BEG3 INT_R_X41Y41/NW2A0 INT_R_X43Y36/LOGIC_OUTS4 INT_R_X43Y36/NW6BEG0 
pips: CLBLM_R_X41Y39/CLBLM_R.CLBLM_BYP4->CLBLM_M_BX CLBLM_R_X41Y39/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y40/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X43Y36/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X40Y41/INT_L.NW2END0->>EL1BEG_N3 INT_R_X41Y39/INT_R.BYP_ALT4->>BYP4 INT_R_X41Y39/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X41Y39/INT_R.FAN_BOUNCE1->>BYP_ALT4 INT_R_X41Y39/INT_R.SL1END3->>FAN_ALT1 INT_R_X41Y39/INT_R.SL1END3->>IMUX15 INT_R_X41Y40/INT_R.EL1END3->>IMUX7 INT_R_X41Y40/INT_R.EL1END3->>SL1BEG3 INT_R_X41Y40/INT_R.NW6END0->>NW2BEG0 INT_R_X43Y36/INT_R.LOGIC_OUTS4->>NW6BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

D[3] - 
wires: CLBLM_R_X41Y38/CLBLM_BYP4 CLBLM_R_X41Y38/CLBLM_M_BX CLBLM_R_X41Y40/CLBLM_LOGIC_OUTS9 CLBLM_R_X41Y40/CLBLM_L_B INT_R_X41Y38/BYP4 INT_R_X41Y38/BYP_ALT4 INT_R_X41Y38/SS2END1 INT_R_X41Y39/SS2A1 INT_R_X41Y40/LOGIC_OUTS9 INT_R_X41Y40/SS2BEG1 
pips: CLBLM_R_X41Y38/CLBLM_R.CLBLM_BYP4->CLBLM_M_BX CLBLM_R_X41Y40/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_R_X41Y38/INT_R.BYP_ALT4->>BYP4 INT_R_X41Y38/INT_R.SS2END1->>BYP_ALT4 INT_R_X41Y40/INT_R.LOGIC_OUTS9->>SS2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

readDfw[3] - 
wires: CLBLM_R_X41Y40/CLBLM_IMUX16 CLBLM_R_X41Y40/CLBLM_IMUX36 CLBLM_R_X41Y40/CLBLM_LOGIC_OUTS2 CLBLM_R_X41Y40/CLBLM_L_B3 CLBLM_R_X41Y40/CLBLM_L_CQ CLBLM_R_X41Y40/CLBLM_L_D2 INT_R_X41Y39/SR1END3 INT_R_X41Y40/IMUX16 INT_R_X41Y40/IMUX36 INT_R_X41Y40/LOGIC_OUTS2 INT_R_X41Y40/SR1BEG3 INT_R_X41Y40/SR1END_N3_3 
pips: CLBLM_R_X41Y40/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X41Y40/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_R_X41Y40/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_R_X41Y40/INT_R.LOGIC_OUTS2->>IMUX36 INT_R_X41Y40/INT_R.LOGIC_OUTS2->>SR1BEG3 INT_R_X41Y40/INT_R.SR1END_N3_3->>IMUX16 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

readDlw[3] - 
wires: CLBLL_L_X40Y40/CLBLL_ER1BEG3 CLBLL_L_X40Y40/CLBLL_WW2END2 CLBLM_R_X39Y40/CLBLM_ER1BEG3 CLBLM_R_X39Y40/CLBLM_WW2END2 CLBLM_R_X41Y40/CLBLM_BYP2 CLBLM_R_X41Y40/CLBLM_IMUX13 CLBLM_R_X41Y40/CLBLM_IMUX37 CLBLM_R_X41Y40/CLBLM_LOGIC_OUTS16 CLBLM_R_X41Y40/CLBLM_L_AMUX CLBLM_R_X41Y40/CLBLM_L_B6 CLBLM_R_X41Y40/CLBLM_L_CX CLBLM_R_X41Y40/CLBLM_L_D4 INT_L_X40Y40/EL1BEG2 INT_L_X40Y40/ER1END3 INT_L_X40Y40/WW2A2 INT_L_X40Y41/ER1END_N3_3 INT_R_X39Y40/ER1BEG3 INT_R_X39Y40/WW2END2 INT_R_X41Y40/BYP2 INT_R_X41Y40/BYP_ALT2 INT_R_X41Y40/EL1END2 INT_R_X41Y40/IMUX13 INT_R_X41Y40/IMUX37 INT_R_X41Y40/LOGIC_OUTS16 INT_R_X41Y40/WW2BEG2 VBRK_X99Y42/VBRK_ER1BEG3 VBRK_X99Y42/VBRK_WW2END2 
pips: CLBLM_R_X41Y40/CLBLM_R.CLBLM_BYP2->CLBLM_L_CX CLBLM_R_X41Y40/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X41Y40/CLBLM_R.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_R_X41Y40/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X40Y40/INT_L.ER1END3->>EL1BEG2 INT_R_X39Y40/INT_R.WW2END2->>ER1BEG3 INT_R_X41Y40/INT_R.BYP_ALT2->>BYP2 INT_R_X41Y40/INT_R.EL1END2->>BYP_ALT2 INT_R_X41Y40/INT_R.LOGIC_OUTS16->>IMUX13 INT_R_X41Y40/INT_R.LOGIC_OUTS16->>IMUX37 INT_R_X41Y40/INT_R.LOGIC_OUTS16->>WW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

D[2] - 
wires: CLBLL_L_X42Y38/CLBLL_SW2A0 CLBLM_R_X41Y38/CLBLM_FAN2 CLBLM_R_X41Y38/CLBLM_M_BI CLBLM_R_X41Y38/CLBLM_SW2A0 CLBLM_R_X43Y37/CLBLM_LOGIC_OUTS9 CLBLM_R_X43Y37/CLBLM_L_B INT_L_X42Y38/SW2A0 INT_L_X42Y39/NW2END1 INT_L_X42Y39/SW2BEG0 INT_R_X41Y38/FAN2 INT_R_X41Y38/FAN_ALT2 INT_R_X41Y38/SW2END0 INT_R_X43Y37/LOGIC_OUTS9 INT_R_X43Y37/NR1BEG1 INT_R_X43Y38/NR1END1 INT_R_X43Y38/NW2BEG1 INT_R_X43Y39/NW2A1 
pips: CLBLM_R_X41Y38/CLBLM_R.CLBLM_FAN2->CLBLM_M_BI CLBLM_R_X43Y37/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_L_X42Y39/INT_L.NW2END1->>SW2BEG0 INT_R_X41Y38/INT_R.FAN_ALT2->>FAN2 INT_R_X41Y38/INT_R.SW2END0->>FAN_ALT2 INT_R_X43Y37/INT_R.LOGIC_OUTS9->>NR1BEG1 INT_R_X43Y38/INT_R.NR1END1->>NW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

readDfw[2] - 
wires: CLBLM_R_X43Y37/CLBLM_IMUX16 CLBLM_R_X43Y37/CLBLM_IMUX30 CLBLM_R_X43Y37/CLBLM_LOGIC_OUTS0 CLBLM_R_X43Y37/CLBLM_L_AQ CLBLM_R_X43Y37/CLBLM_L_B3 CLBLM_R_X43Y37/CLBLM_L_C5 INT_R_X43Y37/IMUX16 INT_R_X43Y37/IMUX30 INT_R_X43Y37/LOGIC_OUTS0 INT_R_X43Y37/NL1BEG_N3 
pips: CLBLM_R_X43Y37/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X43Y37/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X43Y37/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_R_X43Y37/INT_R.LOGIC_OUTS0->>IMUX16 INT_R_X43Y37/INT_R.LOGIC_OUTS0->>NL1BEG_N3 INT_R_X43Y37/INT_R.NL1BEG_N3->>IMUX30 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

readDlw[2] - 
wires: BRAM_INT_INTERFACE_L_X44Y37/INT_INTERFACE_WL1END0 BRAM_INT_INTERFACE_L_X44Y39/INT_INTERFACE_EL1BEG1 BRAM_L_X44Y35/BRAM_EL1BEG1_4 BRAM_L_X44Y35/BRAM_WL1END0_2 CLBLM_R_X43Y37/CLBLM_BYP0 CLBLM_R_X43Y37/CLBLM_IMUX13 CLBLM_R_X43Y37/CLBLM_IMUX20 CLBLM_R_X43Y37/CLBLM_L_AX CLBLM_R_X43Y37/CLBLM_L_B6 CLBLM_R_X43Y37/CLBLM_L_C2 CLBLM_R_X43Y37/CLBLM_WL1END0 CLBLM_R_X43Y39/CLBLM_EL1BEG1 CLBLM_R_X43Y39/CLBLM_LOGIC_OUTS20 CLBLM_R_X43Y39/CLBLM_M_AMUX INT_L_X42Y37/SE2A2 INT_L_X42Y38/SE2BEG2 INT_L_X42Y38/SW2END2 INT_L_X44Y37/SS2END1 INT_L_X44Y37/WL1BEG0 INT_L_X44Y38/SS2A1 INT_L_X44Y39/EL1END1 INT_L_X44Y39/SS2BEG1 INT_R_X43Y37/BYP0 INT_R_X43Y37/BYP_ALT0 INT_R_X43Y37/IMUX13 INT_R_X43Y37/IMUX20 INT_R_X43Y37/SE2END2 INT_R_X43Y37/WL1END0 INT_R_X43Y38/SW2A2 INT_R_X43Y39/EL1BEG1 INT_R_X43Y39/LOGIC_OUTS20 INT_R_X43Y39/SW2BEG2 
pips: CLBLM_R_X43Y37/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X43Y37/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X43Y37/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X43Y39/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X42Y38/INT_L.SW2END2->>SE2BEG2 INT_L_X44Y37/INT_L.SS2END1->>WL1BEG0 INT_L_X44Y39/INT_L.EL1END1->>SS2BEG1 INT_R_X43Y37/INT_R.BYP_ALT0->>BYP0 INT_R_X43Y37/INT_R.SE2END2->>IMUX13 INT_R_X43Y37/INT_R.SE2END2->>IMUX20 INT_R_X43Y37/INT_R.WL1END0->>BYP_ALT0 INT_R_X43Y39/INT_R.LOGIC_OUTS20->>EL1BEG1 INT_R_X43Y39/INT_R.LOGIC_OUTS20->>SW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

D[5] - 
wires: CLBLL_L_X42Y39/CLBLL_LOGIC_OUTS9 CLBLL_L_X42Y39/CLBLL_L_B CLBLL_L_X42Y39/CLBLL_WR1END2 CLBLM_R_X41Y38/CLBLM_BYP3 CLBLM_R_X41Y38/CLBLM_M_CX CLBLM_R_X41Y39/CLBLM_WR1END2 INT_L_X42Y39/LOGIC_OUTS_L9 INT_L_X42Y39/WR1BEG2 INT_R_X41Y38/BYP3 INT_R_X41Y38/BYP_ALT3 INT_R_X41Y38/SR1END2 INT_R_X41Y39/SR1BEG2 INT_R_X41Y39/WR1END2 
pips: CLBLL_L_X42Y39/CLBLL_L.CLBLL_L_B->CLBLL_LOGIC_OUTS9 CLBLM_R_X41Y38/CLBLM_R.CLBLM_BYP3->CLBLM_M_CX INT_L_X42Y39/INT_L.LOGIC_OUTS_L9->>WR1BEG2 INT_R_X41Y38/INT_R.BYP_ALT3->>BYP3 INT_R_X41Y38/INT_R.SR1END2->>BYP_ALT3 INT_R_X41Y39/INT_R.WR1END2->>SR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

readDfw[5] - 
wires: CLBLL_L_X42Y39/CLBLL_IMUX16 CLBLL_L_X42Y39/CLBLL_IMUX30 CLBLL_L_X42Y39/CLBLL_L_B3 CLBLL_L_X42Y39/CLBLL_L_C5 CLBLM_R_X43Y39/CLBLM_LOGIC_OUTS7 CLBLM_R_X43Y39/CLBLM_M_DQ INT_L_X42Y38/SW2END3 INT_L_X42Y39/IMUX_L16 INT_L_X42Y39/IMUX_L30 INT_L_X42Y39/NL1BEG_N3 INT_L_X42Y39/SW2END_N0_3 INT_R_X43Y38/SW2A3 INT_R_X43Y39/LOGIC_OUTS7 INT_R_X43Y39/SW2BEG3 
pips: CLBLL_L_X42Y39/CLBLL_L.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_L_X42Y39/CLBLL_L.CLBLL_IMUX30->CLBLL_L_C5 CLBLM_R_X43Y39/CLBLM_R.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 INT_L_X42Y39/INT_L.NL1BEG_N3->>IMUX_L30 INT_L_X42Y39/INT_L.SW2END_N0_3->>IMUX_L16 INT_L_X42Y39/INT_L.SW2END_N0_3->>NL1BEG_N3 INT_R_X43Y39/INT_R.LOGIC_OUTS7->>SW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

readDlw[5] - 
wires: CLBLL_L_X42Y39/CLBLL_IMUX21 CLBLL_L_X42Y39/CLBLL_IMUX26 CLBLL_L_X42Y39/CLBLL_L_B4 CLBLL_L_X42Y39/CLBLL_L_C4 CLBLM_R_X43Y39/CLBLM_BYP6 CLBLM_R_X43Y39/CLBLM_LOGIC_OUTS21 CLBLM_R_X43Y39/CLBLM_M_BMUX CLBLM_R_X43Y39/CLBLM_M_DX INT_L_X42Y39/FAN_ALT1 INT_L_X42Y39/FAN_BOUNCE1 INT_L_X42Y39/IMUX_L21 INT_L_X42Y39/IMUX_L26 INT_L_X42Y39/WL1END2 INT_R_X43Y39/BYP6 INT_R_X43Y39/BYP_ALT5 INT_R_X43Y39/BYP_ALT6 INT_R_X43Y39/BYP_BOUNCE5 INT_R_X43Y39/FAN_ALT3 INT_R_X43Y39/FAN_BOUNCE3 INT_R_X43Y39/LOGIC_OUTS21 INT_R_X43Y39/WL1BEG2 
pips: CLBLL_L_X42Y39/CLBLL_L.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_L_X42Y39/CLBLL_L.CLBLL_IMUX26->CLBLL_L_B4 CLBLM_R_X43Y39/CLBLM_R.CLBLM_BYP6->CLBLM_M_DX CLBLM_R_X43Y39/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_L_X42Y39/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X42Y39/INT_L.FAN_BOUNCE1->>IMUX_L26 INT_L_X42Y39/INT_L.WL1END2->>FAN_ALT1 INT_L_X42Y39/INT_L.WL1END2->>IMUX_L21 INT_R_X43Y39/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X43Y39/INT_R.BYP_ALT6->>BYP6 INT_R_X43Y39/INT_R.BYP_BOUNCE5->>BYP_ALT6 INT_R_X43Y39/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X43Y39/INT_R.FAN_BOUNCE3->>BYP_ALT5 INT_R_X43Y39/INT_R.LOGIC_OUTS21->>FAN_ALT3 INT_R_X43Y39/INT_R.LOGIC_OUTS21->>WL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

D[4] - 
wires: CLBLL_L_X42Y36/CLBLL_WW2END1 CLBLM_R_X41Y36/CLBLM_WW2END1 CLBLM_R_X41Y38/CLBLM_FAN5 CLBLM_R_X41Y38/CLBLM_M_CI CLBLM_R_X43Y37/CLBLM_LOGIC_OUTS12 CLBLM_R_X43Y37/CLBLM_M_A INT_L_X42Y36/WW2A1 INT_R_X41Y36/NN2BEG2 INT_R_X41Y36/WW2END1 INT_R_X41Y37/NN2A2 INT_R_X41Y38/FAN5 INT_R_X41Y38/FAN_ALT5 INT_R_X41Y38/NN2END2 INT_R_X43Y36/SR1END1 INT_R_X43Y36/WW2BEG1 INT_R_X43Y37/LOGIC_OUTS12 INT_R_X43Y37/SR1BEG1 
pips: CLBLM_R_X41Y38/CLBLM_R.CLBLM_FAN5->CLBLM_M_CI CLBLM_R_X43Y37/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_R_X41Y36/INT_R.WW2END1->>NN2BEG2 INT_R_X41Y38/INT_R.FAN_ALT5->>FAN5 INT_R_X41Y38/INT_R.NN2END2->>FAN_ALT5 INT_R_X43Y36/INT_R.SR1END1->>WW2BEG1 INT_R_X43Y37/INT_R.LOGIC_OUTS12->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

readDfw[4] - 
wires: BRAM_INT_INTERFACE_L_X44Y37/INT_INTERFACE_EE2BEG0 BRAM_INT_INTERFACE_L_X44Y37/INT_INTERFACE_WR1END2 BRAM_L_X44Y35/BRAM_EE2BEG0_2 BRAM_L_X44Y35/BRAM_WR1END2_2 CLBLM_R_X43Y37/CLBLM_EE2BEG0 CLBLM_R_X43Y37/CLBLM_IMUX1 CLBLM_R_X43Y37/CLBLM_IMUX28 CLBLM_R_X43Y37/CLBLM_LOGIC_OUTS4 CLBLM_R_X43Y37/CLBLM_M_A3 CLBLM_R_X43Y37/CLBLM_M_AQ CLBLM_R_X43Y37/CLBLM_M_C4 CLBLM_R_X43Y37/CLBLM_WR1END2 INT_L_X44Y37/EE2A0 INT_L_X44Y37/WR1BEG2 INT_L_X44Y37/WR1END1 INT_R_X43Y37/EE2BEG0 INT_R_X43Y37/IMUX1 INT_R_X43Y37/IMUX28 INT_R_X43Y37/LOGIC_OUTS4 INT_R_X43Y37/WR1END2 INT_R_X45Y37/EE2END0 INT_R_X45Y37/WR1BEG1 
pips: CLBLM_R_X43Y37/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X43Y37/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X43Y37/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X44Y37/INT_L.WR1END1->>WR1BEG2 INT_R_X43Y37/INT_R.LOGIC_OUTS4->>EE2BEG0 INT_R_X43Y37/INT_R.LOGIC_OUTS4->>IMUX1 INT_R_X43Y37/INT_R.WR1END2->>IMUX28 INT_R_X45Y37/INT_R.EE2END0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

readDlw[4] - 
wires: CLBLM_R_X43Y36/CLBLM_LOGIC_OUTS21 CLBLM_R_X43Y36/CLBLM_M_BMUX CLBLM_R_X43Y37/CLBLM_BYP1 CLBLM_R_X43Y37/CLBLM_IMUX29 CLBLM_R_X43Y37/CLBLM_IMUX4 CLBLM_R_X43Y37/CLBLM_M_A6 CLBLM_R_X43Y37/CLBLM_M_AX CLBLM_R_X43Y37/CLBLM_M_C2 INT_R_X43Y36/LOGIC_OUTS21 INT_R_X43Y36/NL1BEG2 INT_R_X43Y37/BYP1 INT_R_X43Y37/BYP_ALT1 INT_R_X43Y37/BYP_ALT5 INT_R_X43Y37/BYP_BOUNCE5 INT_R_X43Y37/FAN_ALT5 INT_R_X43Y37/FAN_BOUNCE5 INT_R_X43Y37/IMUX29 INT_R_X43Y37/IMUX4 INT_R_X43Y37/NL1END2 
pips: CLBLM_R_X43Y36/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 CLBLM_R_X43Y37/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X43Y37/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X43Y37/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 INT_R_X43Y36/INT_R.LOGIC_OUTS21->>NL1BEG2 INT_R_X43Y37/INT_R.BYP_ALT1->>BYP1 INT_R_X43Y37/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X43Y37/INT_R.BYP_BOUNCE5->>FAN_ALT5 INT_R_X43Y37/INT_R.BYP_BOUNCE5->>IMUX29 INT_R_X43Y37/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X43Y37/INT_R.FAN_BOUNCE5->>BYP_ALT1 INT_R_X43Y37/INT_R.NL1END2->>BYP_ALT5 INT_R_X43Y37/INT_R.NL1END2->>IMUX4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

D[13] - 
wires: CLBLM_R_X41Y35/CLBLM_LOGIC_OUTS8 CLBLM_R_X41Y35/CLBLM_L_A CLBLM_R_X41Y37/CLBLM_BYP1 CLBLM_R_X41Y37/CLBLM_M_AX INT_R_X41Y35/LOGIC_OUTS8 INT_R_X41Y35/NN2BEG0 INT_R_X41Y36/NN2A0 INT_R_X41Y36/NN2END_S2_0 INT_R_X41Y37/BYP1 INT_R_X41Y37/BYP_ALT0 INT_R_X41Y37/BYP_ALT1 INT_R_X41Y37/BYP_BOUNCE0 INT_R_X41Y37/NN2END0 
pips: CLBLM_R_X41Y35/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 CLBLM_R_X41Y37/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX INT_R_X41Y35/INT_R.LOGIC_OUTS8->>NN2BEG0 INT_R_X41Y37/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X41Y37/INT_R.BYP_ALT1->>BYP1 INT_R_X41Y37/INT_R.BYP_BOUNCE0->>BYP_ALT1 INT_R_X41Y37/INT_R.NN2END0->>BYP_ALT0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

readDfw[13] - 
wires: CLBLM_R_X41Y35/CLBLM_IMUX0 CLBLM_R_X41Y35/CLBLM_IMUX30 CLBLM_R_X41Y35/CLBLM_LOGIC_OUTS0 CLBLM_R_X41Y35/CLBLM_L_A3 CLBLM_R_X41Y35/CLBLM_L_AQ CLBLM_R_X41Y35/CLBLM_L_C5 INT_R_X41Y35/IMUX0 INT_R_X41Y35/IMUX30 INT_R_X41Y35/LOGIC_OUTS0 INT_R_X41Y35/NL1BEG_N3 
pips: CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X41Y35/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_R_X41Y35/INT_R.LOGIC_OUTS0->>IMUX0 INT_R_X41Y35/INT_R.LOGIC_OUTS0->>NL1BEG_N3 INT_R_X41Y35/INT_R.NL1BEG_N3->>IMUX30 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

readDlw[13] - 
wires: CLBLL_L_X42Y35/CLBLL_WW2END1 CLBLL_L_X42Y40/CLBLL_SW4A0 CLBLM_R_X41Y35/CLBLM_BYP0 CLBLM_R_X41Y35/CLBLM_IMUX20 CLBLM_R_X41Y35/CLBLM_IMUX9 CLBLM_R_X41Y35/CLBLM_L_A5 CLBLM_R_X41Y35/CLBLM_L_AX CLBLM_R_X41Y35/CLBLM_L_C2 CLBLM_R_X41Y35/CLBLM_WW2END1 CLBLM_R_X41Y40/CLBLM_SW4A0 CLBLM_R_X43Y39/CLBLM_LOGIC_OUTS5 CLBLM_R_X43Y39/CLBLM_M_BQ INT_L_X40Y35/SE2A0 INT_L_X40Y36/SE2BEG0 INT_L_X40Y36/SW6END0 INT_L_X42Y35/WW2A1 INT_L_X42Y40/NW2END1 INT_L_X42Y40/SW6BEG0 INT_R_X41Y35/BYP0 INT_R_X41Y35/BYP_ALT0 INT_R_X41Y35/IMUX20 INT_R_X41Y35/IMUX9 INT_R_X41Y35/SE2END0 INT_R_X41Y35/WW2END1 INT_R_X41Y36/SW6E0 INT_R_X41Y37/SW6D0 INT_R_X41Y38/SW6C0 INT_R_X41Y39/SW6B0 INT_R_X41Y40/SW6A0 INT_R_X43Y35/SS2END1 INT_R_X43Y35/WW2BEG1 INT_R_X43Y36/SS2A1 INT_R_X43Y37/SS2BEG1 INT_R_X43Y37/SS2END1 INT_R_X43Y38/SS2A1 INT_R_X43Y39/LOGIC_OUTS5 INT_R_X43Y39/NW2BEG1 INT_R_X43Y39/SS2BEG1 INT_R_X43Y40/NW2A1 
pips: CLBLM_R_X41Y35/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X43Y39/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X40Y36/INT_L.SW6END0->>SE2BEG0 INT_L_X42Y40/INT_L.NW2END1->>SW6BEG0 INT_R_X41Y35/INT_R.BYP_ALT0->>BYP0 INT_R_X41Y35/INT_R.SE2END0->>BYP_ALT0 INT_R_X41Y35/INT_R.SE2END0->>IMUX9 INT_R_X41Y35/INT_R.WW2END1->>IMUX20 INT_R_X43Y35/INT_R.SS2END1->>WW2BEG1 INT_R_X43Y37/INT_R.SS2END1->>SS2BEG1 INT_R_X43Y39/INT_R.LOGIC_OUTS5->>NW2BEG1 INT_R_X43Y39/INT_R.LOGIC_OUTS5->>SS2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

D[12] - 
wires: CLBLL_L_X42Y36/CLBLL_WL1END3 CLBLM_R_X41Y36/CLBLM_WL1END3 CLBLM_R_X41Y37/CLBLM_FAN0 CLBLM_R_X41Y37/CLBLM_M_AI CLBLM_R_X43Y37/CLBLM_LOGIC_OUTS13 CLBLM_R_X43Y37/CLBLM_M_B INT_L_X42Y36/WL1BEG3 INT_L_X42Y37/WL1BEG_N3 INT_L_X42Y37/WL1END0 INT_R_X41Y36/WL1END3 INT_R_X41Y37/FAN0 INT_R_X41Y37/FAN_ALT0 INT_R_X41Y37/WL1END_N1_3 INT_R_X43Y37/LOGIC_OUTS13 INT_R_X43Y37/WL1BEG0 
pips: CLBLM_R_X41Y37/CLBLM_R.CLBLM_FAN0->CLBLM_M_AI CLBLM_R_X43Y37/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X42Y37/INT_L.WL1END0->>WL1BEG_N3 INT_R_X41Y37/INT_R.FAN_ALT0->>FAN0 INT_R_X41Y37/INT_R.WL1END_N1_3->>FAN_ALT0 INT_R_X43Y37/INT_R.LOGIC_OUTS13->>WL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

readDfw[12] - 
wires: CLBLM_R_X43Y37/CLBLM_IMUX17 CLBLM_R_X43Y37/CLBLM_IMUX40 CLBLM_R_X43Y37/CLBLM_M_B3 CLBLM_R_X43Y37/CLBLM_M_D1 CLBLM_R_X43Y38/CLBLM_LOGIC_OUTS0 CLBLM_R_X43Y38/CLBLM_L_AQ INT_R_X43Y37/IMUX17 INT_R_X43Y37/IMUX40 INT_R_X43Y37/SL1END0 INT_R_X43Y38/LOGIC_OUTS0 INT_R_X43Y38/SL1BEG0 
pips: CLBLM_R_X43Y37/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X43Y37/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X43Y38/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_R_X43Y37/INT_R.SL1END0->>IMUX17 INT_R_X43Y37/INT_R.SL1END0->>IMUX40 INT_R_X43Y38/INT_R.LOGIC_OUTS0->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

readDlw[12] - 
wires: CLBLM_R_X43Y36/CLBLM_LOGIC_OUTS5 CLBLM_R_X43Y36/CLBLM_M_BQ CLBLM_R_X43Y37/CLBLM_IMUX27 CLBLM_R_X43Y37/CLBLM_IMUX47 CLBLM_R_X43Y37/CLBLM_M_B4 CLBLM_R_X43Y37/CLBLM_M_D5 CLBLM_R_X43Y38/CLBLM_BYP0 CLBLM_R_X43Y38/CLBLM_L_AX INT_R_X43Y36/LOGIC_OUTS5 INT_R_X43Y36/NR1BEG1 INT_R_X43Y37/IMUX27 INT_R_X43Y37/IMUX47 INT_R_X43Y37/NL1BEG0 INT_R_X43Y37/NL1END_S3_0 INT_R_X43Y37/NR1END1 INT_R_X43Y38/BYP0 INT_R_X43Y38/BYP_ALT0 INT_R_X43Y38/NL1END0 
pips: CLBLM_R_X43Y36/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 CLBLM_R_X43Y37/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X43Y37/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_R_X43Y38/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX INT_R_X43Y36/INT_R.LOGIC_OUTS5->>NR1BEG1 INT_R_X43Y37/INT_R.NL1END_S3_0->>IMUX47 INT_R_X43Y37/INT_R.NR1END1->>IMUX27 INT_R_X43Y37/INT_R.NR1END1->>NL1BEG0 INT_R_X43Y38/INT_R.BYP_ALT0->>BYP0 INT_R_X43Y38/INT_R.NL1END0->>BYP_ALT0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

D[15] - 
wires: CLBLL_L_X42Y37/CLBLL_WR1END1 CLBLM_R_X41Y37/CLBLM_BYP4 CLBLM_R_X41Y37/CLBLM_M_BX CLBLM_R_X41Y37/CLBLM_WR1END1 CLBLM_R_X43Y36/CLBLM_LOGIC_OUTS22 CLBLM_R_X43Y36/CLBLM_M_C CLBLM_R_X43Y36/CLBLM_M_CMUX INT_L_X42Y36/NW2END_S0_0 INT_L_X42Y37/NW2END0 INT_L_X42Y37/WR1BEG1 INT_R_X41Y37/BYP4 INT_R_X41Y37/BYP_ALT4 INT_R_X41Y37/WR1END1 INT_R_X43Y36/LOGIC_OUTS22 INT_R_X43Y36/NW2BEG0 INT_R_X43Y37/NW2A0 
pips: CLBLM_R_X41Y37/CLBLM_R.CLBLM_BYP4->CLBLM_M_BX CLBLM_R_X43Y36/CLBLM_R.CLBLM_M_C->>CLBLM_M_CMUX CLBLM_R_X43Y36/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_L_X42Y37/INT_L.NW2END0->>WR1BEG1 INT_R_X41Y37/INT_R.BYP_ALT4->>BYP4 INT_R_X41Y37/INT_R.WR1END1->>BYP_ALT4 INT_R_X43Y36/INT_R.LOGIC_OUTS22->>NW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

readDfw[15] - 
wires: CLBLM_R_X43Y36/CLBLM_IMUX29 CLBLM_R_X43Y36/CLBLM_IMUX45 CLBLM_R_X43Y36/CLBLM_LOGIC_OUTS6 CLBLM_R_X43Y36/CLBLM_M_C2 CLBLM_R_X43Y36/CLBLM_M_CQ CLBLM_R_X43Y36/CLBLM_M_D2 INT_R_X43Y36/IMUX29 INT_R_X43Y36/IMUX45 INT_R_X43Y36/LOGIC_OUTS6 
pips: CLBLM_R_X43Y36/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X43Y36/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X43Y36/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_R_X43Y36/INT_R.LOGIC_OUTS6->>IMUX29 INT_R_X43Y36/INT_R.LOGIC_OUTS6->>IMUX45 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

readDlw[15] - 
wires: BRAM_INT_INTERFACE_L_X44Y35/INT_INTERFACE_SE2A2 BRAM_INT_INTERFACE_L_X44Y36/INT_INTERFACE_WR1END3 BRAM_L_X44Y35/BRAM_SE2A2_0 BRAM_L_X44Y35/BRAM_WR1END3_1 CLBLL_L_X42Y36/CLBLL_EL1BEG3 CLBLM_R_X41Y36/CLBLM_EL1BEG3 CLBLM_R_X41Y37/CLBLM_LOGIC_OUTS0 CLBLM_R_X41Y37/CLBLM_L_AQ CLBLM_R_X43Y35/CLBLM_SE2A2 CLBLM_R_X43Y36/CLBLM_BYP3 CLBLM_R_X43Y36/CLBLM_IMUX28 CLBLM_R_X43Y36/CLBLM_IMUX44 CLBLM_R_X43Y36/CLBLM_M_C4 CLBLM_R_X43Y36/CLBLM_M_CX CLBLM_R_X43Y36/CLBLM_M_D4 CLBLM_R_X43Y36/CLBLM_WR1END3 INT_L_X42Y36/EL1BEG2 INT_L_X42Y36/EL1END3 INT_L_X44Y35/NR1BEG2 INT_L_X44Y35/SE2END2 INT_L_X44Y36/NR1END2 INT_L_X44Y36/WR1BEG3 INT_R_X41Y36/EL1BEG3 INT_R_X41Y37/EL1BEG_N3 INT_R_X41Y37/LOGIC_OUTS0 INT_R_X43Y35/SE2A2 INT_R_X43Y36/BYP3 INT_R_X43Y36/BYP_ALT3 INT_R_X43Y36/EL1END2 INT_R_X43Y36/IMUX28 INT_R_X43Y36/IMUX44 INT_R_X43Y36/SE2BEG2 INT_R_X43Y36/WR1END3 
pips: CLBLM_R_X41Y37/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X43Y36/CLBLM_R.CLBLM_BYP3->CLBLM_M_CX CLBLM_R_X43Y36/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X43Y36/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 INT_L_X42Y36/INT_L.EL1END3->>EL1BEG2 INT_L_X44Y35/INT_L.SE2END2->>NR1BEG2 INT_L_X44Y36/INT_L.NR1END2->>WR1BEG3 INT_R_X41Y37/INT_R.LOGIC_OUTS0->>EL1BEG_N3 INT_R_X43Y36/INT_R.BYP_ALT3->>BYP3 INT_R_X43Y36/INT_R.EL1END2->>IMUX28 INT_R_X43Y36/INT_R.EL1END2->>IMUX44 INT_R_X43Y36/INT_R.EL1END2->>SE2BEG2 INT_R_X43Y36/INT_R.WR1END3->>BYP_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

D[14] - 
wires: CLBLL_L_X40Y36/CLBLL_ER1BEG3 CLBLL_L_X40Y36/CLBLL_SW4END2 CLBLM_R_X39Y36/CLBLM_ER1BEG3 CLBLM_R_X39Y36/CLBLM_SW4END2 CLBLM_R_X41Y37/CLBLM_FAN2 CLBLM_R_X41Y37/CLBLM_M_BI CLBLM_R_X41Y40/CLBLM_LOGIC_OUTS10 CLBLM_R_X41Y40/CLBLM_L_C INT_L_X40Y36/ER1BEG_S0 INT_L_X40Y36/ER1END3 INT_L_X40Y36/SW6E2 INT_L_X40Y37/ER1BEG0 INT_L_X40Y37/ER1END_N3_3 INT_L_X40Y37/SW6D2 INT_L_X40Y38/SW6C2 INT_L_X40Y39/SW6B2 INT_L_X40Y40/SW6A2 INT_R_X39Y36/ER1BEG3 INT_R_X39Y36/SW6END2 INT_R_X41Y37/ER1END0 INT_R_X41Y37/FAN2 INT_R_X41Y37/FAN_ALT2 INT_R_X41Y40/LOGIC_OUTS10 INT_R_X41Y40/SW6BEG2 VBRK_X99Y38/VBRK_ER1BEG3 VBRK_X99Y38/VBRK_SW4END2 
pips: CLBLM_R_X41Y37/CLBLM_R.CLBLM_FAN2->CLBLM_M_BI CLBLM_R_X41Y40/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_L_X40Y36/INT_L.ER1END3->>ER1BEG_S0 INT_R_X39Y36/INT_R.SW6END2->>ER1BEG3 INT_R_X41Y37/INT_R.ER1END0->>FAN_ALT2 INT_R_X41Y37/INT_R.FAN_ALT2->>FAN2 INT_R_X41Y40/INT_R.LOGIC_OUTS10->>SW6BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

readDfw[14] - 
wires: CLBLM_R_X41Y40/CLBLM_IMUX23 CLBLM_R_X41Y40/CLBLM_IMUX31 CLBLM_R_X41Y40/CLBLM_LOGIC_OUTS1 CLBLM_R_X41Y40/CLBLM_L_BQ CLBLM_R_X41Y40/CLBLM_L_C3 CLBLM_R_X41Y40/CLBLM_M_C5 INT_R_X41Y40/IMUX23 INT_R_X41Y40/IMUX31 INT_R_X41Y40/LOGIC_OUTS1 INT_R_X41Y40/NL1BEG0 INT_R_X41Y40/NL1END_S3_0 INT_R_X41Y41/NL1END0 
pips: CLBLM_R_X41Y40/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X41Y40/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X41Y40/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_R_X41Y40/INT_R.LOGIC_OUTS1->>NL1BEG0 INT_R_X41Y40/INT_R.NL1END_S3_0->>IMUX23 INT_R_X41Y40/INT_R.NL1END_S3_0->>IMUX31 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

readDlw[14] - 
wires: CLBLL_L_X42Y39/CLBLL_ER1BEG1 CLBLL_L_X42Y40/CLBLL_WR1END2 CLBLM_R_X41Y39/CLBLM_ER1BEG1 CLBLM_R_X41Y39/CLBLM_LOGIC_OUTS4 CLBLM_R_X41Y39/CLBLM_M_AQ CLBLM_R_X41Y40/CLBLM_BYP5 CLBLM_R_X41Y40/CLBLM_IMUX32 CLBLM_R_X41Y40/CLBLM_IMUX33 CLBLM_R_X41Y40/CLBLM_L_BX CLBLM_R_X41Y40/CLBLM_L_C1 CLBLM_R_X41Y40/CLBLM_M_C1 CLBLM_R_X41Y40/CLBLM_WR1END2 INT_L_X42Y39/ER1END1 INT_L_X42Y39/NR1BEG1 INT_L_X42Y40/NR1END1 INT_L_X42Y40/WR1BEG2 INT_R_X41Y39/ER1BEG1 INT_R_X41Y39/LOGIC_OUTS4 INT_R_X41Y39/NR1BEG0 INT_R_X41Y40/BYP5 INT_R_X41Y40/BYP_ALT5 INT_R_X41Y40/IMUX32 INT_R_X41Y40/IMUX33 INT_R_X41Y40/NR1END0 INT_R_X41Y40/WR1END2 
pips: CLBLM_R_X41Y39/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_R_X41Y40/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX CLBLM_R_X41Y40/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y40/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 INT_L_X42Y39/INT_L.ER1END1->>NR1BEG1 INT_L_X42Y40/INT_L.NR1END1->>WR1BEG2 INT_R_X41Y39/INT_R.LOGIC_OUTS4->>ER1BEG1 INT_R_X41Y39/INT_R.LOGIC_OUTS4->>NR1BEG0 INT_R_X41Y40/INT_R.BYP_ALT5->>BYP5 INT_R_X41Y40/INT_R.NR1END0->>IMUX32 INT_R_X41Y40/INT_R.NR1END0->>IMUX33 INT_R_X41Y40/INT_R.WR1END2->>BYP_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

D[17] - 
wires: CLBLL_L_X42Y37/CLBLL_WW2END2 CLBLM_R_X41Y37/CLBLM_BYP3 CLBLM_R_X41Y37/CLBLM_M_CX CLBLM_R_X41Y37/CLBLM_WW2END2 CLBLM_R_X43Y38/CLBLM_LOGIC_OUTS9 CLBLM_R_X43Y38/CLBLM_L_B INT_L_X42Y37/WW2A2 INT_R_X41Y37/BYP3 INT_R_X41Y37/BYP_ALT3 INT_R_X41Y37/WW2END2 INT_R_X43Y37/SR1END2 INT_R_X43Y37/WW2BEG2 INT_R_X43Y38/LOGIC_OUTS9 INT_R_X43Y38/SR1BEG2 
pips: CLBLM_R_X41Y37/CLBLM_R.CLBLM_BYP3->CLBLM_M_CX CLBLM_R_X43Y38/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_R_X41Y37/INT_R.BYP_ALT3->>BYP3 INT_R_X41Y37/INT_R.WW2END2->>BYP_ALT3 INT_R_X43Y37/INT_R.SR1END2->>WW2BEG2 INT_R_X43Y38/INT_R.LOGIC_OUTS9->>SR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

D[16] - 
wires: CLBLM_R_X41Y37/CLBLM_FAN5 CLBLM_R_X41Y37/CLBLM_M_CI CLBLM_R_X41Y39/CLBLM_LOGIC_OUTS13 CLBLM_R_X41Y39/CLBLM_M_B INT_R_X41Y37/FAN5 INT_R_X41Y37/FAN_ALT5 INT_R_X41Y37/SR1END2 INT_R_X41Y38/SL1END1 INT_R_X41Y38/SR1BEG2 INT_R_X41Y39/LOGIC_OUTS13 INT_R_X41Y39/SL1BEG1 
pips: CLBLM_R_X41Y37/CLBLM_R.CLBLM_FAN5->CLBLM_M_CI CLBLM_R_X41Y39/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_R_X41Y37/INT_R.FAN_ALT5->>FAN5 INT_R_X41Y37/INT_R.SR1END2->>FAN_ALT5 INT_R_X41Y38/INT_R.SL1END1->>SR1BEG2 INT_R_X41Y39/INT_R.LOGIC_OUTS13->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

D[19] - 
wires: CLBLL_L_X40Y37/CLBLL_WW2END3 CLBLM_R_X39Y37/CLBLM_BYP1 CLBLM_R_X39Y37/CLBLM_M_AX CLBLM_R_X39Y37/CLBLM_WW2END3 CLBLM_R_X41Y40/CLBLM_LOGIC_OUTS11 CLBLM_R_X41Y40/CLBLM_L_D INT_L_X40Y37/WW2A3 INT_R_X39Y37/BYP1 INT_R_X39Y37/BYP_ALT1 INT_R_X39Y37/SR1BEG_S0 INT_R_X39Y37/WW2END3 INT_R_X39Y38/WW2END_N0_3 INT_R_X41Y37/SL1END3 INT_R_X41Y37/WW2BEG3 INT_R_X41Y38/SL1BEG3 INT_R_X41Y38/SS2END3 INT_R_X41Y39/SS2A3 INT_R_X41Y39/SS2END_N0_3 INT_R_X41Y40/LOGIC_OUTS11 INT_R_X41Y40/SS2BEG3 VBRK_X99Y39/VBRK_WW2END3 
pips: CLBLM_R_X39Y37/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X41Y40/CLBLM_R.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_R_X39Y37/INT_R.BYP_ALT1->>BYP1 INT_R_X39Y37/INT_R.SR1BEG_S0->>BYP_ALT1 INT_R_X39Y37/INT_R.WW2END3->>SR1BEG_S0 INT_R_X41Y37/INT_R.SL1END3->>WW2BEG3 INT_R_X41Y38/INT_R.SS2END3->>SL1BEG3 INT_R_X41Y40/INT_R.LOGIC_OUTS11->>SS2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

D[18] - 
wires: CLBLL_L_X40Y37/CLBLL_WR1END0 CLBLL_L_X42Y36/CLBLL_WW2A2 CLBLM_R_X39Y37/CLBLM_FAN0 CLBLM_R_X39Y37/CLBLM_M_AI CLBLM_R_X39Y37/CLBLM_WR1END0 CLBLM_R_X41Y36/CLBLM_WW2A2 CLBLM_R_X43Y37/CLBLM_LOGIC_OUTS10 CLBLM_R_X43Y37/CLBLM_L_C INT_L_X40Y36/WR1BEG_S0 INT_L_X40Y36/WW2END2 INT_L_X40Y37/WR1BEG0 INT_L_X42Y36/SW2END2 INT_L_X42Y36/WW2BEG2 INT_R_X39Y36/WR1END_S1_0 INT_R_X39Y37/FAN0 INT_R_X39Y37/FAN_ALT0 INT_R_X39Y37/WR1END0 INT_R_X41Y36/WW2A2 INT_R_X43Y36/SW2A2 INT_R_X43Y37/LOGIC_OUTS10 INT_R_X43Y37/SW2BEG2 VBRK_X99Y39/VBRK_WR1END0 
pips: CLBLM_R_X39Y37/CLBLM_R.CLBLM_FAN0->CLBLM_M_AI CLBLM_R_X43Y37/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_L_X40Y36/INT_L.WW2END2->>WR1BEG_S0 INT_L_X42Y36/INT_L.SW2END2->>WW2BEG2 INT_R_X39Y37/INT_R.FAN_ALT0->>FAN0 INT_R_X39Y37/INT_R.WR1END0->>FAN_ALT0 INT_R_X43Y37/INT_R.LOGIC_OUTS10->>SW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

D[21] - 
wires: CLBLL_L_X40Y37/CLBLL_WL1END1 CLBLL_L_X42Y37/CLBLL_WW2A2 CLBLL_L_X42Y39/CLBLL_LOGIC_OUTS10 CLBLL_L_X42Y39/CLBLL_L_C CLBLM_R_X39Y37/CLBLM_BYP4 CLBLM_R_X39Y37/CLBLM_M_BX CLBLM_R_X39Y37/CLBLM_WL1END1 CLBLM_R_X41Y37/CLBLM_WW2A2 INT_L_X40Y37/WL1BEG1 INT_L_X40Y37/WW2END2 INT_L_X42Y37/SS2END2 INT_L_X42Y37/WW2BEG2 INT_L_X42Y38/SS2A2 INT_L_X42Y39/LOGIC_OUTS_L10 INT_L_X42Y39/SS2BEG2 INT_R_X39Y37/BYP4 INT_R_X39Y37/BYP_ALT4 INT_R_X39Y37/WL1END1 INT_R_X41Y37/WW2A2 VBRK_X99Y39/VBRK_WL1END1 
pips: CLBLL_L_X42Y39/CLBLL_L.CLBLL_L_C->CLBLL_LOGIC_OUTS10 CLBLM_R_X39Y37/CLBLM_R.CLBLM_BYP4->CLBLM_M_BX INT_L_X40Y37/INT_L.WW2END2->>WL1BEG1 INT_L_X42Y37/INT_L.SS2END2->>WW2BEG2 INT_L_X42Y39/INT_L.LOGIC_OUTS_L10->>SS2BEG2 INT_R_X39Y37/INT_R.BYP_ALT4->>BYP4 INT_R_X39Y37/INT_R.WL1END1->>BYP_ALT4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

D[20] - 
wires: CLBLL_L_X40Y37/CLBLL_WW2END0 CLBLL_L_X42Y37/CLBLL_WL1END0 CLBLM_R_X39Y37/CLBLM_FAN2 CLBLM_R_X39Y37/CLBLM_M_BI CLBLM_R_X39Y37/CLBLM_WW2END0 CLBLM_R_X41Y37/CLBLM_WL1END0 CLBLM_R_X43Y37/CLBLM_LOGIC_OUTS14 CLBLM_R_X43Y37/CLBLM_M_C INT_L_X40Y37/WW2A0 INT_L_X42Y37/WL1BEG0 INT_L_X42Y37/WL1END1 INT_R_X39Y37/FAN2 INT_R_X39Y37/FAN_ALT2 INT_R_X39Y37/WW2END0 INT_R_X41Y37/WL1END0 INT_R_X41Y37/WW2BEG0 INT_R_X43Y37/LOGIC_OUTS14 INT_R_X43Y37/WL1BEG1 VBRK_X99Y39/VBRK_WW2END0 
pips: CLBLM_R_X39Y37/CLBLM_R.CLBLM_FAN2->CLBLM_M_BI CLBLM_R_X43Y37/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X42Y37/INT_L.WL1END1->>WL1BEG0 INT_R_X39Y37/INT_R.FAN_ALT2->>FAN2 INT_R_X39Y37/INT_R.WW2END0->>FAN_ALT2 INT_R_X41Y37/INT_R.WL1END0->>WW2BEG0 INT_R_X43Y37/INT_R.LOGIC_OUTS14->>WL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

D[23] - 
wires: CLBLL_L_X40Y37/CLBLL_WR1END3 CLBLM_R_X39Y37/CLBLM_BYP3 CLBLM_R_X39Y37/CLBLM_M_CX CLBLM_R_X39Y37/CLBLM_WR1END3 CLBLM_R_X41Y37/CLBLM_LOGIC_OUTS9 CLBLM_R_X41Y37/CLBLM_L_B INT_L_X40Y37/WR1BEG3 INT_L_X40Y37/WR1END2 INT_R_X39Y37/BYP3 INT_R_X39Y37/BYP_ALT3 INT_R_X39Y37/WR1END3 INT_R_X41Y37/LOGIC_OUTS9 INT_R_X41Y37/WR1BEG2 VBRK_X99Y39/VBRK_WR1END3 
pips: CLBLM_R_X39Y37/CLBLM_R.CLBLM_BYP3->CLBLM_M_CX CLBLM_R_X41Y37/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_L_X40Y37/INT_L.WR1END2->>WR1BEG3 INT_R_X39Y37/INT_R.BYP_ALT3->>BYP3 INT_R_X39Y37/INT_R.WR1END3->>BYP_ALT3 INT_R_X41Y37/INT_R.LOGIC_OUTS9->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

readDlw[7] - 
wires: CLBLL_L_X40Y37/CLBLL_ER1BEG3 CLBLL_L_X40Y37/CLBLL_WW2END2 CLBLM_R_X39Y37/CLBLM_ER1BEG3 CLBLM_R_X39Y37/CLBLM_WW2END2 CLBLM_R_X41Y37/CLBLM_BYP2 CLBLM_R_X41Y37/CLBLM_IMUX13 CLBLM_R_X41Y37/CLBLM_IMUX37 CLBLM_R_X41Y37/CLBLM_LOGIC_OUTS16 CLBLM_R_X41Y37/CLBLM_L_AMUX CLBLM_R_X41Y37/CLBLM_L_B6 CLBLM_R_X41Y37/CLBLM_L_CX CLBLM_R_X41Y37/CLBLM_L_D4 INT_L_X40Y37/EL1BEG2 INT_L_X40Y37/ER1END3 INT_L_X40Y37/WW2A2 INT_L_X40Y38/ER1END_N3_3 INT_R_X39Y37/ER1BEG3 INT_R_X39Y37/WW2END2 INT_R_X41Y37/BYP2 INT_R_X41Y37/BYP_ALT2 INT_R_X41Y37/EL1END2 INT_R_X41Y37/IMUX13 INT_R_X41Y37/IMUX37 INT_R_X41Y37/LOGIC_OUTS16 INT_R_X41Y37/WW2BEG2 VBRK_X99Y39/VBRK_ER1BEG3 VBRK_X99Y39/VBRK_WW2END2 
pips: CLBLM_R_X41Y37/CLBLM_R.CLBLM_BYP2->CLBLM_L_CX CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_R_X41Y37/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X40Y37/INT_L.ER1END3->>EL1BEG2 INT_R_X39Y37/INT_R.WW2END2->>ER1BEG3 INT_R_X41Y37/INT_R.BYP_ALT2->>BYP2 INT_R_X41Y37/INT_R.EL1END2->>BYP_ALT2 INT_R_X41Y37/INT_R.LOGIC_OUTS16->>IMUX13 INT_R_X41Y37/INT_R.LOGIC_OUTS16->>IMUX37 INT_R_X41Y37/INT_R.LOGIC_OUTS16->>WW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

readDfw[7] - 
wires: CLBLM_R_X41Y37/CLBLM_IMUX16 CLBLM_R_X41Y37/CLBLM_IMUX36 CLBLM_R_X41Y37/CLBLM_LOGIC_OUTS2 CLBLM_R_X41Y37/CLBLM_L_B3 CLBLM_R_X41Y37/CLBLM_L_CQ CLBLM_R_X41Y37/CLBLM_L_D2 INT_R_X41Y36/SR1END3 INT_R_X41Y37/IMUX16 INT_R_X41Y37/IMUX36 INT_R_X41Y37/LOGIC_OUTS2 INT_R_X41Y37/SR1BEG3 INT_R_X41Y37/SR1END_N3_3 
pips: CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_R_X41Y37/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_R_X41Y37/INT_R.LOGIC_OUTS2->>IMUX36 INT_R_X41Y37/INT_R.LOGIC_OUTS2->>SR1BEG3 INT_R_X41Y37/INT_R.SR1END_N3_3->>IMUX16 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

D[22] - 
wires: CLBLL_L_X40Y37/CLBLL_SW2A2 CLBLM_R_X39Y37/CLBLM_FAN5 CLBLM_R_X39Y37/CLBLM_M_CI CLBLM_R_X39Y37/CLBLM_SW2A2 CLBLM_R_X41Y39/CLBLM_LOGIC_OUTS14 CLBLM_R_X41Y39/CLBLM_M_C INT_L_X40Y37/SW2A2 INT_L_X40Y38/SW2BEG2 INT_L_X40Y38/SW2END2 INT_R_X39Y37/FAN5 INT_R_X39Y37/FAN_ALT5 INT_R_X39Y37/SW2END2 INT_R_X41Y38/SW2A2 INT_R_X41Y39/LOGIC_OUTS14 INT_R_X41Y39/SW2BEG2 VBRK_X99Y39/VBRK_SW2A2 
pips: CLBLM_R_X39Y37/CLBLM_R.CLBLM_FAN5->CLBLM_M_CI CLBLM_R_X41Y39/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X40Y38/INT_L.SW2END2->>SW2BEG2 INT_R_X39Y37/INT_R.FAN_ALT5->>FAN5 INT_R_X39Y37/INT_R.SW2END2->>FAN_ALT5 INT_R_X41Y39/INT_R.LOGIC_OUTS14->>SW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

readDlw[6] - 
wires: CLBLM_R_X41Y39/CLBLM_BYP3 CLBLM_R_X41Y39/CLBLM_IMUX28 CLBLM_R_X41Y39/CLBLM_IMUX44 CLBLM_R_X41Y39/CLBLM_LOGIC_OUTS20 CLBLM_R_X41Y39/CLBLM_M_AMUX CLBLM_R_X41Y39/CLBLM_M_C4 CLBLM_R_X41Y39/CLBLM_M_CX CLBLM_R_X41Y39/CLBLM_M_D4 INT_R_X41Y39/BYP3 INT_R_X41Y39/BYP_ALT3 INT_R_X41Y39/IMUX28 INT_R_X41Y39/IMUX44 INT_R_X41Y39/LOGIC_OUTS20 INT_R_X41Y39/NN2BEG2 INT_R_X41Y39/SL1END2 INT_R_X41Y40/NN2A2 INT_R_X41Y40/SL1BEG2 INT_R_X41Y40/SR1END2 INT_R_X41Y41/NN2END2 INT_R_X41Y41/SR1BEG2 
pips: CLBLM_R_X41Y39/CLBLM_R.CLBLM_BYP3->CLBLM_M_CX CLBLM_R_X41Y39/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X41Y39/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X41Y39/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_R_X41Y39/INT_R.BYP_ALT3->>BYP3 INT_R_X41Y39/INT_R.LOGIC_OUTS20->>IMUX28 INT_R_X41Y39/INT_R.LOGIC_OUTS20->>IMUX44 INT_R_X41Y39/INT_R.LOGIC_OUTS20->>NN2BEG2 INT_R_X41Y39/INT_R.SL1END2->>BYP_ALT3 INT_R_X41Y40/INT_R.SR1END2->>SL1BEG2 INT_R_X41Y41/INT_R.NN2END2->>SR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

readDfw[6] - 
wires: CLBLM_R_X41Y39/CLBLM_IMUX29 CLBLM_R_X41Y39/CLBLM_IMUX45 CLBLM_R_X41Y39/CLBLM_LOGIC_OUTS6 CLBLM_R_X41Y39/CLBLM_M_C2 CLBLM_R_X41Y39/CLBLM_M_CQ CLBLM_R_X41Y39/CLBLM_M_D2 INT_R_X41Y39/IMUX29 INT_R_X41Y39/IMUX45 INT_R_X41Y39/LOGIC_OUTS6 
pips: CLBLM_R_X41Y39/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y39/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X41Y39/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_R_X41Y39/INT_R.LOGIC_OUTS6->>IMUX29 INT_R_X41Y39/INT_R.LOGIC_OUTS6->>IMUX45 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

D[25] - 
wires: CLBLL_L_X42Y35/CLBLL_SW2A0 CLBLM_R_X41Y35/CLBLM_BYP1 CLBLM_R_X41Y35/CLBLM_M_AX CLBLM_R_X41Y35/CLBLM_SW2A0 CLBLM_R_X43Y38/CLBLM_LOGIC_OUTS10 CLBLM_R_X43Y38/CLBLM_L_C INT_L_X42Y35/SW2A0 INT_L_X42Y36/SR1BEG_S0 INT_L_X42Y36/SW2BEG0 INT_L_X42Y36/SW2END3 INT_L_X42Y37/SW2END_N0_3 INT_R_X41Y35/BYP1 INT_R_X41Y35/BYP_ALT1 INT_R_X41Y35/SW2END0 INT_R_X43Y36/SW2A3 INT_R_X43Y37/SR1END3 INT_R_X43Y37/SW2BEG3 INT_R_X43Y38/LOGIC_OUTS10 INT_R_X43Y38/SR1BEG3 INT_R_X43Y38/SR1END_N3_3 
pips: CLBLM_R_X41Y35/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X43Y38/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_L_X42Y36/INT_L.SR1BEG_S0->>SW2BEG0 INT_L_X42Y36/INT_L.SW2END3->>SR1BEG_S0 INT_R_X41Y35/INT_R.BYP_ALT1->>BYP1 INT_R_X41Y35/INT_R.SW2END0->>BYP_ALT1 INT_R_X43Y37/INT_R.SR1END3->>SW2BEG3 INT_R_X43Y38/INT_R.LOGIC_OUTS10->>SR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

readDlw[9] - 
wires: CLBLM_R_X43Y38/CLBLM_BYP2 CLBLM_R_X43Y38/CLBLM_IMUX20 CLBLM_R_X43Y38/CLBLM_IMUX36 CLBLM_R_X43Y38/CLBLM_L_C2 CLBLM_R_X43Y38/CLBLM_L_CX CLBLM_R_X43Y38/CLBLM_L_D2 CLBLM_R_X43Y39/CLBLM_LOGIC_OUTS22 CLBLM_R_X43Y39/CLBLM_M_CMUX INT_R_X43Y38/BYP2 INT_R_X43Y38/BYP_ALT2 INT_R_X43Y38/IMUX20 INT_R_X43Y38/IMUX36 INT_R_X43Y38/SR1END1 INT_R_X43Y39/LOGIC_OUTS22 INT_R_X43Y39/SR1BEG1 
pips: CLBLM_R_X43Y38/CLBLM_R.CLBLM_BYP2->CLBLM_L_CX CLBLM_R_X43Y38/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X43Y38/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_R_X43Y39/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_R_X43Y38/INT_R.BYP_ALT2->>BYP2 INT_R_X43Y38/INT_R.SR1END1->>BYP_ALT2 INT_R_X43Y38/INT_R.SR1END1->>IMUX20 INT_R_X43Y38/INT_R.SR1END1->>IMUX36 INT_R_X43Y39/INT_R.LOGIC_OUTS22->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

readDfw[9] - 
wires: CLBLM_R_X43Y38/CLBLM_IMUX34 CLBLM_R_X43Y38/CLBLM_IMUX42 CLBLM_R_X43Y38/CLBLM_LOGIC_OUTS2 CLBLM_R_X43Y38/CLBLM_L_C6 CLBLM_R_X43Y38/CLBLM_L_CQ CLBLM_R_X43Y38/CLBLM_L_D6 INT_R_X43Y38/FAN_ALT7 INT_R_X43Y38/FAN_BOUNCE7 INT_R_X43Y38/IMUX34 INT_R_X43Y38/IMUX42 INT_R_X43Y38/LOGIC_OUTS2 
pips: CLBLM_R_X43Y38/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X43Y38/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_R_X43Y38/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_R_X43Y38/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X43Y38/INT_R.FAN_BOUNCE7->>IMUX34 INT_R_X43Y38/INT_R.FAN_BOUNCE7->>IMUX42 INT_R_X43Y38/INT_R.LOGIC_OUTS2->>FAN_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

D[24] - 
wires: CLBLM_R_X41Y35/CLBLM_FAN0 CLBLM_R_X41Y35/CLBLM_LOGIC_OUTS9 CLBLM_R_X41Y35/CLBLM_L_B CLBLM_R_X41Y35/CLBLM_M_AI INT_R_X41Y34/BYP_ALT6 INT_R_X41Y34/BYP_BOUNCE6 INT_R_X41Y34/SR1END2 INT_R_X41Y35/BYP_BOUNCE_N3_6 INT_R_X41Y35/FAN0 INT_R_X41Y35/FAN_ALT0 INT_R_X41Y35/LOGIC_OUTS9 INT_R_X41Y35/SR1BEG2 
pips: CLBLM_R_X41Y35/CLBLM_R.CLBLM_FAN0->CLBLM_M_AI CLBLM_R_X41Y35/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_R_X41Y34/INT_R.BYP_ALT6->>BYP_BOUNCE6 INT_R_X41Y34/INT_R.SR1END2->>BYP_ALT6 INT_R_X41Y35/INT_R.BYP_BOUNCE_N3_6->>FAN_ALT0 INT_R_X41Y35/INT_R.FAN_ALT0->>FAN0 INT_R_X41Y35/INT_R.LOGIC_OUTS9->>SR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

readDlw[8] - 
wires: CLBLL_L_X42Y35/CLBLL_WL1END1 CLBLL_L_X42Y35/CLBLL_WW2END2 CLBLM_R_X41Y35/CLBLM_BYP5 CLBLM_R_X41Y35/CLBLM_IMUX13 CLBLM_R_X41Y35/CLBLM_IMUX37 CLBLM_R_X41Y35/CLBLM_L_B6 CLBLM_R_X41Y35/CLBLM_L_BX CLBLM_R_X41Y35/CLBLM_L_D4 CLBLM_R_X41Y35/CLBLM_WL1END1 CLBLM_R_X41Y35/CLBLM_WW2END2 CLBLM_R_X43Y36/CLBLM_LOGIC_OUTS20 CLBLM_R_X43Y36/CLBLM_M_AMUX INT_L_X42Y35/SW2END2 INT_L_X42Y35/WL1BEG1 INT_L_X42Y35/WW2A2 INT_R_X41Y35/BYP5 INT_R_X41Y35/BYP_ALT5 INT_R_X41Y35/IMUX13 INT_R_X41Y35/IMUX37 INT_R_X41Y35/WL1END1 INT_R_X41Y35/WW2END2 INT_R_X43Y35/SL1END2 INT_R_X43Y35/SW2A2 INT_R_X43Y35/WW2BEG2 INT_R_X43Y36/LOGIC_OUTS20 INT_R_X43Y36/SL1BEG2 INT_R_X43Y36/SW2BEG2 
pips: CLBLM_R_X41Y35/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_R_X43Y36/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X42Y35/INT_L.SW2END2->>WL1BEG1 INT_R_X41Y35/INT_R.BYP_ALT5->>BYP5 INT_R_X41Y35/INT_R.WL1END1->>BYP_ALT5 INT_R_X41Y35/INT_R.WW2END2->>IMUX13 INT_R_X41Y35/INT_R.WW2END2->>IMUX37 INT_R_X43Y35/INT_R.SL1END2->>WW2BEG2 INT_R_X43Y36/INT_R.LOGIC_OUTS20->>SL1BEG2 INT_R_X43Y36/INT_R.LOGIC_OUTS20->>SW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

readDfw[8] - 
wires: CLBLM_R_X41Y35/CLBLM_IMUX19 CLBLM_R_X41Y35/CLBLM_IMUX39 CLBLM_R_X41Y35/CLBLM_LOGIC_OUTS1 CLBLM_R_X41Y35/CLBLM_L_B2 CLBLM_R_X41Y35/CLBLM_L_BQ CLBLM_R_X41Y35/CLBLM_L_D3 INT_R_X41Y35/IMUX19 INT_R_X41Y35/IMUX39 INT_R_X41Y35/LOGIC_OUTS1 INT_R_X41Y35/NL1BEG0 INT_R_X41Y35/NL1END_S3_0 INT_R_X41Y36/NL1END0 
pips: CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_R_X41Y35/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_R_X41Y35/INT_R.LOGIC_OUTS1->>IMUX19 INT_R_X41Y35/INT_R.LOGIC_OUTS1->>NL1BEG0 INT_R_X41Y35/INT_R.NL1END_S3_0->>IMUX39 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

D[27] - 
wires: CLBLM_R_X41Y35/CLBLM_BYP4 CLBLM_R_X41Y35/CLBLM_M_BX CLBLM_R_X41Y40/CLBLM_LOGIC_OUTS13 CLBLM_R_X41Y40/CLBLM_M_B INT_R_X41Y34/NR1BEG1 INT_R_X41Y34/SS6END1 INT_R_X41Y35/BYP4 INT_R_X41Y35/BYP_ALT4 INT_R_X41Y35/NR1END1 INT_R_X41Y35/SS6E1 INT_R_X41Y36/SS6D1 INT_R_X41Y37/SS6C1 INT_R_X41Y38/SS6B1 INT_R_X41Y39/SS6A1 INT_R_X41Y40/LOGIC_OUTS13 INT_R_X41Y40/SS6BEG1 
pips: CLBLM_R_X41Y35/CLBLM_R.CLBLM_BYP4->CLBLM_M_BX CLBLM_R_X41Y40/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_R_X41Y34/INT_R.SS6END1->>NR1BEG1 INT_R_X41Y35/INT_R.BYP_ALT4->>BYP4 INT_R_X41Y35/INT_R.NR1END1->>BYP_ALT4 INT_R_X41Y40/INT_R.LOGIC_OUTS13->>SS6BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

readDlw[11] - 
wires: CLBLL_L_X42Y39/CLBLL_SE2A0 CLBLL_L_X42Y40/CLBLL_WR1END1 CLBLM_R_X41Y39/CLBLM_SE2A0 CLBLM_R_X41Y40/CLBLM_BYP1 CLBLM_R_X41Y40/CLBLM_IMUX24 CLBLM_R_X41Y40/CLBLM_IMUX40 CLBLM_R_X41Y40/CLBLM_LOGIC_OUTS0 CLBLM_R_X41Y40/CLBLM_L_AQ CLBLM_R_X41Y40/CLBLM_M_AX CLBLM_R_X41Y40/CLBLM_M_B5 CLBLM_R_X41Y40/CLBLM_M_D1 CLBLM_R_X41Y40/CLBLM_WR1END1 INT_L_X42Y39/NR1BEG0 INT_L_X42Y39/SE2END0 INT_L_X42Y40/NR1END0 INT_L_X42Y40/WR1BEG1 INT_R_X41Y39/SE2A0 INT_R_X41Y40/BYP1 INT_R_X41Y40/BYP_ALT1 INT_R_X41Y40/IMUX24 INT_R_X41Y40/IMUX40 INT_R_X41Y40/LOGIC_OUTS0 INT_R_X41Y40/SE2BEG0 INT_R_X41Y40/WR1END1 
pips: CLBLM_R_X41Y40/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X41Y40/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X41Y40/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X41Y40/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X42Y39/INT_L.SE2END0->>NR1BEG0 INT_L_X42Y40/INT_L.NR1END0->>WR1BEG1 INT_R_X41Y40/INT_R.BYP_ALT1->>BYP1 INT_R_X41Y40/INT_R.LOGIC_OUTS0->>IMUX24 INT_R_X41Y40/INT_R.LOGIC_OUTS0->>IMUX40 INT_R_X41Y40/INT_R.LOGIC_OUTS0->>SE2BEG0 INT_R_X41Y40/INT_R.WR1END1->>BYP_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

readDfw[11] - 
wires: CLBLM_R_X41Y40/CLBLM_IMUX17 CLBLM_R_X41Y40/CLBLM_IMUX45 CLBLM_R_X41Y40/CLBLM_LOGIC_OUTS4 CLBLM_R_X41Y40/CLBLM_M_AQ CLBLM_R_X41Y40/CLBLM_M_B3 CLBLM_R_X41Y40/CLBLM_M_D2 INT_R_X41Y40/IMUX17 INT_R_X41Y40/IMUX45 INT_R_X41Y40/LOGIC_OUTS4 INT_R_X41Y40/NL1BEG_N3 
pips: CLBLM_R_X41Y40/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y40/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X41Y40/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_R_X41Y40/INT_R.LOGIC_OUTS4->>IMUX17 INT_R_X41Y40/INT_R.LOGIC_OUTS4->>NL1BEG_N3 INT_R_X41Y40/INT_R.NL1BEG_N3->>IMUX45 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

D[26] - 
wires: CLBLM_R_X41Y35/CLBLM_FAN2 CLBLM_R_X41Y35/CLBLM_M_BI CLBLM_R_X41Y37/CLBLM_LOGIC_OUTS18 CLBLM_R_X41Y37/CLBLM_L_C CLBLM_R_X41Y37/CLBLM_L_CMUX INT_R_X41Y35/FAN2 INT_R_X41Y35/FAN_ALT2 INT_R_X41Y35/SL1END1 INT_R_X41Y36/SL1BEG1 INT_R_X41Y36/SR1END1 INT_R_X41Y37/LOGIC_OUTS18 INT_R_X41Y37/SR1BEG1 
pips: CLBLM_R_X41Y35/CLBLM_R.CLBLM_FAN2->CLBLM_M_BI CLBLM_R_X41Y37/CLBLM_R.CLBLM_L_C->>CLBLM_L_CMUX CLBLM_R_X41Y37/CLBLM_R.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_R_X41Y35/INT_R.FAN_ALT2->>FAN2 INT_R_X41Y35/INT_R.SL1END1->>FAN_ALT2 INT_R_X41Y36/INT_R.SR1END1->>SL1BEG1 INT_R_X41Y37/INT_R.LOGIC_OUTS18->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

readDlw[10] - 
wires: BRAM_INT_INTERFACE_L_X44Y37/INT_INTERFACE_WW2A0 BRAM_INT_INTERFACE_L_X44Y38/INT_INTERFACE_SE2A0 BRAM_L_X44Y35/BRAM_SE2A0_3 BRAM_L_X44Y35/BRAM_WW2A0_2 CLBLL_L_X42Y36/CLBLL_IMUX46 CLBLL_L_X42Y36/CLBLL_L_D5 CLBLL_L_X42Y37/CLBLL_WL1END3 CLBLL_L_X42Y37/CLBLL_WR1END2 CLBLM_R_X41Y37/CLBLM_BYP5 CLBLM_R_X41Y37/CLBLM_IMUX30 CLBLM_R_X41Y37/CLBLM_L_BX CLBLM_R_X41Y37/CLBLM_L_C5 CLBLM_R_X41Y37/CLBLM_WL1END3 CLBLM_R_X41Y37/CLBLM_WR1END2 CLBLM_R_X43Y37/CLBLM_WW2A0 CLBLM_R_X43Y38/CLBLM_SE2A0 CLBLM_R_X43Y39/CLBLM_LOGIC_OUTS4 CLBLM_R_X43Y39/CLBLM_M_AQ INT_L_X42Y36/IMUX_L46 INT_L_X42Y36/WL1END3 INT_L_X42Y37/WL1BEG3 INT_L_X42Y37/WL1END_N1_3 INT_L_X42Y37/WR1BEG2 INT_L_X42Y37/WW2END0 INT_L_X42Y38/SW2END0 INT_L_X42Y38/WL1BEG_N3 INT_L_X44Y37/SL1END0 INT_L_X44Y37/WW2BEG0 INT_L_X44Y38/SE2END0 INT_L_X44Y38/SL1BEG0 INT_R_X41Y37/BYP5 INT_R_X41Y37/BYP_ALT5 INT_R_X41Y37/IMUX30 INT_R_X41Y37/WL1END3 INT_R_X41Y37/WR1END2 INT_R_X41Y38/WL1END_N1_3 INT_R_X43Y36/WL1BEG3 INT_R_X43Y37/SS2END0 INT_R_X43Y37/WL1BEG_N3 INT_R_X43Y37/WW2A0 INT_R_X43Y38/SE2A0 INT_R_X43Y38/SS2A0 INT_R_X43Y38/SW2A0 INT_R_X43Y39/LOGIC_OUTS4 INT_R_X43Y39/SE2BEG0 INT_R_X43Y39/SS2BEG0 INT_R_X43Y39/SW2BEG0 
pips: CLBLL_L_X42Y36/CLBLL_L.CLBLL_IMUX46->CLBLL_L_D5 CLBLM_R_X41Y37/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X43Y39/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X42Y36/INT_L.WL1END3->>IMUX_L46 INT_L_X42Y37/INT_L.WW2END0->>WR1BEG2 INT_L_X42Y38/INT_L.SW2END0->>WL1BEG_N3 INT_L_X44Y37/INT_L.SL1END0->>WW2BEG0 INT_L_X44Y38/INT_L.SE2END0->>SL1BEG0 INT_R_X41Y37/INT_R.BYP_ALT5->>BYP5 INT_R_X41Y37/INT_R.WL1END3->>IMUX30 INT_R_X41Y37/INT_R.WR1END2->>BYP_ALT5 INT_R_X43Y37/INT_R.SS2END0->>WL1BEG_N3 INT_R_X43Y39/INT_R.LOGIC_OUTS4->>SE2BEG0 INT_R_X43Y39/INT_R.LOGIC_OUTS4->>SS2BEG0 INT_R_X43Y39/INT_R.LOGIC_OUTS4->>SW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

readDfw[10] - 
wires: CLBLL_L_X42Y36/CLBLL_ER1BEG3 CLBLL_L_X42Y36/CLBLL_IMUX39 CLBLL_L_X42Y36/CLBLL_L_D3 CLBLM_R_X41Y36/CLBLM_ER1BEG3 CLBLM_R_X41Y37/CLBLM_IMUX23 CLBLM_R_X41Y37/CLBLM_LOGIC_OUTS1 CLBLM_R_X41Y37/CLBLM_L_BQ CLBLM_R_X41Y37/CLBLM_L_C3 INT_L_X42Y36/ER1END3 INT_L_X42Y36/IMUX_L39 INT_L_X42Y37/ER1END_N3_3 INT_R_X41Y36/ER1BEG3 INT_R_X41Y36/SR1END2 INT_R_X41Y37/IMUX23 INT_R_X41Y37/LOGIC_OUTS1 INT_R_X41Y37/NL1BEG0 INT_R_X41Y37/NL1END_S3_0 INT_R_X41Y37/SR1BEG2 INT_R_X41Y38/NL1END0 
pips: CLBLL_L_X42Y36/CLBLL_L.CLBLL_IMUX39->CLBLL_L_D3 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X41Y37/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X42Y36/INT_L.ER1END3->>IMUX_L39 INT_R_X41Y36/INT_R.SR1END2->>ER1BEG3 INT_R_X41Y37/INT_R.LOGIC_OUTS1->>NL1BEG0 INT_R_X41Y37/INT_R.LOGIC_OUTS1->>SR1BEG2 INT_R_X41Y37/INT_R.NL1END_S3_0->>IMUX23 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

D[29] - 
wires: CLBLM_R_X41Y35/CLBLM_BYP3 CLBLM_R_X41Y35/CLBLM_LOGIC_OUTS10 CLBLM_R_X41Y35/CLBLM_L_C CLBLM_R_X41Y35/CLBLM_M_CX INT_R_X41Y35/BYP3 INT_R_X41Y35/BYP_ALT3 INT_R_X41Y35/LOGIC_OUTS10 
pips: CLBLM_R_X41Y35/CLBLM_R.CLBLM_BYP3->CLBLM_M_CX CLBLM_R_X41Y35/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_R_X41Y35/INT_R.BYP_ALT3->>BYP3 INT_R_X41Y35/INT_R.LOGIC_OUTS10->>BYP_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

D[28] - 
wires: CLBLL_L_X42Y35/CLBLL_WL1END2 CLBLM_R_X41Y35/CLBLM_FAN5 CLBLM_R_X41Y35/CLBLM_M_CI CLBLM_R_X41Y35/CLBLM_WL1END2 CLBLM_R_X43Y37/CLBLM_LOGIC_OUTS15 CLBLM_R_X43Y37/CLBLM_M_D INT_L_X42Y35/SW2END3 INT_L_X42Y35/WL1BEG2 INT_L_X42Y36/SW2END_N0_3 INT_R_X41Y35/FAN5 INT_R_X41Y35/FAN_ALT5 INT_R_X41Y35/WL1END2 INT_R_X43Y35/SW2A3 INT_R_X43Y36/SL1END3 INT_R_X43Y36/SW2BEG3 INT_R_X43Y37/LOGIC_OUTS15 INT_R_X43Y37/SL1BEG3 
pips: CLBLM_R_X41Y35/CLBLM_R.CLBLM_FAN5->CLBLM_M_CI CLBLM_R_X43Y37/CLBLM_R.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X42Y35/INT_L.SW2END3->>WL1BEG2 INT_R_X41Y35/INT_R.FAN_ALT5->>FAN5 INT_R_X41Y35/INT_R.WL1END2->>FAN_ALT5 INT_R_X43Y36/INT_R.SL1END3->>SW2BEG3 INT_R_X43Y37/INT_R.LOGIC_OUTS15->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

D[31] - 
wires: CLBLL_L_X40Y36/CLBLL_WW4END3 CLBLL_L_X42Y36/CLBLL_WW4B3 CLBLM_R_X39Y35/CLBLM_BYP1 CLBLM_R_X39Y35/CLBLM_M_AX CLBLM_R_X39Y36/CLBLM_WW4END3 CLBLM_R_X41Y36/CLBLM_WW4B3 CLBLM_R_X43Y36/CLBLM_LOGIC_OUTS15 CLBLM_R_X43Y36/CLBLM_M_D INT_L_X40Y36/WW4C3 INT_L_X42Y36/WW4A3 INT_R_X39Y35/BYP1 INT_R_X39Y35/BYP_ALT1 INT_R_X39Y35/SR1BEG_S0 INT_R_X39Y35/SR1END3 INT_R_X39Y36/SR1BEG3 INT_R_X39Y36/SR1END_N3_3 INT_R_X39Y36/WW4END3 INT_R_X41Y36/WW4B3 INT_R_X43Y36/LOGIC_OUTS15 INT_R_X43Y36/WW4BEG3 VBRK_X99Y38/VBRK_WW4END3 
pips: CLBLM_R_X39Y35/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X43Y36/CLBLM_R.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_R_X39Y35/INT_R.BYP_ALT1->>BYP1 INT_R_X39Y35/INT_R.SR1BEG_S0->>BYP_ALT1 INT_R_X39Y35/INT_R.SR1END3->>SR1BEG_S0 INT_R_X39Y36/INT_R.WW4END3->>SR1BEG3 INT_R_X43Y36/INT_R.LOGIC_OUTS15->>WW4BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

D[30] - 
wires: CLBLL_L_X40Y36/CLBLL_SW4END0 CLBLM_R_X39Y35/CLBLM_FAN0 CLBLM_R_X39Y35/CLBLM_M_AI CLBLM_R_X39Y36/CLBLM_SW4END0 CLBLM_R_X41Y40/CLBLM_LOGIC_OUTS22 CLBLM_R_X41Y40/CLBLM_M_C CLBLM_R_X41Y40/CLBLM_M_CMUX INT_L_X40Y36/SW6E0 INT_L_X40Y37/SW6D0 INT_L_X40Y38/SW6C0 INT_L_X40Y39/SW6B0 INT_L_X40Y40/SW6A0 INT_R_X39Y35/FAN0 INT_R_X39Y35/FAN_ALT0 INT_R_X39Y35/SL1END0 INT_R_X39Y36/SL1BEG0 INT_R_X39Y36/SW6END0 INT_R_X41Y40/LOGIC_OUTS22 INT_R_X41Y40/SW6BEG0 VBRK_X99Y38/VBRK_SW4END0 
pips: CLBLM_R_X39Y35/CLBLM_R.CLBLM_FAN0->CLBLM_M_AI CLBLM_R_X41Y40/CLBLM_R.CLBLM_M_C->>CLBLM_M_CMUX CLBLM_R_X41Y40/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_R_X39Y35/INT_R.FAN_ALT0->>FAN0 INT_R_X39Y35/INT_R.SL1END0->>FAN_ALT0 INT_R_X39Y36/INT_R.SW6END0->>SL1BEG0 INT_R_X41Y40/INT_R.LOGIC_OUTS22->>SW6BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

D[7] - 
wires: CLBLM_R_X41Y36/CLBLM_BYP1 CLBLM_R_X41Y36/CLBLM_M_AX CLBLM_R_X41Y37/CLBLM_LOGIC_OUTS11 CLBLM_R_X41Y37/CLBLM_L_D INT_L_X40Y36/SE2A0 INT_L_X40Y37/SE2BEG0 INT_L_X40Y37/SR1BEG_S0 INT_L_X40Y37/WR1END_S1_0 INT_L_X40Y38/WR1END0 INT_R_X41Y36/BYP1 INT_R_X41Y36/BYP_ALT1 INT_R_X41Y36/SE2END0 INT_R_X41Y37/LOGIC_OUTS11 INT_R_X41Y37/WR1BEG_S0 INT_R_X41Y38/WR1BEG0 
pips: CLBLM_R_X41Y36/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X41Y37/CLBLM_R.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_L_X40Y37/INT_L.SR1BEG_S0->>SE2BEG0 INT_L_X40Y37/INT_L.WR1END_S1_0->>SR1BEG_S0 INT_R_X41Y36/INT_R.BYP_ALT1->>BYP1 INT_R_X41Y36/INT_R.SE2END0->>BYP_ALT1 INT_R_X41Y37/INT_R.LOGIC_OUTS11->>WR1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

D[6] - 
wires: CLBLM_R_X41Y36/CLBLM_FAN0 CLBLM_R_X41Y36/CLBLM_M_AI CLBLM_R_X41Y39/CLBLM_LOGIC_OUTS15 CLBLM_R_X41Y39/CLBLM_M_D INT_R_X41Y36/FAN0 INT_R_X41Y36/FAN_ALT0 INT_R_X41Y36/SL1END0 INT_R_X41Y37/SL1BEG0 INT_R_X41Y37/SS2END0 INT_R_X41Y38/SS2A0 INT_R_X41Y39/LOGIC_OUTS15 INT_R_X41Y39/SR1BEG_S0 INT_R_X41Y39/SS2BEG0 
pips: CLBLM_R_X41Y36/CLBLM_R.CLBLM_FAN0->CLBLM_M_AI CLBLM_R_X41Y39/CLBLM_R.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_R_X41Y36/INT_R.FAN_ALT0->>FAN0 INT_R_X41Y36/INT_R.SL1END0->>FAN_ALT0 INT_R_X41Y37/INT_R.SS2END0->>SL1BEG0 INT_R_X41Y39/INT_R.LOGIC_OUTS15->>SR1BEG_S0 INT_R_X41Y39/INT_R.SR1BEG_S0->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

D[9] - 
wires: CLBLL_L_X42Y36/CLBLL_WW2END3 CLBLM_R_X41Y36/CLBLM_BYP4 CLBLM_R_X41Y36/CLBLM_M_BX CLBLM_R_X41Y36/CLBLM_WW2END3 CLBLM_R_X43Y38/CLBLM_LOGIC_OUTS11 CLBLM_R_X43Y38/CLBLM_L_D INT_L_X42Y36/WW2A3 INT_R_X41Y36/BYP4 INT_R_X41Y36/BYP_ALT4 INT_R_X41Y36/SR1BEG_S0 INT_R_X41Y36/WW2END3 INT_R_X41Y37/WW2END_N0_3 INT_R_X43Y36/SS2END3 INT_R_X43Y36/WW2BEG3 INT_R_X43Y37/SS2A3 INT_R_X43Y37/SS2END_N0_3 INT_R_X43Y38/LOGIC_OUTS11 INT_R_X43Y38/SS2BEG3 
pips: CLBLM_R_X41Y36/CLBLM_R.CLBLM_BYP4->CLBLM_M_BX CLBLM_R_X43Y38/CLBLM_R.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_R_X41Y36/INT_R.BYP_ALT4->>BYP4 INT_R_X41Y36/INT_R.SR1BEG_S0->>BYP_ALT4 INT_R_X41Y36/INT_R.WW2END3->>SR1BEG_S0 INT_R_X43Y36/INT_R.SS2END3->>WW2BEG3 INT_R_X43Y38/INT_R.LOGIC_OUTS11->>SS2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

D[8] - 
wires: CLBLM_R_X41Y35/CLBLM_LOGIC_OUTS19 CLBLM_R_X41Y35/CLBLM_L_D CLBLM_R_X41Y35/CLBLM_L_DMUX CLBLM_R_X41Y36/CLBLM_FAN2 CLBLM_R_X41Y36/CLBLM_M_BI INT_R_X41Y35/LOGIC_OUTS19 INT_R_X41Y35/NR1BEG1 INT_R_X41Y36/FAN2 INT_R_X41Y36/FAN_ALT2 INT_R_X41Y36/NR1END1 
pips: CLBLM_R_X41Y35/CLBLM_R.CLBLM_L_D->>CLBLM_L_DMUX CLBLM_R_X41Y35/CLBLM_R.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 CLBLM_R_X41Y36/CLBLM_R.CLBLM_FAN2->CLBLM_M_BI INT_R_X41Y35/INT_R.LOGIC_OUTS19->>NR1BEG1 INT_R_X41Y36/INT_R.FAN_ALT2->>FAN2 INT_R_X41Y36/INT_R.NR1END1->>FAN_ALT2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

D[11] - 
wires: CLBLL_L_X40Y36/CLBLL_SW4END3 CLBLL_L_X40Y37/CLBLL_ER1BEG0 CLBLM_R_X39Y36/CLBLM_SW4END3 CLBLM_R_X39Y37/CLBLM_ER1BEG0 CLBLM_R_X41Y36/CLBLM_BYP3 CLBLM_R_X41Y36/CLBLM_M_CX CLBLM_R_X41Y40/CLBLM_LOGIC_OUTS15 CLBLM_R_X41Y40/CLBLM_M_D INT_L_X40Y36/EL1BEG3 INT_L_X40Y36/SW6E3 INT_L_X40Y37/EL1BEG_N3 INT_L_X40Y37/ER1END0 INT_L_X40Y37/SW6D3 INT_L_X40Y38/SW6C3 INT_L_X40Y39/SW6B3 INT_L_X40Y40/SW6A3 INT_R_X39Y36/ER1BEG_S0 INT_R_X39Y36/SW6END3 INT_R_X39Y37/ER1BEG0 INT_R_X39Y37/SW6END_N0_3 INT_R_X41Y36/BYP3 INT_R_X41Y36/BYP_ALT3 INT_R_X41Y36/EL1END3 INT_R_X41Y40/LOGIC_OUTS15 INT_R_X41Y40/SW6BEG3 VBRK_X99Y38/VBRK_SW4END3 VBRK_X99Y39/VBRK_ER1BEG0 
pips: CLBLM_R_X41Y36/CLBLM_R.CLBLM_BYP3->CLBLM_M_CX CLBLM_R_X41Y40/CLBLM_R.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X40Y37/INT_L.ER1END0->>EL1BEG_N3 INT_R_X39Y36/INT_R.SW6END3->>ER1BEG_S0 INT_R_X41Y36/INT_R.BYP_ALT3->>BYP3 INT_R_X41Y36/INT_R.EL1END3->>BYP_ALT3 INT_R_X41Y40/INT_R.LOGIC_OUTS15->>SW6BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

D[10] - 
wires: CLBLL_L_X42Y36/CLBLL_LOGIC_OUTS11 CLBLL_L_X42Y36/CLBLL_L_D CLBLL_L_X42Y36/CLBLL_WL1END2 CLBLM_R_X41Y36/CLBLM_FAN5 CLBLM_R_X41Y36/CLBLM_M_CI CLBLM_R_X41Y36/CLBLM_WL1END2 INT_L_X42Y36/LOGIC_OUTS_L11 INT_L_X42Y36/WL1BEG2 INT_R_X41Y36/FAN5 INT_R_X41Y36/FAN_ALT5 INT_R_X41Y36/WL1END2 
pips: CLBLL_L_X42Y36/CLBLL_L.CLBLL_L_D->CLBLL_LOGIC_OUTS11 CLBLM_R_X41Y36/CLBLM_R.CLBLM_FAN5->CLBLM_M_CI INT_L_X42Y36/INT_L.LOGIC_OUTS_L11->>WL1BEG2 INT_R_X41Y36/INT_R.FAN_ALT5->>FAN5 INT_R_X41Y36/INT_R.WL1END2->>FAN_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

msb_i_1_n_0 - 
wires: CLBLL_L_X40Y33/CLBLL_LL_DMUX CLBLL_L_X40Y33/CLBLL_LOGIC_OUTS23 CLBLM_R_X41Y34/CLBLM_BYP2 CLBLM_R_X41Y34/CLBLM_L_CX INT_L_X40Y33/LOGIC_OUTS_L23 INT_L_X40Y33/NE2BEG1 INT_L_X40Y34/NE2A1 INT_R_X41Y34/BYP2 INT_R_X41Y34/BYP_ALT1 INT_R_X41Y34/BYP_ALT2 INT_R_X41Y34/BYP_BOUNCE1 INT_R_X41Y34/NE2END1 
pips: CLBLL_L_X40Y33/CLBLL_L.CLBLL_LL_DMUX->CLBLL_LOGIC_OUTS23 CLBLM_R_X41Y34/CLBLM_R.CLBLM_BYP2->CLBLM_L_CX INT_L_X40Y33/INT_L.LOGIC_OUTS_L23->>NE2BEG1 INT_R_X41Y34/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X41Y34/INT_R.BYP_ALT2->>BYP2 INT_R_X41Y34/INT_R.BYP_BOUNCE1->>BYP_ALT2 INT_R_X41Y34/INT_R.NE2END1->>BYP_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

oe_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/PIO_control/PIO_access_control/PIO_timing_controller/t1_cnt/rci - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/rci - 
wires: CLBLL_L_X40Y33/CLBLL_BYP0 CLBLL_L_X40Y33/CLBLL_L_AX CLBLL_L_X40Y34/CLBLL_ER1BEG0 CLBLM_R_X39Y33/CLBLM_LOGIC_OUTS17 CLBLM_R_X39Y33/CLBLM_L_BMUX CLBLM_R_X39Y34/CLBLM_ER1BEG0 INT_L_X40Y33/BYP_ALT0 INT_L_X40Y33/BYP_L0 INT_L_X40Y33/SL1END0 INT_L_X40Y34/ER1END0 INT_L_X40Y34/SL1BEG0 INT_R_X39Y33/ER1BEG_S0 INT_R_X39Y33/LOGIC_OUTS17 INT_R_X39Y34/ER1BEG0 VBRK_X99Y36/VBRK_ER1BEG0 
pips: CLBLL_L_X40Y33/CLBLL_L.CLBLL_BYP0->CLBLL_L_AX CLBLM_R_X39Y33/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X40Y33/INT_L.BYP_ALT0->>BYP_L0 INT_L_X40Y33/INT_L.SL1END0->>BYP_ALT0 INT_L_X40Y34/INT_L.ER1END0->>SL1BEG0 INT_R_X39Y33/INT_R.LOGIC_OUTS17->>ER1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rci_i_2__0_n_0 - 
wires: CLBLM_R_X39Y32/CLBLM_LOGIC_OUTS22 CLBLM_R_X39Y32/CLBLM_M_CMUX CLBLM_R_X39Y33/CLBLM_IMUX16 CLBLM_R_X39Y33/CLBLM_L_B3 INT_R_X39Y32/LOGIC_OUTS22 INT_R_X39Y32/NR1BEG0 INT_R_X39Y33/IMUX16 INT_R_X39Y33/NR1END0 
pips: CLBLM_R_X39Y32/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 CLBLM_R_X39Y33/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 INT_R_X39Y32/INT_R.LOGIC_OUTS22->>NR1BEG0 INT_R_X39Y33/INT_R.NR1END0->>IMUX16 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/rci - 
wires: CLBLM_L_X36Y33/CLBLM_BYP1 CLBLM_L_X36Y33/CLBLM_LOGIC_OUTS16 CLBLM_L_X36Y33/CLBLM_L_AMUX CLBLM_L_X36Y33/CLBLM_M_AX INT_L_X36Y33/BYP_ALT1 INT_L_X36Y33/BYP_L1 INT_L_X36Y33/FAN_ALT5 INT_L_X36Y33/FAN_BOUNCE5 INT_L_X36Y33/LOGIC_OUTS_L16 
pips: CLBLM_L_X36Y33/CLBLM_L.CLBLM_BYP1->CLBLM_M_AX CLBLM_L_X36Y33/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X36Y33/INT_L.BYP_ALT1->>BYP_L1 INT_L_X36Y33/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X36Y33/INT_L.FAN_BOUNCE5->>BYP_ALT1 INT_L_X36Y33/INT_L.LOGIC_OUTS_L16->>FAN_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/rci - 
wires: CLBLM_L_X36Y33/CLBLM_BYP4 CLBLM_L_X36Y33/CLBLM_M_BX CLBLM_R_X37Y33/CLBLM_LOGIC_OUTS15 CLBLM_R_X37Y33/CLBLM_M_D INT_L_X36Y33/BYP_ALT4 INT_L_X36Y33/BYP_L4 INT_L_X36Y33/SR1BEG_S0 INT_L_X36Y33/WR1END_S1_0 INT_L_X36Y34/WR1END0 INT_R_X37Y33/LOGIC_OUTS15 INT_R_X37Y33/WR1BEG_S0 INT_R_X37Y34/WR1BEG0 
pips: CLBLM_L_X36Y33/CLBLM_L.CLBLM_BYP4->CLBLM_M_BX CLBLM_R_X37Y33/CLBLM_R.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X36Y33/INT_L.BYP_ALT4->>BYP_L4 INT_L_X36Y33/INT_L.SR1BEG_S0->>BYP_ALT4 INT_L_X36Y33/INT_L.WR1END_S1_0->>SR1BEG_S0 INT_R_X37Y33/INT_R.LOGIC_OUTS15->>WR1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/rci - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/rci - 
wires: CLBLL_L_X40Y28/CLBLL_BYP1 CLBLL_L_X40Y28/CLBLL_LL_AX CLBLL_L_X40Y28/CLBLL_LL_BMUX CLBLL_L_X40Y28/CLBLL_LOGIC_OUTS21 INT_L_X40Y28/BYP_ALT1 INT_L_X40Y28/BYP_L1 INT_L_X40Y28/LOGIC_OUTS_L21 INT_L_X40Y28/SR1BEG_S0 
pips: CLBLL_L_X40Y28/CLBLL_L.CLBLL_BYP1->CLBLL_LL_AX CLBLL_L_X40Y28/CLBLL_L.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 INT_L_X40Y28/INT_L.BYP_ALT1->>BYP_L1 INT_L_X40Y28/INT_L.LOGIC_OUTS_L21->>SR1BEG_S0 INT_L_X40Y28/INT_L.SR1BEG_S0->>BYP_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/rci - 
wires: CLBLM_R_X39Y32/CLBLM_BYP1 CLBLM_R_X39Y32/CLBLM_LOGIC_OUTS11 CLBLM_R_X39Y32/CLBLM_L_D CLBLM_R_X39Y32/CLBLM_M_AX INT_R_X39Y32/BYP1 INT_R_X39Y32/BYP_ALT1 INT_R_X39Y32/LOGIC_OUTS11 INT_R_X39Y32/SR1BEG_S0 
pips: CLBLM_R_X39Y32/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X39Y32/CLBLM_R.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_R_X39Y32/INT_R.BYP_ALT1->>BYP1 INT_R_X39Y32/INT_R.LOGIC_OUTS11->>SR1BEG_S0 INT_R_X39Y32/INT_R.SR1BEG_S0->>BYP_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_1_in[0] - 
wires: CLBLL_L_X40Y38/CLBLL_LOGIC_OUTS16 CLBLL_L_X40Y38/CLBLL_L_AMUX CLBLL_L_X40Y38/CLBLL_WL1END1 CLBLM_R_X39Y38/CLBLM_BYP5 CLBLM_R_X39Y38/CLBLM_L_BX CLBLM_R_X39Y38/CLBLM_WL1END1 INT_L_X40Y38/LOGIC_OUTS_L16 INT_L_X40Y38/WL1BEG1 INT_R_X39Y38/BYP5 INT_R_X39Y38/BYP_ALT5 INT_R_X39Y38/WL1END1 VBRK_X99Y40/VBRK_WL1END1 
pips: CLBLL_L_X40Y38/CLBLL_L.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 CLBLM_R_X39Y38/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX INT_L_X40Y38/INT_L.LOGIC_OUTS_L16->>WL1BEG1 INT_R_X39Y38/INT_R.BYP_ALT5->>BYP5 INT_R_X39Y38/INT_R.WL1END1->>BYP_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_1_in[10] - 
wires: CLBLL_L_X42Y27/CLBLL_BYP0 CLBLL_L_X42Y27/CLBLL_L_AX CLBLL_L_X42Y29/CLBLL_IMUX35 CLBLL_L_X42Y29/CLBLL_LL_C6 CLBLL_L_X42Y30/CLBLL_LOGIC_OUTS11 CLBLL_L_X42Y30/CLBLL_L_D CLBLM_R_X43Y28/CLBLM_BYP1 CLBLM_R_X43Y28/CLBLM_M_AX INT_L_X42Y27/BYP_ALT0 INT_L_X42Y27/BYP_L0 INT_L_X42Y27/WL1END0 INT_L_X42Y29/ER1BEG_S0 INT_L_X42Y29/FAN_ALT3 INT_L_X42Y29/FAN_BOUNCE3 INT_L_X42Y29/IMUX_L35 INT_L_X42Y29/SL1END3 INT_L_X42Y30/ER1BEG0 INT_L_X42Y30/LOGIC_OUTS_L11 INT_L_X42Y30/SL1BEG3 INT_R_X43Y27/SR1END1 INT_R_X43Y27/WL1BEG0 INT_R_X43Y28/BYP1 INT_R_X43Y28/BYP_ALT1 INT_R_X43Y28/SR1BEG1 INT_R_X43Y28/SS2END0 INT_R_X43Y29/SS2A0 INT_R_X43Y30/ER1END0 INT_R_X43Y30/SS2BEG0 
pips: CLBLL_L_X42Y27/CLBLL_L.CLBLL_BYP0->CLBLL_L_AX CLBLL_L_X42Y29/CLBLL_L.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_L_X42Y30/CLBLL_L.CLBLL_L_D->CLBLL_LOGIC_OUTS11 CLBLM_R_X43Y28/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX INT_L_X42Y27/INT_L.BYP_ALT0->>BYP_L0 INT_L_X42Y27/INT_L.WL1END0->>BYP_ALT0 INT_L_X42Y29/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X42Y29/INT_L.FAN_BOUNCE3->>IMUX_L35 INT_L_X42Y29/INT_L.SL1END3->>ER1BEG_S0 INT_L_X42Y29/INT_L.SL1END3->>FAN_ALT3 INT_L_X42Y30/INT_L.LOGIC_OUTS_L11->>SL1BEG3 INT_R_X43Y27/INT_R.SR1END1->>WL1BEG0 INT_R_X43Y28/INT_R.BYP_ALT1->>BYP1 INT_R_X43Y28/INT_R.SS2END0->>BYP_ALT1 INT_R_X43Y28/INT_R.SS2END0->>SR1BEG1 INT_R_X43Y30/INT_R.ER1END0->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

p_1_in[11] - 
wires: CLBLL_L_X42Y27/CLBLL_BYP5 CLBLL_L_X42Y27/CLBLL_L_BX CLBLL_L_X42Y29/CLBLL_BYP5 CLBLL_L_X42Y29/CLBLL_IMUX43 CLBLL_L_X42Y29/CLBLL_LL_D6 CLBLL_L_X42Y29/CLBLL_L_BX CLBLL_L_X42Y29/CLBLL_SE2A1 CLBLL_L_X42Y30/CLBLL_SW2A1 CLBLM_R_X41Y29/CLBLM_SE2A1 CLBLM_R_X41Y30/CLBLM_SW2A1 CLBLM_R_X43Y30/CLBLM_LOGIC_OUTS14 CLBLM_R_X43Y30/CLBLM_M_C INT_L_X42Y27/BYP_ALT5 INT_L_X42Y27/BYP_L5 INT_L_X42Y27/SS2END1 INT_L_X42Y28/SS2A1 INT_L_X42Y29/BYP_ALT5 INT_L_X42Y29/BYP_L5 INT_L_X42Y29/IMUX_L43 INT_L_X42Y29/SE2END1 INT_L_X42Y29/SS2BEG1 INT_L_X42Y30/SW2A1 INT_L_X42Y31/NW2END2 INT_L_X42Y31/SW2BEG1 INT_R_X41Y29/SE2A1 INT_R_X41Y30/SE2BEG1 INT_R_X41Y30/SW2END1 INT_R_X43Y30/LOGIC_OUTS14 INT_R_X43Y30/NW2BEG2 INT_R_X43Y31/NW2A2 
pips: CLBLL_L_X42Y27/CLBLL_L.CLBLL_BYP5->CLBLL_L_BX CLBLL_L_X42Y29/CLBLL_L.CLBLL_BYP5->CLBLL_L_BX CLBLL_L_X42Y29/CLBLL_L.CLBLL_IMUX43->CLBLL_LL_D6 CLBLM_R_X43Y30/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X42Y27/INT_L.BYP_ALT5->>BYP_L5 INT_L_X42Y27/INT_L.SS2END1->>BYP_ALT5 INT_L_X42Y29/INT_L.BYP_ALT5->>BYP_L5 INT_L_X42Y29/INT_L.SE2END1->>BYP_ALT5 INT_L_X42Y29/INT_L.SE2END1->>IMUX_L43 INT_L_X42Y29/INT_L.SE2END1->>SS2BEG1 INT_L_X42Y31/INT_L.NW2END2->>SW2BEG1 INT_R_X41Y30/INT_R.SW2END1->>SE2BEG1 INT_R_X43Y30/INT_R.LOGIC_OUTS14->>NW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

p_1_in[12] - 
wires: BRAM_INT_INTERFACE_L_X44Y27/INT_INTERFACE_WW2A2 BRAM_INT_INTERFACE_L_X44Y28/INT_INTERFACE_WL1END1 BRAM_INT_INTERFACE_L_X44Y29/INT_INTERFACE_EL1BEG2 BRAM_L_X44Y25/BRAM_EL1BEG2_4 BRAM_L_X44Y25/BRAM_WL1END1_3 BRAM_L_X44Y25/BRAM_WW2A2_2 CLBLL_L_X42Y27/CLBLL_BYP3 CLBLL_L_X42Y27/CLBLL_LL_CX CLBLL_L_X42Y29/CLBLL_BYP1 CLBLL_L_X42Y29/CLBLL_LL_AX CLBLL_L_X42Y29/CLBLL_WW2END3 CLBLL_L_X42Y30/CLBLL_ER1BEG0 CLBLM_R_X41Y29/CLBLM_WW2END3 CLBLM_R_X41Y30/CLBLM_ER1BEG0 CLBLM_R_X43Y27/CLBLM_WW2A2 CLBLM_R_X43Y28/CLBLM_BYP4 CLBLM_R_X43Y28/CLBLM_M_BX CLBLM_R_X43Y28/CLBLM_WL1END1 CLBLM_R_X43Y29/CLBLM_EL1BEG2 CLBLM_R_X43Y29/CLBLM_LOGIC_OUTS21 CLBLM_R_X43Y29/CLBLM_M_BMUX INT_L_X42Y27/BYP_ALT3 INT_L_X42Y27/BYP_L3 INT_L_X42Y27/WW2END2 INT_L_X42Y29/BYP_ALT1 INT_L_X42Y29/BYP_L1 INT_L_X42Y29/SL1END0 INT_L_X42Y29/WW2A3 INT_L_X42Y30/ER1END0 INT_L_X42Y30/SL1BEG0 INT_L_X44Y27/SL1END2 INT_L_X44Y27/WW2BEG2 INT_L_X44Y28/SL1BEG2 INT_L_X44Y28/SL1END2 INT_L_X44Y28/WL1BEG1 INT_L_X44Y29/EL1END2 INT_L_X44Y29/SL1BEG2 INT_R_X41Y29/ER1BEG_S0 INT_R_X41Y29/WW2END3 INT_R_X41Y30/ER1BEG0 INT_R_X41Y30/WW2END_N0_3 INT_R_X43Y27/WW2A2 INT_R_X43Y28/BYP4 INT_R_X43Y28/BYP_ALT4 INT_R_X43Y28/WL1END1 INT_R_X43Y29/EL1BEG2 INT_R_X43Y29/LOGIC_OUTS21 INT_R_X43Y29/WW2BEG3 
pips: CLBLL_L_X42Y27/CLBLL_L.CLBLL_BYP3->CLBLL_LL_CX CLBLL_L_X42Y29/CLBLL_L.CLBLL_BYP1->CLBLL_LL_AX CLBLM_R_X43Y28/CLBLM_R.CLBLM_BYP4->CLBLM_M_BX CLBLM_R_X43Y29/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_L_X42Y27/INT_L.BYP_ALT3->>BYP_L3 INT_L_X42Y27/INT_L.WW2END2->>BYP_ALT3 INT_L_X42Y29/INT_L.BYP_ALT1->>BYP_L1 INT_L_X42Y29/INT_L.SL1END0->>BYP_ALT1 INT_L_X42Y30/INT_L.ER1END0->>SL1BEG0 INT_L_X44Y27/INT_L.SL1END2->>WW2BEG2 INT_L_X44Y28/INT_L.SL1END2->>SL1BEG2 INT_L_X44Y28/INT_L.SL1END2->>WL1BEG1 INT_L_X44Y29/INT_L.EL1END2->>SL1BEG2 INT_R_X41Y29/INT_R.WW2END3->>ER1BEG_S0 INT_R_X43Y28/INT_R.BYP_ALT4->>BYP4 INT_R_X43Y28/INT_R.WL1END1->>BYP_ALT4 INT_R_X43Y29/INT_R.LOGIC_OUTS21->>EL1BEG2 INT_R_X43Y29/INT_R.LOGIC_OUTS21->>WW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

p_1_in[13] - 
wires: BRAM_INT_INTERFACE_L_X44Y28/INT_INTERFACE_SE2A1 BRAM_INT_INTERFACE_L_X44Y28/INT_INTERFACE_WL1END0 BRAM_L_X44Y25/BRAM_SE2A1_3 BRAM_L_X44Y25/BRAM_WL1END0_3 CLBLL_L_X40Y27/CLBLL_BYP0 CLBLL_L_X40Y27/CLBLL_L_AX CLBLL_L_X42Y28/CLBLL_SW2A0 CLBLL_L_X42Y29/CLBLL_BYP4 CLBLL_L_X42Y29/CLBLL_LL_BX CLBLM_R_X41Y26/CLBLM_BYP1 CLBLM_R_X41Y26/CLBLM_M_AX CLBLM_R_X41Y27/CLBLM_BYP0 CLBLM_R_X41Y27/CLBLM_BYP1 CLBLM_R_X41Y27/CLBLM_L_AX CLBLM_R_X41Y27/CLBLM_M_AX CLBLM_R_X41Y28/CLBLM_SW2A0 CLBLM_R_X41Y29/CLBLM_BYP0 CLBLM_R_X41Y29/CLBLM_L_AX CLBLM_R_X43Y28/CLBLM_SE2A1 CLBLM_R_X43Y28/CLBLM_WL1END0 CLBLM_R_X43Y29/CLBLM_LOGIC_OUTS13 CLBLM_R_X43Y29/CLBLM_M_B INT_L_X40Y27/BYP_ALT0 INT_L_X40Y27/BYP_L0 INT_L_X40Y27/SW2END0 INT_L_X42Y28/SW2A0 INT_L_X42Y29/BYP_ALT4 INT_L_X42Y29/BYP_L4 INT_L_X42Y29/NW2END1 INT_L_X42Y29/SW2BEG0 INT_L_X44Y28/SE2END1 INT_L_X44Y28/WL1BEG0 INT_R_X41Y26/BYP1 INT_R_X41Y26/BYP_ALT1 INT_R_X41Y26/SL1END0 INT_R_X41Y27/BYP0 INT_R_X41Y27/BYP1 INT_R_X41Y27/BYP_ALT0 INT_R_X41Y27/BYP_ALT1 INT_R_X41Y27/SL1BEG0 INT_R_X41Y27/SL1END0 INT_R_X41Y27/SW2A0 INT_R_X41Y28/NL1BEG0 INT_R_X41Y28/NL1END_S3_0 INT_R_X41Y28/SL1BEG0 INT_R_X41Y28/SW2BEG0 INT_R_X41Y28/SW2END0 INT_R_X41Y29/BYP0 INT_R_X41Y29/BYP_ALT0 INT_R_X41Y29/NL1END0 INT_R_X43Y28/NW2BEG1 INT_R_X43Y28/SE2A1 INT_R_X43Y28/WL1END0 INT_R_X43Y29/LOGIC_OUTS13 INT_R_X43Y29/NW2A1 INT_R_X43Y29/SE2BEG1 
pips: CLBLL_L_X40Y27/CLBLL_L.CLBLL_BYP0->CLBLL_L_AX CLBLL_L_X42Y29/CLBLL_L.CLBLL_BYP4->CLBLL_LL_BX CLBLM_R_X41Y26/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X41Y27/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X41Y27/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X41Y29/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X43Y29/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X40Y27/INT_L.BYP_ALT0->>BYP_L0 INT_L_X40Y27/INT_L.SW2END0->>BYP_ALT0 INT_L_X42Y29/INT_L.BYP_ALT4->>BYP_L4 INT_L_X42Y29/INT_L.NW2END1->>BYP_ALT4 INT_L_X42Y29/INT_L.NW2END1->>SW2BEG0 INT_L_X44Y28/INT_L.SE2END1->>WL1BEG0 INT_R_X41Y26/INT_R.BYP_ALT1->>BYP1 INT_R_X41Y26/INT_R.SL1END0->>BYP_ALT1 INT_R_X41Y27/INT_R.BYP_ALT0->>BYP0 INT_R_X41Y27/INT_R.BYP_ALT1->>BYP1 INT_R_X41Y27/INT_R.SL1END0->>BYP_ALT0 INT_R_X41Y27/INT_R.SL1END0->>BYP_ALT1 INT_R_X41Y27/INT_R.SL1END0->>SL1BEG0 INT_R_X41Y28/INT_R.SW2END0->>NL1BEG0 INT_R_X41Y28/INT_R.SW2END0->>SL1BEG0 INT_R_X41Y28/INT_R.SW2END0->>SW2BEG0 INT_R_X41Y29/INT_R.BYP_ALT0->>BYP0 INT_R_X41Y29/INT_R.NL1END0->>BYP_ALT0 INT_R_X43Y28/INT_R.WL1END0->>NW2BEG1 INT_R_X43Y29/INT_R.LOGIC_OUTS13->>SE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

p_1_in[14] - 
wires: CLBLL_L_X40Y28/CLBLL_BYP5 CLBLL_L_X40Y28/CLBLL_L_BX CLBLL_L_X40Y29/CLBLL_NW2A3 CLBLL_L_X40Y30/CLBLL_BYP1 CLBLL_L_X40Y30/CLBLL_LL_AX CLBLL_L_X42Y27/CLBLL_BYP6 CLBLL_L_X42Y27/CLBLL_LL_DX CLBLL_L_X42Y27/CLBLL_WL1END2 CLBLL_L_X42Y29/CLBLL_BYP3 CLBLL_L_X42Y29/CLBLL_EL1BEG3 CLBLL_L_X42Y29/CLBLL_LL_CX CLBLM_R_X39Y29/CLBLM_NW2A3 CLBLM_R_X39Y30/CLBLM_BYP5 CLBLM_R_X39Y30/CLBLM_L_BX CLBLM_R_X41Y27/CLBLM_WL1END2 CLBLM_R_X41Y28/CLBLM_BYP5 CLBLM_R_X41Y28/CLBLM_L_BX CLBLM_R_X41Y29/CLBLM_EL1BEG3 CLBLM_R_X41Y30/CLBLM_LOGIC_OUTS18 CLBLM_R_X41Y30/CLBLM_L_CMUX INT_L_X40Y28/BYP_ALT5 INT_L_X40Y28/BYP_L5 INT_L_X40Y28/FAN_ALT3 INT_L_X40Y28/FAN_BOUNCE3 INT_L_X40Y28/NW2BEG3 INT_L_X40Y28/WR1END3 INT_L_X40Y29/NW2A3 INT_L_X40Y30/BYP_ALT1 INT_L_X40Y30/BYP_L1 INT_L_X40Y30/WR1END1 INT_L_X42Y27/BYP_ALT6 INT_L_X42Y27/BYP_L6 INT_L_X42Y27/SS2END3 INT_L_X42Y27/WL1BEG2 INT_L_X42Y28/SS2A3 INT_L_X42Y28/SS2END_N0_3 INT_L_X42Y29/BYP_ALT3 INT_L_X42Y29/BYP_L3 INT_L_X42Y29/EL1END3 INT_L_X42Y29/SS2BEG3 INT_R_X39Y29/NL1BEG2 INT_R_X39Y29/NW2END3 INT_R_X39Y30/BYP5 INT_R_X39Y30/BYP_ALT5 INT_R_X39Y30/NL1END2 INT_R_X41Y27/NL1BEG2 INT_R_X41Y27/WL1END2 INT_R_X41Y28/BYP5 INT_R_X41Y28/BYP_ALT5 INT_R_X41Y28/NL1END2 INT_R_X41Y28/WR1BEG3 INT_R_X41Y29/EL1BEG3 INT_R_X41Y30/EL1BEG_N3 INT_R_X41Y30/LOGIC_OUTS18 INT_R_X41Y30/WR1BEG1 VBRK_X99Y31/VBRK_NW2A3 
pips: CLBLL_L_X40Y28/CLBLL_L.CLBLL_BYP5->CLBLL_L_BX CLBLL_L_X40Y30/CLBLL_L.CLBLL_BYP1->CLBLL_LL_AX CLBLL_L_X42Y27/CLBLL_L.CLBLL_BYP6->CLBLL_LL_DX CLBLL_L_X42Y29/CLBLL_L.CLBLL_BYP3->CLBLL_LL_CX CLBLM_R_X39Y30/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX CLBLM_R_X41Y28/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX CLBLM_R_X41Y30/CLBLM_R.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_L_X40Y28/INT_L.BYP_ALT5->>BYP_L5 INT_L_X40Y28/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X40Y28/INT_L.FAN_BOUNCE3->>BYP_ALT5 INT_L_X40Y28/INT_L.WR1END3->>FAN_ALT3 INT_L_X40Y28/INT_L.WR1END3->>NW2BEG3 INT_L_X40Y30/INT_L.BYP_ALT1->>BYP_L1 INT_L_X40Y30/INT_L.WR1END1->>BYP_ALT1 INT_L_X42Y27/INT_L.BYP_ALT6->>BYP_L6 INT_L_X42Y27/INT_L.SS2END3->>BYP_ALT6 INT_L_X42Y27/INT_L.SS2END3->>WL1BEG2 INT_L_X42Y29/INT_L.BYP_ALT3->>BYP_L3 INT_L_X42Y29/INT_L.EL1END3->>BYP_ALT3 INT_L_X42Y29/INT_L.EL1END3->>SS2BEG3 INT_R_X39Y29/INT_R.NW2END3->>NL1BEG2 INT_R_X39Y30/INT_R.BYP_ALT5->>BYP5 INT_R_X39Y30/INT_R.NL1END2->>BYP_ALT5 INT_R_X41Y27/INT_R.WL1END2->>NL1BEG2 INT_R_X41Y28/INT_R.BYP_ALT5->>BYP5 INT_R_X41Y28/INT_R.NL1END2->>BYP_ALT5 INT_R_X41Y28/INT_R.NL1END2->>WR1BEG3 INT_R_X41Y30/INT_R.LOGIC_OUTS18->>EL1BEG_N3 INT_R_X41Y30/INT_R.LOGIC_OUTS18->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

p_1_in[15] - 
wires: CLBLL_L_X40Y27/CLBLL_BYP1 CLBLL_L_X40Y27/CLBLL_BYP5 CLBLL_L_X40Y27/CLBLL_LL_AX CLBLL_L_X40Y27/CLBLL_L_BX CLBLL_L_X40Y31/CLBLL_LL_DMUX CLBLL_L_X40Y31/CLBLL_LOGIC_OUTS23 CLBLL_L_X42Y29/CLBLL_BYP6 CLBLL_L_X42Y29/CLBLL_ER1BEG3 CLBLL_L_X42Y29/CLBLL_LL_DX CLBLM_R_X41Y27/CLBLM_BYP4 CLBLM_R_X41Y27/CLBLM_BYP5 CLBLM_R_X41Y27/CLBLM_L_BX CLBLM_R_X41Y27/CLBLM_M_BX CLBLM_R_X41Y29/CLBLM_BYP5 CLBLM_R_X41Y29/CLBLM_ER1BEG3 CLBLM_R_X41Y29/CLBLM_L_BX INT_L_X40Y27/BYP_ALT1 INT_L_X40Y27/BYP_ALT5 INT_L_X40Y27/BYP_L1 INT_L_X40Y27/BYP_L5 INT_L_X40Y27/SS2END1 INT_L_X40Y27/WL1END0 INT_L_X40Y28/SS2A1 INT_L_X40Y29/ER1BEG2 INT_L_X40Y29/SS2BEG1 INT_L_X40Y29/SS2END1 INT_L_X40Y30/SS2A1 INT_L_X40Y31/EL1BEG0 INT_L_X40Y31/LOGIC_OUTS_L23 INT_L_X40Y31/SS2BEG1 INT_L_X42Y29/BYP_ALT6 INT_L_X42Y29/BYP_L6 INT_L_X42Y29/ER1END3 INT_L_X42Y30/ER1END_N3_3 INT_R_X41Y27/BYP4 INT_R_X41Y27/BYP5 INT_R_X41Y27/BYP_ALT4 INT_R_X41Y27/BYP_ALT5 INT_R_X41Y27/SS2END1 INT_R_X41Y27/WL1BEG0 INT_R_X41Y28/SS2A1 INT_R_X41Y29/BYP5 INT_R_X41Y29/BYP_ALT5 INT_R_X41Y29/ER1BEG3 INT_R_X41Y29/ER1END2 INT_R_X41Y29/SR1END1 INT_R_X41Y29/SS2BEG1 INT_R_X41Y30/EL1END_S3_0 INT_R_X41Y30/SL1END0 INT_R_X41Y30/SR1BEG1 INT_R_X41Y31/EL1END0 INT_R_X41Y31/SL1BEG0 
pips: CLBLL_L_X40Y27/CLBLL_L.CLBLL_BYP1->CLBLL_LL_AX CLBLL_L_X40Y27/CLBLL_L.CLBLL_BYP5->CLBLL_L_BX CLBLL_L_X40Y31/CLBLL_L.CLBLL_LL_DMUX->CLBLL_LOGIC_OUTS23 CLBLL_L_X42Y29/CLBLL_L.CLBLL_BYP6->CLBLL_LL_DX CLBLM_R_X41Y27/CLBLM_R.CLBLM_BYP4->CLBLM_M_BX CLBLM_R_X41Y27/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX CLBLM_R_X41Y29/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX INT_L_X40Y27/INT_L.BYP_ALT1->>BYP_L1 INT_L_X40Y27/INT_L.BYP_ALT5->>BYP_L5 INT_L_X40Y27/INT_L.SS2END1->>BYP_ALT5 INT_L_X40Y27/INT_L.WL1END0->>BYP_ALT1 INT_L_X40Y29/INT_L.SS2END1->>ER1BEG2 INT_L_X40Y29/INT_L.SS2END1->>SS2BEG1 INT_L_X40Y31/INT_L.LOGIC_OUTS_L23->>EL1BEG0 INT_L_X40Y31/INT_L.LOGIC_OUTS_L23->>SS2BEG1 INT_L_X42Y29/INT_L.BYP_ALT6->>BYP_L6 INT_L_X42Y29/INT_L.ER1END3->>BYP_ALT6 INT_R_X41Y27/INT_R.BYP_ALT4->>BYP4 INT_R_X41Y27/INT_R.BYP_ALT5->>BYP5 INT_R_X41Y27/INT_R.SS2END1->>BYP_ALT4 INT_R_X41Y27/INT_R.SS2END1->>BYP_ALT5 INT_R_X41Y27/INT_R.SS2END1->>WL1BEG0 INT_R_X41Y29/INT_R.BYP_ALT5->>BYP5 INT_R_X41Y29/INT_R.ER1END2->>ER1BEG3 INT_R_X41Y29/INT_R.SR1END1->>BYP_ALT5 INT_R_X41Y29/INT_R.SR1END1->>SS2BEG1 INT_R_X41Y30/INT_R.SL1END0->>SR1BEG1 INT_R_X41Y31/INT_R.EL1END0->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

p_1_in[16] - 
wires: BRAM_INT_INTERFACE_L_X38Y36/INT_INTERFACE_WW2END1 BRAM_L_X38Y35/BRAM_WW2END1_1 CLBLL_L_X40Y33/CLBLL_LL_C CLBLL_L_X40Y33/CLBLL_LOGIC_OUTS14 CLBLL_L_X40Y33/CLBLL_WL1END1 CLBLL_L_X40Y36/CLBLL_IMUX4 CLBLL_L_X40Y36/CLBLL_LL_A6 CLBLL_L_X40Y36/CLBLL_NW2A2 CLBLM_R_X37Y36/CLBLM_BYP5 CLBLM_R_X37Y36/CLBLM_IMUX35 CLBLM_R_X37Y36/CLBLM_L_BX CLBLM_R_X37Y36/CLBLM_M_C6 CLBLM_R_X37Y36/CLBLM_WW2END1 CLBLM_R_X39Y33/CLBLM_WL1END1 CLBLM_R_X39Y35/CLBLM_BYP5 CLBLM_R_X39Y35/CLBLM_L_BX CLBLM_R_X39Y36/CLBLM_NW2A2 INT_L_X38Y36/WW2A1 INT_L_X40Y33/LOGIC_OUTS_L14 INT_L_X40Y33/NN2BEG2 INT_L_X40Y33/WL1BEG1 INT_L_X40Y34/NN2A2 INT_L_X40Y35/NN2END2 INT_L_X40Y35/NR1BEG2 INT_L_X40Y35/NW2BEG2 INT_L_X40Y36/IMUX_L4 INT_L_X40Y36/NR1END2 INT_L_X40Y36/NW2A2 INT_R_X37Y36/BYP5 INT_R_X37Y36/BYP_ALT5 INT_R_X37Y36/IMUX35 INT_R_X37Y36/WW2END1 INT_R_X39Y33/NN2BEG2 INT_R_X39Y33/WL1END1 INT_R_X39Y34/NN2A2 INT_R_X39Y35/BYP5 INT_R_X39Y35/BYP_ALT5 INT_R_X39Y35/NN2END2 INT_R_X39Y36/NW2END2 INT_R_X39Y36/WW2BEG1 VBRK_X99Y35/VBRK_WL1END1 VBRK_X99Y38/VBRK_NW2A2 
pips: CLBLL_L_X40Y33/CLBLL_L.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 CLBLL_L_X40Y36/CLBLL_L.CLBLL_IMUX4->CLBLL_LL_A6 CLBLM_R_X37Y36/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX CLBLM_R_X37Y36/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X39Y35/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX INT_L_X40Y33/INT_L.LOGIC_OUTS_L14->>NN2BEG2 INT_L_X40Y33/INT_L.LOGIC_OUTS_L14->>WL1BEG1 INT_L_X40Y35/INT_L.NN2END2->>NR1BEG2 INT_L_X40Y35/INT_L.NN2END2->>NW2BEG2 INT_L_X40Y36/INT_L.NR1END2->>IMUX_L4 INT_R_X37Y36/INT_R.BYP_ALT5->>BYP5 INT_R_X37Y36/INT_R.WW2END1->>BYP_ALT5 INT_R_X37Y36/INT_R.WW2END1->>IMUX35 INT_R_X39Y33/INT_R.WL1END1->>NN2BEG2 INT_R_X39Y35/INT_R.BYP_ALT5->>BYP5 INT_R_X39Y35/INT_R.NN2END2->>BYP_ALT5 INT_R_X39Y36/INT_R.NW2END2->>WW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

p_1_in[17] - 
wires: CLBLL_L_X40Y34/CLBLL_LL_B CLBLL_L_X40Y34/CLBLL_LOGIC_OUTS13 CLBLL_L_X40Y36/CLBLL_BYP4 CLBLL_L_X40Y36/CLBLL_LL_BX INT_L_X40Y34/LOGIC_OUTS_L13 INT_L_X40Y34/NN2BEG1 INT_L_X40Y35/NN2A1 INT_L_X40Y36/BYP_ALT4 INT_L_X40Y36/BYP_L4 INT_L_X40Y36/NN2END1 
pips: CLBLL_L_X40Y34/CLBLL_L.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 CLBLL_L_X40Y36/CLBLL_L.CLBLL_BYP4->CLBLL_LL_BX INT_L_X40Y34/INT_L.LOGIC_OUTS_L13->>NN2BEG1 INT_L_X40Y36/INT_L.BYP_ALT4->>BYP_L4 INT_L_X40Y36/INT_L.NN2END1->>BYP_ALT4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_1_in[18] - 
wires: BRAM_INT_INTERFACE_L_X38Y34/INT_INTERFACE_NW2A2 BRAM_L_X38Y30/BRAM_NW2A2_4 CLBLM_L_X36Y38/CLBLM_BYP0 CLBLM_L_X36Y38/CLBLM_L_AX CLBLM_R_X37Y34/CLBLM_NW2A2 CLBLM_R_X37Y36/CLBLM_IMUX43 CLBLM_R_X37Y36/CLBLM_M_D6 CLBLM_R_X37Y37/CLBLM_BYP7 CLBLM_R_X37Y37/CLBLM_L_DX CLBLM_R_X37Y38/CLBLM_BYP5 CLBLM_R_X37Y38/CLBLM_L_BX CLBLM_R_X39Y33/CLBLM_LOGIC_OUTS16 CLBLM_R_X39Y33/CLBLM_L_AMUX INT_L_X36Y37/FAN_BOUNCE_S3_2 INT_L_X36Y37/NE2BEG2 INT_L_X36Y37/NL1BEG1 INT_L_X36Y37/NW2END2 INT_L_X36Y38/BYP_ALT0 INT_L_X36Y38/BYP_L0 INT_L_X36Y38/EL1BEG0 INT_L_X36Y38/FAN_ALT2 INT_L_X36Y38/FAN_BOUNCE2 INT_L_X36Y38/NE2A2 INT_L_X36Y38/NL1END1 INT_L_X38Y33/NW2BEG2 INT_L_X38Y33/WL1END1 INT_L_X38Y34/NW2A2 INT_R_X37Y34/NN2BEG2 INT_R_X37Y34/NW2END2 INT_R_X37Y35/NN2A2 INT_R_X37Y36/IMUX43 INT_R_X37Y36/NN2END2 INT_R_X37Y36/NW2BEG2 INT_R_X37Y37/BYP7 INT_R_X37Y37/BYP_ALT7 INT_R_X37Y37/EL1END_S3_0 INT_R_X37Y37/NW2A2 INT_R_X37Y38/BYP5 INT_R_X37Y38/BYP_ALT5 INT_R_X37Y38/EL1END0 INT_R_X37Y38/NE2END2 INT_R_X39Y33/LOGIC_OUTS16 INT_R_X39Y33/WL1BEG1 
pips: CLBLM_L_X36Y38/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X37Y36/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_R_X37Y37/CLBLM_R.CLBLM_BYP7->CLBLM_L_DX CLBLM_R_X37Y38/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX CLBLM_R_X39Y33/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X36Y37/INT_L.NW2END2->>NE2BEG2 INT_L_X36Y37/INT_L.NW2END2->>NL1BEG1 INT_L_X36Y38/INT_L.BYP_ALT0->>BYP_L0 INT_L_X36Y38/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X36Y38/INT_L.FAN_BOUNCE2->>BYP_ALT0 INT_L_X36Y38/INT_L.NL1END1->>EL1BEG0 INT_L_X36Y38/INT_L.NL1END1->>FAN_ALT2 INT_L_X38Y33/INT_L.WL1END1->>NW2BEG2 INT_R_X37Y34/INT_R.NW2END2->>NN2BEG2 INT_R_X37Y36/INT_R.NN2END2->>IMUX43 INT_R_X37Y36/INT_R.NN2END2->>NW2BEG2 INT_R_X37Y37/INT_R.BYP_ALT7->>BYP7 INT_R_X37Y37/INT_R.EL1END_S3_0->>BYP_ALT7 INT_R_X37Y38/INT_R.BYP_ALT5->>BYP5 INT_R_X37Y38/INT_R.NE2END2->>BYP_ALT5 INT_R_X39Y33/INT_R.LOGIC_OUTS16->>WL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

p_1_in[19] - 
wires: BRAM_INT_INTERFACE_L_X38Y36/INT_INTERFACE_SW2A0 BRAM_L_X38Y35/BRAM_SW2A0_1 CLBLL_L_X40Y36/CLBLL_BYP3 CLBLL_L_X40Y36/CLBLL_EL1BEG3 CLBLL_L_X40Y36/CLBLL_LL_CX CLBLM_R_X37Y36/CLBLM_BYP1 CLBLM_R_X37Y36/CLBLM_BYP2 CLBLM_R_X37Y36/CLBLM_L_CX CLBLM_R_X37Y36/CLBLM_M_AX CLBLM_R_X37Y36/CLBLM_SW2A0 CLBLM_R_X39Y33/CLBLM_LOGIC_OUTS9 CLBLM_R_X39Y33/CLBLM_L_B CLBLM_R_X39Y35/CLBLM_BYP7 CLBLM_R_X39Y35/CLBLM_L_DX CLBLM_R_X39Y36/CLBLM_EL1BEG3 INT_L_X38Y36/SW2A0 INT_L_X38Y37/SW2BEG0 INT_L_X38Y37/WR1END1 INT_L_X40Y36/BYP_ALT3 INT_L_X40Y36/BYP_L3 INT_L_X40Y36/EL1END3 INT_R_X37Y36/BYP1 INT_R_X37Y36/BYP2 INT_R_X37Y36/BYP_ALT1 INT_R_X37Y36/BYP_ALT2 INT_R_X37Y36/BYP_BOUNCE1 INT_R_X37Y36/SW2END0 INT_R_X39Y33/LOGIC_OUTS9 INT_R_X39Y33/NN2BEG1 INT_R_X39Y34/NN2A1 INT_R_X39Y35/BYP7 INT_R_X39Y35/BYP_ALT7 INT_R_X39Y35/NL1BEG0 INT_R_X39Y35/NL1END_S3_0 INT_R_X39Y35/NN2END1 INT_R_X39Y36/EL1BEG3 INT_R_X39Y36/NL1END0 INT_R_X39Y36/NR1BEG0 INT_R_X39Y37/EL1BEG_N3 INT_R_X39Y37/NR1END0 INT_R_X39Y37/WR1BEG1 VBRK_X99Y38/VBRK_EL1BEG3 
pips: CLBLL_L_X40Y36/CLBLL_L.CLBLL_BYP3->CLBLL_LL_CX CLBLM_R_X37Y36/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X37Y36/CLBLM_R.CLBLM_BYP2->CLBLM_L_CX CLBLM_R_X39Y33/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 CLBLM_R_X39Y35/CLBLM_R.CLBLM_BYP7->CLBLM_L_DX INT_L_X38Y37/INT_L.WR1END1->>SW2BEG0 INT_L_X40Y36/INT_L.BYP_ALT3->>BYP_L3 INT_L_X40Y36/INT_L.EL1END3->>BYP_ALT3 INT_R_X37Y36/INT_R.BYP_ALT1->>BYP1 INT_R_X37Y36/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X37Y36/INT_R.BYP_ALT2->>BYP2 INT_R_X37Y36/INT_R.BYP_BOUNCE1->>BYP_ALT2 INT_R_X37Y36/INT_R.SW2END0->>BYP_ALT1 INT_R_X39Y33/INT_R.LOGIC_OUTS9->>NN2BEG1 INT_R_X39Y35/INT_R.BYP_ALT7->>BYP7 INT_R_X39Y35/INT_R.NL1END_S3_0->>BYP_ALT7 INT_R_X39Y35/INT_R.NN2END1->>NL1BEG0 INT_R_X39Y36/INT_R.NL1END0->>NR1BEG0 INT_R_X39Y37/INT_R.NR1END0->>EL1BEG_N3 INT_R_X39Y37/INT_R.NR1END0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

p_1_in[1] - 
wires: CLBLL_L_X40Y34/CLBLL_LL_CMUX CLBLL_L_X40Y34/CLBLL_LOGIC_OUTS22 CLBLL_L_X40Y36/CLBLL_BYP6 CLBLL_L_X40Y36/CLBLL_LL_DX CLBLL_L_X40Y39/CLBLL_WR1END0 CLBLL_L_X40Y40/CLBLL_WR1END0 CLBLM_R_X39Y39/CLBLM_BYP0 CLBLM_R_X39Y39/CLBLM_L_AX CLBLM_R_X39Y39/CLBLM_WR1END0 CLBLM_R_X39Y40/CLBLM_BYP0 CLBLM_R_X39Y40/CLBLM_L_AX CLBLM_R_X39Y40/CLBLM_WR1END0 INT_L_X40Y34/LOGIC_OUTS_L22 INT_L_X40Y34/NN2BEG0 INT_L_X40Y35/NN2A0 INT_L_X40Y35/NN2END_S2_0 INT_L_X40Y36/BYP_ALT6 INT_L_X40Y36/BYP_L6 INT_L_X40Y36/NL1BEG_N3 INT_L_X40Y36/NN2BEG3 INT_L_X40Y36/NN2END0 INT_L_X40Y37/NN2A3 INT_L_X40Y38/NN2END3 INT_L_X40Y38/NR1BEG3 INT_L_X40Y38/WR1BEG_S0 INT_L_X40Y39/NR1END3 INT_L_X40Y39/WR1BEG0 INT_L_X40Y39/WR1BEG_S0 INT_L_X40Y40/WR1BEG0 INT_R_X39Y38/WR1END_S1_0 INT_R_X39Y39/BYP0 INT_R_X39Y39/BYP_ALT0 INT_R_X39Y39/WR1END0 INT_R_X39Y39/WR1END_S1_0 INT_R_X39Y40/BYP0 INT_R_X39Y40/BYP_ALT0 INT_R_X39Y40/WR1END0 VBRK_X99Y41/VBRK_WR1END0 VBRK_X99Y42/VBRK_WR1END0 
pips: CLBLL_L_X40Y34/CLBLL_L.CLBLL_LL_CMUX->CLBLL_LOGIC_OUTS22 CLBLL_L_X40Y36/CLBLL_L.CLBLL_BYP6->CLBLL_LL_DX CLBLM_R_X39Y39/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X39Y40/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX INT_L_X40Y34/INT_L.LOGIC_OUTS_L22->>NN2BEG0 INT_L_X40Y36/INT_L.BYP_ALT6->>BYP_L6 INT_L_X40Y36/INT_L.NL1BEG_N3->>BYP_ALT6 INT_L_X40Y36/INT_L.NL1BEG_N3->>NN2BEG3 INT_L_X40Y36/INT_L.NN2END0->>NL1BEG_N3 INT_L_X40Y38/INT_L.NN2END3->>NR1BEG3 INT_L_X40Y38/INT_L.NN2END3->>WR1BEG_S0 INT_L_X40Y39/INT_L.NR1END3->>WR1BEG_S0 INT_R_X39Y39/INT_R.BYP_ALT0->>BYP0 INT_R_X39Y39/INT_R.WR1END0->>BYP_ALT0 INT_R_X39Y40/INT_R.BYP_ALT0->>BYP0 INT_R_X39Y40/INT_R.WR1END0->>BYP_ALT0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

p_1_in[20] - 
wires: BRAM_INT_INTERFACE_L_X38Y37/INT_INTERFACE_NE2A1 BRAM_INT_INTERFACE_L_X38Y38/INT_INTERFACE_NW2A1 BRAM_L_X38Y35/BRAM_NE2A1_2 BRAM_L_X38Y35/BRAM_NW2A1_3 CLBLM_L_X36Y33/CLBLM_LOGIC_OUTS8 CLBLM_L_X36Y33/CLBLM_L_A CLBLM_L_X36Y37/CLBLM_BYP0 CLBLM_L_X36Y37/CLBLM_BYP1 CLBLM_L_X36Y37/CLBLM_L_AX CLBLM_L_X36Y37/CLBLM_M_AX CLBLM_R_X37Y36/CLBLM_BYP4 CLBLM_R_X37Y36/CLBLM_M_BX CLBLM_R_X37Y37/CLBLM_NE2A1 CLBLM_R_X37Y38/CLBLM_BYP1 CLBLM_R_X37Y38/CLBLM_M_AX CLBLM_R_X37Y38/CLBLM_NW2A1 INT_L_X36Y33/LOGIC_OUTS_L8 INT_L_X36Y33/NN2BEG0 INT_L_X36Y34/NN2A0 INT_L_X36Y34/NN2END_S2_0 INT_L_X36Y35/NN2BEG0 INT_L_X36Y35/NN2END0 INT_L_X36Y36/ER1BEG1 INT_L_X36Y36/NN2A0 INT_L_X36Y36/NN2END_S2_0 INT_L_X36Y36/SR1BEG_S0 INT_L_X36Y37/BYP_ALT0 INT_L_X36Y37/BYP_ALT1 INT_L_X36Y37/BYP_BOUNCE0 INT_L_X36Y37/BYP_L0 INT_L_X36Y37/BYP_L1 INT_L_X36Y37/NN2END0 INT_L_X38Y37/NE2END1 INT_L_X38Y37/NW2BEG1 INT_L_X38Y38/NW2A1 INT_R_X37Y36/BYP4 INT_R_X37Y36/BYP_ALT4 INT_R_X37Y36/ER1END1 INT_R_X37Y36/NE2BEG1 INT_R_X37Y37/NE2A1 INT_R_X37Y38/BYP1 INT_R_X37Y38/BYP_ALT1 INT_R_X37Y38/NW2END1 
pips: CLBLM_L_X36Y33/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 CLBLM_L_X36Y37/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_L_X36Y37/CLBLM_L.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X37Y36/CLBLM_R.CLBLM_BYP4->CLBLM_M_BX CLBLM_R_X37Y38/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX INT_L_X36Y33/INT_L.LOGIC_OUTS_L8->>NN2BEG0 INT_L_X36Y35/INT_L.NN2END0->>NN2BEG0 INT_L_X36Y36/INT_L.NN2END_S2_0->>SR1BEG_S0 INT_L_X36Y36/INT_L.SR1BEG_S0->>ER1BEG1 INT_L_X36Y37/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X36Y37/INT_L.BYP_ALT0->>BYP_L0 INT_L_X36Y37/INT_L.BYP_ALT1->>BYP_L1 INT_L_X36Y37/INT_L.BYP_BOUNCE0->>BYP_ALT1 INT_L_X36Y37/INT_L.NN2END0->>BYP_ALT0 INT_L_X38Y37/INT_L.NE2END1->>NW2BEG1 INT_R_X37Y36/INT_R.BYP_ALT4->>BYP4 INT_R_X37Y36/INT_R.ER1END1->>BYP_ALT4 INT_R_X37Y36/INT_R.ER1END1->>NE2BEG1 INT_R_X37Y38/INT_R.BYP_ALT1->>BYP1 INT_R_X37Y38/INT_R.NW2END1->>BYP_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

p_1_in[21] - 
wires: BRAM_INT_INTERFACE_L_X38Y36/INT_INTERFACE_WL1END3 BRAM_INT_INTERFACE_L_X38Y37/INT_INTERFACE_WW2A0 BRAM_L_X38Y35/BRAM_WL1END3_1 BRAM_L_X38Y35/BRAM_WW2A0_2 CLBLL_L_X40Y37/CLBLL_LL_A CLBLL_L_X40Y37/CLBLL_LOGIC_OUTS12 CLBLL_L_X40Y37/CLBLL_WW2A0 CLBLM_L_X36Y37/CLBLM_BYP4 CLBLM_L_X36Y37/CLBLM_BYP5 CLBLM_L_X36Y37/CLBLM_L_BX CLBLM_L_X36Y37/CLBLM_M_BX CLBLM_R_X37Y36/CLBLM_BYP3 CLBLM_R_X37Y36/CLBLM_BYP7 CLBLM_R_X37Y36/CLBLM_L_DX CLBLM_R_X37Y36/CLBLM_M_CX CLBLM_R_X37Y36/CLBLM_WL1END3 CLBLM_R_X37Y37/CLBLM_WW2A0 CLBLM_R_X39Y37/CLBLM_WW2A0 INT_L_X36Y37/BYP_ALT4 INT_L_X36Y37/BYP_ALT5 INT_L_X36Y37/BYP_BOUNCE4 INT_L_X36Y37/BYP_L4 INT_L_X36Y37/BYP_L5 INT_L_X36Y37/WW2END0 INT_L_X38Y36/WL1BEG3 INT_L_X38Y37/WL1BEG_N3 INT_L_X38Y37/WW2BEG0 INT_L_X38Y37/WW2END0 INT_L_X40Y37/LOGIC_OUTS_L12 INT_L_X40Y37/WW2BEG0 INT_R_X37Y36/BYP3 INT_R_X37Y36/BYP7 INT_R_X37Y36/BYP_ALT3 INT_R_X37Y36/BYP_ALT7 INT_R_X37Y36/FAN_ALT3 INT_R_X37Y36/FAN_BOUNCE3 INT_R_X37Y36/WL1END3 INT_R_X37Y37/WL1END_N1_3 INT_R_X37Y37/WW2A0 INT_R_X39Y37/WW2A0 VBRK_X99Y39/VBRK_WW2A0 
pips: CLBLL_L_X40Y37/CLBLL_L.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 CLBLM_L_X36Y37/CLBLM_L.CLBLM_BYP4->CLBLM_M_BX CLBLM_L_X36Y37/CLBLM_L.CLBLM_BYP5->CLBLM_L_BX CLBLM_R_X37Y36/CLBLM_R.CLBLM_BYP3->CLBLM_M_CX CLBLM_R_X37Y36/CLBLM_R.CLBLM_BYP7->CLBLM_L_DX INT_L_X36Y37/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X36Y37/INT_L.BYP_ALT4->>BYP_L4 INT_L_X36Y37/INT_L.BYP_ALT5->>BYP_L5 INT_L_X36Y37/INT_L.BYP_BOUNCE4->>BYP_ALT5 INT_L_X36Y37/INT_L.WW2END0->>BYP_ALT4 INT_L_X38Y37/INT_L.WW2END0->>WL1BEG_N3 INT_L_X38Y37/INT_L.WW2END0->>WW2BEG0 INT_L_X40Y37/INT_L.LOGIC_OUTS_L12->>WW2BEG0 INT_R_X37Y36/INT_R.BYP_ALT3->>BYP3 INT_R_X37Y36/INT_R.BYP_ALT7->>BYP7 INT_R_X37Y36/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X37Y36/INT_R.FAN_BOUNCE3->>BYP_ALT3 INT_R_X37Y36/INT_R.WL1END3->>BYP_ALT7 INT_R_X37Y36/INT_R.WL1END3->>FAN_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

p_1_in[22] - 
wires: BRAM_INT_INTERFACE_L_X38Y34/INT_INTERFACE_WW4C1 BRAM_L_X38Y30/BRAM_WW4C1_4 CLBLL_L_X40Y28/CLBLL_LL_B CLBLL_L_X40Y28/CLBLL_LOGIC_OUTS13 CLBLL_L_X40Y34/CLBLL_WW4A1 CLBLM_L_X34Y33/CLBLM_BYP0 CLBLM_L_X34Y33/CLBLM_L_AX CLBLM_L_X36Y34/CLBLM_BYP0 CLBLM_L_X36Y34/CLBLM_L_AX CLBLM_L_X36Y34/CLBLM_WW2A0 CLBLM_R_X37Y34/CLBLM_WW4C1 CLBLM_R_X37Y36/CLBLM_BYP0 CLBLM_R_X37Y36/CLBLM_BYP6 CLBLM_R_X37Y36/CLBLM_L_AX CLBLM_R_X37Y36/CLBLM_M_DX CLBLM_R_X39Y34/CLBLM_WW4A1 DSP_R_X35Y30/DSP_WW2A0_4 INT_INTERFACE_R_X35Y34/INT_INTERFACE_WW2A0 INT_L_X34Y32/NR1BEG0 INT_L_X34Y32/SS2END0 INT_L_X34Y33/BYP_ALT0 INT_L_X34Y33/BYP_L0 INT_L_X34Y33/NR1END0 INT_L_X34Y33/SS2A0 INT_L_X34Y34/SS2BEG0 INT_L_X34Y34/WW2END0 INT_L_X36Y34/BYP_ALT0 INT_L_X36Y34/BYP_L0 INT_L_X36Y34/GFAN0 INT_L_X36Y34/NL1BEG0 INT_L_X36Y34/NL1END_S3_0 INT_L_X36Y34/WW2BEG0 INT_L_X36Y34/WW4END1 INT_L_X36Y35/NE2BEG0 INT_L_X36Y35/NL1END0 INT_L_X36Y36/NE2A0 INT_L_X38Y34/WW4B1 INT_L_X40Y28/LOGIC_OUTS_L13 INT_L_X40Y28/NN6BEG1 INT_L_X40Y29/NN6A1 INT_L_X40Y30/NN6B1 INT_L_X40Y31/NN6C1 INT_L_X40Y32/NN6D1 INT_L_X40Y33/NN6E1 INT_L_X40Y34/NN6END1 INT_L_X40Y34/WW4BEG1 INT_R_X35Y34/WW2A0 INT_R_X37Y34/WW4C1 INT_R_X37Y35/NE2END_S3_0 INT_R_X37Y36/BYP0 INT_R_X37Y36/BYP6 INT_R_X37Y36/BYP_ALT0 INT_R_X37Y36/BYP_ALT6 INT_R_X37Y36/NE2END0 INT_R_X37Y36/NL1BEG_N3 INT_R_X39Y34/WW4A1 VBRK_X89Y36/VBRK_WW2A0 VBRK_X99Y36/VBRK_WW4A1 
pips: CLBLL_L_X40Y28/CLBLL_L.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 CLBLM_L_X34Y33/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_L_X36Y34/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X37Y36/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X37Y36/CLBLM_R.CLBLM_BYP6->CLBLM_M_DX INT_L_X34Y32/INT_L.SS2END0->>NR1BEG0 INT_L_X34Y33/INT_L.BYP_ALT0->>BYP_L0 INT_L_X34Y33/INT_L.NR1END0->>BYP_ALT0 INT_L_X34Y34/INT_L.WW2END0->>SS2BEG0 INT_L_X36Y34/INT_L.BYP_ALT0->>BYP_L0 INT_L_X36Y34/INT_L.GFAN0->>BYP_ALT0 INT_L_X36Y34/INT_L.WW4END1->>GFAN0 INT_L_X36Y34/INT_L.WW4END1->>NL1BEG0 INT_L_X36Y34/INT_L.WW4END1->>WW2BEG0 INT_L_X36Y35/INT_L.NL1END0->>NE2BEG0 INT_L_X40Y28/INT_L.LOGIC_OUTS_L13->>NN6BEG1 INT_L_X40Y34/INT_L.NN6END1->>WW4BEG1 INT_R_X37Y36/INT_R.BYP_ALT0->>BYP0 INT_R_X37Y36/INT_R.BYP_ALT6->>BYP6 INT_R_X37Y36/INT_R.NE2END0->>BYP_ALT0 INT_R_X37Y36/INT_R.NE2END0->>NL1BEG_N3 INT_R_X37Y36/INT_R.NL1BEG_N3->>BYP_ALT6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

p_1_in[23] - 
wires: CLBLL_L_X40Y36/CLBLL_BYP1 CLBLL_L_X40Y36/CLBLL_LL_AX CLBLL_L_X40Y36/CLBLL_NE2A1 CLBLM_R_X39Y32/CLBLM_LOGIC_OUTS19 CLBLM_R_X39Y32/CLBLM_L_DMUX CLBLM_R_X39Y33/CLBLM_BYP1 CLBLM_R_X39Y33/CLBLM_M_AX CLBLM_R_X39Y34/CLBLM_BYP7 CLBLM_R_X39Y34/CLBLM_L_DX CLBLM_R_X39Y35/CLBLM_BYP0 CLBLM_R_X39Y35/CLBLM_L_AX CLBLM_R_X39Y36/CLBLM_NE2A1 INT_L_X40Y36/BYP_ALT1 INT_L_X40Y36/BYP_L1 INT_L_X40Y36/NE2END1 INT_R_X39Y32/LOGIC_OUTS19 INT_R_X39Y32/NR1BEG1 INT_R_X39Y33/BYP1 INT_R_X39Y33/BYP_ALT1 INT_R_X39Y33/GFAN0 INT_R_X39Y33/NR1BEG1 INT_R_X39Y33/NR1END1 INT_R_X39Y34/BYP7 INT_R_X39Y34/BYP_ALT7 INT_R_X39Y34/FAN_BOUNCE_S3_2 INT_R_X39Y34/GFAN1 INT_R_X39Y34/NR1BEG1 INT_R_X39Y34/NR1END1 INT_R_X39Y35/BYP0 INT_R_X39Y35/BYP_ALT0 INT_R_X39Y35/FAN_ALT2 INT_R_X39Y35/FAN_BOUNCE2 INT_R_X39Y35/NE2BEG1 INT_R_X39Y35/NR1END1 INT_R_X39Y36/NE2A1 VBRK_X99Y38/VBRK_NE2A1 
pips: CLBLL_L_X40Y36/CLBLL_L.CLBLL_BYP1->CLBLL_LL_AX CLBLM_R_X39Y32/CLBLM_R.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 CLBLM_R_X39Y33/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X39Y34/CLBLM_R.CLBLM_BYP7->CLBLM_L_DX CLBLM_R_X39Y35/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX INT_L_X40Y36/INT_L.BYP_ALT1->>BYP_L1 INT_L_X40Y36/INT_L.NE2END1->>BYP_ALT1 INT_R_X39Y32/INT_R.LOGIC_OUTS19->>NR1BEG1 INT_R_X39Y33/INT_R.BYP_ALT1->>BYP1 INT_R_X39Y33/INT_R.GFAN0->>BYP_ALT1 INT_R_X39Y33/INT_R.NR1END1->>GFAN0 INT_R_X39Y33/INT_R.NR1END1->>NR1BEG1 INT_R_X39Y34/INT_R.BYP_ALT7->>BYP7 INT_R_X39Y34/INT_R.GFAN1->>BYP_ALT7 INT_R_X39Y34/INT_R.NR1END1->>GFAN1 INT_R_X39Y34/INT_R.NR1END1->>NR1BEG1 INT_R_X39Y35/INT_R.BYP_ALT0->>BYP0 INT_R_X39Y35/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X39Y35/INT_R.FAN_BOUNCE2->>BYP_ALT0 INT_R_X39Y35/INT_R.NR1END1->>FAN_ALT2 INT_R_X39Y35/INT_R.NR1END1->>NE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

p_1_in[24] - 
wires: BRAM_INT_INTERFACE_L_X38Y32/INT_INTERFACE_NW2A3 BRAM_L_X38Y30/BRAM_NW2A3_2 CLBLL_L_X40Y31/CLBLL_LL_D CLBLL_L_X40Y31/CLBLL_LOGIC_OUTS15 CLBLL_L_X40Y32/CLBLL_NW2A3 CLBLM_R_X37Y32/CLBLM_BYP5 CLBLM_R_X37Y32/CLBLM_L_BX CLBLM_R_X37Y32/CLBLM_NW2A3 CLBLM_R_X37Y33/CLBLM_BYP5 CLBLM_R_X37Y33/CLBLM_L_BX CLBLM_R_X39Y30/CLBLM_IMUX4 CLBLM_R_X39Y30/CLBLM_M_A6 CLBLM_R_X39Y32/CLBLM_NW2A3 INT_L_X38Y30/SE2A2 INT_L_X38Y31/NW2BEG3 INT_L_X38Y31/SE2BEG2 INT_L_X38Y31/SW2END2 INT_L_X38Y32/NW2A3 INT_L_X40Y31/LOGIC_OUTS_L15 INT_L_X40Y31/NW2BEG3 INT_L_X40Y32/NW2A3 INT_R_X37Y32/BYP5 INT_R_X37Y32/BYP_ALT5 INT_R_X37Y32/FAN_ALT5 INT_R_X37Y32/FAN_BOUNCE5 INT_R_X37Y32/NL1BEG2 INT_R_X37Y32/NW2END3 INT_R_X37Y33/BYP5 INT_R_X37Y33/BYP_ALT5 INT_R_X37Y33/NL1END2 INT_R_X39Y30/IMUX4 INT_R_X39Y30/SE2END2 INT_R_X39Y31/SW2A2 INT_R_X39Y32/NW2END3 INT_R_X39Y32/SW2BEG2 VBRK_X99Y34/VBRK_NW2A3 
pips: CLBLL_L_X40Y31/CLBLL_L.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 CLBLM_R_X37Y32/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX CLBLM_R_X37Y33/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX CLBLM_R_X39Y30/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 INT_L_X38Y31/INT_L.SW2END2->>NW2BEG3 INT_L_X38Y31/INT_L.SW2END2->>SE2BEG2 INT_L_X40Y31/INT_L.LOGIC_OUTS_L15->>NW2BEG3 INT_R_X37Y32/INT_R.BYP_ALT5->>BYP5 INT_R_X37Y32/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X37Y32/INT_R.FAN_BOUNCE5->>BYP_ALT5 INT_R_X37Y32/INT_R.NW2END3->>FAN_ALT5 INT_R_X37Y32/INT_R.NW2END3->>NL1BEG2 INT_R_X37Y33/INT_R.BYP_ALT5->>BYP5 INT_R_X37Y33/INT_R.NL1END2->>BYP_ALT5 INT_R_X39Y30/INT_R.SE2END2->>IMUX4 INT_R_X39Y32/INT_R.NW2END3->>SW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

p_1_in[25] - 
wires: BRAM_INT_INTERFACE_L_X38Y30/INT_INTERFACE_SW2A0 BRAM_INT_INTERFACE_L_X38Y30/INT_INTERFACE_WW2A0 BRAM_L_X38Y30/BRAM_SW2A0_0 BRAM_L_X38Y30/BRAM_WW2A0_0 CLBLM_R_X37Y30/CLBLM_BYP0 CLBLM_R_X37Y30/CLBLM_BYP4 CLBLM_R_X37Y30/CLBLM_L_AX CLBLM_R_X37Y30/CLBLM_M_BX CLBLM_R_X37Y30/CLBLM_SW2A0 CLBLM_R_X37Y30/CLBLM_WW2A0 CLBLM_R_X39Y30/CLBLM_IMUX12 CLBLM_R_X39Y30/CLBLM_M_B6 CLBLM_R_X39Y31/CLBLM_LOGIC_OUTS22 CLBLM_R_X39Y31/CLBLM_M_CMUX INT_L_X36Y30/ER1BEG1 INT_L_X36Y30/WW2END0 INT_L_X38Y30/ER1BEG1 INT_L_X38Y30/SW2A0 INT_L_X38Y30/SW2END0 INT_L_X38Y30/WW2BEG0 INT_L_X38Y31/SW2BEG0 INT_L_X38Y31/WR1END1 INT_R_X37Y30/BYP0 INT_R_X37Y30/BYP4 INT_R_X37Y30/BYP_ALT0 INT_R_X37Y30/BYP_ALT4 INT_R_X37Y30/ER1END1 INT_R_X37Y30/SW2END0 INT_R_X37Y30/WW2A0 INT_R_X39Y30/ER1END1 INT_R_X39Y30/IMUX12 INT_R_X39Y30/SW2A0 INT_R_X39Y31/LOGIC_OUTS22 INT_R_X39Y31/SW2BEG0 INT_R_X39Y31/WR1BEG1 
pips: CLBLM_R_X37Y30/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X37Y30/CLBLM_R.CLBLM_BYP4->CLBLM_M_BX CLBLM_R_X39Y30/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X39Y31/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_L_X36Y30/INT_L.WW2END0->>ER1BEG1 INT_L_X38Y30/INT_L.SW2END0->>ER1BEG1 INT_L_X38Y30/INT_L.SW2END0->>WW2BEG0 INT_L_X38Y31/INT_L.WR1END1->>SW2BEG0 INT_R_X37Y30/INT_R.BYP_ALT0->>BYP0 INT_R_X37Y30/INT_R.BYP_ALT4->>BYP4 INT_R_X37Y30/INT_R.ER1END1->>BYP_ALT4 INT_R_X37Y30/INT_R.SW2END0->>BYP_ALT0 INT_R_X39Y30/INT_R.ER1END1->>IMUX12 INT_R_X39Y31/INT_R.LOGIC_OUTS22->>SW2BEG0 INT_R_X39Y31/INT_R.LOGIC_OUTS22->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

p_1_in[26] - 
wires: BRAM_INT_INTERFACE_L_X38Y30/INT_INTERFACE_WL1END1 BRAM_L_X38Y30/BRAM_WL1END1_0 CLBLM_R_X37Y30/CLBLM_BYP3 CLBLM_R_X37Y30/CLBLM_BYP5 CLBLM_R_X37Y30/CLBLM_L_BX CLBLM_R_X37Y30/CLBLM_M_CX CLBLM_R_X37Y30/CLBLM_WL1END1 CLBLM_R_X39Y30/CLBLM_IMUX35 CLBLM_R_X39Y30/CLBLM_M_C6 CLBLM_R_X39Y31/CLBLM_LOGIC_OUTS14 CLBLM_R_X39Y31/CLBLM_M_C INT_L_X38Y30/NL1BEG2 INT_L_X38Y30/SW2END2 INT_L_X38Y30/WL1BEG1 INT_L_X38Y31/EL1BEG1 INT_L_X38Y31/NL1END2 INT_R_X37Y30/BYP3 INT_R_X37Y30/BYP5 INT_R_X37Y30/BYP_ALT3 INT_R_X37Y30/BYP_ALT5 INT_R_X37Y30/BYP_BOUNCE5 INT_R_X37Y30/FAN_ALT3 INT_R_X37Y30/FAN_BOUNCE3 INT_R_X37Y30/WL1END1 INT_R_X39Y30/IMUX35 INT_R_X39Y30/SL1END1 INT_R_X39Y30/SW2A2 INT_R_X39Y31/EL1END1 INT_R_X39Y31/LOGIC_OUTS14 INT_R_X39Y31/SL1BEG1 INT_R_X39Y31/SW2BEG2 
pips: CLBLM_R_X37Y30/CLBLM_R.CLBLM_BYP3->CLBLM_M_CX CLBLM_R_X37Y30/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX CLBLM_R_X39Y30/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X39Y31/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X38Y30/INT_L.SW2END2->>NL1BEG2 INT_L_X38Y30/INT_L.SW2END2->>WL1BEG1 INT_L_X38Y31/INT_L.NL1END2->>EL1BEG1 INT_R_X37Y30/INT_R.BYP_ALT3->>BYP3 INT_R_X37Y30/INT_R.BYP_ALT5->>BYP5 INT_R_X37Y30/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X37Y30/INT_R.BYP_BOUNCE5->>FAN_ALT3 INT_R_X37Y30/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X37Y30/INT_R.FAN_BOUNCE3->>BYP_ALT3 INT_R_X37Y30/INT_R.WL1END1->>BYP_ALT5 INT_R_X39Y30/INT_R.SL1END1->>IMUX35 INT_R_X39Y31/INT_R.EL1END1->>SL1BEG1 INT_R_X39Y31/INT_R.LOGIC_OUTS14->>SW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

p_1_in[27] - 
wires: BRAM_INT_INTERFACE_L_X38Y27/INT_INTERFACE_WW2END0 BRAM_L_X38Y25/BRAM_WW2END0_2 CLBLL_L_X40Y30/CLBLL_BYP4 CLBLL_L_X40Y30/CLBLL_ER1BEG1 CLBLL_L_X40Y30/CLBLL_LL_BX CLBLM_R_X37Y27/CLBLM_WW2END0 CLBLM_R_X37Y28/CLBLM_BYP0 CLBLM_R_X37Y28/CLBLM_L_AX CLBLM_R_X39Y26/CLBLM_BYP0 CLBLM_R_X39Y26/CLBLM_L_AX CLBLM_R_X39Y27/CLBLM_BYP0 CLBLM_R_X39Y27/CLBLM_BYP1 CLBLM_R_X39Y27/CLBLM_L_AX CLBLM_R_X39Y27/CLBLM_M_AX CLBLM_R_X39Y30/CLBLM_ER1BEG1 CLBLM_R_X39Y30/CLBLM_IMUX43 CLBLM_R_X39Y30/CLBLM_M_D6 CLBLM_R_X39Y31/CLBLM_LOGIC_OUTS17 CLBLM_R_X39Y31/CLBLM_L_BMUX INT_L_X38Y27/WW2A0 INT_L_X40Y30/BYP_ALT4 INT_L_X40Y30/BYP_L4 INT_L_X40Y30/ER1END1 INT_R_X37Y27/NL1BEG0 INT_R_X37Y27/NL1END_S3_0 INT_R_X37Y27/WW2END0 INT_R_X37Y28/BYP0 INT_R_X37Y28/BYP_ALT0 INT_R_X37Y28/NL1END0 INT_R_X39Y26/BYP0 INT_R_X39Y26/BYP_ALT0 INT_R_X39Y26/SL1END0 INT_R_X39Y27/BYP0 INT_R_X39Y27/BYP1 INT_R_X39Y27/BYP_ALT0 INT_R_X39Y27/BYP_ALT1 INT_R_X39Y27/SL1BEG0 INT_R_X39Y27/SS2END0 INT_R_X39Y27/WW2BEG0 INT_R_X39Y28/SS2A0 INT_R_X39Y29/SL1END0 INT_R_X39Y29/SS2BEG0 INT_R_X39Y30/ER1BEG1 INT_R_X39Y30/FAN_ALT3 INT_R_X39Y30/FAN_BOUNCE3 INT_R_X39Y30/IMUX43 INT_R_X39Y30/SL1BEG0 INT_R_X39Y30/SL1END3 INT_R_X39Y30/SR1BEG_S0 INT_R_X39Y31/LOGIC_OUTS17 INT_R_X39Y31/SL1BEG3 VBRK_X99Y32/VBRK_ER1BEG1 
pips: CLBLL_L_X40Y30/CLBLL_L.CLBLL_BYP4->CLBLL_LL_BX CLBLM_R_X37Y28/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X39Y26/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X39Y27/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X39Y27/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X39Y30/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_R_X39Y31/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X40Y30/INT_L.BYP_ALT4->>BYP_L4 INT_L_X40Y30/INT_L.ER1END1->>BYP_ALT4 INT_R_X37Y27/INT_R.WW2END0->>NL1BEG0 INT_R_X37Y28/INT_R.BYP_ALT0->>BYP0 INT_R_X37Y28/INT_R.NL1END0->>BYP_ALT0 INT_R_X39Y26/INT_R.BYP_ALT0->>BYP0 INT_R_X39Y26/INT_R.SL1END0->>BYP_ALT0 INT_R_X39Y27/INT_R.BYP_ALT0->>BYP0 INT_R_X39Y27/INT_R.BYP_ALT1->>BYP1 INT_R_X39Y27/INT_R.SS2END0->>BYP_ALT0 INT_R_X39Y27/INT_R.SS2END0->>BYP_ALT1 INT_R_X39Y27/INT_R.SS2END0->>SL1BEG0 INT_R_X39Y27/INT_R.SS2END0->>WW2BEG0 INT_R_X39Y29/INT_R.SL1END0->>SS2BEG0 INT_R_X39Y30/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X39Y30/INT_R.FAN_BOUNCE3->>IMUX43 INT_R_X39Y30/INT_R.SL1END3->>FAN_ALT3 INT_R_X39Y30/INT_R.SL1END3->>SR1BEG_S0 INT_R_X39Y30/INT_R.SR1BEG_S0->>ER1BEG1 INT_R_X39Y30/INT_R.SR1BEG_S0->>SL1BEG0 INT_R_X39Y31/INT_R.LOGIC_OUTS17->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

p_1_in[28] - 
wires: CLBLL_L_X40Y27/CLBLL_SW2A1 CLBLL_L_X40Y30/CLBLL_SE2A1 CLBLL_L_X40Y30/CLBLL_WL1END0 CLBLM_R_X39Y27/CLBLM_BYP5 CLBLM_R_X39Y27/CLBLM_L_BX CLBLM_R_X39Y27/CLBLM_SW2A1 CLBLM_R_X39Y30/CLBLM_BYP1 CLBLM_R_X39Y30/CLBLM_M_AX CLBLM_R_X39Y30/CLBLM_SE2A1 CLBLM_R_X39Y30/CLBLM_WL1END0 CLBLM_R_X39Y31/CLBLM_BYP1 CLBLM_R_X39Y31/CLBLM_LOGIC_OUTS9 CLBLM_R_X39Y31/CLBLM_L_B CLBLM_R_X39Y31/CLBLM_M_AX INT_L_X40Y27/SW2A1 INT_L_X40Y28/SS2END1 INT_L_X40Y28/SW2BEG1 INT_L_X40Y29/SS2A1 INT_L_X40Y30/SE2END1 INT_L_X40Y30/SS2BEG1 INT_L_X40Y30/WL1BEG0 INT_R_X39Y27/BYP5 INT_R_X39Y27/BYP_ALT5 INT_R_X39Y27/SW2END1 INT_R_X39Y30/BYP1 INT_R_X39Y30/BYP_ALT1 INT_R_X39Y30/FAN_BOUNCE_S3_2 INT_R_X39Y30/SE2A1 INT_R_X39Y30/WL1END0 INT_R_X39Y31/BYP1 INT_R_X39Y31/BYP_ALT0 INT_R_X39Y31/BYP_ALT1 INT_R_X39Y31/BYP_BOUNCE0 INT_R_X39Y31/FAN_ALT2 INT_R_X39Y31/FAN_BOUNCE2 INT_R_X39Y31/LOGIC_OUTS9 INT_R_X39Y31/SE2BEG1 VBRK_X99Y29/VBRK_SW2A1 VBRK_X99Y32/VBRK_SE2A1 VBRK_X99Y32/VBRK_WL1END0 
pips: CLBLM_R_X39Y27/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX CLBLM_R_X39Y30/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X39Y31/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X39Y31/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_L_X40Y28/INT_L.SS2END1->>SW2BEG1 INT_L_X40Y30/INT_L.SE2END1->>SS2BEG1 INT_L_X40Y30/INT_L.SE2END1->>WL1BEG0 INT_R_X39Y27/INT_R.BYP_ALT5->>BYP5 INT_R_X39Y27/INT_R.SW2END1->>BYP_ALT5 INT_R_X39Y30/INT_R.BYP_ALT1->>BYP1 INT_R_X39Y30/INT_R.WL1END0->>BYP_ALT1 INT_R_X39Y31/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X39Y31/INT_R.BYP_ALT1->>BYP1 INT_R_X39Y31/INT_R.BYP_BOUNCE0->>BYP_ALT1 INT_R_X39Y31/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X39Y31/INT_R.FAN_BOUNCE2->>BYP_ALT0 INT_R_X39Y31/INT_R.LOGIC_OUTS9->>FAN_ALT2 INT_R_X39Y31/INT_R.LOGIC_OUTS9->>SE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

p_1_in[29] - 
wires: CLBLL_L_X40Y27/CLBLL_SW2A2 CLBLL_L_X40Y28/CLBLL_BYP2 CLBLL_L_X40Y28/CLBLL_L_CX CLBLL_L_X40Y30/CLBLL_BYP6 CLBLL_L_X40Y30/CLBLL_LL_DX CLBLL_L_X40Y30/CLBLL_WL1END1 CLBLL_L_X40Y30/CLBLL_WW2A2 CLBLM_R_X39Y27/CLBLM_BYP2 CLBLM_R_X39Y27/CLBLM_L_CX CLBLM_R_X39Y27/CLBLM_SW2A2 CLBLM_R_X39Y30/CLBLM_BYP4 CLBLM_R_X39Y30/CLBLM_BYP7 CLBLM_R_X39Y30/CLBLM_L_DX CLBLM_R_X39Y30/CLBLM_M_BX CLBLM_R_X39Y30/CLBLM_WL1END1 CLBLM_R_X39Y30/CLBLM_WW2A2 CLBLM_R_X41Y28/CLBLM_BYP7 CLBLM_R_X41Y28/CLBLM_L_DX CLBLM_R_X41Y30/CLBLM_LOGIC_OUTS10 CLBLM_R_X41Y30/CLBLM_L_C INT_L_X38Y30/ER1BEG3 INT_L_X38Y30/WW2END2 INT_L_X40Y27/SW2A2 INT_L_X40Y28/BYP_ALT2 INT_L_X40Y28/BYP_L2 INT_L_X40Y28/SW2BEG2 INT_L_X40Y28/SW2END2 INT_L_X40Y30/BYP_ALT6 INT_L_X40Y30/BYP_L6 INT_L_X40Y30/WL1BEG1 INT_L_X40Y30/WR1END3 INT_L_X40Y30/WW2BEG2 INT_R_X39Y27/BYP2 INT_R_X39Y27/BYP_ALT2 INT_R_X39Y27/SW2END2 INT_R_X39Y30/BYP4 INT_R_X39Y30/BYP7 INT_R_X39Y30/BYP_ALT4 INT_R_X39Y30/BYP_ALT7 INT_R_X39Y30/ER1END3 INT_R_X39Y30/WL1END1 INT_R_X39Y30/WW2A2 INT_R_X39Y31/ER1END_N3_3 INT_R_X41Y28/BYP7 INT_R_X41Y28/BYP_ALT7 INT_R_X41Y28/SR1END3 INT_R_X41Y28/SW2A2 INT_R_X41Y29/SL1END2 INT_R_X41Y29/SR1BEG3 INT_R_X41Y29/SR1END_N3_3 INT_R_X41Y29/SW2BEG2 INT_R_X41Y30/LOGIC_OUTS10 INT_R_X41Y30/SL1BEG2 INT_R_X41Y30/WR1BEG3 VBRK_X99Y29/VBRK_SW2A2 VBRK_X99Y32/VBRK_WL1END1 VBRK_X99Y32/VBRK_WW2A2 
pips: CLBLL_L_X40Y28/CLBLL_L.CLBLL_BYP2->CLBLL_L_CX CLBLL_L_X40Y30/CLBLL_L.CLBLL_BYP6->CLBLL_LL_DX CLBLM_R_X39Y27/CLBLM_R.CLBLM_BYP2->CLBLM_L_CX CLBLM_R_X39Y30/CLBLM_R.CLBLM_BYP4->CLBLM_M_BX CLBLM_R_X39Y30/CLBLM_R.CLBLM_BYP7->CLBLM_L_DX CLBLM_R_X41Y28/CLBLM_R.CLBLM_BYP7->CLBLM_L_DX CLBLM_R_X41Y30/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_L_X38Y30/INT_L.WW2END2->>ER1BEG3 INT_L_X40Y28/INT_L.BYP_ALT2->>BYP_L2 INT_L_X40Y28/INT_L.SW2END2->>BYP_ALT2 INT_L_X40Y28/INT_L.SW2END2->>SW2BEG2 INT_L_X40Y30/INT_L.BYP_ALT6->>BYP_L6 INT_L_X40Y30/INT_L.WR1END3->>BYP_ALT6 INT_L_X40Y30/INT_L.WR1END3->>WL1BEG1 INT_L_X40Y30/INT_L.WR1END3->>WW2BEG2 INT_R_X39Y27/INT_R.BYP_ALT2->>BYP2 INT_R_X39Y27/INT_R.SW2END2->>BYP_ALT2 INT_R_X39Y30/INT_R.BYP_ALT4->>BYP4 INT_R_X39Y30/INT_R.BYP_ALT7->>BYP7 INT_R_X39Y30/INT_R.ER1END3->>BYP_ALT7 INT_R_X39Y30/INT_R.WL1END1->>BYP_ALT4 INT_R_X41Y28/INT_R.BYP_ALT7->>BYP7 INT_R_X41Y28/INT_R.SR1END3->>BYP_ALT7 INT_R_X41Y29/INT_R.SL1END2->>SR1BEG3 INT_R_X41Y29/INT_R.SL1END2->>SW2BEG2 INT_R_X41Y30/INT_R.LOGIC_OUTS10->>SL1BEG2 INT_R_X41Y30/INT_R.LOGIC_OUTS10->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

p_1_in[2] - 
wires: CLBLL_L_X40Y36/CLBLL_BYP5 CLBLL_L_X40Y36/CLBLL_L_BX CLBLL_L_X42Y32/CLBLL_LOGIC_OUTS16 CLBLL_L_X42Y32/CLBLL_L_AMUX CLBLL_L_X42Y35/CLBLL_NW2A2 CLBLL_L_X42Y36/CLBLL_WL1END0 CLBLM_R_X41Y35/CLBLM_NW2A2 CLBLM_R_X41Y36/CLBLM_BYP0 CLBLM_R_X41Y36/CLBLM_L_AX CLBLM_R_X41Y36/CLBLM_WL1END0 CLBLM_R_X43Y35/CLBLM_BYP1 CLBLM_R_X43Y35/CLBLM_M_AX INT_L_X40Y36/BYP_ALT5 INT_L_X40Y36/BYP_L5 INT_L_X40Y36/NW2END2 INT_L_X42Y32/LOGIC_OUTS_L16 INT_L_X42Y32/NN2BEG2 INT_L_X42Y33/NN2A2 INT_L_X42Y34/NE2BEG2 INT_L_X42Y34/NN2END2 INT_L_X42Y34/NW2BEG2 INT_L_X42Y35/NE2A2 INT_L_X42Y35/NW2A2 INT_L_X42Y36/WL1BEG0 INT_L_X42Y36/WR1END2 INT_R_X41Y35/NW2BEG2 INT_R_X41Y35/NW2END2 INT_R_X41Y36/BYP0 INT_R_X41Y36/BYP_ALT0 INT_R_X41Y36/NW2A2 INT_R_X41Y36/WL1END0 INT_R_X43Y35/BYP1 INT_R_X43Y35/BYP_ALT1 INT_R_X43Y35/FAN_ALT5 INT_R_X43Y35/FAN_BOUNCE5 INT_R_X43Y35/NE2END2 INT_R_X43Y35/NL1BEG1 INT_R_X43Y36/NL1END1 INT_R_X43Y36/WR1BEG2 
pips: CLBLL_L_X40Y36/CLBLL_L.CLBLL_BYP5->CLBLL_L_BX CLBLL_L_X42Y32/CLBLL_L.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 CLBLM_R_X41Y36/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X43Y35/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX INT_L_X40Y36/INT_L.BYP_ALT5->>BYP_L5 INT_L_X40Y36/INT_L.NW2END2->>BYP_ALT5 INT_L_X42Y32/INT_L.LOGIC_OUTS_L16->>NN2BEG2 INT_L_X42Y34/INT_L.NN2END2->>NE2BEG2 INT_L_X42Y34/INT_L.NN2END2->>NW2BEG2 INT_L_X42Y36/INT_L.WR1END2->>WL1BEG0 INT_R_X41Y35/INT_R.NW2END2->>NW2BEG2 INT_R_X41Y36/INT_R.BYP_ALT0->>BYP0 INT_R_X41Y36/INT_R.WL1END0->>BYP_ALT0 INT_R_X43Y35/INT_R.BYP_ALT1->>BYP1 INT_R_X43Y35/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X43Y35/INT_R.FAN_BOUNCE5->>BYP_ALT1 INT_R_X43Y35/INT_R.NE2END2->>FAN_ALT5 INT_R_X43Y35/INT_R.NE2END2->>NL1BEG1 INT_R_X43Y36/INT_R.NL1END1->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

p_1_in[30] - 
wires: BRAM_INT_INTERFACE_L_X38Y31/INT_INTERFACE_WW2END1 BRAM_INT_INTERFACE_L_X38Y32/INT_INTERFACE_WR1END2 BRAM_L_X38Y30/BRAM_WR1END2_2 BRAM_L_X38Y30/BRAM_WW2END1_1 CLBLM_L_X36Y33/CLBLM_BYP5 CLBLM_L_X36Y33/CLBLM_L_BX CLBLM_R_X37Y31/CLBLM_BYP2 CLBLM_R_X37Y31/CLBLM_L_CX CLBLM_R_X37Y31/CLBLM_WW2END1 CLBLM_R_X37Y32/CLBLM_BYP2 CLBLM_R_X37Y32/CLBLM_BYP3 CLBLM_R_X37Y32/CLBLM_L_CX CLBLM_R_X37Y32/CLBLM_M_CX CLBLM_R_X37Y32/CLBLM_WR1END2 CLBLM_R_X37Y33/CLBLM_BYP2 CLBLM_R_X37Y33/CLBLM_L_CX CLBLM_R_X39Y30/CLBLM_BYP3 CLBLM_R_X39Y30/CLBLM_M_CX CLBLM_R_X39Y32/CLBLM_LOGIC_OUTS18 CLBLM_R_X39Y32/CLBLM_L_CMUX INT_L_X36Y33/BYP_ALT5 INT_L_X36Y33/BYP_L5 INT_L_X36Y33/NW2END2 INT_L_X38Y31/WW2A1 INT_L_X38Y32/WR1BEG2 INT_L_X38Y32/WR1END1 INT_R_X37Y31/BYP2 INT_R_X37Y31/BYP_ALT2 INT_R_X37Y31/NN2BEG2 INT_R_X37Y31/WW2END1 INT_R_X37Y32/BYP2 INT_R_X37Y32/BYP3 INT_R_X37Y32/BYP_ALT2 INT_R_X37Y32/BYP_ALT3 INT_R_X37Y32/BYP_BOUNCE2 INT_R_X37Y32/NN2A2 INT_R_X37Y32/NW2BEG2 INT_R_X37Y32/WR1END2 INT_R_X37Y33/BYP2 INT_R_X37Y33/BYP_ALT2 INT_R_X37Y33/BYP_BOUNCE_N3_2 INT_R_X37Y33/NN2END2 INT_R_X37Y33/NW2A2 INT_R_X39Y30/BYP3 INT_R_X39Y30/BYP_ALT3 INT_R_X39Y30/SR1END2 INT_R_X39Y31/SR1BEG2 INT_R_X39Y31/SR1END1 INT_R_X39Y31/WW2BEG1 INT_R_X39Y32/LOGIC_OUTS18 INT_R_X39Y32/SR1BEG1 INT_R_X39Y32/WR1BEG1 
pips: CLBLM_L_X36Y33/CLBLM_L.CLBLM_BYP5->CLBLM_L_BX CLBLM_R_X37Y31/CLBLM_R.CLBLM_BYP2->CLBLM_L_CX CLBLM_R_X37Y32/CLBLM_R.CLBLM_BYP2->CLBLM_L_CX CLBLM_R_X37Y32/CLBLM_R.CLBLM_BYP3->CLBLM_M_CX CLBLM_R_X37Y33/CLBLM_R.CLBLM_BYP2->CLBLM_L_CX CLBLM_R_X39Y30/CLBLM_R.CLBLM_BYP3->CLBLM_M_CX CLBLM_R_X39Y32/CLBLM_R.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_L_X36Y33/INT_L.BYP_ALT5->>BYP_L5 INT_L_X36Y33/INT_L.NW2END2->>BYP_ALT5 INT_L_X38Y32/INT_L.WR1END1->>WR1BEG2 INT_R_X37Y31/INT_R.BYP_ALT2->>BYP2 INT_R_X37Y31/INT_R.WW2END1->>BYP_ALT2 INT_R_X37Y31/INT_R.WW2END1->>NN2BEG2 INT_R_X37Y32/INT_R.BYP_ALT2->>BYP2 INT_R_X37Y32/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X37Y32/INT_R.BYP_ALT3->>BYP3 INT_R_X37Y32/INT_R.BYP_BOUNCE2->>BYP_ALT3 INT_R_X37Y32/INT_R.WR1END2->>BYP_ALT2 INT_R_X37Y32/INT_R.WR1END2->>NW2BEG2 INT_R_X37Y33/INT_R.BYP_ALT2->>BYP2 INT_R_X37Y33/INT_R.NN2END2->>BYP_ALT2 INT_R_X39Y30/INT_R.BYP_ALT3->>BYP3 INT_R_X39Y30/INT_R.SR1END2->>BYP_ALT3 INT_R_X39Y31/INT_R.SR1END1->>SR1BEG2 INT_R_X39Y31/INT_R.SR1END1->>WW2BEG1 INT_R_X39Y32/INT_R.LOGIC_OUTS18->>SR1BEG1 INT_R_X39Y32/INT_R.LOGIC_OUTS18->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

register_block.CtrlReg[31]_i_1_n_0 - 
wires: BRAM_INT_INTERFACE_L_X38Y30/INT_INTERFACE_NE4BEG2 BRAM_INT_INTERFACE_L_X38Y30/INT_INTERFACE_SE4BEG2 BRAM_INT_INTERFACE_L_X38Y32/INT_INTERFACE_ER1BEG3 BRAM_INT_INTERFACE_L_X38Y37/INT_INTERFACE_WW2A1 BRAM_L_X38Y30/BRAM_ER1BEG3_2 BRAM_L_X38Y30/BRAM_NE4BEG2_0 BRAM_L_X38Y30/BRAM_SE4BEG2_0 BRAM_L_X38Y35/BRAM_WW2A1_2 CLBLL_L_X40Y26/CLBLL_EL1BEG1 CLBLL_L_X40Y27/CLBLL_WR1END2 CLBLL_L_X40Y28/CLBLL_FAN6 CLBLL_L_X40Y28/CLBLL_L_CE CLBLL_L_X40Y34/CLBLL_EL1BEG1 CLBLL_L_X40Y34/CLBLL_FAN6 CLBLL_L_X40Y34/CLBLL_L_CE CLBLL_L_X40Y35/CLBLL_SE2A3 CLBLL_L_X40Y36/CLBLL_ER1BEG1 CLBLL_L_X40Y36/CLBLL_FAN7 CLBLL_L_X40Y36/CLBLL_LL_CE CLBLL_L_X40Y37/CLBLL_WL1END2 CLBLL_L_X42Y27/CLBLL_EE2BEG1 CLBLL_L_X42Y29/CLBLL_FAN6 CLBLL_L_X42Y29/CLBLL_L_CE CLBLL_L_X42Y35/CLBLL_EE2BEG2 CLBLM_L_X34Y33/CLBLM_FAN6 CLBLM_L_X34Y33/CLBLM_L_CE CLBLM_L_X34Y33/CLBLM_SE2A1 CLBLM_L_X34Y34/CLBLM_EE4BEG1 CLBLM_L_X34Y34/CLBLM_SW4END1 CLBLM_L_X36Y34/CLBLM_EE4B1 CLBLM_L_X36Y37/CLBLM_FAN7 CLBLM_L_X36Y37/CLBLM_M_CE CLBLM_L_X36Y38/CLBLM_EL1BEG1 CLBLM_L_X36Y38/CLBLM_FAN6 CLBLM_L_X36Y38/CLBLM_L_CE CLBLM_L_X36Y38/CLBLM_NW2A2 CLBLM_R_X33Y33/CLBLM_SE2A1 CLBLM_R_X33Y34/CLBLM_EE4BEG1 CLBLM_R_X33Y34/CLBLM_SW4END1 CLBLM_R_X37Y30/CLBLM_FAN7 CLBLM_R_X37Y30/CLBLM_M_CE CLBLM_R_X37Y30/CLBLM_NE4BEG2 CLBLM_R_X37Y30/CLBLM_SE4BEG2 CLBLM_R_X37Y32/CLBLM_ER1BEG3 CLBLM_R_X37Y33/CLBLM_FAN6 CLBLM_R_X37Y33/CLBLM_L_CE CLBLM_R_X37Y37/CLBLM_WW2A1 CLBLM_R_X39Y26/CLBLM_EL1BEG1 CLBLM_R_X39Y27/CLBLM_FAN7 CLBLM_R_X39Y27/CLBLM_M_CE CLBLM_R_X39Y27/CLBLM_WR1END2 CLBLM_R_X39Y31/CLBLM_FAN7 CLBLM_R_X39Y31/CLBLM_M_CE CLBLM_R_X39Y34/CLBLM_EL1BEG1 CLBLM_R_X39Y35/CLBLM_SE2A3 CLBLM_R_X39Y36/CLBLM_ER1BEG1 CLBLM_R_X39Y37/CLBLM_WL1END2 CLBLM_R_X39Y38/CLBLM_FAN6 CLBLM_R_X39Y38/CLBLM_L_CE CLBLM_R_X41Y27/CLBLM_EE2BEG1 CLBLM_R_X41Y27/CLBLM_FAN6 CLBLM_R_X41Y27/CLBLM_L_CE CLBLM_R_X41Y35/CLBLM_EE2BEG2 CLBLM_R_X41Y38/CLBLM_LOGIC_OUTS11 CLBLM_R_X41Y38/CLBLM_L_D CLBLM_R_X43Y28/CLBLM_FAN7 CLBLM_R_X43Y28/CLBLM_M_CE CLBLM_R_X43Y35/CLBLM_FAN7 CLBLM_R_X43Y35/CLBLM_M_CE DSP_R_X35Y30/DSP_EE4B1_4 DSP_R_X35Y35/DSP_EL1BEG1_3 DSP_R_X35Y35/DSP_NW2A2_3 INT_INTERFACE_R_X35Y34/INT_INTERFACE_EE4B1 INT_INTERFACE_R_X35Y38/INT_INTERFACE_EL1BEG1 INT_INTERFACE_R_X35Y38/INT_INTERFACE_NW2A2 INT_L_X34Y33/FAN_ALT6 INT_L_X34Y33/FAN_L6 INT_L_X34Y33/SE2END1 INT_L_X34Y34/EE4A1 INT_L_X34Y34/SW6E1 INT_L_X34Y35/SW6D1 INT_L_X34Y36/SW6C1 INT_L_X34Y37/SW6B1 INT_L_X34Y38/SW6A1 INT_L_X36Y30/SE2A2 INT_L_X36Y31/SE2BEG2 INT_L_X36Y31/SW2END2 INT_L_X36Y34/EE4C1 INT_L_X36Y37/FAN_ALT7 INT_L_X36Y37/FAN_L7 INT_L_X36Y37/NW2BEG2 INT_L_X36Y37/WW2END1 INT_L_X36Y38/EL1END1 INT_L_X36Y38/FAN_ALT6 INT_L_X36Y38/FAN_L6 INT_L_X36Y38/NW2A2 INT_L_X38Y26/SE6E2 INT_L_X38Y27/SE6D2 INT_L_X38Y28/SE6C2 INT_L_X38Y29/SE6B2 INT_L_X38Y30/NE6A2 INT_L_X38Y30/SE6A2 INT_L_X38Y31/NE6B2 INT_L_X38Y32/EL1BEG2 INT_L_X38Y32/ER1END3 INT_L_X38Y32/NE6C2 INT_L_X38Y33/ER1END_N3_3 INT_L_X38Y33/NE6D2 INT_L_X38Y34/NE6E2 INT_L_X38Y37/WL1END1 INT_L_X38Y37/WW2BEG1 INT_L_X40Y26/EL1END1 INT_L_X40Y26/NE2BEG1 INT_L_X40Y26/NR1BEG1 INT_L_X40Y27/NE2A1 INT_L_X40Y27/NR1BEG1 INT_L_X40Y27/NR1END1 INT_L_X40Y27/WR1BEG2 INT_L_X40Y28/FAN_ALT6 INT_L_X40Y28/FAN_L6 INT_L_X40Y28/NR1END1 INT_L_X40Y34/EL1END1 INT_L_X40Y34/FAN_ALT6 INT_L_X40Y34/FAN_L6 INT_L_X40Y35/EL1BEG2 INT_L_X40Y35/SE2END3 INT_L_X40Y36/ER1END1 INT_L_X40Y36/FAN_ALT7 INT_L_X40Y36/FAN_L7 INT_L_X40Y37/SW2END3 INT_L_X40Y37/WL1BEG2 INT_L_X40Y38/SW2END_N0_3 INT_L_X42Y27/EE2A1 INT_L_X42Y29/FAN_ALT6 INT_L_X42Y29/FAN_L6 INT_L_X42Y29/WR1END1 INT_L_X42Y35/EE2A2 INT_R_X33Y33/SE2A1 INT_R_X33Y34/EE4BEG1 INT_R_X33Y34/SE2BEG1 INT_R_X33Y34/SW6END1 INT_R_X35Y34/EE4B1 INT_R_X35Y38/EL1BEG1 INT_R_X35Y38/NW2END2 INT_R_X35Y38/SW6BEG1 INT_R_X37Y30/FAN7 INT_R_X37Y30/FAN_ALT7 INT_R_X37Y30/NE6BEG2 INT_R_X37Y30/SE2END2 INT_R_X37Y30/SE6BEG2 INT_R_X37Y31/SW2A2 INT_R_X37Y32/ER1BEG3 INT_R_X37Y32/SR1END2 INT_R_X37Y32/SW2BEG2 INT_R_X37Y33/FAN6 INT_R_X37Y33/FAN_ALT6 INT_R_X37Y33/SL1END1 INT_R_X37Y33/SR1BEG2 INT_R_X37Y34/EE4END1 INT_R_X37Y34/SL1BEG1 INT_R_X37Y37/WW2A1 INT_R_X39Y26/EL1BEG1 INT_R_X39Y26/SE6END2 INT_R_X39Y27/FAN7 INT_R_X39Y27/FAN_ALT7 INT_R_X39Y27/WR1END2 INT_R_X39Y31/FAN7 INT_R_X39Y31/FAN_ALT7 INT_R_X39Y31/SL1END2 INT_R_X39Y32/EL1END2 INT_R_X39Y32/SL1BEG2 INT_R_X39Y34/EL1BEG1 INT_R_X39Y34/NE6END2 INT_R_X39Y35/SE2A3 INT_R_X39Y36/ER1BEG1 INT_R_X39Y36/SE2BEG3 INT_R_X39Y36/SR1BEG_S0 INT_R_X39Y36/SR1END3 INT_R_X39Y37/NL1BEG2 INT_R_X39Y37/SR1BEG3 INT_R_X39Y37/SR1END_N3_3 INT_R_X39Y37/WL1BEG1 INT_R_X39Y37/WL1END2 INT_R_X39Y38/FAN6 INT_R_X39Y38/FAN_ALT6 INT_R_X39Y38/NL1END2 INT_R_X41Y27/EE2BEG1 INT_R_X41Y27/FAN6 INT_R_X41Y27/FAN_ALT6 INT_R_X41Y27/NE2END1 INT_R_X41Y35/EE2BEG2 INT_R_X41Y35/EL1END2 INT_R_X41Y37/SW2A3 INT_R_X41Y38/LOGIC_OUTS11 INT_R_X41Y38/SW2BEG3 INT_R_X43Y27/EE2END1 INT_R_X43Y27/NR1BEG1 INT_R_X43Y28/FAN7 INT_R_X43Y28/FAN_ALT7 INT_R_X43Y28/GFAN1 INT_R_X43Y28/NL1BEG0 INT_R_X43Y28/NL1END_S3_0 INT_R_X43Y28/NR1END1 INT_R_X43Y29/NL1END0 INT_R_X43Y29/WR1BEG1 INT_R_X43Y35/EE2END2 INT_R_X43Y35/FAN7 INT_R_X43Y35/FAN_ALT7 VBRK_X89Y36/VBRK_EE4B1 VBRK_X89Y40/VBRK_EL1BEG1 VBRK_X89Y40/VBRK_NW2A2 VBRK_X99Y28/VBRK_EL1BEG1 VBRK_X99Y29/VBRK_WR1END2 VBRK_X99Y36/VBRK_EL1BEG1 VBRK_X99Y37/VBRK_SE2A3 VBRK_X99Y38/VBRK_ER1BEG1 VBRK_X99Y39/VBRK_WL1END2 
pips: CLBLL_L_X40Y28/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLL_L_X40Y34/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLL_L_X40Y36/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE CLBLL_L_X42Y29/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLM_L_X34Y33/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X36Y37/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X36Y38/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X37Y30/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X37Y33/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X39Y27/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X39Y31/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X39Y38/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X41Y27/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X41Y38/CLBLM_R.CLBLM_L_D->CLBLM_LOGIC_OUTS11 CLBLM_R_X43Y28/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X43Y35/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE INT_L_X34Y33/INT_L.FAN_ALT6->>FAN_L6 INT_L_X34Y33/INT_L.SE2END1->>FAN_ALT6 INT_L_X36Y31/INT_L.SW2END2->>SE2BEG2 INT_L_X36Y37/INT_L.FAN_ALT7->>FAN_L7 INT_L_X36Y37/INT_L.WW2END1->>FAN_ALT7 INT_L_X36Y37/INT_L.WW2END1->>NW2BEG2 INT_L_X36Y38/INT_L.EL1END1->>FAN_ALT6 INT_L_X36Y38/INT_L.FAN_ALT6->>FAN_L6 INT_L_X38Y32/INT_L.ER1END3->>EL1BEG2 INT_L_X38Y37/INT_L.WL1END1->>WW2BEG1 INT_L_X40Y26/INT_L.EL1END1->>NE2BEG1 INT_L_X40Y26/INT_L.EL1END1->>NR1BEG1 INT_L_X40Y27/INT_L.NR1END1->>NR1BEG1 INT_L_X40Y27/INT_L.NR1END1->>WR1BEG2 INT_L_X40Y28/INT_L.FAN_ALT6->>FAN_L6 INT_L_X40Y28/INT_L.NR1END1->>FAN_ALT6 INT_L_X40Y34/INT_L.EL1END1->>FAN_ALT6 INT_L_X40Y34/INT_L.FAN_ALT6->>FAN_L6 INT_L_X40Y35/INT_L.SE2END3->>EL1BEG2 INT_L_X40Y36/INT_L.ER1END1->>FAN_ALT7 INT_L_X40Y36/INT_L.FAN_ALT7->>FAN_L7 INT_L_X40Y37/INT_L.SW2END3->>WL1BEG2 INT_L_X42Y29/INT_L.FAN_ALT6->>FAN_L6 INT_L_X42Y29/INT_L.WR1END1->>FAN_ALT6 INT_R_X33Y34/INT_R.SW6END1->>EE4BEG1 INT_R_X33Y34/INT_R.SW6END1->>SE2BEG1 INT_R_X35Y38/INT_R.NW2END2->>EL1BEG1 INT_R_X35Y38/INT_R.NW2END2->>SW6BEG1 INT_R_X37Y30/INT_R.FAN_ALT7->>FAN7 INT_R_X37Y30/INT_R.SE2END2->>FAN_ALT7 INT_R_X37Y30/INT_R.SE2END2->>NE6BEG2 INT_R_X37Y30/INT_R.SE2END2->>SE6BEG2 INT_R_X37Y32/INT_R.SR1END2->>ER1BEG3 INT_R_X37Y32/INT_R.SR1END2->>SW2BEG2 INT_R_X37Y33/INT_R.FAN_ALT6->>FAN6 INT_R_X37Y33/INT_R.SL1END1->>FAN_ALT6 INT_R_X37Y33/INT_R.SL1END1->>SR1BEG2 INT_R_X37Y34/INT_R.EE4END1->>SL1BEG1 INT_R_X39Y26/INT_R.SE6END2->>EL1BEG1 INT_R_X39Y27/INT_R.FAN_ALT7->>FAN7 INT_R_X39Y27/INT_R.WR1END2->>FAN_ALT7 INT_R_X39Y31/INT_R.FAN_ALT7->>FAN7 INT_R_X39Y31/INT_R.SL1END2->>FAN_ALT7 INT_R_X39Y32/INT_R.EL1END2->>SL1BEG2 INT_R_X39Y34/INT_R.NE6END2->>EL1BEG1 INT_R_X39Y36/INT_R.SR1BEG_S0->>ER1BEG1 INT_R_X39Y36/INT_R.SR1END3->>SE2BEG3 INT_R_X39Y36/INT_R.SR1END3->>SR1BEG_S0 INT_R_X39Y37/INT_R.WL1END2->>NL1BEG2 INT_R_X39Y37/INT_R.WL1END2->>SR1BEG3 INT_R_X39Y37/INT_R.WL1END2->>WL1BEG1 INT_R_X39Y38/INT_R.FAN_ALT6->>FAN6 INT_R_X39Y38/INT_R.NL1END2->>FAN_ALT6 INT_R_X41Y27/INT_R.FAN_ALT6->>FAN6 INT_R_X41Y27/INT_R.NE2END1->>EE2BEG1 INT_R_X41Y27/INT_R.NE2END1->>FAN_ALT6 INT_R_X41Y35/INT_R.EL1END2->>EE2BEG2 INT_R_X41Y38/INT_R.LOGIC_OUTS11->>SW2BEG3 INT_R_X43Y27/INT_R.EE2END1->>NR1BEG1 INT_R_X43Y28/INT_R.FAN_ALT7->>FAN7 INT_R_X43Y28/INT_R.GFAN1->>FAN_ALT7 INT_R_X43Y28/INT_R.NR1END1->>GFAN1 INT_R_X43Y28/INT_R.NR1END1->>NL1BEG0 INT_R_X43Y29/INT_R.NL1END0->>WR1BEG1 INT_R_X43Y35/INT_R.EE2END2->>FAN_ALT7 INT_R_X43Y35/INT_R.FAN_ALT7->>FAN7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 33, 

u0/p_30_in - 
wires: CLBLL_L_X42Y35/CLBLL_IMUX13 CLBLL_L_X42Y35/CLBLL_IMUX21 CLBLL_L_X42Y35/CLBLL_IMUX5 CLBLL_L_X42Y35/CLBLL_L_A6 CLBLL_L_X42Y35/CLBLL_L_B6 CLBLL_L_X42Y35/CLBLL_L_C4 CLBLL_L_X42Y37/CLBLL_IMUX26 CLBLL_L_X42Y37/CLBLL_L_B4 CLBLL_L_X42Y38/CLBLL_IMUX27 CLBLL_L_X42Y38/CLBLL_LL_B4 CLBLL_L_X42Y38/CLBLL_NW2A3 CLBLM_R_X41Y38/CLBLM_IMUX37 CLBLM_R_X41Y38/CLBLM_L_D4 CLBLM_R_X41Y38/CLBLM_NW2A3 CLBLM_R_X43Y35/CLBLM_LOGIC_OUTS11 CLBLM_R_X43Y35/CLBLM_L_D CLBLM_R_X43Y37/CLBLM_IMUX5 CLBLM_R_X43Y37/CLBLM_L_A6 INT_L_X42Y35/IMUX_L13 INT_L_X42Y35/IMUX_L21 INT_L_X42Y35/IMUX_L5 INT_L_X42Y35/NL1BEG2 INT_L_X42Y35/NN2BEG3 INT_L_X42Y35/WL1END2 INT_L_X42Y36/NL1END2 INT_L_X42Y36/NN2A3 INT_L_X42Y36/NN2BEG2 INT_L_X42Y37/EL1BEG2 INT_L_X42Y37/FAN_ALT1 INT_L_X42Y37/FAN_BOUNCE1 INT_L_X42Y37/IMUX_L26 INT_L_X42Y37/NN2A2 INT_L_X42Y37/NN2END3 INT_L_X42Y37/NW2BEG3 INT_L_X42Y38/IMUX_L27 INT_L_X42Y38/NN2END2 INT_L_X42Y38/NW2A3 INT_R_X41Y38/IMUX37 INT_R_X41Y38/NW2END3 INT_R_X43Y35/LOGIC_OUTS11 INT_R_X43Y35/WL1BEG2 INT_R_X43Y37/EL1END2 INT_R_X43Y37/IMUX5 
pips: CLBLL_L_X42Y35/CLBLL_L.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_L_X42Y35/CLBLL_L.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_L_X42Y35/CLBLL_L.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_L_X42Y37/CLBLL_L.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_L_X42Y38/CLBLL_L.CLBLL_IMUX27->CLBLL_LL_B4 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_R_X43Y35/CLBLM_R.CLBLM_L_D->CLBLM_LOGIC_OUTS11 CLBLM_R_X43Y37/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 INT_L_X42Y35/INT_L.WL1END2->>IMUX_L13 INT_L_X42Y35/INT_L.WL1END2->>IMUX_L21 INT_L_X42Y35/INT_L.WL1END2->>IMUX_L5 INT_L_X42Y35/INT_L.WL1END2->>NL1BEG2 INT_L_X42Y35/INT_L.WL1END2->>NN2BEG3 INT_L_X42Y36/INT_L.NL1END2->>NN2BEG2 INT_L_X42Y37/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X42Y37/INT_L.FAN_BOUNCE1->>IMUX_L26 INT_L_X42Y37/INT_L.NN2END3->>EL1BEG2 INT_L_X42Y37/INT_L.NN2END3->>FAN_ALT1 INT_L_X42Y37/INT_L.NN2END3->>NW2BEG3 INT_L_X42Y38/INT_L.NN2END2->>IMUX_L27 INT_R_X41Y38/INT_R.NW2END3->>IMUX37 INT_R_X43Y35/INT_R.LOGIC_OUTS11->>WL1BEG2 INT_R_X43Y37/INT_R.EL1END2->>IMUX5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

p_1_in[31] - 
wires: BRAM_INT_INTERFACE_L_X38Y32/INT_INTERFACE_EE2BEG3 BRAM_INT_INTERFACE_L_X38Y34/INT_INTERFACE_WW4END3 BRAM_L_X38Y30/BRAM_EE2BEG3_2 BRAM_L_X38Y30/BRAM_WW4END3_4 CLBLL_L_X40Y30/CLBLL_SW2A3 CLBLL_L_X40Y31/CLBLL_SE2A3 CLBLL_L_X40Y34/CLBLL_WW4B3 CLBLM_L_X36Y33/CLBLM_BYP2 CLBLM_L_X36Y33/CLBLM_L_CX CLBLM_R_X37Y31/CLBLM_BYP7 CLBLM_R_X37Y31/CLBLM_L_DX CLBLM_R_X37Y32/CLBLM_BYP6 CLBLM_R_X37Y32/CLBLM_BYP7 CLBLM_R_X37Y32/CLBLM_EE2BEG3 CLBLM_R_X37Y32/CLBLM_L_DX CLBLM_R_X37Y32/CLBLM_M_DX CLBLM_R_X37Y33/CLBLM_BYP7 CLBLM_R_X37Y33/CLBLM_L_DX CLBLM_R_X37Y34/CLBLM_WW4END3 CLBLM_R_X39Y30/CLBLM_BYP6 CLBLM_R_X39Y30/CLBLM_M_DX CLBLM_R_X39Y30/CLBLM_SW2A3 CLBLM_R_X39Y31/CLBLM_SE2A3 CLBLM_R_X39Y34/CLBLM_WW4B3 CLBLM_R_X41Y34/CLBLM_LOGIC_OUTS21 CLBLM_R_X41Y34/CLBLM_M_BMUX INT_L_X36Y33/BYP_ALT2 INT_L_X36Y33/BYP_L2 INT_L_X36Y33/SW2END2 INT_L_X38Y32/EE2A3 INT_L_X38Y34/WW4C3 INT_L_X40Y30/SW2A3 INT_L_X40Y31/SE2END3 INT_L_X40Y31/SW2BEG3 INT_L_X40Y34/WW4A3 INT_R_X37Y31/BYP7 INT_R_X37Y31/BYP_ALT7 INT_R_X37Y31/NR1BEG3 INT_R_X37Y31/SS2END3 INT_R_X37Y32/BYP6 INT_R_X37Y32/BYP7 INT_R_X37Y32/BYP_ALT6 INT_R_X37Y32/BYP_ALT7 INT_R_X37Y32/EE2BEG3 INT_R_X37Y32/NR1END3 INT_R_X37Y32/SS2A3 INT_R_X37Y32/SS2END_N0_3 INT_R_X37Y33/BYP7 INT_R_X37Y33/BYP_ALT7 INT_R_X37Y33/SR1END3 INT_R_X37Y33/SS2BEG3 INT_R_X37Y33/SW2A2 INT_R_X37Y34/SR1BEG3 INT_R_X37Y34/SR1END_N3_3 INT_R_X37Y34/SW2BEG2 INT_R_X37Y34/WW4END3 INT_R_X39Y30/BYP6 INT_R_X39Y30/BYP_ALT6 INT_R_X39Y30/SW2END3 INT_R_X39Y31/SE2A3 INT_R_X39Y31/SW2END_N0_3 INT_R_X39Y32/EE2END3 INT_R_X39Y32/SE2BEG3 INT_R_X39Y34/WW4B3 INT_R_X41Y34/LOGIC_OUTS21 INT_R_X41Y34/WW4BEG3 VBRK_X99Y32/VBRK_SW2A3 VBRK_X99Y33/VBRK_SE2A3 VBRK_X99Y36/VBRK_WW4B3 
pips: CLBLM_L_X36Y33/CLBLM_L.CLBLM_BYP2->CLBLM_L_CX CLBLM_R_X37Y31/CLBLM_R.CLBLM_BYP7->CLBLM_L_DX CLBLM_R_X37Y32/CLBLM_R.CLBLM_BYP6->CLBLM_M_DX CLBLM_R_X37Y32/CLBLM_R.CLBLM_BYP7->CLBLM_L_DX CLBLM_R_X37Y33/CLBLM_R.CLBLM_BYP7->CLBLM_L_DX CLBLM_R_X39Y30/CLBLM_R.CLBLM_BYP6->CLBLM_M_DX CLBLM_R_X41Y34/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_L_X36Y33/INT_L.BYP_ALT2->>BYP_L2 INT_L_X36Y33/INT_L.SW2END2->>BYP_ALT2 INT_L_X40Y31/INT_L.SE2END3->>SW2BEG3 INT_R_X37Y31/INT_R.BYP_ALT7->>BYP7 INT_R_X37Y31/INT_R.SS2END3->>BYP_ALT7 INT_R_X37Y31/INT_R.SS2END3->>NR1BEG3 INT_R_X37Y32/INT_R.BYP_ALT6->>BYP6 INT_R_X37Y32/INT_R.BYP_ALT7->>BYP7 INT_R_X37Y32/INT_R.NR1END3->>BYP_ALT6 INT_R_X37Y32/INT_R.NR1END3->>BYP_ALT7 INT_R_X37Y32/INT_R.NR1END3->>EE2BEG3 INT_R_X37Y33/INT_R.BYP_ALT7->>BYP7 INT_R_X37Y33/INT_R.SR1END3->>BYP_ALT7 INT_R_X37Y33/INT_R.SR1END3->>SS2BEG3 INT_R_X37Y34/INT_R.WW4END3->>SR1BEG3 INT_R_X37Y34/INT_R.WW4END3->>SW2BEG2 INT_R_X39Y30/INT_R.BYP_ALT6->>BYP6 INT_R_X39Y30/INT_R.SW2END3->>BYP_ALT6 INT_R_X39Y32/INT_R.EE2END3->>SE2BEG3 INT_R_X41Y34/INT_R.LOGIC_OUTS21->>WW4BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

register_block.CtrlReg[31]_i_3_n_0 - 
wires: BRAM_INT_INTERFACE_L_X38Y28/INT_INTERFACE_WR1END2 BRAM_INT_INTERFACE_L_X38Y30/INT_INTERFACE_WR1END2 BRAM_INT_INTERFACE_L_X38Y33/INT_INTERFACE_WW2A1 BRAM_INT_INTERFACE_L_X44Y30/INT_INTERFACE_EL1BEG1 BRAM_L_X38Y25/BRAM_WR1END2_3 BRAM_L_X38Y30/BRAM_WR1END2_0 BRAM_L_X38Y30/BRAM_WW2A1_3 BRAM_L_X44Y30/BRAM_EL1BEG1_0 CLBLL_L_X40Y28/CLBLL_CTRL0 CLBLL_L_X40Y28/CLBLL_CTRL1 CLBLL_L_X40Y28/CLBLL_EL1BEG1 CLBLL_L_X40Y28/CLBLL_ER1BEG2 CLBLL_L_X40Y28/CLBLL_LL_SR CLBLL_L_X40Y28/CLBLL_L_SR CLBLL_L_X40Y29/CLBLL_NE2A2 CLBLL_L_X40Y30/CLBLL_CTRL1 CLBLL_L_X40Y30/CLBLL_EE2A1 CLBLL_L_X40Y30/CLBLL_LL_SR CLBLL_L_X40Y30/CLBLL_WR1END2 CLBLL_L_X40Y33/CLBLL_CTRL1 CLBLL_L_X40Y33/CLBLL_EE2BEG1 CLBLL_L_X40Y33/CLBLL_LL_SR CLBLL_L_X42Y26/CLBLL_SE2A2 CLBLL_L_X42Y27/CLBLL_CTRL0 CLBLL_L_X42Y27/CLBLL_CTRL1 CLBLL_L_X42Y27/CLBLL_LL_SR CLBLL_L_X42Y27/CLBLL_L_SR CLBLL_L_X42Y28/CLBLL_EL1BEG1 CLBLL_L_X42Y29/CLBLL_CTRL0 CLBLL_L_X42Y29/CLBLL_L_SR CLBLL_L_X42Y30/CLBLL_CTRL0 CLBLL_L_X42Y30/CLBLL_EE2A1 CLBLL_L_X42Y30/CLBLL_L_SR CLBLL_L_X42Y33/CLBLL_NE4C2 CLBLL_L_X42Y39/CLBLL_CTRL1 CLBLL_L_X42Y39/CLBLL_LL_SR CLBLL_R_X45Y30/CLBLL_CTRL0 CLBLL_R_X45Y30/CLBLL_CTRL1 CLBLL_R_X45Y30/CLBLL_LL_SR CLBLL_R_X45Y30/CLBLL_L_SR CLBLM_L_X36Y31/CLBLM_CTRL0 CLBLM_L_X36Y31/CLBLM_CTRL1 CLBLM_L_X36Y31/CLBLM_L_SR CLBLM_L_X36Y31/CLBLM_M_SR CLBLM_L_X36Y32/CLBLM_CTRL1 CLBLM_L_X36Y32/CLBLM_M_SR CLBLM_L_X36Y33/CLBLM_CTRL0 CLBLM_L_X36Y33/CLBLM_CTRL1 CLBLM_L_X36Y33/CLBLM_L_SR CLBLM_L_X36Y33/CLBLM_M_SR CLBLM_L_X36Y36/CLBLM_CTRL0 CLBLM_L_X36Y36/CLBLM_CTRL1 CLBLM_L_X36Y36/CLBLM_L_SR CLBLM_L_X36Y36/CLBLM_M_SR CLBLM_R_X37Y28/CLBLM_CTRL0 CLBLM_R_X37Y28/CLBLM_L_SR CLBLM_R_X37Y28/CLBLM_WR1END2 CLBLM_R_X37Y30/CLBLM_CTRL0 CLBLM_R_X37Y30/CLBLM_CTRL1 CLBLM_R_X37Y30/CLBLM_L_SR CLBLM_R_X37Y30/CLBLM_M_SR CLBLM_R_X37Y30/CLBLM_WR1END2 CLBLM_R_X37Y31/CLBLM_CTRL0 CLBLM_R_X37Y31/CLBLM_L_SR CLBLM_R_X37Y32/CLBLM_CTRL0 CLBLM_R_X37Y32/CLBLM_CTRL1 CLBLM_R_X37Y32/CLBLM_L_SR CLBLM_R_X37Y32/CLBLM_M_SR CLBLM_R_X37Y33/CLBLM_CTRL0 CLBLM_R_X37Y33/CLBLM_L_SR CLBLM_R_X37Y33/CLBLM_WW2A1 CLBLM_R_X39Y26/CLBLM_CTRL0 CLBLM_R_X39Y26/CLBLM_L_SR CLBLM_R_X39Y27/CLBLM_CTRL0 CLBLM_R_X39Y27/CLBLM_CTRL1 CLBLM_R_X39Y27/CLBLM_L_SR CLBLM_R_X39Y27/CLBLM_M_SR CLBLM_R_X39Y28/CLBLM_CTRL1 CLBLM_R_X39Y28/CLBLM_EL1BEG1 CLBLM_R_X39Y28/CLBLM_ER1BEG2 CLBLM_R_X39Y28/CLBLM_M_SR CLBLM_R_X39Y29/CLBLM_CTRL1 CLBLM_R_X39Y29/CLBLM_LOGIC_OUTS22 CLBLM_R_X39Y29/CLBLM_M_CMUX CLBLM_R_X39Y29/CLBLM_M_SR CLBLM_R_X39Y29/CLBLM_NE2A2 CLBLM_R_X39Y30/CLBLM_CTRL0 CLBLM_R_X39Y30/CLBLM_EE2A1 CLBLM_R_X39Y30/CLBLM_L_SR CLBLM_R_X39Y30/CLBLM_WR1END2 CLBLM_R_X39Y31/CLBLM_CTRL1 CLBLM_R_X39Y31/CLBLM_M_SR CLBLM_R_X39Y33/CLBLM_EE2BEG1 CLBLM_R_X41Y26/CLBLM_SE2A2 CLBLM_R_X41Y28/CLBLM_CTRL0 CLBLM_R_X41Y28/CLBLM_CTRL1 CLBLM_R_X41Y28/CLBLM_EL1BEG1 CLBLM_R_X41Y28/CLBLM_L_SR CLBLM_R_X41Y28/CLBLM_M_SR CLBLM_R_X41Y30/CLBLM_EE2A1 CLBLM_R_X41Y33/CLBLM_NE4C2 CLBLM_R_X43Y28/CLBLM_CTRL0 CLBLM_R_X43Y28/CLBLM_CTRL1 CLBLM_R_X43Y28/CLBLM_L_SR CLBLM_R_X43Y28/CLBLM_M_SR CLBLM_R_X43Y29/CLBLM_CTRL0 CLBLM_R_X43Y29/CLBLM_L_SR CLBLM_R_X43Y30/CLBLM_CTRL1 CLBLM_R_X43Y30/CLBLM_EL1BEG1 CLBLM_R_X43Y30/CLBLM_M_SR INT_L_X36Y31/CTRL_L0 INT_L_X36Y31/CTRL_L1 INT_L_X36Y31/WR1END2 INT_L_X36Y32/CTRL_L1 INT_L_X36Y32/NN2BEG2 INT_L_X36Y32/WR1END2 INT_L_X36Y33/CTRL_L0 INT_L_X36Y33/CTRL_L1 INT_L_X36Y33/ER1BEG2 INT_L_X36Y33/NN2A2 INT_L_X36Y33/NN2BEG2 INT_L_X36Y33/SR1END2 INT_L_X36Y33/WW2END1 INT_L_X36Y34/NN2A2 INT_L_X36Y34/NN2END2 INT_L_X36Y34/SR1BEG2 INT_L_X36Y35/NN2END2 INT_L_X36Y35/NR1BEG2 INT_L_X36Y36/CTRL_L0 INT_L_X36Y36/CTRL_L1 INT_L_X36Y36/NR1END2 INT_L_X38Y28/ER1BEG2 INT_L_X38Y28/NN2BEG1 INT_L_X38Y28/SR1END1 INT_L_X38Y28/WL1END0 INT_L_X38Y28/WR1BEG2 INT_L_X38Y29/ER1BEG2 INT_L_X38Y29/NN2A1 INT_L_X38Y29/SR1BEG1 INT_L_X38Y29/SR1END1 INT_L_X38Y29/WR1END1 INT_L_X38Y30/EE2BEG1 INT_L_X38Y30/NN2END1 INT_L_X38Y30/SR1BEG1 INT_L_X38Y30/WR1BEG2 INT_L_X38Y33/WR1END2 INT_L_X38Y33/WW2BEG1 INT_L_X40Y27/SE2A2 INT_L_X40Y28/CTRL_L0 INT_L_X40Y28/CTRL_L1 INT_L_X40Y28/EL1END1 INT_L_X40Y28/ER1BEG2 INT_L_X40Y28/ER1END2 INT_L_X40Y28/SE2BEG2 INT_L_X40Y29/NE2END2 INT_L_X40Y29/NE6BEG2 INT_L_X40Y29/NR1BEG2 INT_L_X40Y30/CTRL_L1 INT_L_X40Y30/EE2BEG1 INT_L_X40Y30/EE2END1 INT_L_X40Y30/NR1END2 INT_L_X40Y30/WR1BEG2 INT_L_X40Y33/CTRL_L1 INT_L_X40Y33/EE2A1 INT_L_X40Y33/WR1END2 INT_L_X42Y26/NR1BEG2 INT_L_X42Y26/SE2END2 INT_L_X42Y27/CTRL_L0 INT_L_X42Y27/CTRL_L1 INT_L_X42Y27/NR1END2 INT_L_X42Y28/EL1END1 INT_L_X42Y28/ER1BEG2 INT_L_X42Y29/CTRL_L0 INT_L_X42Y29/SR1END2 INT_L_X42Y30/BYP_ALT2 INT_L_X42Y30/BYP_BOUNCE2 INT_L_X42Y30/CTRL_L0 INT_L_X42Y30/EE2END1 INT_L_X42Y30/ER1BEG2 INT_L_X42Y30/FAN_ALT1 INT_L_X42Y30/FAN_BOUNCE1 INT_L_X42Y30/NW2END2 INT_L_X42Y30/SR1BEG2 INT_L_X42Y31/BYP_BOUNCE_N3_2 INT_L_X42Y33/NE6END2 INT_L_X42Y33/NN6BEG2 INT_L_X42Y34/NN6A2 INT_L_X42Y35/NN6B2 INT_L_X42Y36/NN6C2 INT_L_X42Y37/NN6D2 INT_L_X42Y38/NN6E2 INT_L_X42Y39/CTRL_L1 INT_L_X42Y39/NN6END2 INT_L_X44Y30/EL1END1 INT_L_X44Y30/ER1BEG2 INT_R_X37Y28/CTRL0 INT_R_X37Y28/WR1END2 INT_R_X37Y30/CTRL0 INT_R_X37Y30/CTRL1 INT_R_X37Y30/NL1BEG1 INT_R_X37Y30/WR1END2 INT_R_X37Y31/BYP_ALT4 INT_R_X37Y31/BYP_BOUNCE4 INT_R_X37Y31/CTRL0 INT_R_X37Y31/NL1END1 INT_R_X37Y31/NR1BEG1 INT_R_X37Y31/WR1BEG2 INT_R_X37Y32/CTRL0 INT_R_X37Y32/CTRL1 INT_R_X37Y32/GFAN0 INT_R_X37Y32/NR1END1 INT_R_X37Y32/WR1BEG2 INT_R_X37Y33/CTRL0 INT_R_X37Y33/ER1END2 INT_R_X37Y33/WW2A1 INT_R_X39Y26/CTRL0 INT_R_X39Y26/SR1END2 INT_R_X39Y27/CTRL0 INT_R_X39Y27/CTRL1 INT_R_X39Y27/SL1END1 INT_R_X39Y27/SR1BEG2 INT_R_X39Y27/SR1END2 INT_R_X39Y28/CTRL1 INT_R_X39Y28/EL1BEG1 INT_R_X39Y28/ER1BEG2 INT_R_X39Y28/ER1END2 INT_R_X39Y28/NE2BEG2 INT_R_X39Y28/SL1BEG1 INT_R_X39Y28/SR1BEG2 INT_R_X39Y28/SR1END1 INT_R_X39Y28/WL1BEG0 INT_R_X39Y29/CTRL1 INT_R_X39Y29/ER1END2 INT_R_X39Y29/LOGIC_OUTS22 INT_R_X39Y29/NE2A2 INT_R_X39Y29/SR1BEG1 INT_R_X39Y29/WR1BEG1 INT_R_X39Y30/CTRL0 INT_R_X39Y30/EE2A1 INT_R_X39Y30/NN2BEG2 INT_R_X39Y30/WR1END2 INT_R_X39Y31/CTRL1 INT_R_X39Y31/NN2A2 INT_R_X39Y31/SR1END2 INT_R_X39Y32/NL1BEG1 INT_R_X39Y32/NN2END2 INT_R_X39Y32/SR1BEG2 INT_R_X39Y33/EE2BEG1 INT_R_X39Y33/NL1END1 INT_R_X39Y33/WR1BEG2 INT_R_X41Y26/SE2A2 INT_R_X41Y27/SE2BEG2 INT_R_X41Y27/SE2END2 INT_R_X41Y28/CTRL0 INT_R_X41Y28/CTRL1 INT_R_X41Y28/EL1BEG1 INT_R_X41Y28/ER1END2 INT_R_X41Y29/NE6A2 INT_R_X41Y30/EE2A1 INT_R_X41Y30/NE6B2 INT_R_X41Y31/NE6C2 INT_R_X41Y32/NE6D2 INT_R_X41Y33/EE2END1 INT_R_X41Y33/NE6E2 INT_R_X41Y33/WR1BEG2 INT_R_X43Y28/CTRL0 INT_R_X43Y28/CTRL1 INT_R_X43Y28/ER1END2 INT_R_X43Y28/NR1BEG2 INT_R_X43Y29/CTRL0 INT_R_X43Y29/NR1END2 INT_R_X43Y29/NW2BEG2 INT_R_X43Y30/CTRL1 INT_R_X43Y30/EL1BEG1 INT_R_X43Y30/ER1END2 INT_R_X43Y30/NW2A2 INT_R_X45Y30/CTRL0 INT_R_X45Y30/CTRL1 INT_R_X45Y30/ER1END2 VBRK_X99Y30/VBRK_EL1BEG1 VBRK_X99Y30/VBRK_ER1BEG2 VBRK_X99Y31/VBRK_NE2A2 VBRK_X99Y32/VBRK_EE2A1 VBRK_X99Y32/VBRK_WR1END2 VBRK_X99Y35/VBRK_EE2BEG1 
pips: CLBLL_L_X40Y28/CLBLL_L.CLBLL_CTRL0->CLBLL_L_SR CLBLL_L_X40Y28/CLBLL_L.CLBLL_CTRL1->CLBLL_LL_SR CLBLL_L_X40Y30/CLBLL_L.CLBLL_CTRL1->CLBLL_LL_SR CLBLL_L_X40Y33/CLBLL_L.CLBLL_CTRL1->CLBLL_LL_SR CLBLL_L_X42Y27/CLBLL_L.CLBLL_CTRL0->CLBLL_L_SR CLBLL_L_X42Y27/CLBLL_L.CLBLL_CTRL1->CLBLL_LL_SR CLBLL_L_X42Y29/CLBLL_L.CLBLL_CTRL0->CLBLL_L_SR CLBLL_L_X42Y30/CLBLL_L.CLBLL_CTRL0->CLBLL_L_SR CLBLL_L_X42Y39/CLBLL_L.CLBLL_CTRL1->CLBLL_LL_SR CLBLL_R_X45Y30/CLBLL_R.CLBLL_CTRL0->CLBLL_L_SR CLBLL_R_X45Y30/CLBLL_R.CLBLL_CTRL1->CLBLL_LL_SR CLBLM_L_X36Y31/CLBLM_L.CLBLM_CTRL0->CLBLM_L_SR CLBLM_L_X36Y31/CLBLM_L.CLBLM_CTRL1->CLBLM_M_SR CLBLM_L_X36Y32/CLBLM_L.CLBLM_CTRL1->CLBLM_M_SR CLBLM_L_X36Y33/CLBLM_L.CLBLM_CTRL0->CLBLM_L_SR CLBLM_L_X36Y33/CLBLM_L.CLBLM_CTRL1->CLBLM_M_SR CLBLM_L_X36Y36/CLBLM_L.CLBLM_CTRL0->CLBLM_L_SR CLBLM_L_X36Y36/CLBLM_L.CLBLM_CTRL1->CLBLM_M_SR CLBLM_R_X37Y28/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR CLBLM_R_X37Y30/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR CLBLM_R_X37Y30/CLBLM_R.CLBLM_CTRL1->CLBLM_M_SR CLBLM_R_X37Y31/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR CLBLM_R_X37Y32/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR CLBLM_R_X37Y32/CLBLM_R.CLBLM_CTRL1->CLBLM_M_SR CLBLM_R_X37Y33/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR CLBLM_R_X39Y26/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR CLBLM_R_X39Y27/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR CLBLM_R_X39Y27/CLBLM_R.CLBLM_CTRL1->CLBLM_M_SR CLBLM_R_X39Y28/CLBLM_R.CLBLM_CTRL1->CLBLM_M_SR CLBLM_R_X39Y29/CLBLM_R.CLBLM_CTRL1->CLBLM_M_SR CLBLM_R_X39Y29/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 CLBLM_R_X39Y30/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR CLBLM_R_X39Y31/CLBLM_R.CLBLM_CTRL1->CLBLM_M_SR CLBLM_R_X41Y28/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR CLBLM_R_X41Y28/CLBLM_R.CLBLM_CTRL1->CLBLM_M_SR CLBLM_R_X43Y28/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR CLBLM_R_X43Y28/CLBLM_R.CLBLM_CTRL1->CLBLM_M_SR CLBLM_R_X43Y29/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR CLBLM_R_X43Y30/CLBLM_R.CLBLM_CTRL1->CLBLM_M_SR INT_L_X36Y31/INT_L.WR1END2->>CTRL_L0 INT_L_X36Y31/INT_L.WR1END2->>CTRL_L1 INT_L_X36Y32/INT_L.WR1END2->>CTRL_L1 INT_L_X36Y32/INT_L.WR1END2->>NN2BEG2 INT_L_X36Y33/INT_L.SR1END2->>CTRL_L0 INT_L_X36Y33/INT_L.SR1END2->>CTRL_L1 INT_L_X36Y33/INT_L.WW2END1->>ER1BEG2 INT_L_X36Y33/INT_L.WW2END1->>NN2BEG2 INT_L_X36Y34/INT_L.NN2END2->>SR1BEG2 INT_L_X36Y35/INT_L.NN2END2->>NR1BEG2 INT_L_X36Y36/INT_L.NR1END2->>CTRL_L0 INT_L_X36Y36/INT_L.NR1END2->>CTRL_L1 INT_L_X38Y28/INT_L.SR1END1->>ER1BEG2 INT_L_X38Y28/INT_L.WL1END0->>NN2BEG1 INT_L_X38Y28/INT_L.WL1END0->>WR1BEG2 INT_L_X38Y29/INT_L.SR1END1->>ER1BEG2 INT_L_X38Y29/INT_L.WR1END1->>SR1BEG1 INT_L_X38Y30/INT_L.NN2END1->>EE2BEG1 INT_L_X38Y30/INT_L.NN2END1->>SR1BEG1 INT_L_X38Y30/INT_L.NN2END1->>WR1BEG2 INT_L_X38Y33/INT_L.WR1END2->>WW2BEG1 INT_L_X40Y28/INT_L.EL1END1->>ER1BEG2 INT_L_X40Y28/INT_L.ER1END2->>CTRL_L0 INT_L_X40Y28/INT_L.ER1END2->>CTRL_L1 INT_L_X40Y28/INT_L.ER1END2->>SE2BEG2 INT_L_X40Y29/INT_L.NE2END2->>NE6BEG2 INT_L_X40Y29/INT_L.NE2END2->>NR1BEG2 INT_L_X40Y30/INT_L.EE2END1->>EE2BEG1 INT_L_X40Y30/INT_L.EE2END1->>WR1BEG2 INT_L_X40Y30/INT_L.NR1END2->>CTRL_L1 INT_L_X40Y33/INT_L.WR1END2->>CTRL_L1 INT_L_X42Y26/INT_L.SE2END2->>NR1BEG2 INT_L_X42Y27/INT_L.NR1END2->>CTRL_L0 INT_L_X42Y27/INT_L.NR1END2->>CTRL_L1 INT_L_X42Y28/INT_L.EL1END1->>ER1BEG2 INT_L_X42Y29/INT_L.SR1END2->>CTRL_L0 INT_L_X42Y30/INT_L.BYP_ALT2->>BYP_BOUNCE2 INT_L_X42Y30/INT_L.BYP_BOUNCE2->>FAN_ALT1 INT_L_X42Y30/INT_L.EE2END1->>ER1BEG2 INT_L_X42Y30/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X42Y30/INT_L.FAN_BOUNCE1->>CTRL_L0 INT_L_X42Y30/INT_L.NW2END2->>BYP_ALT2 INT_L_X42Y30/INT_L.NW2END2->>SR1BEG2 INT_L_X42Y33/INT_L.NE6END2->>NN6BEG2 INT_L_X42Y39/INT_L.NN6END2->>CTRL_L1 INT_L_X44Y30/INT_L.EL1END1->>ER1BEG2 INT_R_X37Y28/INT_R.WR1END2->>CTRL0 INT_R_X37Y30/INT_R.WR1END2->>CTRL0 INT_R_X37Y30/INT_R.WR1END2->>CTRL1 INT_R_X37Y30/INT_R.WR1END2->>NL1BEG1 INT_R_X37Y31/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X37Y31/INT_R.BYP_BOUNCE4->>CTRL0 INT_R_X37Y31/INT_R.NL1END1->>BYP_ALT4 INT_R_X37Y31/INT_R.NL1END1->>NR1BEG1 INT_R_X37Y31/INT_R.NL1END1->>WR1BEG2 INT_R_X37Y32/INT_R.GFAN0->>CTRL0 INT_R_X37Y32/INT_R.GFAN0->>CTRL1 INT_R_X37Y32/INT_R.NR1END1->>GFAN0 INT_R_X37Y32/INT_R.NR1END1->>WR1BEG2 INT_R_X37Y33/INT_R.ER1END2->>CTRL0 INT_R_X39Y26/INT_R.SR1END2->>CTRL0 INT_R_X39Y27/INT_R.SL1END1->>SR1BEG2 INT_R_X39Y27/INT_R.SR1END2->>CTRL0 INT_R_X39Y27/INT_R.SR1END2->>CTRL1 INT_R_X39Y28/INT_R.ER1END2->>CTRL1 INT_R_X39Y28/INT_R.ER1END2->>EL1BEG1 INT_R_X39Y28/INT_R.ER1END2->>NE2BEG2 INT_R_X39Y28/INT_R.SR1END1->>ER1BEG2 INT_R_X39Y28/INT_R.SR1END1->>SL1BEG1 INT_R_X39Y28/INT_R.SR1END1->>SR1BEG2 INT_R_X39Y28/INT_R.SR1END1->>WL1BEG0 INT_R_X39Y29/INT_R.ER1END2->>CTRL1 INT_R_X39Y29/INT_R.LOGIC_OUTS22->>SR1BEG1 INT_R_X39Y29/INT_R.LOGIC_OUTS22->>WR1BEG1 INT_R_X39Y30/INT_R.WR1END2->>CTRL0 INT_R_X39Y30/INT_R.WR1END2->>NN2BEG2 INT_R_X39Y31/INT_R.SR1END2->>CTRL1 INT_R_X39Y32/INT_R.NN2END2->>NL1BEG1 INT_R_X39Y32/INT_R.NN2END2->>SR1BEG2 INT_R_X39Y33/INT_R.NL1END1->>EE2BEG1 INT_R_X39Y33/INT_R.NL1END1->>WR1BEG2 INT_R_X41Y27/INT_R.SE2END2->>SE2BEG2 INT_R_X41Y28/INT_R.ER1END2->>CTRL0 INT_R_X41Y28/INT_R.ER1END2->>CTRL1 INT_R_X41Y28/INT_R.ER1END2->>EL1BEG1 INT_R_X41Y33/INT_R.EE2END1->>WR1BEG2 INT_R_X43Y28/INT_R.ER1END2->>CTRL0 INT_R_X43Y28/INT_R.ER1END2->>CTRL1 INT_R_X43Y28/INT_R.ER1END2->>NR1BEG2 INT_R_X43Y29/INT_R.NR1END2->>CTRL0 INT_R_X43Y29/INT_R.NR1END2->>NW2BEG2 INT_R_X43Y30/INT_R.ER1END2->>CTRL1 INT_R_X43Y30/INT_R.ER1END2->>EL1BEG1 INT_R_X45Y30/INT_R.ER1END2->>CTRL0 INT_R_X45Y30/INT_R.ER1END2->>CTRL1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 104, 

p_1_in[3] - 
wires: BRAM_INT_INTERFACE_L_X38Y36/INT_INTERFACE_WL1END1 BRAM_INT_INTERFACE_L_X38Y38/INT_INTERFACE_WL1END0 BRAM_L_X38Y35/BRAM_WL1END0_3 BRAM_L_X38Y35/BRAM_WL1END1_1 CLBLL_L_X40Y34/CLBLL_LL_C CLBLL_L_X40Y34/CLBLL_LOGIC_OUTS14 CLBLL_L_X40Y34/CLBLL_NW4A2 CLBLM_R_X37Y36/CLBLM_IMUX12 CLBLM_R_X37Y36/CLBLM_M_B6 CLBLM_R_X37Y36/CLBLM_WL1END1 CLBLM_R_X37Y37/CLBLM_BYP2 CLBLM_R_X37Y37/CLBLM_L_CX CLBLM_R_X37Y38/CLBLM_BYP0 CLBLM_R_X37Y38/CLBLM_L_AX CLBLM_R_X37Y38/CLBLM_WL1END0 CLBLM_R_X39Y34/CLBLM_NW4A2 CLBLM_R_X39Y38/CLBLM_BYP2 CLBLM_R_X39Y38/CLBLM_L_CX CLBLM_R_X39Y39/CLBLM_BYP5 CLBLM_R_X39Y39/CLBLM_L_BX CLBLM_R_X39Y40/CLBLM_BYP5 CLBLM_R_X39Y40/CLBLM_L_BX INT_L_X38Y36/SL1END2 INT_L_X38Y36/WL1BEG1 INT_L_X38Y37/SL1BEG2 INT_L_X38Y37/SR1END2 INT_L_X38Y38/NE2BEG2 INT_L_X38Y38/NW6END2 INT_L_X38Y38/SR1BEG2 INT_L_X38Y38/WL1BEG0 INT_L_X38Y39/NE2A2 INT_L_X40Y34/LOGIC_OUTS_L14 INT_L_X40Y34/NW6BEG2 INT_R_X37Y36/IMUX12 INT_R_X37Y36/WL1END1 INT_R_X37Y37/BYP2 INT_R_X37Y37/BYP_ALT2 INT_R_X37Y37/SR1END1 INT_R_X37Y38/BYP0 INT_R_X37Y38/BYP_ALT0 INT_R_X37Y38/SR1BEG1 INT_R_X37Y38/WL1END0 INT_R_X39Y34/NW6A2 INT_R_X39Y35/NW6B2 INT_R_X39Y36/NW6C2 INT_R_X39Y37/NW6D2 INT_R_X39Y38/BYP2 INT_R_X39Y38/BYP_ALT2 INT_R_X39Y38/NW6E2 INT_R_X39Y38/SL1END2 INT_R_X39Y39/BYP5 INT_R_X39Y39/BYP_ALT5 INT_R_X39Y39/NE2END2 INT_R_X39Y39/NL1BEG1 INT_R_X39Y39/SL1BEG2 INT_R_X39Y40/BYP5 INT_R_X39Y40/BYP_ALT4 INT_R_X39Y40/BYP_ALT5 INT_R_X39Y40/BYP_BOUNCE4 INT_R_X39Y40/NL1END1 VBRK_X99Y36/VBRK_NW4A2 
pips: CLBLL_L_X40Y34/CLBLL_L.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 CLBLM_R_X37Y36/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X37Y37/CLBLM_R.CLBLM_BYP2->CLBLM_L_CX CLBLM_R_X37Y38/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X39Y38/CLBLM_R.CLBLM_BYP2->CLBLM_L_CX CLBLM_R_X39Y39/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX CLBLM_R_X39Y40/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX INT_L_X38Y36/INT_L.SL1END2->>WL1BEG1 INT_L_X38Y37/INT_L.SR1END2->>SL1BEG2 INT_L_X38Y38/INT_L.NW6END2->>NE2BEG2 INT_L_X38Y38/INT_L.NW6END2->>SR1BEG2 INT_L_X38Y38/INT_L.NW6END2->>WL1BEG0 INT_L_X40Y34/INT_L.LOGIC_OUTS_L14->>NW6BEG2 INT_R_X37Y36/INT_R.WL1END1->>IMUX12 INT_R_X37Y37/INT_R.BYP_ALT2->>BYP2 INT_R_X37Y37/INT_R.SR1END1->>BYP_ALT2 INT_R_X37Y38/INT_R.BYP_ALT0->>BYP0 INT_R_X37Y38/INT_R.WL1END0->>BYP_ALT0 INT_R_X37Y38/INT_R.WL1END0->>SR1BEG1 INT_R_X39Y38/INT_R.BYP_ALT2->>BYP2 INT_R_X39Y38/INT_R.SL1END2->>BYP_ALT2 INT_R_X39Y39/INT_R.BYP_ALT5->>BYP5 INT_R_X39Y39/INT_R.NE2END2->>BYP_ALT5 INT_R_X39Y39/INT_R.NE2END2->>NL1BEG1 INT_R_X39Y39/INT_R.NE2END2->>SL1BEG2 INT_R_X39Y40/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X39Y40/INT_R.BYP_ALT5->>BYP5 INT_R_X39Y40/INT_R.BYP_BOUNCE4->>BYP_ALT5 INT_R_X39Y40/INT_R.NL1END1->>BYP_ALT4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

p_1_in[4] - 
wires: CLBLL_L_X42Y31/CLBLL_LOGIC_OUTS16 CLBLL_L_X42Y31/CLBLL_L_AMUX CLBLL_L_X42Y35/CLBLL_BYP5 CLBLL_L_X42Y35/CLBLL_L_BX CLBLL_L_X42Y36/CLBLL_BYP0 CLBLL_L_X42Y36/CLBLL_BYP4 CLBLL_L_X42Y36/CLBLL_LL_BX CLBLL_L_X42Y36/CLBLL_L_AX CLBLL_L_X42Y36/CLBLL_WL1END1 CLBLL_L_X42Y37/CLBLL_BYP5 CLBLL_L_X42Y37/CLBLL_L_BX CLBLM_R_X41Y36/CLBLM_BYP5 CLBLM_R_X41Y36/CLBLM_L_BX CLBLM_R_X41Y36/CLBLM_WL1END1 CLBLM_R_X43Y35/CLBLM_BYP4 CLBLM_R_X43Y35/CLBLM_M_BX INT_L_X42Y31/LOGIC_OUTS_L16 INT_L_X42Y31/NN2BEG2 INT_L_X42Y31/NN6BEG2 INT_L_X42Y32/NN2A2 INT_L_X42Y32/NN6A2 INT_L_X42Y33/NN2BEG2 INT_L_X42Y33/NN2END2 INT_L_X42Y33/NN6B2 INT_L_X42Y34/NN2A2 INT_L_X42Y34/NN6C2 INT_L_X42Y35/BYP_ALT5 INT_L_X42Y35/BYP_L5 INT_L_X42Y35/EL1BEG1 INT_L_X42Y35/FAN_BOUNCE_S3_2 INT_L_X42Y35/NN2BEG2 INT_L_X42Y35/NN2END2 INT_L_X42Y35/NN6D2 INT_L_X42Y36/BYP_ALT0 INT_L_X42Y36/BYP_ALT4 INT_L_X42Y36/BYP_L0 INT_L_X42Y36/BYP_L4 INT_L_X42Y36/FAN_ALT1 INT_L_X42Y36/FAN_ALT2 INT_L_X42Y36/FAN_ALT5 INT_L_X42Y36/FAN_BOUNCE1 INT_L_X42Y36/FAN_BOUNCE2 INT_L_X42Y36/FAN_BOUNCE5 INT_L_X42Y36/NN2A2 INT_L_X42Y36/NN6E2 INT_L_X42Y36/SR1END2 INT_L_X42Y36/WL1BEG1 INT_L_X42Y37/BYP_ALT5 INT_L_X42Y37/BYP_L5 INT_L_X42Y37/NN2END2 INT_L_X42Y37/NN6END2 INT_L_X42Y37/SR1BEG2 INT_R_X41Y36/BYP5 INT_R_X41Y36/BYP_ALT5 INT_R_X41Y36/WL1END1 INT_R_X43Y35/BYP4 INT_R_X43Y35/BYP_ALT4 INT_R_X43Y35/EL1END1 
pips: CLBLL_L_X42Y31/CLBLL_L.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 CLBLL_L_X42Y35/CLBLL_L.CLBLL_BYP5->CLBLL_L_BX CLBLL_L_X42Y36/CLBLL_L.CLBLL_BYP0->CLBLL_L_AX CLBLL_L_X42Y36/CLBLL_L.CLBLL_BYP4->CLBLL_LL_BX CLBLL_L_X42Y37/CLBLL_L.CLBLL_BYP5->CLBLL_L_BX CLBLM_R_X41Y36/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX CLBLM_R_X43Y35/CLBLM_R.CLBLM_BYP4->CLBLM_M_BX INT_L_X42Y31/INT_L.LOGIC_OUTS_L16->>NN2BEG2 INT_L_X42Y31/INT_L.LOGIC_OUTS_L16->>NN6BEG2 INT_L_X42Y33/INT_L.NN2END2->>NN2BEG2 INT_L_X42Y35/INT_L.BYP_ALT5->>BYP_L5 INT_L_X42Y35/INT_L.NN2END2->>BYP_ALT5 INT_L_X42Y35/INT_L.NN2END2->>EL1BEG1 INT_L_X42Y35/INT_L.NN2END2->>NN2BEG2 INT_L_X42Y36/INT_L.BYP_ALT0->>BYP_L0 INT_L_X42Y36/INT_L.BYP_ALT4->>BYP_L4 INT_L_X42Y36/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X42Y36/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X42Y36/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X42Y36/INT_L.FAN_BOUNCE1->>BYP_ALT4 INT_L_X42Y36/INT_L.FAN_BOUNCE1->>FAN_ALT5 INT_L_X42Y36/INT_L.FAN_BOUNCE2->>BYP_ALT0 INT_L_X42Y36/INT_L.FAN_BOUNCE5->>FAN_ALT2 INT_L_X42Y36/INT_L.SR1END2->>FAN_ALT1 INT_L_X42Y36/INT_L.SR1END2->>WL1BEG1 INT_L_X42Y37/INT_L.BYP_ALT5->>BYP_L5 INT_L_X42Y37/INT_L.NN2END2->>BYP_ALT5 INT_L_X42Y37/INT_L.NN6END2->>SR1BEG2 INT_R_X41Y36/INT_R.BYP_ALT5->>BYP5 INT_R_X41Y36/INT_R.WL1END1->>BYP_ALT5 INT_R_X43Y35/INT_R.BYP_ALT4->>BYP4 INT_R_X43Y35/INT_R.EL1END1->>BYP_ALT4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

p_1_in[5] - 
wires: CLBLL_L_X40Y38/CLBLL_BYP5 CLBLL_L_X40Y38/CLBLL_L_BX CLBLL_L_X42Y32/CLBLL_LOGIC_OUTS8 CLBLL_L_X42Y32/CLBLL_L_A CLBLL_L_X42Y35/CLBLL_BYP2 CLBLL_L_X42Y35/CLBLL_L_CX CLBLL_L_X42Y37/CLBLL_BYP2 CLBLL_L_X42Y37/CLBLL_L_CX CLBLL_L_X42Y38/CLBLL_BYP2 CLBLL_L_X42Y38/CLBLL_L_CX CLBLL_L_X42Y39/CLBLL_NW4END0 CLBLM_R_X41Y38/CLBLM_IMUX34 CLBLM_R_X41Y38/CLBLM_L_C6 CLBLM_R_X41Y39/CLBLM_NW4END0 CLBLM_R_X43Y35/CLBLM_BYP3 CLBLM_R_X43Y35/CLBLM_M_CX INT_L_X40Y38/BYP_ALT5 INT_L_X40Y38/BYP_L5 INT_L_X40Y38/SR1END1 INT_L_X40Y39/SR1BEG1 INT_L_X40Y39/WR1END1 INT_L_X42Y32/LOGIC_OUTS_L8 INT_L_X42Y32/NN2BEG0 INT_L_X42Y33/NN2A0 INT_L_X42Y33/NN2END_S2_0 INT_L_X42Y34/NE2BEG0 INT_L_X42Y34/NN2END0 INT_L_X42Y34/NR1BEG0 INT_L_X42Y35/BYP_ALT1 INT_L_X42Y35/BYP_ALT2 INT_L_X42Y35/BYP_BOUNCE1 INT_L_X42Y35/BYP_L2 INT_L_X42Y35/NE2A0 INT_L_X42Y35/NR1END0 INT_L_X42Y35/NW6A0 INT_L_X42Y36/NL1BEG2 INT_L_X42Y36/NN2BEG3 INT_L_X42Y36/NW2END3 INT_L_X42Y36/NW6B0 INT_L_X42Y37/BYP_ALT2 INT_L_X42Y37/BYP_L2 INT_L_X42Y37/NL1END2 INT_L_X42Y37/NN2A3 INT_L_X42Y37/NW6C0 INT_L_X42Y38/BYP_ALT2 INT_L_X42Y38/BYP_L2 INT_L_X42Y38/FAN_ALT1 INT_L_X42Y38/FAN_BOUNCE1 INT_L_X42Y38/NN2END3 INT_L_X42Y38/NW6D0 INT_L_X42Y39/NW6E0 INT_R_X41Y38/IMUX34 INT_R_X41Y38/NW6END_S0_0 INT_R_X41Y38/SR1BEG_S0 INT_R_X41Y39/NW6END0 INT_R_X41Y39/WR1BEG1 INT_R_X43Y34/NE2END_S3_0 INT_R_X43Y35/BYP3 INT_R_X43Y35/BYP_ALT3 INT_R_X43Y35/NE2END0 INT_R_X43Y35/NL1BEG_N3 INT_R_X43Y35/NW2BEG3 INT_R_X43Y35/NW6BEG0 INT_R_X43Y36/NW2A3 
pips: CLBLL_L_X40Y38/CLBLL_L.CLBLL_BYP5->CLBLL_L_BX CLBLL_L_X42Y32/CLBLL_L.CLBLL_L_A->CLBLL_LOGIC_OUTS8 CLBLL_L_X42Y35/CLBLL_L.CLBLL_BYP2->CLBLL_L_CX CLBLL_L_X42Y37/CLBLL_L.CLBLL_BYP2->CLBLL_L_CX CLBLL_L_X42Y38/CLBLL_L.CLBLL_BYP2->CLBLL_L_CX CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X43Y35/CLBLM_R.CLBLM_BYP3->CLBLM_M_CX INT_L_X40Y38/INT_L.BYP_ALT5->>BYP_L5 INT_L_X40Y38/INT_L.SR1END1->>BYP_ALT5 INT_L_X40Y39/INT_L.WR1END1->>SR1BEG1 INT_L_X42Y32/INT_L.LOGIC_OUTS_L8->>NN2BEG0 INT_L_X42Y34/INT_L.NN2END0->>NE2BEG0 INT_L_X42Y34/INT_L.NN2END0->>NR1BEG0 INT_L_X42Y35/INT_L.BYP_ALT1->>BYP_BOUNCE1 INT_L_X42Y35/INT_L.BYP_ALT2->>BYP_L2 INT_L_X42Y35/INT_L.BYP_BOUNCE1->>BYP_ALT2 INT_L_X42Y35/INT_L.NR1END0->>BYP_ALT1 INT_L_X42Y36/INT_L.NW2END3->>NL1BEG2 INT_L_X42Y36/INT_L.NW2END3->>NN2BEG3 INT_L_X42Y37/INT_L.BYP_ALT2->>BYP_L2 INT_L_X42Y37/INT_L.NL1END2->>BYP_ALT2 INT_L_X42Y38/INT_L.BYP_ALT2->>BYP_L2 INT_L_X42Y38/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X42Y38/INT_L.FAN_BOUNCE1->>BYP_ALT2 INT_L_X42Y38/INT_L.NN2END3->>FAN_ALT1 INT_R_X41Y38/INT_R.NW6END_S0_0->>SR1BEG_S0 INT_R_X41Y38/INT_R.SR1BEG_S0->>IMUX34 INT_R_X41Y39/INT_R.NW6END0->>WR1BEG1 INT_R_X43Y35/INT_R.BYP_ALT3->>BYP3 INT_R_X43Y35/INT_R.NE2END0->>NL1BEG_N3 INT_R_X43Y35/INT_R.NE2END0->>NW6BEG0 INT_R_X43Y35/INT_R.NL1BEG_N3->>BYP_ALT3 INT_R_X43Y35/INT_R.NL1BEG_N3->>NW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

p_1_in[6] - 
wires: BRAM_INT_INTERFACE_L_X44Y35/INT_INTERFACE_NE2A1 BRAM_INT_INTERFACE_L_X44Y36/INT_INTERFACE_NW2A1 BRAM_L_X44Y35/BRAM_NE2A1_0 BRAM_L_X44Y35/BRAM_NW2A1_1 CLBLL_L_X42Y30/CLBLL_NE4BEG1 CLBLL_L_X42Y30/CLBLL_WW2END0 CLBLL_L_X42Y35/CLBLL_BYP7 CLBLL_L_X42Y35/CLBLL_L_DX CLBLL_L_X42Y37/CLBLL_BYP7 CLBLL_L_X42Y37/CLBLL_L_DX CLBLL_L_X42Y38/CLBLL_BYP7 CLBLL_L_X42Y38/CLBLL_L_DX CLBLL_L_X42Y38/CLBLL_WL1END3 CLBLM_R_X41Y30/CLBLM_NE4BEG1 CLBLM_R_X41Y30/CLBLM_WW2END0 CLBLM_R_X41Y38/CLBLM_BYP7 CLBLM_R_X41Y38/CLBLM_L_DX CLBLM_R_X41Y38/CLBLM_WL1END3 CLBLM_R_X43Y30/CLBLM_LOGIC_OUTS22 CLBLM_R_X43Y30/CLBLM_M_CMUX CLBLM_R_X43Y35/CLBLM_BYP6 CLBLM_R_X43Y35/CLBLM_M_DX CLBLM_R_X43Y35/CLBLM_NE2A1 CLBLM_R_X43Y36/CLBLM_NW2A1 CLBLM_R_X43Y39/CLBLM_BYP0 CLBLM_R_X43Y39/CLBLM_L_AX INT_L_X42Y30/NE6A1 INT_L_X42Y30/WW2A0 INT_L_X42Y31/NE6B1 INT_L_X42Y32/NE6C1 INT_L_X42Y33/NE6D1 INT_L_X42Y34/NE6E1 INT_L_X42Y35/BYP_ALT7 INT_L_X42Y35/BYP_L7 INT_L_X42Y35/WL1END3 INT_L_X42Y36/NN2BEG0 INT_L_X42Y36/WL1END_N1_3 INT_L_X42Y37/BYP_ALT7 INT_L_X42Y37/BYP_L7 INT_L_X42Y37/NN2A0 INT_L_X42Y37/NN2END_S2_0 INT_L_X42Y38/BYP_ALT6 INT_L_X42Y38/BYP_ALT7 INT_L_X42Y38/BYP_BOUNCE6 INT_L_X42Y38/BYP_L7 INT_L_X42Y38/NL1BEG_N3 INT_L_X42Y38/NN2END0 INT_L_X42Y38/WL1BEG3 INT_L_X42Y39/BYP_BOUNCE_N3_6 INT_L_X42Y39/WL1BEG_N3 INT_L_X42Y39/WR1END1 INT_L_X44Y35/NE2END1 INT_L_X44Y35/NW2BEG1 INT_L_X44Y36/NW2A1 INT_R_X41Y30/NE6BEG1 INT_R_X41Y30/WW2END0 INT_R_X41Y38/BYP7 INT_R_X41Y38/BYP_ALT7 INT_R_X41Y38/WL1END3 INT_R_X41Y39/WL1END_N1_3 INT_R_X43Y30/LOGIC_OUTS22 INT_R_X43Y30/WW2BEG0 INT_R_X43Y34/NE2BEG1 INT_R_X43Y34/NE6END1 INT_R_X43Y34/NR1BEG1 INT_R_X43Y35/BYP6 INT_R_X43Y35/BYP_ALT6 INT_R_X43Y35/GFAN1 INT_R_X43Y35/NE2A1 INT_R_X43Y35/NR1END1 INT_R_X43Y35/WL1BEG3 INT_R_X43Y36/NN2BEG1 INT_R_X43Y36/NW2END1 INT_R_X43Y36/WL1BEG_N3 INT_R_X43Y37/NN2A1 INT_R_X43Y38/NL1BEG0 INT_R_X43Y38/NL1END_S3_0 INT_R_X43Y38/NN2END1 INT_R_X43Y39/BYP0 INT_R_X43Y39/BYP_ALT0 INT_R_X43Y39/NL1END0 INT_R_X43Y39/WR1BEG1 
pips: CLBLL_L_X42Y35/CLBLL_L.CLBLL_BYP7->CLBLL_L_DX CLBLL_L_X42Y37/CLBLL_L.CLBLL_BYP7->CLBLL_L_DX CLBLL_L_X42Y38/CLBLL_L.CLBLL_BYP7->CLBLL_L_DX CLBLM_R_X41Y38/CLBLM_R.CLBLM_BYP7->CLBLM_L_DX CLBLM_R_X43Y30/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 CLBLM_R_X43Y35/CLBLM_R.CLBLM_BYP6->CLBLM_M_DX CLBLM_R_X43Y39/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX INT_L_X42Y35/INT_L.BYP_ALT7->>BYP_L7 INT_L_X42Y35/INT_L.WL1END3->>BYP_ALT7 INT_L_X42Y36/INT_L.WL1END_N1_3->>NN2BEG0 INT_L_X42Y37/INT_L.BYP_ALT7->>BYP_L7 INT_L_X42Y37/INT_L.NN2END_S2_0->>BYP_ALT7 INT_L_X42Y38/INT_L.BYP_ALT6->>BYP_BOUNCE6 INT_L_X42Y38/INT_L.BYP_ALT7->>BYP_L7 INT_L_X42Y38/INT_L.BYP_BOUNCE6->>BYP_ALT7 INT_L_X42Y38/INT_L.NL1BEG_N3->>BYP_ALT6 INT_L_X42Y38/INT_L.NN2END0->>NL1BEG_N3 INT_L_X42Y39/INT_L.WR1END1->>WL1BEG_N3 INT_L_X44Y35/INT_L.NE2END1->>NW2BEG1 INT_R_X41Y30/INT_R.WW2END0->>NE6BEG1 INT_R_X41Y38/INT_R.BYP_ALT7->>BYP7 INT_R_X41Y38/INT_R.WL1END3->>BYP_ALT7 INT_R_X43Y30/INT_R.LOGIC_OUTS22->>WW2BEG0 INT_R_X43Y34/INT_R.NE6END1->>NE2BEG1 INT_R_X43Y34/INT_R.NE6END1->>NR1BEG1 INT_R_X43Y35/INT_R.BYP_ALT6->>BYP6 INT_R_X43Y35/INT_R.GFAN1->>BYP_ALT6 INT_R_X43Y35/INT_R.NR1END1->>GFAN1 INT_R_X43Y36/INT_R.NW2END1->>NN2BEG1 INT_R_X43Y36/INT_R.NW2END1->>WL1BEG_N3 INT_R_X43Y38/INT_R.NN2END1->>NL1BEG0 INT_R_X43Y39/INT_R.BYP_ALT0->>BYP0 INT_R_X43Y39/INT_R.NL1END0->>BYP_ALT0 INT_R_X43Y39/INT_R.NL1END0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

p_1_in[7] - 
wires: CLBLL_L_X40Y34/CLBLL_BYP0 CLBLL_L_X40Y34/CLBLL_LL_BMUX CLBLL_L_X40Y34/CLBLL_LOGIC_OUTS21 CLBLL_L_X40Y34/CLBLL_L_AX CLBLL_L_X40Y34/CLBLL_WR1END2 CLBLL_L_X40Y35/CLBLL_BYP2 CLBLL_L_X40Y35/CLBLL_L_CX CLBLL_L_X40Y35/CLBLL_NW2A3 CLBLL_L_X40Y36/CLBLL_NE2A3 CLBLM_R_X39Y34/CLBLM_BYP5 CLBLM_R_X39Y34/CLBLM_L_BX CLBLM_R_X39Y34/CLBLM_WR1END2 CLBLM_R_X39Y35/CLBLM_IMUX5 CLBLM_R_X39Y35/CLBLM_L_A6 CLBLM_R_X39Y35/CLBLM_NW2A3 CLBLM_R_X39Y36/CLBLM_NE2A3 CLBLM_R_X41Y36/CLBLM_BYP2 CLBLM_R_X41Y36/CLBLM_L_CX CLBLM_R_X41Y38/CLBLM_BYP2 CLBLM_R_X41Y38/CLBLM_L_CX INT_L_X40Y34/BYP_ALT0 INT_L_X40Y34/BYP_L0 INT_L_X40Y34/LOGIC_OUTS_L21 INT_L_X40Y34/NL1BEG2 INT_L_X40Y34/NW2BEG3 INT_L_X40Y34/WL1END0 INT_L_X40Y34/WR1BEG2 INT_L_X40Y35/BYP_ALT2 INT_L_X40Y35/BYP_L2 INT_L_X40Y35/EL1BEG1 INT_L_X40Y35/NL1END2 INT_L_X40Y35/NW2A3 INT_L_X40Y36/EL1BEG2 INT_L_X40Y36/NE2END3 INT_L_X40Y36/NR1BEG3 INT_L_X40Y37/NR1BEG3 INT_L_X40Y37/NR1END3 INT_L_X40Y38/EL1BEG2 INT_L_X40Y38/NR1END3 INT_R_X39Y34/BYP5 INT_R_X39Y34/BYP_ALT5 INT_R_X39Y34/WR1END2 INT_R_X39Y35/IMUX5 INT_R_X39Y35/NE2BEG3 INT_R_X39Y35/NW2END3 INT_R_X39Y36/NE2A3 INT_R_X41Y34/SL1END1 INT_R_X41Y34/WL1BEG0 INT_R_X41Y35/EL1END1 INT_R_X41Y35/SL1BEG1 INT_R_X41Y36/BYP2 INT_R_X41Y36/BYP_ALT2 INT_R_X41Y36/EL1END2 INT_R_X41Y38/BYP2 INT_R_X41Y38/BYP_ALT2 INT_R_X41Y38/EL1END2 VBRK_X99Y36/VBRK_WR1END2 VBRK_X99Y37/VBRK_NW2A3 VBRK_X99Y38/VBRK_NE2A3 
pips: CLBLL_L_X40Y34/CLBLL_L.CLBLL_BYP0->CLBLL_L_AX CLBLL_L_X40Y34/CLBLL_L.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 CLBLL_L_X40Y35/CLBLL_L.CLBLL_BYP2->CLBLL_L_CX CLBLM_R_X39Y34/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X41Y36/CLBLM_R.CLBLM_BYP2->CLBLM_L_CX CLBLM_R_X41Y38/CLBLM_R.CLBLM_BYP2->CLBLM_L_CX INT_L_X40Y34/INT_L.BYP_ALT0->>BYP_L0 INT_L_X40Y34/INT_L.LOGIC_OUTS_L21->>NL1BEG2 INT_L_X40Y34/INT_L.LOGIC_OUTS_L21->>NW2BEG3 INT_L_X40Y34/INT_L.WL1END0->>BYP_ALT0 INT_L_X40Y34/INT_L.WL1END0->>WR1BEG2 INT_L_X40Y35/INT_L.BYP_ALT2->>BYP_L2 INT_L_X40Y35/INT_L.NL1END2->>BYP_ALT2 INT_L_X40Y35/INT_L.NL1END2->>EL1BEG1 INT_L_X40Y36/INT_L.NE2END3->>EL1BEG2 INT_L_X40Y36/INT_L.NE2END3->>NR1BEG3 INT_L_X40Y37/INT_L.NR1END3->>NR1BEG3 INT_L_X40Y38/INT_L.NR1END3->>EL1BEG2 INT_R_X39Y34/INT_R.BYP_ALT5->>BYP5 INT_R_X39Y34/INT_R.WR1END2->>BYP_ALT5 INT_R_X39Y35/INT_R.NW2END3->>IMUX5 INT_R_X39Y35/INT_R.NW2END3->>NE2BEG3 INT_R_X41Y34/INT_R.SL1END1->>WL1BEG0 INT_R_X41Y35/INT_R.EL1END1->>SL1BEG1 INT_R_X41Y36/INT_R.BYP_ALT2->>BYP2 INT_R_X41Y36/INT_R.EL1END2->>BYP_ALT2 INT_R_X41Y38/INT_R.BYP_ALT2->>BYP2 INT_R_X41Y38/INT_R.EL1END2->>BYP_ALT2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

p_1_in[8] - 
wires: BRAM_INT_INTERFACE_L_X44Y29/INT_INTERFACE_EE2BEG0 BRAM_L_X44Y25/BRAM_EE2BEG0_4 CLBLL_L_X42Y27/CLBLL_BYP1 CLBLL_L_X42Y27/CLBLL_LL_AX CLBLL_L_X42Y29/CLBLL_BYP2 CLBLL_L_X42Y29/CLBLL_IMUX4 CLBLL_L_X42Y29/CLBLL_LL_A6 CLBLL_L_X42Y29/CLBLL_L_CX CLBLL_L_X42Y31/CLBLL_LOGIC_OUTS8 CLBLL_L_X42Y31/CLBLL_L_A CLBLL_R_X45Y30/CLBLL_BYP0 CLBLL_R_X45Y30/CLBLL_L_AX CLBLM_R_X43Y28/CLBLM_BYP0 CLBLM_R_X43Y28/CLBLM_L_AX CLBLM_R_X43Y29/CLBLM_EE2BEG0 CLBLM_R_X43Y30/CLBLM_BYP4 CLBLM_R_X43Y30/CLBLM_M_BX INT_L_X42Y27/BYP_ALT1 INT_L_X42Y27/BYP_L1 INT_L_X42Y27/SR1BEG_S0 INT_L_X42Y27/WL1END3 INT_L_X42Y28/WL1END_N1_3 INT_L_X42Y29/BYP_ALT2 INT_L_X42Y29/BYP_L2 INT_L_X42Y29/IMUX_L4 INT_L_X42Y29/SE2A0 INT_L_X42Y29/SR1END1 INT_L_X42Y30/ER1BEG1 INT_L_X42Y30/SE2BEG0 INT_L_X42Y30/SL1END0 INT_L_X42Y30/SR1BEG1 INT_L_X42Y31/LOGIC_OUTS_L8 INT_L_X42Y31/SL1BEG0 INT_L_X44Y29/EE2A0 INT_R_X43Y27/WL1BEG3 INT_R_X43Y28/BYP0 INT_R_X43Y28/BYP_ALT0 INT_R_X43Y28/SL1END0 INT_R_X43Y28/WL1BEG_N3 INT_R_X43Y29/EE2BEG0 INT_R_X43Y29/SE2END0 INT_R_X43Y29/SL1BEG0 INT_R_X43Y30/BYP4 INT_R_X43Y30/BYP_ALT4 INT_R_X43Y30/ER1END1 INT_R_X45Y29/EE2END0 INT_R_X45Y29/NR1BEG0 INT_R_X45Y30/BYP0 INT_R_X45Y30/BYP_ALT0 INT_R_X45Y30/NR1END0 
pips: CLBLL_L_X42Y27/CLBLL_L.CLBLL_BYP1->CLBLL_LL_AX CLBLL_L_X42Y29/CLBLL_L.CLBLL_BYP2->CLBLL_L_CX CLBLL_L_X42Y29/CLBLL_L.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_L_X42Y31/CLBLL_L.CLBLL_L_A->CLBLL_LOGIC_OUTS8 CLBLL_R_X45Y30/CLBLL_R.CLBLL_BYP0->CLBLL_L_AX CLBLM_R_X43Y28/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X43Y30/CLBLM_R.CLBLM_BYP4->CLBLM_M_BX INT_L_X42Y27/INT_L.BYP_ALT1->>BYP_L1 INT_L_X42Y27/INT_L.SR1BEG_S0->>BYP_ALT1 INT_L_X42Y27/INT_L.WL1END3->>SR1BEG_S0 INT_L_X42Y29/INT_L.BYP_ALT2->>BYP_L2 INT_L_X42Y29/INT_L.SR1END1->>BYP_ALT2 INT_L_X42Y29/INT_L.SR1END1->>IMUX_L4 INT_L_X42Y30/INT_L.SL1END0->>ER1BEG1 INT_L_X42Y30/INT_L.SL1END0->>SE2BEG0 INT_L_X42Y30/INT_L.SL1END0->>SR1BEG1 INT_L_X42Y31/INT_L.LOGIC_OUTS_L8->>SL1BEG0 INT_R_X43Y28/INT_R.BYP_ALT0->>BYP0 INT_R_X43Y28/INT_R.SL1END0->>BYP_ALT0 INT_R_X43Y28/INT_R.SL1END0->>WL1BEG_N3 INT_R_X43Y29/INT_R.SE2END0->>EE2BEG0 INT_R_X43Y29/INT_R.SE2END0->>SL1BEG0 INT_R_X43Y30/INT_R.BYP_ALT4->>BYP4 INT_R_X43Y30/INT_R.ER1END1->>BYP_ALT4 INT_R_X45Y29/INT_R.EE2END0->>NR1BEG0 INT_R_X45Y30/INT_R.BYP_ALT0->>BYP0 INT_R_X45Y30/INT_R.NR1END0->>BYP_ALT0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

p_1_in[9] - 
wires: CLBLL_L_X42Y27/CLBLL_BYP4 CLBLL_L_X42Y27/CLBLL_LL_BX CLBLL_L_X42Y28/CLBLL_NW2A2 CLBLL_L_X42Y29/CLBLL_BYP7 CLBLL_L_X42Y29/CLBLL_IMUX12 CLBLL_L_X42Y29/CLBLL_LL_B6 CLBLL_L_X42Y29/CLBLL_L_DX CLBLL_L_X42Y29/CLBLL_NE2A2 CLBLL_L_X42Y30/CLBLL_LOGIC_OUTS19 CLBLL_L_X42Y30/CLBLL_L_DMUX CLBLM_R_X41Y28/CLBLM_NW2A2 CLBLM_R_X41Y29/CLBLM_NE2A2 CLBLM_R_X43Y28/CLBLM_BYP5 CLBLM_R_X43Y28/CLBLM_L_BX CLBLM_R_X43Y29/CLBLM_BYP5 CLBLM_R_X43Y29/CLBLM_L_BX CLBLM_R_X43Y30/CLBLM_BYP3 CLBLM_R_X43Y30/CLBLM_M_CX INT_L_X42Y27/BYP_ALT4 INT_L_X42Y27/BYP_L4 INT_L_X42Y27/NW2BEG2 INT_L_X42Y27/SW2END1 INT_L_X42Y28/NR1BEG1 INT_L_X42Y28/NW2A2 INT_L_X42Y28/SS2END1 INT_L_X42Y29/BYP_ALT7 INT_L_X42Y29/BYP_L7 INT_L_X42Y29/GFAN1 INT_L_X42Y29/IMUX_L12 INT_L_X42Y29/NE2END2 INT_L_X42Y29/NR1END1 INT_L_X42Y29/SE2A1 INT_L_X42Y29/SS2A1 INT_L_X42Y30/LOGIC_OUTS_L19 INT_L_X42Y30/SE2BEG1 INT_L_X42Y30/SS2BEG1 INT_R_X41Y28/NE2BEG2 INT_R_X41Y28/NW2END2 INT_R_X41Y29/NE2A2 INT_R_X43Y27/SW2A1 INT_R_X43Y28/BYP5 INT_R_X43Y28/BYP_ALT5 INT_R_X43Y28/SL1END1 INT_R_X43Y28/SW2BEG1 INT_R_X43Y29/BYP5 INT_R_X43Y29/BYP_ALT5 INT_R_X43Y29/NR1BEG1 INT_R_X43Y29/SE2END1 INT_R_X43Y29/SL1BEG1 INT_R_X43Y30/BYP3 INT_R_X43Y30/BYP_ALT3 INT_R_X43Y30/GFAN1 INT_R_X43Y30/NR1END1 
pips: CLBLL_L_X42Y27/CLBLL_L.CLBLL_BYP4->CLBLL_LL_BX CLBLL_L_X42Y29/CLBLL_L.CLBLL_BYP7->CLBLL_L_DX CLBLL_L_X42Y29/CLBLL_L.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_L_X42Y30/CLBLL_L.CLBLL_L_DMUX->CLBLL_LOGIC_OUTS19 CLBLM_R_X43Y28/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX CLBLM_R_X43Y29/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX CLBLM_R_X43Y30/CLBLM_R.CLBLM_BYP3->CLBLM_M_CX INT_L_X42Y27/INT_L.BYP_ALT4->>BYP_L4 INT_L_X42Y27/INT_L.SW2END1->>BYP_ALT4 INT_L_X42Y27/INT_L.SW2END1->>NW2BEG2 INT_L_X42Y28/INT_L.SS2END1->>NR1BEG1 INT_L_X42Y29/INT_L.BYP_ALT7->>BYP_L7 INT_L_X42Y29/INT_L.GFAN1->>BYP_ALT7 INT_L_X42Y29/INT_L.NE2END2->>IMUX_L12 INT_L_X42Y29/INT_L.NR1END1->>GFAN1 INT_L_X42Y30/INT_L.LOGIC_OUTS_L19->>SE2BEG1 INT_L_X42Y30/INT_L.LOGIC_OUTS_L19->>SS2BEG1 INT_R_X41Y28/INT_R.NW2END2->>NE2BEG2 INT_R_X43Y28/INT_R.BYP_ALT5->>BYP5 INT_R_X43Y28/INT_R.SL1END1->>BYP_ALT5 INT_R_X43Y28/INT_R.SL1END1->>SW2BEG1 INT_R_X43Y29/INT_R.BYP_ALT5->>BYP5 INT_R_X43Y29/INT_R.SE2END1->>BYP_ALT5 INT_R_X43Y29/INT_R.SE2END1->>NR1BEG1 INT_R_X43Y29/INT_R.SE2END1->>SL1BEG1 INT_R_X43Y30/INT_R.BYP_ALT3->>BYP3 INT_R_X43Y30/INT_R.GFAN1->>BYP_ALT3 INT_R_X43Y30/INT_R.NR1END1->>GFAN1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

register_block.DMA_dev0_Tm[7]_i_1_n_0 - 
wires: CLBLL_L_X40Y27/CLBLL_FAN6 CLBLL_L_X40Y27/CLBLL_L_CE CLBLL_L_X40Y30/CLBLL_NW2A2 CLBLL_L_X40Y40/CLBLL_NW2A2 CLBLL_L_X42Y27/CLBLL_FAN6 CLBLL_L_X42Y27/CLBLL_FAN7 CLBLL_L_X42Y27/CLBLL_LL_CE CLBLL_L_X42Y27/CLBLL_L_CE CLBLL_L_X42Y27/CLBLL_SE2A2 CLBLL_L_X42Y28/CLBLL_SW2A2 CLBLL_L_X42Y35/CLBLL_LOGIC_OUTS16 CLBLL_L_X42Y35/CLBLL_L_A CLBLL_L_X42Y35/CLBLL_L_AMUX CLBLL_L_X42Y35/CLBLL_NW4A2 CLBLL_L_X42Y36/CLBLL_NW2A2 CLBLL_L_X42Y38/CLBLL_FAN6 CLBLL_L_X42Y38/CLBLL_L_CE CLBLL_L_X42Y40/CLBLL_EL1BEG1 CLBLM_R_X39Y30/CLBLM_FAN7 CLBLM_R_X39Y30/CLBLM_M_CE CLBLM_R_X39Y30/CLBLM_NW2A2 CLBLM_R_X39Y40/CLBLM_FAN6 CLBLM_R_X39Y40/CLBLM_L_CE CLBLM_R_X39Y40/CLBLM_NW2A2 CLBLM_R_X41Y27/CLBLM_SE2A2 CLBLM_R_X41Y28/CLBLM_SW2A2 CLBLM_R_X41Y35/CLBLM_NW4A2 CLBLM_R_X41Y36/CLBLM_FAN6 CLBLM_R_X41Y36/CLBLM_L_CE CLBLM_R_X41Y36/CLBLM_NW2A2 CLBLM_R_X41Y40/CLBLM_EL1BEG1 INT_L_X40Y27/FAN_ALT6 INT_L_X40Y27/FAN_L6 INT_L_X40Y27/NN2BEG2 INT_L_X40Y27/WL1END1 INT_L_X40Y28/NN2A2 INT_L_X40Y29/NN2END2 INT_L_X40Y29/NW2BEG2 INT_L_X40Y30/NW2A2 INT_L_X40Y39/NE2BEG2 INT_L_X40Y39/NW2BEG2 INT_L_X40Y39/NW6END2 INT_L_X40Y40/NE2A2 INT_L_X40Y40/NW2A2 INT_L_X42Y27/FAN_ALT6 INT_L_X42Y27/FAN_ALT7 INT_L_X42Y27/FAN_BOUNCE7 INT_L_X42Y27/FAN_L6 INT_L_X42Y27/FAN_L7 INT_L_X42Y27/SE2END2 INT_L_X42Y28/SW2A2 INT_L_X42Y29/SS6END2 INT_L_X42Y29/SW2BEG2 INT_L_X42Y30/SS6E2 INT_L_X42Y31/SS6D2 INT_L_X42Y32/SS6C2 INT_L_X42Y33/SS6B2 INT_L_X42Y34/SS6A2 INT_L_X42Y35/LOGIC_OUTS_L16 INT_L_X42Y35/NW2BEG2 INT_L_X42Y35/NW6BEG2 INT_L_X42Y35/SS6BEG2 INT_L_X42Y36/NW2A2 INT_L_X42Y38/FAN_ALT6 INT_L_X42Y38/FAN_L6 INT_L_X42Y38/SS2END1 INT_L_X42Y39/SS2A1 INT_L_X42Y40/EL1END1 INT_L_X42Y40/SS2BEG1 INT_R_X39Y30/FAN7 INT_R_X39Y30/FAN_ALT7 INT_R_X39Y30/NW2END2 INT_R_X39Y40/FAN6 INT_R_X39Y40/FAN_ALT6 INT_R_X39Y40/NW2END2 INT_R_X41Y27/SE2A2 INT_R_X41Y27/SL1END2 INT_R_X41Y27/WL1BEG1 INT_R_X41Y28/SE2BEG2 INT_R_X41Y28/SL1BEG2 INT_R_X41Y28/SW2END2 INT_R_X41Y35/NW6A2 INT_R_X41Y36/FAN6 INT_R_X41Y36/FAN_ALT6 INT_R_X41Y36/NW2END2 INT_R_X41Y36/NW6B2 INT_R_X41Y37/NW6C2 INT_R_X41Y38/NW6D2 INT_R_X41Y39/NW6E2 INT_R_X41Y40/EL1BEG1 INT_R_X41Y40/NE2END2 VBRK_X99Y32/VBRK_NW2A2 VBRK_X99Y42/VBRK_NW2A2 
pips: CLBLL_L_X40Y27/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLL_L_X42Y27/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLL_L_X42Y27/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE CLBLL_L_X42Y35/CLBLL_L.CLBLL_L_A->>CLBLL_L_AMUX CLBLL_L_X42Y35/CLBLL_L.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 CLBLL_L_X42Y38/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLM_R_X39Y30/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X39Y40/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X41Y36/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE INT_L_X40Y27/INT_L.FAN_ALT6->>FAN_L6 INT_L_X40Y27/INT_L.WL1END1->>FAN_ALT6 INT_L_X40Y27/INT_L.WL1END1->>NN2BEG2 INT_L_X40Y29/INT_L.NN2END2->>NW2BEG2 INT_L_X40Y39/INT_L.NW6END2->>NE2BEG2 INT_L_X40Y39/INT_L.NW6END2->>NW2BEG2 INT_L_X42Y27/INT_L.FAN_ALT6->>FAN_L6 INT_L_X42Y27/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X42Y27/INT_L.FAN_ALT7->>FAN_L7 INT_L_X42Y27/INT_L.FAN_BOUNCE7->>FAN_ALT6 INT_L_X42Y27/INT_L.SE2END2->>FAN_ALT7 INT_L_X42Y29/INT_L.SS6END2->>SW2BEG2 INT_L_X42Y35/INT_L.LOGIC_OUTS_L16->>NW2BEG2 INT_L_X42Y35/INT_L.LOGIC_OUTS_L16->>NW6BEG2 INT_L_X42Y35/INT_L.LOGIC_OUTS_L16->>SS6BEG2 INT_L_X42Y38/INT_L.FAN_ALT6->>FAN_L6 INT_L_X42Y38/INT_L.SS2END1->>FAN_ALT6 INT_L_X42Y40/INT_L.EL1END1->>SS2BEG1 INT_R_X39Y30/INT_R.FAN_ALT7->>FAN7 INT_R_X39Y30/INT_R.NW2END2->>FAN_ALT7 INT_R_X39Y40/INT_R.FAN_ALT6->>FAN6 INT_R_X39Y40/INT_R.NW2END2->>FAN_ALT6 INT_R_X41Y27/INT_R.SL1END2->>WL1BEG1 INT_R_X41Y28/INT_R.SW2END2->>SE2BEG2 INT_R_X41Y28/INT_R.SW2END2->>SL1BEG2 INT_R_X41Y36/INT_R.FAN_ALT6->>FAN6 INT_R_X41Y36/INT_R.NW2END2->>FAN_ALT6 INT_R_X41Y40/INT_R.NE2END2->>EL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 25, 

register_block.DMA_dev1_Tm[7]_i_1_n_0 - 
wires: BRAM_INT_INTERFACE_L_X38Y30/INT_INTERFACE_NW2A2 BRAM_INT_INTERFACE_L_X38Y31/INT_INTERFACE_WR1END3 BRAM_L_X38Y30/BRAM_NW2A2_0 BRAM_L_X38Y30/BRAM_WR1END3_1 CLBLL_L_X40Y29/CLBLL_WW4C2 CLBLL_L_X40Y36/CLBLL_FAN6 CLBLL_L_X40Y36/CLBLL_L_CE CLBLL_L_X40Y39/CLBLL_NW2A2 CLBLL_L_X42Y29/CLBLL_FAN7 CLBLL_L_X42Y29/CLBLL_LL_CE CLBLL_L_X42Y29/CLBLL_WW4A2 CLBLL_L_X42Y36/CLBLL_FAN6 CLBLL_L_X42Y36/CLBLL_L_CE CLBLL_L_X42Y36/CLBLL_WW2A1 CLBLL_L_X42Y37/CLBLL_LOGIC_OUTS17 CLBLL_L_X42Y37/CLBLL_LOGIC_OUTS9 CLBLL_L_X42Y37/CLBLL_L_B CLBLL_L_X42Y37/CLBLL_L_BMUX CLBLL_L_X42Y37/CLBLL_WL1END2 CLBLM_R_X37Y30/CLBLM_FAN6 CLBLM_R_X37Y30/CLBLM_L_CE CLBLM_R_X37Y30/CLBLM_NW2A2 CLBLM_R_X37Y31/CLBLM_WR1END3 CLBLM_R_X37Y32/CLBLM_FAN6 CLBLM_R_X37Y32/CLBLM_L_CE CLBLM_R_X39Y27/CLBLM_FAN6 CLBLM_R_X39Y27/CLBLM_L_CE CLBLM_R_X39Y29/CLBLM_WW4C2 CLBLM_R_X39Y39/CLBLM_FAN6 CLBLM_R_X39Y39/CLBLM_L_CE CLBLM_R_X39Y39/CLBLM_NW2A2 CLBLM_R_X41Y29/CLBLM_WW4A2 CLBLM_R_X41Y36/CLBLM_WW2A1 CLBLM_R_X41Y37/CLBLM_WL1END2 CLBLM_R_X41Y38/CLBLM_FAN6 CLBLM_R_X41Y38/CLBLM_L_CE INT_L_X38Y26/SE2A1 INT_L_X38Y27/SE2BEG1 INT_L_X38Y27/SS2END1 INT_L_X38Y28/SS2A1 INT_L_X38Y29/NN2BEG2 INT_L_X38Y29/NW2BEG2 INT_L_X38Y29/SS2BEG1 INT_L_X38Y29/WW4END2 INT_L_X38Y30/NN2A2 INT_L_X38Y30/NW2A2 INT_L_X38Y31/NN2END2 INT_L_X38Y31/WR1BEG3 INT_L_X40Y29/WW4B2 INT_L_X40Y36/FAN_ALT6 INT_L_X40Y36/FAN_L6 INT_L_X40Y36/NN2BEG2 INT_L_X40Y36/WW2END1 INT_L_X40Y37/NN2A2 INT_L_X40Y38/NN2END2 INT_L_X40Y38/NW2BEG2 INT_L_X40Y39/NW2A2 INT_L_X42Y29/FAN_ALT7 INT_L_X42Y29/FAN_L7 INT_L_X42Y29/SS2END1 INT_L_X42Y29/WW4BEG2 INT_L_X42Y30/SS2A1 INT_L_X42Y31/SS2BEG1 INT_L_X42Y31/SS6END1 INT_L_X42Y32/SS6E1 INT_L_X42Y33/SS6D1 INT_L_X42Y34/SS6C1 INT_L_X42Y35/SS6B1 INT_L_X42Y36/FAN_ALT6 INT_L_X42Y36/FAN_L6 INT_L_X42Y36/SR1END1 INT_L_X42Y36/SS6A1 INT_L_X42Y36/WW2BEG1 INT_L_X42Y37/LOGIC_OUTS_L17 INT_L_X42Y37/LOGIC_OUTS_L9 INT_L_X42Y37/SR1BEG1 INT_L_X42Y37/SR1BEG_S0 INT_L_X42Y37/SS6BEG1 INT_L_X42Y37/WL1BEG2 INT_R_X37Y30/FAN6 INT_R_X37Y30/FAN_ALT6 INT_R_X37Y30/NW2END2 INT_R_X37Y31/NL1BEG2 INT_R_X37Y31/WR1END3 INT_R_X37Y32/FAN6 INT_R_X37Y32/FAN_ALT6 INT_R_X37Y32/NL1END2 INT_R_X39Y26/NR1BEG1 INT_R_X39Y26/SE2END1 INT_R_X39Y27/FAN6 INT_R_X39Y27/FAN_ALT6 INT_R_X39Y27/NR1END1 INT_R_X39Y29/WW4C2 INT_R_X39Y39/FAN6 INT_R_X39Y39/FAN_ALT6 INT_R_X39Y39/NW2END2 INT_R_X41Y29/WW4A2 INT_R_X41Y36/WW2A1 INT_R_X41Y37/NL1BEG2 INT_R_X41Y37/WL1END2 INT_R_X41Y38/FAN6 INT_R_X41Y38/FAN_ALT6 INT_R_X41Y38/NL1END2 VBRK_X99Y31/VBRK_WW4C2 VBRK_X99Y41/VBRK_NW2A2 
pips: CLBLL_L_X40Y36/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLL_L_X42Y29/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE CLBLL_L_X42Y36/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLL_L_X42Y37/CLBLL_L.CLBLL_L_B->>CLBLL_L_BMUX CLBLL_L_X42Y37/CLBLL_L.CLBLL_L_B->CLBLL_LOGIC_OUTS9 CLBLL_L_X42Y37/CLBLL_L.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 CLBLM_R_X37Y30/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X37Y32/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X39Y27/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X39Y39/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X41Y38/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE INT_L_X38Y27/INT_L.SS2END1->>SE2BEG1 INT_L_X38Y29/INT_L.WW4END2->>NN2BEG2 INT_L_X38Y29/INT_L.WW4END2->>NW2BEG2 INT_L_X38Y29/INT_L.WW4END2->>SS2BEG1 INT_L_X38Y31/INT_L.NN2END2->>WR1BEG3 INT_L_X40Y36/INT_L.FAN_ALT6->>FAN_L6 INT_L_X40Y36/INT_L.WW2END1->>FAN_ALT6 INT_L_X40Y36/INT_L.WW2END1->>NN2BEG2 INT_L_X40Y38/INT_L.NN2END2->>NW2BEG2 INT_L_X42Y29/INT_L.FAN_ALT7->>FAN_L7 INT_L_X42Y29/INT_L.SS2END1->>FAN_ALT7 INT_L_X42Y29/INT_L.SS2END1->>WW4BEG2 INT_L_X42Y31/INT_L.SS6END1->>SS2BEG1 INT_L_X42Y36/INT_L.FAN_ALT6->>FAN_L6 INT_L_X42Y36/INT_L.SR1END1->>FAN_ALT6 INT_L_X42Y36/INT_L.SR1END1->>WW2BEG1 INT_L_X42Y37/INT_L.LOGIC_OUTS_L17->>SR1BEG_S0 INT_L_X42Y37/INT_L.LOGIC_OUTS_L17->>WL1BEG2 INT_L_X42Y37/INT_L.LOGIC_OUTS_L9->>SS6BEG1 INT_L_X42Y37/INT_L.SR1BEG_S0->>SR1BEG1 INT_R_X37Y30/INT_R.FAN_ALT6->>FAN6 INT_R_X37Y30/INT_R.NW2END2->>FAN_ALT6 INT_R_X37Y31/INT_R.WR1END3->>NL1BEG2 INT_R_X37Y32/INT_R.FAN_ALT6->>FAN6 INT_R_X37Y32/INT_R.NL1END2->>FAN_ALT6 INT_R_X39Y26/INT_R.SE2END1->>NR1BEG1 INT_R_X39Y27/INT_R.FAN_ALT6->>FAN6 INT_R_X39Y27/INT_R.NR1END1->>FAN_ALT6 INT_R_X39Y39/INT_R.FAN_ALT6->>FAN6 INT_R_X39Y39/INT_R.NW2END2->>FAN_ALT6 INT_R_X41Y37/INT_R.WL1END2->>NL1BEG2 INT_R_X41Y38/INT_R.FAN_ALT6->>FAN6 INT_R_X41Y38/INT_R.NL1END2->>FAN_ALT6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 25, 

PIO_dport1_T1[0] - 
wires: CLBLL_L_X40Y38/CLBLL_LOGIC_OUTS8 CLBLL_L_X40Y38/CLBLL_L_A CLBLL_L_X42Y35/CLBLL_BYP0 CLBLL_L_X42Y35/CLBLL_L_AX CLBLL_L_X42Y37/CLBLL_BYP0 CLBLL_L_X42Y37/CLBLL_L_AX CLBLL_L_X42Y38/CLBLL_BYP5 CLBLL_L_X42Y38/CLBLL_EL1BEG0 CLBLL_L_X42Y38/CLBLL_L_BX CLBLL_L_X42Y39/CLBLL_NE2A1 CLBLM_R_X41Y38/CLBLM_BYP5 CLBLM_R_X41Y38/CLBLM_EL1BEG0 CLBLM_R_X41Y38/CLBLM_L_BX CLBLM_R_X41Y39/CLBLM_NE2A1 INT_L_X40Y38/ER1BEG1 INT_L_X40Y38/LOGIC_OUTS_L8 INT_L_X42Y35/BYP_ALT0 INT_L_X42Y35/BYP_L0 INT_L_X42Y35/SS2END0 INT_L_X42Y36/SS2A0 INT_L_X42Y37/BYP_ALT0 INT_L_X42Y37/BYP_L0 INT_L_X42Y37/EL1END_S3_0 INT_L_X42Y37/SL1END0 INT_L_X42Y37/SS2BEG0 INT_L_X42Y38/BYP_ALT5 INT_L_X42Y38/BYP_L5 INT_L_X42Y38/EL1END0 INT_L_X42Y38/SL1BEG0 INT_L_X42Y38/SL1END1 INT_L_X42Y39/NE2END1 INT_L_X42Y39/SL1BEG1 INT_R_X41Y38/BYP5 INT_R_X41Y38/BYP_ALT5 INT_R_X41Y38/EL1BEG0 INT_R_X41Y38/ER1END1 INT_R_X41Y38/NE2BEG1 INT_R_X41Y39/NE2A1 
pips: CLBLL_L_X40Y38/CLBLL_L.CLBLL_L_A->CLBLL_LOGIC_OUTS8 CLBLL_L_X42Y35/CLBLL_L.CLBLL_BYP0->CLBLL_L_AX CLBLL_L_X42Y37/CLBLL_L.CLBLL_BYP0->CLBLL_L_AX CLBLL_L_X42Y38/CLBLL_L.CLBLL_BYP5->CLBLL_L_BX CLBLM_R_X41Y38/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX INT_L_X40Y38/INT_L.LOGIC_OUTS_L8->>ER1BEG1 INT_L_X42Y35/INT_L.BYP_ALT0->>BYP_L0 INT_L_X42Y35/INT_L.SS2END0->>BYP_ALT0 INT_L_X42Y37/INT_L.BYP_ALT0->>BYP_L0 INT_L_X42Y37/INT_L.SL1END0->>BYP_ALT0 INT_L_X42Y37/INT_L.SL1END0->>SS2BEG0 INT_L_X42Y38/INT_L.BYP_ALT5->>BYP_L5 INT_L_X42Y38/INT_L.EL1END0->>SL1BEG0 INT_L_X42Y38/INT_L.SL1END1->>BYP_ALT5 INT_L_X42Y39/INT_L.NE2END1->>SL1BEG1 INT_R_X41Y38/INT_R.BYP_ALT5->>BYP5 INT_R_X41Y38/INT_R.ER1END1->>BYP_ALT5 INT_R_X41Y38/INT_R.ER1END1->>EL1BEG0 INT_R_X41Y38/INT_R.ER1END1->>NE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

PIO_dport1_T1[1] - 
wires: CLBLM_R_X37Y33/CLBLM_LOGIC_OUTS23 CLBLM_R_X37Y33/CLBLM_M_DMUX CLBLM_R_X37Y36/CLBLM_IMUX4 CLBLM_R_X37Y36/CLBLM_IMUX5 CLBLM_R_X37Y36/CLBLM_L_A6 CLBLM_R_X37Y36/CLBLM_M_A6 CLBLM_R_X37Y37/CLBLM_BYP5 CLBLM_R_X37Y37/CLBLM_L_BX INT_R_X37Y33/LOGIC_OUTS23 INT_R_X37Y33/NN2BEG1 INT_R_X37Y34/NN2A1 INT_R_X37Y35/NN2END1 INT_R_X37Y35/NR1BEG1 INT_R_X37Y36/GFAN1 INT_R_X37Y36/IMUX4 INT_R_X37Y36/IMUX5 INT_R_X37Y36/NR1BEG1 INT_R_X37Y36/NR1END1 INT_R_X37Y37/BYP5 INT_R_X37Y37/BYP_ALT5 INT_R_X37Y37/NR1END1 
pips: CLBLM_R_X37Y33/CLBLM_R.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 CLBLM_R_X37Y36/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X37Y36/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X37Y37/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX INT_R_X37Y33/INT_R.LOGIC_OUTS23->>NN2BEG1 INT_R_X37Y35/INT_R.NN2END1->>NR1BEG1 INT_R_X37Y36/INT_R.GFAN1->>IMUX4 INT_R_X37Y36/INT_R.GFAN1->>IMUX5 INT_R_X37Y36/INT_R.NR1END1->>GFAN1 INT_R_X37Y36/INT_R.NR1END1->>NR1BEG1 INT_R_X37Y37/INT_R.BYP_ALT5->>BYP5 INT_R_X37Y37/INT_R.NR1END1->>BYP_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

PIO_dport1_T1[2] - 
wires: CLBLL_L_X40Y34/CLBLL_BYP1 CLBLL_L_X40Y34/CLBLL_LL_AX CLBLL_L_X40Y34/CLBLL_WW2A0 CLBLL_L_X40Y35/CLBLL_BYP5 CLBLL_L_X40Y35/CLBLL_L_BX CLBLL_L_X42Y35/CLBLL_WL1END0 CLBLM_R_X39Y34/CLBLM_BYP0 CLBLM_R_X39Y34/CLBLM_L_AX CLBLM_R_X39Y34/CLBLM_WW2A0 CLBLM_R_X41Y35/CLBLM_WL1END0 CLBLM_R_X43Y33/CLBLM_LOGIC_OUTS14 CLBLM_R_X43Y33/CLBLM_M_C INT_L_X38Y34/ER1BEG1 INT_L_X38Y34/WW2END0 INT_L_X40Y34/BYP_ALT1 INT_L_X40Y34/BYP_L1 INT_L_X40Y34/SW2END0 INT_L_X40Y34/WW2BEG0 INT_L_X40Y35/BYP_ALT5 INT_L_X40Y35/BYP_L5 INT_L_X40Y35/WR1END2 INT_L_X42Y35/NW2END2 INT_L_X42Y35/WL1BEG0 INT_R_X39Y34/BYP0 INT_R_X39Y34/BYP_ALT0 INT_R_X39Y34/ER1END1 INT_R_X39Y34/FAN_ALT7 INT_R_X39Y34/FAN_BOUNCE7 INT_R_X39Y34/WW2A0 INT_R_X41Y34/SW2A0 INT_R_X41Y35/SW2BEG0 INT_R_X41Y35/WL1END0 INT_R_X41Y35/WR1BEG2 INT_R_X43Y33/LOGIC_OUTS14 INT_R_X43Y33/NR1BEG2 INT_R_X43Y34/NR1END2 INT_R_X43Y34/NW2BEG2 INT_R_X43Y35/NW2A2 VBRK_X99Y36/VBRK_WW2A0 
pips: CLBLL_L_X40Y34/CLBLL_L.CLBLL_BYP1->CLBLL_LL_AX CLBLL_L_X40Y35/CLBLL_L.CLBLL_BYP5->CLBLL_L_BX CLBLM_R_X39Y34/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X43Y33/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X38Y34/INT_L.WW2END0->>ER1BEG1 INT_L_X40Y34/INT_L.BYP_ALT1->>BYP_L1 INT_L_X40Y34/INT_L.SW2END0->>BYP_ALT1 INT_L_X40Y34/INT_L.SW2END0->>WW2BEG0 INT_L_X40Y35/INT_L.BYP_ALT5->>BYP_L5 INT_L_X40Y35/INT_L.WR1END2->>BYP_ALT5 INT_L_X42Y35/INT_L.NW2END2->>WL1BEG0 INT_R_X39Y34/INT_R.BYP_ALT0->>BYP0 INT_R_X39Y34/INT_R.ER1END1->>FAN_ALT7 INT_R_X39Y34/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X39Y34/INT_R.FAN_BOUNCE7->>BYP_ALT0 INT_R_X41Y35/INT_R.WL1END0->>SW2BEG0 INT_R_X41Y35/INT_R.WL1END0->>WR1BEG2 INT_R_X43Y33/INT_R.LOGIC_OUTS14->>NR1BEG2 INT_R_X43Y34/INT_R.NR1END2->>NW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

register_block.PIO_cmdport_T1[7]_i_1_n_0 - 
wires: BRAM_INT_INTERFACE_L_X38Y28/INT_INTERFACE_WW2END1 BRAM_INT_INTERFACE_L_X38Y32/INT_INTERFACE_WW2END1 BRAM_INT_INTERFACE_L_X38Y36/INT_INTERFACE_WR1END2 BRAM_L_X38Y25/BRAM_WW2END1_3 BRAM_L_X38Y30/BRAM_WW2END1_2 BRAM_L_X38Y35/BRAM_WR1END2_1 CLBLL_L_X40Y27/CLBLL_FAN7 CLBLL_L_X40Y27/CLBLL_LL_CE CLBLL_L_X40Y28/CLBLL_WW2END1 CLBLL_L_X40Y32/CLBLL_NW4END2 CLBLL_L_X40Y34/CLBLL_WR1END1 CLBLL_L_X42Y28/CLBLL_SW2A1 CLBLL_L_X42Y33/CLBLL_WW2A3 CLBLL_L_X42Y35/CLBLL_FAN6 CLBLL_L_X42Y35/CLBLL_LOGIC_OUTS17 CLBLL_L_X42Y35/CLBLL_LOGIC_OUTS9 CLBLL_L_X42Y35/CLBLL_L_B CLBLL_L_X42Y35/CLBLL_L_BMUX CLBLL_L_X42Y35/CLBLL_L_CE CLBLM_R_X37Y28/CLBLM_FAN6 CLBLM_R_X37Y28/CLBLM_L_CE CLBLM_R_X37Y28/CLBLM_WW2END1 CLBLM_R_X37Y32/CLBLM_FAN7 CLBLM_R_X37Y32/CLBLM_M_CE CLBLM_R_X37Y32/CLBLM_WW2END1 CLBLM_R_X37Y36/CLBLM_FAN7 CLBLM_R_X37Y36/CLBLM_M_CE CLBLM_R_X37Y36/CLBLM_WR1END2 CLBLM_R_X39Y28/CLBLM_WW2END1 CLBLM_R_X39Y32/CLBLM_NW4END2 CLBLM_R_X39Y34/CLBLM_FAN6 CLBLM_R_X39Y34/CLBLM_L_CE CLBLM_R_X39Y34/CLBLM_WR1END1 CLBLM_R_X41Y26/CLBLM_FAN7 CLBLM_R_X41Y26/CLBLM_M_CE CLBLM_R_X41Y28/CLBLM_FAN6 CLBLM_R_X41Y28/CLBLM_L_CE CLBLM_R_X41Y28/CLBLM_SW2A1 CLBLM_R_X41Y33/CLBLM_WW2A3 CLBLM_R_X43Y28/CLBLM_FAN6 CLBLM_R_X43Y28/CLBLM_L_CE INT_L_X38Y28/WW2A1 INT_L_X38Y32/WW2A1 INT_L_X38Y34/NL1BEG1 INT_L_X38Y34/WR1END2 INT_L_X38Y35/NL1END1 INT_L_X38Y35/NR1BEG1 INT_L_X38Y36/NR1END1 INT_L_X38Y36/WR1BEG2 INT_L_X40Y27/FAN_ALT7 INT_L_X40Y27/FAN_L7 INT_L_X40Y27/SW2END1 INT_L_X40Y28/NW6A2 INT_L_X40Y28/WW2A1 INT_L_X40Y29/NW6B2 INT_L_X40Y30/NW6C2 INT_L_X40Y31/NW6D2 INT_L_X40Y32/NW6E2 INT_L_X40Y33/WW2END3 INT_L_X40Y34/WR1BEG1 INT_L_X40Y34/WW2END_N0_3 INT_L_X42Y28/SE2A1 INT_L_X42Y28/SW2A1 INT_L_X42Y29/SE2BEG1 INT_L_X42Y29/SS6END1 INT_L_X42Y29/SW2BEG1 INT_L_X42Y30/SS6E1 INT_L_X42Y31/SS6D1 INT_L_X42Y32/SS6C1 INT_L_X42Y33/SS2END3 INT_L_X42Y33/SS6B1 INT_L_X42Y33/WW2BEG3 INT_L_X42Y34/SS2A3 INT_L_X42Y34/SS2END_N0_3 INT_L_X42Y34/SS6A1 INT_L_X42Y35/FAN_ALT1 INT_L_X42Y35/FAN_ALT6 INT_L_X42Y35/FAN_BOUNCE1 INT_L_X42Y35/FAN_L6 INT_L_X42Y35/LOGIC_OUTS_L17 INT_L_X42Y35/LOGIC_OUTS_L9 INT_L_X42Y35/SS2BEG3 INT_L_X42Y35/SS6BEG1 INT_R_X37Y28/FAN6 INT_R_X37Y28/FAN_ALT6 INT_R_X37Y28/WW2END1 INT_R_X37Y32/FAN7 INT_R_X37Y32/FAN_ALT7 INT_R_X37Y32/WW2END1 INT_R_X37Y36/FAN7 INT_R_X37Y36/FAN_ALT7 INT_R_X37Y36/WR1END2 INT_R_X39Y28/WW2BEG1 INT_R_X39Y28/WW2END1 INT_R_X39Y32/NW6END2 INT_R_X39Y32/WW2BEG1 INT_R_X39Y34/FAN6 INT_R_X39Y34/FAN_ALT6 INT_R_X39Y34/WR1BEG2 INT_R_X39Y34/WR1END1 INT_R_X41Y26/FAN7 INT_R_X41Y26/FAN_ALT7 INT_R_X41Y26/SS2END1 INT_R_X41Y27/SS2A1 INT_R_X41Y27/SW2A1 INT_R_X41Y28/FAN6 INT_R_X41Y28/FAN_ALT6 INT_R_X41Y28/NW6BEG2 INT_R_X41Y28/SS2BEG1 INT_R_X41Y28/SW2BEG1 INT_R_X41Y28/SW2END1 INT_R_X41Y28/WW2BEG1 INT_R_X41Y33/WW2A3 INT_R_X43Y28/FAN6 INT_R_X43Y28/FAN_ALT6 INT_R_X43Y28/SE2END1 VBRK_X99Y30/VBRK_WW2END1 VBRK_X99Y34/VBRK_NW4END2 VBRK_X99Y36/VBRK_WR1END1 
pips: CLBLL_L_X40Y27/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE CLBLL_L_X42Y35/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLL_L_X42Y35/CLBLL_L.CLBLL_L_B->>CLBLL_L_BMUX CLBLL_L_X42Y35/CLBLL_L.CLBLL_L_B->CLBLL_LOGIC_OUTS9 CLBLL_L_X42Y35/CLBLL_L.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 CLBLM_R_X37Y28/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X37Y32/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X37Y36/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X39Y34/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X41Y26/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X41Y28/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X43Y28/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE INT_L_X38Y34/INT_L.WR1END2->>NL1BEG1 INT_L_X38Y35/INT_L.NL1END1->>NR1BEG1 INT_L_X38Y36/INT_L.NR1END1->>WR1BEG2 INT_L_X40Y27/INT_L.FAN_ALT7->>FAN_L7 INT_L_X40Y27/INT_L.SW2END1->>FAN_ALT7 INT_L_X40Y34/INT_L.WW2END_N0_3->>WR1BEG1 INT_L_X42Y29/INT_L.SS6END1->>SE2BEG1 INT_L_X42Y29/INT_L.SS6END1->>SW2BEG1 INT_L_X42Y33/INT_L.SS2END3->>WW2BEG3 INT_L_X42Y35/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X42Y35/INT_L.FAN_ALT6->>FAN_L6 INT_L_X42Y35/INT_L.FAN_BOUNCE1->>FAN_ALT6 INT_L_X42Y35/INT_L.LOGIC_OUTS_L17->>FAN_ALT1 INT_L_X42Y35/INT_L.LOGIC_OUTS_L17->>SS2BEG3 INT_L_X42Y35/INT_L.LOGIC_OUTS_L9->>SS6BEG1 INT_R_X37Y28/INT_R.FAN_ALT6->>FAN6 INT_R_X37Y28/INT_R.WW2END1->>FAN_ALT6 INT_R_X37Y32/INT_R.FAN_ALT7->>FAN7 INT_R_X37Y32/INT_R.WW2END1->>FAN_ALT7 INT_R_X37Y36/INT_R.FAN_ALT7->>FAN7 INT_R_X37Y36/INT_R.WR1END2->>FAN_ALT7 INT_R_X39Y28/INT_R.WW2END1->>WW2BEG1 INT_R_X39Y32/INT_R.NW6END2->>WW2BEG1 INT_R_X39Y34/INT_R.FAN_ALT6->>FAN6 INT_R_X39Y34/INT_R.WR1END1->>FAN_ALT6 INT_R_X39Y34/INT_R.WR1END1->>WR1BEG2 INT_R_X41Y26/INT_R.FAN_ALT7->>FAN7 INT_R_X41Y26/INT_R.SS2END1->>FAN_ALT7 INT_R_X41Y28/INT_R.FAN_ALT6->>FAN6 INT_R_X41Y28/INT_R.SW2END1->>FAN_ALT6 INT_R_X41Y28/INT_R.SW2END1->>NW6BEG2 INT_R_X41Y28/INT_R.SW2END1->>SS2BEG1 INT_R_X41Y28/INT_R.SW2END1->>SW2BEG1 INT_R_X41Y28/INT_R.SW2END1->>WW2BEG1 INT_R_X43Y28/INT_R.FAN_ALT6->>FAN6 INT_R_X43Y28/INT_R.SE2END1->>FAN_ALT6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 33, 

PIO_dport1_T2[2] - 
wires: CLBLM_R_X43Y28/CLBLM_BYP2 CLBLM_R_X43Y28/CLBLM_L_CX CLBLM_R_X43Y29/CLBLM_IMUX34 CLBLM_R_X43Y29/CLBLM_L_C6 CLBLM_R_X43Y30/CLBLM_IMUX43 CLBLM_R_X43Y30/CLBLM_M_D6 CLBLM_R_X43Y34/CLBLM_LOGIC_OUTS9 CLBLM_R_X43Y34/CLBLM_L_B INT_R_X43Y28/BYP2 INT_R_X43Y28/BYP_ALT2 INT_R_X43Y28/FAN_ALT1 INT_R_X43Y28/FAN_BOUNCE1 INT_R_X43Y28/SR1END2 INT_R_X43Y29/IMUX34 INT_R_X43Y29/SL1END1 INT_R_X43Y29/SR1BEG2 INT_R_X43Y30/IMUX43 INT_R_X43Y30/SL1BEG1 INT_R_X43Y30/SS2END1 INT_R_X43Y31/SS2A1 INT_R_X43Y32/SS2BEG1 INT_R_X43Y32/SS2END1 INT_R_X43Y33/SS2A1 INT_R_X43Y34/LOGIC_OUTS9 INT_R_X43Y34/SS2BEG1 
pips: CLBLM_R_X43Y28/CLBLM_R.CLBLM_BYP2->CLBLM_L_CX CLBLM_R_X43Y29/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X43Y30/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_R_X43Y34/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_R_X43Y28/INT_R.BYP_ALT2->>BYP2 INT_R_X43Y28/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X43Y28/INT_R.FAN_BOUNCE1->>BYP_ALT2 INT_R_X43Y28/INT_R.SR1END2->>FAN_ALT1 INT_R_X43Y29/INT_R.SL1END1->>IMUX34 INT_R_X43Y29/INT_R.SL1END1->>SR1BEG2 INT_R_X43Y30/INT_R.SS2END1->>IMUX43 INT_R_X43Y30/INT_R.SS2END1->>SL1BEG1 INT_R_X43Y32/INT_R.SS2END1->>SS2BEG1 INT_R_X43Y34/INT_R.LOGIC_OUTS9->>SS2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

PIO_dport1_T2[3] - 
wires: BRAM_INT_INTERFACE_L_X44Y29/INT_INTERFACE_SW2A3 BRAM_INT_INTERFACE_L_X44Y30/INT_INTERFACE_SE2A3 BRAM_L_X44Y25/BRAM_SW2A3_4 BRAM_L_X44Y30/BRAM_SE2A3_0 CLBLL_R_X45Y30/CLBLL_BYP1 CLBLL_R_X45Y30/CLBLL_LL_AX CLBLM_R_X43Y28/CLBLM_BYP7 CLBLM_R_X43Y28/CLBLM_L_DX CLBLM_R_X43Y29/CLBLM_BYP7 CLBLM_R_X43Y29/CLBLM_L_DX CLBLM_R_X43Y29/CLBLM_SW2A3 CLBLM_R_X43Y30/CLBLM_SE2A3 CLBLM_R_X43Y31/CLBLM_LOGIC_OUTS11 CLBLM_R_X43Y31/CLBLM_L_D INT_L_X44Y29/SW2A3 INT_L_X44Y30/ER1BEG_S0 INT_L_X44Y30/SE2END3 INT_L_X44Y30/SW2BEG3 INT_L_X44Y31/ER1BEG0 INT_R_X43Y28/BYP7 INT_R_X43Y28/BYP_ALT7 INT_R_X43Y28/SL1END3 INT_R_X43Y29/BYP7 INT_R_X43Y29/BYP_ALT7 INT_R_X43Y29/SL1BEG3 INT_R_X43Y29/SW2END3 INT_R_X43Y30/SE2A3 INT_R_X43Y30/SW2END_N0_3 INT_R_X43Y31/LOGIC_OUTS11 INT_R_X43Y31/SE2BEG3 INT_R_X45Y30/BYP1 INT_R_X45Y30/BYP_ALT1 INT_R_X45Y30/SL1END0 INT_R_X45Y31/ER1END0 INT_R_X45Y31/SL1BEG0 
pips: CLBLL_R_X45Y30/CLBLL_R.CLBLL_BYP1->CLBLL_LL_AX CLBLM_R_X43Y28/CLBLM_R.CLBLM_BYP7->CLBLM_L_DX CLBLM_R_X43Y29/CLBLM_R.CLBLM_BYP7->CLBLM_L_DX CLBLM_R_X43Y31/CLBLM_R.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_L_X44Y30/INT_L.SE2END3->>ER1BEG_S0 INT_L_X44Y30/INT_L.SE2END3->>SW2BEG3 INT_R_X43Y28/INT_R.BYP_ALT7->>BYP7 INT_R_X43Y28/INT_R.SL1END3->>BYP_ALT7 INT_R_X43Y29/INT_R.BYP_ALT7->>BYP7 INT_R_X43Y29/INT_R.SW2END3->>BYP_ALT7 INT_R_X43Y29/INT_R.SW2END3->>SL1BEG3 INT_R_X43Y31/INT_R.LOGIC_OUTS11->>SE2BEG3 INT_R_X45Y30/INT_R.BYP_ALT1->>BYP1 INT_R_X45Y30/INT_R.SL1END0->>BYP_ALT1 INT_R_X45Y31/INT_R.ER1END0->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

PIO_dport1_T2[4] - 
wires: BRAM_INT_INTERFACE_L_X44Y30/INT_INTERFACE_NE2A2 BRAM_INT_INTERFACE_L_X44Y30/INT_INTERFACE_WR1END3 BRAM_L_X44Y30/BRAM_NE2A2_0 BRAM_L_X44Y30/BRAM_WR1END3_0 CLBLL_L_X42Y29/CLBLL_EE2BEG2 CLBLM_R_X41Y28/CLBLM_BYP0 CLBLM_R_X41Y28/CLBLM_L_AX CLBLM_R_X41Y29/CLBLM_EE2BEG2 CLBLM_R_X41Y29/CLBLM_LOGIC_OUTS16 CLBLM_R_X41Y29/CLBLM_L_AMUX CLBLM_R_X43Y29/CLBLM_BYP2 CLBLM_R_X43Y29/CLBLM_L_CX CLBLM_R_X43Y30/CLBLM_BYP6 CLBLM_R_X43Y30/CLBLM_M_DX CLBLM_R_X43Y30/CLBLM_NE2A2 CLBLM_R_X43Y30/CLBLM_WR1END3 INT_L_X42Y29/EE2A2 INT_L_X44Y30/NE2END2 INT_L_X44Y30/WR1BEG3 INT_R_X41Y28/BYP0 INT_R_X41Y28/BYP_ALT0 INT_R_X41Y28/FAN_ALT7 INT_R_X41Y28/FAN_BOUNCE7 INT_R_X41Y28/SL1END2 INT_R_X41Y29/EE2BEG2 INT_R_X41Y29/LOGIC_OUTS16 INT_R_X41Y29/SL1BEG2 INT_R_X43Y29/BYP2 INT_R_X43Y29/BYP_ALT2 INT_R_X43Y29/EE2END2 INT_R_X43Y29/NE2BEG2 INT_R_X43Y30/BYP6 INT_R_X43Y30/BYP_ALT6 INT_R_X43Y30/NE2A2 INT_R_X43Y30/WR1END3 
pips: CLBLM_R_X41Y28/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X41Y29/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 CLBLM_R_X43Y29/CLBLM_R.CLBLM_BYP2->CLBLM_L_CX CLBLM_R_X43Y30/CLBLM_R.CLBLM_BYP6->CLBLM_M_DX INT_L_X44Y30/INT_L.NE2END2->>WR1BEG3 INT_R_X41Y28/INT_R.BYP_ALT0->>BYP0 INT_R_X41Y28/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X41Y28/INT_R.FAN_BOUNCE7->>BYP_ALT0 INT_R_X41Y28/INT_R.SL1END2->>FAN_ALT7 INT_R_X41Y29/INT_R.LOGIC_OUTS16->>EE2BEG2 INT_R_X41Y29/INT_R.LOGIC_OUTS16->>SL1BEG2 INT_R_X43Y29/INT_R.BYP_ALT2->>BYP2 INT_R_X43Y29/INT_R.EE2END2->>BYP_ALT2 INT_R_X43Y29/INT_R.EE2END2->>NE2BEG2 INT_R_X43Y30/INT_R.BYP_ALT6->>BYP6 INT_R_X43Y30/INT_R.WR1END3->>BYP_ALT6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

PIO_dport1_T4[1] - 
wires: CLBLL_L_X40Y33/CLBLL_SW2A2 CLBLL_L_X40Y34/CLBLL_LL_AMUX CLBLL_L_X40Y34/CLBLL_LOGIC_OUTS20 CLBLL_L_X40Y35/CLBLL_BYP7 CLBLL_L_X40Y35/CLBLL_L_DX CLBLM_R_X39Y33/CLBLM_SW2A2 CLBLM_R_X39Y34/CLBLM_BYP2 CLBLM_R_X39Y34/CLBLM_L_CX CLBLM_R_X39Y35/CLBLM_BYP2 CLBLM_R_X39Y35/CLBLM_L_CX INT_L_X40Y33/SW2A2 INT_L_X40Y34/LOGIC_OUTS_L20 INT_L_X40Y34/NL1BEG1 INT_L_X40Y34/SW2BEG2 INT_L_X40Y35/BYP_ALT7 INT_L_X40Y35/BYP_L7 INT_L_X40Y35/NL1BEG0 INT_L_X40Y35/NL1END1 INT_L_X40Y35/NL1END_S3_0 INT_L_X40Y36/NL1END0 INT_R_X39Y33/NL1BEG2 INT_R_X39Y33/SW2END2 INT_R_X39Y34/BYP2 INT_R_X39Y34/BYP_ALT2 INT_R_X39Y34/NL1END2 INT_R_X39Y34/NR1BEG2 INT_R_X39Y35/BYP2 INT_R_X39Y35/BYP_ALT2 INT_R_X39Y35/NR1END2 VBRK_X99Y35/VBRK_SW2A2 
pips: CLBLL_L_X40Y34/CLBLL_L.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLL_L_X40Y35/CLBLL_L.CLBLL_BYP7->CLBLL_L_DX CLBLM_R_X39Y34/CLBLM_R.CLBLM_BYP2->CLBLM_L_CX CLBLM_R_X39Y35/CLBLM_R.CLBLM_BYP2->CLBLM_L_CX INT_L_X40Y34/INT_L.LOGIC_OUTS_L20->>NL1BEG1 INT_L_X40Y34/INT_L.LOGIC_OUTS_L20->>SW2BEG2 INT_L_X40Y35/INT_L.BYP_ALT7->>BYP_L7 INT_L_X40Y35/INT_L.NL1END1->>NL1BEG0 INT_L_X40Y35/INT_L.NL1END_S3_0->>BYP_ALT7 INT_R_X39Y33/INT_R.SW2END2->>NL1BEG2 INT_R_X39Y34/INT_R.BYP_ALT2->>BYP2 INT_R_X39Y34/INT_R.NL1END2->>BYP_ALT2 INT_R_X39Y34/INT_R.NL1END2->>NR1BEG2 INT_R_X39Y35/INT_R.BYP_ALT2->>BYP2 INT_R_X39Y35/INT_R.NR1END2->>BYP_ALT2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

PIO_dport1_Teoc0_in[0] - 
wires: BRAM_INT_INTERFACE_L_X38Y32/INT_INTERFACE_WW2END3 BRAM_L_X38Y30/BRAM_WW2END3_2 CLBLL_L_X40Y32/CLBLL_SW2A3 CLBLL_L_X40Y33/CLBLL_LL_D CLBLL_L_X40Y33/CLBLL_LOGIC_OUTS15 CLBLM_L_X36Y32/CLBLM_WW2END3 CLBLM_L_X36Y33/CLBLM_BYP0 CLBLM_L_X36Y33/CLBLM_ER1BEG0 CLBLM_L_X36Y33/CLBLM_L_AX CLBLM_R_X37Y31/CLBLM_BYP5 CLBLM_R_X37Y31/CLBLM_L_BX CLBLM_R_X37Y32/CLBLM_BYP4 CLBLM_R_X37Y32/CLBLM_M_BX CLBLM_R_X37Y32/CLBLM_WW2END3 CLBLM_R_X39Y32/CLBLM_SW2A3 DSP_R_X35Y30/DSP_ER1BEG0_3 DSP_R_X35Y30/DSP_WW2END3_2 INT_INTERFACE_R_X35Y32/INT_INTERFACE_WW2END3 INT_INTERFACE_R_X35Y33/INT_INTERFACE_ER1BEG0 INT_L_X36Y32/WW2A3 INT_L_X36Y33/BYP_ALT0 INT_L_X36Y33/BYP_L0 INT_L_X36Y33/ER1END0 INT_L_X38Y32/WW2A3 INT_L_X40Y32/SW2A3 INT_L_X40Y33/LOGIC_OUTS_L15 INT_L_X40Y33/SW2BEG3 INT_R_X35Y32/ER1BEG_S0 INT_R_X35Y32/WW2END3 INT_R_X35Y33/ER1BEG0 INT_R_X35Y33/WW2END_N0_3 INT_R_X37Y31/BYP5 INT_R_X37Y31/BYP_ALT5 INT_R_X37Y31/SR1END1 INT_R_X37Y32/BYP4 INT_R_X37Y32/BYP_ALT4 INT_R_X37Y32/SR1BEG1 INT_R_X37Y32/SR1BEG_S0 INT_R_X37Y32/WW2BEG3 INT_R_X37Y32/WW2END3 INT_R_X37Y33/WW2END_N0_3 INT_R_X39Y32/SW2END3 INT_R_X39Y32/WW2BEG3 INT_R_X39Y33/SW2END_N0_3 VBRK_X89Y34/VBRK_WW2END3 VBRK_X89Y35/VBRK_ER1BEG0 VBRK_X99Y34/VBRK_SW2A3 
pips: CLBLL_L_X40Y33/CLBLL_L.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 CLBLM_L_X36Y33/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X37Y31/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX CLBLM_R_X37Y32/CLBLM_R.CLBLM_BYP4->CLBLM_M_BX INT_L_X36Y33/INT_L.BYP_ALT0->>BYP_L0 INT_L_X36Y33/INT_L.ER1END0->>BYP_ALT0 INT_L_X40Y33/INT_L.LOGIC_OUTS_L15->>SW2BEG3 INT_R_X35Y32/INT_R.WW2END3->>ER1BEG_S0 INT_R_X37Y31/INT_R.BYP_ALT5->>BYP5 INT_R_X37Y31/INT_R.SR1END1->>BYP_ALT5 INT_R_X37Y32/INT_R.BYP_ALT4->>BYP4 INT_R_X37Y32/INT_R.SR1BEG_S0->>BYP_ALT4 INT_R_X37Y32/INT_R.SR1BEG_S0->>SR1BEG1 INT_R_X37Y32/INT_R.WW2END3->>SR1BEG_S0 INT_R_X37Y32/INT_R.WW2END3->>WW2BEG3 INT_R_X39Y32/INT_R.SW2END3->>WW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

PIO_dport1_Teoc0_in[1] - 
wires: BRAM_INT_INTERFACE_L_X38Y31/INT_INTERFACE_WL1END1 BRAM_INT_INTERFACE_L_X38Y32/INT_INTERFACE_NW2A2 BRAM_L_X38Y30/BRAM_NW2A2_2 BRAM_L_X38Y30/BRAM_WL1END1_1 CLBLM_L_X36Y31/CLBLM_BYP0 CLBLM_L_X36Y31/CLBLM_L_AX CLBLM_R_X37Y31/CLBLM_IMUX34 CLBLM_R_X37Y31/CLBLM_L_C6 CLBLM_R_X37Y31/CLBLM_WL1END1 CLBLM_R_X37Y32/CLBLM_IMUX35 CLBLM_R_X37Y32/CLBLM_M_C6 CLBLM_R_X37Y32/CLBLM_NW2A2 CLBLM_R_X39Y31/CLBLM_LOGIC_OUTS20 CLBLM_R_X39Y31/CLBLM_M_AMUX INT_L_X36Y31/BYP_ALT0 INT_L_X36Y31/BYP_L0 INT_L_X36Y31/WL1END0 INT_L_X38Y31/NW2BEG2 INT_L_X38Y31/WL1BEG1 INT_L_X38Y31/WL1END1 INT_L_X38Y31/WR1END3 INT_L_X38Y32/NW2A2 INT_R_X37Y31/IMUX34 INT_R_X37Y31/WL1BEG0 INT_R_X37Y31/WL1END1 INT_R_X37Y32/IMUX35 INT_R_X37Y32/NW2END2 INT_R_X39Y31/LOGIC_OUTS20 INT_R_X39Y31/WL1BEG1 INT_R_X39Y31/WR1BEG3 
pips: CLBLM_L_X36Y31/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X37Y31/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X37Y32/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X39Y31/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X36Y31/INT_L.BYP_ALT0->>BYP_L0 INT_L_X36Y31/INT_L.WL1END0->>BYP_ALT0 INT_L_X38Y31/INT_L.WL1END1->>NW2BEG2 INT_L_X38Y31/INT_L.WR1END3->>WL1BEG1 INT_R_X37Y31/INT_R.WL1END1->>IMUX34 INT_R_X37Y31/INT_R.WL1END1->>WL1BEG0 INT_R_X37Y32/INT_R.NW2END2->>IMUX35 INT_R_X39Y31/INT_R.LOGIC_OUTS20->>WL1BEG1 INT_R_X39Y31/INT_R.LOGIC_OUTS20->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

PIO_dport1_Teoc0_in[2] - 
wires: BRAM_INT_INTERFACE_L_X38Y31/INT_INTERFACE_WW2END3 BRAM_INT_INTERFACE_L_X38Y32/INT_INTERFACE_WL1END1 BRAM_L_X38Y30/BRAM_WL1END1_2 BRAM_L_X38Y30/BRAM_WW2END3_1 CLBLM_L_X36Y31/CLBLM_BYP5 CLBLM_L_X36Y31/CLBLM_L_BX CLBLM_R_X37Y31/CLBLM_IMUX42 CLBLM_R_X37Y31/CLBLM_L_D6 CLBLM_R_X37Y31/CLBLM_WW2END3 CLBLM_R_X37Y32/CLBLM_IMUX43 CLBLM_R_X37Y32/CLBLM_M_D6 CLBLM_R_X37Y32/CLBLM_WL1END1 CLBLM_R_X39Y31/CLBLM_LOGIC_OUTS21 CLBLM_R_X39Y31/CLBLM_M_BMUX INT_L_X36Y31/BYP_ALT5 INT_L_X36Y31/BYP_L5 INT_L_X36Y31/SR1END1 INT_L_X36Y32/SR1BEG1 INT_L_X36Y32/WL1END0 INT_L_X38Y31/WW2A3 INT_L_X38Y32/NW2END3 INT_L_X38Y32/WL1BEG1 INT_R_X37Y31/IMUX42 INT_R_X37Y31/SR1BEG_S0 INT_R_X37Y31/WW2END3 INT_R_X37Y32/IMUX43 INT_R_X37Y32/WL1BEG0 INT_R_X37Y32/WL1END1 INT_R_X37Y32/WW2END_N0_3 INT_R_X39Y31/LOGIC_OUTS21 INT_R_X39Y31/NW2BEG3 INT_R_X39Y31/WW2BEG3 INT_R_X39Y32/NW2A3 
pips: CLBLM_L_X36Y31/CLBLM_L.CLBLM_BYP5->CLBLM_L_BX CLBLM_R_X37Y31/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_R_X37Y32/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_R_X39Y31/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_L_X36Y31/INT_L.BYP_ALT5->>BYP_L5 INT_L_X36Y31/INT_L.SR1END1->>BYP_ALT5 INT_L_X36Y32/INT_L.WL1END0->>SR1BEG1 INT_L_X38Y32/INT_L.NW2END3->>WL1BEG1 INT_R_X37Y31/INT_R.SR1BEG_S0->>IMUX42 INT_R_X37Y31/INT_R.WW2END3->>SR1BEG_S0 INT_R_X37Y32/INT_R.WL1END1->>IMUX43 INT_R_X37Y32/INT_R.WL1END1->>WL1BEG0 INT_R_X39Y31/INT_R.LOGIC_OUTS21->>NW2BEG3 INT_R_X39Y31/INT_R.LOGIC_OUTS21->>WW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

PIO_dport1_Teoc0_in[4] - 
wires: CLBLL_L_X40Y30/CLBLL_BYP3 CLBLL_L_X40Y30/CLBLL_ER1BEG3 CLBLL_L_X40Y30/CLBLL_LL_CX CLBLM_R_X39Y30/CLBLM_BYP2 CLBLM_R_X39Y30/CLBLM_ER1BEG3 CLBLM_R_X39Y30/CLBLM_L_CX CLBLM_R_X39Y31/CLBLM_LOGIC_OUTS10 CLBLM_R_X39Y31/CLBLM_L_C CLBLM_R_X41Y28/CLBLM_BYP2 CLBLM_R_X41Y28/CLBLM_L_CX INT_L_X40Y30/BYP_ALT3 INT_L_X40Y30/BYP_L3 INT_L_X40Y30/EL1BEG2 INT_L_X40Y30/ER1END3 INT_L_X40Y30/FAN_ALT3 INT_L_X40Y30/FAN_BOUNCE3 INT_L_X40Y31/ER1END_N3_3 INT_R_X39Y30/BYP2 INT_R_X39Y30/BYP_ALT2 INT_R_X39Y30/ER1BEG3 INT_R_X39Y30/SL1END2 INT_R_X39Y31/LOGIC_OUTS10 INT_R_X39Y31/SL1BEG2 INT_R_X41Y28/BYP2 INT_R_X41Y28/BYP_ALT2 INT_R_X41Y28/SS2END2 INT_R_X41Y29/SS2A2 INT_R_X41Y30/EL1END2 INT_R_X41Y30/SS2BEG2 VBRK_X99Y32/VBRK_ER1BEG3 
pips: CLBLL_L_X40Y30/CLBLL_L.CLBLL_BYP3->CLBLL_LL_CX CLBLM_R_X39Y30/CLBLM_R.CLBLM_BYP2->CLBLM_L_CX CLBLM_R_X39Y31/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 CLBLM_R_X41Y28/CLBLM_R.CLBLM_BYP2->CLBLM_L_CX INT_L_X40Y30/INT_L.BYP_ALT3->>BYP_L3 INT_L_X40Y30/INT_L.ER1END3->>EL1BEG2 INT_L_X40Y30/INT_L.ER1END3->>FAN_ALT3 INT_L_X40Y30/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X40Y30/INT_L.FAN_BOUNCE3->>BYP_ALT3 INT_R_X39Y30/INT_R.BYP_ALT2->>BYP2 INT_R_X39Y30/INT_R.SL1END2->>BYP_ALT2 INT_R_X39Y30/INT_R.SL1END2->>ER1BEG3 INT_R_X39Y31/INT_R.LOGIC_OUTS10->>SL1BEG2 INT_R_X41Y28/INT_R.BYP_ALT2->>BYP2 INT_R_X41Y28/INT_R.SS2END2->>BYP_ALT2 INT_R_X41Y30/INT_R.EL1END2->>SS2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

register_block.PIO_dport0_T1[7]_i_1_n_0 - 
wires: BRAM_INT_INTERFACE_L_X38Y31/INT_INTERFACE_WW2A1 BRAM_INT_INTERFACE_L_X38Y36/INT_INTERFACE_NW2A2 BRAM_INT_INTERFACE_L_X38Y38/INT_INTERFACE_NW2A2 BRAM_INT_INTERFACE_L_X44Y29/INT_INTERFACE_EE2BEG1 BRAM_L_X38Y30/BRAM_WW2A1_1 BRAM_L_X38Y35/BRAM_NW2A2_1 BRAM_L_X38Y35/BRAM_NW2A2_3 BRAM_L_X44Y25/BRAM_EE2BEG1_4 CLBLL_L_X40Y26/CLBLL_ER1BEG2 CLBLL_L_X40Y33/CLBLL_SE4BEG1 CLBLL_L_X40Y33/CLBLL_SW2A1 CLBLL_L_X40Y35/CLBLL_FAN6 CLBLL_L_X40Y35/CLBLL_L_CE CLBLL_L_X40Y35/CLBLL_WW2A1 CLBLL_L_X42Y29/CLBLL_EE2BEG1 CLBLL_L_X42Y37/CLBLL_FAN6 CLBLL_L_X42Y37/CLBLL_L_CE CLBLL_L_X42Y37/CLBLL_WW2A0 CLBLL_R_X45Y30/CLBLL_FAN6 CLBLL_R_X45Y30/CLBLL_L_CE CLBLM_L_X36Y31/CLBLM_FAN6 CLBLM_L_X36Y31/CLBLM_L_CE CLBLM_L_X36Y33/CLBLM_FAN6 CLBLM_L_X36Y33/CLBLM_L_CE CLBLM_R_X37Y31/CLBLM_WW2A1 CLBLM_R_X37Y36/CLBLM_FAN6 CLBLM_R_X37Y36/CLBLM_L_CE CLBLM_R_X37Y36/CLBLM_NW2A2 CLBLM_R_X37Y38/CLBLM_FAN6 CLBLM_R_X37Y38/CLBLM_FAN7 CLBLM_R_X37Y38/CLBLM_L_CE CLBLM_R_X37Y38/CLBLM_M_CE CLBLM_R_X37Y38/CLBLM_NW2A2 CLBLM_R_X39Y26/CLBLM_ER1BEG2 CLBLM_R_X39Y26/CLBLM_FAN6 CLBLM_R_X39Y26/CLBLM_L_CE CLBLM_R_X39Y30/CLBLM_FAN6 CLBLM_R_X39Y30/CLBLM_L_CE CLBLM_R_X39Y33/CLBLM_FAN7 CLBLM_R_X39Y33/CLBLM_M_CE CLBLM_R_X39Y33/CLBLM_SE4BEG1 CLBLM_R_X39Y33/CLBLM_SW2A1 CLBLM_R_X39Y35/CLBLM_WW2A1 CLBLM_R_X41Y27/CLBLM_FAN7 CLBLM_R_X41Y27/CLBLM_M_CE CLBLM_R_X41Y29/CLBLM_EE2BEG1 CLBLM_R_X41Y37/CLBLM_WW2A0 CLBLM_R_X43Y29/CLBLM_EE2BEG1 CLBLM_R_X43Y29/CLBLM_FAN6 CLBLM_R_X43Y29/CLBLM_L_CE CLBLM_R_X43Y37/CLBLM_LOGIC_OUTS8 CLBLM_R_X43Y37/CLBLM_L_A INT_L_X36Y31/FAN_ALT6 INT_L_X36Y31/FAN_L6 INT_L_X36Y31/WW2END1 INT_L_X36Y33/FAN_ALT6 INT_L_X36Y33/FAN_L6 INT_L_X36Y33/SS2END1 INT_L_X36Y34/SS2A1 INT_L_X36Y35/SS2BEG1 INT_L_X36Y35/SW2END1 INT_L_X38Y31/SW2END1 INT_L_X38Y31/WW2BEG1 INT_L_X38Y35/NN2BEG2 INT_L_X38Y35/NW2BEG2 INT_L_X38Y35/WW2END1 INT_L_X38Y36/NN2A2 INT_L_X38Y36/NW2A2 INT_L_X38Y37/NN2END2 INT_L_X38Y37/NW2BEG2 INT_L_X38Y38/NW2A2 INT_L_X40Y26/ER1END2 INT_L_X40Y26/NE2BEG2 INT_L_X40Y27/NE2A2 INT_L_X40Y29/SE6E1 INT_L_X40Y30/SE6D1 INT_L_X40Y31/SE6C1 INT_L_X40Y32/SE6B1 INT_L_X40Y33/SE6A1 INT_L_X40Y33/SW2A1 INT_L_X40Y34/SL1END1 INT_L_X40Y34/SW2BEG1 INT_L_X40Y35/FAN_ALT6 INT_L_X40Y35/FAN_L6 INT_L_X40Y35/SL1BEG1 INT_L_X40Y35/SL1END1 INT_L_X40Y35/WW2BEG1 INT_L_X40Y36/SL1BEG1 INT_L_X40Y36/SR1END1 INT_L_X40Y37/SR1BEG1 INT_L_X40Y37/WW2END0 INT_L_X42Y29/EE2A1 INT_L_X42Y37/FAN_ALT6 INT_L_X42Y37/FAN_L6 INT_L_X42Y37/WR1END1 INT_L_X42Y37/WW2BEG0 INT_L_X44Y29/EE2A1 INT_R_X37Y31/WW2A1 INT_R_X37Y35/SW2A1 INT_R_X37Y36/FAN6 INT_R_X37Y36/FAN_ALT6 INT_R_X37Y36/NW2END2 INT_R_X37Y36/SW2BEG1 INT_R_X37Y38/FAN6 INT_R_X37Y38/FAN7 INT_R_X37Y38/FAN_ALT6 INT_R_X37Y38/FAN_ALT7 INT_R_X37Y38/FAN_BOUNCE7 INT_R_X37Y38/NW2END2 INT_R_X39Y26/ER1BEG2 INT_R_X39Y26/FAN6 INT_R_X39Y26/FAN_ALT6 INT_R_X39Y26/SL1END1 INT_R_X39Y27/SL1BEG1 INT_R_X39Y27/SS6END1 INT_R_X39Y28/SS6E1 INT_R_X39Y29/SS6D1 INT_R_X39Y30/FAN6 INT_R_X39Y30/FAN_ALT6 INT_R_X39Y30/SS2END1 INT_R_X39Y30/SS6C1 INT_R_X39Y31/SS2A1 INT_R_X39Y31/SS6B1 INT_R_X39Y31/SW2A1 INT_R_X39Y32/SL1END1 INT_R_X39Y32/SS2BEG1 INT_R_X39Y32/SS6A1 INT_R_X39Y32/SW2BEG1 INT_R_X39Y33/FAN7 INT_R_X39Y33/FAN_ALT7 INT_R_X39Y33/SE6BEG1 INT_R_X39Y33/SL1BEG1 INT_R_X39Y33/SS6BEG1 INT_R_X39Y33/SW2END1 INT_R_X39Y35/WW2A1 INT_R_X41Y27/FAN7 INT_R_X41Y27/FAN_ALT7 INT_R_X41Y27/NE2END2 INT_R_X41Y29/EE2BEG1 INT_R_X41Y29/SE6END1 INT_R_X41Y37/WW2A0 INT_R_X43Y29/EE2BEG1 INT_R_X43Y29/EE2END1 INT_R_X43Y29/FAN6 INT_R_X43Y29/FAN_ALT6 INT_R_X43Y37/LOGIC_OUTS8 INT_R_X43Y37/WR1BEG1 INT_R_X45Y29/EE2END1 INT_R_X45Y29/NR1BEG1 INT_R_X45Y30/FAN6 INT_R_X45Y30/FAN_ALT6 INT_R_X45Y30/NR1END1 VBRK_X99Y28/VBRK_ER1BEG2 VBRK_X99Y35/VBRK_SE4BEG1 VBRK_X99Y35/VBRK_SW2A1 VBRK_X99Y37/VBRK_WW2A1 
pips: CLBLL_L_X40Y35/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLL_L_X42Y37/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X45Y30/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLM_L_X36Y31/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X36Y33/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X37Y36/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X37Y38/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X37Y38/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X39Y26/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X39Y30/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X39Y33/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X41Y27/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X43Y29/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X43Y37/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_L_X36Y31/INT_L.FAN_ALT6->>FAN_L6 INT_L_X36Y31/INT_L.WW2END1->>FAN_ALT6 INT_L_X36Y33/INT_L.FAN_ALT6->>FAN_L6 INT_L_X36Y33/INT_L.SS2END1->>FAN_ALT6 INT_L_X36Y35/INT_L.SW2END1->>SS2BEG1 INT_L_X38Y31/INT_L.SW2END1->>WW2BEG1 INT_L_X38Y35/INT_L.WW2END1->>NN2BEG2 INT_L_X38Y35/INT_L.WW2END1->>NW2BEG2 INT_L_X38Y37/INT_L.NN2END2->>NW2BEG2 INT_L_X40Y26/INT_L.ER1END2->>NE2BEG2 INT_L_X40Y34/INT_L.SL1END1->>SW2BEG1 INT_L_X40Y35/INT_L.FAN_ALT6->>FAN_L6 INT_L_X40Y35/INT_L.SL1END1->>FAN_ALT6 INT_L_X40Y35/INT_L.SL1END1->>SL1BEG1 INT_L_X40Y35/INT_L.SL1END1->>WW2BEG1 INT_L_X40Y36/INT_L.SR1END1->>SL1BEG1 INT_L_X40Y37/INT_L.WW2END0->>SR1BEG1 INT_L_X42Y37/INT_L.FAN_ALT6->>FAN_L6 INT_L_X42Y37/INT_L.WR1END1->>FAN_ALT6 INT_L_X42Y37/INT_L.WR1END1->>WW2BEG0 INT_R_X37Y36/INT_R.FAN_ALT6->>FAN6 INT_R_X37Y36/INT_R.NW2END2->>FAN_ALT6 INT_R_X37Y36/INT_R.NW2END2->>SW2BEG1 INT_R_X37Y38/INT_R.FAN_ALT6->>FAN6 INT_R_X37Y38/INT_R.FAN_ALT7->>FAN7 INT_R_X37Y38/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X37Y38/INT_R.FAN_BOUNCE7->>FAN_ALT6 INT_R_X37Y38/INT_R.NW2END2->>FAN_ALT7 INT_R_X39Y26/INT_R.FAN_ALT6->>FAN6 INT_R_X39Y26/INT_R.SL1END1->>ER1BEG2 INT_R_X39Y26/INT_R.SL1END1->>FAN_ALT6 INT_R_X39Y27/INT_R.SS6END1->>SL1BEG1 INT_R_X39Y30/INT_R.FAN_ALT6->>FAN6 INT_R_X39Y30/INT_R.SS2END1->>FAN_ALT6 INT_R_X39Y32/INT_R.SL1END1->>SS2BEG1 INT_R_X39Y32/INT_R.SL1END1->>SW2BEG1 INT_R_X39Y33/INT_R.FAN_ALT7->>FAN7 INT_R_X39Y33/INT_R.SW2END1->>FAN_ALT7 INT_R_X39Y33/INT_R.SW2END1->>SE6BEG1 INT_R_X39Y33/INT_R.SW2END1->>SL1BEG1 INT_R_X39Y33/INT_R.SW2END1->>SS6BEG1 INT_R_X41Y27/INT_R.FAN_ALT7->>FAN7 INT_R_X41Y27/INT_R.NE2END2->>FAN_ALT7 INT_R_X41Y29/INT_R.SE6END1->>EE2BEG1 INT_R_X43Y29/INT_R.EE2END1->>EE2BEG1 INT_R_X43Y29/INT_R.EE2END1->>FAN_ALT6 INT_R_X43Y29/INT_R.FAN_ALT6->>FAN6 INT_R_X43Y37/INT_R.LOGIC_OUTS8->>WR1BEG1 INT_R_X45Y29/INT_R.EE2END1->>NR1BEG1 INT_R_X45Y30/INT_R.FAN_ALT6->>FAN6 INT_R_X45Y30/INT_R.NR1END1->>FAN_ALT6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 33, 

register_block.PIO_dport1_T1[7]_i_1_n_0 - 
wires: BRAM_INT_INTERFACE_L_X38Y34/INT_INTERFACE_WW2A1 BRAM_INT_INTERFACE_L_X38Y37/INT_INTERFACE_WL1END1 BRAM_INT_INTERFACE_L_X44Y30/INT_INTERFACE_EE4C1 BRAM_INT_INTERFACE_L_X44Y30/INT_INTERFACE_WR1END2 BRAM_L_X38Y30/BRAM_WW2A1_4 BRAM_L_X38Y35/BRAM_WL1END1_2 BRAM_L_X44Y30/BRAM_EE4C1_0 BRAM_L_X44Y30/BRAM_WR1END2_0 CLBLL_L_X40Y29/CLBLL_EE2BEG1 CLBLL_L_X40Y30/CLBLL_FAN7 CLBLL_L_X40Y30/CLBLL_LL_CE CLBLL_L_X40Y34/CLBLL_FAN7 CLBLL_L_X40Y34/CLBLL_LL_CE CLBLL_L_X40Y35/CLBLL_SE4BEG1 CLBLL_L_X40Y37/CLBLL_WW2END1 CLBLL_L_X40Y38/CLBLL_FAN6 CLBLL_L_X40Y38/CLBLL_L_CE CLBLL_L_X42Y30/CLBLL_EE4A1 CLBLL_L_X42Y35/CLBLL_LOGIC_OUTS10 CLBLL_L_X42Y35/CLBLL_L_C CLBLL_L_X42Y36/CLBLL_FAN7 CLBLL_L_X42Y36/CLBLL_LL_CE CLBLL_L_X42Y37/CLBLL_NW2A2 CLBLL_L_X42Y38/CLBLL_NE2A2 CLBLL_R_X45Y30/CLBLL_EE2A1 CLBLL_R_X45Y30/CLBLL_FAN7 CLBLL_R_X45Y30/CLBLL_LL_CE CLBLL_R_X45Y30/CLBLL_WR1END2 CLBLM_L_X36Y34/CLBLM_FAN6 CLBLM_L_X36Y34/CLBLM_L_CE CLBLM_L_X36Y37/CLBLM_FAN6 CLBLM_L_X36Y37/CLBLM_L_CE CLBLM_L_X46Y30/CLBLM_EE2A1 CLBLM_L_X46Y30/CLBLM_WR1END2 CLBLM_R_X37Y31/CLBLM_FAN6 CLBLM_R_X37Y31/CLBLM_L_CE CLBLM_R_X37Y34/CLBLM_WW2A1 CLBLM_R_X37Y37/CLBLM_FAN6 CLBLM_R_X37Y37/CLBLM_L_CE CLBLM_R_X37Y37/CLBLM_WL1END1 CLBLM_R_X39Y29/CLBLM_EE2BEG1 CLBLM_R_X39Y35/CLBLM_FAN6 CLBLM_R_X39Y35/CLBLM_L_CE CLBLM_R_X39Y35/CLBLM_SE4BEG1 CLBLM_R_X39Y37/CLBLM_WW2END1 CLBLM_R_X41Y29/CLBLM_FAN6 CLBLM_R_X41Y29/CLBLM_L_CE CLBLM_R_X41Y30/CLBLM_EE4A1 CLBLM_R_X41Y37/CLBLM_NW2A2 CLBLM_R_X41Y38/CLBLM_NE2A2 CLBLM_R_X43Y30/CLBLM_EE4C1 CLBLM_R_X43Y30/CLBLM_FAN7 CLBLM_R_X43Y30/CLBLM_M_CE CLBLM_R_X43Y30/CLBLM_WR1END2 CLBLM_R_X43Y39/CLBLM_FAN6 CLBLM_R_X43Y39/CLBLM_L_CE INT_L_X36Y31/SE2A1 INT_L_X36Y32/SE2BEG1 INT_L_X36Y32/SS2END1 INT_L_X36Y33/SS2A1 INT_L_X36Y34/FAN_ALT6 INT_L_X36Y34/FAN_L6 INT_L_X36Y34/SS2BEG1 INT_L_X36Y34/WW2END1 INT_L_X36Y37/FAN_ALT1 INT_L_X36Y37/FAN_ALT6 INT_L_X36Y37/FAN_BOUNCE1 INT_L_X36Y37/FAN_L6 INT_L_X36Y37/WR1END3 INT_L_X38Y34/SW2END1 INT_L_X38Y34/WW2BEG1 INT_L_X38Y37/WL1BEG1 INT_L_X38Y37/WR1END3 INT_L_X40Y29/EE2A1 INT_L_X40Y30/EE4BEG1 INT_L_X40Y30/FAN_ALT7 INT_L_X40Y30/FAN_L7 INT_L_X40Y30/SW2END1 INT_L_X40Y31/SE6E1 INT_L_X40Y32/SE6D1 INT_L_X40Y33/SE6C1 INT_L_X40Y34/FAN_ALT7 INT_L_X40Y34/FAN_L7 INT_L_X40Y34/SE6B1 INT_L_X40Y34/SS2END1 INT_L_X40Y35/SE6A1 INT_L_X40Y35/SS2A1 INT_L_X40Y36/SS2BEG1 INT_L_X40Y36/SW2END1 INT_L_X40Y37/WW2A1 INT_L_X40Y38/FAN_ALT6 INT_L_X40Y38/FAN_L6 INT_L_X40Y38/NW2END2 INT_L_X42Y30/EE4B1 INT_L_X42Y35/LOGIC_OUTS_L10 INT_L_X42Y35/NR1BEG2 INT_L_X42Y36/FAN_ALT7 INT_L_X42Y36/FAN_L7 INT_L_X42Y36/NR1END2 INT_L_X42Y36/NW2BEG2 INT_L_X42Y37/NW2A2 INT_L_X42Y38/EL1BEG1 INT_L_X42Y38/NE2END2 INT_L_X44Y30/EE2BEG1 INT_L_X44Y30/EE4END1 INT_L_X44Y30/WR1BEG2 INT_L_X46Y30/EE2END1 INT_L_X46Y30/WR1BEG2 INT_R_X37Y31/FAN6 INT_R_X37Y31/FAN_ALT6 INT_R_X37Y31/SE2END1 INT_R_X37Y34/WW2A1 INT_R_X37Y37/FAN6 INT_R_X37Y37/FAN_ALT6 INT_R_X37Y37/WL1END1 INT_R_X37Y37/WR1BEG3 INT_R_X39Y29/EE2BEG1 INT_R_X39Y29/SS6END1 INT_R_X39Y30/SS6E1 INT_R_X39Y31/SS6D1 INT_R_X39Y32/SS6C1 INT_R_X39Y33/SS6B1 INT_R_X39Y34/SS6A1 INT_R_X39Y34/SW2A1 INT_R_X39Y35/FAN6 INT_R_X39Y35/FAN_ALT6 INT_R_X39Y35/SE6BEG1 INT_R_X39Y35/SS2END1 INT_R_X39Y35/SS6BEG1 INT_R_X39Y35/SW2BEG1 INT_R_X39Y36/SS2A1 INT_R_X39Y37/SS2BEG1 INT_R_X39Y37/WR1BEG3 INT_R_X39Y37/WW2END1 INT_R_X41Y29/EE2END1 INT_R_X41Y29/FAN6 INT_R_X41Y29/FAN_ALT6 INT_R_X41Y30/EE4A1 INT_R_X41Y30/SW2A1 INT_R_X41Y31/SE6END1 INT_R_X41Y31/SW2BEG1 INT_R_X41Y36/SW2A1 INT_R_X41Y37/NE2BEG2 INT_R_X41Y37/NW2BEG2 INT_R_X41Y37/NW2END2 INT_R_X41Y37/SW2BEG1 INT_R_X41Y37/WW2BEG1 INT_R_X41Y38/NE2A2 INT_R_X41Y38/NW2A2 INT_R_X43Y30/EE4C1 INT_R_X43Y30/FAN7 INT_R_X43Y30/FAN_ALT7 INT_R_X43Y30/WR1END2 INT_R_X43Y38/EL1END1 INT_R_X43Y38/NR1BEG1 INT_R_X43Y39/FAN6 INT_R_X43Y39/FAN_ALT6 INT_R_X43Y39/NR1END1 INT_R_X45Y30/EE2A1 INT_R_X45Y30/FAN7 INT_R_X45Y30/FAN_ALT7 INT_R_X45Y30/WR1END2 VBRK_X113Y32/VBRK_EE2A1 VBRK_X113Y32/VBRK_WR1END2 VBRK_X99Y31/VBRK_EE2BEG1 VBRK_X99Y37/VBRK_SE4BEG1 VBRK_X99Y39/VBRK_WW2END1 
pips: CLBLL_L_X40Y30/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE CLBLL_L_X40Y34/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE CLBLL_L_X40Y38/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLL_L_X42Y35/CLBLL_L.CLBLL_L_C->CLBLL_LOGIC_OUTS10 CLBLL_L_X42Y36/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE CLBLL_R_X45Y30/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLM_L_X36Y34/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X36Y37/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X37Y31/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X37Y37/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X39Y35/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X41Y29/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X43Y30/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X43Y39/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE INT_L_X36Y32/INT_L.SS2END1->>SE2BEG1 INT_L_X36Y34/INT_L.FAN_ALT6->>FAN_L6 INT_L_X36Y34/INT_L.WW2END1->>FAN_ALT6 INT_L_X36Y34/INT_L.WW2END1->>SS2BEG1 INT_L_X36Y37/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X36Y37/INT_L.FAN_ALT6->>FAN_L6 INT_L_X36Y37/INT_L.FAN_BOUNCE1->>FAN_ALT6 INT_L_X36Y37/INT_L.WR1END3->>FAN_ALT1 INT_L_X38Y34/INT_L.SW2END1->>WW2BEG1 INT_L_X38Y37/INT_L.WR1END3->>WL1BEG1 INT_L_X40Y30/INT_L.FAN_ALT7->>FAN_L7 INT_L_X40Y30/INT_L.SW2END1->>EE4BEG1 INT_L_X40Y30/INT_L.SW2END1->>FAN_ALT7 INT_L_X40Y34/INT_L.FAN_ALT7->>FAN_L7 INT_L_X40Y34/INT_L.SS2END1->>FAN_ALT7 INT_L_X40Y36/INT_L.SW2END1->>SS2BEG1 INT_L_X40Y38/INT_L.FAN_ALT6->>FAN_L6 INT_L_X40Y38/INT_L.NW2END2->>FAN_ALT6 INT_L_X42Y35/INT_L.LOGIC_OUTS_L10->>NR1BEG2 INT_L_X42Y36/INT_L.FAN_ALT7->>FAN_L7 INT_L_X42Y36/INT_L.NR1END2->>FAN_ALT7 INT_L_X42Y36/INT_L.NR1END2->>NW2BEG2 INT_L_X42Y38/INT_L.NE2END2->>EL1BEG1 INT_L_X44Y30/INT_L.EE4END1->>EE2BEG1 INT_L_X44Y30/INT_L.EE4END1->>WR1BEG2 INT_L_X46Y30/INT_L.EE2END1->>WR1BEG2 INT_R_X37Y31/INT_R.FAN_ALT6->>FAN6 INT_R_X37Y31/INT_R.SE2END1->>FAN_ALT6 INT_R_X37Y37/INT_R.FAN_ALT6->>FAN6 INT_R_X37Y37/INT_R.WL1END1->>FAN_ALT6 INT_R_X37Y37/INT_R.WL1END1->>WR1BEG3 INT_R_X39Y29/INT_R.SS6END1->>EE2BEG1 INT_R_X39Y35/INT_R.FAN_ALT6->>FAN6 INT_R_X39Y35/INT_R.SS2END1->>FAN_ALT6 INT_R_X39Y35/INT_R.SS2END1->>SE6BEG1 INT_R_X39Y35/INT_R.SS2END1->>SS6BEG1 INT_R_X39Y35/INT_R.SS2END1->>SW2BEG1 INT_R_X39Y37/INT_R.WW2END1->>SS2BEG1 INT_R_X39Y37/INT_R.WW2END1->>WR1BEG3 INT_R_X41Y29/INT_R.EE2END1->>FAN_ALT6 INT_R_X41Y29/INT_R.FAN_ALT6->>FAN6 INT_R_X41Y31/INT_R.SE6END1->>SW2BEG1 INT_R_X41Y37/INT_R.NW2END2->>NE2BEG2 INT_R_X41Y37/INT_R.NW2END2->>NW2BEG2 INT_R_X41Y37/INT_R.NW2END2->>SW2BEG1 INT_R_X41Y37/INT_R.NW2END2->>WW2BEG1 INT_R_X43Y30/INT_R.FAN_ALT7->>FAN7 INT_R_X43Y30/INT_R.WR1END2->>FAN_ALT7 INT_R_X43Y38/INT_R.EL1END1->>NR1BEG1 INT_R_X43Y39/INT_R.FAN_ALT6->>FAN6 INT_R_X43Y39/INT_R.NR1END1->>FAN_ALT6 INT_R_X45Y30/INT_R.FAN_ALT7->>FAN7 INT_R_X45Y30/INT_R.WR1END2->>FAN_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 33, 

register_block.gen_stat_reg.dirq_i_1_n_0 - 
wires: CLBLL_L_X42Y38/CLBLL_LL_AMUX CLBLL_L_X42Y38/CLBLL_LOGIC_OUTS20 CLBLL_L_X42Y39/CLBLL_BYP1 CLBLL_L_X42Y39/CLBLL_LL_AX INT_L_X42Y38/LOGIC_OUTS_L20 INT_L_X42Y38/NL1BEG1 INT_L_X42Y39/BYP_ALT1 INT_L_X42Y39/BYP_L1 INT_L_X42Y39/NL1END1 
pips: CLBLL_L_X42Y38/CLBLL_L.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLL_L_X42Y39/CLBLL_L.CLBLL_BYP1->CLBLL_LL_AX INT_L_X42Y38/INT_L.LOGIC_OUTS_L20->>NL1BEG1 INT_L_X42Y39/INT_L.BYP_ALT1->>BYP_L1 INT_L_X42Y39/INT_L.NL1END1->>BYP_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

irq - 
wires: CLBLL_L_X42Y38/CLBLL_IMUX11 CLBLL_L_X42Y38/CLBLL_LL_A4 CLBLM_R_X43Y38/CLBLM_LOGIC_OUTS6 CLBLM_R_X43Y38/CLBLM_M_CQ INT_L_X42Y38/IMUX_L11 INT_L_X42Y38/WL1END1 INT_R_X43Y38/LOGIC_OUTS6 INT_R_X43Y38/WL1BEG1 
pips: CLBLL_L_X42Y38/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 CLBLM_R_X43Y38/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_L_X42Y38/INT_L.WL1END1->>IMUX_L11 INT_R_X43Y38/INT_R.LOGIC_OUTS6->>WL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

register_block.gen_stat_reg.int_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

register_block.gen_stat_reg.int_i_3_n_0 - 
wires: CLBLL_L_X42Y38/CLBLL_IMUX12 CLBLL_L_X42Y38/CLBLL_LL_B6 CLBLL_L_X42Y39/CLBLL_LL_A CLBLL_L_X42Y39/CLBLL_LOGIC_OUTS12 INT_L_X42Y38/FAN_BOUNCE_S3_0 INT_L_X42Y38/IMUX_L12 INT_L_X42Y39/FAN_ALT0 INT_L_X42Y39/FAN_BOUNCE0 INT_L_X42Y39/LOGIC_OUTS_L12 
pips: CLBLL_L_X42Y38/CLBLL_L.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_L_X42Y39/CLBLL_L.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 INT_L_X42Y38/INT_L.FAN_BOUNCE_S3_0->>IMUX_L12 INT_L_X42Y39/INT_L.FAN_ALT0->>FAN_BOUNCE0 INT_L_X42Y39/INT_L.LOGIC_OUTS_L12->>FAN_ALT0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

register_block.gen_stat_reg.int_i_5_n_0 - 
wires: CLBLL_L_X42Y38/CLBLL_IMUX24 CLBLL_L_X42Y38/CLBLL_LL_A CLBLL_L_X42Y38/CLBLL_LL_B5 CLBLL_L_X42Y38/CLBLL_LOGIC_OUTS12 INT_L_X42Y38/IMUX_L24 INT_L_X42Y38/LOGIC_OUTS_L12 
pips: CLBLL_L_X42Y38/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_L_X42Y38/CLBLL_L.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 INT_L_X42Y38/INT_L.LOGIC_OUTS_L12->>IMUX_L24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

register_block.gen_stat_reg.int_i_2_n_0 - 
wires: BRAM_INT_INTERFACE_L_X38Y33/INT_INTERFACE_WW4B1 BRAM_INT_INTERFACE_L_X38Y35/INT_INTERFACE_EE4A2 BRAM_INT_INTERFACE_L_X38Y39/INT_INTERFACE_NW2A2 BRAM_INT_INTERFACE_L_X44Y33/INT_INTERFACE_EE2A1 BRAM_INT_INTERFACE_L_X44Y35/INT_INTERFACE_WR1END2 BRAM_L_X38Y30/BRAM_WW4B1_3 BRAM_L_X38Y35/BRAM_EE4A2_0 BRAM_L_X38Y35/BRAM_NW2A2_4 BRAM_L_X44Y30/BRAM_EE2A1_3 BRAM_L_X44Y35/BRAM_WR1END2_0 CLBLL_L_X40Y27/CLBLL_CTRL0 CLBLL_L_X40Y27/CLBLL_CTRL1 CLBLL_L_X40Y27/CLBLL_ER1BEG2 CLBLL_L_X40Y27/CLBLL_LL_SR CLBLL_L_X40Y27/CLBLL_L_SR CLBLL_L_X40Y28/CLBLL_SE2A1 CLBLL_L_X40Y30/CLBLL_NE2A1 CLBLL_L_X40Y31/CLBLL_CTRL1 CLBLL_L_X40Y31/CLBLL_LL_SR CLBLL_L_X40Y31/CLBLL_WR1END2 CLBLL_L_X40Y34/CLBLL_CTRL1 CLBLL_L_X40Y34/CLBLL_LL_SR CLBLL_L_X40Y35/CLBLL_CTRL0 CLBLL_L_X40Y35/CLBLL_EE4C2 CLBLL_L_X40Y35/CLBLL_L_SR CLBLL_L_X40Y36/CLBLL_CTRL0 CLBLL_L_X40Y36/CLBLL_CTRL1 CLBLL_L_X40Y36/CLBLL_LL_SR CLBLL_L_X40Y36/CLBLL_L_SR CLBLL_L_X40Y38/CLBLL_WW2A1 CLBLL_L_X42Y33/CLBLL_CTRL0 CLBLL_L_X42Y33/CLBLL_ER1BEG2 CLBLL_L_X42Y33/CLBLL_L_SR CLBLL_L_X42Y33/CLBLL_NE2A1 CLBLL_L_X42Y33/CLBLL_WR1END2 CLBLL_L_X42Y34/CLBLL_CTRL0 CLBLL_L_X42Y34/CLBLL_L_SR CLBLL_L_X42Y34/CLBLL_NW2A1 CLBLL_L_X42Y35/CLBLL_CTRL0 CLBLL_L_X42Y35/CLBLL_CTRL1 CLBLL_L_X42Y35/CLBLL_ER1BEG2 CLBLL_L_X42Y35/CLBLL_LL_SR CLBLL_L_X42Y35/CLBLL_L_SR CLBLL_L_X42Y37/CLBLL_CTRL0 CLBLL_L_X42Y37/CLBLL_ER1BEG2 CLBLL_L_X42Y37/CLBLL_L_SR CLBLL_L_X42Y38/CLBLL_CTRL1 CLBLL_L_X42Y38/CLBLL_LL_SR CLBLM_L_X34Y33/CLBLM_CTRL0 CLBLM_L_X34Y33/CLBLM_L_SR CLBLM_L_X36Y33/CLBLM_WW4END1 CLBLM_L_X36Y37/CLBLM_CTRL1 CLBLM_L_X36Y37/CLBLM_M_SR CLBLM_L_X36Y38/CLBLM_CTRL0 CLBLM_L_X36Y38/CLBLM_L_SR CLBLM_R_X37Y33/CLBLM_WW4B1 CLBLM_R_X37Y35/CLBLM_EE4A2 CLBLM_R_X37Y36/CLBLM_CTRL0 CLBLM_R_X37Y36/CLBLM_CTRL1 CLBLM_R_X37Y36/CLBLM_L_SR CLBLM_R_X37Y36/CLBLM_M_SR CLBLM_R_X37Y38/CLBLM_CTRL0 CLBLM_R_X37Y38/CLBLM_CTRL1 CLBLM_R_X37Y38/CLBLM_L_SR CLBLM_R_X37Y38/CLBLM_M_SR CLBLM_R_X37Y39/CLBLM_NW2A2 CLBLM_R_X39Y27/CLBLM_ER1BEG2 CLBLM_R_X39Y28/CLBLM_SE2A1 CLBLM_R_X39Y29/CLBLM_LOGIC_OUTS23 CLBLM_R_X39Y29/CLBLM_M_DMUX CLBLM_R_X39Y30/CLBLM_NE2A1 CLBLM_R_X39Y31/CLBLM_CTRL0 CLBLM_R_X39Y31/CLBLM_L_SR CLBLM_R_X39Y31/CLBLM_WR1END2 CLBLM_R_X39Y33/CLBLM_CTRL1 CLBLM_R_X39Y33/CLBLM_M_SR CLBLM_R_X39Y34/CLBLM_CTRL0 CLBLM_R_X39Y34/CLBLM_L_SR CLBLM_R_X39Y35/CLBLM_EE4C2 CLBLM_R_X39Y38/CLBLM_CTRL0 CLBLM_R_X39Y38/CLBLM_L_SR CLBLM_R_X39Y38/CLBLM_WW2A1 CLBLM_R_X41Y26/CLBLM_CTRL1 CLBLM_R_X41Y26/CLBLM_M_SR CLBLM_R_X41Y27/CLBLM_CTRL0 CLBLM_R_X41Y27/CLBLM_CTRL1 CLBLM_R_X41Y27/CLBLM_L_SR CLBLM_R_X41Y27/CLBLM_M_SR CLBLM_R_X41Y29/CLBLM_CTRL0 CLBLM_R_X41Y29/CLBLM_CTRL1 CLBLM_R_X41Y29/CLBLM_L_SR CLBLM_R_X41Y29/CLBLM_M_SR CLBLM_R_X41Y30/CLBLM_CTRL0 CLBLM_R_X41Y30/CLBLM_L_SR CLBLM_R_X41Y32/CLBLM_CTRL1 CLBLM_R_X41Y32/CLBLM_M_SR CLBLM_R_X41Y33/CLBLM_CTRL1 CLBLM_R_X41Y33/CLBLM_ER1BEG2 CLBLM_R_X41Y33/CLBLM_M_SR CLBLM_R_X41Y33/CLBLM_NE2A1 CLBLM_R_X41Y33/CLBLM_WR1END2 CLBLM_R_X41Y34/CLBLM_CTRL0 CLBLM_R_X41Y34/CLBLM_L_SR CLBLM_R_X41Y34/CLBLM_NW2A1 CLBLM_R_X41Y35/CLBLM_ER1BEG2 CLBLM_R_X41Y37/CLBLM_ER1BEG2 CLBLM_R_X43Y33/CLBLM_EE2A1 CLBLM_R_X43Y35/CLBLM_CTRL0 CLBLM_R_X43Y35/CLBLM_CTRL1 CLBLM_R_X43Y35/CLBLM_L_SR CLBLM_R_X43Y35/CLBLM_M_SR CLBLM_R_X43Y35/CLBLM_WR1END2 DSP_R_X35Y30/DSP_WW4END1_3 INT_INTERFACE_R_X35Y33/INT_INTERFACE_WW4END1 INT_L_X34Y33/CTRL_L0 INT_L_X34Y33/WR1END2 INT_L_X36Y33/WW4C1 INT_L_X36Y35/EE4BEG2 INT_L_X36Y35/SS2END2 INT_L_X36Y36/SS2A2 INT_L_X36Y37/CTRL_L1 INT_L_X36Y37/SR1END2 INT_L_X36Y37/SS2BEG2 INT_L_X36Y38/BYP_ALT4 INT_L_X36Y38/BYP_BOUNCE4 INT_L_X36Y38/CTRL_L0 INT_L_X36Y38/SR1BEG2 INT_L_X36Y38/WL1END1 INT_L_X38Y33/WW4A1 INT_L_X38Y35/EE4B2 INT_L_X38Y38/ER1BEG2 INT_L_X38Y38/NW2BEG2 INT_L_X38Y38/WW2END1 INT_L_X38Y39/NW2A2 INT_L_X40Y26/ER1BEG2 INT_L_X40Y26/SL1END1 INT_L_X40Y27/CTRL_L0 INT_L_X40Y27/CTRL_L1 INT_L_X40Y27/ER1BEG2 INT_L_X40Y27/ER1END2 INT_L_X40Y27/NE2BEG2 INT_L_X40Y27/SL1BEG1 INT_L_X40Y27/SL1END1 INT_L_X40Y28/NE2A2 INT_L_X40Y28/SE2END1 INT_L_X40Y28/SL1BEG1 INT_L_X40Y30/NE2END1 INT_L_X40Y30/NR1BEG1 INT_L_X40Y31/CTRL_L1 INT_L_X40Y31/GFAN0 INT_L_X40Y31/NE2BEG1 INT_L_X40Y31/NR1END1 INT_L_X40Y31/WR1BEG2 INT_L_X40Y32/NE2A1 INT_L_X40Y34/CTRL_L1 INT_L_X40Y34/WR1END2 INT_L_X40Y35/CTRL_L0 INT_L_X40Y35/EE4END2 INT_L_X40Y36/CTRL_L0 INT_L_X40Y36/CTRL_L1 INT_L_X40Y36/WR1END2 INT_L_X40Y38/WR1END2 INT_L_X40Y38/WW2BEG1 INT_L_X42Y33/CTRL_L0 INT_L_X42Y33/EE2BEG1 INT_L_X42Y33/ER1END2 INT_L_X42Y33/NE2END1 INT_L_X42Y33/NR1BEG2 INT_L_X42Y33/NW2BEG1 INT_L_X42Y33/WR1BEG2 INT_L_X42Y34/CTRL_L0 INT_L_X42Y34/NR1END2 INT_L_X42Y34/NW2A1 INT_L_X42Y35/CTRL_L0 INT_L_X42Y35/CTRL_L1 INT_L_X42Y35/ER1END2 INT_L_X42Y37/CTRL_L0 INT_L_X42Y37/ER1END2 INT_L_X42Y37/NR1BEG2 INT_L_X42Y38/CTRL_L1 INT_L_X42Y38/NR1END2 INT_L_X44Y33/EE2END1 INT_L_X44Y33/NN2BEG1 INT_L_X44Y34/NN2A1 INT_L_X44Y35/NN2END1 INT_L_X44Y35/WR1BEG2 INT_R_X35Y33/WR1BEG2 INT_R_X35Y33/WW4END1 INT_R_X37Y33/WW4B1 INT_R_X37Y35/EE4A2 INT_R_X37Y36/CTRL0 INT_R_X37Y36/CTRL1 INT_R_X37Y36/FAN_ALT1 INT_R_X37Y36/FAN_BOUNCE1 INT_R_X37Y36/SS2END2 INT_R_X37Y37/SS2A2 INT_R_X37Y38/CTRL0 INT_R_X37Y38/CTRL1 INT_R_X37Y38/SR1END2 INT_R_X37Y38/SS2BEG2 INT_R_X37Y38/WL1BEG1 INT_R_X37Y39/NW2END2 INT_R_X37Y39/SR1BEG2 INT_R_X39Y27/ER1BEG2 INT_R_X39Y27/SS2END1 INT_R_X39Y28/SE2A1 INT_R_X39Y28/SS2A1 INT_R_X39Y29/LOGIC_OUTS23 INT_R_X39Y29/NE2BEG1 INT_R_X39Y29/NN2BEG1 INT_R_X39Y29/SE2BEG1 INT_R_X39Y29/SS2BEG1 INT_R_X39Y30/NE2A1 INT_R_X39Y30/NN2A1 INT_R_X39Y31/BYP_ALT4 INT_R_X39Y31/BYP_BOUNCE4 INT_R_X39Y31/CTRL0 INT_R_X39Y31/NN2BEG1 INT_R_X39Y31/NN2BEG2 INT_R_X39Y31/NN2END1 INT_R_X39Y31/WR1END2 INT_R_X39Y32/NN2A1 INT_R_X39Y32/NN2A2 INT_R_X39Y33/BYP_ALT4 INT_R_X39Y33/BYP_BOUNCE4 INT_R_X39Y33/CTRL1 INT_R_X39Y33/NN2END1 INT_R_X39Y33/NN2END2 INT_R_X39Y33/NR1BEG2 INT_R_X39Y33/WW4BEG1 INT_R_X39Y34/CTRL0 INT_R_X39Y34/NR1END2 INT_R_X39Y35/EE4C2 INT_R_X39Y38/CTRL0 INT_R_X39Y38/ER1END2 INT_R_X39Y38/WW2A1 INT_R_X41Y26/CTRL1 INT_R_X41Y26/ER1END2 INT_R_X41Y27/CTRL0 INT_R_X41Y27/CTRL1 INT_R_X41Y27/ER1END2 INT_R_X41Y28/NE2END2 INT_R_X41Y28/NR1BEG2 INT_R_X41Y29/CTRL0 INT_R_X41Y29/CTRL1 INT_R_X41Y29/NR1BEG2 INT_R_X41Y29/NR1END2 INT_R_X41Y30/CTRL0 INT_R_X41Y30/NR1END2 INT_R_X41Y32/BYP_ALT4 INT_R_X41Y32/BYP_BOUNCE4 INT_R_X41Y32/CTRL1 INT_R_X41Y32/NE2BEG1 INT_R_X41Y32/NE2END1 INT_R_X41Y33/CTRL1 INT_R_X41Y33/ER1BEG2 INT_R_X41Y33/NE2A1 INT_R_X41Y33/SR1END1 INT_R_X41Y33/WR1END2 INT_R_X41Y34/BYP_ALT4 INT_R_X41Y34/BYP_BOUNCE4 INT_R_X41Y34/CTRL0 INT_R_X41Y34/NN2BEG1 INT_R_X41Y34/NW2END1 INT_R_X41Y34/SR1BEG1 INT_R_X41Y34/WR1BEG2 INT_R_X41Y35/ER1BEG2 INT_R_X41Y35/NN2A1 INT_R_X41Y35/SS2END1 INT_R_X41Y36/NN2BEG1 INT_R_X41Y36/NN2END1 INT_R_X41Y36/SS2A1 INT_R_X41Y36/WR1BEG2 INT_R_X41Y37/ER1BEG2 INT_R_X41Y37/NN2A1 INT_R_X41Y37/SR1END1 INT_R_X41Y37/SS2BEG1 INT_R_X41Y38/NN2END1 INT_R_X41Y38/SR1BEG1 INT_R_X41Y38/WR1BEG2 INT_R_X43Y33/EE2A1 INT_R_X43Y35/CTRL0 INT_R_X43Y35/CTRL1 INT_R_X43Y35/WR1END2 VBRK_X89Y35/VBRK_WW4END1 VBRK_X99Y29/VBRK_ER1BEG2 VBRK_X99Y30/VBRK_SE2A1 VBRK_X99Y32/VBRK_NE2A1 VBRK_X99Y33/VBRK_WR1END2 VBRK_X99Y37/VBRK_EE4C2 VBRK_X99Y40/VBRK_WW2A1 
pips: CLBLL_L_X40Y27/CLBLL_L.CLBLL_CTRL0->CLBLL_L_SR CLBLL_L_X40Y27/CLBLL_L.CLBLL_CTRL1->CLBLL_LL_SR CLBLL_L_X40Y31/CLBLL_L.CLBLL_CTRL1->CLBLL_LL_SR CLBLL_L_X40Y34/CLBLL_L.CLBLL_CTRL1->CLBLL_LL_SR CLBLL_L_X40Y35/CLBLL_L.CLBLL_CTRL0->CLBLL_L_SR CLBLL_L_X40Y36/CLBLL_L.CLBLL_CTRL0->CLBLL_L_SR CLBLL_L_X40Y36/CLBLL_L.CLBLL_CTRL1->CLBLL_LL_SR CLBLL_L_X42Y33/CLBLL_L.CLBLL_CTRL0->CLBLL_L_SR CLBLL_L_X42Y34/CLBLL_L.CLBLL_CTRL0->CLBLL_L_SR CLBLL_L_X42Y35/CLBLL_L.CLBLL_CTRL0->CLBLL_L_SR CLBLL_L_X42Y35/CLBLL_L.CLBLL_CTRL1->CLBLL_LL_SR CLBLL_L_X42Y37/CLBLL_L.CLBLL_CTRL0->CLBLL_L_SR CLBLL_L_X42Y38/CLBLL_L.CLBLL_CTRL1->CLBLL_LL_SR CLBLM_L_X34Y33/CLBLM_L.CLBLM_CTRL0->CLBLM_L_SR CLBLM_L_X36Y37/CLBLM_L.CLBLM_CTRL1->CLBLM_M_SR CLBLM_L_X36Y38/CLBLM_L.CLBLM_CTRL0->CLBLM_L_SR CLBLM_R_X37Y36/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR CLBLM_R_X37Y36/CLBLM_R.CLBLM_CTRL1->CLBLM_M_SR CLBLM_R_X37Y38/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR CLBLM_R_X37Y38/CLBLM_R.CLBLM_CTRL1->CLBLM_M_SR CLBLM_R_X39Y29/CLBLM_R.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 CLBLM_R_X39Y31/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR CLBLM_R_X39Y33/CLBLM_R.CLBLM_CTRL1->CLBLM_M_SR CLBLM_R_X39Y34/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR CLBLM_R_X39Y38/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR CLBLM_R_X41Y26/CLBLM_R.CLBLM_CTRL1->CLBLM_M_SR CLBLM_R_X41Y27/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR CLBLM_R_X41Y27/CLBLM_R.CLBLM_CTRL1->CLBLM_M_SR CLBLM_R_X41Y29/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR CLBLM_R_X41Y29/CLBLM_R.CLBLM_CTRL1->CLBLM_M_SR CLBLM_R_X41Y30/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR CLBLM_R_X41Y32/CLBLM_R.CLBLM_CTRL1->CLBLM_M_SR CLBLM_R_X41Y33/CLBLM_R.CLBLM_CTRL1->CLBLM_M_SR CLBLM_R_X41Y34/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR CLBLM_R_X43Y35/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR CLBLM_R_X43Y35/CLBLM_R.CLBLM_CTRL1->CLBLM_M_SR INT_L_X34Y33/INT_L.WR1END2->>CTRL_L0 INT_L_X36Y35/INT_L.SS2END2->>EE4BEG2 INT_L_X36Y37/INT_L.SR1END2->>CTRL_L1 INT_L_X36Y37/INT_L.SR1END2->>SS2BEG2 INT_L_X36Y38/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X36Y38/INT_L.BYP_BOUNCE4->>CTRL_L0 INT_L_X36Y38/INT_L.WL1END1->>BYP_ALT4 INT_L_X36Y38/INT_L.WL1END1->>SR1BEG2 INT_L_X38Y38/INT_L.WW2END1->>ER1BEG2 INT_L_X38Y38/INT_L.WW2END1->>NW2BEG2 INT_L_X40Y26/INT_L.SL1END1->>ER1BEG2 INT_L_X40Y27/INT_L.ER1END2->>CTRL_L0 INT_L_X40Y27/INT_L.ER1END2->>CTRL_L1 INT_L_X40Y27/INT_L.ER1END2->>NE2BEG2 INT_L_X40Y27/INT_L.SL1END1->>ER1BEG2 INT_L_X40Y27/INT_L.SL1END1->>SL1BEG1 INT_L_X40Y28/INT_L.SE2END1->>SL1BEG1 INT_L_X40Y30/INT_L.NE2END1->>NR1BEG1 INT_L_X40Y31/INT_L.GFAN0->>CTRL_L1 INT_L_X40Y31/INT_L.NR1END1->>GFAN0 INT_L_X40Y31/INT_L.NR1END1->>NE2BEG1 INT_L_X40Y31/INT_L.NR1END1->>WR1BEG2 INT_L_X40Y34/INT_L.WR1END2->>CTRL_L1 INT_L_X40Y35/INT_L.EE4END2->>CTRL_L0 INT_L_X40Y36/INT_L.WR1END2->>CTRL_L0 INT_L_X40Y36/INT_L.WR1END2->>CTRL_L1 INT_L_X40Y38/INT_L.WR1END2->>WW2BEG1 INT_L_X42Y33/INT_L.ER1END2->>CTRL_L0 INT_L_X42Y33/INT_L.ER1END2->>NR1BEG2 INT_L_X42Y33/INT_L.NE2END1->>EE2BEG1 INT_L_X42Y33/INT_L.NE2END1->>NW2BEG1 INT_L_X42Y33/INT_L.NE2END1->>WR1BEG2 INT_L_X42Y34/INT_L.NR1END2->>CTRL_L0 INT_L_X42Y35/INT_L.ER1END2->>CTRL_L0 INT_L_X42Y35/INT_L.ER1END2->>CTRL_L1 INT_L_X42Y37/INT_L.ER1END2->>CTRL_L0 INT_L_X42Y37/INT_L.ER1END2->>NR1BEG2 INT_L_X42Y38/INT_L.NR1END2->>CTRL_L1 INT_L_X44Y33/INT_L.EE2END1->>NN2BEG1 INT_L_X44Y35/INT_L.NN2END1->>WR1BEG2 INT_R_X35Y33/INT_R.WW4END1->>WR1BEG2 INT_R_X37Y36/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X37Y36/INT_R.FAN_BOUNCE1->>CTRL0 INT_R_X37Y36/INT_R.FAN_BOUNCE1->>CTRL1 INT_R_X37Y36/INT_R.SS2END2->>FAN_ALT1 INT_R_X37Y38/INT_R.SR1END2->>CTRL0 INT_R_X37Y38/INT_R.SR1END2->>CTRL1 INT_R_X37Y38/INT_R.SR1END2->>SS2BEG2 INT_R_X37Y38/INT_R.SR1END2->>WL1BEG1 INT_R_X37Y39/INT_R.NW2END2->>SR1BEG2 INT_R_X39Y27/INT_R.SS2END1->>ER1BEG2 INT_R_X39Y29/INT_R.LOGIC_OUTS23->>NE2BEG1 INT_R_X39Y29/INT_R.LOGIC_OUTS23->>NN2BEG1 INT_R_X39Y29/INT_R.LOGIC_OUTS23->>SE2BEG1 INT_R_X39Y29/INT_R.LOGIC_OUTS23->>SS2BEG1 INT_R_X39Y31/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X39Y31/INT_R.BYP_BOUNCE4->>CTRL0 INT_R_X39Y31/INT_R.NN2END1->>BYP_ALT4 INT_R_X39Y31/INT_R.NN2END1->>NN2BEG1 INT_R_X39Y31/INT_R.WR1END2->>NN2BEG2 INT_R_X39Y33/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X39Y33/INT_R.BYP_BOUNCE4->>CTRL1 INT_R_X39Y33/INT_R.NN2END1->>BYP_ALT4 INT_R_X39Y33/INT_R.NN2END1->>WW4BEG1 INT_R_X39Y33/INT_R.NN2END2->>NR1BEG2 INT_R_X39Y34/INT_R.NR1END2->>CTRL0 INT_R_X39Y38/INT_R.ER1END2->>CTRL0 INT_R_X41Y26/INT_R.ER1END2->>CTRL1 INT_R_X41Y27/INT_R.ER1END2->>CTRL0 INT_R_X41Y27/INT_R.ER1END2->>CTRL1 INT_R_X41Y28/INT_R.NE2END2->>NR1BEG2 INT_R_X41Y29/INT_R.NR1END2->>CTRL0 INT_R_X41Y29/INT_R.NR1END2->>CTRL1 INT_R_X41Y29/INT_R.NR1END2->>NR1BEG2 INT_R_X41Y30/INT_R.NR1END2->>CTRL0 INT_R_X41Y32/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X41Y32/INT_R.BYP_BOUNCE4->>CTRL1 INT_R_X41Y32/INT_R.NE2END1->>BYP_ALT4 INT_R_X41Y32/INT_R.NE2END1->>NE2BEG1 INT_R_X41Y33/INT_R.SR1END1->>ER1BEG2 INT_R_X41Y33/INT_R.WR1END2->>CTRL1 INT_R_X41Y34/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X41Y34/INT_R.BYP_BOUNCE4->>CTRL0 INT_R_X41Y34/INT_R.NW2END1->>BYP_ALT4 INT_R_X41Y34/INT_R.NW2END1->>NN2BEG1 INT_R_X41Y34/INT_R.NW2END1->>SR1BEG1 INT_R_X41Y34/INT_R.NW2END1->>WR1BEG2 INT_R_X41Y35/INT_R.SS2END1->>ER1BEG2 INT_R_X41Y36/INT_R.NN2END1->>NN2BEG1 INT_R_X41Y36/INT_R.NN2END1->>WR1BEG2 INT_R_X41Y37/INT_R.SR1END1->>ER1BEG2 INT_R_X41Y37/INT_R.SR1END1->>SS2BEG1 INT_R_X41Y38/INT_R.NN2END1->>SR1BEG1 INT_R_X41Y38/INT_R.NN2END1->>WR1BEG2 INT_R_X43Y35/INT_R.WR1END2->>CTRL0 INT_R_X43Y35/INT_R.WR1END2->>CTRL1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 104, 

u0/CONsel__1 - 
wires: CLBLM_R_X43Y35/CLBLM_IMUX39 CLBLM_R_X43Y35/CLBLM_IMUX47 CLBLM_R_X43Y35/CLBLM_IMUX7 CLBLM_R_X43Y35/CLBLM_LOGIC_OUTS21 CLBLM_R_X43Y35/CLBLM_L_D3 CLBLM_R_X43Y35/CLBLM_M_A1 CLBLM_R_X43Y35/CLBLM_M_B CLBLM_R_X43Y35/CLBLM_M_BMUX CLBLM_R_X43Y35/CLBLM_M_D5 INT_R_X43Y35/IMUX39 INT_R_X43Y35/IMUX47 INT_R_X43Y35/IMUX7 INT_R_X43Y35/LOGIC_OUTS21 
pips: CLBLM_R_X43Y35/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_R_X43Y35/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_R_X43Y35/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X43Y35/CLBLM_R.CLBLM_M_B->>CLBLM_M_BMUX CLBLM_R_X43Y35/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_R_X43Y35/INT_R.LOGIC_OUTS21->>IMUX39 INT_R_X43Y35/INT_R.LOGIC_OUTS21->>IMUX47 INT_R_X43Y35/INT_R.LOGIC_OUTS21->>IMUX7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

u0/register_block.gen_stat_reg.dirq_reg_n_0 - 
wires: CLBLL_L_X42Y38/CLBLL_IMUX1 CLBLL_L_X42Y38/CLBLL_LL_A3 CLBLL_L_X42Y39/CLBLL_LL_AQ CLBLL_L_X42Y39/CLBLL_LOGIC_OUTS4 INT_L_X42Y38/IMUX_L1 INT_L_X42Y38/WL1END0 INT_L_X42Y39/ER1BEG1 INT_L_X42Y39/LOGIC_OUTS_L4 INT_R_X43Y38/SL1END1 INT_R_X43Y38/WL1BEG0 INT_R_X43Y39/ER1END1 INT_R_X43Y39/SL1BEG1 
pips: CLBLL_L_X42Y38/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X42Y39/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 INT_L_X42Y38/INT_L.WL1END0->>IMUX_L1 INT_L_X42Y39/INT_L.LOGIC_OUTS_L4->>ER1BEG1 INT_R_X43Y38/INT_R.SL1END1->>WL1BEG0 INT_R_X43Y39/INT_R.ER1END1->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

statemachine.DMAgo_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/statemachine.c_state_reg_n_0_[1] - 
wires: CLBLL_L_X42Y33/CLBLL_IMUX0 CLBLL_L_X42Y33/CLBLL_IMUX16 CLBLL_L_X42Y33/CLBLL_IMUX20 CLBLL_L_X42Y33/CLBLL_IMUX36 CLBLL_L_X42Y33/CLBLL_LOGIC_OUTS2 CLBLL_L_X42Y33/CLBLL_L_A3 CLBLL_L_X42Y33/CLBLL_L_B3 CLBLL_L_X42Y33/CLBLL_L_C2 CLBLL_L_X42Y33/CLBLL_L_CQ CLBLL_L_X42Y33/CLBLL_L_D2 CLBLL_L_X42Y34/CLBLL_IMUX1 CLBLL_L_X42Y34/CLBLL_IMUX26 CLBLL_L_X42Y34/CLBLL_IMUX33 CLBLL_L_X42Y34/CLBLL_LL_A3 CLBLL_L_X42Y34/CLBLL_L_B4 CLBLL_L_X42Y34/CLBLL_L_C1 INT_L_X42Y32/SR1END3 INT_L_X42Y33/IMUX_L0 INT_L_X42Y33/IMUX_L16 INT_L_X42Y33/IMUX_L20 INT_L_X42Y33/IMUX_L36 INT_L_X42Y33/LOGIC_OUTS_L2 INT_L_X42Y33/NL1BEG1 INT_L_X42Y33/SR1BEG3 INT_L_X42Y33/SR1END_N3_3 INT_L_X42Y34/IMUX_L1 INT_L_X42Y34/IMUX_L26 INT_L_X42Y34/IMUX_L33 INT_L_X42Y34/NL1END1 
pips: CLBLL_L_X42Y33/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_L_X42Y33/CLBLL_L.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_L_X42Y33/CLBLL_L.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_L_X42Y33/CLBLL_L.CLBLL_IMUX36->CLBLL_L_D2 CLBLL_L_X42Y33/CLBLL_L.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 CLBLL_L_X42Y34/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X42Y34/CLBLL_L.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_L_X42Y34/CLBLL_L.CLBLL_IMUX33->CLBLL_L_C1 INT_L_X42Y33/INT_L.LOGIC_OUTS_L2->>IMUX_L20 INT_L_X42Y33/INT_L.LOGIC_OUTS_L2->>IMUX_L36 INT_L_X42Y33/INT_L.LOGIC_OUTS_L2->>NL1BEG1 INT_L_X42Y33/INT_L.LOGIC_OUTS_L2->>SR1BEG3 INT_L_X42Y33/INT_L.SR1END_N3_3->>IMUX_L0 INT_L_X42Y33/INT_L.SR1END_N3_3->>IMUX_L16 INT_L_X42Y34/INT_L.NL1END1->>IMUX_L1 INT_L_X42Y34/INT_L.NL1END1->>IMUX_L26 INT_L_X42Y34/INT_L.NL1END1->>IMUX_L33 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

u1/statemachine.c_state_reg_n_0_[0] - 
wires: CLBLL_L_X42Y33/CLBLL_IMUX19 CLBLL_L_X42Y33/CLBLL_IMUX23 CLBLL_L_X42Y33/CLBLL_IMUX3 CLBLL_L_X42Y33/CLBLL_IMUX37 CLBLL_L_X42Y33/CLBLL_LOGIC_OUTS1 CLBLL_L_X42Y33/CLBLL_L_A2 CLBLL_L_X42Y33/CLBLL_L_B2 CLBLL_L_X42Y33/CLBLL_L_BQ CLBLL_L_X42Y33/CLBLL_L_C3 CLBLL_L_X42Y33/CLBLL_L_D4 CLBLL_L_X42Y34/CLBLL_IMUX13 CLBLL_L_X42Y34/CLBLL_IMUX2 CLBLL_L_X42Y34/CLBLL_IMUX23 CLBLL_L_X42Y34/CLBLL_LL_A2 CLBLL_L_X42Y34/CLBLL_L_B6 CLBLL_L_X42Y34/CLBLL_L_C3 INT_L_X42Y33/BYP_ALT5 INT_L_X42Y33/BYP_BOUNCE5 INT_L_X42Y33/IMUX_L19 INT_L_X42Y33/IMUX_L23 INT_L_X42Y33/IMUX_L3 INT_L_X42Y33/IMUX_L37 INT_L_X42Y33/LOGIC_OUTS_L1 INT_L_X42Y33/NR1BEG1 INT_L_X42Y34/GFAN1 INT_L_X42Y34/IMUX_L13 INT_L_X42Y34/IMUX_L2 INT_L_X42Y34/IMUX_L23 INT_L_X42Y34/NR1END1 
pips: CLBLL_L_X42Y33/CLBLL_L.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_L_X42Y33/CLBLL_L.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_L_X42Y33/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_L_X42Y33/CLBLL_L.CLBLL_IMUX37->CLBLL_L_D4 CLBLL_L_X42Y33/CLBLL_L.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLL_L_X42Y34/CLBLL_L.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_L_X42Y34/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_L_X42Y34/CLBLL_L.CLBLL_IMUX23->CLBLL_L_C3 INT_L_X42Y33/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X42Y33/INT_L.BYP_BOUNCE5->>IMUX_L23 INT_L_X42Y33/INT_L.BYP_BOUNCE5->>IMUX_L37 INT_L_X42Y33/INT_L.LOGIC_OUTS_L1->>BYP_ALT5 INT_L_X42Y33/INT_L.LOGIC_OUTS_L1->>IMUX_L19 INT_L_X42Y33/INT_L.LOGIC_OUTS_L1->>IMUX_L3 INT_L_X42Y33/INT_L.LOGIC_OUTS_L1->>NR1BEG1 INT_L_X42Y34/INT_L.GFAN1->>IMUX_L13 INT_L_X42Y34/INT_L.GFAN1->>IMUX_L23 INT_L_X42Y34/INT_L.NR1END1->>GFAN1 INT_L_X42Y34/INT_L.NR1END1->>IMUX_L2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

u1/nxt_state0__1 - 
wires: CLBLL_L_X42Y33/CLBLL_IMUX10 CLBLL_L_X42Y33/CLBLL_IMUX42 CLBLL_L_X42Y33/CLBLL_L_A4 CLBLL_L_X42Y33/CLBLL_L_D6 CLBLL_L_X42Y34/CLBLL_EL1BEG1 CLBLL_L_X42Y34/CLBLL_IMUX25 CLBLL_L_X42Y34/CLBLL_L_B5 CLBLM_R_X41Y34/CLBLM_EL1BEG1 CLBLM_R_X41Y34/CLBLM_LOGIC_OUTS16 CLBLM_R_X41Y34/CLBLM_L_AMUX INT_L_X42Y33/IMUX_L10 INT_L_X42Y33/IMUX_L42 INT_L_X42Y33/SL1END1 INT_L_X42Y34/EL1END1 INT_L_X42Y34/IMUX_L25 INT_L_X42Y34/SL1BEG1 INT_R_X41Y34/EL1BEG1 INT_R_X41Y34/LOGIC_OUTS16 
pips: CLBLL_L_X42Y33/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_L_X42Y33/CLBLL_L.CLBLL_IMUX42->CLBLL_L_D6 CLBLL_L_X42Y34/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 CLBLM_R_X41Y34/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X42Y33/INT_L.SL1END1->>IMUX_L10 INT_L_X42Y33/INT_L.SL1END1->>IMUX_L42 INT_L_X42Y34/INT_L.EL1END1->>IMUX_L25 INT_L_X42Y34/INT_L.EL1END1->>SL1BEG1 INT_R_X41Y34/INT_R.LOGIC_OUTS16->>EL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

statemachine.DMAgo_i_3_n_0 - 
wires: CLBLM_R_X41Y34/CLBLM_IMUX9 CLBLM_R_X41Y34/CLBLM_LOGIC_OUTS18 CLBLM_R_X41Y34/CLBLM_L_A5 CLBLM_R_X41Y34/CLBLM_L_C CLBLM_R_X41Y34/CLBLM_L_CMUX INT_R_X41Y34/IMUX9 INT_R_X41Y34/LOGIC_OUTS18 
pips: CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X41Y34/CLBLM_R.CLBLM_L_C->>CLBLM_L_CMUX CLBLM_R_X41Y34/CLBLM_R.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_R_X41Y34/INT_R.LOGIC_OUTS18->>IMUX9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

drd_ptr[2] - 
wires: CLBLM_R_X41Y34/CLBLM_IMUX20 CLBLM_R_X41Y34/CLBLM_LOGIC_OUTS2 CLBLM_R_X41Y34/CLBLM_L_C2 CLBLM_R_X41Y34/CLBLM_L_CQ INT_R_X41Y34/IMUX20 INT_R_X41Y34/LOGIC_OUTS2 
pips: CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X41Y34/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_R_X41Y34/INT_R.LOGIC_OUTS2->>IMUX20 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

statemachine.DMAtip_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

statemachine.DMAtip_i_2_n_0 - 
wires: CLBLL_L_X40Y29/CLBLL_SE4BEG2 CLBLL_L_X42Y32/CLBLL_NE2A2 CLBLL_L_X42Y33/CLBLL_IMUX13 CLBLL_L_X42Y33/CLBLL_IMUX21 CLBLL_L_X42Y33/CLBLL_L_B6 CLBLL_L_X42Y33/CLBLL_L_C4 CLBLM_R_X39Y29/CLBLM_LOGIC_OUTS20 CLBLM_R_X39Y29/CLBLM_M_AMUX CLBLM_R_X39Y29/CLBLM_SE4BEG2 CLBLM_R_X41Y32/CLBLM_NE2A2 CLBLM_R_X41Y33/CLBLM_IMUX44 CLBLM_R_X41Y33/CLBLM_M_D4 INT_L_X40Y25/SE6E2 INT_L_X40Y26/SE6D2 INT_L_X40Y27/SE6C2 INT_L_X40Y28/SE6B2 INT_L_X40Y29/SE6A2 INT_L_X42Y32/NE2END2 INT_L_X42Y32/NR1BEG2 INT_L_X42Y33/IMUX_L13 INT_L_X42Y33/IMUX_L21 INT_L_X42Y33/NR1END2 INT_R_X39Y29/LOGIC_OUTS20 INT_R_X39Y29/SE6BEG2 INT_R_X41Y25/NN6BEG2 INT_R_X41Y25/SE6END2 INT_R_X41Y26/NN6A2 INT_R_X41Y27/NN6B2 INT_R_X41Y28/NN6C2 INT_R_X41Y29/NN6D2 INT_R_X41Y30/NN6E2 INT_R_X41Y31/NE2BEG2 INT_R_X41Y31/NN2BEG2 INT_R_X41Y31/NN6END2 INT_R_X41Y32/NE2A2 INT_R_X41Y32/NN2A2 INT_R_X41Y33/IMUX44 INT_R_X41Y33/NN2END2 VBRK_X99Y31/VBRK_SE4BEG2 
pips: CLBLL_L_X42Y33/CLBLL_L.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_L_X42Y33/CLBLL_L.CLBLL_IMUX21->CLBLL_L_C4 CLBLM_R_X39Y29/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 CLBLM_R_X41Y33/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 INT_L_X42Y32/INT_L.NE2END2->>NR1BEG2 INT_L_X42Y33/INT_L.NR1END2->>IMUX_L13 INT_L_X42Y33/INT_L.NR1END2->>IMUX_L21 INT_R_X39Y29/INT_R.LOGIC_OUTS20->>SE6BEG2 INT_R_X41Y25/INT_R.SE6END2->>NN6BEG2 INT_R_X41Y31/INT_R.NN6END2->>NE2BEG2 INT_R_X41Y31/INT_R.NN6END2->>NN2BEG2 INT_R_X41Y33/INT_R.NN2END2->>IMUX44 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

u1/iDMAgo__0 - 
wires: CLBLL_L_X42Y33/CLBLL_LOGIC_OUTS16 CLBLL_L_X42Y33/CLBLL_L_AMUX CLBLL_L_X42Y33/CLBLL_WL1END1 CLBLM_R_X41Y33/CLBLM_IMUX43 CLBLM_R_X41Y33/CLBLM_M_D6 CLBLM_R_X41Y33/CLBLM_WL1END1 INT_L_X42Y33/LOGIC_OUTS_L16 INT_L_X42Y33/WL1BEG1 INT_R_X41Y33/IMUX43 INT_R_X41Y33/WL1END1 
pips: CLBLL_L_X42Y33/CLBLL_L.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 CLBLM_R_X41Y33/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 INT_L_X42Y33/INT_L.LOGIC_OUTS_L16->>WL1BEG1 INT_R_X41Y33/INT_R.WL1END1->>IMUX43 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

statemachine.PIOgo_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/PIOreq - 
wires: CLBLL_L_X42Y34/CLBLL_IMUX11 CLBLL_L_X42Y34/CLBLL_LL_A4 CLBLL_L_X42Y34/CLBLL_LL_B CLBLL_L_X42Y34/CLBLL_LOGIC_OUTS13 INT_L_X42Y34/IMUX_L11 INT_L_X42Y34/LOGIC_OUTS_L13 
pips: CLBLL_L_X42Y34/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_L_X42Y34/CLBLL_L.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 INT_L_X42Y34/INT_L.LOGIC_OUTS_L13->>IMUX_L11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

statemachine.PIOtip_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

statemachine.PIOtip_i_3_n_0 - 
wires: CLBLL_L_X42Y34/CLBLL_ER1BEG1 CLBLL_L_X42Y34/CLBLL_IMUX34 CLBLL_L_X42Y34/CLBLL_L_C6 CLBLM_R_X41Y34/CLBLM_ER1BEG1 CLBLM_R_X41Y34/CLBLM_LOGIC_OUTS11 CLBLM_R_X41Y34/CLBLM_L_D INT_L_X42Y34/ER1END1 INT_L_X42Y34/IMUX_L34 INT_R_X41Y34/ER1BEG1 INT_R_X41Y34/LOGIC_OUTS11 INT_R_X41Y34/SR1BEG_S0 
pips: CLBLL_L_X42Y34/CLBLL_L.CLBLL_IMUX34->CLBLL_L_C6 CLBLM_R_X41Y34/CLBLM_R.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_L_X42Y34/INT_L.ER1END1->>IMUX_L34 INT_R_X41Y34/INT_R.LOGIC_OUTS11->>SR1BEG_S0 INT_R_X41Y34/INT_R.SR1BEG_S0->>ER1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/nxt_state111_out - 
wires: CLBLL_L_X42Y33/CLBLL_IMUX25 CLBLL_L_X42Y33/CLBLL_IMUX33 CLBLL_L_X42Y33/CLBLL_IMUX41 CLBLL_L_X42Y33/CLBLL_LOGIC_OUTS8 CLBLL_L_X42Y33/CLBLL_L_A CLBLL_L_X42Y33/CLBLL_L_B5 CLBLL_L_X42Y33/CLBLL_L_C1 CLBLL_L_X42Y33/CLBLL_L_D1 INT_L_X42Y33/IMUX_L25 INT_L_X42Y33/IMUX_L33 INT_L_X42Y33/IMUX_L41 INT_L_X42Y33/LOGIC_OUTS_L8 
pips: CLBLL_L_X42Y33/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_L_X42Y33/CLBLL_L.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_L_X42Y33/CLBLL_L.CLBLL_IMUX41->CLBLL_L_D1 CLBLL_L_X42Y33/CLBLL_L.CLBLL_L_A->CLBLL_LOGIC_OUTS8 INT_L_X42Y33/INT_L.LOGIC_OUTS_L8->>IMUX_L25 INT_L_X42Y33/INT_L.LOGIC_OUTS_L8->>IMUX_L33 INT_L_X42Y33/INT_L.LOGIC_OUTS_L8->>IMUX_L41 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

statemachine.c_state[1]_i_3_n_0 - 
wires: CLBLL_L_X42Y33/CLBLL_IMUX14 CLBLL_L_X42Y33/CLBLL_IMUX30 CLBLL_L_X42Y33/CLBLL_LOGIC_OUTS11 CLBLL_L_X42Y33/CLBLL_L_B1 CLBLL_L_X42Y33/CLBLL_L_C5 CLBLL_L_X42Y33/CLBLL_L_D INT_L_X42Y33/IMUX_L14 INT_L_X42Y33/IMUX_L30 INT_L_X42Y33/LOGIC_OUTS_L11 
pips: CLBLL_L_X42Y33/CLBLL_L.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_L_X42Y33/CLBLL_L.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_L_X42Y33/CLBLL_L.CLBLL_L_D->CLBLL_LOGIC_OUTS11 INT_L_X42Y33/INT_L.LOGIC_OUTS_L11->>IMUX_L14 INT_L_X42Y33/INT_L.LOGIC_OUTS_L11->>IMUX_L30 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

statemachine.c_state[1]_i_4_n_0 - 
wires: CLBLL_L_X42Y33/CLBLL_IMUX39 CLBLL_L_X42Y33/CLBLL_L_D3 CLBLL_L_X42Y34/CLBLL_LOGIC_OUTS16 CLBLL_L_X42Y34/CLBLL_L_AMUX INT_L_X42Y33/IMUX_L39 INT_L_X42Y33/SR1END3 INT_L_X42Y34/LOGIC_OUTS_L16 INT_L_X42Y34/SR1BEG3 INT_L_X42Y34/SR1END_N3_3 
pips: CLBLL_L_X42Y33/CLBLL_L.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_L_X42Y34/CLBLL_L.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 INT_L_X42Y33/INT_L.SR1END3->>IMUX_L39 INT_L_X42Y34/INT_L.LOGIC_OUTS_L16->>SR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

<const1> - 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 193, 

<const0> - 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 255, 

u0/register_block.CtrlReg_reg_n_0_[10] - 
wires: CLBLL_L_X42Y28/CLBLL_IMUX26 CLBLL_L_X42Y28/CLBLL_L_B4 CLBLM_R_X43Y28/CLBLM_LOGIC_OUTS4 CLBLM_R_X43Y28/CLBLM_M_AQ INT_L_X42Y28/IMUX_L26 INT_L_X42Y28/WR1END1 INT_R_X43Y28/LOGIC_OUTS4 INT_R_X43Y28/WR1BEG1 
pips: CLBLL_L_X42Y28/CLBLL_L.CLBLL_IMUX26->CLBLL_L_B4 CLBLM_R_X43Y28/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X42Y28/INT_L.WR1END1->>IMUX_L26 INT_R_X43Y28/INT_R.LOGIC_OUTS4->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u0/register_block.CtrlReg_reg_n_0_[11] - 
wires: CLBLL_L_X42Y29/CLBLL_LOGIC_OUTS1 CLBLL_L_X42Y29/CLBLL_L_BQ CLBLM_R_X43Y29/CLBLM_IMUX13 CLBLM_R_X43Y29/CLBLM_L_B6 INT_L_X42Y29/ER1BEG2 INT_L_X42Y29/LOGIC_OUTS_L1 INT_R_X43Y29/ER1END2 INT_R_X43Y29/IMUX13 
pips: CLBLL_L_X42Y29/CLBLL_L.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLM_R_X43Y29/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 INT_L_X42Y29/INT_L.LOGIC_OUTS_L1->>ER1BEG2 INT_R_X43Y29/INT_R.ER1END2->>IMUX13 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u0/register_block.CtrlReg_reg_n_0_[12] - 
wires: CLBLL_L_X42Y28/CLBLL_IMUX24 CLBLL_L_X42Y28/CLBLL_LL_B5 CLBLM_R_X43Y28/CLBLM_LOGIC_OUTS5 CLBLM_R_X43Y28/CLBLM_M_BQ INT_L_X42Y28/IMUX_L24 INT_L_X42Y28/WL1END0 INT_R_X43Y28/LOGIC_OUTS5 INT_R_X43Y28/WL1BEG0 
pips: CLBLL_L_X42Y28/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLM_R_X43Y28/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X42Y28/INT_L.WL1END0->>IMUX_L24 INT_R_X43Y28/INT_R.LOGIC_OUTS5->>WL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u0/register_block.CtrlReg_reg_n_0_[14] - 
wires: CLBLL_L_X40Y28/CLBLL_IMUX19 CLBLL_L_X40Y28/CLBLL_LOGIC_OUTS1 CLBLL_L_X40Y28/CLBLL_L_B2 CLBLL_L_X40Y28/CLBLL_L_BQ INT_L_X40Y28/IMUX_L19 INT_L_X40Y28/LOGIC_OUTS_L1 
pips: CLBLL_L_X40Y28/CLBLL_L.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_L_X40Y28/CLBLL_L.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 INT_L_X40Y28/INT_L.LOGIC_OUTS_L1->>IMUX_L19 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u0/register_block.CtrlReg_reg_n_0_[16] - 
wires: CLBLL_L_X40Y36/CLBLL_LL_AQ CLBLL_L_X40Y36/CLBLL_LOGIC_OUTS4 CLBLL_L_X40Y37/CLBLL_NW2A0 CLBLM_R_X39Y36/CLBLM_IMUX47 CLBLM_R_X39Y36/CLBLM_M_D5 CLBLM_R_X39Y37/CLBLM_NW2A0 INT_L_X40Y36/LOGIC_OUTS_L4 INT_L_X40Y36/NW2BEG0 INT_L_X40Y37/NW2A0 INT_R_X39Y36/IMUX47 INT_R_X39Y36/NW2END_S0_0 INT_R_X39Y37/NW2END0 VBRK_X99Y39/VBRK_NW2A0 
pips: CLBLL_L_X40Y36/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLM_R_X39Y36/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 INT_L_X40Y36/INT_L.LOGIC_OUTS_L4->>NW2BEG0 INT_R_X39Y36/INT_R.NW2END_S0_0->>IMUX47 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u0/register_block.CtrlReg_reg_n_0_[17] - 
wires: CLBLL_L_X40Y35/CLBLL_IMUX45 CLBLL_L_X40Y35/CLBLL_LL_D2 CLBLL_L_X40Y36/CLBLL_LL_BQ CLBLL_L_X40Y36/CLBLL_LOGIC_OUTS5 INT_L_X40Y35/IMUX_L45 INT_L_X40Y35/SR1END2 INT_L_X40Y36/LOGIC_OUTS_L5 INT_L_X40Y36/SR1BEG2 
pips: CLBLL_L_X40Y35/CLBLL_L.CLBLL_IMUX45->CLBLL_LL_D2 CLBLL_L_X40Y36/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 INT_L_X40Y35/INT_L.SR1END2->>IMUX_L45 INT_L_X40Y36/INT_L.LOGIC_OUTS_L5->>SR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u0/register_block.CtrlReg_reg_n_0_[18] - 
wires: CLBLM_L_X36Y38/CLBLM_LOGIC_OUTS0 CLBLM_L_X36Y38/CLBLM_L_AQ CLBLM_R_X37Y38/CLBLM_IMUX5 CLBLM_R_X37Y38/CLBLM_L_A6 INT_L_X36Y38/EL1BEG2 INT_L_X36Y38/LOGIC_OUTS_L0 INT_L_X36Y38/NL1BEG_N3 INT_R_X37Y38/EL1END2 INT_R_X37Y38/IMUX5 
pips: CLBLM_L_X36Y38/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X37Y38/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 INT_L_X36Y38/INT_L.LOGIC_OUTS_L0->>NL1BEG_N3 INT_L_X36Y38/INT_L.NL1BEG_N3->>EL1BEG2 INT_R_X37Y38/INT_R.EL1END2->>IMUX5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u0/register_block.CtrlReg_reg_n_0_[19] - 
wires: CLBLL_L_X40Y36/CLBLL_LL_CQ CLBLL_L_X40Y36/CLBLL_LOGIC_OUTS6 CLBLL_L_X40Y36/CLBLL_WL1END1 CLBLM_R_X39Y36/CLBLM_IMUX42 CLBLM_R_X39Y36/CLBLM_L_D6 CLBLM_R_X39Y36/CLBLM_WL1END1 INT_L_X40Y36/LOGIC_OUTS_L6 INT_L_X40Y36/WL1BEG1 INT_R_X39Y36/IMUX42 INT_R_X39Y36/WL1END1 VBRK_X99Y38/VBRK_WL1END1 
pips: CLBLL_L_X40Y36/CLBLL_L.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 CLBLM_R_X39Y36/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 INT_L_X40Y36/INT_L.LOGIC_OUTS_L6->>WL1BEG1 INT_R_X39Y36/INT_R.WL1END1->>IMUX42 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u0/register_block.CtrlReg_reg_n_0_[20] - 
wires: CLBLM_L_X36Y37/CLBLM_LOGIC_OUTS4 CLBLM_L_X36Y37/CLBLM_M_AQ CLBLM_R_X37Y37/CLBLM_IMUX43 CLBLM_R_X37Y37/CLBLM_M_D6 INT_L_X36Y37/EL1BEG2 INT_L_X36Y37/LOGIC_OUTS_L4 INT_L_X36Y37/NL1BEG_N3 INT_R_X37Y37/EL1END2 INT_R_X37Y37/IMUX43 
pips: CLBLM_L_X36Y37/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_R_X37Y37/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 INT_L_X36Y37/INT_L.LOGIC_OUTS_L4->>NL1BEG_N3 INT_L_X36Y37/INT_L.NL1BEG_N3->>EL1BEG2 INT_R_X37Y37/INT_R.EL1END2->>IMUX43 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u0/register_block.CtrlReg_reg_n_0_[21] - 
wires: CLBLM_L_X36Y37/CLBLM_LOGIC_OUTS5 CLBLM_L_X36Y37/CLBLM_M_BQ CLBLM_R_X37Y35/CLBLM_IMUX41 CLBLM_R_X37Y35/CLBLM_L_D1 INT_L_X36Y37/EL1BEG0 INT_L_X36Y37/LOGIC_OUTS_L5 INT_R_X37Y35/IMUX41 INT_R_X37Y35/SS2END0 INT_R_X37Y36/EL1END_S3_0 INT_R_X37Y36/SS2A0 INT_R_X37Y37/EL1END0 INT_R_X37Y37/SS2BEG0 
pips: CLBLM_L_X36Y37/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 CLBLM_R_X37Y35/CLBLM_R.CLBLM_IMUX41->CLBLM_L_D1 INT_L_X36Y37/INT_L.LOGIC_OUTS_L5->>EL1BEG0 INT_R_X37Y35/INT_R.SS2END0->>IMUX41 INT_R_X37Y37/INT_R.EL1END0->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u0/register_block.CtrlReg_reg_n_0_[22] - 
wires: CLBLM_L_X34Y33/CLBLM_LOGIC_OUTS0 CLBLM_L_X34Y33/CLBLM_L_AQ CLBLM_L_X36Y33/CLBLM_EE2A0 CLBLM_R_X37Y34/CLBLM_IMUX32 CLBLM_R_X37Y34/CLBLM_M_C1 DSP_R_X35Y30/DSP_EE2A0_3 INT_INTERFACE_R_X35Y33/INT_INTERFACE_EE2A0 INT_L_X34Y33/EE2BEG0 INT_L_X34Y33/LOGIC_OUTS_L0 INT_L_X36Y33/EE2END0 INT_L_X36Y33/NE2BEG0 INT_L_X36Y34/NE2A0 INT_R_X35Y33/EE2A0 INT_R_X37Y33/NE2END_S3_0 INT_R_X37Y34/IMUX32 INT_R_X37Y34/NE2END0 VBRK_X89Y35/VBRK_EE2A0 
pips: CLBLM_L_X34Y33/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X37Y34/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 INT_L_X34Y33/INT_L.LOGIC_OUTS_L0->>EE2BEG0 INT_L_X36Y33/INT_L.EE2END0->>NE2BEG0 INT_R_X37Y34/INT_R.NE2END0->>IMUX32 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u0/register_block.CtrlReg_reg_n_0_[23] - 
wires: CLBLL_L_X40Y34/CLBLL_SW2A2 CLBLL_L_X40Y36/CLBLL_LL_AMUX CLBLL_L_X40Y36/CLBLL_LOGIC_OUTS20 CLBLM_R_X39Y34/CLBLM_IMUX44 CLBLM_R_X39Y34/CLBLM_M_D4 CLBLM_R_X39Y34/CLBLM_SW2A2 INT_L_X40Y34/SW2A2 INT_L_X40Y35/SL1END2 INT_L_X40Y35/SW2BEG2 INT_L_X40Y36/LOGIC_OUTS_L20 INT_L_X40Y36/SL1BEG2 INT_R_X39Y34/IMUX44 INT_R_X39Y34/SW2END2 VBRK_X99Y36/VBRK_SW2A2 
pips: CLBLL_L_X40Y36/CLBLL_L.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLM_R_X39Y34/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 INT_L_X40Y35/INT_L.SL1END2->>SW2BEG2 INT_L_X40Y36/INT_L.LOGIC_OUTS_L20->>SL1BEG2 INT_R_X39Y34/INT_R.SW2END2->>IMUX44 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u0/register_block.CtrlReg_reg_n_0_[24] - 
wires: CLBLM_R_X37Y33/CLBLM_IMUX19 CLBLM_R_X37Y33/CLBLM_LOGIC_OUTS1 CLBLM_R_X37Y33/CLBLM_L_B2 CLBLM_R_X37Y33/CLBLM_L_BQ INT_R_X37Y33/IMUX19 INT_R_X37Y33/LOGIC_OUTS1 
pips: CLBLM_R_X37Y33/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X37Y33/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_R_X37Y33/INT_R.LOGIC_OUTS1->>IMUX19 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u0/register_block.CtrlReg_reg_n_0_[25] - 
wires: CLBLM_R_X37Y30/CLBLM_IMUX18 CLBLM_R_X37Y30/CLBLM_LOGIC_OUTS5 CLBLM_R_X37Y30/CLBLM_M_B2 CLBLM_R_X37Y30/CLBLM_M_BQ INT_R_X37Y30/IMUX18 INT_R_X37Y30/LOGIC_OUTS5 
pips: CLBLM_R_X37Y30/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X37Y30/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_R_X37Y30/INT_R.LOGIC_OUTS5->>IMUX18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u0/register_block.CtrlReg_reg_n_0_[26] - 
wires: CLBLM_R_X37Y30/CLBLM_LOGIC_OUTS6 CLBLM_R_X37Y30/CLBLM_M_CQ CLBLM_R_X37Y31/CLBLM_IMUX13 CLBLM_R_X37Y31/CLBLM_L_B6 INT_R_X37Y30/LOGIC_OUTS6 INT_R_X37Y30/NR1BEG2 INT_R_X37Y31/IMUX13 INT_R_X37Y31/NR1END2 
pips: CLBLM_R_X37Y30/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 CLBLM_R_X37Y31/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 INT_R_X37Y30/INT_R.LOGIC_OUTS6->>NR1BEG2 INT_R_X37Y31/INT_R.NR1END2->>IMUX13 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u0/register_block.CtrlReg_reg_n_0_[27] - 
wires: CLBLM_R_X39Y27/CLBLM_LOGIC_OUTS4 CLBLM_R_X39Y27/CLBLM_M_AQ CLBLM_R_X39Y28/CLBLM_IMUX16 CLBLM_R_X39Y28/CLBLM_L_B3 INT_R_X39Y27/LOGIC_OUTS4 INT_R_X39Y27/NR1BEG0 INT_R_X39Y28/IMUX16 INT_R_X39Y28/NR1END0 
pips: CLBLM_R_X39Y27/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_R_X39Y28/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 INT_R_X39Y27/INT_R.LOGIC_OUTS4->>NR1BEG0 INT_R_X39Y28/INT_R.NR1END0->>IMUX16 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u0/register_block.CtrlReg_reg_n_0_[28] - 
wires: CLBLM_R_X39Y30/CLBLM_IMUX25 CLBLM_R_X39Y30/CLBLM_L_B5 CLBLM_R_X39Y31/CLBLM_LOGIC_OUTS4 CLBLM_R_X39Y31/CLBLM_M_AQ INT_R_X39Y30/IMUX25 INT_R_X39Y30/SL1END0 INT_R_X39Y31/LOGIC_OUTS4 INT_R_X39Y31/SL1BEG0 
pips: CLBLM_R_X39Y30/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X39Y31/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_R_X39Y30/INT_R.SL1END0->>IMUX25 INT_R_X39Y31/INT_R.LOGIC_OUTS4->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u0/register_block.CtrlReg_reg_n_0_[29] - 
wires: CLBLL_L_X40Y28/CLBLL_LOGIC_OUTS2 CLBLL_L_X40Y28/CLBLL_L_CQ CLBLL_L_X40Y29/CLBLL_WR1END2 CLBLM_R_X39Y29/CLBLM_IMUX13 CLBLM_R_X39Y29/CLBLM_L_B6 CLBLM_R_X39Y29/CLBLM_WR1END2 INT_L_X40Y28/LOGIC_OUTS_L2 INT_L_X40Y28/NL1BEG1 INT_L_X40Y29/NL1END1 INT_L_X40Y29/WR1BEG2 INT_R_X39Y29/IMUX13 INT_R_X39Y29/WR1END2 VBRK_X99Y31/VBRK_WR1END2 
pips: CLBLL_L_X40Y28/CLBLL_L.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 CLBLM_R_X39Y29/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 INT_L_X40Y28/INT_L.LOGIC_OUTS_L2->>NL1BEG1 INT_L_X40Y29/INT_L.NL1END1->>WR1BEG2 INT_R_X39Y29/INT_R.WR1END2->>IMUX13 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u0/register_block.CtrlReg_reg_n_0_[30] - 
wires: CLBLM_R_X37Y32/CLBLM_IMUX15 CLBLM_R_X37Y32/CLBLM_M_B1 CLBLM_R_X37Y33/CLBLM_LOGIC_OUTS2 CLBLM_R_X37Y33/CLBLM_L_CQ INT_R_X37Y32/IMUX15 INT_R_X37Y32/SR1END3 INT_R_X37Y33/LOGIC_OUTS2 INT_R_X37Y33/SR1BEG3 INT_R_X37Y33/SR1END_N3_3 
pips: CLBLM_R_X37Y32/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X37Y33/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_R_X37Y32/INT_R.SR1END3->>IMUX15 INT_R_X37Y33/INT_R.LOGIC_OUTS2->>SR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u0/register_block.CtrlReg_reg_n_0_[31] - 
wires: BRAM_INT_INTERFACE_L_X38Y32/INT_INTERFACE_SE2A3 BRAM_INT_INTERFACE_L_X38Y32/INT_INTERFACE_WL1END2 BRAM_L_X38Y30/BRAM_SE2A3_2 BRAM_L_X38Y30/BRAM_WL1END2_2 CLBLM_R_X37Y32/CLBLM_IMUX13 CLBLM_R_X37Y32/CLBLM_L_B6 CLBLM_R_X37Y32/CLBLM_SE2A3 CLBLM_R_X37Y32/CLBLM_WL1END2 CLBLM_R_X37Y33/CLBLM_LOGIC_OUTS3 CLBLM_R_X37Y33/CLBLM_L_DQ INT_L_X38Y32/SE2END3 INT_L_X38Y32/WL1BEG2 INT_R_X37Y32/IMUX13 INT_R_X37Y32/SE2A3 INT_R_X37Y32/WL1END2 INT_R_X37Y33/LOGIC_OUTS3 INT_R_X37Y33/SE2BEG3 
pips: CLBLM_R_X37Y32/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X37Y33/CLBLM_R.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 INT_L_X38Y32/INT_L.SE2END3->>WL1BEG2 INT_R_X37Y32/INT_R.WL1END2->>IMUX13 INT_R_X37Y33/INT_R.LOGIC_OUTS3->>SE2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/gen_DMA_sigs.RxWr_reg_n_0 - 
wires: CLBLL_L_X40Y36/CLBLL_NE2A2 CLBLL_L_X40Y37/CLBLL_NW2A2 CLBLL_L_X40Y38/CLBLL_EE2BEG2 CLBLL_L_X42Y35/CLBLL_IMUX12 CLBLL_L_X42Y35/CLBLL_IMUX29 CLBLL_L_X42Y35/CLBLL_IMUX4 CLBLL_L_X42Y35/CLBLL_LL_A6 CLBLL_L_X42Y35/CLBLL_LL_B6 CLBLL_L_X42Y35/CLBLL_LL_C2 CLBLL_L_X42Y35/CLBLL_SE2A2 CLBLM_R_X39Y32/CLBLM_LOGIC_OUTS16 CLBLM_R_X39Y32/CLBLM_L_AMUX CLBLM_R_X39Y35/CLBLM_FAN7 CLBLM_R_X39Y35/CLBLM_M_CE CLBLM_R_X39Y36/CLBLM_NE2A2 CLBLM_R_X39Y37/CLBLM_FAN7 CLBLM_R_X39Y37/CLBLM_M_CE CLBLM_R_X39Y37/CLBLM_NW2A2 CLBLM_R_X39Y38/CLBLM_EE2BEG2 CLBLM_R_X41Y35/CLBLM_FAN7 CLBLM_R_X41Y35/CLBLM_M_CE CLBLM_R_X41Y35/CLBLM_SE2A2 CLBLM_R_X41Y36/CLBLM_FAN7 CLBLM_R_X41Y36/CLBLM_M_CE CLBLM_R_X41Y37/CLBLM_FAN7 CLBLM_R_X41Y37/CLBLM_M_CE CLBLM_R_X41Y38/CLBLM_FAN7 CLBLM_R_X41Y38/CLBLM_M_CE INT_L_X38Y35/SE2A2 INT_L_X38Y36/SE2BEG2 INT_L_X38Y36/SW2END2 INT_L_X40Y36/NE2END2 INT_L_X40Y36/NW2BEG2 INT_L_X40Y37/NW2A2 INT_L_X40Y38/EE2A2 INT_L_X42Y35/IMUX_L12 INT_L_X42Y35/IMUX_L29 INT_L_X42Y35/IMUX_L4 INT_L_X42Y35/SE2END2 INT_R_X39Y32/LOGIC_OUTS16 INT_R_X39Y32/NN6BEG2 INT_R_X39Y33/NN6A2 INT_R_X39Y34/NN6B2 INT_R_X39Y35/FAN7 INT_R_X39Y35/FAN_ALT7 INT_R_X39Y35/NE2BEG2 INT_R_X39Y35/NN6C2 INT_R_X39Y35/SE2END2 INT_R_X39Y36/NE2A2 INT_R_X39Y36/NN6D2 INT_R_X39Y36/SW2A2 INT_R_X39Y37/FAN7 INT_R_X39Y37/FAN_ALT7 INT_R_X39Y37/NN6E2 INT_R_X39Y37/NW2END2 INT_R_X39Y37/SR1END2 INT_R_X39Y37/SW2BEG2 INT_R_X39Y38/EE2BEG2 INT_R_X39Y38/NN6END2 INT_R_X39Y38/SR1BEG2 INT_R_X41Y35/FAN7 INT_R_X41Y35/FAN_ALT7 INT_R_X41Y35/SE2A2 INT_R_X41Y35/SL1END2 INT_R_X41Y36/FAN7 INT_R_X41Y36/FAN_ALT7 INT_R_X41Y36/SE2BEG2 INT_R_X41Y36/SL1BEG2 INT_R_X41Y36/SL1END2 INT_R_X41Y37/FAN7 INT_R_X41Y37/FAN_ALT7 INT_R_X41Y37/SL1BEG2 INT_R_X41Y37/SL1END2 INT_R_X41Y38/EE2END2 INT_R_X41Y38/FAN7 INT_R_X41Y38/FAN_ALT7 INT_R_X41Y38/SL1BEG2 VBRK_X99Y38/VBRK_NE2A2 VBRK_X99Y39/VBRK_NW2A2 VBRK_X99Y40/VBRK_EE2BEG2 
pips: CLBLL_L_X42Y35/CLBLL_L.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_L_X42Y35/CLBLL_L.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_L_X42Y35/CLBLL_L.CLBLL_IMUX4->CLBLL_LL_A6 CLBLM_R_X39Y32/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 CLBLM_R_X39Y35/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X39Y37/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X41Y35/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X41Y36/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X41Y37/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X41Y38/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE INT_L_X38Y36/INT_L.SW2END2->>SE2BEG2 INT_L_X40Y36/INT_L.NE2END2->>NW2BEG2 INT_L_X42Y35/INT_L.SE2END2->>IMUX_L12 INT_L_X42Y35/INT_L.SE2END2->>IMUX_L29 INT_L_X42Y35/INT_L.SE2END2->>IMUX_L4 INT_R_X39Y32/INT_R.LOGIC_OUTS16->>NN6BEG2 INT_R_X39Y35/INT_R.FAN_ALT7->>FAN7 INT_R_X39Y35/INT_R.SE2END2->>FAN_ALT7 INT_R_X39Y35/INT_R.SE2END2->>NE2BEG2 INT_R_X39Y37/INT_R.FAN_ALT7->>FAN7 INT_R_X39Y37/INT_R.NW2END2->>FAN_ALT7 INT_R_X39Y37/INT_R.SR1END2->>SW2BEG2 INT_R_X39Y38/INT_R.NN6END2->>EE2BEG2 INT_R_X39Y38/INT_R.NN6END2->>SR1BEG2 INT_R_X41Y35/INT_R.FAN_ALT7->>FAN7 INT_R_X41Y35/INT_R.SL1END2->>FAN_ALT7 INT_R_X41Y36/INT_R.FAN_ALT7->>FAN7 INT_R_X41Y36/INT_R.SL1END2->>FAN_ALT7 INT_R_X41Y36/INT_R.SL1END2->>SE2BEG2 INT_R_X41Y36/INT_R.SL1END2->>SL1BEG2 INT_R_X41Y37/INT_R.FAN_ALT7->>FAN7 INT_R_X41Y37/INT_R.SL1END2->>FAN_ALT7 INT_R_X41Y37/INT_R.SL1END2->>SL1BEG2 INT_R_X41Y38/INT_R.EE2END2->>FAN_ALT7 INT_R_X41Y38/INT_R.EE2END2->>SL1BEG2 INT_R_X41Y38/INT_R.FAN_ALT7->>FAN7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 10, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/DOA0 - 
wires: CLBLL_L_X42Y39/CLBLL_EL1BEG0 CLBLL_L_X42Y39/CLBLL_IMUX0 CLBLL_L_X42Y39/CLBLL_L_A3 CLBLM_R_X41Y38/CLBLM_LOGIC_OUTS20 CLBLM_R_X41Y38/CLBLM_M_AMUX CLBLM_R_X41Y39/CLBLM_EL1BEG0 INT_L_X42Y38/EL1END_S3_0 INT_L_X42Y39/EL1END0 INT_L_X42Y39/IMUX_L0 INT_R_X41Y38/LOGIC_OUTS20 INT_R_X41Y38/NL1BEG1 INT_R_X41Y39/EL1BEG0 INT_R_X41Y39/NL1END1 
pips: CLBLL_L_X42Y39/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLM_R_X41Y38/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X42Y39/INT_L.EL1END0->>IMUX_L0 INT_R_X41Y38/INT_R.LOGIC_OUTS20->>NL1BEG1 INT_R_X41Y39/INT_R.NL1END1->>EL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/DIA0 - 
wires: CLBLM_R_X41Y38/CLBLM_FAN0 CLBLM_R_X41Y38/CLBLM_M_AI CLBLM_R_X41Y40/CLBLM_LOGIC_OUTS12 CLBLM_R_X41Y40/CLBLM_M_A INT_L_X40Y38/SE2A0 INT_L_X40Y39/SE2BEG0 INT_L_X40Y39/SW2END0 INT_R_X41Y38/FAN0 INT_R_X41Y38/FAN_ALT0 INT_R_X41Y38/SE2END0 INT_R_X41Y39/SW2A0 INT_R_X41Y40/LOGIC_OUTS12 INT_R_X41Y40/SW2BEG0 
pips: CLBLM_R_X41Y38/CLBLM_R.CLBLM_FAN0->CLBLM_M_AI CLBLM_R_X41Y40/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X40Y39/INT_L.SW2END0->>SE2BEG0 INT_R_X41Y38/INT_R.FAN_ALT0->>FAN0 INT_R_X41Y38/INT_R.SE2END0->>FAN_ALT0 INT_R_X41Y40/INT_R.LOGIC_OUTS12->>SW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/ADDRA0 - 
wires: CLBLL_L_X40Y34/CLBLL_IMUX7 CLBLL_L_X40Y34/CLBLL_LL_A1 CLBLL_L_X40Y34/CLBLL_SE2A3 CLBLL_L_X40Y35/CLBLL_SW2A3 CLBLL_L_X40Y36/CLBLL_SE2A3 CLBLL_L_X40Y37/CLBLL_SW2A0 CLBLL_L_X40Y37/CLBLL_SW2A3 CLBLM_R_X39Y34/CLBLM_SE2A3 CLBLM_R_X39Y35/CLBLM_IMUX15 CLBLM_R_X39Y35/CLBLM_IMUX32 CLBLM_R_X39Y35/CLBLM_IMUX7 CLBLM_R_X39Y35/CLBLM_M_A1 CLBLM_R_X39Y35/CLBLM_M_B1 CLBLM_R_X39Y35/CLBLM_M_C1 CLBLM_R_X39Y35/CLBLM_SW2A3 CLBLM_R_X39Y36/CLBLM_SE2A3 CLBLM_R_X39Y37/CLBLM_IMUX15 CLBLM_R_X39Y37/CLBLM_IMUX32 CLBLM_R_X39Y37/CLBLM_IMUX7 CLBLM_R_X39Y37/CLBLM_M_A1 CLBLM_R_X39Y37/CLBLM_M_B1 CLBLM_R_X39Y37/CLBLM_M_C1 CLBLM_R_X39Y37/CLBLM_SW2A0 CLBLM_R_X39Y37/CLBLM_SW2A3 CLBLM_R_X41Y34/CLBLM_IMUX44 CLBLM_R_X41Y34/CLBLM_LOGIC_OUTS1 CLBLM_R_X41Y34/CLBLM_L_BQ CLBLM_R_X41Y34/CLBLM_M_D4 CLBLM_R_X41Y35/CLBLM_IMUX15 CLBLM_R_X41Y35/CLBLM_IMUX32 CLBLM_R_X41Y35/CLBLM_IMUX7 CLBLM_R_X41Y35/CLBLM_M_A1 CLBLM_R_X41Y35/CLBLM_M_B1 CLBLM_R_X41Y35/CLBLM_M_C1 CLBLM_R_X41Y36/CLBLM_IMUX15 CLBLM_R_X41Y36/CLBLM_IMUX32 CLBLM_R_X41Y36/CLBLM_IMUX7 CLBLM_R_X41Y36/CLBLM_M_A1 CLBLM_R_X41Y36/CLBLM_M_B1 CLBLM_R_X41Y36/CLBLM_M_C1 CLBLM_R_X41Y37/CLBLM_IMUX15 CLBLM_R_X41Y37/CLBLM_IMUX32 CLBLM_R_X41Y37/CLBLM_IMUX7 CLBLM_R_X41Y37/CLBLM_M_A1 CLBLM_R_X41Y37/CLBLM_M_B1 CLBLM_R_X41Y37/CLBLM_M_C1 CLBLM_R_X41Y38/CLBLM_IMUX15 CLBLM_R_X41Y38/CLBLM_IMUX32 CLBLM_R_X41Y38/CLBLM_IMUX7 CLBLM_R_X41Y38/CLBLM_M_A1 CLBLM_R_X41Y38/CLBLM_M_B1 CLBLM_R_X41Y38/CLBLM_M_C1 INT_L_X40Y34/EL1BEG2 INT_L_X40Y34/IMUX_L7 INT_L_X40Y34/SE2END3 INT_L_X40Y35/EL1BEG3 INT_L_X40Y35/NW2END_S0_0 INT_L_X40Y35/SW2A3 INT_L_X40Y36/EL1BEG_N3 INT_L_X40Y36/NW2END0 INT_L_X40Y36/SE2END3 INT_L_X40Y36/SW2BEG3 INT_L_X40Y37/EL1BEG3 INT_L_X40Y37/NW2END_S0_0 INT_L_X40Y37/SW2A0 INT_L_X40Y37/SW2A3 INT_L_X40Y38/EL1BEG3 INT_L_X40Y38/EL1BEG_N3 INT_L_X40Y38/NW2END0 INT_L_X40Y38/NW2END_S0_0 INT_L_X40Y38/SW2BEG0 INT_L_X40Y38/SW2BEG3 INT_L_X40Y38/WR1END1 INT_L_X40Y39/EL1BEG_N3 INT_L_X40Y39/NW2END0 INT_R_X39Y34/SE2A3 INT_R_X39Y35/IMUX15 INT_R_X39Y35/IMUX32 INT_R_X39Y35/IMUX7 INT_R_X39Y35/SE2BEG3 INT_R_X39Y35/SS2END0 INT_R_X39Y35/SW2END3 INT_R_X39Y36/SE2A3 INT_R_X39Y36/SS2A0 INT_R_X39Y36/SW2END_N0_3 INT_R_X39Y37/IMUX15 INT_R_X39Y37/IMUX32 INT_R_X39Y37/IMUX7 INT_R_X39Y37/SE2BEG3 INT_R_X39Y37/SS2BEG0 INT_R_X39Y37/SW2END0 INT_R_X39Y37/SW2END3 INT_R_X39Y38/SW2END_N0_3 INT_R_X41Y34/EL1END2 INT_R_X41Y34/IMUX44 INT_R_X41Y34/LOGIC_OUTS1 INT_R_X41Y34/NL1BEG0 INT_R_X41Y34/NL1END_S3_0 INT_R_X41Y35/EL1END3 INT_R_X41Y35/IMUX15 INT_R_X41Y35/IMUX32 INT_R_X41Y35/IMUX7 INT_R_X41Y35/NL1END0 INT_R_X41Y35/NR1BEG0 INT_R_X41Y35/NW2BEG0 INT_R_X41Y36/FAN_BOUNCE_S3_4 INT_R_X41Y36/IMUX15 INT_R_X41Y36/IMUX32 INT_R_X41Y36/IMUX7 INT_R_X41Y36/NN2BEG0 INT_R_X41Y36/NR1BEG0 INT_R_X41Y36/NR1END0 INT_R_X41Y36/NW2A0 INT_R_X41Y37/EL1END3 INT_R_X41Y37/FAN_ALT4 INT_R_X41Y37/FAN_BOUNCE4 INT_R_X41Y37/IMUX15 INT_R_X41Y37/IMUX32 INT_R_X41Y37/IMUX7 INT_R_X41Y37/NN2A0 INT_R_X41Y37/NN2END_S2_0 INT_R_X41Y37/NR1END0 INT_R_X41Y37/NW2BEG0 INT_R_X41Y38/EL1END3 INT_R_X41Y38/IMUX15 INT_R_X41Y38/IMUX32 INT_R_X41Y38/IMUX7 INT_R_X41Y38/NN2END0 INT_R_X41Y38/NW2A0 INT_R_X41Y38/NW2BEG0 INT_R_X41Y38/WR1BEG1 INT_R_X41Y39/NW2A0 VBRK_X99Y36/VBRK_SE2A3 VBRK_X99Y37/VBRK_SW2A3 VBRK_X99Y38/VBRK_SE2A3 VBRK_X99Y39/VBRK_SW2A0 VBRK_X99Y39/VBRK_SW2A3 
pips: CLBLL_L_X40Y34/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X41Y34/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X40Y34/INT_L.SE2END3->>EL1BEG2 INT_L_X40Y34/INT_L.SE2END3->>IMUX_L7 INT_L_X40Y36/INT_L.NW2END0->>EL1BEG_N3 INT_L_X40Y36/INT_L.SE2END3->>SW2BEG3 INT_L_X40Y38/INT_L.NW2END0->>EL1BEG_N3 INT_L_X40Y38/INT_L.NW2END_S0_0->>SW2BEG3 INT_L_X40Y38/INT_L.WR1END1->>SW2BEG0 INT_L_X40Y39/INT_L.NW2END0->>EL1BEG_N3 INT_R_X39Y35/INT_R.SS2END0->>IMUX32 INT_R_X39Y35/INT_R.SW2END3->>IMUX15 INT_R_X39Y35/INT_R.SW2END3->>IMUX7 INT_R_X39Y35/INT_R.SW2END3->>SE2BEG3 INT_R_X39Y37/INT_R.SW2END0->>IMUX32 INT_R_X39Y37/INT_R.SW2END0->>SS2BEG0 INT_R_X39Y37/INT_R.SW2END3->>IMUX15 INT_R_X39Y37/INT_R.SW2END3->>IMUX7 INT_R_X39Y37/INT_R.SW2END3->>SE2BEG3 INT_R_X41Y34/INT_R.EL1END2->>IMUX44 INT_R_X41Y34/INT_R.LOGIC_OUTS1->>NL1BEG0 INT_R_X41Y35/INT_R.EL1END3->>IMUX15 INT_R_X41Y35/INT_R.EL1END3->>IMUX7 INT_R_X41Y35/INT_R.NL1END0->>IMUX32 INT_R_X41Y35/INT_R.NL1END0->>NR1BEG0 INT_R_X41Y35/INT_R.NL1END0->>NW2BEG0 INT_R_X41Y36/INT_R.FAN_BOUNCE_S3_4->>IMUX15 INT_R_X41Y36/INT_R.FAN_BOUNCE_S3_4->>IMUX7 INT_R_X41Y36/INT_R.NR1END0->>IMUX32 INT_R_X41Y36/INT_R.NR1END0->>NN2BEG0 INT_R_X41Y36/INT_R.NR1END0->>NR1BEG0 INT_R_X41Y37/INT_R.EL1END3->>IMUX15 INT_R_X41Y37/INT_R.EL1END3->>IMUX7 INT_R_X41Y37/INT_R.FAN_ALT4->>FAN_BOUNCE4 INT_R_X41Y37/INT_R.NR1END0->>FAN_ALT4 INT_R_X41Y37/INT_R.NR1END0->>IMUX32 INT_R_X41Y37/INT_R.NR1END0->>NW2BEG0 INT_R_X41Y38/INT_R.EL1END3->>IMUX15 INT_R_X41Y38/INT_R.EL1END3->>IMUX7 INT_R_X41Y38/INT_R.NN2END0->>IMUX32 INT_R_X41Y38/INT_R.NN2END0->>NW2BEG0 INT_R_X41Y38/INT_R.NN2END0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/ADDRA1 - 
wires: CLBLL_L_X40Y35/CLBLL_SW2A2 CLBLL_L_X40Y35/CLBLL_WR1END1 CLBLL_L_X40Y37/CLBLL_NW2A3 CLBLL_L_X42Y35/CLBLL_NE2A0 CLBLL_L_X42Y35/CLBLL_WR1END1 CLBLM_R_X39Y35/CLBLM_IMUX18 CLBLM_R_X39Y35/CLBLM_IMUX2 CLBLM_R_X39Y35/CLBLM_IMUX29 CLBLM_R_X39Y35/CLBLM_M_A2 CLBLM_R_X39Y35/CLBLM_M_B2 CLBLM_R_X39Y35/CLBLM_M_C2 CLBLM_R_X39Y35/CLBLM_SW2A2 CLBLM_R_X39Y35/CLBLM_WR1END1 CLBLM_R_X39Y37/CLBLM_IMUX18 CLBLM_R_X39Y37/CLBLM_IMUX2 CLBLM_R_X39Y37/CLBLM_IMUX29 CLBLM_R_X39Y37/CLBLM_M_A2 CLBLM_R_X39Y37/CLBLM_M_B2 CLBLM_R_X39Y37/CLBLM_M_C2 CLBLM_R_X39Y37/CLBLM_NW2A3 CLBLM_R_X41Y34/CLBLM_IMUX16 CLBLM_R_X41Y34/CLBLM_IMUX33 CLBLM_R_X41Y34/CLBLM_IMUX40 CLBLM_R_X41Y34/CLBLM_LOGIC_OUTS0 CLBLM_R_X41Y34/CLBLM_L_AQ CLBLM_R_X41Y34/CLBLM_L_B3 CLBLM_R_X41Y34/CLBLM_L_C1 CLBLM_R_X41Y34/CLBLM_M_D1 CLBLM_R_X41Y35/CLBLM_IMUX18 CLBLM_R_X41Y35/CLBLM_IMUX2 CLBLM_R_X41Y35/CLBLM_IMUX29 CLBLM_R_X41Y35/CLBLM_M_A2 CLBLM_R_X41Y35/CLBLM_M_B2 CLBLM_R_X41Y35/CLBLM_M_C2 CLBLM_R_X41Y35/CLBLM_NE2A0 CLBLM_R_X41Y35/CLBLM_WR1END1 CLBLM_R_X41Y36/CLBLM_IMUX18 CLBLM_R_X41Y36/CLBLM_IMUX2 CLBLM_R_X41Y36/CLBLM_IMUX29 CLBLM_R_X41Y36/CLBLM_M_A2 CLBLM_R_X41Y36/CLBLM_M_B2 CLBLM_R_X41Y36/CLBLM_M_C2 CLBLM_R_X41Y37/CLBLM_IMUX18 CLBLM_R_X41Y37/CLBLM_IMUX2 CLBLM_R_X41Y37/CLBLM_IMUX29 CLBLM_R_X41Y37/CLBLM_M_A2 CLBLM_R_X41Y37/CLBLM_M_B2 CLBLM_R_X41Y37/CLBLM_M_C2 CLBLM_R_X41Y38/CLBLM_IMUX18 CLBLM_R_X41Y38/CLBLM_IMUX2 CLBLM_R_X41Y38/CLBLM_IMUX29 CLBLM_R_X41Y38/CLBLM_M_A2 CLBLM_R_X41Y38/CLBLM_M_B2 CLBLM_R_X41Y38/CLBLM_M_C2 INT_L_X40Y34/WR1END_S1_0 INT_L_X40Y35/SW2A2 INT_L_X40Y35/WR1BEG1 INT_L_X40Y35/WR1END0 INT_L_X40Y36/NW2BEG3 INT_L_X40Y36/SW2BEG2 INT_L_X40Y36/WR1END3 INT_L_X40Y37/NW2A3 INT_L_X42Y34/NE2END_S3_0 INT_L_X42Y35/NE2END0 INT_L_X42Y35/WR1BEG1 INT_R_X39Y35/IMUX18 INT_R_X39Y35/IMUX2 INT_R_X39Y35/IMUX29 INT_R_X39Y35/NN2BEG1 INT_R_X39Y35/SW2END2 INT_R_X39Y35/WR1END1 INT_R_X39Y36/NN2A1 INT_R_X39Y37/IMUX18 INT_R_X39Y37/IMUX2 INT_R_X39Y37/IMUX29 INT_R_X39Y37/NN2END1 INT_R_X39Y37/NW2END3 INT_R_X41Y34/FAN_ALT5 INT_R_X41Y34/FAN_BOUNCE5 INT_R_X41Y34/IMUX16 INT_R_X41Y34/IMUX33 INT_R_X41Y34/IMUX40 INT_R_X41Y34/LOGIC_OUTS0 INT_R_X41Y34/NE2BEG0 INT_R_X41Y34/NL1BEG2 INT_R_X41Y34/NL1BEG_N3 INT_R_X41Y34/WR1BEG_S0 INT_R_X41Y35/FAN_BOUNCE_S3_4 INT_R_X41Y35/IMUX18 INT_R_X41Y35/IMUX2 INT_R_X41Y35/IMUX29 INT_R_X41Y35/NE2A0 INT_R_X41Y35/NL1BEG1 INT_R_X41Y35/NL1END2 INT_R_X41Y35/NR1BEG2 INT_R_X41Y35/WR1BEG0 INT_R_X41Y35/WR1END1 INT_R_X41Y36/FAN_ALT4 INT_R_X41Y36/FAN_BOUNCE4 INT_R_X41Y36/IMUX18 INT_R_X41Y36/IMUX2 INT_R_X41Y36/IMUX29 INT_R_X41Y36/NL1BEG1 INT_R_X41Y36/NL1END1 INT_R_X41Y36/NR1BEG2 INT_R_X41Y36/NR1END2 INT_R_X41Y36/WR1BEG3 INT_R_X41Y37/IMUX18 INT_R_X41Y37/IMUX2 INT_R_X41Y37/IMUX29 INT_R_X41Y37/NL1BEG1 INT_R_X41Y37/NL1END1 INT_R_X41Y37/NR1BEG2 INT_R_X41Y37/NR1END2 INT_R_X41Y38/IMUX18 INT_R_X41Y38/IMUX2 INT_R_X41Y38/IMUX29 INT_R_X41Y38/NL1END1 INT_R_X41Y38/NR1END2 VBRK_X99Y37/VBRK_SW2A2 VBRK_X99Y37/VBRK_WR1END1 VBRK_X99Y39/VBRK_NW2A3 
pips: CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X41Y34/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 INT_L_X40Y35/INT_L.WR1END0->>WR1BEG1 INT_L_X40Y36/INT_L.WR1END3->>NW2BEG3 INT_L_X40Y36/INT_L.WR1END3->>SW2BEG2 INT_L_X42Y35/INT_L.NE2END0->>WR1BEG1 INT_R_X39Y35/INT_R.SW2END2->>IMUX29 INT_R_X39Y35/INT_R.WR1END1->>IMUX18 INT_R_X39Y35/INT_R.WR1END1->>IMUX2 INT_R_X39Y35/INT_R.WR1END1->>NN2BEG1 INT_R_X39Y37/INT_R.NN2END1->>IMUX18 INT_R_X39Y37/INT_R.NN2END1->>IMUX2 INT_R_X39Y37/INT_R.NW2END3->>IMUX29 INT_R_X41Y34/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X41Y34/INT_R.FAN_BOUNCE5->>IMUX33 INT_R_X41Y34/INT_R.LOGIC_OUTS0->>IMUX16 INT_R_X41Y34/INT_R.LOGIC_OUTS0->>IMUX40 INT_R_X41Y34/INT_R.LOGIC_OUTS0->>NE2BEG0 INT_R_X41Y34/INT_R.LOGIC_OUTS0->>NL1BEG_N3 INT_R_X41Y34/INT_R.NL1BEG_N3->>FAN_ALT5 INT_R_X41Y34/INT_R.NL1BEG_N3->>NL1BEG2 INT_R_X41Y34/INT_R.NL1BEG_N3->>WR1BEG_S0 INT_R_X41Y35/INT_R.FAN_BOUNCE_S3_4->>IMUX29 INT_R_X41Y35/INT_R.NL1END2->>NL1BEG1 INT_R_X41Y35/INT_R.NL1END2->>NR1BEG2 INT_R_X41Y35/INT_R.WR1END1->>IMUX18 INT_R_X41Y35/INT_R.WR1END1->>IMUX2 INT_R_X41Y36/INT_R.FAN_ALT4->>FAN_BOUNCE4 INT_R_X41Y36/INT_R.NL1END1->>FAN_ALT4 INT_R_X41Y36/INT_R.NL1END1->>IMUX18 INT_R_X41Y36/INT_R.NL1END1->>IMUX2 INT_R_X41Y36/INT_R.NR1END2->>IMUX29 INT_R_X41Y36/INT_R.NR1END2->>NL1BEG1 INT_R_X41Y36/INT_R.NR1END2->>NR1BEG2 INT_R_X41Y36/INT_R.NR1END2->>WR1BEG3 INT_R_X41Y37/INT_R.NL1END1->>IMUX18 INT_R_X41Y37/INT_R.NL1END1->>IMUX2 INT_R_X41Y37/INT_R.NR1END2->>IMUX29 INT_R_X41Y37/INT_R.NR1END2->>NL1BEG1 INT_R_X41Y37/INT_R.NR1END2->>NR1BEG2 INT_R_X41Y38/INT_R.NL1END1->>IMUX18 INT_R_X41Y38/INT_R.NL1END1->>IMUX2 INT_R_X41Y38/INT_R.NR1END2->>IMUX29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/ADDRA2 - 
wires: CLBLL_L_X40Y33/CLBLL_IMUX38 CLBLL_L_X40Y33/CLBLL_LL_D3 CLBLL_L_X40Y34/CLBLL_EL1BEG3 CLBLL_L_X40Y35/CLBLL_NW2A0 CLBLM_R_X39Y34/CLBLM_EL1BEG3 CLBLM_R_X39Y35/CLBLM_IMUX1 CLBLM_R_X39Y35/CLBLM_IMUX17 CLBLM_R_X39Y35/CLBLM_IMUX22 CLBLM_R_X39Y35/CLBLM_M_A3 CLBLM_R_X39Y35/CLBLM_M_B3 CLBLM_R_X39Y35/CLBLM_M_C3 CLBLM_R_X39Y35/CLBLM_NW2A0 CLBLM_R_X39Y37/CLBLM_IMUX1 CLBLM_R_X39Y37/CLBLM_IMUX17 CLBLM_R_X39Y37/CLBLM_IMUX22 CLBLM_R_X39Y37/CLBLM_M_A3 CLBLM_R_X39Y37/CLBLM_M_B3 CLBLM_R_X39Y37/CLBLM_M_C3 CLBLM_R_X41Y34/CLBLM_IMUX14 CLBLM_R_X41Y34/CLBLM_IMUX30 CLBLM_R_X41Y34/CLBLM_IMUX38 CLBLM_R_X41Y34/CLBLM_LOGIC_OUTS17 CLBLM_R_X41Y34/CLBLM_L_B1 CLBLM_R_X41Y34/CLBLM_L_BMUX CLBLM_R_X41Y34/CLBLM_L_C5 CLBLM_R_X41Y34/CLBLM_M_D3 CLBLM_R_X41Y35/CLBLM_IMUX1 CLBLM_R_X41Y35/CLBLM_IMUX17 CLBLM_R_X41Y35/CLBLM_IMUX22 CLBLM_R_X41Y35/CLBLM_M_A3 CLBLM_R_X41Y35/CLBLM_M_B3 CLBLM_R_X41Y35/CLBLM_M_C3 CLBLM_R_X41Y36/CLBLM_IMUX1 CLBLM_R_X41Y36/CLBLM_IMUX17 CLBLM_R_X41Y36/CLBLM_IMUX22 CLBLM_R_X41Y36/CLBLM_M_A3 CLBLM_R_X41Y36/CLBLM_M_B3 CLBLM_R_X41Y36/CLBLM_M_C3 CLBLM_R_X41Y37/CLBLM_IMUX1 CLBLM_R_X41Y37/CLBLM_IMUX17 CLBLM_R_X41Y37/CLBLM_IMUX22 CLBLM_R_X41Y37/CLBLM_M_A3 CLBLM_R_X41Y37/CLBLM_M_B3 CLBLM_R_X41Y37/CLBLM_M_C3 CLBLM_R_X41Y38/CLBLM_IMUX1 CLBLM_R_X41Y38/CLBLM_IMUX17 CLBLM_R_X41Y38/CLBLM_IMUX22 CLBLM_R_X41Y38/CLBLM_M_A3 CLBLM_R_X41Y38/CLBLM_M_B3 CLBLM_R_X41Y38/CLBLM_M_C3 INT_L_X40Y33/IMUX_L38 INT_L_X40Y33/SW2END3 INT_L_X40Y34/EL1END3 INT_L_X40Y34/ER1BEG_S0 INT_L_X40Y34/NW2BEG0 INT_L_X40Y34/SW2END_N0_3 INT_L_X40Y35/ER1BEG0 INT_L_X40Y35/NW2A0 INT_R_X39Y34/EL1BEG3 INT_R_X39Y34/NW2END_S0_0 INT_R_X39Y35/EL1BEG_N3 INT_R_X39Y35/FAN_ALT5 INT_R_X39Y35/FAN_BOUNCE5 INT_R_X39Y35/IMUX1 INT_R_X39Y35/IMUX17 INT_R_X39Y35/IMUX22 INT_R_X39Y35/NL1BEG_N3 INT_R_X39Y35/NN2BEG0 INT_R_X39Y35/NW2END0 INT_R_X39Y36/NN2A0 INT_R_X39Y36/NN2END_S2_0 INT_R_X39Y37/IMUX1 INT_R_X39Y37/IMUX17 INT_R_X39Y37/IMUX22 INT_R_X39Y37/NL1BEG_N3 INT_R_X39Y37/NN2END0 INT_R_X41Y33/SW2A3 INT_R_X41Y34/IMUX14 INT_R_X41Y34/IMUX30 INT_R_X41Y34/IMUX38 INT_R_X41Y34/LOGIC_OUTS17 INT_R_X41Y34/NR1BEG3 INT_R_X41Y34/SW2BEG3 INT_R_X41Y35/BYP_ALT7 INT_R_X41Y35/BYP_BOUNCE7 INT_R_X41Y35/ER1END0 INT_R_X41Y35/IMUX1 INT_R_X41Y35/IMUX17 INT_R_X41Y35/IMUX22 INT_R_X41Y35/NR1BEG3 INT_R_X41Y35/NR1END3 INT_R_X41Y36/BYP_ALT7 INT_R_X41Y36/BYP_BOUNCE7 INT_R_X41Y36/BYP_BOUNCE_N3_7 INT_R_X41Y36/IMUX1 INT_R_X41Y36/IMUX17 INT_R_X41Y36/IMUX22 INT_R_X41Y36/NR1BEG3 INT_R_X41Y36/NR1END3 INT_R_X41Y37/BYP_ALT7 INT_R_X41Y37/BYP_BOUNCE7 INT_R_X41Y37/BYP_BOUNCE_N3_7 INT_R_X41Y37/IMUX1 INT_R_X41Y37/IMUX17 INT_R_X41Y37/IMUX22 INT_R_X41Y37/NR1BEG3 INT_R_X41Y37/NR1END3 INT_R_X41Y38/BYP_BOUNCE_N3_7 INT_R_X41Y38/IMUX1 INT_R_X41Y38/IMUX17 INT_R_X41Y38/IMUX22 INT_R_X41Y38/NR1END3 VBRK_X99Y36/VBRK_EL1BEG3 VBRK_X99Y37/VBRK_NW2A0 
pips: CLBLL_L_X40Y33/CLBLL_L.CLBLL_IMUX38->CLBLL_LL_D3 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X41Y34/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 INT_L_X40Y33/INT_L.SW2END3->>IMUX_L38 INT_L_X40Y34/INT_L.EL1END3->>ER1BEG_S0 INT_L_X40Y34/INT_L.SW2END_N0_3->>NW2BEG0 INT_R_X39Y35/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X39Y35/INT_R.FAN_BOUNCE5->>IMUX1 INT_R_X39Y35/INT_R.FAN_BOUNCE5->>IMUX17 INT_R_X39Y35/INT_R.NL1BEG_N3->>FAN_ALT5 INT_R_X39Y35/INT_R.NL1BEG_N3->>IMUX22 INT_R_X39Y35/INT_R.NW2END0->>EL1BEG_N3 INT_R_X39Y35/INT_R.NW2END0->>NL1BEG_N3 INT_R_X39Y35/INT_R.NW2END0->>NN2BEG0 INT_R_X39Y37/INT_R.NL1BEG_N3->>IMUX22 INT_R_X39Y37/INT_R.NN2END0->>IMUX1 INT_R_X39Y37/INT_R.NN2END0->>IMUX17 INT_R_X39Y37/INT_R.NN2END0->>NL1BEG_N3 INT_R_X41Y34/INT_R.LOGIC_OUTS17->>IMUX14 INT_R_X41Y34/INT_R.LOGIC_OUTS17->>IMUX30 INT_R_X41Y34/INT_R.LOGIC_OUTS17->>IMUX38 INT_R_X41Y34/INT_R.LOGIC_OUTS17->>NR1BEG3 INT_R_X41Y34/INT_R.LOGIC_OUTS17->>SW2BEG3 INT_R_X41Y35/INT_R.BYP_ALT7->>BYP_BOUNCE7 INT_R_X41Y35/INT_R.ER1END0->>IMUX1 INT_R_X41Y35/INT_R.ER1END0->>IMUX17 INT_R_X41Y35/INT_R.NR1END3->>BYP_ALT7 INT_R_X41Y35/INT_R.NR1END3->>IMUX22 INT_R_X41Y35/INT_R.NR1END3->>NR1BEG3 INT_R_X41Y36/INT_R.BYP_ALT7->>BYP_BOUNCE7 INT_R_X41Y36/INT_R.BYP_BOUNCE_N3_7->>IMUX1 INT_R_X41Y36/INT_R.BYP_BOUNCE_N3_7->>IMUX17 INT_R_X41Y36/INT_R.NR1END3->>BYP_ALT7 INT_R_X41Y36/INT_R.NR1END3->>IMUX22 INT_R_X41Y36/INT_R.NR1END3->>NR1BEG3 INT_R_X41Y37/INT_R.BYP_ALT7->>BYP_BOUNCE7 INT_R_X41Y37/INT_R.BYP_BOUNCE_N3_7->>IMUX1 INT_R_X41Y37/INT_R.BYP_BOUNCE_N3_7->>IMUX17 INT_R_X41Y37/INT_R.NR1END3->>BYP_ALT7 INT_R_X41Y37/INT_R.NR1END3->>IMUX22 INT_R_X41Y37/INT_R.NR1END3->>NR1BEG3 INT_R_X41Y38/INT_R.BYP_BOUNCE_N3_7->>IMUX1 INT_R_X41Y38/INT_R.BYP_BOUNCE_N3_7->>IMUX17 INT_R_X41Y38/INT_R.NR1END3->>IMUX22 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/ADDRA3 - 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/ADDRA4 - 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/ADDRD0 - 
wires: CLBLL_L_X40Y35/CLBLL_WR1END0 CLBLL_L_X40Y37/CLBLL_EE2BEG0 CLBLL_L_X42Y34/CLBLL_WL1END3 CLBLL_L_X42Y35/CLBLL_IMUX1 CLBLL_L_X42Y35/CLBLL_IMUX17 CLBLL_L_X42Y35/CLBLL_LL_A3 CLBLL_L_X42Y35/CLBLL_LL_AQ CLBLL_L_X42Y35/CLBLL_LL_B3 CLBLL_L_X42Y35/CLBLL_LOGIC_OUTS4 CLBLL_L_X42Y36/CLBLL_NW2A0 CLBLM_R_X39Y35/CLBLM_IMUX40 CLBLM_R_X39Y35/CLBLM_M_D1 CLBLM_R_X39Y35/CLBLM_WR1END0 CLBLM_R_X39Y37/CLBLM_EE2BEG0 CLBLM_R_X39Y37/CLBLM_IMUX40 CLBLM_R_X39Y37/CLBLM_M_D1 CLBLM_R_X41Y34/CLBLM_IMUX23 CLBLM_R_X41Y34/CLBLM_IMUX47 CLBLM_R_X41Y34/CLBLM_L_C3 CLBLM_R_X41Y34/CLBLM_M_D5 CLBLM_R_X41Y34/CLBLM_WL1END3 CLBLM_R_X41Y35/CLBLM_IMUX40 CLBLM_R_X41Y35/CLBLM_M_D1 CLBLM_R_X41Y36/CLBLM_IMUX40 CLBLM_R_X41Y36/CLBLM_M_D1 CLBLM_R_X41Y36/CLBLM_NW2A0 CLBLM_R_X41Y37/CLBLM_IMUX40 CLBLM_R_X41Y37/CLBLM_M_D1 CLBLM_R_X41Y38/CLBLM_IMUX40 CLBLM_R_X41Y38/CLBLM_M_D1 INT_L_X38Y35/NW2END_S0_0 INT_L_X38Y36/NE2BEG0 INT_L_X38Y36/NW2END0 INT_L_X38Y37/NE2A0 INT_L_X40Y34/WL1END2 INT_L_X40Y34/WR1BEG_S0 INT_L_X40Y35/WR1BEG0 INT_L_X40Y37/EE2A0 INT_L_X42Y34/WL1BEG3 INT_L_X42Y35/IMUX_L1 INT_L_X42Y35/IMUX_L17 INT_L_X42Y35/LOGIC_OUTS_L4 INT_L_X42Y35/NW2BEG0 INT_L_X42Y35/WL1BEG_N3 INT_L_X42Y36/NW2A0 INT_R_X39Y34/WR1END_S1_0 INT_R_X39Y35/IMUX40 INT_R_X39Y35/NW2BEG0 INT_R_X39Y35/WR1END0 INT_R_X39Y36/NE2END_S3_0 INT_R_X39Y36/NW2A0 INT_R_X39Y37/EE2BEG0 INT_R_X39Y37/IMUX40 INT_R_X39Y37/NE2END0 INT_R_X41Y34/IMUX23 INT_R_X41Y34/IMUX47 INT_R_X41Y34/WL1BEG2 INT_R_X41Y34/WL1END3 INT_R_X41Y35/IMUX40 INT_R_X41Y35/NW2END_S0_0 INT_R_X41Y35/SS2END0 INT_R_X41Y35/WL1END_N1_3 INT_R_X41Y36/IMUX40 INT_R_X41Y36/NW2END0 INT_R_X41Y36/SS2A0 INT_R_X41Y37/EE2END0 INT_R_X41Y37/IMUX40 INT_R_X41Y37/NR1BEG0 INT_R_X41Y37/SS2BEG0 INT_R_X41Y38/IMUX40 INT_R_X41Y38/NR1END0 VBRK_X99Y37/VBRK_WR1END0 VBRK_X99Y39/VBRK_EE2BEG0 
pips: CLBLL_L_X42Y35/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X42Y35/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_L_X42Y35/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 INT_L_X38Y36/INT_L.NW2END0->>NE2BEG0 INT_L_X40Y34/INT_L.WL1END2->>WR1BEG_S0 INT_L_X42Y35/INT_L.LOGIC_OUTS_L4->>IMUX_L1 INT_L_X42Y35/INT_L.LOGIC_OUTS_L4->>IMUX_L17 INT_L_X42Y35/INT_L.LOGIC_OUTS_L4->>NW2BEG0 INT_L_X42Y35/INT_L.LOGIC_OUTS_L4->>WL1BEG_N3 INT_R_X39Y35/INT_R.WR1END0->>IMUX40 INT_R_X39Y35/INT_R.WR1END0->>NW2BEG0 INT_R_X39Y37/INT_R.NE2END0->>EE2BEG0 INT_R_X39Y37/INT_R.NE2END0->>IMUX40 INT_R_X41Y34/INT_R.WL1END3->>IMUX23 INT_R_X41Y34/INT_R.WL1END3->>IMUX47 INT_R_X41Y34/INT_R.WL1END3->>WL1BEG2 INT_R_X41Y35/INT_R.SS2END0->>IMUX40 INT_R_X41Y36/INT_R.NW2END0->>IMUX40 INT_R_X41Y37/INT_R.EE2END0->>IMUX40 INT_R_X41Y37/INT_R.EE2END0->>NR1BEG0 INT_R_X41Y37/INT_R.EE2END0->>SS2BEG0 INT_R_X41Y38/INT_R.NR1END0->>IMUX40 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/ADDRD1 - 
wires: CLBLL_L_X40Y35/CLBLL_WR1END3 CLBLL_L_X40Y36/CLBLL_EE2BEG2 CLBLL_L_X40Y37/CLBLL_EE2BEG2 CLBLL_L_X40Y38/CLBLL_NE2A2 CLBLL_L_X42Y34/CLBLL_SW2A1 CLBLL_L_X42Y35/CLBLL_IMUX24 CLBLL_L_X42Y35/CLBLL_IMUX32 CLBLL_L_X42Y35/CLBLL_IMUX8 CLBLL_L_X42Y35/CLBLL_LL_A5 CLBLL_L_X42Y35/CLBLL_LL_B5 CLBLL_L_X42Y35/CLBLL_LL_BQ CLBLL_L_X42Y35/CLBLL_LL_C1 CLBLL_L_X42Y35/CLBLL_LOGIC_OUTS5 CLBLL_L_X42Y35/CLBLL_WW2A1 CLBLL_L_X42Y38/CLBLL_EE2A2 CLBLL_L_X42Y38/CLBLL_WR1END3 CLBLM_R_X39Y35/CLBLM_IMUX45 CLBLM_R_X39Y35/CLBLM_M_D2 CLBLM_R_X39Y35/CLBLM_WR1END3 CLBLM_R_X39Y36/CLBLM_EE2BEG2 CLBLM_R_X39Y37/CLBLM_EE2BEG2 CLBLM_R_X39Y37/CLBLM_IMUX45 CLBLM_R_X39Y37/CLBLM_M_D2 CLBLM_R_X39Y38/CLBLM_NE2A2 CLBLM_R_X41Y34/CLBLM_IMUX34 CLBLM_R_X41Y34/CLBLM_IMUX43 CLBLM_R_X41Y34/CLBLM_L_C6 CLBLM_R_X41Y34/CLBLM_M_D6 CLBLM_R_X41Y34/CLBLM_SW2A1 CLBLM_R_X41Y35/CLBLM_IMUX45 CLBLM_R_X41Y35/CLBLM_M_D2 CLBLM_R_X41Y35/CLBLM_WW2A1 CLBLM_R_X41Y36/CLBLM_IMUX45 CLBLM_R_X41Y36/CLBLM_M_D2 CLBLM_R_X41Y37/CLBLM_IMUX45 CLBLM_R_X41Y37/CLBLM_M_D2 CLBLM_R_X41Y38/CLBLM_EE2A2 CLBLM_R_X41Y38/CLBLM_IMUX45 CLBLM_R_X41Y38/CLBLM_M_D2 CLBLM_R_X41Y38/CLBLM_WR1END3 INT_L_X40Y35/ER1BEG2 INT_L_X40Y35/WR1BEG3 INT_L_X40Y35/WW2END1 INT_L_X40Y36/EE2A2 INT_L_X40Y37/EE2A2 INT_L_X40Y38/EE2BEG2 INT_L_X40Y38/NE2END2 INT_L_X42Y34/FAN_BOUNCE_S3_2 INT_L_X42Y34/SW2A1 INT_L_X42Y35/FAN_ALT2 INT_L_X42Y35/FAN_BOUNCE2 INT_L_X42Y35/IMUX_L24 INT_L_X42Y35/IMUX_L32 INT_L_X42Y35/IMUX_L8 INT_L_X42Y35/LOGIC_OUTS_L5 INT_L_X42Y35/SW2BEG1 INT_L_X42Y35/WW2BEG1 INT_L_X42Y38/EE2END2 INT_L_X42Y38/WR1BEG3 INT_R_X39Y35/IMUX45 INT_R_X39Y35/NL1BEG2 INT_R_X39Y35/WR1END3 INT_R_X39Y36/EE2BEG2 INT_R_X39Y36/NL1END2 INT_R_X39Y36/NR1BEG2 INT_R_X39Y37/EE2BEG2 INT_R_X39Y37/IMUX45 INT_R_X39Y37/NE2BEG2 INT_R_X39Y37/NR1END2 INT_R_X39Y38/NE2A2 INT_R_X41Y34/IMUX34 INT_R_X41Y34/IMUX43 INT_R_X41Y34/SW2END1 INT_R_X41Y35/ER1END2 INT_R_X41Y35/IMUX45 INT_R_X41Y35/WW2A1 INT_R_X41Y36/EE2END2 INT_R_X41Y36/IMUX45 INT_R_X41Y37/EE2END2 INT_R_X41Y37/IMUX45 INT_R_X41Y38/EE2A2 INT_R_X41Y38/IMUX45 INT_R_X41Y38/WR1END3 VBRK_X99Y37/VBRK_WR1END3 VBRK_X99Y38/VBRK_EE2BEG2 VBRK_X99Y39/VBRK_EE2BEG2 VBRK_X99Y40/VBRK_NE2A2 
pips: CLBLL_L_X42Y35/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_L_X42Y35/CLBLL_L.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_L_X42Y35/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_L_X42Y35/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 INT_L_X40Y35/INT_L.WW2END1->>ER1BEG2 INT_L_X40Y35/INT_L.WW2END1->>WR1BEG3 INT_L_X40Y38/INT_L.NE2END2->>EE2BEG2 INT_L_X42Y35/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X42Y35/INT_L.FAN_BOUNCE2->>IMUX_L24 INT_L_X42Y35/INT_L.FAN_BOUNCE2->>IMUX_L32 INT_L_X42Y35/INT_L.FAN_BOUNCE2->>IMUX_L8 INT_L_X42Y35/INT_L.LOGIC_OUTS_L5->>FAN_ALT2 INT_L_X42Y35/INT_L.LOGIC_OUTS_L5->>SW2BEG1 INT_L_X42Y35/INT_L.LOGIC_OUTS_L5->>WW2BEG1 INT_L_X42Y38/INT_L.EE2END2->>WR1BEG3 INT_R_X39Y35/INT_R.WR1END3->>IMUX45 INT_R_X39Y35/INT_R.WR1END3->>NL1BEG2 INT_R_X39Y36/INT_R.NL1END2->>EE2BEG2 INT_R_X39Y36/INT_R.NL1END2->>NR1BEG2 INT_R_X39Y37/INT_R.NR1END2->>EE2BEG2 INT_R_X39Y37/INT_R.NR1END2->>IMUX45 INT_R_X39Y37/INT_R.NR1END2->>NE2BEG2 INT_R_X41Y34/INT_R.SW2END1->>IMUX34 INT_R_X41Y34/INT_R.SW2END1->>IMUX43 INT_R_X41Y35/INT_R.ER1END2->>IMUX45 INT_R_X41Y36/INT_R.EE2END2->>IMUX45 INT_R_X41Y37/INT_R.EE2END2->>IMUX45 INT_R_X41Y38/INT_R.WR1END3->>IMUX45 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/ADDRD2 - 
wires: CLBLL_L_X40Y34/CLBLL_ER1BEG3 CLBLL_L_X40Y34/CLBLL_WW2END2 CLBLL_L_X40Y35/CLBLL_NE4BEG3 CLBLL_L_X40Y35/CLBLL_WW2END2 CLBLL_L_X40Y37/CLBLL_EE2BEG3 CLBLL_L_X42Y34/CLBLL_SW2A2 CLBLL_L_X42Y35/CLBLL_IMUX31 CLBLL_L_X42Y35/CLBLL_IMUX7 CLBLL_L_X42Y35/CLBLL_LL_A1 CLBLL_L_X42Y35/CLBLL_LL_C5 CLBLL_L_X42Y35/CLBLL_LL_CQ CLBLL_L_X42Y35/CLBLL_LOGIC_OUTS6 CLBLL_L_X42Y35/CLBLL_WR1END3 CLBLM_R_X39Y34/CLBLM_ER1BEG3 CLBLM_R_X39Y34/CLBLM_WW2END2 CLBLM_R_X39Y35/CLBLM_IMUX38 CLBLM_R_X39Y35/CLBLM_M_D3 CLBLM_R_X39Y35/CLBLM_NE4BEG3 CLBLM_R_X39Y35/CLBLM_WW2END2 CLBLM_R_X39Y37/CLBLM_EE2BEG3 CLBLM_R_X39Y37/CLBLM_IMUX38 CLBLM_R_X39Y37/CLBLM_M_D3 CLBLM_R_X41Y34/CLBLM_IMUX21 CLBLM_R_X41Y34/CLBLM_IMUX45 CLBLM_R_X41Y34/CLBLM_L_C4 CLBLM_R_X41Y34/CLBLM_M_D2 CLBLM_R_X41Y34/CLBLM_SW2A2 CLBLM_R_X41Y35/CLBLM_IMUX38 CLBLM_R_X41Y35/CLBLM_M_D3 CLBLM_R_X41Y35/CLBLM_WR1END3 CLBLM_R_X41Y36/CLBLM_IMUX38 CLBLM_R_X41Y36/CLBLM_M_D3 CLBLM_R_X41Y37/CLBLM_IMUX38 CLBLM_R_X41Y37/CLBLM_M_D3 CLBLM_R_X41Y38/CLBLM_IMUX38 CLBLM_R_X41Y38/CLBLM_M_D3 INT_L_X38Y36/NE2BEG3 INT_L_X38Y36/NW2END3 INT_L_X38Y37/NE2A3 INT_L_X40Y34/ER1END3 INT_L_X40Y34/NE2BEG3 INT_L_X40Y34/WW2A2 INT_L_X40Y35/ER1END_N3_3 INT_L_X40Y35/NE2A3 INT_L_X40Y35/NE6A3 INT_L_X40Y35/WW2A2 INT_L_X40Y36/NE6B3 INT_L_X40Y37/EE2A3 INT_L_X40Y37/NE6C3 INT_L_X40Y38/NE6D3 INT_L_X40Y39/NE6E3 INT_L_X42Y34/SW2A2 INT_L_X42Y35/BYP_ALT3 INT_L_X42Y35/BYP_BOUNCE3 INT_L_X42Y35/IMUX_L31 INT_L_X42Y35/IMUX_L7 INT_L_X42Y35/LOGIC_OUTS_L6 INT_L_X42Y35/SW2BEG2 INT_L_X42Y35/WR1BEG3 INT_L_X42Y36/BYP_BOUNCE_N3_3 INT_R_X39Y34/ER1BEG3 INT_R_X39Y34/WW2END2 INT_R_X39Y35/IMUX38 INT_R_X39Y35/NE6BEG3 INT_R_X39Y35/NW2BEG3 INT_R_X39Y35/WW2END2 INT_R_X39Y36/NW2A3 INT_R_X39Y37/EE2BEG3 INT_R_X39Y37/IMUX38 INT_R_X39Y37/NE2END3 INT_R_X41Y34/IMUX21 INT_R_X41Y34/IMUX45 INT_R_X41Y34/SW2END2 INT_R_X41Y34/WW2BEG2 INT_R_X41Y35/IMUX38 INT_R_X41Y35/NE2END3 INT_R_X41Y35/WR1END3 INT_R_X41Y35/WW2BEG2 INT_R_X41Y36/IMUX38 INT_R_X41Y36/SL1END3 INT_R_X41Y37/EE2END3 INT_R_X41Y37/IMUX38 INT_R_X41Y37/SL1BEG3 INT_R_X41Y38/IMUX38 INT_R_X41Y38/SL1END3 INT_R_X41Y39/NE6END3 INT_R_X41Y39/SL1BEG3 VBRK_X99Y36/VBRK_ER1BEG3 VBRK_X99Y36/VBRK_WW2END2 VBRK_X99Y37/VBRK_NE4BEG3 VBRK_X99Y37/VBRK_WW2END2 VBRK_X99Y39/VBRK_EE2BEG3 
pips: CLBLL_L_X42Y35/CLBLL_L.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_L_X42Y35/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_L_X42Y35/CLBLL_L.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 INT_L_X38Y36/INT_L.NW2END3->>NE2BEG3 INT_L_X40Y34/INT_L.ER1END3->>NE2BEG3 INT_L_X42Y35/INT_L.BYP_ALT3->>BYP_BOUNCE3 INT_L_X42Y35/INT_L.BYP_BOUNCE3->>IMUX_L31 INT_L_X42Y35/INT_L.BYP_BOUNCE3->>IMUX_L7 INT_L_X42Y35/INT_L.LOGIC_OUTS_L6->>BYP_ALT3 INT_L_X42Y35/INT_L.LOGIC_OUTS_L6->>SW2BEG2 INT_L_X42Y35/INT_L.LOGIC_OUTS_L6->>WR1BEG3 INT_R_X39Y34/INT_R.WW2END2->>ER1BEG3 INT_R_X39Y35/INT_R.WW2END2->>IMUX38 INT_R_X39Y35/INT_R.WW2END2->>NE6BEG3 INT_R_X39Y35/INT_R.WW2END2->>NW2BEG3 INT_R_X39Y37/INT_R.NE2END3->>EE2BEG3 INT_R_X39Y37/INT_R.NE2END3->>IMUX38 INT_R_X41Y34/INT_R.SW2END2->>IMUX21 INT_R_X41Y34/INT_R.SW2END2->>IMUX45 INT_R_X41Y34/INT_R.SW2END2->>WW2BEG2 INT_R_X41Y35/INT_R.NE2END3->>IMUX38 INT_R_X41Y35/INT_R.WR1END3->>WW2BEG2 INT_R_X41Y36/INT_R.SL1END3->>IMUX38 INT_R_X41Y37/INT_R.EE2END3->>IMUX38 INT_R_X41Y37/INT_R.EE2END3->>SL1BEG3 INT_R_X41Y38/INT_R.SL1END3->>IMUX38 INT_R_X41Y39/INT_R.NE6END3->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/ADDRD3 - 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/ADDRD4 - 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/WE - 
wires: CLBLL_L_X40Y36/CLBLL_NE2A2 CLBLL_L_X40Y37/CLBLL_NW2A2 CLBLL_L_X40Y38/CLBLL_EE2BEG2 CLBLL_L_X42Y35/CLBLL_IMUX12 CLBLL_L_X42Y35/CLBLL_IMUX29 CLBLL_L_X42Y35/CLBLL_IMUX4 CLBLL_L_X42Y35/CLBLL_LL_A6 CLBLL_L_X42Y35/CLBLL_LL_B6 CLBLL_L_X42Y35/CLBLL_LL_C2 CLBLL_L_X42Y35/CLBLL_SE2A2 CLBLM_R_X39Y32/CLBLM_LOGIC_OUTS16 CLBLM_R_X39Y32/CLBLM_L_AMUX CLBLM_R_X39Y35/CLBLM_FAN7 CLBLM_R_X39Y35/CLBLM_M_CE CLBLM_R_X39Y36/CLBLM_NE2A2 CLBLM_R_X39Y37/CLBLM_FAN7 CLBLM_R_X39Y37/CLBLM_M_CE CLBLM_R_X39Y37/CLBLM_NW2A2 CLBLM_R_X39Y38/CLBLM_EE2BEG2 CLBLM_R_X41Y35/CLBLM_FAN7 CLBLM_R_X41Y35/CLBLM_M_CE CLBLM_R_X41Y35/CLBLM_SE2A2 CLBLM_R_X41Y36/CLBLM_FAN7 CLBLM_R_X41Y36/CLBLM_M_CE CLBLM_R_X41Y37/CLBLM_FAN7 CLBLM_R_X41Y37/CLBLM_M_CE CLBLM_R_X41Y38/CLBLM_FAN7 CLBLM_R_X41Y38/CLBLM_M_CE INT_L_X38Y35/SE2A2 INT_L_X38Y36/SE2BEG2 INT_L_X38Y36/SW2END2 INT_L_X40Y36/NE2END2 INT_L_X40Y36/NW2BEG2 INT_L_X40Y37/NW2A2 INT_L_X40Y38/EE2A2 INT_L_X42Y35/IMUX_L12 INT_L_X42Y35/IMUX_L29 INT_L_X42Y35/IMUX_L4 INT_L_X42Y35/SE2END2 INT_R_X39Y32/LOGIC_OUTS16 INT_R_X39Y32/NN6BEG2 INT_R_X39Y33/NN6A2 INT_R_X39Y34/NN6B2 INT_R_X39Y35/FAN7 INT_R_X39Y35/FAN_ALT7 INT_R_X39Y35/NE2BEG2 INT_R_X39Y35/NN6C2 INT_R_X39Y35/SE2END2 INT_R_X39Y36/NE2A2 INT_R_X39Y36/NN6D2 INT_R_X39Y36/SW2A2 INT_R_X39Y37/FAN7 INT_R_X39Y37/FAN_ALT7 INT_R_X39Y37/NN6E2 INT_R_X39Y37/NW2END2 INT_R_X39Y37/SR1END2 INT_R_X39Y37/SW2BEG2 INT_R_X39Y38/EE2BEG2 INT_R_X39Y38/NN6END2 INT_R_X39Y38/SR1BEG2 INT_R_X41Y35/FAN7 INT_R_X41Y35/FAN_ALT7 INT_R_X41Y35/SE2A2 INT_R_X41Y35/SL1END2 INT_R_X41Y36/FAN7 INT_R_X41Y36/FAN_ALT7 INT_R_X41Y36/SE2BEG2 INT_R_X41Y36/SL1BEG2 INT_R_X41Y36/SL1END2 INT_R_X41Y37/FAN7 INT_R_X41Y37/FAN_ALT7 INT_R_X41Y37/SL1BEG2 INT_R_X41Y37/SL1END2 INT_R_X41Y38/EE2END2 INT_R_X41Y38/FAN7 INT_R_X41Y38/FAN_ALT7 INT_R_X41Y38/SL1BEG2 VBRK_X99Y38/VBRK_NE2A2 VBRK_X99Y39/VBRK_NW2A2 VBRK_X99Y40/VBRK_EE2BEG2 
pips: CLBLL_L_X42Y35/CLBLL_L.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_L_X42Y35/CLBLL_L.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_L_X42Y35/CLBLL_L.CLBLL_IMUX4->CLBLL_LL_A6 CLBLM_R_X39Y32/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 CLBLM_R_X39Y35/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X39Y37/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X41Y35/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X41Y36/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X41Y37/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X41Y38/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE INT_L_X38Y36/INT_L.SW2END2->>SE2BEG2 INT_L_X40Y36/INT_L.NE2END2->>NW2BEG2 INT_L_X42Y35/INT_L.SE2END2->>IMUX_L12 INT_L_X42Y35/INT_L.SE2END2->>IMUX_L29 INT_L_X42Y35/INT_L.SE2END2->>IMUX_L4 INT_R_X39Y32/INT_R.LOGIC_OUTS16->>NN6BEG2 INT_R_X39Y35/INT_R.FAN_ALT7->>FAN7 INT_R_X39Y35/INT_R.SE2END2->>FAN_ALT7 INT_R_X39Y35/INT_R.SE2END2->>NE2BEG2 INT_R_X39Y37/INT_R.FAN_ALT7->>FAN7 INT_R_X39Y37/INT_R.NW2END2->>FAN_ALT7 INT_R_X39Y37/INT_R.SR1END2->>SW2BEG2 INT_R_X39Y38/INT_R.NN6END2->>EE2BEG2 INT_R_X39Y38/INT_R.NN6END2->>SR1BEG2 INT_R_X41Y35/INT_R.FAN_ALT7->>FAN7 INT_R_X41Y35/INT_R.SL1END2->>FAN_ALT7 INT_R_X41Y36/INT_R.FAN_ALT7->>FAN7 INT_R_X41Y36/INT_R.SL1END2->>FAN_ALT7 INT_R_X41Y36/INT_R.SL1END2->>SE2BEG2 INT_R_X41Y36/INT_R.SL1END2->>SL1BEG2 INT_R_X41Y37/INT_R.FAN_ALT7->>FAN7 INT_R_X41Y37/INT_R.SL1END2->>FAN_ALT7 INT_R_X41Y37/INT_R.SL1END2->>SL1BEG2 INT_R_X41Y38/INT_R.EE2END2->>FAN_ALT7 INT_R_X41Y38/INT_R.EE2END2->>SL1BEG2 INT_R_X41Y38/INT_R.FAN_ALT7->>FAN7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/DOA1 - 
wires: CLBLM_R_X41Y38/CLBLM_LOGIC_OUTS12 CLBLM_R_X41Y38/CLBLM_M_A CLBLM_R_X41Y39/CLBLM_IMUX9 CLBLM_R_X41Y39/CLBLM_L_A5 INT_R_X41Y38/LOGIC_OUTS12 INT_R_X41Y38/NR1BEG0 INT_R_X41Y39/IMUX9 INT_R_X41Y39/NR1END0 
pips: CLBLM_R_X41Y38/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 CLBLM_R_X41Y39/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 INT_R_X41Y38/INT_R.LOGIC_OUTS12->>NR1BEG0 INT_R_X41Y39/INT_R.NR1END0->>IMUX9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/DIA1 - 
wires: CLBLL_L_X42Y38/CLBLL_WW2END0 CLBLM_R_X41Y38/CLBLM_BYP1 CLBLM_R_X41Y38/CLBLM_M_AX CLBLM_R_X41Y38/CLBLM_WW2END0 CLBLM_R_X43Y38/CLBLM_LOGIC_OUTS8 CLBLM_R_X43Y38/CLBLM_L_A INT_L_X42Y38/WW2A0 INT_R_X41Y38/BYP1 INT_R_X41Y38/BYP_ALT1 INT_R_X41Y38/WW2END0 INT_R_X43Y38/LOGIC_OUTS8 INT_R_X43Y38/WW2BEG0 
pips: CLBLM_R_X41Y38/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X43Y38/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_R_X41Y38/INT_R.BYP_ALT1->>BYP1 INT_R_X41Y38/INT_R.WW2END0->>BYP_ALT1 INT_R_X43Y38/INT_R.LOGIC_OUTS8->>WW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/DOB0 - 
wires: CLBLL_L_X42Y39/CLBLL_IMUX6 CLBLL_L_X42Y39/CLBLL_L_A1 CLBLL_L_X42Y39/CLBLL_NE2A3 CLBLM_R_X41Y38/CLBLM_LOGIC_OUTS21 CLBLM_R_X41Y38/CLBLM_M_BMUX CLBLM_R_X41Y39/CLBLM_NE2A3 INT_L_X42Y39/IMUX_L6 INT_L_X42Y39/NE2END3 INT_R_X41Y38/LOGIC_OUTS21 INT_R_X41Y38/NE2BEG3 INT_R_X41Y39/NE2A3 
pips: CLBLL_L_X42Y39/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 CLBLM_R_X41Y38/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_L_X42Y39/INT_L.NE2END3->>IMUX_L6 INT_R_X41Y38/INT_R.LOGIC_OUTS21->>NE2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/DIB0 - 
wires: CLBLL_L_X42Y38/CLBLL_SW2A0 CLBLM_R_X41Y38/CLBLM_FAN2 CLBLM_R_X41Y38/CLBLM_M_BI CLBLM_R_X41Y38/CLBLM_SW2A0 CLBLM_R_X43Y37/CLBLM_LOGIC_OUTS9 CLBLM_R_X43Y37/CLBLM_L_B INT_L_X42Y38/SW2A0 INT_L_X42Y39/NW2END1 INT_L_X42Y39/SW2BEG0 INT_R_X41Y38/FAN2 INT_R_X41Y38/FAN_ALT2 INT_R_X41Y38/SW2END0 INT_R_X43Y37/LOGIC_OUTS9 INT_R_X43Y37/NR1BEG1 INT_R_X43Y38/NR1END1 INT_R_X43Y38/NW2BEG1 INT_R_X43Y39/NW2A1 
pips: CLBLM_R_X41Y38/CLBLM_R.CLBLM_FAN2->CLBLM_M_BI CLBLM_R_X43Y37/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_L_X42Y39/INT_L.NW2END1->>SW2BEG0 INT_R_X41Y38/INT_R.FAN_ALT2->>FAN2 INT_R_X41Y38/INT_R.SW2END0->>FAN_ALT2 INT_R_X43Y37/INT_R.LOGIC_OUTS9->>NR1BEG1 INT_R_X43Y38/INT_R.NR1END1->>NW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/ADDRB0 - 
wires: CLBLL_L_X40Y34/CLBLL_IMUX7 CLBLL_L_X40Y34/CLBLL_LL_A1 CLBLL_L_X40Y34/CLBLL_SE2A3 CLBLL_L_X40Y35/CLBLL_SW2A3 CLBLL_L_X40Y36/CLBLL_SE2A3 CLBLL_L_X40Y37/CLBLL_SW2A0 CLBLL_L_X40Y37/CLBLL_SW2A3 CLBLM_R_X39Y34/CLBLM_SE2A3 CLBLM_R_X39Y35/CLBLM_IMUX15 CLBLM_R_X39Y35/CLBLM_IMUX32 CLBLM_R_X39Y35/CLBLM_IMUX7 CLBLM_R_X39Y35/CLBLM_M_A1 CLBLM_R_X39Y35/CLBLM_M_B1 CLBLM_R_X39Y35/CLBLM_M_C1 CLBLM_R_X39Y35/CLBLM_SW2A3 CLBLM_R_X39Y36/CLBLM_SE2A3 CLBLM_R_X39Y37/CLBLM_IMUX15 CLBLM_R_X39Y37/CLBLM_IMUX32 CLBLM_R_X39Y37/CLBLM_IMUX7 CLBLM_R_X39Y37/CLBLM_M_A1 CLBLM_R_X39Y37/CLBLM_M_B1 CLBLM_R_X39Y37/CLBLM_M_C1 CLBLM_R_X39Y37/CLBLM_SW2A0 CLBLM_R_X39Y37/CLBLM_SW2A3 CLBLM_R_X41Y34/CLBLM_IMUX44 CLBLM_R_X41Y34/CLBLM_LOGIC_OUTS1 CLBLM_R_X41Y34/CLBLM_L_BQ CLBLM_R_X41Y34/CLBLM_M_D4 CLBLM_R_X41Y35/CLBLM_IMUX15 CLBLM_R_X41Y35/CLBLM_IMUX32 CLBLM_R_X41Y35/CLBLM_IMUX7 CLBLM_R_X41Y35/CLBLM_M_A1 CLBLM_R_X41Y35/CLBLM_M_B1 CLBLM_R_X41Y35/CLBLM_M_C1 CLBLM_R_X41Y36/CLBLM_IMUX15 CLBLM_R_X41Y36/CLBLM_IMUX32 CLBLM_R_X41Y36/CLBLM_IMUX7 CLBLM_R_X41Y36/CLBLM_M_A1 CLBLM_R_X41Y36/CLBLM_M_B1 CLBLM_R_X41Y36/CLBLM_M_C1 CLBLM_R_X41Y37/CLBLM_IMUX15 CLBLM_R_X41Y37/CLBLM_IMUX32 CLBLM_R_X41Y37/CLBLM_IMUX7 CLBLM_R_X41Y37/CLBLM_M_A1 CLBLM_R_X41Y37/CLBLM_M_B1 CLBLM_R_X41Y37/CLBLM_M_C1 CLBLM_R_X41Y38/CLBLM_IMUX15 CLBLM_R_X41Y38/CLBLM_IMUX32 CLBLM_R_X41Y38/CLBLM_IMUX7 CLBLM_R_X41Y38/CLBLM_M_A1 CLBLM_R_X41Y38/CLBLM_M_B1 CLBLM_R_X41Y38/CLBLM_M_C1 INT_L_X40Y34/EL1BEG2 INT_L_X40Y34/IMUX_L7 INT_L_X40Y34/SE2END3 INT_L_X40Y35/EL1BEG3 INT_L_X40Y35/NW2END_S0_0 INT_L_X40Y35/SW2A3 INT_L_X40Y36/EL1BEG_N3 INT_L_X40Y36/NW2END0 INT_L_X40Y36/SE2END3 INT_L_X40Y36/SW2BEG3 INT_L_X40Y37/EL1BEG3 INT_L_X40Y37/NW2END_S0_0 INT_L_X40Y37/SW2A0 INT_L_X40Y37/SW2A3 INT_L_X40Y38/EL1BEG3 INT_L_X40Y38/EL1BEG_N3 INT_L_X40Y38/NW2END0 INT_L_X40Y38/NW2END_S0_0 INT_L_X40Y38/SW2BEG0 INT_L_X40Y38/SW2BEG3 INT_L_X40Y38/WR1END1 INT_L_X40Y39/EL1BEG_N3 INT_L_X40Y39/NW2END0 INT_R_X39Y34/SE2A3 INT_R_X39Y35/IMUX15 INT_R_X39Y35/IMUX32 INT_R_X39Y35/IMUX7 INT_R_X39Y35/SE2BEG3 INT_R_X39Y35/SS2END0 INT_R_X39Y35/SW2END3 INT_R_X39Y36/SE2A3 INT_R_X39Y36/SS2A0 INT_R_X39Y36/SW2END_N0_3 INT_R_X39Y37/IMUX15 INT_R_X39Y37/IMUX32 INT_R_X39Y37/IMUX7 INT_R_X39Y37/SE2BEG3 INT_R_X39Y37/SS2BEG0 INT_R_X39Y37/SW2END0 INT_R_X39Y37/SW2END3 INT_R_X39Y38/SW2END_N0_3 INT_R_X41Y34/EL1END2 INT_R_X41Y34/IMUX44 INT_R_X41Y34/LOGIC_OUTS1 INT_R_X41Y34/NL1BEG0 INT_R_X41Y34/NL1END_S3_0 INT_R_X41Y35/EL1END3 INT_R_X41Y35/IMUX15 INT_R_X41Y35/IMUX32 INT_R_X41Y35/IMUX7 INT_R_X41Y35/NL1END0 INT_R_X41Y35/NR1BEG0 INT_R_X41Y35/NW2BEG0 INT_R_X41Y36/FAN_BOUNCE_S3_4 INT_R_X41Y36/IMUX15 INT_R_X41Y36/IMUX32 INT_R_X41Y36/IMUX7 INT_R_X41Y36/NN2BEG0 INT_R_X41Y36/NR1BEG0 INT_R_X41Y36/NR1END0 INT_R_X41Y36/NW2A0 INT_R_X41Y37/EL1END3 INT_R_X41Y37/FAN_ALT4 INT_R_X41Y37/FAN_BOUNCE4 INT_R_X41Y37/IMUX15 INT_R_X41Y37/IMUX32 INT_R_X41Y37/IMUX7 INT_R_X41Y37/NN2A0 INT_R_X41Y37/NN2END_S2_0 INT_R_X41Y37/NR1END0 INT_R_X41Y37/NW2BEG0 INT_R_X41Y38/EL1END3 INT_R_X41Y38/IMUX15 INT_R_X41Y38/IMUX32 INT_R_X41Y38/IMUX7 INT_R_X41Y38/NN2END0 INT_R_X41Y38/NW2A0 INT_R_X41Y38/NW2BEG0 INT_R_X41Y38/WR1BEG1 INT_R_X41Y39/NW2A0 VBRK_X99Y36/VBRK_SE2A3 VBRK_X99Y37/VBRK_SW2A3 VBRK_X99Y38/VBRK_SE2A3 VBRK_X99Y39/VBRK_SW2A0 VBRK_X99Y39/VBRK_SW2A3 
pips: CLBLL_L_X40Y34/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X41Y34/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X40Y34/INT_L.SE2END3->>EL1BEG2 INT_L_X40Y34/INT_L.SE2END3->>IMUX_L7 INT_L_X40Y36/INT_L.NW2END0->>EL1BEG_N3 INT_L_X40Y36/INT_L.SE2END3->>SW2BEG3 INT_L_X40Y38/INT_L.NW2END0->>EL1BEG_N3 INT_L_X40Y38/INT_L.NW2END_S0_0->>SW2BEG3 INT_L_X40Y38/INT_L.WR1END1->>SW2BEG0 INT_L_X40Y39/INT_L.NW2END0->>EL1BEG_N3 INT_R_X39Y35/INT_R.SS2END0->>IMUX32 INT_R_X39Y35/INT_R.SW2END3->>IMUX15 INT_R_X39Y35/INT_R.SW2END3->>IMUX7 INT_R_X39Y35/INT_R.SW2END3->>SE2BEG3 INT_R_X39Y37/INT_R.SW2END0->>IMUX32 INT_R_X39Y37/INT_R.SW2END0->>SS2BEG0 INT_R_X39Y37/INT_R.SW2END3->>IMUX15 INT_R_X39Y37/INT_R.SW2END3->>IMUX7 INT_R_X39Y37/INT_R.SW2END3->>SE2BEG3 INT_R_X41Y34/INT_R.EL1END2->>IMUX44 INT_R_X41Y34/INT_R.LOGIC_OUTS1->>NL1BEG0 INT_R_X41Y35/INT_R.EL1END3->>IMUX15 INT_R_X41Y35/INT_R.EL1END3->>IMUX7 INT_R_X41Y35/INT_R.NL1END0->>IMUX32 INT_R_X41Y35/INT_R.NL1END0->>NR1BEG0 INT_R_X41Y35/INT_R.NL1END0->>NW2BEG0 INT_R_X41Y36/INT_R.FAN_BOUNCE_S3_4->>IMUX15 INT_R_X41Y36/INT_R.FAN_BOUNCE_S3_4->>IMUX7 INT_R_X41Y36/INT_R.NR1END0->>IMUX32 INT_R_X41Y36/INT_R.NR1END0->>NN2BEG0 INT_R_X41Y36/INT_R.NR1END0->>NR1BEG0 INT_R_X41Y37/INT_R.EL1END3->>IMUX15 INT_R_X41Y37/INT_R.EL1END3->>IMUX7 INT_R_X41Y37/INT_R.FAN_ALT4->>FAN_BOUNCE4 INT_R_X41Y37/INT_R.NR1END0->>FAN_ALT4 INT_R_X41Y37/INT_R.NR1END0->>IMUX32 INT_R_X41Y37/INT_R.NR1END0->>NW2BEG0 INT_R_X41Y38/INT_R.EL1END3->>IMUX15 INT_R_X41Y38/INT_R.EL1END3->>IMUX7 INT_R_X41Y38/INT_R.NN2END0->>IMUX32 INT_R_X41Y38/INT_R.NN2END0->>NW2BEG0 INT_R_X41Y38/INT_R.NN2END0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/ADDRB1 - 
wires: CLBLL_L_X40Y35/CLBLL_SW2A2 CLBLL_L_X40Y35/CLBLL_WR1END1 CLBLL_L_X40Y37/CLBLL_NW2A3 CLBLL_L_X42Y35/CLBLL_NE2A0 CLBLL_L_X42Y35/CLBLL_WR1END1 CLBLM_R_X39Y35/CLBLM_IMUX18 CLBLM_R_X39Y35/CLBLM_IMUX2 CLBLM_R_X39Y35/CLBLM_IMUX29 CLBLM_R_X39Y35/CLBLM_M_A2 CLBLM_R_X39Y35/CLBLM_M_B2 CLBLM_R_X39Y35/CLBLM_M_C2 CLBLM_R_X39Y35/CLBLM_SW2A2 CLBLM_R_X39Y35/CLBLM_WR1END1 CLBLM_R_X39Y37/CLBLM_IMUX18 CLBLM_R_X39Y37/CLBLM_IMUX2 CLBLM_R_X39Y37/CLBLM_IMUX29 CLBLM_R_X39Y37/CLBLM_M_A2 CLBLM_R_X39Y37/CLBLM_M_B2 CLBLM_R_X39Y37/CLBLM_M_C2 CLBLM_R_X39Y37/CLBLM_NW2A3 CLBLM_R_X41Y34/CLBLM_IMUX16 CLBLM_R_X41Y34/CLBLM_IMUX33 CLBLM_R_X41Y34/CLBLM_IMUX40 CLBLM_R_X41Y34/CLBLM_LOGIC_OUTS0 CLBLM_R_X41Y34/CLBLM_L_AQ CLBLM_R_X41Y34/CLBLM_L_B3 CLBLM_R_X41Y34/CLBLM_L_C1 CLBLM_R_X41Y34/CLBLM_M_D1 CLBLM_R_X41Y35/CLBLM_IMUX18 CLBLM_R_X41Y35/CLBLM_IMUX2 CLBLM_R_X41Y35/CLBLM_IMUX29 CLBLM_R_X41Y35/CLBLM_M_A2 CLBLM_R_X41Y35/CLBLM_M_B2 CLBLM_R_X41Y35/CLBLM_M_C2 CLBLM_R_X41Y35/CLBLM_NE2A0 CLBLM_R_X41Y35/CLBLM_WR1END1 CLBLM_R_X41Y36/CLBLM_IMUX18 CLBLM_R_X41Y36/CLBLM_IMUX2 CLBLM_R_X41Y36/CLBLM_IMUX29 CLBLM_R_X41Y36/CLBLM_M_A2 CLBLM_R_X41Y36/CLBLM_M_B2 CLBLM_R_X41Y36/CLBLM_M_C2 CLBLM_R_X41Y37/CLBLM_IMUX18 CLBLM_R_X41Y37/CLBLM_IMUX2 CLBLM_R_X41Y37/CLBLM_IMUX29 CLBLM_R_X41Y37/CLBLM_M_A2 CLBLM_R_X41Y37/CLBLM_M_B2 CLBLM_R_X41Y37/CLBLM_M_C2 CLBLM_R_X41Y38/CLBLM_IMUX18 CLBLM_R_X41Y38/CLBLM_IMUX2 CLBLM_R_X41Y38/CLBLM_IMUX29 CLBLM_R_X41Y38/CLBLM_M_A2 CLBLM_R_X41Y38/CLBLM_M_B2 CLBLM_R_X41Y38/CLBLM_M_C2 INT_L_X40Y34/WR1END_S1_0 INT_L_X40Y35/SW2A2 INT_L_X40Y35/WR1BEG1 INT_L_X40Y35/WR1END0 INT_L_X40Y36/NW2BEG3 INT_L_X40Y36/SW2BEG2 INT_L_X40Y36/WR1END3 INT_L_X40Y37/NW2A3 INT_L_X42Y34/NE2END_S3_0 INT_L_X42Y35/NE2END0 INT_L_X42Y35/WR1BEG1 INT_R_X39Y35/IMUX18 INT_R_X39Y35/IMUX2 INT_R_X39Y35/IMUX29 INT_R_X39Y35/NN2BEG1 INT_R_X39Y35/SW2END2 INT_R_X39Y35/WR1END1 INT_R_X39Y36/NN2A1 INT_R_X39Y37/IMUX18 INT_R_X39Y37/IMUX2 INT_R_X39Y37/IMUX29 INT_R_X39Y37/NN2END1 INT_R_X39Y37/NW2END3 INT_R_X41Y34/FAN_ALT5 INT_R_X41Y34/FAN_BOUNCE5 INT_R_X41Y34/IMUX16 INT_R_X41Y34/IMUX33 INT_R_X41Y34/IMUX40 INT_R_X41Y34/LOGIC_OUTS0 INT_R_X41Y34/NE2BEG0 INT_R_X41Y34/NL1BEG2 INT_R_X41Y34/NL1BEG_N3 INT_R_X41Y34/WR1BEG_S0 INT_R_X41Y35/FAN_BOUNCE_S3_4 INT_R_X41Y35/IMUX18 INT_R_X41Y35/IMUX2 INT_R_X41Y35/IMUX29 INT_R_X41Y35/NE2A0 INT_R_X41Y35/NL1BEG1 INT_R_X41Y35/NL1END2 INT_R_X41Y35/NR1BEG2 INT_R_X41Y35/WR1BEG0 INT_R_X41Y35/WR1END1 INT_R_X41Y36/FAN_ALT4 INT_R_X41Y36/FAN_BOUNCE4 INT_R_X41Y36/IMUX18 INT_R_X41Y36/IMUX2 INT_R_X41Y36/IMUX29 INT_R_X41Y36/NL1BEG1 INT_R_X41Y36/NL1END1 INT_R_X41Y36/NR1BEG2 INT_R_X41Y36/NR1END2 INT_R_X41Y36/WR1BEG3 INT_R_X41Y37/IMUX18 INT_R_X41Y37/IMUX2 INT_R_X41Y37/IMUX29 INT_R_X41Y37/NL1BEG1 INT_R_X41Y37/NL1END1 INT_R_X41Y37/NR1BEG2 INT_R_X41Y37/NR1END2 INT_R_X41Y38/IMUX18 INT_R_X41Y38/IMUX2 INT_R_X41Y38/IMUX29 INT_R_X41Y38/NL1END1 INT_R_X41Y38/NR1END2 VBRK_X99Y37/VBRK_SW2A2 VBRK_X99Y37/VBRK_WR1END1 VBRK_X99Y39/VBRK_NW2A3 
pips: CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X41Y34/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 INT_L_X40Y35/INT_L.WR1END0->>WR1BEG1 INT_L_X40Y36/INT_L.WR1END3->>NW2BEG3 INT_L_X40Y36/INT_L.WR1END3->>SW2BEG2 INT_L_X42Y35/INT_L.NE2END0->>WR1BEG1 INT_R_X39Y35/INT_R.SW2END2->>IMUX29 INT_R_X39Y35/INT_R.WR1END1->>IMUX18 INT_R_X39Y35/INT_R.WR1END1->>IMUX2 INT_R_X39Y35/INT_R.WR1END1->>NN2BEG1 INT_R_X39Y37/INT_R.NN2END1->>IMUX18 INT_R_X39Y37/INT_R.NN2END1->>IMUX2 INT_R_X39Y37/INT_R.NW2END3->>IMUX29 INT_R_X41Y34/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X41Y34/INT_R.FAN_BOUNCE5->>IMUX33 INT_R_X41Y34/INT_R.LOGIC_OUTS0->>IMUX16 INT_R_X41Y34/INT_R.LOGIC_OUTS0->>IMUX40 INT_R_X41Y34/INT_R.LOGIC_OUTS0->>NE2BEG0 INT_R_X41Y34/INT_R.LOGIC_OUTS0->>NL1BEG_N3 INT_R_X41Y34/INT_R.NL1BEG_N3->>FAN_ALT5 INT_R_X41Y34/INT_R.NL1BEG_N3->>NL1BEG2 INT_R_X41Y34/INT_R.NL1BEG_N3->>WR1BEG_S0 INT_R_X41Y35/INT_R.FAN_BOUNCE_S3_4->>IMUX29 INT_R_X41Y35/INT_R.NL1END2->>NL1BEG1 INT_R_X41Y35/INT_R.NL1END2->>NR1BEG2 INT_R_X41Y35/INT_R.WR1END1->>IMUX18 INT_R_X41Y35/INT_R.WR1END1->>IMUX2 INT_R_X41Y36/INT_R.FAN_ALT4->>FAN_BOUNCE4 INT_R_X41Y36/INT_R.NL1END1->>FAN_ALT4 INT_R_X41Y36/INT_R.NL1END1->>IMUX18 INT_R_X41Y36/INT_R.NL1END1->>IMUX2 INT_R_X41Y36/INT_R.NR1END2->>IMUX29 INT_R_X41Y36/INT_R.NR1END2->>NL1BEG1 INT_R_X41Y36/INT_R.NR1END2->>NR1BEG2 INT_R_X41Y36/INT_R.NR1END2->>WR1BEG3 INT_R_X41Y37/INT_R.NL1END1->>IMUX18 INT_R_X41Y37/INT_R.NL1END1->>IMUX2 INT_R_X41Y37/INT_R.NR1END2->>IMUX29 INT_R_X41Y37/INT_R.NR1END2->>NL1BEG1 INT_R_X41Y37/INT_R.NR1END2->>NR1BEG2 INT_R_X41Y38/INT_R.NL1END1->>IMUX18 INT_R_X41Y38/INT_R.NL1END1->>IMUX2 INT_R_X41Y38/INT_R.NR1END2->>IMUX29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/ADDRB2 - 
wires: CLBLL_L_X40Y33/CLBLL_IMUX38 CLBLL_L_X40Y33/CLBLL_LL_D3 CLBLL_L_X40Y34/CLBLL_EL1BEG3 CLBLL_L_X40Y35/CLBLL_NW2A0 CLBLM_R_X39Y34/CLBLM_EL1BEG3 CLBLM_R_X39Y35/CLBLM_IMUX1 CLBLM_R_X39Y35/CLBLM_IMUX17 CLBLM_R_X39Y35/CLBLM_IMUX22 CLBLM_R_X39Y35/CLBLM_M_A3 CLBLM_R_X39Y35/CLBLM_M_B3 CLBLM_R_X39Y35/CLBLM_M_C3 CLBLM_R_X39Y35/CLBLM_NW2A0 CLBLM_R_X39Y37/CLBLM_IMUX1 CLBLM_R_X39Y37/CLBLM_IMUX17 CLBLM_R_X39Y37/CLBLM_IMUX22 CLBLM_R_X39Y37/CLBLM_M_A3 CLBLM_R_X39Y37/CLBLM_M_B3 CLBLM_R_X39Y37/CLBLM_M_C3 CLBLM_R_X41Y34/CLBLM_IMUX14 CLBLM_R_X41Y34/CLBLM_IMUX30 CLBLM_R_X41Y34/CLBLM_IMUX38 CLBLM_R_X41Y34/CLBLM_LOGIC_OUTS17 CLBLM_R_X41Y34/CLBLM_L_B1 CLBLM_R_X41Y34/CLBLM_L_BMUX CLBLM_R_X41Y34/CLBLM_L_C5 CLBLM_R_X41Y34/CLBLM_M_D3 CLBLM_R_X41Y35/CLBLM_IMUX1 CLBLM_R_X41Y35/CLBLM_IMUX17 CLBLM_R_X41Y35/CLBLM_IMUX22 CLBLM_R_X41Y35/CLBLM_M_A3 CLBLM_R_X41Y35/CLBLM_M_B3 CLBLM_R_X41Y35/CLBLM_M_C3 CLBLM_R_X41Y36/CLBLM_IMUX1 CLBLM_R_X41Y36/CLBLM_IMUX17 CLBLM_R_X41Y36/CLBLM_IMUX22 CLBLM_R_X41Y36/CLBLM_M_A3 CLBLM_R_X41Y36/CLBLM_M_B3 CLBLM_R_X41Y36/CLBLM_M_C3 CLBLM_R_X41Y37/CLBLM_IMUX1 CLBLM_R_X41Y37/CLBLM_IMUX17 CLBLM_R_X41Y37/CLBLM_IMUX22 CLBLM_R_X41Y37/CLBLM_M_A3 CLBLM_R_X41Y37/CLBLM_M_B3 CLBLM_R_X41Y37/CLBLM_M_C3 CLBLM_R_X41Y38/CLBLM_IMUX1 CLBLM_R_X41Y38/CLBLM_IMUX17 CLBLM_R_X41Y38/CLBLM_IMUX22 CLBLM_R_X41Y38/CLBLM_M_A3 CLBLM_R_X41Y38/CLBLM_M_B3 CLBLM_R_X41Y38/CLBLM_M_C3 INT_L_X40Y33/IMUX_L38 INT_L_X40Y33/SW2END3 INT_L_X40Y34/EL1END3 INT_L_X40Y34/ER1BEG_S0 INT_L_X40Y34/NW2BEG0 INT_L_X40Y34/SW2END_N0_3 INT_L_X40Y35/ER1BEG0 INT_L_X40Y35/NW2A0 INT_R_X39Y34/EL1BEG3 INT_R_X39Y34/NW2END_S0_0 INT_R_X39Y35/EL1BEG_N3 INT_R_X39Y35/FAN_ALT5 INT_R_X39Y35/FAN_BOUNCE5 INT_R_X39Y35/IMUX1 INT_R_X39Y35/IMUX17 INT_R_X39Y35/IMUX22 INT_R_X39Y35/NL1BEG_N3 INT_R_X39Y35/NN2BEG0 INT_R_X39Y35/NW2END0 INT_R_X39Y36/NN2A0 INT_R_X39Y36/NN2END_S2_0 INT_R_X39Y37/IMUX1 INT_R_X39Y37/IMUX17 INT_R_X39Y37/IMUX22 INT_R_X39Y37/NL1BEG_N3 INT_R_X39Y37/NN2END0 INT_R_X41Y33/SW2A3 INT_R_X41Y34/IMUX14 INT_R_X41Y34/IMUX30 INT_R_X41Y34/IMUX38 INT_R_X41Y34/LOGIC_OUTS17 INT_R_X41Y34/NR1BEG3 INT_R_X41Y34/SW2BEG3 INT_R_X41Y35/BYP_ALT7 INT_R_X41Y35/BYP_BOUNCE7 INT_R_X41Y35/ER1END0 INT_R_X41Y35/IMUX1 INT_R_X41Y35/IMUX17 INT_R_X41Y35/IMUX22 INT_R_X41Y35/NR1BEG3 INT_R_X41Y35/NR1END3 INT_R_X41Y36/BYP_ALT7 INT_R_X41Y36/BYP_BOUNCE7 INT_R_X41Y36/BYP_BOUNCE_N3_7 INT_R_X41Y36/IMUX1 INT_R_X41Y36/IMUX17 INT_R_X41Y36/IMUX22 INT_R_X41Y36/NR1BEG3 INT_R_X41Y36/NR1END3 INT_R_X41Y37/BYP_ALT7 INT_R_X41Y37/BYP_BOUNCE7 INT_R_X41Y37/BYP_BOUNCE_N3_7 INT_R_X41Y37/IMUX1 INT_R_X41Y37/IMUX17 INT_R_X41Y37/IMUX22 INT_R_X41Y37/NR1BEG3 INT_R_X41Y37/NR1END3 INT_R_X41Y38/BYP_BOUNCE_N3_7 INT_R_X41Y38/IMUX1 INT_R_X41Y38/IMUX17 INT_R_X41Y38/IMUX22 INT_R_X41Y38/NR1END3 VBRK_X99Y36/VBRK_EL1BEG3 VBRK_X99Y37/VBRK_NW2A0 
pips: CLBLL_L_X40Y33/CLBLL_L.CLBLL_IMUX38->CLBLL_LL_D3 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X41Y34/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 INT_L_X40Y33/INT_L.SW2END3->>IMUX_L38 INT_L_X40Y34/INT_L.EL1END3->>ER1BEG_S0 INT_L_X40Y34/INT_L.SW2END_N0_3->>NW2BEG0 INT_R_X39Y35/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X39Y35/INT_R.FAN_BOUNCE5->>IMUX1 INT_R_X39Y35/INT_R.FAN_BOUNCE5->>IMUX17 INT_R_X39Y35/INT_R.NL1BEG_N3->>FAN_ALT5 INT_R_X39Y35/INT_R.NL1BEG_N3->>IMUX22 INT_R_X39Y35/INT_R.NW2END0->>EL1BEG_N3 INT_R_X39Y35/INT_R.NW2END0->>NL1BEG_N3 INT_R_X39Y35/INT_R.NW2END0->>NN2BEG0 INT_R_X39Y37/INT_R.NL1BEG_N3->>IMUX22 INT_R_X39Y37/INT_R.NN2END0->>IMUX1 INT_R_X39Y37/INT_R.NN2END0->>IMUX17 INT_R_X39Y37/INT_R.NN2END0->>NL1BEG_N3 INT_R_X41Y34/INT_R.LOGIC_OUTS17->>IMUX14 INT_R_X41Y34/INT_R.LOGIC_OUTS17->>IMUX30 INT_R_X41Y34/INT_R.LOGIC_OUTS17->>IMUX38 INT_R_X41Y34/INT_R.LOGIC_OUTS17->>NR1BEG3 INT_R_X41Y34/INT_R.LOGIC_OUTS17->>SW2BEG3 INT_R_X41Y35/INT_R.BYP_ALT7->>BYP_BOUNCE7 INT_R_X41Y35/INT_R.ER1END0->>IMUX1 INT_R_X41Y35/INT_R.ER1END0->>IMUX17 INT_R_X41Y35/INT_R.NR1END3->>BYP_ALT7 INT_R_X41Y35/INT_R.NR1END3->>IMUX22 INT_R_X41Y35/INT_R.NR1END3->>NR1BEG3 INT_R_X41Y36/INT_R.BYP_ALT7->>BYP_BOUNCE7 INT_R_X41Y36/INT_R.BYP_BOUNCE_N3_7->>IMUX1 INT_R_X41Y36/INT_R.BYP_BOUNCE_N3_7->>IMUX17 INT_R_X41Y36/INT_R.NR1END3->>BYP_ALT7 INT_R_X41Y36/INT_R.NR1END3->>IMUX22 INT_R_X41Y36/INT_R.NR1END3->>NR1BEG3 INT_R_X41Y37/INT_R.BYP_ALT7->>BYP_BOUNCE7 INT_R_X41Y37/INT_R.BYP_BOUNCE_N3_7->>IMUX1 INT_R_X41Y37/INT_R.BYP_BOUNCE_N3_7->>IMUX17 INT_R_X41Y37/INT_R.NR1END3->>BYP_ALT7 INT_R_X41Y37/INT_R.NR1END3->>IMUX22 INT_R_X41Y37/INT_R.NR1END3->>NR1BEG3 INT_R_X41Y38/INT_R.BYP_BOUNCE_N3_7->>IMUX1 INT_R_X41Y38/INT_R.BYP_BOUNCE_N3_7->>IMUX17 INT_R_X41Y38/INT_R.NR1END3->>IMUX22 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/ADDRB3 - 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/ADDRB4 - 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/DOB1 - 
wires: CLBLM_R_X41Y38/CLBLM_LOGIC_OUTS13 CLBLM_R_X41Y38/CLBLM_M_B CLBLM_R_X41Y39/CLBLM_IMUX10 CLBLM_R_X41Y39/CLBLM_L_A4 INT_R_X41Y38/LOGIC_OUTS13 INT_R_X41Y38/NR1BEG1 INT_R_X41Y39/IMUX10 INT_R_X41Y39/NR1END1 
pips: CLBLM_R_X41Y38/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 CLBLM_R_X41Y39/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 INT_R_X41Y38/INT_R.LOGIC_OUTS13->>NR1BEG1 INT_R_X41Y39/INT_R.NR1END1->>IMUX10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/DIB1 - 
wires: CLBLM_R_X41Y38/CLBLM_BYP4 CLBLM_R_X41Y38/CLBLM_M_BX CLBLM_R_X41Y40/CLBLM_LOGIC_OUTS9 CLBLM_R_X41Y40/CLBLM_L_B INT_R_X41Y38/BYP4 INT_R_X41Y38/BYP_ALT4 INT_R_X41Y38/SS2END1 INT_R_X41Y39/SS2A1 INT_R_X41Y40/LOGIC_OUTS9 INT_R_X41Y40/SS2BEG1 
pips: CLBLM_R_X41Y38/CLBLM_R.CLBLM_BYP4->CLBLM_M_BX CLBLM_R_X41Y40/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_R_X41Y38/INT_R.BYP_ALT4->>BYP4 INT_R_X41Y38/INT_R.SS2END1->>BYP_ALT4 INT_R_X41Y40/INT_R.LOGIC_OUTS9->>SS2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/DOC0 - 
wires: CLBLM_R_X41Y36/CLBLM_IMUX25 CLBLM_R_X41Y36/CLBLM_L_B5 CLBLM_R_X41Y38/CLBLM_LOGIC_OUTS22 CLBLM_R_X41Y38/CLBLM_M_CMUX INT_R_X41Y36/IMUX25 INT_R_X41Y36/SS2END0 INT_R_X41Y37/SS2A0 INT_R_X41Y38/LOGIC_OUTS22 INT_R_X41Y38/SS2BEG0 
pips: CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X41Y38/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_R_X41Y36/INT_R.SS2END0->>IMUX25 INT_R_X41Y38/INT_R.LOGIC_OUTS22->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/DIC0 - 
wires: CLBLL_L_X42Y36/CLBLL_WW2END1 CLBLM_R_X41Y36/CLBLM_WW2END1 CLBLM_R_X41Y38/CLBLM_FAN5 CLBLM_R_X41Y38/CLBLM_M_CI CLBLM_R_X43Y37/CLBLM_LOGIC_OUTS12 CLBLM_R_X43Y37/CLBLM_M_A INT_L_X42Y36/WW2A1 INT_R_X41Y36/NN2BEG2 INT_R_X41Y36/WW2END1 INT_R_X41Y37/NN2A2 INT_R_X41Y38/FAN5 INT_R_X41Y38/FAN_ALT5 INT_R_X41Y38/NN2END2 INT_R_X43Y36/SR1END1 INT_R_X43Y36/WW2BEG1 INT_R_X43Y37/LOGIC_OUTS12 INT_R_X43Y37/SR1BEG1 
pips: CLBLM_R_X41Y38/CLBLM_R.CLBLM_FAN5->CLBLM_M_CI CLBLM_R_X43Y37/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_R_X41Y36/INT_R.WW2END1->>NN2BEG2 INT_R_X41Y38/INT_R.FAN_ALT5->>FAN5 INT_R_X41Y38/INT_R.NN2END2->>FAN_ALT5 INT_R_X43Y36/INT_R.SR1END1->>WW2BEG1 INT_R_X43Y37/INT_R.LOGIC_OUTS12->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/ADDRC0 - 
wires: CLBLL_L_X40Y34/CLBLL_IMUX7 CLBLL_L_X40Y34/CLBLL_LL_A1 CLBLL_L_X40Y34/CLBLL_SE2A3 CLBLL_L_X40Y35/CLBLL_SW2A3 CLBLL_L_X40Y36/CLBLL_SE2A3 CLBLL_L_X40Y37/CLBLL_SW2A0 CLBLL_L_X40Y37/CLBLL_SW2A3 CLBLM_R_X39Y34/CLBLM_SE2A3 CLBLM_R_X39Y35/CLBLM_IMUX15 CLBLM_R_X39Y35/CLBLM_IMUX32 CLBLM_R_X39Y35/CLBLM_IMUX7 CLBLM_R_X39Y35/CLBLM_M_A1 CLBLM_R_X39Y35/CLBLM_M_B1 CLBLM_R_X39Y35/CLBLM_M_C1 CLBLM_R_X39Y35/CLBLM_SW2A3 CLBLM_R_X39Y36/CLBLM_SE2A3 CLBLM_R_X39Y37/CLBLM_IMUX15 CLBLM_R_X39Y37/CLBLM_IMUX32 CLBLM_R_X39Y37/CLBLM_IMUX7 CLBLM_R_X39Y37/CLBLM_M_A1 CLBLM_R_X39Y37/CLBLM_M_B1 CLBLM_R_X39Y37/CLBLM_M_C1 CLBLM_R_X39Y37/CLBLM_SW2A0 CLBLM_R_X39Y37/CLBLM_SW2A3 CLBLM_R_X41Y34/CLBLM_IMUX44 CLBLM_R_X41Y34/CLBLM_LOGIC_OUTS1 CLBLM_R_X41Y34/CLBLM_L_BQ CLBLM_R_X41Y34/CLBLM_M_D4 CLBLM_R_X41Y35/CLBLM_IMUX15 CLBLM_R_X41Y35/CLBLM_IMUX32 CLBLM_R_X41Y35/CLBLM_IMUX7 CLBLM_R_X41Y35/CLBLM_M_A1 CLBLM_R_X41Y35/CLBLM_M_B1 CLBLM_R_X41Y35/CLBLM_M_C1 CLBLM_R_X41Y36/CLBLM_IMUX15 CLBLM_R_X41Y36/CLBLM_IMUX32 CLBLM_R_X41Y36/CLBLM_IMUX7 CLBLM_R_X41Y36/CLBLM_M_A1 CLBLM_R_X41Y36/CLBLM_M_B1 CLBLM_R_X41Y36/CLBLM_M_C1 CLBLM_R_X41Y37/CLBLM_IMUX15 CLBLM_R_X41Y37/CLBLM_IMUX32 CLBLM_R_X41Y37/CLBLM_IMUX7 CLBLM_R_X41Y37/CLBLM_M_A1 CLBLM_R_X41Y37/CLBLM_M_B1 CLBLM_R_X41Y37/CLBLM_M_C1 CLBLM_R_X41Y38/CLBLM_IMUX15 CLBLM_R_X41Y38/CLBLM_IMUX32 CLBLM_R_X41Y38/CLBLM_IMUX7 CLBLM_R_X41Y38/CLBLM_M_A1 CLBLM_R_X41Y38/CLBLM_M_B1 CLBLM_R_X41Y38/CLBLM_M_C1 INT_L_X40Y34/EL1BEG2 INT_L_X40Y34/IMUX_L7 INT_L_X40Y34/SE2END3 INT_L_X40Y35/EL1BEG3 INT_L_X40Y35/NW2END_S0_0 INT_L_X40Y35/SW2A3 INT_L_X40Y36/EL1BEG_N3 INT_L_X40Y36/NW2END0 INT_L_X40Y36/SE2END3 INT_L_X40Y36/SW2BEG3 INT_L_X40Y37/EL1BEG3 INT_L_X40Y37/NW2END_S0_0 INT_L_X40Y37/SW2A0 INT_L_X40Y37/SW2A3 INT_L_X40Y38/EL1BEG3 INT_L_X40Y38/EL1BEG_N3 INT_L_X40Y38/NW2END0 INT_L_X40Y38/NW2END_S0_0 INT_L_X40Y38/SW2BEG0 INT_L_X40Y38/SW2BEG3 INT_L_X40Y38/WR1END1 INT_L_X40Y39/EL1BEG_N3 INT_L_X40Y39/NW2END0 INT_R_X39Y34/SE2A3 INT_R_X39Y35/IMUX15 INT_R_X39Y35/IMUX32 INT_R_X39Y35/IMUX7 INT_R_X39Y35/SE2BEG3 INT_R_X39Y35/SS2END0 INT_R_X39Y35/SW2END3 INT_R_X39Y36/SE2A3 INT_R_X39Y36/SS2A0 INT_R_X39Y36/SW2END_N0_3 INT_R_X39Y37/IMUX15 INT_R_X39Y37/IMUX32 INT_R_X39Y37/IMUX7 INT_R_X39Y37/SE2BEG3 INT_R_X39Y37/SS2BEG0 INT_R_X39Y37/SW2END0 INT_R_X39Y37/SW2END3 INT_R_X39Y38/SW2END_N0_3 INT_R_X41Y34/EL1END2 INT_R_X41Y34/IMUX44 INT_R_X41Y34/LOGIC_OUTS1 INT_R_X41Y34/NL1BEG0 INT_R_X41Y34/NL1END_S3_0 INT_R_X41Y35/EL1END3 INT_R_X41Y35/IMUX15 INT_R_X41Y35/IMUX32 INT_R_X41Y35/IMUX7 INT_R_X41Y35/NL1END0 INT_R_X41Y35/NR1BEG0 INT_R_X41Y35/NW2BEG0 INT_R_X41Y36/FAN_BOUNCE_S3_4 INT_R_X41Y36/IMUX15 INT_R_X41Y36/IMUX32 INT_R_X41Y36/IMUX7 INT_R_X41Y36/NN2BEG0 INT_R_X41Y36/NR1BEG0 INT_R_X41Y36/NR1END0 INT_R_X41Y36/NW2A0 INT_R_X41Y37/EL1END3 INT_R_X41Y37/FAN_ALT4 INT_R_X41Y37/FAN_BOUNCE4 INT_R_X41Y37/IMUX15 INT_R_X41Y37/IMUX32 INT_R_X41Y37/IMUX7 INT_R_X41Y37/NN2A0 INT_R_X41Y37/NN2END_S2_0 INT_R_X41Y37/NR1END0 INT_R_X41Y37/NW2BEG0 INT_R_X41Y38/EL1END3 INT_R_X41Y38/IMUX15 INT_R_X41Y38/IMUX32 INT_R_X41Y38/IMUX7 INT_R_X41Y38/NN2END0 INT_R_X41Y38/NW2A0 INT_R_X41Y38/NW2BEG0 INT_R_X41Y38/WR1BEG1 INT_R_X41Y39/NW2A0 VBRK_X99Y36/VBRK_SE2A3 VBRK_X99Y37/VBRK_SW2A3 VBRK_X99Y38/VBRK_SE2A3 VBRK_X99Y39/VBRK_SW2A0 VBRK_X99Y39/VBRK_SW2A3 
pips: CLBLL_L_X40Y34/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X41Y34/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X40Y34/INT_L.SE2END3->>EL1BEG2 INT_L_X40Y34/INT_L.SE2END3->>IMUX_L7 INT_L_X40Y36/INT_L.NW2END0->>EL1BEG_N3 INT_L_X40Y36/INT_L.SE2END3->>SW2BEG3 INT_L_X40Y38/INT_L.NW2END0->>EL1BEG_N3 INT_L_X40Y38/INT_L.NW2END_S0_0->>SW2BEG3 INT_L_X40Y38/INT_L.WR1END1->>SW2BEG0 INT_L_X40Y39/INT_L.NW2END0->>EL1BEG_N3 INT_R_X39Y35/INT_R.SS2END0->>IMUX32 INT_R_X39Y35/INT_R.SW2END3->>IMUX15 INT_R_X39Y35/INT_R.SW2END3->>IMUX7 INT_R_X39Y35/INT_R.SW2END3->>SE2BEG3 INT_R_X39Y37/INT_R.SW2END0->>IMUX32 INT_R_X39Y37/INT_R.SW2END0->>SS2BEG0 INT_R_X39Y37/INT_R.SW2END3->>IMUX15 INT_R_X39Y37/INT_R.SW2END3->>IMUX7 INT_R_X39Y37/INT_R.SW2END3->>SE2BEG3 INT_R_X41Y34/INT_R.EL1END2->>IMUX44 INT_R_X41Y34/INT_R.LOGIC_OUTS1->>NL1BEG0 INT_R_X41Y35/INT_R.EL1END3->>IMUX15 INT_R_X41Y35/INT_R.EL1END3->>IMUX7 INT_R_X41Y35/INT_R.NL1END0->>IMUX32 INT_R_X41Y35/INT_R.NL1END0->>NR1BEG0 INT_R_X41Y35/INT_R.NL1END0->>NW2BEG0 INT_R_X41Y36/INT_R.FAN_BOUNCE_S3_4->>IMUX15 INT_R_X41Y36/INT_R.FAN_BOUNCE_S3_4->>IMUX7 INT_R_X41Y36/INT_R.NR1END0->>IMUX32 INT_R_X41Y36/INT_R.NR1END0->>NN2BEG0 INT_R_X41Y36/INT_R.NR1END0->>NR1BEG0 INT_R_X41Y37/INT_R.EL1END3->>IMUX15 INT_R_X41Y37/INT_R.EL1END3->>IMUX7 INT_R_X41Y37/INT_R.FAN_ALT4->>FAN_BOUNCE4 INT_R_X41Y37/INT_R.NR1END0->>FAN_ALT4 INT_R_X41Y37/INT_R.NR1END0->>IMUX32 INT_R_X41Y37/INT_R.NR1END0->>NW2BEG0 INT_R_X41Y38/INT_R.EL1END3->>IMUX15 INT_R_X41Y38/INT_R.EL1END3->>IMUX7 INT_R_X41Y38/INT_R.NN2END0->>IMUX32 INT_R_X41Y38/INT_R.NN2END0->>NW2BEG0 INT_R_X41Y38/INT_R.NN2END0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/ADDRC1 - 
wires: CLBLL_L_X40Y35/CLBLL_SW2A2 CLBLL_L_X40Y35/CLBLL_WR1END1 CLBLL_L_X40Y37/CLBLL_NW2A3 CLBLL_L_X42Y35/CLBLL_NE2A0 CLBLL_L_X42Y35/CLBLL_WR1END1 CLBLM_R_X39Y35/CLBLM_IMUX18 CLBLM_R_X39Y35/CLBLM_IMUX2 CLBLM_R_X39Y35/CLBLM_IMUX29 CLBLM_R_X39Y35/CLBLM_M_A2 CLBLM_R_X39Y35/CLBLM_M_B2 CLBLM_R_X39Y35/CLBLM_M_C2 CLBLM_R_X39Y35/CLBLM_SW2A2 CLBLM_R_X39Y35/CLBLM_WR1END1 CLBLM_R_X39Y37/CLBLM_IMUX18 CLBLM_R_X39Y37/CLBLM_IMUX2 CLBLM_R_X39Y37/CLBLM_IMUX29 CLBLM_R_X39Y37/CLBLM_M_A2 CLBLM_R_X39Y37/CLBLM_M_B2 CLBLM_R_X39Y37/CLBLM_M_C2 CLBLM_R_X39Y37/CLBLM_NW2A3 CLBLM_R_X41Y34/CLBLM_IMUX16 CLBLM_R_X41Y34/CLBLM_IMUX33 CLBLM_R_X41Y34/CLBLM_IMUX40 CLBLM_R_X41Y34/CLBLM_LOGIC_OUTS0 CLBLM_R_X41Y34/CLBLM_L_AQ CLBLM_R_X41Y34/CLBLM_L_B3 CLBLM_R_X41Y34/CLBLM_L_C1 CLBLM_R_X41Y34/CLBLM_M_D1 CLBLM_R_X41Y35/CLBLM_IMUX18 CLBLM_R_X41Y35/CLBLM_IMUX2 CLBLM_R_X41Y35/CLBLM_IMUX29 CLBLM_R_X41Y35/CLBLM_M_A2 CLBLM_R_X41Y35/CLBLM_M_B2 CLBLM_R_X41Y35/CLBLM_M_C2 CLBLM_R_X41Y35/CLBLM_NE2A0 CLBLM_R_X41Y35/CLBLM_WR1END1 CLBLM_R_X41Y36/CLBLM_IMUX18 CLBLM_R_X41Y36/CLBLM_IMUX2 CLBLM_R_X41Y36/CLBLM_IMUX29 CLBLM_R_X41Y36/CLBLM_M_A2 CLBLM_R_X41Y36/CLBLM_M_B2 CLBLM_R_X41Y36/CLBLM_M_C2 CLBLM_R_X41Y37/CLBLM_IMUX18 CLBLM_R_X41Y37/CLBLM_IMUX2 CLBLM_R_X41Y37/CLBLM_IMUX29 CLBLM_R_X41Y37/CLBLM_M_A2 CLBLM_R_X41Y37/CLBLM_M_B2 CLBLM_R_X41Y37/CLBLM_M_C2 CLBLM_R_X41Y38/CLBLM_IMUX18 CLBLM_R_X41Y38/CLBLM_IMUX2 CLBLM_R_X41Y38/CLBLM_IMUX29 CLBLM_R_X41Y38/CLBLM_M_A2 CLBLM_R_X41Y38/CLBLM_M_B2 CLBLM_R_X41Y38/CLBLM_M_C2 INT_L_X40Y34/WR1END_S1_0 INT_L_X40Y35/SW2A2 INT_L_X40Y35/WR1BEG1 INT_L_X40Y35/WR1END0 INT_L_X40Y36/NW2BEG3 INT_L_X40Y36/SW2BEG2 INT_L_X40Y36/WR1END3 INT_L_X40Y37/NW2A3 INT_L_X42Y34/NE2END_S3_0 INT_L_X42Y35/NE2END0 INT_L_X42Y35/WR1BEG1 INT_R_X39Y35/IMUX18 INT_R_X39Y35/IMUX2 INT_R_X39Y35/IMUX29 INT_R_X39Y35/NN2BEG1 INT_R_X39Y35/SW2END2 INT_R_X39Y35/WR1END1 INT_R_X39Y36/NN2A1 INT_R_X39Y37/IMUX18 INT_R_X39Y37/IMUX2 INT_R_X39Y37/IMUX29 INT_R_X39Y37/NN2END1 INT_R_X39Y37/NW2END3 INT_R_X41Y34/FAN_ALT5 INT_R_X41Y34/FAN_BOUNCE5 INT_R_X41Y34/IMUX16 INT_R_X41Y34/IMUX33 INT_R_X41Y34/IMUX40 INT_R_X41Y34/LOGIC_OUTS0 INT_R_X41Y34/NE2BEG0 INT_R_X41Y34/NL1BEG2 INT_R_X41Y34/NL1BEG_N3 INT_R_X41Y34/WR1BEG_S0 INT_R_X41Y35/FAN_BOUNCE_S3_4 INT_R_X41Y35/IMUX18 INT_R_X41Y35/IMUX2 INT_R_X41Y35/IMUX29 INT_R_X41Y35/NE2A0 INT_R_X41Y35/NL1BEG1 INT_R_X41Y35/NL1END2 INT_R_X41Y35/NR1BEG2 INT_R_X41Y35/WR1BEG0 INT_R_X41Y35/WR1END1 INT_R_X41Y36/FAN_ALT4 INT_R_X41Y36/FAN_BOUNCE4 INT_R_X41Y36/IMUX18 INT_R_X41Y36/IMUX2 INT_R_X41Y36/IMUX29 INT_R_X41Y36/NL1BEG1 INT_R_X41Y36/NL1END1 INT_R_X41Y36/NR1BEG2 INT_R_X41Y36/NR1END2 INT_R_X41Y36/WR1BEG3 INT_R_X41Y37/IMUX18 INT_R_X41Y37/IMUX2 INT_R_X41Y37/IMUX29 INT_R_X41Y37/NL1BEG1 INT_R_X41Y37/NL1END1 INT_R_X41Y37/NR1BEG2 INT_R_X41Y37/NR1END2 INT_R_X41Y38/IMUX18 INT_R_X41Y38/IMUX2 INT_R_X41Y38/IMUX29 INT_R_X41Y38/NL1END1 INT_R_X41Y38/NR1END2 VBRK_X99Y37/VBRK_SW2A2 VBRK_X99Y37/VBRK_WR1END1 VBRK_X99Y39/VBRK_NW2A3 
pips: CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X41Y34/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 INT_L_X40Y35/INT_L.WR1END0->>WR1BEG1 INT_L_X40Y36/INT_L.WR1END3->>NW2BEG3 INT_L_X40Y36/INT_L.WR1END3->>SW2BEG2 INT_L_X42Y35/INT_L.NE2END0->>WR1BEG1 INT_R_X39Y35/INT_R.SW2END2->>IMUX29 INT_R_X39Y35/INT_R.WR1END1->>IMUX18 INT_R_X39Y35/INT_R.WR1END1->>IMUX2 INT_R_X39Y35/INT_R.WR1END1->>NN2BEG1 INT_R_X39Y37/INT_R.NN2END1->>IMUX18 INT_R_X39Y37/INT_R.NN2END1->>IMUX2 INT_R_X39Y37/INT_R.NW2END3->>IMUX29 INT_R_X41Y34/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X41Y34/INT_R.FAN_BOUNCE5->>IMUX33 INT_R_X41Y34/INT_R.LOGIC_OUTS0->>IMUX16 INT_R_X41Y34/INT_R.LOGIC_OUTS0->>IMUX40 INT_R_X41Y34/INT_R.LOGIC_OUTS0->>NE2BEG0 INT_R_X41Y34/INT_R.LOGIC_OUTS0->>NL1BEG_N3 INT_R_X41Y34/INT_R.NL1BEG_N3->>FAN_ALT5 INT_R_X41Y34/INT_R.NL1BEG_N3->>NL1BEG2 INT_R_X41Y34/INT_R.NL1BEG_N3->>WR1BEG_S0 INT_R_X41Y35/INT_R.FAN_BOUNCE_S3_4->>IMUX29 INT_R_X41Y35/INT_R.NL1END2->>NL1BEG1 INT_R_X41Y35/INT_R.NL1END2->>NR1BEG2 INT_R_X41Y35/INT_R.WR1END1->>IMUX18 INT_R_X41Y35/INT_R.WR1END1->>IMUX2 INT_R_X41Y36/INT_R.FAN_ALT4->>FAN_BOUNCE4 INT_R_X41Y36/INT_R.NL1END1->>FAN_ALT4 INT_R_X41Y36/INT_R.NL1END1->>IMUX18 INT_R_X41Y36/INT_R.NL1END1->>IMUX2 INT_R_X41Y36/INT_R.NR1END2->>IMUX29 INT_R_X41Y36/INT_R.NR1END2->>NL1BEG1 INT_R_X41Y36/INT_R.NR1END2->>NR1BEG2 INT_R_X41Y36/INT_R.NR1END2->>WR1BEG3 INT_R_X41Y37/INT_R.NL1END1->>IMUX18 INT_R_X41Y37/INT_R.NL1END1->>IMUX2 INT_R_X41Y37/INT_R.NR1END2->>IMUX29 INT_R_X41Y37/INT_R.NR1END2->>NL1BEG1 INT_R_X41Y37/INT_R.NR1END2->>NR1BEG2 INT_R_X41Y38/INT_R.NL1END1->>IMUX18 INT_R_X41Y38/INT_R.NL1END1->>IMUX2 INT_R_X41Y38/INT_R.NR1END2->>IMUX29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/ADDRC2 - 
wires: CLBLL_L_X40Y33/CLBLL_IMUX38 CLBLL_L_X40Y33/CLBLL_LL_D3 CLBLL_L_X40Y34/CLBLL_EL1BEG3 CLBLL_L_X40Y35/CLBLL_NW2A0 CLBLM_R_X39Y34/CLBLM_EL1BEG3 CLBLM_R_X39Y35/CLBLM_IMUX1 CLBLM_R_X39Y35/CLBLM_IMUX17 CLBLM_R_X39Y35/CLBLM_IMUX22 CLBLM_R_X39Y35/CLBLM_M_A3 CLBLM_R_X39Y35/CLBLM_M_B3 CLBLM_R_X39Y35/CLBLM_M_C3 CLBLM_R_X39Y35/CLBLM_NW2A0 CLBLM_R_X39Y37/CLBLM_IMUX1 CLBLM_R_X39Y37/CLBLM_IMUX17 CLBLM_R_X39Y37/CLBLM_IMUX22 CLBLM_R_X39Y37/CLBLM_M_A3 CLBLM_R_X39Y37/CLBLM_M_B3 CLBLM_R_X39Y37/CLBLM_M_C3 CLBLM_R_X41Y34/CLBLM_IMUX14 CLBLM_R_X41Y34/CLBLM_IMUX30 CLBLM_R_X41Y34/CLBLM_IMUX38 CLBLM_R_X41Y34/CLBLM_LOGIC_OUTS17 CLBLM_R_X41Y34/CLBLM_L_B1 CLBLM_R_X41Y34/CLBLM_L_BMUX CLBLM_R_X41Y34/CLBLM_L_C5 CLBLM_R_X41Y34/CLBLM_M_D3 CLBLM_R_X41Y35/CLBLM_IMUX1 CLBLM_R_X41Y35/CLBLM_IMUX17 CLBLM_R_X41Y35/CLBLM_IMUX22 CLBLM_R_X41Y35/CLBLM_M_A3 CLBLM_R_X41Y35/CLBLM_M_B3 CLBLM_R_X41Y35/CLBLM_M_C3 CLBLM_R_X41Y36/CLBLM_IMUX1 CLBLM_R_X41Y36/CLBLM_IMUX17 CLBLM_R_X41Y36/CLBLM_IMUX22 CLBLM_R_X41Y36/CLBLM_M_A3 CLBLM_R_X41Y36/CLBLM_M_B3 CLBLM_R_X41Y36/CLBLM_M_C3 CLBLM_R_X41Y37/CLBLM_IMUX1 CLBLM_R_X41Y37/CLBLM_IMUX17 CLBLM_R_X41Y37/CLBLM_IMUX22 CLBLM_R_X41Y37/CLBLM_M_A3 CLBLM_R_X41Y37/CLBLM_M_B3 CLBLM_R_X41Y37/CLBLM_M_C3 CLBLM_R_X41Y38/CLBLM_IMUX1 CLBLM_R_X41Y38/CLBLM_IMUX17 CLBLM_R_X41Y38/CLBLM_IMUX22 CLBLM_R_X41Y38/CLBLM_M_A3 CLBLM_R_X41Y38/CLBLM_M_B3 CLBLM_R_X41Y38/CLBLM_M_C3 INT_L_X40Y33/IMUX_L38 INT_L_X40Y33/SW2END3 INT_L_X40Y34/EL1END3 INT_L_X40Y34/ER1BEG_S0 INT_L_X40Y34/NW2BEG0 INT_L_X40Y34/SW2END_N0_3 INT_L_X40Y35/ER1BEG0 INT_L_X40Y35/NW2A0 INT_R_X39Y34/EL1BEG3 INT_R_X39Y34/NW2END_S0_0 INT_R_X39Y35/EL1BEG_N3 INT_R_X39Y35/FAN_ALT5 INT_R_X39Y35/FAN_BOUNCE5 INT_R_X39Y35/IMUX1 INT_R_X39Y35/IMUX17 INT_R_X39Y35/IMUX22 INT_R_X39Y35/NL1BEG_N3 INT_R_X39Y35/NN2BEG0 INT_R_X39Y35/NW2END0 INT_R_X39Y36/NN2A0 INT_R_X39Y36/NN2END_S2_0 INT_R_X39Y37/IMUX1 INT_R_X39Y37/IMUX17 INT_R_X39Y37/IMUX22 INT_R_X39Y37/NL1BEG_N3 INT_R_X39Y37/NN2END0 INT_R_X41Y33/SW2A3 INT_R_X41Y34/IMUX14 INT_R_X41Y34/IMUX30 INT_R_X41Y34/IMUX38 INT_R_X41Y34/LOGIC_OUTS17 INT_R_X41Y34/NR1BEG3 INT_R_X41Y34/SW2BEG3 INT_R_X41Y35/BYP_ALT7 INT_R_X41Y35/BYP_BOUNCE7 INT_R_X41Y35/ER1END0 INT_R_X41Y35/IMUX1 INT_R_X41Y35/IMUX17 INT_R_X41Y35/IMUX22 INT_R_X41Y35/NR1BEG3 INT_R_X41Y35/NR1END3 INT_R_X41Y36/BYP_ALT7 INT_R_X41Y36/BYP_BOUNCE7 INT_R_X41Y36/BYP_BOUNCE_N3_7 INT_R_X41Y36/IMUX1 INT_R_X41Y36/IMUX17 INT_R_X41Y36/IMUX22 INT_R_X41Y36/NR1BEG3 INT_R_X41Y36/NR1END3 INT_R_X41Y37/BYP_ALT7 INT_R_X41Y37/BYP_BOUNCE7 INT_R_X41Y37/BYP_BOUNCE_N3_7 INT_R_X41Y37/IMUX1 INT_R_X41Y37/IMUX17 INT_R_X41Y37/IMUX22 INT_R_X41Y37/NR1BEG3 INT_R_X41Y37/NR1END3 INT_R_X41Y38/BYP_BOUNCE_N3_7 INT_R_X41Y38/IMUX1 INT_R_X41Y38/IMUX17 INT_R_X41Y38/IMUX22 INT_R_X41Y38/NR1END3 VBRK_X99Y36/VBRK_EL1BEG3 VBRK_X99Y37/VBRK_NW2A0 
pips: CLBLL_L_X40Y33/CLBLL_L.CLBLL_IMUX38->CLBLL_LL_D3 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X41Y34/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 INT_L_X40Y33/INT_L.SW2END3->>IMUX_L38 INT_L_X40Y34/INT_L.EL1END3->>ER1BEG_S0 INT_L_X40Y34/INT_L.SW2END_N0_3->>NW2BEG0 INT_R_X39Y35/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X39Y35/INT_R.FAN_BOUNCE5->>IMUX1 INT_R_X39Y35/INT_R.FAN_BOUNCE5->>IMUX17 INT_R_X39Y35/INT_R.NL1BEG_N3->>FAN_ALT5 INT_R_X39Y35/INT_R.NL1BEG_N3->>IMUX22 INT_R_X39Y35/INT_R.NW2END0->>EL1BEG_N3 INT_R_X39Y35/INT_R.NW2END0->>NL1BEG_N3 INT_R_X39Y35/INT_R.NW2END0->>NN2BEG0 INT_R_X39Y37/INT_R.NL1BEG_N3->>IMUX22 INT_R_X39Y37/INT_R.NN2END0->>IMUX1 INT_R_X39Y37/INT_R.NN2END0->>IMUX17 INT_R_X39Y37/INT_R.NN2END0->>NL1BEG_N3 INT_R_X41Y34/INT_R.LOGIC_OUTS17->>IMUX14 INT_R_X41Y34/INT_R.LOGIC_OUTS17->>IMUX30 INT_R_X41Y34/INT_R.LOGIC_OUTS17->>IMUX38 INT_R_X41Y34/INT_R.LOGIC_OUTS17->>NR1BEG3 INT_R_X41Y34/INT_R.LOGIC_OUTS17->>SW2BEG3 INT_R_X41Y35/INT_R.BYP_ALT7->>BYP_BOUNCE7 INT_R_X41Y35/INT_R.ER1END0->>IMUX1 INT_R_X41Y35/INT_R.ER1END0->>IMUX17 INT_R_X41Y35/INT_R.NR1END3->>BYP_ALT7 INT_R_X41Y35/INT_R.NR1END3->>IMUX22 INT_R_X41Y35/INT_R.NR1END3->>NR1BEG3 INT_R_X41Y36/INT_R.BYP_ALT7->>BYP_BOUNCE7 INT_R_X41Y36/INT_R.BYP_BOUNCE_N3_7->>IMUX1 INT_R_X41Y36/INT_R.BYP_BOUNCE_N3_7->>IMUX17 INT_R_X41Y36/INT_R.NR1END3->>BYP_ALT7 INT_R_X41Y36/INT_R.NR1END3->>IMUX22 INT_R_X41Y36/INT_R.NR1END3->>NR1BEG3 INT_R_X41Y37/INT_R.BYP_ALT7->>BYP_BOUNCE7 INT_R_X41Y37/INT_R.BYP_BOUNCE_N3_7->>IMUX1 INT_R_X41Y37/INT_R.BYP_BOUNCE_N3_7->>IMUX17 INT_R_X41Y37/INT_R.NR1END3->>BYP_ALT7 INT_R_X41Y37/INT_R.NR1END3->>IMUX22 INT_R_X41Y37/INT_R.NR1END3->>NR1BEG3 INT_R_X41Y38/INT_R.BYP_BOUNCE_N3_7->>IMUX1 INT_R_X41Y38/INT_R.BYP_BOUNCE_N3_7->>IMUX17 INT_R_X41Y38/INT_R.NR1END3->>IMUX22 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/ADDRC3 - 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/ADDRC4 - 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/DOC1 - 
wires: CLBLL_L_X42Y36/CLBLL_SW2A2 CLBLL_L_X42Y37/CLBLL_SE2A2 CLBLM_R_X41Y36/CLBLM_IMUX21 CLBLM_R_X41Y36/CLBLM_L_C4 CLBLM_R_X41Y36/CLBLM_SW2A2 CLBLM_R_X41Y37/CLBLM_SE2A2 CLBLM_R_X41Y38/CLBLM_LOGIC_OUTS14 CLBLM_R_X41Y38/CLBLM_M_C INT_L_X42Y36/SW2A2 INT_L_X42Y37/SE2END2 INT_L_X42Y37/SW2BEG2 INT_R_X41Y36/IMUX21 INT_R_X41Y36/SW2END2 INT_R_X41Y37/SE2A2 INT_R_X41Y38/LOGIC_OUTS14 INT_R_X41Y38/SE2BEG2 
pips: CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X41Y38/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X42Y37/INT_L.SE2END2->>SW2BEG2 INT_R_X41Y36/INT_R.SW2END2->>IMUX21 INT_R_X41Y38/INT_R.LOGIC_OUTS14->>SE2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/DIC1 - 
wires: CLBLL_L_X42Y39/CLBLL_LOGIC_OUTS9 CLBLL_L_X42Y39/CLBLL_L_B CLBLL_L_X42Y39/CLBLL_WR1END2 CLBLM_R_X41Y38/CLBLM_BYP3 CLBLM_R_X41Y38/CLBLM_M_CX CLBLM_R_X41Y39/CLBLM_WR1END2 INT_L_X42Y39/LOGIC_OUTS_L9 INT_L_X42Y39/WR1BEG2 INT_R_X41Y38/BYP3 INT_R_X41Y38/BYP_ALT3 INT_R_X41Y38/SR1END2 INT_R_X41Y39/SR1BEG2 INT_R_X41Y39/WR1END2 
pips: CLBLL_L_X42Y39/CLBLL_L.CLBLL_L_B->CLBLL_LOGIC_OUTS9 CLBLM_R_X41Y38/CLBLM_R.CLBLM_BYP3->CLBLM_M_CX INT_L_X42Y39/INT_L.LOGIC_OUTS_L9->>WR1BEG2 INT_R_X41Y38/INT_R.BYP_ALT3->>BYP3 INT_R_X41Y38/INT_R.SR1END2->>BYP_ALT3 INT_R_X41Y39/INT_R.WR1END2->>SR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/DOD0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/DID0 - 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/DOD1 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5/DID1 - 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/DOA0 - 
wires: CLBLL_L_X42Y37/CLBLL_EL1BEG1 CLBLM_R_X41Y37/CLBLM_EL1BEG1 CLBLM_R_X41Y37/CLBLM_LOGIC_OUTS20 CLBLM_R_X41Y37/CLBLM_M_AMUX CLBLM_R_X43Y36/CLBLM_IMUX10 CLBLM_R_X43Y36/CLBLM_L_A4 INT_L_X42Y36/SE2A1 INT_L_X42Y37/EL1END1 INT_L_X42Y37/SE2BEG1 INT_R_X41Y37/EL1BEG1 INT_R_X41Y37/LOGIC_OUTS20 INT_R_X43Y36/IMUX10 INT_R_X43Y36/SE2END1 
pips: CLBLM_R_X41Y37/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 CLBLM_R_X43Y36/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 INT_L_X42Y37/INT_L.EL1END1->>SE2BEG1 INT_R_X41Y37/INT_R.LOGIC_OUTS20->>EL1BEG1 INT_R_X43Y36/INT_R.SE2END1->>IMUX10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/DIA0 - 
wires: CLBLL_L_X42Y36/CLBLL_WL1END3 CLBLM_R_X41Y36/CLBLM_WL1END3 CLBLM_R_X41Y37/CLBLM_FAN0 CLBLM_R_X41Y37/CLBLM_M_AI CLBLM_R_X43Y37/CLBLM_LOGIC_OUTS13 CLBLM_R_X43Y37/CLBLM_M_B INT_L_X42Y36/WL1BEG3 INT_L_X42Y37/WL1BEG_N3 INT_L_X42Y37/WL1END0 INT_R_X41Y36/WL1END3 INT_R_X41Y37/FAN0 INT_R_X41Y37/FAN_ALT0 INT_R_X41Y37/WL1END_N1_3 INT_R_X43Y37/LOGIC_OUTS13 INT_R_X43Y37/WL1BEG0 
pips: CLBLM_R_X41Y37/CLBLM_R.CLBLM_FAN0->CLBLM_M_AI CLBLM_R_X43Y37/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X42Y37/INT_L.WL1END0->>WL1BEG_N3 INT_R_X41Y37/INT_R.FAN_ALT0->>FAN0 INT_R_X41Y37/INT_R.WL1END_N1_3->>FAN_ALT0 INT_R_X43Y37/INT_R.LOGIC_OUTS13->>WL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/ADDRA0 - 
wires: CLBLL_L_X40Y34/CLBLL_IMUX7 CLBLL_L_X40Y34/CLBLL_LL_A1 CLBLL_L_X40Y34/CLBLL_SE2A3 CLBLL_L_X40Y35/CLBLL_SW2A3 CLBLL_L_X40Y36/CLBLL_SE2A3 CLBLL_L_X40Y37/CLBLL_SW2A0 CLBLL_L_X40Y37/CLBLL_SW2A3 CLBLM_R_X39Y34/CLBLM_SE2A3 CLBLM_R_X39Y35/CLBLM_IMUX15 CLBLM_R_X39Y35/CLBLM_IMUX32 CLBLM_R_X39Y35/CLBLM_IMUX7 CLBLM_R_X39Y35/CLBLM_M_A1 CLBLM_R_X39Y35/CLBLM_M_B1 CLBLM_R_X39Y35/CLBLM_M_C1 CLBLM_R_X39Y35/CLBLM_SW2A3 CLBLM_R_X39Y36/CLBLM_SE2A3 CLBLM_R_X39Y37/CLBLM_IMUX15 CLBLM_R_X39Y37/CLBLM_IMUX32 CLBLM_R_X39Y37/CLBLM_IMUX7 CLBLM_R_X39Y37/CLBLM_M_A1 CLBLM_R_X39Y37/CLBLM_M_B1 CLBLM_R_X39Y37/CLBLM_M_C1 CLBLM_R_X39Y37/CLBLM_SW2A0 CLBLM_R_X39Y37/CLBLM_SW2A3 CLBLM_R_X41Y34/CLBLM_IMUX44 CLBLM_R_X41Y34/CLBLM_LOGIC_OUTS1 CLBLM_R_X41Y34/CLBLM_L_BQ CLBLM_R_X41Y34/CLBLM_M_D4 CLBLM_R_X41Y35/CLBLM_IMUX15 CLBLM_R_X41Y35/CLBLM_IMUX32 CLBLM_R_X41Y35/CLBLM_IMUX7 CLBLM_R_X41Y35/CLBLM_M_A1 CLBLM_R_X41Y35/CLBLM_M_B1 CLBLM_R_X41Y35/CLBLM_M_C1 CLBLM_R_X41Y36/CLBLM_IMUX15 CLBLM_R_X41Y36/CLBLM_IMUX32 CLBLM_R_X41Y36/CLBLM_IMUX7 CLBLM_R_X41Y36/CLBLM_M_A1 CLBLM_R_X41Y36/CLBLM_M_B1 CLBLM_R_X41Y36/CLBLM_M_C1 CLBLM_R_X41Y37/CLBLM_IMUX15 CLBLM_R_X41Y37/CLBLM_IMUX32 CLBLM_R_X41Y37/CLBLM_IMUX7 CLBLM_R_X41Y37/CLBLM_M_A1 CLBLM_R_X41Y37/CLBLM_M_B1 CLBLM_R_X41Y37/CLBLM_M_C1 CLBLM_R_X41Y38/CLBLM_IMUX15 CLBLM_R_X41Y38/CLBLM_IMUX32 CLBLM_R_X41Y38/CLBLM_IMUX7 CLBLM_R_X41Y38/CLBLM_M_A1 CLBLM_R_X41Y38/CLBLM_M_B1 CLBLM_R_X41Y38/CLBLM_M_C1 INT_L_X40Y34/EL1BEG2 INT_L_X40Y34/IMUX_L7 INT_L_X40Y34/SE2END3 INT_L_X40Y35/EL1BEG3 INT_L_X40Y35/NW2END_S0_0 INT_L_X40Y35/SW2A3 INT_L_X40Y36/EL1BEG_N3 INT_L_X40Y36/NW2END0 INT_L_X40Y36/SE2END3 INT_L_X40Y36/SW2BEG3 INT_L_X40Y37/EL1BEG3 INT_L_X40Y37/NW2END_S0_0 INT_L_X40Y37/SW2A0 INT_L_X40Y37/SW2A3 INT_L_X40Y38/EL1BEG3 INT_L_X40Y38/EL1BEG_N3 INT_L_X40Y38/NW2END0 INT_L_X40Y38/NW2END_S0_0 INT_L_X40Y38/SW2BEG0 INT_L_X40Y38/SW2BEG3 INT_L_X40Y38/WR1END1 INT_L_X40Y39/EL1BEG_N3 INT_L_X40Y39/NW2END0 INT_R_X39Y34/SE2A3 INT_R_X39Y35/IMUX15 INT_R_X39Y35/IMUX32 INT_R_X39Y35/IMUX7 INT_R_X39Y35/SE2BEG3 INT_R_X39Y35/SS2END0 INT_R_X39Y35/SW2END3 INT_R_X39Y36/SE2A3 INT_R_X39Y36/SS2A0 INT_R_X39Y36/SW2END_N0_3 INT_R_X39Y37/IMUX15 INT_R_X39Y37/IMUX32 INT_R_X39Y37/IMUX7 INT_R_X39Y37/SE2BEG3 INT_R_X39Y37/SS2BEG0 INT_R_X39Y37/SW2END0 INT_R_X39Y37/SW2END3 INT_R_X39Y38/SW2END_N0_3 INT_R_X41Y34/EL1END2 INT_R_X41Y34/IMUX44 INT_R_X41Y34/LOGIC_OUTS1 INT_R_X41Y34/NL1BEG0 INT_R_X41Y34/NL1END_S3_0 INT_R_X41Y35/EL1END3 INT_R_X41Y35/IMUX15 INT_R_X41Y35/IMUX32 INT_R_X41Y35/IMUX7 INT_R_X41Y35/NL1END0 INT_R_X41Y35/NR1BEG0 INT_R_X41Y35/NW2BEG0 INT_R_X41Y36/FAN_BOUNCE_S3_4 INT_R_X41Y36/IMUX15 INT_R_X41Y36/IMUX32 INT_R_X41Y36/IMUX7 INT_R_X41Y36/NN2BEG0 INT_R_X41Y36/NR1BEG0 INT_R_X41Y36/NR1END0 INT_R_X41Y36/NW2A0 INT_R_X41Y37/EL1END3 INT_R_X41Y37/FAN_ALT4 INT_R_X41Y37/FAN_BOUNCE4 INT_R_X41Y37/IMUX15 INT_R_X41Y37/IMUX32 INT_R_X41Y37/IMUX7 INT_R_X41Y37/NN2A0 INT_R_X41Y37/NN2END_S2_0 INT_R_X41Y37/NR1END0 INT_R_X41Y37/NW2BEG0 INT_R_X41Y38/EL1END3 INT_R_X41Y38/IMUX15 INT_R_X41Y38/IMUX32 INT_R_X41Y38/IMUX7 INT_R_X41Y38/NN2END0 INT_R_X41Y38/NW2A0 INT_R_X41Y38/NW2BEG0 INT_R_X41Y38/WR1BEG1 INT_R_X41Y39/NW2A0 VBRK_X99Y36/VBRK_SE2A3 VBRK_X99Y37/VBRK_SW2A3 VBRK_X99Y38/VBRK_SE2A3 VBRK_X99Y39/VBRK_SW2A0 VBRK_X99Y39/VBRK_SW2A3 
pips: CLBLL_L_X40Y34/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X41Y34/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X40Y34/INT_L.SE2END3->>EL1BEG2 INT_L_X40Y34/INT_L.SE2END3->>IMUX_L7 INT_L_X40Y36/INT_L.NW2END0->>EL1BEG_N3 INT_L_X40Y36/INT_L.SE2END3->>SW2BEG3 INT_L_X40Y38/INT_L.NW2END0->>EL1BEG_N3 INT_L_X40Y38/INT_L.NW2END_S0_0->>SW2BEG3 INT_L_X40Y38/INT_L.WR1END1->>SW2BEG0 INT_L_X40Y39/INT_L.NW2END0->>EL1BEG_N3 INT_R_X39Y35/INT_R.SS2END0->>IMUX32 INT_R_X39Y35/INT_R.SW2END3->>IMUX15 INT_R_X39Y35/INT_R.SW2END3->>IMUX7 INT_R_X39Y35/INT_R.SW2END3->>SE2BEG3 INT_R_X39Y37/INT_R.SW2END0->>IMUX32 INT_R_X39Y37/INT_R.SW2END0->>SS2BEG0 INT_R_X39Y37/INT_R.SW2END3->>IMUX15 INT_R_X39Y37/INT_R.SW2END3->>IMUX7 INT_R_X39Y37/INT_R.SW2END3->>SE2BEG3 INT_R_X41Y34/INT_R.EL1END2->>IMUX44 INT_R_X41Y34/INT_R.LOGIC_OUTS1->>NL1BEG0 INT_R_X41Y35/INT_R.EL1END3->>IMUX15 INT_R_X41Y35/INT_R.EL1END3->>IMUX7 INT_R_X41Y35/INT_R.NL1END0->>IMUX32 INT_R_X41Y35/INT_R.NL1END0->>NR1BEG0 INT_R_X41Y35/INT_R.NL1END0->>NW2BEG0 INT_R_X41Y36/INT_R.FAN_BOUNCE_S3_4->>IMUX15 INT_R_X41Y36/INT_R.FAN_BOUNCE_S3_4->>IMUX7 INT_R_X41Y36/INT_R.NR1END0->>IMUX32 INT_R_X41Y36/INT_R.NR1END0->>NN2BEG0 INT_R_X41Y36/INT_R.NR1END0->>NR1BEG0 INT_R_X41Y37/INT_R.EL1END3->>IMUX15 INT_R_X41Y37/INT_R.EL1END3->>IMUX7 INT_R_X41Y37/INT_R.FAN_ALT4->>FAN_BOUNCE4 INT_R_X41Y37/INT_R.NR1END0->>FAN_ALT4 INT_R_X41Y37/INT_R.NR1END0->>IMUX32 INT_R_X41Y37/INT_R.NR1END0->>NW2BEG0 INT_R_X41Y38/INT_R.EL1END3->>IMUX15 INT_R_X41Y38/INT_R.EL1END3->>IMUX7 INT_R_X41Y38/INT_R.NN2END0->>IMUX32 INT_R_X41Y38/INT_R.NN2END0->>NW2BEG0 INT_R_X41Y38/INT_R.NN2END0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/ADDRA1 - 
wires: CLBLL_L_X40Y35/CLBLL_SW2A2 CLBLL_L_X40Y35/CLBLL_WR1END1 CLBLL_L_X40Y37/CLBLL_NW2A3 CLBLL_L_X42Y35/CLBLL_NE2A0 CLBLL_L_X42Y35/CLBLL_WR1END1 CLBLM_R_X39Y35/CLBLM_IMUX18 CLBLM_R_X39Y35/CLBLM_IMUX2 CLBLM_R_X39Y35/CLBLM_IMUX29 CLBLM_R_X39Y35/CLBLM_M_A2 CLBLM_R_X39Y35/CLBLM_M_B2 CLBLM_R_X39Y35/CLBLM_M_C2 CLBLM_R_X39Y35/CLBLM_SW2A2 CLBLM_R_X39Y35/CLBLM_WR1END1 CLBLM_R_X39Y37/CLBLM_IMUX18 CLBLM_R_X39Y37/CLBLM_IMUX2 CLBLM_R_X39Y37/CLBLM_IMUX29 CLBLM_R_X39Y37/CLBLM_M_A2 CLBLM_R_X39Y37/CLBLM_M_B2 CLBLM_R_X39Y37/CLBLM_M_C2 CLBLM_R_X39Y37/CLBLM_NW2A3 CLBLM_R_X41Y34/CLBLM_IMUX16 CLBLM_R_X41Y34/CLBLM_IMUX33 CLBLM_R_X41Y34/CLBLM_IMUX40 CLBLM_R_X41Y34/CLBLM_LOGIC_OUTS0 CLBLM_R_X41Y34/CLBLM_L_AQ CLBLM_R_X41Y34/CLBLM_L_B3 CLBLM_R_X41Y34/CLBLM_L_C1 CLBLM_R_X41Y34/CLBLM_M_D1 CLBLM_R_X41Y35/CLBLM_IMUX18 CLBLM_R_X41Y35/CLBLM_IMUX2 CLBLM_R_X41Y35/CLBLM_IMUX29 CLBLM_R_X41Y35/CLBLM_M_A2 CLBLM_R_X41Y35/CLBLM_M_B2 CLBLM_R_X41Y35/CLBLM_M_C2 CLBLM_R_X41Y35/CLBLM_NE2A0 CLBLM_R_X41Y35/CLBLM_WR1END1 CLBLM_R_X41Y36/CLBLM_IMUX18 CLBLM_R_X41Y36/CLBLM_IMUX2 CLBLM_R_X41Y36/CLBLM_IMUX29 CLBLM_R_X41Y36/CLBLM_M_A2 CLBLM_R_X41Y36/CLBLM_M_B2 CLBLM_R_X41Y36/CLBLM_M_C2 CLBLM_R_X41Y37/CLBLM_IMUX18 CLBLM_R_X41Y37/CLBLM_IMUX2 CLBLM_R_X41Y37/CLBLM_IMUX29 CLBLM_R_X41Y37/CLBLM_M_A2 CLBLM_R_X41Y37/CLBLM_M_B2 CLBLM_R_X41Y37/CLBLM_M_C2 CLBLM_R_X41Y38/CLBLM_IMUX18 CLBLM_R_X41Y38/CLBLM_IMUX2 CLBLM_R_X41Y38/CLBLM_IMUX29 CLBLM_R_X41Y38/CLBLM_M_A2 CLBLM_R_X41Y38/CLBLM_M_B2 CLBLM_R_X41Y38/CLBLM_M_C2 INT_L_X40Y34/WR1END_S1_0 INT_L_X40Y35/SW2A2 INT_L_X40Y35/WR1BEG1 INT_L_X40Y35/WR1END0 INT_L_X40Y36/NW2BEG3 INT_L_X40Y36/SW2BEG2 INT_L_X40Y36/WR1END3 INT_L_X40Y37/NW2A3 INT_L_X42Y34/NE2END_S3_0 INT_L_X42Y35/NE2END0 INT_L_X42Y35/WR1BEG1 INT_R_X39Y35/IMUX18 INT_R_X39Y35/IMUX2 INT_R_X39Y35/IMUX29 INT_R_X39Y35/NN2BEG1 INT_R_X39Y35/SW2END2 INT_R_X39Y35/WR1END1 INT_R_X39Y36/NN2A1 INT_R_X39Y37/IMUX18 INT_R_X39Y37/IMUX2 INT_R_X39Y37/IMUX29 INT_R_X39Y37/NN2END1 INT_R_X39Y37/NW2END3 INT_R_X41Y34/FAN_ALT5 INT_R_X41Y34/FAN_BOUNCE5 INT_R_X41Y34/IMUX16 INT_R_X41Y34/IMUX33 INT_R_X41Y34/IMUX40 INT_R_X41Y34/LOGIC_OUTS0 INT_R_X41Y34/NE2BEG0 INT_R_X41Y34/NL1BEG2 INT_R_X41Y34/NL1BEG_N3 INT_R_X41Y34/WR1BEG_S0 INT_R_X41Y35/FAN_BOUNCE_S3_4 INT_R_X41Y35/IMUX18 INT_R_X41Y35/IMUX2 INT_R_X41Y35/IMUX29 INT_R_X41Y35/NE2A0 INT_R_X41Y35/NL1BEG1 INT_R_X41Y35/NL1END2 INT_R_X41Y35/NR1BEG2 INT_R_X41Y35/WR1BEG0 INT_R_X41Y35/WR1END1 INT_R_X41Y36/FAN_ALT4 INT_R_X41Y36/FAN_BOUNCE4 INT_R_X41Y36/IMUX18 INT_R_X41Y36/IMUX2 INT_R_X41Y36/IMUX29 INT_R_X41Y36/NL1BEG1 INT_R_X41Y36/NL1END1 INT_R_X41Y36/NR1BEG2 INT_R_X41Y36/NR1END2 INT_R_X41Y36/WR1BEG3 INT_R_X41Y37/IMUX18 INT_R_X41Y37/IMUX2 INT_R_X41Y37/IMUX29 INT_R_X41Y37/NL1BEG1 INT_R_X41Y37/NL1END1 INT_R_X41Y37/NR1BEG2 INT_R_X41Y37/NR1END2 INT_R_X41Y38/IMUX18 INT_R_X41Y38/IMUX2 INT_R_X41Y38/IMUX29 INT_R_X41Y38/NL1END1 INT_R_X41Y38/NR1END2 VBRK_X99Y37/VBRK_SW2A2 VBRK_X99Y37/VBRK_WR1END1 VBRK_X99Y39/VBRK_NW2A3 
pips: CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X41Y34/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 INT_L_X40Y35/INT_L.WR1END0->>WR1BEG1 INT_L_X40Y36/INT_L.WR1END3->>NW2BEG3 INT_L_X40Y36/INT_L.WR1END3->>SW2BEG2 INT_L_X42Y35/INT_L.NE2END0->>WR1BEG1 INT_R_X39Y35/INT_R.SW2END2->>IMUX29 INT_R_X39Y35/INT_R.WR1END1->>IMUX18 INT_R_X39Y35/INT_R.WR1END1->>IMUX2 INT_R_X39Y35/INT_R.WR1END1->>NN2BEG1 INT_R_X39Y37/INT_R.NN2END1->>IMUX18 INT_R_X39Y37/INT_R.NN2END1->>IMUX2 INT_R_X39Y37/INT_R.NW2END3->>IMUX29 INT_R_X41Y34/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X41Y34/INT_R.FAN_BOUNCE5->>IMUX33 INT_R_X41Y34/INT_R.LOGIC_OUTS0->>IMUX16 INT_R_X41Y34/INT_R.LOGIC_OUTS0->>IMUX40 INT_R_X41Y34/INT_R.LOGIC_OUTS0->>NE2BEG0 INT_R_X41Y34/INT_R.LOGIC_OUTS0->>NL1BEG_N3 INT_R_X41Y34/INT_R.NL1BEG_N3->>FAN_ALT5 INT_R_X41Y34/INT_R.NL1BEG_N3->>NL1BEG2 INT_R_X41Y34/INT_R.NL1BEG_N3->>WR1BEG_S0 INT_R_X41Y35/INT_R.FAN_BOUNCE_S3_4->>IMUX29 INT_R_X41Y35/INT_R.NL1END2->>NL1BEG1 INT_R_X41Y35/INT_R.NL1END2->>NR1BEG2 INT_R_X41Y35/INT_R.WR1END1->>IMUX18 INT_R_X41Y35/INT_R.WR1END1->>IMUX2 INT_R_X41Y36/INT_R.FAN_ALT4->>FAN_BOUNCE4 INT_R_X41Y36/INT_R.NL1END1->>FAN_ALT4 INT_R_X41Y36/INT_R.NL1END1->>IMUX18 INT_R_X41Y36/INT_R.NL1END1->>IMUX2 INT_R_X41Y36/INT_R.NR1END2->>IMUX29 INT_R_X41Y36/INT_R.NR1END2->>NL1BEG1 INT_R_X41Y36/INT_R.NR1END2->>NR1BEG2 INT_R_X41Y36/INT_R.NR1END2->>WR1BEG3 INT_R_X41Y37/INT_R.NL1END1->>IMUX18 INT_R_X41Y37/INT_R.NL1END1->>IMUX2 INT_R_X41Y37/INT_R.NR1END2->>IMUX29 INT_R_X41Y37/INT_R.NR1END2->>NL1BEG1 INT_R_X41Y37/INT_R.NR1END2->>NR1BEG2 INT_R_X41Y38/INT_R.NL1END1->>IMUX18 INT_R_X41Y38/INT_R.NL1END1->>IMUX2 INT_R_X41Y38/INT_R.NR1END2->>IMUX29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/ADDRA2 - 
wires: CLBLL_L_X40Y33/CLBLL_IMUX38 CLBLL_L_X40Y33/CLBLL_LL_D3 CLBLL_L_X40Y34/CLBLL_EL1BEG3 CLBLL_L_X40Y35/CLBLL_NW2A0 CLBLM_R_X39Y34/CLBLM_EL1BEG3 CLBLM_R_X39Y35/CLBLM_IMUX1 CLBLM_R_X39Y35/CLBLM_IMUX17 CLBLM_R_X39Y35/CLBLM_IMUX22 CLBLM_R_X39Y35/CLBLM_M_A3 CLBLM_R_X39Y35/CLBLM_M_B3 CLBLM_R_X39Y35/CLBLM_M_C3 CLBLM_R_X39Y35/CLBLM_NW2A0 CLBLM_R_X39Y37/CLBLM_IMUX1 CLBLM_R_X39Y37/CLBLM_IMUX17 CLBLM_R_X39Y37/CLBLM_IMUX22 CLBLM_R_X39Y37/CLBLM_M_A3 CLBLM_R_X39Y37/CLBLM_M_B3 CLBLM_R_X39Y37/CLBLM_M_C3 CLBLM_R_X41Y34/CLBLM_IMUX14 CLBLM_R_X41Y34/CLBLM_IMUX30 CLBLM_R_X41Y34/CLBLM_IMUX38 CLBLM_R_X41Y34/CLBLM_LOGIC_OUTS17 CLBLM_R_X41Y34/CLBLM_L_B1 CLBLM_R_X41Y34/CLBLM_L_BMUX CLBLM_R_X41Y34/CLBLM_L_C5 CLBLM_R_X41Y34/CLBLM_M_D3 CLBLM_R_X41Y35/CLBLM_IMUX1 CLBLM_R_X41Y35/CLBLM_IMUX17 CLBLM_R_X41Y35/CLBLM_IMUX22 CLBLM_R_X41Y35/CLBLM_M_A3 CLBLM_R_X41Y35/CLBLM_M_B3 CLBLM_R_X41Y35/CLBLM_M_C3 CLBLM_R_X41Y36/CLBLM_IMUX1 CLBLM_R_X41Y36/CLBLM_IMUX17 CLBLM_R_X41Y36/CLBLM_IMUX22 CLBLM_R_X41Y36/CLBLM_M_A3 CLBLM_R_X41Y36/CLBLM_M_B3 CLBLM_R_X41Y36/CLBLM_M_C3 CLBLM_R_X41Y37/CLBLM_IMUX1 CLBLM_R_X41Y37/CLBLM_IMUX17 CLBLM_R_X41Y37/CLBLM_IMUX22 CLBLM_R_X41Y37/CLBLM_M_A3 CLBLM_R_X41Y37/CLBLM_M_B3 CLBLM_R_X41Y37/CLBLM_M_C3 CLBLM_R_X41Y38/CLBLM_IMUX1 CLBLM_R_X41Y38/CLBLM_IMUX17 CLBLM_R_X41Y38/CLBLM_IMUX22 CLBLM_R_X41Y38/CLBLM_M_A3 CLBLM_R_X41Y38/CLBLM_M_B3 CLBLM_R_X41Y38/CLBLM_M_C3 INT_L_X40Y33/IMUX_L38 INT_L_X40Y33/SW2END3 INT_L_X40Y34/EL1END3 INT_L_X40Y34/ER1BEG_S0 INT_L_X40Y34/NW2BEG0 INT_L_X40Y34/SW2END_N0_3 INT_L_X40Y35/ER1BEG0 INT_L_X40Y35/NW2A0 INT_R_X39Y34/EL1BEG3 INT_R_X39Y34/NW2END_S0_0 INT_R_X39Y35/EL1BEG_N3 INT_R_X39Y35/FAN_ALT5 INT_R_X39Y35/FAN_BOUNCE5 INT_R_X39Y35/IMUX1 INT_R_X39Y35/IMUX17 INT_R_X39Y35/IMUX22 INT_R_X39Y35/NL1BEG_N3 INT_R_X39Y35/NN2BEG0 INT_R_X39Y35/NW2END0 INT_R_X39Y36/NN2A0 INT_R_X39Y36/NN2END_S2_0 INT_R_X39Y37/IMUX1 INT_R_X39Y37/IMUX17 INT_R_X39Y37/IMUX22 INT_R_X39Y37/NL1BEG_N3 INT_R_X39Y37/NN2END0 INT_R_X41Y33/SW2A3 INT_R_X41Y34/IMUX14 INT_R_X41Y34/IMUX30 INT_R_X41Y34/IMUX38 INT_R_X41Y34/LOGIC_OUTS17 INT_R_X41Y34/NR1BEG3 INT_R_X41Y34/SW2BEG3 INT_R_X41Y35/BYP_ALT7 INT_R_X41Y35/BYP_BOUNCE7 INT_R_X41Y35/ER1END0 INT_R_X41Y35/IMUX1 INT_R_X41Y35/IMUX17 INT_R_X41Y35/IMUX22 INT_R_X41Y35/NR1BEG3 INT_R_X41Y35/NR1END3 INT_R_X41Y36/BYP_ALT7 INT_R_X41Y36/BYP_BOUNCE7 INT_R_X41Y36/BYP_BOUNCE_N3_7 INT_R_X41Y36/IMUX1 INT_R_X41Y36/IMUX17 INT_R_X41Y36/IMUX22 INT_R_X41Y36/NR1BEG3 INT_R_X41Y36/NR1END3 INT_R_X41Y37/BYP_ALT7 INT_R_X41Y37/BYP_BOUNCE7 INT_R_X41Y37/BYP_BOUNCE_N3_7 INT_R_X41Y37/IMUX1 INT_R_X41Y37/IMUX17 INT_R_X41Y37/IMUX22 INT_R_X41Y37/NR1BEG3 INT_R_X41Y37/NR1END3 INT_R_X41Y38/BYP_BOUNCE_N3_7 INT_R_X41Y38/IMUX1 INT_R_X41Y38/IMUX17 INT_R_X41Y38/IMUX22 INT_R_X41Y38/NR1END3 VBRK_X99Y36/VBRK_EL1BEG3 VBRK_X99Y37/VBRK_NW2A0 
pips: CLBLL_L_X40Y33/CLBLL_L.CLBLL_IMUX38->CLBLL_LL_D3 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X41Y34/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 INT_L_X40Y33/INT_L.SW2END3->>IMUX_L38 INT_L_X40Y34/INT_L.EL1END3->>ER1BEG_S0 INT_L_X40Y34/INT_L.SW2END_N0_3->>NW2BEG0 INT_R_X39Y35/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X39Y35/INT_R.FAN_BOUNCE5->>IMUX1 INT_R_X39Y35/INT_R.FAN_BOUNCE5->>IMUX17 INT_R_X39Y35/INT_R.NL1BEG_N3->>FAN_ALT5 INT_R_X39Y35/INT_R.NL1BEG_N3->>IMUX22 INT_R_X39Y35/INT_R.NW2END0->>EL1BEG_N3 INT_R_X39Y35/INT_R.NW2END0->>NL1BEG_N3 INT_R_X39Y35/INT_R.NW2END0->>NN2BEG0 INT_R_X39Y37/INT_R.NL1BEG_N3->>IMUX22 INT_R_X39Y37/INT_R.NN2END0->>IMUX1 INT_R_X39Y37/INT_R.NN2END0->>IMUX17 INT_R_X39Y37/INT_R.NN2END0->>NL1BEG_N3 INT_R_X41Y34/INT_R.LOGIC_OUTS17->>IMUX14 INT_R_X41Y34/INT_R.LOGIC_OUTS17->>IMUX30 INT_R_X41Y34/INT_R.LOGIC_OUTS17->>IMUX38 INT_R_X41Y34/INT_R.LOGIC_OUTS17->>NR1BEG3 INT_R_X41Y34/INT_R.LOGIC_OUTS17->>SW2BEG3 INT_R_X41Y35/INT_R.BYP_ALT7->>BYP_BOUNCE7 INT_R_X41Y35/INT_R.ER1END0->>IMUX1 INT_R_X41Y35/INT_R.ER1END0->>IMUX17 INT_R_X41Y35/INT_R.NR1END3->>BYP_ALT7 INT_R_X41Y35/INT_R.NR1END3->>IMUX22 INT_R_X41Y35/INT_R.NR1END3->>NR1BEG3 INT_R_X41Y36/INT_R.BYP_ALT7->>BYP_BOUNCE7 INT_R_X41Y36/INT_R.BYP_BOUNCE_N3_7->>IMUX1 INT_R_X41Y36/INT_R.BYP_BOUNCE_N3_7->>IMUX17 INT_R_X41Y36/INT_R.NR1END3->>BYP_ALT7 INT_R_X41Y36/INT_R.NR1END3->>IMUX22 INT_R_X41Y36/INT_R.NR1END3->>NR1BEG3 INT_R_X41Y37/INT_R.BYP_ALT7->>BYP_BOUNCE7 INT_R_X41Y37/INT_R.BYP_BOUNCE_N3_7->>IMUX1 INT_R_X41Y37/INT_R.BYP_BOUNCE_N3_7->>IMUX17 INT_R_X41Y37/INT_R.NR1END3->>BYP_ALT7 INT_R_X41Y37/INT_R.NR1END3->>IMUX22 INT_R_X41Y37/INT_R.NR1END3->>NR1BEG3 INT_R_X41Y38/INT_R.BYP_BOUNCE_N3_7->>IMUX1 INT_R_X41Y38/INT_R.BYP_BOUNCE_N3_7->>IMUX17 INT_R_X41Y38/INT_R.NR1END3->>IMUX22 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/ADDRA3 - 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/ADDRA4 - 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/ADDRD0 - 
wires: CLBLL_L_X40Y35/CLBLL_WR1END0 CLBLL_L_X40Y37/CLBLL_EE2BEG0 CLBLL_L_X42Y34/CLBLL_WL1END3 CLBLL_L_X42Y35/CLBLL_IMUX1 CLBLL_L_X42Y35/CLBLL_IMUX17 CLBLL_L_X42Y35/CLBLL_LL_A3 CLBLL_L_X42Y35/CLBLL_LL_AQ CLBLL_L_X42Y35/CLBLL_LL_B3 CLBLL_L_X42Y35/CLBLL_LOGIC_OUTS4 CLBLL_L_X42Y36/CLBLL_NW2A0 CLBLM_R_X39Y35/CLBLM_IMUX40 CLBLM_R_X39Y35/CLBLM_M_D1 CLBLM_R_X39Y35/CLBLM_WR1END0 CLBLM_R_X39Y37/CLBLM_EE2BEG0 CLBLM_R_X39Y37/CLBLM_IMUX40 CLBLM_R_X39Y37/CLBLM_M_D1 CLBLM_R_X41Y34/CLBLM_IMUX23 CLBLM_R_X41Y34/CLBLM_IMUX47 CLBLM_R_X41Y34/CLBLM_L_C3 CLBLM_R_X41Y34/CLBLM_M_D5 CLBLM_R_X41Y34/CLBLM_WL1END3 CLBLM_R_X41Y35/CLBLM_IMUX40 CLBLM_R_X41Y35/CLBLM_M_D1 CLBLM_R_X41Y36/CLBLM_IMUX40 CLBLM_R_X41Y36/CLBLM_M_D1 CLBLM_R_X41Y36/CLBLM_NW2A0 CLBLM_R_X41Y37/CLBLM_IMUX40 CLBLM_R_X41Y37/CLBLM_M_D1 CLBLM_R_X41Y38/CLBLM_IMUX40 CLBLM_R_X41Y38/CLBLM_M_D1 INT_L_X38Y35/NW2END_S0_0 INT_L_X38Y36/NE2BEG0 INT_L_X38Y36/NW2END0 INT_L_X38Y37/NE2A0 INT_L_X40Y34/WL1END2 INT_L_X40Y34/WR1BEG_S0 INT_L_X40Y35/WR1BEG0 INT_L_X40Y37/EE2A0 INT_L_X42Y34/WL1BEG3 INT_L_X42Y35/IMUX_L1 INT_L_X42Y35/IMUX_L17 INT_L_X42Y35/LOGIC_OUTS_L4 INT_L_X42Y35/NW2BEG0 INT_L_X42Y35/WL1BEG_N3 INT_L_X42Y36/NW2A0 INT_R_X39Y34/WR1END_S1_0 INT_R_X39Y35/IMUX40 INT_R_X39Y35/NW2BEG0 INT_R_X39Y35/WR1END0 INT_R_X39Y36/NE2END_S3_0 INT_R_X39Y36/NW2A0 INT_R_X39Y37/EE2BEG0 INT_R_X39Y37/IMUX40 INT_R_X39Y37/NE2END0 INT_R_X41Y34/IMUX23 INT_R_X41Y34/IMUX47 INT_R_X41Y34/WL1BEG2 INT_R_X41Y34/WL1END3 INT_R_X41Y35/IMUX40 INT_R_X41Y35/NW2END_S0_0 INT_R_X41Y35/SS2END0 INT_R_X41Y35/WL1END_N1_3 INT_R_X41Y36/IMUX40 INT_R_X41Y36/NW2END0 INT_R_X41Y36/SS2A0 INT_R_X41Y37/EE2END0 INT_R_X41Y37/IMUX40 INT_R_X41Y37/NR1BEG0 INT_R_X41Y37/SS2BEG0 INT_R_X41Y38/IMUX40 INT_R_X41Y38/NR1END0 VBRK_X99Y37/VBRK_WR1END0 VBRK_X99Y39/VBRK_EE2BEG0 
pips: CLBLL_L_X42Y35/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X42Y35/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_L_X42Y35/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 INT_L_X38Y36/INT_L.NW2END0->>NE2BEG0 INT_L_X40Y34/INT_L.WL1END2->>WR1BEG_S0 INT_L_X42Y35/INT_L.LOGIC_OUTS_L4->>IMUX_L1 INT_L_X42Y35/INT_L.LOGIC_OUTS_L4->>IMUX_L17 INT_L_X42Y35/INT_L.LOGIC_OUTS_L4->>NW2BEG0 INT_L_X42Y35/INT_L.LOGIC_OUTS_L4->>WL1BEG_N3 INT_R_X39Y35/INT_R.WR1END0->>IMUX40 INT_R_X39Y35/INT_R.WR1END0->>NW2BEG0 INT_R_X39Y37/INT_R.NE2END0->>EE2BEG0 INT_R_X39Y37/INT_R.NE2END0->>IMUX40 INT_R_X41Y34/INT_R.WL1END3->>IMUX23 INT_R_X41Y34/INT_R.WL1END3->>IMUX47 INT_R_X41Y34/INT_R.WL1END3->>WL1BEG2 INT_R_X41Y35/INT_R.SS2END0->>IMUX40 INT_R_X41Y36/INT_R.NW2END0->>IMUX40 INT_R_X41Y37/INT_R.EE2END0->>IMUX40 INT_R_X41Y37/INT_R.EE2END0->>NR1BEG0 INT_R_X41Y37/INT_R.EE2END0->>SS2BEG0 INT_R_X41Y38/INT_R.NR1END0->>IMUX40 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/ADDRD1 - 
wires: CLBLL_L_X40Y35/CLBLL_WR1END3 CLBLL_L_X40Y36/CLBLL_EE2BEG2 CLBLL_L_X40Y37/CLBLL_EE2BEG2 CLBLL_L_X40Y38/CLBLL_NE2A2 CLBLL_L_X42Y34/CLBLL_SW2A1 CLBLL_L_X42Y35/CLBLL_IMUX24 CLBLL_L_X42Y35/CLBLL_IMUX32 CLBLL_L_X42Y35/CLBLL_IMUX8 CLBLL_L_X42Y35/CLBLL_LL_A5 CLBLL_L_X42Y35/CLBLL_LL_B5 CLBLL_L_X42Y35/CLBLL_LL_BQ CLBLL_L_X42Y35/CLBLL_LL_C1 CLBLL_L_X42Y35/CLBLL_LOGIC_OUTS5 CLBLL_L_X42Y35/CLBLL_WW2A1 CLBLL_L_X42Y38/CLBLL_EE2A2 CLBLL_L_X42Y38/CLBLL_WR1END3 CLBLM_R_X39Y35/CLBLM_IMUX45 CLBLM_R_X39Y35/CLBLM_M_D2 CLBLM_R_X39Y35/CLBLM_WR1END3 CLBLM_R_X39Y36/CLBLM_EE2BEG2 CLBLM_R_X39Y37/CLBLM_EE2BEG2 CLBLM_R_X39Y37/CLBLM_IMUX45 CLBLM_R_X39Y37/CLBLM_M_D2 CLBLM_R_X39Y38/CLBLM_NE2A2 CLBLM_R_X41Y34/CLBLM_IMUX34 CLBLM_R_X41Y34/CLBLM_IMUX43 CLBLM_R_X41Y34/CLBLM_L_C6 CLBLM_R_X41Y34/CLBLM_M_D6 CLBLM_R_X41Y34/CLBLM_SW2A1 CLBLM_R_X41Y35/CLBLM_IMUX45 CLBLM_R_X41Y35/CLBLM_M_D2 CLBLM_R_X41Y35/CLBLM_WW2A1 CLBLM_R_X41Y36/CLBLM_IMUX45 CLBLM_R_X41Y36/CLBLM_M_D2 CLBLM_R_X41Y37/CLBLM_IMUX45 CLBLM_R_X41Y37/CLBLM_M_D2 CLBLM_R_X41Y38/CLBLM_EE2A2 CLBLM_R_X41Y38/CLBLM_IMUX45 CLBLM_R_X41Y38/CLBLM_M_D2 CLBLM_R_X41Y38/CLBLM_WR1END3 INT_L_X40Y35/ER1BEG2 INT_L_X40Y35/WR1BEG3 INT_L_X40Y35/WW2END1 INT_L_X40Y36/EE2A2 INT_L_X40Y37/EE2A2 INT_L_X40Y38/EE2BEG2 INT_L_X40Y38/NE2END2 INT_L_X42Y34/FAN_BOUNCE_S3_2 INT_L_X42Y34/SW2A1 INT_L_X42Y35/FAN_ALT2 INT_L_X42Y35/FAN_BOUNCE2 INT_L_X42Y35/IMUX_L24 INT_L_X42Y35/IMUX_L32 INT_L_X42Y35/IMUX_L8 INT_L_X42Y35/LOGIC_OUTS_L5 INT_L_X42Y35/SW2BEG1 INT_L_X42Y35/WW2BEG1 INT_L_X42Y38/EE2END2 INT_L_X42Y38/WR1BEG3 INT_R_X39Y35/IMUX45 INT_R_X39Y35/NL1BEG2 INT_R_X39Y35/WR1END3 INT_R_X39Y36/EE2BEG2 INT_R_X39Y36/NL1END2 INT_R_X39Y36/NR1BEG2 INT_R_X39Y37/EE2BEG2 INT_R_X39Y37/IMUX45 INT_R_X39Y37/NE2BEG2 INT_R_X39Y37/NR1END2 INT_R_X39Y38/NE2A2 INT_R_X41Y34/IMUX34 INT_R_X41Y34/IMUX43 INT_R_X41Y34/SW2END1 INT_R_X41Y35/ER1END2 INT_R_X41Y35/IMUX45 INT_R_X41Y35/WW2A1 INT_R_X41Y36/EE2END2 INT_R_X41Y36/IMUX45 INT_R_X41Y37/EE2END2 INT_R_X41Y37/IMUX45 INT_R_X41Y38/EE2A2 INT_R_X41Y38/IMUX45 INT_R_X41Y38/WR1END3 VBRK_X99Y37/VBRK_WR1END3 VBRK_X99Y38/VBRK_EE2BEG2 VBRK_X99Y39/VBRK_EE2BEG2 VBRK_X99Y40/VBRK_NE2A2 
pips: CLBLL_L_X42Y35/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_L_X42Y35/CLBLL_L.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_L_X42Y35/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_L_X42Y35/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 INT_L_X40Y35/INT_L.WW2END1->>ER1BEG2 INT_L_X40Y35/INT_L.WW2END1->>WR1BEG3 INT_L_X40Y38/INT_L.NE2END2->>EE2BEG2 INT_L_X42Y35/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X42Y35/INT_L.FAN_BOUNCE2->>IMUX_L24 INT_L_X42Y35/INT_L.FAN_BOUNCE2->>IMUX_L32 INT_L_X42Y35/INT_L.FAN_BOUNCE2->>IMUX_L8 INT_L_X42Y35/INT_L.LOGIC_OUTS_L5->>FAN_ALT2 INT_L_X42Y35/INT_L.LOGIC_OUTS_L5->>SW2BEG1 INT_L_X42Y35/INT_L.LOGIC_OUTS_L5->>WW2BEG1 INT_L_X42Y38/INT_L.EE2END2->>WR1BEG3 INT_R_X39Y35/INT_R.WR1END3->>IMUX45 INT_R_X39Y35/INT_R.WR1END3->>NL1BEG2 INT_R_X39Y36/INT_R.NL1END2->>EE2BEG2 INT_R_X39Y36/INT_R.NL1END2->>NR1BEG2 INT_R_X39Y37/INT_R.NR1END2->>EE2BEG2 INT_R_X39Y37/INT_R.NR1END2->>IMUX45 INT_R_X39Y37/INT_R.NR1END2->>NE2BEG2 INT_R_X41Y34/INT_R.SW2END1->>IMUX34 INT_R_X41Y34/INT_R.SW2END1->>IMUX43 INT_R_X41Y35/INT_R.ER1END2->>IMUX45 INT_R_X41Y36/INT_R.EE2END2->>IMUX45 INT_R_X41Y37/INT_R.EE2END2->>IMUX45 INT_R_X41Y38/INT_R.WR1END3->>IMUX45 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/ADDRD2 - 
wires: CLBLL_L_X40Y34/CLBLL_ER1BEG3 CLBLL_L_X40Y34/CLBLL_WW2END2 CLBLL_L_X40Y35/CLBLL_NE4BEG3 CLBLL_L_X40Y35/CLBLL_WW2END2 CLBLL_L_X40Y37/CLBLL_EE2BEG3 CLBLL_L_X42Y34/CLBLL_SW2A2 CLBLL_L_X42Y35/CLBLL_IMUX31 CLBLL_L_X42Y35/CLBLL_IMUX7 CLBLL_L_X42Y35/CLBLL_LL_A1 CLBLL_L_X42Y35/CLBLL_LL_C5 CLBLL_L_X42Y35/CLBLL_LL_CQ CLBLL_L_X42Y35/CLBLL_LOGIC_OUTS6 CLBLL_L_X42Y35/CLBLL_WR1END3 CLBLM_R_X39Y34/CLBLM_ER1BEG3 CLBLM_R_X39Y34/CLBLM_WW2END2 CLBLM_R_X39Y35/CLBLM_IMUX38 CLBLM_R_X39Y35/CLBLM_M_D3 CLBLM_R_X39Y35/CLBLM_NE4BEG3 CLBLM_R_X39Y35/CLBLM_WW2END2 CLBLM_R_X39Y37/CLBLM_EE2BEG3 CLBLM_R_X39Y37/CLBLM_IMUX38 CLBLM_R_X39Y37/CLBLM_M_D3 CLBLM_R_X41Y34/CLBLM_IMUX21 CLBLM_R_X41Y34/CLBLM_IMUX45 CLBLM_R_X41Y34/CLBLM_L_C4 CLBLM_R_X41Y34/CLBLM_M_D2 CLBLM_R_X41Y34/CLBLM_SW2A2 CLBLM_R_X41Y35/CLBLM_IMUX38 CLBLM_R_X41Y35/CLBLM_M_D3 CLBLM_R_X41Y35/CLBLM_WR1END3 CLBLM_R_X41Y36/CLBLM_IMUX38 CLBLM_R_X41Y36/CLBLM_M_D3 CLBLM_R_X41Y37/CLBLM_IMUX38 CLBLM_R_X41Y37/CLBLM_M_D3 CLBLM_R_X41Y38/CLBLM_IMUX38 CLBLM_R_X41Y38/CLBLM_M_D3 INT_L_X38Y36/NE2BEG3 INT_L_X38Y36/NW2END3 INT_L_X38Y37/NE2A3 INT_L_X40Y34/ER1END3 INT_L_X40Y34/NE2BEG3 INT_L_X40Y34/WW2A2 INT_L_X40Y35/ER1END_N3_3 INT_L_X40Y35/NE2A3 INT_L_X40Y35/NE6A3 INT_L_X40Y35/WW2A2 INT_L_X40Y36/NE6B3 INT_L_X40Y37/EE2A3 INT_L_X40Y37/NE6C3 INT_L_X40Y38/NE6D3 INT_L_X40Y39/NE6E3 INT_L_X42Y34/SW2A2 INT_L_X42Y35/BYP_ALT3 INT_L_X42Y35/BYP_BOUNCE3 INT_L_X42Y35/IMUX_L31 INT_L_X42Y35/IMUX_L7 INT_L_X42Y35/LOGIC_OUTS_L6 INT_L_X42Y35/SW2BEG2 INT_L_X42Y35/WR1BEG3 INT_L_X42Y36/BYP_BOUNCE_N3_3 INT_R_X39Y34/ER1BEG3 INT_R_X39Y34/WW2END2 INT_R_X39Y35/IMUX38 INT_R_X39Y35/NE6BEG3 INT_R_X39Y35/NW2BEG3 INT_R_X39Y35/WW2END2 INT_R_X39Y36/NW2A3 INT_R_X39Y37/EE2BEG3 INT_R_X39Y37/IMUX38 INT_R_X39Y37/NE2END3 INT_R_X41Y34/IMUX21 INT_R_X41Y34/IMUX45 INT_R_X41Y34/SW2END2 INT_R_X41Y34/WW2BEG2 INT_R_X41Y35/IMUX38 INT_R_X41Y35/NE2END3 INT_R_X41Y35/WR1END3 INT_R_X41Y35/WW2BEG2 INT_R_X41Y36/IMUX38 INT_R_X41Y36/SL1END3 INT_R_X41Y37/EE2END3 INT_R_X41Y37/IMUX38 INT_R_X41Y37/SL1BEG3 INT_R_X41Y38/IMUX38 INT_R_X41Y38/SL1END3 INT_R_X41Y39/NE6END3 INT_R_X41Y39/SL1BEG3 VBRK_X99Y36/VBRK_ER1BEG3 VBRK_X99Y36/VBRK_WW2END2 VBRK_X99Y37/VBRK_NE4BEG3 VBRK_X99Y37/VBRK_WW2END2 VBRK_X99Y39/VBRK_EE2BEG3 
pips: CLBLL_L_X42Y35/CLBLL_L.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_L_X42Y35/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_L_X42Y35/CLBLL_L.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 INT_L_X38Y36/INT_L.NW2END3->>NE2BEG3 INT_L_X40Y34/INT_L.ER1END3->>NE2BEG3 INT_L_X42Y35/INT_L.BYP_ALT3->>BYP_BOUNCE3 INT_L_X42Y35/INT_L.BYP_BOUNCE3->>IMUX_L31 INT_L_X42Y35/INT_L.BYP_BOUNCE3->>IMUX_L7 INT_L_X42Y35/INT_L.LOGIC_OUTS_L6->>BYP_ALT3 INT_L_X42Y35/INT_L.LOGIC_OUTS_L6->>SW2BEG2 INT_L_X42Y35/INT_L.LOGIC_OUTS_L6->>WR1BEG3 INT_R_X39Y34/INT_R.WW2END2->>ER1BEG3 INT_R_X39Y35/INT_R.WW2END2->>IMUX38 INT_R_X39Y35/INT_R.WW2END2->>NE6BEG3 INT_R_X39Y35/INT_R.WW2END2->>NW2BEG3 INT_R_X39Y37/INT_R.NE2END3->>EE2BEG3 INT_R_X39Y37/INT_R.NE2END3->>IMUX38 INT_R_X41Y34/INT_R.SW2END2->>IMUX21 INT_R_X41Y34/INT_R.SW2END2->>IMUX45 INT_R_X41Y34/INT_R.SW2END2->>WW2BEG2 INT_R_X41Y35/INT_R.NE2END3->>IMUX38 INT_R_X41Y35/INT_R.WR1END3->>WW2BEG2 INT_R_X41Y36/INT_R.SL1END3->>IMUX38 INT_R_X41Y37/INT_R.EE2END3->>IMUX38 INT_R_X41Y37/INT_R.EE2END3->>SL1BEG3 INT_R_X41Y38/INT_R.SL1END3->>IMUX38 INT_R_X41Y39/INT_R.NE6END3->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/ADDRD3 - 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/ADDRD4 - 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/WE - 
wires: CLBLL_L_X40Y36/CLBLL_NE2A2 CLBLL_L_X40Y37/CLBLL_NW2A2 CLBLL_L_X40Y38/CLBLL_EE2BEG2 CLBLL_L_X42Y35/CLBLL_IMUX12 CLBLL_L_X42Y35/CLBLL_IMUX29 CLBLL_L_X42Y35/CLBLL_IMUX4 CLBLL_L_X42Y35/CLBLL_LL_A6 CLBLL_L_X42Y35/CLBLL_LL_B6 CLBLL_L_X42Y35/CLBLL_LL_C2 CLBLL_L_X42Y35/CLBLL_SE2A2 CLBLM_R_X39Y32/CLBLM_LOGIC_OUTS16 CLBLM_R_X39Y32/CLBLM_L_AMUX CLBLM_R_X39Y35/CLBLM_FAN7 CLBLM_R_X39Y35/CLBLM_M_CE CLBLM_R_X39Y36/CLBLM_NE2A2 CLBLM_R_X39Y37/CLBLM_FAN7 CLBLM_R_X39Y37/CLBLM_M_CE CLBLM_R_X39Y37/CLBLM_NW2A2 CLBLM_R_X39Y38/CLBLM_EE2BEG2 CLBLM_R_X41Y35/CLBLM_FAN7 CLBLM_R_X41Y35/CLBLM_M_CE CLBLM_R_X41Y35/CLBLM_SE2A2 CLBLM_R_X41Y36/CLBLM_FAN7 CLBLM_R_X41Y36/CLBLM_M_CE CLBLM_R_X41Y37/CLBLM_FAN7 CLBLM_R_X41Y37/CLBLM_M_CE CLBLM_R_X41Y38/CLBLM_FAN7 CLBLM_R_X41Y38/CLBLM_M_CE INT_L_X38Y35/SE2A2 INT_L_X38Y36/SE2BEG2 INT_L_X38Y36/SW2END2 INT_L_X40Y36/NE2END2 INT_L_X40Y36/NW2BEG2 INT_L_X40Y37/NW2A2 INT_L_X40Y38/EE2A2 INT_L_X42Y35/IMUX_L12 INT_L_X42Y35/IMUX_L29 INT_L_X42Y35/IMUX_L4 INT_L_X42Y35/SE2END2 INT_R_X39Y32/LOGIC_OUTS16 INT_R_X39Y32/NN6BEG2 INT_R_X39Y33/NN6A2 INT_R_X39Y34/NN6B2 INT_R_X39Y35/FAN7 INT_R_X39Y35/FAN_ALT7 INT_R_X39Y35/NE2BEG2 INT_R_X39Y35/NN6C2 INT_R_X39Y35/SE2END2 INT_R_X39Y36/NE2A2 INT_R_X39Y36/NN6D2 INT_R_X39Y36/SW2A2 INT_R_X39Y37/FAN7 INT_R_X39Y37/FAN_ALT7 INT_R_X39Y37/NN6E2 INT_R_X39Y37/NW2END2 INT_R_X39Y37/SR1END2 INT_R_X39Y37/SW2BEG2 INT_R_X39Y38/EE2BEG2 INT_R_X39Y38/NN6END2 INT_R_X39Y38/SR1BEG2 INT_R_X41Y35/FAN7 INT_R_X41Y35/FAN_ALT7 INT_R_X41Y35/SE2A2 INT_R_X41Y35/SL1END2 INT_R_X41Y36/FAN7 INT_R_X41Y36/FAN_ALT7 INT_R_X41Y36/SE2BEG2 INT_R_X41Y36/SL1BEG2 INT_R_X41Y36/SL1END2 INT_R_X41Y37/FAN7 INT_R_X41Y37/FAN_ALT7 INT_R_X41Y37/SL1BEG2 INT_R_X41Y37/SL1END2 INT_R_X41Y38/EE2END2 INT_R_X41Y38/FAN7 INT_R_X41Y38/FAN_ALT7 INT_R_X41Y38/SL1BEG2 VBRK_X99Y38/VBRK_NE2A2 VBRK_X99Y39/VBRK_NW2A2 VBRK_X99Y40/VBRK_EE2BEG2 
pips: CLBLL_L_X42Y35/CLBLL_L.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_L_X42Y35/CLBLL_L.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_L_X42Y35/CLBLL_L.CLBLL_IMUX4->CLBLL_LL_A6 CLBLM_R_X39Y32/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 CLBLM_R_X39Y35/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X39Y37/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X41Y35/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X41Y36/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X41Y37/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X41Y38/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE INT_L_X38Y36/INT_L.SW2END2->>SE2BEG2 INT_L_X40Y36/INT_L.NE2END2->>NW2BEG2 INT_L_X42Y35/INT_L.SE2END2->>IMUX_L12 INT_L_X42Y35/INT_L.SE2END2->>IMUX_L29 INT_L_X42Y35/INT_L.SE2END2->>IMUX_L4 INT_R_X39Y32/INT_R.LOGIC_OUTS16->>NN6BEG2 INT_R_X39Y35/INT_R.FAN_ALT7->>FAN7 INT_R_X39Y35/INT_R.SE2END2->>FAN_ALT7 INT_R_X39Y35/INT_R.SE2END2->>NE2BEG2 INT_R_X39Y37/INT_R.FAN_ALT7->>FAN7 INT_R_X39Y37/INT_R.NW2END2->>FAN_ALT7 INT_R_X39Y37/INT_R.SR1END2->>SW2BEG2 INT_R_X39Y38/INT_R.NN6END2->>EE2BEG2 INT_R_X39Y38/INT_R.NN6END2->>SR1BEG2 INT_R_X41Y35/INT_R.FAN_ALT7->>FAN7 INT_R_X41Y35/INT_R.SL1END2->>FAN_ALT7 INT_R_X41Y36/INT_R.FAN_ALT7->>FAN7 INT_R_X41Y36/INT_R.SL1END2->>FAN_ALT7 INT_R_X41Y36/INT_R.SL1END2->>SE2BEG2 INT_R_X41Y36/INT_R.SL1END2->>SL1BEG2 INT_R_X41Y37/INT_R.FAN_ALT7->>FAN7 INT_R_X41Y37/INT_R.SL1END2->>FAN_ALT7 INT_R_X41Y37/INT_R.SL1END2->>SL1BEG2 INT_R_X41Y38/INT_R.EE2END2->>FAN_ALT7 INT_R_X41Y38/INT_R.EE2END2->>SL1BEG2 INT_R_X41Y38/INT_R.FAN_ALT7->>FAN7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/DOA1 - 
wires: CLBLL_L_X42Y37/CLBLL_ER1BEG1 CLBLL_L_X42Y37/CLBLL_IMUX3 CLBLL_L_X42Y37/CLBLL_L_A2 CLBLM_R_X41Y37/CLBLM_ER1BEG1 CLBLM_R_X41Y37/CLBLM_LOGIC_OUTS12 CLBLM_R_X41Y37/CLBLM_M_A INT_L_X42Y37/ER1END1 INT_L_X42Y37/IMUX_L3 INT_R_X41Y37/ER1BEG1 INT_R_X41Y37/LOGIC_OUTS12 
pips: CLBLL_L_X42Y37/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 CLBLM_R_X41Y37/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X42Y37/INT_L.ER1END1->>IMUX_L3 INT_R_X41Y37/INT_R.LOGIC_OUTS12->>ER1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/DIA1 - 
wires: CLBLM_R_X41Y35/CLBLM_LOGIC_OUTS8 CLBLM_R_X41Y35/CLBLM_L_A CLBLM_R_X41Y37/CLBLM_BYP1 CLBLM_R_X41Y37/CLBLM_M_AX INT_R_X41Y35/LOGIC_OUTS8 INT_R_X41Y35/NN2BEG0 INT_R_X41Y36/NN2A0 INT_R_X41Y36/NN2END_S2_0 INT_R_X41Y37/BYP1 INT_R_X41Y37/BYP_ALT0 INT_R_X41Y37/BYP_ALT1 INT_R_X41Y37/BYP_BOUNCE0 INT_R_X41Y37/NN2END0 
pips: CLBLM_R_X41Y35/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 CLBLM_R_X41Y37/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX INT_R_X41Y35/INT_R.LOGIC_OUTS8->>NN2BEG0 INT_R_X41Y37/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X41Y37/INT_R.BYP_ALT1->>BYP1 INT_R_X41Y37/INT_R.BYP_BOUNCE0->>BYP_ALT1 INT_R_X41Y37/INT_R.NN2END0->>BYP_ALT0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/DOB0 - 
wires: CLBLL_L_X42Y36/CLBLL_IMUX31 CLBLL_L_X42Y36/CLBLL_LL_C5 CLBLL_L_X42Y36/CLBLL_SE2A3 CLBLM_R_X41Y36/CLBLM_SE2A3 CLBLM_R_X41Y37/CLBLM_LOGIC_OUTS21 CLBLM_R_X41Y37/CLBLM_M_BMUX INT_L_X42Y36/IMUX_L31 INT_L_X42Y36/SE2END3 INT_R_X41Y36/SE2A3 INT_R_X41Y37/LOGIC_OUTS21 INT_R_X41Y37/SE2BEG3 
pips: CLBLL_L_X42Y36/CLBLL_L.CLBLL_IMUX31->CLBLL_LL_C5 CLBLM_R_X41Y37/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_L_X42Y36/INT_L.SE2END3->>IMUX_L31 INT_R_X41Y37/INT_R.LOGIC_OUTS21->>SE2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/DIB0 - 
wires: CLBLL_L_X40Y36/CLBLL_ER1BEG3 CLBLL_L_X40Y36/CLBLL_SW4END2 CLBLM_R_X39Y36/CLBLM_ER1BEG3 CLBLM_R_X39Y36/CLBLM_SW4END2 CLBLM_R_X41Y37/CLBLM_FAN2 CLBLM_R_X41Y37/CLBLM_M_BI CLBLM_R_X41Y40/CLBLM_LOGIC_OUTS10 CLBLM_R_X41Y40/CLBLM_L_C INT_L_X40Y36/ER1BEG_S0 INT_L_X40Y36/ER1END3 INT_L_X40Y36/SW6E2 INT_L_X40Y37/ER1BEG0 INT_L_X40Y37/ER1END_N3_3 INT_L_X40Y37/SW6D2 INT_L_X40Y38/SW6C2 INT_L_X40Y39/SW6B2 INT_L_X40Y40/SW6A2 INT_R_X39Y36/ER1BEG3 INT_R_X39Y36/SW6END2 INT_R_X41Y37/ER1END0 INT_R_X41Y37/FAN2 INT_R_X41Y37/FAN_ALT2 INT_R_X41Y40/LOGIC_OUTS10 INT_R_X41Y40/SW6BEG2 VBRK_X99Y38/VBRK_ER1BEG3 VBRK_X99Y38/VBRK_SW4END2 
pips: CLBLM_R_X41Y37/CLBLM_R.CLBLM_FAN2->CLBLM_M_BI CLBLM_R_X41Y40/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_L_X40Y36/INT_L.ER1END3->>ER1BEG_S0 INT_R_X39Y36/INT_R.SW6END2->>ER1BEG3 INT_R_X41Y37/INT_R.ER1END0->>FAN_ALT2 INT_R_X41Y37/INT_R.FAN_ALT2->>FAN2 INT_R_X41Y40/INT_R.LOGIC_OUTS10->>SW6BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/ADDRB0 - 
wires: CLBLL_L_X40Y34/CLBLL_IMUX7 CLBLL_L_X40Y34/CLBLL_LL_A1 CLBLL_L_X40Y34/CLBLL_SE2A3 CLBLL_L_X40Y35/CLBLL_SW2A3 CLBLL_L_X40Y36/CLBLL_SE2A3 CLBLL_L_X40Y37/CLBLL_SW2A0 CLBLL_L_X40Y37/CLBLL_SW2A3 CLBLM_R_X39Y34/CLBLM_SE2A3 CLBLM_R_X39Y35/CLBLM_IMUX15 CLBLM_R_X39Y35/CLBLM_IMUX32 CLBLM_R_X39Y35/CLBLM_IMUX7 CLBLM_R_X39Y35/CLBLM_M_A1 CLBLM_R_X39Y35/CLBLM_M_B1 CLBLM_R_X39Y35/CLBLM_M_C1 CLBLM_R_X39Y35/CLBLM_SW2A3 CLBLM_R_X39Y36/CLBLM_SE2A3 CLBLM_R_X39Y37/CLBLM_IMUX15 CLBLM_R_X39Y37/CLBLM_IMUX32 CLBLM_R_X39Y37/CLBLM_IMUX7 CLBLM_R_X39Y37/CLBLM_M_A1 CLBLM_R_X39Y37/CLBLM_M_B1 CLBLM_R_X39Y37/CLBLM_M_C1 CLBLM_R_X39Y37/CLBLM_SW2A0 CLBLM_R_X39Y37/CLBLM_SW2A3 CLBLM_R_X41Y34/CLBLM_IMUX44 CLBLM_R_X41Y34/CLBLM_LOGIC_OUTS1 CLBLM_R_X41Y34/CLBLM_L_BQ CLBLM_R_X41Y34/CLBLM_M_D4 CLBLM_R_X41Y35/CLBLM_IMUX15 CLBLM_R_X41Y35/CLBLM_IMUX32 CLBLM_R_X41Y35/CLBLM_IMUX7 CLBLM_R_X41Y35/CLBLM_M_A1 CLBLM_R_X41Y35/CLBLM_M_B1 CLBLM_R_X41Y35/CLBLM_M_C1 CLBLM_R_X41Y36/CLBLM_IMUX15 CLBLM_R_X41Y36/CLBLM_IMUX32 CLBLM_R_X41Y36/CLBLM_IMUX7 CLBLM_R_X41Y36/CLBLM_M_A1 CLBLM_R_X41Y36/CLBLM_M_B1 CLBLM_R_X41Y36/CLBLM_M_C1 CLBLM_R_X41Y37/CLBLM_IMUX15 CLBLM_R_X41Y37/CLBLM_IMUX32 CLBLM_R_X41Y37/CLBLM_IMUX7 CLBLM_R_X41Y37/CLBLM_M_A1 CLBLM_R_X41Y37/CLBLM_M_B1 CLBLM_R_X41Y37/CLBLM_M_C1 CLBLM_R_X41Y38/CLBLM_IMUX15 CLBLM_R_X41Y38/CLBLM_IMUX32 CLBLM_R_X41Y38/CLBLM_IMUX7 CLBLM_R_X41Y38/CLBLM_M_A1 CLBLM_R_X41Y38/CLBLM_M_B1 CLBLM_R_X41Y38/CLBLM_M_C1 INT_L_X40Y34/EL1BEG2 INT_L_X40Y34/IMUX_L7 INT_L_X40Y34/SE2END3 INT_L_X40Y35/EL1BEG3 INT_L_X40Y35/NW2END_S0_0 INT_L_X40Y35/SW2A3 INT_L_X40Y36/EL1BEG_N3 INT_L_X40Y36/NW2END0 INT_L_X40Y36/SE2END3 INT_L_X40Y36/SW2BEG3 INT_L_X40Y37/EL1BEG3 INT_L_X40Y37/NW2END_S0_0 INT_L_X40Y37/SW2A0 INT_L_X40Y37/SW2A3 INT_L_X40Y38/EL1BEG3 INT_L_X40Y38/EL1BEG_N3 INT_L_X40Y38/NW2END0 INT_L_X40Y38/NW2END_S0_0 INT_L_X40Y38/SW2BEG0 INT_L_X40Y38/SW2BEG3 INT_L_X40Y38/WR1END1 INT_L_X40Y39/EL1BEG_N3 INT_L_X40Y39/NW2END0 INT_R_X39Y34/SE2A3 INT_R_X39Y35/IMUX15 INT_R_X39Y35/IMUX32 INT_R_X39Y35/IMUX7 INT_R_X39Y35/SE2BEG3 INT_R_X39Y35/SS2END0 INT_R_X39Y35/SW2END3 INT_R_X39Y36/SE2A3 INT_R_X39Y36/SS2A0 INT_R_X39Y36/SW2END_N0_3 INT_R_X39Y37/IMUX15 INT_R_X39Y37/IMUX32 INT_R_X39Y37/IMUX7 INT_R_X39Y37/SE2BEG3 INT_R_X39Y37/SS2BEG0 INT_R_X39Y37/SW2END0 INT_R_X39Y37/SW2END3 INT_R_X39Y38/SW2END_N0_3 INT_R_X41Y34/EL1END2 INT_R_X41Y34/IMUX44 INT_R_X41Y34/LOGIC_OUTS1 INT_R_X41Y34/NL1BEG0 INT_R_X41Y34/NL1END_S3_0 INT_R_X41Y35/EL1END3 INT_R_X41Y35/IMUX15 INT_R_X41Y35/IMUX32 INT_R_X41Y35/IMUX7 INT_R_X41Y35/NL1END0 INT_R_X41Y35/NR1BEG0 INT_R_X41Y35/NW2BEG0 INT_R_X41Y36/FAN_BOUNCE_S3_4 INT_R_X41Y36/IMUX15 INT_R_X41Y36/IMUX32 INT_R_X41Y36/IMUX7 INT_R_X41Y36/NN2BEG0 INT_R_X41Y36/NR1BEG0 INT_R_X41Y36/NR1END0 INT_R_X41Y36/NW2A0 INT_R_X41Y37/EL1END3 INT_R_X41Y37/FAN_ALT4 INT_R_X41Y37/FAN_BOUNCE4 INT_R_X41Y37/IMUX15 INT_R_X41Y37/IMUX32 INT_R_X41Y37/IMUX7 INT_R_X41Y37/NN2A0 INT_R_X41Y37/NN2END_S2_0 INT_R_X41Y37/NR1END0 INT_R_X41Y37/NW2BEG0 INT_R_X41Y38/EL1END3 INT_R_X41Y38/IMUX15 INT_R_X41Y38/IMUX32 INT_R_X41Y38/IMUX7 INT_R_X41Y38/NN2END0 INT_R_X41Y38/NW2A0 INT_R_X41Y38/NW2BEG0 INT_R_X41Y38/WR1BEG1 INT_R_X41Y39/NW2A0 VBRK_X99Y36/VBRK_SE2A3 VBRK_X99Y37/VBRK_SW2A3 VBRK_X99Y38/VBRK_SE2A3 VBRK_X99Y39/VBRK_SW2A0 VBRK_X99Y39/VBRK_SW2A3 
pips: CLBLL_L_X40Y34/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X41Y34/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X40Y34/INT_L.SE2END3->>EL1BEG2 INT_L_X40Y34/INT_L.SE2END3->>IMUX_L7 INT_L_X40Y36/INT_L.NW2END0->>EL1BEG_N3 INT_L_X40Y36/INT_L.SE2END3->>SW2BEG3 INT_L_X40Y38/INT_L.NW2END0->>EL1BEG_N3 INT_L_X40Y38/INT_L.NW2END_S0_0->>SW2BEG3 INT_L_X40Y38/INT_L.WR1END1->>SW2BEG0 INT_L_X40Y39/INT_L.NW2END0->>EL1BEG_N3 INT_R_X39Y35/INT_R.SS2END0->>IMUX32 INT_R_X39Y35/INT_R.SW2END3->>IMUX15 INT_R_X39Y35/INT_R.SW2END3->>IMUX7 INT_R_X39Y35/INT_R.SW2END3->>SE2BEG3 INT_R_X39Y37/INT_R.SW2END0->>IMUX32 INT_R_X39Y37/INT_R.SW2END0->>SS2BEG0 INT_R_X39Y37/INT_R.SW2END3->>IMUX15 INT_R_X39Y37/INT_R.SW2END3->>IMUX7 INT_R_X39Y37/INT_R.SW2END3->>SE2BEG3 INT_R_X41Y34/INT_R.EL1END2->>IMUX44 INT_R_X41Y34/INT_R.LOGIC_OUTS1->>NL1BEG0 INT_R_X41Y35/INT_R.EL1END3->>IMUX15 INT_R_X41Y35/INT_R.EL1END3->>IMUX7 INT_R_X41Y35/INT_R.NL1END0->>IMUX32 INT_R_X41Y35/INT_R.NL1END0->>NR1BEG0 INT_R_X41Y35/INT_R.NL1END0->>NW2BEG0 INT_R_X41Y36/INT_R.FAN_BOUNCE_S3_4->>IMUX15 INT_R_X41Y36/INT_R.FAN_BOUNCE_S3_4->>IMUX7 INT_R_X41Y36/INT_R.NR1END0->>IMUX32 INT_R_X41Y36/INT_R.NR1END0->>NN2BEG0 INT_R_X41Y36/INT_R.NR1END0->>NR1BEG0 INT_R_X41Y37/INT_R.EL1END3->>IMUX15 INT_R_X41Y37/INT_R.EL1END3->>IMUX7 INT_R_X41Y37/INT_R.FAN_ALT4->>FAN_BOUNCE4 INT_R_X41Y37/INT_R.NR1END0->>FAN_ALT4 INT_R_X41Y37/INT_R.NR1END0->>IMUX32 INT_R_X41Y37/INT_R.NR1END0->>NW2BEG0 INT_R_X41Y38/INT_R.EL1END3->>IMUX15 INT_R_X41Y38/INT_R.EL1END3->>IMUX7 INT_R_X41Y38/INT_R.NN2END0->>IMUX32 INT_R_X41Y38/INT_R.NN2END0->>NW2BEG0 INT_R_X41Y38/INT_R.NN2END0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/ADDRB1 - 
wires: CLBLL_L_X40Y35/CLBLL_SW2A2 CLBLL_L_X40Y35/CLBLL_WR1END1 CLBLL_L_X40Y37/CLBLL_NW2A3 CLBLL_L_X42Y35/CLBLL_NE2A0 CLBLL_L_X42Y35/CLBLL_WR1END1 CLBLM_R_X39Y35/CLBLM_IMUX18 CLBLM_R_X39Y35/CLBLM_IMUX2 CLBLM_R_X39Y35/CLBLM_IMUX29 CLBLM_R_X39Y35/CLBLM_M_A2 CLBLM_R_X39Y35/CLBLM_M_B2 CLBLM_R_X39Y35/CLBLM_M_C2 CLBLM_R_X39Y35/CLBLM_SW2A2 CLBLM_R_X39Y35/CLBLM_WR1END1 CLBLM_R_X39Y37/CLBLM_IMUX18 CLBLM_R_X39Y37/CLBLM_IMUX2 CLBLM_R_X39Y37/CLBLM_IMUX29 CLBLM_R_X39Y37/CLBLM_M_A2 CLBLM_R_X39Y37/CLBLM_M_B2 CLBLM_R_X39Y37/CLBLM_M_C2 CLBLM_R_X39Y37/CLBLM_NW2A3 CLBLM_R_X41Y34/CLBLM_IMUX16 CLBLM_R_X41Y34/CLBLM_IMUX33 CLBLM_R_X41Y34/CLBLM_IMUX40 CLBLM_R_X41Y34/CLBLM_LOGIC_OUTS0 CLBLM_R_X41Y34/CLBLM_L_AQ CLBLM_R_X41Y34/CLBLM_L_B3 CLBLM_R_X41Y34/CLBLM_L_C1 CLBLM_R_X41Y34/CLBLM_M_D1 CLBLM_R_X41Y35/CLBLM_IMUX18 CLBLM_R_X41Y35/CLBLM_IMUX2 CLBLM_R_X41Y35/CLBLM_IMUX29 CLBLM_R_X41Y35/CLBLM_M_A2 CLBLM_R_X41Y35/CLBLM_M_B2 CLBLM_R_X41Y35/CLBLM_M_C2 CLBLM_R_X41Y35/CLBLM_NE2A0 CLBLM_R_X41Y35/CLBLM_WR1END1 CLBLM_R_X41Y36/CLBLM_IMUX18 CLBLM_R_X41Y36/CLBLM_IMUX2 CLBLM_R_X41Y36/CLBLM_IMUX29 CLBLM_R_X41Y36/CLBLM_M_A2 CLBLM_R_X41Y36/CLBLM_M_B2 CLBLM_R_X41Y36/CLBLM_M_C2 CLBLM_R_X41Y37/CLBLM_IMUX18 CLBLM_R_X41Y37/CLBLM_IMUX2 CLBLM_R_X41Y37/CLBLM_IMUX29 CLBLM_R_X41Y37/CLBLM_M_A2 CLBLM_R_X41Y37/CLBLM_M_B2 CLBLM_R_X41Y37/CLBLM_M_C2 CLBLM_R_X41Y38/CLBLM_IMUX18 CLBLM_R_X41Y38/CLBLM_IMUX2 CLBLM_R_X41Y38/CLBLM_IMUX29 CLBLM_R_X41Y38/CLBLM_M_A2 CLBLM_R_X41Y38/CLBLM_M_B2 CLBLM_R_X41Y38/CLBLM_M_C2 INT_L_X40Y34/WR1END_S1_0 INT_L_X40Y35/SW2A2 INT_L_X40Y35/WR1BEG1 INT_L_X40Y35/WR1END0 INT_L_X40Y36/NW2BEG3 INT_L_X40Y36/SW2BEG2 INT_L_X40Y36/WR1END3 INT_L_X40Y37/NW2A3 INT_L_X42Y34/NE2END_S3_0 INT_L_X42Y35/NE2END0 INT_L_X42Y35/WR1BEG1 INT_R_X39Y35/IMUX18 INT_R_X39Y35/IMUX2 INT_R_X39Y35/IMUX29 INT_R_X39Y35/NN2BEG1 INT_R_X39Y35/SW2END2 INT_R_X39Y35/WR1END1 INT_R_X39Y36/NN2A1 INT_R_X39Y37/IMUX18 INT_R_X39Y37/IMUX2 INT_R_X39Y37/IMUX29 INT_R_X39Y37/NN2END1 INT_R_X39Y37/NW2END3 INT_R_X41Y34/FAN_ALT5 INT_R_X41Y34/FAN_BOUNCE5 INT_R_X41Y34/IMUX16 INT_R_X41Y34/IMUX33 INT_R_X41Y34/IMUX40 INT_R_X41Y34/LOGIC_OUTS0 INT_R_X41Y34/NE2BEG0 INT_R_X41Y34/NL1BEG2 INT_R_X41Y34/NL1BEG_N3 INT_R_X41Y34/WR1BEG_S0 INT_R_X41Y35/FAN_BOUNCE_S3_4 INT_R_X41Y35/IMUX18 INT_R_X41Y35/IMUX2 INT_R_X41Y35/IMUX29 INT_R_X41Y35/NE2A0 INT_R_X41Y35/NL1BEG1 INT_R_X41Y35/NL1END2 INT_R_X41Y35/NR1BEG2 INT_R_X41Y35/WR1BEG0 INT_R_X41Y35/WR1END1 INT_R_X41Y36/FAN_ALT4 INT_R_X41Y36/FAN_BOUNCE4 INT_R_X41Y36/IMUX18 INT_R_X41Y36/IMUX2 INT_R_X41Y36/IMUX29 INT_R_X41Y36/NL1BEG1 INT_R_X41Y36/NL1END1 INT_R_X41Y36/NR1BEG2 INT_R_X41Y36/NR1END2 INT_R_X41Y36/WR1BEG3 INT_R_X41Y37/IMUX18 INT_R_X41Y37/IMUX2 INT_R_X41Y37/IMUX29 INT_R_X41Y37/NL1BEG1 INT_R_X41Y37/NL1END1 INT_R_X41Y37/NR1BEG2 INT_R_X41Y37/NR1END2 INT_R_X41Y38/IMUX18 INT_R_X41Y38/IMUX2 INT_R_X41Y38/IMUX29 INT_R_X41Y38/NL1END1 INT_R_X41Y38/NR1END2 VBRK_X99Y37/VBRK_SW2A2 VBRK_X99Y37/VBRK_WR1END1 VBRK_X99Y39/VBRK_NW2A3 
pips: CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X41Y34/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 INT_L_X40Y35/INT_L.WR1END0->>WR1BEG1 INT_L_X40Y36/INT_L.WR1END3->>NW2BEG3 INT_L_X40Y36/INT_L.WR1END3->>SW2BEG2 INT_L_X42Y35/INT_L.NE2END0->>WR1BEG1 INT_R_X39Y35/INT_R.SW2END2->>IMUX29 INT_R_X39Y35/INT_R.WR1END1->>IMUX18 INT_R_X39Y35/INT_R.WR1END1->>IMUX2 INT_R_X39Y35/INT_R.WR1END1->>NN2BEG1 INT_R_X39Y37/INT_R.NN2END1->>IMUX18 INT_R_X39Y37/INT_R.NN2END1->>IMUX2 INT_R_X39Y37/INT_R.NW2END3->>IMUX29 INT_R_X41Y34/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X41Y34/INT_R.FAN_BOUNCE5->>IMUX33 INT_R_X41Y34/INT_R.LOGIC_OUTS0->>IMUX16 INT_R_X41Y34/INT_R.LOGIC_OUTS0->>IMUX40 INT_R_X41Y34/INT_R.LOGIC_OUTS0->>NE2BEG0 INT_R_X41Y34/INT_R.LOGIC_OUTS0->>NL1BEG_N3 INT_R_X41Y34/INT_R.NL1BEG_N3->>FAN_ALT5 INT_R_X41Y34/INT_R.NL1BEG_N3->>NL1BEG2 INT_R_X41Y34/INT_R.NL1BEG_N3->>WR1BEG_S0 INT_R_X41Y35/INT_R.FAN_BOUNCE_S3_4->>IMUX29 INT_R_X41Y35/INT_R.NL1END2->>NL1BEG1 INT_R_X41Y35/INT_R.NL1END2->>NR1BEG2 INT_R_X41Y35/INT_R.WR1END1->>IMUX18 INT_R_X41Y35/INT_R.WR1END1->>IMUX2 INT_R_X41Y36/INT_R.FAN_ALT4->>FAN_BOUNCE4 INT_R_X41Y36/INT_R.NL1END1->>FAN_ALT4 INT_R_X41Y36/INT_R.NL1END1->>IMUX18 INT_R_X41Y36/INT_R.NL1END1->>IMUX2 INT_R_X41Y36/INT_R.NR1END2->>IMUX29 INT_R_X41Y36/INT_R.NR1END2->>NL1BEG1 INT_R_X41Y36/INT_R.NR1END2->>NR1BEG2 INT_R_X41Y36/INT_R.NR1END2->>WR1BEG3 INT_R_X41Y37/INT_R.NL1END1->>IMUX18 INT_R_X41Y37/INT_R.NL1END1->>IMUX2 INT_R_X41Y37/INT_R.NR1END2->>IMUX29 INT_R_X41Y37/INT_R.NR1END2->>NL1BEG1 INT_R_X41Y37/INT_R.NR1END2->>NR1BEG2 INT_R_X41Y38/INT_R.NL1END1->>IMUX18 INT_R_X41Y38/INT_R.NL1END1->>IMUX2 INT_R_X41Y38/INT_R.NR1END2->>IMUX29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/ADDRB2 - 
wires: CLBLL_L_X40Y33/CLBLL_IMUX38 CLBLL_L_X40Y33/CLBLL_LL_D3 CLBLL_L_X40Y34/CLBLL_EL1BEG3 CLBLL_L_X40Y35/CLBLL_NW2A0 CLBLM_R_X39Y34/CLBLM_EL1BEG3 CLBLM_R_X39Y35/CLBLM_IMUX1 CLBLM_R_X39Y35/CLBLM_IMUX17 CLBLM_R_X39Y35/CLBLM_IMUX22 CLBLM_R_X39Y35/CLBLM_M_A3 CLBLM_R_X39Y35/CLBLM_M_B3 CLBLM_R_X39Y35/CLBLM_M_C3 CLBLM_R_X39Y35/CLBLM_NW2A0 CLBLM_R_X39Y37/CLBLM_IMUX1 CLBLM_R_X39Y37/CLBLM_IMUX17 CLBLM_R_X39Y37/CLBLM_IMUX22 CLBLM_R_X39Y37/CLBLM_M_A3 CLBLM_R_X39Y37/CLBLM_M_B3 CLBLM_R_X39Y37/CLBLM_M_C3 CLBLM_R_X41Y34/CLBLM_IMUX14 CLBLM_R_X41Y34/CLBLM_IMUX30 CLBLM_R_X41Y34/CLBLM_IMUX38 CLBLM_R_X41Y34/CLBLM_LOGIC_OUTS17 CLBLM_R_X41Y34/CLBLM_L_B1 CLBLM_R_X41Y34/CLBLM_L_BMUX CLBLM_R_X41Y34/CLBLM_L_C5 CLBLM_R_X41Y34/CLBLM_M_D3 CLBLM_R_X41Y35/CLBLM_IMUX1 CLBLM_R_X41Y35/CLBLM_IMUX17 CLBLM_R_X41Y35/CLBLM_IMUX22 CLBLM_R_X41Y35/CLBLM_M_A3 CLBLM_R_X41Y35/CLBLM_M_B3 CLBLM_R_X41Y35/CLBLM_M_C3 CLBLM_R_X41Y36/CLBLM_IMUX1 CLBLM_R_X41Y36/CLBLM_IMUX17 CLBLM_R_X41Y36/CLBLM_IMUX22 CLBLM_R_X41Y36/CLBLM_M_A3 CLBLM_R_X41Y36/CLBLM_M_B3 CLBLM_R_X41Y36/CLBLM_M_C3 CLBLM_R_X41Y37/CLBLM_IMUX1 CLBLM_R_X41Y37/CLBLM_IMUX17 CLBLM_R_X41Y37/CLBLM_IMUX22 CLBLM_R_X41Y37/CLBLM_M_A3 CLBLM_R_X41Y37/CLBLM_M_B3 CLBLM_R_X41Y37/CLBLM_M_C3 CLBLM_R_X41Y38/CLBLM_IMUX1 CLBLM_R_X41Y38/CLBLM_IMUX17 CLBLM_R_X41Y38/CLBLM_IMUX22 CLBLM_R_X41Y38/CLBLM_M_A3 CLBLM_R_X41Y38/CLBLM_M_B3 CLBLM_R_X41Y38/CLBLM_M_C3 INT_L_X40Y33/IMUX_L38 INT_L_X40Y33/SW2END3 INT_L_X40Y34/EL1END3 INT_L_X40Y34/ER1BEG_S0 INT_L_X40Y34/NW2BEG0 INT_L_X40Y34/SW2END_N0_3 INT_L_X40Y35/ER1BEG0 INT_L_X40Y35/NW2A0 INT_R_X39Y34/EL1BEG3 INT_R_X39Y34/NW2END_S0_0 INT_R_X39Y35/EL1BEG_N3 INT_R_X39Y35/FAN_ALT5 INT_R_X39Y35/FAN_BOUNCE5 INT_R_X39Y35/IMUX1 INT_R_X39Y35/IMUX17 INT_R_X39Y35/IMUX22 INT_R_X39Y35/NL1BEG_N3 INT_R_X39Y35/NN2BEG0 INT_R_X39Y35/NW2END0 INT_R_X39Y36/NN2A0 INT_R_X39Y36/NN2END_S2_0 INT_R_X39Y37/IMUX1 INT_R_X39Y37/IMUX17 INT_R_X39Y37/IMUX22 INT_R_X39Y37/NL1BEG_N3 INT_R_X39Y37/NN2END0 INT_R_X41Y33/SW2A3 INT_R_X41Y34/IMUX14 INT_R_X41Y34/IMUX30 INT_R_X41Y34/IMUX38 INT_R_X41Y34/LOGIC_OUTS17 INT_R_X41Y34/NR1BEG3 INT_R_X41Y34/SW2BEG3 INT_R_X41Y35/BYP_ALT7 INT_R_X41Y35/BYP_BOUNCE7 INT_R_X41Y35/ER1END0 INT_R_X41Y35/IMUX1 INT_R_X41Y35/IMUX17 INT_R_X41Y35/IMUX22 INT_R_X41Y35/NR1BEG3 INT_R_X41Y35/NR1END3 INT_R_X41Y36/BYP_ALT7 INT_R_X41Y36/BYP_BOUNCE7 INT_R_X41Y36/BYP_BOUNCE_N3_7 INT_R_X41Y36/IMUX1 INT_R_X41Y36/IMUX17 INT_R_X41Y36/IMUX22 INT_R_X41Y36/NR1BEG3 INT_R_X41Y36/NR1END3 INT_R_X41Y37/BYP_ALT7 INT_R_X41Y37/BYP_BOUNCE7 INT_R_X41Y37/BYP_BOUNCE_N3_7 INT_R_X41Y37/IMUX1 INT_R_X41Y37/IMUX17 INT_R_X41Y37/IMUX22 INT_R_X41Y37/NR1BEG3 INT_R_X41Y37/NR1END3 INT_R_X41Y38/BYP_BOUNCE_N3_7 INT_R_X41Y38/IMUX1 INT_R_X41Y38/IMUX17 INT_R_X41Y38/IMUX22 INT_R_X41Y38/NR1END3 VBRK_X99Y36/VBRK_EL1BEG3 VBRK_X99Y37/VBRK_NW2A0 
pips: CLBLL_L_X40Y33/CLBLL_L.CLBLL_IMUX38->CLBLL_LL_D3 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X41Y34/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 INT_L_X40Y33/INT_L.SW2END3->>IMUX_L38 INT_L_X40Y34/INT_L.EL1END3->>ER1BEG_S0 INT_L_X40Y34/INT_L.SW2END_N0_3->>NW2BEG0 INT_R_X39Y35/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X39Y35/INT_R.FAN_BOUNCE5->>IMUX1 INT_R_X39Y35/INT_R.FAN_BOUNCE5->>IMUX17 INT_R_X39Y35/INT_R.NL1BEG_N3->>FAN_ALT5 INT_R_X39Y35/INT_R.NL1BEG_N3->>IMUX22 INT_R_X39Y35/INT_R.NW2END0->>EL1BEG_N3 INT_R_X39Y35/INT_R.NW2END0->>NL1BEG_N3 INT_R_X39Y35/INT_R.NW2END0->>NN2BEG0 INT_R_X39Y37/INT_R.NL1BEG_N3->>IMUX22 INT_R_X39Y37/INT_R.NN2END0->>IMUX1 INT_R_X39Y37/INT_R.NN2END0->>IMUX17 INT_R_X39Y37/INT_R.NN2END0->>NL1BEG_N3 INT_R_X41Y34/INT_R.LOGIC_OUTS17->>IMUX14 INT_R_X41Y34/INT_R.LOGIC_OUTS17->>IMUX30 INT_R_X41Y34/INT_R.LOGIC_OUTS17->>IMUX38 INT_R_X41Y34/INT_R.LOGIC_OUTS17->>NR1BEG3 INT_R_X41Y34/INT_R.LOGIC_OUTS17->>SW2BEG3 INT_R_X41Y35/INT_R.BYP_ALT7->>BYP_BOUNCE7 INT_R_X41Y35/INT_R.ER1END0->>IMUX1 INT_R_X41Y35/INT_R.ER1END0->>IMUX17 INT_R_X41Y35/INT_R.NR1END3->>BYP_ALT7 INT_R_X41Y35/INT_R.NR1END3->>IMUX22 INT_R_X41Y35/INT_R.NR1END3->>NR1BEG3 INT_R_X41Y36/INT_R.BYP_ALT7->>BYP_BOUNCE7 INT_R_X41Y36/INT_R.BYP_BOUNCE_N3_7->>IMUX1 INT_R_X41Y36/INT_R.BYP_BOUNCE_N3_7->>IMUX17 INT_R_X41Y36/INT_R.NR1END3->>BYP_ALT7 INT_R_X41Y36/INT_R.NR1END3->>IMUX22 INT_R_X41Y36/INT_R.NR1END3->>NR1BEG3 INT_R_X41Y37/INT_R.BYP_ALT7->>BYP_BOUNCE7 INT_R_X41Y37/INT_R.BYP_BOUNCE_N3_7->>IMUX1 INT_R_X41Y37/INT_R.BYP_BOUNCE_N3_7->>IMUX17 INT_R_X41Y37/INT_R.NR1END3->>BYP_ALT7 INT_R_X41Y37/INT_R.NR1END3->>IMUX22 INT_R_X41Y37/INT_R.NR1END3->>NR1BEG3 INT_R_X41Y38/INT_R.BYP_BOUNCE_N3_7->>IMUX1 INT_R_X41Y38/INT_R.BYP_BOUNCE_N3_7->>IMUX17 INT_R_X41Y38/INT_R.NR1END3->>IMUX22 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/ADDRB3 - 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/ADDRB4 - 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/DOB1 - 
wires: CLBLM_R_X41Y36/CLBLM_IMUX10 CLBLM_R_X41Y36/CLBLM_L_A4 CLBLM_R_X41Y37/CLBLM_LOGIC_OUTS13 CLBLM_R_X41Y37/CLBLM_M_B INT_R_X41Y36/IMUX10 INT_R_X41Y36/SL1END1 INT_R_X41Y37/LOGIC_OUTS13 INT_R_X41Y37/SL1BEG1 
pips: CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X41Y37/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_R_X41Y36/INT_R.SL1END1->>IMUX10 INT_R_X41Y37/INT_R.LOGIC_OUTS13->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/DIB1 - 
wires: CLBLL_L_X42Y37/CLBLL_WR1END1 CLBLM_R_X41Y37/CLBLM_BYP4 CLBLM_R_X41Y37/CLBLM_M_BX CLBLM_R_X41Y37/CLBLM_WR1END1 CLBLM_R_X43Y36/CLBLM_LOGIC_OUTS22 CLBLM_R_X43Y36/CLBLM_M_C CLBLM_R_X43Y36/CLBLM_M_CMUX INT_L_X42Y36/NW2END_S0_0 INT_L_X42Y37/NW2END0 INT_L_X42Y37/WR1BEG1 INT_R_X41Y37/BYP4 INT_R_X41Y37/BYP_ALT4 INT_R_X41Y37/WR1END1 INT_R_X43Y36/LOGIC_OUTS22 INT_R_X43Y36/NW2BEG0 INT_R_X43Y37/NW2A0 
pips: CLBLM_R_X41Y37/CLBLM_R.CLBLM_BYP4->CLBLM_M_BX CLBLM_R_X43Y36/CLBLM_R.CLBLM_M_C->>CLBLM_M_CMUX CLBLM_R_X43Y36/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_L_X42Y37/INT_L.NW2END0->>WR1BEG1 INT_R_X41Y37/INT_R.BYP_ALT4->>BYP4 INT_R_X41Y37/INT_R.WR1END1->>BYP_ALT4 INT_R_X43Y36/INT_R.LOGIC_OUTS22->>NW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/DOC0 - 
wires: CLBLL_L_X40Y37/CLBLL_IMUX10 CLBLL_L_X40Y37/CLBLL_L_A4 CLBLM_R_X41Y37/CLBLM_LOGIC_OUTS22 CLBLM_R_X41Y37/CLBLM_M_CMUX INT_L_X40Y37/IMUX_L10 INT_L_X40Y37/WR1END1 INT_R_X41Y37/LOGIC_OUTS22 INT_R_X41Y37/WR1BEG1 
pips: CLBLL_L_X40Y37/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 CLBLM_R_X41Y37/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_L_X40Y37/INT_L.WR1END1->>IMUX_L10 INT_R_X41Y37/INT_R.LOGIC_OUTS22->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/DIC0 - 
wires: CLBLM_R_X41Y37/CLBLM_FAN5 CLBLM_R_X41Y37/CLBLM_M_CI CLBLM_R_X41Y39/CLBLM_LOGIC_OUTS13 CLBLM_R_X41Y39/CLBLM_M_B INT_R_X41Y37/FAN5 INT_R_X41Y37/FAN_ALT5 INT_R_X41Y37/SR1END2 INT_R_X41Y38/SL1END1 INT_R_X41Y38/SR1BEG2 INT_R_X41Y39/LOGIC_OUTS13 INT_R_X41Y39/SL1BEG1 
pips: CLBLM_R_X41Y37/CLBLM_R.CLBLM_FAN5->CLBLM_M_CI CLBLM_R_X41Y39/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_R_X41Y37/INT_R.FAN_ALT5->>FAN5 INT_R_X41Y37/INT_R.SR1END2->>FAN_ALT5 INT_R_X41Y38/INT_R.SL1END1->>SR1BEG2 INT_R_X41Y39/INT_R.LOGIC_OUTS13->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/ADDRC0 - 
wires: CLBLL_L_X40Y34/CLBLL_IMUX7 CLBLL_L_X40Y34/CLBLL_LL_A1 CLBLL_L_X40Y34/CLBLL_SE2A3 CLBLL_L_X40Y35/CLBLL_SW2A3 CLBLL_L_X40Y36/CLBLL_SE2A3 CLBLL_L_X40Y37/CLBLL_SW2A0 CLBLL_L_X40Y37/CLBLL_SW2A3 CLBLM_R_X39Y34/CLBLM_SE2A3 CLBLM_R_X39Y35/CLBLM_IMUX15 CLBLM_R_X39Y35/CLBLM_IMUX32 CLBLM_R_X39Y35/CLBLM_IMUX7 CLBLM_R_X39Y35/CLBLM_M_A1 CLBLM_R_X39Y35/CLBLM_M_B1 CLBLM_R_X39Y35/CLBLM_M_C1 CLBLM_R_X39Y35/CLBLM_SW2A3 CLBLM_R_X39Y36/CLBLM_SE2A3 CLBLM_R_X39Y37/CLBLM_IMUX15 CLBLM_R_X39Y37/CLBLM_IMUX32 CLBLM_R_X39Y37/CLBLM_IMUX7 CLBLM_R_X39Y37/CLBLM_M_A1 CLBLM_R_X39Y37/CLBLM_M_B1 CLBLM_R_X39Y37/CLBLM_M_C1 CLBLM_R_X39Y37/CLBLM_SW2A0 CLBLM_R_X39Y37/CLBLM_SW2A3 CLBLM_R_X41Y34/CLBLM_IMUX44 CLBLM_R_X41Y34/CLBLM_LOGIC_OUTS1 CLBLM_R_X41Y34/CLBLM_L_BQ CLBLM_R_X41Y34/CLBLM_M_D4 CLBLM_R_X41Y35/CLBLM_IMUX15 CLBLM_R_X41Y35/CLBLM_IMUX32 CLBLM_R_X41Y35/CLBLM_IMUX7 CLBLM_R_X41Y35/CLBLM_M_A1 CLBLM_R_X41Y35/CLBLM_M_B1 CLBLM_R_X41Y35/CLBLM_M_C1 CLBLM_R_X41Y36/CLBLM_IMUX15 CLBLM_R_X41Y36/CLBLM_IMUX32 CLBLM_R_X41Y36/CLBLM_IMUX7 CLBLM_R_X41Y36/CLBLM_M_A1 CLBLM_R_X41Y36/CLBLM_M_B1 CLBLM_R_X41Y36/CLBLM_M_C1 CLBLM_R_X41Y37/CLBLM_IMUX15 CLBLM_R_X41Y37/CLBLM_IMUX32 CLBLM_R_X41Y37/CLBLM_IMUX7 CLBLM_R_X41Y37/CLBLM_M_A1 CLBLM_R_X41Y37/CLBLM_M_B1 CLBLM_R_X41Y37/CLBLM_M_C1 CLBLM_R_X41Y38/CLBLM_IMUX15 CLBLM_R_X41Y38/CLBLM_IMUX32 CLBLM_R_X41Y38/CLBLM_IMUX7 CLBLM_R_X41Y38/CLBLM_M_A1 CLBLM_R_X41Y38/CLBLM_M_B1 CLBLM_R_X41Y38/CLBLM_M_C1 INT_L_X40Y34/EL1BEG2 INT_L_X40Y34/IMUX_L7 INT_L_X40Y34/SE2END3 INT_L_X40Y35/EL1BEG3 INT_L_X40Y35/NW2END_S0_0 INT_L_X40Y35/SW2A3 INT_L_X40Y36/EL1BEG_N3 INT_L_X40Y36/NW2END0 INT_L_X40Y36/SE2END3 INT_L_X40Y36/SW2BEG3 INT_L_X40Y37/EL1BEG3 INT_L_X40Y37/NW2END_S0_0 INT_L_X40Y37/SW2A0 INT_L_X40Y37/SW2A3 INT_L_X40Y38/EL1BEG3 INT_L_X40Y38/EL1BEG_N3 INT_L_X40Y38/NW2END0 INT_L_X40Y38/NW2END_S0_0 INT_L_X40Y38/SW2BEG0 INT_L_X40Y38/SW2BEG3 INT_L_X40Y38/WR1END1 INT_L_X40Y39/EL1BEG_N3 INT_L_X40Y39/NW2END0 INT_R_X39Y34/SE2A3 INT_R_X39Y35/IMUX15 INT_R_X39Y35/IMUX32 INT_R_X39Y35/IMUX7 INT_R_X39Y35/SE2BEG3 INT_R_X39Y35/SS2END0 INT_R_X39Y35/SW2END3 INT_R_X39Y36/SE2A3 INT_R_X39Y36/SS2A0 INT_R_X39Y36/SW2END_N0_3 INT_R_X39Y37/IMUX15 INT_R_X39Y37/IMUX32 INT_R_X39Y37/IMUX7 INT_R_X39Y37/SE2BEG3 INT_R_X39Y37/SS2BEG0 INT_R_X39Y37/SW2END0 INT_R_X39Y37/SW2END3 INT_R_X39Y38/SW2END_N0_3 INT_R_X41Y34/EL1END2 INT_R_X41Y34/IMUX44 INT_R_X41Y34/LOGIC_OUTS1 INT_R_X41Y34/NL1BEG0 INT_R_X41Y34/NL1END_S3_0 INT_R_X41Y35/EL1END3 INT_R_X41Y35/IMUX15 INT_R_X41Y35/IMUX32 INT_R_X41Y35/IMUX7 INT_R_X41Y35/NL1END0 INT_R_X41Y35/NR1BEG0 INT_R_X41Y35/NW2BEG0 INT_R_X41Y36/FAN_BOUNCE_S3_4 INT_R_X41Y36/IMUX15 INT_R_X41Y36/IMUX32 INT_R_X41Y36/IMUX7 INT_R_X41Y36/NN2BEG0 INT_R_X41Y36/NR1BEG0 INT_R_X41Y36/NR1END0 INT_R_X41Y36/NW2A0 INT_R_X41Y37/EL1END3 INT_R_X41Y37/FAN_ALT4 INT_R_X41Y37/FAN_BOUNCE4 INT_R_X41Y37/IMUX15 INT_R_X41Y37/IMUX32 INT_R_X41Y37/IMUX7 INT_R_X41Y37/NN2A0 INT_R_X41Y37/NN2END_S2_0 INT_R_X41Y37/NR1END0 INT_R_X41Y37/NW2BEG0 INT_R_X41Y38/EL1END3 INT_R_X41Y38/IMUX15 INT_R_X41Y38/IMUX32 INT_R_X41Y38/IMUX7 INT_R_X41Y38/NN2END0 INT_R_X41Y38/NW2A0 INT_R_X41Y38/NW2BEG0 INT_R_X41Y38/WR1BEG1 INT_R_X41Y39/NW2A0 VBRK_X99Y36/VBRK_SE2A3 VBRK_X99Y37/VBRK_SW2A3 VBRK_X99Y38/VBRK_SE2A3 VBRK_X99Y39/VBRK_SW2A0 VBRK_X99Y39/VBRK_SW2A3 
pips: CLBLL_L_X40Y34/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X41Y34/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X40Y34/INT_L.SE2END3->>EL1BEG2 INT_L_X40Y34/INT_L.SE2END3->>IMUX_L7 INT_L_X40Y36/INT_L.NW2END0->>EL1BEG_N3 INT_L_X40Y36/INT_L.SE2END3->>SW2BEG3 INT_L_X40Y38/INT_L.NW2END0->>EL1BEG_N3 INT_L_X40Y38/INT_L.NW2END_S0_0->>SW2BEG3 INT_L_X40Y38/INT_L.WR1END1->>SW2BEG0 INT_L_X40Y39/INT_L.NW2END0->>EL1BEG_N3 INT_R_X39Y35/INT_R.SS2END0->>IMUX32 INT_R_X39Y35/INT_R.SW2END3->>IMUX15 INT_R_X39Y35/INT_R.SW2END3->>IMUX7 INT_R_X39Y35/INT_R.SW2END3->>SE2BEG3 INT_R_X39Y37/INT_R.SW2END0->>IMUX32 INT_R_X39Y37/INT_R.SW2END0->>SS2BEG0 INT_R_X39Y37/INT_R.SW2END3->>IMUX15 INT_R_X39Y37/INT_R.SW2END3->>IMUX7 INT_R_X39Y37/INT_R.SW2END3->>SE2BEG3 INT_R_X41Y34/INT_R.EL1END2->>IMUX44 INT_R_X41Y34/INT_R.LOGIC_OUTS1->>NL1BEG0 INT_R_X41Y35/INT_R.EL1END3->>IMUX15 INT_R_X41Y35/INT_R.EL1END3->>IMUX7 INT_R_X41Y35/INT_R.NL1END0->>IMUX32 INT_R_X41Y35/INT_R.NL1END0->>NR1BEG0 INT_R_X41Y35/INT_R.NL1END0->>NW2BEG0 INT_R_X41Y36/INT_R.FAN_BOUNCE_S3_4->>IMUX15 INT_R_X41Y36/INT_R.FAN_BOUNCE_S3_4->>IMUX7 INT_R_X41Y36/INT_R.NR1END0->>IMUX32 INT_R_X41Y36/INT_R.NR1END0->>NN2BEG0 INT_R_X41Y36/INT_R.NR1END0->>NR1BEG0 INT_R_X41Y37/INT_R.EL1END3->>IMUX15 INT_R_X41Y37/INT_R.EL1END3->>IMUX7 INT_R_X41Y37/INT_R.FAN_ALT4->>FAN_BOUNCE4 INT_R_X41Y37/INT_R.NR1END0->>FAN_ALT4 INT_R_X41Y37/INT_R.NR1END0->>IMUX32 INT_R_X41Y37/INT_R.NR1END0->>NW2BEG0 INT_R_X41Y38/INT_R.EL1END3->>IMUX15 INT_R_X41Y38/INT_R.EL1END3->>IMUX7 INT_R_X41Y38/INT_R.NN2END0->>IMUX32 INT_R_X41Y38/INT_R.NN2END0->>NW2BEG0 INT_R_X41Y38/INT_R.NN2END0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/ADDRC1 - 
wires: CLBLL_L_X40Y35/CLBLL_SW2A2 CLBLL_L_X40Y35/CLBLL_WR1END1 CLBLL_L_X40Y37/CLBLL_NW2A3 CLBLL_L_X42Y35/CLBLL_NE2A0 CLBLL_L_X42Y35/CLBLL_WR1END1 CLBLM_R_X39Y35/CLBLM_IMUX18 CLBLM_R_X39Y35/CLBLM_IMUX2 CLBLM_R_X39Y35/CLBLM_IMUX29 CLBLM_R_X39Y35/CLBLM_M_A2 CLBLM_R_X39Y35/CLBLM_M_B2 CLBLM_R_X39Y35/CLBLM_M_C2 CLBLM_R_X39Y35/CLBLM_SW2A2 CLBLM_R_X39Y35/CLBLM_WR1END1 CLBLM_R_X39Y37/CLBLM_IMUX18 CLBLM_R_X39Y37/CLBLM_IMUX2 CLBLM_R_X39Y37/CLBLM_IMUX29 CLBLM_R_X39Y37/CLBLM_M_A2 CLBLM_R_X39Y37/CLBLM_M_B2 CLBLM_R_X39Y37/CLBLM_M_C2 CLBLM_R_X39Y37/CLBLM_NW2A3 CLBLM_R_X41Y34/CLBLM_IMUX16 CLBLM_R_X41Y34/CLBLM_IMUX33 CLBLM_R_X41Y34/CLBLM_IMUX40 CLBLM_R_X41Y34/CLBLM_LOGIC_OUTS0 CLBLM_R_X41Y34/CLBLM_L_AQ CLBLM_R_X41Y34/CLBLM_L_B3 CLBLM_R_X41Y34/CLBLM_L_C1 CLBLM_R_X41Y34/CLBLM_M_D1 CLBLM_R_X41Y35/CLBLM_IMUX18 CLBLM_R_X41Y35/CLBLM_IMUX2 CLBLM_R_X41Y35/CLBLM_IMUX29 CLBLM_R_X41Y35/CLBLM_M_A2 CLBLM_R_X41Y35/CLBLM_M_B2 CLBLM_R_X41Y35/CLBLM_M_C2 CLBLM_R_X41Y35/CLBLM_NE2A0 CLBLM_R_X41Y35/CLBLM_WR1END1 CLBLM_R_X41Y36/CLBLM_IMUX18 CLBLM_R_X41Y36/CLBLM_IMUX2 CLBLM_R_X41Y36/CLBLM_IMUX29 CLBLM_R_X41Y36/CLBLM_M_A2 CLBLM_R_X41Y36/CLBLM_M_B2 CLBLM_R_X41Y36/CLBLM_M_C2 CLBLM_R_X41Y37/CLBLM_IMUX18 CLBLM_R_X41Y37/CLBLM_IMUX2 CLBLM_R_X41Y37/CLBLM_IMUX29 CLBLM_R_X41Y37/CLBLM_M_A2 CLBLM_R_X41Y37/CLBLM_M_B2 CLBLM_R_X41Y37/CLBLM_M_C2 CLBLM_R_X41Y38/CLBLM_IMUX18 CLBLM_R_X41Y38/CLBLM_IMUX2 CLBLM_R_X41Y38/CLBLM_IMUX29 CLBLM_R_X41Y38/CLBLM_M_A2 CLBLM_R_X41Y38/CLBLM_M_B2 CLBLM_R_X41Y38/CLBLM_M_C2 INT_L_X40Y34/WR1END_S1_0 INT_L_X40Y35/SW2A2 INT_L_X40Y35/WR1BEG1 INT_L_X40Y35/WR1END0 INT_L_X40Y36/NW2BEG3 INT_L_X40Y36/SW2BEG2 INT_L_X40Y36/WR1END3 INT_L_X40Y37/NW2A3 INT_L_X42Y34/NE2END_S3_0 INT_L_X42Y35/NE2END0 INT_L_X42Y35/WR1BEG1 INT_R_X39Y35/IMUX18 INT_R_X39Y35/IMUX2 INT_R_X39Y35/IMUX29 INT_R_X39Y35/NN2BEG1 INT_R_X39Y35/SW2END2 INT_R_X39Y35/WR1END1 INT_R_X39Y36/NN2A1 INT_R_X39Y37/IMUX18 INT_R_X39Y37/IMUX2 INT_R_X39Y37/IMUX29 INT_R_X39Y37/NN2END1 INT_R_X39Y37/NW2END3 INT_R_X41Y34/FAN_ALT5 INT_R_X41Y34/FAN_BOUNCE5 INT_R_X41Y34/IMUX16 INT_R_X41Y34/IMUX33 INT_R_X41Y34/IMUX40 INT_R_X41Y34/LOGIC_OUTS0 INT_R_X41Y34/NE2BEG0 INT_R_X41Y34/NL1BEG2 INT_R_X41Y34/NL1BEG_N3 INT_R_X41Y34/WR1BEG_S0 INT_R_X41Y35/FAN_BOUNCE_S3_4 INT_R_X41Y35/IMUX18 INT_R_X41Y35/IMUX2 INT_R_X41Y35/IMUX29 INT_R_X41Y35/NE2A0 INT_R_X41Y35/NL1BEG1 INT_R_X41Y35/NL1END2 INT_R_X41Y35/NR1BEG2 INT_R_X41Y35/WR1BEG0 INT_R_X41Y35/WR1END1 INT_R_X41Y36/FAN_ALT4 INT_R_X41Y36/FAN_BOUNCE4 INT_R_X41Y36/IMUX18 INT_R_X41Y36/IMUX2 INT_R_X41Y36/IMUX29 INT_R_X41Y36/NL1BEG1 INT_R_X41Y36/NL1END1 INT_R_X41Y36/NR1BEG2 INT_R_X41Y36/NR1END2 INT_R_X41Y36/WR1BEG3 INT_R_X41Y37/IMUX18 INT_R_X41Y37/IMUX2 INT_R_X41Y37/IMUX29 INT_R_X41Y37/NL1BEG1 INT_R_X41Y37/NL1END1 INT_R_X41Y37/NR1BEG2 INT_R_X41Y37/NR1END2 INT_R_X41Y38/IMUX18 INT_R_X41Y38/IMUX2 INT_R_X41Y38/IMUX29 INT_R_X41Y38/NL1END1 INT_R_X41Y38/NR1END2 VBRK_X99Y37/VBRK_SW2A2 VBRK_X99Y37/VBRK_WR1END1 VBRK_X99Y39/VBRK_NW2A3 
pips: CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X41Y34/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 INT_L_X40Y35/INT_L.WR1END0->>WR1BEG1 INT_L_X40Y36/INT_L.WR1END3->>NW2BEG3 INT_L_X40Y36/INT_L.WR1END3->>SW2BEG2 INT_L_X42Y35/INT_L.NE2END0->>WR1BEG1 INT_R_X39Y35/INT_R.SW2END2->>IMUX29 INT_R_X39Y35/INT_R.WR1END1->>IMUX18 INT_R_X39Y35/INT_R.WR1END1->>IMUX2 INT_R_X39Y35/INT_R.WR1END1->>NN2BEG1 INT_R_X39Y37/INT_R.NN2END1->>IMUX18 INT_R_X39Y37/INT_R.NN2END1->>IMUX2 INT_R_X39Y37/INT_R.NW2END3->>IMUX29 INT_R_X41Y34/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X41Y34/INT_R.FAN_BOUNCE5->>IMUX33 INT_R_X41Y34/INT_R.LOGIC_OUTS0->>IMUX16 INT_R_X41Y34/INT_R.LOGIC_OUTS0->>IMUX40 INT_R_X41Y34/INT_R.LOGIC_OUTS0->>NE2BEG0 INT_R_X41Y34/INT_R.LOGIC_OUTS0->>NL1BEG_N3 INT_R_X41Y34/INT_R.NL1BEG_N3->>FAN_ALT5 INT_R_X41Y34/INT_R.NL1BEG_N3->>NL1BEG2 INT_R_X41Y34/INT_R.NL1BEG_N3->>WR1BEG_S0 INT_R_X41Y35/INT_R.FAN_BOUNCE_S3_4->>IMUX29 INT_R_X41Y35/INT_R.NL1END2->>NL1BEG1 INT_R_X41Y35/INT_R.NL1END2->>NR1BEG2 INT_R_X41Y35/INT_R.WR1END1->>IMUX18 INT_R_X41Y35/INT_R.WR1END1->>IMUX2 INT_R_X41Y36/INT_R.FAN_ALT4->>FAN_BOUNCE4 INT_R_X41Y36/INT_R.NL1END1->>FAN_ALT4 INT_R_X41Y36/INT_R.NL1END1->>IMUX18 INT_R_X41Y36/INT_R.NL1END1->>IMUX2 INT_R_X41Y36/INT_R.NR1END2->>IMUX29 INT_R_X41Y36/INT_R.NR1END2->>NL1BEG1 INT_R_X41Y36/INT_R.NR1END2->>NR1BEG2 INT_R_X41Y36/INT_R.NR1END2->>WR1BEG3 INT_R_X41Y37/INT_R.NL1END1->>IMUX18 INT_R_X41Y37/INT_R.NL1END1->>IMUX2 INT_R_X41Y37/INT_R.NR1END2->>IMUX29 INT_R_X41Y37/INT_R.NR1END2->>NL1BEG1 INT_R_X41Y37/INT_R.NR1END2->>NR1BEG2 INT_R_X41Y38/INT_R.NL1END1->>IMUX18 INT_R_X41Y38/INT_R.NL1END1->>IMUX2 INT_R_X41Y38/INT_R.NR1END2->>IMUX29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/ADDRC2 - 
wires: CLBLL_L_X40Y33/CLBLL_IMUX38 CLBLL_L_X40Y33/CLBLL_LL_D3 CLBLL_L_X40Y34/CLBLL_EL1BEG3 CLBLL_L_X40Y35/CLBLL_NW2A0 CLBLM_R_X39Y34/CLBLM_EL1BEG3 CLBLM_R_X39Y35/CLBLM_IMUX1 CLBLM_R_X39Y35/CLBLM_IMUX17 CLBLM_R_X39Y35/CLBLM_IMUX22 CLBLM_R_X39Y35/CLBLM_M_A3 CLBLM_R_X39Y35/CLBLM_M_B3 CLBLM_R_X39Y35/CLBLM_M_C3 CLBLM_R_X39Y35/CLBLM_NW2A0 CLBLM_R_X39Y37/CLBLM_IMUX1 CLBLM_R_X39Y37/CLBLM_IMUX17 CLBLM_R_X39Y37/CLBLM_IMUX22 CLBLM_R_X39Y37/CLBLM_M_A3 CLBLM_R_X39Y37/CLBLM_M_B3 CLBLM_R_X39Y37/CLBLM_M_C3 CLBLM_R_X41Y34/CLBLM_IMUX14 CLBLM_R_X41Y34/CLBLM_IMUX30 CLBLM_R_X41Y34/CLBLM_IMUX38 CLBLM_R_X41Y34/CLBLM_LOGIC_OUTS17 CLBLM_R_X41Y34/CLBLM_L_B1 CLBLM_R_X41Y34/CLBLM_L_BMUX CLBLM_R_X41Y34/CLBLM_L_C5 CLBLM_R_X41Y34/CLBLM_M_D3 CLBLM_R_X41Y35/CLBLM_IMUX1 CLBLM_R_X41Y35/CLBLM_IMUX17 CLBLM_R_X41Y35/CLBLM_IMUX22 CLBLM_R_X41Y35/CLBLM_M_A3 CLBLM_R_X41Y35/CLBLM_M_B3 CLBLM_R_X41Y35/CLBLM_M_C3 CLBLM_R_X41Y36/CLBLM_IMUX1 CLBLM_R_X41Y36/CLBLM_IMUX17 CLBLM_R_X41Y36/CLBLM_IMUX22 CLBLM_R_X41Y36/CLBLM_M_A3 CLBLM_R_X41Y36/CLBLM_M_B3 CLBLM_R_X41Y36/CLBLM_M_C3 CLBLM_R_X41Y37/CLBLM_IMUX1 CLBLM_R_X41Y37/CLBLM_IMUX17 CLBLM_R_X41Y37/CLBLM_IMUX22 CLBLM_R_X41Y37/CLBLM_M_A3 CLBLM_R_X41Y37/CLBLM_M_B3 CLBLM_R_X41Y37/CLBLM_M_C3 CLBLM_R_X41Y38/CLBLM_IMUX1 CLBLM_R_X41Y38/CLBLM_IMUX17 CLBLM_R_X41Y38/CLBLM_IMUX22 CLBLM_R_X41Y38/CLBLM_M_A3 CLBLM_R_X41Y38/CLBLM_M_B3 CLBLM_R_X41Y38/CLBLM_M_C3 INT_L_X40Y33/IMUX_L38 INT_L_X40Y33/SW2END3 INT_L_X40Y34/EL1END3 INT_L_X40Y34/ER1BEG_S0 INT_L_X40Y34/NW2BEG0 INT_L_X40Y34/SW2END_N0_3 INT_L_X40Y35/ER1BEG0 INT_L_X40Y35/NW2A0 INT_R_X39Y34/EL1BEG3 INT_R_X39Y34/NW2END_S0_0 INT_R_X39Y35/EL1BEG_N3 INT_R_X39Y35/FAN_ALT5 INT_R_X39Y35/FAN_BOUNCE5 INT_R_X39Y35/IMUX1 INT_R_X39Y35/IMUX17 INT_R_X39Y35/IMUX22 INT_R_X39Y35/NL1BEG_N3 INT_R_X39Y35/NN2BEG0 INT_R_X39Y35/NW2END0 INT_R_X39Y36/NN2A0 INT_R_X39Y36/NN2END_S2_0 INT_R_X39Y37/IMUX1 INT_R_X39Y37/IMUX17 INT_R_X39Y37/IMUX22 INT_R_X39Y37/NL1BEG_N3 INT_R_X39Y37/NN2END0 INT_R_X41Y33/SW2A3 INT_R_X41Y34/IMUX14 INT_R_X41Y34/IMUX30 INT_R_X41Y34/IMUX38 INT_R_X41Y34/LOGIC_OUTS17 INT_R_X41Y34/NR1BEG3 INT_R_X41Y34/SW2BEG3 INT_R_X41Y35/BYP_ALT7 INT_R_X41Y35/BYP_BOUNCE7 INT_R_X41Y35/ER1END0 INT_R_X41Y35/IMUX1 INT_R_X41Y35/IMUX17 INT_R_X41Y35/IMUX22 INT_R_X41Y35/NR1BEG3 INT_R_X41Y35/NR1END3 INT_R_X41Y36/BYP_ALT7 INT_R_X41Y36/BYP_BOUNCE7 INT_R_X41Y36/BYP_BOUNCE_N3_7 INT_R_X41Y36/IMUX1 INT_R_X41Y36/IMUX17 INT_R_X41Y36/IMUX22 INT_R_X41Y36/NR1BEG3 INT_R_X41Y36/NR1END3 INT_R_X41Y37/BYP_ALT7 INT_R_X41Y37/BYP_BOUNCE7 INT_R_X41Y37/BYP_BOUNCE_N3_7 INT_R_X41Y37/IMUX1 INT_R_X41Y37/IMUX17 INT_R_X41Y37/IMUX22 INT_R_X41Y37/NR1BEG3 INT_R_X41Y37/NR1END3 INT_R_X41Y38/BYP_BOUNCE_N3_7 INT_R_X41Y38/IMUX1 INT_R_X41Y38/IMUX17 INT_R_X41Y38/IMUX22 INT_R_X41Y38/NR1END3 VBRK_X99Y36/VBRK_EL1BEG3 VBRK_X99Y37/VBRK_NW2A0 
pips: CLBLL_L_X40Y33/CLBLL_L.CLBLL_IMUX38->CLBLL_LL_D3 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X41Y34/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 INT_L_X40Y33/INT_L.SW2END3->>IMUX_L38 INT_L_X40Y34/INT_L.EL1END3->>ER1BEG_S0 INT_L_X40Y34/INT_L.SW2END_N0_3->>NW2BEG0 INT_R_X39Y35/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X39Y35/INT_R.FAN_BOUNCE5->>IMUX1 INT_R_X39Y35/INT_R.FAN_BOUNCE5->>IMUX17 INT_R_X39Y35/INT_R.NL1BEG_N3->>FAN_ALT5 INT_R_X39Y35/INT_R.NL1BEG_N3->>IMUX22 INT_R_X39Y35/INT_R.NW2END0->>EL1BEG_N3 INT_R_X39Y35/INT_R.NW2END0->>NL1BEG_N3 INT_R_X39Y35/INT_R.NW2END0->>NN2BEG0 INT_R_X39Y37/INT_R.NL1BEG_N3->>IMUX22 INT_R_X39Y37/INT_R.NN2END0->>IMUX1 INT_R_X39Y37/INT_R.NN2END0->>IMUX17 INT_R_X39Y37/INT_R.NN2END0->>NL1BEG_N3 INT_R_X41Y34/INT_R.LOGIC_OUTS17->>IMUX14 INT_R_X41Y34/INT_R.LOGIC_OUTS17->>IMUX30 INT_R_X41Y34/INT_R.LOGIC_OUTS17->>IMUX38 INT_R_X41Y34/INT_R.LOGIC_OUTS17->>NR1BEG3 INT_R_X41Y34/INT_R.LOGIC_OUTS17->>SW2BEG3 INT_R_X41Y35/INT_R.BYP_ALT7->>BYP_BOUNCE7 INT_R_X41Y35/INT_R.ER1END0->>IMUX1 INT_R_X41Y35/INT_R.ER1END0->>IMUX17 INT_R_X41Y35/INT_R.NR1END3->>BYP_ALT7 INT_R_X41Y35/INT_R.NR1END3->>IMUX22 INT_R_X41Y35/INT_R.NR1END3->>NR1BEG3 INT_R_X41Y36/INT_R.BYP_ALT7->>BYP_BOUNCE7 INT_R_X41Y36/INT_R.BYP_BOUNCE_N3_7->>IMUX1 INT_R_X41Y36/INT_R.BYP_BOUNCE_N3_7->>IMUX17 INT_R_X41Y36/INT_R.NR1END3->>BYP_ALT7 INT_R_X41Y36/INT_R.NR1END3->>IMUX22 INT_R_X41Y36/INT_R.NR1END3->>NR1BEG3 INT_R_X41Y37/INT_R.BYP_ALT7->>BYP_BOUNCE7 INT_R_X41Y37/INT_R.BYP_BOUNCE_N3_7->>IMUX1 INT_R_X41Y37/INT_R.BYP_BOUNCE_N3_7->>IMUX17 INT_R_X41Y37/INT_R.NR1END3->>BYP_ALT7 INT_R_X41Y37/INT_R.NR1END3->>IMUX22 INT_R_X41Y37/INT_R.NR1END3->>NR1BEG3 INT_R_X41Y38/INT_R.BYP_BOUNCE_N3_7->>IMUX1 INT_R_X41Y38/INT_R.BYP_BOUNCE_N3_7->>IMUX17 INT_R_X41Y38/INT_R.NR1END3->>IMUX22 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/ADDRC3 - 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/ADDRC4 - 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/DOC1 - 
wires: CLBLL_L_X40Y35/CLBLL_IMUX23 CLBLL_L_X40Y35/CLBLL_L_C3 CLBLM_R_X41Y37/CLBLM_LOGIC_OUTS14 CLBLM_R_X41Y37/CLBLM_M_C INT_L_X40Y35/IMUX_L23 INT_L_X40Y35/SR1END3 INT_L_X40Y36/SR1BEG3 INT_L_X40Y36/SR1END_N3_3 INT_L_X40Y36/SW2END2 INT_R_X41Y36/SW2A2 INT_R_X41Y37/LOGIC_OUTS14 INT_R_X41Y37/SW2BEG2 
pips: CLBLL_L_X40Y35/CLBLL_L.CLBLL_IMUX23->CLBLL_L_C3 CLBLM_R_X41Y37/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X40Y35/INT_L.SR1END3->>IMUX_L23 INT_L_X40Y36/INT_L.SW2END2->>SR1BEG3 INT_R_X41Y37/INT_R.LOGIC_OUTS14->>SW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/DIC1 - 
wires: CLBLL_L_X42Y37/CLBLL_WW2END2 CLBLM_R_X41Y37/CLBLM_BYP3 CLBLM_R_X41Y37/CLBLM_M_CX CLBLM_R_X41Y37/CLBLM_WW2END2 CLBLM_R_X43Y38/CLBLM_LOGIC_OUTS9 CLBLM_R_X43Y38/CLBLM_L_B INT_L_X42Y37/WW2A2 INT_R_X41Y37/BYP3 INT_R_X41Y37/BYP_ALT3 INT_R_X41Y37/WW2END2 INT_R_X43Y37/SR1END2 INT_R_X43Y37/WW2BEG2 INT_R_X43Y38/LOGIC_OUTS9 INT_R_X43Y38/SR1BEG2 
pips: CLBLM_R_X41Y37/CLBLM_R.CLBLM_BYP3->CLBLM_M_CX CLBLM_R_X43Y38/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_R_X41Y37/INT_R.BYP_ALT3->>BYP3 INT_R_X41Y37/INT_R.WW2END2->>BYP_ALT3 INT_R_X43Y37/INT_R.SR1END2->>WW2BEG2 INT_R_X43Y38/INT_R.LOGIC_OUTS9->>SR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/DOD0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/DID0 - 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/DOD1 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17/DID1 - 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/DOA0 - 
wires: CLBLM_R_X39Y37/CLBLM_IMUX14 CLBLM_R_X39Y37/CLBLM_LOGIC_OUTS20 CLBLM_R_X39Y37/CLBLM_L_B1 CLBLM_R_X39Y37/CLBLM_M_AMUX INT_R_X39Y37/BYP_ALT2 INT_R_X39Y37/BYP_BOUNCE2 INT_R_X39Y37/IMUX14 INT_R_X39Y37/LOGIC_OUTS20 INT_R_X39Y38/BYP_BOUNCE_N3_2 
pips: CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X39Y37/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_R_X39Y37/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X39Y37/INT_R.BYP_BOUNCE2->>IMUX14 INT_R_X39Y37/INT_R.LOGIC_OUTS20->>BYP_ALT2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/DIA0 - 
wires: CLBLL_L_X40Y37/CLBLL_WR1END0 CLBLL_L_X42Y36/CLBLL_WW2A2 CLBLM_R_X39Y37/CLBLM_FAN0 CLBLM_R_X39Y37/CLBLM_M_AI CLBLM_R_X39Y37/CLBLM_WR1END0 CLBLM_R_X41Y36/CLBLM_WW2A2 CLBLM_R_X43Y37/CLBLM_LOGIC_OUTS10 CLBLM_R_X43Y37/CLBLM_L_C INT_L_X40Y36/WR1BEG_S0 INT_L_X40Y36/WW2END2 INT_L_X40Y37/WR1BEG0 INT_L_X42Y36/SW2END2 INT_L_X42Y36/WW2BEG2 INT_R_X39Y36/WR1END_S1_0 INT_R_X39Y37/FAN0 INT_R_X39Y37/FAN_ALT0 INT_R_X39Y37/WR1END0 INT_R_X41Y36/WW2A2 INT_R_X43Y36/SW2A2 INT_R_X43Y37/LOGIC_OUTS10 INT_R_X43Y37/SW2BEG2 VBRK_X99Y39/VBRK_WR1END0 
pips: CLBLM_R_X39Y37/CLBLM_R.CLBLM_FAN0->CLBLM_M_AI CLBLM_R_X43Y37/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_L_X40Y36/INT_L.WW2END2->>WR1BEG_S0 INT_L_X42Y36/INT_L.SW2END2->>WW2BEG2 INT_R_X39Y37/INT_R.FAN_ALT0->>FAN0 INT_R_X39Y37/INT_R.WR1END0->>FAN_ALT0 INT_R_X43Y37/INT_R.LOGIC_OUTS10->>SW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/ADDRA0 - 
wires: CLBLL_L_X40Y34/CLBLL_IMUX7 CLBLL_L_X40Y34/CLBLL_LL_A1 CLBLL_L_X40Y34/CLBLL_SE2A3 CLBLL_L_X40Y35/CLBLL_SW2A3 CLBLL_L_X40Y36/CLBLL_SE2A3 CLBLL_L_X40Y37/CLBLL_SW2A0 CLBLL_L_X40Y37/CLBLL_SW2A3 CLBLM_R_X39Y34/CLBLM_SE2A3 CLBLM_R_X39Y35/CLBLM_IMUX15 CLBLM_R_X39Y35/CLBLM_IMUX32 CLBLM_R_X39Y35/CLBLM_IMUX7 CLBLM_R_X39Y35/CLBLM_M_A1 CLBLM_R_X39Y35/CLBLM_M_B1 CLBLM_R_X39Y35/CLBLM_M_C1 CLBLM_R_X39Y35/CLBLM_SW2A3 CLBLM_R_X39Y36/CLBLM_SE2A3 CLBLM_R_X39Y37/CLBLM_IMUX15 CLBLM_R_X39Y37/CLBLM_IMUX32 CLBLM_R_X39Y37/CLBLM_IMUX7 CLBLM_R_X39Y37/CLBLM_M_A1 CLBLM_R_X39Y37/CLBLM_M_B1 CLBLM_R_X39Y37/CLBLM_M_C1 CLBLM_R_X39Y37/CLBLM_SW2A0 CLBLM_R_X39Y37/CLBLM_SW2A3 CLBLM_R_X41Y34/CLBLM_IMUX44 CLBLM_R_X41Y34/CLBLM_LOGIC_OUTS1 CLBLM_R_X41Y34/CLBLM_L_BQ CLBLM_R_X41Y34/CLBLM_M_D4 CLBLM_R_X41Y35/CLBLM_IMUX15 CLBLM_R_X41Y35/CLBLM_IMUX32 CLBLM_R_X41Y35/CLBLM_IMUX7 CLBLM_R_X41Y35/CLBLM_M_A1 CLBLM_R_X41Y35/CLBLM_M_B1 CLBLM_R_X41Y35/CLBLM_M_C1 CLBLM_R_X41Y36/CLBLM_IMUX15 CLBLM_R_X41Y36/CLBLM_IMUX32 CLBLM_R_X41Y36/CLBLM_IMUX7 CLBLM_R_X41Y36/CLBLM_M_A1 CLBLM_R_X41Y36/CLBLM_M_B1 CLBLM_R_X41Y36/CLBLM_M_C1 CLBLM_R_X41Y37/CLBLM_IMUX15 CLBLM_R_X41Y37/CLBLM_IMUX32 CLBLM_R_X41Y37/CLBLM_IMUX7 CLBLM_R_X41Y37/CLBLM_M_A1 CLBLM_R_X41Y37/CLBLM_M_B1 CLBLM_R_X41Y37/CLBLM_M_C1 CLBLM_R_X41Y38/CLBLM_IMUX15 CLBLM_R_X41Y38/CLBLM_IMUX32 CLBLM_R_X41Y38/CLBLM_IMUX7 CLBLM_R_X41Y38/CLBLM_M_A1 CLBLM_R_X41Y38/CLBLM_M_B1 CLBLM_R_X41Y38/CLBLM_M_C1 INT_L_X40Y34/EL1BEG2 INT_L_X40Y34/IMUX_L7 INT_L_X40Y34/SE2END3 INT_L_X40Y35/EL1BEG3 INT_L_X40Y35/NW2END_S0_0 INT_L_X40Y35/SW2A3 INT_L_X40Y36/EL1BEG_N3 INT_L_X40Y36/NW2END0 INT_L_X40Y36/SE2END3 INT_L_X40Y36/SW2BEG3 INT_L_X40Y37/EL1BEG3 INT_L_X40Y37/NW2END_S0_0 INT_L_X40Y37/SW2A0 INT_L_X40Y37/SW2A3 INT_L_X40Y38/EL1BEG3 INT_L_X40Y38/EL1BEG_N3 INT_L_X40Y38/NW2END0 INT_L_X40Y38/NW2END_S0_0 INT_L_X40Y38/SW2BEG0 INT_L_X40Y38/SW2BEG3 INT_L_X40Y38/WR1END1 INT_L_X40Y39/EL1BEG_N3 INT_L_X40Y39/NW2END0 INT_R_X39Y34/SE2A3 INT_R_X39Y35/IMUX15 INT_R_X39Y35/IMUX32 INT_R_X39Y35/IMUX7 INT_R_X39Y35/SE2BEG3 INT_R_X39Y35/SS2END0 INT_R_X39Y35/SW2END3 INT_R_X39Y36/SE2A3 INT_R_X39Y36/SS2A0 INT_R_X39Y36/SW2END_N0_3 INT_R_X39Y37/IMUX15 INT_R_X39Y37/IMUX32 INT_R_X39Y37/IMUX7 INT_R_X39Y37/SE2BEG3 INT_R_X39Y37/SS2BEG0 INT_R_X39Y37/SW2END0 INT_R_X39Y37/SW2END3 INT_R_X39Y38/SW2END_N0_3 INT_R_X41Y34/EL1END2 INT_R_X41Y34/IMUX44 INT_R_X41Y34/LOGIC_OUTS1 INT_R_X41Y34/NL1BEG0 INT_R_X41Y34/NL1END_S3_0 INT_R_X41Y35/EL1END3 INT_R_X41Y35/IMUX15 INT_R_X41Y35/IMUX32 INT_R_X41Y35/IMUX7 INT_R_X41Y35/NL1END0 INT_R_X41Y35/NR1BEG0 INT_R_X41Y35/NW2BEG0 INT_R_X41Y36/FAN_BOUNCE_S3_4 INT_R_X41Y36/IMUX15 INT_R_X41Y36/IMUX32 INT_R_X41Y36/IMUX7 INT_R_X41Y36/NN2BEG0 INT_R_X41Y36/NR1BEG0 INT_R_X41Y36/NR1END0 INT_R_X41Y36/NW2A0 INT_R_X41Y37/EL1END3 INT_R_X41Y37/FAN_ALT4 INT_R_X41Y37/FAN_BOUNCE4 INT_R_X41Y37/IMUX15 INT_R_X41Y37/IMUX32 INT_R_X41Y37/IMUX7 INT_R_X41Y37/NN2A0 INT_R_X41Y37/NN2END_S2_0 INT_R_X41Y37/NR1END0 INT_R_X41Y37/NW2BEG0 INT_R_X41Y38/EL1END3 INT_R_X41Y38/IMUX15 INT_R_X41Y38/IMUX32 INT_R_X41Y38/IMUX7 INT_R_X41Y38/NN2END0 INT_R_X41Y38/NW2A0 INT_R_X41Y38/NW2BEG0 INT_R_X41Y38/WR1BEG1 INT_R_X41Y39/NW2A0 VBRK_X99Y36/VBRK_SE2A3 VBRK_X99Y37/VBRK_SW2A3 VBRK_X99Y38/VBRK_SE2A3 VBRK_X99Y39/VBRK_SW2A0 VBRK_X99Y39/VBRK_SW2A3 
pips: CLBLL_L_X40Y34/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X41Y34/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X40Y34/INT_L.SE2END3->>EL1BEG2 INT_L_X40Y34/INT_L.SE2END3->>IMUX_L7 INT_L_X40Y36/INT_L.NW2END0->>EL1BEG_N3 INT_L_X40Y36/INT_L.SE2END3->>SW2BEG3 INT_L_X40Y38/INT_L.NW2END0->>EL1BEG_N3 INT_L_X40Y38/INT_L.NW2END_S0_0->>SW2BEG3 INT_L_X40Y38/INT_L.WR1END1->>SW2BEG0 INT_L_X40Y39/INT_L.NW2END0->>EL1BEG_N3 INT_R_X39Y35/INT_R.SS2END0->>IMUX32 INT_R_X39Y35/INT_R.SW2END3->>IMUX15 INT_R_X39Y35/INT_R.SW2END3->>IMUX7 INT_R_X39Y35/INT_R.SW2END3->>SE2BEG3 INT_R_X39Y37/INT_R.SW2END0->>IMUX32 INT_R_X39Y37/INT_R.SW2END0->>SS2BEG0 INT_R_X39Y37/INT_R.SW2END3->>IMUX15 INT_R_X39Y37/INT_R.SW2END3->>IMUX7 INT_R_X39Y37/INT_R.SW2END3->>SE2BEG3 INT_R_X41Y34/INT_R.EL1END2->>IMUX44 INT_R_X41Y34/INT_R.LOGIC_OUTS1->>NL1BEG0 INT_R_X41Y35/INT_R.EL1END3->>IMUX15 INT_R_X41Y35/INT_R.EL1END3->>IMUX7 INT_R_X41Y35/INT_R.NL1END0->>IMUX32 INT_R_X41Y35/INT_R.NL1END0->>NR1BEG0 INT_R_X41Y35/INT_R.NL1END0->>NW2BEG0 INT_R_X41Y36/INT_R.FAN_BOUNCE_S3_4->>IMUX15 INT_R_X41Y36/INT_R.FAN_BOUNCE_S3_4->>IMUX7 INT_R_X41Y36/INT_R.NR1END0->>IMUX32 INT_R_X41Y36/INT_R.NR1END0->>NN2BEG0 INT_R_X41Y36/INT_R.NR1END0->>NR1BEG0 INT_R_X41Y37/INT_R.EL1END3->>IMUX15 INT_R_X41Y37/INT_R.EL1END3->>IMUX7 INT_R_X41Y37/INT_R.FAN_ALT4->>FAN_BOUNCE4 INT_R_X41Y37/INT_R.NR1END0->>FAN_ALT4 INT_R_X41Y37/INT_R.NR1END0->>IMUX32 INT_R_X41Y37/INT_R.NR1END0->>NW2BEG0 INT_R_X41Y38/INT_R.EL1END3->>IMUX15 INT_R_X41Y38/INT_R.EL1END3->>IMUX7 INT_R_X41Y38/INT_R.NN2END0->>IMUX32 INT_R_X41Y38/INT_R.NN2END0->>NW2BEG0 INT_R_X41Y38/INT_R.NN2END0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/ADDRA1 - 
wires: CLBLL_L_X40Y35/CLBLL_SW2A2 CLBLL_L_X40Y35/CLBLL_WR1END1 CLBLL_L_X40Y37/CLBLL_NW2A3 CLBLL_L_X42Y35/CLBLL_NE2A0 CLBLL_L_X42Y35/CLBLL_WR1END1 CLBLM_R_X39Y35/CLBLM_IMUX18 CLBLM_R_X39Y35/CLBLM_IMUX2 CLBLM_R_X39Y35/CLBLM_IMUX29 CLBLM_R_X39Y35/CLBLM_M_A2 CLBLM_R_X39Y35/CLBLM_M_B2 CLBLM_R_X39Y35/CLBLM_M_C2 CLBLM_R_X39Y35/CLBLM_SW2A2 CLBLM_R_X39Y35/CLBLM_WR1END1 CLBLM_R_X39Y37/CLBLM_IMUX18 CLBLM_R_X39Y37/CLBLM_IMUX2 CLBLM_R_X39Y37/CLBLM_IMUX29 CLBLM_R_X39Y37/CLBLM_M_A2 CLBLM_R_X39Y37/CLBLM_M_B2 CLBLM_R_X39Y37/CLBLM_M_C2 CLBLM_R_X39Y37/CLBLM_NW2A3 CLBLM_R_X41Y34/CLBLM_IMUX16 CLBLM_R_X41Y34/CLBLM_IMUX33 CLBLM_R_X41Y34/CLBLM_IMUX40 CLBLM_R_X41Y34/CLBLM_LOGIC_OUTS0 CLBLM_R_X41Y34/CLBLM_L_AQ CLBLM_R_X41Y34/CLBLM_L_B3 CLBLM_R_X41Y34/CLBLM_L_C1 CLBLM_R_X41Y34/CLBLM_M_D1 CLBLM_R_X41Y35/CLBLM_IMUX18 CLBLM_R_X41Y35/CLBLM_IMUX2 CLBLM_R_X41Y35/CLBLM_IMUX29 CLBLM_R_X41Y35/CLBLM_M_A2 CLBLM_R_X41Y35/CLBLM_M_B2 CLBLM_R_X41Y35/CLBLM_M_C2 CLBLM_R_X41Y35/CLBLM_NE2A0 CLBLM_R_X41Y35/CLBLM_WR1END1 CLBLM_R_X41Y36/CLBLM_IMUX18 CLBLM_R_X41Y36/CLBLM_IMUX2 CLBLM_R_X41Y36/CLBLM_IMUX29 CLBLM_R_X41Y36/CLBLM_M_A2 CLBLM_R_X41Y36/CLBLM_M_B2 CLBLM_R_X41Y36/CLBLM_M_C2 CLBLM_R_X41Y37/CLBLM_IMUX18 CLBLM_R_X41Y37/CLBLM_IMUX2 CLBLM_R_X41Y37/CLBLM_IMUX29 CLBLM_R_X41Y37/CLBLM_M_A2 CLBLM_R_X41Y37/CLBLM_M_B2 CLBLM_R_X41Y37/CLBLM_M_C2 CLBLM_R_X41Y38/CLBLM_IMUX18 CLBLM_R_X41Y38/CLBLM_IMUX2 CLBLM_R_X41Y38/CLBLM_IMUX29 CLBLM_R_X41Y38/CLBLM_M_A2 CLBLM_R_X41Y38/CLBLM_M_B2 CLBLM_R_X41Y38/CLBLM_M_C2 INT_L_X40Y34/WR1END_S1_0 INT_L_X40Y35/SW2A2 INT_L_X40Y35/WR1BEG1 INT_L_X40Y35/WR1END0 INT_L_X40Y36/NW2BEG3 INT_L_X40Y36/SW2BEG2 INT_L_X40Y36/WR1END3 INT_L_X40Y37/NW2A3 INT_L_X42Y34/NE2END_S3_0 INT_L_X42Y35/NE2END0 INT_L_X42Y35/WR1BEG1 INT_R_X39Y35/IMUX18 INT_R_X39Y35/IMUX2 INT_R_X39Y35/IMUX29 INT_R_X39Y35/NN2BEG1 INT_R_X39Y35/SW2END2 INT_R_X39Y35/WR1END1 INT_R_X39Y36/NN2A1 INT_R_X39Y37/IMUX18 INT_R_X39Y37/IMUX2 INT_R_X39Y37/IMUX29 INT_R_X39Y37/NN2END1 INT_R_X39Y37/NW2END3 INT_R_X41Y34/FAN_ALT5 INT_R_X41Y34/FAN_BOUNCE5 INT_R_X41Y34/IMUX16 INT_R_X41Y34/IMUX33 INT_R_X41Y34/IMUX40 INT_R_X41Y34/LOGIC_OUTS0 INT_R_X41Y34/NE2BEG0 INT_R_X41Y34/NL1BEG2 INT_R_X41Y34/NL1BEG_N3 INT_R_X41Y34/WR1BEG_S0 INT_R_X41Y35/FAN_BOUNCE_S3_4 INT_R_X41Y35/IMUX18 INT_R_X41Y35/IMUX2 INT_R_X41Y35/IMUX29 INT_R_X41Y35/NE2A0 INT_R_X41Y35/NL1BEG1 INT_R_X41Y35/NL1END2 INT_R_X41Y35/NR1BEG2 INT_R_X41Y35/WR1BEG0 INT_R_X41Y35/WR1END1 INT_R_X41Y36/FAN_ALT4 INT_R_X41Y36/FAN_BOUNCE4 INT_R_X41Y36/IMUX18 INT_R_X41Y36/IMUX2 INT_R_X41Y36/IMUX29 INT_R_X41Y36/NL1BEG1 INT_R_X41Y36/NL1END1 INT_R_X41Y36/NR1BEG2 INT_R_X41Y36/NR1END2 INT_R_X41Y36/WR1BEG3 INT_R_X41Y37/IMUX18 INT_R_X41Y37/IMUX2 INT_R_X41Y37/IMUX29 INT_R_X41Y37/NL1BEG1 INT_R_X41Y37/NL1END1 INT_R_X41Y37/NR1BEG2 INT_R_X41Y37/NR1END2 INT_R_X41Y38/IMUX18 INT_R_X41Y38/IMUX2 INT_R_X41Y38/IMUX29 INT_R_X41Y38/NL1END1 INT_R_X41Y38/NR1END2 VBRK_X99Y37/VBRK_SW2A2 VBRK_X99Y37/VBRK_WR1END1 VBRK_X99Y39/VBRK_NW2A3 
pips: CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X41Y34/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 INT_L_X40Y35/INT_L.WR1END0->>WR1BEG1 INT_L_X40Y36/INT_L.WR1END3->>NW2BEG3 INT_L_X40Y36/INT_L.WR1END3->>SW2BEG2 INT_L_X42Y35/INT_L.NE2END0->>WR1BEG1 INT_R_X39Y35/INT_R.SW2END2->>IMUX29 INT_R_X39Y35/INT_R.WR1END1->>IMUX18 INT_R_X39Y35/INT_R.WR1END1->>IMUX2 INT_R_X39Y35/INT_R.WR1END1->>NN2BEG1 INT_R_X39Y37/INT_R.NN2END1->>IMUX18 INT_R_X39Y37/INT_R.NN2END1->>IMUX2 INT_R_X39Y37/INT_R.NW2END3->>IMUX29 INT_R_X41Y34/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X41Y34/INT_R.FAN_BOUNCE5->>IMUX33 INT_R_X41Y34/INT_R.LOGIC_OUTS0->>IMUX16 INT_R_X41Y34/INT_R.LOGIC_OUTS0->>IMUX40 INT_R_X41Y34/INT_R.LOGIC_OUTS0->>NE2BEG0 INT_R_X41Y34/INT_R.LOGIC_OUTS0->>NL1BEG_N3 INT_R_X41Y34/INT_R.NL1BEG_N3->>FAN_ALT5 INT_R_X41Y34/INT_R.NL1BEG_N3->>NL1BEG2 INT_R_X41Y34/INT_R.NL1BEG_N3->>WR1BEG_S0 INT_R_X41Y35/INT_R.FAN_BOUNCE_S3_4->>IMUX29 INT_R_X41Y35/INT_R.NL1END2->>NL1BEG1 INT_R_X41Y35/INT_R.NL1END2->>NR1BEG2 INT_R_X41Y35/INT_R.WR1END1->>IMUX18 INT_R_X41Y35/INT_R.WR1END1->>IMUX2 INT_R_X41Y36/INT_R.FAN_ALT4->>FAN_BOUNCE4 INT_R_X41Y36/INT_R.NL1END1->>FAN_ALT4 INT_R_X41Y36/INT_R.NL1END1->>IMUX18 INT_R_X41Y36/INT_R.NL1END1->>IMUX2 INT_R_X41Y36/INT_R.NR1END2->>IMUX29 INT_R_X41Y36/INT_R.NR1END2->>NL1BEG1 INT_R_X41Y36/INT_R.NR1END2->>NR1BEG2 INT_R_X41Y36/INT_R.NR1END2->>WR1BEG3 INT_R_X41Y37/INT_R.NL1END1->>IMUX18 INT_R_X41Y37/INT_R.NL1END1->>IMUX2 INT_R_X41Y37/INT_R.NR1END2->>IMUX29 INT_R_X41Y37/INT_R.NR1END2->>NL1BEG1 INT_R_X41Y37/INT_R.NR1END2->>NR1BEG2 INT_R_X41Y38/INT_R.NL1END1->>IMUX18 INT_R_X41Y38/INT_R.NL1END1->>IMUX2 INT_R_X41Y38/INT_R.NR1END2->>IMUX29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/ADDRA2 - 
wires: CLBLL_L_X40Y33/CLBLL_IMUX38 CLBLL_L_X40Y33/CLBLL_LL_D3 CLBLL_L_X40Y34/CLBLL_EL1BEG3 CLBLL_L_X40Y35/CLBLL_NW2A0 CLBLM_R_X39Y34/CLBLM_EL1BEG3 CLBLM_R_X39Y35/CLBLM_IMUX1 CLBLM_R_X39Y35/CLBLM_IMUX17 CLBLM_R_X39Y35/CLBLM_IMUX22 CLBLM_R_X39Y35/CLBLM_M_A3 CLBLM_R_X39Y35/CLBLM_M_B3 CLBLM_R_X39Y35/CLBLM_M_C3 CLBLM_R_X39Y35/CLBLM_NW2A0 CLBLM_R_X39Y37/CLBLM_IMUX1 CLBLM_R_X39Y37/CLBLM_IMUX17 CLBLM_R_X39Y37/CLBLM_IMUX22 CLBLM_R_X39Y37/CLBLM_M_A3 CLBLM_R_X39Y37/CLBLM_M_B3 CLBLM_R_X39Y37/CLBLM_M_C3 CLBLM_R_X41Y34/CLBLM_IMUX14 CLBLM_R_X41Y34/CLBLM_IMUX30 CLBLM_R_X41Y34/CLBLM_IMUX38 CLBLM_R_X41Y34/CLBLM_LOGIC_OUTS17 CLBLM_R_X41Y34/CLBLM_L_B1 CLBLM_R_X41Y34/CLBLM_L_BMUX CLBLM_R_X41Y34/CLBLM_L_C5 CLBLM_R_X41Y34/CLBLM_M_D3 CLBLM_R_X41Y35/CLBLM_IMUX1 CLBLM_R_X41Y35/CLBLM_IMUX17 CLBLM_R_X41Y35/CLBLM_IMUX22 CLBLM_R_X41Y35/CLBLM_M_A3 CLBLM_R_X41Y35/CLBLM_M_B3 CLBLM_R_X41Y35/CLBLM_M_C3 CLBLM_R_X41Y36/CLBLM_IMUX1 CLBLM_R_X41Y36/CLBLM_IMUX17 CLBLM_R_X41Y36/CLBLM_IMUX22 CLBLM_R_X41Y36/CLBLM_M_A3 CLBLM_R_X41Y36/CLBLM_M_B3 CLBLM_R_X41Y36/CLBLM_M_C3 CLBLM_R_X41Y37/CLBLM_IMUX1 CLBLM_R_X41Y37/CLBLM_IMUX17 CLBLM_R_X41Y37/CLBLM_IMUX22 CLBLM_R_X41Y37/CLBLM_M_A3 CLBLM_R_X41Y37/CLBLM_M_B3 CLBLM_R_X41Y37/CLBLM_M_C3 CLBLM_R_X41Y38/CLBLM_IMUX1 CLBLM_R_X41Y38/CLBLM_IMUX17 CLBLM_R_X41Y38/CLBLM_IMUX22 CLBLM_R_X41Y38/CLBLM_M_A3 CLBLM_R_X41Y38/CLBLM_M_B3 CLBLM_R_X41Y38/CLBLM_M_C3 INT_L_X40Y33/IMUX_L38 INT_L_X40Y33/SW2END3 INT_L_X40Y34/EL1END3 INT_L_X40Y34/ER1BEG_S0 INT_L_X40Y34/NW2BEG0 INT_L_X40Y34/SW2END_N0_3 INT_L_X40Y35/ER1BEG0 INT_L_X40Y35/NW2A0 INT_R_X39Y34/EL1BEG3 INT_R_X39Y34/NW2END_S0_0 INT_R_X39Y35/EL1BEG_N3 INT_R_X39Y35/FAN_ALT5 INT_R_X39Y35/FAN_BOUNCE5 INT_R_X39Y35/IMUX1 INT_R_X39Y35/IMUX17 INT_R_X39Y35/IMUX22 INT_R_X39Y35/NL1BEG_N3 INT_R_X39Y35/NN2BEG0 INT_R_X39Y35/NW2END0 INT_R_X39Y36/NN2A0 INT_R_X39Y36/NN2END_S2_0 INT_R_X39Y37/IMUX1 INT_R_X39Y37/IMUX17 INT_R_X39Y37/IMUX22 INT_R_X39Y37/NL1BEG_N3 INT_R_X39Y37/NN2END0 INT_R_X41Y33/SW2A3 INT_R_X41Y34/IMUX14 INT_R_X41Y34/IMUX30 INT_R_X41Y34/IMUX38 INT_R_X41Y34/LOGIC_OUTS17 INT_R_X41Y34/NR1BEG3 INT_R_X41Y34/SW2BEG3 INT_R_X41Y35/BYP_ALT7 INT_R_X41Y35/BYP_BOUNCE7 INT_R_X41Y35/ER1END0 INT_R_X41Y35/IMUX1 INT_R_X41Y35/IMUX17 INT_R_X41Y35/IMUX22 INT_R_X41Y35/NR1BEG3 INT_R_X41Y35/NR1END3 INT_R_X41Y36/BYP_ALT7 INT_R_X41Y36/BYP_BOUNCE7 INT_R_X41Y36/BYP_BOUNCE_N3_7 INT_R_X41Y36/IMUX1 INT_R_X41Y36/IMUX17 INT_R_X41Y36/IMUX22 INT_R_X41Y36/NR1BEG3 INT_R_X41Y36/NR1END3 INT_R_X41Y37/BYP_ALT7 INT_R_X41Y37/BYP_BOUNCE7 INT_R_X41Y37/BYP_BOUNCE_N3_7 INT_R_X41Y37/IMUX1 INT_R_X41Y37/IMUX17 INT_R_X41Y37/IMUX22 INT_R_X41Y37/NR1BEG3 INT_R_X41Y37/NR1END3 INT_R_X41Y38/BYP_BOUNCE_N3_7 INT_R_X41Y38/IMUX1 INT_R_X41Y38/IMUX17 INT_R_X41Y38/IMUX22 INT_R_X41Y38/NR1END3 VBRK_X99Y36/VBRK_EL1BEG3 VBRK_X99Y37/VBRK_NW2A0 
pips: CLBLL_L_X40Y33/CLBLL_L.CLBLL_IMUX38->CLBLL_LL_D3 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X41Y34/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 INT_L_X40Y33/INT_L.SW2END3->>IMUX_L38 INT_L_X40Y34/INT_L.EL1END3->>ER1BEG_S0 INT_L_X40Y34/INT_L.SW2END_N0_3->>NW2BEG0 INT_R_X39Y35/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X39Y35/INT_R.FAN_BOUNCE5->>IMUX1 INT_R_X39Y35/INT_R.FAN_BOUNCE5->>IMUX17 INT_R_X39Y35/INT_R.NL1BEG_N3->>FAN_ALT5 INT_R_X39Y35/INT_R.NL1BEG_N3->>IMUX22 INT_R_X39Y35/INT_R.NW2END0->>EL1BEG_N3 INT_R_X39Y35/INT_R.NW2END0->>NL1BEG_N3 INT_R_X39Y35/INT_R.NW2END0->>NN2BEG0 INT_R_X39Y37/INT_R.NL1BEG_N3->>IMUX22 INT_R_X39Y37/INT_R.NN2END0->>IMUX1 INT_R_X39Y37/INT_R.NN2END0->>IMUX17 INT_R_X39Y37/INT_R.NN2END0->>NL1BEG_N3 INT_R_X41Y34/INT_R.LOGIC_OUTS17->>IMUX14 INT_R_X41Y34/INT_R.LOGIC_OUTS17->>IMUX30 INT_R_X41Y34/INT_R.LOGIC_OUTS17->>IMUX38 INT_R_X41Y34/INT_R.LOGIC_OUTS17->>NR1BEG3 INT_R_X41Y34/INT_R.LOGIC_OUTS17->>SW2BEG3 INT_R_X41Y35/INT_R.BYP_ALT7->>BYP_BOUNCE7 INT_R_X41Y35/INT_R.ER1END0->>IMUX1 INT_R_X41Y35/INT_R.ER1END0->>IMUX17 INT_R_X41Y35/INT_R.NR1END3->>BYP_ALT7 INT_R_X41Y35/INT_R.NR1END3->>IMUX22 INT_R_X41Y35/INT_R.NR1END3->>NR1BEG3 INT_R_X41Y36/INT_R.BYP_ALT7->>BYP_BOUNCE7 INT_R_X41Y36/INT_R.BYP_BOUNCE_N3_7->>IMUX1 INT_R_X41Y36/INT_R.BYP_BOUNCE_N3_7->>IMUX17 INT_R_X41Y36/INT_R.NR1END3->>BYP_ALT7 INT_R_X41Y36/INT_R.NR1END3->>IMUX22 INT_R_X41Y36/INT_R.NR1END3->>NR1BEG3 INT_R_X41Y37/INT_R.BYP_ALT7->>BYP_BOUNCE7 INT_R_X41Y37/INT_R.BYP_BOUNCE_N3_7->>IMUX1 INT_R_X41Y37/INT_R.BYP_BOUNCE_N3_7->>IMUX17 INT_R_X41Y37/INT_R.NR1END3->>BYP_ALT7 INT_R_X41Y37/INT_R.NR1END3->>IMUX22 INT_R_X41Y37/INT_R.NR1END3->>NR1BEG3 INT_R_X41Y38/INT_R.BYP_BOUNCE_N3_7->>IMUX1 INT_R_X41Y38/INT_R.BYP_BOUNCE_N3_7->>IMUX17 INT_R_X41Y38/INT_R.NR1END3->>IMUX22 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/ADDRA3 - 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/ADDRA4 - 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/ADDRD0 - 
wires: CLBLL_L_X40Y35/CLBLL_WR1END0 CLBLL_L_X40Y37/CLBLL_EE2BEG0 CLBLL_L_X42Y34/CLBLL_WL1END3 CLBLL_L_X42Y35/CLBLL_IMUX1 CLBLL_L_X42Y35/CLBLL_IMUX17 CLBLL_L_X42Y35/CLBLL_LL_A3 CLBLL_L_X42Y35/CLBLL_LL_AQ CLBLL_L_X42Y35/CLBLL_LL_B3 CLBLL_L_X42Y35/CLBLL_LOGIC_OUTS4 CLBLL_L_X42Y36/CLBLL_NW2A0 CLBLM_R_X39Y35/CLBLM_IMUX40 CLBLM_R_X39Y35/CLBLM_M_D1 CLBLM_R_X39Y35/CLBLM_WR1END0 CLBLM_R_X39Y37/CLBLM_EE2BEG0 CLBLM_R_X39Y37/CLBLM_IMUX40 CLBLM_R_X39Y37/CLBLM_M_D1 CLBLM_R_X41Y34/CLBLM_IMUX23 CLBLM_R_X41Y34/CLBLM_IMUX47 CLBLM_R_X41Y34/CLBLM_L_C3 CLBLM_R_X41Y34/CLBLM_M_D5 CLBLM_R_X41Y34/CLBLM_WL1END3 CLBLM_R_X41Y35/CLBLM_IMUX40 CLBLM_R_X41Y35/CLBLM_M_D1 CLBLM_R_X41Y36/CLBLM_IMUX40 CLBLM_R_X41Y36/CLBLM_M_D1 CLBLM_R_X41Y36/CLBLM_NW2A0 CLBLM_R_X41Y37/CLBLM_IMUX40 CLBLM_R_X41Y37/CLBLM_M_D1 CLBLM_R_X41Y38/CLBLM_IMUX40 CLBLM_R_X41Y38/CLBLM_M_D1 INT_L_X38Y35/NW2END_S0_0 INT_L_X38Y36/NE2BEG0 INT_L_X38Y36/NW2END0 INT_L_X38Y37/NE2A0 INT_L_X40Y34/WL1END2 INT_L_X40Y34/WR1BEG_S0 INT_L_X40Y35/WR1BEG0 INT_L_X40Y37/EE2A0 INT_L_X42Y34/WL1BEG3 INT_L_X42Y35/IMUX_L1 INT_L_X42Y35/IMUX_L17 INT_L_X42Y35/LOGIC_OUTS_L4 INT_L_X42Y35/NW2BEG0 INT_L_X42Y35/WL1BEG_N3 INT_L_X42Y36/NW2A0 INT_R_X39Y34/WR1END_S1_0 INT_R_X39Y35/IMUX40 INT_R_X39Y35/NW2BEG0 INT_R_X39Y35/WR1END0 INT_R_X39Y36/NE2END_S3_0 INT_R_X39Y36/NW2A0 INT_R_X39Y37/EE2BEG0 INT_R_X39Y37/IMUX40 INT_R_X39Y37/NE2END0 INT_R_X41Y34/IMUX23 INT_R_X41Y34/IMUX47 INT_R_X41Y34/WL1BEG2 INT_R_X41Y34/WL1END3 INT_R_X41Y35/IMUX40 INT_R_X41Y35/NW2END_S0_0 INT_R_X41Y35/SS2END0 INT_R_X41Y35/WL1END_N1_3 INT_R_X41Y36/IMUX40 INT_R_X41Y36/NW2END0 INT_R_X41Y36/SS2A0 INT_R_X41Y37/EE2END0 INT_R_X41Y37/IMUX40 INT_R_X41Y37/NR1BEG0 INT_R_X41Y37/SS2BEG0 INT_R_X41Y38/IMUX40 INT_R_X41Y38/NR1END0 VBRK_X99Y37/VBRK_WR1END0 VBRK_X99Y39/VBRK_EE2BEG0 
pips: CLBLL_L_X42Y35/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X42Y35/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_L_X42Y35/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 INT_L_X38Y36/INT_L.NW2END0->>NE2BEG0 INT_L_X40Y34/INT_L.WL1END2->>WR1BEG_S0 INT_L_X42Y35/INT_L.LOGIC_OUTS_L4->>IMUX_L1 INT_L_X42Y35/INT_L.LOGIC_OUTS_L4->>IMUX_L17 INT_L_X42Y35/INT_L.LOGIC_OUTS_L4->>NW2BEG0 INT_L_X42Y35/INT_L.LOGIC_OUTS_L4->>WL1BEG_N3 INT_R_X39Y35/INT_R.WR1END0->>IMUX40 INT_R_X39Y35/INT_R.WR1END0->>NW2BEG0 INT_R_X39Y37/INT_R.NE2END0->>EE2BEG0 INT_R_X39Y37/INT_R.NE2END0->>IMUX40 INT_R_X41Y34/INT_R.WL1END3->>IMUX23 INT_R_X41Y34/INT_R.WL1END3->>IMUX47 INT_R_X41Y34/INT_R.WL1END3->>WL1BEG2 INT_R_X41Y35/INT_R.SS2END0->>IMUX40 INT_R_X41Y36/INT_R.NW2END0->>IMUX40 INT_R_X41Y37/INT_R.EE2END0->>IMUX40 INT_R_X41Y37/INT_R.EE2END0->>NR1BEG0 INT_R_X41Y37/INT_R.EE2END0->>SS2BEG0 INT_R_X41Y38/INT_R.NR1END0->>IMUX40 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/ADDRD1 - 
wires: CLBLL_L_X40Y35/CLBLL_WR1END3 CLBLL_L_X40Y36/CLBLL_EE2BEG2 CLBLL_L_X40Y37/CLBLL_EE2BEG2 CLBLL_L_X40Y38/CLBLL_NE2A2 CLBLL_L_X42Y34/CLBLL_SW2A1 CLBLL_L_X42Y35/CLBLL_IMUX24 CLBLL_L_X42Y35/CLBLL_IMUX32 CLBLL_L_X42Y35/CLBLL_IMUX8 CLBLL_L_X42Y35/CLBLL_LL_A5 CLBLL_L_X42Y35/CLBLL_LL_B5 CLBLL_L_X42Y35/CLBLL_LL_BQ CLBLL_L_X42Y35/CLBLL_LL_C1 CLBLL_L_X42Y35/CLBLL_LOGIC_OUTS5 CLBLL_L_X42Y35/CLBLL_WW2A1 CLBLL_L_X42Y38/CLBLL_EE2A2 CLBLL_L_X42Y38/CLBLL_WR1END3 CLBLM_R_X39Y35/CLBLM_IMUX45 CLBLM_R_X39Y35/CLBLM_M_D2 CLBLM_R_X39Y35/CLBLM_WR1END3 CLBLM_R_X39Y36/CLBLM_EE2BEG2 CLBLM_R_X39Y37/CLBLM_EE2BEG2 CLBLM_R_X39Y37/CLBLM_IMUX45 CLBLM_R_X39Y37/CLBLM_M_D2 CLBLM_R_X39Y38/CLBLM_NE2A2 CLBLM_R_X41Y34/CLBLM_IMUX34 CLBLM_R_X41Y34/CLBLM_IMUX43 CLBLM_R_X41Y34/CLBLM_L_C6 CLBLM_R_X41Y34/CLBLM_M_D6 CLBLM_R_X41Y34/CLBLM_SW2A1 CLBLM_R_X41Y35/CLBLM_IMUX45 CLBLM_R_X41Y35/CLBLM_M_D2 CLBLM_R_X41Y35/CLBLM_WW2A1 CLBLM_R_X41Y36/CLBLM_IMUX45 CLBLM_R_X41Y36/CLBLM_M_D2 CLBLM_R_X41Y37/CLBLM_IMUX45 CLBLM_R_X41Y37/CLBLM_M_D2 CLBLM_R_X41Y38/CLBLM_EE2A2 CLBLM_R_X41Y38/CLBLM_IMUX45 CLBLM_R_X41Y38/CLBLM_M_D2 CLBLM_R_X41Y38/CLBLM_WR1END3 INT_L_X40Y35/ER1BEG2 INT_L_X40Y35/WR1BEG3 INT_L_X40Y35/WW2END1 INT_L_X40Y36/EE2A2 INT_L_X40Y37/EE2A2 INT_L_X40Y38/EE2BEG2 INT_L_X40Y38/NE2END2 INT_L_X42Y34/FAN_BOUNCE_S3_2 INT_L_X42Y34/SW2A1 INT_L_X42Y35/FAN_ALT2 INT_L_X42Y35/FAN_BOUNCE2 INT_L_X42Y35/IMUX_L24 INT_L_X42Y35/IMUX_L32 INT_L_X42Y35/IMUX_L8 INT_L_X42Y35/LOGIC_OUTS_L5 INT_L_X42Y35/SW2BEG1 INT_L_X42Y35/WW2BEG1 INT_L_X42Y38/EE2END2 INT_L_X42Y38/WR1BEG3 INT_R_X39Y35/IMUX45 INT_R_X39Y35/NL1BEG2 INT_R_X39Y35/WR1END3 INT_R_X39Y36/EE2BEG2 INT_R_X39Y36/NL1END2 INT_R_X39Y36/NR1BEG2 INT_R_X39Y37/EE2BEG2 INT_R_X39Y37/IMUX45 INT_R_X39Y37/NE2BEG2 INT_R_X39Y37/NR1END2 INT_R_X39Y38/NE2A2 INT_R_X41Y34/IMUX34 INT_R_X41Y34/IMUX43 INT_R_X41Y34/SW2END1 INT_R_X41Y35/ER1END2 INT_R_X41Y35/IMUX45 INT_R_X41Y35/WW2A1 INT_R_X41Y36/EE2END2 INT_R_X41Y36/IMUX45 INT_R_X41Y37/EE2END2 INT_R_X41Y37/IMUX45 INT_R_X41Y38/EE2A2 INT_R_X41Y38/IMUX45 INT_R_X41Y38/WR1END3 VBRK_X99Y37/VBRK_WR1END3 VBRK_X99Y38/VBRK_EE2BEG2 VBRK_X99Y39/VBRK_EE2BEG2 VBRK_X99Y40/VBRK_NE2A2 
pips: CLBLL_L_X42Y35/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_L_X42Y35/CLBLL_L.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_L_X42Y35/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_L_X42Y35/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 INT_L_X40Y35/INT_L.WW2END1->>ER1BEG2 INT_L_X40Y35/INT_L.WW2END1->>WR1BEG3 INT_L_X40Y38/INT_L.NE2END2->>EE2BEG2 INT_L_X42Y35/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X42Y35/INT_L.FAN_BOUNCE2->>IMUX_L24 INT_L_X42Y35/INT_L.FAN_BOUNCE2->>IMUX_L32 INT_L_X42Y35/INT_L.FAN_BOUNCE2->>IMUX_L8 INT_L_X42Y35/INT_L.LOGIC_OUTS_L5->>FAN_ALT2 INT_L_X42Y35/INT_L.LOGIC_OUTS_L5->>SW2BEG1 INT_L_X42Y35/INT_L.LOGIC_OUTS_L5->>WW2BEG1 INT_L_X42Y38/INT_L.EE2END2->>WR1BEG3 INT_R_X39Y35/INT_R.WR1END3->>IMUX45 INT_R_X39Y35/INT_R.WR1END3->>NL1BEG2 INT_R_X39Y36/INT_R.NL1END2->>EE2BEG2 INT_R_X39Y36/INT_R.NL1END2->>NR1BEG2 INT_R_X39Y37/INT_R.NR1END2->>EE2BEG2 INT_R_X39Y37/INT_R.NR1END2->>IMUX45 INT_R_X39Y37/INT_R.NR1END2->>NE2BEG2 INT_R_X41Y34/INT_R.SW2END1->>IMUX34 INT_R_X41Y34/INT_R.SW2END1->>IMUX43 INT_R_X41Y35/INT_R.ER1END2->>IMUX45 INT_R_X41Y36/INT_R.EE2END2->>IMUX45 INT_R_X41Y37/INT_R.EE2END2->>IMUX45 INT_R_X41Y38/INT_R.WR1END3->>IMUX45 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/ADDRD2 - 
wires: CLBLL_L_X40Y34/CLBLL_ER1BEG3 CLBLL_L_X40Y34/CLBLL_WW2END2 CLBLL_L_X40Y35/CLBLL_NE4BEG3 CLBLL_L_X40Y35/CLBLL_WW2END2 CLBLL_L_X40Y37/CLBLL_EE2BEG3 CLBLL_L_X42Y34/CLBLL_SW2A2 CLBLL_L_X42Y35/CLBLL_IMUX31 CLBLL_L_X42Y35/CLBLL_IMUX7 CLBLL_L_X42Y35/CLBLL_LL_A1 CLBLL_L_X42Y35/CLBLL_LL_C5 CLBLL_L_X42Y35/CLBLL_LL_CQ CLBLL_L_X42Y35/CLBLL_LOGIC_OUTS6 CLBLL_L_X42Y35/CLBLL_WR1END3 CLBLM_R_X39Y34/CLBLM_ER1BEG3 CLBLM_R_X39Y34/CLBLM_WW2END2 CLBLM_R_X39Y35/CLBLM_IMUX38 CLBLM_R_X39Y35/CLBLM_M_D3 CLBLM_R_X39Y35/CLBLM_NE4BEG3 CLBLM_R_X39Y35/CLBLM_WW2END2 CLBLM_R_X39Y37/CLBLM_EE2BEG3 CLBLM_R_X39Y37/CLBLM_IMUX38 CLBLM_R_X39Y37/CLBLM_M_D3 CLBLM_R_X41Y34/CLBLM_IMUX21 CLBLM_R_X41Y34/CLBLM_IMUX45 CLBLM_R_X41Y34/CLBLM_L_C4 CLBLM_R_X41Y34/CLBLM_M_D2 CLBLM_R_X41Y34/CLBLM_SW2A2 CLBLM_R_X41Y35/CLBLM_IMUX38 CLBLM_R_X41Y35/CLBLM_M_D3 CLBLM_R_X41Y35/CLBLM_WR1END3 CLBLM_R_X41Y36/CLBLM_IMUX38 CLBLM_R_X41Y36/CLBLM_M_D3 CLBLM_R_X41Y37/CLBLM_IMUX38 CLBLM_R_X41Y37/CLBLM_M_D3 CLBLM_R_X41Y38/CLBLM_IMUX38 CLBLM_R_X41Y38/CLBLM_M_D3 INT_L_X38Y36/NE2BEG3 INT_L_X38Y36/NW2END3 INT_L_X38Y37/NE2A3 INT_L_X40Y34/ER1END3 INT_L_X40Y34/NE2BEG3 INT_L_X40Y34/WW2A2 INT_L_X40Y35/ER1END_N3_3 INT_L_X40Y35/NE2A3 INT_L_X40Y35/NE6A3 INT_L_X40Y35/WW2A2 INT_L_X40Y36/NE6B3 INT_L_X40Y37/EE2A3 INT_L_X40Y37/NE6C3 INT_L_X40Y38/NE6D3 INT_L_X40Y39/NE6E3 INT_L_X42Y34/SW2A2 INT_L_X42Y35/BYP_ALT3 INT_L_X42Y35/BYP_BOUNCE3 INT_L_X42Y35/IMUX_L31 INT_L_X42Y35/IMUX_L7 INT_L_X42Y35/LOGIC_OUTS_L6 INT_L_X42Y35/SW2BEG2 INT_L_X42Y35/WR1BEG3 INT_L_X42Y36/BYP_BOUNCE_N3_3 INT_R_X39Y34/ER1BEG3 INT_R_X39Y34/WW2END2 INT_R_X39Y35/IMUX38 INT_R_X39Y35/NE6BEG3 INT_R_X39Y35/NW2BEG3 INT_R_X39Y35/WW2END2 INT_R_X39Y36/NW2A3 INT_R_X39Y37/EE2BEG3 INT_R_X39Y37/IMUX38 INT_R_X39Y37/NE2END3 INT_R_X41Y34/IMUX21 INT_R_X41Y34/IMUX45 INT_R_X41Y34/SW2END2 INT_R_X41Y34/WW2BEG2 INT_R_X41Y35/IMUX38 INT_R_X41Y35/NE2END3 INT_R_X41Y35/WR1END3 INT_R_X41Y35/WW2BEG2 INT_R_X41Y36/IMUX38 INT_R_X41Y36/SL1END3 INT_R_X41Y37/EE2END3 INT_R_X41Y37/IMUX38 INT_R_X41Y37/SL1BEG3 INT_R_X41Y38/IMUX38 INT_R_X41Y38/SL1END3 INT_R_X41Y39/NE6END3 INT_R_X41Y39/SL1BEG3 VBRK_X99Y36/VBRK_ER1BEG3 VBRK_X99Y36/VBRK_WW2END2 VBRK_X99Y37/VBRK_NE4BEG3 VBRK_X99Y37/VBRK_WW2END2 VBRK_X99Y39/VBRK_EE2BEG3 
pips: CLBLL_L_X42Y35/CLBLL_L.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_L_X42Y35/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_L_X42Y35/CLBLL_L.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 INT_L_X38Y36/INT_L.NW2END3->>NE2BEG3 INT_L_X40Y34/INT_L.ER1END3->>NE2BEG3 INT_L_X42Y35/INT_L.BYP_ALT3->>BYP_BOUNCE3 INT_L_X42Y35/INT_L.BYP_BOUNCE3->>IMUX_L31 INT_L_X42Y35/INT_L.BYP_BOUNCE3->>IMUX_L7 INT_L_X42Y35/INT_L.LOGIC_OUTS_L6->>BYP_ALT3 INT_L_X42Y35/INT_L.LOGIC_OUTS_L6->>SW2BEG2 INT_L_X42Y35/INT_L.LOGIC_OUTS_L6->>WR1BEG3 INT_R_X39Y34/INT_R.WW2END2->>ER1BEG3 INT_R_X39Y35/INT_R.WW2END2->>IMUX38 INT_R_X39Y35/INT_R.WW2END2->>NE6BEG3 INT_R_X39Y35/INT_R.WW2END2->>NW2BEG3 INT_R_X39Y37/INT_R.NE2END3->>EE2BEG3 INT_R_X39Y37/INT_R.NE2END3->>IMUX38 INT_R_X41Y34/INT_R.SW2END2->>IMUX21 INT_R_X41Y34/INT_R.SW2END2->>IMUX45 INT_R_X41Y34/INT_R.SW2END2->>WW2BEG2 INT_R_X41Y35/INT_R.NE2END3->>IMUX38 INT_R_X41Y35/INT_R.WR1END3->>WW2BEG2 INT_R_X41Y36/INT_R.SL1END3->>IMUX38 INT_R_X41Y37/INT_R.EE2END3->>IMUX38 INT_R_X41Y37/INT_R.EE2END3->>SL1BEG3 INT_R_X41Y38/INT_R.SL1END3->>IMUX38 INT_R_X41Y39/INT_R.NE6END3->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/ADDRD3 - 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/ADDRD4 - 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/WE - 
wires: CLBLL_L_X40Y36/CLBLL_NE2A2 CLBLL_L_X40Y37/CLBLL_NW2A2 CLBLL_L_X40Y38/CLBLL_EE2BEG2 CLBLL_L_X42Y35/CLBLL_IMUX12 CLBLL_L_X42Y35/CLBLL_IMUX29 CLBLL_L_X42Y35/CLBLL_IMUX4 CLBLL_L_X42Y35/CLBLL_LL_A6 CLBLL_L_X42Y35/CLBLL_LL_B6 CLBLL_L_X42Y35/CLBLL_LL_C2 CLBLL_L_X42Y35/CLBLL_SE2A2 CLBLM_R_X39Y32/CLBLM_LOGIC_OUTS16 CLBLM_R_X39Y32/CLBLM_L_AMUX CLBLM_R_X39Y35/CLBLM_FAN7 CLBLM_R_X39Y35/CLBLM_M_CE CLBLM_R_X39Y36/CLBLM_NE2A2 CLBLM_R_X39Y37/CLBLM_FAN7 CLBLM_R_X39Y37/CLBLM_M_CE CLBLM_R_X39Y37/CLBLM_NW2A2 CLBLM_R_X39Y38/CLBLM_EE2BEG2 CLBLM_R_X41Y35/CLBLM_FAN7 CLBLM_R_X41Y35/CLBLM_M_CE CLBLM_R_X41Y35/CLBLM_SE2A2 CLBLM_R_X41Y36/CLBLM_FAN7 CLBLM_R_X41Y36/CLBLM_M_CE CLBLM_R_X41Y37/CLBLM_FAN7 CLBLM_R_X41Y37/CLBLM_M_CE CLBLM_R_X41Y38/CLBLM_FAN7 CLBLM_R_X41Y38/CLBLM_M_CE INT_L_X38Y35/SE2A2 INT_L_X38Y36/SE2BEG2 INT_L_X38Y36/SW2END2 INT_L_X40Y36/NE2END2 INT_L_X40Y36/NW2BEG2 INT_L_X40Y37/NW2A2 INT_L_X40Y38/EE2A2 INT_L_X42Y35/IMUX_L12 INT_L_X42Y35/IMUX_L29 INT_L_X42Y35/IMUX_L4 INT_L_X42Y35/SE2END2 INT_R_X39Y32/LOGIC_OUTS16 INT_R_X39Y32/NN6BEG2 INT_R_X39Y33/NN6A2 INT_R_X39Y34/NN6B2 INT_R_X39Y35/FAN7 INT_R_X39Y35/FAN_ALT7 INT_R_X39Y35/NE2BEG2 INT_R_X39Y35/NN6C2 INT_R_X39Y35/SE2END2 INT_R_X39Y36/NE2A2 INT_R_X39Y36/NN6D2 INT_R_X39Y36/SW2A2 INT_R_X39Y37/FAN7 INT_R_X39Y37/FAN_ALT7 INT_R_X39Y37/NN6E2 INT_R_X39Y37/NW2END2 INT_R_X39Y37/SR1END2 INT_R_X39Y37/SW2BEG2 INT_R_X39Y38/EE2BEG2 INT_R_X39Y38/NN6END2 INT_R_X39Y38/SR1BEG2 INT_R_X41Y35/FAN7 INT_R_X41Y35/FAN_ALT7 INT_R_X41Y35/SE2A2 INT_R_X41Y35/SL1END2 INT_R_X41Y36/FAN7 INT_R_X41Y36/FAN_ALT7 INT_R_X41Y36/SE2BEG2 INT_R_X41Y36/SL1BEG2 INT_R_X41Y36/SL1END2 INT_R_X41Y37/FAN7 INT_R_X41Y37/FAN_ALT7 INT_R_X41Y37/SL1BEG2 INT_R_X41Y37/SL1END2 INT_R_X41Y38/EE2END2 INT_R_X41Y38/FAN7 INT_R_X41Y38/FAN_ALT7 INT_R_X41Y38/SL1BEG2 VBRK_X99Y38/VBRK_NE2A2 VBRK_X99Y39/VBRK_NW2A2 VBRK_X99Y40/VBRK_EE2BEG2 
pips: CLBLL_L_X42Y35/CLBLL_L.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_L_X42Y35/CLBLL_L.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_L_X42Y35/CLBLL_L.CLBLL_IMUX4->CLBLL_LL_A6 CLBLM_R_X39Y32/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 CLBLM_R_X39Y35/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X39Y37/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X41Y35/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X41Y36/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X41Y37/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X41Y38/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE INT_L_X38Y36/INT_L.SW2END2->>SE2BEG2 INT_L_X40Y36/INT_L.NE2END2->>NW2BEG2 INT_L_X42Y35/INT_L.SE2END2->>IMUX_L12 INT_L_X42Y35/INT_L.SE2END2->>IMUX_L29 INT_L_X42Y35/INT_L.SE2END2->>IMUX_L4 INT_R_X39Y32/INT_R.LOGIC_OUTS16->>NN6BEG2 INT_R_X39Y35/INT_R.FAN_ALT7->>FAN7 INT_R_X39Y35/INT_R.SE2END2->>FAN_ALT7 INT_R_X39Y35/INT_R.SE2END2->>NE2BEG2 INT_R_X39Y37/INT_R.FAN_ALT7->>FAN7 INT_R_X39Y37/INT_R.NW2END2->>FAN_ALT7 INT_R_X39Y37/INT_R.SR1END2->>SW2BEG2 INT_R_X39Y38/INT_R.NN6END2->>EE2BEG2 INT_R_X39Y38/INT_R.NN6END2->>SR1BEG2 INT_R_X41Y35/INT_R.FAN_ALT7->>FAN7 INT_R_X41Y35/INT_R.SL1END2->>FAN_ALT7 INT_R_X41Y36/INT_R.FAN_ALT7->>FAN7 INT_R_X41Y36/INT_R.SL1END2->>FAN_ALT7 INT_R_X41Y36/INT_R.SL1END2->>SE2BEG2 INT_R_X41Y36/INT_R.SL1END2->>SL1BEG2 INT_R_X41Y37/INT_R.FAN_ALT7->>FAN7 INT_R_X41Y37/INT_R.SL1END2->>FAN_ALT7 INT_R_X41Y37/INT_R.SL1END2->>SL1BEG2 INT_R_X41Y38/INT_R.EE2END2->>FAN_ALT7 INT_R_X41Y38/INT_R.EE2END2->>SL1BEG2 INT_R_X41Y38/INT_R.FAN_ALT7->>FAN7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/DOA1 - 
wires: CLBLM_R_X39Y36/CLBLM_IMUX25 CLBLM_R_X39Y36/CLBLM_L_B5 CLBLM_R_X39Y37/CLBLM_LOGIC_OUTS12 CLBLM_R_X39Y37/CLBLM_M_A INT_R_X39Y36/IMUX25 INT_R_X39Y36/SL1END0 INT_R_X39Y37/LOGIC_OUTS12 INT_R_X39Y37/SL1BEG0 
pips: CLBLM_R_X39Y36/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X39Y37/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_R_X39Y36/INT_R.SL1END0->>IMUX25 INT_R_X39Y37/INT_R.LOGIC_OUTS12->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/DIA1 - 
wires: CLBLL_L_X40Y37/CLBLL_WW2END3 CLBLM_R_X39Y37/CLBLM_BYP1 CLBLM_R_X39Y37/CLBLM_M_AX CLBLM_R_X39Y37/CLBLM_WW2END3 CLBLM_R_X41Y40/CLBLM_LOGIC_OUTS11 CLBLM_R_X41Y40/CLBLM_L_D INT_L_X40Y37/WW2A3 INT_R_X39Y37/BYP1 INT_R_X39Y37/BYP_ALT1 INT_R_X39Y37/SR1BEG_S0 INT_R_X39Y37/WW2END3 INT_R_X39Y38/WW2END_N0_3 INT_R_X41Y37/SL1END3 INT_R_X41Y37/WW2BEG3 INT_R_X41Y38/SL1BEG3 INT_R_X41Y38/SS2END3 INT_R_X41Y39/SS2A3 INT_R_X41Y39/SS2END_N0_3 INT_R_X41Y40/LOGIC_OUTS11 INT_R_X41Y40/SS2BEG3 VBRK_X99Y39/VBRK_WW2END3 
pips: CLBLM_R_X39Y37/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X41Y40/CLBLM_R.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_R_X39Y37/INT_R.BYP_ALT1->>BYP1 INT_R_X39Y37/INT_R.SR1BEG_S0->>BYP_ALT1 INT_R_X39Y37/INT_R.WW2END3->>SR1BEG_S0 INT_R_X41Y37/INT_R.SL1END3->>WW2BEG3 INT_R_X41Y38/INT_R.SS2END3->>SL1BEG3 INT_R_X41Y40/INT_R.LOGIC_OUTS11->>SS2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/DOB0 - 
wires: CLBLM_R_X39Y37/CLBLM_IMUX23 CLBLM_R_X39Y37/CLBLM_LOGIC_OUTS21 CLBLM_R_X39Y37/CLBLM_L_C3 CLBLM_R_X39Y37/CLBLM_M_BMUX INT_R_X39Y37/IMUX23 INT_R_X39Y37/LOGIC_OUTS21 
pips: CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X39Y37/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_R_X39Y37/INT_R.LOGIC_OUTS21->>IMUX23 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/DIB0 - 
wires: CLBLL_L_X40Y37/CLBLL_WW2END0 CLBLL_L_X42Y37/CLBLL_WL1END0 CLBLM_R_X39Y37/CLBLM_FAN2 CLBLM_R_X39Y37/CLBLM_M_BI CLBLM_R_X39Y37/CLBLM_WW2END0 CLBLM_R_X41Y37/CLBLM_WL1END0 CLBLM_R_X43Y37/CLBLM_LOGIC_OUTS14 CLBLM_R_X43Y37/CLBLM_M_C INT_L_X40Y37/WW2A0 INT_L_X42Y37/WL1BEG0 INT_L_X42Y37/WL1END1 INT_R_X39Y37/FAN2 INT_R_X39Y37/FAN_ALT2 INT_R_X39Y37/WW2END0 INT_R_X41Y37/WL1END0 INT_R_X41Y37/WW2BEG0 INT_R_X43Y37/LOGIC_OUTS14 INT_R_X43Y37/WL1BEG1 VBRK_X99Y39/VBRK_WW2END0 
pips: CLBLM_R_X39Y37/CLBLM_R.CLBLM_FAN2->CLBLM_M_BI CLBLM_R_X43Y37/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X42Y37/INT_L.WL1END1->>WL1BEG0 INT_R_X39Y37/INT_R.FAN_ALT2->>FAN2 INT_R_X39Y37/INT_R.WW2END0->>FAN_ALT2 INT_R_X41Y37/INT_R.WL1END0->>WW2BEG0 INT_R_X43Y37/INT_R.LOGIC_OUTS14->>WL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/ADDRB0 - 
wires: CLBLL_L_X40Y34/CLBLL_IMUX7 CLBLL_L_X40Y34/CLBLL_LL_A1 CLBLL_L_X40Y34/CLBLL_SE2A3 CLBLL_L_X40Y35/CLBLL_SW2A3 CLBLL_L_X40Y36/CLBLL_SE2A3 CLBLL_L_X40Y37/CLBLL_SW2A0 CLBLL_L_X40Y37/CLBLL_SW2A3 CLBLM_R_X39Y34/CLBLM_SE2A3 CLBLM_R_X39Y35/CLBLM_IMUX15 CLBLM_R_X39Y35/CLBLM_IMUX32 CLBLM_R_X39Y35/CLBLM_IMUX7 CLBLM_R_X39Y35/CLBLM_M_A1 CLBLM_R_X39Y35/CLBLM_M_B1 CLBLM_R_X39Y35/CLBLM_M_C1 CLBLM_R_X39Y35/CLBLM_SW2A3 CLBLM_R_X39Y36/CLBLM_SE2A3 CLBLM_R_X39Y37/CLBLM_IMUX15 CLBLM_R_X39Y37/CLBLM_IMUX32 CLBLM_R_X39Y37/CLBLM_IMUX7 CLBLM_R_X39Y37/CLBLM_M_A1 CLBLM_R_X39Y37/CLBLM_M_B1 CLBLM_R_X39Y37/CLBLM_M_C1 CLBLM_R_X39Y37/CLBLM_SW2A0 CLBLM_R_X39Y37/CLBLM_SW2A3 CLBLM_R_X41Y34/CLBLM_IMUX44 CLBLM_R_X41Y34/CLBLM_LOGIC_OUTS1 CLBLM_R_X41Y34/CLBLM_L_BQ CLBLM_R_X41Y34/CLBLM_M_D4 CLBLM_R_X41Y35/CLBLM_IMUX15 CLBLM_R_X41Y35/CLBLM_IMUX32 CLBLM_R_X41Y35/CLBLM_IMUX7 CLBLM_R_X41Y35/CLBLM_M_A1 CLBLM_R_X41Y35/CLBLM_M_B1 CLBLM_R_X41Y35/CLBLM_M_C1 CLBLM_R_X41Y36/CLBLM_IMUX15 CLBLM_R_X41Y36/CLBLM_IMUX32 CLBLM_R_X41Y36/CLBLM_IMUX7 CLBLM_R_X41Y36/CLBLM_M_A1 CLBLM_R_X41Y36/CLBLM_M_B1 CLBLM_R_X41Y36/CLBLM_M_C1 CLBLM_R_X41Y37/CLBLM_IMUX15 CLBLM_R_X41Y37/CLBLM_IMUX32 CLBLM_R_X41Y37/CLBLM_IMUX7 CLBLM_R_X41Y37/CLBLM_M_A1 CLBLM_R_X41Y37/CLBLM_M_B1 CLBLM_R_X41Y37/CLBLM_M_C1 CLBLM_R_X41Y38/CLBLM_IMUX15 CLBLM_R_X41Y38/CLBLM_IMUX32 CLBLM_R_X41Y38/CLBLM_IMUX7 CLBLM_R_X41Y38/CLBLM_M_A1 CLBLM_R_X41Y38/CLBLM_M_B1 CLBLM_R_X41Y38/CLBLM_M_C1 INT_L_X40Y34/EL1BEG2 INT_L_X40Y34/IMUX_L7 INT_L_X40Y34/SE2END3 INT_L_X40Y35/EL1BEG3 INT_L_X40Y35/NW2END_S0_0 INT_L_X40Y35/SW2A3 INT_L_X40Y36/EL1BEG_N3 INT_L_X40Y36/NW2END0 INT_L_X40Y36/SE2END3 INT_L_X40Y36/SW2BEG3 INT_L_X40Y37/EL1BEG3 INT_L_X40Y37/NW2END_S0_0 INT_L_X40Y37/SW2A0 INT_L_X40Y37/SW2A3 INT_L_X40Y38/EL1BEG3 INT_L_X40Y38/EL1BEG_N3 INT_L_X40Y38/NW2END0 INT_L_X40Y38/NW2END_S0_0 INT_L_X40Y38/SW2BEG0 INT_L_X40Y38/SW2BEG3 INT_L_X40Y38/WR1END1 INT_L_X40Y39/EL1BEG_N3 INT_L_X40Y39/NW2END0 INT_R_X39Y34/SE2A3 INT_R_X39Y35/IMUX15 INT_R_X39Y35/IMUX32 INT_R_X39Y35/IMUX7 INT_R_X39Y35/SE2BEG3 INT_R_X39Y35/SS2END0 INT_R_X39Y35/SW2END3 INT_R_X39Y36/SE2A3 INT_R_X39Y36/SS2A0 INT_R_X39Y36/SW2END_N0_3 INT_R_X39Y37/IMUX15 INT_R_X39Y37/IMUX32 INT_R_X39Y37/IMUX7 INT_R_X39Y37/SE2BEG3 INT_R_X39Y37/SS2BEG0 INT_R_X39Y37/SW2END0 INT_R_X39Y37/SW2END3 INT_R_X39Y38/SW2END_N0_3 INT_R_X41Y34/EL1END2 INT_R_X41Y34/IMUX44 INT_R_X41Y34/LOGIC_OUTS1 INT_R_X41Y34/NL1BEG0 INT_R_X41Y34/NL1END_S3_0 INT_R_X41Y35/EL1END3 INT_R_X41Y35/IMUX15 INT_R_X41Y35/IMUX32 INT_R_X41Y35/IMUX7 INT_R_X41Y35/NL1END0 INT_R_X41Y35/NR1BEG0 INT_R_X41Y35/NW2BEG0 INT_R_X41Y36/FAN_BOUNCE_S3_4 INT_R_X41Y36/IMUX15 INT_R_X41Y36/IMUX32 INT_R_X41Y36/IMUX7 INT_R_X41Y36/NN2BEG0 INT_R_X41Y36/NR1BEG0 INT_R_X41Y36/NR1END0 INT_R_X41Y36/NW2A0 INT_R_X41Y37/EL1END3 INT_R_X41Y37/FAN_ALT4 INT_R_X41Y37/FAN_BOUNCE4 INT_R_X41Y37/IMUX15 INT_R_X41Y37/IMUX32 INT_R_X41Y37/IMUX7 INT_R_X41Y37/NN2A0 INT_R_X41Y37/NN2END_S2_0 INT_R_X41Y37/NR1END0 INT_R_X41Y37/NW2BEG0 INT_R_X41Y38/EL1END3 INT_R_X41Y38/IMUX15 INT_R_X41Y38/IMUX32 INT_R_X41Y38/IMUX7 INT_R_X41Y38/NN2END0 INT_R_X41Y38/NW2A0 INT_R_X41Y38/NW2BEG0 INT_R_X41Y38/WR1BEG1 INT_R_X41Y39/NW2A0 VBRK_X99Y36/VBRK_SE2A3 VBRK_X99Y37/VBRK_SW2A3 VBRK_X99Y38/VBRK_SE2A3 VBRK_X99Y39/VBRK_SW2A0 VBRK_X99Y39/VBRK_SW2A3 
pips: CLBLL_L_X40Y34/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X41Y34/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X40Y34/INT_L.SE2END3->>EL1BEG2 INT_L_X40Y34/INT_L.SE2END3->>IMUX_L7 INT_L_X40Y36/INT_L.NW2END0->>EL1BEG_N3 INT_L_X40Y36/INT_L.SE2END3->>SW2BEG3 INT_L_X40Y38/INT_L.NW2END0->>EL1BEG_N3 INT_L_X40Y38/INT_L.NW2END_S0_0->>SW2BEG3 INT_L_X40Y38/INT_L.WR1END1->>SW2BEG0 INT_L_X40Y39/INT_L.NW2END0->>EL1BEG_N3 INT_R_X39Y35/INT_R.SS2END0->>IMUX32 INT_R_X39Y35/INT_R.SW2END3->>IMUX15 INT_R_X39Y35/INT_R.SW2END3->>IMUX7 INT_R_X39Y35/INT_R.SW2END3->>SE2BEG3 INT_R_X39Y37/INT_R.SW2END0->>IMUX32 INT_R_X39Y37/INT_R.SW2END0->>SS2BEG0 INT_R_X39Y37/INT_R.SW2END3->>IMUX15 INT_R_X39Y37/INT_R.SW2END3->>IMUX7 INT_R_X39Y37/INT_R.SW2END3->>SE2BEG3 INT_R_X41Y34/INT_R.EL1END2->>IMUX44 INT_R_X41Y34/INT_R.LOGIC_OUTS1->>NL1BEG0 INT_R_X41Y35/INT_R.EL1END3->>IMUX15 INT_R_X41Y35/INT_R.EL1END3->>IMUX7 INT_R_X41Y35/INT_R.NL1END0->>IMUX32 INT_R_X41Y35/INT_R.NL1END0->>NR1BEG0 INT_R_X41Y35/INT_R.NL1END0->>NW2BEG0 INT_R_X41Y36/INT_R.FAN_BOUNCE_S3_4->>IMUX15 INT_R_X41Y36/INT_R.FAN_BOUNCE_S3_4->>IMUX7 INT_R_X41Y36/INT_R.NR1END0->>IMUX32 INT_R_X41Y36/INT_R.NR1END0->>NN2BEG0 INT_R_X41Y36/INT_R.NR1END0->>NR1BEG0 INT_R_X41Y37/INT_R.EL1END3->>IMUX15 INT_R_X41Y37/INT_R.EL1END3->>IMUX7 INT_R_X41Y37/INT_R.FAN_ALT4->>FAN_BOUNCE4 INT_R_X41Y37/INT_R.NR1END0->>FAN_ALT4 INT_R_X41Y37/INT_R.NR1END0->>IMUX32 INT_R_X41Y37/INT_R.NR1END0->>NW2BEG0 INT_R_X41Y38/INT_R.EL1END3->>IMUX15 INT_R_X41Y38/INT_R.EL1END3->>IMUX7 INT_R_X41Y38/INT_R.NN2END0->>IMUX32 INT_R_X41Y38/INT_R.NN2END0->>NW2BEG0 INT_R_X41Y38/INT_R.NN2END0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/ADDRB1 - 
wires: CLBLL_L_X40Y35/CLBLL_SW2A2 CLBLL_L_X40Y35/CLBLL_WR1END1 CLBLL_L_X40Y37/CLBLL_NW2A3 CLBLL_L_X42Y35/CLBLL_NE2A0 CLBLL_L_X42Y35/CLBLL_WR1END1 CLBLM_R_X39Y35/CLBLM_IMUX18 CLBLM_R_X39Y35/CLBLM_IMUX2 CLBLM_R_X39Y35/CLBLM_IMUX29 CLBLM_R_X39Y35/CLBLM_M_A2 CLBLM_R_X39Y35/CLBLM_M_B2 CLBLM_R_X39Y35/CLBLM_M_C2 CLBLM_R_X39Y35/CLBLM_SW2A2 CLBLM_R_X39Y35/CLBLM_WR1END1 CLBLM_R_X39Y37/CLBLM_IMUX18 CLBLM_R_X39Y37/CLBLM_IMUX2 CLBLM_R_X39Y37/CLBLM_IMUX29 CLBLM_R_X39Y37/CLBLM_M_A2 CLBLM_R_X39Y37/CLBLM_M_B2 CLBLM_R_X39Y37/CLBLM_M_C2 CLBLM_R_X39Y37/CLBLM_NW2A3 CLBLM_R_X41Y34/CLBLM_IMUX16 CLBLM_R_X41Y34/CLBLM_IMUX33 CLBLM_R_X41Y34/CLBLM_IMUX40 CLBLM_R_X41Y34/CLBLM_LOGIC_OUTS0 CLBLM_R_X41Y34/CLBLM_L_AQ CLBLM_R_X41Y34/CLBLM_L_B3 CLBLM_R_X41Y34/CLBLM_L_C1 CLBLM_R_X41Y34/CLBLM_M_D1 CLBLM_R_X41Y35/CLBLM_IMUX18 CLBLM_R_X41Y35/CLBLM_IMUX2 CLBLM_R_X41Y35/CLBLM_IMUX29 CLBLM_R_X41Y35/CLBLM_M_A2 CLBLM_R_X41Y35/CLBLM_M_B2 CLBLM_R_X41Y35/CLBLM_M_C2 CLBLM_R_X41Y35/CLBLM_NE2A0 CLBLM_R_X41Y35/CLBLM_WR1END1 CLBLM_R_X41Y36/CLBLM_IMUX18 CLBLM_R_X41Y36/CLBLM_IMUX2 CLBLM_R_X41Y36/CLBLM_IMUX29 CLBLM_R_X41Y36/CLBLM_M_A2 CLBLM_R_X41Y36/CLBLM_M_B2 CLBLM_R_X41Y36/CLBLM_M_C2 CLBLM_R_X41Y37/CLBLM_IMUX18 CLBLM_R_X41Y37/CLBLM_IMUX2 CLBLM_R_X41Y37/CLBLM_IMUX29 CLBLM_R_X41Y37/CLBLM_M_A2 CLBLM_R_X41Y37/CLBLM_M_B2 CLBLM_R_X41Y37/CLBLM_M_C2 CLBLM_R_X41Y38/CLBLM_IMUX18 CLBLM_R_X41Y38/CLBLM_IMUX2 CLBLM_R_X41Y38/CLBLM_IMUX29 CLBLM_R_X41Y38/CLBLM_M_A2 CLBLM_R_X41Y38/CLBLM_M_B2 CLBLM_R_X41Y38/CLBLM_M_C2 INT_L_X40Y34/WR1END_S1_0 INT_L_X40Y35/SW2A2 INT_L_X40Y35/WR1BEG1 INT_L_X40Y35/WR1END0 INT_L_X40Y36/NW2BEG3 INT_L_X40Y36/SW2BEG2 INT_L_X40Y36/WR1END3 INT_L_X40Y37/NW2A3 INT_L_X42Y34/NE2END_S3_0 INT_L_X42Y35/NE2END0 INT_L_X42Y35/WR1BEG1 INT_R_X39Y35/IMUX18 INT_R_X39Y35/IMUX2 INT_R_X39Y35/IMUX29 INT_R_X39Y35/NN2BEG1 INT_R_X39Y35/SW2END2 INT_R_X39Y35/WR1END1 INT_R_X39Y36/NN2A1 INT_R_X39Y37/IMUX18 INT_R_X39Y37/IMUX2 INT_R_X39Y37/IMUX29 INT_R_X39Y37/NN2END1 INT_R_X39Y37/NW2END3 INT_R_X41Y34/FAN_ALT5 INT_R_X41Y34/FAN_BOUNCE5 INT_R_X41Y34/IMUX16 INT_R_X41Y34/IMUX33 INT_R_X41Y34/IMUX40 INT_R_X41Y34/LOGIC_OUTS0 INT_R_X41Y34/NE2BEG0 INT_R_X41Y34/NL1BEG2 INT_R_X41Y34/NL1BEG_N3 INT_R_X41Y34/WR1BEG_S0 INT_R_X41Y35/FAN_BOUNCE_S3_4 INT_R_X41Y35/IMUX18 INT_R_X41Y35/IMUX2 INT_R_X41Y35/IMUX29 INT_R_X41Y35/NE2A0 INT_R_X41Y35/NL1BEG1 INT_R_X41Y35/NL1END2 INT_R_X41Y35/NR1BEG2 INT_R_X41Y35/WR1BEG0 INT_R_X41Y35/WR1END1 INT_R_X41Y36/FAN_ALT4 INT_R_X41Y36/FAN_BOUNCE4 INT_R_X41Y36/IMUX18 INT_R_X41Y36/IMUX2 INT_R_X41Y36/IMUX29 INT_R_X41Y36/NL1BEG1 INT_R_X41Y36/NL1END1 INT_R_X41Y36/NR1BEG2 INT_R_X41Y36/NR1END2 INT_R_X41Y36/WR1BEG3 INT_R_X41Y37/IMUX18 INT_R_X41Y37/IMUX2 INT_R_X41Y37/IMUX29 INT_R_X41Y37/NL1BEG1 INT_R_X41Y37/NL1END1 INT_R_X41Y37/NR1BEG2 INT_R_X41Y37/NR1END2 INT_R_X41Y38/IMUX18 INT_R_X41Y38/IMUX2 INT_R_X41Y38/IMUX29 INT_R_X41Y38/NL1END1 INT_R_X41Y38/NR1END2 VBRK_X99Y37/VBRK_SW2A2 VBRK_X99Y37/VBRK_WR1END1 VBRK_X99Y39/VBRK_NW2A3 
pips: CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X41Y34/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 INT_L_X40Y35/INT_L.WR1END0->>WR1BEG1 INT_L_X40Y36/INT_L.WR1END3->>NW2BEG3 INT_L_X40Y36/INT_L.WR1END3->>SW2BEG2 INT_L_X42Y35/INT_L.NE2END0->>WR1BEG1 INT_R_X39Y35/INT_R.SW2END2->>IMUX29 INT_R_X39Y35/INT_R.WR1END1->>IMUX18 INT_R_X39Y35/INT_R.WR1END1->>IMUX2 INT_R_X39Y35/INT_R.WR1END1->>NN2BEG1 INT_R_X39Y37/INT_R.NN2END1->>IMUX18 INT_R_X39Y37/INT_R.NN2END1->>IMUX2 INT_R_X39Y37/INT_R.NW2END3->>IMUX29 INT_R_X41Y34/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X41Y34/INT_R.FAN_BOUNCE5->>IMUX33 INT_R_X41Y34/INT_R.LOGIC_OUTS0->>IMUX16 INT_R_X41Y34/INT_R.LOGIC_OUTS0->>IMUX40 INT_R_X41Y34/INT_R.LOGIC_OUTS0->>NE2BEG0 INT_R_X41Y34/INT_R.LOGIC_OUTS0->>NL1BEG_N3 INT_R_X41Y34/INT_R.NL1BEG_N3->>FAN_ALT5 INT_R_X41Y34/INT_R.NL1BEG_N3->>NL1BEG2 INT_R_X41Y34/INT_R.NL1BEG_N3->>WR1BEG_S0 INT_R_X41Y35/INT_R.FAN_BOUNCE_S3_4->>IMUX29 INT_R_X41Y35/INT_R.NL1END2->>NL1BEG1 INT_R_X41Y35/INT_R.NL1END2->>NR1BEG2 INT_R_X41Y35/INT_R.WR1END1->>IMUX18 INT_R_X41Y35/INT_R.WR1END1->>IMUX2 INT_R_X41Y36/INT_R.FAN_ALT4->>FAN_BOUNCE4 INT_R_X41Y36/INT_R.NL1END1->>FAN_ALT4 INT_R_X41Y36/INT_R.NL1END1->>IMUX18 INT_R_X41Y36/INT_R.NL1END1->>IMUX2 INT_R_X41Y36/INT_R.NR1END2->>IMUX29 INT_R_X41Y36/INT_R.NR1END2->>NL1BEG1 INT_R_X41Y36/INT_R.NR1END2->>NR1BEG2 INT_R_X41Y36/INT_R.NR1END2->>WR1BEG3 INT_R_X41Y37/INT_R.NL1END1->>IMUX18 INT_R_X41Y37/INT_R.NL1END1->>IMUX2 INT_R_X41Y37/INT_R.NR1END2->>IMUX29 INT_R_X41Y37/INT_R.NR1END2->>NL1BEG1 INT_R_X41Y37/INT_R.NR1END2->>NR1BEG2 INT_R_X41Y38/INT_R.NL1END1->>IMUX18 INT_R_X41Y38/INT_R.NL1END1->>IMUX2 INT_R_X41Y38/INT_R.NR1END2->>IMUX29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/ADDRB2 - 
wires: CLBLL_L_X40Y33/CLBLL_IMUX38 CLBLL_L_X40Y33/CLBLL_LL_D3 CLBLL_L_X40Y34/CLBLL_EL1BEG3 CLBLL_L_X40Y35/CLBLL_NW2A0 CLBLM_R_X39Y34/CLBLM_EL1BEG3 CLBLM_R_X39Y35/CLBLM_IMUX1 CLBLM_R_X39Y35/CLBLM_IMUX17 CLBLM_R_X39Y35/CLBLM_IMUX22 CLBLM_R_X39Y35/CLBLM_M_A3 CLBLM_R_X39Y35/CLBLM_M_B3 CLBLM_R_X39Y35/CLBLM_M_C3 CLBLM_R_X39Y35/CLBLM_NW2A0 CLBLM_R_X39Y37/CLBLM_IMUX1 CLBLM_R_X39Y37/CLBLM_IMUX17 CLBLM_R_X39Y37/CLBLM_IMUX22 CLBLM_R_X39Y37/CLBLM_M_A3 CLBLM_R_X39Y37/CLBLM_M_B3 CLBLM_R_X39Y37/CLBLM_M_C3 CLBLM_R_X41Y34/CLBLM_IMUX14 CLBLM_R_X41Y34/CLBLM_IMUX30 CLBLM_R_X41Y34/CLBLM_IMUX38 CLBLM_R_X41Y34/CLBLM_LOGIC_OUTS17 CLBLM_R_X41Y34/CLBLM_L_B1 CLBLM_R_X41Y34/CLBLM_L_BMUX CLBLM_R_X41Y34/CLBLM_L_C5 CLBLM_R_X41Y34/CLBLM_M_D3 CLBLM_R_X41Y35/CLBLM_IMUX1 CLBLM_R_X41Y35/CLBLM_IMUX17 CLBLM_R_X41Y35/CLBLM_IMUX22 CLBLM_R_X41Y35/CLBLM_M_A3 CLBLM_R_X41Y35/CLBLM_M_B3 CLBLM_R_X41Y35/CLBLM_M_C3 CLBLM_R_X41Y36/CLBLM_IMUX1 CLBLM_R_X41Y36/CLBLM_IMUX17 CLBLM_R_X41Y36/CLBLM_IMUX22 CLBLM_R_X41Y36/CLBLM_M_A3 CLBLM_R_X41Y36/CLBLM_M_B3 CLBLM_R_X41Y36/CLBLM_M_C3 CLBLM_R_X41Y37/CLBLM_IMUX1 CLBLM_R_X41Y37/CLBLM_IMUX17 CLBLM_R_X41Y37/CLBLM_IMUX22 CLBLM_R_X41Y37/CLBLM_M_A3 CLBLM_R_X41Y37/CLBLM_M_B3 CLBLM_R_X41Y37/CLBLM_M_C3 CLBLM_R_X41Y38/CLBLM_IMUX1 CLBLM_R_X41Y38/CLBLM_IMUX17 CLBLM_R_X41Y38/CLBLM_IMUX22 CLBLM_R_X41Y38/CLBLM_M_A3 CLBLM_R_X41Y38/CLBLM_M_B3 CLBLM_R_X41Y38/CLBLM_M_C3 INT_L_X40Y33/IMUX_L38 INT_L_X40Y33/SW2END3 INT_L_X40Y34/EL1END3 INT_L_X40Y34/ER1BEG_S0 INT_L_X40Y34/NW2BEG0 INT_L_X40Y34/SW2END_N0_3 INT_L_X40Y35/ER1BEG0 INT_L_X40Y35/NW2A0 INT_R_X39Y34/EL1BEG3 INT_R_X39Y34/NW2END_S0_0 INT_R_X39Y35/EL1BEG_N3 INT_R_X39Y35/FAN_ALT5 INT_R_X39Y35/FAN_BOUNCE5 INT_R_X39Y35/IMUX1 INT_R_X39Y35/IMUX17 INT_R_X39Y35/IMUX22 INT_R_X39Y35/NL1BEG_N3 INT_R_X39Y35/NN2BEG0 INT_R_X39Y35/NW2END0 INT_R_X39Y36/NN2A0 INT_R_X39Y36/NN2END_S2_0 INT_R_X39Y37/IMUX1 INT_R_X39Y37/IMUX17 INT_R_X39Y37/IMUX22 INT_R_X39Y37/NL1BEG_N3 INT_R_X39Y37/NN2END0 INT_R_X41Y33/SW2A3 INT_R_X41Y34/IMUX14 INT_R_X41Y34/IMUX30 INT_R_X41Y34/IMUX38 INT_R_X41Y34/LOGIC_OUTS17 INT_R_X41Y34/NR1BEG3 INT_R_X41Y34/SW2BEG3 INT_R_X41Y35/BYP_ALT7 INT_R_X41Y35/BYP_BOUNCE7 INT_R_X41Y35/ER1END0 INT_R_X41Y35/IMUX1 INT_R_X41Y35/IMUX17 INT_R_X41Y35/IMUX22 INT_R_X41Y35/NR1BEG3 INT_R_X41Y35/NR1END3 INT_R_X41Y36/BYP_ALT7 INT_R_X41Y36/BYP_BOUNCE7 INT_R_X41Y36/BYP_BOUNCE_N3_7 INT_R_X41Y36/IMUX1 INT_R_X41Y36/IMUX17 INT_R_X41Y36/IMUX22 INT_R_X41Y36/NR1BEG3 INT_R_X41Y36/NR1END3 INT_R_X41Y37/BYP_ALT7 INT_R_X41Y37/BYP_BOUNCE7 INT_R_X41Y37/BYP_BOUNCE_N3_7 INT_R_X41Y37/IMUX1 INT_R_X41Y37/IMUX17 INT_R_X41Y37/IMUX22 INT_R_X41Y37/NR1BEG3 INT_R_X41Y37/NR1END3 INT_R_X41Y38/BYP_BOUNCE_N3_7 INT_R_X41Y38/IMUX1 INT_R_X41Y38/IMUX17 INT_R_X41Y38/IMUX22 INT_R_X41Y38/NR1END3 VBRK_X99Y36/VBRK_EL1BEG3 VBRK_X99Y37/VBRK_NW2A0 
pips: CLBLL_L_X40Y33/CLBLL_L.CLBLL_IMUX38->CLBLL_LL_D3 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X41Y34/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 INT_L_X40Y33/INT_L.SW2END3->>IMUX_L38 INT_L_X40Y34/INT_L.EL1END3->>ER1BEG_S0 INT_L_X40Y34/INT_L.SW2END_N0_3->>NW2BEG0 INT_R_X39Y35/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X39Y35/INT_R.FAN_BOUNCE5->>IMUX1 INT_R_X39Y35/INT_R.FAN_BOUNCE5->>IMUX17 INT_R_X39Y35/INT_R.NL1BEG_N3->>FAN_ALT5 INT_R_X39Y35/INT_R.NL1BEG_N3->>IMUX22 INT_R_X39Y35/INT_R.NW2END0->>EL1BEG_N3 INT_R_X39Y35/INT_R.NW2END0->>NL1BEG_N3 INT_R_X39Y35/INT_R.NW2END0->>NN2BEG0 INT_R_X39Y37/INT_R.NL1BEG_N3->>IMUX22 INT_R_X39Y37/INT_R.NN2END0->>IMUX1 INT_R_X39Y37/INT_R.NN2END0->>IMUX17 INT_R_X39Y37/INT_R.NN2END0->>NL1BEG_N3 INT_R_X41Y34/INT_R.LOGIC_OUTS17->>IMUX14 INT_R_X41Y34/INT_R.LOGIC_OUTS17->>IMUX30 INT_R_X41Y34/INT_R.LOGIC_OUTS17->>IMUX38 INT_R_X41Y34/INT_R.LOGIC_OUTS17->>NR1BEG3 INT_R_X41Y34/INT_R.LOGIC_OUTS17->>SW2BEG3 INT_R_X41Y35/INT_R.BYP_ALT7->>BYP_BOUNCE7 INT_R_X41Y35/INT_R.ER1END0->>IMUX1 INT_R_X41Y35/INT_R.ER1END0->>IMUX17 INT_R_X41Y35/INT_R.NR1END3->>BYP_ALT7 INT_R_X41Y35/INT_R.NR1END3->>IMUX22 INT_R_X41Y35/INT_R.NR1END3->>NR1BEG3 INT_R_X41Y36/INT_R.BYP_ALT7->>BYP_BOUNCE7 INT_R_X41Y36/INT_R.BYP_BOUNCE_N3_7->>IMUX1 INT_R_X41Y36/INT_R.BYP_BOUNCE_N3_7->>IMUX17 INT_R_X41Y36/INT_R.NR1END3->>BYP_ALT7 INT_R_X41Y36/INT_R.NR1END3->>IMUX22 INT_R_X41Y36/INT_R.NR1END3->>NR1BEG3 INT_R_X41Y37/INT_R.BYP_ALT7->>BYP_BOUNCE7 INT_R_X41Y37/INT_R.BYP_BOUNCE_N3_7->>IMUX1 INT_R_X41Y37/INT_R.BYP_BOUNCE_N3_7->>IMUX17 INT_R_X41Y37/INT_R.NR1END3->>BYP_ALT7 INT_R_X41Y37/INT_R.NR1END3->>IMUX22 INT_R_X41Y37/INT_R.NR1END3->>NR1BEG3 INT_R_X41Y38/INT_R.BYP_BOUNCE_N3_7->>IMUX1 INT_R_X41Y38/INT_R.BYP_BOUNCE_N3_7->>IMUX17 INT_R_X41Y38/INT_R.NR1END3->>IMUX22 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/ADDRB3 - 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/ADDRB4 - 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/DOB1 - 
wires: CLBLM_R_X39Y35/CLBLM_IMUX26 CLBLM_R_X39Y35/CLBLM_L_B4 CLBLM_R_X39Y37/CLBLM_LOGIC_OUTS13 CLBLM_R_X39Y37/CLBLM_M_B INT_R_X39Y35/IMUX26 INT_R_X39Y35/SL1END1 INT_R_X39Y36/SL1BEG1 INT_R_X39Y36/SL1END1 INT_R_X39Y37/LOGIC_OUTS13 INT_R_X39Y37/SL1BEG1 
pips: CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X39Y37/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_R_X39Y35/INT_R.SL1END1->>IMUX26 INT_R_X39Y36/INT_R.SL1END1->>SL1BEG1 INT_R_X39Y37/INT_R.LOGIC_OUTS13->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/DIB1 - 
wires: CLBLL_L_X40Y37/CLBLL_WL1END1 CLBLL_L_X42Y37/CLBLL_WW2A2 CLBLL_L_X42Y39/CLBLL_LOGIC_OUTS10 CLBLL_L_X42Y39/CLBLL_L_C CLBLM_R_X39Y37/CLBLM_BYP4 CLBLM_R_X39Y37/CLBLM_M_BX CLBLM_R_X39Y37/CLBLM_WL1END1 CLBLM_R_X41Y37/CLBLM_WW2A2 INT_L_X40Y37/WL1BEG1 INT_L_X40Y37/WW2END2 INT_L_X42Y37/SS2END2 INT_L_X42Y37/WW2BEG2 INT_L_X42Y38/SS2A2 INT_L_X42Y39/LOGIC_OUTS_L10 INT_L_X42Y39/SS2BEG2 INT_R_X39Y37/BYP4 INT_R_X39Y37/BYP_ALT4 INT_R_X39Y37/WL1END1 INT_R_X41Y37/WW2A2 VBRK_X99Y39/VBRK_WL1END1 
pips: CLBLL_L_X42Y39/CLBLL_L.CLBLL_L_C->CLBLL_LOGIC_OUTS10 CLBLM_R_X39Y37/CLBLM_R.CLBLM_BYP4->CLBLM_M_BX INT_L_X40Y37/INT_L.WW2END2->>WL1BEG1 INT_L_X42Y37/INT_L.SS2END2->>WW2BEG2 INT_L_X42Y39/INT_L.LOGIC_OUTS_L10->>SS2BEG2 INT_R_X39Y37/INT_R.BYP_ALT4->>BYP4 INT_R_X39Y37/INT_R.WL1END1->>BYP_ALT4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/DOC0 - 
wires: CLBLM_R_X39Y37/CLBLM_IMUX37 CLBLM_R_X39Y37/CLBLM_LOGIC_OUTS22 CLBLM_R_X39Y37/CLBLM_L_D4 CLBLM_R_X39Y37/CLBLM_M_CMUX INT_L_X38Y37/EL1BEG3 INT_L_X38Y37/NW2END_S0_0 INT_L_X38Y38/EL1BEG_N3 INT_L_X38Y38/NW2END0 INT_R_X39Y37/EL1END3 INT_R_X39Y37/IMUX37 INT_R_X39Y37/LOGIC_OUTS22 INT_R_X39Y37/NW2BEG0 INT_R_X39Y38/NW2A0 
pips: CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_R_X39Y37/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_L_X38Y38/INT_L.NW2END0->>EL1BEG_N3 INT_R_X39Y37/INT_R.EL1END3->>IMUX37 INT_R_X39Y37/INT_R.LOGIC_OUTS22->>NW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/DIC0 - 
wires: CLBLL_L_X40Y37/CLBLL_SW2A2 CLBLM_R_X39Y37/CLBLM_FAN5 CLBLM_R_X39Y37/CLBLM_M_CI CLBLM_R_X39Y37/CLBLM_SW2A2 CLBLM_R_X41Y39/CLBLM_LOGIC_OUTS14 CLBLM_R_X41Y39/CLBLM_M_C INT_L_X40Y37/SW2A2 INT_L_X40Y38/SW2BEG2 INT_L_X40Y38/SW2END2 INT_R_X39Y37/FAN5 INT_R_X39Y37/FAN_ALT5 INT_R_X39Y37/SW2END2 INT_R_X41Y38/SW2A2 INT_R_X41Y39/LOGIC_OUTS14 INT_R_X41Y39/SW2BEG2 VBRK_X99Y39/VBRK_SW2A2 
pips: CLBLM_R_X39Y37/CLBLM_R.CLBLM_FAN5->CLBLM_M_CI CLBLM_R_X41Y39/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X40Y38/INT_L.SW2END2->>SW2BEG2 INT_R_X39Y37/INT_R.FAN_ALT5->>FAN5 INT_R_X39Y37/INT_R.SW2END2->>FAN_ALT5 INT_R_X41Y39/INT_R.LOGIC_OUTS14->>SW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/ADDRC0 - 
wires: CLBLL_L_X40Y34/CLBLL_IMUX7 CLBLL_L_X40Y34/CLBLL_LL_A1 CLBLL_L_X40Y34/CLBLL_SE2A3 CLBLL_L_X40Y35/CLBLL_SW2A3 CLBLL_L_X40Y36/CLBLL_SE2A3 CLBLL_L_X40Y37/CLBLL_SW2A0 CLBLL_L_X40Y37/CLBLL_SW2A3 CLBLM_R_X39Y34/CLBLM_SE2A3 CLBLM_R_X39Y35/CLBLM_IMUX15 CLBLM_R_X39Y35/CLBLM_IMUX32 CLBLM_R_X39Y35/CLBLM_IMUX7 CLBLM_R_X39Y35/CLBLM_M_A1 CLBLM_R_X39Y35/CLBLM_M_B1 CLBLM_R_X39Y35/CLBLM_M_C1 CLBLM_R_X39Y35/CLBLM_SW2A3 CLBLM_R_X39Y36/CLBLM_SE2A3 CLBLM_R_X39Y37/CLBLM_IMUX15 CLBLM_R_X39Y37/CLBLM_IMUX32 CLBLM_R_X39Y37/CLBLM_IMUX7 CLBLM_R_X39Y37/CLBLM_M_A1 CLBLM_R_X39Y37/CLBLM_M_B1 CLBLM_R_X39Y37/CLBLM_M_C1 CLBLM_R_X39Y37/CLBLM_SW2A0 CLBLM_R_X39Y37/CLBLM_SW2A3 CLBLM_R_X41Y34/CLBLM_IMUX44 CLBLM_R_X41Y34/CLBLM_LOGIC_OUTS1 CLBLM_R_X41Y34/CLBLM_L_BQ CLBLM_R_X41Y34/CLBLM_M_D4 CLBLM_R_X41Y35/CLBLM_IMUX15 CLBLM_R_X41Y35/CLBLM_IMUX32 CLBLM_R_X41Y35/CLBLM_IMUX7 CLBLM_R_X41Y35/CLBLM_M_A1 CLBLM_R_X41Y35/CLBLM_M_B1 CLBLM_R_X41Y35/CLBLM_M_C1 CLBLM_R_X41Y36/CLBLM_IMUX15 CLBLM_R_X41Y36/CLBLM_IMUX32 CLBLM_R_X41Y36/CLBLM_IMUX7 CLBLM_R_X41Y36/CLBLM_M_A1 CLBLM_R_X41Y36/CLBLM_M_B1 CLBLM_R_X41Y36/CLBLM_M_C1 CLBLM_R_X41Y37/CLBLM_IMUX15 CLBLM_R_X41Y37/CLBLM_IMUX32 CLBLM_R_X41Y37/CLBLM_IMUX7 CLBLM_R_X41Y37/CLBLM_M_A1 CLBLM_R_X41Y37/CLBLM_M_B1 CLBLM_R_X41Y37/CLBLM_M_C1 CLBLM_R_X41Y38/CLBLM_IMUX15 CLBLM_R_X41Y38/CLBLM_IMUX32 CLBLM_R_X41Y38/CLBLM_IMUX7 CLBLM_R_X41Y38/CLBLM_M_A1 CLBLM_R_X41Y38/CLBLM_M_B1 CLBLM_R_X41Y38/CLBLM_M_C1 INT_L_X40Y34/EL1BEG2 INT_L_X40Y34/IMUX_L7 INT_L_X40Y34/SE2END3 INT_L_X40Y35/EL1BEG3 INT_L_X40Y35/NW2END_S0_0 INT_L_X40Y35/SW2A3 INT_L_X40Y36/EL1BEG_N3 INT_L_X40Y36/NW2END0 INT_L_X40Y36/SE2END3 INT_L_X40Y36/SW2BEG3 INT_L_X40Y37/EL1BEG3 INT_L_X40Y37/NW2END_S0_0 INT_L_X40Y37/SW2A0 INT_L_X40Y37/SW2A3 INT_L_X40Y38/EL1BEG3 INT_L_X40Y38/EL1BEG_N3 INT_L_X40Y38/NW2END0 INT_L_X40Y38/NW2END_S0_0 INT_L_X40Y38/SW2BEG0 INT_L_X40Y38/SW2BEG3 INT_L_X40Y38/WR1END1 INT_L_X40Y39/EL1BEG_N3 INT_L_X40Y39/NW2END0 INT_R_X39Y34/SE2A3 INT_R_X39Y35/IMUX15 INT_R_X39Y35/IMUX32 INT_R_X39Y35/IMUX7 INT_R_X39Y35/SE2BEG3 INT_R_X39Y35/SS2END0 INT_R_X39Y35/SW2END3 INT_R_X39Y36/SE2A3 INT_R_X39Y36/SS2A0 INT_R_X39Y36/SW2END_N0_3 INT_R_X39Y37/IMUX15 INT_R_X39Y37/IMUX32 INT_R_X39Y37/IMUX7 INT_R_X39Y37/SE2BEG3 INT_R_X39Y37/SS2BEG0 INT_R_X39Y37/SW2END0 INT_R_X39Y37/SW2END3 INT_R_X39Y38/SW2END_N0_3 INT_R_X41Y34/EL1END2 INT_R_X41Y34/IMUX44 INT_R_X41Y34/LOGIC_OUTS1 INT_R_X41Y34/NL1BEG0 INT_R_X41Y34/NL1END_S3_0 INT_R_X41Y35/EL1END3 INT_R_X41Y35/IMUX15 INT_R_X41Y35/IMUX32 INT_R_X41Y35/IMUX7 INT_R_X41Y35/NL1END0 INT_R_X41Y35/NR1BEG0 INT_R_X41Y35/NW2BEG0 INT_R_X41Y36/FAN_BOUNCE_S3_4 INT_R_X41Y36/IMUX15 INT_R_X41Y36/IMUX32 INT_R_X41Y36/IMUX7 INT_R_X41Y36/NN2BEG0 INT_R_X41Y36/NR1BEG0 INT_R_X41Y36/NR1END0 INT_R_X41Y36/NW2A0 INT_R_X41Y37/EL1END3 INT_R_X41Y37/FAN_ALT4 INT_R_X41Y37/FAN_BOUNCE4 INT_R_X41Y37/IMUX15 INT_R_X41Y37/IMUX32 INT_R_X41Y37/IMUX7 INT_R_X41Y37/NN2A0 INT_R_X41Y37/NN2END_S2_0 INT_R_X41Y37/NR1END0 INT_R_X41Y37/NW2BEG0 INT_R_X41Y38/EL1END3 INT_R_X41Y38/IMUX15 INT_R_X41Y38/IMUX32 INT_R_X41Y38/IMUX7 INT_R_X41Y38/NN2END0 INT_R_X41Y38/NW2A0 INT_R_X41Y38/NW2BEG0 INT_R_X41Y38/WR1BEG1 INT_R_X41Y39/NW2A0 VBRK_X99Y36/VBRK_SE2A3 VBRK_X99Y37/VBRK_SW2A3 VBRK_X99Y38/VBRK_SE2A3 VBRK_X99Y39/VBRK_SW2A0 VBRK_X99Y39/VBRK_SW2A3 
pips: CLBLL_L_X40Y34/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X41Y34/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X40Y34/INT_L.SE2END3->>EL1BEG2 INT_L_X40Y34/INT_L.SE2END3->>IMUX_L7 INT_L_X40Y36/INT_L.NW2END0->>EL1BEG_N3 INT_L_X40Y36/INT_L.SE2END3->>SW2BEG3 INT_L_X40Y38/INT_L.NW2END0->>EL1BEG_N3 INT_L_X40Y38/INT_L.NW2END_S0_0->>SW2BEG3 INT_L_X40Y38/INT_L.WR1END1->>SW2BEG0 INT_L_X40Y39/INT_L.NW2END0->>EL1BEG_N3 INT_R_X39Y35/INT_R.SS2END0->>IMUX32 INT_R_X39Y35/INT_R.SW2END3->>IMUX15 INT_R_X39Y35/INT_R.SW2END3->>IMUX7 INT_R_X39Y35/INT_R.SW2END3->>SE2BEG3 INT_R_X39Y37/INT_R.SW2END0->>IMUX32 INT_R_X39Y37/INT_R.SW2END0->>SS2BEG0 INT_R_X39Y37/INT_R.SW2END3->>IMUX15 INT_R_X39Y37/INT_R.SW2END3->>IMUX7 INT_R_X39Y37/INT_R.SW2END3->>SE2BEG3 INT_R_X41Y34/INT_R.EL1END2->>IMUX44 INT_R_X41Y34/INT_R.LOGIC_OUTS1->>NL1BEG0 INT_R_X41Y35/INT_R.EL1END3->>IMUX15 INT_R_X41Y35/INT_R.EL1END3->>IMUX7 INT_R_X41Y35/INT_R.NL1END0->>IMUX32 INT_R_X41Y35/INT_R.NL1END0->>NR1BEG0 INT_R_X41Y35/INT_R.NL1END0->>NW2BEG0 INT_R_X41Y36/INT_R.FAN_BOUNCE_S3_4->>IMUX15 INT_R_X41Y36/INT_R.FAN_BOUNCE_S3_4->>IMUX7 INT_R_X41Y36/INT_R.NR1END0->>IMUX32 INT_R_X41Y36/INT_R.NR1END0->>NN2BEG0 INT_R_X41Y36/INT_R.NR1END0->>NR1BEG0 INT_R_X41Y37/INT_R.EL1END3->>IMUX15 INT_R_X41Y37/INT_R.EL1END3->>IMUX7 INT_R_X41Y37/INT_R.FAN_ALT4->>FAN_BOUNCE4 INT_R_X41Y37/INT_R.NR1END0->>FAN_ALT4 INT_R_X41Y37/INT_R.NR1END0->>IMUX32 INT_R_X41Y37/INT_R.NR1END0->>NW2BEG0 INT_R_X41Y38/INT_R.EL1END3->>IMUX15 INT_R_X41Y38/INT_R.EL1END3->>IMUX7 INT_R_X41Y38/INT_R.NN2END0->>IMUX32 INT_R_X41Y38/INT_R.NN2END0->>NW2BEG0 INT_R_X41Y38/INT_R.NN2END0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/ADDRC1 - 
wires: CLBLL_L_X40Y35/CLBLL_SW2A2 CLBLL_L_X40Y35/CLBLL_WR1END1 CLBLL_L_X40Y37/CLBLL_NW2A3 CLBLL_L_X42Y35/CLBLL_NE2A0 CLBLL_L_X42Y35/CLBLL_WR1END1 CLBLM_R_X39Y35/CLBLM_IMUX18 CLBLM_R_X39Y35/CLBLM_IMUX2 CLBLM_R_X39Y35/CLBLM_IMUX29 CLBLM_R_X39Y35/CLBLM_M_A2 CLBLM_R_X39Y35/CLBLM_M_B2 CLBLM_R_X39Y35/CLBLM_M_C2 CLBLM_R_X39Y35/CLBLM_SW2A2 CLBLM_R_X39Y35/CLBLM_WR1END1 CLBLM_R_X39Y37/CLBLM_IMUX18 CLBLM_R_X39Y37/CLBLM_IMUX2 CLBLM_R_X39Y37/CLBLM_IMUX29 CLBLM_R_X39Y37/CLBLM_M_A2 CLBLM_R_X39Y37/CLBLM_M_B2 CLBLM_R_X39Y37/CLBLM_M_C2 CLBLM_R_X39Y37/CLBLM_NW2A3 CLBLM_R_X41Y34/CLBLM_IMUX16 CLBLM_R_X41Y34/CLBLM_IMUX33 CLBLM_R_X41Y34/CLBLM_IMUX40 CLBLM_R_X41Y34/CLBLM_LOGIC_OUTS0 CLBLM_R_X41Y34/CLBLM_L_AQ CLBLM_R_X41Y34/CLBLM_L_B3 CLBLM_R_X41Y34/CLBLM_L_C1 CLBLM_R_X41Y34/CLBLM_M_D1 CLBLM_R_X41Y35/CLBLM_IMUX18 CLBLM_R_X41Y35/CLBLM_IMUX2 CLBLM_R_X41Y35/CLBLM_IMUX29 CLBLM_R_X41Y35/CLBLM_M_A2 CLBLM_R_X41Y35/CLBLM_M_B2 CLBLM_R_X41Y35/CLBLM_M_C2 CLBLM_R_X41Y35/CLBLM_NE2A0 CLBLM_R_X41Y35/CLBLM_WR1END1 CLBLM_R_X41Y36/CLBLM_IMUX18 CLBLM_R_X41Y36/CLBLM_IMUX2 CLBLM_R_X41Y36/CLBLM_IMUX29 CLBLM_R_X41Y36/CLBLM_M_A2 CLBLM_R_X41Y36/CLBLM_M_B2 CLBLM_R_X41Y36/CLBLM_M_C2 CLBLM_R_X41Y37/CLBLM_IMUX18 CLBLM_R_X41Y37/CLBLM_IMUX2 CLBLM_R_X41Y37/CLBLM_IMUX29 CLBLM_R_X41Y37/CLBLM_M_A2 CLBLM_R_X41Y37/CLBLM_M_B2 CLBLM_R_X41Y37/CLBLM_M_C2 CLBLM_R_X41Y38/CLBLM_IMUX18 CLBLM_R_X41Y38/CLBLM_IMUX2 CLBLM_R_X41Y38/CLBLM_IMUX29 CLBLM_R_X41Y38/CLBLM_M_A2 CLBLM_R_X41Y38/CLBLM_M_B2 CLBLM_R_X41Y38/CLBLM_M_C2 INT_L_X40Y34/WR1END_S1_0 INT_L_X40Y35/SW2A2 INT_L_X40Y35/WR1BEG1 INT_L_X40Y35/WR1END0 INT_L_X40Y36/NW2BEG3 INT_L_X40Y36/SW2BEG2 INT_L_X40Y36/WR1END3 INT_L_X40Y37/NW2A3 INT_L_X42Y34/NE2END_S3_0 INT_L_X42Y35/NE2END0 INT_L_X42Y35/WR1BEG1 INT_R_X39Y35/IMUX18 INT_R_X39Y35/IMUX2 INT_R_X39Y35/IMUX29 INT_R_X39Y35/NN2BEG1 INT_R_X39Y35/SW2END2 INT_R_X39Y35/WR1END1 INT_R_X39Y36/NN2A1 INT_R_X39Y37/IMUX18 INT_R_X39Y37/IMUX2 INT_R_X39Y37/IMUX29 INT_R_X39Y37/NN2END1 INT_R_X39Y37/NW2END3 INT_R_X41Y34/FAN_ALT5 INT_R_X41Y34/FAN_BOUNCE5 INT_R_X41Y34/IMUX16 INT_R_X41Y34/IMUX33 INT_R_X41Y34/IMUX40 INT_R_X41Y34/LOGIC_OUTS0 INT_R_X41Y34/NE2BEG0 INT_R_X41Y34/NL1BEG2 INT_R_X41Y34/NL1BEG_N3 INT_R_X41Y34/WR1BEG_S0 INT_R_X41Y35/FAN_BOUNCE_S3_4 INT_R_X41Y35/IMUX18 INT_R_X41Y35/IMUX2 INT_R_X41Y35/IMUX29 INT_R_X41Y35/NE2A0 INT_R_X41Y35/NL1BEG1 INT_R_X41Y35/NL1END2 INT_R_X41Y35/NR1BEG2 INT_R_X41Y35/WR1BEG0 INT_R_X41Y35/WR1END1 INT_R_X41Y36/FAN_ALT4 INT_R_X41Y36/FAN_BOUNCE4 INT_R_X41Y36/IMUX18 INT_R_X41Y36/IMUX2 INT_R_X41Y36/IMUX29 INT_R_X41Y36/NL1BEG1 INT_R_X41Y36/NL1END1 INT_R_X41Y36/NR1BEG2 INT_R_X41Y36/NR1END2 INT_R_X41Y36/WR1BEG3 INT_R_X41Y37/IMUX18 INT_R_X41Y37/IMUX2 INT_R_X41Y37/IMUX29 INT_R_X41Y37/NL1BEG1 INT_R_X41Y37/NL1END1 INT_R_X41Y37/NR1BEG2 INT_R_X41Y37/NR1END2 INT_R_X41Y38/IMUX18 INT_R_X41Y38/IMUX2 INT_R_X41Y38/IMUX29 INT_R_X41Y38/NL1END1 INT_R_X41Y38/NR1END2 VBRK_X99Y37/VBRK_SW2A2 VBRK_X99Y37/VBRK_WR1END1 VBRK_X99Y39/VBRK_NW2A3 
pips: CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X41Y34/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 INT_L_X40Y35/INT_L.WR1END0->>WR1BEG1 INT_L_X40Y36/INT_L.WR1END3->>NW2BEG3 INT_L_X40Y36/INT_L.WR1END3->>SW2BEG2 INT_L_X42Y35/INT_L.NE2END0->>WR1BEG1 INT_R_X39Y35/INT_R.SW2END2->>IMUX29 INT_R_X39Y35/INT_R.WR1END1->>IMUX18 INT_R_X39Y35/INT_R.WR1END1->>IMUX2 INT_R_X39Y35/INT_R.WR1END1->>NN2BEG1 INT_R_X39Y37/INT_R.NN2END1->>IMUX18 INT_R_X39Y37/INT_R.NN2END1->>IMUX2 INT_R_X39Y37/INT_R.NW2END3->>IMUX29 INT_R_X41Y34/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X41Y34/INT_R.FAN_BOUNCE5->>IMUX33 INT_R_X41Y34/INT_R.LOGIC_OUTS0->>IMUX16 INT_R_X41Y34/INT_R.LOGIC_OUTS0->>IMUX40 INT_R_X41Y34/INT_R.LOGIC_OUTS0->>NE2BEG0 INT_R_X41Y34/INT_R.LOGIC_OUTS0->>NL1BEG_N3 INT_R_X41Y34/INT_R.NL1BEG_N3->>FAN_ALT5 INT_R_X41Y34/INT_R.NL1BEG_N3->>NL1BEG2 INT_R_X41Y34/INT_R.NL1BEG_N3->>WR1BEG_S0 INT_R_X41Y35/INT_R.FAN_BOUNCE_S3_4->>IMUX29 INT_R_X41Y35/INT_R.NL1END2->>NL1BEG1 INT_R_X41Y35/INT_R.NL1END2->>NR1BEG2 INT_R_X41Y35/INT_R.WR1END1->>IMUX18 INT_R_X41Y35/INT_R.WR1END1->>IMUX2 INT_R_X41Y36/INT_R.FAN_ALT4->>FAN_BOUNCE4 INT_R_X41Y36/INT_R.NL1END1->>FAN_ALT4 INT_R_X41Y36/INT_R.NL1END1->>IMUX18 INT_R_X41Y36/INT_R.NL1END1->>IMUX2 INT_R_X41Y36/INT_R.NR1END2->>IMUX29 INT_R_X41Y36/INT_R.NR1END2->>NL1BEG1 INT_R_X41Y36/INT_R.NR1END2->>NR1BEG2 INT_R_X41Y36/INT_R.NR1END2->>WR1BEG3 INT_R_X41Y37/INT_R.NL1END1->>IMUX18 INT_R_X41Y37/INT_R.NL1END1->>IMUX2 INT_R_X41Y37/INT_R.NR1END2->>IMUX29 INT_R_X41Y37/INT_R.NR1END2->>NL1BEG1 INT_R_X41Y37/INT_R.NR1END2->>NR1BEG2 INT_R_X41Y38/INT_R.NL1END1->>IMUX18 INT_R_X41Y38/INT_R.NL1END1->>IMUX2 INT_R_X41Y38/INT_R.NR1END2->>IMUX29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/ADDRC2 - 
wires: CLBLL_L_X40Y33/CLBLL_IMUX38 CLBLL_L_X40Y33/CLBLL_LL_D3 CLBLL_L_X40Y34/CLBLL_EL1BEG3 CLBLL_L_X40Y35/CLBLL_NW2A0 CLBLM_R_X39Y34/CLBLM_EL1BEG3 CLBLM_R_X39Y35/CLBLM_IMUX1 CLBLM_R_X39Y35/CLBLM_IMUX17 CLBLM_R_X39Y35/CLBLM_IMUX22 CLBLM_R_X39Y35/CLBLM_M_A3 CLBLM_R_X39Y35/CLBLM_M_B3 CLBLM_R_X39Y35/CLBLM_M_C3 CLBLM_R_X39Y35/CLBLM_NW2A0 CLBLM_R_X39Y37/CLBLM_IMUX1 CLBLM_R_X39Y37/CLBLM_IMUX17 CLBLM_R_X39Y37/CLBLM_IMUX22 CLBLM_R_X39Y37/CLBLM_M_A3 CLBLM_R_X39Y37/CLBLM_M_B3 CLBLM_R_X39Y37/CLBLM_M_C3 CLBLM_R_X41Y34/CLBLM_IMUX14 CLBLM_R_X41Y34/CLBLM_IMUX30 CLBLM_R_X41Y34/CLBLM_IMUX38 CLBLM_R_X41Y34/CLBLM_LOGIC_OUTS17 CLBLM_R_X41Y34/CLBLM_L_B1 CLBLM_R_X41Y34/CLBLM_L_BMUX CLBLM_R_X41Y34/CLBLM_L_C5 CLBLM_R_X41Y34/CLBLM_M_D3 CLBLM_R_X41Y35/CLBLM_IMUX1 CLBLM_R_X41Y35/CLBLM_IMUX17 CLBLM_R_X41Y35/CLBLM_IMUX22 CLBLM_R_X41Y35/CLBLM_M_A3 CLBLM_R_X41Y35/CLBLM_M_B3 CLBLM_R_X41Y35/CLBLM_M_C3 CLBLM_R_X41Y36/CLBLM_IMUX1 CLBLM_R_X41Y36/CLBLM_IMUX17 CLBLM_R_X41Y36/CLBLM_IMUX22 CLBLM_R_X41Y36/CLBLM_M_A3 CLBLM_R_X41Y36/CLBLM_M_B3 CLBLM_R_X41Y36/CLBLM_M_C3 CLBLM_R_X41Y37/CLBLM_IMUX1 CLBLM_R_X41Y37/CLBLM_IMUX17 CLBLM_R_X41Y37/CLBLM_IMUX22 CLBLM_R_X41Y37/CLBLM_M_A3 CLBLM_R_X41Y37/CLBLM_M_B3 CLBLM_R_X41Y37/CLBLM_M_C3 CLBLM_R_X41Y38/CLBLM_IMUX1 CLBLM_R_X41Y38/CLBLM_IMUX17 CLBLM_R_X41Y38/CLBLM_IMUX22 CLBLM_R_X41Y38/CLBLM_M_A3 CLBLM_R_X41Y38/CLBLM_M_B3 CLBLM_R_X41Y38/CLBLM_M_C3 INT_L_X40Y33/IMUX_L38 INT_L_X40Y33/SW2END3 INT_L_X40Y34/EL1END3 INT_L_X40Y34/ER1BEG_S0 INT_L_X40Y34/NW2BEG0 INT_L_X40Y34/SW2END_N0_3 INT_L_X40Y35/ER1BEG0 INT_L_X40Y35/NW2A0 INT_R_X39Y34/EL1BEG3 INT_R_X39Y34/NW2END_S0_0 INT_R_X39Y35/EL1BEG_N3 INT_R_X39Y35/FAN_ALT5 INT_R_X39Y35/FAN_BOUNCE5 INT_R_X39Y35/IMUX1 INT_R_X39Y35/IMUX17 INT_R_X39Y35/IMUX22 INT_R_X39Y35/NL1BEG_N3 INT_R_X39Y35/NN2BEG0 INT_R_X39Y35/NW2END0 INT_R_X39Y36/NN2A0 INT_R_X39Y36/NN2END_S2_0 INT_R_X39Y37/IMUX1 INT_R_X39Y37/IMUX17 INT_R_X39Y37/IMUX22 INT_R_X39Y37/NL1BEG_N3 INT_R_X39Y37/NN2END0 INT_R_X41Y33/SW2A3 INT_R_X41Y34/IMUX14 INT_R_X41Y34/IMUX30 INT_R_X41Y34/IMUX38 INT_R_X41Y34/LOGIC_OUTS17 INT_R_X41Y34/NR1BEG3 INT_R_X41Y34/SW2BEG3 INT_R_X41Y35/BYP_ALT7 INT_R_X41Y35/BYP_BOUNCE7 INT_R_X41Y35/ER1END0 INT_R_X41Y35/IMUX1 INT_R_X41Y35/IMUX17 INT_R_X41Y35/IMUX22 INT_R_X41Y35/NR1BEG3 INT_R_X41Y35/NR1END3 INT_R_X41Y36/BYP_ALT7 INT_R_X41Y36/BYP_BOUNCE7 INT_R_X41Y36/BYP_BOUNCE_N3_7 INT_R_X41Y36/IMUX1 INT_R_X41Y36/IMUX17 INT_R_X41Y36/IMUX22 INT_R_X41Y36/NR1BEG3 INT_R_X41Y36/NR1END3 INT_R_X41Y37/BYP_ALT7 INT_R_X41Y37/BYP_BOUNCE7 INT_R_X41Y37/BYP_BOUNCE_N3_7 INT_R_X41Y37/IMUX1 INT_R_X41Y37/IMUX17 INT_R_X41Y37/IMUX22 INT_R_X41Y37/NR1BEG3 INT_R_X41Y37/NR1END3 INT_R_X41Y38/BYP_BOUNCE_N3_7 INT_R_X41Y38/IMUX1 INT_R_X41Y38/IMUX17 INT_R_X41Y38/IMUX22 INT_R_X41Y38/NR1END3 VBRK_X99Y36/VBRK_EL1BEG3 VBRK_X99Y37/VBRK_NW2A0 
pips: CLBLL_L_X40Y33/CLBLL_L.CLBLL_IMUX38->CLBLL_LL_D3 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X41Y34/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 INT_L_X40Y33/INT_L.SW2END3->>IMUX_L38 INT_L_X40Y34/INT_L.EL1END3->>ER1BEG_S0 INT_L_X40Y34/INT_L.SW2END_N0_3->>NW2BEG0 INT_R_X39Y35/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X39Y35/INT_R.FAN_BOUNCE5->>IMUX1 INT_R_X39Y35/INT_R.FAN_BOUNCE5->>IMUX17 INT_R_X39Y35/INT_R.NL1BEG_N3->>FAN_ALT5 INT_R_X39Y35/INT_R.NL1BEG_N3->>IMUX22 INT_R_X39Y35/INT_R.NW2END0->>EL1BEG_N3 INT_R_X39Y35/INT_R.NW2END0->>NL1BEG_N3 INT_R_X39Y35/INT_R.NW2END0->>NN2BEG0 INT_R_X39Y37/INT_R.NL1BEG_N3->>IMUX22 INT_R_X39Y37/INT_R.NN2END0->>IMUX1 INT_R_X39Y37/INT_R.NN2END0->>IMUX17 INT_R_X39Y37/INT_R.NN2END0->>NL1BEG_N3 INT_R_X41Y34/INT_R.LOGIC_OUTS17->>IMUX14 INT_R_X41Y34/INT_R.LOGIC_OUTS17->>IMUX30 INT_R_X41Y34/INT_R.LOGIC_OUTS17->>IMUX38 INT_R_X41Y34/INT_R.LOGIC_OUTS17->>NR1BEG3 INT_R_X41Y34/INT_R.LOGIC_OUTS17->>SW2BEG3 INT_R_X41Y35/INT_R.BYP_ALT7->>BYP_BOUNCE7 INT_R_X41Y35/INT_R.ER1END0->>IMUX1 INT_R_X41Y35/INT_R.ER1END0->>IMUX17 INT_R_X41Y35/INT_R.NR1END3->>BYP_ALT7 INT_R_X41Y35/INT_R.NR1END3->>IMUX22 INT_R_X41Y35/INT_R.NR1END3->>NR1BEG3 INT_R_X41Y36/INT_R.BYP_ALT7->>BYP_BOUNCE7 INT_R_X41Y36/INT_R.BYP_BOUNCE_N3_7->>IMUX1 INT_R_X41Y36/INT_R.BYP_BOUNCE_N3_7->>IMUX17 INT_R_X41Y36/INT_R.NR1END3->>BYP_ALT7 INT_R_X41Y36/INT_R.NR1END3->>IMUX22 INT_R_X41Y36/INT_R.NR1END3->>NR1BEG3 INT_R_X41Y37/INT_R.BYP_ALT7->>BYP_BOUNCE7 INT_R_X41Y37/INT_R.BYP_BOUNCE_N3_7->>IMUX1 INT_R_X41Y37/INT_R.BYP_BOUNCE_N3_7->>IMUX17 INT_R_X41Y37/INT_R.NR1END3->>BYP_ALT7 INT_R_X41Y37/INT_R.NR1END3->>IMUX22 INT_R_X41Y37/INT_R.NR1END3->>NR1BEG3 INT_R_X41Y38/INT_R.BYP_BOUNCE_N3_7->>IMUX1 INT_R_X41Y38/INT_R.BYP_BOUNCE_N3_7->>IMUX17 INT_R_X41Y38/INT_R.NR1END3->>IMUX22 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/ADDRC3 - 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/ADDRC4 - 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/DOC1 - 
wires: CLBLL_L_X40Y35/CLBLL_SW2A1 CLBLL_L_X40Y37/CLBLL_EL1BEG1 CLBLM_R_X39Y35/CLBLM_IMUX34 CLBLM_R_X39Y35/CLBLM_L_C6 CLBLM_R_X39Y35/CLBLM_SW2A1 CLBLM_R_X39Y37/CLBLM_EL1BEG1 CLBLM_R_X39Y37/CLBLM_LOGIC_OUTS14 CLBLM_R_X39Y37/CLBLM_M_C INT_L_X40Y35/SW2A1 INT_L_X40Y36/SL1END1 INT_L_X40Y36/SW2BEG1 INT_L_X40Y37/EL1END1 INT_L_X40Y37/SL1BEG1 INT_R_X39Y35/IMUX34 INT_R_X39Y35/SW2END1 INT_R_X39Y37/EL1BEG1 INT_R_X39Y37/LOGIC_OUTS14 VBRK_X99Y37/VBRK_SW2A1 VBRK_X99Y39/VBRK_EL1BEG1 
pips: CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X39Y37/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X40Y36/INT_L.SL1END1->>SW2BEG1 INT_L_X40Y37/INT_L.EL1END1->>SL1BEG1 INT_R_X39Y35/INT_R.SW2END1->>IMUX34 INT_R_X39Y37/INT_R.LOGIC_OUTS14->>EL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/DIC1 - 
wires: CLBLL_L_X40Y37/CLBLL_WR1END3 CLBLM_R_X39Y37/CLBLM_BYP3 CLBLM_R_X39Y37/CLBLM_M_CX CLBLM_R_X39Y37/CLBLM_WR1END3 CLBLM_R_X41Y37/CLBLM_LOGIC_OUTS9 CLBLM_R_X41Y37/CLBLM_L_B INT_L_X40Y37/WR1BEG3 INT_L_X40Y37/WR1END2 INT_R_X39Y37/BYP3 INT_R_X39Y37/BYP_ALT3 INT_R_X39Y37/WR1END3 INT_R_X41Y37/LOGIC_OUTS9 INT_R_X41Y37/WR1BEG2 VBRK_X99Y39/VBRK_WR1END3 
pips: CLBLM_R_X39Y37/CLBLM_R.CLBLM_BYP3->CLBLM_M_CX CLBLM_R_X41Y37/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_L_X40Y37/INT_L.WR1END2->>WR1BEG3 INT_R_X39Y37/INT_R.BYP_ALT3->>BYP3 INT_R_X39Y37/INT_R.WR1END3->>BYP_ALT3 INT_R_X41Y37/INT_R.LOGIC_OUTS9->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/DOD0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/DID0 - 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/DOD1 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23/DID1 - 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/DOA0 - 
wires: CLBLL_L_X40Y34/CLBLL_IMUX3 CLBLL_L_X40Y34/CLBLL_L_A2 CLBLM_R_X41Y35/CLBLM_LOGIC_OUTS20 CLBLM_R_X41Y35/CLBLM_M_AMUX INT_L_X40Y34/IMUX_L3 INT_L_X40Y34/WL1END1 INT_R_X41Y34/SL1END2 INT_R_X41Y34/WL1BEG1 INT_R_X41Y35/LOGIC_OUTS20 INT_R_X41Y35/SL1BEG2 
pips: CLBLL_L_X40Y34/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 CLBLM_R_X41Y35/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X40Y34/INT_L.WL1END1->>IMUX_L3 INT_R_X41Y34/INT_R.SL1END2->>WL1BEG1 INT_R_X41Y35/INT_R.LOGIC_OUTS20->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/DIA0 - 
wires: CLBLM_R_X41Y35/CLBLM_FAN0 CLBLM_R_X41Y35/CLBLM_LOGIC_OUTS9 CLBLM_R_X41Y35/CLBLM_L_B CLBLM_R_X41Y35/CLBLM_M_AI INT_R_X41Y34/BYP_ALT6 INT_R_X41Y34/BYP_BOUNCE6 INT_R_X41Y34/SR1END2 INT_R_X41Y35/BYP_BOUNCE_N3_6 INT_R_X41Y35/FAN0 INT_R_X41Y35/FAN_ALT0 INT_R_X41Y35/LOGIC_OUTS9 INT_R_X41Y35/SR1BEG2 
pips: CLBLM_R_X41Y35/CLBLM_R.CLBLM_FAN0->CLBLM_M_AI CLBLM_R_X41Y35/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_R_X41Y34/INT_R.BYP_ALT6->>BYP_BOUNCE6 INT_R_X41Y34/INT_R.SR1END2->>BYP_ALT6 INT_R_X41Y35/INT_R.BYP_BOUNCE_N3_6->>FAN_ALT0 INT_R_X41Y35/INT_R.FAN_ALT0->>FAN0 INT_R_X41Y35/INT_R.LOGIC_OUTS9->>SR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/ADDRA0 - 
wires: CLBLL_L_X40Y34/CLBLL_IMUX7 CLBLL_L_X40Y34/CLBLL_LL_A1 CLBLL_L_X40Y34/CLBLL_SE2A3 CLBLL_L_X40Y35/CLBLL_SW2A3 CLBLL_L_X40Y36/CLBLL_SE2A3 CLBLL_L_X40Y37/CLBLL_SW2A0 CLBLL_L_X40Y37/CLBLL_SW2A3 CLBLM_R_X39Y34/CLBLM_SE2A3 CLBLM_R_X39Y35/CLBLM_IMUX15 CLBLM_R_X39Y35/CLBLM_IMUX32 CLBLM_R_X39Y35/CLBLM_IMUX7 CLBLM_R_X39Y35/CLBLM_M_A1 CLBLM_R_X39Y35/CLBLM_M_B1 CLBLM_R_X39Y35/CLBLM_M_C1 CLBLM_R_X39Y35/CLBLM_SW2A3 CLBLM_R_X39Y36/CLBLM_SE2A3 CLBLM_R_X39Y37/CLBLM_IMUX15 CLBLM_R_X39Y37/CLBLM_IMUX32 CLBLM_R_X39Y37/CLBLM_IMUX7 CLBLM_R_X39Y37/CLBLM_M_A1 CLBLM_R_X39Y37/CLBLM_M_B1 CLBLM_R_X39Y37/CLBLM_M_C1 CLBLM_R_X39Y37/CLBLM_SW2A0 CLBLM_R_X39Y37/CLBLM_SW2A3 CLBLM_R_X41Y34/CLBLM_IMUX44 CLBLM_R_X41Y34/CLBLM_LOGIC_OUTS1 CLBLM_R_X41Y34/CLBLM_L_BQ CLBLM_R_X41Y34/CLBLM_M_D4 CLBLM_R_X41Y35/CLBLM_IMUX15 CLBLM_R_X41Y35/CLBLM_IMUX32 CLBLM_R_X41Y35/CLBLM_IMUX7 CLBLM_R_X41Y35/CLBLM_M_A1 CLBLM_R_X41Y35/CLBLM_M_B1 CLBLM_R_X41Y35/CLBLM_M_C1 CLBLM_R_X41Y36/CLBLM_IMUX15 CLBLM_R_X41Y36/CLBLM_IMUX32 CLBLM_R_X41Y36/CLBLM_IMUX7 CLBLM_R_X41Y36/CLBLM_M_A1 CLBLM_R_X41Y36/CLBLM_M_B1 CLBLM_R_X41Y36/CLBLM_M_C1 CLBLM_R_X41Y37/CLBLM_IMUX15 CLBLM_R_X41Y37/CLBLM_IMUX32 CLBLM_R_X41Y37/CLBLM_IMUX7 CLBLM_R_X41Y37/CLBLM_M_A1 CLBLM_R_X41Y37/CLBLM_M_B1 CLBLM_R_X41Y37/CLBLM_M_C1 CLBLM_R_X41Y38/CLBLM_IMUX15 CLBLM_R_X41Y38/CLBLM_IMUX32 CLBLM_R_X41Y38/CLBLM_IMUX7 CLBLM_R_X41Y38/CLBLM_M_A1 CLBLM_R_X41Y38/CLBLM_M_B1 CLBLM_R_X41Y38/CLBLM_M_C1 INT_L_X40Y34/EL1BEG2 INT_L_X40Y34/IMUX_L7 INT_L_X40Y34/SE2END3 INT_L_X40Y35/EL1BEG3 INT_L_X40Y35/NW2END_S0_0 INT_L_X40Y35/SW2A3 INT_L_X40Y36/EL1BEG_N3 INT_L_X40Y36/NW2END0 INT_L_X40Y36/SE2END3 INT_L_X40Y36/SW2BEG3 INT_L_X40Y37/EL1BEG3 INT_L_X40Y37/NW2END_S0_0 INT_L_X40Y37/SW2A0 INT_L_X40Y37/SW2A3 INT_L_X40Y38/EL1BEG3 INT_L_X40Y38/EL1BEG_N3 INT_L_X40Y38/NW2END0 INT_L_X40Y38/NW2END_S0_0 INT_L_X40Y38/SW2BEG0 INT_L_X40Y38/SW2BEG3 INT_L_X40Y38/WR1END1 INT_L_X40Y39/EL1BEG_N3 INT_L_X40Y39/NW2END0 INT_R_X39Y34/SE2A3 INT_R_X39Y35/IMUX15 INT_R_X39Y35/IMUX32 INT_R_X39Y35/IMUX7 INT_R_X39Y35/SE2BEG3 INT_R_X39Y35/SS2END0 INT_R_X39Y35/SW2END3 INT_R_X39Y36/SE2A3 INT_R_X39Y36/SS2A0 INT_R_X39Y36/SW2END_N0_3 INT_R_X39Y37/IMUX15 INT_R_X39Y37/IMUX32 INT_R_X39Y37/IMUX7 INT_R_X39Y37/SE2BEG3 INT_R_X39Y37/SS2BEG0 INT_R_X39Y37/SW2END0 INT_R_X39Y37/SW2END3 INT_R_X39Y38/SW2END_N0_3 INT_R_X41Y34/EL1END2 INT_R_X41Y34/IMUX44 INT_R_X41Y34/LOGIC_OUTS1 INT_R_X41Y34/NL1BEG0 INT_R_X41Y34/NL1END_S3_0 INT_R_X41Y35/EL1END3 INT_R_X41Y35/IMUX15 INT_R_X41Y35/IMUX32 INT_R_X41Y35/IMUX7 INT_R_X41Y35/NL1END0 INT_R_X41Y35/NR1BEG0 INT_R_X41Y35/NW2BEG0 INT_R_X41Y36/FAN_BOUNCE_S3_4 INT_R_X41Y36/IMUX15 INT_R_X41Y36/IMUX32 INT_R_X41Y36/IMUX7 INT_R_X41Y36/NN2BEG0 INT_R_X41Y36/NR1BEG0 INT_R_X41Y36/NR1END0 INT_R_X41Y36/NW2A0 INT_R_X41Y37/EL1END3 INT_R_X41Y37/FAN_ALT4 INT_R_X41Y37/FAN_BOUNCE4 INT_R_X41Y37/IMUX15 INT_R_X41Y37/IMUX32 INT_R_X41Y37/IMUX7 INT_R_X41Y37/NN2A0 INT_R_X41Y37/NN2END_S2_0 INT_R_X41Y37/NR1END0 INT_R_X41Y37/NW2BEG0 INT_R_X41Y38/EL1END3 INT_R_X41Y38/IMUX15 INT_R_X41Y38/IMUX32 INT_R_X41Y38/IMUX7 INT_R_X41Y38/NN2END0 INT_R_X41Y38/NW2A0 INT_R_X41Y38/NW2BEG0 INT_R_X41Y38/WR1BEG1 INT_R_X41Y39/NW2A0 VBRK_X99Y36/VBRK_SE2A3 VBRK_X99Y37/VBRK_SW2A3 VBRK_X99Y38/VBRK_SE2A3 VBRK_X99Y39/VBRK_SW2A0 VBRK_X99Y39/VBRK_SW2A3 
pips: CLBLL_L_X40Y34/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X41Y34/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X40Y34/INT_L.SE2END3->>EL1BEG2 INT_L_X40Y34/INT_L.SE2END3->>IMUX_L7 INT_L_X40Y36/INT_L.NW2END0->>EL1BEG_N3 INT_L_X40Y36/INT_L.SE2END3->>SW2BEG3 INT_L_X40Y38/INT_L.NW2END0->>EL1BEG_N3 INT_L_X40Y38/INT_L.NW2END_S0_0->>SW2BEG3 INT_L_X40Y38/INT_L.WR1END1->>SW2BEG0 INT_L_X40Y39/INT_L.NW2END0->>EL1BEG_N3 INT_R_X39Y35/INT_R.SS2END0->>IMUX32 INT_R_X39Y35/INT_R.SW2END3->>IMUX15 INT_R_X39Y35/INT_R.SW2END3->>IMUX7 INT_R_X39Y35/INT_R.SW2END3->>SE2BEG3 INT_R_X39Y37/INT_R.SW2END0->>IMUX32 INT_R_X39Y37/INT_R.SW2END0->>SS2BEG0 INT_R_X39Y37/INT_R.SW2END3->>IMUX15 INT_R_X39Y37/INT_R.SW2END3->>IMUX7 INT_R_X39Y37/INT_R.SW2END3->>SE2BEG3 INT_R_X41Y34/INT_R.EL1END2->>IMUX44 INT_R_X41Y34/INT_R.LOGIC_OUTS1->>NL1BEG0 INT_R_X41Y35/INT_R.EL1END3->>IMUX15 INT_R_X41Y35/INT_R.EL1END3->>IMUX7 INT_R_X41Y35/INT_R.NL1END0->>IMUX32 INT_R_X41Y35/INT_R.NL1END0->>NR1BEG0 INT_R_X41Y35/INT_R.NL1END0->>NW2BEG0 INT_R_X41Y36/INT_R.FAN_BOUNCE_S3_4->>IMUX15 INT_R_X41Y36/INT_R.FAN_BOUNCE_S3_4->>IMUX7 INT_R_X41Y36/INT_R.NR1END0->>IMUX32 INT_R_X41Y36/INT_R.NR1END0->>NN2BEG0 INT_R_X41Y36/INT_R.NR1END0->>NR1BEG0 INT_R_X41Y37/INT_R.EL1END3->>IMUX15 INT_R_X41Y37/INT_R.EL1END3->>IMUX7 INT_R_X41Y37/INT_R.FAN_ALT4->>FAN_BOUNCE4 INT_R_X41Y37/INT_R.NR1END0->>FAN_ALT4 INT_R_X41Y37/INT_R.NR1END0->>IMUX32 INT_R_X41Y37/INT_R.NR1END0->>NW2BEG0 INT_R_X41Y38/INT_R.EL1END3->>IMUX15 INT_R_X41Y38/INT_R.EL1END3->>IMUX7 INT_R_X41Y38/INT_R.NN2END0->>IMUX32 INT_R_X41Y38/INT_R.NN2END0->>NW2BEG0 INT_R_X41Y38/INT_R.NN2END0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/ADDRA1 - 
wires: CLBLL_L_X40Y35/CLBLL_SW2A2 CLBLL_L_X40Y35/CLBLL_WR1END1 CLBLL_L_X40Y37/CLBLL_NW2A3 CLBLL_L_X42Y35/CLBLL_NE2A0 CLBLL_L_X42Y35/CLBLL_WR1END1 CLBLM_R_X39Y35/CLBLM_IMUX18 CLBLM_R_X39Y35/CLBLM_IMUX2 CLBLM_R_X39Y35/CLBLM_IMUX29 CLBLM_R_X39Y35/CLBLM_M_A2 CLBLM_R_X39Y35/CLBLM_M_B2 CLBLM_R_X39Y35/CLBLM_M_C2 CLBLM_R_X39Y35/CLBLM_SW2A2 CLBLM_R_X39Y35/CLBLM_WR1END1 CLBLM_R_X39Y37/CLBLM_IMUX18 CLBLM_R_X39Y37/CLBLM_IMUX2 CLBLM_R_X39Y37/CLBLM_IMUX29 CLBLM_R_X39Y37/CLBLM_M_A2 CLBLM_R_X39Y37/CLBLM_M_B2 CLBLM_R_X39Y37/CLBLM_M_C2 CLBLM_R_X39Y37/CLBLM_NW2A3 CLBLM_R_X41Y34/CLBLM_IMUX16 CLBLM_R_X41Y34/CLBLM_IMUX33 CLBLM_R_X41Y34/CLBLM_IMUX40 CLBLM_R_X41Y34/CLBLM_LOGIC_OUTS0 CLBLM_R_X41Y34/CLBLM_L_AQ CLBLM_R_X41Y34/CLBLM_L_B3 CLBLM_R_X41Y34/CLBLM_L_C1 CLBLM_R_X41Y34/CLBLM_M_D1 CLBLM_R_X41Y35/CLBLM_IMUX18 CLBLM_R_X41Y35/CLBLM_IMUX2 CLBLM_R_X41Y35/CLBLM_IMUX29 CLBLM_R_X41Y35/CLBLM_M_A2 CLBLM_R_X41Y35/CLBLM_M_B2 CLBLM_R_X41Y35/CLBLM_M_C2 CLBLM_R_X41Y35/CLBLM_NE2A0 CLBLM_R_X41Y35/CLBLM_WR1END1 CLBLM_R_X41Y36/CLBLM_IMUX18 CLBLM_R_X41Y36/CLBLM_IMUX2 CLBLM_R_X41Y36/CLBLM_IMUX29 CLBLM_R_X41Y36/CLBLM_M_A2 CLBLM_R_X41Y36/CLBLM_M_B2 CLBLM_R_X41Y36/CLBLM_M_C2 CLBLM_R_X41Y37/CLBLM_IMUX18 CLBLM_R_X41Y37/CLBLM_IMUX2 CLBLM_R_X41Y37/CLBLM_IMUX29 CLBLM_R_X41Y37/CLBLM_M_A2 CLBLM_R_X41Y37/CLBLM_M_B2 CLBLM_R_X41Y37/CLBLM_M_C2 CLBLM_R_X41Y38/CLBLM_IMUX18 CLBLM_R_X41Y38/CLBLM_IMUX2 CLBLM_R_X41Y38/CLBLM_IMUX29 CLBLM_R_X41Y38/CLBLM_M_A2 CLBLM_R_X41Y38/CLBLM_M_B2 CLBLM_R_X41Y38/CLBLM_M_C2 INT_L_X40Y34/WR1END_S1_0 INT_L_X40Y35/SW2A2 INT_L_X40Y35/WR1BEG1 INT_L_X40Y35/WR1END0 INT_L_X40Y36/NW2BEG3 INT_L_X40Y36/SW2BEG2 INT_L_X40Y36/WR1END3 INT_L_X40Y37/NW2A3 INT_L_X42Y34/NE2END_S3_0 INT_L_X42Y35/NE2END0 INT_L_X42Y35/WR1BEG1 INT_R_X39Y35/IMUX18 INT_R_X39Y35/IMUX2 INT_R_X39Y35/IMUX29 INT_R_X39Y35/NN2BEG1 INT_R_X39Y35/SW2END2 INT_R_X39Y35/WR1END1 INT_R_X39Y36/NN2A1 INT_R_X39Y37/IMUX18 INT_R_X39Y37/IMUX2 INT_R_X39Y37/IMUX29 INT_R_X39Y37/NN2END1 INT_R_X39Y37/NW2END3 INT_R_X41Y34/FAN_ALT5 INT_R_X41Y34/FAN_BOUNCE5 INT_R_X41Y34/IMUX16 INT_R_X41Y34/IMUX33 INT_R_X41Y34/IMUX40 INT_R_X41Y34/LOGIC_OUTS0 INT_R_X41Y34/NE2BEG0 INT_R_X41Y34/NL1BEG2 INT_R_X41Y34/NL1BEG_N3 INT_R_X41Y34/WR1BEG_S0 INT_R_X41Y35/FAN_BOUNCE_S3_4 INT_R_X41Y35/IMUX18 INT_R_X41Y35/IMUX2 INT_R_X41Y35/IMUX29 INT_R_X41Y35/NE2A0 INT_R_X41Y35/NL1BEG1 INT_R_X41Y35/NL1END2 INT_R_X41Y35/NR1BEG2 INT_R_X41Y35/WR1BEG0 INT_R_X41Y35/WR1END1 INT_R_X41Y36/FAN_ALT4 INT_R_X41Y36/FAN_BOUNCE4 INT_R_X41Y36/IMUX18 INT_R_X41Y36/IMUX2 INT_R_X41Y36/IMUX29 INT_R_X41Y36/NL1BEG1 INT_R_X41Y36/NL1END1 INT_R_X41Y36/NR1BEG2 INT_R_X41Y36/NR1END2 INT_R_X41Y36/WR1BEG3 INT_R_X41Y37/IMUX18 INT_R_X41Y37/IMUX2 INT_R_X41Y37/IMUX29 INT_R_X41Y37/NL1BEG1 INT_R_X41Y37/NL1END1 INT_R_X41Y37/NR1BEG2 INT_R_X41Y37/NR1END2 INT_R_X41Y38/IMUX18 INT_R_X41Y38/IMUX2 INT_R_X41Y38/IMUX29 INT_R_X41Y38/NL1END1 INT_R_X41Y38/NR1END2 VBRK_X99Y37/VBRK_SW2A2 VBRK_X99Y37/VBRK_WR1END1 VBRK_X99Y39/VBRK_NW2A3 
pips: CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X41Y34/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 INT_L_X40Y35/INT_L.WR1END0->>WR1BEG1 INT_L_X40Y36/INT_L.WR1END3->>NW2BEG3 INT_L_X40Y36/INT_L.WR1END3->>SW2BEG2 INT_L_X42Y35/INT_L.NE2END0->>WR1BEG1 INT_R_X39Y35/INT_R.SW2END2->>IMUX29 INT_R_X39Y35/INT_R.WR1END1->>IMUX18 INT_R_X39Y35/INT_R.WR1END1->>IMUX2 INT_R_X39Y35/INT_R.WR1END1->>NN2BEG1 INT_R_X39Y37/INT_R.NN2END1->>IMUX18 INT_R_X39Y37/INT_R.NN2END1->>IMUX2 INT_R_X39Y37/INT_R.NW2END3->>IMUX29 INT_R_X41Y34/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X41Y34/INT_R.FAN_BOUNCE5->>IMUX33 INT_R_X41Y34/INT_R.LOGIC_OUTS0->>IMUX16 INT_R_X41Y34/INT_R.LOGIC_OUTS0->>IMUX40 INT_R_X41Y34/INT_R.LOGIC_OUTS0->>NE2BEG0 INT_R_X41Y34/INT_R.LOGIC_OUTS0->>NL1BEG_N3 INT_R_X41Y34/INT_R.NL1BEG_N3->>FAN_ALT5 INT_R_X41Y34/INT_R.NL1BEG_N3->>NL1BEG2 INT_R_X41Y34/INT_R.NL1BEG_N3->>WR1BEG_S0 INT_R_X41Y35/INT_R.FAN_BOUNCE_S3_4->>IMUX29 INT_R_X41Y35/INT_R.NL1END2->>NL1BEG1 INT_R_X41Y35/INT_R.NL1END2->>NR1BEG2 INT_R_X41Y35/INT_R.WR1END1->>IMUX18 INT_R_X41Y35/INT_R.WR1END1->>IMUX2 INT_R_X41Y36/INT_R.FAN_ALT4->>FAN_BOUNCE4 INT_R_X41Y36/INT_R.NL1END1->>FAN_ALT4 INT_R_X41Y36/INT_R.NL1END1->>IMUX18 INT_R_X41Y36/INT_R.NL1END1->>IMUX2 INT_R_X41Y36/INT_R.NR1END2->>IMUX29 INT_R_X41Y36/INT_R.NR1END2->>NL1BEG1 INT_R_X41Y36/INT_R.NR1END2->>NR1BEG2 INT_R_X41Y36/INT_R.NR1END2->>WR1BEG3 INT_R_X41Y37/INT_R.NL1END1->>IMUX18 INT_R_X41Y37/INT_R.NL1END1->>IMUX2 INT_R_X41Y37/INT_R.NR1END2->>IMUX29 INT_R_X41Y37/INT_R.NR1END2->>NL1BEG1 INT_R_X41Y37/INT_R.NR1END2->>NR1BEG2 INT_R_X41Y38/INT_R.NL1END1->>IMUX18 INT_R_X41Y38/INT_R.NL1END1->>IMUX2 INT_R_X41Y38/INT_R.NR1END2->>IMUX29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/ADDRA2 - 
wires: CLBLL_L_X40Y33/CLBLL_IMUX38 CLBLL_L_X40Y33/CLBLL_LL_D3 CLBLL_L_X40Y34/CLBLL_EL1BEG3 CLBLL_L_X40Y35/CLBLL_NW2A0 CLBLM_R_X39Y34/CLBLM_EL1BEG3 CLBLM_R_X39Y35/CLBLM_IMUX1 CLBLM_R_X39Y35/CLBLM_IMUX17 CLBLM_R_X39Y35/CLBLM_IMUX22 CLBLM_R_X39Y35/CLBLM_M_A3 CLBLM_R_X39Y35/CLBLM_M_B3 CLBLM_R_X39Y35/CLBLM_M_C3 CLBLM_R_X39Y35/CLBLM_NW2A0 CLBLM_R_X39Y37/CLBLM_IMUX1 CLBLM_R_X39Y37/CLBLM_IMUX17 CLBLM_R_X39Y37/CLBLM_IMUX22 CLBLM_R_X39Y37/CLBLM_M_A3 CLBLM_R_X39Y37/CLBLM_M_B3 CLBLM_R_X39Y37/CLBLM_M_C3 CLBLM_R_X41Y34/CLBLM_IMUX14 CLBLM_R_X41Y34/CLBLM_IMUX30 CLBLM_R_X41Y34/CLBLM_IMUX38 CLBLM_R_X41Y34/CLBLM_LOGIC_OUTS17 CLBLM_R_X41Y34/CLBLM_L_B1 CLBLM_R_X41Y34/CLBLM_L_BMUX CLBLM_R_X41Y34/CLBLM_L_C5 CLBLM_R_X41Y34/CLBLM_M_D3 CLBLM_R_X41Y35/CLBLM_IMUX1 CLBLM_R_X41Y35/CLBLM_IMUX17 CLBLM_R_X41Y35/CLBLM_IMUX22 CLBLM_R_X41Y35/CLBLM_M_A3 CLBLM_R_X41Y35/CLBLM_M_B3 CLBLM_R_X41Y35/CLBLM_M_C3 CLBLM_R_X41Y36/CLBLM_IMUX1 CLBLM_R_X41Y36/CLBLM_IMUX17 CLBLM_R_X41Y36/CLBLM_IMUX22 CLBLM_R_X41Y36/CLBLM_M_A3 CLBLM_R_X41Y36/CLBLM_M_B3 CLBLM_R_X41Y36/CLBLM_M_C3 CLBLM_R_X41Y37/CLBLM_IMUX1 CLBLM_R_X41Y37/CLBLM_IMUX17 CLBLM_R_X41Y37/CLBLM_IMUX22 CLBLM_R_X41Y37/CLBLM_M_A3 CLBLM_R_X41Y37/CLBLM_M_B3 CLBLM_R_X41Y37/CLBLM_M_C3 CLBLM_R_X41Y38/CLBLM_IMUX1 CLBLM_R_X41Y38/CLBLM_IMUX17 CLBLM_R_X41Y38/CLBLM_IMUX22 CLBLM_R_X41Y38/CLBLM_M_A3 CLBLM_R_X41Y38/CLBLM_M_B3 CLBLM_R_X41Y38/CLBLM_M_C3 INT_L_X40Y33/IMUX_L38 INT_L_X40Y33/SW2END3 INT_L_X40Y34/EL1END3 INT_L_X40Y34/ER1BEG_S0 INT_L_X40Y34/NW2BEG0 INT_L_X40Y34/SW2END_N0_3 INT_L_X40Y35/ER1BEG0 INT_L_X40Y35/NW2A0 INT_R_X39Y34/EL1BEG3 INT_R_X39Y34/NW2END_S0_0 INT_R_X39Y35/EL1BEG_N3 INT_R_X39Y35/FAN_ALT5 INT_R_X39Y35/FAN_BOUNCE5 INT_R_X39Y35/IMUX1 INT_R_X39Y35/IMUX17 INT_R_X39Y35/IMUX22 INT_R_X39Y35/NL1BEG_N3 INT_R_X39Y35/NN2BEG0 INT_R_X39Y35/NW2END0 INT_R_X39Y36/NN2A0 INT_R_X39Y36/NN2END_S2_0 INT_R_X39Y37/IMUX1 INT_R_X39Y37/IMUX17 INT_R_X39Y37/IMUX22 INT_R_X39Y37/NL1BEG_N3 INT_R_X39Y37/NN2END0 INT_R_X41Y33/SW2A3 INT_R_X41Y34/IMUX14 INT_R_X41Y34/IMUX30 INT_R_X41Y34/IMUX38 INT_R_X41Y34/LOGIC_OUTS17 INT_R_X41Y34/NR1BEG3 INT_R_X41Y34/SW2BEG3 INT_R_X41Y35/BYP_ALT7 INT_R_X41Y35/BYP_BOUNCE7 INT_R_X41Y35/ER1END0 INT_R_X41Y35/IMUX1 INT_R_X41Y35/IMUX17 INT_R_X41Y35/IMUX22 INT_R_X41Y35/NR1BEG3 INT_R_X41Y35/NR1END3 INT_R_X41Y36/BYP_ALT7 INT_R_X41Y36/BYP_BOUNCE7 INT_R_X41Y36/BYP_BOUNCE_N3_7 INT_R_X41Y36/IMUX1 INT_R_X41Y36/IMUX17 INT_R_X41Y36/IMUX22 INT_R_X41Y36/NR1BEG3 INT_R_X41Y36/NR1END3 INT_R_X41Y37/BYP_ALT7 INT_R_X41Y37/BYP_BOUNCE7 INT_R_X41Y37/BYP_BOUNCE_N3_7 INT_R_X41Y37/IMUX1 INT_R_X41Y37/IMUX17 INT_R_X41Y37/IMUX22 INT_R_X41Y37/NR1BEG3 INT_R_X41Y37/NR1END3 INT_R_X41Y38/BYP_BOUNCE_N3_7 INT_R_X41Y38/IMUX1 INT_R_X41Y38/IMUX17 INT_R_X41Y38/IMUX22 INT_R_X41Y38/NR1END3 VBRK_X99Y36/VBRK_EL1BEG3 VBRK_X99Y37/VBRK_NW2A0 
pips: CLBLL_L_X40Y33/CLBLL_L.CLBLL_IMUX38->CLBLL_LL_D3 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X41Y34/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 INT_L_X40Y33/INT_L.SW2END3->>IMUX_L38 INT_L_X40Y34/INT_L.EL1END3->>ER1BEG_S0 INT_L_X40Y34/INT_L.SW2END_N0_3->>NW2BEG0 INT_R_X39Y35/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X39Y35/INT_R.FAN_BOUNCE5->>IMUX1 INT_R_X39Y35/INT_R.FAN_BOUNCE5->>IMUX17 INT_R_X39Y35/INT_R.NL1BEG_N3->>FAN_ALT5 INT_R_X39Y35/INT_R.NL1BEG_N3->>IMUX22 INT_R_X39Y35/INT_R.NW2END0->>EL1BEG_N3 INT_R_X39Y35/INT_R.NW2END0->>NL1BEG_N3 INT_R_X39Y35/INT_R.NW2END0->>NN2BEG0 INT_R_X39Y37/INT_R.NL1BEG_N3->>IMUX22 INT_R_X39Y37/INT_R.NN2END0->>IMUX1 INT_R_X39Y37/INT_R.NN2END0->>IMUX17 INT_R_X39Y37/INT_R.NN2END0->>NL1BEG_N3 INT_R_X41Y34/INT_R.LOGIC_OUTS17->>IMUX14 INT_R_X41Y34/INT_R.LOGIC_OUTS17->>IMUX30 INT_R_X41Y34/INT_R.LOGIC_OUTS17->>IMUX38 INT_R_X41Y34/INT_R.LOGIC_OUTS17->>NR1BEG3 INT_R_X41Y34/INT_R.LOGIC_OUTS17->>SW2BEG3 INT_R_X41Y35/INT_R.BYP_ALT7->>BYP_BOUNCE7 INT_R_X41Y35/INT_R.ER1END0->>IMUX1 INT_R_X41Y35/INT_R.ER1END0->>IMUX17 INT_R_X41Y35/INT_R.NR1END3->>BYP_ALT7 INT_R_X41Y35/INT_R.NR1END3->>IMUX22 INT_R_X41Y35/INT_R.NR1END3->>NR1BEG3 INT_R_X41Y36/INT_R.BYP_ALT7->>BYP_BOUNCE7 INT_R_X41Y36/INT_R.BYP_BOUNCE_N3_7->>IMUX1 INT_R_X41Y36/INT_R.BYP_BOUNCE_N3_7->>IMUX17 INT_R_X41Y36/INT_R.NR1END3->>BYP_ALT7 INT_R_X41Y36/INT_R.NR1END3->>IMUX22 INT_R_X41Y36/INT_R.NR1END3->>NR1BEG3 INT_R_X41Y37/INT_R.BYP_ALT7->>BYP_BOUNCE7 INT_R_X41Y37/INT_R.BYP_BOUNCE_N3_7->>IMUX1 INT_R_X41Y37/INT_R.BYP_BOUNCE_N3_7->>IMUX17 INT_R_X41Y37/INT_R.NR1END3->>BYP_ALT7 INT_R_X41Y37/INT_R.NR1END3->>IMUX22 INT_R_X41Y37/INT_R.NR1END3->>NR1BEG3 INT_R_X41Y38/INT_R.BYP_BOUNCE_N3_7->>IMUX1 INT_R_X41Y38/INT_R.BYP_BOUNCE_N3_7->>IMUX17 INT_R_X41Y38/INT_R.NR1END3->>IMUX22 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/ADDRA3 - 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/ADDRA4 - 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/ADDRD0 - 
wires: CLBLL_L_X40Y35/CLBLL_WR1END0 CLBLL_L_X40Y37/CLBLL_EE2BEG0 CLBLL_L_X42Y34/CLBLL_WL1END3 CLBLL_L_X42Y35/CLBLL_IMUX1 CLBLL_L_X42Y35/CLBLL_IMUX17 CLBLL_L_X42Y35/CLBLL_LL_A3 CLBLL_L_X42Y35/CLBLL_LL_AQ CLBLL_L_X42Y35/CLBLL_LL_B3 CLBLL_L_X42Y35/CLBLL_LOGIC_OUTS4 CLBLL_L_X42Y36/CLBLL_NW2A0 CLBLM_R_X39Y35/CLBLM_IMUX40 CLBLM_R_X39Y35/CLBLM_M_D1 CLBLM_R_X39Y35/CLBLM_WR1END0 CLBLM_R_X39Y37/CLBLM_EE2BEG0 CLBLM_R_X39Y37/CLBLM_IMUX40 CLBLM_R_X39Y37/CLBLM_M_D1 CLBLM_R_X41Y34/CLBLM_IMUX23 CLBLM_R_X41Y34/CLBLM_IMUX47 CLBLM_R_X41Y34/CLBLM_L_C3 CLBLM_R_X41Y34/CLBLM_M_D5 CLBLM_R_X41Y34/CLBLM_WL1END3 CLBLM_R_X41Y35/CLBLM_IMUX40 CLBLM_R_X41Y35/CLBLM_M_D1 CLBLM_R_X41Y36/CLBLM_IMUX40 CLBLM_R_X41Y36/CLBLM_M_D1 CLBLM_R_X41Y36/CLBLM_NW2A0 CLBLM_R_X41Y37/CLBLM_IMUX40 CLBLM_R_X41Y37/CLBLM_M_D1 CLBLM_R_X41Y38/CLBLM_IMUX40 CLBLM_R_X41Y38/CLBLM_M_D1 INT_L_X38Y35/NW2END_S0_0 INT_L_X38Y36/NE2BEG0 INT_L_X38Y36/NW2END0 INT_L_X38Y37/NE2A0 INT_L_X40Y34/WL1END2 INT_L_X40Y34/WR1BEG_S0 INT_L_X40Y35/WR1BEG0 INT_L_X40Y37/EE2A0 INT_L_X42Y34/WL1BEG3 INT_L_X42Y35/IMUX_L1 INT_L_X42Y35/IMUX_L17 INT_L_X42Y35/LOGIC_OUTS_L4 INT_L_X42Y35/NW2BEG0 INT_L_X42Y35/WL1BEG_N3 INT_L_X42Y36/NW2A0 INT_R_X39Y34/WR1END_S1_0 INT_R_X39Y35/IMUX40 INT_R_X39Y35/NW2BEG0 INT_R_X39Y35/WR1END0 INT_R_X39Y36/NE2END_S3_0 INT_R_X39Y36/NW2A0 INT_R_X39Y37/EE2BEG0 INT_R_X39Y37/IMUX40 INT_R_X39Y37/NE2END0 INT_R_X41Y34/IMUX23 INT_R_X41Y34/IMUX47 INT_R_X41Y34/WL1BEG2 INT_R_X41Y34/WL1END3 INT_R_X41Y35/IMUX40 INT_R_X41Y35/NW2END_S0_0 INT_R_X41Y35/SS2END0 INT_R_X41Y35/WL1END_N1_3 INT_R_X41Y36/IMUX40 INT_R_X41Y36/NW2END0 INT_R_X41Y36/SS2A0 INT_R_X41Y37/EE2END0 INT_R_X41Y37/IMUX40 INT_R_X41Y37/NR1BEG0 INT_R_X41Y37/SS2BEG0 INT_R_X41Y38/IMUX40 INT_R_X41Y38/NR1END0 VBRK_X99Y37/VBRK_WR1END0 VBRK_X99Y39/VBRK_EE2BEG0 
pips: CLBLL_L_X42Y35/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X42Y35/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_L_X42Y35/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 INT_L_X38Y36/INT_L.NW2END0->>NE2BEG0 INT_L_X40Y34/INT_L.WL1END2->>WR1BEG_S0 INT_L_X42Y35/INT_L.LOGIC_OUTS_L4->>IMUX_L1 INT_L_X42Y35/INT_L.LOGIC_OUTS_L4->>IMUX_L17 INT_L_X42Y35/INT_L.LOGIC_OUTS_L4->>NW2BEG0 INT_L_X42Y35/INT_L.LOGIC_OUTS_L4->>WL1BEG_N3 INT_R_X39Y35/INT_R.WR1END0->>IMUX40 INT_R_X39Y35/INT_R.WR1END0->>NW2BEG0 INT_R_X39Y37/INT_R.NE2END0->>EE2BEG0 INT_R_X39Y37/INT_R.NE2END0->>IMUX40 INT_R_X41Y34/INT_R.WL1END3->>IMUX23 INT_R_X41Y34/INT_R.WL1END3->>IMUX47 INT_R_X41Y34/INT_R.WL1END3->>WL1BEG2 INT_R_X41Y35/INT_R.SS2END0->>IMUX40 INT_R_X41Y36/INT_R.NW2END0->>IMUX40 INT_R_X41Y37/INT_R.EE2END0->>IMUX40 INT_R_X41Y37/INT_R.EE2END0->>NR1BEG0 INT_R_X41Y37/INT_R.EE2END0->>SS2BEG0 INT_R_X41Y38/INT_R.NR1END0->>IMUX40 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/ADDRD1 - 
wires: CLBLL_L_X40Y35/CLBLL_WR1END3 CLBLL_L_X40Y36/CLBLL_EE2BEG2 CLBLL_L_X40Y37/CLBLL_EE2BEG2 CLBLL_L_X40Y38/CLBLL_NE2A2 CLBLL_L_X42Y34/CLBLL_SW2A1 CLBLL_L_X42Y35/CLBLL_IMUX24 CLBLL_L_X42Y35/CLBLL_IMUX32 CLBLL_L_X42Y35/CLBLL_IMUX8 CLBLL_L_X42Y35/CLBLL_LL_A5 CLBLL_L_X42Y35/CLBLL_LL_B5 CLBLL_L_X42Y35/CLBLL_LL_BQ CLBLL_L_X42Y35/CLBLL_LL_C1 CLBLL_L_X42Y35/CLBLL_LOGIC_OUTS5 CLBLL_L_X42Y35/CLBLL_WW2A1 CLBLL_L_X42Y38/CLBLL_EE2A2 CLBLL_L_X42Y38/CLBLL_WR1END3 CLBLM_R_X39Y35/CLBLM_IMUX45 CLBLM_R_X39Y35/CLBLM_M_D2 CLBLM_R_X39Y35/CLBLM_WR1END3 CLBLM_R_X39Y36/CLBLM_EE2BEG2 CLBLM_R_X39Y37/CLBLM_EE2BEG2 CLBLM_R_X39Y37/CLBLM_IMUX45 CLBLM_R_X39Y37/CLBLM_M_D2 CLBLM_R_X39Y38/CLBLM_NE2A2 CLBLM_R_X41Y34/CLBLM_IMUX34 CLBLM_R_X41Y34/CLBLM_IMUX43 CLBLM_R_X41Y34/CLBLM_L_C6 CLBLM_R_X41Y34/CLBLM_M_D6 CLBLM_R_X41Y34/CLBLM_SW2A1 CLBLM_R_X41Y35/CLBLM_IMUX45 CLBLM_R_X41Y35/CLBLM_M_D2 CLBLM_R_X41Y35/CLBLM_WW2A1 CLBLM_R_X41Y36/CLBLM_IMUX45 CLBLM_R_X41Y36/CLBLM_M_D2 CLBLM_R_X41Y37/CLBLM_IMUX45 CLBLM_R_X41Y37/CLBLM_M_D2 CLBLM_R_X41Y38/CLBLM_EE2A2 CLBLM_R_X41Y38/CLBLM_IMUX45 CLBLM_R_X41Y38/CLBLM_M_D2 CLBLM_R_X41Y38/CLBLM_WR1END3 INT_L_X40Y35/ER1BEG2 INT_L_X40Y35/WR1BEG3 INT_L_X40Y35/WW2END1 INT_L_X40Y36/EE2A2 INT_L_X40Y37/EE2A2 INT_L_X40Y38/EE2BEG2 INT_L_X40Y38/NE2END2 INT_L_X42Y34/FAN_BOUNCE_S3_2 INT_L_X42Y34/SW2A1 INT_L_X42Y35/FAN_ALT2 INT_L_X42Y35/FAN_BOUNCE2 INT_L_X42Y35/IMUX_L24 INT_L_X42Y35/IMUX_L32 INT_L_X42Y35/IMUX_L8 INT_L_X42Y35/LOGIC_OUTS_L5 INT_L_X42Y35/SW2BEG1 INT_L_X42Y35/WW2BEG1 INT_L_X42Y38/EE2END2 INT_L_X42Y38/WR1BEG3 INT_R_X39Y35/IMUX45 INT_R_X39Y35/NL1BEG2 INT_R_X39Y35/WR1END3 INT_R_X39Y36/EE2BEG2 INT_R_X39Y36/NL1END2 INT_R_X39Y36/NR1BEG2 INT_R_X39Y37/EE2BEG2 INT_R_X39Y37/IMUX45 INT_R_X39Y37/NE2BEG2 INT_R_X39Y37/NR1END2 INT_R_X39Y38/NE2A2 INT_R_X41Y34/IMUX34 INT_R_X41Y34/IMUX43 INT_R_X41Y34/SW2END1 INT_R_X41Y35/ER1END2 INT_R_X41Y35/IMUX45 INT_R_X41Y35/WW2A1 INT_R_X41Y36/EE2END2 INT_R_X41Y36/IMUX45 INT_R_X41Y37/EE2END2 INT_R_X41Y37/IMUX45 INT_R_X41Y38/EE2A2 INT_R_X41Y38/IMUX45 INT_R_X41Y38/WR1END3 VBRK_X99Y37/VBRK_WR1END3 VBRK_X99Y38/VBRK_EE2BEG2 VBRK_X99Y39/VBRK_EE2BEG2 VBRK_X99Y40/VBRK_NE2A2 
pips: CLBLL_L_X42Y35/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_L_X42Y35/CLBLL_L.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_L_X42Y35/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_L_X42Y35/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 INT_L_X40Y35/INT_L.WW2END1->>ER1BEG2 INT_L_X40Y35/INT_L.WW2END1->>WR1BEG3 INT_L_X40Y38/INT_L.NE2END2->>EE2BEG2 INT_L_X42Y35/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X42Y35/INT_L.FAN_BOUNCE2->>IMUX_L24 INT_L_X42Y35/INT_L.FAN_BOUNCE2->>IMUX_L32 INT_L_X42Y35/INT_L.FAN_BOUNCE2->>IMUX_L8 INT_L_X42Y35/INT_L.LOGIC_OUTS_L5->>FAN_ALT2 INT_L_X42Y35/INT_L.LOGIC_OUTS_L5->>SW2BEG1 INT_L_X42Y35/INT_L.LOGIC_OUTS_L5->>WW2BEG1 INT_L_X42Y38/INT_L.EE2END2->>WR1BEG3 INT_R_X39Y35/INT_R.WR1END3->>IMUX45 INT_R_X39Y35/INT_R.WR1END3->>NL1BEG2 INT_R_X39Y36/INT_R.NL1END2->>EE2BEG2 INT_R_X39Y36/INT_R.NL1END2->>NR1BEG2 INT_R_X39Y37/INT_R.NR1END2->>EE2BEG2 INT_R_X39Y37/INT_R.NR1END2->>IMUX45 INT_R_X39Y37/INT_R.NR1END2->>NE2BEG2 INT_R_X41Y34/INT_R.SW2END1->>IMUX34 INT_R_X41Y34/INT_R.SW2END1->>IMUX43 INT_R_X41Y35/INT_R.ER1END2->>IMUX45 INT_R_X41Y36/INT_R.EE2END2->>IMUX45 INT_R_X41Y37/INT_R.EE2END2->>IMUX45 INT_R_X41Y38/INT_R.WR1END3->>IMUX45 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/ADDRD2 - 
wires: CLBLL_L_X40Y34/CLBLL_ER1BEG3 CLBLL_L_X40Y34/CLBLL_WW2END2 CLBLL_L_X40Y35/CLBLL_NE4BEG3 CLBLL_L_X40Y35/CLBLL_WW2END2 CLBLL_L_X40Y37/CLBLL_EE2BEG3 CLBLL_L_X42Y34/CLBLL_SW2A2 CLBLL_L_X42Y35/CLBLL_IMUX31 CLBLL_L_X42Y35/CLBLL_IMUX7 CLBLL_L_X42Y35/CLBLL_LL_A1 CLBLL_L_X42Y35/CLBLL_LL_C5 CLBLL_L_X42Y35/CLBLL_LL_CQ CLBLL_L_X42Y35/CLBLL_LOGIC_OUTS6 CLBLL_L_X42Y35/CLBLL_WR1END3 CLBLM_R_X39Y34/CLBLM_ER1BEG3 CLBLM_R_X39Y34/CLBLM_WW2END2 CLBLM_R_X39Y35/CLBLM_IMUX38 CLBLM_R_X39Y35/CLBLM_M_D3 CLBLM_R_X39Y35/CLBLM_NE4BEG3 CLBLM_R_X39Y35/CLBLM_WW2END2 CLBLM_R_X39Y37/CLBLM_EE2BEG3 CLBLM_R_X39Y37/CLBLM_IMUX38 CLBLM_R_X39Y37/CLBLM_M_D3 CLBLM_R_X41Y34/CLBLM_IMUX21 CLBLM_R_X41Y34/CLBLM_IMUX45 CLBLM_R_X41Y34/CLBLM_L_C4 CLBLM_R_X41Y34/CLBLM_M_D2 CLBLM_R_X41Y34/CLBLM_SW2A2 CLBLM_R_X41Y35/CLBLM_IMUX38 CLBLM_R_X41Y35/CLBLM_M_D3 CLBLM_R_X41Y35/CLBLM_WR1END3 CLBLM_R_X41Y36/CLBLM_IMUX38 CLBLM_R_X41Y36/CLBLM_M_D3 CLBLM_R_X41Y37/CLBLM_IMUX38 CLBLM_R_X41Y37/CLBLM_M_D3 CLBLM_R_X41Y38/CLBLM_IMUX38 CLBLM_R_X41Y38/CLBLM_M_D3 INT_L_X38Y36/NE2BEG3 INT_L_X38Y36/NW2END3 INT_L_X38Y37/NE2A3 INT_L_X40Y34/ER1END3 INT_L_X40Y34/NE2BEG3 INT_L_X40Y34/WW2A2 INT_L_X40Y35/ER1END_N3_3 INT_L_X40Y35/NE2A3 INT_L_X40Y35/NE6A3 INT_L_X40Y35/WW2A2 INT_L_X40Y36/NE6B3 INT_L_X40Y37/EE2A3 INT_L_X40Y37/NE6C3 INT_L_X40Y38/NE6D3 INT_L_X40Y39/NE6E3 INT_L_X42Y34/SW2A2 INT_L_X42Y35/BYP_ALT3 INT_L_X42Y35/BYP_BOUNCE3 INT_L_X42Y35/IMUX_L31 INT_L_X42Y35/IMUX_L7 INT_L_X42Y35/LOGIC_OUTS_L6 INT_L_X42Y35/SW2BEG2 INT_L_X42Y35/WR1BEG3 INT_L_X42Y36/BYP_BOUNCE_N3_3 INT_R_X39Y34/ER1BEG3 INT_R_X39Y34/WW2END2 INT_R_X39Y35/IMUX38 INT_R_X39Y35/NE6BEG3 INT_R_X39Y35/NW2BEG3 INT_R_X39Y35/WW2END2 INT_R_X39Y36/NW2A3 INT_R_X39Y37/EE2BEG3 INT_R_X39Y37/IMUX38 INT_R_X39Y37/NE2END3 INT_R_X41Y34/IMUX21 INT_R_X41Y34/IMUX45 INT_R_X41Y34/SW2END2 INT_R_X41Y34/WW2BEG2 INT_R_X41Y35/IMUX38 INT_R_X41Y35/NE2END3 INT_R_X41Y35/WR1END3 INT_R_X41Y35/WW2BEG2 INT_R_X41Y36/IMUX38 INT_R_X41Y36/SL1END3 INT_R_X41Y37/EE2END3 INT_R_X41Y37/IMUX38 INT_R_X41Y37/SL1BEG3 INT_R_X41Y38/IMUX38 INT_R_X41Y38/SL1END3 INT_R_X41Y39/NE6END3 INT_R_X41Y39/SL1BEG3 VBRK_X99Y36/VBRK_ER1BEG3 VBRK_X99Y36/VBRK_WW2END2 VBRK_X99Y37/VBRK_NE4BEG3 VBRK_X99Y37/VBRK_WW2END2 VBRK_X99Y39/VBRK_EE2BEG3 
pips: CLBLL_L_X42Y35/CLBLL_L.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_L_X42Y35/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_L_X42Y35/CLBLL_L.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 INT_L_X38Y36/INT_L.NW2END3->>NE2BEG3 INT_L_X40Y34/INT_L.ER1END3->>NE2BEG3 INT_L_X42Y35/INT_L.BYP_ALT3->>BYP_BOUNCE3 INT_L_X42Y35/INT_L.BYP_BOUNCE3->>IMUX_L31 INT_L_X42Y35/INT_L.BYP_BOUNCE3->>IMUX_L7 INT_L_X42Y35/INT_L.LOGIC_OUTS_L6->>BYP_ALT3 INT_L_X42Y35/INT_L.LOGIC_OUTS_L6->>SW2BEG2 INT_L_X42Y35/INT_L.LOGIC_OUTS_L6->>WR1BEG3 INT_R_X39Y34/INT_R.WW2END2->>ER1BEG3 INT_R_X39Y35/INT_R.WW2END2->>IMUX38 INT_R_X39Y35/INT_R.WW2END2->>NE6BEG3 INT_R_X39Y35/INT_R.WW2END2->>NW2BEG3 INT_R_X39Y37/INT_R.NE2END3->>EE2BEG3 INT_R_X39Y37/INT_R.NE2END3->>IMUX38 INT_R_X41Y34/INT_R.SW2END2->>IMUX21 INT_R_X41Y34/INT_R.SW2END2->>IMUX45 INT_R_X41Y34/INT_R.SW2END2->>WW2BEG2 INT_R_X41Y35/INT_R.NE2END3->>IMUX38 INT_R_X41Y35/INT_R.WR1END3->>WW2BEG2 INT_R_X41Y36/INT_R.SL1END3->>IMUX38 INT_R_X41Y37/INT_R.EE2END3->>IMUX38 INT_R_X41Y37/INT_R.EE2END3->>SL1BEG3 INT_R_X41Y38/INT_R.SL1END3->>IMUX38 INT_R_X41Y39/INT_R.NE6END3->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/ADDRD3 - 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/ADDRD4 - 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/WE - 
wires: CLBLL_L_X40Y36/CLBLL_NE2A2 CLBLL_L_X40Y37/CLBLL_NW2A2 CLBLL_L_X40Y38/CLBLL_EE2BEG2 CLBLL_L_X42Y35/CLBLL_IMUX12 CLBLL_L_X42Y35/CLBLL_IMUX29 CLBLL_L_X42Y35/CLBLL_IMUX4 CLBLL_L_X42Y35/CLBLL_LL_A6 CLBLL_L_X42Y35/CLBLL_LL_B6 CLBLL_L_X42Y35/CLBLL_LL_C2 CLBLL_L_X42Y35/CLBLL_SE2A2 CLBLM_R_X39Y32/CLBLM_LOGIC_OUTS16 CLBLM_R_X39Y32/CLBLM_L_AMUX CLBLM_R_X39Y35/CLBLM_FAN7 CLBLM_R_X39Y35/CLBLM_M_CE CLBLM_R_X39Y36/CLBLM_NE2A2 CLBLM_R_X39Y37/CLBLM_FAN7 CLBLM_R_X39Y37/CLBLM_M_CE CLBLM_R_X39Y37/CLBLM_NW2A2 CLBLM_R_X39Y38/CLBLM_EE2BEG2 CLBLM_R_X41Y35/CLBLM_FAN7 CLBLM_R_X41Y35/CLBLM_M_CE CLBLM_R_X41Y35/CLBLM_SE2A2 CLBLM_R_X41Y36/CLBLM_FAN7 CLBLM_R_X41Y36/CLBLM_M_CE CLBLM_R_X41Y37/CLBLM_FAN7 CLBLM_R_X41Y37/CLBLM_M_CE CLBLM_R_X41Y38/CLBLM_FAN7 CLBLM_R_X41Y38/CLBLM_M_CE INT_L_X38Y35/SE2A2 INT_L_X38Y36/SE2BEG2 INT_L_X38Y36/SW2END2 INT_L_X40Y36/NE2END2 INT_L_X40Y36/NW2BEG2 INT_L_X40Y37/NW2A2 INT_L_X40Y38/EE2A2 INT_L_X42Y35/IMUX_L12 INT_L_X42Y35/IMUX_L29 INT_L_X42Y35/IMUX_L4 INT_L_X42Y35/SE2END2 INT_R_X39Y32/LOGIC_OUTS16 INT_R_X39Y32/NN6BEG2 INT_R_X39Y33/NN6A2 INT_R_X39Y34/NN6B2 INT_R_X39Y35/FAN7 INT_R_X39Y35/FAN_ALT7 INT_R_X39Y35/NE2BEG2 INT_R_X39Y35/NN6C2 INT_R_X39Y35/SE2END2 INT_R_X39Y36/NE2A2 INT_R_X39Y36/NN6D2 INT_R_X39Y36/SW2A2 INT_R_X39Y37/FAN7 INT_R_X39Y37/FAN_ALT7 INT_R_X39Y37/NN6E2 INT_R_X39Y37/NW2END2 INT_R_X39Y37/SR1END2 INT_R_X39Y37/SW2BEG2 INT_R_X39Y38/EE2BEG2 INT_R_X39Y38/NN6END2 INT_R_X39Y38/SR1BEG2 INT_R_X41Y35/FAN7 INT_R_X41Y35/FAN_ALT7 INT_R_X41Y35/SE2A2 INT_R_X41Y35/SL1END2 INT_R_X41Y36/FAN7 INT_R_X41Y36/FAN_ALT7 INT_R_X41Y36/SE2BEG2 INT_R_X41Y36/SL1BEG2 INT_R_X41Y36/SL1END2 INT_R_X41Y37/FAN7 INT_R_X41Y37/FAN_ALT7 INT_R_X41Y37/SL1BEG2 INT_R_X41Y37/SL1END2 INT_R_X41Y38/EE2END2 INT_R_X41Y38/FAN7 INT_R_X41Y38/FAN_ALT7 INT_R_X41Y38/SL1BEG2 VBRK_X99Y38/VBRK_NE2A2 VBRK_X99Y39/VBRK_NW2A2 VBRK_X99Y40/VBRK_EE2BEG2 
pips: CLBLL_L_X42Y35/CLBLL_L.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_L_X42Y35/CLBLL_L.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_L_X42Y35/CLBLL_L.CLBLL_IMUX4->CLBLL_LL_A6 CLBLM_R_X39Y32/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 CLBLM_R_X39Y35/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X39Y37/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X41Y35/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X41Y36/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X41Y37/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X41Y38/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE INT_L_X38Y36/INT_L.SW2END2->>SE2BEG2 INT_L_X40Y36/INT_L.NE2END2->>NW2BEG2 INT_L_X42Y35/INT_L.SE2END2->>IMUX_L12 INT_L_X42Y35/INT_L.SE2END2->>IMUX_L29 INT_L_X42Y35/INT_L.SE2END2->>IMUX_L4 INT_R_X39Y32/INT_R.LOGIC_OUTS16->>NN6BEG2 INT_R_X39Y35/INT_R.FAN_ALT7->>FAN7 INT_R_X39Y35/INT_R.SE2END2->>FAN_ALT7 INT_R_X39Y35/INT_R.SE2END2->>NE2BEG2 INT_R_X39Y37/INT_R.FAN_ALT7->>FAN7 INT_R_X39Y37/INT_R.NW2END2->>FAN_ALT7 INT_R_X39Y37/INT_R.SR1END2->>SW2BEG2 INT_R_X39Y38/INT_R.NN6END2->>EE2BEG2 INT_R_X39Y38/INT_R.NN6END2->>SR1BEG2 INT_R_X41Y35/INT_R.FAN_ALT7->>FAN7 INT_R_X41Y35/INT_R.SL1END2->>FAN_ALT7 INT_R_X41Y36/INT_R.FAN_ALT7->>FAN7 INT_R_X41Y36/INT_R.SL1END2->>FAN_ALT7 INT_R_X41Y36/INT_R.SL1END2->>SE2BEG2 INT_R_X41Y36/INT_R.SL1END2->>SL1BEG2 INT_R_X41Y37/INT_R.FAN_ALT7->>FAN7 INT_R_X41Y37/INT_R.SL1END2->>FAN_ALT7 INT_R_X41Y37/INT_R.SL1END2->>SL1BEG2 INT_R_X41Y38/INT_R.EE2END2->>FAN_ALT7 INT_R_X41Y38/INT_R.EE2END2->>SL1BEG2 INT_R_X41Y38/INT_R.FAN_ALT7->>FAN7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/DOA1 - 
wires: CLBLL_L_X40Y34/CLBLL_SW2A0 CLBLM_R_X39Y34/CLBLM_IMUX9 CLBLM_R_X39Y34/CLBLM_L_A5 CLBLM_R_X39Y34/CLBLM_SW2A0 CLBLM_R_X41Y35/CLBLM_LOGIC_OUTS12 CLBLM_R_X41Y35/CLBLM_M_A INT_L_X40Y34/SW2A0 INT_L_X40Y35/SW2BEG0 INT_L_X40Y35/WR1END1 INT_R_X39Y34/IMUX9 INT_R_X39Y34/SW2END0 INT_R_X41Y35/LOGIC_OUTS12 INT_R_X41Y35/WR1BEG1 VBRK_X99Y36/VBRK_SW2A0 
pips: CLBLM_R_X39Y34/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X41Y35/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X40Y35/INT_L.WR1END1->>SW2BEG0 INT_R_X39Y34/INT_R.SW2END0->>IMUX9 INT_R_X41Y35/INT_R.LOGIC_OUTS12->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/DIA1 - 
wires: CLBLL_L_X42Y35/CLBLL_SW2A0 CLBLM_R_X41Y35/CLBLM_BYP1 CLBLM_R_X41Y35/CLBLM_M_AX CLBLM_R_X41Y35/CLBLM_SW2A0 CLBLM_R_X43Y38/CLBLM_LOGIC_OUTS10 CLBLM_R_X43Y38/CLBLM_L_C INT_L_X42Y35/SW2A0 INT_L_X42Y36/SR1BEG_S0 INT_L_X42Y36/SW2BEG0 INT_L_X42Y36/SW2END3 INT_L_X42Y37/SW2END_N0_3 INT_R_X41Y35/BYP1 INT_R_X41Y35/BYP_ALT1 INT_R_X41Y35/SW2END0 INT_R_X43Y36/SW2A3 INT_R_X43Y37/SR1END3 INT_R_X43Y37/SW2BEG3 INT_R_X43Y38/LOGIC_OUTS10 INT_R_X43Y38/SR1BEG3 INT_R_X43Y38/SR1END_N3_3 
pips: CLBLM_R_X41Y35/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X43Y38/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_L_X42Y36/INT_L.SR1BEG_S0->>SW2BEG0 INT_L_X42Y36/INT_L.SW2END3->>SR1BEG_S0 INT_R_X41Y35/INT_R.BYP_ALT1->>BYP1 INT_R_X41Y35/INT_R.SW2END0->>BYP_ALT1 INT_R_X43Y37/INT_R.SR1END3->>SW2BEG3 INT_R_X43Y38/INT_R.LOGIC_OUTS10->>SR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/DOB0 - 
wires: CLBLL_L_X40Y34/CLBLL_IMUX25 CLBLL_L_X40Y34/CLBLL_L_B5 CLBLM_R_X41Y35/CLBLM_LOGIC_OUTS21 CLBLM_R_X41Y35/CLBLM_M_BMUX INT_L_X40Y34/IMUX_L25 INT_L_X40Y34/SR1BEG_S0 INT_L_X40Y34/SW2END3 INT_L_X40Y35/SW2END_N0_3 INT_R_X41Y34/SW2A3 INT_R_X41Y35/LOGIC_OUTS21 INT_R_X41Y35/SW2BEG3 
pips: CLBLL_L_X40Y34/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 CLBLM_R_X41Y35/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_L_X40Y34/INT_L.SR1BEG_S0->>IMUX_L25 INT_L_X40Y34/INT_L.SW2END3->>SR1BEG_S0 INT_R_X41Y35/INT_R.LOGIC_OUTS21->>SW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/DIB0 - 
wires: CLBLM_R_X41Y35/CLBLM_FAN2 CLBLM_R_X41Y35/CLBLM_M_BI CLBLM_R_X41Y37/CLBLM_LOGIC_OUTS18 CLBLM_R_X41Y37/CLBLM_L_C CLBLM_R_X41Y37/CLBLM_L_CMUX INT_R_X41Y35/FAN2 INT_R_X41Y35/FAN_ALT2 INT_R_X41Y35/SL1END1 INT_R_X41Y36/SL1BEG1 INT_R_X41Y36/SR1END1 INT_R_X41Y37/LOGIC_OUTS18 INT_R_X41Y37/SR1BEG1 
pips: CLBLM_R_X41Y35/CLBLM_R.CLBLM_FAN2->CLBLM_M_BI CLBLM_R_X41Y37/CLBLM_R.CLBLM_L_C->>CLBLM_L_CMUX CLBLM_R_X41Y37/CLBLM_R.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_R_X41Y35/INT_R.FAN_ALT2->>FAN2 INT_R_X41Y35/INT_R.SL1END1->>FAN_ALT2 INT_R_X41Y36/INT_R.SR1END1->>SL1BEG1 INT_R_X41Y37/INT_R.LOGIC_OUTS18->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/ADDRB0 - 
wires: CLBLL_L_X40Y34/CLBLL_IMUX7 CLBLL_L_X40Y34/CLBLL_LL_A1 CLBLL_L_X40Y34/CLBLL_SE2A3 CLBLL_L_X40Y35/CLBLL_SW2A3 CLBLL_L_X40Y36/CLBLL_SE2A3 CLBLL_L_X40Y37/CLBLL_SW2A0 CLBLL_L_X40Y37/CLBLL_SW2A3 CLBLM_R_X39Y34/CLBLM_SE2A3 CLBLM_R_X39Y35/CLBLM_IMUX15 CLBLM_R_X39Y35/CLBLM_IMUX32 CLBLM_R_X39Y35/CLBLM_IMUX7 CLBLM_R_X39Y35/CLBLM_M_A1 CLBLM_R_X39Y35/CLBLM_M_B1 CLBLM_R_X39Y35/CLBLM_M_C1 CLBLM_R_X39Y35/CLBLM_SW2A3 CLBLM_R_X39Y36/CLBLM_SE2A3 CLBLM_R_X39Y37/CLBLM_IMUX15 CLBLM_R_X39Y37/CLBLM_IMUX32 CLBLM_R_X39Y37/CLBLM_IMUX7 CLBLM_R_X39Y37/CLBLM_M_A1 CLBLM_R_X39Y37/CLBLM_M_B1 CLBLM_R_X39Y37/CLBLM_M_C1 CLBLM_R_X39Y37/CLBLM_SW2A0 CLBLM_R_X39Y37/CLBLM_SW2A3 CLBLM_R_X41Y34/CLBLM_IMUX44 CLBLM_R_X41Y34/CLBLM_LOGIC_OUTS1 CLBLM_R_X41Y34/CLBLM_L_BQ CLBLM_R_X41Y34/CLBLM_M_D4 CLBLM_R_X41Y35/CLBLM_IMUX15 CLBLM_R_X41Y35/CLBLM_IMUX32 CLBLM_R_X41Y35/CLBLM_IMUX7 CLBLM_R_X41Y35/CLBLM_M_A1 CLBLM_R_X41Y35/CLBLM_M_B1 CLBLM_R_X41Y35/CLBLM_M_C1 CLBLM_R_X41Y36/CLBLM_IMUX15 CLBLM_R_X41Y36/CLBLM_IMUX32 CLBLM_R_X41Y36/CLBLM_IMUX7 CLBLM_R_X41Y36/CLBLM_M_A1 CLBLM_R_X41Y36/CLBLM_M_B1 CLBLM_R_X41Y36/CLBLM_M_C1 CLBLM_R_X41Y37/CLBLM_IMUX15 CLBLM_R_X41Y37/CLBLM_IMUX32 CLBLM_R_X41Y37/CLBLM_IMUX7 CLBLM_R_X41Y37/CLBLM_M_A1 CLBLM_R_X41Y37/CLBLM_M_B1 CLBLM_R_X41Y37/CLBLM_M_C1 CLBLM_R_X41Y38/CLBLM_IMUX15 CLBLM_R_X41Y38/CLBLM_IMUX32 CLBLM_R_X41Y38/CLBLM_IMUX7 CLBLM_R_X41Y38/CLBLM_M_A1 CLBLM_R_X41Y38/CLBLM_M_B1 CLBLM_R_X41Y38/CLBLM_M_C1 INT_L_X40Y34/EL1BEG2 INT_L_X40Y34/IMUX_L7 INT_L_X40Y34/SE2END3 INT_L_X40Y35/EL1BEG3 INT_L_X40Y35/NW2END_S0_0 INT_L_X40Y35/SW2A3 INT_L_X40Y36/EL1BEG_N3 INT_L_X40Y36/NW2END0 INT_L_X40Y36/SE2END3 INT_L_X40Y36/SW2BEG3 INT_L_X40Y37/EL1BEG3 INT_L_X40Y37/NW2END_S0_0 INT_L_X40Y37/SW2A0 INT_L_X40Y37/SW2A3 INT_L_X40Y38/EL1BEG3 INT_L_X40Y38/EL1BEG_N3 INT_L_X40Y38/NW2END0 INT_L_X40Y38/NW2END_S0_0 INT_L_X40Y38/SW2BEG0 INT_L_X40Y38/SW2BEG3 INT_L_X40Y38/WR1END1 INT_L_X40Y39/EL1BEG_N3 INT_L_X40Y39/NW2END0 INT_R_X39Y34/SE2A3 INT_R_X39Y35/IMUX15 INT_R_X39Y35/IMUX32 INT_R_X39Y35/IMUX7 INT_R_X39Y35/SE2BEG3 INT_R_X39Y35/SS2END0 INT_R_X39Y35/SW2END3 INT_R_X39Y36/SE2A3 INT_R_X39Y36/SS2A0 INT_R_X39Y36/SW2END_N0_3 INT_R_X39Y37/IMUX15 INT_R_X39Y37/IMUX32 INT_R_X39Y37/IMUX7 INT_R_X39Y37/SE2BEG3 INT_R_X39Y37/SS2BEG0 INT_R_X39Y37/SW2END0 INT_R_X39Y37/SW2END3 INT_R_X39Y38/SW2END_N0_3 INT_R_X41Y34/EL1END2 INT_R_X41Y34/IMUX44 INT_R_X41Y34/LOGIC_OUTS1 INT_R_X41Y34/NL1BEG0 INT_R_X41Y34/NL1END_S3_0 INT_R_X41Y35/EL1END3 INT_R_X41Y35/IMUX15 INT_R_X41Y35/IMUX32 INT_R_X41Y35/IMUX7 INT_R_X41Y35/NL1END0 INT_R_X41Y35/NR1BEG0 INT_R_X41Y35/NW2BEG0 INT_R_X41Y36/FAN_BOUNCE_S3_4 INT_R_X41Y36/IMUX15 INT_R_X41Y36/IMUX32 INT_R_X41Y36/IMUX7 INT_R_X41Y36/NN2BEG0 INT_R_X41Y36/NR1BEG0 INT_R_X41Y36/NR1END0 INT_R_X41Y36/NW2A0 INT_R_X41Y37/EL1END3 INT_R_X41Y37/FAN_ALT4 INT_R_X41Y37/FAN_BOUNCE4 INT_R_X41Y37/IMUX15 INT_R_X41Y37/IMUX32 INT_R_X41Y37/IMUX7 INT_R_X41Y37/NN2A0 INT_R_X41Y37/NN2END_S2_0 INT_R_X41Y37/NR1END0 INT_R_X41Y37/NW2BEG0 INT_R_X41Y38/EL1END3 INT_R_X41Y38/IMUX15 INT_R_X41Y38/IMUX32 INT_R_X41Y38/IMUX7 INT_R_X41Y38/NN2END0 INT_R_X41Y38/NW2A0 INT_R_X41Y38/NW2BEG0 INT_R_X41Y38/WR1BEG1 INT_R_X41Y39/NW2A0 VBRK_X99Y36/VBRK_SE2A3 VBRK_X99Y37/VBRK_SW2A3 VBRK_X99Y38/VBRK_SE2A3 VBRK_X99Y39/VBRK_SW2A0 VBRK_X99Y39/VBRK_SW2A3 
pips: CLBLL_L_X40Y34/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X41Y34/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X40Y34/INT_L.SE2END3->>EL1BEG2 INT_L_X40Y34/INT_L.SE2END3->>IMUX_L7 INT_L_X40Y36/INT_L.NW2END0->>EL1BEG_N3 INT_L_X40Y36/INT_L.SE2END3->>SW2BEG3 INT_L_X40Y38/INT_L.NW2END0->>EL1BEG_N3 INT_L_X40Y38/INT_L.NW2END_S0_0->>SW2BEG3 INT_L_X40Y38/INT_L.WR1END1->>SW2BEG0 INT_L_X40Y39/INT_L.NW2END0->>EL1BEG_N3 INT_R_X39Y35/INT_R.SS2END0->>IMUX32 INT_R_X39Y35/INT_R.SW2END3->>IMUX15 INT_R_X39Y35/INT_R.SW2END3->>IMUX7 INT_R_X39Y35/INT_R.SW2END3->>SE2BEG3 INT_R_X39Y37/INT_R.SW2END0->>IMUX32 INT_R_X39Y37/INT_R.SW2END0->>SS2BEG0 INT_R_X39Y37/INT_R.SW2END3->>IMUX15 INT_R_X39Y37/INT_R.SW2END3->>IMUX7 INT_R_X39Y37/INT_R.SW2END3->>SE2BEG3 INT_R_X41Y34/INT_R.EL1END2->>IMUX44 INT_R_X41Y34/INT_R.LOGIC_OUTS1->>NL1BEG0 INT_R_X41Y35/INT_R.EL1END3->>IMUX15 INT_R_X41Y35/INT_R.EL1END3->>IMUX7 INT_R_X41Y35/INT_R.NL1END0->>IMUX32 INT_R_X41Y35/INT_R.NL1END0->>NR1BEG0 INT_R_X41Y35/INT_R.NL1END0->>NW2BEG0 INT_R_X41Y36/INT_R.FAN_BOUNCE_S3_4->>IMUX15 INT_R_X41Y36/INT_R.FAN_BOUNCE_S3_4->>IMUX7 INT_R_X41Y36/INT_R.NR1END0->>IMUX32 INT_R_X41Y36/INT_R.NR1END0->>NN2BEG0 INT_R_X41Y36/INT_R.NR1END0->>NR1BEG0 INT_R_X41Y37/INT_R.EL1END3->>IMUX15 INT_R_X41Y37/INT_R.EL1END3->>IMUX7 INT_R_X41Y37/INT_R.FAN_ALT4->>FAN_BOUNCE4 INT_R_X41Y37/INT_R.NR1END0->>FAN_ALT4 INT_R_X41Y37/INT_R.NR1END0->>IMUX32 INT_R_X41Y37/INT_R.NR1END0->>NW2BEG0 INT_R_X41Y38/INT_R.EL1END3->>IMUX15 INT_R_X41Y38/INT_R.EL1END3->>IMUX7 INT_R_X41Y38/INT_R.NN2END0->>IMUX32 INT_R_X41Y38/INT_R.NN2END0->>NW2BEG0 INT_R_X41Y38/INT_R.NN2END0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/ADDRB1 - 
wires: CLBLL_L_X40Y35/CLBLL_SW2A2 CLBLL_L_X40Y35/CLBLL_WR1END1 CLBLL_L_X40Y37/CLBLL_NW2A3 CLBLL_L_X42Y35/CLBLL_NE2A0 CLBLL_L_X42Y35/CLBLL_WR1END1 CLBLM_R_X39Y35/CLBLM_IMUX18 CLBLM_R_X39Y35/CLBLM_IMUX2 CLBLM_R_X39Y35/CLBLM_IMUX29 CLBLM_R_X39Y35/CLBLM_M_A2 CLBLM_R_X39Y35/CLBLM_M_B2 CLBLM_R_X39Y35/CLBLM_M_C2 CLBLM_R_X39Y35/CLBLM_SW2A2 CLBLM_R_X39Y35/CLBLM_WR1END1 CLBLM_R_X39Y37/CLBLM_IMUX18 CLBLM_R_X39Y37/CLBLM_IMUX2 CLBLM_R_X39Y37/CLBLM_IMUX29 CLBLM_R_X39Y37/CLBLM_M_A2 CLBLM_R_X39Y37/CLBLM_M_B2 CLBLM_R_X39Y37/CLBLM_M_C2 CLBLM_R_X39Y37/CLBLM_NW2A3 CLBLM_R_X41Y34/CLBLM_IMUX16 CLBLM_R_X41Y34/CLBLM_IMUX33 CLBLM_R_X41Y34/CLBLM_IMUX40 CLBLM_R_X41Y34/CLBLM_LOGIC_OUTS0 CLBLM_R_X41Y34/CLBLM_L_AQ CLBLM_R_X41Y34/CLBLM_L_B3 CLBLM_R_X41Y34/CLBLM_L_C1 CLBLM_R_X41Y34/CLBLM_M_D1 CLBLM_R_X41Y35/CLBLM_IMUX18 CLBLM_R_X41Y35/CLBLM_IMUX2 CLBLM_R_X41Y35/CLBLM_IMUX29 CLBLM_R_X41Y35/CLBLM_M_A2 CLBLM_R_X41Y35/CLBLM_M_B2 CLBLM_R_X41Y35/CLBLM_M_C2 CLBLM_R_X41Y35/CLBLM_NE2A0 CLBLM_R_X41Y35/CLBLM_WR1END1 CLBLM_R_X41Y36/CLBLM_IMUX18 CLBLM_R_X41Y36/CLBLM_IMUX2 CLBLM_R_X41Y36/CLBLM_IMUX29 CLBLM_R_X41Y36/CLBLM_M_A2 CLBLM_R_X41Y36/CLBLM_M_B2 CLBLM_R_X41Y36/CLBLM_M_C2 CLBLM_R_X41Y37/CLBLM_IMUX18 CLBLM_R_X41Y37/CLBLM_IMUX2 CLBLM_R_X41Y37/CLBLM_IMUX29 CLBLM_R_X41Y37/CLBLM_M_A2 CLBLM_R_X41Y37/CLBLM_M_B2 CLBLM_R_X41Y37/CLBLM_M_C2 CLBLM_R_X41Y38/CLBLM_IMUX18 CLBLM_R_X41Y38/CLBLM_IMUX2 CLBLM_R_X41Y38/CLBLM_IMUX29 CLBLM_R_X41Y38/CLBLM_M_A2 CLBLM_R_X41Y38/CLBLM_M_B2 CLBLM_R_X41Y38/CLBLM_M_C2 INT_L_X40Y34/WR1END_S1_0 INT_L_X40Y35/SW2A2 INT_L_X40Y35/WR1BEG1 INT_L_X40Y35/WR1END0 INT_L_X40Y36/NW2BEG3 INT_L_X40Y36/SW2BEG2 INT_L_X40Y36/WR1END3 INT_L_X40Y37/NW2A3 INT_L_X42Y34/NE2END_S3_0 INT_L_X42Y35/NE2END0 INT_L_X42Y35/WR1BEG1 INT_R_X39Y35/IMUX18 INT_R_X39Y35/IMUX2 INT_R_X39Y35/IMUX29 INT_R_X39Y35/NN2BEG1 INT_R_X39Y35/SW2END2 INT_R_X39Y35/WR1END1 INT_R_X39Y36/NN2A1 INT_R_X39Y37/IMUX18 INT_R_X39Y37/IMUX2 INT_R_X39Y37/IMUX29 INT_R_X39Y37/NN2END1 INT_R_X39Y37/NW2END3 INT_R_X41Y34/FAN_ALT5 INT_R_X41Y34/FAN_BOUNCE5 INT_R_X41Y34/IMUX16 INT_R_X41Y34/IMUX33 INT_R_X41Y34/IMUX40 INT_R_X41Y34/LOGIC_OUTS0 INT_R_X41Y34/NE2BEG0 INT_R_X41Y34/NL1BEG2 INT_R_X41Y34/NL1BEG_N3 INT_R_X41Y34/WR1BEG_S0 INT_R_X41Y35/FAN_BOUNCE_S3_4 INT_R_X41Y35/IMUX18 INT_R_X41Y35/IMUX2 INT_R_X41Y35/IMUX29 INT_R_X41Y35/NE2A0 INT_R_X41Y35/NL1BEG1 INT_R_X41Y35/NL1END2 INT_R_X41Y35/NR1BEG2 INT_R_X41Y35/WR1BEG0 INT_R_X41Y35/WR1END1 INT_R_X41Y36/FAN_ALT4 INT_R_X41Y36/FAN_BOUNCE4 INT_R_X41Y36/IMUX18 INT_R_X41Y36/IMUX2 INT_R_X41Y36/IMUX29 INT_R_X41Y36/NL1BEG1 INT_R_X41Y36/NL1END1 INT_R_X41Y36/NR1BEG2 INT_R_X41Y36/NR1END2 INT_R_X41Y36/WR1BEG3 INT_R_X41Y37/IMUX18 INT_R_X41Y37/IMUX2 INT_R_X41Y37/IMUX29 INT_R_X41Y37/NL1BEG1 INT_R_X41Y37/NL1END1 INT_R_X41Y37/NR1BEG2 INT_R_X41Y37/NR1END2 INT_R_X41Y38/IMUX18 INT_R_X41Y38/IMUX2 INT_R_X41Y38/IMUX29 INT_R_X41Y38/NL1END1 INT_R_X41Y38/NR1END2 VBRK_X99Y37/VBRK_SW2A2 VBRK_X99Y37/VBRK_WR1END1 VBRK_X99Y39/VBRK_NW2A3 
pips: CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X41Y34/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 INT_L_X40Y35/INT_L.WR1END0->>WR1BEG1 INT_L_X40Y36/INT_L.WR1END3->>NW2BEG3 INT_L_X40Y36/INT_L.WR1END3->>SW2BEG2 INT_L_X42Y35/INT_L.NE2END0->>WR1BEG1 INT_R_X39Y35/INT_R.SW2END2->>IMUX29 INT_R_X39Y35/INT_R.WR1END1->>IMUX18 INT_R_X39Y35/INT_R.WR1END1->>IMUX2 INT_R_X39Y35/INT_R.WR1END1->>NN2BEG1 INT_R_X39Y37/INT_R.NN2END1->>IMUX18 INT_R_X39Y37/INT_R.NN2END1->>IMUX2 INT_R_X39Y37/INT_R.NW2END3->>IMUX29 INT_R_X41Y34/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X41Y34/INT_R.FAN_BOUNCE5->>IMUX33 INT_R_X41Y34/INT_R.LOGIC_OUTS0->>IMUX16 INT_R_X41Y34/INT_R.LOGIC_OUTS0->>IMUX40 INT_R_X41Y34/INT_R.LOGIC_OUTS0->>NE2BEG0 INT_R_X41Y34/INT_R.LOGIC_OUTS0->>NL1BEG_N3 INT_R_X41Y34/INT_R.NL1BEG_N3->>FAN_ALT5 INT_R_X41Y34/INT_R.NL1BEG_N3->>NL1BEG2 INT_R_X41Y34/INT_R.NL1BEG_N3->>WR1BEG_S0 INT_R_X41Y35/INT_R.FAN_BOUNCE_S3_4->>IMUX29 INT_R_X41Y35/INT_R.NL1END2->>NL1BEG1 INT_R_X41Y35/INT_R.NL1END2->>NR1BEG2 INT_R_X41Y35/INT_R.WR1END1->>IMUX18 INT_R_X41Y35/INT_R.WR1END1->>IMUX2 INT_R_X41Y36/INT_R.FAN_ALT4->>FAN_BOUNCE4 INT_R_X41Y36/INT_R.NL1END1->>FAN_ALT4 INT_R_X41Y36/INT_R.NL1END1->>IMUX18 INT_R_X41Y36/INT_R.NL1END1->>IMUX2 INT_R_X41Y36/INT_R.NR1END2->>IMUX29 INT_R_X41Y36/INT_R.NR1END2->>NL1BEG1 INT_R_X41Y36/INT_R.NR1END2->>NR1BEG2 INT_R_X41Y36/INT_R.NR1END2->>WR1BEG3 INT_R_X41Y37/INT_R.NL1END1->>IMUX18 INT_R_X41Y37/INT_R.NL1END1->>IMUX2 INT_R_X41Y37/INT_R.NR1END2->>IMUX29 INT_R_X41Y37/INT_R.NR1END2->>NL1BEG1 INT_R_X41Y37/INT_R.NR1END2->>NR1BEG2 INT_R_X41Y38/INT_R.NL1END1->>IMUX18 INT_R_X41Y38/INT_R.NL1END1->>IMUX2 INT_R_X41Y38/INT_R.NR1END2->>IMUX29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/ADDRB2 - 
wires: CLBLL_L_X40Y33/CLBLL_IMUX38 CLBLL_L_X40Y33/CLBLL_LL_D3 CLBLL_L_X40Y34/CLBLL_EL1BEG3 CLBLL_L_X40Y35/CLBLL_NW2A0 CLBLM_R_X39Y34/CLBLM_EL1BEG3 CLBLM_R_X39Y35/CLBLM_IMUX1 CLBLM_R_X39Y35/CLBLM_IMUX17 CLBLM_R_X39Y35/CLBLM_IMUX22 CLBLM_R_X39Y35/CLBLM_M_A3 CLBLM_R_X39Y35/CLBLM_M_B3 CLBLM_R_X39Y35/CLBLM_M_C3 CLBLM_R_X39Y35/CLBLM_NW2A0 CLBLM_R_X39Y37/CLBLM_IMUX1 CLBLM_R_X39Y37/CLBLM_IMUX17 CLBLM_R_X39Y37/CLBLM_IMUX22 CLBLM_R_X39Y37/CLBLM_M_A3 CLBLM_R_X39Y37/CLBLM_M_B3 CLBLM_R_X39Y37/CLBLM_M_C3 CLBLM_R_X41Y34/CLBLM_IMUX14 CLBLM_R_X41Y34/CLBLM_IMUX30 CLBLM_R_X41Y34/CLBLM_IMUX38 CLBLM_R_X41Y34/CLBLM_LOGIC_OUTS17 CLBLM_R_X41Y34/CLBLM_L_B1 CLBLM_R_X41Y34/CLBLM_L_BMUX CLBLM_R_X41Y34/CLBLM_L_C5 CLBLM_R_X41Y34/CLBLM_M_D3 CLBLM_R_X41Y35/CLBLM_IMUX1 CLBLM_R_X41Y35/CLBLM_IMUX17 CLBLM_R_X41Y35/CLBLM_IMUX22 CLBLM_R_X41Y35/CLBLM_M_A3 CLBLM_R_X41Y35/CLBLM_M_B3 CLBLM_R_X41Y35/CLBLM_M_C3 CLBLM_R_X41Y36/CLBLM_IMUX1 CLBLM_R_X41Y36/CLBLM_IMUX17 CLBLM_R_X41Y36/CLBLM_IMUX22 CLBLM_R_X41Y36/CLBLM_M_A3 CLBLM_R_X41Y36/CLBLM_M_B3 CLBLM_R_X41Y36/CLBLM_M_C3 CLBLM_R_X41Y37/CLBLM_IMUX1 CLBLM_R_X41Y37/CLBLM_IMUX17 CLBLM_R_X41Y37/CLBLM_IMUX22 CLBLM_R_X41Y37/CLBLM_M_A3 CLBLM_R_X41Y37/CLBLM_M_B3 CLBLM_R_X41Y37/CLBLM_M_C3 CLBLM_R_X41Y38/CLBLM_IMUX1 CLBLM_R_X41Y38/CLBLM_IMUX17 CLBLM_R_X41Y38/CLBLM_IMUX22 CLBLM_R_X41Y38/CLBLM_M_A3 CLBLM_R_X41Y38/CLBLM_M_B3 CLBLM_R_X41Y38/CLBLM_M_C3 INT_L_X40Y33/IMUX_L38 INT_L_X40Y33/SW2END3 INT_L_X40Y34/EL1END3 INT_L_X40Y34/ER1BEG_S0 INT_L_X40Y34/NW2BEG0 INT_L_X40Y34/SW2END_N0_3 INT_L_X40Y35/ER1BEG0 INT_L_X40Y35/NW2A0 INT_R_X39Y34/EL1BEG3 INT_R_X39Y34/NW2END_S0_0 INT_R_X39Y35/EL1BEG_N3 INT_R_X39Y35/FAN_ALT5 INT_R_X39Y35/FAN_BOUNCE5 INT_R_X39Y35/IMUX1 INT_R_X39Y35/IMUX17 INT_R_X39Y35/IMUX22 INT_R_X39Y35/NL1BEG_N3 INT_R_X39Y35/NN2BEG0 INT_R_X39Y35/NW2END0 INT_R_X39Y36/NN2A0 INT_R_X39Y36/NN2END_S2_0 INT_R_X39Y37/IMUX1 INT_R_X39Y37/IMUX17 INT_R_X39Y37/IMUX22 INT_R_X39Y37/NL1BEG_N3 INT_R_X39Y37/NN2END0 INT_R_X41Y33/SW2A3 INT_R_X41Y34/IMUX14 INT_R_X41Y34/IMUX30 INT_R_X41Y34/IMUX38 INT_R_X41Y34/LOGIC_OUTS17 INT_R_X41Y34/NR1BEG3 INT_R_X41Y34/SW2BEG3 INT_R_X41Y35/BYP_ALT7 INT_R_X41Y35/BYP_BOUNCE7 INT_R_X41Y35/ER1END0 INT_R_X41Y35/IMUX1 INT_R_X41Y35/IMUX17 INT_R_X41Y35/IMUX22 INT_R_X41Y35/NR1BEG3 INT_R_X41Y35/NR1END3 INT_R_X41Y36/BYP_ALT7 INT_R_X41Y36/BYP_BOUNCE7 INT_R_X41Y36/BYP_BOUNCE_N3_7 INT_R_X41Y36/IMUX1 INT_R_X41Y36/IMUX17 INT_R_X41Y36/IMUX22 INT_R_X41Y36/NR1BEG3 INT_R_X41Y36/NR1END3 INT_R_X41Y37/BYP_ALT7 INT_R_X41Y37/BYP_BOUNCE7 INT_R_X41Y37/BYP_BOUNCE_N3_7 INT_R_X41Y37/IMUX1 INT_R_X41Y37/IMUX17 INT_R_X41Y37/IMUX22 INT_R_X41Y37/NR1BEG3 INT_R_X41Y37/NR1END3 INT_R_X41Y38/BYP_BOUNCE_N3_7 INT_R_X41Y38/IMUX1 INT_R_X41Y38/IMUX17 INT_R_X41Y38/IMUX22 INT_R_X41Y38/NR1END3 VBRK_X99Y36/VBRK_EL1BEG3 VBRK_X99Y37/VBRK_NW2A0 
pips: CLBLL_L_X40Y33/CLBLL_L.CLBLL_IMUX38->CLBLL_LL_D3 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X41Y34/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 INT_L_X40Y33/INT_L.SW2END3->>IMUX_L38 INT_L_X40Y34/INT_L.EL1END3->>ER1BEG_S0 INT_L_X40Y34/INT_L.SW2END_N0_3->>NW2BEG0 INT_R_X39Y35/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X39Y35/INT_R.FAN_BOUNCE5->>IMUX1 INT_R_X39Y35/INT_R.FAN_BOUNCE5->>IMUX17 INT_R_X39Y35/INT_R.NL1BEG_N3->>FAN_ALT5 INT_R_X39Y35/INT_R.NL1BEG_N3->>IMUX22 INT_R_X39Y35/INT_R.NW2END0->>EL1BEG_N3 INT_R_X39Y35/INT_R.NW2END0->>NL1BEG_N3 INT_R_X39Y35/INT_R.NW2END0->>NN2BEG0 INT_R_X39Y37/INT_R.NL1BEG_N3->>IMUX22 INT_R_X39Y37/INT_R.NN2END0->>IMUX1 INT_R_X39Y37/INT_R.NN2END0->>IMUX17 INT_R_X39Y37/INT_R.NN2END0->>NL1BEG_N3 INT_R_X41Y34/INT_R.LOGIC_OUTS17->>IMUX14 INT_R_X41Y34/INT_R.LOGIC_OUTS17->>IMUX30 INT_R_X41Y34/INT_R.LOGIC_OUTS17->>IMUX38 INT_R_X41Y34/INT_R.LOGIC_OUTS17->>NR1BEG3 INT_R_X41Y34/INT_R.LOGIC_OUTS17->>SW2BEG3 INT_R_X41Y35/INT_R.BYP_ALT7->>BYP_BOUNCE7 INT_R_X41Y35/INT_R.ER1END0->>IMUX1 INT_R_X41Y35/INT_R.ER1END0->>IMUX17 INT_R_X41Y35/INT_R.NR1END3->>BYP_ALT7 INT_R_X41Y35/INT_R.NR1END3->>IMUX22 INT_R_X41Y35/INT_R.NR1END3->>NR1BEG3 INT_R_X41Y36/INT_R.BYP_ALT7->>BYP_BOUNCE7 INT_R_X41Y36/INT_R.BYP_BOUNCE_N3_7->>IMUX1 INT_R_X41Y36/INT_R.BYP_BOUNCE_N3_7->>IMUX17 INT_R_X41Y36/INT_R.NR1END3->>BYP_ALT7 INT_R_X41Y36/INT_R.NR1END3->>IMUX22 INT_R_X41Y36/INT_R.NR1END3->>NR1BEG3 INT_R_X41Y37/INT_R.BYP_ALT7->>BYP_BOUNCE7 INT_R_X41Y37/INT_R.BYP_BOUNCE_N3_7->>IMUX1 INT_R_X41Y37/INT_R.BYP_BOUNCE_N3_7->>IMUX17 INT_R_X41Y37/INT_R.NR1END3->>BYP_ALT7 INT_R_X41Y37/INT_R.NR1END3->>IMUX22 INT_R_X41Y37/INT_R.NR1END3->>NR1BEG3 INT_R_X41Y38/INT_R.BYP_BOUNCE_N3_7->>IMUX1 INT_R_X41Y38/INT_R.BYP_BOUNCE_N3_7->>IMUX17 INT_R_X41Y38/INT_R.NR1END3->>IMUX22 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/ADDRB3 - 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/ADDRB4 - 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/DOB1 - 
wires: CLBLL_L_X40Y34/CLBLL_IMUX43 CLBLL_L_X40Y34/CLBLL_LL_D6 CLBLM_R_X41Y35/CLBLM_LOGIC_OUTS13 CLBLM_R_X41Y35/CLBLM_M_B INT_L_X40Y34/IMUX_L43 INT_L_X40Y34/SW2END1 INT_R_X41Y34/SW2A1 INT_R_X41Y35/LOGIC_OUTS13 INT_R_X41Y35/SW2BEG1 
pips: CLBLL_L_X40Y34/CLBLL_L.CLBLL_IMUX43->CLBLL_LL_D6 CLBLM_R_X41Y35/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X40Y34/INT_L.SW2END1->>IMUX_L43 INT_R_X41Y35/INT_R.LOGIC_OUTS13->>SW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/DIB1 - 
wires: CLBLM_R_X41Y35/CLBLM_BYP4 CLBLM_R_X41Y35/CLBLM_M_BX CLBLM_R_X41Y40/CLBLM_LOGIC_OUTS13 CLBLM_R_X41Y40/CLBLM_M_B INT_R_X41Y34/NR1BEG1 INT_R_X41Y34/SS6END1 INT_R_X41Y35/BYP4 INT_R_X41Y35/BYP_ALT4 INT_R_X41Y35/NR1END1 INT_R_X41Y35/SS6E1 INT_R_X41Y36/SS6D1 INT_R_X41Y37/SS6C1 INT_R_X41Y38/SS6B1 INT_R_X41Y39/SS6A1 INT_R_X41Y40/LOGIC_OUTS13 INT_R_X41Y40/SS6BEG1 
pips: CLBLM_R_X41Y35/CLBLM_R.CLBLM_BYP4->CLBLM_M_BX CLBLM_R_X41Y40/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_R_X41Y34/INT_R.SS6END1->>NR1BEG1 INT_R_X41Y35/INT_R.BYP_ALT4->>BYP4 INT_R_X41Y35/INT_R.NR1END1->>BYP_ALT4 INT_R_X41Y40/INT_R.LOGIC_OUTS13->>SS6BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/DOC0 - 
wires: CLBLL_L_X40Y33/CLBLL_SW2A3 CLBLM_R_X39Y33/CLBLM_SW2A3 CLBLM_R_X39Y34/CLBLM_IMUX16 CLBLM_R_X39Y34/CLBLM_L_B3 CLBLM_R_X41Y35/CLBLM_LOGIC_OUTS22 CLBLM_R_X41Y35/CLBLM_M_CMUX INT_L_X40Y33/SW2A3 INT_L_X40Y34/SW2BEG3 INT_L_X40Y34/WL1END3 INT_L_X40Y35/WL1END_N1_3 INT_R_X39Y33/SW2END3 INT_R_X39Y34/IMUX16 INT_R_X39Y34/SW2END_N0_3 INT_R_X41Y34/WL1BEG3 INT_R_X41Y35/LOGIC_OUTS22 INT_R_X41Y35/WL1BEG_N3 VBRK_X99Y35/VBRK_SW2A3 
pips: CLBLM_R_X39Y34/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X41Y35/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_L_X40Y34/INT_L.WL1END3->>SW2BEG3 INT_R_X39Y34/INT_R.SW2END_N0_3->>IMUX16 INT_R_X41Y35/INT_R.LOGIC_OUTS22->>WL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/DIC0 - 
wires: CLBLL_L_X42Y35/CLBLL_WL1END2 CLBLM_R_X41Y35/CLBLM_FAN5 CLBLM_R_X41Y35/CLBLM_M_CI CLBLM_R_X41Y35/CLBLM_WL1END2 CLBLM_R_X43Y37/CLBLM_LOGIC_OUTS15 CLBLM_R_X43Y37/CLBLM_M_D INT_L_X42Y35/SW2END3 INT_L_X42Y35/WL1BEG2 INT_L_X42Y36/SW2END_N0_3 INT_R_X41Y35/FAN5 INT_R_X41Y35/FAN_ALT5 INT_R_X41Y35/WL1END2 INT_R_X43Y35/SW2A3 INT_R_X43Y36/SL1END3 INT_R_X43Y36/SW2BEG3 INT_R_X43Y37/LOGIC_OUTS15 INT_R_X43Y37/SL1BEG3 
pips: CLBLM_R_X41Y35/CLBLM_R.CLBLM_FAN5->CLBLM_M_CI CLBLM_R_X43Y37/CLBLM_R.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X42Y35/INT_L.SW2END3->>WL1BEG2 INT_R_X41Y35/INT_R.FAN_ALT5->>FAN5 INT_R_X41Y35/INT_R.WL1END2->>FAN_ALT5 INT_R_X43Y36/INT_R.SL1END3->>SW2BEG3 INT_R_X43Y37/INT_R.LOGIC_OUTS15->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/ADDRC0 - 
wires: CLBLL_L_X40Y34/CLBLL_IMUX7 CLBLL_L_X40Y34/CLBLL_LL_A1 CLBLL_L_X40Y34/CLBLL_SE2A3 CLBLL_L_X40Y35/CLBLL_SW2A3 CLBLL_L_X40Y36/CLBLL_SE2A3 CLBLL_L_X40Y37/CLBLL_SW2A0 CLBLL_L_X40Y37/CLBLL_SW2A3 CLBLM_R_X39Y34/CLBLM_SE2A3 CLBLM_R_X39Y35/CLBLM_IMUX15 CLBLM_R_X39Y35/CLBLM_IMUX32 CLBLM_R_X39Y35/CLBLM_IMUX7 CLBLM_R_X39Y35/CLBLM_M_A1 CLBLM_R_X39Y35/CLBLM_M_B1 CLBLM_R_X39Y35/CLBLM_M_C1 CLBLM_R_X39Y35/CLBLM_SW2A3 CLBLM_R_X39Y36/CLBLM_SE2A3 CLBLM_R_X39Y37/CLBLM_IMUX15 CLBLM_R_X39Y37/CLBLM_IMUX32 CLBLM_R_X39Y37/CLBLM_IMUX7 CLBLM_R_X39Y37/CLBLM_M_A1 CLBLM_R_X39Y37/CLBLM_M_B1 CLBLM_R_X39Y37/CLBLM_M_C1 CLBLM_R_X39Y37/CLBLM_SW2A0 CLBLM_R_X39Y37/CLBLM_SW2A3 CLBLM_R_X41Y34/CLBLM_IMUX44 CLBLM_R_X41Y34/CLBLM_LOGIC_OUTS1 CLBLM_R_X41Y34/CLBLM_L_BQ CLBLM_R_X41Y34/CLBLM_M_D4 CLBLM_R_X41Y35/CLBLM_IMUX15 CLBLM_R_X41Y35/CLBLM_IMUX32 CLBLM_R_X41Y35/CLBLM_IMUX7 CLBLM_R_X41Y35/CLBLM_M_A1 CLBLM_R_X41Y35/CLBLM_M_B1 CLBLM_R_X41Y35/CLBLM_M_C1 CLBLM_R_X41Y36/CLBLM_IMUX15 CLBLM_R_X41Y36/CLBLM_IMUX32 CLBLM_R_X41Y36/CLBLM_IMUX7 CLBLM_R_X41Y36/CLBLM_M_A1 CLBLM_R_X41Y36/CLBLM_M_B1 CLBLM_R_X41Y36/CLBLM_M_C1 CLBLM_R_X41Y37/CLBLM_IMUX15 CLBLM_R_X41Y37/CLBLM_IMUX32 CLBLM_R_X41Y37/CLBLM_IMUX7 CLBLM_R_X41Y37/CLBLM_M_A1 CLBLM_R_X41Y37/CLBLM_M_B1 CLBLM_R_X41Y37/CLBLM_M_C1 CLBLM_R_X41Y38/CLBLM_IMUX15 CLBLM_R_X41Y38/CLBLM_IMUX32 CLBLM_R_X41Y38/CLBLM_IMUX7 CLBLM_R_X41Y38/CLBLM_M_A1 CLBLM_R_X41Y38/CLBLM_M_B1 CLBLM_R_X41Y38/CLBLM_M_C1 INT_L_X40Y34/EL1BEG2 INT_L_X40Y34/IMUX_L7 INT_L_X40Y34/SE2END3 INT_L_X40Y35/EL1BEG3 INT_L_X40Y35/NW2END_S0_0 INT_L_X40Y35/SW2A3 INT_L_X40Y36/EL1BEG_N3 INT_L_X40Y36/NW2END0 INT_L_X40Y36/SE2END3 INT_L_X40Y36/SW2BEG3 INT_L_X40Y37/EL1BEG3 INT_L_X40Y37/NW2END_S0_0 INT_L_X40Y37/SW2A0 INT_L_X40Y37/SW2A3 INT_L_X40Y38/EL1BEG3 INT_L_X40Y38/EL1BEG_N3 INT_L_X40Y38/NW2END0 INT_L_X40Y38/NW2END_S0_0 INT_L_X40Y38/SW2BEG0 INT_L_X40Y38/SW2BEG3 INT_L_X40Y38/WR1END1 INT_L_X40Y39/EL1BEG_N3 INT_L_X40Y39/NW2END0 INT_R_X39Y34/SE2A3 INT_R_X39Y35/IMUX15 INT_R_X39Y35/IMUX32 INT_R_X39Y35/IMUX7 INT_R_X39Y35/SE2BEG3 INT_R_X39Y35/SS2END0 INT_R_X39Y35/SW2END3 INT_R_X39Y36/SE2A3 INT_R_X39Y36/SS2A0 INT_R_X39Y36/SW2END_N0_3 INT_R_X39Y37/IMUX15 INT_R_X39Y37/IMUX32 INT_R_X39Y37/IMUX7 INT_R_X39Y37/SE2BEG3 INT_R_X39Y37/SS2BEG0 INT_R_X39Y37/SW2END0 INT_R_X39Y37/SW2END3 INT_R_X39Y38/SW2END_N0_3 INT_R_X41Y34/EL1END2 INT_R_X41Y34/IMUX44 INT_R_X41Y34/LOGIC_OUTS1 INT_R_X41Y34/NL1BEG0 INT_R_X41Y34/NL1END_S3_0 INT_R_X41Y35/EL1END3 INT_R_X41Y35/IMUX15 INT_R_X41Y35/IMUX32 INT_R_X41Y35/IMUX7 INT_R_X41Y35/NL1END0 INT_R_X41Y35/NR1BEG0 INT_R_X41Y35/NW2BEG0 INT_R_X41Y36/FAN_BOUNCE_S3_4 INT_R_X41Y36/IMUX15 INT_R_X41Y36/IMUX32 INT_R_X41Y36/IMUX7 INT_R_X41Y36/NN2BEG0 INT_R_X41Y36/NR1BEG0 INT_R_X41Y36/NR1END0 INT_R_X41Y36/NW2A0 INT_R_X41Y37/EL1END3 INT_R_X41Y37/FAN_ALT4 INT_R_X41Y37/FAN_BOUNCE4 INT_R_X41Y37/IMUX15 INT_R_X41Y37/IMUX32 INT_R_X41Y37/IMUX7 INT_R_X41Y37/NN2A0 INT_R_X41Y37/NN2END_S2_0 INT_R_X41Y37/NR1END0 INT_R_X41Y37/NW2BEG0 INT_R_X41Y38/EL1END3 INT_R_X41Y38/IMUX15 INT_R_X41Y38/IMUX32 INT_R_X41Y38/IMUX7 INT_R_X41Y38/NN2END0 INT_R_X41Y38/NW2A0 INT_R_X41Y38/NW2BEG0 INT_R_X41Y38/WR1BEG1 INT_R_X41Y39/NW2A0 VBRK_X99Y36/VBRK_SE2A3 VBRK_X99Y37/VBRK_SW2A3 VBRK_X99Y38/VBRK_SE2A3 VBRK_X99Y39/VBRK_SW2A0 VBRK_X99Y39/VBRK_SW2A3 
pips: CLBLL_L_X40Y34/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X41Y34/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X40Y34/INT_L.SE2END3->>EL1BEG2 INT_L_X40Y34/INT_L.SE2END3->>IMUX_L7 INT_L_X40Y36/INT_L.NW2END0->>EL1BEG_N3 INT_L_X40Y36/INT_L.SE2END3->>SW2BEG3 INT_L_X40Y38/INT_L.NW2END0->>EL1BEG_N3 INT_L_X40Y38/INT_L.NW2END_S0_0->>SW2BEG3 INT_L_X40Y38/INT_L.WR1END1->>SW2BEG0 INT_L_X40Y39/INT_L.NW2END0->>EL1BEG_N3 INT_R_X39Y35/INT_R.SS2END0->>IMUX32 INT_R_X39Y35/INT_R.SW2END3->>IMUX15 INT_R_X39Y35/INT_R.SW2END3->>IMUX7 INT_R_X39Y35/INT_R.SW2END3->>SE2BEG3 INT_R_X39Y37/INT_R.SW2END0->>IMUX32 INT_R_X39Y37/INT_R.SW2END0->>SS2BEG0 INT_R_X39Y37/INT_R.SW2END3->>IMUX15 INT_R_X39Y37/INT_R.SW2END3->>IMUX7 INT_R_X39Y37/INT_R.SW2END3->>SE2BEG3 INT_R_X41Y34/INT_R.EL1END2->>IMUX44 INT_R_X41Y34/INT_R.LOGIC_OUTS1->>NL1BEG0 INT_R_X41Y35/INT_R.EL1END3->>IMUX15 INT_R_X41Y35/INT_R.EL1END3->>IMUX7 INT_R_X41Y35/INT_R.NL1END0->>IMUX32 INT_R_X41Y35/INT_R.NL1END0->>NR1BEG0 INT_R_X41Y35/INT_R.NL1END0->>NW2BEG0 INT_R_X41Y36/INT_R.FAN_BOUNCE_S3_4->>IMUX15 INT_R_X41Y36/INT_R.FAN_BOUNCE_S3_4->>IMUX7 INT_R_X41Y36/INT_R.NR1END0->>IMUX32 INT_R_X41Y36/INT_R.NR1END0->>NN2BEG0 INT_R_X41Y36/INT_R.NR1END0->>NR1BEG0 INT_R_X41Y37/INT_R.EL1END3->>IMUX15 INT_R_X41Y37/INT_R.EL1END3->>IMUX7 INT_R_X41Y37/INT_R.FAN_ALT4->>FAN_BOUNCE4 INT_R_X41Y37/INT_R.NR1END0->>FAN_ALT4 INT_R_X41Y37/INT_R.NR1END0->>IMUX32 INT_R_X41Y37/INT_R.NR1END0->>NW2BEG0 INT_R_X41Y38/INT_R.EL1END3->>IMUX15 INT_R_X41Y38/INT_R.EL1END3->>IMUX7 INT_R_X41Y38/INT_R.NN2END0->>IMUX32 INT_R_X41Y38/INT_R.NN2END0->>NW2BEG0 INT_R_X41Y38/INT_R.NN2END0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/ADDRC1 - 
wires: CLBLL_L_X40Y35/CLBLL_SW2A2 CLBLL_L_X40Y35/CLBLL_WR1END1 CLBLL_L_X40Y37/CLBLL_NW2A3 CLBLL_L_X42Y35/CLBLL_NE2A0 CLBLL_L_X42Y35/CLBLL_WR1END1 CLBLM_R_X39Y35/CLBLM_IMUX18 CLBLM_R_X39Y35/CLBLM_IMUX2 CLBLM_R_X39Y35/CLBLM_IMUX29 CLBLM_R_X39Y35/CLBLM_M_A2 CLBLM_R_X39Y35/CLBLM_M_B2 CLBLM_R_X39Y35/CLBLM_M_C2 CLBLM_R_X39Y35/CLBLM_SW2A2 CLBLM_R_X39Y35/CLBLM_WR1END1 CLBLM_R_X39Y37/CLBLM_IMUX18 CLBLM_R_X39Y37/CLBLM_IMUX2 CLBLM_R_X39Y37/CLBLM_IMUX29 CLBLM_R_X39Y37/CLBLM_M_A2 CLBLM_R_X39Y37/CLBLM_M_B2 CLBLM_R_X39Y37/CLBLM_M_C2 CLBLM_R_X39Y37/CLBLM_NW2A3 CLBLM_R_X41Y34/CLBLM_IMUX16 CLBLM_R_X41Y34/CLBLM_IMUX33 CLBLM_R_X41Y34/CLBLM_IMUX40 CLBLM_R_X41Y34/CLBLM_LOGIC_OUTS0 CLBLM_R_X41Y34/CLBLM_L_AQ CLBLM_R_X41Y34/CLBLM_L_B3 CLBLM_R_X41Y34/CLBLM_L_C1 CLBLM_R_X41Y34/CLBLM_M_D1 CLBLM_R_X41Y35/CLBLM_IMUX18 CLBLM_R_X41Y35/CLBLM_IMUX2 CLBLM_R_X41Y35/CLBLM_IMUX29 CLBLM_R_X41Y35/CLBLM_M_A2 CLBLM_R_X41Y35/CLBLM_M_B2 CLBLM_R_X41Y35/CLBLM_M_C2 CLBLM_R_X41Y35/CLBLM_NE2A0 CLBLM_R_X41Y35/CLBLM_WR1END1 CLBLM_R_X41Y36/CLBLM_IMUX18 CLBLM_R_X41Y36/CLBLM_IMUX2 CLBLM_R_X41Y36/CLBLM_IMUX29 CLBLM_R_X41Y36/CLBLM_M_A2 CLBLM_R_X41Y36/CLBLM_M_B2 CLBLM_R_X41Y36/CLBLM_M_C2 CLBLM_R_X41Y37/CLBLM_IMUX18 CLBLM_R_X41Y37/CLBLM_IMUX2 CLBLM_R_X41Y37/CLBLM_IMUX29 CLBLM_R_X41Y37/CLBLM_M_A2 CLBLM_R_X41Y37/CLBLM_M_B2 CLBLM_R_X41Y37/CLBLM_M_C2 CLBLM_R_X41Y38/CLBLM_IMUX18 CLBLM_R_X41Y38/CLBLM_IMUX2 CLBLM_R_X41Y38/CLBLM_IMUX29 CLBLM_R_X41Y38/CLBLM_M_A2 CLBLM_R_X41Y38/CLBLM_M_B2 CLBLM_R_X41Y38/CLBLM_M_C2 INT_L_X40Y34/WR1END_S1_0 INT_L_X40Y35/SW2A2 INT_L_X40Y35/WR1BEG1 INT_L_X40Y35/WR1END0 INT_L_X40Y36/NW2BEG3 INT_L_X40Y36/SW2BEG2 INT_L_X40Y36/WR1END3 INT_L_X40Y37/NW2A3 INT_L_X42Y34/NE2END_S3_0 INT_L_X42Y35/NE2END0 INT_L_X42Y35/WR1BEG1 INT_R_X39Y35/IMUX18 INT_R_X39Y35/IMUX2 INT_R_X39Y35/IMUX29 INT_R_X39Y35/NN2BEG1 INT_R_X39Y35/SW2END2 INT_R_X39Y35/WR1END1 INT_R_X39Y36/NN2A1 INT_R_X39Y37/IMUX18 INT_R_X39Y37/IMUX2 INT_R_X39Y37/IMUX29 INT_R_X39Y37/NN2END1 INT_R_X39Y37/NW2END3 INT_R_X41Y34/FAN_ALT5 INT_R_X41Y34/FAN_BOUNCE5 INT_R_X41Y34/IMUX16 INT_R_X41Y34/IMUX33 INT_R_X41Y34/IMUX40 INT_R_X41Y34/LOGIC_OUTS0 INT_R_X41Y34/NE2BEG0 INT_R_X41Y34/NL1BEG2 INT_R_X41Y34/NL1BEG_N3 INT_R_X41Y34/WR1BEG_S0 INT_R_X41Y35/FAN_BOUNCE_S3_4 INT_R_X41Y35/IMUX18 INT_R_X41Y35/IMUX2 INT_R_X41Y35/IMUX29 INT_R_X41Y35/NE2A0 INT_R_X41Y35/NL1BEG1 INT_R_X41Y35/NL1END2 INT_R_X41Y35/NR1BEG2 INT_R_X41Y35/WR1BEG0 INT_R_X41Y35/WR1END1 INT_R_X41Y36/FAN_ALT4 INT_R_X41Y36/FAN_BOUNCE4 INT_R_X41Y36/IMUX18 INT_R_X41Y36/IMUX2 INT_R_X41Y36/IMUX29 INT_R_X41Y36/NL1BEG1 INT_R_X41Y36/NL1END1 INT_R_X41Y36/NR1BEG2 INT_R_X41Y36/NR1END2 INT_R_X41Y36/WR1BEG3 INT_R_X41Y37/IMUX18 INT_R_X41Y37/IMUX2 INT_R_X41Y37/IMUX29 INT_R_X41Y37/NL1BEG1 INT_R_X41Y37/NL1END1 INT_R_X41Y37/NR1BEG2 INT_R_X41Y37/NR1END2 INT_R_X41Y38/IMUX18 INT_R_X41Y38/IMUX2 INT_R_X41Y38/IMUX29 INT_R_X41Y38/NL1END1 INT_R_X41Y38/NR1END2 VBRK_X99Y37/VBRK_SW2A2 VBRK_X99Y37/VBRK_WR1END1 VBRK_X99Y39/VBRK_NW2A3 
pips: CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X41Y34/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 INT_L_X40Y35/INT_L.WR1END0->>WR1BEG1 INT_L_X40Y36/INT_L.WR1END3->>NW2BEG3 INT_L_X40Y36/INT_L.WR1END3->>SW2BEG2 INT_L_X42Y35/INT_L.NE2END0->>WR1BEG1 INT_R_X39Y35/INT_R.SW2END2->>IMUX29 INT_R_X39Y35/INT_R.WR1END1->>IMUX18 INT_R_X39Y35/INT_R.WR1END1->>IMUX2 INT_R_X39Y35/INT_R.WR1END1->>NN2BEG1 INT_R_X39Y37/INT_R.NN2END1->>IMUX18 INT_R_X39Y37/INT_R.NN2END1->>IMUX2 INT_R_X39Y37/INT_R.NW2END3->>IMUX29 INT_R_X41Y34/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X41Y34/INT_R.FAN_BOUNCE5->>IMUX33 INT_R_X41Y34/INT_R.LOGIC_OUTS0->>IMUX16 INT_R_X41Y34/INT_R.LOGIC_OUTS0->>IMUX40 INT_R_X41Y34/INT_R.LOGIC_OUTS0->>NE2BEG0 INT_R_X41Y34/INT_R.LOGIC_OUTS0->>NL1BEG_N3 INT_R_X41Y34/INT_R.NL1BEG_N3->>FAN_ALT5 INT_R_X41Y34/INT_R.NL1BEG_N3->>NL1BEG2 INT_R_X41Y34/INT_R.NL1BEG_N3->>WR1BEG_S0 INT_R_X41Y35/INT_R.FAN_BOUNCE_S3_4->>IMUX29 INT_R_X41Y35/INT_R.NL1END2->>NL1BEG1 INT_R_X41Y35/INT_R.NL1END2->>NR1BEG2 INT_R_X41Y35/INT_R.WR1END1->>IMUX18 INT_R_X41Y35/INT_R.WR1END1->>IMUX2 INT_R_X41Y36/INT_R.FAN_ALT4->>FAN_BOUNCE4 INT_R_X41Y36/INT_R.NL1END1->>FAN_ALT4 INT_R_X41Y36/INT_R.NL1END1->>IMUX18 INT_R_X41Y36/INT_R.NL1END1->>IMUX2 INT_R_X41Y36/INT_R.NR1END2->>IMUX29 INT_R_X41Y36/INT_R.NR1END2->>NL1BEG1 INT_R_X41Y36/INT_R.NR1END2->>NR1BEG2 INT_R_X41Y36/INT_R.NR1END2->>WR1BEG3 INT_R_X41Y37/INT_R.NL1END1->>IMUX18 INT_R_X41Y37/INT_R.NL1END1->>IMUX2 INT_R_X41Y37/INT_R.NR1END2->>IMUX29 INT_R_X41Y37/INT_R.NR1END2->>NL1BEG1 INT_R_X41Y37/INT_R.NR1END2->>NR1BEG2 INT_R_X41Y38/INT_R.NL1END1->>IMUX18 INT_R_X41Y38/INT_R.NL1END1->>IMUX2 INT_R_X41Y38/INT_R.NR1END2->>IMUX29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/ADDRC2 - 
wires: CLBLL_L_X40Y33/CLBLL_IMUX38 CLBLL_L_X40Y33/CLBLL_LL_D3 CLBLL_L_X40Y34/CLBLL_EL1BEG3 CLBLL_L_X40Y35/CLBLL_NW2A0 CLBLM_R_X39Y34/CLBLM_EL1BEG3 CLBLM_R_X39Y35/CLBLM_IMUX1 CLBLM_R_X39Y35/CLBLM_IMUX17 CLBLM_R_X39Y35/CLBLM_IMUX22 CLBLM_R_X39Y35/CLBLM_M_A3 CLBLM_R_X39Y35/CLBLM_M_B3 CLBLM_R_X39Y35/CLBLM_M_C3 CLBLM_R_X39Y35/CLBLM_NW2A0 CLBLM_R_X39Y37/CLBLM_IMUX1 CLBLM_R_X39Y37/CLBLM_IMUX17 CLBLM_R_X39Y37/CLBLM_IMUX22 CLBLM_R_X39Y37/CLBLM_M_A3 CLBLM_R_X39Y37/CLBLM_M_B3 CLBLM_R_X39Y37/CLBLM_M_C3 CLBLM_R_X41Y34/CLBLM_IMUX14 CLBLM_R_X41Y34/CLBLM_IMUX30 CLBLM_R_X41Y34/CLBLM_IMUX38 CLBLM_R_X41Y34/CLBLM_LOGIC_OUTS17 CLBLM_R_X41Y34/CLBLM_L_B1 CLBLM_R_X41Y34/CLBLM_L_BMUX CLBLM_R_X41Y34/CLBLM_L_C5 CLBLM_R_X41Y34/CLBLM_M_D3 CLBLM_R_X41Y35/CLBLM_IMUX1 CLBLM_R_X41Y35/CLBLM_IMUX17 CLBLM_R_X41Y35/CLBLM_IMUX22 CLBLM_R_X41Y35/CLBLM_M_A3 CLBLM_R_X41Y35/CLBLM_M_B3 CLBLM_R_X41Y35/CLBLM_M_C3 CLBLM_R_X41Y36/CLBLM_IMUX1 CLBLM_R_X41Y36/CLBLM_IMUX17 CLBLM_R_X41Y36/CLBLM_IMUX22 CLBLM_R_X41Y36/CLBLM_M_A3 CLBLM_R_X41Y36/CLBLM_M_B3 CLBLM_R_X41Y36/CLBLM_M_C3 CLBLM_R_X41Y37/CLBLM_IMUX1 CLBLM_R_X41Y37/CLBLM_IMUX17 CLBLM_R_X41Y37/CLBLM_IMUX22 CLBLM_R_X41Y37/CLBLM_M_A3 CLBLM_R_X41Y37/CLBLM_M_B3 CLBLM_R_X41Y37/CLBLM_M_C3 CLBLM_R_X41Y38/CLBLM_IMUX1 CLBLM_R_X41Y38/CLBLM_IMUX17 CLBLM_R_X41Y38/CLBLM_IMUX22 CLBLM_R_X41Y38/CLBLM_M_A3 CLBLM_R_X41Y38/CLBLM_M_B3 CLBLM_R_X41Y38/CLBLM_M_C3 INT_L_X40Y33/IMUX_L38 INT_L_X40Y33/SW2END3 INT_L_X40Y34/EL1END3 INT_L_X40Y34/ER1BEG_S0 INT_L_X40Y34/NW2BEG0 INT_L_X40Y34/SW2END_N0_3 INT_L_X40Y35/ER1BEG0 INT_L_X40Y35/NW2A0 INT_R_X39Y34/EL1BEG3 INT_R_X39Y34/NW2END_S0_0 INT_R_X39Y35/EL1BEG_N3 INT_R_X39Y35/FAN_ALT5 INT_R_X39Y35/FAN_BOUNCE5 INT_R_X39Y35/IMUX1 INT_R_X39Y35/IMUX17 INT_R_X39Y35/IMUX22 INT_R_X39Y35/NL1BEG_N3 INT_R_X39Y35/NN2BEG0 INT_R_X39Y35/NW2END0 INT_R_X39Y36/NN2A0 INT_R_X39Y36/NN2END_S2_0 INT_R_X39Y37/IMUX1 INT_R_X39Y37/IMUX17 INT_R_X39Y37/IMUX22 INT_R_X39Y37/NL1BEG_N3 INT_R_X39Y37/NN2END0 INT_R_X41Y33/SW2A3 INT_R_X41Y34/IMUX14 INT_R_X41Y34/IMUX30 INT_R_X41Y34/IMUX38 INT_R_X41Y34/LOGIC_OUTS17 INT_R_X41Y34/NR1BEG3 INT_R_X41Y34/SW2BEG3 INT_R_X41Y35/BYP_ALT7 INT_R_X41Y35/BYP_BOUNCE7 INT_R_X41Y35/ER1END0 INT_R_X41Y35/IMUX1 INT_R_X41Y35/IMUX17 INT_R_X41Y35/IMUX22 INT_R_X41Y35/NR1BEG3 INT_R_X41Y35/NR1END3 INT_R_X41Y36/BYP_ALT7 INT_R_X41Y36/BYP_BOUNCE7 INT_R_X41Y36/BYP_BOUNCE_N3_7 INT_R_X41Y36/IMUX1 INT_R_X41Y36/IMUX17 INT_R_X41Y36/IMUX22 INT_R_X41Y36/NR1BEG3 INT_R_X41Y36/NR1END3 INT_R_X41Y37/BYP_ALT7 INT_R_X41Y37/BYP_BOUNCE7 INT_R_X41Y37/BYP_BOUNCE_N3_7 INT_R_X41Y37/IMUX1 INT_R_X41Y37/IMUX17 INT_R_X41Y37/IMUX22 INT_R_X41Y37/NR1BEG3 INT_R_X41Y37/NR1END3 INT_R_X41Y38/BYP_BOUNCE_N3_7 INT_R_X41Y38/IMUX1 INT_R_X41Y38/IMUX17 INT_R_X41Y38/IMUX22 INT_R_X41Y38/NR1END3 VBRK_X99Y36/VBRK_EL1BEG3 VBRK_X99Y37/VBRK_NW2A0 
pips: CLBLL_L_X40Y33/CLBLL_L.CLBLL_IMUX38->CLBLL_LL_D3 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X41Y34/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 INT_L_X40Y33/INT_L.SW2END3->>IMUX_L38 INT_L_X40Y34/INT_L.EL1END3->>ER1BEG_S0 INT_L_X40Y34/INT_L.SW2END_N0_3->>NW2BEG0 INT_R_X39Y35/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X39Y35/INT_R.FAN_BOUNCE5->>IMUX1 INT_R_X39Y35/INT_R.FAN_BOUNCE5->>IMUX17 INT_R_X39Y35/INT_R.NL1BEG_N3->>FAN_ALT5 INT_R_X39Y35/INT_R.NL1BEG_N3->>IMUX22 INT_R_X39Y35/INT_R.NW2END0->>EL1BEG_N3 INT_R_X39Y35/INT_R.NW2END0->>NL1BEG_N3 INT_R_X39Y35/INT_R.NW2END0->>NN2BEG0 INT_R_X39Y37/INT_R.NL1BEG_N3->>IMUX22 INT_R_X39Y37/INT_R.NN2END0->>IMUX1 INT_R_X39Y37/INT_R.NN2END0->>IMUX17 INT_R_X39Y37/INT_R.NN2END0->>NL1BEG_N3 INT_R_X41Y34/INT_R.LOGIC_OUTS17->>IMUX14 INT_R_X41Y34/INT_R.LOGIC_OUTS17->>IMUX30 INT_R_X41Y34/INT_R.LOGIC_OUTS17->>IMUX38 INT_R_X41Y34/INT_R.LOGIC_OUTS17->>NR1BEG3 INT_R_X41Y34/INT_R.LOGIC_OUTS17->>SW2BEG3 INT_R_X41Y35/INT_R.BYP_ALT7->>BYP_BOUNCE7 INT_R_X41Y35/INT_R.ER1END0->>IMUX1 INT_R_X41Y35/INT_R.ER1END0->>IMUX17 INT_R_X41Y35/INT_R.NR1END3->>BYP_ALT7 INT_R_X41Y35/INT_R.NR1END3->>IMUX22 INT_R_X41Y35/INT_R.NR1END3->>NR1BEG3 INT_R_X41Y36/INT_R.BYP_ALT7->>BYP_BOUNCE7 INT_R_X41Y36/INT_R.BYP_BOUNCE_N3_7->>IMUX1 INT_R_X41Y36/INT_R.BYP_BOUNCE_N3_7->>IMUX17 INT_R_X41Y36/INT_R.NR1END3->>BYP_ALT7 INT_R_X41Y36/INT_R.NR1END3->>IMUX22 INT_R_X41Y36/INT_R.NR1END3->>NR1BEG3 INT_R_X41Y37/INT_R.BYP_ALT7->>BYP_BOUNCE7 INT_R_X41Y37/INT_R.BYP_BOUNCE_N3_7->>IMUX1 INT_R_X41Y37/INT_R.BYP_BOUNCE_N3_7->>IMUX17 INT_R_X41Y37/INT_R.NR1END3->>BYP_ALT7 INT_R_X41Y37/INT_R.NR1END3->>IMUX22 INT_R_X41Y37/INT_R.NR1END3->>NR1BEG3 INT_R_X41Y38/INT_R.BYP_BOUNCE_N3_7->>IMUX1 INT_R_X41Y38/INT_R.BYP_BOUNCE_N3_7->>IMUX17 INT_R_X41Y38/INT_R.NR1END3->>IMUX22 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/ADDRC3 - 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/ADDRC4 - 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/DOC1 - 
wires: CLBLL_L_X40Y34/CLBLL_IMUX21 CLBLL_L_X40Y34/CLBLL_L_C4 CLBLM_R_X41Y35/CLBLM_LOGIC_OUTS14 CLBLM_R_X41Y35/CLBLM_M_C INT_L_X40Y34/IMUX_L21 INT_L_X40Y34/SW2END2 INT_R_X41Y34/SW2A2 INT_R_X41Y35/LOGIC_OUTS14 INT_R_X41Y35/SW2BEG2 
pips: CLBLL_L_X40Y34/CLBLL_L.CLBLL_IMUX21->CLBLL_L_C4 CLBLM_R_X41Y35/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X40Y34/INT_L.SW2END2->>IMUX_L21 INT_R_X41Y35/INT_R.LOGIC_OUTS14->>SW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/DIC1 - 
wires: CLBLM_R_X41Y35/CLBLM_BYP3 CLBLM_R_X41Y35/CLBLM_LOGIC_OUTS10 CLBLM_R_X41Y35/CLBLM_L_C CLBLM_R_X41Y35/CLBLM_M_CX INT_R_X41Y35/BYP3 INT_R_X41Y35/BYP_ALT3 INT_R_X41Y35/LOGIC_OUTS10 
pips: CLBLM_R_X41Y35/CLBLM_R.CLBLM_BYP3->CLBLM_M_CX CLBLM_R_X41Y35/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_R_X41Y35/INT_R.BYP_ALT3->>BYP3 INT_R_X41Y35/INT_R.LOGIC_OUTS10->>BYP_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/DOD0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/DID0 - 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/DOD1 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29/DID1 - 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/DOA0 - 
wires: CLBLM_R_X39Y34/CLBLM_IMUX20 CLBLM_R_X39Y34/CLBLM_L_C2 CLBLM_R_X39Y35/CLBLM_LOGIC_OUTS20 CLBLM_R_X39Y35/CLBLM_M_AMUX INT_R_X39Y34/IMUX20 INT_R_X39Y34/SL1END2 INT_R_X39Y35/LOGIC_OUTS20 INT_R_X39Y35/SL1BEG2 
pips: CLBLM_R_X39Y34/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X39Y35/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_R_X39Y34/INT_R.SL1END2->>IMUX20 INT_R_X39Y35/INT_R.LOGIC_OUTS20->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/DIA0 - 
wires: CLBLL_L_X40Y36/CLBLL_SW4END0 CLBLM_R_X39Y35/CLBLM_FAN0 CLBLM_R_X39Y35/CLBLM_M_AI CLBLM_R_X39Y36/CLBLM_SW4END0 CLBLM_R_X41Y40/CLBLM_LOGIC_OUTS22 CLBLM_R_X41Y40/CLBLM_M_C CLBLM_R_X41Y40/CLBLM_M_CMUX INT_L_X40Y36/SW6E0 INT_L_X40Y37/SW6D0 INT_L_X40Y38/SW6C0 INT_L_X40Y39/SW6B0 INT_L_X40Y40/SW6A0 INT_R_X39Y35/FAN0 INT_R_X39Y35/FAN_ALT0 INT_R_X39Y35/SL1END0 INT_R_X39Y36/SL1BEG0 INT_R_X39Y36/SW6END0 INT_R_X41Y40/LOGIC_OUTS22 INT_R_X41Y40/SW6BEG0 VBRK_X99Y38/VBRK_SW4END0 
pips: CLBLM_R_X39Y35/CLBLM_R.CLBLM_FAN0->CLBLM_M_AI CLBLM_R_X41Y40/CLBLM_R.CLBLM_M_C->>CLBLM_M_CMUX CLBLM_R_X41Y40/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_R_X39Y35/INT_R.FAN_ALT0->>FAN0 INT_R_X39Y35/INT_R.SL1END0->>FAN_ALT0 INT_R_X39Y36/INT_R.SW6END0->>SL1BEG0 INT_R_X41Y40/INT_R.LOGIC_OUTS22->>SW6BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/ADDRA0 - 
wires: CLBLL_L_X40Y34/CLBLL_IMUX7 CLBLL_L_X40Y34/CLBLL_LL_A1 CLBLL_L_X40Y34/CLBLL_SE2A3 CLBLL_L_X40Y35/CLBLL_SW2A3 CLBLL_L_X40Y36/CLBLL_SE2A3 CLBLL_L_X40Y37/CLBLL_SW2A0 CLBLL_L_X40Y37/CLBLL_SW2A3 CLBLM_R_X39Y34/CLBLM_SE2A3 CLBLM_R_X39Y35/CLBLM_IMUX15 CLBLM_R_X39Y35/CLBLM_IMUX32 CLBLM_R_X39Y35/CLBLM_IMUX7 CLBLM_R_X39Y35/CLBLM_M_A1 CLBLM_R_X39Y35/CLBLM_M_B1 CLBLM_R_X39Y35/CLBLM_M_C1 CLBLM_R_X39Y35/CLBLM_SW2A3 CLBLM_R_X39Y36/CLBLM_SE2A3 CLBLM_R_X39Y37/CLBLM_IMUX15 CLBLM_R_X39Y37/CLBLM_IMUX32 CLBLM_R_X39Y37/CLBLM_IMUX7 CLBLM_R_X39Y37/CLBLM_M_A1 CLBLM_R_X39Y37/CLBLM_M_B1 CLBLM_R_X39Y37/CLBLM_M_C1 CLBLM_R_X39Y37/CLBLM_SW2A0 CLBLM_R_X39Y37/CLBLM_SW2A3 CLBLM_R_X41Y34/CLBLM_IMUX44 CLBLM_R_X41Y34/CLBLM_LOGIC_OUTS1 CLBLM_R_X41Y34/CLBLM_L_BQ CLBLM_R_X41Y34/CLBLM_M_D4 CLBLM_R_X41Y35/CLBLM_IMUX15 CLBLM_R_X41Y35/CLBLM_IMUX32 CLBLM_R_X41Y35/CLBLM_IMUX7 CLBLM_R_X41Y35/CLBLM_M_A1 CLBLM_R_X41Y35/CLBLM_M_B1 CLBLM_R_X41Y35/CLBLM_M_C1 CLBLM_R_X41Y36/CLBLM_IMUX15 CLBLM_R_X41Y36/CLBLM_IMUX32 CLBLM_R_X41Y36/CLBLM_IMUX7 CLBLM_R_X41Y36/CLBLM_M_A1 CLBLM_R_X41Y36/CLBLM_M_B1 CLBLM_R_X41Y36/CLBLM_M_C1 CLBLM_R_X41Y37/CLBLM_IMUX15 CLBLM_R_X41Y37/CLBLM_IMUX32 CLBLM_R_X41Y37/CLBLM_IMUX7 CLBLM_R_X41Y37/CLBLM_M_A1 CLBLM_R_X41Y37/CLBLM_M_B1 CLBLM_R_X41Y37/CLBLM_M_C1 CLBLM_R_X41Y38/CLBLM_IMUX15 CLBLM_R_X41Y38/CLBLM_IMUX32 CLBLM_R_X41Y38/CLBLM_IMUX7 CLBLM_R_X41Y38/CLBLM_M_A1 CLBLM_R_X41Y38/CLBLM_M_B1 CLBLM_R_X41Y38/CLBLM_M_C1 INT_L_X40Y34/EL1BEG2 INT_L_X40Y34/IMUX_L7 INT_L_X40Y34/SE2END3 INT_L_X40Y35/EL1BEG3 INT_L_X40Y35/NW2END_S0_0 INT_L_X40Y35/SW2A3 INT_L_X40Y36/EL1BEG_N3 INT_L_X40Y36/NW2END0 INT_L_X40Y36/SE2END3 INT_L_X40Y36/SW2BEG3 INT_L_X40Y37/EL1BEG3 INT_L_X40Y37/NW2END_S0_0 INT_L_X40Y37/SW2A0 INT_L_X40Y37/SW2A3 INT_L_X40Y38/EL1BEG3 INT_L_X40Y38/EL1BEG_N3 INT_L_X40Y38/NW2END0 INT_L_X40Y38/NW2END_S0_0 INT_L_X40Y38/SW2BEG0 INT_L_X40Y38/SW2BEG3 INT_L_X40Y38/WR1END1 INT_L_X40Y39/EL1BEG_N3 INT_L_X40Y39/NW2END0 INT_R_X39Y34/SE2A3 INT_R_X39Y35/IMUX15 INT_R_X39Y35/IMUX32 INT_R_X39Y35/IMUX7 INT_R_X39Y35/SE2BEG3 INT_R_X39Y35/SS2END0 INT_R_X39Y35/SW2END3 INT_R_X39Y36/SE2A3 INT_R_X39Y36/SS2A0 INT_R_X39Y36/SW2END_N0_3 INT_R_X39Y37/IMUX15 INT_R_X39Y37/IMUX32 INT_R_X39Y37/IMUX7 INT_R_X39Y37/SE2BEG3 INT_R_X39Y37/SS2BEG0 INT_R_X39Y37/SW2END0 INT_R_X39Y37/SW2END3 INT_R_X39Y38/SW2END_N0_3 INT_R_X41Y34/EL1END2 INT_R_X41Y34/IMUX44 INT_R_X41Y34/LOGIC_OUTS1 INT_R_X41Y34/NL1BEG0 INT_R_X41Y34/NL1END_S3_0 INT_R_X41Y35/EL1END3 INT_R_X41Y35/IMUX15 INT_R_X41Y35/IMUX32 INT_R_X41Y35/IMUX7 INT_R_X41Y35/NL1END0 INT_R_X41Y35/NR1BEG0 INT_R_X41Y35/NW2BEG0 INT_R_X41Y36/FAN_BOUNCE_S3_4 INT_R_X41Y36/IMUX15 INT_R_X41Y36/IMUX32 INT_R_X41Y36/IMUX7 INT_R_X41Y36/NN2BEG0 INT_R_X41Y36/NR1BEG0 INT_R_X41Y36/NR1END0 INT_R_X41Y36/NW2A0 INT_R_X41Y37/EL1END3 INT_R_X41Y37/FAN_ALT4 INT_R_X41Y37/FAN_BOUNCE4 INT_R_X41Y37/IMUX15 INT_R_X41Y37/IMUX32 INT_R_X41Y37/IMUX7 INT_R_X41Y37/NN2A0 INT_R_X41Y37/NN2END_S2_0 INT_R_X41Y37/NR1END0 INT_R_X41Y37/NW2BEG0 INT_R_X41Y38/EL1END3 INT_R_X41Y38/IMUX15 INT_R_X41Y38/IMUX32 INT_R_X41Y38/IMUX7 INT_R_X41Y38/NN2END0 INT_R_X41Y38/NW2A0 INT_R_X41Y38/NW2BEG0 INT_R_X41Y38/WR1BEG1 INT_R_X41Y39/NW2A0 VBRK_X99Y36/VBRK_SE2A3 VBRK_X99Y37/VBRK_SW2A3 VBRK_X99Y38/VBRK_SE2A3 VBRK_X99Y39/VBRK_SW2A0 VBRK_X99Y39/VBRK_SW2A3 
pips: CLBLL_L_X40Y34/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X41Y34/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X40Y34/INT_L.SE2END3->>EL1BEG2 INT_L_X40Y34/INT_L.SE2END3->>IMUX_L7 INT_L_X40Y36/INT_L.NW2END0->>EL1BEG_N3 INT_L_X40Y36/INT_L.SE2END3->>SW2BEG3 INT_L_X40Y38/INT_L.NW2END0->>EL1BEG_N3 INT_L_X40Y38/INT_L.NW2END_S0_0->>SW2BEG3 INT_L_X40Y38/INT_L.WR1END1->>SW2BEG0 INT_L_X40Y39/INT_L.NW2END0->>EL1BEG_N3 INT_R_X39Y35/INT_R.SS2END0->>IMUX32 INT_R_X39Y35/INT_R.SW2END3->>IMUX15 INT_R_X39Y35/INT_R.SW2END3->>IMUX7 INT_R_X39Y35/INT_R.SW2END3->>SE2BEG3 INT_R_X39Y37/INT_R.SW2END0->>IMUX32 INT_R_X39Y37/INT_R.SW2END0->>SS2BEG0 INT_R_X39Y37/INT_R.SW2END3->>IMUX15 INT_R_X39Y37/INT_R.SW2END3->>IMUX7 INT_R_X39Y37/INT_R.SW2END3->>SE2BEG3 INT_R_X41Y34/INT_R.EL1END2->>IMUX44 INT_R_X41Y34/INT_R.LOGIC_OUTS1->>NL1BEG0 INT_R_X41Y35/INT_R.EL1END3->>IMUX15 INT_R_X41Y35/INT_R.EL1END3->>IMUX7 INT_R_X41Y35/INT_R.NL1END0->>IMUX32 INT_R_X41Y35/INT_R.NL1END0->>NR1BEG0 INT_R_X41Y35/INT_R.NL1END0->>NW2BEG0 INT_R_X41Y36/INT_R.FAN_BOUNCE_S3_4->>IMUX15 INT_R_X41Y36/INT_R.FAN_BOUNCE_S3_4->>IMUX7 INT_R_X41Y36/INT_R.NR1END0->>IMUX32 INT_R_X41Y36/INT_R.NR1END0->>NN2BEG0 INT_R_X41Y36/INT_R.NR1END0->>NR1BEG0 INT_R_X41Y37/INT_R.EL1END3->>IMUX15 INT_R_X41Y37/INT_R.EL1END3->>IMUX7 INT_R_X41Y37/INT_R.FAN_ALT4->>FAN_BOUNCE4 INT_R_X41Y37/INT_R.NR1END0->>FAN_ALT4 INT_R_X41Y37/INT_R.NR1END0->>IMUX32 INT_R_X41Y37/INT_R.NR1END0->>NW2BEG0 INT_R_X41Y38/INT_R.EL1END3->>IMUX15 INT_R_X41Y38/INT_R.EL1END3->>IMUX7 INT_R_X41Y38/INT_R.NN2END0->>IMUX32 INT_R_X41Y38/INT_R.NN2END0->>NW2BEG0 INT_R_X41Y38/INT_R.NN2END0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/ADDRA1 - 
wires: CLBLL_L_X40Y35/CLBLL_SW2A2 CLBLL_L_X40Y35/CLBLL_WR1END1 CLBLL_L_X40Y37/CLBLL_NW2A3 CLBLL_L_X42Y35/CLBLL_NE2A0 CLBLL_L_X42Y35/CLBLL_WR1END1 CLBLM_R_X39Y35/CLBLM_IMUX18 CLBLM_R_X39Y35/CLBLM_IMUX2 CLBLM_R_X39Y35/CLBLM_IMUX29 CLBLM_R_X39Y35/CLBLM_M_A2 CLBLM_R_X39Y35/CLBLM_M_B2 CLBLM_R_X39Y35/CLBLM_M_C2 CLBLM_R_X39Y35/CLBLM_SW2A2 CLBLM_R_X39Y35/CLBLM_WR1END1 CLBLM_R_X39Y37/CLBLM_IMUX18 CLBLM_R_X39Y37/CLBLM_IMUX2 CLBLM_R_X39Y37/CLBLM_IMUX29 CLBLM_R_X39Y37/CLBLM_M_A2 CLBLM_R_X39Y37/CLBLM_M_B2 CLBLM_R_X39Y37/CLBLM_M_C2 CLBLM_R_X39Y37/CLBLM_NW2A3 CLBLM_R_X41Y34/CLBLM_IMUX16 CLBLM_R_X41Y34/CLBLM_IMUX33 CLBLM_R_X41Y34/CLBLM_IMUX40 CLBLM_R_X41Y34/CLBLM_LOGIC_OUTS0 CLBLM_R_X41Y34/CLBLM_L_AQ CLBLM_R_X41Y34/CLBLM_L_B3 CLBLM_R_X41Y34/CLBLM_L_C1 CLBLM_R_X41Y34/CLBLM_M_D1 CLBLM_R_X41Y35/CLBLM_IMUX18 CLBLM_R_X41Y35/CLBLM_IMUX2 CLBLM_R_X41Y35/CLBLM_IMUX29 CLBLM_R_X41Y35/CLBLM_M_A2 CLBLM_R_X41Y35/CLBLM_M_B2 CLBLM_R_X41Y35/CLBLM_M_C2 CLBLM_R_X41Y35/CLBLM_NE2A0 CLBLM_R_X41Y35/CLBLM_WR1END1 CLBLM_R_X41Y36/CLBLM_IMUX18 CLBLM_R_X41Y36/CLBLM_IMUX2 CLBLM_R_X41Y36/CLBLM_IMUX29 CLBLM_R_X41Y36/CLBLM_M_A2 CLBLM_R_X41Y36/CLBLM_M_B2 CLBLM_R_X41Y36/CLBLM_M_C2 CLBLM_R_X41Y37/CLBLM_IMUX18 CLBLM_R_X41Y37/CLBLM_IMUX2 CLBLM_R_X41Y37/CLBLM_IMUX29 CLBLM_R_X41Y37/CLBLM_M_A2 CLBLM_R_X41Y37/CLBLM_M_B2 CLBLM_R_X41Y37/CLBLM_M_C2 CLBLM_R_X41Y38/CLBLM_IMUX18 CLBLM_R_X41Y38/CLBLM_IMUX2 CLBLM_R_X41Y38/CLBLM_IMUX29 CLBLM_R_X41Y38/CLBLM_M_A2 CLBLM_R_X41Y38/CLBLM_M_B2 CLBLM_R_X41Y38/CLBLM_M_C2 INT_L_X40Y34/WR1END_S1_0 INT_L_X40Y35/SW2A2 INT_L_X40Y35/WR1BEG1 INT_L_X40Y35/WR1END0 INT_L_X40Y36/NW2BEG3 INT_L_X40Y36/SW2BEG2 INT_L_X40Y36/WR1END3 INT_L_X40Y37/NW2A3 INT_L_X42Y34/NE2END_S3_0 INT_L_X42Y35/NE2END0 INT_L_X42Y35/WR1BEG1 INT_R_X39Y35/IMUX18 INT_R_X39Y35/IMUX2 INT_R_X39Y35/IMUX29 INT_R_X39Y35/NN2BEG1 INT_R_X39Y35/SW2END2 INT_R_X39Y35/WR1END1 INT_R_X39Y36/NN2A1 INT_R_X39Y37/IMUX18 INT_R_X39Y37/IMUX2 INT_R_X39Y37/IMUX29 INT_R_X39Y37/NN2END1 INT_R_X39Y37/NW2END3 INT_R_X41Y34/FAN_ALT5 INT_R_X41Y34/FAN_BOUNCE5 INT_R_X41Y34/IMUX16 INT_R_X41Y34/IMUX33 INT_R_X41Y34/IMUX40 INT_R_X41Y34/LOGIC_OUTS0 INT_R_X41Y34/NE2BEG0 INT_R_X41Y34/NL1BEG2 INT_R_X41Y34/NL1BEG_N3 INT_R_X41Y34/WR1BEG_S0 INT_R_X41Y35/FAN_BOUNCE_S3_4 INT_R_X41Y35/IMUX18 INT_R_X41Y35/IMUX2 INT_R_X41Y35/IMUX29 INT_R_X41Y35/NE2A0 INT_R_X41Y35/NL1BEG1 INT_R_X41Y35/NL1END2 INT_R_X41Y35/NR1BEG2 INT_R_X41Y35/WR1BEG0 INT_R_X41Y35/WR1END1 INT_R_X41Y36/FAN_ALT4 INT_R_X41Y36/FAN_BOUNCE4 INT_R_X41Y36/IMUX18 INT_R_X41Y36/IMUX2 INT_R_X41Y36/IMUX29 INT_R_X41Y36/NL1BEG1 INT_R_X41Y36/NL1END1 INT_R_X41Y36/NR1BEG2 INT_R_X41Y36/NR1END2 INT_R_X41Y36/WR1BEG3 INT_R_X41Y37/IMUX18 INT_R_X41Y37/IMUX2 INT_R_X41Y37/IMUX29 INT_R_X41Y37/NL1BEG1 INT_R_X41Y37/NL1END1 INT_R_X41Y37/NR1BEG2 INT_R_X41Y37/NR1END2 INT_R_X41Y38/IMUX18 INT_R_X41Y38/IMUX2 INT_R_X41Y38/IMUX29 INT_R_X41Y38/NL1END1 INT_R_X41Y38/NR1END2 VBRK_X99Y37/VBRK_SW2A2 VBRK_X99Y37/VBRK_WR1END1 VBRK_X99Y39/VBRK_NW2A3 
pips: CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X41Y34/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 INT_L_X40Y35/INT_L.WR1END0->>WR1BEG1 INT_L_X40Y36/INT_L.WR1END3->>NW2BEG3 INT_L_X40Y36/INT_L.WR1END3->>SW2BEG2 INT_L_X42Y35/INT_L.NE2END0->>WR1BEG1 INT_R_X39Y35/INT_R.SW2END2->>IMUX29 INT_R_X39Y35/INT_R.WR1END1->>IMUX18 INT_R_X39Y35/INT_R.WR1END1->>IMUX2 INT_R_X39Y35/INT_R.WR1END1->>NN2BEG1 INT_R_X39Y37/INT_R.NN2END1->>IMUX18 INT_R_X39Y37/INT_R.NN2END1->>IMUX2 INT_R_X39Y37/INT_R.NW2END3->>IMUX29 INT_R_X41Y34/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X41Y34/INT_R.FAN_BOUNCE5->>IMUX33 INT_R_X41Y34/INT_R.LOGIC_OUTS0->>IMUX16 INT_R_X41Y34/INT_R.LOGIC_OUTS0->>IMUX40 INT_R_X41Y34/INT_R.LOGIC_OUTS0->>NE2BEG0 INT_R_X41Y34/INT_R.LOGIC_OUTS0->>NL1BEG_N3 INT_R_X41Y34/INT_R.NL1BEG_N3->>FAN_ALT5 INT_R_X41Y34/INT_R.NL1BEG_N3->>NL1BEG2 INT_R_X41Y34/INT_R.NL1BEG_N3->>WR1BEG_S0 INT_R_X41Y35/INT_R.FAN_BOUNCE_S3_4->>IMUX29 INT_R_X41Y35/INT_R.NL1END2->>NL1BEG1 INT_R_X41Y35/INT_R.NL1END2->>NR1BEG2 INT_R_X41Y35/INT_R.WR1END1->>IMUX18 INT_R_X41Y35/INT_R.WR1END1->>IMUX2 INT_R_X41Y36/INT_R.FAN_ALT4->>FAN_BOUNCE4 INT_R_X41Y36/INT_R.NL1END1->>FAN_ALT4 INT_R_X41Y36/INT_R.NL1END1->>IMUX18 INT_R_X41Y36/INT_R.NL1END1->>IMUX2 INT_R_X41Y36/INT_R.NR1END2->>IMUX29 INT_R_X41Y36/INT_R.NR1END2->>NL1BEG1 INT_R_X41Y36/INT_R.NR1END2->>NR1BEG2 INT_R_X41Y36/INT_R.NR1END2->>WR1BEG3 INT_R_X41Y37/INT_R.NL1END1->>IMUX18 INT_R_X41Y37/INT_R.NL1END1->>IMUX2 INT_R_X41Y37/INT_R.NR1END2->>IMUX29 INT_R_X41Y37/INT_R.NR1END2->>NL1BEG1 INT_R_X41Y37/INT_R.NR1END2->>NR1BEG2 INT_R_X41Y38/INT_R.NL1END1->>IMUX18 INT_R_X41Y38/INT_R.NL1END1->>IMUX2 INT_R_X41Y38/INT_R.NR1END2->>IMUX29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/ADDRA2 - 
wires: CLBLL_L_X40Y33/CLBLL_IMUX38 CLBLL_L_X40Y33/CLBLL_LL_D3 CLBLL_L_X40Y34/CLBLL_EL1BEG3 CLBLL_L_X40Y35/CLBLL_NW2A0 CLBLM_R_X39Y34/CLBLM_EL1BEG3 CLBLM_R_X39Y35/CLBLM_IMUX1 CLBLM_R_X39Y35/CLBLM_IMUX17 CLBLM_R_X39Y35/CLBLM_IMUX22 CLBLM_R_X39Y35/CLBLM_M_A3 CLBLM_R_X39Y35/CLBLM_M_B3 CLBLM_R_X39Y35/CLBLM_M_C3 CLBLM_R_X39Y35/CLBLM_NW2A0 CLBLM_R_X39Y37/CLBLM_IMUX1 CLBLM_R_X39Y37/CLBLM_IMUX17 CLBLM_R_X39Y37/CLBLM_IMUX22 CLBLM_R_X39Y37/CLBLM_M_A3 CLBLM_R_X39Y37/CLBLM_M_B3 CLBLM_R_X39Y37/CLBLM_M_C3 CLBLM_R_X41Y34/CLBLM_IMUX14 CLBLM_R_X41Y34/CLBLM_IMUX30 CLBLM_R_X41Y34/CLBLM_IMUX38 CLBLM_R_X41Y34/CLBLM_LOGIC_OUTS17 CLBLM_R_X41Y34/CLBLM_L_B1 CLBLM_R_X41Y34/CLBLM_L_BMUX CLBLM_R_X41Y34/CLBLM_L_C5 CLBLM_R_X41Y34/CLBLM_M_D3 CLBLM_R_X41Y35/CLBLM_IMUX1 CLBLM_R_X41Y35/CLBLM_IMUX17 CLBLM_R_X41Y35/CLBLM_IMUX22 CLBLM_R_X41Y35/CLBLM_M_A3 CLBLM_R_X41Y35/CLBLM_M_B3 CLBLM_R_X41Y35/CLBLM_M_C3 CLBLM_R_X41Y36/CLBLM_IMUX1 CLBLM_R_X41Y36/CLBLM_IMUX17 CLBLM_R_X41Y36/CLBLM_IMUX22 CLBLM_R_X41Y36/CLBLM_M_A3 CLBLM_R_X41Y36/CLBLM_M_B3 CLBLM_R_X41Y36/CLBLM_M_C3 CLBLM_R_X41Y37/CLBLM_IMUX1 CLBLM_R_X41Y37/CLBLM_IMUX17 CLBLM_R_X41Y37/CLBLM_IMUX22 CLBLM_R_X41Y37/CLBLM_M_A3 CLBLM_R_X41Y37/CLBLM_M_B3 CLBLM_R_X41Y37/CLBLM_M_C3 CLBLM_R_X41Y38/CLBLM_IMUX1 CLBLM_R_X41Y38/CLBLM_IMUX17 CLBLM_R_X41Y38/CLBLM_IMUX22 CLBLM_R_X41Y38/CLBLM_M_A3 CLBLM_R_X41Y38/CLBLM_M_B3 CLBLM_R_X41Y38/CLBLM_M_C3 INT_L_X40Y33/IMUX_L38 INT_L_X40Y33/SW2END3 INT_L_X40Y34/EL1END3 INT_L_X40Y34/ER1BEG_S0 INT_L_X40Y34/NW2BEG0 INT_L_X40Y34/SW2END_N0_3 INT_L_X40Y35/ER1BEG0 INT_L_X40Y35/NW2A0 INT_R_X39Y34/EL1BEG3 INT_R_X39Y34/NW2END_S0_0 INT_R_X39Y35/EL1BEG_N3 INT_R_X39Y35/FAN_ALT5 INT_R_X39Y35/FAN_BOUNCE5 INT_R_X39Y35/IMUX1 INT_R_X39Y35/IMUX17 INT_R_X39Y35/IMUX22 INT_R_X39Y35/NL1BEG_N3 INT_R_X39Y35/NN2BEG0 INT_R_X39Y35/NW2END0 INT_R_X39Y36/NN2A0 INT_R_X39Y36/NN2END_S2_0 INT_R_X39Y37/IMUX1 INT_R_X39Y37/IMUX17 INT_R_X39Y37/IMUX22 INT_R_X39Y37/NL1BEG_N3 INT_R_X39Y37/NN2END0 INT_R_X41Y33/SW2A3 INT_R_X41Y34/IMUX14 INT_R_X41Y34/IMUX30 INT_R_X41Y34/IMUX38 INT_R_X41Y34/LOGIC_OUTS17 INT_R_X41Y34/NR1BEG3 INT_R_X41Y34/SW2BEG3 INT_R_X41Y35/BYP_ALT7 INT_R_X41Y35/BYP_BOUNCE7 INT_R_X41Y35/ER1END0 INT_R_X41Y35/IMUX1 INT_R_X41Y35/IMUX17 INT_R_X41Y35/IMUX22 INT_R_X41Y35/NR1BEG3 INT_R_X41Y35/NR1END3 INT_R_X41Y36/BYP_ALT7 INT_R_X41Y36/BYP_BOUNCE7 INT_R_X41Y36/BYP_BOUNCE_N3_7 INT_R_X41Y36/IMUX1 INT_R_X41Y36/IMUX17 INT_R_X41Y36/IMUX22 INT_R_X41Y36/NR1BEG3 INT_R_X41Y36/NR1END3 INT_R_X41Y37/BYP_ALT7 INT_R_X41Y37/BYP_BOUNCE7 INT_R_X41Y37/BYP_BOUNCE_N3_7 INT_R_X41Y37/IMUX1 INT_R_X41Y37/IMUX17 INT_R_X41Y37/IMUX22 INT_R_X41Y37/NR1BEG3 INT_R_X41Y37/NR1END3 INT_R_X41Y38/BYP_BOUNCE_N3_7 INT_R_X41Y38/IMUX1 INT_R_X41Y38/IMUX17 INT_R_X41Y38/IMUX22 INT_R_X41Y38/NR1END3 VBRK_X99Y36/VBRK_EL1BEG3 VBRK_X99Y37/VBRK_NW2A0 
pips: CLBLL_L_X40Y33/CLBLL_L.CLBLL_IMUX38->CLBLL_LL_D3 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X41Y34/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 INT_L_X40Y33/INT_L.SW2END3->>IMUX_L38 INT_L_X40Y34/INT_L.EL1END3->>ER1BEG_S0 INT_L_X40Y34/INT_L.SW2END_N0_3->>NW2BEG0 INT_R_X39Y35/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X39Y35/INT_R.FAN_BOUNCE5->>IMUX1 INT_R_X39Y35/INT_R.FAN_BOUNCE5->>IMUX17 INT_R_X39Y35/INT_R.NL1BEG_N3->>FAN_ALT5 INT_R_X39Y35/INT_R.NL1BEG_N3->>IMUX22 INT_R_X39Y35/INT_R.NW2END0->>EL1BEG_N3 INT_R_X39Y35/INT_R.NW2END0->>NL1BEG_N3 INT_R_X39Y35/INT_R.NW2END0->>NN2BEG0 INT_R_X39Y37/INT_R.NL1BEG_N3->>IMUX22 INT_R_X39Y37/INT_R.NN2END0->>IMUX1 INT_R_X39Y37/INT_R.NN2END0->>IMUX17 INT_R_X39Y37/INT_R.NN2END0->>NL1BEG_N3 INT_R_X41Y34/INT_R.LOGIC_OUTS17->>IMUX14 INT_R_X41Y34/INT_R.LOGIC_OUTS17->>IMUX30 INT_R_X41Y34/INT_R.LOGIC_OUTS17->>IMUX38 INT_R_X41Y34/INT_R.LOGIC_OUTS17->>NR1BEG3 INT_R_X41Y34/INT_R.LOGIC_OUTS17->>SW2BEG3 INT_R_X41Y35/INT_R.BYP_ALT7->>BYP_BOUNCE7 INT_R_X41Y35/INT_R.ER1END0->>IMUX1 INT_R_X41Y35/INT_R.ER1END0->>IMUX17 INT_R_X41Y35/INT_R.NR1END3->>BYP_ALT7 INT_R_X41Y35/INT_R.NR1END3->>IMUX22 INT_R_X41Y35/INT_R.NR1END3->>NR1BEG3 INT_R_X41Y36/INT_R.BYP_ALT7->>BYP_BOUNCE7 INT_R_X41Y36/INT_R.BYP_BOUNCE_N3_7->>IMUX1 INT_R_X41Y36/INT_R.BYP_BOUNCE_N3_7->>IMUX17 INT_R_X41Y36/INT_R.NR1END3->>BYP_ALT7 INT_R_X41Y36/INT_R.NR1END3->>IMUX22 INT_R_X41Y36/INT_R.NR1END3->>NR1BEG3 INT_R_X41Y37/INT_R.BYP_ALT7->>BYP_BOUNCE7 INT_R_X41Y37/INT_R.BYP_BOUNCE_N3_7->>IMUX1 INT_R_X41Y37/INT_R.BYP_BOUNCE_N3_7->>IMUX17 INT_R_X41Y37/INT_R.NR1END3->>BYP_ALT7 INT_R_X41Y37/INT_R.NR1END3->>IMUX22 INT_R_X41Y37/INT_R.NR1END3->>NR1BEG3 INT_R_X41Y38/INT_R.BYP_BOUNCE_N3_7->>IMUX1 INT_R_X41Y38/INT_R.BYP_BOUNCE_N3_7->>IMUX17 INT_R_X41Y38/INT_R.NR1END3->>IMUX22 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/ADDRA3 - 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/ADDRA4 - 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/ADDRD0 - 
wires: CLBLL_L_X40Y35/CLBLL_WR1END0 CLBLL_L_X40Y37/CLBLL_EE2BEG0 CLBLL_L_X42Y34/CLBLL_WL1END3 CLBLL_L_X42Y35/CLBLL_IMUX1 CLBLL_L_X42Y35/CLBLL_IMUX17 CLBLL_L_X42Y35/CLBLL_LL_A3 CLBLL_L_X42Y35/CLBLL_LL_AQ CLBLL_L_X42Y35/CLBLL_LL_B3 CLBLL_L_X42Y35/CLBLL_LOGIC_OUTS4 CLBLL_L_X42Y36/CLBLL_NW2A0 CLBLM_R_X39Y35/CLBLM_IMUX40 CLBLM_R_X39Y35/CLBLM_M_D1 CLBLM_R_X39Y35/CLBLM_WR1END0 CLBLM_R_X39Y37/CLBLM_EE2BEG0 CLBLM_R_X39Y37/CLBLM_IMUX40 CLBLM_R_X39Y37/CLBLM_M_D1 CLBLM_R_X41Y34/CLBLM_IMUX23 CLBLM_R_X41Y34/CLBLM_IMUX47 CLBLM_R_X41Y34/CLBLM_L_C3 CLBLM_R_X41Y34/CLBLM_M_D5 CLBLM_R_X41Y34/CLBLM_WL1END3 CLBLM_R_X41Y35/CLBLM_IMUX40 CLBLM_R_X41Y35/CLBLM_M_D1 CLBLM_R_X41Y36/CLBLM_IMUX40 CLBLM_R_X41Y36/CLBLM_M_D1 CLBLM_R_X41Y36/CLBLM_NW2A0 CLBLM_R_X41Y37/CLBLM_IMUX40 CLBLM_R_X41Y37/CLBLM_M_D1 CLBLM_R_X41Y38/CLBLM_IMUX40 CLBLM_R_X41Y38/CLBLM_M_D1 INT_L_X38Y35/NW2END_S0_0 INT_L_X38Y36/NE2BEG0 INT_L_X38Y36/NW2END0 INT_L_X38Y37/NE2A0 INT_L_X40Y34/WL1END2 INT_L_X40Y34/WR1BEG_S0 INT_L_X40Y35/WR1BEG0 INT_L_X40Y37/EE2A0 INT_L_X42Y34/WL1BEG3 INT_L_X42Y35/IMUX_L1 INT_L_X42Y35/IMUX_L17 INT_L_X42Y35/LOGIC_OUTS_L4 INT_L_X42Y35/NW2BEG0 INT_L_X42Y35/WL1BEG_N3 INT_L_X42Y36/NW2A0 INT_R_X39Y34/WR1END_S1_0 INT_R_X39Y35/IMUX40 INT_R_X39Y35/NW2BEG0 INT_R_X39Y35/WR1END0 INT_R_X39Y36/NE2END_S3_0 INT_R_X39Y36/NW2A0 INT_R_X39Y37/EE2BEG0 INT_R_X39Y37/IMUX40 INT_R_X39Y37/NE2END0 INT_R_X41Y34/IMUX23 INT_R_X41Y34/IMUX47 INT_R_X41Y34/WL1BEG2 INT_R_X41Y34/WL1END3 INT_R_X41Y35/IMUX40 INT_R_X41Y35/NW2END_S0_0 INT_R_X41Y35/SS2END0 INT_R_X41Y35/WL1END_N1_3 INT_R_X41Y36/IMUX40 INT_R_X41Y36/NW2END0 INT_R_X41Y36/SS2A0 INT_R_X41Y37/EE2END0 INT_R_X41Y37/IMUX40 INT_R_X41Y37/NR1BEG0 INT_R_X41Y37/SS2BEG0 INT_R_X41Y38/IMUX40 INT_R_X41Y38/NR1END0 VBRK_X99Y37/VBRK_WR1END0 VBRK_X99Y39/VBRK_EE2BEG0 
pips: CLBLL_L_X42Y35/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X42Y35/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_L_X42Y35/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 INT_L_X38Y36/INT_L.NW2END0->>NE2BEG0 INT_L_X40Y34/INT_L.WL1END2->>WR1BEG_S0 INT_L_X42Y35/INT_L.LOGIC_OUTS_L4->>IMUX_L1 INT_L_X42Y35/INT_L.LOGIC_OUTS_L4->>IMUX_L17 INT_L_X42Y35/INT_L.LOGIC_OUTS_L4->>NW2BEG0 INT_L_X42Y35/INT_L.LOGIC_OUTS_L4->>WL1BEG_N3 INT_R_X39Y35/INT_R.WR1END0->>IMUX40 INT_R_X39Y35/INT_R.WR1END0->>NW2BEG0 INT_R_X39Y37/INT_R.NE2END0->>EE2BEG0 INT_R_X39Y37/INT_R.NE2END0->>IMUX40 INT_R_X41Y34/INT_R.WL1END3->>IMUX23 INT_R_X41Y34/INT_R.WL1END3->>IMUX47 INT_R_X41Y34/INT_R.WL1END3->>WL1BEG2 INT_R_X41Y35/INT_R.SS2END0->>IMUX40 INT_R_X41Y36/INT_R.NW2END0->>IMUX40 INT_R_X41Y37/INT_R.EE2END0->>IMUX40 INT_R_X41Y37/INT_R.EE2END0->>NR1BEG0 INT_R_X41Y37/INT_R.EE2END0->>SS2BEG0 INT_R_X41Y38/INT_R.NR1END0->>IMUX40 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/ADDRD1 - 
wires: CLBLL_L_X40Y35/CLBLL_WR1END3 CLBLL_L_X40Y36/CLBLL_EE2BEG2 CLBLL_L_X40Y37/CLBLL_EE2BEG2 CLBLL_L_X40Y38/CLBLL_NE2A2 CLBLL_L_X42Y34/CLBLL_SW2A1 CLBLL_L_X42Y35/CLBLL_IMUX24 CLBLL_L_X42Y35/CLBLL_IMUX32 CLBLL_L_X42Y35/CLBLL_IMUX8 CLBLL_L_X42Y35/CLBLL_LL_A5 CLBLL_L_X42Y35/CLBLL_LL_B5 CLBLL_L_X42Y35/CLBLL_LL_BQ CLBLL_L_X42Y35/CLBLL_LL_C1 CLBLL_L_X42Y35/CLBLL_LOGIC_OUTS5 CLBLL_L_X42Y35/CLBLL_WW2A1 CLBLL_L_X42Y38/CLBLL_EE2A2 CLBLL_L_X42Y38/CLBLL_WR1END3 CLBLM_R_X39Y35/CLBLM_IMUX45 CLBLM_R_X39Y35/CLBLM_M_D2 CLBLM_R_X39Y35/CLBLM_WR1END3 CLBLM_R_X39Y36/CLBLM_EE2BEG2 CLBLM_R_X39Y37/CLBLM_EE2BEG2 CLBLM_R_X39Y37/CLBLM_IMUX45 CLBLM_R_X39Y37/CLBLM_M_D2 CLBLM_R_X39Y38/CLBLM_NE2A2 CLBLM_R_X41Y34/CLBLM_IMUX34 CLBLM_R_X41Y34/CLBLM_IMUX43 CLBLM_R_X41Y34/CLBLM_L_C6 CLBLM_R_X41Y34/CLBLM_M_D6 CLBLM_R_X41Y34/CLBLM_SW2A1 CLBLM_R_X41Y35/CLBLM_IMUX45 CLBLM_R_X41Y35/CLBLM_M_D2 CLBLM_R_X41Y35/CLBLM_WW2A1 CLBLM_R_X41Y36/CLBLM_IMUX45 CLBLM_R_X41Y36/CLBLM_M_D2 CLBLM_R_X41Y37/CLBLM_IMUX45 CLBLM_R_X41Y37/CLBLM_M_D2 CLBLM_R_X41Y38/CLBLM_EE2A2 CLBLM_R_X41Y38/CLBLM_IMUX45 CLBLM_R_X41Y38/CLBLM_M_D2 CLBLM_R_X41Y38/CLBLM_WR1END3 INT_L_X40Y35/ER1BEG2 INT_L_X40Y35/WR1BEG3 INT_L_X40Y35/WW2END1 INT_L_X40Y36/EE2A2 INT_L_X40Y37/EE2A2 INT_L_X40Y38/EE2BEG2 INT_L_X40Y38/NE2END2 INT_L_X42Y34/FAN_BOUNCE_S3_2 INT_L_X42Y34/SW2A1 INT_L_X42Y35/FAN_ALT2 INT_L_X42Y35/FAN_BOUNCE2 INT_L_X42Y35/IMUX_L24 INT_L_X42Y35/IMUX_L32 INT_L_X42Y35/IMUX_L8 INT_L_X42Y35/LOGIC_OUTS_L5 INT_L_X42Y35/SW2BEG1 INT_L_X42Y35/WW2BEG1 INT_L_X42Y38/EE2END2 INT_L_X42Y38/WR1BEG3 INT_R_X39Y35/IMUX45 INT_R_X39Y35/NL1BEG2 INT_R_X39Y35/WR1END3 INT_R_X39Y36/EE2BEG2 INT_R_X39Y36/NL1END2 INT_R_X39Y36/NR1BEG2 INT_R_X39Y37/EE2BEG2 INT_R_X39Y37/IMUX45 INT_R_X39Y37/NE2BEG2 INT_R_X39Y37/NR1END2 INT_R_X39Y38/NE2A2 INT_R_X41Y34/IMUX34 INT_R_X41Y34/IMUX43 INT_R_X41Y34/SW2END1 INT_R_X41Y35/ER1END2 INT_R_X41Y35/IMUX45 INT_R_X41Y35/WW2A1 INT_R_X41Y36/EE2END2 INT_R_X41Y36/IMUX45 INT_R_X41Y37/EE2END2 INT_R_X41Y37/IMUX45 INT_R_X41Y38/EE2A2 INT_R_X41Y38/IMUX45 INT_R_X41Y38/WR1END3 VBRK_X99Y37/VBRK_WR1END3 VBRK_X99Y38/VBRK_EE2BEG2 VBRK_X99Y39/VBRK_EE2BEG2 VBRK_X99Y40/VBRK_NE2A2 
pips: CLBLL_L_X42Y35/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_L_X42Y35/CLBLL_L.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_L_X42Y35/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_L_X42Y35/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 INT_L_X40Y35/INT_L.WW2END1->>ER1BEG2 INT_L_X40Y35/INT_L.WW2END1->>WR1BEG3 INT_L_X40Y38/INT_L.NE2END2->>EE2BEG2 INT_L_X42Y35/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X42Y35/INT_L.FAN_BOUNCE2->>IMUX_L24 INT_L_X42Y35/INT_L.FAN_BOUNCE2->>IMUX_L32 INT_L_X42Y35/INT_L.FAN_BOUNCE2->>IMUX_L8 INT_L_X42Y35/INT_L.LOGIC_OUTS_L5->>FAN_ALT2 INT_L_X42Y35/INT_L.LOGIC_OUTS_L5->>SW2BEG1 INT_L_X42Y35/INT_L.LOGIC_OUTS_L5->>WW2BEG1 INT_L_X42Y38/INT_L.EE2END2->>WR1BEG3 INT_R_X39Y35/INT_R.WR1END3->>IMUX45 INT_R_X39Y35/INT_R.WR1END3->>NL1BEG2 INT_R_X39Y36/INT_R.NL1END2->>EE2BEG2 INT_R_X39Y36/INT_R.NL1END2->>NR1BEG2 INT_R_X39Y37/INT_R.NR1END2->>EE2BEG2 INT_R_X39Y37/INT_R.NR1END2->>IMUX45 INT_R_X39Y37/INT_R.NR1END2->>NE2BEG2 INT_R_X41Y34/INT_R.SW2END1->>IMUX34 INT_R_X41Y34/INT_R.SW2END1->>IMUX43 INT_R_X41Y35/INT_R.ER1END2->>IMUX45 INT_R_X41Y36/INT_R.EE2END2->>IMUX45 INT_R_X41Y37/INT_R.EE2END2->>IMUX45 INT_R_X41Y38/INT_R.WR1END3->>IMUX45 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/ADDRD2 - 
wires: CLBLL_L_X40Y34/CLBLL_ER1BEG3 CLBLL_L_X40Y34/CLBLL_WW2END2 CLBLL_L_X40Y35/CLBLL_NE4BEG3 CLBLL_L_X40Y35/CLBLL_WW2END2 CLBLL_L_X40Y37/CLBLL_EE2BEG3 CLBLL_L_X42Y34/CLBLL_SW2A2 CLBLL_L_X42Y35/CLBLL_IMUX31 CLBLL_L_X42Y35/CLBLL_IMUX7 CLBLL_L_X42Y35/CLBLL_LL_A1 CLBLL_L_X42Y35/CLBLL_LL_C5 CLBLL_L_X42Y35/CLBLL_LL_CQ CLBLL_L_X42Y35/CLBLL_LOGIC_OUTS6 CLBLL_L_X42Y35/CLBLL_WR1END3 CLBLM_R_X39Y34/CLBLM_ER1BEG3 CLBLM_R_X39Y34/CLBLM_WW2END2 CLBLM_R_X39Y35/CLBLM_IMUX38 CLBLM_R_X39Y35/CLBLM_M_D3 CLBLM_R_X39Y35/CLBLM_NE4BEG3 CLBLM_R_X39Y35/CLBLM_WW2END2 CLBLM_R_X39Y37/CLBLM_EE2BEG3 CLBLM_R_X39Y37/CLBLM_IMUX38 CLBLM_R_X39Y37/CLBLM_M_D3 CLBLM_R_X41Y34/CLBLM_IMUX21 CLBLM_R_X41Y34/CLBLM_IMUX45 CLBLM_R_X41Y34/CLBLM_L_C4 CLBLM_R_X41Y34/CLBLM_M_D2 CLBLM_R_X41Y34/CLBLM_SW2A2 CLBLM_R_X41Y35/CLBLM_IMUX38 CLBLM_R_X41Y35/CLBLM_M_D3 CLBLM_R_X41Y35/CLBLM_WR1END3 CLBLM_R_X41Y36/CLBLM_IMUX38 CLBLM_R_X41Y36/CLBLM_M_D3 CLBLM_R_X41Y37/CLBLM_IMUX38 CLBLM_R_X41Y37/CLBLM_M_D3 CLBLM_R_X41Y38/CLBLM_IMUX38 CLBLM_R_X41Y38/CLBLM_M_D3 INT_L_X38Y36/NE2BEG3 INT_L_X38Y36/NW2END3 INT_L_X38Y37/NE2A3 INT_L_X40Y34/ER1END3 INT_L_X40Y34/NE2BEG3 INT_L_X40Y34/WW2A2 INT_L_X40Y35/ER1END_N3_3 INT_L_X40Y35/NE2A3 INT_L_X40Y35/NE6A3 INT_L_X40Y35/WW2A2 INT_L_X40Y36/NE6B3 INT_L_X40Y37/EE2A3 INT_L_X40Y37/NE6C3 INT_L_X40Y38/NE6D3 INT_L_X40Y39/NE6E3 INT_L_X42Y34/SW2A2 INT_L_X42Y35/BYP_ALT3 INT_L_X42Y35/BYP_BOUNCE3 INT_L_X42Y35/IMUX_L31 INT_L_X42Y35/IMUX_L7 INT_L_X42Y35/LOGIC_OUTS_L6 INT_L_X42Y35/SW2BEG2 INT_L_X42Y35/WR1BEG3 INT_L_X42Y36/BYP_BOUNCE_N3_3 INT_R_X39Y34/ER1BEG3 INT_R_X39Y34/WW2END2 INT_R_X39Y35/IMUX38 INT_R_X39Y35/NE6BEG3 INT_R_X39Y35/NW2BEG3 INT_R_X39Y35/WW2END2 INT_R_X39Y36/NW2A3 INT_R_X39Y37/EE2BEG3 INT_R_X39Y37/IMUX38 INT_R_X39Y37/NE2END3 INT_R_X41Y34/IMUX21 INT_R_X41Y34/IMUX45 INT_R_X41Y34/SW2END2 INT_R_X41Y34/WW2BEG2 INT_R_X41Y35/IMUX38 INT_R_X41Y35/NE2END3 INT_R_X41Y35/WR1END3 INT_R_X41Y35/WW2BEG2 INT_R_X41Y36/IMUX38 INT_R_X41Y36/SL1END3 INT_R_X41Y37/EE2END3 INT_R_X41Y37/IMUX38 INT_R_X41Y37/SL1BEG3 INT_R_X41Y38/IMUX38 INT_R_X41Y38/SL1END3 INT_R_X41Y39/NE6END3 INT_R_X41Y39/SL1BEG3 VBRK_X99Y36/VBRK_ER1BEG3 VBRK_X99Y36/VBRK_WW2END2 VBRK_X99Y37/VBRK_NE4BEG3 VBRK_X99Y37/VBRK_WW2END2 VBRK_X99Y39/VBRK_EE2BEG3 
pips: CLBLL_L_X42Y35/CLBLL_L.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_L_X42Y35/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_L_X42Y35/CLBLL_L.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 INT_L_X38Y36/INT_L.NW2END3->>NE2BEG3 INT_L_X40Y34/INT_L.ER1END3->>NE2BEG3 INT_L_X42Y35/INT_L.BYP_ALT3->>BYP_BOUNCE3 INT_L_X42Y35/INT_L.BYP_BOUNCE3->>IMUX_L31 INT_L_X42Y35/INT_L.BYP_BOUNCE3->>IMUX_L7 INT_L_X42Y35/INT_L.LOGIC_OUTS_L6->>BYP_ALT3 INT_L_X42Y35/INT_L.LOGIC_OUTS_L6->>SW2BEG2 INT_L_X42Y35/INT_L.LOGIC_OUTS_L6->>WR1BEG3 INT_R_X39Y34/INT_R.WW2END2->>ER1BEG3 INT_R_X39Y35/INT_R.WW2END2->>IMUX38 INT_R_X39Y35/INT_R.WW2END2->>NE6BEG3 INT_R_X39Y35/INT_R.WW2END2->>NW2BEG3 INT_R_X39Y37/INT_R.NE2END3->>EE2BEG3 INT_R_X39Y37/INT_R.NE2END3->>IMUX38 INT_R_X41Y34/INT_R.SW2END2->>IMUX21 INT_R_X41Y34/INT_R.SW2END2->>IMUX45 INT_R_X41Y34/INT_R.SW2END2->>WW2BEG2 INT_R_X41Y35/INT_R.NE2END3->>IMUX38 INT_R_X41Y35/INT_R.WR1END3->>WW2BEG2 INT_R_X41Y36/INT_R.SL1END3->>IMUX38 INT_R_X41Y37/INT_R.EE2END3->>IMUX38 INT_R_X41Y37/INT_R.EE2END3->>SL1BEG3 INT_R_X41Y38/INT_R.SL1END3->>IMUX38 INT_R_X41Y39/INT_R.NE6END3->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/ADDRD3 - 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/ADDRD4 - 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/WE - 
wires: CLBLL_L_X40Y36/CLBLL_NE2A2 CLBLL_L_X40Y37/CLBLL_NW2A2 CLBLL_L_X40Y38/CLBLL_EE2BEG2 CLBLL_L_X42Y35/CLBLL_IMUX12 CLBLL_L_X42Y35/CLBLL_IMUX29 CLBLL_L_X42Y35/CLBLL_IMUX4 CLBLL_L_X42Y35/CLBLL_LL_A6 CLBLL_L_X42Y35/CLBLL_LL_B6 CLBLL_L_X42Y35/CLBLL_LL_C2 CLBLL_L_X42Y35/CLBLL_SE2A2 CLBLM_R_X39Y32/CLBLM_LOGIC_OUTS16 CLBLM_R_X39Y32/CLBLM_L_AMUX CLBLM_R_X39Y35/CLBLM_FAN7 CLBLM_R_X39Y35/CLBLM_M_CE CLBLM_R_X39Y36/CLBLM_NE2A2 CLBLM_R_X39Y37/CLBLM_FAN7 CLBLM_R_X39Y37/CLBLM_M_CE CLBLM_R_X39Y37/CLBLM_NW2A2 CLBLM_R_X39Y38/CLBLM_EE2BEG2 CLBLM_R_X41Y35/CLBLM_FAN7 CLBLM_R_X41Y35/CLBLM_M_CE CLBLM_R_X41Y35/CLBLM_SE2A2 CLBLM_R_X41Y36/CLBLM_FAN7 CLBLM_R_X41Y36/CLBLM_M_CE CLBLM_R_X41Y37/CLBLM_FAN7 CLBLM_R_X41Y37/CLBLM_M_CE CLBLM_R_X41Y38/CLBLM_FAN7 CLBLM_R_X41Y38/CLBLM_M_CE INT_L_X38Y35/SE2A2 INT_L_X38Y36/SE2BEG2 INT_L_X38Y36/SW2END2 INT_L_X40Y36/NE2END2 INT_L_X40Y36/NW2BEG2 INT_L_X40Y37/NW2A2 INT_L_X40Y38/EE2A2 INT_L_X42Y35/IMUX_L12 INT_L_X42Y35/IMUX_L29 INT_L_X42Y35/IMUX_L4 INT_L_X42Y35/SE2END2 INT_R_X39Y32/LOGIC_OUTS16 INT_R_X39Y32/NN6BEG2 INT_R_X39Y33/NN6A2 INT_R_X39Y34/NN6B2 INT_R_X39Y35/FAN7 INT_R_X39Y35/FAN_ALT7 INT_R_X39Y35/NE2BEG2 INT_R_X39Y35/NN6C2 INT_R_X39Y35/SE2END2 INT_R_X39Y36/NE2A2 INT_R_X39Y36/NN6D2 INT_R_X39Y36/SW2A2 INT_R_X39Y37/FAN7 INT_R_X39Y37/FAN_ALT7 INT_R_X39Y37/NN6E2 INT_R_X39Y37/NW2END2 INT_R_X39Y37/SR1END2 INT_R_X39Y37/SW2BEG2 INT_R_X39Y38/EE2BEG2 INT_R_X39Y38/NN6END2 INT_R_X39Y38/SR1BEG2 INT_R_X41Y35/FAN7 INT_R_X41Y35/FAN_ALT7 INT_R_X41Y35/SE2A2 INT_R_X41Y35/SL1END2 INT_R_X41Y36/FAN7 INT_R_X41Y36/FAN_ALT7 INT_R_X41Y36/SE2BEG2 INT_R_X41Y36/SL1BEG2 INT_R_X41Y36/SL1END2 INT_R_X41Y37/FAN7 INT_R_X41Y37/FAN_ALT7 INT_R_X41Y37/SL1BEG2 INT_R_X41Y37/SL1END2 INT_R_X41Y38/EE2END2 INT_R_X41Y38/FAN7 INT_R_X41Y38/FAN_ALT7 INT_R_X41Y38/SL1BEG2 VBRK_X99Y38/VBRK_NE2A2 VBRK_X99Y39/VBRK_NW2A2 VBRK_X99Y40/VBRK_EE2BEG2 
pips: CLBLL_L_X42Y35/CLBLL_L.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_L_X42Y35/CLBLL_L.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_L_X42Y35/CLBLL_L.CLBLL_IMUX4->CLBLL_LL_A6 CLBLM_R_X39Y32/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 CLBLM_R_X39Y35/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X39Y37/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X41Y35/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X41Y36/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X41Y37/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X41Y38/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE INT_L_X38Y36/INT_L.SW2END2->>SE2BEG2 INT_L_X40Y36/INT_L.NE2END2->>NW2BEG2 INT_L_X42Y35/INT_L.SE2END2->>IMUX_L12 INT_L_X42Y35/INT_L.SE2END2->>IMUX_L29 INT_L_X42Y35/INT_L.SE2END2->>IMUX_L4 INT_R_X39Y32/INT_R.LOGIC_OUTS16->>NN6BEG2 INT_R_X39Y35/INT_R.FAN_ALT7->>FAN7 INT_R_X39Y35/INT_R.SE2END2->>FAN_ALT7 INT_R_X39Y35/INT_R.SE2END2->>NE2BEG2 INT_R_X39Y37/INT_R.FAN_ALT7->>FAN7 INT_R_X39Y37/INT_R.NW2END2->>FAN_ALT7 INT_R_X39Y37/INT_R.SR1END2->>SW2BEG2 INT_R_X39Y38/INT_R.NN6END2->>EE2BEG2 INT_R_X39Y38/INT_R.NN6END2->>SR1BEG2 INT_R_X41Y35/INT_R.FAN_ALT7->>FAN7 INT_R_X41Y35/INT_R.SL1END2->>FAN_ALT7 INT_R_X41Y36/INT_R.FAN_ALT7->>FAN7 INT_R_X41Y36/INT_R.SL1END2->>FAN_ALT7 INT_R_X41Y36/INT_R.SL1END2->>SE2BEG2 INT_R_X41Y36/INT_R.SL1END2->>SL1BEG2 INT_R_X41Y37/INT_R.FAN_ALT7->>FAN7 INT_R_X41Y37/INT_R.SL1END2->>FAN_ALT7 INT_R_X41Y37/INT_R.SL1END2->>SL1BEG2 INT_R_X41Y38/INT_R.EE2END2->>FAN_ALT7 INT_R_X41Y38/INT_R.EE2END2->>SL1BEG2 INT_R_X41Y38/INT_R.FAN_ALT7->>FAN7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/DOA1 - 
wires: CLBLM_R_X39Y34/CLBLM_IMUX41 CLBLM_R_X39Y34/CLBLM_L_D1 CLBLM_R_X39Y35/CLBLM_LOGIC_OUTS12 CLBLM_R_X39Y35/CLBLM_M_A INT_R_X39Y34/IMUX41 INT_R_X39Y34/SL1END0 INT_R_X39Y35/LOGIC_OUTS12 INT_R_X39Y35/SL1BEG0 
pips: CLBLM_R_X39Y34/CLBLM_R.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_R_X39Y35/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_R_X39Y34/INT_R.SL1END0->>IMUX41 INT_R_X39Y35/INT_R.LOGIC_OUTS12->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/DIA1 - 
wires: CLBLL_L_X40Y36/CLBLL_WW4END3 CLBLL_L_X42Y36/CLBLL_WW4B3 CLBLM_R_X39Y35/CLBLM_BYP1 CLBLM_R_X39Y35/CLBLM_M_AX CLBLM_R_X39Y36/CLBLM_WW4END3 CLBLM_R_X41Y36/CLBLM_WW4B3 CLBLM_R_X43Y36/CLBLM_LOGIC_OUTS15 CLBLM_R_X43Y36/CLBLM_M_D INT_L_X40Y36/WW4C3 INT_L_X42Y36/WW4A3 INT_R_X39Y35/BYP1 INT_R_X39Y35/BYP_ALT1 INT_R_X39Y35/SR1BEG_S0 INT_R_X39Y35/SR1END3 INT_R_X39Y36/SR1BEG3 INT_R_X39Y36/SR1END_N3_3 INT_R_X39Y36/WW4END3 INT_R_X41Y36/WW4B3 INT_R_X43Y36/LOGIC_OUTS15 INT_R_X43Y36/WW4BEG3 VBRK_X99Y38/VBRK_WW4END3 
pips: CLBLM_R_X39Y35/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X43Y36/CLBLM_R.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_R_X39Y35/INT_R.BYP_ALT1->>BYP1 INT_R_X39Y35/INT_R.SR1BEG_S0->>BYP_ALT1 INT_R_X39Y35/INT_R.SR1END3->>SR1BEG_S0 INT_R_X39Y36/INT_R.WW4END3->>SR1BEG3 INT_R_X43Y36/INT_R.LOGIC_OUTS15->>WW4BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/DOB0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/DIB0 - 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/ADDRB0 - 
wires: CLBLL_L_X40Y34/CLBLL_IMUX7 CLBLL_L_X40Y34/CLBLL_LL_A1 CLBLL_L_X40Y34/CLBLL_SE2A3 CLBLL_L_X40Y35/CLBLL_SW2A3 CLBLL_L_X40Y36/CLBLL_SE2A3 CLBLL_L_X40Y37/CLBLL_SW2A0 CLBLL_L_X40Y37/CLBLL_SW2A3 CLBLM_R_X39Y34/CLBLM_SE2A3 CLBLM_R_X39Y35/CLBLM_IMUX15 CLBLM_R_X39Y35/CLBLM_IMUX32 CLBLM_R_X39Y35/CLBLM_IMUX7 CLBLM_R_X39Y35/CLBLM_M_A1 CLBLM_R_X39Y35/CLBLM_M_B1 CLBLM_R_X39Y35/CLBLM_M_C1 CLBLM_R_X39Y35/CLBLM_SW2A3 CLBLM_R_X39Y36/CLBLM_SE2A3 CLBLM_R_X39Y37/CLBLM_IMUX15 CLBLM_R_X39Y37/CLBLM_IMUX32 CLBLM_R_X39Y37/CLBLM_IMUX7 CLBLM_R_X39Y37/CLBLM_M_A1 CLBLM_R_X39Y37/CLBLM_M_B1 CLBLM_R_X39Y37/CLBLM_M_C1 CLBLM_R_X39Y37/CLBLM_SW2A0 CLBLM_R_X39Y37/CLBLM_SW2A3 CLBLM_R_X41Y34/CLBLM_IMUX44 CLBLM_R_X41Y34/CLBLM_LOGIC_OUTS1 CLBLM_R_X41Y34/CLBLM_L_BQ CLBLM_R_X41Y34/CLBLM_M_D4 CLBLM_R_X41Y35/CLBLM_IMUX15 CLBLM_R_X41Y35/CLBLM_IMUX32 CLBLM_R_X41Y35/CLBLM_IMUX7 CLBLM_R_X41Y35/CLBLM_M_A1 CLBLM_R_X41Y35/CLBLM_M_B1 CLBLM_R_X41Y35/CLBLM_M_C1 CLBLM_R_X41Y36/CLBLM_IMUX15 CLBLM_R_X41Y36/CLBLM_IMUX32 CLBLM_R_X41Y36/CLBLM_IMUX7 CLBLM_R_X41Y36/CLBLM_M_A1 CLBLM_R_X41Y36/CLBLM_M_B1 CLBLM_R_X41Y36/CLBLM_M_C1 CLBLM_R_X41Y37/CLBLM_IMUX15 CLBLM_R_X41Y37/CLBLM_IMUX32 CLBLM_R_X41Y37/CLBLM_IMUX7 CLBLM_R_X41Y37/CLBLM_M_A1 CLBLM_R_X41Y37/CLBLM_M_B1 CLBLM_R_X41Y37/CLBLM_M_C1 CLBLM_R_X41Y38/CLBLM_IMUX15 CLBLM_R_X41Y38/CLBLM_IMUX32 CLBLM_R_X41Y38/CLBLM_IMUX7 CLBLM_R_X41Y38/CLBLM_M_A1 CLBLM_R_X41Y38/CLBLM_M_B1 CLBLM_R_X41Y38/CLBLM_M_C1 INT_L_X40Y34/EL1BEG2 INT_L_X40Y34/IMUX_L7 INT_L_X40Y34/SE2END3 INT_L_X40Y35/EL1BEG3 INT_L_X40Y35/NW2END_S0_0 INT_L_X40Y35/SW2A3 INT_L_X40Y36/EL1BEG_N3 INT_L_X40Y36/NW2END0 INT_L_X40Y36/SE2END3 INT_L_X40Y36/SW2BEG3 INT_L_X40Y37/EL1BEG3 INT_L_X40Y37/NW2END_S0_0 INT_L_X40Y37/SW2A0 INT_L_X40Y37/SW2A3 INT_L_X40Y38/EL1BEG3 INT_L_X40Y38/EL1BEG_N3 INT_L_X40Y38/NW2END0 INT_L_X40Y38/NW2END_S0_0 INT_L_X40Y38/SW2BEG0 INT_L_X40Y38/SW2BEG3 INT_L_X40Y38/WR1END1 INT_L_X40Y39/EL1BEG_N3 INT_L_X40Y39/NW2END0 INT_R_X39Y34/SE2A3 INT_R_X39Y35/IMUX15 INT_R_X39Y35/IMUX32 INT_R_X39Y35/IMUX7 INT_R_X39Y35/SE2BEG3 INT_R_X39Y35/SS2END0 INT_R_X39Y35/SW2END3 INT_R_X39Y36/SE2A3 INT_R_X39Y36/SS2A0 INT_R_X39Y36/SW2END_N0_3 INT_R_X39Y37/IMUX15 INT_R_X39Y37/IMUX32 INT_R_X39Y37/IMUX7 INT_R_X39Y37/SE2BEG3 INT_R_X39Y37/SS2BEG0 INT_R_X39Y37/SW2END0 INT_R_X39Y37/SW2END3 INT_R_X39Y38/SW2END_N0_3 INT_R_X41Y34/EL1END2 INT_R_X41Y34/IMUX44 INT_R_X41Y34/LOGIC_OUTS1 INT_R_X41Y34/NL1BEG0 INT_R_X41Y34/NL1END_S3_0 INT_R_X41Y35/EL1END3 INT_R_X41Y35/IMUX15 INT_R_X41Y35/IMUX32 INT_R_X41Y35/IMUX7 INT_R_X41Y35/NL1END0 INT_R_X41Y35/NR1BEG0 INT_R_X41Y35/NW2BEG0 INT_R_X41Y36/FAN_BOUNCE_S3_4 INT_R_X41Y36/IMUX15 INT_R_X41Y36/IMUX32 INT_R_X41Y36/IMUX7 INT_R_X41Y36/NN2BEG0 INT_R_X41Y36/NR1BEG0 INT_R_X41Y36/NR1END0 INT_R_X41Y36/NW2A0 INT_R_X41Y37/EL1END3 INT_R_X41Y37/FAN_ALT4 INT_R_X41Y37/FAN_BOUNCE4 INT_R_X41Y37/IMUX15 INT_R_X41Y37/IMUX32 INT_R_X41Y37/IMUX7 INT_R_X41Y37/NN2A0 INT_R_X41Y37/NN2END_S2_0 INT_R_X41Y37/NR1END0 INT_R_X41Y37/NW2BEG0 INT_R_X41Y38/EL1END3 INT_R_X41Y38/IMUX15 INT_R_X41Y38/IMUX32 INT_R_X41Y38/IMUX7 INT_R_X41Y38/NN2END0 INT_R_X41Y38/NW2A0 INT_R_X41Y38/NW2BEG0 INT_R_X41Y38/WR1BEG1 INT_R_X41Y39/NW2A0 VBRK_X99Y36/VBRK_SE2A3 VBRK_X99Y37/VBRK_SW2A3 VBRK_X99Y38/VBRK_SE2A3 VBRK_X99Y39/VBRK_SW2A0 VBRK_X99Y39/VBRK_SW2A3 
pips: CLBLL_L_X40Y34/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X41Y34/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X40Y34/INT_L.SE2END3->>EL1BEG2 INT_L_X40Y34/INT_L.SE2END3->>IMUX_L7 INT_L_X40Y36/INT_L.NW2END0->>EL1BEG_N3 INT_L_X40Y36/INT_L.SE2END3->>SW2BEG3 INT_L_X40Y38/INT_L.NW2END0->>EL1BEG_N3 INT_L_X40Y38/INT_L.NW2END_S0_0->>SW2BEG3 INT_L_X40Y38/INT_L.WR1END1->>SW2BEG0 INT_L_X40Y39/INT_L.NW2END0->>EL1BEG_N3 INT_R_X39Y35/INT_R.SS2END0->>IMUX32 INT_R_X39Y35/INT_R.SW2END3->>IMUX15 INT_R_X39Y35/INT_R.SW2END3->>IMUX7 INT_R_X39Y35/INT_R.SW2END3->>SE2BEG3 INT_R_X39Y37/INT_R.SW2END0->>IMUX32 INT_R_X39Y37/INT_R.SW2END0->>SS2BEG0 INT_R_X39Y37/INT_R.SW2END3->>IMUX15 INT_R_X39Y37/INT_R.SW2END3->>IMUX7 INT_R_X39Y37/INT_R.SW2END3->>SE2BEG3 INT_R_X41Y34/INT_R.EL1END2->>IMUX44 INT_R_X41Y34/INT_R.LOGIC_OUTS1->>NL1BEG0 INT_R_X41Y35/INT_R.EL1END3->>IMUX15 INT_R_X41Y35/INT_R.EL1END3->>IMUX7 INT_R_X41Y35/INT_R.NL1END0->>IMUX32 INT_R_X41Y35/INT_R.NL1END0->>NR1BEG0 INT_R_X41Y35/INT_R.NL1END0->>NW2BEG0 INT_R_X41Y36/INT_R.FAN_BOUNCE_S3_4->>IMUX15 INT_R_X41Y36/INT_R.FAN_BOUNCE_S3_4->>IMUX7 INT_R_X41Y36/INT_R.NR1END0->>IMUX32 INT_R_X41Y36/INT_R.NR1END0->>NN2BEG0 INT_R_X41Y36/INT_R.NR1END0->>NR1BEG0 INT_R_X41Y37/INT_R.EL1END3->>IMUX15 INT_R_X41Y37/INT_R.EL1END3->>IMUX7 INT_R_X41Y37/INT_R.FAN_ALT4->>FAN_BOUNCE4 INT_R_X41Y37/INT_R.NR1END0->>FAN_ALT4 INT_R_X41Y37/INT_R.NR1END0->>IMUX32 INT_R_X41Y37/INT_R.NR1END0->>NW2BEG0 INT_R_X41Y38/INT_R.EL1END3->>IMUX15 INT_R_X41Y38/INT_R.EL1END3->>IMUX7 INT_R_X41Y38/INT_R.NN2END0->>IMUX32 INT_R_X41Y38/INT_R.NN2END0->>NW2BEG0 INT_R_X41Y38/INT_R.NN2END0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/ADDRB1 - 
wires: CLBLL_L_X40Y35/CLBLL_SW2A2 CLBLL_L_X40Y35/CLBLL_WR1END1 CLBLL_L_X40Y37/CLBLL_NW2A3 CLBLL_L_X42Y35/CLBLL_NE2A0 CLBLL_L_X42Y35/CLBLL_WR1END1 CLBLM_R_X39Y35/CLBLM_IMUX18 CLBLM_R_X39Y35/CLBLM_IMUX2 CLBLM_R_X39Y35/CLBLM_IMUX29 CLBLM_R_X39Y35/CLBLM_M_A2 CLBLM_R_X39Y35/CLBLM_M_B2 CLBLM_R_X39Y35/CLBLM_M_C2 CLBLM_R_X39Y35/CLBLM_SW2A2 CLBLM_R_X39Y35/CLBLM_WR1END1 CLBLM_R_X39Y37/CLBLM_IMUX18 CLBLM_R_X39Y37/CLBLM_IMUX2 CLBLM_R_X39Y37/CLBLM_IMUX29 CLBLM_R_X39Y37/CLBLM_M_A2 CLBLM_R_X39Y37/CLBLM_M_B2 CLBLM_R_X39Y37/CLBLM_M_C2 CLBLM_R_X39Y37/CLBLM_NW2A3 CLBLM_R_X41Y34/CLBLM_IMUX16 CLBLM_R_X41Y34/CLBLM_IMUX33 CLBLM_R_X41Y34/CLBLM_IMUX40 CLBLM_R_X41Y34/CLBLM_LOGIC_OUTS0 CLBLM_R_X41Y34/CLBLM_L_AQ CLBLM_R_X41Y34/CLBLM_L_B3 CLBLM_R_X41Y34/CLBLM_L_C1 CLBLM_R_X41Y34/CLBLM_M_D1 CLBLM_R_X41Y35/CLBLM_IMUX18 CLBLM_R_X41Y35/CLBLM_IMUX2 CLBLM_R_X41Y35/CLBLM_IMUX29 CLBLM_R_X41Y35/CLBLM_M_A2 CLBLM_R_X41Y35/CLBLM_M_B2 CLBLM_R_X41Y35/CLBLM_M_C2 CLBLM_R_X41Y35/CLBLM_NE2A0 CLBLM_R_X41Y35/CLBLM_WR1END1 CLBLM_R_X41Y36/CLBLM_IMUX18 CLBLM_R_X41Y36/CLBLM_IMUX2 CLBLM_R_X41Y36/CLBLM_IMUX29 CLBLM_R_X41Y36/CLBLM_M_A2 CLBLM_R_X41Y36/CLBLM_M_B2 CLBLM_R_X41Y36/CLBLM_M_C2 CLBLM_R_X41Y37/CLBLM_IMUX18 CLBLM_R_X41Y37/CLBLM_IMUX2 CLBLM_R_X41Y37/CLBLM_IMUX29 CLBLM_R_X41Y37/CLBLM_M_A2 CLBLM_R_X41Y37/CLBLM_M_B2 CLBLM_R_X41Y37/CLBLM_M_C2 CLBLM_R_X41Y38/CLBLM_IMUX18 CLBLM_R_X41Y38/CLBLM_IMUX2 CLBLM_R_X41Y38/CLBLM_IMUX29 CLBLM_R_X41Y38/CLBLM_M_A2 CLBLM_R_X41Y38/CLBLM_M_B2 CLBLM_R_X41Y38/CLBLM_M_C2 INT_L_X40Y34/WR1END_S1_0 INT_L_X40Y35/SW2A2 INT_L_X40Y35/WR1BEG1 INT_L_X40Y35/WR1END0 INT_L_X40Y36/NW2BEG3 INT_L_X40Y36/SW2BEG2 INT_L_X40Y36/WR1END3 INT_L_X40Y37/NW2A3 INT_L_X42Y34/NE2END_S3_0 INT_L_X42Y35/NE2END0 INT_L_X42Y35/WR1BEG1 INT_R_X39Y35/IMUX18 INT_R_X39Y35/IMUX2 INT_R_X39Y35/IMUX29 INT_R_X39Y35/NN2BEG1 INT_R_X39Y35/SW2END2 INT_R_X39Y35/WR1END1 INT_R_X39Y36/NN2A1 INT_R_X39Y37/IMUX18 INT_R_X39Y37/IMUX2 INT_R_X39Y37/IMUX29 INT_R_X39Y37/NN2END1 INT_R_X39Y37/NW2END3 INT_R_X41Y34/FAN_ALT5 INT_R_X41Y34/FAN_BOUNCE5 INT_R_X41Y34/IMUX16 INT_R_X41Y34/IMUX33 INT_R_X41Y34/IMUX40 INT_R_X41Y34/LOGIC_OUTS0 INT_R_X41Y34/NE2BEG0 INT_R_X41Y34/NL1BEG2 INT_R_X41Y34/NL1BEG_N3 INT_R_X41Y34/WR1BEG_S0 INT_R_X41Y35/FAN_BOUNCE_S3_4 INT_R_X41Y35/IMUX18 INT_R_X41Y35/IMUX2 INT_R_X41Y35/IMUX29 INT_R_X41Y35/NE2A0 INT_R_X41Y35/NL1BEG1 INT_R_X41Y35/NL1END2 INT_R_X41Y35/NR1BEG2 INT_R_X41Y35/WR1BEG0 INT_R_X41Y35/WR1END1 INT_R_X41Y36/FAN_ALT4 INT_R_X41Y36/FAN_BOUNCE4 INT_R_X41Y36/IMUX18 INT_R_X41Y36/IMUX2 INT_R_X41Y36/IMUX29 INT_R_X41Y36/NL1BEG1 INT_R_X41Y36/NL1END1 INT_R_X41Y36/NR1BEG2 INT_R_X41Y36/NR1END2 INT_R_X41Y36/WR1BEG3 INT_R_X41Y37/IMUX18 INT_R_X41Y37/IMUX2 INT_R_X41Y37/IMUX29 INT_R_X41Y37/NL1BEG1 INT_R_X41Y37/NL1END1 INT_R_X41Y37/NR1BEG2 INT_R_X41Y37/NR1END2 INT_R_X41Y38/IMUX18 INT_R_X41Y38/IMUX2 INT_R_X41Y38/IMUX29 INT_R_X41Y38/NL1END1 INT_R_X41Y38/NR1END2 VBRK_X99Y37/VBRK_SW2A2 VBRK_X99Y37/VBRK_WR1END1 VBRK_X99Y39/VBRK_NW2A3 
pips: CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X41Y34/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 INT_L_X40Y35/INT_L.WR1END0->>WR1BEG1 INT_L_X40Y36/INT_L.WR1END3->>NW2BEG3 INT_L_X40Y36/INT_L.WR1END3->>SW2BEG2 INT_L_X42Y35/INT_L.NE2END0->>WR1BEG1 INT_R_X39Y35/INT_R.SW2END2->>IMUX29 INT_R_X39Y35/INT_R.WR1END1->>IMUX18 INT_R_X39Y35/INT_R.WR1END1->>IMUX2 INT_R_X39Y35/INT_R.WR1END1->>NN2BEG1 INT_R_X39Y37/INT_R.NN2END1->>IMUX18 INT_R_X39Y37/INT_R.NN2END1->>IMUX2 INT_R_X39Y37/INT_R.NW2END3->>IMUX29 INT_R_X41Y34/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X41Y34/INT_R.FAN_BOUNCE5->>IMUX33 INT_R_X41Y34/INT_R.LOGIC_OUTS0->>IMUX16 INT_R_X41Y34/INT_R.LOGIC_OUTS0->>IMUX40 INT_R_X41Y34/INT_R.LOGIC_OUTS0->>NE2BEG0 INT_R_X41Y34/INT_R.LOGIC_OUTS0->>NL1BEG_N3 INT_R_X41Y34/INT_R.NL1BEG_N3->>FAN_ALT5 INT_R_X41Y34/INT_R.NL1BEG_N3->>NL1BEG2 INT_R_X41Y34/INT_R.NL1BEG_N3->>WR1BEG_S0 INT_R_X41Y35/INT_R.FAN_BOUNCE_S3_4->>IMUX29 INT_R_X41Y35/INT_R.NL1END2->>NL1BEG1 INT_R_X41Y35/INT_R.NL1END2->>NR1BEG2 INT_R_X41Y35/INT_R.WR1END1->>IMUX18 INT_R_X41Y35/INT_R.WR1END1->>IMUX2 INT_R_X41Y36/INT_R.FAN_ALT4->>FAN_BOUNCE4 INT_R_X41Y36/INT_R.NL1END1->>FAN_ALT4 INT_R_X41Y36/INT_R.NL1END1->>IMUX18 INT_R_X41Y36/INT_R.NL1END1->>IMUX2 INT_R_X41Y36/INT_R.NR1END2->>IMUX29 INT_R_X41Y36/INT_R.NR1END2->>NL1BEG1 INT_R_X41Y36/INT_R.NR1END2->>NR1BEG2 INT_R_X41Y36/INT_R.NR1END2->>WR1BEG3 INT_R_X41Y37/INT_R.NL1END1->>IMUX18 INT_R_X41Y37/INT_R.NL1END1->>IMUX2 INT_R_X41Y37/INT_R.NR1END2->>IMUX29 INT_R_X41Y37/INT_R.NR1END2->>NL1BEG1 INT_R_X41Y37/INT_R.NR1END2->>NR1BEG2 INT_R_X41Y38/INT_R.NL1END1->>IMUX18 INT_R_X41Y38/INT_R.NL1END1->>IMUX2 INT_R_X41Y38/INT_R.NR1END2->>IMUX29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/ADDRB2 - 
wires: CLBLL_L_X40Y33/CLBLL_IMUX38 CLBLL_L_X40Y33/CLBLL_LL_D3 CLBLL_L_X40Y34/CLBLL_EL1BEG3 CLBLL_L_X40Y35/CLBLL_NW2A0 CLBLM_R_X39Y34/CLBLM_EL1BEG3 CLBLM_R_X39Y35/CLBLM_IMUX1 CLBLM_R_X39Y35/CLBLM_IMUX17 CLBLM_R_X39Y35/CLBLM_IMUX22 CLBLM_R_X39Y35/CLBLM_M_A3 CLBLM_R_X39Y35/CLBLM_M_B3 CLBLM_R_X39Y35/CLBLM_M_C3 CLBLM_R_X39Y35/CLBLM_NW2A0 CLBLM_R_X39Y37/CLBLM_IMUX1 CLBLM_R_X39Y37/CLBLM_IMUX17 CLBLM_R_X39Y37/CLBLM_IMUX22 CLBLM_R_X39Y37/CLBLM_M_A3 CLBLM_R_X39Y37/CLBLM_M_B3 CLBLM_R_X39Y37/CLBLM_M_C3 CLBLM_R_X41Y34/CLBLM_IMUX14 CLBLM_R_X41Y34/CLBLM_IMUX30 CLBLM_R_X41Y34/CLBLM_IMUX38 CLBLM_R_X41Y34/CLBLM_LOGIC_OUTS17 CLBLM_R_X41Y34/CLBLM_L_B1 CLBLM_R_X41Y34/CLBLM_L_BMUX CLBLM_R_X41Y34/CLBLM_L_C5 CLBLM_R_X41Y34/CLBLM_M_D3 CLBLM_R_X41Y35/CLBLM_IMUX1 CLBLM_R_X41Y35/CLBLM_IMUX17 CLBLM_R_X41Y35/CLBLM_IMUX22 CLBLM_R_X41Y35/CLBLM_M_A3 CLBLM_R_X41Y35/CLBLM_M_B3 CLBLM_R_X41Y35/CLBLM_M_C3 CLBLM_R_X41Y36/CLBLM_IMUX1 CLBLM_R_X41Y36/CLBLM_IMUX17 CLBLM_R_X41Y36/CLBLM_IMUX22 CLBLM_R_X41Y36/CLBLM_M_A3 CLBLM_R_X41Y36/CLBLM_M_B3 CLBLM_R_X41Y36/CLBLM_M_C3 CLBLM_R_X41Y37/CLBLM_IMUX1 CLBLM_R_X41Y37/CLBLM_IMUX17 CLBLM_R_X41Y37/CLBLM_IMUX22 CLBLM_R_X41Y37/CLBLM_M_A3 CLBLM_R_X41Y37/CLBLM_M_B3 CLBLM_R_X41Y37/CLBLM_M_C3 CLBLM_R_X41Y38/CLBLM_IMUX1 CLBLM_R_X41Y38/CLBLM_IMUX17 CLBLM_R_X41Y38/CLBLM_IMUX22 CLBLM_R_X41Y38/CLBLM_M_A3 CLBLM_R_X41Y38/CLBLM_M_B3 CLBLM_R_X41Y38/CLBLM_M_C3 INT_L_X40Y33/IMUX_L38 INT_L_X40Y33/SW2END3 INT_L_X40Y34/EL1END3 INT_L_X40Y34/ER1BEG_S0 INT_L_X40Y34/NW2BEG0 INT_L_X40Y34/SW2END_N0_3 INT_L_X40Y35/ER1BEG0 INT_L_X40Y35/NW2A0 INT_R_X39Y34/EL1BEG3 INT_R_X39Y34/NW2END_S0_0 INT_R_X39Y35/EL1BEG_N3 INT_R_X39Y35/FAN_ALT5 INT_R_X39Y35/FAN_BOUNCE5 INT_R_X39Y35/IMUX1 INT_R_X39Y35/IMUX17 INT_R_X39Y35/IMUX22 INT_R_X39Y35/NL1BEG_N3 INT_R_X39Y35/NN2BEG0 INT_R_X39Y35/NW2END0 INT_R_X39Y36/NN2A0 INT_R_X39Y36/NN2END_S2_0 INT_R_X39Y37/IMUX1 INT_R_X39Y37/IMUX17 INT_R_X39Y37/IMUX22 INT_R_X39Y37/NL1BEG_N3 INT_R_X39Y37/NN2END0 INT_R_X41Y33/SW2A3 INT_R_X41Y34/IMUX14 INT_R_X41Y34/IMUX30 INT_R_X41Y34/IMUX38 INT_R_X41Y34/LOGIC_OUTS17 INT_R_X41Y34/NR1BEG3 INT_R_X41Y34/SW2BEG3 INT_R_X41Y35/BYP_ALT7 INT_R_X41Y35/BYP_BOUNCE7 INT_R_X41Y35/ER1END0 INT_R_X41Y35/IMUX1 INT_R_X41Y35/IMUX17 INT_R_X41Y35/IMUX22 INT_R_X41Y35/NR1BEG3 INT_R_X41Y35/NR1END3 INT_R_X41Y36/BYP_ALT7 INT_R_X41Y36/BYP_BOUNCE7 INT_R_X41Y36/BYP_BOUNCE_N3_7 INT_R_X41Y36/IMUX1 INT_R_X41Y36/IMUX17 INT_R_X41Y36/IMUX22 INT_R_X41Y36/NR1BEG3 INT_R_X41Y36/NR1END3 INT_R_X41Y37/BYP_ALT7 INT_R_X41Y37/BYP_BOUNCE7 INT_R_X41Y37/BYP_BOUNCE_N3_7 INT_R_X41Y37/IMUX1 INT_R_X41Y37/IMUX17 INT_R_X41Y37/IMUX22 INT_R_X41Y37/NR1BEG3 INT_R_X41Y37/NR1END3 INT_R_X41Y38/BYP_BOUNCE_N3_7 INT_R_X41Y38/IMUX1 INT_R_X41Y38/IMUX17 INT_R_X41Y38/IMUX22 INT_R_X41Y38/NR1END3 VBRK_X99Y36/VBRK_EL1BEG3 VBRK_X99Y37/VBRK_NW2A0 
pips: CLBLL_L_X40Y33/CLBLL_L.CLBLL_IMUX38->CLBLL_LL_D3 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X41Y34/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 INT_L_X40Y33/INT_L.SW2END3->>IMUX_L38 INT_L_X40Y34/INT_L.EL1END3->>ER1BEG_S0 INT_L_X40Y34/INT_L.SW2END_N0_3->>NW2BEG0 INT_R_X39Y35/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X39Y35/INT_R.FAN_BOUNCE5->>IMUX1 INT_R_X39Y35/INT_R.FAN_BOUNCE5->>IMUX17 INT_R_X39Y35/INT_R.NL1BEG_N3->>FAN_ALT5 INT_R_X39Y35/INT_R.NL1BEG_N3->>IMUX22 INT_R_X39Y35/INT_R.NW2END0->>EL1BEG_N3 INT_R_X39Y35/INT_R.NW2END0->>NL1BEG_N3 INT_R_X39Y35/INT_R.NW2END0->>NN2BEG0 INT_R_X39Y37/INT_R.NL1BEG_N3->>IMUX22 INT_R_X39Y37/INT_R.NN2END0->>IMUX1 INT_R_X39Y37/INT_R.NN2END0->>IMUX17 INT_R_X39Y37/INT_R.NN2END0->>NL1BEG_N3 INT_R_X41Y34/INT_R.LOGIC_OUTS17->>IMUX14 INT_R_X41Y34/INT_R.LOGIC_OUTS17->>IMUX30 INT_R_X41Y34/INT_R.LOGIC_OUTS17->>IMUX38 INT_R_X41Y34/INT_R.LOGIC_OUTS17->>NR1BEG3 INT_R_X41Y34/INT_R.LOGIC_OUTS17->>SW2BEG3 INT_R_X41Y35/INT_R.BYP_ALT7->>BYP_BOUNCE7 INT_R_X41Y35/INT_R.ER1END0->>IMUX1 INT_R_X41Y35/INT_R.ER1END0->>IMUX17 INT_R_X41Y35/INT_R.NR1END3->>BYP_ALT7 INT_R_X41Y35/INT_R.NR1END3->>IMUX22 INT_R_X41Y35/INT_R.NR1END3->>NR1BEG3 INT_R_X41Y36/INT_R.BYP_ALT7->>BYP_BOUNCE7 INT_R_X41Y36/INT_R.BYP_BOUNCE_N3_7->>IMUX1 INT_R_X41Y36/INT_R.BYP_BOUNCE_N3_7->>IMUX17 INT_R_X41Y36/INT_R.NR1END3->>BYP_ALT7 INT_R_X41Y36/INT_R.NR1END3->>IMUX22 INT_R_X41Y36/INT_R.NR1END3->>NR1BEG3 INT_R_X41Y37/INT_R.BYP_ALT7->>BYP_BOUNCE7 INT_R_X41Y37/INT_R.BYP_BOUNCE_N3_7->>IMUX1 INT_R_X41Y37/INT_R.BYP_BOUNCE_N3_7->>IMUX17 INT_R_X41Y37/INT_R.NR1END3->>BYP_ALT7 INT_R_X41Y37/INT_R.NR1END3->>IMUX22 INT_R_X41Y37/INT_R.NR1END3->>NR1BEG3 INT_R_X41Y38/INT_R.BYP_BOUNCE_N3_7->>IMUX1 INT_R_X41Y38/INT_R.BYP_BOUNCE_N3_7->>IMUX17 INT_R_X41Y38/INT_R.NR1END3->>IMUX22 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/ADDRB3 - 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/ADDRB4 - 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/DOB1 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/DIB1 - 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/DOC0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/DIC0 - 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/ADDRC0 - 
wires: CLBLL_L_X40Y34/CLBLL_IMUX7 CLBLL_L_X40Y34/CLBLL_LL_A1 CLBLL_L_X40Y34/CLBLL_SE2A3 CLBLL_L_X40Y35/CLBLL_SW2A3 CLBLL_L_X40Y36/CLBLL_SE2A3 CLBLL_L_X40Y37/CLBLL_SW2A0 CLBLL_L_X40Y37/CLBLL_SW2A3 CLBLM_R_X39Y34/CLBLM_SE2A3 CLBLM_R_X39Y35/CLBLM_IMUX15 CLBLM_R_X39Y35/CLBLM_IMUX32 CLBLM_R_X39Y35/CLBLM_IMUX7 CLBLM_R_X39Y35/CLBLM_M_A1 CLBLM_R_X39Y35/CLBLM_M_B1 CLBLM_R_X39Y35/CLBLM_M_C1 CLBLM_R_X39Y35/CLBLM_SW2A3 CLBLM_R_X39Y36/CLBLM_SE2A3 CLBLM_R_X39Y37/CLBLM_IMUX15 CLBLM_R_X39Y37/CLBLM_IMUX32 CLBLM_R_X39Y37/CLBLM_IMUX7 CLBLM_R_X39Y37/CLBLM_M_A1 CLBLM_R_X39Y37/CLBLM_M_B1 CLBLM_R_X39Y37/CLBLM_M_C1 CLBLM_R_X39Y37/CLBLM_SW2A0 CLBLM_R_X39Y37/CLBLM_SW2A3 CLBLM_R_X41Y34/CLBLM_IMUX44 CLBLM_R_X41Y34/CLBLM_LOGIC_OUTS1 CLBLM_R_X41Y34/CLBLM_L_BQ CLBLM_R_X41Y34/CLBLM_M_D4 CLBLM_R_X41Y35/CLBLM_IMUX15 CLBLM_R_X41Y35/CLBLM_IMUX32 CLBLM_R_X41Y35/CLBLM_IMUX7 CLBLM_R_X41Y35/CLBLM_M_A1 CLBLM_R_X41Y35/CLBLM_M_B1 CLBLM_R_X41Y35/CLBLM_M_C1 CLBLM_R_X41Y36/CLBLM_IMUX15 CLBLM_R_X41Y36/CLBLM_IMUX32 CLBLM_R_X41Y36/CLBLM_IMUX7 CLBLM_R_X41Y36/CLBLM_M_A1 CLBLM_R_X41Y36/CLBLM_M_B1 CLBLM_R_X41Y36/CLBLM_M_C1 CLBLM_R_X41Y37/CLBLM_IMUX15 CLBLM_R_X41Y37/CLBLM_IMUX32 CLBLM_R_X41Y37/CLBLM_IMUX7 CLBLM_R_X41Y37/CLBLM_M_A1 CLBLM_R_X41Y37/CLBLM_M_B1 CLBLM_R_X41Y37/CLBLM_M_C1 CLBLM_R_X41Y38/CLBLM_IMUX15 CLBLM_R_X41Y38/CLBLM_IMUX32 CLBLM_R_X41Y38/CLBLM_IMUX7 CLBLM_R_X41Y38/CLBLM_M_A1 CLBLM_R_X41Y38/CLBLM_M_B1 CLBLM_R_X41Y38/CLBLM_M_C1 INT_L_X40Y34/EL1BEG2 INT_L_X40Y34/IMUX_L7 INT_L_X40Y34/SE2END3 INT_L_X40Y35/EL1BEG3 INT_L_X40Y35/NW2END_S0_0 INT_L_X40Y35/SW2A3 INT_L_X40Y36/EL1BEG_N3 INT_L_X40Y36/NW2END0 INT_L_X40Y36/SE2END3 INT_L_X40Y36/SW2BEG3 INT_L_X40Y37/EL1BEG3 INT_L_X40Y37/NW2END_S0_0 INT_L_X40Y37/SW2A0 INT_L_X40Y37/SW2A3 INT_L_X40Y38/EL1BEG3 INT_L_X40Y38/EL1BEG_N3 INT_L_X40Y38/NW2END0 INT_L_X40Y38/NW2END_S0_0 INT_L_X40Y38/SW2BEG0 INT_L_X40Y38/SW2BEG3 INT_L_X40Y38/WR1END1 INT_L_X40Y39/EL1BEG_N3 INT_L_X40Y39/NW2END0 INT_R_X39Y34/SE2A3 INT_R_X39Y35/IMUX15 INT_R_X39Y35/IMUX32 INT_R_X39Y35/IMUX7 INT_R_X39Y35/SE2BEG3 INT_R_X39Y35/SS2END0 INT_R_X39Y35/SW2END3 INT_R_X39Y36/SE2A3 INT_R_X39Y36/SS2A0 INT_R_X39Y36/SW2END_N0_3 INT_R_X39Y37/IMUX15 INT_R_X39Y37/IMUX32 INT_R_X39Y37/IMUX7 INT_R_X39Y37/SE2BEG3 INT_R_X39Y37/SS2BEG0 INT_R_X39Y37/SW2END0 INT_R_X39Y37/SW2END3 INT_R_X39Y38/SW2END_N0_3 INT_R_X41Y34/EL1END2 INT_R_X41Y34/IMUX44 INT_R_X41Y34/LOGIC_OUTS1 INT_R_X41Y34/NL1BEG0 INT_R_X41Y34/NL1END_S3_0 INT_R_X41Y35/EL1END3 INT_R_X41Y35/IMUX15 INT_R_X41Y35/IMUX32 INT_R_X41Y35/IMUX7 INT_R_X41Y35/NL1END0 INT_R_X41Y35/NR1BEG0 INT_R_X41Y35/NW2BEG0 INT_R_X41Y36/FAN_BOUNCE_S3_4 INT_R_X41Y36/IMUX15 INT_R_X41Y36/IMUX32 INT_R_X41Y36/IMUX7 INT_R_X41Y36/NN2BEG0 INT_R_X41Y36/NR1BEG0 INT_R_X41Y36/NR1END0 INT_R_X41Y36/NW2A0 INT_R_X41Y37/EL1END3 INT_R_X41Y37/FAN_ALT4 INT_R_X41Y37/FAN_BOUNCE4 INT_R_X41Y37/IMUX15 INT_R_X41Y37/IMUX32 INT_R_X41Y37/IMUX7 INT_R_X41Y37/NN2A0 INT_R_X41Y37/NN2END_S2_0 INT_R_X41Y37/NR1END0 INT_R_X41Y37/NW2BEG0 INT_R_X41Y38/EL1END3 INT_R_X41Y38/IMUX15 INT_R_X41Y38/IMUX32 INT_R_X41Y38/IMUX7 INT_R_X41Y38/NN2END0 INT_R_X41Y38/NW2A0 INT_R_X41Y38/NW2BEG0 INT_R_X41Y38/WR1BEG1 INT_R_X41Y39/NW2A0 VBRK_X99Y36/VBRK_SE2A3 VBRK_X99Y37/VBRK_SW2A3 VBRK_X99Y38/VBRK_SE2A3 VBRK_X99Y39/VBRK_SW2A0 VBRK_X99Y39/VBRK_SW2A3 
pips: CLBLL_L_X40Y34/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X41Y34/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X40Y34/INT_L.SE2END3->>EL1BEG2 INT_L_X40Y34/INT_L.SE2END3->>IMUX_L7 INT_L_X40Y36/INT_L.NW2END0->>EL1BEG_N3 INT_L_X40Y36/INT_L.SE2END3->>SW2BEG3 INT_L_X40Y38/INT_L.NW2END0->>EL1BEG_N3 INT_L_X40Y38/INT_L.NW2END_S0_0->>SW2BEG3 INT_L_X40Y38/INT_L.WR1END1->>SW2BEG0 INT_L_X40Y39/INT_L.NW2END0->>EL1BEG_N3 INT_R_X39Y35/INT_R.SS2END0->>IMUX32 INT_R_X39Y35/INT_R.SW2END3->>IMUX15 INT_R_X39Y35/INT_R.SW2END3->>IMUX7 INT_R_X39Y35/INT_R.SW2END3->>SE2BEG3 INT_R_X39Y37/INT_R.SW2END0->>IMUX32 INT_R_X39Y37/INT_R.SW2END0->>SS2BEG0 INT_R_X39Y37/INT_R.SW2END3->>IMUX15 INT_R_X39Y37/INT_R.SW2END3->>IMUX7 INT_R_X39Y37/INT_R.SW2END3->>SE2BEG3 INT_R_X41Y34/INT_R.EL1END2->>IMUX44 INT_R_X41Y34/INT_R.LOGIC_OUTS1->>NL1BEG0 INT_R_X41Y35/INT_R.EL1END3->>IMUX15 INT_R_X41Y35/INT_R.EL1END3->>IMUX7 INT_R_X41Y35/INT_R.NL1END0->>IMUX32 INT_R_X41Y35/INT_R.NL1END0->>NR1BEG0 INT_R_X41Y35/INT_R.NL1END0->>NW2BEG0 INT_R_X41Y36/INT_R.FAN_BOUNCE_S3_4->>IMUX15 INT_R_X41Y36/INT_R.FAN_BOUNCE_S3_4->>IMUX7 INT_R_X41Y36/INT_R.NR1END0->>IMUX32 INT_R_X41Y36/INT_R.NR1END0->>NN2BEG0 INT_R_X41Y36/INT_R.NR1END0->>NR1BEG0 INT_R_X41Y37/INT_R.EL1END3->>IMUX15 INT_R_X41Y37/INT_R.EL1END3->>IMUX7 INT_R_X41Y37/INT_R.FAN_ALT4->>FAN_BOUNCE4 INT_R_X41Y37/INT_R.NR1END0->>FAN_ALT4 INT_R_X41Y37/INT_R.NR1END0->>IMUX32 INT_R_X41Y37/INT_R.NR1END0->>NW2BEG0 INT_R_X41Y38/INT_R.EL1END3->>IMUX15 INT_R_X41Y38/INT_R.EL1END3->>IMUX7 INT_R_X41Y38/INT_R.NN2END0->>IMUX32 INT_R_X41Y38/INT_R.NN2END0->>NW2BEG0 INT_R_X41Y38/INT_R.NN2END0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/ADDRC1 - 
wires: CLBLL_L_X40Y35/CLBLL_SW2A2 CLBLL_L_X40Y35/CLBLL_WR1END1 CLBLL_L_X40Y37/CLBLL_NW2A3 CLBLL_L_X42Y35/CLBLL_NE2A0 CLBLL_L_X42Y35/CLBLL_WR1END1 CLBLM_R_X39Y35/CLBLM_IMUX18 CLBLM_R_X39Y35/CLBLM_IMUX2 CLBLM_R_X39Y35/CLBLM_IMUX29 CLBLM_R_X39Y35/CLBLM_M_A2 CLBLM_R_X39Y35/CLBLM_M_B2 CLBLM_R_X39Y35/CLBLM_M_C2 CLBLM_R_X39Y35/CLBLM_SW2A2 CLBLM_R_X39Y35/CLBLM_WR1END1 CLBLM_R_X39Y37/CLBLM_IMUX18 CLBLM_R_X39Y37/CLBLM_IMUX2 CLBLM_R_X39Y37/CLBLM_IMUX29 CLBLM_R_X39Y37/CLBLM_M_A2 CLBLM_R_X39Y37/CLBLM_M_B2 CLBLM_R_X39Y37/CLBLM_M_C2 CLBLM_R_X39Y37/CLBLM_NW2A3 CLBLM_R_X41Y34/CLBLM_IMUX16 CLBLM_R_X41Y34/CLBLM_IMUX33 CLBLM_R_X41Y34/CLBLM_IMUX40 CLBLM_R_X41Y34/CLBLM_LOGIC_OUTS0 CLBLM_R_X41Y34/CLBLM_L_AQ CLBLM_R_X41Y34/CLBLM_L_B3 CLBLM_R_X41Y34/CLBLM_L_C1 CLBLM_R_X41Y34/CLBLM_M_D1 CLBLM_R_X41Y35/CLBLM_IMUX18 CLBLM_R_X41Y35/CLBLM_IMUX2 CLBLM_R_X41Y35/CLBLM_IMUX29 CLBLM_R_X41Y35/CLBLM_M_A2 CLBLM_R_X41Y35/CLBLM_M_B2 CLBLM_R_X41Y35/CLBLM_M_C2 CLBLM_R_X41Y35/CLBLM_NE2A0 CLBLM_R_X41Y35/CLBLM_WR1END1 CLBLM_R_X41Y36/CLBLM_IMUX18 CLBLM_R_X41Y36/CLBLM_IMUX2 CLBLM_R_X41Y36/CLBLM_IMUX29 CLBLM_R_X41Y36/CLBLM_M_A2 CLBLM_R_X41Y36/CLBLM_M_B2 CLBLM_R_X41Y36/CLBLM_M_C2 CLBLM_R_X41Y37/CLBLM_IMUX18 CLBLM_R_X41Y37/CLBLM_IMUX2 CLBLM_R_X41Y37/CLBLM_IMUX29 CLBLM_R_X41Y37/CLBLM_M_A2 CLBLM_R_X41Y37/CLBLM_M_B2 CLBLM_R_X41Y37/CLBLM_M_C2 CLBLM_R_X41Y38/CLBLM_IMUX18 CLBLM_R_X41Y38/CLBLM_IMUX2 CLBLM_R_X41Y38/CLBLM_IMUX29 CLBLM_R_X41Y38/CLBLM_M_A2 CLBLM_R_X41Y38/CLBLM_M_B2 CLBLM_R_X41Y38/CLBLM_M_C2 INT_L_X40Y34/WR1END_S1_0 INT_L_X40Y35/SW2A2 INT_L_X40Y35/WR1BEG1 INT_L_X40Y35/WR1END0 INT_L_X40Y36/NW2BEG3 INT_L_X40Y36/SW2BEG2 INT_L_X40Y36/WR1END3 INT_L_X40Y37/NW2A3 INT_L_X42Y34/NE2END_S3_0 INT_L_X42Y35/NE2END0 INT_L_X42Y35/WR1BEG1 INT_R_X39Y35/IMUX18 INT_R_X39Y35/IMUX2 INT_R_X39Y35/IMUX29 INT_R_X39Y35/NN2BEG1 INT_R_X39Y35/SW2END2 INT_R_X39Y35/WR1END1 INT_R_X39Y36/NN2A1 INT_R_X39Y37/IMUX18 INT_R_X39Y37/IMUX2 INT_R_X39Y37/IMUX29 INT_R_X39Y37/NN2END1 INT_R_X39Y37/NW2END3 INT_R_X41Y34/FAN_ALT5 INT_R_X41Y34/FAN_BOUNCE5 INT_R_X41Y34/IMUX16 INT_R_X41Y34/IMUX33 INT_R_X41Y34/IMUX40 INT_R_X41Y34/LOGIC_OUTS0 INT_R_X41Y34/NE2BEG0 INT_R_X41Y34/NL1BEG2 INT_R_X41Y34/NL1BEG_N3 INT_R_X41Y34/WR1BEG_S0 INT_R_X41Y35/FAN_BOUNCE_S3_4 INT_R_X41Y35/IMUX18 INT_R_X41Y35/IMUX2 INT_R_X41Y35/IMUX29 INT_R_X41Y35/NE2A0 INT_R_X41Y35/NL1BEG1 INT_R_X41Y35/NL1END2 INT_R_X41Y35/NR1BEG2 INT_R_X41Y35/WR1BEG0 INT_R_X41Y35/WR1END1 INT_R_X41Y36/FAN_ALT4 INT_R_X41Y36/FAN_BOUNCE4 INT_R_X41Y36/IMUX18 INT_R_X41Y36/IMUX2 INT_R_X41Y36/IMUX29 INT_R_X41Y36/NL1BEG1 INT_R_X41Y36/NL1END1 INT_R_X41Y36/NR1BEG2 INT_R_X41Y36/NR1END2 INT_R_X41Y36/WR1BEG3 INT_R_X41Y37/IMUX18 INT_R_X41Y37/IMUX2 INT_R_X41Y37/IMUX29 INT_R_X41Y37/NL1BEG1 INT_R_X41Y37/NL1END1 INT_R_X41Y37/NR1BEG2 INT_R_X41Y37/NR1END2 INT_R_X41Y38/IMUX18 INT_R_X41Y38/IMUX2 INT_R_X41Y38/IMUX29 INT_R_X41Y38/NL1END1 INT_R_X41Y38/NR1END2 VBRK_X99Y37/VBRK_SW2A2 VBRK_X99Y37/VBRK_WR1END1 VBRK_X99Y39/VBRK_NW2A3 
pips: CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X41Y34/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 INT_L_X40Y35/INT_L.WR1END0->>WR1BEG1 INT_L_X40Y36/INT_L.WR1END3->>NW2BEG3 INT_L_X40Y36/INT_L.WR1END3->>SW2BEG2 INT_L_X42Y35/INT_L.NE2END0->>WR1BEG1 INT_R_X39Y35/INT_R.SW2END2->>IMUX29 INT_R_X39Y35/INT_R.WR1END1->>IMUX18 INT_R_X39Y35/INT_R.WR1END1->>IMUX2 INT_R_X39Y35/INT_R.WR1END1->>NN2BEG1 INT_R_X39Y37/INT_R.NN2END1->>IMUX18 INT_R_X39Y37/INT_R.NN2END1->>IMUX2 INT_R_X39Y37/INT_R.NW2END3->>IMUX29 INT_R_X41Y34/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X41Y34/INT_R.FAN_BOUNCE5->>IMUX33 INT_R_X41Y34/INT_R.LOGIC_OUTS0->>IMUX16 INT_R_X41Y34/INT_R.LOGIC_OUTS0->>IMUX40 INT_R_X41Y34/INT_R.LOGIC_OUTS0->>NE2BEG0 INT_R_X41Y34/INT_R.LOGIC_OUTS0->>NL1BEG_N3 INT_R_X41Y34/INT_R.NL1BEG_N3->>FAN_ALT5 INT_R_X41Y34/INT_R.NL1BEG_N3->>NL1BEG2 INT_R_X41Y34/INT_R.NL1BEG_N3->>WR1BEG_S0 INT_R_X41Y35/INT_R.FAN_BOUNCE_S3_4->>IMUX29 INT_R_X41Y35/INT_R.NL1END2->>NL1BEG1 INT_R_X41Y35/INT_R.NL1END2->>NR1BEG2 INT_R_X41Y35/INT_R.WR1END1->>IMUX18 INT_R_X41Y35/INT_R.WR1END1->>IMUX2 INT_R_X41Y36/INT_R.FAN_ALT4->>FAN_BOUNCE4 INT_R_X41Y36/INT_R.NL1END1->>FAN_ALT4 INT_R_X41Y36/INT_R.NL1END1->>IMUX18 INT_R_X41Y36/INT_R.NL1END1->>IMUX2 INT_R_X41Y36/INT_R.NR1END2->>IMUX29 INT_R_X41Y36/INT_R.NR1END2->>NL1BEG1 INT_R_X41Y36/INT_R.NR1END2->>NR1BEG2 INT_R_X41Y36/INT_R.NR1END2->>WR1BEG3 INT_R_X41Y37/INT_R.NL1END1->>IMUX18 INT_R_X41Y37/INT_R.NL1END1->>IMUX2 INT_R_X41Y37/INT_R.NR1END2->>IMUX29 INT_R_X41Y37/INT_R.NR1END2->>NL1BEG1 INT_R_X41Y37/INT_R.NR1END2->>NR1BEG2 INT_R_X41Y38/INT_R.NL1END1->>IMUX18 INT_R_X41Y38/INT_R.NL1END1->>IMUX2 INT_R_X41Y38/INT_R.NR1END2->>IMUX29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/ADDRC2 - 
wires: CLBLL_L_X40Y33/CLBLL_IMUX38 CLBLL_L_X40Y33/CLBLL_LL_D3 CLBLL_L_X40Y34/CLBLL_EL1BEG3 CLBLL_L_X40Y35/CLBLL_NW2A0 CLBLM_R_X39Y34/CLBLM_EL1BEG3 CLBLM_R_X39Y35/CLBLM_IMUX1 CLBLM_R_X39Y35/CLBLM_IMUX17 CLBLM_R_X39Y35/CLBLM_IMUX22 CLBLM_R_X39Y35/CLBLM_M_A3 CLBLM_R_X39Y35/CLBLM_M_B3 CLBLM_R_X39Y35/CLBLM_M_C3 CLBLM_R_X39Y35/CLBLM_NW2A0 CLBLM_R_X39Y37/CLBLM_IMUX1 CLBLM_R_X39Y37/CLBLM_IMUX17 CLBLM_R_X39Y37/CLBLM_IMUX22 CLBLM_R_X39Y37/CLBLM_M_A3 CLBLM_R_X39Y37/CLBLM_M_B3 CLBLM_R_X39Y37/CLBLM_M_C3 CLBLM_R_X41Y34/CLBLM_IMUX14 CLBLM_R_X41Y34/CLBLM_IMUX30 CLBLM_R_X41Y34/CLBLM_IMUX38 CLBLM_R_X41Y34/CLBLM_LOGIC_OUTS17 CLBLM_R_X41Y34/CLBLM_L_B1 CLBLM_R_X41Y34/CLBLM_L_BMUX CLBLM_R_X41Y34/CLBLM_L_C5 CLBLM_R_X41Y34/CLBLM_M_D3 CLBLM_R_X41Y35/CLBLM_IMUX1 CLBLM_R_X41Y35/CLBLM_IMUX17 CLBLM_R_X41Y35/CLBLM_IMUX22 CLBLM_R_X41Y35/CLBLM_M_A3 CLBLM_R_X41Y35/CLBLM_M_B3 CLBLM_R_X41Y35/CLBLM_M_C3 CLBLM_R_X41Y36/CLBLM_IMUX1 CLBLM_R_X41Y36/CLBLM_IMUX17 CLBLM_R_X41Y36/CLBLM_IMUX22 CLBLM_R_X41Y36/CLBLM_M_A3 CLBLM_R_X41Y36/CLBLM_M_B3 CLBLM_R_X41Y36/CLBLM_M_C3 CLBLM_R_X41Y37/CLBLM_IMUX1 CLBLM_R_X41Y37/CLBLM_IMUX17 CLBLM_R_X41Y37/CLBLM_IMUX22 CLBLM_R_X41Y37/CLBLM_M_A3 CLBLM_R_X41Y37/CLBLM_M_B3 CLBLM_R_X41Y37/CLBLM_M_C3 CLBLM_R_X41Y38/CLBLM_IMUX1 CLBLM_R_X41Y38/CLBLM_IMUX17 CLBLM_R_X41Y38/CLBLM_IMUX22 CLBLM_R_X41Y38/CLBLM_M_A3 CLBLM_R_X41Y38/CLBLM_M_B3 CLBLM_R_X41Y38/CLBLM_M_C3 INT_L_X40Y33/IMUX_L38 INT_L_X40Y33/SW2END3 INT_L_X40Y34/EL1END3 INT_L_X40Y34/ER1BEG_S0 INT_L_X40Y34/NW2BEG0 INT_L_X40Y34/SW2END_N0_3 INT_L_X40Y35/ER1BEG0 INT_L_X40Y35/NW2A0 INT_R_X39Y34/EL1BEG3 INT_R_X39Y34/NW2END_S0_0 INT_R_X39Y35/EL1BEG_N3 INT_R_X39Y35/FAN_ALT5 INT_R_X39Y35/FAN_BOUNCE5 INT_R_X39Y35/IMUX1 INT_R_X39Y35/IMUX17 INT_R_X39Y35/IMUX22 INT_R_X39Y35/NL1BEG_N3 INT_R_X39Y35/NN2BEG0 INT_R_X39Y35/NW2END0 INT_R_X39Y36/NN2A0 INT_R_X39Y36/NN2END_S2_0 INT_R_X39Y37/IMUX1 INT_R_X39Y37/IMUX17 INT_R_X39Y37/IMUX22 INT_R_X39Y37/NL1BEG_N3 INT_R_X39Y37/NN2END0 INT_R_X41Y33/SW2A3 INT_R_X41Y34/IMUX14 INT_R_X41Y34/IMUX30 INT_R_X41Y34/IMUX38 INT_R_X41Y34/LOGIC_OUTS17 INT_R_X41Y34/NR1BEG3 INT_R_X41Y34/SW2BEG3 INT_R_X41Y35/BYP_ALT7 INT_R_X41Y35/BYP_BOUNCE7 INT_R_X41Y35/ER1END0 INT_R_X41Y35/IMUX1 INT_R_X41Y35/IMUX17 INT_R_X41Y35/IMUX22 INT_R_X41Y35/NR1BEG3 INT_R_X41Y35/NR1END3 INT_R_X41Y36/BYP_ALT7 INT_R_X41Y36/BYP_BOUNCE7 INT_R_X41Y36/BYP_BOUNCE_N3_7 INT_R_X41Y36/IMUX1 INT_R_X41Y36/IMUX17 INT_R_X41Y36/IMUX22 INT_R_X41Y36/NR1BEG3 INT_R_X41Y36/NR1END3 INT_R_X41Y37/BYP_ALT7 INT_R_X41Y37/BYP_BOUNCE7 INT_R_X41Y37/BYP_BOUNCE_N3_7 INT_R_X41Y37/IMUX1 INT_R_X41Y37/IMUX17 INT_R_X41Y37/IMUX22 INT_R_X41Y37/NR1BEG3 INT_R_X41Y37/NR1END3 INT_R_X41Y38/BYP_BOUNCE_N3_7 INT_R_X41Y38/IMUX1 INT_R_X41Y38/IMUX17 INT_R_X41Y38/IMUX22 INT_R_X41Y38/NR1END3 VBRK_X99Y36/VBRK_EL1BEG3 VBRK_X99Y37/VBRK_NW2A0 
pips: CLBLL_L_X40Y33/CLBLL_L.CLBLL_IMUX38->CLBLL_LL_D3 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X41Y34/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 INT_L_X40Y33/INT_L.SW2END3->>IMUX_L38 INT_L_X40Y34/INT_L.EL1END3->>ER1BEG_S0 INT_L_X40Y34/INT_L.SW2END_N0_3->>NW2BEG0 INT_R_X39Y35/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X39Y35/INT_R.FAN_BOUNCE5->>IMUX1 INT_R_X39Y35/INT_R.FAN_BOUNCE5->>IMUX17 INT_R_X39Y35/INT_R.NL1BEG_N3->>FAN_ALT5 INT_R_X39Y35/INT_R.NL1BEG_N3->>IMUX22 INT_R_X39Y35/INT_R.NW2END0->>EL1BEG_N3 INT_R_X39Y35/INT_R.NW2END0->>NL1BEG_N3 INT_R_X39Y35/INT_R.NW2END0->>NN2BEG0 INT_R_X39Y37/INT_R.NL1BEG_N3->>IMUX22 INT_R_X39Y37/INT_R.NN2END0->>IMUX1 INT_R_X39Y37/INT_R.NN2END0->>IMUX17 INT_R_X39Y37/INT_R.NN2END0->>NL1BEG_N3 INT_R_X41Y34/INT_R.LOGIC_OUTS17->>IMUX14 INT_R_X41Y34/INT_R.LOGIC_OUTS17->>IMUX30 INT_R_X41Y34/INT_R.LOGIC_OUTS17->>IMUX38 INT_R_X41Y34/INT_R.LOGIC_OUTS17->>NR1BEG3 INT_R_X41Y34/INT_R.LOGIC_OUTS17->>SW2BEG3 INT_R_X41Y35/INT_R.BYP_ALT7->>BYP_BOUNCE7 INT_R_X41Y35/INT_R.ER1END0->>IMUX1 INT_R_X41Y35/INT_R.ER1END0->>IMUX17 INT_R_X41Y35/INT_R.NR1END3->>BYP_ALT7 INT_R_X41Y35/INT_R.NR1END3->>IMUX22 INT_R_X41Y35/INT_R.NR1END3->>NR1BEG3 INT_R_X41Y36/INT_R.BYP_ALT7->>BYP_BOUNCE7 INT_R_X41Y36/INT_R.BYP_BOUNCE_N3_7->>IMUX1 INT_R_X41Y36/INT_R.BYP_BOUNCE_N3_7->>IMUX17 INT_R_X41Y36/INT_R.NR1END3->>BYP_ALT7 INT_R_X41Y36/INT_R.NR1END3->>IMUX22 INT_R_X41Y36/INT_R.NR1END3->>NR1BEG3 INT_R_X41Y37/INT_R.BYP_ALT7->>BYP_BOUNCE7 INT_R_X41Y37/INT_R.BYP_BOUNCE_N3_7->>IMUX1 INT_R_X41Y37/INT_R.BYP_BOUNCE_N3_7->>IMUX17 INT_R_X41Y37/INT_R.NR1END3->>BYP_ALT7 INT_R_X41Y37/INT_R.NR1END3->>IMUX22 INT_R_X41Y37/INT_R.NR1END3->>NR1BEG3 INT_R_X41Y38/INT_R.BYP_BOUNCE_N3_7->>IMUX1 INT_R_X41Y38/INT_R.BYP_BOUNCE_N3_7->>IMUX17 INT_R_X41Y38/INT_R.NR1END3->>IMUX22 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/ADDRC3 - 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/ADDRC4 - 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/DOC1 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/DIC1 - 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/DOD0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/DID0 - 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/DOD1 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31/DID1 - 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/DOA0 - 
wires: CLBLM_R_X41Y36/CLBLM_IMUX16 CLBLM_R_X41Y36/CLBLM_LOGIC_OUTS20 CLBLM_R_X41Y36/CLBLM_L_B3 CLBLM_R_X41Y36/CLBLM_M_AMUX INT_R_X41Y35/SR1END3 INT_R_X41Y36/IMUX16 INT_R_X41Y36/LOGIC_OUTS20 INT_R_X41Y36/SR1BEG3 INT_R_X41Y36/SR1END_N3_3 
pips: CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X41Y36/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_R_X41Y36/INT_R.LOGIC_OUTS20->>SR1BEG3 INT_R_X41Y36/INT_R.SR1END_N3_3->>IMUX16 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/DIA0 - 
wires: CLBLM_R_X41Y36/CLBLM_FAN0 CLBLM_R_X41Y36/CLBLM_M_AI CLBLM_R_X41Y39/CLBLM_LOGIC_OUTS15 CLBLM_R_X41Y39/CLBLM_M_D INT_R_X41Y36/FAN0 INT_R_X41Y36/FAN_ALT0 INT_R_X41Y36/SL1END0 INT_R_X41Y37/SL1BEG0 INT_R_X41Y37/SS2END0 INT_R_X41Y38/SS2A0 INT_R_X41Y39/LOGIC_OUTS15 INT_R_X41Y39/SR1BEG_S0 INT_R_X41Y39/SS2BEG0 
pips: CLBLM_R_X41Y36/CLBLM_R.CLBLM_FAN0->CLBLM_M_AI CLBLM_R_X41Y39/CLBLM_R.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_R_X41Y36/INT_R.FAN_ALT0->>FAN0 INT_R_X41Y36/INT_R.SL1END0->>FAN_ALT0 INT_R_X41Y37/INT_R.SS2END0->>SL1BEG0 INT_R_X41Y39/INT_R.LOGIC_OUTS15->>SR1BEG_S0 INT_R_X41Y39/INT_R.SR1BEG_S0->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/ADDRA0 - 
wires: CLBLL_L_X40Y34/CLBLL_IMUX7 CLBLL_L_X40Y34/CLBLL_LL_A1 CLBLL_L_X40Y34/CLBLL_SE2A3 CLBLL_L_X40Y35/CLBLL_SW2A3 CLBLL_L_X40Y36/CLBLL_SE2A3 CLBLL_L_X40Y37/CLBLL_SW2A0 CLBLL_L_X40Y37/CLBLL_SW2A3 CLBLM_R_X39Y34/CLBLM_SE2A3 CLBLM_R_X39Y35/CLBLM_IMUX15 CLBLM_R_X39Y35/CLBLM_IMUX32 CLBLM_R_X39Y35/CLBLM_IMUX7 CLBLM_R_X39Y35/CLBLM_M_A1 CLBLM_R_X39Y35/CLBLM_M_B1 CLBLM_R_X39Y35/CLBLM_M_C1 CLBLM_R_X39Y35/CLBLM_SW2A3 CLBLM_R_X39Y36/CLBLM_SE2A3 CLBLM_R_X39Y37/CLBLM_IMUX15 CLBLM_R_X39Y37/CLBLM_IMUX32 CLBLM_R_X39Y37/CLBLM_IMUX7 CLBLM_R_X39Y37/CLBLM_M_A1 CLBLM_R_X39Y37/CLBLM_M_B1 CLBLM_R_X39Y37/CLBLM_M_C1 CLBLM_R_X39Y37/CLBLM_SW2A0 CLBLM_R_X39Y37/CLBLM_SW2A3 CLBLM_R_X41Y34/CLBLM_IMUX44 CLBLM_R_X41Y34/CLBLM_LOGIC_OUTS1 CLBLM_R_X41Y34/CLBLM_L_BQ CLBLM_R_X41Y34/CLBLM_M_D4 CLBLM_R_X41Y35/CLBLM_IMUX15 CLBLM_R_X41Y35/CLBLM_IMUX32 CLBLM_R_X41Y35/CLBLM_IMUX7 CLBLM_R_X41Y35/CLBLM_M_A1 CLBLM_R_X41Y35/CLBLM_M_B1 CLBLM_R_X41Y35/CLBLM_M_C1 CLBLM_R_X41Y36/CLBLM_IMUX15 CLBLM_R_X41Y36/CLBLM_IMUX32 CLBLM_R_X41Y36/CLBLM_IMUX7 CLBLM_R_X41Y36/CLBLM_M_A1 CLBLM_R_X41Y36/CLBLM_M_B1 CLBLM_R_X41Y36/CLBLM_M_C1 CLBLM_R_X41Y37/CLBLM_IMUX15 CLBLM_R_X41Y37/CLBLM_IMUX32 CLBLM_R_X41Y37/CLBLM_IMUX7 CLBLM_R_X41Y37/CLBLM_M_A1 CLBLM_R_X41Y37/CLBLM_M_B1 CLBLM_R_X41Y37/CLBLM_M_C1 CLBLM_R_X41Y38/CLBLM_IMUX15 CLBLM_R_X41Y38/CLBLM_IMUX32 CLBLM_R_X41Y38/CLBLM_IMUX7 CLBLM_R_X41Y38/CLBLM_M_A1 CLBLM_R_X41Y38/CLBLM_M_B1 CLBLM_R_X41Y38/CLBLM_M_C1 INT_L_X40Y34/EL1BEG2 INT_L_X40Y34/IMUX_L7 INT_L_X40Y34/SE2END3 INT_L_X40Y35/EL1BEG3 INT_L_X40Y35/NW2END_S0_0 INT_L_X40Y35/SW2A3 INT_L_X40Y36/EL1BEG_N3 INT_L_X40Y36/NW2END0 INT_L_X40Y36/SE2END3 INT_L_X40Y36/SW2BEG3 INT_L_X40Y37/EL1BEG3 INT_L_X40Y37/NW2END_S0_0 INT_L_X40Y37/SW2A0 INT_L_X40Y37/SW2A3 INT_L_X40Y38/EL1BEG3 INT_L_X40Y38/EL1BEG_N3 INT_L_X40Y38/NW2END0 INT_L_X40Y38/NW2END_S0_0 INT_L_X40Y38/SW2BEG0 INT_L_X40Y38/SW2BEG3 INT_L_X40Y38/WR1END1 INT_L_X40Y39/EL1BEG_N3 INT_L_X40Y39/NW2END0 INT_R_X39Y34/SE2A3 INT_R_X39Y35/IMUX15 INT_R_X39Y35/IMUX32 INT_R_X39Y35/IMUX7 INT_R_X39Y35/SE2BEG3 INT_R_X39Y35/SS2END0 INT_R_X39Y35/SW2END3 INT_R_X39Y36/SE2A3 INT_R_X39Y36/SS2A0 INT_R_X39Y36/SW2END_N0_3 INT_R_X39Y37/IMUX15 INT_R_X39Y37/IMUX32 INT_R_X39Y37/IMUX7 INT_R_X39Y37/SE2BEG3 INT_R_X39Y37/SS2BEG0 INT_R_X39Y37/SW2END0 INT_R_X39Y37/SW2END3 INT_R_X39Y38/SW2END_N0_3 INT_R_X41Y34/EL1END2 INT_R_X41Y34/IMUX44 INT_R_X41Y34/LOGIC_OUTS1 INT_R_X41Y34/NL1BEG0 INT_R_X41Y34/NL1END_S3_0 INT_R_X41Y35/EL1END3 INT_R_X41Y35/IMUX15 INT_R_X41Y35/IMUX32 INT_R_X41Y35/IMUX7 INT_R_X41Y35/NL1END0 INT_R_X41Y35/NR1BEG0 INT_R_X41Y35/NW2BEG0 INT_R_X41Y36/FAN_BOUNCE_S3_4 INT_R_X41Y36/IMUX15 INT_R_X41Y36/IMUX32 INT_R_X41Y36/IMUX7 INT_R_X41Y36/NN2BEG0 INT_R_X41Y36/NR1BEG0 INT_R_X41Y36/NR1END0 INT_R_X41Y36/NW2A0 INT_R_X41Y37/EL1END3 INT_R_X41Y37/FAN_ALT4 INT_R_X41Y37/FAN_BOUNCE4 INT_R_X41Y37/IMUX15 INT_R_X41Y37/IMUX32 INT_R_X41Y37/IMUX7 INT_R_X41Y37/NN2A0 INT_R_X41Y37/NN2END_S2_0 INT_R_X41Y37/NR1END0 INT_R_X41Y37/NW2BEG0 INT_R_X41Y38/EL1END3 INT_R_X41Y38/IMUX15 INT_R_X41Y38/IMUX32 INT_R_X41Y38/IMUX7 INT_R_X41Y38/NN2END0 INT_R_X41Y38/NW2A0 INT_R_X41Y38/NW2BEG0 INT_R_X41Y38/WR1BEG1 INT_R_X41Y39/NW2A0 VBRK_X99Y36/VBRK_SE2A3 VBRK_X99Y37/VBRK_SW2A3 VBRK_X99Y38/VBRK_SE2A3 VBRK_X99Y39/VBRK_SW2A0 VBRK_X99Y39/VBRK_SW2A3 
pips: CLBLL_L_X40Y34/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X41Y34/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X40Y34/INT_L.SE2END3->>EL1BEG2 INT_L_X40Y34/INT_L.SE2END3->>IMUX_L7 INT_L_X40Y36/INT_L.NW2END0->>EL1BEG_N3 INT_L_X40Y36/INT_L.SE2END3->>SW2BEG3 INT_L_X40Y38/INT_L.NW2END0->>EL1BEG_N3 INT_L_X40Y38/INT_L.NW2END_S0_0->>SW2BEG3 INT_L_X40Y38/INT_L.WR1END1->>SW2BEG0 INT_L_X40Y39/INT_L.NW2END0->>EL1BEG_N3 INT_R_X39Y35/INT_R.SS2END0->>IMUX32 INT_R_X39Y35/INT_R.SW2END3->>IMUX15 INT_R_X39Y35/INT_R.SW2END3->>IMUX7 INT_R_X39Y35/INT_R.SW2END3->>SE2BEG3 INT_R_X39Y37/INT_R.SW2END0->>IMUX32 INT_R_X39Y37/INT_R.SW2END0->>SS2BEG0 INT_R_X39Y37/INT_R.SW2END3->>IMUX15 INT_R_X39Y37/INT_R.SW2END3->>IMUX7 INT_R_X39Y37/INT_R.SW2END3->>SE2BEG3 INT_R_X41Y34/INT_R.EL1END2->>IMUX44 INT_R_X41Y34/INT_R.LOGIC_OUTS1->>NL1BEG0 INT_R_X41Y35/INT_R.EL1END3->>IMUX15 INT_R_X41Y35/INT_R.EL1END3->>IMUX7 INT_R_X41Y35/INT_R.NL1END0->>IMUX32 INT_R_X41Y35/INT_R.NL1END0->>NR1BEG0 INT_R_X41Y35/INT_R.NL1END0->>NW2BEG0 INT_R_X41Y36/INT_R.FAN_BOUNCE_S3_4->>IMUX15 INT_R_X41Y36/INT_R.FAN_BOUNCE_S3_4->>IMUX7 INT_R_X41Y36/INT_R.NR1END0->>IMUX32 INT_R_X41Y36/INT_R.NR1END0->>NN2BEG0 INT_R_X41Y36/INT_R.NR1END0->>NR1BEG0 INT_R_X41Y37/INT_R.EL1END3->>IMUX15 INT_R_X41Y37/INT_R.EL1END3->>IMUX7 INT_R_X41Y37/INT_R.FAN_ALT4->>FAN_BOUNCE4 INT_R_X41Y37/INT_R.NR1END0->>FAN_ALT4 INT_R_X41Y37/INT_R.NR1END0->>IMUX32 INT_R_X41Y37/INT_R.NR1END0->>NW2BEG0 INT_R_X41Y38/INT_R.EL1END3->>IMUX15 INT_R_X41Y38/INT_R.EL1END3->>IMUX7 INT_R_X41Y38/INT_R.NN2END0->>IMUX32 INT_R_X41Y38/INT_R.NN2END0->>NW2BEG0 INT_R_X41Y38/INT_R.NN2END0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/ADDRA1 - 
wires: CLBLL_L_X40Y35/CLBLL_SW2A2 CLBLL_L_X40Y35/CLBLL_WR1END1 CLBLL_L_X40Y37/CLBLL_NW2A3 CLBLL_L_X42Y35/CLBLL_NE2A0 CLBLL_L_X42Y35/CLBLL_WR1END1 CLBLM_R_X39Y35/CLBLM_IMUX18 CLBLM_R_X39Y35/CLBLM_IMUX2 CLBLM_R_X39Y35/CLBLM_IMUX29 CLBLM_R_X39Y35/CLBLM_M_A2 CLBLM_R_X39Y35/CLBLM_M_B2 CLBLM_R_X39Y35/CLBLM_M_C2 CLBLM_R_X39Y35/CLBLM_SW2A2 CLBLM_R_X39Y35/CLBLM_WR1END1 CLBLM_R_X39Y37/CLBLM_IMUX18 CLBLM_R_X39Y37/CLBLM_IMUX2 CLBLM_R_X39Y37/CLBLM_IMUX29 CLBLM_R_X39Y37/CLBLM_M_A2 CLBLM_R_X39Y37/CLBLM_M_B2 CLBLM_R_X39Y37/CLBLM_M_C2 CLBLM_R_X39Y37/CLBLM_NW2A3 CLBLM_R_X41Y34/CLBLM_IMUX16 CLBLM_R_X41Y34/CLBLM_IMUX33 CLBLM_R_X41Y34/CLBLM_IMUX40 CLBLM_R_X41Y34/CLBLM_LOGIC_OUTS0 CLBLM_R_X41Y34/CLBLM_L_AQ CLBLM_R_X41Y34/CLBLM_L_B3 CLBLM_R_X41Y34/CLBLM_L_C1 CLBLM_R_X41Y34/CLBLM_M_D1 CLBLM_R_X41Y35/CLBLM_IMUX18 CLBLM_R_X41Y35/CLBLM_IMUX2 CLBLM_R_X41Y35/CLBLM_IMUX29 CLBLM_R_X41Y35/CLBLM_M_A2 CLBLM_R_X41Y35/CLBLM_M_B2 CLBLM_R_X41Y35/CLBLM_M_C2 CLBLM_R_X41Y35/CLBLM_NE2A0 CLBLM_R_X41Y35/CLBLM_WR1END1 CLBLM_R_X41Y36/CLBLM_IMUX18 CLBLM_R_X41Y36/CLBLM_IMUX2 CLBLM_R_X41Y36/CLBLM_IMUX29 CLBLM_R_X41Y36/CLBLM_M_A2 CLBLM_R_X41Y36/CLBLM_M_B2 CLBLM_R_X41Y36/CLBLM_M_C2 CLBLM_R_X41Y37/CLBLM_IMUX18 CLBLM_R_X41Y37/CLBLM_IMUX2 CLBLM_R_X41Y37/CLBLM_IMUX29 CLBLM_R_X41Y37/CLBLM_M_A2 CLBLM_R_X41Y37/CLBLM_M_B2 CLBLM_R_X41Y37/CLBLM_M_C2 CLBLM_R_X41Y38/CLBLM_IMUX18 CLBLM_R_X41Y38/CLBLM_IMUX2 CLBLM_R_X41Y38/CLBLM_IMUX29 CLBLM_R_X41Y38/CLBLM_M_A2 CLBLM_R_X41Y38/CLBLM_M_B2 CLBLM_R_X41Y38/CLBLM_M_C2 INT_L_X40Y34/WR1END_S1_0 INT_L_X40Y35/SW2A2 INT_L_X40Y35/WR1BEG1 INT_L_X40Y35/WR1END0 INT_L_X40Y36/NW2BEG3 INT_L_X40Y36/SW2BEG2 INT_L_X40Y36/WR1END3 INT_L_X40Y37/NW2A3 INT_L_X42Y34/NE2END_S3_0 INT_L_X42Y35/NE2END0 INT_L_X42Y35/WR1BEG1 INT_R_X39Y35/IMUX18 INT_R_X39Y35/IMUX2 INT_R_X39Y35/IMUX29 INT_R_X39Y35/NN2BEG1 INT_R_X39Y35/SW2END2 INT_R_X39Y35/WR1END1 INT_R_X39Y36/NN2A1 INT_R_X39Y37/IMUX18 INT_R_X39Y37/IMUX2 INT_R_X39Y37/IMUX29 INT_R_X39Y37/NN2END1 INT_R_X39Y37/NW2END3 INT_R_X41Y34/FAN_ALT5 INT_R_X41Y34/FAN_BOUNCE5 INT_R_X41Y34/IMUX16 INT_R_X41Y34/IMUX33 INT_R_X41Y34/IMUX40 INT_R_X41Y34/LOGIC_OUTS0 INT_R_X41Y34/NE2BEG0 INT_R_X41Y34/NL1BEG2 INT_R_X41Y34/NL1BEG_N3 INT_R_X41Y34/WR1BEG_S0 INT_R_X41Y35/FAN_BOUNCE_S3_4 INT_R_X41Y35/IMUX18 INT_R_X41Y35/IMUX2 INT_R_X41Y35/IMUX29 INT_R_X41Y35/NE2A0 INT_R_X41Y35/NL1BEG1 INT_R_X41Y35/NL1END2 INT_R_X41Y35/NR1BEG2 INT_R_X41Y35/WR1BEG0 INT_R_X41Y35/WR1END1 INT_R_X41Y36/FAN_ALT4 INT_R_X41Y36/FAN_BOUNCE4 INT_R_X41Y36/IMUX18 INT_R_X41Y36/IMUX2 INT_R_X41Y36/IMUX29 INT_R_X41Y36/NL1BEG1 INT_R_X41Y36/NL1END1 INT_R_X41Y36/NR1BEG2 INT_R_X41Y36/NR1END2 INT_R_X41Y36/WR1BEG3 INT_R_X41Y37/IMUX18 INT_R_X41Y37/IMUX2 INT_R_X41Y37/IMUX29 INT_R_X41Y37/NL1BEG1 INT_R_X41Y37/NL1END1 INT_R_X41Y37/NR1BEG2 INT_R_X41Y37/NR1END2 INT_R_X41Y38/IMUX18 INT_R_X41Y38/IMUX2 INT_R_X41Y38/IMUX29 INT_R_X41Y38/NL1END1 INT_R_X41Y38/NR1END2 VBRK_X99Y37/VBRK_SW2A2 VBRK_X99Y37/VBRK_WR1END1 VBRK_X99Y39/VBRK_NW2A3 
pips: CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X41Y34/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 INT_L_X40Y35/INT_L.WR1END0->>WR1BEG1 INT_L_X40Y36/INT_L.WR1END3->>NW2BEG3 INT_L_X40Y36/INT_L.WR1END3->>SW2BEG2 INT_L_X42Y35/INT_L.NE2END0->>WR1BEG1 INT_R_X39Y35/INT_R.SW2END2->>IMUX29 INT_R_X39Y35/INT_R.WR1END1->>IMUX18 INT_R_X39Y35/INT_R.WR1END1->>IMUX2 INT_R_X39Y35/INT_R.WR1END1->>NN2BEG1 INT_R_X39Y37/INT_R.NN2END1->>IMUX18 INT_R_X39Y37/INT_R.NN2END1->>IMUX2 INT_R_X39Y37/INT_R.NW2END3->>IMUX29 INT_R_X41Y34/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X41Y34/INT_R.FAN_BOUNCE5->>IMUX33 INT_R_X41Y34/INT_R.LOGIC_OUTS0->>IMUX16 INT_R_X41Y34/INT_R.LOGIC_OUTS0->>IMUX40 INT_R_X41Y34/INT_R.LOGIC_OUTS0->>NE2BEG0 INT_R_X41Y34/INT_R.LOGIC_OUTS0->>NL1BEG_N3 INT_R_X41Y34/INT_R.NL1BEG_N3->>FAN_ALT5 INT_R_X41Y34/INT_R.NL1BEG_N3->>NL1BEG2 INT_R_X41Y34/INT_R.NL1BEG_N3->>WR1BEG_S0 INT_R_X41Y35/INT_R.FAN_BOUNCE_S3_4->>IMUX29 INT_R_X41Y35/INT_R.NL1END2->>NL1BEG1 INT_R_X41Y35/INT_R.NL1END2->>NR1BEG2 INT_R_X41Y35/INT_R.WR1END1->>IMUX18 INT_R_X41Y35/INT_R.WR1END1->>IMUX2 INT_R_X41Y36/INT_R.FAN_ALT4->>FAN_BOUNCE4 INT_R_X41Y36/INT_R.NL1END1->>FAN_ALT4 INT_R_X41Y36/INT_R.NL1END1->>IMUX18 INT_R_X41Y36/INT_R.NL1END1->>IMUX2 INT_R_X41Y36/INT_R.NR1END2->>IMUX29 INT_R_X41Y36/INT_R.NR1END2->>NL1BEG1 INT_R_X41Y36/INT_R.NR1END2->>NR1BEG2 INT_R_X41Y36/INT_R.NR1END2->>WR1BEG3 INT_R_X41Y37/INT_R.NL1END1->>IMUX18 INT_R_X41Y37/INT_R.NL1END1->>IMUX2 INT_R_X41Y37/INT_R.NR1END2->>IMUX29 INT_R_X41Y37/INT_R.NR1END2->>NL1BEG1 INT_R_X41Y37/INT_R.NR1END2->>NR1BEG2 INT_R_X41Y38/INT_R.NL1END1->>IMUX18 INT_R_X41Y38/INT_R.NL1END1->>IMUX2 INT_R_X41Y38/INT_R.NR1END2->>IMUX29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/ADDRA2 - 
wires: CLBLL_L_X40Y33/CLBLL_IMUX38 CLBLL_L_X40Y33/CLBLL_LL_D3 CLBLL_L_X40Y34/CLBLL_EL1BEG3 CLBLL_L_X40Y35/CLBLL_NW2A0 CLBLM_R_X39Y34/CLBLM_EL1BEG3 CLBLM_R_X39Y35/CLBLM_IMUX1 CLBLM_R_X39Y35/CLBLM_IMUX17 CLBLM_R_X39Y35/CLBLM_IMUX22 CLBLM_R_X39Y35/CLBLM_M_A3 CLBLM_R_X39Y35/CLBLM_M_B3 CLBLM_R_X39Y35/CLBLM_M_C3 CLBLM_R_X39Y35/CLBLM_NW2A0 CLBLM_R_X39Y37/CLBLM_IMUX1 CLBLM_R_X39Y37/CLBLM_IMUX17 CLBLM_R_X39Y37/CLBLM_IMUX22 CLBLM_R_X39Y37/CLBLM_M_A3 CLBLM_R_X39Y37/CLBLM_M_B3 CLBLM_R_X39Y37/CLBLM_M_C3 CLBLM_R_X41Y34/CLBLM_IMUX14 CLBLM_R_X41Y34/CLBLM_IMUX30 CLBLM_R_X41Y34/CLBLM_IMUX38 CLBLM_R_X41Y34/CLBLM_LOGIC_OUTS17 CLBLM_R_X41Y34/CLBLM_L_B1 CLBLM_R_X41Y34/CLBLM_L_BMUX CLBLM_R_X41Y34/CLBLM_L_C5 CLBLM_R_X41Y34/CLBLM_M_D3 CLBLM_R_X41Y35/CLBLM_IMUX1 CLBLM_R_X41Y35/CLBLM_IMUX17 CLBLM_R_X41Y35/CLBLM_IMUX22 CLBLM_R_X41Y35/CLBLM_M_A3 CLBLM_R_X41Y35/CLBLM_M_B3 CLBLM_R_X41Y35/CLBLM_M_C3 CLBLM_R_X41Y36/CLBLM_IMUX1 CLBLM_R_X41Y36/CLBLM_IMUX17 CLBLM_R_X41Y36/CLBLM_IMUX22 CLBLM_R_X41Y36/CLBLM_M_A3 CLBLM_R_X41Y36/CLBLM_M_B3 CLBLM_R_X41Y36/CLBLM_M_C3 CLBLM_R_X41Y37/CLBLM_IMUX1 CLBLM_R_X41Y37/CLBLM_IMUX17 CLBLM_R_X41Y37/CLBLM_IMUX22 CLBLM_R_X41Y37/CLBLM_M_A3 CLBLM_R_X41Y37/CLBLM_M_B3 CLBLM_R_X41Y37/CLBLM_M_C3 CLBLM_R_X41Y38/CLBLM_IMUX1 CLBLM_R_X41Y38/CLBLM_IMUX17 CLBLM_R_X41Y38/CLBLM_IMUX22 CLBLM_R_X41Y38/CLBLM_M_A3 CLBLM_R_X41Y38/CLBLM_M_B3 CLBLM_R_X41Y38/CLBLM_M_C3 INT_L_X40Y33/IMUX_L38 INT_L_X40Y33/SW2END3 INT_L_X40Y34/EL1END3 INT_L_X40Y34/ER1BEG_S0 INT_L_X40Y34/NW2BEG0 INT_L_X40Y34/SW2END_N0_3 INT_L_X40Y35/ER1BEG0 INT_L_X40Y35/NW2A0 INT_R_X39Y34/EL1BEG3 INT_R_X39Y34/NW2END_S0_0 INT_R_X39Y35/EL1BEG_N3 INT_R_X39Y35/FAN_ALT5 INT_R_X39Y35/FAN_BOUNCE5 INT_R_X39Y35/IMUX1 INT_R_X39Y35/IMUX17 INT_R_X39Y35/IMUX22 INT_R_X39Y35/NL1BEG_N3 INT_R_X39Y35/NN2BEG0 INT_R_X39Y35/NW2END0 INT_R_X39Y36/NN2A0 INT_R_X39Y36/NN2END_S2_0 INT_R_X39Y37/IMUX1 INT_R_X39Y37/IMUX17 INT_R_X39Y37/IMUX22 INT_R_X39Y37/NL1BEG_N3 INT_R_X39Y37/NN2END0 INT_R_X41Y33/SW2A3 INT_R_X41Y34/IMUX14 INT_R_X41Y34/IMUX30 INT_R_X41Y34/IMUX38 INT_R_X41Y34/LOGIC_OUTS17 INT_R_X41Y34/NR1BEG3 INT_R_X41Y34/SW2BEG3 INT_R_X41Y35/BYP_ALT7 INT_R_X41Y35/BYP_BOUNCE7 INT_R_X41Y35/ER1END0 INT_R_X41Y35/IMUX1 INT_R_X41Y35/IMUX17 INT_R_X41Y35/IMUX22 INT_R_X41Y35/NR1BEG3 INT_R_X41Y35/NR1END3 INT_R_X41Y36/BYP_ALT7 INT_R_X41Y36/BYP_BOUNCE7 INT_R_X41Y36/BYP_BOUNCE_N3_7 INT_R_X41Y36/IMUX1 INT_R_X41Y36/IMUX17 INT_R_X41Y36/IMUX22 INT_R_X41Y36/NR1BEG3 INT_R_X41Y36/NR1END3 INT_R_X41Y37/BYP_ALT7 INT_R_X41Y37/BYP_BOUNCE7 INT_R_X41Y37/BYP_BOUNCE_N3_7 INT_R_X41Y37/IMUX1 INT_R_X41Y37/IMUX17 INT_R_X41Y37/IMUX22 INT_R_X41Y37/NR1BEG3 INT_R_X41Y37/NR1END3 INT_R_X41Y38/BYP_BOUNCE_N3_7 INT_R_X41Y38/IMUX1 INT_R_X41Y38/IMUX17 INT_R_X41Y38/IMUX22 INT_R_X41Y38/NR1END3 VBRK_X99Y36/VBRK_EL1BEG3 VBRK_X99Y37/VBRK_NW2A0 
pips: CLBLL_L_X40Y33/CLBLL_L.CLBLL_IMUX38->CLBLL_LL_D3 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X41Y34/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 INT_L_X40Y33/INT_L.SW2END3->>IMUX_L38 INT_L_X40Y34/INT_L.EL1END3->>ER1BEG_S0 INT_L_X40Y34/INT_L.SW2END_N0_3->>NW2BEG0 INT_R_X39Y35/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X39Y35/INT_R.FAN_BOUNCE5->>IMUX1 INT_R_X39Y35/INT_R.FAN_BOUNCE5->>IMUX17 INT_R_X39Y35/INT_R.NL1BEG_N3->>FAN_ALT5 INT_R_X39Y35/INT_R.NL1BEG_N3->>IMUX22 INT_R_X39Y35/INT_R.NW2END0->>EL1BEG_N3 INT_R_X39Y35/INT_R.NW2END0->>NL1BEG_N3 INT_R_X39Y35/INT_R.NW2END0->>NN2BEG0 INT_R_X39Y37/INT_R.NL1BEG_N3->>IMUX22 INT_R_X39Y37/INT_R.NN2END0->>IMUX1 INT_R_X39Y37/INT_R.NN2END0->>IMUX17 INT_R_X39Y37/INT_R.NN2END0->>NL1BEG_N3 INT_R_X41Y34/INT_R.LOGIC_OUTS17->>IMUX14 INT_R_X41Y34/INT_R.LOGIC_OUTS17->>IMUX30 INT_R_X41Y34/INT_R.LOGIC_OUTS17->>IMUX38 INT_R_X41Y34/INT_R.LOGIC_OUTS17->>NR1BEG3 INT_R_X41Y34/INT_R.LOGIC_OUTS17->>SW2BEG3 INT_R_X41Y35/INT_R.BYP_ALT7->>BYP_BOUNCE7 INT_R_X41Y35/INT_R.ER1END0->>IMUX1 INT_R_X41Y35/INT_R.ER1END0->>IMUX17 INT_R_X41Y35/INT_R.NR1END3->>BYP_ALT7 INT_R_X41Y35/INT_R.NR1END3->>IMUX22 INT_R_X41Y35/INT_R.NR1END3->>NR1BEG3 INT_R_X41Y36/INT_R.BYP_ALT7->>BYP_BOUNCE7 INT_R_X41Y36/INT_R.BYP_BOUNCE_N3_7->>IMUX1 INT_R_X41Y36/INT_R.BYP_BOUNCE_N3_7->>IMUX17 INT_R_X41Y36/INT_R.NR1END3->>BYP_ALT7 INT_R_X41Y36/INT_R.NR1END3->>IMUX22 INT_R_X41Y36/INT_R.NR1END3->>NR1BEG3 INT_R_X41Y37/INT_R.BYP_ALT7->>BYP_BOUNCE7 INT_R_X41Y37/INT_R.BYP_BOUNCE_N3_7->>IMUX1 INT_R_X41Y37/INT_R.BYP_BOUNCE_N3_7->>IMUX17 INT_R_X41Y37/INT_R.NR1END3->>BYP_ALT7 INT_R_X41Y37/INT_R.NR1END3->>IMUX22 INT_R_X41Y37/INT_R.NR1END3->>NR1BEG3 INT_R_X41Y38/INT_R.BYP_BOUNCE_N3_7->>IMUX1 INT_R_X41Y38/INT_R.BYP_BOUNCE_N3_7->>IMUX17 INT_R_X41Y38/INT_R.NR1END3->>IMUX22 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/ADDRA3 - 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/ADDRA4 - 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/ADDRD0 - 
wires: CLBLL_L_X40Y35/CLBLL_WR1END0 CLBLL_L_X40Y37/CLBLL_EE2BEG0 CLBLL_L_X42Y34/CLBLL_WL1END3 CLBLL_L_X42Y35/CLBLL_IMUX1 CLBLL_L_X42Y35/CLBLL_IMUX17 CLBLL_L_X42Y35/CLBLL_LL_A3 CLBLL_L_X42Y35/CLBLL_LL_AQ CLBLL_L_X42Y35/CLBLL_LL_B3 CLBLL_L_X42Y35/CLBLL_LOGIC_OUTS4 CLBLL_L_X42Y36/CLBLL_NW2A0 CLBLM_R_X39Y35/CLBLM_IMUX40 CLBLM_R_X39Y35/CLBLM_M_D1 CLBLM_R_X39Y35/CLBLM_WR1END0 CLBLM_R_X39Y37/CLBLM_EE2BEG0 CLBLM_R_X39Y37/CLBLM_IMUX40 CLBLM_R_X39Y37/CLBLM_M_D1 CLBLM_R_X41Y34/CLBLM_IMUX23 CLBLM_R_X41Y34/CLBLM_IMUX47 CLBLM_R_X41Y34/CLBLM_L_C3 CLBLM_R_X41Y34/CLBLM_M_D5 CLBLM_R_X41Y34/CLBLM_WL1END3 CLBLM_R_X41Y35/CLBLM_IMUX40 CLBLM_R_X41Y35/CLBLM_M_D1 CLBLM_R_X41Y36/CLBLM_IMUX40 CLBLM_R_X41Y36/CLBLM_M_D1 CLBLM_R_X41Y36/CLBLM_NW2A0 CLBLM_R_X41Y37/CLBLM_IMUX40 CLBLM_R_X41Y37/CLBLM_M_D1 CLBLM_R_X41Y38/CLBLM_IMUX40 CLBLM_R_X41Y38/CLBLM_M_D1 INT_L_X38Y35/NW2END_S0_0 INT_L_X38Y36/NE2BEG0 INT_L_X38Y36/NW2END0 INT_L_X38Y37/NE2A0 INT_L_X40Y34/WL1END2 INT_L_X40Y34/WR1BEG_S0 INT_L_X40Y35/WR1BEG0 INT_L_X40Y37/EE2A0 INT_L_X42Y34/WL1BEG3 INT_L_X42Y35/IMUX_L1 INT_L_X42Y35/IMUX_L17 INT_L_X42Y35/LOGIC_OUTS_L4 INT_L_X42Y35/NW2BEG0 INT_L_X42Y35/WL1BEG_N3 INT_L_X42Y36/NW2A0 INT_R_X39Y34/WR1END_S1_0 INT_R_X39Y35/IMUX40 INT_R_X39Y35/NW2BEG0 INT_R_X39Y35/WR1END0 INT_R_X39Y36/NE2END_S3_0 INT_R_X39Y36/NW2A0 INT_R_X39Y37/EE2BEG0 INT_R_X39Y37/IMUX40 INT_R_X39Y37/NE2END0 INT_R_X41Y34/IMUX23 INT_R_X41Y34/IMUX47 INT_R_X41Y34/WL1BEG2 INT_R_X41Y34/WL1END3 INT_R_X41Y35/IMUX40 INT_R_X41Y35/NW2END_S0_0 INT_R_X41Y35/SS2END0 INT_R_X41Y35/WL1END_N1_3 INT_R_X41Y36/IMUX40 INT_R_X41Y36/NW2END0 INT_R_X41Y36/SS2A0 INT_R_X41Y37/EE2END0 INT_R_X41Y37/IMUX40 INT_R_X41Y37/NR1BEG0 INT_R_X41Y37/SS2BEG0 INT_R_X41Y38/IMUX40 INT_R_X41Y38/NR1END0 VBRK_X99Y37/VBRK_WR1END0 VBRK_X99Y39/VBRK_EE2BEG0 
pips: CLBLL_L_X42Y35/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X42Y35/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_L_X42Y35/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 INT_L_X38Y36/INT_L.NW2END0->>NE2BEG0 INT_L_X40Y34/INT_L.WL1END2->>WR1BEG_S0 INT_L_X42Y35/INT_L.LOGIC_OUTS_L4->>IMUX_L1 INT_L_X42Y35/INT_L.LOGIC_OUTS_L4->>IMUX_L17 INT_L_X42Y35/INT_L.LOGIC_OUTS_L4->>NW2BEG0 INT_L_X42Y35/INT_L.LOGIC_OUTS_L4->>WL1BEG_N3 INT_R_X39Y35/INT_R.WR1END0->>IMUX40 INT_R_X39Y35/INT_R.WR1END0->>NW2BEG0 INT_R_X39Y37/INT_R.NE2END0->>EE2BEG0 INT_R_X39Y37/INT_R.NE2END0->>IMUX40 INT_R_X41Y34/INT_R.WL1END3->>IMUX23 INT_R_X41Y34/INT_R.WL1END3->>IMUX47 INT_R_X41Y34/INT_R.WL1END3->>WL1BEG2 INT_R_X41Y35/INT_R.SS2END0->>IMUX40 INT_R_X41Y36/INT_R.NW2END0->>IMUX40 INT_R_X41Y37/INT_R.EE2END0->>IMUX40 INT_R_X41Y37/INT_R.EE2END0->>NR1BEG0 INT_R_X41Y37/INT_R.EE2END0->>SS2BEG0 INT_R_X41Y38/INT_R.NR1END0->>IMUX40 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/ADDRD1 - 
wires: CLBLL_L_X40Y35/CLBLL_WR1END3 CLBLL_L_X40Y36/CLBLL_EE2BEG2 CLBLL_L_X40Y37/CLBLL_EE2BEG2 CLBLL_L_X40Y38/CLBLL_NE2A2 CLBLL_L_X42Y34/CLBLL_SW2A1 CLBLL_L_X42Y35/CLBLL_IMUX24 CLBLL_L_X42Y35/CLBLL_IMUX32 CLBLL_L_X42Y35/CLBLL_IMUX8 CLBLL_L_X42Y35/CLBLL_LL_A5 CLBLL_L_X42Y35/CLBLL_LL_B5 CLBLL_L_X42Y35/CLBLL_LL_BQ CLBLL_L_X42Y35/CLBLL_LL_C1 CLBLL_L_X42Y35/CLBLL_LOGIC_OUTS5 CLBLL_L_X42Y35/CLBLL_WW2A1 CLBLL_L_X42Y38/CLBLL_EE2A2 CLBLL_L_X42Y38/CLBLL_WR1END3 CLBLM_R_X39Y35/CLBLM_IMUX45 CLBLM_R_X39Y35/CLBLM_M_D2 CLBLM_R_X39Y35/CLBLM_WR1END3 CLBLM_R_X39Y36/CLBLM_EE2BEG2 CLBLM_R_X39Y37/CLBLM_EE2BEG2 CLBLM_R_X39Y37/CLBLM_IMUX45 CLBLM_R_X39Y37/CLBLM_M_D2 CLBLM_R_X39Y38/CLBLM_NE2A2 CLBLM_R_X41Y34/CLBLM_IMUX34 CLBLM_R_X41Y34/CLBLM_IMUX43 CLBLM_R_X41Y34/CLBLM_L_C6 CLBLM_R_X41Y34/CLBLM_M_D6 CLBLM_R_X41Y34/CLBLM_SW2A1 CLBLM_R_X41Y35/CLBLM_IMUX45 CLBLM_R_X41Y35/CLBLM_M_D2 CLBLM_R_X41Y35/CLBLM_WW2A1 CLBLM_R_X41Y36/CLBLM_IMUX45 CLBLM_R_X41Y36/CLBLM_M_D2 CLBLM_R_X41Y37/CLBLM_IMUX45 CLBLM_R_X41Y37/CLBLM_M_D2 CLBLM_R_X41Y38/CLBLM_EE2A2 CLBLM_R_X41Y38/CLBLM_IMUX45 CLBLM_R_X41Y38/CLBLM_M_D2 CLBLM_R_X41Y38/CLBLM_WR1END3 INT_L_X40Y35/ER1BEG2 INT_L_X40Y35/WR1BEG3 INT_L_X40Y35/WW2END1 INT_L_X40Y36/EE2A2 INT_L_X40Y37/EE2A2 INT_L_X40Y38/EE2BEG2 INT_L_X40Y38/NE2END2 INT_L_X42Y34/FAN_BOUNCE_S3_2 INT_L_X42Y34/SW2A1 INT_L_X42Y35/FAN_ALT2 INT_L_X42Y35/FAN_BOUNCE2 INT_L_X42Y35/IMUX_L24 INT_L_X42Y35/IMUX_L32 INT_L_X42Y35/IMUX_L8 INT_L_X42Y35/LOGIC_OUTS_L5 INT_L_X42Y35/SW2BEG1 INT_L_X42Y35/WW2BEG1 INT_L_X42Y38/EE2END2 INT_L_X42Y38/WR1BEG3 INT_R_X39Y35/IMUX45 INT_R_X39Y35/NL1BEG2 INT_R_X39Y35/WR1END3 INT_R_X39Y36/EE2BEG2 INT_R_X39Y36/NL1END2 INT_R_X39Y36/NR1BEG2 INT_R_X39Y37/EE2BEG2 INT_R_X39Y37/IMUX45 INT_R_X39Y37/NE2BEG2 INT_R_X39Y37/NR1END2 INT_R_X39Y38/NE2A2 INT_R_X41Y34/IMUX34 INT_R_X41Y34/IMUX43 INT_R_X41Y34/SW2END1 INT_R_X41Y35/ER1END2 INT_R_X41Y35/IMUX45 INT_R_X41Y35/WW2A1 INT_R_X41Y36/EE2END2 INT_R_X41Y36/IMUX45 INT_R_X41Y37/EE2END2 INT_R_X41Y37/IMUX45 INT_R_X41Y38/EE2A2 INT_R_X41Y38/IMUX45 INT_R_X41Y38/WR1END3 VBRK_X99Y37/VBRK_WR1END3 VBRK_X99Y38/VBRK_EE2BEG2 VBRK_X99Y39/VBRK_EE2BEG2 VBRK_X99Y40/VBRK_NE2A2 
pips: CLBLL_L_X42Y35/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_L_X42Y35/CLBLL_L.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_L_X42Y35/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_L_X42Y35/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 INT_L_X40Y35/INT_L.WW2END1->>ER1BEG2 INT_L_X40Y35/INT_L.WW2END1->>WR1BEG3 INT_L_X40Y38/INT_L.NE2END2->>EE2BEG2 INT_L_X42Y35/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X42Y35/INT_L.FAN_BOUNCE2->>IMUX_L24 INT_L_X42Y35/INT_L.FAN_BOUNCE2->>IMUX_L32 INT_L_X42Y35/INT_L.FAN_BOUNCE2->>IMUX_L8 INT_L_X42Y35/INT_L.LOGIC_OUTS_L5->>FAN_ALT2 INT_L_X42Y35/INT_L.LOGIC_OUTS_L5->>SW2BEG1 INT_L_X42Y35/INT_L.LOGIC_OUTS_L5->>WW2BEG1 INT_L_X42Y38/INT_L.EE2END2->>WR1BEG3 INT_R_X39Y35/INT_R.WR1END3->>IMUX45 INT_R_X39Y35/INT_R.WR1END3->>NL1BEG2 INT_R_X39Y36/INT_R.NL1END2->>EE2BEG2 INT_R_X39Y36/INT_R.NL1END2->>NR1BEG2 INT_R_X39Y37/INT_R.NR1END2->>EE2BEG2 INT_R_X39Y37/INT_R.NR1END2->>IMUX45 INT_R_X39Y37/INT_R.NR1END2->>NE2BEG2 INT_R_X41Y34/INT_R.SW2END1->>IMUX34 INT_R_X41Y34/INT_R.SW2END1->>IMUX43 INT_R_X41Y35/INT_R.ER1END2->>IMUX45 INT_R_X41Y36/INT_R.EE2END2->>IMUX45 INT_R_X41Y37/INT_R.EE2END2->>IMUX45 INT_R_X41Y38/INT_R.WR1END3->>IMUX45 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/ADDRD2 - 
wires: CLBLL_L_X40Y34/CLBLL_ER1BEG3 CLBLL_L_X40Y34/CLBLL_WW2END2 CLBLL_L_X40Y35/CLBLL_NE4BEG3 CLBLL_L_X40Y35/CLBLL_WW2END2 CLBLL_L_X40Y37/CLBLL_EE2BEG3 CLBLL_L_X42Y34/CLBLL_SW2A2 CLBLL_L_X42Y35/CLBLL_IMUX31 CLBLL_L_X42Y35/CLBLL_IMUX7 CLBLL_L_X42Y35/CLBLL_LL_A1 CLBLL_L_X42Y35/CLBLL_LL_C5 CLBLL_L_X42Y35/CLBLL_LL_CQ CLBLL_L_X42Y35/CLBLL_LOGIC_OUTS6 CLBLL_L_X42Y35/CLBLL_WR1END3 CLBLM_R_X39Y34/CLBLM_ER1BEG3 CLBLM_R_X39Y34/CLBLM_WW2END2 CLBLM_R_X39Y35/CLBLM_IMUX38 CLBLM_R_X39Y35/CLBLM_M_D3 CLBLM_R_X39Y35/CLBLM_NE4BEG3 CLBLM_R_X39Y35/CLBLM_WW2END2 CLBLM_R_X39Y37/CLBLM_EE2BEG3 CLBLM_R_X39Y37/CLBLM_IMUX38 CLBLM_R_X39Y37/CLBLM_M_D3 CLBLM_R_X41Y34/CLBLM_IMUX21 CLBLM_R_X41Y34/CLBLM_IMUX45 CLBLM_R_X41Y34/CLBLM_L_C4 CLBLM_R_X41Y34/CLBLM_M_D2 CLBLM_R_X41Y34/CLBLM_SW2A2 CLBLM_R_X41Y35/CLBLM_IMUX38 CLBLM_R_X41Y35/CLBLM_M_D3 CLBLM_R_X41Y35/CLBLM_WR1END3 CLBLM_R_X41Y36/CLBLM_IMUX38 CLBLM_R_X41Y36/CLBLM_M_D3 CLBLM_R_X41Y37/CLBLM_IMUX38 CLBLM_R_X41Y37/CLBLM_M_D3 CLBLM_R_X41Y38/CLBLM_IMUX38 CLBLM_R_X41Y38/CLBLM_M_D3 INT_L_X38Y36/NE2BEG3 INT_L_X38Y36/NW2END3 INT_L_X38Y37/NE2A3 INT_L_X40Y34/ER1END3 INT_L_X40Y34/NE2BEG3 INT_L_X40Y34/WW2A2 INT_L_X40Y35/ER1END_N3_3 INT_L_X40Y35/NE2A3 INT_L_X40Y35/NE6A3 INT_L_X40Y35/WW2A2 INT_L_X40Y36/NE6B3 INT_L_X40Y37/EE2A3 INT_L_X40Y37/NE6C3 INT_L_X40Y38/NE6D3 INT_L_X40Y39/NE6E3 INT_L_X42Y34/SW2A2 INT_L_X42Y35/BYP_ALT3 INT_L_X42Y35/BYP_BOUNCE3 INT_L_X42Y35/IMUX_L31 INT_L_X42Y35/IMUX_L7 INT_L_X42Y35/LOGIC_OUTS_L6 INT_L_X42Y35/SW2BEG2 INT_L_X42Y35/WR1BEG3 INT_L_X42Y36/BYP_BOUNCE_N3_3 INT_R_X39Y34/ER1BEG3 INT_R_X39Y34/WW2END2 INT_R_X39Y35/IMUX38 INT_R_X39Y35/NE6BEG3 INT_R_X39Y35/NW2BEG3 INT_R_X39Y35/WW2END2 INT_R_X39Y36/NW2A3 INT_R_X39Y37/EE2BEG3 INT_R_X39Y37/IMUX38 INT_R_X39Y37/NE2END3 INT_R_X41Y34/IMUX21 INT_R_X41Y34/IMUX45 INT_R_X41Y34/SW2END2 INT_R_X41Y34/WW2BEG2 INT_R_X41Y35/IMUX38 INT_R_X41Y35/NE2END3 INT_R_X41Y35/WR1END3 INT_R_X41Y35/WW2BEG2 INT_R_X41Y36/IMUX38 INT_R_X41Y36/SL1END3 INT_R_X41Y37/EE2END3 INT_R_X41Y37/IMUX38 INT_R_X41Y37/SL1BEG3 INT_R_X41Y38/IMUX38 INT_R_X41Y38/SL1END3 INT_R_X41Y39/NE6END3 INT_R_X41Y39/SL1BEG3 VBRK_X99Y36/VBRK_ER1BEG3 VBRK_X99Y36/VBRK_WW2END2 VBRK_X99Y37/VBRK_NE4BEG3 VBRK_X99Y37/VBRK_WW2END2 VBRK_X99Y39/VBRK_EE2BEG3 
pips: CLBLL_L_X42Y35/CLBLL_L.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_L_X42Y35/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_L_X42Y35/CLBLL_L.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 INT_L_X38Y36/INT_L.NW2END3->>NE2BEG3 INT_L_X40Y34/INT_L.ER1END3->>NE2BEG3 INT_L_X42Y35/INT_L.BYP_ALT3->>BYP_BOUNCE3 INT_L_X42Y35/INT_L.BYP_BOUNCE3->>IMUX_L31 INT_L_X42Y35/INT_L.BYP_BOUNCE3->>IMUX_L7 INT_L_X42Y35/INT_L.LOGIC_OUTS_L6->>BYP_ALT3 INT_L_X42Y35/INT_L.LOGIC_OUTS_L6->>SW2BEG2 INT_L_X42Y35/INT_L.LOGIC_OUTS_L6->>WR1BEG3 INT_R_X39Y34/INT_R.WW2END2->>ER1BEG3 INT_R_X39Y35/INT_R.WW2END2->>IMUX38 INT_R_X39Y35/INT_R.WW2END2->>NE6BEG3 INT_R_X39Y35/INT_R.WW2END2->>NW2BEG3 INT_R_X39Y37/INT_R.NE2END3->>EE2BEG3 INT_R_X39Y37/INT_R.NE2END3->>IMUX38 INT_R_X41Y34/INT_R.SW2END2->>IMUX21 INT_R_X41Y34/INT_R.SW2END2->>IMUX45 INT_R_X41Y34/INT_R.SW2END2->>WW2BEG2 INT_R_X41Y35/INT_R.NE2END3->>IMUX38 INT_R_X41Y35/INT_R.WR1END3->>WW2BEG2 INT_R_X41Y36/INT_R.SL1END3->>IMUX38 INT_R_X41Y37/INT_R.EE2END3->>IMUX38 INT_R_X41Y37/INT_R.EE2END3->>SL1BEG3 INT_R_X41Y38/INT_R.SL1END3->>IMUX38 INT_R_X41Y39/INT_R.NE6END3->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/ADDRD3 - 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/ADDRD4 - 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/WE - 
wires: CLBLL_L_X40Y36/CLBLL_NE2A2 CLBLL_L_X40Y37/CLBLL_NW2A2 CLBLL_L_X40Y38/CLBLL_EE2BEG2 CLBLL_L_X42Y35/CLBLL_IMUX12 CLBLL_L_X42Y35/CLBLL_IMUX29 CLBLL_L_X42Y35/CLBLL_IMUX4 CLBLL_L_X42Y35/CLBLL_LL_A6 CLBLL_L_X42Y35/CLBLL_LL_B6 CLBLL_L_X42Y35/CLBLL_LL_C2 CLBLL_L_X42Y35/CLBLL_SE2A2 CLBLM_R_X39Y32/CLBLM_LOGIC_OUTS16 CLBLM_R_X39Y32/CLBLM_L_AMUX CLBLM_R_X39Y35/CLBLM_FAN7 CLBLM_R_X39Y35/CLBLM_M_CE CLBLM_R_X39Y36/CLBLM_NE2A2 CLBLM_R_X39Y37/CLBLM_FAN7 CLBLM_R_X39Y37/CLBLM_M_CE CLBLM_R_X39Y37/CLBLM_NW2A2 CLBLM_R_X39Y38/CLBLM_EE2BEG2 CLBLM_R_X41Y35/CLBLM_FAN7 CLBLM_R_X41Y35/CLBLM_M_CE CLBLM_R_X41Y35/CLBLM_SE2A2 CLBLM_R_X41Y36/CLBLM_FAN7 CLBLM_R_X41Y36/CLBLM_M_CE CLBLM_R_X41Y37/CLBLM_FAN7 CLBLM_R_X41Y37/CLBLM_M_CE CLBLM_R_X41Y38/CLBLM_FAN7 CLBLM_R_X41Y38/CLBLM_M_CE INT_L_X38Y35/SE2A2 INT_L_X38Y36/SE2BEG2 INT_L_X38Y36/SW2END2 INT_L_X40Y36/NE2END2 INT_L_X40Y36/NW2BEG2 INT_L_X40Y37/NW2A2 INT_L_X40Y38/EE2A2 INT_L_X42Y35/IMUX_L12 INT_L_X42Y35/IMUX_L29 INT_L_X42Y35/IMUX_L4 INT_L_X42Y35/SE2END2 INT_R_X39Y32/LOGIC_OUTS16 INT_R_X39Y32/NN6BEG2 INT_R_X39Y33/NN6A2 INT_R_X39Y34/NN6B2 INT_R_X39Y35/FAN7 INT_R_X39Y35/FAN_ALT7 INT_R_X39Y35/NE2BEG2 INT_R_X39Y35/NN6C2 INT_R_X39Y35/SE2END2 INT_R_X39Y36/NE2A2 INT_R_X39Y36/NN6D2 INT_R_X39Y36/SW2A2 INT_R_X39Y37/FAN7 INT_R_X39Y37/FAN_ALT7 INT_R_X39Y37/NN6E2 INT_R_X39Y37/NW2END2 INT_R_X39Y37/SR1END2 INT_R_X39Y37/SW2BEG2 INT_R_X39Y38/EE2BEG2 INT_R_X39Y38/NN6END2 INT_R_X39Y38/SR1BEG2 INT_R_X41Y35/FAN7 INT_R_X41Y35/FAN_ALT7 INT_R_X41Y35/SE2A2 INT_R_X41Y35/SL1END2 INT_R_X41Y36/FAN7 INT_R_X41Y36/FAN_ALT7 INT_R_X41Y36/SE2BEG2 INT_R_X41Y36/SL1BEG2 INT_R_X41Y36/SL1END2 INT_R_X41Y37/FAN7 INT_R_X41Y37/FAN_ALT7 INT_R_X41Y37/SL1BEG2 INT_R_X41Y37/SL1END2 INT_R_X41Y38/EE2END2 INT_R_X41Y38/FAN7 INT_R_X41Y38/FAN_ALT7 INT_R_X41Y38/SL1BEG2 VBRK_X99Y38/VBRK_NE2A2 VBRK_X99Y39/VBRK_NW2A2 VBRK_X99Y40/VBRK_EE2BEG2 
pips: CLBLL_L_X42Y35/CLBLL_L.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_L_X42Y35/CLBLL_L.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_L_X42Y35/CLBLL_L.CLBLL_IMUX4->CLBLL_LL_A6 CLBLM_R_X39Y32/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 CLBLM_R_X39Y35/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X39Y37/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X41Y35/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X41Y36/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X41Y37/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X41Y38/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE INT_L_X38Y36/INT_L.SW2END2->>SE2BEG2 INT_L_X40Y36/INT_L.NE2END2->>NW2BEG2 INT_L_X42Y35/INT_L.SE2END2->>IMUX_L12 INT_L_X42Y35/INT_L.SE2END2->>IMUX_L29 INT_L_X42Y35/INT_L.SE2END2->>IMUX_L4 INT_R_X39Y32/INT_R.LOGIC_OUTS16->>NN6BEG2 INT_R_X39Y35/INT_R.FAN_ALT7->>FAN7 INT_R_X39Y35/INT_R.SE2END2->>FAN_ALT7 INT_R_X39Y35/INT_R.SE2END2->>NE2BEG2 INT_R_X39Y37/INT_R.FAN_ALT7->>FAN7 INT_R_X39Y37/INT_R.NW2END2->>FAN_ALT7 INT_R_X39Y37/INT_R.SR1END2->>SW2BEG2 INT_R_X39Y38/INT_R.NN6END2->>EE2BEG2 INT_R_X39Y38/INT_R.NN6END2->>SR1BEG2 INT_R_X41Y35/INT_R.FAN_ALT7->>FAN7 INT_R_X41Y35/INT_R.SL1END2->>FAN_ALT7 INT_R_X41Y36/INT_R.FAN_ALT7->>FAN7 INT_R_X41Y36/INT_R.SL1END2->>FAN_ALT7 INT_R_X41Y36/INT_R.SL1END2->>SE2BEG2 INT_R_X41Y36/INT_R.SL1END2->>SL1BEG2 INT_R_X41Y37/INT_R.FAN_ALT7->>FAN7 INT_R_X41Y37/INT_R.SL1END2->>FAN_ALT7 INT_R_X41Y37/INT_R.SL1END2->>SL1BEG2 INT_R_X41Y38/INT_R.EE2END2->>FAN_ALT7 INT_R_X41Y38/INT_R.EE2END2->>SL1BEG2 INT_R_X41Y38/INT_R.FAN_ALT7->>FAN7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/DOA1 - 
wires: CLBLM_R_X41Y36/CLBLM_IMUX30 CLBLM_R_X41Y36/CLBLM_LOGIC_OUTS12 CLBLM_R_X41Y36/CLBLM_L_C5 CLBLM_R_X41Y36/CLBLM_M_A INT_R_X41Y36/IMUX30 INT_R_X41Y36/LOGIC_OUTS12 INT_R_X41Y36/NL1BEG_N3 
pips: CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X41Y36/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_R_X41Y36/INT_R.LOGIC_OUTS12->>NL1BEG_N3 INT_R_X41Y36/INT_R.NL1BEG_N3->>IMUX30 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/DIA1 - 
wires: CLBLM_R_X41Y36/CLBLM_BYP1 CLBLM_R_X41Y36/CLBLM_M_AX CLBLM_R_X41Y37/CLBLM_LOGIC_OUTS11 CLBLM_R_X41Y37/CLBLM_L_D INT_L_X40Y36/SE2A0 INT_L_X40Y37/SE2BEG0 INT_L_X40Y37/SR1BEG_S0 INT_L_X40Y37/WR1END_S1_0 INT_L_X40Y38/WR1END0 INT_R_X41Y36/BYP1 INT_R_X41Y36/BYP_ALT1 INT_R_X41Y36/SE2END0 INT_R_X41Y37/LOGIC_OUTS11 INT_R_X41Y37/WR1BEG_S0 INT_R_X41Y38/WR1BEG0 
pips: CLBLM_R_X41Y36/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X41Y37/CLBLM_R.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_L_X40Y37/INT_L.SR1BEG_S0->>SE2BEG0 INT_L_X40Y37/INT_L.WR1END_S1_0->>SR1BEG_S0 INT_R_X41Y36/INT_R.BYP_ALT1->>BYP1 INT_R_X41Y36/INT_R.SE2END0->>BYP_ALT1 INT_R_X41Y37/INT_R.LOGIC_OUTS11->>WR1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/DOB0 - 
wires: CLBLL_L_X42Y36/CLBLL_IMUX22 CLBLL_L_X42Y36/CLBLL_LL_C3 CLBLL_L_X42Y37/CLBLL_NE2A3 CLBLM_R_X41Y36/CLBLM_LOGIC_OUTS21 CLBLM_R_X41Y36/CLBLM_M_BMUX CLBLM_R_X41Y37/CLBLM_NE2A3 INT_L_X42Y36/IMUX_L22 INT_L_X42Y36/SL1END3 INT_L_X42Y37/NE2END3 INT_L_X42Y37/SL1BEG3 INT_R_X41Y36/LOGIC_OUTS21 INT_R_X41Y36/NE2BEG3 INT_R_X41Y37/NE2A3 
pips: CLBLL_L_X42Y36/CLBLL_L.CLBLL_IMUX22->CLBLL_LL_C3 CLBLM_R_X41Y36/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_L_X42Y36/INT_L.SL1END3->>IMUX_L22 INT_L_X42Y37/INT_L.NE2END3->>SL1BEG3 INT_R_X41Y36/INT_R.LOGIC_OUTS21->>NE2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/DIB0 - 
wires: CLBLM_R_X41Y35/CLBLM_LOGIC_OUTS19 CLBLM_R_X41Y35/CLBLM_L_D CLBLM_R_X41Y35/CLBLM_L_DMUX CLBLM_R_X41Y36/CLBLM_FAN2 CLBLM_R_X41Y36/CLBLM_M_BI INT_R_X41Y35/LOGIC_OUTS19 INT_R_X41Y35/NR1BEG1 INT_R_X41Y36/FAN2 INT_R_X41Y36/FAN_ALT2 INT_R_X41Y36/NR1END1 
pips: CLBLM_R_X41Y35/CLBLM_R.CLBLM_L_D->>CLBLM_L_DMUX CLBLM_R_X41Y35/CLBLM_R.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 CLBLM_R_X41Y36/CLBLM_R.CLBLM_FAN2->CLBLM_M_BI INT_R_X41Y35/INT_R.LOGIC_OUTS19->>NR1BEG1 INT_R_X41Y36/INT_R.FAN_ALT2->>FAN2 INT_R_X41Y36/INT_R.NR1END1->>FAN_ALT2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/ADDRB0 - 
wires: CLBLL_L_X40Y34/CLBLL_IMUX7 CLBLL_L_X40Y34/CLBLL_LL_A1 CLBLL_L_X40Y34/CLBLL_SE2A3 CLBLL_L_X40Y35/CLBLL_SW2A3 CLBLL_L_X40Y36/CLBLL_SE2A3 CLBLL_L_X40Y37/CLBLL_SW2A0 CLBLL_L_X40Y37/CLBLL_SW2A3 CLBLM_R_X39Y34/CLBLM_SE2A3 CLBLM_R_X39Y35/CLBLM_IMUX15 CLBLM_R_X39Y35/CLBLM_IMUX32 CLBLM_R_X39Y35/CLBLM_IMUX7 CLBLM_R_X39Y35/CLBLM_M_A1 CLBLM_R_X39Y35/CLBLM_M_B1 CLBLM_R_X39Y35/CLBLM_M_C1 CLBLM_R_X39Y35/CLBLM_SW2A3 CLBLM_R_X39Y36/CLBLM_SE2A3 CLBLM_R_X39Y37/CLBLM_IMUX15 CLBLM_R_X39Y37/CLBLM_IMUX32 CLBLM_R_X39Y37/CLBLM_IMUX7 CLBLM_R_X39Y37/CLBLM_M_A1 CLBLM_R_X39Y37/CLBLM_M_B1 CLBLM_R_X39Y37/CLBLM_M_C1 CLBLM_R_X39Y37/CLBLM_SW2A0 CLBLM_R_X39Y37/CLBLM_SW2A3 CLBLM_R_X41Y34/CLBLM_IMUX44 CLBLM_R_X41Y34/CLBLM_LOGIC_OUTS1 CLBLM_R_X41Y34/CLBLM_L_BQ CLBLM_R_X41Y34/CLBLM_M_D4 CLBLM_R_X41Y35/CLBLM_IMUX15 CLBLM_R_X41Y35/CLBLM_IMUX32 CLBLM_R_X41Y35/CLBLM_IMUX7 CLBLM_R_X41Y35/CLBLM_M_A1 CLBLM_R_X41Y35/CLBLM_M_B1 CLBLM_R_X41Y35/CLBLM_M_C1 CLBLM_R_X41Y36/CLBLM_IMUX15 CLBLM_R_X41Y36/CLBLM_IMUX32 CLBLM_R_X41Y36/CLBLM_IMUX7 CLBLM_R_X41Y36/CLBLM_M_A1 CLBLM_R_X41Y36/CLBLM_M_B1 CLBLM_R_X41Y36/CLBLM_M_C1 CLBLM_R_X41Y37/CLBLM_IMUX15 CLBLM_R_X41Y37/CLBLM_IMUX32 CLBLM_R_X41Y37/CLBLM_IMUX7 CLBLM_R_X41Y37/CLBLM_M_A1 CLBLM_R_X41Y37/CLBLM_M_B1 CLBLM_R_X41Y37/CLBLM_M_C1 CLBLM_R_X41Y38/CLBLM_IMUX15 CLBLM_R_X41Y38/CLBLM_IMUX32 CLBLM_R_X41Y38/CLBLM_IMUX7 CLBLM_R_X41Y38/CLBLM_M_A1 CLBLM_R_X41Y38/CLBLM_M_B1 CLBLM_R_X41Y38/CLBLM_M_C1 INT_L_X40Y34/EL1BEG2 INT_L_X40Y34/IMUX_L7 INT_L_X40Y34/SE2END3 INT_L_X40Y35/EL1BEG3 INT_L_X40Y35/NW2END_S0_0 INT_L_X40Y35/SW2A3 INT_L_X40Y36/EL1BEG_N3 INT_L_X40Y36/NW2END0 INT_L_X40Y36/SE2END3 INT_L_X40Y36/SW2BEG3 INT_L_X40Y37/EL1BEG3 INT_L_X40Y37/NW2END_S0_0 INT_L_X40Y37/SW2A0 INT_L_X40Y37/SW2A3 INT_L_X40Y38/EL1BEG3 INT_L_X40Y38/EL1BEG_N3 INT_L_X40Y38/NW2END0 INT_L_X40Y38/NW2END_S0_0 INT_L_X40Y38/SW2BEG0 INT_L_X40Y38/SW2BEG3 INT_L_X40Y38/WR1END1 INT_L_X40Y39/EL1BEG_N3 INT_L_X40Y39/NW2END0 INT_R_X39Y34/SE2A3 INT_R_X39Y35/IMUX15 INT_R_X39Y35/IMUX32 INT_R_X39Y35/IMUX7 INT_R_X39Y35/SE2BEG3 INT_R_X39Y35/SS2END0 INT_R_X39Y35/SW2END3 INT_R_X39Y36/SE2A3 INT_R_X39Y36/SS2A0 INT_R_X39Y36/SW2END_N0_3 INT_R_X39Y37/IMUX15 INT_R_X39Y37/IMUX32 INT_R_X39Y37/IMUX7 INT_R_X39Y37/SE2BEG3 INT_R_X39Y37/SS2BEG0 INT_R_X39Y37/SW2END0 INT_R_X39Y37/SW2END3 INT_R_X39Y38/SW2END_N0_3 INT_R_X41Y34/EL1END2 INT_R_X41Y34/IMUX44 INT_R_X41Y34/LOGIC_OUTS1 INT_R_X41Y34/NL1BEG0 INT_R_X41Y34/NL1END_S3_0 INT_R_X41Y35/EL1END3 INT_R_X41Y35/IMUX15 INT_R_X41Y35/IMUX32 INT_R_X41Y35/IMUX7 INT_R_X41Y35/NL1END0 INT_R_X41Y35/NR1BEG0 INT_R_X41Y35/NW2BEG0 INT_R_X41Y36/FAN_BOUNCE_S3_4 INT_R_X41Y36/IMUX15 INT_R_X41Y36/IMUX32 INT_R_X41Y36/IMUX7 INT_R_X41Y36/NN2BEG0 INT_R_X41Y36/NR1BEG0 INT_R_X41Y36/NR1END0 INT_R_X41Y36/NW2A0 INT_R_X41Y37/EL1END3 INT_R_X41Y37/FAN_ALT4 INT_R_X41Y37/FAN_BOUNCE4 INT_R_X41Y37/IMUX15 INT_R_X41Y37/IMUX32 INT_R_X41Y37/IMUX7 INT_R_X41Y37/NN2A0 INT_R_X41Y37/NN2END_S2_0 INT_R_X41Y37/NR1END0 INT_R_X41Y37/NW2BEG0 INT_R_X41Y38/EL1END3 INT_R_X41Y38/IMUX15 INT_R_X41Y38/IMUX32 INT_R_X41Y38/IMUX7 INT_R_X41Y38/NN2END0 INT_R_X41Y38/NW2A0 INT_R_X41Y38/NW2BEG0 INT_R_X41Y38/WR1BEG1 INT_R_X41Y39/NW2A0 VBRK_X99Y36/VBRK_SE2A3 VBRK_X99Y37/VBRK_SW2A3 VBRK_X99Y38/VBRK_SE2A3 VBRK_X99Y39/VBRK_SW2A0 VBRK_X99Y39/VBRK_SW2A3 
pips: CLBLL_L_X40Y34/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X41Y34/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X40Y34/INT_L.SE2END3->>EL1BEG2 INT_L_X40Y34/INT_L.SE2END3->>IMUX_L7 INT_L_X40Y36/INT_L.NW2END0->>EL1BEG_N3 INT_L_X40Y36/INT_L.SE2END3->>SW2BEG3 INT_L_X40Y38/INT_L.NW2END0->>EL1BEG_N3 INT_L_X40Y38/INT_L.NW2END_S0_0->>SW2BEG3 INT_L_X40Y38/INT_L.WR1END1->>SW2BEG0 INT_L_X40Y39/INT_L.NW2END0->>EL1BEG_N3 INT_R_X39Y35/INT_R.SS2END0->>IMUX32 INT_R_X39Y35/INT_R.SW2END3->>IMUX15 INT_R_X39Y35/INT_R.SW2END3->>IMUX7 INT_R_X39Y35/INT_R.SW2END3->>SE2BEG3 INT_R_X39Y37/INT_R.SW2END0->>IMUX32 INT_R_X39Y37/INT_R.SW2END0->>SS2BEG0 INT_R_X39Y37/INT_R.SW2END3->>IMUX15 INT_R_X39Y37/INT_R.SW2END3->>IMUX7 INT_R_X39Y37/INT_R.SW2END3->>SE2BEG3 INT_R_X41Y34/INT_R.EL1END2->>IMUX44 INT_R_X41Y34/INT_R.LOGIC_OUTS1->>NL1BEG0 INT_R_X41Y35/INT_R.EL1END3->>IMUX15 INT_R_X41Y35/INT_R.EL1END3->>IMUX7 INT_R_X41Y35/INT_R.NL1END0->>IMUX32 INT_R_X41Y35/INT_R.NL1END0->>NR1BEG0 INT_R_X41Y35/INT_R.NL1END0->>NW2BEG0 INT_R_X41Y36/INT_R.FAN_BOUNCE_S3_4->>IMUX15 INT_R_X41Y36/INT_R.FAN_BOUNCE_S3_4->>IMUX7 INT_R_X41Y36/INT_R.NR1END0->>IMUX32 INT_R_X41Y36/INT_R.NR1END0->>NN2BEG0 INT_R_X41Y36/INT_R.NR1END0->>NR1BEG0 INT_R_X41Y37/INT_R.EL1END3->>IMUX15 INT_R_X41Y37/INT_R.EL1END3->>IMUX7 INT_R_X41Y37/INT_R.FAN_ALT4->>FAN_BOUNCE4 INT_R_X41Y37/INT_R.NR1END0->>FAN_ALT4 INT_R_X41Y37/INT_R.NR1END0->>IMUX32 INT_R_X41Y37/INT_R.NR1END0->>NW2BEG0 INT_R_X41Y38/INT_R.EL1END3->>IMUX15 INT_R_X41Y38/INT_R.EL1END3->>IMUX7 INT_R_X41Y38/INT_R.NN2END0->>IMUX32 INT_R_X41Y38/INT_R.NN2END0->>NW2BEG0 INT_R_X41Y38/INT_R.NN2END0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/ADDRB1 - 
wires: CLBLL_L_X40Y35/CLBLL_SW2A2 CLBLL_L_X40Y35/CLBLL_WR1END1 CLBLL_L_X40Y37/CLBLL_NW2A3 CLBLL_L_X42Y35/CLBLL_NE2A0 CLBLL_L_X42Y35/CLBLL_WR1END1 CLBLM_R_X39Y35/CLBLM_IMUX18 CLBLM_R_X39Y35/CLBLM_IMUX2 CLBLM_R_X39Y35/CLBLM_IMUX29 CLBLM_R_X39Y35/CLBLM_M_A2 CLBLM_R_X39Y35/CLBLM_M_B2 CLBLM_R_X39Y35/CLBLM_M_C2 CLBLM_R_X39Y35/CLBLM_SW2A2 CLBLM_R_X39Y35/CLBLM_WR1END1 CLBLM_R_X39Y37/CLBLM_IMUX18 CLBLM_R_X39Y37/CLBLM_IMUX2 CLBLM_R_X39Y37/CLBLM_IMUX29 CLBLM_R_X39Y37/CLBLM_M_A2 CLBLM_R_X39Y37/CLBLM_M_B2 CLBLM_R_X39Y37/CLBLM_M_C2 CLBLM_R_X39Y37/CLBLM_NW2A3 CLBLM_R_X41Y34/CLBLM_IMUX16 CLBLM_R_X41Y34/CLBLM_IMUX33 CLBLM_R_X41Y34/CLBLM_IMUX40 CLBLM_R_X41Y34/CLBLM_LOGIC_OUTS0 CLBLM_R_X41Y34/CLBLM_L_AQ CLBLM_R_X41Y34/CLBLM_L_B3 CLBLM_R_X41Y34/CLBLM_L_C1 CLBLM_R_X41Y34/CLBLM_M_D1 CLBLM_R_X41Y35/CLBLM_IMUX18 CLBLM_R_X41Y35/CLBLM_IMUX2 CLBLM_R_X41Y35/CLBLM_IMUX29 CLBLM_R_X41Y35/CLBLM_M_A2 CLBLM_R_X41Y35/CLBLM_M_B2 CLBLM_R_X41Y35/CLBLM_M_C2 CLBLM_R_X41Y35/CLBLM_NE2A0 CLBLM_R_X41Y35/CLBLM_WR1END1 CLBLM_R_X41Y36/CLBLM_IMUX18 CLBLM_R_X41Y36/CLBLM_IMUX2 CLBLM_R_X41Y36/CLBLM_IMUX29 CLBLM_R_X41Y36/CLBLM_M_A2 CLBLM_R_X41Y36/CLBLM_M_B2 CLBLM_R_X41Y36/CLBLM_M_C2 CLBLM_R_X41Y37/CLBLM_IMUX18 CLBLM_R_X41Y37/CLBLM_IMUX2 CLBLM_R_X41Y37/CLBLM_IMUX29 CLBLM_R_X41Y37/CLBLM_M_A2 CLBLM_R_X41Y37/CLBLM_M_B2 CLBLM_R_X41Y37/CLBLM_M_C2 CLBLM_R_X41Y38/CLBLM_IMUX18 CLBLM_R_X41Y38/CLBLM_IMUX2 CLBLM_R_X41Y38/CLBLM_IMUX29 CLBLM_R_X41Y38/CLBLM_M_A2 CLBLM_R_X41Y38/CLBLM_M_B2 CLBLM_R_X41Y38/CLBLM_M_C2 INT_L_X40Y34/WR1END_S1_0 INT_L_X40Y35/SW2A2 INT_L_X40Y35/WR1BEG1 INT_L_X40Y35/WR1END0 INT_L_X40Y36/NW2BEG3 INT_L_X40Y36/SW2BEG2 INT_L_X40Y36/WR1END3 INT_L_X40Y37/NW2A3 INT_L_X42Y34/NE2END_S3_0 INT_L_X42Y35/NE2END0 INT_L_X42Y35/WR1BEG1 INT_R_X39Y35/IMUX18 INT_R_X39Y35/IMUX2 INT_R_X39Y35/IMUX29 INT_R_X39Y35/NN2BEG1 INT_R_X39Y35/SW2END2 INT_R_X39Y35/WR1END1 INT_R_X39Y36/NN2A1 INT_R_X39Y37/IMUX18 INT_R_X39Y37/IMUX2 INT_R_X39Y37/IMUX29 INT_R_X39Y37/NN2END1 INT_R_X39Y37/NW2END3 INT_R_X41Y34/FAN_ALT5 INT_R_X41Y34/FAN_BOUNCE5 INT_R_X41Y34/IMUX16 INT_R_X41Y34/IMUX33 INT_R_X41Y34/IMUX40 INT_R_X41Y34/LOGIC_OUTS0 INT_R_X41Y34/NE2BEG0 INT_R_X41Y34/NL1BEG2 INT_R_X41Y34/NL1BEG_N3 INT_R_X41Y34/WR1BEG_S0 INT_R_X41Y35/FAN_BOUNCE_S3_4 INT_R_X41Y35/IMUX18 INT_R_X41Y35/IMUX2 INT_R_X41Y35/IMUX29 INT_R_X41Y35/NE2A0 INT_R_X41Y35/NL1BEG1 INT_R_X41Y35/NL1END2 INT_R_X41Y35/NR1BEG2 INT_R_X41Y35/WR1BEG0 INT_R_X41Y35/WR1END1 INT_R_X41Y36/FAN_ALT4 INT_R_X41Y36/FAN_BOUNCE4 INT_R_X41Y36/IMUX18 INT_R_X41Y36/IMUX2 INT_R_X41Y36/IMUX29 INT_R_X41Y36/NL1BEG1 INT_R_X41Y36/NL1END1 INT_R_X41Y36/NR1BEG2 INT_R_X41Y36/NR1END2 INT_R_X41Y36/WR1BEG3 INT_R_X41Y37/IMUX18 INT_R_X41Y37/IMUX2 INT_R_X41Y37/IMUX29 INT_R_X41Y37/NL1BEG1 INT_R_X41Y37/NL1END1 INT_R_X41Y37/NR1BEG2 INT_R_X41Y37/NR1END2 INT_R_X41Y38/IMUX18 INT_R_X41Y38/IMUX2 INT_R_X41Y38/IMUX29 INT_R_X41Y38/NL1END1 INT_R_X41Y38/NR1END2 VBRK_X99Y37/VBRK_SW2A2 VBRK_X99Y37/VBRK_WR1END1 VBRK_X99Y39/VBRK_NW2A3 
pips: CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X41Y34/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 INT_L_X40Y35/INT_L.WR1END0->>WR1BEG1 INT_L_X40Y36/INT_L.WR1END3->>NW2BEG3 INT_L_X40Y36/INT_L.WR1END3->>SW2BEG2 INT_L_X42Y35/INT_L.NE2END0->>WR1BEG1 INT_R_X39Y35/INT_R.SW2END2->>IMUX29 INT_R_X39Y35/INT_R.WR1END1->>IMUX18 INT_R_X39Y35/INT_R.WR1END1->>IMUX2 INT_R_X39Y35/INT_R.WR1END1->>NN2BEG1 INT_R_X39Y37/INT_R.NN2END1->>IMUX18 INT_R_X39Y37/INT_R.NN2END1->>IMUX2 INT_R_X39Y37/INT_R.NW2END3->>IMUX29 INT_R_X41Y34/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X41Y34/INT_R.FAN_BOUNCE5->>IMUX33 INT_R_X41Y34/INT_R.LOGIC_OUTS0->>IMUX16 INT_R_X41Y34/INT_R.LOGIC_OUTS0->>IMUX40 INT_R_X41Y34/INT_R.LOGIC_OUTS0->>NE2BEG0 INT_R_X41Y34/INT_R.LOGIC_OUTS0->>NL1BEG_N3 INT_R_X41Y34/INT_R.NL1BEG_N3->>FAN_ALT5 INT_R_X41Y34/INT_R.NL1BEG_N3->>NL1BEG2 INT_R_X41Y34/INT_R.NL1BEG_N3->>WR1BEG_S0 INT_R_X41Y35/INT_R.FAN_BOUNCE_S3_4->>IMUX29 INT_R_X41Y35/INT_R.NL1END2->>NL1BEG1 INT_R_X41Y35/INT_R.NL1END2->>NR1BEG2 INT_R_X41Y35/INT_R.WR1END1->>IMUX18 INT_R_X41Y35/INT_R.WR1END1->>IMUX2 INT_R_X41Y36/INT_R.FAN_ALT4->>FAN_BOUNCE4 INT_R_X41Y36/INT_R.NL1END1->>FAN_ALT4 INT_R_X41Y36/INT_R.NL1END1->>IMUX18 INT_R_X41Y36/INT_R.NL1END1->>IMUX2 INT_R_X41Y36/INT_R.NR1END2->>IMUX29 INT_R_X41Y36/INT_R.NR1END2->>NL1BEG1 INT_R_X41Y36/INT_R.NR1END2->>NR1BEG2 INT_R_X41Y36/INT_R.NR1END2->>WR1BEG3 INT_R_X41Y37/INT_R.NL1END1->>IMUX18 INT_R_X41Y37/INT_R.NL1END1->>IMUX2 INT_R_X41Y37/INT_R.NR1END2->>IMUX29 INT_R_X41Y37/INT_R.NR1END2->>NL1BEG1 INT_R_X41Y37/INT_R.NR1END2->>NR1BEG2 INT_R_X41Y38/INT_R.NL1END1->>IMUX18 INT_R_X41Y38/INT_R.NL1END1->>IMUX2 INT_R_X41Y38/INT_R.NR1END2->>IMUX29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/ADDRB2 - 
wires: CLBLL_L_X40Y33/CLBLL_IMUX38 CLBLL_L_X40Y33/CLBLL_LL_D3 CLBLL_L_X40Y34/CLBLL_EL1BEG3 CLBLL_L_X40Y35/CLBLL_NW2A0 CLBLM_R_X39Y34/CLBLM_EL1BEG3 CLBLM_R_X39Y35/CLBLM_IMUX1 CLBLM_R_X39Y35/CLBLM_IMUX17 CLBLM_R_X39Y35/CLBLM_IMUX22 CLBLM_R_X39Y35/CLBLM_M_A3 CLBLM_R_X39Y35/CLBLM_M_B3 CLBLM_R_X39Y35/CLBLM_M_C3 CLBLM_R_X39Y35/CLBLM_NW2A0 CLBLM_R_X39Y37/CLBLM_IMUX1 CLBLM_R_X39Y37/CLBLM_IMUX17 CLBLM_R_X39Y37/CLBLM_IMUX22 CLBLM_R_X39Y37/CLBLM_M_A3 CLBLM_R_X39Y37/CLBLM_M_B3 CLBLM_R_X39Y37/CLBLM_M_C3 CLBLM_R_X41Y34/CLBLM_IMUX14 CLBLM_R_X41Y34/CLBLM_IMUX30 CLBLM_R_X41Y34/CLBLM_IMUX38 CLBLM_R_X41Y34/CLBLM_LOGIC_OUTS17 CLBLM_R_X41Y34/CLBLM_L_B1 CLBLM_R_X41Y34/CLBLM_L_BMUX CLBLM_R_X41Y34/CLBLM_L_C5 CLBLM_R_X41Y34/CLBLM_M_D3 CLBLM_R_X41Y35/CLBLM_IMUX1 CLBLM_R_X41Y35/CLBLM_IMUX17 CLBLM_R_X41Y35/CLBLM_IMUX22 CLBLM_R_X41Y35/CLBLM_M_A3 CLBLM_R_X41Y35/CLBLM_M_B3 CLBLM_R_X41Y35/CLBLM_M_C3 CLBLM_R_X41Y36/CLBLM_IMUX1 CLBLM_R_X41Y36/CLBLM_IMUX17 CLBLM_R_X41Y36/CLBLM_IMUX22 CLBLM_R_X41Y36/CLBLM_M_A3 CLBLM_R_X41Y36/CLBLM_M_B3 CLBLM_R_X41Y36/CLBLM_M_C3 CLBLM_R_X41Y37/CLBLM_IMUX1 CLBLM_R_X41Y37/CLBLM_IMUX17 CLBLM_R_X41Y37/CLBLM_IMUX22 CLBLM_R_X41Y37/CLBLM_M_A3 CLBLM_R_X41Y37/CLBLM_M_B3 CLBLM_R_X41Y37/CLBLM_M_C3 CLBLM_R_X41Y38/CLBLM_IMUX1 CLBLM_R_X41Y38/CLBLM_IMUX17 CLBLM_R_X41Y38/CLBLM_IMUX22 CLBLM_R_X41Y38/CLBLM_M_A3 CLBLM_R_X41Y38/CLBLM_M_B3 CLBLM_R_X41Y38/CLBLM_M_C3 INT_L_X40Y33/IMUX_L38 INT_L_X40Y33/SW2END3 INT_L_X40Y34/EL1END3 INT_L_X40Y34/ER1BEG_S0 INT_L_X40Y34/NW2BEG0 INT_L_X40Y34/SW2END_N0_3 INT_L_X40Y35/ER1BEG0 INT_L_X40Y35/NW2A0 INT_R_X39Y34/EL1BEG3 INT_R_X39Y34/NW2END_S0_0 INT_R_X39Y35/EL1BEG_N3 INT_R_X39Y35/FAN_ALT5 INT_R_X39Y35/FAN_BOUNCE5 INT_R_X39Y35/IMUX1 INT_R_X39Y35/IMUX17 INT_R_X39Y35/IMUX22 INT_R_X39Y35/NL1BEG_N3 INT_R_X39Y35/NN2BEG0 INT_R_X39Y35/NW2END0 INT_R_X39Y36/NN2A0 INT_R_X39Y36/NN2END_S2_0 INT_R_X39Y37/IMUX1 INT_R_X39Y37/IMUX17 INT_R_X39Y37/IMUX22 INT_R_X39Y37/NL1BEG_N3 INT_R_X39Y37/NN2END0 INT_R_X41Y33/SW2A3 INT_R_X41Y34/IMUX14 INT_R_X41Y34/IMUX30 INT_R_X41Y34/IMUX38 INT_R_X41Y34/LOGIC_OUTS17 INT_R_X41Y34/NR1BEG3 INT_R_X41Y34/SW2BEG3 INT_R_X41Y35/BYP_ALT7 INT_R_X41Y35/BYP_BOUNCE7 INT_R_X41Y35/ER1END0 INT_R_X41Y35/IMUX1 INT_R_X41Y35/IMUX17 INT_R_X41Y35/IMUX22 INT_R_X41Y35/NR1BEG3 INT_R_X41Y35/NR1END3 INT_R_X41Y36/BYP_ALT7 INT_R_X41Y36/BYP_BOUNCE7 INT_R_X41Y36/BYP_BOUNCE_N3_7 INT_R_X41Y36/IMUX1 INT_R_X41Y36/IMUX17 INT_R_X41Y36/IMUX22 INT_R_X41Y36/NR1BEG3 INT_R_X41Y36/NR1END3 INT_R_X41Y37/BYP_ALT7 INT_R_X41Y37/BYP_BOUNCE7 INT_R_X41Y37/BYP_BOUNCE_N3_7 INT_R_X41Y37/IMUX1 INT_R_X41Y37/IMUX17 INT_R_X41Y37/IMUX22 INT_R_X41Y37/NR1BEG3 INT_R_X41Y37/NR1END3 INT_R_X41Y38/BYP_BOUNCE_N3_7 INT_R_X41Y38/IMUX1 INT_R_X41Y38/IMUX17 INT_R_X41Y38/IMUX22 INT_R_X41Y38/NR1END3 VBRK_X99Y36/VBRK_EL1BEG3 VBRK_X99Y37/VBRK_NW2A0 
pips: CLBLL_L_X40Y33/CLBLL_L.CLBLL_IMUX38->CLBLL_LL_D3 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X41Y34/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 INT_L_X40Y33/INT_L.SW2END3->>IMUX_L38 INT_L_X40Y34/INT_L.EL1END3->>ER1BEG_S0 INT_L_X40Y34/INT_L.SW2END_N0_3->>NW2BEG0 INT_R_X39Y35/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X39Y35/INT_R.FAN_BOUNCE5->>IMUX1 INT_R_X39Y35/INT_R.FAN_BOUNCE5->>IMUX17 INT_R_X39Y35/INT_R.NL1BEG_N3->>FAN_ALT5 INT_R_X39Y35/INT_R.NL1BEG_N3->>IMUX22 INT_R_X39Y35/INT_R.NW2END0->>EL1BEG_N3 INT_R_X39Y35/INT_R.NW2END0->>NL1BEG_N3 INT_R_X39Y35/INT_R.NW2END0->>NN2BEG0 INT_R_X39Y37/INT_R.NL1BEG_N3->>IMUX22 INT_R_X39Y37/INT_R.NN2END0->>IMUX1 INT_R_X39Y37/INT_R.NN2END0->>IMUX17 INT_R_X39Y37/INT_R.NN2END0->>NL1BEG_N3 INT_R_X41Y34/INT_R.LOGIC_OUTS17->>IMUX14 INT_R_X41Y34/INT_R.LOGIC_OUTS17->>IMUX30 INT_R_X41Y34/INT_R.LOGIC_OUTS17->>IMUX38 INT_R_X41Y34/INT_R.LOGIC_OUTS17->>NR1BEG3 INT_R_X41Y34/INT_R.LOGIC_OUTS17->>SW2BEG3 INT_R_X41Y35/INT_R.BYP_ALT7->>BYP_BOUNCE7 INT_R_X41Y35/INT_R.ER1END0->>IMUX1 INT_R_X41Y35/INT_R.ER1END0->>IMUX17 INT_R_X41Y35/INT_R.NR1END3->>BYP_ALT7 INT_R_X41Y35/INT_R.NR1END3->>IMUX22 INT_R_X41Y35/INT_R.NR1END3->>NR1BEG3 INT_R_X41Y36/INT_R.BYP_ALT7->>BYP_BOUNCE7 INT_R_X41Y36/INT_R.BYP_BOUNCE_N3_7->>IMUX1 INT_R_X41Y36/INT_R.BYP_BOUNCE_N3_7->>IMUX17 INT_R_X41Y36/INT_R.NR1END3->>BYP_ALT7 INT_R_X41Y36/INT_R.NR1END3->>IMUX22 INT_R_X41Y36/INT_R.NR1END3->>NR1BEG3 INT_R_X41Y37/INT_R.BYP_ALT7->>BYP_BOUNCE7 INT_R_X41Y37/INT_R.BYP_BOUNCE_N3_7->>IMUX1 INT_R_X41Y37/INT_R.BYP_BOUNCE_N3_7->>IMUX17 INT_R_X41Y37/INT_R.NR1END3->>BYP_ALT7 INT_R_X41Y37/INT_R.NR1END3->>IMUX22 INT_R_X41Y37/INT_R.NR1END3->>NR1BEG3 INT_R_X41Y38/INT_R.BYP_BOUNCE_N3_7->>IMUX1 INT_R_X41Y38/INT_R.BYP_BOUNCE_N3_7->>IMUX17 INT_R_X41Y38/INT_R.NR1END3->>IMUX22 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/ADDRB3 - 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/ADDRB4 - 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/DOB1 - 
wires: CLBLL_L_X42Y37/CLBLL_EL1BEG0 CLBLL_L_X42Y37/CLBLL_IMUX9 CLBLL_L_X42Y37/CLBLL_L_A5 CLBLM_R_X41Y36/CLBLM_LOGIC_OUTS13 CLBLM_R_X41Y36/CLBLM_M_B CLBLM_R_X41Y37/CLBLM_EL1BEG0 INT_L_X42Y36/EL1END_S3_0 INT_L_X42Y37/EL1END0 INT_L_X42Y37/IMUX_L9 INT_R_X41Y36/LOGIC_OUTS13 INT_R_X41Y36/NR1BEG1 INT_R_X41Y37/EL1BEG0 INT_R_X41Y37/NR1END1 
pips: CLBLL_L_X42Y37/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 CLBLM_R_X41Y36/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X42Y37/INT_L.EL1END0->>IMUX_L9 INT_R_X41Y36/INT_R.LOGIC_OUTS13->>NR1BEG1 INT_R_X41Y37/INT_R.NR1END1->>EL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/DIB1 - 
wires: CLBLL_L_X42Y36/CLBLL_WW2END3 CLBLM_R_X41Y36/CLBLM_BYP4 CLBLM_R_X41Y36/CLBLM_M_BX CLBLM_R_X41Y36/CLBLM_WW2END3 CLBLM_R_X43Y38/CLBLM_LOGIC_OUTS11 CLBLM_R_X43Y38/CLBLM_L_D INT_L_X42Y36/WW2A3 INT_R_X41Y36/BYP4 INT_R_X41Y36/BYP_ALT4 INT_R_X41Y36/SR1BEG_S0 INT_R_X41Y36/WW2END3 INT_R_X41Y37/WW2END_N0_3 INT_R_X43Y36/SS2END3 INT_R_X43Y36/WW2BEG3 INT_R_X43Y37/SS2A3 INT_R_X43Y37/SS2END_N0_3 INT_R_X43Y38/LOGIC_OUTS11 INT_R_X43Y38/SS2BEG3 
pips: CLBLM_R_X41Y36/CLBLM_R.CLBLM_BYP4->CLBLM_M_BX CLBLM_R_X43Y38/CLBLM_R.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_R_X41Y36/INT_R.BYP_ALT4->>BYP4 INT_R_X41Y36/INT_R.SR1BEG_S0->>BYP_ALT4 INT_R_X41Y36/INT_R.WW2END3->>SR1BEG_S0 INT_R_X43Y36/INT_R.SS2END3->>WW2BEG3 INT_R_X43Y38/INT_R.LOGIC_OUTS11->>SS2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/DOC0 - 
wires: CLBLM_R_X41Y36/CLBLM_IMUX0 CLBLM_R_X41Y36/CLBLM_LOGIC_OUTS22 CLBLM_R_X41Y36/CLBLM_L_A3 CLBLM_R_X41Y36/CLBLM_M_CMUX INT_R_X41Y36/IMUX0 INT_R_X41Y36/LOGIC_OUTS22 
pips: CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X41Y36/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_R_X41Y36/INT_R.LOGIC_OUTS22->>IMUX0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/DIC0 - 
wires: CLBLL_L_X42Y36/CLBLL_LOGIC_OUTS11 CLBLL_L_X42Y36/CLBLL_L_D CLBLL_L_X42Y36/CLBLL_WL1END2 CLBLM_R_X41Y36/CLBLM_FAN5 CLBLM_R_X41Y36/CLBLM_M_CI CLBLM_R_X41Y36/CLBLM_WL1END2 INT_L_X42Y36/LOGIC_OUTS_L11 INT_L_X42Y36/WL1BEG2 INT_R_X41Y36/FAN5 INT_R_X41Y36/FAN_ALT5 INT_R_X41Y36/WL1END2 
pips: CLBLL_L_X42Y36/CLBLL_L.CLBLL_L_D->CLBLL_LOGIC_OUTS11 CLBLM_R_X41Y36/CLBLM_R.CLBLM_FAN5->CLBLM_M_CI INT_L_X42Y36/INT_L.LOGIC_OUTS_L11->>WL1BEG2 INT_R_X41Y36/INT_R.FAN_ALT5->>FAN5 INT_R_X41Y36/INT_R.WL1END2->>FAN_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/ADDRC0 - 
wires: CLBLL_L_X40Y34/CLBLL_IMUX7 CLBLL_L_X40Y34/CLBLL_LL_A1 CLBLL_L_X40Y34/CLBLL_SE2A3 CLBLL_L_X40Y35/CLBLL_SW2A3 CLBLL_L_X40Y36/CLBLL_SE2A3 CLBLL_L_X40Y37/CLBLL_SW2A0 CLBLL_L_X40Y37/CLBLL_SW2A3 CLBLM_R_X39Y34/CLBLM_SE2A3 CLBLM_R_X39Y35/CLBLM_IMUX15 CLBLM_R_X39Y35/CLBLM_IMUX32 CLBLM_R_X39Y35/CLBLM_IMUX7 CLBLM_R_X39Y35/CLBLM_M_A1 CLBLM_R_X39Y35/CLBLM_M_B1 CLBLM_R_X39Y35/CLBLM_M_C1 CLBLM_R_X39Y35/CLBLM_SW2A3 CLBLM_R_X39Y36/CLBLM_SE2A3 CLBLM_R_X39Y37/CLBLM_IMUX15 CLBLM_R_X39Y37/CLBLM_IMUX32 CLBLM_R_X39Y37/CLBLM_IMUX7 CLBLM_R_X39Y37/CLBLM_M_A1 CLBLM_R_X39Y37/CLBLM_M_B1 CLBLM_R_X39Y37/CLBLM_M_C1 CLBLM_R_X39Y37/CLBLM_SW2A0 CLBLM_R_X39Y37/CLBLM_SW2A3 CLBLM_R_X41Y34/CLBLM_IMUX44 CLBLM_R_X41Y34/CLBLM_LOGIC_OUTS1 CLBLM_R_X41Y34/CLBLM_L_BQ CLBLM_R_X41Y34/CLBLM_M_D4 CLBLM_R_X41Y35/CLBLM_IMUX15 CLBLM_R_X41Y35/CLBLM_IMUX32 CLBLM_R_X41Y35/CLBLM_IMUX7 CLBLM_R_X41Y35/CLBLM_M_A1 CLBLM_R_X41Y35/CLBLM_M_B1 CLBLM_R_X41Y35/CLBLM_M_C1 CLBLM_R_X41Y36/CLBLM_IMUX15 CLBLM_R_X41Y36/CLBLM_IMUX32 CLBLM_R_X41Y36/CLBLM_IMUX7 CLBLM_R_X41Y36/CLBLM_M_A1 CLBLM_R_X41Y36/CLBLM_M_B1 CLBLM_R_X41Y36/CLBLM_M_C1 CLBLM_R_X41Y37/CLBLM_IMUX15 CLBLM_R_X41Y37/CLBLM_IMUX32 CLBLM_R_X41Y37/CLBLM_IMUX7 CLBLM_R_X41Y37/CLBLM_M_A1 CLBLM_R_X41Y37/CLBLM_M_B1 CLBLM_R_X41Y37/CLBLM_M_C1 CLBLM_R_X41Y38/CLBLM_IMUX15 CLBLM_R_X41Y38/CLBLM_IMUX32 CLBLM_R_X41Y38/CLBLM_IMUX7 CLBLM_R_X41Y38/CLBLM_M_A1 CLBLM_R_X41Y38/CLBLM_M_B1 CLBLM_R_X41Y38/CLBLM_M_C1 INT_L_X40Y34/EL1BEG2 INT_L_X40Y34/IMUX_L7 INT_L_X40Y34/SE2END3 INT_L_X40Y35/EL1BEG3 INT_L_X40Y35/NW2END_S0_0 INT_L_X40Y35/SW2A3 INT_L_X40Y36/EL1BEG_N3 INT_L_X40Y36/NW2END0 INT_L_X40Y36/SE2END3 INT_L_X40Y36/SW2BEG3 INT_L_X40Y37/EL1BEG3 INT_L_X40Y37/NW2END_S0_0 INT_L_X40Y37/SW2A0 INT_L_X40Y37/SW2A3 INT_L_X40Y38/EL1BEG3 INT_L_X40Y38/EL1BEG_N3 INT_L_X40Y38/NW2END0 INT_L_X40Y38/NW2END_S0_0 INT_L_X40Y38/SW2BEG0 INT_L_X40Y38/SW2BEG3 INT_L_X40Y38/WR1END1 INT_L_X40Y39/EL1BEG_N3 INT_L_X40Y39/NW2END0 INT_R_X39Y34/SE2A3 INT_R_X39Y35/IMUX15 INT_R_X39Y35/IMUX32 INT_R_X39Y35/IMUX7 INT_R_X39Y35/SE2BEG3 INT_R_X39Y35/SS2END0 INT_R_X39Y35/SW2END3 INT_R_X39Y36/SE2A3 INT_R_X39Y36/SS2A0 INT_R_X39Y36/SW2END_N0_3 INT_R_X39Y37/IMUX15 INT_R_X39Y37/IMUX32 INT_R_X39Y37/IMUX7 INT_R_X39Y37/SE2BEG3 INT_R_X39Y37/SS2BEG0 INT_R_X39Y37/SW2END0 INT_R_X39Y37/SW2END3 INT_R_X39Y38/SW2END_N0_3 INT_R_X41Y34/EL1END2 INT_R_X41Y34/IMUX44 INT_R_X41Y34/LOGIC_OUTS1 INT_R_X41Y34/NL1BEG0 INT_R_X41Y34/NL1END_S3_0 INT_R_X41Y35/EL1END3 INT_R_X41Y35/IMUX15 INT_R_X41Y35/IMUX32 INT_R_X41Y35/IMUX7 INT_R_X41Y35/NL1END0 INT_R_X41Y35/NR1BEG0 INT_R_X41Y35/NW2BEG0 INT_R_X41Y36/FAN_BOUNCE_S3_4 INT_R_X41Y36/IMUX15 INT_R_X41Y36/IMUX32 INT_R_X41Y36/IMUX7 INT_R_X41Y36/NN2BEG0 INT_R_X41Y36/NR1BEG0 INT_R_X41Y36/NR1END0 INT_R_X41Y36/NW2A0 INT_R_X41Y37/EL1END3 INT_R_X41Y37/FAN_ALT4 INT_R_X41Y37/FAN_BOUNCE4 INT_R_X41Y37/IMUX15 INT_R_X41Y37/IMUX32 INT_R_X41Y37/IMUX7 INT_R_X41Y37/NN2A0 INT_R_X41Y37/NN2END_S2_0 INT_R_X41Y37/NR1END0 INT_R_X41Y37/NW2BEG0 INT_R_X41Y38/EL1END3 INT_R_X41Y38/IMUX15 INT_R_X41Y38/IMUX32 INT_R_X41Y38/IMUX7 INT_R_X41Y38/NN2END0 INT_R_X41Y38/NW2A0 INT_R_X41Y38/NW2BEG0 INT_R_X41Y38/WR1BEG1 INT_R_X41Y39/NW2A0 VBRK_X99Y36/VBRK_SE2A3 VBRK_X99Y37/VBRK_SW2A3 VBRK_X99Y38/VBRK_SE2A3 VBRK_X99Y39/VBRK_SW2A0 VBRK_X99Y39/VBRK_SW2A3 
pips: CLBLL_L_X40Y34/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X41Y34/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X40Y34/INT_L.SE2END3->>EL1BEG2 INT_L_X40Y34/INT_L.SE2END3->>IMUX_L7 INT_L_X40Y36/INT_L.NW2END0->>EL1BEG_N3 INT_L_X40Y36/INT_L.SE2END3->>SW2BEG3 INT_L_X40Y38/INT_L.NW2END0->>EL1BEG_N3 INT_L_X40Y38/INT_L.NW2END_S0_0->>SW2BEG3 INT_L_X40Y38/INT_L.WR1END1->>SW2BEG0 INT_L_X40Y39/INT_L.NW2END0->>EL1BEG_N3 INT_R_X39Y35/INT_R.SS2END0->>IMUX32 INT_R_X39Y35/INT_R.SW2END3->>IMUX15 INT_R_X39Y35/INT_R.SW2END3->>IMUX7 INT_R_X39Y35/INT_R.SW2END3->>SE2BEG3 INT_R_X39Y37/INT_R.SW2END0->>IMUX32 INT_R_X39Y37/INT_R.SW2END0->>SS2BEG0 INT_R_X39Y37/INT_R.SW2END3->>IMUX15 INT_R_X39Y37/INT_R.SW2END3->>IMUX7 INT_R_X39Y37/INT_R.SW2END3->>SE2BEG3 INT_R_X41Y34/INT_R.EL1END2->>IMUX44 INT_R_X41Y34/INT_R.LOGIC_OUTS1->>NL1BEG0 INT_R_X41Y35/INT_R.EL1END3->>IMUX15 INT_R_X41Y35/INT_R.EL1END3->>IMUX7 INT_R_X41Y35/INT_R.NL1END0->>IMUX32 INT_R_X41Y35/INT_R.NL1END0->>NR1BEG0 INT_R_X41Y35/INT_R.NL1END0->>NW2BEG0 INT_R_X41Y36/INT_R.FAN_BOUNCE_S3_4->>IMUX15 INT_R_X41Y36/INT_R.FAN_BOUNCE_S3_4->>IMUX7 INT_R_X41Y36/INT_R.NR1END0->>IMUX32 INT_R_X41Y36/INT_R.NR1END0->>NN2BEG0 INT_R_X41Y36/INT_R.NR1END0->>NR1BEG0 INT_R_X41Y37/INT_R.EL1END3->>IMUX15 INT_R_X41Y37/INT_R.EL1END3->>IMUX7 INT_R_X41Y37/INT_R.FAN_ALT4->>FAN_BOUNCE4 INT_R_X41Y37/INT_R.NR1END0->>FAN_ALT4 INT_R_X41Y37/INT_R.NR1END0->>IMUX32 INT_R_X41Y37/INT_R.NR1END0->>NW2BEG0 INT_R_X41Y38/INT_R.EL1END3->>IMUX15 INT_R_X41Y38/INT_R.EL1END3->>IMUX7 INT_R_X41Y38/INT_R.NN2END0->>IMUX32 INT_R_X41Y38/INT_R.NN2END0->>NW2BEG0 INT_R_X41Y38/INT_R.NN2END0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/ADDRC1 - 
wires: CLBLL_L_X40Y35/CLBLL_SW2A2 CLBLL_L_X40Y35/CLBLL_WR1END1 CLBLL_L_X40Y37/CLBLL_NW2A3 CLBLL_L_X42Y35/CLBLL_NE2A0 CLBLL_L_X42Y35/CLBLL_WR1END1 CLBLM_R_X39Y35/CLBLM_IMUX18 CLBLM_R_X39Y35/CLBLM_IMUX2 CLBLM_R_X39Y35/CLBLM_IMUX29 CLBLM_R_X39Y35/CLBLM_M_A2 CLBLM_R_X39Y35/CLBLM_M_B2 CLBLM_R_X39Y35/CLBLM_M_C2 CLBLM_R_X39Y35/CLBLM_SW2A2 CLBLM_R_X39Y35/CLBLM_WR1END1 CLBLM_R_X39Y37/CLBLM_IMUX18 CLBLM_R_X39Y37/CLBLM_IMUX2 CLBLM_R_X39Y37/CLBLM_IMUX29 CLBLM_R_X39Y37/CLBLM_M_A2 CLBLM_R_X39Y37/CLBLM_M_B2 CLBLM_R_X39Y37/CLBLM_M_C2 CLBLM_R_X39Y37/CLBLM_NW2A3 CLBLM_R_X41Y34/CLBLM_IMUX16 CLBLM_R_X41Y34/CLBLM_IMUX33 CLBLM_R_X41Y34/CLBLM_IMUX40 CLBLM_R_X41Y34/CLBLM_LOGIC_OUTS0 CLBLM_R_X41Y34/CLBLM_L_AQ CLBLM_R_X41Y34/CLBLM_L_B3 CLBLM_R_X41Y34/CLBLM_L_C1 CLBLM_R_X41Y34/CLBLM_M_D1 CLBLM_R_X41Y35/CLBLM_IMUX18 CLBLM_R_X41Y35/CLBLM_IMUX2 CLBLM_R_X41Y35/CLBLM_IMUX29 CLBLM_R_X41Y35/CLBLM_M_A2 CLBLM_R_X41Y35/CLBLM_M_B2 CLBLM_R_X41Y35/CLBLM_M_C2 CLBLM_R_X41Y35/CLBLM_NE2A0 CLBLM_R_X41Y35/CLBLM_WR1END1 CLBLM_R_X41Y36/CLBLM_IMUX18 CLBLM_R_X41Y36/CLBLM_IMUX2 CLBLM_R_X41Y36/CLBLM_IMUX29 CLBLM_R_X41Y36/CLBLM_M_A2 CLBLM_R_X41Y36/CLBLM_M_B2 CLBLM_R_X41Y36/CLBLM_M_C2 CLBLM_R_X41Y37/CLBLM_IMUX18 CLBLM_R_X41Y37/CLBLM_IMUX2 CLBLM_R_X41Y37/CLBLM_IMUX29 CLBLM_R_X41Y37/CLBLM_M_A2 CLBLM_R_X41Y37/CLBLM_M_B2 CLBLM_R_X41Y37/CLBLM_M_C2 CLBLM_R_X41Y38/CLBLM_IMUX18 CLBLM_R_X41Y38/CLBLM_IMUX2 CLBLM_R_X41Y38/CLBLM_IMUX29 CLBLM_R_X41Y38/CLBLM_M_A2 CLBLM_R_X41Y38/CLBLM_M_B2 CLBLM_R_X41Y38/CLBLM_M_C2 INT_L_X40Y34/WR1END_S1_0 INT_L_X40Y35/SW2A2 INT_L_X40Y35/WR1BEG1 INT_L_X40Y35/WR1END0 INT_L_X40Y36/NW2BEG3 INT_L_X40Y36/SW2BEG2 INT_L_X40Y36/WR1END3 INT_L_X40Y37/NW2A3 INT_L_X42Y34/NE2END_S3_0 INT_L_X42Y35/NE2END0 INT_L_X42Y35/WR1BEG1 INT_R_X39Y35/IMUX18 INT_R_X39Y35/IMUX2 INT_R_X39Y35/IMUX29 INT_R_X39Y35/NN2BEG1 INT_R_X39Y35/SW2END2 INT_R_X39Y35/WR1END1 INT_R_X39Y36/NN2A1 INT_R_X39Y37/IMUX18 INT_R_X39Y37/IMUX2 INT_R_X39Y37/IMUX29 INT_R_X39Y37/NN2END1 INT_R_X39Y37/NW2END3 INT_R_X41Y34/FAN_ALT5 INT_R_X41Y34/FAN_BOUNCE5 INT_R_X41Y34/IMUX16 INT_R_X41Y34/IMUX33 INT_R_X41Y34/IMUX40 INT_R_X41Y34/LOGIC_OUTS0 INT_R_X41Y34/NE2BEG0 INT_R_X41Y34/NL1BEG2 INT_R_X41Y34/NL1BEG_N3 INT_R_X41Y34/WR1BEG_S0 INT_R_X41Y35/FAN_BOUNCE_S3_4 INT_R_X41Y35/IMUX18 INT_R_X41Y35/IMUX2 INT_R_X41Y35/IMUX29 INT_R_X41Y35/NE2A0 INT_R_X41Y35/NL1BEG1 INT_R_X41Y35/NL1END2 INT_R_X41Y35/NR1BEG2 INT_R_X41Y35/WR1BEG0 INT_R_X41Y35/WR1END1 INT_R_X41Y36/FAN_ALT4 INT_R_X41Y36/FAN_BOUNCE4 INT_R_X41Y36/IMUX18 INT_R_X41Y36/IMUX2 INT_R_X41Y36/IMUX29 INT_R_X41Y36/NL1BEG1 INT_R_X41Y36/NL1END1 INT_R_X41Y36/NR1BEG2 INT_R_X41Y36/NR1END2 INT_R_X41Y36/WR1BEG3 INT_R_X41Y37/IMUX18 INT_R_X41Y37/IMUX2 INT_R_X41Y37/IMUX29 INT_R_X41Y37/NL1BEG1 INT_R_X41Y37/NL1END1 INT_R_X41Y37/NR1BEG2 INT_R_X41Y37/NR1END2 INT_R_X41Y38/IMUX18 INT_R_X41Y38/IMUX2 INT_R_X41Y38/IMUX29 INT_R_X41Y38/NL1END1 INT_R_X41Y38/NR1END2 VBRK_X99Y37/VBRK_SW2A2 VBRK_X99Y37/VBRK_WR1END1 VBRK_X99Y39/VBRK_NW2A3 
pips: CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X41Y34/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 INT_L_X40Y35/INT_L.WR1END0->>WR1BEG1 INT_L_X40Y36/INT_L.WR1END3->>NW2BEG3 INT_L_X40Y36/INT_L.WR1END3->>SW2BEG2 INT_L_X42Y35/INT_L.NE2END0->>WR1BEG1 INT_R_X39Y35/INT_R.SW2END2->>IMUX29 INT_R_X39Y35/INT_R.WR1END1->>IMUX18 INT_R_X39Y35/INT_R.WR1END1->>IMUX2 INT_R_X39Y35/INT_R.WR1END1->>NN2BEG1 INT_R_X39Y37/INT_R.NN2END1->>IMUX18 INT_R_X39Y37/INT_R.NN2END1->>IMUX2 INT_R_X39Y37/INT_R.NW2END3->>IMUX29 INT_R_X41Y34/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X41Y34/INT_R.FAN_BOUNCE5->>IMUX33 INT_R_X41Y34/INT_R.LOGIC_OUTS0->>IMUX16 INT_R_X41Y34/INT_R.LOGIC_OUTS0->>IMUX40 INT_R_X41Y34/INT_R.LOGIC_OUTS0->>NE2BEG0 INT_R_X41Y34/INT_R.LOGIC_OUTS0->>NL1BEG_N3 INT_R_X41Y34/INT_R.NL1BEG_N3->>FAN_ALT5 INT_R_X41Y34/INT_R.NL1BEG_N3->>NL1BEG2 INT_R_X41Y34/INT_R.NL1BEG_N3->>WR1BEG_S0 INT_R_X41Y35/INT_R.FAN_BOUNCE_S3_4->>IMUX29 INT_R_X41Y35/INT_R.NL1END2->>NL1BEG1 INT_R_X41Y35/INT_R.NL1END2->>NR1BEG2 INT_R_X41Y35/INT_R.WR1END1->>IMUX18 INT_R_X41Y35/INT_R.WR1END1->>IMUX2 INT_R_X41Y36/INT_R.FAN_ALT4->>FAN_BOUNCE4 INT_R_X41Y36/INT_R.NL1END1->>FAN_ALT4 INT_R_X41Y36/INT_R.NL1END1->>IMUX18 INT_R_X41Y36/INT_R.NL1END1->>IMUX2 INT_R_X41Y36/INT_R.NR1END2->>IMUX29 INT_R_X41Y36/INT_R.NR1END2->>NL1BEG1 INT_R_X41Y36/INT_R.NR1END2->>NR1BEG2 INT_R_X41Y36/INT_R.NR1END2->>WR1BEG3 INT_R_X41Y37/INT_R.NL1END1->>IMUX18 INT_R_X41Y37/INT_R.NL1END1->>IMUX2 INT_R_X41Y37/INT_R.NR1END2->>IMUX29 INT_R_X41Y37/INT_R.NR1END2->>NL1BEG1 INT_R_X41Y37/INT_R.NR1END2->>NR1BEG2 INT_R_X41Y38/INT_R.NL1END1->>IMUX18 INT_R_X41Y38/INT_R.NL1END1->>IMUX2 INT_R_X41Y38/INT_R.NR1END2->>IMUX29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/ADDRC2 - 
wires: CLBLL_L_X40Y33/CLBLL_IMUX38 CLBLL_L_X40Y33/CLBLL_LL_D3 CLBLL_L_X40Y34/CLBLL_EL1BEG3 CLBLL_L_X40Y35/CLBLL_NW2A0 CLBLM_R_X39Y34/CLBLM_EL1BEG3 CLBLM_R_X39Y35/CLBLM_IMUX1 CLBLM_R_X39Y35/CLBLM_IMUX17 CLBLM_R_X39Y35/CLBLM_IMUX22 CLBLM_R_X39Y35/CLBLM_M_A3 CLBLM_R_X39Y35/CLBLM_M_B3 CLBLM_R_X39Y35/CLBLM_M_C3 CLBLM_R_X39Y35/CLBLM_NW2A0 CLBLM_R_X39Y37/CLBLM_IMUX1 CLBLM_R_X39Y37/CLBLM_IMUX17 CLBLM_R_X39Y37/CLBLM_IMUX22 CLBLM_R_X39Y37/CLBLM_M_A3 CLBLM_R_X39Y37/CLBLM_M_B3 CLBLM_R_X39Y37/CLBLM_M_C3 CLBLM_R_X41Y34/CLBLM_IMUX14 CLBLM_R_X41Y34/CLBLM_IMUX30 CLBLM_R_X41Y34/CLBLM_IMUX38 CLBLM_R_X41Y34/CLBLM_LOGIC_OUTS17 CLBLM_R_X41Y34/CLBLM_L_B1 CLBLM_R_X41Y34/CLBLM_L_BMUX CLBLM_R_X41Y34/CLBLM_L_C5 CLBLM_R_X41Y34/CLBLM_M_D3 CLBLM_R_X41Y35/CLBLM_IMUX1 CLBLM_R_X41Y35/CLBLM_IMUX17 CLBLM_R_X41Y35/CLBLM_IMUX22 CLBLM_R_X41Y35/CLBLM_M_A3 CLBLM_R_X41Y35/CLBLM_M_B3 CLBLM_R_X41Y35/CLBLM_M_C3 CLBLM_R_X41Y36/CLBLM_IMUX1 CLBLM_R_X41Y36/CLBLM_IMUX17 CLBLM_R_X41Y36/CLBLM_IMUX22 CLBLM_R_X41Y36/CLBLM_M_A3 CLBLM_R_X41Y36/CLBLM_M_B3 CLBLM_R_X41Y36/CLBLM_M_C3 CLBLM_R_X41Y37/CLBLM_IMUX1 CLBLM_R_X41Y37/CLBLM_IMUX17 CLBLM_R_X41Y37/CLBLM_IMUX22 CLBLM_R_X41Y37/CLBLM_M_A3 CLBLM_R_X41Y37/CLBLM_M_B3 CLBLM_R_X41Y37/CLBLM_M_C3 CLBLM_R_X41Y38/CLBLM_IMUX1 CLBLM_R_X41Y38/CLBLM_IMUX17 CLBLM_R_X41Y38/CLBLM_IMUX22 CLBLM_R_X41Y38/CLBLM_M_A3 CLBLM_R_X41Y38/CLBLM_M_B3 CLBLM_R_X41Y38/CLBLM_M_C3 INT_L_X40Y33/IMUX_L38 INT_L_X40Y33/SW2END3 INT_L_X40Y34/EL1END3 INT_L_X40Y34/ER1BEG_S0 INT_L_X40Y34/NW2BEG0 INT_L_X40Y34/SW2END_N0_3 INT_L_X40Y35/ER1BEG0 INT_L_X40Y35/NW2A0 INT_R_X39Y34/EL1BEG3 INT_R_X39Y34/NW2END_S0_0 INT_R_X39Y35/EL1BEG_N3 INT_R_X39Y35/FAN_ALT5 INT_R_X39Y35/FAN_BOUNCE5 INT_R_X39Y35/IMUX1 INT_R_X39Y35/IMUX17 INT_R_X39Y35/IMUX22 INT_R_X39Y35/NL1BEG_N3 INT_R_X39Y35/NN2BEG0 INT_R_X39Y35/NW2END0 INT_R_X39Y36/NN2A0 INT_R_X39Y36/NN2END_S2_0 INT_R_X39Y37/IMUX1 INT_R_X39Y37/IMUX17 INT_R_X39Y37/IMUX22 INT_R_X39Y37/NL1BEG_N3 INT_R_X39Y37/NN2END0 INT_R_X41Y33/SW2A3 INT_R_X41Y34/IMUX14 INT_R_X41Y34/IMUX30 INT_R_X41Y34/IMUX38 INT_R_X41Y34/LOGIC_OUTS17 INT_R_X41Y34/NR1BEG3 INT_R_X41Y34/SW2BEG3 INT_R_X41Y35/BYP_ALT7 INT_R_X41Y35/BYP_BOUNCE7 INT_R_X41Y35/ER1END0 INT_R_X41Y35/IMUX1 INT_R_X41Y35/IMUX17 INT_R_X41Y35/IMUX22 INT_R_X41Y35/NR1BEG3 INT_R_X41Y35/NR1END3 INT_R_X41Y36/BYP_ALT7 INT_R_X41Y36/BYP_BOUNCE7 INT_R_X41Y36/BYP_BOUNCE_N3_7 INT_R_X41Y36/IMUX1 INT_R_X41Y36/IMUX17 INT_R_X41Y36/IMUX22 INT_R_X41Y36/NR1BEG3 INT_R_X41Y36/NR1END3 INT_R_X41Y37/BYP_ALT7 INT_R_X41Y37/BYP_BOUNCE7 INT_R_X41Y37/BYP_BOUNCE_N3_7 INT_R_X41Y37/IMUX1 INT_R_X41Y37/IMUX17 INT_R_X41Y37/IMUX22 INT_R_X41Y37/NR1BEG3 INT_R_X41Y37/NR1END3 INT_R_X41Y38/BYP_BOUNCE_N3_7 INT_R_X41Y38/IMUX1 INT_R_X41Y38/IMUX17 INT_R_X41Y38/IMUX22 INT_R_X41Y38/NR1END3 VBRK_X99Y36/VBRK_EL1BEG3 VBRK_X99Y37/VBRK_NW2A0 
pips: CLBLL_L_X40Y33/CLBLL_L.CLBLL_IMUX38->CLBLL_LL_D3 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X41Y34/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X41Y34/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y35/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y37/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y38/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 INT_L_X40Y33/INT_L.SW2END3->>IMUX_L38 INT_L_X40Y34/INT_L.EL1END3->>ER1BEG_S0 INT_L_X40Y34/INT_L.SW2END_N0_3->>NW2BEG0 INT_R_X39Y35/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X39Y35/INT_R.FAN_BOUNCE5->>IMUX1 INT_R_X39Y35/INT_R.FAN_BOUNCE5->>IMUX17 INT_R_X39Y35/INT_R.NL1BEG_N3->>FAN_ALT5 INT_R_X39Y35/INT_R.NL1BEG_N3->>IMUX22 INT_R_X39Y35/INT_R.NW2END0->>EL1BEG_N3 INT_R_X39Y35/INT_R.NW2END0->>NL1BEG_N3 INT_R_X39Y35/INT_R.NW2END0->>NN2BEG0 INT_R_X39Y37/INT_R.NL1BEG_N3->>IMUX22 INT_R_X39Y37/INT_R.NN2END0->>IMUX1 INT_R_X39Y37/INT_R.NN2END0->>IMUX17 INT_R_X39Y37/INT_R.NN2END0->>NL1BEG_N3 INT_R_X41Y34/INT_R.LOGIC_OUTS17->>IMUX14 INT_R_X41Y34/INT_R.LOGIC_OUTS17->>IMUX30 INT_R_X41Y34/INT_R.LOGIC_OUTS17->>IMUX38 INT_R_X41Y34/INT_R.LOGIC_OUTS17->>NR1BEG3 INT_R_X41Y34/INT_R.LOGIC_OUTS17->>SW2BEG3 INT_R_X41Y35/INT_R.BYP_ALT7->>BYP_BOUNCE7 INT_R_X41Y35/INT_R.ER1END0->>IMUX1 INT_R_X41Y35/INT_R.ER1END0->>IMUX17 INT_R_X41Y35/INT_R.NR1END3->>BYP_ALT7 INT_R_X41Y35/INT_R.NR1END3->>IMUX22 INT_R_X41Y35/INT_R.NR1END3->>NR1BEG3 INT_R_X41Y36/INT_R.BYP_ALT7->>BYP_BOUNCE7 INT_R_X41Y36/INT_R.BYP_BOUNCE_N3_7->>IMUX1 INT_R_X41Y36/INT_R.BYP_BOUNCE_N3_7->>IMUX17 INT_R_X41Y36/INT_R.NR1END3->>BYP_ALT7 INT_R_X41Y36/INT_R.NR1END3->>IMUX22 INT_R_X41Y36/INT_R.NR1END3->>NR1BEG3 INT_R_X41Y37/INT_R.BYP_ALT7->>BYP_BOUNCE7 INT_R_X41Y37/INT_R.BYP_BOUNCE_N3_7->>IMUX1 INT_R_X41Y37/INT_R.BYP_BOUNCE_N3_7->>IMUX17 INT_R_X41Y37/INT_R.NR1END3->>BYP_ALT7 INT_R_X41Y37/INT_R.NR1END3->>IMUX22 INT_R_X41Y37/INT_R.NR1END3->>NR1BEG3 INT_R_X41Y38/INT_R.BYP_BOUNCE_N3_7->>IMUX1 INT_R_X41Y38/INT_R.BYP_BOUNCE_N3_7->>IMUX17 INT_R_X41Y38/INT_R.NR1END3->>IMUX22 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/ADDRC3 - 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/ADDRC4 - 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/DOC1 - 
wires: CLBLL_L_X42Y36/CLBLL_EL1BEG1 CLBLM_R_X41Y36/CLBLM_EL1BEG1 CLBLM_R_X41Y36/CLBLM_LOGIC_OUTS14 CLBLM_R_X41Y36/CLBLM_M_C CLBLM_R_X43Y36/CLBLM_IMUX6 CLBLM_R_X43Y36/CLBLM_L_A1 INT_L_X42Y36/EL1END1 INT_L_X42Y36/ER1BEG2 INT_R_X41Y36/EL1BEG1 INT_R_X41Y36/LOGIC_OUTS14 INT_R_X43Y36/ER1END2 INT_R_X43Y36/IMUX6 
pips: CLBLM_R_X41Y36/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 CLBLM_R_X43Y36/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 INT_L_X42Y36/INT_L.EL1END1->>ER1BEG2 INT_R_X41Y36/INT_R.LOGIC_OUTS14->>EL1BEG1 INT_R_X43Y36/INT_R.ER1END2->>IMUX6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/DIC1 - 
wires: CLBLL_L_X40Y36/CLBLL_SW4END3 CLBLL_L_X40Y37/CLBLL_ER1BEG0 CLBLM_R_X39Y36/CLBLM_SW4END3 CLBLM_R_X39Y37/CLBLM_ER1BEG0 CLBLM_R_X41Y36/CLBLM_BYP3 CLBLM_R_X41Y36/CLBLM_M_CX CLBLM_R_X41Y40/CLBLM_LOGIC_OUTS15 CLBLM_R_X41Y40/CLBLM_M_D INT_L_X40Y36/EL1BEG3 INT_L_X40Y36/SW6E3 INT_L_X40Y37/EL1BEG_N3 INT_L_X40Y37/ER1END0 INT_L_X40Y37/SW6D3 INT_L_X40Y38/SW6C3 INT_L_X40Y39/SW6B3 INT_L_X40Y40/SW6A3 INT_R_X39Y36/ER1BEG_S0 INT_R_X39Y36/SW6END3 INT_R_X39Y37/ER1BEG0 INT_R_X39Y37/SW6END_N0_3 INT_R_X41Y36/BYP3 INT_R_X41Y36/BYP_ALT3 INT_R_X41Y36/EL1END3 INT_R_X41Y40/LOGIC_OUTS15 INT_R_X41Y40/SW6BEG3 VBRK_X99Y38/VBRK_SW4END3 VBRK_X99Y39/VBRK_ER1BEG0 
pips: CLBLM_R_X41Y36/CLBLM_R.CLBLM_BYP3->CLBLM_M_CX CLBLM_R_X41Y40/CLBLM_R.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X40Y37/INT_L.ER1END0->>EL1BEG_N3 INT_R_X39Y36/INT_R.SW6END3->>ER1BEG_S0 INT_R_X41Y36/INT_R.BYP_ALT3->>BYP3 INT_R_X41Y36/INT_R.EL1END3->>BYP_ALT3 INT_R_X41Y40/INT_R.LOGIC_OUTS15->>SW6BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/DOD0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/DID0 - 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/DOD1 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11/DID1 - 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1, 

u1/DMA_control/gen_DMAbuf.Rxbuf/wr_ptr_lfsr/iQ[1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/gen_DMAbuf.Rxbuf/wr_ptr_lfsr/iQ[2]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/gen_DMAbuf.Rxbuf/wr_ptr_lfsr/iQ[3]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

valid_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

dstrb - 
wires: BRAM_INT_INTERFACE_L_X44Y36/INT_INTERFACE_SW2A1 BRAM_INT_INTERFACE_L_X44Y37/INT_INTERFACE_SE2A1 BRAM_L_X44Y35/BRAM_SE2A1_2 BRAM_L_X44Y35/BRAM_SW2A1_1 CLBLL_L_X40Y35/CLBLL_LL_AMUX CLBLL_L_X40Y35/CLBLL_LOGIC_OUTS20 CLBLL_L_X40Y37/CLBLL_FAN6 CLBLL_L_X40Y37/CLBLL_L_CE CLBLL_L_X42Y39/CLBLL_FAN6 CLBLL_L_X42Y39/CLBLL_L_CE CLBLL_L_X42Y40/CLBLL_NE2A1 CLBLM_R_X41Y39/CLBLM_FAN6 CLBLM_R_X41Y39/CLBLM_L_CE CLBLM_R_X41Y40/CLBLM_NE2A1 CLBLM_R_X43Y36/CLBLM_FAN6 CLBLM_R_X43Y36/CLBLM_L_CE CLBLM_R_X43Y36/CLBLM_SW2A1 CLBLM_R_X43Y37/CLBLM_SE2A1 INT_L_X40Y35/LOGIC_OUTS_L20 INT_L_X40Y35/NN2BEG2 INT_L_X40Y36/NN2A2 INT_L_X40Y37/FAN_ALT6 INT_L_X40Y37/FAN_ALT7 INT_L_X40Y37/FAN_BOUNCE7 INT_L_X40Y37/FAN_L6 INT_L_X40Y37/NN2BEG2 INT_L_X40Y37/NN2END2 INT_L_X40Y38/NN2A2 INT_L_X40Y39/EL1BEG1 INT_L_X40Y39/NN2END2 INT_L_X42Y38/SE2A1 INT_L_X42Y39/FAN_ALT6 INT_L_X42Y39/FAN_L6 INT_L_X42Y39/SE2BEG1 INT_L_X42Y39/SL1END1 INT_L_X42Y40/NE2END1 INT_L_X42Y40/SL1BEG1 INT_L_X44Y36/SW2A1 INT_L_X44Y37/SE2END1 INT_L_X44Y37/SW2BEG1 INT_R_X41Y39/EL1END1 INT_R_X41Y39/FAN6 INT_R_X41Y39/FAN_ALT6 INT_R_X41Y39/NE2BEG1 INT_R_X41Y40/NE2A1 INT_R_X43Y36/FAN6 INT_R_X43Y36/FAN_ALT6 INT_R_X43Y36/SW2END1 INT_R_X43Y37/SE2A1 INT_R_X43Y38/SE2BEG1 INT_R_X43Y38/SE2END1 
pips: CLBLL_L_X40Y35/CLBLL_L.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLL_L_X40Y37/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLL_L_X42Y39/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLM_R_X41Y39/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X43Y36/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE INT_L_X40Y35/INT_L.LOGIC_OUTS_L20->>NN2BEG2 INT_L_X40Y37/INT_L.FAN_ALT6->>FAN_L6 INT_L_X40Y37/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X40Y37/INT_L.FAN_BOUNCE7->>FAN_ALT6 INT_L_X40Y37/INT_L.NN2END2->>FAN_ALT7 INT_L_X40Y37/INT_L.NN2END2->>NN2BEG2 INT_L_X40Y39/INT_L.NN2END2->>EL1BEG1 INT_L_X42Y39/INT_L.FAN_ALT6->>FAN_L6 INT_L_X42Y39/INT_L.SL1END1->>FAN_ALT6 INT_L_X42Y39/INT_L.SL1END1->>SE2BEG1 INT_L_X42Y40/INT_L.NE2END1->>SL1BEG1 INT_L_X44Y37/INT_L.SE2END1->>SW2BEG1 INT_R_X41Y39/INT_R.EL1END1->>FAN_ALT6 INT_R_X41Y39/INT_R.EL1END1->>NE2BEG1 INT_R_X41Y39/INT_R.FAN_ALT6->>FAN6 INT_R_X43Y36/INT_R.FAN_ALT6->>FAN6 INT_R_X43Y36/INT_R.SW2END1->>FAN_ALT6 INT_R_X43Y38/INT_R.SE2END1->>SE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 17, 

q[0] - 
wires: CLBLL_L_X42Y38/CLBLL_IMUX34 CLBLL_L_X42Y38/CLBLL_L_C6 CLBLM_R_X43Y36/CLBLM_LOGIC_OUTS0 CLBLM_R_X43Y36/CLBLM_L_AQ INT_L_X42Y38/IMUX_L34 INT_L_X42Y38/WR1END1 INT_R_X43Y36/LOGIC_OUTS0 INT_R_X43Y36/NN2BEG0 INT_R_X43Y37/NN2A0 INT_R_X43Y37/NN2END_S2_0 INT_R_X43Y38/NN2END0 INT_R_X43Y38/WR1BEG1 
pips: CLBLL_L_X42Y38/CLBLL_L.CLBLL_IMUX34->CLBLL_L_C6 CLBLM_R_X43Y36/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X42Y38/INT_L.WR1END1->>IMUX_L34 INT_R_X43Y36/INT_R.LOGIC_OUTS0->>NN2BEG0 INT_R_X43Y38/INT_R.NN2END0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

q[10] - 
wires: CLBLL_L_X42Y36/CLBLL_IMUX9 CLBLL_L_X42Y36/CLBLL_L_A5 CLBLL_L_X42Y39/CLBLL_LOGIC_OUTS0 CLBLL_L_X42Y39/CLBLL_L_AQ INT_L_X42Y36/IMUX_L9 INT_L_X42Y36/SL1END0 INT_L_X42Y37/SL1BEG0 INT_L_X42Y37/SS2END0 INT_L_X42Y38/SS2A0 INT_L_X42Y39/LOGIC_OUTS_L0 INT_L_X42Y39/SS2BEG0 
pips: CLBLL_L_X42Y36/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_L_X42Y39/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 INT_L_X42Y36/INT_L.SL1END0->>IMUX_L9 INT_L_X42Y37/INT_L.SS2END0->>SL1BEG0 INT_L_X42Y39/INT_L.LOGIC_OUTS_L0->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

q[11] - 
wires: CLBLL_L_X42Y39/CLBLL_SE4BEG0 CLBLM_R_X41Y39/CLBLM_LOGIC_OUTS0 CLBLM_R_X41Y39/CLBLM_L_AQ CLBLM_R_X41Y39/CLBLM_SE4BEG0 CLBLM_R_X43Y36/CLBLM_IMUX25 CLBLM_R_X43Y36/CLBLM_L_B5 INT_L_X42Y35/SE6E0 INT_L_X42Y36/SE6D0 INT_L_X42Y37/SE6C0 INT_L_X42Y38/SE6B0 INT_L_X42Y39/SE6A0 INT_R_X41Y39/LOGIC_OUTS0 INT_R_X41Y39/SE6BEG0 INT_R_X43Y35/NR1BEG0 INT_R_X43Y35/SE6END0 INT_R_X43Y36/IMUX25 INT_R_X43Y36/NR1END0 
pips: CLBLM_R_X41Y39/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X43Y36/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 INT_R_X41Y39/INT_R.LOGIC_OUTS0->>SE6BEG0 INT_R_X43Y35/INT_R.SE6END0->>NR1BEG0 INT_R_X43Y36/INT_R.NR1END0->>IMUX25 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

q[12] - 
wires: CLBLM_R_X43Y36/CLBLM_IMUX23 CLBLM_R_X43Y36/CLBLM_LOGIC_OUTS1 CLBLM_R_X43Y36/CLBLM_L_BQ CLBLM_R_X43Y36/CLBLM_L_C3 INT_R_X43Y36/IMUX23 INT_R_X43Y36/LOGIC_OUTS1 INT_R_X43Y36/NL1BEG0 INT_R_X43Y36/NL1END_S3_0 INT_R_X43Y37/NL1END0 
pips: CLBLM_R_X43Y36/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X43Y36/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_R_X43Y36/INT_R.LOGIC_OUTS1->>NL1BEG0 INT_R_X43Y36/INT_R.NL1END_S3_0->>IMUX23 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

q[13] - 
wires: CLBLL_L_X42Y37/CLBLL_IMUX20 CLBLL_L_X42Y37/CLBLL_L_C2 CLBLL_L_X42Y39/CLBLL_LOGIC_OUTS1 CLBLL_L_X42Y39/CLBLL_L_BQ INT_L_X42Y37/IMUX_L20 INT_L_X42Y37/SS2END1 INT_L_X42Y38/SS2A1 INT_L_X42Y39/LOGIC_OUTS_L1 INT_L_X42Y39/SS2BEG1 
pips: CLBLL_L_X42Y37/CLBLL_L.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_L_X42Y39/CLBLL_L.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 INT_L_X42Y37/INT_L.SS2END1->>IMUX_L20 INT_L_X42Y39/INT_L.LOGIC_OUTS_L1->>SS2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

q[14] - 
wires: CLBLL_L_X42Y36/CLBLL_IMUX43 CLBLL_L_X42Y36/CLBLL_LL_D6 CLBLL_L_X42Y38/CLBLL_SE2A1 CLBLM_R_X41Y38/CLBLM_SE2A1 CLBLM_R_X41Y39/CLBLM_LOGIC_OUTS1 CLBLM_R_X41Y39/CLBLM_L_BQ INT_L_X42Y36/IMUX_L43 INT_L_X42Y36/SS2END1 INT_L_X42Y37/SS2A1 INT_L_X42Y38/SE2END1 INT_L_X42Y38/SS2BEG1 INT_R_X41Y38/SE2A1 INT_R_X41Y39/LOGIC_OUTS1 INT_R_X41Y39/SE2BEG1 
pips: CLBLL_L_X42Y36/CLBLL_L.CLBLL_IMUX43->CLBLL_LL_D6 CLBLM_R_X41Y39/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X42Y36/INT_L.SS2END1->>IMUX_L43 INT_L_X42Y38/INT_L.SE2END1->>SS2BEG1 INT_R_X41Y39/INT_R.LOGIC_OUTS1->>SE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

q[15] - 
wires: CLBLL_L_X40Y37/CLBLL_IMUX16 CLBLL_L_X40Y37/CLBLL_LOGIC_OUTS0 CLBLL_L_X40Y37/CLBLL_L_AQ CLBLL_L_X40Y37/CLBLL_L_B3 INT_L_X40Y37/IMUX_L16 INT_L_X40Y37/LOGIC_OUTS_L0 
pips: CLBLL_L_X40Y37/CLBLL_L.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_L_X40Y37/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 INT_L_X40Y37/INT_L.LOGIC_OUTS_L0->>IMUX_L16 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

q[1] - 
wires: CLBLL_L_X42Y39/CLBLL_LOGIC_OUTS2 CLBLL_L_X42Y39/CLBLL_L_CQ CLBLL_L_X42Y40/CLBLL_NW2A2 CLBLM_R_X41Y39/CLBLM_IMUX14 CLBLM_R_X41Y39/CLBLM_L_B1 CLBLM_R_X41Y40/CLBLM_NW2A2 INT_L_X42Y39/LOGIC_OUTS_L2 INT_L_X42Y39/NW2BEG2 INT_L_X42Y40/NW2A2 INT_R_X41Y39/IMUX14 INT_R_X41Y39/SR1END2 INT_R_X41Y40/NW2END2 INT_R_X41Y40/SR1BEG2 
pips: CLBLL_L_X42Y39/CLBLL_L.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 CLBLM_R_X41Y39/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 INT_L_X42Y39/INT_L.LOGIC_OUTS_L2->>NW2BEG2 INT_R_X41Y39/INT_R.SR1END2->>IMUX14 INT_R_X41Y40/INT_R.NW2END2->>SR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

q[2] - 
wires: CLBLL_L_X42Y39/CLBLL_IMUX39 CLBLL_L_X42Y39/CLBLL_LOGIC_OUTS3 CLBLL_L_X42Y39/CLBLL_L_D3 CLBLL_L_X42Y39/CLBLL_L_DQ INT_L_X42Y39/IMUX_L39 INT_L_X42Y39/LOGIC_OUTS_L3 
pips: CLBLL_L_X42Y39/CLBLL_L.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_L_X42Y39/CLBLL_L.CLBLL_L_DQ->CLBLL_LOGIC_OUTS3 INT_L_X42Y39/INT_L.LOGIC_OUTS_L3->>IMUX_L39 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

q[3] - 
wires: CLBLM_R_X41Y39/CLBLM_IMUX20 CLBLM_R_X41Y39/CLBLM_LOGIC_OUTS2 CLBLM_R_X41Y39/CLBLM_L_C2 CLBLM_R_X41Y39/CLBLM_L_CQ INT_R_X41Y39/IMUX20 INT_R_X41Y39/LOGIC_OUTS2 
pips: CLBLM_R_X41Y39/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X41Y39/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_R_X41Y39/INT_R.LOGIC_OUTS2->>IMUX20 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

q[4] - 
wires: CLBLL_L_X42Y36/CLBLL_IMUX19 CLBLL_L_X42Y36/CLBLL_L_B2 CLBLM_R_X43Y36/CLBLM_LOGIC_OUTS2 CLBLM_R_X43Y36/CLBLM_L_CQ INT_L_X42Y36/IMUX_L19 INT_L_X42Y36/WL1END1 INT_R_X43Y36/LOGIC_OUTS2 INT_R_X43Y36/WL1BEG1 
pips: CLBLL_L_X42Y36/CLBLL_L.CLBLL_IMUX19->CLBLL_L_B2 CLBLM_R_X43Y36/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_L_X42Y36/INT_L.WL1END1->>IMUX_L19 INT_R_X43Y36/INT_R.LOGIC_OUTS2->>WL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

q[5] - 
wires: CLBLL_L_X42Y37/CLBLL_IMUX39 CLBLL_L_X42Y37/CLBLL_L_D3 CLBLL_L_X42Y39/CLBLL_LOGIC_OUTS17 CLBLL_L_X42Y39/CLBLL_L_BMUX INT_L_X42Y37/IMUX_L39 INT_L_X42Y37/SS2END3 INT_L_X42Y38/SS2A3 INT_L_X42Y38/SS2END_N0_3 INT_L_X42Y39/LOGIC_OUTS_L17 INT_L_X42Y39/SS2BEG3 
pips: CLBLL_L_X42Y37/CLBLL_L.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_L_X42Y39/CLBLL_L.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 INT_L_X42Y37/INT_L.SS2END3->>IMUX_L39 INT_L_X42Y39/INT_L.LOGIC_OUTS_L17->>SS2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

q[6] - 
wires: CLBLL_L_X42Y38/CLBLL_IMUX38 CLBLL_L_X42Y38/CLBLL_LL_D3 CLBLL_L_X42Y38/CLBLL_SE2A3 CLBLM_R_X41Y38/CLBLM_SE2A3 CLBLM_R_X41Y39/CLBLM_LOGIC_OUTS3 CLBLM_R_X41Y39/CLBLM_L_DQ INT_L_X42Y38/IMUX_L38 INT_L_X42Y38/SE2END3 INT_R_X41Y38/SE2A3 INT_R_X41Y39/LOGIC_OUTS3 INT_R_X41Y39/SE2BEG3 
pips: CLBLL_L_X42Y38/CLBLL_L.CLBLL_IMUX38->CLBLL_LL_D3 CLBLM_R_X41Y39/CLBLM_R.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 INT_L_X42Y38/INT_L.SE2END3->>IMUX_L38 INT_R_X41Y39/INT_R.LOGIC_OUTS3->>SE2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

q[7] - 
wires: CLBLL_L_X40Y37/CLBLL_LOGIC_OUTS1 CLBLL_L_X40Y37/CLBLL_L_BQ CLBLM_R_X41Y36/CLBLM_IMUX42 CLBLM_R_X41Y36/CLBLM_L_D6 INT_L_X40Y36/SE2A1 INT_L_X40Y37/LOGIC_OUTS_L1 INT_L_X40Y37/SE2BEG1 INT_R_X41Y36/IMUX42 INT_R_X41Y36/SE2END1 
pips: CLBLL_L_X40Y37/CLBLL_L.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 INT_L_X40Y37/INT_L.LOGIC_OUTS_L1->>SE2BEG1 INT_R_X41Y36/INT_R.SE2END1->>IMUX42 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

q[8] - 
wires: CLBLL_L_X42Y36/CLBLL_IMUX21 CLBLL_L_X42Y36/CLBLL_L_C4 CLBLM_R_X43Y36/CLBLM_LOGIC_OUTS3 CLBLM_R_X43Y36/CLBLM_L_DQ INT_L_X42Y36/IMUX_L21 INT_L_X42Y36/WL1END2 INT_R_X43Y36/LOGIC_OUTS3 INT_R_X43Y36/WL1BEG2 
pips: CLBLL_L_X42Y36/CLBLL_L.CLBLL_IMUX21->CLBLL_L_C4 CLBLM_R_X43Y36/CLBLM_R.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 INT_L_X42Y36/INT_L.WL1END2->>IMUX_L21 INT_R_X43Y36/INT_R.LOGIC_OUTS3->>WL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

q[9] - 
wires: CLBLL_L_X42Y38/CLBLL_IMUX36 CLBLL_L_X42Y38/CLBLL_L_D2 CLBLL_L_X42Y39/CLBLL_LOGIC_OUTS18 CLBLL_L_X42Y39/CLBLL_L_CMUX INT_L_X42Y38/IMUX_L36 INT_L_X42Y38/SR1END1 INT_L_X42Y39/LOGIC_OUTS_L18 INT_L_X42Y39/SR1BEG1 
pips: CLBLL_L_X42Y38/CLBLL_L.CLBLL_IMUX36->CLBLL_L_D2 CLBLL_L_X42Y39/CLBLL_L.CLBLL_L_CMUX->CLBLL_LOGIC_OUTS18 INT_L_X42Y38/INT_L.SR1END1->>IMUX_L36 INT_L_X42Y39/INT_L.LOGIC_OUTS_L18->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/statemachine.c_state[0]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/statemachine.c_state[1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

cDMARQ - 
wires: CLBLM_R_X43Y34/CLBLM_BYP3 CLBLM_R_X43Y34/CLBLM_LOGIC_OUTS5 CLBLM_R_X43Y34/CLBLM_M_BQ CLBLM_R_X43Y34/CLBLM_M_CX INT_R_X43Y34/BYP3 INT_R_X43Y34/BYP_ALT3 INT_R_X43Y34/FAN_ALT3 INT_R_X43Y34/FAN_BOUNCE3 INT_R_X43Y34/LOGIC_OUTS5 INT_R_X43Y34/NL1BEG0 INT_R_X43Y34/NL1END_S3_0 INT_R_X43Y35/NL1END0 
pips: CLBLM_R_X43Y34/CLBLM_R.CLBLM_BYP3->CLBLM_M_CX CLBLM_R_X43Y34/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_R_X43Y34/INT_R.BYP_ALT3->>BYP3 INT_R_X43Y34/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X43Y34/INT_R.FAN_BOUNCE3->>BYP_ALT3 INT_R_X43Y34/INT_R.LOGIC_OUTS5->>NL1BEG0 INT_R_X43Y34/INT_R.NL1END_S3_0->>FAN_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

cINTRQ - 
wires: CLBLM_R_X43Y38/CLBLM_BYP3 CLBLM_R_X43Y38/CLBLM_LOGIC_OUTS21 CLBLM_R_X43Y38/CLBLM_M_BMUX CLBLM_R_X43Y38/CLBLM_M_CX INT_R_X43Y38/BYP3 INT_R_X43Y38/BYP_ALT3 INT_R_X43Y38/FAN_ALT3 INT_R_X43Y38/FAN_BOUNCE3 INT_R_X43Y38/LOGIC_OUTS21 
pips: CLBLM_R_X43Y38/CLBLM_R.CLBLM_BYP3->CLBLM_M_CX CLBLM_R_X43Y38/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_R_X43Y38/INT_R.BYP_ALT3->>BYP3 INT_R_X43Y38/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X43Y38/INT_R.FAN_BOUNCE3->>BYP_ALT3 INT_R_X43Y38/INT_R.LOGIC_OUTS21->>FAN_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

cIORDY - 
wires: CLBLM_L_X36Y34/CLBLM_BYP4 CLBLM_L_X36Y34/CLBLM_LOGIC_OUTS4 CLBLM_L_X36Y34/CLBLM_M_AQ CLBLM_L_X36Y34/CLBLM_M_BX INT_L_X36Y34/BYP_ALT4 INT_L_X36Y34/BYP_L4 INT_L_X36Y34/FAN_ALT1 INT_L_X36Y34/FAN_BOUNCE1 INT_L_X36Y34/LOGIC_OUTS_L4 INT_L_X36Y34/NL1BEG_N3 
pips: CLBLM_L_X36Y34/CLBLM_L.CLBLM_BYP4->CLBLM_M_BX CLBLM_L_X36Y34/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X36Y34/INT_L.BYP_ALT4->>BYP_L4 INT_L_X36Y34/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X36Y34/INT_L.FAN_BOUNCE1->>BYP_ALT4 INT_L_X36Y34/INT_L.LOGIC_OUTS_L4->>NL1BEG_N3 INT_L_X36Y34/INT_L.NL1BEG_N3->>FAN_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u0/p_42_in - 
wires: CLBLL_L_X42Y34/CLBLL_LOGIC_OUTS11 CLBLL_L_X42Y34/CLBLL_L_D CLBLM_R_X43Y34/CLBLM_IMUX35 CLBLM_R_X43Y34/CLBLM_IMUX43 CLBLM_R_X43Y34/CLBLM_M_C6 CLBLM_R_X43Y34/CLBLM_M_D6 CLBLM_R_X43Y35/CLBLM_IMUX15 CLBLM_R_X43Y35/CLBLM_IMUX22 CLBLM_R_X43Y35/CLBLM_M_B1 CLBLM_R_X43Y35/CLBLM_M_C3 INT_L_X42Y34/EL1BEG2 INT_L_X42Y34/LOGIC_OUTS_L11 INT_L_X42Y34/NE2BEG3 INT_L_X42Y35/NE2A3 INT_R_X43Y34/EL1END2 INT_R_X43Y34/IMUX35 INT_R_X43Y34/IMUX43 INT_R_X43Y35/IMUX15 INT_R_X43Y35/IMUX22 INT_R_X43Y35/NE2END3 
pips: CLBLL_L_X42Y34/CLBLL_L.CLBLL_L_D->CLBLL_LOGIC_OUTS11 CLBLM_R_X43Y34/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X43Y34/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_R_X43Y35/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X43Y35/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 INT_L_X42Y34/INT_L.LOGIC_OUTS_L11->>EL1BEG2 INT_L_X42Y34/INT_L.LOGIC_OUTS_L11->>NE2BEG3 INT_R_X43Y34/INT_R.EL1END2->>IMUX35 INT_R_X43Y34/INT_R.EL1END2->>IMUX43 INT_R_X43Y35/INT_R.NE2END3->>IMUX15 INT_R_X43Y35/INT_R.NE2END3->>IMUX22 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

wb_dat_o[0]_INST_0_i_1_n_0 - 
wires: CLBLL_L_X42Y38/CLBLL_IMUX21 CLBLL_L_X42Y38/CLBLL_L_C4 CLBLL_L_X42Y39/CLBLL_LOGIC_OUTS16 CLBLL_L_X42Y39/CLBLL_L_AMUX INT_L_X42Y38/IMUX_L21 INT_L_X42Y38/SL1END2 INT_L_X42Y39/LOGIC_OUTS_L16 INT_L_X42Y39/SL1BEG2 
pips: CLBLL_L_X42Y38/CLBLL_L.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_L_X42Y39/CLBLL_L.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 INT_L_X42Y38/INT_L.SL1END2->>IMUX_L21 INT_L_X42Y39/INT_L.LOGIC_OUTS_L16->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_dat_o[0]_INST_0_i_2_n_0 - 
wires: CLBLL_L_X42Y38/CLBLL_ER1BEG3 CLBLL_L_X42Y38/CLBLL_IMUX23 CLBLL_L_X42Y38/CLBLL_L_C3 CLBLM_R_X41Y38/CLBLM_ER1BEG3 CLBLM_R_X41Y38/CLBLM_LOGIC_OUTS16 CLBLM_R_X41Y38/CLBLM_L_AMUX INT_L_X42Y38/ER1END3 INT_L_X42Y38/IMUX_L23 INT_L_X42Y39/ER1END_N3_3 INT_R_X41Y38/ER1BEG3 INT_R_X41Y38/LOGIC_OUTS16 
pips: CLBLL_L_X42Y38/CLBLL_L.CLBLL_IMUX23->CLBLL_L_C3 CLBLM_R_X41Y38/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X42Y38/INT_L.ER1END3->>IMUX_L23 INT_R_X41Y38/INT_R.LOGIC_OUTS16->>ER1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5_n_1 - 
wires: CLBLL_L_X42Y39/CLBLL_EL1BEG0 CLBLL_L_X42Y39/CLBLL_IMUX0 CLBLL_L_X42Y39/CLBLL_L_A3 CLBLM_R_X41Y38/CLBLM_LOGIC_OUTS20 CLBLM_R_X41Y38/CLBLM_M_AMUX CLBLM_R_X41Y39/CLBLM_EL1BEG0 INT_L_X42Y38/EL1END_S3_0 INT_L_X42Y39/EL1END0 INT_L_X42Y39/IMUX_L0 INT_R_X41Y38/LOGIC_OUTS20 INT_R_X41Y38/NL1BEG1 INT_R_X41Y39/EL1BEG0 INT_R_X41Y39/NL1END1 
pips: CLBLL_L_X42Y39/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLM_R_X41Y38/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X42Y39/INT_L.EL1END0->>IMUX_L0 INT_R_X41Y38/INT_R.LOGIC_OUTS20->>NL1BEG1 INT_R_X41Y39/INT_R.NL1END1->>EL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_dat_o[0]_INST_0_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_dat_o[0]_INST_0_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_dat_o[10]_INST_0_i_1_n_0 - 
wires: CLBLL_L_X42Y36/CLBLL_ER1BEG1 CLBLL_L_X42Y36/CLBLL_IMUX3 CLBLL_L_X42Y36/CLBLL_L_A2 CLBLM_R_X41Y36/CLBLM_ER1BEG1 CLBLM_R_X41Y36/CLBLM_LOGIC_OUTS8 CLBLM_R_X41Y36/CLBLM_L_A INT_L_X42Y36/ER1END1 INT_L_X42Y36/IMUX_L3 INT_R_X41Y36/ER1BEG1 INT_R_X41Y36/LOGIC_OUTS8 
pips: CLBLL_L_X42Y36/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 CLBLM_R_X41Y36/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_L_X42Y36/INT_L.ER1END1->>IMUX_L3 INT_R_X41Y36/INT_R.LOGIC_OUTS8->>ER1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_dat_o[10]_INST_0_i_2_n_0 - 
wires: CLBLL_L_X42Y26/CLBLL_NW4A3 CLBLL_L_X42Y28/CLBLL_LOGIC_OUTS16 CLBLL_L_X42Y28/CLBLL_L_AMUX CLBLL_L_X42Y36/CLBLL_EE2A3 CLBLL_L_X42Y36/CLBLL_IMUX6 CLBLL_L_X42Y36/CLBLL_L_A1 CLBLM_R_X41Y26/CLBLM_NW4A3 CLBLM_R_X41Y36/CLBLM_EE2A3 INT_L_X40Y30/NN6BEG3 INT_L_X40Y30/NW6END3 INT_L_X40Y31/NN6A3 INT_L_X40Y32/NN6B3 INT_L_X40Y33/NN6C3 INT_L_X40Y34/NN6D3 INT_L_X40Y35/NN6E3 INT_L_X40Y36/EE2BEG3 INT_L_X40Y36/NN6END3 INT_L_X42Y26/NW6BEG3 INT_L_X42Y26/SS2END2 INT_L_X42Y27/SS2A2 INT_L_X42Y28/LOGIC_OUTS_L16 INT_L_X42Y28/SS2BEG2 INT_L_X42Y36/EE2END3 INT_L_X42Y36/IMUX_L6 INT_R_X41Y26/NW6A3 INT_R_X41Y27/NW6B3 INT_R_X41Y28/NW6C3 INT_R_X41Y29/NW6D3 INT_R_X41Y30/NW6E3 INT_R_X41Y36/EE2A3 
pips: CLBLL_L_X42Y28/CLBLL_L.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 CLBLL_L_X42Y36/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 INT_L_X40Y30/INT_L.NW6END3->>NN6BEG3 INT_L_X40Y36/INT_L.NN6END3->>EE2BEG3 INT_L_X42Y26/INT_L.SS2END2->>NW6BEG3 INT_L_X42Y28/INT_L.LOGIC_OUTS_L16->>SS2BEG2 INT_L_X42Y36/INT_L.EE2END3->>IMUX_L6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11_n_5 - 
wires: CLBLM_R_X41Y36/CLBLM_IMUX0 CLBLM_R_X41Y36/CLBLM_LOGIC_OUTS22 CLBLM_R_X41Y36/CLBLM_L_A3 CLBLM_R_X41Y36/CLBLM_M_CMUX INT_R_X41Y36/IMUX0 INT_R_X41Y36/LOGIC_OUTS22 
pips: CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X41Y36/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_R_X41Y36/INT_R.LOGIC_OUTS22->>IMUX0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_dat_o[10]_INST_0_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_dat_o[10]_INST_0_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_dat_o[11]_INST_0_i_1_n_0 - 
wires: CLBLM_R_X43Y36/CLBLM_IMUX13 CLBLM_R_X43Y36/CLBLM_LOGIC_OUTS16 CLBLM_R_X43Y36/CLBLM_L_AMUX CLBLM_R_X43Y36/CLBLM_L_B6 INT_R_X43Y36/IMUX13 INT_R_X43Y36/LOGIC_OUTS16 
pips: CLBLM_R_X43Y36/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X43Y36/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_R_X43Y36/INT_R.LOGIC_OUTS16->>IMUX13 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_dat_o[11]_INST_0_i_2_n_0 - 
wires: CLBLM_R_X43Y29/CLBLM_LOGIC_OUTS16 CLBLM_R_X43Y29/CLBLM_L_AMUX CLBLM_R_X43Y36/CLBLM_IMUX14 CLBLM_R_X43Y36/CLBLM_L_B1 INT_R_X43Y29/LOGIC_OUTS16 INT_R_X43Y29/NN2BEG2 INT_R_X43Y30/NN2A2 INT_R_X43Y31/NN2END2 INT_R_X43Y31/NN6BEG2 INT_R_X43Y32/NN6A2 INT_R_X43Y33/NN6B2 INT_R_X43Y34/NN6C2 INT_R_X43Y35/NN6D2 INT_R_X43Y36/IMUX14 INT_R_X43Y36/NN6E2 INT_R_X43Y36/SR1END2 INT_R_X43Y37/NN6END2 INT_R_X43Y37/SR1BEG2 
pips: CLBLM_R_X43Y29/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 CLBLM_R_X43Y36/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 INT_R_X43Y29/INT_R.LOGIC_OUTS16->>NN2BEG2 INT_R_X43Y31/INT_R.NN2END2->>NN6BEG2 INT_R_X43Y36/INT_R.SR1END2->>IMUX14 INT_R_X43Y37/INT_R.NN6END2->>SR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11_n_4 - 
wires: CLBLL_L_X42Y36/CLBLL_EL1BEG1 CLBLM_R_X41Y36/CLBLM_EL1BEG1 CLBLM_R_X41Y36/CLBLM_LOGIC_OUTS14 CLBLM_R_X41Y36/CLBLM_M_C CLBLM_R_X43Y36/CLBLM_IMUX6 CLBLM_R_X43Y36/CLBLM_L_A1 INT_L_X42Y36/EL1END1 INT_L_X42Y36/ER1BEG2 INT_R_X41Y36/EL1BEG1 INT_R_X41Y36/LOGIC_OUTS14 INT_R_X43Y36/ER1END2 INT_R_X43Y36/IMUX6 
pips: CLBLM_R_X41Y36/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 CLBLM_R_X43Y36/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 INT_L_X42Y36/INT_L.EL1END1->>ER1BEG2 INT_R_X41Y36/INT_R.LOGIC_OUTS14->>EL1BEG1 INT_R_X43Y36/INT_R.ER1END2->>IMUX6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_dat_o[11]_INST_0_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_dat_o[11]_INST_0_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_dat_o[12]_INST_0_i_1_n_0 - 
wires: CLBLM_R_X43Y36/CLBLM_IMUX33 CLBLM_R_X43Y36/CLBLM_LOGIC_OUTS8 CLBLM_R_X43Y36/CLBLM_L_A CLBLM_R_X43Y36/CLBLM_L_C1 INT_R_X43Y36/IMUX33 INT_R_X43Y36/LOGIC_OUTS8 
pips: CLBLM_R_X43Y36/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X43Y36/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_R_X43Y36/INT_R.LOGIC_OUTS8->>IMUX33 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_dat_o[12]_INST_0_i_2_n_0 - 
wires: CLBLL_L_X42Y28/CLBLL_LL_AMUX CLBLL_L_X42Y28/CLBLL_LOGIC_OUTS20 CLBLM_R_X43Y36/CLBLM_IMUX20 CLBLM_R_X43Y36/CLBLM_L_C2 INT_L_X42Y28/LOGIC_OUTS_L20 INT_L_X42Y28/NE2BEG2 INT_L_X42Y29/NE2A2 INT_R_X43Y29/NE2END2 INT_R_X43Y29/NN6BEG2 INT_R_X43Y30/NN6A2 INT_R_X43Y31/NN6B2 INT_R_X43Y32/NN6C2 INT_R_X43Y33/NN6D2 INT_R_X43Y34/NN6E2 INT_R_X43Y35/NN6END2 INT_R_X43Y35/NR1BEG2 INT_R_X43Y36/IMUX20 INT_R_X43Y36/NR1END2 
pips: CLBLL_L_X42Y28/CLBLL_L.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLM_R_X43Y36/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 INT_L_X42Y28/INT_L.LOGIC_OUTS_L20->>NE2BEG2 INT_R_X43Y29/INT_R.NE2END2->>NN6BEG2 INT_R_X43Y35/INT_R.NN6END2->>NR1BEG2 INT_R_X43Y36/INT_R.NR1END2->>IMUX20 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17_n_1 - 
wires: CLBLL_L_X42Y37/CLBLL_EL1BEG1 CLBLM_R_X41Y37/CLBLM_EL1BEG1 CLBLM_R_X41Y37/CLBLM_LOGIC_OUTS20 CLBLM_R_X41Y37/CLBLM_M_AMUX CLBLM_R_X43Y36/CLBLM_IMUX10 CLBLM_R_X43Y36/CLBLM_L_A4 INT_L_X42Y36/SE2A1 INT_L_X42Y37/EL1END1 INT_L_X42Y37/SE2BEG1 INT_R_X41Y37/EL1BEG1 INT_R_X41Y37/LOGIC_OUTS20 INT_R_X43Y36/IMUX10 INT_R_X43Y36/SE2END1 
pips: CLBLM_R_X41Y37/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 CLBLM_R_X43Y36/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 INT_L_X42Y37/INT_L.EL1END1->>SE2BEG1 INT_R_X41Y37/INT_R.LOGIC_OUTS20->>EL1BEG1 INT_R_X43Y36/INT_R.SE2END1->>IMUX10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_dat_o[12]_INST_0_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_dat_o[12]_INST_0_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_dat_o[13]_INST_0_i_1_n_0 - 
wires: CLBLL_L_X42Y37/CLBLL_IMUX33 CLBLL_L_X42Y37/CLBLL_LOGIC_OUTS8 CLBLL_L_X42Y37/CLBLL_L_A CLBLL_L_X42Y37/CLBLL_L_C1 INT_L_X42Y37/IMUX_L33 INT_L_X42Y37/LOGIC_OUTS_L8 
pips: CLBLL_L_X42Y37/CLBLL_L.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_L_X42Y37/CLBLL_L.CLBLL_L_A->CLBLL_LOGIC_OUTS8 INT_L_X42Y37/INT_L.LOGIC_OUTS_L8->>IMUX_L33 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_dat_o[13]_INST_0_i_2_n_0 - 
wires: CLBLL_L_X42Y36/CLBLL_NE2A2 CLBLL_L_X42Y37/CLBLL_IMUX21 CLBLL_L_X42Y37/CLBLL_L_C4 CLBLM_R_X41Y29/CLBLM_LOGIC_OUTS20 CLBLM_R_X41Y29/CLBLM_M_AMUX CLBLM_R_X41Y36/CLBLM_NE2A2 INT_L_X42Y36/NE2END2 INT_L_X42Y36/NR1BEG2 INT_L_X42Y37/IMUX_L21 INT_L_X42Y37/NR1END2 INT_R_X41Y29/LOGIC_OUTS20 INT_R_X41Y29/NN6BEG2 INT_R_X41Y30/NN6A2 INT_R_X41Y31/NN6B2 INT_R_X41Y32/NN6C2 INT_R_X41Y33/NN6D2 INT_R_X41Y34/NN6E2 INT_R_X41Y35/NE2BEG2 INT_R_X41Y35/NN6END2 INT_R_X41Y36/NE2A2 
pips: CLBLL_L_X42Y37/CLBLL_L.CLBLL_IMUX21->CLBLL_L_C4 CLBLM_R_X41Y29/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X42Y36/INT_L.NE2END2->>NR1BEG2 INT_L_X42Y37/INT_L.NR1END2->>IMUX_L21 INT_R_X41Y29/INT_R.LOGIC_OUTS20->>NN6BEG2 INT_R_X41Y35/INT_R.NN6END2->>NE2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17_n_0 - 
wires: CLBLL_L_X42Y37/CLBLL_ER1BEG1 CLBLL_L_X42Y37/CLBLL_IMUX3 CLBLL_L_X42Y37/CLBLL_L_A2 CLBLM_R_X41Y37/CLBLM_ER1BEG1 CLBLM_R_X41Y37/CLBLM_LOGIC_OUTS12 CLBLM_R_X41Y37/CLBLM_M_A INT_L_X42Y37/ER1END1 INT_L_X42Y37/IMUX_L3 INT_R_X41Y37/ER1BEG1 INT_R_X41Y37/LOGIC_OUTS12 
pips: CLBLL_L_X42Y37/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 CLBLM_R_X41Y37/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X42Y37/INT_L.ER1END1->>IMUX_L3 INT_R_X41Y37/INT_R.LOGIC_OUTS12->>ER1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_dat_o[13]_INST_0_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_dat_o[13]_INST_0_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_dat_o[14]_INST_0_i_1_n_0 - 
wires: CLBLL_L_X42Y36/CLBLL_IMUX44 CLBLL_L_X42Y36/CLBLL_LL_C CLBLL_L_X42Y36/CLBLL_LL_D4 CLBLL_L_X42Y36/CLBLL_LOGIC_OUTS14 INT_L_X42Y36/IMUX_L44 INT_L_X42Y36/LOGIC_OUTS_L14 
pips: CLBLL_L_X42Y36/CLBLL_L.CLBLL_IMUX44->CLBLL_LL_D4 CLBLL_L_X42Y36/CLBLL_L.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 INT_L_X42Y36/INT_L.LOGIC_OUTS_L14->>IMUX_L44 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_dat_o[14]_INST_0_i_2_n_0 - 
wires: CLBLL_L_X40Y28/CLBLL_LOGIC_OUTS16 CLBLL_L_X40Y28/CLBLL_L_AMUX CLBLL_L_X42Y32/CLBLL_NE4C2 CLBLL_L_X42Y36/CLBLL_IMUX45 CLBLL_L_X42Y36/CLBLL_LL_D2 CLBLM_R_X41Y32/CLBLM_NE4C2 INT_L_X40Y28/LOGIC_OUTS_L16 INT_L_X40Y28/NE6BEG2 INT_L_X42Y32/NE6END2 INT_L_X42Y32/NN6BEG2 INT_L_X42Y33/NN6A2 INT_L_X42Y34/NN6B2 INT_L_X42Y35/NN6C2 INT_L_X42Y36/IMUX_L45 INT_L_X42Y36/NN6D2 INT_L_X42Y36/SL1END2 INT_L_X42Y37/NN6E2 INT_L_X42Y37/SL1BEG2 INT_L_X42Y37/SR1END2 INT_L_X42Y38/NN6END2 INT_L_X42Y38/SR1BEG2 INT_R_X41Y28/NE6A2 INT_R_X41Y29/NE6B2 INT_R_X41Y30/NE6C2 INT_R_X41Y31/NE6D2 INT_R_X41Y32/NE6E2 
pips: CLBLL_L_X40Y28/CLBLL_L.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 CLBLL_L_X42Y36/CLBLL_L.CLBLL_IMUX45->CLBLL_LL_D2 INT_L_X40Y28/INT_L.LOGIC_OUTS_L16->>NE6BEG2 INT_L_X42Y32/INT_L.NE6END2->>NN6BEG2 INT_L_X42Y36/INT_L.SL1END2->>IMUX_L45 INT_L_X42Y37/INT_L.SR1END2->>SL1BEG2 INT_L_X42Y38/INT_L.NN6END2->>SR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17_n_3 - 
wires: CLBLL_L_X42Y36/CLBLL_IMUX31 CLBLL_L_X42Y36/CLBLL_LL_C5 CLBLL_L_X42Y36/CLBLL_SE2A3 CLBLM_R_X41Y36/CLBLM_SE2A3 CLBLM_R_X41Y37/CLBLM_LOGIC_OUTS21 CLBLM_R_X41Y37/CLBLM_M_BMUX INT_L_X42Y36/IMUX_L31 INT_L_X42Y36/SE2END3 INT_R_X41Y36/SE2A3 INT_R_X41Y37/LOGIC_OUTS21 INT_R_X41Y37/SE2BEG3 
pips: CLBLL_L_X42Y36/CLBLL_L.CLBLL_IMUX31->CLBLL_LL_C5 CLBLM_R_X41Y37/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_L_X42Y36/INT_L.SE2END3->>IMUX_L31 INT_R_X41Y37/INT_R.LOGIC_OUTS21->>SE2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_dat_o[14]_INST_0_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_dat_o[14]_INST_0_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_dat_o[15]_INST_0_i_1_n_0 - 
wires: CLBLL_L_X40Y37/CLBLL_IMUX19 CLBLL_L_X40Y37/CLBLL_L_B2 CLBLM_R_X41Y36/CLBLM_LOGIC_OUTS16 CLBLM_R_X41Y36/CLBLM_L_AMUX INT_L_X40Y37/IMUX_L19 INT_L_X40Y37/NW2END2 INT_R_X41Y36/LOGIC_OUTS16 INT_R_X41Y36/NW2BEG2 INT_R_X41Y37/NW2A2 
pips: CLBLL_L_X40Y37/CLBLL_L.CLBLL_IMUX19->CLBLL_L_B2 CLBLM_R_X41Y36/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X40Y37/INT_L.NW2END2->>IMUX_L19 INT_R_X41Y36/INT_R.LOGIC_OUTS16->>NW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_dat_o[15]_INST_0_i_2_n_0 - 
wires: CLBLL_L_X40Y30/CLBLL_LOGIC_OUTS16 CLBLL_L_X40Y30/CLBLL_L_AMUX CLBLL_L_X40Y37/CLBLL_IMUX13 CLBLL_L_X40Y37/CLBLL_L_B6 INT_L_X40Y30/LOGIC_OUTS_L16 INT_L_X40Y30/NN6BEG2 INT_L_X40Y31/NN6A2 INT_L_X40Y32/NN6B2 INT_L_X40Y33/NN6C2 INT_L_X40Y34/NN6D2 INT_L_X40Y35/NN6E2 INT_L_X40Y36/NN6END2 INT_L_X40Y36/NR1BEG2 INT_L_X40Y37/IMUX_L13 INT_L_X40Y37/NR1END2 
pips: CLBLL_L_X40Y30/CLBLL_L.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 CLBLL_L_X40Y37/CLBLL_L.CLBLL_IMUX13->CLBLL_L_B6 INT_L_X40Y30/INT_L.LOGIC_OUTS_L16->>NN6BEG2 INT_L_X40Y36/INT_L.NN6END2->>NR1BEG2 INT_L_X40Y37/INT_L.NR1END2->>IMUX_L13 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17_n_2 - 
wires: CLBLM_R_X41Y36/CLBLM_IMUX10 CLBLM_R_X41Y36/CLBLM_L_A4 CLBLM_R_X41Y37/CLBLM_LOGIC_OUTS13 CLBLM_R_X41Y37/CLBLM_M_B INT_R_X41Y36/IMUX10 INT_R_X41Y36/SL1END1 INT_R_X41Y37/LOGIC_OUTS13 INT_R_X41Y37/SL1BEG1 
pips: CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X41Y37/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_R_X41Y36/INT_R.SL1END1->>IMUX10 INT_R_X41Y37/INT_R.LOGIC_OUTS13->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_dat_o[15]_INST_0_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_dat_o[15]_INST_0_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_dat_o[16]_INST_0_i_1_n_0 - 
wires: CLBLL_L_X40Y37/CLBLL_IMUX5 CLBLL_L_X40Y37/CLBLL_L_A6 CLBLL_L_X40Y37/CLBLL_NE2A2 CLBLM_R_X39Y36/CLBLM_LOGIC_OUTS14 CLBLM_R_X39Y36/CLBLM_M_C CLBLM_R_X39Y37/CLBLM_NE2A2 INT_L_X40Y37/IMUX_L5 INT_L_X40Y37/NE2END2 INT_R_X39Y36/LOGIC_OUTS14 INT_R_X39Y36/NE2BEG2 INT_R_X39Y37/NE2A2 VBRK_X99Y39/VBRK_NE2A2 
pips: CLBLL_L_X40Y37/CLBLL_L.CLBLL_IMUX5->CLBLL_L_A6 CLBLM_R_X39Y36/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X40Y37/INT_L.NE2END2->>IMUX_L5 INT_R_X39Y36/INT_R.LOGIC_OUTS14->>NE2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_dat_o[31]_INST_0_i_2_n_0 - 
wires: CLBLL_L_X40Y34/CLBLL_IMUX13 CLBLL_L_X40Y34/CLBLL_IMUX20 CLBLL_L_X40Y34/CLBLL_IMUX45 CLBLL_L_X40Y34/CLBLL_IMUX5 CLBLL_L_X40Y34/CLBLL_LL_D2 CLBLL_L_X40Y34/CLBLL_L_A6 CLBLL_L_X40Y34/CLBLL_L_B6 CLBLL_L_X40Y34/CLBLL_L_C2 CLBLL_L_X40Y35/CLBLL_EL1BEG2 CLBLL_L_X40Y35/CLBLL_IMUX21 CLBLL_L_X40Y35/CLBLL_L_C4 CLBLL_L_X40Y37/CLBLL_IMUX6 CLBLL_L_X40Y37/CLBLL_L_A1 CLBLL_L_X40Y37/CLBLL_NE2A0 CLBLM_R_X39Y34/CLBLM_IMUX0 CLBLM_R_X39Y34/CLBLM_IMUX13 CLBLM_R_X39Y34/CLBLM_IMUX30 CLBLM_R_X39Y34/CLBLM_IMUX46 CLBLM_R_X39Y34/CLBLM_LOGIC_OUTS22 CLBLM_R_X39Y34/CLBLM_L_A3 CLBLM_R_X39Y34/CLBLM_L_B6 CLBLM_R_X39Y34/CLBLM_L_C5 CLBLM_R_X39Y34/CLBLM_L_D5 CLBLM_R_X39Y34/CLBLM_M_CMUX CLBLM_R_X39Y35/CLBLM_EL1BEG2 CLBLM_R_X39Y35/CLBLM_IMUX14 CLBLM_R_X39Y35/CLBLM_IMUX23 CLBLM_R_X39Y35/CLBLM_L_B1 CLBLM_R_X39Y35/CLBLM_L_C3 CLBLM_R_X39Y36/CLBLM_IMUX16 CLBLM_R_X39Y36/CLBLM_L_B3 CLBLM_R_X39Y37/CLBLM_IMUX20 CLBLM_R_X39Y37/CLBLM_IMUX26 CLBLM_R_X39Y37/CLBLM_IMUX46 CLBLM_R_X39Y37/CLBLM_L_B4 CLBLM_R_X39Y37/CLBLM_L_C2 CLBLM_R_X39Y37/CLBLM_L_D5 CLBLM_R_X39Y37/CLBLM_NE2A0 INT_L_X40Y34/IMUX_L13 INT_L_X40Y34/IMUX_L20 INT_L_X40Y34/IMUX_L45 INT_L_X40Y34/IMUX_L5 INT_L_X40Y34/SL1END2 INT_L_X40Y35/EL1END2 INT_L_X40Y35/IMUX_L21 INT_L_X40Y35/SL1BEG2 INT_L_X40Y36/NE2END_S3_0 INT_L_X40Y37/IMUX_L6 INT_L_X40Y37/NE2END0 INT_L_X40Y37/NL1BEG_N3 INT_R_X39Y34/IMUX0 INT_R_X39Y34/IMUX13 INT_R_X39Y34/IMUX30 INT_R_X39Y34/IMUX46 INT_R_X39Y34/LOGIC_OUTS22 INT_R_X39Y34/NL1BEG_N3 INT_R_X39Y34/NN2BEG0 INT_R_X39Y34/NR1BEG3 INT_R_X39Y35/EL1BEG2 INT_R_X39Y35/IMUX14 INT_R_X39Y35/IMUX23 INT_R_X39Y35/NN2A0 INT_R_X39Y35/NN2BEG3 INT_R_X39Y35/NN2END_S2_0 INT_R_X39Y35/NR1END3 INT_R_X39Y36/IMUX16 INT_R_X39Y36/NE2BEG0 INT_R_X39Y36/NN2A3 INT_R_X39Y36/NN2END0 INT_R_X39Y37/FAN_ALT1 INT_R_X39Y37/FAN_BOUNCE1 INT_R_X39Y37/IMUX20 INT_R_X39Y37/IMUX26 INT_R_X39Y37/IMUX46 INT_R_X39Y37/NE2A0 INT_R_X39Y37/NN2END3 VBRK_X99Y37/VBRK_EL1BEG2 VBRK_X99Y39/VBRK_NE2A0 
pips: CLBLL_L_X40Y34/CLBLL_L.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_L_X40Y34/CLBLL_L.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_L_X40Y34/CLBLL_L.CLBLL_IMUX45->CLBLL_LL_D2 CLBLL_L_X40Y34/CLBLL_L.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_L_X40Y35/CLBLL_L.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_L_X40Y37/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 CLBLM_R_X39Y34/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X39Y34/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X39Y34/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X39Y34/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_R_X39Y34/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X39Y36/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 INT_L_X40Y34/INT_L.SL1END2->>IMUX_L13 INT_L_X40Y34/INT_L.SL1END2->>IMUX_L20 INT_L_X40Y34/INT_L.SL1END2->>IMUX_L45 INT_L_X40Y34/INT_L.SL1END2->>IMUX_L5 INT_L_X40Y35/INT_L.EL1END2->>IMUX_L21 INT_L_X40Y35/INT_L.EL1END2->>SL1BEG2 INT_L_X40Y37/INT_L.NE2END0->>NL1BEG_N3 INT_L_X40Y37/INT_L.NL1BEG_N3->>IMUX_L6 INT_R_X39Y34/INT_R.LOGIC_OUTS22->>IMUX0 INT_R_X39Y34/INT_R.LOGIC_OUTS22->>NL1BEG_N3 INT_R_X39Y34/INT_R.LOGIC_OUTS22->>NN2BEG0 INT_R_X39Y34/INT_R.NL1BEG_N3->>IMUX13 INT_R_X39Y34/INT_R.NL1BEG_N3->>IMUX30 INT_R_X39Y34/INT_R.NL1BEG_N3->>IMUX46 INT_R_X39Y34/INT_R.NL1BEG_N3->>NR1BEG3 INT_R_X39Y35/INT_R.NR1END3->>EL1BEG2 INT_R_X39Y35/INT_R.NR1END3->>IMUX14 INT_R_X39Y35/INT_R.NR1END3->>IMUX23 INT_R_X39Y35/INT_R.NR1END3->>NN2BEG3 INT_R_X39Y36/INT_R.NN2END0->>IMUX16 INT_R_X39Y36/INT_R.NN2END0->>NE2BEG0 INT_R_X39Y37/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X39Y37/INT_R.FAN_BOUNCE1->>IMUX20 INT_R_X39Y37/INT_R.FAN_BOUNCE1->>IMUX26 INT_R_X39Y37/INT_R.NN2END3->>FAN_ALT1 INT_R_X39Y37/INT_R.NN2END3->>IMUX46 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 17, 

wb_dat_o[31]_INST_0_i_3_n_0 - 
wires: CLBLL_L_X40Y34/CLBLL_IMUX19 CLBLL_L_X40Y34/CLBLL_IMUX30 CLBLL_L_X40Y34/CLBLL_IMUX44 CLBLL_L_X40Y34/CLBLL_IMUX6 CLBLL_L_X40Y34/CLBLL_LL_D4 CLBLL_L_X40Y34/CLBLL_L_A1 CLBLL_L_X40Y34/CLBLL_L_B2 CLBLL_L_X40Y34/CLBLL_L_C5 CLBLL_L_X40Y35/CLBLL_IMUX33 CLBLL_L_X40Y35/CLBLL_L_C1 CLBLL_L_X40Y35/CLBLL_WR1END2 CLBLL_L_X40Y37/CLBLL_EL1BEG0 CLBLL_L_X40Y37/CLBLL_IMUX0 CLBLL_L_X40Y37/CLBLL_L_A3 CLBLL_L_X42Y35/CLBLL_WW2A0 CLBLM_R_X39Y34/CLBLM_IMUX14 CLBLM_R_X39Y34/CLBLM_IMUX21 CLBLM_R_X39Y34/CLBLM_IMUX37 CLBLM_R_X39Y34/CLBLM_IMUX6 CLBLM_R_X39Y34/CLBLM_L_A1 CLBLM_R_X39Y34/CLBLM_L_B1 CLBLM_R_X39Y34/CLBLM_L_C4 CLBLM_R_X39Y34/CLBLM_L_D4 CLBLM_R_X39Y35/CLBLM_IMUX13 CLBLM_R_X39Y35/CLBLM_IMUX21 CLBLM_R_X39Y35/CLBLM_L_B6 CLBLM_R_X39Y35/CLBLM_L_C4 CLBLM_R_X39Y35/CLBLM_WR1END2 CLBLM_R_X39Y36/CLBLM_IMUX26 CLBLM_R_X39Y36/CLBLM_L_B4 CLBLM_R_X39Y37/CLBLM_EL1BEG0 CLBLM_R_X39Y37/CLBLM_IMUX19 CLBLM_R_X39Y37/CLBLM_IMUX34 CLBLM_R_X39Y37/CLBLM_IMUX42 CLBLM_R_X39Y37/CLBLM_L_B2 CLBLM_R_X39Y37/CLBLM_L_C6 CLBLM_R_X39Y37/CLBLM_L_D6 CLBLM_R_X41Y35/CLBLM_WW2A0 CLBLM_R_X43Y35/CLBLM_LOGIC_OUTS12 CLBLM_R_X43Y35/CLBLM_M_A INT_L_X40Y34/BYP_ALT2 INT_L_X40Y34/BYP_BOUNCE2 INT_L_X40Y34/IMUX_L19 INT_L_X40Y34/IMUX_L30 INT_L_X40Y34/IMUX_L44 INT_L_X40Y34/IMUX_L6 INT_L_X40Y34/SR1END1 INT_L_X40Y35/BYP_BOUNCE_N3_2 INT_L_X40Y35/IMUX_L33 INT_L_X40Y35/SR1BEG1 INT_L_X40Y35/WR1BEG2 INT_L_X40Y35/WW2END0 INT_L_X40Y36/EL1END_S3_0 INT_L_X40Y37/EL1END0 INT_L_X40Y37/IMUX_L0 INT_L_X42Y35/WR1END1 INT_L_X42Y35/WW2BEG0 INT_R_X39Y34/IMUX14 INT_R_X39Y34/IMUX21 INT_R_X39Y34/IMUX37 INT_R_X39Y34/IMUX6 INT_R_X39Y34/SR1END2 INT_R_X39Y35/IMUX13 INT_R_X39Y35/IMUX21 INT_R_X39Y35/NL1BEG1 INT_R_X39Y35/SR1BEG2 INT_R_X39Y35/WR1END2 INT_R_X39Y36/IMUX26 INT_R_X39Y36/NL1END1 INT_R_X39Y36/NR1BEG1 INT_R_X39Y37/EL1BEG0 INT_R_X39Y37/IMUX19 INT_R_X39Y37/IMUX34 INT_R_X39Y37/IMUX42 INT_R_X39Y37/NR1END1 INT_R_X41Y35/WW2A0 INT_R_X43Y35/LOGIC_OUTS12 INT_R_X43Y35/WR1BEG1 VBRK_X99Y37/VBRK_WR1END2 VBRK_X99Y39/VBRK_EL1BEG0 
pips: CLBLL_L_X40Y34/CLBLL_L.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_L_X40Y34/CLBLL_L.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_L_X40Y34/CLBLL_L.CLBLL_IMUX44->CLBLL_LL_D4 CLBLL_L_X40Y34/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_L_X40Y35/CLBLL_L.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_L_X40Y37/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLM_R_X39Y34/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X39Y34/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X39Y34/CLBLM_R.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_R_X39Y34/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X39Y36/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_R_X43Y35/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X40Y34/INT_L.BYP_ALT2->>BYP_BOUNCE2 INT_L_X40Y34/INT_L.BYP_BOUNCE2->>IMUX_L30 INT_L_X40Y34/INT_L.BYP_BOUNCE2->>IMUX_L6 INT_L_X40Y34/INT_L.SR1END1->>BYP_ALT2 INT_L_X40Y34/INT_L.SR1END1->>IMUX_L19 INT_L_X40Y34/INT_L.SR1END1->>IMUX_L44 INT_L_X40Y35/INT_L.WW2END0->>IMUX_L33 INT_L_X40Y35/INT_L.WW2END0->>SR1BEG1 INT_L_X40Y35/INT_L.WW2END0->>WR1BEG2 INT_L_X40Y37/INT_L.EL1END0->>IMUX_L0 INT_L_X42Y35/INT_L.WR1END1->>WW2BEG0 INT_R_X39Y34/INT_R.SR1END2->>IMUX14 INT_R_X39Y34/INT_R.SR1END2->>IMUX21 INT_R_X39Y34/INT_R.SR1END2->>IMUX37 INT_R_X39Y34/INT_R.SR1END2->>IMUX6 INT_R_X39Y35/INT_R.WR1END2->>IMUX13 INT_R_X39Y35/INT_R.WR1END2->>IMUX21 INT_R_X39Y35/INT_R.WR1END2->>NL1BEG1 INT_R_X39Y35/INT_R.WR1END2->>SR1BEG2 INT_R_X39Y36/INT_R.NL1END1->>IMUX26 INT_R_X39Y36/INT_R.NL1END1->>NR1BEG1 INT_R_X39Y37/INT_R.NR1END1->>EL1BEG0 INT_R_X39Y37/INT_R.NR1END1->>IMUX19 INT_R_X39Y37/INT_R.NR1END1->>IMUX34 INT_R_X39Y37/INT_R.NR1END1->>IMUX42 INT_R_X43Y35/INT_R.LOGIC_OUTS12->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 17, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17_n_5 - 
wires: CLBLL_L_X40Y37/CLBLL_IMUX10 CLBLL_L_X40Y37/CLBLL_L_A4 CLBLM_R_X41Y37/CLBLM_LOGIC_OUTS22 CLBLM_R_X41Y37/CLBLM_M_CMUX INT_L_X40Y37/IMUX_L10 INT_L_X40Y37/WR1END1 INT_R_X41Y37/LOGIC_OUTS22 INT_R_X41Y37/WR1BEG1 
pips: CLBLL_L_X40Y37/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 CLBLM_R_X41Y37/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_L_X40Y37/INT_L.WR1END1->>IMUX_L10 INT_R_X41Y37/INT_R.LOGIC_OUTS22->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_dat_o[16]_INST_0_i_2_n_0 - 
wires: CLBLM_R_X39Y36/CLBLM_IMUX31 CLBLM_R_X39Y36/CLBLM_LOGIC_OUTS15 CLBLM_R_X39Y36/CLBLM_M_C5 CLBLM_R_X39Y36/CLBLM_M_D INT_R_X39Y36/IMUX31 INT_R_X39Y36/LOGIC_OUTS15 
pips: CLBLM_R_X39Y36/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X39Y36/CLBLM_R.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_R_X39Y36/INT_R.LOGIC_OUTS15->>IMUX31 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_dat_o[17]_INST_0_i_1_n_0 - 
wires: CLBLL_L_X40Y35/CLBLL_IMUX34 CLBLL_L_X40Y35/CLBLL_LOGIC_OUTS19 CLBLL_L_X40Y35/CLBLL_L_C6 CLBLL_L_X40Y35/CLBLL_L_D CLBLL_L_X40Y35/CLBLL_L_DMUX INT_L_X40Y35/IMUX_L34 INT_L_X40Y35/LOGIC_OUTS_L19 
pips: CLBLL_L_X40Y35/CLBLL_L.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_L_X40Y35/CLBLL_L.CLBLL_L_D->>CLBLL_L_DMUX CLBLL_L_X40Y35/CLBLL_L.CLBLL_L_DMUX->CLBLL_LOGIC_OUTS19 INT_L_X40Y35/INT_L.LOGIC_OUTS_L19->>IMUX_L34 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17_n_4 - 
wires: CLBLL_L_X40Y35/CLBLL_IMUX23 CLBLL_L_X40Y35/CLBLL_L_C3 CLBLM_R_X41Y37/CLBLM_LOGIC_OUTS14 CLBLM_R_X41Y37/CLBLM_M_C INT_L_X40Y35/IMUX_L23 INT_L_X40Y35/SR1END3 INT_L_X40Y36/SR1BEG3 INT_L_X40Y36/SR1END_N3_3 INT_L_X40Y36/SW2END2 INT_R_X41Y36/SW2A2 INT_R_X41Y37/LOGIC_OUTS14 INT_R_X41Y37/SW2BEG2 
pips: CLBLL_L_X40Y35/CLBLL_L.CLBLL_IMUX23->CLBLL_L_C3 CLBLM_R_X41Y37/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X40Y35/INT_L.SR1END3->>IMUX_L23 INT_L_X40Y36/INT_L.SW2END2->>SR1BEG3 INT_R_X41Y37/INT_R.LOGIC_OUTS14->>SW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_dat_o[17]_INST_0_i_2_n_0 - 
wires: CLBLL_L_X40Y35/CLBLL_IMUX39 CLBLL_L_X40Y35/CLBLL_LL_D CLBLL_L_X40Y35/CLBLL_LOGIC_OUTS15 CLBLL_L_X40Y35/CLBLL_L_D3 INT_L_X40Y35/IMUX_L39 INT_L_X40Y35/LOGIC_OUTS_L15 
pips: CLBLL_L_X40Y35/CLBLL_L.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_L_X40Y35/CLBLL_L.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 INT_L_X40Y35/INT_L.LOGIC_OUTS_L15->>IMUX_L39 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_dat_o[18]_INST_0_i_1_n_0 - 
wires: BRAM_INT_INTERFACE_L_X38Y37/INT_INTERFACE_EL1BEG1 BRAM_L_X38Y35/BRAM_EL1BEG1_2 CLBLM_R_X37Y37/CLBLM_EL1BEG1 CLBLM_R_X37Y37/CLBLM_LOGIC_OUTS10 CLBLM_R_X37Y37/CLBLM_L_C CLBLM_R_X39Y37/CLBLM_IMUX16 CLBLM_R_X39Y37/CLBLM_L_B3 INT_L_X38Y37/EL1BEG0 INT_L_X38Y37/EL1END1 INT_R_X37Y37/EL1BEG1 INT_R_X37Y37/LOGIC_OUTS10 INT_R_X39Y36/EL1END_S3_0 INT_R_X39Y37/EL1END0 INT_R_X39Y37/IMUX16 
pips: CLBLM_R_X37Y37/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 INT_L_X38Y37/INT_L.EL1END1->>EL1BEG0 INT_R_X37Y37/INT_R.LOGIC_OUTS10->>EL1BEG1 INT_R_X39Y37/INT_R.EL1END0->>IMUX16 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23_n_1 - 
wires: CLBLM_R_X39Y37/CLBLM_IMUX14 CLBLM_R_X39Y37/CLBLM_LOGIC_OUTS20 CLBLM_R_X39Y37/CLBLM_L_B1 CLBLM_R_X39Y37/CLBLM_M_AMUX INT_R_X39Y37/BYP_ALT2 INT_R_X39Y37/BYP_BOUNCE2 INT_R_X39Y37/IMUX14 INT_R_X39Y37/LOGIC_OUTS20 INT_R_X39Y38/BYP_BOUNCE_N3_2 
pips: CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X39Y37/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_R_X39Y37/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X39Y37/INT_R.BYP_BOUNCE2->>IMUX14 INT_R_X39Y37/INT_R.LOGIC_OUTS20->>BYP_ALT2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_dat_o[18]_INST_0_i_2_n_0 - 
wires: CLBLM_R_X37Y37/CLBLM_IMUX20 CLBLM_R_X37Y37/CLBLM_L_C2 CLBLM_R_X37Y38/CLBLM_LOGIC_OUTS16 CLBLM_R_X37Y38/CLBLM_L_A CLBLM_R_X37Y38/CLBLM_L_AMUX INT_R_X37Y37/IMUX20 INT_R_X37Y37/SL1END2 INT_R_X37Y38/LOGIC_OUTS16 INT_R_X37Y38/SL1BEG2 
pips: CLBLM_R_X37Y37/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X37Y38/CLBLM_R.CLBLM_L_A->>CLBLM_L_AMUX CLBLM_R_X37Y38/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_R_X37Y37/INT_R.SL1END2->>IMUX20 INT_R_X37Y38/INT_R.LOGIC_OUTS16->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_dat_o[19]_INST_0_i_1_n_0 - 
wires: CLBLM_R_X39Y36/CLBLM_IMUX13 CLBLM_R_X39Y36/CLBLM_LOGIC_OUTS10 CLBLM_R_X39Y36/CLBLM_L_B6 CLBLM_R_X39Y36/CLBLM_L_C INT_R_X39Y36/IMUX13 INT_R_X39Y36/LOGIC_OUTS10 
pips: CLBLM_R_X39Y36/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X39Y36/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_R_X39Y36/INT_R.LOGIC_OUTS10->>IMUX13 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23_n_0 - 
wires: CLBLM_R_X39Y36/CLBLM_IMUX25 CLBLM_R_X39Y36/CLBLM_L_B5 CLBLM_R_X39Y37/CLBLM_LOGIC_OUTS12 CLBLM_R_X39Y37/CLBLM_M_A INT_R_X39Y36/IMUX25 INT_R_X39Y36/SL1END0 INT_R_X39Y37/LOGIC_OUTS12 INT_R_X39Y37/SL1BEG0 
pips: CLBLM_R_X39Y36/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X39Y37/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_R_X39Y36/INT_R.SL1END0->>IMUX25 INT_R_X39Y37/INT_R.LOGIC_OUTS12->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_dat_o[19]_INST_0_i_2_n_0 - 
wires: CLBLM_R_X39Y36/CLBLM_IMUX34 CLBLM_R_X39Y36/CLBLM_LOGIC_OUTS19 CLBLM_R_X39Y36/CLBLM_L_C6 CLBLM_R_X39Y36/CLBLM_L_D CLBLM_R_X39Y36/CLBLM_L_DMUX INT_R_X39Y36/IMUX34 INT_R_X39Y36/LOGIC_OUTS19 
pips: CLBLM_R_X39Y36/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X39Y36/CLBLM_R.CLBLM_L_D->>CLBLM_L_DMUX CLBLM_R_X39Y36/CLBLM_R.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_R_X39Y36/INT_R.LOGIC_OUTS19->>IMUX34 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_dat_o[1]_INST_0_i_1_n_0 - 
wires: CLBLM_R_X41Y39/CLBLM_IMUX13 CLBLM_R_X41Y39/CLBLM_LOGIC_OUTS16 CLBLM_R_X41Y39/CLBLM_L_AMUX CLBLM_R_X41Y39/CLBLM_L_B6 INT_R_X41Y39/IMUX13 INT_R_X41Y39/LOGIC_OUTS16 
pips: CLBLM_R_X41Y39/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X41Y39/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_R_X41Y39/INT_R.LOGIC_OUTS16->>IMUX13 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_dat_o[1]_INST_0_i_2_n_0 - 
wires: CLBLL_L_X40Y39/CLBLL_EE2BEG1 CLBLM_R_X39Y38/CLBLM_LOGIC_OUTS16 CLBLM_R_X39Y38/CLBLM_L_AMUX CLBLM_R_X39Y39/CLBLM_EE2BEG1 CLBLM_R_X41Y39/CLBLM_IMUX26 CLBLM_R_X41Y39/CLBLM_L_B4 INT_L_X40Y39/EE2A1 INT_R_X39Y38/LOGIC_OUTS16 INT_R_X39Y38/NL1BEG1 INT_R_X39Y39/EE2BEG1 INT_R_X39Y39/NL1END1 INT_R_X41Y39/EE2END1 INT_R_X41Y39/IMUX26 VBRK_X99Y41/VBRK_EE2BEG1 
pips: CLBLM_R_X39Y38/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 CLBLM_R_X41Y39/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 INT_R_X39Y38/INT_R.LOGIC_OUTS16->>NL1BEG1 INT_R_X39Y39/INT_R.NL1END1->>EE2BEG1 INT_R_X41Y39/INT_R.EE2END1->>IMUX26 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5_n_0 - 
wires: CLBLM_R_X41Y38/CLBLM_LOGIC_OUTS12 CLBLM_R_X41Y38/CLBLM_M_A CLBLM_R_X41Y39/CLBLM_IMUX9 CLBLM_R_X41Y39/CLBLM_L_A5 INT_R_X41Y38/LOGIC_OUTS12 INT_R_X41Y38/NR1BEG0 INT_R_X41Y39/IMUX9 INT_R_X41Y39/NR1END0 
pips: CLBLM_R_X41Y38/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 CLBLM_R_X41Y39/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 INT_R_X41Y38/INT_R.LOGIC_OUTS12->>NR1BEG0 INT_R_X41Y39/INT_R.NR1END0->>IMUX9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_dat_o[1]_INST_0_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_dat_o[1]_INST_0_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_dat_o[20]_INST_0_i_1_n_0 - 
wires: BRAM_INT_INTERFACE_L_X38Y37/INT_INTERFACE_EE2BEG3 BRAM_L_X38Y35/BRAM_EE2BEG3_2 CLBLM_R_X37Y37/CLBLM_EE2BEG3 CLBLM_R_X37Y37/CLBLM_LOGIC_OUTS11 CLBLM_R_X37Y37/CLBLM_L_D CLBLM_R_X39Y37/CLBLM_IMUX30 CLBLM_R_X39Y37/CLBLM_L_C5 INT_L_X38Y37/EE2A3 INT_R_X37Y37/EE2BEG3 INT_R_X37Y37/LOGIC_OUTS11 INT_R_X39Y37/EE2END3 INT_R_X39Y37/IMUX30 
pips: CLBLM_R_X37Y37/CLBLM_R.CLBLM_L_D->CLBLM_LOGIC_OUTS11 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 INT_R_X37Y37/INT_R.LOGIC_OUTS11->>EE2BEG3 INT_R_X39Y37/INT_R.EE2END3->>IMUX30 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23_n_3 - 
wires: CLBLM_R_X39Y37/CLBLM_IMUX23 CLBLM_R_X39Y37/CLBLM_LOGIC_OUTS21 CLBLM_R_X39Y37/CLBLM_L_C3 CLBLM_R_X39Y37/CLBLM_M_BMUX INT_R_X39Y37/IMUX23 INT_R_X39Y37/LOGIC_OUTS21 
pips: CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X39Y37/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_R_X39Y37/INT_R.LOGIC_OUTS21->>IMUX23 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_dat_o[20]_INST_0_i_2_n_0 - 
wires: CLBLM_R_X37Y37/CLBLM_IMUX39 CLBLM_R_X37Y37/CLBLM_LOGIC_OUTS15 CLBLM_R_X37Y37/CLBLM_L_D3 CLBLM_R_X37Y37/CLBLM_M_D INT_R_X37Y37/IMUX39 INT_R_X37Y37/LOGIC_OUTS15 
pips: CLBLM_R_X37Y37/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_R_X37Y37/CLBLM_R.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_R_X37Y37/INT_R.LOGIC_OUTS15->>IMUX39 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_dat_o[21]_INST_0_i_1_n_0 - 
wires: BRAM_INT_INTERFACE_L_X38Y35/INT_INTERFACE_EE2BEG0 BRAM_L_X38Y35/BRAM_EE2BEG0_0 CLBLM_R_X37Y35/CLBLM_EE2BEG0 CLBLM_R_X37Y35/CLBLM_LOGIC_OUTS18 CLBLM_R_X37Y35/CLBLM_L_C CLBLM_R_X37Y35/CLBLM_L_CMUX CLBLM_R_X39Y35/CLBLM_IMUX25 CLBLM_R_X39Y35/CLBLM_L_B5 INT_L_X38Y35/EE2A0 INT_R_X37Y35/EE2BEG0 INT_R_X37Y35/LOGIC_OUTS18 INT_R_X39Y35/EE2END0 INT_R_X39Y35/IMUX25 
pips: CLBLM_R_X37Y35/CLBLM_R.CLBLM_L_C->>CLBLM_L_CMUX CLBLM_R_X37Y35/CLBLM_R.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 INT_R_X37Y35/INT_R.LOGIC_OUTS18->>EE2BEG0 INT_R_X39Y35/INT_R.EE2END0->>IMUX25 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23_n_2 - 
wires: CLBLM_R_X39Y35/CLBLM_IMUX26 CLBLM_R_X39Y35/CLBLM_L_B4 CLBLM_R_X39Y37/CLBLM_LOGIC_OUTS13 CLBLM_R_X39Y37/CLBLM_M_B INT_R_X39Y35/IMUX26 INT_R_X39Y35/SL1END1 INT_R_X39Y36/SL1BEG1 INT_R_X39Y36/SL1END1 INT_R_X39Y37/LOGIC_OUTS13 INT_R_X39Y37/SL1BEG1 
pips: CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X39Y37/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_R_X39Y35/INT_R.SL1END1->>IMUX26 INT_R_X39Y36/INT_R.SL1END1->>SL1BEG1 INT_R_X39Y37/INT_R.LOGIC_OUTS13->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_dat_o[21]_INST_0_i_2_n_0 - 
wires: CLBLM_R_X37Y35/CLBLM_IMUX30 CLBLM_R_X37Y35/CLBLM_LOGIC_OUTS11 CLBLM_R_X37Y35/CLBLM_L_C5 CLBLM_R_X37Y35/CLBLM_L_D INT_R_X37Y35/IMUX30 INT_R_X37Y35/LOGIC_OUTS11 
pips: CLBLM_R_X37Y35/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X37Y35/CLBLM_R.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_R_X37Y35/INT_R.LOGIC_OUTS11->>IMUX30 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_dat_o[22]_INST_0_i_1_n_0 - 
wires: BRAM_INT_INTERFACE_L_X38Y34/INT_INTERFACE_NE4BEG1 BRAM_L_X38Y30/BRAM_NE4BEG1_4 CLBLM_R_X37Y34/CLBLM_LOGIC_OUTS13 CLBLM_R_X37Y34/CLBLM_M_B CLBLM_R_X37Y34/CLBLM_NE4BEG1 CLBLM_R_X39Y37/CLBLM_IMUX39 CLBLM_R_X39Y37/CLBLM_L_D3 INT_L_X38Y34/NE6A1 INT_L_X38Y35/NE6B1 INT_L_X38Y36/NE6C1 INT_L_X38Y37/NE6D1 INT_L_X38Y38/NE6E1 INT_R_X37Y34/LOGIC_OUTS13 INT_R_X37Y34/NE6BEG1 INT_R_X39Y37/BYP_ALT5 INT_R_X39Y37/BYP_BOUNCE5 INT_R_X39Y37/IMUX39 INT_R_X39Y37/SL1END1 INT_R_X39Y38/NE6END1 INT_R_X39Y38/SL1BEG1 
pips: CLBLM_R_X37Y34/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 INT_R_X37Y34/INT_R.LOGIC_OUTS13->>NE6BEG1 INT_R_X39Y37/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X39Y37/INT_R.BYP_BOUNCE5->>IMUX39 INT_R_X39Y37/INT_R.SL1END1->>BYP_ALT5 INT_R_X39Y38/INT_R.NE6END1->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23_n_5 - 
wires: CLBLM_R_X39Y37/CLBLM_IMUX37 CLBLM_R_X39Y37/CLBLM_LOGIC_OUTS22 CLBLM_R_X39Y37/CLBLM_L_D4 CLBLM_R_X39Y37/CLBLM_M_CMUX INT_L_X38Y37/EL1BEG3 INT_L_X38Y37/NW2END_S0_0 INT_L_X38Y38/EL1BEG_N3 INT_L_X38Y38/NW2END0 INT_R_X39Y37/EL1END3 INT_R_X39Y37/IMUX37 INT_R_X39Y37/LOGIC_OUTS22 INT_R_X39Y37/NW2BEG0 INT_R_X39Y38/NW2A0 
pips: CLBLM_R_X39Y37/CLBLM_R.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_R_X39Y37/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_L_X38Y38/INT_L.NW2END0->>EL1BEG_N3 INT_R_X39Y37/INT_R.EL1END3->>IMUX37 INT_R_X39Y37/INT_R.LOGIC_OUTS22->>NW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_dat_o[22]_INST_0_i_2_n_0 - 
wires: CLBLM_R_X37Y34/CLBLM_IMUX12 CLBLM_R_X37Y34/CLBLM_LOGIC_OUTS14 CLBLM_R_X37Y34/CLBLM_M_B6 CLBLM_R_X37Y34/CLBLM_M_C INT_R_X37Y34/IMUX12 INT_R_X37Y34/LOGIC_OUTS14 
pips: CLBLM_R_X37Y34/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X37Y34/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_R_X37Y34/INT_R.LOGIC_OUTS14->>IMUX12 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_dat_o[23]_INST_0_i_1_n_0 - 
wires: CLBLM_R_X39Y34/CLBLM_LOGIC_OUTS14 CLBLM_R_X39Y34/CLBLM_M_C CLBLM_R_X39Y35/CLBLM_IMUX33 CLBLM_R_X39Y35/CLBLM_L_C1 INT_R_X39Y34/LOGIC_OUTS14 INT_R_X39Y34/NL1BEG1 INT_R_X39Y35/IMUX33 INT_R_X39Y35/NL1END1 
pips: CLBLM_R_X39Y34/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 INT_R_X39Y34/INT_R.LOGIC_OUTS14->>NL1BEG1 INT_R_X39Y35/INT_R.NL1END1->>IMUX33 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23_n_4 - 
wires: CLBLL_L_X40Y35/CLBLL_SW2A1 CLBLL_L_X40Y37/CLBLL_EL1BEG1 CLBLM_R_X39Y35/CLBLM_IMUX34 CLBLM_R_X39Y35/CLBLM_L_C6 CLBLM_R_X39Y35/CLBLM_SW2A1 CLBLM_R_X39Y37/CLBLM_EL1BEG1 CLBLM_R_X39Y37/CLBLM_LOGIC_OUTS14 CLBLM_R_X39Y37/CLBLM_M_C INT_L_X40Y35/SW2A1 INT_L_X40Y36/SL1END1 INT_L_X40Y36/SW2BEG1 INT_L_X40Y37/EL1END1 INT_L_X40Y37/SL1BEG1 INT_R_X39Y35/IMUX34 INT_R_X39Y35/SW2END1 INT_R_X39Y37/EL1BEG1 INT_R_X39Y37/LOGIC_OUTS14 VBRK_X99Y37/VBRK_SW2A1 VBRK_X99Y39/VBRK_EL1BEG1 
pips: CLBLM_R_X39Y35/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X39Y37/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X40Y36/INT_L.SL1END1->>SW2BEG1 INT_L_X40Y37/INT_L.EL1END1->>SL1BEG1 INT_R_X39Y35/INT_R.SW2END1->>IMUX34 INT_R_X39Y37/INT_R.LOGIC_OUTS14->>EL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_dat_o[23]_INST_0_i_2_n_0 - 
wires: CLBLM_R_X39Y34/CLBLM_IMUX31 CLBLM_R_X39Y34/CLBLM_LOGIC_OUTS15 CLBLM_R_X39Y34/CLBLM_M_C5 CLBLM_R_X39Y34/CLBLM_M_D INT_R_X39Y34/IMUX31 INT_R_X39Y34/LOGIC_OUTS15 
pips: CLBLM_R_X39Y34/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X39Y34/CLBLM_R.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_R_X39Y34/INT_R.LOGIC_OUTS15->>IMUX31 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_dat_o[24]_INST_0_i_1_n_0 - 
wires: BRAM_INT_INTERFACE_L_X38Y33/INT_INTERFACE_EL1BEG1 BRAM_L_X38Y30/BRAM_EL1BEG1_3 CLBLL_L_X40Y34/CLBLL_IMUX9 CLBLL_L_X40Y34/CLBLL_L_A5 CLBLL_L_X40Y34/CLBLL_NE2A0 CLBLM_R_X37Y33/CLBLM_EL1BEG1 CLBLM_R_X37Y33/CLBLM_LOGIC_OUTS16 CLBLM_R_X37Y33/CLBLM_L_AMUX CLBLM_R_X39Y34/CLBLM_NE2A0 INT_L_X38Y33/EL1BEG0 INT_L_X38Y33/EL1END1 INT_L_X40Y33/NE2END_S3_0 INT_L_X40Y34/IMUX_L9 INT_L_X40Y34/NE2END0 INT_R_X37Y33/EL1BEG1 INT_R_X37Y33/LOGIC_OUTS16 INT_R_X39Y32/EL1END_S3_0 INT_R_X39Y33/EL1END0 INT_R_X39Y33/NE2BEG0 INT_R_X39Y34/NE2A0 VBRK_X99Y36/VBRK_NE2A0 
pips: CLBLL_L_X40Y34/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 CLBLM_R_X37Y33/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X38Y33/INT_L.EL1END1->>EL1BEG0 INT_L_X40Y34/INT_L.NE2END0->>IMUX_L9 INT_R_X37Y33/INT_R.LOGIC_OUTS16->>EL1BEG1 INT_R_X39Y33/INT_R.EL1END0->>NE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29_n_1 - 
wires: CLBLL_L_X40Y34/CLBLL_IMUX3 CLBLL_L_X40Y34/CLBLL_L_A2 CLBLM_R_X41Y35/CLBLM_LOGIC_OUTS20 CLBLM_R_X41Y35/CLBLM_M_AMUX INT_L_X40Y34/IMUX_L3 INT_L_X40Y34/WL1END1 INT_R_X41Y34/SL1END2 INT_R_X41Y34/WL1BEG1 INT_R_X41Y35/LOGIC_OUTS20 INT_R_X41Y35/SL1BEG2 
pips: CLBLL_L_X40Y34/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 CLBLM_R_X41Y35/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X40Y34/INT_L.WL1END1->>IMUX_L3 INT_R_X41Y34/INT_R.SL1END2->>WL1BEG1 INT_R_X41Y35/INT_R.LOGIC_OUTS20->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_dat_o[24]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_dat_o[24]_INST_0_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_dat_o[25]_INST_0_i_1_n_0 - 
wires: BRAM_INT_INTERFACE_L_X38Y35/INT_INTERFACE_NE4C2 BRAM_L_X38Y35/BRAM_NE4C2_0 CLBLM_R_X37Y30/CLBLM_LOGIC_OUTS20 CLBLM_R_X37Y30/CLBLM_M_AMUX CLBLM_R_X37Y35/CLBLM_NE4C2 CLBLM_R_X39Y34/CLBLM_IMUX5 CLBLM_R_X39Y34/CLBLM_L_A6 INT_L_X36Y31/NE6BEG2 INT_L_X36Y31/NW2END2 INT_L_X38Y34/SE2A2 INT_L_X38Y35/NE6END2 INT_L_X38Y35/SE2BEG2 INT_R_X37Y30/LOGIC_OUTS20 INT_R_X37Y30/NW2BEG2 INT_R_X37Y31/NE6A2 INT_R_X37Y31/NW2A2 INT_R_X37Y32/NE6B2 INT_R_X37Y33/NE6C2 INT_R_X37Y34/NE6D2 INT_R_X37Y35/NE6E2 INT_R_X39Y34/IMUX5 INT_R_X39Y34/SE2END2 
pips: CLBLM_R_X37Y30/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 CLBLM_R_X39Y34/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 INT_L_X36Y31/INT_L.NW2END2->>NE6BEG2 INT_L_X38Y35/INT_L.NE6END2->>SE2BEG2 INT_R_X37Y30/INT_R.LOGIC_OUTS20->>NW2BEG2 INT_R_X39Y34/INT_R.SE2END2->>IMUX5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29_n_0 - 
wires: CLBLL_L_X40Y34/CLBLL_SW2A0 CLBLM_R_X39Y34/CLBLM_IMUX9 CLBLM_R_X39Y34/CLBLM_L_A5 CLBLM_R_X39Y34/CLBLM_SW2A0 CLBLM_R_X41Y35/CLBLM_LOGIC_OUTS12 CLBLM_R_X41Y35/CLBLM_M_A INT_L_X40Y34/SW2A0 INT_L_X40Y35/SW2BEG0 INT_L_X40Y35/WR1END1 INT_R_X39Y34/IMUX9 INT_R_X39Y34/SW2END0 INT_R_X41Y35/LOGIC_OUTS12 INT_R_X41Y35/WR1BEG1 VBRK_X99Y36/VBRK_SW2A0 
pips: CLBLM_R_X39Y34/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X41Y35/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X40Y35/INT_L.WR1END1->>SW2BEG0 INT_R_X39Y34/INT_R.SW2END0->>IMUX9 INT_R_X41Y35/INT_R.LOGIC_OUTS12->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_dat_o[25]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_dat_o[25]_INST_0_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_dat_o[26]_INST_0_i_1_n_0 - 
wires: BRAM_INT_INTERFACE_L_X38Y32/INT_INTERFACE_NE2A2 BRAM_L_X38Y30/BRAM_NE2A2_2 CLBLL_L_X40Y34/CLBLL_EL1BEG0 CLBLL_L_X40Y34/CLBLL_IMUX16 CLBLL_L_X40Y34/CLBLL_L_B3 CLBLM_R_X37Y31/CLBLM_LOGIC_OUTS16 CLBLM_R_X37Y31/CLBLM_L_AMUX CLBLM_R_X37Y32/CLBLM_NE2A2 CLBLM_R_X39Y34/CLBLM_EL1BEG0 INT_L_X38Y32/NE2END2 INT_L_X38Y32/NN2BEG2 INT_L_X38Y33/NN2A2 INT_L_X38Y34/EL1BEG1 INT_L_X38Y34/NN2END2 INT_L_X40Y33/EL1END_S3_0 INT_L_X40Y34/EL1END0 INT_L_X40Y34/IMUX_L16 INT_R_X37Y31/LOGIC_OUTS16 INT_R_X37Y31/NE2BEG2 INT_R_X37Y32/NE2A2 INT_R_X39Y34/EL1BEG0 INT_R_X39Y34/EL1END1 VBRK_X99Y36/VBRK_EL1BEG0 
pips: CLBLL_L_X40Y34/CLBLL_L.CLBLL_IMUX16->CLBLL_L_B3 CLBLM_R_X37Y31/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X38Y32/INT_L.NE2END2->>NN2BEG2 INT_L_X38Y34/INT_L.NN2END2->>EL1BEG1 INT_L_X40Y34/INT_L.EL1END0->>IMUX_L16 INT_R_X37Y31/INT_R.LOGIC_OUTS16->>NE2BEG2 INT_R_X39Y34/INT_R.EL1END1->>EL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29_n_3 - 
wires: CLBLL_L_X40Y34/CLBLL_IMUX25 CLBLL_L_X40Y34/CLBLL_L_B5 CLBLM_R_X41Y35/CLBLM_LOGIC_OUTS21 CLBLM_R_X41Y35/CLBLM_M_BMUX INT_L_X40Y34/IMUX_L25 INT_L_X40Y34/SR1BEG_S0 INT_L_X40Y34/SW2END3 INT_L_X40Y35/SW2END_N0_3 INT_R_X41Y34/SW2A3 INT_R_X41Y35/LOGIC_OUTS21 INT_R_X41Y35/SW2BEG3 
pips: CLBLL_L_X40Y34/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 CLBLM_R_X41Y35/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_L_X40Y34/INT_L.SR1BEG_S0->>IMUX_L25 INT_L_X40Y34/INT_L.SW2END3->>SR1BEG_S0 INT_R_X41Y35/INT_R.LOGIC_OUTS21->>SW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_dat_o[26]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_dat_o[26]_INST_0_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_dat_o[27]_INST_0_i_1_n_0 - 
wires: CLBLL_L_X40Y34/CLBLL_EE2BEG2 CLBLL_L_X40Y34/CLBLL_IMUX38 CLBLL_L_X40Y34/CLBLL_LL_D3 CLBLM_R_X39Y28/CLBLM_LOGIC_OUTS16 CLBLM_R_X39Y28/CLBLM_L_AMUX CLBLM_R_X39Y34/CLBLM_EE2BEG2 INT_L_X40Y34/EE2A2 INT_L_X40Y34/IMUX_L38 INT_L_X40Y34/WR1END3 INT_R_X39Y28/LOGIC_OUTS16 INT_R_X39Y28/NN6BEG2 INT_R_X39Y29/NN6A2 INT_R_X39Y30/NN6B2 INT_R_X39Y31/NN6C2 INT_R_X39Y32/NN6D2 INT_R_X39Y33/NN6E2 INT_R_X39Y34/EE2BEG2 INT_R_X39Y34/NN6END2 INT_R_X41Y34/EE2END2 INT_R_X41Y34/WR1BEG3 VBRK_X99Y36/VBRK_EE2BEG2 
pips: CLBLL_L_X40Y34/CLBLL_L.CLBLL_IMUX38->CLBLL_LL_D3 CLBLM_R_X39Y28/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X40Y34/INT_L.WR1END3->>IMUX_L38 INT_R_X39Y28/INT_R.LOGIC_OUTS16->>NN6BEG2 INT_R_X39Y34/INT_R.NN6END2->>EE2BEG2 INT_R_X41Y34/INT_R.EE2END2->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29_n_2 - 
wires: CLBLL_L_X40Y34/CLBLL_IMUX43 CLBLL_L_X40Y34/CLBLL_LL_D6 CLBLM_R_X41Y35/CLBLM_LOGIC_OUTS13 CLBLM_R_X41Y35/CLBLM_M_B INT_L_X40Y34/IMUX_L43 INT_L_X40Y34/SW2END1 INT_R_X41Y34/SW2A1 INT_R_X41Y35/LOGIC_OUTS13 INT_R_X41Y35/SW2BEG1 
pips: CLBLL_L_X40Y34/CLBLL_L.CLBLL_IMUX43->CLBLL_LL_D6 CLBLM_R_X41Y35/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X40Y34/INT_L.SW2END1->>IMUX_L43 INT_R_X41Y35/INT_R.LOGIC_OUTS13->>SW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_dat_o[27]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_dat_o[27]_INST_0_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_dat_o[28]_INST_0_i_1_n_0 - 
wires: CLBLM_R_X39Y30/CLBLM_LOGIC_OUTS16 CLBLM_R_X39Y30/CLBLM_L_AMUX CLBLM_R_X39Y34/CLBLM_IMUX25 CLBLM_R_X39Y34/CLBLM_L_B5 INT_R_X39Y30/LOGIC_OUTS16 INT_R_X39Y30/NL1BEG1 INT_R_X39Y31/NL1END1 INT_R_X39Y31/NR1BEG1 INT_R_X39Y32/NN2BEG1 INT_R_X39Y32/NR1END1 INT_R_X39Y33/NN2A1 INT_R_X39Y34/IMUX25 INT_R_X39Y34/NN2END1 
pips: CLBLM_R_X39Y30/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 CLBLM_R_X39Y34/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 INT_R_X39Y30/INT_R.LOGIC_OUTS16->>NL1BEG1 INT_R_X39Y31/INT_R.NL1END1->>NR1BEG1 INT_R_X39Y32/INT_R.NR1END1->>NN2BEG1 INT_R_X39Y34/INT_R.NN2END1->>IMUX25 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29_n_5 - 
wires: CLBLL_L_X40Y33/CLBLL_SW2A3 CLBLM_R_X39Y33/CLBLM_SW2A3 CLBLM_R_X39Y34/CLBLM_IMUX16 CLBLM_R_X39Y34/CLBLM_L_B3 CLBLM_R_X41Y35/CLBLM_LOGIC_OUTS22 CLBLM_R_X41Y35/CLBLM_M_CMUX INT_L_X40Y33/SW2A3 INT_L_X40Y34/SW2BEG3 INT_L_X40Y34/WL1END3 INT_L_X40Y35/WL1END_N1_3 INT_R_X39Y33/SW2END3 INT_R_X39Y34/IMUX16 INT_R_X39Y34/SW2END_N0_3 INT_R_X41Y34/WL1BEG3 INT_R_X41Y35/LOGIC_OUTS22 INT_R_X41Y35/WL1BEG_N3 VBRK_X99Y35/VBRK_SW2A3 
pips: CLBLM_R_X39Y34/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X41Y35/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_L_X40Y34/INT_L.WL1END3->>SW2BEG3 INT_R_X39Y34/INT_R.SW2END_N0_3->>IMUX16 INT_R_X41Y35/INT_R.LOGIC_OUTS22->>WL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_dat_o[28]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_dat_o[28]_INST_0_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_dat_o[29]_INST_0_i_1_n_0 - 
wires: CLBLL_L_X40Y30/CLBLL_NE2A2 CLBLL_L_X40Y34/CLBLL_IMUX33 CLBLL_L_X40Y34/CLBLL_L_C1 CLBLM_R_X39Y29/CLBLM_LOGIC_OUTS16 CLBLM_R_X39Y29/CLBLM_L_AMUX CLBLM_R_X39Y30/CLBLM_NE2A2 INT_L_X40Y30/NE2END2 INT_L_X40Y30/NN2BEG2 INT_L_X40Y31/NN2A2 INT_L_X40Y32/NN2BEG2 INT_L_X40Y32/NN2END2 INT_L_X40Y33/NN2A2 INT_L_X40Y34/FAN_ALT5 INT_L_X40Y34/FAN_BOUNCE5 INT_L_X40Y34/IMUX_L33 INT_L_X40Y34/NN2END2 INT_R_X39Y29/LOGIC_OUTS16 INT_R_X39Y29/NE2BEG2 INT_R_X39Y30/NE2A2 VBRK_X99Y32/VBRK_NE2A2 
pips: CLBLL_L_X40Y34/CLBLL_L.CLBLL_IMUX33->CLBLL_L_C1 CLBLM_R_X39Y29/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X40Y30/INT_L.NE2END2->>NN2BEG2 INT_L_X40Y32/INT_L.NN2END2->>NN2BEG2 INT_L_X40Y34/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X40Y34/INT_L.FAN_BOUNCE5->>IMUX_L33 INT_L_X40Y34/INT_L.NN2END2->>FAN_ALT5 INT_R_X39Y29/INT_R.LOGIC_OUTS16->>NE2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29_n_4 - 
wires: CLBLL_L_X40Y34/CLBLL_IMUX21 CLBLL_L_X40Y34/CLBLL_L_C4 CLBLM_R_X41Y35/CLBLM_LOGIC_OUTS14 CLBLM_R_X41Y35/CLBLM_M_C INT_L_X40Y34/IMUX_L21 INT_L_X40Y34/SW2END2 INT_R_X41Y34/SW2A2 INT_R_X41Y35/LOGIC_OUTS14 INT_R_X41Y35/SW2BEG2 
pips: CLBLL_L_X40Y34/CLBLL_L.CLBLL_IMUX21->CLBLL_L_C4 CLBLM_R_X41Y35/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X40Y34/INT_L.SW2END2->>IMUX_L21 INT_R_X41Y35/INT_R.LOGIC_OUTS14->>SW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_dat_o[29]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_dat_o[29]_INST_0_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_dat_o[2]_INST_0_i_1_n_0 - 
wires: CLBLL_L_X42Y39/CLBLL_IMUX41 CLBLL_L_X42Y39/CLBLL_LOGIC_OUTS8 CLBLL_L_X42Y39/CLBLL_L_A CLBLL_L_X42Y39/CLBLL_L_D1 INT_L_X42Y39/IMUX_L41 INT_L_X42Y39/LOGIC_OUTS_L8 
pips: CLBLL_L_X42Y39/CLBLL_L.CLBLL_IMUX41->CLBLL_L_D1 CLBLL_L_X42Y39/CLBLL_L.CLBLL_L_A->CLBLL_LOGIC_OUTS8 INT_L_X42Y39/INT_L.LOGIC_OUTS_L8->>IMUX_L41 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_dat_o[2]_INST_0_i_2_n_0 - 
wires: CLBLL_L_X40Y36/CLBLL_LOGIC_OUTS16 CLBLL_L_X40Y36/CLBLL_L_AMUX CLBLL_L_X42Y39/CLBLL_IMUX36 CLBLL_L_X42Y39/CLBLL_L_D2 CLBLL_L_X42Y40/CLBLL_NE4C2 CLBLM_R_X41Y40/CLBLM_NE4C2 INT_L_X40Y36/LOGIC_OUTS_L16 INT_L_X40Y36/NE6BEG2 INT_L_X42Y39/IMUX_L36 INT_L_X42Y39/SL1END2 INT_L_X42Y40/NE6END2 INT_L_X42Y40/SL1BEG2 INT_R_X41Y36/NE6A2 INT_R_X41Y37/NE6B2 INT_R_X41Y38/NE6C2 INT_R_X41Y39/NE6D2 INT_R_X41Y40/NE6E2 
pips: CLBLL_L_X40Y36/CLBLL_L.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 CLBLL_L_X42Y39/CLBLL_L.CLBLL_IMUX36->CLBLL_L_D2 INT_L_X40Y36/INT_L.LOGIC_OUTS_L16->>NE6BEG2 INT_L_X42Y39/INT_L.SL1END2->>IMUX_L36 INT_L_X42Y40/INT_L.NE6END2->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5_n_3 - 
wires: CLBLL_L_X42Y39/CLBLL_IMUX6 CLBLL_L_X42Y39/CLBLL_L_A1 CLBLL_L_X42Y39/CLBLL_NE2A3 CLBLM_R_X41Y38/CLBLM_LOGIC_OUTS21 CLBLM_R_X41Y38/CLBLM_M_BMUX CLBLM_R_X41Y39/CLBLM_NE2A3 INT_L_X42Y39/IMUX_L6 INT_L_X42Y39/NE2END3 INT_R_X41Y38/LOGIC_OUTS21 INT_R_X41Y38/NE2BEG3 INT_R_X41Y39/NE2A3 
pips: CLBLL_L_X42Y39/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 CLBLM_R_X41Y38/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_L_X42Y39/INT_L.NE2END3->>IMUX_L6 INT_R_X41Y38/INT_R.LOGIC_OUTS21->>NE2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_dat_o[2]_INST_0_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_dat_o[2]_INST_0_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_dat_o[30]_INST_0_i_1_n_0 - 
wires: BRAM_INT_INTERFACE_L_X38Y34/INT_INTERFACE_EE2BEG2 BRAM_L_X38Y30/BRAM_EE2BEG2_4 CLBLM_R_X37Y32/CLBLM_LOGIC_OUTS20 CLBLM_R_X37Y32/CLBLM_M_AMUX CLBLM_R_X37Y34/CLBLM_EE2BEG2 CLBLM_R_X39Y34/CLBLM_IMUX33 CLBLM_R_X39Y34/CLBLM_L_C1 INT_L_X38Y34/EE2A2 INT_R_X37Y32/LOGIC_OUTS20 INT_R_X37Y32/NN2BEG2 INT_R_X37Y33/NN2A2 INT_R_X37Y34/EE2BEG2 INT_R_X37Y34/NN2END2 INT_R_X39Y34/EE2END2 INT_R_X39Y34/FAN_ALT5 INT_R_X39Y34/FAN_BOUNCE5 INT_R_X39Y34/IMUX33 
pips: CLBLM_R_X37Y32/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 CLBLM_R_X39Y34/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 INT_R_X37Y32/INT_R.LOGIC_OUTS20->>NN2BEG2 INT_R_X37Y34/INT_R.NN2END2->>EE2BEG2 INT_R_X39Y34/INT_R.EE2END2->>FAN_ALT5 INT_R_X39Y34/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X39Y34/INT_R.FAN_BOUNCE5->>IMUX33 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31_n_1 - 
wires: CLBLM_R_X39Y34/CLBLM_IMUX20 CLBLM_R_X39Y34/CLBLM_L_C2 CLBLM_R_X39Y35/CLBLM_LOGIC_OUTS20 CLBLM_R_X39Y35/CLBLM_M_AMUX INT_R_X39Y34/IMUX20 INT_R_X39Y34/SL1END2 INT_R_X39Y35/LOGIC_OUTS20 INT_R_X39Y35/SL1BEG2 
pips: CLBLM_R_X39Y34/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X39Y35/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_R_X39Y34/INT_R.SL1END2->>IMUX20 INT_R_X39Y35/INT_R.LOGIC_OUTS20->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_dat_o[30]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_dat_o[30]_INST_0_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_dat_o[31]_INST_0_i_1_n_0 - 
wires: BRAM_INT_INTERFACE_L_X38Y33/INT_INTERFACE_NE2A2 BRAM_L_X38Y30/BRAM_NE2A2_3 CLBLM_R_X37Y32/CLBLM_LOGIC_OUTS16 CLBLM_R_X37Y32/CLBLM_L_AMUX CLBLM_R_X37Y33/CLBLM_NE2A2 CLBLM_R_X39Y34/CLBLM_IMUX36 CLBLM_R_X39Y34/CLBLM_L_D2 INT_L_X38Y33/NE2BEG2 INT_L_X38Y33/NE2END2 INT_L_X38Y34/NE2A2 INT_R_X37Y32/LOGIC_OUTS16 INT_R_X37Y32/NE2BEG2 INT_R_X37Y33/NE2A2 INT_R_X39Y34/IMUX36 INT_R_X39Y34/NE2END2 
pips: CLBLM_R_X37Y32/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 CLBLM_R_X39Y34/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2 INT_L_X38Y33/INT_L.NE2END2->>NE2BEG2 INT_R_X37Y32/INT_R.LOGIC_OUTS16->>NE2BEG2 INT_R_X39Y34/INT_R.NE2END2->>IMUX36 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31_n_0 - 
wires: CLBLM_R_X39Y34/CLBLM_IMUX41 CLBLM_R_X39Y34/CLBLM_L_D1 CLBLM_R_X39Y35/CLBLM_LOGIC_OUTS12 CLBLM_R_X39Y35/CLBLM_M_A INT_R_X39Y34/IMUX41 INT_R_X39Y34/SL1END0 INT_R_X39Y35/LOGIC_OUTS12 INT_R_X39Y35/SL1BEG0 
pips: CLBLM_R_X39Y34/CLBLM_R.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_R_X39Y35/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_R_X39Y34/INT_R.SL1END0->>IMUX41 INT_R_X39Y35/INT_R.LOGIC_OUTS12->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_dat_o[31]_INST_0_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_dat_o[31]_INST_0_i_5_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_dat_o[3]_INST_0_i_1_n_0 - 
wires: CLBLM_R_X41Y39/CLBLM_IMUX33 CLBLM_R_X41Y39/CLBLM_LOGIC_OUTS8 CLBLM_R_X41Y39/CLBLM_L_A CLBLM_R_X41Y39/CLBLM_L_C1 INT_R_X41Y39/IMUX33 INT_R_X41Y39/LOGIC_OUTS8 
pips: CLBLM_R_X41Y39/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X41Y39/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_R_X41Y39/INT_R.LOGIC_OUTS8->>IMUX33 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_dat_o[3]_INST_0_i_2_n_0 - 
wires: BRAM_INT_INTERFACE_L_X38Y37/INT_INTERFACE_EE4BEG2 BRAM_L_X38Y35/BRAM_EE4BEG2_2 CLBLL_L_X40Y37/CLBLL_EE4B2 CLBLM_R_X37Y37/CLBLM_EE4BEG2 CLBLM_R_X37Y37/CLBLM_LOGIC_OUTS16 CLBLM_R_X37Y37/CLBLM_L_AMUX CLBLM_R_X39Y37/CLBLM_EE4B2 CLBLM_R_X41Y39/CLBLM_IMUX21 CLBLM_R_X41Y39/CLBLM_L_C4 INT_L_X38Y37/EE4A2 INT_L_X40Y37/EE4C2 INT_R_X37Y37/EE4BEG2 INT_R_X37Y37/LOGIC_OUTS16 INT_R_X39Y37/EE4B2 INT_R_X41Y37/EE4END2 INT_R_X41Y37/NN2BEG2 INT_R_X41Y38/NN2A2 INT_R_X41Y39/IMUX21 INT_R_X41Y39/NN2END2 VBRK_X99Y39/VBRK_EE4B2 
pips: CLBLM_R_X37Y37/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 CLBLM_R_X41Y39/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 INT_R_X37Y37/INT_R.LOGIC_OUTS16->>EE4BEG2 INT_R_X41Y37/INT_R.EE4END2->>NN2BEG2 INT_R_X41Y39/INT_R.NN2END2->>IMUX21 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5_n_2 - 
wires: CLBLM_R_X41Y38/CLBLM_LOGIC_OUTS13 CLBLM_R_X41Y38/CLBLM_M_B CLBLM_R_X41Y39/CLBLM_IMUX10 CLBLM_R_X41Y39/CLBLM_L_A4 INT_R_X41Y38/LOGIC_OUTS13 INT_R_X41Y38/NR1BEG1 INT_R_X41Y39/IMUX10 INT_R_X41Y39/NR1END1 
pips: CLBLM_R_X41Y38/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 CLBLM_R_X41Y39/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 INT_R_X41Y38/INT_R.LOGIC_OUTS13->>NR1BEG1 INT_R_X41Y39/INT_R.NR1END1->>IMUX10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_dat_o[3]_INST_0_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_dat_o[3]_INST_0_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_dat_o[4]_INST_0_i_1_n_0 - 
wires: CLBLL_L_X42Y36/CLBLL_ER1BEG0 CLBLL_L_X42Y36/CLBLL_IMUX25 CLBLL_L_X42Y36/CLBLL_L_B5 CLBLM_R_X41Y36/CLBLM_ER1BEG0 CLBLM_R_X41Y36/CLBLM_LOGIC_OUTS17 CLBLM_R_X41Y36/CLBLM_L_BMUX INT_L_X42Y36/ER1END0 INT_L_X42Y36/IMUX_L25 INT_R_X41Y35/ER1BEG_S0 INT_R_X41Y35/SL1END3 INT_R_X41Y36/ER1BEG0 INT_R_X41Y36/LOGIC_OUTS17 INT_R_X41Y36/SL1BEG3 
pips: CLBLL_L_X42Y36/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 CLBLM_R_X41Y36/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X42Y36/INT_L.ER1END0->>IMUX_L25 INT_R_X41Y35/INT_R.SL1END3->>ER1BEG_S0 INT_R_X41Y36/INT_R.LOGIC_OUTS17->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_dat_o[4]_INST_0_i_2_n_0 - 
wires: CLBLL_L_X42Y36/CLBLL_IMUX14 CLBLL_L_X42Y36/CLBLL_LL_AMUX CLBLL_L_X42Y36/CLBLL_LOGIC_OUTS20 CLBLL_L_X42Y36/CLBLL_L_B1 INT_L_X42Y36/BYP_ALT2 INT_L_X42Y36/BYP_BOUNCE2 INT_L_X42Y36/IMUX_L14 INT_L_X42Y36/LOGIC_OUTS_L20 INT_L_X42Y37/BYP_BOUNCE_N3_2 
pips: CLBLL_L_X42Y36/CLBLL_L.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_L_X42Y36/CLBLL_L.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 INT_L_X42Y36/INT_L.BYP_ALT2->>BYP_BOUNCE2 INT_L_X42Y36/INT_L.BYP_BOUNCE2->>IMUX_L14 INT_L_X42Y36/INT_L.LOGIC_OUTS_L20->>BYP_ALT2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5_n_5 - 
wires: CLBLM_R_X41Y36/CLBLM_IMUX25 CLBLM_R_X41Y36/CLBLM_L_B5 CLBLM_R_X41Y38/CLBLM_LOGIC_OUTS22 CLBLM_R_X41Y38/CLBLM_M_CMUX INT_R_X41Y36/IMUX25 INT_R_X41Y36/SS2END0 INT_R_X41Y37/SS2A0 INT_R_X41Y38/LOGIC_OUTS22 INT_R_X41Y38/SS2BEG0 
pips: CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X41Y38/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_R_X41Y36/INT_R.SS2END0->>IMUX25 INT_R_X41Y38/INT_R.LOGIC_OUTS22->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_dat_o[4]_INST_0_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_dat_o[4]_INST_0_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_dat_o[5]_INST_0_i_1_n_0 - 
wires: CLBLL_L_X42Y37/CLBLL_IMUX46 CLBLL_L_X42Y37/CLBLL_L_D5 CLBLL_L_X42Y37/CLBLL_NE2A0 CLBLM_R_X41Y36/CLBLM_LOGIC_OUTS18 CLBLM_R_X41Y36/CLBLM_L_CMUX CLBLM_R_X41Y37/CLBLM_NE2A0 INT_L_X42Y36/NE2END_S3_0 INT_L_X42Y37/IMUX_L46 INT_L_X42Y37/NE2END0 INT_L_X42Y37/NL1BEG_N3 INT_R_X41Y36/LOGIC_OUTS18 INT_R_X41Y36/NE2BEG0 INT_R_X41Y37/NE2A0 
pips: CLBLL_L_X42Y37/CLBLL_L.CLBLL_IMUX46->CLBLL_L_D5 CLBLM_R_X41Y36/CLBLM_R.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_L_X42Y37/INT_L.NE2END0->>NL1BEG_N3 INT_L_X42Y37/INT_L.NL1BEG_N3->>IMUX_L46 INT_R_X41Y36/INT_R.LOGIC_OUTS18->>NE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_dat_o[5]_INST_0_i_2_n_0 - 
wires: CLBLL_L_X42Y37/CLBLL_IMUX36 CLBLL_L_X42Y37/CLBLL_L_D2 CLBLL_L_X42Y38/CLBLL_LOGIC_OUTS16 CLBLL_L_X42Y38/CLBLL_L_AMUX INT_L_X42Y37/IMUX_L36 INT_L_X42Y37/SL1END2 INT_L_X42Y38/LOGIC_OUTS_L16 INT_L_X42Y38/SL1BEG2 
pips: CLBLL_L_X42Y37/CLBLL_L.CLBLL_IMUX36->CLBLL_L_D2 CLBLL_L_X42Y38/CLBLL_L.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 INT_L_X42Y37/INT_L.SL1END2->>IMUX_L36 INT_L_X42Y38/INT_L.LOGIC_OUTS_L16->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5_n_4 - 
wires: CLBLL_L_X42Y36/CLBLL_SW2A2 CLBLL_L_X42Y37/CLBLL_SE2A2 CLBLM_R_X41Y36/CLBLM_IMUX21 CLBLM_R_X41Y36/CLBLM_L_C4 CLBLM_R_X41Y36/CLBLM_SW2A2 CLBLM_R_X41Y37/CLBLM_SE2A2 CLBLM_R_X41Y38/CLBLM_LOGIC_OUTS14 CLBLM_R_X41Y38/CLBLM_M_C INT_L_X42Y36/SW2A2 INT_L_X42Y37/SE2END2 INT_L_X42Y37/SW2BEG2 INT_R_X41Y36/IMUX21 INT_R_X41Y36/SW2END2 INT_R_X41Y37/SE2A2 INT_R_X41Y38/LOGIC_OUTS14 INT_R_X41Y38/SE2BEG2 
pips: CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X41Y38/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X42Y37/INT_L.SE2END2->>SW2BEG2 INT_R_X41Y36/INT_R.SW2END2->>IMUX21 INT_R_X41Y38/INT_R.LOGIC_OUTS14->>SE2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_dat_o[5]_INST_0_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_dat_o[5]_INST_0_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_dat_o[6]_INST_0_i_1_n_0 - 
wires: CLBLL_L_X42Y38/CLBLL_IMUX44 CLBLL_L_X42Y38/CLBLL_LL_C CLBLL_L_X42Y38/CLBLL_LL_D4 CLBLL_L_X42Y38/CLBLL_LOGIC_OUTS14 INT_L_X42Y38/IMUX_L44 INT_L_X42Y38/LOGIC_OUTS_L14 
pips: CLBLL_L_X42Y38/CLBLL_L.CLBLL_IMUX44->CLBLL_LL_D4 CLBLL_L_X42Y38/CLBLL_L.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 INT_L_X42Y38/INT_L.LOGIC_OUTS_L14->>IMUX_L44 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_dat_o[6]_INST_0_i_2_n_0 - 
wires: CLBLL_L_X42Y38/CLBLL_IMUX29 CLBLL_L_X42Y38/CLBLL_LL_C2 CLBLM_R_X43Y38/CLBLM_LOGIC_OUTS14 CLBLM_R_X43Y38/CLBLM_M_C INT_L_X42Y38/IMUX_L29 INT_L_X42Y38/WR1END3 INT_R_X43Y38/LOGIC_OUTS14 INT_R_X43Y38/WR1BEG3 
pips: CLBLL_L_X42Y38/CLBLL_L.CLBLL_IMUX29->CLBLL_LL_C2 CLBLM_R_X43Y38/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X42Y38/INT_L.WR1END3->>IMUX_L29 INT_R_X43Y38/INT_R.LOGIC_OUTS14->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_dat_o[6]_INST_0_i_3_n_0 - 
wires: CLBLL_L_X42Y38/CLBLL_IMUX31 CLBLL_L_X42Y38/CLBLL_LL_C5 CLBLM_R_X43Y38/CLBLM_LOGIC_OUTS15 CLBLM_R_X43Y38/CLBLM_M_D INT_L_X42Y38/IMUX_L31 INT_L_X42Y38/WR1END_S1_0 INT_L_X42Y39/WR1END0 INT_R_X43Y38/LOGIC_OUTS15 INT_R_X43Y38/WR1BEG_S0 INT_R_X43Y39/WR1BEG0 
pips: CLBLL_L_X42Y38/CLBLL_L.CLBLL_IMUX31->CLBLL_LL_C5 CLBLM_R_X43Y38/CLBLM_R.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X42Y38/INT_L.WR1END_S1_0->>IMUX_L31 INT_R_X43Y38/INT_R.LOGIC_OUTS15->>WR1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_dat_o[6]_INST_0_i_4_n_0 - 
wires: CLBLL_L_X42Y38/CLBLL_IMUX22 CLBLL_L_X42Y38/CLBLL_LL_C3 CLBLL_L_X42Y38/CLBLL_NE2A3 CLBLM_R_X41Y36/CLBLM_LOGIC_OUTS9 CLBLM_R_X41Y36/CLBLM_L_B CLBLM_R_X41Y38/CLBLM_NE2A3 INT_L_X42Y38/IMUX_L22 INT_L_X42Y38/NE2END3 INT_R_X41Y36/LOGIC_OUTS9 INT_R_X41Y36/NL1BEG0 INT_R_X41Y36/NL1END_S3_0 INT_R_X41Y37/NE2BEG3 INT_R_X41Y37/NL1BEG_N3 INT_R_X41Y37/NL1END0 INT_R_X41Y38/NE2A3 
pips: CLBLL_L_X42Y38/CLBLL_L.CLBLL_IMUX22->CLBLL_LL_C3 CLBLM_R_X41Y36/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_L_X42Y38/INT_L.NE2END3->>IMUX_L22 INT_R_X41Y36/INT_R.LOGIC_OUTS9->>NL1BEG0 INT_R_X41Y37/INT_R.NL1BEG_N3->>NE2BEG3 INT_R_X41Y37/INT_R.NL1END0->>NL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

PIOpp_full - 
wires: CLBLM_R_X43Y34/CLBLM_LOGIC_OUTS16 CLBLM_R_X43Y34/CLBLM_L_AMUX CLBLM_R_X43Y38/CLBLM_IMUX35 CLBLM_R_X43Y38/CLBLM_M_C6 INT_R_X43Y34/LOGIC_OUTS16 INT_R_X43Y34/NN2BEG2 INT_R_X43Y35/NN2A2 INT_R_X43Y36/NN2BEG2 INT_R_X43Y36/NN2END2 INT_R_X43Y37/NN2A2 INT_R_X43Y38/IMUX35 INT_R_X43Y38/NN2END2 
pips: CLBLM_R_X43Y34/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 CLBLM_R_X43Y38/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 INT_R_X43Y34/INT_R.LOGIC_OUTS16->>NN2BEG2 INT_R_X43Y36/INT_R.NN2END2->>NN2BEG2 INT_R_X43Y38/INT_R.NN2END2->>IMUX35 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11_n_1 - 
wires: CLBLM_R_X41Y36/CLBLM_IMUX16 CLBLM_R_X41Y36/CLBLM_LOGIC_OUTS20 CLBLM_R_X41Y36/CLBLM_L_B3 CLBLM_R_X41Y36/CLBLM_M_AMUX INT_R_X41Y35/SR1END3 INT_R_X41Y36/IMUX16 INT_R_X41Y36/LOGIC_OUTS20 INT_R_X41Y36/SR1BEG3 INT_R_X41Y36/SR1END_N3_3 
pips: CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X41Y36/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_R_X41Y36/INT_R.LOGIC_OUTS20->>SR1BEG3 INT_R_X41Y36/INT_R.SR1END_N3_3->>IMUX16 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_dat_o[7]_INST_0_i_1_n_0 - 
wires: CLBLM_R_X41Y36/CLBLM_IMUX37 CLBLM_R_X41Y36/CLBLM_LOGIC_OUTS10 CLBLM_R_X41Y36/CLBLM_L_C CLBLM_R_X41Y36/CLBLM_L_D4 INT_R_X41Y36/IMUX37 INT_R_X41Y36/LOGIC_OUTS10 
pips: CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_R_X41Y36/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_R_X41Y36/INT_R.LOGIC_OUTS10->>IMUX37 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_dat_o[7]_INST_0_i_2_n_0 - 
wires: CLBLL_L_X40Y35/CLBLL_LOGIC_OUTS16 CLBLL_L_X40Y35/CLBLL_L_AMUX CLBLM_R_X41Y36/CLBLM_IMUX36 CLBLM_R_X41Y36/CLBLM_L_D2 INT_L_X40Y35/LOGIC_OUTS_L16 INT_L_X40Y35/NE2BEG2 INT_L_X40Y36/NE2A2 INT_R_X41Y36/IMUX36 INT_R_X41Y36/NE2END2 
pips: CLBLL_L_X40Y35/CLBLL_L.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2 INT_L_X40Y35/INT_L.LOGIC_OUTS_L16->>NE2BEG2 INT_R_X41Y36/INT_R.NE2END2->>IMUX36 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11_n_0 - 
wires: CLBLM_R_X41Y36/CLBLM_IMUX30 CLBLM_R_X41Y36/CLBLM_LOGIC_OUTS12 CLBLM_R_X41Y36/CLBLM_L_C5 CLBLM_R_X41Y36/CLBLM_M_A INT_R_X41Y36/IMUX30 INT_R_X41Y36/LOGIC_OUTS12 INT_R_X41Y36/NL1BEG_N3 
pips: CLBLM_R_X41Y36/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X41Y36/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_R_X41Y36/INT_R.LOGIC_OUTS12->>NL1BEG_N3 INT_R_X41Y36/INT_R.NL1BEG_N3->>IMUX30 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_dat_o[7]_INST_0_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_dat_o[7]_INST_0_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_dat_o[8]_INST_0_i_1_n_0 - 
wires: CLBLL_L_X42Y36/CLBLL_IMUX30 CLBLL_L_X42Y36/CLBLL_LL_CMUX CLBLL_L_X42Y36/CLBLL_LOGIC_OUTS22 CLBLL_L_X42Y36/CLBLL_L_C5 INT_L_X42Y36/IMUX_L30 INT_L_X42Y36/LOGIC_OUTS_L22 INT_L_X42Y36/NL1BEG_N3 
pips: CLBLL_L_X42Y36/CLBLL_L.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_L_X42Y36/CLBLL_L.CLBLL_LL_CMUX->CLBLL_LOGIC_OUTS22 INT_L_X42Y36/INT_L.LOGIC_OUTS_L22->>NL1BEG_N3 INT_L_X42Y36/INT_L.NL1BEG_N3->>IMUX_L30 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_dat_o[8]_INST_0_i_2_n_0 - 
wires: CLBLL_L_X42Y36/CLBLL_IMUX23 CLBLL_L_X42Y36/CLBLL_L_C3 CLBLM_R_X43Y30/CLBLM_LOGIC_OUTS20 CLBLM_R_X43Y30/CLBLM_M_AMUX INT_L_X42Y36/IMUX_L23 INT_L_X42Y36/WR1END3 INT_R_X43Y30/LOGIC_OUTS20 INT_R_X43Y30/NN6BEG2 INT_R_X43Y31/NN6A2 INT_R_X43Y32/NN6B2 INT_R_X43Y33/NN6C2 INT_R_X43Y34/NN6D2 INT_R_X43Y35/NN6E2 INT_R_X43Y36/NN6END2 INT_R_X43Y36/WR1BEG3 
pips: CLBLL_L_X42Y36/CLBLL_L.CLBLL_IMUX23->CLBLL_L_C3 CLBLM_R_X43Y30/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X42Y36/INT_L.WR1END3->>IMUX_L23 INT_R_X43Y30/INT_R.LOGIC_OUTS20->>NN6BEG2 INT_R_X43Y36/INT_R.NN6END2->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11_n_3 - 
wires: CLBLL_L_X42Y36/CLBLL_IMUX22 CLBLL_L_X42Y36/CLBLL_LL_C3 CLBLL_L_X42Y37/CLBLL_NE2A3 CLBLM_R_X41Y36/CLBLM_LOGIC_OUTS21 CLBLM_R_X41Y36/CLBLM_M_BMUX CLBLM_R_X41Y37/CLBLM_NE2A3 INT_L_X42Y36/IMUX_L22 INT_L_X42Y36/SL1END3 INT_L_X42Y37/NE2END3 INT_L_X42Y37/SL1BEG3 INT_R_X41Y36/LOGIC_OUTS21 INT_R_X41Y36/NE2BEG3 INT_R_X41Y37/NE2A3 
pips: CLBLL_L_X42Y36/CLBLL_L.CLBLL_IMUX22->CLBLL_LL_C3 CLBLM_R_X41Y36/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_L_X42Y36/INT_L.SL1END3->>IMUX_L22 INT_L_X42Y37/INT_L.NE2END3->>SL1BEG3 INT_R_X41Y36/INT_R.LOGIC_OUTS21->>NE2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_dat_o[8]_INST_0_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_dat_o[8]_INST_0_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_dat_o[9]_INST_0_i_1_n_0 - 
wires: CLBLL_L_X42Y37/CLBLL_LOGIC_OUTS16 CLBLL_L_X42Y37/CLBLL_L_AMUX CLBLL_L_X42Y38/CLBLL_IMUX41 CLBLL_L_X42Y38/CLBLL_L_D1 INT_L_X42Y37/BYP_ALT3 INT_L_X42Y37/BYP_BOUNCE3 INT_L_X42Y37/LOGIC_OUTS_L16 INT_L_X42Y38/BYP_BOUNCE_N3_3 INT_L_X42Y38/IMUX_L41 
pips: CLBLL_L_X42Y37/CLBLL_L.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 CLBLL_L_X42Y38/CLBLL_L.CLBLL_IMUX41->CLBLL_L_D1 INT_L_X42Y37/INT_L.BYP_ALT3->>BYP_BOUNCE3 INT_L_X42Y37/INT_L.LOGIC_OUTS_L16->>BYP_ALT3 INT_L_X42Y38/INT_L.BYP_BOUNCE_N3_3->>IMUX_L41 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_dat_o[9]_INST_0_i_2_n_0 - 
wires: BRAM_INT_INTERFACE_L_X44Y33/INT_INTERFACE_NE4C2 BRAM_INT_INTERFACE_L_X44Y33/INT_INTERFACE_NW4A2 BRAM_L_X44Y30/BRAM_NE4C2_3 BRAM_L_X44Y30/BRAM_NW4A2_3 CLBLL_L_X42Y29/CLBLL_LOGIC_OUTS16 CLBLL_L_X42Y29/CLBLL_L_AMUX CLBLL_L_X42Y38/CLBLL_IMUX37 CLBLL_L_X42Y38/CLBLL_L_D4 CLBLM_R_X43Y33/CLBLM_NE4C2 CLBLM_R_X43Y33/CLBLM_NW4A2 INT_L_X42Y29/LOGIC_OUTS_L16 INT_L_X42Y29/NE6BEG2 INT_L_X42Y37/NN2BEG2 INT_L_X42Y37/NW6END2 INT_L_X42Y38/IMUX_L37 INT_L_X42Y38/NN2A2 INT_L_X42Y38/SR1END2 INT_L_X42Y39/NN2END2 INT_L_X42Y39/SR1BEG2 INT_L_X44Y33/NE6END2 INT_L_X44Y33/NW6BEG2 INT_R_X43Y29/NE6A2 INT_R_X43Y30/NE6B2 INT_R_X43Y31/NE6C2 INT_R_X43Y32/NE6D2 INT_R_X43Y33/NE6E2 INT_R_X43Y33/NW6A2 INT_R_X43Y34/NW6B2 INT_R_X43Y35/NW6C2 INT_R_X43Y36/NW6D2 INT_R_X43Y37/NW6E2 
pips: CLBLL_L_X42Y29/CLBLL_L.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 CLBLL_L_X42Y38/CLBLL_L.CLBLL_IMUX37->CLBLL_L_D4 INT_L_X42Y29/INT_L.LOGIC_OUTS_L16->>NE6BEG2 INT_L_X42Y37/INT_L.NW6END2->>NN2BEG2 INT_L_X42Y38/INT_L.SR1END2->>IMUX_L37 INT_L_X42Y39/INT_L.NN2END2->>SR1BEG2 INT_L_X44Y33/INT_L.NE6END2->>NW6BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11_n_2 - 
wires: CLBLL_L_X42Y37/CLBLL_EL1BEG0 CLBLL_L_X42Y37/CLBLL_IMUX9 CLBLL_L_X42Y37/CLBLL_L_A5 CLBLM_R_X41Y36/CLBLM_LOGIC_OUTS13 CLBLM_R_X41Y36/CLBLM_M_B CLBLM_R_X41Y37/CLBLM_EL1BEG0 INT_L_X42Y36/EL1END_S3_0 INT_L_X42Y37/EL1END0 INT_L_X42Y37/IMUX_L9 INT_R_X41Y36/LOGIC_OUTS13 INT_R_X41Y36/NR1BEG1 INT_R_X41Y37/EL1BEG0 INT_R_X41Y37/NR1END1 
pips: CLBLL_L_X42Y37/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 CLBLM_R_X41Y36/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X42Y37/INT_L.EL1END0->>IMUX_L9 INT_R_X41Y36/INT_R.LOGIC_OUTS13->>NR1BEG1 INT_R_X41Y37/INT_R.NR1END1->>EL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_dat_o[9]_INST_0_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_dat_o[9]_INST_0_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 


####################################################
# Bels
SLICE_X66Y33/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A5*(~A1)*(~A2)*(~A4))+(A3*(~A5)*(~A4))+((~A3)*(~A1)*(~A2)*(~A4)) , 
NAME: SLICE_X66Y33/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X65Y33/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6*(~A1)*(~A5)*(~A3))+(A2*(~A6)*(~A3))+((~A2)*(~A1)*(~A5)*(~A3)) , 
NAME: SLICE_X65Y33/B6LUT, 
TYPE: LUT6, 

SLICE_X64Y32/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6*A2*(~A1)*(~A5))+(A3*(~A6)*(~A5))+((~A3)*A2*(~A1)*(~A5)) , 
NAME: SLICE_X64Y32/A6LUT, 
TYPE: LUT6, 

SLICE_X66Y29/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4*A3*(~A6)*(~A5))+(A2*(~A4)*(~A5))+((~A2)*A3*(~A6)*(~A5)) , 
NAME: SLICE_X66Y29/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X68Y28/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A5)+(A4*(~A5)*A1)+((~A4)*A5*(~A1))) , 
NAME: SLICE_X68Y28/C6LUT, 
TYPE: LUT6, 

SLICE_X68Y28/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A2)+(A3*(~A2)*A1)+((~A3)*A2*(~A1)) , 
NAME: SLICE_X68Y28/C5LUT, 
TYPE: LUT5, 

SLICE_X69Y28/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A3)+(A2*(~A3)*A1)+((~A2)*A3*(~A1))) , 
NAME: SLICE_X69Y28/C6LUT, 
TYPE: LUT6, 

SLICE_X69Y28/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A4)+(A5*(~A4)*A1)+((~A5)*A4*(~A1)) , 
NAME: SLICE_X69Y28/C5LUT, 
TYPE: LUT5, 

SLICE_X65Y29/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A1)+(A4*(~A1)*A2)+((~A4)*A1*(~A2))) , 
NAME: SLICE_X65Y29/A6LUT, 
TYPE: LUT6, 

SLICE_X65Y29/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A5)+(A3*(~A5)*A2)+((~A3)*A5*(~A2)) , 
NAME: SLICE_X65Y29/A5LUT, 
TYPE: LUT5, 

SLICE_X65Y29/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A3)+(A1*(~A3)*A2)+((~A1)*A3*(~A2))) , 
NAME: SLICE_X65Y29/B6LUT, 
TYPE: LUT6, 

SLICE_X65Y29/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A4)+(A5*(~A4)*A2)+((~A5)*A4*(~A2)) , 
NAME: SLICE_X65Y29/B5LUT, 
TYPE: LUT5, 

SLICE_X60Y31/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A4)+(A2*(~A4)*A1)+((~A2)*A4*(~A1))) , 
NAME: SLICE_X60Y31/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X60Y31/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A5)+(A3*(~A5)*A1)+((~A3)*A5*(~A1)) , 
NAME: SLICE_X60Y31/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X61Y29/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A2)+(A4*(~A2)*A1)+((~A4)*A2*(~A1))) , 
NAME: SLICE_X61Y29/A6LUT, 
TYPE: LUT6, 

SLICE_X61Y29/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A5)+(A3*(~A5)*A1)+((~A3)*A5*(~A1)) , 
NAME: SLICE_X61Y29/A5LUT, 
TYPE: LUT5, 

SLICE_X63Y29/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A5)+(A3*(~A5)*A4)+((~A3)*A5*(~A4))) , 
NAME: SLICE_X63Y29/C6LUT, 
TYPE: LUT6, 

SLICE_X63Y29/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A1)+(A2*(~A1)*A4)+((~A2)*A1*(~A4)) , 
NAME: SLICE_X63Y29/C5LUT, 
TYPE: LUT5, 

SLICE_X60Y31/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A3)+(A2*(~A3)*A1)+((~A2)*A3*(~A1))) , 
NAME: SLICE_X60Y31/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X60Y31/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A4)+(A5*(~A4)*A1)+((~A5)*A4*(~A1)) , 
NAME: SLICE_X60Y31/B5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X64Y40/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A2)+(A5*(~A2)*A1)+((~A5)*A2*(~A1))) , 
NAME: SLICE_X64Y40/A6LUT, 
TYPE: LUT6, 

SLICE_X64Y40/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A4)+(A3*(~A4)*A1)+((~A3)*A4*(~A1)) , 
NAME: SLICE_X64Y40/A5LUT, 
TYPE: LUT5, 

SLICE_X63Y37/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A3)+(A4*(~A3)*A2)+((~A4)*A3*(~A2))) , 
NAME: SLICE_X63Y37/A6LUT, 
TYPE: LUT6, 

SLICE_X63Y37/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A1)+(A5*(~A1)*A2)+((~A5)*A1*(~A2)) , 
NAME: SLICE_X63Y37/A5LUT, 
TYPE: LUT5, 

SLICE_X68Y37/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A2)+(A5*(~A2)*A3)+((~A5)*A2*(~A3))) , 
NAME: SLICE_X68Y37/A6LUT, 
TYPE: LUT6, 

SLICE_X68Y37/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A1)+(A4*(~A1)*A3)+((~A4)*A1*(~A3)) , 
NAME: SLICE_X68Y37/A5LUT, 
TYPE: LUT5, 

SLICE_X70Y38/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A4)+(A1*(~A4)*A5)+((~A1)*A4*(~A5))) , 
NAME: SLICE_X70Y38/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X70Y38/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A2)+(A3*(~A2)*A5)+((~A3)*A2*(~A5)) , 
NAME: SLICE_X70Y38/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X63Y32/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*(~A3))) , 
NAME: SLICE_X63Y32/A6LUT, 
TYPE: LUT6, 

SLICE_X63Y32/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A1*A5*(~A4))+(A3*(~A1)*(~A4))+((~A3)*A5*(~A4))) , 
NAME: SLICE_X63Y32/B6LUT, 
TYPE: LUT6, 

SLICE_X63Y36/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1*A5*A2)+(A4*A1*A5*(~A2)*A6)+(A4*A1*(~A5)*A3*A2)+(A4*A1*(~A5)*A3*(~A2)*A6)+(A4*A1*(~A5)*(~A3)*(~A2)*A6)+(A4*(~A1)*A3*A2)+(A4*(~A1)*A3*(~A2)*A6)+(A4*(~A1)*(~A3)*(~A2)*A6)+((~A4)*A1*A5*(~A2)*A6)+((~A4)*A1*(~A5)*A3*A2)+((~A4)*A1*(~A5)*A3*(~A2)*A6)+((~A4)*A1*(~A5)*(~A3)*(~A2)*A6)+((~A4)*(~A1)*A3*A2)+((~A4)*(~A1)*A3*(~A2)*A6)+((~A4)*(~A1)*(~A3)*(~A2)*A6) , 
NAME: SLICE_X63Y36/A6LUT, 
TYPE: LUT6, 

SLICE_X66Y32/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*(~A1)*(~A3))) , 
NAME: SLICE_X66Y32/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X69Y30/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*(~A5)*(~A1))) , 
NAME: SLICE_X69Y30/A6LUT, 
TYPE: LUT6, 

SLICE_X69Y30/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*(~A5)*(~A1)) , 
NAME: SLICE_X69Y30/A5LUT, 
TYPE: LUT5, 

SLICE_X69Y30/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*(~A2)*(~A1))) , 
NAME: SLICE_X69Y30/B6LUT, 
TYPE: LUT6, 

SLICE_X69Y30/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*(~A2)*(~A1)) , 
NAME: SLICE_X69Y30/B5LUT, 
TYPE: LUT5, 

SLICE_X66Y32/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*(~A4)*(~A3))) , 
NAME: SLICE_X66Y32/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X66Y32/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*(~A4)*(~A3)) , 
NAME: SLICE_X66Y32/B5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X64Y33/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*(~A5)*(~A3))) , 
NAME: SLICE_X64Y33/A6LUT, 
TYPE: LUT6, 

SLICE_X64Y33/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*(~A5)*(~A3)) , 
NAME: SLICE_X64Y33/A5LUT, 
TYPE: LUT5, 

SLICE_X64Y33/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*(~A5)*(~A3))) , 
NAME: SLICE_X64Y33/B6LUT, 
TYPE: LUT6, 

SLICE_X64Y33/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*(~A5)*(~A3)) , 
NAME: SLICE_X64Y33/B5LUT, 
TYPE: LUT5, 

SLICE_X66Y32/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*(~A5)*(~A1))) , 
NAME: SLICE_X66Y32/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y31/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*(~A2)*(~A3))) , 
NAME: SLICE_X62Y31/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X66Y32/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*(~A5)*(~A1))) , 
NAME: SLICE_X66Y32/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X64Y31/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*(~A1)*(~A4))) , 
NAME: SLICE_X64Y31/A6LUT, 
TYPE: LUT6, 

SLICE_X67Y30/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*(~A2)*(~A4))) , 
NAME: SLICE_X67Y30/A6LUT, 
TYPE: LUT6, 

SLICE_X64Y31/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*(~A1)*(~A4))) , 
NAME: SLICE_X64Y31/B6LUT, 
TYPE: LUT6, 

SLICE_X63Y31/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*(~A4)*(~A5))) , 
NAME: SLICE_X63Y31/A6LUT, 
TYPE: LUT6, 

SLICE_X62Y31/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*(~A1)*(~A2))) , 
NAME: SLICE_X62Y31/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X63Y31/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*(~A4)*(~A5)) , 
NAME: SLICE_X63Y31/A5LUT, 
TYPE: LUT5, 

SLICE_X64Y31/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*(~A1)*(~A4)) , 
NAME: SLICE_X64Y31/B5LUT, 
TYPE: LUT5, 

SLICE_X67Y30/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*(~A2)*(~A4)) , 
NAME: SLICE_X67Y30/A5LUT, 
TYPE: LUT5, 

SLICE_X66Y32/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*(~A1)*(~A3)) , 
NAME: SLICE_X66Y32/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X64Y31/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*(~A1)*(~A4)) , 
NAME: SLICE_X64Y31/A5LUT, 
TYPE: LUT5, 

SLICE_X68Y34/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6)+((~A6)*A1)+((~A6)*(~A1)*(~A3)*A4*A5) , 
NAME: SLICE_X68Y34/C6LUT, 
TYPE: LUT6, 

SLICE_X66Y32/D5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*(~A5)*(~A1)) , 
NAME: SLICE_X66Y32/D5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X64Y31/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*(~A4)*(~A3))) , 
NAME: SLICE_X64Y31/C6LUT, 
TYPE: LUT6, 

SLICE_X64Y31/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*(~A4)*(~A3)) , 
NAME: SLICE_X64Y31/C5LUT, 
TYPE: LUT5, 

SLICE_X67Y30/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*(~A2)*(~A3))) , 
NAME: SLICE_X67Y30/B6LUT, 
TYPE: LUT6, 

SLICE_X67Y30/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*(~A2)*(~A3)) , 
NAME: SLICE_X67Y30/B5LUT, 
TYPE: LUT5, 

SLICE_X66Y32/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*(~A5)*(~A1)) , 
NAME: SLICE_X66Y32/C5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X69Y30/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*(~A4)*(~A5))) , 
NAME: SLICE_X69Y30/C6LUT, 
TYPE: LUT6, 

SLICE_X69Y30/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*(~A4)*(~A5)) , 
NAME: SLICE_X69Y30/C5LUT, 
TYPE: LUT5, 

SLICE_X59Y35/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6*(~A4))+((~A1)*A3*(~A5)*(~A4))+((~A1)*(~A3)*A5*(~A4)) , 
NAME: SLICE_X59Y35/A6LUT, 
TYPE: LUT6, 

SLICE_X58Y33/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2)+((~A2)*A4*A6)+((~A2)*A4*(~A6)*A3*(~A1))+((~A2)*A4*(~A6)*(~A3)*A1)+((~A2)*(~A4)*(~A6)*A3*(~A1))+((~A2)*(~A4)*(~A6)*(~A3)*A1) , 
NAME: SLICE_X58Y33/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X59Y36/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A6*(~A1))+((~A5)*A4*(~A2)*(~A1))+((~A5)*(~A4)*A2*(~A1)) , 
NAME: SLICE_X59Y36/A6LUT, 
TYPE: LUT6, 

SLICE_X65Y32/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1*(~A6)*(~A4))+(A5*(~A1)*A6*(~A4))+((~A5)*A2*(~A4)) , 
NAME: SLICE_X65Y32/A6LUT, 
TYPE: LUT6, 

SLICE_X62Y40/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4*(~A5))+((~A2)*A3*(~A6)*(~A5))+((~A2)*(~A3)*A6*(~A5)) , 
NAME: SLICE_X62Y40/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X66Y28/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5)+((~A5)*A2*A1*A3*(~A4))+((~A5)*A2*A1*(~A3)*A4)+((~A5)*A2*(~A1))+((~A5)*(~A2)*A1*A3*(~A4))+((~A5)*(~A2)*A1*(~A3)*A4) , 
NAME: SLICE_X66Y28/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X59Y29/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5)+((~A5)*A3*A4)+((~A5)*A3*(~A4)*A2*(~A1))+((~A5)*A3*(~A4)*(~A2)*A1)+((~A5)*(~A3)*(~A4)*A2*(~A1))+((~A5)*(~A3)*(~A4)*(~A2)*A1) , 
NAME: SLICE_X59Y29/B6LUT, 
TYPE: LUT6, 

SLICE_X59Y35/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3)+((~A3)*A4*A5)+((~A3)*A4*(~A5)*A2*A6)+((~A3)*A4*(~A5)*A2*(~A6)*(~A1))+((~A3)*A4*(~A5)*(~A2)*(~A6)*A1)+((~A3)*(~A4)*(~A5)*A2*A6)+((~A3)*(~A4)*(~A5)*A2*(~A6)*(~A1))+((~A3)*(~A4)*(~A5)*(~A2)*(~A6)*A1) , 
NAME: SLICE_X59Y35/C6LUT, 
TYPE: LUT6, 

SLICE_X58Y33/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5)+((~A5)*A4*A6)+((~A5)*A4*(~A6)*A2*A3)+((~A5)*A4*(~A6)*A2*(~A3)*(~A1))+((~A5)*A4*(~A6)*(~A2)*(~A3)*A1)+((~A5)*(~A4)*(~A6)*A2*A3)+((~A5)*(~A4)*(~A6)*A2*(~A3)*(~A1))+((~A5)*(~A4)*(~A6)*(~A2)*(~A3)*A1) , 
NAME: SLICE_X58Y33/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X59Y36/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4)+((~A4)*A6*A5)+((~A4)*A6*(~A5)*A3*A2)+((~A4)*A6*(~A5)*A3*(~A2)*(~A1))+((~A4)*A6*(~A5)*(~A3)*(~A2)*A1)+((~A4)*(~A6)*(~A5)*A3*A2)+((~A4)*(~A6)*(~A5)*A3*(~A2)*(~A1))+((~A4)*(~A6)*(~A5)*(~A3)*(~A2)*A1) , 
NAME: SLICE_X59Y36/D6LUT, 
TYPE: LUT6, 

SLICE_X65Y32/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2*A1*(~A3))+(A5*A2*(~A1)*(~A6)*(~A3))+(A5*(~A2)*(~A1)*A6*(~A3))+((~A5)*A4*(~A3)) , 
NAME: SLICE_X65Y32/B6LUT, 
TYPE: LUT6, 

SLICE_X62Y40/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1*(~A5))+((~A4)*A2*A3*(~A5))+((~A4)*A2*(~A3)*(~A6)*(~A5))+((~A4)*(~A2)*(~A3)*A6*(~A5)) , 
NAME: SLICE_X62Y40/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X66Y28/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A2*(~A1))+(A3*A4*(~A2)*(~A6)*(~A1))+(A3*(~A4)*(~A2)*A6*(~A1))+((~A3)*A5*(~A1)) , 
NAME: SLICE_X66Y28/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X59Y29/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A6*(~A1))+((~A5)*A2*A3*(~A1))+((~A5)*A2*(~A3)*(~A4)*(~A1))+((~A5)*(~A2)*(~A3)*A4*(~A1)) , 
NAME: SLICE_X59Y29/C6LUT, 
TYPE: LUT6, 

SLICE_X59Y35/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4)+((~A4)*A5*A6)+((~A4)*A5*(~A6)*A2*A1)+((~A4)*A5*(~A6)*(~A2)*(~A1))+((~A4)*(~A5)*(~A6)*A2*A1)+((~A4)*(~A5)*(~A6)*(~A2)*(~A1)) , 
NAME: SLICE_X59Y35/B6LUT, 
TYPE: LUT6, 

SLICE_X58Y32/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6)+((~A6)*A5*A4)+((~A6)*A5*(~A4)*A3*A1)+((~A6)*A5*(~A4)*(~A3)*(~A1))+((~A6)*(~A5)*(~A4)*A3*A1)+((~A6)*(~A5)*(~A4)*(~A3)*(~A1)) , 
NAME: SLICE_X58Y32/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X58Y36/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A4*(~A5))+((~A6)*A3*A1*(~A5))+((~A6)*(~A3)*(~A1)*(~A5)) , 
NAME: SLICE_X58Y36/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X65Y33/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5)+((~A5)*A2*A4*A3*A6)+((~A5)*A2*A4*(~A3)*(~A6))+((~A5)*A2*(~A4))+((~A5)*(~A2)*A4*A3*A6)+((~A5)*(~A2)*A4*(~A3)*(~A6)) , 
NAME: SLICE_X65Y33/A6LUT, 
TYPE: LUT6, 

SLICE_X62Y39/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2)+((~A2)*A3*A6)+((~A2)*A3*(~A6)*A4*A1)+((~A2)*A3*(~A6)*(~A4)*(~A1))+((~A2)*(~A3)*(~A6)*A4*A1)+((~A2)*(~A3)*(~A6)*(~A4)*(~A1)) , 
NAME: SLICE_X62Y39/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X64Y28/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A4*A5*A3*A6)+((~A1)*A4*A5*(~A3)*(~A6))+((~A1)*A4*(~A5))+((~A1)*(~A4)*A5*A3*A6)+((~A1)*(~A4)*A5*(~A3)*(~A6)) , 
NAME: SLICE_X64Y28/A6LUT, 
TYPE: LUT6, 

SLICE_X58Y29/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4)+((~A4)*A2*A6)+((~A4)*A2*(~A6)*A3*A1)+((~A4)*A2*(~A6)*(~A3)*(~A1))+((~A4)*(~A2)*(~A6)*A3*A1)+((~A4)*(~A2)*(~A6)*(~A3)*(~A1)) , 
NAME: SLICE_X58Y29/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X59Y35/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6)+(A1*(~A6)*A2)+((~A1)) , 
NAME: SLICE_X59Y35/D6LUT, 
TYPE: LUT6, 

SLICE_X65Y33/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3)+(A4*(~A3)*A6)+((~A4)) , 
NAME: SLICE_X65Y33/C6LUT, 
TYPE: LUT6, 

SLICE_X58Y36/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A4)+(A1*(~A4)*A5)+((~A1)) , 
NAME: SLICE_X58Y36/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X58Y32/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1)+(A3*(~A1)*A2)+((~A3)) , 
NAME: SLICE_X58Y32/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y39/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1)+(A2*(~A1)*A3)+((~A2)) , 
NAME: SLICE_X62Y39/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X64Y28/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3)+(A4*(~A3)*A2)+((~A4)) , 
NAME: SLICE_X64Y28/C6LUT, 
TYPE: LUT6, 

SLICE_X58Y29/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6)+(A3*(~A6)*A4)+((~A3)) , 
NAME: SLICE_X58Y29/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X60Y35/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6*(~A5))+((~A2)*A3*A4*(~A5))+((~A2)*(~A3)*(~A4)*(~A5)) , 
NAME: SLICE_X60Y35/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X58Y31/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A4*(~A2))+((~A6)*A3*A1*(~A2))+((~A6)*(~A3)*(~A1)*(~A2)) , 
NAME: SLICE_X58Y31/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X59Y36/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A4*(~A3))+((~A5)*A2*A6*(~A3))+((~A5)*(~A2)*(~A6)*(~A3)) , 
NAME: SLICE_X59Y36/B6LUT, 
TYPE: LUT6, 

SLICE_X64Y32/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5)+((~A5)*A4*A1*A2*A3)+((~A5)*A4*A1*(~A2)*(~A3))+((~A5)*A4*(~A1))+((~A5)*(~A4)*A1*A2*A3)+((~A5)*(~A4)*A1*(~A2)*(~A3)) , 
NAME: SLICE_X64Y32/B6LUT, 
TYPE: LUT6, 

SLICE_X62Y39/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A4*(~A1))+((~A6)*A2*A5*(~A1))+((~A6)*(~A2)*(~A5)*(~A1)) , 
NAME: SLICE_X62Y39/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X66Y28/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2*A4*(~A1))+(A3*(~A2)*(~A4)*(~A1))+((~A3)*A5*(~A1)) , 
NAME: SLICE_X66Y28/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X58Y29/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1*(~A4))+((~A6)*A2*A5*(~A4))+((~A6)*(~A2)*(~A5)*(~A4)) , 
NAME: SLICE_X58Y29/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X60Y35/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1)+((~A1)*A4)+((~A1)*(~A4)*A2*A5)+((~A1)*(~A4)*(~A2))) , 
NAME: SLICE_X60Y35/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X65Y32/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3)+((~A3)*A5)+((~A3)*(~A5)*A4*A2)+((~A3)*(~A5)*(~A4)) , 
NAME: SLICE_X65Y32/C5LUT, 
TYPE: LUT5, 

SLICE_X58Y36/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1)+((~A1)*A5)+((~A1)*(~A5)*A2*A3)+((~A1)*(~A5)*(~A2)) , 
NAME: SLICE_X58Y36/B5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X58Y32/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2)+((~A2)*A5)+((~A2)*(~A5)*A1*A3)+((~A2)*(~A5)*(~A1)) , 
NAME: SLICE_X58Y32/B5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X62Y39/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3)+((~A3)*A1)+((~A3)*(~A1)*A2*A5)+((~A3)*(~A1)*(~A2)) , 
NAME: SLICE_X62Y39/C5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X65Y28/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5)+((~A5)*A3)+((~A5)*(~A3)*A2*A1)+((~A5)*(~A3)*(~A2)) , 
NAME: SLICE_X65Y28/C5LUT, 
TYPE: LUT5, 

SLICE_X58Y29/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4)+((~A4)*A5)+((~A4)*(~A5)*A3*A2)+((~A4)*(~A5)*(~A3)) , 
NAME: SLICE_X58Y29/C5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X60Y35/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6*(~A1))+((~A3)*A2*A5*(~A1))+((~A3)*(~A2)*(~A5)*(~A1)) , 
NAME: SLICE_X60Y35/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X58Y31/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3)+((~A3)*A4*A6)+((~A3)*A4*(~A6)*A2*A1)+((~A3)*A4*(~A6)*(~A2)*(~A1))+((~A3)*(~A4)*(~A6)*A2*A1)+((~A3)*(~A4)*(~A6)*(~A2)*(~A1)) , 
NAME: SLICE_X58Y31/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X59Y36/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A4*(~A3))+((~A6)*A2*A1*(~A3))+((~A6)*(~A2)*(~A1)*(~A3)) , 
NAME: SLICE_X59Y36/C6LUT, 
TYPE: LUT6, 

SLICE_X64Y32/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4)+((~A4)*A1*A5*A2*A6)+((~A4)*A1*A5*(~A2)*(~A6))+((~A4)*A1*(~A5))+((~A4)*(~A1)*A5*A2*A6)+((~A4)*(~A1)*A5*(~A2)*(~A6)) , 
NAME: SLICE_X64Y32/C6LUT, 
TYPE: LUT6, 

SLICE_X62Y40/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3*(~A1))+((~A6)*A2*A4*(~A1))+((~A6)*(~A2)*(~A4)*(~A1)) , 
NAME: SLICE_X62Y40/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X66Y28/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6)+((~A6)*A3*A1*A2*A5)+((~A6)*A3*A1*(~A2)*(~A5))+((~A6)*A3*(~A1))+((~A6)*(~A3)*A1*A2*A5)+((~A6)*(~A3)*A1*(~A2)*(~A5)) , 
NAME: SLICE_X66Y28/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X59Y29/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4)+((~A4)*A2*A6)+((~A4)*A2*(~A6)*A3*A1)+((~A4)*A2*(~A6)*(~A3)*(~A1))+((~A4)*(~A2)*(~A6)*A3*A1)+((~A4)*(~A2)*(~A6)*(~A3)*(~A1)) , 
NAME: SLICE_X59Y29/A6LUT, 
TYPE: LUT6, 

SLICE_X60Y35/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5)+((~A5)*A2*A4)+((~A5)*A2*(~A4)*A1)+((~A5)*A2*(~A4)*(~A1)*A3)+((~A5)*(~A2)) , 
NAME: SLICE_X60Y35/B5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X65Y32/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2)+((~A2)*A4*A5)+((~A2)*A4*(~A5)*A3)+((~A2)*A4*(~A5)*(~A3)*A1)+((~A2)*(~A4))) , 
NAME: SLICE_X65Y32/C6LUT, 
TYPE: LUT6, 

SLICE_X58Y36/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3)+((~A3)*A2*A5)+((~A3)*A2*(~A5)*A1)+((~A3)*A2*(~A5)*(~A1)*A4)+((~A3)*(~A2))) , 
NAME: SLICE_X58Y36/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X58Y32/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3)+((~A3)*A1*A5)+((~A3)*A1*(~A5)*A2)+((~A3)*A1*(~A5)*(~A2)*A4)+((~A3)*(~A1))) , 
NAME: SLICE_X58Y32/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y39/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5)+((~A5)*A2*A1)+((~A5)*A2*(~A1)*A3)+((~A5)*A2*(~A1)*(~A3)*A4)+((~A5)*(~A2))) , 
NAME: SLICE_X62Y39/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X65Y28/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1)+((~A1)*A2*A3)+((~A1)*A2*(~A3)*A5)+((~A1)*A2*(~A3)*(~A5)*A4)+((~A1)*(~A2))) , 
NAME: SLICE_X65Y28/C6LUT, 
TYPE: LUT6, 

SLICE_X58Y29/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2)+((~A2)*A3*A5)+((~A2)*A3*(~A5)*A4)+((~A2)*A3*(~A5)*(~A4)*A1)+((~A2)*(~A3))) , 
NAME: SLICE_X58Y29/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X64Y39/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2*(~A5))+((~A4)*A3*A6*(~A5))+((~A4)*(~A3)*(~A6)*(~A5)) , 
NAME: SLICE_X64Y39/A6LUT, 
TYPE: LUT6, 

SLICE_X59Y32/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6*(~A2))+((~A4)*A3*A1*(~A2))+((~A4)*(~A3)*(~A1)*(~A2)) , 
NAME: SLICE_X59Y32/A6LUT, 
TYPE: LUT6, 

SLICE_X58Y35/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2*(~A4))+((~A6)*A3*A1*(~A4))+((~A6)*(~A3)*(~A1)*(~A4)) , 
NAME: SLICE_X58Y35/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X64Y32/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A3*A4*(~A1))+(A5*(~A3)*(~A4)*(~A1))+((~A5)*A2*(~A1)) , 
NAME: SLICE_X64Y32/D6LUT, 
TYPE: LUT6, 

SLICE_X64Y38/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2*(~A4))+((~A5)*A3*A1*(~A4))+((~A5)*(~A3)*(~A1)*(~A4)) , 
NAME: SLICE_X64Y38/A6LUT, 
TYPE: LUT6, 

SLICE_X64Y29/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3*A1*(~A5))+(A2*(~A3)*(~A1)*(~A5))+((~A2)*A4*(~A5)) , 
NAME: SLICE_X64Y29/A6LUT, 
TYPE: LUT6, 

SLICE_X62Y29/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3*(~A4))+((~A6)*A2*A5*(~A4))+((~A6)*(~A2)*(~A5)*(~A4)) , 
NAME: SLICE_X62Y29/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y38/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A5*(~A4))+((~A6)*A3*A1*(~A4))+((~A6)*A3*(~A1)*A2*(~A4))+((~A6)*(~A3)*(~A1)*(~A2)*(~A4)) , 
NAME: SLICE_X62Y38/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X59Y32/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6*(~A5))+((~A4)*A2*A1*(~A5))+((~A4)*A2*(~A1)*A3*(~A5))+((~A4)*(~A2)*(~A1)*(~A3)*(~A5)) , 
NAME: SLICE_X59Y32/B6LUT, 
TYPE: LUT6, 

SLICE_X58Y35/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A5*(~A4))+((~A6)*A2*A1*(~A4))+((~A6)*A2*(~A1)*A3*(~A4))+((~A6)*(~A2)*(~A1)*(~A3)*(~A4)) , 
NAME: SLICE_X58Y35/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y32/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1*A5*(~A2))+(A6*A1*(~A5)*A4*(~A2))+(A6*(~A1)*(~A5)*(~A4)*(~A2))+((~A6)*A3*(~A2)) , 
NAME: SLICE_X62Y32/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X64Y38/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3*(~A4))+((~A2)*A5*A1*(~A4))+((~A2)*A5*(~A1)*A6*(~A4))+((~A2)*(~A5)*(~A1)*(~A6)*(~A4)) , 
NAME: SLICE_X64Y38/B6LUT, 
TYPE: LUT6, 

SLICE_X64Y29/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A5*A1*(~A6))+(A2*A5*(~A1)*A3*(~A6))+(A2*(~A5)*(~A1)*(~A3)*(~A6))+((~A2)*A4*(~A6)) , 
NAME: SLICE_X64Y29/B6LUT, 
TYPE: LUT6, 

SLICE_X62Y28/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A5*(~A4))+((~A3)*A2*A6*(~A4))+((~A3)*A2*(~A6)*A1*(~A4))+((~A3)*(~A2)*(~A6)*(~A1)*(~A4)) , 
NAME: SLICE_X62Y28/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X60Y35/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2)+((~A2)*A3)+((~A2)*(~A3)*A6)+((~A2)*(~A3)*(~A6)*A4*A1)+((~A2)*(~A3)*(~A6)*A4*(~A1)*A5)+((~A2)*(~A3)*(~A6)*(~A4)) , 
NAME: SLICE_X60Y35/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X65Y32/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A3)+((~A1)*(~A3)*A6)+((~A1)*(~A3)*(~A6)*A2*A5)+((~A1)*(~A3)*(~A6)*A2*(~A5)*A4)+((~A1)*(~A3)*(~A6)*(~A2)) , 
NAME: SLICE_X65Y32/D6LUT, 
TYPE: LUT6, 

SLICE_X58Y36/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2)+((~A2)*A5)+((~A2)*(~A5)*A1)+((~A2)*(~A5)*(~A1)*A3*A6)+((~A2)*(~A5)*(~A1)*A3*(~A6)*A4)+((~A2)*(~A5)*(~A1)*(~A3)) , 
NAME: SLICE_X58Y36/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X58Y32/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A3)+((~A1)*(~A3)*A4)+((~A1)*(~A3)*(~A4)*A5*A2)+((~A1)*(~A3)*(~A4)*A5*(~A2)*A6)+((~A1)*(~A3)*(~A4)*(~A5)) , 
NAME: SLICE_X58Y32/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y40/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6)+((~A6)*A1)+((~A6)*(~A1)*A3)+((~A6)*(~A1)*(~A3)*A4*A5)+((~A6)*(~A1)*(~A3)*A4*(~A5)*A2)+((~A6)*(~A1)*(~A3)*(~A4)) , 
NAME: SLICE_X62Y40/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X65Y28/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2)+((~A2)*A4)+((~A2)*(~A4)*A3)+((~A2)*(~A4)*(~A3)*A5*A1)+((~A2)*(~A4)*(~A3)*A5*(~A1)*A6)+((~A2)*(~A4)*(~A3)*(~A5)) , 
NAME: SLICE_X65Y28/D6LUT, 
TYPE: LUT6, 

SLICE_X59Y29/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3)+((~A3)*A2)+((~A3)*(~A2)*A1)+((~A3)*(~A2)*(~A1)*A4*A5)+((~A3)*(~A2)*(~A1)*A4*(~A5)*A6)+((~A3)*(~A2)*(~A1)*(~A4)) , 
NAME: SLICE_X59Y29/D6LUT, 
TYPE: LUT6, 

SLICE_X62Y38/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A5*(~A4))+((~A6)*A2*A3*(~A4))+((~A6)*(~A2)*(~A3)*(~A4)) , 
NAME: SLICE_X62Y38/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X59Y32/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3*(~A1))+((~A6)*A2*A5*(~A1))+((~A6)*(~A2)*(~A5)*(~A1)) , 
NAME: SLICE_X59Y32/C6LUT, 
TYPE: LUT6, 

SLICE_X58Y35/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3*(~A1))+((~A4)*A2*A6*(~A1))+((~A4)*(~A2)*(~A6)*(~A1)) , 
NAME: SLICE_X58Y35/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y32/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2*A1*(~A6))+(A5*(~A2)*(~A1)*(~A6))+((~A5)*A3*(~A6)) , 
NAME: SLICE_X62Y32/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X64Y38/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A4*(~A3))+((~A1)*A2*A6*(~A3))+((~A1)*(~A2)*(~A6)*(~A3)) , 
NAME: SLICE_X64Y38/C6LUT, 
TYPE: LUT6, 

SLICE_X64Y29/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2*A6*(~A5))+(A4*(~A2)*(~A6)*(~A5))+((~A4)*A3*(~A5)) , 
NAME: SLICE_X64Y29/C6LUT, 
TYPE: LUT6, 

SLICE_X62Y28/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1*(~A2))+((~A4)*A3*A6*(~A2))+((~A4)*(~A3)*(~A6)*(~A2)) , 
NAME: SLICE_X62Y28/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X61Y34/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A5)*A4)+((~A5)*(~A4)*A1) , 
NAME: SLICE_X61Y34/C6LUT, 
TYPE: LUT6, 

SLICE_X62Y32/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4)+((~A4)*A5)+((~A4)*(~A5)*A3) , 
NAME: SLICE_X62Y32/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X58Y35/D5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3)+((~A3)*A5)+((~A3)*(~A5)*A4) , 
NAME: SLICE_X58Y35/D5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X59Y32/D5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4)+((~A4)*A5)+((~A4)*(~A5)*A1) , 
NAME: SLICE_X59Y32/D5LUT, 
TYPE: LUT5, 

SLICE_X64Y38/D5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3)+((~A3)*A5)+((~A3)*(~A5)*A1) , 
NAME: SLICE_X64Y38/D5LUT, 
TYPE: LUT5, 

SLICE_X64Y29/D5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3)+((~A3)*A5)+((~A3)*(~A5)*A1) , 
NAME: SLICE_X64Y29/D5LUT, 
TYPE: LUT5, 

SLICE_X62Y28/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6)+((~A6)*A2)+((~A6)*(~A2)*A3) , 
NAME: SLICE_X62Y28/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X63Y38/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3)+((~A3)*A5)+((~A3)*(~A5)*A1) , 
NAME: SLICE_X63Y38/C5LUT, 
TYPE: LUT5, 

SLICE_X70Y32/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A6*A3)+(A1*(~A2)*(~A5)*(~A6)*A4)+(A1*(~A2)*(~A5)*(~A6)*(~A4)*A3)+((~A1)*A2*A3)+((~A1)*(~A2)*A5*A3)+((~A1)*(~A2)*(~A5)*A6*A3)+((~A1)*(~A2)*(~A5)*(~A6)*(~A4)*A3) , 
NAME: SLICE_X70Y32/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X70Y32/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6)+(A1*(~A6)*A3)+((~A1)*A6*(~A3)) , 
NAME: SLICE_X70Y32/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X70Y32/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A5)+(A3*(~A5)*A4)+((~A3)*(~A5)*A4) , 
NAME: SLICE_X70Y32/B5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X70Y33/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1*A2)+(A3*A1*(~A2)*A4*(~A5)*(~A6))+(A3*A1*(~A2)*(~A4)*A5)+(A3*A1*(~A2)*(~A4)*(~A5)*(~A6))+(A3*(~A1)*A2)+(A3*(~A1)*(~A2)*A5)+(A3*(~A1)*(~A2)*(~A5)*(~A6))+((~A3)*A1*A2)+((~A3)*A1*(~A2)*A4*(~A5))+((~A3)*A1*(~A2)*(~A4))+((~A3)*(~A1)) , 
NAME: SLICE_X70Y33/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X70Y33/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A3)+(A4*(~A3)*A5)+((~A4)*(~A3)*A5)) , 
NAME: SLICE_X70Y33/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X71Y32/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A3)+(A2*(~A3)*A1)+((~A2)*(~A3)*A1) , 
NAME: SLICE_X71Y32/A5LUT, 
TYPE: LUT5, 

SLICE_X68Y37/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4*A1*A3)+(A2*A4*A1*(~A3)*A6)+(A2*A4*(~A1)*A5*A3)+(A2*A4*(~A1)*A5*(~A3)*A6)+(A2*A4*(~A1)*(~A5)*A3*(~A6))+(A2*(~A4)*A5*A3)+(A2*(~A4)*A5*(~A3)*A6)+(A2*(~A4)*(~A5)*A3*(~A6))+((~A2)*A4*A1*A3*(~A6))+((~A2)*A4*(~A1)*A5*A3)+((~A2)*A4*(~A1)*A5*(~A3)*A6)+((~A2)*A4*(~A1)*(~A5)*A3*(~A6))+((~A2)*(~A4)*A5*A3)+((~A2)*(~A4)*A5*(~A3)*A6)+((~A2)*(~A4)*(~A5)*A3*(~A6)) , 
NAME: SLICE_X68Y37/B6LUT, 
TYPE: LUT6, 

SLICE_X61Y35/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4)+(A1*A2*A3*(~A4)*A6)+(A1*A2*(~A3)*A5*A4)+(A1*A2*(~A3)*A5*(~A4)*A6)+(A1*A2*(~A3)*(~A5)*A4*(~A6))+(A1*(~A2)*A5*A4)+(A1*(~A2)*A5*(~A4)*A6)+(A1*(~A2)*(~A5)*A4*(~A6))+((~A1)*A2*A3*A4*(~A6))+((~A1)*A2*(~A3)*A5*A4)+((~A1)*A2*(~A3)*A5*(~A4)*A6)+((~A1)*A2*(~A3)*(~A5)*A4*(~A6))+((~A1)*(~A2)*A5*A4)+((~A1)*(~A2)*A5*(~A4)*A6)+((~A1)*(~A2)*(~A5)*A4*(~A6)) , 
NAME: SLICE_X61Y35/A6LUT, 
TYPE: LUT6, 

SLICE_X64Y35/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2*A1*A3)+(A5*A2*A1*(~A3)*A6)+(A5*A2*(~A1)*A4*A3)+(A5*A2*(~A1)*A4*(~A3)*A6)+(A5*A2*(~A1)*(~A4)*A3*(~A6))+(A5*(~A2)*A4*A3)+(A5*(~A2)*A4*(~A3)*A6)+(A5*(~A2)*(~A4)*A3*(~A6))+((~A5)*A2*A1*A3*(~A6))+((~A5)*A2*(~A1)*A4*A3)+((~A5)*A2*(~A1)*A4*(~A3)*A6)+((~A5)*A2*(~A1)*(~A4)*A3*(~A6))+((~A5)*(~A2)*A4*A3)+((~A5)*(~A2)*A4*(~A3)*A6)+((~A5)*(~A2)*(~A4)*A3*(~A6)) , 
NAME: SLICE_X64Y35/A6LUT, 
TYPE: LUT6, 

SLICE_X60Y37/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6*A3*A5)+(A2*A6*A3*(~A5)*A1)+(A2*A6*(~A3)*A4*A5)+(A2*A6*(~A3)*A4*(~A5)*A1)+(A2*A6*(~A3)*(~A4)*A5*(~A1))+(A2*(~A6)*A4*A5)+(A2*(~A6)*A4*(~A5)*A1)+(A2*(~A6)*(~A4)*A5*(~A1))+((~A2)*A6*A3*A5*(~A1))+((~A2)*A6*(~A3)*A4*A5)+((~A2)*A6*(~A3)*A4*(~A5)*A1)+((~A2)*A6*(~A3)*(~A4)*A5*(~A1))+((~A2)*(~A6)*A4*A5)+((~A2)*(~A6)*A4*(~A5)*A1)+((~A2)*(~A6)*(~A4)*A5*(~A1)) , 
NAME: SLICE_X60Y37/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X68Y37/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5*A3)+(A1*A2*A5*(~A3)*A4)+(A1*A2*(~A5)*A6*A3)+(A1*A2*(~A5)*A6*(~A3)*A4)+(A1*A2*(~A5)*(~A6)*A3*(~A4))+(A1*(~A2)*A6*A3)+(A1*(~A2)*A6*(~A3)*A4)+(A1*(~A2)*(~A6)*A3*(~A4))+((~A1)*A2*A5*A3*(~A4))+((~A1)*A2*(~A5)*A6*A3)+((~A1)*A2*(~A5)*A6*(~A3)*A4)+((~A1)*A2*(~A5)*(~A6)*A3*(~A4))+((~A1)*(~A2)*A6*A3)+((~A1)*(~A2)*A6*(~A3)*A4)+((~A1)*(~A2)*(~A6)*A3*(~A4)) , 
NAME: SLICE_X68Y37/C6LUT, 
TYPE: LUT6, 

SLICE_X68Y37/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1*A5*A2)+(A3*A1*A5*(~A2)*A6)+(A3*A1*(~A5)*A4*A2)+(A3*A1*(~A5)*A4*(~A2)*A6)+(A3*A1*(~A5)*(~A4)*A2*(~A6))+(A3*(~A1)*A4*A2)+(A3*(~A1)*A4*(~A2)*A6)+(A3*(~A1)*(~A4)*A2*(~A6))+((~A3)*A1*A5*A2*(~A6))+((~A3)*A1*(~A5)*A4*A2)+((~A3)*A1*(~A5)*A4*(~A2)*A6)+((~A3)*A1*(~A5)*(~A4)*A2*(~A6))+((~A3)*(~A1)*A4*A2)+((~A3)*(~A1)*A4*(~A2)*A6)+((~A3)*(~A1)*(~A4)*A2*(~A6)) , 
NAME: SLICE_X68Y37/D6LUT, 
TYPE: LUT6, 

SLICE_X70Y38/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A3*A4*A1)+(A5*A3*A4*(~A1)*A6)+(A5*A3*(~A4)*A2*A1)+(A5*A3*(~A4)*A2*(~A1)*A6)+(A5*A3*(~A4)*(~A2)*A1*(~A6))+(A5*(~A3)*A2*A1)+(A5*(~A3)*A2*(~A1)*A6)+(A5*(~A3)*(~A2)*A1*(~A6))+((~A5)*A3*A4*A1*(~A6))+((~A5)*A3*(~A4)*A2*A1)+((~A5)*A3*(~A4)*A2*(~A1)*A6)+((~A5)*A3*(~A4)*(~A2)*A1*(~A6))+((~A5)*(~A3)*A2*A1)+((~A5)*(~A3)*A2*(~A1)*A6)+((~A5)*(~A3)*(~A2)*A1*(~A6)) , 
NAME: SLICE_X70Y38/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X64Y35/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3*A1*A2)+(A4*A3*A1*(~A2)*A6)+(A4*A3*(~A1)*A5*A2)+(A4*A3*(~A1)*A5*(~A2)*A6)+(A4*A3*(~A1)*(~A5)*A2*(~A6))+(A4*(~A3)*A5*A2)+(A4*(~A3)*A5*(~A2)*A6)+(A4*(~A3)*(~A5)*A2*(~A6))+((~A4)*A3*A1*A2*(~A6))+((~A4)*A3*(~A1)*A5*A2)+((~A4)*A3*(~A1)*A5*(~A2)*A6)+((~A4)*A3*(~A1)*(~A5)*A2*(~A6))+((~A4)*(~A3)*A5*A2)+((~A4)*(~A3)*A5*(~A2)*A6)+((~A4)*(~A3)*(~A5)*A2*(~A6)) , 
NAME: SLICE_X64Y35/B6LUT, 
TYPE: LUT6, 

SLICE_X70Y32/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A5)*(~A4)*(~A6)*A3*A2*A1)+((~A5)*(~A4)*(~A6)*A3*(~A2))+((~A5)*(~A4)*(~A6)*(~A3)*A2*A1) , 
NAME: SLICE_X70Y32/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X71Y32/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A2)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3))+((~A1)*A2*A4)+((~A1)*A2*(~A4)*A3)+((~A1)*(~A2)*A4*A3*A5)+((~A1)*(~A2)*A4*(~A3))+((~A1)*(~A2)*(~A4)*A3*A5)) , 
NAME: SLICE_X71Y32/A6LUT, 
TYPE: LUT6, 

SLICE_X71Y30/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5*A1*A3)+(A4*A5*A1*(~A3)*A6)+(A4*A5*(~A1)*A2*A3)+(A4*A5*(~A1)*A2*(~A3)*A6)+(A4*A5*(~A1)*(~A2)*A3*(~A6))+(A4*(~A5)*A2*A3)+(A4*(~A5)*A2*(~A3)*A6)+(A4*(~A5)*(~A2)*A3*(~A6))+((~A4)*A5*A1*A3*(~A6))+((~A4)*A5*(~A1)*A2*A3)+((~A4)*A5*(~A1)*A2*(~A3)*A6)+((~A4)*A5*(~A1)*(~A2)*A3*(~A6))+((~A4)*(~A5)*A2*A3)+((~A4)*(~A5)*A2*(~A3)*A6)+((~A4)*(~A5)*(~A2)*A3*(~A6)) , 
NAME: SLICE_X71Y30/A6LUT, 
TYPE: LUT6, 

SLICE_X70Y29/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A3*A5*A2)+(A1*A3*A5*(~A2)*A6)+(A1*A3*(~A5)*A4*A2)+(A1*A3*(~A5)*A4*(~A2)*A6)+(A1*A3*(~A5)*(~A4)*A2*(~A6))+(A1*(~A3)*A4*A2)+(A1*(~A3)*A4*(~A2)*A6)+(A1*(~A3)*(~A4)*A2*(~A6))+((~A1)*A3*A5*A2*(~A6))+((~A1)*A3*(~A5)*A4*A2)+((~A1)*A3*(~A5)*A4*(~A2)*A6)+((~A1)*A3*(~A5)*(~A4)*A2*(~A6))+((~A1)*(~A3)*A4*A2)+((~A1)*(~A3)*A4*(~A2)*A6)+((~A1)*(~A3)*(~A4)*A2*(~A6)) , 
NAME: SLICE_X70Y29/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X69Y28/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1*A4*A6)+(A3*A1*A4*(~A6)*A5)+(A3*A1*(~A4)*A2*A6)+(A3*A1*(~A4)*A2*(~A6)*A5)+(A3*A1*(~A4)*(~A2)*A6*(~A5))+(A3*(~A1)*A2*A6)+(A3*(~A1)*A2*(~A6)*A5)+(A3*(~A1)*(~A2)*A6*(~A5))+((~A3)*A1*A4*A6*(~A5))+((~A3)*A1*(~A4)*A2*A6)+((~A3)*A1*(~A4)*A2*(~A6)*A5)+((~A3)*A1*(~A4)*(~A2)*A6*(~A5))+((~A3)*(~A1)*A2*A6)+((~A3)*(~A1)*A2*(~A6)*A5)+((~A3)*(~A1)*(~A2)*A6*(~A5)) , 
NAME: SLICE_X69Y28/D6LUT, 
TYPE: LUT6, 

SLICE_X71Y30/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A3*A1*A4)+(A5*A3*A1*(~A4)*A6)+(A5*A3*(~A1)*A2*A4)+(A5*A3*(~A1)*A2*(~A4)*A6)+(A5*A3*(~A1)*(~A2)*A4*(~A6))+(A5*(~A3)*A2*A4)+(A5*(~A3)*A2*(~A4)*A6)+(A5*(~A3)*(~A2)*A4*(~A6))+((~A5)*A3*A1*A4*(~A6))+((~A5)*A3*(~A1)*A2*A4)+((~A5)*A3*(~A1)*A2*(~A4)*A6)+((~A5)*A3*(~A1)*(~A2)*A4*(~A6))+((~A5)*(~A3)*A2*A4)+((~A5)*(~A3)*A2*(~A4)*A6)+((~A5)*(~A3)*(~A2)*A4*(~A6)) , 
NAME: SLICE_X71Y30/B6LUT, 
TYPE: LUT6, 

SLICE_X68Y28/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1*A4*A2)+(A6*A1*A4*(~A2)*A5)+(A6*A1*(~A4)*A3*A2)+(A6*A1*(~A4)*A3*(~A2)*A5)+(A6*A1*(~A4)*(~A3)*A2*(~A5))+(A6*(~A1)*A3*A2)+(A6*(~A1)*A3*(~A2)*A5)+(A6*(~A1)*(~A3)*A2*(~A5))+((~A6)*A1*A4*A2*(~A5))+((~A6)*A1*(~A4)*A3*A2)+((~A6)*A1*(~A4)*A3*(~A2)*A5)+((~A6)*A1*(~A4)*(~A3)*A2*(~A5))+((~A6)*(~A1)*A3*A2)+((~A6)*(~A1)*A3*(~A2)*A5)+((~A6)*(~A1)*(~A3)*A2*(~A5)) , 
NAME: SLICE_X68Y28/D6LUT, 
TYPE: LUT6, 

SLICE_X65Y29/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6*A3*A5)+(A2*A6*A3*(~A5)*A4)+(A2*A6*(~A3)*A1*A5)+(A2*A6*(~A3)*A1*(~A5)*A4)+(A2*A6*(~A3)*(~A1)*A5*(~A4))+(A2*(~A6)*A1*A5)+(A2*(~A6)*A1*(~A5)*A4)+(A2*(~A6)*(~A1)*A5*(~A4))+((~A2)*A6*A3*A5*(~A4))+((~A2)*A6*(~A3)*A1*A5)+((~A2)*A6*(~A3)*A1*(~A5)*A4)+((~A2)*A6*(~A3)*(~A1)*A5*(~A4))+((~A2)*(~A6)*A1*A5)+((~A2)*(~A6)*A1*(~A5)*A4)+((~A2)*(~A6)*(~A1)*A5*(~A4)) , 
NAME: SLICE_X65Y29/C6LUT, 
TYPE: LUT6, 

SLICE_X65Y29/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A4*A3*A6)+(A1*A4*A3*(~A6)*A5)+(A1*A4*(~A3)*A2*A6)+(A1*A4*(~A3)*A2*(~A6)*A5)+(A1*A4*(~A3)*(~A2)*A6*(~A5))+(A1*(~A4)*A2*A6)+(A1*(~A4)*A2*(~A6)*A5)+(A1*(~A4)*(~A2)*A6*(~A5))+((~A1)*A4*A3*A6*(~A5))+((~A1)*A4*(~A3)*A2*A6)+((~A1)*A4*(~A3)*A2*(~A6)*A5)+((~A1)*A4*(~A3)*(~A2)*A6*(~A5))+((~A1)*(~A4)*A2*A6)+((~A1)*(~A4)*A2*(~A6)*A5)+((~A1)*(~A4)*(~A2)*A6*(~A5)) , 
NAME: SLICE_X65Y29/D6LUT, 
TYPE: LUT6, 

SLICE_X65Y30/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A5*A4*A2)+(A3*A5*A4*(~A2)*A6)+(A3*A5*(~A4)*A1*A2)+(A3*A5*(~A4)*A1*(~A2)*A6)+(A3*A5*(~A4)*(~A1)*A2*(~A6))+(A3*(~A5)*A1*A2)+(A3*(~A5)*A1*(~A2)*A6)+(A3*(~A5)*(~A1)*A2*(~A6))+((~A3)*A5*A4*A2*(~A6))+((~A3)*A5*(~A4)*A1*A2)+((~A3)*A5*(~A4)*A1*(~A2)*A6)+((~A3)*A5*(~A4)*(~A1)*A2*(~A6))+((~A3)*(~A5)*A1*A2)+((~A3)*(~A5)*A1*(~A2)*A6)+((~A3)*(~A5)*(~A1)*A2*(~A6)) , 
NAME: SLICE_X65Y30/C6LUT, 
TYPE: LUT6, 

SLICE_X62Y36/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1*A3*A5)+(A4*A1*A3*(~A5)*A6)+(A4*A1*(~A3)*A2*A5)+(A4*A1*(~A3)*A2*(~A5)*A6)+(A4*A1*(~A3)*(~A2)*A5*(~A6))+(A4*(~A1)*A2*A5)+(A4*(~A1)*A2*(~A5)*A6)+(A4*(~A1)*(~A2)*A5*(~A6))+((~A4)*A1*A3*A5*(~A6))+((~A4)*A1*(~A3)*A2*A5)+((~A4)*A1*(~A3)*A2*(~A5)*A6)+((~A4)*A1*(~A3)*(~A2)*A5*(~A6))+((~A4)*(~A1)*A2*A5)+((~A4)*(~A1)*A2*(~A5)*A6)+((~A4)*(~A1)*(~A2)*A5*(~A6)) , 
NAME: SLICE_X62Y36/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X64Y35/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1*A2*A4)+(A3*A1*A2*(~A4)*A6)+(A3*A1*(~A2)*A5*A4)+(A3*A1*(~A2)*A5*(~A4)*A6)+(A3*A1*(~A2)*(~A5)*A4*(~A6))+(A3*(~A1)*A5*A4)+(A3*(~A1)*A5*(~A4)*A6)+(A3*(~A1)*(~A5)*A4*(~A6))+((~A3)*A1*A2*A4*(~A6))+((~A3)*A1*(~A2)*A5*A4)+((~A3)*A1*(~A2)*A5*(~A4)*A6)+((~A3)*A1*(~A2)*(~A5)*A4*(~A6))+((~A3)*(~A1)*A5*A4)+((~A3)*(~A1)*A5*(~A4)*A6)+((~A3)*(~A1)*(~A5)*A4*(~A6)) , 
NAME: SLICE_X64Y35/C6LUT, 
TYPE: LUT6, 

SLICE_X60Y37/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A4*A5*A6)+(A1*A4*A5*(~A6)*A3)+(A1*A4*(~A5)*A2*A6)+(A1*A4*(~A5)*A2*(~A6)*A3)+(A1*A4*(~A5)*(~A2)*A6*(~A3))+(A1*(~A4)*A2*A6)+(A1*(~A4)*A2*(~A6)*A3)+(A1*(~A4)*(~A2)*A6*(~A3))+((~A1)*A4*A5*A6*(~A3))+((~A1)*A4*(~A5)*A2*A6)+((~A1)*A4*(~A5)*A2*(~A6)*A3)+((~A1)*A4*(~A5)*(~A2)*A6*(~A3))+((~A1)*(~A4)*A2*A6)+((~A1)*(~A4)*A2*(~A6)*A3)+((~A1)*(~A4)*(~A2)*A6*(~A3)) , 
NAME: SLICE_X60Y37/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y36/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1*A5*A3)+(A2*A1*A5*(~A3)*A4)+(A2*A1*(~A5)*A6*A3)+(A2*A1*(~A5)*A6*(~A3)*A4)+(A2*A1*(~A5)*(~A6)*A3*(~A4))+(A2*(~A1)*A6*A3)+(A2*(~A1)*A6*(~A3)*A4)+(A2*(~A1)*(~A6)*A3*(~A4))+((~A2)*A1*A5*A3*(~A4))+((~A2)*A1*(~A5)*A6*A3)+((~A2)*A1*(~A5)*A6*(~A3)*A4)+((~A2)*A1*(~A5)*(~A6)*A3*(~A4))+((~A2)*(~A1)*A6*A3)+((~A2)*(~A1)*A6*(~A3)*A4)+((~A2)*(~A1)*(~A6)*A3*(~A4)) , 
NAME: SLICE_X62Y36/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X60Y37/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A4*A2*A5)+(A6*A4*A2*(~A5)*A3)+(A6*A4*(~A2)*A1*A5)+(A6*A4*(~A2)*A1*(~A5)*A3)+(A6*A4*(~A2)*(~A1)*A5*(~A3))+(A6*(~A4)*A1*A5)+(A6*(~A4)*A1*(~A5)*A3)+(A6*(~A4)*(~A1)*A5*(~A3))+((~A6)*A4*A2*A5*(~A3))+((~A6)*A4*(~A2)*A1*A5)+((~A6)*A4*(~A2)*A1*(~A5)*A3)+((~A6)*A4*(~A2)*(~A1)*A5*(~A3))+((~A6)*(~A4)*A1*A5)+((~A6)*(~A4)*A1*(~A5)*A3)+((~A6)*(~A4)*(~A1)*A5*(~A3)) , 
NAME: SLICE_X60Y37/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X61Y35/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2*A3*A5)+(A4*A2*A3*(~A5)*A6)+(A4*A2*(~A3)*A1*A5)+(A4*A2*(~A3)*A1*(~A5)*A6)+(A4*A2*(~A3)*(~A1)*A5*(~A6))+(A4*(~A2)*A1*A5)+(A4*(~A2)*A1*(~A5)*A6)+(A4*(~A2)*(~A1)*A5*(~A6))+((~A4)*A2*A3*A5*(~A6))+((~A4)*A2*(~A3)*A1*A5)+((~A4)*A2*(~A3)*A1*(~A5)*A6)+((~A4)*A2*(~A3)*(~A1)*A5*(~A6))+((~A4)*(~A2)*A1*A5)+((~A4)*(~A2)*A1*(~A5)*A6)+((~A4)*(~A2)*(~A1)*A5*(~A6)) , 
NAME: SLICE_X61Y35/B6LUT, 
TYPE: LUT6, 

SLICE_X60Y34/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1*A3*A6)+(A4*A1*A3*(~A6)*A5)+(A4*A1*(~A3)*A2*A6)+(A4*A1*(~A3)*A2*(~A6)*A5)+(A4*A1*(~A3)*(~A2)*A6*(~A5))+(A4*(~A1)*A2*A6)+(A4*(~A1)*A2*(~A6)*A5)+(A4*(~A1)*(~A2)*A6*(~A5))+((~A4)*A1*A3*A6*(~A5))+((~A4)*A1*(~A3)*A2*A6)+((~A4)*A1*(~A3)*A2*(~A6)*A5)+((~A4)*A1*(~A3)*(~A2)*A6*(~A5))+((~A4)*(~A1)*A2*A6)+((~A4)*(~A1)*A2*(~A6)*A5)+((~A4)*(~A1)*(~A2)*A6*(~A5)) , 
NAME: SLICE_X60Y34/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y34/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4)+(A1*A2*A3*(~A4)*A6)+(A1*A2*(~A3)*A5*A4)+(A1*A2*(~A3)*A5*(~A4)*A6)+(A1*A2*(~A3)*(~A5)*A4*(~A6))+(A1*(~A2)*A5*A4)+(A1*(~A2)*A5*(~A4)*A6)+(A1*(~A2)*(~A5)*A4*(~A6))+((~A1)*A2*A3*A4*(~A6))+((~A1)*A2*(~A3)*A5*A4)+((~A1)*A2*(~A3)*A5*(~A4)*A6)+((~A1)*A2*(~A3)*(~A5)*A4*(~A6))+((~A1)*(~A2)*A5*A4)+((~A1)*(~A2)*A5*(~A4)*A6)+((~A1)*(~A2)*(~A5)*A4*(~A6)) , 
NAME: SLICE_X62Y34/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X60Y33/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1*A5*A3)+(A2*A1*A5*(~A3)*A6)+(A2*A1*(~A5)*A4*A3)+(A2*A1*(~A5)*A4*(~A3)*A6)+(A2*A1*(~A5)*(~A4)*A3*(~A6))+(A2*(~A1)*A4*A3)+(A2*(~A1)*A4*(~A3)*A6)+(A2*(~A1)*(~A4)*A3*(~A6))+((~A2)*A1*A5*A3*(~A6))+((~A2)*A1*(~A5)*A4*A3)+((~A2)*A1*(~A5)*A4*(~A3)*A6)+((~A2)*A1*(~A5)*(~A4)*A3*(~A6))+((~A2)*(~A1)*A4*A3)+((~A2)*(~A1)*A4*(~A3)*A6)+((~A2)*(~A1)*(~A4)*A3*(~A6)) , 
NAME: SLICE_X60Y33/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X60Y31/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2*A3*A5)+(A4*A2*A3*(~A5)*A6)+(A4*A2*(~A3)*A1*A5)+(A4*A2*(~A3)*A1*(~A5)*A6)+(A4*A2*(~A3)*(~A1)*A5*(~A6))+(A4*(~A2)*A1*A5)+(A4*(~A2)*A1*(~A5)*A6)+(A4*(~A2)*(~A1)*A5*(~A6))+((~A4)*A2*A3*A5*(~A6))+((~A4)*A2*(~A3)*A1*A5)+((~A4)*A2*(~A3)*A1*(~A5)*A6)+((~A4)*A2*(~A3)*(~A1)*A5*(~A6))+((~A4)*(~A2)*A1*A5)+((~A4)*(~A2)*A1*(~A5)*A6)+((~A4)*(~A2)*(~A1)*A5*(~A6)) , 
NAME: SLICE_X60Y31/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X60Y31/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A3*A1*A2)+(A5*A3*A1*(~A2)*A6)+(A5*A3*(~A1)*A4*A2)+(A5*A3*(~A1)*A4*(~A2)*A6)+(A5*A3*(~A1)*(~A4)*A2*(~A6))+(A5*(~A3)*A4*A2)+(A5*(~A3)*A4*(~A2)*A6)+(A5*(~A3)*(~A4)*A2*(~A6))+((~A5)*A3*A1*A2*(~A6))+((~A5)*A3*(~A1)*A4*A2)+((~A5)*A3*(~A1)*A4*(~A2)*A6)+((~A5)*A3*(~A1)*(~A4)*A2*(~A6))+((~A5)*(~A3)*A4*A2)+((~A5)*(~A3)*A4*(~A2)*A6)+((~A5)*(~A3)*(~A4)*A2*(~A6)) , 
NAME: SLICE_X60Y31/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X63Y28/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3*A6*A1)+(A2*A3*A6*(~A1)*A5)+(A2*A3*(~A6)*A4*A1)+(A2*A3*(~A6)*A4*(~A1)*A5)+(A2*A3*(~A6)*(~A4)*A1*(~A5))+(A2*(~A3)*A4*A1)+(A2*(~A3)*A4*(~A1)*A5)+(A2*(~A3)*(~A4)*A1*(~A5))+((~A2)*A3*A6*A1*(~A5))+((~A2)*A3*(~A6)*A4*A1)+((~A2)*A3*(~A6)*A4*(~A1)*A5)+((~A2)*A3*(~A6)*(~A4)*A1*(~A5))+((~A2)*(~A3)*A4*A1)+((~A2)*(~A3)*A4*(~A1)*A5)+((~A2)*(~A3)*(~A4)*A1*(~A5)) , 
NAME: SLICE_X63Y28/C6LUT, 
TYPE: LUT6, 

SLICE_X65Y30/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5*A3*A2)+(A4*A5*A3*(~A2)*A6)+(A4*A5*(~A3)*A1*A2)+(A4*A5*(~A3)*A1*(~A2)*A6)+(A4*A5*(~A3)*(~A1)*A2*(~A6))+(A4*(~A5)*A1*A2)+(A4*(~A5)*A1*(~A2)*A6)+(A4*(~A5)*(~A1)*A2*(~A6))+((~A4)*A5*A3*A2*(~A6))+((~A4)*A5*(~A3)*A1*A2)+((~A4)*A5*(~A3)*A1*(~A2)*A6)+((~A4)*A5*(~A3)*(~A1)*A2*(~A6))+((~A4)*(~A5)*A1*A2)+((~A4)*(~A5)*A1*(~A2)*A6)+((~A4)*(~A5)*(~A1)*A2*(~A6)) , 
NAME: SLICE_X65Y30/D6LUT, 
TYPE: LUT6, 

SLICE_X63Y29/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2*A4*A1)+(A3*A2*A4*(~A1)*A6)+(A3*A2*(~A4)*A5*A1)+(A3*A2*(~A4)*A5*(~A1)*A6)+(A3*A2*(~A4)*(~A5)*A1*(~A6))+(A3*(~A2)*A5*A1)+(A3*(~A2)*A5*(~A1)*A6)+(A3*(~A2)*(~A5)*A1*(~A6))+((~A3)*A2*A4*A1*(~A6))+((~A3)*A2*(~A4)*A5*A1)+((~A3)*A2*(~A4)*A5*(~A1)*A6)+((~A3)*A2*(~A4)*(~A5)*A1*(~A6))+((~A3)*(~A2)*A5*A1)+((~A3)*(~A2)*A5*(~A1)*A6)+((~A3)*(~A2)*(~A5)*A1*(~A6)) , 
NAME: SLICE_X63Y29/D6LUT, 
TYPE: LUT6, 

SLICE_X60Y33/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1*A2*A5)+(A4*A1*A2*(~A5)*A6)+(A4*A1*(~A2)*A3*A5)+(A4*A1*(~A2)*A3*(~A5)*A6)+(A4*A1*(~A2)*(~A3)*A5*(~A6))+(A4*(~A1)*A3*A5)+(A4*(~A1)*A3*(~A5)*A6)+(A4*(~A1)*(~A3)*A5*(~A6))+((~A4)*A1*A2*A5*(~A6))+((~A4)*A1*(~A2)*A3*A5)+((~A4)*A1*(~A2)*A3*(~A5)*A6)+((~A4)*A1*(~A2)*(~A3)*A5*(~A6))+((~A4)*(~A1)*A3*A5)+((~A4)*(~A1)*A3*(~A5)*A6)+((~A4)*(~A1)*(~A3)*A5*(~A6)) , 
NAME: SLICE_X60Y33/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X60Y33/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2*A1*A4)+(A3*A2*A1*(~A4)*A6)+(A3*A2*(~A1)*A5*A4)+(A3*A2*(~A1)*A5*(~A4)*A6)+(A3*A2*(~A1)*(~A5)*A4*(~A6))+(A3*(~A2)*A5*A4)+(A3*(~A2)*A5*(~A4)*A6)+(A3*(~A2)*(~A5)*A4*(~A6))+((~A3)*A2*A1*A4*(~A6))+((~A3)*A2*(~A1)*A5*A4)+((~A3)*A2*(~A1)*A5*(~A4)*A6)+((~A3)*A2*(~A1)*(~A5)*A4*(~A6))+((~A3)*(~A2)*A5*A4)+((~A3)*(~A2)*A5*(~A4)*A6)+((~A3)*(~A2)*(~A5)*A4*(~A6)) , 
NAME: SLICE_X60Y33/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X61Y34/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A4*(~A5))+(A1*(~A4)*A2*(~A5))+(A1*(~A4)*(~A2)*A3*(~A5))) , 
NAME: SLICE_X61Y34/A6LUT, 
TYPE: LUT6, 

SLICE_X62Y34/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A3*A2)+(A4*(~A3))) , 
NAME: SLICE_X62Y34/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y32/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1)+((~A1)*(~A2)*(~A4)*(~A5)*(~A3))) , 
NAME: SLICE_X62Y32/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X66Y33/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6*A5*(~A2))+(A1*A6*(~A5)*A4*(~A2))+(A1*(~A6)*A5*A3*A4*(~A2))+(A1*(~A6)*A5*(~A3)*(~A2))+(A1*(~A6)*(~A5)*A4*(~A2))+((~A1)*A4*(~A2)) , 
NAME: SLICE_X66Y33/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X66Y34/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A4)*A2*(~A6)*A3)+((~A4)*A2*(~A6)*(~A3)*A1*A5)+((~A4)*A2*(~A6)*(~A3)*(~A1)) , 
NAME: SLICE_X66Y34/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y29/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A4))) , 
NAME: SLICE_X62Y29/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X67Y34/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A1)*(~A3)*A2*A4)) , 
NAME: SLICE_X67Y34/A6LUT, 
TYPE: LUT6, 

SLICE_X66Y34/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5*A2*A3*A6*A1)+(A4*A5*A2*A3*(~A6)*(~A1))+(A4*A5*(~A2)*(~A3)*A6*A1)+(A4*A5*(~A2)*(~A3)*(~A6)*(~A1))+((~A4)*(~A5)*A2*A3*A6*A1)+((~A4)*(~A5)*A2*A3*(~A6)*(~A1))+((~A4)*(~A5)*(~A2)*(~A3)*A6*A1)+((~A4)*(~A5)*(~A2)*(~A3)*(~A6)*(~A1)) , 
NAME: SLICE_X66Y34/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X63Y32/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A3)*A2*(~A1)*(~A4)) , 
NAME: SLICE_X63Y32/A5LUT, 
TYPE: LUT5, 

SLICE_X63Y32/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A1*(~A4))+(A2*(~A1)*A5*(~A4))+((~A2)*A5*(~A4)) , 
NAME: SLICE_X63Y32/B5LUT, 
TYPE: LUT5, 

SLICE_X67Y29/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*(~A1)*A3)) , 
NAME: SLICE_X67Y29/A6LUT, 
TYPE: LUT6, 

SLICE_X70Y36/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A2)+(A3*(~A2)*A4)+((~A3)*A2*(~A4))) , 
NAME: SLICE_X70Y36/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X70Y39/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A3)+(A1*(~A3)*A4)+((~A1)*A3*(~A4))) , 
NAME: SLICE_X70Y39/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X67Y40/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A3)+(A5*(~A3)*A4)+((~A5)*A3*(~A4))) , 
NAME: SLICE_X67Y40/A6LUT, 
TYPE: LUT6, 

SLICE_X70Y36/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A3)+(A5*(~A3)*A2)+((~A5)*A3*(~A2))) , 
NAME: SLICE_X70Y36/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X70Y39/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A3)+(A5*(~A3)*A2)+((~A5)*A3*(~A2))) , 
NAME: SLICE_X70Y39/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X66Y39/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A4)+(A1*(~A4)*A2)+((~A1)*A4*(~A2))) , 
NAME: SLICE_X66Y39/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X65Y34/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*(~A4)) , 
NAME: SLICE_X65Y34/D6LUT, 
TYPE: LUT6, 

SLICE_X67Y37/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A5)+(A2*(~A5)*A4)+((~A2)*A5*(~A4))) , 
NAME: SLICE_X67Y37/A6LUT, 
TYPE: LUT6, 

SLICE_X69Y29/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A5)+(A3*(~A5)*A2)+((~A3)*(~A5)*A2) , 
NAME: SLICE_X69Y29/C6LUT, 
TYPE: LUT6, 

SLICE_X70Y39/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A4)+(A5*(~A4)*A1)+((~A5)*A4*(~A1))) , 
NAME: SLICE_X70Y39/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X70Y39/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A1)+(A3*(~A1)*A4)+((~A3)*A1*(~A4)) , 
NAME: SLICE_X70Y39/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X67Y40/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A5)+(A3*(~A5)*A4)+((~A3)*A5*(~A4)) , 
NAME: SLICE_X67Y40/A5LUT, 
TYPE: LUT5, 

SLICE_X70Y36/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A5)+(A3*(~A5)*A2)+((~A3)*A5*(~A2)) , 
NAME: SLICE_X70Y36/B5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X70Y39/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A5)+(A3*(~A5)*A2)+((~A3)*A5*(~A2)) , 
NAME: SLICE_X70Y39/B5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X66Y39/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A1)+(A4*(~A1)*A2)+((~A4)*A1*(~A2)) , 
NAME: SLICE_X66Y39/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X67Y37/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A2)+(A5*(~A2)*A4)+((~A5)*A2*(~A4)) , 
NAME: SLICE_X67Y37/A5LUT, 
TYPE: LUT5, 

SLICE_X70Y36/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A3)+(A2*(~A3)*A4)+((~A2)*A3*(~A4)) , 
NAME: SLICE_X70Y36/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X70Y39/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A5)+(A4*(~A5)*A1)+((~A4)*A5*(~A1)) , 
NAME: SLICE_X70Y39/C5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X67Y32/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2*A1)+(A6*A2*(~A1)*A5)+(A6*(~A2)*A4*A1)+(A6*(~A2)*A4*(~A1)*A5)+(A6*(~A2)*(~A4)*A1*(~A5))+((~A6)*A2*A1*(~A5))+((~A6)*(~A2)*A4*A1)+((~A6)*(~A2)*A4*(~A1)*A5)+((~A6)*(~A2)*(~A4)*A1*(~A5)) , 
NAME: SLICE_X67Y32/D6LUT, 
TYPE: LUT6, 

SLICE_X68Y30/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6*A3)+(A4*A6*(~A3)*A2)+(A4*(~A6)*A1*A3)+(A4*(~A6)*A1*(~A3)*A2)+(A4*(~A6)*(~A1)*A3*(~A2))+((~A4)*A6*A3*(~A2))+((~A4)*(~A6)*A1*A3)+((~A4)*(~A6)*A1*(~A3)*A2)+((~A4)*(~A6)*(~A1)*A3*(~A2)) , 
NAME: SLICE_X68Y30/A6LUT, 
TYPE: LUT6, 

SLICE_X67Y31/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1*A5)+(A2*A1*(~A5)*A4)+(A2*(~A1)*A6*A5)+(A2*(~A1)*A6*(~A5)*A4)+(A2*(~A1)*(~A6)*A5*(~A4))+((~A2)*A1*A5*(~A4))+((~A2)*(~A1)*A6*A5)+((~A2)*(~A1)*A6*(~A5)*A4)+((~A2)*(~A1)*(~A6)*A5*(~A4)) , 
NAME: SLICE_X67Y31/A6LUT, 
TYPE: LUT6, 

SLICE_X67Y31/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1*A4)+(A2*A1*(~A4)*A5)+(A2*(~A1)*A3*A4)+(A2*(~A1)*A3*(~A4)*A5)+(A2*(~A1)*(~A3)*A4*(~A5))+((~A2)*A1*A4*(~A5))+((~A2)*(~A1)*A3*A4)+((~A2)*(~A1)*A3*(~A4)*A5)+((~A2)*(~A1)*(~A3)*A4*(~A5)) , 
NAME: SLICE_X67Y31/B6LUT, 
TYPE: LUT6, 

SLICE_X68Y30/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A6*A1)+(A5*A6*(~A1)*A4)+(A5*(~A6)*A2*A1)+(A5*(~A6)*A2*(~A1)*A4)+(A5*(~A6)*(~A2)*A1*(~A4))+((~A5)*A6*A1*(~A4))+((~A5)*(~A6)*A2*A1)+((~A5)*(~A6)*A2*(~A1)*A4)+((~A5)*(~A6)*(~A2)*A1*(~A4)) , 
NAME: SLICE_X68Y30/B6LUT, 
TYPE: LUT6, 

SLICE_X66Y30/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1*A6)+(A2*A1*(~A6)*A5)+(A2*(~A1)*A4*A6)+(A2*(~A1)*A4*(~A6)*A5)+(A2*(~A1)*(~A4)*A6*(~A5))+((~A2)*A1*A6*(~A5))+((~A2)*(~A1)*A4*A6)+((~A2)*(~A1)*A4*(~A6)*A5)+((~A2)*(~A1)*(~A4)*A6*(~A5)) , 
NAME: SLICE_X66Y30/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X67Y30/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2)+((~A2)*A3*A4) , 
NAME: SLICE_X67Y30/D6LUT, 
TYPE: LUT6, 

SLICE_X66Y30/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6*A1)+(A3*A6*(~A1)*A5)+(A3*(~A6)*A4*A1)+(A3*(~A6)*A4*(~A1)*A5)+(A3*(~A6)*(~A4)*A1*(~A5))+((~A3)*A6*A1*(~A5))+((~A3)*(~A6)*A4*A1)+((~A3)*(~A6)*A4*(~A1)*A5)+((~A3)*(~A6)*(~A4)*A1*(~A5)) , 
NAME: SLICE_X66Y30/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X67Y31/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3*A5)+(A4*A3*(~A5)*A1)+(A4*(~A3)*A2*A5)+(A4*(~A3)*A2*(~A5)*A1)+(A4*(~A3)*(~A2)*A5*(~A1))+((~A4)*A3*A5*(~A1))+((~A4)*(~A3)*A2*A5)+((~A4)*(~A3)*A2*(~A5)*A1)+((~A4)*(~A3)*(~A2)*A5*(~A1)) , 
NAME: SLICE_X67Y31/C6LUT, 
TYPE: LUT6, 

SLICE_X67Y32/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2*A6)+(A3*A2*(~A6)*A5)+(A3*(~A2)*A4*A6)+(A3*(~A2)*A4*(~A6)*A5)+(A3*(~A2)*(~A4)*A6*(~A5))+((~A3)*A2*A6*(~A5))+((~A3)*(~A2)*A4*A6)+((~A3)*(~A2)*A4*(~A6)*A5)+((~A3)*(~A2)*(~A4)*A6*(~A5)) , 
NAME: SLICE_X67Y32/A6LUT, 
TYPE: LUT6, 

SLICE_X67Y32/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2*A3)+(A4*A2*(~A3)*A1)+(A4*(~A2)*A5*A3)+(A4*(~A2)*A5*(~A3)*A1)+(A4*(~A2)*(~A5)*A3*(~A1))+((~A4)*A2*A3*(~A1))+((~A4)*(~A2)*A5*A3)+((~A4)*(~A2)*A5*(~A3)*A1)+((~A4)*(~A2)*(~A5)*A3*(~A1)) , 
NAME: SLICE_X67Y32/B6LUT, 
TYPE: LUT6, 

SLICE_X68Y30/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A4*A2)+(A6*A4*(~A2)*A3)+(A6*(~A4)*A1*A2)+(A6*(~A4)*A1*(~A2)*A3)+(A6*(~A4)*(~A1)*A2*(~A3))+((~A6)*A4*A2*(~A3))+((~A6)*(~A4)*A1*A2)+((~A6)*(~A4)*A1*(~A2)*A3)+((~A6)*(~A4)*(~A1)*A2*(~A3)) , 
NAME: SLICE_X68Y30/C6LUT, 
TYPE: LUT6, 

SLICE_X67Y32/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A4)+(A1*A2*(~A4)*A3)+(A1*(~A2)*A5*A4)+(A1*(~A2)*A5*(~A4)*A3)+(A1*(~A2)*(~A5)*A4*(~A3))+((~A1)*A2*A4*(~A3))+((~A1)*(~A2)*A5*A4)+((~A1)*(~A2)*A5*(~A4)*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)) , 
NAME: SLICE_X67Y32/C6LUT, 
TYPE: LUT6, 

SLICE_X66Y30/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A3*A4)+(A5*A3*(~A4)*A1)+(A5*(~A3)*A2*A4)+(A5*(~A3)*A2*(~A4)*A1)+(A5*(~A3)*(~A2)*A4*(~A1))+((~A5)*A3*A4*(~A1))+((~A5)*(~A3)*A2*A4)+((~A5)*(~A3)*A2*(~A4)*A1)+((~A5)*(~A3)*(~A2)*A4*(~A1)) , 
NAME: SLICE_X66Y30/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X66Y30/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2*A5)+(A3*A2*(~A5)*A6)+(A3*(~A2)*A4*A5)+(A3*(~A2)*A4*(~A5)*A6)+(A3*(~A2)*(~A4)*A5*(~A6))+((~A3)*A2*A5*(~A6))+((~A3)*(~A2)*A4*A5)+((~A3)*(~A2)*A4*(~A5)*A6)+((~A3)*(~A2)*(~A4)*A5*(~A6)) , 
NAME: SLICE_X66Y30/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X67Y31/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A5*A4)+(A1*A5*(~A4)*A3)+(A1*(~A5)*A2*A4)+(A1*(~A5)*A2*(~A4)*A3)+(A1*(~A5)*(~A2)*A4*(~A3))+((~A1)*A5*A4*(~A3))+((~A1)*(~A5)*A2*A4)+((~A1)*(~A5)*A2*(~A4)*A3)+((~A1)*(~A5)*(~A2)*A4*(~A3)) , 
NAME: SLICE_X67Y31/D6LUT, 
TYPE: LUT6, 

SLICE_X68Y30/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A4*A2)+(A6*A4*(~A2)*A3)+(A6*(~A4)*A5*A2)+(A6*(~A4)*A5*(~A2)*A3)+(A6*(~A4)*(~A5)*A2*(~A3))+((~A6)*A4*A2*(~A3))+((~A6)*(~A4)*A5*A2)+((~A6)*(~A4)*A5*(~A2)*A3)+((~A6)*(~A4)*(~A5)*A2*(~A3)) , 
NAME: SLICE_X68Y30/D6LUT, 
TYPE: LUT6, 

SLICE_X66Y31/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A3)+(A2*(~A3)*A1)+((~A2)*A3*(~A1))) , 
NAME: SLICE_X66Y31/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X68Y31/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A5)+(A2*(~A5)*A4)+((~A2)*A5*(~A4))) , 
NAME: SLICE_X68Y31/A6LUT, 
TYPE: LUT6, 

SLICE_X68Y31/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A3)+(A1*(~A3)*A4)+((~A1)*A3*(~A4))) , 
NAME: SLICE_X68Y31/B6LUT, 
TYPE: LUT6, 

SLICE_X66Y31/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A3)+(A5*(~A3)*A1)+((~A5)*A3*(~A1))) , 
NAME: SLICE_X66Y31/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X68Y31/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A5)+(A3*(~A5)*A1)+((~A3)*A5*(~A1))) , 
NAME: SLICE_X68Y31/C6LUT, 
TYPE: LUT6, 

SLICE_X66Y31/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A2)+(A5*(~A2)*A3)+((~A5)*A2*(~A3))) , 
NAME: SLICE_X66Y31/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X66Y31/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A5)+(A4*(~A5)*A1)+((~A4)*A5*(~A1)) , 
NAME: SLICE_X66Y31/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X66Y31/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A4)+(A1*(~A4)*A3)+((~A1)*A4*(~A3)) , 
NAME: SLICE_X66Y31/C5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X68Y31/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A2)+(A4*(~A2)*A1)+((~A4)*A2*(~A1)) , 
NAME: SLICE_X68Y31/C5LUT, 
TYPE: LUT5, 

SLICE_X68Y31/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A5)+(A2*(~A5)*A4)+((~A2)*A5*(~A4)) , 
NAME: SLICE_X68Y31/B5LUT, 
TYPE: LUT5, 

SLICE_X68Y31/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A3)+(A1*(~A3)*A4)+((~A1)*A3*(~A4)) , 
NAME: SLICE_X68Y31/A5LUT, 
TYPE: LUT5, 

SLICE_X68Y31/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A5)+(A3*(~A5)*A2)+((~A3)*A5*(~A2))) , 
NAME: SLICE_X68Y31/D6LUT, 
TYPE: LUT6, 

SLICE_X66Y31/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A5)+(A3*(~A5)*A2)+((~A3)*A5*(~A2))) , 
NAME: SLICE_X66Y31/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X66Y31/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A4)+(A2*(~A4)*A1)+((~A2)*A4*(~A1)) , 
NAME: SLICE_X66Y31/B5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X66Y31/D5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A4)+(A1*(~A4)*A2)+((~A1)*A4*(~A2)) , 
NAME: SLICE_X66Y31/D5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X68Y31/D5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A1)+(A4*(~A1)*A2)+((~A4)*A1*(~A2)) , 
NAME: SLICE_X68Y31/D5LUT, 
TYPE: LUT5, 

SLICE_X70Y33/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2)+((~A2)*A1*A4*A5)+((~A2)*A1*A4*(~A5)*A3)+((~A2)*A1*(~A4)*(~A5)*A3)+((~A2)*(~A1))) , 
NAME: SLICE_X70Y33/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X70Y33/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2)+((~A2)*A1*A4*(~A5)*(~A3))+((~A2)*A1*(~A4)*A5)+((~A2)*A1*(~A4)*(~A5)*(~A3))+((~A2)*(~A1)) , 
NAME: SLICE_X70Y33/B5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X70Y32/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A5*A3*(~A1))+(A4*(~A5)*(~A1))+((~A4)*A5*A3*(~A1))) , 
NAME: SLICE_X70Y32/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X71Y31/D5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A1*A2*(~A4))+(A3*(~A1)*(~A4))+((~A3)*A1*A2*(~A4)) , 
NAME: SLICE_X71Y31/D5LUT, 
TYPE: LUT5, 

SLICE_X70Y33/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A4*A1*(~A2))+(A3*(~A4)*(~A2))+((~A3)*A4*A1*(~A2)) , 
NAME: SLICE_X70Y33/C5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X68Y32/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A5*A3*(~A6))+(A1*(~A5)*A2*(~A6))+((~A1)*A4*(~A6)) , 
NAME: SLICE_X68Y32/D6LUT, 
TYPE: LUT6, 

SLICE_X71Y31/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A4*A5*(~A1))+(A6*(~A4)*A2*(~A1))+((~A6)*A3*(~A1)) , 
NAME: SLICE_X71Y31/A6LUT, 
TYPE: LUT6, 

SLICE_X71Y31/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A5*A1*(~A2))+(A6*(~A5)*A4*(~A2))+((~A6)*A3*(~A2)) , 
NAME: SLICE_X71Y31/B6LUT, 
TYPE: LUT6, 

SLICE_X70Y31/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3*A1*(~A4))+(A6*(~A3)*A5*(~A4))+((~A6)*A2*(~A4)) , 
NAME: SLICE_X70Y31/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X70Y31/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3*A5*(~A4))+(A6*(~A3)*A1*(~A4))+((~A6)*A2*(~A4)) , 
NAME: SLICE_X70Y31/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X65Y31/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4*A6*(~A1))+(A2*(~A4)*A5*(~A1))+((~A2)*A3*(~A1)) , 
NAME: SLICE_X65Y31/A6LUT, 
TYPE: LUT6, 

SLICE_X65Y31/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3*A4*(~A1))+(A2*(~A3)*A6*(~A1))+((~A2)*A5*(~A1)) , 
NAME: SLICE_X65Y31/B6LUT, 
TYPE: LUT6, 

SLICE_X65Y31/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6*A4*(~A5))+(A2*(~A6)*A1*(~A5))+((~A2)*A3*(~A5)) , 
NAME: SLICE_X65Y31/C6LUT, 
TYPE: LUT6, 

SLICE_X68Y32/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1*A2*(~A4))+(A3*(~A1)*A6*(~A4))+((~A3)*A5*(~A4)) , 
NAME: SLICE_X68Y32/A6LUT, 
TYPE: LUT6, 

SLICE_X68Y32/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2*A6*(~A4))+(A3*(~A2)*A1*(~A4))+((~A3)*A5*(~A4)) , 
NAME: SLICE_X68Y32/B6LUT, 
TYPE: LUT6, 

SLICE_X70Y31/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1*A6*(~A3))+(A2*(~A1)*A5*(~A3))+((~A2)*A4*(~A3)) , 
NAME: SLICE_X70Y31/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X68Y32/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1*A4*(~A6))+(A2*(~A1)*A3*(~A6))+((~A2)*A5*(~A6)) , 
NAME: SLICE_X68Y32/C6LUT, 
TYPE: LUT6, 

SLICE_X71Y32/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3*A2*(~A1))+(A4*(~A3)*A5*(~A1))+((~A4)*A6*(~A1)) , 
NAME: SLICE_X71Y32/B6LUT, 
TYPE: LUT6, 

SLICE_X65Y31/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1*A3*(~A2))+(A6*(~A1)*A4*(~A2))+((~A6)*A5*(~A2)) , 
NAME: SLICE_X65Y31/D6LUT, 
TYPE: LUT6, 

SLICE_X70Y31/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1*A6*(~A2))+(A4*(~A1)*A5*(~A2))+((~A4)*A3*(~A2)) , 
NAME: SLICE_X70Y31/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X71Y31/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1*A4*(~A5))+(A2*(~A1)*A6*(~A5))+((~A2)*A3*(~A5)) , 
NAME: SLICE_X71Y31/C6LUT, 
TYPE: LUT6, 

SLICE_X63Y33/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A4*A1*A5*(~A3))+(A6*A4*(~A1)*(~A3))+(A6*(~A4)*A1*A5*(~A3))+((~A6)*A1*A5*(~A3)) , 
NAME: SLICE_X63Y33/C6LUT, 
TYPE: LUT6, 

SLICE_X64Y33/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1)+((~A1)*A2*A5*(~A3))+((~A1)*(~A2)*A5*(~A3))+((~A1)*(~A2)*(~A5)) , 
NAME: SLICE_X64Y33/C5LUT, 
TYPE: LUT5, 

SLICE_X63Y33/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5)+((~A5)*A2*A4*(~A3))+((~A5)*(~A2)*A4*(~A3))+((~A5)*(~A2)*(~A4))) , 
NAME: SLICE_X63Y33/A6LUT, 
TYPE: LUT6, 

SLICE_X63Y32/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2)+((~A2)*(~A1))) , 
NAME: SLICE_X63Y32/C6LUT, 
TYPE: LUT6, 

SLICE_X63Y31/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A3)*(~A1)) , 
NAME: SLICE_X63Y31/C5LUT, 
TYPE: LUT5, 

SLICE_X62Y29/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A4))) , 
NAME: SLICE_X62Y29/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X71Y34/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A3)+(A4*(~A3)*A2*A1*A5)+(A4*(~A3)*A2*(~A1))+((~A4)*(~A3)*A2*A1*A5)+((~A4)*(~A3)*A2*(~A1))) , 
NAME: SLICE_X71Y34/A6LUT, 
TYPE: LUT6, 

SLICE_X66Y34/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*(~A2))) , 
NAME: SLICE_X66Y34/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X68Y34/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*(~A5)) , 
NAME: SLICE_X68Y34/B5LUT, 
TYPE: LUT5, 

SLICE_X71Y34/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A3*(~A2))+(A1*(~A3)*A5*(~A2))+((~A1)*A5*(~A2)) , 
NAME: SLICE_X71Y34/B5LUT, 
TYPE: LUT5, 

SLICE_X71Y34/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1*(~A5)*A6*A4*(~A3))+(A2*A1*(~A5)*(~A6)*A4*(~A3))+(A2*A1*(~A5)*(~A6)*(~A4)) , 
NAME: SLICE_X71Y34/C6LUT, 
TYPE: LUT6, 

SLICE_X70Y34/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A5*A6*A2*A3)+(A1*A5*A6*A2*(~A3)*A4)+(A1*A5*A6*(~A2)*A4)+(A1*A5*(~A6)*A3)+(A1*A5*(~A6)*(~A3)*A4)+(A1*(~A5)*A6*A2*A3)+(A1*(~A5)*A6*A2*(~A3)*A4)+(A1*(~A5)*A6*(~A2)*A4)+(A1*(~A5)*(~A6)*A4)+((~A1)*A5*A6*A2*(~A3)*A4)+((~A1)*A5*A6*(~A2)*A4)+((~A1)*A5*(~A6)*(~A3)*A4)+((~A1)*(~A5)*A6*A2*(~A3)*A4)+((~A1)*(~A5)*A6*(~A2)*A4)+((~A1)*(~A5)*(~A6)*A4) , 
NAME: SLICE_X70Y34/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X70Y34/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1*A6*(~A2)*A5)+(A3*(~A1)*A4*A6*(~A2)*A5)+(A3*(~A1)*A4*(~A6))+(A3*(~A1)*(~A4)*A6*(~A2)*A5) , 
NAME: SLICE_X70Y34/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X69Y34/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A5*(~A2)*A1*(~A4))+(A3*(~A5)*A2)+(A3*(~A5)*(~A2)*A1*(~A4))+((~A3)*(~A2)*A1*(~A4))) , 
NAME: SLICE_X69Y34/A6LUT, 
TYPE: LUT6, 

SLICE_X72Y34/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*(~A6)*A3) , 
NAME: SLICE_X72Y34/B6LUT, 
TYPE: LUT6, 

SLICE_X71Y35/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6*(~A2))+(A3*(~A6)*(~A4)*(~A2))+((~A3)*A1*A5*A6*(~A2))+((~A3)*A1*A5*(~A6)*(~A4)*(~A2)) , 
NAME: SLICE_X71Y35/A6LUT, 
TYPE: LUT6, 

SLICE_X72Y34/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A5*A4*A6*A3)+(A2*A5*A4*(~A6))+(A2*A5*(~A4)*A3)+(A2*(~A5)*A3)+((~A2)*A5*A4*A6*A3)+((~A2)*A5*(~A4)*A3)+((~A2)*(~A5)*A3) , 
NAME: SLICE_X72Y34/A6LUT, 
TYPE: LUT6, 

SLICE_X71Y34/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A6)*A2*(~A4)) , 
NAME: SLICE_X71Y34/D6LUT, 
TYPE: LUT6, 

SLICE_X71Y35/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6*(~A3))+(A2*(~A6)*A5*(~A3))+((~A2)*(~A1)*A4*A6*(~A3))+((~A2)*(~A1)*A4*(~A6)*A5*(~A3)) , 
NAME: SLICE_X71Y35/B6LUT, 
TYPE: LUT6, 

SLICE_X66Y34/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A5)*A3*A6*A2*A4*A1)+((~A5)*A3*A6*A2*(~A4))+((~A5)*A3*A6*(~A2)*(~A1))+((~A5)*A3*(~A6)*A2*A4*A1)+((~A5)*A3*(~A6)*A2*(~A4)) , 
NAME: SLICE_X66Y34/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X71Y35/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A3)*A6*A2*A4*(~A5))+((~A3)*A6*A2*(~A4)*A5)+((~A3)*A6*(~A2)*A5) , 
NAME: SLICE_X71Y35/C6LUT, 
TYPE: LUT6, 

SLICE_X62Y34/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A5)*A4*A3*(~A2)) , 
NAME: SLICE_X62Y34/B5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X61Y34/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A3*(~A5))+((~A4)*A3*A2*(~A5)) , 
NAME: SLICE_X61Y34/A5LUT, 
TYPE: LUT5, 

SLICE_X67Y34/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A2)*(~A5)*A3*A1)+((~A2)*(~A5)*(~A3)*(~A1))) , 
NAME: SLICE_X67Y34/B6LUT, 
TYPE: LUT6, 

SLICE_X64Y34/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*(~A4)*(~A5))) , 
NAME: SLICE_X64Y34/A6LUT, 
TYPE: LUT6, 

SLICE_X68Y34/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2)+((~A2)*A1)+((~A2)*(~A1)*(~A6)*A5*(~A4)) , 
NAME: SLICE_X68Y34/D6LUT, 
TYPE: LUT6, 

SLICE_X67Y34/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*(~A2)*(~A5)) , 
NAME: SLICE_X67Y34/B5LUT, 
TYPE: LUT5, 

SLICE_X71Y38/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4)+(A2*(~A4)*A3)+((~A2)*A4*(~A3)) , 
NAME: SLICE_X71Y38/A6LUT, 
TYPE: LUT6, 

SLICE_X66Y40/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1)+(A4*(~A1)*A2)+((~A4)*A1*(~A2)) , 
NAME: SLICE_X66Y40/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X67Y40/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6)+(A3*(~A6)*A2)+((~A3)*A6*(~A2)) , 
NAME: SLICE_X67Y40/B6LUT, 
TYPE: LUT6, 

SLICE_X71Y37/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6)+(A3*(~A6)*A2)+((~A3)*A6*(~A2)) , 
NAME: SLICE_X71Y37/B6LUT, 
TYPE: LUT6, 

SLICE_X69Y39/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A4)+(A3*(~A4)*A5)+((~A3)*A4*(~A5))) , 
NAME: SLICE_X69Y39/B6LUT, 
TYPE: LUT6, 

SLICE_X70Y37/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6)+(A3*(~A6)*A4)+((~A3)*A6*(~A4)) , 
NAME: SLICE_X70Y37/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X67Y35/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A5)+(A3*(~A5)*A2)+((~A3)*A5*(~A2)) , 
NAME: SLICE_X67Y35/A6LUT, 
TYPE: LUT6, 

SLICE_X70Y37/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4)+(A3*(~A4)*A2)+((~A3)*A4*(~A2)) , 
NAME: SLICE_X70Y37/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X70Y36/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4)+(A2*(~A4)*A3)+((~A2)*A4*(~A3)) , 
NAME: SLICE_X70Y36/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X67Y40/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1)+(A3*(~A1)*A6)+((~A3)*A1*(~A6)) , 
NAME: SLICE_X67Y40/C6LUT, 
TYPE: LUT6, 

SLICE_X71Y38/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2)+(A4*(~A2)*A3)+((~A4)*A2*(~A3)) , 
NAME: SLICE_X71Y38/B6LUT, 
TYPE: LUT6, 

SLICE_X66Y39/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A4)+(A1*(~A4)*A2)+((~A1)*A4*(~A2)) , 
NAME: SLICE_X66Y39/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X67Y40/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2)+(A4*(~A2)*A6)+((~A4)*A2*(~A6)) , 
NAME: SLICE_X67Y40/D6LUT, 
TYPE: LUT6, 

SLICE_X71Y37/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A5)+(A2*(~A5)*A1)+((~A2)*A5*(~A1)) , 
NAME: SLICE_X71Y37/C6LUT, 
TYPE: LUT6, 

SLICE_X69Y39/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A5)+(A4*(~A5)*A2)+((~A4)*A5*(~A2))) , 
NAME: SLICE_X69Y39/C6LUT, 
TYPE: LUT6, 

SLICE_X70Y37/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4)+(A2*(~A4)*A6)+((~A2)*A4*(~A6)) , 
NAME: SLICE_X70Y37/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X67Y37/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3)+(A6*(~A3)*A5)+((~A6)*A3*(~A5)) , 
NAME: SLICE_X67Y37/B6LUT, 
TYPE: LUT6, 

SLICE_X66Y39/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2)+(A4*(~A2)*A1)+((~A4)*A2*(~A1)) , 
NAME: SLICE_X66Y39/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X71Y38/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6)+(A2*(~A6)*A5)+((~A2)*A6*(~A5)) , 
NAME: SLICE_X71Y38/C6LUT, 
TYPE: LUT6, 

SLICE_X67Y35/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2)+(A6*(~A2)*A5)+((~A6)*A2*(~A5)) , 
NAME: SLICE_X67Y35/B6LUT, 
TYPE: LUT6, 

SLICE_X66Y40/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A3)+(A5*(~A3)*A2)+((~A5)*A3*(~A2)) , 
NAME: SLICE_X66Y40/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X67Y37/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A3)+(A5*(~A3)*A1)+((~A5)*A3*(~A1)) , 
NAME: SLICE_X67Y37/C6LUT, 
TYPE: LUT6, 

SLICE_X67Y35/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A5)+(A2*(~A5)*A1)+((~A2)*A5*(~A1)) , 
NAME: SLICE_X67Y35/C6LUT, 
TYPE: LUT6, 

SLICE_X70Y37/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1)+(A5*(~A1)*A6)+((~A5)*A1*(~A6)) , 
NAME: SLICE_X70Y37/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X70Y36/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2)+(A4*(~A2)*A3)+((~A4)*A2*(~A3)) , 
NAME: SLICE_X70Y36/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X66Y40/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A5)+(A1*(~A5)*A6)+((~A1)*A5*(~A6)) , 
NAME: SLICE_X66Y40/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X67Y37/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4)+(A2*(~A4)*A1)+((~A2)*A4*(~A1)) , 
NAME: SLICE_X67Y37/D6LUT, 
TYPE: LUT6, 

SLICE_X66Y39/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4)+(A2*(~A4)*A1)+((~A2)*A4*(~A1)) , 
NAME: SLICE_X66Y39/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X71Y38/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2)+(A6*(~A2)*A5)+((~A6)*A2*(~A5)) , 
NAME: SLICE_X71Y38/D6LUT, 
TYPE: LUT6, 

SLICE_X67Y35/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4)+(A3*(~A4)*A1)+((~A3)*A4*(~A1)) , 
NAME: SLICE_X67Y35/D6LUT, 
TYPE: LUT6, 

SLICE_X66Y40/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1)+(A2*(~A1)*A6)+((~A2)*A1*(~A6)) , 
NAME: SLICE_X66Y40/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X69Y36/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A5)+(A3*(~A5)*A6)+((~A3)*A5*(~A6)) , 
NAME: SLICE_X69Y36/D6LUT, 
TYPE: LUT6, 

SLICE_X64Y33/D5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2)+((~A2)*A1)+((~A2)*(~A1)*A3) , 
NAME: SLICE_X64Y33/D5LUT, 
TYPE: LUT5, 

SLICE_X66Y33/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2*(~A1))+(A6*(~A2)*A4*A3*(~A1)) , 
NAME: SLICE_X66Y33/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X70Y33/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A3)+(A1*(~A3)*A2)+((~A1)*(~A3)*A2) , 
NAME: SLICE_X70Y33/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X61Y34/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A5)*A1*A2)+((~A5)*A1*(~A2)*(~A3)*A6)+((~A5)*A1*(~A2)*(~A3)*(~A6)*A4)+((~A5)*(~A1)*(~A3)*A6)+((~A5)*(~A1)*(~A3)*(~A6)*A4) , 
NAME: SLICE_X61Y34/B6LUT, 
TYPE: LUT6, 

SLICE_X63Y33/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A5)*A3*A1)+((~A5)*A3*(~A1)*(~A4))+((~A5)*(~A3)*(~A4)) , 
NAME: SLICE_X63Y33/B5LUT, 
TYPE: LUT5, 

SLICE_X59Y33/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A5)*A2*A3)+((~A5)*A2*(~A3)*A1)+((~A5)*(~A2)*A1) , 
NAME: SLICE_X59Y33/A5LUT, 
TYPE: LUT5, 

SLICE_X60Y33/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A4)*A2*A1)+((~A4)*A2*(~A1)*A5)+((~A4)*(~A2)*A5)) , 
NAME: SLICE_X60Y33/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X64Y37/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A2)*A1*A3)+((~A2)*A1*(~A3)*A5)+((~A2)*(~A1)*A5) , 
NAME: SLICE_X64Y37/A5LUT, 
TYPE: LUT5, 

SLICE_X64Y28/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A5)*A1*(~A3))+((~A5)*(~A1)*A2)+((~A5)*(~A1)*(~A2)*(~A3)) , 
NAME: SLICE_X64Y28/B5LUT, 
TYPE: LUT5, 

SLICE_X63Y32/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A4)*A3*A2)+((~A4)*A3*(~A2)*A5)+((~A4)*(~A3)*A5)) , 
NAME: SLICE_X63Y32/D6LUT, 
TYPE: LUT6, 

SLICE_X63Y38/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1)+((~A1)*A5)+((~A1)*(~A5)*A3)+((~A1)*(~A5)*(~A3)*A2)) , 
NAME: SLICE_X63Y38/C6LUT, 
TYPE: LUT6, 

SLICE_X62Y32/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3)+((~A3)*A5)+((~A3)*(~A5)*A4)+((~A3)*(~A5)*(~A4)*A2) , 
NAME: SLICE_X62Y32/C5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X59Y32/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1)+((~A1)*A5)+((~A1)*(~A5)*A4)+((~A1)*(~A5)*(~A4)*A2)) , 
NAME: SLICE_X59Y32/D6LUT, 
TYPE: LUT6, 

SLICE_X64Y38/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1)+((~A1)*A5)+((~A1)*(~A5)*A3)+((~A1)*(~A5)*(~A3)*A2)) , 
NAME: SLICE_X64Y38/D6LUT, 
TYPE: LUT6, 

SLICE_X64Y29/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A1)*(~A5)*(~A3)*(~A2))) , 
NAME: SLICE_X64Y29/D6LUT, 
TYPE: LUT6, 

SLICE_X62Y29/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4)+((~A4)*A5)+((~A4)*(~A5)*A2)+((~A4)*(~A5)*(~A2)*A3)) , 
NAME: SLICE_X62Y29/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X65Y38/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4)+((~A4)*A3) , 
NAME: SLICE_X65Y38/A5LUT, 
TYPE: LUT5, 

SLICE_X69Y30/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*(~A5))) , 
NAME: SLICE_X69Y30/D6LUT, 
TYPE: LUT6, 

SLICE_X70Y30/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*(~A2))) , 
NAME: SLICE_X70Y30/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X70Y29/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*(~A1)) , 
NAME: SLICE_X70Y29/B5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X70Y29/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*(~A1))) , 
NAME: SLICE_X70Y29/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X67Y30/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*(~A2)) , 
NAME: SLICE_X67Y30/C5LUT, 
TYPE: LUT5, 

SLICE_X64Y31/D5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*(~A3)) , 
NAME: SLICE_X64Y31/D5LUT, 
TYPE: LUT5, 

SLICE_X64Y33/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*(~A1))) , 
NAME: SLICE_X64Y33/C6LUT, 
TYPE: LUT6, 

SLICE_X64Y34/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*(~A5))) , 
NAME: SLICE_X64Y34/B6LUT, 
TYPE: LUT6, 

SLICE_X63Y33/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*(~A5)) , 
NAME: SLICE_X63Y33/A5LUT, 
TYPE: LUT5, 

SLICE_X63Y33/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*(~A5))) , 
NAME: SLICE_X63Y33/B6LUT, 
TYPE: LUT6, 

SLICE_X64Y34/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*(~A1)) , 
NAME: SLICE_X64Y34/C5LUT, 
TYPE: LUT5, 

SLICE_X59Y33/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*(~A5))) , 
NAME: SLICE_X59Y33/A6LUT, 
TYPE: LUT6, 

SLICE_X64Y37/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*(~A2))) , 
NAME: SLICE_X64Y37/A6LUT, 
TYPE: LUT6, 

SLICE_X64Y28/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*(~A5))) , 
NAME: SLICE_X64Y28/B6LUT, 
TYPE: LUT6, 

SLICE_X63Y32/D5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*(~A4)) , 
NAME: SLICE_X63Y32/D5LUT, 
TYPE: LUT5, 

SLICE_X64Y31/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*(~A3))) , 
NAME: SLICE_X64Y31/D6LUT, 
TYPE: LUT6, 

SLICE_X62Y31/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*(~A1)) , 
NAME: SLICE_X62Y31/C5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X62Y31/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*(~A1))) , 
NAME: SLICE_X62Y31/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X63Y31/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*(~A5)) , 
NAME: SLICE_X63Y31/B5LUT, 
TYPE: LUT5, 

SLICE_X63Y31/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*(~A5))) , 
NAME: SLICE_X63Y31/B6LUT, 
TYPE: LUT6, 

SLICE_X67Y30/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*(~A2))) , 
NAME: SLICE_X67Y30/C6LUT, 
TYPE: LUT6, 

SLICE_X69Y32/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*(~A2)) , 
NAME: SLICE_X69Y32/A5LUT, 
TYPE: LUT5, 

SLICE_X63Y32/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*(~A2)) , 
NAME: SLICE_X63Y32/C5LUT, 
TYPE: LUT5, 

SLICE_X67Y38/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2)+((~A2)*A4*(~A5)*(~A6)*(~A1)*(~A3)) , 
NAME: SLICE_X67Y38/D6LUT, 
TYPE: LUT6, 

SLICE_X66Y34/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*(~A2)) , 
NAME: SLICE_X66Y34/B5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X62Y29/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A4)) , 
NAME: SLICE_X62Y29/C5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X64Y34/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*(~A1))) , 
NAME: SLICE_X64Y34/C6LUT, 
TYPE: LUT6, 

SLICE_X69Y31/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*(~A4)) , 
NAME: SLICE_X69Y31/A5LUT, 
TYPE: LUT5, 

SLICE_X69Y32/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*(~A2))) , 
NAME: SLICE_X69Y32/A6LUT, 
TYPE: LUT6, 

SLICE_X70Y30/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*(~A2)) , 
NAME: SLICE_X70Y30/C5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X64Y34/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*(~A5)) , 
NAME: SLICE_X64Y34/B5LUT, 
TYPE: LUT5, 

SLICE_X69Y31/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*(~A4))) , 
NAME: SLICE_X69Y31/A6LUT, 
TYPE: LUT6, 

SLICE_X69Y30/D5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*(~A5)) , 
NAME: SLICE_X69Y30/D5LUT, 
TYPE: LUT5, 

SLICE_X69Y35/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2)+((~A2)*A5*A6*(~A1)*A3*(~A4)) , 
NAME: SLICE_X69Y35/A6LUT, 
TYPE: LUT6, 

SLICE_X69Y37/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6)+((~A6)*(~A5)*A2*A4*(~A1)*A3) , 
NAME: SLICE_X69Y37/B6LUT, 
TYPE: LUT6, 

SLICE_X65Y38/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*(~A3))) , 
NAME: SLICE_X65Y38/A6LUT, 
TYPE: LUT6, 

SLICE_X60Y33/D5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3)+((~A3)*A4) , 
NAME: SLICE_X60Y33/D5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X70Y33/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5)+((~A5)*A2)) , 
NAME: SLICE_X70Y33/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X69Y35/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2)+((~A2)*A6*(~A5)*(~A1)*(~A3)*A4) , 
NAME: SLICE_X69Y35/B6LUT, 
TYPE: LUT6, 

SLICE_X71Y34/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4)+((~A4)*A2)) , 
NAME: SLICE_X71Y34/B6LUT, 
TYPE: LUT6, 

SLICE_X71Y31/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5)+((~A5)*A4)) , 
NAME: SLICE_X71Y31/D6LUT, 
TYPE: LUT6, 

SLICE_X67Y29/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5)+((~A5)*A1) , 
NAME: SLICE_X67Y29/A5LUT, 
TYPE: LUT5, 

SLICE_X64Y34/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3)+((~A3)*A5) , 
NAME: SLICE_X64Y34/A5LUT, 
TYPE: LUT5, 

SLICE_X64Y33/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4)+((~A4)*A1)) , 
NAME: SLICE_X64Y33/D6LUT, 
TYPE: LUT6, 

SLICE_X62Y31/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1)+((~A1)*A3) , 
NAME: SLICE_X62Y31/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X62Y31/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4)+((~A4)*A2) , 
NAME: SLICE_X62Y31/B5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X63Y31/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5)+((~A5)*A1)) , 
NAME: SLICE_X63Y31/C6LUT, 
TYPE: LUT6, 

SLICE_X71Y37/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4)+((~A4)*A5*A6*(~A2)*(~A3)*A1) , 
NAME: SLICE_X71Y37/A6LUT, 
TYPE: LUT6, 

SLICE_X69Y35/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2)+((~A2)*A4*(~A5)*(~A3)*A1*(~A6)) , 
NAME: SLICE_X69Y35/C6LUT, 
TYPE: LUT6, 

SLICE_X68Y38/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*(~A5)) , 
NAME: SLICE_X68Y38/A5LUT, 
TYPE: LUT5, 

SLICE_X68Y38/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6*A4*A1*A5*(~A3))+(A2*A6*(~A4)*A5*(~A3))+(A2*(~A6)*A5*(~A3))+((~A2)*A5*(~A3)) , 
NAME: SLICE_X68Y38/B6LUT, 
TYPE: LUT6, 

SLICE_X62Y29/D5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A4)) , 
NAME: SLICE_X62Y29/D5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X68Y39/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A3)*(~A2)*(~A6)) , 
NAME: SLICE_X68Y39/A6LUT, 
TYPE: LUT6, 

SLICE_X71Y35/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2) , 
NAME: SLICE_X71Y35/D6LUT, 
TYPE: LUT6, 

SLICE_X68Y38/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1)+((~A1)*(~A3)*A4)) , 
NAME: SLICE_X68Y38/A6LUT, 
TYPE: LUT6, 

SLICE_X69Y34/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A4)*(~A6)*A3*A2*A5*(~A1)) , 
NAME: SLICE_X69Y34/B6LUT, 
TYPE: LUT6, 

SLICE_X67Y34/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A2)+(A1*(~A2)*A5)+((~A1)*(~A2)*A5) , 
NAME: SLICE_X67Y34/A5LUT, 
TYPE: LUT5, 

SLICE_X67Y34/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1*A2*A4*A5*(~A6))+(A3*A1*A2*A4*(~A5)*A6)+(A3*A1*A2*(~A4))+(A3*A1*(~A2)*A4)+(A3*A1*(~A2)*(~A4)*A5*(~A6))+(A3*A1*(~A2)*(~A4)*(~A5)*A6)+(A3*(~A1))+((~A3)*A1)+((~A3)*(~A1)*A2*A4*A5*(~A6))+((~A3)*(~A1)*A2*A4*(~A5)*A6)+((~A3)*(~A1)*A2*(~A4))+((~A3)*(~A1)*(~A2)*A4)+((~A3)*(~A1)*(~A2)*(~A4)*A5*(~A6))+((~A3)*(~A1)*(~A2)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X67Y34/C6LUT, 
TYPE: LUT6, 

SLICE_X66Y33/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A5*A4*A6*(~A1))+(A3*A5*(~A4)*(~A1))+(A3*(~A5)*A2*(~A1))+(A3*(~A5)*(~A2)*A4*A6*(~A1))+(A3*(~A5)*(~A2)*(~A4)*(~A1))+((~A3)*A6*(~A1)) , 
NAME: SLICE_X66Y33/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y29/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A3)*(~A2)*(~A5)*(~A4)*(~A1)) , 
NAME: SLICE_X62Y29/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X69Y33/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A1*A5*(~A2)*(~A3)) , 
NAME: SLICE_X69Y33/A5LUT, 
TYPE: LUT5, 

SLICE_X68Y34/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A3)*(~A2)*A4*A5*(~A1)*(~A6))+((~A3)*(~A2)*A4*(~A5)*(~A6)) , 
NAME: SLICE_X68Y34/A6LUT, 
TYPE: LUT6, 

SLICE_X68Y34/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A2*A4*A3)+(A1*A2*(~A4))+(A1*(~A2)*A4*A3)) , 
NAME: SLICE_X68Y34/B6LUT, 
TYPE: LUT6, 

SLICE_X69Y34/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2*(~A4))+(A5*(~A2)*A6*(~A3)*(~A1)*(~A4))+((~A5)*A6*(~A3)*(~A1)*(~A4)) , 
NAME: SLICE_X69Y34/C6LUT, 
TYPE: LUT6, 

SLICE_X58Y35/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4)+((~A4)*A5)+((~A4)*(~A5)*A3)+((~A4)*(~A5)*(~A3)*A2)) , 
NAME: SLICE_X58Y35/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X67Y34/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A1*A6*(~A5))+(A3*A4*A1*(~A6))+(A3*(~A4)*A2*A1*A6*(~A5))+(A3*(~A4)*A2*A1*(~A6))+((~A3)*(~A4)*A2*A1*A6*(~A5))+((~A3)*(~A4)*A2*A1*(~A6)) , 
NAME: SLICE_X67Y34/D6LUT, 
TYPE: LUT6, 

SLICE_X69Y33/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A5)) , 
NAME: SLICE_X69Y33/A6LUT, 
TYPE: LUT6, 

SLICE_X69Y33/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5*A2)+(A4*(~A5))+((~A4)*A3*A5*A1*A6*(~A2))+((~A4)*A3*A5*(~A1)*(~A2))+((~A4)*A3*(~A5)*A1*A6*(~A2))+((~A4)*(~A3)*A1*A6*(~A2)) , 
NAME: SLICE_X69Y33/D6LUT, 
TYPE: LUT6, 

SLICE_X69Y34/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A2)+(A5*(~A2)*A4)+((~A5)*(~A2)*A4) , 
NAME: SLICE_X69Y34/A5LUT, 
TYPE: LUT5, 

SLICE_X70Y34/A5FF - 
CLASS: bel, 
NAME: SLICE_X70Y34/A5FF, 
TYPE: FF_INIT, 

SLICE_X63Y38/BFF - 
CLASS: bel, 
NAME: SLICE_X63Y38/BFF, 
TYPE: REG_INIT, 

SLICE_X70Y28/AFF - 
CLASS: bel, 
NAME: SLICE_X70Y28/AFF, 
TYPE: REG_INIT, 

SLICE_X69Y29/BFF - 
CLASS: bel, 
NAME: SLICE_X69Y29/BFF, 
TYPE: REG_INIT, 

SLICE_X70Y28/BFF - 
CLASS: bel, 
NAME: SLICE_X70Y28/BFF, 
TYPE: REG_INIT, 

SLICE_X67Y27/AFF - 
CLASS: bel, 
NAME: SLICE_X67Y27/AFF, 
TYPE: REG_INIT, 

SLICE_X65Y28/BFF - 
CLASS: bel, 
NAME: SLICE_X65Y28/BFF, 
TYPE: REG_INIT, 

SLICE_X67Y27/BFF - 
CLASS: bel, 
NAME: SLICE_X67Y27/BFF, 
TYPE: REG_INIT, 

SLICE_X64Y36/AFF - 
CLASS: bel, 
NAME: SLICE_X64Y36/AFF, 
TYPE: REG_INIT, 

SLICE_X64Y36/BFF - 
CLASS: bel, 
NAME: SLICE_X64Y36/BFF, 
TYPE: REG_INIT, 

SLICE_X59Y38/AFF - 
CLASS: bel, 
NAME: SLICE_X59Y38/AFF, 
TYPE: REG_INIT, 

SLICE_X64Y36/CFF - 
CLASS: bel, 
NAME: SLICE_X64Y36/CFF, 
TYPE: REG_INIT, 

SLICE_X64Y36/DFF - 
CLASS: bel, 
NAME: SLICE_X64Y36/DFF, 
TYPE: REG_INIT, 

SLICE_X58Y37/AFF - 
CLASS: bel, 
NAME: SLICE_X58Y37/AFF, 
TYPE: REG_INIT, 

SLICE_X58Y37/BFF - 
CLASS: bel, 
NAME: SLICE_X58Y37/BFF, 
TYPE: REG_INIT, 

SLICE_X57Y33/AFF - 
CLASS: bel, 
NAME: SLICE_X57Y33/AFF, 
TYPE: REG_INIT, 

SLICE_X64Y36/A5FF - 
CLASS: bel, 
NAME: SLICE_X64Y36/A5FF, 
TYPE: FF_INIT, 

SLICE_X61Y33/BFF - 
CLASS: bel, 
NAME: SLICE_X61Y33/BFF, 
TYPE: REG_INIT, 

SLICE_X60Y30/BFF - 
CLASS: bel, 
NAME: SLICE_X60Y30/BFF, 
TYPE: REG_INIT, 

SLICE_X60Y30/CFF - 
CLASS: bel, 
NAME: SLICE_X60Y30/CFF, 
TYPE: REG_INIT, 

SLICE_X62Y27/AFF - 
CLASS: bel, 
NAME: SLICE_X62Y27/AFF, 
TYPE: REG_INIT, 

SLICE_X62Y31/AFF - 
CLASS: bel, 
NAME: SLICE_X62Y31/AFF, 
TYPE: REG_INIT, 

SLICE_X65Y28/CFF - 
CLASS: bel, 
NAME: SLICE_X65Y28/CFF, 
TYPE: REG_INIT, 

SLICE_X70Y35/AFF - 
CLASS: bel, 
NAME: SLICE_X70Y35/AFF, 
TYPE: REG_INIT, 

SLICE_X61Y33/CFF - 
CLASS: bel, 
NAME: SLICE_X61Y33/CFF, 
TYPE: REG_INIT, 

SLICE_X61Y33/DFF - 
CLASS: bel, 
NAME: SLICE_X61Y33/DFF, 
TYPE: REG_INIT, 

SLICE_X63Y38/CFF - 
CLASS: bel, 
NAME: SLICE_X63Y38/CFF, 
TYPE: REG_INIT, 

SLICE_X70Y35/BFF - 
CLASS: bel, 
NAME: SLICE_X70Y35/BFF, 
TYPE: REG_INIT, 

SLICE_X70Y35/CFF - 
CLASS: bel, 
NAME: SLICE_X70Y35/CFF, 
TYPE: REG_INIT, 

SLICE_X70Y35/DFF - 
CLASS: bel, 
NAME: SLICE_X70Y35/DFF, 
TYPE: REG_INIT, 

SLICE_X65Y34/AFF - 
CLASS: bel, 
NAME: SLICE_X65Y34/AFF, 
TYPE: REG_INIT, 

SLICE_X69Y29/CFF - 
CLASS: bel, 
NAME: SLICE_X69Y29/CFF, 
TYPE: REG_INIT, 

SLICE_X69Y29/DFF - 
CLASS: bel, 
NAME: SLICE_X69Y29/DFF, 
TYPE: REG_INIT, 

SLICE_X68Y27/AFF - 
CLASS: bel, 
NAME: SLICE_X68Y27/AFF, 
TYPE: REG_INIT, 

SLICE_X68Y27/BFF - 
CLASS: bel, 
NAME: SLICE_X68Y27/BFF, 
TYPE: REG_INIT, 

SLICE_X69Y27/AFF - 
CLASS: bel, 
NAME: SLICE_X69Y27/AFF, 
TYPE: REG_INIT, 

SLICE_X69Y27/BFF - 
CLASS: bel, 
NAME: SLICE_X69Y27/BFF, 
TYPE: REG_INIT, 

SLICE_X68Y27/CFF - 
CLASS: bel, 
NAME: SLICE_X68Y27/CFF, 
TYPE: REG_INIT, 

SLICE_X65Y27/AFF - 
CLASS: bel, 
NAME: SLICE_X65Y27/AFF, 
TYPE: REG_INIT, 

SLICE_X68Y27/DFF - 
CLASS: bel, 
NAME: SLICE_X68Y27/DFF, 
TYPE: REG_INIT, 

SLICE_X65Y27/BFF - 
CLASS: bel, 
NAME: SLICE_X65Y27/BFF, 
TYPE: REG_INIT, 

SLICE_X62Y30/AFF - 
CLASS: bel, 
NAME: SLICE_X62Y30/AFF, 
TYPE: REG_INIT, 

SLICE_X62Y30/BFF - 
CLASS: bel, 
NAME: SLICE_X62Y30/BFF, 
TYPE: REG_INIT, 

SLICE_X62Y30/CFF - 
CLASS: bel, 
NAME: SLICE_X62Y30/CFF, 
TYPE: REG_INIT, 

SLICE_X62Y30/DFF - 
CLASS: bel, 
NAME: SLICE_X62Y30/DFF, 
TYPE: REG_INIT, 

SLICE_X62Y30/A5FF - 
CLASS: bel, 
NAME: SLICE_X62Y30/A5FF, 
TYPE: FF_INIT, 

SLICE_X62Y30/B5FF - 
CLASS: bel, 
NAME: SLICE_X62Y30/B5FF, 
TYPE: FF_INIT, 

SLICE_X62Y30/C5FF - 
CLASS: bel, 
NAME: SLICE_X62Y30/C5FF, 
TYPE: FF_INIT, 

SLICE_X62Y30/D5FF - 
CLASS: bel, 
NAME: SLICE_X62Y30/D5FF, 
TYPE: FF_INIT, 

SLICE_X69Y38/BFF - 
CLASS: bel, 
NAME: SLICE_X69Y38/BFF, 
TYPE: REG_INIT, 

SLICE_X63Y40/AFF - 
CLASS: bel, 
NAME: SLICE_X63Y40/AFF, 
TYPE: REG_INIT, 

SLICE_X67Y36/AFF - 
CLASS: bel, 
NAME: SLICE_X67Y36/AFF, 
TYPE: REG_INIT, 

SLICE_X63Y40/BFF - 
CLASS: bel, 
NAME: SLICE_X63Y40/BFF, 
TYPE: REG_INIT, 

SLICE_X67Y36/BFF - 
CLASS: bel, 
NAME: SLICE_X67Y36/BFF, 
TYPE: REG_INIT, 

SLICE_X69Y38/CFF - 
CLASS: bel, 
NAME: SLICE_X69Y38/CFF, 
TYPE: REG_INIT, 

SLICE_X69Y38/DFF - 
CLASS: bel, 
NAME: SLICE_X69Y38/DFF, 
TYPE: REG_INIT, 

SLICE_X67Y36/CFF - 
CLASS: bel, 
NAME: SLICE_X67Y36/CFF, 
TYPE: REG_INIT, 

SLICE_X68Y29/AFF - 
CLASS: bel, 
NAME: SLICE_X68Y29/AFF, 
TYPE: REG_INIT, 

SLICE_X68Y29/BFF - 
CLASS: bel, 
NAME: SLICE_X68Y29/BFF, 
TYPE: REG_INIT, 

SLICE_X68Y29/CFF - 
CLASS: bel, 
NAME: SLICE_X68Y29/CFF, 
TYPE: REG_INIT, 

SLICE_X68Y29/DFF - 
CLASS: bel, 
NAME: SLICE_X68Y29/DFF, 
TYPE: REG_INIT, 

SLICE_X68Y29/A5FF - 
CLASS: bel, 
NAME: SLICE_X68Y29/A5FF, 
TYPE: FF_INIT, 

SLICE_X68Y29/B5FF - 
CLASS: bel, 
NAME: SLICE_X68Y29/B5FF, 
TYPE: FF_INIT, 

SLICE_X68Y29/C5FF - 
CLASS: bel, 
NAME: SLICE_X68Y29/C5FF, 
TYPE: FF_INIT, 

SLICE_X68Y29/D5FF - 
CLASS: bel, 
NAME: SLICE_X68Y29/D5FF, 
TYPE: FF_INIT, 

SLICE_X61Y32/BFF - 
CLASS: bel, 
NAME: SLICE_X61Y32/BFF, 
TYPE: REG_INIT, 

SLICE_X61Y30/AFF - 
CLASS: bel, 
NAME: SLICE_X61Y30/AFF, 
TYPE: REG_INIT, 

SLICE_X61Y30/BFF - 
CLASS: bel, 
NAME: SLICE_X61Y30/BFF, 
TYPE: REG_INIT, 

SLICE_X63Y27/AFF - 
CLASS: bel, 
NAME: SLICE_X63Y27/AFF, 
TYPE: REG_INIT, 

SLICE_X63Y27/BFF - 
CLASS: bel, 
NAME: SLICE_X63Y27/BFF, 
TYPE: REG_INIT, 

SLICE_X63Y27/CFF - 
CLASS: bel, 
NAME: SLICE_X63Y27/CFF, 
TYPE: REG_INIT, 

SLICE_X61Y32/CFF - 
CLASS: bel, 
NAME: SLICE_X61Y32/CFF, 
TYPE: REG_INIT, 

SLICE_X61Y32/DFF - 
CLASS: bel, 
NAME: SLICE_X61Y32/DFF, 
TYPE: REG_INIT, 

SLICE_X67Y38/BFF - 
CLASS: bel, 
NAME: SLICE_X67Y38/BFF, 
TYPE: REG_INIT, 

SLICE_X63Y39/AFF - 
CLASS: bel, 
NAME: SLICE_X63Y39/AFF, 
TYPE: REG_INIT, 

SLICE_X65Y36/BFF - 
CLASS: bel, 
NAME: SLICE_X65Y36/BFF, 
TYPE: REG_INIT, 

SLICE_X63Y39/BFF - 
CLASS: bel, 
NAME: SLICE_X63Y39/BFF, 
TYPE: REG_INIT, 

SLICE_X69Y36/AFF - 
CLASS: bel, 
NAME: SLICE_X69Y36/AFF, 
TYPE: REG_INIT, 

SLICE_X67Y38/CFF - 
CLASS: bel, 
NAME: SLICE_X67Y38/CFF, 
TYPE: REG_INIT, 

SLICE_X67Y38/DFF - 
CLASS: bel, 
NAME: SLICE_X67Y38/DFF, 
TYPE: REG_INIT, 

SLICE_X67Y38/C5FF - 
CLASS: bel, 
NAME: SLICE_X67Y38/C5FF, 
TYPE: FF_INIT, 

SLICE_X69Y35/AFF - 
CLASS: bel, 
NAME: SLICE_X69Y35/AFF, 
TYPE: REG_INIT, 

SLICE_X60Y36/AFF - 
CLASS: bel, 
NAME: SLICE_X60Y36/AFF, 
TYPE: REG_INIT, 

SLICE_X63Y34/AFF - 
CLASS: bel, 
NAME: SLICE_X63Y34/AFF, 
TYPE: REG_INIT, 

SLICE_X60Y36/BFF - 
CLASS: bel, 
NAME: SLICE_X60Y36/BFF, 
TYPE: REG_INIT, 

SLICE_X69Y35/BFF - 
CLASS: bel, 
NAME: SLICE_X69Y35/BFF, 
TYPE: REG_INIT, 

SLICE_X69Y35/CFF - 
CLASS: bel, 
NAME: SLICE_X69Y35/CFF, 
TYPE: REG_INIT, 

SLICE_X69Y35/DFF - 
CLASS: bel, 
NAME: SLICE_X69Y35/DFF, 
TYPE: REG_INIT, 

SLICE_X63Y34/BFF - 
CLASS: bel, 
NAME: SLICE_X63Y34/BFF, 
TYPE: REG_INIT, 

SLICE_X71Y28/AFF - 
CLASS: bel, 
NAME: SLICE_X71Y28/AFF, 
TYPE: REG_INIT, 

SLICE_X71Y28/BFF - 
CLASS: bel, 
NAME: SLICE_X71Y28/BFF, 
TYPE: REG_INIT, 

SLICE_X71Y28/CFF - 
CLASS: bel, 
NAME: SLICE_X71Y28/CFF, 
TYPE: REG_INIT, 

SLICE_X71Y28/DFF - 
CLASS: bel, 
NAME: SLICE_X71Y28/DFF, 
TYPE: REG_INIT, 

SLICE_X67Y28/AFF - 
CLASS: bel, 
NAME: SLICE_X67Y28/AFF, 
TYPE: REG_INIT, 

SLICE_X66Y26/AFF - 
CLASS: bel, 
NAME: SLICE_X66Y26/AFF, 
TYPE: REG_INIT, 

SLICE_X67Y28/BFF - 
CLASS: bel, 
NAME: SLICE_X67Y28/BFF, 
TYPE: REG_INIT, 

SLICE_X64Y27/AFF - 
CLASS: bel, 
NAME: SLICE_X64Y27/AFF, 
TYPE: REG_INIT, 

SLICE_X60Y36/CFF - 
CLASS: bel, 
NAME: SLICE_X60Y36/CFF, 
TYPE: REG_INIT, 

SLICE_X63Y34/CFF - 
CLASS: bel, 
NAME: SLICE_X63Y34/CFF, 
TYPE: REG_INIT, 

SLICE_X60Y36/DFF - 
CLASS: bel, 
NAME: SLICE_X60Y36/DFF, 
TYPE: REG_INIT, 

SLICE_X60Y36/A5FF - 
CLASS: bel, 
NAME: SLICE_X60Y36/A5FF, 
TYPE: FF_INIT, 

SLICE_X60Y36/B5FF - 
CLASS: bel, 
NAME: SLICE_X60Y36/B5FF, 
TYPE: FF_INIT, 

SLICE_X60Y36/C5FF - 
CLASS: bel, 
NAME: SLICE_X60Y36/C5FF, 
TYPE: FF_INIT, 

SLICE_X60Y36/D5FF - 
CLASS: bel, 
NAME: SLICE_X60Y36/D5FF, 
TYPE: FF_INIT, 

SLICE_X63Y34/DFF - 
CLASS: bel, 
NAME: SLICE_X63Y34/DFF, 
TYPE: REG_INIT, 

SLICE_X60Y32/BFF - 
CLASS: bel, 
NAME: SLICE_X60Y32/BFF, 
TYPE: REG_INIT, 

SLICE_X60Y32/CFF - 
CLASS: bel, 
NAME: SLICE_X60Y32/CFF, 
TYPE: REG_INIT, 

SLICE_X60Y32/DFF - 
CLASS: bel, 
NAME: SLICE_X60Y32/DFF, 
TYPE: REG_INIT, 

SLICE_X61Y28/AFF - 
CLASS: bel, 
NAME: SLICE_X61Y28/AFF, 
TYPE: REG_INIT, 

SLICE_X67Y28/CFF - 
CLASS: bel, 
NAME: SLICE_X67Y28/CFF, 
TYPE: REG_INIT, 

SLICE_X67Y28/DFF - 
CLASS: bel, 
NAME: SLICE_X67Y28/DFF, 
TYPE: REG_INIT, 

SLICE_X60Y32/C5FF - 
CLASS: bel, 
NAME: SLICE_X60Y32/C5FF, 
TYPE: FF_INIT, 

SLICE_X60Y32/D5FF - 
CLASS: bel, 
NAME: SLICE_X60Y32/D5FF, 
TYPE: FF_INIT, 

SLICE_X69Y37/AFF - 
CLASS: bel, 
NAME: SLICE_X69Y37/AFF, 
TYPE: REG_INIT, 

SLICE_X61Y36/AFF - 
CLASS: bel, 
NAME: SLICE_X61Y36/AFF, 
TYPE: REG_INIT, 

SLICE_X65Y35/BFF - 
CLASS: bel, 
NAME: SLICE_X65Y35/BFF, 
TYPE: REG_INIT, 

SLICE_X61Y38/AFF - 
CLASS: bel, 
NAME: SLICE_X61Y38/AFF, 
TYPE: REG_INIT, 

SLICE_X69Y37/BFF - 
CLASS: bel, 
NAME: SLICE_X69Y37/BFF, 
TYPE: REG_INIT, 

SLICE_X69Y37/CFF - 
CLASS: bel, 
NAME: SLICE_X69Y37/CFF, 
TYPE: REG_INIT, 

SLICE_X69Y37/DFF - 
CLASS: bel, 
NAME: SLICE_X69Y37/DFF, 
TYPE: REG_INIT, 

SLICE_X65Y35/CFF - 
CLASS: bel, 
NAME: SLICE_X65Y35/CFF, 
TYPE: REG_INIT, 

SLICE_X73Y30/AFF - 
CLASS: bel, 
NAME: SLICE_X73Y30/AFF, 
TYPE: REG_INIT, 

SLICE_X71Y29/BFF - 
CLASS: bel, 
NAME: SLICE_X71Y29/BFF, 
TYPE: REG_INIT, 

SLICE_X71Y29/CFF - 
CLASS: bel, 
NAME: SLICE_X71Y29/CFF, 
TYPE: REG_INIT, 

SLICE_X71Y29/DFF - 
CLASS: bel, 
NAME: SLICE_X71Y29/DFF, 
TYPE: REG_INIT, 

SLICE_X71Y29/C5FF - 
CLASS: bel, 
NAME: SLICE_X71Y29/C5FF, 
TYPE: FF_INIT, 

SLICE_X66Y27/AFF - 
CLASS: bel, 
NAME: SLICE_X66Y27/AFF, 
TYPE: REG_INIT, 

SLICE_X63Y30/BFF - 
CLASS: bel, 
NAME: SLICE_X63Y30/BFF, 
TYPE: REG_INIT, 

SLICE_X66Y27/BFF - 
CLASS: bel, 
NAME: SLICE_X66Y27/BFF, 
TYPE: REG_INIT, 

SLICE_X61Y36/BFF - 
CLASS: bel, 
NAME: SLICE_X61Y36/BFF, 
TYPE: REG_INIT, 

SLICE_X65Y35/DFF - 
CLASS: bel, 
NAME: SLICE_X65Y35/DFF, 
TYPE: REG_INIT, 

SLICE_X61Y38/BFF - 
CLASS: bel, 
NAME: SLICE_X61Y38/BFF, 
TYPE: REG_INIT, 

SLICE_X61Y36/CFF - 
CLASS: bel, 
NAME: SLICE_X61Y36/CFF, 
TYPE: REG_INIT, 

SLICE_X60Y38/AFF - 
CLASS: bel, 
NAME: SLICE_X60Y38/AFF, 
TYPE: REG_INIT, 

SLICE_X61Y36/DFF - 
CLASS: bel, 
NAME: SLICE_X61Y36/DFF, 
TYPE: REG_INIT, 

SLICE_X61Y36/A5FF - 
CLASS: bel, 
NAME: SLICE_X61Y36/A5FF, 
TYPE: FF_INIT, 

SLICE_X62Y33/AFF - 
CLASS: bel, 
NAME: SLICE_X62Y33/AFF, 
TYPE: REG_INIT, 

SLICE_X59Y33/AFF - 
CLASS: bel, 
NAME: SLICE_X59Y33/AFF, 
TYPE: REG_INIT, 

SLICE_X59Y31/AFF - 
CLASS: bel, 
NAME: SLICE_X59Y31/AFF, 
TYPE: REG_INIT, 

SLICE_X59Y31/BFF - 
CLASS: bel, 
NAME: SLICE_X59Y31/BFF, 
TYPE: REG_INIT, 

SLICE_X63Y26/AFF - 
CLASS: bel, 
NAME: SLICE_X63Y26/AFF, 
TYPE: REG_INIT, 

SLICE_X63Y30/CFF - 
CLASS: bel, 
NAME: SLICE_X63Y30/CFF, 
TYPE: REG_INIT, 

SLICE_X63Y30/DFF - 
CLASS: bel, 
NAME: SLICE_X63Y30/DFF, 
TYPE: REG_INIT, 

SLICE_X59Y33/BFF - 
CLASS: bel, 
NAME: SLICE_X59Y33/BFF, 
TYPE: REG_INIT, 

SLICE_X59Y33/CFF - 
CLASS: bel, 
NAME: SLICE_X59Y33/CFF, 
TYPE: REG_INIT, 

SLICE_X65Y38/AFF - 
CLASS: bel, 
NAME: SLICE_X65Y38/AFF, 
TYPE: REG_INIT, 

SLICE_X61Y37/BFF - 
CLASS: bel, 
NAME: SLICE_X61Y37/BFF, 
TYPE: REG_INIT, 

SLICE_X64Y34/AFF - 
CLASS: bel, 
NAME: SLICE_X64Y34/AFF, 
TYPE: REG_INIT, 

SLICE_X61Y37/CFF - 
CLASS: bel, 
NAME: SLICE_X61Y37/CFF, 
TYPE: REG_INIT, 

SLICE_X68Y36/BFF - 
CLASS: bel, 
NAME: SLICE_X68Y36/BFF, 
TYPE: REG_INIT, 

SLICE_X65Y38/BFF - 
CLASS: bel, 
NAME: SLICE_X65Y38/BFF, 
TYPE: REG_INIT, 

SLICE_X71Y39/AFF - 
CLASS: bel, 
NAME: SLICE_X71Y39/AFF, 
TYPE: REG_INIT, 

SLICE_X63Y35/AFF - 
CLASS: bel, 
NAME: SLICE_X63Y35/AFF, 
TYPE: REG_INIT, 

SLICE_X70Y30/BFF - 
CLASS: bel, 
NAME: SLICE_X70Y30/BFF, 
TYPE: REG_INIT, 

SLICE_X70Y30/CFF - 
CLASS: bel, 
NAME: SLICE_X70Y30/CFF, 
TYPE: REG_INIT, 

SLICE_X70Y30/DFF - 
CLASS: bel, 
NAME: SLICE_X70Y30/DFF, 
TYPE: REG_INIT, 

SLICE_X72Y30/AFF - 
CLASS: bel, 
NAME: SLICE_X72Y30/AFF, 
TYPE: REG_INIT, 

SLICE_X70Y30/D5FF - 
CLASS: bel, 
NAME: SLICE_X70Y30/D5FF, 
TYPE: FF_INIT, 

SLICE_X67Y29/AFF - 
CLASS: bel, 
NAME: SLICE_X67Y29/AFF, 
TYPE: REG_INIT, 

SLICE_X64Y30/AFF - 
CLASS: bel, 
NAME: SLICE_X64Y30/AFF, 
TYPE: REG_INIT, 

SLICE_X67Y29/BFF - 
CLASS: bel, 
NAME: SLICE_X67Y29/BFF, 
TYPE: REG_INIT, 

SLICE_X63Y35/BFF - 
CLASS: bel, 
NAME: SLICE_X63Y35/BFF, 
TYPE: REG_INIT, 

SLICE_X63Y35/CFF - 
CLASS: bel, 
NAME: SLICE_X63Y35/CFF, 
TYPE: REG_INIT, 

SLICE_X61Y37/DFF - 
CLASS: bel, 
NAME: SLICE_X61Y37/DFF, 
TYPE: REG_INIT, 

SLICE_X63Y35/DFF - 
CLASS: bel, 
NAME: SLICE_X63Y35/DFF, 
TYPE: REG_INIT, 

SLICE_X59Y37/AFF - 
CLASS: bel, 
NAME: SLICE_X59Y37/AFF, 
TYPE: REG_INIT, 

SLICE_X59Y37/BFF - 
CLASS: bel, 
NAME: SLICE_X59Y37/BFF, 
TYPE: REG_INIT, 

SLICE_X59Y34/AFF - 
CLASS: bel, 
NAME: SLICE_X59Y34/AFF, 
TYPE: REG_INIT, 

SLICE_X63Y35/A5FF - 
CLASS: bel, 
NAME: SLICE_X63Y35/A5FF, 
TYPE: FF_INIT, 

SLICE_X61Y31/BFF - 
CLASS: bel, 
NAME: SLICE_X61Y31/BFF, 
TYPE: REG_INIT, 

SLICE_X61Y31/CFF - 
CLASS: bel, 
NAME: SLICE_X61Y31/CFF, 
TYPE: REG_INIT, 

SLICE_X61Y31/DFF - 
CLASS: bel, 
NAME: SLICE_X61Y31/DFF, 
TYPE: REG_INIT, 

SLICE_X64Y30/BFF - 
CLASS: bel, 
NAME: SLICE_X64Y30/BFF, 
TYPE: REG_INIT, 

SLICE_X64Y30/CFF - 
CLASS: bel, 
NAME: SLICE_X64Y30/CFF, 
TYPE: REG_INIT, 

SLICE_X64Y30/DFF - 
CLASS: bel, 
NAME: SLICE_X64Y30/DFF, 
TYPE: REG_INIT, 

SLICE_X61Y31/C5FF - 
CLASS: bel, 
NAME: SLICE_X61Y31/C5FF, 
TYPE: FF_INIT, 

SLICE_X61Y31/D5FF - 
CLASS: bel, 
NAME: SLICE_X61Y31/D5FF, 
TYPE: FF_INIT, 

SLICE_X68Y39/AFF - 
CLASS: bel, 
NAME: SLICE_X68Y39/AFF, 
TYPE: REG_INIT, 

SLICE_X68Y38/BFF - 
CLASS: bel, 
NAME: SLICE_X68Y38/BFF, 
TYPE: REG_INIT, 

SLICE_X65Y33/BFF - 
CLASS: bel, 
NAME: SLICE_X65Y33/BFF, 
TYPE: REG_INIT, 

SLICE_X66Y29/CFF - 
CLASS: bel, 
NAME: SLICE_X66Y29/CFF, 
TYPE: REG_INIT, 

SLICE_X65Y30/BFF - 
CLASS: bel, 
NAME: SLICE_X65Y30/BFF, 
TYPE: REG_INIT, 

SLICE_X59Y29/BFF - 
CLASS: bel, 
NAME: SLICE_X59Y29/BFF, 
TYPE: REG_INIT, 

SLICE_X59Y29/CFF - 
CLASS: bel, 
NAME: SLICE_X59Y29/CFF, 
TYPE: REG_INIT, 

SLICE_X58Y29/AFF - 
CLASS: bel, 
NAME: SLICE_X58Y29/AFF, 
TYPE: REG_INIT, 

SLICE_X58Y29/BFF - 
CLASS: bel, 
NAME: SLICE_X58Y29/BFF, 
TYPE: REG_INIT, 

SLICE_X59Y29/AFF - 
CLASS: bel, 
NAME: SLICE_X59Y29/AFF, 
TYPE: REG_INIT, 

SLICE_X62Y29/BFF - 
CLASS: bel, 
NAME: SLICE_X62Y29/BFF, 
TYPE: REG_INIT, 

SLICE_X62Y28/BFF - 
CLASS: bel, 
NAME: SLICE_X62Y28/BFF, 
TYPE: REG_INIT, 

SLICE_X62Y28/AFF - 
CLASS: bel, 
NAME: SLICE_X62Y28/AFF, 
TYPE: REG_INIT, 

SLICE_X62Y32/A5FF - 
CLASS: bel, 
NAME: SLICE_X62Y32/A5FF, 
TYPE: FF_INIT, 

SLICE_X66Y28/DFF - 
CLASS: bel, 
NAME: SLICE_X66Y28/DFF, 
TYPE: REG_INIT, 

SLICE_X66Y28/AFF - 
CLASS: bel, 
NAME: SLICE_X66Y28/AFF, 
TYPE: REG_INIT, 

SLICE_X64Y28/AFF - 
CLASS: bel, 
NAME: SLICE_X64Y28/AFF, 
TYPE: REG_INIT, 

SLICE_X66Y28/BFF - 
CLASS: bel, 
NAME: SLICE_X66Y28/BFF, 
TYPE: REG_INIT, 

SLICE_X66Y28/CFF - 
CLASS: bel, 
NAME: SLICE_X66Y28/CFF, 
TYPE: REG_INIT, 

SLICE_X64Y29/AFF - 
CLASS: bel, 
NAME: SLICE_X64Y29/AFF, 
TYPE: REG_INIT, 

SLICE_X64Y29/BFF - 
CLASS: bel, 
NAME: SLICE_X64Y29/BFF, 
TYPE: REG_INIT, 

SLICE_X64Y29/CFF - 
CLASS: bel, 
NAME: SLICE_X64Y29/CFF, 
TYPE: REG_INIT, 

SLICE_X64Y28/A5FF - 
CLASS: bel, 
NAME: SLICE_X64Y28/A5FF, 
TYPE: FF_INIT, 

SLICE_X62Y40/AFF - 
CLASS: bel, 
NAME: SLICE_X62Y40/AFF, 
TYPE: REG_INIT, 

SLICE_X62Y40/BFF - 
CLASS: bel, 
NAME: SLICE_X62Y40/BFF, 
TYPE: REG_INIT, 

SLICE_X62Y39/AFF - 
CLASS: bel, 
NAME: SLICE_X62Y39/AFF, 
TYPE: REG_INIT, 

SLICE_X62Y39/BFF - 
CLASS: bel, 
NAME: SLICE_X62Y39/BFF, 
TYPE: REG_INIT, 

SLICE_X62Y40/CFF - 
CLASS: bel, 
NAME: SLICE_X62Y40/CFF, 
TYPE: REG_INIT, 

SLICE_X64Y38/AFF - 
CLASS: bel, 
NAME: SLICE_X64Y38/AFF, 
TYPE: REG_INIT, 

SLICE_X64Y38/BFF - 
CLASS: bel, 
NAME: SLICE_X64Y38/BFF, 
TYPE: REG_INIT, 

SLICE_X64Y38/CFF - 
CLASS: bel, 
NAME: SLICE_X64Y38/CFF, 
TYPE: REG_INIT, 

SLICE_X64Y37/AFF - 
CLASS: bel, 
NAME: SLICE_X64Y37/AFF, 
TYPE: REG_INIT, 

SLICE_X68Y28/CFF - 
CLASS: bel, 
NAME: SLICE_X68Y28/CFF, 
TYPE: REG_INIT, 

SLICE_X68Y28/C5FF - 
CLASS: bel, 
NAME: SLICE_X68Y28/C5FF, 
TYPE: FF_INIT, 

SLICE_X69Y28/CFF - 
CLASS: bel, 
NAME: SLICE_X69Y28/CFF, 
TYPE: REG_INIT, 

SLICE_X69Y28/C5FF - 
CLASS: bel, 
NAME: SLICE_X69Y28/C5FF, 
TYPE: FF_INIT, 

SLICE_X65Y29/AFF - 
CLASS: bel, 
NAME: SLICE_X65Y29/AFF, 
TYPE: REG_INIT, 

SLICE_X65Y29/A5FF - 
CLASS: bel, 
NAME: SLICE_X65Y29/A5FF, 
TYPE: FF_INIT, 

SLICE_X65Y29/BFF - 
CLASS: bel, 
NAME: SLICE_X65Y29/BFF, 
TYPE: REG_INIT, 

SLICE_X65Y29/B5FF - 
CLASS: bel, 
NAME: SLICE_X65Y29/B5FF, 
TYPE: FF_INIT, 

SLICE_X60Y31/AFF - 
CLASS: bel, 
NAME: SLICE_X60Y31/AFF, 
TYPE: REG_INIT, 

SLICE_X60Y31/A5FF - 
CLASS: bel, 
NAME: SLICE_X60Y31/A5FF, 
TYPE: FF_INIT, 

SLICE_X61Y29/AFF - 
CLASS: bel, 
NAME: SLICE_X61Y29/AFF, 
TYPE: REG_INIT, 

SLICE_X61Y29/A5FF - 
CLASS: bel, 
NAME: SLICE_X61Y29/A5FF, 
TYPE: FF_INIT, 

SLICE_X63Y29/CFF - 
CLASS: bel, 
NAME: SLICE_X63Y29/CFF, 
TYPE: REG_INIT, 

SLICE_X63Y29/C5FF - 
CLASS: bel, 
NAME: SLICE_X63Y29/C5FF, 
TYPE: FF_INIT, 

SLICE_X60Y31/BFF - 
CLASS: bel, 
NAME: SLICE_X60Y31/BFF, 
TYPE: REG_INIT, 

SLICE_X60Y31/B5FF - 
CLASS: bel, 
NAME: SLICE_X60Y31/B5FF, 
TYPE: FF_INIT, 

SLICE_X64Y40/AFF - 
CLASS: bel, 
NAME: SLICE_X64Y40/AFF, 
TYPE: REG_INIT, 

SLICE_X64Y40/A5FF - 
CLASS: bel, 
NAME: SLICE_X64Y40/A5FF, 
TYPE: FF_INIT, 

SLICE_X63Y37/AFF - 
CLASS: bel, 
NAME: SLICE_X63Y37/AFF, 
TYPE: REG_INIT, 

SLICE_X63Y37/A5FF - 
CLASS: bel, 
NAME: SLICE_X63Y37/A5FF, 
TYPE: FF_INIT, 

SLICE_X68Y37/AFF - 
CLASS: bel, 
NAME: SLICE_X68Y37/AFF, 
TYPE: REG_INIT, 

SLICE_X68Y37/A5FF - 
CLASS: bel, 
NAME: SLICE_X68Y37/A5FF, 
TYPE: FF_INIT, 

SLICE_X70Y38/AFF - 
CLASS: bel, 
NAME: SLICE_X70Y38/AFF, 
TYPE: REG_INIT, 

SLICE_X70Y38/A5FF - 
CLASS: bel, 
NAME: SLICE_X70Y38/A5FF, 
TYPE: FF_INIT, 

SLICE_X63Y32/AFF - 
CLASS: bel, 
NAME: SLICE_X63Y32/AFF, 
TYPE: REG_INIT, 

SLICE_X63Y32/BFF - 
CLASS: bel, 
NAME: SLICE_X63Y32/BFF, 
TYPE: REG_INIT, 

SLICE_X66Y33/BFF - 
CLASS: bel, 
NAME: SLICE_X66Y33/BFF, 
TYPE: REG_INIT, 

SLICE_X66Y34/AFF - 
CLASS: bel, 
NAME: SLICE_X66Y34/AFF, 
TYPE: REG_INIT, 

SLICE_X63Y32/A5FF - 
CLASS: bel, 
NAME: SLICE_X63Y32/A5FF, 
TYPE: FF_INIT, 

SLICE_X63Y32/B5FF - 
CLASS: bel, 
NAME: SLICE_X63Y32/B5FF, 
TYPE: FF_INIT, 

SLICE_X66Y29/BFF - 
CLASS: bel, 
NAME: SLICE_X66Y29/BFF, 
TYPE: REG_INIT, 

SLICE_X66Y39/BFF - 
CLASS: bel, 
NAME: SLICE_X66Y39/BFF, 
TYPE: REG_INIT, 

SLICE_X67Y37/BFF - 
CLASS: bel, 
NAME: SLICE_X67Y37/BFF, 
TYPE: REG_INIT, 

SLICE_X66Y40/AFF - 
CLASS: bel, 
NAME: SLICE_X66Y40/AFF, 
TYPE: REG_INIT, 

SLICE_X71Y38/AFF - 
CLASS: bel, 
NAME: SLICE_X71Y38/AFF, 
TYPE: REG_INIT, 

SLICE_X67Y35/AFF - 
CLASS: bel, 
NAME: SLICE_X67Y35/AFF, 
TYPE: REG_INIT, 

SLICE_X67Y40/BFF - 
CLASS: bel, 
NAME: SLICE_X67Y40/BFF, 
TYPE: REG_INIT, 

SLICE_X70Y36/CFF - 
CLASS: bel, 
NAME: SLICE_X70Y36/CFF, 
TYPE: REG_INIT, 

SLICE_X71Y38/BFF - 
CLASS: bel, 
NAME: SLICE_X71Y38/BFF, 
TYPE: REG_INIT, 

SLICE_X71Y37/AFF - 
CLASS: bel, 
NAME: SLICE_X71Y37/AFF, 
TYPE: REG_INIT, 

SLICE_X67Y40/CFF - 
CLASS: bel, 
NAME: SLICE_X67Y40/CFF, 
TYPE: REG_INIT, 

SLICE_X70Y37/AFF - 
CLASS: bel, 
NAME: SLICE_X70Y37/AFF, 
TYPE: REG_INIT, 

SLICE_X70Y39/DFF - 
CLASS: bel, 
NAME: SLICE_X70Y39/DFF, 
TYPE: REG_INIT, 

SLICE_X66Y39/CFF - 
CLASS: bel, 
NAME: SLICE_X66Y39/CFF, 
TYPE: REG_INIT, 

SLICE_X67Y37/CFF - 
CLASS: bel, 
NAME: SLICE_X67Y37/CFF, 
TYPE: REG_INIT, 

SLICE_X67Y35/BFF - 
CLASS: bel, 
NAME: SLICE_X67Y35/BFF, 
TYPE: REG_INIT, 

SLICE_X71Y38/CFF - 
CLASS: bel, 
NAME: SLICE_X71Y38/CFF, 
TYPE: REG_INIT, 

SLICE_X70Y36/AFF - 
CLASS: bel, 
NAME: SLICE_X70Y36/AFF, 
TYPE: REG_INIT, 

SLICE_X70Y39/AFF - 
CLASS: bel, 
NAME: SLICE_X70Y39/AFF, 
TYPE: REG_INIT, 

SLICE_X67Y40/AFF - 
CLASS: bel, 
NAME: SLICE_X67Y40/AFF, 
TYPE: REG_INIT, 

SLICE_X70Y36/BFF - 
CLASS: bel, 
NAME: SLICE_X70Y36/BFF, 
TYPE: REG_INIT, 

SLICE_X70Y39/BFF - 
CLASS: bel, 
NAME: SLICE_X70Y39/BFF, 
TYPE: REG_INIT, 

SLICE_X66Y39/AFF - 
CLASS: bel, 
NAME: SLICE_X66Y39/AFF, 
TYPE: REG_INIT, 

SLICE_X67Y37/AFF - 
CLASS: bel, 
NAME: SLICE_X67Y37/AFF, 
TYPE: REG_INIT, 

SLICE_X70Y39/CFF - 
CLASS: bel, 
NAME: SLICE_X70Y39/CFF, 
TYPE: REG_INIT, 

SLICE_X70Y39/A5FF - 
CLASS: bel, 
NAME: SLICE_X70Y39/A5FF, 
TYPE: FF_INIT, 

SLICE_X67Y40/A5FF - 
CLASS: bel, 
NAME: SLICE_X67Y40/A5FF, 
TYPE: FF_INIT, 

SLICE_X70Y36/B5FF - 
CLASS: bel, 
NAME: SLICE_X70Y36/B5FF, 
TYPE: FF_INIT, 

SLICE_X70Y39/B5FF - 
CLASS: bel, 
NAME: SLICE_X70Y39/B5FF, 
TYPE: FF_INIT, 

SLICE_X66Y39/A5FF - 
CLASS: bel, 
NAME: SLICE_X66Y39/A5FF, 
TYPE: FF_INIT, 

SLICE_X67Y37/A5FF - 
CLASS: bel, 
NAME: SLICE_X67Y37/A5FF, 
TYPE: FF_INIT, 

SLICE_X70Y36/A5FF - 
CLASS: bel, 
NAME: SLICE_X70Y36/A5FF, 
TYPE: FF_INIT, 

SLICE_X70Y39/C5FF - 
CLASS: bel, 
NAME: SLICE_X70Y39/C5FF, 
TYPE: FF_INIT, 

SLICE_X67Y32/DFF - 
CLASS: bel, 
NAME: SLICE_X67Y32/DFF, 
TYPE: REG_INIT, 

SLICE_X68Y30/AFF - 
CLASS: bel, 
NAME: SLICE_X68Y30/AFF, 
TYPE: REG_INIT, 

SLICE_X67Y31/AFF - 
CLASS: bel, 
NAME: SLICE_X67Y31/AFF, 
TYPE: REG_INIT, 

SLICE_X67Y31/BFF - 
CLASS: bel, 
NAME: SLICE_X67Y31/BFF, 
TYPE: REG_INIT, 

SLICE_X68Y30/BFF - 
CLASS: bel, 
NAME: SLICE_X68Y30/BFF, 
TYPE: REG_INIT, 

SLICE_X66Y30/AFF - 
CLASS: bel, 
NAME: SLICE_X66Y30/AFF, 
TYPE: REG_INIT, 

SLICE_X66Y30/BFF - 
CLASS: bel, 
NAME: SLICE_X66Y30/BFF, 
TYPE: REG_INIT, 

SLICE_X67Y31/CFF - 
CLASS: bel, 
NAME: SLICE_X67Y31/CFF, 
TYPE: REG_INIT, 

SLICE_X67Y32/AFF - 
CLASS: bel, 
NAME: SLICE_X67Y32/AFF, 
TYPE: REG_INIT, 

SLICE_X67Y32/BFF - 
CLASS: bel, 
NAME: SLICE_X67Y32/BFF, 
TYPE: REG_INIT, 

SLICE_X68Y30/CFF - 
CLASS: bel, 
NAME: SLICE_X68Y30/CFF, 
TYPE: REG_INIT, 

SLICE_X67Y32/CFF - 
CLASS: bel, 
NAME: SLICE_X67Y32/CFF, 
TYPE: REG_INIT, 

SLICE_X66Y30/CFF - 
CLASS: bel, 
NAME: SLICE_X66Y30/CFF, 
TYPE: REG_INIT, 

SLICE_X66Y30/DFF - 
CLASS: bel, 
NAME: SLICE_X66Y30/DFF, 
TYPE: REG_INIT, 

SLICE_X67Y31/DFF - 
CLASS: bel, 
NAME: SLICE_X67Y31/DFF, 
TYPE: REG_INIT, 

SLICE_X68Y30/DFF - 
CLASS: bel, 
NAME: SLICE_X68Y30/DFF, 
TYPE: REG_INIT, 

SLICE_X66Y31/AFF - 
CLASS: bel, 
NAME: SLICE_X66Y31/AFF, 
TYPE: REG_INIT, 

SLICE_X68Y31/AFF - 
CLASS: bel, 
NAME: SLICE_X68Y31/AFF, 
TYPE: REG_INIT, 

SLICE_X68Y31/BFF - 
CLASS: bel, 
NAME: SLICE_X68Y31/BFF, 
TYPE: REG_INIT, 

SLICE_X66Y31/BFF - 
CLASS: bel, 
NAME: SLICE_X66Y31/BFF, 
TYPE: REG_INIT, 

SLICE_X68Y31/CFF - 
CLASS: bel, 
NAME: SLICE_X68Y31/CFF, 
TYPE: REG_INIT, 

SLICE_X66Y31/CFF - 
CLASS: bel, 
NAME: SLICE_X66Y31/CFF, 
TYPE: REG_INIT, 

SLICE_X66Y31/A5FF - 
CLASS: bel, 
NAME: SLICE_X66Y31/A5FF, 
TYPE: FF_INIT, 

SLICE_X66Y31/C5FF - 
CLASS: bel, 
NAME: SLICE_X66Y31/C5FF, 
TYPE: FF_INIT, 

SLICE_X68Y31/C5FF - 
CLASS: bel, 
NAME: SLICE_X68Y31/C5FF, 
TYPE: FF_INIT, 

SLICE_X68Y31/B5FF - 
CLASS: bel, 
NAME: SLICE_X68Y31/B5FF, 
TYPE: FF_INIT, 

SLICE_X68Y31/A5FF - 
CLASS: bel, 
NAME: SLICE_X68Y31/A5FF, 
TYPE: FF_INIT, 

SLICE_X68Y31/DFF - 
CLASS: bel, 
NAME: SLICE_X68Y31/DFF, 
TYPE: REG_INIT, 

SLICE_X66Y31/DFF - 
CLASS: bel, 
NAME: SLICE_X66Y31/DFF, 
TYPE: REG_INIT, 

SLICE_X66Y31/B5FF - 
CLASS: bel, 
NAME: SLICE_X66Y31/B5FF, 
TYPE: FF_INIT, 

SLICE_X66Y31/D5FF - 
CLASS: bel, 
NAME: SLICE_X66Y31/D5FF, 
TYPE: FF_INIT, 

SLICE_X68Y31/D5FF - 
CLASS: bel, 
NAME: SLICE_X68Y31/D5FF, 
TYPE: FF_INIT, 

SLICE_X66Y38/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=0x00000000 , 
NAME: SLICE_X66Y38/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X66Y38/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=0x0000000000000000 , 
NAME: SLICE_X66Y38/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X66Y38/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=0x00000000 , 
NAME: SLICE_X66Y38/B5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X66Y38/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=0x0000000000000000 , 
NAME: SLICE_X66Y38/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X66Y38/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=0x00000000 , 
NAME: SLICE_X66Y38/C5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X66Y38/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=0x0000000000000000 , 
NAME: SLICE_X66Y38/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X66Y38/D5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=0x00000000 , 
NAME: SLICE_X66Y38/D5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X66Y38/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=0x0000000000000000 , 
NAME: SLICE_X66Y38/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X66Y37/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=0x00000000 , 
NAME: SLICE_X66Y37/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X66Y37/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=0x0000000000000000 , 
NAME: SLICE_X66Y37/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X66Y37/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=0x00000000 , 
NAME: SLICE_X66Y37/B5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X66Y37/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=0x0000000000000000 , 
NAME: SLICE_X66Y37/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X66Y37/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=0x00000000 , 
NAME: SLICE_X66Y37/C5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X66Y37/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=0x0000000000000000 , 
NAME: SLICE_X66Y37/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X66Y37/D5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=0x00000000 , 
NAME: SLICE_X66Y37/D5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X66Y37/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=0x0000000000000000 , 
NAME: SLICE_X66Y37/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y37/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=0x00000000 , 
NAME: SLICE_X62Y37/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X62Y37/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=0x0000000000000000 , 
NAME: SLICE_X62Y37/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y37/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=0x00000000 , 
NAME: SLICE_X62Y37/B5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X62Y37/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=0x0000000000000000 , 
NAME: SLICE_X62Y37/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y37/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=0x00000000 , 
NAME: SLICE_X62Y37/C5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X62Y37/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=0x0000000000000000 , 
NAME: SLICE_X62Y37/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y37/D5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=0x00000000 , 
NAME: SLICE_X62Y37/D5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X62Y37/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=0x0000000000000000 , 
NAME: SLICE_X62Y37/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X66Y35/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=0x00000000 , 
NAME: SLICE_X66Y35/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X66Y35/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=0x0000000000000000 , 
NAME: SLICE_X66Y35/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X66Y35/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=0x00000000 , 
NAME: SLICE_X66Y35/B5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X66Y35/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=0x0000000000000000 , 
NAME: SLICE_X66Y35/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X66Y35/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=0x00000000 , 
NAME: SLICE_X66Y35/C5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X66Y35/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=0x0000000000000000 , 
NAME: SLICE_X66Y35/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X66Y35/D5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=0x00000000 , 
NAME: SLICE_X66Y35/D5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X66Y35/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=0x0000000000000000 , 
NAME: SLICE_X66Y35/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y35/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=0x00000000 , 
NAME: SLICE_X62Y35/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X62Y35/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=0x0000000000000000 , 
NAME: SLICE_X62Y35/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y35/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=0x00000000 , 
NAME: SLICE_X62Y35/B5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X62Y35/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=0x0000000000000000 , 
NAME: SLICE_X62Y35/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y35/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=0x00000000 , 
NAME: SLICE_X62Y35/C5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X62Y35/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=0x0000000000000000 , 
NAME: SLICE_X62Y35/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y35/D5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=0x00000000 , 
NAME: SLICE_X62Y35/D5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X62Y35/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=0x0000000000000000 , 
NAME: SLICE_X62Y35/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X66Y36/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=0x00000000 , 
NAME: SLICE_X66Y36/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X66Y36/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=0x0000000000000000 , 
NAME: SLICE_X66Y36/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X66Y36/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=0x00000000 , 
NAME: SLICE_X66Y36/B5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X66Y36/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=0x0000000000000000 , 
NAME: SLICE_X66Y36/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X66Y36/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=0x00000000 , 
NAME: SLICE_X66Y36/C5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X66Y36/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=0x0000000000000000 , 
NAME: SLICE_X66Y36/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X66Y36/D5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=0x00000000 , 
NAME: SLICE_X66Y36/D5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X66Y36/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=0x0000000000000000 , 
NAME: SLICE_X66Y36/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X67Y34/BFF - 
CLASS: bel, 
NAME: SLICE_X67Y34/BFF, 
TYPE: REG_INIT, 

SLICE_X67Y34/AFF - 
CLASS: bel, 
NAME: SLICE_X67Y34/AFF, 
TYPE: REG_INIT, 

SLICE_X67Y34/B5FF - 
CLASS: bel, 
NAME: SLICE_X67Y34/B5FF, 
TYPE: FF_INIT, 

SLICE_X67Y34/CFF - 
CLASS: bel, 
NAME: SLICE_X67Y34/CFF, 
TYPE: REG_INIT, 

SLICE_X68Y35/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1*(~A2)*(~A4)*A6)+(A5*A1*(~A2)*(~A4)*(~A6)*A3)+(A5*(~A1)*(~A2)*(~A4)*(~A6)*A3)+((~A5)*A1*(~A2)*(~A4)*(~A6)*A3)+((~A5)*(~A1)*(~A2)*(~A4)*A6)+((~A5)*(~A1)*(~A2)*(~A4)*(~A6)*A3) , 
NAME: SLICE_X68Y35/A6LUT, 
TYPE: LUT6, 

SLICE_X68Y35/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*(~A2)*(~A4)*A6)+(A3*(~A2)*(~A4)*(~A6)*A5)+((~A3)*(~A2)*(~A4)*(~A6)*A5) , 
NAME: SLICE_X68Y35/B6LUT, 
TYPE: LUT6, 

SLICE_X68Y35/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*(~A6)*(~A4)*A2)+(A1*(~A6)*(~A4)*(~A2)*A5)+((~A1)*(~A6)*(~A4)*(~A2)*A5) , 
NAME: SLICE_X68Y35/C6LUT, 
TYPE: LUT6, 

SLICE_X68Y35/AFF - 
CLASS: bel, 
NAME: SLICE_X68Y35/AFF, 
TYPE: REG_INIT, 

SLICE_X68Y35/BFF - 
CLASS: bel, 
NAME: SLICE_X68Y35/BFF, 
TYPE: REG_INIT, 

SLICE_X68Y35/CFF - 
CLASS: bel, 
NAME: SLICE_X68Y35/CFF, 
TYPE: REG_INIT, 

SLICE_X66Y32/AFF - 
CLASS: bel, 
NAME: SLICE_X66Y32/AFF, 
TYPE: REG_INIT, 

SLICE_X69Y30/AFF - 
CLASS: bel, 
NAME: SLICE_X69Y30/AFF, 
TYPE: REG_INIT, 

SLICE_X69Y30/A5FF - 
CLASS: bel, 
NAME: SLICE_X69Y30/A5FF, 
TYPE: FF_INIT, 

SLICE_X69Y30/BFF - 
CLASS: bel, 
NAME: SLICE_X69Y30/BFF, 
TYPE: REG_INIT, 

SLICE_X69Y30/B5FF - 
CLASS: bel, 
NAME: SLICE_X69Y30/B5FF, 
TYPE: FF_INIT, 

SLICE_X66Y32/BFF - 
CLASS: bel, 
NAME: SLICE_X66Y32/BFF, 
TYPE: REG_INIT, 

SLICE_X66Y32/B5FF - 
CLASS: bel, 
NAME: SLICE_X66Y32/B5FF, 
TYPE: FF_INIT, 

SLICE_X64Y33/AFF - 
CLASS: bel, 
NAME: SLICE_X64Y33/AFF, 
TYPE: REG_INIT, 

SLICE_X64Y33/A5FF - 
CLASS: bel, 
NAME: SLICE_X64Y33/A5FF, 
TYPE: FF_INIT, 

SLICE_X64Y33/BFF - 
CLASS: bel, 
NAME: SLICE_X64Y33/BFF, 
TYPE: REG_INIT, 

SLICE_X64Y33/B5FF - 
CLASS: bel, 
NAME: SLICE_X64Y33/B5FF, 
TYPE: FF_INIT, 

SLICE_X66Y32/CFF - 
CLASS: bel, 
NAME: SLICE_X66Y32/CFF, 
TYPE: REG_INIT, 

SLICE_X64Y33/CFF - 
CLASS: bel, 
NAME: SLICE_X64Y33/CFF, 
TYPE: REG_INIT, 

SLICE_X66Y32/DFF - 
CLASS: bel, 
NAME: SLICE_X66Y32/DFF, 
TYPE: REG_INIT, 

SLICE_X64Y31/AFF - 
CLASS: bel, 
NAME: SLICE_X64Y31/AFF, 
TYPE: REG_INIT, 

SLICE_X67Y30/AFF - 
CLASS: bel, 
NAME: SLICE_X67Y30/AFF, 
TYPE: REG_INIT, 

SLICE_X64Y31/BFF - 
CLASS: bel, 
NAME: SLICE_X64Y31/BFF, 
TYPE: REG_INIT, 

SLICE_X63Y31/AFF - 
CLASS: bel, 
NAME: SLICE_X63Y31/AFF, 
TYPE: REG_INIT, 

SLICE_X67Y30/CFF - 
CLASS: bel, 
NAME: SLICE_X67Y30/CFF, 
TYPE: REG_INIT, 

SLICE_X63Y31/A5FF - 
CLASS: bel, 
NAME: SLICE_X63Y31/A5FF, 
TYPE: FF_INIT, 

SLICE_X64Y31/B5FF - 
CLASS: bel, 
NAME: SLICE_X64Y31/B5FF, 
TYPE: FF_INIT, 

SLICE_X67Y30/A5FF - 
CLASS: bel, 
NAME: SLICE_X67Y30/A5FF, 
TYPE: FF_INIT, 

SLICE_X66Y32/A5FF - 
CLASS: bel, 
NAME: SLICE_X66Y32/A5FF, 
TYPE: FF_INIT, 

SLICE_X64Y31/A5FF - 
CLASS: bel, 
NAME: SLICE_X64Y31/A5FF, 
TYPE: FF_INIT, 

SLICE_X66Y32/D5FF - 
CLASS: bel, 
NAME: SLICE_X66Y32/D5FF, 
TYPE: FF_INIT, 

SLICE_X64Y31/CFF - 
CLASS: bel, 
NAME: SLICE_X64Y31/CFF, 
TYPE: REG_INIT, 

SLICE_X64Y31/C5FF - 
CLASS: bel, 
NAME: SLICE_X64Y31/C5FF, 
TYPE: FF_INIT, 

SLICE_X67Y30/BFF - 
CLASS: bel, 
NAME: SLICE_X67Y30/BFF, 
TYPE: REG_INIT, 

SLICE_X67Y30/B5FF - 
CLASS: bel, 
NAME: SLICE_X67Y30/B5FF, 
TYPE: FF_INIT, 

SLICE_X66Y32/C5FF - 
CLASS: bel, 
NAME: SLICE_X66Y32/C5FF, 
TYPE: FF_INIT, 

SLICE_X69Y30/CFF - 
CLASS: bel, 
NAME: SLICE_X69Y30/CFF, 
TYPE: REG_INIT, 

SLICE_X69Y30/C5FF - 
CLASS: bel, 
NAME: SLICE_X69Y30/C5FF, 
TYPE: FF_INIT, 

SLICE_X68Y35/DFF - 
CLASS: bel, 
NAME: SLICE_X68Y35/DFF, 
TYPE: REG_INIT, 

SLICE_X63Y36/AFF - 
CLASS: bel, 
NAME: SLICE_X63Y36/AFF, 
TYPE: REG_INIT, 

SLICE_X66Y33/AFF - 
CLASS: bel, 
NAME: SLICE_X66Y33/AFF, 
TYPE: REG_INIT, 

SLICE_X64Y32/AFF - 
CLASS: bel, 
NAME: SLICE_X64Y32/AFF, 
TYPE: REG_INIT, 

SLICE_X61Y34/AFF - 
CLASS: bel, 
NAME: SLICE_X61Y34/AFF, 
TYPE: REG_INIT, 

SLICE_X59Y36/AFF - 
CLASS: bel, 
NAME: SLICE_X59Y36/AFF, 
TYPE: REG_INIT, 

SLICE_X59Y36/DFF - 
CLASS: bel, 
NAME: SLICE_X59Y36/DFF, 
TYPE: REG_INIT, 

SLICE_X58Y36/AFF - 
CLASS: bel, 
NAME: SLICE_X58Y36/AFF, 
TYPE: REG_INIT, 

SLICE_X59Y36/BFF - 
CLASS: bel, 
NAME: SLICE_X59Y36/BFF, 
TYPE: REG_INIT, 

SLICE_X59Y36/CFF - 
CLASS: bel, 
NAME: SLICE_X59Y36/CFF, 
TYPE: REG_INIT, 

SLICE_X58Y35/AFF - 
CLASS: bel, 
NAME: SLICE_X58Y35/AFF, 
TYPE: REG_INIT, 

SLICE_X58Y35/BFF - 
CLASS: bel, 
NAME: SLICE_X58Y35/BFF, 
TYPE: REG_INIT, 

SLICE_X58Y35/CFF - 
CLASS: bel, 
NAME: SLICE_X58Y35/CFF, 
TYPE: REG_INIT, 

SLICE_X58Y33/A5FF - 
CLASS: bel, 
NAME: SLICE_X58Y33/A5FF, 
TYPE: FF_INIT, 

SLICE_X64Y35/A5FF - 
CLASS: bel, 
NAME: SLICE_X64Y35/A5FF, 
TYPE: FF_INIT, 

SLICE_X58Y33/AFF - 
CLASS: bel, 
NAME: SLICE_X58Y33/AFF, 
TYPE: REG_INIT, 

SLICE_X58Y33/BFF - 
CLASS: bel, 
NAME: SLICE_X58Y33/BFF, 
TYPE: REG_INIT, 

SLICE_X58Y32/AFF - 
CLASS: bel, 
NAME: SLICE_X58Y32/AFF, 
TYPE: REG_INIT, 

SLICE_X58Y31/AFF - 
CLASS: bel, 
NAME: SLICE_X58Y31/AFF, 
TYPE: REG_INIT, 

SLICE_X58Y31/BFF - 
CLASS: bel, 
NAME: SLICE_X58Y31/BFF, 
TYPE: REG_INIT, 

SLICE_X59Y32/AFF - 
CLASS: bel, 
NAME: SLICE_X59Y32/AFF, 
TYPE: REG_INIT, 

SLICE_X59Y32/BFF - 
CLASS: bel, 
NAME: SLICE_X59Y32/BFF, 
TYPE: REG_INIT, 

SLICE_X59Y32/CFF - 
CLASS: bel, 
NAME: SLICE_X59Y32/CFF, 
TYPE: REG_INIT, 

SLICE_X58Y33/B5FF - 
CLASS: bel, 
NAME: SLICE_X58Y33/B5FF, 
TYPE: FF_INIT, 

SLICE_X62Y32/B5FF - 
CLASS: bel, 
NAME: SLICE_X62Y32/B5FF, 
TYPE: FF_INIT, 

SLICE_X61Y34/A5FF - 
CLASS: bel, 
NAME: SLICE_X61Y34/A5FF, 
TYPE: FF_INIT, 

SLICE_X66Y33/CFF - 
CLASS: bel, 
NAME: SLICE_X66Y33/CFF, 
TYPE: REG_INIT, 

SLICE_X59Y35/AFF - 
CLASS: bel, 
NAME: SLICE_X59Y35/AFF, 
TYPE: REG_INIT, 

SLICE_X59Y35/CFF - 
CLASS: bel, 
NAME: SLICE_X59Y35/CFF, 
TYPE: REG_INIT, 

SLICE_X59Y35/BFF - 
CLASS: bel, 
NAME: SLICE_X59Y35/BFF, 
TYPE: REG_INIT, 

SLICE_X60Y35/AFF - 
CLASS: bel, 
NAME: SLICE_X60Y35/AFF, 
TYPE: REG_INIT, 

SLICE_X60Y35/CFF - 
CLASS: bel, 
NAME: SLICE_X60Y35/CFF, 
TYPE: REG_INIT, 

SLICE_X64Y39/AFF - 
CLASS: bel, 
NAME: SLICE_X64Y39/AFF, 
TYPE: REG_INIT, 

SLICE_X62Y38/AFF - 
CLASS: bel, 
NAME: SLICE_X62Y38/AFF, 
TYPE: REG_INIT, 

SLICE_X62Y38/BFF - 
CLASS: bel, 
NAME: SLICE_X62Y38/BFF, 
TYPE: REG_INIT, 

SLICE_X61Y34/BFF - 
CLASS: bel, 
NAME: SLICE_X61Y34/BFF, 
TYPE: REG_INIT, 

SLICE_X65Y32/AFF - 
CLASS: bel, 
NAME: SLICE_X65Y32/AFF, 
TYPE: REG_INIT, 

SLICE_X65Y32/BFF - 
CLASS: bel, 
NAME: SLICE_X65Y32/BFF, 
TYPE: REG_INIT, 

SLICE_X65Y33/AFF - 
CLASS: bel, 
NAME: SLICE_X65Y33/AFF, 
TYPE: REG_INIT, 

SLICE_X64Y32/BFF - 
CLASS: bel, 
NAME: SLICE_X64Y32/BFF, 
TYPE: REG_INIT, 

SLICE_X64Y32/CFF - 
CLASS: bel, 
NAME: SLICE_X64Y32/CFF, 
TYPE: REG_INIT, 

SLICE_X64Y32/DFF - 
CLASS: bel, 
NAME: SLICE_X64Y32/DFF, 
TYPE: REG_INIT, 

SLICE_X62Y32/AFF - 
CLASS: bel, 
NAME: SLICE_X62Y32/AFF, 
TYPE: REG_INIT, 

SLICE_X62Y32/BFF - 
CLASS: bel, 
NAME: SLICE_X62Y32/BFF, 
TYPE: REG_INIT, 

SLICE_X65Y33/A5FF - 
CLASS: bel, 
NAME: SLICE_X65Y33/A5FF, 
TYPE: FF_INIT, 

SLICE_X68Y37/BFF - 
CLASS: bel, 
NAME: SLICE_X68Y37/BFF, 
TYPE: REG_INIT, 

SLICE_X61Y35/AFF - 
CLASS: bel, 
NAME: SLICE_X61Y35/AFF, 
TYPE: REG_INIT, 

SLICE_X64Y35/AFF - 
CLASS: bel, 
NAME: SLICE_X64Y35/AFF, 
TYPE: REG_INIT, 

SLICE_X60Y37/AFF - 
CLASS: bel, 
NAME: SLICE_X60Y37/AFF, 
TYPE: REG_INIT, 

SLICE_X68Y37/CFF - 
CLASS: bel, 
NAME: SLICE_X68Y37/CFF, 
TYPE: REG_INIT, 

SLICE_X68Y37/DFF - 
CLASS: bel, 
NAME: SLICE_X68Y37/DFF, 
TYPE: REG_INIT, 

SLICE_X70Y38/BFF - 
CLASS: bel, 
NAME: SLICE_X70Y38/BFF, 
TYPE: REG_INIT, 

SLICE_X64Y35/BFF - 
CLASS: bel, 
NAME: SLICE_X64Y35/BFF, 
TYPE: REG_INIT, 

SLICE_X71Y30/AFF - 
CLASS: bel, 
NAME: SLICE_X71Y30/AFF, 
TYPE: REG_INIT, 

SLICE_X70Y29/AFF - 
CLASS: bel, 
NAME: SLICE_X70Y29/AFF, 
TYPE: REG_INIT, 

SLICE_X69Y28/DFF - 
CLASS: bel, 
NAME: SLICE_X69Y28/DFF, 
TYPE: REG_INIT, 

SLICE_X71Y30/BFF - 
CLASS: bel, 
NAME: SLICE_X71Y30/BFF, 
TYPE: REG_INIT, 

SLICE_X68Y28/DFF - 
CLASS: bel, 
NAME: SLICE_X68Y28/DFF, 
TYPE: REG_INIT, 

SLICE_X65Y29/CFF - 
CLASS: bel, 
NAME: SLICE_X65Y29/CFF, 
TYPE: REG_INIT, 

SLICE_X65Y29/DFF - 
CLASS: bel, 
NAME: SLICE_X65Y29/DFF, 
TYPE: REG_INIT, 

SLICE_X65Y30/CFF - 
CLASS: bel, 
NAME: SLICE_X65Y30/CFF, 
TYPE: REG_INIT, 

SLICE_X62Y36/AFF - 
CLASS: bel, 
NAME: SLICE_X62Y36/AFF, 
TYPE: REG_INIT, 

SLICE_X64Y35/CFF - 
CLASS: bel, 
NAME: SLICE_X64Y35/CFF, 
TYPE: REG_INIT, 

SLICE_X60Y37/BFF - 
CLASS: bel, 
NAME: SLICE_X60Y37/BFF, 
TYPE: REG_INIT, 

SLICE_X62Y36/BFF - 
CLASS: bel, 
NAME: SLICE_X62Y36/BFF, 
TYPE: REG_INIT, 

SLICE_X60Y37/CFF - 
CLASS: bel, 
NAME: SLICE_X60Y37/CFF, 
TYPE: REG_INIT, 

SLICE_X61Y35/BFF - 
CLASS: bel, 
NAME: SLICE_X61Y35/BFF, 
TYPE: REG_INIT, 

SLICE_X60Y34/AFF - 
CLASS: bel, 
NAME: SLICE_X60Y34/AFF, 
TYPE: REG_INIT, 

SLICE_X62Y34/AFF - 
CLASS: bel, 
NAME: SLICE_X62Y34/AFF, 
TYPE: REG_INIT, 

SLICE_X60Y33/AFF - 
CLASS: bel, 
NAME: SLICE_X60Y33/AFF, 
TYPE: REG_INIT, 

SLICE_X60Y31/CFF - 
CLASS: bel, 
NAME: SLICE_X60Y31/CFF, 
TYPE: REG_INIT, 

SLICE_X60Y31/DFF - 
CLASS: bel, 
NAME: SLICE_X60Y31/DFF, 
TYPE: REG_INIT, 

SLICE_X63Y28/CFF - 
CLASS: bel, 
NAME: SLICE_X63Y28/CFF, 
TYPE: REG_INIT, 

SLICE_X65Y30/DFF - 
CLASS: bel, 
NAME: SLICE_X65Y30/DFF, 
TYPE: REG_INIT, 

SLICE_X63Y29/DFF - 
CLASS: bel, 
NAME: SLICE_X63Y29/DFF, 
TYPE: REG_INIT, 

SLICE_X60Y33/BFF - 
CLASS: bel, 
NAME: SLICE_X60Y33/BFF, 
TYPE: REG_INIT, 

SLICE_X60Y33/CFF - 
CLASS: bel, 
NAME: SLICE_X60Y33/CFF, 
TYPE: REG_INIT, 

SLICE_X71Y36/AFF - 
CLASS: bel, 
NAME: SLICE_X71Y36/AFF, 
TYPE: REG_INIT, 

SLICE_X69Y39/AFF - 
CLASS: bel, 
NAME: SLICE_X69Y39/AFF, 
TYPE: REG_INIT, 

SLICE_X67Y39/AFF - 
CLASS: bel, 
NAME: SLICE_X67Y39/AFF, 
TYPE: REG_INIT, 

SLICE_X71Y36/BFF - 
CLASS: bel, 
NAME: SLICE_X71Y36/BFF, 
TYPE: REG_INIT, 

SLICE_X69Y39/BFF - 
CLASS: bel, 
NAME: SLICE_X69Y39/BFF, 
TYPE: REG_INIT, 

SLICE_X67Y39/BFF - 
CLASS: bel, 
NAME: SLICE_X67Y39/BFF, 
TYPE: REG_INIT, 

SLICE_X65Y37/AFF - 
CLASS: bel, 
NAME: SLICE_X65Y37/AFF, 
TYPE: REG_INIT, 

SLICE_X69Y39/CFF - 
CLASS: bel, 
NAME: SLICE_X69Y39/CFF, 
TYPE: REG_INIT, 

SLICE_X69Y39/DFF - 
CLASS: bel, 
NAME: SLICE_X69Y39/DFF, 
TYPE: REG_INIT, 

SLICE_X67Y39/CFF - 
CLASS: bel, 
NAME: SLICE_X67Y39/CFF, 
TYPE: REG_INIT, 

SLICE_X71Y36/CFF - 
CLASS: bel, 
NAME: SLICE_X71Y36/CFF, 
TYPE: REG_INIT, 

SLICE_X69Y39/B5FF - 
CLASS: bel, 
NAME: SLICE_X69Y39/B5FF, 
TYPE: FF_INIT, 

SLICE_X67Y39/DFF - 
CLASS: bel, 
NAME: SLICE_X67Y39/DFF, 
TYPE: REG_INIT, 

SLICE_X65Y37/BFF - 
CLASS: bel, 
NAME: SLICE_X65Y37/BFF, 
TYPE: REG_INIT, 

SLICE_X71Y36/DFF - 
CLASS: bel, 
NAME: SLICE_X71Y36/DFF, 
TYPE: REG_INIT, 

SLICE_X69Y39/C5FF - 
CLASS: bel, 
NAME: SLICE_X69Y39/C5FF, 
TYPE: FF_INIT, 

SLICE_X70Y32/AFF - 
CLASS: bel, 
NAME: SLICE_X70Y32/AFF, 
TYPE: REG_INIT, 

SLICE_X66Y33/A5FF - 
CLASS: bel, 
NAME: SLICE_X66Y33/A5FF, 
TYPE: FF_INIT, 

SLICE_X68Y34/A5FF - 
CLASS: bel, 
NAME: SLICE_X68Y34/A5FF, 
TYPE: FF_INIT, 

SLICE_X71Y34/AFF - 
CLASS: bel, 
NAME: SLICE_X71Y34/AFF, 
TYPE: REG_INIT, 

SLICE_X70Y34/AFF - 
CLASS: bel, 
NAME: SLICE_X70Y34/AFF, 
TYPE: REG_INIT, 

SLICE_X69Y31/AFF - 
CLASS: bel, 
NAME: SLICE_X69Y31/AFF, 
TYPE: REG_INIT, 

SLICE_X73Y32/AFF - 
CLASS: bel, 
NAME: SLICE_X73Y32/AFF, 
TYPE: REG_INIT, 

SLICE_X71Y33/AFF - 
CLASS: bel, 
NAME: SLICE_X71Y33/AFF, 
TYPE: REG_INIT, 

SLICE_X71Y33/BFF - 
CLASS: bel, 
NAME: SLICE_X71Y33/BFF, 
TYPE: REG_INIT, 

SLICE_X67Y33/AFF - 
CLASS: bel, 
NAME: SLICE_X67Y33/AFF, 
TYPE: REG_INIT, 

SLICE_X73Y31/AFF - 
CLASS: bel, 
NAME: SLICE_X73Y31/AFF, 
TYPE: REG_INIT, 

SLICE_X69Y31/BFF - 
CLASS: bel, 
NAME: SLICE_X69Y31/BFF, 
TYPE: REG_INIT, 

SLICE_X69Y31/CFF - 
CLASS: bel, 
NAME: SLICE_X69Y31/CFF, 
TYPE: REG_INIT, 

SLICE_X73Y31/BFF - 
CLASS: bel, 
NAME: SLICE_X73Y31/BFF, 
TYPE: REG_INIT, 

SLICE_X67Y33/BFF - 
CLASS: bel, 
NAME: SLICE_X67Y33/BFF, 
TYPE: REG_INIT, 

SLICE_X67Y33/CFF - 
CLASS: bel, 
NAME: SLICE_X67Y33/CFF, 
TYPE: REG_INIT, 

SLICE_X67Y33/DFF - 
CLASS: bel, 
NAME: SLICE_X67Y33/DFF, 
TYPE: REG_INIT, 

SLICE_X67Y33/A5FF - 
CLASS: bel, 
NAME: SLICE_X67Y33/A5FF, 
TYPE: FF_INIT, 

SLICE_X67Y33/B5FF - 
CLASS: bel, 
NAME: SLICE_X67Y33/B5FF, 
TYPE: FF_INIT, 

SLICE_X69Y31/DFF - 
CLASS: bel, 
NAME: SLICE_X69Y31/DFF, 
TYPE: REG_INIT, 

SLICE_X69Y31/B5FF - 
CLASS: bel, 
NAME: SLICE_X69Y31/B5FF, 
TYPE: FF_INIT, 

SLICE_X73Y32/BFF - 
CLASS: bel, 
NAME: SLICE_X73Y32/BFF, 
TYPE: REG_INIT, 

SLICE_X67Y33/C5FF - 
CLASS: bel, 
NAME: SLICE_X67Y33/C5FF, 
TYPE: FF_INIT, 

SLICE_X69Y31/C5FF - 
CLASS: bel, 
NAME: SLICE_X69Y31/C5FF, 
TYPE: FF_INIT, 

SLICE_X73Y31/CFF - 
CLASS: bel, 
NAME: SLICE_X73Y31/CFF, 
TYPE: REG_INIT, 

SLICE_X71Y35/AFF - 
CLASS: bel, 
NAME: SLICE_X71Y35/AFF, 
TYPE: REG_INIT, 

SLICE_X72Y34/AFF - 
CLASS: bel, 
NAME: SLICE_X72Y34/AFF, 
TYPE: REG_INIT, 

SLICE_X69Y32/AFF - 
CLASS: bel, 
NAME: SLICE_X69Y32/AFF, 
TYPE: REG_INIT, 

SLICE_X72Y32/AFF - 
CLASS: bel, 
NAME: SLICE_X72Y32/AFF, 
TYPE: REG_INIT, 

SLICE_X68Y33/AFF - 
CLASS: bel, 
NAME: SLICE_X68Y33/AFF, 
TYPE: REG_INIT, 

SLICE_X68Y33/BFF - 
CLASS: bel, 
NAME: SLICE_X68Y33/BFF, 
TYPE: REG_INIT, 

SLICE_X68Y33/CFF - 
CLASS: bel, 
NAME: SLICE_X68Y33/CFF, 
TYPE: REG_INIT, 

SLICE_X72Y31/AFF - 
CLASS: bel, 
NAME: SLICE_X72Y31/AFF, 
TYPE: REG_INIT, 

SLICE_X72Y31/BFF - 
CLASS: bel, 
NAME: SLICE_X72Y31/BFF, 
TYPE: REG_INIT, 

SLICE_X72Y31/CFF - 
CLASS: bel, 
NAME: SLICE_X72Y31/CFF, 
TYPE: REG_INIT, 

SLICE_X72Y31/DFF - 
CLASS: bel, 
NAME: SLICE_X72Y31/DFF, 
TYPE: REG_INIT, 

SLICE_X68Y33/DFF - 
CLASS: bel, 
NAME: SLICE_X68Y33/DFF, 
TYPE: REG_INIT, 

SLICE_X68Y33/A5FF - 
CLASS: bel, 
NAME: SLICE_X68Y33/A5FF, 
TYPE: FF_INIT, 

SLICE_X69Y32/BFF - 
CLASS: bel, 
NAME: SLICE_X69Y32/BFF, 
TYPE: REG_INIT, 

SLICE_X69Y32/CFF - 
CLASS: bel, 
NAME: SLICE_X69Y32/CFF, 
TYPE: REG_INIT, 

SLICE_X68Y33/B5FF - 
CLASS: bel, 
NAME: SLICE_X68Y33/B5FF, 
TYPE: FF_INIT, 

SLICE_X69Y32/DFF - 
CLASS: bel, 
NAME: SLICE_X69Y32/DFF, 
TYPE: REG_INIT, 

SLICE_X69Y32/B5FF - 
CLASS: bel, 
NAME: SLICE_X69Y32/B5FF, 
TYPE: FF_INIT, 

SLICE_X72Y32/BFF - 
CLASS: bel, 
NAME: SLICE_X72Y32/BFF, 
TYPE: REG_INIT, 

SLICE_X69Y32/C5FF - 
CLASS: bel, 
NAME: SLICE_X69Y32/C5FF, 
TYPE: FF_INIT, 

SLICE_X69Y32/D5FF - 
CLASS: bel, 
NAME: SLICE_X69Y32/D5FF, 
TYPE: FF_INIT, 

SLICE_X72Y31/A5FF - 
CLASS: bel, 
NAME: SLICE_X72Y31/A5FF, 
TYPE: FF_INIT, 

SLICE_X71Y35/BFF - 
CLASS: bel, 
NAME: SLICE_X71Y35/BFF, 
TYPE: REG_INIT, 

SLICE_X68Y33/C5FF - 
CLASS: bel, 
NAME: SLICE_X68Y33/C5FF, 
TYPE: FF_INIT, 

SLICE_X66Y34/CFF - 
CLASS: bel, 
NAME: SLICE_X66Y34/CFF, 
TYPE: REG_INIT, 

SLICE_X71Y35/CFF - 
CLASS: bel, 
NAME: SLICE_X71Y35/CFF, 
TYPE: REG_INIT, 

SLICE_X70Y33/BFF - 
CLASS: bel, 
NAME: SLICE_X70Y33/BFF, 
TYPE: REG_INIT, 

SLICE_X70Y33/B5FF - 
CLASS: bel, 
NAME: SLICE_X70Y33/B5FF, 
TYPE: FF_INIT, 

SLICE_X68Y32/A5FF - 
CLASS: bel, 
NAME: SLICE_X68Y32/A5FF, 
TYPE: FF_INIT, 

SLICE_X71Y31/A5FF - 
CLASS: bel, 
NAME: SLICE_X71Y31/A5FF, 
TYPE: FF_INIT, 

SLICE_X70Y33/AFF - 
CLASS: bel, 
NAME: SLICE_X70Y33/AFF, 
TYPE: REG_INIT, 

SLICE_X68Y32/DFF - 
CLASS: bel, 
NAME: SLICE_X68Y32/DFF, 
TYPE: REG_INIT, 

SLICE_X71Y31/AFF - 
CLASS: bel, 
NAME: SLICE_X71Y31/AFF, 
TYPE: REG_INIT, 

SLICE_X71Y31/BFF - 
CLASS: bel, 
NAME: SLICE_X71Y31/BFF, 
TYPE: REG_INIT, 

SLICE_X70Y31/AFF - 
CLASS: bel, 
NAME: SLICE_X70Y31/AFF, 
TYPE: REG_INIT, 

SLICE_X70Y31/BFF - 
CLASS: bel, 
NAME: SLICE_X70Y31/BFF, 
TYPE: REG_INIT, 

SLICE_X65Y31/AFF - 
CLASS: bel, 
NAME: SLICE_X65Y31/AFF, 
TYPE: REG_INIT, 

SLICE_X65Y31/BFF - 
CLASS: bel, 
NAME: SLICE_X65Y31/BFF, 
TYPE: REG_INIT, 

SLICE_X65Y31/CFF - 
CLASS: bel, 
NAME: SLICE_X65Y31/CFF, 
TYPE: REG_INIT, 

SLICE_X68Y32/AFF - 
CLASS: bel, 
NAME: SLICE_X68Y32/AFF, 
TYPE: REG_INIT, 

SLICE_X68Y32/BFF - 
CLASS: bel, 
NAME: SLICE_X68Y32/BFF, 
TYPE: REG_INIT, 

SLICE_X70Y31/CFF - 
CLASS: bel, 
NAME: SLICE_X70Y31/CFF, 
TYPE: REG_INIT, 

SLICE_X68Y32/CFF - 
CLASS: bel, 
NAME: SLICE_X68Y32/CFF, 
TYPE: REG_INIT, 

SLICE_X71Y32/BFF - 
CLASS: bel, 
NAME: SLICE_X71Y32/BFF, 
TYPE: REG_INIT, 

SLICE_X65Y31/DFF - 
CLASS: bel, 
NAME: SLICE_X65Y31/DFF, 
TYPE: REG_INIT, 

SLICE_X70Y31/DFF - 
CLASS: bel, 
NAME: SLICE_X70Y31/DFF, 
TYPE: REG_INIT, 

SLICE_X71Y31/CFF - 
CLASS: bel, 
NAME: SLICE_X71Y31/CFF, 
TYPE: REG_INIT, 

SLICE_X63Y33/CFF - 
CLASS: bel, 
NAME: SLICE_X63Y33/CFF, 
TYPE: REG_INIT, 

SLICE_X63Y33/AFF - 
CLASS: bel, 
NAME: SLICE_X63Y33/AFF, 
TYPE: REG_INIT, 

SLICE_X63Y33/BFF - 
CLASS: bel, 
NAME: SLICE_X63Y33/BFF, 
TYPE: REG_INIT, 

SLICE_X63Y33/C5FF - 
CLASS: bel, 
NAME: SLICE_X63Y33/C5FF, 
TYPE: FF_INIT, 

SLICE_X65Y31/A5FF - 
CLASS: bel, 
NAME: SLICE_X65Y31/A5FF, 
TYPE: FF_INIT, 

SLICE_X69Y34/BFF - 
CLASS: bel, 
NAME: SLICE_X69Y34/BFF, 
TYPE: REG_INIT, 

SLICE_X66Y33/DFF - 
CLASS: bel, 
NAME: SLICE_X66Y33/DFF, 
TYPE: REG_INIT, 

SLICE_X68Y34/AFF - 
CLASS: bel, 
NAME: SLICE_X68Y34/AFF, 
TYPE: REG_INIT, 

SLICE_X69Y34/CFF - 
CLASS: bel, 
NAME: SLICE_X69Y34/CFF, 
TYPE: REG_INIT, 

SLICE_X69Y33/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*(~A4)*(~A1)*A3*(~A6)*A2)+(A5*(~A4)*(~A1)*(~A3)*A2)+((~A5)*(~A4)*A1*(~A3)*(~A2))+((~A5)*(~A4)*(~A1)*A3*(~A6)*A2)+((~A5)*(~A4)*(~A1)*(~A3)*A2) , 
NAME: SLICE_X69Y33/B6LUT, 
TYPE: LUT6, 

SLICE_X69Y33/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A3*(~A6)*(~A5)*A2*(~A4))+(A1*(~A3)*(~A6)*A5*(~A2))+(A1*(~A3)*(~A6)*(~A5)*A2*(~A4))+((~A1)*(~A6)*(~A5)*A2*(~A4)) , 
NAME: SLICE_X69Y33/C6LUT, 
TYPE: LUT6, 

SLICE_X69Y33/BFF - 
CLASS: bel, 
NAME: SLICE_X69Y33/BFF, 
TYPE: REG_INIT, 

SLICE_X69Y33/CFF - 
CLASS: bel, 
NAME: SLICE_X69Y33/CFF, 
TYPE: REG_INIT, 

SLICE_X70Y34/BFF - 
CLASS: bel, 
NAME: SLICE_X70Y34/BFF, 
TYPE: REG_INIT, 

SLICE_X70Y38/B5FF - 
CLASS: bel, 
NAME: SLICE_X70Y38/B5FF, 
TYPE: FF_INIT, 

SLICE_X58Y34/AFF - 
CLASS: bel, 
NAME: SLICE_X58Y34/AFF, 
TYPE: REG_INIT, 

SLICE_X70Y38/CFF - 
CLASS: bel, 
NAME: SLICE_X70Y38/CFF, 
TYPE: REG_INIT, 

SLICE_X70Y34/CFF - 
CLASS: bel, 
NAME: SLICE_X70Y34/CFF, 
TYPE: REG_INIT, 

SLICE_X58Y34/BFF - 
CLASS: bel, 
NAME: SLICE_X58Y34/BFF, 
TYPE: REG_INIT, 

SLICE_X68Y35/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A6)*(~A4)*A3*(~A5))+((~A6)*(~A4)*(~A3)*A1*A2) , 
NAME: SLICE_X68Y35/D6LUT, 
TYPE: LUT6, 

SLICE_X70Y35/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A5*A1*A2*A3) , 
NAME: SLICE_X70Y35/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X70Y35/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A4)+(A1*(~A4)*A5)+((~A1)*A6*A5)+((~A1)*(~A6)*A4)+((~A1)*(~A6)*(~A4)*A5) , 
NAME: SLICE_X70Y35/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X70Y34/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A5*(~A3)*(~A4)*A6*A2) , 
NAME: SLICE_X70Y34/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X70Y35/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A2)*A1*A6*A3*A5*A4) , 
NAME: SLICE_X70Y35/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X69Y38/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A4*A1)+(A6*A4*(~A1)*A3)+(A6*A4*(~A1)*(~A3)*A2)+(A6*(~A4)*A1*A2)+(A6*(~A4)*(~A1)*A3)+(A6*(~A4)*(~A1)*(~A3)*A2)+((~A6)*A4*A1*(~A2))+((~A6)*A4*(~A1)*A3*(~A2))+((~A6)*(~A4)*(~A1)*A3*(~A2)) , 
NAME: SLICE_X69Y38/C6LUT, 
TYPE: LUT6, 

SLICE_X69Y39/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A2*A5*A4) , 
NAME: SLICE_X69Y39/A5LUT, 
TYPE: LUT5, 

SLICE_X67Y38/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X67Y38/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X67Y38/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2*A1)+(A3*A2*(~A1)*A5*A6)+(A3*A2*(~A1)*A5*(~A6)*A4)+(A3*A2*(~A1)*(~A5)*(~A6)*A4)+(A3*(~A2)*A1*A6)+(A3*(~A2)*(~A1)*A5*A6)+(A3*(~A2)*(~A1)*A5*(~A6)*A4)+(A3*(~A2)*(~A1)*(~A5)*(~A6)*A4)+((~A3)*A2*A1*(~A6))+((~A3)*A2*(~A1)*A5*A6)+((~A3)*A2*(~A1)*A5*(~A6)*A4)+((~A3)*A2*(~A1)*(~A5)*(~A6)*A4)+((~A3)*(~A2)*(~A1)*A5*A6)+((~A3)*(~A2)*(~A1)*A5*(~A6)*A4)+((~A3)*(~A2)*(~A1)*(~A5)*(~A6)*A4) , 
NAME: SLICE_X67Y38/B6LUT, 
TYPE: LUT6, 

SLICE_X67Y38/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1*(~A3))+(A2*(~A1)*A6*A3)+(A2*(~A1)*A6*(~A3)*A5)+(A2*(~A1)*(~A6)*(~A3)*A5)+((~A2)*(~A1)*A6*A3)+((~A2)*(~A1)*A6*(~A3)*A5)+((~A2)*(~A1)*(~A6)*(~A3)*A5) , 
NAME: SLICE_X67Y38/A6LUT, 
TYPE: LUT6, 

SLICE_X69Y36/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2*A6)+(A5*A2*(~A6)*A1)+(A5*A2*(~A6)*(~A1)*A3)+(A5*(~A2)*A6*A3)+(A5*(~A2)*(~A6)*A1)+(A5*(~A2)*(~A6)*(~A1)*A3)+((~A5)*A2*A6*(~A3))+((~A5)*A2*(~A6)*A1*(~A3))+((~A5)*(~A2)*(~A6)*A1*(~A3)) , 
NAME: SLICE_X69Y36/A6LUT, 
TYPE: LUT6, 

SLICE_X67Y36/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A2*A5*A1)) , 
NAME: SLICE_X67Y36/A6LUT, 
TYPE: LUT6, 

SLICE_X69Y28/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X69Y28/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X69Y28/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1*A2)+(A6*A1*(~A2)*A5*A3)+(A6*A1*(~A2)*A5*(~A3)*A4)+(A6*A1*(~A2)*(~A5)*(~A3)*A4)+(A6*(~A1)*A2*A3)+(A6*(~A1)*(~A2)*A5*A3)+(A6*(~A1)*(~A2)*A5*(~A3)*A4)+(A6*(~A1)*(~A2)*(~A5)*(~A3)*A4)+((~A6)*A1*A2*(~A3))+((~A6)*A1*(~A2)*A5*A3)+((~A6)*A1*(~A2)*A5*(~A3)*A4)+((~A6)*A1*(~A2)*(~A5)*(~A3)*A4)+((~A6)*(~A1)*(~A2)*A5*A3)+((~A6)*(~A1)*(~A2)*A5*(~A3)*A4)+((~A6)*(~A1)*(~A2)*(~A5)*(~A3)*A4) , 
NAME: SLICE_X69Y28/B6LUT, 
TYPE: LUT6, 

SLICE_X69Y28/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A4*(~A5))+(A6*(~A4)*A3*A5)+(A6*(~A4)*A3*(~A5)*A2)+(A6*(~A4)*(~A3)*(~A5)*A2)+((~A6)*(~A4)*A3*A5)+((~A6)*(~A4)*A3*(~A5)*A2)+((~A6)*(~A4)*(~A3)*(~A5)*A2) , 
NAME: SLICE_X69Y28/A6LUT, 
TYPE: LUT6, 

SLICE_X71Y36/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A6*A2)+(A5*A6*(~A2)*A1)+(A5*A6*(~A2)*(~A1)*A3)+(A5*(~A6)*A2*A3)+(A5*(~A6)*(~A2)*A1)+(A5*(~A6)*(~A2)*(~A1)*A3)+((~A5)*A6*A2*(~A3))+((~A5)*A6*(~A2)*A1*(~A3))+((~A5)*(~A6)*(~A2)*A1*(~A3)) , 
NAME: SLICE_X71Y36/B6LUT, 
TYPE: LUT6, 

SLICE_X71Y36/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A3*A2*A5) , 
NAME: SLICE_X71Y36/A5LUT, 
TYPE: LUT5, 

SLICE_X71Y29/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X71Y29/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X71Y29/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2*A1)+(A5*A2*(~A1)*A6*(~A4))+(A5*(~A2)*A1*A4)+(A5*(~A2)*(~A1)*A6*(~A4))+((~A5)*A2*A1*(~A4))+((~A5)*A2*(~A1)*A6*(~A4))+((~A5)*(~A2)*(~A1)*A6*(~A4)) , 
NAME: SLICE_X71Y29/B6LUT, 
TYPE: LUT6, 

SLICE_X71Y29/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A3*(~A6))+(A5*(~A3)*A4*A6)+(A5*(~A3)*A4*(~A6)*A2)+(A5*(~A3)*(~A4)*(~A6)*A2)+((~A5)*(~A3)*A4*A6)+((~A5)*(~A3)*A4*(~A6)*A2)+((~A5)*(~A3)*(~A4)*(~A6)*A2) , 
NAME: SLICE_X71Y29/A6LUT, 
TYPE: LUT6, 

SLICE_X71Y36/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1*A6)+(A3*A1*(~A6)*A2)+(A3*A1*(~A6)*(~A2)*A5)+(A3*(~A1)*A6*A5)+(A3*(~A1)*(~A6)*A2)+(A3*(~A1)*(~A6)*(~A2)*A5)+((~A3)*A1*A6*(~A5))+((~A3)*A1*(~A6)*A2*(~A5))+((~A3)*(~A1)*(~A6)*A2*(~A5)) , 
NAME: SLICE_X71Y36/C6LUT, 
TYPE: LUT6, 

SLICE_X71Y36/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A3*A2*A5)) , 
NAME: SLICE_X71Y36/A6LUT, 
TYPE: LUT6, 

SLICE_X68Y28/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X68Y28/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X68Y28/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A4*A2)+(A1*A4*(~A2)*A5*(~A3))+(A1*(~A4)*A2*A3)+(A1*(~A4)*(~A2)*A5*(~A3))+((~A1)*A4*A2*(~A3))+((~A1)*A4*(~A2)*A5*(~A3))+((~A1)*(~A4)*(~A2)*A5*(~A3)) , 
NAME: SLICE_X68Y28/B6LUT, 
TYPE: LUT6, 

SLICE_X68Y28/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2*(~A5))+(A6*(~A2)*A3*A5)+(A6*(~A2)*A3*(~A5)*A4)+(A6*(~A2)*(~A3)*(~A5)*A4)+((~A6)*(~A2)*A3*A5)+((~A6)*(~A2)*A3*(~A5)*A4)+((~A6)*(~A2)*(~A3)*(~A5)*A4) , 
NAME: SLICE_X68Y28/A6LUT, 
TYPE: LUT6, 

SLICE_X69Y37/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1*A6)+(A2*A1*(~A6)*A4)+(A2*A1*(~A6)*(~A4)*A5)+(A2*(~A1)*A6*A5)+(A2*(~A1)*(~A6)*A4)+(A2*(~A1)*(~A6)*(~A4)*A5)+((~A2)*A1*A6*(~A5))+((~A2)*A1*(~A6)*A4*(~A5))+((~A2)*(~A1)*(~A6)*A4*(~A5)) , 
NAME: SLICE_X69Y37/C6LUT, 
TYPE: LUT6, 

SLICE_X69Y37/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A1*A4*A3)) , 
NAME: SLICE_X69Y37/A6LUT, 
TYPE: LUT6, 

SLICE_X66Y29/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X66Y29/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X66Y29/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A4*A6)+(A5*A4*(~A6)*A1*(~A3))+(A5*(~A4)*A6*A3)+(A5*(~A4)*(~A6)*A1*(~A3))+((~A5)*A4*A6*(~A3))+((~A5)*A4*(~A6)*A1*(~A3))+((~A5)*(~A4)*(~A6)*A1*(~A3)) , 
NAME: SLICE_X66Y29/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X66Y29/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6*(~A1))+(A2*(~A6)*A3*A1)+(A2*(~A6)*A3*(~A1)*A5)+(A2*(~A6)*(~A3)*(~A1)*A5)+((~A2)*(~A6)*A3*A1)+((~A2)*(~A6)*A3*(~A1)*A5)+((~A2)*(~A6)*(~A3)*(~A1)*A5) , 
NAME: SLICE_X66Y29/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X68Y36/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A4*A5)+(A6*A4*(~A5)*A2)+(A6*A4*(~A5)*(~A2)*A1)+(A6*(~A4)*A5*A1)+(A6*(~A4)*(~A5)*A2)+(A6*(~A4)*(~A5)*(~A2)*A1)+((~A6)*A4*A5*(~A1))+((~A6)*A4*(~A5)*A2*(~A1))+((~A6)*(~A4)*(~A5)*A2*(~A1)) , 
NAME: SLICE_X68Y36/D6LUT, 
TYPE: LUT6, 

SLICE_X68Y36/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A2*A1*A4)) , 
NAME: SLICE_X68Y36/C6LUT, 
TYPE: LUT6, 

SLICE_X65Y28/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X65Y28/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X65Y28/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A5*A1)+(A6*A5*(~A1)*A2*(~A3))+(A6*(~A5)*A1*A3)+(A6*(~A5)*(~A1)*A2*(~A3))+((~A6)*A5*A1*(~A3))+((~A6)*A5*(~A1)*A2*(~A3))+((~A6)*(~A5)*(~A1)*A2*(~A3)) , 
NAME: SLICE_X65Y28/B6LUT, 
TYPE: LUT6, 

SLICE_X65Y28/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6*(~A5))+(A2*(~A6)*A4*A5)+(A2*(~A6)*A4*(~A5)*A3)+(A2*(~A6)*(~A4)*(~A5)*A3)+((~A2)*(~A6)*A4*A5)+((~A2)*(~A6)*A4*(~A5)*A3)+((~A2)*(~A6)*(~A4)*(~A5)*A3) , 
NAME: SLICE_X65Y28/A6LUT, 
TYPE: LUT6, 

SLICE_X65Y37/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2*A4)+(A3*A2*(~A4)*A6)+(A3*A2*(~A4)*(~A6)*A5)+(A3*(~A2)*A4*A5)+(A3*(~A2)*(~A4)*A6)+(A3*(~A2)*(~A4)*(~A6)*A5)+((~A3)*A2*A4*(~A5))+((~A3)*A2*(~A4)*A6*(~A5))+((~A3)*(~A2)*(~A4)*A6*(~A5)) , 
NAME: SLICE_X65Y37/B6LUT, 
TYPE: LUT6, 

SLICE_X67Y36/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A2*A5*A1) , 
NAME: SLICE_X67Y36/A5LUT, 
TYPE: LUT5, 

SLICE_X65Y30/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X65Y30/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X65Y30/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A6*A2)+(A5*A6*(~A2)*A1*A3)+(A5*A6*(~A2)*A1*(~A3)*A4)+(A5*A6*(~A2)*(~A1)*(~A3)*A4)+(A5*(~A6)*A2*A3)+(A5*(~A6)*(~A2)*A1*A3)+(A5*(~A6)*(~A2)*A1*(~A3)*A4)+(A5*(~A6)*(~A2)*(~A1)*(~A3)*A4)+((~A5)*A6*A2*(~A3))+((~A5)*A6*(~A2)*A1*A3)+((~A5)*A6*(~A2)*A1*(~A3)*A4)+((~A5)*A6*(~A2)*(~A1)*(~A3)*A4)+((~A5)*(~A6)*(~A2)*A1*A3)+((~A5)*(~A6)*(~A2)*A1*(~A3)*A4)+((~A5)*(~A6)*(~A2)*(~A1)*(~A3)*A4) , 
NAME: SLICE_X65Y30/B6LUT, 
TYPE: LUT6, 

SLICE_X65Y30/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6*(~A5))+(A3*(~A6)*A2*A5)+(A3*(~A6)*A2*(~A5)*A4)+(A3*(~A6)*(~A2)*(~A5)*A4)+((~A3)*(~A6)*A2*A5)+((~A3)*(~A6)*A2*(~A5)*A4)+((~A3)*(~A6)*(~A2)*(~A5)*A4) , 
NAME: SLICE_X65Y30/A6LUT, 
TYPE: LUT6, 

SLICE_X65Y37/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2*(~A1)*A3*A4*(~A5))+(A6*(~A2)*(~A5))+((~A6)*A2*(~A1)*A3*A4*(~A5)) , 
NAME: SLICE_X65Y37/A6LUT, 
TYPE: LUT6, 

SLICE_X62Y36/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*(~A1)*A5)+((~A3)*A6*A2*(~A1)*A5)+((~A3)*A6*(~A2)*A1)+((~A3)*A6*(~A2)*(~A1)*A5)+((~A3)*(~A6)*(~A1)*A5) , 
NAME: SLICE_X62Y36/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y36/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1*A2)+(A6*A1*(~A2)*A5*(~A3))+(A6*(~A1)*A2*A3)+(A6*(~A1)*(~A2)*A5*(~A3))+((~A6)*A1*A2*(~A3))+((~A6)*A1*(~A2)*A5*(~A3))+((~A6)*(~A1)*(~A2)*A5*(~A3)) , 
NAME: SLICE_X62Y36/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X65Y35/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2*(~A4)*A1*A3*(~A5))+(A6*(~A2)*(~A5))+((~A6)*A2*(~A4)*A1*A3*(~A5)) , 
NAME: SLICE_X65Y35/C6LUT, 
TYPE: LUT6, 

SLICE_X65Y35/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*(~A1)*A3)+((~A6)*A2*A4*(~A1)*A3)+((~A6)*A2*(~A4)*A1)+((~A6)*A2*(~A4)*(~A1)*A3)+((~A6)*(~A2)*(~A1)*A3) , 
NAME: SLICE_X65Y35/D6LUT, 
TYPE: LUT6, 

SLICE_X64Y35/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A4*A3)+(A5*A4*(~A3)*A2*(~A6))+(A5*(~A4)*A3*A6)+(A5*(~A4)*(~A3)*A2*(~A6))+((~A5)*A4*A3*(~A6))+((~A5)*A4*(~A3)*A2*(~A6))+((~A5)*(~A4)*(~A3)*A2*(~A6)) , 
NAME: SLICE_X64Y35/D6LUT, 
TYPE: LUT6, 

SLICE_X63Y37/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A5*(~A4)*A2*A1*(~A6))+(A3*(~A5)*(~A6))+((~A3)*A5*(~A4)*A2*A1*(~A6)) , 
NAME: SLICE_X63Y37/B6LUT, 
TYPE: LUT6, 

SLICE_X61Y37/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*(~A1)*A2)+((~A6)*A3*A5*(~A1)*A2)+((~A6)*A3*(~A5)*A1)+((~A6)*A3*(~A5)*(~A1)*A2)+((~A6)*(~A3)*(~A1)*A2) , 
NAME: SLICE_X61Y37/C6LUT, 
TYPE: LUT6, 

SLICE_X61Y38/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4*A1)+(A2*A4*(~A1)*A6*(~A3))+(A2*(~A4)*A1*A3)+(A2*(~A4)*(~A1)*A6*(~A3))+((~A2)*A4*A1*(~A3))+((~A2)*A4*(~A1)*A6*(~A3))+((~A2)*(~A4)*(~A1)*A6*(~A3)) , 
NAME: SLICE_X61Y38/A6LUT, 
TYPE: LUT6, 

SLICE_X63Y36/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2*(~A3)*A4*A5*(~A1))+(A6*(~A2)*(~A1))+((~A6)*A2*(~A3)*A4*A5*(~A1)) , 
NAME: SLICE_X63Y36/B6LUT, 
TYPE: LUT6, 

SLICE_X63Y36/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*(~A1)*A6)+((~A5)*A3*A4*(~A1)*A6)+((~A5)*A3*(~A4)*A1)+((~A5)*A3*(~A4)*(~A1)*A6)+((~A5)*(~A3)*(~A1)*A6) , 
NAME: SLICE_X63Y36/C6LUT, 
TYPE: LUT6, 

SLICE_X63Y36/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4*A5)+(A2*A4*(~A5)*A6*(~A3))+(A2*(~A4)*A5*A3)+(A2*(~A4)*(~A5)*A6*(~A3))+((~A2)*A4*A5*(~A3))+((~A2)*A4*(~A5)*A6*(~A3))+((~A2)*(~A4)*(~A5)*A6*(~A3)) , 
NAME: SLICE_X63Y36/D6LUT, 
TYPE: LUT6, 

SLICE_X67Y39/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6*A5)+(A1*A6*(~A5)*A4)+(A1*A6*(~A5)*(~A4)*A2)+(A1*(~A6)*A5*A2)+(A1*(~A6)*(~A5)*A4)+(A1*(~A6)*(~A5)*(~A4)*A2)+((~A1)*A6*A5*(~A2))+((~A1)*A6*(~A5)*A4*(~A2))+((~A1)*(~A6)*(~A5)*A4*(~A2)) , 
NAME: SLICE_X67Y39/B6LUT, 
TYPE: LUT6, 

SLICE_X67Y39/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A2*A3*A1) , 
NAME: SLICE_X67Y39/A5LUT, 
TYPE: LUT5, 

SLICE_X63Y38/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X63Y38/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X63Y38/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A3*A2)+(A5*A3*(~A2)*A1*(~A6))+(A5*(~A3)*A2*A6)+(A5*(~A3)*(~A2)*A1*(~A6))+((~A5)*A3*A2*(~A6))+((~A5)*A3*(~A2)*A1*(~A6))+((~A5)*(~A3)*(~A2)*A1*(~A6)) , 
NAME: SLICE_X63Y38/B6LUT, 
TYPE: LUT6, 

SLICE_X63Y38/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1*(~A6))+(A5*(~A1)*A4*A6)+(A5*(~A1)*A4*(~A6)*A3)+(A5*(~A1)*(~A4)*(~A6)*A3)+((~A5)*(~A1)*A4*A6)+((~A5)*(~A1)*A4*(~A6)*A3)+((~A5)*(~A1)*(~A4)*(~A6)*A3) , 
NAME: SLICE_X63Y38/A6LUT, 
TYPE: LUT6, 

SLICE_X63Y37/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1*(~A2)*A6*A3*(~A4))+(A5*(~A1)*(~A4))+((~A5)*A1*(~A2)*A6*A3*(~A4)) , 
NAME: SLICE_X63Y37/C6LUT, 
TYPE: LUT6, 

SLICE_X61Y37/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*(~A2)*A3)+((~A1)*A6*A4*(~A2)*A3)+((~A1)*A6*(~A4)*A2)+((~A1)*A6*(~A4)*(~A2)*A3)+((~A1)*(~A6)*(~A2)*A3) , 
NAME: SLICE_X61Y37/D6LUT, 
TYPE: LUT6, 

SLICE_X60Y37/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A3*A2)+(A1*A3*(~A2)*A6*(~A5))+(A1*(~A3)*A2*A5)+(A1*(~A3)*(~A2)*A6*(~A5))+((~A1)*A3*A2*(~A5))+((~A1)*A3*(~A2)*A6*(~A5))+((~A1)*(~A3)*(~A2)*A6*(~A5)) , 
NAME: SLICE_X60Y37/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X63Y35/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A3*(~A1)*A6*A4*(~A2))+(A5*(~A3)*(~A2))+((~A5)*A3*(~A1)*A6*A4*(~A2)) , 
NAME: SLICE_X63Y35/B6LUT, 
TYPE: LUT6, 

SLICE_X61Y35/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*(~A1)*A5)+((~A3)*A6*A4*(~A1)*A5)+((~A3)*A6*(~A4)*A1)+((~A3)*A6*(~A4)*(~A1)*A5)+((~A3)*(~A6)*(~A1)*A5) , 
NAME: SLICE_X61Y35/C6LUT, 
TYPE: LUT6, 

SLICE_X61Y35/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2*A4)+(A3*A2*(~A4)*A1*(~A5))+(A3*(~A2)*A4*A5)+(A3*(~A2)*(~A4)*A1*(~A5))+((~A3)*A2*A4*(~A5))+((~A3)*A2*(~A4)*A1*(~A5))+((~A3)*(~A2)*(~A4)*A1*(~A5)) , 
NAME: SLICE_X61Y35/D6LUT, 
TYPE: LUT6, 

SLICE_X63Y37/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1*(~A5)*A6*A4*(~A2))+(A3*(~A1)*(~A2))+((~A3)*A1*(~A5)*A6*A4*(~A2)) , 
NAME: SLICE_X63Y37/D6LUT, 
TYPE: LUT6, 

SLICE_X60Y34/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*(~A5)*A6)+((~A1)*A4*A2*(~A5)*A6)+((~A1)*A4*(~A2)*A5)+((~A1)*A4*(~A2)*(~A5)*A6)+((~A1)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X60Y34/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X60Y34/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2*A5)+(A4*A2*(~A5)*A1*(~A3))+(A4*(~A2)*A5*A3)+(A4*(~A2)*(~A5)*A1*(~A3))+((~A4)*A2*A5*(~A3))+((~A4)*A2*(~A5)*A1*(~A3))+((~A4)*(~A2)*(~A5)*A1*(~A3)) , 
NAME: SLICE_X60Y34/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X63Y35/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A5*(~A3)*A4*A6*(~A2))+(A1*(~A5)*(~A2))+((~A1)*A5*(~A3)*A4*A6*(~A2)) , 
NAME: SLICE_X63Y35/C6LUT, 
TYPE: LUT6, 

SLICE_X62Y34/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*(~A1)*A5)+((~A3)*A4*A2*(~A1)*A5)+((~A3)*A4*(~A2)*A1)+((~A3)*A4*(~A2)*(~A1)*A5)+((~A3)*(~A4)*(~A1)*A5)) , 
NAME: SLICE_X62Y34/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y34/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A5*A2)+(A1*A5*(~A2)*A4*(~A6))+(A1*(~A5)*A2*A6)+(A1*(~A5)*(~A2)*A4*(~A6))+((~A1)*A5*A2*(~A6))+((~A1)*A5*(~A2)*A4*(~A6))+((~A1)*(~A5)*(~A2)*A4*(~A6)) , 
NAME: SLICE_X62Y34/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X65Y34/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A4*(~A6)*A1*A2*(~A3))+(A5*(~A4)*(~A3))+((~A5)*A4*(~A6)*A1*A2*(~A3)) , 
NAME: SLICE_X65Y34/A6LUT, 
TYPE: LUT6, 

SLICE_X61Y33/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X61Y33/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X61Y33/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3*A1)+(A4*A3*(~A1)*A2*(~A5))+(A4*(~A3)*A1*A5)+(A4*(~A3)*(~A1)*A2*(~A5))+((~A4)*A3*A1*(~A5))+((~A4)*A3*(~A1)*A2*(~A5))+((~A4)*(~A3)*(~A1)*A2*(~A5)) , 
NAME: SLICE_X61Y33/B6LUT, 
TYPE: LUT6, 

SLICE_X61Y33/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1*(~A4))+(A3*(~A1)*A2*A4)+(A3*(~A1)*A2*(~A4)*A5)+(A3*(~A1)*(~A2)*(~A4)*A5)+((~A3)*(~A1)*A2*A4)+((~A3)*(~A1)*A2*(~A4)*A5)+((~A3)*(~A1)*(~A2)*(~A4)*A5) , 
NAME: SLICE_X61Y33/A6LUT, 
TYPE: LUT6, 

SLICE_X63Y34/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2*(~A3)*A1*A5*(~A4))+(A6*(~A2)*(~A4))+((~A6)*A2*(~A3)*A1*A5*(~A4)) , 
NAME: SLICE_X63Y34/A6LUT, 
TYPE: LUT6, 

SLICE_X60Y30/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X60Y30/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X60Y30/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3*A1)+(A4*A3*(~A1)*A2*(~A5))+(A4*(~A3)*A1*A5)+(A4*(~A3)*(~A1)*A2*(~A5))+((~A4)*A3*A1*(~A5))+((~A4)*A3*(~A1)*A2*(~A5))+((~A4)*(~A3)*(~A1)*A2*(~A5)) , 
NAME: SLICE_X60Y30/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X60Y30/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1*(~A3))+(A5*(~A1)*A2*A3)+(A5*(~A1)*A2*(~A3)*A6)+(A5*(~A1)*(~A2)*(~A3)*A6)+((~A5)*(~A1)*A2*A3)+((~A5)*(~A1)*A2*(~A3)*A6)+((~A5)*(~A1)*(~A2)*(~A3)*A6) , 
NAME: SLICE_X60Y30/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X65Y34/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1*(~A6)*A2*A5*(~A4))+(A3*(~A1)*(~A4))+((~A3)*A1*(~A6)*A2*A5*(~A4)) , 
NAME: SLICE_X65Y34/B6LUT, 
TYPE: LUT6, 

SLICE_X61Y31/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X61Y31/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X61Y31/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1*A4)+(A3*A1*(~A4)*A6*(~A5))+(A3*(~A1)*A4*A5)+(A3*(~A1)*(~A4)*A6*(~A5))+((~A3)*A1*A4*(~A5))+((~A3)*A1*(~A4)*A6*(~A5))+((~A3)*(~A1)*(~A4)*A6*(~A5)) , 
NAME: SLICE_X61Y31/B6LUT, 
TYPE: LUT6, 

SLICE_X61Y31/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1*(~A5))+(A4*(~A1)*A2*A5)+(A4*(~A1)*A2*(~A5)*A6)+(A4*(~A1)*(~A2)*(~A5)*A6)+((~A4)*(~A1)*A2*A5)+((~A4)*(~A1)*A2*(~A5)*A6)+((~A4)*(~A1)*(~A2)*(~A5)*A6) , 
NAME: SLICE_X61Y31/A6LUT, 
TYPE: LUT6, 

SLICE_X64Y34/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A5*(~A2)*A4*A6*(~A1))+(A3*(~A5)*(~A1))+((~A3)*A5*(~A2)*A4*A6*(~A1)) , 
NAME: SLICE_X64Y34/D6LUT, 
TYPE: LUT6, 

SLICE_X63Y28/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X63Y28/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X63Y28/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A5*A2)+(A1*A5*(~A2)*A3*(~A6))+(A1*(~A5)*A2*A6)+(A1*(~A5)*(~A2)*A3*(~A6))+((~A1)*A5*A2*(~A6))+((~A1)*A5*(~A2)*A3*(~A6))+((~A1)*(~A5)*(~A2)*A3*(~A6)) , 
NAME: SLICE_X63Y28/B6LUT, 
TYPE: LUT6, 

SLICE_X63Y28/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3*(~A5))+(A4*(~A3)*A1*A5)+(A4*(~A3)*A1*(~A5)*A2)+(A4*(~A3)*(~A1)*(~A5)*A2)+((~A4)*(~A3)*A1*A5)+((~A4)*(~A3)*A1*(~A5)*A2)+((~A4)*(~A3)*(~A1)*(~A5)*A2) , 
NAME: SLICE_X63Y28/A6LUT, 
TYPE: LUT6, 

SLICE_X63Y34/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2*(~A6)*A1*A3*(~A4))+(A5*(~A2)*(~A4))+((~A5)*A2*(~A6)*A1*A3*(~A4)) , 
NAME: SLICE_X63Y34/B6LUT, 
TYPE: LUT6, 

SLICE_X63Y30/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X63Y30/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X63Y30/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A4*A1)+(A6*A4*(~A1)*A3)+(A6*A4*(~A1)*(~A3)*A5)+(A6*(~A4)*A1*A3)+(A6*(~A4)*(~A1)*A3)+(A6*(~A4)*(~A1)*(~A3)*A5)+((~A6)*A4*A1*(~A3))+((~A6)*A4*(~A1)*A3)+((~A6)*A4*(~A1)*(~A3)*A5)+((~A6)*(~A4)*(~A1)*A3)+((~A6)*(~A4)*(~A1)*(~A3)*A5) , 
NAME: SLICE_X63Y30/B6LUT, 
TYPE: LUT6, 

SLICE_X63Y30/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6*(~A5))+(A2*(~A6)*A3*A5)+(A2*(~A6)*A3*(~A5)*A1)+(A2*(~A6)*(~A3)*(~A5)*A1)+((~A2)*(~A6)*A3*A5)+((~A2)*(~A6)*A3*(~A5)*A1)+((~A2)*(~A6)*(~A3)*(~A5)*A1) , 
NAME: SLICE_X63Y30/A6LUT, 
TYPE: LUT6, 

SLICE_X65Y34/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A3*(~A2)*A5*A4*(~A6))+(A1*(~A3)*(~A6))+((~A1)*A3*(~A2)*A5*A4*(~A6)) , 
NAME: SLICE_X65Y34/C6LUT, 
TYPE: LUT6, 

SLICE_X63Y29/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X63Y29/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X63Y29/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4)+(A1*A2*(~A5)*(~A4)*A6)+(A1*(~A2)*A5*A4)+(A1*(~A2)*(~A5)*A4)+(A1*(~A2)*(~A5)*(~A4)*A6)+((~A1)*A2*A5*(~A4))+((~A1)*A2*(~A5)*A4)+((~A1)*A2*(~A5)*(~A4)*A6)+((~A1)*(~A2)*(~A5)*A4)+((~A1)*(~A2)*(~A5)*(~A4)*A6) , 
NAME: SLICE_X63Y29/B6LUT, 
TYPE: LUT6, 

SLICE_X63Y29/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A4*(~A2))+(A6*(~A4)*A3*A2)+(A6*(~A4)*A3*(~A2)*A5)+(A6*(~A4)*(~A3)*(~A2)*A5)+((~A6)*(~A4)*A3*A2)+((~A6)*(~A4)*A3*(~A2)*A5)+((~A6)*(~A4)*(~A3)*(~A2)*A5) , 
NAME: SLICE_X63Y29/A6LUT, 
TYPE: LUT6, 

SLICE_X69Y39/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1*A6)+(A3*A1*(~A6)*A2)+(A3*A1*(~A6)*(~A2)*A4)+(A3*(~A1)*A6*A4)+(A3*(~A1)*(~A6)*A2)+(A3*(~A1)*(~A6)*(~A2)*A4)+((~A3)*A1*A6*(~A4))+((~A3)*A1*(~A6)*A2*(~A4))+((~A3)*(~A1)*(~A6)*A2*(~A4)) , 
NAME: SLICE_X69Y39/D6LUT, 
TYPE: LUT6, 

SLICE_X69Y39/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A2*A5*A4)) , 
NAME: SLICE_X69Y39/A6LUT, 
TYPE: LUT6, 

SLICE_X65Y36/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X65Y36/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X65Y36/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3*A6)+(A2*A3*(~A6)*A5*(~A4))+(A2*(~A3)*A6*A4)+(A2*(~A3)*(~A6)*A5*(~A4))+((~A2)*A3*A6*(~A4))+((~A2)*A3*(~A6)*A5*(~A4))+((~A2)*(~A3)*(~A6)*A5*(~A4)) , 
NAME: SLICE_X65Y36/B6LUT, 
TYPE: LUT6, 

SLICE_X65Y36/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3*(~A5))+(A2*(~A3)*A4*A5)+(A2*(~A3)*A4*(~A5)*A1)+(A2*(~A3)*(~A4)*(~A5)*A1)+((~A2)*(~A3)*A4*A5)+((~A2)*(~A3)*A4*(~A5)*A1)+((~A2)*(~A3)*(~A4)*(~A5)*A1) , 
NAME: SLICE_X65Y36/A6LUT, 
TYPE: LUT6, 

SLICE_X63Y34/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A3*(~A5)*A4*A2*(~A6))+(A1*(~A3)*(~A6))+((~A1)*A3*(~A5)*A4*A2*(~A6)) , 
NAME: SLICE_X63Y34/C6LUT, 
TYPE: LUT6, 

SLICE_X60Y32/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X60Y32/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X60Y32/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A5*A2)+(A3*A5*(~A2)*A1*(~A4))+(A3*(~A5)*A2*A4)+(A3*(~A5)*(~A2)*A1*(~A4))+((~A3)*A5*A2*(~A4))+((~A3)*A5*(~A2)*A1*(~A4))+((~A3)*(~A5)*(~A2)*A1*(~A4)) , 
NAME: SLICE_X60Y32/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X60Y32/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1*(~A4))+(A6*(~A1)*A5*A4)+(A6*(~A1)*A5*(~A4)*A3)+(A6*(~A1)*(~A5)*(~A4)*A3)+((~A6)*(~A1)*A5*A4)+((~A6)*(~A1)*A5*(~A4)*A3)+((~A6)*(~A1)*(~A5)*(~A4)*A3) , 
NAME: SLICE_X60Y32/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X63Y34/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3*(~A5)*A4*A1*(~A6))+(A2*(~A3)*(~A6))+((~A2)*A3*(~A5)*A4*A1*(~A6)) , 
NAME: SLICE_X63Y34/D6LUT, 
TYPE: LUT6, 

SLICE_X61Y32/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X61Y32/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X62Y34/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*(~A1))+((~A2)) , 
NAME: SLICE_X62Y34/C5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X70Y35/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A3*A5)+((~A4))) , 
NAME: SLICE_X70Y35/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X61Y32/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5*A1)+(A4*A5*(~A1)*A6*(~A2))+(A4*(~A5)*A1*A2)+(A4*(~A5)*(~A1)*A6*(~A2))+((~A4)*A5*A1*(~A2))+((~A4)*A5*(~A1)*A6*(~A2))+((~A4)*(~A5)*(~A1)*A6*(~A2)) , 
NAME: SLICE_X61Y32/B6LUT, 
TYPE: LUT6, 

SLICE_X61Y32/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1*(~A2))+(A5*(~A1)*A4*A2)+(A5*(~A1)*A4*(~A2)*A3)+(A5*(~A1)*(~A4)*(~A2)*A3)+((~A5)*(~A1)*A4*A2)+((~A5)*(~A1)*A4*(~A2)*A3)+((~A5)*(~A1)*(~A4)*(~A2)*A3) , 
NAME: SLICE_X61Y32/A6LUT, 
TYPE: LUT6, 

SLICE_X67Y39/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1*A6)+(A2*A1*(~A6)*A4)+(A2*A1*(~A6)*(~A4)*A3)+(A2*(~A1)*A6*A3)+(A2*(~A1)*(~A6)*A4)+(A2*(~A1)*(~A6)*(~A4)*A3)+((~A2)*A1*A6*(~A3))+((~A2)*A1*(~A6)*A4*(~A3))+((~A2)*(~A1)*(~A6)*A4*(~A3)) , 
NAME: SLICE_X67Y39/C6LUT, 
TYPE: LUT6, 

SLICE_X67Y39/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A2*A3*A1)) , 
NAME: SLICE_X67Y39/A6LUT, 
TYPE: LUT6, 

SLICE_X61Y37/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X61Y37/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X61Y37/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3*A1)+(A6*A3*(~A1)*A4*(~A5))+(A6*(~A3)*A1*A5)+(A6*(~A3)*(~A1)*A4*(~A5))+((~A6)*A3*A1*(~A5))+((~A6)*A3*(~A1)*A4*(~A5))+((~A6)*(~A3)*(~A1)*A4*(~A5)) , 
NAME: SLICE_X61Y37/B6LUT, 
TYPE: LUT6, 

SLICE_X61Y37/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1*(~A4))+(A2*(~A1)*A6*A4)+(A2*(~A1)*A6*(~A4)*A3)+(A2*(~A1)*(~A6)*(~A4)*A3)+((~A2)*(~A1)*A6*A4)+((~A2)*(~A1)*A6*(~A4)*A3)+((~A2)*(~A1)*(~A6)*(~A4)*A3) , 
NAME: SLICE_X61Y37/A6LUT, 
TYPE: LUT6, 

SLICE_X69Y36/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A5*A6)+(A2*A5*(~A6)*A1)+(A2*A5*(~A6)*(~A1)*A3)+(A2*(~A5)*A6*A3)+(A2*(~A5)*(~A6)*A1)+(A2*(~A5)*(~A6)*(~A1)*A3)+((~A2)*A5*A6*(~A3))+((~A2)*A5*(~A6)*A1*(~A3))+((~A2)*(~A5)*(~A6)*A1*(~A3)) , 
NAME: SLICE_X69Y36/B6LUT, 
TYPE: LUT6, 

SLICE_X67Y36/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A4*A2*A1) , 
NAME: SLICE_X67Y36/B5LUT, 
TYPE: LUT5, 

SLICE_X68Y36/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X68Y36/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X68Y36/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A5*A1)+(A2*A5*(~A1)*A3*(~A4))+(A2*(~A5)*A1*A4)+(A2*(~A5)*(~A1)*A3*(~A4))+((~A2)*A5*A1*(~A4))+((~A2)*A5*(~A1)*A3*(~A4))+((~A2)*(~A5)*(~A1)*A3*(~A4)) , 
NAME: SLICE_X68Y36/B6LUT, 
TYPE: LUT6, 

SLICE_X68Y36/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1*(~A4))+(A5*(~A1)*A3*A4)+(A5*(~A1)*A3*(~A4)*A2)+(A5*(~A1)*(~A3)*(~A4)*A2)+((~A5)*(~A1)*A3*A4)+((~A5)*(~A1)*A3*(~A4)*A2)+((~A5)*(~A1)*(~A3)*(~A4)*A2) , 
NAME: SLICE_X68Y36/A6LUT, 
TYPE: LUT6, 

SLICE_X69Y37/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A5*A1)+(A3*A5*(~A1)*A2)+(A3*A5*(~A1)*(~A2)*A4)+(A3*(~A5)*A1*A4)+(A3*(~A5)*(~A1)*A2)+(A3*(~A5)*(~A1)*(~A2)*A4)+((~A3)*A5*A1*(~A4))+((~A3)*A5*(~A1)*A2*(~A4))+((~A3)*(~A5)*(~A1)*A2*(~A4)) , 
NAME: SLICE_X69Y37/D6LUT, 
TYPE: LUT6, 

SLICE_X67Y36/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A2*A1*A3) , 
NAME: SLICE_X67Y36/C5LUT, 
TYPE: LUT5, 

SLICE_X69Y38/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X69Y38/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X69Y38/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A4*A6)+(A5*A4*(~A6)*A2*(~A3))+(A5*(~A4)*A6*A3)+(A5*(~A4)*(~A6)*A2*(~A3))+((~A5)*A4*A6*(~A3))+((~A5)*A4*(~A6)*A2*(~A3))+((~A5)*(~A4)*(~A6)*A2*(~A3)) , 
NAME: SLICE_X69Y38/B6LUT, 
TYPE: LUT6, 

SLICE_X69Y38/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6*(~A1))+(A4*(~A6)*A3*A1)+(A4*(~A6)*A3*(~A1)*A2)+(A4*(~A6)*(~A3)*(~A1)*A2)+((~A4)*(~A6)*A3*A1)+((~A4)*(~A6)*A3*(~A1)*A2)+((~A4)*(~A6)*(~A3)*(~A1)*A2) , 
NAME: SLICE_X69Y38/A6LUT, 
TYPE: LUT6, 

SLICE_X68Y38/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3)+(A6*(~A3)*(~A4))+((~A6)*(~A4)) , 
NAME: SLICE_X68Y38/D6LUT, 
TYPE: LUT6, 

SLICE_X68Y38/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6)+((~A6)*A2*A4*A5*A1*(~A3))+((~A6)*A2*A4*(~A5)*A1*(~A3))+((~A6)*A2*A4*(~A5)*(~A1))+((~A6)*A2*(~A4)*A1*(~A3))+((~A6)*(~A2)*A4*A5*A1*(~A3))+((~A6)*(~A2)*A4*(~A5)*A1*(~A3))+((~A6)*(~A2)*A4*(~A5)*(~A1))+((~A6)*(~A2)*(~A4)*A1*(~A3))+((~A6)*(~A2)*(~A4)*(~A1)) , 
NAME: SLICE_X68Y38/C6LUT, 
TYPE: LUT6, 

SLICE_X70Y38/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A3*A5)+(A1*A3*(~A5)*A6*A2)+(A1*A3*(~A5)*A6*(~A2)*A4)+(A1*A3*(~A5)*(~A6)*(~A2)*A4)+(A1*(~A3)*A5*A2)+(A1*(~A3)*(~A5)*A6*A2)+(A1*(~A3)*(~A5)*A6*(~A2)*A4)+(A1*(~A3)*(~A5)*(~A6)*(~A2)*A4)+((~A1)*A3*A5*(~A2))+((~A1)*A3*(~A5)*A6*A2)+((~A1)*A3*(~A5)*A6*(~A2)*A4)+((~A1)*A3*(~A5)*(~A6)*(~A2)*A4)+((~A1)*(~A3)*(~A5)*A6*A2)+((~A1)*(~A3)*(~A5)*A6*(~A2)*A4)+((~A1)*(~A3)*(~A5)*(~A6)*(~A2)*A4) , 
NAME: SLICE_X70Y38/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X70Y38/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A3*(~A2))+(A5*(~A3)*A4*A2)+(A5*(~A3)*A4*(~A2)*A1)+(A5*(~A3)*(~A4)*(~A2)*A1)+((~A5)*(~A3)*A4*A2)+((~A5)*(~A3)*A4*(~A2)*A1)+((~A5)*(~A3)*(~A4)*(~A2)*A1) , 
NAME: SLICE_X70Y38/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X67Y36/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A4*A2*A1)) , 
NAME: SLICE_X67Y36/B6LUT, 
TYPE: LUT6, 

SLICE_X71Y34/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A1*A5)+(A2*(~A1)) , 
NAME: SLICE_X71Y34/A5LUT, 
TYPE: LUT5, 

SLICE_X67Y36/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A4*A3)+(A6*A4*(~A3)*A2)+(A6*A4*(~A3)*(~A2)*A1)+(A6*(~A4)*A3*A1)+(A6*(~A4)*(~A3)*A2)+(A6*(~A4)*(~A3)*(~A2)*A1)+((~A6)*A4*A3*(~A1))+((~A6)*A4*(~A3)*A2*(~A1))+((~A6)*(~A4)*(~A3)*A2*(~A1)) , 
NAME: SLICE_X67Y36/D6LUT, 
TYPE: LUT6, 

SLICE_X67Y36/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A2*A1*A3)) , 
NAME: SLICE_X67Y36/C6LUT, 
TYPE: LUT6, 

SLICE_X65Y35/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X65Y35/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X65Y35/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2*A6)+(A4*A2*(~A6)*A1*A3)+(A4*A2*(~A6)*A1*(~A3)*A5)+(A4*A2*(~A6)*(~A1)*(~A3)*A5)+(A4*(~A2)*A6*A3)+(A4*(~A2)*(~A6)*A1*A3)+(A4*(~A2)*(~A6)*A1*(~A3)*A5)+(A4*(~A2)*(~A6)*(~A1)*(~A3)*A5)+((~A4)*A2*A6*(~A3))+((~A4)*A2*(~A6)*A1*A3)+((~A4)*A2*(~A6)*A1*(~A3)*A5)+((~A4)*A2*(~A6)*(~A1)*(~A3)*A5)+((~A4)*(~A2)*(~A6)*A1*A3)+((~A4)*(~A2)*(~A6)*A1*(~A3)*A5)+((~A4)*(~A2)*(~A6)*(~A1)*(~A3)*A5) , 
NAME: SLICE_X65Y35/B6LUT, 
TYPE: LUT6, 

SLICE_X65Y35/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6*(~A3))+(A4*(~A6)*A1*A3)+(A4*(~A6)*A1*(~A3)*A2)+(A4*(~A6)*(~A1)*(~A3)*A2)+((~A4)*(~A6)*A1*A3)+((~A4)*(~A6)*A1*(~A3)*A2)+((~A4)*(~A6)*(~A1)*(~A3)*A2) , 
NAME: SLICE_X65Y35/A6LUT, 
TYPE: LUT6, 

SLICE_X69Y36/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5*A2)+(A4*A5*(~A2)*A3)+(A4*A5*(~A2)*(~A3)*A1)+(A4*(~A5)*A2*A1)+(A4*(~A5)*(~A2)*A3)+(A4*(~A5)*(~A2)*(~A3)*A1)+((~A4)*A5*A2*(~A1))+((~A4)*A5*(~A2)*A3*(~A1))+((~A4)*(~A5)*(~A2)*A3*(~A1)) , 
NAME: SLICE_X69Y36/C6LUT, 
TYPE: LUT6, 

SLICE_X68Y36/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A2*A1*A4) , 
NAME: SLICE_X68Y36/C5LUT, 
TYPE: LUT5, 

SLICE_X70Y30/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X70Y30/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X70Y30/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3*A1)+(A2*A3*(~A1)*A4*A5)+(A2*A3*(~A1)*A4*(~A5)*A6)+(A2*A3*(~A1)*(~A4)*(~A5)*A6)+(A2*(~A3)*A1*A5)+(A2*(~A3)*(~A1)*A4*A5)+(A2*(~A3)*(~A1)*A4*(~A5)*A6)+(A2*(~A3)*(~A1)*(~A4)*(~A5)*A6)+((~A2)*A3*A1*(~A5))+((~A2)*A3*(~A1)*A4*A5)+((~A2)*A3*(~A1)*A4*(~A5)*A6)+((~A2)*A3*(~A1)*(~A4)*(~A5)*A6)+((~A2)*(~A3)*(~A1)*A4*A5)+((~A2)*(~A3)*(~A1)*A4*(~A5)*A6)+((~A2)*(~A3)*(~A1)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X70Y30/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X70Y30/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*(~A5))+(A3*(~A4)*A6*A5)+(A3*(~A4)*A6*(~A5)*A2)+(A3*(~A4)*(~A6)*(~A5)*A2)+((~A3)*(~A4)*A6*A5)+((~A3)*(~A4)*A6*(~A5)*A2)+((~A3)*(~A4)*(~A6)*(~A5)*A2) , 
NAME: SLICE_X70Y30/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X69Y38/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1*A3)+(A2*A1*(~A3)*A4)+(A2*A1*(~A3)*(~A4)*A6)+(A2*(~A1)*A3*A6)+(A2*(~A1)*(~A3)*A4)+(A2*(~A1)*(~A3)*(~A4)*A6)+((~A2)*A1*A3*(~A6))+((~A2)*A1*(~A3)*A4*(~A6))+((~A2)*(~A1)*(~A3)*A4*(~A6)) , 
NAME: SLICE_X69Y38/D6LUT, 
TYPE: LUT6, 

SLICE_X69Y37/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A1*A4*A3) , 
NAME: SLICE_X69Y37/A5LUT, 
TYPE: LUT5, 

SLICE_X69Y29/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X69Y29/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X69Y29/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A6*A2)+(A5*A6*(~A2)*A4*A3)+(A5*A6*(~A2)*A4*(~A3)*A1)+(A5*A6*(~A2)*(~A4)*(~A3)*A1)+(A5*(~A6)*A2*A3)+(A5*(~A6)*(~A2)*A4*A3)+(A5*(~A6)*(~A2)*A4*(~A3)*A1)+(A5*(~A6)*(~A2)*(~A4)*(~A3)*A1)+((~A5)*A6*A2*(~A3))+((~A5)*A6*(~A2)*A4*A3)+((~A5)*A6*(~A2)*A4*(~A3)*A1)+((~A5)*A6*(~A2)*(~A4)*(~A3)*A1)+((~A5)*(~A6)*(~A2)*A4*A3)+((~A5)*(~A6)*(~A2)*A4*(~A3)*A1)+((~A5)*(~A6)*(~A2)*(~A4)*(~A3)*A1) , 
NAME: SLICE_X69Y29/B6LUT, 
TYPE: LUT6, 

SLICE_X69Y29/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2*(~A6))+(A4*(~A2)*A5*A6)+(A4*(~A2)*A5*(~A6)*A1)+(A4*(~A2)*(~A5)*(~A6)*A1)+((~A4)*(~A2)*A5*A6)+((~A4)*(~A2)*A5*(~A6)*A1)+((~A4)*(~A2)*(~A5)*(~A6)*A1) , 
NAME: SLICE_X69Y29/A6LUT, 
TYPE: LUT6, 

SLICE_X70Y35/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A1*(~A6))+(A3*A4*A5*(~A1)*A6*(~A2))+(A3*A4*A5*(~A1)*(~A6))+(A3*A4*(~A5))+(A3*(~A4)*A5*A6*(~A2))+(A3*(~A4)*A5*(~A6))+(A3*(~A4)*(~A5)) , 
NAME: SLICE_X70Y35/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X70Y34/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A5*A3*A6*A2)+(A1*A5*(~A3)*A4*A6*A2) , 
NAME: SLICE_X70Y34/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X69Y34/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3) , 
NAME: SLICE_X69Y34/D6LUT, 
TYPE: LUT6, 

