{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1537629473555 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1537629473563 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 22 17:17:52 2018 " "Processing started: Sat Sep 22 17:17:52 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1537629473563 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1537629473563 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off nios2_ht18_lemonde_streit -c nios2_ht18_lemonde_streit " "Command: quartus_map --read_settings_files=on --write_settings_files=off nios2_ht18_lemonde_streit -c nios2_ht18_lemonde_streit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1537629473565 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "Quartus II" 0 -1 1537629474161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios2_ht18_lemonde_streit-rtl " "Found design unit 1: nios2_ht18_lemonde_streit-rtl" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537629475135 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_lemonde_streit " "Found entity 1: nios2_ht18_lemonde_streit" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537629475135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537629475135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator-rtl " "Found design unit 1: nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator-rtl" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537629475139 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator " "Found entity 1: nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537629475139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537629475139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios2_ht18_lemonde_streit_onchip_memory_s1_translator-rtl " "Found design unit 1: nios2_ht18_lemonde_streit_onchip_memory_s1_translator-rtl" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537629475142 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_lemonde_streit_onchip_memory_s1_translator " "Found entity 1: nios2_ht18_lemonde_streit_onchip_memory_s1_translator" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537629475142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537629475142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sysid_qsys_0_control_slave_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sysid_qsys_0_control_slave_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios2_ht18_lemonde_streit_sysid_qsys_0_control_slave_translator-rtl " "Found design unit 1: nios2_ht18_lemonde_streit_sysid_qsys_0_control_slave_translator-rtl" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sysid_qsys_0_control_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sysid_qsys_0_control_slave_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537629475148 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_lemonde_streit_sysid_qsys_0_control_slave_translator " "Found entity 1: nios2_ht18_lemonde_streit_sysid_qsys_0_control_slave_translator" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sysid_qsys_0_control_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sysid_qsys_0_control_slave_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537629475148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537629475148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator-rtl " "Found design unit 1: nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator-rtl" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537629475152 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator " "Found entity 1: nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537629475152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537629475152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_instruction_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_instruction_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_instruction_master_translator-rtl " "Found design unit 1: nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_instruction_master_translator-rtl" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_instruction_master_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_instruction_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537629475160 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_instruction_master_translator " "Found entity 1: nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_instruction_master_translator" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_instruction_master_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_instruction_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537629475160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537629475160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_data_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_data_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_data_master_translator-rtl " "Found design unit 1: nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_data_master_translator-rtl" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_data_master_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_data_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537629475164 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_data_master_translator " "Found entity 1: nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_data_master_translator" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_data_master_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_data_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537629475164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537629475164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_lemonde_streit_irq_mapper " "Found entity 1: nios2_ht18_lemonde_streit_irq_mapper" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_irq_mapper.sv" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537629475173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537629475173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537629475176 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537629475176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537629475176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_lemonde_streit_rsp_xbar_mux_001 " "Found entity 1: nios2_ht18_lemonde_streit_rsp_xbar_mux_001" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_rsp_xbar_mux_001.sv" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537629475181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537629475181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_lemonde_streit_rsp_xbar_mux " "Found entity 1: nios2_ht18_lemonde_streit_rsp_xbar_mux" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_rsp_xbar_mux.sv" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537629475184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537629475184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_rsp_xbar_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_rsp_xbar_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_lemonde_streit_rsp_xbar_demux_003 " "Found entity 1: nios2_ht18_lemonde_streit_rsp_xbar_demux_003" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_rsp_xbar_demux_003.sv" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_rsp_xbar_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537629475186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537629475186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_lemonde_streit_rsp_xbar_demux " "Found entity 1: nios2_ht18_lemonde_streit_rsp_xbar_demux" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_rsp_xbar_demux.sv" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537629475188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537629475188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_lemonde_streit_cmd_xbar_mux " "Found entity 1: nios2_ht18_lemonde_streit_cmd_xbar_mux" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_cmd_xbar_mux.sv" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537629475191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537629475191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_lemonde_streit_cmd_xbar_demux_001 " "Found entity 1: nios2_ht18_lemonde_streit_cmd_xbar_demux_001" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_cmd_xbar_demux_001.sv" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537629475195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537629475195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_lemonde_streit_cmd_xbar_demux " "Found entity 1: nios2_ht18_lemonde_streit_cmd_xbar_demux" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_cmd_xbar_demux.sv" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537629475197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537629475197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_lemonde_streit/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_ht18_lemonde_streit/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537629475201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537629475201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_lemonde_streit/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_ht18_lemonde_streit/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537629475203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537629475203 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_ht18_lemonde_streit_id_router_003.sv(48) " "Verilog HDL Declaration information at nios2_ht18_lemonde_streit_id_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_id_router_003.sv" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_id_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1537629475205 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_ht18_lemonde_streit_id_router_003.sv(49) " "Verilog HDL Declaration information at nios2_ht18_lemonde_streit_id_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_id_router_003.sv" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_id_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1537629475206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_id_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_id_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_lemonde_streit_id_router_003_default_decode " "Found entity 1: nios2_ht18_lemonde_streit_id_router_003_default_decode" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_id_router_003.sv" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_id_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537629475207 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_ht18_lemonde_streit_id_router_003 " "Found entity 2: nios2_ht18_lemonde_streit_id_router_003" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_id_router_003.sv" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_id_router_003.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537629475207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537629475207 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_ht18_lemonde_streit_id_router.sv(48) " "Verilog HDL Declaration information at nios2_ht18_lemonde_streit_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_id_router.sv" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1537629475210 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_ht18_lemonde_streit_id_router.sv(49) " "Verilog HDL Declaration information at nios2_ht18_lemonde_streit_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_id_router.sv" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1537629475211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_lemonde_streit_id_router_default_decode " "Found entity 1: nios2_ht18_lemonde_streit_id_router_default_decode" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_id_router.sv" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537629475212 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_ht18_lemonde_streit_id_router " "Found entity 2: nios2_ht18_lemonde_streit_id_router" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_id_router.sv" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537629475212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537629475212 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_ht18_lemonde_streit_addr_router_001.sv(48) " "Verilog HDL Declaration information at nios2_ht18_lemonde_streit_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_addr_router_001.sv" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1537629475214 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_ht18_lemonde_streit_addr_router_001.sv(49) " "Verilog HDL Declaration information at nios2_ht18_lemonde_streit_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_addr_router_001.sv" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1537629475215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_lemonde_streit_addr_router_001_default_decode " "Found entity 1: nios2_ht18_lemonde_streit_addr_router_001_default_decode" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_addr_router_001.sv" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537629475216 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_ht18_lemonde_streit_addr_router_001 " "Found entity 2: nios2_ht18_lemonde_streit_addr_router_001" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_addr_router_001.sv" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537629475216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537629475216 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_ht18_lemonde_streit_addr_router.sv(48) " "Verilog HDL Declaration information at nios2_ht18_lemonde_streit_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_addr_router.sv" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1537629475218 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_ht18_lemonde_streit_addr_router.sv(49) " "Verilog HDL Declaration information at nios2_ht18_lemonde_streit_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_addr_router.sv" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1537629475219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_lemonde_streit_addr_router_default_decode " "Found entity 1: nios2_ht18_lemonde_streit_addr_router_default_decode" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_addr_router.sv" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537629475220 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_ht18_lemonde_streit_addr_router " "Found entity 2: nios2_ht18_lemonde_streit_addr_router" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_addr_router.sv" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537629475220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537629475220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_lemonde_streit/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_ht18_lemonde_streit/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537629475227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537629475227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537629475232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537629475232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537629475235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537629475235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537629475241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537629475241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537629475251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537629475251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537629475260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537629475260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_lemonde_streit_sysid_qsys_0 " "Found entity 1: nios2_ht18_lemonde_streit_sysid_qsys_0" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_sysid_qsys_0.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_sysid_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537629475266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537629475266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_lemonde_streit_jtag_uart_0_sim_scfifo_w " "Found entity 1: nios2_ht18_lemonde_streit_jtag_uart_0_sim_scfifo_w" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_jtag_uart_0.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537629475277 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_w " "Found entity 2: nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_w" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_jtag_uart_0.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537629475277 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios2_ht18_lemonde_streit_jtag_uart_0_sim_scfifo_r " "Found entity 3: nios2_ht18_lemonde_streit_jtag_uart_0_sim_scfifo_r" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_jtag_uart_0.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537629475277 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_r " "Found entity 4: nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_r" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_jtag_uart_0.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537629475277 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios2_ht18_lemonde_streit_jtag_uart_0 " "Found entity 5: nios2_ht18_lemonde_streit_jtag_uart_0" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_jtag_uart_0.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537629475277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537629475277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_onchip_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_onchip_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_lemonde_streit_onchip_memory " "Found entity 1: nios2_ht18_lemonde_streit_onchip_memory" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_onchip_memory.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_onchip_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537629475284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537629475284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_sysclk " "Found entity 1: nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_sysclk" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_sysclk.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537629475292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537629475292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper " "Found entity 1: nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537629475300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537629475300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_oci_test_bench " "Found entity 1: nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_oci_test_bench" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_oci_test_bench.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537629475303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537629475303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_tck " "Found entity 1: nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_tck" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_tck.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537629475307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537629475307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v 21 21 " "Found 21 design units, including 21 entities, in source file nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_register_bank_a_module " "Found entity 1: nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_register_bank_a_module" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537629475349 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_register_bank_b_module " "Found entity 2: nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_register_bank_b_module" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537629475349 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_debug " "Found entity 3: nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_debug" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537629475349 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_ociram_sp_ram_module " "Found entity 4: nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_ociram_sp_ram_module" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537629475349 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_ocimem " "Found entity 5: nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_ocimem" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 346 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537629475349 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_avalon_reg " "Found entity 6: nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_avalon_reg" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 524 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537629475349 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_break " "Found entity 7: nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_break" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 616 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537629475349 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_xbrk " "Found entity 8: nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_xbrk" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 910 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537629475349 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_dbrk " "Found entity 9: nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_dbrk" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 1116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537629475349 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_itrace " "Found entity 10: nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_itrace" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 1302 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537629475349 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_td_mode " "Found entity 11: nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_td_mode" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 1599 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537629475349 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_dtrace " "Found entity 12: nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_dtrace" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 1666 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537629475349 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_compute_tm_count " "Found entity 13: nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_compute_tm_count" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 1760 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537629475349 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_fifowp_inc " "Found entity 14: nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_fifowp_inc" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 1831 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537629475349 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_fifocount_inc " "Found entity 15: nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_fifocount_inc" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 1873 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537629475349 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_fifo " "Found entity 16: nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_fifo" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 1919 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537629475349 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_pib " "Found entity 17: nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_pib" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 2424 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537629475349 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_im " "Found entity 18: nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_im" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 2492 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537629475349 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_performance_monitors " "Found entity 19: nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_performance_monitors" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 2608 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537629475349 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci " "Found entity 20: nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 2624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537629475349 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit " "Found entity 21: nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 3129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537629475349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537629475349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_test_bench " "Found entity 1: nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_test_bench" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_test_bench.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537629475368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537629475368 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v(1567) " "Verilog HDL or VHDL warning at nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v(1567): conditional expression evaluates to a constant" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 1567 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1537629475444 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v(1569) " "Verilog HDL or VHDL warning at nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v(1569): conditional expression evaluates to a constant" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 1569 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1537629475449 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v(1725) " "Verilog HDL or VHDL warning at nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v(1725): conditional expression evaluates to a constant" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 1725 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1537629475450 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v(2553) " "Verilog HDL or VHDL warning at nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v(2553): conditional expression evaluates to a constant" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 2553 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1537629475470 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "nios2_ht18_lemonde_streit " "Elaborating entity \"nios2_ht18_lemonde_streit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1537629475642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit " "Elaborating entity \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit\" for hierarchy \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" "nios2_ht18_lemonde_streit" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" 1365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629476023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_test_bench nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_test_bench:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_test_bench " "Elaborating entity \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_test_bench\" for hierarchy \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_test_bench:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_test_bench\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_test_bench" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 3794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629476196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_register_bank_a_module nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_register_bank_a_module:nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_register_bank_a " "Elaborating entity \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_register_bank_a_module\" for hierarchy \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_register_bank_a_module:nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_register_bank_a\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_register_bank_a" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 4279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629476217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_register_bank_a_module:nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_register_bank_a_module:nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "the_altsyncram" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629476496 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_register_bank_a_module:nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_register_bank_a_module:nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1537629476515 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_register_bank_a_module:nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_register_bank_a_module:nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629476515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_rf_ram_a.mif " "Parameter \"init_file\" = \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629476515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629476515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629476515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629476515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629476515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629476515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629476515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629476515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629476515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629476515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629476515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629476515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629476515 ""}  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1537629476515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vrj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vrj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vrj1 " "Found entity 1: altsyncram_vrj1" {  } { { "db/altsyncram_vrj1.tdf" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/db/altsyncram_vrj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537629476602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537629476602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vrj1 nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_register_bank_a_module:nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_vrj1:auto_generated " "Elaborating entity \"altsyncram_vrj1\" for hierarchy \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_register_bank_a_module:nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_vrj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629476604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_register_bank_b_module nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_register_bank_b_module:nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_register_bank_b " "Elaborating entity \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_register_bank_b_module\" for hierarchy \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_register_bank_b_module:nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_register_bank_b\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_register_bank_b" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 4300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629476706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_register_bank_b_module:nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_register_bank_b_module:nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "the_altsyncram" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629476789 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_register_bank_b_module:nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_register_bank_b_module:nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 118 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1537629476809 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_register_bank_b_module:nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_register_bank_b_module:nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629476810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_rf_ram_b.mif " "Parameter \"init_file\" = \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629476810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629476810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629476810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629476810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629476810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629476810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629476810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629476810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629476810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629476810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629476810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629476810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629476810 ""}  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 118 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1537629476810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0sj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0sj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0sj1 " "Found entity 1: altsyncram_0sj1" {  } { { "db/altsyncram_0sj1.tdf" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/db/altsyncram_0sj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537629476901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537629476901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0sj1 nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_register_bank_b_module:nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_0sj1:auto_generated " "Elaborating entity \"altsyncram_0sj1\" for hierarchy \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_register_bank_b_module:nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_0sj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629476903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci " "Elaborating entity \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\" for hierarchy \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 4758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629476993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_debug nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_debug:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_debug " "Elaborating entity \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_debug\" for hierarchy \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_debug:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_debug\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_debug" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 2802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629477042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_debug:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_debug:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "the_altera_std_synchronizer" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629477076 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_debug:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_debug:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1537629477081 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_debug:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_debug:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629477081 ""}  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1537629477081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_ocimem nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_ocimem:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_ocimem " "Elaborating entity \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_ocimem\" for hierarchy \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_ocimem:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_ocimem\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_ocimem" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 2821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629477086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_ociram_sp_ram_module nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_ocimem:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_ocimem\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_ociram_sp_ram_module:nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_ociram_sp_ram " "Elaborating entity \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_ociram_sp_ram_module\" for hierarchy \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_ocimem:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_ocimem\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_ociram_sp_ram_module:nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_ociram_sp_ram\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_ociram_sp_ram" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629477117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_ocimem:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_ocimem\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_ociram_sp_ram_module:nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_ocimem:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_ocimem\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_ociram_sp_ram_module:nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "the_altsyncram" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629477180 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_ocimem:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_ocimem\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_ociram_sp_ram_module:nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_ocimem:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_ocimem\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_ociram_sp_ram_module:nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 322 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1537629477197 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_ocimem:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_ocimem\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_ociram_sp_ram_module:nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_ocimem:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_ocimem\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_ociram_sp_ram_module:nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_ociram_default_contents.mif " "Parameter \"init_file\" = \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629477197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629477197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629477197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629477197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629477197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629477197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629477197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629477197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629477197 ""}  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 322 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1537629477197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_39b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_39b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_39b1 " "Found entity 1: altsyncram_39b1" {  } { { "db/altsyncram_39b1.tdf" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/db/altsyncram_39b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537629477278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537629477278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_39b1 nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_ocimem:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_ocimem\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_ociram_sp_ram_module:nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_39b1:auto_generated " "Elaborating entity \"altsyncram_39b1\" for hierarchy \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_ocimem:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_ocimem\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_ociram_sp_ram_module:nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_39b1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629477279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_avalon_reg nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_avalon_reg:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_avalon_reg " "Elaborating entity \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_avalon_reg\" for hierarchy \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_avalon_reg:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_avalon_reg\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_avalon_reg" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 2840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629477365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_break nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_break:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_break " "Elaborating entity \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_break\" for hierarchy \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_break:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_break\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_break" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 2871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629477386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_xbrk nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_xbrk:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_xbrk " "Elaborating entity \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_xbrk\" for hierarchy \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_xbrk:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_xbrk\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_xbrk" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 2892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629477414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_dbrk nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_dbrk:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_dbrk " "Elaborating entity \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_dbrk\" for hierarchy \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_dbrk:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_dbrk\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_dbrk" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 2918 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629477425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_itrace nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_itrace:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_itrace " "Elaborating entity \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_itrace\" for hierarchy \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_itrace:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_itrace\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_itrace" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 2937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629477440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_dtrace nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_dtrace:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_dtrace " "Elaborating entity \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_dtrace\" for hierarchy \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_dtrace:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_dtrace\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_dtrace" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 2952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629477504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_td_mode nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_dtrace:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_dtrace\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_td_mode:nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_td_mode\" for hierarchy \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_dtrace:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_dtrace\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_td_mode:nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_trc_ctrl_td_mode\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_trc_ctrl_td_mode" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 1714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629477526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_fifo nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_fifo:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_fifo " "Elaborating entity \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_fifo\" for hierarchy \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_fifo:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_fifo\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 2971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629477534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_compute_tm_count nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_fifo:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_fifo\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_compute_tm_count:nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_compute_tm_count\" for hierarchy \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_fifo:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_fifo\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_compute_tm_count:nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_compute_tm_count_tm_count\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_compute_tm_count_tm_count" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 2046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629477608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_fifowp_inc nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_fifo:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_fifo\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_fifowp_inc:nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_fifowp_inc\" for hierarchy \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_fifo:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_fifo\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_fifowp_inc:nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_fifowp_inc_fifowp\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_fifowp_inc_fifowp" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 2056 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629477618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_fifocount_inc nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_fifo:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_fifo\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_fifocount_inc:nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_fifocount_inc\" for hierarchy \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_fifo:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_fifo\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_fifocount_inc:nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_fifocount_inc_fifocount\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_fifocount_inc_fifocount" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 2066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629477630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_oci_test_bench nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_fifo:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_fifo\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_oci_test_bench:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_oci_test_bench " "Elaborating entity \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_oci_test_bench\" for hierarchy \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_fifo:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_fifo\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_oci_test_bench:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_oci_test_bench\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_oci_test_bench" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 2075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629477644 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_oci_test_bench " "Entity \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_oci_test_bench\" contains only dangling pins" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_oci_test_bench" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 2075 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1537629477655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_pib nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_pib:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_pib " "Elaborating entity \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_pib\" for hierarchy \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_pib:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_pib\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_pib" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 2981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629477673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_im nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_im:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_im " "Elaborating entity \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_im\" for hierarchy \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_im:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_im\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_im" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 3002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629477697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper " "Elaborating entity \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper\" for hierarchy \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 3107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629477713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_tck nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_tck:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_tck " "Elaborating entity \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_tck\" for hierarchy \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_tck:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_tck\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper.v" "the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_tck" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629477736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_sysclk nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_sysclk:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_sysclk " "Elaborating entity \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_sysclk\" for hierarchy \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_sysclk:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_sysclk\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper.v" "the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_sysclk" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629477795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_phy\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper.v" "nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_phy" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629477835 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_phy " "Elaborated megafunction instantiation \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_phy\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1537629477843 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_phy " "Instantiated megafunction \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629477844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629477844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629477844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629477844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629477844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629477844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629477844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629477844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629477844 ""}  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1537629477844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/opt/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629477851 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_phy " "Elaborated megafunction instantiation \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "/opt/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629477867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_onchip_memory nios2_ht18_lemonde_streit_onchip_memory:onchip_memory " "Elaborating entity \"nios2_ht18_lemonde_streit_onchip_memory\" for hierarchy \"nios2_ht18_lemonde_streit_onchip_memory:onchip_memory\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" "onchip_memory" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" 1394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629477876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2_ht18_lemonde_streit_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2_ht18_lemonde_streit_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_onchip_memory.v" "the_altsyncram" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_onchip_memory.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629478018 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_ht18_lemonde_streit_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios2_ht18_lemonde_streit_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_onchip_memory.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_onchip_memory.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1537629478036 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_ht18_lemonde_streit_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios2_ht18_lemonde_streit_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629478036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios2_ht18_lemonde_streit_onchip_memory.hex " "Parameter \"init_file\" = \"nios2_ht18_lemonde_streit_onchip_memory.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629478036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629478036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 8192 " "Parameter \"maximum_depth\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629478036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629478036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629478036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629478036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629478036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629478036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629478036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629478036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629478036 ""}  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_onchip_memory.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_onchip_memory.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1537629478036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mfe1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mfe1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mfe1 " "Found entity 1: altsyncram_mfe1" {  } { { "db/altsyncram_mfe1.tdf" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/db/altsyncram_mfe1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537629478166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537629478166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mfe1 nios2_ht18_lemonde_streit_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_mfe1:auto_generated " "Elaborating entity \"altsyncram_mfe1\" for hierarchy \"nios2_ht18_lemonde_streit_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_mfe1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629478167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_1oa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_1oa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_1oa " "Found entity 1: decode_1oa" {  } { { "db/decode_1oa.tdf" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/db/decode_1oa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537629478630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537629478630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_1oa nios2_ht18_lemonde_streit_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_mfe1:auto_generated\|decode_1oa:decode3 " "Elaborating entity \"decode_1oa\" for hierarchy \"nios2_ht18_lemonde_streit_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_mfe1:auto_generated\|decode_1oa:decode3\"" {  } { { "db/altsyncram_mfe1.tdf" "decode3" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/db/altsyncram_mfe1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629478632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ujb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ujb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ujb " "Found entity 1: mux_ujb" {  } { { "db/mux_ujb.tdf" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/db/mux_ujb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537629478753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537629478753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ujb nios2_ht18_lemonde_streit_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_mfe1:auto_generated\|mux_ujb:mux2 " "Elaborating entity \"mux_ujb\" for hierarchy \"nios2_ht18_lemonde_streit_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_mfe1:auto_generated\|mux_ujb:mux2\"" {  } { { "db/altsyncram_mfe1.tdf" "mux2" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/db/altsyncram_mfe1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629478755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_jtag_uart_0 nios2_ht18_lemonde_streit_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"nios2_ht18_lemonde_streit_jtag_uart_0\" for hierarchy \"nios2_ht18_lemonde_streit_jtag_uart_0:jtag_uart_0\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" "jtag_uart_0" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" 1408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629478785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_w nios2_ht18_lemonde_streit_jtag_uart_0:jtag_uart_0\|nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_w:the_nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_w " "Elaborating entity \"nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_w\" for hierarchy \"nios2_ht18_lemonde_streit_jtag_uart_0:jtag_uart_0\|nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_w:the_nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_w\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_jtag_uart_0.v" "the_nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_w" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_jtag_uart_0.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629478800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios2_ht18_lemonde_streit_jtag_uart_0:jtag_uart_0\|nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_w:the_nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"nios2_ht18_lemonde_streit_jtag_uart_0:jtag_uart_0\|nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_w:the_nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_jtag_uart_0.v" "wfifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_jtag_uart_0.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629479003 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_ht18_lemonde_streit_jtag_uart_0:jtag_uart_0\|nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_w:the_nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"nios2_ht18_lemonde_streit_jtag_uart_0:jtag_uart_0\|nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_w:the_nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_jtag_uart_0.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_jtag_uart_0.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1537629479012 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_ht18_lemonde_streit_jtag_uart_0:jtag_uart_0\|nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_w:the_nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"nios2_ht18_lemonde_streit_jtag_uart_0:jtag_uart_0\|nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_w:the_nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629479013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629479013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629479013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629479013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629479013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629479013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629479013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629479013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629479013 ""}  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_jtag_uart_0.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_jtag_uart_0.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1537629479013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_1n21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_1n21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_1n21 " "Found entity 1: scfifo_1n21" {  } { { "db/scfifo_1n21.tdf" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/db/scfifo_1n21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537629479127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537629479127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_1n21 nios2_ht18_lemonde_streit_jtag_uart_0:jtag_uart_0\|nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_w:the_nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated " "Elaborating entity \"scfifo_1n21\" for hierarchy \"nios2_ht18_lemonde_streit_jtag_uart_0:jtag_uart_0\|nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_w:the_nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/opt/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629479128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_8t21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_8t21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_8t21 " "Found entity 1: a_dpfifo_8t21" {  } { { "db/a_dpfifo_8t21.tdf" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/db/a_dpfifo_8t21.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537629479134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537629479134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_8t21 nios2_ht18_lemonde_streit_jtag_uart_0:jtag_uart_0\|nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_w:the_nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo " "Elaborating entity \"a_dpfifo_8t21\" for hierarchy \"nios2_ht18_lemonde_streit_jtag_uart_0:jtag_uart_0\|nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_w:the_nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\"" {  } { { "db/scfifo_1n21.tdf" "dpfifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/db/scfifo_1n21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629479136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537629479144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537629479144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf nios2_ht18_lemonde_streit_jtag_uart_0:jtag_uart_0\|nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_w:the_nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"nios2_ht18_lemonde_streit_jtag_uart_0:jtag_uart_0\|nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_w:the_nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_8t21.tdf" "fifo_state" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/db/a_dpfifo_8t21.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629479151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rj7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rj7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rj7 " "Found entity 1: cntr_rj7" {  } { { "db/cntr_rj7.tdf" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/db/cntr_rj7.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537629479304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537629479304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rj7 nios2_ht18_lemonde_streit_jtag_uart_0:jtag_uart_0\|nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_w:the_nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw " "Elaborating entity \"cntr_rj7\" for hierarchy \"nios2_ht18_lemonde_streit_jtag_uart_0:jtag_uart_0\|nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_w:the_nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629479308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_5h21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_5h21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_5h21 " "Found entity 1: dpram_5h21" {  } { { "db/dpram_5h21.tdf" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/db/dpram_5h21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537629479389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537629479389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_5h21 nios2_ht18_lemonde_streit_jtag_uart_0:jtag_uart_0\|nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_w:the_nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram " "Elaborating entity \"dpram_5h21\" for hierarchy \"nios2_ht18_lemonde_streit_jtag_uart_0:jtag_uart_0\|nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_w:the_nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\"" {  } { { "db/a_dpfifo_8t21.tdf" "FIFOram" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/db/a_dpfifo_8t21.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629479391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9tl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9tl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9tl1 " "Found entity 1: altsyncram_9tl1" {  } { { "db/altsyncram_9tl1.tdf" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/db/altsyncram_9tl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537629479460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537629479460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9tl1 nios2_ht18_lemonde_streit_jtag_uart_0:jtag_uart_0\|nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_w:the_nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2 " "Elaborating entity \"altsyncram_9tl1\" for hierarchy \"nios2_ht18_lemonde_streit_jtag_uart_0:jtag_uart_0\|nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_w:the_nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\"" {  } { { "db/dpram_5h21.tdf" "altsyncram2" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/db/dpram_5h21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629479466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fjb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fjb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fjb " "Found entity 1: cntr_fjb" {  } { { "db/cntr_fjb.tdf" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/db/cntr_fjb.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537629479551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537629479551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fjb nios2_ht18_lemonde_streit_jtag_uart_0:jtag_uart_0\|nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_w:the_nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count " "Elaborating entity \"cntr_fjb\" for hierarchy \"nios2_ht18_lemonde_streit_jtag_uart_0:jtag_uart_0\|nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_w:the_nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count\"" {  } { { "db/a_dpfifo_8t21.tdf" "rd_ptr_count" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/db/a_dpfifo_8t21.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629479553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_r nios2_ht18_lemonde_streit_jtag_uart_0:jtag_uart_0\|nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_r:the_nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_r " "Elaborating entity \"nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_r\" for hierarchy \"nios2_ht18_lemonde_streit_jtag_uart_0:jtag_uart_0\|nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_r:the_nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_r\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_jtag_uart_0.v" "the_nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_r" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_jtag_uart_0.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629479574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic nios2_ht18_lemonde_streit_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios2_ht18_lemonde_streit_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"nios2_ht18_lemonde_streit_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios2_ht18_lemonde_streit_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_jtag_uart_0.v" "nios2_ht18_lemonde_streit_jtag_uart_0_alt_jtag_atlantic" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_jtag_uart_0.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629479754 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_ht18_lemonde_streit_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios2_ht18_lemonde_streit_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios2_ht18_lemonde_streit_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios2_ht18_lemonde_streit_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_jtag_uart_0.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_jtag_uart_0.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1537629479780 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_ht18_lemonde_streit_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios2_ht18_lemonde_streit_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"nios2_ht18_lemonde_streit_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios2_ht18_lemonde_streit_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629479780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629479780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629479780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629479780 ""}  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_jtag_uart_0.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_jtag_uart_0.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1537629479780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_sysid_qsys_0 nios2_ht18_lemonde_streit_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"nios2_ht18_lemonde_streit_sysid_qsys_0\" for hierarchy \"nios2_ht18_lemonde_streit_sysid_qsys_0:sysid_qsys_0\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" "sysid_qsys_0" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" 1422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629479789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_instruction_master_translator nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_instruction_master_translator:nios2_ht18_lemonde_streit_instruction_master_translator " "Elaborating entity \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_instruction_master_translator\" for hierarchy \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_instruction_master_translator:nios2_ht18_lemonde_streit_instruction_master_translator\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" "nios2_ht18_lemonde_streit_instruction_master_translator" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" 1430 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629479795 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_readdatavalid nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_instruction_master_translator.vhd(61) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_instruction_master_translator.vhd(61): used implicit default value for signal \"av_readdatavalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_instruction_master_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_instruction_master_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537629479798 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_instruction_master_translator:nios2_ht18_lemonde_streit_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_instruction_master_translator.vhd(62) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_instruction_master_translator.vhd(62): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_instruction_master_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_instruction_master_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537629479798 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_instruction_master_translator:nios2_ht18_lemonde_streit_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_instruction_master_translator.vhd(66) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_instruction_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_instruction_master_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_instruction_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537629479799 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_instruction_master_translator:nios2_ht18_lemonde_streit_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_instruction_master_translator.vhd(67) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_instruction_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_instruction_master_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_instruction_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537629479799 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_instruction_master_translator:nios2_ht18_lemonde_streit_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_instruction_master_translator.vhd(69) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_instruction_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_instruction_master_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_instruction_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537629479799 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_instruction_master_translator:nios2_ht18_lemonde_streit_instruction_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_instruction_master_translator:nios2_ht18_lemonde_streit_instruction_master_translator\|altera_merlin_master_translator:nios2_ht18_lemonde_streit_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_instruction_master_translator:nios2_ht18_lemonde_streit_instruction_master_translator\|altera_merlin_master_translator:nios2_ht18_lemonde_streit_instruction_master_translator\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_instruction_master_translator.vhd" "nios2_ht18_lemonde_streit_instruction_master_translator" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_instruction_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629479814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_data_master_translator nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_data_master_translator:nios2_ht18_lemonde_streit_data_master_translator " "Elaborating entity \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_data_master_translator\" for hierarchy \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_data_master_translator:nios2_ht18_lemonde_streit_data_master_translator\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" "nios2_ht18_lemonde_streit_data_master_translator" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" 1494 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629479834 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_readdatavalid nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_data_master_translator.vhd(63) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_data_master_translator.vhd(63): used implicit default value for signal \"av_readdatavalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_data_master_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_data_master_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537629479836 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_data_master_translator:nios2_ht18_lemonde_streit_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_data_master_translator.vhd(64) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_data_master_translator.vhd(64): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_data_master_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_data_master_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537629479836 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_data_master_translator:nios2_ht18_lemonde_streit_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_data_master_translator.vhd(66) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_data_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_data_master_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_data_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537629479837 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_data_master_translator:nios2_ht18_lemonde_streit_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_data_master_translator.vhd(67) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_data_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_data_master_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_data_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537629479837 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_data_master_translator:nios2_ht18_lemonde_streit_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_data_master_translator.vhd(69) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_data_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_data_master_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_data_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537629479837 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_data_master_translator:nios2_ht18_lemonde_streit_data_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_data_master_translator:nios2_ht18_lemonde_streit_data_master_translator\|altera_merlin_master_translator:nios2_ht18_lemonde_streit_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_data_master_translator:nios2_ht18_lemonde_streit_data_master_translator\|altera_merlin_master_translator:nios2_ht18_lemonde_streit_data_master_translator\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_data_master_translator.vhd" "nios2_ht18_lemonde_streit_data_master_translator" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_data_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629479860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator:nios2_ht18_lemonde_streit_jtag_debug_module_translator " "Elaborating entity \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator\" for hierarchy \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator:nios2_ht18_lemonde_streit_jtag_debug_module_translator\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" "nios2_ht18_lemonde_streit_jtag_debug_module_translator" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" 1558 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629479900 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd(59) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd(59): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537629479903 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator:nios2_ht18_lemonde_streit_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd(60) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd(60): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537629479903 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator:nios2_ht18_lemonde_streit_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd(61) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd(61): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537629479903 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator:nios2_ht18_lemonde_streit_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd(62) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd(62): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537629479904 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator:nios2_ht18_lemonde_streit_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd(63) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd(63): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537629479904 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator:nios2_ht18_lemonde_streit_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd(64) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd(64): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537629479904 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator:nios2_ht18_lemonde_streit_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd(65) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd(65): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537629479904 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator:nios2_ht18_lemonde_streit_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd(68) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537629479905 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator:nios2_ht18_lemonde_streit_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd(69) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537629479905 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator:nios2_ht18_lemonde_streit_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd(72) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537629479905 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator:nios2_ht18_lemonde_streit_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd(74) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537629479906 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator:nios2_ht18_lemonde_streit_jtag_debug_module_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator:nios2_ht18_lemonde_streit_jtag_debug_module_translator\|altera_merlin_slave_translator:nios2_ht18_lemonde_streit_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator:nios2_ht18_lemonde_streit_jtag_debug_module_translator\|altera_merlin_slave_translator:nios2_ht18_lemonde_streit_jtag_debug_module_translator\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd" "nios2_ht18_lemonde_streit_jtag_debug_module_translator" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629479921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_onchip_memory_s1_translator nios2_ht18_lemonde_streit_onchip_memory_s1_translator:onchip_memory_s1_translator " "Elaborating entity \"nios2_ht18_lemonde_streit_onchip_memory_s1_translator\" for hierarchy \"nios2_ht18_lemonde_streit_onchip_memory_s1_translator:onchip_memory_s1_translator\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" "onchip_memory_s1_translator" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" 1626 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629479974 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd(58) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537629479981 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_onchip_memory_s1_translator:onchip_memory_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd(59) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd(59): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537629479986 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_onchip_memory_s1_translator:onchip_memory_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd(60) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd(60): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537629479986 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_onchip_memory_s1_translator:onchip_memory_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd(61) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd(61): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537629479987 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_onchip_memory_s1_translator:onchip_memory_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd(62) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd(62): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537629479987 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_onchip_memory_s1_translator:onchip_memory_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd(63) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd(63): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537629479987 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_onchip_memory_s1_translator:onchip_memory_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd(64) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd(64): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537629479988 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_onchip_memory_s1_translator:onchip_memory_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd(68) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537629479988 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_onchip_memory_s1_translator:onchip_memory_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd(69) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537629479990 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_onchip_memory_s1_translator:onchip_memory_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd(72) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537629479991 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_onchip_memory_s1_translator:onchip_memory_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd(74) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537629479992 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_onchip_memory_s1_translator:onchip_memory_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_ht18_lemonde_streit_onchip_memory_s1_translator:onchip_memory_s1_translator\|altera_merlin_slave_translator:onchip_memory_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_ht18_lemonde_streit_onchip_memory_s1_translator:onchip_memory_s1_translator\|altera_merlin_slave_translator:onchip_memory_s1_translator\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd" "onchip_memory_s1_translator" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629480036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_sysid_qsys_0_control_slave_translator nios2_ht18_lemonde_streit_sysid_qsys_0_control_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"nios2_ht18_lemonde_streit_sysid_qsys_0_control_slave_translator\" for hierarchy \"nios2_ht18_lemonde_streit_sysid_qsys_0_control_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" "sysid_qsys_0_control_slave_translator" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" 1694 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629480087 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer nios2_ht18_lemonde_streit_sysid_qsys_0_control_slave_translator.vhd(53) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_sysid_qsys_0_control_slave_translator.vhd(53): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sysid_qsys_0_control_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sysid_qsys_0_control_slave_translator.vhd" 53 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537629480089 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_sysid_qsys_0_control_slave_translator:sysid_qsys_0_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer nios2_ht18_lemonde_streit_sysid_qsys_0_control_slave_translator.vhd(54) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_sysid_qsys_0_control_slave_translator.vhd(54): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sysid_qsys_0_control_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sysid_qsys_0_control_slave_translator.vhd" 54 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537629480089 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_sysid_qsys_0_control_slave_translator:sysid_qsys_0_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount nios2_ht18_lemonde_streit_sysid_qsys_0_control_slave_translator.vhd(55) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_sysid_qsys_0_control_slave_translator.vhd(55): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sysid_qsys_0_control_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sysid_qsys_0_control_slave_translator.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537629480090 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_sysid_qsys_0_control_slave_translator:sysid_qsys_0_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable nios2_ht18_lemonde_streit_sysid_qsys_0_control_slave_translator.vhd(56) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_sysid_qsys_0_control_slave_translator.vhd(56): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sysid_qsys_0_control_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sysid_qsys_0_control_slave_translator.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537629480090 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_sysid_qsys_0_control_slave_translator:sysid_qsys_0_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect nios2_ht18_lemonde_streit_sysid_qsys_0_control_slave_translator.vhd(57) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_sysid_qsys_0_control_slave_translator.vhd(57): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sysid_qsys_0_control_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sysid_qsys_0_control_slave_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537629480090 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_sysid_qsys_0_control_slave_translator:sysid_qsys_0_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken nios2_ht18_lemonde_streit_sysid_qsys_0_control_slave_translator.vhd(58) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_sysid_qsys_0_control_slave_translator.vhd(58): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sysid_qsys_0_control_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sysid_qsys_0_control_slave_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537629480094 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_sysid_qsys_0_control_slave_translator:sysid_qsys_0_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess nios2_ht18_lemonde_streit_sysid_qsys_0_control_slave_translator.vhd(59) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_sysid_qsys_0_control_slave_translator.vhd(59): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sysid_qsys_0_control_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sysid_qsys_0_control_slave_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537629480094 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_sysid_qsys_0_control_slave_translator:sysid_qsys_0_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock nios2_ht18_lemonde_streit_sysid_qsys_0_control_slave_translator.vhd(60) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_sysid_qsys_0_control_slave_translator.vhd(60): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sysid_qsys_0_control_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sysid_qsys_0_control_slave_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537629480094 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_sysid_qsys_0_control_slave_translator:sysid_qsys_0_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable nios2_ht18_lemonde_streit_sysid_qsys_0_control_slave_translator.vhd(61) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_sysid_qsys_0_control_slave_translator.vhd(61): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sysid_qsys_0_control_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sysid_qsys_0_control_slave_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537629480094 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_sysid_qsys_0_control_slave_translator:sysid_qsys_0_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read nios2_ht18_lemonde_streit_sysid_qsys_0_control_slave_translator.vhd(62) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_sysid_qsys_0_control_slave_translator.vhd(62): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sysid_qsys_0_control_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sysid_qsys_0_control_slave_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537629480095 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_sysid_qsys_0_control_slave_translator:sysid_qsys_0_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_write nios2_ht18_lemonde_streit_sysid_qsys_0_control_slave_translator.vhd(66) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_sysid_qsys_0_control_slave_translator.vhd(66): used implicit default value for signal \"av_write\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sysid_qsys_0_control_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sysid_qsys_0_control_slave_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537629480095 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_sysid_qsys_0_control_slave_translator:sysid_qsys_0_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable nios2_ht18_lemonde_streit_sysid_qsys_0_control_slave_translator.vhd(67) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_sysid_qsys_0_control_slave_translator.vhd(67): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sysid_qsys_0_control_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sysid_qsys_0_control_slave_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537629480095 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_sysid_qsys_0_control_slave_translator:sysid_qsys_0_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writedata nios2_ht18_lemonde_streit_sysid_qsys_0_control_slave_translator.vhd(68) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_sysid_qsys_0_control_slave_translator.vhd(68): used implicit default value for signal \"av_writedata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sysid_qsys_0_control_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sysid_qsys_0_control_slave_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537629480095 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_sysid_qsys_0_control_slave_translator:sysid_qsys_0_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest nios2_ht18_lemonde_streit_sysid_qsys_0_control_slave_translator.vhd(69) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_sysid_qsys_0_control_slave_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sysid_qsys_0_control_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sysid_qsys_0_control_slave_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537629480096 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_sysid_qsys_0_control_slave_translator:sysid_qsys_0_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response nios2_ht18_lemonde_streit_sysid_qsys_0_control_slave_translator.vhd(72) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_sysid_qsys_0_control_slave_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sysid_qsys_0_control_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sysid_qsys_0_control_slave_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537629480096 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_sysid_qsys_0_control_slave_translator:sysid_qsys_0_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid nios2_ht18_lemonde_streit_sysid_qsys_0_control_slave_translator.vhd(74) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_sysid_qsys_0_control_slave_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sysid_qsys_0_control_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sysid_qsys_0_control_slave_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537629480096 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_sysid_qsys_0_control_slave_translator:sysid_qsys_0_control_slave_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_ht18_lemonde_streit_sysid_qsys_0_control_slave_translator:sysid_qsys_0_control_slave_translator\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_ht18_lemonde_streit_sysid_qsys_0_control_slave_translator:sysid_qsys_0_control_slave_translator\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sysid_qsys_0_control_slave_translator.vhd" "sysid_qsys_0_control_slave_translator" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sysid_qsys_0_control_slave_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629480119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator\" for hierarchy \"nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" "jtag_uart_0_avalon_jtag_slave_translator" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" 1762 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629480153 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd(58) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537629480156 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd(59) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd(59): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537629480159 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd(60) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd(60): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537629480159 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd(61) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd(61): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537629480160 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd(62) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd(62): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537629480160 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd(63) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd(63): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537629480160 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd(64) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd(64): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537629480162 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd(65) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd(65): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537629480162 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd(68) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537629480163 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd(69) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537629480163 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd(72) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537629480163 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd(74) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537629480163 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd" "jtag_uart_0_avalon_jtag_slave_translator" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629480192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent altera_merlin_master_agent:nios2_ht18_lemonde_streit_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"altera_merlin_master_agent:nios2_ht18_lemonde_streit_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" "nios2_ht18_lemonde_streit_instruction_master_translator_avalon_universal_master_0_agent" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" 1830 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629480224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent altera_merlin_master_agent:nios2_ht18_lemonde_streit_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"altera_merlin_master_agent:nios2_ht18_lemonde_streit_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" "nios2_ht18_lemonde_streit_data_master_translator_avalon_universal_master_0_agent" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" 1912 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629480252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent altera_merlin_slave_agent:nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"altera_merlin_slave_agent:nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" "nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" 1994 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629480304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor altera_merlin_slave_agent:nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"altera_merlin_slave_agent:nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629480376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo altera_avalon_sc_fifo:nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"altera_avalon_sc_fifo:nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" "nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" 2077 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629480439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_addr_router nios2_ht18_lemonde_streit_addr_router:addr_router " "Elaborating entity \"nios2_ht18_lemonde_streit_addr_router\" for hierarchy \"nios2_ht18_lemonde_streit_addr_router:addr_router\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" "addr_router" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" 2498 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629480548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_addr_router_default_decode nios2_ht18_lemonde_streit_addr_router:addr_router\|nios2_ht18_lemonde_streit_addr_router_default_decode:the_default_decode " "Elaborating entity \"nios2_ht18_lemonde_streit_addr_router_default_decode\" for hierarchy \"nios2_ht18_lemonde_streit_addr_router:addr_router\|nios2_ht18_lemonde_streit_addr_router_default_decode:the_default_decode\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_addr_router.sv" "the_default_decode" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_addr_router.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629480577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_addr_router_001 nios2_ht18_lemonde_streit_addr_router_001:addr_router_001 " "Elaborating entity \"nios2_ht18_lemonde_streit_addr_router_001\" for hierarchy \"nios2_ht18_lemonde_streit_addr_router_001:addr_router_001\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" "addr_router_001" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" 2515 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629480582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_addr_router_001_default_decode nios2_ht18_lemonde_streit_addr_router_001:addr_router_001\|nios2_ht18_lemonde_streit_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"nios2_ht18_lemonde_streit_addr_router_001_default_decode\" for hierarchy \"nios2_ht18_lemonde_streit_addr_router_001:addr_router_001\|nios2_ht18_lemonde_streit_addr_router_001_default_decode:the_default_decode\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_addr_router_001.sv" "the_default_decode" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_addr_router_001.sv" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629480612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_id_router nios2_ht18_lemonde_streit_id_router:id_router " "Elaborating entity \"nios2_ht18_lemonde_streit_id_router\" for hierarchy \"nios2_ht18_lemonde_streit_id_router:id_router\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" "id_router" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" 2532 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629480618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_id_router_default_decode nios2_ht18_lemonde_streit_id_router:id_router\|nios2_ht18_lemonde_streit_id_router_default_decode:the_default_decode " "Elaborating entity \"nios2_ht18_lemonde_streit_id_router_default_decode\" for hierarchy \"nios2_ht18_lemonde_streit_id_router:id_router\|nios2_ht18_lemonde_streit_id_router_default_decode:the_default_decode\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_id_router.sv" "the_default_decode" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629480630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_id_router_003 nios2_ht18_lemonde_streit_id_router_003:id_router_003 " "Elaborating entity \"nios2_ht18_lemonde_streit_id_router_003\" for hierarchy \"nios2_ht18_lemonde_streit_id_router_003:id_router_003\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" "id_router_003" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" 2583 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629480643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_id_router_003_default_decode nios2_ht18_lemonde_streit_id_router_003:id_router_003\|nios2_ht18_lemonde_streit_id_router_003_default_decode:the_default_decode " "Elaborating entity \"nios2_ht18_lemonde_streit_id_router_003_default_decode\" for hierarchy \"nios2_ht18_lemonde_streit_id_router_003:id_router_003\|nios2_ht18_lemonde_streit_id_router_003_default_decode:the_default_decode\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_id_router_003.sv" "the_default_decode" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_id_router_003.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629480668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" "rst_controller" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" 2600 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629480682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/submodules/altera_reset_controller.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629480697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_cmd_xbar_demux nios2_ht18_lemonde_streit_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"nios2_ht18_lemonde_streit_cmd_xbar_demux\" for hierarchy \"nios2_ht18_lemonde_streit_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" "cmd_xbar_demux" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" 2629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629480704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_cmd_xbar_demux_001 nios2_ht18_lemonde_streit_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"nios2_ht18_lemonde_streit_cmd_xbar_demux_001\" for hierarchy \"nios2_ht18_lemonde_streit_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" "cmd_xbar_demux_001" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629480718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_cmd_xbar_mux nios2_ht18_lemonde_streit_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"nios2_ht18_lemonde_streit_cmd_xbar_mux\" for hierarchy \"nios2_ht18_lemonde_streit_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" "cmd_xbar_mux" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" 2695 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629480750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios2_ht18_lemonde_streit_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios2_ht18_lemonde_streit_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_cmd_xbar_mux.sv" "arb" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629480798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios2_ht18_lemonde_streit_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios2_ht18_lemonde_streit_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629480808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_rsp_xbar_demux nios2_ht18_lemonde_streit_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"nios2_ht18_lemonde_streit_rsp_xbar_demux\" for hierarchy \"nios2_ht18_lemonde_streit_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" "rsp_xbar_demux" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" 2767 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629480831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_rsp_xbar_demux_003 nios2_ht18_lemonde_streit_rsp_xbar_demux_003:rsp_xbar_demux_003 " "Elaborating entity \"nios2_ht18_lemonde_streit_rsp_xbar_demux_003\" for hierarchy \"nios2_ht18_lemonde_streit_rsp_xbar_demux_003:rsp_xbar_demux_003\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" "rsp_xbar_demux_003" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" 2839 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629480852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_rsp_xbar_mux nios2_ht18_lemonde_streit_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"nios2_ht18_lemonde_streit_rsp_xbar_mux\" for hierarchy \"nios2_ht18_lemonde_streit_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" "rsp_xbar_mux" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" 2857 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629480877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios2_ht18_lemonde_streit_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios2_ht18_lemonde_streit_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_rsp_xbar_mux.sv" "arb" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_rsp_xbar_mux.sv" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629480914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios2_ht18_lemonde_streit_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios2_ht18_lemonde_streit_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629480922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_rsp_xbar_mux_001 nios2_ht18_lemonde_streit_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"nios2_ht18_lemonde_streit_rsp_xbar_mux_001\" for hierarchy \"nios2_ht18_lemonde_streit_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" "rsp_xbar_mux_001" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" 2887 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629480931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios2_ht18_lemonde_streit_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios2_ht18_lemonde_streit_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_rsp_xbar_mux_001.sv" "arb" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_rsp_xbar_mux_001.sv" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629480984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios2_ht18_lemonde_streit_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios2_ht18_lemonde_streit_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629480998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_irq_mapper nios2_ht18_lemonde_streit_irq_mapper:irq_mapper " "Elaborating entity \"nios2_ht18_lemonde_streit_irq_mapper\" for hierarchy \"nios2_ht18_lemonde_streit_irq_mapper:irq_mapper\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" "irq_mapper" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" 2923 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537629481007 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1537629485825 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_jtag_atlantic.v" "" { Text "/opt/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 3740 -1 0 } } { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_jtag_uart_0.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_jtag_uart_0.v" 393 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/opt/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 3167 -1 0 } } { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 4133 -1 0 } } { "nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_master_agent.sv" 276 -1 0 } } { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_jtag_uart_0.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_jtag_uart_0.v" 348 -1 0 } } { "nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 599 -1 0 } } { "nios2_ht18_lemonde_streit/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/nios2_ht18_lemonde_streit/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1537629486124 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1537629486125 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "11 " "11 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1537629488786 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "/opt/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "/opt/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1537629489012 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1537629489012 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "/opt/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1537629489157 "|nios2_ht18_lemonde_streit|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1537629489157 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/output_files/nios2_ht18_lemonde_streit.map.smsg " "Generated suppressed messages file /home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/output_files/nios2_ht18_lemonde_streit.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1537629489788 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1537629490833 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1537629490833 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1968 " "Implemented 1968 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1537629491519 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1537629491519 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1785 " "Implemented 1785 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1537629491519 ""} { "Info" "ICUT_CUT_TM_RAMS" "176 " "Implemented 176 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1537629491519 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1537629491519 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 64 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 64 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "414 " "Peak virtual memory: 414 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1537629491600 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 22 17:18:11 2018 " "Processing ended: Sat Sep 22 17:18:11 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1537629491600 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1537629491600 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1537629491600 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1537629491600 ""}
