* ******************************************************************************

* iCEcube Packer

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:31:51

* File Generated:     Jan 11 2025 14:15:42

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Command Line: C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\packer.exe  C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T04.dev  C:/dev/Apple_IIe_MMU_3V3/firmware/MMU_Project/MMU_Implmnt\sbt\netlist\oadb-MMU  --package  SG48  --outdir  C:/dev/Apple_IIe_MMU_3V3/firmware/MMU_Project/MMU_Implmnt\sbt\outputs\packer  --translator  C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl  --src_sdc_file  C:/dev/Apple_IIe_MMU_3V3/firmware/MMU_Project/MMU_Implmnt\sbt\outputs\placer\MMU_pl.sdc  --dst_sdc_file  C:/dev/Apple_IIe_MMU_3V3/firmware/MMU_Project/MMU_Implmnt\sbt\outputs\packer\MMU_pk.sdc  --devicename  iCE5LP1K  

***** Device Info *****
Chip: iCE5LP1K
Package: SG48
Size: 24 X 20

***** Design Utilization Info *****
Design: MMU
Used Logic Cell: 142/1100
Used Logic Tile: 66/440
Used IO Cell:    38/96
Used Bram Cell For iCE40: 0/16
Used PLL For iCE40: 0/1
Ram Cascading Used: 0
Lut Cascading Used: 1

***** Clock Info *****
Clock Domain: internalOscilatorOutputNet
Clock Source: 
Clock Driver: internalOscilator (SMCCLK)
Driver Position: (25, 0, 2)
Fanout to FF: 16
Fanout to Tile: 6

Clock Domain: U_MMU_RA.MMU_RA_MUX.D_Q3
Clock Source: U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.D_Q3_16_THRU_CO DELAY_CLK 
Clock Driver: U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.D_Q3_16 (SB_DFF)
Driver Position: (11, 8, 4)
Fanout to FF: 1
Fanout to Tile: 1

Clock Domain: PHI_0_c
Clock Source: PHI_0 
Clock Driver: PHI_0_pad (ICE_GB_IO)
Driver Position: (19, 0, 1)
Fanout to FF: 14
Fanout to Tile: 11

Clock Domain: DELAY_CLK
Clock Source: CONSTANT_ONE_NET CONSTANT_ONE_NET 
Clock Driver: U_DELAY_OSCILLATOR.U_SB_HFOSC (SB_HFOSC)
Driver Position: (0, 21, 1)
Fanout to FF: 10
Fanout to Tile: 8

Clock Domain: DEV0_N
Clock Source: n953 A_c_7 MC0XX_N 
Clock Driver: U_DEV_DECODER.MMU_1_P3.i2_3_lut (SB_LUT4)
Driver Position: (15, 5, 5)
Fanout to FF: 7
Fanout to Tile: 3


***** Placement Info *****
Logic cell utilization per tile
    . . . . + . . . . 1 . . . . + . . . . 2 . . . . + . 
   ----------------------------------------------------
21|                                                     
20|   1 0 1 0 3 0 0 4 0 0 0 5 0 0 0 6 0 6 0 0 0 0 0 0   
19|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
18|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
17|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
16|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0   
15|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0   
14|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
13|   0 0 0 0 0 0 0 0 0 0 0 1 1 0 0 1 0 0 0 0 0 0 0 0   
12|   0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0   
11|   0 0 0 0 0 0 0 0 1 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0   
10|   0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 9|   0 0 0 0 1 0 0 0 2 2 2 0 2 2 0 1 2 1 0 0 0 0 0 0   
 8|   0 0 0 0 0 0 0 1 7 3 3 1 3 2 2 7 0 1 0 0 0 0 0 0   
 7|   0 0 0 0 0 0 0 1 2 1 2 3 2 1 1 1 0 0 0 0 0 0 0 0   
 6|   0 0 0 0 0 0 0 0 2 2 3 3 3 3 2 0 1 0 0 0 0 0 0 0   
 5|   0 0 0 0 0 0 0 0 0 4 3 2 0 1 3 0 1 0 0 0 0 0 0 0   
 4|   0 0 0 0 0 0 0 0 0 3 2 1 0 4 0 0 2 0 0 0 0 0 0 0   
 3|   0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 0 0 0 0 0 0 0   
 2|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 1|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 0|                                                     

Maximum number of Logic cells per logic tile: 7
Average number of Logic cells per logic tile: 2.15

***** Input Pin Density Info *****
Number of input nets per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  .  +  .  .  .  .  2  .  .  .  .  +  . 
   ------------------------------------------------------------------------------
21|                                                                               
20|     0  0  0  0  2  0  0  0  0  0  0  3  0  0  0  4  0  4  0  0  0  0  0  0    
19|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
18|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
17|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
16|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  1  0  0  0  0  0  0  0  0    
15|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  2  0  0  0  0  0  0  0  0    
14|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
13|     0  0  0  0  0  0  0  0  0  0  0  1  1  0  0  3  0  0  0  0  0  0  0  0    
12|     0  0  0  0  0  0  0  0  0  0  0  0  1  1  0  0  0  0  0  0  0  0  0  0    
11|     0  0  0  0  0  0  0  0  2  0  0  0  4  0  0  0  0  0  0  0  0  0  0  0    
10|     0  0  0  0  0  0  0  0  3  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 9|     0  0  0  0  4  0  0  0  6  2  2  0  7  6  0  2  6  4  0  0  0  0  0  0    
 8|     0  0  0  0  0  0  0  4 13  7  8  3 10  6  8 13  0  4  0  0  0  0  0  0    
 7|     0  0  0  0  0  0  0  2  7  4  3 11  8  2  4  4  0  0  0  0  0  0  0  0    
 6|     0  0  0  0  0  0  0  0  3  7  8  9  6 10  8  0  4  0  0  0  0  0  0  0    
 5|     0  0  0  0  0  0  0  0  0  5  8  8  0  2 11  0  4  0  0  0  0  0  0  0    
 4|     0  0  0  0  0  0  0  0  0  9  4  3  0 12  0  0  8  0  0  0  0  0  0  0    
 3|     0  0  0  0  0  0  0  0  0  3  0  0  0  0  0  0  2  0  0  0  0  0  0  0    
 2|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 1|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 0|                                                                               

Maximum number of input nets per logic tile: 13
Average number of input nets per logic tile: 5.17

Number of input pins per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  .  +  .  .  .  .  2  .  .  .  .  +  . 
   ------------------------------------------------------------------------------
21|                                                                               
20|     0  0  0  0  2  0  0  0  0  0  0  4  0  0  0  6  0  6  0  0  0  0  0  0    
19|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
18|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
17|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
16|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  1  0  0  0  0  0  0  0  0    
15|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  2  0  0  0  0  0  0  0  0    
14|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
13|     0  0  0  0  0  0  0  0  0  0  0  1  1  0  0  3  0  0  0  0  0  0  0  0    
12|     0  0  0  0  0  0  0  0  0  0  0  0  1  1  0  0  0  0  0  0  0  0  0  0    
11|     0  0  0  0  0  0  0  0  2  0  0  0  4  0  0  0  0  0  0  0  0  0  0  0    
10|     0  0  0  0  0  0  0  0  3  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 9|     0  0  0  0  4  0  0  0  7  2  2  0  7  6  0  2  8  4  0  0  0  0  0  0    
 8|     0  0  0  0  0  0  0  4 22  7  9  3 10  6  8 16  0  4  0  0  0  0  0  0    
 7|     0  0  0  0  0  0  0  2  7  4  3 11  8  2  4  4  0  0  0  0  0  0  0  0    
 6|     0  0  0  0  0  0  0  0  6  7  9 11  9 10  8  0  4  0  0  0  0  0  0  0    
 5|     0  0  0  0  0  0  0  0  0 12  9  8  0  2 11  0  4  0  0  0  0  0  0  0    
 4|     0  0  0  0  0  0  0  0  0 10  8  3  0 16  0  0  8  0  0  0  0  0  0  0    
 3|     0  0  0  0  0  0  0  0  0  3  0  0  0  0  0  0  2  0  0  0  0  0  0  0    
 2|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 1|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 0|                                                                               

Maximum number of input pins per logic tile: 22
Average number of input pins per logic tile: 5.92

***** Run Time Info *****
Run Time:  0
