<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2017.10.23.12:06:45"
 outputDirectory="F:/QuartusWorkspaces/FMCOMMS2_A10SOC/db/ip/sld84537248/">
 <perimeter>
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <interface name="nodes" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="nodes_send" direction="input" role="send" width="135" />
   <port name="nodes_receive" direction="output" role="receive" width="135" />
  </interface>
  <interface name="hub" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="hub_tck" direction="input" role="tck" width="1" />
   <port name="hub_tms" direction="input" role="tms" width="1" />
   <port name="hub_tdi" direction="input" role="tdi" width="1" />
   <port name="hub_tdo" direction="output" role="tdo" width="1" />
  </interface>
 </perimeter>
 <entity kind="alt_sld_fab" version="1.0" name="alt_sld_fab">
  <parameter name="AUTO_DEVICE" value="" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <generatedFiles>
   <file
       path="F:\QuartusWorkspaces\FMCOMMS2_A10SOC\db\ip\sld84537248\synth\alt_sld_fab.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="F:\QuartusWorkspaces\FMCOMMS2_A10SOC\db\ip\sld84537248\synth\alt_sld_fab_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="F:\QuartusWorkspaces\FMCOMMS2_A10SOC\db\ip\sld84537248\synth\alt_sld_fab.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="F:\QuartusWorkspaces\FMCOMMS2_A10SOC\db\ip\sld84537248\synth\alt_sld_fab_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="F:/QuartusWorkspaces/FMCOMMS2_A10SOC/db/ip/sld84537248/alt_sld_fab_wrapper_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="F:/intelfpga/16.1/ip/altera/sld/core/altera_instrumentation_fabric/alt_sld_fab_hw.tcl" />
   <file
       path="F:/intelFPGA/16.1/ip/altera/sld/core/altera_instrumentation_fabric/com.altera.superfabric.jar" />
   <file
       path="F:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="F:/intelFPGA/16.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="F:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="F:/intelFPGA/16.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="F:/intelfpga/16.1/ip/altera/sld/core/altera_super_splitter/altera_super_splitter_hw.tcl" />
   <file
       path="F:/intelfpga/16.1/ip/altera/sld/core/altera_super_splitter/altera_sld_splitter_hw.tcl" />
   <file
       path="F:/intelfpga/16.1/ip/altera/sld/jtag/altera_sld_jtag_hub/altera_sld_jtag_hub_hw.tcl" />
   <file
       path="F:/intelfpga/16.1/ip/altera/sld/core/altera_connection_identification_hub/altera_connection_identification_hub_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Info" culprit="alt_sld_fab">"Generating: alt_sld_fab"</message>
   <message level="Info" culprit="alt_sld_fab">"Generating: alt_sld_fab_alt_sld_fab_161_m5wqdqi"</message>
   <message level="Info" culprit="alt_sld_fab">"Generating: alt_sld_fab_altera_super_splitter_161_vumttgi"</message>
   <message level="Info" culprit="alt_sld_fab">"Generating: alt_sld_fab_altera_sld_splitter_161_agqapvy"</message>
   <message level="Info" culprit="alt_sld_fab">"Generating: alt_sld_fab_altera_sld_jtag_hub_161_wbfqiva"</message>
   <message level="Info" culprit="alt_sld_fab">"Generating: alt_sld_fab_altera_connection_identification_hub_161_iheo73y"</message>
  </messages>
 </entity>
 <entity
   kind="alt_sld_fab"
   version="16.1"
   name="alt_sld_fab_alt_sld_fab_161_m5wqdqi">
  <parameter name="MAX_WIDTH" value="27" />
  <parameter name="TOP_HUB" value="1" />
  <parameter name="DEVICE_FAMILY" value="Arria 10" />
  <parameter
     name="SETTINGS"
     value="{fabric sld dir agent mfr_code 110 type_code 132 version 1 instance 0 ir_width 3 psig 9b67919e} {fabric sld dir agent mfr_code 110 type_code 132 version 1 instance 1 ir_width 3 psig 9b67919e} {fabric sld dir agent mfr_code 110 type_code 132 version 1 instance 2 ir_width 3 psig 9b67919e} {fabric sld dir agent mfr_code 110 type_code 132 version 1 instance 3 ir_width 3 psig 9b67919e} {fabric sld dir agent mfr_code 110 type_code 9 version 0 instance 0 ir_width 4 psig 9b67919e} " />
  <parameter name="CLOCKS" value="{id {} } {id {} } {id {} } {id {} } {id {} } " />
  <parameter name="DESIGN_HASH" value="d247c6556352e9723634" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="Unknown" />
  <parameter name="MIRROR" value="0" />
  <parameter
     name="COMPOSED_SETTINGS"
     value="{fabric sld dir agent mfr_code 110 type_code 132 version 1 instance 0 ir_width 3 bridge_agent 0 prefer_host {} } {fabric sld dir agent mfr_code 110 type_code 132 version 1 instance 1 ir_width 3 bridge_agent 0 prefer_host {} } {fabric sld dir agent mfr_code 110 type_code 132 version 1 instance 2 ir_width 3 bridge_agent 0 prefer_host {} } {fabric sld dir agent mfr_code 110 type_code 132 version 1 instance 3 ir_width 3 bridge_agent 0 prefer_host {} } {fabric sld dir agent mfr_code 110 type_code 9 version 0 instance 0 ir_width 4 bridge_agent 0 prefer_host {} } " />
  <parameter name="AUTO_DEVICE" value="Unknown" />
  <parameter
     name="EP_INFOS"
     value="{hpath {ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst} } {hpath {ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_m1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst} } {hpath {ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst} } {hpath {ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_m|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst} } {hpath {ghrd_10as066n2:soc_inst|altsource_probe_top:issp_0|altsource_probe:issp_impl} } " />
  <parameter name="AGENTS" value="" />
  <parameter name="NODE_COUNT" value="5" />
  <generatedFiles>
   <file
       path="F:\QuartusWorkspaces\FMCOMMS2_A10SOC\db\ip\sld84537248\alt_sld_fab_161\synth\alt_sld_fab_alt_sld_fab_161_m5wqdqi.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="F:\QuartusWorkspaces\FMCOMMS2_A10SOC\db\ip\sld84537248\alt_sld_fab_161\synth\alt_sld_fab_alt_sld_fab_161_m5wqdqi_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="F:\QuartusWorkspaces\FMCOMMS2_A10SOC\db\ip\sld84537248\alt_sld_fab_161\synth\alt_sld_fab_alt_sld_fab_161_m5wqdqi.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="F:\QuartusWorkspaces\FMCOMMS2_A10SOC\db\ip\sld84537248\alt_sld_fab_161\synth\alt_sld_fab_alt_sld_fab_161_m5wqdqi_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="F:/intelfpga/16.1/ip/altera/sld/core/altera_instrumentation_fabric/alt_sld_fab_hw.tcl" />
   <file
       path="F:/intelFPGA/16.1/ip/altera/sld/core/altera_instrumentation_fabric/com.altera.superfabric.jar" />
   <file
       path="F:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="F:/intelFPGA/16.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="F:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="F:/intelFPGA/16.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="F:/intelfpga/16.1/ip/altera/sld/core/altera_super_splitter/altera_super_splitter_hw.tcl" />
   <file
       path="F:/intelfpga/16.1/ip/altera/sld/core/altera_super_splitter/altera_sld_splitter_hw.tcl" />
   <file
       path="F:/intelfpga/16.1/ip/altera/sld/jtag/altera_sld_jtag_hub/altera_sld_jtag_hub_hw.tcl" />
   <file
       path="F:/intelfpga/16.1/ip/altera/sld/core/altera_connection_identification_hub/altera_connection_identification_hub_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="alt_sld_fab" as="alt_sld_fab" />
  <messages>
   <message level="Info" culprit="alt_sld_fab">"Generating: alt_sld_fab_alt_sld_fab_161_m5wqdqi"</message>
   <message level="Info" culprit="alt_sld_fab">"Generating: alt_sld_fab_altera_super_splitter_161_vumttgi"</message>
   <message level="Info" culprit="alt_sld_fab">"Generating: alt_sld_fab_altera_sld_splitter_161_agqapvy"</message>
   <message level="Info" culprit="alt_sld_fab">"Generating: alt_sld_fab_altera_sld_jtag_hub_161_wbfqiva"</message>
   <message level="Info" culprit="alt_sld_fab">"Generating: alt_sld_fab_altera_connection_identification_hub_161_iheo73y"</message>
  </messages>
 </entity>
 <entity
   kind="altera_super_splitter"
   version="16.1"
   name="alt_sld_fab_altera_super_splitter_161_vumttgi">
  <parameter name="SEND_WIDTHS" value="5 5 5 5 6" />
  <parameter name="MAX_WIDTH" value="27" />
  <parameter name="RECEIVE_WIDTHS" value="26 26 26 26 27" />
  <generatedFiles>
   <file
       path="F:\QuartusWorkspaces\FMCOMMS2_A10SOC\db\ip\sld84537248\altera_super_splitter_161\synth\alt_sld_fab_altera_super_splitter_161_vumttgi.sv"
       attributes="TOP_LEVEL_FILE" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="F:\QuartusWorkspaces\FMCOMMS2_A10SOC\db\ip\sld84537248\altera_super_splitter_161\synth\alt_sld_fab_altera_super_splitter_161_vumttgi.sv"
       attributes="TOP_LEVEL_FILE" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="F:/intelfpga/16.1/ip/altera/sld/core/altera_super_splitter/altera_super_splitter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="alt_sld_fab_alt_sld_fab_161_m5wqdqi" as="presplit" />
  <messages>
   <message level="Info" culprit="alt_sld_fab">"Generating: alt_sld_fab_altera_super_splitter_161_vumttgi"</message>
  </messages>
 </entity>
 <entity
   kind="altera_sld_splitter"
   version="16.1"
   name="alt_sld_fab_altera_sld_splitter_161_agqapvy">
  <parameter
     name="FRAGMENTS"
     value="{{name clock type clock dir end ports { {tck clk in 1 0} } } {name node type conduit dir end ports { {tms tms in 1 1} {tdi tdi in 1 2} {tdo tdo out 1 0} {ena ena in 1 3} {usr1 usr1 in 1 4} {clr clr in 1 5} {clrn clrn in 1 6} {jtag_state_tlr jtag_state_tlr in 1 7} {jtag_state_rti jtag_state_rti in 1 8} {jtag_state_sdrs jtag_state_sdrs in 1 9} {jtag_state_cdr jtag_state_cdr in 1 10} {jtag_state_sdr jtag_state_sdr in 1 11} {jtag_state_e1dr jtag_state_e1dr in 1 12} {jtag_state_pdr jtag_state_pdr in 1 13} {jtag_state_e2dr jtag_state_e2dr in 1 14} {jtag_state_udr jtag_state_udr in 1 15} {jtag_state_sirs jtag_state_sirs in 1 16} {jtag_state_cir jtag_state_cir in 1 17} {jtag_state_sir jtag_state_sir in 1 18} {jtag_state_e1ir jtag_state_e1ir in 1 19} {jtag_state_pir jtag_state_pir in 1 20} {jtag_state_e2ir jtag_state_e2ir in 1 21} {jtag_state_uir jtag_state_uir in 1 22} {ir_in ir_in in 3 23} {irq irq out 1 1} {ir_out ir_out out 3 2} } clock clock assign {debug.controlledBy {link_0} } moduleassign {debug.virtualInterface.link_0 {debug.endpointLink {fabric sld index 1} } } } } {{name clock type clock dir end ports { {tck clk in 1 0} } } {name node type conduit dir end ports { {tms tms in 1 1} {tdi tdi in 1 2} {tdo tdo out 1 0} {ena ena in 1 3} {usr1 usr1 in 1 4} {clr clr in 1 5} {clrn clrn in 1 6} {jtag_state_tlr jtag_state_tlr in 1 7} {jtag_state_rti jtag_state_rti in 1 8} {jtag_state_sdrs jtag_state_sdrs in 1 9} {jtag_state_cdr jtag_state_cdr in 1 10} {jtag_state_sdr jtag_state_sdr in 1 11} {jtag_state_e1dr jtag_state_e1dr in 1 12} {jtag_state_pdr jtag_state_pdr in 1 13} {jtag_state_e2dr jtag_state_e2dr in 1 14} {jtag_state_udr jtag_state_udr in 1 15} {jtag_state_sirs jtag_state_sirs in 1 16} {jtag_state_cir jtag_state_cir in 1 17} {jtag_state_sir jtag_state_sir in 1 18} {jtag_state_e1ir jtag_state_e1ir in 1 19} {jtag_state_pir jtag_state_pir in 1 20} {jtag_state_e2ir jtag_state_e2ir in 1 21} {jtag_state_uir jtag_state_uir in 1 22} {ir_in ir_in in 3 23} {irq irq out 1 1} {ir_out ir_out out 3 2} } clock clock assign {debug.controlledBy {link_1} } moduleassign {debug.virtualInterface.link_1 {debug.endpointLink {fabric sld index 2} } } } } {{name clock type clock dir end ports { {tck clk in 1 0} } } {name node type conduit dir end ports { {tms tms in 1 1} {tdi tdi in 1 2} {tdo tdo out 1 0} {ena ena in 1 3} {usr1 usr1 in 1 4} {clr clr in 1 5} {clrn clrn in 1 6} {jtag_state_tlr jtag_state_tlr in 1 7} {jtag_state_rti jtag_state_rti in 1 8} {jtag_state_sdrs jtag_state_sdrs in 1 9} {jtag_state_cdr jtag_state_cdr in 1 10} {jtag_state_sdr jtag_state_sdr in 1 11} {jtag_state_e1dr jtag_state_e1dr in 1 12} {jtag_state_pdr jtag_state_pdr in 1 13} {jtag_state_e2dr jtag_state_e2dr in 1 14} {jtag_state_udr jtag_state_udr in 1 15} {jtag_state_sirs jtag_state_sirs in 1 16} {jtag_state_cir jtag_state_cir in 1 17} {jtag_state_sir jtag_state_sir in 1 18} {jtag_state_e1ir jtag_state_e1ir in 1 19} {jtag_state_pir jtag_state_pir in 1 20} {jtag_state_e2ir jtag_state_e2ir in 1 21} {jtag_state_uir jtag_state_uir in 1 22} {ir_in ir_in in 3 23} {irq irq out 1 1} {ir_out ir_out out 3 2} } clock clock assign {debug.controlledBy {link_2} } moduleassign {debug.virtualInterface.link_2 {debug.endpointLink {fabric sld index 3} } } } } {{name clock type clock dir end ports { {tck clk in 1 0} } } {name node type conduit dir end ports { {tms tms in 1 1} {tdi tdi in 1 2} {tdo tdo out 1 0} {ena ena in 1 3} {usr1 usr1 in 1 4} {clr clr in 1 5} {clrn clrn in 1 6} {jtag_state_tlr jtag_state_tlr in 1 7} {jtag_state_rti jtag_state_rti in 1 8} {jtag_state_sdrs jtag_state_sdrs in 1 9} {jtag_state_cdr jtag_state_cdr in 1 10} {jtag_state_sdr jtag_state_sdr in 1 11} {jtag_state_e1dr jtag_state_e1dr in 1 12} {jtag_state_pdr jtag_state_pdr in 1 13} {jtag_state_e2dr jtag_state_e2dr in 1 14} {jtag_state_udr jtag_state_udr in 1 15} {jtag_state_sirs jtag_state_sirs in 1 16} {jtag_state_cir jtag_state_cir in 1 17} {jtag_state_sir jtag_state_sir in 1 18} {jtag_state_e1ir jtag_state_e1ir in 1 19} {jtag_state_pir jtag_state_pir in 1 20} {jtag_state_e2ir jtag_state_e2ir in 1 21} {jtag_state_uir jtag_state_uir in 1 22} {ir_in ir_in in 3 23} {irq irq out 1 1} {ir_out ir_out out 3 2} } clock clock assign {debug.controlledBy {link_3} } moduleassign {debug.virtualInterface.link_3 {debug.endpointLink {fabric sld index 4} } } } } {{name clock type clock dir end ports { {tck clk in 1 0} } } {name node type conduit dir end ports { {tms tms in 1 1} {tdi tdi in 1 2} {tdo tdo out 1 0} {ena ena in 1 3} {usr1 usr1 in 1 4} {clr clr in 1 5} {clrn clrn in 1 6} {jtag_state_tlr jtag_state_tlr in 1 7} {jtag_state_rti jtag_state_rti in 1 8} {jtag_state_sdrs jtag_state_sdrs in 1 9} {jtag_state_cdr jtag_state_cdr in 1 10} {jtag_state_sdr jtag_state_sdr in 1 11} {jtag_state_e1dr jtag_state_e1dr in 1 12} {jtag_state_pdr jtag_state_pdr in 1 13} {jtag_state_e2dr jtag_state_e2dr in 1 14} {jtag_state_udr jtag_state_udr in 1 15} {jtag_state_sirs jtag_state_sirs in 1 16} {jtag_state_cir jtag_state_cir in 1 17} {jtag_state_sir jtag_state_sir in 1 18} {jtag_state_e1ir jtag_state_e1ir in 1 19} {jtag_state_pir jtag_state_pir in 1 20} {jtag_state_e2ir jtag_state_e2ir in 1 21} {jtag_state_uir jtag_state_uir in 1 22} {ir_in ir_in in 4 23} {irq irq out 1 1} {ir_out ir_out out 4 2} } clock clock assign {debug.controlledBy {link_4} } moduleassign {debug.virtualInterface.link_4 {debug.endpointLink {fabric sld index 5} } } } } " />
  <parameter name="EXAMPLE" value="" />
  <parameter name="ADD_INTERFACE_ASGN" value="0" />
  <generatedFiles>
   <file
       path="F:\QuartusWorkspaces\FMCOMMS2_A10SOC\db\ip\sld84537248\altera_sld_splitter_161\synth\alt_sld_fab_altera_sld_splitter_161_agqapvy.sv"
       attributes="TOP_LEVEL_FILE" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="F:\QuartusWorkspaces\FMCOMMS2_A10SOC\db\ip\sld84537248\altera_sld_splitter_161\synth\alt_sld_fab_altera_sld_splitter_161_agqapvy.sv"
       attributes="TOP_LEVEL_FILE" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="F:/intelfpga/16.1/ip/altera/sld/core/altera_super_splitter/altera_sld_splitter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="alt_sld_fab_alt_sld_fab_161_m5wqdqi" as="splitter" />
  <messages>
   <message level="Info" culprit="alt_sld_fab">"Generating: alt_sld_fab_altera_sld_splitter_161_agqapvy"</message>
  </messages>
 </entity>
 <entity
   kind="altera_sld_jtag_hub"
   version="16.1"
   name="alt_sld_fab_altera_sld_jtag_hub_161_wbfqiva">
  <parameter name="CONN_INDEX" value="0" />
  <parameter name="N_SEL_BITS" value="3" />
  <parameter name="TOP_HUB" value="1" />
  <parameter name="DEVICE_FAMILY" value="Arria 10" />
  <parameter name="N_NODE_IR_BITS" value="6" />
  <parameter
     name="SETTINGS"
     value="{mfr_code 110 type_code 132 version 1 instance 0 ir_width 3 bridge_agent 0 prefer_host {} } {mfr_code 110 type_code 132 version 1 instance 1 ir_width 3 bridge_agent 0 prefer_host {} } {mfr_code 110 type_code 132 version 1 instance 2 ir_width 3 bridge_agent 0 prefer_host {} } {mfr_code 110 type_code 132 version 1 instance 3 ir_width 3 bridge_agent 0 prefer_host {} } {mfr_code 110 type_code 9 version 0 instance 0 ir_width 4 bridge_agent 0 prefer_host {} } " />
  <parameter name="FORCE_IR_CAPTURE_FEATURE" value="1" />
  <parameter name="BROADCAST_FEATURE" value="1" />
  <parameter
     name="NODE_INFO"
     value="0000000001001000011011100000000000001100001000000110111000000011000011000010000001101110000000100000110000100000011011100000000100001100001000000110111000000000" />
  <parameter name="COMPILATION_MODE" value="0" />
  <parameter name="ENABLE_SOFT_CORE_CONTROLLER" value="0" />
  <parameter name="NEGEDGE_TDO_LATCH" value="1" />
  <parameter name="FORCE_PRE_1_4_FEATURE" value="0" />
  <parameter name="COUNT" value="5" />
  <generatedFiles>
   <file
       path="F:\QuartusWorkspaces\FMCOMMS2_A10SOC\db\ip\sld84537248\altera_sld_jtag_hub_161\synth\alt_sld_fab_altera_sld_jtag_hub_161_wbfqiva.vhd"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="F:\QuartusWorkspaces\FMCOMMS2_A10SOC\db\ip\sld84537248\altera_sld_jtag_hub_161\synth\alt_sld_fab_altera_sld_jtag_hub_161_wbfqiva.vhd"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="F:/intelfpga/16.1/ip/altera/sld/jtag/altera_sld_jtag_hub/altera_sld_jtag_hub_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="alt_sld_fab_alt_sld_fab_161_m5wqdqi" as="sldfabric" />
  <messages>
   <message level="Info" culprit="alt_sld_fab">"Generating: alt_sld_fab_altera_sld_jtag_hub_161_wbfqiva"</message>
  </messages>
 </entity>
 <entity
   kind="altera_connection_identification_hub"
   version="16.1"
   name="alt_sld_fab_altera_connection_identification_hub_161_iheo73y">
  <parameter name="COUNT" value="1" />
  <parameter name="SETTINGS" value="{width 4 latency 0} " />
  <parameter name="DESIGN_HASH" value="d247c6556352e9723634" />
  <generatedFiles>
   <file
       path="F:\QuartusWorkspaces\FMCOMMS2_A10SOC\db\ip\sld84537248\altera_connection_identification_hub_161\synth\alt_sld_fab_altera_connection_identification_hub_161_iheo73y.sv"
       attributes="TOP_LEVEL_FILE" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="F:\QuartusWorkspaces\FMCOMMS2_A10SOC\db\ip\sld84537248\altera_connection_identification_hub_161\synth\alt_sld_fab_altera_connection_identification_hub_161_iheo73y.sv"
       attributes="TOP_LEVEL_FILE" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="F:/intelfpga/16.1/ip/altera/sld/core/altera_connection_identification_hub/altera_connection_identification_hub_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="alt_sld_fab_alt_sld_fab_161_m5wqdqi" as="ident" />
  <messages>
   <message level="Info" culprit="alt_sld_fab">"Generating: alt_sld_fab_altera_connection_identification_hub_161_iheo73y"</message>
  </messages>
 </entity>
</deploy>
