module top(
    input  clk,rstn,
    input  [3:0] A,B,
    output reg [3:0] Y
);

always @(*) begin
    Y= A & B;
end


endmodule