\hypertarget{structDAC__Type}{}\section{D\+A\+C\+\_\+\+Type Struct Reference}
\label{structDAC__Type}\index{D\+A\+C\+\_\+\+Type@{D\+A\+C\+\_\+\+Type}}


{\ttfamily \#include $<$M\+K64\+F12.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO} uint8\_t \hyperlink{structDAC__Type_a0f61f3cd5d904066d9050e97aab24734}{DATL}\\
\>\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO} uint8\_t \hyperlink{structDAC__Type_ad8322a8c7a81901521c43219cb6fbca6}{DATH}\\
\} {\bfseries DAT} \mbox{[}16\mbox{]}\hypertarget{structDAC__Type_a1b298b69ce60b5b7719a74eeed87e492}{}\label{structDAC__Type_a1b298b69ce60b5b7719a74eeed87e492}
\\

\end{tabbing}\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint8\+\_\+t \hyperlink{structDAC__Type_acee3e246d2964c0a7165755319ad8d72}{SR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint8\+\_\+t \hyperlink{structDAC__Type_a49f8406d0fa0efc705eb2c0c43ecf30c}{C0}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint8\+\_\+t \hyperlink{structDAC__Type_afb00f6857479eca5081afacc76b9b621}{C1}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint8\+\_\+t \hyperlink{structDAC__Type_a4128157a759ed11a7ac5b3daf56cd7d2}{C2}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO} uint8\_t \hyperlink{structDAC__Type_a0f61f3cd5d904066d9050e97aab24734}{DATL}\\
\>\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO} uint8\_t \hyperlink{structDAC__Type_ad8322a8c7a81901521c43219cb6fbca6}{DATH}\\
\} {\bfseries DAT} \mbox{[}16\mbox{]}\hypertarget{structDAC__Type_a0c4d4b384cbe8db6052412dd3977203c}{}\label{structDAC__Type_a0c4d4b384cbe8db6052412dd3977203c}
\\

\end{tabbing}\end{DoxyCompactItemize}


\subsection{Detailed Description}
D\+AC -\/ Register Layout Typedef 

\subsection{Member Data Documentation}
\index{D\+A\+C\+\_\+\+Type@{D\+A\+C\+\_\+\+Type}!C0@{C0}}
\index{C0@{C0}!D\+A\+C\+\_\+\+Type@{D\+A\+C\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{C0}{C0}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint8\+\_\+t D\+A\+C\+\_\+\+Type\+::\+C0}\hypertarget{structDAC__Type_a49f8406d0fa0efc705eb2c0c43ecf30c}{}\label{structDAC__Type_a49f8406d0fa0efc705eb2c0c43ecf30c}
D\+AC Control Register, offset\+: 0x21 \index{D\+A\+C\+\_\+\+Type@{D\+A\+C\+\_\+\+Type}!C1@{C1}}
\index{C1@{C1}!D\+A\+C\+\_\+\+Type@{D\+A\+C\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{C1}{C1}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint8\+\_\+t D\+A\+C\+\_\+\+Type\+::\+C1}\hypertarget{structDAC__Type_afb00f6857479eca5081afacc76b9b621}{}\label{structDAC__Type_afb00f6857479eca5081afacc76b9b621}
D\+AC Control Register 1, offset\+: 0x22 \index{D\+A\+C\+\_\+\+Type@{D\+A\+C\+\_\+\+Type}!C2@{C2}}
\index{C2@{C2}!D\+A\+C\+\_\+\+Type@{D\+A\+C\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{C2}{C2}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint8\+\_\+t D\+A\+C\+\_\+\+Type\+::\+C2}\hypertarget{structDAC__Type_a4128157a759ed11a7ac5b3daf56cd7d2}{}\label{structDAC__Type_a4128157a759ed11a7ac5b3daf56cd7d2}
D\+AC Control Register 2, offset\+: 0x23 \index{D\+A\+C\+\_\+\+Type@{D\+A\+C\+\_\+\+Type}!D\+A\+TH@{D\+A\+TH}}
\index{D\+A\+TH@{D\+A\+TH}!D\+A\+C\+\_\+\+Type@{D\+A\+C\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{D\+A\+TH}{DATH}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint8\+\_\+t D\+A\+C\+\_\+\+Type\+::\+D\+A\+TH}\hypertarget{structDAC__Type_ad8322a8c7a81901521c43219cb6fbca6}{}\label{structDAC__Type_ad8322a8c7a81901521c43219cb6fbca6}
D\+AC Data High Register, array offset\+: 0x1, array step\+: 0x2 \index{D\+A\+C\+\_\+\+Type@{D\+A\+C\+\_\+\+Type}!D\+A\+TL@{D\+A\+TL}}
\index{D\+A\+TL@{D\+A\+TL}!D\+A\+C\+\_\+\+Type@{D\+A\+C\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{D\+A\+TL}{DATL}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint8\+\_\+t D\+A\+C\+\_\+\+Type\+::\+D\+A\+TL}\hypertarget{structDAC__Type_a0f61f3cd5d904066d9050e97aab24734}{}\label{structDAC__Type_a0f61f3cd5d904066d9050e97aab24734}
D\+AC Data Low Register, array offset\+: 0x0, array step\+: 0x2 \index{D\+A\+C\+\_\+\+Type@{D\+A\+C\+\_\+\+Type}!SR@{SR}}
\index{SR@{SR}!D\+A\+C\+\_\+\+Type@{D\+A\+C\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{SR}{SR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint8\+\_\+t D\+A\+C\+\_\+\+Type\+::\+SR}\hypertarget{structDAC__Type_acee3e246d2964c0a7165755319ad8d72}{}\label{structDAC__Type_acee3e246d2964c0a7165755319ad8d72}
D\+AC Status Register, offset\+: 0x20 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/M\+K64\+F12.\+h\end{DoxyCompactItemize}
