# system info DE1_SoC_QSYS_tb on 2021.04.04.17:57:19
system_info:
name,value
DEVICE,5CSEMA5F31C6
DEVICE_FAMILY,Cyclone V
GENERATION_ID,1617584134
#
#
# Files generated for DE1_SoC_QSYS_tb on 2021.04.04.17:57:19
files:
filepath,kind,attributes,module,is_top
DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/DE1_SoC_QSYS_tb.v,VERILOG,,DE1_SoC_QSYS_tb,true
DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/DE1_SoC_QSYS.v,VERILOG,,DE1_SoC_QSYS,false
DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_conduit_bfm,false
DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/altera_conduit_bfm.sv,SYSTEM_VERILOG,,altera_conduit_bfm,false
DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_conduit_bfm_0002,false
DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/altera_conduit_bfm_0002.sv,SYSTEM_VERILOG,,altera_conduit_bfm_0002,false
DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_conduit_bfm_0003,false
DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/altera_conduit_bfm_0003.sv,SYSTEM_VERILOG,,altera_conduit_bfm_0003,false
DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_conduit_bfm_0004,false
DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/altera_conduit_bfm_0004.sv,SYSTEM_VERILOG,,altera_conduit_bfm_0004,false
DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_avalon_clock_source,false
DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/altera_avalon_clock_source.sv,SYSTEM_VERILOG,,altera_avalon_clock_source,false
DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_conduit_bfm_0005,false
DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/altera_conduit_bfm_0005.sv,SYSTEM_VERILOG,,altera_conduit_bfm_0005,false
DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_conduit_bfm_0006,false
DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/altera_conduit_bfm_0006.sv,SYSTEM_VERILOG,,altera_conduit_bfm_0006,false
DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_conduit_bfm_0007,false
DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/altera_conduit_bfm_0007.sv,SYSTEM_VERILOG,,altera_conduit_bfm_0007,false
DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_avalon_reset_source,false
DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/altera_avalon_reset_source.sv,SYSTEM_VERILOG,,altera_avalon_reset_source,false
DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_conduit_bfm_0008,false
DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/altera_conduit_bfm_0008.sv,SYSTEM_VERILOG,,altera_conduit_bfm_0008,false
DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_conduit_bfm_0009,false
DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/altera_conduit_bfm_0009.sv,SYSTEM_VERILOG,,altera_conduit_bfm_0009,false
DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/altera_sdram_partner_module.v,VERILOG,,altera_sdram_partner_module,false
DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/DE1_SoC_QSYS_audio.v,VERILOG,,DE1_SoC_QSYS_audio,false
DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/DE1_SoC_QSYS_audio_sel.v,VERILOG,,DE1_SoC_QSYS_audio_sel,false
DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/DE1_SoC_QSYS_cpu.ocp,OTHER,,DE1_SoC_QSYS_cpu,false
DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/DE1_SoC_QSYS_cpu.sdc,SDC,,DE1_SoC_QSYS_cpu,false
DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/DE1_SoC_QSYS_cpu.vo,VERILOG,,DE1_SoC_QSYS_cpu,false
DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/DE1_SoC_QSYS_cpu_bht_ram.dat,DAT,,DE1_SoC_QSYS_cpu,false
DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/DE1_SoC_QSYS_cpu_bht_ram.hex,HEX,,DE1_SoC_QSYS_cpu,false
DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/DE1_SoC_QSYS_cpu_bht_ram.mif,MIF,,DE1_SoC_QSYS_cpu,false
DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/DE1_SoC_QSYS_cpu_dc_tag_ram.dat,DAT,,DE1_SoC_QSYS_cpu,false
DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/DE1_SoC_QSYS_cpu_dc_tag_ram.hex,HEX,,DE1_SoC_QSYS_cpu,false
DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/DE1_SoC_QSYS_cpu_dc_tag_ram.mif,MIF,,DE1_SoC_QSYS_cpu,false
DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/DE1_SoC_QSYS_cpu_ic_tag_ram.dat,DAT,,DE1_SoC_QSYS_cpu,false
DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/DE1_SoC_QSYS_cpu_ic_tag_ram.hex,HEX,,DE1_SoC_QSYS_cpu,false
DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/DE1_SoC_QSYS_cpu_ic_tag_ram.mif,MIF,,DE1_SoC_QSYS_cpu,false
DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk.v,VERILOG,,DE1_SoC_QSYS_cpu,false
DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/DE1_SoC_QSYS_cpu_jtag_debug_module_tck.v,VERILOG,,DE1_SoC_QSYS_cpu,false
DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper.v,VERILOG,,DE1_SoC_QSYS_cpu,false
DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/DE1_SoC_QSYS_cpu_mult_cell.v,VERILOG,,DE1_SoC_QSYS_cpu,false
DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/DE1_SoC_QSYS_cpu_nios2_waves.do,OTHER,,DE1_SoC_QSYS_cpu,false
DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/DE1_SoC_QSYS_cpu_ociram_default_contents.dat,DAT,,DE1_SoC_QSYS_cpu,false
DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/DE1_SoC_QSYS_cpu_ociram_default_contents.hex,HEX,,DE1_SoC_QSYS_cpu,false
DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/DE1_SoC_QSYS_cpu_ociram_default_contents.mif,MIF,,DE1_SoC_QSYS_cpu,false
DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/DE1_SoC_QSYS_cpu_oci_test_bench.v,VERILOG,,DE1_SoC_QSYS_cpu,false
DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/DE1_SoC_QSYS_cpu_rf_ram_a.dat,DAT,,DE1_SoC_QSYS_cpu,false
DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/DE1_SoC_QSYS_cpu_rf_ram_a.hex,HEX,,DE1_SoC_QSYS_cpu,false
DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/DE1_SoC_QSYS_cpu_rf_ram_a.mif,MIF,,DE1_SoC_QSYS_cpu,false
DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/DE1_SoC_QSYS_cpu_rf_ram_b.dat,DAT,,DE1_SoC_QSYS_cpu,false
DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/DE1_SoC_QSYS_cpu_rf_ram_b.hex,HEX,,DE1_SoC_QSYS_cpu,false
DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/DE1_SoC_QSYS_cpu_rf_ram_b.mif,MIF,,DE1_SoC_QSYS_cpu,false
DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/DE1_SoC_QSYS_cpu_test_bench.v,VERILOG,,DE1_SoC_QSYS_cpu,false
DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/DE1_SoC_QSYS_dds_increment.v,VERILOG,,DE1_SoC_QSYS_dds_increment,false
DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/DE1_SoC_QSYS_jtag_uart.v,VERILOG,,DE1_SoC_QSYS_jtag_uart,false
DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/DE1_SoC_QSYS_key.v,VERILOG,,DE1_SoC_QSYS_key,false
DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/DE1_SoC_QSYS_keyboard_keys.v,VERILOG,,DE1_SoC_QSYS_keyboard_keys,false
DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/DE1_SoC_QSYS_lfsr_clk_interrupt_gen.v,VERILOG,,DE1_SoC_QSYS_lfsr_clk_interrupt_gen,false
DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/DE1_SoC_QSYS_lfsr_val.v,VERILOG,,DE1_SoC_QSYS_lfsr_val,false
DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/DE1_SoC_QSYS_modulation_selector.v,VERILOG,,DE1_SoC_QSYS_modulation_selector,false
DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/DE1_SoC_QSYS_mouse_pos.v,VERILOG,,DE1_SoC_QSYS_mouse_pos,false
DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/DE1_SoC_QSYS_pll.vo,VERILOG,,DE1_SoC_QSYS_pll,false
DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/DE1_SoC_QSYS_sdram.v,VERILOG,,DE1_SoC_QSYS_sdram,false
DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/DE1_SoC_QSYS_sdram_test_component.v,VERILOG,,DE1_SoC_QSYS_sdram,false
DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/DE1_SoC_QSYS_signal_selector.v,VERILOG,,DE1_SoC_QSYS_signal_selector,false
DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/DE1_SoC_QSYS_sysid_qsys.vo,VERILOG,,DE1_SoC_QSYS_sysid_qsys,false
DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/DE1_SoC_QSYS_timer.v,VERILOG,,DE1_SoC_QSYS_timer,false
DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/DE1_SoC_QSYS_vga.v,VERILOG,,DE1_SoC_QSYS_vga,false
DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/DE1_SoC_QSYS_mm_interconnect_0.v,VERILOG,,DE1_SoC_QSYS_mm_interconnect_0,false
DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/DE1_SoC_QSYS_irq_mapper.sv,SYSTEM_VERILOG,,DE1_SoC_QSYS_irq_mapper,false
DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/altera_irq_clock_crosser.sv,SYSTEM_VERILOG,,altera_irq_clock_crosser,false
DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/DE1_SoC_QSYS_audio_DATA_FREGEN.v,VERILOG,,DE1_SoC_QSYS_audio_DATA_FREGEN,false
DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/DE1_SoC_QSYS_audio_EMPTY.v,VERILOG,,DE1_SoC_QSYS_audio_EMPTY,false
DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/DE1_SoC_QSYS_audio_OUT_PAUSE.v,VERILOG,,DE1_SoC_QSYS_audio_OUT_PAUSE,false
DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/DE1_SoC_QSYS_audio_fifo_used.v,VERILOG,,DE1_SoC_QSYS_audio_fifo_used,false
DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/alt_vipitc131_IS2Vid.sv,SYSTEM_VERILOG,,alt_vipitc131_IS2Vid,false
DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/alt_vipitc131_IS2Vid_sync_compare.v,VERILOG,,alt_vipitc131_IS2Vid,false
DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/alt_vipitc131_IS2Vid_calculate_mode.v,VERILOG,,alt_vipitc131_IS2Vid,false
DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/alt_vipitc131_IS2Vid_control.v,VERILOG,,alt_vipitc131_IS2Vid,false
DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/alt_vipitc131_IS2Vid_mode_banks.sv,SYSTEM_VERILOG,,alt_vipitc131_IS2Vid,false
DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/alt_vipitc131_IS2Vid_statemachine.v,VERILOG,,alt_vipitc131_IS2Vid,false
DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/alt_vipitc131_common_fifo.v,VERILOG,,alt_vipitc131_IS2Vid,false
DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/alt_vipitc131_common_generic_count.v,VERILOG,,alt_vipitc131_IS2Vid,false
DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/alt_vipitc131_common_to_binary.v,VERILOG,,alt_vipitc131_IS2Vid,false
DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/alt_vipitc131_common_sync.v,VERILOG,,alt_vipitc131_IS2Vid,false
DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/alt_vipitc131_common_trigger_sync.v,VERILOG,,alt_vipitc131_IS2Vid,false
DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/alt_vipitc131_common_sync_generation.v,VERILOG,,alt_vipitc131_IS2Vid,false
DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/alt_vipitc131_common_frame_counter.v,VERILOG,,alt_vipitc131_IS2Vid,false
DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/alt_vipitc131_common_sample_counter.v,VERILOG,,alt_vipitc131_IS2Vid,false
DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/DE1_SoC_QSYS_vga_alt_vip_vfr_0.vo,VERILOG,,DE1_SoC_QSYS_vga_alt_vip_vfr_0,false
DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/DE1_SoC_QSYS_vga_vga_clk.vo,VERILOG,,DE1_SoC_QSYS_vga_vga_clk,false
DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/DE1_SoC_QSYS_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,DE1_SoC_QSYS_mm_interconnect_0_router,false
DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,DE1_SoC_QSYS_mm_interconnect_0_router_001,false
DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,DE1_SoC_QSYS_mm_interconnect_0_router_002,false
DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_003.sv,SYSTEM_VERILOG,,DE1_SoC_QSYS_mm_interconnect_0_router_003,false
DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_009.sv,SYSTEM_VERILOG,,DE1_SoC_QSYS_mm_interconnect_0_router_009,false
DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_013.sv,SYSTEM_VERILOG,,DE1_SoC_QSYS_mm_interconnect_0_router_013,false
DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/altera_merlin_traffic_limiter.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/altera_merlin_reorder_memory.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/altera_avalon_sc_fifo.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/altera_merlin_burst_adapter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/altera_merlin_burst_adapter_13_1.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/altera_incr_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/altera_wrap_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/altera_default_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/altera_avalon_st_pipeline_stage.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,DE1_SoC_QSYS_mm_interconnect_0_cmd_demux,false
DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_001.sv,SYSTEM_VERILOG,,DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_001,false
DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_002.sv,SYSTEM_VERILOG,,DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_002,false
DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,DE1_SoC_QSYS_mm_interconnect_0_cmd_mux,false
DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,DE1_SoC_QSYS_mm_interconnect_0_cmd_mux,false
DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_006,false
DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_006.sv,SYSTEM_VERILOG,,DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_006,false
DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_010,false
DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_010.sv,SYSTEM_VERILOG,,DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_010,false
DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,DE1_SoC_QSYS_mm_interconnect_0_rsp_demux,false
DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_010.sv,SYSTEM_VERILOG,,DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_010,false
DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_015.sv,SYSTEM_VERILOG,,DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_015,false
DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_016.sv,SYSTEM_VERILOG,,DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_016,false
DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,DE1_SoC_QSYS_mm_interconnect_0_rsp_mux,false
DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,DE1_SoC_QSYS_mm_interconnect_0_rsp_mux,false
DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_001,false
DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_001.sv,SYSTEM_VERILOG,,DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_001,false
DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_002,false
DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_002.sv,SYSTEM_VERILOG,,DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_002,false
DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/altera_merlin_width_adapter.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/altera_avalon_st_handshake_clock_crosser.v,SYSTEM_VERILOG,,altera_avalon_st_handshake_clock_crosser,false
DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/altera_avalon_st_clock_crosser.v,SYSTEM_VERILOG,,altera_avalon_st_handshake_clock_crosser,false
DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_avalon_st_handshake_clock_crosser,false
DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/altera_avalon_st_pipeline_stage.sv,SYSTEM_VERILOG,,altera_avalon_st_pipeline_stage,false
DE1_SoC_QSYS/testbench/DE1_SoC_QSYS_tb/simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_avalon_st_pipeline_stage,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst,DE1_SoC_QSYS
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.audio,DE1_SoC_QSYS_audio
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.audio.DATA_FREGEN,DE1_SoC_QSYS_audio_DATA_FREGEN
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.audio.OUT_DATA_AUDIO,DE1_SoC_QSYS_audio_DATA_FREGEN
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.audio.EMPTY,DE1_SoC_QSYS_audio_EMPTY
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.audio.FIFO_FULL,DE1_SoC_QSYS_audio_EMPTY
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.audio.OUT_PAUSE,DE1_SoC_QSYS_audio_OUT_PAUSE
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.audio.OUT_STOP,DE1_SoC_QSYS_audio_OUT_PAUSE
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.audio.WRCLK,DE1_SoC_QSYS_audio_OUT_PAUSE
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.audio.WRREQ,DE1_SoC_QSYS_audio_OUT_PAUSE
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.audio.fifo_used,DE1_SoC_QSYS_audio_fifo_used
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.audio_sel,DE1_SoC_QSYS_audio_sel
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.cpu,DE1_SoC_QSYS_cpu
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.dds_increment,DE1_SoC_QSYS_dds_increment
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.div_freq,DE1_SoC_QSYS_dds_increment
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.jtag_uart,DE1_SoC_QSYS_jtag_uart
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.key,DE1_SoC_QSYS_key
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.keyboard_keys,DE1_SoC_QSYS_keyboard_keys
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.lfsr_clk_interrupt_gen,DE1_SoC_QSYS_lfsr_clk_interrupt_gen
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.lfsr_val,DE1_SoC_QSYS_lfsr_val
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.modulation_selector,DE1_SoC_QSYS_modulation_selector
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mouse_pos,DE1_SoC_QSYS_mouse_pos
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.pll,DE1_SoC_QSYS_pll
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.sdram,DE1_SoC_QSYS_sdram
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.signal_selector,DE1_SoC_QSYS_signal_selector
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.sysid_qsys,DE1_SoC_QSYS_sysid_qsys
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.timer,DE1_SoC_QSYS_timer
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.vga,DE1_SoC_QSYS_vga
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.vga.alt_vip_itc_0,alt_vipitc131_IS2Vid
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.vga.alt_vip_vfr_0,DE1_SoC_QSYS_vga_alt_vip_vfr_0
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.vga.vga_clk,DE1_SoC_QSYS_vga_vga_clk
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.vga.rst_controller,altera_reset_controller
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0,DE1_SoC_QSYS_mm_interconnect_0
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.cpu_data_master_translator,altera_merlin_master_translator
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.cpu_instruction_master_translator,altera_merlin_master_translator
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.vga_to_sdram_translator,altera_merlin_master_translator
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.jtag_uart_avalon_jtag_slave_translator,altera_merlin_slave_translator
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.sysid_qsys_control_slave_translator,altera_merlin_slave_translator
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.audio_data_fregen_s1_translator,altera_merlin_slave_translator
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.audio_empty_s1_translator,altera_merlin_slave_translator
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.audio_fifo_full_s1_translator,altera_merlin_slave_translator
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.audio_fifo_used_s1_translator,altera_merlin_slave_translator
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.cpu_jtag_debug_module_translator,altera_merlin_slave_translator
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.audio_out_data_audio_s1_translator,altera_merlin_slave_translator
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.audio_out_pause_s1_translator,altera_merlin_slave_translator
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.audio_out_stop_s1_translator,altera_merlin_slave_translator
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.sdram_s1_translator,altera_merlin_slave_translator
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.timer_s1_translator,altera_merlin_slave_translator
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.key_s1_translator,altera_merlin_slave_translator
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.signal_selector_s1_translator,altera_merlin_slave_translator
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.modulation_selector_s1_translator,altera_merlin_slave_translator
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.keyboard_keys_s1_translator,altera_merlin_slave_translator
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.mouse_pos_s1_translator,altera_merlin_slave_translator
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.div_freq_s1_translator,altera_merlin_slave_translator
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.audio_sel_s1_translator,altera_merlin_slave_translator
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.lfsr_clk_interrupt_gen_s1_translator,altera_merlin_slave_translator
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.lfsr_val_s1_translator,altera_merlin_slave_translator
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.dds_increment_s1_translator,altera_merlin_slave_translator
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.vga_to_nios_2_datamaster_translator,altera_merlin_slave_translator
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.audio_wrclk_s1_translator,altera_merlin_slave_translator
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.audio_wrreq_s1_translator,altera_merlin_slave_translator
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.cpu_data_master_agent,altera_merlin_master_agent
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.cpu_instruction_master_agent,altera_merlin_master_agent
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.vga_to_sdram_agent,altera_merlin_master_agent
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.jtag_uart_avalon_jtag_slave_agent,altera_merlin_slave_agent
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.sysid_qsys_control_slave_agent,altera_merlin_slave_agent
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.audio_data_fregen_s1_agent,altera_merlin_slave_agent
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.audio_empty_s1_agent,altera_merlin_slave_agent
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.audio_fifo_full_s1_agent,altera_merlin_slave_agent
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.audio_fifo_used_s1_agent,altera_merlin_slave_agent
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.cpu_jtag_debug_module_agent,altera_merlin_slave_agent
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.audio_out_data_audio_s1_agent,altera_merlin_slave_agent
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.audio_out_pause_s1_agent,altera_merlin_slave_agent
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.audio_out_stop_s1_agent,altera_merlin_slave_agent
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.sdram_s1_agent,altera_merlin_slave_agent
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.timer_s1_agent,altera_merlin_slave_agent
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.key_s1_agent,altera_merlin_slave_agent
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.signal_selector_s1_agent,altera_merlin_slave_agent
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.modulation_selector_s1_agent,altera_merlin_slave_agent
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.keyboard_keys_s1_agent,altera_merlin_slave_agent
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.mouse_pos_s1_agent,altera_merlin_slave_agent
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.div_freq_s1_agent,altera_merlin_slave_agent
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.audio_sel_s1_agent,altera_merlin_slave_agent
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.lfsr_clk_interrupt_gen_s1_agent,altera_merlin_slave_agent
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.lfsr_val_s1_agent,altera_merlin_slave_agent
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.dds_increment_s1_agent,altera_merlin_slave_agent
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.vga_to_nios_2_datamaster_agent,altera_merlin_slave_agent
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.audio_wrclk_s1_agent,altera_merlin_slave_agent
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.audio_wrreq_s1_agent,altera_merlin_slave_agent
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.jtag_uart_avalon_jtag_slave_agent_rsp_fifo,altera_avalon_sc_fifo
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.jtag_uart_avalon_jtag_slave_agent_rdata_fifo,altera_avalon_sc_fifo
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.sysid_qsys_control_slave_agent_rsp_fifo,altera_avalon_sc_fifo
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.sysid_qsys_control_slave_agent_rdata_fifo,altera_avalon_sc_fifo
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.audio_data_fregen_s1_agent_rsp_fifo,altera_avalon_sc_fifo
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.audio_data_fregen_s1_agent_rdata_fifo,altera_avalon_sc_fifo
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.audio_empty_s1_agent_rsp_fifo,altera_avalon_sc_fifo
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.audio_empty_s1_agent_rdata_fifo,altera_avalon_sc_fifo
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.audio_fifo_full_s1_agent_rsp_fifo,altera_avalon_sc_fifo
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.audio_fifo_full_s1_agent_rdata_fifo,altera_avalon_sc_fifo
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.audio_fifo_used_s1_agent_rsp_fifo,altera_avalon_sc_fifo
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.audio_fifo_used_s1_agent_rdata_fifo,altera_avalon_sc_fifo
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.cpu_jtag_debug_module_agent_rsp_fifo,altera_avalon_sc_fifo
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.cpu_jtag_debug_module_agent_rdata_fifo,altera_avalon_sc_fifo
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.audio_out_data_audio_s1_agent_rsp_fifo,altera_avalon_sc_fifo
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.audio_out_data_audio_s1_agent_rdata_fifo,altera_avalon_sc_fifo
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.audio_out_pause_s1_agent_rsp_fifo,altera_avalon_sc_fifo
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.audio_out_pause_s1_agent_rdata_fifo,altera_avalon_sc_fifo
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.audio_out_stop_s1_agent_rsp_fifo,altera_avalon_sc_fifo
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.audio_out_stop_s1_agent_rdata_fifo,altera_avalon_sc_fifo
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.sdram_s1_agent_rsp_fifo,altera_avalon_sc_fifo
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.sdram_s1_agent_rdata_fifo,altera_avalon_sc_fifo
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.timer_s1_agent_rsp_fifo,altera_avalon_sc_fifo
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.timer_s1_agent_rdata_fifo,altera_avalon_sc_fifo
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.key_s1_agent_rsp_fifo,altera_avalon_sc_fifo
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.key_s1_agent_rdata_fifo,altera_avalon_sc_fifo
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.signal_selector_s1_agent_rsp_fifo,altera_avalon_sc_fifo
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.signal_selector_s1_agent_rdata_fifo,altera_avalon_sc_fifo
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.modulation_selector_s1_agent_rsp_fifo,altera_avalon_sc_fifo
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.modulation_selector_s1_agent_rdata_fifo,altera_avalon_sc_fifo
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.keyboard_keys_s1_agent_rsp_fifo,altera_avalon_sc_fifo
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.keyboard_keys_s1_agent_rdata_fifo,altera_avalon_sc_fifo
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.mouse_pos_s1_agent_rsp_fifo,altera_avalon_sc_fifo
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.mouse_pos_s1_agent_rdata_fifo,altera_avalon_sc_fifo
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.div_freq_s1_agent_rsp_fifo,altera_avalon_sc_fifo
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.div_freq_s1_agent_rdata_fifo,altera_avalon_sc_fifo
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.audio_sel_s1_agent_rsp_fifo,altera_avalon_sc_fifo
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.audio_sel_s1_agent_rdata_fifo,altera_avalon_sc_fifo
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.lfsr_clk_interrupt_gen_s1_agent_rsp_fifo,altera_avalon_sc_fifo
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.lfsr_clk_interrupt_gen_s1_agent_rdata_fifo,altera_avalon_sc_fifo
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.lfsr_val_s1_agent_rsp_fifo,altera_avalon_sc_fifo
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.lfsr_val_s1_agent_rdata_fifo,altera_avalon_sc_fifo
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.dds_increment_s1_agent_rsp_fifo,altera_avalon_sc_fifo
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.dds_increment_s1_agent_rdata_fifo,altera_avalon_sc_fifo
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.vga_to_nios_2_datamaster_agent_rsp_fifo,altera_avalon_sc_fifo
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.vga_to_nios_2_datamaster_agent_rdata_fifo,altera_avalon_sc_fifo
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.audio_wrclk_s1_agent_rsp_fifo,altera_avalon_sc_fifo
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.audio_wrclk_s1_agent_rdata_fifo,altera_avalon_sc_fifo
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.audio_wrreq_s1_agent_rsp_fifo,altera_avalon_sc_fifo
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.audio_wrreq_s1_agent_rdata_fifo,altera_avalon_sc_fifo
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.router,DE1_SoC_QSYS_mm_interconnect_0_router
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.router_001,DE1_SoC_QSYS_mm_interconnect_0_router_001
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.router_002,DE1_SoC_QSYS_mm_interconnect_0_router_002
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.router_003,DE1_SoC_QSYS_mm_interconnect_0_router_003
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.router_004,DE1_SoC_QSYS_mm_interconnect_0_router_003
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.router_005,DE1_SoC_QSYS_mm_interconnect_0_router_003
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.router_006,DE1_SoC_QSYS_mm_interconnect_0_router_003
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.router_007,DE1_SoC_QSYS_mm_interconnect_0_router_003
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.router_008,DE1_SoC_QSYS_mm_interconnect_0_router_003
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.router_010,DE1_SoC_QSYS_mm_interconnect_0_router_003
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.router_011,DE1_SoC_QSYS_mm_interconnect_0_router_003
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.router_012,DE1_SoC_QSYS_mm_interconnect_0_router_003
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.router_014,DE1_SoC_QSYS_mm_interconnect_0_router_003
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.router_015,DE1_SoC_QSYS_mm_interconnect_0_router_003
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.router_016,DE1_SoC_QSYS_mm_interconnect_0_router_003
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.router_017,DE1_SoC_QSYS_mm_interconnect_0_router_003
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.router_018,DE1_SoC_QSYS_mm_interconnect_0_router_003
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.router_019,DE1_SoC_QSYS_mm_interconnect_0_router_003
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.router_020,DE1_SoC_QSYS_mm_interconnect_0_router_003
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.router_021,DE1_SoC_QSYS_mm_interconnect_0_router_003
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.router_022,DE1_SoC_QSYS_mm_interconnect_0_router_003
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.router_023,DE1_SoC_QSYS_mm_interconnect_0_router_003
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.router_024,DE1_SoC_QSYS_mm_interconnect_0_router_003
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.router_025,DE1_SoC_QSYS_mm_interconnect_0_router_003
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.router_026,DE1_SoC_QSYS_mm_interconnect_0_router_003
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.router_027,DE1_SoC_QSYS_mm_interconnect_0_router_003
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.router_009,DE1_SoC_QSYS_mm_interconnect_0_router_009
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.router_013,DE1_SoC_QSYS_mm_interconnect_0_router_013
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.cpu_data_master_limiter,altera_merlin_traffic_limiter
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.cpu_instruction_master_limiter,altera_merlin_traffic_limiter
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.sdram_s1_burst_adapter,altera_merlin_burst_adapter
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.cmd_demux,DE1_SoC_QSYS_mm_interconnect_0_cmd_demux
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.cmd_demux_001,DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_001
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.rsp_demux_006,DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_001
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.cmd_demux_002,DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_002
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.rsp_demux_002,DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_002
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.rsp_demux_003,DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_002
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.rsp_demux_004,DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_002
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.rsp_demux_005,DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_002
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.rsp_demux_007,DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_002
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.rsp_demux_008,DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_002
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.rsp_demux_009,DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_002
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.rsp_demux_022,DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_002
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.rsp_demux_023,DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_002
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.rsp_demux_024,DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_002
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.cmd_mux,DE1_SoC_QSYS_mm_interconnect_0_cmd_mux
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.cmd_mux_001,DE1_SoC_QSYS_mm_interconnect_0_cmd_mux
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.cmd_mux_002,DE1_SoC_QSYS_mm_interconnect_0_cmd_mux
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.cmd_mux_003,DE1_SoC_QSYS_mm_interconnect_0_cmd_mux
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.cmd_mux_004,DE1_SoC_QSYS_mm_interconnect_0_cmd_mux
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.cmd_mux_005,DE1_SoC_QSYS_mm_interconnect_0_cmd_mux
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.cmd_mux_007,DE1_SoC_QSYS_mm_interconnect_0_cmd_mux
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.cmd_mux_008,DE1_SoC_QSYS_mm_interconnect_0_cmd_mux
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.cmd_mux_009,DE1_SoC_QSYS_mm_interconnect_0_cmd_mux
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.cmd_mux_011,DE1_SoC_QSYS_mm_interconnect_0_cmd_mux
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.cmd_mux_012,DE1_SoC_QSYS_mm_interconnect_0_cmd_mux
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.cmd_mux_013,DE1_SoC_QSYS_mm_interconnect_0_cmd_mux
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.cmd_mux_014,DE1_SoC_QSYS_mm_interconnect_0_cmd_mux
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.cmd_mux_015,DE1_SoC_QSYS_mm_interconnect_0_cmd_mux
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.cmd_mux_016,DE1_SoC_QSYS_mm_interconnect_0_cmd_mux
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.cmd_mux_017,DE1_SoC_QSYS_mm_interconnect_0_cmd_mux
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.cmd_mux_018,DE1_SoC_QSYS_mm_interconnect_0_cmd_mux
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.cmd_mux_019,DE1_SoC_QSYS_mm_interconnect_0_cmd_mux
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.cmd_mux_020,DE1_SoC_QSYS_mm_interconnect_0_cmd_mux
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.cmd_mux_021,DE1_SoC_QSYS_mm_interconnect_0_cmd_mux
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.cmd_mux_022,DE1_SoC_QSYS_mm_interconnect_0_cmd_mux
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.cmd_mux_023,DE1_SoC_QSYS_mm_interconnect_0_cmd_mux
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.cmd_mux_024,DE1_SoC_QSYS_mm_interconnect_0_cmd_mux
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.cmd_mux_006,DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_006
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.cmd_mux_010,DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_010
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.rsp_demux,DE1_SoC_QSYS_mm_interconnect_0_rsp_demux
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.rsp_demux_001,DE1_SoC_QSYS_mm_interconnect_0_rsp_demux
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.rsp_demux_011,DE1_SoC_QSYS_mm_interconnect_0_rsp_demux
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.rsp_demux_012,DE1_SoC_QSYS_mm_interconnect_0_rsp_demux
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.rsp_demux_013,DE1_SoC_QSYS_mm_interconnect_0_rsp_demux
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.rsp_demux_014,DE1_SoC_QSYS_mm_interconnect_0_rsp_demux
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.rsp_demux_017,DE1_SoC_QSYS_mm_interconnect_0_rsp_demux
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.rsp_demux_018,DE1_SoC_QSYS_mm_interconnect_0_rsp_demux
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.rsp_demux_019,DE1_SoC_QSYS_mm_interconnect_0_rsp_demux
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.rsp_demux_020,DE1_SoC_QSYS_mm_interconnect_0_rsp_demux
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.rsp_demux_021,DE1_SoC_QSYS_mm_interconnect_0_rsp_demux
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.rsp_demux_010,DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_010
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.rsp_demux_015,DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_015
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.rsp_demux_016,DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_016
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.rsp_mux,DE1_SoC_QSYS_mm_interconnect_0_rsp_mux
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.rsp_mux_001,DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_001
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.rsp_mux_002,DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_002
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.sdram_s1_rsp_width_adapter,altera_merlin_width_adapter
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.sdram_s1_cmd_width_adapter,altera_merlin_width_adapter
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.crosser,altera_avalon_st_handshake_clock_crosser
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.crosser_001,altera_avalon_st_handshake_clock_crosser
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.crosser_002,altera_avalon_st_handshake_clock_crosser
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.crosser_003,altera_avalon_st_handshake_clock_crosser
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.crosser_004,altera_avalon_st_handshake_clock_crosser
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.crosser_005,altera_avalon_st_handshake_clock_crosser
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.crosser_006,altera_avalon_st_handshake_clock_crosser
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.crosser_007,altera_avalon_st_handshake_clock_crosser
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.crosser_008,altera_avalon_st_handshake_clock_crosser
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.crosser_009,altera_avalon_st_handshake_clock_crosser
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.crosser_010,altera_avalon_st_handshake_clock_crosser
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.crosser_011,altera_avalon_st_handshake_clock_crosser
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.crosser_012,altera_avalon_st_handshake_clock_crosser
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.crosser_013,altera_avalon_st_handshake_clock_crosser
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.crosser_014,altera_avalon_st_handshake_clock_crosser
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.crosser_015,altera_avalon_st_handshake_clock_crosser
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.crosser_016,altera_avalon_st_handshake_clock_crosser
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.crosser_017,altera_avalon_st_handshake_clock_crosser
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.crosser_018,altera_avalon_st_handshake_clock_crosser
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.crosser_019,altera_avalon_st_handshake_clock_crosser
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.crosser_020,altera_avalon_st_handshake_clock_crosser
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.crosser_021,altera_avalon_st_handshake_clock_crosser
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.crosser_022,altera_avalon_st_handshake_clock_crosser
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.crosser_023,altera_avalon_st_handshake_clock_crosser
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.crosser_024,altera_avalon_st_handshake_clock_crosser
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.crosser_025,altera_avalon_st_handshake_clock_crosser
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.crosser_026,altera_avalon_st_handshake_clock_crosser
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.crosser_027,altera_avalon_st_handshake_clock_crosser
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.limiter_pipeline,altera_avalon_st_pipeline_stage
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.limiter_pipeline_001,altera_avalon_st_pipeline_stage
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.limiter_pipeline_002,altera_avalon_st_pipeline_stage
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.mm_interconnect_0.limiter_pipeline_003,altera_avalon_st_pipeline_stage
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.irq_mapper,DE1_SoC_QSYS_irq_mapper
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.irq_synchronizer,altera_irq_clock_crosser
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.rst_controller,altera_reset_controller
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.rst_controller_001,altera_reset_controller
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.rst_controller_002,altera_reset_controller
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.rst_controller_003,altera_reset_controller
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst.rst_controller_004,altera_reset_controller
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst_audio2fifo_0_data_divfrec_bfm,altera_conduit_bfm
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst_audio2fifo_0_out_data_audio_bfm,altera_conduit_bfm
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst_dds_increment_external_connection_bfm,altera_conduit_bfm
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst_div_freq_bfm,altera_conduit_bfm
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst_audio2fifo_0_empty_bfm,altera_conduit_bfm_0002
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst_audio2fifo_0_fifo_full_bfm,altera_conduit_bfm_0002
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst_lfsr_clk_interrupt_gen_external_connection_bfm,altera_conduit_bfm_0002
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst_audio2fifo_0_fifo_used_bfm,altera_conduit_bfm_0003
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst_audio2fifo_0_out_pause_bfm,altera_conduit_bfm_0004
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst_audio2fifo_0_out_stop_bfm,altera_conduit_bfm_0004
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst_audio2fifo_0_wrclk_bfm,altera_conduit_bfm_0004
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst_audio2fifo_0_wrreq_bfm,altera_conduit_bfm_0004
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst_audio_sel_bfm,altera_conduit_bfm_0004
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst_pll_locked_bfm,altera_conduit_bfm_0004
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst_clk_bfm,altera_avalon_clock_source
DE1_SoC_QSYS_tb.sdram_my_partner_clk_bfm,altera_avalon_clock_source
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst_key_external_connection_bfm,altera_conduit_bfm_0005
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst_keyboard_keys_bfm,altera_conduit_bfm_0006
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst_lfsr_val_external_connection_bfm,altera_conduit_bfm_0006
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst_mouse_pos_bfm,altera_conduit_bfm_0006
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst_modulation_selector_bfm,altera_conduit_bfm_0007
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst_reset_bfm,altera_avalon_reset_source
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst_signal_selector_bfm,altera_conduit_bfm_0008
DE1_SoC_QSYS_tb.DE1_SoC_QSYS_inst_vga_alt_vip_itc_0_clocked_video_bfm,altera_conduit_bfm_0009
DE1_SoC_QSYS_tb.sdram_my_partner,altera_sdram_partner_module
