|des
clk_in => clk_in.IN1
rst => cnt.OUTPUTSELECT
rst => cnt.OUTPUTSELECT
rst => cnt.OUTPUTSELECT
rst => cnt.OUTPUTSELECT


|des|divi:Uclk
clk => clkout~reg0.CLK
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk => cnt[4].CLK
clk => cnt[5].CLK
clk => cnt[6].CLK
clk => cnt[7].CLK
clk => cnt[8].CLK
clk => cnt[9].CLK
clk => cnt[10].CLK
clk => cnt[11].CLK
clk => cnt[12].CLK
clk => cnt[13].CLK
clk => cnt[14].CLK
clk => cnt[15].CLK
clk => cnt[16].CLK
clk => cnt[17].CLK
clk => cnt[18].CLK
clk => cnt[19].CLK
clk => cnt[20].CLK
clk => cnt[21].CLK
clk => cnt[22].CLK
clk => cnt[23].CLK
clk => cnt[24].CLK
clk => cnt[25].CLK
clkout <= clkout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|des|des_o:U1
desOut[0] <= Rout.DB_MAX_OUTPUT_PORT_TYPE
desOut[1] <= Lout[25].DB_MAX_OUTPUT_PORT_TYPE
desOut[2] <= Rout.DB_MAX_OUTPUT_PORT_TYPE
desOut[3] <= Lout[17].DB_MAX_OUTPUT_PORT_TYPE
desOut[4] <= Rout.DB_MAX_OUTPUT_PORT_TYPE
desOut[5] <= Lout[9].DB_MAX_OUTPUT_PORT_TYPE
desOut[6] <= Rout.DB_MAX_OUTPUT_PORT_TYPE
desOut[7] <= Lout[1].DB_MAX_OUTPUT_PORT_TYPE
desOut[8] <= Rout.DB_MAX_OUTPUT_PORT_TYPE
desOut[9] <= Lout[26].DB_MAX_OUTPUT_PORT_TYPE
desOut[10] <= Rout.DB_MAX_OUTPUT_PORT_TYPE
desOut[11] <= Lout[18].DB_MAX_OUTPUT_PORT_TYPE
desOut[12] <= Rout.DB_MAX_OUTPUT_PORT_TYPE
desOut[13] <= Lout[10].DB_MAX_OUTPUT_PORT_TYPE
desOut[14] <= Rout.DB_MAX_OUTPUT_PORT_TYPE
desOut[15] <= Lout[2].DB_MAX_OUTPUT_PORT_TYPE
desOut[16] <= Rout.DB_MAX_OUTPUT_PORT_TYPE
desOut[17] <= Lout[27].DB_MAX_OUTPUT_PORT_TYPE
desOut[18] <= Rout.DB_MAX_OUTPUT_PORT_TYPE
desOut[19] <= Lout[19].DB_MAX_OUTPUT_PORT_TYPE
desOut[20] <= Rout.DB_MAX_OUTPUT_PORT_TYPE
desOut[21] <= Lout[11].DB_MAX_OUTPUT_PORT_TYPE
desOut[22] <= Rout.DB_MAX_OUTPUT_PORT_TYPE
desOut[23] <= Lout[3].DB_MAX_OUTPUT_PORT_TYPE
desOut[24] <= Rout.DB_MAX_OUTPUT_PORT_TYPE
desOut[25] <= Lout[28].DB_MAX_OUTPUT_PORT_TYPE
desOut[26] <= Rout.DB_MAX_OUTPUT_PORT_TYPE
desOut[27] <= Lout[20].DB_MAX_OUTPUT_PORT_TYPE
desOut[28] <= Rout.DB_MAX_OUTPUT_PORT_TYPE
desOut[29] <= Lout[12].DB_MAX_OUTPUT_PORT_TYPE
desOut[30] <= Rout.DB_MAX_OUTPUT_PORT_TYPE
desOut[31] <= Lout[4].DB_MAX_OUTPUT_PORT_TYPE
desOut[32] <= Rout.DB_MAX_OUTPUT_PORT_TYPE
desOut[33] <= Lout[29].DB_MAX_OUTPUT_PORT_TYPE
desOut[34] <= Rout.DB_MAX_OUTPUT_PORT_TYPE
desOut[35] <= Lout[21].DB_MAX_OUTPUT_PORT_TYPE
desOut[36] <= Rout.DB_MAX_OUTPUT_PORT_TYPE
desOut[37] <= Lout[13].DB_MAX_OUTPUT_PORT_TYPE
desOut[38] <= Rout.DB_MAX_OUTPUT_PORT_TYPE
desOut[39] <= Lout[5].DB_MAX_OUTPUT_PORT_TYPE
desOut[40] <= Rout.DB_MAX_OUTPUT_PORT_TYPE
desOut[41] <= Lout[30].DB_MAX_OUTPUT_PORT_TYPE
desOut[42] <= Rout.DB_MAX_OUTPUT_PORT_TYPE
desOut[43] <= Lout[22].DB_MAX_OUTPUT_PORT_TYPE
desOut[44] <= Rout.DB_MAX_OUTPUT_PORT_TYPE
desOut[45] <= Lout[14].DB_MAX_OUTPUT_PORT_TYPE
desOut[46] <= Rout.DB_MAX_OUTPUT_PORT_TYPE
desOut[47] <= Lout[6].DB_MAX_OUTPUT_PORT_TYPE
desOut[48] <= Rout.DB_MAX_OUTPUT_PORT_TYPE
desOut[49] <= Lout[31].DB_MAX_OUTPUT_PORT_TYPE
desOut[50] <= Rout.DB_MAX_OUTPUT_PORT_TYPE
desOut[51] <= Lout[23].DB_MAX_OUTPUT_PORT_TYPE
desOut[52] <= Rout.DB_MAX_OUTPUT_PORT_TYPE
desOut[53] <= Lout[15].DB_MAX_OUTPUT_PORT_TYPE
desOut[54] <= Rout.DB_MAX_OUTPUT_PORT_TYPE
desOut[55] <= Lout[7].DB_MAX_OUTPUT_PORT_TYPE
desOut[56] <= Rout.DB_MAX_OUTPUT_PORT_TYPE
desOut[57] <= Lout[32].DB_MAX_OUTPUT_PORT_TYPE
desOut[58] <= Rout.DB_MAX_OUTPUT_PORT_TYPE
desOut[59] <= Lout[24].DB_MAX_OUTPUT_PORT_TYPE
desOut[60] <= Rout.DB_MAX_OUTPUT_PORT_TYPE
desOut[61] <= Lout[16].DB_MAX_OUTPUT_PORT_TYPE
desOut[62] <= Rout.DB_MAX_OUTPUT_PORT_TYPE
desOut[63] <= Lout[8].DB_MAX_OUTPUT_PORT_TYPE
desIn[0] => Xin[25].DATAB
desIn[1] => Lout.DATAB
desIn[2] => Xin[17].DATAB
desIn[3] => Lout.DATAB
desIn[4] => Xin[9].DATAB
desIn[5] => Lout.DATAB
desIn[6] => Xin[1].DATAB
desIn[7] => Lout.DATAB
desIn[8] => Xin[26].DATAB
desIn[9] => Lout.DATAB
desIn[10] => Xin[18].DATAB
desIn[11] => Lout.DATAB
desIn[12] => Xin[10].DATAB
desIn[13] => Lout.DATAB
desIn[14] => Xin[2].DATAB
desIn[15] => Lout.DATAB
desIn[16] => Xin[27].DATAB
desIn[17] => Lout.DATAB
desIn[18] => Xin[19].DATAB
desIn[19] => Lout.DATAB
desIn[20] => Xin[11].DATAB
desIn[21] => Lout.DATAB
desIn[22] => Xin[3].DATAB
desIn[23] => Lout.DATAB
desIn[24] => Xin[28].DATAB
desIn[25] => Lout.DATAB
desIn[26] => Xin[20].DATAB
desIn[27] => Lout.DATAB
desIn[28] => Xin[12].DATAB
desIn[29] => Lout.DATAB
desIn[30] => Xin[4].DATAB
desIn[31] => Lout.DATAB
desIn[32] => Xin[29].DATAB
desIn[33] => Lout.DATAB
desIn[34] => Xin[21].DATAB
desIn[35] => Lout.DATAB
desIn[36] => Xin[13].DATAB
desIn[37] => Lout.DATAB
desIn[38] => Xin[5].DATAB
desIn[39] => Lout.DATAB
desIn[40] => Xin[30].DATAB
desIn[41] => Lout.DATAB
desIn[42] => Xin[22].DATAB
desIn[43] => Lout.DATAB
desIn[44] => Xin[14].DATAB
desIn[45] => Lout.DATAB
desIn[46] => Xin[6].DATAB
desIn[47] => Lout.DATAB
desIn[48] => Xin[31].DATAB
desIn[49] => Lout.DATAB
desIn[50] => Xin[23].DATAB
desIn[51] => Lout.DATAB
desIn[52] => Xin[15].DATAB
desIn[53] => Lout.DATAB
desIn[54] => Xin[7].DATAB
desIn[55] => Lout.DATAB
desIn[56] => Xin[32].DATAB
desIn[57] => Lout.DATAB
desIn[58] => Xin[24].DATAB
desIn[59] => Lout.DATAB
desIn[60] => Xin[16].DATAB
desIn[61] => Lout.DATAB
desIn[62] => Xin[8].DATAB
desIn[63] => Lout.DATAB
key[0] => key_w.DATAA
key[0] => key_w.DATAB
key[1] => key_w[1].IN1
key[2] => key_w[2].IN1
key[3] => key_w[3].IN1
key[4] => key_w[4].IN1
key[5] => key_w[5].IN1
key[6] => key_w[6].IN1
key[7] => key_w[7].IN1
key[8] => key_w[8].IN1
key[9] => key_w[9].IN1
key[10] => key_w[10].IN1
key[11] => key_w[11].IN1
key[12] => key_w[12].IN1
key[13] => key_w[13].IN1
key[14] => key_w[14].IN1
key[15] => key_w[15].IN1
key[16] => key_w[16].IN1
key[17] => key_w[17].IN1
key[18] => key_w[18].IN1
key[19] => key_w[19].IN1
key[20] => key_w[20].IN1
key[21] => key_w[21].IN1
key[22] => key_w[22].IN1
key[23] => key_w[23].IN1
key[24] => key_w[24].IN1
key[25] => key_w[25].IN1
key[26] => key_w[26].IN1
key[27] => key_w[27].IN1
key[28] => key_w[28].IN1
key[29] => key_w[29].IN1
key[30] => key_w[30].IN1
key[31] => key_w[31].IN1
key[32] => key_w[32].IN1
key[33] => key_w[33].IN1
key[34] => key_w[34].IN1
key[35] => key_w[35].IN1
key[36] => key_w[36].IN1
key[37] => key_w[37].IN1
key[38] => key_w[38].IN1
key[39] => key_w[39].IN1
key[40] => key_w[40].IN1
key[41] => key_w[41].IN1
key[42] => key_w[42].IN1
key[43] => key_w[43].IN1
key[44] => key_w[44].IN1
key[45] => key_w[45].IN1
key[46] => key_w[46].IN1
key[47] => key_w[47].IN1
key[48] => key_w[48].IN1
key[49] => key_w[49].IN1
key[50] => key_w[50].IN1
key[51] => key_w[51].IN1
key[52] => key_w[52].IN1
key[53] => key_w[53].IN1
key[54] => key_w[54].IN1
key[55] => key_w[55].IN1
decrypt => decrypt.IN1
roundSel[0] => roundSel[0].IN1
roundSel[1] => roundSel[1].IN1
roundSel[2] => roundSel[2].IN1
roundSel[3] => roundSel[3].IN1
clk => R[32].CLK
clk => R[31].CLK
clk => R[30].CLK
clk => R[29].CLK
clk => R[28].CLK
clk => R[27].CLK
clk => R[26].CLK
clk => R[25].CLK
clk => R[24].CLK
clk => R[23].CLK
clk => R[22].CLK
clk => R[21].CLK
clk => R[20].CLK
clk => R[19].CLK
clk => R[18].CLK
clk => R[17].CLK
clk => R[16].CLK
clk => R[15].CLK
clk => R[14].CLK
clk => R[13].CLK
clk => R[12].CLK
clk => R[11].CLK
clk => R[10].CLK
clk => R[9].CLK
clk => R[8].CLK
clk => R[7].CLK
clk => R[6].CLK
clk => R[5].CLK
clk => R[4].CLK
clk => R[3].CLK
clk => R[2].CLK
clk => R[1].CLK
clk => L[32].CLK
clk => L[31].CLK
clk => L[30].CLK
clk => L[29].CLK
clk => L[28].CLK
clk => L[27].CLK
clk => L[26].CLK
clk => L[25].CLK
clk => L[24].CLK
clk => L[23].CLK
clk => L[22].CLK
clk => L[21].CLK
clk => L[20].CLK
clk => L[19].CLK
clk => L[18].CLK
clk => L[17].CLK
clk => L[16].CLK
clk => L[15].CLK
clk => L[14].CLK
clk => L[13].CLK
clk => L[12].CLK
clk => L[11].CLK
clk => L[10].CLK
clk => L[9].CLK
clk => L[8].CLK
clk => L[7].CLK
clk => L[6].CLK
clk => L[5].CLK
clk => L[4].CLK
clk => L[3].CLK
clk => L[2].CLK
clk => L[1].CLK


|des|des_o:U1|crp:u0
P[32] <= sbox7:u6.dout
P[31] <= sbox1:u0.dout
P[30] <= sbox3:u2.dout
P[29] <= sbox6:u5.dout
P[28] <= sbox2:u1.dout
P[27] <= sbox8:u7.dout
P[26] <= sbox4:u3.dout
P[25] <= sbox5:u4.dout
P[24] <= sbox3:u2.dout
P[23] <= sbox1:u0.dout
P[22] <= sbox7:u6.dout
P[21] <= sbox8:u7.dout
P[20] <= sbox4:u3.dout
P[19] <= sbox6:u5.dout
P[18] <= sbox2:u1.dout
P[17] <= sbox1:u0.dout
P[16] <= sbox3:u2.dout
P[15] <= sbox8:u7.dout
P[14] <= sbox5:u4.dout
P[13] <= sbox2:u1.dout
P[12] <= sbox7:u6.dout
P[11] <= sbox6:u5.dout
P[10] <= sbox4:u3.dout
P[9] <= sbox1:u0.dout
P[8] <= sbox5:u4.dout
P[7] <= sbox7:u6.dout
P[6] <= sbox3:u2.dout
P[5] <= sbox8:u7.dout
P[4] <= sbox6:u5.dout
P[3] <= sbox5:u4.dout
P[2] <= sbox2:u1.dout
P[1] <= sbox4:u3.dout
R[32] => X.IN0
R[32] => X.IN0
R[31] => X.IN0
R[30] => X.IN0
R[29] => X.IN0
R[29] => X.IN0
R[28] => X.IN0
R[28] => X.IN0
R[27] => X.IN0
R[26] => X.IN0
R[25] => X.IN0
R[25] => X.IN0
R[24] => X.IN0
R[24] => X.IN0
R[23] => X.IN0
R[22] => X.IN0
R[21] => X.IN0
R[21] => X.IN0
R[20] => X.IN0
R[20] => X.IN0
R[19] => X.IN0
R[18] => X.IN0
R[17] => X.IN0
R[17] => X.IN0
R[16] => X.IN0
R[16] => X.IN0
R[15] => X.IN0
R[14] => X.IN0
R[13] => X.IN0
R[13] => X.IN0
R[12] => X.IN0
R[12] => X.IN0
R[11] => X.IN0
R[10] => X.IN0
R[9] => X.IN0
R[9] => X.IN0
R[8] => X.IN0
R[8] => X.IN0
R[7] => X.IN0
R[6] => X.IN0
R[5] => X.IN0
R[5] => X.IN0
R[4] => X.IN0
R[4] => X.IN0
R[3] => X.IN0
R[2] => X.IN0
R[1] => X.IN0
R[1] => X.IN0
K_sub[48] => X.IN1
K_sub[47] => X.IN1
K_sub[46] => X.IN1
K_sub[45] => X.IN1
K_sub[44] => X.IN1
K_sub[43] => X.IN1
K_sub[42] => X.IN1
K_sub[41] => X.IN1
K_sub[40] => X.IN1
K_sub[39] => X.IN1
K_sub[38] => X.IN1
K_sub[37] => X.IN1
K_sub[36] => X.IN1
K_sub[35] => X.IN1
K_sub[34] => X.IN1
K_sub[33] => X.IN1
K_sub[32] => X.IN1
K_sub[31] => X.IN1
K_sub[30] => X.IN1
K_sub[29] => X.IN1
K_sub[28] => X.IN1
K_sub[27] => X.IN1
K_sub[26] => X.IN1
K_sub[25] => X.IN1
K_sub[24] => X.IN1
K_sub[23] => X.IN1
K_sub[22] => X.IN1
K_sub[21] => X.IN1
K_sub[20] => X.IN1
K_sub[19] => X.IN1
K_sub[18] => X.IN1
K_sub[17] => X.IN1
K_sub[16] => X.IN1
K_sub[15] => X.IN1
K_sub[14] => X.IN1
K_sub[13] => X.IN1
K_sub[12] => X.IN1
K_sub[11] => X.IN1
K_sub[10] => X.IN1
K_sub[9] => X.IN1
K_sub[8] => X.IN1
K_sub[7] => X.IN1
K_sub[6] => X.IN1
K_sub[5] => X.IN1
K_sub[4] => X.IN1
K_sub[3] => X.IN1
K_sub[2] => X.IN1
K_sub[1] => X.IN1


|des|des_o:U1|crp:u0|sbox1:u0
addr[6] => Ram0.RADDR4
addr[5] => Ram0.RADDR
addr[4] => Ram0.RADDR1
addr[3] => Ram0.RADDR2
addr[2] => Ram0.RADDR3
addr[1] => Ram0.RADDR5
dout[4] <= Ram0.DATAOUT
dout[3] <= Ram0.DATAOUT1
dout[2] <= Ram0.DATAOUT2
dout[1] <= Ram0.DATAOUT3


|des|des_o:U1|crp:u0|sbox2:u1
addr[6] => Ram0.RADDR4
addr[5] => Ram0.RADDR
addr[4] => Ram0.RADDR1
addr[3] => Ram0.RADDR2
addr[2] => Ram0.RADDR3
addr[1] => Ram0.RADDR5
dout[4] <= Ram0.DATAOUT
dout[3] <= Ram0.DATAOUT1
dout[2] <= Ram0.DATAOUT2
dout[1] <= Ram0.DATAOUT3


|des|des_o:U1|crp:u0|sbox3:u2
addr[6] => Ram0.RADDR4
addr[5] => Ram0.RADDR
addr[4] => Ram0.RADDR1
addr[3] => Ram0.RADDR2
addr[2] => Ram0.RADDR3
addr[1] => Ram0.RADDR5
dout[4] <= Ram0.DATAOUT
dout[3] <= Ram0.DATAOUT1
dout[2] <= Ram0.DATAOUT2
dout[1] <= Ram0.DATAOUT3


|des|des_o:U1|crp:u0|sbox4:u3
addr[6] => Ram0.RADDR4
addr[5] => Ram0.RADDR
addr[4] => Ram0.RADDR1
addr[3] => Ram0.RADDR2
addr[2] => Ram0.RADDR3
addr[1] => Ram0.RADDR5
dout[4] <= Ram0.DATAOUT
dout[3] <= Ram0.DATAOUT1
dout[2] <= Ram0.DATAOUT2
dout[1] <= Ram0.DATAOUT3


|des|des_o:U1|crp:u0|sbox5:u4
addr[6] => Ram0.RADDR4
addr[5] => Ram0.RADDR
addr[4] => Ram0.RADDR1
addr[3] => Ram0.RADDR2
addr[2] => Ram0.RADDR3
addr[1] => Ram0.RADDR5
dout[4] <= Ram0.DATAOUT
dout[3] <= Ram0.DATAOUT1
dout[2] <= Ram0.DATAOUT2
dout[1] <= Ram0.DATAOUT3


|des|des_o:U1|crp:u0|sbox6:u5
addr[6] => Ram0.RADDR4
addr[5] => Ram0.RADDR
addr[4] => Ram0.RADDR1
addr[3] => Ram0.RADDR2
addr[2] => Ram0.RADDR3
addr[1] => Ram0.RADDR5
dout[4] <= Ram0.DATAOUT
dout[3] <= Ram0.DATAOUT1
dout[2] <= Ram0.DATAOUT2
dout[1] <= Ram0.DATAOUT3


|des|des_o:U1|crp:u0|sbox7:u6
addr[6] => Ram0.RADDR4
addr[5] => Ram0.RADDR
addr[4] => Ram0.RADDR1
addr[3] => Ram0.RADDR2
addr[2] => Ram0.RADDR3
addr[1] => Ram0.RADDR5
dout[4] <= Ram0.DATAOUT
dout[3] <= Ram0.DATAOUT1
dout[2] <= Ram0.DATAOUT2
dout[1] <= Ram0.DATAOUT3


|des|des_o:U1|crp:u0|sbox8:u7
addr[6] => Ram0.RADDR4
addr[5] => Ram0.RADDR
addr[4] => Ram0.RADDR1
addr[3] => Ram0.RADDR2
addr[2] => Ram0.RADDR3
addr[1] => Ram0.RADDR5
dout[4] <= Ram0.DATAOUT
dout[3] <= Ram0.DATAOUT1
dout[2] <= Ram0.DATAOUT2
dout[1] <= Ram0.DATAOUT3


|des|des_o:U1|key_sel:u1
K_sub[48] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
K_sub[47] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
K_sub[46] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
K_sub[45] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
K_sub[44] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
K_sub[43] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
K_sub[42] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
K_sub[41] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
K_sub[40] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
K_sub[39] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
K_sub[38] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
K_sub[37] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
K_sub[36] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
K_sub[35] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
K_sub[34] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
K_sub[33] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
K_sub[32] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
K_sub[31] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
K_sub[30] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
K_sub[29] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
K_sub[28] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
K_sub[27] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
K_sub[26] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
K_sub[25] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
K_sub[24] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
K_sub[23] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
K_sub[22] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
K_sub[21] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
K_sub[20] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
K_sub[19] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
K_sub[18] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
K_sub[17] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
K_sub[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
K_sub[15] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
K_sub[14] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
K_sub[13] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
K_sub[12] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
K_sub[11] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
K_sub[10] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
K_sub[9] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
K_sub[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
K_sub[7] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
K_sub[6] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
K_sub[5] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
K_sub[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
K_sub[3] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
K_sub[2] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
K_sub[1] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
K[0] => K8[44].DATAB
K[0] => K7[32].DATAB
K[0] => K7[34].DATAA
K[0] => K6[29].DATAA
K[0] => K5[38].DATAA
K[0] => K5[46].DATAB
K[0] => K4[33].DATAA
K[0] => K4[41].DATAB
K[0] => K3[42].DATAA
K[0] => K3[48].DATAB
K[0] => K2[30].DATAA
K[0] => K2[31].DATAB
K[0] => K1[40].DATAA
K[0] => K1[47].DATAB
K[1] => K8[33].DATAA
K[1] => K8[45].DATAB
K[1] => K7[36].DATAB
K[1] => K7[42].DATAA
K[1] => K6[30].DATAA
K[1] => K6[43].DATAB
K[1] => K5[37].DATAB
K[1] => K5[47].DATAA
K[1] => K4[27].DATAA
K[1] => K4[44].DATAB
K[1] => K3[32].DATAB
K[1] => K3[35].DATAA
K[1] => K1[28].DATAB
K[1] => K1[46].DATAA
K[2] => K8[27].DATAA
K[2] => K8[31].DATAB
K[2] => K7[35].DATAA
K[2] => K7[40].DATAB
K[2] => K5[26].DATAB
K[2] => K5[28].DATAA
K[2] => K4[39].DATAA
K[2] => K4[45].DATAB
K[2] => K3[25].DATAA
K[2] => K3[36].DATAB
K[2] => K2[43].DATAB
K[2] => K1[34].DATAB
K[2] => K1[37].DATAA
K[3] => K8[3].DATAA
K[3] => K8[12].DATAB
K[3] => K7[18].DATAB
K[3] => K7[23].DATAA
K[3] => K6[9].DATAA
K[3] => K6[10].DATAB
K[3] => K5[2].DATAA
K[3] => K5[16].DATAB
K[3] => K4[14].DATAA
K[3] => K4[24].DATAB
K[3] => K3[8].DATAB
K[3] => K3[11].DATAA
K[3] => K2[13].DATAA
K[3] => K2[17].DATAB
K[3] => K1[4].DATAA
K[4] => K8[7].DATAA
K[4] => K8[24].DATAB
K[4] => K7[6].DATAA
K[4] => K7[8].DATAB
K[4] => K6[17].DATAB
K[4] => K6[20].DATAA
K[4] => K5[4].DATAB
K[4] => K4[3].DATAA
K[4] => K3[22].DATAB
K[4] => K3[23].DATAA
K[4] => K2[9].DATAA
K[4] => K1[2].DATAB
K[4] => K1[19].DATAA
K[5] => K8[13].DATAA
K[5] => K7[22].DATAB
K[5] => K6[21].DATAA
K[5] => K5[5].DATAA
K[5] => K5[19].DATAB
K[5] => K4[1].DATAB
K[5] => K4[7].DATAA
K[5] => K3[6].DATAA
K[5] => K3[15].DATAB
K[5] => K2[12].DATAB
K[5] => K2[20].DATAA
K[5] => K1[18].DATAA
K[6] => K8[1].DATAB
K[6] => K8[9].DATAA
K[6] => K7[2].DATAA
K[6] => K7[15].DATAB
K[6] => K6[12].DATAB
K[6] => K6[14].DATAA
K[6] => K5[11].DATAA
K[6] => K5[18].DATAB
K[6] => K4[10].DATAB
K[6] => K4[13].DATAA
K[6] => K3[16].DATAB
K[6] => K2[21].DATAA
K[6] => K2[24].DATAB
K[6] => K1[5].DATAB
K[6] => K1[8].DATAA
K[7] => K8[37].DATAA
K[7] => K7[25].DATAB
K[7] => K7[43].DATAA
K[7] => K6[36].DATAA
K[7] => K6[39].DATAB
K[7] => K5[28].DATAB
K[7] => K5[45].DATAA
K[7] => K4[26].DATAA
K[7] => K3[35].DATAB
K[7] => K2[27].DATAB
K[7] => K2[40].DATAA
K[7] => K1[31].DATAB
K[7] => K1[47].DATAA
K[8] => K8[26].DATAA
K[8] => K8[33].DATAB
K[8] => K7[38].DATAB
K[8] => K6[29].DATAB
K[8] => K6[40].DATAA
K[8] => K5[31].DATAA
K[8] => K5[34].DATAB
K[8] => K4[48].DATAA
K[8] => K3[25].DATAB
K[8] => K3[41].DATAA
K[8] => K2[39].DATAB
K[8] => K2[46].DATAA
K[8] => K1[28].DATAA
K[9] => K8[27].DATAB
K[9] => K8[48].DATAA
K[9] => K7[41].DATAA
K[9] => K7[47].DATAB
K[9] => K6[30].DATAB
K[9] => K6[46].DATAA
K[9] => K5[42].DATAB
K[9] => K4[32].DATAA
K[9] => K4[33].DATAB
K[9] => K3[38].DATAB
K[9] => K3[44].DATAA
K[9] => K2[29].DATAB
K[9] => K2[37].DATAA
K[9] => K1[34].DATAA
K[9] => K1[43].DATAB
K[10] => K8[3].DATAB
K[10] => K8[15].DATAA
K[10] => K7[1].DATAA
K[10] => K6[19].DATAA
K[10] => K6[20].DATAB
K[10] => K5[6].DATAB
K[10] => K4[7].DATAB
K[10] => K4[22].DATAA
K[10] => K3[5].DATAB
K[10] => K2[4].DATAA
K[10] => K2[21].DATAB
K[10] => K1[17].DATAB
K[11] => K8[7].DATAB
K[11] => K8[16].DATAA
K[11] => K7[5].DATAB
K[11] => K7[10].DATAA
K[11] => K6[18].DATAA
K[11] => K6[21].DATAB
K[11] => K5[12].DATAA
K[11] => K4[13].DATAB
K[11] => K4[15].DATAA
K[11] => K3[1].DATAA
K[11] => K3[11].DATAB
K[11] => K2[14].DATAB
K[11] => K2[19].DATAA
K[11] => K1[2].DATAA
K[12] => K8[4].DATAA
K[12] => K8[13].DATAB
K[12] => K7[11].DATAB
K[12] => K7[17].DATAA
K[12] => K6[8].DATAA
K[12] => K6[14].DATAB
K[12] => K5[2].DATAB
K[12] => K5[24].DATAA
K[12] => K4[9].DATAB
K[12] => K4[16].DATAA
K[12] => K3[10].DATAA
K[12] => K3[23].DATAB
K[12] => K2[3].DATAB
K[12] => K2[18].DATAA
K[12] => K1[12].DATAB
K[13] => K8[9].DATAB
K[13] => K8[19].DATAA
K[13] => K7[23].DATAB
K[13] => K6[3].DATAB
K[13] => K6[22].DATAA
K[13] => K4[4].DATAA
K[13] => K4[20].DATAB
K[13] => K3[6].DATAB
K[13] => K3[17].DATAA
K[13] => K2[7].DATAB
K[13] => K2[8].DATAA
K[13] => K1[5].DATAA
K[13] => K1[24].DATAB
K[14] => K8[34].DATAA
K[14] => K8[37].DATAB
K[14] => K7[29].DATAA
K[14] => K7[44].DATAB
K[14] => K6[32].DATAB
K[14] => K6[38].DATAA
K[14] => K5[33].DATAA
K[14] => K4[42].DATAA
K[14] => K4[46].DATAB
K[14] => K3[30].DATAA
K[14] => K3[41].DATAB
K[14] => K2[47].DATAA
K[14] => K2[48].DATAB
K[14] => K1[27].DATAB
K[14] => K1[31].DATAA
K[15] => K8[26].DATAB
K[15] => K8[42].DATAA
K[15] => K7[30].DATAA
K[15] => K7[45].DATAB
K[15] => K6[36].DATAB
K[15] => K6[47].DATAA
K[15] => K5[27].DATAA
K[15] => K5[43].DATAB
K[15] => K4[35].DATAA
K[15] => K4[37].DATAB
K[15] => K3[44].DATAB
K[15] => K2[28].DATAA
K[15] => K2[32].DATAB
K[15] => K1[39].DATAB
K[16] => K8[35].DATAA
K[16] => K8[48].DATAB
K[16] => K7[31].DATAB
K[16] => K6[28].DATAA
K[16] => K6[40].DATAB
K[16] => K5[39].DATAA
K[16] => K4[25].DATAA
K[16] => K4[26].DATAB
K[16] => K3[45].DATAB
K[16] => K2[34].DATAA
K[16] => K2[36].DATAB
K[16] => K1[29].DATAB
K[16] => K1[43].DATAA
K[17] => K8[15].DATAB
K[17] => K8[23].DATAA
K[17] => K7[9].DATAA
K[17] => K7[12].DATAB
K[17] => K6[2].DATAA
K[17] => K6[18].DATAB
K[17] => K5[10].DATAB
K[17] => K5[14].DATAA
K[17] => K4[11].DATAA
K[17] => K4[16].DATAB
K[17] => K3[13].DATAA
K[17] => K3[24].DATAB
K[17] => K2[8].DATAB
K[17] => K1[17].DATAA
K[17] => K1[21].DATAB
K[18] => K8[6].DATAA
K[18] => K8[16].DATAB
K[18] => K7[20].DATAA
K[18] => K7[24].DATAB
K[18] => K6[8].DATAB
K[18] => K5[3].DATAA
K[18] => K5[17].DATAB
K[18] => K4[4].DATAB
K[18] => K4[23].DATAA
K[18] => K3[9].DATAA
K[18] => K2[2].DATAA
K[18] => K2[22].DATAB
K[18] => K1[14].DATAB
K[19] => K8[4].DATAB
K[19] => K7[21].DATAA
K[19] => K6[5].DATAA
K[19] => K6[22].DATAB
K[19] => K5[7].DATAA
K[19] => K4[6].DATAA
K[19] => K4[19].DATAB
K[19] => K3[1].DATAB
K[19] => K3[20].DATAA
K[19] => K2[15].DATAB
K[19] => K1[3].DATAB
K[19] => K1[12].DATAA
K[20] => K8[2].DATAA
K[20] => K8[19].DATAB
K[20] => K7[1].DATAB
K[20] => K7[14].DATAA
K[20] => K6[11].DATAA
K[20] => K6[15].DATAB
K[20] => K5[12].DATAB
K[20] => K5[13].DATAA
K[20] => K4[18].DATAB
K[20] => K3[10].DATAB
K[20] => K3[21].DATAA
K[20] => K2[5].DATAA
K[20] => K2[16].DATAB
K[20] => K1[7].DATAB
K[20] => K1[24].DATAA
K[21] => K8[34].DATAB
K[21] => K8[43].DATAA
K[21] => K7[36].DATAA
K[21] => K6[25].DATAB
K[21] => K6[45].DATAA
K[21] => K5[26].DATAA
K[21] => K5[39].DATAB
K[21] => K4[28].DATAB
K[21] => K3[40].DATAA
K[21] => K2[31].DATAA
K[21] => K2[35].DATAB
K[21] => K1[27].DATAA
K[21] => K1[48].DATAB
K[22] => K8[42].DATAB
K[22] => K7[33].DATAB
K[22] => K7[40].DATAA
K[22] => K6[31].DATAA
K[22] => K6[38].DATAB
K[22] => K5[29].DATAB
K[22] => K5[48].DATAA
K[22] => K4[34].DATAB
K[22] => K4[41].DATAA
K[22] => K3[46].DATAA
K[22] => K2[25].DATAB
K[22] => K1[32].DATAB
K[22] => K1[39].DATAA
K[23] => K8[35].DATAB
K[23] => K8[41].DATAA
K[23] => K7[27].DATAB
K[23] => K7[46].DATAA
K[23] => K6[47].DATAB
K[23] => K5[30].DATAB
K[23] => K5[32].DATAA
K[23] => K4[42].DATAB
K[23] => K4[44].DATAA
K[23] => K3[33].DATAB
K[23] => K3[37].DATAA
K[23] => K2[38].DATAB
K[23] => K2[43].DATAA
K[23] => K1[29].DATAA
K[23] => K1[36].DATAB
K[24] => K8[1].DATAA
K[24] => K8[23].DATAB
K[24] => K7[3].DATAB
K[24] => K7[19].DATAA
K[24] => K5[20].DATAB
K[24] => K5[22].DATAA
K[24] => K4[6].DATAB
K[24] => K3[4].DATAA
K[24] => K3[7].DATAB
K[24] => K2[5].DATAB
K[24] => K2[17].DATAA
K[24] => K1[8].DATAB
K[24] => K1[21].DATAA
K[25] => K8[6].DATAB
K[25] => K8[10].DATAA
K[25] => K7[7].DATAB
K[25] => K7[18].DATAA
K[25] => K6[5].DATAB
K[25] => K6[12].DATAA
K[25] => K5[15].DATAA
K[25] => K5[21].DATAB
K[25] => K4[1].DATAA
K[25] => K3[13].DATAB
K[25] => K3[19].DATAA
K[25] => K2[11].DATAB
K[25] => K1[14].DATAA
K[25] => K1[22].DATAB
K[26] => K8[17].DATAA
K[26] => K7[8].DATAA
K[26] => K7[13].DATAB
K[26] => K6[11].DATAB
K[26] => K6[24].DATAA
K[26] => K5[14].DATAB
K[26] => K5[16].DATAA
K[26] => K4[2].DATAB
K[26] => K4[10].DATAA
K[26] => K3[9].DATAB
K[26] => K3[18].DATAA
K[26] => K2[12].DATAA
K[26] => K2[23].DATAB
K[26] => K1[3].DATAA
K[26] => K1[15].DATAB
K[27] => K8[2].DATAB
K[27] => K7[9].DATAB
K[27] => K7[22].DATAA
K[27] => K6[23].DATAB
K[27] => K5[3].DATAB
K[27] => K5[4].DATAA
K[27] => K4[17].DATAA
K[27] => K3[8].DATAA
K[27] => K3[20].DATAB
K[27] => K2[6].DATAB
K[27] => K2[24].DATAA
K[27] => K1[7].DATAA
K[27] => K1[16].DATAB
K[28] => K8[29].DATAA
K[28] => K8[43].DATAB
K[28] => K7[37].DATAB
K[28] => K7[38].DATAA
K[28] => K6[33].DATAA
K[28] => K6[44].DATAB
K[28] => K5[32].DATAB
K[28] => K5[42].DATAA
K[28] => K4[30].DATAA
K[28] => K3[46].DATAB
K[28] => K3[47].DATAA
K[28] => K2[27].DATAA
K[28] => K2[41].DATAB
K[28] => K1[35].DATAB
K[28] => K1[48].DATAA
K[29] => K8[30].DATAA
K[29] => K7[26].DATAB
K[29] => K7[47].DATAA
K[29] => K6[27].DATAA
K[29] => K6[45].DATAB
K[29] => K5[35].DATAA
K[29] => K5[36].DATAB
K[29] => K4[43].DATAB
K[29] => K3[28].DATAA
K[29] => K3[37].DATAB
K[29] => K2[39].DATAA
K[29] => K2[44].DATAB
K[29] => K1[25].DATAB
K[29] => K1[32].DATAA
K[30] => K8[41].DATAB
K[30] => K7[28].DATAA
K[30] => K7[48].DATAB
K[30] => K6[31].DATAB
K[30] => K6[39].DATAA
K[30] => K5[25].DATAA
K[30] => K5[40].DATAB
K[30] => K3[26].DATAB
K[30] => K3[34].DATAA
K[30] => K2[29].DATAA
K[30] => K2[45].DATAB
K[30] => K1[36].DATAA
K[30] => K1[38].DATAB
K[31] => K8[39].DATAA
K[31] => K7[25].DATAA
K[31] => K7[46].DATAB
K[31] => K6[41].DATAB
K[31] => K5[34].DATAA
K[31] => K5[48].DATAB
K[31] => K4[29].DATAA
K[31] => K4[31].DATAB
K[31] => K3[38].DATAA
K[31] => K3[40].DATAB
K[31] => K2[33].DATAA
K[31] => K1[26].DATAA
K[31] => K1[42].DATAB
K[32] => K8[10].DATAB
K[32] => K8[20].DATAA
K[32] => K7[16].DATAB
K[32] => K6[3].DATAA
K[32] => K6[24].DATAB
K[32] => K5[8].DATAB
K[32] => K5[23].DATAA
K[32] => K4[9].DATAA
K[32] => K4[17].DATAB
K[32] => K3[2].DATAA
K[32] => K3[4].DATAB
K[32] => K2[14].DATAA
K[32] => K1[11].DATAB
K[32] => K1[22].DATAA
K[33] => K8[17].DATAB
K[33] => K8[21].DATAA
K[33] => K7[4].DATAB
K[33] => K7[5].DATAA
K[33] => K6[7].DATAA
K[33] => K5[6].DATAA
K[33] => K5[22].DATAB
K[33] => K4[20].DATAA
K[33] => K3[19].DATAB
K[33] => K2[1].DATAB
K[33] => K2[3].DATAA
K[33] => K1[15].DATAA
K[33] => K1[23].DATAB
K[34] => K8[14].DATAA
K[34] => K7[11].DATAA
K[34] => K7[19].DATAB
K[34] => K6[1].DATAB
K[34] => K6[13].DATAA
K[34] => K5[15].DATAB
K[34] => K4[12].DATAB
K[34] => K4[21].DATAA
K[34] => K3[5].DATAA
K[34] => K3[18].DATAB
K[34] => K2[7].DATAA
K[34] => K2[10].DATAB
K[34] => K1[6].DATAB
K[34] => K1[16].DATAA
K[35] => K8[29].DATAB
K[35] => K8[36].DATAA
K[35] => K7[34].DATAB
K[35] => K7[45].DATAA
K[35] => K6[26].DATAA
K[35] => K5[25].DATAB
K[35] => K4[39].DATAB
K[35] => K4[40].DATAA
K[35] => K3[28].DATAB
K[35] => K3[31].DATAA
K[35] => K2[48].DATAA
K[35] => K1[35].DATAA
K[35] => K1[41].DATAB
K[36] => K8[30].DATAB
K[36] => K8[40].DATAA
K[36] => K7[31].DATAA
K[36] => K7[42].DATAB
K[36] => K6[33].DATAB
K[36] => K6[48].DATAA
K[36] => K5[38].DATAB
K[36] => K5[41].DATAA
K[36] => K4[29].DATAB
K[36] => K4[46].DATAA
K[36] => K3[34].DATAB
K[36] => K2[32].DATAA
K[36] => K1[25].DATAA
K[36] => K1[44].DATAB
K[37] => K8[46].DATAA
K[37] => K7[35].DATAB
K[37] => K6[27].DATAB
K[37] => K6[32].DATAA
K[37] => K5[44].DATAA
K[37] => K5[47].DATAB
K[37] => K4[30].DATAB
K[37] => K4[37].DATAA
K[37] => K3[42].DATAB
K[37] => K3[43].DATAA
K[37] => K2[33].DATAB
K[37] => K2[36].DATAA
K[37] => K1[38].DATAA
K[37] => K1[45].DATAB
K[38] => K8[32].DATAA
K[38] => K8[39].DATAB
K[38] => K7[28].DATAB
K[38] => K7[44].DATAA
K[38] => K6[37].DATAA
K[38] => K5[35].DATAB
K[38] => K5[43].DATAA
K[38] => K4[27].DATAB
K[38] => K4[36].DATAA
K[38] => K3[45].DATAA
K[38] => K3[47].DATAB
K[38] => K2[26].DATAA
K[38] => K2[30].DATAB
K[38] => K1[42].DATAA
K[39] => K8[18].DATAA
K[39] => K8[20].DATAB
K[39] => K7[6].DATAB
K[39] => K7[12].DATAA
K[39] => K6[7].DATAB
K[39] => K6[15].DATAA
K[39] => K5[1].DATAA
K[39] => K5[5].DATAB
K[39] => K4[19].DATAA
K[39] => K4[21].DATAB
K[39] => K2[13].DATAB
K[39] => K2[22].DATAA
K[39] => K1[11].DATAA
K[40] => K8[8].DATAA
K[40] => K8[21].DATAB
K[40] => K7[24].DATAA
K[40] => K6[13].DATAB
K[40] => K6[16].DATAA
K[40] => K5[10].DATAA
K[40] => K5[11].DATAB
K[40] => K4[14].DATAB
K[40] => K4[18].DATAA
K[40] => K3[2].DATAB
K[40] => K3[12].DATAA
K[40] => K2[9].DATAB
K[40] => K2[15].DATAA
K[40] => K1[1].DATAB
K[40] => K1[23].DATAA
K[41] => K8[14].DATAB
K[41] => K8[22].DATAA
K[41] => K7[2].DATAB
K[41] => K6[4].DATAA
K[41] => K6[9].DATAB
K[41] => K5[17].DATAA
K[41] => K5[23].DATAB
K[41] => K4[3].DATAB
K[41] => K4[8].DATAA
K[41] => K3[24].DATAA
K[41] => K2[16].DATAA
K[41] => K2[20].DATAB
K[41] => K1[6].DATAA
K[41] => K1[10].DATAB
K[42] => K8[36].DATAB
K[42] => K8[38].DATAA
K[42] => K7[33].DATAA
K[42] => K7[43].DATAB
K[42] => K6[37].DATAB
K[42] => K6[42].DATAA
K[42] => K5[30].DATAA
K[42] => K5[44].DATAB
K[42] => K4[32].DATAB
K[42] => K4[47].DATAA
K[42] => K3[27].DATAA
K[42] => K2[35].DATAA
K[42] => K2[46].DATAB
K[42] => K1[41].DATAA
K[43] => K8[40].DATAB
K[43] => K8[47].DATAA
K[43] => K7[27].DATAA
K[43] => K6[26].DATAB
K[43] => K6[35].DATAA
K[43] => K5[45].DATAB
K[43] => K4[28].DATAA
K[43] => K4[36].DATAB
K[43] => K3[39].DATAA
K[43] => K3[43].DATAB
K[43] => K2[25].DATAA
K[43] => K2[37].DATAB
K[43] => K1[44].DATAA
K[44] => K8[28].DATAA
K[44] => K8[46].DATAB
K[44] => K7[39].DATAA
K[44] => K7[41].DATAB
K[44] => K6[25].DATAA
K[44] => K6[48].DATAB
K[44] => K5[31].DATAB
K[44] => K4[34].DATAA
K[44] => K4[40].DATAB
K[44] => K3[29].DATAA
K[44] => K2[26].DATAB
K[44] => K2[38].DATAA
K[44] => K1[33].DATAB
K[44] => K1[45].DATAA
K[45] => K8[25].DATAA
K[45] => K8[32].DATAB
K[45] => K6[34].DATAA
K[45] => K6[46].DATAB
K[45] => K5[29].DATAA
K[45] => K5[41].DATAB
K[45] => K4[38].DATAA
K[45] => K4[48].DATAB
K[45] => K3[31].DATAB
K[45] => K3[33].DATAA
K[45] => K2[40].DATAB
K[45] => K2[42].DATAA
K[45] => K1[30].DATAB
K[46] => K8[18].DATAB
K[46] => K7[3].DATAA
K[46] => K7[10].DATAB
K[46] => K6[16].DATAB
K[46] => K6[23].DATAA
K[46] => K5[9].DATAA
K[46] => K5[24].DATAB
K[46] => K4[2].DATAA
K[46] => K4[8].DATAB
K[46] => K3[14].DATAA
K[46] => K3[17].DATAB
K[46] => K2[4].DATAB
K[46] => K2[11].DATAA
K[46] => K1[13].DATAB
K[47] => K8[5].DATAA
K[47] => K8[8].DATAB
K[47] => K7[7].DATAA
K[47] => K7[17].DATAB
K[47] => K6[4].DATAB
K[47] => K6[6].DATAA
K[47] => K5[20].DATAA
K[47] => K4[22].DATAB
K[47] => K3[3].DATAA
K[47] => K2[19].DATAB
K[47] => K2[23].DATAA
K[47] => K1[1].DATAA
K[47] => K1[9].DATAB
K[48] => K8[11].DATAA
K[48] => K8[22].DATAB
K[48] => K7[13].DATAA
K[48] => K6[19].DATAB
K[48] => K5[1].DATAB
K[48] => K5[21].DATAA
K[48] => K4[5].DATAA
K[48] => K4[15].DATAB
K[48] => K3[7].DATAA
K[48] => K3[12].DATAB
K[48] => K2[6].DATAA
K[48] => K2[18].DATAB
K[48] => K1[10].DATAA
K[48] => K1[20].DATAB
K[49] => K8[38].DATAB
K[49] => K8[45].DATAA
K[49] => K7[26].DATAA
K[49] => K7[29].DATAB
K[49] => K6[34].DATAB
K[49] => K5[40].DATAA
K[49] => K4[25].DATAB
K[49] => K4[31].DATAA
K[49] => K3[39].DATAB
K[49] => K3[48].DATAA
K[49] => K2[28].DATAB
K[49] => K2[41].DATAA
K[49] => K1[46].DATAB
K[50] => K8[31].DATAA
K[50] => K8[47].DATAB
K[50] => K7[30].DATAB
K[50] => K7[48].DATAA
K[50] => K6[41].DATAA
K[50] => K6[42].DATAB
K[50] => K5[33].DATAB
K[50] => K5[46].DATAA
K[50] => K4[38].DATAB
K[50] => K3[29].DATAB
K[50] => K3[32].DATAA
K[50] => K2[34].DATAB
K[50] => K2[44].DATAA
K[50] => K1[37].DATAB
K[51] => K8[28].DATAB
K[51] => K7[32].DATAA
K[51] => K6[35].DATAB
K[51] => K6[44].DATAA
K[51] => K5[27].DATAB
K[51] => K5[37].DATAA
K[51] => K4[43].DATAA
K[51] => K4[47].DATAB
K[51] => K3[30].DATAB
K[51] => K3[36].DATAA
K[51] => K2[42].DATAB
K[51] => K2[45].DATAA
K[51] => K1[26].DATAB
K[51] => K1[33].DATAA
K[52] => K8[25].DATAB
K[52] => K8[44].DATAA
K[52] => K7[37].DATAA
K[52] => K7[39].DATAB
K[52] => K6[28].DATAB
K[52] => K6[43].DATAA
K[52] => K5[36].DATAA
K[52] => K4[35].DATAB
K[52] => K4[45].DATAA
K[52] => K3[26].DATAA
K[52] => K3[27].DATAB
K[52] => K2[47].DATAB
K[52] => K1[30].DATAA
K[52] => K1[40].DATAB
K[53] => K8[12].DATAA
K[53] => K7[15].DATAA
K[53] => K7[20].DATAB
K[53] => K6[1].DATAA
K[53] => K6[6].DATAB
K[53] => K5[7].DATAB
K[53] => K5[19].DATAA
K[53] => K4[5].DATAB
K[53] => K3[21].DATAB
K[53] => K3[22].DATAA
K[53] => K1[4].DATAB
K[53] => K1[13].DATAA
K[54] => K8[5].DATAB
K[54] => K8[24].DATAA
K[54] => K7[16].DATAA
K[54] => K7[21].DATAB
K[54] => K6[10].DATAA
K[54] => K5[13].DATAB
K[54] => K5[18].DATAA
K[54] => K4[11].DATAB
K[54] => K4[12].DATAA
K[54] => K3[14].DATAB
K[54] => K3[15].DATAA
K[54] => K2[1].DATAA
K[54] => K2[2].DATAB
K[54] => K1[9].DATAA
K[54] => K1[19].DATAB
K[55] => K8[11].DATAB
K[55] => K7[4].DATAA
K[55] => K7[14].DATAB
K[55] => K6[2].DATAB
K[55] => K6[17].DATAA
K[55] => K5[8].DATAA
K[55] => K5[9].DATAB
K[55] => K4[23].DATAB
K[55] => K4[24].DATAA
K[55] => K3[3].DATAB
K[55] => K3[16].DATAA
K[55] => K2[10].DATAA
K[55] => K1[18].DATAB
K[55] => K1[20].DATAA
roundSel[0] => roundSelH[0].DATAA
roundSel[0] => roundSelH[0].DATAB
roundSel[1] => roundSelH[1].DATAA
roundSel[1] => roundSelH[1].DATAB
roundSel[2] => roundSelH[2].DATAA
roundSel[2] => roundSelH[2].DATAB
roundSel[3] => roundSelH[2].OUTPUTSELECT
roundSel[3] => roundSelH[1].OUTPUTSELECT
roundSel[3] => roundSelH[0].OUTPUTSELECT
roundSel[3] => decryptH.IN0
decrypt => decryptH.IN1


|des|ram1:U2
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
data[32] => data[32].IN1
data[33] => data[33].IN1
data[34] => data[34].IN1
data[35] => data[35].IN1
data[36] => data[36].IN1
data[37] => data[37].IN1
data[38] => data[38].IN1
data[39] => data[39].IN1
data[40] => data[40].IN1
data[41] => data[41].IN1
data[42] => data[42].IN1
data[43] => data[43].IN1
data[44] => data[44].IN1
data[45] => data[45].IN1
data[46] => data[46].IN1
data[47] => data[47].IN1
data[48] => data[48].IN1
data[49] => data[49].IN1
data[50] => data[50].IN1
data[51] => data[51].IN1
data[52] => data[52].IN1
data[53] => data[53].IN1
data[54] => data[54].IN1
data[55] => data[55].IN1
data[56] => data[56].IN1
data[57] => data[57].IN1
data[58] => data[58].IN1
data[59] => data[59].IN1
data[60] => data[60].IN1
data[61] => data[61].IN1
data[62] => data[62].IN1
data[63] => data[63].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a
q[32] <= altsyncram:altsyncram_component.q_a
q[33] <= altsyncram:altsyncram_component.q_a
q[34] <= altsyncram:altsyncram_component.q_a
q[35] <= altsyncram:altsyncram_component.q_a
q[36] <= altsyncram:altsyncram_component.q_a
q[37] <= altsyncram:altsyncram_component.q_a
q[38] <= altsyncram:altsyncram_component.q_a
q[39] <= altsyncram:altsyncram_component.q_a
q[40] <= altsyncram:altsyncram_component.q_a
q[41] <= altsyncram:altsyncram_component.q_a
q[42] <= altsyncram:altsyncram_component.q_a
q[43] <= altsyncram:altsyncram_component.q_a
q[44] <= altsyncram:altsyncram_component.q_a
q[45] <= altsyncram:altsyncram_component.q_a
q[46] <= altsyncram:altsyncram_component.q_a
q[47] <= altsyncram:altsyncram_component.q_a
q[48] <= altsyncram:altsyncram_component.q_a
q[49] <= altsyncram:altsyncram_component.q_a
q[50] <= altsyncram:altsyncram_component.q_a
q[51] <= altsyncram:altsyncram_component.q_a
q[52] <= altsyncram:altsyncram_component.q_a
q[53] <= altsyncram:altsyncram_component.q_a
q[54] <= altsyncram:altsyncram_component.q_a
q[55] <= altsyncram:altsyncram_component.q_a
q[56] <= altsyncram:altsyncram_component.q_a
q[57] <= altsyncram:altsyncram_component.q_a
q[58] <= altsyncram:altsyncram_component.q_a
q[59] <= altsyncram:altsyncram_component.q_a
q[60] <= altsyncram:altsyncram_component.q_a
q[61] <= altsyncram:altsyncram_component.q_a
q[62] <= altsyncram:altsyncram_component.q_a
q[63] <= altsyncram:altsyncram_component.q_a


|des|ram1:U2|altsyncram:altsyncram_component
wren_a => altsyncram_qng1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_qng1:auto_generated.data_a[0]
data_a[1] => altsyncram_qng1:auto_generated.data_a[1]
data_a[2] => altsyncram_qng1:auto_generated.data_a[2]
data_a[3] => altsyncram_qng1:auto_generated.data_a[3]
data_a[4] => altsyncram_qng1:auto_generated.data_a[4]
data_a[5] => altsyncram_qng1:auto_generated.data_a[5]
data_a[6] => altsyncram_qng1:auto_generated.data_a[6]
data_a[7] => altsyncram_qng1:auto_generated.data_a[7]
data_a[8] => altsyncram_qng1:auto_generated.data_a[8]
data_a[9] => altsyncram_qng1:auto_generated.data_a[9]
data_a[10] => altsyncram_qng1:auto_generated.data_a[10]
data_a[11] => altsyncram_qng1:auto_generated.data_a[11]
data_a[12] => altsyncram_qng1:auto_generated.data_a[12]
data_a[13] => altsyncram_qng1:auto_generated.data_a[13]
data_a[14] => altsyncram_qng1:auto_generated.data_a[14]
data_a[15] => altsyncram_qng1:auto_generated.data_a[15]
data_a[16] => altsyncram_qng1:auto_generated.data_a[16]
data_a[17] => altsyncram_qng1:auto_generated.data_a[17]
data_a[18] => altsyncram_qng1:auto_generated.data_a[18]
data_a[19] => altsyncram_qng1:auto_generated.data_a[19]
data_a[20] => altsyncram_qng1:auto_generated.data_a[20]
data_a[21] => altsyncram_qng1:auto_generated.data_a[21]
data_a[22] => altsyncram_qng1:auto_generated.data_a[22]
data_a[23] => altsyncram_qng1:auto_generated.data_a[23]
data_a[24] => altsyncram_qng1:auto_generated.data_a[24]
data_a[25] => altsyncram_qng1:auto_generated.data_a[25]
data_a[26] => altsyncram_qng1:auto_generated.data_a[26]
data_a[27] => altsyncram_qng1:auto_generated.data_a[27]
data_a[28] => altsyncram_qng1:auto_generated.data_a[28]
data_a[29] => altsyncram_qng1:auto_generated.data_a[29]
data_a[30] => altsyncram_qng1:auto_generated.data_a[30]
data_a[31] => altsyncram_qng1:auto_generated.data_a[31]
data_a[32] => altsyncram_qng1:auto_generated.data_a[32]
data_a[33] => altsyncram_qng1:auto_generated.data_a[33]
data_a[34] => altsyncram_qng1:auto_generated.data_a[34]
data_a[35] => altsyncram_qng1:auto_generated.data_a[35]
data_a[36] => altsyncram_qng1:auto_generated.data_a[36]
data_a[37] => altsyncram_qng1:auto_generated.data_a[37]
data_a[38] => altsyncram_qng1:auto_generated.data_a[38]
data_a[39] => altsyncram_qng1:auto_generated.data_a[39]
data_a[40] => altsyncram_qng1:auto_generated.data_a[40]
data_a[41] => altsyncram_qng1:auto_generated.data_a[41]
data_a[42] => altsyncram_qng1:auto_generated.data_a[42]
data_a[43] => altsyncram_qng1:auto_generated.data_a[43]
data_a[44] => altsyncram_qng1:auto_generated.data_a[44]
data_a[45] => altsyncram_qng1:auto_generated.data_a[45]
data_a[46] => altsyncram_qng1:auto_generated.data_a[46]
data_a[47] => altsyncram_qng1:auto_generated.data_a[47]
data_a[48] => altsyncram_qng1:auto_generated.data_a[48]
data_a[49] => altsyncram_qng1:auto_generated.data_a[49]
data_a[50] => altsyncram_qng1:auto_generated.data_a[50]
data_a[51] => altsyncram_qng1:auto_generated.data_a[51]
data_a[52] => altsyncram_qng1:auto_generated.data_a[52]
data_a[53] => altsyncram_qng1:auto_generated.data_a[53]
data_a[54] => altsyncram_qng1:auto_generated.data_a[54]
data_a[55] => altsyncram_qng1:auto_generated.data_a[55]
data_a[56] => altsyncram_qng1:auto_generated.data_a[56]
data_a[57] => altsyncram_qng1:auto_generated.data_a[57]
data_a[58] => altsyncram_qng1:auto_generated.data_a[58]
data_a[59] => altsyncram_qng1:auto_generated.data_a[59]
data_a[60] => altsyncram_qng1:auto_generated.data_a[60]
data_a[61] => altsyncram_qng1:auto_generated.data_a[61]
data_a[62] => altsyncram_qng1:auto_generated.data_a[62]
data_a[63] => altsyncram_qng1:auto_generated.data_a[63]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_qng1:auto_generated.address_a[0]
address_a[1] => altsyncram_qng1:auto_generated.address_a[1]
address_a[2] => altsyncram_qng1:auto_generated.address_a[2]
address_a[3] => altsyncram_qng1:auto_generated.address_a[3]
address_a[4] => altsyncram_qng1:auto_generated.address_a[4]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_qng1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_qng1:auto_generated.q_a[0]
q_a[1] <= altsyncram_qng1:auto_generated.q_a[1]
q_a[2] <= altsyncram_qng1:auto_generated.q_a[2]
q_a[3] <= altsyncram_qng1:auto_generated.q_a[3]
q_a[4] <= altsyncram_qng1:auto_generated.q_a[4]
q_a[5] <= altsyncram_qng1:auto_generated.q_a[5]
q_a[6] <= altsyncram_qng1:auto_generated.q_a[6]
q_a[7] <= altsyncram_qng1:auto_generated.q_a[7]
q_a[8] <= altsyncram_qng1:auto_generated.q_a[8]
q_a[9] <= altsyncram_qng1:auto_generated.q_a[9]
q_a[10] <= altsyncram_qng1:auto_generated.q_a[10]
q_a[11] <= altsyncram_qng1:auto_generated.q_a[11]
q_a[12] <= altsyncram_qng1:auto_generated.q_a[12]
q_a[13] <= altsyncram_qng1:auto_generated.q_a[13]
q_a[14] <= altsyncram_qng1:auto_generated.q_a[14]
q_a[15] <= altsyncram_qng1:auto_generated.q_a[15]
q_a[16] <= altsyncram_qng1:auto_generated.q_a[16]
q_a[17] <= altsyncram_qng1:auto_generated.q_a[17]
q_a[18] <= altsyncram_qng1:auto_generated.q_a[18]
q_a[19] <= altsyncram_qng1:auto_generated.q_a[19]
q_a[20] <= altsyncram_qng1:auto_generated.q_a[20]
q_a[21] <= altsyncram_qng1:auto_generated.q_a[21]
q_a[22] <= altsyncram_qng1:auto_generated.q_a[22]
q_a[23] <= altsyncram_qng1:auto_generated.q_a[23]
q_a[24] <= altsyncram_qng1:auto_generated.q_a[24]
q_a[25] <= altsyncram_qng1:auto_generated.q_a[25]
q_a[26] <= altsyncram_qng1:auto_generated.q_a[26]
q_a[27] <= altsyncram_qng1:auto_generated.q_a[27]
q_a[28] <= altsyncram_qng1:auto_generated.q_a[28]
q_a[29] <= altsyncram_qng1:auto_generated.q_a[29]
q_a[30] <= altsyncram_qng1:auto_generated.q_a[30]
q_a[31] <= altsyncram_qng1:auto_generated.q_a[31]
q_a[32] <= altsyncram_qng1:auto_generated.q_a[32]
q_a[33] <= altsyncram_qng1:auto_generated.q_a[33]
q_a[34] <= altsyncram_qng1:auto_generated.q_a[34]
q_a[35] <= altsyncram_qng1:auto_generated.q_a[35]
q_a[36] <= altsyncram_qng1:auto_generated.q_a[36]
q_a[37] <= altsyncram_qng1:auto_generated.q_a[37]
q_a[38] <= altsyncram_qng1:auto_generated.q_a[38]
q_a[39] <= altsyncram_qng1:auto_generated.q_a[39]
q_a[40] <= altsyncram_qng1:auto_generated.q_a[40]
q_a[41] <= altsyncram_qng1:auto_generated.q_a[41]
q_a[42] <= altsyncram_qng1:auto_generated.q_a[42]
q_a[43] <= altsyncram_qng1:auto_generated.q_a[43]
q_a[44] <= altsyncram_qng1:auto_generated.q_a[44]
q_a[45] <= altsyncram_qng1:auto_generated.q_a[45]
q_a[46] <= altsyncram_qng1:auto_generated.q_a[46]
q_a[47] <= altsyncram_qng1:auto_generated.q_a[47]
q_a[48] <= altsyncram_qng1:auto_generated.q_a[48]
q_a[49] <= altsyncram_qng1:auto_generated.q_a[49]
q_a[50] <= altsyncram_qng1:auto_generated.q_a[50]
q_a[51] <= altsyncram_qng1:auto_generated.q_a[51]
q_a[52] <= altsyncram_qng1:auto_generated.q_a[52]
q_a[53] <= altsyncram_qng1:auto_generated.q_a[53]
q_a[54] <= altsyncram_qng1:auto_generated.q_a[54]
q_a[55] <= altsyncram_qng1:auto_generated.q_a[55]
q_a[56] <= altsyncram_qng1:auto_generated.q_a[56]
q_a[57] <= altsyncram_qng1:auto_generated.q_a[57]
q_a[58] <= altsyncram_qng1:auto_generated.q_a[58]
q_a[59] <= altsyncram_qng1:auto_generated.q_a[59]
q_a[60] <= altsyncram_qng1:auto_generated.q_a[60]
q_a[61] <= altsyncram_qng1:auto_generated.q_a[61]
q_a[62] <= altsyncram_qng1:auto_generated.q_a[62]
q_a[63] <= altsyncram_qng1:auto_generated.q_a[63]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|des|ram1:U2|altsyncram:altsyncram_component|altsyncram_qng1:auto_generated
address_a[0] => altsyncram_uu62:altsyncram1.address_a[0]
address_a[1] => altsyncram_uu62:altsyncram1.address_a[1]
address_a[2] => altsyncram_uu62:altsyncram1.address_a[2]
address_a[3] => altsyncram_uu62:altsyncram1.address_a[3]
address_a[4] => altsyncram_uu62:altsyncram1.address_a[4]
clock0 => altsyncram_uu62:altsyncram1.clock0
data_a[0] => altsyncram_uu62:altsyncram1.data_a[0]
data_a[1] => altsyncram_uu62:altsyncram1.data_a[1]
data_a[2] => altsyncram_uu62:altsyncram1.data_a[2]
data_a[3] => altsyncram_uu62:altsyncram1.data_a[3]
data_a[4] => altsyncram_uu62:altsyncram1.data_a[4]
data_a[5] => altsyncram_uu62:altsyncram1.data_a[5]
data_a[6] => altsyncram_uu62:altsyncram1.data_a[6]
data_a[7] => altsyncram_uu62:altsyncram1.data_a[7]
data_a[8] => altsyncram_uu62:altsyncram1.data_a[8]
data_a[9] => altsyncram_uu62:altsyncram1.data_a[9]
data_a[10] => altsyncram_uu62:altsyncram1.data_a[10]
data_a[11] => altsyncram_uu62:altsyncram1.data_a[11]
data_a[12] => altsyncram_uu62:altsyncram1.data_a[12]
data_a[13] => altsyncram_uu62:altsyncram1.data_a[13]
data_a[14] => altsyncram_uu62:altsyncram1.data_a[14]
data_a[15] => altsyncram_uu62:altsyncram1.data_a[15]
data_a[16] => altsyncram_uu62:altsyncram1.data_a[16]
data_a[17] => altsyncram_uu62:altsyncram1.data_a[17]
data_a[18] => altsyncram_uu62:altsyncram1.data_a[18]
data_a[19] => altsyncram_uu62:altsyncram1.data_a[19]
data_a[20] => altsyncram_uu62:altsyncram1.data_a[20]
data_a[21] => altsyncram_uu62:altsyncram1.data_a[21]
data_a[22] => altsyncram_uu62:altsyncram1.data_a[22]
data_a[23] => altsyncram_uu62:altsyncram1.data_a[23]
data_a[24] => altsyncram_uu62:altsyncram1.data_a[24]
data_a[25] => altsyncram_uu62:altsyncram1.data_a[25]
data_a[26] => altsyncram_uu62:altsyncram1.data_a[26]
data_a[27] => altsyncram_uu62:altsyncram1.data_a[27]
data_a[28] => altsyncram_uu62:altsyncram1.data_a[28]
data_a[29] => altsyncram_uu62:altsyncram1.data_a[29]
data_a[30] => altsyncram_uu62:altsyncram1.data_a[30]
data_a[31] => altsyncram_uu62:altsyncram1.data_a[31]
data_a[32] => altsyncram_uu62:altsyncram1.data_a[32]
data_a[33] => altsyncram_uu62:altsyncram1.data_a[33]
data_a[34] => altsyncram_uu62:altsyncram1.data_a[34]
data_a[35] => altsyncram_uu62:altsyncram1.data_a[35]
data_a[36] => altsyncram_uu62:altsyncram1.data_a[36]
data_a[37] => altsyncram_uu62:altsyncram1.data_a[37]
data_a[38] => altsyncram_uu62:altsyncram1.data_a[38]
data_a[39] => altsyncram_uu62:altsyncram1.data_a[39]
data_a[40] => altsyncram_uu62:altsyncram1.data_a[40]
data_a[41] => altsyncram_uu62:altsyncram1.data_a[41]
data_a[42] => altsyncram_uu62:altsyncram1.data_a[42]
data_a[43] => altsyncram_uu62:altsyncram1.data_a[43]
data_a[44] => altsyncram_uu62:altsyncram1.data_a[44]
data_a[45] => altsyncram_uu62:altsyncram1.data_a[45]
data_a[46] => altsyncram_uu62:altsyncram1.data_a[46]
data_a[47] => altsyncram_uu62:altsyncram1.data_a[47]
data_a[48] => altsyncram_uu62:altsyncram1.data_a[48]
data_a[49] => altsyncram_uu62:altsyncram1.data_a[49]
data_a[50] => altsyncram_uu62:altsyncram1.data_a[50]
data_a[51] => altsyncram_uu62:altsyncram1.data_a[51]
data_a[52] => altsyncram_uu62:altsyncram1.data_a[52]
data_a[53] => altsyncram_uu62:altsyncram1.data_a[53]
data_a[54] => altsyncram_uu62:altsyncram1.data_a[54]
data_a[55] => altsyncram_uu62:altsyncram1.data_a[55]
data_a[56] => altsyncram_uu62:altsyncram1.data_a[56]
data_a[57] => altsyncram_uu62:altsyncram1.data_a[57]
data_a[58] => altsyncram_uu62:altsyncram1.data_a[58]
data_a[59] => altsyncram_uu62:altsyncram1.data_a[59]
data_a[60] => altsyncram_uu62:altsyncram1.data_a[60]
data_a[61] => altsyncram_uu62:altsyncram1.data_a[61]
data_a[62] => altsyncram_uu62:altsyncram1.data_a[62]
data_a[63] => altsyncram_uu62:altsyncram1.data_a[63]
q_a[0] <= altsyncram_uu62:altsyncram1.q_a[0]
q_a[1] <= altsyncram_uu62:altsyncram1.q_a[1]
q_a[2] <= altsyncram_uu62:altsyncram1.q_a[2]
q_a[3] <= altsyncram_uu62:altsyncram1.q_a[3]
q_a[4] <= altsyncram_uu62:altsyncram1.q_a[4]
q_a[5] <= altsyncram_uu62:altsyncram1.q_a[5]
q_a[6] <= altsyncram_uu62:altsyncram1.q_a[6]
q_a[7] <= altsyncram_uu62:altsyncram1.q_a[7]
q_a[8] <= altsyncram_uu62:altsyncram1.q_a[8]
q_a[9] <= altsyncram_uu62:altsyncram1.q_a[9]
q_a[10] <= altsyncram_uu62:altsyncram1.q_a[10]
q_a[11] <= altsyncram_uu62:altsyncram1.q_a[11]
q_a[12] <= altsyncram_uu62:altsyncram1.q_a[12]
q_a[13] <= altsyncram_uu62:altsyncram1.q_a[13]
q_a[14] <= altsyncram_uu62:altsyncram1.q_a[14]
q_a[15] <= altsyncram_uu62:altsyncram1.q_a[15]
q_a[16] <= altsyncram_uu62:altsyncram1.q_a[16]
q_a[17] <= altsyncram_uu62:altsyncram1.q_a[17]
q_a[18] <= altsyncram_uu62:altsyncram1.q_a[18]
q_a[19] <= altsyncram_uu62:altsyncram1.q_a[19]
q_a[20] <= altsyncram_uu62:altsyncram1.q_a[20]
q_a[21] <= altsyncram_uu62:altsyncram1.q_a[21]
q_a[22] <= altsyncram_uu62:altsyncram1.q_a[22]
q_a[23] <= altsyncram_uu62:altsyncram1.q_a[23]
q_a[24] <= altsyncram_uu62:altsyncram1.q_a[24]
q_a[25] <= altsyncram_uu62:altsyncram1.q_a[25]
q_a[26] <= altsyncram_uu62:altsyncram1.q_a[26]
q_a[27] <= altsyncram_uu62:altsyncram1.q_a[27]
q_a[28] <= altsyncram_uu62:altsyncram1.q_a[28]
q_a[29] <= altsyncram_uu62:altsyncram1.q_a[29]
q_a[30] <= altsyncram_uu62:altsyncram1.q_a[30]
q_a[31] <= altsyncram_uu62:altsyncram1.q_a[31]
q_a[32] <= altsyncram_uu62:altsyncram1.q_a[32]
q_a[33] <= altsyncram_uu62:altsyncram1.q_a[33]
q_a[34] <= altsyncram_uu62:altsyncram1.q_a[34]
q_a[35] <= altsyncram_uu62:altsyncram1.q_a[35]
q_a[36] <= altsyncram_uu62:altsyncram1.q_a[36]
q_a[37] <= altsyncram_uu62:altsyncram1.q_a[37]
q_a[38] <= altsyncram_uu62:altsyncram1.q_a[38]
q_a[39] <= altsyncram_uu62:altsyncram1.q_a[39]
q_a[40] <= altsyncram_uu62:altsyncram1.q_a[40]
q_a[41] <= altsyncram_uu62:altsyncram1.q_a[41]
q_a[42] <= altsyncram_uu62:altsyncram1.q_a[42]
q_a[43] <= altsyncram_uu62:altsyncram1.q_a[43]
q_a[44] <= altsyncram_uu62:altsyncram1.q_a[44]
q_a[45] <= altsyncram_uu62:altsyncram1.q_a[45]
q_a[46] <= altsyncram_uu62:altsyncram1.q_a[46]
q_a[47] <= altsyncram_uu62:altsyncram1.q_a[47]
q_a[48] <= altsyncram_uu62:altsyncram1.q_a[48]
q_a[49] <= altsyncram_uu62:altsyncram1.q_a[49]
q_a[50] <= altsyncram_uu62:altsyncram1.q_a[50]
q_a[51] <= altsyncram_uu62:altsyncram1.q_a[51]
q_a[52] <= altsyncram_uu62:altsyncram1.q_a[52]
q_a[53] <= altsyncram_uu62:altsyncram1.q_a[53]
q_a[54] <= altsyncram_uu62:altsyncram1.q_a[54]
q_a[55] <= altsyncram_uu62:altsyncram1.q_a[55]
q_a[56] <= altsyncram_uu62:altsyncram1.q_a[56]
q_a[57] <= altsyncram_uu62:altsyncram1.q_a[57]
q_a[58] <= altsyncram_uu62:altsyncram1.q_a[58]
q_a[59] <= altsyncram_uu62:altsyncram1.q_a[59]
q_a[60] <= altsyncram_uu62:altsyncram1.q_a[60]
q_a[61] <= altsyncram_uu62:altsyncram1.q_a[61]
q_a[62] <= altsyncram_uu62:altsyncram1.q_a[62]
q_a[63] <= altsyncram_uu62:altsyncram1.q_a[63]
wren_a => altsyncram_uu62:altsyncram1.wren_a


|des|ram1:U2|altsyncram:altsyncram_component|altsyncram_qng1:auto_generated|altsyncram_uu62:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[0] => ram_block3a16.PORTAADDR
address_a[0] => ram_block3a17.PORTAADDR
address_a[0] => ram_block3a18.PORTAADDR
address_a[0] => ram_block3a19.PORTAADDR
address_a[0] => ram_block3a20.PORTAADDR
address_a[0] => ram_block3a21.PORTAADDR
address_a[0] => ram_block3a22.PORTAADDR
address_a[0] => ram_block3a23.PORTAADDR
address_a[0] => ram_block3a24.PORTAADDR
address_a[0] => ram_block3a25.PORTAADDR
address_a[0] => ram_block3a26.PORTAADDR
address_a[0] => ram_block3a27.PORTAADDR
address_a[0] => ram_block3a28.PORTAADDR
address_a[0] => ram_block3a29.PORTAADDR
address_a[0] => ram_block3a30.PORTAADDR
address_a[0] => ram_block3a31.PORTAADDR
address_a[0] => ram_block3a32.PORTAADDR
address_a[0] => ram_block3a33.PORTAADDR
address_a[0] => ram_block3a34.PORTAADDR
address_a[0] => ram_block3a35.PORTAADDR
address_a[0] => ram_block3a36.PORTAADDR
address_a[0] => ram_block3a37.PORTAADDR
address_a[0] => ram_block3a38.PORTAADDR
address_a[0] => ram_block3a39.PORTAADDR
address_a[0] => ram_block3a40.PORTAADDR
address_a[0] => ram_block3a41.PORTAADDR
address_a[0] => ram_block3a42.PORTAADDR
address_a[0] => ram_block3a43.PORTAADDR
address_a[0] => ram_block3a44.PORTAADDR
address_a[0] => ram_block3a45.PORTAADDR
address_a[0] => ram_block3a46.PORTAADDR
address_a[0] => ram_block3a47.PORTAADDR
address_a[0] => ram_block3a48.PORTAADDR
address_a[0] => ram_block3a49.PORTAADDR
address_a[0] => ram_block3a50.PORTAADDR
address_a[0] => ram_block3a51.PORTAADDR
address_a[0] => ram_block3a52.PORTAADDR
address_a[0] => ram_block3a53.PORTAADDR
address_a[0] => ram_block3a54.PORTAADDR
address_a[0] => ram_block3a55.PORTAADDR
address_a[0] => ram_block3a56.PORTAADDR
address_a[0] => ram_block3a57.PORTAADDR
address_a[0] => ram_block3a58.PORTAADDR
address_a[0] => ram_block3a59.PORTAADDR
address_a[0] => ram_block3a60.PORTAADDR
address_a[0] => ram_block3a61.PORTAADDR
address_a[0] => ram_block3a62.PORTAADDR
address_a[0] => ram_block3a63.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[1] => ram_block3a16.PORTAADDR1
address_a[1] => ram_block3a17.PORTAADDR1
address_a[1] => ram_block3a18.PORTAADDR1
address_a[1] => ram_block3a19.PORTAADDR1
address_a[1] => ram_block3a20.PORTAADDR1
address_a[1] => ram_block3a21.PORTAADDR1
address_a[1] => ram_block3a22.PORTAADDR1
address_a[1] => ram_block3a23.PORTAADDR1
address_a[1] => ram_block3a24.PORTAADDR1
address_a[1] => ram_block3a25.PORTAADDR1
address_a[1] => ram_block3a26.PORTAADDR1
address_a[1] => ram_block3a27.PORTAADDR1
address_a[1] => ram_block3a28.PORTAADDR1
address_a[1] => ram_block3a29.PORTAADDR1
address_a[1] => ram_block3a30.PORTAADDR1
address_a[1] => ram_block3a31.PORTAADDR1
address_a[1] => ram_block3a32.PORTAADDR1
address_a[1] => ram_block3a33.PORTAADDR1
address_a[1] => ram_block3a34.PORTAADDR1
address_a[1] => ram_block3a35.PORTAADDR1
address_a[1] => ram_block3a36.PORTAADDR1
address_a[1] => ram_block3a37.PORTAADDR1
address_a[1] => ram_block3a38.PORTAADDR1
address_a[1] => ram_block3a39.PORTAADDR1
address_a[1] => ram_block3a40.PORTAADDR1
address_a[1] => ram_block3a41.PORTAADDR1
address_a[1] => ram_block3a42.PORTAADDR1
address_a[1] => ram_block3a43.PORTAADDR1
address_a[1] => ram_block3a44.PORTAADDR1
address_a[1] => ram_block3a45.PORTAADDR1
address_a[1] => ram_block3a46.PORTAADDR1
address_a[1] => ram_block3a47.PORTAADDR1
address_a[1] => ram_block3a48.PORTAADDR1
address_a[1] => ram_block3a49.PORTAADDR1
address_a[1] => ram_block3a50.PORTAADDR1
address_a[1] => ram_block3a51.PORTAADDR1
address_a[1] => ram_block3a52.PORTAADDR1
address_a[1] => ram_block3a53.PORTAADDR1
address_a[1] => ram_block3a54.PORTAADDR1
address_a[1] => ram_block3a55.PORTAADDR1
address_a[1] => ram_block3a56.PORTAADDR1
address_a[1] => ram_block3a57.PORTAADDR1
address_a[1] => ram_block3a58.PORTAADDR1
address_a[1] => ram_block3a59.PORTAADDR1
address_a[1] => ram_block3a60.PORTAADDR1
address_a[1] => ram_block3a61.PORTAADDR1
address_a[1] => ram_block3a62.PORTAADDR1
address_a[1] => ram_block3a63.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[2] => ram_block3a16.PORTAADDR2
address_a[2] => ram_block3a17.PORTAADDR2
address_a[2] => ram_block3a18.PORTAADDR2
address_a[2] => ram_block3a19.PORTAADDR2
address_a[2] => ram_block3a20.PORTAADDR2
address_a[2] => ram_block3a21.PORTAADDR2
address_a[2] => ram_block3a22.PORTAADDR2
address_a[2] => ram_block3a23.PORTAADDR2
address_a[2] => ram_block3a24.PORTAADDR2
address_a[2] => ram_block3a25.PORTAADDR2
address_a[2] => ram_block3a26.PORTAADDR2
address_a[2] => ram_block3a27.PORTAADDR2
address_a[2] => ram_block3a28.PORTAADDR2
address_a[2] => ram_block3a29.PORTAADDR2
address_a[2] => ram_block3a30.PORTAADDR2
address_a[2] => ram_block3a31.PORTAADDR2
address_a[2] => ram_block3a32.PORTAADDR2
address_a[2] => ram_block3a33.PORTAADDR2
address_a[2] => ram_block3a34.PORTAADDR2
address_a[2] => ram_block3a35.PORTAADDR2
address_a[2] => ram_block3a36.PORTAADDR2
address_a[2] => ram_block3a37.PORTAADDR2
address_a[2] => ram_block3a38.PORTAADDR2
address_a[2] => ram_block3a39.PORTAADDR2
address_a[2] => ram_block3a40.PORTAADDR2
address_a[2] => ram_block3a41.PORTAADDR2
address_a[2] => ram_block3a42.PORTAADDR2
address_a[2] => ram_block3a43.PORTAADDR2
address_a[2] => ram_block3a44.PORTAADDR2
address_a[2] => ram_block3a45.PORTAADDR2
address_a[2] => ram_block3a46.PORTAADDR2
address_a[2] => ram_block3a47.PORTAADDR2
address_a[2] => ram_block3a48.PORTAADDR2
address_a[2] => ram_block3a49.PORTAADDR2
address_a[2] => ram_block3a50.PORTAADDR2
address_a[2] => ram_block3a51.PORTAADDR2
address_a[2] => ram_block3a52.PORTAADDR2
address_a[2] => ram_block3a53.PORTAADDR2
address_a[2] => ram_block3a54.PORTAADDR2
address_a[2] => ram_block3a55.PORTAADDR2
address_a[2] => ram_block3a56.PORTAADDR2
address_a[2] => ram_block3a57.PORTAADDR2
address_a[2] => ram_block3a58.PORTAADDR2
address_a[2] => ram_block3a59.PORTAADDR2
address_a[2] => ram_block3a60.PORTAADDR2
address_a[2] => ram_block3a61.PORTAADDR2
address_a[2] => ram_block3a62.PORTAADDR2
address_a[2] => ram_block3a63.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[3] => ram_block3a16.PORTAADDR3
address_a[3] => ram_block3a17.PORTAADDR3
address_a[3] => ram_block3a18.PORTAADDR3
address_a[3] => ram_block3a19.PORTAADDR3
address_a[3] => ram_block3a20.PORTAADDR3
address_a[3] => ram_block3a21.PORTAADDR3
address_a[3] => ram_block3a22.PORTAADDR3
address_a[3] => ram_block3a23.PORTAADDR3
address_a[3] => ram_block3a24.PORTAADDR3
address_a[3] => ram_block3a25.PORTAADDR3
address_a[3] => ram_block3a26.PORTAADDR3
address_a[3] => ram_block3a27.PORTAADDR3
address_a[3] => ram_block3a28.PORTAADDR3
address_a[3] => ram_block3a29.PORTAADDR3
address_a[3] => ram_block3a30.PORTAADDR3
address_a[3] => ram_block3a31.PORTAADDR3
address_a[3] => ram_block3a32.PORTAADDR3
address_a[3] => ram_block3a33.PORTAADDR3
address_a[3] => ram_block3a34.PORTAADDR3
address_a[3] => ram_block3a35.PORTAADDR3
address_a[3] => ram_block3a36.PORTAADDR3
address_a[3] => ram_block3a37.PORTAADDR3
address_a[3] => ram_block3a38.PORTAADDR3
address_a[3] => ram_block3a39.PORTAADDR3
address_a[3] => ram_block3a40.PORTAADDR3
address_a[3] => ram_block3a41.PORTAADDR3
address_a[3] => ram_block3a42.PORTAADDR3
address_a[3] => ram_block3a43.PORTAADDR3
address_a[3] => ram_block3a44.PORTAADDR3
address_a[3] => ram_block3a45.PORTAADDR3
address_a[3] => ram_block3a46.PORTAADDR3
address_a[3] => ram_block3a47.PORTAADDR3
address_a[3] => ram_block3a48.PORTAADDR3
address_a[3] => ram_block3a49.PORTAADDR3
address_a[3] => ram_block3a50.PORTAADDR3
address_a[3] => ram_block3a51.PORTAADDR3
address_a[3] => ram_block3a52.PORTAADDR3
address_a[3] => ram_block3a53.PORTAADDR3
address_a[3] => ram_block3a54.PORTAADDR3
address_a[3] => ram_block3a55.PORTAADDR3
address_a[3] => ram_block3a56.PORTAADDR3
address_a[3] => ram_block3a57.PORTAADDR3
address_a[3] => ram_block3a58.PORTAADDR3
address_a[3] => ram_block3a59.PORTAADDR3
address_a[3] => ram_block3a60.PORTAADDR3
address_a[3] => ram_block3a61.PORTAADDR3
address_a[3] => ram_block3a62.PORTAADDR3
address_a[3] => ram_block3a63.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[4] => ram_block3a16.PORTAADDR4
address_a[4] => ram_block3a17.PORTAADDR4
address_a[4] => ram_block3a18.PORTAADDR4
address_a[4] => ram_block3a19.PORTAADDR4
address_a[4] => ram_block3a20.PORTAADDR4
address_a[4] => ram_block3a21.PORTAADDR4
address_a[4] => ram_block3a22.PORTAADDR4
address_a[4] => ram_block3a23.PORTAADDR4
address_a[4] => ram_block3a24.PORTAADDR4
address_a[4] => ram_block3a25.PORTAADDR4
address_a[4] => ram_block3a26.PORTAADDR4
address_a[4] => ram_block3a27.PORTAADDR4
address_a[4] => ram_block3a28.PORTAADDR4
address_a[4] => ram_block3a29.PORTAADDR4
address_a[4] => ram_block3a30.PORTAADDR4
address_a[4] => ram_block3a31.PORTAADDR4
address_a[4] => ram_block3a32.PORTAADDR4
address_a[4] => ram_block3a33.PORTAADDR4
address_a[4] => ram_block3a34.PORTAADDR4
address_a[4] => ram_block3a35.PORTAADDR4
address_a[4] => ram_block3a36.PORTAADDR4
address_a[4] => ram_block3a37.PORTAADDR4
address_a[4] => ram_block3a38.PORTAADDR4
address_a[4] => ram_block3a39.PORTAADDR4
address_a[4] => ram_block3a40.PORTAADDR4
address_a[4] => ram_block3a41.PORTAADDR4
address_a[4] => ram_block3a42.PORTAADDR4
address_a[4] => ram_block3a43.PORTAADDR4
address_a[4] => ram_block3a44.PORTAADDR4
address_a[4] => ram_block3a45.PORTAADDR4
address_a[4] => ram_block3a46.PORTAADDR4
address_a[4] => ram_block3a47.PORTAADDR4
address_a[4] => ram_block3a48.PORTAADDR4
address_a[4] => ram_block3a49.PORTAADDR4
address_a[4] => ram_block3a50.PORTAADDR4
address_a[4] => ram_block3a51.PORTAADDR4
address_a[4] => ram_block3a52.PORTAADDR4
address_a[4] => ram_block3a53.PORTAADDR4
address_a[4] => ram_block3a54.PORTAADDR4
address_a[4] => ram_block3a55.PORTAADDR4
address_a[4] => ram_block3a56.PORTAADDR4
address_a[4] => ram_block3a57.PORTAADDR4
address_a[4] => ram_block3a58.PORTAADDR4
address_a[4] => ram_block3a59.PORTAADDR4
address_a[4] => ram_block3a60.PORTAADDR4
address_a[4] => ram_block3a61.PORTAADDR4
address_a[4] => ram_block3a62.PORTAADDR4
address_a[4] => ram_block3a63.PORTAADDR4
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[0] => ram_block3a16.PORTBADDR
address_b[0] => ram_block3a17.PORTBADDR
address_b[0] => ram_block3a18.PORTBADDR
address_b[0] => ram_block3a19.PORTBADDR
address_b[0] => ram_block3a20.PORTBADDR
address_b[0] => ram_block3a21.PORTBADDR
address_b[0] => ram_block3a22.PORTBADDR
address_b[0] => ram_block3a23.PORTBADDR
address_b[0] => ram_block3a24.PORTBADDR
address_b[0] => ram_block3a25.PORTBADDR
address_b[0] => ram_block3a26.PORTBADDR
address_b[0] => ram_block3a27.PORTBADDR
address_b[0] => ram_block3a28.PORTBADDR
address_b[0] => ram_block3a29.PORTBADDR
address_b[0] => ram_block3a30.PORTBADDR
address_b[0] => ram_block3a31.PORTBADDR
address_b[0] => ram_block3a32.PORTBADDR
address_b[0] => ram_block3a33.PORTBADDR
address_b[0] => ram_block3a34.PORTBADDR
address_b[0] => ram_block3a35.PORTBADDR
address_b[0] => ram_block3a36.PORTBADDR
address_b[0] => ram_block3a37.PORTBADDR
address_b[0] => ram_block3a38.PORTBADDR
address_b[0] => ram_block3a39.PORTBADDR
address_b[0] => ram_block3a40.PORTBADDR
address_b[0] => ram_block3a41.PORTBADDR
address_b[0] => ram_block3a42.PORTBADDR
address_b[0] => ram_block3a43.PORTBADDR
address_b[0] => ram_block3a44.PORTBADDR
address_b[0] => ram_block3a45.PORTBADDR
address_b[0] => ram_block3a46.PORTBADDR
address_b[0] => ram_block3a47.PORTBADDR
address_b[0] => ram_block3a48.PORTBADDR
address_b[0] => ram_block3a49.PORTBADDR
address_b[0] => ram_block3a50.PORTBADDR
address_b[0] => ram_block3a51.PORTBADDR
address_b[0] => ram_block3a52.PORTBADDR
address_b[0] => ram_block3a53.PORTBADDR
address_b[0] => ram_block3a54.PORTBADDR
address_b[0] => ram_block3a55.PORTBADDR
address_b[0] => ram_block3a56.PORTBADDR
address_b[0] => ram_block3a57.PORTBADDR
address_b[0] => ram_block3a58.PORTBADDR
address_b[0] => ram_block3a59.PORTBADDR
address_b[0] => ram_block3a60.PORTBADDR
address_b[0] => ram_block3a61.PORTBADDR
address_b[0] => ram_block3a62.PORTBADDR
address_b[0] => ram_block3a63.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[1] => ram_block3a16.PORTBADDR1
address_b[1] => ram_block3a17.PORTBADDR1
address_b[1] => ram_block3a18.PORTBADDR1
address_b[1] => ram_block3a19.PORTBADDR1
address_b[1] => ram_block3a20.PORTBADDR1
address_b[1] => ram_block3a21.PORTBADDR1
address_b[1] => ram_block3a22.PORTBADDR1
address_b[1] => ram_block3a23.PORTBADDR1
address_b[1] => ram_block3a24.PORTBADDR1
address_b[1] => ram_block3a25.PORTBADDR1
address_b[1] => ram_block3a26.PORTBADDR1
address_b[1] => ram_block3a27.PORTBADDR1
address_b[1] => ram_block3a28.PORTBADDR1
address_b[1] => ram_block3a29.PORTBADDR1
address_b[1] => ram_block3a30.PORTBADDR1
address_b[1] => ram_block3a31.PORTBADDR1
address_b[1] => ram_block3a32.PORTBADDR1
address_b[1] => ram_block3a33.PORTBADDR1
address_b[1] => ram_block3a34.PORTBADDR1
address_b[1] => ram_block3a35.PORTBADDR1
address_b[1] => ram_block3a36.PORTBADDR1
address_b[1] => ram_block3a37.PORTBADDR1
address_b[1] => ram_block3a38.PORTBADDR1
address_b[1] => ram_block3a39.PORTBADDR1
address_b[1] => ram_block3a40.PORTBADDR1
address_b[1] => ram_block3a41.PORTBADDR1
address_b[1] => ram_block3a42.PORTBADDR1
address_b[1] => ram_block3a43.PORTBADDR1
address_b[1] => ram_block3a44.PORTBADDR1
address_b[1] => ram_block3a45.PORTBADDR1
address_b[1] => ram_block3a46.PORTBADDR1
address_b[1] => ram_block3a47.PORTBADDR1
address_b[1] => ram_block3a48.PORTBADDR1
address_b[1] => ram_block3a49.PORTBADDR1
address_b[1] => ram_block3a50.PORTBADDR1
address_b[1] => ram_block3a51.PORTBADDR1
address_b[1] => ram_block3a52.PORTBADDR1
address_b[1] => ram_block3a53.PORTBADDR1
address_b[1] => ram_block3a54.PORTBADDR1
address_b[1] => ram_block3a55.PORTBADDR1
address_b[1] => ram_block3a56.PORTBADDR1
address_b[1] => ram_block3a57.PORTBADDR1
address_b[1] => ram_block3a58.PORTBADDR1
address_b[1] => ram_block3a59.PORTBADDR1
address_b[1] => ram_block3a60.PORTBADDR1
address_b[1] => ram_block3a61.PORTBADDR1
address_b[1] => ram_block3a62.PORTBADDR1
address_b[1] => ram_block3a63.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[2] => ram_block3a16.PORTBADDR2
address_b[2] => ram_block3a17.PORTBADDR2
address_b[2] => ram_block3a18.PORTBADDR2
address_b[2] => ram_block3a19.PORTBADDR2
address_b[2] => ram_block3a20.PORTBADDR2
address_b[2] => ram_block3a21.PORTBADDR2
address_b[2] => ram_block3a22.PORTBADDR2
address_b[2] => ram_block3a23.PORTBADDR2
address_b[2] => ram_block3a24.PORTBADDR2
address_b[2] => ram_block3a25.PORTBADDR2
address_b[2] => ram_block3a26.PORTBADDR2
address_b[2] => ram_block3a27.PORTBADDR2
address_b[2] => ram_block3a28.PORTBADDR2
address_b[2] => ram_block3a29.PORTBADDR2
address_b[2] => ram_block3a30.PORTBADDR2
address_b[2] => ram_block3a31.PORTBADDR2
address_b[2] => ram_block3a32.PORTBADDR2
address_b[2] => ram_block3a33.PORTBADDR2
address_b[2] => ram_block3a34.PORTBADDR2
address_b[2] => ram_block3a35.PORTBADDR2
address_b[2] => ram_block3a36.PORTBADDR2
address_b[2] => ram_block3a37.PORTBADDR2
address_b[2] => ram_block3a38.PORTBADDR2
address_b[2] => ram_block3a39.PORTBADDR2
address_b[2] => ram_block3a40.PORTBADDR2
address_b[2] => ram_block3a41.PORTBADDR2
address_b[2] => ram_block3a42.PORTBADDR2
address_b[2] => ram_block3a43.PORTBADDR2
address_b[2] => ram_block3a44.PORTBADDR2
address_b[2] => ram_block3a45.PORTBADDR2
address_b[2] => ram_block3a46.PORTBADDR2
address_b[2] => ram_block3a47.PORTBADDR2
address_b[2] => ram_block3a48.PORTBADDR2
address_b[2] => ram_block3a49.PORTBADDR2
address_b[2] => ram_block3a50.PORTBADDR2
address_b[2] => ram_block3a51.PORTBADDR2
address_b[2] => ram_block3a52.PORTBADDR2
address_b[2] => ram_block3a53.PORTBADDR2
address_b[2] => ram_block3a54.PORTBADDR2
address_b[2] => ram_block3a55.PORTBADDR2
address_b[2] => ram_block3a56.PORTBADDR2
address_b[2] => ram_block3a57.PORTBADDR2
address_b[2] => ram_block3a58.PORTBADDR2
address_b[2] => ram_block3a59.PORTBADDR2
address_b[2] => ram_block3a60.PORTBADDR2
address_b[2] => ram_block3a61.PORTBADDR2
address_b[2] => ram_block3a62.PORTBADDR2
address_b[2] => ram_block3a63.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[3] => ram_block3a16.PORTBADDR3
address_b[3] => ram_block3a17.PORTBADDR3
address_b[3] => ram_block3a18.PORTBADDR3
address_b[3] => ram_block3a19.PORTBADDR3
address_b[3] => ram_block3a20.PORTBADDR3
address_b[3] => ram_block3a21.PORTBADDR3
address_b[3] => ram_block3a22.PORTBADDR3
address_b[3] => ram_block3a23.PORTBADDR3
address_b[3] => ram_block3a24.PORTBADDR3
address_b[3] => ram_block3a25.PORTBADDR3
address_b[3] => ram_block3a26.PORTBADDR3
address_b[3] => ram_block3a27.PORTBADDR3
address_b[3] => ram_block3a28.PORTBADDR3
address_b[3] => ram_block3a29.PORTBADDR3
address_b[3] => ram_block3a30.PORTBADDR3
address_b[3] => ram_block3a31.PORTBADDR3
address_b[3] => ram_block3a32.PORTBADDR3
address_b[3] => ram_block3a33.PORTBADDR3
address_b[3] => ram_block3a34.PORTBADDR3
address_b[3] => ram_block3a35.PORTBADDR3
address_b[3] => ram_block3a36.PORTBADDR3
address_b[3] => ram_block3a37.PORTBADDR3
address_b[3] => ram_block3a38.PORTBADDR3
address_b[3] => ram_block3a39.PORTBADDR3
address_b[3] => ram_block3a40.PORTBADDR3
address_b[3] => ram_block3a41.PORTBADDR3
address_b[3] => ram_block3a42.PORTBADDR3
address_b[3] => ram_block3a43.PORTBADDR3
address_b[3] => ram_block3a44.PORTBADDR3
address_b[3] => ram_block3a45.PORTBADDR3
address_b[3] => ram_block3a46.PORTBADDR3
address_b[3] => ram_block3a47.PORTBADDR3
address_b[3] => ram_block3a48.PORTBADDR3
address_b[3] => ram_block3a49.PORTBADDR3
address_b[3] => ram_block3a50.PORTBADDR3
address_b[3] => ram_block3a51.PORTBADDR3
address_b[3] => ram_block3a52.PORTBADDR3
address_b[3] => ram_block3a53.PORTBADDR3
address_b[3] => ram_block3a54.PORTBADDR3
address_b[3] => ram_block3a55.PORTBADDR3
address_b[3] => ram_block3a56.PORTBADDR3
address_b[3] => ram_block3a57.PORTBADDR3
address_b[3] => ram_block3a58.PORTBADDR3
address_b[3] => ram_block3a59.PORTBADDR3
address_b[3] => ram_block3a60.PORTBADDR3
address_b[3] => ram_block3a61.PORTBADDR3
address_b[3] => ram_block3a62.PORTBADDR3
address_b[3] => ram_block3a63.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[4] => ram_block3a16.PORTBADDR4
address_b[4] => ram_block3a17.PORTBADDR4
address_b[4] => ram_block3a18.PORTBADDR4
address_b[4] => ram_block3a19.PORTBADDR4
address_b[4] => ram_block3a20.PORTBADDR4
address_b[4] => ram_block3a21.PORTBADDR4
address_b[4] => ram_block3a22.PORTBADDR4
address_b[4] => ram_block3a23.PORTBADDR4
address_b[4] => ram_block3a24.PORTBADDR4
address_b[4] => ram_block3a25.PORTBADDR4
address_b[4] => ram_block3a26.PORTBADDR4
address_b[4] => ram_block3a27.PORTBADDR4
address_b[4] => ram_block3a28.PORTBADDR4
address_b[4] => ram_block3a29.PORTBADDR4
address_b[4] => ram_block3a30.PORTBADDR4
address_b[4] => ram_block3a31.PORTBADDR4
address_b[4] => ram_block3a32.PORTBADDR4
address_b[4] => ram_block3a33.PORTBADDR4
address_b[4] => ram_block3a34.PORTBADDR4
address_b[4] => ram_block3a35.PORTBADDR4
address_b[4] => ram_block3a36.PORTBADDR4
address_b[4] => ram_block3a37.PORTBADDR4
address_b[4] => ram_block3a38.PORTBADDR4
address_b[4] => ram_block3a39.PORTBADDR4
address_b[4] => ram_block3a40.PORTBADDR4
address_b[4] => ram_block3a41.PORTBADDR4
address_b[4] => ram_block3a42.PORTBADDR4
address_b[4] => ram_block3a43.PORTBADDR4
address_b[4] => ram_block3a44.PORTBADDR4
address_b[4] => ram_block3a45.PORTBADDR4
address_b[4] => ram_block3a46.PORTBADDR4
address_b[4] => ram_block3a47.PORTBADDR4
address_b[4] => ram_block3a48.PORTBADDR4
address_b[4] => ram_block3a49.PORTBADDR4
address_b[4] => ram_block3a50.PORTBADDR4
address_b[4] => ram_block3a51.PORTBADDR4
address_b[4] => ram_block3a52.PORTBADDR4
address_b[4] => ram_block3a53.PORTBADDR4
address_b[4] => ram_block3a54.PORTBADDR4
address_b[4] => ram_block3a55.PORTBADDR4
address_b[4] => ram_block3a56.PORTBADDR4
address_b[4] => ram_block3a57.PORTBADDR4
address_b[4] => ram_block3a58.PORTBADDR4
address_b[4] => ram_block3a59.PORTBADDR4
address_b[4] => ram_block3a60.PORTBADDR4
address_b[4] => ram_block3a61.PORTBADDR4
address_b[4] => ram_block3a62.PORTBADDR4
address_b[4] => ram_block3a63.PORTBADDR4
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clock0 => ram_block3a16.CLK0
clock0 => ram_block3a17.CLK0
clock0 => ram_block3a18.CLK0
clock0 => ram_block3a19.CLK0
clock0 => ram_block3a20.CLK0
clock0 => ram_block3a21.CLK0
clock0 => ram_block3a22.CLK0
clock0 => ram_block3a23.CLK0
clock0 => ram_block3a24.CLK0
clock0 => ram_block3a25.CLK0
clock0 => ram_block3a26.CLK0
clock0 => ram_block3a27.CLK0
clock0 => ram_block3a28.CLK0
clock0 => ram_block3a29.CLK0
clock0 => ram_block3a30.CLK0
clock0 => ram_block3a31.CLK0
clock0 => ram_block3a32.CLK0
clock0 => ram_block3a33.CLK0
clock0 => ram_block3a34.CLK0
clock0 => ram_block3a35.CLK0
clock0 => ram_block3a36.CLK0
clock0 => ram_block3a37.CLK0
clock0 => ram_block3a38.CLK0
clock0 => ram_block3a39.CLK0
clock0 => ram_block3a40.CLK0
clock0 => ram_block3a41.CLK0
clock0 => ram_block3a42.CLK0
clock0 => ram_block3a43.CLK0
clock0 => ram_block3a44.CLK0
clock0 => ram_block3a45.CLK0
clock0 => ram_block3a46.CLK0
clock0 => ram_block3a47.CLK0
clock0 => ram_block3a48.CLK0
clock0 => ram_block3a49.CLK0
clock0 => ram_block3a50.CLK0
clock0 => ram_block3a51.CLK0
clock0 => ram_block3a52.CLK0
clock0 => ram_block3a53.CLK0
clock0 => ram_block3a54.CLK0
clock0 => ram_block3a55.CLK0
clock0 => ram_block3a56.CLK0
clock0 => ram_block3a57.CLK0
clock0 => ram_block3a58.CLK0
clock0 => ram_block3a59.CLK0
clock0 => ram_block3a60.CLK0
clock0 => ram_block3a61.CLK0
clock0 => ram_block3a62.CLK0
clock0 => ram_block3a63.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
clock1 => ram_block3a8.CLK1
clock1 => ram_block3a9.CLK1
clock1 => ram_block3a10.CLK1
clock1 => ram_block3a11.CLK1
clock1 => ram_block3a12.CLK1
clock1 => ram_block3a13.CLK1
clock1 => ram_block3a14.CLK1
clock1 => ram_block3a15.CLK1
clock1 => ram_block3a16.CLK1
clock1 => ram_block3a17.CLK1
clock1 => ram_block3a18.CLK1
clock1 => ram_block3a19.CLK1
clock1 => ram_block3a20.CLK1
clock1 => ram_block3a21.CLK1
clock1 => ram_block3a22.CLK1
clock1 => ram_block3a23.CLK1
clock1 => ram_block3a24.CLK1
clock1 => ram_block3a25.CLK1
clock1 => ram_block3a26.CLK1
clock1 => ram_block3a27.CLK1
clock1 => ram_block3a28.CLK1
clock1 => ram_block3a29.CLK1
clock1 => ram_block3a30.CLK1
clock1 => ram_block3a31.CLK1
clock1 => ram_block3a32.CLK1
clock1 => ram_block3a33.CLK1
clock1 => ram_block3a34.CLK1
clock1 => ram_block3a35.CLK1
clock1 => ram_block3a36.CLK1
clock1 => ram_block3a37.CLK1
clock1 => ram_block3a38.CLK1
clock1 => ram_block3a39.CLK1
clock1 => ram_block3a40.CLK1
clock1 => ram_block3a41.CLK1
clock1 => ram_block3a42.CLK1
clock1 => ram_block3a43.CLK1
clock1 => ram_block3a44.CLK1
clock1 => ram_block3a45.CLK1
clock1 => ram_block3a46.CLK1
clock1 => ram_block3a47.CLK1
clock1 => ram_block3a48.CLK1
clock1 => ram_block3a49.CLK1
clock1 => ram_block3a50.CLK1
clock1 => ram_block3a51.CLK1
clock1 => ram_block3a52.CLK1
clock1 => ram_block3a53.CLK1
clock1 => ram_block3a54.CLK1
clock1 => ram_block3a55.CLK1
clock1 => ram_block3a56.CLK1
clock1 => ram_block3a57.CLK1
clock1 => ram_block3a58.CLK1
clock1 => ram_block3a59.CLK1
clock1 => ram_block3a60.CLK1
clock1 => ram_block3a61.CLK1
clock1 => ram_block3a62.CLK1
clock1 => ram_block3a63.CLK1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_a[8] => ram_block3a8.PORTADATAIN
data_a[9] => ram_block3a9.PORTADATAIN
data_a[10] => ram_block3a10.PORTADATAIN
data_a[11] => ram_block3a11.PORTADATAIN
data_a[12] => ram_block3a12.PORTADATAIN
data_a[13] => ram_block3a13.PORTADATAIN
data_a[14] => ram_block3a14.PORTADATAIN
data_a[15] => ram_block3a15.PORTADATAIN
data_a[16] => ram_block3a16.PORTADATAIN
data_a[17] => ram_block3a17.PORTADATAIN
data_a[18] => ram_block3a18.PORTADATAIN
data_a[19] => ram_block3a19.PORTADATAIN
data_a[20] => ram_block3a20.PORTADATAIN
data_a[21] => ram_block3a21.PORTADATAIN
data_a[22] => ram_block3a22.PORTADATAIN
data_a[23] => ram_block3a23.PORTADATAIN
data_a[24] => ram_block3a24.PORTADATAIN
data_a[25] => ram_block3a25.PORTADATAIN
data_a[26] => ram_block3a26.PORTADATAIN
data_a[27] => ram_block3a27.PORTADATAIN
data_a[28] => ram_block3a28.PORTADATAIN
data_a[29] => ram_block3a29.PORTADATAIN
data_a[30] => ram_block3a30.PORTADATAIN
data_a[31] => ram_block3a31.PORTADATAIN
data_a[32] => ram_block3a32.PORTADATAIN
data_a[33] => ram_block3a33.PORTADATAIN
data_a[34] => ram_block3a34.PORTADATAIN
data_a[35] => ram_block3a35.PORTADATAIN
data_a[36] => ram_block3a36.PORTADATAIN
data_a[37] => ram_block3a37.PORTADATAIN
data_a[38] => ram_block3a38.PORTADATAIN
data_a[39] => ram_block3a39.PORTADATAIN
data_a[40] => ram_block3a40.PORTADATAIN
data_a[41] => ram_block3a41.PORTADATAIN
data_a[42] => ram_block3a42.PORTADATAIN
data_a[43] => ram_block3a43.PORTADATAIN
data_a[44] => ram_block3a44.PORTADATAIN
data_a[45] => ram_block3a45.PORTADATAIN
data_a[46] => ram_block3a46.PORTADATAIN
data_a[47] => ram_block3a47.PORTADATAIN
data_a[48] => ram_block3a48.PORTADATAIN
data_a[49] => ram_block3a49.PORTADATAIN
data_a[50] => ram_block3a50.PORTADATAIN
data_a[51] => ram_block3a51.PORTADATAIN
data_a[52] => ram_block3a52.PORTADATAIN
data_a[53] => ram_block3a53.PORTADATAIN
data_a[54] => ram_block3a54.PORTADATAIN
data_a[55] => ram_block3a55.PORTADATAIN
data_a[56] => ram_block3a56.PORTADATAIN
data_a[57] => ram_block3a57.PORTADATAIN
data_a[58] => ram_block3a58.PORTADATAIN
data_a[59] => ram_block3a59.PORTADATAIN
data_a[60] => ram_block3a60.PORTADATAIN
data_a[61] => ram_block3a61.PORTADATAIN
data_a[62] => ram_block3a62.PORTADATAIN
data_a[63] => ram_block3a63.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
data_b[8] => ram_block3a8.PORTBDATAIN
data_b[9] => ram_block3a9.PORTBDATAIN
data_b[10] => ram_block3a10.PORTBDATAIN
data_b[11] => ram_block3a11.PORTBDATAIN
data_b[12] => ram_block3a12.PORTBDATAIN
data_b[13] => ram_block3a13.PORTBDATAIN
data_b[14] => ram_block3a14.PORTBDATAIN
data_b[15] => ram_block3a15.PORTBDATAIN
data_b[16] => ram_block3a16.PORTBDATAIN
data_b[17] => ram_block3a17.PORTBDATAIN
data_b[18] => ram_block3a18.PORTBDATAIN
data_b[19] => ram_block3a19.PORTBDATAIN
data_b[20] => ram_block3a20.PORTBDATAIN
data_b[21] => ram_block3a21.PORTBDATAIN
data_b[22] => ram_block3a22.PORTBDATAIN
data_b[23] => ram_block3a23.PORTBDATAIN
data_b[24] => ram_block3a24.PORTBDATAIN
data_b[25] => ram_block3a25.PORTBDATAIN
data_b[26] => ram_block3a26.PORTBDATAIN
data_b[27] => ram_block3a27.PORTBDATAIN
data_b[28] => ram_block3a28.PORTBDATAIN
data_b[29] => ram_block3a29.PORTBDATAIN
data_b[30] => ram_block3a30.PORTBDATAIN
data_b[31] => ram_block3a31.PORTBDATAIN
data_b[32] => ram_block3a32.PORTBDATAIN
data_b[33] => ram_block3a33.PORTBDATAIN
data_b[34] => ram_block3a34.PORTBDATAIN
data_b[35] => ram_block3a35.PORTBDATAIN
data_b[36] => ram_block3a36.PORTBDATAIN
data_b[37] => ram_block3a37.PORTBDATAIN
data_b[38] => ram_block3a38.PORTBDATAIN
data_b[39] => ram_block3a39.PORTBDATAIN
data_b[40] => ram_block3a40.PORTBDATAIN
data_b[41] => ram_block3a41.PORTBDATAIN
data_b[42] => ram_block3a42.PORTBDATAIN
data_b[43] => ram_block3a43.PORTBDATAIN
data_b[44] => ram_block3a44.PORTBDATAIN
data_b[45] => ram_block3a45.PORTBDATAIN
data_b[46] => ram_block3a46.PORTBDATAIN
data_b[47] => ram_block3a47.PORTBDATAIN
data_b[48] => ram_block3a48.PORTBDATAIN
data_b[49] => ram_block3a49.PORTBDATAIN
data_b[50] => ram_block3a50.PORTBDATAIN
data_b[51] => ram_block3a51.PORTBDATAIN
data_b[52] => ram_block3a52.PORTBDATAIN
data_b[53] => ram_block3a53.PORTBDATAIN
data_b[54] => ram_block3a54.PORTBDATAIN
data_b[55] => ram_block3a55.PORTBDATAIN
data_b[56] => ram_block3a56.PORTBDATAIN
data_b[57] => ram_block3a57.PORTBDATAIN
data_b[58] => ram_block3a58.PORTBDATAIN
data_b[59] => ram_block3a59.PORTBDATAIN
data_b[60] => ram_block3a60.PORTBDATAIN
data_b[61] => ram_block3a61.PORTBDATAIN
data_b[62] => ram_block3a62.PORTBDATAIN
data_b[63] => ram_block3a63.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_a[8] <= ram_block3a8.PORTADATAOUT
q_a[9] <= ram_block3a9.PORTADATAOUT
q_a[10] <= ram_block3a10.PORTADATAOUT
q_a[11] <= ram_block3a11.PORTADATAOUT
q_a[12] <= ram_block3a12.PORTADATAOUT
q_a[13] <= ram_block3a13.PORTADATAOUT
q_a[14] <= ram_block3a14.PORTADATAOUT
q_a[15] <= ram_block3a15.PORTADATAOUT
q_a[16] <= ram_block3a16.PORTADATAOUT
q_a[17] <= ram_block3a17.PORTADATAOUT
q_a[18] <= ram_block3a18.PORTADATAOUT
q_a[19] <= ram_block3a19.PORTADATAOUT
q_a[20] <= ram_block3a20.PORTADATAOUT
q_a[21] <= ram_block3a21.PORTADATAOUT
q_a[22] <= ram_block3a22.PORTADATAOUT
q_a[23] <= ram_block3a23.PORTADATAOUT
q_a[24] <= ram_block3a24.PORTADATAOUT
q_a[25] <= ram_block3a25.PORTADATAOUT
q_a[26] <= ram_block3a26.PORTADATAOUT
q_a[27] <= ram_block3a27.PORTADATAOUT
q_a[28] <= ram_block3a28.PORTADATAOUT
q_a[29] <= ram_block3a29.PORTADATAOUT
q_a[30] <= ram_block3a30.PORTADATAOUT
q_a[31] <= ram_block3a31.PORTADATAOUT
q_a[32] <= ram_block3a32.PORTADATAOUT
q_a[33] <= ram_block3a33.PORTADATAOUT
q_a[34] <= ram_block3a34.PORTADATAOUT
q_a[35] <= ram_block3a35.PORTADATAOUT
q_a[36] <= ram_block3a36.PORTADATAOUT
q_a[37] <= ram_block3a37.PORTADATAOUT
q_a[38] <= ram_block3a38.PORTADATAOUT
q_a[39] <= ram_block3a39.PORTADATAOUT
q_a[40] <= ram_block3a40.PORTADATAOUT
q_a[41] <= ram_block3a41.PORTADATAOUT
q_a[42] <= ram_block3a42.PORTADATAOUT
q_a[43] <= ram_block3a43.PORTADATAOUT
q_a[44] <= ram_block3a44.PORTADATAOUT
q_a[45] <= ram_block3a45.PORTADATAOUT
q_a[46] <= ram_block3a46.PORTADATAOUT
q_a[47] <= ram_block3a47.PORTADATAOUT
q_a[48] <= ram_block3a48.PORTADATAOUT
q_a[49] <= ram_block3a49.PORTADATAOUT
q_a[50] <= ram_block3a50.PORTADATAOUT
q_a[51] <= ram_block3a51.PORTADATAOUT
q_a[52] <= ram_block3a52.PORTADATAOUT
q_a[53] <= ram_block3a53.PORTADATAOUT
q_a[54] <= ram_block3a54.PORTADATAOUT
q_a[55] <= ram_block3a55.PORTADATAOUT
q_a[56] <= ram_block3a56.PORTADATAOUT
q_a[57] <= ram_block3a57.PORTADATAOUT
q_a[58] <= ram_block3a58.PORTADATAOUT
q_a[59] <= ram_block3a59.PORTADATAOUT
q_a[60] <= ram_block3a60.PORTADATAOUT
q_a[61] <= ram_block3a61.PORTADATAOUT
q_a[62] <= ram_block3a62.PORTADATAOUT
q_a[63] <= ram_block3a63.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
q_b[8] <= ram_block3a8.PORTBDATAOUT
q_b[9] <= ram_block3a9.PORTBDATAOUT
q_b[10] <= ram_block3a10.PORTBDATAOUT
q_b[11] <= ram_block3a11.PORTBDATAOUT
q_b[12] <= ram_block3a12.PORTBDATAOUT
q_b[13] <= ram_block3a13.PORTBDATAOUT
q_b[14] <= ram_block3a14.PORTBDATAOUT
q_b[15] <= ram_block3a15.PORTBDATAOUT
q_b[16] <= ram_block3a16.PORTBDATAOUT
q_b[17] <= ram_block3a17.PORTBDATAOUT
q_b[18] <= ram_block3a18.PORTBDATAOUT
q_b[19] <= ram_block3a19.PORTBDATAOUT
q_b[20] <= ram_block3a20.PORTBDATAOUT
q_b[21] <= ram_block3a21.PORTBDATAOUT
q_b[22] <= ram_block3a22.PORTBDATAOUT
q_b[23] <= ram_block3a23.PORTBDATAOUT
q_b[24] <= ram_block3a24.PORTBDATAOUT
q_b[25] <= ram_block3a25.PORTBDATAOUT
q_b[26] <= ram_block3a26.PORTBDATAOUT
q_b[27] <= ram_block3a27.PORTBDATAOUT
q_b[28] <= ram_block3a28.PORTBDATAOUT
q_b[29] <= ram_block3a29.PORTBDATAOUT
q_b[30] <= ram_block3a30.PORTBDATAOUT
q_b[31] <= ram_block3a31.PORTBDATAOUT
q_b[32] <= ram_block3a32.PORTBDATAOUT
q_b[33] <= ram_block3a33.PORTBDATAOUT
q_b[34] <= ram_block3a34.PORTBDATAOUT
q_b[35] <= ram_block3a35.PORTBDATAOUT
q_b[36] <= ram_block3a36.PORTBDATAOUT
q_b[37] <= ram_block3a37.PORTBDATAOUT
q_b[38] <= ram_block3a38.PORTBDATAOUT
q_b[39] <= ram_block3a39.PORTBDATAOUT
q_b[40] <= ram_block3a40.PORTBDATAOUT
q_b[41] <= ram_block3a41.PORTBDATAOUT
q_b[42] <= ram_block3a42.PORTBDATAOUT
q_b[43] <= ram_block3a43.PORTBDATAOUT
q_b[44] <= ram_block3a44.PORTBDATAOUT
q_b[45] <= ram_block3a45.PORTBDATAOUT
q_b[46] <= ram_block3a46.PORTBDATAOUT
q_b[47] <= ram_block3a47.PORTBDATAOUT
q_b[48] <= ram_block3a48.PORTBDATAOUT
q_b[49] <= ram_block3a49.PORTBDATAOUT
q_b[50] <= ram_block3a50.PORTBDATAOUT
q_b[51] <= ram_block3a51.PORTBDATAOUT
q_b[52] <= ram_block3a52.PORTBDATAOUT
q_b[53] <= ram_block3a53.PORTBDATAOUT
q_b[54] <= ram_block3a54.PORTBDATAOUT
q_b[55] <= ram_block3a55.PORTBDATAOUT
q_b[56] <= ram_block3a56.PORTBDATAOUT
q_b[57] <= ram_block3a57.PORTBDATAOUT
q_b[58] <= ram_block3a58.PORTBDATAOUT
q_b[59] <= ram_block3a59.PORTBDATAOUT
q_b[60] <= ram_block3a60.PORTBDATAOUT
q_b[61] <= ram_block3a61.PORTBDATAOUT
q_b[62] <= ram_block3a62.PORTBDATAOUT
q_b[63] <= ram_block3a63.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a8.PORTAWE
wren_a => ram_block3a9.PORTAWE
wren_a => ram_block3a10.PORTAWE
wren_a => ram_block3a11.PORTAWE
wren_a => ram_block3a12.PORTAWE
wren_a => ram_block3a13.PORTAWE
wren_a => ram_block3a14.PORTAWE
wren_a => ram_block3a15.PORTAWE
wren_a => ram_block3a16.PORTAWE
wren_a => ram_block3a17.PORTAWE
wren_a => ram_block3a18.PORTAWE
wren_a => ram_block3a19.PORTAWE
wren_a => ram_block3a20.PORTAWE
wren_a => ram_block3a21.PORTAWE
wren_a => ram_block3a22.PORTAWE
wren_a => ram_block3a23.PORTAWE
wren_a => ram_block3a24.PORTAWE
wren_a => ram_block3a25.PORTAWE
wren_a => ram_block3a26.PORTAWE
wren_a => ram_block3a27.PORTAWE
wren_a => ram_block3a28.PORTAWE
wren_a => ram_block3a29.PORTAWE
wren_a => ram_block3a30.PORTAWE
wren_a => ram_block3a31.PORTAWE
wren_a => ram_block3a32.PORTAWE
wren_a => ram_block3a33.PORTAWE
wren_a => ram_block3a34.PORTAWE
wren_a => ram_block3a35.PORTAWE
wren_a => ram_block3a36.PORTAWE
wren_a => ram_block3a37.PORTAWE
wren_a => ram_block3a38.PORTAWE
wren_a => ram_block3a39.PORTAWE
wren_a => ram_block3a40.PORTAWE
wren_a => ram_block3a41.PORTAWE
wren_a => ram_block3a42.PORTAWE
wren_a => ram_block3a43.PORTAWE
wren_a => ram_block3a44.PORTAWE
wren_a => ram_block3a45.PORTAWE
wren_a => ram_block3a46.PORTAWE
wren_a => ram_block3a47.PORTAWE
wren_a => ram_block3a48.PORTAWE
wren_a => ram_block3a49.PORTAWE
wren_a => ram_block3a50.PORTAWE
wren_a => ram_block3a51.PORTAWE
wren_a => ram_block3a52.PORTAWE
wren_a => ram_block3a53.PORTAWE
wren_a => ram_block3a54.PORTAWE
wren_a => ram_block3a55.PORTAWE
wren_a => ram_block3a56.PORTAWE
wren_a => ram_block3a57.PORTAWE
wren_a => ram_block3a58.PORTAWE
wren_a => ram_block3a59.PORTAWE
wren_a => ram_block3a60.PORTAWE
wren_a => ram_block3a61.PORTAWE
wren_a => ram_block3a62.PORTAWE
wren_a => ram_block3a63.PORTAWE
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE
wren_b => ram_block3a8.PORTBWE
wren_b => ram_block3a9.PORTBWE
wren_b => ram_block3a10.PORTBWE
wren_b => ram_block3a11.PORTBWE
wren_b => ram_block3a12.PORTBWE
wren_b => ram_block3a13.PORTBWE
wren_b => ram_block3a14.PORTBWE
wren_b => ram_block3a15.PORTBWE
wren_b => ram_block3a16.PORTBWE
wren_b => ram_block3a17.PORTBWE
wren_b => ram_block3a18.PORTBWE
wren_b => ram_block3a19.PORTBWE
wren_b => ram_block3a20.PORTBWE
wren_b => ram_block3a21.PORTBWE
wren_b => ram_block3a22.PORTBWE
wren_b => ram_block3a23.PORTBWE
wren_b => ram_block3a24.PORTBWE
wren_b => ram_block3a25.PORTBWE
wren_b => ram_block3a26.PORTBWE
wren_b => ram_block3a27.PORTBWE
wren_b => ram_block3a28.PORTBWE
wren_b => ram_block3a29.PORTBWE
wren_b => ram_block3a30.PORTBWE
wren_b => ram_block3a31.PORTBWE
wren_b => ram_block3a32.PORTBWE
wren_b => ram_block3a33.PORTBWE
wren_b => ram_block3a34.PORTBWE
wren_b => ram_block3a35.PORTBWE
wren_b => ram_block3a36.PORTBWE
wren_b => ram_block3a37.PORTBWE
wren_b => ram_block3a38.PORTBWE
wren_b => ram_block3a39.PORTBWE
wren_b => ram_block3a40.PORTBWE
wren_b => ram_block3a41.PORTBWE
wren_b => ram_block3a42.PORTBWE
wren_b => ram_block3a43.PORTBWE
wren_b => ram_block3a44.PORTBWE
wren_b => ram_block3a45.PORTBWE
wren_b => ram_block3a46.PORTBWE
wren_b => ram_block3a47.PORTBWE
wren_b => ram_block3a48.PORTBWE
wren_b => ram_block3a49.PORTBWE
wren_b => ram_block3a50.PORTBWE
wren_b => ram_block3a51.PORTBWE
wren_b => ram_block3a52.PORTBWE
wren_b => ram_block3a53.PORTBWE
wren_b => ram_block3a54.PORTBWE
wren_b => ram_block3a55.PORTBWE
wren_b => ram_block3a56.PORTBWE
wren_b => ram_block3a57.PORTBWE
wren_b => ram_block3a58.PORTBWE
wren_b => ram_block3a59.PORTBWE
wren_b => ram_block3a60.PORTBWE
wren_b => ram_block3a61.PORTBWE
wren_b => ram_block3a62.PORTBWE
wren_b => ram_block3a63.PORTBWE


|des|ram1:U2|altsyncram:altsyncram_component|altsyncram_qng1:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_write[8] <= ram_rom_data_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_write[9] <= ram_rom_data_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_write[10] <= ram_rom_data_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_write[11] <= ram_rom_data_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_write[12] <= ram_rom_data_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_write[13] <= ram_rom_data_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_write[14] <= ram_rom_data_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_write[15] <= ram_rom_data_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_write[16] <= ram_rom_data_reg[16].DB_MAX_OUTPUT_PORT_TYPE
data_write[17] <= ram_rom_data_reg[17].DB_MAX_OUTPUT_PORT_TYPE
data_write[18] <= ram_rom_data_reg[18].DB_MAX_OUTPUT_PORT_TYPE
data_write[19] <= ram_rom_data_reg[19].DB_MAX_OUTPUT_PORT_TYPE
data_write[20] <= ram_rom_data_reg[20].DB_MAX_OUTPUT_PORT_TYPE
data_write[21] <= ram_rom_data_reg[21].DB_MAX_OUTPUT_PORT_TYPE
data_write[22] <= ram_rom_data_reg[22].DB_MAX_OUTPUT_PORT_TYPE
data_write[23] <= ram_rom_data_reg[23].DB_MAX_OUTPUT_PORT_TYPE
data_write[24] <= ram_rom_data_reg[24].DB_MAX_OUTPUT_PORT_TYPE
data_write[25] <= ram_rom_data_reg[25].DB_MAX_OUTPUT_PORT_TYPE
data_write[26] <= ram_rom_data_reg[26].DB_MAX_OUTPUT_PORT_TYPE
data_write[27] <= ram_rom_data_reg[27].DB_MAX_OUTPUT_PORT_TYPE
data_write[28] <= ram_rom_data_reg[28].DB_MAX_OUTPUT_PORT_TYPE
data_write[29] <= ram_rom_data_reg[29].DB_MAX_OUTPUT_PORT_TYPE
data_write[30] <= ram_rom_data_reg[30].DB_MAX_OUTPUT_PORT_TYPE
data_write[31] <= ram_rom_data_reg[31].DB_MAX_OUTPUT_PORT_TYPE
data_write[32] <= ram_rom_data_reg[32].DB_MAX_OUTPUT_PORT_TYPE
data_write[33] <= ram_rom_data_reg[33].DB_MAX_OUTPUT_PORT_TYPE
data_write[34] <= ram_rom_data_reg[34].DB_MAX_OUTPUT_PORT_TYPE
data_write[35] <= ram_rom_data_reg[35].DB_MAX_OUTPUT_PORT_TYPE
data_write[36] <= ram_rom_data_reg[36].DB_MAX_OUTPUT_PORT_TYPE
data_write[37] <= ram_rom_data_reg[37].DB_MAX_OUTPUT_PORT_TYPE
data_write[38] <= ram_rom_data_reg[38].DB_MAX_OUTPUT_PORT_TYPE
data_write[39] <= ram_rom_data_reg[39].DB_MAX_OUTPUT_PORT_TYPE
data_write[40] <= ram_rom_data_reg[40].DB_MAX_OUTPUT_PORT_TYPE
data_write[41] <= ram_rom_data_reg[41].DB_MAX_OUTPUT_PORT_TYPE
data_write[42] <= ram_rom_data_reg[42].DB_MAX_OUTPUT_PORT_TYPE
data_write[43] <= ram_rom_data_reg[43].DB_MAX_OUTPUT_PORT_TYPE
data_write[44] <= ram_rom_data_reg[44].DB_MAX_OUTPUT_PORT_TYPE
data_write[45] <= ram_rom_data_reg[45].DB_MAX_OUTPUT_PORT_TYPE
data_write[46] <= ram_rom_data_reg[46].DB_MAX_OUTPUT_PORT_TYPE
data_write[47] <= ram_rom_data_reg[47].DB_MAX_OUTPUT_PORT_TYPE
data_write[48] <= ram_rom_data_reg[48].DB_MAX_OUTPUT_PORT_TYPE
data_write[49] <= ram_rom_data_reg[49].DB_MAX_OUTPUT_PORT_TYPE
data_write[50] <= ram_rom_data_reg[50].DB_MAX_OUTPUT_PORT_TYPE
data_write[51] <= ram_rom_data_reg[51].DB_MAX_OUTPUT_PORT_TYPE
data_write[52] <= ram_rom_data_reg[52].DB_MAX_OUTPUT_PORT_TYPE
data_write[53] <= ram_rom_data_reg[53].DB_MAX_OUTPUT_PORT_TYPE
data_write[54] <= ram_rom_data_reg[54].DB_MAX_OUTPUT_PORT_TYPE
data_write[55] <= ram_rom_data_reg[55].DB_MAX_OUTPUT_PORT_TYPE
data_write[56] <= ram_rom_data_reg[56].DB_MAX_OUTPUT_PORT_TYPE
data_write[57] <= ram_rom_data_reg[57].DB_MAX_OUTPUT_PORT_TYPE
data_write[58] <= ram_rom_data_reg[58].DB_MAX_OUTPUT_PORT_TYPE
data_write[59] <= ram_rom_data_reg[59].DB_MAX_OUTPUT_PORT_TYPE
data_write[60] <= ram_rom_data_reg[60].DB_MAX_OUTPUT_PORT_TYPE
data_write[61] <= ram_rom_data_reg[61].DB_MAX_OUTPUT_PORT_TYPE
data_write[62] <= ram_rom_data_reg[62].DB_MAX_OUTPUT_PORT_TYPE
data_write[63] <= ram_rom_data_reg[63].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
data_read[8] => ram_rom_data_reg.DATAB
data_read[9] => ram_rom_data_reg.DATAB
data_read[10] => ram_rom_data_reg.DATAB
data_read[11] => ram_rom_data_reg.DATAB
data_read[12] => ram_rom_data_reg.DATAB
data_read[13] => ram_rom_data_reg.DATAB
data_read[14] => ram_rom_data_reg.DATAB
data_read[15] => ram_rom_data_reg.DATAB
data_read[16] => ram_rom_data_reg.DATAB
data_read[17] => ram_rom_data_reg.DATAB
data_read[18] => ram_rom_data_reg.DATAB
data_read[19] => ram_rom_data_reg.DATAB
data_read[20] => ram_rom_data_reg.DATAB
data_read[21] => ram_rom_data_reg.DATAB
data_read[22] => ram_rom_data_reg.DATAB
data_read[23] => ram_rom_data_reg.DATAB
data_read[24] => ram_rom_data_reg.DATAB
data_read[25] => ram_rom_data_reg.DATAB
data_read[26] => ram_rom_data_reg.DATAB
data_read[27] => ram_rom_data_reg.DATAB
data_read[28] => ram_rom_data_reg.DATAB
data_read[29] => ram_rom_data_reg.DATAB
data_read[30] => ram_rom_data_reg.DATAB
data_read[31] => ram_rom_data_reg.DATAB
data_read[32] => ram_rom_data_reg.DATAB
data_read[33] => ram_rom_data_reg.DATAB
data_read[34] => ram_rom_data_reg.DATAB
data_read[35] => ram_rom_data_reg.DATAB
data_read[36] => ram_rom_data_reg.DATAB
data_read[37] => ram_rom_data_reg.DATAB
data_read[38] => ram_rom_data_reg.DATAB
data_read[39] => ram_rom_data_reg.DATAB
data_read[40] => ram_rom_data_reg.DATAB
data_read[41] => ram_rom_data_reg.DATAB
data_read[42] => ram_rom_data_reg.DATAB
data_read[43] => ram_rom_data_reg.DATAB
data_read[44] => ram_rom_data_reg.DATAB
data_read[45] => ram_rom_data_reg.DATAB
data_read[46] => ram_rom_data_reg.DATAB
data_read[47] => ram_rom_data_reg.DATAB
data_read[48] => ram_rom_data_reg.DATAB
data_read[49] => ram_rom_data_reg.DATAB
data_read[50] => ram_rom_data_reg.DATAB
data_read[51] => ram_rom_data_reg.DATAB
data_read[52] => ram_rom_data_reg.DATAB
data_read[53] => ram_rom_data_reg.DATAB
data_read[54] => ram_rom_data_reg.DATAB
data_read[55] => ram_rom_data_reg.DATAB
data_read[56] => ram_rom_data_reg.DATAB
data_read[57] => ram_rom_data_reg.DATAB
data_read[58] => ram_rom_data_reg.DATAB
data_read[59] => ram_rom_data_reg.DATAB
data_read[60] => ram_rom_data_reg.DATAB
data_read[61] => ram_rom_data_reg.DATAB
data_read[62] => ram_rom_data_reg.DATAB
data_read[63] => ram_rom_data_reg.DATAB
adapter_ready => ~NO_FANOUT~
adapter_valid => ~NO_FANOUT~
adapter_queue_size[0] => ~NO_FANOUT~
adapter_queue_size[1] => ~NO_FANOUT~
adapter_queue_size[2] => ~NO_FANOUT~
adapter_queue_size[3] => ~NO_FANOUT~
adapter_queue_size[4] => ~NO_FANOUT~
adapter_reset <= <GND>
sld_ready <= <GND>
sld_valid <= <GND>
clr_out <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_clr
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[7]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[7]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|des|ram1:U2|altsyncram:altsyncram_component|altsyncram_qng1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
vir_tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.vir_tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[7]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[7]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_vir_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_vir_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_ir_in[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[3]
adapted_ir_in[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[4]
adapted_ir_in[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[5]
adapted_ir_in[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[6]
adapted_ir_in[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[7]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]
adapted_ir_out[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[3]
adapted_ir_out[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[4]
adapted_ir_out[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[5]
adapted_ir_out[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[6]
adapted_ir_out[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[7]


|des|ram1:U2|altsyncram:altsyncram_component|altsyncram_qng1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
vir_tdi => adapted_vir_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
ir_in[5] => adapted_ir_in[5].DATAIN
ir_in[6] => adapted_ir_in[6].DATAIN
ir_in[7] => adapted_ir_in[7].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
ir_out[5] <= adapted_ir_out[5].DB_MAX_OUTPUT_PORT_TYPE
ir_out[6] <= adapted_ir_out[6].DB_MAX_OUTPUT_PORT_TYPE
ir_out[7] <= adapted_ir_out[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_vir_tdi <= vir_tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[5] <= ir_in[5].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[6] <= ir_in[6].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[7] <= ir_in[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN
adapted_ir_out[5] => ir_out[5].DATAIN
adapted_ir_out[6] => ir_out[6].DATAIN
adapted_ir_out[7] => ir_out[7].DATAIN


|des|ram1:U2|altsyncram:altsyncram_component|altsyncram_qng1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
ROM_DATA[80] => Mux3.IN51
ROM_DATA[81] => Mux2.IN51
ROM_DATA[82] => Mux1.IN51
ROM_DATA[83] => Mux0.IN51
ROM_DATA[84] => Mux3.IN47
ROM_DATA[85] => Mux2.IN47
ROM_DATA[86] => Mux1.IN47
ROM_DATA[87] => Mux0.IN47
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


