Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Jan 13 04:43:23 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf10_fmaps/post_route_timing.rpt
| Design       : td_fused_top_td_fused_tdf10_fmaps
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
tptr_reg[0]/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/ram_reg_5/ADDRBWRADDR[4]
                                                              3.595         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/ram_reg_7/ADDRBWRADDR[3]
                                                              3.595         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/ram_reg_5/ADDRBWRADDR[13]
                                                              3.621         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/ram_reg_6/ADDRARDADDR[8]
                                                              3.654         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/ram_reg_4/ADDRBWRADDR[4]
                                                              3.875         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/ram_reg_5/ADDRBWRADDR[7]
                                                              3.898         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/ram_reg_4/ADDRBWRADDR[13]
                                                              3.901         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/ram_reg_6/ADDRBWRADDR[13]
                                                              3.901         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/ram_reg_5/ADDRBWRADDR[14]
                                                              3.950         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/ram_reg_5/ADDRARDADDR[8]
                                                              3.954         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/ram_reg_7/ADDRARDADDR[7]
                                                              3.954         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/ram_reg_5/ADDRBWRADDR[3]
                                                              3.967         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/ram_reg_5/ADDRARDADDR[11]
                                                              4.021         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/ram_reg_5/ADDRARDADDR[13]
                                                              4.109         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/ram_reg_6/ADDRBWRADDR[4]
                                                              4.123         
empty_n_reg/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/ram_reg_5/ADDRBWRADDR[8]
                                                              4.124         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/ram_reg_5/ADDRARDADDR[5]
                                                              4.136         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/ram_reg_5/ADDRBWRADDR[6]
                                                              4.141         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/ram_reg_5/ADDRBWRADDR[11]
                                                              4.164         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/ram_reg_5/ADDRARDADDR[12]
                                                              4.178         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/ram_reg_7/ADDRARDADDR[11]
                                                              4.178         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/ram_reg_4/ADDRBWRADDR[7]
                                                              4.178         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/ram_reg_6/ADDRBWRADDR[7]
                                                              4.178         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/ram_reg_5/ADDRARDADDR[10]
                                                              4.180         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/ram_reg_7/ADDRBWRADDR[12]
                                                              4.181         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/ram_reg_6/ADDRARDADDR[4]
                                                              4.200         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/ram_reg_5/ADDRARDADDR[6]
                                                              4.212         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/ram_reg_4/ADDRBWRADDR[14]
                                                              4.230         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/ram_reg_6/ADDRBWRADDR[14]
                                                              4.230         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/ram_reg_4/ADDRARDADDR[8]
                                                              4.234         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/ram_reg_4/ADDRBWRADDR[3]
                                                              4.247         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/ram_reg_6/ADDRBWRADDR[3]
                                                              4.247         
empty_n_reg/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/ram_reg_5/ADDRARDADDR[14]
                                                              4.255         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/ram_reg_6/ADDRBWRADDR[12]
                                                              4.265         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/ram_reg_5/ADDRARDADDR[3]
                                                              4.268         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/ram_reg_5/ADDRARDADDR[7]
                                                              4.277         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/ram_reg_4/ADDRARDADDR[11]
                                                              4.301         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/ram_reg_6/ADDRARDADDR[11]
                                                              4.301         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/ram_reg_6/ADDRBWRADDR[5]
                                                              4.317         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/ram_reg_0/ADDRBWRADDR[7]
                                                              4.364         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/ram_reg_5/ADDRBWRADDR[10]
                                                              4.366         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/ram_reg_4/ADDRARDADDR[13]
                                                              4.389         
empty_n_reg/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/ram_reg_4/ADDRBWRADDR[8]
                                                              4.404         
empty_n_reg/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/ram_reg_6/ADDRBWRADDR[8]
                                                              4.404         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/ram_reg_4/ADDRARDADDR[5]
                                                              4.416         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/ram_reg_4/ADDRBWRADDR[6]
                                                              4.421         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/ram_reg_6/ADDRBWRADDR[6]
                                                              4.421         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/ram_reg_4/ADDRBWRADDR[11]
                                                              4.444         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/ram_reg_6/ADDRBWRADDR[11]
                                                              4.444         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/ram_reg_4/ADDRARDADDR[12]
                                                              4.458         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/ram_reg_7/ADDRBWRADDR[6]
                                                              4.458         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/ram_reg_4/ADDRARDADDR[10]
                                                              4.460         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/ram_reg_6/ADDRARDADDR[10]
                                                              4.460         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/ram_reg_0/ADDRBWRADDR[14]
                                                              4.480         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/ram_reg_5/ADDRARDADDR[4]
                                                              4.480         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/ram_reg_7/ADDRARDADDR[3]
                                                              4.480         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/ram_reg_7/ADDRARDADDR[12]
                                                              4.486         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/ram_reg_4/ADDRARDADDR[6]
                                                              4.492         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/ram_reg_0/ADDRARDADDR[8]
                                                              4.499         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/ram_reg_7/ADDRBWRADDR[13]
                                                              4.510         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/ram_reg_7/ADDRBWRADDR[2]
                                                              4.527         
empty_n_reg/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/ram_reg_4/ADDRARDADDR[14]
                                                              4.535         
empty_n_reg/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/ram_reg_6/ADDRARDADDR[14]
                                                              4.535         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/ram_reg_5/ADDRBWRADDR[12]
                                                              4.545         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/ram_reg_7/ADDRBWRADDR[11]
                                                              4.545         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/ram_reg_4/ADDRARDADDR[3]
                                                              4.548         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/ram_reg_6/ADDRARDADDR[3]
                                                              4.548         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/ram_reg_1/ADDRARDADDR[3]
                                                              4.555         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/ram_reg_4/ADDRARDADDR[7]
                                                              4.557         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/ram_reg_6/ADDRARDADDR[7]
                                                              4.557         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/ram_reg_7/ADDRARDADDR[10]
                                                              4.581         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/ram_reg_7/ADDRARDADDR[5]
                                                              4.583         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/ram_reg_5/ADDRBWRADDR[5]
                                                              4.597         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/ram_reg_7/ADDRBWRADDR[4]
                                                              4.597         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/ram_reg_0/ADDRBWRADDR[6]
                                                              4.606         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/ram_reg_5/ADDRARDADDR[9]
                                                              4.627         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/ram_reg_7/ADDRARDADDR[8]
                                                              4.627         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/ram_reg_2/ADDRBWRADDR[13]
                                                              4.628         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/ram_reg_6/DIADI[6]
                                                              4.632         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/ram_reg_2/ADDRBWRADDR[7]
                                                              4.632         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/ram_reg_3/ADDRBWRADDR[7]
                                                              4.632         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/ram_reg_5/ADDRBWRADDR[9]
                                                              4.643         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/ram_reg_6/ADDRARDADDR[9]
                                                              4.645         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/ram_reg_4/ADDRBWRADDR[10]
                                                              4.646         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/ram_reg_6/ADDRBWRADDR[10]
                                                              4.646         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/ram_reg_2/ADDRARDADDR[5]
                                                              4.665         
empty_n_reg/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/ram_reg_7/ADDRBWRADDR[7]
                                                              4.684         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/ram_reg_5/ENARDEN
                                                              4.689         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/ram_reg_7/ADDRARDADDR[4]
                                                              4.696         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/ram_reg_6/DIADI[0]
                                                              4.698         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/ram_reg_0/ADDRARDADDR[11]
                                                              4.699         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/ram_reg_7/ADDRBWRADDR[5]
                                                              4.701         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/ram_reg_1/ADDRARDADDR[7]
                                                              4.711         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/ram_reg_6/ENARDEN
                                                              4.722         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/ram_reg_7/ADDRBWRADDR[10]
                                                              4.724         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/ram_reg_0/ADDRARDADDR[7]
                                                              4.725         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/ram_reg_3/ADDRBWRADDR[12]
                                                              4.726         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/ram_reg_0/ADDRARDADDR[5]
                                                              4.727         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/ram_reg_1/ADDRBWRADDR[13]
                                                              4.735         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/ram_reg_6/DIADI[4]
                                                              4.736         



