$date
	Sun Oct 23 04:28:48 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#912028
b10001 !
1"
#912030
b10001 &
b10001 %
1$
#912031
0"
#912034
b110100 &
b110100 %
#912038
b11010 &
b11010 %
#912042
b1101 &
b1101 %
#912046
b101000 &
b101000 %
#912050
b10100 &
b10100 %
#912054
b1010 &
b1010 %
#912058
b101 &
b101 %
#912062
b10000 &
b10000 %
#912066
b1000 &
b1000 %
#912070
b100 &
b100 %
#912074
b10 &
b10 %
#912078
b1 &
1#
b1 %
#912082
b0 &
b0 %
0#
0$
#1944402
b1100 &
b1100 %
1$
b1100 !
1"
#1944403
0"
#1944406
b110 &
b110 %
#1944410
b11 &
b11 %
#1944414
b1010 &
b1010 %
#1944418
b101 &
b101 %
#1944422
b10000 &
b10000 %
#1944426
b1000 &
b1000 %
#1944430
b100 &
b100 %
#1944434
b10 &
b10 %
#1944438
b1 &
1#
b1 %
#1944442
b0 &
b0 %
0#
0$
#2892001
b1 !
1"
#2892002
b1 &
b1 %
1$
#2892003
0"
#2892006
1#
#2892010
b0 &
b0 %
0#
0$
#4500012
