[
    {
        "publicationNumber": "3876",
        "doi": "10.1109/IVC.1995.512503",
        "publicationYear": "1995",
        "publicationDate": "27-29 March 1995",
        "articleNumber": "512503",
        "articleTitle": "Practical code coverage for Verilog",
        "volume": null,
        "issue": null,
        "startPage": "99",
        "endPage": "104",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings. 1995 IEEE International Verilog HDL Conference",
        "authors": [
            {
                "id": 37087785973,
                "preferredName": "Tsu-Hua Wang",
                "firstName": null,
                "lastName": "Tsu-Hua Wang"
            },
            {
                "id": 37087783469,
                "preferredName": "Chong Guan Tan",
                "firstName": null,
                "lastName": "Chong Guan Tan"
            }
        ]
    },
    {
        "publicationNumber": "3876",
        "doi": "10.1109/IVC.1995.512462",
        "publicationYear": "1995",
        "publicationDate": "27-29 March 1995",
        "articleNumber": "512462",
        "articleTitle": "Cycle simulation techniques",
        "volume": null,
        "issue": null,
        "startPage": "2",
        "endPage": "8",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings. 1995 IEEE International Verilog HDL Conference",
        "authors": [
            {
                "id": 37348651200,
                "preferredName": "S. Palnitkar",
                "firstName": "S.",
                "lastName": "Palnitkar"
            },
            {
                "id": 38016832400,
                "preferredName": "D. Parham",
                "firstName": "D.",
                "lastName": "Parham"
            }
        ]
    },
    {
        "publicationNumber": "3876",
        "doi": "10.1109/IVC.1995.512506",
        "publicationYear": "1995",
        "publicationDate": "27-29 March 1995",
        "articleNumber": "512506",
        "articleTitle": "A comprehensive pre-RTL IC design methodology",
        "volume": null,
        "issue": null,
        "startPage": "119",
        "endPage": "126",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings. 1995 IEEE International Verilog HDL Conference",
        "authors": [
            {
                "id": 37087784480,
                "preferredName": "P.P. Jain",
                "firstName": "P.P.",
                "lastName": "Jain"
            }
        ]
    },
    {
        "publicationNumber": "3876",
        "doi": "10.1109/IVC.1995.512464",
        "publicationYear": "1995",
        "publicationDate": "27-29 March 1995",
        "articleNumber": "512464",
        "articleTitle": "Behavior to structure: using Verilog and in-circuit emulation to teach how an algorithm becomes hardware",
        "volume": null,
        "issue": null,
        "startPage": "19",
        "endPage": "28",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings. 1995 IEEE International Verilog HDL Conference",
        "authors": [
            {
                "id": 37270660600,
                "preferredName": "M.G. Arnold",
                "firstName": "M.G.",
                "lastName": "Arnold"
            },
            {
                "id": 37268110000,
                "preferredName": "T.A. Bailey",
                "firstName": "T.A.",
                "lastName": "Bailey"
            },
            {
                "id": 37357822700,
                "preferredName": "J.R. Cowles",
                "firstName": "J.R.",
                "lastName": "Cowles"
            },
            {
                "id": 37349027800,
                "preferredName": "J.J. Cupal",
                "firstName": "J.J.",
                "lastName": "Cupal"
            },
            {
                "id": 37349018000,
                "preferredName": "F.N. Engineer",
                "firstName": "F.N.",
                "lastName": "Engineer"
            }
        ]
    },
    {
        "publicationNumber": "3876",
        "doi": "10.1109/IVC.1995.512467",
        "publicationYear": "1995",
        "publicationDate": "27-29 March 1995",
        "articleNumber": "512467",
        "articleTitle": "Measuring HDL-based design productivity: an experimental comparison",
        "volume": null,
        "issue": null,
        "startPage": "44",
        "endPage": "48",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings. 1995 IEEE International Verilog HDL Conference",
        "authors": [
            {
                "id": 37343857400,
                "preferredName": "M. Joshi",
                "firstName": "M.",
                "lastName": "Joshi"
            },
            {
                "id": 37088105246,
                "preferredName": "H. Kim",
                "firstName": "H.",
                "lastName": "Kim"
            },
            {
                "id": 37350376000,
                "preferredName": "H. Kobayashi",
                "firstName": "H.",
                "lastName": "Kobayashi"
            }
        ]
    },
    {
        "publicationNumber": "3876",
        "doi": "10.1109/IVC.1995.512504",
        "publicationYear": "1995",
        "publicationDate": "27-29 March 1995",
        "articleNumber": "512504",
        "articleTitle": "Writing style for architectural synthesis",
        "volume": null,
        "issue": null,
        "startPage": "106",
        "endPage": "113",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings. 1995 IEEE International Verilog HDL Conference",
        "authors": [
            {
                "id": 37290684600,
                "preferredName": "D.R. Smith",
                "firstName": "D.R.",
                "lastName": "Smith"
            }
        ]
    },
    {
        "publicationNumber": "3876",
        "doi": "10.1109/IVC.1995.512507",
        "publicationYear": "1995",
        "publicationDate": "27-29 March 1995",
        "articleNumber": "512507",
        "articleTitle": "Incrementally recompiling Verilog",
        "volume": null,
        "issue": null,
        "startPage": "128",
        "endPage": "133",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings. 1995 IEEE International Verilog HDL Conference",
        "authors": [
            {
                "id": 37087783469,
                "preferredName": "Chong Guan Tan",
                "firstName": null,
                "lastName": "Chong Guan Tan"
            }
        ]
    },
    {
        "publicationNumber": "3876",
        "doi": "10.1109/IVC.1995.512468",
        "publicationYear": "1995",
        "publicationDate": "27-29 March 1995",
        "articleNumber": "512468",
        "articleTitle": "Standardizing delay calculation in Verilog",
        "volume": null,
        "issue": null,
        "startPage": "49",
        "endPage": "55",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings. 1995 IEEE International Verilog HDL Conference",
        "authors": [
            {
                "id": 37349144700,
                "preferredName": "K. Siomalas",
                "firstName": "K.",
                "lastName": "Siomalas"
            }
        ]
    },
    {
        "publicationNumber": "3876",
        "doi": "10.1109/IVC.1995.512501",
        "publicationYear": "1995",
        "publicationDate": "27-29 March 1995",
        "articleNumber": "512501",
        "articleTitle": "Observing your Verilog-XL simulation from 30,000 feet: using high level views of simulations to improve debug productivity",
        "volume": null,
        "issue": null,
        "startPage": "84",
        "endPage": "89",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings. 1995 IEEE International Verilog HDL Conference",
        "authors": [
            {
                "id": 37346802100,
                "preferredName": "D. Kelf",
                "firstName": "D.",
                "lastName": "Kelf"
            }
        ]
    },
    {
        "publicationNumber": "3876",
        "doi": "10.1109/IVC.1995.512505",
        "publicationYear": "1995",
        "publicationDate": "27-29 March 1995",
        "articleNumber": "512505",
        "articleTitle": "A virtual memory management scheme for simulation environment",
        "volume": null,
        "issue": null,
        "startPage": "114",
        "endPage": "118",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings. 1995 IEEE International Verilog HDL Conference",
        "authors": [
            {
                "id": 37087785463,
                "preferredName": "S. Mittra",
                "firstName": "S.",
                "lastName": "Mittra"
            }
        ]
    },
    {
        "publicationNumber": "3876",
        "doi": "10.1109/IVC.1995.512466",
        "publicationYear": "1995",
        "publicationDate": "27-29 March 1995",
        "articleNumber": "512466",
        "articleTitle": "Alis: a light-weight logic synthesis for digital signal processing of audio visual",
        "volume": null,
        "issue": null,
        "startPage": "40",
        "endPage": "43",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings. 1995 IEEE International Verilog HDL Conference",
        "authors": [
            {
                "id": 37086972316,
                "preferredName": "T. Yatani",
                "firstName": "T.",
                "lastName": "Yatani"
            },
            {
                "id": 37336523700,
                "preferredName": "K. Sato",
                "firstName": "K.",
                "lastName": "Sato"
            },
            {
                "id": 37348544200,
                "preferredName": "M. Niizato",
                "firstName": "M.",
                "lastName": "Niizato"
            }
        ]
    },
    {
        "publicationNumber": "3876",
        "doi": "10.1109/IVC.1995.512470",
        "publicationYear": "1995",
        "publicationDate": "27-29 March 1995",
        "articleNumber": "512470",
        "articleTitle": "Design and validation with HDL Verilog of a complex input/output processor for an ATM switch: the CMC",
        "volume": null,
        "issue": null,
        "startPage": "67",
        "endPage": "72",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings. 1995 IEEE International Verilog HDL Conference",
        "authors": [
            {
                "id": 37342718000,
                "preferredName": "J.C. Diaz",
                "firstName": "J.C.",
                "lastName": "Diaz"
            },
            {
                "id": 37348736700,
                "preferredName": "P. Plaza",
                "firstName": "P.",
                "lastName": "Plaza"
            },
            {
                "id": 37348737400,
                "preferredName": "L.A. Merayo",
                "firstName": "L.A.",
                "lastName": "Merayo"
            },
            {
                "id": 37088106140,
                "preferredName": "P. Scarfone",
                "firstName": "P.",
                "lastName": "Scarfone"
            },
            {
                "id": 37327621700,
                "preferredName": "M. Zamboni",
                "firstName": "M.",
                "lastName": "Zamboni"
            }
        ]
    },
    {
        "publicationNumber": "3876",
        "doi": "10.1109/IVC.1995.512463",
        "publicationYear": "1995",
        "publicationDate": "27-29 March 1995",
        "articleNumber": "512463",
        "articleTitle": "An integrated environment for HDL verification",
        "volume": null,
        "issue": null,
        "startPage": "9",
        "endPage": "18",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings. 1995 IEEE International Verilog HDL Conference",
        "authors": [
            {
                "id": 37349330900,
                "preferredName": "G. York",
                "firstName": "G.",
                "lastName": "York"
            },
            {
                "id": 38275805400,
                "preferredName": "R. Mueller-Thuns",
                "firstName": "R.",
                "lastName": "Mueller-Thuns"
            },
            {
                "id": 37086973019,
                "preferredName": "J. Patel",
                "firstName": "J.",
                "lastName": "Patel"
            },
            {
                "id": 37355958300,
                "preferredName": "D. Beatty",
                "firstName": "D.",
                "lastName": "Beatty"
            }
        ]
    },
    {
        "publicationNumber": "3876",
        "doi": "10.1109/IVC.1995.512465",
        "publicationYear": "1995",
        "publicationDate": "27-29 March 1995",
        "articleNumber": "512465",
        "articleTitle": "Compiling Verilog into timed finite state machines",
        "volume": null,
        "issue": null,
        "startPage": "32",
        "endPage": "39",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings. 1995 IEEE International Verilog HDL Conference",
        "authors": [
            {
                "id": 37087775821,
                "preferredName": "Szu-Tsung Cheng",
                "firstName": null,
                "lastName": "Szu-Tsung Cheng"
            },
            {
                "id": 37275814500,
                "preferredName": "R.K. Brayton",
                "firstName": "R.K.",
                "lastName": "Brayton"
            },
            {
                "id": 37349330900,
                "preferredName": "G. York",
                "firstName": "G.",
                "lastName": "York"
            },
            {
                "id": 37281788900,
                "preferredName": "K. Yelick",
                "firstName": "K.",
                "lastName": "Yelick"
            },
            {
                "id": 37345080700,
                "preferredName": "A. Saldanha",
                "firstName": "A.",
                "lastName": "Saldanha"
            }
        ]
    },
    {
        "publicationNumber": "3876",
        "doi": "10.1109/IVC.1995.512502",
        "publicationYear": "1995",
        "publicationDate": "27-29 March 1995",
        "articleNumber": "512502",
        "articleTitle": "A Verilog preprocessor for representing datapath components",
        "volume": null,
        "issue": null,
        "startPage": "90",
        "endPage": "98",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings. 1995 IEEE International Verilog HDL Conference",
        "authors": [
            {
                "id": 37089107253,
                "preferredName": "B.T. Davis",
                "firstName": "B.T.",
                "lastName": "Davis"
            },
            {
                "id": 37267150400,
                "preferredName": "T. Mudge",
                "firstName": "T.",
                "lastName": "Mudge"
            }
        ]
    },
    {
        "publicationNumber": "3876",
        "doi": "10.1109/IVC.1995.512469",
        "publicationYear": "1995",
        "publicationDate": "27-29 March 1995",
        "articleNumber": "512469",
        "articleTitle": "Verilog modeling and simulation of a communication coprocessor for multicomputers",
        "volume": null,
        "issue": null,
        "startPage": "58",
        "endPage": "66",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings. 1995 IEEE International Verilog HDL Conference",
        "authors": [
            {
                "id": 37088238959,
                "preferredName": "A. Shyamprakash",
                "firstName": "A.",
                "lastName": "Shyamprakash"
            },
            {
                "id": 37294039700,
                "preferredName": "C.P. Ravikumar",
                "firstName": "C.P.",
                "lastName": "Ravikumar"
            }
        ]
    },
    {
        "publicationNumber": "3876",
        "doi": "10.1109/IVC.1995.512471",
        "publicationYear": "1995",
        "publicationDate": "27-29 March 1995",
        "articleNumber": "512471",
        "articleTitle": "Verilog-based performance evaluation of a multiprocessor system",
        "volume": null,
        "issue": null,
        "startPage": "73",
        "endPage": "81",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings. 1995 IEEE International Verilog HDL Conference",
        "authors": [
            {
                "id": 37349196500,
                "preferredName": "C.D. Anyanwu",
                "firstName": "C.D.",
                "lastName": "Anyanwu"
            },
            {
                "id": 37344411900,
                "preferredName": "I.P. Jalowiecki",
                "firstName": "I.P.",
                "lastName": "Jalowiecki"
            }
        ]
    },
    {
        "publicationNumber": "3876",
        "doi": "10.1109/IVC.1995.512508",
        "publicationYear": "1995",
        "publicationDate": "27-29 March 1995",
        "articleNumber": "512508",
        "articleTitle": "Author index",
        "volume": null,
        "issue": null,
        "startPage": "135",
        "endPage": null,
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings. 1995 IEEE International Verilog HDL Conference",
        "authors": []
    },
    {
        "publicationNumber": "3876",
        "doi": "10.1109/IVC.1995.512461",
        "publicationYear": "1995",
        "publicationDate": "27-29 March 1995",
        "articleNumber": "512461",
        "articleTitle": "Proceedings. 1995 IEEE International Verilog HDL Conference",
        "volume": null,
        "issue": null,
        "startPage": "iii",
        "endPage": null,
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings. 1995 IEEE International Verilog HDL Conference",
        "authors": []
    }
]