Reading OpenROAD database at '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-12-02_22-06-40/41-openroad-repairantennas/1-diodeinsertion/tiny_tonegen.odb'…
Reading library file at '/foss/pdks/gf180mcuD/libs.ref/gf180mcu_fd_sc_mcu7t5v0/lib/gf180mcu_fd_sc_mcu7t5v0__tt_025C_5v00.lib'…
Reading design constraints file at '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/impl.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 4
[INFO] Setting input delay to: 4
[INFO] Setting load to: 0.07291
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.
[INFO ORD-0030] Using 16 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer Via1
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer Via1
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer Via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer Via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer Via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer Via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer Via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer Via4

Units:                2000
Number of layers:     11
Number of macros:     229
Number of vias:       59
Number of viarulegen: 16

[INFO DRT-0150] Reading design.

Design:                   tiny_tonegen
Die area:                 ( 0 0 ) ( 400000 280000 )
Number of track patterns: 10
Number of DEF vias:       0
Number of components:     675
Number of terminals:      15
Number of snets:          2
Number of nets:           461

[INFO DRT-0167] List of default vias:
  Layer Via2
    default via: Via2_VH
  Layer Via3
    default via: Via3_HV
  Layer Via4
    default via: Via4_VH
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 127.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete Poly2.
[INFO DRT-0024]   Complete CON.
[INFO DRT-0024]   Complete Metal1.
[INFO DRT-0024]   Complete Via1.
[INFO DRT-0024]   Complete Metal2.
[INFO DRT-0024]   Complete Via2.
[INFO DRT-0024]   Complete Metal3.
[INFO DRT-0024]   Complete Via3.
[INFO DRT-0024]   Complete Metal4.
[INFO DRT-0024]   Complete Via4.
[INFO DRT-0024]   Complete Metal5.
[INFO DRT-0033] Poly2 shape region query size = 0.
[INFO DRT-0033] CON shape region query size = 0.
[INFO DRT-0033] Metal1 shape region query size = 12009.
[INFO DRT-0033] Via1 shape region query size = 510.
[INFO DRT-0033] Metal2 shape region query size = 340.
[INFO DRT-0033] Via2 shape region query size = 510.
[INFO DRT-0033] Metal3 shape region query size = 353.
[INFO DRT-0033] Via3 shape region query size = 510.
[INFO DRT-0033] Metal4 shape region query size = 190.
[INFO DRT-0033] Via4 shape region query size = 0.
[INFO DRT-0033] Metal5 shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 419 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0081]   Complete 121 unique inst patterns.
[INFO DRT-0084]   Complete 290 groups.
#scanned instances     = 675
#unique  instances     = 127
#stdCellGenAp          = 2128
#stdCellValidPlanarAp  = 0
#stdCellValidViaAp     = 1891
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 1481
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:00, memory = 144.30 (MB), peak = 144.30 (MB)

[INFO DRT-0157] Number of guides:     3265

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 23 STEP 16800 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 16 STEP 16800 ;
[INFO DRT-0028]   Complete Poly2.
[INFO DRT-0028]   Complete CON.
[INFO DRT-0028]   Complete Metal1.
[INFO DRT-0028]   Complete Via1.
[INFO DRT-0028]   Complete Metal2.
[INFO DRT-0028]   Complete Via2.
[INFO DRT-0028]   Complete Metal3.
[INFO DRT-0028]   Complete Via3.
[INFO DRT-0028]   Complete Metal4.
[INFO DRT-0028]   Complete Via4.
[INFO DRT-0028]   Complete Metal5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete Poly2 (guide).
[INFO DRT-0035]   Complete CON (guide).
[INFO DRT-0035]   Complete Metal1 (guide).
[INFO DRT-0035]   Complete Via1 (guide).
[INFO DRT-0035]   Complete Metal2 (guide).
[INFO DRT-0035]   Complete Via2 (guide).
[INFO DRT-0035]   Complete Metal3 (guide).
[INFO DRT-0035]   Complete Via3 (guide).
[INFO DRT-0035]   Complete Metal4 (guide).
[INFO DRT-0035]   Complete Via4 (guide).
[INFO DRT-0035]   Complete Metal5 (guide).
[INFO DRT-0036] Poly2 guide region query size = 0.
[INFO DRT-0036] CON guide region query size = 0.
[INFO DRT-0036] Metal1 guide region query size = 1200.
[INFO DRT-0036] Via1 guide region query size = 0.
[INFO DRT-0036] Metal2 guide region query size = 932.
[INFO DRT-0036] Via2 guide region query size = 0.
[INFO DRT-0036] Metal3 guide region query size = 495.
[INFO DRT-0036] Via3 guide region query size = 0.
[INFO DRT-0036] Metal4 guide region query size = 0.
[INFO DRT-0036] Via4 guide region query size = 0.
[INFO DRT-0036] Metal5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 932 vertical wires in 1 frboxes and 1695 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 179 vertical wires in 1 frboxes and 204 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 152.39 (MB), peak = 152.39 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 152.64 (MB), peak = 152.64 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 158.52 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 163.07 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 162.26 (MB).
    Completing 40% with 7 violations.
    elapsed time = 00:00:00, memory = 170.57 (MB).
    Completing 50% with 7 violations.
    elapsed time = 00:00:00, memory = 168.68 (MB).
    Completing 60% with 10 violations.
    elapsed time = 00:00:00, memory = 173.68 (MB).
    Completing 70% with 10 violations.
    elapsed time = 00:00:00, memory = 173.80 (MB).
    Completing 80% with 10 violations.
    elapsed time = 00:00:00, memory = 171.85 (MB).
    Completing 90% with 16 violations.
    elapsed time = 00:00:00, memory = 178.35 (MB).
    Completing 100% with 24 violations.
    elapsed time = 00:00:00, memory = 175.70 (MB).
[INFO DRT-0199]   Number of violations = 42.
Viol/Layer      Metal1 Metal2 Metal3
Metal Spacing        4      3      0
Recheck              0     14      4
Short                0     16      1
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 447.73 (MB), peak = 489.70 (MB)
Total wire length = 11414 um.
Total wire length on LAYER Metal1 = 0 um.
Total wire length on LAYER Metal2 = 5620 um.
Total wire length on LAYER Metal3 = 5785 um.
Total wire length on LAYER Metal4 = 8 um.
Total wire length on LAYER Metal5 = 0 um.
Total number of vias = 2654.
Up-via summary (total 2654):

---------------
  Poly2       0
 Metal1    1485
 Metal2    1166
 Metal3       3
 Metal4       0
---------------
           2654


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 42 violations.
    elapsed time = 00:00:00, memory = 452.61 (MB).
    Completing 20% with 42 violations.
    elapsed time = 00:00:00, memory = 452.73 (MB).
    Completing 30% with 42 violations.
    elapsed time = 00:00:00, memory = 454.11 (MB).
    Completing 40% with 40 violations.
    elapsed time = 00:00:00, memory = 465.98 (MB).
    Completing 50% with 40 violations.
    elapsed time = 00:00:00, memory = 465.98 (MB).
    Completing 60% with 24 violations.
    elapsed time = 00:00:00, memory = 472.23 (MB).
    Completing 70% with 24 violations.
    elapsed time = 00:00:00, memory = 472.36 (MB).
    Completing 80% with 24 violations.
    elapsed time = 00:00:00, memory = 473.61 (MB).
    Completing 90% with 13 violations.
    elapsed time = 00:00:00, memory = 478.98 (MB).
    Completing 100% with 5 violations.
    elapsed time = 00:00:00, memory = 479.61 (MB).
[INFO DRT-0199]   Number of violations = 5.
Viol/Layer      Metal2
Metal Spacing        2
Short                3
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 522.61 (MB), peak = 522.61 (MB)
Total wire length = 11312 um.
Total wire length on LAYER Metal1 = 0 um.
Total wire length on LAYER Metal2 = 5551 um.
Total wire length on LAYER Metal3 = 5757 um.
Total wire length on LAYER Metal4 = 3 um.
Total wire length on LAYER Metal5 = 0 um.
Total number of vias = 2652.
Up-via summary (total 2652):

---------------
  Poly2       0
 Metal1    1484
 Metal2    1166
 Metal3       2
 Metal4       0
---------------
           2652


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 5 violations.
    elapsed time = 00:00:00, memory = 522.61 (MB).
    Completing 20% with 5 violations.
    elapsed time = 00:00:00, memory = 522.61 (MB).
    Completing 30% with 5 violations.
    elapsed time = 00:00:00, memory = 522.61 (MB).
    Completing 40% with 5 violations.
    elapsed time = 00:00:00, memory = 522.61 (MB).
    Completing 50% with 5 violations.
    elapsed time = 00:00:00, memory = 522.61 (MB).
    Completing 60% with 5 violations.
    elapsed time = 00:00:00, memory = 522.61 (MB).
    Completing 70% with 5 violations.
    elapsed time = 00:00:00, memory = 522.61 (MB).
    Completing 80% with 5 violations.
    elapsed time = 00:00:00, memory = 526.23 (MB).
    Completing 90% with 4 violations.
    elapsed time = 00:00:00, memory = 531.86 (MB).
    Completing 100% with 3 violations.
    elapsed time = 00:00:00, memory = 531.86 (MB).
[INFO DRT-0199]   Number of violations = 3.
Viol/Layer      Metal2
Short                3
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 534.86 (MB), peak = 534.86 (MB)
Total wire length = 11322 um.
Total wire length on LAYER Metal1 = 0 um.
Total wire length on LAYER Metal2 = 5564 um.
Total wire length on LAYER Metal3 = 5752 um.
Total wire length on LAYER Metal4 = 4 um.
Total wire length on LAYER Metal5 = 0 um.
Total number of vias = 2654.
Up-via summary (total 2654):

---------------
  Poly2       0
 Metal1    1484
 Metal2    1167
 Metal3       3
 Metal4       0
---------------
           2654


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 3 violations.
    elapsed time = 00:00:00, memory = 534.86 (MB).
    Completing 20% with 3 violations.
    elapsed time = 00:00:00, memory = 534.86 (MB).
    Completing 30% with 3 violations.
    elapsed time = 00:00:00, memory = 534.86 (MB).
    Completing 40% with 2 violations.
    elapsed time = 00:00:00, memory = 534.86 (MB).
    Completing 50% with 2 violations.
    elapsed time = 00:00:00, memory = 535.86 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 535.86 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:00, memory = 535.86 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:00, memory = 535.86 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 535.86 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 535.86 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 535.86 (MB), peak = 535.86 (MB)
Total wire length = 11320 um.
Total wire length on LAYER Metal1 = 0 um.
Total wire length on LAYER Metal2 = 5535 um.
Total wire length on LAYER Metal3 = 5760 um.
Total wire length on LAYER Metal4 = 24 um.
Total wire length on LAYER Metal5 = 0 um.
Total number of vias = 2667.
Up-via summary (total 2667):

---------------
  Poly2       0
 Metal1    1484
 Metal2    1174
 Metal3       9
 Metal4       0
---------------
           2667


[INFO DRT-0198] Complete detail routing.
Total wire length = 11320 um.
Total wire length on LAYER Metal1 = 0 um.
Total wire length on LAYER Metal2 = 5535 um.
Total wire length on LAYER Metal3 = 5760 um.
Total wire length on LAYER Metal4 = 24 um.
Total wire length on LAYER Metal5 = 0 um.
Total number of vias = 2667.
Up-via summary (total 2667):

---------------
  Poly2       0
 Metal1    1484
 Metal2    1174
 Metal3       9
 Metal4       0
---------------
           2667


[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:01, memory = 535.86 (MB), peak = 535.86 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Endcap cell                              66     289.77
  Tap cell                                159     698.07
  Tie cell                                  3      26.34
  Clock buffer                              3     329.28
  Timing Repair Buffer                     34     605.88
  Inverter                                 39     342.45
  Clock inverter                            1      13.17
  Sequential cell                          89    6078.51
  Multi-Input combinational cell          281    5389.22
  Total                                   675   13772.68
Writing OpenROAD database to '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-12-02_22-06-40/43-openroad-detailedrouting/tiny_tonegen.odb'…
Writing netlist to '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-12-02_22-06-40/43-openroad-detailedrouting/tiny_tonegen.nl.v'…
Writing powered netlist to '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-12-02_22-06-40/43-openroad-detailedrouting/tiny_tonegen.pnl.v'…
Writing layout to '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-12-02_22-06-40/43-openroad-detailedrouting/tiny_tonegen.def'…
Writing timing constraints to '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-12-02_22-06-40/43-openroad-detailedrouting/tiny_tonegen.sdc'…
