arch,question,workload,l1_kB,simSeconds,simInsts,numCycles,ipc,cpi,icache_miss,dcache_miss,l2_miss,bp_condPred,bp_condIncorrect,bp_condMispredRate,commit_branchMispredicts,outdir
a7,Q4,dijkstra_large,1,0.439739,203913694,879477155,0.231858,4.312987,0.046418,0.235547,0.000280,43809972,449765,0.010266,369785,/home/josedanielchg/Projects/architecture-microprocesseurs/ES201-TP/TP4/Projet/q45_m5out/m5out_Q4_a7_dijkstra_large_l1_1kB
a7,Q4,blowfish_large,1,0.026174,13189509,52348325,0.251957,3.968937,0.298339,0.181680,0.002570,838430,20687,0.024673,18441,/home/josedanielchg/Projects/architecture-microprocesseurs/ES201-TP/TP4/Projet/q45_m5out/m5out_Q4_a7_blowfish_large_l1_1kB
a7,Q4,dijkstra_large,2,0.425875,203913694,851749948,0.239406,4.177012,0.037714,0.196325,0.000333,43800615,449765,0.010268,369785,/home/josedanielchg/Projects/architecture-microprocesseurs/ES201-TP/TP4/Projet/q45_m5out/m5out_Q4_a7_dijkstra_large_l1_2kB
a7,Q4,blowfish_large,2,0.025568,13189509,51135626,0.257932,3.876992,0.128580,0.147473,0.003898,840380,20688,0.024617,18441,/home/josedanielchg/Projects/architecture-microprocesseurs/ES201-TP/TP4/Projet/q45_m5out/m5out_Q4_a7_blowfish_large_l1_2kB
a7,Q4,dijkstra_large,4,0.407989,203913694,815977473,0.249901,4.001583,0.017283,0.152747,0.000445,43813008,449766,0.010266,369785,/home/josedanielchg/Projects/architecture-microprocesseurs/ES201-TP/TP4/Projet/q45_m5out/m5out_Q4_a7_dijkstra_large_l1_4kB
a7,Q4,blowfish_large,4,0.024408,13189509,48816537,0.270185,3.701164,0.024657,0.096718,0.007233,840421,20687,0.024615,18441,/home/josedanielchg/Projects/architecture-microprocesseurs/ES201-TP/TP4/Projet/q45_m5out/m5out_Q4_a7_blowfish_large_l1_4kB
a7,Q4,dijkstra_large,8,0.375634,203913694,751268042,0.271426,3.684245,0.002980,0.079314,0.000903,43826180,449771,0.010263,369785,/home/josedanielchg/Projects/architecture-microprocesseurs/ES201-TP/TP4/Projet/q45_m5out/m5out_Q4_a7_dijkstra_large_l1_8kB
a7,Q4,blowfish_large,8,0.022235,13189509,44469638,0.296596,3.371592,0.000666,0.018584,0.043697,840445,20687,0.024614,18441,/home/josedanielchg/Projects/architecture-microprocesseurs/ES201-TP/TP4/Projet/q45_m5out/m5out_Q4_a7_blowfish_large_l1_8kB
a7,Q4,dijkstra_large,16,0.365786,203913694,731572580,0.278733,3.587658,0.001091,0.056496,0.001294,43826524,449771,0.010263,369785,/home/josedanielchg/Projects/architecture-microprocesseurs/ES201-TP/TP4/Projet/q45_m5out/m5out_Q4_a7_dijkstra_large_l1_16kB
a7,Q4,blowfish_large,16,0.022125,13189509,44249366,0.298072,3.354891,0.000537,0.014353,0.057827,840454,20687,0.024614,18441,/home/josedanielchg/Projects/architecture-microprocesseurs/ES201-TP/TP4/Projet/q45_m5out/m5out_Q4_a7_blowfish_large_l1_16kB
a15,Q5,dijkstra_large,2,0.155841,203913694,311682012,0.654236,1.528500,0.052157,0.185632,0.000220,45379008,506759,0.011167,425566,/home/josedanielchg/Projects/architecture-microprocesseurs/ES201-TP/TP4/Projet/q45_m5out/m5out_Q5_a15_dijkstra_large_l1_2kB
a15,Q5,blowfish_large,2,0.006221,13189509,12441183,1.060149,0.943264,0.110876,0.176653,0.002642,867413,109012,0.125675,95025,/home/josedanielchg/Projects/architecture-microprocesseurs/ES201-TP/TP4/Projet/q45_m5out/m5out_Q5_a15_blowfish_large_l1_2kB
a15,Q5,dijkstra_large,4,0.142289,203913694,284578765,0.716546,1.395584,0.026767,0.143118,0.000290,45505976,506915,0.011140,425552,/home/josedanielchg/Projects/architecture-microprocesseurs/ES201-TP/TP4/Projet/q45_m5out/m5out_Q5_a15_dijkstra_large_l1_4kB
a15,Q5,blowfish_large,4,0.005814,13189509,11627443,1.134343,0.881568,0.019981,0.124223,0.004438,872940,109013,0.124880,93708,/home/josedanielchg/Projects/architecture-microprocesseurs/ES201-TP/TP4/Projet/q45_m5out/m5out_Q5_a15_blowfish_large_l1_4kB
a15,Q5,dijkstra_large,8,0.113112,203913694,226223310,0.901382,1.109407,0.005627,0.077506,0.000574,45754026,527166,0.011522,425615,/home/josedanielchg/Projects/architecture-microprocesseurs/ES201-TP/TP4/Projet/q45_m5out/m5out_Q5_a15_dijkstra_large_l1_8kB
a15,Q5,blowfish_large,8,0.004850,13189509,9700585,1.359661,0.735477,0.000680,0.034137,0.022683,874005,109008,0.124722,94393,/home/josedanielchg/Projects/architecture-microprocesseurs/ES201-TP/TP4/Projet/q45_m5out/m5out_Q5_a15_blowfish_large_l1_8kB
a15,Q5,dijkstra_large,16,0.103850,203913694,207699966,0.981770,1.018568,0.002244,0.051970,0.000871,45739165,528109,0.011546,426645,/home/josedanielchg/Projects/architecture-microprocesseurs/ES201-TP/TP4/Projet/q45_m5out/m5out_Q5_a15_dijkstra_large_l1_16kB
a15,Q5,blowfish_large,16,0.004744,13189509,9488040,1.390119,0.719363,0.000507,0.029321,0.030426,874106,109012,0.124713,94393,/home/josedanielchg/Projects/architecture-microprocesseurs/ES201-TP/TP4/Projet/q45_m5out/m5out_Q5_a15_blowfish_large_l1_16kB
a15,Q5,dijkstra_large,32,0.089298,203913694,178596815,1.141754,0.875845,0.001183,0.017590,0.002893,45749004,530135,0.011588,427596,/home/josedanielchg/Projects/architecture-microprocesseurs/ES201-TP/TP4/Projet/q45_m5out/m5out_Q5_a15_dijkstra_large_l1_32kB
a15,Q5,blowfish_large,32,0.004404,13189509,8807881,1.497467,0.667794,0.000448,0.001067,0.798194,873565,109009,0.124786,95020,/home/josedanielchg/Projects/architecture-microprocesseurs/ES201-TP/TP4/Projet/q45_m5out/m5out_Q5_a15_blowfish_large_l1_32kB
