-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2020.1
-- Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity myproject is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    x_V_ap_vld : IN STD_LOGIC;
    x_V : IN STD_LOGIC_VECTOR (175 downto 0);
    y_0_V : OUT STD_LOGIC_VECTOR (10 downto 0);
    y_0_V_ap_vld : OUT STD_LOGIC;
    y_1_V : OUT STD_LOGIC_VECTOR (10 downto 0);
    y_1_V_ap_vld : OUT STD_LOGIC;
    y_2_V : OUT STD_LOGIC_VECTOR (10 downto 0);
    y_2_V_ap_vld : OUT STD_LOGIC;
    y_3_V : OUT STD_LOGIC_VECTOR (10 downto 0);
    y_3_V_ap_vld : OUT STD_LOGIC;
    y_4_V : OUT STD_LOGIC_VECTOR (10 downto 0);
    y_4_V_ap_vld : OUT STD_LOGIC );
end;


architecture behav of myproject is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "myproject,hls_ip_2020_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcvu9p-flga2577-2-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=4.340000,HLS_SYN_LAT=9,HLS_SYN_TPT=1,HLS_SYN_MEM=38,HLS_SYN_DSP=59,HLS_SYN_FF=15160,HLS_SYN_LUT=27502,HLS_VERSION=2020_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv176_lc_1 : STD_LOGIC_VECTOR (175 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_9A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010011010";
    constant ap_const_lv32_A4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010100100";
    constant ap_const_lv32_2C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101100";
    constant ap_const_lv32_36 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110110";
    constant ap_const_lv32_A5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010100101";
    constant ap_const_lv32_AF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010101111";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv11_7F3 : STD_LOGIC_VECTOR (10 downto 0) := "11111110011";
    constant ap_const_lv32_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100001";
    constant ap_const_lv32_2B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101011";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv16_320 : STD_LOGIC_VECTOR (15 downto 0) := "0000001100100000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv13_16 : STD_LOGIC_VECTOR (12 downto 0) := "0000000010110";
    constant ap_const_lv11_9 : STD_LOGIC_VECTOR (10 downto 0) := "00000001001";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv11_7FE : STD_LOGIC_VECTOR (10 downto 0) := "11111111110";
    constant ap_const_lv13_11 : STD_LOGIC_VECTOR (12 downto 0) := "0000000010001";
    constant ap_const_lv8_D : STD_LOGIC_VECTOR (7 downto 0) := "00001101";
    constant ap_const_lv16_180 : STD_LOGIC_VECTOR (15 downto 0) := "0000000110000000";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv12_67 : STD_LOGIC_VECTOR (11 downto 0) := "000001100111";
    constant ap_const_lv8_F : STD_LOGIC_VECTOR (7 downto 0) := "00001111";
    constant ap_const_lv13_1B20 : STD_LOGIC_VECTOR (12 downto 0) := "1101100100000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv30_0 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000000000000";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv22_D400 : STD_LOGIC_VECTOR (21 downto 0) := "0000001101010000000000";
    constant ap_const_lv51_7E10000000000 : STD_LOGIC_VECTOR (50 downto 0) := "111111000010000000000000000000000000000000000000000";
    constant ap_const_lv32_32 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110010";
    constant ap_const_lv46_3F0000000000 : STD_LOGIC_VECTOR (45 downto 0) := "1111110000000000000000000000000000000000000000";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv32_2D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101101";
    constant ap_const_lv41_1F900000000 : STD_LOGIC_VECTOR (40 downto 0) := "11111100100000000000000000000000000000000";
    constant ap_const_lv16_FFEA : STD_LOGIC_VECTOR (15 downto 0) := "1111111111101010";
    constant ap_const_lv16_9C : STD_LOGIC_VECTOR (15 downto 0) := "0000000010011100";
    constant ap_const_lv16_16 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000010110";
    constant ap_const_lv16_4B : STD_LOGIC_VECTOR (15 downto 0) := "0000000001001011";
    constant ap_const_lv16_360 : STD_LOGIC_VECTOR (15 downto 0) := "0000001101100000";
    constant ap_const_lv18_4B : STD_LOGIC_VECTOR (17 downto 0) := "000000000001001011";
    constant ap_const_lv18_11A0 : STD_LOGIC_VECTOR (17 downto 0) := "000001000110100000";
    constant ap_const_lv16_5B : STD_LOGIC_VECTOR (15 downto 0) := "0000000001011011";
    constant ap_const_lv16_A0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000010100000";
    constant ap_const_lv16_FFEB : STD_LOGIC_VECTOR (15 downto 0) := "1111111111101011";
    constant ap_const_lv22_3FFFEB : STD_LOGIC_VECTOR (21 downto 0) := "1111111111111111101011";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal x_V_ap_vld_in_sig : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal x_V_preg : STD_LOGIC_VECTOR (175 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    signal x_V_in_sig : STD_LOGIC_VECTOR (175 downto 0);
    signal x_V_ap_vld_preg : STD_LOGIC := '0';
    signal x_V_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal p_Val2_10_fu_402_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_10_reg_1502 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_10_reg_1502_pp0_iter1_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_10_reg_1502_pp0_iter2_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_10_reg_1502_pp0_iter3_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_1_fu_416_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_1_reg_1513 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_1_reg_1513_pp0_iter1_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_1_reg_1513_pp0_iter2_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_1_reg_1513_pp0_iter3_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_2_fu_426_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_2_reg_1522 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_2_reg_1522_pp0_iter1_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_2_reg_1522_pp0_iter2_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_2_reg_1522_pp0_iter3_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_3_fu_436_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_3_reg_1534 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_3_reg_1534_pp0_iter1_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_3_reg_1534_pp0_iter2_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_3_reg_1534_pp0_iter3_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln728_fu_447_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln728_reg_1544 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln728_reg_1544_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln728_reg_1544_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln1192_1_fu_1342_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln1192_1_reg_1549 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_7_fu_470_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_7_reg_1554 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_7_reg_1554_pp0_iter1_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_7_reg_1554_pp0_iter2_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln708_9_reg_1567 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln_reg_1572 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln1118_10_fu_526_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln1118_10_reg_1577 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln1118_10_reg_1577_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal lhs_V_2_fu_558_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal lhs_V_2_reg_1582 : STD_LOGIC_VECTOR (11 downto 0);
    signal lhs_V_2_reg_1582_pp0_iter2_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln708_4_reg_1587 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln708_6_reg_1592 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_1383_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal ret_V_20_reg_1597 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln708_s_reg_1602 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln708_7_reg_1607 : STD_LOGIC_VECTOR (10 downto 0);
    signal r_V_30_fu_659_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal r_V_30_reg_1612 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_231_ap_return : STD_LOGIC_VECTOR (6 downto 0);
    signal p_Val2_s_reg_1617 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_240_ap_return : STD_LOGIC_VECTOR (6 downto 0);
    signal p_4_reg_1622 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_312_ap_return : STD_LOGIC_VECTOR (6 downto 0);
    signal p_Val2_5_reg_1627 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_249_ap_return : STD_LOGIC_VECTOR (6 downto 0);
    signal p_3_reg_1632 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_3_reg_1632_pp0_iter4_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal p_3_reg_1632_pp0_iter5_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal p_3_reg_1632_pp0_iter6_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal p_3_reg_1632_pp0_iter7_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal r_V_13_fu_1409_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal r_V_13_reg_1638 : STD_LOGIC_VECTOR (21 downto 0);
    signal r_V_15_fu_1415_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal r_V_15_reg_1643 : STD_LOGIC_VECTOR (25 downto 0);
    signal mul_ln728_fu_1421_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln728_reg_1648 : STD_LOGIC_VECTOR (15 downto 0);
    signal ret_V_16_fu_705_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ret_V_16_reg_1653 : STD_LOGIC_VECTOR (7 downto 0);
    signal ret_V_28_fu_818_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_28_reg_1658 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_28_reg_1658_pp0_iter5_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln1192_fu_843_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln1192_reg_1663 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_1426_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal ret_V_6_reg_1668 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_339_ap_return : STD_LOGIC_VECTOR (6 downto 0);
    signal p_Val2_6_reg_1673 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_258_ap_return : STD_LOGIC_VECTOR (6 downto 0);
    signal p_Val2_4_reg_1678 : STD_LOGIC_VECTOR (6 downto 0);
    signal r_V_10_fu_1442_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal r_V_10_reg_1683 : STD_LOGIC_VECTOR (21 downto 0);
    signal grp_fu_1448_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal ret_V_9_reg_1688 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_1434_p3 : STD_LOGIC_VECTOR (20 downto 0);
    signal sub_ln700_2_reg_1693 : STD_LOGIC_VECTOR (20 downto 0);
    signal mul_ln700_2_fu_924_p2 : STD_LOGIC_VECTOR (40 downto 0);
    signal mul_ln700_2_reg_1698 : STD_LOGIC_VECTOR (40 downto 0);
    signal r_V_16_fu_930_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal r_V_16_reg_1703 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_1456_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal ret_V_38_reg_1708 : STD_LOGIC_VECTOR (21 downto 0);
    signal ret_V_23_fu_964_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ret_V_23_reg_1713 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_348_ap_return : STD_LOGIC_VECTOR (6 downto 0);
    signal p_7_reg_1718 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln1192_1_fu_987_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln1192_1_reg_1723 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_357_ap_return : STD_LOGIC_VECTOR (6 downto 0);
    signal p_1_reg_1728 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_366_ap_return : STD_LOGIC_VECTOR (6 downto 0);
    signal p_2_reg_1733 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_1464_p3 : STD_LOGIC_VECTOR (35 downto 0);
    signal mul_ln1192_2_reg_1738 : STD_LOGIC_VECTOR (35 downto 0);
    signal grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_375_ap_return : STD_LOGIC_VECTOR (6 downto 0);
    signal p_8_reg_1743 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln708_5_reg_1748 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln708_5_reg_1748_pp0_iter6_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln708_5_reg_1748_pp0_iter7_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln708_5_reg_1748_pp0_iter8_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal r_V_18_fu_1481_p2 : STD_LOGIC_VECTOR (37 downto 0);
    signal r_V_18_reg_1753 : STD_LOGIC_VECTOR (37 downto 0);
    signal grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_276_ap_return : STD_LOGIC_VECTOR (6 downto 0);
    signal p_5_reg_1758 : STD_LOGIC_VECTOR (6 downto 0);
    signal r_V_23_fu_1487_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal r_V_23_reg_1763 : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_285_ap_return : STD_LOGIC_VECTOR (6 downto 0);
    signal p_10_reg_1768 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln708_1_reg_1773 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln708_1_reg_1773_pp0_iter7_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln708_1_reg_1773_pp0_iter8_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal mul_ln1192_3_fu_1190_p2 : STD_LOGIC_VECTOR (40 downto 0);
    signal mul_ln1192_3_reg_1778 : STD_LOGIC_VECTOR (40 downto 0);
    signal grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_393_ap_return : STD_LOGIC_VECTOR (6 downto 0);
    signal p_9_reg_1783 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln1192_7_fu_1212_p2 : STD_LOGIC_VECTOR (50 downto 0);
    signal mul_ln1192_7_reg_1788 : STD_LOGIC_VECTOR (50 downto 0);
    signal r_V_20_fu_1222_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal r_V_20_reg_1793 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln1192_10_fu_1244_p2 : STD_LOGIC_VECTOR (43 downto 0);
    signal mul_ln1192_10_reg_1798 : STD_LOGIC_VECTOR (43 downto 0);
    signal r_V_27_fu_1254_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal r_V_27_reg_1803 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln1192_4_fu_1263_p2 : STD_LOGIC_VECTOR (40 downto 0);
    signal mul_ln1192_4_reg_1808 : STD_LOGIC_VECTOR (40 downto 0);
    signal mul_ln1192_8_fu_1271_p2 : STD_LOGIC_VECTOR (50 downto 0);
    signal mul_ln1192_8_reg_1813 : STD_LOGIC_VECTOR (50 downto 0);
    signal mul_ln1192_11_fu_1282_p2 : STD_LOGIC_VECTOR (45 downto 0);
    signal mul_ln1192_11_reg_1818 : STD_LOGIC_VECTOR (45 downto 0);
    signal mul_ln1192_5_fu_1291_p2 : STD_LOGIC_VECTOR (40 downto 0);
    signal mul_ln1192_5_reg_1823 : STD_LOGIC_VECTOR (40 downto 0);
    signal trunc_ln708_8_reg_1828 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln708_11_reg_1833 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_231_ap_start : STD_LOGIC;
    signal grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_231_ap_done : STD_LOGIC;
    signal grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_231_ap_idle : STD_LOGIC;
    signal grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_231_ap_ready : STD_LOGIC;
    signal grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_231_ap_ce : STD_LOGIC;
    signal grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_231_input_V : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_block_state1_pp0_stage0_iter0_ignore_call72 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call72 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call72 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call72 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call72 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call72 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call72 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call72 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call72 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call72 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp20 : BOOLEAN;
    signal grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_240_ap_start : STD_LOGIC;
    signal grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_240_ap_done : STD_LOGIC;
    signal grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_240_ap_idle : STD_LOGIC;
    signal grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_240_ap_ready : STD_LOGIC;
    signal grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_240_ap_ce : STD_LOGIC;
    signal grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_240_input_V : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_block_state1_pp0_stage0_iter0_ignore_call77 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call77 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call77 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call77 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call77 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call77 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call77 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call77 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call77 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call77 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp22 : BOOLEAN;
    signal grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_249_ap_start : STD_LOGIC;
    signal grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_249_ap_done : STD_LOGIC;
    signal grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_249_ap_idle : STD_LOGIC;
    signal grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_249_ap_ready : STD_LOGIC;
    signal grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_249_ap_ce : STD_LOGIC;
    signal grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_249_input_V : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_block_state1_pp0_stage0_iter0_ignore_call114 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call114 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call114 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call114 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call114 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call114 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call114 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call114 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call114 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call114 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp26 : BOOLEAN;
    signal grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_258_ap_start : STD_LOGIC;
    signal grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_258_ap_done : STD_LOGIC;
    signal grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_258_ap_idle : STD_LOGIC;
    signal grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_258_ap_ready : STD_LOGIC;
    signal grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_258_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call96 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call96 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call96 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call96 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call96 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call96 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call96 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call96 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call96 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call96 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp49 : BOOLEAN;
    signal grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_267_ap_start : STD_LOGIC;
    signal grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_267_ap_done : STD_LOGIC;
    signal grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_267_ap_idle : STD_LOGIC;
    signal grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_267_ap_ready : STD_LOGIC;
    signal grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_267_ap_ce : STD_LOGIC;
    signal grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_267_input_V : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_267_ap_return : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_block_state1_pp0_stage0_iter0_ignore_call38 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call38 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call38 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call38 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call38 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call38 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call38 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call38 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call38 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call38 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp74 : BOOLEAN;
    signal grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_276_ap_start : STD_LOGIC;
    signal grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_276_ap_done : STD_LOGIC;
    signal grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_276_ap_idle : STD_LOGIC;
    signal grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_276_ap_ready : STD_LOGIC;
    signal grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_276_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call187 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call187 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call187 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call187 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call187 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call187 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call187 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call187 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call187 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call187 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp88 : BOOLEAN;
    signal grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_285_ap_start : STD_LOGIC;
    signal grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_285_ap_done : STD_LOGIC;
    signal grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_285_ap_idle : STD_LOGIC;
    signal grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_285_ap_ready : STD_LOGIC;
    signal grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_285_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call226 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call226 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call226 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call226 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call226 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call226 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call226 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call226 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call226 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call226 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp96 : BOOLEAN;
    signal grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_294_ap_start : STD_LOGIC;
    signal grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_294_ap_done : STD_LOGIC;
    signal grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_294_ap_idle : STD_LOGIC;
    signal grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_294_ap_ready : STD_LOGIC;
    signal grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_294_ap_ce : STD_LOGIC;
    signal grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_294_ap_return : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_block_state1_pp0_stage0_iter0_ignore_call201 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call201 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call201 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call201 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call201 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call201 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call201 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call201 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call201 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call201 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp126 : BOOLEAN;
    signal grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_303_ap_start : STD_LOGIC;
    signal grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_303_ap_done : STD_LOGIC;
    signal grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_303_ap_idle : STD_LOGIC;
    signal grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_303_ap_ready : STD_LOGIC;
    signal grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_303_ap_ce : STD_LOGIC;
    signal grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_303_input_V : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_303_ap_return : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_block_state1_pp0_stage0_iter0_ignore_call242 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call242 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call242 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call242 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call242 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call242 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call242 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call242 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call242 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call242 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp138 : BOOLEAN;
    signal grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_312_ap_start : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_312_ap_done : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_312_ap_idle : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_312_ap_ready : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_312_ap_ce : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_312_input_V : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_block_state1_pp0_stage0_iter0_ignore_call82 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call82 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call82 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call82 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call82 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call82 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call82 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call82 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call82 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call82 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp24 : BOOLEAN;
    signal grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_321_ap_start : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_321_ap_done : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_321_ap_idle : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_321_ap_ready : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_321_ap_ce : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_321_input_V : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_321_ap_return : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_block_state1_pp0_stage0_iter0_ignore_call169 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call169 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call169 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call169 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call169 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call169 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call169 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call169 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call169 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call169 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp27 : BOOLEAN;
    signal grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_330_ap_start : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_330_ap_done : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_330_ap_idle : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_330_ap_ready : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_330_ap_ce : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_330_ap_return : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_block_state1_pp0_stage0_iter0_ignore_call32 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call32 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call32 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call32 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call32 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call32 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call32 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call32 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call32 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call32 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp33 : BOOLEAN;
    signal grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_339_ap_start : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_339_ap_done : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_339_ap_idle : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_339_ap_ready : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_339_ap_ce : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_339_input_V : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_block_state1_pp0_stage0_iter0_ignore_call92 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call92 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call92 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call92 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call92 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call92 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call92 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call92 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call92 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call92 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp48 : BOOLEAN;
    signal grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_348_ap_start : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_348_ap_done : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_348_ap_idle : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_348_ap_ready : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_348_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call217 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call217 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call217 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call217 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call217 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call217 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call217 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call217 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call217 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call217 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp68 : BOOLEAN;
    signal grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_357_ap_start : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_357_ap_done : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_357_ap_idle : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_357_ap_ready : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_357_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call51 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call51 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call51 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call51 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call51 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call51 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call51 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call51 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call51 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call51 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp75 : BOOLEAN;
    signal grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_366_ap_start : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_366_ap_done : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_366_ap_idle : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_366_ap_ready : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_366_ap_ce : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_366_input_V : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_block_state1_pp0_stage0_iter0_ignore_call61 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call61 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call61 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call61 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call61 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call61 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call61 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call61 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call61 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call61 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp78 : BOOLEAN;
    signal grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_375_ap_start : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_375_ap_done : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_375_ap_idle : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_375_ap_ready : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_375_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call107 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call107 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call107 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call107 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call107 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call107 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call107 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call107 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call107 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call107 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp84 : BOOLEAN;
    signal grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_384_ap_start : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_384_ap_done : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_384_ap_idle : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_384_ap_ready : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_384_ap_ce : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_384_ap_return : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_block_state1_pp0_stage0_iter0_ignore_call162 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call162 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call162 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call162 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call162 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call162 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call162 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call162 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call162 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call162 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp86 : BOOLEAN;
    signal grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_393_ap_start : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_393_ap_done : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_393_ap_idle : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_393_ap_ready : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_393_ap_ce : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_393_input_V : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_block_state1_pp0_stage0_iter0_ignore_call111 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call111 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call111 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call111 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call111 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call111 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call111 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call111 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call111 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call111 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp110 : BOOLEAN;
    signal grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_258_ap_start_reg : STD_LOGIC := '0';
    signal grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_267_ap_start_reg : STD_LOGIC := '0';
    signal grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_276_ap_start_reg : STD_LOGIC := '0';
    signal grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_285_ap_start_reg : STD_LOGIC := '0';
    signal grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_294_ap_start_reg : STD_LOGIC := '0';
    signal grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_303_ap_start_reg : STD_LOGIC := '0';
    signal grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_330_ap_start_reg : STD_LOGIC := '0';
    signal grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_339_ap_start_reg : STD_LOGIC := '0';
    signal grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_348_ap_start_reg : STD_LOGIC := '0';
    signal grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_357_ap_start_reg : STD_LOGIC := '0';
    signal grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_366_ap_start_reg : STD_LOGIC := '0';
    signal grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_375_ap_start_reg : STD_LOGIC := '0';
    signal grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_384_ap_start_reg : STD_LOGIC := '0';
    signal grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_393_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal grp_fu_1348_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1357_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ret_V_30_fu_504_p2 : STD_LOGIC_VECTOR (15 downto 0);
    attribute use_dsp48 : string;
    attribute use_dsp48 of ret_V_30_fu_504_p2 : signal is "no";
    signal shl_ln1118_5_fu_519_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal shl_ln1118_6_fu_530_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln1118_11_fu_537_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_33_fu_541_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal rhs_V_3_fu_561_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal ret_V_35_fu_564_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal lhs_V_4_fu_570_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal ret_V_13_fu_574_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_1365_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1374_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1391_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln703_fu_626_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_1400_p3 : STD_LOGIC_VECTOR (20 downto 0);
    signal rhs_V_2_fu_679_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal ret_V_34_fu_682_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal lhs_V_3_fu_687_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal ret_V_11_fu_691_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln703_10_fu_701_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln1118_6_fu_666_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln1118_7_fu_716_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal shl_ln1118_8_fu_727_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln1118_20_fu_723_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln1118_21_fu_734_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_37_fu_711_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_38_fu_738_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln1192_21_fu_744_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ret_V_44_fu_750_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln_fu_770_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln1118_1_fu_777_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln1118_fu_767_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln1118_1_fu_793_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln1118_4_fu_800_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln1118_3_fu_790_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal r_V_28_fu_781_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal r_V_29_fu_804_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln703_1_fu_810_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln703_2_fu_814_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln1118_7_fu_827_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_4_fu_831_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_4_fu_831_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln1118_5_fu_824_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln1118_8_fu_839_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal r_V_fu_852_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal r_V_32_fu_855_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln703_4_fu_861_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal ret_V_32_fu_864_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal ret_V_fu_870_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_7_fu_883_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal rhs_V_7_fu_900_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln700_2_fu_924_p0 : STD_LOGIC_VECTOR (25 downto 0);
    signal mul_ln700_2_fu_924_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal r_V_16_fu_930_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal sext_ln1118_7_fu_827_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal r_V_16_fu_930_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal r_V_17_fu_939_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln1116_4_fu_936_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_17_fu_939_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_17_fu_939_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal lhs_V_6_fu_949_p3 : STD_LOGIC_VECTOR (20 downto 0);
    signal sext_ln703_11_fu_960_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal sext_ln703_11_fu_960_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_5_fu_970_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln1193_fu_978_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal ret_V_29_fu_982_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln1253_fu_993_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_35_fu_1005_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal sext_ln1116_1_fu_1002_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal r_V_35_fu_1005_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal r_V_35_fu_1005_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal r_V_34_fu_996_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_fu_1015_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln700_3_fu_1046_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_1472_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal shl_ln700_1_fu_1051_p3 : STD_LOGIC_VECTOR (40 downto 0);
    signal mul_ln700_3_fu_1046_p2 : STD_LOGIC_VECTOR (40 downto 0);
    signal tmp_s_fu_1064_p3 : STD_LOGIC_VECTOR (36 downto 0);
    signal rhs_V_4_fu_1072_p1 : STD_LOGIC_VECTOR (40 downto 0);
    signal sub_ln700_1_fu_1058_p2 : STD_LOGIC_VECTOR (40 downto 0);
    signal ret_V_37_fu_1076_p2 : STD_LOGIC_VECTOR (40 downto 0);
    signal ret_V_18_fu_1092_p2 : STD_LOGIC_VECTOR (21 downto 0);
    attribute use_dsp48 of ret_V_18_fu_1092_p2 : signal is "no";
    signal r_V_21_fu_1108_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln1116_7_fu_1105_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_21_fu_1108_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_22_fu_1117_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal sext_ln1116_8_fu_1114_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal r_V_22_fu_1117_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal r_V_21_fu_1108_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_22_fu_1117_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal lhs_V_fu_1137_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_31_fu_1151_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal sext_ln1116_fu_1148_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal r_V_31_fu_1151_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal r_V_31_fu_1151_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_6_fu_1157_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal rhs_V_fu_1165_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_fu_1493_p3 : STD_LOGIC_VECTOR (20 downto 0);
    signal ret_V_31_fu_1169_p2 : STD_LOGIC_VECTOR (20 downto 0);
    attribute use_dsp48 of ret_V_31_fu_1169_p2 : signal is "no";
    signal mul_ln1192_3_fu_1190_p0 : STD_LOGIC_VECTOR (32 downto 0);
    signal mul_ln1192_3_fu_1190_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal r_V_19_fu_1199_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal sext_ln1116_5_fu_1196_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal r_V_19_fu_1199_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal r_V_19_fu_1199_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln1192_7_fu_1212_p0 : STD_LOGIC_VECTOR (35 downto 0);
    signal mul_ln1192_7_fu_1212_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal r_V_20_fu_1222_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal sext_ln1116_6_fu_1218_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal r_V_20_fu_1222_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal r_V_24_fu_1231_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal sext_ln1116_10_fu_1228_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal r_V_24_fu_1231_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal r_V_24_fu_1231_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln1192_10_fu_1244_p0 : STD_LOGIC_VECTOR (29 downto 0);
    signal mul_ln1192_10_fu_1244_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal r_V_27_fu_1254_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal sext_ln1116_11_fu_1250_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal r_V_27_fu_1254_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln1192_4_fu_1263_p0 : STD_LOGIC_VECTOR (39 downto 0);
    signal mul_ln1192_4_fu_1263_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln1192_8_fu_1271_p0 : STD_LOGIC_VECTOR (49 downto 0);
    signal mul_ln1192_8_fu_1271_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln1192_11_fu_1282_p0 : STD_LOGIC_VECTOR (43 downto 0);
    signal mul_ln1192_11_fu_1282_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln1192_5_fu_1291_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal ret_V_41_fu_1296_p2 : STD_LOGIC_VECTOR (50 downto 0);
    signal ret_V_45_fu_1311_p2 : STD_LOGIC_VECTOR (45 downto 0);
    signal ret_V_33_fu_1326_p2 : STD_LOGIC_VECTOR (40 downto 0);
    signal mul_ln1192_1_fu_1342_p0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_1348_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_1348_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1357_p0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_1365_p0 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln1118_16_fu_580_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1365_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_1365_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1374_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1374_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln1118_18_fu_600_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1374_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_1383_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1383_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_1391_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1391_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_1391_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_1400_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal r_V_13_fu_1409_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal r_V_12_fu_676_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal r_V_13_fu_1409_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal r_V_15_fu_1415_p0 : STD_LOGIC_VECTOR (12 downto 0);
    signal r_V_14_fu_697_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal r_V_15_fu_1415_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln728_fu_1421_p0 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln728_fu_1421_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal r_V_10_fu_1442_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal r_V_9_fu_849_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal r_V_10_fu_1442_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_1456_p0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_1472_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to8 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;

    component cos_lut_ap_fixed_11_6_5_3_0_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_ce : IN STD_LOGIC;
        input_V : IN STD_LOGIC_VECTOR (10 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (6 downto 0) );
    end component;


    component sin_lut_ap_fixed_11_6_5_3_0_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_ce : IN STD_LOGIC;
        input_V : IN STD_LOGIC_VECTOR (10 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (6 downto 0) );
    end component;


    component myproject_mul_mul_6s_11s_16_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (5 downto 0);
        din1 : IN STD_LOGIC_VECTOR (10 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component myproject_mac_muladd_9ns_11s_16ns_16_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (8 downto 0);
        din1 : IN STD_LOGIC_VECTOR (10 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component myproject_mac_muladd_6ns_11s_16s_16_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (5 downto 0);
        din1 : IN STD_LOGIC_VECTOR (10 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component myproject_mac_mulsub_13s_13s_16ns_16_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (12 downto 0);
        din1 : IN STD_LOGIC_VECTOR (12 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component myproject_mac_muladd_8ns_11s_11ns_16_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (10 downto 0);
        din2 : IN STD_LOGIC_VECTOR (10 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component myproject_mac_muladd_8ns_11s_14ns_18_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (10 downto 0);
        din2 : IN STD_LOGIC_VECTOR (13 downto 0);
        dout : OUT STD_LOGIC_VECTOR (17 downto 0) );
    end component;


    component myproject_mac_muladd_8ns_11s_9ns_16_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (10 downto 0);
        din2 : IN STD_LOGIC_VECTOR (8 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component myproject_mac_muladd_18s_11s_21ns_21_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (17 downto 0);
        din1 : IN STD_LOGIC_VECTOR (10 downto 0);
        din2 : IN STD_LOGIC_VECTOR (20 downto 0);
        dout : OUT STD_LOGIC_VECTOR (20 downto 0) );
    end component;


    component myproject_mul_mul_11s_11s_22_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (10 downto 0);
        din1 : IN STD_LOGIC_VECTOR (10 downto 0);
        dout : OUT STD_LOGIC_VECTOR (21 downto 0) );
    end component;


    component myproject_mul_mul_13s_13s_26_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (12 downto 0);
        din1 : IN STD_LOGIC_VECTOR (12 downto 0);
        dout : OUT STD_LOGIC_VECTOR (25 downto 0) );
    end component;


    component myproject_mac_mul_sub_12s_7s_12s_18_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (11 downto 0);
        din1 : IN STD_LOGIC_VECTOR (6 downto 0);
        din2 : IN STD_LOGIC_VECTOR (11 downto 0);
        dout : OUT STD_LOGIC_VECTOR (17 downto 0) );
    end component;


    component myproject_mac_mulsub_11s_11s_16s_21_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (10 downto 0);
        din1 : IN STD_LOGIC_VECTOR (10 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (20 downto 0) );
    end component;


    component myproject_mac_muladd_11s_7s_16s_18_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (10 downto 0);
        din1 : IN STD_LOGIC_VECTOR (6 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (17 downto 0) );
    end component;


    component myproject_mac_muladd_6s_16s_21s_22_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (5 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (20 downto 0);
        dout : OUT STD_LOGIC_VECTOR (21 downto 0) );
    end component;


    component myproject_am_addmul_13s_14s_18s_36_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (12 downto 0);
        din1 : IN STD_LOGIC_VECTOR (13 downto 0);
        din2 : IN STD_LOGIC_VECTOR (17 downto 0);
        dout : OUT STD_LOGIC_VECTOR (35 downto 0) );
    end component;


    component myproject_mac_mulsub_18s_22s_31ns_31_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (17 downto 0);
        din1 : IN STD_LOGIC_VECTOR (21 downto 0);
        din2 : IN STD_LOGIC_VECTOR (30 downto 0);
        dout : OUT STD_LOGIC_VECTOR (30 downto 0) );
    end component;


    component myproject_mul_mul_22s_14s_38_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (21 downto 0);
        din1 : IN STD_LOGIC_VECTOR (13 downto 0);
        dout : OUT STD_LOGIC_VECTOR (37 downto 0) );
    end component;


    component myproject_mul_mul_16s_14s_30_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (13 downto 0);
        dout : OUT STD_LOGIC_VECTOR (29 downto 0) );
    end component;


    component myproject_mac_muladd_13s_7s_20s_21_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (12 downto 0);
        din1 : IN STD_LOGIC_VECTOR (6 downto 0);
        din2 : IN STD_LOGIC_VECTOR (19 downto 0);
        dout : OUT STD_LOGIC_VECTOR (20 downto 0) );
    end component;



begin
    grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_231 : component cos_lut_ap_fixed_11_6_5_3_0_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_231_ap_start,
        ap_done => grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_231_ap_done,
        ap_idle => grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_231_ap_idle,
        ap_ready => grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_231_ap_ready,
        ap_ce => grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_231_ap_ce,
        input_V => grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_231_input_V,
        ap_return => grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_231_ap_return);

    grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_240 : component cos_lut_ap_fixed_11_6_5_3_0_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_240_ap_start,
        ap_done => grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_240_ap_done,
        ap_idle => grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_240_ap_idle,
        ap_ready => grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_240_ap_ready,
        ap_ce => grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_240_ap_ce,
        input_V => grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_240_input_V,
        ap_return => grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_240_ap_return);

    grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_249 : component cos_lut_ap_fixed_11_6_5_3_0_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_249_ap_start,
        ap_done => grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_249_ap_done,
        ap_idle => grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_249_ap_idle,
        ap_ready => grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_249_ap_ready,
        ap_ce => grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_249_ap_ce,
        input_V => grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_249_input_V,
        ap_return => grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_249_ap_return);

    grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_258 : component cos_lut_ap_fixed_11_6_5_3_0_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_258_ap_start,
        ap_done => grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_258_ap_done,
        ap_idle => grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_258_ap_idle,
        ap_ready => grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_258_ap_ready,
        ap_ce => grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_258_ap_ce,
        input_V => p_Val2_7_reg_1554,
        ap_return => grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_258_ap_return);

    grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_267 : component cos_lut_ap_fixed_11_6_5_3_0_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_267_ap_start,
        ap_done => grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_267_ap_done,
        ap_idle => grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_267_ap_idle,
        ap_ready => grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_267_ap_ready,
        ap_ce => grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_267_ap_ce,
        input_V => grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_267_input_V,
        ap_return => grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_267_ap_return);

    grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_276 : component cos_lut_ap_fixed_11_6_5_3_0_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_276_ap_start,
        ap_done => grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_276_ap_done,
        ap_idle => grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_276_ap_idle,
        ap_ready => grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_276_ap_ready,
        ap_ce => grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_276_ap_ce,
        input_V => trunc_ln708_6_reg_1592,
        ap_return => grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_276_ap_return);

    grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_285 : component cos_lut_ap_fixed_11_6_5_3_0_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_285_ap_start,
        ap_done => grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_285_ap_done,
        ap_idle => grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_285_ap_idle,
        ap_ready => grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_285_ap_ready,
        ap_ce => grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_285_ap_ce,
        input_V => trunc_ln708_s_reg_1602,
        ap_return => grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_285_ap_return);

    grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_294 : component cos_lut_ap_fixed_11_6_5_3_0_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_294_ap_start,
        ap_done => grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_294_ap_done,
        ap_idle => grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_294_ap_idle,
        ap_ready => grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_294_ap_ready,
        ap_ce => grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_294_ap_ce,
        input_V => trunc_ln708_7_reg_1607,
        ap_return => grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_294_ap_return);

    grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_303 : component cos_lut_ap_fixed_11_6_5_3_0_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_303_ap_start,
        ap_done => grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_303_ap_done,
        ap_idle => grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_303_ap_idle,
        ap_ready => grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_303_ap_ready,
        ap_ce => grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_303_ap_ce,
        input_V => grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_303_input_V,
        ap_return => grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_303_ap_return);

    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_312 : component sin_lut_ap_fixed_11_6_5_3_0_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_312_ap_start,
        ap_done => grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_312_ap_done,
        ap_idle => grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_312_ap_idle,
        ap_ready => grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_312_ap_ready,
        ap_ce => grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_312_ap_ce,
        input_V => grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_312_input_V,
        ap_return => grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_312_ap_return);

    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_321 : component sin_lut_ap_fixed_11_6_5_3_0_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_321_ap_start,
        ap_done => grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_321_ap_done,
        ap_idle => grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_321_ap_idle,
        ap_ready => grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_321_ap_ready,
        ap_ce => grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_321_ap_ce,
        input_V => grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_321_input_V,
        ap_return => grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_321_ap_return);

    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_330 : component sin_lut_ap_fixed_11_6_5_3_0_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_330_ap_start,
        ap_done => grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_330_ap_done,
        ap_idle => grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_330_ap_idle,
        ap_ready => grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_330_ap_ready,
        ap_ce => grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_330_ap_ce,
        input_V => p_Val2_3_reg_1534,
        ap_return => grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_330_ap_return);

    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_339 : component sin_lut_ap_fixed_11_6_5_3_0_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_339_ap_start,
        ap_done => grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_339_ap_done,
        ap_idle => grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_339_ap_idle,
        ap_ready => grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_339_ap_ready,
        ap_ce => grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_339_ap_ce,
        input_V => grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_339_input_V,
        ap_return => grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_339_ap_return);

    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_348 : component sin_lut_ap_fixed_11_6_5_3_0_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_348_ap_start,
        ap_done => grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_348_ap_done,
        ap_idle => grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_348_ap_idle,
        ap_ready => grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_348_ap_ready,
        ap_ce => grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_348_ap_ce,
        input_V => trunc_ln708_9_reg_1567,
        ap_return => grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_348_ap_return);

    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_357 : component sin_lut_ap_fixed_11_6_5_3_0_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_357_ap_start,
        ap_done => grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_357_ap_done,
        ap_idle => grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_357_ap_idle,
        ap_ready => grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_357_ap_ready,
        ap_ce => grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_357_ap_ce,
        input_V => trunc_ln_reg_1572,
        ap_return => grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_357_ap_return);

    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_366 : component sin_lut_ap_fixed_11_6_5_3_0_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_366_ap_start,
        ap_done => grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_366_ap_done,
        ap_idle => grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_366_ap_idle,
        ap_ready => grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_366_ap_ready,
        ap_ce => grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_366_ap_ce,
        input_V => grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_366_input_V,
        ap_return => grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_366_ap_return);

    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_375 : component sin_lut_ap_fixed_11_6_5_3_0_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_375_ap_start,
        ap_done => grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_375_ap_done,
        ap_idle => grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_375_ap_idle,
        ap_ready => grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_375_ap_ready,
        ap_ce => grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_375_ap_ce,
        input_V => p_Val2_10_reg_1502_pp0_iter1_reg,
        ap_return => grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_375_ap_return);

    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_384 : component sin_lut_ap_fixed_11_6_5_3_0_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_384_ap_start,
        ap_done => grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_384_ap_done,
        ap_idle => grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_384_ap_idle,
        ap_ready => grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_384_ap_ready,
        ap_ce => grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_384_ap_ce,
        input_V => trunc_ln708_4_reg_1587,
        ap_return => grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_384_ap_return);

    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_393 : component sin_lut_ap_fixed_11_6_5_3_0_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_393_ap_start,
        ap_done => grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_393_ap_done,
        ap_idle => grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_393_ap_idle,
        ap_ready => grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_393_ap_ready,
        ap_ce => grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_393_ap_ce,
        input_V => grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_393_input_V,
        ap_return => grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_393_ap_return);

    myproject_mul_mul_6s_11s_16_1_1_U17 : component myproject_mul_mul_6s_11s_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 11,
        dout_WIDTH => 16)
    port map (
        din0 => mul_ln1192_1_fu_1342_p0,
        din1 => p_Val2_2_fu_426_p4,
        dout => mul_ln1192_1_fu_1342_p2);

    myproject_mac_muladd_9ns_11s_16ns_16_1_1_U18 : component myproject_mac_muladd_9ns_11s_16ns_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 9,
        din1_WIDTH => 11,
        din2_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        din0 => grp_fu_1348_p0,
        din1 => p_Val2_10_fu_402_p4,
        din2 => grp_fu_1348_p2,
        dout => grp_fu_1348_p3);

    myproject_mac_muladd_6ns_11s_16s_16_1_1_U19 : component myproject_mac_muladd_6ns_11s_16s_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 11,
        din2_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        din0 => grp_fu_1357_p0,
        din1 => p_Val2_3_reg_1534,
        din2 => mul_ln1192_1_reg_1549,
        dout => grp_fu_1357_p3);

    myproject_mac_mulsub_13s_13s_16ns_16_1_1_U20 : component myproject_mac_mulsub_13s_13s_16ns_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 13,
        din1_WIDTH => 13,
        din2_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        din0 => grp_fu_1365_p0,
        din1 => grp_fu_1365_p1,
        din2 => grp_fu_1365_p2,
        dout => grp_fu_1365_p3);

    myproject_mac_muladd_8ns_11s_11ns_16_1_1_U21 : component myproject_mac_muladd_8ns_11s_11ns_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 11,
        din2_WIDTH => 11,
        dout_WIDTH => 16)
    port map (
        din0 => grp_fu_1374_p0,
        din1 => grp_fu_1374_p1,
        din2 => grp_fu_1374_p2,
        dout => grp_fu_1374_p3);

    myproject_mac_muladd_8ns_11s_14ns_18_1_1_U22 : component myproject_mac_muladd_8ns_11s_14ns_18_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 11,
        din2_WIDTH => 14,
        dout_WIDTH => 18)
    port map (
        din0 => grp_fu_1383_p0,
        din1 => p_Val2_10_reg_1502,
        din2 => grp_fu_1383_p2,
        dout => grp_fu_1383_p3);

    myproject_mac_muladd_8ns_11s_9ns_16_1_1_U23 : component myproject_mac_muladd_8ns_11s_9ns_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 11,
        din2_WIDTH => 9,
        dout_WIDTH => 16)
    port map (
        din0 => grp_fu_1391_p0,
        din1 => grp_fu_1391_p1,
        din2 => grp_fu_1391_p2,
        dout => grp_fu_1391_p3);

    myproject_mac_muladd_18s_11s_21ns_21_1_1_U24 : component myproject_mac_muladd_18s_11s_21ns_21_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 11,
        din2_WIDTH => 21,
        dout_WIDTH => 21)
    port map (
        din0 => ret_V_20_reg_1597,
        din1 => p_Val2_10_reg_1502_pp0_iter1_reg,
        din2 => grp_fu_1400_p2,
        dout => grp_fu_1400_p3);

    myproject_mul_mul_11s_11s_22_1_1_U25 : component myproject_mul_mul_11s_11s_22_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 11,
        din1_WIDTH => 11,
        dout_WIDTH => 22)
    port map (
        din0 => r_V_13_fu_1409_p0,
        din1 => r_V_13_fu_1409_p1,
        dout => r_V_13_fu_1409_p2);

    myproject_mul_mul_13s_13s_26_1_1_U26 : component myproject_mul_mul_13s_13s_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 13,
        din1_WIDTH => 13,
        dout_WIDTH => 26)
    port map (
        din0 => r_V_15_fu_1415_p0,
        din1 => r_V_15_fu_1415_p1,
        dout => r_V_15_fu_1415_p2);

    myproject_mul_mul_6s_11s_16_1_1_U27 : component myproject_mul_mul_6s_11s_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 11,
        dout_WIDTH => 16)
    port map (
        din0 => mul_ln728_fu_1421_p0,
        din1 => mul_ln728_fu_1421_p1,
        dout => mul_ln728_fu_1421_p2);

    myproject_mac_mul_sub_12s_7s_12s_18_1_1_U28 : component myproject_mac_mul_sub_12s_7s_12s_18_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 7,
        din2_WIDTH => 12,
        dout_WIDTH => 18)
    port map (
        din0 => ret_V_fu_870_p2,
        din1 => p_4_reg_1622,
        din2 => tmp_7_fu_883_p3,
        dout => grp_fu_1426_p3);

    myproject_mac_mulsub_11s_11s_16s_21_1_1_U29 : component myproject_mac_mulsub_11s_11s_16s_21_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 11,
        din1_WIDTH => 11,
        din2_WIDTH => 16,
        dout_WIDTH => 21)
    port map (
        din0 => p_Val2_2_reg_1522_pp0_iter3_reg,
        din1 => p_Val2_2_reg_1522_pp0_iter3_reg,
        din2 => rhs_V_7_fu_900_p3,
        dout => grp_fu_1434_p3);

    myproject_mul_mul_11s_11s_22_1_1_U30 : component myproject_mul_mul_11s_11s_22_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 11,
        din1_WIDTH => 11,
        dout_WIDTH => 22)
    port map (
        din0 => r_V_10_fu_1442_p0,
        din1 => r_V_10_fu_1442_p1,
        dout => r_V_10_fu_1442_p2);

    myproject_mac_muladd_11s_7s_16s_18_1_1_U31 : component myproject_mac_muladd_11s_7s_16s_18_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 11,
        din1_WIDTH => 7,
        din2_WIDTH => 16,
        dout_WIDTH => 18)
    port map (
        din0 => p_Val2_1_reg_1513_pp0_iter3_reg,
        din1 => p_3_reg_1632,
        din2 => rhs_V_7_fu_900_p3,
        dout => grp_fu_1448_p3);

    myproject_mac_muladd_6s_16s_21s_22_1_1_U32 : component myproject_mac_muladd_6s_16s_21s_22_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 16,
        din2_WIDTH => 21,
        dout_WIDTH => 22)
    port map (
        din0 => grp_fu_1456_p0,
        din1 => r_V_17_fu_939_p2,
        din2 => lhs_V_6_fu_949_p3,
        dout => grp_fu_1456_p3);

    myproject_am_addmul_13s_14s_18s_36_1_1_U33 : component myproject_am_addmul_13s_14s_18s_36_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 13,
        din1_WIDTH => 14,
        din2_WIDTH => 18,
        dout_WIDTH => 36)
    port map (
        din0 => tmp_fu_1015_p3,
        din1 => r_V_35_fu_1005_p2,
        din2 => ret_V_6_reg_1668,
        dout => grp_fu_1464_p3);

    myproject_mac_mulsub_18s_22s_31ns_31_1_1_U34 : component myproject_mac_mulsub_18s_22s_31ns_31_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 22,
        din2_WIDTH => 31,
        dout_WIDTH => 31)
    port map (
        din0 => ret_V_9_reg_1688,
        din1 => r_V_10_reg_1683,
        din2 => grp_fu_1472_p2,
        dout => grp_fu_1472_p3);

    myproject_mul_mul_22s_14s_38_1_1_U35 : component myproject_mul_mul_22s_14s_38_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 22,
        din1_WIDTH => 14,
        dout_WIDTH => 38)
    port map (
        din0 => ret_V_18_fu_1092_p2,
        din1 => r_V_35_fu_1005_p2,
        dout => r_V_18_fu_1481_p2);

    myproject_mul_mul_16s_14s_30_1_1_U36 : component myproject_mul_mul_16s_14s_30_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 30)
    port map (
        din0 => r_V_21_fu_1108_p2,
        din1 => r_V_22_fu_1117_p2,
        dout => r_V_23_fu_1487_p2);

    myproject_mac_muladd_13s_7s_20s_21_1_1_U37 : component myproject_mac_muladd_13s_7s_20s_21_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 13,
        din1_WIDTH => 7,
        din2_WIDTH => 20,
        dout_WIDTH => 21)
    port map (
        din0 => add_ln1192_1_reg_1723,
        din1 => p_1_reg_1728,
        din2 => lhs_V_fu_1137_p3,
        dout => grp_fu_1493_p3);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_258_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_258_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_258_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_258_ap_ready = ap_const_logic_1)) then 
                    grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_258_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_267_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_267_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_267_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_267_ap_ready = ap_const_logic_1)) then 
                    grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_267_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_276_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_276_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_276_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_276_ap_ready = ap_const_logic_1)) then 
                    grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_276_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_285_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_285_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_285_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_285_ap_ready = ap_const_logic_1)) then 
                    grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_285_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_294_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_294_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_294_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_294_ap_ready = ap_const_logic_1)) then 
                    grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_294_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_303_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_303_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_303_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_303_ap_ready = ap_const_logic_1)) then 
                    grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_303_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_330_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_330_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_330_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_330_ap_ready = ap_const_logic_1)) then 
                    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_330_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_339_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_339_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_339_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_339_ap_ready = ap_const_logic_1)) then 
                    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_339_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_348_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_348_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_348_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_348_ap_ready = ap_const_logic_1)) then 
                    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_348_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_357_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_357_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_357_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_357_ap_ready = ap_const_logic_1)) then 
                    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_357_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_366_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_366_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_366_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_366_ap_ready = ap_const_logic_1)) then 
                    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_366_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_375_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_375_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_375_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_375_ap_ready = ap_const_logic_1)) then 
                    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_375_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_384_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_384_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_384_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_384_ap_ready = ap_const_logic_1)) then 
                    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_384_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_393_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_393_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_393_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_393_ap_ready = ap_const_logic_1)) then 
                    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_393_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    x_V_ap_vld_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                x_V_ap_vld_preg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    x_V_ap_vld_preg <= ap_const_logic_0;
                elsif ((not(((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (x_V_ap_vld = ap_const_logic_1))) then 
                    x_V_ap_vld_preg <= x_V_ap_vld;
                end if; 
            end if;
        end if;
    end process;


    x_V_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                x_V_preg <= ap_const_lv176_lc_1;
            else
                if ((not(((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (x_V_ap_vld = ap_const_logic_1))) then 
                    x_V_preg <= x_V;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                    add_ln1192_1_reg_1723(12 downto 1) <= add_ln1192_1_fu_987_p2(12 downto 1);
                    add_ln1192_reg_1663(12 downto 1) <= add_ln1192_fu_843_p2(12 downto 1);
                lhs_V_2_reg_1582_pp0_iter2_reg <= lhs_V_2_reg_1582;
                mul_ln1192_10_reg_1798 <= mul_ln1192_10_fu_1244_p2;
                mul_ln1192_11_reg_1818 <= mul_ln1192_11_fu_1282_p2;
                mul_ln1192_3_reg_1778 <= mul_ln1192_3_fu_1190_p2;
                mul_ln1192_4_reg_1808 <= mul_ln1192_4_fu_1263_p2;
                mul_ln1192_5_reg_1823 <= mul_ln1192_5_fu_1291_p2;
                mul_ln1192_7_reg_1788 <= mul_ln1192_7_fu_1212_p2;
                mul_ln1192_8_reg_1813 <= mul_ln1192_8_fu_1271_p2;
                mul_ln700_2_reg_1698 <= mul_ln700_2_fu_924_p2;
                mul_ln728_reg_1648 <= mul_ln728_fu_1421_p2;
                p_10_reg_1768 <= grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_285_ap_return;
                p_1_reg_1728 <= grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_357_ap_return;
                p_2_reg_1733 <= grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_366_ap_return;
                p_3_reg_1632 <= grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_249_ap_return;
                p_3_reg_1632_pp0_iter4_reg <= p_3_reg_1632;
                p_3_reg_1632_pp0_iter5_reg <= p_3_reg_1632_pp0_iter4_reg;
                p_3_reg_1632_pp0_iter6_reg <= p_3_reg_1632_pp0_iter5_reg;
                p_3_reg_1632_pp0_iter7_reg <= p_3_reg_1632_pp0_iter6_reg;
                p_4_reg_1622 <= grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_240_ap_return;
                p_5_reg_1758 <= grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_276_ap_return;
                p_7_reg_1718 <= grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_348_ap_return;
                p_8_reg_1743 <= grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_375_ap_return;
                p_9_reg_1783 <= grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_393_ap_return;
                p_Val2_10_reg_1502_pp0_iter2_reg <= p_Val2_10_reg_1502_pp0_iter1_reg;
                p_Val2_10_reg_1502_pp0_iter3_reg <= p_Val2_10_reg_1502_pp0_iter2_reg;
                p_Val2_1_reg_1513_pp0_iter2_reg <= p_Val2_1_reg_1513_pp0_iter1_reg;
                p_Val2_1_reg_1513_pp0_iter3_reg <= p_Val2_1_reg_1513_pp0_iter2_reg;
                p_Val2_2_reg_1522_pp0_iter2_reg <= p_Val2_2_reg_1522_pp0_iter1_reg;
                p_Val2_2_reg_1522_pp0_iter3_reg <= p_Val2_2_reg_1522_pp0_iter2_reg;
                p_Val2_3_reg_1534_pp0_iter2_reg <= p_Val2_3_reg_1534_pp0_iter1_reg;
                p_Val2_3_reg_1534_pp0_iter3_reg <= p_Val2_3_reg_1534_pp0_iter2_reg;
                p_Val2_4_reg_1678 <= grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_258_ap_return;
                p_Val2_5_reg_1627 <= grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_312_ap_return;
                p_Val2_6_reg_1673 <= grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_339_ap_return;
                p_Val2_7_reg_1554_pp0_iter2_reg <= p_Val2_7_reg_1554_pp0_iter1_reg;
                p_Val2_s_reg_1617 <= grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_231_ap_return;
                r_V_10_reg_1683 <= r_V_10_fu_1442_p2;
                r_V_13_reg_1638 <= r_V_13_fu_1409_p2;
                r_V_15_reg_1643 <= r_V_15_fu_1415_p2;
                r_V_16_reg_1703 <= r_V_16_fu_930_p2;
                r_V_18_reg_1753 <= r_V_18_fu_1481_p2;
                r_V_20_reg_1793 <= r_V_20_fu_1222_p2;
                r_V_23_reg_1763 <= r_V_23_fu_1487_p2;
                r_V_27_reg_1803 <= r_V_27_fu_1254_p2;
                    r_V_30_reg_1612(11 downto 1) <= r_V_30_fu_659_p3(11 downto 1);
                ret_V_16_reg_1653 <= ret_V_16_fu_705_p2;
                ret_V_23_reg_1713 <= ret_V_23_fu_964_p2;
                ret_V_28_reg_1658 <= ret_V_28_fu_818_p2;
                ret_V_28_reg_1658_pp0_iter5_reg <= ret_V_28_reg_1658;
                    sext_ln1118_10_reg_1577_pp0_iter2_reg(15 downto 4) <= sext_ln1118_10_reg_1577(15 downto 4);
                sext_ln728_reg_1544_pp0_iter2_reg <= sext_ln728_reg_1544_pp0_iter1_reg;
                trunc_ln708_11_reg_1833 <= ret_V_45_fu_1311_p2(45 downto 35);
                trunc_ln708_1_reg_1773 <= ret_V_31_fu_1169_p2(20 downto 10);
                trunc_ln708_1_reg_1773_pp0_iter7_reg <= trunc_ln708_1_reg_1773;
                trunc_ln708_1_reg_1773_pp0_iter8_reg <= trunc_ln708_1_reg_1773_pp0_iter7_reg;
                trunc_ln708_5_reg_1748 <= ret_V_37_fu_1076_p2(40 downto 30);
                trunc_ln708_5_reg_1748_pp0_iter6_reg <= trunc_ln708_5_reg_1748;
                trunc_ln708_5_reg_1748_pp0_iter7_reg <= trunc_ln708_5_reg_1748_pp0_iter6_reg;
                trunc_ln708_5_reg_1748_pp0_iter8_reg <= trunc_ln708_5_reg_1748_pp0_iter7_reg;
                trunc_ln708_7_reg_1607 <= grp_fu_1400_p3(20 downto 10);
                trunc_ln708_8_reg_1828 <= ret_V_41_fu_1296_p2(50 downto 40);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                lhs_V_2_reg_1582 <= lhs_V_2_fu_558_p1;
                mul_ln1192_1_reg_1549 <= mul_ln1192_1_fu_1342_p2;
                p_Val2_10_reg_1502 <= x_V_in_sig(164 downto 154);
                p_Val2_10_reg_1502_pp0_iter1_reg <= p_Val2_10_reg_1502;
                p_Val2_1_reg_1513 <= x_V_in_sig(54 downto 44);
                p_Val2_1_reg_1513_pp0_iter1_reg <= p_Val2_1_reg_1513;
                p_Val2_2_reg_1522 <= x_V_in_sig(175 downto 165);
                p_Val2_2_reg_1522_pp0_iter1_reg <= p_Val2_2_reg_1522;
                p_Val2_3_reg_1534 <= x_V_in_sig(32 downto 22);
                p_Val2_3_reg_1534_pp0_iter1_reg <= p_Val2_3_reg_1534;
                p_Val2_7_reg_1554 <= x_V_in_sig(43 downto 33);
                p_Val2_7_reg_1554_pp0_iter1_reg <= p_Val2_7_reg_1554;
                    sext_ln1118_10_reg_1577(15 downto 4) <= sext_ln1118_10_fu_526_p1(15 downto 4);
                sext_ln728_reg_1544 <= sext_ln728_fu_447_p1;
                sext_ln728_reg_1544_pp0_iter1_reg <= sext_ln728_reg_1544;
                trunc_ln708_4_reg_1587 <= grp_fu_1365_p3(15 downto 5);
                trunc_ln708_6_reg_1592 <= grp_fu_1374_p3(15 downto 5);
                trunc_ln708_9_reg_1567 <= grp_fu_1348_p3(15 downto 5);
                trunc_ln708_s_reg_1602 <= grp_fu_1391_p3(15 downto 5);
                trunc_ln_reg_1572 <= ret_V_30_fu_504_p2(15 downto 5);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then
                mul_ln1192_2_reg_1738 <= grp_fu_1464_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ret_V_20_reg_1597 <= grp_fu_1383_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then
                ret_V_38_reg_1708 <= grp_fu_1456_p3;
                ret_V_6_reg_1668 <= grp_fu_1426_p3;
                ret_V_9_reg_1688 <= grp_fu_1448_p3;
                sub_ln700_2_reg_1693 <= grp_fu_1434_p3;
            end if;
        end if;
    end process;
    sext_ln1118_10_reg_1577(3 downto 0) <= "0000";
    sext_ln1118_10_reg_1577_pp0_iter2_reg(3 downto 0) <= "0000";
    r_V_30_reg_1612(0) <= '0';
    add_ln1192_reg_1663(0) <= '0';
    add_ln1192_1_reg_1723(0) <= '0';

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln1192_1_fu_987_p2 <= std_logic_vector(signed(ap_const_lv13_1B20) + signed(ret_V_29_fu_982_p2));
    add_ln1192_21_fu_744_p2 <= std_logic_vector(unsigned(r_V_37_fu_711_p2) + unsigned(r_V_38_fu_738_p2));
    add_ln1192_fu_843_p2 <= std_logic_vector(signed(sext_ln1118_5_fu_824_p1) + signed(sext_ln1118_8_fu_839_p1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp110_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp110 <= ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp126_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp126 <= ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp138_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp138 <= ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp20_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp20 <= ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp22_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp22 <= ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp24_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp24 <= ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp26_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp26 <= ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp27_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp27 <= ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp33_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp33 <= ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp48_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp48 <= ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp49_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp49 <= ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp68_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp68 <= ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp74_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp74 <= ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp75_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp75 <= ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp78_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp78 <= ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp84_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp84 <= ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp86_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp86 <= ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp88_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp88 <= ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp96_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp96 <= ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0)));
    end process;

        ap_block_state10_pp0_stage0_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call107 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call111 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call114 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call162 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call169 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call187 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call201 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call217 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call226 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call242 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call32 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call38 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call51 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call61 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call72 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call77 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call82 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call92 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call96 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0 <= ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call107_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call107 <= ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call111_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call111 <= ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call114_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call114 <= ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call162_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call162 <= ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call169_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call169 <= ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call187_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call187 <= ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call201_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call201 <= ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call217_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call217 <= ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call226_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call226 <= ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call242_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call242 <= ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call32_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call32 <= ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call38_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call38 <= ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call51_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call51 <= ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call61_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call61 <= ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call72_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call72 <= ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call77_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call77 <= ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call82_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call82 <= ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call92_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call92 <= ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call96_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call96 <= ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0));
    end process;

        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call107 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call111 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call114 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call162 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call169 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call187 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call201 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call217 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call226 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call242 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call32 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call38 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call51 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call61 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call72 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call77 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call82 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call92 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call96 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call107 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call111 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call114 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call162 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call169 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call187 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call201 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call217 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call226 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call242 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call32 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call38 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call51 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call61 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call72 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call77 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call82 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call92 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call96 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call107 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call111 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call114 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call162 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call169 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call187 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call201 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call217 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call226 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call242 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call32 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call38 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call51 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call61 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call72 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call77 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call82 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call92 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call96 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call107 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call111 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call114 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call162 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call169 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call187 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call201 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call217 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call226 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call242 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call32 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call38 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call51 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call61 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call72 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call77 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call82 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call92 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call96 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call107 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call111 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call114 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call162 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call169 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call187 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call201 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call217 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call226 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call242 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call32 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call38 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call51 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call61 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call72 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call77 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call82 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call92 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call96 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call107 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call111 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call114 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call162 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call169 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call187 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call201 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call217 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call226 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call242 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call32 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call38 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call51 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call61 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call72 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call77 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call82 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call92 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call96 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call107 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call111 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call114 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call162 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call169 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call187 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call201 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call217 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call226 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call242 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call32 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call38 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call51 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call61 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call72 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call77 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call82 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call92 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call96 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call107 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call111 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call114 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call162 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call169 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call187 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call201 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call217 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call226 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call242 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call32 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call38 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call51 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call61 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call72 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call77 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call82 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call92 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call96 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_done_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9)
    begin
        if (((ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to8_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8)
    begin
        if (((ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to8 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to8 <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to8)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to8 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_231_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp20)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp20) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_231_ap_ce <= ap_const_logic_1;
        else 
            grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_231_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_231_ap_start_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start = ap_const_logic_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_231_ap_start <= ap_const_logic_1;
        else 
            grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_231_ap_start <= ap_const_logic_0;
        end if; 
    end process;

    grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_231_input_V <= x_V_in_sig(11 - 1 downto 0);

    grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_240_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp22)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp22) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_240_ap_ce <= ap_const_logic_1;
        else 
            grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_240_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_240_ap_start_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start = ap_const_logic_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_240_ap_start <= ap_const_logic_1;
        else 
            grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_240_ap_start <= ap_const_logic_0;
        end if; 
    end process;

    grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_240_input_V <= std_logic_vector(signed(p_Val2_10_fu_402_p4) - signed(p_Val2_1_fu_416_p4));

    grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_249_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp26)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp26) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_249_ap_ce <= ap_const_logic_1;
        else 
            grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_249_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_249_ap_start_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start = ap_const_logic_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_249_ap_start <= ap_const_logic_1;
        else 
            grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_249_ap_start <= ap_const_logic_0;
        end if; 
    end process;

    grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_249_input_V <= x_V_in_sig(32 downto 22);

    grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_258_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp49)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp49) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_258_ap_ce <= ap_const_logic_1;
        else 
            grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_258_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_258_ap_start <= grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_258_ap_start_reg;

    grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_267_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp74)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp74) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_267_ap_ce <= ap_const_logic_1;
        else 
            grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_267_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_267_ap_start <= grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_267_ap_start_reg;
    grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_267_input_V <= std_logic_vector(signed(p_Val2_2_reg_1522_pp0_iter1_reg) + signed(p_Val2_1_reg_1513_pp0_iter1_reg));

    grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_276_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp88)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp88) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_276_ap_ce <= ap_const_logic_1;
        else 
            grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_276_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_276_ap_start <= grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_276_ap_start_reg;

    grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_285_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp96)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp96) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_285_ap_ce <= ap_const_logic_1;
        else 
            grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_285_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_285_ap_start <= grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_285_ap_start_reg;

    grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_294_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp126)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp126) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_294_ap_ce <= ap_const_logic_1;
        else 
            grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_294_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_294_ap_start <= grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_294_ap_start_reg;

    grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_303_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp138)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp138) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_303_ap_ce <= ap_const_logic_1;
        else 
            grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_303_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_303_ap_start <= grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_303_ap_start_reg;
    grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_303_input_V <= ret_V_44_fu_750_p2(15 downto 5);
    grp_fu_1348_p0 <= ap_const_lv16_9C(9 - 1 downto 0);
    grp_fu_1348_p2 <= (p_Val2_7_fu_470_p4 & ap_const_lv5_0);
    grp_fu_1357_p0 <= ap_const_lv16_16(6 - 1 downto 0);
    grp_fu_1365_p0 <= sext_ln1118_16_fu_580_p1(13 - 1 downto 0);
    grp_fu_1365_p1 <= sext_ln1118_16_fu_580_p1(13 - 1 downto 0);
    grp_fu_1365_p2 <= (p_Val2_3_reg_1534 & ap_const_lv5_0);
    grp_fu_1374_p0 <= ap_const_lv16_4B(8 - 1 downto 0);
    grp_fu_1374_p1 <= sext_ln1118_18_fu_600_p1(11 - 1 downto 0);
    grp_fu_1374_p2 <= ap_const_lv16_360(11 - 1 downto 0);
    grp_fu_1383_p0 <= ap_const_lv18_4B(8 - 1 downto 0);
    grp_fu_1383_p2 <= ap_const_lv18_11A0(14 - 1 downto 0);
    grp_fu_1391_p0 <= ap_const_lv16_5B(8 - 1 downto 0);
    grp_fu_1391_p1 <= sext_ln1118_18_fu_600_p1(11 - 1 downto 0);
    grp_fu_1391_p2 <= ap_const_lv16_A0(9 - 1 downto 0);
    grp_fu_1400_p2 <= (p_Val2_7_reg_1554_pp0_iter1_reg & ap_const_lv10_0);
    grp_fu_1456_p0 <= ap_const_lv22_3FFFEB(6 - 1 downto 0);
    grp_fu_1472_p2 <= (sub_ln700_2_reg_1693 & ap_const_lv10_0);

    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_312_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp24)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp24) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_312_ap_ce <= ap_const_logic_1;
        else 
            grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_312_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_312_ap_start_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start = ap_const_logic_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_312_ap_start <= ap_const_logic_1;
        else 
            grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_312_ap_start <= ap_const_logic_0;
        end if; 
    end process;

    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_312_input_V <= std_logic_vector(signed(ap_const_lv11_7F3) + signed(p_Val2_3_fu_436_p4));

    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_321_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp27)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp27) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_321_ap_ce <= ap_const_logic_1;
        else 
            grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_321_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_321_ap_start_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start = ap_const_logic_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_321_ap_start <= ap_const_logic_1;
        else 
            grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_321_ap_start <= ap_const_logic_0;
        end if; 
    end process;

    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_321_input_V <= x_V_in_sig(43 downto 33);

    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_330_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp33)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp33) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_330_ap_ce <= ap_const_logic_1;
        else 
            grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_330_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_330_ap_start <= grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_330_ap_start_reg;

    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_339_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp48)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp48) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_339_ap_ce <= ap_const_logic_1;
        else 
            grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_339_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_339_ap_start <= grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_339_ap_start_reg;
    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_339_input_V <= r_V_33_fu_541_p2(15 downto 5);

    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_348_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp68)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp68) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_348_ap_ce <= ap_const_logic_1;
        else 
            grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_348_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_348_ap_start <= grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_348_ap_start_reg;

    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_357_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp75)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp75) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_357_ap_ce <= ap_const_logic_1;
        else 
            grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_357_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_357_ap_start <= grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_357_ap_start_reg;

    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_366_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp78)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp78) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_366_ap_ce <= ap_const_logic_1;
        else 
            grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_366_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_366_ap_start <= grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_366_ap_start_reg;
    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_366_input_V <= std_logic_vector(unsigned(ap_const_lv11_9) + unsigned(sub_ln703_fu_626_p2));

    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_375_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp84)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp84) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_375_ap_ce <= ap_const_logic_1;
        else 
            grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_375_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_375_ap_start <= grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_375_ap_start_reg;

    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_384_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp86)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp86) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_384_ap_ce <= ap_const_logic_1;
        else 
            grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_384_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_384_ap_start <= grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_384_ap_start_reg;

    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_393_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp110)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp110) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_393_ap_ce <= ap_const_logic_1;
        else 
            grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_393_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_393_ap_start <= grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_393_ap_start_reg;
    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_393_input_V <= std_logic_vector(signed(ap_const_lv11_7FE) + signed(p_Val2_7_reg_1554_pp0_iter2_reg));
        lhs_V_2_fu_558_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_10_reg_1502),12));

        lhs_V_3_fu_687_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_34_fu_682_p2),13));

        lhs_V_4_fu_570_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_35_fu_564_p2),13));

    lhs_V_6_fu_949_p3 <= (mul_ln728_reg_1648 & ap_const_lv5_0);
    lhs_V_fu_1137_p3 <= (ret_V_28_reg_1658_pp0_iter5_reg & ap_const_lv5_0);
    mul_ln1192_10_fu_1244_p0 <= r_V_23_reg_1763;
    mul_ln1192_10_fu_1244_p1 <= r_V_24_fu_1231_p2;
    mul_ln1192_10_fu_1244_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln1192_10_fu_1244_p0) * signed(mul_ln1192_10_fu_1244_p1))), 44));
    mul_ln1192_11_fu_1282_p0 <= mul_ln1192_10_reg_1798;
    mul_ln1192_11_fu_1282_p1 <= r_V_27_reg_1803;
    mul_ln1192_11_fu_1282_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln1192_11_fu_1282_p0) * signed(mul_ln1192_11_fu_1282_p1))), 46));
    mul_ln1192_1_fu_1342_p0 <= ap_const_lv16_FFEA(6 - 1 downto 0);
    mul_ln1192_3_fu_1190_p0 <= mul_ln1192_2_reg_1738(33 - 1 downto 0);
    mul_ln1192_3_fu_1190_p1 <= p_8_reg_1743;
    mul_ln1192_3_fu_1190_p2 <= std_logic_vector(IEEE.numeric_std.resize(signed(std_logic_vector(signed(mul_ln1192_3_fu_1190_p0) * signed(mul_ln1192_3_fu_1190_p1))), 41));
    mul_ln1192_4_fu_1263_p0 <= mul_ln1192_3_reg_1778(40 - 1 downto 0);
    mul_ln1192_4_fu_1263_p1 <= p_9_reg_1783;
    mul_ln1192_4_fu_1263_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln1192_4_fu_1263_p0) * signed(mul_ln1192_4_fu_1263_p1))), 41));
    mul_ln1192_5_fu_1291_p1 <= p_3_reg_1632_pp0_iter7_reg;
    mul_ln1192_5_fu_1291_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln1192_4_reg_1808) * signed(mul_ln1192_5_fu_1291_p1))), 41));
    mul_ln1192_7_fu_1212_p0 <= r_V_18_reg_1753(36 - 1 downto 0);
    mul_ln1192_7_fu_1212_p1 <= r_V_19_fu_1199_p2;
    mul_ln1192_7_fu_1212_p2 <= std_logic_vector(IEEE.numeric_std.resize(signed(std_logic_vector(signed(mul_ln1192_7_fu_1212_p0) * signed(mul_ln1192_7_fu_1212_p1))), 51));
    mul_ln1192_8_fu_1271_p0 <= mul_ln1192_7_reg_1788(50 - 1 downto 0);
    mul_ln1192_8_fu_1271_p1 <= r_V_20_reg_1793;
    mul_ln1192_8_fu_1271_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln1192_8_fu_1271_p0) * signed(mul_ln1192_8_fu_1271_p1))), 51));
    mul_ln700_2_fu_924_p0 <= r_V_15_reg_1643;
    mul_ln700_2_fu_924_p1 <= r_V_13_reg_1638;
    mul_ln700_2_fu_924_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln700_2_fu_924_p0) * signed(mul_ln700_2_fu_924_p1))), 41));
    mul_ln700_3_fu_1046_p1 <= r_V_16_reg_1703;
    mul_ln700_3_fu_1046_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln700_2_reg_1698) * signed(mul_ln700_3_fu_1046_p1))), 41));
    mul_ln728_fu_1421_p0 <= ap_const_lv16_FFEB(6 - 1 downto 0);
    mul_ln728_fu_1421_p1 <= sext_ln728_reg_1544_pp0_iter2_reg(11 - 1 downto 0);
    p_Val2_10_fu_402_p4 <= x_V_in_sig(164 downto 154);
    p_Val2_1_fu_416_p4 <= x_V_in_sig(54 downto 44);
    p_Val2_2_fu_426_p4 <= x_V_in_sig(175 downto 165);
    p_Val2_3_fu_436_p4 <= x_V_in_sig(32 downto 22);
    p_Val2_7_fu_470_p4 <= x_V_in_sig(43 downto 33);
    r_V_10_fu_1442_p0 <= r_V_9_fu_849_p1(11 - 1 downto 0);
    r_V_10_fu_1442_p1 <= r_V_9_fu_849_p1(11 - 1 downto 0);
        r_V_12_fu_676_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_7_reg_1554_pp0_iter2_reg),22));

    r_V_13_fu_1409_p0 <= r_V_12_fu_676_p1(11 - 1 downto 0);
    r_V_13_fu_1409_p1 <= r_V_12_fu_676_p1(11 - 1 downto 0);
        r_V_14_fu_697_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_11_fu_691_p2),26));

    r_V_15_fu_1415_p0 <= r_V_14_fu_697_p1(13 - 1 downto 0);
    r_V_15_fu_1415_p1 <= r_V_14_fu_697_p1(13 - 1 downto 0);
    r_V_16_fu_930_p0 <= sext_ln1118_7_fu_827_p1(7 - 1 downto 0);
    r_V_16_fu_930_p1 <= sext_ln1118_7_fu_827_p1(7 - 1 downto 0);
    r_V_16_fu_930_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_16_fu_930_p0) * signed(r_V_16_fu_930_p1))), 14));
    r_V_17_fu_939_p0 <= sext_ln1116_4_fu_936_p1(8 - 1 downto 0);
    r_V_17_fu_939_p1 <= sext_ln1116_4_fu_936_p1(8 - 1 downto 0);
    r_V_17_fu_939_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_17_fu_939_p0) * signed(r_V_17_fu_939_p1))), 16));
    r_V_19_fu_1199_p0 <= sext_ln1116_5_fu_1196_p1(7 - 1 downto 0);
    r_V_19_fu_1199_p1 <= sext_ln1116_5_fu_1196_p1(7 - 1 downto 0);
    r_V_19_fu_1199_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_19_fu_1199_p0) * signed(r_V_19_fu_1199_p1))), 14));
    r_V_20_fu_1222_p0 <= sext_ln1116_6_fu_1218_p1(7 - 1 downto 0);
    r_V_20_fu_1222_p1 <= sext_ln1116_6_fu_1218_p1(7 - 1 downto 0);
    r_V_20_fu_1222_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_20_fu_1222_p0) * signed(r_V_20_fu_1222_p1))), 14));
    r_V_21_fu_1108_p0 <= sext_ln1116_7_fu_1105_p1(8 - 1 downto 0);
    r_V_21_fu_1108_p1 <= sext_ln1116_7_fu_1105_p1(8 - 1 downto 0);
    r_V_21_fu_1108_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_21_fu_1108_p0) * signed(r_V_21_fu_1108_p1))), 16));
    r_V_22_fu_1117_p0 <= sext_ln1116_8_fu_1114_p1(7 - 1 downto 0);
    r_V_22_fu_1117_p1 <= sext_ln1116_8_fu_1114_p1(7 - 1 downto 0);
    r_V_22_fu_1117_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_22_fu_1117_p0) * signed(r_V_22_fu_1117_p1))), 14));
    r_V_24_fu_1231_p0 <= sext_ln1116_10_fu_1228_p1(7 - 1 downto 0);
    r_V_24_fu_1231_p1 <= sext_ln1116_10_fu_1228_p1(7 - 1 downto 0);
    r_V_24_fu_1231_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_24_fu_1231_p0) * signed(r_V_24_fu_1231_p1))), 14));
    r_V_27_fu_1254_p0 <= sext_ln1116_11_fu_1250_p1(7 - 1 downto 0);
    r_V_27_fu_1254_p1 <= sext_ln1116_11_fu_1250_p1(7 - 1 downto 0);
    r_V_27_fu_1254_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_27_fu_1254_p0) * signed(r_V_27_fu_1254_p1))), 14));
    r_V_28_fu_781_p2 <= std_logic_vector(signed(sext_ln1118_1_fu_777_p1) + signed(sext_ln1118_fu_767_p1));
    r_V_29_fu_804_p2 <= std_logic_vector(signed(sext_ln1118_4_fu_800_p1) + signed(sext_ln1118_3_fu_790_p1));
    r_V_30_fu_659_p3 <= (p_Val2_2_reg_1522_pp0_iter2_reg & ap_const_lv1_0);
    r_V_31_fu_1151_p0 <= sext_ln1116_fu_1148_p1(7 - 1 downto 0);
    r_V_31_fu_1151_p1 <= sext_ln1116_fu_1148_p1(7 - 1 downto 0);
    r_V_31_fu_1151_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_31_fu_1151_p0) * signed(r_V_31_fu_1151_p1))), 14));
    r_V_32_fu_855_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(r_V_fu_852_p1));
    r_V_33_fu_541_p2 <= std_logic_vector(signed(sext_ln1118_10_fu_526_p1) - signed(sext_ln1118_11_fu_537_p1));
    r_V_34_fu_996_p2 <= std_logic_vector(unsigned(ap_const_lv8_0) - unsigned(sext_ln1253_fu_993_p1));
    r_V_35_fu_1005_p0 <= sext_ln1116_1_fu_1002_p1(7 - 1 downto 0);
    r_V_35_fu_1005_p1 <= sext_ln1116_1_fu_1002_p1(7 - 1 downto 0);
    r_V_35_fu_1005_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_35_fu_1005_p0) * signed(r_V_35_fu_1005_p1))), 14));
    r_V_37_fu_711_p2 <= std_logic_vector(signed(sext_ln1118_10_reg_1577_pp0_iter2_reg) - signed(sext_ln1118_6_fu_666_p1));
    r_V_38_fu_738_p2 <= std_logic_vector(signed(sext_ln1118_20_fu_723_p1) - signed(sext_ln1118_21_fu_734_p1));
        r_V_9_fu_849_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_3_reg_1534_pp0_iter3_reg),22));

        r_V_fu_852_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_2_reg_1522_pp0_iter3_reg),12));

    ret_V_11_fu_691_p2 <= std_logic_vector(unsigned(ap_const_lv13_11) + unsigned(lhs_V_3_fu_687_p1));
    ret_V_13_fu_574_p2 <= std_logic_vector(unsigned(ap_const_lv13_16) + unsigned(lhs_V_4_fu_570_p1));
    ret_V_16_fu_705_p2 <= std_logic_vector(unsigned(ap_const_lv8_D) + unsigned(sext_ln703_10_fu_701_p1));
    ret_V_18_fu_1092_p2 <= std_logic_vector(unsigned(ap_const_lv22_D400) + unsigned(ret_V_38_reg_1708));
    ret_V_23_fu_964_p2 <= std_logic_vector(unsigned(ap_const_lv8_F) + unsigned(sext_ln703_11_fu_960_p1));
    ret_V_28_fu_818_p2 <= std_logic_vector(signed(sext_ln703_1_fu_810_p1) - signed(sext_ln703_2_fu_814_p1));
    ret_V_29_fu_982_p2 <= std_logic_vector(unsigned(add_ln1192_reg_1663) - unsigned(sext_ln1193_fu_978_p1));
    ret_V_30_fu_504_p2 <= std_logic_vector(unsigned(ap_const_lv16_320) + unsigned(grp_fu_1357_p3));
    ret_V_31_fu_1169_p2 <= std_logic_vector(signed(rhs_V_fu_1165_p1) + signed(grp_fu_1493_p3));
    ret_V_32_fu_864_p2 <= std_logic_vector(unsigned(r_V_32_fu_855_p2) - unsigned(sext_ln703_4_fu_861_p1));
    ret_V_33_fu_1326_p2 <= std_logic_vector(signed(ap_const_lv41_1F900000000) + signed(mul_ln1192_5_reg_1823));
    ret_V_34_fu_682_p2 <= std_logic_vector(signed(lhs_V_2_reg_1582_pp0_iter2_reg) - signed(rhs_V_2_fu_679_p1));
    ret_V_35_fu_564_p2 <= std_logic_vector(signed(lhs_V_2_fu_558_p1) - signed(rhs_V_3_fu_561_p1));
    ret_V_37_fu_1076_p2 <= std_logic_vector(signed(rhs_V_4_fu_1072_p1) + signed(sub_ln700_1_fu_1058_p2));
    ret_V_41_fu_1296_p2 <= std_logic_vector(signed(ap_const_lv51_7E10000000000) + signed(mul_ln1192_8_reg_1813));
    ret_V_44_fu_750_p2 <= std_logic_vector(unsigned(ap_const_lv16_180) + unsigned(add_ln1192_21_fu_744_p2));
    ret_V_45_fu_1311_p2 <= std_logic_vector(signed(ap_const_lv46_3F0000000000) + signed(mul_ln1192_11_reg_1818));
    ret_V_fu_870_p2 <= std_logic_vector(unsigned(ap_const_lv12_67) + unsigned(ret_V_32_fu_864_p2));
        rhs_V_2_fu_679_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_1_reg_1513_pp0_iter2_reg),12));

        rhs_V_3_fu_561_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_7_reg_1554),12));

        rhs_V_4_fu_1072_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_s_fu_1064_p3),41));

    rhs_V_7_fu_900_p3 <= (p_Val2_2_reg_1522_pp0_iter3_reg & ap_const_lv5_0);
        rhs_V_fu_1165_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_6_fu_1157_p3),21));

        sext_ln1116_10_fu_1228_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_10_reg_1768),14));

        sext_ln1116_11_fu_1250_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_303_ap_return),14));

        sext_ln1116_1_fu_1002_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_4_reg_1678),14));

        sext_ln1116_4_fu_936_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_16_reg_1653),16));

        sext_ln1116_5_fu_1196_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_5_reg_1758),14));

        sext_ln1116_6_fu_1218_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_294_ap_return),14));

        sext_ln1116_7_fu_1105_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_23_reg_1713),16));

        sext_ln1116_8_fu_1114_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_7_reg_1718),14));

        sext_ln1116_fu_1148_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_2_reg_1733),14));

        sext_ln1118_10_fu_526_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1118_5_fu_519_p3),16));

        sext_ln1118_11_fu_537_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1118_6_fu_530_p3),16));

        sext_ln1118_16_fu_580_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_13_fu_574_p2),16));

        sext_ln1118_18_fu_600_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_7_reg_1554),16));

        sext_ln1118_1_fu_777_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln_fu_770_p3),14));

        sext_ln1118_20_fu_723_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1118_7_fu_716_p3),16));

        sext_ln1118_21_fu_734_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1118_8_fu_727_p3),16));

        sext_ln1118_3_fu_790_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_1_reg_1513_pp0_iter3_reg),14));

        sext_ln1118_4_fu_800_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1118_1_fu_793_p3),14));

        sext_ln1118_5_fu_824_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_30_reg_1612),13));

        sext_ln1118_6_fu_666_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_30_fu_659_p3),16));

    sext_ln1118_7_fu_827_p0 <= grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_330_ap_return;
        sext_ln1118_7_fu_827_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln1118_7_fu_827_p0),14));

        sext_ln1118_8_fu_839_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_4_fu_831_p3),13));

        sext_ln1118_fu_767_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_10_reg_1502_pp0_iter3_reg),14));

        sext_ln1193_fu_978_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_5_fu_970_p3),13));

        sext_ln1253_fu_993_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_6_reg_1673),8));

        sext_ln703_10_fu_701_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_321_ap_return),8));

    sext_ln703_11_fu_960_p0 <= grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_258_ap_return;
        sext_ln703_11_fu_960_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln703_11_fu_960_p0),8));

        sext_ln703_1_fu_810_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_28_fu_781_p2),15));

        sext_ln703_2_fu_814_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_29_fu_804_p2),15));

        sext_ln703_4_fu_861_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_s_reg_1617),12));

        sext_ln728_fu_447_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_2_fu_426_p4),16));

    shl_ln1118_1_fu_793_p3 <= (p_Val2_1_reg_1513_pp0_iter3_reg & ap_const_lv2_0);
    shl_ln1118_5_fu_519_p3 <= (p_Val2_2_reg_1522 & ap_const_lv4_0);
    shl_ln1118_6_fu_530_p3 <= (p_Val2_2_reg_1522 & ap_const_lv2_0);
    shl_ln1118_7_fu_716_p3 <= (p_Val2_7_reg_1554_pp0_iter2_reg & ap_const_lv4_0);
    shl_ln1118_8_fu_727_p3 <= (p_Val2_7_reg_1554_pp0_iter2_reg & ap_const_lv1_0);
    shl_ln700_1_fu_1051_p3 <= (grp_fu_1472_p3 & ap_const_lv10_0);
    shl_ln_fu_770_p3 <= (p_Val2_10_reg_1502_pp0_iter3_reg & ap_const_lv2_0);
    sub_ln700_1_fu_1058_p2 <= std_logic_vector(unsigned(shl_ln700_1_fu_1051_p3) - unsigned(mul_ln700_3_fu_1046_p2));
    sub_ln703_fu_626_p2 <= std_logic_vector(unsigned(p_Val2_10_reg_1502_pp0_iter1_reg) - unsigned(p_Val2_3_reg_1534_pp0_iter1_reg));
    tmp_4_fu_831_p1 <= grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_330_ap_return;
    tmp_4_fu_831_p3 <= (tmp_4_fu_831_p1 & ap_const_lv1_0);
    tmp_5_fu_970_p3 <= (grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_267_ap_return & ap_const_lv1_0);
    tmp_6_fu_1157_p3 <= (r_V_31_fu_1151_p2 & ap_const_lv5_0);
    tmp_7_fu_883_p3 <= (p_Val2_5_reg_1627 & ap_const_lv5_0);
    tmp_fu_1015_p3 <= (r_V_34_fu_996_p2 & ap_const_lv5_0);
    tmp_s_fu_1064_p3 <= (grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_384_ap_return & ap_const_lv30_0);

    x_V_ap_vld_in_sig_assign_proc : process(x_V_ap_vld, x_V_ap_vld_preg)
    begin
        if ((x_V_ap_vld = ap_const_logic_1)) then 
            x_V_ap_vld_in_sig <= x_V_ap_vld;
        else 
            x_V_ap_vld_in_sig <= x_V_ap_vld_preg;
        end if; 
    end process;


    x_V_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, x_V_ap_vld, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start = ap_const_logic_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_V_blk_n <= x_V_ap_vld;
        else 
            x_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    x_V_in_sig_assign_proc : process(x_V_ap_vld, x_V, x_V_preg)
    begin
        if ((x_V_ap_vld = ap_const_logic_1)) then 
            x_V_in_sig <= x_V;
        else 
            x_V_in_sig <= x_V_preg;
        end if; 
    end process;

    y_0_V <= trunc_ln708_1_reg_1773_pp0_iter8_reg;

    y_0_V_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            y_0_V_ap_vld <= ap_const_logic_1;
        else 
            y_0_V_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    y_1_V <= ret_V_33_fu_1326_p2(40 downto 30);

    y_1_V_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            y_1_V_ap_vld <= ap_const_logic_1;
        else 
            y_1_V_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    y_2_V <= trunc_ln708_5_reg_1748_pp0_iter8_reg;

    y_2_V_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            y_2_V_ap_vld <= ap_const_logic_1;
        else 
            y_2_V_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    y_3_V <= trunc_ln708_8_reg_1828;

    y_3_V_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            y_3_V_ap_vld <= ap_const_logic_1;
        else 
            y_3_V_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    y_4_V <= trunc_ln708_11_reg_1833;

    y_4_V_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            y_4_V_ap_vld <= ap_const_logic_1;
        else 
            y_4_V_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

end behav;
