// Seed: 1554159430
module module_0 (
    output wor id_0,
    output tri0 id_1,
    input wire id_2,
    output tri1 id_3,
    output wire id_4,
    output supply0 id_5
    , id_26,
    output wand id_6,
    input tri1 id_7,
    input wire id_8,
    input supply0 id_9,
    output wand id_10,
    input tri1 id_11,
    input tri0 id_12,
    input uwire id_13,
    output wand id_14,
    output wand id_15,
    input wor id_16,
    input wire id_17,
    input tri id_18,
    output tri id_19,
    input wire id_20,
    input wand id_21,
    input wand id_22,
    input tri1 id_23,
    input supply1 id_24
);
  logic [-1 'b0 : -1] id_27;
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    output tri id_1,
    input wire id_2,
    input supply0 id_3,
    input tri id_4,
    input uwire id_5,
    output wire id_6,
    input tri1 id_7,
    input uwire id_8
);
  assign id_6 = id_4;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_4,
      id_1,
      id_6,
      id_1,
      id_6,
      id_0,
      id_3,
      id_2,
      id_1,
      id_0,
      id_5,
      id_4,
      id_1,
      id_1,
      id_2,
      id_4,
      id_8,
      id_6,
      id_2,
      id_2,
      id_2,
      id_5,
      id_2
  );
endmodule
