library ieee;
use ieee.std_logic_1164.all;

------------------------------------------------------------
-- Entity declaration for testbench
------------------------------------------------------------
entity tb_mux_3bit_4to1 is
    -- Entity of testbench is always empty
end entity tb_mux_3bit_4to1;

------------------------------------------------------------
-- Architecture body for testbench
------------------------------------------------------------
architecture testbench of tb_mux_3bit_4to1 is
    
    signal s_sel         : std_logic_vector(2 - 1 downto 0);
    signal s_a           : std_logic_vector(3 - 1 downto 0);
    signal s_b           : std_logic_vector(3 - 1 downto 0);
    signal s_c           : std_logic_vector(3 - 1 downto 0);
    signal s_d           : std_logic_vector(3 - 1 downto 0);
    signal s_f           : std_logic_vector(3 - 1 downto 0);

begin
    uut_mux_3bit_4to1 : entity work.mux_3bit_4to1
        port map(
            sel_i         => s_sel,
            a_i           => s_a,
            b_i           => s_b,
            c_i           => s_c,
            d_i           => s_d,
            f_o           => s_f
        );

    --------------------------------------------------------
    -- Data generation process
    --------------------------------------------------------
    p_stimulus : process
	begin
        -- Report a note at the beginning of stimulus process
        report "Stimulus process started" severity note;

        s_d <= "001";
        s_c <= "010";
        s_b <= "011";
        s_a <= "100";
        
        s_sel <= "00";
        wait for 100 ns;
        -- Expected output
        assert ((s_f = "100"))
        -- If false, then report an error
        report "Assert for SEL = 00 FAILED" severity error;
        
        
        s_sel <= "01";
        wait for 100 ns;
        -- Expected output
        assert ((s_f = "011"))
        -- If false, then report an error
        report "Assert for SEL = 01 FAILED" severity error;
        
        
        s_sel <= "10";
        wait for 100 ns;
        -- Expected output
        assert ((s_f = "010"))
        -- If false, then report an error
        report "Assert for SEL = 10 FAILED" severity error;
        
        
        s_sel <= "11";
        wait for 100 ns;
        -- Expected output
        assert ((s_f = "001"))
        -- If false, then report an error
        report "Assert for SEL = 11 FAILED" severity error;
        

        -- Report a note at the end of stimulus process
        report "Stimulus process finished" severity note;
        wait;
    end process p_stimulus;

end architecture testbench;
