//--------------------------------------------------------------------------------
// Auto-generated by Migen (a5cc037) & LiteX (0431af72) on 2020-11-23 12:57:56
//--------------------------------------------------------------------------------
module top (
    output reg serial_tx,
    input wire serial_rx,
    input wire cpu_reset,
    (* dont_touch = "true" *) input wire clk100,
    output wire [14:0] ddram_a,
    output wire [2:0] ddram_ba,
    output wire ddram_ras_n,
    output wire ddram_cas_n,
    output wire ddram_we_n,
    output wire [1:0] ddram_dm,
    inout wire [15:0] ddram_dq,
    inout wire [1:0] ddram_dqs_p,
    inout wire [1:0] ddram_dqs_n,
    output wire ddram_clk_p,
    output wire ddram_clk_n,
    output wire ddram_cke,
    output wire ddram_odt,
    output wire ddram_reset_n,
    output wire eth_clocks_tx,
    (* dont_touch = "true" *) input wire eth_clocks_rx,
    output wire eth_rst_n,
    input wire eth_int_n,
    inout wire eth_mdio,
    output wire eth_mdc,
    input wire eth_rx_ctl,
    input wire [3:0] eth_rx_data,
    output wire eth_tx_ctl,
    output wire [3:0] eth_tx_data,
    output reg user_led0,
    output reg user_led1,
    output reg user_led2,
    output reg user_led3,
    output reg user_led4,
    output reg user_led5,
    output reg user_led6,
    output reg user_led7
);

  reg main_soclinux_soccontroller_reset_storage = 1'd0;
  reg main_soclinux_soccontroller_reset_re = 1'd0;
  reg [31:0] main_soclinux_soccontroller_scratch_storage = 32'd305419896;
  reg main_soclinux_soccontroller_scratch_re = 1'd0;
  wire [31:0] main_soclinux_soccontroller_bus_errors_status;
  wire main_soclinux_soccontroller_bus_errors_we;
  reg main_soclinux_soccontroller_bus_errors_re = 1'd0;
  wire main_soclinux_soccontroller_reset;
  wire main_soclinux_soccontroller_bus_error;
  reg [31:0] main_soclinux_soccontroller_bus_errors = 32'd0;
  wire main_soclinux_cpu_reset;
  reg [31:0] main_soclinux_cpu_interrupt0 = 32'd0;
  wire [29:0] main_soclinux_cpu_ibus_adr;
  wire [31:0] main_soclinux_cpu_ibus_dat_w;
  wire [31:0] main_soclinux_cpu_ibus_dat_r;
  wire [3:0] main_soclinux_cpu_ibus_sel;
  wire main_soclinux_cpu_ibus_cyc;
  wire main_soclinux_cpu_ibus_stb;
  wire main_soclinux_cpu_ibus_ack;
  wire main_soclinux_cpu_ibus_we;
  wire [2:0] main_soclinux_cpu_ibus_cti;
  wire [1:0] main_soclinux_cpu_ibus_bte;
  wire main_soclinux_cpu_ibus_err;
  wire [29:0] main_soclinux_cpu_dbus_adr;
  wire [31:0] main_soclinux_cpu_dbus_dat_w;
  wire [31:0] main_soclinux_cpu_dbus_dat_r;
  wire [3:0] main_soclinux_cpu_dbus_sel;
  wire main_soclinux_cpu_dbus_cyc;
  wire main_soclinux_cpu_dbus_stb;
  wire main_soclinux_cpu_dbus_ack;
  wire main_soclinux_cpu_dbus_we;
  wire [2:0] main_soclinux_cpu_dbus_cti;
  wire [1:0] main_soclinux_cpu_dbus_bte;
  wire main_soclinux_cpu_dbus_err;
  wire main_soclinux_cpu_latch_re;
  wire main_soclinux_cpu_latch_r;
  wire main_soclinux_cpu_latch_we;
  reg main_soclinux_cpu_latch_w = 1'd0;
  reg [63:0] main_soclinux_cpu_time_status = 64'd0;
  wire main_soclinux_cpu_time_we;
  reg main_soclinux_cpu_time_re = 1'd0;
  reg [63:0] main_soclinux_cpu_time_cmp_storage = 64'd18446744073709551615;
  reg main_soclinux_cpu_time_cmp_re = 1'd0;
  wire main_soclinux_cpu_interrupt1;
  reg [63:0] main_soclinux_cpu_time = 64'd0;
  reg [63:0] main_soclinux_cpu_time_cmp = 64'd18446744073709551615;
  reg [31:0] main_soclinux_vexriscv = 32'd0;
  wire [29:0] main_soclinux_soclinux_ram_bus_adr;
  wire [31:0] main_soclinux_soclinux_ram_bus_dat_w;
  wire [31:0] main_soclinux_soclinux_ram_bus_dat_r;
  wire [3:0] main_soclinux_soclinux_ram_bus_sel;
  wire main_soclinux_soclinux_ram_bus_cyc;
  wire main_soclinux_soclinux_ram_bus_stb;
  reg main_soclinux_soclinux_ram_bus_ack = 1'd0;
  wire main_soclinux_soclinux_ram_bus_we;
  wire [2:0] main_soclinux_soclinux_ram_bus_cti;
  wire [1:0] main_soclinux_soclinux_ram_bus_bte;
  reg main_soclinux_soclinux_ram_bus_err = 1'd0;
  wire [13:0] main_soclinux_soclinux_adr;
  wire [31:0] main_soclinux_soclinux_dat_r;
  wire [29:0] main_soclinux_ram_bus_ram_bus_adr;
  wire [31:0] main_soclinux_ram_bus_ram_bus_dat_w;
  wire [31:0] main_soclinux_ram_bus_ram_bus_dat_r;
  wire [3:0] main_soclinux_ram_bus_ram_bus_sel;
  wire main_soclinux_ram_bus_ram_bus_cyc;
  wire main_soclinux_ram_bus_ram_bus_stb;
  reg main_soclinux_ram_bus_ram_bus_ack = 1'd0;
  wire main_soclinux_ram_bus_ram_bus_we;
  wire [2:0] main_soclinux_ram_bus_ram_bus_cti;
  wire [1:0] main_soclinux_ram_bus_ram_bus_bte;
  reg main_soclinux_ram_bus_ram_bus_err = 1'd0;
  wire [10:0] main_soclinux_ram_adr;
  wire [31:0] main_soclinux_ram_dat_r;
  reg [3:0] main_soclinux_ram_we = 4'd0;
  wire [31:0] main_soclinux_ram_dat_w;
  reg [31:0] main_soclinux_uart_phy_storage = 32'd42949672;
  reg main_soclinux_uart_phy_re = 1'd0;
  wire main_soclinux_uart_phy_sink_valid;
  reg main_soclinux_uart_phy_sink_ready = 1'd0;
  wire main_soclinux_uart_phy_sink_first;
  wire main_soclinux_uart_phy_sink_last;
  wire [7:0] main_soclinux_uart_phy_sink_payload_data;
  reg main_soclinux_uart_phy_tx_clken = 1'd0;
  reg [31:0] main_soclinux_uart_phy_tx_clkphase = 32'd0;
  reg [7:0] main_soclinux_uart_phy_tx_reg = 8'd0;
  reg [3:0] main_soclinux_uart_phy_tx_bitcount = 4'd0;
  reg main_soclinux_uart_phy_tx_busy = 1'd0;
  reg main_soclinux_uart_phy_source_valid = 1'd0;
  wire main_soclinux_uart_phy_source_ready;
  reg main_soclinux_uart_phy_source_first = 1'd0;
  reg main_soclinux_uart_phy_source_last = 1'd0;
  reg [7:0] main_soclinux_uart_phy_source_payload_data = 8'd0;
  reg main_soclinux_uart_phy_rx_clken = 1'd0;
  reg [31:0] main_soclinux_uart_phy_rx_clkphase = 32'd0;
  wire main_soclinux_uart_phy_rx;
  reg main_soclinux_uart_phy_rx_r = 1'd0;
  reg [7:0] main_soclinux_uart_phy_rx_reg = 8'd0;
  reg [3:0] main_soclinux_uart_phy_rx_bitcount = 4'd0;
  reg main_soclinux_uart_phy_rx_busy = 1'd0;
  wire main_soclinux_uart_rxtx_re;
  wire [7:0] main_soclinux_uart_rxtx_r;
  wire main_soclinux_uart_rxtx_we;
  wire [7:0] main_soclinux_uart_rxtx_w;
  wire main_soclinux_uart_txfull_status;
  wire main_soclinux_uart_txfull_we;
  reg main_soclinux_uart_txfull_re = 1'd0;
  wire main_soclinux_uart_rxempty_status;
  wire main_soclinux_uart_rxempty_we;
  reg main_soclinux_uart_rxempty_re = 1'd0;
  wire main_soclinux_uart_irq;
  wire main_soclinux_uart_tx_status;
  reg main_soclinux_uart_tx_pending = 1'd0;
  wire main_soclinux_uart_tx_trigger;
  reg main_soclinux_uart_tx_clear = 1'd0;
  reg main_soclinux_uart_tx_old_trigger = 1'd0;
  wire main_soclinux_uart_rx_status;
  reg main_soclinux_uart_rx_pending = 1'd0;
  wire main_soclinux_uart_rx_trigger;
  reg main_soclinux_uart_rx_clear = 1'd0;
  reg main_soclinux_uart_rx_old_trigger = 1'd0;
  wire main_soclinux_uart_tx0;
  wire main_soclinux_uart_rx0;
  reg [1:0] main_soclinux_uart_status_status = 2'd0;
  wire main_soclinux_uart_status_we;
  reg main_soclinux_uart_status_re = 1'd0;
  wire main_soclinux_uart_tx1;
  wire main_soclinux_uart_rx1;
  reg [1:0] main_soclinux_uart_pending_status = 2'd0;
  wire main_soclinux_uart_pending_we;
  reg main_soclinux_uart_pending_re = 1'd0;
  reg [1:0] main_soclinux_uart_pending_r = 2'd0;
  wire main_soclinux_uart_tx2;
  wire main_soclinux_uart_rx2;
  reg [1:0] main_soclinux_uart_enable_storage = 2'd0;
  reg main_soclinux_uart_enable_re = 1'd0;
  wire main_soclinux_uart_txempty_status;
  wire main_soclinux_uart_txempty_we;
  reg main_soclinux_uart_txempty_re = 1'd0;
  wire main_soclinux_uart_rxfull_status;
  wire main_soclinux_uart_rxfull_we;
  reg main_soclinux_uart_rxfull_re = 1'd0;
  wire main_soclinux_uart_uart_sink_valid;
  wire main_soclinux_uart_uart_sink_ready;
  wire main_soclinux_uart_uart_sink_first;
  wire main_soclinux_uart_uart_sink_last;
  wire [7:0] main_soclinux_uart_uart_sink_payload_data;
  wire main_soclinux_uart_uart_source_valid;
  wire main_soclinux_uart_uart_source_ready;
  wire main_soclinux_uart_uart_source_first;
  wire main_soclinux_uart_uart_source_last;
  wire [7:0] main_soclinux_uart_uart_source_payload_data;
  wire main_soclinux_uart_tx_fifo_sink_valid;
  wire main_soclinux_uart_tx_fifo_sink_ready;
  reg main_soclinux_uart_tx_fifo_sink_first = 1'd0;
  reg main_soclinux_uart_tx_fifo_sink_last = 1'd0;
  wire [7:0] main_soclinux_uart_tx_fifo_sink_payload_data;
  wire main_soclinux_uart_tx_fifo_source_valid;
  wire main_soclinux_uart_tx_fifo_source_ready;
  wire main_soclinux_uart_tx_fifo_source_first;
  wire main_soclinux_uart_tx_fifo_source_last;
  wire [7:0] main_soclinux_uart_tx_fifo_source_payload_data;
  wire main_soclinux_uart_tx_fifo_re;
  reg main_soclinux_uart_tx_fifo_readable = 1'd0;
  wire main_soclinux_uart_tx_fifo_syncfifo_we;
  wire main_soclinux_uart_tx_fifo_syncfifo_writable;
  wire main_soclinux_uart_tx_fifo_syncfifo_re;
  wire main_soclinux_uart_tx_fifo_syncfifo_readable;
  wire [9:0] main_soclinux_uart_tx_fifo_syncfifo_din;
  wire [9:0] main_soclinux_uart_tx_fifo_syncfifo_dout;
  reg [4:0] main_soclinux_uart_tx_fifo_level0 = 5'd0;
  reg main_soclinux_uart_tx_fifo_replace = 1'd0;
  reg [3:0] main_soclinux_uart_tx_fifo_produce = 4'd0;
  reg [3:0] main_soclinux_uart_tx_fifo_consume = 4'd0;
  reg [3:0] main_soclinux_uart_tx_fifo_wrport_adr = 4'd0;
  wire [9:0] main_soclinux_uart_tx_fifo_wrport_dat_r;
  wire main_soclinux_uart_tx_fifo_wrport_we;
  wire [9:0] main_soclinux_uart_tx_fifo_wrport_dat_w;
  wire main_soclinux_uart_tx_fifo_do_read;
  wire [3:0] main_soclinux_uart_tx_fifo_rdport_adr;
  wire [9:0] main_soclinux_uart_tx_fifo_rdport_dat_r;
  wire main_soclinux_uart_tx_fifo_rdport_re;
  wire [4:0] main_soclinux_uart_tx_fifo_level1;
  wire [7:0] main_soclinux_uart_tx_fifo_fifo_in_payload_data;
  wire main_soclinux_uart_tx_fifo_fifo_in_first;
  wire main_soclinux_uart_tx_fifo_fifo_in_last;
  wire [7:0] main_soclinux_uart_tx_fifo_fifo_out_payload_data;
  wire main_soclinux_uart_tx_fifo_fifo_out_first;
  wire main_soclinux_uart_tx_fifo_fifo_out_last;
  wire main_soclinux_uart_rx_fifo_sink_valid;
  wire main_soclinux_uart_rx_fifo_sink_ready;
  wire main_soclinux_uart_rx_fifo_sink_first;
  wire main_soclinux_uart_rx_fifo_sink_last;
  wire [7:0] main_soclinux_uart_rx_fifo_sink_payload_data;
  wire main_soclinux_uart_rx_fifo_source_valid;
  wire main_soclinux_uart_rx_fifo_source_ready;
  wire main_soclinux_uart_rx_fifo_source_first;
  wire main_soclinux_uart_rx_fifo_source_last;
  wire [7:0] main_soclinux_uart_rx_fifo_source_payload_data;
  wire main_soclinux_uart_rx_fifo_re;
  reg main_soclinux_uart_rx_fifo_readable = 1'd0;
  wire main_soclinux_uart_rx_fifo_syncfifo_we;
  wire main_soclinux_uart_rx_fifo_syncfifo_writable;
  wire main_soclinux_uart_rx_fifo_syncfifo_re;
  wire main_soclinux_uart_rx_fifo_syncfifo_readable;
  wire [9:0] main_soclinux_uart_rx_fifo_syncfifo_din;
  wire [9:0] main_soclinux_uart_rx_fifo_syncfifo_dout;
  reg [4:0] main_soclinux_uart_rx_fifo_level0 = 5'd0;
  reg main_soclinux_uart_rx_fifo_replace = 1'd0;
  reg [3:0] main_soclinux_uart_rx_fifo_produce = 4'd0;
  reg [3:0] main_soclinux_uart_rx_fifo_consume = 4'd0;
  reg [3:0] main_soclinux_uart_rx_fifo_wrport_adr = 4'd0;
  wire [9:0] main_soclinux_uart_rx_fifo_wrport_dat_r;
  wire main_soclinux_uart_rx_fifo_wrport_we;
  wire [9:0] main_soclinux_uart_rx_fifo_wrport_dat_w;
  wire main_soclinux_uart_rx_fifo_do_read;
  wire [3:0] main_soclinux_uart_rx_fifo_rdport_adr;
  wire [9:0] main_soclinux_uart_rx_fifo_rdport_dat_r;
  wire main_soclinux_uart_rx_fifo_rdport_re;
  wire [4:0] main_soclinux_uart_rx_fifo_level1;
  wire [7:0] main_soclinux_uart_rx_fifo_fifo_in_payload_data;
  wire main_soclinux_uart_rx_fifo_fifo_in_first;
  wire main_soclinux_uart_rx_fifo_fifo_in_last;
  wire [7:0] main_soclinux_uart_rx_fifo_fifo_out_payload_data;
  wire main_soclinux_uart_rx_fifo_fifo_out_first;
  wire main_soclinux_uart_rx_fifo_fifo_out_last;
  reg main_soclinux_uart_reset = 1'd0;
  reg [31:0] main_soclinux_timer_load_storage = 32'd0;
  reg main_soclinux_timer_load_re = 1'd0;
  reg [31:0] main_soclinux_timer_reload_storage = 32'd0;
  reg main_soclinux_timer_reload_re = 1'd0;
  reg main_soclinux_timer_en_storage = 1'd0;
  reg main_soclinux_timer_en_re = 1'd0;
  reg main_soclinux_timer_update_value_storage = 1'd0;
  reg main_soclinux_timer_update_value_re = 1'd0;
  reg [31:0] main_soclinux_timer_value_status = 32'd0;
  wire main_soclinux_timer_value_we;
  reg main_soclinux_timer_value_re = 1'd0;
  wire main_soclinux_timer_irq;
  wire main_soclinux_timer_zero_status;
  reg main_soclinux_timer_zero_pending = 1'd0;
  wire main_soclinux_timer_zero_trigger;
  reg main_soclinux_timer_zero_clear = 1'd0;
  reg main_soclinux_timer_zero_old_trigger = 1'd0;
  wire main_soclinux_timer_zero0;
  wire main_soclinux_timer_status_status;
  wire main_soclinux_timer_status_we;
  reg main_soclinux_timer_status_re = 1'd0;
  wire main_soclinux_timer_zero1;
  wire main_soclinux_timer_pending_status;
  wire main_soclinux_timer_pending_we;
  reg main_soclinux_timer_pending_re = 1'd0;
  reg main_soclinux_timer_pending_r = 1'd0;
  wire main_soclinux_timer_zero2;
  reg main_soclinux_timer_enable_storage = 1'd0;
  reg main_soclinux_timer_enable_re = 1'd0;
  reg [31:0] main_soclinux_timer_value = 32'd0;
  wire main_crg_rst;
  (* dont_touch = "true" *) wire sys_clk;
  wire sys_rst;
  wire sys4x_clk;
  wire sys4x_dqs_clk;
  wire idelay_clk;
  wire idelay_rst;
  wire clk100_clk;
  wire clk100_rst;
  wire main_crg_reset;
  wire main_crg_locked;
  wire main_crg_clkin;
  wire main_crg_clkout0;
  wire main_crg_clkout_buf0;
  wire main_crg_clkout1;
  wire main_crg_clkout_buf1;
  wire main_crg_clkout2;
  wire main_crg_clkout_buf2;
  wire main_crg_clkout3;
  wire main_crg_clkout_buf3;
  wire main_crg_clkout4;
  wire main_crg_clkout_buf4;
  reg [3:0] main_crg_reset_counter = 4'd15;
  reg main_crg_ic_reset = 1'd1;
  reg main_a7ddrphy_rst_storage = 1'd0;
  reg main_a7ddrphy_rst_re = 1'd0;
  reg [4:0] main_a7ddrphy_half_sys8x_taps_storage = 5'd8;
  reg main_a7ddrphy_half_sys8x_taps_re = 1'd0;
  reg main_a7ddrphy_wlevel_en_storage = 1'd0;
  reg main_a7ddrphy_wlevel_en_re = 1'd0;
  wire main_a7ddrphy_wlevel_strobe_re;
  wire main_a7ddrphy_wlevel_strobe_r;
  wire main_a7ddrphy_wlevel_strobe_we;
  reg main_a7ddrphy_wlevel_strobe_w = 1'd0;
  reg [1:0] main_a7ddrphy_dly_sel_storage = 2'd0;
  reg main_a7ddrphy_dly_sel_re = 1'd0;
  wire main_a7ddrphy_rdly_dq_rst_re;
  wire main_a7ddrphy_rdly_dq_rst_r;
  wire main_a7ddrphy_rdly_dq_rst_we;
  reg main_a7ddrphy_rdly_dq_rst_w = 1'd0;
  wire main_a7ddrphy_rdly_dq_inc_re;
  wire main_a7ddrphy_rdly_dq_inc_r;
  wire main_a7ddrphy_rdly_dq_inc_we;
  reg main_a7ddrphy_rdly_dq_inc_w = 1'd0;
  wire main_a7ddrphy_rdly_dq_bitslip_rst_re;
  wire main_a7ddrphy_rdly_dq_bitslip_rst_r;
  wire main_a7ddrphy_rdly_dq_bitslip_rst_we;
  reg main_a7ddrphy_rdly_dq_bitslip_rst_w = 1'd0;
  wire main_a7ddrphy_rdly_dq_bitslip_re;
  wire main_a7ddrphy_rdly_dq_bitslip_r;
  wire main_a7ddrphy_rdly_dq_bitslip_we;
  reg main_a7ddrphy_rdly_dq_bitslip_w = 1'd0;
  wire main_a7ddrphy_wdly_dq_bitslip_rst_re;
  wire main_a7ddrphy_wdly_dq_bitslip_rst_r;
  wire main_a7ddrphy_wdly_dq_bitslip_rst_we;
  reg main_a7ddrphy_wdly_dq_bitslip_rst_w = 1'd0;
  wire main_a7ddrphy_wdly_dq_bitslip_re;
  wire main_a7ddrphy_wdly_dq_bitslip_r;
  wire main_a7ddrphy_wdly_dq_bitslip_we;
  reg main_a7ddrphy_wdly_dq_bitslip_w = 1'd0;
  reg [1:0] main_a7ddrphy_rdphase_storage = 2'd2;
  reg main_a7ddrphy_rdphase_re = 1'd0;
  reg [1:0] main_a7ddrphy_wrphase_storage = 2'd3;
  reg main_a7ddrphy_wrphase_re = 1'd0;
  wire [14:0] main_a7ddrphy_dfi_p0_address;
  wire [2:0] main_a7ddrphy_dfi_p0_bank;
  wire main_a7ddrphy_dfi_p0_cas_n;
  wire main_a7ddrphy_dfi_p0_cs_n;
  wire main_a7ddrphy_dfi_p0_ras_n;
  wire main_a7ddrphy_dfi_p0_we_n;
  wire main_a7ddrphy_dfi_p0_cke;
  wire main_a7ddrphy_dfi_p0_odt;
  wire main_a7ddrphy_dfi_p0_reset_n;
  wire main_a7ddrphy_dfi_p0_act_n;
  wire [31:0] main_a7ddrphy_dfi_p0_wrdata;
  wire main_a7ddrphy_dfi_p0_wrdata_en;
  wire [3:0] main_a7ddrphy_dfi_p0_wrdata_mask;
  wire main_a7ddrphy_dfi_p0_rddata_en;
  reg [31:0] main_a7ddrphy_dfi_p0_rddata = 32'd0;
  wire main_a7ddrphy_dfi_p0_rddata_valid;
  wire [14:0] main_a7ddrphy_dfi_p1_address;
  wire [2:0] main_a7ddrphy_dfi_p1_bank;
  wire main_a7ddrphy_dfi_p1_cas_n;
  wire main_a7ddrphy_dfi_p1_cs_n;
  wire main_a7ddrphy_dfi_p1_ras_n;
  wire main_a7ddrphy_dfi_p1_we_n;
  wire main_a7ddrphy_dfi_p1_cke;
  wire main_a7ddrphy_dfi_p1_odt;
  wire main_a7ddrphy_dfi_p1_reset_n;
  wire main_a7ddrphy_dfi_p1_act_n;
  wire [31:0] main_a7ddrphy_dfi_p1_wrdata;
  wire main_a7ddrphy_dfi_p1_wrdata_en;
  wire [3:0] main_a7ddrphy_dfi_p1_wrdata_mask;
  wire main_a7ddrphy_dfi_p1_rddata_en;
  reg [31:0] main_a7ddrphy_dfi_p1_rddata = 32'd0;
  wire main_a7ddrphy_dfi_p1_rddata_valid;
  wire [14:0] main_a7ddrphy_dfi_p2_address;
  wire [2:0] main_a7ddrphy_dfi_p2_bank;
  wire main_a7ddrphy_dfi_p2_cas_n;
  wire main_a7ddrphy_dfi_p2_cs_n;
  wire main_a7ddrphy_dfi_p2_ras_n;
  wire main_a7ddrphy_dfi_p2_we_n;
  wire main_a7ddrphy_dfi_p2_cke;
  wire main_a7ddrphy_dfi_p2_odt;
  wire main_a7ddrphy_dfi_p2_reset_n;
  wire main_a7ddrphy_dfi_p2_act_n;
  wire [31:0] main_a7ddrphy_dfi_p2_wrdata;
  wire main_a7ddrphy_dfi_p2_wrdata_en;
  wire [3:0] main_a7ddrphy_dfi_p2_wrdata_mask;
  wire main_a7ddrphy_dfi_p2_rddata_en;
  reg [31:0] main_a7ddrphy_dfi_p2_rddata = 32'd0;
  wire main_a7ddrphy_dfi_p2_rddata_valid;
  wire [14:0] main_a7ddrphy_dfi_p3_address;
  wire [2:0] main_a7ddrphy_dfi_p3_bank;
  wire main_a7ddrphy_dfi_p3_cas_n;
  wire main_a7ddrphy_dfi_p3_cs_n;
  wire main_a7ddrphy_dfi_p3_ras_n;
  wire main_a7ddrphy_dfi_p3_we_n;
  wire main_a7ddrphy_dfi_p3_cke;
  wire main_a7ddrphy_dfi_p3_odt;
  wire main_a7ddrphy_dfi_p3_reset_n;
  wire main_a7ddrphy_dfi_p3_act_n;
  wire [31:0] main_a7ddrphy_dfi_p3_wrdata;
  wire main_a7ddrphy_dfi_p3_wrdata_en;
  wire [3:0] main_a7ddrphy_dfi_p3_wrdata_mask;
  wire main_a7ddrphy_dfi_p3_rddata_en;
  reg [31:0] main_a7ddrphy_dfi_p3_rddata = 32'd0;
  wire main_a7ddrphy_dfi_p3_rddata_valid;
  wire main_a7ddrphy_sd_clk_se_nodelay;
  reg main_a7ddrphy_dqs_oe = 1'd0;
  wire main_a7ddrphy_dqs_preamble;
  wire main_a7ddrphy_dqs_postamble;
  wire main_a7ddrphy_dqs_oe_delay_tappeddelayline;
  reg main_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline0 = 1'd0;
  reg main_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1 = 1'd0;
  reg main_a7ddrphy_dqspattern0 = 1'd0;
  reg main_a7ddrphy_dqspattern1 = 1'd0;
  reg [7:0] main_a7ddrphy_dqspattern_o0 = 8'd0;
  reg [7:0] main_a7ddrphy_dqspattern_o1 = 8'd0;
  wire main_a7ddrphy_dqs_o_no_delay0;
  wire main_a7ddrphy_dqs_t0;
  reg [7:0] main_a7ddrphy_bitslip00 = 8'd0;
  reg [2:0] main_a7ddrphy_bitslip0_value0 = 3'd7;
  reg [15:0] main_a7ddrphy_bitslip0_r0 = 16'd0;
  wire main_a7ddrphy0;
  wire main_a7ddrphy_dqs_o_no_delay1;
  wire main_a7ddrphy_dqs_t1;
  reg [7:0] main_a7ddrphy_bitslip10 = 8'd0;
  reg [2:0] main_a7ddrphy_bitslip1_value0 = 3'd7;
  reg [15:0] main_a7ddrphy_bitslip1_r0 = 16'd0;
  wire main_a7ddrphy1;
  reg [7:0] main_a7ddrphy_bitslip01 = 8'd0;
  reg [2:0] main_a7ddrphy_bitslip0_value1 = 3'd7;
  reg [15:0] main_a7ddrphy_bitslip0_r1 = 16'd0;
  reg [7:0] main_a7ddrphy_bitslip11 = 8'd0;
  reg [2:0] main_a7ddrphy_bitslip1_value1 = 3'd7;
  reg [15:0] main_a7ddrphy_bitslip1_r1 = 16'd0;
  wire main_a7ddrphy_dq_oe;
  wire main_a7ddrphy_dq_oe_delay_tappeddelayline;
  reg main_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline0 = 1'd0;
  reg main_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1 = 1'd0;
  wire main_a7ddrphy_dq_o_nodelay0;
  wire main_a7ddrphy_dq_i_nodelay0;
  wire main_a7ddrphy_dq_i_delayed0;
  wire main_a7ddrphy_dq_t0;
  reg [7:0] main_a7ddrphy_bitslip02 = 8'd0;
  reg [2:0] main_a7ddrphy_bitslip0_value2 = 3'd7;
  reg [15:0] main_a7ddrphy_bitslip0_r2 = 16'd0;
  wire [7:0] main_a7ddrphy_bitslip03;
  reg [7:0] main_a7ddrphy_bitslip04 = 8'd0;
  reg [2:0] main_a7ddrphy_bitslip0_value3 = 3'd7;
  reg [15:0] main_a7ddrphy_bitslip0_r3 = 16'd0;
  wire main_a7ddrphy_dq_o_nodelay1;
  wire main_a7ddrphy_dq_i_nodelay1;
  wire main_a7ddrphy_dq_i_delayed1;
  wire main_a7ddrphy_dq_t1;
  reg [7:0] main_a7ddrphy_bitslip12 = 8'd0;
  reg [2:0] main_a7ddrphy_bitslip1_value2 = 3'd7;
  reg [15:0] main_a7ddrphy_bitslip1_r2 = 16'd0;
  wire [7:0] main_a7ddrphy_bitslip13;
  reg [7:0] main_a7ddrphy_bitslip14 = 8'd0;
  reg [2:0] main_a7ddrphy_bitslip1_value3 = 3'd7;
  reg [15:0] main_a7ddrphy_bitslip1_r3 = 16'd0;
  wire main_a7ddrphy_dq_o_nodelay2;
  wire main_a7ddrphy_dq_i_nodelay2;
  wire main_a7ddrphy_dq_i_delayed2;
  wire main_a7ddrphy_dq_t2;
  reg [7:0] main_a7ddrphy_bitslip20 = 8'd0;
  reg [2:0] main_a7ddrphy_bitslip2_value0 = 3'd7;
  reg [15:0] main_a7ddrphy_bitslip2_r0 = 16'd0;
  wire [7:0] main_a7ddrphy_bitslip21;
  reg [7:0] main_a7ddrphy_bitslip22 = 8'd0;
  reg [2:0] main_a7ddrphy_bitslip2_value1 = 3'd7;
  reg [15:0] main_a7ddrphy_bitslip2_r1 = 16'd0;
  wire main_a7ddrphy_dq_o_nodelay3;
  wire main_a7ddrphy_dq_i_nodelay3;
  wire main_a7ddrphy_dq_i_delayed3;
  wire main_a7ddrphy_dq_t3;
  reg [7:0] main_a7ddrphy_bitslip30 = 8'd0;
  reg [2:0] main_a7ddrphy_bitslip3_value0 = 3'd7;
  reg [15:0] main_a7ddrphy_bitslip3_r0 = 16'd0;
  wire [7:0] main_a7ddrphy_bitslip31;
  reg [7:0] main_a7ddrphy_bitslip32 = 8'd0;
  reg [2:0] main_a7ddrphy_bitslip3_value1 = 3'd7;
  reg [15:0] main_a7ddrphy_bitslip3_r1 = 16'd0;
  wire main_a7ddrphy_dq_o_nodelay4;
  wire main_a7ddrphy_dq_i_nodelay4;
  wire main_a7ddrphy_dq_i_delayed4;
  wire main_a7ddrphy_dq_t4;
  reg [7:0] main_a7ddrphy_bitslip40 = 8'd0;
  reg [2:0] main_a7ddrphy_bitslip4_value0 = 3'd7;
  reg [15:0] main_a7ddrphy_bitslip4_r0 = 16'd0;
  wire [7:0] main_a7ddrphy_bitslip41;
  reg [7:0] main_a7ddrphy_bitslip42 = 8'd0;
  reg [2:0] main_a7ddrphy_bitslip4_value1 = 3'd7;
  reg [15:0] main_a7ddrphy_bitslip4_r1 = 16'd0;
  wire main_a7ddrphy_dq_o_nodelay5;
  wire main_a7ddrphy_dq_i_nodelay5;
  wire main_a7ddrphy_dq_i_delayed5;
  wire main_a7ddrphy_dq_t5;
  reg [7:0] main_a7ddrphy_bitslip50 = 8'd0;
  reg [2:0] main_a7ddrphy_bitslip5_value0 = 3'd7;
  reg [15:0] main_a7ddrphy_bitslip5_r0 = 16'd0;
  wire [7:0] main_a7ddrphy_bitslip51;
  reg [7:0] main_a7ddrphy_bitslip52 = 8'd0;
  reg [2:0] main_a7ddrphy_bitslip5_value1 = 3'd7;
  reg [15:0] main_a7ddrphy_bitslip5_r1 = 16'd0;
  wire main_a7ddrphy_dq_o_nodelay6;
  wire main_a7ddrphy_dq_i_nodelay6;
  wire main_a7ddrphy_dq_i_delayed6;
  wire main_a7ddrphy_dq_t6;
  reg [7:0] main_a7ddrphy_bitslip60 = 8'd0;
  reg [2:0] main_a7ddrphy_bitslip6_value0 = 3'd7;
  reg [15:0] main_a7ddrphy_bitslip6_r0 = 16'd0;
  wire [7:0] main_a7ddrphy_bitslip61;
  reg [7:0] main_a7ddrphy_bitslip62 = 8'd0;
  reg [2:0] main_a7ddrphy_bitslip6_value1 = 3'd7;
  reg [15:0] main_a7ddrphy_bitslip6_r1 = 16'd0;
  wire main_a7ddrphy_dq_o_nodelay7;
  wire main_a7ddrphy_dq_i_nodelay7;
  wire main_a7ddrphy_dq_i_delayed7;
  wire main_a7ddrphy_dq_t7;
  reg [7:0] main_a7ddrphy_bitslip70 = 8'd0;
  reg [2:0] main_a7ddrphy_bitslip7_value0 = 3'd7;
  reg [15:0] main_a7ddrphy_bitslip7_r0 = 16'd0;
  wire [7:0] main_a7ddrphy_bitslip71;
  reg [7:0] main_a7ddrphy_bitslip72 = 8'd0;
  reg [2:0] main_a7ddrphy_bitslip7_value1 = 3'd7;
  reg [15:0] main_a7ddrphy_bitslip7_r1 = 16'd0;
  wire main_a7ddrphy_dq_o_nodelay8;
  wire main_a7ddrphy_dq_i_nodelay8;
  wire main_a7ddrphy_dq_i_delayed8;
  wire main_a7ddrphy_dq_t8;
  reg [7:0] main_a7ddrphy_bitslip80 = 8'd0;
  reg [2:0] main_a7ddrphy_bitslip8_value0 = 3'd7;
  reg [15:0] main_a7ddrphy_bitslip8_r0 = 16'd0;
  wire [7:0] main_a7ddrphy_bitslip81;
  reg [7:0] main_a7ddrphy_bitslip82 = 8'd0;
  reg [2:0] main_a7ddrphy_bitslip8_value1 = 3'd7;
  reg [15:0] main_a7ddrphy_bitslip8_r1 = 16'd0;
  wire main_a7ddrphy_dq_o_nodelay9;
  wire main_a7ddrphy_dq_i_nodelay9;
  wire main_a7ddrphy_dq_i_delayed9;
  wire main_a7ddrphy_dq_t9;
  reg [7:0] main_a7ddrphy_bitslip90 = 8'd0;
  reg [2:0] main_a7ddrphy_bitslip9_value0 = 3'd7;
  reg [15:0] main_a7ddrphy_bitslip9_r0 = 16'd0;
  wire [7:0] main_a7ddrphy_bitslip91;
  reg [7:0] main_a7ddrphy_bitslip92 = 8'd0;
  reg [2:0] main_a7ddrphy_bitslip9_value1 = 3'd7;
  reg [15:0] main_a7ddrphy_bitslip9_r1 = 16'd0;
  wire main_a7ddrphy_dq_o_nodelay10;
  wire main_a7ddrphy_dq_i_nodelay10;
  wire main_a7ddrphy_dq_i_delayed10;
  wire main_a7ddrphy_dq_t10;
  reg [7:0] main_a7ddrphy_bitslip100 = 8'd0;
  reg [2:0] main_a7ddrphy_bitslip10_value0 = 3'd7;
  reg [15:0] main_a7ddrphy_bitslip10_r0 = 16'd0;
  wire [7:0] main_a7ddrphy_bitslip101;
  reg [7:0] main_a7ddrphy_bitslip102 = 8'd0;
  reg [2:0] main_a7ddrphy_bitslip10_value1 = 3'd7;
  reg [15:0] main_a7ddrphy_bitslip10_r1 = 16'd0;
  wire main_a7ddrphy_dq_o_nodelay11;
  wire main_a7ddrphy_dq_i_nodelay11;
  wire main_a7ddrphy_dq_i_delayed11;
  wire main_a7ddrphy_dq_t11;
  reg [7:0] main_a7ddrphy_bitslip110 = 8'd0;
  reg [2:0] main_a7ddrphy_bitslip11_value0 = 3'd7;
  reg [15:0] main_a7ddrphy_bitslip11_r0 = 16'd0;
  wire [7:0] main_a7ddrphy_bitslip111;
  reg [7:0] main_a7ddrphy_bitslip112 = 8'd0;
  reg [2:0] main_a7ddrphy_bitslip11_value1 = 3'd7;
  reg [15:0] main_a7ddrphy_bitslip11_r1 = 16'd0;
  wire main_a7ddrphy_dq_o_nodelay12;
  wire main_a7ddrphy_dq_i_nodelay12;
  wire main_a7ddrphy_dq_i_delayed12;
  wire main_a7ddrphy_dq_t12;
  reg [7:0] main_a7ddrphy_bitslip120 = 8'd0;
  reg [2:0] main_a7ddrphy_bitslip12_value0 = 3'd7;
  reg [15:0] main_a7ddrphy_bitslip12_r0 = 16'd0;
  wire [7:0] main_a7ddrphy_bitslip121;
  reg [7:0] main_a7ddrphy_bitslip122 = 8'd0;
  reg [2:0] main_a7ddrphy_bitslip12_value1 = 3'd7;
  reg [15:0] main_a7ddrphy_bitslip12_r1 = 16'd0;
  wire main_a7ddrphy_dq_o_nodelay13;
  wire main_a7ddrphy_dq_i_nodelay13;
  wire main_a7ddrphy_dq_i_delayed13;
  wire main_a7ddrphy_dq_t13;
  reg [7:0] main_a7ddrphy_bitslip130 = 8'd0;
  reg [2:0] main_a7ddrphy_bitslip13_value0 = 3'd7;
  reg [15:0] main_a7ddrphy_bitslip13_r0 = 16'd0;
  wire [7:0] main_a7ddrphy_bitslip131;
  reg [7:0] main_a7ddrphy_bitslip132 = 8'd0;
  reg [2:0] main_a7ddrphy_bitslip13_value1 = 3'd7;
  reg [15:0] main_a7ddrphy_bitslip13_r1 = 16'd0;
  wire main_a7ddrphy_dq_o_nodelay14;
  wire main_a7ddrphy_dq_i_nodelay14;
  wire main_a7ddrphy_dq_i_delayed14;
  wire main_a7ddrphy_dq_t14;
  reg [7:0] main_a7ddrphy_bitslip140 = 8'd0;
  reg [2:0] main_a7ddrphy_bitslip14_value0 = 3'd7;
  reg [15:0] main_a7ddrphy_bitslip14_r0 = 16'd0;
  wire [7:0] main_a7ddrphy_bitslip141;
  reg [7:0] main_a7ddrphy_bitslip142 = 8'd0;
  reg [2:0] main_a7ddrphy_bitslip14_value1 = 3'd7;
  reg [15:0] main_a7ddrphy_bitslip14_r1 = 16'd0;
  wire main_a7ddrphy_dq_o_nodelay15;
  wire main_a7ddrphy_dq_i_nodelay15;
  wire main_a7ddrphy_dq_i_delayed15;
  wire main_a7ddrphy_dq_t15;
  reg [7:0] main_a7ddrphy_bitslip150 = 8'd0;
  reg [2:0] main_a7ddrphy_bitslip15_value0 = 3'd7;
  reg [15:0] main_a7ddrphy_bitslip15_r0 = 16'd0;
  wire [7:0] main_a7ddrphy_bitslip151;
  reg [7:0] main_a7ddrphy_bitslip152 = 8'd0;
  reg [2:0] main_a7ddrphy_bitslip15_value1 = 3'd7;
  reg [15:0] main_a7ddrphy_bitslip15_r1 = 16'd0;
  reg main_a7ddrphy_rddata_en_tappeddelayline0 = 1'd0;
  reg main_a7ddrphy_rddata_en_tappeddelayline1 = 1'd0;
  reg main_a7ddrphy_rddata_en_tappeddelayline2 = 1'd0;
  reg main_a7ddrphy_rddata_en_tappeddelayline3 = 1'd0;
  reg main_a7ddrphy_rddata_en_tappeddelayline4 = 1'd0;
  reg main_a7ddrphy_rddata_en_tappeddelayline5 = 1'd0;
  reg main_a7ddrphy_rddata_en_tappeddelayline6 = 1'd0;
  reg main_a7ddrphy_rddata_en_tappeddelayline7 = 1'd0;
  reg main_a7ddrphy_wrdata_en_tappeddelayline0 = 1'd0;
  reg main_a7ddrphy_wrdata_en_tappeddelayline1 = 1'd0;
  reg main_a7ddrphy_wrdata_en_tappeddelayline2 = 1'd0;
  wire [14:0] main_soclinux_sdram_inti_p0_address;
  wire [2:0] main_soclinux_sdram_inti_p0_bank;
  reg main_soclinux_sdram_inti_p0_cas_n = 1'd1;
  reg main_soclinux_sdram_inti_p0_cs_n = 1'd1;
  reg main_soclinux_sdram_inti_p0_ras_n = 1'd1;
  reg main_soclinux_sdram_inti_p0_we_n = 1'd1;
  wire main_soclinux_sdram_inti_p0_cke;
  wire main_soclinux_sdram_inti_p0_odt;
  wire main_soclinux_sdram_inti_p0_reset_n;
  reg main_soclinux_sdram_inti_p0_act_n = 1'd1;
  wire [31:0] main_soclinux_sdram_inti_p0_wrdata;
  wire main_soclinux_sdram_inti_p0_wrdata_en;
  wire [3:0] main_soclinux_sdram_inti_p0_wrdata_mask;
  wire main_soclinux_sdram_inti_p0_rddata_en;
  reg [31:0] main_soclinux_sdram_inti_p0_rddata = 32'd0;
  reg main_soclinux_sdram_inti_p0_rddata_valid = 1'd0;
  wire [14:0] main_soclinux_sdram_inti_p1_address;
  wire [2:0] main_soclinux_sdram_inti_p1_bank;
  reg main_soclinux_sdram_inti_p1_cas_n = 1'd1;
  reg main_soclinux_sdram_inti_p1_cs_n = 1'd1;
  reg main_soclinux_sdram_inti_p1_ras_n = 1'd1;
  reg main_soclinux_sdram_inti_p1_we_n = 1'd1;
  wire main_soclinux_sdram_inti_p1_cke;
  wire main_soclinux_sdram_inti_p1_odt;
  wire main_soclinux_sdram_inti_p1_reset_n;
  reg main_soclinux_sdram_inti_p1_act_n = 1'd1;
  wire [31:0] main_soclinux_sdram_inti_p1_wrdata;
  wire main_soclinux_sdram_inti_p1_wrdata_en;
  wire [3:0] main_soclinux_sdram_inti_p1_wrdata_mask;
  wire main_soclinux_sdram_inti_p1_rddata_en;
  reg [31:0] main_soclinux_sdram_inti_p1_rddata = 32'd0;
  reg main_soclinux_sdram_inti_p1_rddata_valid = 1'd0;
  wire [14:0] main_soclinux_sdram_inti_p2_address;
  wire [2:0] main_soclinux_sdram_inti_p2_bank;
  reg main_soclinux_sdram_inti_p2_cas_n = 1'd1;
  reg main_soclinux_sdram_inti_p2_cs_n = 1'd1;
  reg main_soclinux_sdram_inti_p2_ras_n = 1'd1;
  reg main_soclinux_sdram_inti_p2_we_n = 1'd1;
  wire main_soclinux_sdram_inti_p2_cke;
  wire main_soclinux_sdram_inti_p2_odt;
  wire main_soclinux_sdram_inti_p2_reset_n;
  reg main_soclinux_sdram_inti_p2_act_n = 1'd1;
  wire [31:0] main_soclinux_sdram_inti_p2_wrdata;
  wire main_soclinux_sdram_inti_p2_wrdata_en;
  wire [3:0] main_soclinux_sdram_inti_p2_wrdata_mask;
  wire main_soclinux_sdram_inti_p2_rddata_en;
  reg [31:0] main_soclinux_sdram_inti_p2_rddata = 32'd0;
  reg main_soclinux_sdram_inti_p2_rddata_valid = 1'd0;
  wire [14:0] main_soclinux_sdram_inti_p3_address;
  wire [2:0] main_soclinux_sdram_inti_p3_bank;
  reg main_soclinux_sdram_inti_p3_cas_n = 1'd1;
  reg main_soclinux_sdram_inti_p3_cs_n = 1'd1;
  reg main_soclinux_sdram_inti_p3_ras_n = 1'd1;
  reg main_soclinux_sdram_inti_p3_we_n = 1'd1;
  wire main_soclinux_sdram_inti_p3_cke;
  wire main_soclinux_sdram_inti_p3_odt;
  wire main_soclinux_sdram_inti_p3_reset_n;
  reg main_soclinux_sdram_inti_p3_act_n = 1'd1;
  wire [31:0] main_soclinux_sdram_inti_p3_wrdata;
  wire main_soclinux_sdram_inti_p3_wrdata_en;
  wire [3:0] main_soclinux_sdram_inti_p3_wrdata_mask;
  wire main_soclinux_sdram_inti_p3_rddata_en;
  reg [31:0] main_soclinux_sdram_inti_p3_rddata = 32'd0;
  reg main_soclinux_sdram_inti_p3_rddata_valid = 1'd0;
  wire [14:0] main_soclinux_sdram_slave_p0_address;
  wire [2:0] main_soclinux_sdram_slave_p0_bank;
  wire main_soclinux_sdram_slave_p0_cas_n;
  wire main_soclinux_sdram_slave_p0_cs_n;
  wire main_soclinux_sdram_slave_p0_ras_n;
  wire main_soclinux_sdram_slave_p0_we_n;
  wire main_soclinux_sdram_slave_p0_cke;
  wire main_soclinux_sdram_slave_p0_odt;
  wire main_soclinux_sdram_slave_p0_reset_n;
  wire main_soclinux_sdram_slave_p0_act_n;
  wire [31:0] main_soclinux_sdram_slave_p0_wrdata;
  wire main_soclinux_sdram_slave_p0_wrdata_en;
  wire [3:0] main_soclinux_sdram_slave_p0_wrdata_mask;
  wire main_soclinux_sdram_slave_p0_rddata_en;
  reg [31:0] main_soclinux_sdram_slave_p0_rddata = 32'd0;
  reg main_soclinux_sdram_slave_p0_rddata_valid = 1'd0;
  wire [14:0] main_soclinux_sdram_slave_p1_address;
  wire [2:0] main_soclinux_sdram_slave_p1_bank;
  wire main_soclinux_sdram_slave_p1_cas_n;
  wire main_soclinux_sdram_slave_p1_cs_n;
  wire main_soclinux_sdram_slave_p1_ras_n;
  wire main_soclinux_sdram_slave_p1_we_n;
  wire main_soclinux_sdram_slave_p1_cke;
  wire main_soclinux_sdram_slave_p1_odt;
  wire main_soclinux_sdram_slave_p1_reset_n;
  wire main_soclinux_sdram_slave_p1_act_n;
  wire [31:0] main_soclinux_sdram_slave_p1_wrdata;
  wire main_soclinux_sdram_slave_p1_wrdata_en;
  wire [3:0] main_soclinux_sdram_slave_p1_wrdata_mask;
  wire main_soclinux_sdram_slave_p1_rddata_en;
  reg [31:0] main_soclinux_sdram_slave_p1_rddata = 32'd0;
  reg main_soclinux_sdram_slave_p1_rddata_valid = 1'd0;
  wire [14:0] main_soclinux_sdram_slave_p2_address;
  wire [2:0] main_soclinux_sdram_slave_p2_bank;
  wire main_soclinux_sdram_slave_p2_cas_n;
  wire main_soclinux_sdram_slave_p2_cs_n;
  wire main_soclinux_sdram_slave_p2_ras_n;
  wire main_soclinux_sdram_slave_p2_we_n;
  wire main_soclinux_sdram_slave_p2_cke;
  wire main_soclinux_sdram_slave_p2_odt;
  wire main_soclinux_sdram_slave_p2_reset_n;
  wire main_soclinux_sdram_slave_p2_act_n;
  wire [31:0] main_soclinux_sdram_slave_p2_wrdata;
  wire main_soclinux_sdram_slave_p2_wrdata_en;
  wire [3:0] main_soclinux_sdram_slave_p2_wrdata_mask;
  wire main_soclinux_sdram_slave_p2_rddata_en;
  reg [31:0] main_soclinux_sdram_slave_p2_rddata = 32'd0;
  reg main_soclinux_sdram_slave_p2_rddata_valid = 1'd0;
  wire [14:0] main_soclinux_sdram_slave_p3_address;
  wire [2:0] main_soclinux_sdram_slave_p3_bank;
  wire main_soclinux_sdram_slave_p3_cas_n;
  wire main_soclinux_sdram_slave_p3_cs_n;
  wire main_soclinux_sdram_slave_p3_ras_n;
  wire main_soclinux_sdram_slave_p3_we_n;
  wire main_soclinux_sdram_slave_p3_cke;
  wire main_soclinux_sdram_slave_p3_odt;
  wire main_soclinux_sdram_slave_p3_reset_n;
  wire main_soclinux_sdram_slave_p3_act_n;
  wire [31:0] main_soclinux_sdram_slave_p3_wrdata;
  wire main_soclinux_sdram_slave_p3_wrdata_en;
  wire [3:0] main_soclinux_sdram_slave_p3_wrdata_mask;
  wire main_soclinux_sdram_slave_p3_rddata_en;
  reg [31:0] main_soclinux_sdram_slave_p3_rddata = 32'd0;
  reg main_soclinux_sdram_slave_p3_rddata_valid = 1'd0;
  reg [14:0] main_soclinux_sdram_master_p0_address = 15'd0;
  reg [2:0] main_soclinux_sdram_master_p0_bank = 3'd0;
  reg main_soclinux_sdram_master_p0_cas_n = 1'd1;
  reg main_soclinux_sdram_master_p0_cs_n = 1'd1;
  reg main_soclinux_sdram_master_p0_ras_n = 1'd1;
  reg main_soclinux_sdram_master_p0_we_n = 1'd1;
  reg main_soclinux_sdram_master_p0_cke = 1'd0;
  reg main_soclinux_sdram_master_p0_odt = 1'd0;
  reg main_soclinux_sdram_master_p0_reset_n = 1'd0;
  reg main_soclinux_sdram_master_p0_act_n = 1'd1;
  reg [31:0] main_soclinux_sdram_master_p0_wrdata = 32'd0;
  reg main_soclinux_sdram_master_p0_wrdata_en = 1'd0;
  reg [3:0] main_soclinux_sdram_master_p0_wrdata_mask = 4'd0;
  reg main_soclinux_sdram_master_p0_rddata_en = 1'd0;
  wire [31:0] main_soclinux_sdram_master_p0_rddata;
  wire main_soclinux_sdram_master_p0_rddata_valid;
  reg [14:0] main_soclinux_sdram_master_p1_address = 15'd0;
  reg [2:0] main_soclinux_sdram_master_p1_bank = 3'd0;
  reg main_soclinux_sdram_master_p1_cas_n = 1'd1;
  reg main_soclinux_sdram_master_p1_cs_n = 1'd1;
  reg main_soclinux_sdram_master_p1_ras_n = 1'd1;
  reg main_soclinux_sdram_master_p1_we_n = 1'd1;
  reg main_soclinux_sdram_master_p1_cke = 1'd0;
  reg main_soclinux_sdram_master_p1_odt = 1'd0;
  reg main_soclinux_sdram_master_p1_reset_n = 1'd0;
  reg main_soclinux_sdram_master_p1_act_n = 1'd1;
  reg [31:0] main_soclinux_sdram_master_p1_wrdata = 32'd0;
  reg main_soclinux_sdram_master_p1_wrdata_en = 1'd0;
  reg [3:0] main_soclinux_sdram_master_p1_wrdata_mask = 4'd0;
  reg main_soclinux_sdram_master_p1_rddata_en = 1'd0;
  wire [31:0] main_soclinux_sdram_master_p1_rddata;
  wire main_soclinux_sdram_master_p1_rddata_valid;
  reg [14:0] main_soclinux_sdram_master_p2_address = 15'd0;
  reg [2:0] main_soclinux_sdram_master_p2_bank = 3'd0;
  reg main_soclinux_sdram_master_p2_cas_n = 1'd1;
  reg main_soclinux_sdram_master_p2_cs_n = 1'd1;
  reg main_soclinux_sdram_master_p2_ras_n = 1'd1;
  reg main_soclinux_sdram_master_p2_we_n = 1'd1;
  reg main_soclinux_sdram_master_p2_cke = 1'd0;
  reg main_soclinux_sdram_master_p2_odt = 1'd0;
  reg main_soclinux_sdram_master_p2_reset_n = 1'd0;
  reg main_soclinux_sdram_master_p2_act_n = 1'd1;
  reg [31:0] main_soclinux_sdram_master_p2_wrdata = 32'd0;
  reg main_soclinux_sdram_master_p2_wrdata_en = 1'd0;
  reg [3:0] main_soclinux_sdram_master_p2_wrdata_mask = 4'd0;
  reg main_soclinux_sdram_master_p2_rddata_en = 1'd0;
  wire [31:0] main_soclinux_sdram_master_p2_rddata;
  wire main_soclinux_sdram_master_p2_rddata_valid;
  reg [14:0] main_soclinux_sdram_master_p3_address = 15'd0;
  reg [2:0] main_soclinux_sdram_master_p3_bank = 3'd0;
  reg main_soclinux_sdram_master_p3_cas_n = 1'd1;
  reg main_soclinux_sdram_master_p3_cs_n = 1'd1;
  reg main_soclinux_sdram_master_p3_ras_n = 1'd1;
  reg main_soclinux_sdram_master_p3_we_n = 1'd1;
  reg main_soclinux_sdram_master_p3_cke = 1'd0;
  reg main_soclinux_sdram_master_p3_odt = 1'd0;
  reg main_soclinux_sdram_master_p3_reset_n = 1'd0;
  reg main_soclinux_sdram_master_p3_act_n = 1'd1;
  reg [31:0] main_soclinux_sdram_master_p3_wrdata = 32'd0;
  reg main_soclinux_sdram_master_p3_wrdata_en = 1'd0;
  reg [3:0] main_soclinux_sdram_master_p3_wrdata_mask = 4'd0;
  reg main_soclinux_sdram_master_p3_rddata_en = 1'd0;
  wire [31:0] main_soclinux_sdram_master_p3_rddata;
  wire main_soclinux_sdram_master_p3_rddata_valid;
  wire main_soclinux_sdram_sel;
  wire main_soclinux_sdram_cke;
  wire main_soclinux_sdram_odt;
  wire main_soclinux_sdram_reset_n;
  reg [3:0] main_soclinux_sdram_storage = 4'd1;
  reg main_soclinux_sdram_re = 1'd0;
  reg [5:0] main_soclinux_sdram_phaseinjector0_command_storage = 6'd0;
  reg main_soclinux_sdram_phaseinjector0_command_re = 1'd0;
  wire main_soclinux_sdram_phaseinjector0_command_issue_re;
  wire main_soclinux_sdram_phaseinjector0_command_issue_r;
  wire main_soclinux_sdram_phaseinjector0_command_issue_we;
  reg main_soclinux_sdram_phaseinjector0_command_issue_w = 1'd0;
  reg [14:0] main_soclinux_sdram_phaseinjector0_address_storage = 15'd0;
  reg main_soclinux_sdram_phaseinjector0_address_re = 1'd0;
  reg [2:0] main_soclinux_sdram_phaseinjector0_baddress_storage = 3'd0;
  reg main_soclinux_sdram_phaseinjector0_baddress_re = 1'd0;
  reg [31:0] main_soclinux_sdram_phaseinjector0_wrdata_storage = 32'd0;
  reg main_soclinux_sdram_phaseinjector0_wrdata_re = 1'd0;
  reg [31:0] main_soclinux_sdram_phaseinjector0_rddata_status = 32'd0;
  wire main_soclinux_sdram_phaseinjector0_rddata_we;
  reg main_soclinux_sdram_phaseinjector0_rddata_re = 1'd0;
  reg [5:0] main_soclinux_sdram_phaseinjector1_command_storage = 6'd0;
  reg main_soclinux_sdram_phaseinjector1_command_re = 1'd0;
  wire main_soclinux_sdram_phaseinjector1_command_issue_re;
  wire main_soclinux_sdram_phaseinjector1_command_issue_r;
  wire main_soclinux_sdram_phaseinjector1_command_issue_we;
  reg main_soclinux_sdram_phaseinjector1_command_issue_w = 1'd0;
  reg [14:0] main_soclinux_sdram_phaseinjector1_address_storage = 15'd0;
  reg main_soclinux_sdram_phaseinjector1_address_re = 1'd0;
  reg [2:0] main_soclinux_sdram_phaseinjector1_baddress_storage = 3'd0;
  reg main_soclinux_sdram_phaseinjector1_baddress_re = 1'd0;
  reg [31:0] main_soclinux_sdram_phaseinjector1_wrdata_storage = 32'd0;
  reg main_soclinux_sdram_phaseinjector1_wrdata_re = 1'd0;
  reg [31:0] main_soclinux_sdram_phaseinjector1_rddata_status = 32'd0;
  wire main_soclinux_sdram_phaseinjector1_rddata_we;
  reg main_soclinux_sdram_phaseinjector1_rddata_re = 1'd0;
  reg [5:0] main_soclinux_sdram_phaseinjector2_command_storage = 6'd0;
  reg main_soclinux_sdram_phaseinjector2_command_re = 1'd0;
  wire main_soclinux_sdram_phaseinjector2_command_issue_re;
  wire main_soclinux_sdram_phaseinjector2_command_issue_r;
  wire main_soclinux_sdram_phaseinjector2_command_issue_we;
  reg main_soclinux_sdram_phaseinjector2_command_issue_w = 1'd0;
  reg [14:0] main_soclinux_sdram_phaseinjector2_address_storage = 15'd0;
  reg main_soclinux_sdram_phaseinjector2_address_re = 1'd0;
  reg [2:0] main_soclinux_sdram_phaseinjector2_baddress_storage = 3'd0;
  reg main_soclinux_sdram_phaseinjector2_baddress_re = 1'd0;
  reg [31:0] main_soclinux_sdram_phaseinjector2_wrdata_storage = 32'd0;
  reg main_soclinux_sdram_phaseinjector2_wrdata_re = 1'd0;
  reg [31:0] main_soclinux_sdram_phaseinjector2_rddata_status = 32'd0;
  wire main_soclinux_sdram_phaseinjector2_rddata_we;
  reg main_soclinux_sdram_phaseinjector2_rddata_re = 1'd0;
  reg [5:0] main_soclinux_sdram_phaseinjector3_command_storage = 6'd0;
  reg main_soclinux_sdram_phaseinjector3_command_re = 1'd0;
  wire main_soclinux_sdram_phaseinjector3_command_issue_re;
  wire main_soclinux_sdram_phaseinjector3_command_issue_r;
  wire main_soclinux_sdram_phaseinjector3_command_issue_we;
  reg main_soclinux_sdram_phaseinjector3_command_issue_w = 1'd0;
  reg [14:0] main_soclinux_sdram_phaseinjector3_address_storage = 15'd0;
  reg main_soclinux_sdram_phaseinjector3_address_re = 1'd0;
  reg [2:0] main_soclinux_sdram_phaseinjector3_baddress_storage = 3'd0;
  reg main_soclinux_sdram_phaseinjector3_baddress_re = 1'd0;
  reg [31:0] main_soclinux_sdram_phaseinjector3_wrdata_storage = 32'd0;
  reg main_soclinux_sdram_phaseinjector3_wrdata_re = 1'd0;
  reg [31:0] main_soclinux_sdram_phaseinjector3_rddata_status = 32'd0;
  wire main_soclinux_sdram_phaseinjector3_rddata_we;
  reg main_soclinux_sdram_phaseinjector3_rddata_re = 1'd0;
  wire main_soclinux_sdram_interface_bank0_valid;
  wire main_soclinux_sdram_interface_bank0_ready;
  wire main_soclinux_sdram_interface_bank0_we;
  wire [21:0] main_soclinux_sdram_interface_bank0_addr;
  wire main_soclinux_sdram_interface_bank0_lock;
  wire main_soclinux_sdram_interface_bank0_wdata_ready;
  wire main_soclinux_sdram_interface_bank0_rdata_valid;
  wire main_soclinux_sdram_interface_bank1_valid;
  wire main_soclinux_sdram_interface_bank1_ready;
  wire main_soclinux_sdram_interface_bank1_we;
  wire [21:0] main_soclinux_sdram_interface_bank1_addr;
  wire main_soclinux_sdram_interface_bank1_lock;
  wire main_soclinux_sdram_interface_bank1_wdata_ready;
  wire main_soclinux_sdram_interface_bank1_rdata_valid;
  wire main_soclinux_sdram_interface_bank2_valid;
  wire main_soclinux_sdram_interface_bank2_ready;
  wire main_soclinux_sdram_interface_bank2_we;
  wire [21:0] main_soclinux_sdram_interface_bank2_addr;
  wire main_soclinux_sdram_interface_bank2_lock;
  wire main_soclinux_sdram_interface_bank2_wdata_ready;
  wire main_soclinux_sdram_interface_bank2_rdata_valid;
  wire main_soclinux_sdram_interface_bank3_valid;
  wire main_soclinux_sdram_interface_bank3_ready;
  wire main_soclinux_sdram_interface_bank3_we;
  wire [21:0] main_soclinux_sdram_interface_bank3_addr;
  wire main_soclinux_sdram_interface_bank3_lock;
  wire main_soclinux_sdram_interface_bank3_wdata_ready;
  wire main_soclinux_sdram_interface_bank3_rdata_valid;
  wire main_soclinux_sdram_interface_bank4_valid;
  wire main_soclinux_sdram_interface_bank4_ready;
  wire main_soclinux_sdram_interface_bank4_we;
  wire [21:0] main_soclinux_sdram_interface_bank4_addr;
  wire main_soclinux_sdram_interface_bank4_lock;
  wire main_soclinux_sdram_interface_bank4_wdata_ready;
  wire main_soclinux_sdram_interface_bank4_rdata_valid;
  wire main_soclinux_sdram_interface_bank5_valid;
  wire main_soclinux_sdram_interface_bank5_ready;
  wire main_soclinux_sdram_interface_bank5_we;
  wire [21:0] main_soclinux_sdram_interface_bank5_addr;
  wire main_soclinux_sdram_interface_bank5_lock;
  wire main_soclinux_sdram_interface_bank5_wdata_ready;
  wire main_soclinux_sdram_interface_bank5_rdata_valid;
  wire main_soclinux_sdram_interface_bank6_valid;
  wire main_soclinux_sdram_interface_bank6_ready;
  wire main_soclinux_sdram_interface_bank6_we;
  wire [21:0] main_soclinux_sdram_interface_bank6_addr;
  wire main_soclinux_sdram_interface_bank6_lock;
  wire main_soclinux_sdram_interface_bank6_wdata_ready;
  wire main_soclinux_sdram_interface_bank6_rdata_valid;
  wire main_soclinux_sdram_interface_bank7_valid;
  wire main_soclinux_sdram_interface_bank7_ready;
  wire main_soclinux_sdram_interface_bank7_we;
  wire [21:0] main_soclinux_sdram_interface_bank7_addr;
  wire main_soclinux_sdram_interface_bank7_lock;
  wire main_soclinux_sdram_interface_bank7_wdata_ready;
  wire main_soclinux_sdram_interface_bank7_rdata_valid;
  reg [127:0] main_soclinux_sdram_interface_wdata = 128'd0;
  reg [15:0] main_soclinux_sdram_interface_wdata_we = 16'd0;
  wire [127:0] main_soclinux_sdram_interface_rdata;
  reg [14:0] main_soclinux_sdram_dfi_p0_address = 15'd0;
  reg [2:0] main_soclinux_sdram_dfi_p0_bank = 3'd0;
  reg main_soclinux_sdram_dfi_p0_cas_n = 1'd1;
  reg main_soclinux_sdram_dfi_p0_cs_n = 1'd1;
  reg main_soclinux_sdram_dfi_p0_ras_n = 1'd1;
  reg main_soclinux_sdram_dfi_p0_we_n = 1'd1;
  wire main_soclinux_sdram_dfi_p0_cke;
  wire main_soclinux_sdram_dfi_p0_odt;
  wire main_soclinux_sdram_dfi_p0_reset_n;
  reg main_soclinux_sdram_dfi_p0_act_n = 1'd1;
  wire [31:0] main_soclinux_sdram_dfi_p0_wrdata;
  reg main_soclinux_sdram_dfi_p0_wrdata_en = 1'd0;
  wire [3:0] main_soclinux_sdram_dfi_p0_wrdata_mask;
  reg main_soclinux_sdram_dfi_p0_rddata_en = 1'd0;
  wire [31:0] main_soclinux_sdram_dfi_p0_rddata;
  wire main_soclinux_sdram_dfi_p0_rddata_valid;
  reg [14:0] main_soclinux_sdram_dfi_p1_address = 15'd0;
  reg [2:0] main_soclinux_sdram_dfi_p1_bank = 3'd0;
  reg main_soclinux_sdram_dfi_p1_cas_n = 1'd1;
  reg main_soclinux_sdram_dfi_p1_cs_n = 1'd1;
  reg main_soclinux_sdram_dfi_p1_ras_n = 1'd1;
  reg main_soclinux_sdram_dfi_p1_we_n = 1'd1;
  wire main_soclinux_sdram_dfi_p1_cke;
  wire main_soclinux_sdram_dfi_p1_odt;
  wire main_soclinux_sdram_dfi_p1_reset_n;
  reg main_soclinux_sdram_dfi_p1_act_n = 1'd1;
  wire [31:0] main_soclinux_sdram_dfi_p1_wrdata;
  reg main_soclinux_sdram_dfi_p1_wrdata_en = 1'd0;
  wire [3:0] main_soclinux_sdram_dfi_p1_wrdata_mask;
  reg main_soclinux_sdram_dfi_p1_rddata_en = 1'd0;
  wire [31:0] main_soclinux_sdram_dfi_p1_rddata;
  wire main_soclinux_sdram_dfi_p1_rddata_valid;
  reg [14:0] main_soclinux_sdram_dfi_p2_address = 15'd0;
  reg [2:0] main_soclinux_sdram_dfi_p2_bank = 3'd0;
  reg main_soclinux_sdram_dfi_p2_cas_n = 1'd1;
  reg main_soclinux_sdram_dfi_p2_cs_n = 1'd1;
  reg main_soclinux_sdram_dfi_p2_ras_n = 1'd1;
  reg main_soclinux_sdram_dfi_p2_we_n = 1'd1;
  wire main_soclinux_sdram_dfi_p2_cke;
  wire main_soclinux_sdram_dfi_p2_odt;
  wire main_soclinux_sdram_dfi_p2_reset_n;
  reg main_soclinux_sdram_dfi_p2_act_n = 1'd1;
  wire [31:0] main_soclinux_sdram_dfi_p2_wrdata;
  reg main_soclinux_sdram_dfi_p2_wrdata_en = 1'd0;
  wire [3:0] main_soclinux_sdram_dfi_p2_wrdata_mask;
  reg main_soclinux_sdram_dfi_p2_rddata_en = 1'd0;
  wire [31:0] main_soclinux_sdram_dfi_p2_rddata;
  wire main_soclinux_sdram_dfi_p2_rddata_valid;
  reg [14:0] main_soclinux_sdram_dfi_p3_address = 15'd0;
  reg [2:0] main_soclinux_sdram_dfi_p3_bank = 3'd0;
  reg main_soclinux_sdram_dfi_p3_cas_n = 1'd1;
  reg main_soclinux_sdram_dfi_p3_cs_n = 1'd1;
  reg main_soclinux_sdram_dfi_p3_ras_n = 1'd1;
  reg main_soclinux_sdram_dfi_p3_we_n = 1'd1;
  wire main_soclinux_sdram_dfi_p3_cke;
  wire main_soclinux_sdram_dfi_p3_odt;
  wire main_soclinux_sdram_dfi_p3_reset_n;
  reg main_soclinux_sdram_dfi_p3_act_n = 1'd1;
  wire [31:0] main_soclinux_sdram_dfi_p3_wrdata;
  reg main_soclinux_sdram_dfi_p3_wrdata_en = 1'd0;
  wire [3:0] main_soclinux_sdram_dfi_p3_wrdata_mask;
  reg main_soclinux_sdram_dfi_p3_rddata_en = 1'd0;
  wire [31:0] main_soclinux_sdram_dfi_p3_rddata;
  wire main_soclinux_sdram_dfi_p3_rddata_valid;
  reg main_soclinux_sdram_cmd_valid = 1'd0;
  reg main_soclinux_sdram_cmd_ready = 1'd0;
  reg main_soclinux_sdram_cmd_last = 1'd0;
  reg [14:0] main_soclinux_sdram_cmd_payload_a = 15'd0;
  reg [2:0] main_soclinux_sdram_cmd_payload_ba = 3'd0;
  reg main_soclinux_sdram_cmd_payload_cas = 1'd0;
  reg main_soclinux_sdram_cmd_payload_ras = 1'd0;
  reg main_soclinux_sdram_cmd_payload_we = 1'd0;
  reg main_soclinux_sdram_cmd_payload_is_read = 1'd0;
  reg main_soclinux_sdram_cmd_payload_is_write = 1'd0;
  wire main_soclinux_sdram_wants_refresh;
  wire main_soclinux_sdram_wants_zqcs;
  wire main_soclinux_sdram_timer_wait;
  wire main_soclinux_sdram_timer_done0;
  wire [9:0] main_soclinux_sdram_timer_count0;
  wire main_soclinux_sdram_timer_done1;
  reg [9:0] main_soclinux_sdram_timer_count1 = 10'd781;
  wire main_soclinux_sdram_postponer_req_i;
  reg main_soclinux_sdram_postponer_req_o = 1'd0;
  reg main_soclinux_sdram_postponer_count = 1'd0;
  reg main_soclinux_sdram_sequencer_start0 = 1'd0;
  wire main_soclinux_sdram_sequencer_done0;
  wire main_soclinux_sdram_sequencer_start1;
  reg main_soclinux_sdram_sequencer_done1 = 1'd0;
  reg [5:0] main_soclinux_sdram_sequencer_counter = 6'd0;
  reg main_soclinux_sdram_sequencer_count = 1'd0;
  wire main_soclinux_sdram_zqcs_timer_wait;
  wire main_soclinux_sdram_zqcs_timer_done0;
  wire [26:0] main_soclinux_sdram_zqcs_timer_count0;
  wire main_soclinux_sdram_zqcs_timer_done1;
  reg [26:0] main_soclinux_sdram_zqcs_timer_count1 = 27'd99999999;
  reg main_soclinux_sdram_zqcs_executer_start = 1'd0;
  reg main_soclinux_sdram_zqcs_executer_done = 1'd0;
  reg [4:0] main_soclinux_sdram_zqcs_executer_counter = 5'd0;
  wire main_soclinux_sdram_bankmachine0_req_valid;
  wire main_soclinux_sdram_bankmachine0_req_ready;
  wire main_soclinux_sdram_bankmachine0_req_we;
  wire [21:0] main_soclinux_sdram_bankmachine0_req_addr;
  wire main_soclinux_sdram_bankmachine0_req_lock;
  reg main_soclinux_sdram_bankmachine0_req_wdata_ready = 1'd0;
  reg main_soclinux_sdram_bankmachine0_req_rdata_valid = 1'd0;
  wire main_soclinux_sdram_bankmachine0_refresh_req;
  reg main_soclinux_sdram_bankmachine0_refresh_gnt = 1'd0;
  reg main_soclinux_sdram_bankmachine0_cmd_valid = 1'd0;
  reg main_soclinux_sdram_bankmachine0_cmd_ready = 1'd0;
  reg [14:0] main_soclinux_sdram_bankmachine0_cmd_payload_a = 15'd0;
  wire [2:0] main_soclinux_sdram_bankmachine0_cmd_payload_ba;
  reg main_soclinux_sdram_bankmachine0_cmd_payload_cas = 1'd0;
  reg main_soclinux_sdram_bankmachine0_cmd_payload_ras = 1'd0;
  reg main_soclinux_sdram_bankmachine0_cmd_payload_we = 1'd0;
  reg main_soclinux_sdram_bankmachine0_cmd_payload_is_cmd = 1'd0;
  reg main_soclinux_sdram_bankmachine0_cmd_payload_is_read = 1'd0;
  reg main_soclinux_sdram_bankmachine0_cmd_payload_is_write = 1'd0;
  reg main_soclinux_sdram_bankmachine0_auto_precharge = 1'd0;
  wire main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_sink_valid;
  wire main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_sink_ready;
  reg main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_sink_first = 1'd0;
  reg main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_sink_last = 1'd0;
  wire main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_sink_payload_we;
  wire [21:0] main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_sink_payload_addr;
  wire main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_source_valid;
  wire main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_source_ready;
  wire main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_source_first;
  wire main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_source_last;
  wire main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_we;
  wire [21:0] main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr;
  wire main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_we;
  wire main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_writable;
  wire main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_re;
  wire main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_readable;
  wire [24:0] main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_din;
  wire [24:0] main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout;
  reg [3:0] main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_level = 4'd0;
  reg main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_replace = 1'd0;
  reg [2:0] main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_produce = 3'd0;
  reg [2:0] main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_consume = 3'd0;
  reg [2:0] main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_wrport_adr = 3'd0;
  wire [24:0] main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_wrport_dat_r;
  wire main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we;
  wire [24:0] main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_wrport_dat_w;
  wire main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_do_read;
  wire [2:0] main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_rdport_adr;
  wire [24:0] main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_rdport_dat_r;
  wire main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_fifo_in_payload_we;
  wire [21:0] main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_fifo_in_payload_addr;
  wire main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_fifo_in_first;
  wire main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_fifo_in_last;
  wire main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_payload_we;
  wire [21:0] main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_payload_addr;
  wire main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_first;
  wire main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_last;
  wire main_soclinux_sdram_bankmachine0_cmd_buffer_sink_valid;
  wire main_soclinux_sdram_bankmachine0_cmd_buffer_sink_ready;
  wire main_soclinux_sdram_bankmachine0_cmd_buffer_sink_first;
  wire main_soclinux_sdram_bankmachine0_cmd_buffer_sink_last;
  wire main_soclinux_sdram_bankmachine0_cmd_buffer_sink_payload_we;
  wire [21:0] main_soclinux_sdram_bankmachine0_cmd_buffer_sink_payload_addr;
  reg main_soclinux_sdram_bankmachine0_cmd_buffer_source_valid = 1'd0;
  wire main_soclinux_sdram_bankmachine0_cmd_buffer_source_ready;
  reg main_soclinux_sdram_bankmachine0_cmd_buffer_source_first = 1'd0;
  reg main_soclinux_sdram_bankmachine0_cmd_buffer_source_last = 1'd0;
  reg main_soclinux_sdram_bankmachine0_cmd_buffer_source_payload_we = 1'd0;
  reg [21:0] main_soclinux_sdram_bankmachine0_cmd_buffer_source_payload_addr = 22'd0;
  reg [14:0] main_soclinux_sdram_bankmachine0_row = 15'd0;
  reg main_soclinux_sdram_bankmachine0_row_opened = 1'd0;
  wire main_soclinux_sdram_bankmachine0_row_hit;
  reg main_soclinux_sdram_bankmachine0_row_open = 1'd0;
  reg main_soclinux_sdram_bankmachine0_row_close = 1'd0;
  reg main_soclinux_sdram_bankmachine0_row_col_n_addr_sel = 1'd0;
  wire main_soclinux_sdram_bankmachine0_twtpcon_valid;
  (* dont_touch = "true" *) reg main_soclinux_sdram_bankmachine0_twtpcon_ready = 1'd0;
  reg [2:0] main_soclinux_sdram_bankmachine0_twtpcon_count = 3'd0;
  wire main_soclinux_sdram_bankmachine0_trccon_valid;
  (* dont_touch = "true" *) reg main_soclinux_sdram_bankmachine0_trccon_ready = 1'd0;
  reg [2:0] main_soclinux_sdram_bankmachine0_trccon_count = 3'd0;
  wire main_soclinux_sdram_bankmachine0_trascon_valid;
  (* dont_touch = "true" *) reg main_soclinux_sdram_bankmachine0_trascon_ready = 1'd0;
  reg [2:0] main_soclinux_sdram_bankmachine0_trascon_count = 3'd0;
  wire main_soclinux_sdram_bankmachine1_req_valid;
  wire main_soclinux_sdram_bankmachine1_req_ready;
  wire main_soclinux_sdram_bankmachine1_req_we;
  wire [21:0] main_soclinux_sdram_bankmachine1_req_addr;
  wire main_soclinux_sdram_bankmachine1_req_lock;
  reg main_soclinux_sdram_bankmachine1_req_wdata_ready = 1'd0;
  reg main_soclinux_sdram_bankmachine1_req_rdata_valid = 1'd0;
  wire main_soclinux_sdram_bankmachine1_refresh_req;
  reg main_soclinux_sdram_bankmachine1_refresh_gnt = 1'd0;
  reg main_soclinux_sdram_bankmachine1_cmd_valid = 1'd0;
  reg main_soclinux_sdram_bankmachine1_cmd_ready = 1'd0;
  reg [14:0] main_soclinux_sdram_bankmachine1_cmd_payload_a = 15'd0;
  wire [2:0] main_soclinux_sdram_bankmachine1_cmd_payload_ba;
  reg main_soclinux_sdram_bankmachine1_cmd_payload_cas = 1'd0;
  reg main_soclinux_sdram_bankmachine1_cmd_payload_ras = 1'd0;
  reg main_soclinux_sdram_bankmachine1_cmd_payload_we = 1'd0;
  reg main_soclinux_sdram_bankmachine1_cmd_payload_is_cmd = 1'd0;
  reg main_soclinux_sdram_bankmachine1_cmd_payload_is_read = 1'd0;
  reg main_soclinux_sdram_bankmachine1_cmd_payload_is_write = 1'd0;
  reg main_soclinux_sdram_bankmachine1_auto_precharge = 1'd0;
  wire main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_sink_valid;
  wire main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_sink_ready;
  reg main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_sink_first = 1'd0;
  reg main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_sink_last = 1'd0;
  wire main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_sink_payload_we;
  wire [21:0] main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_sink_payload_addr;
  wire main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_source_valid;
  wire main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_source_ready;
  wire main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_source_first;
  wire main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_source_last;
  wire main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_we;
  wire [21:0] main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr;
  wire main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_we;
  wire main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_writable;
  wire main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_re;
  wire main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_readable;
  wire [24:0] main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_din;
  wire [24:0] main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout;
  reg [3:0] main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_level = 4'd0;
  reg main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_replace = 1'd0;
  reg [2:0] main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_produce = 3'd0;
  reg [2:0] main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_consume = 3'd0;
  reg [2:0] main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_wrport_adr = 3'd0;
  wire [24:0] main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_wrport_dat_r;
  wire main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we;
  wire [24:0] main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_wrport_dat_w;
  wire main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_do_read;
  wire [2:0] main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_rdport_adr;
  wire [24:0] main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_rdport_dat_r;
  wire main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_fifo_in_payload_we;
  wire [21:0] main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_fifo_in_payload_addr;
  wire main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_fifo_in_first;
  wire main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_fifo_in_last;
  wire main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_payload_we;
  wire [21:0] main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_payload_addr;
  wire main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_first;
  wire main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_last;
  wire main_soclinux_sdram_bankmachine1_cmd_buffer_sink_valid;
  wire main_soclinux_sdram_bankmachine1_cmd_buffer_sink_ready;
  wire main_soclinux_sdram_bankmachine1_cmd_buffer_sink_first;
  wire main_soclinux_sdram_bankmachine1_cmd_buffer_sink_last;
  wire main_soclinux_sdram_bankmachine1_cmd_buffer_sink_payload_we;
  wire [21:0] main_soclinux_sdram_bankmachine1_cmd_buffer_sink_payload_addr;
  reg main_soclinux_sdram_bankmachine1_cmd_buffer_source_valid = 1'd0;
  wire main_soclinux_sdram_bankmachine1_cmd_buffer_source_ready;
  reg main_soclinux_sdram_bankmachine1_cmd_buffer_source_first = 1'd0;
  reg main_soclinux_sdram_bankmachine1_cmd_buffer_source_last = 1'd0;
  reg main_soclinux_sdram_bankmachine1_cmd_buffer_source_payload_we = 1'd0;
  reg [21:0] main_soclinux_sdram_bankmachine1_cmd_buffer_source_payload_addr = 22'd0;
  reg [14:0] main_soclinux_sdram_bankmachine1_row = 15'd0;
  reg main_soclinux_sdram_bankmachine1_row_opened = 1'd0;
  wire main_soclinux_sdram_bankmachine1_row_hit;
  reg main_soclinux_sdram_bankmachine1_row_open = 1'd0;
  reg main_soclinux_sdram_bankmachine1_row_close = 1'd0;
  reg main_soclinux_sdram_bankmachine1_row_col_n_addr_sel = 1'd0;
  wire main_soclinux_sdram_bankmachine1_twtpcon_valid;
  (* dont_touch = "true" *) reg main_soclinux_sdram_bankmachine1_twtpcon_ready = 1'd0;
  reg [2:0] main_soclinux_sdram_bankmachine1_twtpcon_count = 3'd0;
  wire main_soclinux_sdram_bankmachine1_trccon_valid;
  (* dont_touch = "true" *) reg main_soclinux_sdram_bankmachine1_trccon_ready = 1'd0;
  reg [2:0] main_soclinux_sdram_bankmachine1_trccon_count = 3'd0;
  wire main_soclinux_sdram_bankmachine1_trascon_valid;
  (* dont_touch = "true" *) reg main_soclinux_sdram_bankmachine1_trascon_ready = 1'd0;
  reg [2:0] main_soclinux_sdram_bankmachine1_trascon_count = 3'd0;
  wire main_soclinux_sdram_bankmachine2_req_valid;
  wire main_soclinux_sdram_bankmachine2_req_ready;
  wire main_soclinux_sdram_bankmachine2_req_we;
  wire [21:0] main_soclinux_sdram_bankmachine2_req_addr;
  wire main_soclinux_sdram_bankmachine2_req_lock;
  reg main_soclinux_sdram_bankmachine2_req_wdata_ready = 1'd0;
  reg main_soclinux_sdram_bankmachine2_req_rdata_valid = 1'd0;
  wire main_soclinux_sdram_bankmachine2_refresh_req;
  reg main_soclinux_sdram_bankmachine2_refresh_gnt = 1'd0;
  reg main_soclinux_sdram_bankmachine2_cmd_valid = 1'd0;
  reg main_soclinux_sdram_bankmachine2_cmd_ready = 1'd0;
  reg [14:0] main_soclinux_sdram_bankmachine2_cmd_payload_a = 15'd0;
  wire [2:0] main_soclinux_sdram_bankmachine2_cmd_payload_ba;
  reg main_soclinux_sdram_bankmachine2_cmd_payload_cas = 1'd0;
  reg main_soclinux_sdram_bankmachine2_cmd_payload_ras = 1'd0;
  reg main_soclinux_sdram_bankmachine2_cmd_payload_we = 1'd0;
  reg main_soclinux_sdram_bankmachine2_cmd_payload_is_cmd = 1'd0;
  reg main_soclinux_sdram_bankmachine2_cmd_payload_is_read = 1'd0;
  reg main_soclinux_sdram_bankmachine2_cmd_payload_is_write = 1'd0;
  reg main_soclinux_sdram_bankmachine2_auto_precharge = 1'd0;
  wire main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_sink_valid;
  wire main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_sink_ready;
  reg main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_sink_first = 1'd0;
  reg main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_sink_last = 1'd0;
  wire main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_sink_payload_we;
  wire [21:0] main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_sink_payload_addr;
  wire main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_source_valid;
  wire main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_source_ready;
  wire main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_source_first;
  wire main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_source_last;
  wire main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_we;
  wire [21:0] main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr;
  wire main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_we;
  wire main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_writable;
  wire main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_re;
  wire main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_readable;
  wire [24:0] main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_din;
  wire [24:0] main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout;
  reg [3:0] main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_level = 4'd0;
  reg main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_replace = 1'd0;
  reg [2:0] main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_produce = 3'd0;
  reg [2:0] main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_consume = 3'd0;
  reg [2:0] main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_wrport_adr = 3'd0;
  wire [24:0] main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_wrport_dat_r;
  wire main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we;
  wire [24:0] main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_wrport_dat_w;
  wire main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_do_read;
  wire [2:0] main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_rdport_adr;
  wire [24:0] main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_rdport_dat_r;
  wire main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_fifo_in_payload_we;
  wire [21:0] main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_fifo_in_payload_addr;
  wire main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_fifo_in_first;
  wire main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_fifo_in_last;
  wire main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_payload_we;
  wire [21:0] main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_payload_addr;
  wire main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_first;
  wire main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_last;
  wire main_soclinux_sdram_bankmachine2_cmd_buffer_sink_valid;
  wire main_soclinux_sdram_bankmachine2_cmd_buffer_sink_ready;
  wire main_soclinux_sdram_bankmachine2_cmd_buffer_sink_first;
  wire main_soclinux_sdram_bankmachine2_cmd_buffer_sink_last;
  wire main_soclinux_sdram_bankmachine2_cmd_buffer_sink_payload_we;
  wire [21:0] main_soclinux_sdram_bankmachine2_cmd_buffer_sink_payload_addr;
  reg main_soclinux_sdram_bankmachine2_cmd_buffer_source_valid = 1'd0;
  wire main_soclinux_sdram_bankmachine2_cmd_buffer_source_ready;
  reg main_soclinux_sdram_bankmachine2_cmd_buffer_source_first = 1'd0;
  reg main_soclinux_sdram_bankmachine2_cmd_buffer_source_last = 1'd0;
  reg main_soclinux_sdram_bankmachine2_cmd_buffer_source_payload_we = 1'd0;
  reg [21:0] main_soclinux_sdram_bankmachine2_cmd_buffer_source_payload_addr = 22'd0;
  reg [14:0] main_soclinux_sdram_bankmachine2_row = 15'd0;
  reg main_soclinux_sdram_bankmachine2_row_opened = 1'd0;
  wire main_soclinux_sdram_bankmachine2_row_hit;
  reg main_soclinux_sdram_bankmachine2_row_open = 1'd0;
  reg main_soclinux_sdram_bankmachine2_row_close = 1'd0;
  reg main_soclinux_sdram_bankmachine2_row_col_n_addr_sel = 1'd0;
  wire main_soclinux_sdram_bankmachine2_twtpcon_valid;
  (* dont_touch = "true" *) reg main_soclinux_sdram_bankmachine2_twtpcon_ready = 1'd0;
  reg [2:0] main_soclinux_sdram_bankmachine2_twtpcon_count = 3'd0;
  wire main_soclinux_sdram_bankmachine2_trccon_valid;
  (* dont_touch = "true" *) reg main_soclinux_sdram_bankmachine2_trccon_ready = 1'd0;
  reg [2:0] main_soclinux_sdram_bankmachine2_trccon_count = 3'd0;
  wire main_soclinux_sdram_bankmachine2_trascon_valid;
  (* dont_touch = "true" *) reg main_soclinux_sdram_bankmachine2_trascon_ready = 1'd0;
  reg [2:0] main_soclinux_sdram_bankmachine2_trascon_count = 3'd0;
  wire main_soclinux_sdram_bankmachine3_req_valid;
  wire main_soclinux_sdram_bankmachine3_req_ready;
  wire main_soclinux_sdram_bankmachine3_req_we;
  wire [21:0] main_soclinux_sdram_bankmachine3_req_addr;
  wire main_soclinux_sdram_bankmachine3_req_lock;
  reg main_soclinux_sdram_bankmachine3_req_wdata_ready = 1'd0;
  reg main_soclinux_sdram_bankmachine3_req_rdata_valid = 1'd0;
  wire main_soclinux_sdram_bankmachine3_refresh_req;
  reg main_soclinux_sdram_bankmachine3_refresh_gnt = 1'd0;
  reg main_soclinux_sdram_bankmachine3_cmd_valid = 1'd0;
  reg main_soclinux_sdram_bankmachine3_cmd_ready = 1'd0;
  reg [14:0] main_soclinux_sdram_bankmachine3_cmd_payload_a = 15'd0;
  wire [2:0] main_soclinux_sdram_bankmachine3_cmd_payload_ba;
  reg main_soclinux_sdram_bankmachine3_cmd_payload_cas = 1'd0;
  reg main_soclinux_sdram_bankmachine3_cmd_payload_ras = 1'd0;
  reg main_soclinux_sdram_bankmachine3_cmd_payload_we = 1'd0;
  reg main_soclinux_sdram_bankmachine3_cmd_payload_is_cmd = 1'd0;
  reg main_soclinux_sdram_bankmachine3_cmd_payload_is_read = 1'd0;
  reg main_soclinux_sdram_bankmachine3_cmd_payload_is_write = 1'd0;
  reg main_soclinux_sdram_bankmachine3_auto_precharge = 1'd0;
  wire main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_sink_valid;
  wire main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_sink_ready;
  reg main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_sink_first = 1'd0;
  reg main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_sink_last = 1'd0;
  wire main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_sink_payload_we;
  wire [21:0] main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_sink_payload_addr;
  wire main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_source_valid;
  wire main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_source_ready;
  wire main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_source_first;
  wire main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_source_last;
  wire main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_we;
  wire [21:0] main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr;
  wire main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_we;
  wire main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_writable;
  wire main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_re;
  wire main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_readable;
  wire [24:0] main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_din;
  wire [24:0] main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout;
  reg [3:0] main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_level = 4'd0;
  reg main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_replace = 1'd0;
  reg [2:0] main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_produce = 3'd0;
  reg [2:0] main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_consume = 3'd0;
  reg [2:0] main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_wrport_adr = 3'd0;
  wire [24:0] main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_wrport_dat_r;
  wire main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we;
  wire [24:0] main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_wrport_dat_w;
  wire main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_do_read;
  wire [2:0] main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_rdport_adr;
  wire [24:0] main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_rdport_dat_r;
  wire main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_fifo_in_payload_we;
  wire [21:0] main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_fifo_in_payload_addr;
  wire main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_fifo_in_first;
  wire main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_fifo_in_last;
  wire main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_payload_we;
  wire [21:0] main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_payload_addr;
  wire main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_first;
  wire main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_last;
  wire main_soclinux_sdram_bankmachine3_cmd_buffer_sink_valid;
  wire main_soclinux_sdram_bankmachine3_cmd_buffer_sink_ready;
  wire main_soclinux_sdram_bankmachine3_cmd_buffer_sink_first;
  wire main_soclinux_sdram_bankmachine3_cmd_buffer_sink_last;
  wire main_soclinux_sdram_bankmachine3_cmd_buffer_sink_payload_we;
  wire [21:0] main_soclinux_sdram_bankmachine3_cmd_buffer_sink_payload_addr;
  reg main_soclinux_sdram_bankmachine3_cmd_buffer_source_valid = 1'd0;
  wire main_soclinux_sdram_bankmachine3_cmd_buffer_source_ready;
  reg main_soclinux_sdram_bankmachine3_cmd_buffer_source_first = 1'd0;
  reg main_soclinux_sdram_bankmachine3_cmd_buffer_source_last = 1'd0;
  reg main_soclinux_sdram_bankmachine3_cmd_buffer_source_payload_we = 1'd0;
  reg [21:0] main_soclinux_sdram_bankmachine3_cmd_buffer_source_payload_addr = 22'd0;
  reg [14:0] main_soclinux_sdram_bankmachine3_row = 15'd0;
  reg main_soclinux_sdram_bankmachine3_row_opened = 1'd0;
  wire main_soclinux_sdram_bankmachine3_row_hit;
  reg main_soclinux_sdram_bankmachine3_row_open = 1'd0;
  reg main_soclinux_sdram_bankmachine3_row_close = 1'd0;
  reg main_soclinux_sdram_bankmachine3_row_col_n_addr_sel = 1'd0;
  wire main_soclinux_sdram_bankmachine3_twtpcon_valid;
  (* dont_touch = "true" *) reg main_soclinux_sdram_bankmachine3_twtpcon_ready = 1'd0;
  reg [2:0] main_soclinux_sdram_bankmachine3_twtpcon_count = 3'd0;
  wire main_soclinux_sdram_bankmachine3_trccon_valid;
  (* dont_touch = "true" *) reg main_soclinux_sdram_bankmachine3_trccon_ready = 1'd0;
  reg [2:0] main_soclinux_sdram_bankmachine3_trccon_count = 3'd0;
  wire main_soclinux_sdram_bankmachine3_trascon_valid;
  (* dont_touch = "true" *) reg main_soclinux_sdram_bankmachine3_trascon_ready = 1'd0;
  reg [2:0] main_soclinux_sdram_bankmachine3_trascon_count = 3'd0;
  wire main_soclinux_sdram_bankmachine4_req_valid;
  wire main_soclinux_sdram_bankmachine4_req_ready;
  wire main_soclinux_sdram_bankmachine4_req_we;
  wire [21:0] main_soclinux_sdram_bankmachine4_req_addr;
  wire main_soclinux_sdram_bankmachine4_req_lock;
  reg main_soclinux_sdram_bankmachine4_req_wdata_ready = 1'd0;
  reg main_soclinux_sdram_bankmachine4_req_rdata_valid = 1'd0;
  wire main_soclinux_sdram_bankmachine4_refresh_req;
  reg main_soclinux_sdram_bankmachine4_refresh_gnt = 1'd0;
  reg main_soclinux_sdram_bankmachine4_cmd_valid = 1'd0;
  reg main_soclinux_sdram_bankmachine4_cmd_ready = 1'd0;
  reg [14:0] main_soclinux_sdram_bankmachine4_cmd_payload_a = 15'd0;
  wire [2:0] main_soclinux_sdram_bankmachine4_cmd_payload_ba;
  reg main_soclinux_sdram_bankmachine4_cmd_payload_cas = 1'd0;
  reg main_soclinux_sdram_bankmachine4_cmd_payload_ras = 1'd0;
  reg main_soclinux_sdram_bankmachine4_cmd_payload_we = 1'd0;
  reg main_soclinux_sdram_bankmachine4_cmd_payload_is_cmd = 1'd0;
  reg main_soclinux_sdram_bankmachine4_cmd_payload_is_read = 1'd0;
  reg main_soclinux_sdram_bankmachine4_cmd_payload_is_write = 1'd0;
  reg main_soclinux_sdram_bankmachine4_auto_precharge = 1'd0;
  wire main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_sink_valid;
  wire main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_sink_ready;
  reg main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_sink_first = 1'd0;
  reg main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_sink_last = 1'd0;
  wire main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_sink_payload_we;
  wire [21:0] main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_sink_payload_addr;
  wire main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_source_valid;
  wire main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_source_ready;
  wire main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_source_first;
  wire main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_source_last;
  wire main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_we;
  wire [21:0] main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr;
  wire main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_we;
  wire main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_writable;
  wire main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_re;
  wire main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_readable;
  wire [24:0] main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_din;
  wire [24:0] main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout;
  reg [3:0] main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_level = 4'd0;
  reg main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_replace = 1'd0;
  reg [2:0] main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_produce = 3'd0;
  reg [2:0] main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_consume = 3'd0;
  reg [2:0] main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_wrport_adr = 3'd0;
  wire [24:0] main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_wrport_dat_r;
  wire main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we;
  wire [24:0] main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_wrport_dat_w;
  wire main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_do_read;
  wire [2:0] main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_rdport_adr;
  wire [24:0] main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_rdport_dat_r;
  wire main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_fifo_in_payload_we;
  wire [21:0] main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_fifo_in_payload_addr;
  wire main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_fifo_in_first;
  wire main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_fifo_in_last;
  wire main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_fifo_out_payload_we;
  wire [21:0] main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_fifo_out_payload_addr;
  wire main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_fifo_out_first;
  wire main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_fifo_out_last;
  wire main_soclinux_sdram_bankmachine4_cmd_buffer_sink_valid;
  wire main_soclinux_sdram_bankmachine4_cmd_buffer_sink_ready;
  wire main_soclinux_sdram_bankmachine4_cmd_buffer_sink_first;
  wire main_soclinux_sdram_bankmachine4_cmd_buffer_sink_last;
  wire main_soclinux_sdram_bankmachine4_cmd_buffer_sink_payload_we;
  wire [21:0] main_soclinux_sdram_bankmachine4_cmd_buffer_sink_payload_addr;
  reg main_soclinux_sdram_bankmachine4_cmd_buffer_source_valid = 1'd0;
  wire main_soclinux_sdram_bankmachine4_cmd_buffer_source_ready;
  reg main_soclinux_sdram_bankmachine4_cmd_buffer_source_first = 1'd0;
  reg main_soclinux_sdram_bankmachine4_cmd_buffer_source_last = 1'd0;
  reg main_soclinux_sdram_bankmachine4_cmd_buffer_source_payload_we = 1'd0;
  reg [21:0] main_soclinux_sdram_bankmachine4_cmd_buffer_source_payload_addr = 22'd0;
  reg [14:0] main_soclinux_sdram_bankmachine4_row = 15'd0;
  reg main_soclinux_sdram_bankmachine4_row_opened = 1'd0;
  wire main_soclinux_sdram_bankmachine4_row_hit;
  reg main_soclinux_sdram_bankmachine4_row_open = 1'd0;
  reg main_soclinux_sdram_bankmachine4_row_close = 1'd0;
  reg main_soclinux_sdram_bankmachine4_row_col_n_addr_sel = 1'd0;
  wire main_soclinux_sdram_bankmachine4_twtpcon_valid;
  (* dont_touch = "true" *) reg main_soclinux_sdram_bankmachine4_twtpcon_ready = 1'd0;
  reg [2:0] main_soclinux_sdram_bankmachine4_twtpcon_count = 3'd0;
  wire main_soclinux_sdram_bankmachine4_trccon_valid;
  (* dont_touch = "true" *) reg main_soclinux_sdram_bankmachine4_trccon_ready = 1'd0;
  reg [2:0] main_soclinux_sdram_bankmachine4_trccon_count = 3'd0;
  wire main_soclinux_sdram_bankmachine4_trascon_valid;
  (* dont_touch = "true" *) reg main_soclinux_sdram_bankmachine4_trascon_ready = 1'd0;
  reg [2:0] main_soclinux_sdram_bankmachine4_trascon_count = 3'd0;
  wire main_soclinux_sdram_bankmachine5_req_valid;
  wire main_soclinux_sdram_bankmachine5_req_ready;
  wire main_soclinux_sdram_bankmachine5_req_we;
  wire [21:0] main_soclinux_sdram_bankmachine5_req_addr;
  wire main_soclinux_sdram_bankmachine5_req_lock;
  reg main_soclinux_sdram_bankmachine5_req_wdata_ready = 1'd0;
  reg main_soclinux_sdram_bankmachine5_req_rdata_valid = 1'd0;
  wire main_soclinux_sdram_bankmachine5_refresh_req;
  reg main_soclinux_sdram_bankmachine5_refresh_gnt = 1'd0;
  reg main_soclinux_sdram_bankmachine5_cmd_valid = 1'd0;
  reg main_soclinux_sdram_bankmachine5_cmd_ready = 1'd0;
  reg [14:0] main_soclinux_sdram_bankmachine5_cmd_payload_a = 15'd0;
  wire [2:0] main_soclinux_sdram_bankmachine5_cmd_payload_ba;
  reg main_soclinux_sdram_bankmachine5_cmd_payload_cas = 1'd0;
  reg main_soclinux_sdram_bankmachine5_cmd_payload_ras = 1'd0;
  reg main_soclinux_sdram_bankmachine5_cmd_payload_we = 1'd0;
  reg main_soclinux_sdram_bankmachine5_cmd_payload_is_cmd = 1'd0;
  reg main_soclinux_sdram_bankmachine5_cmd_payload_is_read = 1'd0;
  reg main_soclinux_sdram_bankmachine5_cmd_payload_is_write = 1'd0;
  reg main_soclinux_sdram_bankmachine5_auto_precharge = 1'd0;
  wire main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_sink_valid;
  wire main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_sink_ready;
  reg main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_sink_first = 1'd0;
  reg main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_sink_last = 1'd0;
  wire main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_sink_payload_we;
  wire [21:0] main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_sink_payload_addr;
  wire main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_source_valid;
  wire main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_source_ready;
  wire main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_source_first;
  wire main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_source_last;
  wire main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_we;
  wire [21:0] main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr;
  wire main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_we;
  wire main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_writable;
  wire main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_re;
  wire main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_readable;
  wire [24:0] main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_din;
  wire [24:0] main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout;
  reg [3:0] main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_level = 4'd0;
  reg main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_replace = 1'd0;
  reg [2:0] main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_produce = 3'd0;
  reg [2:0] main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_consume = 3'd0;
  reg [2:0] main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_wrport_adr = 3'd0;
  wire [24:0] main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_wrport_dat_r;
  wire main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we;
  wire [24:0] main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_wrport_dat_w;
  wire main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_do_read;
  wire [2:0] main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_rdport_adr;
  wire [24:0] main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_rdport_dat_r;
  wire main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_fifo_in_payload_we;
  wire [21:0] main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_fifo_in_payload_addr;
  wire main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_fifo_in_first;
  wire main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_fifo_in_last;
  wire main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_fifo_out_payload_we;
  wire [21:0] main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_fifo_out_payload_addr;
  wire main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_fifo_out_first;
  wire main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_fifo_out_last;
  wire main_soclinux_sdram_bankmachine5_cmd_buffer_sink_valid;
  wire main_soclinux_sdram_bankmachine5_cmd_buffer_sink_ready;
  wire main_soclinux_sdram_bankmachine5_cmd_buffer_sink_first;
  wire main_soclinux_sdram_bankmachine5_cmd_buffer_sink_last;
  wire main_soclinux_sdram_bankmachine5_cmd_buffer_sink_payload_we;
  wire [21:0] main_soclinux_sdram_bankmachine5_cmd_buffer_sink_payload_addr;
  reg main_soclinux_sdram_bankmachine5_cmd_buffer_source_valid = 1'd0;
  wire main_soclinux_sdram_bankmachine5_cmd_buffer_source_ready;
  reg main_soclinux_sdram_bankmachine5_cmd_buffer_source_first = 1'd0;
  reg main_soclinux_sdram_bankmachine5_cmd_buffer_source_last = 1'd0;
  reg main_soclinux_sdram_bankmachine5_cmd_buffer_source_payload_we = 1'd0;
  reg [21:0] main_soclinux_sdram_bankmachine5_cmd_buffer_source_payload_addr = 22'd0;
  reg [14:0] main_soclinux_sdram_bankmachine5_row = 15'd0;
  reg main_soclinux_sdram_bankmachine5_row_opened = 1'd0;
  wire main_soclinux_sdram_bankmachine5_row_hit;
  reg main_soclinux_sdram_bankmachine5_row_open = 1'd0;
  reg main_soclinux_sdram_bankmachine5_row_close = 1'd0;
  reg main_soclinux_sdram_bankmachine5_row_col_n_addr_sel = 1'd0;
  wire main_soclinux_sdram_bankmachine5_twtpcon_valid;
  (* dont_touch = "true" *) reg main_soclinux_sdram_bankmachine5_twtpcon_ready = 1'd0;
  reg [2:0] main_soclinux_sdram_bankmachine5_twtpcon_count = 3'd0;
  wire main_soclinux_sdram_bankmachine5_trccon_valid;
  (* dont_touch = "true" *) reg main_soclinux_sdram_bankmachine5_trccon_ready = 1'd0;
  reg [2:0] main_soclinux_sdram_bankmachine5_trccon_count = 3'd0;
  wire main_soclinux_sdram_bankmachine5_trascon_valid;
  (* dont_touch = "true" *) reg main_soclinux_sdram_bankmachine5_trascon_ready = 1'd0;
  reg [2:0] main_soclinux_sdram_bankmachine5_trascon_count = 3'd0;
  wire main_soclinux_sdram_bankmachine6_req_valid;
  wire main_soclinux_sdram_bankmachine6_req_ready;
  wire main_soclinux_sdram_bankmachine6_req_we;
  wire [21:0] main_soclinux_sdram_bankmachine6_req_addr;
  wire main_soclinux_sdram_bankmachine6_req_lock;
  reg main_soclinux_sdram_bankmachine6_req_wdata_ready = 1'd0;
  reg main_soclinux_sdram_bankmachine6_req_rdata_valid = 1'd0;
  wire main_soclinux_sdram_bankmachine6_refresh_req;
  reg main_soclinux_sdram_bankmachine6_refresh_gnt = 1'd0;
  reg main_soclinux_sdram_bankmachine6_cmd_valid = 1'd0;
  reg main_soclinux_sdram_bankmachine6_cmd_ready = 1'd0;
  reg [14:0] main_soclinux_sdram_bankmachine6_cmd_payload_a = 15'd0;
  wire [2:0] main_soclinux_sdram_bankmachine6_cmd_payload_ba;
  reg main_soclinux_sdram_bankmachine6_cmd_payload_cas = 1'd0;
  reg main_soclinux_sdram_bankmachine6_cmd_payload_ras = 1'd0;
  reg main_soclinux_sdram_bankmachine6_cmd_payload_we = 1'd0;
  reg main_soclinux_sdram_bankmachine6_cmd_payload_is_cmd = 1'd0;
  reg main_soclinux_sdram_bankmachine6_cmd_payload_is_read = 1'd0;
  reg main_soclinux_sdram_bankmachine6_cmd_payload_is_write = 1'd0;
  reg main_soclinux_sdram_bankmachine6_auto_precharge = 1'd0;
  wire main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_sink_valid;
  wire main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_sink_ready;
  reg main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_sink_first = 1'd0;
  reg main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_sink_last = 1'd0;
  wire main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_sink_payload_we;
  wire [21:0] main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_sink_payload_addr;
  wire main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_source_valid;
  wire main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_source_ready;
  wire main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_source_first;
  wire main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_source_last;
  wire main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_we;
  wire [21:0] main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr;
  wire main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_we;
  wire main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_writable;
  wire main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_re;
  wire main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_readable;
  wire [24:0] main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_din;
  wire [24:0] main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout;
  reg [3:0] main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_level = 4'd0;
  reg main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_replace = 1'd0;
  reg [2:0] main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_produce = 3'd0;
  reg [2:0] main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_consume = 3'd0;
  reg [2:0] main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_wrport_adr = 3'd0;
  wire [24:0] main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_wrport_dat_r;
  wire main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we;
  wire [24:0] main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_wrport_dat_w;
  wire main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_do_read;
  wire [2:0] main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_rdport_adr;
  wire [24:0] main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_rdport_dat_r;
  wire main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_fifo_in_payload_we;
  wire [21:0] main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_fifo_in_payload_addr;
  wire main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_fifo_in_first;
  wire main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_fifo_in_last;
  wire main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_fifo_out_payload_we;
  wire [21:0] main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_fifo_out_payload_addr;
  wire main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_fifo_out_first;
  wire main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_fifo_out_last;
  wire main_soclinux_sdram_bankmachine6_cmd_buffer_sink_valid;
  wire main_soclinux_sdram_bankmachine6_cmd_buffer_sink_ready;
  wire main_soclinux_sdram_bankmachine6_cmd_buffer_sink_first;
  wire main_soclinux_sdram_bankmachine6_cmd_buffer_sink_last;
  wire main_soclinux_sdram_bankmachine6_cmd_buffer_sink_payload_we;
  wire [21:0] main_soclinux_sdram_bankmachine6_cmd_buffer_sink_payload_addr;
  reg main_soclinux_sdram_bankmachine6_cmd_buffer_source_valid = 1'd0;
  wire main_soclinux_sdram_bankmachine6_cmd_buffer_source_ready;
  reg main_soclinux_sdram_bankmachine6_cmd_buffer_source_first = 1'd0;
  reg main_soclinux_sdram_bankmachine6_cmd_buffer_source_last = 1'd0;
  reg main_soclinux_sdram_bankmachine6_cmd_buffer_source_payload_we = 1'd0;
  reg [21:0] main_soclinux_sdram_bankmachine6_cmd_buffer_source_payload_addr = 22'd0;
  reg [14:0] main_soclinux_sdram_bankmachine6_row = 15'd0;
  reg main_soclinux_sdram_bankmachine6_row_opened = 1'd0;
  wire main_soclinux_sdram_bankmachine6_row_hit;
  reg main_soclinux_sdram_bankmachine6_row_open = 1'd0;
  reg main_soclinux_sdram_bankmachine6_row_close = 1'd0;
  reg main_soclinux_sdram_bankmachine6_row_col_n_addr_sel = 1'd0;
  wire main_soclinux_sdram_bankmachine6_twtpcon_valid;
  (* dont_touch = "true" *) reg main_soclinux_sdram_bankmachine6_twtpcon_ready = 1'd0;
  reg [2:0] main_soclinux_sdram_bankmachine6_twtpcon_count = 3'd0;
  wire main_soclinux_sdram_bankmachine6_trccon_valid;
  (* dont_touch = "true" *) reg main_soclinux_sdram_bankmachine6_trccon_ready = 1'd0;
  reg [2:0] main_soclinux_sdram_bankmachine6_trccon_count = 3'd0;
  wire main_soclinux_sdram_bankmachine6_trascon_valid;
  (* dont_touch = "true" *) reg main_soclinux_sdram_bankmachine6_trascon_ready = 1'd0;
  reg [2:0] main_soclinux_sdram_bankmachine6_trascon_count = 3'd0;
  wire main_soclinux_sdram_bankmachine7_req_valid;
  wire main_soclinux_sdram_bankmachine7_req_ready;
  wire main_soclinux_sdram_bankmachine7_req_we;
  wire [21:0] main_soclinux_sdram_bankmachine7_req_addr;
  wire main_soclinux_sdram_bankmachine7_req_lock;
  reg main_soclinux_sdram_bankmachine7_req_wdata_ready = 1'd0;
  reg main_soclinux_sdram_bankmachine7_req_rdata_valid = 1'd0;
  wire main_soclinux_sdram_bankmachine7_refresh_req;
  reg main_soclinux_sdram_bankmachine7_refresh_gnt = 1'd0;
  reg main_soclinux_sdram_bankmachine7_cmd_valid = 1'd0;
  reg main_soclinux_sdram_bankmachine7_cmd_ready = 1'd0;
  reg [14:0] main_soclinux_sdram_bankmachine7_cmd_payload_a = 15'd0;
  wire [2:0] main_soclinux_sdram_bankmachine7_cmd_payload_ba;
  reg main_soclinux_sdram_bankmachine7_cmd_payload_cas = 1'd0;
  reg main_soclinux_sdram_bankmachine7_cmd_payload_ras = 1'd0;
  reg main_soclinux_sdram_bankmachine7_cmd_payload_we = 1'd0;
  reg main_soclinux_sdram_bankmachine7_cmd_payload_is_cmd = 1'd0;
  reg main_soclinux_sdram_bankmachine7_cmd_payload_is_read = 1'd0;
  reg main_soclinux_sdram_bankmachine7_cmd_payload_is_write = 1'd0;
  reg main_soclinux_sdram_bankmachine7_auto_precharge = 1'd0;
  wire main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_sink_valid;
  wire main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_sink_ready;
  reg main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_sink_first = 1'd0;
  reg main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_sink_last = 1'd0;
  wire main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_sink_payload_we;
  wire [21:0] main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_sink_payload_addr;
  wire main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_source_valid;
  wire main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_source_ready;
  wire main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_source_first;
  wire main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_source_last;
  wire main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_we;
  wire [21:0] main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr;
  wire main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_we;
  wire main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_writable;
  wire main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_re;
  wire main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_readable;
  wire [24:0] main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_din;
  wire [24:0] main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout;
  reg [3:0] main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_level = 4'd0;
  reg main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_replace = 1'd0;
  reg [2:0] main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_produce = 3'd0;
  reg [2:0] main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_consume = 3'd0;
  reg [2:0] main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_wrport_adr = 3'd0;
  wire [24:0] main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_wrport_dat_r;
  wire main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we;
  wire [24:0] main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_wrport_dat_w;
  wire main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_do_read;
  wire [2:0] main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_rdport_adr;
  wire [24:0] main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_rdport_dat_r;
  wire main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_fifo_in_payload_we;
  wire [21:0] main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_fifo_in_payload_addr;
  wire main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_fifo_in_first;
  wire main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_fifo_in_last;
  wire main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_fifo_out_payload_we;
  wire [21:0] main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_fifo_out_payload_addr;
  wire main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_fifo_out_first;
  wire main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_fifo_out_last;
  wire main_soclinux_sdram_bankmachine7_cmd_buffer_sink_valid;
  wire main_soclinux_sdram_bankmachine7_cmd_buffer_sink_ready;
  wire main_soclinux_sdram_bankmachine7_cmd_buffer_sink_first;
  wire main_soclinux_sdram_bankmachine7_cmd_buffer_sink_last;
  wire main_soclinux_sdram_bankmachine7_cmd_buffer_sink_payload_we;
  wire [21:0] main_soclinux_sdram_bankmachine7_cmd_buffer_sink_payload_addr;
  reg main_soclinux_sdram_bankmachine7_cmd_buffer_source_valid = 1'd0;
  wire main_soclinux_sdram_bankmachine7_cmd_buffer_source_ready;
  reg main_soclinux_sdram_bankmachine7_cmd_buffer_source_first = 1'd0;
  reg main_soclinux_sdram_bankmachine7_cmd_buffer_source_last = 1'd0;
  reg main_soclinux_sdram_bankmachine7_cmd_buffer_source_payload_we = 1'd0;
  reg [21:0] main_soclinux_sdram_bankmachine7_cmd_buffer_source_payload_addr = 22'd0;
  reg [14:0] main_soclinux_sdram_bankmachine7_row = 15'd0;
  reg main_soclinux_sdram_bankmachine7_row_opened = 1'd0;
  wire main_soclinux_sdram_bankmachine7_row_hit;
  reg main_soclinux_sdram_bankmachine7_row_open = 1'd0;
  reg main_soclinux_sdram_bankmachine7_row_close = 1'd0;
  reg main_soclinux_sdram_bankmachine7_row_col_n_addr_sel = 1'd0;
  wire main_soclinux_sdram_bankmachine7_twtpcon_valid;
  (* dont_touch = "true" *) reg main_soclinux_sdram_bankmachine7_twtpcon_ready = 1'd0;
  reg [2:0] main_soclinux_sdram_bankmachine7_twtpcon_count = 3'd0;
  wire main_soclinux_sdram_bankmachine7_trccon_valid;
  (* dont_touch = "true" *) reg main_soclinux_sdram_bankmachine7_trccon_ready = 1'd0;
  reg [2:0] main_soclinux_sdram_bankmachine7_trccon_count = 3'd0;
  wire main_soclinux_sdram_bankmachine7_trascon_valid;
  (* dont_touch = "true" *) reg main_soclinux_sdram_bankmachine7_trascon_ready = 1'd0;
  reg [2:0] main_soclinux_sdram_bankmachine7_trascon_count = 3'd0;
  wire main_soclinux_sdram_ras_allowed;
  wire main_soclinux_sdram_cas_allowed;
  wire [1:0] main_soclinux_sdram_rdcmdphase;
  wire [1:0] main_soclinux_sdram_wrcmdphase;
  reg main_soclinux_sdram_choose_cmd_want_reads = 1'd0;
  reg main_soclinux_sdram_choose_cmd_want_writes = 1'd0;
  reg main_soclinux_sdram_choose_cmd_want_cmds = 1'd0;
  reg main_soclinux_sdram_choose_cmd_want_activates = 1'd0;
  wire main_soclinux_sdram_choose_cmd_cmd_valid;
  reg main_soclinux_sdram_choose_cmd_cmd_ready = 1'd0;
  wire [14:0] main_soclinux_sdram_choose_cmd_cmd_payload_a;
  wire [2:0] main_soclinux_sdram_choose_cmd_cmd_payload_ba;
  reg main_soclinux_sdram_choose_cmd_cmd_payload_cas = 1'd0;
  reg main_soclinux_sdram_choose_cmd_cmd_payload_ras = 1'd0;
  reg main_soclinux_sdram_choose_cmd_cmd_payload_we = 1'd0;
  wire main_soclinux_sdram_choose_cmd_cmd_payload_is_cmd;
  wire main_soclinux_sdram_choose_cmd_cmd_payload_is_read;
  wire main_soclinux_sdram_choose_cmd_cmd_payload_is_write;
  reg [7:0] main_soclinux_sdram_choose_cmd_valids = 8'd0;
  wire [7:0] main_soclinux_sdram_choose_cmd_request;
  reg [2:0] main_soclinux_sdram_choose_cmd_grant = 3'd0;
  wire main_soclinux_sdram_choose_cmd_ce;
  reg main_soclinux_sdram_choose_req_want_reads = 1'd0;
  reg main_soclinux_sdram_choose_req_want_writes = 1'd0;
  reg main_soclinux_sdram_choose_req_want_cmds = 1'd0;
  reg main_soclinux_sdram_choose_req_want_activates = 1'd0;
  wire main_soclinux_sdram_choose_req_cmd_valid;
  reg main_soclinux_sdram_choose_req_cmd_ready = 1'd0;
  wire [14:0] main_soclinux_sdram_choose_req_cmd_payload_a;
  wire [2:0] main_soclinux_sdram_choose_req_cmd_payload_ba;
  reg main_soclinux_sdram_choose_req_cmd_payload_cas = 1'd0;
  reg main_soclinux_sdram_choose_req_cmd_payload_ras = 1'd0;
  reg main_soclinux_sdram_choose_req_cmd_payload_we = 1'd0;
  wire main_soclinux_sdram_choose_req_cmd_payload_is_cmd;
  wire main_soclinux_sdram_choose_req_cmd_payload_is_read;
  wire main_soclinux_sdram_choose_req_cmd_payload_is_write;
  reg [7:0] main_soclinux_sdram_choose_req_valids = 8'd0;
  wire [7:0] main_soclinux_sdram_choose_req_request;
  reg [2:0] main_soclinux_sdram_choose_req_grant = 3'd0;
  wire main_soclinux_sdram_choose_req_ce;
  reg [14:0] main_soclinux_sdram_nop_a = 15'd0;
  reg [2:0] main_soclinux_sdram_nop_ba = 3'd0;
  reg [1:0] main_soclinux_sdram_steerer_sel0 = 2'd0;
  reg [1:0] main_soclinux_sdram_steerer_sel1 = 2'd0;
  reg [1:0] main_soclinux_sdram_steerer_sel2 = 2'd0;
  reg [1:0] main_soclinux_sdram_steerer_sel3 = 2'd0;
  reg main_soclinux_sdram_steerer0 = 1'd1;
  reg main_soclinux_sdram_steerer1 = 1'd1;
  reg main_soclinux_sdram_steerer2 = 1'd1;
  reg main_soclinux_sdram_steerer3 = 1'd1;
  reg main_soclinux_sdram_steerer4 = 1'd1;
  reg main_soclinux_sdram_steerer5 = 1'd1;
  reg main_soclinux_sdram_steerer6 = 1'd1;
  reg main_soclinux_sdram_steerer7 = 1'd1;
  wire main_soclinux_sdram_trrdcon_valid;
  (* dont_touch = "true" *) reg main_soclinux_sdram_trrdcon_ready = 1'd0;
  reg main_soclinux_sdram_trrdcon_count = 1'd0;
  wire main_soclinux_sdram_tfawcon_valid;
  (* dont_touch = "true" *) reg main_soclinux_sdram_tfawcon_ready = 1'd1;
  wire [2:0] main_soclinux_sdram_tfawcon_count;
  reg [4:0] main_soclinux_sdram_tfawcon_window = 5'd0;
  wire main_soclinux_sdram_tccdcon_valid;
  (* dont_touch = "true" *) reg main_soclinux_sdram_tccdcon_ready = 1'd0;
  reg main_soclinux_sdram_tccdcon_count = 1'd0;
  wire main_soclinux_sdram_twtrcon_valid;
  (* dont_touch = "true" *) reg main_soclinux_sdram_twtrcon_ready = 1'd0;
  reg [2:0] main_soclinux_sdram_twtrcon_count = 3'd0;
  wire main_soclinux_sdram_read_available;
  wire main_soclinux_sdram_write_available;
  reg main_soclinux_sdram_en0 = 1'd0;
  wire main_soclinux_sdram_max_time0;
  reg [4:0] main_soclinux_sdram_time0 = 5'd0;
  reg main_soclinux_sdram_en1 = 1'd0;
  wire main_soclinux_sdram_max_time1;
  reg [3:0] main_soclinux_sdram_time1 = 4'd0;
  wire main_soclinux_sdram_go_to_refresh;
  wire main_soclinux_port_flush;
  wire main_soclinux_port_cmd_valid;
  wire main_soclinux_port_cmd_ready;
  wire main_soclinux_port_cmd_last;
  wire main_soclinux_port_cmd_payload_we;
  wire [24:0] main_soclinux_port_cmd_payload_addr;
  wire main_soclinux_port_wdata_valid;
  wire main_soclinux_port_wdata_ready;
  wire [127:0] main_soclinux_port_wdata_payload_data;
  wire [15:0] main_soclinux_port_wdata_payload_we;
  wire main_soclinux_port_rdata_valid;
  wire main_soclinux_port_rdata_ready;
  wire [127:0] main_soclinux_port_rdata_payload_data;
  wire [29:0] main_soclinux_wb_sdram_adr;
  wire [31:0] main_soclinux_wb_sdram_dat_w;
  reg [31:0] main_soclinux_wb_sdram_dat_r = 32'd0;
  wire [3:0] main_soclinux_wb_sdram_sel;
  wire main_soclinux_wb_sdram_cyc;
  wire main_soclinux_wb_sdram_stb;
  reg main_soclinux_wb_sdram_ack = 1'd0;
  wire main_soclinux_wb_sdram_we;
  wire [2:0] main_soclinux_wb_sdram_cti;
  wire [1:0] main_soclinux_wb_sdram_bte;
  reg main_soclinux_wb_sdram_err = 1'd0;
  wire [29:0] main_soclinux_interface_adr;
  wire [127:0] main_soclinux_interface_dat_w;
  wire [127:0] main_soclinux_interface_dat_r;
  wire [15:0] main_soclinux_interface_sel;
  reg main_soclinux_interface_cyc = 1'd0;
  reg main_soclinux_interface_stb = 1'd0;
  wire main_soclinux_interface_ack;
  reg main_soclinux_interface_we = 1'd0;
  wire [8:0] main_soclinux_data_port_adr;
  wire [127:0] main_soclinux_data_port_dat_r;
  reg [15:0] main_soclinux_data_port_we = 16'd0;
  reg [127:0] main_soclinux_data_port_dat_w = 128'd0;
  reg main_soclinux_write_from_slave = 1'd0;
  reg [1:0] main_soclinux_adr_offset_r = 2'd0;
  wire [8:0] main_soclinux_tag_port_adr;
  wire [23:0] main_soclinux_tag_port_dat_r;
  reg main_soclinux_tag_port_we = 1'd0;
  wire [23:0] main_soclinux_tag_port_dat_w;
  wire [22:0] main_soclinux_tag_do_tag;
  wire main_soclinux_tag_do_dirty;
  wire [22:0] main_soclinux_tag_di_tag;
  reg main_soclinux_tag_di_dirty = 1'd0;
  reg main_soclinux_word_clr = 1'd0;
  reg main_soclinux_word_inc = 1'd0;
  reg main_soclinux_cmd_consumed = 1'd0;
  reg main_soclinux_wdata_consumed = 1'd0;
  wire main_soclinux_ack_cmd;
  wire main_soclinux_ack_wdata;
  wire main_soclinux_ack_rdata;
  reg main_ethphy_reset_storage = 1'd0;
  reg main_ethphy_reset_re = 1'd0;
  (* dont_touch = "true" *) wire eth_rx_clk;
  wire eth_rx_rst;
  (* dont_touch = "true" *) wire eth_tx_clk;
  wire eth_tx_rst;
  wire eth_tx_delayed_clk;
  wire main_ethphy_eth_rx_clk_ibuf;
  reg main_ethphy_pll_reset = 1'd0;
  wire main_ethphy_pll_locked;
  wire main_ethphy_clkin;
  wire main_ethphy_clkout0;
  wire main_ethphy_clkout_buf0;
  wire main_ethphy_clkout1;
  wire main_ethphy_clkout_buf1;
  wire main_ethphy_eth_tx_clk_obuf;
  wire main_ethphy_reset;
  wire main_ethphy_hw_reset_reset;
  reg [8:0] main_ethphy_hw_reset_counter = 9'd0;
  wire main_ethphy_hw_reset_counter_done;
  wire main_ethphy_hw_reset_counter_ce;
  wire main_ethphy_sink_valid;
  wire main_ethphy_sink_ready;
  wire main_ethphy_sink_first;
  wire main_ethphy_sink_last;
  wire [7:0] main_ethphy_sink_payload_data;
  wire main_ethphy_sink_payload_last_be;
  wire main_ethphy_sink_payload_error;
  wire main_ethphy_tx_ctl_obuf;
  wire [3:0] main_ethphy_tx_data_obuf;
  reg main_ethphy_liteethphyrgmiirx_source_valid = 1'd0;
  wire main_ethphy_liteethphyrgmiirx_source_ready;
  reg main_ethphy_liteethphyrgmiirx_source_first = 1'd0;
  wire main_ethphy_liteethphyrgmiirx_source_last;
  reg [7:0] main_ethphy_liteethphyrgmiirx_source_payload_data = 8'd0;
  reg main_ethphy_liteethphyrgmiirx_source_payload_last_be = 1'd0;
  reg main_ethphy_liteethphyrgmiirx_source_payload_error = 1'd0;
  wire main_ethphy_liteethphyrgmiirx_rx_ctl_ibuf;
  wire main_ethphy_liteethphyrgmiirx_rx_ctl_idelay;
  wire main_ethphy_liteethphyrgmiirx_rx_ctl;
  wire [3:0] main_ethphy_liteethphyrgmiirx_rx_data_ibuf;
  wire [3:0] main_ethphy_liteethphyrgmiirx_rx_data_idelay;
  wire [7:0] main_ethphy_liteethphyrgmiirx_rx_data;
  wire main_ethphy_liteethphyrgmiirx;
  reg main_ethphy_liteethphyrgmiirx_rx_ctl_d = 1'd0;
  wire main_ethphy_liteethphyrgmiirx_last;
  wire main_ethphy_mdc;
  wire main_ethphy_oe;
  wire main_ethphy_w;
  reg [2:0] main_ethphy__w_storage = 3'd0;
  reg main_ethphy__w_re = 1'd0;
  reg main_ethphy_r = 1'd0;
  reg main_ethphy__r_status = 1'd0;
  wire main_ethphy__r_we;
  reg main_ethphy__r_re = 1'd0;
  wire main_ethphy_data_w;
  wire main_ethphy_data_oe;
  wire main_ethphy_data_r;
  wire main_soclinux_tx_gap_inserter_sink_valid;
  reg main_soclinux_tx_gap_inserter_sink_ready = 1'd0;
  wire main_soclinux_tx_gap_inserter_sink_first;
  wire main_soclinux_tx_gap_inserter_sink_last;
  wire [7:0] main_soclinux_tx_gap_inserter_sink_payload_data;
  wire main_soclinux_tx_gap_inserter_sink_payload_last_be;
  wire main_soclinux_tx_gap_inserter_sink_payload_error;
  reg main_soclinux_tx_gap_inserter_source_valid = 1'd0;
  wire main_soclinux_tx_gap_inserter_source_ready;
  reg main_soclinux_tx_gap_inserter_source_first = 1'd0;
  reg main_soclinux_tx_gap_inserter_source_last = 1'd0;
  reg [7:0] main_soclinux_tx_gap_inserter_source_payload_data = 8'd0;
  reg main_soclinux_tx_gap_inserter_source_payload_last_be = 1'd0;
  reg main_soclinux_tx_gap_inserter_source_payload_error = 1'd0;
  reg [3:0] main_soclinux_tx_gap_inserter_counter = 4'd0;
  reg main_soclinux_preamble_crc_status = 1'd1;
  wire main_soclinux_preamble_crc_we;
  reg main_soclinux_preamble_crc_re = 1'd0;
  reg [31:0] main_soclinux_preamble_errors_status = 32'd0;
  wire main_soclinux_preamble_errors_we;
  reg main_soclinux_preamble_errors_re = 1'd0;
  reg [31:0] main_soclinux_crc_errors_status = 32'd0;
  wire main_soclinux_crc_errors_we;
  reg main_soclinux_crc_errors_re = 1'd0;
  wire main_soclinux_preamble_inserter_sink_valid;
  reg main_soclinux_preamble_inserter_sink_ready = 1'd0;
  wire main_soclinux_preamble_inserter_sink_first;
  wire main_soclinux_preamble_inserter_sink_last;
  wire [7:0] main_soclinux_preamble_inserter_sink_payload_data;
  wire main_soclinux_preamble_inserter_sink_payload_last_be;
  wire main_soclinux_preamble_inserter_sink_payload_error;
  reg main_soclinux_preamble_inserter_source_valid = 1'd0;
  wire main_soclinux_preamble_inserter_source_ready;
  reg main_soclinux_preamble_inserter_source_first = 1'd0;
  reg main_soclinux_preamble_inserter_source_last = 1'd0;
  reg [7:0] main_soclinux_preamble_inserter_source_payload_data = 8'd0;
  wire main_soclinux_preamble_inserter_source_payload_last_be;
  reg main_soclinux_preamble_inserter_source_payload_error = 1'd0;
  reg [63:0] main_soclinux_preamble_inserter_preamble = 64'd15372286728091293013;
  reg [2:0] main_soclinux_preamble_inserter_count = 3'd0;
  wire main_soclinux_preamble_checker_sink_valid;
  reg main_soclinux_preamble_checker_sink_ready = 1'd0;
  wire main_soclinux_preamble_checker_sink_first;
  wire main_soclinux_preamble_checker_sink_last;
  wire [7:0] main_soclinux_preamble_checker_sink_payload_data;
  wire main_soclinux_preamble_checker_sink_payload_last_be;
  wire main_soclinux_preamble_checker_sink_payload_error;
  reg main_soclinux_preamble_checker_source_valid = 1'd0;
  wire main_soclinux_preamble_checker_source_ready;
  reg main_soclinux_preamble_checker_source_first = 1'd0;
  reg main_soclinux_preamble_checker_source_last = 1'd0;
  wire [7:0] main_soclinux_preamble_checker_source_payload_data;
  wire main_soclinux_preamble_checker_source_payload_last_be;
  reg main_soclinux_preamble_checker_source_payload_error = 1'd0;
  reg main_soclinux_preamble_checker_error = 1'd0;
  wire main_soclinux_liteethmaccrc32inserter_sink_valid;
  reg main_soclinux_liteethmaccrc32inserter_sink_ready = 1'd0;
  wire main_soclinux_liteethmaccrc32inserter_sink_first;
  wire main_soclinux_liteethmaccrc32inserter_sink_last;
  wire [7:0] main_soclinux_liteethmaccrc32inserter_sink_payload_data;
  wire main_soclinux_liteethmaccrc32inserter_sink_payload_last_be;
  wire main_soclinux_liteethmaccrc32inserter_sink_payload_error;
  reg main_soclinux_liteethmaccrc32inserter_source_valid = 1'd0;
  wire main_soclinux_liteethmaccrc32inserter_source_ready;
  reg main_soclinux_liteethmaccrc32inserter_source_first = 1'd0;
  reg main_soclinux_liteethmaccrc32inserter_source_last = 1'd0;
  reg [7:0] main_soclinux_liteethmaccrc32inserter_source_payload_data = 8'd0;
  reg main_soclinux_liteethmaccrc32inserter_source_payload_last_be = 1'd0;
  reg main_soclinux_liteethmaccrc32inserter_source_payload_error = 1'd0;
  reg [7:0] main_soclinux_liteethmaccrc32inserter_data0 = 8'd0;
  wire [31:0] main_soclinux_liteethmaccrc32inserter_value;
  wire main_soclinux_liteethmaccrc32inserter_error;
  wire [7:0] main_soclinux_liteethmaccrc32inserter_data1;
  wire [31:0] main_soclinux_liteethmaccrc32inserter_last;
  reg [31:0] main_soclinux_liteethmaccrc32inserter_next = 32'd0;
  reg [31:0] main_soclinux_liteethmaccrc32inserter_reg = 32'd4294967295;
  reg main_soclinux_liteethmaccrc32inserter_ce = 1'd0;
  reg main_soclinux_liteethmaccrc32inserter_reset = 1'd0;
  reg [1:0] main_soclinux_liteethmaccrc32inserter_cnt = 2'd3;
  wire main_soclinux_liteethmaccrc32inserter_cnt_done;
  reg main_soclinux_liteethmaccrc32inserter_is_ongoing0 = 1'd0;
  reg main_soclinux_liteethmaccrc32inserter_is_ongoing1 = 1'd0;
  wire main_soclinux_crc32_inserter_sink_valid;
  wire main_soclinux_crc32_inserter_sink_ready;
  wire main_soclinux_crc32_inserter_sink_first;
  wire main_soclinux_crc32_inserter_sink_last;
  wire [7:0] main_soclinux_crc32_inserter_sink_payload_data;
  wire main_soclinux_crc32_inserter_sink_payload_last_be;
  wire main_soclinux_crc32_inserter_sink_payload_error;
  reg main_soclinux_crc32_inserter_source_valid = 1'd0;
  wire main_soclinux_crc32_inserter_source_ready;
  reg main_soclinux_crc32_inserter_source_first = 1'd0;
  reg main_soclinux_crc32_inserter_source_last = 1'd0;
  reg [7:0] main_soclinux_crc32_inserter_source_payload_data = 8'd0;
  reg main_soclinux_crc32_inserter_source_payload_last_be = 1'd0;
  reg main_soclinux_crc32_inserter_source_payload_error = 1'd0;
  wire main_soclinux_liteethmaccrc32checker_sink_sink_valid;
  reg main_soclinux_liteethmaccrc32checker_sink_sink_ready = 1'd0;
  wire main_soclinux_liteethmaccrc32checker_sink_sink_first;
  wire main_soclinux_liteethmaccrc32checker_sink_sink_last;
  wire [7:0] main_soclinux_liteethmaccrc32checker_sink_sink_payload_data;
  wire main_soclinux_liteethmaccrc32checker_sink_sink_payload_last_be;
  wire main_soclinux_liteethmaccrc32checker_sink_sink_payload_error;
  wire main_soclinux_liteethmaccrc32checker_source_source_valid;
  wire main_soclinux_liteethmaccrc32checker_source_source_ready;
  reg main_soclinux_liteethmaccrc32checker_source_source_first = 1'd0;
  wire main_soclinux_liteethmaccrc32checker_source_source_last;
  wire [7:0] main_soclinux_liteethmaccrc32checker_source_source_payload_data;
  wire main_soclinux_liteethmaccrc32checker_source_source_payload_last_be;
  reg main_soclinux_liteethmaccrc32checker_source_source_payload_error = 1'd0;
  wire main_soclinux_liteethmaccrc32checker_error;
  wire [7:0] main_soclinux_liteethmaccrc32checker_crc_data0;
  wire [31:0] main_soclinux_liteethmaccrc32checker_crc_value;
  wire main_soclinux_liteethmaccrc32checker_crc_error;
  wire [7:0] main_soclinux_liteethmaccrc32checker_crc_data1;
  wire [31:0] main_soclinux_liteethmaccrc32checker_crc_last;
  reg [31:0] main_soclinux_liteethmaccrc32checker_crc_next = 32'd0;
  reg [31:0] main_soclinux_liteethmaccrc32checker_crc_reg = 32'd4294967295;
  reg main_soclinux_liteethmaccrc32checker_crc_ce = 1'd0;
  reg main_soclinux_liteethmaccrc32checker_crc_reset = 1'd0;
  reg main_soclinux_liteethmaccrc32checker_syncfifo_sink_valid = 1'd0;
  wire main_soclinux_liteethmaccrc32checker_syncfifo_sink_ready;
  wire main_soclinux_liteethmaccrc32checker_syncfifo_sink_first;
  wire main_soclinux_liteethmaccrc32checker_syncfifo_sink_last;
  wire [7:0] main_soclinux_liteethmaccrc32checker_syncfifo_sink_payload_data;
  wire main_soclinux_liteethmaccrc32checker_syncfifo_sink_payload_last_be;
  wire main_soclinux_liteethmaccrc32checker_syncfifo_sink_payload_error;
  wire main_soclinux_liteethmaccrc32checker_syncfifo_source_valid;
  wire main_soclinux_liteethmaccrc32checker_syncfifo_source_ready;
  wire main_soclinux_liteethmaccrc32checker_syncfifo_source_first;
  wire main_soclinux_liteethmaccrc32checker_syncfifo_source_last;
  wire [7:0] main_soclinux_liteethmaccrc32checker_syncfifo_source_payload_data;
  wire main_soclinux_liteethmaccrc32checker_syncfifo_source_payload_last_be;
  wire main_soclinux_liteethmaccrc32checker_syncfifo_source_payload_error;
  wire main_soclinux_liteethmaccrc32checker_syncfifo_syncfifo_we;
  wire main_soclinux_liteethmaccrc32checker_syncfifo_syncfifo_writable;
  wire main_soclinux_liteethmaccrc32checker_syncfifo_syncfifo_re;
  wire main_soclinux_liteethmaccrc32checker_syncfifo_syncfifo_readable;
  wire [11:0] main_soclinux_liteethmaccrc32checker_syncfifo_syncfifo_din;
  wire [11:0] main_soclinux_liteethmaccrc32checker_syncfifo_syncfifo_dout;
  reg [2:0] main_soclinux_liteethmaccrc32checker_syncfifo_level = 3'd0;
  reg main_soclinux_liteethmaccrc32checker_syncfifo_replace = 1'd0;
  reg [2:0] main_soclinux_liteethmaccrc32checker_syncfifo_produce = 3'd0;
  reg [2:0] main_soclinux_liteethmaccrc32checker_syncfifo_consume = 3'd0;
  reg [2:0] main_soclinux_liteethmaccrc32checker_syncfifo_wrport_adr = 3'd0;
  wire [11:0] main_soclinux_liteethmaccrc32checker_syncfifo_wrport_dat_r;
  wire main_soclinux_liteethmaccrc32checker_syncfifo_wrport_we;
  wire [11:0] main_soclinux_liteethmaccrc32checker_syncfifo_wrport_dat_w;
  wire main_soclinux_liteethmaccrc32checker_syncfifo_do_read;
  wire [2:0] main_soclinux_liteethmaccrc32checker_syncfifo_rdport_adr;
  wire [11:0] main_soclinux_liteethmaccrc32checker_syncfifo_rdport_dat_r;
  wire [7:0] main_soclinux_liteethmaccrc32checker_syncfifo_fifo_in_payload_data;
  wire main_soclinux_liteethmaccrc32checker_syncfifo_fifo_in_payload_last_be;
  wire main_soclinux_liteethmaccrc32checker_syncfifo_fifo_in_payload_error;
  wire main_soclinux_liteethmaccrc32checker_syncfifo_fifo_in_first;
  wire main_soclinux_liteethmaccrc32checker_syncfifo_fifo_in_last;
  wire [7:0] main_soclinux_liteethmaccrc32checker_syncfifo_fifo_out_payload_data;
  wire main_soclinux_liteethmaccrc32checker_syncfifo_fifo_out_payload_last_be;
  wire main_soclinux_liteethmaccrc32checker_syncfifo_fifo_out_payload_error;
  wire main_soclinux_liteethmaccrc32checker_syncfifo_fifo_out_first;
  wire main_soclinux_liteethmaccrc32checker_syncfifo_fifo_out_last;
  reg main_soclinux_liteethmaccrc32checker_fifo_reset = 1'd0;
  wire main_soclinux_liteethmaccrc32checker_fifo_in;
  wire main_soclinux_liteethmaccrc32checker_fifo_out;
  wire main_soclinux_liteethmaccrc32checker_fifo_full;
  wire main_soclinux_crc32_checker_sink_valid;
  wire main_soclinux_crc32_checker_sink_ready;
  wire main_soclinux_crc32_checker_sink_first;
  wire main_soclinux_crc32_checker_sink_last;
  wire [7:0] main_soclinux_crc32_checker_sink_payload_data;
  wire main_soclinux_crc32_checker_sink_payload_last_be;
  wire main_soclinux_crc32_checker_sink_payload_error;
  reg main_soclinux_crc32_checker_source_valid = 1'd0;
  wire main_soclinux_crc32_checker_source_ready;
  reg main_soclinux_crc32_checker_source_first = 1'd0;
  reg main_soclinux_crc32_checker_source_last = 1'd0;
  reg [7:0] main_soclinux_crc32_checker_source_payload_data = 8'd0;
  reg main_soclinux_crc32_checker_source_payload_last_be = 1'd0;
  reg main_soclinux_crc32_checker_source_payload_error = 1'd0;
  wire main_soclinux_ps_preamble_error_i;
  wire main_soclinux_ps_preamble_error_o;
  reg main_soclinux_ps_preamble_error_toggle_i = 1'd0;
  wire main_soclinux_ps_preamble_error_toggle_o;
  reg main_soclinux_ps_preamble_error_toggle_o_r = 1'd0;
  wire main_soclinux_ps_crc_error_i;
  wire main_soclinux_ps_crc_error_o;
  reg main_soclinux_ps_crc_error_toggle_i = 1'd0;
  wire main_soclinux_ps_crc_error_toggle_o;
  reg main_soclinux_ps_crc_error_toggle_o_r = 1'd0;
  wire main_soclinux_padding_inserter_sink_valid;
  reg main_soclinux_padding_inserter_sink_ready = 1'd0;
  wire main_soclinux_padding_inserter_sink_first;
  wire main_soclinux_padding_inserter_sink_last;
  wire [7:0] main_soclinux_padding_inserter_sink_payload_data;
  wire main_soclinux_padding_inserter_sink_payload_last_be;
  wire main_soclinux_padding_inserter_sink_payload_error;
  reg main_soclinux_padding_inserter_source_valid = 1'd0;
  wire main_soclinux_padding_inserter_source_ready;
  reg main_soclinux_padding_inserter_source_first = 1'd0;
  reg main_soclinux_padding_inserter_source_last = 1'd0;
  reg [7:0] main_soclinux_padding_inserter_source_payload_data = 8'd0;
  reg main_soclinux_padding_inserter_source_payload_last_be = 1'd0;
  reg main_soclinux_padding_inserter_source_payload_error = 1'd0;
  reg [15:0] main_soclinux_padding_inserter_counter = 16'd0;
  wire main_soclinux_padding_inserter_counter_done;
  wire main_soclinux_padding_checker_sink_valid;
  wire main_soclinux_padding_checker_sink_ready;
  wire main_soclinux_padding_checker_sink_first;
  wire main_soclinux_padding_checker_sink_last;
  wire [7:0] main_soclinux_padding_checker_sink_payload_data;
  wire main_soclinux_padding_checker_sink_payload_last_be;
  wire main_soclinux_padding_checker_sink_payload_error;
  wire main_soclinux_padding_checker_source_valid;
  wire main_soclinux_padding_checker_source_ready;
  wire main_soclinux_padding_checker_source_first;
  wire main_soclinux_padding_checker_source_last;
  wire [7:0] main_soclinux_padding_checker_source_payload_data;
  wire main_soclinux_padding_checker_source_payload_last_be;
  wire main_soclinux_padding_checker_source_payload_error;
  wire main_soclinux_tx_last_be_sink_valid;
  wire main_soclinux_tx_last_be_sink_ready;
  wire main_soclinux_tx_last_be_sink_first;
  wire main_soclinux_tx_last_be_sink_last;
  wire [7:0] main_soclinux_tx_last_be_sink_payload_data;
  wire main_soclinux_tx_last_be_sink_payload_last_be;
  wire main_soclinux_tx_last_be_sink_payload_error;
  wire main_soclinux_tx_last_be_source_valid;
  wire main_soclinux_tx_last_be_source_ready;
  reg main_soclinux_tx_last_be_source_first = 1'd0;
  wire main_soclinux_tx_last_be_source_last;
  wire [7:0] main_soclinux_tx_last_be_source_payload_data;
  reg main_soclinux_tx_last_be_source_payload_last_be = 1'd0;
  reg main_soclinux_tx_last_be_source_payload_error = 1'd0;
  reg main_soclinux_tx_last_be_ongoing = 1'd1;
  wire main_soclinux_rx_last_be_sink_valid;
  wire main_soclinux_rx_last_be_sink_ready;
  wire main_soclinux_rx_last_be_sink_first;
  wire main_soclinux_rx_last_be_sink_last;
  wire [7:0] main_soclinux_rx_last_be_sink_payload_data;
  wire main_soclinux_rx_last_be_sink_payload_last_be;
  wire main_soclinux_rx_last_be_sink_payload_error;
  wire main_soclinux_rx_last_be_source_valid;
  wire main_soclinux_rx_last_be_source_ready;
  wire main_soclinux_rx_last_be_source_first;
  wire main_soclinux_rx_last_be_source_last;
  wire [7:0] main_soclinux_rx_last_be_source_payload_data;
  reg main_soclinux_rx_last_be_source_payload_last_be = 1'd0;
  wire main_soclinux_rx_last_be_source_payload_error;
  wire main_soclinux_tx_converter_sink_valid;
  wire main_soclinux_tx_converter_sink_ready;
  wire main_soclinux_tx_converter_sink_first;
  wire main_soclinux_tx_converter_sink_last;
  wire [31:0] main_soclinux_tx_converter_sink_payload_data;
  wire [3:0] main_soclinux_tx_converter_sink_payload_last_be;
  wire [3:0] main_soclinux_tx_converter_sink_payload_error;
  wire main_soclinux_tx_converter_source_valid;
  wire main_soclinux_tx_converter_source_ready;
  wire main_soclinux_tx_converter_source_first;
  wire main_soclinux_tx_converter_source_last;
  wire [7:0] main_soclinux_tx_converter_source_payload_data;
  wire main_soclinux_tx_converter_source_payload_last_be;
  wire main_soclinux_tx_converter_source_payload_error;
  wire main_soclinux_tx_converter_converter_sink_valid;
  wire main_soclinux_tx_converter_converter_sink_ready;
  wire main_soclinux_tx_converter_converter_sink_first;
  wire main_soclinux_tx_converter_converter_sink_last;
  reg [39:0] main_soclinux_tx_converter_converter_sink_payload_data = 40'd0;
  wire main_soclinux_tx_converter_converter_source_valid;
  wire main_soclinux_tx_converter_converter_source_ready;
  wire main_soclinux_tx_converter_converter_source_first;
  wire main_soclinux_tx_converter_converter_source_last;
  reg [9:0] main_soclinux_tx_converter_converter_source_payload_data = 10'd0;
  wire main_soclinux_tx_converter_converter_source_payload_valid_token_count;
  reg [1:0] main_soclinux_tx_converter_converter_mux = 2'd0;
  wire main_soclinux_tx_converter_converter_first;
  wire main_soclinux_tx_converter_converter_last;
  wire main_soclinux_tx_converter_source_source_valid;
  wire main_soclinux_tx_converter_source_source_ready;
  wire main_soclinux_tx_converter_source_source_first;
  wire main_soclinux_tx_converter_source_source_last;
  wire [9:0] main_soclinux_tx_converter_source_source_payload_data;
  wire main_soclinux_rx_converter_sink_valid;
  wire main_soclinux_rx_converter_sink_ready;
  wire main_soclinux_rx_converter_sink_first;
  wire main_soclinux_rx_converter_sink_last;
  wire [7:0] main_soclinux_rx_converter_sink_payload_data;
  wire main_soclinux_rx_converter_sink_payload_last_be;
  wire main_soclinux_rx_converter_sink_payload_error;
  wire main_soclinux_rx_converter_source_valid;
  wire main_soclinux_rx_converter_source_ready;
  wire main_soclinux_rx_converter_source_first;
  wire main_soclinux_rx_converter_source_last;
  reg [31:0] main_soclinux_rx_converter_source_payload_data = 32'd0;
  reg [3:0] main_soclinux_rx_converter_source_payload_last_be = 4'd0;
  reg [3:0] main_soclinux_rx_converter_source_payload_error = 4'd0;
  wire main_soclinux_rx_converter_converter_sink_valid;
  wire main_soclinux_rx_converter_converter_sink_ready;
  wire main_soclinux_rx_converter_converter_sink_first;
  wire main_soclinux_rx_converter_converter_sink_last;
  wire [9:0] main_soclinux_rx_converter_converter_sink_payload_data;
  wire main_soclinux_rx_converter_converter_source_valid;
  wire main_soclinux_rx_converter_converter_source_ready;
  reg main_soclinux_rx_converter_converter_source_first = 1'd0;
  reg main_soclinux_rx_converter_converter_source_last = 1'd0;
  reg [39:0] main_soclinux_rx_converter_converter_source_payload_data = 40'd0;
  reg [2:0] main_soclinux_rx_converter_converter_source_payload_valid_token_count = 3'd0;
  reg [1:0] main_soclinux_rx_converter_converter_demux = 2'd0;
  wire main_soclinux_rx_converter_converter_load_part;
  reg main_soclinux_rx_converter_converter_strobe_all = 1'd0;
  wire main_soclinux_rx_converter_source_source_valid;
  wire main_soclinux_rx_converter_source_source_ready;
  wire main_soclinux_rx_converter_source_source_first;
  wire main_soclinux_rx_converter_source_source_last;
  wire [39:0] main_soclinux_rx_converter_source_source_payload_data;
  wire main_soclinux_tx_cdc_sink_valid;
  wire main_soclinux_tx_cdc_sink_ready;
  wire main_soclinux_tx_cdc_sink_first;
  wire main_soclinux_tx_cdc_sink_last;
  wire [31:0] main_soclinux_tx_cdc_sink_payload_data;
  wire [3:0] main_soclinux_tx_cdc_sink_payload_last_be;
  wire [3:0] main_soclinux_tx_cdc_sink_payload_error;
  wire main_soclinux_tx_cdc_source_valid;
  wire main_soclinux_tx_cdc_source_ready;
  wire main_soclinux_tx_cdc_source_first;
  wire main_soclinux_tx_cdc_source_last;
  wire [31:0] main_soclinux_tx_cdc_source_payload_data;
  wire [3:0] main_soclinux_tx_cdc_source_payload_last_be;
  wire [3:0] main_soclinux_tx_cdc_source_payload_error;
  wire main_soclinux_tx_cdc_asyncfifo_we;
  wire main_soclinux_tx_cdc_asyncfifo_writable;
  wire main_soclinux_tx_cdc_asyncfifo_re;
  wire main_soclinux_tx_cdc_asyncfifo_readable;
  wire [41:0] main_soclinux_tx_cdc_asyncfifo_din;
  wire [41:0] main_soclinux_tx_cdc_asyncfifo_dout;
  wire main_soclinux_tx_cdc_graycounter0_ce;
  (* dont_touch = "true" *) reg [6:0] main_soclinux_tx_cdc_graycounter0_q = 7'd0;
  wire [6:0] main_soclinux_tx_cdc_graycounter0_q_next;
  reg [6:0] main_soclinux_tx_cdc_graycounter0_q_binary = 7'd0;
  reg [6:0] main_soclinux_tx_cdc_graycounter0_q_next_binary = 7'd0;
  wire main_soclinux_tx_cdc_graycounter1_ce;
  (* dont_touch = "true" *) reg [6:0] main_soclinux_tx_cdc_graycounter1_q = 7'd0;
  wire [6:0] main_soclinux_tx_cdc_graycounter1_q_next;
  reg [6:0] main_soclinux_tx_cdc_graycounter1_q_binary = 7'd0;
  reg [6:0] main_soclinux_tx_cdc_graycounter1_q_next_binary = 7'd0;
  wire [6:0] main_soclinux_tx_cdc_produce_rdomain;
  wire [6:0] main_soclinux_tx_cdc_consume_wdomain;
  wire [5:0] main_soclinux_tx_cdc_wrport_adr;
  wire [41:0] main_soclinux_tx_cdc_wrport_dat_r;
  wire main_soclinux_tx_cdc_wrport_we;
  wire [41:0] main_soclinux_tx_cdc_wrport_dat_w;
  wire [5:0] main_soclinux_tx_cdc_rdport_adr;
  wire [41:0] main_soclinux_tx_cdc_rdport_dat_r;
  wire [31:0] main_soclinux_tx_cdc_fifo_in_payload_data;
  wire [3:0] main_soclinux_tx_cdc_fifo_in_payload_last_be;
  wire [3:0] main_soclinux_tx_cdc_fifo_in_payload_error;
  wire main_soclinux_tx_cdc_fifo_in_first;
  wire main_soclinux_tx_cdc_fifo_in_last;
  wire [31:0] main_soclinux_tx_cdc_fifo_out_payload_data;
  wire [3:0] main_soclinux_tx_cdc_fifo_out_payload_last_be;
  wire [3:0] main_soclinux_tx_cdc_fifo_out_payload_error;
  wire main_soclinux_tx_cdc_fifo_out_first;
  wire main_soclinux_tx_cdc_fifo_out_last;
  wire main_soclinux_rx_cdc_sink_valid;
  wire main_soclinux_rx_cdc_sink_ready;
  wire main_soclinux_rx_cdc_sink_first;
  wire main_soclinux_rx_cdc_sink_last;
  wire [31:0] main_soclinux_rx_cdc_sink_payload_data;
  wire [3:0] main_soclinux_rx_cdc_sink_payload_last_be;
  wire [3:0] main_soclinux_rx_cdc_sink_payload_error;
  wire main_soclinux_rx_cdc_source_valid;
  wire main_soclinux_rx_cdc_source_ready;
  wire main_soclinux_rx_cdc_source_first;
  wire main_soclinux_rx_cdc_source_last;
  wire [31:0] main_soclinux_rx_cdc_source_payload_data;
  wire [3:0] main_soclinux_rx_cdc_source_payload_last_be;
  wire [3:0] main_soclinux_rx_cdc_source_payload_error;
  wire main_soclinux_rx_cdc_asyncfifo_we;
  wire main_soclinux_rx_cdc_asyncfifo_writable;
  wire main_soclinux_rx_cdc_asyncfifo_re;
  wire main_soclinux_rx_cdc_asyncfifo_readable;
  wire [41:0] main_soclinux_rx_cdc_asyncfifo_din;
  wire [41:0] main_soclinux_rx_cdc_asyncfifo_dout;
  wire main_soclinux_rx_cdc_graycounter0_ce;
  (* dont_touch = "true" *) reg [6:0] main_soclinux_rx_cdc_graycounter0_q = 7'd0;
  wire [6:0] main_soclinux_rx_cdc_graycounter0_q_next;
  reg [6:0] main_soclinux_rx_cdc_graycounter0_q_binary = 7'd0;
  reg [6:0] main_soclinux_rx_cdc_graycounter0_q_next_binary = 7'd0;
  wire main_soclinux_rx_cdc_graycounter1_ce;
  (* dont_touch = "true" *) reg [6:0] main_soclinux_rx_cdc_graycounter1_q = 7'd0;
  wire [6:0] main_soclinux_rx_cdc_graycounter1_q_next;
  reg [6:0] main_soclinux_rx_cdc_graycounter1_q_binary = 7'd0;
  reg [6:0] main_soclinux_rx_cdc_graycounter1_q_next_binary = 7'd0;
  wire [6:0] main_soclinux_rx_cdc_produce_rdomain;
  wire [6:0] main_soclinux_rx_cdc_consume_wdomain;
  wire [5:0] main_soclinux_rx_cdc_wrport_adr;
  wire [41:0] main_soclinux_rx_cdc_wrport_dat_r;
  wire main_soclinux_rx_cdc_wrport_we;
  wire [41:0] main_soclinux_rx_cdc_wrport_dat_w;
  wire [5:0] main_soclinux_rx_cdc_rdport_adr;
  wire [41:0] main_soclinux_rx_cdc_rdport_dat_r;
  wire [31:0] main_soclinux_rx_cdc_fifo_in_payload_data;
  wire [3:0] main_soclinux_rx_cdc_fifo_in_payload_last_be;
  wire [3:0] main_soclinux_rx_cdc_fifo_in_payload_error;
  wire main_soclinux_rx_cdc_fifo_in_first;
  wire main_soclinux_rx_cdc_fifo_in_last;
  wire [31:0] main_soclinux_rx_cdc_fifo_out_payload_data;
  wire [3:0] main_soclinux_rx_cdc_fifo_out_payload_last_be;
  wire [3:0] main_soclinux_rx_cdc_fifo_out_payload_error;
  wire main_soclinux_rx_cdc_fifo_out_first;
  wire main_soclinux_rx_cdc_fifo_out_last;
  wire main_soclinux_sink_valid;
  wire main_soclinux_sink_ready;
  wire main_soclinux_sink_first;
  wire main_soclinux_sink_last;
  wire [31:0] main_soclinux_sink_payload_data;
  wire [3:0] main_soclinux_sink_payload_last_be;
  wire [3:0] main_soclinux_sink_payload_error;
  wire main_soclinux_source_valid;
  wire main_soclinux_source_ready;
  wire main_soclinux_source_first;
  wire main_soclinux_source_last;
  wire [31:0] main_soclinux_source_payload_data;
  wire [3:0] main_soclinux_source_payload_last_be;
  wire [3:0] main_soclinux_source_payload_error;
  wire [29:0] main_soclinux_bus_adr;
  wire [31:0] main_soclinux_bus_dat_w;
  wire [31:0] main_soclinux_bus_dat_r;
  wire [3:0] main_soclinux_bus_sel;
  wire main_soclinux_bus_cyc;
  wire main_soclinux_bus_stb;
  wire main_soclinux_bus_ack;
  wire main_soclinux_bus_we;
  wire [2:0] main_soclinux_bus_cti;
  wire [1:0] main_soclinux_bus_bte;
  wire main_soclinux_bus_err;
  wire main_soclinux_writer_sink_sink_valid;
  reg main_soclinux_writer_sink_sink_ready = 1'd1;
  wire main_soclinux_writer_sink_sink_first;
  wire main_soclinux_writer_sink_sink_last;
  wire [31:0] main_soclinux_writer_sink_sink_payload_data;
  wire [3:0] main_soclinux_writer_sink_sink_payload_last_be;
  wire [3:0] main_soclinux_writer_sink_sink_payload_error;
  wire main_soclinux_writer_slot_status;
  wire main_soclinux_writer_slot_we;
  reg main_soclinux_writer_slot_re = 1'd0;
  wire [31:0] main_soclinux_writer_length_status;
  wire main_soclinux_writer_length_we;
  reg main_soclinux_writer_length_re = 1'd0;
  reg [31:0] main_soclinux_writer_errors_status = 32'd0;
  wire main_soclinux_writer_errors_we;
  reg main_soclinux_writer_errors_re = 1'd0;
  wire main_soclinux_writer_irq;
  wire main_soclinux_writer_available_status;
  wire main_soclinux_writer_available_pending;
  wire main_soclinux_writer_available_trigger;
  reg main_soclinux_writer_available_clear = 1'd0;
  wire main_soclinux_writer_available0;
  wire main_soclinux_writer_status_status;
  wire main_soclinux_writer_status_we;
  reg main_soclinux_writer_status_re = 1'd0;
  wire main_soclinux_writer_available1;
  wire main_soclinux_writer_pending_status;
  wire main_soclinux_writer_pending_we;
  reg main_soclinux_writer_pending_re = 1'd0;
  reg main_soclinux_writer_pending_r = 1'd0;
  wire main_soclinux_writer_available2;
  reg main_soclinux_writer_enable_storage = 1'd0;
  reg main_soclinux_writer_enable_re = 1'd0;
  reg [2:0] main_soclinux_writer_inc = 3'd0;
  reg [31:0] main_soclinux_writer_counter = 32'd0;
  reg main_soclinux_writer_slot = 1'd0;
  reg main_soclinux_writer_slot_ce = 1'd0;
  reg main_soclinux_writer_ongoing = 1'd0;
  reg main_soclinux_writer_fifo_sink_valid = 1'd0;
  wire main_soclinux_writer_fifo_sink_ready;
  reg main_soclinux_writer_fifo_sink_first = 1'd0;
  reg main_soclinux_writer_fifo_sink_last = 1'd0;
  wire main_soclinux_writer_fifo_sink_payload_slot;
  wire [31:0] main_soclinux_writer_fifo_sink_payload_length;
  wire main_soclinux_writer_fifo_source_valid;
  wire main_soclinux_writer_fifo_source_ready;
  wire main_soclinux_writer_fifo_source_first;
  wire main_soclinux_writer_fifo_source_last;
  wire main_soclinux_writer_fifo_source_payload_slot;
  wire [31:0] main_soclinux_writer_fifo_source_payload_length;
  wire main_soclinux_writer_fifo_syncfifo_we;
  wire main_soclinux_writer_fifo_syncfifo_writable;
  wire main_soclinux_writer_fifo_syncfifo_re;
  wire main_soclinux_writer_fifo_syncfifo_readable;
  wire [34:0] main_soclinux_writer_fifo_syncfifo_din;
  wire [34:0] main_soclinux_writer_fifo_syncfifo_dout;
  reg [1:0] main_soclinux_writer_fifo_level = 2'd0;
  reg main_soclinux_writer_fifo_replace = 1'd0;
  reg main_soclinux_writer_fifo_produce = 1'd0;
  reg main_soclinux_writer_fifo_consume = 1'd0;
  reg main_soclinux_writer_fifo_wrport_adr = 1'd0;
  wire [34:0] main_soclinux_writer_fifo_wrport_dat_r;
  wire main_soclinux_writer_fifo_wrport_we;
  wire [34:0] main_soclinux_writer_fifo_wrport_dat_w;
  wire main_soclinux_writer_fifo_do_read;
  wire main_soclinux_writer_fifo_rdport_adr;
  wire [34:0] main_soclinux_writer_fifo_rdport_dat_r;
  wire main_soclinux_writer_fifo_fifo_in_payload_slot;
  wire [31:0] main_soclinux_writer_fifo_fifo_in_payload_length;
  wire main_soclinux_writer_fifo_fifo_in_first;
  wire main_soclinux_writer_fifo_fifo_in_last;
  wire main_soclinux_writer_fifo_fifo_out_payload_slot;
  wire [31:0] main_soclinux_writer_fifo_fifo_out_payload_length;
  wire main_soclinux_writer_fifo_fifo_out_first;
  wire main_soclinux_writer_fifo_fifo_out_last;
  reg [8:0] main_soclinux_writer_memory0_adr = 9'd0;
  wire [31:0] main_soclinux_writer_memory0_dat_r;
  reg main_soclinux_writer_memory0_we = 1'd0;
  reg [31:0] main_soclinux_writer_memory0_dat_w = 32'd0;
  reg [8:0] main_soclinux_writer_memory1_adr = 9'd0;
  wire [31:0] main_soclinux_writer_memory1_dat_r;
  reg main_soclinux_writer_memory1_we = 1'd0;
  reg [31:0] main_soclinux_writer_memory1_dat_w = 32'd0;
  reg main_soclinux_reader_source_source_valid = 1'd0;
  wire main_soclinux_reader_source_source_ready;
  reg main_soclinux_reader_source_source_first = 1'd0;
  reg main_soclinux_reader_source_source_last = 1'd0;
  reg [31:0] main_soclinux_reader_source_source_payload_data = 32'd0;
  reg [3:0] main_soclinux_reader_source_source_payload_last_be = 4'd0;
  reg [3:0] main_soclinux_reader_source_source_payload_error = 4'd0;
  wire main_soclinux_reader_start_re;
  wire main_soclinux_reader_start_r;
  wire main_soclinux_reader_start_we;
  reg main_soclinux_reader_start_w = 1'd0;
  wire main_soclinux_reader_ready_status;
  wire main_soclinux_reader_ready_we;
  reg main_soclinux_reader_ready_re = 1'd0;
  wire [1:0] main_soclinux_reader_level_status;
  wire main_soclinux_reader_level_we;
  reg main_soclinux_reader_level_re = 1'd0;
  reg main_soclinux_reader_slot_storage = 1'd0;
  reg main_soclinux_reader_slot_re = 1'd0;
  reg [10:0] main_soclinux_reader_length_storage = 11'd0;
  reg main_soclinux_reader_length_re = 1'd0;
  wire main_soclinux_reader_irq;
  wire main_soclinux_reader_done_status;
  reg main_soclinux_reader_done_pending = 1'd0;
  reg main_soclinux_reader_done_trigger = 1'd0;
  reg main_soclinux_reader_done_clear = 1'd0;
  wire main_soclinux_reader_done0;
  wire main_soclinux_reader_status_status;
  wire main_soclinux_reader_status_we;
  reg main_soclinux_reader_status_re = 1'd0;
  wire main_soclinux_reader_done1;
  wire main_soclinux_reader_pending_status;
  wire main_soclinux_reader_pending_we;
  reg main_soclinux_reader_pending_re = 1'd0;
  reg main_soclinux_reader_pending_r = 1'd0;
  wire main_soclinux_reader_done2;
  reg main_soclinux_reader_enable_storage = 1'd0;
  reg main_soclinux_reader_enable_re = 1'd0;
  wire main_soclinux_reader_fifo_sink_valid;
  wire main_soclinux_reader_fifo_sink_ready;
  reg main_soclinux_reader_fifo_sink_first = 1'd0;
  reg main_soclinux_reader_fifo_sink_last = 1'd0;
  wire main_soclinux_reader_fifo_sink_payload_slot;
  wire [10:0] main_soclinux_reader_fifo_sink_payload_length;
  wire main_soclinux_reader_fifo_source_valid;
  reg main_soclinux_reader_fifo_source_ready = 1'd0;
  wire main_soclinux_reader_fifo_source_first;
  wire main_soclinux_reader_fifo_source_last;
  wire main_soclinux_reader_fifo_source_payload_slot;
  wire [10:0] main_soclinux_reader_fifo_source_payload_length;
  wire main_soclinux_reader_fifo_syncfifo_we;
  wire main_soclinux_reader_fifo_syncfifo_writable;
  wire main_soclinux_reader_fifo_syncfifo_re;
  wire main_soclinux_reader_fifo_syncfifo_readable;
  wire [13:0] main_soclinux_reader_fifo_syncfifo_din;
  wire [13:0] main_soclinux_reader_fifo_syncfifo_dout;
  reg [1:0] main_soclinux_reader_fifo_level = 2'd0;
  reg main_soclinux_reader_fifo_replace = 1'd0;
  reg main_soclinux_reader_fifo_produce = 1'd0;
  reg main_soclinux_reader_fifo_consume = 1'd0;
  reg main_soclinux_reader_fifo_wrport_adr = 1'd0;
  wire [13:0] main_soclinux_reader_fifo_wrport_dat_r;
  wire main_soclinux_reader_fifo_wrport_we;
  wire [13:0] main_soclinux_reader_fifo_wrport_dat_w;
  wire main_soclinux_reader_fifo_do_read;
  wire main_soclinux_reader_fifo_rdport_adr;
  wire [13:0] main_soclinux_reader_fifo_rdport_dat_r;
  wire main_soclinux_reader_fifo_fifo_in_payload_slot;
  wire [10:0] main_soclinux_reader_fifo_fifo_in_payload_length;
  wire main_soclinux_reader_fifo_fifo_in_first;
  wire main_soclinux_reader_fifo_fifo_in_last;
  wire main_soclinux_reader_fifo_fifo_out_payload_slot;
  wire [10:0] main_soclinux_reader_fifo_fifo_out_payload_length;
  wire main_soclinux_reader_fifo_fifo_out_first;
  wire main_soclinux_reader_fifo_fifo_out_last;
  reg [10:0] main_soclinux_reader_read_address = 11'd0;
  reg [10:0] main_soclinux_reader_counter = 11'd0;
  wire [8:0] main_soclinux_reader_memory0_adr;
  wire [31:0] main_soclinux_reader_memory0_dat_r;
  wire [8:0] main_soclinux_reader_memory1_adr;
  wire [31:0] main_soclinux_reader_memory1_dat_r;
  wire main_soclinux_ev_irq;
  wire [29:0] main_soclinux_sram0_bus_adr0;
  wire [31:0] main_soclinux_sram0_bus_dat_w0;
  wire [31:0] main_soclinux_sram0_bus_dat_r0;
  wire [3:0] main_soclinux_sram0_bus_sel0;
  wire main_soclinux_sram0_bus_cyc0;
  wire main_soclinux_sram0_bus_stb0;
  reg main_soclinux_sram0_bus_ack0 = 1'd0;
  wire main_soclinux_sram0_bus_we0;
  wire [2:0] main_soclinux_sram0_bus_cti0;
  wire [1:0] main_soclinux_sram0_bus_bte0;
  reg main_soclinux_sram0_bus_err0 = 1'd0;
  wire [8:0] main_soclinux_sram0_adr0;
  wire [31:0] main_soclinux_sram0_dat_r0;
  wire [29:0] main_soclinux_sram1_bus_adr0;
  wire [31:0] main_soclinux_sram1_bus_dat_w0;
  wire [31:0] main_soclinux_sram1_bus_dat_r0;
  wire [3:0] main_soclinux_sram1_bus_sel0;
  wire main_soclinux_sram1_bus_cyc0;
  wire main_soclinux_sram1_bus_stb0;
  reg main_soclinux_sram1_bus_ack0 = 1'd0;
  wire main_soclinux_sram1_bus_we0;
  wire [2:0] main_soclinux_sram1_bus_cti0;
  wire [1:0] main_soclinux_sram1_bus_bte0;
  reg main_soclinux_sram1_bus_err0 = 1'd0;
  wire [8:0] main_soclinux_sram1_adr0;
  wire [31:0] main_soclinux_sram1_dat_r0;
  wire [29:0] main_soclinux_sram0_bus_adr1;
  wire [31:0] main_soclinux_sram0_bus_dat_w1;
  wire [31:0] main_soclinux_sram0_bus_dat_r1;
  wire [3:0] main_soclinux_sram0_bus_sel1;
  wire main_soclinux_sram0_bus_cyc1;
  wire main_soclinux_sram0_bus_stb1;
  reg main_soclinux_sram0_bus_ack1 = 1'd0;
  wire main_soclinux_sram0_bus_we1;
  wire [2:0] main_soclinux_sram0_bus_cti1;
  wire [1:0] main_soclinux_sram0_bus_bte1;
  reg main_soclinux_sram0_bus_err1 = 1'd0;
  wire [8:0] main_soclinux_sram0_adr1;
  wire [31:0] main_soclinux_sram0_dat_r1;
  reg [3:0] main_soclinux_sram0_we = 4'd0;
  wire [31:0] main_soclinux_sram0_dat_w;
  wire [29:0] main_soclinux_sram1_bus_adr1;
  wire [31:0] main_soclinux_sram1_bus_dat_w1;
  wire [31:0] main_soclinux_sram1_bus_dat_r1;
  wire [3:0] main_soclinux_sram1_bus_sel1;
  wire main_soclinux_sram1_bus_cyc1;
  wire main_soclinux_sram1_bus_stb1;
  reg main_soclinux_sram1_bus_ack1 = 1'd0;
  wire main_soclinux_sram1_bus_we1;
  wire [2:0] main_soclinux_sram1_bus_cti1;
  wire [1:0] main_soclinux_sram1_bus_bte1;
  reg main_soclinux_sram1_bus_err1 = 1'd0;
  wire [8:0] main_soclinux_sram1_adr1;
  wire [31:0] main_soclinux_sram1_dat_r1;
  reg [3:0] main_soclinux_sram1_we = 4'd0;
  wire [31:0] main_soclinux_sram1_dat_w;
  reg [3:0] main_soclinux_slave_sel = 4'd0;
  reg [3:0] main_soclinux_slave_sel_r = 4'd0;
  reg [7:0] main_storage = 8'd0;
  reg main_re = 1'd0;
  reg [7:0] main_chaser = 8'd0;
  reg main_mode = 1'd0;
  wire main_wait;
  wire main_done;
  reg [22:0] main_count = 23'd6250000;
  wire builder_subfragments_crg_reset0;
  wire builder_subfragments_crg_reset1;
  wire builder_subfragments_crg_reset2;
  wire builder_subfragments_crg_reset3;
  wire builder_subfragments_crg_reset4;
  wire builder_subfragments_crg_reset5;
  wire builder_subfragments_crg_reset6;
  wire builder_subfragments_crg_reset7;
  wire builder_subfragments_crg_pll_fb;
  reg [1:0] builder_subfragments_refresher_state = 2'd0;
  reg [1:0] builder_subfragments_refresher_next_state = 2'd0;
  reg [3:0] builder_subfragments_bankmachine0_state = 4'd0;
  reg [3:0] builder_subfragments_bankmachine0_next_state = 4'd0;
  reg [3:0] builder_subfragments_bankmachine1_state = 4'd0;
  reg [3:0] builder_subfragments_bankmachine1_next_state = 4'd0;
  reg [3:0] builder_subfragments_bankmachine2_state = 4'd0;
  reg [3:0] builder_subfragments_bankmachine2_next_state = 4'd0;
  reg [3:0] builder_subfragments_bankmachine3_state = 4'd0;
  reg [3:0] builder_subfragments_bankmachine3_next_state = 4'd0;
  reg [3:0] builder_subfragments_bankmachine4_state = 4'd0;
  reg [3:0] builder_subfragments_bankmachine4_next_state = 4'd0;
  reg [3:0] builder_subfragments_bankmachine5_state = 4'd0;
  reg [3:0] builder_subfragments_bankmachine5_next_state = 4'd0;
  reg [3:0] builder_subfragments_bankmachine6_state = 4'd0;
  reg [3:0] builder_subfragments_bankmachine6_next_state = 4'd0;
  reg [3:0] builder_subfragments_bankmachine7_state = 4'd0;
  reg [3:0] builder_subfragments_bankmachine7_next_state = 4'd0;
  reg [3:0] builder_subfragments_multiplexer_state = 4'd0;
  reg [3:0] builder_subfragments_multiplexer_next_state = 4'd0;
  wire builder_subfragments_roundrobin0_request;
  wire builder_subfragments_roundrobin0_grant;
  wire builder_subfragments_roundrobin0_ce;
  wire builder_subfragments_roundrobin1_request;
  wire builder_subfragments_roundrobin1_grant;
  wire builder_subfragments_roundrobin1_ce;
  wire builder_subfragments_roundrobin2_request;
  wire builder_subfragments_roundrobin2_grant;
  wire builder_subfragments_roundrobin2_ce;
  wire builder_subfragments_roundrobin3_request;
  wire builder_subfragments_roundrobin3_grant;
  wire builder_subfragments_roundrobin3_ce;
  wire builder_subfragments_roundrobin4_request;
  wire builder_subfragments_roundrobin4_grant;
  wire builder_subfragments_roundrobin4_ce;
  wire builder_subfragments_roundrobin5_request;
  wire builder_subfragments_roundrobin5_grant;
  wire builder_subfragments_roundrobin5_ce;
  wire builder_subfragments_roundrobin6_request;
  wire builder_subfragments_roundrobin6_grant;
  wire builder_subfragments_roundrobin6_ce;
  wire builder_subfragments_roundrobin7_request;
  wire builder_subfragments_roundrobin7_grant;
  wire builder_subfragments_roundrobin7_ce;
  reg builder_subfragments_locked0 = 1'd0;
  reg builder_subfragments_locked1 = 1'd0;
  reg builder_subfragments_locked2 = 1'd0;
  reg builder_subfragments_locked3 = 1'd0;
  reg builder_subfragments_locked4 = 1'd0;
  reg builder_subfragments_locked5 = 1'd0;
  reg builder_subfragments_locked6 = 1'd0;
  reg builder_subfragments_locked7 = 1'd0;
  reg builder_subfragments_new_master_wdata_ready0 = 1'd0;
  reg builder_subfragments_new_master_wdata_ready1 = 1'd0;
  reg builder_subfragments_new_master_rdata_valid0 = 1'd0;
  reg builder_subfragments_new_master_rdata_valid1 = 1'd0;
  reg builder_subfragments_new_master_rdata_valid2 = 1'd0;
  reg builder_subfragments_new_master_rdata_valid3 = 1'd0;
  reg builder_subfragments_new_master_rdata_valid4 = 1'd0;
  reg builder_subfragments_new_master_rdata_valid5 = 1'd0;
  reg builder_subfragments_new_master_rdata_valid6 = 1'd0;
  reg builder_subfragments_new_master_rdata_valid7 = 1'd0;
  reg builder_subfragments_new_master_rdata_valid8 = 1'd0;
  reg [1:0] builder_subfragments_state = 2'd0;
  reg [1:0] builder_subfragments_next_state = 2'd0;
  wire builder_subfragments_liteethphyrgmii_reset0;
  wire builder_subfragments_liteethphyrgmii_reset1;
  wire builder_subfragments_liteethphyrgmii_reset2;
  wire builder_subfragments_liteethphyrgmii_reset3;
  wire builder_subfragments_liteethphyrgmii_reset4;
  wire builder_subfragments_liteethphyrgmii_reset5;
  wire builder_subfragments_liteethphyrgmii_reset6;
  wire builder_subfragments_liteethphyrgmii_reset7;
  wire builder_subfragments_liteethphyrgmii_pll_fb;
  reg builder_subfragments_liteethmacgap_state = 1'd0;
  reg builder_subfragments_liteethmacgap_next_state = 1'd0;
  reg [3:0] main_soclinux_tx_gap_inserter_counter_subfragments_liteethmacgap_next_value = 4'd0;
  reg main_soclinux_tx_gap_inserter_counter_subfragments_liteethmacgap_next_value_ce = 1'd0;
  reg [1:0] builder_subfragments_liteethmacpreambleinserter_state = 2'd0;
  reg [1:0] builder_subfragments_liteethmacpreambleinserter_next_state = 2'd0;
  reg [2:0] main_soclinux_preamble_inserter_count_subfragments_liteethmacpreambleinserter_next_value = 3'd0;
  reg main_soclinux_preamble_inserter_count_subfragments_liteethmacpreambleinserter_next_value_ce = 1'd0;
  reg builder_subfragments_liteethmacpreamblechecker_state = 1'd0;
  reg builder_subfragments_liteethmacpreamblechecker_next_state = 1'd0;
  reg [1:0] builder_subfragments_liteethmaccrc32inserter_state = 2'd0;
  reg [1:0] builder_subfragments_liteethmaccrc32inserter_next_state = 2'd0;
  reg [1:0] builder_subfragments_liteethmaccrc32checker_state = 2'd0;
  reg [1:0] builder_subfragments_liteethmaccrc32checker_next_state = 2'd0;
  reg builder_subfragments_liteethmacpaddinginserter_state = 1'd0;
  reg builder_subfragments_liteethmacpaddinginserter_next_state = 1'd0;
  reg [15:0] main_soclinux_padding_inserter_counter_subfragments_liteethmacpaddinginserter_next_value = 16'd0;
  reg main_soclinux_padding_inserter_counter_subfragments_liteethmacpaddinginserter_next_value_ce = 1'd0;
  reg [2:0] builder_subfragments_liteethmacsramwriter_state = 3'd0;
  reg [2:0] builder_subfragments_liteethmacsramwriter_next_state = 3'd0;
  reg [31:0] main_soclinux_writer_counter_subfragments_t_next_value = 32'd0;
  reg main_soclinux_writer_counter_subfragments_t_next_value_ce = 1'd0;
  reg [31:0] main_soclinux_writer_errors_status_subfragments_f_next_value = 32'd0;
  reg main_soclinux_writer_errors_status_subfragments_f_next_value_ce = 1'd0;
  reg [1:0] builder_subfragments_liteethmacsramreader_state = 2'd0;
  reg [1:0] builder_subfragments_liteethmacsramreader_next_state = 2'd0;
  reg [10:0] main_soclinux_reader_counter_subfragments_next_value = 11'd0;
  reg main_soclinux_reader_counter_subfragments_next_value_ce = 1'd0;
  reg [13:0] builder_soclinux_soclinux_adr = 14'd0;
  reg builder_soclinux_soclinux_we = 1'd0;
  reg [7:0] builder_soclinux_soclinux_dat_w = 8'd0;
  wire [7:0] builder_soclinux_soclinux_dat_r;
  wire [29:0] builder_soclinux_soclinux_wishbone_adr;
  wire [31:0] builder_soclinux_soclinux_wishbone_dat_w;
  reg [31:0] builder_soclinux_soclinux_wishbone_dat_r = 32'd0;
  wire [3:0] builder_soclinux_soclinux_wishbone_sel;
  wire builder_soclinux_soclinux_wishbone_cyc;
  wire builder_soclinux_soclinux_wishbone_stb;
  reg builder_soclinux_soclinux_wishbone_ack = 1'd0;
  wire builder_soclinux_soclinux_wishbone_we;
  wire [2:0] builder_soclinux_soclinux_wishbone_cti;
  wire [1:0] builder_soclinux_soclinux_wishbone_bte;
  reg builder_soclinux_soclinux_wishbone_err = 1'd0;
  wire [29:0] builder_soclinux_shared_adr;
  wire [31:0] builder_soclinux_shared_dat_w;
  reg [31:0] builder_soclinux_shared_dat_r = 32'd0;
  wire [3:0] builder_soclinux_shared_sel;
  wire builder_soclinux_shared_cyc;
  wire builder_soclinux_shared_stb;
  reg builder_soclinux_shared_ack = 1'd0;
  wire builder_soclinux_shared_we;
  wire [2:0] builder_soclinux_shared_cti;
  wire [1:0] builder_soclinux_shared_bte;
  wire builder_soclinux_shared_err;
  wire [1:0] builder_soclinux_request;
  reg builder_soclinux_grant = 1'd0;
  reg [4:0] builder_soclinux_slave_sel = 5'd0;
  reg [4:0] builder_soclinux_slave_sel_r = 5'd0;
  reg builder_soclinux_error = 1'd0;
  wire builder_soclinux_wait;
  wire builder_soclinux_done;
  reg [19:0] builder_soclinux_count = 20'd1000000;
  wire [13:0] builder_soclinux_csr_bankarray_interface0_bank_bus_adr;
  wire builder_soclinux_csr_bankarray_interface0_bank_bus_we;
  wire [7:0] builder_soclinux_csr_bankarray_interface0_bank_bus_dat_w;
  reg [7:0] builder_soclinux_csr_bankarray_interface0_bank_bus_dat_r = 8'd0;
  wire builder_soclinux_csr_bankarray_csrbank0_timer_time7_re;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank0_timer_time7_r;
  wire builder_soclinux_csr_bankarray_csrbank0_timer_time7_we;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank0_timer_time7_w;
  wire builder_soclinux_csr_bankarray_csrbank0_timer_time6_re;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank0_timer_time6_r;
  wire builder_soclinux_csr_bankarray_csrbank0_timer_time6_we;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank0_timer_time6_w;
  wire builder_soclinux_csr_bankarray_csrbank0_timer_time5_re;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank0_timer_time5_r;
  wire builder_soclinux_csr_bankarray_csrbank0_timer_time5_we;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank0_timer_time5_w;
  wire builder_soclinux_csr_bankarray_csrbank0_timer_time4_re;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank0_timer_time4_r;
  wire builder_soclinux_csr_bankarray_csrbank0_timer_time4_we;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank0_timer_time4_w;
  wire builder_soclinux_csr_bankarray_csrbank0_timer_time3_re;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank0_timer_time3_r;
  wire builder_soclinux_csr_bankarray_csrbank0_timer_time3_we;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank0_timer_time3_w;
  wire builder_soclinux_csr_bankarray_csrbank0_timer_time2_re;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank0_timer_time2_r;
  wire builder_soclinux_csr_bankarray_csrbank0_timer_time2_we;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank0_timer_time2_w;
  wire builder_soclinux_csr_bankarray_csrbank0_timer_time1_re;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank0_timer_time1_r;
  wire builder_soclinux_csr_bankarray_csrbank0_timer_time1_we;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank0_timer_time1_w;
  wire builder_soclinux_csr_bankarray_csrbank0_timer_time0_re;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank0_timer_time0_r;
  wire builder_soclinux_csr_bankarray_csrbank0_timer_time0_we;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank0_timer_time0_w;
  wire builder_soclinux_csr_bankarray_csrbank0_timer_time_cmp7_re;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank0_timer_time_cmp7_r;
  wire builder_soclinux_csr_bankarray_csrbank0_timer_time_cmp7_we;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank0_timer_time_cmp7_w;
  wire builder_soclinux_csr_bankarray_csrbank0_timer_time_cmp6_re;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank0_timer_time_cmp6_r;
  wire builder_soclinux_csr_bankarray_csrbank0_timer_time_cmp6_we;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank0_timer_time_cmp6_w;
  wire builder_soclinux_csr_bankarray_csrbank0_timer_time_cmp5_re;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank0_timer_time_cmp5_r;
  wire builder_soclinux_csr_bankarray_csrbank0_timer_time_cmp5_we;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank0_timer_time_cmp5_w;
  wire builder_soclinux_csr_bankarray_csrbank0_timer_time_cmp4_re;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank0_timer_time_cmp4_r;
  wire builder_soclinux_csr_bankarray_csrbank0_timer_time_cmp4_we;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank0_timer_time_cmp4_w;
  wire builder_soclinux_csr_bankarray_csrbank0_timer_time_cmp3_re;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank0_timer_time_cmp3_r;
  wire builder_soclinux_csr_bankarray_csrbank0_timer_time_cmp3_we;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank0_timer_time_cmp3_w;
  wire builder_soclinux_csr_bankarray_csrbank0_timer_time_cmp2_re;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank0_timer_time_cmp2_r;
  wire builder_soclinux_csr_bankarray_csrbank0_timer_time_cmp2_we;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank0_timer_time_cmp2_w;
  wire builder_soclinux_csr_bankarray_csrbank0_timer_time_cmp1_re;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank0_timer_time_cmp1_r;
  wire builder_soclinux_csr_bankarray_csrbank0_timer_time_cmp1_we;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank0_timer_time_cmp1_w;
  wire builder_soclinux_csr_bankarray_csrbank0_timer_time_cmp0_re;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank0_timer_time_cmp0_r;
  wire builder_soclinux_csr_bankarray_csrbank0_timer_time_cmp0_we;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank0_timer_time_cmp0_w;
  wire builder_soclinux_csr_bankarray_csrbank0_sel;
  wire [13:0] builder_soclinux_csr_bankarray_interface1_bank_bus_adr;
  wire builder_soclinux_csr_bankarray_interface1_bank_bus_we;
  wire [7:0] builder_soclinux_csr_bankarray_interface1_bank_bus_dat_w;
  reg [7:0] builder_soclinux_csr_bankarray_interface1_bank_bus_dat_r = 8'd0;
  wire builder_soclinux_csr_bankarray_csrbank1_reset0_re;
  wire builder_soclinux_csr_bankarray_csrbank1_reset0_r;
  wire builder_soclinux_csr_bankarray_csrbank1_reset0_we;
  wire builder_soclinux_csr_bankarray_csrbank1_reset0_w;
  wire builder_soclinux_csr_bankarray_csrbank1_scratch3_re;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank1_scratch3_r;
  wire builder_soclinux_csr_bankarray_csrbank1_scratch3_we;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank1_scratch3_w;
  wire builder_soclinux_csr_bankarray_csrbank1_scratch2_re;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank1_scratch2_r;
  wire builder_soclinux_csr_bankarray_csrbank1_scratch2_we;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank1_scratch2_w;
  wire builder_soclinux_csr_bankarray_csrbank1_scratch1_re;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank1_scratch1_r;
  wire builder_soclinux_csr_bankarray_csrbank1_scratch1_we;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank1_scratch1_w;
  wire builder_soclinux_csr_bankarray_csrbank1_scratch0_re;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank1_scratch0_r;
  wire builder_soclinux_csr_bankarray_csrbank1_scratch0_we;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank1_scratch0_w;
  wire builder_soclinux_csr_bankarray_csrbank1_bus_errors3_re;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank1_bus_errors3_r;
  wire builder_soclinux_csr_bankarray_csrbank1_bus_errors3_we;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank1_bus_errors3_w;
  wire builder_soclinux_csr_bankarray_csrbank1_bus_errors2_re;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank1_bus_errors2_r;
  wire builder_soclinux_csr_bankarray_csrbank1_bus_errors2_we;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank1_bus_errors2_w;
  wire builder_soclinux_csr_bankarray_csrbank1_bus_errors1_re;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank1_bus_errors1_r;
  wire builder_soclinux_csr_bankarray_csrbank1_bus_errors1_we;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank1_bus_errors1_w;
  wire builder_soclinux_csr_bankarray_csrbank1_bus_errors0_re;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank1_bus_errors0_r;
  wire builder_soclinux_csr_bankarray_csrbank1_bus_errors0_we;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank1_bus_errors0_w;
  wire builder_soclinux_csr_bankarray_csrbank1_sel;
  wire [13:0] builder_soclinux_csr_bankarray_interface2_bank_bus_adr;
  wire builder_soclinux_csr_bankarray_interface2_bank_bus_we;
  wire [7:0] builder_soclinux_csr_bankarray_interface2_bank_bus_dat_w;
  reg [7:0] builder_soclinux_csr_bankarray_interface2_bank_bus_dat_r = 8'd0;
  wire builder_soclinux_csr_bankarray_csrbank2_rst0_re;
  wire builder_soclinux_csr_bankarray_csrbank2_rst0_r;
  wire builder_soclinux_csr_bankarray_csrbank2_rst0_we;
  wire builder_soclinux_csr_bankarray_csrbank2_rst0_w;
  wire builder_soclinux_csr_bankarray_csrbank2_half_sys8x_taps0_re;
  wire [4:0] builder_soclinux_csr_bankarray_csrbank2_half_sys8x_taps0_r;
  wire builder_soclinux_csr_bankarray_csrbank2_half_sys8x_taps0_we;
  wire [4:0] builder_soclinux_csr_bankarray_csrbank2_half_sys8x_taps0_w;
  wire builder_soclinux_csr_bankarray_csrbank2_wlevel_en0_re;
  wire builder_soclinux_csr_bankarray_csrbank2_wlevel_en0_r;
  wire builder_soclinux_csr_bankarray_csrbank2_wlevel_en0_we;
  wire builder_soclinux_csr_bankarray_csrbank2_wlevel_en0_w;
  wire builder_soclinux_csr_bankarray_csrbank2_dly_sel0_re;
  wire [1:0] builder_soclinux_csr_bankarray_csrbank2_dly_sel0_r;
  wire builder_soclinux_csr_bankarray_csrbank2_dly_sel0_we;
  wire [1:0] builder_soclinux_csr_bankarray_csrbank2_dly_sel0_w;
  wire builder_soclinux_csr_bankarray_csrbank2_rdphase0_re;
  wire [1:0] builder_soclinux_csr_bankarray_csrbank2_rdphase0_r;
  wire builder_soclinux_csr_bankarray_csrbank2_rdphase0_we;
  wire [1:0] builder_soclinux_csr_bankarray_csrbank2_rdphase0_w;
  wire builder_soclinux_csr_bankarray_csrbank2_wrphase0_re;
  wire [1:0] builder_soclinux_csr_bankarray_csrbank2_wrphase0_r;
  wire builder_soclinux_csr_bankarray_csrbank2_wrphase0_we;
  wire [1:0] builder_soclinux_csr_bankarray_csrbank2_wrphase0_w;
  wire builder_soclinux_csr_bankarray_csrbank2_sel;
  wire [13:0] builder_soclinux_csr_bankarray_interface3_bank_bus_adr;
  wire builder_soclinux_csr_bankarray_interface3_bank_bus_we;
  wire [7:0] builder_soclinux_csr_bankarray_interface3_bank_bus_dat_w;
  reg [7:0] builder_soclinux_csr_bankarray_interface3_bank_bus_dat_r = 8'd0;
  wire builder_soclinux_csr_bankarray_csrbank3_sram_writer_slot_re;
  wire builder_soclinux_csr_bankarray_csrbank3_sram_writer_slot_r;
  wire builder_soclinux_csr_bankarray_csrbank3_sram_writer_slot_we;
  wire builder_soclinux_csr_bankarray_csrbank3_sram_writer_slot_w;
  wire builder_soclinux_csr_bankarray_csrbank3_sram_writer_length3_re;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank3_sram_writer_length3_r;
  wire builder_soclinux_csr_bankarray_csrbank3_sram_writer_length3_we;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank3_sram_writer_length3_w;
  wire builder_soclinux_csr_bankarray_csrbank3_sram_writer_length2_re;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank3_sram_writer_length2_r;
  wire builder_soclinux_csr_bankarray_csrbank3_sram_writer_length2_we;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank3_sram_writer_length2_w;
  wire builder_soclinux_csr_bankarray_csrbank3_sram_writer_length1_re;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank3_sram_writer_length1_r;
  wire builder_soclinux_csr_bankarray_csrbank3_sram_writer_length1_we;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank3_sram_writer_length1_w;
  wire builder_soclinux_csr_bankarray_csrbank3_sram_writer_length0_re;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank3_sram_writer_length0_r;
  wire builder_soclinux_csr_bankarray_csrbank3_sram_writer_length0_we;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank3_sram_writer_length0_w;
  wire builder_soclinux_csr_bankarray_csrbank3_sram_writer_errors3_re;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank3_sram_writer_errors3_r;
  wire builder_soclinux_csr_bankarray_csrbank3_sram_writer_errors3_we;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank3_sram_writer_errors3_w;
  wire builder_soclinux_csr_bankarray_csrbank3_sram_writer_errors2_re;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank3_sram_writer_errors2_r;
  wire builder_soclinux_csr_bankarray_csrbank3_sram_writer_errors2_we;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank3_sram_writer_errors2_w;
  wire builder_soclinux_csr_bankarray_csrbank3_sram_writer_errors1_re;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank3_sram_writer_errors1_r;
  wire builder_soclinux_csr_bankarray_csrbank3_sram_writer_errors1_we;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank3_sram_writer_errors1_w;
  wire builder_soclinux_csr_bankarray_csrbank3_sram_writer_errors0_re;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank3_sram_writer_errors0_r;
  wire builder_soclinux_csr_bankarray_csrbank3_sram_writer_errors0_we;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank3_sram_writer_errors0_w;
  wire builder_soclinux_csr_bankarray_csrbank3_sram_writer_ev_status_re;
  wire builder_soclinux_csr_bankarray_csrbank3_sram_writer_ev_status_r;
  wire builder_soclinux_csr_bankarray_csrbank3_sram_writer_ev_status_we;
  wire builder_soclinux_csr_bankarray_csrbank3_sram_writer_ev_status_w;
  wire builder_soclinux_csr_bankarray_csrbank3_sram_writer_ev_pending_re;
  wire builder_soclinux_csr_bankarray_csrbank3_sram_writer_ev_pending_r;
  wire builder_soclinux_csr_bankarray_csrbank3_sram_writer_ev_pending_we;
  wire builder_soclinux_csr_bankarray_csrbank3_sram_writer_ev_pending_w;
  wire builder_soclinux_csr_bankarray_csrbank3_sram_writer_ev_enable0_re;
  wire builder_soclinux_csr_bankarray_csrbank3_sram_writer_ev_enable0_r;
  wire builder_soclinux_csr_bankarray_csrbank3_sram_writer_ev_enable0_we;
  wire builder_soclinux_csr_bankarray_csrbank3_sram_writer_ev_enable0_w;
  wire builder_soclinux_csr_bankarray_csrbank3_sram_reader_ready_re;
  wire builder_soclinux_csr_bankarray_csrbank3_sram_reader_ready_r;
  wire builder_soclinux_csr_bankarray_csrbank3_sram_reader_ready_we;
  wire builder_soclinux_csr_bankarray_csrbank3_sram_reader_ready_w;
  wire builder_soclinux_csr_bankarray_csrbank3_sram_reader_level_re;
  wire [1:0] builder_soclinux_csr_bankarray_csrbank3_sram_reader_level_r;
  wire builder_soclinux_csr_bankarray_csrbank3_sram_reader_level_we;
  wire [1:0] builder_soclinux_csr_bankarray_csrbank3_sram_reader_level_w;
  wire builder_soclinux_csr_bankarray_csrbank3_sram_reader_slot0_re;
  wire builder_soclinux_csr_bankarray_csrbank3_sram_reader_slot0_r;
  wire builder_soclinux_csr_bankarray_csrbank3_sram_reader_slot0_we;
  wire builder_soclinux_csr_bankarray_csrbank3_sram_reader_slot0_w;
  wire builder_soclinux_csr_bankarray_csrbank3_sram_reader_length1_re;
  wire [2:0] builder_soclinux_csr_bankarray_csrbank3_sram_reader_length1_r;
  wire builder_soclinux_csr_bankarray_csrbank3_sram_reader_length1_we;
  wire [2:0] builder_soclinux_csr_bankarray_csrbank3_sram_reader_length1_w;
  wire builder_soclinux_csr_bankarray_csrbank3_sram_reader_length0_re;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank3_sram_reader_length0_r;
  wire builder_soclinux_csr_bankarray_csrbank3_sram_reader_length0_we;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank3_sram_reader_length0_w;
  wire builder_soclinux_csr_bankarray_csrbank3_sram_reader_ev_status_re;
  wire builder_soclinux_csr_bankarray_csrbank3_sram_reader_ev_status_r;
  wire builder_soclinux_csr_bankarray_csrbank3_sram_reader_ev_status_we;
  wire builder_soclinux_csr_bankarray_csrbank3_sram_reader_ev_status_w;
  wire builder_soclinux_csr_bankarray_csrbank3_sram_reader_ev_pending_re;
  wire builder_soclinux_csr_bankarray_csrbank3_sram_reader_ev_pending_r;
  wire builder_soclinux_csr_bankarray_csrbank3_sram_reader_ev_pending_we;
  wire builder_soclinux_csr_bankarray_csrbank3_sram_reader_ev_pending_w;
  wire builder_soclinux_csr_bankarray_csrbank3_sram_reader_ev_enable0_re;
  wire builder_soclinux_csr_bankarray_csrbank3_sram_reader_ev_enable0_r;
  wire builder_soclinux_csr_bankarray_csrbank3_sram_reader_ev_enable0_we;
  wire builder_soclinux_csr_bankarray_csrbank3_sram_reader_ev_enable0_w;
  wire builder_soclinux_csr_bankarray_csrbank3_preamble_crc_re;
  wire builder_soclinux_csr_bankarray_csrbank3_preamble_crc_r;
  wire builder_soclinux_csr_bankarray_csrbank3_preamble_crc_we;
  wire builder_soclinux_csr_bankarray_csrbank3_preamble_crc_w;
  wire builder_soclinux_csr_bankarray_csrbank3_preamble_errors3_re;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank3_preamble_errors3_r;
  wire builder_soclinux_csr_bankarray_csrbank3_preamble_errors3_we;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank3_preamble_errors3_w;
  wire builder_soclinux_csr_bankarray_csrbank3_preamble_errors2_re;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank3_preamble_errors2_r;
  wire builder_soclinux_csr_bankarray_csrbank3_preamble_errors2_we;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank3_preamble_errors2_w;
  wire builder_soclinux_csr_bankarray_csrbank3_preamble_errors1_re;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank3_preamble_errors1_r;
  wire builder_soclinux_csr_bankarray_csrbank3_preamble_errors1_we;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank3_preamble_errors1_w;
  wire builder_soclinux_csr_bankarray_csrbank3_preamble_errors0_re;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank3_preamble_errors0_r;
  wire builder_soclinux_csr_bankarray_csrbank3_preamble_errors0_we;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank3_preamble_errors0_w;
  wire builder_soclinux_csr_bankarray_csrbank3_crc_errors3_re;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank3_crc_errors3_r;
  wire builder_soclinux_csr_bankarray_csrbank3_crc_errors3_we;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank3_crc_errors3_w;
  wire builder_soclinux_csr_bankarray_csrbank3_crc_errors2_re;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank3_crc_errors2_r;
  wire builder_soclinux_csr_bankarray_csrbank3_crc_errors2_we;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank3_crc_errors2_w;
  wire builder_soclinux_csr_bankarray_csrbank3_crc_errors1_re;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank3_crc_errors1_r;
  wire builder_soclinux_csr_bankarray_csrbank3_crc_errors1_we;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank3_crc_errors1_w;
  wire builder_soclinux_csr_bankarray_csrbank3_crc_errors0_re;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank3_crc_errors0_r;
  wire builder_soclinux_csr_bankarray_csrbank3_crc_errors0_we;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank3_crc_errors0_w;
  wire builder_soclinux_csr_bankarray_csrbank3_sel;
  wire [13:0] builder_soclinux_csr_bankarray_interface4_bank_bus_adr;
  wire builder_soclinux_csr_bankarray_interface4_bank_bus_we;
  wire [7:0] builder_soclinux_csr_bankarray_interface4_bank_bus_dat_w;
  reg [7:0] builder_soclinux_csr_bankarray_interface4_bank_bus_dat_r = 8'd0;
  wire builder_soclinux_csr_bankarray_csrbank4_crg_reset0_re;
  wire builder_soclinux_csr_bankarray_csrbank4_crg_reset0_r;
  wire builder_soclinux_csr_bankarray_csrbank4_crg_reset0_we;
  wire builder_soclinux_csr_bankarray_csrbank4_crg_reset0_w;
  wire builder_soclinux_csr_bankarray_csrbank4_mdio_w0_re;
  wire [2:0] builder_soclinux_csr_bankarray_csrbank4_mdio_w0_r;
  wire builder_soclinux_csr_bankarray_csrbank4_mdio_w0_we;
  wire [2:0] builder_soclinux_csr_bankarray_csrbank4_mdio_w0_w;
  wire builder_soclinux_csr_bankarray_csrbank4_mdio_r_re;
  wire builder_soclinux_csr_bankarray_csrbank4_mdio_r_r;
  wire builder_soclinux_csr_bankarray_csrbank4_mdio_r_we;
  wire builder_soclinux_csr_bankarray_csrbank4_mdio_r_w;
  wire builder_soclinux_csr_bankarray_csrbank4_sel;
  wire [13:0] builder_soclinux_csr_bankarray_sram_bus_adr;
  wire builder_soclinux_csr_bankarray_sram_bus_we;
  wire [7:0] builder_soclinux_csr_bankarray_sram_bus_dat_w;
  reg [7:0] builder_soclinux_csr_bankarray_sram_bus_dat_r = 8'd0;
  wire [5:0] builder_soclinux_csr_bankarray_adr;
  wire [7:0] builder_soclinux_csr_bankarray_dat_r;
  wire builder_soclinux_csr_bankarray_sel;
  reg builder_soclinux_csr_bankarray_sel_r = 1'd0;
  wire [13:0] builder_soclinux_csr_bankarray_interface5_bank_bus_adr;
  wire builder_soclinux_csr_bankarray_interface5_bank_bus_we;
  wire [7:0] builder_soclinux_csr_bankarray_interface5_bank_bus_dat_w;
  reg [7:0] builder_soclinux_csr_bankarray_interface5_bank_bus_dat_r = 8'd0;
  wire builder_soclinux_csr_bankarray_csrbank5_out0_re;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank5_out0_r;
  wire builder_soclinux_csr_bankarray_csrbank5_out0_we;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank5_out0_w;
  wire builder_soclinux_csr_bankarray_csrbank5_sel;
  wire [13:0] builder_soclinux_csr_bankarray_interface6_bank_bus_adr;
  wire builder_soclinux_csr_bankarray_interface6_bank_bus_we;
  wire [7:0] builder_soclinux_csr_bankarray_interface6_bank_bus_dat_w;
  reg [7:0] builder_soclinux_csr_bankarray_interface6_bank_bus_dat_r = 8'd0;
  wire builder_soclinux_csr_bankarray_csrbank6_dfii_control0_re;
  wire [3:0] builder_soclinux_csr_bankarray_csrbank6_dfii_control0_r;
  wire builder_soclinux_csr_bankarray_csrbank6_dfii_control0_we;
  wire [3:0] builder_soclinux_csr_bankarray_csrbank6_dfii_control0_w;
  wire builder_soclinux_csr_bankarray_csrbank6_dfii_pi0_command0_re;
  wire [5:0] builder_soclinux_csr_bankarray_csrbank6_dfii_pi0_command0_r;
  wire builder_soclinux_csr_bankarray_csrbank6_dfii_pi0_command0_we;
  wire [5:0] builder_soclinux_csr_bankarray_csrbank6_dfii_pi0_command0_w;
  wire builder_soclinux_csr_bankarray_csrbank6_dfii_pi0_address1_re;
  wire [6:0] builder_soclinux_csr_bankarray_csrbank6_dfii_pi0_address1_r;
  wire builder_soclinux_csr_bankarray_csrbank6_dfii_pi0_address1_we;
  wire [6:0] builder_soclinux_csr_bankarray_csrbank6_dfii_pi0_address1_w;
  wire builder_soclinux_csr_bankarray_csrbank6_dfii_pi0_address0_re;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank6_dfii_pi0_address0_r;
  wire builder_soclinux_csr_bankarray_csrbank6_dfii_pi0_address0_we;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank6_dfii_pi0_address0_w;
  wire builder_soclinux_csr_bankarray_csrbank6_dfii_pi0_baddress0_re;
  wire [2:0] builder_soclinux_csr_bankarray_csrbank6_dfii_pi0_baddress0_r;
  wire builder_soclinux_csr_bankarray_csrbank6_dfii_pi0_baddress0_we;
  wire [2:0] builder_soclinux_csr_bankarray_csrbank6_dfii_pi0_baddress0_w;
  wire builder_soclinux_csr_bankarray_csrbank6_dfii_pi0_wrdata3_re;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank6_dfii_pi0_wrdata3_r;
  wire builder_soclinux_csr_bankarray_csrbank6_dfii_pi0_wrdata3_we;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank6_dfii_pi0_wrdata3_w;
  wire builder_soclinux_csr_bankarray_csrbank6_dfii_pi0_wrdata2_re;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank6_dfii_pi0_wrdata2_r;
  wire builder_soclinux_csr_bankarray_csrbank6_dfii_pi0_wrdata2_we;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank6_dfii_pi0_wrdata2_w;
  wire builder_soclinux_csr_bankarray_csrbank6_dfii_pi0_wrdata1_re;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank6_dfii_pi0_wrdata1_r;
  wire builder_soclinux_csr_bankarray_csrbank6_dfii_pi0_wrdata1_we;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank6_dfii_pi0_wrdata1_w;
  wire builder_soclinux_csr_bankarray_csrbank6_dfii_pi0_wrdata0_re;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank6_dfii_pi0_wrdata0_r;
  wire builder_soclinux_csr_bankarray_csrbank6_dfii_pi0_wrdata0_we;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank6_dfii_pi0_wrdata0_w;
  wire builder_soclinux_csr_bankarray_csrbank6_dfii_pi0_rddata3_re;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank6_dfii_pi0_rddata3_r;
  wire builder_soclinux_csr_bankarray_csrbank6_dfii_pi0_rddata3_we;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank6_dfii_pi0_rddata3_w;
  wire builder_soclinux_csr_bankarray_csrbank6_dfii_pi0_rddata2_re;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank6_dfii_pi0_rddata2_r;
  wire builder_soclinux_csr_bankarray_csrbank6_dfii_pi0_rddata2_we;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank6_dfii_pi0_rddata2_w;
  wire builder_soclinux_csr_bankarray_csrbank6_dfii_pi0_rddata1_re;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank6_dfii_pi0_rddata1_r;
  wire builder_soclinux_csr_bankarray_csrbank6_dfii_pi0_rddata1_we;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank6_dfii_pi0_rddata1_w;
  wire builder_soclinux_csr_bankarray_csrbank6_dfii_pi0_rddata0_re;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank6_dfii_pi0_rddata0_r;
  wire builder_soclinux_csr_bankarray_csrbank6_dfii_pi0_rddata0_we;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank6_dfii_pi0_rddata0_w;
  wire builder_soclinux_csr_bankarray_csrbank6_dfii_pi1_command0_re;
  wire [5:0] builder_soclinux_csr_bankarray_csrbank6_dfii_pi1_command0_r;
  wire builder_soclinux_csr_bankarray_csrbank6_dfii_pi1_command0_we;
  wire [5:0] builder_soclinux_csr_bankarray_csrbank6_dfii_pi1_command0_w;
  wire builder_soclinux_csr_bankarray_csrbank6_dfii_pi1_address1_re;
  wire [6:0] builder_soclinux_csr_bankarray_csrbank6_dfii_pi1_address1_r;
  wire builder_soclinux_csr_bankarray_csrbank6_dfii_pi1_address1_we;
  wire [6:0] builder_soclinux_csr_bankarray_csrbank6_dfii_pi1_address1_w;
  wire builder_soclinux_csr_bankarray_csrbank6_dfii_pi1_address0_re;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank6_dfii_pi1_address0_r;
  wire builder_soclinux_csr_bankarray_csrbank6_dfii_pi1_address0_we;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank6_dfii_pi1_address0_w;
  wire builder_soclinux_csr_bankarray_csrbank6_dfii_pi1_baddress0_re;
  wire [2:0] builder_soclinux_csr_bankarray_csrbank6_dfii_pi1_baddress0_r;
  wire builder_soclinux_csr_bankarray_csrbank6_dfii_pi1_baddress0_we;
  wire [2:0] builder_soclinux_csr_bankarray_csrbank6_dfii_pi1_baddress0_w;
  wire builder_soclinux_csr_bankarray_csrbank6_dfii_pi1_wrdata3_re;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank6_dfii_pi1_wrdata3_r;
  wire builder_soclinux_csr_bankarray_csrbank6_dfii_pi1_wrdata3_we;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank6_dfii_pi1_wrdata3_w;
  wire builder_soclinux_csr_bankarray_csrbank6_dfii_pi1_wrdata2_re;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank6_dfii_pi1_wrdata2_r;
  wire builder_soclinux_csr_bankarray_csrbank6_dfii_pi1_wrdata2_we;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank6_dfii_pi1_wrdata2_w;
  wire builder_soclinux_csr_bankarray_csrbank6_dfii_pi1_wrdata1_re;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank6_dfii_pi1_wrdata1_r;
  wire builder_soclinux_csr_bankarray_csrbank6_dfii_pi1_wrdata1_we;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank6_dfii_pi1_wrdata1_w;
  wire builder_soclinux_csr_bankarray_csrbank6_dfii_pi1_wrdata0_re;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank6_dfii_pi1_wrdata0_r;
  wire builder_soclinux_csr_bankarray_csrbank6_dfii_pi1_wrdata0_we;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank6_dfii_pi1_wrdata0_w;
  wire builder_soclinux_csr_bankarray_csrbank6_dfii_pi1_rddata3_re;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank6_dfii_pi1_rddata3_r;
  wire builder_soclinux_csr_bankarray_csrbank6_dfii_pi1_rddata3_we;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank6_dfii_pi1_rddata3_w;
  wire builder_soclinux_csr_bankarray_csrbank6_dfii_pi1_rddata2_re;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank6_dfii_pi1_rddata2_r;
  wire builder_soclinux_csr_bankarray_csrbank6_dfii_pi1_rddata2_we;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank6_dfii_pi1_rddata2_w;
  wire builder_soclinux_csr_bankarray_csrbank6_dfii_pi1_rddata1_re;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank6_dfii_pi1_rddata1_r;
  wire builder_soclinux_csr_bankarray_csrbank6_dfii_pi1_rddata1_we;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank6_dfii_pi1_rddata1_w;
  wire builder_soclinux_csr_bankarray_csrbank6_dfii_pi1_rddata0_re;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank6_dfii_pi1_rddata0_r;
  wire builder_soclinux_csr_bankarray_csrbank6_dfii_pi1_rddata0_we;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank6_dfii_pi1_rddata0_w;
  wire builder_soclinux_csr_bankarray_csrbank6_dfii_pi2_command0_re;
  wire [5:0] builder_soclinux_csr_bankarray_csrbank6_dfii_pi2_command0_r;
  wire builder_soclinux_csr_bankarray_csrbank6_dfii_pi2_command0_we;
  wire [5:0] builder_soclinux_csr_bankarray_csrbank6_dfii_pi2_command0_w;
  wire builder_soclinux_csr_bankarray_csrbank6_dfii_pi2_address1_re;
  wire [6:0] builder_soclinux_csr_bankarray_csrbank6_dfii_pi2_address1_r;
  wire builder_soclinux_csr_bankarray_csrbank6_dfii_pi2_address1_we;
  wire [6:0] builder_soclinux_csr_bankarray_csrbank6_dfii_pi2_address1_w;
  wire builder_soclinux_csr_bankarray_csrbank6_dfii_pi2_address0_re;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank6_dfii_pi2_address0_r;
  wire builder_soclinux_csr_bankarray_csrbank6_dfii_pi2_address0_we;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank6_dfii_pi2_address0_w;
  wire builder_soclinux_csr_bankarray_csrbank6_dfii_pi2_baddress0_re;
  wire [2:0] builder_soclinux_csr_bankarray_csrbank6_dfii_pi2_baddress0_r;
  wire builder_soclinux_csr_bankarray_csrbank6_dfii_pi2_baddress0_we;
  wire [2:0] builder_soclinux_csr_bankarray_csrbank6_dfii_pi2_baddress0_w;
  wire builder_soclinux_csr_bankarray_csrbank6_dfii_pi2_wrdata3_re;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank6_dfii_pi2_wrdata3_r;
  wire builder_soclinux_csr_bankarray_csrbank6_dfii_pi2_wrdata3_we;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank6_dfii_pi2_wrdata3_w;
  wire builder_soclinux_csr_bankarray_csrbank6_dfii_pi2_wrdata2_re;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank6_dfii_pi2_wrdata2_r;
  wire builder_soclinux_csr_bankarray_csrbank6_dfii_pi2_wrdata2_we;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank6_dfii_pi2_wrdata2_w;
  wire builder_soclinux_csr_bankarray_csrbank6_dfii_pi2_wrdata1_re;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank6_dfii_pi2_wrdata1_r;
  wire builder_soclinux_csr_bankarray_csrbank6_dfii_pi2_wrdata1_we;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank6_dfii_pi2_wrdata1_w;
  wire builder_soclinux_csr_bankarray_csrbank6_dfii_pi2_wrdata0_re;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank6_dfii_pi2_wrdata0_r;
  wire builder_soclinux_csr_bankarray_csrbank6_dfii_pi2_wrdata0_we;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank6_dfii_pi2_wrdata0_w;
  wire builder_soclinux_csr_bankarray_csrbank6_dfii_pi2_rddata3_re;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank6_dfii_pi2_rddata3_r;
  wire builder_soclinux_csr_bankarray_csrbank6_dfii_pi2_rddata3_we;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank6_dfii_pi2_rddata3_w;
  wire builder_soclinux_csr_bankarray_csrbank6_dfii_pi2_rddata2_re;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank6_dfii_pi2_rddata2_r;
  wire builder_soclinux_csr_bankarray_csrbank6_dfii_pi2_rddata2_we;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank6_dfii_pi2_rddata2_w;
  wire builder_soclinux_csr_bankarray_csrbank6_dfii_pi2_rddata1_re;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank6_dfii_pi2_rddata1_r;
  wire builder_soclinux_csr_bankarray_csrbank6_dfii_pi2_rddata1_we;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank6_dfii_pi2_rddata1_w;
  wire builder_soclinux_csr_bankarray_csrbank6_dfii_pi2_rddata0_re;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank6_dfii_pi2_rddata0_r;
  wire builder_soclinux_csr_bankarray_csrbank6_dfii_pi2_rddata0_we;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank6_dfii_pi2_rddata0_w;
  wire builder_soclinux_csr_bankarray_csrbank6_dfii_pi3_command0_re;
  wire [5:0] builder_soclinux_csr_bankarray_csrbank6_dfii_pi3_command0_r;
  wire builder_soclinux_csr_bankarray_csrbank6_dfii_pi3_command0_we;
  wire [5:0] builder_soclinux_csr_bankarray_csrbank6_dfii_pi3_command0_w;
  wire builder_soclinux_csr_bankarray_csrbank6_dfii_pi3_address1_re;
  wire [6:0] builder_soclinux_csr_bankarray_csrbank6_dfii_pi3_address1_r;
  wire builder_soclinux_csr_bankarray_csrbank6_dfii_pi3_address1_we;
  wire [6:0] builder_soclinux_csr_bankarray_csrbank6_dfii_pi3_address1_w;
  wire builder_soclinux_csr_bankarray_csrbank6_dfii_pi3_address0_re;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank6_dfii_pi3_address0_r;
  wire builder_soclinux_csr_bankarray_csrbank6_dfii_pi3_address0_we;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank6_dfii_pi3_address0_w;
  wire builder_soclinux_csr_bankarray_csrbank6_dfii_pi3_baddress0_re;
  wire [2:0] builder_soclinux_csr_bankarray_csrbank6_dfii_pi3_baddress0_r;
  wire builder_soclinux_csr_bankarray_csrbank6_dfii_pi3_baddress0_we;
  wire [2:0] builder_soclinux_csr_bankarray_csrbank6_dfii_pi3_baddress0_w;
  wire builder_soclinux_csr_bankarray_csrbank6_dfii_pi3_wrdata3_re;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank6_dfii_pi3_wrdata3_r;
  wire builder_soclinux_csr_bankarray_csrbank6_dfii_pi3_wrdata3_we;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank6_dfii_pi3_wrdata3_w;
  wire builder_soclinux_csr_bankarray_csrbank6_dfii_pi3_wrdata2_re;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank6_dfii_pi3_wrdata2_r;
  wire builder_soclinux_csr_bankarray_csrbank6_dfii_pi3_wrdata2_we;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank6_dfii_pi3_wrdata2_w;
  wire builder_soclinux_csr_bankarray_csrbank6_dfii_pi3_wrdata1_re;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank6_dfii_pi3_wrdata1_r;
  wire builder_soclinux_csr_bankarray_csrbank6_dfii_pi3_wrdata1_we;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank6_dfii_pi3_wrdata1_w;
  wire builder_soclinux_csr_bankarray_csrbank6_dfii_pi3_wrdata0_re;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank6_dfii_pi3_wrdata0_r;
  wire builder_soclinux_csr_bankarray_csrbank6_dfii_pi3_wrdata0_we;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank6_dfii_pi3_wrdata0_w;
  wire builder_soclinux_csr_bankarray_csrbank6_dfii_pi3_rddata3_re;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank6_dfii_pi3_rddata3_r;
  wire builder_soclinux_csr_bankarray_csrbank6_dfii_pi3_rddata3_we;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank6_dfii_pi3_rddata3_w;
  wire builder_soclinux_csr_bankarray_csrbank6_dfii_pi3_rddata2_re;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank6_dfii_pi3_rddata2_r;
  wire builder_soclinux_csr_bankarray_csrbank6_dfii_pi3_rddata2_we;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank6_dfii_pi3_rddata2_w;
  wire builder_soclinux_csr_bankarray_csrbank6_dfii_pi3_rddata1_re;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank6_dfii_pi3_rddata1_r;
  wire builder_soclinux_csr_bankarray_csrbank6_dfii_pi3_rddata1_we;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank6_dfii_pi3_rddata1_w;
  wire builder_soclinux_csr_bankarray_csrbank6_dfii_pi3_rddata0_re;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank6_dfii_pi3_rddata0_r;
  wire builder_soclinux_csr_bankarray_csrbank6_dfii_pi3_rddata0_we;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank6_dfii_pi3_rddata0_w;
  wire builder_soclinux_csr_bankarray_csrbank6_sel;
  wire [13:0] builder_soclinux_csr_bankarray_interface7_bank_bus_adr;
  wire builder_soclinux_csr_bankarray_interface7_bank_bus_we;
  wire [7:0] builder_soclinux_csr_bankarray_interface7_bank_bus_dat_w;
  reg [7:0] builder_soclinux_csr_bankarray_interface7_bank_bus_dat_r = 8'd0;
  wire builder_soclinux_csr_bankarray_csrbank7_load3_re;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank7_load3_r;
  wire builder_soclinux_csr_bankarray_csrbank7_load3_we;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank7_load3_w;
  wire builder_soclinux_csr_bankarray_csrbank7_load2_re;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank7_load2_r;
  wire builder_soclinux_csr_bankarray_csrbank7_load2_we;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank7_load2_w;
  wire builder_soclinux_csr_bankarray_csrbank7_load1_re;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank7_load1_r;
  wire builder_soclinux_csr_bankarray_csrbank7_load1_we;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank7_load1_w;
  wire builder_soclinux_csr_bankarray_csrbank7_load0_re;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank7_load0_r;
  wire builder_soclinux_csr_bankarray_csrbank7_load0_we;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank7_load0_w;
  wire builder_soclinux_csr_bankarray_csrbank7_reload3_re;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank7_reload3_r;
  wire builder_soclinux_csr_bankarray_csrbank7_reload3_we;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank7_reload3_w;
  wire builder_soclinux_csr_bankarray_csrbank7_reload2_re;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank7_reload2_r;
  wire builder_soclinux_csr_bankarray_csrbank7_reload2_we;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank7_reload2_w;
  wire builder_soclinux_csr_bankarray_csrbank7_reload1_re;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank7_reload1_r;
  wire builder_soclinux_csr_bankarray_csrbank7_reload1_we;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank7_reload1_w;
  wire builder_soclinux_csr_bankarray_csrbank7_reload0_re;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank7_reload0_r;
  wire builder_soclinux_csr_bankarray_csrbank7_reload0_we;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank7_reload0_w;
  wire builder_soclinux_csr_bankarray_csrbank7_en0_re;
  wire builder_soclinux_csr_bankarray_csrbank7_en0_r;
  wire builder_soclinux_csr_bankarray_csrbank7_en0_we;
  wire builder_soclinux_csr_bankarray_csrbank7_en0_w;
  wire builder_soclinux_csr_bankarray_csrbank7_update_value0_re;
  wire builder_soclinux_csr_bankarray_csrbank7_update_value0_r;
  wire builder_soclinux_csr_bankarray_csrbank7_update_value0_we;
  wire builder_soclinux_csr_bankarray_csrbank7_update_value0_w;
  wire builder_soclinux_csr_bankarray_csrbank7_value3_re;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank7_value3_r;
  wire builder_soclinux_csr_bankarray_csrbank7_value3_we;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank7_value3_w;
  wire builder_soclinux_csr_bankarray_csrbank7_value2_re;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank7_value2_r;
  wire builder_soclinux_csr_bankarray_csrbank7_value2_we;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank7_value2_w;
  wire builder_soclinux_csr_bankarray_csrbank7_value1_re;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank7_value1_r;
  wire builder_soclinux_csr_bankarray_csrbank7_value1_we;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank7_value1_w;
  wire builder_soclinux_csr_bankarray_csrbank7_value0_re;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank7_value0_r;
  wire builder_soclinux_csr_bankarray_csrbank7_value0_we;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank7_value0_w;
  wire builder_soclinux_csr_bankarray_csrbank7_ev_status_re;
  wire builder_soclinux_csr_bankarray_csrbank7_ev_status_r;
  wire builder_soclinux_csr_bankarray_csrbank7_ev_status_we;
  wire builder_soclinux_csr_bankarray_csrbank7_ev_status_w;
  wire builder_soclinux_csr_bankarray_csrbank7_ev_pending_re;
  wire builder_soclinux_csr_bankarray_csrbank7_ev_pending_r;
  wire builder_soclinux_csr_bankarray_csrbank7_ev_pending_we;
  wire builder_soclinux_csr_bankarray_csrbank7_ev_pending_w;
  wire builder_soclinux_csr_bankarray_csrbank7_ev_enable0_re;
  wire builder_soclinux_csr_bankarray_csrbank7_ev_enable0_r;
  wire builder_soclinux_csr_bankarray_csrbank7_ev_enable0_we;
  wire builder_soclinux_csr_bankarray_csrbank7_ev_enable0_w;
  wire builder_soclinux_csr_bankarray_csrbank7_sel;
  wire [13:0] builder_soclinux_csr_bankarray_interface8_bank_bus_adr;
  wire builder_soclinux_csr_bankarray_interface8_bank_bus_we;
  wire [7:0] builder_soclinux_csr_bankarray_interface8_bank_bus_dat_w;
  reg [7:0] builder_soclinux_csr_bankarray_interface8_bank_bus_dat_r = 8'd0;
  wire builder_soclinux_csr_bankarray_csrbank8_txfull_re;
  wire builder_soclinux_csr_bankarray_csrbank8_txfull_r;
  wire builder_soclinux_csr_bankarray_csrbank8_txfull_we;
  wire builder_soclinux_csr_bankarray_csrbank8_txfull_w;
  wire builder_soclinux_csr_bankarray_csrbank8_rxempty_re;
  wire builder_soclinux_csr_bankarray_csrbank8_rxempty_r;
  wire builder_soclinux_csr_bankarray_csrbank8_rxempty_we;
  wire builder_soclinux_csr_bankarray_csrbank8_rxempty_w;
  wire builder_soclinux_csr_bankarray_csrbank8_ev_status_re;
  wire [1:0] builder_soclinux_csr_bankarray_csrbank8_ev_status_r;
  wire builder_soclinux_csr_bankarray_csrbank8_ev_status_we;
  wire [1:0] builder_soclinux_csr_bankarray_csrbank8_ev_status_w;
  wire builder_soclinux_csr_bankarray_csrbank8_ev_pending_re;
  wire [1:0] builder_soclinux_csr_bankarray_csrbank8_ev_pending_r;
  wire builder_soclinux_csr_bankarray_csrbank8_ev_pending_we;
  wire [1:0] builder_soclinux_csr_bankarray_csrbank8_ev_pending_w;
  wire builder_soclinux_csr_bankarray_csrbank8_ev_enable0_re;
  wire [1:0] builder_soclinux_csr_bankarray_csrbank8_ev_enable0_r;
  wire builder_soclinux_csr_bankarray_csrbank8_ev_enable0_we;
  wire [1:0] builder_soclinux_csr_bankarray_csrbank8_ev_enable0_w;
  wire builder_soclinux_csr_bankarray_csrbank8_txempty_re;
  wire builder_soclinux_csr_bankarray_csrbank8_txempty_r;
  wire builder_soclinux_csr_bankarray_csrbank8_txempty_we;
  wire builder_soclinux_csr_bankarray_csrbank8_txempty_w;
  wire builder_soclinux_csr_bankarray_csrbank8_rxfull_re;
  wire builder_soclinux_csr_bankarray_csrbank8_rxfull_r;
  wire builder_soclinux_csr_bankarray_csrbank8_rxfull_we;
  wire builder_soclinux_csr_bankarray_csrbank8_rxfull_w;
  wire builder_soclinux_csr_bankarray_csrbank8_sel;
  wire [13:0] builder_soclinux_csr_bankarray_interface9_bank_bus_adr;
  wire builder_soclinux_csr_bankarray_interface9_bank_bus_we;
  wire [7:0] builder_soclinux_csr_bankarray_interface9_bank_bus_dat_w;
  reg [7:0] builder_soclinux_csr_bankarray_interface9_bank_bus_dat_r = 8'd0;
  wire builder_soclinux_csr_bankarray_csrbank9_tuning_word3_re;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank9_tuning_word3_r;
  wire builder_soclinux_csr_bankarray_csrbank9_tuning_word3_we;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank9_tuning_word3_w;
  wire builder_soclinux_csr_bankarray_csrbank9_tuning_word2_re;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank9_tuning_word2_r;
  wire builder_soclinux_csr_bankarray_csrbank9_tuning_word2_we;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank9_tuning_word2_w;
  wire builder_soclinux_csr_bankarray_csrbank9_tuning_word1_re;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank9_tuning_word1_r;
  wire builder_soclinux_csr_bankarray_csrbank9_tuning_word1_we;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank9_tuning_word1_w;
  wire builder_soclinux_csr_bankarray_csrbank9_tuning_word0_re;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank9_tuning_word0_r;
  wire builder_soclinux_csr_bankarray_csrbank9_tuning_word0_we;
  wire [7:0] builder_soclinux_csr_bankarray_csrbank9_tuning_word0_w;
  wire builder_soclinux_csr_bankarray_csrbank9_sel;
  wire [13:0] builder_soclinux_csr_interconnect_adr;
  wire builder_soclinux_csr_interconnect_we;
  wire [7:0] builder_soclinux_csr_interconnect_dat_w;
  wire [7:0] builder_soclinux_csr_interconnect_dat_r;
  reg [1:0] builder_soclinux_state = 2'd0;
  reg [1:0] builder_soclinux_next_state = 2'd0;
  reg [7:0] builder_soclinux_soclinux_dat_w_soclinux_next_value0 = 8'd0;
  reg builder_soclinux_soclinux_dat_w_soclinux_next_value_ce0 = 1'd0;
  reg [13:0] builder_soclinux_soclinux_adr_soclinux_next_value1 = 14'd0;
  reg builder_soclinux_soclinux_adr_soclinux_next_value_ce1 = 1'd0;
  reg builder_soclinux_soclinux_we_soclinux_next_value2 = 1'd0;
  reg builder_soclinux_soclinux_we_soclinux_next_value_ce2 = 1'd0;
  reg builder_rhs_array_muxed0 = 1'd0;
  reg [14:0] builder_rhs_array_muxed1 = 15'd0;
  reg [2:0] builder_rhs_array_muxed2 = 3'd0;
  reg builder_rhs_array_muxed3 = 1'd0;
  reg builder_rhs_array_muxed4 = 1'd0;
  reg builder_rhs_array_muxed5 = 1'd0;
  reg builder_t_array_muxed0 = 1'd0;
  reg builder_t_array_muxed1 = 1'd0;
  reg builder_t_array_muxed2 = 1'd0;
  reg builder_rhs_array_muxed6 = 1'd0;
  reg [14:0] builder_rhs_array_muxed7 = 15'd0;
  reg [2:0] builder_rhs_array_muxed8 = 3'd0;
  reg builder_rhs_array_muxed9 = 1'd0;
  reg builder_rhs_array_muxed10 = 1'd0;
  reg builder_rhs_array_muxed11 = 1'd0;
  reg builder_t_array_muxed3 = 1'd0;
  reg builder_t_array_muxed4 = 1'd0;
  reg builder_t_array_muxed5 = 1'd0;
  reg [21:0] builder_rhs_array_muxed12 = 22'd0;
  reg builder_rhs_array_muxed13 = 1'd0;
  reg builder_rhs_array_muxed14 = 1'd0;
  reg [21:0] builder_rhs_array_muxed15 = 22'd0;
  reg builder_rhs_array_muxed16 = 1'd0;
  reg builder_rhs_array_muxed17 = 1'd0;
  reg [21:0] builder_rhs_array_muxed18 = 22'd0;
  reg builder_rhs_array_muxed19 = 1'd0;
  reg builder_rhs_array_muxed20 = 1'd0;
  reg [21:0] builder_rhs_array_muxed21 = 22'd0;
  reg builder_rhs_array_muxed22 = 1'd0;
  reg builder_rhs_array_muxed23 = 1'd0;
  reg [21:0] builder_rhs_array_muxed24 = 22'd0;
  reg builder_rhs_array_muxed25 = 1'd0;
  reg builder_rhs_array_muxed26 = 1'd0;
  reg [21:0] builder_rhs_array_muxed27 = 22'd0;
  reg builder_rhs_array_muxed28 = 1'd0;
  reg builder_rhs_array_muxed29 = 1'd0;
  reg [21:0] builder_rhs_array_muxed30 = 22'd0;
  reg builder_rhs_array_muxed31 = 1'd0;
  reg builder_rhs_array_muxed32 = 1'd0;
  reg [21:0] builder_rhs_array_muxed33 = 22'd0;
  reg builder_rhs_array_muxed34 = 1'd0;
  reg builder_rhs_array_muxed35 = 1'd0;
  reg [29:0] builder_rhs_array_muxed36 = 30'd0;
  reg [31:0] builder_rhs_array_muxed37 = 32'd0;
  reg [3:0] builder_rhs_array_muxed38 = 4'd0;
  reg builder_rhs_array_muxed39 = 1'd0;
  reg builder_rhs_array_muxed40 = 1'd0;
  reg builder_rhs_array_muxed41 = 1'd0;
  reg [2:0] builder_rhs_array_muxed42 = 3'd0;
  reg [1:0] builder_rhs_array_muxed43 = 2'd0;
  reg [2:0] builder_array_muxed0 = 3'd0;
  reg [14:0] builder_array_muxed1 = 15'd0;
  reg builder_array_muxed2 = 1'd0;
  reg builder_array_muxed3 = 1'd0;
  reg builder_array_muxed4 = 1'd0;
  reg builder_array_muxed5 = 1'd0;
  reg builder_array_muxed6 = 1'd0;
  reg [2:0] builder_array_muxed7 = 3'd0;
  reg [14:0] builder_array_muxed8 = 15'd0;
  reg builder_array_muxed9 = 1'd0;
  reg builder_array_muxed10 = 1'd0;
  reg builder_array_muxed11 = 1'd0;
  reg builder_array_muxed12 = 1'd0;
  reg builder_array_muxed13 = 1'd0;
  reg [2:0] builder_array_muxed14 = 3'd0;
  reg [14:0] builder_array_muxed15 = 15'd0;
  reg builder_array_muxed16 = 1'd0;
  reg builder_array_muxed17 = 1'd0;
  reg builder_array_muxed18 = 1'd0;
  reg builder_array_muxed19 = 1'd0;
  reg builder_array_muxed20 = 1'd0;
  reg [2:0] builder_array_muxed21 = 3'd0;
  reg [14:0] builder_array_muxed22 = 15'd0;
  reg builder_array_muxed23 = 1'd0;
  reg builder_array_muxed24 = 1'd0;
  reg builder_array_muxed25 = 1'd0;
  reg builder_array_muxed26 = 1'd0;
  reg builder_array_muxed27 = 1'd0;
  (* async_reg = "true", mr_ff = "true", dont_touch = "true" *) reg builder_xilinxmultiregimpl0_regs0 = 1'd0;
  (* async_reg = "true", dont_touch = "true" *) reg builder_xilinxmultiregimpl0_regs1 = 1'd0;
  wire builder_xilinxasyncresetsynchronizerimpl0;
  wire builder_xilinxasyncresetsynchronizerimpl0_rst_meta;
  wire builder_xilinxasyncresetsynchronizerimpl1;
  wire builder_xilinxasyncresetsynchronizerimpl1_rst_meta;
  wire builder_xilinxasyncresetsynchronizerimpl1_expr;
  wire builder_xilinxasyncresetsynchronizerimpl2;
  wire builder_xilinxasyncresetsynchronizerimpl2_rst_meta;
  wire builder_xilinxasyncresetsynchronizerimpl2_expr;
  wire builder_xilinxasyncresetsynchronizerimpl3;
  wire builder_xilinxasyncresetsynchronizerimpl3_rst_meta;
  wire builder_xilinxasyncresetsynchronizerimpl4;
  wire builder_xilinxasyncresetsynchronizerimpl4_rst_meta;
  wire builder_xilinxasyncresetsynchronizerimpl5;
  wire builder_xilinxasyncresetsynchronizerimpl5_rst_meta;
  wire builder_xilinxasyncresetsynchronizerimpl5_expr;
  wire builder_xilinxasyncresetsynchronizerimpl6_rst_meta;
  wire builder_xilinxasyncresetsynchronizerimpl7_rst_meta;
  (* async_reg = "true", mr_ff = "true", dont_touch = "true" *) reg builder_xilinxmultiregimpl1_regs0 = 1'd0;
  (* async_reg = "true", dont_touch = "true" *) reg builder_xilinxmultiregimpl1_regs1 = 1'd0;
  (* async_reg = "true", mr_ff = "true", dont_touch = "true" *) reg builder_xilinxmultiregimpl2_regs0 = 1'd0;
  (* async_reg = "true", dont_touch = "true" *) reg builder_xilinxmultiregimpl2_regs1 = 1'd0;
  (* async_reg = "true", mr_ff = "true", dont_touch = "true" *) reg builder_xilinxmultiregimpl3_regs0 = 1'd0;
  (* async_reg = "true", dont_touch = "true" *) reg builder_xilinxmultiregimpl3_regs1 = 1'd0;
  (* async_reg = "true", mr_ff = "true", dont_touch = "true" *) reg [6:0] builder_xilinxmultiregimpl4_regs0 = 7'd0;
  (* async_reg = "true", dont_touch = "true" *) reg [6:0] builder_xilinxmultiregimpl4_regs1 = 7'd0;
  (* async_reg = "true", mr_ff = "true", dont_touch = "true" *) reg [6:0] builder_xilinxmultiregimpl5_regs0 = 7'd0;
  (* async_reg = "true", dont_touch = "true" *) reg [6:0] builder_xilinxmultiregimpl5_regs1 = 7'd0;
  (* async_reg = "true", mr_ff = "true", dont_touch = "true" *) reg [6:0] builder_xilinxmultiregimpl6_regs0 = 7'd0;
  (* async_reg = "true", dont_touch = "true" *) reg [6:0] builder_xilinxmultiregimpl6_regs1 = 7'd0;
  (* async_reg = "true", mr_ff = "true", dont_touch = "true" *) reg [6:0] builder_xilinxmultiregimpl7_regs0 = 7'd0;
  (* async_reg = "true", dont_touch = "true" *) reg [6:0] builder_xilinxmultiregimpl7_regs1 = 7'd0;

  assign main_soclinux_cpu_reset = main_soclinux_soccontroller_reset;
  assign main_crg_rst = main_soclinux_soccontroller_reset_re;
  assign main_soclinux_soccontroller_bus_error = builder_soclinux_error;
  always @(*) begin
    main_soclinux_cpu_interrupt0 <= 32'd0;
    main_soclinux_cpu_interrupt0[2] <= main_soclinux_ev_irq;
    main_soclinux_cpu_interrupt0[1] <= main_soclinux_timer_irq;
    main_soclinux_cpu_interrupt0[0] <= main_soclinux_uart_irq;
  end
  assign main_soclinux_soccontroller_reset = main_soclinux_soccontroller_reset_re;
  assign main_soclinux_soccontroller_bus_errors_status = main_soclinux_soccontroller_bus_errors;
  assign main_soclinux_cpu_interrupt1 = (main_soclinux_cpu_time >= main_soclinux_cpu_time_cmp);
  assign main_soclinux_soclinux_adr = main_soclinux_soclinux_ram_bus_adr[13:0];
  assign main_soclinux_soclinux_ram_bus_dat_r = main_soclinux_soclinux_dat_r;
  always @(*) begin
    main_soclinux_ram_we <= 4'd0;
    main_soclinux_ram_we[0] <= (((main_soclinux_ram_bus_ram_bus_cyc & main_soclinux_ram_bus_ram_bus_stb) & main_soclinux_ram_bus_ram_bus_we) & main_soclinux_ram_bus_ram_bus_sel[0]);
    main_soclinux_ram_we[1] <= (((main_soclinux_ram_bus_ram_bus_cyc & main_soclinux_ram_bus_ram_bus_stb) & main_soclinux_ram_bus_ram_bus_we) & main_soclinux_ram_bus_ram_bus_sel[1]);
    main_soclinux_ram_we[2] <= (((main_soclinux_ram_bus_ram_bus_cyc & main_soclinux_ram_bus_ram_bus_stb) & main_soclinux_ram_bus_ram_bus_we) & main_soclinux_ram_bus_ram_bus_sel[2]);
    main_soclinux_ram_we[3] <= (((main_soclinux_ram_bus_ram_bus_cyc & main_soclinux_ram_bus_ram_bus_stb) & main_soclinux_ram_bus_ram_bus_we) & main_soclinux_ram_bus_ram_bus_sel[3]);
  end
  assign main_soclinux_ram_adr = main_soclinux_ram_bus_ram_bus_adr[10:0];
  assign main_soclinux_ram_bus_ram_bus_dat_r = main_soclinux_ram_dat_r;
  assign main_soclinux_ram_dat_w = main_soclinux_ram_bus_ram_bus_dat_w;
  assign main_soclinux_uart_uart_sink_valid = main_soclinux_uart_phy_source_valid;
  assign main_soclinux_uart_phy_source_ready = main_soclinux_uart_uart_sink_ready;
  assign main_soclinux_uart_uart_sink_first = main_soclinux_uart_phy_source_first;
  assign main_soclinux_uart_uart_sink_last = main_soclinux_uart_phy_source_last;
  assign main_soclinux_uart_uart_sink_payload_data = main_soclinux_uart_phy_source_payload_data;
  assign main_soclinux_uart_phy_sink_valid = main_soclinux_uart_uart_source_valid;
  assign main_soclinux_uart_uart_source_ready = main_soclinux_uart_phy_sink_ready;
  assign main_soclinux_uart_phy_sink_first = main_soclinux_uart_uart_source_first;
  assign main_soclinux_uart_phy_sink_last = main_soclinux_uart_uart_source_last;
  assign main_soclinux_uart_phy_sink_payload_data = main_soclinux_uart_uart_source_payload_data;
  assign main_soclinux_uart_tx_fifo_sink_valid = main_soclinux_uart_rxtx_re;
  assign main_soclinux_uart_tx_fifo_sink_payload_data = main_soclinux_uart_rxtx_r;
  assign main_soclinux_uart_txfull_status = (~main_soclinux_uart_tx_fifo_sink_ready);
  assign main_soclinux_uart_txempty_status = (~main_soclinux_uart_tx_fifo_source_valid);
  assign main_soclinux_uart_uart_source_valid = main_soclinux_uart_tx_fifo_source_valid;
  assign main_soclinux_uart_tx_fifo_source_ready = main_soclinux_uart_uart_source_ready;
  assign main_soclinux_uart_uart_source_first = main_soclinux_uart_tx_fifo_source_first;
  assign main_soclinux_uart_uart_source_last = main_soclinux_uart_tx_fifo_source_last;
  assign main_soclinux_uart_uart_source_payload_data = main_soclinux_uart_tx_fifo_source_payload_data;
  assign main_soclinux_uart_tx_trigger = (~main_soclinux_uart_tx_fifo_sink_ready);
  assign main_soclinux_uart_rx_fifo_sink_valid = main_soclinux_uart_uart_sink_valid;
  assign main_soclinux_uart_uart_sink_ready = main_soclinux_uart_rx_fifo_sink_ready;
  assign main_soclinux_uart_rx_fifo_sink_first = main_soclinux_uart_uart_sink_first;
  assign main_soclinux_uart_rx_fifo_sink_last = main_soclinux_uart_uart_sink_last;
  assign main_soclinux_uart_rx_fifo_sink_payload_data = main_soclinux_uart_uart_sink_payload_data;
  assign main_soclinux_uart_rxempty_status = (~main_soclinux_uart_rx_fifo_source_valid);
  assign main_soclinux_uart_rxfull_status = (~main_soclinux_uart_rx_fifo_sink_ready);
  assign main_soclinux_uart_rxtx_w = main_soclinux_uart_rx_fifo_source_payload_data;
  assign main_soclinux_uart_rx_fifo_source_ready = (main_soclinux_uart_rx_clear | (1'd0 & main_soclinux_uart_rxtx_we));
  assign main_soclinux_uart_rx_trigger = (~main_soclinux_uart_rx_fifo_source_valid);
  assign main_soclinux_uart_tx0 = main_soclinux_uart_tx_status;
  assign main_soclinux_uart_tx1 = main_soclinux_uart_tx_pending;
  always @(*) begin
    main_soclinux_uart_tx_clear <= 1'd0;
    if ((main_soclinux_uart_pending_re & main_soclinux_uart_pending_r[0])) begin
      main_soclinux_uart_tx_clear <= 1'd1;
    end
  end
  assign main_soclinux_uart_rx0 = main_soclinux_uart_rx_status;
  assign main_soclinux_uart_rx1 = main_soclinux_uart_rx_pending;
  always @(*) begin
    main_soclinux_uart_rx_clear <= 1'd0;
    if ((main_soclinux_uart_pending_re & main_soclinux_uart_pending_r[1])) begin
      main_soclinux_uart_rx_clear <= 1'd1;
    end
  end
  assign main_soclinux_uart_irq = ((main_soclinux_uart_pending_status[0] & main_soclinux_uart_enable_storage[0]) | (main_soclinux_uart_pending_status[1] & main_soclinux_uart_enable_storage[1]));
  assign main_soclinux_uart_tx_status = main_soclinux_uart_tx_trigger;
  assign main_soclinux_uart_rx_status = main_soclinux_uart_rx_trigger;
  assign main_soclinux_uart_tx_fifo_syncfifo_din = {
    main_soclinux_uart_tx_fifo_fifo_in_last,
    main_soclinux_uart_tx_fifo_fifo_in_first,
    main_soclinux_uart_tx_fifo_fifo_in_payload_data
  };
  assign {main_soclinux_uart_tx_fifo_fifo_out_last, main_soclinux_uart_tx_fifo_fifo_out_first, main_soclinux_uart_tx_fifo_fifo_out_payload_data} = main_soclinux_uart_tx_fifo_syncfifo_dout;
  assign main_soclinux_uart_tx_fifo_sink_ready = main_soclinux_uart_tx_fifo_syncfifo_writable;
  assign main_soclinux_uart_tx_fifo_syncfifo_we = main_soclinux_uart_tx_fifo_sink_valid;
  assign main_soclinux_uart_tx_fifo_fifo_in_first = main_soclinux_uart_tx_fifo_sink_first;
  assign main_soclinux_uart_tx_fifo_fifo_in_last = main_soclinux_uart_tx_fifo_sink_last;
  assign main_soclinux_uart_tx_fifo_fifo_in_payload_data = main_soclinux_uart_tx_fifo_sink_payload_data;
  assign main_soclinux_uart_tx_fifo_source_valid = main_soclinux_uart_tx_fifo_readable;
  assign main_soclinux_uart_tx_fifo_source_first = main_soclinux_uart_tx_fifo_fifo_out_first;
  assign main_soclinux_uart_tx_fifo_source_last = main_soclinux_uart_tx_fifo_fifo_out_last;
  assign main_soclinux_uart_tx_fifo_source_payload_data = main_soclinux_uart_tx_fifo_fifo_out_payload_data;
  assign main_soclinux_uart_tx_fifo_re = main_soclinux_uart_tx_fifo_source_ready;
  assign main_soclinux_uart_tx_fifo_syncfifo_re = (main_soclinux_uart_tx_fifo_syncfifo_readable & ((~main_soclinux_uart_tx_fifo_readable) | main_soclinux_uart_tx_fifo_re));
  assign main_soclinux_uart_tx_fifo_level1 = (main_soclinux_uart_tx_fifo_level0 + main_soclinux_uart_tx_fifo_readable);
  always @(*) begin
    main_soclinux_uart_tx_fifo_wrport_adr <= 4'd0;
    if (main_soclinux_uart_tx_fifo_replace) begin
      main_soclinux_uart_tx_fifo_wrport_adr <= (main_soclinux_uart_tx_fifo_produce - 1'd1);
    end else begin
      main_soclinux_uart_tx_fifo_wrport_adr <= main_soclinux_uart_tx_fifo_produce;
    end
  end
  assign main_soclinux_uart_tx_fifo_wrport_dat_w = main_soclinux_uart_tx_fifo_syncfifo_din;
  assign main_soclinux_uart_tx_fifo_wrport_we = (main_soclinux_uart_tx_fifo_syncfifo_we & (main_soclinux_uart_tx_fifo_syncfifo_writable | main_soclinux_uart_tx_fifo_replace));
  assign main_soclinux_uart_tx_fifo_do_read = (main_soclinux_uart_tx_fifo_syncfifo_readable & main_soclinux_uart_tx_fifo_syncfifo_re);
  assign main_soclinux_uart_tx_fifo_rdport_adr = main_soclinux_uart_tx_fifo_consume;
  assign main_soclinux_uart_tx_fifo_syncfifo_dout = main_soclinux_uart_tx_fifo_rdport_dat_r;
  assign main_soclinux_uart_tx_fifo_rdport_re = main_soclinux_uart_tx_fifo_do_read;
  assign main_soclinux_uart_tx_fifo_syncfifo_writable = (main_soclinux_uart_tx_fifo_level0 != 5'd16);
  assign main_soclinux_uart_tx_fifo_syncfifo_readable = (main_soclinux_uart_tx_fifo_level0 != 1'd0);
  assign main_soclinux_uart_rx_fifo_syncfifo_din = {
    main_soclinux_uart_rx_fifo_fifo_in_last,
    main_soclinux_uart_rx_fifo_fifo_in_first,
    main_soclinux_uart_rx_fifo_fifo_in_payload_data
  };
  assign {main_soclinux_uart_rx_fifo_fifo_out_last, main_soclinux_uart_rx_fifo_fifo_out_first, main_soclinux_uart_rx_fifo_fifo_out_payload_data} = main_soclinux_uart_rx_fifo_syncfifo_dout;
  assign main_soclinux_uart_rx_fifo_sink_ready = main_soclinux_uart_rx_fifo_syncfifo_writable;
  assign main_soclinux_uart_rx_fifo_syncfifo_we = main_soclinux_uart_rx_fifo_sink_valid;
  assign main_soclinux_uart_rx_fifo_fifo_in_first = main_soclinux_uart_rx_fifo_sink_first;
  assign main_soclinux_uart_rx_fifo_fifo_in_last = main_soclinux_uart_rx_fifo_sink_last;
  assign main_soclinux_uart_rx_fifo_fifo_in_payload_data = main_soclinux_uart_rx_fifo_sink_payload_data;
  assign main_soclinux_uart_rx_fifo_source_valid = main_soclinux_uart_rx_fifo_readable;
  assign main_soclinux_uart_rx_fifo_source_first = main_soclinux_uart_rx_fifo_fifo_out_first;
  assign main_soclinux_uart_rx_fifo_source_last = main_soclinux_uart_rx_fifo_fifo_out_last;
  assign main_soclinux_uart_rx_fifo_source_payload_data = main_soclinux_uart_rx_fifo_fifo_out_payload_data;
  assign main_soclinux_uart_rx_fifo_re = main_soclinux_uart_rx_fifo_source_ready;
  assign main_soclinux_uart_rx_fifo_syncfifo_re = (main_soclinux_uart_rx_fifo_syncfifo_readable & ((~main_soclinux_uart_rx_fifo_readable) | main_soclinux_uart_rx_fifo_re));
  assign main_soclinux_uart_rx_fifo_level1 = (main_soclinux_uart_rx_fifo_level0 + main_soclinux_uart_rx_fifo_readable);
  always @(*) begin
    main_soclinux_uart_rx_fifo_wrport_adr <= 4'd0;
    if (main_soclinux_uart_rx_fifo_replace) begin
      main_soclinux_uart_rx_fifo_wrport_adr <= (main_soclinux_uart_rx_fifo_produce - 1'd1);
    end else begin
      main_soclinux_uart_rx_fifo_wrport_adr <= main_soclinux_uart_rx_fifo_produce;
    end
  end
  assign main_soclinux_uart_rx_fifo_wrport_dat_w = main_soclinux_uart_rx_fifo_syncfifo_din;
  assign main_soclinux_uart_rx_fifo_wrport_we = (main_soclinux_uart_rx_fifo_syncfifo_we & (main_soclinux_uart_rx_fifo_syncfifo_writable | main_soclinux_uart_rx_fifo_replace));
  assign main_soclinux_uart_rx_fifo_do_read = (main_soclinux_uart_rx_fifo_syncfifo_readable & main_soclinux_uart_rx_fifo_syncfifo_re);
  assign main_soclinux_uart_rx_fifo_rdport_adr = main_soclinux_uart_rx_fifo_consume;
  assign main_soclinux_uart_rx_fifo_syncfifo_dout = main_soclinux_uart_rx_fifo_rdport_dat_r;
  assign main_soclinux_uart_rx_fifo_rdport_re = main_soclinux_uart_rx_fifo_do_read;
  assign main_soclinux_uart_rx_fifo_syncfifo_writable = (main_soclinux_uart_rx_fifo_level0 != 5'd16);
  assign main_soclinux_uart_rx_fifo_syncfifo_readable = (main_soclinux_uart_rx_fifo_level0 != 1'd0);
  assign main_soclinux_timer_zero_trigger = (main_soclinux_timer_value != 1'd0);
  assign main_soclinux_timer_zero0 = main_soclinux_timer_zero_status;
  assign main_soclinux_timer_zero1 = main_soclinux_timer_zero_pending;
  always @(*) begin
    main_soclinux_timer_zero_clear <= 1'd0;
    if ((main_soclinux_timer_pending_re & main_soclinux_timer_pending_r)) begin
      main_soclinux_timer_zero_clear <= 1'd1;
    end
  end
  assign main_soclinux_timer_irq = (main_soclinux_timer_pending_status & main_soclinux_timer_enable_storage);
  assign main_soclinux_timer_zero_status = main_soclinux_timer_zero_trigger;
  assign main_crg_reset = ((~cpu_reset) | main_crg_rst);
  assign main_crg_clkin = clk100;
  assign sys_clk = main_crg_clkout_buf0;
  assign sys4x_clk = main_crg_clkout_buf1;
  assign sys4x_dqs_clk = main_crg_clkout_buf2;
  assign idelay_clk = main_crg_clkout_buf3;
  assign clk100_clk = main_crg_clkout_buf4;
  assign main_a7ddrphy_dqs_oe_delay_tappeddelayline = ((main_a7ddrphy_dqs_preamble | main_a7ddrphy_dqs_oe) | main_a7ddrphy_dqs_postamble);
  assign main_a7ddrphy_dq_oe_delay_tappeddelayline = ((main_a7ddrphy_dqs_preamble | main_a7ddrphy_dq_oe) | main_a7ddrphy_dqs_postamble);
  always @(*) begin
    main_a7ddrphy_dfi_p0_rddata <= 32'd0;
    main_a7ddrphy_dfi_p0_rddata[0] <= main_a7ddrphy_bitslip04[0];
    main_a7ddrphy_dfi_p0_rddata[16] <= main_a7ddrphy_bitslip04[1];
    main_a7ddrphy_dfi_p0_rddata[1] <= main_a7ddrphy_bitslip14[0];
    main_a7ddrphy_dfi_p0_rddata[17] <= main_a7ddrphy_bitslip14[1];
    main_a7ddrphy_dfi_p0_rddata[2] <= main_a7ddrphy_bitslip22[0];
    main_a7ddrphy_dfi_p0_rddata[18] <= main_a7ddrphy_bitslip22[1];
    main_a7ddrphy_dfi_p0_rddata[3] <= main_a7ddrphy_bitslip32[0];
    main_a7ddrphy_dfi_p0_rddata[19] <= main_a7ddrphy_bitslip32[1];
    main_a7ddrphy_dfi_p0_rddata[4] <= main_a7ddrphy_bitslip42[0];
    main_a7ddrphy_dfi_p0_rddata[20] <= main_a7ddrphy_bitslip42[1];
    main_a7ddrphy_dfi_p0_rddata[5] <= main_a7ddrphy_bitslip52[0];
    main_a7ddrphy_dfi_p0_rddata[21] <= main_a7ddrphy_bitslip52[1];
    main_a7ddrphy_dfi_p0_rddata[6] <= main_a7ddrphy_bitslip62[0];
    main_a7ddrphy_dfi_p0_rddata[22] <= main_a7ddrphy_bitslip62[1];
    main_a7ddrphy_dfi_p0_rddata[7] <= main_a7ddrphy_bitslip72[0];
    main_a7ddrphy_dfi_p0_rddata[23] <= main_a7ddrphy_bitslip72[1];
    main_a7ddrphy_dfi_p0_rddata[8] <= main_a7ddrphy_bitslip82[0];
    main_a7ddrphy_dfi_p0_rddata[24] <= main_a7ddrphy_bitslip82[1];
    main_a7ddrphy_dfi_p0_rddata[9] <= main_a7ddrphy_bitslip92[0];
    main_a7ddrphy_dfi_p0_rddata[25] <= main_a7ddrphy_bitslip92[1];
    main_a7ddrphy_dfi_p0_rddata[10] <= main_a7ddrphy_bitslip102[0];
    main_a7ddrphy_dfi_p0_rddata[26] <= main_a7ddrphy_bitslip102[1];
    main_a7ddrphy_dfi_p0_rddata[11] <= main_a7ddrphy_bitslip112[0];
    main_a7ddrphy_dfi_p0_rddata[27] <= main_a7ddrphy_bitslip112[1];
    main_a7ddrphy_dfi_p0_rddata[12] <= main_a7ddrphy_bitslip122[0];
    main_a7ddrphy_dfi_p0_rddata[28] <= main_a7ddrphy_bitslip122[1];
    main_a7ddrphy_dfi_p0_rddata[13] <= main_a7ddrphy_bitslip132[0];
    main_a7ddrphy_dfi_p0_rddata[29] <= main_a7ddrphy_bitslip132[1];
    main_a7ddrphy_dfi_p0_rddata[14] <= main_a7ddrphy_bitslip142[0];
    main_a7ddrphy_dfi_p0_rddata[30] <= main_a7ddrphy_bitslip142[1];
    main_a7ddrphy_dfi_p0_rddata[15] <= main_a7ddrphy_bitslip152[0];
    main_a7ddrphy_dfi_p0_rddata[31] <= main_a7ddrphy_bitslip152[1];
  end
  always @(*) begin
    main_a7ddrphy_dfi_p1_rddata <= 32'd0;
    main_a7ddrphy_dfi_p1_rddata[0] <= main_a7ddrphy_bitslip04[2];
    main_a7ddrphy_dfi_p1_rddata[16] <= main_a7ddrphy_bitslip04[3];
    main_a7ddrphy_dfi_p1_rddata[1] <= main_a7ddrphy_bitslip14[2];
    main_a7ddrphy_dfi_p1_rddata[17] <= main_a7ddrphy_bitslip14[3];
    main_a7ddrphy_dfi_p1_rddata[2] <= main_a7ddrphy_bitslip22[2];
    main_a7ddrphy_dfi_p1_rddata[18] <= main_a7ddrphy_bitslip22[3];
    main_a7ddrphy_dfi_p1_rddata[3] <= main_a7ddrphy_bitslip32[2];
    main_a7ddrphy_dfi_p1_rddata[19] <= main_a7ddrphy_bitslip32[3];
    main_a7ddrphy_dfi_p1_rddata[4] <= main_a7ddrphy_bitslip42[2];
    main_a7ddrphy_dfi_p1_rddata[20] <= main_a7ddrphy_bitslip42[3];
    main_a7ddrphy_dfi_p1_rddata[5] <= main_a7ddrphy_bitslip52[2];
    main_a7ddrphy_dfi_p1_rddata[21] <= main_a7ddrphy_bitslip52[3];
    main_a7ddrphy_dfi_p1_rddata[6] <= main_a7ddrphy_bitslip62[2];
    main_a7ddrphy_dfi_p1_rddata[22] <= main_a7ddrphy_bitslip62[3];
    main_a7ddrphy_dfi_p1_rddata[7] <= main_a7ddrphy_bitslip72[2];
    main_a7ddrphy_dfi_p1_rddata[23] <= main_a7ddrphy_bitslip72[3];
    main_a7ddrphy_dfi_p1_rddata[8] <= main_a7ddrphy_bitslip82[2];
    main_a7ddrphy_dfi_p1_rddata[24] <= main_a7ddrphy_bitslip82[3];
    main_a7ddrphy_dfi_p1_rddata[9] <= main_a7ddrphy_bitslip92[2];
    main_a7ddrphy_dfi_p1_rddata[25] <= main_a7ddrphy_bitslip92[3];
    main_a7ddrphy_dfi_p1_rddata[10] <= main_a7ddrphy_bitslip102[2];
    main_a7ddrphy_dfi_p1_rddata[26] <= main_a7ddrphy_bitslip102[3];
    main_a7ddrphy_dfi_p1_rddata[11] <= main_a7ddrphy_bitslip112[2];
    main_a7ddrphy_dfi_p1_rddata[27] <= main_a7ddrphy_bitslip112[3];
    main_a7ddrphy_dfi_p1_rddata[12] <= main_a7ddrphy_bitslip122[2];
    main_a7ddrphy_dfi_p1_rddata[28] <= main_a7ddrphy_bitslip122[3];
    main_a7ddrphy_dfi_p1_rddata[13] <= main_a7ddrphy_bitslip132[2];
    main_a7ddrphy_dfi_p1_rddata[29] <= main_a7ddrphy_bitslip132[3];
    main_a7ddrphy_dfi_p1_rddata[14] <= main_a7ddrphy_bitslip142[2];
    main_a7ddrphy_dfi_p1_rddata[30] <= main_a7ddrphy_bitslip142[3];
    main_a7ddrphy_dfi_p1_rddata[15] <= main_a7ddrphy_bitslip152[2];
    main_a7ddrphy_dfi_p1_rddata[31] <= main_a7ddrphy_bitslip152[3];
  end
  always @(*) begin
    main_a7ddrphy_dfi_p2_rddata <= 32'd0;
    main_a7ddrphy_dfi_p2_rddata[0] <= main_a7ddrphy_bitslip04[4];
    main_a7ddrphy_dfi_p2_rddata[16] <= main_a7ddrphy_bitslip04[5];
    main_a7ddrphy_dfi_p2_rddata[1] <= main_a7ddrphy_bitslip14[4];
    main_a7ddrphy_dfi_p2_rddata[17] <= main_a7ddrphy_bitslip14[5];
    main_a7ddrphy_dfi_p2_rddata[2] <= main_a7ddrphy_bitslip22[4];
    main_a7ddrphy_dfi_p2_rddata[18] <= main_a7ddrphy_bitslip22[5];
    main_a7ddrphy_dfi_p2_rddata[3] <= main_a7ddrphy_bitslip32[4];
    main_a7ddrphy_dfi_p2_rddata[19] <= main_a7ddrphy_bitslip32[5];
    main_a7ddrphy_dfi_p2_rddata[4] <= main_a7ddrphy_bitslip42[4];
    main_a7ddrphy_dfi_p2_rddata[20] <= main_a7ddrphy_bitslip42[5];
    main_a7ddrphy_dfi_p2_rddata[5] <= main_a7ddrphy_bitslip52[4];
    main_a7ddrphy_dfi_p2_rddata[21] <= main_a7ddrphy_bitslip52[5];
    main_a7ddrphy_dfi_p2_rddata[6] <= main_a7ddrphy_bitslip62[4];
    main_a7ddrphy_dfi_p2_rddata[22] <= main_a7ddrphy_bitslip62[5];
    main_a7ddrphy_dfi_p2_rddata[7] <= main_a7ddrphy_bitslip72[4];
    main_a7ddrphy_dfi_p2_rddata[23] <= main_a7ddrphy_bitslip72[5];
    main_a7ddrphy_dfi_p2_rddata[8] <= main_a7ddrphy_bitslip82[4];
    main_a7ddrphy_dfi_p2_rddata[24] <= main_a7ddrphy_bitslip82[5];
    main_a7ddrphy_dfi_p2_rddata[9] <= main_a7ddrphy_bitslip92[4];
    main_a7ddrphy_dfi_p2_rddata[25] <= main_a7ddrphy_bitslip92[5];
    main_a7ddrphy_dfi_p2_rddata[10] <= main_a7ddrphy_bitslip102[4];
    main_a7ddrphy_dfi_p2_rddata[26] <= main_a7ddrphy_bitslip102[5];
    main_a7ddrphy_dfi_p2_rddata[11] <= main_a7ddrphy_bitslip112[4];
    main_a7ddrphy_dfi_p2_rddata[27] <= main_a7ddrphy_bitslip112[5];
    main_a7ddrphy_dfi_p2_rddata[12] <= main_a7ddrphy_bitslip122[4];
    main_a7ddrphy_dfi_p2_rddata[28] <= main_a7ddrphy_bitslip122[5];
    main_a7ddrphy_dfi_p2_rddata[13] <= main_a7ddrphy_bitslip132[4];
    main_a7ddrphy_dfi_p2_rddata[29] <= main_a7ddrphy_bitslip132[5];
    main_a7ddrphy_dfi_p2_rddata[14] <= main_a7ddrphy_bitslip142[4];
    main_a7ddrphy_dfi_p2_rddata[30] <= main_a7ddrphy_bitslip142[5];
    main_a7ddrphy_dfi_p2_rddata[15] <= main_a7ddrphy_bitslip152[4];
    main_a7ddrphy_dfi_p2_rddata[31] <= main_a7ddrphy_bitslip152[5];
  end
  always @(*) begin
    main_a7ddrphy_dfi_p3_rddata <= 32'd0;
    main_a7ddrphy_dfi_p3_rddata[0] <= main_a7ddrphy_bitslip04[6];
    main_a7ddrphy_dfi_p3_rddata[16] <= main_a7ddrphy_bitslip04[7];
    main_a7ddrphy_dfi_p3_rddata[1] <= main_a7ddrphy_bitslip14[6];
    main_a7ddrphy_dfi_p3_rddata[17] <= main_a7ddrphy_bitslip14[7];
    main_a7ddrphy_dfi_p3_rddata[2] <= main_a7ddrphy_bitslip22[6];
    main_a7ddrphy_dfi_p3_rddata[18] <= main_a7ddrphy_bitslip22[7];
    main_a7ddrphy_dfi_p3_rddata[3] <= main_a7ddrphy_bitslip32[6];
    main_a7ddrphy_dfi_p3_rddata[19] <= main_a7ddrphy_bitslip32[7];
    main_a7ddrphy_dfi_p3_rddata[4] <= main_a7ddrphy_bitslip42[6];
    main_a7ddrphy_dfi_p3_rddata[20] <= main_a7ddrphy_bitslip42[7];
    main_a7ddrphy_dfi_p3_rddata[5] <= main_a7ddrphy_bitslip52[6];
    main_a7ddrphy_dfi_p3_rddata[21] <= main_a7ddrphy_bitslip52[7];
    main_a7ddrphy_dfi_p3_rddata[6] <= main_a7ddrphy_bitslip62[6];
    main_a7ddrphy_dfi_p3_rddata[22] <= main_a7ddrphy_bitslip62[7];
    main_a7ddrphy_dfi_p3_rddata[7] <= main_a7ddrphy_bitslip72[6];
    main_a7ddrphy_dfi_p3_rddata[23] <= main_a7ddrphy_bitslip72[7];
    main_a7ddrphy_dfi_p3_rddata[8] <= main_a7ddrphy_bitslip82[6];
    main_a7ddrphy_dfi_p3_rddata[24] <= main_a7ddrphy_bitslip82[7];
    main_a7ddrphy_dfi_p3_rddata[9] <= main_a7ddrphy_bitslip92[6];
    main_a7ddrphy_dfi_p3_rddata[25] <= main_a7ddrphy_bitslip92[7];
    main_a7ddrphy_dfi_p3_rddata[10] <= main_a7ddrphy_bitslip102[6];
    main_a7ddrphy_dfi_p3_rddata[26] <= main_a7ddrphy_bitslip102[7];
    main_a7ddrphy_dfi_p3_rddata[11] <= main_a7ddrphy_bitslip112[6];
    main_a7ddrphy_dfi_p3_rddata[27] <= main_a7ddrphy_bitslip112[7];
    main_a7ddrphy_dfi_p3_rddata[12] <= main_a7ddrphy_bitslip122[6];
    main_a7ddrphy_dfi_p3_rddata[28] <= main_a7ddrphy_bitslip122[7];
    main_a7ddrphy_dfi_p3_rddata[13] <= main_a7ddrphy_bitslip132[6];
    main_a7ddrphy_dfi_p3_rddata[29] <= main_a7ddrphy_bitslip132[7];
    main_a7ddrphy_dfi_p3_rddata[14] <= main_a7ddrphy_bitslip142[6];
    main_a7ddrphy_dfi_p3_rddata[30] <= main_a7ddrphy_bitslip142[7];
    main_a7ddrphy_dfi_p3_rddata[15] <= main_a7ddrphy_bitslip152[6];
    main_a7ddrphy_dfi_p3_rddata[31] <= main_a7ddrphy_bitslip152[7];
  end
  assign main_a7ddrphy_dfi_p0_rddata_valid = (main_a7ddrphy_rddata_en_tappeddelayline7 | main_a7ddrphy_wlevel_en_storage);
  assign main_a7ddrphy_dfi_p1_rddata_valid = (main_a7ddrphy_rddata_en_tappeddelayline7 | main_a7ddrphy_wlevel_en_storage);
  assign main_a7ddrphy_dfi_p2_rddata_valid = (main_a7ddrphy_rddata_en_tappeddelayline7 | main_a7ddrphy_wlevel_en_storage);
  assign main_a7ddrphy_dfi_p3_rddata_valid = (main_a7ddrphy_rddata_en_tappeddelayline7 | main_a7ddrphy_wlevel_en_storage);
  assign main_a7ddrphy_dq_oe = main_a7ddrphy_wrdata_en_tappeddelayline1;
  always @(*) begin
    main_a7ddrphy_dqs_oe <= 1'd0;
    if (main_a7ddrphy_wlevel_en_storage) begin
      main_a7ddrphy_dqs_oe <= 1'd1;
    end else begin
      main_a7ddrphy_dqs_oe <= main_a7ddrphy_dq_oe;
    end
  end
  assign main_a7ddrphy_dqs_preamble = (main_a7ddrphy_wrdata_en_tappeddelayline0 & (~main_a7ddrphy_wrdata_en_tappeddelayline1));
  assign main_a7ddrphy_dqs_postamble = (main_a7ddrphy_wrdata_en_tappeddelayline2 & (~main_a7ddrphy_wrdata_en_tappeddelayline1));
  always @(*) begin
    main_a7ddrphy_dqspattern_o0 <= 8'd0;
    main_a7ddrphy_dqspattern_o0 <= 7'd85;
    if (main_a7ddrphy_dqspattern0) begin
      main_a7ddrphy_dqspattern_o0 <= 5'd21;
    end
    if (main_a7ddrphy_dqspattern1) begin
      main_a7ddrphy_dqspattern_o0 <= 7'd84;
    end
    if (main_a7ddrphy_wlevel_en_storage) begin
      main_a7ddrphy_dqspattern_o0 <= 1'd0;
      if (main_a7ddrphy_wlevel_strobe_re) begin
        main_a7ddrphy_dqspattern_o0 <= 1'd1;
      end
    end
  end
  always @(*) begin
    main_a7ddrphy_bitslip00 <= 8'd0;
    case (main_a7ddrphy_bitslip0_value0)
      1'd0: begin
        main_a7ddrphy_bitslip00 <= main_a7ddrphy_bitslip0_r0[8:1];
      end
      1'd1: begin
        main_a7ddrphy_bitslip00 <= main_a7ddrphy_bitslip0_r0[9:2];
      end
      2'd2: begin
        main_a7ddrphy_bitslip00 <= main_a7ddrphy_bitslip0_r0[10:3];
      end
      2'd3: begin
        main_a7ddrphy_bitslip00 <= main_a7ddrphy_bitslip0_r0[11:4];
      end
      3'd4: begin
        main_a7ddrphy_bitslip00 <= main_a7ddrphy_bitslip0_r0[12:5];
      end
      3'd5: begin
        main_a7ddrphy_bitslip00 <= main_a7ddrphy_bitslip0_r0[13:6];
      end
      3'd6: begin
        main_a7ddrphy_bitslip00 <= main_a7ddrphy_bitslip0_r0[14:7];
      end
      3'd7: begin
        main_a7ddrphy_bitslip00 <= main_a7ddrphy_bitslip0_r0[15:8];
      end
    endcase
  end
  always @(*) begin
    main_a7ddrphy_bitslip10 <= 8'd0;
    case (main_a7ddrphy_bitslip1_value0)
      1'd0: begin
        main_a7ddrphy_bitslip10 <= main_a7ddrphy_bitslip1_r0[8:1];
      end
      1'd1: begin
        main_a7ddrphy_bitslip10 <= main_a7ddrphy_bitslip1_r0[9:2];
      end
      2'd2: begin
        main_a7ddrphy_bitslip10 <= main_a7ddrphy_bitslip1_r0[10:3];
      end
      2'd3: begin
        main_a7ddrphy_bitslip10 <= main_a7ddrphy_bitslip1_r0[11:4];
      end
      3'd4: begin
        main_a7ddrphy_bitslip10 <= main_a7ddrphy_bitslip1_r0[12:5];
      end
      3'd5: begin
        main_a7ddrphy_bitslip10 <= main_a7ddrphy_bitslip1_r0[13:6];
      end
      3'd6: begin
        main_a7ddrphy_bitslip10 <= main_a7ddrphy_bitslip1_r0[14:7];
      end
      3'd7: begin
        main_a7ddrphy_bitslip10 <= main_a7ddrphy_bitslip1_r0[15:8];
      end
    endcase
  end
  always @(*) begin
    main_a7ddrphy_bitslip01 <= 8'd0;
    case (main_a7ddrphy_bitslip0_value1)
      1'd0: begin
        main_a7ddrphy_bitslip01 <= main_a7ddrphy_bitslip0_r1[8:1];
      end
      1'd1: begin
        main_a7ddrphy_bitslip01 <= main_a7ddrphy_bitslip0_r1[9:2];
      end
      2'd2: begin
        main_a7ddrphy_bitslip01 <= main_a7ddrphy_bitslip0_r1[10:3];
      end
      2'd3: begin
        main_a7ddrphy_bitslip01 <= main_a7ddrphy_bitslip0_r1[11:4];
      end
      3'd4: begin
        main_a7ddrphy_bitslip01 <= main_a7ddrphy_bitslip0_r1[12:5];
      end
      3'd5: begin
        main_a7ddrphy_bitslip01 <= main_a7ddrphy_bitslip0_r1[13:6];
      end
      3'd6: begin
        main_a7ddrphy_bitslip01 <= main_a7ddrphy_bitslip0_r1[14:7];
      end
      3'd7: begin
        main_a7ddrphy_bitslip01 <= main_a7ddrphy_bitslip0_r1[15:8];
      end
    endcase
  end
  always @(*) begin
    main_a7ddrphy_bitslip11 <= 8'd0;
    case (main_a7ddrphy_bitslip1_value1)
      1'd0: begin
        main_a7ddrphy_bitslip11 <= main_a7ddrphy_bitslip1_r1[8:1];
      end
      1'd1: begin
        main_a7ddrphy_bitslip11 <= main_a7ddrphy_bitslip1_r1[9:2];
      end
      2'd2: begin
        main_a7ddrphy_bitslip11 <= main_a7ddrphy_bitslip1_r1[10:3];
      end
      2'd3: begin
        main_a7ddrphy_bitslip11 <= main_a7ddrphy_bitslip1_r1[11:4];
      end
      3'd4: begin
        main_a7ddrphy_bitslip11 <= main_a7ddrphy_bitslip1_r1[12:5];
      end
      3'd5: begin
        main_a7ddrphy_bitslip11 <= main_a7ddrphy_bitslip1_r1[13:6];
      end
      3'd6: begin
        main_a7ddrphy_bitslip11 <= main_a7ddrphy_bitslip1_r1[14:7];
      end
      3'd7: begin
        main_a7ddrphy_bitslip11 <= main_a7ddrphy_bitslip1_r1[15:8];
      end
    endcase
  end
  always @(*) begin
    main_a7ddrphy_bitslip02 <= 8'd0;
    case (main_a7ddrphy_bitslip0_value2)
      1'd0: begin
        main_a7ddrphy_bitslip02 <= main_a7ddrphy_bitslip0_r2[8:1];
      end
      1'd1: begin
        main_a7ddrphy_bitslip02 <= main_a7ddrphy_bitslip0_r2[9:2];
      end
      2'd2: begin
        main_a7ddrphy_bitslip02 <= main_a7ddrphy_bitslip0_r2[10:3];
      end
      2'd3: begin
        main_a7ddrphy_bitslip02 <= main_a7ddrphy_bitslip0_r2[11:4];
      end
      3'd4: begin
        main_a7ddrphy_bitslip02 <= main_a7ddrphy_bitslip0_r2[12:5];
      end
      3'd5: begin
        main_a7ddrphy_bitslip02 <= main_a7ddrphy_bitslip0_r2[13:6];
      end
      3'd6: begin
        main_a7ddrphy_bitslip02 <= main_a7ddrphy_bitslip0_r2[14:7];
      end
      3'd7: begin
        main_a7ddrphy_bitslip02 <= main_a7ddrphy_bitslip0_r2[15:8];
      end
    endcase
  end
  always @(*) begin
    main_a7ddrphy_bitslip04 <= 8'd0;
    case (main_a7ddrphy_bitslip0_value3)
      1'd0: begin
        main_a7ddrphy_bitslip04 <= main_a7ddrphy_bitslip0_r3[8:1];
      end
      1'd1: begin
        main_a7ddrphy_bitslip04 <= main_a7ddrphy_bitslip0_r3[9:2];
      end
      2'd2: begin
        main_a7ddrphy_bitslip04 <= main_a7ddrphy_bitslip0_r3[10:3];
      end
      2'd3: begin
        main_a7ddrphy_bitslip04 <= main_a7ddrphy_bitslip0_r3[11:4];
      end
      3'd4: begin
        main_a7ddrphy_bitslip04 <= main_a7ddrphy_bitslip0_r3[12:5];
      end
      3'd5: begin
        main_a7ddrphy_bitslip04 <= main_a7ddrphy_bitslip0_r3[13:6];
      end
      3'd6: begin
        main_a7ddrphy_bitslip04 <= main_a7ddrphy_bitslip0_r3[14:7];
      end
      3'd7: begin
        main_a7ddrphy_bitslip04 <= main_a7ddrphy_bitslip0_r3[15:8];
      end
    endcase
  end
  always @(*) begin
    main_a7ddrphy_bitslip12 <= 8'd0;
    case (main_a7ddrphy_bitslip1_value2)
      1'd0: begin
        main_a7ddrphy_bitslip12 <= main_a7ddrphy_bitslip1_r2[8:1];
      end
      1'd1: begin
        main_a7ddrphy_bitslip12 <= main_a7ddrphy_bitslip1_r2[9:2];
      end
      2'd2: begin
        main_a7ddrphy_bitslip12 <= main_a7ddrphy_bitslip1_r2[10:3];
      end
      2'd3: begin
        main_a7ddrphy_bitslip12 <= main_a7ddrphy_bitslip1_r2[11:4];
      end
      3'd4: begin
        main_a7ddrphy_bitslip12 <= main_a7ddrphy_bitslip1_r2[12:5];
      end
      3'd5: begin
        main_a7ddrphy_bitslip12 <= main_a7ddrphy_bitslip1_r2[13:6];
      end
      3'd6: begin
        main_a7ddrphy_bitslip12 <= main_a7ddrphy_bitslip1_r2[14:7];
      end
      3'd7: begin
        main_a7ddrphy_bitslip12 <= main_a7ddrphy_bitslip1_r2[15:8];
      end
    endcase
  end
  always @(*) begin
    main_a7ddrphy_bitslip14 <= 8'd0;
    case (main_a7ddrphy_bitslip1_value3)
      1'd0: begin
        main_a7ddrphy_bitslip14 <= main_a7ddrphy_bitslip1_r3[8:1];
      end
      1'd1: begin
        main_a7ddrphy_bitslip14 <= main_a7ddrphy_bitslip1_r3[9:2];
      end
      2'd2: begin
        main_a7ddrphy_bitslip14 <= main_a7ddrphy_bitslip1_r3[10:3];
      end
      2'd3: begin
        main_a7ddrphy_bitslip14 <= main_a7ddrphy_bitslip1_r3[11:4];
      end
      3'd4: begin
        main_a7ddrphy_bitslip14 <= main_a7ddrphy_bitslip1_r3[12:5];
      end
      3'd5: begin
        main_a7ddrphy_bitslip14 <= main_a7ddrphy_bitslip1_r3[13:6];
      end
      3'd6: begin
        main_a7ddrphy_bitslip14 <= main_a7ddrphy_bitslip1_r3[14:7];
      end
      3'd7: begin
        main_a7ddrphy_bitslip14 <= main_a7ddrphy_bitslip1_r3[15:8];
      end
    endcase
  end
  always @(*) begin
    main_a7ddrphy_bitslip20 <= 8'd0;
    case (main_a7ddrphy_bitslip2_value0)
      1'd0: begin
        main_a7ddrphy_bitslip20 <= main_a7ddrphy_bitslip2_r0[8:1];
      end
      1'd1: begin
        main_a7ddrphy_bitslip20 <= main_a7ddrphy_bitslip2_r0[9:2];
      end
      2'd2: begin
        main_a7ddrphy_bitslip20 <= main_a7ddrphy_bitslip2_r0[10:3];
      end
      2'd3: begin
        main_a7ddrphy_bitslip20 <= main_a7ddrphy_bitslip2_r0[11:4];
      end
      3'd4: begin
        main_a7ddrphy_bitslip20 <= main_a7ddrphy_bitslip2_r0[12:5];
      end
      3'd5: begin
        main_a7ddrphy_bitslip20 <= main_a7ddrphy_bitslip2_r0[13:6];
      end
      3'd6: begin
        main_a7ddrphy_bitslip20 <= main_a7ddrphy_bitslip2_r0[14:7];
      end
      3'd7: begin
        main_a7ddrphy_bitslip20 <= main_a7ddrphy_bitslip2_r0[15:8];
      end
    endcase
  end
  always @(*) begin
    main_a7ddrphy_bitslip22 <= 8'd0;
    case (main_a7ddrphy_bitslip2_value1)
      1'd0: begin
        main_a7ddrphy_bitslip22 <= main_a7ddrphy_bitslip2_r1[8:1];
      end
      1'd1: begin
        main_a7ddrphy_bitslip22 <= main_a7ddrphy_bitslip2_r1[9:2];
      end
      2'd2: begin
        main_a7ddrphy_bitslip22 <= main_a7ddrphy_bitslip2_r1[10:3];
      end
      2'd3: begin
        main_a7ddrphy_bitslip22 <= main_a7ddrphy_bitslip2_r1[11:4];
      end
      3'd4: begin
        main_a7ddrphy_bitslip22 <= main_a7ddrphy_bitslip2_r1[12:5];
      end
      3'd5: begin
        main_a7ddrphy_bitslip22 <= main_a7ddrphy_bitslip2_r1[13:6];
      end
      3'd6: begin
        main_a7ddrphy_bitslip22 <= main_a7ddrphy_bitslip2_r1[14:7];
      end
      3'd7: begin
        main_a7ddrphy_bitslip22 <= main_a7ddrphy_bitslip2_r1[15:8];
      end
    endcase
  end
  always @(*) begin
    main_a7ddrphy_bitslip30 <= 8'd0;
    case (main_a7ddrphy_bitslip3_value0)
      1'd0: begin
        main_a7ddrphy_bitslip30 <= main_a7ddrphy_bitslip3_r0[8:1];
      end
      1'd1: begin
        main_a7ddrphy_bitslip30 <= main_a7ddrphy_bitslip3_r0[9:2];
      end
      2'd2: begin
        main_a7ddrphy_bitslip30 <= main_a7ddrphy_bitslip3_r0[10:3];
      end
      2'd3: begin
        main_a7ddrphy_bitslip30 <= main_a7ddrphy_bitslip3_r0[11:4];
      end
      3'd4: begin
        main_a7ddrphy_bitslip30 <= main_a7ddrphy_bitslip3_r0[12:5];
      end
      3'd5: begin
        main_a7ddrphy_bitslip30 <= main_a7ddrphy_bitslip3_r0[13:6];
      end
      3'd6: begin
        main_a7ddrphy_bitslip30 <= main_a7ddrphy_bitslip3_r0[14:7];
      end
      3'd7: begin
        main_a7ddrphy_bitslip30 <= main_a7ddrphy_bitslip3_r0[15:8];
      end
    endcase
  end
  always @(*) begin
    main_a7ddrphy_bitslip32 <= 8'd0;
    case (main_a7ddrphy_bitslip3_value1)
      1'd0: begin
        main_a7ddrphy_bitslip32 <= main_a7ddrphy_bitslip3_r1[8:1];
      end
      1'd1: begin
        main_a7ddrphy_bitslip32 <= main_a7ddrphy_bitslip3_r1[9:2];
      end
      2'd2: begin
        main_a7ddrphy_bitslip32 <= main_a7ddrphy_bitslip3_r1[10:3];
      end
      2'd3: begin
        main_a7ddrphy_bitslip32 <= main_a7ddrphy_bitslip3_r1[11:4];
      end
      3'd4: begin
        main_a7ddrphy_bitslip32 <= main_a7ddrphy_bitslip3_r1[12:5];
      end
      3'd5: begin
        main_a7ddrphy_bitslip32 <= main_a7ddrphy_bitslip3_r1[13:6];
      end
      3'd6: begin
        main_a7ddrphy_bitslip32 <= main_a7ddrphy_bitslip3_r1[14:7];
      end
      3'd7: begin
        main_a7ddrphy_bitslip32 <= main_a7ddrphy_bitslip3_r1[15:8];
      end
    endcase
  end
  always @(*) begin
    main_a7ddrphy_bitslip40 <= 8'd0;
    case (main_a7ddrphy_bitslip4_value0)
      1'd0: begin
        main_a7ddrphy_bitslip40 <= main_a7ddrphy_bitslip4_r0[8:1];
      end
      1'd1: begin
        main_a7ddrphy_bitslip40 <= main_a7ddrphy_bitslip4_r0[9:2];
      end
      2'd2: begin
        main_a7ddrphy_bitslip40 <= main_a7ddrphy_bitslip4_r0[10:3];
      end
      2'd3: begin
        main_a7ddrphy_bitslip40 <= main_a7ddrphy_bitslip4_r0[11:4];
      end
      3'd4: begin
        main_a7ddrphy_bitslip40 <= main_a7ddrphy_bitslip4_r0[12:5];
      end
      3'd5: begin
        main_a7ddrphy_bitslip40 <= main_a7ddrphy_bitslip4_r0[13:6];
      end
      3'd6: begin
        main_a7ddrphy_bitslip40 <= main_a7ddrphy_bitslip4_r0[14:7];
      end
      3'd7: begin
        main_a7ddrphy_bitslip40 <= main_a7ddrphy_bitslip4_r0[15:8];
      end
    endcase
  end
  always @(*) begin
    main_a7ddrphy_bitslip42 <= 8'd0;
    case (main_a7ddrphy_bitslip4_value1)
      1'd0: begin
        main_a7ddrphy_bitslip42 <= main_a7ddrphy_bitslip4_r1[8:1];
      end
      1'd1: begin
        main_a7ddrphy_bitslip42 <= main_a7ddrphy_bitslip4_r1[9:2];
      end
      2'd2: begin
        main_a7ddrphy_bitslip42 <= main_a7ddrphy_bitslip4_r1[10:3];
      end
      2'd3: begin
        main_a7ddrphy_bitslip42 <= main_a7ddrphy_bitslip4_r1[11:4];
      end
      3'd4: begin
        main_a7ddrphy_bitslip42 <= main_a7ddrphy_bitslip4_r1[12:5];
      end
      3'd5: begin
        main_a7ddrphy_bitslip42 <= main_a7ddrphy_bitslip4_r1[13:6];
      end
      3'd6: begin
        main_a7ddrphy_bitslip42 <= main_a7ddrphy_bitslip4_r1[14:7];
      end
      3'd7: begin
        main_a7ddrphy_bitslip42 <= main_a7ddrphy_bitslip4_r1[15:8];
      end
    endcase
  end
  always @(*) begin
    main_a7ddrphy_bitslip50 <= 8'd0;
    case (main_a7ddrphy_bitslip5_value0)
      1'd0: begin
        main_a7ddrphy_bitslip50 <= main_a7ddrphy_bitslip5_r0[8:1];
      end
      1'd1: begin
        main_a7ddrphy_bitslip50 <= main_a7ddrphy_bitslip5_r0[9:2];
      end
      2'd2: begin
        main_a7ddrphy_bitslip50 <= main_a7ddrphy_bitslip5_r0[10:3];
      end
      2'd3: begin
        main_a7ddrphy_bitslip50 <= main_a7ddrphy_bitslip5_r0[11:4];
      end
      3'd4: begin
        main_a7ddrphy_bitslip50 <= main_a7ddrphy_bitslip5_r0[12:5];
      end
      3'd5: begin
        main_a7ddrphy_bitslip50 <= main_a7ddrphy_bitslip5_r0[13:6];
      end
      3'd6: begin
        main_a7ddrphy_bitslip50 <= main_a7ddrphy_bitslip5_r0[14:7];
      end
      3'd7: begin
        main_a7ddrphy_bitslip50 <= main_a7ddrphy_bitslip5_r0[15:8];
      end
    endcase
  end
  always @(*) begin
    main_a7ddrphy_bitslip52 <= 8'd0;
    case (main_a7ddrphy_bitslip5_value1)
      1'd0: begin
        main_a7ddrphy_bitslip52 <= main_a7ddrphy_bitslip5_r1[8:1];
      end
      1'd1: begin
        main_a7ddrphy_bitslip52 <= main_a7ddrphy_bitslip5_r1[9:2];
      end
      2'd2: begin
        main_a7ddrphy_bitslip52 <= main_a7ddrphy_bitslip5_r1[10:3];
      end
      2'd3: begin
        main_a7ddrphy_bitslip52 <= main_a7ddrphy_bitslip5_r1[11:4];
      end
      3'd4: begin
        main_a7ddrphy_bitslip52 <= main_a7ddrphy_bitslip5_r1[12:5];
      end
      3'd5: begin
        main_a7ddrphy_bitslip52 <= main_a7ddrphy_bitslip5_r1[13:6];
      end
      3'd6: begin
        main_a7ddrphy_bitslip52 <= main_a7ddrphy_bitslip5_r1[14:7];
      end
      3'd7: begin
        main_a7ddrphy_bitslip52 <= main_a7ddrphy_bitslip5_r1[15:8];
      end
    endcase
  end
  always @(*) begin
    main_a7ddrphy_bitslip60 <= 8'd0;
    case (main_a7ddrphy_bitslip6_value0)
      1'd0: begin
        main_a7ddrphy_bitslip60 <= main_a7ddrphy_bitslip6_r0[8:1];
      end
      1'd1: begin
        main_a7ddrphy_bitslip60 <= main_a7ddrphy_bitslip6_r0[9:2];
      end
      2'd2: begin
        main_a7ddrphy_bitslip60 <= main_a7ddrphy_bitslip6_r0[10:3];
      end
      2'd3: begin
        main_a7ddrphy_bitslip60 <= main_a7ddrphy_bitslip6_r0[11:4];
      end
      3'd4: begin
        main_a7ddrphy_bitslip60 <= main_a7ddrphy_bitslip6_r0[12:5];
      end
      3'd5: begin
        main_a7ddrphy_bitslip60 <= main_a7ddrphy_bitslip6_r0[13:6];
      end
      3'd6: begin
        main_a7ddrphy_bitslip60 <= main_a7ddrphy_bitslip6_r0[14:7];
      end
      3'd7: begin
        main_a7ddrphy_bitslip60 <= main_a7ddrphy_bitslip6_r0[15:8];
      end
    endcase
  end
  always @(*) begin
    main_a7ddrphy_bitslip62 <= 8'd0;
    case (main_a7ddrphy_bitslip6_value1)
      1'd0: begin
        main_a7ddrphy_bitslip62 <= main_a7ddrphy_bitslip6_r1[8:1];
      end
      1'd1: begin
        main_a7ddrphy_bitslip62 <= main_a7ddrphy_bitslip6_r1[9:2];
      end
      2'd2: begin
        main_a7ddrphy_bitslip62 <= main_a7ddrphy_bitslip6_r1[10:3];
      end
      2'd3: begin
        main_a7ddrphy_bitslip62 <= main_a7ddrphy_bitslip6_r1[11:4];
      end
      3'd4: begin
        main_a7ddrphy_bitslip62 <= main_a7ddrphy_bitslip6_r1[12:5];
      end
      3'd5: begin
        main_a7ddrphy_bitslip62 <= main_a7ddrphy_bitslip6_r1[13:6];
      end
      3'd6: begin
        main_a7ddrphy_bitslip62 <= main_a7ddrphy_bitslip6_r1[14:7];
      end
      3'd7: begin
        main_a7ddrphy_bitslip62 <= main_a7ddrphy_bitslip6_r1[15:8];
      end
    endcase
  end
  always @(*) begin
    main_a7ddrphy_bitslip70 <= 8'd0;
    case (main_a7ddrphy_bitslip7_value0)
      1'd0: begin
        main_a7ddrphy_bitslip70 <= main_a7ddrphy_bitslip7_r0[8:1];
      end
      1'd1: begin
        main_a7ddrphy_bitslip70 <= main_a7ddrphy_bitslip7_r0[9:2];
      end
      2'd2: begin
        main_a7ddrphy_bitslip70 <= main_a7ddrphy_bitslip7_r0[10:3];
      end
      2'd3: begin
        main_a7ddrphy_bitslip70 <= main_a7ddrphy_bitslip7_r0[11:4];
      end
      3'd4: begin
        main_a7ddrphy_bitslip70 <= main_a7ddrphy_bitslip7_r0[12:5];
      end
      3'd5: begin
        main_a7ddrphy_bitslip70 <= main_a7ddrphy_bitslip7_r0[13:6];
      end
      3'd6: begin
        main_a7ddrphy_bitslip70 <= main_a7ddrphy_bitslip7_r0[14:7];
      end
      3'd7: begin
        main_a7ddrphy_bitslip70 <= main_a7ddrphy_bitslip7_r0[15:8];
      end
    endcase
  end
  always @(*) begin
    main_a7ddrphy_bitslip72 <= 8'd0;
    case (main_a7ddrphy_bitslip7_value1)
      1'd0: begin
        main_a7ddrphy_bitslip72 <= main_a7ddrphy_bitslip7_r1[8:1];
      end
      1'd1: begin
        main_a7ddrphy_bitslip72 <= main_a7ddrphy_bitslip7_r1[9:2];
      end
      2'd2: begin
        main_a7ddrphy_bitslip72 <= main_a7ddrphy_bitslip7_r1[10:3];
      end
      2'd3: begin
        main_a7ddrphy_bitslip72 <= main_a7ddrphy_bitslip7_r1[11:4];
      end
      3'd4: begin
        main_a7ddrphy_bitslip72 <= main_a7ddrphy_bitslip7_r1[12:5];
      end
      3'd5: begin
        main_a7ddrphy_bitslip72 <= main_a7ddrphy_bitslip7_r1[13:6];
      end
      3'd6: begin
        main_a7ddrphy_bitslip72 <= main_a7ddrphy_bitslip7_r1[14:7];
      end
      3'd7: begin
        main_a7ddrphy_bitslip72 <= main_a7ddrphy_bitslip7_r1[15:8];
      end
    endcase
  end
  always @(*) begin
    main_a7ddrphy_bitslip80 <= 8'd0;
    case (main_a7ddrphy_bitslip8_value0)
      1'd0: begin
        main_a7ddrphy_bitslip80 <= main_a7ddrphy_bitslip8_r0[8:1];
      end
      1'd1: begin
        main_a7ddrphy_bitslip80 <= main_a7ddrphy_bitslip8_r0[9:2];
      end
      2'd2: begin
        main_a7ddrphy_bitslip80 <= main_a7ddrphy_bitslip8_r0[10:3];
      end
      2'd3: begin
        main_a7ddrphy_bitslip80 <= main_a7ddrphy_bitslip8_r0[11:4];
      end
      3'd4: begin
        main_a7ddrphy_bitslip80 <= main_a7ddrphy_bitslip8_r0[12:5];
      end
      3'd5: begin
        main_a7ddrphy_bitslip80 <= main_a7ddrphy_bitslip8_r0[13:6];
      end
      3'd6: begin
        main_a7ddrphy_bitslip80 <= main_a7ddrphy_bitslip8_r0[14:7];
      end
      3'd7: begin
        main_a7ddrphy_bitslip80 <= main_a7ddrphy_bitslip8_r0[15:8];
      end
    endcase
  end
  always @(*) begin
    main_a7ddrphy_bitslip82 <= 8'd0;
    case (main_a7ddrphy_bitslip8_value1)
      1'd0: begin
        main_a7ddrphy_bitslip82 <= main_a7ddrphy_bitslip8_r1[8:1];
      end
      1'd1: begin
        main_a7ddrphy_bitslip82 <= main_a7ddrphy_bitslip8_r1[9:2];
      end
      2'd2: begin
        main_a7ddrphy_bitslip82 <= main_a7ddrphy_bitslip8_r1[10:3];
      end
      2'd3: begin
        main_a7ddrphy_bitslip82 <= main_a7ddrphy_bitslip8_r1[11:4];
      end
      3'd4: begin
        main_a7ddrphy_bitslip82 <= main_a7ddrphy_bitslip8_r1[12:5];
      end
      3'd5: begin
        main_a7ddrphy_bitslip82 <= main_a7ddrphy_bitslip8_r1[13:6];
      end
      3'd6: begin
        main_a7ddrphy_bitslip82 <= main_a7ddrphy_bitslip8_r1[14:7];
      end
      3'd7: begin
        main_a7ddrphy_bitslip82 <= main_a7ddrphy_bitslip8_r1[15:8];
      end
    endcase
  end
  always @(*) begin
    main_a7ddrphy_bitslip90 <= 8'd0;
    case (main_a7ddrphy_bitslip9_value0)
      1'd0: begin
        main_a7ddrphy_bitslip90 <= main_a7ddrphy_bitslip9_r0[8:1];
      end
      1'd1: begin
        main_a7ddrphy_bitslip90 <= main_a7ddrphy_bitslip9_r0[9:2];
      end
      2'd2: begin
        main_a7ddrphy_bitslip90 <= main_a7ddrphy_bitslip9_r0[10:3];
      end
      2'd3: begin
        main_a7ddrphy_bitslip90 <= main_a7ddrphy_bitslip9_r0[11:4];
      end
      3'd4: begin
        main_a7ddrphy_bitslip90 <= main_a7ddrphy_bitslip9_r0[12:5];
      end
      3'd5: begin
        main_a7ddrphy_bitslip90 <= main_a7ddrphy_bitslip9_r0[13:6];
      end
      3'd6: begin
        main_a7ddrphy_bitslip90 <= main_a7ddrphy_bitslip9_r0[14:7];
      end
      3'd7: begin
        main_a7ddrphy_bitslip90 <= main_a7ddrphy_bitslip9_r0[15:8];
      end
    endcase
  end
  always @(*) begin
    main_a7ddrphy_bitslip92 <= 8'd0;
    case (main_a7ddrphy_bitslip9_value1)
      1'd0: begin
        main_a7ddrphy_bitslip92 <= main_a7ddrphy_bitslip9_r1[8:1];
      end
      1'd1: begin
        main_a7ddrphy_bitslip92 <= main_a7ddrphy_bitslip9_r1[9:2];
      end
      2'd2: begin
        main_a7ddrphy_bitslip92 <= main_a7ddrphy_bitslip9_r1[10:3];
      end
      2'd3: begin
        main_a7ddrphy_bitslip92 <= main_a7ddrphy_bitslip9_r1[11:4];
      end
      3'd4: begin
        main_a7ddrphy_bitslip92 <= main_a7ddrphy_bitslip9_r1[12:5];
      end
      3'd5: begin
        main_a7ddrphy_bitslip92 <= main_a7ddrphy_bitslip9_r1[13:6];
      end
      3'd6: begin
        main_a7ddrphy_bitslip92 <= main_a7ddrphy_bitslip9_r1[14:7];
      end
      3'd7: begin
        main_a7ddrphy_bitslip92 <= main_a7ddrphy_bitslip9_r1[15:8];
      end
    endcase
  end
  always @(*) begin
    main_a7ddrphy_bitslip100 <= 8'd0;
    case (main_a7ddrphy_bitslip10_value0)
      1'd0: begin
        main_a7ddrphy_bitslip100 <= main_a7ddrphy_bitslip10_r0[8:1];
      end
      1'd1: begin
        main_a7ddrphy_bitslip100 <= main_a7ddrphy_bitslip10_r0[9:2];
      end
      2'd2: begin
        main_a7ddrphy_bitslip100 <= main_a7ddrphy_bitslip10_r0[10:3];
      end
      2'd3: begin
        main_a7ddrphy_bitslip100 <= main_a7ddrphy_bitslip10_r0[11:4];
      end
      3'd4: begin
        main_a7ddrphy_bitslip100 <= main_a7ddrphy_bitslip10_r0[12:5];
      end
      3'd5: begin
        main_a7ddrphy_bitslip100 <= main_a7ddrphy_bitslip10_r0[13:6];
      end
      3'd6: begin
        main_a7ddrphy_bitslip100 <= main_a7ddrphy_bitslip10_r0[14:7];
      end
      3'd7: begin
        main_a7ddrphy_bitslip100 <= main_a7ddrphy_bitslip10_r0[15:8];
      end
    endcase
  end
  always @(*) begin
    main_a7ddrphy_bitslip102 <= 8'd0;
    case (main_a7ddrphy_bitslip10_value1)
      1'd0: begin
        main_a7ddrphy_bitslip102 <= main_a7ddrphy_bitslip10_r1[8:1];
      end
      1'd1: begin
        main_a7ddrphy_bitslip102 <= main_a7ddrphy_bitslip10_r1[9:2];
      end
      2'd2: begin
        main_a7ddrphy_bitslip102 <= main_a7ddrphy_bitslip10_r1[10:3];
      end
      2'd3: begin
        main_a7ddrphy_bitslip102 <= main_a7ddrphy_bitslip10_r1[11:4];
      end
      3'd4: begin
        main_a7ddrphy_bitslip102 <= main_a7ddrphy_bitslip10_r1[12:5];
      end
      3'd5: begin
        main_a7ddrphy_bitslip102 <= main_a7ddrphy_bitslip10_r1[13:6];
      end
      3'd6: begin
        main_a7ddrphy_bitslip102 <= main_a7ddrphy_bitslip10_r1[14:7];
      end
      3'd7: begin
        main_a7ddrphy_bitslip102 <= main_a7ddrphy_bitslip10_r1[15:8];
      end
    endcase
  end
  always @(*) begin
    main_a7ddrphy_bitslip110 <= 8'd0;
    case (main_a7ddrphy_bitslip11_value0)
      1'd0: begin
        main_a7ddrphy_bitslip110 <= main_a7ddrphy_bitslip11_r0[8:1];
      end
      1'd1: begin
        main_a7ddrphy_bitslip110 <= main_a7ddrphy_bitslip11_r0[9:2];
      end
      2'd2: begin
        main_a7ddrphy_bitslip110 <= main_a7ddrphy_bitslip11_r0[10:3];
      end
      2'd3: begin
        main_a7ddrphy_bitslip110 <= main_a7ddrphy_bitslip11_r0[11:4];
      end
      3'd4: begin
        main_a7ddrphy_bitslip110 <= main_a7ddrphy_bitslip11_r0[12:5];
      end
      3'd5: begin
        main_a7ddrphy_bitslip110 <= main_a7ddrphy_bitslip11_r0[13:6];
      end
      3'd6: begin
        main_a7ddrphy_bitslip110 <= main_a7ddrphy_bitslip11_r0[14:7];
      end
      3'd7: begin
        main_a7ddrphy_bitslip110 <= main_a7ddrphy_bitslip11_r0[15:8];
      end
    endcase
  end
  always @(*) begin
    main_a7ddrphy_bitslip112 <= 8'd0;
    case (main_a7ddrphy_bitslip11_value1)
      1'd0: begin
        main_a7ddrphy_bitslip112 <= main_a7ddrphy_bitslip11_r1[8:1];
      end
      1'd1: begin
        main_a7ddrphy_bitslip112 <= main_a7ddrphy_bitslip11_r1[9:2];
      end
      2'd2: begin
        main_a7ddrphy_bitslip112 <= main_a7ddrphy_bitslip11_r1[10:3];
      end
      2'd3: begin
        main_a7ddrphy_bitslip112 <= main_a7ddrphy_bitslip11_r1[11:4];
      end
      3'd4: begin
        main_a7ddrphy_bitslip112 <= main_a7ddrphy_bitslip11_r1[12:5];
      end
      3'd5: begin
        main_a7ddrphy_bitslip112 <= main_a7ddrphy_bitslip11_r1[13:6];
      end
      3'd6: begin
        main_a7ddrphy_bitslip112 <= main_a7ddrphy_bitslip11_r1[14:7];
      end
      3'd7: begin
        main_a7ddrphy_bitslip112 <= main_a7ddrphy_bitslip11_r1[15:8];
      end
    endcase
  end
  always @(*) begin
    main_a7ddrphy_bitslip120 <= 8'd0;
    case (main_a7ddrphy_bitslip12_value0)
      1'd0: begin
        main_a7ddrphy_bitslip120 <= main_a7ddrphy_bitslip12_r0[8:1];
      end
      1'd1: begin
        main_a7ddrphy_bitslip120 <= main_a7ddrphy_bitslip12_r0[9:2];
      end
      2'd2: begin
        main_a7ddrphy_bitslip120 <= main_a7ddrphy_bitslip12_r0[10:3];
      end
      2'd3: begin
        main_a7ddrphy_bitslip120 <= main_a7ddrphy_bitslip12_r0[11:4];
      end
      3'd4: begin
        main_a7ddrphy_bitslip120 <= main_a7ddrphy_bitslip12_r0[12:5];
      end
      3'd5: begin
        main_a7ddrphy_bitslip120 <= main_a7ddrphy_bitslip12_r0[13:6];
      end
      3'd6: begin
        main_a7ddrphy_bitslip120 <= main_a7ddrphy_bitslip12_r0[14:7];
      end
      3'd7: begin
        main_a7ddrphy_bitslip120 <= main_a7ddrphy_bitslip12_r0[15:8];
      end
    endcase
  end
  always @(*) begin
    main_a7ddrphy_bitslip122 <= 8'd0;
    case (main_a7ddrphy_bitslip12_value1)
      1'd0: begin
        main_a7ddrphy_bitslip122 <= main_a7ddrphy_bitslip12_r1[8:1];
      end
      1'd1: begin
        main_a7ddrphy_bitslip122 <= main_a7ddrphy_bitslip12_r1[9:2];
      end
      2'd2: begin
        main_a7ddrphy_bitslip122 <= main_a7ddrphy_bitslip12_r1[10:3];
      end
      2'd3: begin
        main_a7ddrphy_bitslip122 <= main_a7ddrphy_bitslip12_r1[11:4];
      end
      3'd4: begin
        main_a7ddrphy_bitslip122 <= main_a7ddrphy_bitslip12_r1[12:5];
      end
      3'd5: begin
        main_a7ddrphy_bitslip122 <= main_a7ddrphy_bitslip12_r1[13:6];
      end
      3'd6: begin
        main_a7ddrphy_bitslip122 <= main_a7ddrphy_bitslip12_r1[14:7];
      end
      3'd7: begin
        main_a7ddrphy_bitslip122 <= main_a7ddrphy_bitslip12_r1[15:8];
      end
    endcase
  end
  always @(*) begin
    main_a7ddrphy_bitslip130 <= 8'd0;
    case (main_a7ddrphy_bitslip13_value0)
      1'd0: begin
        main_a7ddrphy_bitslip130 <= main_a7ddrphy_bitslip13_r0[8:1];
      end
      1'd1: begin
        main_a7ddrphy_bitslip130 <= main_a7ddrphy_bitslip13_r0[9:2];
      end
      2'd2: begin
        main_a7ddrphy_bitslip130 <= main_a7ddrphy_bitslip13_r0[10:3];
      end
      2'd3: begin
        main_a7ddrphy_bitslip130 <= main_a7ddrphy_bitslip13_r0[11:4];
      end
      3'd4: begin
        main_a7ddrphy_bitslip130 <= main_a7ddrphy_bitslip13_r0[12:5];
      end
      3'd5: begin
        main_a7ddrphy_bitslip130 <= main_a7ddrphy_bitslip13_r0[13:6];
      end
      3'd6: begin
        main_a7ddrphy_bitslip130 <= main_a7ddrphy_bitslip13_r0[14:7];
      end
      3'd7: begin
        main_a7ddrphy_bitslip130 <= main_a7ddrphy_bitslip13_r0[15:8];
      end
    endcase
  end
  always @(*) begin
    main_a7ddrphy_bitslip132 <= 8'd0;
    case (main_a7ddrphy_bitslip13_value1)
      1'd0: begin
        main_a7ddrphy_bitslip132 <= main_a7ddrphy_bitslip13_r1[8:1];
      end
      1'd1: begin
        main_a7ddrphy_bitslip132 <= main_a7ddrphy_bitslip13_r1[9:2];
      end
      2'd2: begin
        main_a7ddrphy_bitslip132 <= main_a7ddrphy_bitslip13_r1[10:3];
      end
      2'd3: begin
        main_a7ddrphy_bitslip132 <= main_a7ddrphy_bitslip13_r1[11:4];
      end
      3'd4: begin
        main_a7ddrphy_bitslip132 <= main_a7ddrphy_bitslip13_r1[12:5];
      end
      3'd5: begin
        main_a7ddrphy_bitslip132 <= main_a7ddrphy_bitslip13_r1[13:6];
      end
      3'd6: begin
        main_a7ddrphy_bitslip132 <= main_a7ddrphy_bitslip13_r1[14:7];
      end
      3'd7: begin
        main_a7ddrphy_bitslip132 <= main_a7ddrphy_bitslip13_r1[15:8];
      end
    endcase
  end
  always @(*) begin
    main_a7ddrphy_bitslip140 <= 8'd0;
    case (main_a7ddrphy_bitslip14_value0)
      1'd0: begin
        main_a7ddrphy_bitslip140 <= main_a7ddrphy_bitslip14_r0[8:1];
      end
      1'd1: begin
        main_a7ddrphy_bitslip140 <= main_a7ddrphy_bitslip14_r0[9:2];
      end
      2'd2: begin
        main_a7ddrphy_bitslip140 <= main_a7ddrphy_bitslip14_r0[10:3];
      end
      2'd3: begin
        main_a7ddrphy_bitslip140 <= main_a7ddrphy_bitslip14_r0[11:4];
      end
      3'd4: begin
        main_a7ddrphy_bitslip140 <= main_a7ddrphy_bitslip14_r0[12:5];
      end
      3'd5: begin
        main_a7ddrphy_bitslip140 <= main_a7ddrphy_bitslip14_r0[13:6];
      end
      3'd6: begin
        main_a7ddrphy_bitslip140 <= main_a7ddrphy_bitslip14_r0[14:7];
      end
      3'd7: begin
        main_a7ddrphy_bitslip140 <= main_a7ddrphy_bitslip14_r0[15:8];
      end
    endcase
  end
  always @(*) begin
    main_a7ddrphy_bitslip142 <= 8'd0;
    case (main_a7ddrphy_bitslip14_value1)
      1'd0: begin
        main_a7ddrphy_bitslip142 <= main_a7ddrphy_bitslip14_r1[8:1];
      end
      1'd1: begin
        main_a7ddrphy_bitslip142 <= main_a7ddrphy_bitslip14_r1[9:2];
      end
      2'd2: begin
        main_a7ddrphy_bitslip142 <= main_a7ddrphy_bitslip14_r1[10:3];
      end
      2'd3: begin
        main_a7ddrphy_bitslip142 <= main_a7ddrphy_bitslip14_r1[11:4];
      end
      3'd4: begin
        main_a7ddrphy_bitslip142 <= main_a7ddrphy_bitslip14_r1[12:5];
      end
      3'd5: begin
        main_a7ddrphy_bitslip142 <= main_a7ddrphy_bitslip14_r1[13:6];
      end
      3'd6: begin
        main_a7ddrphy_bitslip142 <= main_a7ddrphy_bitslip14_r1[14:7];
      end
      3'd7: begin
        main_a7ddrphy_bitslip142 <= main_a7ddrphy_bitslip14_r1[15:8];
      end
    endcase
  end
  always @(*) begin
    main_a7ddrphy_bitslip150 <= 8'd0;
    case (main_a7ddrphy_bitslip15_value0)
      1'd0: begin
        main_a7ddrphy_bitslip150 <= main_a7ddrphy_bitslip15_r0[8:1];
      end
      1'd1: begin
        main_a7ddrphy_bitslip150 <= main_a7ddrphy_bitslip15_r0[9:2];
      end
      2'd2: begin
        main_a7ddrphy_bitslip150 <= main_a7ddrphy_bitslip15_r0[10:3];
      end
      2'd3: begin
        main_a7ddrphy_bitslip150 <= main_a7ddrphy_bitslip15_r0[11:4];
      end
      3'd4: begin
        main_a7ddrphy_bitslip150 <= main_a7ddrphy_bitslip15_r0[12:5];
      end
      3'd5: begin
        main_a7ddrphy_bitslip150 <= main_a7ddrphy_bitslip15_r0[13:6];
      end
      3'd6: begin
        main_a7ddrphy_bitslip150 <= main_a7ddrphy_bitslip15_r0[14:7];
      end
      3'd7: begin
        main_a7ddrphy_bitslip150 <= main_a7ddrphy_bitslip15_r0[15:8];
      end
    endcase
  end
  always @(*) begin
    main_a7ddrphy_bitslip152 <= 8'd0;
    case (main_a7ddrphy_bitslip15_value1)
      1'd0: begin
        main_a7ddrphy_bitslip152 <= main_a7ddrphy_bitslip15_r1[8:1];
      end
      1'd1: begin
        main_a7ddrphy_bitslip152 <= main_a7ddrphy_bitslip15_r1[9:2];
      end
      2'd2: begin
        main_a7ddrphy_bitslip152 <= main_a7ddrphy_bitslip15_r1[10:3];
      end
      2'd3: begin
        main_a7ddrphy_bitslip152 <= main_a7ddrphy_bitslip15_r1[11:4];
      end
      3'd4: begin
        main_a7ddrphy_bitslip152 <= main_a7ddrphy_bitslip15_r1[12:5];
      end
      3'd5: begin
        main_a7ddrphy_bitslip152 <= main_a7ddrphy_bitslip15_r1[13:6];
      end
      3'd6: begin
        main_a7ddrphy_bitslip152 <= main_a7ddrphy_bitslip15_r1[14:7];
      end
      3'd7: begin
        main_a7ddrphy_bitslip152 <= main_a7ddrphy_bitslip15_r1[15:8];
      end
    endcase
  end
  assign main_a7ddrphy_dfi_p0_address = main_soclinux_sdram_master_p0_address;
  assign main_a7ddrphy_dfi_p0_bank = main_soclinux_sdram_master_p0_bank;
  assign main_a7ddrphy_dfi_p0_cas_n = main_soclinux_sdram_master_p0_cas_n;
  assign main_a7ddrphy_dfi_p0_cs_n = main_soclinux_sdram_master_p0_cs_n;
  assign main_a7ddrphy_dfi_p0_ras_n = main_soclinux_sdram_master_p0_ras_n;
  assign main_a7ddrphy_dfi_p0_we_n = main_soclinux_sdram_master_p0_we_n;
  assign main_a7ddrphy_dfi_p0_cke = main_soclinux_sdram_master_p0_cke;
  assign main_a7ddrphy_dfi_p0_odt = main_soclinux_sdram_master_p0_odt;
  assign main_a7ddrphy_dfi_p0_reset_n = main_soclinux_sdram_master_p0_reset_n;
  assign main_a7ddrphy_dfi_p0_act_n = main_soclinux_sdram_master_p0_act_n;
  assign main_a7ddrphy_dfi_p0_wrdata = main_soclinux_sdram_master_p0_wrdata;
  assign main_a7ddrphy_dfi_p0_wrdata_en = main_soclinux_sdram_master_p0_wrdata_en;
  assign main_a7ddrphy_dfi_p0_wrdata_mask = main_soclinux_sdram_master_p0_wrdata_mask;
  assign main_a7ddrphy_dfi_p0_rddata_en = main_soclinux_sdram_master_p0_rddata_en;
  assign main_soclinux_sdram_master_p0_rddata = main_a7ddrphy_dfi_p0_rddata;
  assign main_soclinux_sdram_master_p0_rddata_valid = main_a7ddrphy_dfi_p0_rddata_valid;
  assign main_a7ddrphy_dfi_p1_address = main_soclinux_sdram_master_p1_address;
  assign main_a7ddrphy_dfi_p1_bank = main_soclinux_sdram_master_p1_bank;
  assign main_a7ddrphy_dfi_p1_cas_n = main_soclinux_sdram_master_p1_cas_n;
  assign main_a7ddrphy_dfi_p1_cs_n = main_soclinux_sdram_master_p1_cs_n;
  assign main_a7ddrphy_dfi_p1_ras_n = main_soclinux_sdram_master_p1_ras_n;
  assign main_a7ddrphy_dfi_p1_we_n = main_soclinux_sdram_master_p1_we_n;
  assign main_a7ddrphy_dfi_p1_cke = main_soclinux_sdram_master_p1_cke;
  assign main_a7ddrphy_dfi_p1_odt = main_soclinux_sdram_master_p1_odt;
  assign main_a7ddrphy_dfi_p1_reset_n = main_soclinux_sdram_master_p1_reset_n;
  assign main_a7ddrphy_dfi_p1_act_n = main_soclinux_sdram_master_p1_act_n;
  assign main_a7ddrphy_dfi_p1_wrdata = main_soclinux_sdram_master_p1_wrdata;
  assign main_a7ddrphy_dfi_p1_wrdata_en = main_soclinux_sdram_master_p1_wrdata_en;
  assign main_a7ddrphy_dfi_p1_wrdata_mask = main_soclinux_sdram_master_p1_wrdata_mask;
  assign main_a7ddrphy_dfi_p1_rddata_en = main_soclinux_sdram_master_p1_rddata_en;
  assign main_soclinux_sdram_master_p1_rddata = main_a7ddrphy_dfi_p1_rddata;
  assign main_soclinux_sdram_master_p1_rddata_valid = main_a7ddrphy_dfi_p1_rddata_valid;
  assign main_a7ddrphy_dfi_p2_address = main_soclinux_sdram_master_p2_address;
  assign main_a7ddrphy_dfi_p2_bank = main_soclinux_sdram_master_p2_bank;
  assign main_a7ddrphy_dfi_p2_cas_n = main_soclinux_sdram_master_p2_cas_n;
  assign main_a7ddrphy_dfi_p2_cs_n = main_soclinux_sdram_master_p2_cs_n;
  assign main_a7ddrphy_dfi_p2_ras_n = main_soclinux_sdram_master_p2_ras_n;
  assign main_a7ddrphy_dfi_p2_we_n = main_soclinux_sdram_master_p2_we_n;
  assign main_a7ddrphy_dfi_p2_cke = main_soclinux_sdram_master_p2_cke;
  assign main_a7ddrphy_dfi_p2_odt = main_soclinux_sdram_master_p2_odt;
  assign main_a7ddrphy_dfi_p2_reset_n = main_soclinux_sdram_master_p2_reset_n;
  assign main_a7ddrphy_dfi_p2_act_n = main_soclinux_sdram_master_p2_act_n;
  assign main_a7ddrphy_dfi_p2_wrdata = main_soclinux_sdram_master_p2_wrdata;
  assign main_a7ddrphy_dfi_p2_wrdata_en = main_soclinux_sdram_master_p2_wrdata_en;
  assign main_a7ddrphy_dfi_p2_wrdata_mask = main_soclinux_sdram_master_p2_wrdata_mask;
  assign main_a7ddrphy_dfi_p2_rddata_en = main_soclinux_sdram_master_p2_rddata_en;
  assign main_soclinux_sdram_master_p2_rddata = main_a7ddrphy_dfi_p2_rddata;
  assign main_soclinux_sdram_master_p2_rddata_valid = main_a7ddrphy_dfi_p2_rddata_valid;
  assign main_a7ddrphy_dfi_p3_address = main_soclinux_sdram_master_p3_address;
  assign main_a7ddrphy_dfi_p3_bank = main_soclinux_sdram_master_p3_bank;
  assign main_a7ddrphy_dfi_p3_cas_n = main_soclinux_sdram_master_p3_cas_n;
  assign main_a7ddrphy_dfi_p3_cs_n = main_soclinux_sdram_master_p3_cs_n;
  assign main_a7ddrphy_dfi_p3_ras_n = main_soclinux_sdram_master_p3_ras_n;
  assign main_a7ddrphy_dfi_p3_we_n = main_soclinux_sdram_master_p3_we_n;
  assign main_a7ddrphy_dfi_p3_cke = main_soclinux_sdram_master_p3_cke;
  assign main_a7ddrphy_dfi_p3_odt = main_soclinux_sdram_master_p3_odt;
  assign main_a7ddrphy_dfi_p3_reset_n = main_soclinux_sdram_master_p3_reset_n;
  assign main_a7ddrphy_dfi_p3_act_n = main_soclinux_sdram_master_p3_act_n;
  assign main_a7ddrphy_dfi_p3_wrdata = main_soclinux_sdram_master_p3_wrdata;
  assign main_a7ddrphy_dfi_p3_wrdata_en = main_soclinux_sdram_master_p3_wrdata_en;
  assign main_a7ddrphy_dfi_p3_wrdata_mask = main_soclinux_sdram_master_p3_wrdata_mask;
  assign main_a7ddrphy_dfi_p3_rddata_en = main_soclinux_sdram_master_p3_rddata_en;
  assign main_soclinux_sdram_master_p3_rddata = main_a7ddrphy_dfi_p3_rddata;
  assign main_soclinux_sdram_master_p3_rddata_valid = main_a7ddrphy_dfi_p3_rddata_valid;
  assign main_soclinux_sdram_slave_p0_address = main_soclinux_sdram_dfi_p0_address;
  assign main_soclinux_sdram_slave_p0_bank = main_soclinux_sdram_dfi_p0_bank;
  assign main_soclinux_sdram_slave_p0_cas_n = main_soclinux_sdram_dfi_p0_cas_n;
  assign main_soclinux_sdram_slave_p0_cs_n = main_soclinux_sdram_dfi_p0_cs_n;
  assign main_soclinux_sdram_slave_p0_ras_n = main_soclinux_sdram_dfi_p0_ras_n;
  assign main_soclinux_sdram_slave_p0_we_n = main_soclinux_sdram_dfi_p0_we_n;
  assign main_soclinux_sdram_slave_p0_cke = main_soclinux_sdram_dfi_p0_cke;
  assign main_soclinux_sdram_slave_p0_odt = main_soclinux_sdram_dfi_p0_odt;
  assign main_soclinux_sdram_slave_p0_reset_n = main_soclinux_sdram_dfi_p0_reset_n;
  assign main_soclinux_sdram_slave_p0_act_n = main_soclinux_sdram_dfi_p0_act_n;
  assign main_soclinux_sdram_slave_p0_wrdata = main_soclinux_sdram_dfi_p0_wrdata;
  assign main_soclinux_sdram_slave_p0_wrdata_en = main_soclinux_sdram_dfi_p0_wrdata_en;
  assign main_soclinux_sdram_slave_p0_wrdata_mask = main_soclinux_sdram_dfi_p0_wrdata_mask;
  assign main_soclinux_sdram_slave_p0_rddata_en = main_soclinux_sdram_dfi_p0_rddata_en;
  assign main_soclinux_sdram_dfi_p0_rddata = main_soclinux_sdram_slave_p0_rddata;
  assign main_soclinux_sdram_dfi_p0_rddata_valid = main_soclinux_sdram_slave_p0_rddata_valid;
  assign main_soclinux_sdram_slave_p1_address = main_soclinux_sdram_dfi_p1_address;
  assign main_soclinux_sdram_slave_p1_bank = main_soclinux_sdram_dfi_p1_bank;
  assign main_soclinux_sdram_slave_p1_cas_n = main_soclinux_sdram_dfi_p1_cas_n;
  assign main_soclinux_sdram_slave_p1_cs_n = main_soclinux_sdram_dfi_p1_cs_n;
  assign main_soclinux_sdram_slave_p1_ras_n = main_soclinux_sdram_dfi_p1_ras_n;
  assign main_soclinux_sdram_slave_p1_we_n = main_soclinux_sdram_dfi_p1_we_n;
  assign main_soclinux_sdram_slave_p1_cke = main_soclinux_sdram_dfi_p1_cke;
  assign main_soclinux_sdram_slave_p1_odt = main_soclinux_sdram_dfi_p1_odt;
  assign main_soclinux_sdram_slave_p1_reset_n = main_soclinux_sdram_dfi_p1_reset_n;
  assign main_soclinux_sdram_slave_p1_act_n = main_soclinux_sdram_dfi_p1_act_n;
  assign main_soclinux_sdram_slave_p1_wrdata = main_soclinux_sdram_dfi_p1_wrdata;
  assign main_soclinux_sdram_slave_p1_wrdata_en = main_soclinux_sdram_dfi_p1_wrdata_en;
  assign main_soclinux_sdram_slave_p1_wrdata_mask = main_soclinux_sdram_dfi_p1_wrdata_mask;
  assign main_soclinux_sdram_slave_p1_rddata_en = main_soclinux_sdram_dfi_p1_rddata_en;
  assign main_soclinux_sdram_dfi_p1_rddata = main_soclinux_sdram_slave_p1_rddata;
  assign main_soclinux_sdram_dfi_p1_rddata_valid = main_soclinux_sdram_slave_p1_rddata_valid;
  assign main_soclinux_sdram_slave_p2_address = main_soclinux_sdram_dfi_p2_address;
  assign main_soclinux_sdram_slave_p2_bank = main_soclinux_sdram_dfi_p2_bank;
  assign main_soclinux_sdram_slave_p2_cas_n = main_soclinux_sdram_dfi_p2_cas_n;
  assign main_soclinux_sdram_slave_p2_cs_n = main_soclinux_sdram_dfi_p2_cs_n;
  assign main_soclinux_sdram_slave_p2_ras_n = main_soclinux_sdram_dfi_p2_ras_n;
  assign main_soclinux_sdram_slave_p2_we_n = main_soclinux_sdram_dfi_p2_we_n;
  assign main_soclinux_sdram_slave_p2_cke = main_soclinux_sdram_dfi_p2_cke;
  assign main_soclinux_sdram_slave_p2_odt = main_soclinux_sdram_dfi_p2_odt;
  assign main_soclinux_sdram_slave_p2_reset_n = main_soclinux_sdram_dfi_p2_reset_n;
  assign main_soclinux_sdram_slave_p2_act_n = main_soclinux_sdram_dfi_p2_act_n;
  assign main_soclinux_sdram_slave_p2_wrdata = main_soclinux_sdram_dfi_p2_wrdata;
  assign main_soclinux_sdram_slave_p2_wrdata_en = main_soclinux_sdram_dfi_p2_wrdata_en;
  assign main_soclinux_sdram_slave_p2_wrdata_mask = main_soclinux_sdram_dfi_p2_wrdata_mask;
  assign main_soclinux_sdram_slave_p2_rddata_en = main_soclinux_sdram_dfi_p2_rddata_en;
  assign main_soclinux_sdram_dfi_p2_rddata = main_soclinux_sdram_slave_p2_rddata;
  assign main_soclinux_sdram_dfi_p2_rddata_valid = main_soclinux_sdram_slave_p2_rddata_valid;
  assign main_soclinux_sdram_slave_p3_address = main_soclinux_sdram_dfi_p3_address;
  assign main_soclinux_sdram_slave_p3_bank = main_soclinux_sdram_dfi_p3_bank;
  assign main_soclinux_sdram_slave_p3_cas_n = main_soclinux_sdram_dfi_p3_cas_n;
  assign main_soclinux_sdram_slave_p3_cs_n = main_soclinux_sdram_dfi_p3_cs_n;
  assign main_soclinux_sdram_slave_p3_ras_n = main_soclinux_sdram_dfi_p3_ras_n;
  assign main_soclinux_sdram_slave_p3_we_n = main_soclinux_sdram_dfi_p3_we_n;
  assign main_soclinux_sdram_slave_p3_cke = main_soclinux_sdram_dfi_p3_cke;
  assign main_soclinux_sdram_slave_p3_odt = main_soclinux_sdram_dfi_p3_odt;
  assign main_soclinux_sdram_slave_p3_reset_n = main_soclinux_sdram_dfi_p3_reset_n;
  assign main_soclinux_sdram_slave_p3_act_n = main_soclinux_sdram_dfi_p3_act_n;
  assign main_soclinux_sdram_slave_p3_wrdata = main_soclinux_sdram_dfi_p3_wrdata;
  assign main_soclinux_sdram_slave_p3_wrdata_en = main_soclinux_sdram_dfi_p3_wrdata_en;
  assign main_soclinux_sdram_slave_p3_wrdata_mask = main_soclinux_sdram_dfi_p3_wrdata_mask;
  assign main_soclinux_sdram_slave_p3_rddata_en = main_soclinux_sdram_dfi_p3_rddata_en;
  assign main_soclinux_sdram_dfi_p3_rddata = main_soclinux_sdram_slave_p3_rddata;
  assign main_soclinux_sdram_dfi_p3_rddata_valid = main_soclinux_sdram_slave_p3_rddata_valid;
  always @(*) begin
    main_soclinux_sdram_slave_p3_rddata <= 32'd0;
    main_soclinux_sdram_slave_p3_rddata_valid <= 1'd0;
    main_soclinux_sdram_inti_p0_rddata <= 32'd0;
    main_soclinux_sdram_inti_p0_rddata_valid <= 1'd0;
    main_soclinux_sdram_master_p0_address <= 15'd0;
    main_soclinux_sdram_master_p0_bank <= 3'd0;
    main_soclinux_sdram_master_p0_cas_n <= 1'd1;
    main_soclinux_sdram_master_p0_cs_n <= 1'd1;
    main_soclinux_sdram_master_p0_ras_n <= 1'd1;
    main_soclinux_sdram_master_p0_we_n <= 1'd1;
    main_soclinux_sdram_master_p0_cke <= 1'd0;
    main_soclinux_sdram_master_p0_odt <= 1'd0;
    main_soclinux_sdram_master_p0_reset_n <= 1'd0;
    main_soclinux_sdram_master_p0_act_n <= 1'd1;
    main_soclinux_sdram_master_p0_wrdata <= 32'd0;
    main_soclinux_sdram_inti_p1_rddata <= 32'd0;
    main_soclinux_sdram_master_p0_wrdata_en <= 1'd0;
    main_soclinux_sdram_inti_p1_rddata_valid <= 1'd0;
    main_soclinux_sdram_master_p0_wrdata_mask <= 4'd0;
    main_soclinux_sdram_master_p0_rddata_en <= 1'd0;
    main_soclinux_sdram_master_p1_address <= 15'd0;
    main_soclinux_sdram_master_p1_bank <= 3'd0;
    main_soclinux_sdram_master_p1_cas_n <= 1'd1;
    main_soclinux_sdram_master_p1_cs_n <= 1'd1;
    main_soclinux_sdram_master_p1_ras_n <= 1'd1;
    main_soclinux_sdram_master_p1_we_n <= 1'd1;
    main_soclinux_sdram_master_p1_cke <= 1'd0;
    main_soclinux_sdram_master_p1_odt <= 1'd0;
    main_soclinux_sdram_master_p1_reset_n <= 1'd0;
    main_soclinux_sdram_master_p1_act_n <= 1'd1;
    main_soclinux_sdram_master_p1_wrdata <= 32'd0;
    main_soclinux_sdram_inti_p2_rddata <= 32'd0;
    main_soclinux_sdram_master_p1_wrdata_en <= 1'd0;
    main_soclinux_sdram_inti_p2_rddata_valid <= 1'd0;
    main_soclinux_sdram_master_p1_wrdata_mask <= 4'd0;
    main_soclinux_sdram_master_p1_rddata_en <= 1'd0;
    main_soclinux_sdram_master_p2_address <= 15'd0;
    main_soclinux_sdram_master_p2_bank <= 3'd0;
    main_soclinux_sdram_master_p2_cas_n <= 1'd1;
    main_soclinux_sdram_master_p2_cs_n <= 1'd1;
    main_soclinux_sdram_master_p2_ras_n <= 1'd1;
    main_soclinux_sdram_master_p2_we_n <= 1'd1;
    main_soclinux_sdram_master_p2_cke <= 1'd0;
    main_soclinux_sdram_master_p2_odt <= 1'd0;
    main_soclinux_sdram_master_p2_reset_n <= 1'd0;
    main_soclinux_sdram_master_p2_act_n <= 1'd1;
    main_soclinux_sdram_inti_p3_rddata <= 32'd0;
    main_soclinux_sdram_master_p2_wrdata <= 32'd0;
    main_soclinux_sdram_inti_p3_rddata_valid <= 1'd0;
    main_soclinux_sdram_master_p2_wrdata_en <= 1'd0;
    main_soclinux_sdram_master_p2_wrdata_mask <= 4'd0;
    main_soclinux_sdram_master_p2_rddata_en <= 1'd0;
    main_soclinux_sdram_master_p3_address <= 15'd0;
    main_soclinux_sdram_master_p3_bank <= 3'd0;
    main_soclinux_sdram_master_p3_cas_n <= 1'd1;
    main_soclinux_sdram_master_p3_cs_n <= 1'd1;
    main_soclinux_sdram_master_p3_ras_n <= 1'd1;
    main_soclinux_sdram_master_p3_we_n <= 1'd1;
    main_soclinux_sdram_master_p3_cke <= 1'd0;
    main_soclinux_sdram_master_p3_odt <= 1'd0;
    main_soclinux_sdram_master_p3_reset_n <= 1'd0;
    main_soclinux_sdram_master_p3_act_n <= 1'd1;
    main_soclinux_sdram_master_p3_wrdata <= 32'd0;
    main_soclinux_sdram_master_p3_wrdata_en <= 1'd0;
    main_soclinux_sdram_master_p3_wrdata_mask <= 4'd0;
    main_soclinux_sdram_master_p3_rddata_en <= 1'd0;
    main_soclinux_sdram_slave_p0_rddata <= 32'd0;
    main_soclinux_sdram_slave_p0_rddata_valid <= 1'd0;
    main_soclinux_sdram_slave_p1_rddata <= 32'd0;
    main_soclinux_sdram_slave_p1_rddata_valid <= 1'd0;
    main_soclinux_sdram_slave_p2_rddata <= 32'd0;
    main_soclinux_sdram_slave_p2_rddata_valid <= 1'd0;
    if (main_soclinux_sdram_sel) begin
      main_soclinux_sdram_master_p0_address <= main_soclinux_sdram_slave_p0_address;
      main_soclinux_sdram_master_p0_bank <= main_soclinux_sdram_slave_p0_bank;
      main_soclinux_sdram_master_p0_cas_n <= main_soclinux_sdram_slave_p0_cas_n;
      main_soclinux_sdram_master_p0_cs_n <= main_soclinux_sdram_slave_p0_cs_n;
      main_soclinux_sdram_master_p0_ras_n <= main_soclinux_sdram_slave_p0_ras_n;
      main_soclinux_sdram_master_p0_we_n <= main_soclinux_sdram_slave_p0_we_n;
      main_soclinux_sdram_master_p0_cke <= main_soclinux_sdram_slave_p0_cke;
      main_soclinux_sdram_master_p0_odt <= main_soclinux_sdram_slave_p0_odt;
      main_soclinux_sdram_master_p0_reset_n <= main_soclinux_sdram_slave_p0_reset_n;
      main_soclinux_sdram_master_p0_act_n <= main_soclinux_sdram_slave_p0_act_n;
      main_soclinux_sdram_master_p0_wrdata <= main_soclinux_sdram_slave_p0_wrdata;
      main_soclinux_sdram_master_p0_wrdata_en <= main_soclinux_sdram_slave_p0_wrdata_en;
      main_soclinux_sdram_master_p0_wrdata_mask <= main_soclinux_sdram_slave_p0_wrdata_mask;
      main_soclinux_sdram_master_p0_rddata_en <= main_soclinux_sdram_slave_p0_rddata_en;
      main_soclinux_sdram_slave_p0_rddata <= main_soclinux_sdram_master_p0_rddata;
      main_soclinux_sdram_slave_p0_rddata_valid <= main_soclinux_sdram_master_p0_rddata_valid;
      main_soclinux_sdram_master_p1_address <= main_soclinux_sdram_slave_p1_address;
      main_soclinux_sdram_master_p1_bank <= main_soclinux_sdram_slave_p1_bank;
      main_soclinux_sdram_master_p1_cas_n <= main_soclinux_sdram_slave_p1_cas_n;
      main_soclinux_sdram_master_p1_cs_n <= main_soclinux_sdram_slave_p1_cs_n;
      main_soclinux_sdram_master_p1_ras_n <= main_soclinux_sdram_slave_p1_ras_n;
      main_soclinux_sdram_master_p1_we_n <= main_soclinux_sdram_slave_p1_we_n;
      main_soclinux_sdram_master_p1_cke <= main_soclinux_sdram_slave_p1_cke;
      main_soclinux_sdram_master_p1_odt <= main_soclinux_sdram_slave_p1_odt;
      main_soclinux_sdram_master_p1_reset_n <= main_soclinux_sdram_slave_p1_reset_n;
      main_soclinux_sdram_master_p1_act_n <= main_soclinux_sdram_slave_p1_act_n;
      main_soclinux_sdram_master_p1_wrdata <= main_soclinux_sdram_slave_p1_wrdata;
      main_soclinux_sdram_master_p1_wrdata_en <= main_soclinux_sdram_slave_p1_wrdata_en;
      main_soclinux_sdram_master_p1_wrdata_mask <= main_soclinux_sdram_slave_p1_wrdata_mask;
      main_soclinux_sdram_master_p1_rddata_en <= main_soclinux_sdram_slave_p1_rddata_en;
      main_soclinux_sdram_slave_p1_rddata <= main_soclinux_sdram_master_p1_rddata;
      main_soclinux_sdram_slave_p1_rddata_valid <= main_soclinux_sdram_master_p1_rddata_valid;
      main_soclinux_sdram_master_p2_address <= main_soclinux_sdram_slave_p2_address;
      main_soclinux_sdram_master_p2_bank <= main_soclinux_sdram_slave_p2_bank;
      main_soclinux_sdram_master_p2_cas_n <= main_soclinux_sdram_slave_p2_cas_n;
      main_soclinux_sdram_master_p2_cs_n <= main_soclinux_sdram_slave_p2_cs_n;
      main_soclinux_sdram_master_p2_ras_n <= main_soclinux_sdram_slave_p2_ras_n;
      main_soclinux_sdram_master_p2_we_n <= main_soclinux_sdram_slave_p2_we_n;
      main_soclinux_sdram_master_p2_cke <= main_soclinux_sdram_slave_p2_cke;
      main_soclinux_sdram_master_p2_odt <= main_soclinux_sdram_slave_p2_odt;
      main_soclinux_sdram_master_p2_reset_n <= main_soclinux_sdram_slave_p2_reset_n;
      main_soclinux_sdram_master_p2_act_n <= main_soclinux_sdram_slave_p2_act_n;
      main_soclinux_sdram_master_p2_wrdata <= main_soclinux_sdram_slave_p2_wrdata;
      main_soclinux_sdram_master_p2_wrdata_en <= main_soclinux_sdram_slave_p2_wrdata_en;
      main_soclinux_sdram_master_p2_wrdata_mask <= main_soclinux_sdram_slave_p2_wrdata_mask;
      main_soclinux_sdram_master_p2_rddata_en <= main_soclinux_sdram_slave_p2_rddata_en;
      main_soclinux_sdram_slave_p2_rddata <= main_soclinux_sdram_master_p2_rddata;
      main_soclinux_sdram_slave_p2_rddata_valid <= main_soclinux_sdram_master_p2_rddata_valid;
      main_soclinux_sdram_master_p3_address <= main_soclinux_sdram_slave_p3_address;
      main_soclinux_sdram_master_p3_bank <= main_soclinux_sdram_slave_p3_bank;
      main_soclinux_sdram_master_p3_cas_n <= main_soclinux_sdram_slave_p3_cas_n;
      main_soclinux_sdram_master_p3_cs_n <= main_soclinux_sdram_slave_p3_cs_n;
      main_soclinux_sdram_master_p3_ras_n <= main_soclinux_sdram_slave_p3_ras_n;
      main_soclinux_sdram_master_p3_we_n <= main_soclinux_sdram_slave_p3_we_n;
      main_soclinux_sdram_master_p3_cke <= main_soclinux_sdram_slave_p3_cke;
      main_soclinux_sdram_master_p3_odt <= main_soclinux_sdram_slave_p3_odt;
      main_soclinux_sdram_master_p3_reset_n <= main_soclinux_sdram_slave_p3_reset_n;
      main_soclinux_sdram_master_p3_act_n <= main_soclinux_sdram_slave_p3_act_n;
      main_soclinux_sdram_master_p3_wrdata <= main_soclinux_sdram_slave_p3_wrdata;
      main_soclinux_sdram_master_p3_wrdata_en <= main_soclinux_sdram_slave_p3_wrdata_en;
      main_soclinux_sdram_master_p3_wrdata_mask <= main_soclinux_sdram_slave_p3_wrdata_mask;
      main_soclinux_sdram_master_p3_rddata_en <= main_soclinux_sdram_slave_p3_rddata_en;
      main_soclinux_sdram_slave_p3_rddata <= main_soclinux_sdram_master_p3_rddata;
      main_soclinux_sdram_slave_p3_rddata_valid <= main_soclinux_sdram_master_p3_rddata_valid;
    end else begin
      main_soclinux_sdram_master_p0_address <= main_soclinux_sdram_inti_p0_address;
      main_soclinux_sdram_master_p0_bank <= main_soclinux_sdram_inti_p0_bank;
      main_soclinux_sdram_master_p0_cas_n <= main_soclinux_sdram_inti_p0_cas_n;
      main_soclinux_sdram_master_p0_cs_n <= main_soclinux_sdram_inti_p0_cs_n;
      main_soclinux_sdram_master_p0_ras_n <= main_soclinux_sdram_inti_p0_ras_n;
      main_soclinux_sdram_master_p0_we_n <= main_soclinux_sdram_inti_p0_we_n;
      main_soclinux_sdram_master_p0_cke <= main_soclinux_sdram_inti_p0_cke;
      main_soclinux_sdram_master_p0_odt <= main_soclinux_sdram_inti_p0_odt;
      main_soclinux_sdram_master_p0_reset_n <= main_soclinux_sdram_inti_p0_reset_n;
      main_soclinux_sdram_master_p0_act_n <= main_soclinux_sdram_inti_p0_act_n;
      main_soclinux_sdram_master_p0_wrdata <= main_soclinux_sdram_inti_p0_wrdata;
      main_soclinux_sdram_master_p0_wrdata_en <= main_soclinux_sdram_inti_p0_wrdata_en;
      main_soclinux_sdram_master_p0_wrdata_mask <= main_soclinux_sdram_inti_p0_wrdata_mask;
      main_soclinux_sdram_master_p0_rddata_en <= main_soclinux_sdram_inti_p0_rddata_en;
      main_soclinux_sdram_inti_p0_rddata <= main_soclinux_sdram_master_p0_rddata;
      main_soclinux_sdram_inti_p0_rddata_valid <= main_soclinux_sdram_master_p0_rddata_valid;
      main_soclinux_sdram_master_p1_address <= main_soclinux_sdram_inti_p1_address;
      main_soclinux_sdram_master_p1_bank <= main_soclinux_sdram_inti_p1_bank;
      main_soclinux_sdram_master_p1_cas_n <= main_soclinux_sdram_inti_p1_cas_n;
      main_soclinux_sdram_master_p1_cs_n <= main_soclinux_sdram_inti_p1_cs_n;
      main_soclinux_sdram_master_p1_ras_n <= main_soclinux_sdram_inti_p1_ras_n;
      main_soclinux_sdram_master_p1_we_n <= main_soclinux_sdram_inti_p1_we_n;
      main_soclinux_sdram_master_p1_cke <= main_soclinux_sdram_inti_p1_cke;
      main_soclinux_sdram_master_p1_odt <= main_soclinux_sdram_inti_p1_odt;
      main_soclinux_sdram_master_p1_reset_n <= main_soclinux_sdram_inti_p1_reset_n;
      main_soclinux_sdram_master_p1_act_n <= main_soclinux_sdram_inti_p1_act_n;
      main_soclinux_sdram_master_p1_wrdata <= main_soclinux_sdram_inti_p1_wrdata;
      main_soclinux_sdram_master_p1_wrdata_en <= main_soclinux_sdram_inti_p1_wrdata_en;
      main_soclinux_sdram_master_p1_wrdata_mask <= main_soclinux_sdram_inti_p1_wrdata_mask;
      main_soclinux_sdram_master_p1_rddata_en <= main_soclinux_sdram_inti_p1_rddata_en;
      main_soclinux_sdram_inti_p1_rddata <= main_soclinux_sdram_master_p1_rddata;
      main_soclinux_sdram_inti_p1_rddata_valid <= main_soclinux_sdram_master_p1_rddata_valid;
      main_soclinux_sdram_master_p2_address <= main_soclinux_sdram_inti_p2_address;
      main_soclinux_sdram_master_p2_bank <= main_soclinux_sdram_inti_p2_bank;
      main_soclinux_sdram_master_p2_cas_n <= main_soclinux_sdram_inti_p2_cas_n;
      main_soclinux_sdram_master_p2_cs_n <= main_soclinux_sdram_inti_p2_cs_n;
      main_soclinux_sdram_master_p2_ras_n <= main_soclinux_sdram_inti_p2_ras_n;
      main_soclinux_sdram_master_p2_we_n <= main_soclinux_sdram_inti_p2_we_n;
      main_soclinux_sdram_master_p2_cke <= main_soclinux_sdram_inti_p2_cke;
      main_soclinux_sdram_master_p2_odt <= main_soclinux_sdram_inti_p2_odt;
      main_soclinux_sdram_master_p2_reset_n <= main_soclinux_sdram_inti_p2_reset_n;
      main_soclinux_sdram_master_p2_act_n <= main_soclinux_sdram_inti_p2_act_n;
      main_soclinux_sdram_master_p2_wrdata <= main_soclinux_sdram_inti_p2_wrdata;
      main_soclinux_sdram_master_p2_wrdata_en <= main_soclinux_sdram_inti_p2_wrdata_en;
      main_soclinux_sdram_master_p2_wrdata_mask <= main_soclinux_sdram_inti_p2_wrdata_mask;
      main_soclinux_sdram_master_p2_rddata_en <= main_soclinux_sdram_inti_p2_rddata_en;
      main_soclinux_sdram_inti_p2_rddata <= main_soclinux_sdram_master_p2_rddata;
      main_soclinux_sdram_inti_p2_rddata_valid <= main_soclinux_sdram_master_p2_rddata_valid;
      main_soclinux_sdram_master_p3_address <= main_soclinux_sdram_inti_p3_address;
      main_soclinux_sdram_master_p3_bank <= main_soclinux_sdram_inti_p3_bank;
      main_soclinux_sdram_master_p3_cas_n <= main_soclinux_sdram_inti_p3_cas_n;
      main_soclinux_sdram_master_p3_cs_n <= main_soclinux_sdram_inti_p3_cs_n;
      main_soclinux_sdram_master_p3_ras_n <= main_soclinux_sdram_inti_p3_ras_n;
      main_soclinux_sdram_master_p3_we_n <= main_soclinux_sdram_inti_p3_we_n;
      main_soclinux_sdram_master_p3_cke <= main_soclinux_sdram_inti_p3_cke;
      main_soclinux_sdram_master_p3_odt <= main_soclinux_sdram_inti_p3_odt;
      main_soclinux_sdram_master_p3_reset_n <= main_soclinux_sdram_inti_p3_reset_n;
      main_soclinux_sdram_master_p3_act_n <= main_soclinux_sdram_inti_p3_act_n;
      main_soclinux_sdram_master_p3_wrdata <= main_soclinux_sdram_inti_p3_wrdata;
      main_soclinux_sdram_master_p3_wrdata_en <= main_soclinux_sdram_inti_p3_wrdata_en;
      main_soclinux_sdram_master_p3_wrdata_mask <= main_soclinux_sdram_inti_p3_wrdata_mask;
      main_soclinux_sdram_master_p3_rddata_en <= main_soclinux_sdram_inti_p3_rddata_en;
      main_soclinux_sdram_inti_p3_rddata <= main_soclinux_sdram_master_p3_rddata;
      main_soclinux_sdram_inti_p3_rddata_valid <= main_soclinux_sdram_master_p3_rddata_valid;
    end
  end
  assign main_soclinux_sdram_inti_p0_cke = main_soclinux_sdram_cke;
  assign main_soclinux_sdram_inti_p1_cke = main_soclinux_sdram_cke;
  assign main_soclinux_sdram_inti_p2_cke = main_soclinux_sdram_cke;
  assign main_soclinux_sdram_inti_p3_cke = main_soclinux_sdram_cke;
  assign main_soclinux_sdram_inti_p0_odt = main_soclinux_sdram_odt;
  assign main_soclinux_sdram_inti_p1_odt = main_soclinux_sdram_odt;
  assign main_soclinux_sdram_inti_p2_odt = main_soclinux_sdram_odt;
  assign main_soclinux_sdram_inti_p3_odt = main_soclinux_sdram_odt;
  assign main_soclinux_sdram_inti_p0_reset_n = main_soclinux_sdram_reset_n;
  assign main_soclinux_sdram_inti_p1_reset_n = main_soclinux_sdram_reset_n;
  assign main_soclinux_sdram_inti_p2_reset_n = main_soclinux_sdram_reset_n;
  assign main_soclinux_sdram_inti_p3_reset_n = main_soclinux_sdram_reset_n;
  always @(*) begin
    main_soclinux_sdram_inti_p0_we_n  <= 1'd1;
    main_soclinux_sdram_inti_p0_cas_n <= 1'd1;
    main_soclinux_sdram_inti_p0_cs_n  <= 1'd1;
    main_soclinux_sdram_inti_p0_ras_n <= 1'd1;
    if (main_soclinux_sdram_phaseinjector0_command_issue_re) begin
      main_soclinux_sdram_inti_p0_cs_n <= {1{(~main_soclinux_sdram_phaseinjector0_command_storage[0])}};
      main_soclinux_sdram_inti_p0_we_n <= (~main_soclinux_sdram_phaseinjector0_command_storage[1]);
      main_soclinux_sdram_inti_p0_cas_n <= (~main_soclinux_sdram_phaseinjector0_command_storage[2]);
      main_soclinux_sdram_inti_p0_ras_n <= (~main_soclinux_sdram_phaseinjector0_command_storage[3]);
    end else begin
      main_soclinux_sdram_inti_p0_cs_n  <= {1{1'd1}};
      main_soclinux_sdram_inti_p0_we_n  <= 1'd1;
      main_soclinux_sdram_inti_p0_cas_n <= 1'd1;
      main_soclinux_sdram_inti_p0_ras_n <= 1'd1;
    end
  end
  assign main_soclinux_sdram_inti_p0_address = main_soclinux_sdram_phaseinjector0_address_storage;
  assign main_soclinux_sdram_inti_p0_bank = main_soclinux_sdram_phaseinjector0_baddress_storage;
  assign main_soclinux_sdram_inti_p0_wrdata_en = (main_soclinux_sdram_phaseinjector0_command_issue_re & main_soclinux_sdram_phaseinjector0_command_storage[4]);
  assign main_soclinux_sdram_inti_p0_rddata_en = (main_soclinux_sdram_phaseinjector0_command_issue_re & main_soclinux_sdram_phaseinjector0_command_storage[5]);
  assign main_soclinux_sdram_inti_p0_wrdata = main_soclinux_sdram_phaseinjector0_wrdata_storage;
  assign main_soclinux_sdram_inti_p0_wrdata_mask = 1'd0;
  always @(*) begin
    main_soclinux_sdram_inti_p1_we_n  <= 1'd1;
    main_soclinux_sdram_inti_p1_cas_n <= 1'd1;
    main_soclinux_sdram_inti_p1_cs_n  <= 1'd1;
    main_soclinux_sdram_inti_p1_ras_n <= 1'd1;
    if (main_soclinux_sdram_phaseinjector1_command_issue_re) begin
      main_soclinux_sdram_inti_p1_cs_n <= {1{(~main_soclinux_sdram_phaseinjector1_command_storage[0])}};
      main_soclinux_sdram_inti_p1_we_n <= (~main_soclinux_sdram_phaseinjector1_command_storage[1]);
      main_soclinux_sdram_inti_p1_cas_n <= (~main_soclinux_sdram_phaseinjector1_command_storage[2]);
      main_soclinux_sdram_inti_p1_ras_n <= (~main_soclinux_sdram_phaseinjector1_command_storage[3]);
    end else begin
      main_soclinux_sdram_inti_p1_cs_n  <= {1{1'd1}};
      main_soclinux_sdram_inti_p1_we_n  <= 1'd1;
      main_soclinux_sdram_inti_p1_cas_n <= 1'd1;
      main_soclinux_sdram_inti_p1_ras_n <= 1'd1;
    end
  end
  assign main_soclinux_sdram_inti_p1_address = main_soclinux_sdram_phaseinjector1_address_storage;
  assign main_soclinux_sdram_inti_p1_bank = main_soclinux_sdram_phaseinjector1_baddress_storage;
  assign main_soclinux_sdram_inti_p1_wrdata_en = (main_soclinux_sdram_phaseinjector1_command_issue_re & main_soclinux_sdram_phaseinjector1_command_storage[4]);
  assign main_soclinux_sdram_inti_p1_rddata_en = (main_soclinux_sdram_phaseinjector1_command_issue_re & main_soclinux_sdram_phaseinjector1_command_storage[5]);
  assign main_soclinux_sdram_inti_p1_wrdata = main_soclinux_sdram_phaseinjector1_wrdata_storage;
  assign main_soclinux_sdram_inti_p1_wrdata_mask = 1'd0;
  always @(*) begin
    main_soclinux_sdram_inti_p2_we_n  <= 1'd1;
    main_soclinux_sdram_inti_p2_cas_n <= 1'd1;
    main_soclinux_sdram_inti_p2_cs_n  <= 1'd1;
    main_soclinux_sdram_inti_p2_ras_n <= 1'd1;
    if (main_soclinux_sdram_phaseinjector2_command_issue_re) begin
      main_soclinux_sdram_inti_p2_cs_n <= {1{(~main_soclinux_sdram_phaseinjector2_command_storage[0])}};
      main_soclinux_sdram_inti_p2_we_n <= (~main_soclinux_sdram_phaseinjector2_command_storage[1]);
      main_soclinux_sdram_inti_p2_cas_n <= (~main_soclinux_sdram_phaseinjector2_command_storage[2]);
      main_soclinux_sdram_inti_p2_ras_n <= (~main_soclinux_sdram_phaseinjector2_command_storage[3]);
    end else begin
      main_soclinux_sdram_inti_p2_cs_n  <= {1{1'd1}};
      main_soclinux_sdram_inti_p2_we_n  <= 1'd1;
      main_soclinux_sdram_inti_p2_cas_n <= 1'd1;
      main_soclinux_sdram_inti_p2_ras_n <= 1'd1;
    end
  end
  assign main_soclinux_sdram_inti_p2_address = main_soclinux_sdram_phaseinjector2_address_storage;
  assign main_soclinux_sdram_inti_p2_bank = main_soclinux_sdram_phaseinjector2_baddress_storage;
  assign main_soclinux_sdram_inti_p2_wrdata_en = (main_soclinux_sdram_phaseinjector2_command_issue_re & main_soclinux_sdram_phaseinjector2_command_storage[4]);
  assign main_soclinux_sdram_inti_p2_rddata_en = (main_soclinux_sdram_phaseinjector2_command_issue_re & main_soclinux_sdram_phaseinjector2_command_storage[5]);
  assign main_soclinux_sdram_inti_p2_wrdata = main_soclinux_sdram_phaseinjector2_wrdata_storage;
  assign main_soclinux_sdram_inti_p2_wrdata_mask = 1'd0;
  always @(*) begin
    main_soclinux_sdram_inti_p3_we_n  <= 1'd1;
    main_soclinux_sdram_inti_p3_cas_n <= 1'd1;
    main_soclinux_sdram_inti_p3_cs_n  <= 1'd1;
    main_soclinux_sdram_inti_p3_ras_n <= 1'd1;
    if (main_soclinux_sdram_phaseinjector3_command_issue_re) begin
      main_soclinux_sdram_inti_p3_cs_n <= {1{(~main_soclinux_sdram_phaseinjector3_command_storage[0])}};
      main_soclinux_sdram_inti_p3_we_n <= (~main_soclinux_sdram_phaseinjector3_command_storage[1]);
      main_soclinux_sdram_inti_p3_cas_n <= (~main_soclinux_sdram_phaseinjector3_command_storage[2]);
      main_soclinux_sdram_inti_p3_ras_n <= (~main_soclinux_sdram_phaseinjector3_command_storage[3]);
    end else begin
      main_soclinux_sdram_inti_p3_cs_n  <= {1{1'd1}};
      main_soclinux_sdram_inti_p3_we_n  <= 1'd1;
      main_soclinux_sdram_inti_p3_cas_n <= 1'd1;
      main_soclinux_sdram_inti_p3_ras_n <= 1'd1;
    end
  end
  assign main_soclinux_sdram_inti_p3_address = main_soclinux_sdram_phaseinjector3_address_storage;
  assign main_soclinux_sdram_inti_p3_bank = main_soclinux_sdram_phaseinjector3_baddress_storage;
  assign main_soclinux_sdram_inti_p3_wrdata_en = (main_soclinux_sdram_phaseinjector3_command_issue_re & main_soclinux_sdram_phaseinjector3_command_storage[4]);
  assign main_soclinux_sdram_inti_p3_rddata_en = (main_soclinux_sdram_phaseinjector3_command_issue_re & main_soclinux_sdram_phaseinjector3_command_storage[5]);
  assign main_soclinux_sdram_inti_p3_wrdata = main_soclinux_sdram_phaseinjector3_wrdata_storage;
  assign main_soclinux_sdram_inti_p3_wrdata_mask = 1'd0;
  assign main_soclinux_sdram_bankmachine0_req_valid = main_soclinux_sdram_interface_bank0_valid;
  assign main_soclinux_sdram_interface_bank0_ready = main_soclinux_sdram_bankmachine0_req_ready;
  assign main_soclinux_sdram_bankmachine0_req_we = main_soclinux_sdram_interface_bank0_we;
  assign main_soclinux_sdram_bankmachine0_req_addr = main_soclinux_sdram_interface_bank0_addr;
  assign main_soclinux_sdram_interface_bank0_lock = main_soclinux_sdram_bankmachine0_req_lock;
  assign main_soclinux_sdram_interface_bank0_wdata_ready = main_soclinux_sdram_bankmachine0_req_wdata_ready;
  assign main_soclinux_sdram_interface_bank0_rdata_valid = main_soclinux_sdram_bankmachine0_req_rdata_valid;
  assign main_soclinux_sdram_bankmachine1_req_valid = main_soclinux_sdram_interface_bank1_valid;
  assign main_soclinux_sdram_interface_bank1_ready = main_soclinux_sdram_bankmachine1_req_ready;
  assign main_soclinux_sdram_bankmachine1_req_we = main_soclinux_sdram_interface_bank1_we;
  assign main_soclinux_sdram_bankmachine1_req_addr = main_soclinux_sdram_interface_bank1_addr;
  assign main_soclinux_sdram_interface_bank1_lock = main_soclinux_sdram_bankmachine1_req_lock;
  assign main_soclinux_sdram_interface_bank1_wdata_ready = main_soclinux_sdram_bankmachine1_req_wdata_ready;
  assign main_soclinux_sdram_interface_bank1_rdata_valid = main_soclinux_sdram_bankmachine1_req_rdata_valid;
  assign main_soclinux_sdram_bankmachine2_req_valid = main_soclinux_sdram_interface_bank2_valid;
  assign main_soclinux_sdram_interface_bank2_ready = main_soclinux_sdram_bankmachine2_req_ready;
  assign main_soclinux_sdram_bankmachine2_req_we = main_soclinux_sdram_interface_bank2_we;
  assign main_soclinux_sdram_bankmachine2_req_addr = main_soclinux_sdram_interface_bank2_addr;
  assign main_soclinux_sdram_interface_bank2_lock = main_soclinux_sdram_bankmachine2_req_lock;
  assign main_soclinux_sdram_interface_bank2_wdata_ready = main_soclinux_sdram_bankmachine2_req_wdata_ready;
  assign main_soclinux_sdram_interface_bank2_rdata_valid = main_soclinux_sdram_bankmachine2_req_rdata_valid;
  assign main_soclinux_sdram_bankmachine3_req_valid = main_soclinux_sdram_interface_bank3_valid;
  assign main_soclinux_sdram_interface_bank3_ready = main_soclinux_sdram_bankmachine3_req_ready;
  assign main_soclinux_sdram_bankmachine3_req_we = main_soclinux_sdram_interface_bank3_we;
  assign main_soclinux_sdram_bankmachine3_req_addr = main_soclinux_sdram_interface_bank3_addr;
  assign main_soclinux_sdram_interface_bank3_lock = main_soclinux_sdram_bankmachine3_req_lock;
  assign main_soclinux_sdram_interface_bank3_wdata_ready = main_soclinux_sdram_bankmachine3_req_wdata_ready;
  assign main_soclinux_sdram_interface_bank3_rdata_valid = main_soclinux_sdram_bankmachine3_req_rdata_valid;
  assign main_soclinux_sdram_bankmachine4_req_valid = main_soclinux_sdram_interface_bank4_valid;
  assign main_soclinux_sdram_interface_bank4_ready = main_soclinux_sdram_bankmachine4_req_ready;
  assign main_soclinux_sdram_bankmachine4_req_we = main_soclinux_sdram_interface_bank4_we;
  assign main_soclinux_sdram_bankmachine4_req_addr = main_soclinux_sdram_interface_bank4_addr;
  assign main_soclinux_sdram_interface_bank4_lock = main_soclinux_sdram_bankmachine4_req_lock;
  assign main_soclinux_sdram_interface_bank4_wdata_ready = main_soclinux_sdram_bankmachine4_req_wdata_ready;
  assign main_soclinux_sdram_interface_bank4_rdata_valid = main_soclinux_sdram_bankmachine4_req_rdata_valid;
  assign main_soclinux_sdram_bankmachine5_req_valid = main_soclinux_sdram_interface_bank5_valid;
  assign main_soclinux_sdram_interface_bank5_ready = main_soclinux_sdram_bankmachine5_req_ready;
  assign main_soclinux_sdram_bankmachine5_req_we = main_soclinux_sdram_interface_bank5_we;
  assign main_soclinux_sdram_bankmachine5_req_addr = main_soclinux_sdram_interface_bank5_addr;
  assign main_soclinux_sdram_interface_bank5_lock = main_soclinux_sdram_bankmachine5_req_lock;
  assign main_soclinux_sdram_interface_bank5_wdata_ready = main_soclinux_sdram_bankmachine5_req_wdata_ready;
  assign main_soclinux_sdram_interface_bank5_rdata_valid = main_soclinux_sdram_bankmachine5_req_rdata_valid;
  assign main_soclinux_sdram_bankmachine6_req_valid = main_soclinux_sdram_interface_bank6_valid;
  assign main_soclinux_sdram_interface_bank6_ready = main_soclinux_sdram_bankmachine6_req_ready;
  assign main_soclinux_sdram_bankmachine6_req_we = main_soclinux_sdram_interface_bank6_we;
  assign main_soclinux_sdram_bankmachine6_req_addr = main_soclinux_sdram_interface_bank6_addr;
  assign main_soclinux_sdram_interface_bank6_lock = main_soclinux_sdram_bankmachine6_req_lock;
  assign main_soclinux_sdram_interface_bank6_wdata_ready = main_soclinux_sdram_bankmachine6_req_wdata_ready;
  assign main_soclinux_sdram_interface_bank6_rdata_valid = main_soclinux_sdram_bankmachine6_req_rdata_valid;
  assign main_soclinux_sdram_bankmachine7_req_valid = main_soclinux_sdram_interface_bank7_valid;
  assign main_soclinux_sdram_interface_bank7_ready = main_soclinux_sdram_bankmachine7_req_ready;
  assign main_soclinux_sdram_bankmachine7_req_we = main_soclinux_sdram_interface_bank7_we;
  assign main_soclinux_sdram_bankmachine7_req_addr = main_soclinux_sdram_interface_bank7_addr;
  assign main_soclinux_sdram_interface_bank7_lock = main_soclinux_sdram_bankmachine7_req_lock;
  assign main_soclinux_sdram_interface_bank7_wdata_ready = main_soclinux_sdram_bankmachine7_req_wdata_ready;
  assign main_soclinux_sdram_interface_bank7_rdata_valid = main_soclinux_sdram_bankmachine7_req_rdata_valid;
  assign main_soclinux_sdram_timer_wait = (~main_soclinux_sdram_timer_done0);
  assign main_soclinux_sdram_postponer_req_i = main_soclinux_sdram_timer_done0;
  assign main_soclinux_sdram_wants_refresh = main_soclinux_sdram_postponer_req_o;
  assign main_soclinux_sdram_wants_zqcs = main_soclinux_sdram_zqcs_timer_done0;
  assign main_soclinux_sdram_zqcs_timer_wait = (~main_soclinux_sdram_zqcs_executer_done);
  assign main_soclinux_sdram_timer_done1 = (main_soclinux_sdram_timer_count1 == 1'd0);
  assign main_soclinux_sdram_timer_done0 = main_soclinux_sdram_timer_done1;
  assign main_soclinux_sdram_timer_count0 = main_soclinux_sdram_timer_count1;
  assign main_soclinux_sdram_sequencer_start1 = (main_soclinux_sdram_sequencer_start0 | (main_soclinux_sdram_sequencer_count != 1'd0));
  assign main_soclinux_sdram_sequencer_done0 = (main_soclinux_sdram_sequencer_done1 & (main_soclinux_sdram_sequencer_count == 1'd0));
  assign main_soclinux_sdram_zqcs_timer_done1 = (main_soclinux_sdram_zqcs_timer_count1 == 1'd0);
  assign main_soclinux_sdram_zqcs_timer_done0 = main_soclinux_sdram_zqcs_timer_done1;
  assign main_soclinux_sdram_zqcs_timer_count0 = main_soclinux_sdram_zqcs_timer_count1;
  always @(*) begin
    main_soclinux_sdram_sequencer_start0 <= 1'd0;
    main_soclinux_sdram_cmd_valid <= 1'd0;
    builder_subfragments_refresher_next_state <= 2'd0;
    main_soclinux_sdram_zqcs_executer_start <= 1'd0;
    main_soclinux_sdram_cmd_last <= 1'd0;
    builder_subfragments_refresher_next_state <= builder_subfragments_refresher_state;
    case (builder_subfragments_refresher_state)
      1'd1: begin
        main_soclinux_sdram_cmd_valid <= 1'd1;
        if (main_soclinux_sdram_cmd_ready) begin
          main_soclinux_sdram_sequencer_start0 <= 1'd1;
          builder_subfragments_refresher_next_state <= 2'd2;
        end
      end
      2'd2: begin
        main_soclinux_sdram_cmd_valid <= 1'd1;
        if (main_soclinux_sdram_sequencer_done0) begin
          if (main_soclinux_sdram_wants_zqcs) begin
            main_soclinux_sdram_zqcs_executer_start   <= 1'd1;
            builder_subfragments_refresher_next_state <= 2'd3;
          end else begin
            main_soclinux_sdram_cmd_valid <= 1'd0;
            main_soclinux_sdram_cmd_last <= 1'd1;
            builder_subfragments_refresher_next_state <= 1'd0;
          end
        end
      end
      2'd3: begin
        main_soclinux_sdram_cmd_valid <= 1'd1;
        if (main_soclinux_sdram_zqcs_executer_done) begin
          main_soclinux_sdram_cmd_valid <= 1'd0;
          main_soclinux_sdram_cmd_last <= 1'd1;
          builder_subfragments_refresher_next_state <= 1'd0;
        end
      end
      default: begin
        if (1'd1) begin
          if (main_soclinux_sdram_wants_refresh) begin
            builder_subfragments_refresher_next_state <= 1'd1;
          end
        end
      end
    endcase
  end
  assign main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_sink_valid = main_soclinux_sdram_bankmachine0_req_valid;
  assign main_soclinux_sdram_bankmachine0_req_ready = main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_sink_ready;
  assign main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_sink_payload_we = main_soclinux_sdram_bankmachine0_req_we;
  assign main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_sink_payload_addr = main_soclinux_sdram_bankmachine0_req_addr;
  assign main_soclinux_sdram_bankmachine0_cmd_buffer_sink_valid = main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_source_valid;
  assign main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_source_ready = main_soclinux_sdram_bankmachine0_cmd_buffer_sink_ready;
  assign main_soclinux_sdram_bankmachine0_cmd_buffer_sink_first = main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_source_first;
  assign main_soclinux_sdram_bankmachine0_cmd_buffer_sink_last = main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_source_last;
  assign main_soclinux_sdram_bankmachine0_cmd_buffer_sink_payload_we = main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_we;
  assign main_soclinux_sdram_bankmachine0_cmd_buffer_sink_payload_addr = main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr;
  assign main_soclinux_sdram_bankmachine0_cmd_buffer_source_ready = (main_soclinux_sdram_bankmachine0_req_wdata_ready | main_soclinux_sdram_bankmachine0_req_rdata_valid);
  assign main_soclinux_sdram_bankmachine0_req_lock = (main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_source_valid | main_soclinux_sdram_bankmachine0_cmd_buffer_source_valid);
  assign main_soclinux_sdram_bankmachine0_row_hit = (main_soclinux_sdram_bankmachine0_row == main_soclinux_sdram_bankmachine0_cmd_buffer_source_payload_addr[21:7]);
  assign main_soclinux_sdram_bankmachine0_cmd_payload_ba = 1'd0;
  always @(*) begin
    main_soclinux_sdram_bankmachine0_cmd_payload_a <= 15'd0;
    if (main_soclinux_sdram_bankmachine0_row_col_n_addr_sel) begin
      main_soclinux_sdram_bankmachine0_cmd_payload_a <= main_soclinux_sdram_bankmachine0_cmd_buffer_source_payload_addr[21:7];
    end else begin
      main_soclinux_sdram_bankmachine0_cmd_payload_a <= ((main_soclinux_sdram_bankmachine0_auto_precharge <<< 4'd10) | {
        main_soclinux_sdram_bankmachine0_cmd_buffer_source_payload_addr[6:0], {3{1'd0}}
      });
    end
  end
  assign main_soclinux_sdram_bankmachine0_twtpcon_valid = ((main_soclinux_sdram_bankmachine0_cmd_valid & main_soclinux_sdram_bankmachine0_cmd_ready) & main_soclinux_sdram_bankmachine0_cmd_payload_is_write);
  assign main_soclinux_sdram_bankmachine0_trccon_valid = ((main_soclinux_sdram_bankmachine0_cmd_valid & main_soclinux_sdram_bankmachine0_cmd_ready) & main_soclinux_sdram_bankmachine0_row_open);
  assign main_soclinux_sdram_bankmachine0_trascon_valid = ((main_soclinux_sdram_bankmachine0_cmd_valid & main_soclinux_sdram_bankmachine0_cmd_ready) & main_soclinux_sdram_bankmachine0_row_open);
  always @(*) begin
    main_soclinux_sdram_bankmachine0_auto_precharge <= 1'd0;
    if ((main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_source_valid & main_soclinux_sdram_bankmachine0_cmd_buffer_source_valid)) begin
      if ((main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[21:7] != main_soclinux_sdram_bankmachine0_cmd_buffer_source_payload_addr[21:7])) begin
        main_soclinux_sdram_bankmachine0_auto_precharge <= (main_soclinux_sdram_bankmachine0_row_close == 1'd0);
      end
    end
  end
  assign main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_din = {
    main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_fifo_in_last,
    main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_fifo_in_first,
    main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_fifo_in_payload_addr,
    main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_fifo_in_payload_we
  };
  assign {main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_last, main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_first, main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_payload_addr, main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_payload_we} = main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout;
  assign main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_sink_ready = main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_writable;
  assign main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_we = main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_sink_valid;
  assign main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_fifo_in_first = main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_sink_first;
  assign main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_fifo_in_last = main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_sink_last;
  assign main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_fifo_in_payload_we = main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_sink_payload_we;
  assign main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_fifo_in_payload_addr = main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_sink_payload_addr;
  assign main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_source_valid = main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_readable;
  assign main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_source_first = main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_first;
  assign main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_source_last = main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_last;
  assign main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_we = main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_payload_we;
  assign main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr = main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_payload_addr;
  assign main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_re = main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_source_ready;
  always @(*) begin
    main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_wrport_adr <= 3'd0;
    if (main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_replace) begin
      main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_wrport_adr <= (main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_produce - 1'd1);
    end else begin
      main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_wrport_adr <= main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_produce;
    end
  end
  assign main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_wrport_dat_w = main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_din;
  assign main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we = (main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_we & (main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_writable | main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_replace));
  assign main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_do_read = (main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_readable & main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_re);
  assign main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_rdport_adr = main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_consume;
  assign main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout = main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_rdport_dat_r;
  assign main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_writable = (main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_level != 4'd8);
  assign main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_readable = (main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_level != 1'd0);
  assign main_soclinux_sdram_bankmachine0_cmd_buffer_sink_ready = ((~main_soclinux_sdram_bankmachine0_cmd_buffer_source_valid) | main_soclinux_sdram_bankmachine0_cmd_buffer_source_ready);
  always @(*) begin
    main_soclinux_sdram_bankmachine0_cmd_valid <= 1'd0;
    main_soclinux_sdram_bankmachine0_row_open <= 1'd0;
    main_soclinux_sdram_bankmachine0_row_close <= 1'd0;
    builder_subfragments_bankmachine0_next_state <= 4'd0;
    main_soclinux_sdram_bankmachine0_cmd_payload_cas <= 1'd0;
    main_soclinux_sdram_bankmachine0_cmd_payload_ras <= 1'd0;
    main_soclinux_sdram_bankmachine0_cmd_payload_we <= 1'd0;
    main_soclinux_sdram_bankmachine0_row_col_n_addr_sel <= 1'd0;
    main_soclinux_sdram_bankmachine0_cmd_payload_is_cmd <= 1'd0;
    main_soclinux_sdram_bankmachine0_cmd_payload_is_read <= 1'd0;
    main_soclinux_sdram_bankmachine0_cmd_payload_is_write <= 1'd0;
    main_soclinux_sdram_bankmachine0_req_wdata_ready <= 1'd0;
    main_soclinux_sdram_bankmachine0_req_rdata_valid <= 1'd0;
    main_soclinux_sdram_bankmachine0_refresh_gnt <= 1'd0;
    builder_subfragments_bankmachine0_next_state <= builder_subfragments_bankmachine0_state;
    case (builder_subfragments_bankmachine0_state)
      1'd1: begin
        if ((main_soclinux_sdram_bankmachine0_twtpcon_ready & main_soclinux_sdram_bankmachine0_trascon_ready)) begin
          main_soclinux_sdram_bankmachine0_cmd_valid <= 1'd1;
          if (main_soclinux_sdram_bankmachine0_cmd_ready) begin
            builder_subfragments_bankmachine0_next_state <= 3'd5;
          end
          main_soclinux_sdram_bankmachine0_cmd_payload_ras <= 1'd1;
          main_soclinux_sdram_bankmachine0_cmd_payload_we <= 1'd1;
          main_soclinux_sdram_bankmachine0_cmd_payload_is_cmd <= 1'd1;
        end
        main_soclinux_sdram_bankmachine0_row_close <= 1'd1;
      end
      2'd2: begin
        if ((main_soclinux_sdram_bankmachine0_twtpcon_ready & main_soclinux_sdram_bankmachine0_trascon_ready)) begin
          builder_subfragments_bankmachine0_next_state <= 3'd5;
        end
        main_soclinux_sdram_bankmachine0_row_close <= 1'd1;
      end
      2'd3: begin
        if (main_soclinux_sdram_bankmachine0_trccon_ready) begin
          main_soclinux_sdram_bankmachine0_row_col_n_addr_sel <= 1'd1;
          main_soclinux_sdram_bankmachine0_row_open <= 1'd1;
          main_soclinux_sdram_bankmachine0_cmd_valid <= 1'd1;
          main_soclinux_sdram_bankmachine0_cmd_payload_is_cmd <= 1'd1;
          if (main_soclinux_sdram_bankmachine0_cmd_ready) begin
            builder_subfragments_bankmachine0_next_state <= 3'd7;
          end
          main_soclinux_sdram_bankmachine0_cmd_payload_ras <= 1'd1;
        end
      end
      3'd4: begin
        if (main_soclinux_sdram_bankmachine0_twtpcon_ready) begin
          main_soclinux_sdram_bankmachine0_refresh_gnt <= 1'd1;
        end
        main_soclinux_sdram_bankmachine0_row_close <= 1'd1;
        main_soclinux_sdram_bankmachine0_cmd_payload_is_cmd <= 1'd1;
        if ((~main_soclinux_sdram_bankmachine0_refresh_req)) begin
          builder_subfragments_bankmachine0_next_state <= 1'd0;
        end
      end
      3'd5: begin
        builder_subfragments_bankmachine0_next_state <= 3'd6;
      end
      3'd6: begin
        builder_subfragments_bankmachine0_next_state <= 2'd3;
      end
      3'd7: begin
        builder_subfragments_bankmachine0_next_state <= 4'd8;
      end
      4'd8: begin
        builder_subfragments_bankmachine0_next_state <= 1'd0;
      end
      default: begin
        if (main_soclinux_sdram_bankmachine0_refresh_req) begin
          builder_subfragments_bankmachine0_next_state <= 3'd4;
        end else begin
          if (main_soclinux_sdram_bankmachine0_cmd_buffer_source_valid) begin
            if (main_soclinux_sdram_bankmachine0_row_opened) begin
              if (main_soclinux_sdram_bankmachine0_row_hit) begin
                main_soclinux_sdram_bankmachine0_cmd_valid <= 1'd1;
                if (main_soclinux_sdram_bankmachine0_cmd_buffer_source_payload_we) begin
                  main_soclinux_sdram_bankmachine0_req_wdata_ready <= main_soclinux_sdram_bankmachine0_cmd_ready;
                  main_soclinux_sdram_bankmachine0_cmd_payload_is_write <= 1'd1;
                  main_soclinux_sdram_bankmachine0_cmd_payload_we <= 1'd1;
                end else begin
                  main_soclinux_sdram_bankmachine0_req_rdata_valid <= main_soclinux_sdram_bankmachine0_cmd_ready;
                  main_soclinux_sdram_bankmachine0_cmd_payload_is_read <= 1'd1;
                end
                main_soclinux_sdram_bankmachine0_cmd_payload_cas <= 1'd1;
                if ((main_soclinux_sdram_bankmachine0_cmd_ready & main_soclinux_sdram_bankmachine0_auto_precharge)) begin
                  builder_subfragments_bankmachine0_next_state <= 2'd2;
                end
              end else begin
                builder_subfragments_bankmachine0_next_state <= 1'd1;
              end
            end else begin
              builder_subfragments_bankmachine0_next_state <= 2'd3;
            end
          end
        end
      end
    endcase
  end
  assign main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_sink_valid = main_soclinux_sdram_bankmachine1_req_valid;
  assign main_soclinux_sdram_bankmachine1_req_ready = main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_sink_ready;
  assign main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_sink_payload_we = main_soclinux_sdram_bankmachine1_req_we;
  assign main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_sink_payload_addr = main_soclinux_sdram_bankmachine1_req_addr;
  assign main_soclinux_sdram_bankmachine1_cmd_buffer_sink_valid = main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_source_valid;
  assign main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_source_ready = main_soclinux_sdram_bankmachine1_cmd_buffer_sink_ready;
  assign main_soclinux_sdram_bankmachine1_cmd_buffer_sink_first = main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_source_first;
  assign main_soclinux_sdram_bankmachine1_cmd_buffer_sink_last = main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_source_last;
  assign main_soclinux_sdram_bankmachine1_cmd_buffer_sink_payload_we = main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_we;
  assign main_soclinux_sdram_bankmachine1_cmd_buffer_sink_payload_addr = main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr;
  assign main_soclinux_sdram_bankmachine1_cmd_buffer_source_ready = (main_soclinux_sdram_bankmachine1_req_wdata_ready | main_soclinux_sdram_bankmachine1_req_rdata_valid);
  assign main_soclinux_sdram_bankmachine1_req_lock = (main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_source_valid | main_soclinux_sdram_bankmachine1_cmd_buffer_source_valid);
  assign main_soclinux_sdram_bankmachine1_row_hit = (main_soclinux_sdram_bankmachine1_row == main_soclinux_sdram_bankmachine1_cmd_buffer_source_payload_addr[21:7]);
  assign main_soclinux_sdram_bankmachine1_cmd_payload_ba = 1'd1;
  always @(*) begin
    main_soclinux_sdram_bankmachine1_cmd_payload_a <= 15'd0;
    if (main_soclinux_sdram_bankmachine1_row_col_n_addr_sel) begin
      main_soclinux_sdram_bankmachine1_cmd_payload_a <= main_soclinux_sdram_bankmachine1_cmd_buffer_source_payload_addr[21:7];
    end else begin
      main_soclinux_sdram_bankmachine1_cmd_payload_a <= ((main_soclinux_sdram_bankmachine1_auto_precharge <<< 4'd10) | {
        main_soclinux_sdram_bankmachine1_cmd_buffer_source_payload_addr[6:0], {3{1'd0}}
      });
    end
  end
  assign main_soclinux_sdram_bankmachine1_twtpcon_valid = ((main_soclinux_sdram_bankmachine1_cmd_valid & main_soclinux_sdram_bankmachine1_cmd_ready) & main_soclinux_sdram_bankmachine1_cmd_payload_is_write);
  assign main_soclinux_sdram_bankmachine1_trccon_valid = ((main_soclinux_sdram_bankmachine1_cmd_valid & main_soclinux_sdram_bankmachine1_cmd_ready) & main_soclinux_sdram_bankmachine1_row_open);
  assign main_soclinux_sdram_bankmachine1_trascon_valid = ((main_soclinux_sdram_bankmachine1_cmd_valid & main_soclinux_sdram_bankmachine1_cmd_ready) & main_soclinux_sdram_bankmachine1_row_open);
  always @(*) begin
    main_soclinux_sdram_bankmachine1_auto_precharge <= 1'd0;
    if ((main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_source_valid & main_soclinux_sdram_bankmachine1_cmd_buffer_source_valid)) begin
      if ((main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[21:7] != main_soclinux_sdram_bankmachine1_cmd_buffer_source_payload_addr[21:7])) begin
        main_soclinux_sdram_bankmachine1_auto_precharge <= (main_soclinux_sdram_bankmachine1_row_close == 1'd0);
      end
    end
  end
  assign main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_din = {
    main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_fifo_in_last,
    main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_fifo_in_first,
    main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_fifo_in_payload_addr,
    main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_fifo_in_payload_we
  };
  assign {main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_last, main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_first, main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_payload_addr, main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_payload_we} = main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout;
  assign main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_sink_ready = main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_writable;
  assign main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_we = main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_sink_valid;
  assign main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_fifo_in_first = main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_sink_first;
  assign main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_fifo_in_last = main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_sink_last;
  assign main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_fifo_in_payload_we = main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_sink_payload_we;
  assign main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_fifo_in_payload_addr = main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_sink_payload_addr;
  assign main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_source_valid = main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_readable;
  assign main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_source_first = main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_first;
  assign main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_source_last = main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_last;
  assign main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_we = main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_payload_we;
  assign main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr = main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_payload_addr;
  assign main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_re = main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_source_ready;
  always @(*) begin
    main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_wrport_adr <= 3'd0;
    if (main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_replace) begin
      main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_wrport_adr <= (main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_produce - 1'd1);
    end else begin
      main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_wrport_adr <= main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_produce;
    end
  end
  assign main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_wrport_dat_w = main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_din;
  assign main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we = (main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_we & (main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_writable | main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_replace));
  assign main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_do_read = (main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_readable & main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_re);
  assign main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_rdport_adr = main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_consume;
  assign main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout = main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_rdport_dat_r;
  assign main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_writable = (main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_level != 4'd8);
  assign main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_readable = (main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_level != 1'd0);
  assign main_soclinux_sdram_bankmachine1_cmd_buffer_sink_ready = ((~main_soclinux_sdram_bankmachine1_cmd_buffer_source_valid) | main_soclinux_sdram_bankmachine1_cmd_buffer_source_ready);
  always @(*) begin
    main_soclinux_sdram_bankmachine1_cmd_valid <= 1'd0;
    main_soclinux_sdram_bankmachine1_row_open <= 1'd0;
    main_soclinux_sdram_bankmachine1_row_close <= 1'd0;
    builder_subfragments_bankmachine1_next_state <= 4'd0;
    main_soclinux_sdram_bankmachine1_cmd_payload_cas <= 1'd0;
    main_soclinux_sdram_bankmachine1_cmd_payload_ras <= 1'd0;
    main_soclinux_sdram_bankmachine1_cmd_payload_we <= 1'd0;
    main_soclinux_sdram_bankmachine1_row_col_n_addr_sel <= 1'd0;
    main_soclinux_sdram_bankmachine1_cmd_payload_is_cmd <= 1'd0;
    main_soclinux_sdram_bankmachine1_cmd_payload_is_read <= 1'd0;
    main_soclinux_sdram_bankmachine1_cmd_payload_is_write <= 1'd0;
    main_soclinux_sdram_bankmachine1_req_wdata_ready <= 1'd0;
    main_soclinux_sdram_bankmachine1_req_rdata_valid <= 1'd0;
    main_soclinux_sdram_bankmachine1_refresh_gnt <= 1'd0;
    builder_subfragments_bankmachine1_next_state <= builder_subfragments_bankmachine1_state;
    case (builder_subfragments_bankmachine1_state)
      1'd1: begin
        if ((main_soclinux_sdram_bankmachine1_twtpcon_ready & main_soclinux_sdram_bankmachine1_trascon_ready)) begin
          main_soclinux_sdram_bankmachine1_cmd_valid <= 1'd1;
          if (main_soclinux_sdram_bankmachine1_cmd_ready) begin
            builder_subfragments_bankmachine1_next_state <= 3'd5;
          end
          main_soclinux_sdram_bankmachine1_cmd_payload_ras <= 1'd1;
          main_soclinux_sdram_bankmachine1_cmd_payload_we <= 1'd1;
          main_soclinux_sdram_bankmachine1_cmd_payload_is_cmd <= 1'd1;
        end
        main_soclinux_sdram_bankmachine1_row_close <= 1'd1;
      end
      2'd2: begin
        if ((main_soclinux_sdram_bankmachine1_twtpcon_ready & main_soclinux_sdram_bankmachine1_trascon_ready)) begin
          builder_subfragments_bankmachine1_next_state <= 3'd5;
        end
        main_soclinux_sdram_bankmachine1_row_close <= 1'd1;
      end
      2'd3: begin
        if (main_soclinux_sdram_bankmachine1_trccon_ready) begin
          main_soclinux_sdram_bankmachine1_row_col_n_addr_sel <= 1'd1;
          main_soclinux_sdram_bankmachine1_row_open <= 1'd1;
          main_soclinux_sdram_bankmachine1_cmd_valid <= 1'd1;
          main_soclinux_sdram_bankmachine1_cmd_payload_is_cmd <= 1'd1;
          if (main_soclinux_sdram_bankmachine1_cmd_ready) begin
            builder_subfragments_bankmachine1_next_state <= 3'd7;
          end
          main_soclinux_sdram_bankmachine1_cmd_payload_ras <= 1'd1;
        end
      end
      3'd4: begin
        if (main_soclinux_sdram_bankmachine1_twtpcon_ready) begin
          main_soclinux_sdram_bankmachine1_refresh_gnt <= 1'd1;
        end
        main_soclinux_sdram_bankmachine1_row_close <= 1'd1;
        main_soclinux_sdram_bankmachine1_cmd_payload_is_cmd <= 1'd1;
        if ((~main_soclinux_sdram_bankmachine1_refresh_req)) begin
          builder_subfragments_bankmachine1_next_state <= 1'd0;
        end
      end
      3'd5: begin
        builder_subfragments_bankmachine1_next_state <= 3'd6;
      end
      3'd6: begin
        builder_subfragments_bankmachine1_next_state <= 2'd3;
      end
      3'd7: begin
        builder_subfragments_bankmachine1_next_state <= 4'd8;
      end
      4'd8: begin
        builder_subfragments_bankmachine1_next_state <= 1'd0;
      end
      default: begin
        if (main_soclinux_sdram_bankmachine1_refresh_req) begin
          builder_subfragments_bankmachine1_next_state <= 3'd4;
        end else begin
          if (main_soclinux_sdram_bankmachine1_cmd_buffer_source_valid) begin
            if (main_soclinux_sdram_bankmachine1_row_opened) begin
              if (main_soclinux_sdram_bankmachine1_row_hit) begin
                main_soclinux_sdram_bankmachine1_cmd_valid <= 1'd1;
                if (main_soclinux_sdram_bankmachine1_cmd_buffer_source_payload_we) begin
                  main_soclinux_sdram_bankmachine1_req_wdata_ready <= main_soclinux_sdram_bankmachine1_cmd_ready;
                  main_soclinux_sdram_bankmachine1_cmd_payload_is_write <= 1'd1;
                  main_soclinux_sdram_bankmachine1_cmd_payload_we <= 1'd1;
                end else begin
                  main_soclinux_sdram_bankmachine1_req_rdata_valid <= main_soclinux_sdram_bankmachine1_cmd_ready;
                  main_soclinux_sdram_bankmachine1_cmd_payload_is_read <= 1'd1;
                end
                main_soclinux_sdram_bankmachine1_cmd_payload_cas <= 1'd1;
                if ((main_soclinux_sdram_bankmachine1_cmd_ready & main_soclinux_sdram_bankmachine1_auto_precharge)) begin
                  builder_subfragments_bankmachine1_next_state <= 2'd2;
                end
              end else begin
                builder_subfragments_bankmachine1_next_state <= 1'd1;
              end
            end else begin
              builder_subfragments_bankmachine1_next_state <= 2'd3;
            end
          end
        end
      end
    endcase
  end
  assign main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_sink_valid = main_soclinux_sdram_bankmachine2_req_valid;
  assign main_soclinux_sdram_bankmachine2_req_ready = main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_sink_ready;
  assign main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_sink_payload_we = main_soclinux_sdram_bankmachine2_req_we;
  assign main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_sink_payload_addr = main_soclinux_sdram_bankmachine2_req_addr;
  assign main_soclinux_sdram_bankmachine2_cmd_buffer_sink_valid = main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_source_valid;
  assign main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_source_ready = main_soclinux_sdram_bankmachine2_cmd_buffer_sink_ready;
  assign main_soclinux_sdram_bankmachine2_cmd_buffer_sink_first = main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_source_first;
  assign main_soclinux_sdram_bankmachine2_cmd_buffer_sink_last = main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_source_last;
  assign main_soclinux_sdram_bankmachine2_cmd_buffer_sink_payload_we = main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_we;
  assign main_soclinux_sdram_bankmachine2_cmd_buffer_sink_payload_addr = main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr;
  assign main_soclinux_sdram_bankmachine2_cmd_buffer_source_ready = (main_soclinux_sdram_bankmachine2_req_wdata_ready | main_soclinux_sdram_bankmachine2_req_rdata_valid);
  assign main_soclinux_sdram_bankmachine2_req_lock = (main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_source_valid | main_soclinux_sdram_bankmachine2_cmd_buffer_source_valid);
  assign main_soclinux_sdram_bankmachine2_row_hit = (main_soclinux_sdram_bankmachine2_row == main_soclinux_sdram_bankmachine2_cmd_buffer_source_payload_addr[21:7]);
  assign main_soclinux_sdram_bankmachine2_cmd_payload_ba = 2'd2;
  always @(*) begin
    main_soclinux_sdram_bankmachine2_cmd_payload_a <= 15'd0;
    if (main_soclinux_sdram_bankmachine2_row_col_n_addr_sel) begin
      main_soclinux_sdram_bankmachine2_cmd_payload_a <= main_soclinux_sdram_bankmachine2_cmd_buffer_source_payload_addr[21:7];
    end else begin
      main_soclinux_sdram_bankmachine2_cmd_payload_a <= ((main_soclinux_sdram_bankmachine2_auto_precharge <<< 4'd10) | {
        main_soclinux_sdram_bankmachine2_cmd_buffer_source_payload_addr[6:0], {3{1'd0}}
      });
    end
  end
  assign main_soclinux_sdram_bankmachine2_twtpcon_valid = ((main_soclinux_sdram_bankmachine2_cmd_valid & main_soclinux_sdram_bankmachine2_cmd_ready) & main_soclinux_sdram_bankmachine2_cmd_payload_is_write);
  assign main_soclinux_sdram_bankmachine2_trccon_valid = ((main_soclinux_sdram_bankmachine2_cmd_valid & main_soclinux_sdram_bankmachine2_cmd_ready) & main_soclinux_sdram_bankmachine2_row_open);
  assign main_soclinux_sdram_bankmachine2_trascon_valid = ((main_soclinux_sdram_bankmachine2_cmd_valid & main_soclinux_sdram_bankmachine2_cmd_ready) & main_soclinux_sdram_bankmachine2_row_open);
  always @(*) begin
    main_soclinux_sdram_bankmachine2_auto_precharge <= 1'd0;
    if ((main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_source_valid & main_soclinux_sdram_bankmachine2_cmd_buffer_source_valid)) begin
      if ((main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[21:7] != main_soclinux_sdram_bankmachine2_cmd_buffer_source_payload_addr[21:7])) begin
        main_soclinux_sdram_bankmachine2_auto_precharge <= (main_soclinux_sdram_bankmachine2_row_close == 1'd0);
      end
    end
  end
  assign main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_din = {
    main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_fifo_in_last,
    main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_fifo_in_first,
    main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_fifo_in_payload_addr,
    main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_fifo_in_payload_we
  };
  assign {main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_last, main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_first, main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_payload_addr, main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_payload_we} = main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout;
  assign main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_sink_ready = main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_writable;
  assign main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_we = main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_sink_valid;
  assign main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_fifo_in_first = main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_sink_first;
  assign main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_fifo_in_last = main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_sink_last;
  assign main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_fifo_in_payload_we = main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_sink_payload_we;
  assign main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_fifo_in_payload_addr = main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_sink_payload_addr;
  assign main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_source_valid = main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_readable;
  assign main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_source_first = main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_first;
  assign main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_source_last = main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_last;
  assign main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_we = main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_payload_we;
  assign main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr = main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_payload_addr;
  assign main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_re = main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_source_ready;
  always @(*) begin
    main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_wrport_adr <= 3'd0;
    if (main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_replace) begin
      main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_wrport_adr <= (main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_produce - 1'd1);
    end else begin
      main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_wrport_adr <= main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_produce;
    end
  end
  assign main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_wrport_dat_w = main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_din;
  assign main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we = (main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_we & (main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_writable | main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_replace));
  assign main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_do_read = (main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_readable & main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_re);
  assign main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_rdport_adr = main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_consume;
  assign main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout = main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_rdport_dat_r;
  assign main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_writable = (main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_level != 4'd8);
  assign main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_readable = (main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_level != 1'd0);
  assign main_soclinux_sdram_bankmachine2_cmd_buffer_sink_ready = ((~main_soclinux_sdram_bankmachine2_cmd_buffer_source_valid) | main_soclinux_sdram_bankmachine2_cmd_buffer_source_ready);
  always @(*) begin
    main_soclinux_sdram_bankmachine2_cmd_valid <= 1'd0;
    main_soclinux_sdram_bankmachine2_row_open <= 1'd0;
    main_soclinux_sdram_bankmachine2_row_close <= 1'd0;
    builder_subfragments_bankmachine2_next_state <= 4'd0;
    main_soclinux_sdram_bankmachine2_cmd_payload_cas <= 1'd0;
    main_soclinux_sdram_bankmachine2_cmd_payload_ras <= 1'd0;
    main_soclinux_sdram_bankmachine2_cmd_payload_we <= 1'd0;
    main_soclinux_sdram_bankmachine2_row_col_n_addr_sel <= 1'd0;
    main_soclinux_sdram_bankmachine2_cmd_payload_is_cmd <= 1'd0;
    main_soclinux_sdram_bankmachine2_cmd_payload_is_read <= 1'd0;
    main_soclinux_sdram_bankmachine2_cmd_payload_is_write <= 1'd0;
    main_soclinux_sdram_bankmachine2_req_wdata_ready <= 1'd0;
    main_soclinux_sdram_bankmachine2_req_rdata_valid <= 1'd0;
    main_soclinux_sdram_bankmachine2_refresh_gnt <= 1'd0;
    builder_subfragments_bankmachine2_next_state <= builder_subfragments_bankmachine2_state;
    case (builder_subfragments_bankmachine2_state)
      1'd1: begin
        if ((main_soclinux_sdram_bankmachine2_twtpcon_ready & main_soclinux_sdram_bankmachine2_trascon_ready)) begin
          main_soclinux_sdram_bankmachine2_cmd_valid <= 1'd1;
          if (main_soclinux_sdram_bankmachine2_cmd_ready) begin
            builder_subfragments_bankmachine2_next_state <= 3'd5;
          end
          main_soclinux_sdram_bankmachine2_cmd_payload_ras <= 1'd1;
          main_soclinux_sdram_bankmachine2_cmd_payload_we <= 1'd1;
          main_soclinux_sdram_bankmachine2_cmd_payload_is_cmd <= 1'd1;
        end
        main_soclinux_sdram_bankmachine2_row_close <= 1'd1;
      end
      2'd2: begin
        if ((main_soclinux_sdram_bankmachine2_twtpcon_ready & main_soclinux_sdram_bankmachine2_trascon_ready)) begin
          builder_subfragments_bankmachine2_next_state <= 3'd5;
        end
        main_soclinux_sdram_bankmachine2_row_close <= 1'd1;
      end
      2'd3: begin
        if (main_soclinux_sdram_bankmachine2_trccon_ready) begin
          main_soclinux_sdram_bankmachine2_row_col_n_addr_sel <= 1'd1;
          main_soclinux_sdram_bankmachine2_row_open <= 1'd1;
          main_soclinux_sdram_bankmachine2_cmd_valid <= 1'd1;
          main_soclinux_sdram_bankmachine2_cmd_payload_is_cmd <= 1'd1;
          if (main_soclinux_sdram_bankmachine2_cmd_ready) begin
            builder_subfragments_bankmachine2_next_state <= 3'd7;
          end
          main_soclinux_sdram_bankmachine2_cmd_payload_ras <= 1'd1;
        end
      end
      3'd4: begin
        if (main_soclinux_sdram_bankmachine2_twtpcon_ready) begin
          main_soclinux_sdram_bankmachine2_refresh_gnt <= 1'd1;
        end
        main_soclinux_sdram_bankmachine2_row_close <= 1'd1;
        main_soclinux_sdram_bankmachine2_cmd_payload_is_cmd <= 1'd1;
        if ((~main_soclinux_sdram_bankmachine2_refresh_req)) begin
          builder_subfragments_bankmachine2_next_state <= 1'd0;
        end
      end
      3'd5: begin
        builder_subfragments_bankmachine2_next_state <= 3'd6;
      end
      3'd6: begin
        builder_subfragments_bankmachine2_next_state <= 2'd3;
      end
      3'd7: begin
        builder_subfragments_bankmachine2_next_state <= 4'd8;
      end
      4'd8: begin
        builder_subfragments_bankmachine2_next_state <= 1'd0;
      end
      default: begin
        if (main_soclinux_sdram_bankmachine2_refresh_req) begin
          builder_subfragments_bankmachine2_next_state <= 3'd4;
        end else begin
          if (main_soclinux_sdram_bankmachine2_cmd_buffer_source_valid) begin
            if (main_soclinux_sdram_bankmachine2_row_opened) begin
              if (main_soclinux_sdram_bankmachine2_row_hit) begin
                main_soclinux_sdram_bankmachine2_cmd_valid <= 1'd1;
                if (main_soclinux_sdram_bankmachine2_cmd_buffer_source_payload_we) begin
                  main_soclinux_sdram_bankmachine2_req_wdata_ready <= main_soclinux_sdram_bankmachine2_cmd_ready;
                  main_soclinux_sdram_bankmachine2_cmd_payload_is_write <= 1'd1;
                  main_soclinux_sdram_bankmachine2_cmd_payload_we <= 1'd1;
                end else begin
                  main_soclinux_sdram_bankmachine2_req_rdata_valid <= main_soclinux_sdram_bankmachine2_cmd_ready;
                  main_soclinux_sdram_bankmachine2_cmd_payload_is_read <= 1'd1;
                end
                main_soclinux_sdram_bankmachine2_cmd_payload_cas <= 1'd1;
                if ((main_soclinux_sdram_bankmachine2_cmd_ready & main_soclinux_sdram_bankmachine2_auto_precharge)) begin
                  builder_subfragments_bankmachine2_next_state <= 2'd2;
                end
              end else begin
                builder_subfragments_bankmachine2_next_state <= 1'd1;
              end
            end else begin
              builder_subfragments_bankmachine2_next_state <= 2'd3;
            end
          end
        end
      end
    endcase
  end
  assign main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_sink_valid = main_soclinux_sdram_bankmachine3_req_valid;
  assign main_soclinux_sdram_bankmachine3_req_ready = main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_sink_ready;
  assign main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_sink_payload_we = main_soclinux_sdram_bankmachine3_req_we;
  assign main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_sink_payload_addr = main_soclinux_sdram_bankmachine3_req_addr;
  assign main_soclinux_sdram_bankmachine3_cmd_buffer_sink_valid = main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_source_valid;
  assign main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_source_ready = main_soclinux_sdram_bankmachine3_cmd_buffer_sink_ready;
  assign main_soclinux_sdram_bankmachine3_cmd_buffer_sink_first = main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_source_first;
  assign main_soclinux_sdram_bankmachine3_cmd_buffer_sink_last = main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_source_last;
  assign main_soclinux_sdram_bankmachine3_cmd_buffer_sink_payload_we = main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_we;
  assign main_soclinux_sdram_bankmachine3_cmd_buffer_sink_payload_addr = main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr;
  assign main_soclinux_sdram_bankmachine3_cmd_buffer_source_ready = (main_soclinux_sdram_bankmachine3_req_wdata_ready | main_soclinux_sdram_bankmachine3_req_rdata_valid);
  assign main_soclinux_sdram_bankmachine3_req_lock = (main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_source_valid | main_soclinux_sdram_bankmachine3_cmd_buffer_source_valid);
  assign main_soclinux_sdram_bankmachine3_row_hit = (main_soclinux_sdram_bankmachine3_row == main_soclinux_sdram_bankmachine3_cmd_buffer_source_payload_addr[21:7]);
  assign main_soclinux_sdram_bankmachine3_cmd_payload_ba = 2'd3;
  always @(*) begin
    main_soclinux_sdram_bankmachine3_cmd_payload_a <= 15'd0;
    if (main_soclinux_sdram_bankmachine3_row_col_n_addr_sel) begin
      main_soclinux_sdram_bankmachine3_cmd_payload_a <= main_soclinux_sdram_bankmachine3_cmd_buffer_source_payload_addr[21:7];
    end else begin
      main_soclinux_sdram_bankmachine3_cmd_payload_a <= ((main_soclinux_sdram_bankmachine3_auto_precharge <<< 4'd10) | {
        main_soclinux_sdram_bankmachine3_cmd_buffer_source_payload_addr[6:0], {3{1'd0}}
      });
    end
  end
  assign main_soclinux_sdram_bankmachine3_twtpcon_valid = ((main_soclinux_sdram_bankmachine3_cmd_valid & main_soclinux_sdram_bankmachine3_cmd_ready) & main_soclinux_sdram_bankmachine3_cmd_payload_is_write);
  assign main_soclinux_sdram_bankmachine3_trccon_valid = ((main_soclinux_sdram_bankmachine3_cmd_valid & main_soclinux_sdram_bankmachine3_cmd_ready) & main_soclinux_sdram_bankmachine3_row_open);
  assign main_soclinux_sdram_bankmachine3_trascon_valid = ((main_soclinux_sdram_bankmachine3_cmd_valid & main_soclinux_sdram_bankmachine3_cmd_ready) & main_soclinux_sdram_bankmachine3_row_open);
  always @(*) begin
    main_soclinux_sdram_bankmachine3_auto_precharge <= 1'd0;
    if ((main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_source_valid & main_soclinux_sdram_bankmachine3_cmd_buffer_source_valid)) begin
      if ((main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[21:7] != main_soclinux_sdram_bankmachine3_cmd_buffer_source_payload_addr[21:7])) begin
        main_soclinux_sdram_bankmachine3_auto_precharge <= (main_soclinux_sdram_bankmachine3_row_close == 1'd0);
      end
    end
  end
  assign main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_din = {
    main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_fifo_in_last,
    main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_fifo_in_first,
    main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_fifo_in_payload_addr,
    main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_fifo_in_payload_we
  };
  assign {main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_last, main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_first, main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_payload_addr, main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_payload_we} = main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout;
  assign main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_sink_ready = main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_writable;
  assign main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_we = main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_sink_valid;
  assign main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_fifo_in_first = main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_sink_first;
  assign main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_fifo_in_last = main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_sink_last;
  assign main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_fifo_in_payload_we = main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_sink_payload_we;
  assign main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_fifo_in_payload_addr = main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_sink_payload_addr;
  assign main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_source_valid = main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_readable;
  assign main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_source_first = main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_first;
  assign main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_source_last = main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_last;
  assign main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_we = main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_payload_we;
  assign main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr = main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_payload_addr;
  assign main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_re = main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_source_ready;
  always @(*) begin
    main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_wrport_adr <= 3'd0;
    if (main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_replace) begin
      main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_wrport_adr <= (main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_produce - 1'd1);
    end else begin
      main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_wrport_adr <= main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_produce;
    end
  end
  assign main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_wrport_dat_w = main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_din;
  assign main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we = (main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_we & (main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_writable | main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_replace));
  assign main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_do_read = (main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_readable & main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_re);
  assign main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_rdport_adr = main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_consume;
  assign main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout = main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_rdport_dat_r;
  assign main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_writable = (main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_level != 4'd8);
  assign main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_readable = (main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_level != 1'd0);
  assign main_soclinux_sdram_bankmachine3_cmd_buffer_sink_ready = ((~main_soclinux_sdram_bankmachine3_cmd_buffer_source_valid) | main_soclinux_sdram_bankmachine3_cmd_buffer_source_ready);
  always @(*) begin
    main_soclinux_sdram_bankmachine3_cmd_valid <= 1'd0;
    main_soclinux_sdram_bankmachine3_row_open <= 1'd0;
    main_soclinux_sdram_bankmachine3_row_close <= 1'd0;
    builder_subfragments_bankmachine3_next_state <= 4'd0;
    main_soclinux_sdram_bankmachine3_cmd_payload_cas <= 1'd0;
    main_soclinux_sdram_bankmachine3_cmd_payload_ras <= 1'd0;
    main_soclinux_sdram_bankmachine3_cmd_payload_we <= 1'd0;
    main_soclinux_sdram_bankmachine3_row_col_n_addr_sel <= 1'd0;
    main_soclinux_sdram_bankmachine3_cmd_payload_is_cmd <= 1'd0;
    main_soclinux_sdram_bankmachine3_cmd_payload_is_read <= 1'd0;
    main_soclinux_sdram_bankmachine3_cmd_payload_is_write <= 1'd0;
    main_soclinux_sdram_bankmachine3_req_wdata_ready <= 1'd0;
    main_soclinux_sdram_bankmachine3_req_rdata_valid <= 1'd0;
    main_soclinux_sdram_bankmachine3_refresh_gnt <= 1'd0;
    builder_subfragments_bankmachine3_next_state <= builder_subfragments_bankmachine3_state;
    case (builder_subfragments_bankmachine3_state)
      1'd1: begin
        if ((main_soclinux_sdram_bankmachine3_twtpcon_ready & main_soclinux_sdram_bankmachine3_trascon_ready)) begin
          main_soclinux_sdram_bankmachine3_cmd_valid <= 1'd1;
          if (main_soclinux_sdram_bankmachine3_cmd_ready) begin
            builder_subfragments_bankmachine3_next_state <= 3'd5;
          end
          main_soclinux_sdram_bankmachine3_cmd_payload_ras <= 1'd1;
          main_soclinux_sdram_bankmachine3_cmd_payload_we <= 1'd1;
          main_soclinux_sdram_bankmachine3_cmd_payload_is_cmd <= 1'd1;
        end
        main_soclinux_sdram_bankmachine3_row_close <= 1'd1;
      end
      2'd2: begin
        if ((main_soclinux_sdram_bankmachine3_twtpcon_ready & main_soclinux_sdram_bankmachine3_trascon_ready)) begin
          builder_subfragments_bankmachine3_next_state <= 3'd5;
        end
        main_soclinux_sdram_bankmachine3_row_close <= 1'd1;
      end
      2'd3: begin
        if (main_soclinux_sdram_bankmachine3_trccon_ready) begin
          main_soclinux_sdram_bankmachine3_row_col_n_addr_sel <= 1'd1;
          main_soclinux_sdram_bankmachine3_row_open <= 1'd1;
          main_soclinux_sdram_bankmachine3_cmd_valid <= 1'd1;
          main_soclinux_sdram_bankmachine3_cmd_payload_is_cmd <= 1'd1;
          if (main_soclinux_sdram_bankmachine3_cmd_ready) begin
            builder_subfragments_bankmachine3_next_state <= 3'd7;
          end
          main_soclinux_sdram_bankmachine3_cmd_payload_ras <= 1'd1;
        end
      end
      3'd4: begin
        if (main_soclinux_sdram_bankmachine3_twtpcon_ready) begin
          main_soclinux_sdram_bankmachine3_refresh_gnt <= 1'd1;
        end
        main_soclinux_sdram_bankmachine3_row_close <= 1'd1;
        main_soclinux_sdram_bankmachine3_cmd_payload_is_cmd <= 1'd1;
        if ((~main_soclinux_sdram_bankmachine3_refresh_req)) begin
          builder_subfragments_bankmachine3_next_state <= 1'd0;
        end
      end
      3'd5: begin
        builder_subfragments_bankmachine3_next_state <= 3'd6;
      end
      3'd6: begin
        builder_subfragments_bankmachine3_next_state <= 2'd3;
      end
      3'd7: begin
        builder_subfragments_bankmachine3_next_state <= 4'd8;
      end
      4'd8: begin
        builder_subfragments_bankmachine3_next_state <= 1'd0;
      end
      default: begin
        if (main_soclinux_sdram_bankmachine3_refresh_req) begin
          builder_subfragments_bankmachine3_next_state <= 3'd4;
        end else begin
          if (main_soclinux_sdram_bankmachine3_cmd_buffer_source_valid) begin
            if (main_soclinux_sdram_bankmachine3_row_opened) begin
              if (main_soclinux_sdram_bankmachine3_row_hit) begin
                main_soclinux_sdram_bankmachine3_cmd_valid <= 1'd1;
                if (main_soclinux_sdram_bankmachine3_cmd_buffer_source_payload_we) begin
                  main_soclinux_sdram_bankmachine3_req_wdata_ready <= main_soclinux_sdram_bankmachine3_cmd_ready;
                  main_soclinux_sdram_bankmachine3_cmd_payload_is_write <= 1'd1;
                  main_soclinux_sdram_bankmachine3_cmd_payload_we <= 1'd1;
                end else begin
                  main_soclinux_sdram_bankmachine3_req_rdata_valid <= main_soclinux_sdram_bankmachine3_cmd_ready;
                  main_soclinux_sdram_bankmachine3_cmd_payload_is_read <= 1'd1;
                end
                main_soclinux_sdram_bankmachine3_cmd_payload_cas <= 1'd1;
                if ((main_soclinux_sdram_bankmachine3_cmd_ready & main_soclinux_sdram_bankmachine3_auto_precharge)) begin
                  builder_subfragments_bankmachine3_next_state <= 2'd2;
                end
              end else begin
                builder_subfragments_bankmachine3_next_state <= 1'd1;
              end
            end else begin
              builder_subfragments_bankmachine3_next_state <= 2'd3;
            end
          end
        end
      end
    endcase
  end
  assign main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_sink_valid = main_soclinux_sdram_bankmachine4_req_valid;
  assign main_soclinux_sdram_bankmachine4_req_ready = main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_sink_ready;
  assign main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_sink_payload_we = main_soclinux_sdram_bankmachine4_req_we;
  assign main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_sink_payload_addr = main_soclinux_sdram_bankmachine4_req_addr;
  assign main_soclinux_sdram_bankmachine4_cmd_buffer_sink_valid = main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_source_valid;
  assign main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_source_ready = main_soclinux_sdram_bankmachine4_cmd_buffer_sink_ready;
  assign main_soclinux_sdram_bankmachine4_cmd_buffer_sink_first = main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_source_first;
  assign main_soclinux_sdram_bankmachine4_cmd_buffer_sink_last = main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_source_last;
  assign main_soclinux_sdram_bankmachine4_cmd_buffer_sink_payload_we = main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_we;
  assign main_soclinux_sdram_bankmachine4_cmd_buffer_sink_payload_addr = main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr;
  assign main_soclinux_sdram_bankmachine4_cmd_buffer_source_ready = (main_soclinux_sdram_bankmachine4_req_wdata_ready | main_soclinux_sdram_bankmachine4_req_rdata_valid);
  assign main_soclinux_sdram_bankmachine4_req_lock = (main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_source_valid | main_soclinux_sdram_bankmachine4_cmd_buffer_source_valid);
  assign main_soclinux_sdram_bankmachine4_row_hit = (main_soclinux_sdram_bankmachine4_row == main_soclinux_sdram_bankmachine4_cmd_buffer_source_payload_addr[21:7]);
  assign main_soclinux_sdram_bankmachine4_cmd_payload_ba = 3'd4;
  always @(*) begin
    main_soclinux_sdram_bankmachine4_cmd_payload_a <= 15'd0;
    if (main_soclinux_sdram_bankmachine4_row_col_n_addr_sel) begin
      main_soclinux_sdram_bankmachine4_cmd_payload_a <= main_soclinux_sdram_bankmachine4_cmd_buffer_source_payload_addr[21:7];
    end else begin
      main_soclinux_sdram_bankmachine4_cmd_payload_a <= ((main_soclinux_sdram_bankmachine4_auto_precharge <<< 4'd10) | {
        main_soclinux_sdram_bankmachine4_cmd_buffer_source_payload_addr[6:0], {3{1'd0}}
      });
    end
  end
  assign main_soclinux_sdram_bankmachine4_twtpcon_valid = ((main_soclinux_sdram_bankmachine4_cmd_valid & main_soclinux_sdram_bankmachine4_cmd_ready) & main_soclinux_sdram_bankmachine4_cmd_payload_is_write);
  assign main_soclinux_sdram_bankmachine4_trccon_valid = ((main_soclinux_sdram_bankmachine4_cmd_valid & main_soclinux_sdram_bankmachine4_cmd_ready) & main_soclinux_sdram_bankmachine4_row_open);
  assign main_soclinux_sdram_bankmachine4_trascon_valid = ((main_soclinux_sdram_bankmachine4_cmd_valid & main_soclinux_sdram_bankmachine4_cmd_ready) & main_soclinux_sdram_bankmachine4_row_open);
  always @(*) begin
    main_soclinux_sdram_bankmachine4_auto_precharge <= 1'd0;
    if ((main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_source_valid & main_soclinux_sdram_bankmachine4_cmd_buffer_source_valid)) begin
      if ((main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[21:7] != main_soclinux_sdram_bankmachine4_cmd_buffer_source_payload_addr[21:7])) begin
        main_soclinux_sdram_bankmachine4_auto_precharge <= (main_soclinux_sdram_bankmachine4_row_close == 1'd0);
      end
    end
  end
  assign main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_din = {
    main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_fifo_in_last,
    main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_fifo_in_first,
    main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_fifo_in_payload_addr,
    main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_fifo_in_payload_we
  };
  assign {main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_fifo_out_last, main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_fifo_out_first, main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_fifo_out_payload_addr, main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_fifo_out_payload_we} = main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout;
  assign main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_sink_ready = main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_writable;
  assign main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_we = main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_sink_valid;
  assign main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_fifo_in_first = main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_sink_first;
  assign main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_fifo_in_last = main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_sink_last;
  assign main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_fifo_in_payload_we = main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_sink_payload_we;
  assign main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_fifo_in_payload_addr = main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_sink_payload_addr;
  assign main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_source_valid = main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_readable;
  assign main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_source_first = main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_fifo_out_first;
  assign main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_source_last = main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_fifo_out_last;
  assign main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_we = main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_fifo_out_payload_we;
  assign main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr = main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_fifo_out_payload_addr;
  assign main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_re = main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_source_ready;
  always @(*) begin
    main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_wrport_adr <= 3'd0;
    if (main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_replace) begin
      main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_wrport_adr <= (main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_produce - 1'd1);
    end else begin
      main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_wrport_adr <= main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_produce;
    end
  end
  assign main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_wrport_dat_w = main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_din;
  assign main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we = (main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_we & (main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_writable | main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_replace));
  assign main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_do_read = (main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_readable & main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_re);
  assign main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_rdport_adr = main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_consume;
  assign main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout = main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_rdport_dat_r;
  assign main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_writable = (main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_level != 4'd8);
  assign main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_readable = (main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_level != 1'd0);
  assign main_soclinux_sdram_bankmachine4_cmd_buffer_sink_ready = ((~main_soclinux_sdram_bankmachine4_cmd_buffer_source_valid) | main_soclinux_sdram_bankmachine4_cmd_buffer_source_ready);
  always @(*) begin
    main_soclinux_sdram_bankmachine4_cmd_valid <= 1'd0;
    main_soclinux_sdram_bankmachine4_row_open <= 1'd0;
    main_soclinux_sdram_bankmachine4_row_close <= 1'd0;
    builder_subfragments_bankmachine4_next_state <= 4'd0;
    main_soclinux_sdram_bankmachine4_cmd_payload_cas <= 1'd0;
    main_soclinux_sdram_bankmachine4_cmd_payload_ras <= 1'd0;
    main_soclinux_sdram_bankmachine4_cmd_payload_we <= 1'd0;
    main_soclinux_sdram_bankmachine4_row_col_n_addr_sel <= 1'd0;
    main_soclinux_sdram_bankmachine4_cmd_payload_is_cmd <= 1'd0;
    main_soclinux_sdram_bankmachine4_cmd_payload_is_read <= 1'd0;
    main_soclinux_sdram_bankmachine4_cmd_payload_is_write <= 1'd0;
    main_soclinux_sdram_bankmachine4_req_wdata_ready <= 1'd0;
    main_soclinux_sdram_bankmachine4_req_rdata_valid <= 1'd0;
    main_soclinux_sdram_bankmachine4_refresh_gnt <= 1'd0;
    builder_subfragments_bankmachine4_next_state <= builder_subfragments_bankmachine4_state;
    case (builder_subfragments_bankmachine4_state)
      1'd1: begin
        if ((main_soclinux_sdram_bankmachine4_twtpcon_ready & main_soclinux_sdram_bankmachine4_trascon_ready)) begin
          main_soclinux_sdram_bankmachine4_cmd_valid <= 1'd1;
          if (main_soclinux_sdram_bankmachine4_cmd_ready) begin
            builder_subfragments_bankmachine4_next_state <= 3'd5;
          end
          main_soclinux_sdram_bankmachine4_cmd_payload_ras <= 1'd1;
          main_soclinux_sdram_bankmachine4_cmd_payload_we <= 1'd1;
          main_soclinux_sdram_bankmachine4_cmd_payload_is_cmd <= 1'd1;
        end
        main_soclinux_sdram_bankmachine4_row_close <= 1'd1;
      end
      2'd2: begin
        if ((main_soclinux_sdram_bankmachine4_twtpcon_ready & main_soclinux_sdram_bankmachine4_trascon_ready)) begin
          builder_subfragments_bankmachine4_next_state <= 3'd5;
        end
        main_soclinux_sdram_bankmachine4_row_close <= 1'd1;
      end
      2'd3: begin
        if (main_soclinux_sdram_bankmachine4_trccon_ready) begin
          main_soclinux_sdram_bankmachine4_row_col_n_addr_sel <= 1'd1;
          main_soclinux_sdram_bankmachine4_row_open <= 1'd1;
          main_soclinux_sdram_bankmachine4_cmd_valid <= 1'd1;
          main_soclinux_sdram_bankmachine4_cmd_payload_is_cmd <= 1'd1;
          if (main_soclinux_sdram_bankmachine4_cmd_ready) begin
            builder_subfragments_bankmachine4_next_state <= 3'd7;
          end
          main_soclinux_sdram_bankmachine4_cmd_payload_ras <= 1'd1;
        end
      end
      3'd4: begin
        if (main_soclinux_sdram_bankmachine4_twtpcon_ready) begin
          main_soclinux_sdram_bankmachine4_refresh_gnt <= 1'd1;
        end
        main_soclinux_sdram_bankmachine4_row_close <= 1'd1;
        main_soclinux_sdram_bankmachine4_cmd_payload_is_cmd <= 1'd1;
        if ((~main_soclinux_sdram_bankmachine4_refresh_req)) begin
          builder_subfragments_bankmachine4_next_state <= 1'd0;
        end
      end
      3'd5: begin
        builder_subfragments_bankmachine4_next_state <= 3'd6;
      end
      3'd6: begin
        builder_subfragments_bankmachine4_next_state <= 2'd3;
      end
      3'd7: begin
        builder_subfragments_bankmachine4_next_state <= 4'd8;
      end
      4'd8: begin
        builder_subfragments_bankmachine4_next_state <= 1'd0;
      end
      default: begin
        if (main_soclinux_sdram_bankmachine4_refresh_req) begin
          builder_subfragments_bankmachine4_next_state <= 3'd4;
        end else begin
          if (main_soclinux_sdram_bankmachine4_cmd_buffer_source_valid) begin
            if (main_soclinux_sdram_bankmachine4_row_opened) begin
              if (main_soclinux_sdram_bankmachine4_row_hit) begin
                main_soclinux_sdram_bankmachine4_cmd_valid <= 1'd1;
                if (main_soclinux_sdram_bankmachine4_cmd_buffer_source_payload_we) begin
                  main_soclinux_sdram_bankmachine4_req_wdata_ready <= main_soclinux_sdram_bankmachine4_cmd_ready;
                  main_soclinux_sdram_bankmachine4_cmd_payload_is_write <= 1'd1;
                  main_soclinux_sdram_bankmachine4_cmd_payload_we <= 1'd1;
                end else begin
                  main_soclinux_sdram_bankmachine4_req_rdata_valid <= main_soclinux_sdram_bankmachine4_cmd_ready;
                  main_soclinux_sdram_bankmachine4_cmd_payload_is_read <= 1'd1;
                end
                main_soclinux_sdram_bankmachine4_cmd_payload_cas <= 1'd1;
                if ((main_soclinux_sdram_bankmachine4_cmd_ready & main_soclinux_sdram_bankmachine4_auto_precharge)) begin
                  builder_subfragments_bankmachine4_next_state <= 2'd2;
                end
              end else begin
                builder_subfragments_bankmachine4_next_state <= 1'd1;
              end
            end else begin
              builder_subfragments_bankmachine4_next_state <= 2'd3;
            end
          end
        end
      end
    endcase
  end
  assign main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_sink_valid = main_soclinux_sdram_bankmachine5_req_valid;
  assign main_soclinux_sdram_bankmachine5_req_ready = main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_sink_ready;
  assign main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_sink_payload_we = main_soclinux_sdram_bankmachine5_req_we;
  assign main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_sink_payload_addr = main_soclinux_sdram_bankmachine5_req_addr;
  assign main_soclinux_sdram_bankmachine5_cmd_buffer_sink_valid = main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_source_valid;
  assign main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_source_ready = main_soclinux_sdram_bankmachine5_cmd_buffer_sink_ready;
  assign main_soclinux_sdram_bankmachine5_cmd_buffer_sink_first = main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_source_first;
  assign main_soclinux_sdram_bankmachine5_cmd_buffer_sink_last = main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_source_last;
  assign main_soclinux_sdram_bankmachine5_cmd_buffer_sink_payload_we = main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_we;
  assign main_soclinux_sdram_bankmachine5_cmd_buffer_sink_payload_addr = main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr;
  assign main_soclinux_sdram_bankmachine5_cmd_buffer_source_ready = (main_soclinux_sdram_bankmachine5_req_wdata_ready | main_soclinux_sdram_bankmachine5_req_rdata_valid);
  assign main_soclinux_sdram_bankmachine5_req_lock = (main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_source_valid | main_soclinux_sdram_bankmachine5_cmd_buffer_source_valid);
  assign main_soclinux_sdram_bankmachine5_row_hit = (main_soclinux_sdram_bankmachine5_row == main_soclinux_sdram_bankmachine5_cmd_buffer_source_payload_addr[21:7]);
  assign main_soclinux_sdram_bankmachine5_cmd_payload_ba = 3'd5;
  always @(*) begin
    main_soclinux_sdram_bankmachine5_cmd_payload_a <= 15'd0;
    if (main_soclinux_sdram_bankmachine5_row_col_n_addr_sel) begin
      main_soclinux_sdram_bankmachine5_cmd_payload_a <= main_soclinux_sdram_bankmachine5_cmd_buffer_source_payload_addr[21:7];
    end else begin
      main_soclinux_sdram_bankmachine5_cmd_payload_a <= ((main_soclinux_sdram_bankmachine5_auto_precharge <<< 4'd10) | {
        main_soclinux_sdram_bankmachine5_cmd_buffer_source_payload_addr[6:0], {3{1'd0}}
      });
    end
  end
  assign main_soclinux_sdram_bankmachine5_twtpcon_valid = ((main_soclinux_sdram_bankmachine5_cmd_valid & main_soclinux_sdram_bankmachine5_cmd_ready) & main_soclinux_sdram_bankmachine5_cmd_payload_is_write);
  assign main_soclinux_sdram_bankmachine5_trccon_valid = ((main_soclinux_sdram_bankmachine5_cmd_valid & main_soclinux_sdram_bankmachine5_cmd_ready) & main_soclinux_sdram_bankmachine5_row_open);
  assign main_soclinux_sdram_bankmachine5_trascon_valid = ((main_soclinux_sdram_bankmachine5_cmd_valid & main_soclinux_sdram_bankmachine5_cmd_ready) & main_soclinux_sdram_bankmachine5_row_open);
  always @(*) begin
    main_soclinux_sdram_bankmachine5_auto_precharge <= 1'd0;
    if ((main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_source_valid & main_soclinux_sdram_bankmachine5_cmd_buffer_source_valid)) begin
      if ((main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[21:7] != main_soclinux_sdram_bankmachine5_cmd_buffer_source_payload_addr[21:7])) begin
        main_soclinux_sdram_bankmachine5_auto_precharge <= (main_soclinux_sdram_bankmachine5_row_close == 1'd0);
      end
    end
  end
  assign main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_din = {
    main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_fifo_in_last,
    main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_fifo_in_first,
    main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_fifo_in_payload_addr,
    main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_fifo_in_payload_we
  };
  assign {main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_fifo_out_last, main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_fifo_out_first, main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_fifo_out_payload_addr, main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_fifo_out_payload_we} = main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout;
  assign main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_sink_ready = main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_writable;
  assign main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_we = main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_sink_valid;
  assign main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_fifo_in_first = main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_sink_first;
  assign main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_fifo_in_last = main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_sink_last;
  assign main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_fifo_in_payload_we = main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_sink_payload_we;
  assign main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_fifo_in_payload_addr = main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_sink_payload_addr;
  assign main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_source_valid = main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_readable;
  assign main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_source_first = main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_fifo_out_first;
  assign main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_source_last = main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_fifo_out_last;
  assign main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_we = main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_fifo_out_payload_we;
  assign main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr = main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_fifo_out_payload_addr;
  assign main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_re = main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_source_ready;
  always @(*) begin
    main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_wrport_adr <= 3'd0;
    if (main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_replace) begin
      main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_wrport_adr <= (main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_produce - 1'd1);
    end else begin
      main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_wrport_adr <= main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_produce;
    end
  end
  assign main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_wrport_dat_w = main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_din;
  assign main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we = (main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_we & (main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_writable | main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_replace));
  assign main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_do_read = (main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_readable & main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_re);
  assign main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_rdport_adr = main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_consume;
  assign main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout = main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_rdport_dat_r;
  assign main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_writable = (main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_level != 4'd8);
  assign main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_readable = (main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_level != 1'd0);
  assign main_soclinux_sdram_bankmachine5_cmd_buffer_sink_ready = ((~main_soclinux_sdram_bankmachine5_cmd_buffer_source_valid) | main_soclinux_sdram_bankmachine5_cmd_buffer_source_ready);
  always @(*) begin
    main_soclinux_sdram_bankmachine5_cmd_valid <= 1'd0;
    main_soclinux_sdram_bankmachine5_row_open <= 1'd0;
    main_soclinux_sdram_bankmachine5_row_close <= 1'd0;
    builder_subfragments_bankmachine5_next_state <= 4'd0;
    main_soclinux_sdram_bankmachine5_cmd_payload_cas <= 1'd0;
    main_soclinux_sdram_bankmachine5_cmd_payload_ras <= 1'd0;
    main_soclinux_sdram_bankmachine5_cmd_payload_we <= 1'd0;
    main_soclinux_sdram_bankmachine5_row_col_n_addr_sel <= 1'd0;
    main_soclinux_sdram_bankmachine5_cmd_payload_is_cmd <= 1'd0;
    main_soclinux_sdram_bankmachine5_cmd_payload_is_read <= 1'd0;
    main_soclinux_sdram_bankmachine5_cmd_payload_is_write <= 1'd0;
    main_soclinux_sdram_bankmachine5_req_wdata_ready <= 1'd0;
    main_soclinux_sdram_bankmachine5_req_rdata_valid <= 1'd0;
    main_soclinux_sdram_bankmachine5_refresh_gnt <= 1'd0;
    builder_subfragments_bankmachine5_next_state <= builder_subfragments_bankmachine5_state;
    case (builder_subfragments_bankmachine5_state)
      1'd1: begin
        if ((main_soclinux_sdram_bankmachine5_twtpcon_ready & main_soclinux_sdram_bankmachine5_trascon_ready)) begin
          main_soclinux_sdram_bankmachine5_cmd_valid <= 1'd1;
          if (main_soclinux_sdram_bankmachine5_cmd_ready) begin
            builder_subfragments_bankmachine5_next_state <= 3'd5;
          end
          main_soclinux_sdram_bankmachine5_cmd_payload_ras <= 1'd1;
          main_soclinux_sdram_bankmachine5_cmd_payload_we <= 1'd1;
          main_soclinux_sdram_bankmachine5_cmd_payload_is_cmd <= 1'd1;
        end
        main_soclinux_sdram_bankmachine5_row_close <= 1'd1;
      end
      2'd2: begin
        if ((main_soclinux_sdram_bankmachine5_twtpcon_ready & main_soclinux_sdram_bankmachine5_trascon_ready)) begin
          builder_subfragments_bankmachine5_next_state <= 3'd5;
        end
        main_soclinux_sdram_bankmachine5_row_close <= 1'd1;
      end
      2'd3: begin
        if (main_soclinux_sdram_bankmachine5_trccon_ready) begin
          main_soclinux_sdram_bankmachine5_row_col_n_addr_sel <= 1'd1;
          main_soclinux_sdram_bankmachine5_row_open <= 1'd1;
          main_soclinux_sdram_bankmachine5_cmd_valid <= 1'd1;
          main_soclinux_sdram_bankmachine5_cmd_payload_is_cmd <= 1'd1;
          if (main_soclinux_sdram_bankmachine5_cmd_ready) begin
            builder_subfragments_bankmachine5_next_state <= 3'd7;
          end
          main_soclinux_sdram_bankmachine5_cmd_payload_ras <= 1'd1;
        end
      end
      3'd4: begin
        if (main_soclinux_sdram_bankmachine5_twtpcon_ready) begin
          main_soclinux_sdram_bankmachine5_refresh_gnt <= 1'd1;
        end
        main_soclinux_sdram_bankmachine5_row_close <= 1'd1;
        main_soclinux_sdram_bankmachine5_cmd_payload_is_cmd <= 1'd1;
        if ((~main_soclinux_sdram_bankmachine5_refresh_req)) begin
          builder_subfragments_bankmachine5_next_state <= 1'd0;
        end
      end
      3'd5: begin
        builder_subfragments_bankmachine5_next_state <= 3'd6;
      end
      3'd6: begin
        builder_subfragments_bankmachine5_next_state <= 2'd3;
      end
      3'd7: begin
        builder_subfragments_bankmachine5_next_state <= 4'd8;
      end
      4'd8: begin
        builder_subfragments_bankmachine5_next_state <= 1'd0;
      end
      default: begin
        if (main_soclinux_sdram_bankmachine5_refresh_req) begin
          builder_subfragments_bankmachine5_next_state <= 3'd4;
        end else begin
          if (main_soclinux_sdram_bankmachine5_cmd_buffer_source_valid) begin
            if (main_soclinux_sdram_bankmachine5_row_opened) begin
              if (main_soclinux_sdram_bankmachine5_row_hit) begin
                main_soclinux_sdram_bankmachine5_cmd_valid <= 1'd1;
                if (main_soclinux_sdram_bankmachine5_cmd_buffer_source_payload_we) begin
                  main_soclinux_sdram_bankmachine5_req_wdata_ready <= main_soclinux_sdram_bankmachine5_cmd_ready;
                  main_soclinux_sdram_bankmachine5_cmd_payload_is_write <= 1'd1;
                  main_soclinux_sdram_bankmachine5_cmd_payload_we <= 1'd1;
                end else begin
                  main_soclinux_sdram_bankmachine5_req_rdata_valid <= main_soclinux_sdram_bankmachine5_cmd_ready;
                  main_soclinux_sdram_bankmachine5_cmd_payload_is_read <= 1'd1;
                end
                main_soclinux_sdram_bankmachine5_cmd_payload_cas <= 1'd1;
                if ((main_soclinux_sdram_bankmachine5_cmd_ready & main_soclinux_sdram_bankmachine5_auto_precharge)) begin
                  builder_subfragments_bankmachine5_next_state <= 2'd2;
                end
              end else begin
                builder_subfragments_bankmachine5_next_state <= 1'd1;
              end
            end else begin
              builder_subfragments_bankmachine5_next_state <= 2'd3;
            end
          end
        end
      end
    endcase
  end
  assign main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_sink_valid = main_soclinux_sdram_bankmachine6_req_valid;
  assign main_soclinux_sdram_bankmachine6_req_ready = main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_sink_ready;
  assign main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_sink_payload_we = main_soclinux_sdram_bankmachine6_req_we;
  assign main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_sink_payload_addr = main_soclinux_sdram_bankmachine6_req_addr;
  assign main_soclinux_sdram_bankmachine6_cmd_buffer_sink_valid = main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_source_valid;
  assign main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_source_ready = main_soclinux_sdram_bankmachine6_cmd_buffer_sink_ready;
  assign main_soclinux_sdram_bankmachine6_cmd_buffer_sink_first = main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_source_first;
  assign main_soclinux_sdram_bankmachine6_cmd_buffer_sink_last = main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_source_last;
  assign main_soclinux_sdram_bankmachine6_cmd_buffer_sink_payload_we = main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_we;
  assign main_soclinux_sdram_bankmachine6_cmd_buffer_sink_payload_addr = main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr;
  assign main_soclinux_sdram_bankmachine6_cmd_buffer_source_ready = (main_soclinux_sdram_bankmachine6_req_wdata_ready | main_soclinux_sdram_bankmachine6_req_rdata_valid);
  assign main_soclinux_sdram_bankmachine6_req_lock = (main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_source_valid | main_soclinux_sdram_bankmachine6_cmd_buffer_source_valid);
  assign main_soclinux_sdram_bankmachine6_row_hit = (main_soclinux_sdram_bankmachine6_row == main_soclinux_sdram_bankmachine6_cmd_buffer_source_payload_addr[21:7]);
  assign main_soclinux_sdram_bankmachine6_cmd_payload_ba = 3'd6;
  always @(*) begin
    main_soclinux_sdram_bankmachine6_cmd_payload_a <= 15'd0;
    if (main_soclinux_sdram_bankmachine6_row_col_n_addr_sel) begin
      main_soclinux_sdram_bankmachine6_cmd_payload_a <= main_soclinux_sdram_bankmachine6_cmd_buffer_source_payload_addr[21:7];
    end else begin
      main_soclinux_sdram_bankmachine6_cmd_payload_a <= ((main_soclinux_sdram_bankmachine6_auto_precharge <<< 4'd10) | {
        main_soclinux_sdram_bankmachine6_cmd_buffer_source_payload_addr[6:0], {3{1'd0}}
      });
    end
  end
  assign main_soclinux_sdram_bankmachine6_twtpcon_valid = ((main_soclinux_sdram_bankmachine6_cmd_valid & main_soclinux_sdram_bankmachine6_cmd_ready) & main_soclinux_sdram_bankmachine6_cmd_payload_is_write);
  assign main_soclinux_sdram_bankmachine6_trccon_valid = ((main_soclinux_sdram_bankmachine6_cmd_valid & main_soclinux_sdram_bankmachine6_cmd_ready) & main_soclinux_sdram_bankmachine6_row_open);
  assign main_soclinux_sdram_bankmachine6_trascon_valid = ((main_soclinux_sdram_bankmachine6_cmd_valid & main_soclinux_sdram_bankmachine6_cmd_ready) & main_soclinux_sdram_bankmachine6_row_open);
  always @(*) begin
    main_soclinux_sdram_bankmachine6_auto_precharge <= 1'd0;
    if ((main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_source_valid & main_soclinux_sdram_bankmachine6_cmd_buffer_source_valid)) begin
      if ((main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[21:7] != main_soclinux_sdram_bankmachine6_cmd_buffer_source_payload_addr[21:7])) begin
        main_soclinux_sdram_bankmachine6_auto_precharge <= (main_soclinux_sdram_bankmachine6_row_close == 1'd0);
      end
    end
  end
  assign main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_din = {
    main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_fifo_in_last,
    main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_fifo_in_first,
    main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_fifo_in_payload_addr,
    main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_fifo_in_payload_we
  };
  assign {main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_fifo_out_last, main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_fifo_out_first, main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_fifo_out_payload_addr, main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_fifo_out_payload_we} = main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout;
  assign main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_sink_ready = main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_writable;
  assign main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_we = main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_sink_valid;
  assign main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_fifo_in_first = main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_sink_first;
  assign main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_fifo_in_last = main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_sink_last;
  assign main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_fifo_in_payload_we = main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_sink_payload_we;
  assign main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_fifo_in_payload_addr = main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_sink_payload_addr;
  assign main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_source_valid = main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_readable;
  assign main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_source_first = main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_fifo_out_first;
  assign main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_source_last = main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_fifo_out_last;
  assign main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_we = main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_fifo_out_payload_we;
  assign main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr = main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_fifo_out_payload_addr;
  assign main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_re = main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_source_ready;
  always @(*) begin
    main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_wrport_adr <= 3'd0;
    if (main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_replace) begin
      main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_wrport_adr <= (main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_produce - 1'd1);
    end else begin
      main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_wrport_adr <= main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_produce;
    end
  end
  assign main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_wrport_dat_w = main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_din;
  assign main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we = (main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_we & (main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_writable | main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_replace));
  assign main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_do_read = (main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_readable & main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_re);
  assign main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_rdport_adr = main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_consume;
  assign main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout = main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_rdport_dat_r;
  assign main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_writable = (main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_level != 4'd8);
  assign main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_readable = (main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_level != 1'd0);
  assign main_soclinux_sdram_bankmachine6_cmd_buffer_sink_ready = ((~main_soclinux_sdram_bankmachine6_cmd_buffer_source_valid) | main_soclinux_sdram_bankmachine6_cmd_buffer_source_ready);
  always @(*) begin
    main_soclinux_sdram_bankmachine6_cmd_valid <= 1'd0;
    main_soclinux_sdram_bankmachine6_row_open <= 1'd0;
    main_soclinux_sdram_bankmachine6_row_close <= 1'd0;
    builder_subfragments_bankmachine6_next_state <= 4'd0;
    main_soclinux_sdram_bankmachine6_cmd_payload_cas <= 1'd0;
    main_soclinux_sdram_bankmachine6_cmd_payload_ras <= 1'd0;
    main_soclinux_sdram_bankmachine6_cmd_payload_we <= 1'd0;
    main_soclinux_sdram_bankmachine6_row_col_n_addr_sel <= 1'd0;
    main_soclinux_sdram_bankmachine6_cmd_payload_is_cmd <= 1'd0;
    main_soclinux_sdram_bankmachine6_cmd_payload_is_read <= 1'd0;
    main_soclinux_sdram_bankmachine6_cmd_payload_is_write <= 1'd0;
    main_soclinux_sdram_bankmachine6_req_wdata_ready <= 1'd0;
    main_soclinux_sdram_bankmachine6_req_rdata_valid <= 1'd0;
    main_soclinux_sdram_bankmachine6_refresh_gnt <= 1'd0;
    builder_subfragments_bankmachine6_next_state <= builder_subfragments_bankmachine6_state;
    case (builder_subfragments_bankmachine6_state)
      1'd1: begin
        if ((main_soclinux_sdram_bankmachine6_twtpcon_ready & main_soclinux_sdram_bankmachine6_trascon_ready)) begin
          main_soclinux_sdram_bankmachine6_cmd_valid <= 1'd1;
          if (main_soclinux_sdram_bankmachine6_cmd_ready) begin
            builder_subfragments_bankmachine6_next_state <= 3'd5;
          end
          main_soclinux_sdram_bankmachine6_cmd_payload_ras <= 1'd1;
          main_soclinux_sdram_bankmachine6_cmd_payload_we <= 1'd1;
          main_soclinux_sdram_bankmachine6_cmd_payload_is_cmd <= 1'd1;
        end
        main_soclinux_sdram_bankmachine6_row_close <= 1'd1;
      end
      2'd2: begin
        if ((main_soclinux_sdram_bankmachine6_twtpcon_ready & main_soclinux_sdram_bankmachine6_trascon_ready)) begin
          builder_subfragments_bankmachine6_next_state <= 3'd5;
        end
        main_soclinux_sdram_bankmachine6_row_close <= 1'd1;
      end
      2'd3: begin
        if (main_soclinux_sdram_bankmachine6_trccon_ready) begin
          main_soclinux_sdram_bankmachine6_row_col_n_addr_sel <= 1'd1;
          main_soclinux_sdram_bankmachine6_row_open <= 1'd1;
          main_soclinux_sdram_bankmachine6_cmd_valid <= 1'd1;
          main_soclinux_sdram_bankmachine6_cmd_payload_is_cmd <= 1'd1;
          if (main_soclinux_sdram_bankmachine6_cmd_ready) begin
            builder_subfragments_bankmachine6_next_state <= 3'd7;
          end
          main_soclinux_sdram_bankmachine6_cmd_payload_ras <= 1'd1;
        end
      end
      3'd4: begin
        if (main_soclinux_sdram_bankmachine6_twtpcon_ready) begin
          main_soclinux_sdram_bankmachine6_refresh_gnt <= 1'd1;
        end
        main_soclinux_sdram_bankmachine6_row_close <= 1'd1;
        main_soclinux_sdram_bankmachine6_cmd_payload_is_cmd <= 1'd1;
        if ((~main_soclinux_sdram_bankmachine6_refresh_req)) begin
          builder_subfragments_bankmachine6_next_state <= 1'd0;
        end
      end
      3'd5: begin
        builder_subfragments_bankmachine6_next_state <= 3'd6;
      end
      3'd6: begin
        builder_subfragments_bankmachine6_next_state <= 2'd3;
      end
      3'd7: begin
        builder_subfragments_bankmachine6_next_state <= 4'd8;
      end
      4'd8: begin
        builder_subfragments_bankmachine6_next_state <= 1'd0;
      end
      default: begin
        if (main_soclinux_sdram_bankmachine6_refresh_req) begin
          builder_subfragments_bankmachine6_next_state <= 3'd4;
        end else begin
          if (main_soclinux_sdram_bankmachine6_cmd_buffer_source_valid) begin
            if (main_soclinux_sdram_bankmachine6_row_opened) begin
              if (main_soclinux_sdram_bankmachine6_row_hit) begin
                main_soclinux_sdram_bankmachine6_cmd_valid <= 1'd1;
                if (main_soclinux_sdram_bankmachine6_cmd_buffer_source_payload_we) begin
                  main_soclinux_sdram_bankmachine6_req_wdata_ready <= main_soclinux_sdram_bankmachine6_cmd_ready;
                  main_soclinux_sdram_bankmachine6_cmd_payload_is_write <= 1'd1;
                  main_soclinux_sdram_bankmachine6_cmd_payload_we <= 1'd1;
                end else begin
                  main_soclinux_sdram_bankmachine6_req_rdata_valid <= main_soclinux_sdram_bankmachine6_cmd_ready;
                  main_soclinux_sdram_bankmachine6_cmd_payload_is_read <= 1'd1;
                end
                main_soclinux_sdram_bankmachine6_cmd_payload_cas <= 1'd1;
                if ((main_soclinux_sdram_bankmachine6_cmd_ready & main_soclinux_sdram_bankmachine6_auto_precharge)) begin
                  builder_subfragments_bankmachine6_next_state <= 2'd2;
                end
              end else begin
                builder_subfragments_bankmachine6_next_state <= 1'd1;
              end
            end else begin
              builder_subfragments_bankmachine6_next_state <= 2'd3;
            end
          end
        end
      end
    endcase
  end
  assign main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_sink_valid = main_soclinux_sdram_bankmachine7_req_valid;
  assign main_soclinux_sdram_bankmachine7_req_ready = main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_sink_ready;
  assign main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_sink_payload_we = main_soclinux_sdram_bankmachine7_req_we;
  assign main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_sink_payload_addr = main_soclinux_sdram_bankmachine7_req_addr;
  assign main_soclinux_sdram_bankmachine7_cmd_buffer_sink_valid = main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_source_valid;
  assign main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_source_ready = main_soclinux_sdram_bankmachine7_cmd_buffer_sink_ready;
  assign main_soclinux_sdram_bankmachine7_cmd_buffer_sink_first = main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_source_first;
  assign main_soclinux_sdram_bankmachine7_cmd_buffer_sink_last = main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_source_last;
  assign main_soclinux_sdram_bankmachine7_cmd_buffer_sink_payload_we = main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_we;
  assign main_soclinux_sdram_bankmachine7_cmd_buffer_sink_payload_addr = main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr;
  assign main_soclinux_sdram_bankmachine7_cmd_buffer_source_ready = (main_soclinux_sdram_bankmachine7_req_wdata_ready | main_soclinux_sdram_bankmachine7_req_rdata_valid);
  assign main_soclinux_sdram_bankmachine7_req_lock = (main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_source_valid | main_soclinux_sdram_bankmachine7_cmd_buffer_source_valid);
  assign main_soclinux_sdram_bankmachine7_row_hit = (main_soclinux_sdram_bankmachine7_row == main_soclinux_sdram_bankmachine7_cmd_buffer_source_payload_addr[21:7]);
  assign main_soclinux_sdram_bankmachine7_cmd_payload_ba = 3'd7;
  always @(*) begin
    main_soclinux_sdram_bankmachine7_cmd_payload_a <= 15'd0;
    if (main_soclinux_sdram_bankmachine7_row_col_n_addr_sel) begin
      main_soclinux_sdram_bankmachine7_cmd_payload_a <= main_soclinux_sdram_bankmachine7_cmd_buffer_source_payload_addr[21:7];
    end else begin
      main_soclinux_sdram_bankmachine7_cmd_payload_a <= ((main_soclinux_sdram_bankmachine7_auto_precharge <<< 4'd10) | {
        main_soclinux_sdram_bankmachine7_cmd_buffer_source_payload_addr[6:0], {3{1'd0}}
      });
    end
  end
  assign main_soclinux_sdram_bankmachine7_twtpcon_valid = ((main_soclinux_sdram_bankmachine7_cmd_valid & main_soclinux_sdram_bankmachine7_cmd_ready) & main_soclinux_sdram_bankmachine7_cmd_payload_is_write);
  assign main_soclinux_sdram_bankmachine7_trccon_valid = ((main_soclinux_sdram_bankmachine7_cmd_valid & main_soclinux_sdram_bankmachine7_cmd_ready) & main_soclinux_sdram_bankmachine7_row_open);
  assign main_soclinux_sdram_bankmachine7_trascon_valid = ((main_soclinux_sdram_bankmachine7_cmd_valid & main_soclinux_sdram_bankmachine7_cmd_ready) & main_soclinux_sdram_bankmachine7_row_open);
  always @(*) begin
    main_soclinux_sdram_bankmachine7_auto_precharge <= 1'd0;
    if ((main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_source_valid & main_soclinux_sdram_bankmachine7_cmd_buffer_source_valid)) begin
      if ((main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[21:7] != main_soclinux_sdram_bankmachine7_cmd_buffer_source_payload_addr[21:7])) begin
        main_soclinux_sdram_bankmachine7_auto_precharge <= (main_soclinux_sdram_bankmachine7_row_close == 1'd0);
      end
    end
  end
  assign main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_din = {
    main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_fifo_in_last,
    main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_fifo_in_first,
    main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_fifo_in_payload_addr,
    main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_fifo_in_payload_we
  };
  assign {main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_fifo_out_last, main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_fifo_out_first, main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_fifo_out_payload_addr, main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_fifo_out_payload_we} = main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout;
  assign main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_sink_ready = main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_writable;
  assign main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_we = main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_sink_valid;
  assign main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_fifo_in_first = main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_sink_first;
  assign main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_fifo_in_last = main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_sink_last;
  assign main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_fifo_in_payload_we = main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_sink_payload_we;
  assign main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_fifo_in_payload_addr = main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_sink_payload_addr;
  assign main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_source_valid = main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_readable;
  assign main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_source_first = main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_fifo_out_first;
  assign main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_source_last = main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_fifo_out_last;
  assign main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_we = main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_fifo_out_payload_we;
  assign main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr = main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_fifo_out_payload_addr;
  assign main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_re = main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_source_ready;
  always @(*) begin
    main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_wrport_adr <= 3'd0;
    if (main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_replace) begin
      main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_wrport_adr <= (main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_produce - 1'd1);
    end else begin
      main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_wrport_adr <= main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_produce;
    end
  end
  assign main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_wrport_dat_w = main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_din;
  assign main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we = (main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_we & (main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_writable | main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_replace));
  assign main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_do_read = (main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_readable & main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_re);
  assign main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_rdport_adr = main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_consume;
  assign main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout = main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_rdport_dat_r;
  assign main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_writable = (main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_level != 4'd8);
  assign main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_readable = (main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_level != 1'd0);
  assign main_soclinux_sdram_bankmachine7_cmd_buffer_sink_ready = ((~main_soclinux_sdram_bankmachine7_cmd_buffer_source_valid) | main_soclinux_sdram_bankmachine7_cmd_buffer_source_ready);
  always @(*) begin
    main_soclinux_sdram_bankmachine7_cmd_valid <= 1'd0;
    main_soclinux_sdram_bankmachine7_row_open <= 1'd0;
    main_soclinux_sdram_bankmachine7_row_close <= 1'd0;
    builder_subfragments_bankmachine7_next_state <= 4'd0;
    main_soclinux_sdram_bankmachine7_cmd_payload_cas <= 1'd0;
    main_soclinux_sdram_bankmachine7_cmd_payload_ras <= 1'd0;
    main_soclinux_sdram_bankmachine7_cmd_payload_we <= 1'd0;
    main_soclinux_sdram_bankmachine7_row_col_n_addr_sel <= 1'd0;
    main_soclinux_sdram_bankmachine7_cmd_payload_is_cmd <= 1'd0;
    main_soclinux_sdram_bankmachine7_cmd_payload_is_read <= 1'd0;
    main_soclinux_sdram_bankmachine7_cmd_payload_is_write <= 1'd0;
    main_soclinux_sdram_bankmachine7_req_wdata_ready <= 1'd0;
    main_soclinux_sdram_bankmachine7_req_rdata_valid <= 1'd0;
    main_soclinux_sdram_bankmachine7_refresh_gnt <= 1'd0;
    builder_subfragments_bankmachine7_next_state <= builder_subfragments_bankmachine7_state;
    case (builder_subfragments_bankmachine7_state)
      1'd1: begin
        if ((main_soclinux_sdram_bankmachine7_twtpcon_ready & main_soclinux_sdram_bankmachine7_trascon_ready)) begin
          main_soclinux_sdram_bankmachine7_cmd_valid <= 1'd1;
          if (main_soclinux_sdram_bankmachine7_cmd_ready) begin
            builder_subfragments_bankmachine7_next_state <= 3'd5;
          end
          main_soclinux_sdram_bankmachine7_cmd_payload_ras <= 1'd1;
          main_soclinux_sdram_bankmachine7_cmd_payload_we <= 1'd1;
          main_soclinux_sdram_bankmachine7_cmd_payload_is_cmd <= 1'd1;
        end
        main_soclinux_sdram_bankmachine7_row_close <= 1'd1;
      end
      2'd2: begin
        if ((main_soclinux_sdram_bankmachine7_twtpcon_ready & main_soclinux_sdram_bankmachine7_trascon_ready)) begin
          builder_subfragments_bankmachine7_next_state <= 3'd5;
        end
        main_soclinux_sdram_bankmachine7_row_close <= 1'd1;
      end
      2'd3: begin
        if (main_soclinux_sdram_bankmachine7_trccon_ready) begin
          main_soclinux_sdram_bankmachine7_row_col_n_addr_sel <= 1'd1;
          main_soclinux_sdram_bankmachine7_row_open <= 1'd1;
          main_soclinux_sdram_bankmachine7_cmd_valid <= 1'd1;
          main_soclinux_sdram_bankmachine7_cmd_payload_is_cmd <= 1'd1;
          if (main_soclinux_sdram_bankmachine7_cmd_ready) begin
            builder_subfragments_bankmachine7_next_state <= 3'd7;
          end
          main_soclinux_sdram_bankmachine7_cmd_payload_ras <= 1'd1;
        end
      end
      3'd4: begin
        if (main_soclinux_sdram_bankmachine7_twtpcon_ready) begin
          main_soclinux_sdram_bankmachine7_refresh_gnt <= 1'd1;
        end
        main_soclinux_sdram_bankmachine7_row_close <= 1'd1;
        main_soclinux_sdram_bankmachine7_cmd_payload_is_cmd <= 1'd1;
        if ((~main_soclinux_sdram_bankmachine7_refresh_req)) begin
          builder_subfragments_bankmachine7_next_state <= 1'd0;
        end
      end
      3'd5: begin
        builder_subfragments_bankmachine7_next_state <= 3'd6;
      end
      3'd6: begin
        builder_subfragments_bankmachine7_next_state <= 2'd3;
      end
      3'd7: begin
        builder_subfragments_bankmachine7_next_state <= 4'd8;
      end
      4'd8: begin
        builder_subfragments_bankmachine7_next_state <= 1'd0;
      end
      default: begin
        if (main_soclinux_sdram_bankmachine7_refresh_req) begin
          builder_subfragments_bankmachine7_next_state <= 3'd4;
        end else begin
          if (main_soclinux_sdram_bankmachine7_cmd_buffer_source_valid) begin
            if (main_soclinux_sdram_bankmachine7_row_opened) begin
              if (main_soclinux_sdram_bankmachine7_row_hit) begin
                main_soclinux_sdram_bankmachine7_cmd_valid <= 1'd1;
                if (main_soclinux_sdram_bankmachine7_cmd_buffer_source_payload_we) begin
                  main_soclinux_sdram_bankmachine7_req_wdata_ready <= main_soclinux_sdram_bankmachine7_cmd_ready;
                  main_soclinux_sdram_bankmachine7_cmd_payload_is_write <= 1'd1;
                  main_soclinux_sdram_bankmachine7_cmd_payload_we <= 1'd1;
                end else begin
                  main_soclinux_sdram_bankmachine7_req_rdata_valid <= main_soclinux_sdram_bankmachine7_cmd_ready;
                  main_soclinux_sdram_bankmachine7_cmd_payload_is_read <= 1'd1;
                end
                main_soclinux_sdram_bankmachine7_cmd_payload_cas <= 1'd1;
                if ((main_soclinux_sdram_bankmachine7_cmd_ready & main_soclinux_sdram_bankmachine7_auto_precharge)) begin
                  builder_subfragments_bankmachine7_next_state <= 2'd2;
                end
              end else begin
                builder_subfragments_bankmachine7_next_state <= 1'd1;
              end
            end else begin
              builder_subfragments_bankmachine7_next_state <= 2'd3;
            end
          end
        end
      end
    endcase
  end
  assign main_soclinux_sdram_rdcmdphase = (main_a7ddrphy_rdphase_storage - 1'd1);
  assign main_soclinux_sdram_wrcmdphase = (main_a7ddrphy_wrphase_storage - 1'd1);
  assign main_soclinux_sdram_trrdcon_valid = ((main_soclinux_sdram_choose_cmd_cmd_valid & main_soclinux_sdram_choose_cmd_cmd_ready) & ((main_soclinux_sdram_choose_cmd_cmd_payload_ras & (~main_soclinux_sdram_choose_cmd_cmd_payload_cas)) & (~main_soclinux_sdram_choose_cmd_cmd_payload_we)));
  assign main_soclinux_sdram_tfawcon_valid = ((main_soclinux_sdram_choose_cmd_cmd_valid & main_soclinux_sdram_choose_cmd_cmd_ready) & ((main_soclinux_sdram_choose_cmd_cmd_payload_ras & (~main_soclinux_sdram_choose_cmd_cmd_payload_cas)) & (~main_soclinux_sdram_choose_cmd_cmd_payload_we)));
  assign main_soclinux_sdram_ras_allowed = (main_soclinux_sdram_trrdcon_ready & main_soclinux_sdram_tfawcon_ready);
  assign main_soclinux_sdram_tccdcon_valid = ((main_soclinux_sdram_choose_req_cmd_valid & main_soclinux_sdram_choose_req_cmd_ready) & (main_soclinux_sdram_choose_req_cmd_payload_is_write | main_soclinux_sdram_choose_req_cmd_payload_is_read));
  assign main_soclinux_sdram_cas_allowed = main_soclinux_sdram_tccdcon_ready;
  assign main_soclinux_sdram_twtrcon_valid = ((main_soclinux_sdram_choose_req_cmd_valid & main_soclinux_sdram_choose_req_cmd_ready) & main_soclinux_sdram_choose_req_cmd_payload_is_write);
  assign main_soclinux_sdram_read_available = ((((((((main_soclinux_sdram_bankmachine0_cmd_valid & main_soclinux_sdram_bankmachine0_cmd_payload_is_read) | (main_soclinux_sdram_bankmachine1_cmd_valid & main_soclinux_sdram_bankmachine1_cmd_payload_is_read)) | (main_soclinux_sdram_bankmachine2_cmd_valid & main_soclinux_sdram_bankmachine2_cmd_payload_is_read)) | (main_soclinux_sdram_bankmachine3_cmd_valid & main_soclinux_sdram_bankmachine3_cmd_payload_is_read)) | (main_soclinux_sdram_bankmachine4_cmd_valid & main_soclinux_sdram_bankmachine4_cmd_payload_is_read)) | (main_soclinux_sdram_bankmachine5_cmd_valid & main_soclinux_sdram_bankmachine5_cmd_payload_is_read)) | (main_soclinux_sdram_bankmachine6_cmd_valid & main_soclinux_sdram_bankmachine6_cmd_payload_is_read)) | (main_soclinux_sdram_bankmachine7_cmd_valid & main_soclinux_sdram_bankmachine7_cmd_payload_is_read));
  assign main_soclinux_sdram_write_available = ((((((((main_soclinux_sdram_bankmachine0_cmd_valid & main_soclinux_sdram_bankmachine0_cmd_payload_is_write) | (main_soclinux_sdram_bankmachine1_cmd_valid & main_soclinux_sdram_bankmachine1_cmd_payload_is_write)) | (main_soclinux_sdram_bankmachine2_cmd_valid & main_soclinux_sdram_bankmachine2_cmd_payload_is_write)) | (main_soclinux_sdram_bankmachine3_cmd_valid & main_soclinux_sdram_bankmachine3_cmd_payload_is_write)) | (main_soclinux_sdram_bankmachine4_cmd_valid & main_soclinux_sdram_bankmachine4_cmd_payload_is_write)) | (main_soclinux_sdram_bankmachine5_cmd_valid & main_soclinux_sdram_bankmachine5_cmd_payload_is_write)) | (main_soclinux_sdram_bankmachine6_cmd_valid & main_soclinux_sdram_bankmachine6_cmd_payload_is_write)) | (main_soclinux_sdram_bankmachine7_cmd_valid & main_soclinux_sdram_bankmachine7_cmd_payload_is_write));
  assign main_soclinux_sdram_max_time0 = (main_soclinux_sdram_time0 == 1'd0);
  assign main_soclinux_sdram_max_time1 = (main_soclinux_sdram_time1 == 1'd0);
  assign main_soclinux_sdram_bankmachine0_refresh_req = main_soclinux_sdram_cmd_valid;
  assign main_soclinux_sdram_bankmachine1_refresh_req = main_soclinux_sdram_cmd_valid;
  assign main_soclinux_sdram_bankmachine2_refresh_req = main_soclinux_sdram_cmd_valid;
  assign main_soclinux_sdram_bankmachine3_refresh_req = main_soclinux_sdram_cmd_valid;
  assign main_soclinux_sdram_bankmachine4_refresh_req = main_soclinux_sdram_cmd_valid;
  assign main_soclinux_sdram_bankmachine5_refresh_req = main_soclinux_sdram_cmd_valid;
  assign main_soclinux_sdram_bankmachine6_refresh_req = main_soclinux_sdram_cmd_valid;
  assign main_soclinux_sdram_bankmachine7_refresh_req = main_soclinux_sdram_cmd_valid;
  assign main_soclinux_sdram_go_to_refresh = (((((((main_soclinux_sdram_bankmachine0_refresh_gnt & main_soclinux_sdram_bankmachine1_refresh_gnt) & main_soclinux_sdram_bankmachine2_refresh_gnt) & main_soclinux_sdram_bankmachine3_refresh_gnt) & main_soclinux_sdram_bankmachine4_refresh_gnt) & main_soclinux_sdram_bankmachine5_refresh_gnt) & main_soclinux_sdram_bankmachine6_refresh_gnt) & main_soclinux_sdram_bankmachine7_refresh_gnt);
  assign main_soclinux_sdram_interface_rdata = {
    main_soclinux_sdram_dfi_p3_rddata,
    main_soclinux_sdram_dfi_p2_rddata,
    main_soclinux_sdram_dfi_p1_rddata,
    main_soclinux_sdram_dfi_p0_rddata
  };
  assign {main_soclinux_sdram_dfi_p3_wrdata, main_soclinux_sdram_dfi_p2_wrdata, main_soclinux_sdram_dfi_p1_wrdata, main_soclinux_sdram_dfi_p0_wrdata} = main_soclinux_sdram_interface_wdata;
  assign {main_soclinux_sdram_dfi_p3_wrdata_mask, main_soclinux_sdram_dfi_p2_wrdata_mask, main_soclinux_sdram_dfi_p1_wrdata_mask, main_soclinux_sdram_dfi_p0_wrdata_mask} = (~main_soclinux_sdram_interface_wdata_we);
  always @(*) begin
    main_soclinux_sdram_choose_cmd_valids <= 8'd0;
    main_soclinux_sdram_choose_cmd_valids[0] <= (main_soclinux_sdram_bankmachine0_cmd_valid & (((main_soclinux_sdram_bankmachine0_cmd_payload_is_cmd & main_soclinux_sdram_choose_cmd_want_cmds) & ((~((main_soclinux_sdram_bankmachine0_cmd_payload_ras & (~main_soclinux_sdram_bankmachine0_cmd_payload_cas)) & (~main_soclinux_sdram_bankmachine0_cmd_payload_we))) | main_soclinux_sdram_choose_cmd_want_activates)) | ((main_soclinux_sdram_bankmachine0_cmd_payload_is_read == main_soclinux_sdram_choose_cmd_want_reads) & (main_soclinux_sdram_bankmachine0_cmd_payload_is_write == main_soclinux_sdram_choose_cmd_want_writes))));
    main_soclinux_sdram_choose_cmd_valids[1] <= (main_soclinux_sdram_bankmachine1_cmd_valid & (((main_soclinux_sdram_bankmachine1_cmd_payload_is_cmd & main_soclinux_sdram_choose_cmd_want_cmds) & ((~((main_soclinux_sdram_bankmachine1_cmd_payload_ras & (~main_soclinux_sdram_bankmachine1_cmd_payload_cas)) & (~main_soclinux_sdram_bankmachine1_cmd_payload_we))) | main_soclinux_sdram_choose_cmd_want_activates)) | ((main_soclinux_sdram_bankmachine1_cmd_payload_is_read == main_soclinux_sdram_choose_cmd_want_reads) & (main_soclinux_sdram_bankmachine1_cmd_payload_is_write == main_soclinux_sdram_choose_cmd_want_writes))));
    main_soclinux_sdram_choose_cmd_valids[2] <= (main_soclinux_sdram_bankmachine2_cmd_valid & (((main_soclinux_sdram_bankmachine2_cmd_payload_is_cmd & main_soclinux_sdram_choose_cmd_want_cmds) & ((~((main_soclinux_sdram_bankmachine2_cmd_payload_ras & (~main_soclinux_sdram_bankmachine2_cmd_payload_cas)) & (~main_soclinux_sdram_bankmachine2_cmd_payload_we))) | main_soclinux_sdram_choose_cmd_want_activates)) | ((main_soclinux_sdram_bankmachine2_cmd_payload_is_read == main_soclinux_sdram_choose_cmd_want_reads) & (main_soclinux_sdram_bankmachine2_cmd_payload_is_write == main_soclinux_sdram_choose_cmd_want_writes))));
    main_soclinux_sdram_choose_cmd_valids[3] <= (main_soclinux_sdram_bankmachine3_cmd_valid & (((main_soclinux_sdram_bankmachine3_cmd_payload_is_cmd & main_soclinux_sdram_choose_cmd_want_cmds) & ((~((main_soclinux_sdram_bankmachine3_cmd_payload_ras & (~main_soclinux_sdram_bankmachine3_cmd_payload_cas)) & (~main_soclinux_sdram_bankmachine3_cmd_payload_we))) | main_soclinux_sdram_choose_cmd_want_activates)) | ((main_soclinux_sdram_bankmachine3_cmd_payload_is_read == main_soclinux_sdram_choose_cmd_want_reads) & (main_soclinux_sdram_bankmachine3_cmd_payload_is_write == main_soclinux_sdram_choose_cmd_want_writes))));
    main_soclinux_sdram_choose_cmd_valids[4] <= (main_soclinux_sdram_bankmachine4_cmd_valid & (((main_soclinux_sdram_bankmachine4_cmd_payload_is_cmd & main_soclinux_sdram_choose_cmd_want_cmds) & ((~((main_soclinux_sdram_bankmachine4_cmd_payload_ras & (~main_soclinux_sdram_bankmachine4_cmd_payload_cas)) & (~main_soclinux_sdram_bankmachine4_cmd_payload_we))) | main_soclinux_sdram_choose_cmd_want_activates)) | ((main_soclinux_sdram_bankmachine4_cmd_payload_is_read == main_soclinux_sdram_choose_cmd_want_reads) & (main_soclinux_sdram_bankmachine4_cmd_payload_is_write == main_soclinux_sdram_choose_cmd_want_writes))));
    main_soclinux_sdram_choose_cmd_valids[5] <= (main_soclinux_sdram_bankmachine5_cmd_valid & (((main_soclinux_sdram_bankmachine5_cmd_payload_is_cmd & main_soclinux_sdram_choose_cmd_want_cmds) & ((~((main_soclinux_sdram_bankmachine5_cmd_payload_ras & (~main_soclinux_sdram_bankmachine5_cmd_payload_cas)) & (~main_soclinux_sdram_bankmachine5_cmd_payload_we))) | main_soclinux_sdram_choose_cmd_want_activates)) | ((main_soclinux_sdram_bankmachine5_cmd_payload_is_read == main_soclinux_sdram_choose_cmd_want_reads) & (main_soclinux_sdram_bankmachine5_cmd_payload_is_write == main_soclinux_sdram_choose_cmd_want_writes))));
    main_soclinux_sdram_choose_cmd_valids[6] <= (main_soclinux_sdram_bankmachine6_cmd_valid & (((main_soclinux_sdram_bankmachine6_cmd_payload_is_cmd & main_soclinux_sdram_choose_cmd_want_cmds) & ((~((main_soclinux_sdram_bankmachine6_cmd_payload_ras & (~main_soclinux_sdram_bankmachine6_cmd_payload_cas)) & (~main_soclinux_sdram_bankmachine6_cmd_payload_we))) | main_soclinux_sdram_choose_cmd_want_activates)) | ((main_soclinux_sdram_bankmachine6_cmd_payload_is_read == main_soclinux_sdram_choose_cmd_want_reads) & (main_soclinux_sdram_bankmachine6_cmd_payload_is_write == main_soclinux_sdram_choose_cmd_want_writes))));
    main_soclinux_sdram_choose_cmd_valids[7] <= (main_soclinux_sdram_bankmachine7_cmd_valid & (((main_soclinux_sdram_bankmachine7_cmd_payload_is_cmd & main_soclinux_sdram_choose_cmd_want_cmds) & ((~((main_soclinux_sdram_bankmachine7_cmd_payload_ras & (~main_soclinux_sdram_bankmachine7_cmd_payload_cas)) & (~main_soclinux_sdram_bankmachine7_cmd_payload_we))) | main_soclinux_sdram_choose_cmd_want_activates)) | ((main_soclinux_sdram_bankmachine7_cmd_payload_is_read == main_soclinux_sdram_choose_cmd_want_reads) & (main_soclinux_sdram_bankmachine7_cmd_payload_is_write == main_soclinux_sdram_choose_cmd_want_writes))));
  end
  assign main_soclinux_sdram_choose_cmd_request = main_soclinux_sdram_choose_cmd_valids;
  assign main_soclinux_sdram_choose_cmd_cmd_valid = builder_rhs_array_muxed0;
  assign main_soclinux_sdram_choose_cmd_cmd_payload_a = builder_rhs_array_muxed1;
  assign main_soclinux_sdram_choose_cmd_cmd_payload_ba = builder_rhs_array_muxed2;
  assign main_soclinux_sdram_choose_cmd_cmd_payload_is_read = builder_rhs_array_muxed3;
  assign main_soclinux_sdram_choose_cmd_cmd_payload_is_write = builder_rhs_array_muxed4;
  assign main_soclinux_sdram_choose_cmd_cmd_payload_is_cmd = builder_rhs_array_muxed5;
  always @(*) begin
    main_soclinux_sdram_choose_cmd_cmd_payload_cas <= 1'd0;
    if (main_soclinux_sdram_choose_cmd_cmd_valid) begin
      main_soclinux_sdram_choose_cmd_cmd_payload_cas <= builder_t_array_muxed0;
    end
  end
  always @(*) begin
    main_soclinux_sdram_choose_cmd_cmd_payload_ras <= 1'd0;
    if (main_soclinux_sdram_choose_cmd_cmd_valid) begin
      main_soclinux_sdram_choose_cmd_cmd_payload_ras <= builder_t_array_muxed1;
    end
  end
  always @(*) begin
    main_soclinux_sdram_choose_cmd_cmd_payload_we <= 1'd0;
    if (main_soclinux_sdram_choose_cmd_cmd_valid) begin
      main_soclinux_sdram_choose_cmd_cmd_payload_we <= builder_t_array_muxed2;
    end
  end
  assign main_soclinux_sdram_choose_cmd_ce = (main_soclinux_sdram_choose_cmd_cmd_ready | (~main_soclinux_sdram_choose_cmd_cmd_valid));
  always @(*) begin
    main_soclinux_sdram_choose_req_valids <= 8'd0;
    main_soclinux_sdram_choose_req_valids[0] <= (main_soclinux_sdram_bankmachine0_cmd_valid & (((main_soclinux_sdram_bankmachine0_cmd_payload_is_cmd & main_soclinux_sdram_choose_req_want_cmds) & ((~((main_soclinux_sdram_bankmachine0_cmd_payload_ras & (~main_soclinux_sdram_bankmachine0_cmd_payload_cas)) & (~main_soclinux_sdram_bankmachine0_cmd_payload_we))) | main_soclinux_sdram_choose_req_want_activates)) | ((main_soclinux_sdram_bankmachine0_cmd_payload_is_read == main_soclinux_sdram_choose_req_want_reads) & (main_soclinux_sdram_bankmachine0_cmd_payload_is_write == main_soclinux_sdram_choose_req_want_writes))));
    main_soclinux_sdram_choose_req_valids[1] <= (main_soclinux_sdram_bankmachine1_cmd_valid & (((main_soclinux_sdram_bankmachine1_cmd_payload_is_cmd & main_soclinux_sdram_choose_req_want_cmds) & ((~((main_soclinux_sdram_bankmachine1_cmd_payload_ras & (~main_soclinux_sdram_bankmachine1_cmd_payload_cas)) & (~main_soclinux_sdram_bankmachine1_cmd_payload_we))) | main_soclinux_sdram_choose_req_want_activates)) | ((main_soclinux_sdram_bankmachine1_cmd_payload_is_read == main_soclinux_sdram_choose_req_want_reads) & (main_soclinux_sdram_bankmachine1_cmd_payload_is_write == main_soclinux_sdram_choose_req_want_writes))));
    main_soclinux_sdram_choose_req_valids[2] <= (main_soclinux_sdram_bankmachine2_cmd_valid & (((main_soclinux_sdram_bankmachine2_cmd_payload_is_cmd & main_soclinux_sdram_choose_req_want_cmds) & ((~((main_soclinux_sdram_bankmachine2_cmd_payload_ras & (~main_soclinux_sdram_bankmachine2_cmd_payload_cas)) & (~main_soclinux_sdram_bankmachine2_cmd_payload_we))) | main_soclinux_sdram_choose_req_want_activates)) | ((main_soclinux_sdram_bankmachine2_cmd_payload_is_read == main_soclinux_sdram_choose_req_want_reads) & (main_soclinux_sdram_bankmachine2_cmd_payload_is_write == main_soclinux_sdram_choose_req_want_writes))));
    main_soclinux_sdram_choose_req_valids[3] <= (main_soclinux_sdram_bankmachine3_cmd_valid & (((main_soclinux_sdram_bankmachine3_cmd_payload_is_cmd & main_soclinux_sdram_choose_req_want_cmds) & ((~((main_soclinux_sdram_bankmachine3_cmd_payload_ras & (~main_soclinux_sdram_bankmachine3_cmd_payload_cas)) & (~main_soclinux_sdram_bankmachine3_cmd_payload_we))) | main_soclinux_sdram_choose_req_want_activates)) | ((main_soclinux_sdram_bankmachine3_cmd_payload_is_read == main_soclinux_sdram_choose_req_want_reads) & (main_soclinux_sdram_bankmachine3_cmd_payload_is_write == main_soclinux_sdram_choose_req_want_writes))));
    main_soclinux_sdram_choose_req_valids[4] <= (main_soclinux_sdram_bankmachine4_cmd_valid & (((main_soclinux_sdram_bankmachine4_cmd_payload_is_cmd & main_soclinux_sdram_choose_req_want_cmds) & ((~((main_soclinux_sdram_bankmachine4_cmd_payload_ras & (~main_soclinux_sdram_bankmachine4_cmd_payload_cas)) & (~main_soclinux_sdram_bankmachine4_cmd_payload_we))) | main_soclinux_sdram_choose_req_want_activates)) | ((main_soclinux_sdram_bankmachine4_cmd_payload_is_read == main_soclinux_sdram_choose_req_want_reads) & (main_soclinux_sdram_bankmachine4_cmd_payload_is_write == main_soclinux_sdram_choose_req_want_writes))));
    main_soclinux_sdram_choose_req_valids[5] <= (main_soclinux_sdram_bankmachine5_cmd_valid & (((main_soclinux_sdram_bankmachine5_cmd_payload_is_cmd & main_soclinux_sdram_choose_req_want_cmds) & ((~((main_soclinux_sdram_bankmachine5_cmd_payload_ras & (~main_soclinux_sdram_bankmachine5_cmd_payload_cas)) & (~main_soclinux_sdram_bankmachine5_cmd_payload_we))) | main_soclinux_sdram_choose_req_want_activates)) | ((main_soclinux_sdram_bankmachine5_cmd_payload_is_read == main_soclinux_sdram_choose_req_want_reads) & (main_soclinux_sdram_bankmachine5_cmd_payload_is_write == main_soclinux_sdram_choose_req_want_writes))));
    main_soclinux_sdram_choose_req_valids[6] <= (main_soclinux_sdram_bankmachine6_cmd_valid & (((main_soclinux_sdram_bankmachine6_cmd_payload_is_cmd & main_soclinux_sdram_choose_req_want_cmds) & ((~((main_soclinux_sdram_bankmachine6_cmd_payload_ras & (~main_soclinux_sdram_bankmachine6_cmd_payload_cas)) & (~main_soclinux_sdram_bankmachine6_cmd_payload_we))) | main_soclinux_sdram_choose_req_want_activates)) | ((main_soclinux_sdram_bankmachine6_cmd_payload_is_read == main_soclinux_sdram_choose_req_want_reads) & (main_soclinux_sdram_bankmachine6_cmd_payload_is_write == main_soclinux_sdram_choose_req_want_writes))));
    main_soclinux_sdram_choose_req_valids[7] <= (main_soclinux_sdram_bankmachine7_cmd_valid & (((main_soclinux_sdram_bankmachine7_cmd_payload_is_cmd & main_soclinux_sdram_choose_req_want_cmds) & ((~((main_soclinux_sdram_bankmachine7_cmd_payload_ras & (~main_soclinux_sdram_bankmachine7_cmd_payload_cas)) & (~main_soclinux_sdram_bankmachine7_cmd_payload_we))) | main_soclinux_sdram_choose_req_want_activates)) | ((main_soclinux_sdram_bankmachine7_cmd_payload_is_read == main_soclinux_sdram_choose_req_want_reads) & (main_soclinux_sdram_bankmachine7_cmd_payload_is_write == main_soclinux_sdram_choose_req_want_writes))));
  end
  assign main_soclinux_sdram_choose_req_request = main_soclinux_sdram_choose_req_valids;
  assign main_soclinux_sdram_choose_req_cmd_valid = builder_rhs_array_muxed6;
  assign main_soclinux_sdram_choose_req_cmd_payload_a = builder_rhs_array_muxed7;
  assign main_soclinux_sdram_choose_req_cmd_payload_ba = builder_rhs_array_muxed8;
  assign main_soclinux_sdram_choose_req_cmd_payload_is_read = builder_rhs_array_muxed9;
  assign main_soclinux_sdram_choose_req_cmd_payload_is_write = builder_rhs_array_muxed10;
  assign main_soclinux_sdram_choose_req_cmd_payload_is_cmd = builder_rhs_array_muxed11;
  always @(*) begin
    main_soclinux_sdram_choose_req_cmd_payload_cas <= 1'd0;
    if (main_soclinux_sdram_choose_req_cmd_valid) begin
      main_soclinux_sdram_choose_req_cmd_payload_cas <= builder_t_array_muxed3;
    end
  end
  always @(*) begin
    main_soclinux_sdram_choose_req_cmd_payload_ras <= 1'd0;
    if (main_soclinux_sdram_choose_req_cmd_valid) begin
      main_soclinux_sdram_choose_req_cmd_payload_ras <= builder_t_array_muxed4;
    end
  end
  always @(*) begin
    main_soclinux_sdram_choose_req_cmd_payload_we <= 1'd0;
    if (main_soclinux_sdram_choose_req_cmd_valid) begin
      main_soclinux_sdram_choose_req_cmd_payload_we <= builder_t_array_muxed5;
    end
  end
  always @(*) begin
    main_soclinux_sdram_bankmachine0_cmd_ready <= 1'd0;
    if (((main_soclinux_sdram_choose_cmd_cmd_valid & main_soclinux_sdram_choose_cmd_cmd_ready) & (main_soclinux_sdram_choose_cmd_grant == 1'd0))) begin
      main_soclinux_sdram_bankmachine0_cmd_ready <= 1'd1;
    end
    if (((main_soclinux_sdram_choose_req_cmd_valid & main_soclinux_sdram_choose_req_cmd_ready) & (main_soclinux_sdram_choose_req_grant == 1'd0))) begin
      main_soclinux_sdram_bankmachine0_cmd_ready <= 1'd1;
    end
  end
  always @(*) begin
    main_soclinux_sdram_bankmachine1_cmd_ready <= 1'd0;
    if (((main_soclinux_sdram_choose_cmd_cmd_valid & main_soclinux_sdram_choose_cmd_cmd_ready) & (main_soclinux_sdram_choose_cmd_grant == 1'd1))) begin
      main_soclinux_sdram_bankmachine1_cmd_ready <= 1'd1;
    end
    if (((main_soclinux_sdram_choose_req_cmd_valid & main_soclinux_sdram_choose_req_cmd_ready) & (main_soclinux_sdram_choose_req_grant == 1'd1))) begin
      main_soclinux_sdram_bankmachine1_cmd_ready <= 1'd1;
    end
  end
  always @(*) begin
    main_soclinux_sdram_bankmachine2_cmd_ready <= 1'd0;
    if (((main_soclinux_sdram_choose_cmd_cmd_valid & main_soclinux_sdram_choose_cmd_cmd_ready) & (main_soclinux_sdram_choose_cmd_grant == 2'd2))) begin
      main_soclinux_sdram_bankmachine2_cmd_ready <= 1'd1;
    end
    if (((main_soclinux_sdram_choose_req_cmd_valid & main_soclinux_sdram_choose_req_cmd_ready) & (main_soclinux_sdram_choose_req_grant == 2'd2))) begin
      main_soclinux_sdram_bankmachine2_cmd_ready <= 1'd1;
    end
  end
  always @(*) begin
    main_soclinux_sdram_bankmachine3_cmd_ready <= 1'd0;
    if (((main_soclinux_sdram_choose_cmd_cmd_valid & main_soclinux_sdram_choose_cmd_cmd_ready) & (main_soclinux_sdram_choose_cmd_grant == 2'd3))) begin
      main_soclinux_sdram_bankmachine3_cmd_ready <= 1'd1;
    end
    if (((main_soclinux_sdram_choose_req_cmd_valid & main_soclinux_sdram_choose_req_cmd_ready) & (main_soclinux_sdram_choose_req_grant == 2'd3))) begin
      main_soclinux_sdram_bankmachine3_cmd_ready <= 1'd1;
    end
  end
  always @(*) begin
    main_soclinux_sdram_bankmachine4_cmd_ready <= 1'd0;
    if (((main_soclinux_sdram_choose_cmd_cmd_valid & main_soclinux_sdram_choose_cmd_cmd_ready) & (main_soclinux_sdram_choose_cmd_grant == 3'd4))) begin
      main_soclinux_sdram_bankmachine4_cmd_ready <= 1'd1;
    end
    if (((main_soclinux_sdram_choose_req_cmd_valid & main_soclinux_sdram_choose_req_cmd_ready) & (main_soclinux_sdram_choose_req_grant == 3'd4))) begin
      main_soclinux_sdram_bankmachine4_cmd_ready <= 1'd1;
    end
  end
  always @(*) begin
    main_soclinux_sdram_bankmachine5_cmd_ready <= 1'd0;
    if (((main_soclinux_sdram_choose_cmd_cmd_valid & main_soclinux_sdram_choose_cmd_cmd_ready) & (main_soclinux_sdram_choose_cmd_grant == 3'd5))) begin
      main_soclinux_sdram_bankmachine5_cmd_ready <= 1'd1;
    end
    if (((main_soclinux_sdram_choose_req_cmd_valid & main_soclinux_sdram_choose_req_cmd_ready) & (main_soclinux_sdram_choose_req_grant == 3'd5))) begin
      main_soclinux_sdram_bankmachine5_cmd_ready <= 1'd1;
    end
  end
  always @(*) begin
    main_soclinux_sdram_bankmachine6_cmd_ready <= 1'd0;
    if (((main_soclinux_sdram_choose_cmd_cmd_valid & main_soclinux_sdram_choose_cmd_cmd_ready) & (main_soclinux_sdram_choose_cmd_grant == 3'd6))) begin
      main_soclinux_sdram_bankmachine6_cmd_ready <= 1'd1;
    end
    if (((main_soclinux_sdram_choose_req_cmd_valid & main_soclinux_sdram_choose_req_cmd_ready) & (main_soclinux_sdram_choose_req_grant == 3'd6))) begin
      main_soclinux_sdram_bankmachine6_cmd_ready <= 1'd1;
    end
  end
  always @(*) begin
    main_soclinux_sdram_bankmachine7_cmd_ready <= 1'd0;
    if (((main_soclinux_sdram_choose_cmd_cmd_valid & main_soclinux_sdram_choose_cmd_cmd_ready) & (main_soclinux_sdram_choose_cmd_grant == 3'd7))) begin
      main_soclinux_sdram_bankmachine7_cmd_ready <= 1'd1;
    end
    if (((main_soclinux_sdram_choose_req_cmd_valid & main_soclinux_sdram_choose_req_cmd_ready) & (main_soclinux_sdram_choose_req_grant == 3'd7))) begin
      main_soclinux_sdram_bankmachine7_cmd_ready <= 1'd1;
    end
  end
  assign main_soclinux_sdram_choose_req_ce = (main_soclinux_sdram_choose_req_cmd_ready | (~main_soclinux_sdram_choose_req_cmd_valid));
  assign main_soclinux_sdram_dfi_p0_reset_n = 1'd1;
  assign main_soclinux_sdram_dfi_p0_cke = {1{main_soclinux_sdram_steerer0}};
  assign main_soclinux_sdram_dfi_p0_odt = {1{main_soclinux_sdram_steerer1}};
  assign main_soclinux_sdram_dfi_p1_reset_n = 1'd1;
  assign main_soclinux_sdram_dfi_p1_cke = {1{main_soclinux_sdram_steerer2}};
  assign main_soclinux_sdram_dfi_p1_odt = {1{main_soclinux_sdram_steerer3}};
  assign main_soclinux_sdram_dfi_p2_reset_n = 1'd1;
  assign main_soclinux_sdram_dfi_p2_cke = {1{main_soclinux_sdram_steerer4}};
  assign main_soclinux_sdram_dfi_p2_odt = {1{main_soclinux_sdram_steerer5}};
  assign main_soclinux_sdram_dfi_p3_reset_n = 1'd1;
  assign main_soclinux_sdram_dfi_p3_cke = {1{main_soclinux_sdram_steerer6}};
  assign main_soclinux_sdram_dfi_p3_odt = {1{main_soclinux_sdram_steerer7}};
  assign main_soclinux_sdram_tfawcon_count = ((((main_soclinux_sdram_tfawcon_window[0] + main_soclinux_sdram_tfawcon_window[1]) + main_soclinux_sdram_tfawcon_window[2]) + main_soclinux_sdram_tfawcon_window[3]) + main_soclinux_sdram_tfawcon_window[4]);
  always @(*) begin
    main_soclinux_sdram_choose_cmd_want_activates <= 1'd0;
    main_soclinux_sdram_steerer_sel3 <= 2'd0;
    main_soclinux_sdram_en0 <= 1'd0;
    main_soclinux_sdram_choose_cmd_cmd_ready <= 1'd0;
    main_soclinux_sdram_choose_req_want_reads <= 1'd0;
    main_soclinux_sdram_choose_req_want_writes <= 1'd0;
    builder_subfragments_multiplexer_next_state <= 4'd0;
    main_soclinux_sdram_choose_req_cmd_ready <= 1'd0;
    main_soclinux_sdram_en1 <= 1'd0;
    main_soclinux_sdram_steerer_sel0 <= 2'd0;
    main_soclinux_sdram_cmd_ready <= 1'd0;
    main_soclinux_sdram_steerer_sel1 <= 2'd0;
    main_soclinux_sdram_steerer_sel2 <= 2'd0;
    builder_subfragments_multiplexer_next_state <= builder_subfragments_multiplexer_state;
    case (builder_subfragments_multiplexer_state)
      1'd1: begin
        main_soclinux_sdram_en1 <= 1'd1;
        main_soclinux_sdram_choose_req_want_writes <= 1'd1;
        if (1'd0) begin
          main_soclinux_sdram_choose_req_cmd_ready <= (main_soclinux_sdram_cas_allowed & ((~((main_soclinux_sdram_choose_req_cmd_payload_ras & (~main_soclinux_sdram_choose_req_cmd_payload_cas)) & (~main_soclinux_sdram_choose_req_cmd_payload_we))) | main_soclinux_sdram_ras_allowed));
        end else begin
          main_soclinux_sdram_choose_cmd_want_activates <= main_soclinux_sdram_ras_allowed;
          main_soclinux_sdram_choose_cmd_cmd_ready <= ((~((main_soclinux_sdram_choose_cmd_cmd_payload_ras & (~main_soclinux_sdram_choose_cmd_cmd_payload_cas)) & (~main_soclinux_sdram_choose_cmd_cmd_payload_we))) | main_soclinux_sdram_ras_allowed);
          main_soclinux_sdram_choose_req_cmd_ready <= main_soclinux_sdram_cas_allowed;
        end
        main_soclinux_sdram_steerer_sel0 <= 1'd0;
        if ((main_a7ddrphy_wrphase_storage == 1'd0)) begin
          main_soclinux_sdram_steerer_sel0 <= 2'd2;
        end
        if ((main_soclinux_sdram_wrcmdphase == 1'd0)) begin
          main_soclinux_sdram_steerer_sel0 <= 1'd1;
        end
        main_soclinux_sdram_steerer_sel1 <= 1'd0;
        if ((main_a7ddrphy_wrphase_storage == 1'd1)) begin
          main_soclinux_sdram_steerer_sel1 <= 2'd2;
        end
        if ((main_soclinux_sdram_wrcmdphase == 1'd1)) begin
          main_soclinux_sdram_steerer_sel1 <= 1'd1;
        end
        main_soclinux_sdram_steerer_sel2 <= 1'd0;
        if ((main_a7ddrphy_wrphase_storage == 2'd2)) begin
          main_soclinux_sdram_steerer_sel2 <= 2'd2;
        end
        if ((main_soclinux_sdram_wrcmdphase == 2'd2)) begin
          main_soclinux_sdram_steerer_sel2 <= 1'd1;
        end
        main_soclinux_sdram_steerer_sel3 <= 1'd0;
        if ((main_a7ddrphy_wrphase_storage == 2'd3)) begin
          main_soclinux_sdram_steerer_sel3 <= 2'd2;
        end
        if ((main_soclinux_sdram_wrcmdphase == 2'd3)) begin
          main_soclinux_sdram_steerer_sel3 <= 1'd1;
        end
        if (main_soclinux_sdram_read_available) begin
          if (((~main_soclinux_sdram_write_available) | main_soclinux_sdram_max_time1)) begin
            builder_subfragments_multiplexer_next_state <= 2'd3;
          end
        end
        if (main_soclinux_sdram_go_to_refresh) begin
          builder_subfragments_multiplexer_next_state <= 2'd2;
        end
      end
      2'd2: begin
        main_soclinux_sdram_steerer_sel0 <= 2'd3;
        main_soclinux_sdram_cmd_ready <= 1'd1;
        if (main_soclinux_sdram_cmd_last) begin
          builder_subfragments_multiplexer_next_state <= 1'd0;
        end
      end
      2'd3: begin
        if (main_soclinux_sdram_twtrcon_ready) begin
          builder_subfragments_multiplexer_next_state <= 1'd0;
        end
      end
      3'd4: begin
        builder_subfragments_multiplexer_next_state <= 3'd5;
      end
      3'd5: begin
        builder_subfragments_multiplexer_next_state <= 3'd6;
      end
      3'd6: begin
        builder_subfragments_multiplexer_next_state <= 3'd7;
      end
      3'd7: begin
        builder_subfragments_multiplexer_next_state <= 4'd8;
      end
      4'd8: begin
        builder_subfragments_multiplexer_next_state <= 4'd9;
      end
      4'd9: begin
        builder_subfragments_multiplexer_next_state <= 4'd10;
      end
      4'd10: begin
        builder_subfragments_multiplexer_next_state <= 1'd1;
      end
      default: begin
        main_soclinux_sdram_en0 <= 1'd1;
        main_soclinux_sdram_choose_req_want_reads <= 1'd1;
        if (1'd0) begin
          main_soclinux_sdram_choose_req_cmd_ready <= (main_soclinux_sdram_cas_allowed & ((~((main_soclinux_sdram_choose_req_cmd_payload_ras & (~main_soclinux_sdram_choose_req_cmd_payload_cas)) & (~main_soclinux_sdram_choose_req_cmd_payload_we))) | main_soclinux_sdram_ras_allowed));
        end else begin
          main_soclinux_sdram_choose_cmd_want_activates <= main_soclinux_sdram_ras_allowed;
          main_soclinux_sdram_choose_cmd_cmd_ready <= ((~((main_soclinux_sdram_choose_cmd_cmd_payload_ras & (~main_soclinux_sdram_choose_cmd_cmd_payload_cas)) & (~main_soclinux_sdram_choose_cmd_cmd_payload_we))) | main_soclinux_sdram_ras_allowed);
          main_soclinux_sdram_choose_req_cmd_ready <= main_soclinux_sdram_cas_allowed;
        end
        main_soclinux_sdram_steerer_sel0 <= 1'd0;
        if ((main_a7ddrphy_rdphase_storage == 1'd0)) begin
          main_soclinux_sdram_steerer_sel0 <= 2'd2;
        end
        if ((main_soclinux_sdram_rdcmdphase == 1'd0)) begin
          main_soclinux_sdram_steerer_sel0 <= 1'd1;
        end
        main_soclinux_sdram_steerer_sel1 <= 1'd0;
        if ((main_a7ddrphy_rdphase_storage == 1'd1)) begin
          main_soclinux_sdram_steerer_sel1 <= 2'd2;
        end
        if ((main_soclinux_sdram_rdcmdphase == 1'd1)) begin
          main_soclinux_sdram_steerer_sel1 <= 1'd1;
        end
        main_soclinux_sdram_steerer_sel2 <= 1'd0;
        if ((main_a7ddrphy_rdphase_storage == 2'd2)) begin
          main_soclinux_sdram_steerer_sel2 <= 2'd2;
        end
        if ((main_soclinux_sdram_rdcmdphase == 2'd2)) begin
          main_soclinux_sdram_steerer_sel2 <= 1'd1;
        end
        main_soclinux_sdram_steerer_sel3 <= 1'd0;
        if ((main_a7ddrphy_rdphase_storage == 2'd3)) begin
          main_soclinux_sdram_steerer_sel3 <= 2'd2;
        end
        if ((main_soclinux_sdram_rdcmdphase == 2'd3)) begin
          main_soclinux_sdram_steerer_sel3 <= 1'd1;
        end
        if (main_soclinux_sdram_write_available) begin
          if (((~main_soclinux_sdram_read_available) | main_soclinux_sdram_max_time0)) begin
            builder_subfragments_multiplexer_next_state <= 3'd4;
          end
        end
        if (main_soclinux_sdram_go_to_refresh) begin
          builder_subfragments_multiplexer_next_state <= 2'd2;
        end
      end
    endcase
  end
  assign builder_subfragments_roundrobin0_request = {
    (((main_soclinux_port_cmd_payload_addr[9:7] == 1'd0) & (~(((((((builder_subfragments_locked0 | (main_soclinux_sdram_interface_bank1_lock & (builder_subfragments_roundrobin1_grant == 1'd0))) | (main_soclinux_sdram_interface_bank2_lock & (builder_subfragments_roundrobin2_grant == 1'd0))) | (main_soclinux_sdram_interface_bank3_lock & (builder_subfragments_roundrobin3_grant == 1'd0))) | (main_soclinux_sdram_interface_bank4_lock & (builder_subfragments_roundrobin4_grant == 1'd0))) | (main_soclinux_sdram_interface_bank5_lock & (builder_subfragments_roundrobin5_grant == 1'd0))) | (main_soclinux_sdram_interface_bank6_lock & (builder_subfragments_roundrobin6_grant == 1'd0))) | (main_soclinux_sdram_interface_bank7_lock & (builder_subfragments_roundrobin7_grant == 1'd0))))) & main_soclinux_port_cmd_valid)
  };
  assign builder_subfragments_roundrobin0_ce = ((~main_soclinux_sdram_interface_bank0_valid) & (~main_soclinux_sdram_interface_bank0_lock));
  assign main_soclinux_sdram_interface_bank0_addr = builder_rhs_array_muxed12;
  assign main_soclinux_sdram_interface_bank0_we = builder_rhs_array_muxed13;
  assign main_soclinux_sdram_interface_bank0_valid = builder_rhs_array_muxed14;
  assign builder_subfragments_roundrobin1_request = {
    (((main_soclinux_port_cmd_payload_addr[9:7] == 1'd1) & (~(((((((builder_subfragments_locked1 | (main_soclinux_sdram_interface_bank0_lock & (builder_subfragments_roundrobin0_grant == 1'd0))) | (main_soclinux_sdram_interface_bank2_lock & (builder_subfragments_roundrobin2_grant == 1'd0))) | (main_soclinux_sdram_interface_bank3_lock & (builder_subfragments_roundrobin3_grant == 1'd0))) | (main_soclinux_sdram_interface_bank4_lock & (builder_subfragments_roundrobin4_grant == 1'd0))) | (main_soclinux_sdram_interface_bank5_lock & (builder_subfragments_roundrobin5_grant == 1'd0))) | (main_soclinux_sdram_interface_bank6_lock & (builder_subfragments_roundrobin6_grant == 1'd0))) | (main_soclinux_sdram_interface_bank7_lock & (builder_subfragments_roundrobin7_grant == 1'd0))))) & main_soclinux_port_cmd_valid)
  };
  assign builder_subfragments_roundrobin1_ce = ((~main_soclinux_sdram_interface_bank1_valid) & (~main_soclinux_sdram_interface_bank1_lock));
  assign main_soclinux_sdram_interface_bank1_addr = builder_rhs_array_muxed15;
  assign main_soclinux_sdram_interface_bank1_we = builder_rhs_array_muxed16;
  assign main_soclinux_sdram_interface_bank1_valid = builder_rhs_array_muxed17;
  assign builder_subfragments_roundrobin2_request = {
    (((main_soclinux_port_cmd_payload_addr[9:7] == 2'd2) & (~(((((((builder_subfragments_locked2 | (main_soclinux_sdram_interface_bank0_lock & (builder_subfragments_roundrobin0_grant == 1'd0))) | (main_soclinux_sdram_interface_bank1_lock & (builder_subfragments_roundrobin1_grant == 1'd0))) | (main_soclinux_sdram_interface_bank3_lock & (builder_subfragments_roundrobin3_grant == 1'd0))) | (main_soclinux_sdram_interface_bank4_lock & (builder_subfragments_roundrobin4_grant == 1'd0))) | (main_soclinux_sdram_interface_bank5_lock & (builder_subfragments_roundrobin5_grant == 1'd0))) | (main_soclinux_sdram_interface_bank6_lock & (builder_subfragments_roundrobin6_grant == 1'd0))) | (main_soclinux_sdram_interface_bank7_lock & (builder_subfragments_roundrobin7_grant == 1'd0))))) & main_soclinux_port_cmd_valid)
  };
  assign builder_subfragments_roundrobin2_ce = ((~main_soclinux_sdram_interface_bank2_valid) & (~main_soclinux_sdram_interface_bank2_lock));
  assign main_soclinux_sdram_interface_bank2_addr = builder_rhs_array_muxed18;
  assign main_soclinux_sdram_interface_bank2_we = builder_rhs_array_muxed19;
  assign main_soclinux_sdram_interface_bank2_valid = builder_rhs_array_muxed20;
  assign builder_subfragments_roundrobin3_request = {
    (((main_soclinux_port_cmd_payload_addr[9:7] == 2'd3) & (~(((((((builder_subfragments_locked3 | (main_soclinux_sdram_interface_bank0_lock & (builder_subfragments_roundrobin0_grant == 1'd0))) | (main_soclinux_sdram_interface_bank1_lock & (builder_subfragments_roundrobin1_grant == 1'd0))) | (main_soclinux_sdram_interface_bank2_lock & (builder_subfragments_roundrobin2_grant == 1'd0))) | (main_soclinux_sdram_interface_bank4_lock & (builder_subfragments_roundrobin4_grant == 1'd0))) | (main_soclinux_sdram_interface_bank5_lock & (builder_subfragments_roundrobin5_grant == 1'd0))) | (main_soclinux_sdram_interface_bank6_lock & (builder_subfragments_roundrobin6_grant == 1'd0))) | (main_soclinux_sdram_interface_bank7_lock & (builder_subfragments_roundrobin7_grant == 1'd0))))) & main_soclinux_port_cmd_valid)
  };
  assign builder_subfragments_roundrobin3_ce = ((~main_soclinux_sdram_interface_bank3_valid) & (~main_soclinux_sdram_interface_bank3_lock));
  assign main_soclinux_sdram_interface_bank3_addr = builder_rhs_array_muxed21;
  assign main_soclinux_sdram_interface_bank3_we = builder_rhs_array_muxed22;
  assign main_soclinux_sdram_interface_bank3_valid = builder_rhs_array_muxed23;
  assign builder_subfragments_roundrobin4_request = {
    (((main_soclinux_port_cmd_payload_addr[9:7] == 3'd4) & (~(((((((builder_subfragments_locked4 | (main_soclinux_sdram_interface_bank0_lock & (builder_subfragments_roundrobin0_grant == 1'd0))) | (main_soclinux_sdram_interface_bank1_lock & (builder_subfragments_roundrobin1_grant == 1'd0))) | (main_soclinux_sdram_interface_bank2_lock & (builder_subfragments_roundrobin2_grant == 1'd0))) | (main_soclinux_sdram_interface_bank3_lock & (builder_subfragments_roundrobin3_grant == 1'd0))) | (main_soclinux_sdram_interface_bank5_lock & (builder_subfragments_roundrobin5_grant == 1'd0))) | (main_soclinux_sdram_interface_bank6_lock & (builder_subfragments_roundrobin6_grant == 1'd0))) | (main_soclinux_sdram_interface_bank7_lock & (builder_subfragments_roundrobin7_grant == 1'd0))))) & main_soclinux_port_cmd_valid)
  };
  assign builder_subfragments_roundrobin4_ce = ((~main_soclinux_sdram_interface_bank4_valid) & (~main_soclinux_sdram_interface_bank4_lock));
  assign main_soclinux_sdram_interface_bank4_addr = builder_rhs_array_muxed24;
  assign main_soclinux_sdram_interface_bank4_we = builder_rhs_array_muxed25;
  assign main_soclinux_sdram_interface_bank4_valid = builder_rhs_array_muxed26;
  assign builder_subfragments_roundrobin5_request = {
    (((main_soclinux_port_cmd_payload_addr[9:7] == 3'd5) & (~(((((((builder_subfragments_locked5 | (main_soclinux_sdram_interface_bank0_lock & (builder_subfragments_roundrobin0_grant == 1'd0))) | (main_soclinux_sdram_interface_bank1_lock & (builder_subfragments_roundrobin1_grant == 1'd0))) | (main_soclinux_sdram_interface_bank2_lock & (builder_subfragments_roundrobin2_grant == 1'd0))) | (main_soclinux_sdram_interface_bank3_lock & (builder_subfragments_roundrobin3_grant == 1'd0))) | (main_soclinux_sdram_interface_bank4_lock & (builder_subfragments_roundrobin4_grant == 1'd0))) | (main_soclinux_sdram_interface_bank6_lock & (builder_subfragments_roundrobin6_grant == 1'd0))) | (main_soclinux_sdram_interface_bank7_lock & (builder_subfragments_roundrobin7_grant == 1'd0))))) & main_soclinux_port_cmd_valid)
  };
  assign builder_subfragments_roundrobin5_ce = ((~main_soclinux_sdram_interface_bank5_valid) & (~main_soclinux_sdram_interface_bank5_lock));
  assign main_soclinux_sdram_interface_bank5_addr = builder_rhs_array_muxed27;
  assign main_soclinux_sdram_interface_bank5_we = builder_rhs_array_muxed28;
  assign main_soclinux_sdram_interface_bank5_valid = builder_rhs_array_muxed29;
  assign builder_subfragments_roundrobin6_request = {
    (((main_soclinux_port_cmd_payload_addr[9:7] == 3'd6) & (~(((((((builder_subfragments_locked6 | (main_soclinux_sdram_interface_bank0_lock & (builder_subfragments_roundrobin0_grant == 1'd0))) | (main_soclinux_sdram_interface_bank1_lock & (builder_subfragments_roundrobin1_grant == 1'd0))) | (main_soclinux_sdram_interface_bank2_lock & (builder_subfragments_roundrobin2_grant == 1'd0))) | (main_soclinux_sdram_interface_bank3_lock & (builder_subfragments_roundrobin3_grant == 1'd0))) | (main_soclinux_sdram_interface_bank4_lock & (builder_subfragments_roundrobin4_grant == 1'd0))) | (main_soclinux_sdram_interface_bank5_lock & (builder_subfragments_roundrobin5_grant == 1'd0))) | (main_soclinux_sdram_interface_bank7_lock & (builder_subfragments_roundrobin7_grant == 1'd0))))) & main_soclinux_port_cmd_valid)
  };
  assign builder_subfragments_roundrobin6_ce = ((~main_soclinux_sdram_interface_bank6_valid) & (~main_soclinux_sdram_interface_bank6_lock));
  assign main_soclinux_sdram_interface_bank6_addr = builder_rhs_array_muxed30;
  assign main_soclinux_sdram_interface_bank6_we = builder_rhs_array_muxed31;
  assign main_soclinux_sdram_interface_bank6_valid = builder_rhs_array_muxed32;
  assign builder_subfragments_roundrobin7_request = {
    (((main_soclinux_port_cmd_payload_addr[9:7] == 3'd7) & (~(((((((builder_subfragments_locked7 | (main_soclinux_sdram_interface_bank0_lock & (builder_subfragments_roundrobin0_grant == 1'd0))) | (main_soclinux_sdram_interface_bank1_lock & (builder_subfragments_roundrobin1_grant == 1'd0))) | (main_soclinux_sdram_interface_bank2_lock & (builder_subfragments_roundrobin2_grant == 1'd0))) | (main_soclinux_sdram_interface_bank3_lock & (builder_subfragments_roundrobin3_grant == 1'd0))) | (main_soclinux_sdram_interface_bank4_lock & (builder_subfragments_roundrobin4_grant == 1'd0))) | (main_soclinux_sdram_interface_bank5_lock & (builder_subfragments_roundrobin5_grant == 1'd0))) | (main_soclinux_sdram_interface_bank6_lock & (builder_subfragments_roundrobin6_grant == 1'd0))))) & main_soclinux_port_cmd_valid)
  };
  assign builder_subfragments_roundrobin7_ce = ((~main_soclinux_sdram_interface_bank7_valid) & (~main_soclinux_sdram_interface_bank7_lock));
  assign main_soclinux_sdram_interface_bank7_addr = builder_rhs_array_muxed33;
  assign main_soclinux_sdram_interface_bank7_we = builder_rhs_array_muxed34;
  assign main_soclinux_sdram_interface_bank7_valid = builder_rhs_array_muxed35;
  assign main_soclinux_port_cmd_ready = ((((((((1'd0 | (((builder_subfragments_roundrobin0_grant == 1'd0) & ((main_soclinux_port_cmd_payload_addr[9:7] == 1'd0) & (~(((((((builder_subfragments_locked0 | (main_soclinux_sdram_interface_bank1_lock & (builder_subfragments_roundrobin1_grant == 1'd0))) | (main_soclinux_sdram_interface_bank2_lock & (builder_subfragments_roundrobin2_grant == 1'd0))) | (main_soclinux_sdram_interface_bank3_lock & (builder_subfragments_roundrobin3_grant == 1'd0))) | (main_soclinux_sdram_interface_bank4_lock & (builder_subfragments_roundrobin4_grant == 1'd0))) | (main_soclinux_sdram_interface_bank5_lock & (builder_subfragments_roundrobin5_grant == 1'd0))) | (main_soclinux_sdram_interface_bank6_lock & (builder_subfragments_roundrobin6_grant == 1'd0))) | (main_soclinux_sdram_interface_bank7_lock & (builder_subfragments_roundrobin7_grant == 1'd0)))))) & main_soclinux_sdram_interface_bank0_ready)) | (((builder_subfragments_roundrobin1_grant == 1'd0) & ((main_soclinux_port_cmd_payload_addr[9:7] == 1'd1) & (~(((((((builder_subfragments_locked1 | (main_soclinux_sdram_interface_bank0_lock & (builder_subfragments_roundrobin0_grant == 1'd0))) | (main_soclinux_sdram_interface_bank2_lock & (builder_subfragments_roundrobin2_grant == 1'd0))) | (main_soclinux_sdram_interface_bank3_lock & (builder_subfragments_roundrobin3_grant == 1'd0))) | (main_soclinux_sdram_interface_bank4_lock & (builder_subfragments_roundrobin4_grant == 1'd0))) | (main_soclinux_sdram_interface_bank5_lock & (builder_subfragments_roundrobin5_grant == 1'd0))) | (main_soclinux_sdram_interface_bank6_lock & (builder_subfragments_roundrobin6_grant == 1'd0))) | (main_soclinux_sdram_interface_bank7_lock & (builder_subfragments_roundrobin7_grant == 1'd0)))))) & main_soclinux_sdram_interface_bank1_ready)) | (((builder_subfragments_roundrobin2_grant == 1'd0) & ((main_soclinux_port_cmd_payload_addr[9:7] == 2'd2) & (~(((((((builder_subfragments_locked2 | (main_soclinux_sdram_interface_bank0_lock & (builder_subfragments_roundrobin0_grant == 1'd0))) | (main_soclinux_sdram_interface_bank1_lock & (builder_subfragments_roundrobin1_grant == 1'd0))) | (main_soclinux_sdram_interface_bank3_lock & (builder_subfragments_roundrobin3_grant == 1'd0))) | (main_soclinux_sdram_interface_bank4_lock & (builder_subfragments_roundrobin4_grant == 1'd0))) | (main_soclinux_sdram_interface_bank5_lock & (builder_subfragments_roundrobin5_grant == 1'd0))) | (main_soclinux_sdram_interface_bank6_lock & (builder_subfragments_roundrobin6_grant == 1'd0))) | (main_soclinux_sdram_interface_bank7_lock & (builder_subfragments_roundrobin7_grant == 1'd0)))))) & main_soclinux_sdram_interface_bank2_ready)) | (((builder_subfragments_roundrobin3_grant == 1'd0) & ((main_soclinux_port_cmd_payload_addr[9:7] == 2'd3) & (~(((((((builder_subfragments_locked3 | (main_soclinux_sdram_interface_bank0_lock & (builder_subfragments_roundrobin0_grant == 1'd0))) | (main_soclinux_sdram_interface_bank1_lock & (builder_subfragments_roundrobin1_grant == 1'd0))) | (main_soclinux_sdram_interface_bank2_lock & (builder_subfragments_roundrobin2_grant == 1'd0))) | (main_soclinux_sdram_interface_bank4_lock & (builder_subfragments_roundrobin4_grant == 1'd0))) | (main_soclinux_sdram_interface_bank5_lock & (builder_subfragments_roundrobin5_grant == 1'd0))) | (main_soclinux_sdram_interface_bank6_lock & (builder_subfragments_roundrobin6_grant == 1'd0))) | (main_soclinux_sdram_interface_bank7_lock & (builder_subfragments_roundrobin7_grant == 1'd0)))))) & main_soclinux_sdram_interface_bank3_ready)) | (((builder_subfragments_roundrobin4_grant == 1'd0) & ((main_soclinux_port_cmd_payload_addr[9:7] == 3'd4) & (~(((((((builder_subfragments_locked4 | (main_soclinux_sdram_interface_bank0_lock & (builder_subfragments_roundrobin0_grant == 1'd0))) | (main_soclinux_sdram_interface_bank1_lock & (builder_subfragments_roundrobin1_grant == 1'd0))) | (main_soclinux_sdram_interface_bank2_lock & (builder_subfragments_roundrobin2_grant == 1'd0))) | (main_soclinux_sdram_interface_bank3_lock & (builder_subfragments_roundrobin3_grant == 1'd0))) | (main_soclinux_sdram_interface_bank5_lock & (builder_subfragments_roundrobin5_grant == 1'd0))) | (main_soclinux_sdram_interface_bank6_lock & (builder_subfragments_roundrobin6_grant == 1'd0))) | (main_soclinux_sdram_interface_bank7_lock & (builder_subfragments_roundrobin7_grant == 1'd0)))))) & main_soclinux_sdram_interface_bank4_ready)) | (((builder_subfragments_roundrobin5_grant == 1'd0) & ((main_soclinux_port_cmd_payload_addr[9:7] == 3'd5) & (~(((((((builder_subfragments_locked5 | (main_soclinux_sdram_interface_bank0_lock & (builder_subfragments_roundrobin0_grant == 1'd0))) | (main_soclinux_sdram_interface_bank1_lock & (builder_subfragments_roundrobin1_grant == 1'd0))) | (main_soclinux_sdram_interface_bank2_lock & (builder_subfragments_roundrobin2_grant == 1'd0))) | (main_soclinux_sdram_interface_bank3_lock & (builder_subfragments_roundrobin3_grant == 1'd0))) | (main_soclinux_sdram_interface_bank4_lock & (builder_subfragments_roundrobin4_grant == 1'd0))) | (main_soclinux_sdram_interface_bank6_lock & (builder_subfragments_roundrobin6_grant == 1'd0))) | (main_soclinux_sdram_interface_bank7_lock & (builder_subfragments_roundrobin7_grant == 1'd0)))))) & main_soclinux_sdram_interface_bank5_ready)) | (((builder_subfragments_roundrobin6_grant == 1'd0) & ((main_soclinux_port_cmd_payload_addr[9:7] == 3'd6) & (~(((((((builder_subfragments_locked6 | (main_soclinux_sdram_interface_bank0_lock & (builder_subfragments_roundrobin0_grant == 1'd0))) | (main_soclinux_sdram_interface_bank1_lock & (builder_subfragments_roundrobin1_grant == 1'd0))) | (main_soclinux_sdram_interface_bank2_lock & (builder_subfragments_roundrobin2_grant == 1'd0))) | (main_soclinux_sdram_interface_bank3_lock & (builder_subfragments_roundrobin3_grant == 1'd0))) | (main_soclinux_sdram_interface_bank4_lock & (builder_subfragments_roundrobin4_grant == 1'd0))) | (main_soclinux_sdram_interface_bank5_lock & (builder_subfragments_roundrobin5_grant == 1'd0))) | (main_soclinux_sdram_interface_bank7_lock & (builder_subfragments_roundrobin7_grant == 1'd0)))))) & main_soclinux_sdram_interface_bank6_ready)) | (((builder_subfragments_roundrobin7_grant == 1'd0) & ((main_soclinux_port_cmd_payload_addr[9:7] == 3'd7) & (~(((((((builder_subfragments_locked7 | (main_soclinux_sdram_interface_bank0_lock & (builder_subfragments_roundrobin0_grant == 1'd0))) | (main_soclinux_sdram_interface_bank1_lock & (builder_subfragments_roundrobin1_grant == 1'd0))) | (main_soclinux_sdram_interface_bank2_lock & (builder_subfragments_roundrobin2_grant == 1'd0))) | (main_soclinux_sdram_interface_bank3_lock & (builder_subfragments_roundrobin3_grant == 1'd0))) | (main_soclinux_sdram_interface_bank4_lock & (builder_subfragments_roundrobin4_grant == 1'd0))) | (main_soclinux_sdram_interface_bank5_lock & (builder_subfragments_roundrobin5_grant == 1'd0))) | (main_soclinux_sdram_interface_bank6_lock & (builder_subfragments_roundrobin6_grant == 1'd0)))))) & main_soclinux_sdram_interface_bank7_ready));
  assign main_soclinux_port_wdata_ready = builder_subfragments_new_master_wdata_ready1;
  assign main_soclinux_port_rdata_valid = builder_subfragments_new_master_rdata_valid8;
  always @(*) begin
    main_soclinux_sdram_interface_wdata_we <= 16'd0;
    main_soclinux_sdram_interface_wdata <= 128'd0;
    case ({
      builder_subfragments_new_master_wdata_ready1
    })
      1'd1: begin
        main_soclinux_sdram_interface_wdata <= main_soclinux_port_wdata_payload_data;
        main_soclinux_sdram_interface_wdata_we <= main_soclinux_port_wdata_payload_we;
      end
      default: begin
        main_soclinux_sdram_interface_wdata <= 1'd0;
        main_soclinux_sdram_interface_wdata_we <= 1'd0;
      end
    endcase
  end
  assign main_soclinux_port_rdata_payload_data = main_soclinux_sdram_interface_rdata;
  assign builder_subfragments_roundrobin0_grant = 1'd0;
  assign builder_subfragments_roundrobin1_grant = 1'd0;
  assign builder_subfragments_roundrobin2_grant = 1'd0;
  assign builder_subfragments_roundrobin3_grant = 1'd0;
  assign builder_subfragments_roundrobin4_grant = 1'd0;
  assign builder_subfragments_roundrobin5_grant = 1'd0;
  assign builder_subfragments_roundrobin6_grant = 1'd0;
  assign builder_subfragments_roundrobin7_grant = 1'd0;
  assign main_soclinux_data_port_adr = main_soclinux_wb_sdram_adr[10:2];
  always @(*) begin
    main_soclinux_data_port_we <= 16'd0;
    main_soclinux_data_port_dat_w <= 128'd0;
    if (main_soclinux_write_from_slave) begin
      main_soclinux_data_port_dat_w <= main_soclinux_interface_dat_r;
      main_soclinux_data_port_we <= {16{1'd1}};
    end else begin
      main_soclinux_data_port_dat_w <= {4{main_soclinux_wb_sdram_dat_w}};
      if ((((main_soclinux_wb_sdram_cyc & main_soclinux_wb_sdram_stb) & main_soclinux_wb_sdram_we) & main_soclinux_wb_sdram_ack)) begin
        main_soclinux_data_port_we <= {
          ({4{(main_soclinux_wb_sdram_adr[1:0] == 1'd0)}} & main_soclinux_wb_sdram_sel),
          ({4{(main_soclinux_wb_sdram_adr[1:0] == 1'd1)}} & main_soclinux_wb_sdram_sel),
          ({4{(main_soclinux_wb_sdram_adr[1:0] == 2'd2)}} & main_soclinux_wb_sdram_sel),
          ({4{(main_soclinux_wb_sdram_adr[1:0] == 2'd3)}} & main_soclinux_wb_sdram_sel)
        };
      end
    end
  end
  assign main_soclinux_interface_dat_w = main_soclinux_data_port_dat_r;
  assign main_soclinux_interface_sel   = 16'd65535;
  always @(*) begin
    main_soclinux_wb_sdram_dat_r <= 32'd0;
    case (main_soclinux_adr_offset_r)
      1'd0: begin
        main_soclinux_wb_sdram_dat_r <= main_soclinux_data_port_dat_r[127:96];
      end
      1'd1: begin
        main_soclinux_wb_sdram_dat_r <= main_soclinux_data_port_dat_r[95:64];
      end
      2'd2: begin
        main_soclinux_wb_sdram_dat_r <= main_soclinux_data_port_dat_r[63:32];
      end
      default: begin
        main_soclinux_wb_sdram_dat_r <= main_soclinux_data_port_dat_r[31:0];
      end
    endcase
  end
  assign {main_soclinux_tag_do_dirty, main_soclinux_tag_do_tag} = main_soclinux_tag_port_dat_r;
  assign main_soclinux_tag_port_dat_w = {main_soclinux_tag_di_dirty, main_soclinux_tag_di_tag};
  assign main_soclinux_tag_port_adr = main_soclinux_wb_sdram_adr[10:2];
  assign main_soclinux_tag_di_tag = main_soclinux_wb_sdram_adr[29:11];
  assign main_soclinux_interface_adr = {main_soclinux_tag_do_tag, main_soclinux_wb_sdram_adr[10:2]};
  always @(*) begin
    main_soclinux_word_clr <= 1'd0;
    main_soclinux_word_inc <= 1'd0;
    main_soclinux_write_from_slave <= 1'd0;
    main_soclinux_interface_cyc <= 1'd0;
    main_soclinux_interface_stb <= 1'd0;
    main_soclinux_tag_port_we <= 1'd0;
    main_soclinux_interface_we <= 1'd0;
    main_soclinux_wb_sdram_ack <= 1'd0;
    builder_subfragments_next_state <= 2'd0;
    main_soclinux_tag_di_dirty <= 1'd0;
    builder_subfragments_next_state <= builder_subfragments_state;
    case (builder_subfragments_state)
      1'd1: begin
        main_soclinux_word_clr <= 1'd1;
        if ((main_soclinux_tag_do_tag == main_soclinux_wb_sdram_adr[29:11])) begin
          main_soclinux_wb_sdram_ack <= 1'd1;
          if (main_soclinux_wb_sdram_we) begin
            main_soclinux_tag_di_dirty <= 1'd1;
            main_soclinux_tag_port_we  <= 1'd1;
          end
          builder_subfragments_next_state <= 1'd0;
        end else begin
          if (main_soclinux_tag_do_dirty) begin
            builder_subfragments_next_state <= 2'd2;
          end else begin
            main_soclinux_tag_port_we <= 1'd1;
            main_soclinux_word_clr <= 1'd1;
            builder_subfragments_next_state <= 2'd3;
          end
        end
      end
      2'd2: begin
        main_soclinux_interface_stb <= 1'd1;
        main_soclinux_interface_cyc <= 1'd1;
        main_soclinux_interface_we  <= 1'd1;
        if (main_soclinux_interface_ack) begin
          main_soclinux_word_inc <= 1'd1;
          if (1'd1) begin
            main_soclinux_tag_port_we <= 1'd1;
            main_soclinux_word_clr <= 1'd1;
            builder_subfragments_next_state <= 2'd3;
          end
        end
      end
      2'd3: begin
        main_soclinux_interface_stb <= 1'd1;
        main_soclinux_interface_cyc <= 1'd1;
        main_soclinux_interface_we  <= 1'd0;
        if (main_soclinux_interface_ack) begin
          main_soclinux_write_from_slave <= 1'd1;
          main_soclinux_word_inc <= 1'd1;
          if (1'd1) begin
            builder_subfragments_next_state <= 1'd1;
          end else begin
            builder_subfragments_next_state <= 2'd3;
          end
        end
      end
      default: begin
        if ((main_soclinux_wb_sdram_cyc & main_soclinux_wb_sdram_stb)) begin
          builder_subfragments_next_state <= 1'd1;
        end
      end
    endcase
  end
  assign main_soclinux_port_cmd_payload_addr = (main_soclinux_interface_adr - 27'd67108864);
  assign main_soclinux_port_cmd_payload_we = main_soclinux_interface_we;
  assign main_soclinux_port_wdata_payload_data = main_soclinux_interface_dat_w;
  assign main_soclinux_port_wdata_payload_we = main_soclinux_interface_sel;
  assign main_soclinux_interface_dat_r = main_soclinux_port_rdata_payload_data;
  assign main_soclinux_port_flush = (~main_soclinux_interface_cyc);
  assign main_soclinux_port_cmd_last = (~main_soclinux_interface_we);
  assign main_soclinux_port_cmd_valid = ((main_soclinux_interface_cyc & main_soclinux_interface_stb) & (~main_soclinux_cmd_consumed));
  assign main_soclinux_port_wdata_valid = (((main_soclinux_port_cmd_valid | main_soclinux_cmd_consumed) & main_soclinux_port_cmd_payload_we) & (~main_soclinux_wdata_consumed));
  assign main_soclinux_port_rdata_ready = ((main_soclinux_port_cmd_valid | main_soclinux_cmd_consumed) & (~main_soclinux_port_cmd_payload_we));
  assign main_soclinux_interface_ack = (main_soclinux_ack_cmd & ((main_soclinux_interface_we & main_soclinux_ack_wdata) | ((~main_soclinux_interface_we) & main_soclinux_ack_rdata)));
  assign main_soclinux_ack_cmd = ((main_soclinux_port_cmd_valid & main_soclinux_port_cmd_ready) | main_soclinux_cmd_consumed);
  assign main_soclinux_ack_wdata = ((main_soclinux_port_wdata_valid & main_soclinux_port_wdata_ready) | main_soclinux_wdata_consumed);
  assign main_soclinux_ack_rdata = (main_soclinux_port_rdata_valid & main_soclinux_port_rdata_ready);
  assign main_ethphy_reset = (main_ethphy_reset_storage | main_ethphy_hw_reset_reset);
  assign eth_rst_n = (~main_ethphy_reset);
  assign main_ethphy_clkin = eth_rx_clk;
  assign eth_tx_clk = main_ethphy_clkout_buf0;
  assign eth_tx_delayed_clk = main_ethphy_clkout_buf1;
  assign main_ethphy_hw_reset_counter_done = (main_ethphy_hw_reset_counter == 9'd256);
  assign main_ethphy_hw_reset_counter_ce = (~main_ethphy_hw_reset_counter_done);
  assign main_ethphy_hw_reset_reset = (~main_ethphy_hw_reset_counter_done);
  assign main_ethphy_sink_ready = 1'd1;
  assign main_ethphy_liteethphyrgmiirx_last = ((~main_ethphy_liteethphyrgmiirx_rx_ctl) & main_ethphy_liteethphyrgmiirx_rx_ctl_d);
  assign main_ethphy_liteethphyrgmiirx_source_last = main_ethphy_liteethphyrgmiirx_last;
  assign eth_mdc = main_ethphy__w_storage[0];
  assign main_ethphy_data_oe = main_ethphy__w_storage[1];
  assign main_ethphy_data_w = main_ethphy__w_storage[2];
  assign main_soclinux_tx_cdc_sink_valid = main_soclinux_source_valid;
  assign main_soclinux_source_ready = main_soclinux_tx_cdc_sink_ready;
  assign main_soclinux_tx_cdc_sink_first = main_soclinux_source_first;
  assign main_soclinux_tx_cdc_sink_last = main_soclinux_source_last;
  assign main_soclinux_tx_cdc_sink_payload_data = main_soclinux_source_payload_data;
  assign main_soclinux_tx_cdc_sink_payload_last_be = main_soclinux_source_payload_last_be;
  assign main_soclinux_tx_cdc_sink_payload_error = main_soclinux_source_payload_error;
  assign main_soclinux_sink_valid = main_soclinux_rx_cdc_source_valid;
  assign main_soclinux_rx_cdc_source_ready = main_soclinux_sink_ready;
  assign main_soclinux_sink_first = main_soclinux_rx_cdc_source_first;
  assign main_soclinux_sink_last = main_soclinux_rx_cdc_source_last;
  assign main_soclinux_sink_payload_data = main_soclinux_rx_cdc_source_payload_data;
  assign main_soclinux_sink_payload_last_be = main_soclinux_rx_cdc_source_payload_last_be;
  assign main_soclinux_sink_payload_error = main_soclinux_rx_cdc_source_payload_error;
  assign main_soclinux_ps_preamble_error_i = main_soclinux_preamble_checker_error;
  assign main_soclinux_ps_crc_error_i = main_soclinux_liteethmaccrc32checker_error;
  always @(*) begin
    main_soclinux_tx_gap_inserter_sink_ready <= 1'd0;
    builder_subfragments_liteethmacgap_next_state <= 1'd0;
    main_soclinux_tx_gap_inserter_source_valid <= 1'd0;
    main_soclinux_tx_gap_inserter_counter_subfragments_liteethmacgap_next_value <= 4'd0;
    main_soclinux_tx_gap_inserter_counter_subfragments_liteethmacgap_next_value_ce <= 1'd0;
    main_soclinux_tx_gap_inserter_source_first <= 1'd0;
    main_soclinux_tx_gap_inserter_source_last <= 1'd0;
    main_soclinux_tx_gap_inserter_source_payload_data <= 8'd0;
    main_soclinux_tx_gap_inserter_source_payload_last_be <= 1'd0;
    main_soclinux_tx_gap_inserter_source_payload_error <= 1'd0;
    builder_subfragments_liteethmacgap_next_state <= builder_subfragments_liteethmacgap_state;
    case (builder_subfragments_liteethmacgap_state)
      1'd1: begin
        main_soclinux_tx_gap_inserter_counter_subfragments_liteethmacgap_next_value <= (main_soclinux_tx_gap_inserter_counter + 1'd1);
        main_soclinux_tx_gap_inserter_counter_subfragments_liteethmacgap_next_value_ce <= 1'd1;
        if ((main_soclinux_tx_gap_inserter_counter == 4'd11)) begin
          builder_subfragments_liteethmacgap_next_state <= 1'd0;
        end
      end
      default: begin
        main_soclinux_tx_gap_inserter_counter_subfragments_liteethmacgap_next_value <= 1'd0;
        main_soclinux_tx_gap_inserter_counter_subfragments_liteethmacgap_next_value_ce <= 1'd1;
        main_soclinux_tx_gap_inserter_source_valid <= main_soclinux_tx_gap_inserter_sink_valid;
        main_soclinux_tx_gap_inserter_sink_ready <= main_soclinux_tx_gap_inserter_source_ready;
        main_soclinux_tx_gap_inserter_source_first <= main_soclinux_tx_gap_inserter_sink_first;
        main_soclinux_tx_gap_inserter_source_last <= main_soclinux_tx_gap_inserter_sink_last;
        main_soclinux_tx_gap_inserter_source_payload_data <= main_soclinux_tx_gap_inserter_sink_payload_data;
        main_soclinux_tx_gap_inserter_source_payload_last_be <= main_soclinux_tx_gap_inserter_sink_payload_last_be;
        main_soclinux_tx_gap_inserter_source_payload_error <= main_soclinux_tx_gap_inserter_sink_payload_error;
        if (((main_soclinux_tx_gap_inserter_sink_valid & main_soclinux_tx_gap_inserter_sink_last) & main_soclinux_tx_gap_inserter_sink_ready)) begin
          builder_subfragments_liteethmacgap_next_state <= 1'd1;
        end
      end
    endcase
  end
  assign main_soclinux_preamble_inserter_source_payload_last_be = main_soclinux_preamble_inserter_sink_payload_last_be;
  always @(*) begin
    builder_subfragments_liteethmacpreambleinserter_next_state <= 2'd0;
    main_soclinux_preamble_inserter_count_subfragments_liteethmacpreambleinserter_next_value <= 3'd0;
    main_soclinux_preamble_inserter_count_subfragments_liteethmacpreambleinserter_next_value_ce <= 1'd0;
    main_soclinux_preamble_inserter_source_valid <= 1'd0;
    main_soclinux_preamble_inserter_source_first <= 1'd0;
    main_soclinux_preamble_inserter_source_last <= 1'd0;
    main_soclinux_preamble_inserter_source_payload_data <= 8'd0;
    main_soclinux_preamble_inserter_source_payload_error <= 1'd0;
    main_soclinux_preamble_inserter_sink_ready <= 1'd0;
    main_soclinux_preamble_inserter_source_payload_data <= main_soclinux_preamble_inserter_sink_payload_data;
    builder_subfragments_liteethmacpreambleinserter_next_state <= builder_subfragments_liteethmacpreambleinserter_state;
    case (builder_subfragments_liteethmacpreambleinserter_state)
      1'd1: begin
        main_soclinux_preamble_inserter_source_valid <= 1'd1;
        case (main_soclinux_preamble_inserter_count)
          1'd0: begin
            main_soclinux_preamble_inserter_source_payload_data <= main_soclinux_preamble_inserter_preamble[7:0];
          end
          1'd1: begin
            main_soclinux_preamble_inserter_source_payload_data <= main_soclinux_preamble_inserter_preamble[15:8];
          end
          2'd2: begin
            main_soclinux_preamble_inserter_source_payload_data <= main_soclinux_preamble_inserter_preamble[23:16];
          end
          2'd3: begin
            main_soclinux_preamble_inserter_source_payload_data <= main_soclinux_preamble_inserter_preamble[31:24];
          end
          3'd4: begin
            main_soclinux_preamble_inserter_source_payload_data <= main_soclinux_preamble_inserter_preamble[39:32];
          end
          3'd5: begin
            main_soclinux_preamble_inserter_source_payload_data <= main_soclinux_preamble_inserter_preamble[47:40];
          end
          3'd6: begin
            main_soclinux_preamble_inserter_source_payload_data <= main_soclinux_preamble_inserter_preamble[55:48];
          end
          default: begin
            main_soclinux_preamble_inserter_source_payload_data <= main_soclinux_preamble_inserter_preamble[63:56];
          end
        endcase
        if (main_soclinux_preamble_inserter_source_ready) begin
          if ((main_soclinux_preamble_inserter_count == 3'd7)) begin
            builder_subfragments_liteethmacpreambleinserter_next_state <= 2'd2;
          end else begin
            main_soclinux_preamble_inserter_count_subfragments_liteethmacpreambleinserter_next_value <= (main_soclinux_preamble_inserter_count + 1'd1);
            main_soclinux_preamble_inserter_count_subfragments_liteethmacpreambleinserter_next_value_ce <= 1'd1;
          end
        end
      end
      2'd2: begin
        main_soclinux_preamble_inserter_source_valid <= main_soclinux_preamble_inserter_sink_valid;
        main_soclinux_preamble_inserter_sink_ready <= main_soclinux_preamble_inserter_source_ready;
        main_soclinux_preamble_inserter_source_first <= main_soclinux_preamble_inserter_sink_first;
        main_soclinux_preamble_inserter_source_last <= main_soclinux_preamble_inserter_sink_last;
        main_soclinux_preamble_inserter_source_payload_error <= main_soclinux_preamble_inserter_sink_payload_error;
        if (((main_soclinux_preamble_inserter_sink_valid & main_soclinux_preamble_inserter_sink_last) & main_soclinux_preamble_inserter_source_ready)) begin
          builder_subfragments_liteethmacpreambleinserter_next_state <= 1'd0;
        end
      end
      default: begin
        main_soclinux_preamble_inserter_sink_ready <= 1'd1;
        main_soclinux_preamble_inserter_count_subfragments_liteethmacpreambleinserter_next_value <= 1'd0;
        main_soclinux_preamble_inserter_count_subfragments_liteethmacpreambleinserter_next_value_ce <= 1'd1;
        if (main_soclinux_preamble_inserter_sink_valid) begin
          main_soclinux_preamble_inserter_sink_ready <= 1'd0;
          builder_subfragments_liteethmacpreambleinserter_next_state <= 1'd1;
        end
      end
    endcase
  end
  assign main_soclinux_preamble_checker_source_payload_data = main_soclinux_preamble_checker_sink_payload_data;
  assign main_soclinux_preamble_checker_source_payload_last_be = main_soclinux_preamble_checker_sink_payload_last_be;
  always @(*) begin
    main_soclinux_preamble_checker_error <= 1'd0;
    main_soclinux_preamble_checker_source_valid <= 1'd0;
    builder_subfragments_liteethmacpreamblechecker_next_state <= 1'd0;
    main_soclinux_preamble_checker_source_first <= 1'd0;
    main_soclinux_preamble_checker_sink_ready <= 1'd0;
    main_soclinux_preamble_checker_source_last <= 1'd0;
    main_soclinux_preamble_checker_source_payload_error <= 1'd0;
    builder_subfragments_liteethmacpreamblechecker_next_state <= builder_subfragments_liteethmacpreamblechecker_state;
    case (builder_subfragments_liteethmacpreamblechecker_state)
      1'd1: begin
        main_soclinux_preamble_checker_source_valid <= main_soclinux_preamble_checker_sink_valid;
        main_soclinux_preamble_checker_sink_ready <= main_soclinux_preamble_checker_source_ready;
        main_soclinux_preamble_checker_source_first <= main_soclinux_preamble_checker_sink_first;
        main_soclinux_preamble_checker_source_last <= main_soclinux_preamble_checker_sink_last;
        main_soclinux_preamble_checker_source_payload_error <= main_soclinux_preamble_checker_sink_payload_error;
        if (((main_soclinux_preamble_checker_source_valid & main_soclinux_preamble_checker_source_last) & main_soclinux_preamble_checker_source_ready)) begin
          builder_subfragments_liteethmacpreamblechecker_next_state <= 1'd0;
        end
      end
      default: begin
        main_soclinux_preamble_checker_sink_ready <= 1'd1;
        if (((main_soclinux_preamble_checker_sink_valid & (~main_soclinux_preamble_checker_sink_last)) & (main_soclinux_preamble_checker_sink_payload_data == 8'd213))) begin
          builder_subfragments_liteethmacpreamblechecker_next_state <= 1'd1;
        end
        if ((main_soclinux_preamble_checker_sink_valid & main_soclinux_preamble_checker_sink_last)) begin
          main_soclinux_preamble_checker_error <= 1'd1;
        end
      end
    endcase
  end
  assign main_soclinux_liteethmaccrc32inserter_cnt_done = (main_soclinux_liteethmaccrc32inserter_cnt == 1'd0);
  assign main_soclinux_liteethmaccrc32inserter_sink_valid = main_soclinux_crc32_inserter_source_valid;
  assign main_soclinux_crc32_inserter_source_ready = main_soclinux_liteethmaccrc32inserter_sink_ready;
  assign main_soclinux_liteethmaccrc32inserter_sink_first = main_soclinux_crc32_inserter_source_first;
  assign main_soclinux_liteethmaccrc32inserter_sink_last = main_soclinux_crc32_inserter_source_last;
  assign main_soclinux_liteethmaccrc32inserter_sink_payload_data = main_soclinux_crc32_inserter_source_payload_data;
  assign main_soclinux_liteethmaccrc32inserter_sink_payload_last_be = main_soclinux_crc32_inserter_source_payload_last_be;
  assign main_soclinux_liteethmaccrc32inserter_sink_payload_error = main_soclinux_crc32_inserter_source_payload_error;
  assign main_soclinux_liteethmaccrc32inserter_data1 = main_soclinux_liteethmaccrc32inserter_data0;
  assign main_soclinux_liteethmaccrc32inserter_last = main_soclinux_liteethmaccrc32inserter_reg;
  assign main_soclinux_liteethmaccrc32inserter_value = (~{
    main_soclinux_liteethmaccrc32inserter_reg[0],
    main_soclinux_liteethmaccrc32inserter_reg[1],
    main_soclinux_liteethmaccrc32inserter_reg[2],
    main_soclinux_liteethmaccrc32inserter_reg[3],
    main_soclinux_liteethmaccrc32inserter_reg[4],
    main_soclinux_liteethmaccrc32inserter_reg[5],
    main_soclinux_liteethmaccrc32inserter_reg[6],
    main_soclinux_liteethmaccrc32inserter_reg[7],
    main_soclinux_liteethmaccrc32inserter_reg[8],
    main_soclinux_liteethmaccrc32inserter_reg[9],
    main_soclinux_liteethmaccrc32inserter_reg[10],
    main_soclinux_liteethmaccrc32inserter_reg[11],
    main_soclinux_liteethmaccrc32inserter_reg[12],
    main_soclinux_liteethmaccrc32inserter_reg[13],
    main_soclinux_liteethmaccrc32inserter_reg[14],
    main_soclinux_liteethmaccrc32inserter_reg[15],
    main_soclinux_liteethmaccrc32inserter_reg[16],
    main_soclinux_liteethmaccrc32inserter_reg[17],
    main_soclinux_liteethmaccrc32inserter_reg[18],
    main_soclinux_liteethmaccrc32inserter_reg[19],
    main_soclinux_liteethmaccrc32inserter_reg[20],
    main_soclinux_liteethmaccrc32inserter_reg[21],
    main_soclinux_liteethmaccrc32inserter_reg[22],
    main_soclinux_liteethmaccrc32inserter_reg[23],
    main_soclinux_liteethmaccrc32inserter_reg[24],
    main_soclinux_liteethmaccrc32inserter_reg[25],
    main_soclinux_liteethmaccrc32inserter_reg[26],
    main_soclinux_liteethmaccrc32inserter_reg[27],
    main_soclinux_liteethmaccrc32inserter_reg[28],
    main_soclinux_liteethmaccrc32inserter_reg[29],
    main_soclinux_liteethmaccrc32inserter_reg[30],
    main_soclinux_liteethmaccrc32inserter_reg[31]
  });
  assign main_soclinux_liteethmaccrc32inserter_error = (main_soclinux_liteethmaccrc32inserter_next != 32'd3338984827);
  always @(*) begin
    main_soclinux_liteethmaccrc32inserter_next <= 32'd0;
    main_soclinux_liteethmaccrc32inserter_next[0] <= (((main_soclinux_liteethmaccrc32inserter_last[24] ^ main_soclinux_liteethmaccrc32inserter_last[30]) ^ main_soclinux_liteethmaccrc32inserter_data1[1]) ^ main_soclinux_liteethmaccrc32inserter_data1[7]);
    main_soclinux_liteethmaccrc32inserter_next[1] <= (((((((main_soclinux_liteethmaccrc32inserter_last[25] ^ main_soclinux_liteethmaccrc32inserter_last[31]) ^ main_soclinux_liteethmaccrc32inserter_data1[0]) ^ main_soclinux_liteethmaccrc32inserter_data1[6]) ^ main_soclinux_liteethmaccrc32inserter_last[24]) ^ main_soclinux_liteethmaccrc32inserter_last[30]) ^ main_soclinux_liteethmaccrc32inserter_data1[1]) ^ main_soclinux_liteethmaccrc32inserter_data1[7]);
    main_soclinux_liteethmaccrc32inserter_next[2] <= (((((((((main_soclinux_liteethmaccrc32inserter_last[26] ^ main_soclinux_liteethmaccrc32inserter_data1[5]) ^ main_soclinux_liteethmaccrc32inserter_last[25]) ^ main_soclinux_liteethmaccrc32inserter_last[31]) ^ main_soclinux_liteethmaccrc32inserter_data1[0]) ^ main_soclinux_liteethmaccrc32inserter_data1[6]) ^ main_soclinux_liteethmaccrc32inserter_last[24]) ^ main_soclinux_liteethmaccrc32inserter_last[30]) ^ main_soclinux_liteethmaccrc32inserter_data1[1]) ^ main_soclinux_liteethmaccrc32inserter_data1[7]);
    main_soclinux_liteethmaccrc32inserter_next[3] <= (((((((main_soclinux_liteethmaccrc32inserter_last[27] ^ main_soclinux_liteethmaccrc32inserter_data1[4]) ^ main_soclinux_liteethmaccrc32inserter_last[26]) ^ main_soclinux_liteethmaccrc32inserter_data1[5]) ^ main_soclinux_liteethmaccrc32inserter_last[25]) ^ main_soclinux_liteethmaccrc32inserter_last[31]) ^ main_soclinux_liteethmaccrc32inserter_data1[0]) ^ main_soclinux_liteethmaccrc32inserter_data1[6]);
    main_soclinux_liteethmaccrc32inserter_next[4] <= (((((((((main_soclinux_liteethmaccrc32inserter_last[28] ^ main_soclinux_liteethmaccrc32inserter_data1[3]) ^ main_soclinux_liteethmaccrc32inserter_last[27]) ^ main_soclinux_liteethmaccrc32inserter_data1[4]) ^ main_soclinux_liteethmaccrc32inserter_last[26]) ^ main_soclinux_liteethmaccrc32inserter_data1[5]) ^ main_soclinux_liteethmaccrc32inserter_last[24]) ^ main_soclinux_liteethmaccrc32inserter_last[30]) ^ main_soclinux_liteethmaccrc32inserter_data1[1]) ^ main_soclinux_liteethmaccrc32inserter_data1[7]);
    main_soclinux_liteethmaccrc32inserter_next[5] <= (((((((((((((main_soclinux_liteethmaccrc32inserter_last[29] ^ main_soclinux_liteethmaccrc32inserter_data1[2]) ^ main_soclinux_liteethmaccrc32inserter_last[28]) ^ main_soclinux_liteethmaccrc32inserter_data1[3]) ^ main_soclinux_liteethmaccrc32inserter_last[27]) ^ main_soclinux_liteethmaccrc32inserter_data1[4]) ^ main_soclinux_liteethmaccrc32inserter_last[25]) ^ main_soclinux_liteethmaccrc32inserter_last[31]) ^ main_soclinux_liteethmaccrc32inserter_data1[0]) ^ main_soclinux_liteethmaccrc32inserter_data1[6]) ^ main_soclinux_liteethmaccrc32inserter_last[24]) ^ main_soclinux_liteethmaccrc32inserter_last[30]) ^ main_soclinux_liteethmaccrc32inserter_data1[1]) ^ main_soclinux_liteethmaccrc32inserter_data1[7]);
    main_soclinux_liteethmaccrc32inserter_next[6] <= (((((((((((main_soclinux_liteethmaccrc32inserter_last[30] ^ main_soclinux_liteethmaccrc32inserter_data1[1]) ^ main_soclinux_liteethmaccrc32inserter_last[29]) ^ main_soclinux_liteethmaccrc32inserter_data1[2]) ^ main_soclinux_liteethmaccrc32inserter_last[28]) ^ main_soclinux_liteethmaccrc32inserter_data1[3]) ^ main_soclinux_liteethmaccrc32inserter_last[26]) ^ main_soclinux_liteethmaccrc32inserter_data1[5]) ^ main_soclinux_liteethmaccrc32inserter_last[25]) ^ main_soclinux_liteethmaccrc32inserter_last[31]) ^ main_soclinux_liteethmaccrc32inserter_data1[0]) ^ main_soclinux_liteethmaccrc32inserter_data1[6]);
    main_soclinux_liteethmaccrc32inserter_next[7] <= (((((((((main_soclinux_liteethmaccrc32inserter_last[31] ^ main_soclinux_liteethmaccrc32inserter_data1[0]) ^ main_soclinux_liteethmaccrc32inserter_last[29]) ^ main_soclinux_liteethmaccrc32inserter_data1[2]) ^ main_soclinux_liteethmaccrc32inserter_last[27]) ^ main_soclinux_liteethmaccrc32inserter_data1[4]) ^ main_soclinux_liteethmaccrc32inserter_last[26]) ^ main_soclinux_liteethmaccrc32inserter_data1[5]) ^ main_soclinux_liteethmaccrc32inserter_last[24]) ^ main_soclinux_liteethmaccrc32inserter_data1[7]);
    main_soclinux_liteethmaccrc32inserter_next[8] <= ((((((((main_soclinux_liteethmaccrc32inserter_last[0] ^ main_soclinux_liteethmaccrc32inserter_last[28]) ^ main_soclinux_liteethmaccrc32inserter_data1[3]) ^ main_soclinux_liteethmaccrc32inserter_last[27]) ^ main_soclinux_liteethmaccrc32inserter_data1[4]) ^ main_soclinux_liteethmaccrc32inserter_last[25]) ^ main_soclinux_liteethmaccrc32inserter_data1[6]) ^ main_soclinux_liteethmaccrc32inserter_last[24]) ^ main_soclinux_liteethmaccrc32inserter_data1[7]);
    main_soclinux_liteethmaccrc32inserter_next[9] <= ((((((((main_soclinux_liteethmaccrc32inserter_last[1] ^ main_soclinux_liteethmaccrc32inserter_last[29]) ^ main_soclinux_liteethmaccrc32inserter_data1[2]) ^ main_soclinux_liteethmaccrc32inserter_last[28]) ^ main_soclinux_liteethmaccrc32inserter_data1[3]) ^ main_soclinux_liteethmaccrc32inserter_last[26]) ^ main_soclinux_liteethmaccrc32inserter_data1[5]) ^ main_soclinux_liteethmaccrc32inserter_last[25]) ^ main_soclinux_liteethmaccrc32inserter_data1[6]);
    main_soclinux_liteethmaccrc32inserter_next[10] <= ((((((((main_soclinux_liteethmaccrc32inserter_last[2] ^ main_soclinux_liteethmaccrc32inserter_last[29]) ^ main_soclinux_liteethmaccrc32inserter_data1[2]) ^ main_soclinux_liteethmaccrc32inserter_last[27]) ^ main_soclinux_liteethmaccrc32inserter_data1[4]) ^ main_soclinux_liteethmaccrc32inserter_last[26]) ^ main_soclinux_liteethmaccrc32inserter_data1[5]) ^ main_soclinux_liteethmaccrc32inserter_last[24]) ^ main_soclinux_liteethmaccrc32inserter_data1[7]);
    main_soclinux_liteethmaccrc32inserter_next[11] <= ((((((((main_soclinux_liteethmaccrc32inserter_last[3] ^ main_soclinux_liteethmaccrc32inserter_last[28]) ^ main_soclinux_liteethmaccrc32inserter_data1[3]) ^ main_soclinux_liteethmaccrc32inserter_last[27]) ^ main_soclinux_liteethmaccrc32inserter_data1[4]) ^ main_soclinux_liteethmaccrc32inserter_last[25]) ^ main_soclinux_liteethmaccrc32inserter_data1[6]) ^ main_soclinux_liteethmaccrc32inserter_last[24]) ^ main_soclinux_liteethmaccrc32inserter_data1[7]);
    main_soclinux_liteethmaccrc32inserter_next[12] <= ((((((((((((main_soclinux_liteethmaccrc32inserter_last[4] ^ main_soclinux_liteethmaccrc32inserter_last[29]) ^ main_soclinux_liteethmaccrc32inserter_data1[2]) ^ main_soclinux_liteethmaccrc32inserter_last[28]) ^ main_soclinux_liteethmaccrc32inserter_data1[3]) ^ main_soclinux_liteethmaccrc32inserter_last[26]) ^ main_soclinux_liteethmaccrc32inserter_data1[5]) ^ main_soclinux_liteethmaccrc32inserter_last[25]) ^ main_soclinux_liteethmaccrc32inserter_data1[6]) ^ main_soclinux_liteethmaccrc32inserter_last[24]) ^ main_soclinux_liteethmaccrc32inserter_last[30]) ^ main_soclinux_liteethmaccrc32inserter_data1[1]) ^ main_soclinux_liteethmaccrc32inserter_data1[7]);
    main_soclinux_liteethmaccrc32inserter_next[13] <= ((((((((((((main_soclinux_liteethmaccrc32inserter_last[5] ^ main_soclinux_liteethmaccrc32inserter_last[30]) ^ main_soclinux_liteethmaccrc32inserter_data1[1]) ^ main_soclinux_liteethmaccrc32inserter_last[29]) ^ main_soclinux_liteethmaccrc32inserter_data1[2]) ^ main_soclinux_liteethmaccrc32inserter_last[27]) ^ main_soclinux_liteethmaccrc32inserter_data1[4]) ^ main_soclinux_liteethmaccrc32inserter_last[26]) ^ main_soclinux_liteethmaccrc32inserter_data1[5]) ^ main_soclinux_liteethmaccrc32inserter_last[25]) ^ main_soclinux_liteethmaccrc32inserter_last[31]) ^ main_soclinux_liteethmaccrc32inserter_data1[0]) ^ main_soclinux_liteethmaccrc32inserter_data1[6]);
    main_soclinux_liteethmaccrc32inserter_next[14] <= ((((((((((main_soclinux_liteethmaccrc32inserter_last[6] ^ main_soclinux_liteethmaccrc32inserter_last[31]) ^ main_soclinux_liteethmaccrc32inserter_data1[0]) ^ main_soclinux_liteethmaccrc32inserter_last[30]) ^ main_soclinux_liteethmaccrc32inserter_data1[1]) ^ main_soclinux_liteethmaccrc32inserter_last[28]) ^ main_soclinux_liteethmaccrc32inserter_data1[3]) ^ main_soclinux_liteethmaccrc32inserter_last[27]) ^ main_soclinux_liteethmaccrc32inserter_data1[4]) ^ main_soclinux_liteethmaccrc32inserter_last[26]) ^ main_soclinux_liteethmaccrc32inserter_data1[5]);
    main_soclinux_liteethmaccrc32inserter_next[15] <= ((((((((main_soclinux_liteethmaccrc32inserter_last[7] ^ main_soclinux_liteethmaccrc32inserter_last[31]) ^ main_soclinux_liteethmaccrc32inserter_data1[0]) ^ main_soclinux_liteethmaccrc32inserter_last[29]) ^ main_soclinux_liteethmaccrc32inserter_data1[2]) ^ main_soclinux_liteethmaccrc32inserter_last[28]) ^ main_soclinux_liteethmaccrc32inserter_data1[3]) ^ main_soclinux_liteethmaccrc32inserter_last[27]) ^ main_soclinux_liteethmaccrc32inserter_data1[4]);
    main_soclinux_liteethmaccrc32inserter_next[16] <= ((((((main_soclinux_liteethmaccrc32inserter_last[8] ^ main_soclinux_liteethmaccrc32inserter_last[29]) ^ main_soclinux_liteethmaccrc32inserter_data1[2]) ^ main_soclinux_liteethmaccrc32inserter_last[28]) ^ main_soclinux_liteethmaccrc32inserter_data1[3]) ^ main_soclinux_liteethmaccrc32inserter_last[24]) ^ main_soclinux_liteethmaccrc32inserter_data1[7]);
    main_soclinux_liteethmaccrc32inserter_next[17] <= ((((((main_soclinux_liteethmaccrc32inserter_last[9] ^ main_soclinux_liteethmaccrc32inserter_last[30]) ^ main_soclinux_liteethmaccrc32inserter_data1[1]) ^ main_soclinux_liteethmaccrc32inserter_last[29]) ^ main_soclinux_liteethmaccrc32inserter_data1[2]) ^ main_soclinux_liteethmaccrc32inserter_last[25]) ^ main_soclinux_liteethmaccrc32inserter_data1[6]);
    main_soclinux_liteethmaccrc32inserter_next[18] <= ((((((main_soclinux_liteethmaccrc32inserter_last[10] ^ main_soclinux_liteethmaccrc32inserter_last[31]) ^ main_soclinux_liteethmaccrc32inserter_data1[0]) ^ main_soclinux_liteethmaccrc32inserter_last[30]) ^ main_soclinux_liteethmaccrc32inserter_data1[1]) ^ main_soclinux_liteethmaccrc32inserter_last[26]) ^ main_soclinux_liteethmaccrc32inserter_data1[5]);
    main_soclinux_liteethmaccrc32inserter_next[19] <= ((((main_soclinux_liteethmaccrc32inserter_last[11] ^ main_soclinux_liteethmaccrc32inserter_last[31]) ^ main_soclinux_liteethmaccrc32inserter_data1[0]) ^ main_soclinux_liteethmaccrc32inserter_last[27]) ^ main_soclinux_liteethmaccrc32inserter_data1[4]);
    main_soclinux_liteethmaccrc32inserter_next[20] <= ((main_soclinux_liteethmaccrc32inserter_last[12] ^ main_soclinux_liteethmaccrc32inserter_last[28]) ^ main_soclinux_liteethmaccrc32inserter_data1[3]);
    main_soclinux_liteethmaccrc32inserter_next[21] <= ((main_soclinux_liteethmaccrc32inserter_last[13] ^ main_soclinux_liteethmaccrc32inserter_last[29]) ^ main_soclinux_liteethmaccrc32inserter_data1[2]);
    main_soclinux_liteethmaccrc32inserter_next[22] <= ((main_soclinux_liteethmaccrc32inserter_last[14] ^ main_soclinux_liteethmaccrc32inserter_last[24]) ^ main_soclinux_liteethmaccrc32inserter_data1[7]);
    main_soclinux_liteethmaccrc32inserter_next[23] <= ((((((main_soclinux_liteethmaccrc32inserter_last[15] ^ main_soclinux_liteethmaccrc32inserter_last[25]) ^ main_soclinux_liteethmaccrc32inserter_data1[6]) ^ main_soclinux_liteethmaccrc32inserter_last[24]) ^ main_soclinux_liteethmaccrc32inserter_last[30]) ^ main_soclinux_liteethmaccrc32inserter_data1[1]) ^ main_soclinux_liteethmaccrc32inserter_data1[7]);
    main_soclinux_liteethmaccrc32inserter_next[24] <= ((((((main_soclinux_liteethmaccrc32inserter_last[16] ^ main_soclinux_liteethmaccrc32inserter_last[26]) ^ main_soclinux_liteethmaccrc32inserter_data1[5]) ^ main_soclinux_liteethmaccrc32inserter_last[25]) ^ main_soclinux_liteethmaccrc32inserter_last[31]) ^ main_soclinux_liteethmaccrc32inserter_data1[0]) ^ main_soclinux_liteethmaccrc32inserter_data1[6]);
    main_soclinux_liteethmaccrc32inserter_next[25] <= ((((main_soclinux_liteethmaccrc32inserter_last[17] ^ main_soclinux_liteethmaccrc32inserter_last[27]) ^ main_soclinux_liteethmaccrc32inserter_data1[4]) ^ main_soclinux_liteethmaccrc32inserter_last[26]) ^ main_soclinux_liteethmaccrc32inserter_data1[5]);
    main_soclinux_liteethmaccrc32inserter_next[26] <= ((((((((main_soclinux_liteethmaccrc32inserter_last[18] ^ main_soclinux_liteethmaccrc32inserter_last[28]) ^ main_soclinux_liteethmaccrc32inserter_data1[3]) ^ main_soclinux_liteethmaccrc32inserter_last[27]) ^ main_soclinux_liteethmaccrc32inserter_data1[4]) ^ main_soclinux_liteethmaccrc32inserter_last[24]) ^ main_soclinux_liteethmaccrc32inserter_last[30]) ^ main_soclinux_liteethmaccrc32inserter_data1[1]) ^ main_soclinux_liteethmaccrc32inserter_data1[7]);
    main_soclinux_liteethmaccrc32inserter_next[27] <= ((((((((main_soclinux_liteethmaccrc32inserter_last[19] ^ main_soclinux_liteethmaccrc32inserter_last[29]) ^ main_soclinux_liteethmaccrc32inserter_data1[2]) ^ main_soclinux_liteethmaccrc32inserter_last[28]) ^ main_soclinux_liteethmaccrc32inserter_data1[3]) ^ main_soclinux_liteethmaccrc32inserter_last[25]) ^ main_soclinux_liteethmaccrc32inserter_last[31]) ^ main_soclinux_liteethmaccrc32inserter_data1[0]) ^ main_soclinux_liteethmaccrc32inserter_data1[6]);
    main_soclinux_liteethmaccrc32inserter_next[28] <= ((((((main_soclinux_liteethmaccrc32inserter_last[20] ^ main_soclinux_liteethmaccrc32inserter_last[30]) ^ main_soclinux_liteethmaccrc32inserter_data1[1]) ^ main_soclinux_liteethmaccrc32inserter_last[29]) ^ main_soclinux_liteethmaccrc32inserter_data1[2]) ^ main_soclinux_liteethmaccrc32inserter_last[26]) ^ main_soclinux_liteethmaccrc32inserter_data1[5]);
    main_soclinux_liteethmaccrc32inserter_next[29] <= ((((((main_soclinux_liteethmaccrc32inserter_last[21] ^ main_soclinux_liteethmaccrc32inserter_last[31]) ^ main_soclinux_liteethmaccrc32inserter_data1[0]) ^ main_soclinux_liteethmaccrc32inserter_last[30]) ^ main_soclinux_liteethmaccrc32inserter_data1[1]) ^ main_soclinux_liteethmaccrc32inserter_last[27]) ^ main_soclinux_liteethmaccrc32inserter_data1[4]);
    main_soclinux_liteethmaccrc32inserter_next[30] <= ((((main_soclinux_liteethmaccrc32inserter_last[22] ^ main_soclinux_liteethmaccrc32inserter_last[31]) ^ main_soclinux_liteethmaccrc32inserter_data1[0]) ^ main_soclinux_liteethmaccrc32inserter_last[28]) ^ main_soclinux_liteethmaccrc32inserter_data1[3]);
    main_soclinux_liteethmaccrc32inserter_next[31] <= ((main_soclinux_liteethmaccrc32inserter_last[23] ^ main_soclinux_liteethmaccrc32inserter_last[29]) ^ main_soclinux_liteethmaccrc32inserter_data1[2]);
  end
  always @(*) begin
    main_soclinux_liteethmaccrc32inserter_is_ongoing1 <= 1'd0;
    main_soclinux_liteethmaccrc32inserter_ce <= 1'd0;
    main_soclinux_liteethmaccrc32inserter_reset <= 1'd0;
    main_soclinux_liteethmaccrc32inserter_source_valid <= 1'd0;
    main_soclinux_liteethmaccrc32inserter_source_first <= 1'd0;
    main_soclinux_liteethmaccrc32inserter_source_last <= 1'd0;
    main_soclinux_liteethmaccrc32inserter_source_payload_data <= 8'd0;
    main_soclinux_liteethmaccrc32inserter_source_payload_last_be <= 1'd0;
    builder_subfragments_liteethmaccrc32inserter_next_state <= 2'd0;
    main_soclinux_liteethmaccrc32inserter_source_payload_error <= 1'd0;
    main_soclinux_liteethmaccrc32inserter_data0 <= 8'd0;
    main_soclinux_liteethmaccrc32inserter_is_ongoing0 <= 1'd0;
    main_soclinux_liteethmaccrc32inserter_sink_ready <= 1'd0;
    builder_subfragments_liteethmaccrc32inserter_next_state <= builder_subfragments_liteethmaccrc32inserter_state;
    case (builder_subfragments_liteethmaccrc32inserter_state)
      1'd1: begin
        main_soclinux_liteethmaccrc32inserter_ce <= (main_soclinux_liteethmaccrc32inserter_sink_valid & main_soclinux_liteethmaccrc32inserter_source_ready);
        main_soclinux_liteethmaccrc32inserter_data0 <= main_soclinux_liteethmaccrc32inserter_sink_payload_data;
        main_soclinux_liteethmaccrc32inserter_source_valid <= main_soclinux_liteethmaccrc32inserter_sink_valid;
        main_soclinux_liteethmaccrc32inserter_sink_ready <= main_soclinux_liteethmaccrc32inserter_source_ready;
        main_soclinux_liteethmaccrc32inserter_source_first <= main_soclinux_liteethmaccrc32inserter_sink_first;
        main_soclinux_liteethmaccrc32inserter_source_last <= main_soclinux_liteethmaccrc32inserter_sink_last;
        main_soclinux_liteethmaccrc32inserter_source_payload_data <= main_soclinux_liteethmaccrc32inserter_sink_payload_data;
        main_soclinux_liteethmaccrc32inserter_source_payload_last_be <= main_soclinux_liteethmaccrc32inserter_sink_payload_last_be;
        main_soclinux_liteethmaccrc32inserter_source_payload_error <= main_soclinux_liteethmaccrc32inserter_sink_payload_error;
        main_soclinux_liteethmaccrc32inserter_source_last <= 1'd0;
        if (((main_soclinux_liteethmaccrc32inserter_sink_valid & main_soclinux_liteethmaccrc32inserter_sink_last) & main_soclinux_liteethmaccrc32inserter_source_ready)) begin
          builder_subfragments_liteethmaccrc32inserter_next_state <= 2'd2;
        end
      end
      2'd2: begin
        main_soclinux_liteethmaccrc32inserter_source_valid <= 1'd1;
        case (main_soclinux_liteethmaccrc32inserter_cnt)
          1'd0: begin
            main_soclinux_liteethmaccrc32inserter_source_payload_data <= main_soclinux_liteethmaccrc32inserter_value[31:24];
          end
          1'd1: begin
            main_soclinux_liteethmaccrc32inserter_source_payload_data <= main_soclinux_liteethmaccrc32inserter_value[23:16];
          end
          2'd2: begin
            main_soclinux_liteethmaccrc32inserter_source_payload_data <= main_soclinux_liteethmaccrc32inserter_value[15:8];
          end
          default: begin
            main_soclinux_liteethmaccrc32inserter_source_payload_data <= main_soclinux_liteethmaccrc32inserter_value[7:0];
          end
        endcase
        if (main_soclinux_liteethmaccrc32inserter_cnt_done) begin
          main_soclinux_liteethmaccrc32inserter_source_last <= 1'd1;
          if (main_soclinux_liteethmaccrc32inserter_source_ready) begin
            builder_subfragments_liteethmaccrc32inserter_next_state <= 1'd0;
          end
        end
        main_soclinux_liteethmaccrc32inserter_is_ongoing1 <= 1'd1;
      end
      default: begin
        main_soclinux_liteethmaccrc32inserter_reset <= 1'd1;
        main_soclinux_liteethmaccrc32inserter_sink_ready <= 1'd1;
        if (main_soclinux_liteethmaccrc32inserter_sink_valid) begin
          main_soclinux_liteethmaccrc32inserter_sink_ready <= 1'd0;
          builder_subfragments_liteethmaccrc32inserter_next_state <= 1'd1;
        end
        main_soclinux_liteethmaccrc32inserter_is_ongoing0 <= 1'd1;
      end
    endcase
  end
  assign main_soclinux_crc32_inserter_sink_ready = ((~main_soclinux_crc32_inserter_source_valid) | main_soclinux_crc32_inserter_source_ready);
  assign main_soclinux_liteethmaccrc32checker_fifo_full = (main_soclinux_liteethmaccrc32checker_syncfifo_level == 3'd4);
  assign main_soclinux_liteethmaccrc32checker_fifo_in = (main_soclinux_liteethmaccrc32checker_sink_sink_valid & ((~main_soclinux_liteethmaccrc32checker_fifo_full) | main_soclinux_liteethmaccrc32checker_fifo_out));
  assign main_soclinux_liteethmaccrc32checker_fifo_out = (main_soclinux_liteethmaccrc32checker_source_source_valid & main_soclinux_liteethmaccrc32checker_source_source_ready);
  assign main_soclinux_liteethmaccrc32checker_syncfifo_sink_first = main_soclinux_liteethmaccrc32checker_sink_sink_first;
  assign main_soclinux_liteethmaccrc32checker_syncfifo_sink_last = main_soclinux_liteethmaccrc32checker_sink_sink_last;
  assign main_soclinux_liteethmaccrc32checker_syncfifo_sink_payload_data = main_soclinux_liteethmaccrc32checker_sink_sink_payload_data;
  assign main_soclinux_liteethmaccrc32checker_syncfifo_sink_payload_last_be = main_soclinux_liteethmaccrc32checker_sink_sink_payload_last_be;
  assign main_soclinux_liteethmaccrc32checker_syncfifo_sink_payload_error = main_soclinux_liteethmaccrc32checker_sink_sink_payload_error;
  always @(*) begin
    main_soclinux_liteethmaccrc32checker_syncfifo_sink_valid <= 1'd0;
    main_soclinux_liteethmaccrc32checker_syncfifo_sink_valid <= main_soclinux_liteethmaccrc32checker_sink_sink_valid;
    main_soclinux_liteethmaccrc32checker_syncfifo_sink_valid <= main_soclinux_liteethmaccrc32checker_fifo_in;
  end
  always @(*) begin
    main_soclinux_liteethmaccrc32checker_sink_sink_ready <= 1'd0;
    main_soclinux_liteethmaccrc32checker_sink_sink_ready <= main_soclinux_liteethmaccrc32checker_syncfifo_sink_ready;
    main_soclinux_liteethmaccrc32checker_sink_sink_ready <= main_soclinux_liteethmaccrc32checker_fifo_in;
  end
  assign main_soclinux_liteethmaccrc32checker_source_source_valid = (main_soclinux_liteethmaccrc32checker_sink_sink_valid & main_soclinux_liteethmaccrc32checker_fifo_full);
  assign main_soclinux_liteethmaccrc32checker_source_source_last = main_soclinux_liteethmaccrc32checker_sink_sink_last;
  assign main_soclinux_liteethmaccrc32checker_syncfifo_source_ready = main_soclinux_liteethmaccrc32checker_fifo_out;
  assign main_soclinux_liteethmaccrc32checker_source_source_payload_data = main_soclinux_liteethmaccrc32checker_syncfifo_source_payload_data;
  assign main_soclinux_liteethmaccrc32checker_source_source_payload_last_be = main_soclinux_liteethmaccrc32checker_syncfifo_source_payload_last_be;
  always @(*) begin
    main_soclinux_liteethmaccrc32checker_source_source_payload_error <= 1'd0;
    main_soclinux_liteethmaccrc32checker_source_source_payload_error <= main_soclinux_liteethmaccrc32checker_syncfifo_source_payload_error;
    main_soclinux_liteethmaccrc32checker_source_source_payload_error <= (main_soclinux_liteethmaccrc32checker_sink_sink_payload_error | main_soclinux_liteethmaccrc32checker_crc_error);
  end
  assign main_soclinux_liteethmaccrc32checker_error = ((main_soclinux_liteethmaccrc32checker_source_source_valid & main_soclinux_liteethmaccrc32checker_source_source_last) & main_soclinux_liteethmaccrc32checker_crc_error);
  assign main_soclinux_liteethmaccrc32checker_crc_data0 = main_soclinux_liteethmaccrc32checker_sink_sink_payload_data;
  assign main_soclinux_liteethmaccrc32checker_sink_sink_valid = main_soclinux_crc32_checker_source_valid;
  assign main_soclinux_crc32_checker_source_ready = main_soclinux_liteethmaccrc32checker_sink_sink_ready;
  assign main_soclinux_liteethmaccrc32checker_sink_sink_first = main_soclinux_crc32_checker_source_first;
  assign main_soclinux_liteethmaccrc32checker_sink_sink_last = main_soclinux_crc32_checker_source_last;
  assign main_soclinux_liteethmaccrc32checker_sink_sink_payload_data = main_soclinux_crc32_checker_source_payload_data;
  assign main_soclinux_liteethmaccrc32checker_sink_sink_payload_last_be = main_soclinux_crc32_checker_source_payload_last_be;
  assign main_soclinux_liteethmaccrc32checker_sink_sink_payload_error = main_soclinux_crc32_checker_source_payload_error;
  assign main_soclinux_liteethmaccrc32checker_crc_data1 = main_soclinux_liteethmaccrc32checker_crc_data0;
  assign main_soclinux_liteethmaccrc32checker_crc_last = main_soclinux_liteethmaccrc32checker_crc_reg;
  assign main_soclinux_liteethmaccrc32checker_crc_value = (~{
    main_soclinux_liteethmaccrc32checker_crc_reg[0],
    main_soclinux_liteethmaccrc32checker_crc_reg[1],
    main_soclinux_liteethmaccrc32checker_crc_reg[2],
    main_soclinux_liteethmaccrc32checker_crc_reg[3],
    main_soclinux_liteethmaccrc32checker_crc_reg[4],
    main_soclinux_liteethmaccrc32checker_crc_reg[5],
    main_soclinux_liteethmaccrc32checker_crc_reg[6],
    main_soclinux_liteethmaccrc32checker_crc_reg[7],
    main_soclinux_liteethmaccrc32checker_crc_reg[8],
    main_soclinux_liteethmaccrc32checker_crc_reg[9],
    main_soclinux_liteethmaccrc32checker_crc_reg[10],
    main_soclinux_liteethmaccrc32checker_crc_reg[11],
    main_soclinux_liteethmaccrc32checker_crc_reg[12],
    main_soclinux_liteethmaccrc32checker_crc_reg[13],
    main_soclinux_liteethmaccrc32checker_crc_reg[14],
    main_soclinux_liteethmaccrc32checker_crc_reg[15],
    main_soclinux_liteethmaccrc32checker_crc_reg[16],
    main_soclinux_liteethmaccrc32checker_crc_reg[17],
    main_soclinux_liteethmaccrc32checker_crc_reg[18],
    main_soclinux_liteethmaccrc32checker_crc_reg[19],
    main_soclinux_liteethmaccrc32checker_crc_reg[20],
    main_soclinux_liteethmaccrc32checker_crc_reg[21],
    main_soclinux_liteethmaccrc32checker_crc_reg[22],
    main_soclinux_liteethmaccrc32checker_crc_reg[23],
    main_soclinux_liteethmaccrc32checker_crc_reg[24],
    main_soclinux_liteethmaccrc32checker_crc_reg[25],
    main_soclinux_liteethmaccrc32checker_crc_reg[26],
    main_soclinux_liteethmaccrc32checker_crc_reg[27],
    main_soclinux_liteethmaccrc32checker_crc_reg[28],
    main_soclinux_liteethmaccrc32checker_crc_reg[29],
    main_soclinux_liteethmaccrc32checker_crc_reg[30],
    main_soclinux_liteethmaccrc32checker_crc_reg[31]
  });
  assign main_soclinux_liteethmaccrc32checker_crc_error = (main_soclinux_liteethmaccrc32checker_crc_next != 32'd3338984827);
  always @(*) begin
    main_soclinux_liteethmaccrc32checker_crc_next <= 32'd0;
    main_soclinux_liteethmaccrc32checker_crc_next[0] <= (((main_soclinux_liteethmaccrc32checker_crc_last[24] ^ main_soclinux_liteethmaccrc32checker_crc_last[30]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[1]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[7]);
    main_soclinux_liteethmaccrc32checker_crc_next[1] <= (((((((main_soclinux_liteethmaccrc32checker_crc_last[25] ^ main_soclinux_liteethmaccrc32checker_crc_last[31]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[0]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[6]) ^ main_soclinux_liteethmaccrc32checker_crc_last[24]) ^ main_soclinux_liteethmaccrc32checker_crc_last[30]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[1]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[7]);
    main_soclinux_liteethmaccrc32checker_crc_next[2] <= (((((((((main_soclinux_liteethmaccrc32checker_crc_last[26] ^ main_soclinux_liteethmaccrc32checker_crc_data1[5]) ^ main_soclinux_liteethmaccrc32checker_crc_last[25]) ^ main_soclinux_liteethmaccrc32checker_crc_last[31]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[0]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[6]) ^ main_soclinux_liteethmaccrc32checker_crc_last[24]) ^ main_soclinux_liteethmaccrc32checker_crc_last[30]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[1]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[7]);
    main_soclinux_liteethmaccrc32checker_crc_next[3] <= (((((((main_soclinux_liteethmaccrc32checker_crc_last[27] ^ main_soclinux_liteethmaccrc32checker_crc_data1[4]) ^ main_soclinux_liteethmaccrc32checker_crc_last[26]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[5]) ^ main_soclinux_liteethmaccrc32checker_crc_last[25]) ^ main_soclinux_liteethmaccrc32checker_crc_last[31]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[0]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[6]);
    main_soclinux_liteethmaccrc32checker_crc_next[4] <= (((((((((main_soclinux_liteethmaccrc32checker_crc_last[28] ^ main_soclinux_liteethmaccrc32checker_crc_data1[3]) ^ main_soclinux_liteethmaccrc32checker_crc_last[27]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[4]) ^ main_soclinux_liteethmaccrc32checker_crc_last[26]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[5]) ^ main_soclinux_liteethmaccrc32checker_crc_last[24]) ^ main_soclinux_liteethmaccrc32checker_crc_last[30]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[1]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[7]);
    main_soclinux_liteethmaccrc32checker_crc_next[5] <= (((((((((((((main_soclinux_liteethmaccrc32checker_crc_last[29] ^ main_soclinux_liteethmaccrc32checker_crc_data1[2]) ^ main_soclinux_liteethmaccrc32checker_crc_last[28]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[3]) ^ main_soclinux_liteethmaccrc32checker_crc_last[27]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[4]) ^ main_soclinux_liteethmaccrc32checker_crc_last[25]) ^ main_soclinux_liteethmaccrc32checker_crc_last[31]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[0]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[6]) ^ main_soclinux_liteethmaccrc32checker_crc_last[24]) ^ main_soclinux_liteethmaccrc32checker_crc_last[30]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[1]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[7]);
    main_soclinux_liteethmaccrc32checker_crc_next[6] <= (((((((((((main_soclinux_liteethmaccrc32checker_crc_last[30] ^ main_soclinux_liteethmaccrc32checker_crc_data1[1]) ^ main_soclinux_liteethmaccrc32checker_crc_last[29]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[2]) ^ main_soclinux_liteethmaccrc32checker_crc_last[28]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[3]) ^ main_soclinux_liteethmaccrc32checker_crc_last[26]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[5]) ^ main_soclinux_liteethmaccrc32checker_crc_last[25]) ^ main_soclinux_liteethmaccrc32checker_crc_last[31]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[0]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[6]);
    main_soclinux_liteethmaccrc32checker_crc_next[7] <= (((((((((main_soclinux_liteethmaccrc32checker_crc_last[31] ^ main_soclinux_liteethmaccrc32checker_crc_data1[0]) ^ main_soclinux_liteethmaccrc32checker_crc_last[29]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[2]) ^ main_soclinux_liteethmaccrc32checker_crc_last[27]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[4]) ^ main_soclinux_liteethmaccrc32checker_crc_last[26]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[5]) ^ main_soclinux_liteethmaccrc32checker_crc_last[24]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[7]);
    main_soclinux_liteethmaccrc32checker_crc_next[8] <= ((((((((main_soclinux_liteethmaccrc32checker_crc_last[0] ^ main_soclinux_liteethmaccrc32checker_crc_last[28]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[3]) ^ main_soclinux_liteethmaccrc32checker_crc_last[27]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[4]) ^ main_soclinux_liteethmaccrc32checker_crc_last[25]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[6]) ^ main_soclinux_liteethmaccrc32checker_crc_last[24]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[7]);
    main_soclinux_liteethmaccrc32checker_crc_next[9] <= ((((((((main_soclinux_liteethmaccrc32checker_crc_last[1] ^ main_soclinux_liteethmaccrc32checker_crc_last[29]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[2]) ^ main_soclinux_liteethmaccrc32checker_crc_last[28]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[3]) ^ main_soclinux_liteethmaccrc32checker_crc_last[26]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[5]) ^ main_soclinux_liteethmaccrc32checker_crc_last[25]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[6]);
    main_soclinux_liteethmaccrc32checker_crc_next[10] <= ((((((((main_soclinux_liteethmaccrc32checker_crc_last[2] ^ main_soclinux_liteethmaccrc32checker_crc_last[29]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[2]) ^ main_soclinux_liteethmaccrc32checker_crc_last[27]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[4]) ^ main_soclinux_liteethmaccrc32checker_crc_last[26]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[5]) ^ main_soclinux_liteethmaccrc32checker_crc_last[24]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[7]);
    main_soclinux_liteethmaccrc32checker_crc_next[11] <= ((((((((main_soclinux_liteethmaccrc32checker_crc_last[3] ^ main_soclinux_liteethmaccrc32checker_crc_last[28]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[3]) ^ main_soclinux_liteethmaccrc32checker_crc_last[27]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[4]) ^ main_soclinux_liteethmaccrc32checker_crc_last[25]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[6]) ^ main_soclinux_liteethmaccrc32checker_crc_last[24]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[7]);
    main_soclinux_liteethmaccrc32checker_crc_next[12] <= ((((((((((((main_soclinux_liteethmaccrc32checker_crc_last[4] ^ main_soclinux_liteethmaccrc32checker_crc_last[29]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[2]) ^ main_soclinux_liteethmaccrc32checker_crc_last[28]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[3]) ^ main_soclinux_liteethmaccrc32checker_crc_last[26]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[5]) ^ main_soclinux_liteethmaccrc32checker_crc_last[25]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[6]) ^ main_soclinux_liteethmaccrc32checker_crc_last[24]) ^ main_soclinux_liteethmaccrc32checker_crc_last[30]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[1]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[7]);
    main_soclinux_liteethmaccrc32checker_crc_next[13] <= ((((((((((((main_soclinux_liteethmaccrc32checker_crc_last[5] ^ main_soclinux_liteethmaccrc32checker_crc_last[30]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[1]) ^ main_soclinux_liteethmaccrc32checker_crc_last[29]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[2]) ^ main_soclinux_liteethmaccrc32checker_crc_last[27]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[4]) ^ main_soclinux_liteethmaccrc32checker_crc_last[26]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[5]) ^ main_soclinux_liteethmaccrc32checker_crc_last[25]) ^ main_soclinux_liteethmaccrc32checker_crc_last[31]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[0]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[6]);
    main_soclinux_liteethmaccrc32checker_crc_next[14] <= ((((((((((main_soclinux_liteethmaccrc32checker_crc_last[6] ^ main_soclinux_liteethmaccrc32checker_crc_last[31]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[0]) ^ main_soclinux_liteethmaccrc32checker_crc_last[30]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[1]) ^ main_soclinux_liteethmaccrc32checker_crc_last[28]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[3]) ^ main_soclinux_liteethmaccrc32checker_crc_last[27]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[4]) ^ main_soclinux_liteethmaccrc32checker_crc_last[26]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[5]);
    main_soclinux_liteethmaccrc32checker_crc_next[15] <= ((((((((main_soclinux_liteethmaccrc32checker_crc_last[7] ^ main_soclinux_liteethmaccrc32checker_crc_last[31]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[0]) ^ main_soclinux_liteethmaccrc32checker_crc_last[29]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[2]) ^ main_soclinux_liteethmaccrc32checker_crc_last[28]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[3]) ^ main_soclinux_liteethmaccrc32checker_crc_last[27]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[4]);
    main_soclinux_liteethmaccrc32checker_crc_next[16] <= ((((((main_soclinux_liteethmaccrc32checker_crc_last[8] ^ main_soclinux_liteethmaccrc32checker_crc_last[29]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[2]) ^ main_soclinux_liteethmaccrc32checker_crc_last[28]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[3]) ^ main_soclinux_liteethmaccrc32checker_crc_last[24]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[7]);
    main_soclinux_liteethmaccrc32checker_crc_next[17] <= ((((((main_soclinux_liteethmaccrc32checker_crc_last[9] ^ main_soclinux_liteethmaccrc32checker_crc_last[30]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[1]) ^ main_soclinux_liteethmaccrc32checker_crc_last[29]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[2]) ^ main_soclinux_liteethmaccrc32checker_crc_last[25]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[6]);
    main_soclinux_liteethmaccrc32checker_crc_next[18] <= ((((((main_soclinux_liteethmaccrc32checker_crc_last[10] ^ main_soclinux_liteethmaccrc32checker_crc_last[31]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[0]) ^ main_soclinux_liteethmaccrc32checker_crc_last[30]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[1]) ^ main_soclinux_liteethmaccrc32checker_crc_last[26]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[5]);
    main_soclinux_liteethmaccrc32checker_crc_next[19] <= ((((main_soclinux_liteethmaccrc32checker_crc_last[11] ^ main_soclinux_liteethmaccrc32checker_crc_last[31]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[0]) ^ main_soclinux_liteethmaccrc32checker_crc_last[27]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[4]);
    main_soclinux_liteethmaccrc32checker_crc_next[20] <= ((main_soclinux_liteethmaccrc32checker_crc_last[12] ^ main_soclinux_liteethmaccrc32checker_crc_last[28]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[3]);
    main_soclinux_liteethmaccrc32checker_crc_next[21] <= ((main_soclinux_liteethmaccrc32checker_crc_last[13] ^ main_soclinux_liteethmaccrc32checker_crc_last[29]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[2]);
    main_soclinux_liteethmaccrc32checker_crc_next[22] <= ((main_soclinux_liteethmaccrc32checker_crc_last[14] ^ main_soclinux_liteethmaccrc32checker_crc_last[24]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[7]);
    main_soclinux_liteethmaccrc32checker_crc_next[23] <= ((((((main_soclinux_liteethmaccrc32checker_crc_last[15] ^ main_soclinux_liteethmaccrc32checker_crc_last[25]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[6]) ^ main_soclinux_liteethmaccrc32checker_crc_last[24]) ^ main_soclinux_liteethmaccrc32checker_crc_last[30]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[1]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[7]);
    main_soclinux_liteethmaccrc32checker_crc_next[24] <= ((((((main_soclinux_liteethmaccrc32checker_crc_last[16] ^ main_soclinux_liteethmaccrc32checker_crc_last[26]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[5]) ^ main_soclinux_liteethmaccrc32checker_crc_last[25]) ^ main_soclinux_liteethmaccrc32checker_crc_last[31]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[0]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[6]);
    main_soclinux_liteethmaccrc32checker_crc_next[25] <= ((((main_soclinux_liteethmaccrc32checker_crc_last[17] ^ main_soclinux_liteethmaccrc32checker_crc_last[27]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[4]) ^ main_soclinux_liteethmaccrc32checker_crc_last[26]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[5]);
    main_soclinux_liteethmaccrc32checker_crc_next[26] <= ((((((((main_soclinux_liteethmaccrc32checker_crc_last[18] ^ main_soclinux_liteethmaccrc32checker_crc_last[28]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[3]) ^ main_soclinux_liteethmaccrc32checker_crc_last[27]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[4]) ^ main_soclinux_liteethmaccrc32checker_crc_last[24]) ^ main_soclinux_liteethmaccrc32checker_crc_last[30]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[1]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[7]);
    main_soclinux_liteethmaccrc32checker_crc_next[27] <= ((((((((main_soclinux_liteethmaccrc32checker_crc_last[19] ^ main_soclinux_liteethmaccrc32checker_crc_last[29]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[2]) ^ main_soclinux_liteethmaccrc32checker_crc_last[28]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[3]) ^ main_soclinux_liteethmaccrc32checker_crc_last[25]) ^ main_soclinux_liteethmaccrc32checker_crc_last[31]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[0]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[6]);
    main_soclinux_liteethmaccrc32checker_crc_next[28] <= ((((((main_soclinux_liteethmaccrc32checker_crc_last[20] ^ main_soclinux_liteethmaccrc32checker_crc_last[30]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[1]) ^ main_soclinux_liteethmaccrc32checker_crc_last[29]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[2]) ^ main_soclinux_liteethmaccrc32checker_crc_last[26]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[5]);
    main_soclinux_liteethmaccrc32checker_crc_next[29] <= ((((((main_soclinux_liteethmaccrc32checker_crc_last[21] ^ main_soclinux_liteethmaccrc32checker_crc_last[31]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[0]) ^ main_soclinux_liteethmaccrc32checker_crc_last[30]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[1]) ^ main_soclinux_liteethmaccrc32checker_crc_last[27]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[4]);
    main_soclinux_liteethmaccrc32checker_crc_next[30] <= ((((main_soclinux_liteethmaccrc32checker_crc_last[22] ^ main_soclinux_liteethmaccrc32checker_crc_last[31]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[0]) ^ main_soclinux_liteethmaccrc32checker_crc_last[28]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[3]);
    main_soclinux_liteethmaccrc32checker_crc_next[31] <= ((main_soclinux_liteethmaccrc32checker_crc_last[23] ^ main_soclinux_liteethmaccrc32checker_crc_last[29]) ^ main_soclinux_liteethmaccrc32checker_crc_data1[2]);
  end
  assign main_soclinux_liteethmaccrc32checker_syncfifo_syncfifo_din = {
    main_soclinux_liteethmaccrc32checker_syncfifo_fifo_in_last,
    main_soclinux_liteethmaccrc32checker_syncfifo_fifo_in_first,
    main_soclinux_liteethmaccrc32checker_syncfifo_fifo_in_payload_error,
    main_soclinux_liteethmaccrc32checker_syncfifo_fifo_in_payload_last_be,
    main_soclinux_liteethmaccrc32checker_syncfifo_fifo_in_payload_data
  };
  assign {main_soclinux_liteethmaccrc32checker_syncfifo_fifo_out_last, main_soclinux_liteethmaccrc32checker_syncfifo_fifo_out_first, main_soclinux_liteethmaccrc32checker_syncfifo_fifo_out_payload_error, main_soclinux_liteethmaccrc32checker_syncfifo_fifo_out_payload_last_be, main_soclinux_liteethmaccrc32checker_syncfifo_fifo_out_payload_data} = main_soclinux_liteethmaccrc32checker_syncfifo_syncfifo_dout;
  assign main_soclinux_liteethmaccrc32checker_syncfifo_sink_ready = main_soclinux_liteethmaccrc32checker_syncfifo_syncfifo_writable;
  assign main_soclinux_liteethmaccrc32checker_syncfifo_syncfifo_we = main_soclinux_liteethmaccrc32checker_syncfifo_sink_valid;
  assign main_soclinux_liteethmaccrc32checker_syncfifo_fifo_in_first = main_soclinux_liteethmaccrc32checker_syncfifo_sink_first;
  assign main_soclinux_liteethmaccrc32checker_syncfifo_fifo_in_last = main_soclinux_liteethmaccrc32checker_syncfifo_sink_last;
  assign main_soclinux_liteethmaccrc32checker_syncfifo_fifo_in_payload_data = main_soclinux_liteethmaccrc32checker_syncfifo_sink_payload_data;
  assign main_soclinux_liteethmaccrc32checker_syncfifo_fifo_in_payload_last_be = main_soclinux_liteethmaccrc32checker_syncfifo_sink_payload_last_be;
  assign main_soclinux_liteethmaccrc32checker_syncfifo_fifo_in_payload_error = main_soclinux_liteethmaccrc32checker_syncfifo_sink_payload_error;
  assign main_soclinux_liteethmaccrc32checker_syncfifo_source_valid = main_soclinux_liteethmaccrc32checker_syncfifo_syncfifo_readable;
  assign main_soclinux_liteethmaccrc32checker_syncfifo_source_first = main_soclinux_liteethmaccrc32checker_syncfifo_fifo_out_first;
  assign main_soclinux_liteethmaccrc32checker_syncfifo_source_last = main_soclinux_liteethmaccrc32checker_syncfifo_fifo_out_last;
  assign main_soclinux_liteethmaccrc32checker_syncfifo_source_payload_data = main_soclinux_liteethmaccrc32checker_syncfifo_fifo_out_payload_data;
  assign main_soclinux_liteethmaccrc32checker_syncfifo_source_payload_last_be = main_soclinux_liteethmaccrc32checker_syncfifo_fifo_out_payload_last_be;
  assign main_soclinux_liteethmaccrc32checker_syncfifo_source_payload_error = main_soclinux_liteethmaccrc32checker_syncfifo_fifo_out_payload_error;
  assign main_soclinux_liteethmaccrc32checker_syncfifo_syncfifo_re = main_soclinux_liteethmaccrc32checker_syncfifo_source_ready;
  always @(*) begin
    main_soclinux_liteethmaccrc32checker_syncfifo_wrport_adr <= 3'd0;
    if (main_soclinux_liteethmaccrc32checker_syncfifo_replace) begin
      main_soclinux_liteethmaccrc32checker_syncfifo_wrport_adr <= (main_soclinux_liteethmaccrc32checker_syncfifo_produce - 1'd1);
    end else begin
      main_soclinux_liteethmaccrc32checker_syncfifo_wrport_adr <= main_soclinux_liteethmaccrc32checker_syncfifo_produce;
    end
  end
  assign main_soclinux_liteethmaccrc32checker_syncfifo_wrport_dat_w = main_soclinux_liteethmaccrc32checker_syncfifo_syncfifo_din;
  assign main_soclinux_liteethmaccrc32checker_syncfifo_wrport_we = (main_soclinux_liteethmaccrc32checker_syncfifo_syncfifo_we & (main_soclinux_liteethmaccrc32checker_syncfifo_syncfifo_writable | main_soclinux_liteethmaccrc32checker_syncfifo_replace));
  assign main_soclinux_liteethmaccrc32checker_syncfifo_do_read = (main_soclinux_liteethmaccrc32checker_syncfifo_syncfifo_readable & main_soclinux_liteethmaccrc32checker_syncfifo_syncfifo_re);
  assign main_soclinux_liteethmaccrc32checker_syncfifo_rdport_adr = main_soclinux_liteethmaccrc32checker_syncfifo_consume;
  assign main_soclinux_liteethmaccrc32checker_syncfifo_syncfifo_dout = main_soclinux_liteethmaccrc32checker_syncfifo_rdport_dat_r;
  assign main_soclinux_liteethmaccrc32checker_syncfifo_syncfifo_writable = (main_soclinux_liteethmaccrc32checker_syncfifo_level != 3'd5);
  assign main_soclinux_liteethmaccrc32checker_syncfifo_syncfifo_readable = (main_soclinux_liteethmaccrc32checker_syncfifo_level != 1'd0);
  always @(*) begin
    main_soclinux_liteethmaccrc32checker_crc_reset <= 1'd0;
    builder_subfragments_liteethmaccrc32checker_next_state <= 2'd0;
    main_soclinux_liteethmaccrc32checker_fifo_reset <= 1'd0;
    main_soclinux_liteethmaccrc32checker_crc_ce <= 1'd0;
    builder_subfragments_liteethmaccrc32checker_next_state <= builder_subfragments_liteethmaccrc32checker_state;
    case (builder_subfragments_liteethmaccrc32checker_state)
      1'd1: begin
        if ((main_soclinux_liteethmaccrc32checker_sink_sink_valid & main_soclinux_liteethmaccrc32checker_sink_sink_ready)) begin
          main_soclinux_liteethmaccrc32checker_crc_ce <= 1'd1;
          builder_subfragments_liteethmaccrc32checker_next_state <= 2'd2;
        end
      end
      2'd2: begin
        if ((main_soclinux_liteethmaccrc32checker_sink_sink_valid & main_soclinux_liteethmaccrc32checker_sink_sink_ready)) begin
          main_soclinux_liteethmaccrc32checker_crc_ce <= 1'd1;
          if (main_soclinux_liteethmaccrc32checker_sink_sink_last) begin
            builder_subfragments_liteethmaccrc32checker_next_state <= 1'd0;
          end
        end
      end
      default: begin
        main_soclinux_liteethmaccrc32checker_crc_reset <= 1'd1;
        main_soclinux_liteethmaccrc32checker_fifo_reset <= 1'd1;
        builder_subfragments_liteethmaccrc32checker_next_state <= 1'd1;
      end
    endcase
  end
  assign main_soclinux_crc32_checker_sink_ready = ((~main_soclinux_crc32_checker_source_valid) | main_soclinux_crc32_checker_source_ready);
  assign main_soclinux_ps_preamble_error_o = (main_soclinux_ps_preamble_error_toggle_o ^ main_soclinux_ps_preamble_error_toggle_o_r);
  assign main_soclinux_ps_crc_error_o = (main_soclinux_ps_crc_error_toggle_o ^ main_soclinux_ps_crc_error_toggle_o_r);
  assign main_soclinux_padding_inserter_counter_done = (main_soclinux_padding_inserter_counter >= 6'd59);
  always @(*) begin
    main_soclinux_padding_inserter_sink_ready <= 1'd0;
    main_soclinux_padding_inserter_source_valid <= 1'd0;
    main_soclinux_padding_inserter_source_first <= 1'd0;
    main_soclinux_padding_inserter_source_last <= 1'd0;
    main_soclinux_padding_inserter_source_payload_data <= 8'd0;
    main_soclinux_padding_inserter_source_payload_last_be <= 1'd0;
    builder_subfragments_liteethmacpaddinginserter_next_state <= 1'd0;
    main_soclinux_padding_inserter_source_payload_error <= 1'd0;
    main_soclinux_padding_inserter_counter_subfragments_liteethmacpaddinginserter_next_value <= 16'd0;
    main_soclinux_padding_inserter_counter_subfragments_liteethmacpaddinginserter_next_value_ce <= 1'd0;
    builder_subfragments_liteethmacpaddinginserter_next_state <= builder_subfragments_liteethmacpaddinginserter_state;
    case (builder_subfragments_liteethmacpaddinginserter_state)
      1'd1: begin
        main_soclinux_padding_inserter_source_valid <= 1'd1;
        main_soclinux_padding_inserter_source_last <= main_soclinux_padding_inserter_counter_done;
        main_soclinux_padding_inserter_source_payload_data <= 1'd0;
        if ((main_soclinux_padding_inserter_source_valid & main_soclinux_padding_inserter_source_ready)) begin
          main_soclinux_padding_inserter_counter_subfragments_liteethmacpaddinginserter_next_value <= (main_soclinux_padding_inserter_counter + 1'd1);
          main_soclinux_padding_inserter_counter_subfragments_liteethmacpaddinginserter_next_value_ce <= 1'd1;
          if (main_soclinux_padding_inserter_counter_done) begin
            main_soclinux_padding_inserter_counter_subfragments_liteethmacpaddinginserter_next_value <= 1'd0;
            main_soclinux_padding_inserter_counter_subfragments_liteethmacpaddinginserter_next_value_ce <= 1'd1;
            builder_subfragments_liteethmacpaddinginserter_next_state <= 1'd0;
          end
        end
      end
      default: begin
        main_soclinux_padding_inserter_source_valid <= main_soclinux_padding_inserter_sink_valid;
        main_soclinux_padding_inserter_sink_ready <= main_soclinux_padding_inserter_source_ready;
        main_soclinux_padding_inserter_source_first <= main_soclinux_padding_inserter_sink_first;
        main_soclinux_padding_inserter_source_last <= main_soclinux_padding_inserter_sink_last;
        main_soclinux_padding_inserter_source_payload_data <= main_soclinux_padding_inserter_sink_payload_data;
        main_soclinux_padding_inserter_source_payload_last_be <= main_soclinux_padding_inserter_sink_payload_last_be;
        main_soclinux_padding_inserter_source_payload_error <= main_soclinux_padding_inserter_sink_payload_error;
        if ((main_soclinux_padding_inserter_source_valid & main_soclinux_padding_inserter_source_ready)) begin
          main_soclinux_padding_inserter_counter_subfragments_liteethmacpaddinginserter_next_value <= (main_soclinux_padding_inserter_counter + 1'd1);
          main_soclinux_padding_inserter_counter_subfragments_liteethmacpaddinginserter_next_value_ce <= 1'd1;
          if (main_soclinux_padding_inserter_sink_last) begin
            if ((~main_soclinux_padding_inserter_counter_done)) begin
              main_soclinux_padding_inserter_source_last <= 1'd0;
              builder_subfragments_liteethmacpaddinginserter_next_state <= 1'd1;
            end else begin
              main_soclinux_padding_inserter_counter_subfragments_liteethmacpaddinginserter_next_value <= 1'd0;
              main_soclinux_padding_inserter_counter_subfragments_liteethmacpaddinginserter_next_value_ce <= 1'd1;
            end
          end
        end
      end
    endcase
  end
  assign main_soclinux_padding_checker_source_valid = main_soclinux_padding_checker_sink_valid;
  assign main_soclinux_padding_checker_sink_ready = main_soclinux_padding_checker_source_ready;
  assign main_soclinux_padding_checker_source_first = main_soclinux_padding_checker_sink_first;
  assign main_soclinux_padding_checker_source_last = main_soclinux_padding_checker_sink_last;
  assign main_soclinux_padding_checker_source_payload_data = main_soclinux_padding_checker_sink_payload_data;
  assign main_soclinux_padding_checker_source_payload_last_be = main_soclinux_padding_checker_sink_payload_last_be;
  assign main_soclinux_padding_checker_source_payload_error = main_soclinux_padding_checker_sink_payload_error;
  assign main_soclinux_tx_last_be_source_valid = (main_soclinux_tx_last_be_sink_valid & main_soclinux_tx_last_be_ongoing);
  assign main_soclinux_tx_last_be_source_last = main_soclinux_tx_last_be_sink_payload_last_be;
  assign main_soclinux_tx_last_be_source_payload_data = main_soclinux_tx_last_be_sink_payload_data;
  assign main_soclinux_tx_last_be_sink_ready = main_soclinux_tx_last_be_source_ready;
  assign main_soclinux_rx_last_be_source_valid = main_soclinux_rx_last_be_sink_valid;
  assign main_soclinux_rx_last_be_sink_ready = main_soclinux_rx_last_be_source_ready;
  assign main_soclinux_rx_last_be_source_first = main_soclinux_rx_last_be_sink_first;
  assign main_soclinux_rx_last_be_source_last = main_soclinux_rx_last_be_sink_last;
  assign main_soclinux_rx_last_be_source_payload_data = main_soclinux_rx_last_be_sink_payload_data;
  assign main_soclinux_rx_last_be_source_payload_error = main_soclinux_rx_last_be_sink_payload_error;
  always @(*) begin
    main_soclinux_rx_last_be_source_payload_last_be <= 1'd0;
    main_soclinux_rx_last_be_source_payload_last_be <= main_soclinux_rx_last_be_sink_payload_last_be;
    main_soclinux_rx_last_be_source_payload_last_be <= main_soclinux_rx_last_be_sink_last;
  end
  assign main_soclinux_tx_converter_converter_sink_valid = main_soclinux_tx_converter_sink_valid;
  assign main_soclinux_tx_converter_converter_sink_first = main_soclinux_tx_converter_sink_first;
  assign main_soclinux_tx_converter_converter_sink_last = main_soclinux_tx_converter_sink_last;
  assign main_soclinux_tx_converter_sink_ready = main_soclinux_tx_converter_converter_sink_ready;
  always @(*) begin
    main_soclinux_tx_converter_converter_sink_payload_data <= 40'd0;
    main_soclinux_tx_converter_converter_sink_payload_data[7:0] <= main_soclinux_tx_converter_sink_payload_data[7:0];
    main_soclinux_tx_converter_converter_sink_payload_data[8] <= main_soclinux_tx_converter_sink_payload_last_be[0];
    main_soclinux_tx_converter_converter_sink_payload_data[9] <= main_soclinux_tx_converter_sink_payload_error[0];
    main_soclinux_tx_converter_converter_sink_payload_data[17:10] <= main_soclinux_tx_converter_sink_payload_data[15:8];
    main_soclinux_tx_converter_converter_sink_payload_data[18] <= main_soclinux_tx_converter_sink_payload_last_be[1];
    main_soclinux_tx_converter_converter_sink_payload_data[19] <= main_soclinux_tx_converter_sink_payload_error[1];
    main_soclinux_tx_converter_converter_sink_payload_data[27:20] <= main_soclinux_tx_converter_sink_payload_data[23:16];
    main_soclinux_tx_converter_converter_sink_payload_data[28] <= main_soclinux_tx_converter_sink_payload_last_be[2];
    main_soclinux_tx_converter_converter_sink_payload_data[29] <= main_soclinux_tx_converter_sink_payload_error[2];
    main_soclinux_tx_converter_converter_sink_payload_data[37:30] <= main_soclinux_tx_converter_sink_payload_data[31:24];
    main_soclinux_tx_converter_converter_sink_payload_data[38] <= main_soclinux_tx_converter_sink_payload_last_be[3];
    main_soclinux_tx_converter_converter_sink_payload_data[39] <= main_soclinux_tx_converter_sink_payload_error[3];
  end
  assign main_soclinux_tx_converter_source_valid = main_soclinux_tx_converter_source_source_valid;
  assign main_soclinux_tx_converter_source_first = main_soclinux_tx_converter_source_source_first;
  assign main_soclinux_tx_converter_source_last = main_soclinux_tx_converter_source_source_last;
  assign main_soclinux_tx_converter_source_source_ready = main_soclinux_tx_converter_source_ready;
  assign {main_soclinux_tx_converter_source_payload_error, main_soclinux_tx_converter_source_payload_last_be, main_soclinux_tx_converter_source_payload_data} = main_soclinux_tx_converter_source_source_payload_data;
  assign main_soclinux_tx_converter_source_source_valid = main_soclinux_tx_converter_converter_source_valid;
  assign main_soclinux_tx_converter_converter_source_ready = main_soclinux_tx_converter_source_source_ready;
  assign main_soclinux_tx_converter_source_source_first = main_soclinux_tx_converter_converter_source_first;
  assign main_soclinux_tx_converter_source_source_last = main_soclinux_tx_converter_converter_source_last;
  assign main_soclinux_tx_converter_source_source_payload_data = main_soclinux_tx_converter_converter_source_payload_data;
  assign main_soclinux_tx_converter_converter_first = (main_soclinux_tx_converter_converter_mux == 1'd0);
  assign main_soclinux_tx_converter_converter_last = (main_soclinux_tx_converter_converter_mux == 2'd3);
  assign main_soclinux_tx_converter_converter_source_valid = main_soclinux_tx_converter_converter_sink_valid;
  assign main_soclinux_tx_converter_converter_source_first = (main_soclinux_tx_converter_converter_sink_first & main_soclinux_tx_converter_converter_first);
  assign main_soclinux_tx_converter_converter_source_last = (main_soclinux_tx_converter_converter_sink_last & main_soclinux_tx_converter_converter_last);
  assign main_soclinux_tx_converter_converter_sink_ready = (main_soclinux_tx_converter_converter_last & main_soclinux_tx_converter_converter_source_ready);
  always @(*) begin
    main_soclinux_tx_converter_converter_source_payload_data <= 10'd0;
    case (main_soclinux_tx_converter_converter_mux)
      1'd0: begin
        main_soclinux_tx_converter_converter_source_payload_data <= main_soclinux_tx_converter_converter_sink_payload_data[9:0];
      end
      1'd1: begin
        main_soclinux_tx_converter_converter_source_payload_data <= main_soclinux_tx_converter_converter_sink_payload_data[19:10];
      end
      2'd2: begin
        main_soclinux_tx_converter_converter_source_payload_data <= main_soclinux_tx_converter_converter_sink_payload_data[29:20];
      end
      default: begin
        main_soclinux_tx_converter_converter_source_payload_data <= main_soclinux_tx_converter_converter_sink_payload_data[39:30];
      end
    endcase
  end
  assign main_soclinux_tx_converter_converter_source_payload_valid_token_count = main_soclinux_tx_converter_converter_last;
  assign main_soclinux_rx_converter_converter_sink_valid = main_soclinux_rx_converter_sink_valid;
  assign main_soclinux_rx_converter_converter_sink_first = main_soclinux_rx_converter_sink_first;
  assign main_soclinux_rx_converter_converter_sink_last = main_soclinux_rx_converter_sink_last;
  assign main_soclinux_rx_converter_sink_ready = main_soclinux_rx_converter_converter_sink_ready;
  assign main_soclinux_rx_converter_converter_sink_payload_data = {
    main_soclinux_rx_converter_sink_payload_error,
    main_soclinux_rx_converter_sink_payload_last_be,
    main_soclinux_rx_converter_sink_payload_data
  };
  assign main_soclinux_rx_converter_source_valid = main_soclinux_rx_converter_source_source_valid;
  assign main_soclinux_rx_converter_source_first = main_soclinux_rx_converter_source_source_first;
  assign main_soclinux_rx_converter_source_last = main_soclinux_rx_converter_source_source_last;
  assign main_soclinux_rx_converter_source_source_ready = main_soclinux_rx_converter_source_ready;
  always @(*) begin
    main_soclinux_rx_converter_source_payload_data <= 32'd0;
    main_soclinux_rx_converter_source_payload_data[7:0] <= main_soclinux_rx_converter_source_source_payload_data[7:0];
    main_soclinux_rx_converter_source_payload_data[15:8] <= main_soclinux_rx_converter_source_source_payload_data[17:10];
    main_soclinux_rx_converter_source_payload_data[23:16] <= main_soclinux_rx_converter_source_source_payload_data[27:20];
    main_soclinux_rx_converter_source_payload_data[31:24] <= main_soclinux_rx_converter_source_source_payload_data[37:30];
  end
  always @(*) begin
    main_soclinux_rx_converter_source_payload_last_be <= 4'd0;
    main_soclinux_rx_converter_source_payload_last_be[0] <= main_soclinux_rx_converter_source_source_payload_data[8];
    main_soclinux_rx_converter_source_payload_last_be[1] <= main_soclinux_rx_converter_source_source_payload_data[18];
    main_soclinux_rx_converter_source_payload_last_be[2] <= main_soclinux_rx_converter_source_source_payload_data[28];
    main_soclinux_rx_converter_source_payload_last_be[3] <= main_soclinux_rx_converter_source_source_payload_data[38];
  end
  always @(*) begin
    main_soclinux_rx_converter_source_payload_error <= 4'd0;
    main_soclinux_rx_converter_source_payload_error[0] <= main_soclinux_rx_converter_source_source_payload_data[9];
    main_soclinux_rx_converter_source_payload_error[1] <= main_soclinux_rx_converter_source_source_payload_data[19];
    main_soclinux_rx_converter_source_payload_error[2] <= main_soclinux_rx_converter_source_source_payload_data[29];
    main_soclinux_rx_converter_source_payload_error[3] <= main_soclinux_rx_converter_source_source_payload_data[39];
  end
  assign main_soclinux_rx_converter_source_source_valid = main_soclinux_rx_converter_converter_source_valid;
  assign main_soclinux_rx_converter_converter_source_ready = main_soclinux_rx_converter_source_source_ready;
  assign main_soclinux_rx_converter_source_source_first = main_soclinux_rx_converter_converter_source_first;
  assign main_soclinux_rx_converter_source_source_last = main_soclinux_rx_converter_converter_source_last;
  assign main_soclinux_rx_converter_source_source_payload_data = main_soclinux_rx_converter_converter_source_payload_data;
  assign main_soclinux_rx_converter_converter_sink_ready = ((~main_soclinux_rx_converter_converter_strobe_all) | main_soclinux_rx_converter_converter_source_ready);
  assign main_soclinux_rx_converter_converter_source_valid = main_soclinux_rx_converter_converter_strobe_all;
  assign main_soclinux_rx_converter_converter_load_part = (main_soclinux_rx_converter_converter_sink_valid & main_soclinux_rx_converter_converter_sink_ready);
  assign main_soclinux_tx_cdc_asyncfifo_din = {
    main_soclinux_tx_cdc_fifo_in_last,
    main_soclinux_tx_cdc_fifo_in_first,
    main_soclinux_tx_cdc_fifo_in_payload_error,
    main_soclinux_tx_cdc_fifo_in_payload_last_be,
    main_soclinux_tx_cdc_fifo_in_payload_data
  };
  assign {main_soclinux_tx_cdc_fifo_out_last, main_soclinux_tx_cdc_fifo_out_first, main_soclinux_tx_cdc_fifo_out_payload_error, main_soclinux_tx_cdc_fifo_out_payload_last_be, main_soclinux_tx_cdc_fifo_out_payload_data} = main_soclinux_tx_cdc_asyncfifo_dout;
  assign main_soclinux_tx_cdc_sink_ready = main_soclinux_tx_cdc_asyncfifo_writable;
  assign main_soclinux_tx_cdc_asyncfifo_we = main_soclinux_tx_cdc_sink_valid;
  assign main_soclinux_tx_cdc_fifo_in_first = main_soclinux_tx_cdc_sink_first;
  assign main_soclinux_tx_cdc_fifo_in_last = main_soclinux_tx_cdc_sink_last;
  assign main_soclinux_tx_cdc_fifo_in_payload_data = main_soclinux_tx_cdc_sink_payload_data;
  assign main_soclinux_tx_cdc_fifo_in_payload_last_be = main_soclinux_tx_cdc_sink_payload_last_be;
  assign main_soclinux_tx_cdc_fifo_in_payload_error = main_soclinux_tx_cdc_sink_payload_error;
  assign main_soclinux_tx_cdc_source_valid = main_soclinux_tx_cdc_asyncfifo_readable;
  assign main_soclinux_tx_cdc_source_first = main_soclinux_tx_cdc_fifo_out_first;
  assign main_soclinux_tx_cdc_source_last = main_soclinux_tx_cdc_fifo_out_last;
  assign main_soclinux_tx_cdc_source_payload_data = main_soclinux_tx_cdc_fifo_out_payload_data;
  assign main_soclinux_tx_cdc_source_payload_last_be = main_soclinux_tx_cdc_fifo_out_payload_last_be;
  assign main_soclinux_tx_cdc_source_payload_error = main_soclinux_tx_cdc_fifo_out_payload_error;
  assign main_soclinux_tx_cdc_asyncfifo_re = main_soclinux_tx_cdc_source_ready;
  assign main_soclinux_tx_cdc_graycounter0_ce = (main_soclinux_tx_cdc_asyncfifo_writable & main_soclinux_tx_cdc_asyncfifo_we);
  assign main_soclinux_tx_cdc_graycounter1_ce = (main_soclinux_tx_cdc_asyncfifo_readable & main_soclinux_tx_cdc_asyncfifo_re);
  assign main_soclinux_tx_cdc_asyncfifo_writable = (((main_soclinux_tx_cdc_graycounter0_q[6] == main_soclinux_tx_cdc_consume_wdomain[6]) | (main_soclinux_tx_cdc_graycounter0_q[5] == main_soclinux_tx_cdc_consume_wdomain[5])) | (main_soclinux_tx_cdc_graycounter0_q[4:0] != main_soclinux_tx_cdc_consume_wdomain[4:0]));
  assign main_soclinux_tx_cdc_asyncfifo_readable = (main_soclinux_tx_cdc_graycounter1_q != main_soclinux_tx_cdc_produce_rdomain);
  assign main_soclinux_tx_cdc_wrport_adr = main_soclinux_tx_cdc_graycounter0_q_binary[5:0];
  assign main_soclinux_tx_cdc_wrport_dat_w = main_soclinux_tx_cdc_asyncfifo_din;
  assign main_soclinux_tx_cdc_wrport_we = main_soclinux_tx_cdc_graycounter0_ce;
  assign main_soclinux_tx_cdc_rdport_adr = main_soclinux_tx_cdc_graycounter1_q_next_binary[5:0];
  assign main_soclinux_tx_cdc_asyncfifo_dout = main_soclinux_tx_cdc_rdport_dat_r;
  always @(*) begin
    main_soclinux_tx_cdc_graycounter0_q_next_binary <= 7'd0;
    if (main_soclinux_tx_cdc_graycounter0_ce) begin
      main_soclinux_tx_cdc_graycounter0_q_next_binary <= (main_soclinux_tx_cdc_graycounter0_q_binary + 1'd1);
    end else begin
      main_soclinux_tx_cdc_graycounter0_q_next_binary <= main_soclinux_tx_cdc_graycounter0_q_binary;
    end
  end
  assign main_soclinux_tx_cdc_graycounter0_q_next = (main_soclinux_tx_cdc_graycounter0_q_next_binary ^ main_soclinux_tx_cdc_graycounter0_q_next_binary[6:1]);
  always @(*) begin
    main_soclinux_tx_cdc_graycounter1_q_next_binary <= 7'd0;
    if (main_soclinux_tx_cdc_graycounter1_ce) begin
      main_soclinux_tx_cdc_graycounter1_q_next_binary <= (main_soclinux_tx_cdc_graycounter1_q_binary + 1'd1);
    end else begin
      main_soclinux_tx_cdc_graycounter1_q_next_binary <= main_soclinux_tx_cdc_graycounter1_q_binary;
    end
  end
  assign main_soclinux_tx_cdc_graycounter1_q_next = (main_soclinux_tx_cdc_graycounter1_q_next_binary ^ main_soclinux_tx_cdc_graycounter1_q_next_binary[6:1]);
  assign main_soclinux_rx_cdc_asyncfifo_din = {
    main_soclinux_rx_cdc_fifo_in_last,
    main_soclinux_rx_cdc_fifo_in_first,
    main_soclinux_rx_cdc_fifo_in_payload_error,
    main_soclinux_rx_cdc_fifo_in_payload_last_be,
    main_soclinux_rx_cdc_fifo_in_payload_data
  };
  assign {main_soclinux_rx_cdc_fifo_out_last, main_soclinux_rx_cdc_fifo_out_first, main_soclinux_rx_cdc_fifo_out_payload_error, main_soclinux_rx_cdc_fifo_out_payload_last_be, main_soclinux_rx_cdc_fifo_out_payload_data} = main_soclinux_rx_cdc_asyncfifo_dout;
  assign main_soclinux_rx_cdc_sink_ready = main_soclinux_rx_cdc_asyncfifo_writable;
  assign main_soclinux_rx_cdc_asyncfifo_we = main_soclinux_rx_cdc_sink_valid;
  assign main_soclinux_rx_cdc_fifo_in_first = main_soclinux_rx_cdc_sink_first;
  assign main_soclinux_rx_cdc_fifo_in_last = main_soclinux_rx_cdc_sink_last;
  assign main_soclinux_rx_cdc_fifo_in_payload_data = main_soclinux_rx_cdc_sink_payload_data;
  assign main_soclinux_rx_cdc_fifo_in_payload_last_be = main_soclinux_rx_cdc_sink_payload_last_be;
  assign main_soclinux_rx_cdc_fifo_in_payload_error = main_soclinux_rx_cdc_sink_payload_error;
  assign main_soclinux_rx_cdc_source_valid = main_soclinux_rx_cdc_asyncfifo_readable;
  assign main_soclinux_rx_cdc_source_first = main_soclinux_rx_cdc_fifo_out_first;
  assign main_soclinux_rx_cdc_source_last = main_soclinux_rx_cdc_fifo_out_last;
  assign main_soclinux_rx_cdc_source_payload_data = main_soclinux_rx_cdc_fifo_out_payload_data;
  assign main_soclinux_rx_cdc_source_payload_last_be = main_soclinux_rx_cdc_fifo_out_payload_last_be;
  assign main_soclinux_rx_cdc_source_payload_error = main_soclinux_rx_cdc_fifo_out_payload_error;
  assign main_soclinux_rx_cdc_asyncfifo_re = main_soclinux_rx_cdc_source_ready;
  assign main_soclinux_rx_cdc_graycounter0_ce = (main_soclinux_rx_cdc_asyncfifo_writable & main_soclinux_rx_cdc_asyncfifo_we);
  assign main_soclinux_rx_cdc_graycounter1_ce = (main_soclinux_rx_cdc_asyncfifo_readable & main_soclinux_rx_cdc_asyncfifo_re);
  assign main_soclinux_rx_cdc_asyncfifo_writable = (((main_soclinux_rx_cdc_graycounter0_q[6] == main_soclinux_rx_cdc_consume_wdomain[6]) | (main_soclinux_rx_cdc_graycounter0_q[5] == main_soclinux_rx_cdc_consume_wdomain[5])) | (main_soclinux_rx_cdc_graycounter0_q[4:0] != main_soclinux_rx_cdc_consume_wdomain[4:0]));
  assign main_soclinux_rx_cdc_asyncfifo_readable = (main_soclinux_rx_cdc_graycounter1_q != main_soclinux_rx_cdc_produce_rdomain);
  assign main_soclinux_rx_cdc_wrport_adr = main_soclinux_rx_cdc_graycounter0_q_binary[5:0];
  assign main_soclinux_rx_cdc_wrport_dat_w = main_soclinux_rx_cdc_asyncfifo_din;
  assign main_soclinux_rx_cdc_wrport_we = main_soclinux_rx_cdc_graycounter0_ce;
  assign main_soclinux_rx_cdc_rdport_adr = main_soclinux_rx_cdc_graycounter1_q_next_binary[5:0];
  assign main_soclinux_rx_cdc_asyncfifo_dout = main_soclinux_rx_cdc_rdport_dat_r;
  always @(*) begin
    main_soclinux_rx_cdc_graycounter0_q_next_binary <= 7'd0;
    if (main_soclinux_rx_cdc_graycounter0_ce) begin
      main_soclinux_rx_cdc_graycounter0_q_next_binary <= (main_soclinux_rx_cdc_graycounter0_q_binary + 1'd1);
    end else begin
      main_soclinux_rx_cdc_graycounter0_q_next_binary <= main_soclinux_rx_cdc_graycounter0_q_binary;
    end
  end
  assign main_soclinux_rx_cdc_graycounter0_q_next = (main_soclinux_rx_cdc_graycounter0_q_next_binary ^ main_soclinux_rx_cdc_graycounter0_q_next_binary[6:1]);
  always @(*) begin
    main_soclinux_rx_cdc_graycounter1_q_next_binary <= 7'd0;
    if (main_soclinux_rx_cdc_graycounter1_ce) begin
      main_soclinux_rx_cdc_graycounter1_q_next_binary <= (main_soclinux_rx_cdc_graycounter1_q_binary + 1'd1);
    end else begin
      main_soclinux_rx_cdc_graycounter1_q_next_binary <= main_soclinux_rx_cdc_graycounter1_q_binary;
    end
  end
  assign main_soclinux_rx_cdc_graycounter1_q_next = (main_soclinux_rx_cdc_graycounter1_q_next_binary ^ main_soclinux_rx_cdc_graycounter1_q_next_binary[6:1]);
  assign main_soclinux_tx_converter_sink_valid = main_soclinux_tx_cdc_source_valid;
  assign main_soclinux_tx_cdc_source_ready = main_soclinux_tx_converter_sink_ready;
  assign main_soclinux_tx_converter_sink_first = main_soclinux_tx_cdc_source_first;
  assign main_soclinux_tx_converter_sink_last = main_soclinux_tx_cdc_source_last;
  assign main_soclinux_tx_converter_sink_payload_data = main_soclinux_tx_cdc_source_payload_data;
  assign main_soclinux_tx_converter_sink_payload_last_be = main_soclinux_tx_cdc_source_payload_last_be;
  assign main_soclinux_tx_converter_sink_payload_error = main_soclinux_tx_cdc_source_payload_error;
  assign main_soclinux_tx_last_be_sink_valid = main_soclinux_tx_converter_source_valid;
  assign main_soclinux_tx_converter_source_ready = main_soclinux_tx_last_be_sink_ready;
  assign main_soclinux_tx_last_be_sink_first = main_soclinux_tx_converter_source_first;
  assign main_soclinux_tx_last_be_sink_last = main_soclinux_tx_converter_source_last;
  assign main_soclinux_tx_last_be_sink_payload_data = main_soclinux_tx_converter_source_payload_data;
  assign main_soclinux_tx_last_be_sink_payload_last_be = main_soclinux_tx_converter_source_payload_last_be;
  assign main_soclinux_tx_last_be_sink_payload_error = main_soclinux_tx_converter_source_payload_error;
  assign main_soclinux_padding_inserter_sink_valid = main_soclinux_tx_last_be_source_valid;
  assign main_soclinux_tx_last_be_source_ready = main_soclinux_padding_inserter_sink_ready;
  assign main_soclinux_padding_inserter_sink_first = main_soclinux_tx_last_be_source_first;
  assign main_soclinux_padding_inserter_sink_last = main_soclinux_tx_last_be_source_last;
  assign main_soclinux_padding_inserter_sink_payload_data = main_soclinux_tx_last_be_source_payload_data;
  assign main_soclinux_padding_inserter_sink_payload_last_be = main_soclinux_tx_last_be_source_payload_last_be;
  assign main_soclinux_padding_inserter_sink_payload_error = main_soclinux_tx_last_be_source_payload_error;
  assign main_soclinux_crc32_inserter_sink_valid = main_soclinux_padding_inserter_source_valid;
  assign main_soclinux_padding_inserter_source_ready = main_soclinux_crc32_inserter_sink_ready;
  assign main_soclinux_crc32_inserter_sink_first = main_soclinux_padding_inserter_source_first;
  assign main_soclinux_crc32_inserter_sink_last = main_soclinux_padding_inserter_source_last;
  assign main_soclinux_crc32_inserter_sink_payload_data = main_soclinux_padding_inserter_source_payload_data;
  assign main_soclinux_crc32_inserter_sink_payload_last_be = main_soclinux_padding_inserter_source_payload_last_be;
  assign main_soclinux_crc32_inserter_sink_payload_error = main_soclinux_padding_inserter_source_payload_error;
  assign main_soclinux_preamble_inserter_sink_valid = main_soclinux_liteethmaccrc32inserter_source_valid;
  assign main_soclinux_liteethmaccrc32inserter_source_ready = main_soclinux_preamble_inserter_sink_ready;
  assign main_soclinux_preamble_inserter_sink_first = main_soclinux_liteethmaccrc32inserter_source_first;
  assign main_soclinux_preamble_inserter_sink_last = main_soclinux_liteethmaccrc32inserter_source_last;
  assign main_soclinux_preamble_inserter_sink_payload_data = main_soclinux_liteethmaccrc32inserter_source_payload_data;
  assign main_soclinux_preamble_inserter_sink_payload_last_be = main_soclinux_liteethmaccrc32inserter_source_payload_last_be;
  assign main_soclinux_preamble_inserter_sink_payload_error = main_soclinux_liteethmaccrc32inserter_source_payload_error;
  assign main_soclinux_tx_gap_inserter_sink_valid = main_soclinux_preamble_inserter_source_valid;
  assign main_soclinux_preamble_inserter_source_ready = main_soclinux_tx_gap_inserter_sink_ready;
  assign main_soclinux_tx_gap_inserter_sink_first = main_soclinux_preamble_inserter_source_first;
  assign main_soclinux_tx_gap_inserter_sink_last = main_soclinux_preamble_inserter_source_last;
  assign main_soclinux_tx_gap_inserter_sink_payload_data = main_soclinux_preamble_inserter_source_payload_data;
  assign main_soclinux_tx_gap_inserter_sink_payload_last_be = main_soclinux_preamble_inserter_source_payload_last_be;
  assign main_soclinux_tx_gap_inserter_sink_payload_error = main_soclinux_preamble_inserter_source_payload_error;
  assign main_ethphy_sink_valid = main_soclinux_tx_gap_inserter_source_valid;
  assign main_soclinux_tx_gap_inserter_source_ready = main_ethphy_sink_ready;
  assign main_ethphy_sink_first = main_soclinux_tx_gap_inserter_source_first;
  assign main_ethphy_sink_last = main_soclinux_tx_gap_inserter_source_last;
  assign main_ethphy_sink_payload_data = main_soclinux_tx_gap_inserter_source_payload_data;
  assign main_ethphy_sink_payload_last_be = main_soclinux_tx_gap_inserter_source_payload_last_be;
  assign main_ethphy_sink_payload_error = main_soclinux_tx_gap_inserter_source_payload_error;
  assign main_soclinux_preamble_checker_sink_valid = main_ethphy_liteethphyrgmiirx_source_valid;
  assign main_ethphy_liteethphyrgmiirx_source_ready = main_soclinux_preamble_checker_sink_ready;
  assign main_soclinux_preamble_checker_sink_first = main_ethphy_liteethphyrgmiirx_source_first;
  assign main_soclinux_preamble_checker_sink_last = main_ethphy_liteethphyrgmiirx_source_last;
  assign main_soclinux_preamble_checker_sink_payload_data = main_ethphy_liteethphyrgmiirx_source_payload_data;
  assign main_soclinux_preamble_checker_sink_payload_last_be = main_ethphy_liteethphyrgmiirx_source_payload_last_be;
  assign main_soclinux_preamble_checker_sink_payload_error = main_ethphy_liteethphyrgmiirx_source_payload_error;
  assign main_soclinux_crc32_checker_sink_valid = main_soclinux_preamble_checker_source_valid;
  assign main_soclinux_preamble_checker_source_ready = main_soclinux_crc32_checker_sink_ready;
  assign main_soclinux_crc32_checker_sink_first = main_soclinux_preamble_checker_source_first;
  assign main_soclinux_crc32_checker_sink_last = main_soclinux_preamble_checker_source_last;
  assign main_soclinux_crc32_checker_sink_payload_data = main_soclinux_preamble_checker_source_payload_data;
  assign main_soclinux_crc32_checker_sink_payload_last_be = main_soclinux_preamble_checker_source_payload_last_be;
  assign main_soclinux_crc32_checker_sink_payload_error = main_soclinux_preamble_checker_source_payload_error;
  assign main_soclinux_padding_checker_sink_valid = main_soclinux_liteethmaccrc32checker_source_source_valid;
  assign main_soclinux_liteethmaccrc32checker_source_source_ready = main_soclinux_padding_checker_sink_ready;
  assign main_soclinux_padding_checker_sink_first = main_soclinux_liteethmaccrc32checker_source_source_first;
  assign main_soclinux_padding_checker_sink_last = main_soclinux_liteethmaccrc32checker_source_source_last;
  assign main_soclinux_padding_checker_sink_payload_data = main_soclinux_liteethmaccrc32checker_source_source_payload_data;
  assign main_soclinux_padding_checker_sink_payload_last_be = main_soclinux_liteethmaccrc32checker_source_source_payload_last_be;
  assign main_soclinux_padding_checker_sink_payload_error = main_soclinux_liteethmaccrc32checker_source_source_payload_error;
  assign main_soclinux_rx_last_be_sink_valid = main_soclinux_padding_checker_source_valid;
  assign main_soclinux_padding_checker_source_ready = main_soclinux_rx_last_be_sink_ready;
  assign main_soclinux_rx_last_be_sink_first = main_soclinux_padding_checker_source_first;
  assign main_soclinux_rx_last_be_sink_last = main_soclinux_padding_checker_source_last;
  assign main_soclinux_rx_last_be_sink_payload_data = main_soclinux_padding_checker_source_payload_data;
  assign main_soclinux_rx_last_be_sink_payload_last_be = main_soclinux_padding_checker_source_payload_last_be;
  assign main_soclinux_rx_last_be_sink_payload_error = main_soclinux_padding_checker_source_payload_error;
  assign main_soclinux_rx_converter_sink_valid = main_soclinux_rx_last_be_source_valid;
  assign main_soclinux_rx_last_be_source_ready = main_soclinux_rx_converter_sink_ready;
  assign main_soclinux_rx_converter_sink_first = main_soclinux_rx_last_be_source_first;
  assign main_soclinux_rx_converter_sink_last = main_soclinux_rx_last_be_source_last;
  assign main_soclinux_rx_converter_sink_payload_data = main_soclinux_rx_last_be_source_payload_data;
  assign main_soclinux_rx_converter_sink_payload_last_be = main_soclinux_rx_last_be_source_payload_last_be;
  assign main_soclinux_rx_converter_sink_payload_error = main_soclinux_rx_last_be_source_payload_error;
  assign main_soclinux_rx_cdc_sink_valid = main_soclinux_rx_converter_source_valid;
  assign main_soclinux_rx_converter_source_ready = main_soclinux_rx_cdc_sink_ready;
  assign main_soclinux_rx_cdc_sink_first = main_soclinux_rx_converter_source_first;
  assign main_soclinux_rx_cdc_sink_last = main_soclinux_rx_converter_source_last;
  assign main_soclinux_rx_cdc_sink_payload_data = main_soclinux_rx_converter_source_payload_data;
  assign main_soclinux_rx_cdc_sink_payload_last_be = main_soclinux_rx_converter_source_payload_last_be;
  assign main_soclinux_rx_cdc_sink_payload_error = main_soclinux_rx_converter_source_payload_error;
  assign main_soclinux_writer_sink_sink_valid = main_soclinux_sink_valid;
  assign main_soclinux_sink_ready = main_soclinux_writer_sink_sink_ready;
  assign main_soclinux_writer_sink_sink_first = main_soclinux_sink_first;
  assign main_soclinux_writer_sink_sink_last = main_soclinux_sink_last;
  assign main_soclinux_writer_sink_sink_payload_data = main_soclinux_sink_payload_data;
  assign main_soclinux_writer_sink_sink_payload_last_be = main_soclinux_sink_payload_last_be;
  assign main_soclinux_writer_sink_sink_payload_error = main_soclinux_sink_payload_error;
  assign main_soclinux_source_valid = main_soclinux_reader_source_source_valid;
  assign main_soclinux_reader_source_source_ready = main_soclinux_source_ready;
  assign main_soclinux_source_first = main_soclinux_reader_source_source_first;
  assign main_soclinux_source_last = main_soclinux_reader_source_source_last;
  assign main_soclinux_source_payload_data = main_soclinux_reader_source_source_payload_data;
  assign main_soclinux_source_payload_last_be = main_soclinux_reader_source_source_payload_last_be;
  assign main_soclinux_source_payload_error = main_soclinux_reader_source_source_payload_error;
  always @(*) begin
    main_soclinux_writer_inc <= 3'd0;
    case (main_soclinux_writer_sink_sink_payload_last_be)
      1'd1: begin
        main_soclinux_writer_inc <= 1'd1;
      end
      2'd2: begin
        main_soclinux_writer_inc <= 2'd2;
      end
      3'd4: begin
        main_soclinux_writer_inc <= 2'd3;
      end
      default: begin
        main_soclinux_writer_inc <= 3'd4;
      end
    endcase
  end
  assign main_soclinux_writer_fifo_sink_payload_slot = main_soclinux_writer_slot;
  assign main_soclinux_writer_fifo_sink_payload_length = main_soclinux_writer_counter;
  assign main_soclinux_writer_fifo_source_ready = main_soclinux_writer_available_clear;
  assign main_soclinux_writer_available_trigger = main_soclinux_writer_fifo_source_valid;
  assign main_soclinux_writer_slot_status = main_soclinux_writer_fifo_source_payload_slot;
  assign main_soclinux_writer_length_status = main_soclinux_writer_fifo_source_payload_length;
  always @(*) begin
    main_soclinux_writer_memory1_adr <= 9'd0;
    main_soclinux_writer_memory1_we <= 1'd0;
    main_soclinux_writer_memory0_adr <= 9'd0;
    main_soclinux_writer_memory1_dat_w <= 32'd0;
    main_soclinux_writer_memory0_we <= 1'd0;
    main_soclinux_writer_memory0_dat_w <= 32'd0;
    case (main_soclinux_writer_slot)
      1'd0: begin
        main_soclinux_writer_memory0_adr   <= main_soclinux_writer_counter[31:2];
        main_soclinux_writer_memory0_dat_w <= main_soclinux_writer_sink_sink_payload_data;
        if ((main_soclinux_writer_sink_sink_valid & main_soclinux_writer_ongoing)) begin
          main_soclinux_writer_memory0_we <= 4'd15;
        end
      end
      1'd1: begin
        main_soclinux_writer_memory1_adr   <= main_soclinux_writer_counter[31:2];
        main_soclinux_writer_memory1_dat_w <= main_soclinux_writer_sink_sink_payload_data;
        if ((main_soclinux_writer_sink_sink_valid & main_soclinux_writer_ongoing)) begin
          main_soclinux_writer_memory1_we <= 4'd15;
        end
      end
    endcase
  end
  assign main_soclinux_writer_available0 = main_soclinux_writer_available_status;
  assign main_soclinux_writer_available1 = main_soclinux_writer_available_pending;
  always @(*) begin
    main_soclinux_writer_available_clear <= 1'd0;
    if ((main_soclinux_writer_pending_re & main_soclinux_writer_pending_r)) begin
      main_soclinux_writer_available_clear <= 1'd1;
    end
  end
  assign main_soclinux_writer_irq = (main_soclinux_writer_pending_status & main_soclinux_writer_enable_storage);
  assign main_soclinux_writer_available_status = main_soclinux_writer_available_trigger;
  assign main_soclinux_writer_available_pending = main_soclinux_writer_available_trigger;
  assign main_soclinux_writer_fifo_syncfifo_din = {
    main_soclinux_writer_fifo_fifo_in_last,
    main_soclinux_writer_fifo_fifo_in_first,
    main_soclinux_writer_fifo_fifo_in_payload_length,
    main_soclinux_writer_fifo_fifo_in_payload_slot
  };
  assign {main_soclinux_writer_fifo_fifo_out_last, main_soclinux_writer_fifo_fifo_out_first, main_soclinux_writer_fifo_fifo_out_payload_length, main_soclinux_writer_fifo_fifo_out_payload_slot} = main_soclinux_writer_fifo_syncfifo_dout;
  assign main_soclinux_writer_fifo_sink_ready = main_soclinux_writer_fifo_syncfifo_writable;
  assign main_soclinux_writer_fifo_syncfifo_we = main_soclinux_writer_fifo_sink_valid;
  assign main_soclinux_writer_fifo_fifo_in_first = main_soclinux_writer_fifo_sink_first;
  assign main_soclinux_writer_fifo_fifo_in_last = main_soclinux_writer_fifo_sink_last;
  assign main_soclinux_writer_fifo_fifo_in_payload_slot = main_soclinux_writer_fifo_sink_payload_slot;
  assign main_soclinux_writer_fifo_fifo_in_payload_length = main_soclinux_writer_fifo_sink_payload_length;
  assign main_soclinux_writer_fifo_source_valid = main_soclinux_writer_fifo_syncfifo_readable;
  assign main_soclinux_writer_fifo_source_first = main_soclinux_writer_fifo_fifo_out_first;
  assign main_soclinux_writer_fifo_source_last = main_soclinux_writer_fifo_fifo_out_last;
  assign main_soclinux_writer_fifo_source_payload_slot = main_soclinux_writer_fifo_fifo_out_payload_slot;
  assign main_soclinux_writer_fifo_source_payload_length = main_soclinux_writer_fifo_fifo_out_payload_length;
  assign main_soclinux_writer_fifo_syncfifo_re = main_soclinux_writer_fifo_source_ready;
  always @(*) begin
    main_soclinux_writer_fifo_wrport_adr <= 1'd0;
    if (main_soclinux_writer_fifo_replace) begin
      main_soclinux_writer_fifo_wrport_adr <= (main_soclinux_writer_fifo_produce - 1'd1);
    end else begin
      main_soclinux_writer_fifo_wrport_adr <= main_soclinux_writer_fifo_produce;
    end
  end
  assign main_soclinux_writer_fifo_wrport_dat_w = main_soclinux_writer_fifo_syncfifo_din;
  assign main_soclinux_writer_fifo_wrport_we = (main_soclinux_writer_fifo_syncfifo_we & (main_soclinux_writer_fifo_syncfifo_writable | main_soclinux_writer_fifo_replace));
  assign main_soclinux_writer_fifo_do_read = (main_soclinux_writer_fifo_syncfifo_readable & main_soclinux_writer_fifo_syncfifo_re);
  assign main_soclinux_writer_fifo_rdport_adr = main_soclinux_writer_fifo_consume;
  assign main_soclinux_writer_fifo_syncfifo_dout = main_soclinux_writer_fifo_rdport_dat_r;
  assign main_soclinux_writer_fifo_syncfifo_writable = (main_soclinux_writer_fifo_level != 2'd2);
  assign main_soclinux_writer_fifo_syncfifo_readable = (main_soclinux_writer_fifo_level != 1'd0);
  always @(*) begin
    main_soclinux_writer_slot_ce <= 1'd0;
    main_soclinux_writer_ongoing <= 1'd0;
    builder_subfragments_liteethmacsramwriter_next_state <= 3'd0;
    main_soclinux_writer_fifo_sink_valid <= 1'd0;
    main_soclinux_writer_counter_subfragments_t_next_value <= 32'd0;
    main_soclinux_writer_counter_subfragments_t_next_value_ce <= 1'd0;
    main_soclinux_writer_errors_status_subfragments_f_next_value <= 32'd0;
    main_soclinux_writer_errors_status_subfragments_f_next_value_ce <= 1'd0;
    builder_subfragments_liteethmacsramwriter_next_state <= builder_subfragments_liteethmacsramwriter_state;
    case (builder_subfragments_liteethmacsramwriter_state)
      1'd1: begin
        if (main_soclinux_writer_sink_sink_valid) begin
          if ((main_soclinux_writer_counter == 11'd1530)) begin
            builder_subfragments_liteethmacsramwriter_next_state <= 2'd3;
          end else begin
            main_soclinux_writer_counter_subfragments_t_next_value <= (main_soclinux_writer_counter + main_soclinux_writer_inc);
            main_soclinux_writer_counter_subfragments_t_next_value_ce <= 1'd1;
            main_soclinux_writer_ongoing <= 1'd1;
          end
          if (main_soclinux_writer_sink_sink_last) begin
            if (((main_soclinux_writer_sink_sink_payload_error & main_soclinux_writer_sink_sink_payload_last_be) != 1'd0)) begin
              builder_subfragments_liteethmacsramwriter_next_state <= 2'd2;
            end else begin
              builder_subfragments_liteethmacsramwriter_next_state <= 3'd4;
            end
          end
        end
      end
      2'd2: begin
        main_soclinux_writer_counter_subfragments_t_next_value <= 1'd0;
        main_soclinux_writer_counter_subfragments_t_next_value_ce <= 1'd1;
        builder_subfragments_liteethmacsramwriter_next_state <= 1'd0;
      end
      2'd3: begin
        if ((main_soclinux_writer_sink_sink_valid & main_soclinux_writer_sink_sink_last)) begin
          builder_subfragments_liteethmacsramwriter_next_state <= 3'd4;
        end
      end
      3'd4: begin
        main_soclinux_writer_counter_subfragments_t_next_value <= 1'd0;
        main_soclinux_writer_counter_subfragments_t_next_value_ce <= 1'd1;
        main_soclinux_writer_slot_ce <= 1'd1;
        main_soclinux_writer_fifo_sink_valid <= 1'd1;
        builder_subfragments_liteethmacsramwriter_next_state <= 1'd0;
      end
      default: begin
        if (main_soclinux_writer_sink_sink_valid) begin
          if (main_soclinux_writer_fifo_sink_ready) begin
            main_soclinux_writer_ongoing <= 1'd1;
            main_soclinux_writer_counter_subfragments_t_next_value <= (main_soclinux_writer_counter + main_soclinux_writer_inc);
            main_soclinux_writer_counter_subfragments_t_next_value_ce <= 1'd1;
            builder_subfragments_liteethmacsramwriter_next_state <= 1'd1;
          end else begin
            main_soclinux_writer_errors_status_subfragments_f_next_value <= (main_soclinux_writer_errors_status + 1'd1);
            main_soclinux_writer_errors_status_subfragments_f_next_value_ce <= 1'd1;
            builder_subfragments_liteethmacsramwriter_next_state <= 2'd3;
          end
        end
      end
    endcase
  end
  assign main_soclinux_reader_fifo_sink_valid = main_soclinux_reader_start_re;
  assign main_soclinux_reader_fifo_sink_payload_slot = main_soclinux_reader_slot_storage;
  assign main_soclinux_reader_fifo_sink_payload_length = main_soclinux_reader_length_storage;
  assign main_soclinux_reader_ready_status = main_soclinux_reader_fifo_sink_ready;
  assign main_soclinux_reader_level_status = main_soclinux_reader_fifo_level;
  always @(*) begin
    main_soclinux_reader_source_source_payload_last_be <= 4'd0;
    if (main_soclinux_reader_source_source_last) begin
      case (main_soclinux_reader_fifo_source_payload_length[1:0])
        1'd0: begin
          main_soclinux_reader_source_source_payload_last_be <= 4'd8;
        end
        1'd1: begin
          main_soclinux_reader_source_source_payload_last_be <= 1'd1;
        end
        2'd2: begin
          main_soclinux_reader_source_source_payload_last_be <= 2'd2;
        end
        2'd3: begin
          main_soclinux_reader_source_source_payload_last_be <= 3'd4;
        end
      endcase
    end
  end
  assign main_soclinux_reader_memory0_adr = main_soclinux_reader_read_address[10:2];
  assign main_soclinux_reader_memory1_adr = main_soclinux_reader_read_address[10:2];
  always @(*) begin
    main_soclinux_reader_source_source_payload_data <= 32'd0;
    case (main_soclinux_reader_fifo_source_payload_slot)
      1'd0: begin
        main_soclinux_reader_source_source_payload_data <= main_soclinux_reader_memory0_dat_r;
      end
      1'd1: begin
        main_soclinux_reader_source_source_payload_data <= main_soclinux_reader_memory1_dat_r;
      end
    endcase
  end
  assign main_soclinux_reader_done0 = main_soclinux_reader_done_status;
  assign main_soclinux_reader_done1 = main_soclinux_reader_done_pending;
  always @(*) begin
    main_soclinux_reader_done_clear <= 1'd0;
    if ((main_soclinux_reader_pending_re & main_soclinux_reader_pending_r)) begin
      main_soclinux_reader_done_clear <= 1'd1;
    end
  end
  assign main_soclinux_reader_irq = (main_soclinux_reader_pending_status & main_soclinux_reader_enable_storage);
  assign main_soclinux_reader_done_status = 1'd0;
  assign main_soclinux_reader_fifo_syncfifo_din = {
    main_soclinux_reader_fifo_fifo_in_last,
    main_soclinux_reader_fifo_fifo_in_first,
    main_soclinux_reader_fifo_fifo_in_payload_length,
    main_soclinux_reader_fifo_fifo_in_payload_slot
  };
  assign {main_soclinux_reader_fifo_fifo_out_last, main_soclinux_reader_fifo_fifo_out_first, main_soclinux_reader_fifo_fifo_out_payload_length, main_soclinux_reader_fifo_fifo_out_payload_slot} = main_soclinux_reader_fifo_syncfifo_dout;
  assign main_soclinux_reader_fifo_sink_ready = main_soclinux_reader_fifo_syncfifo_writable;
  assign main_soclinux_reader_fifo_syncfifo_we = main_soclinux_reader_fifo_sink_valid;
  assign main_soclinux_reader_fifo_fifo_in_first = main_soclinux_reader_fifo_sink_first;
  assign main_soclinux_reader_fifo_fifo_in_last = main_soclinux_reader_fifo_sink_last;
  assign main_soclinux_reader_fifo_fifo_in_payload_slot = main_soclinux_reader_fifo_sink_payload_slot;
  assign main_soclinux_reader_fifo_fifo_in_payload_length = main_soclinux_reader_fifo_sink_payload_length;
  assign main_soclinux_reader_fifo_source_valid = main_soclinux_reader_fifo_syncfifo_readable;
  assign main_soclinux_reader_fifo_source_first = main_soclinux_reader_fifo_fifo_out_first;
  assign main_soclinux_reader_fifo_source_last = main_soclinux_reader_fifo_fifo_out_last;
  assign main_soclinux_reader_fifo_source_payload_slot = main_soclinux_reader_fifo_fifo_out_payload_slot;
  assign main_soclinux_reader_fifo_source_payload_length = main_soclinux_reader_fifo_fifo_out_payload_length;
  assign main_soclinux_reader_fifo_syncfifo_re = main_soclinux_reader_fifo_source_ready;
  always @(*) begin
    main_soclinux_reader_fifo_wrport_adr <= 1'd0;
    if (main_soclinux_reader_fifo_replace) begin
      main_soclinux_reader_fifo_wrport_adr <= (main_soclinux_reader_fifo_produce - 1'd1);
    end else begin
      main_soclinux_reader_fifo_wrport_adr <= main_soclinux_reader_fifo_produce;
    end
  end
  assign main_soclinux_reader_fifo_wrport_dat_w = main_soclinux_reader_fifo_syncfifo_din;
  assign main_soclinux_reader_fifo_wrport_we = (main_soclinux_reader_fifo_syncfifo_we & (main_soclinux_reader_fifo_syncfifo_writable | main_soclinux_reader_fifo_replace));
  assign main_soclinux_reader_fifo_do_read = (main_soclinux_reader_fifo_syncfifo_readable & main_soclinux_reader_fifo_syncfifo_re);
  assign main_soclinux_reader_fifo_rdport_adr = main_soclinux_reader_fifo_consume;
  assign main_soclinux_reader_fifo_syncfifo_dout = main_soclinux_reader_fifo_rdport_dat_r;
  assign main_soclinux_reader_fifo_syncfifo_writable = (main_soclinux_reader_fifo_level != 2'd2);
  assign main_soclinux_reader_fifo_syncfifo_readable = (main_soclinux_reader_fifo_level != 1'd0);
  always @(*) begin
    main_soclinux_reader_source_source_valid <= 1'd0;
    main_soclinux_reader_done_trigger <= 1'd0;
    main_soclinux_reader_source_source_last <= 1'd0;
    main_soclinux_reader_read_address <= 11'd0;
    main_soclinux_reader_fifo_source_ready <= 1'd0;
    builder_subfragments_liteethmacsramreader_next_state <= 2'd0;
    main_soclinux_reader_counter_subfragments_next_value <= 11'd0;
    main_soclinux_reader_counter_subfragments_next_value_ce <= 1'd0;
    builder_subfragments_liteethmacsramreader_next_state <= builder_subfragments_liteethmacsramreader_state;
    case (builder_subfragments_liteethmacsramreader_state)
      1'd1: begin
        main_soclinux_reader_source_source_valid <= 1'd1;
        main_soclinux_reader_source_source_last <= (main_soclinux_reader_counter >= (main_soclinux_reader_fifo_source_payload_length - 3'd4));
        main_soclinux_reader_read_address <= main_soclinux_reader_counter;
        if (main_soclinux_reader_source_source_ready) begin
          main_soclinux_reader_read_address <= (main_soclinux_reader_counter + 3'd4);
          main_soclinux_reader_counter_subfragments_next_value <= (main_soclinux_reader_counter + 3'd4);
          main_soclinux_reader_counter_subfragments_next_value_ce <= 1'd1;
          if (main_soclinux_reader_source_source_last) begin
            builder_subfragments_liteethmacsramreader_next_state <= 2'd2;
          end
        end
      end
      2'd2: begin
        main_soclinux_reader_fifo_source_ready <= 1'd1;
        main_soclinux_reader_done_trigger <= 1'd1;
        builder_subfragments_liteethmacsramreader_next_state <= 1'd0;
      end
      default: begin
        main_soclinux_reader_counter_subfragments_next_value <= 1'd0;
        main_soclinux_reader_counter_subfragments_next_value_ce <= 1'd1;
        if (main_soclinux_reader_fifo_source_valid) begin
          main_soclinux_reader_read_address <= 1'd0;
          builder_subfragments_liteethmacsramreader_next_state <= 1'd1;
        end
      end
    endcase
  end
  assign main_soclinux_ev_irq = (main_soclinux_writer_irq | main_soclinux_reader_irq);
  assign main_soclinux_sram0_adr0 = main_soclinux_sram0_bus_adr0[8:0];
  assign main_soclinux_sram0_bus_dat_r0 = main_soclinux_sram0_dat_r0;
  assign main_soclinux_sram1_adr0 = main_soclinux_sram1_bus_adr0[8:0];
  assign main_soclinux_sram1_bus_dat_r0 = main_soclinux_sram1_dat_r0;
  always @(*) begin
    main_soclinux_sram0_we <= 4'd0;
    main_soclinux_sram0_we[0] <= (((main_soclinux_sram0_bus_cyc1 & main_soclinux_sram0_bus_stb1) & main_soclinux_sram0_bus_we1) & main_soclinux_sram0_bus_sel1[0]);
    main_soclinux_sram0_we[1] <= (((main_soclinux_sram0_bus_cyc1 & main_soclinux_sram0_bus_stb1) & main_soclinux_sram0_bus_we1) & main_soclinux_sram0_bus_sel1[1]);
    main_soclinux_sram0_we[2] <= (((main_soclinux_sram0_bus_cyc1 & main_soclinux_sram0_bus_stb1) & main_soclinux_sram0_bus_we1) & main_soclinux_sram0_bus_sel1[2]);
    main_soclinux_sram0_we[3] <= (((main_soclinux_sram0_bus_cyc1 & main_soclinux_sram0_bus_stb1) & main_soclinux_sram0_bus_we1) & main_soclinux_sram0_bus_sel1[3]);
  end
  assign main_soclinux_sram0_adr1 = main_soclinux_sram0_bus_adr1[8:0];
  assign main_soclinux_sram0_bus_dat_r1 = main_soclinux_sram0_dat_r1;
  assign main_soclinux_sram0_dat_w = main_soclinux_sram0_bus_dat_w1;
  always @(*) begin
    main_soclinux_sram1_we <= 4'd0;
    main_soclinux_sram1_we[0] <= (((main_soclinux_sram1_bus_cyc1 & main_soclinux_sram1_bus_stb1) & main_soclinux_sram1_bus_we1) & main_soclinux_sram1_bus_sel1[0]);
    main_soclinux_sram1_we[1] <= (((main_soclinux_sram1_bus_cyc1 & main_soclinux_sram1_bus_stb1) & main_soclinux_sram1_bus_we1) & main_soclinux_sram1_bus_sel1[1]);
    main_soclinux_sram1_we[2] <= (((main_soclinux_sram1_bus_cyc1 & main_soclinux_sram1_bus_stb1) & main_soclinux_sram1_bus_we1) & main_soclinux_sram1_bus_sel1[2]);
    main_soclinux_sram1_we[3] <= (((main_soclinux_sram1_bus_cyc1 & main_soclinux_sram1_bus_stb1) & main_soclinux_sram1_bus_we1) & main_soclinux_sram1_bus_sel1[3]);
  end
  assign main_soclinux_sram1_adr1 = main_soclinux_sram1_bus_adr1[8:0];
  assign main_soclinux_sram1_bus_dat_r1 = main_soclinux_sram1_dat_r1;
  assign main_soclinux_sram1_dat_w = main_soclinux_sram1_bus_dat_w1;
  always @(*) begin
    main_soclinux_slave_sel <= 4'd0;
    main_soclinux_slave_sel[0] <= (main_soclinux_bus_adr[10:9] == 1'd0);
    main_soclinux_slave_sel[1] <= (main_soclinux_bus_adr[10:9] == 1'd1);
    main_soclinux_slave_sel[2] <= (main_soclinux_bus_adr[10:9] == 2'd2);
    main_soclinux_slave_sel[3] <= (main_soclinux_bus_adr[10:9] == 2'd3);
  end
  assign main_soclinux_sram0_bus_adr0 = main_soclinux_bus_adr;
  assign main_soclinux_sram0_bus_dat_w0 = main_soclinux_bus_dat_w;
  assign main_soclinux_sram0_bus_sel0 = main_soclinux_bus_sel;
  assign main_soclinux_sram0_bus_stb0 = main_soclinux_bus_stb;
  assign main_soclinux_sram0_bus_we0 = main_soclinux_bus_we;
  assign main_soclinux_sram0_bus_cti0 = main_soclinux_bus_cti;
  assign main_soclinux_sram0_bus_bte0 = main_soclinux_bus_bte;
  assign main_soclinux_sram1_bus_adr0 = main_soclinux_bus_adr;
  assign main_soclinux_sram1_bus_dat_w0 = main_soclinux_bus_dat_w;
  assign main_soclinux_sram1_bus_sel0 = main_soclinux_bus_sel;
  assign main_soclinux_sram1_bus_stb0 = main_soclinux_bus_stb;
  assign main_soclinux_sram1_bus_we0 = main_soclinux_bus_we;
  assign main_soclinux_sram1_bus_cti0 = main_soclinux_bus_cti;
  assign main_soclinux_sram1_bus_bte0 = main_soclinux_bus_bte;
  assign main_soclinux_sram0_bus_adr1 = main_soclinux_bus_adr;
  assign main_soclinux_sram0_bus_dat_w1 = main_soclinux_bus_dat_w;
  assign main_soclinux_sram0_bus_sel1 = main_soclinux_bus_sel;
  assign main_soclinux_sram0_bus_stb1 = main_soclinux_bus_stb;
  assign main_soclinux_sram0_bus_we1 = main_soclinux_bus_we;
  assign main_soclinux_sram0_bus_cti1 = main_soclinux_bus_cti;
  assign main_soclinux_sram0_bus_bte1 = main_soclinux_bus_bte;
  assign main_soclinux_sram1_bus_adr1 = main_soclinux_bus_adr;
  assign main_soclinux_sram1_bus_dat_w1 = main_soclinux_bus_dat_w;
  assign main_soclinux_sram1_bus_sel1 = main_soclinux_bus_sel;
  assign main_soclinux_sram1_bus_stb1 = main_soclinux_bus_stb;
  assign main_soclinux_sram1_bus_we1 = main_soclinux_bus_we;
  assign main_soclinux_sram1_bus_cti1 = main_soclinux_bus_cti;
  assign main_soclinux_sram1_bus_bte1 = main_soclinux_bus_bte;
  assign main_soclinux_sram0_bus_cyc0 = (main_soclinux_bus_cyc & main_soclinux_slave_sel[0]);
  assign main_soclinux_sram1_bus_cyc0 = (main_soclinux_bus_cyc & main_soclinux_slave_sel[1]);
  assign main_soclinux_sram0_bus_cyc1 = (main_soclinux_bus_cyc & main_soclinux_slave_sel[2]);
  assign main_soclinux_sram1_bus_cyc1 = (main_soclinux_bus_cyc & main_soclinux_slave_sel[3]);
  assign main_soclinux_bus_ack = (((main_soclinux_sram0_bus_ack0 | main_soclinux_sram1_bus_ack0) | main_soclinux_sram0_bus_ack1) | main_soclinux_sram1_bus_ack1);
  assign main_soclinux_bus_err = (((main_soclinux_sram0_bus_err0 | main_soclinux_sram1_bus_err0) | main_soclinux_sram0_bus_err1) | main_soclinux_sram1_bus_err1);
  assign main_soclinux_bus_dat_r = (((({32{main_soclinux_slave_sel_r[0]}} & main_soclinux_sram0_bus_dat_r0) | ({32{main_soclinux_slave_sel_r[1]}} & main_soclinux_sram1_bus_dat_r0)) | ({32{main_soclinux_slave_sel_r[2]}} & main_soclinux_sram0_bus_dat_r1)) | ({32{main_soclinux_slave_sel_r[3]}} & main_soclinux_sram1_bus_dat_r1));
  assign main_wait = (~main_done);
  always @(*) begin
    user_led0 <= 1'd0;
    user_led1 <= 1'd0;
    user_led2 <= 1'd0;
    user_led3 <= 1'd0;
    user_led4 <= 1'd0;
    user_led5 <= 1'd0;
    user_led6 <= 1'd0;
    user_led7 <= 1'd0;
    if ((main_mode == 1'd1)) begin
      {user_led7, user_led6, user_led5, user_led4, user_led3, user_led2, user_led1, user_led0} <= main_storage;
    end else begin
      {user_led7, user_led6, user_led5, user_led4, user_led3, user_led2, user_led1, user_led0} <= main_chaser;
    end
  end
  assign main_done = (main_count == 1'd0);
  always @(*) begin
    builder_soclinux_soclinux_wishbone_ack <= 1'd0;
    builder_soclinux_next_state <= 2'd0;
    builder_soclinux_soclinux_dat_w_soclinux_next_value0 <= 8'd0;
    builder_soclinux_soclinux_dat_w_soclinux_next_value_ce0 <= 1'd0;
    builder_soclinux_soclinux_adr_soclinux_next_value1 <= 14'd0;
    builder_soclinux_soclinux_adr_soclinux_next_value_ce1 <= 1'd0;
    builder_soclinux_soclinux_wishbone_dat_r <= 32'd0;
    builder_soclinux_soclinux_we_soclinux_next_value2 <= 1'd0;
    builder_soclinux_soclinux_we_soclinux_next_value_ce2 <= 1'd0;
    builder_soclinux_next_state <= builder_soclinux_state;
    case (builder_soclinux_state)
      1'd1: begin
        builder_soclinux_soclinux_adr_soclinux_next_value1 <= 1'd0;
        builder_soclinux_soclinux_adr_soclinux_next_value_ce1 <= 1'd1;
        builder_soclinux_soclinux_we_soclinux_next_value2 <= 1'd0;
        builder_soclinux_soclinux_we_soclinux_next_value_ce2 <= 1'd1;
        builder_soclinux_next_state <= 2'd2;
      end
      2'd2: begin
        builder_soclinux_soclinux_wishbone_ack <= 1'd1;
        builder_soclinux_soclinux_wishbone_dat_r <= builder_soclinux_soclinux_dat_r;
        builder_soclinux_next_state <= 1'd0;
      end
      default: begin
        builder_soclinux_soclinux_dat_w_soclinux_next_value0 <= builder_soclinux_soclinux_wishbone_dat_w;
        builder_soclinux_soclinux_dat_w_soclinux_next_value_ce0 <= 1'd1;
        if ((builder_soclinux_soclinux_wishbone_cyc & builder_soclinux_soclinux_wishbone_stb)) begin
          builder_soclinux_soclinux_adr_soclinux_next_value1 <= builder_soclinux_soclinux_wishbone_adr;
          builder_soclinux_soclinux_adr_soclinux_next_value_ce1 <= 1'd1;
          builder_soclinux_soclinux_we_soclinux_next_value2 <= (builder_soclinux_soclinux_wishbone_we & (builder_soclinux_soclinux_wishbone_sel != 1'd0));
          builder_soclinux_soclinux_we_soclinux_next_value_ce2 <= 1'd1;
          builder_soclinux_next_state <= 1'd1;
        end
      end
    endcase
  end
  assign builder_soclinux_shared_adr = builder_rhs_array_muxed36;
  assign builder_soclinux_shared_dat_w = builder_rhs_array_muxed37;
  assign builder_soclinux_shared_sel = builder_rhs_array_muxed38;
  assign builder_soclinux_shared_cyc = builder_rhs_array_muxed39;
  assign builder_soclinux_shared_stb = builder_rhs_array_muxed40;
  assign builder_soclinux_shared_we = builder_rhs_array_muxed41;
  assign builder_soclinux_shared_cti = builder_rhs_array_muxed42;
  assign builder_soclinux_shared_bte = builder_rhs_array_muxed43;
  assign main_soclinux_cpu_ibus_dat_r = builder_soclinux_shared_dat_r;
  assign main_soclinux_cpu_dbus_dat_r = builder_soclinux_shared_dat_r;
  assign main_soclinux_cpu_ibus_ack = (builder_soclinux_shared_ack & (builder_soclinux_grant == 1'd0));
  assign main_soclinux_cpu_dbus_ack = (builder_soclinux_shared_ack & (builder_soclinux_grant == 1'd1));
  assign main_soclinux_cpu_ibus_err = (builder_soclinux_shared_err & (builder_soclinux_grant == 1'd0));
  assign main_soclinux_cpu_dbus_err = (builder_soclinux_shared_err & (builder_soclinux_grant == 1'd1));
  assign builder_soclinux_request = {main_soclinux_cpu_dbus_cyc, main_soclinux_cpu_ibus_cyc};
  always @(*) begin
    builder_soclinux_slave_sel <= 5'd0;
    builder_soclinux_slave_sel[0] <= (builder_soclinux_shared_adr[29:14] == 1'd0);
    builder_soclinux_slave_sel[1] <= (builder_soclinux_shared_adr[29:11] == 16'd32768);
    builder_soclinux_slave_sel[2] <= (builder_soclinux_shared_adr[29:27] == 2'd2);
    builder_soclinux_slave_sel[3] <= (builder_soclinux_shared_adr[29:11] == 19'd360448);
    builder_soclinux_slave_sel[4] <= (builder_soclinux_shared_adr[29:14] == 16'd61440);
  end
  assign main_soclinux_soclinux_ram_bus_adr = builder_soclinux_shared_adr;
  assign main_soclinux_soclinux_ram_bus_dat_w = builder_soclinux_shared_dat_w;
  assign main_soclinux_soclinux_ram_bus_sel = builder_soclinux_shared_sel;
  assign main_soclinux_soclinux_ram_bus_stb = builder_soclinux_shared_stb;
  assign main_soclinux_soclinux_ram_bus_we = builder_soclinux_shared_we;
  assign main_soclinux_soclinux_ram_bus_cti = builder_soclinux_shared_cti;
  assign main_soclinux_soclinux_ram_bus_bte = builder_soclinux_shared_bte;
  assign main_soclinux_ram_bus_ram_bus_adr = builder_soclinux_shared_adr;
  assign main_soclinux_ram_bus_ram_bus_dat_w = builder_soclinux_shared_dat_w;
  assign main_soclinux_ram_bus_ram_bus_sel = builder_soclinux_shared_sel;
  assign main_soclinux_ram_bus_ram_bus_stb = builder_soclinux_shared_stb;
  assign main_soclinux_ram_bus_ram_bus_we = builder_soclinux_shared_we;
  assign main_soclinux_ram_bus_ram_bus_cti = builder_soclinux_shared_cti;
  assign main_soclinux_ram_bus_ram_bus_bte = builder_soclinux_shared_bte;
  assign main_soclinux_wb_sdram_adr = builder_soclinux_shared_adr;
  assign main_soclinux_wb_sdram_dat_w = builder_soclinux_shared_dat_w;
  assign main_soclinux_wb_sdram_sel = builder_soclinux_shared_sel;
  assign main_soclinux_wb_sdram_stb = builder_soclinux_shared_stb;
  assign main_soclinux_wb_sdram_we = builder_soclinux_shared_we;
  assign main_soclinux_wb_sdram_cti = builder_soclinux_shared_cti;
  assign main_soclinux_wb_sdram_bte = builder_soclinux_shared_bte;
  assign main_soclinux_bus_adr = builder_soclinux_shared_adr;
  assign main_soclinux_bus_dat_w = builder_soclinux_shared_dat_w;
  assign main_soclinux_bus_sel = builder_soclinux_shared_sel;
  assign main_soclinux_bus_stb = builder_soclinux_shared_stb;
  assign main_soclinux_bus_we = builder_soclinux_shared_we;
  assign main_soclinux_bus_cti = builder_soclinux_shared_cti;
  assign main_soclinux_bus_bte = builder_soclinux_shared_bte;
  assign builder_soclinux_soclinux_wishbone_adr = builder_soclinux_shared_adr;
  assign builder_soclinux_soclinux_wishbone_dat_w = builder_soclinux_shared_dat_w;
  assign builder_soclinux_soclinux_wishbone_sel = builder_soclinux_shared_sel;
  assign builder_soclinux_soclinux_wishbone_stb = builder_soclinux_shared_stb;
  assign builder_soclinux_soclinux_wishbone_we = builder_soclinux_shared_we;
  assign builder_soclinux_soclinux_wishbone_cti = builder_soclinux_shared_cti;
  assign builder_soclinux_soclinux_wishbone_bte = builder_soclinux_shared_bte;
  assign main_soclinux_soclinux_ram_bus_cyc = (builder_soclinux_shared_cyc & builder_soclinux_slave_sel[0]);
  assign main_soclinux_ram_bus_ram_bus_cyc = (builder_soclinux_shared_cyc & builder_soclinux_slave_sel[1]);
  assign main_soclinux_wb_sdram_cyc = (builder_soclinux_shared_cyc & builder_soclinux_slave_sel[2]);
  assign main_soclinux_bus_cyc = (builder_soclinux_shared_cyc & builder_soclinux_slave_sel[3]);
  assign builder_soclinux_soclinux_wishbone_cyc = (builder_soclinux_shared_cyc & builder_soclinux_slave_sel[4]);
  assign builder_soclinux_shared_err = ((((main_soclinux_soclinux_ram_bus_err | main_soclinux_ram_bus_ram_bus_err) | main_soclinux_wb_sdram_err) | main_soclinux_bus_err) | builder_soclinux_soclinux_wishbone_err);
  assign builder_soclinux_wait = ((builder_soclinux_shared_stb & builder_soclinux_shared_cyc) & (~builder_soclinux_shared_ack));
  always @(*) begin
    builder_soclinux_shared_ack <= 1'd0;
    builder_soclinux_shared_dat_r <= 32'd0;
    builder_soclinux_error <= 1'd0;
    builder_soclinux_shared_ack <= ((((main_soclinux_soclinux_ram_bus_ack | main_soclinux_ram_bus_ram_bus_ack) | main_soclinux_wb_sdram_ack) | main_soclinux_bus_ack) | builder_soclinux_soclinux_wishbone_ack);
    builder_soclinux_shared_dat_r <= ((((({32{builder_soclinux_slave_sel_r[0]}} & main_soclinux_soclinux_ram_bus_dat_r) | ({32{builder_soclinux_slave_sel_r[1]}} & main_soclinux_ram_bus_ram_bus_dat_r)) | ({32{builder_soclinux_slave_sel_r[2]}} & main_soclinux_wb_sdram_dat_r)) | ({32{builder_soclinux_slave_sel_r[3]}} & main_soclinux_bus_dat_r)) | ({32{builder_soclinux_slave_sel_r[4]}} & builder_soclinux_soclinux_wishbone_dat_r));
    if (builder_soclinux_done) begin
      builder_soclinux_shared_dat_r <= 32'd4294967295;
      builder_soclinux_shared_ack <= 1'd1;
      builder_soclinux_error <= 1'd1;
    end
  end
  assign builder_soclinux_done = (builder_soclinux_count == 1'd0);
  assign builder_soclinux_csr_bankarray_csrbank0_sel = (builder_soclinux_csr_bankarray_interface0_bank_bus_adr[13:9] == 1'd1);
  assign main_soclinux_cpu_latch_r = builder_soclinux_csr_bankarray_interface0_bank_bus_dat_w[0];
  assign main_soclinux_cpu_latch_re = ((builder_soclinux_csr_bankarray_csrbank0_sel & builder_soclinux_csr_bankarray_interface0_bank_bus_we) & (builder_soclinux_csr_bankarray_interface0_bank_bus_adr[4:0] == 1'd0));
  assign main_soclinux_cpu_latch_we = ((builder_soclinux_csr_bankarray_csrbank0_sel & (~builder_soclinux_csr_bankarray_interface0_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface0_bank_bus_adr[4:0] == 1'd0));
  assign builder_soclinux_csr_bankarray_csrbank0_timer_time7_r = builder_soclinux_csr_bankarray_interface0_bank_bus_dat_w[7:0];
  assign builder_soclinux_csr_bankarray_csrbank0_timer_time7_re = ((builder_soclinux_csr_bankarray_csrbank0_sel & builder_soclinux_csr_bankarray_interface0_bank_bus_we) & (builder_soclinux_csr_bankarray_interface0_bank_bus_adr[4:0] == 1'd1));
  assign builder_soclinux_csr_bankarray_csrbank0_timer_time7_we = ((builder_soclinux_csr_bankarray_csrbank0_sel & (~builder_soclinux_csr_bankarray_interface0_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface0_bank_bus_adr[4:0] == 1'd1));
  assign builder_soclinux_csr_bankarray_csrbank0_timer_time6_r = builder_soclinux_csr_bankarray_interface0_bank_bus_dat_w[7:0];
  assign builder_soclinux_csr_bankarray_csrbank0_timer_time6_re = ((builder_soclinux_csr_bankarray_csrbank0_sel & builder_soclinux_csr_bankarray_interface0_bank_bus_we) & (builder_soclinux_csr_bankarray_interface0_bank_bus_adr[4:0] == 2'd2));
  assign builder_soclinux_csr_bankarray_csrbank0_timer_time6_we = ((builder_soclinux_csr_bankarray_csrbank0_sel & (~builder_soclinux_csr_bankarray_interface0_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface0_bank_bus_adr[4:0] == 2'd2));
  assign builder_soclinux_csr_bankarray_csrbank0_timer_time5_r = builder_soclinux_csr_bankarray_interface0_bank_bus_dat_w[7:0];
  assign builder_soclinux_csr_bankarray_csrbank0_timer_time5_re = ((builder_soclinux_csr_bankarray_csrbank0_sel & builder_soclinux_csr_bankarray_interface0_bank_bus_we) & (builder_soclinux_csr_bankarray_interface0_bank_bus_adr[4:0] == 2'd3));
  assign builder_soclinux_csr_bankarray_csrbank0_timer_time5_we = ((builder_soclinux_csr_bankarray_csrbank0_sel & (~builder_soclinux_csr_bankarray_interface0_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface0_bank_bus_adr[4:0] == 2'd3));
  assign builder_soclinux_csr_bankarray_csrbank0_timer_time4_r = builder_soclinux_csr_bankarray_interface0_bank_bus_dat_w[7:0];
  assign builder_soclinux_csr_bankarray_csrbank0_timer_time4_re = ((builder_soclinux_csr_bankarray_csrbank0_sel & builder_soclinux_csr_bankarray_interface0_bank_bus_we) & (builder_soclinux_csr_bankarray_interface0_bank_bus_adr[4:0] == 3'd4));
  assign builder_soclinux_csr_bankarray_csrbank0_timer_time4_we = ((builder_soclinux_csr_bankarray_csrbank0_sel & (~builder_soclinux_csr_bankarray_interface0_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface0_bank_bus_adr[4:0] == 3'd4));
  assign builder_soclinux_csr_bankarray_csrbank0_timer_time3_r = builder_soclinux_csr_bankarray_interface0_bank_bus_dat_w[7:0];
  assign builder_soclinux_csr_bankarray_csrbank0_timer_time3_re = ((builder_soclinux_csr_bankarray_csrbank0_sel & builder_soclinux_csr_bankarray_interface0_bank_bus_we) & (builder_soclinux_csr_bankarray_interface0_bank_bus_adr[4:0] == 3'd5));
  assign builder_soclinux_csr_bankarray_csrbank0_timer_time3_we = ((builder_soclinux_csr_bankarray_csrbank0_sel & (~builder_soclinux_csr_bankarray_interface0_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface0_bank_bus_adr[4:0] == 3'd5));
  assign builder_soclinux_csr_bankarray_csrbank0_timer_time2_r = builder_soclinux_csr_bankarray_interface0_bank_bus_dat_w[7:0];
  assign builder_soclinux_csr_bankarray_csrbank0_timer_time2_re = ((builder_soclinux_csr_bankarray_csrbank0_sel & builder_soclinux_csr_bankarray_interface0_bank_bus_we) & (builder_soclinux_csr_bankarray_interface0_bank_bus_adr[4:0] == 3'd6));
  assign builder_soclinux_csr_bankarray_csrbank0_timer_time2_we = ((builder_soclinux_csr_bankarray_csrbank0_sel & (~builder_soclinux_csr_bankarray_interface0_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface0_bank_bus_adr[4:0] == 3'd6));
  assign builder_soclinux_csr_bankarray_csrbank0_timer_time1_r = builder_soclinux_csr_bankarray_interface0_bank_bus_dat_w[7:0];
  assign builder_soclinux_csr_bankarray_csrbank0_timer_time1_re = ((builder_soclinux_csr_bankarray_csrbank0_sel & builder_soclinux_csr_bankarray_interface0_bank_bus_we) & (builder_soclinux_csr_bankarray_interface0_bank_bus_adr[4:0] == 3'd7));
  assign builder_soclinux_csr_bankarray_csrbank0_timer_time1_we = ((builder_soclinux_csr_bankarray_csrbank0_sel & (~builder_soclinux_csr_bankarray_interface0_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface0_bank_bus_adr[4:0] == 3'd7));
  assign builder_soclinux_csr_bankarray_csrbank0_timer_time0_r = builder_soclinux_csr_bankarray_interface0_bank_bus_dat_w[7:0];
  assign builder_soclinux_csr_bankarray_csrbank0_timer_time0_re = ((builder_soclinux_csr_bankarray_csrbank0_sel & builder_soclinux_csr_bankarray_interface0_bank_bus_we) & (builder_soclinux_csr_bankarray_interface0_bank_bus_adr[4:0] == 4'd8));
  assign builder_soclinux_csr_bankarray_csrbank0_timer_time0_we = ((builder_soclinux_csr_bankarray_csrbank0_sel & (~builder_soclinux_csr_bankarray_interface0_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface0_bank_bus_adr[4:0] == 4'd8));
  assign builder_soclinux_csr_bankarray_csrbank0_timer_time_cmp7_r = builder_soclinux_csr_bankarray_interface0_bank_bus_dat_w[7:0];
  assign builder_soclinux_csr_bankarray_csrbank0_timer_time_cmp7_re = ((builder_soclinux_csr_bankarray_csrbank0_sel & builder_soclinux_csr_bankarray_interface0_bank_bus_we) & (builder_soclinux_csr_bankarray_interface0_bank_bus_adr[4:0] == 4'd9));
  assign builder_soclinux_csr_bankarray_csrbank0_timer_time_cmp7_we = ((builder_soclinux_csr_bankarray_csrbank0_sel & (~builder_soclinux_csr_bankarray_interface0_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface0_bank_bus_adr[4:0] == 4'd9));
  assign builder_soclinux_csr_bankarray_csrbank0_timer_time_cmp6_r = builder_soclinux_csr_bankarray_interface0_bank_bus_dat_w[7:0];
  assign builder_soclinux_csr_bankarray_csrbank0_timer_time_cmp6_re = ((builder_soclinux_csr_bankarray_csrbank0_sel & builder_soclinux_csr_bankarray_interface0_bank_bus_we) & (builder_soclinux_csr_bankarray_interface0_bank_bus_adr[4:0] == 4'd10));
  assign builder_soclinux_csr_bankarray_csrbank0_timer_time_cmp6_we = ((builder_soclinux_csr_bankarray_csrbank0_sel & (~builder_soclinux_csr_bankarray_interface0_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface0_bank_bus_adr[4:0] == 4'd10));
  assign builder_soclinux_csr_bankarray_csrbank0_timer_time_cmp5_r = builder_soclinux_csr_bankarray_interface0_bank_bus_dat_w[7:0];
  assign builder_soclinux_csr_bankarray_csrbank0_timer_time_cmp5_re = ((builder_soclinux_csr_bankarray_csrbank0_sel & builder_soclinux_csr_bankarray_interface0_bank_bus_we) & (builder_soclinux_csr_bankarray_interface0_bank_bus_adr[4:0] == 4'd11));
  assign builder_soclinux_csr_bankarray_csrbank0_timer_time_cmp5_we = ((builder_soclinux_csr_bankarray_csrbank0_sel & (~builder_soclinux_csr_bankarray_interface0_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface0_bank_bus_adr[4:0] == 4'd11));
  assign builder_soclinux_csr_bankarray_csrbank0_timer_time_cmp4_r = builder_soclinux_csr_bankarray_interface0_bank_bus_dat_w[7:0];
  assign builder_soclinux_csr_bankarray_csrbank0_timer_time_cmp4_re = ((builder_soclinux_csr_bankarray_csrbank0_sel & builder_soclinux_csr_bankarray_interface0_bank_bus_we) & (builder_soclinux_csr_bankarray_interface0_bank_bus_adr[4:0] == 4'd12));
  assign builder_soclinux_csr_bankarray_csrbank0_timer_time_cmp4_we = ((builder_soclinux_csr_bankarray_csrbank0_sel & (~builder_soclinux_csr_bankarray_interface0_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface0_bank_bus_adr[4:0] == 4'd12));
  assign builder_soclinux_csr_bankarray_csrbank0_timer_time_cmp3_r = builder_soclinux_csr_bankarray_interface0_bank_bus_dat_w[7:0];
  assign builder_soclinux_csr_bankarray_csrbank0_timer_time_cmp3_re = ((builder_soclinux_csr_bankarray_csrbank0_sel & builder_soclinux_csr_bankarray_interface0_bank_bus_we) & (builder_soclinux_csr_bankarray_interface0_bank_bus_adr[4:0] == 4'd13));
  assign builder_soclinux_csr_bankarray_csrbank0_timer_time_cmp3_we = ((builder_soclinux_csr_bankarray_csrbank0_sel & (~builder_soclinux_csr_bankarray_interface0_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface0_bank_bus_adr[4:0] == 4'd13));
  assign builder_soclinux_csr_bankarray_csrbank0_timer_time_cmp2_r = builder_soclinux_csr_bankarray_interface0_bank_bus_dat_w[7:0];
  assign builder_soclinux_csr_bankarray_csrbank0_timer_time_cmp2_re = ((builder_soclinux_csr_bankarray_csrbank0_sel & builder_soclinux_csr_bankarray_interface0_bank_bus_we) & (builder_soclinux_csr_bankarray_interface0_bank_bus_adr[4:0] == 4'd14));
  assign builder_soclinux_csr_bankarray_csrbank0_timer_time_cmp2_we = ((builder_soclinux_csr_bankarray_csrbank0_sel & (~builder_soclinux_csr_bankarray_interface0_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface0_bank_bus_adr[4:0] == 4'd14));
  assign builder_soclinux_csr_bankarray_csrbank0_timer_time_cmp1_r = builder_soclinux_csr_bankarray_interface0_bank_bus_dat_w[7:0];
  assign builder_soclinux_csr_bankarray_csrbank0_timer_time_cmp1_re = ((builder_soclinux_csr_bankarray_csrbank0_sel & builder_soclinux_csr_bankarray_interface0_bank_bus_we) & (builder_soclinux_csr_bankarray_interface0_bank_bus_adr[4:0] == 4'd15));
  assign builder_soclinux_csr_bankarray_csrbank0_timer_time_cmp1_we = ((builder_soclinux_csr_bankarray_csrbank0_sel & (~builder_soclinux_csr_bankarray_interface0_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface0_bank_bus_adr[4:0] == 4'd15));
  assign builder_soclinux_csr_bankarray_csrbank0_timer_time_cmp0_r = builder_soclinux_csr_bankarray_interface0_bank_bus_dat_w[7:0];
  assign builder_soclinux_csr_bankarray_csrbank0_timer_time_cmp0_re = ((builder_soclinux_csr_bankarray_csrbank0_sel & builder_soclinux_csr_bankarray_interface0_bank_bus_we) & (builder_soclinux_csr_bankarray_interface0_bank_bus_adr[4:0] == 5'd16));
  assign builder_soclinux_csr_bankarray_csrbank0_timer_time_cmp0_we = ((builder_soclinux_csr_bankarray_csrbank0_sel & (~builder_soclinux_csr_bankarray_interface0_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface0_bank_bus_adr[4:0] == 5'd16));
  assign builder_soclinux_csr_bankarray_csrbank0_timer_time7_w = main_soclinux_cpu_time_status[63:56];
  assign builder_soclinux_csr_bankarray_csrbank0_timer_time6_w = main_soclinux_cpu_time_status[55:48];
  assign builder_soclinux_csr_bankarray_csrbank0_timer_time5_w = main_soclinux_cpu_time_status[47:40];
  assign builder_soclinux_csr_bankarray_csrbank0_timer_time4_w = main_soclinux_cpu_time_status[39:32];
  assign builder_soclinux_csr_bankarray_csrbank0_timer_time3_w = main_soclinux_cpu_time_status[31:24];
  assign builder_soclinux_csr_bankarray_csrbank0_timer_time2_w = main_soclinux_cpu_time_status[23:16];
  assign builder_soclinux_csr_bankarray_csrbank0_timer_time1_w = main_soclinux_cpu_time_status[15:8];
  assign builder_soclinux_csr_bankarray_csrbank0_timer_time0_w = main_soclinux_cpu_time_status[7:0];
  assign main_soclinux_cpu_time_we = builder_soclinux_csr_bankarray_csrbank0_timer_time0_we;
  assign builder_soclinux_csr_bankarray_csrbank0_timer_time_cmp7_w = main_soclinux_cpu_time_cmp_storage[63:56];
  assign builder_soclinux_csr_bankarray_csrbank0_timer_time_cmp6_w = main_soclinux_cpu_time_cmp_storage[55:48];
  assign builder_soclinux_csr_bankarray_csrbank0_timer_time_cmp5_w = main_soclinux_cpu_time_cmp_storage[47:40];
  assign builder_soclinux_csr_bankarray_csrbank0_timer_time_cmp4_w = main_soclinux_cpu_time_cmp_storage[39:32];
  assign builder_soclinux_csr_bankarray_csrbank0_timer_time_cmp3_w = main_soclinux_cpu_time_cmp_storage[31:24];
  assign builder_soclinux_csr_bankarray_csrbank0_timer_time_cmp2_w = main_soclinux_cpu_time_cmp_storage[23:16];
  assign builder_soclinux_csr_bankarray_csrbank0_timer_time_cmp1_w = main_soclinux_cpu_time_cmp_storage[15:8];
  assign builder_soclinux_csr_bankarray_csrbank0_timer_time_cmp0_w = main_soclinux_cpu_time_cmp_storage[7:0];
  assign builder_soclinux_csr_bankarray_csrbank1_sel = (builder_soclinux_csr_bankarray_interface1_bank_bus_adr[13:9] == 1'd0);
  assign builder_soclinux_csr_bankarray_csrbank1_reset0_r = builder_soclinux_csr_bankarray_interface1_bank_bus_dat_w[0];
  assign builder_soclinux_csr_bankarray_csrbank1_reset0_re = ((builder_soclinux_csr_bankarray_csrbank1_sel & builder_soclinux_csr_bankarray_interface1_bank_bus_we) & (builder_soclinux_csr_bankarray_interface1_bank_bus_adr[3:0] == 1'd0));
  assign builder_soclinux_csr_bankarray_csrbank1_reset0_we = ((builder_soclinux_csr_bankarray_csrbank1_sel & (~builder_soclinux_csr_bankarray_interface1_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface1_bank_bus_adr[3:0] == 1'd0));
  assign builder_soclinux_csr_bankarray_csrbank1_scratch3_r = builder_soclinux_csr_bankarray_interface1_bank_bus_dat_w[7:0];
  assign builder_soclinux_csr_bankarray_csrbank1_scratch3_re = ((builder_soclinux_csr_bankarray_csrbank1_sel & builder_soclinux_csr_bankarray_interface1_bank_bus_we) & (builder_soclinux_csr_bankarray_interface1_bank_bus_adr[3:0] == 1'd1));
  assign builder_soclinux_csr_bankarray_csrbank1_scratch3_we = ((builder_soclinux_csr_bankarray_csrbank1_sel & (~builder_soclinux_csr_bankarray_interface1_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface1_bank_bus_adr[3:0] == 1'd1));
  assign builder_soclinux_csr_bankarray_csrbank1_scratch2_r = builder_soclinux_csr_bankarray_interface1_bank_bus_dat_w[7:0];
  assign builder_soclinux_csr_bankarray_csrbank1_scratch2_re = ((builder_soclinux_csr_bankarray_csrbank1_sel & builder_soclinux_csr_bankarray_interface1_bank_bus_we) & (builder_soclinux_csr_bankarray_interface1_bank_bus_adr[3:0] == 2'd2));
  assign builder_soclinux_csr_bankarray_csrbank1_scratch2_we = ((builder_soclinux_csr_bankarray_csrbank1_sel & (~builder_soclinux_csr_bankarray_interface1_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface1_bank_bus_adr[3:0] == 2'd2));
  assign builder_soclinux_csr_bankarray_csrbank1_scratch1_r = builder_soclinux_csr_bankarray_interface1_bank_bus_dat_w[7:0];
  assign builder_soclinux_csr_bankarray_csrbank1_scratch1_re = ((builder_soclinux_csr_bankarray_csrbank1_sel & builder_soclinux_csr_bankarray_interface1_bank_bus_we) & (builder_soclinux_csr_bankarray_interface1_bank_bus_adr[3:0] == 2'd3));
  assign builder_soclinux_csr_bankarray_csrbank1_scratch1_we = ((builder_soclinux_csr_bankarray_csrbank1_sel & (~builder_soclinux_csr_bankarray_interface1_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface1_bank_bus_adr[3:0] == 2'd3));
  assign builder_soclinux_csr_bankarray_csrbank1_scratch0_r = builder_soclinux_csr_bankarray_interface1_bank_bus_dat_w[7:0];
  assign builder_soclinux_csr_bankarray_csrbank1_scratch0_re = ((builder_soclinux_csr_bankarray_csrbank1_sel & builder_soclinux_csr_bankarray_interface1_bank_bus_we) & (builder_soclinux_csr_bankarray_interface1_bank_bus_adr[3:0] == 3'd4));
  assign builder_soclinux_csr_bankarray_csrbank1_scratch0_we = ((builder_soclinux_csr_bankarray_csrbank1_sel & (~builder_soclinux_csr_bankarray_interface1_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface1_bank_bus_adr[3:0] == 3'd4));
  assign builder_soclinux_csr_bankarray_csrbank1_bus_errors3_r = builder_soclinux_csr_bankarray_interface1_bank_bus_dat_w[7:0];
  assign builder_soclinux_csr_bankarray_csrbank1_bus_errors3_re = ((builder_soclinux_csr_bankarray_csrbank1_sel & builder_soclinux_csr_bankarray_interface1_bank_bus_we) & (builder_soclinux_csr_bankarray_interface1_bank_bus_adr[3:0] == 3'd5));
  assign builder_soclinux_csr_bankarray_csrbank1_bus_errors3_we = ((builder_soclinux_csr_bankarray_csrbank1_sel & (~builder_soclinux_csr_bankarray_interface1_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface1_bank_bus_adr[3:0] == 3'd5));
  assign builder_soclinux_csr_bankarray_csrbank1_bus_errors2_r = builder_soclinux_csr_bankarray_interface1_bank_bus_dat_w[7:0];
  assign builder_soclinux_csr_bankarray_csrbank1_bus_errors2_re = ((builder_soclinux_csr_bankarray_csrbank1_sel & builder_soclinux_csr_bankarray_interface1_bank_bus_we) & (builder_soclinux_csr_bankarray_interface1_bank_bus_adr[3:0] == 3'd6));
  assign builder_soclinux_csr_bankarray_csrbank1_bus_errors2_we = ((builder_soclinux_csr_bankarray_csrbank1_sel & (~builder_soclinux_csr_bankarray_interface1_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface1_bank_bus_adr[3:0] == 3'd6));
  assign builder_soclinux_csr_bankarray_csrbank1_bus_errors1_r = builder_soclinux_csr_bankarray_interface1_bank_bus_dat_w[7:0];
  assign builder_soclinux_csr_bankarray_csrbank1_bus_errors1_re = ((builder_soclinux_csr_bankarray_csrbank1_sel & builder_soclinux_csr_bankarray_interface1_bank_bus_we) & (builder_soclinux_csr_bankarray_interface1_bank_bus_adr[3:0] == 3'd7));
  assign builder_soclinux_csr_bankarray_csrbank1_bus_errors1_we = ((builder_soclinux_csr_bankarray_csrbank1_sel & (~builder_soclinux_csr_bankarray_interface1_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface1_bank_bus_adr[3:0] == 3'd7));
  assign builder_soclinux_csr_bankarray_csrbank1_bus_errors0_r = builder_soclinux_csr_bankarray_interface1_bank_bus_dat_w[7:0];
  assign builder_soclinux_csr_bankarray_csrbank1_bus_errors0_re = ((builder_soclinux_csr_bankarray_csrbank1_sel & builder_soclinux_csr_bankarray_interface1_bank_bus_we) & (builder_soclinux_csr_bankarray_interface1_bank_bus_adr[3:0] == 4'd8));
  assign builder_soclinux_csr_bankarray_csrbank1_bus_errors0_we = ((builder_soclinux_csr_bankarray_csrbank1_sel & (~builder_soclinux_csr_bankarray_interface1_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface1_bank_bus_adr[3:0] == 4'd8));
  assign builder_soclinux_csr_bankarray_csrbank1_reset0_w = main_soclinux_soccontroller_reset_storage;
  assign builder_soclinux_csr_bankarray_csrbank1_scratch3_w = main_soclinux_soccontroller_scratch_storage[31:24];
  assign builder_soclinux_csr_bankarray_csrbank1_scratch2_w = main_soclinux_soccontroller_scratch_storage[23:16];
  assign builder_soclinux_csr_bankarray_csrbank1_scratch1_w = main_soclinux_soccontroller_scratch_storage[15:8];
  assign builder_soclinux_csr_bankarray_csrbank1_scratch0_w = main_soclinux_soccontroller_scratch_storage[7:0];
  assign builder_soclinux_csr_bankarray_csrbank1_bus_errors3_w = main_soclinux_soccontroller_bus_errors_status[31:24];
  assign builder_soclinux_csr_bankarray_csrbank1_bus_errors2_w = main_soclinux_soccontroller_bus_errors_status[23:16];
  assign builder_soclinux_csr_bankarray_csrbank1_bus_errors1_w = main_soclinux_soccontroller_bus_errors_status[15:8];
  assign builder_soclinux_csr_bankarray_csrbank1_bus_errors0_w = main_soclinux_soccontroller_bus_errors_status[7:0];
  assign main_soclinux_soccontroller_bus_errors_we = builder_soclinux_csr_bankarray_csrbank1_bus_errors0_we;
  assign builder_soclinux_csr_bankarray_csrbank2_sel = (builder_soclinux_csr_bankarray_interface2_bank_bus_adr[13:9] == 3'd6);
  assign builder_soclinux_csr_bankarray_csrbank2_rst0_r = builder_soclinux_csr_bankarray_interface2_bank_bus_dat_w[0];
  assign builder_soclinux_csr_bankarray_csrbank2_rst0_re = ((builder_soclinux_csr_bankarray_csrbank2_sel & builder_soclinux_csr_bankarray_interface2_bank_bus_we) & (builder_soclinux_csr_bankarray_interface2_bank_bus_adr[3:0] == 1'd0));
  assign builder_soclinux_csr_bankarray_csrbank2_rst0_we = ((builder_soclinux_csr_bankarray_csrbank2_sel & (~builder_soclinux_csr_bankarray_interface2_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface2_bank_bus_adr[3:0] == 1'd0));
  assign builder_soclinux_csr_bankarray_csrbank2_half_sys8x_taps0_r = builder_soclinux_csr_bankarray_interface2_bank_bus_dat_w[4:0];
  assign builder_soclinux_csr_bankarray_csrbank2_half_sys8x_taps0_re = ((builder_soclinux_csr_bankarray_csrbank2_sel & builder_soclinux_csr_bankarray_interface2_bank_bus_we) & (builder_soclinux_csr_bankarray_interface2_bank_bus_adr[3:0] == 1'd1));
  assign builder_soclinux_csr_bankarray_csrbank2_half_sys8x_taps0_we = ((builder_soclinux_csr_bankarray_csrbank2_sel & (~builder_soclinux_csr_bankarray_interface2_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface2_bank_bus_adr[3:0] == 1'd1));
  assign builder_soclinux_csr_bankarray_csrbank2_wlevel_en0_r = builder_soclinux_csr_bankarray_interface2_bank_bus_dat_w[0];
  assign builder_soclinux_csr_bankarray_csrbank2_wlevel_en0_re = ((builder_soclinux_csr_bankarray_csrbank2_sel & builder_soclinux_csr_bankarray_interface2_bank_bus_we) & (builder_soclinux_csr_bankarray_interface2_bank_bus_adr[3:0] == 2'd2));
  assign builder_soclinux_csr_bankarray_csrbank2_wlevel_en0_we = ((builder_soclinux_csr_bankarray_csrbank2_sel & (~builder_soclinux_csr_bankarray_interface2_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface2_bank_bus_adr[3:0] == 2'd2));
  assign main_a7ddrphy_wlevel_strobe_r = builder_soclinux_csr_bankarray_interface2_bank_bus_dat_w[0];
  assign main_a7ddrphy_wlevel_strobe_re = ((builder_soclinux_csr_bankarray_csrbank2_sel & builder_soclinux_csr_bankarray_interface2_bank_bus_we) & (builder_soclinux_csr_bankarray_interface2_bank_bus_adr[3:0] == 2'd3));
  assign main_a7ddrphy_wlevel_strobe_we = ((builder_soclinux_csr_bankarray_csrbank2_sel & (~builder_soclinux_csr_bankarray_interface2_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface2_bank_bus_adr[3:0] == 2'd3));
  assign builder_soclinux_csr_bankarray_csrbank2_dly_sel0_r = builder_soclinux_csr_bankarray_interface2_bank_bus_dat_w[1:0];
  assign builder_soclinux_csr_bankarray_csrbank2_dly_sel0_re = ((builder_soclinux_csr_bankarray_csrbank2_sel & builder_soclinux_csr_bankarray_interface2_bank_bus_we) & (builder_soclinux_csr_bankarray_interface2_bank_bus_adr[3:0] == 3'd4));
  assign builder_soclinux_csr_bankarray_csrbank2_dly_sel0_we = ((builder_soclinux_csr_bankarray_csrbank2_sel & (~builder_soclinux_csr_bankarray_interface2_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface2_bank_bus_adr[3:0] == 3'd4));
  assign main_a7ddrphy_rdly_dq_rst_r = builder_soclinux_csr_bankarray_interface2_bank_bus_dat_w[0];
  assign main_a7ddrphy_rdly_dq_rst_re = ((builder_soclinux_csr_bankarray_csrbank2_sel & builder_soclinux_csr_bankarray_interface2_bank_bus_we) & (builder_soclinux_csr_bankarray_interface2_bank_bus_adr[3:0] == 3'd5));
  assign main_a7ddrphy_rdly_dq_rst_we = ((builder_soclinux_csr_bankarray_csrbank2_sel & (~builder_soclinux_csr_bankarray_interface2_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface2_bank_bus_adr[3:0] == 3'd5));
  assign main_a7ddrphy_rdly_dq_inc_r = builder_soclinux_csr_bankarray_interface2_bank_bus_dat_w[0];
  assign main_a7ddrphy_rdly_dq_inc_re = ((builder_soclinux_csr_bankarray_csrbank2_sel & builder_soclinux_csr_bankarray_interface2_bank_bus_we) & (builder_soclinux_csr_bankarray_interface2_bank_bus_adr[3:0] == 3'd6));
  assign main_a7ddrphy_rdly_dq_inc_we = ((builder_soclinux_csr_bankarray_csrbank2_sel & (~builder_soclinux_csr_bankarray_interface2_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface2_bank_bus_adr[3:0] == 3'd6));
  assign main_a7ddrphy_rdly_dq_bitslip_rst_r = builder_soclinux_csr_bankarray_interface2_bank_bus_dat_w[0];
  assign main_a7ddrphy_rdly_dq_bitslip_rst_re = ((builder_soclinux_csr_bankarray_csrbank2_sel & builder_soclinux_csr_bankarray_interface2_bank_bus_we) & (builder_soclinux_csr_bankarray_interface2_bank_bus_adr[3:0] == 3'd7));
  assign main_a7ddrphy_rdly_dq_bitslip_rst_we = ((builder_soclinux_csr_bankarray_csrbank2_sel & (~builder_soclinux_csr_bankarray_interface2_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface2_bank_bus_adr[3:0] == 3'd7));
  assign main_a7ddrphy_rdly_dq_bitslip_r = builder_soclinux_csr_bankarray_interface2_bank_bus_dat_w[0];
  assign main_a7ddrphy_rdly_dq_bitslip_re = ((builder_soclinux_csr_bankarray_csrbank2_sel & builder_soclinux_csr_bankarray_interface2_bank_bus_we) & (builder_soclinux_csr_bankarray_interface2_bank_bus_adr[3:0] == 4'd8));
  assign main_a7ddrphy_rdly_dq_bitslip_we = ((builder_soclinux_csr_bankarray_csrbank2_sel & (~builder_soclinux_csr_bankarray_interface2_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface2_bank_bus_adr[3:0] == 4'd8));
  assign main_a7ddrphy_wdly_dq_bitslip_rst_r = builder_soclinux_csr_bankarray_interface2_bank_bus_dat_w[0];
  assign main_a7ddrphy_wdly_dq_bitslip_rst_re = ((builder_soclinux_csr_bankarray_csrbank2_sel & builder_soclinux_csr_bankarray_interface2_bank_bus_we) & (builder_soclinux_csr_bankarray_interface2_bank_bus_adr[3:0] == 4'd9));
  assign main_a7ddrphy_wdly_dq_bitslip_rst_we = ((builder_soclinux_csr_bankarray_csrbank2_sel & (~builder_soclinux_csr_bankarray_interface2_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface2_bank_bus_adr[3:0] == 4'd9));
  assign main_a7ddrphy_wdly_dq_bitslip_r = builder_soclinux_csr_bankarray_interface2_bank_bus_dat_w[0];
  assign main_a7ddrphy_wdly_dq_bitslip_re = ((builder_soclinux_csr_bankarray_csrbank2_sel & builder_soclinux_csr_bankarray_interface2_bank_bus_we) & (builder_soclinux_csr_bankarray_interface2_bank_bus_adr[3:0] == 4'd10));
  assign main_a7ddrphy_wdly_dq_bitslip_we = ((builder_soclinux_csr_bankarray_csrbank2_sel & (~builder_soclinux_csr_bankarray_interface2_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface2_bank_bus_adr[3:0] == 4'd10));
  assign builder_soclinux_csr_bankarray_csrbank2_rdphase0_r = builder_soclinux_csr_bankarray_interface2_bank_bus_dat_w[1:0];
  assign builder_soclinux_csr_bankarray_csrbank2_rdphase0_re = ((builder_soclinux_csr_bankarray_csrbank2_sel & builder_soclinux_csr_bankarray_interface2_bank_bus_we) & (builder_soclinux_csr_bankarray_interface2_bank_bus_adr[3:0] == 4'd11));
  assign builder_soclinux_csr_bankarray_csrbank2_rdphase0_we = ((builder_soclinux_csr_bankarray_csrbank2_sel & (~builder_soclinux_csr_bankarray_interface2_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface2_bank_bus_adr[3:0] == 4'd11));
  assign builder_soclinux_csr_bankarray_csrbank2_wrphase0_r = builder_soclinux_csr_bankarray_interface2_bank_bus_dat_w[1:0];
  assign builder_soclinux_csr_bankarray_csrbank2_wrphase0_re = ((builder_soclinux_csr_bankarray_csrbank2_sel & builder_soclinux_csr_bankarray_interface2_bank_bus_we) & (builder_soclinux_csr_bankarray_interface2_bank_bus_adr[3:0] == 4'd12));
  assign builder_soclinux_csr_bankarray_csrbank2_wrphase0_we = ((builder_soclinux_csr_bankarray_csrbank2_sel & (~builder_soclinux_csr_bankarray_interface2_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface2_bank_bus_adr[3:0] == 4'd12));
  assign builder_soclinux_csr_bankarray_csrbank2_rst0_w = main_a7ddrphy_rst_storage;
  assign builder_soclinux_csr_bankarray_csrbank2_half_sys8x_taps0_w = main_a7ddrphy_half_sys8x_taps_storage[4:0];
  assign builder_soclinux_csr_bankarray_csrbank2_wlevel_en0_w = main_a7ddrphy_wlevel_en_storage;
  assign builder_soclinux_csr_bankarray_csrbank2_dly_sel0_w = main_a7ddrphy_dly_sel_storage[1:0];
  assign builder_soclinux_csr_bankarray_csrbank2_rdphase0_w = main_a7ddrphy_rdphase_storage[1:0];
  assign builder_soclinux_csr_bankarray_csrbank2_wrphase0_w = main_a7ddrphy_wrphase_storage[1:0];
  assign builder_soclinux_csr_bankarray_csrbank3_sel = (builder_soclinux_csr_bankarray_interface3_bank_bus_adr[13:9] == 4'd9);
  assign builder_soclinux_csr_bankarray_csrbank3_sram_writer_slot_r = builder_soclinux_csr_bankarray_interface3_bank_bus_dat_w[0];
  assign builder_soclinux_csr_bankarray_csrbank3_sram_writer_slot_re = ((builder_soclinux_csr_bankarray_csrbank3_sel & builder_soclinux_csr_bankarray_interface3_bank_bus_we) & (builder_soclinux_csr_bankarray_interface3_bank_bus_adr[4:0] == 1'd0));
  assign builder_soclinux_csr_bankarray_csrbank3_sram_writer_slot_we = ((builder_soclinux_csr_bankarray_csrbank3_sel & (~builder_soclinux_csr_bankarray_interface3_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface3_bank_bus_adr[4:0] == 1'd0));
  assign builder_soclinux_csr_bankarray_csrbank3_sram_writer_length3_r = builder_soclinux_csr_bankarray_interface3_bank_bus_dat_w[7:0];
  assign builder_soclinux_csr_bankarray_csrbank3_sram_writer_length3_re = ((builder_soclinux_csr_bankarray_csrbank3_sel & builder_soclinux_csr_bankarray_interface3_bank_bus_we) & (builder_soclinux_csr_bankarray_interface3_bank_bus_adr[4:0] == 1'd1));
  assign builder_soclinux_csr_bankarray_csrbank3_sram_writer_length3_we = ((builder_soclinux_csr_bankarray_csrbank3_sel & (~builder_soclinux_csr_bankarray_interface3_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface3_bank_bus_adr[4:0] == 1'd1));
  assign builder_soclinux_csr_bankarray_csrbank3_sram_writer_length2_r = builder_soclinux_csr_bankarray_interface3_bank_bus_dat_w[7:0];
  assign builder_soclinux_csr_bankarray_csrbank3_sram_writer_length2_re = ((builder_soclinux_csr_bankarray_csrbank3_sel & builder_soclinux_csr_bankarray_interface3_bank_bus_we) & (builder_soclinux_csr_bankarray_interface3_bank_bus_adr[4:0] == 2'd2));
  assign builder_soclinux_csr_bankarray_csrbank3_sram_writer_length2_we = ((builder_soclinux_csr_bankarray_csrbank3_sel & (~builder_soclinux_csr_bankarray_interface3_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface3_bank_bus_adr[4:0] == 2'd2));
  assign builder_soclinux_csr_bankarray_csrbank3_sram_writer_length1_r = builder_soclinux_csr_bankarray_interface3_bank_bus_dat_w[7:0];
  assign builder_soclinux_csr_bankarray_csrbank3_sram_writer_length1_re = ((builder_soclinux_csr_bankarray_csrbank3_sel & builder_soclinux_csr_bankarray_interface3_bank_bus_we) & (builder_soclinux_csr_bankarray_interface3_bank_bus_adr[4:0] == 2'd3));
  assign builder_soclinux_csr_bankarray_csrbank3_sram_writer_length1_we = ((builder_soclinux_csr_bankarray_csrbank3_sel & (~builder_soclinux_csr_bankarray_interface3_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface3_bank_bus_adr[4:0] == 2'd3));
  assign builder_soclinux_csr_bankarray_csrbank3_sram_writer_length0_r = builder_soclinux_csr_bankarray_interface3_bank_bus_dat_w[7:0];
  assign builder_soclinux_csr_bankarray_csrbank3_sram_writer_length0_re = ((builder_soclinux_csr_bankarray_csrbank3_sel & builder_soclinux_csr_bankarray_interface3_bank_bus_we) & (builder_soclinux_csr_bankarray_interface3_bank_bus_adr[4:0] == 3'd4));
  assign builder_soclinux_csr_bankarray_csrbank3_sram_writer_length0_we = ((builder_soclinux_csr_bankarray_csrbank3_sel & (~builder_soclinux_csr_bankarray_interface3_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface3_bank_bus_adr[4:0] == 3'd4));
  assign builder_soclinux_csr_bankarray_csrbank3_sram_writer_errors3_r = builder_soclinux_csr_bankarray_interface3_bank_bus_dat_w[7:0];
  assign builder_soclinux_csr_bankarray_csrbank3_sram_writer_errors3_re = ((builder_soclinux_csr_bankarray_csrbank3_sel & builder_soclinux_csr_bankarray_interface3_bank_bus_we) & (builder_soclinux_csr_bankarray_interface3_bank_bus_adr[4:0] == 3'd5));
  assign builder_soclinux_csr_bankarray_csrbank3_sram_writer_errors3_we = ((builder_soclinux_csr_bankarray_csrbank3_sel & (~builder_soclinux_csr_bankarray_interface3_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface3_bank_bus_adr[4:0] == 3'd5));
  assign builder_soclinux_csr_bankarray_csrbank3_sram_writer_errors2_r = builder_soclinux_csr_bankarray_interface3_bank_bus_dat_w[7:0];
  assign builder_soclinux_csr_bankarray_csrbank3_sram_writer_errors2_re = ((builder_soclinux_csr_bankarray_csrbank3_sel & builder_soclinux_csr_bankarray_interface3_bank_bus_we) & (builder_soclinux_csr_bankarray_interface3_bank_bus_adr[4:0] == 3'd6));
  assign builder_soclinux_csr_bankarray_csrbank3_sram_writer_errors2_we = ((builder_soclinux_csr_bankarray_csrbank3_sel & (~builder_soclinux_csr_bankarray_interface3_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface3_bank_bus_adr[4:0] == 3'd6));
  assign builder_soclinux_csr_bankarray_csrbank3_sram_writer_errors1_r = builder_soclinux_csr_bankarray_interface3_bank_bus_dat_w[7:0];
  assign builder_soclinux_csr_bankarray_csrbank3_sram_writer_errors1_re = ((builder_soclinux_csr_bankarray_csrbank3_sel & builder_soclinux_csr_bankarray_interface3_bank_bus_we) & (builder_soclinux_csr_bankarray_interface3_bank_bus_adr[4:0] == 3'd7));
  assign builder_soclinux_csr_bankarray_csrbank3_sram_writer_errors1_we = ((builder_soclinux_csr_bankarray_csrbank3_sel & (~builder_soclinux_csr_bankarray_interface3_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface3_bank_bus_adr[4:0] == 3'd7));
  assign builder_soclinux_csr_bankarray_csrbank3_sram_writer_errors0_r = builder_soclinux_csr_bankarray_interface3_bank_bus_dat_w[7:0];
  assign builder_soclinux_csr_bankarray_csrbank3_sram_writer_errors0_re = ((builder_soclinux_csr_bankarray_csrbank3_sel & builder_soclinux_csr_bankarray_interface3_bank_bus_we) & (builder_soclinux_csr_bankarray_interface3_bank_bus_adr[4:0] == 4'd8));
  assign builder_soclinux_csr_bankarray_csrbank3_sram_writer_errors0_we = ((builder_soclinux_csr_bankarray_csrbank3_sel & (~builder_soclinux_csr_bankarray_interface3_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface3_bank_bus_adr[4:0] == 4'd8));
  assign builder_soclinux_csr_bankarray_csrbank3_sram_writer_ev_status_r = builder_soclinux_csr_bankarray_interface3_bank_bus_dat_w[0];
  assign builder_soclinux_csr_bankarray_csrbank3_sram_writer_ev_status_re = ((builder_soclinux_csr_bankarray_csrbank3_sel & builder_soclinux_csr_bankarray_interface3_bank_bus_we) & (builder_soclinux_csr_bankarray_interface3_bank_bus_adr[4:0] == 4'd9));
  assign builder_soclinux_csr_bankarray_csrbank3_sram_writer_ev_status_we = ((builder_soclinux_csr_bankarray_csrbank3_sel & (~builder_soclinux_csr_bankarray_interface3_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface3_bank_bus_adr[4:0] == 4'd9));
  assign builder_soclinux_csr_bankarray_csrbank3_sram_writer_ev_pending_r = builder_soclinux_csr_bankarray_interface3_bank_bus_dat_w[0];
  assign builder_soclinux_csr_bankarray_csrbank3_sram_writer_ev_pending_re = ((builder_soclinux_csr_bankarray_csrbank3_sel & builder_soclinux_csr_bankarray_interface3_bank_bus_we) & (builder_soclinux_csr_bankarray_interface3_bank_bus_adr[4:0] == 4'd10));
  assign builder_soclinux_csr_bankarray_csrbank3_sram_writer_ev_pending_we = ((builder_soclinux_csr_bankarray_csrbank3_sel & (~builder_soclinux_csr_bankarray_interface3_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface3_bank_bus_adr[4:0] == 4'd10));
  assign builder_soclinux_csr_bankarray_csrbank3_sram_writer_ev_enable0_r = builder_soclinux_csr_bankarray_interface3_bank_bus_dat_w[0];
  assign builder_soclinux_csr_bankarray_csrbank3_sram_writer_ev_enable0_re = ((builder_soclinux_csr_bankarray_csrbank3_sel & builder_soclinux_csr_bankarray_interface3_bank_bus_we) & (builder_soclinux_csr_bankarray_interface3_bank_bus_adr[4:0] == 4'd11));
  assign builder_soclinux_csr_bankarray_csrbank3_sram_writer_ev_enable0_we = ((builder_soclinux_csr_bankarray_csrbank3_sel & (~builder_soclinux_csr_bankarray_interface3_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface3_bank_bus_adr[4:0] == 4'd11));
  assign main_soclinux_reader_start_r = builder_soclinux_csr_bankarray_interface3_bank_bus_dat_w[0];
  assign main_soclinux_reader_start_re = ((builder_soclinux_csr_bankarray_csrbank3_sel & builder_soclinux_csr_bankarray_interface3_bank_bus_we) & (builder_soclinux_csr_bankarray_interface3_bank_bus_adr[4:0] == 4'd12));
  assign main_soclinux_reader_start_we = ((builder_soclinux_csr_bankarray_csrbank3_sel & (~builder_soclinux_csr_bankarray_interface3_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface3_bank_bus_adr[4:0] == 4'd12));
  assign builder_soclinux_csr_bankarray_csrbank3_sram_reader_ready_r = builder_soclinux_csr_bankarray_interface3_bank_bus_dat_w[0];
  assign builder_soclinux_csr_bankarray_csrbank3_sram_reader_ready_re = ((builder_soclinux_csr_bankarray_csrbank3_sel & builder_soclinux_csr_bankarray_interface3_bank_bus_we) & (builder_soclinux_csr_bankarray_interface3_bank_bus_adr[4:0] == 4'd13));
  assign builder_soclinux_csr_bankarray_csrbank3_sram_reader_ready_we = ((builder_soclinux_csr_bankarray_csrbank3_sel & (~builder_soclinux_csr_bankarray_interface3_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface3_bank_bus_adr[4:0] == 4'd13));
  assign builder_soclinux_csr_bankarray_csrbank3_sram_reader_level_r = builder_soclinux_csr_bankarray_interface3_bank_bus_dat_w[1:0];
  assign builder_soclinux_csr_bankarray_csrbank3_sram_reader_level_re = ((builder_soclinux_csr_bankarray_csrbank3_sel & builder_soclinux_csr_bankarray_interface3_bank_bus_we) & (builder_soclinux_csr_bankarray_interface3_bank_bus_adr[4:0] == 4'd14));
  assign builder_soclinux_csr_bankarray_csrbank3_sram_reader_level_we = ((builder_soclinux_csr_bankarray_csrbank3_sel & (~builder_soclinux_csr_bankarray_interface3_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface3_bank_bus_adr[4:0] == 4'd14));
  assign builder_soclinux_csr_bankarray_csrbank3_sram_reader_slot0_r = builder_soclinux_csr_bankarray_interface3_bank_bus_dat_w[0];
  assign builder_soclinux_csr_bankarray_csrbank3_sram_reader_slot0_re = ((builder_soclinux_csr_bankarray_csrbank3_sel & builder_soclinux_csr_bankarray_interface3_bank_bus_we) & (builder_soclinux_csr_bankarray_interface3_bank_bus_adr[4:0] == 4'd15));
  assign builder_soclinux_csr_bankarray_csrbank3_sram_reader_slot0_we = ((builder_soclinux_csr_bankarray_csrbank3_sel & (~builder_soclinux_csr_bankarray_interface3_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface3_bank_bus_adr[4:0] == 4'd15));
  assign builder_soclinux_csr_bankarray_csrbank3_sram_reader_length1_r = builder_soclinux_csr_bankarray_interface3_bank_bus_dat_w[2:0];
  assign builder_soclinux_csr_bankarray_csrbank3_sram_reader_length1_re = ((builder_soclinux_csr_bankarray_csrbank3_sel & builder_soclinux_csr_bankarray_interface3_bank_bus_we) & (builder_soclinux_csr_bankarray_interface3_bank_bus_adr[4:0] == 5'd16));
  assign builder_soclinux_csr_bankarray_csrbank3_sram_reader_length1_we = ((builder_soclinux_csr_bankarray_csrbank3_sel & (~builder_soclinux_csr_bankarray_interface3_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface3_bank_bus_adr[4:0] == 5'd16));
  assign builder_soclinux_csr_bankarray_csrbank3_sram_reader_length0_r = builder_soclinux_csr_bankarray_interface3_bank_bus_dat_w[7:0];
  assign builder_soclinux_csr_bankarray_csrbank3_sram_reader_length0_re = ((builder_soclinux_csr_bankarray_csrbank3_sel & builder_soclinux_csr_bankarray_interface3_bank_bus_we) & (builder_soclinux_csr_bankarray_interface3_bank_bus_adr[4:0] == 5'd17));
  assign builder_soclinux_csr_bankarray_csrbank3_sram_reader_length0_we = ((builder_soclinux_csr_bankarray_csrbank3_sel & (~builder_soclinux_csr_bankarray_interface3_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface3_bank_bus_adr[4:0] == 5'd17));
  assign builder_soclinux_csr_bankarray_csrbank3_sram_reader_ev_status_r = builder_soclinux_csr_bankarray_interface3_bank_bus_dat_w[0];
  assign builder_soclinux_csr_bankarray_csrbank3_sram_reader_ev_status_re = ((builder_soclinux_csr_bankarray_csrbank3_sel & builder_soclinux_csr_bankarray_interface3_bank_bus_we) & (builder_soclinux_csr_bankarray_interface3_bank_bus_adr[4:0] == 5'd18));
  assign builder_soclinux_csr_bankarray_csrbank3_sram_reader_ev_status_we = ((builder_soclinux_csr_bankarray_csrbank3_sel & (~builder_soclinux_csr_bankarray_interface3_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface3_bank_bus_adr[4:0] == 5'd18));
  assign builder_soclinux_csr_bankarray_csrbank3_sram_reader_ev_pending_r = builder_soclinux_csr_bankarray_interface3_bank_bus_dat_w[0];
  assign builder_soclinux_csr_bankarray_csrbank3_sram_reader_ev_pending_re = ((builder_soclinux_csr_bankarray_csrbank3_sel & builder_soclinux_csr_bankarray_interface3_bank_bus_we) & (builder_soclinux_csr_bankarray_interface3_bank_bus_adr[4:0] == 5'd19));
  assign builder_soclinux_csr_bankarray_csrbank3_sram_reader_ev_pending_we = ((builder_soclinux_csr_bankarray_csrbank3_sel & (~builder_soclinux_csr_bankarray_interface3_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface3_bank_bus_adr[4:0] == 5'd19));
  assign builder_soclinux_csr_bankarray_csrbank3_sram_reader_ev_enable0_r = builder_soclinux_csr_bankarray_interface3_bank_bus_dat_w[0];
  assign builder_soclinux_csr_bankarray_csrbank3_sram_reader_ev_enable0_re = ((builder_soclinux_csr_bankarray_csrbank3_sel & builder_soclinux_csr_bankarray_interface3_bank_bus_we) & (builder_soclinux_csr_bankarray_interface3_bank_bus_adr[4:0] == 5'd20));
  assign builder_soclinux_csr_bankarray_csrbank3_sram_reader_ev_enable0_we = ((builder_soclinux_csr_bankarray_csrbank3_sel & (~builder_soclinux_csr_bankarray_interface3_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface3_bank_bus_adr[4:0] == 5'd20));
  assign builder_soclinux_csr_bankarray_csrbank3_preamble_crc_r = builder_soclinux_csr_bankarray_interface3_bank_bus_dat_w[0];
  assign builder_soclinux_csr_bankarray_csrbank3_preamble_crc_re = ((builder_soclinux_csr_bankarray_csrbank3_sel & builder_soclinux_csr_bankarray_interface3_bank_bus_we) & (builder_soclinux_csr_bankarray_interface3_bank_bus_adr[4:0] == 5'd21));
  assign builder_soclinux_csr_bankarray_csrbank3_preamble_crc_we = ((builder_soclinux_csr_bankarray_csrbank3_sel & (~builder_soclinux_csr_bankarray_interface3_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface3_bank_bus_adr[4:0] == 5'd21));
  assign builder_soclinux_csr_bankarray_csrbank3_preamble_errors3_r = builder_soclinux_csr_bankarray_interface3_bank_bus_dat_w[7:0];
  assign builder_soclinux_csr_bankarray_csrbank3_preamble_errors3_re = ((builder_soclinux_csr_bankarray_csrbank3_sel & builder_soclinux_csr_bankarray_interface3_bank_bus_we) & (builder_soclinux_csr_bankarray_interface3_bank_bus_adr[4:0] == 5'd22));
  assign builder_soclinux_csr_bankarray_csrbank3_preamble_errors3_we = ((builder_soclinux_csr_bankarray_csrbank3_sel & (~builder_soclinux_csr_bankarray_interface3_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface3_bank_bus_adr[4:0] == 5'd22));
  assign builder_soclinux_csr_bankarray_csrbank3_preamble_errors2_r = builder_soclinux_csr_bankarray_interface3_bank_bus_dat_w[7:0];
  assign builder_soclinux_csr_bankarray_csrbank3_preamble_errors2_re = ((builder_soclinux_csr_bankarray_csrbank3_sel & builder_soclinux_csr_bankarray_interface3_bank_bus_we) & (builder_soclinux_csr_bankarray_interface3_bank_bus_adr[4:0] == 5'd23));
  assign builder_soclinux_csr_bankarray_csrbank3_preamble_errors2_we = ((builder_soclinux_csr_bankarray_csrbank3_sel & (~builder_soclinux_csr_bankarray_interface3_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface3_bank_bus_adr[4:0] == 5'd23));
  assign builder_soclinux_csr_bankarray_csrbank3_preamble_errors1_r = builder_soclinux_csr_bankarray_interface3_bank_bus_dat_w[7:0];
  assign builder_soclinux_csr_bankarray_csrbank3_preamble_errors1_re = ((builder_soclinux_csr_bankarray_csrbank3_sel & builder_soclinux_csr_bankarray_interface3_bank_bus_we) & (builder_soclinux_csr_bankarray_interface3_bank_bus_adr[4:0] == 5'd24));
  assign builder_soclinux_csr_bankarray_csrbank3_preamble_errors1_we = ((builder_soclinux_csr_bankarray_csrbank3_sel & (~builder_soclinux_csr_bankarray_interface3_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface3_bank_bus_adr[4:0] == 5'd24));
  assign builder_soclinux_csr_bankarray_csrbank3_preamble_errors0_r = builder_soclinux_csr_bankarray_interface3_bank_bus_dat_w[7:0];
  assign builder_soclinux_csr_bankarray_csrbank3_preamble_errors0_re = ((builder_soclinux_csr_bankarray_csrbank3_sel & builder_soclinux_csr_bankarray_interface3_bank_bus_we) & (builder_soclinux_csr_bankarray_interface3_bank_bus_adr[4:0] == 5'd25));
  assign builder_soclinux_csr_bankarray_csrbank3_preamble_errors0_we = ((builder_soclinux_csr_bankarray_csrbank3_sel & (~builder_soclinux_csr_bankarray_interface3_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface3_bank_bus_adr[4:0] == 5'd25));
  assign builder_soclinux_csr_bankarray_csrbank3_crc_errors3_r = builder_soclinux_csr_bankarray_interface3_bank_bus_dat_w[7:0];
  assign builder_soclinux_csr_bankarray_csrbank3_crc_errors3_re = ((builder_soclinux_csr_bankarray_csrbank3_sel & builder_soclinux_csr_bankarray_interface3_bank_bus_we) & (builder_soclinux_csr_bankarray_interface3_bank_bus_adr[4:0] == 5'd26));
  assign builder_soclinux_csr_bankarray_csrbank3_crc_errors3_we = ((builder_soclinux_csr_bankarray_csrbank3_sel & (~builder_soclinux_csr_bankarray_interface3_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface3_bank_bus_adr[4:0] == 5'd26));
  assign builder_soclinux_csr_bankarray_csrbank3_crc_errors2_r = builder_soclinux_csr_bankarray_interface3_bank_bus_dat_w[7:0];
  assign builder_soclinux_csr_bankarray_csrbank3_crc_errors2_re = ((builder_soclinux_csr_bankarray_csrbank3_sel & builder_soclinux_csr_bankarray_interface3_bank_bus_we) & (builder_soclinux_csr_bankarray_interface3_bank_bus_adr[4:0] == 5'd27));
  assign builder_soclinux_csr_bankarray_csrbank3_crc_errors2_we = ((builder_soclinux_csr_bankarray_csrbank3_sel & (~builder_soclinux_csr_bankarray_interface3_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface3_bank_bus_adr[4:0] == 5'd27));
  assign builder_soclinux_csr_bankarray_csrbank3_crc_errors1_r = builder_soclinux_csr_bankarray_interface3_bank_bus_dat_w[7:0];
  assign builder_soclinux_csr_bankarray_csrbank3_crc_errors1_re = ((builder_soclinux_csr_bankarray_csrbank3_sel & builder_soclinux_csr_bankarray_interface3_bank_bus_we) & (builder_soclinux_csr_bankarray_interface3_bank_bus_adr[4:0] == 5'd28));
  assign builder_soclinux_csr_bankarray_csrbank3_crc_errors1_we = ((builder_soclinux_csr_bankarray_csrbank3_sel & (~builder_soclinux_csr_bankarray_interface3_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface3_bank_bus_adr[4:0] == 5'd28));
  assign builder_soclinux_csr_bankarray_csrbank3_crc_errors0_r = builder_soclinux_csr_bankarray_interface3_bank_bus_dat_w[7:0];
  assign builder_soclinux_csr_bankarray_csrbank3_crc_errors0_re = ((builder_soclinux_csr_bankarray_csrbank3_sel & builder_soclinux_csr_bankarray_interface3_bank_bus_we) & (builder_soclinux_csr_bankarray_interface3_bank_bus_adr[4:0] == 5'd29));
  assign builder_soclinux_csr_bankarray_csrbank3_crc_errors0_we = ((builder_soclinux_csr_bankarray_csrbank3_sel & (~builder_soclinux_csr_bankarray_interface3_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface3_bank_bus_adr[4:0] == 5'd29));
  assign builder_soclinux_csr_bankarray_csrbank3_sram_writer_slot_w = main_soclinux_writer_slot_status;
  assign main_soclinux_writer_slot_we = builder_soclinux_csr_bankarray_csrbank3_sram_writer_slot_we;
  assign builder_soclinux_csr_bankarray_csrbank3_sram_writer_length3_w = main_soclinux_writer_length_status[31:24];
  assign builder_soclinux_csr_bankarray_csrbank3_sram_writer_length2_w = main_soclinux_writer_length_status[23:16];
  assign builder_soclinux_csr_bankarray_csrbank3_sram_writer_length1_w = main_soclinux_writer_length_status[15:8];
  assign builder_soclinux_csr_bankarray_csrbank3_sram_writer_length0_w = main_soclinux_writer_length_status[7:0];
  assign main_soclinux_writer_length_we = builder_soclinux_csr_bankarray_csrbank3_sram_writer_length0_we;
  assign builder_soclinux_csr_bankarray_csrbank3_sram_writer_errors3_w = main_soclinux_writer_errors_status[31:24];
  assign builder_soclinux_csr_bankarray_csrbank3_sram_writer_errors2_w = main_soclinux_writer_errors_status[23:16];
  assign builder_soclinux_csr_bankarray_csrbank3_sram_writer_errors1_w = main_soclinux_writer_errors_status[15:8];
  assign builder_soclinux_csr_bankarray_csrbank3_sram_writer_errors0_w = main_soclinux_writer_errors_status[7:0];
  assign main_soclinux_writer_errors_we = builder_soclinux_csr_bankarray_csrbank3_sram_writer_errors0_we;
  assign main_soclinux_writer_status_status = main_soclinux_writer_available0;
  assign builder_soclinux_csr_bankarray_csrbank3_sram_writer_ev_status_w = main_soclinux_writer_status_status;
  assign main_soclinux_writer_status_we = builder_soclinux_csr_bankarray_csrbank3_sram_writer_ev_status_we;
  assign main_soclinux_writer_pending_status = main_soclinux_writer_available1;
  assign builder_soclinux_csr_bankarray_csrbank3_sram_writer_ev_pending_w = main_soclinux_writer_pending_status;
  assign main_soclinux_writer_pending_we = builder_soclinux_csr_bankarray_csrbank3_sram_writer_ev_pending_we;
  assign main_soclinux_writer_available2 = main_soclinux_writer_enable_storage;
  assign builder_soclinux_csr_bankarray_csrbank3_sram_writer_ev_enable0_w = main_soclinux_writer_enable_storage;
  assign builder_soclinux_csr_bankarray_csrbank3_sram_reader_ready_w = main_soclinux_reader_ready_status;
  assign main_soclinux_reader_ready_we = builder_soclinux_csr_bankarray_csrbank3_sram_reader_ready_we;
  assign builder_soclinux_csr_bankarray_csrbank3_sram_reader_level_w = main_soclinux_reader_level_status[1:0];
  assign main_soclinux_reader_level_we = builder_soclinux_csr_bankarray_csrbank3_sram_reader_level_we;
  assign builder_soclinux_csr_bankarray_csrbank3_sram_reader_slot0_w = main_soclinux_reader_slot_storage;
  assign builder_soclinux_csr_bankarray_csrbank3_sram_reader_length1_w = main_soclinux_reader_length_storage[10:8];
  assign builder_soclinux_csr_bankarray_csrbank3_sram_reader_length0_w = main_soclinux_reader_length_storage[7:0];
  assign main_soclinux_reader_status_status = main_soclinux_reader_done0;
  assign builder_soclinux_csr_bankarray_csrbank3_sram_reader_ev_status_w = main_soclinux_reader_status_status;
  assign main_soclinux_reader_status_we = builder_soclinux_csr_bankarray_csrbank3_sram_reader_ev_status_we;
  assign main_soclinux_reader_pending_status = main_soclinux_reader_done1;
  assign builder_soclinux_csr_bankarray_csrbank3_sram_reader_ev_pending_w = main_soclinux_reader_pending_status;
  assign main_soclinux_reader_pending_we = builder_soclinux_csr_bankarray_csrbank3_sram_reader_ev_pending_we;
  assign main_soclinux_reader_done2 = main_soclinux_reader_enable_storage;
  assign builder_soclinux_csr_bankarray_csrbank3_sram_reader_ev_enable0_w = main_soclinux_reader_enable_storage;
  assign builder_soclinux_csr_bankarray_csrbank3_preamble_crc_w = main_soclinux_preamble_crc_status;
  assign main_soclinux_preamble_crc_we = builder_soclinux_csr_bankarray_csrbank3_preamble_crc_we;
  assign builder_soclinux_csr_bankarray_csrbank3_preamble_errors3_w = main_soclinux_preamble_errors_status[31:24];
  assign builder_soclinux_csr_bankarray_csrbank3_preamble_errors2_w = main_soclinux_preamble_errors_status[23:16];
  assign builder_soclinux_csr_bankarray_csrbank3_preamble_errors1_w = main_soclinux_preamble_errors_status[15:8];
  assign builder_soclinux_csr_bankarray_csrbank3_preamble_errors0_w = main_soclinux_preamble_errors_status[7:0];
  assign main_soclinux_preamble_errors_we = builder_soclinux_csr_bankarray_csrbank3_preamble_errors0_we;
  assign builder_soclinux_csr_bankarray_csrbank3_crc_errors3_w = main_soclinux_crc_errors_status[31:24];
  assign builder_soclinux_csr_bankarray_csrbank3_crc_errors2_w = main_soclinux_crc_errors_status[23:16];
  assign builder_soclinux_csr_bankarray_csrbank3_crc_errors1_w = main_soclinux_crc_errors_status[15:8];
  assign builder_soclinux_csr_bankarray_csrbank3_crc_errors0_w = main_soclinux_crc_errors_status[7:0];
  assign main_soclinux_crc_errors_we = builder_soclinux_csr_bankarray_csrbank3_crc_errors0_we;
  assign builder_soclinux_csr_bankarray_csrbank4_sel = (builder_soclinux_csr_bankarray_interface4_bank_bus_adr[13:9] == 4'd8);
  assign builder_soclinux_csr_bankarray_csrbank4_crg_reset0_r = builder_soclinux_csr_bankarray_interface4_bank_bus_dat_w[0];
  assign builder_soclinux_csr_bankarray_csrbank4_crg_reset0_re = ((builder_soclinux_csr_bankarray_csrbank4_sel & builder_soclinux_csr_bankarray_interface4_bank_bus_we) & (builder_soclinux_csr_bankarray_interface4_bank_bus_adr[1:0] == 1'd0));
  assign builder_soclinux_csr_bankarray_csrbank4_crg_reset0_we = ((builder_soclinux_csr_bankarray_csrbank4_sel & (~builder_soclinux_csr_bankarray_interface4_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface4_bank_bus_adr[1:0] == 1'd0));
  assign builder_soclinux_csr_bankarray_csrbank4_mdio_w0_r = builder_soclinux_csr_bankarray_interface4_bank_bus_dat_w[2:0];
  assign builder_soclinux_csr_bankarray_csrbank4_mdio_w0_re = ((builder_soclinux_csr_bankarray_csrbank4_sel & builder_soclinux_csr_bankarray_interface4_bank_bus_we) & (builder_soclinux_csr_bankarray_interface4_bank_bus_adr[1:0] == 1'd1));
  assign builder_soclinux_csr_bankarray_csrbank4_mdio_w0_we = ((builder_soclinux_csr_bankarray_csrbank4_sel & (~builder_soclinux_csr_bankarray_interface4_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface4_bank_bus_adr[1:0] == 1'd1));
  assign builder_soclinux_csr_bankarray_csrbank4_mdio_r_r = builder_soclinux_csr_bankarray_interface4_bank_bus_dat_w[0];
  assign builder_soclinux_csr_bankarray_csrbank4_mdio_r_re = ((builder_soclinux_csr_bankarray_csrbank4_sel & builder_soclinux_csr_bankarray_interface4_bank_bus_we) & (builder_soclinux_csr_bankarray_interface4_bank_bus_adr[1:0] == 2'd2));
  assign builder_soclinux_csr_bankarray_csrbank4_mdio_r_we = ((builder_soclinux_csr_bankarray_csrbank4_sel & (~builder_soclinux_csr_bankarray_interface4_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface4_bank_bus_adr[1:0] == 2'd2));
  assign builder_soclinux_csr_bankarray_csrbank4_crg_reset0_w = main_ethphy_reset_storage;
  assign main_ethphy_mdc = main_ethphy__w_storage[0];
  assign main_ethphy_oe = main_ethphy__w_storage[1];
  assign main_ethphy_w = main_ethphy__w_storage[2];
  assign builder_soclinux_csr_bankarray_csrbank4_mdio_w0_w = main_ethphy__w_storage[2:0];
  assign builder_soclinux_csr_bankarray_csrbank4_mdio_r_w = main_ethphy__r_status;
  assign main_ethphy__r_we = builder_soclinux_csr_bankarray_csrbank4_mdio_r_we;
  assign builder_soclinux_csr_bankarray_sel = (builder_soclinux_csr_bankarray_sram_bus_adr[13:9] == 3'd4);
  always @(*) begin
    builder_soclinux_csr_bankarray_sram_bus_dat_r <= 8'd0;
    if (builder_soclinux_csr_bankarray_sel_r) begin
      builder_soclinux_csr_bankarray_sram_bus_dat_r <= builder_soclinux_csr_bankarray_dat_r;
    end
  end
  assign builder_soclinux_csr_bankarray_adr = builder_soclinux_csr_bankarray_sram_bus_adr[5:0];
  assign builder_soclinux_csr_bankarray_csrbank5_sel = (builder_soclinux_csr_bankarray_interface5_bank_bus_adr[13:9] == 4'd10);
  assign builder_soclinux_csr_bankarray_csrbank5_out0_r = builder_soclinux_csr_bankarray_interface5_bank_bus_dat_w[7:0];
  assign builder_soclinux_csr_bankarray_csrbank5_out0_re = ((builder_soclinux_csr_bankarray_csrbank5_sel & builder_soclinux_csr_bankarray_interface5_bank_bus_we) & (builder_soclinux_csr_bankarray_interface5_bank_bus_adr[0] == 1'd0));
  assign builder_soclinux_csr_bankarray_csrbank5_out0_we = ((builder_soclinux_csr_bankarray_csrbank5_sel & (~builder_soclinux_csr_bankarray_interface5_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface5_bank_bus_adr[0] == 1'd0));
  assign builder_soclinux_csr_bankarray_csrbank5_out0_w = main_storage[7:0];
  assign builder_soclinux_csr_bankarray_csrbank6_sel = (builder_soclinux_csr_bankarray_interface6_bank_bus_adr[13:9] == 3'd7);
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_control0_r = builder_soclinux_csr_bankarray_interface6_bank_bus_dat_w[3:0];
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_control0_re = ((builder_soclinux_csr_bankarray_csrbank6_sel & builder_soclinux_csr_bankarray_interface6_bank_bus_we) & (builder_soclinux_csr_bankarray_interface6_bank_bus_adr[5:0] == 1'd0));
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_control0_we = ((builder_soclinux_csr_bankarray_csrbank6_sel & (~builder_soclinux_csr_bankarray_interface6_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface6_bank_bus_adr[5:0] == 1'd0));
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi0_command0_r = builder_soclinux_csr_bankarray_interface6_bank_bus_dat_w[5:0];
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi0_command0_re = ((builder_soclinux_csr_bankarray_csrbank6_sel & builder_soclinux_csr_bankarray_interface6_bank_bus_we) & (builder_soclinux_csr_bankarray_interface6_bank_bus_adr[5:0] == 1'd1));
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi0_command0_we = ((builder_soclinux_csr_bankarray_csrbank6_sel & (~builder_soclinux_csr_bankarray_interface6_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface6_bank_bus_adr[5:0] == 1'd1));
  assign main_soclinux_sdram_phaseinjector0_command_issue_r = builder_soclinux_csr_bankarray_interface6_bank_bus_dat_w[0];
  assign main_soclinux_sdram_phaseinjector0_command_issue_re = ((builder_soclinux_csr_bankarray_csrbank6_sel & builder_soclinux_csr_bankarray_interface6_bank_bus_we) & (builder_soclinux_csr_bankarray_interface6_bank_bus_adr[5:0] == 2'd2));
  assign main_soclinux_sdram_phaseinjector0_command_issue_we = ((builder_soclinux_csr_bankarray_csrbank6_sel & (~builder_soclinux_csr_bankarray_interface6_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface6_bank_bus_adr[5:0] == 2'd2));
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi0_address1_r = builder_soclinux_csr_bankarray_interface6_bank_bus_dat_w[6:0];
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi0_address1_re = ((builder_soclinux_csr_bankarray_csrbank6_sel & builder_soclinux_csr_bankarray_interface6_bank_bus_we) & (builder_soclinux_csr_bankarray_interface6_bank_bus_adr[5:0] == 2'd3));
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi0_address1_we = ((builder_soclinux_csr_bankarray_csrbank6_sel & (~builder_soclinux_csr_bankarray_interface6_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface6_bank_bus_adr[5:0] == 2'd3));
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi0_address0_r = builder_soclinux_csr_bankarray_interface6_bank_bus_dat_w[7:0];
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi0_address0_re = ((builder_soclinux_csr_bankarray_csrbank6_sel & builder_soclinux_csr_bankarray_interface6_bank_bus_we) & (builder_soclinux_csr_bankarray_interface6_bank_bus_adr[5:0] == 3'd4));
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi0_address0_we = ((builder_soclinux_csr_bankarray_csrbank6_sel & (~builder_soclinux_csr_bankarray_interface6_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface6_bank_bus_adr[5:0] == 3'd4));
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi0_baddress0_r = builder_soclinux_csr_bankarray_interface6_bank_bus_dat_w[2:0];
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi0_baddress0_re = ((builder_soclinux_csr_bankarray_csrbank6_sel & builder_soclinux_csr_bankarray_interface6_bank_bus_we) & (builder_soclinux_csr_bankarray_interface6_bank_bus_adr[5:0] == 3'd5));
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi0_baddress0_we = ((builder_soclinux_csr_bankarray_csrbank6_sel & (~builder_soclinux_csr_bankarray_interface6_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface6_bank_bus_adr[5:0] == 3'd5));
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi0_wrdata3_r = builder_soclinux_csr_bankarray_interface6_bank_bus_dat_w[7:0];
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi0_wrdata3_re = ((builder_soclinux_csr_bankarray_csrbank6_sel & builder_soclinux_csr_bankarray_interface6_bank_bus_we) & (builder_soclinux_csr_bankarray_interface6_bank_bus_adr[5:0] == 3'd6));
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi0_wrdata3_we = ((builder_soclinux_csr_bankarray_csrbank6_sel & (~builder_soclinux_csr_bankarray_interface6_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface6_bank_bus_adr[5:0] == 3'd6));
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi0_wrdata2_r = builder_soclinux_csr_bankarray_interface6_bank_bus_dat_w[7:0];
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi0_wrdata2_re = ((builder_soclinux_csr_bankarray_csrbank6_sel & builder_soclinux_csr_bankarray_interface6_bank_bus_we) & (builder_soclinux_csr_bankarray_interface6_bank_bus_adr[5:0] == 3'd7));
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi0_wrdata2_we = ((builder_soclinux_csr_bankarray_csrbank6_sel & (~builder_soclinux_csr_bankarray_interface6_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface6_bank_bus_adr[5:0] == 3'd7));
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi0_wrdata1_r = builder_soclinux_csr_bankarray_interface6_bank_bus_dat_w[7:0];
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi0_wrdata1_re = ((builder_soclinux_csr_bankarray_csrbank6_sel & builder_soclinux_csr_bankarray_interface6_bank_bus_we) & (builder_soclinux_csr_bankarray_interface6_bank_bus_adr[5:0] == 4'd8));
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi0_wrdata1_we = ((builder_soclinux_csr_bankarray_csrbank6_sel & (~builder_soclinux_csr_bankarray_interface6_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface6_bank_bus_adr[5:0] == 4'd8));
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi0_wrdata0_r = builder_soclinux_csr_bankarray_interface6_bank_bus_dat_w[7:0];
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi0_wrdata0_re = ((builder_soclinux_csr_bankarray_csrbank6_sel & builder_soclinux_csr_bankarray_interface6_bank_bus_we) & (builder_soclinux_csr_bankarray_interface6_bank_bus_adr[5:0] == 4'd9));
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi0_wrdata0_we = ((builder_soclinux_csr_bankarray_csrbank6_sel & (~builder_soclinux_csr_bankarray_interface6_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface6_bank_bus_adr[5:0] == 4'd9));
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi0_rddata3_r = builder_soclinux_csr_bankarray_interface6_bank_bus_dat_w[7:0];
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi0_rddata3_re = ((builder_soclinux_csr_bankarray_csrbank6_sel & builder_soclinux_csr_bankarray_interface6_bank_bus_we) & (builder_soclinux_csr_bankarray_interface6_bank_bus_adr[5:0] == 4'd10));
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi0_rddata3_we = ((builder_soclinux_csr_bankarray_csrbank6_sel & (~builder_soclinux_csr_bankarray_interface6_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface6_bank_bus_adr[5:0] == 4'd10));
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi0_rddata2_r = builder_soclinux_csr_bankarray_interface6_bank_bus_dat_w[7:0];
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi0_rddata2_re = ((builder_soclinux_csr_bankarray_csrbank6_sel & builder_soclinux_csr_bankarray_interface6_bank_bus_we) & (builder_soclinux_csr_bankarray_interface6_bank_bus_adr[5:0] == 4'd11));
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi0_rddata2_we = ((builder_soclinux_csr_bankarray_csrbank6_sel & (~builder_soclinux_csr_bankarray_interface6_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface6_bank_bus_adr[5:0] == 4'd11));
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi0_rddata1_r = builder_soclinux_csr_bankarray_interface6_bank_bus_dat_w[7:0];
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi0_rddata1_re = ((builder_soclinux_csr_bankarray_csrbank6_sel & builder_soclinux_csr_bankarray_interface6_bank_bus_we) & (builder_soclinux_csr_bankarray_interface6_bank_bus_adr[5:0] == 4'd12));
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi0_rddata1_we = ((builder_soclinux_csr_bankarray_csrbank6_sel & (~builder_soclinux_csr_bankarray_interface6_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface6_bank_bus_adr[5:0] == 4'd12));
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi0_rddata0_r = builder_soclinux_csr_bankarray_interface6_bank_bus_dat_w[7:0];
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi0_rddata0_re = ((builder_soclinux_csr_bankarray_csrbank6_sel & builder_soclinux_csr_bankarray_interface6_bank_bus_we) & (builder_soclinux_csr_bankarray_interface6_bank_bus_adr[5:0] == 4'd13));
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi0_rddata0_we = ((builder_soclinux_csr_bankarray_csrbank6_sel & (~builder_soclinux_csr_bankarray_interface6_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface6_bank_bus_adr[5:0] == 4'd13));
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi1_command0_r = builder_soclinux_csr_bankarray_interface6_bank_bus_dat_w[5:0];
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi1_command0_re = ((builder_soclinux_csr_bankarray_csrbank6_sel & builder_soclinux_csr_bankarray_interface6_bank_bus_we) & (builder_soclinux_csr_bankarray_interface6_bank_bus_adr[5:0] == 4'd14));
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi1_command0_we = ((builder_soclinux_csr_bankarray_csrbank6_sel & (~builder_soclinux_csr_bankarray_interface6_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface6_bank_bus_adr[5:0] == 4'd14));
  assign main_soclinux_sdram_phaseinjector1_command_issue_r = builder_soclinux_csr_bankarray_interface6_bank_bus_dat_w[0];
  assign main_soclinux_sdram_phaseinjector1_command_issue_re = ((builder_soclinux_csr_bankarray_csrbank6_sel & builder_soclinux_csr_bankarray_interface6_bank_bus_we) & (builder_soclinux_csr_bankarray_interface6_bank_bus_adr[5:0] == 4'd15));
  assign main_soclinux_sdram_phaseinjector1_command_issue_we = ((builder_soclinux_csr_bankarray_csrbank6_sel & (~builder_soclinux_csr_bankarray_interface6_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface6_bank_bus_adr[5:0] == 4'd15));
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi1_address1_r = builder_soclinux_csr_bankarray_interface6_bank_bus_dat_w[6:0];
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi1_address1_re = ((builder_soclinux_csr_bankarray_csrbank6_sel & builder_soclinux_csr_bankarray_interface6_bank_bus_we) & (builder_soclinux_csr_bankarray_interface6_bank_bus_adr[5:0] == 5'd16));
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi1_address1_we = ((builder_soclinux_csr_bankarray_csrbank6_sel & (~builder_soclinux_csr_bankarray_interface6_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface6_bank_bus_adr[5:0] == 5'd16));
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi1_address0_r = builder_soclinux_csr_bankarray_interface6_bank_bus_dat_w[7:0];
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi1_address0_re = ((builder_soclinux_csr_bankarray_csrbank6_sel & builder_soclinux_csr_bankarray_interface6_bank_bus_we) & (builder_soclinux_csr_bankarray_interface6_bank_bus_adr[5:0] == 5'd17));
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi1_address0_we = ((builder_soclinux_csr_bankarray_csrbank6_sel & (~builder_soclinux_csr_bankarray_interface6_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface6_bank_bus_adr[5:0] == 5'd17));
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi1_baddress0_r = builder_soclinux_csr_bankarray_interface6_bank_bus_dat_w[2:0];
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi1_baddress0_re = ((builder_soclinux_csr_bankarray_csrbank6_sel & builder_soclinux_csr_bankarray_interface6_bank_bus_we) & (builder_soclinux_csr_bankarray_interface6_bank_bus_adr[5:0] == 5'd18));
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi1_baddress0_we = ((builder_soclinux_csr_bankarray_csrbank6_sel & (~builder_soclinux_csr_bankarray_interface6_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface6_bank_bus_adr[5:0] == 5'd18));
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi1_wrdata3_r = builder_soclinux_csr_bankarray_interface6_bank_bus_dat_w[7:0];
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi1_wrdata3_re = ((builder_soclinux_csr_bankarray_csrbank6_sel & builder_soclinux_csr_bankarray_interface6_bank_bus_we) & (builder_soclinux_csr_bankarray_interface6_bank_bus_adr[5:0] == 5'd19));
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi1_wrdata3_we = ((builder_soclinux_csr_bankarray_csrbank6_sel & (~builder_soclinux_csr_bankarray_interface6_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface6_bank_bus_adr[5:0] == 5'd19));
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi1_wrdata2_r = builder_soclinux_csr_bankarray_interface6_bank_bus_dat_w[7:0];
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi1_wrdata2_re = ((builder_soclinux_csr_bankarray_csrbank6_sel & builder_soclinux_csr_bankarray_interface6_bank_bus_we) & (builder_soclinux_csr_bankarray_interface6_bank_bus_adr[5:0] == 5'd20));
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi1_wrdata2_we = ((builder_soclinux_csr_bankarray_csrbank6_sel & (~builder_soclinux_csr_bankarray_interface6_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface6_bank_bus_adr[5:0] == 5'd20));
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi1_wrdata1_r = builder_soclinux_csr_bankarray_interface6_bank_bus_dat_w[7:0];
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi1_wrdata1_re = ((builder_soclinux_csr_bankarray_csrbank6_sel & builder_soclinux_csr_bankarray_interface6_bank_bus_we) & (builder_soclinux_csr_bankarray_interface6_bank_bus_adr[5:0] == 5'd21));
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi1_wrdata1_we = ((builder_soclinux_csr_bankarray_csrbank6_sel & (~builder_soclinux_csr_bankarray_interface6_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface6_bank_bus_adr[5:0] == 5'd21));
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi1_wrdata0_r = builder_soclinux_csr_bankarray_interface6_bank_bus_dat_w[7:0];
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi1_wrdata0_re = ((builder_soclinux_csr_bankarray_csrbank6_sel & builder_soclinux_csr_bankarray_interface6_bank_bus_we) & (builder_soclinux_csr_bankarray_interface6_bank_bus_adr[5:0] == 5'd22));
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi1_wrdata0_we = ((builder_soclinux_csr_bankarray_csrbank6_sel & (~builder_soclinux_csr_bankarray_interface6_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface6_bank_bus_adr[5:0] == 5'd22));
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi1_rddata3_r = builder_soclinux_csr_bankarray_interface6_bank_bus_dat_w[7:0];
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi1_rddata3_re = ((builder_soclinux_csr_bankarray_csrbank6_sel & builder_soclinux_csr_bankarray_interface6_bank_bus_we) & (builder_soclinux_csr_bankarray_interface6_bank_bus_adr[5:0] == 5'd23));
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi1_rddata3_we = ((builder_soclinux_csr_bankarray_csrbank6_sel & (~builder_soclinux_csr_bankarray_interface6_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface6_bank_bus_adr[5:0] == 5'd23));
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi1_rddata2_r = builder_soclinux_csr_bankarray_interface6_bank_bus_dat_w[7:0];
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi1_rddata2_re = ((builder_soclinux_csr_bankarray_csrbank6_sel & builder_soclinux_csr_bankarray_interface6_bank_bus_we) & (builder_soclinux_csr_bankarray_interface6_bank_bus_adr[5:0] == 5'd24));
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi1_rddata2_we = ((builder_soclinux_csr_bankarray_csrbank6_sel & (~builder_soclinux_csr_bankarray_interface6_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface6_bank_bus_adr[5:0] == 5'd24));
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi1_rddata1_r = builder_soclinux_csr_bankarray_interface6_bank_bus_dat_w[7:0];
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi1_rddata1_re = ((builder_soclinux_csr_bankarray_csrbank6_sel & builder_soclinux_csr_bankarray_interface6_bank_bus_we) & (builder_soclinux_csr_bankarray_interface6_bank_bus_adr[5:0] == 5'd25));
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi1_rddata1_we = ((builder_soclinux_csr_bankarray_csrbank6_sel & (~builder_soclinux_csr_bankarray_interface6_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface6_bank_bus_adr[5:0] == 5'd25));
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi1_rddata0_r = builder_soclinux_csr_bankarray_interface6_bank_bus_dat_w[7:0];
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi1_rddata0_re = ((builder_soclinux_csr_bankarray_csrbank6_sel & builder_soclinux_csr_bankarray_interface6_bank_bus_we) & (builder_soclinux_csr_bankarray_interface6_bank_bus_adr[5:0] == 5'd26));
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi1_rddata0_we = ((builder_soclinux_csr_bankarray_csrbank6_sel & (~builder_soclinux_csr_bankarray_interface6_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface6_bank_bus_adr[5:0] == 5'd26));
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi2_command0_r = builder_soclinux_csr_bankarray_interface6_bank_bus_dat_w[5:0];
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi2_command0_re = ((builder_soclinux_csr_bankarray_csrbank6_sel & builder_soclinux_csr_bankarray_interface6_bank_bus_we) & (builder_soclinux_csr_bankarray_interface6_bank_bus_adr[5:0] == 5'd27));
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi2_command0_we = ((builder_soclinux_csr_bankarray_csrbank6_sel & (~builder_soclinux_csr_bankarray_interface6_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface6_bank_bus_adr[5:0] == 5'd27));
  assign main_soclinux_sdram_phaseinjector2_command_issue_r = builder_soclinux_csr_bankarray_interface6_bank_bus_dat_w[0];
  assign main_soclinux_sdram_phaseinjector2_command_issue_re = ((builder_soclinux_csr_bankarray_csrbank6_sel & builder_soclinux_csr_bankarray_interface6_bank_bus_we) & (builder_soclinux_csr_bankarray_interface6_bank_bus_adr[5:0] == 5'd28));
  assign main_soclinux_sdram_phaseinjector2_command_issue_we = ((builder_soclinux_csr_bankarray_csrbank6_sel & (~builder_soclinux_csr_bankarray_interface6_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface6_bank_bus_adr[5:0] == 5'd28));
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi2_address1_r = builder_soclinux_csr_bankarray_interface6_bank_bus_dat_w[6:0];
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi2_address1_re = ((builder_soclinux_csr_bankarray_csrbank6_sel & builder_soclinux_csr_bankarray_interface6_bank_bus_we) & (builder_soclinux_csr_bankarray_interface6_bank_bus_adr[5:0] == 5'd29));
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi2_address1_we = ((builder_soclinux_csr_bankarray_csrbank6_sel & (~builder_soclinux_csr_bankarray_interface6_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface6_bank_bus_adr[5:0] == 5'd29));
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi2_address0_r = builder_soclinux_csr_bankarray_interface6_bank_bus_dat_w[7:0];
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi2_address0_re = ((builder_soclinux_csr_bankarray_csrbank6_sel & builder_soclinux_csr_bankarray_interface6_bank_bus_we) & (builder_soclinux_csr_bankarray_interface6_bank_bus_adr[5:0] == 5'd30));
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi2_address0_we = ((builder_soclinux_csr_bankarray_csrbank6_sel & (~builder_soclinux_csr_bankarray_interface6_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface6_bank_bus_adr[5:0] == 5'd30));
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi2_baddress0_r = builder_soclinux_csr_bankarray_interface6_bank_bus_dat_w[2:0];
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi2_baddress0_re = ((builder_soclinux_csr_bankarray_csrbank6_sel & builder_soclinux_csr_bankarray_interface6_bank_bus_we) & (builder_soclinux_csr_bankarray_interface6_bank_bus_adr[5:0] == 5'd31));
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi2_baddress0_we = ((builder_soclinux_csr_bankarray_csrbank6_sel & (~builder_soclinux_csr_bankarray_interface6_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface6_bank_bus_adr[5:0] == 5'd31));
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi2_wrdata3_r = builder_soclinux_csr_bankarray_interface6_bank_bus_dat_w[7:0];
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi2_wrdata3_re = ((builder_soclinux_csr_bankarray_csrbank6_sel & builder_soclinux_csr_bankarray_interface6_bank_bus_we) & (builder_soclinux_csr_bankarray_interface6_bank_bus_adr[5:0] == 6'd32));
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi2_wrdata3_we = ((builder_soclinux_csr_bankarray_csrbank6_sel & (~builder_soclinux_csr_bankarray_interface6_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface6_bank_bus_adr[5:0] == 6'd32));
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi2_wrdata2_r = builder_soclinux_csr_bankarray_interface6_bank_bus_dat_w[7:0];
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi2_wrdata2_re = ((builder_soclinux_csr_bankarray_csrbank6_sel & builder_soclinux_csr_bankarray_interface6_bank_bus_we) & (builder_soclinux_csr_bankarray_interface6_bank_bus_adr[5:0] == 6'd33));
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi2_wrdata2_we = ((builder_soclinux_csr_bankarray_csrbank6_sel & (~builder_soclinux_csr_bankarray_interface6_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface6_bank_bus_adr[5:0] == 6'd33));
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi2_wrdata1_r = builder_soclinux_csr_bankarray_interface6_bank_bus_dat_w[7:0];
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi2_wrdata1_re = ((builder_soclinux_csr_bankarray_csrbank6_sel & builder_soclinux_csr_bankarray_interface6_bank_bus_we) & (builder_soclinux_csr_bankarray_interface6_bank_bus_adr[5:0] == 6'd34));
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi2_wrdata1_we = ((builder_soclinux_csr_bankarray_csrbank6_sel & (~builder_soclinux_csr_bankarray_interface6_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface6_bank_bus_adr[5:0] == 6'd34));
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi2_wrdata0_r = builder_soclinux_csr_bankarray_interface6_bank_bus_dat_w[7:0];
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi2_wrdata0_re = ((builder_soclinux_csr_bankarray_csrbank6_sel & builder_soclinux_csr_bankarray_interface6_bank_bus_we) & (builder_soclinux_csr_bankarray_interface6_bank_bus_adr[5:0] == 6'd35));
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi2_wrdata0_we = ((builder_soclinux_csr_bankarray_csrbank6_sel & (~builder_soclinux_csr_bankarray_interface6_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface6_bank_bus_adr[5:0] == 6'd35));
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi2_rddata3_r = builder_soclinux_csr_bankarray_interface6_bank_bus_dat_w[7:0];
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi2_rddata3_re = ((builder_soclinux_csr_bankarray_csrbank6_sel & builder_soclinux_csr_bankarray_interface6_bank_bus_we) & (builder_soclinux_csr_bankarray_interface6_bank_bus_adr[5:0] == 6'd36));
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi2_rddata3_we = ((builder_soclinux_csr_bankarray_csrbank6_sel & (~builder_soclinux_csr_bankarray_interface6_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface6_bank_bus_adr[5:0] == 6'd36));
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi2_rddata2_r = builder_soclinux_csr_bankarray_interface6_bank_bus_dat_w[7:0];
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi2_rddata2_re = ((builder_soclinux_csr_bankarray_csrbank6_sel & builder_soclinux_csr_bankarray_interface6_bank_bus_we) & (builder_soclinux_csr_bankarray_interface6_bank_bus_adr[5:0] == 6'd37));
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi2_rddata2_we = ((builder_soclinux_csr_bankarray_csrbank6_sel & (~builder_soclinux_csr_bankarray_interface6_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface6_bank_bus_adr[5:0] == 6'd37));
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi2_rddata1_r = builder_soclinux_csr_bankarray_interface6_bank_bus_dat_w[7:0];
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi2_rddata1_re = ((builder_soclinux_csr_bankarray_csrbank6_sel & builder_soclinux_csr_bankarray_interface6_bank_bus_we) & (builder_soclinux_csr_bankarray_interface6_bank_bus_adr[5:0] == 6'd38));
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi2_rddata1_we = ((builder_soclinux_csr_bankarray_csrbank6_sel & (~builder_soclinux_csr_bankarray_interface6_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface6_bank_bus_adr[5:0] == 6'd38));
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi2_rddata0_r = builder_soclinux_csr_bankarray_interface6_bank_bus_dat_w[7:0];
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi2_rddata0_re = ((builder_soclinux_csr_bankarray_csrbank6_sel & builder_soclinux_csr_bankarray_interface6_bank_bus_we) & (builder_soclinux_csr_bankarray_interface6_bank_bus_adr[5:0] == 6'd39));
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi2_rddata0_we = ((builder_soclinux_csr_bankarray_csrbank6_sel & (~builder_soclinux_csr_bankarray_interface6_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface6_bank_bus_adr[5:0] == 6'd39));
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi3_command0_r = builder_soclinux_csr_bankarray_interface6_bank_bus_dat_w[5:0];
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi3_command0_re = ((builder_soclinux_csr_bankarray_csrbank6_sel & builder_soclinux_csr_bankarray_interface6_bank_bus_we) & (builder_soclinux_csr_bankarray_interface6_bank_bus_adr[5:0] == 6'd40));
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi3_command0_we = ((builder_soclinux_csr_bankarray_csrbank6_sel & (~builder_soclinux_csr_bankarray_interface6_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface6_bank_bus_adr[5:0] == 6'd40));
  assign main_soclinux_sdram_phaseinjector3_command_issue_r = builder_soclinux_csr_bankarray_interface6_bank_bus_dat_w[0];
  assign main_soclinux_sdram_phaseinjector3_command_issue_re = ((builder_soclinux_csr_bankarray_csrbank6_sel & builder_soclinux_csr_bankarray_interface6_bank_bus_we) & (builder_soclinux_csr_bankarray_interface6_bank_bus_adr[5:0] == 6'd41));
  assign main_soclinux_sdram_phaseinjector3_command_issue_we = ((builder_soclinux_csr_bankarray_csrbank6_sel & (~builder_soclinux_csr_bankarray_interface6_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface6_bank_bus_adr[5:0] == 6'd41));
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi3_address1_r = builder_soclinux_csr_bankarray_interface6_bank_bus_dat_w[6:0];
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi3_address1_re = ((builder_soclinux_csr_bankarray_csrbank6_sel & builder_soclinux_csr_bankarray_interface6_bank_bus_we) & (builder_soclinux_csr_bankarray_interface6_bank_bus_adr[5:0] == 6'd42));
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi3_address1_we = ((builder_soclinux_csr_bankarray_csrbank6_sel & (~builder_soclinux_csr_bankarray_interface6_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface6_bank_bus_adr[5:0] == 6'd42));
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi3_address0_r = builder_soclinux_csr_bankarray_interface6_bank_bus_dat_w[7:0];
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi3_address0_re = ((builder_soclinux_csr_bankarray_csrbank6_sel & builder_soclinux_csr_bankarray_interface6_bank_bus_we) & (builder_soclinux_csr_bankarray_interface6_bank_bus_adr[5:0] == 6'd43));
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi3_address0_we = ((builder_soclinux_csr_bankarray_csrbank6_sel & (~builder_soclinux_csr_bankarray_interface6_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface6_bank_bus_adr[5:0] == 6'd43));
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi3_baddress0_r = builder_soclinux_csr_bankarray_interface6_bank_bus_dat_w[2:0];
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi3_baddress0_re = ((builder_soclinux_csr_bankarray_csrbank6_sel & builder_soclinux_csr_bankarray_interface6_bank_bus_we) & (builder_soclinux_csr_bankarray_interface6_bank_bus_adr[5:0] == 6'd44));
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi3_baddress0_we = ((builder_soclinux_csr_bankarray_csrbank6_sel & (~builder_soclinux_csr_bankarray_interface6_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface6_bank_bus_adr[5:0] == 6'd44));
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi3_wrdata3_r = builder_soclinux_csr_bankarray_interface6_bank_bus_dat_w[7:0];
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi3_wrdata3_re = ((builder_soclinux_csr_bankarray_csrbank6_sel & builder_soclinux_csr_bankarray_interface6_bank_bus_we) & (builder_soclinux_csr_bankarray_interface6_bank_bus_adr[5:0] == 6'd45));
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi3_wrdata3_we = ((builder_soclinux_csr_bankarray_csrbank6_sel & (~builder_soclinux_csr_bankarray_interface6_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface6_bank_bus_adr[5:0] == 6'd45));
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi3_wrdata2_r = builder_soclinux_csr_bankarray_interface6_bank_bus_dat_w[7:0];
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi3_wrdata2_re = ((builder_soclinux_csr_bankarray_csrbank6_sel & builder_soclinux_csr_bankarray_interface6_bank_bus_we) & (builder_soclinux_csr_bankarray_interface6_bank_bus_adr[5:0] == 6'd46));
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi3_wrdata2_we = ((builder_soclinux_csr_bankarray_csrbank6_sel & (~builder_soclinux_csr_bankarray_interface6_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface6_bank_bus_adr[5:0] == 6'd46));
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi3_wrdata1_r = builder_soclinux_csr_bankarray_interface6_bank_bus_dat_w[7:0];
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi3_wrdata1_re = ((builder_soclinux_csr_bankarray_csrbank6_sel & builder_soclinux_csr_bankarray_interface6_bank_bus_we) & (builder_soclinux_csr_bankarray_interface6_bank_bus_adr[5:0] == 6'd47));
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi3_wrdata1_we = ((builder_soclinux_csr_bankarray_csrbank6_sel & (~builder_soclinux_csr_bankarray_interface6_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface6_bank_bus_adr[5:0] == 6'd47));
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi3_wrdata0_r = builder_soclinux_csr_bankarray_interface6_bank_bus_dat_w[7:0];
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi3_wrdata0_re = ((builder_soclinux_csr_bankarray_csrbank6_sel & builder_soclinux_csr_bankarray_interface6_bank_bus_we) & (builder_soclinux_csr_bankarray_interface6_bank_bus_adr[5:0] == 6'd48));
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi3_wrdata0_we = ((builder_soclinux_csr_bankarray_csrbank6_sel & (~builder_soclinux_csr_bankarray_interface6_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface6_bank_bus_adr[5:0] == 6'd48));
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi3_rddata3_r = builder_soclinux_csr_bankarray_interface6_bank_bus_dat_w[7:0];
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi3_rddata3_re = ((builder_soclinux_csr_bankarray_csrbank6_sel & builder_soclinux_csr_bankarray_interface6_bank_bus_we) & (builder_soclinux_csr_bankarray_interface6_bank_bus_adr[5:0] == 6'd49));
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi3_rddata3_we = ((builder_soclinux_csr_bankarray_csrbank6_sel & (~builder_soclinux_csr_bankarray_interface6_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface6_bank_bus_adr[5:0] == 6'd49));
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi3_rddata2_r = builder_soclinux_csr_bankarray_interface6_bank_bus_dat_w[7:0];
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi3_rddata2_re = ((builder_soclinux_csr_bankarray_csrbank6_sel & builder_soclinux_csr_bankarray_interface6_bank_bus_we) & (builder_soclinux_csr_bankarray_interface6_bank_bus_adr[5:0] == 6'd50));
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi3_rddata2_we = ((builder_soclinux_csr_bankarray_csrbank6_sel & (~builder_soclinux_csr_bankarray_interface6_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface6_bank_bus_adr[5:0] == 6'd50));
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi3_rddata1_r = builder_soclinux_csr_bankarray_interface6_bank_bus_dat_w[7:0];
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi3_rddata1_re = ((builder_soclinux_csr_bankarray_csrbank6_sel & builder_soclinux_csr_bankarray_interface6_bank_bus_we) & (builder_soclinux_csr_bankarray_interface6_bank_bus_adr[5:0] == 6'd51));
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi3_rddata1_we = ((builder_soclinux_csr_bankarray_csrbank6_sel & (~builder_soclinux_csr_bankarray_interface6_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface6_bank_bus_adr[5:0] == 6'd51));
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi3_rddata0_r = builder_soclinux_csr_bankarray_interface6_bank_bus_dat_w[7:0];
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi3_rddata0_re = ((builder_soclinux_csr_bankarray_csrbank6_sel & builder_soclinux_csr_bankarray_interface6_bank_bus_we) & (builder_soclinux_csr_bankarray_interface6_bank_bus_adr[5:0] == 6'd52));
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi3_rddata0_we = ((builder_soclinux_csr_bankarray_csrbank6_sel & (~builder_soclinux_csr_bankarray_interface6_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface6_bank_bus_adr[5:0] == 6'd52));
  assign main_soclinux_sdram_sel = main_soclinux_sdram_storage[0];
  assign main_soclinux_sdram_cke = main_soclinux_sdram_storage[1];
  assign main_soclinux_sdram_odt = main_soclinux_sdram_storage[2];
  assign main_soclinux_sdram_reset_n = main_soclinux_sdram_storage[3];
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_control0_w = main_soclinux_sdram_storage[3:0];
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi0_command0_w = main_soclinux_sdram_phaseinjector0_command_storage[5:0];
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi0_address1_w = main_soclinux_sdram_phaseinjector0_address_storage[14:8];
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi0_address0_w = main_soclinux_sdram_phaseinjector0_address_storage[7:0];
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi0_baddress0_w = main_soclinux_sdram_phaseinjector0_baddress_storage[2:0];
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi0_wrdata3_w = main_soclinux_sdram_phaseinjector0_wrdata_storage[31:24];
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi0_wrdata2_w = main_soclinux_sdram_phaseinjector0_wrdata_storage[23:16];
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi0_wrdata1_w = main_soclinux_sdram_phaseinjector0_wrdata_storage[15:8];
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi0_wrdata0_w = main_soclinux_sdram_phaseinjector0_wrdata_storage[7:0];
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi0_rddata3_w = main_soclinux_sdram_phaseinjector0_rddata_status[31:24];
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi0_rddata2_w = main_soclinux_sdram_phaseinjector0_rddata_status[23:16];
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi0_rddata1_w = main_soclinux_sdram_phaseinjector0_rddata_status[15:8];
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi0_rddata0_w = main_soclinux_sdram_phaseinjector0_rddata_status[7:0];
  assign main_soclinux_sdram_phaseinjector0_rddata_we = builder_soclinux_csr_bankarray_csrbank6_dfii_pi0_rddata0_we;
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi1_command0_w = main_soclinux_sdram_phaseinjector1_command_storage[5:0];
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi1_address1_w = main_soclinux_sdram_phaseinjector1_address_storage[14:8];
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi1_address0_w = main_soclinux_sdram_phaseinjector1_address_storage[7:0];
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi1_baddress0_w = main_soclinux_sdram_phaseinjector1_baddress_storage[2:0];
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi1_wrdata3_w = main_soclinux_sdram_phaseinjector1_wrdata_storage[31:24];
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi1_wrdata2_w = main_soclinux_sdram_phaseinjector1_wrdata_storage[23:16];
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi1_wrdata1_w = main_soclinux_sdram_phaseinjector1_wrdata_storage[15:8];
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi1_wrdata0_w = main_soclinux_sdram_phaseinjector1_wrdata_storage[7:0];
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi1_rddata3_w = main_soclinux_sdram_phaseinjector1_rddata_status[31:24];
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi1_rddata2_w = main_soclinux_sdram_phaseinjector1_rddata_status[23:16];
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi1_rddata1_w = main_soclinux_sdram_phaseinjector1_rddata_status[15:8];
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi1_rddata0_w = main_soclinux_sdram_phaseinjector1_rddata_status[7:0];
  assign main_soclinux_sdram_phaseinjector1_rddata_we = builder_soclinux_csr_bankarray_csrbank6_dfii_pi1_rddata0_we;
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi2_command0_w = main_soclinux_sdram_phaseinjector2_command_storage[5:0];
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi2_address1_w = main_soclinux_sdram_phaseinjector2_address_storage[14:8];
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi2_address0_w = main_soclinux_sdram_phaseinjector2_address_storage[7:0];
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi2_baddress0_w = main_soclinux_sdram_phaseinjector2_baddress_storage[2:0];
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi2_wrdata3_w = main_soclinux_sdram_phaseinjector2_wrdata_storage[31:24];
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi2_wrdata2_w = main_soclinux_sdram_phaseinjector2_wrdata_storage[23:16];
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi2_wrdata1_w = main_soclinux_sdram_phaseinjector2_wrdata_storage[15:8];
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi2_wrdata0_w = main_soclinux_sdram_phaseinjector2_wrdata_storage[7:0];
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi2_rddata3_w = main_soclinux_sdram_phaseinjector2_rddata_status[31:24];
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi2_rddata2_w = main_soclinux_sdram_phaseinjector2_rddata_status[23:16];
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi2_rddata1_w = main_soclinux_sdram_phaseinjector2_rddata_status[15:8];
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi2_rddata0_w = main_soclinux_sdram_phaseinjector2_rddata_status[7:0];
  assign main_soclinux_sdram_phaseinjector2_rddata_we = builder_soclinux_csr_bankarray_csrbank6_dfii_pi2_rddata0_we;
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi3_command0_w = main_soclinux_sdram_phaseinjector3_command_storage[5:0];
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi3_address1_w = main_soclinux_sdram_phaseinjector3_address_storage[14:8];
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi3_address0_w = main_soclinux_sdram_phaseinjector3_address_storage[7:0];
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi3_baddress0_w = main_soclinux_sdram_phaseinjector3_baddress_storage[2:0];
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi3_wrdata3_w = main_soclinux_sdram_phaseinjector3_wrdata_storage[31:24];
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi3_wrdata2_w = main_soclinux_sdram_phaseinjector3_wrdata_storage[23:16];
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi3_wrdata1_w = main_soclinux_sdram_phaseinjector3_wrdata_storage[15:8];
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi3_wrdata0_w = main_soclinux_sdram_phaseinjector3_wrdata_storage[7:0];
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi3_rddata3_w = main_soclinux_sdram_phaseinjector3_rddata_status[31:24];
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi3_rddata2_w = main_soclinux_sdram_phaseinjector3_rddata_status[23:16];
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi3_rddata1_w = main_soclinux_sdram_phaseinjector3_rddata_status[15:8];
  assign builder_soclinux_csr_bankarray_csrbank6_dfii_pi3_rddata0_w = main_soclinux_sdram_phaseinjector3_rddata_status[7:0];
  assign main_soclinux_sdram_phaseinjector3_rddata_we = builder_soclinux_csr_bankarray_csrbank6_dfii_pi3_rddata0_we;
  assign builder_soclinux_csr_bankarray_csrbank7_sel = (builder_soclinux_csr_bankarray_interface7_bank_bus_adr[13:9] == 2'd3);
  assign builder_soclinux_csr_bankarray_csrbank7_load3_r = builder_soclinux_csr_bankarray_interface7_bank_bus_dat_w[7:0];
  assign builder_soclinux_csr_bankarray_csrbank7_load3_re = ((builder_soclinux_csr_bankarray_csrbank7_sel & builder_soclinux_csr_bankarray_interface7_bank_bus_we) & (builder_soclinux_csr_bankarray_interface7_bank_bus_adr[4:0] == 1'd0));
  assign builder_soclinux_csr_bankarray_csrbank7_load3_we = ((builder_soclinux_csr_bankarray_csrbank7_sel & (~builder_soclinux_csr_bankarray_interface7_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface7_bank_bus_adr[4:0] == 1'd0));
  assign builder_soclinux_csr_bankarray_csrbank7_load2_r = builder_soclinux_csr_bankarray_interface7_bank_bus_dat_w[7:0];
  assign builder_soclinux_csr_bankarray_csrbank7_load2_re = ((builder_soclinux_csr_bankarray_csrbank7_sel & builder_soclinux_csr_bankarray_interface7_bank_bus_we) & (builder_soclinux_csr_bankarray_interface7_bank_bus_adr[4:0] == 1'd1));
  assign builder_soclinux_csr_bankarray_csrbank7_load2_we = ((builder_soclinux_csr_bankarray_csrbank7_sel & (~builder_soclinux_csr_bankarray_interface7_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface7_bank_bus_adr[4:0] == 1'd1));
  assign builder_soclinux_csr_bankarray_csrbank7_load1_r = builder_soclinux_csr_bankarray_interface7_bank_bus_dat_w[7:0];
  assign builder_soclinux_csr_bankarray_csrbank7_load1_re = ((builder_soclinux_csr_bankarray_csrbank7_sel & builder_soclinux_csr_bankarray_interface7_bank_bus_we) & (builder_soclinux_csr_bankarray_interface7_bank_bus_adr[4:0] == 2'd2));
  assign builder_soclinux_csr_bankarray_csrbank7_load1_we = ((builder_soclinux_csr_bankarray_csrbank7_sel & (~builder_soclinux_csr_bankarray_interface7_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface7_bank_bus_adr[4:0] == 2'd2));
  assign builder_soclinux_csr_bankarray_csrbank7_load0_r = builder_soclinux_csr_bankarray_interface7_bank_bus_dat_w[7:0];
  assign builder_soclinux_csr_bankarray_csrbank7_load0_re = ((builder_soclinux_csr_bankarray_csrbank7_sel & builder_soclinux_csr_bankarray_interface7_bank_bus_we) & (builder_soclinux_csr_bankarray_interface7_bank_bus_adr[4:0] == 2'd3));
  assign builder_soclinux_csr_bankarray_csrbank7_load0_we = ((builder_soclinux_csr_bankarray_csrbank7_sel & (~builder_soclinux_csr_bankarray_interface7_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface7_bank_bus_adr[4:0] == 2'd3));
  assign builder_soclinux_csr_bankarray_csrbank7_reload3_r = builder_soclinux_csr_bankarray_interface7_bank_bus_dat_w[7:0];
  assign builder_soclinux_csr_bankarray_csrbank7_reload3_re = ((builder_soclinux_csr_bankarray_csrbank7_sel & builder_soclinux_csr_bankarray_interface7_bank_bus_we) & (builder_soclinux_csr_bankarray_interface7_bank_bus_adr[4:0] == 3'd4));
  assign builder_soclinux_csr_bankarray_csrbank7_reload3_we = ((builder_soclinux_csr_bankarray_csrbank7_sel & (~builder_soclinux_csr_bankarray_interface7_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface7_bank_bus_adr[4:0] == 3'd4));
  assign builder_soclinux_csr_bankarray_csrbank7_reload2_r = builder_soclinux_csr_bankarray_interface7_bank_bus_dat_w[7:0];
  assign builder_soclinux_csr_bankarray_csrbank7_reload2_re = ((builder_soclinux_csr_bankarray_csrbank7_sel & builder_soclinux_csr_bankarray_interface7_bank_bus_we) & (builder_soclinux_csr_bankarray_interface7_bank_bus_adr[4:0] == 3'd5));
  assign builder_soclinux_csr_bankarray_csrbank7_reload2_we = ((builder_soclinux_csr_bankarray_csrbank7_sel & (~builder_soclinux_csr_bankarray_interface7_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface7_bank_bus_adr[4:0] == 3'd5));
  assign builder_soclinux_csr_bankarray_csrbank7_reload1_r = builder_soclinux_csr_bankarray_interface7_bank_bus_dat_w[7:0];
  assign builder_soclinux_csr_bankarray_csrbank7_reload1_re = ((builder_soclinux_csr_bankarray_csrbank7_sel & builder_soclinux_csr_bankarray_interface7_bank_bus_we) & (builder_soclinux_csr_bankarray_interface7_bank_bus_adr[4:0] == 3'd6));
  assign builder_soclinux_csr_bankarray_csrbank7_reload1_we = ((builder_soclinux_csr_bankarray_csrbank7_sel & (~builder_soclinux_csr_bankarray_interface7_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface7_bank_bus_adr[4:0] == 3'd6));
  assign builder_soclinux_csr_bankarray_csrbank7_reload0_r = builder_soclinux_csr_bankarray_interface7_bank_bus_dat_w[7:0];
  assign builder_soclinux_csr_bankarray_csrbank7_reload0_re = ((builder_soclinux_csr_bankarray_csrbank7_sel & builder_soclinux_csr_bankarray_interface7_bank_bus_we) & (builder_soclinux_csr_bankarray_interface7_bank_bus_adr[4:0] == 3'd7));
  assign builder_soclinux_csr_bankarray_csrbank7_reload0_we = ((builder_soclinux_csr_bankarray_csrbank7_sel & (~builder_soclinux_csr_bankarray_interface7_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface7_bank_bus_adr[4:0] == 3'd7));
  assign builder_soclinux_csr_bankarray_csrbank7_en0_r = builder_soclinux_csr_bankarray_interface7_bank_bus_dat_w[0];
  assign builder_soclinux_csr_bankarray_csrbank7_en0_re = ((builder_soclinux_csr_bankarray_csrbank7_sel & builder_soclinux_csr_bankarray_interface7_bank_bus_we) & (builder_soclinux_csr_bankarray_interface7_bank_bus_adr[4:0] == 4'd8));
  assign builder_soclinux_csr_bankarray_csrbank7_en0_we = ((builder_soclinux_csr_bankarray_csrbank7_sel & (~builder_soclinux_csr_bankarray_interface7_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface7_bank_bus_adr[4:0] == 4'd8));
  assign builder_soclinux_csr_bankarray_csrbank7_update_value0_r = builder_soclinux_csr_bankarray_interface7_bank_bus_dat_w[0];
  assign builder_soclinux_csr_bankarray_csrbank7_update_value0_re = ((builder_soclinux_csr_bankarray_csrbank7_sel & builder_soclinux_csr_bankarray_interface7_bank_bus_we) & (builder_soclinux_csr_bankarray_interface7_bank_bus_adr[4:0] == 4'd9));
  assign builder_soclinux_csr_bankarray_csrbank7_update_value0_we = ((builder_soclinux_csr_bankarray_csrbank7_sel & (~builder_soclinux_csr_bankarray_interface7_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface7_bank_bus_adr[4:0] == 4'd9));
  assign builder_soclinux_csr_bankarray_csrbank7_value3_r = builder_soclinux_csr_bankarray_interface7_bank_bus_dat_w[7:0];
  assign builder_soclinux_csr_bankarray_csrbank7_value3_re = ((builder_soclinux_csr_bankarray_csrbank7_sel & builder_soclinux_csr_bankarray_interface7_bank_bus_we) & (builder_soclinux_csr_bankarray_interface7_bank_bus_adr[4:0] == 4'd10));
  assign builder_soclinux_csr_bankarray_csrbank7_value3_we = ((builder_soclinux_csr_bankarray_csrbank7_sel & (~builder_soclinux_csr_bankarray_interface7_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface7_bank_bus_adr[4:0] == 4'd10));
  assign builder_soclinux_csr_bankarray_csrbank7_value2_r = builder_soclinux_csr_bankarray_interface7_bank_bus_dat_w[7:0];
  assign builder_soclinux_csr_bankarray_csrbank7_value2_re = ((builder_soclinux_csr_bankarray_csrbank7_sel & builder_soclinux_csr_bankarray_interface7_bank_bus_we) & (builder_soclinux_csr_bankarray_interface7_bank_bus_adr[4:0] == 4'd11));
  assign builder_soclinux_csr_bankarray_csrbank7_value2_we = ((builder_soclinux_csr_bankarray_csrbank7_sel & (~builder_soclinux_csr_bankarray_interface7_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface7_bank_bus_adr[4:0] == 4'd11));
  assign builder_soclinux_csr_bankarray_csrbank7_value1_r = builder_soclinux_csr_bankarray_interface7_bank_bus_dat_w[7:0];
  assign builder_soclinux_csr_bankarray_csrbank7_value1_re = ((builder_soclinux_csr_bankarray_csrbank7_sel & builder_soclinux_csr_bankarray_interface7_bank_bus_we) & (builder_soclinux_csr_bankarray_interface7_bank_bus_adr[4:0] == 4'd12));
  assign builder_soclinux_csr_bankarray_csrbank7_value1_we = ((builder_soclinux_csr_bankarray_csrbank7_sel & (~builder_soclinux_csr_bankarray_interface7_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface7_bank_bus_adr[4:0] == 4'd12));
  assign builder_soclinux_csr_bankarray_csrbank7_value0_r = builder_soclinux_csr_bankarray_interface7_bank_bus_dat_w[7:0];
  assign builder_soclinux_csr_bankarray_csrbank7_value0_re = ((builder_soclinux_csr_bankarray_csrbank7_sel & builder_soclinux_csr_bankarray_interface7_bank_bus_we) & (builder_soclinux_csr_bankarray_interface7_bank_bus_adr[4:0] == 4'd13));
  assign builder_soclinux_csr_bankarray_csrbank7_value0_we = ((builder_soclinux_csr_bankarray_csrbank7_sel & (~builder_soclinux_csr_bankarray_interface7_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface7_bank_bus_adr[4:0] == 4'd13));
  assign builder_soclinux_csr_bankarray_csrbank7_ev_status_r = builder_soclinux_csr_bankarray_interface7_bank_bus_dat_w[0];
  assign builder_soclinux_csr_bankarray_csrbank7_ev_status_re = ((builder_soclinux_csr_bankarray_csrbank7_sel & builder_soclinux_csr_bankarray_interface7_bank_bus_we) & (builder_soclinux_csr_bankarray_interface7_bank_bus_adr[4:0] == 4'd14));
  assign builder_soclinux_csr_bankarray_csrbank7_ev_status_we = ((builder_soclinux_csr_bankarray_csrbank7_sel & (~builder_soclinux_csr_bankarray_interface7_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface7_bank_bus_adr[4:0] == 4'd14));
  assign builder_soclinux_csr_bankarray_csrbank7_ev_pending_r = builder_soclinux_csr_bankarray_interface7_bank_bus_dat_w[0];
  assign builder_soclinux_csr_bankarray_csrbank7_ev_pending_re = ((builder_soclinux_csr_bankarray_csrbank7_sel & builder_soclinux_csr_bankarray_interface7_bank_bus_we) & (builder_soclinux_csr_bankarray_interface7_bank_bus_adr[4:0] == 4'd15));
  assign builder_soclinux_csr_bankarray_csrbank7_ev_pending_we = ((builder_soclinux_csr_bankarray_csrbank7_sel & (~builder_soclinux_csr_bankarray_interface7_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface7_bank_bus_adr[4:0] == 4'd15));
  assign builder_soclinux_csr_bankarray_csrbank7_ev_enable0_r = builder_soclinux_csr_bankarray_interface7_bank_bus_dat_w[0];
  assign builder_soclinux_csr_bankarray_csrbank7_ev_enable0_re = ((builder_soclinux_csr_bankarray_csrbank7_sel & builder_soclinux_csr_bankarray_interface7_bank_bus_we) & (builder_soclinux_csr_bankarray_interface7_bank_bus_adr[4:0] == 5'd16));
  assign builder_soclinux_csr_bankarray_csrbank7_ev_enable0_we = ((builder_soclinux_csr_bankarray_csrbank7_sel & (~builder_soclinux_csr_bankarray_interface7_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface7_bank_bus_adr[4:0] == 5'd16));
  assign builder_soclinux_csr_bankarray_csrbank7_load3_w = main_soclinux_timer_load_storage[31:24];
  assign builder_soclinux_csr_bankarray_csrbank7_load2_w = main_soclinux_timer_load_storage[23:16];
  assign builder_soclinux_csr_bankarray_csrbank7_load1_w = main_soclinux_timer_load_storage[15:8];
  assign builder_soclinux_csr_bankarray_csrbank7_load0_w = main_soclinux_timer_load_storage[7:0];
  assign builder_soclinux_csr_bankarray_csrbank7_reload3_w = main_soclinux_timer_reload_storage[31:24];
  assign builder_soclinux_csr_bankarray_csrbank7_reload2_w = main_soclinux_timer_reload_storage[23:16];
  assign builder_soclinux_csr_bankarray_csrbank7_reload1_w = main_soclinux_timer_reload_storage[15:8];
  assign builder_soclinux_csr_bankarray_csrbank7_reload0_w = main_soclinux_timer_reload_storage[7:0];
  assign builder_soclinux_csr_bankarray_csrbank7_en0_w = main_soclinux_timer_en_storage;
  assign builder_soclinux_csr_bankarray_csrbank7_update_value0_w = main_soclinux_timer_update_value_storage;
  assign builder_soclinux_csr_bankarray_csrbank7_value3_w = main_soclinux_timer_value_status[31:24];
  assign builder_soclinux_csr_bankarray_csrbank7_value2_w = main_soclinux_timer_value_status[23:16];
  assign builder_soclinux_csr_bankarray_csrbank7_value1_w = main_soclinux_timer_value_status[15:8];
  assign builder_soclinux_csr_bankarray_csrbank7_value0_w = main_soclinux_timer_value_status[7:0];
  assign main_soclinux_timer_value_we = builder_soclinux_csr_bankarray_csrbank7_value0_we;
  assign main_soclinux_timer_status_status = main_soclinux_timer_zero0;
  assign builder_soclinux_csr_bankarray_csrbank7_ev_status_w = main_soclinux_timer_status_status;
  assign main_soclinux_timer_status_we = builder_soclinux_csr_bankarray_csrbank7_ev_status_we;
  assign main_soclinux_timer_pending_status = main_soclinux_timer_zero1;
  assign builder_soclinux_csr_bankarray_csrbank7_ev_pending_w = main_soclinux_timer_pending_status;
  assign main_soclinux_timer_pending_we = builder_soclinux_csr_bankarray_csrbank7_ev_pending_we;
  assign main_soclinux_timer_zero2 = main_soclinux_timer_enable_storage;
  assign builder_soclinux_csr_bankarray_csrbank7_ev_enable0_w = main_soclinux_timer_enable_storage;
  assign builder_soclinux_csr_bankarray_csrbank8_sel = (builder_soclinux_csr_bankarray_interface8_bank_bus_adr[13:9] == 2'd2);
  assign main_soclinux_uart_rxtx_r = builder_soclinux_csr_bankarray_interface8_bank_bus_dat_w[7:0];
  assign main_soclinux_uart_rxtx_re = ((builder_soclinux_csr_bankarray_csrbank8_sel & builder_soclinux_csr_bankarray_interface8_bank_bus_we) & (builder_soclinux_csr_bankarray_interface8_bank_bus_adr[2:0] == 1'd0));
  assign main_soclinux_uart_rxtx_we = ((builder_soclinux_csr_bankarray_csrbank8_sel & (~builder_soclinux_csr_bankarray_interface8_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface8_bank_bus_adr[2:0] == 1'd0));
  assign builder_soclinux_csr_bankarray_csrbank8_txfull_r = builder_soclinux_csr_bankarray_interface8_bank_bus_dat_w[0];
  assign builder_soclinux_csr_bankarray_csrbank8_txfull_re = ((builder_soclinux_csr_bankarray_csrbank8_sel & builder_soclinux_csr_bankarray_interface8_bank_bus_we) & (builder_soclinux_csr_bankarray_interface8_bank_bus_adr[2:0] == 1'd1));
  assign builder_soclinux_csr_bankarray_csrbank8_txfull_we = ((builder_soclinux_csr_bankarray_csrbank8_sel & (~builder_soclinux_csr_bankarray_interface8_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface8_bank_bus_adr[2:0] == 1'd1));
  assign builder_soclinux_csr_bankarray_csrbank8_rxempty_r = builder_soclinux_csr_bankarray_interface8_bank_bus_dat_w[0];
  assign builder_soclinux_csr_bankarray_csrbank8_rxempty_re = ((builder_soclinux_csr_bankarray_csrbank8_sel & builder_soclinux_csr_bankarray_interface8_bank_bus_we) & (builder_soclinux_csr_bankarray_interface8_bank_bus_adr[2:0] == 2'd2));
  assign builder_soclinux_csr_bankarray_csrbank8_rxempty_we = ((builder_soclinux_csr_bankarray_csrbank8_sel & (~builder_soclinux_csr_bankarray_interface8_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface8_bank_bus_adr[2:0] == 2'd2));
  assign builder_soclinux_csr_bankarray_csrbank8_ev_status_r = builder_soclinux_csr_bankarray_interface8_bank_bus_dat_w[1:0];
  assign builder_soclinux_csr_bankarray_csrbank8_ev_status_re = ((builder_soclinux_csr_bankarray_csrbank8_sel & builder_soclinux_csr_bankarray_interface8_bank_bus_we) & (builder_soclinux_csr_bankarray_interface8_bank_bus_adr[2:0] == 2'd3));
  assign builder_soclinux_csr_bankarray_csrbank8_ev_status_we = ((builder_soclinux_csr_bankarray_csrbank8_sel & (~builder_soclinux_csr_bankarray_interface8_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface8_bank_bus_adr[2:0] == 2'd3));
  assign builder_soclinux_csr_bankarray_csrbank8_ev_pending_r = builder_soclinux_csr_bankarray_interface8_bank_bus_dat_w[1:0];
  assign builder_soclinux_csr_bankarray_csrbank8_ev_pending_re = ((builder_soclinux_csr_bankarray_csrbank8_sel & builder_soclinux_csr_bankarray_interface8_bank_bus_we) & (builder_soclinux_csr_bankarray_interface8_bank_bus_adr[2:0] == 3'd4));
  assign builder_soclinux_csr_bankarray_csrbank8_ev_pending_we = ((builder_soclinux_csr_bankarray_csrbank8_sel & (~builder_soclinux_csr_bankarray_interface8_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface8_bank_bus_adr[2:0] == 3'd4));
  assign builder_soclinux_csr_bankarray_csrbank8_ev_enable0_r = builder_soclinux_csr_bankarray_interface8_bank_bus_dat_w[1:0];
  assign builder_soclinux_csr_bankarray_csrbank8_ev_enable0_re = ((builder_soclinux_csr_bankarray_csrbank8_sel & builder_soclinux_csr_bankarray_interface8_bank_bus_we) & (builder_soclinux_csr_bankarray_interface8_bank_bus_adr[2:0] == 3'd5));
  assign builder_soclinux_csr_bankarray_csrbank8_ev_enable0_we = ((builder_soclinux_csr_bankarray_csrbank8_sel & (~builder_soclinux_csr_bankarray_interface8_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface8_bank_bus_adr[2:0] == 3'd5));
  assign builder_soclinux_csr_bankarray_csrbank8_txempty_r = builder_soclinux_csr_bankarray_interface8_bank_bus_dat_w[0];
  assign builder_soclinux_csr_bankarray_csrbank8_txempty_re = ((builder_soclinux_csr_bankarray_csrbank8_sel & builder_soclinux_csr_bankarray_interface8_bank_bus_we) & (builder_soclinux_csr_bankarray_interface8_bank_bus_adr[2:0] == 3'd6));
  assign builder_soclinux_csr_bankarray_csrbank8_txempty_we = ((builder_soclinux_csr_bankarray_csrbank8_sel & (~builder_soclinux_csr_bankarray_interface8_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface8_bank_bus_adr[2:0] == 3'd6));
  assign builder_soclinux_csr_bankarray_csrbank8_rxfull_r = builder_soclinux_csr_bankarray_interface8_bank_bus_dat_w[0];
  assign builder_soclinux_csr_bankarray_csrbank8_rxfull_re = ((builder_soclinux_csr_bankarray_csrbank8_sel & builder_soclinux_csr_bankarray_interface8_bank_bus_we) & (builder_soclinux_csr_bankarray_interface8_bank_bus_adr[2:0] == 3'd7));
  assign builder_soclinux_csr_bankarray_csrbank8_rxfull_we = ((builder_soclinux_csr_bankarray_csrbank8_sel & (~builder_soclinux_csr_bankarray_interface8_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface8_bank_bus_adr[2:0] == 3'd7));
  assign builder_soclinux_csr_bankarray_csrbank8_txfull_w = main_soclinux_uart_txfull_status;
  assign main_soclinux_uart_txfull_we = builder_soclinux_csr_bankarray_csrbank8_txfull_we;
  assign builder_soclinux_csr_bankarray_csrbank8_rxempty_w = main_soclinux_uart_rxempty_status;
  assign main_soclinux_uart_rxempty_we = builder_soclinux_csr_bankarray_csrbank8_rxempty_we;
  always @(*) begin
    main_soclinux_uart_status_status <= 2'd0;
    main_soclinux_uart_status_status[0] <= main_soclinux_uart_tx0;
    main_soclinux_uart_status_status[1] <= main_soclinux_uart_rx0;
  end
  assign builder_soclinux_csr_bankarray_csrbank8_ev_status_w = main_soclinux_uart_status_status[1:0];
  assign main_soclinux_uart_status_we = builder_soclinux_csr_bankarray_csrbank8_ev_status_we;
  always @(*) begin
    main_soclinux_uart_pending_status <= 2'd0;
    main_soclinux_uart_pending_status[0] <= main_soclinux_uart_tx1;
    main_soclinux_uart_pending_status[1] <= main_soclinux_uart_rx1;
  end
  assign builder_soclinux_csr_bankarray_csrbank8_ev_pending_w = main_soclinux_uart_pending_status[1:0];
  assign main_soclinux_uart_pending_we = builder_soclinux_csr_bankarray_csrbank8_ev_pending_we;
  assign main_soclinux_uart_tx2 = main_soclinux_uart_enable_storage[0];
  assign main_soclinux_uart_rx2 = main_soclinux_uart_enable_storage[1];
  assign builder_soclinux_csr_bankarray_csrbank8_ev_enable0_w = main_soclinux_uart_enable_storage[1:0];
  assign builder_soclinux_csr_bankarray_csrbank8_txempty_w = main_soclinux_uart_txempty_status;
  assign main_soclinux_uart_txempty_we = builder_soclinux_csr_bankarray_csrbank8_txempty_we;
  assign builder_soclinux_csr_bankarray_csrbank8_rxfull_w = main_soclinux_uart_rxfull_status;
  assign main_soclinux_uart_rxfull_we = builder_soclinux_csr_bankarray_csrbank8_rxfull_we;
  assign builder_soclinux_csr_bankarray_csrbank9_sel = (builder_soclinux_csr_bankarray_interface9_bank_bus_adr[13:9] == 3'd5);
  assign builder_soclinux_csr_bankarray_csrbank9_tuning_word3_r = builder_soclinux_csr_bankarray_interface9_bank_bus_dat_w[7:0];
  assign builder_soclinux_csr_bankarray_csrbank9_tuning_word3_re = ((builder_soclinux_csr_bankarray_csrbank9_sel & builder_soclinux_csr_bankarray_interface9_bank_bus_we) & (builder_soclinux_csr_bankarray_interface9_bank_bus_adr[1:0] == 1'd0));
  assign builder_soclinux_csr_bankarray_csrbank9_tuning_word3_we = ((builder_soclinux_csr_bankarray_csrbank9_sel & (~builder_soclinux_csr_bankarray_interface9_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface9_bank_bus_adr[1:0] == 1'd0));
  assign builder_soclinux_csr_bankarray_csrbank9_tuning_word2_r = builder_soclinux_csr_bankarray_interface9_bank_bus_dat_w[7:0];
  assign builder_soclinux_csr_bankarray_csrbank9_tuning_word2_re = ((builder_soclinux_csr_bankarray_csrbank9_sel & builder_soclinux_csr_bankarray_interface9_bank_bus_we) & (builder_soclinux_csr_bankarray_interface9_bank_bus_adr[1:0] == 1'd1));
  assign builder_soclinux_csr_bankarray_csrbank9_tuning_word2_we = ((builder_soclinux_csr_bankarray_csrbank9_sel & (~builder_soclinux_csr_bankarray_interface9_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface9_bank_bus_adr[1:0] == 1'd1));
  assign builder_soclinux_csr_bankarray_csrbank9_tuning_word1_r = builder_soclinux_csr_bankarray_interface9_bank_bus_dat_w[7:0];
  assign builder_soclinux_csr_bankarray_csrbank9_tuning_word1_re = ((builder_soclinux_csr_bankarray_csrbank9_sel & builder_soclinux_csr_bankarray_interface9_bank_bus_we) & (builder_soclinux_csr_bankarray_interface9_bank_bus_adr[1:0] == 2'd2));
  assign builder_soclinux_csr_bankarray_csrbank9_tuning_word1_we = ((builder_soclinux_csr_bankarray_csrbank9_sel & (~builder_soclinux_csr_bankarray_interface9_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface9_bank_bus_adr[1:0] == 2'd2));
  assign builder_soclinux_csr_bankarray_csrbank9_tuning_word0_r = builder_soclinux_csr_bankarray_interface9_bank_bus_dat_w[7:0];
  assign builder_soclinux_csr_bankarray_csrbank9_tuning_word0_re = ((builder_soclinux_csr_bankarray_csrbank9_sel & builder_soclinux_csr_bankarray_interface9_bank_bus_we) & (builder_soclinux_csr_bankarray_interface9_bank_bus_adr[1:0] == 2'd3));
  assign builder_soclinux_csr_bankarray_csrbank9_tuning_word0_we = ((builder_soclinux_csr_bankarray_csrbank9_sel & (~builder_soclinux_csr_bankarray_interface9_bank_bus_we)) & (builder_soclinux_csr_bankarray_interface9_bank_bus_adr[1:0] == 2'd3));
  assign builder_soclinux_csr_bankarray_csrbank9_tuning_word3_w = main_soclinux_uart_phy_storage[31:24];
  assign builder_soclinux_csr_bankarray_csrbank9_tuning_word2_w = main_soclinux_uart_phy_storage[23:16];
  assign builder_soclinux_csr_bankarray_csrbank9_tuning_word1_w = main_soclinux_uart_phy_storage[15:8];
  assign builder_soclinux_csr_bankarray_csrbank9_tuning_word0_w = main_soclinux_uart_phy_storage[7:0];
  assign builder_soclinux_csr_interconnect_adr = builder_soclinux_soclinux_adr;
  assign builder_soclinux_csr_interconnect_we = builder_soclinux_soclinux_we;
  assign builder_soclinux_csr_interconnect_dat_w = builder_soclinux_soclinux_dat_w;
  assign builder_soclinux_soclinux_dat_r = builder_soclinux_csr_interconnect_dat_r;
  assign builder_soclinux_csr_bankarray_interface0_bank_bus_adr = builder_soclinux_csr_interconnect_adr;
  assign builder_soclinux_csr_bankarray_interface1_bank_bus_adr = builder_soclinux_csr_interconnect_adr;
  assign builder_soclinux_csr_bankarray_interface2_bank_bus_adr = builder_soclinux_csr_interconnect_adr;
  assign builder_soclinux_csr_bankarray_interface3_bank_bus_adr = builder_soclinux_csr_interconnect_adr;
  assign builder_soclinux_csr_bankarray_interface4_bank_bus_adr = builder_soclinux_csr_interconnect_adr;
  assign builder_soclinux_csr_bankarray_interface5_bank_bus_adr = builder_soclinux_csr_interconnect_adr;
  assign builder_soclinux_csr_bankarray_interface6_bank_bus_adr = builder_soclinux_csr_interconnect_adr;
  assign builder_soclinux_csr_bankarray_interface7_bank_bus_adr = builder_soclinux_csr_interconnect_adr;
  assign builder_soclinux_csr_bankarray_interface8_bank_bus_adr = builder_soclinux_csr_interconnect_adr;
  assign builder_soclinux_csr_bankarray_interface9_bank_bus_adr = builder_soclinux_csr_interconnect_adr;
  assign builder_soclinux_csr_bankarray_sram_bus_adr = builder_soclinux_csr_interconnect_adr;
  assign builder_soclinux_csr_bankarray_interface0_bank_bus_we = builder_soclinux_csr_interconnect_we;
  assign builder_soclinux_csr_bankarray_interface1_bank_bus_we = builder_soclinux_csr_interconnect_we;
  assign builder_soclinux_csr_bankarray_interface2_bank_bus_we = builder_soclinux_csr_interconnect_we;
  assign builder_soclinux_csr_bankarray_interface3_bank_bus_we = builder_soclinux_csr_interconnect_we;
  assign builder_soclinux_csr_bankarray_interface4_bank_bus_we = builder_soclinux_csr_interconnect_we;
  assign builder_soclinux_csr_bankarray_interface5_bank_bus_we = builder_soclinux_csr_interconnect_we;
  assign builder_soclinux_csr_bankarray_interface6_bank_bus_we = builder_soclinux_csr_interconnect_we;
  assign builder_soclinux_csr_bankarray_interface7_bank_bus_we = builder_soclinux_csr_interconnect_we;
  assign builder_soclinux_csr_bankarray_interface8_bank_bus_we = builder_soclinux_csr_interconnect_we;
  assign builder_soclinux_csr_bankarray_interface9_bank_bus_we = builder_soclinux_csr_interconnect_we;
  assign builder_soclinux_csr_bankarray_sram_bus_we = builder_soclinux_csr_interconnect_we;
  assign builder_soclinux_csr_bankarray_interface0_bank_bus_dat_w = builder_soclinux_csr_interconnect_dat_w;
  assign builder_soclinux_csr_bankarray_interface1_bank_bus_dat_w = builder_soclinux_csr_interconnect_dat_w;
  assign builder_soclinux_csr_bankarray_interface2_bank_bus_dat_w = builder_soclinux_csr_interconnect_dat_w;
  assign builder_soclinux_csr_bankarray_interface3_bank_bus_dat_w = builder_soclinux_csr_interconnect_dat_w;
  assign builder_soclinux_csr_bankarray_interface4_bank_bus_dat_w = builder_soclinux_csr_interconnect_dat_w;
  assign builder_soclinux_csr_bankarray_interface5_bank_bus_dat_w = builder_soclinux_csr_interconnect_dat_w;
  assign builder_soclinux_csr_bankarray_interface6_bank_bus_dat_w = builder_soclinux_csr_interconnect_dat_w;
  assign builder_soclinux_csr_bankarray_interface7_bank_bus_dat_w = builder_soclinux_csr_interconnect_dat_w;
  assign builder_soclinux_csr_bankarray_interface8_bank_bus_dat_w = builder_soclinux_csr_interconnect_dat_w;
  assign builder_soclinux_csr_bankarray_interface9_bank_bus_dat_w = builder_soclinux_csr_interconnect_dat_w;
  assign builder_soclinux_csr_bankarray_sram_bus_dat_w = builder_soclinux_csr_interconnect_dat_w;
  assign builder_soclinux_csr_interconnect_dat_r = ((((((((((builder_soclinux_csr_bankarray_interface0_bank_bus_dat_r | builder_soclinux_csr_bankarray_interface1_bank_bus_dat_r) | builder_soclinux_csr_bankarray_interface2_bank_bus_dat_r) | builder_soclinux_csr_bankarray_interface3_bank_bus_dat_r) | builder_soclinux_csr_bankarray_interface4_bank_bus_dat_r) | builder_soclinux_csr_bankarray_interface5_bank_bus_dat_r) | builder_soclinux_csr_bankarray_interface6_bank_bus_dat_r) | builder_soclinux_csr_bankarray_interface7_bank_bus_dat_r) | builder_soclinux_csr_bankarray_interface8_bank_bus_dat_r) | builder_soclinux_csr_bankarray_interface9_bank_bus_dat_r) | builder_soclinux_csr_bankarray_sram_bus_dat_r);
  always @(*) begin
    builder_rhs_array_muxed0 <= 1'd0;
    case (main_soclinux_sdram_choose_cmd_grant)
      1'd0: begin
        builder_rhs_array_muxed0 <= main_soclinux_sdram_choose_cmd_valids[0];
      end
      1'd1: begin
        builder_rhs_array_muxed0 <= main_soclinux_sdram_choose_cmd_valids[1];
      end
      2'd2: begin
        builder_rhs_array_muxed0 <= main_soclinux_sdram_choose_cmd_valids[2];
      end
      2'd3: begin
        builder_rhs_array_muxed0 <= main_soclinux_sdram_choose_cmd_valids[3];
      end
      3'd4: begin
        builder_rhs_array_muxed0 <= main_soclinux_sdram_choose_cmd_valids[4];
      end
      3'd5: begin
        builder_rhs_array_muxed0 <= main_soclinux_sdram_choose_cmd_valids[5];
      end
      3'd6: begin
        builder_rhs_array_muxed0 <= main_soclinux_sdram_choose_cmd_valids[6];
      end
      default: begin
        builder_rhs_array_muxed0 <= main_soclinux_sdram_choose_cmd_valids[7];
      end
    endcase
  end
  always @(*) begin
    builder_rhs_array_muxed1 <= 15'd0;
    case (main_soclinux_sdram_choose_cmd_grant)
      1'd0: begin
        builder_rhs_array_muxed1 <= main_soclinux_sdram_bankmachine0_cmd_payload_a;
      end
      1'd1: begin
        builder_rhs_array_muxed1 <= main_soclinux_sdram_bankmachine1_cmd_payload_a;
      end
      2'd2: begin
        builder_rhs_array_muxed1 <= main_soclinux_sdram_bankmachine2_cmd_payload_a;
      end
      2'd3: begin
        builder_rhs_array_muxed1 <= main_soclinux_sdram_bankmachine3_cmd_payload_a;
      end
      3'd4: begin
        builder_rhs_array_muxed1 <= main_soclinux_sdram_bankmachine4_cmd_payload_a;
      end
      3'd5: begin
        builder_rhs_array_muxed1 <= main_soclinux_sdram_bankmachine5_cmd_payload_a;
      end
      3'd6: begin
        builder_rhs_array_muxed1 <= main_soclinux_sdram_bankmachine6_cmd_payload_a;
      end
      default: begin
        builder_rhs_array_muxed1 <= main_soclinux_sdram_bankmachine7_cmd_payload_a;
      end
    endcase
  end
  always @(*) begin
    builder_rhs_array_muxed2 <= 3'd0;
    case (main_soclinux_sdram_choose_cmd_grant)
      1'd0: begin
        builder_rhs_array_muxed2 <= main_soclinux_sdram_bankmachine0_cmd_payload_ba;
      end
      1'd1: begin
        builder_rhs_array_muxed2 <= main_soclinux_sdram_bankmachine1_cmd_payload_ba;
      end
      2'd2: begin
        builder_rhs_array_muxed2 <= main_soclinux_sdram_bankmachine2_cmd_payload_ba;
      end
      2'd3: begin
        builder_rhs_array_muxed2 <= main_soclinux_sdram_bankmachine3_cmd_payload_ba;
      end
      3'd4: begin
        builder_rhs_array_muxed2 <= main_soclinux_sdram_bankmachine4_cmd_payload_ba;
      end
      3'd5: begin
        builder_rhs_array_muxed2 <= main_soclinux_sdram_bankmachine5_cmd_payload_ba;
      end
      3'd6: begin
        builder_rhs_array_muxed2 <= main_soclinux_sdram_bankmachine6_cmd_payload_ba;
      end
      default: begin
        builder_rhs_array_muxed2 <= main_soclinux_sdram_bankmachine7_cmd_payload_ba;
      end
    endcase
  end
  always @(*) begin
    builder_rhs_array_muxed3 <= 1'd0;
    case (main_soclinux_sdram_choose_cmd_grant)
      1'd0: begin
        builder_rhs_array_muxed3 <= main_soclinux_sdram_bankmachine0_cmd_payload_is_read;
      end
      1'd1: begin
        builder_rhs_array_muxed3 <= main_soclinux_sdram_bankmachine1_cmd_payload_is_read;
      end
      2'd2: begin
        builder_rhs_array_muxed3 <= main_soclinux_sdram_bankmachine2_cmd_payload_is_read;
      end
      2'd3: begin
        builder_rhs_array_muxed3 <= main_soclinux_sdram_bankmachine3_cmd_payload_is_read;
      end
      3'd4: begin
        builder_rhs_array_muxed3 <= main_soclinux_sdram_bankmachine4_cmd_payload_is_read;
      end
      3'd5: begin
        builder_rhs_array_muxed3 <= main_soclinux_sdram_bankmachine5_cmd_payload_is_read;
      end
      3'd6: begin
        builder_rhs_array_muxed3 <= main_soclinux_sdram_bankmachine6_cmd_payload_is_read;
      end
      default: begin
        builder_rhs_array_muxed3 <= main_soclinux_sdram_bankmachine7_cmd_payload_is_read;
      end
    endcase
  end
  always @(*) begin
    builder_rhs_array_muxed4 <= 1'd0;
    case (main_soclinux_sdram_choose_cmd_grant)
      1'd0: begin
        builder_rhs_array_muxed4 <= main_soclinux_sdram_bankmachine0_cmd_payload_is_write;
      end
      1'd1: begin
        builder_rhs_array_muxed4 <= main_soclinux_sdram_bankmachine1_cmd_payload_is_write;
      end
      2'd2: begin
        builder_rhs_array_muxed4 <= main_soclinux_sdram_bankmachine2_cmd_payload_is_write;
      end
      2'd3: begin
        builder_rhs_array_muxed4 <= main_soclinux_sdram_bankmachine3_cmd_payload_is_write;
      end
      3'd4: begin
        builder_rhs_array_muxed4 <= main_soclinux_sdram_bankmachine4_cmd_payload_is_write;
      end
      3'd5: begin
        builder_rhs_array_muxed4 <= main_soclinux_sdram_bankmachine5_cmd_payload_is_write;
      end
      3'd6: begin
        builder_rhs_array_muxed4 <= main_soclinux_sdram_bankmachine6_cmd_payload_is_write;
      end
      default: begin
        builder_rhs_array_muxed4 <= main_soclinux_sdram_bankmachine7_cmd_payload_is_write;
      end
    endcase
  end
  always @(*) begin
    builder_rhs_array_muxed5 <= 1'd0;
    case (main_soclinux_sdram_choose_cmd_grant)
      1'd0: begin
        builder_rhs_array_muxed5 <= main_soclinux_sdram_bankmachine0_cmd_payload_is_cmd;
      end
      1'd1: begin
        builder_rhs_array_muxed5 <= main_soclinux_sdram_bankmachine1_cmd_payload_is_cmd;
      end
      2'd2: begin
        builder_rhs_array_muxed5 <= main_soclinux_sdram_bankmachine2_cmd_payload_is_cmd;
      end
      2'd3: begin
        builder_rhs_array_muxed5 <= main_soclinux_sdram_bankmachine3_cmd_payload_is_cmd;
      end
      3'd4: begin
        builder_rhs_array_muxed5 <= main_soclinux_sdram_bankmachine4_cmd_payload_is_cmd;
      end
      3'd5: begin
        builder_rhs_array_muxed5 <= main_soclinux_sdram_bankmachine5_cmd_payload_is_cmd;
      end
      3'd6: begin
        builder_rhs_array_muxed5 <= main_soclinux_sdram_bankmachine6_cmd_payload_is_cmd;
      end
      default: begin
        builder_rhs_array_muxed5 <= main_soclinux_sdram_bankmachine7_cmd_payload_is_cmd;
      end
    endcase
  end
  always @(*) begin
    builder_t_array_muxed0 <= 1'd0;
    case (main_soclinux_sdram_choose_cmd_grant)
      1'd0: begin
        builder_t_array_muxed0 <= main_soclinux_sdram_bankmachine0_cmd_payload_cas;
      end
      1'd1: begin
        builder_t_array_muxed0 <= main_soclinux_sdram_bankmachine1_cmd_payload_cas;
      end
      2'd2: begin
        builder_t_array_muxed0 <= main_soclinux_sdram_bankmachine2_cmd_payload_cas;
      end
      2'd3: begin
        builder_t_array_muxed0 <= main_soclinux_sdram_bankmachine3_cmd_payload_cas;
      end
      3'd4: begin
        builder_t_array_muxed0 <= main_soclinux_sdram_bankmachine4_cmd_payload_cas;
      end
      3'd5: begin
        builder_t_array_muxed0 <= main_soclinux_sdram_bankmachine5_cmd_payload_cas;
      end
      3'd6: begin
        builder_t_array_muxed0 <= main_soclinux_sdram_bankmachine6_cmd_payload_cas;
      end
      default: begin
        builder_t_array_muxed0 <= main_soclinux_sdram_bankmachine7_cmd_payload_cas;
      end
    endcase
  end
  always @(*) begin
    builder_t_array_muxed1 <= 1'd0;
    case (main_soclinux_sdram_choose_cmd_grant)
      1'd0: begin
        builder_t_array_muxed1 <= main_soclinux_sdram_bankmachine0_cmd_payload_ras;
      end
      1'd1: begin
        builder_t_array_muxed1 <= main_soclinux_sdram_bankmachine1_cmd_payload_ras;
      end
      2'd2: begin
        builder_t_array_muxed1 <= main_soclinux_sdram_bankmachine2_cmd_payload_ras;
      end
      2'd3: begin
        builder_t_array_muxed1 <= main_soclinux_sdram_bankmachine3_cmd_payload_ras;
      end
      3'd4: begin
        builder_t_array_muxed1 <= main_soclinux_sdram_bankmachine4_cmd_payload_ras;
      end
      3'd5: begin
        builder_t_array_muxed1 <= main_soclinux_sdram_bankmachine5_cmd_payload_ras;
      end
      3'd6: begin
        builder_t_array_muxed1 <= main_soclinux_sdram_bankmachine6_cmd_payload_ras;
      end
      default: begin
        builder_t_array_muxed1 <= main_soclinux_sdram_bankmachine7_cmd_payload_ras;
      end
    endcase
  end
  always @(*) begin
    builder_t_array_muxed2 <= 1'd0;
    case (main_soclinux_sdram_choose_cmd_grant)
      1'd0: begin
        builder_t_array_muxed2 <= main_soclinux_sdram_bankmachine0_cmd_payload_we;
      end
      1'd1: begin
        builder_t_array_muxed2 <= main_soclinux_sdram_bankmachine1_cmd_payload_we;
      end
      2'd2: begin
        builder_t_array_muxed2 <= main_soclinux_sdram_bankmachine2_cmd_payload_we;
      end
      2'd3: begin
        builder_t_array_muxed2 <= main_soclinux_sdram_bankmachine3_cmd_payload_we;
      end
      3'd4: begin
        builder_t_array_muxed2 <= main_soclinux_sdram_bankmachine4_cmd_payload_we;
      end
      3'd5: begin
        builder_t_array_muxed2 <= main_soclinux_sdram_bankmachine5_cmd_payload_we;
      end
      3'd6: begin
        builder_t_array_muxed2 <= main_soclinux_sdram_bankmachine6_cmd_payload_we;
      end
      default: begin
        builder_t_array_muxed2 <= main_soclinux_sdram_bankmachine7_cmd_payload_we;
      end
    endcase
  end
  always @(*) begin
    builder_rhs_array_muxed6 <= 1'd0;
    case (main_soclinux_sdram_choose_req_grant)
      1'd0: begin
        builder_rhs_array_muxed6 <= main_soclinux_sdram_choose_req_valids[0];
      end
      1'd1: begin
        builder_rhs_array_muxed6 <= main_soclinux_sdram_choose_req_valids[1];
      end
      2'd2: begin
        builder_rhs_array_muxed6 <= main_soclinux_sdram_choose_req_valids[2];
      end
      2'd3: begin
        builder_rhs_array_muxed6 <= main_soclinux_sdram_choose_req_valids[3];
      end
      3'd4: begin
        builder_rhs_array_muxed6 <= main_soclinux_sdram_choose_req_valids[4];
      end
      3'd5: begin
        builder_rhs_array_muxed6 <= main_soclinux_sdram_choose_req_valids[5];
      end
      3'd6: begin
        builder_rhs_array_muxed6 <= main_soclinux_sdram_choose_req_valids[6];
      end
      default: begin
        builder_rhs_array_muxed6 <= main_soclinux_sdram_choose_req_valids[7];
      end
    endcase
  end
  always @(*) begin
    builder_rhs_array_muxed7 <= 15'd0;
    case (main_soclinux_sdram_choose_req_grant)
      1'd0: begin
        builder_rhs_array_muxed7 <= main_soclinux_sdram_bankmachine0_cmd_payload_a;
      end
      1'd1: begin
        builder_rhs_array_muxed7 <= main_soclinux_sdram_bankmachine1_cmd_payload_a;
      end
      2'd2: begin
        builder_rhs_array_muxed7 <= main_soclinux_sdram_bankmachine2_cmd_payload_a;
      end
      2'd3: begin
        builder_rhs_array_muxed7 <= main_soclinux_sdram_bankmachine3_cmd_payload_a;
      end
      3'd4: begin
        builder_rhs_array_muxed7 <= main_soclinux_sdram_bankmachine4_cmd_payload_a;
      end
      3'd5: begin
        builder_rhs_array_muxed7 <= main_soclinux_sdram_bankmachine5_cmd_payload_a;
      end
      3'd6: begin
        builder_rhs_array_muxed7 <= main_soclinux_sdram_bankmachine6_cmd_payload_a;
      end
      default: begin
        builder_rhs_array_muxed7 <= main_soclinux_sdram_bankmachine7_cmd_payload_a;
      end
    endcase
  end
  always @(*) begin
    builder_rhs_array_muxed8 <= 3'd0;
    case (main_soclinux_sdram_choose_req_grant)
      1'd0: begin
        builder_rhs_array_muxed8 <= main_soclinux_sdram_bankmachine0_cmd_payload_ba;
      end
      1'd1: begin
        builder_rhs_array_muxed8 <= main_soclinux_sdram_bankmachine1_cmd_payload_ba;
      end
      2'd2: begin
        builder_rhs_array_muxed8 <= main_soclinux_sdram_bankmachine2_cmd_payload_ba;
      end
      2'd3: begin
        builder_rhs_array_muxed8 <= main_soclinux_sdram_bankmachine3_cmd_payload_ba;
      end
      3'd4: begin
        builder_rhs_array_muxed8 <= main_soclinux_sdram_bankmachine4_cmd_payload_ba;
      end
      3'd5: begin
        builder_rhs_array_muxed8 <= main_soclinux_sdram_bankmachine5_cmd_payload_ba;
      end
      3'd6: begin
        builder_rhs_array_muxed8 <= main_soclinux_sdram_bankmachine6_cmd_payload_ba;
      end
      default: begin
        builder_rhs_array_muxed8 <= main_soclinux_sdram_bankmachine7_cmd_payload_ba;
      end
    endcase
  end
  always @(*) begin
    builder_rhs_array_muxed9 <= 1'd0;
    case (main_soclinux_sdram_choose_req_grant)
      1'd0: begin
        builder_rhs_array_muxed9 <= main_soclinux_sdram_bankmachine0_cmd_payload_is_read;
      end
      1'd1: begin
        builder_rhs_array_muxed9 <= main_soclinux_sdram_bankmachine1_cmd_payload_is_read;
      end
      2'd2: begin
        builder_rhs_array_muxed9 <= main_soclinux_sdram_bankmachine2_cmd_payload_is_read;
      end
      2'd3: begin
        builder_rhs_array_muxed9 <= main_soclinux_sdram_bankmachine3_cmd_payload_is_read;
      end
      3'd4: begin
        builder_rhs_array_muxed9 <= main_soclinux_sdram_bankmachine4_cmd_payload_is_read;
      end
      3'd5: begin
        builder_rhs_array_muxed9 <= main_soclinux_sdram_bankmachine5_cmd_payload_is_read;
      end
      3'd6: begin
        builder_rhs_array_muxed9 <= main_soclinux_sdram_bankmachine6_cmd_payload_is_read;
      end
      default: begin
        builder_rhs_array_muxed9 <= main_soclinux_sdram_bankmachine7_cmd_payload_is_read;
      end
    endcase
  end
  always @(*) begin
    builder_rhs_array_muxed10 <= 1'd0;
    case (main_soclinux_sdram_choose_req_grant)
      1'd0: begin
        builder_rhs_array_muxed10 <= main_soclinux_sdram_bankmachine0_cmd_payload_is_write;
      end
      1'd1: begin
        builder_rhs_array_muxed10 <= main_soclinux_sdram_bankmachine1_cmd_payload_is_write;
      end
      2'd2: begin
        builder_rhs_array_muxed10 <= main_soclinux_sdram_bankmachine2_cmd_payload_is_write;
      end
      2'd3: begin
        builder_rhs_array_muxed10 <= main_soclinux_sdram_bankmachine3_cmd_payload_is_write;
      end
      3'd4: begin
        builder_rhs_array_muxed10 <= main_soclinux_sdram_bankmachine4_cmd_payload_is_write;
      end
      3'd5: begin
        builder_rhs_array_muxed10 <= main_soclinux_sdram_bankmachine5_cmd_payload_is_write;
      end
      3'd6: begin
        builder_rhs_array_muxed10 <= main_soclinux_sdram_bankmachine6_cmd_payload_is_write;
      end
      default: begin
        builder_rhs_array_muxed10 <= main_soclinux_sdram_bankmachine7_cmd_payload_is_write;
      end
    endcase
  end
  always @(*) begin
    builder_rhs_array_muxed11 <= 1'd0;
    case (main_soclinux_sdram_choose_req_grant)
      1'd0: begin
        builder_rhs_array_muxed11 <= main_soclinux_sdram_bankmachine0_cmd_payload_is_cmd;
      end
      1'd1: begin
        builder_rhs_array_muxed11 <= main_soclinux_sdram_bankmachine1_cmd_payload_is_cmd;
      end
      2'd2: begin
        builder_rhs_array_muxed11 <= main_soclinux_sdram_bankmachine2_cmd_payload_is_cmd;
      end
      2'd3: begin
        builder_rhs_array_muxed11 <= main_soclinux_sdram_bankmachine3_cmd_payload_is_cmd;
      end
      3'd4: begin
        builder_rhs_array_muxed11 <= main_soclinux_sdram_bankmachine4_cmd_payload_is_cmd;
      end
      3'd5: begin
        builder_rhs_array_muxed11 <= main_soclinux_sdram_bankmachine5_cmd_payload_is_cmd;
      end
      3'd6: begin
        builder_rhs_array_muxed11 <= main_soclinux_sdram_bankmachine6_cmd_payload_is_cmd;
      end
      default: begin
        builder_rhs_array_muxed11 <= main_soclinux_sdram_bankmachine7_cmd_payload_is_cmd;
      end
    endcase
  end
  always @(*) begin
    builder_t_array_muxed3 <= 1'd0;
    case (main_soclinux_sdram_choose_req_grant)
      1'd0: begin
        builder_t_array_muxed3 <= main_soclinux_sdram_bankmachine0_cmd_payload_cas;
      end
      1'd1: begin
        builder_t_array_muxed3 <= main_soclinux_sdram_bankmachine1_cmd_payload_cas;
      end
      2'd2: begin
        builder_t_array_muxed3 <= main_soclinux_sdram_bankmachine2_cmd_payload_cas;
      end
      2'd3: begin
        builder_t_array_muxed3 <= main_soclinux_sdram_bankmachine3_cmd_payload_cas;
      end
      3'd4: begin
        builder_t_array_muxed3 <= main_soclinux_sdram_bankmachine4_cmd_payload_cas;
      end
      3'd5: begin
        builder_t_array_muxed3 <= main_soclinux_sdram_bankmachine5_cmd_payload_cas;
      end
      3'd6: begin
        builder_t_array_muxed3 <= main_soclinux_sdram_bankmachine6_cmd_payload_cas;
      end
      default: begin
        builder_t_array_muxed3 <= main_soclinux_sdram_bankmachine7_cmd_payload_cas;
      end
    endcase
  end
  always @(*) begin
    builder_t_array_muxed4 <= 1'd0;
    case (main_soclinux_sdram_choose_req_grant)
      1'd0: begin
        builder_t_array_muxed4 <= main_soclinux_sdram_bankmachine0_cmd_payload_ras;
      end
      1'd1: begin
        builder_t_array_muxed4 <= main_soclinux_sdram_bankmachine1_cmd_payload_ras;
      end
      2'd2: begin
        builder_t_array_muxed4 <= main_soclinux_sdram_bankmachine2_cmd_payload_ras;
      end
      2'd3: begin
        builder_t_array_muxed4 <= main_soclinux_sdram_bankmachine3_cmd_payload_ras;
      end
      3'd4: begin
        builder_t_array_muxed4 <= main_soclinux_sdram_bankmachine4_cmd_payload_ras;
      end
      3'd5: begin
        builder_t_array_muxed4 <= main_soclinux_sdram_bankmachine5_cmd_payload_ras;
      end
      3'd6: begin
        builder_t_array_muxed4 <= main_soclinux_sdram_bankmachine6_cmd_payload_ras;
      end
      default: begin
        builder_t_array_muxed4 <= main_soclinux_sdram_bankmachine7_cmd_payload_ras;
      end
    endcase
  end
  always @(*) begin
    builder_t_array_muxed5 <= 1'd0;
    case (main_soclinux_sdram_choose_req_grant)
      1'd0: begin
        builder_t_array_muxed5 <= main_soclinux_sdram_bankmachine0_cmd_payload_we;
      end
      1'd1: begin
        builder_t_array_muxed5 <= main_soclinux_sdram_bankmachine1_cmd_payload_we;
      end
      2'd2: begin
        builder_t_array_muxed5 <= main_soclinux_sdram_bankmachine2_cmd_payload_we;
      end
      2'd3: begin
        builder_t_array_muxed5 <= main_soclinux_sdram_bankmachine3_cmd_payload_we;
      end
      3'd4: begin
        builder_t_array_muxed5 <= main_soclinux_sdram_bankmachine4_cmd_payload_we;
      end
      3'd5: begin
        builder_t_array_muxed5 <= main_soclinux_sdram_bankmachine5_cmd_payload_we;
      end
      3'd6: begin
        builder_t_array_muxed5 <= main_soclinux_sdram_bankmachine6_cmd_payload_we;
      end
      default: begin
        builder_t_array_muxed5 <= main_soclinux_sdram_bankmachine7_cmd_payload_we;
      end
    endcase
  end
  always @(*) begin
    builder_rhs_array_muxed12 <= 22'd0;
    case (builder_subfragments_roundrobin0_grant)
      default: begin
        builder_rhs_array_muxed12 <= {
          main_soclinux_port_cmd_payload_addr[24:10], main_soclinux_port_cmd_payload_addr[6:0]
        };
      end
    endcase
  end
  always @(*) begin
    builder_rhs_array_muxed13 <= 1'd0;
    case (builder_subfragments_roundrobin0_grant)
      default: begin
        builder_rhs_array_muxed13 <= main_soclinux_port_cmd_payload_we;
      end
    endcase
  end
  always @(*) begin
    builder_rhs_array_muxed14 <= 1'd0;
    case (builder_subfragments_roundrobin0_grant)
      default: begin
        builder_rhs_array_muxed14 <= (((main_soclinux_port_cmd_payload_addr[9:7] == 1'd0) & (~(((((((builder_subfragments_locked0 | (main_soclinux_sdram_interface_bank1_lock & (builder_subfragments_roundrobin1_grant == 1'd0))) | (main_soclinux_sdram_interface_bank2_lock & (builder_subfragments_roundrobin2_grant == 1'd0))) | (main_soclinux_sdram_interface_bank3_lock & (builder_subfragments_roundrobin3_grant == 1'd0))) | (main_soclinux_sdram_interface_bank4_lock & (builder_subfragments_roundrobin4_grant == 1'd0))) | (main_soclinux_sdram_interface_bank5_lock & (builder_subfragments_roundrobin5_grant == 1'd0))) | (main_soclinux_sdram_interface_bank6_lock & (builder_subfragments_roundrobin6_grant == 1'd0))) | (main_soclinux_sdram_interface_bank7_lock & (builder_subfragments_roundrobin7_grant == 1'd0))))) & main_soclinux_port_cmd_valid);
      end
    endcase
  end
  always @(*) begin
    builder_rhs_array_muxed15 <= 22'd0;
    case (builder_subfragments_roundrobin1_grant)
      default: begin
        builder_rhs_array_muxed15 <= {
          main_soclinux_port_cmd_payload_addr[24:10], main_soclinux_port_cmd_payload_addr[6:0]
        };
      end
    endcase
  end
  always @(*) begin
    builder_rhs_array_muxed16 <= 1'd0;
    case (builder_subfragments_roundrobin1_grant)
      default: begin
        builder_rhs_array_muxed16 <= main_soclinux_port_cmd_payload_we;
      end
    endcase
  end
  always @(*) begin
    builder_rhs_array_muxed17 <= 1'd0;
    case (builder_subfragments_roundrobin1_grant)
      default: begin
        builder_rhs_array_muxed17 <= (((main_soclinux_port_cmd_payload_addr[9:7] == 1'd1) & (~(((((((builder_subfragments_locked1 | (main_soclinux_sdram_interface_bank0_lock & (builder_subfragments_roundrobin0_grant == 1'd0))) | (main_soclinux_sdram_interface_bank2_lock & (builder_subfragments_roundrobin2_grant == 1'd0))) | (main_soclinux_sdram_interface_bank3_lock & (builder_subfragments_roundrobin3_grant == 1'd0))) | (main_soclinux_sdram_interface_bank4_lock & (builder_subfragments_roundrobin4_grant == 1'd0))) | (main_soclinux_sdram_interface_bank5_lock & (builder_subfragments_roundrobin5_grant == 1'd0))) | (main_soclinux_sdram_interface_bank6_lock & (builder_subfragments_roundrobin6_grant == 1'd0))) | (main_soclinux_sdram_interface_bank7_lock & (builder_subfragments_roundrobin7_grant == 1'd0))))) & main_soclinux_port_cmd_valid);
      end
    endcase
  end
  always @(*) begin
    builder_rhs_array_muxed18 <= 22'd0;
    case (builder_subfragments_roundrobin2_grant)
      default: begin
        builder_rhs_array_muxed18 <= {
          main_soclinux_port_cmd_payload_addr[24:10], main_soclinux_port_cmd_payload_addr[6:0]
        };
      end
    endcase
  end
  always @(*) begin
    builder_rhs_array_muxed19 <= 1'd0;
    case (builder_subfragments_roundrobin2_grant)
      default: begin
        builder_rhs_array_muxed19 <= main_soclinux_port_cmd_payload_we;
      end
    endcase
  end
  always @(*) begin
    builder_rhs_array_muxed20 <= 1'd0;
    case (builder_subfragments_roundrobin2_grant)
      default: begin
        builder_rhs_array_muxed20 <= (((main_soclinux_port_cmd_payload_addr[9:7] == 2'd2) & (~(((((((builder_subfragments_locked2 | (main_soclinux_sdram_interface_bank0_lock & (builder_subfragments_roundrobin0_grant == 1'd0))) | (main_soclinux_sdram_interface_bank1_lock & (builder_subfragments_roundrobin1_grant == 1'd0))) | (main_soclinux_sdram_interface_bank3_lock & (builder_subfragments_roundrobin3_grant == 1'd0))) | (main_soclinux_sdram_interface_bank4_lock & (builder_subfragments_roundrobin4_grant == 1'd0))) | (main_soclinux_sdram_interface_bank5_lock & (builder_subfragments_roundrobin5_grant == 1'd0))) | (main_soclinux_sdram_interface_bank6_lock & (builder_subfragments_roundrobin6_grant == 1'd0))) | (main_soclinux_sdram_interface_bank7_lock & (builder_subfragments_roundrobin7_grant == 1'd0))))) & main_soclinux_port_cmd_valid);
      end
    endcase
  end
  always @(*) begin
    builder_rhs_array_muxed21 <= 22'd0;
    case (builder_subfragments_roundrobin3_grant)
      default: begin
        builder_rhs_array_muxed21 <= {
          main_soclinux_port_cmd_payload_addr[24:10], main_soclinux_port_cmd_payload_addr[6:0]
        };
      end
    endcase
  end
  always @(*) begin
    builder_rhs_array_muxed22 <= 1'd0;
    case (builder_subfragments_roundrobin3_grant)
      default: begin
        builder_rhs_array_muxed22 <= main_soclinux_port_cmd_payload_we;
      end
    endcase
  end
  always @(*) begin
    builder_rhs_array_muxed23 <= 1'd0;
    case (builder_subfragments_roundrobin3_grant)
      default: begin
        builder_rhs_array_muxed23 <= (((main_soclinux_port_cmd_payload_addr[9:7] == 2'd3) & (~(((((((builder_subfragments_locked3 | (main_soclinux_sdram_interface_bank0_lock & (builder_subfragments_roundrobin0_grant == 1'd0))) | (main_soclinux_sdram_interface_bank1_lock & (builder_subfragments_roundrobin1_grant == 1'd0))) | (main_soclinux_sdram_interface_bank2_lock & (builder_subfragments_roundrobin2_grant == 1'd0))) | (main_soclinux_sdram_interface_bank4_lock & (builder_subfragments_roundrobin4_grant == 1'd0))) | (main_soclinux_sdram_interface_bank5_lock & (builder_subfragments_roundrobin5_grant == 1'd0))) | (main_soclinux_sdram_interface_bank6_lock & (builder_subfragments_roundrobin6_grant == 1'd0))) | (main_soclinux_sdram_interface_bank7_lock & (builder_subfragments_roundrobin7_grant == 1'd0))))) & main_soclinux_port_cmd_valid);
      end
    endcase
  end
  always @(*) begin
    builder_rhs_array_muxed24 <= 22'd0;
    case (builder_subfragments_roundrobin4_grant)
      default: begin
        builder_rhs_array_muxed24 <= {
          main_soclinux_port_cmd_payload_addr[24:10], main_soclinux_port_cmd_payload_addr[6:0]
        };
      end
    endcase
  end
  always @(*) begin
    builder_rhs_array_muxed25 <= 1'd0;
    case (builder_subfragments_roundrobin4_grant)
      default: begin
        builder_rhs_array_muxed25 <= main_soclinux_port_cmd_payload_we;
      end
    endcase
  end
  always @(*) begin
    builder_rhs_array_muxed26 <= 1'd0;
    case (builder_subfragments_roundrobin4_grant)
      default: begin
        builder_rhs_array_muxed26 <= (((main_soclinux_port_cmd_payload_addr[9:7] == 3'd4) & (~(((((((builder_subfragments_locked4 | (main_soclinux_sdram_interface_bank0_lock & (builder_subfragments_roundrobin0_grant == 1'd0))) | (main_soclinux_sdram_interface_bank1_lock & (builder_subfragments_roundrobin1_grant == 1'd0))) | (main_soclinux_sdram_interface_bank2_lock & (builder_subfragments_roundrobin2_grant == 1'd0))) | (main_soclinux_sdram_interface_bank3_lock & (builder_subfragments_roundrobin3_grant == 1'd0))) | (main_soclinux_sdram_interface_bank5_lock & (builder_subfragments_roundrobin5_grant == 1'd0))) | (main_soclinux_sdram_interface_bank6_lock & (builder_subfragments_roundrobin6_grant == 1'd0))) | (main_soclinux_sdram_interface_bank7_lock & (builder_subfragments_roundrobin7_grant == 1'd0))))) & main_soclinux_port_cmd_valid);
      end
    endcase
  end
  always @(*) begin
    builder_rhs_array_muxed27 <= 22'd0;
    case (builder_subfragments_roundrobin5_grant)
      default: begin
        builder_rhs_array_muxed27 <= {
          main_soclinux_port_cmd_payload_addr[24:10], main_soclinux_port_cmd_payload_addr[6:0]
        };
      end
    endcase
  end
  always @(*) begin
    builder_rhs_array_muxed28 <= 1'd0;
    case (builder_subfragments_roundrobin5_grant)
      default: begin
        builder_rhs_array_muxed28 <= main_soclinux_port_cmd_payload_we;
      end
    endcase
  end
  always @(*) begin
    builder_rhs_array_muxed29 <= 1'd0;
    case (builder_subfragments_roundrobin5_grant)
      default: begin
        builder_rhs_array_muxed29 <= (((main_soclinux_port_cmd_payload_addr[9:7] == 3'd5) & (~(((((((builder_subfragments_locked5 | (main_soclinux_sdram_interface_bank0_lock & (builder_subfragments_roundrobin0_grant == 1'd0))) | (main_soclinux_sdram_interface_bank1_lock & (builder_subfragments_roundrobin1_grant == 1'd0))) | (main_soclinux_sdram_interface_bank2_lock & (builder_subfragments_roundrobin2_grant == 1'd0))) | (main_soclinux_sdram_interface_bank3_lock & (builder_subfragments_roundrobin3_grant == 1'd0))) | (main_soclinux_sdram_interface_bank4_lock & (builder_subfragments_roundrobin4_grant == 1'd0))) | (main_soclinux_sdram_interface_bank6_lock & (builder_subfragments_roundrobin6_grant == 1'd0))) | (main_soclinux_sdram_interface_bank7_lock & (builder_subfragments_roundrobin7_grant == 1'd0))))) & main_soclinux_port_cmd_valid);
      end
    endcase
  end
  always @(*) begin
    builder_rhs_array_muxed30 <= 22'd0;
    case (builder_subfragments_roundrobin6_grant)
      default: begin
        builder_rhs_array_muxed30 <= {
          main_soclinux_port_cmd_payload_addr[24:10], main_soclinux_port_cmd_payload_addr[6:0]
        };
      end
    endcase
  end
  always @(*) begin
    builder_rhs_array_muxed31 <= 1'd0;
    case (builder_subfragments_roundrobin6_grant)
      default: begin
        builder_rhs_array_muxed31 <= main_soclinux_port_cmd_payload_we;
      end
    endcase
  end
  always @(*) begin
    builder_rhs_array_muxed32 <= 1'd0;
    case (builder_subfragments_roundrobin6_grant)
      default: begin
        builder_rhs_array_muxed32 <= (((main_soclinux_port_cmd_payload_addr[9:7] == 3'd6) & (~(((((((builder_subfragments_locked6 | (main_soclinux_sdram_interface_bank0_lock & (builder_subfragments_roundrobin0_grant == 1'd0))) | (main_soclinux_sdram_interface_bank1_lock & (builder_subfragments_roundrobin1_grant == 1'd0))) | (main_soclinux_sdram_interface_bank2_lock & (builder_subfragments_roundrobin2_grant == 1'd0))) | (main_soclinux_sdram_interface_bank3_lock & (builder_subfragments_roundrobin3_grant == 1'd0))) | (main_soclinux_sdram_interface_bank4_lock & (builder_subfragments_roundrobin4_grant == 1'd0))) | (main_soclinux_sdram_interface_bank5_lock & (builder_subfragments_roundrobin5_grant == 1'd0))) | (main_soclinux_sdram_interface_bank7_lock & (builder_subfragments_roundrobin7_grant == 1'd0))))) & main_soclinux_port_cmd_valid);
      end
    endcase
  end
  always @(*) begin
    builder_rhs_array_muxed33 <= 22'd0;
    case (builder_subfragments_roundrobin7_grant)
      default: begin
        builder_rhs_array_muxed33 <= {
          main_soclinux_port_cmd_payload_addr[24:10], main_soclinux_port_cmd_payload_addr[6:0]
        };
      end
    endcase
  end
  always @(*) begin
    builder_rhs_array_muxed34 <= 1'd0;
    case (builder_subfragments_roundrobin7_grant)
      default: begin
        builder_rhs_array_muxed34 <= main_soclinux_port_cmd_payload_we;
      end
    endcase
  end
  always @(*) begin
    builder_rhs_array_muxed35 <= 1'd0;
    case (builder_subfragments_roundrobin7_grant)
      default: begin
        builder_rhs_array_muxed35 <= (((main_soclinux_port_cmd_payload_addr[9:7] == 3'd7) & (~(((((((builder_subfragments_locked7 | (main_soclinux_sdram_interface_bank0_lock & (builder_subfragments_roundrobin0_grant == 1'd0))) | (main_soclinux_sdram_interface_bank1_lock & (builder_subfragments_roundrobin1_grant == 1'd0))) | (main_soclinux_sdram_interface_bank2_lock & (builder_subfragments_roundrobin2_grant == 1'd0))) | (main_soclinux_sdram_interface_bank3_lock & (builder_subfragments_roundrobin3_grant == 1'd0))) | (main_soclinux_sdram_interface_bank4_lock & (builder_subfragments_roundrobin4_grant == 1'd0))) | (main_soclinux_sdram_interface_bank5_lock & (builder_subfragments_roundrobin5_grant == 1'd0))) | (main_soclinux_sdram_interface_bank6_lock & (builder_subfragments_roundrobin6_grant == 1'd0))))) & main_soclinux_port_cmd_valid);
      end
    endcase
  end
  always @(*) begin
    builder_rhs_array_muxed36 <= 30'd0;
    case (builder_soclinux_grant)
      1'd0: begin
        builder_rhs_array_muxed36 <= main_soclinux_cpu_ibus_adr;
      end
      default: begin
        builder_rhs_array_muxed36 <= main_soclinux_cpu_dbus_adr;
      end
    endcase
  end
  always @(*) begin
    builder_rhs_array_muxed37 <= 32'd0;
    case (builder_soclinux_grant)
      1'd0: begin
        builder_rhs_array_muxed37 <= main_soclinux_cpu_ibus_dat_w;
      end
      default: begin
        builder_rhs_array_muxed37 <= main_soclinux_cpu_dbus_dat_w;
      end
    endcase
  end
  always @(*) begin
    builder_rhs_array_muxed38 <= 4'd0;
    case (builder_soclinux_grant)
      1'd0: begin
        builder_rhs_array_muxed38 <= main_soclinux_cpu_ibus_sel;
      end
      default: begin
        builder_rhs_array_muxed38 <= main_soclinux_cpu_dbus_sel;
      end
    endcase
  end
  always @(*) begin
    builder_rhs_array_muxed39 <= 1'd0;
    case (builder_soclinux_grant)
      1'd0: begin
        builder_rhs_array_muxed39 <= main_soclinux_cpu_ibus_cyc;
      end
      default: begin
        builder_rhs_array_muxed39 <= main_soclinux_cpu_dbus_cyc;
      end
    endcase
  end
  always @(*) begin
    builder_rhs_array_muxed40 <= 1'd0;
    case (builder_soclinux_grant)
      1'd0: begin
        builder_rhs_array_muxed40 <= main_soclinux_cpu_ibus_stb;
      end
      default: begin
        builder_rhs_array_muxed40 <= main_soclinux_cpu_dbus_stb;
      end
    endcase
  end
  always @(*) begin
    builder_rhs_array_muxed41 <= 1'd0;
    case (builder_soclinux_grant)
      1'd0: begin
        builder_rhs_array_muxed41 <= main_soclinux_cpu_ibus_we;
      end
      default: begin
        builder_rhs_array_muxed41 <= main_soclinux_cpu_dbus_we;
      end
    endcase
  end
  always @(*) begin
    builder_rhs_array_muxed42 <= 3'd0;
    case (builder_soclinux_grant)
      1'd0: begin
        builder_rhs_array_muxed42 <= main_soclinux_cpu_ibus_cti;
      end
      default: begin
        builder_rhs_array_muxed42 <= main_soclinux_cpu_dbus_cti;
      end
    endcase
  end
  always @(*) begin
    builder_rhs_array_muxed43 <= 2'd0;
    case (builder_soclinux_grant)
      1'd0: begin
        builder_rhs_array_muxed43 <= main_soclinux_cpu_ibus_bte;
      end
      default: begin
        builder_rhs_array_muxed43 <= main_soclinux_cpu_dbus_bte;
      end
    endcase
  end
  always @(*) begin
    builder_array_muxed0 <= 3'd0;
    case (main_soclinux_sdram_steerer_sel0)
      1'd0: begin
        builder_array_muxed0 <= main_soclinux_sdram_nop_ba[2:0];
      end
      1'd1: begin
        builder_array_muxed0 <= main_soclinux_sdram_choose_cmd_cmd_payload_ba[2:0];
      end
      2'd2: begin
        builder_array_muxed0 <= main_soclinux_sdram_choose_req_cmd_payload_ba[2:0];
      end
      default: begin
        builder_array_muxed0 <= main_soclinux_sdram_cmd_payload_ba[2:0];
      end
    endcase
  end
  always @(*) begin
    builder_array_muxed1 <= 15'd0;
    case (main_soclinux_sdram_steerer_sel0)
      1'd0: begin
        builder_array_muxed1 <= main_soclinux_sdram_nop_a;
      end
      1'd1: begin
        builder_array_muxed1 <= main_soclinux_sdram_choose_cmd_cmd_payload_a;
      end
      2'd2: begin
        builder_array_muxed1 <= main_soclinux_sdram_choose_req_cmd_payload_a;
      end
      default: begin
        builder_array_muxed1 <= main_soclinux_sdram_cmd_payload_a;
      end
    endcase
  end
  always @(*) begin
    builder_array_muxed2 <= 1'd0;
    case (main_soclinux_sdram_steerer_sel0)
      1'd0: begin
        builder_array_muxed2 <= 1'd0;
      end
      1'd1: begin
        builder_array_muxed2 <= ((main_soclinux_sdram_choose_cmd_cmd_valid & main_soclinux_sdram_choose_cmd_cmd_ready) & main_soclinux_sdram_choose_cmd_cmd_payload_cas);
      end
      2'd2: begin
        builder_array_muxed2 <= ((main_soclinux_sdram_choose_req_cmd_valid & main_soclinux_sdram_choose_req_cmd_ready) & main_soclinux_sdram_choose_req_cmd_payload_cas);
      end
      default: begin
        builder_array_muxed2 <= ((main_soclinux_sdram_cmd_valid & main_soclinux_sdram_cmd_ready) & main_soclinux_sdram_cmd_payload_cas);
      end
    endcase
  end
  always @(*) begin
    builder_array_muxed3 <= 1'd0;
    case (main_soclinux_sdram_steerer_sel0)
      1'd0: begin
        builder_array_muxed3 <= 1'd0;
      end
      1'd1: begin
        builder_array_muxed3 <= ((main_soclinux_sdram_choose_cmd_cmd_valid & main_soclinux_sdram_choose_cmd_cmd_ready) & main_soclinux_sdram_choose_cmd_cmd_payload_ras);
      end
      2'd2: begin
        builder_array_muxed3 <= ((main_soclinux_sdram_choose_req_cmd_valid & main_soclinux_sdram_choose_req_cmd_ready) & main_soclinux_sdram_choose_req_cmd_payload_ras);
      end
      default: begin
        builder_array_muxed3 <= ((main_soclinux_sdram_cmd_valid & main_soclinux_sdram_cmd_ready) & main_soclinux_sdram_cmd_payload_ras);
      end
    endcase
  end
  always @(*) begin
    builder_array_muxed4 <= 1'd0;
    case (main_soclinux_sdram_steerer_sel0)
      1'd0: begin
        builder_array_muxed4 <= 1'd0;
      end
      1'd1: begin
        builder_array_muxed4 <= ((main_soclinux_sdram_choose_cmd_cmd_valid & main_soclinux_sdram_choose_cmd_cmd_ready) & main_soclinux_sdram_choose_cmd_cmd_payload_we);
      end
      2'd2: begin
        builder_array_muxed4 <= ((main_soclinux_sdram_choose_req_cmd_valid & main_soclinux_sdram_choose_req_cmd_ready) & main_soclinux_sdram_choose_req_cmd_payload_we);
      end
      default: begin
        builder_array_muxed4 <= ((main_soclinux_sdram_cmd_valid & main_soclinux_sdram_cmd_ready) & main_soclinux_sdram_cmd_payload_we);
      end
    endcase
  end
  always @(*) begin
    builder_array_muxed5 <= 1'd0;
    case (main_soclinux_sdram_steerer_sel0)
      1'd0: begin
        builder_array_muxed5 <= 1'd0;
      end
      1'd1: begin
        builder_array_muxed5 <= ((main_soclinux_sdram_choose_cmd_cmd_valid & main_soclinux_sdram_choose_cmd_cmd_ready) & main_soclinux_sdram_choose_cmd_cmd_payload_is_read);
      end
      2'd2: begin
        builder_array_muxed5 <= ((main_soclinux_sdram_choose_req_cmd_valid & main_soclinux_sdram_choose_req_cmd_ready) & main_soclinux_sdram_choose_req_cmd_payload_is_read);
      end
      default: begin
        builder_array_muxed5 <= ((main_soclinux_sdram_cmd_valid & main_soclinux_sdram_cmd_ready) & main_soclinux_sdram_cmd_payload_is_read);
      end
    endcase
  end
  always @(*) begin
    builder_array_muxed6 <= 1'd0;
    case (main_soclinux_sdram_steerer_sel0)
      1'd0: begin
        builder_array_muxed6 <= 1'd0;
      end
      1'd1: begin
        builder_array_muxed6 <= ((main_soclinux_sdram_choose_cmd_cmd_valid & main_soclinux_sdram_choose_cmd_cmd_ready) & main_soclinux_sdram_choose_cmd_cmd_payload_is_write);
      end
      2'd2: begin
        builder_array_muxed6 <= ((main_soclinux_sdram_choose_req_cmd_valid & main_soclinux_sdram_choose_req_cmd_ready) & main_soclinux_sdram_choose_req_cmd_payload_is_write);
      end
      default: begin
        builder_array_muxed6 <= ((main_soclinux_sdram_cmd_valid & main_soclinux_sdram_cmd_ready) & main_soclinux_sdram_cmd_payload_is_write);
      end
    endcase
  end
  always @(*) begin
    builder_array_muxed7 <= 3'd0;
    case (main_soclinux_sdram_steerer_sel1)
      1'd0: begin
        builder_array_muxed7 <= main_soclinux_sdram_nop_ba[2:0];
      end
      1'd1: begin
        builder_array_muxed7 <= main_soclinux_sdram_choose_cmd_cmd_payload_ba[2:0];
      end
      2'd2: begin
        builder_array_muxed7 <= main_soclinux_sdram_choose_req_cmd_payload_ba[2:0];
      end
      default: begin
        builder_array_muxed7 <= main_soclinux_sdram_cmd_payload_ba[2:0];
      end
    endcase
  end
  always @(*) begin
    builder_array_muxed8 <= 15'd0;
    case (main_soclinux_sdram_steerer_sel1)
      1'd0: begin
        builder_array_muxed8 <= main_soclinux_sdram_nop_a;
      end
      1'd1: begin
        builder_array_muxed8 <= main_soclinux_sdram_choose_cmd_cmd_payload_a;
      end
      2'd2: begin
        builder_array_muxed8 <= main_soclinux_sdram_choose_req_cmd_payload_a;
      end
      default: begin
        builder_array_muxed8 <= main_soclinux_sdram_cmd_payload_a;
      end
    endcase
  end
  always @(*) begin
    builder_array_muxed9 <= 1'd0;
    case (main_soclinux_sdram_steerer_sel1)
      1'd0: begin
        builder_array_muxed9 <= 1'd0;
      end
      1'd1: begin
        builder_array_muxed9 <= ((main_soclinux_sdram_choose_cmd_cmd_valid & main_soclinux_sdram_choose_cmd_cmd_ready) & main_soclinux_sdram_choose_cmd_cmd_payload_cas);
      end
      2'd2: begin
        builder_array_muxed9 <= ((main_soclinux_sdram_choose_req_cmd_valid & main_soclinux_sdram_choose_req_cmd_ready) & main_soclinux_sdram_choose_req_cmd_payload_cas);
      end
      default: begin
        builder_array_muxed9 <= ((main_soclinux_sdram_cmd_valid & main_soclinux_sdram_cmd_ready) & main_soclinux_sdram_cmd_payload_cas);
      end
    endcase
  end
  always @(*) begin
    builder_array_muxed10 <= 1'd0;
    case (main_soclinux_sdram_steerer_sel1)
      1'd0: begin
        builder_array_muxed10 <= 1'd0;
      end
      1'd1: begin
        builder_array_muxed10 <= ((main_soclinux_sdram_choose_cmd_cmd_valid & main_soclinux_sdram_choose_cmd_cmd_ready) & main_soclinux_sdram_choose_cmd_cmd_payload_ras);
      end
      2'd2: begin
        builder_array_muxed10 <= ((main_soclinux_sdram_choose_req_cmd_valid & main_soclinux_sdram_choose_req_cmd_ready) & main_soclinux_sdram_choose_req_cmd_payload_ras);
      end
      default: begin
        builder_array_muxed10 <= ((main_soclinux_sdram_cmd_valid & main_soclinux_sdram_cmd_ready) & main_soclinux_sdram_cmd_payload_ras);
      end
    endcase
  end
  always @(*) begin
    builder_array_muxed11 <= 1'd0;
    case (main_soclinux_sdram_steerer_sel1)
      1'd0: begin
        builder_array_muxed11 <= 1'd0;
      end
      1'd1: begin
        builder_array_muxed11 <= ((main_soclinux_sdram_choose_cmd_cmd_valid & main_soclinux_sdram_choose_cmd_cmd_ready) & main_soclinux_sdram_choose_cmd_cmd_payload_we);
      end
      2'd2: begin
        builder_array_muxed11 <= ((main_soclinux_sdram_choose_req_cmd_valid & main_soclinux_sdram_choose_req_cmd_ready) & main_soclinux_sdram_choose_req_cmd_payload_we);
      end
      default: begin
        builder_array_muxed11 <= ((main_soclinux_sdram_cmd_valid & main_soclinux_sdram_cmd_ready) & main_soclinux_sdram_cmd_payload_we);
      end
    endcase
  end
  always @(*) begin
    builder_array_muxed12 <= 1'd0;
    case (main_soclinux_sdram_steerer_sel1)
      1'd0: begin
        builder_array_muxed12 <= 1'd0;
      end
      1'd1: begin
        builder_array_muxed12 <= ((main_soclinux_sdram_choose_cmd_cmd_valid & main_soclinux_sdram_choose_cmd_cmd_ready) & main_soclinux_sdram_choose_cmd_cmd_payload_is_read);
      end
      2'd2: begin
        builder_array_muxed12 <= ((main_soclinux_sdram_choose_req_cmd_valid & main_soclinux_sdram_choose_req_cmd_ready) & main_soclinux_sdram_choose_req_cmd_payload_is_read);
      end
      default: begin
        builder_array_muxed12 <= ((main_soclinux_sdram_cmd_valid & main_soclinux_sdram_cmd_ready) & main_soclinux_sdram_cmd_payload_is_read);
      end
    endcase
  end
  always @(*) begin
    builder_array_muxed13 <= 1'd0;
    case (main_soclinux_sdram_steerer_sel1)
      1'd0: begin
        builder_array_muxed13 <= 1'd0;
      end
      1'd1: begin
        builder_array_muxed13 <= ((main_soclinux_sdram_choose_cmd_cmd_valid & main_soclinux_sdram_choose_cmd_cmd_ready) & main_soclinux_sdram_choose_cmd_cmd_payload_is_write);
      end
      2'd2: begin
        builder_array_muxed13 <= ((main_soclinux_sdram_choose_req_cmd_valid & main_soclinux_sdram_choose_req_cmd_ready) & main_soclinux_sdram_choose_req_cmd_payload_is_write);
      end
      default: begin
        builder_array_muxed13 <= ((main_soclinux_sdram_cmd_valid & main_soclinux_sdram_cmd_ready) & main_soclinux_sdram_cmd_payload_is_write);
      end
    endcase
  end
  always @(*) begin
    builder_array_muxed14 <= 3'd0;
    case (main_soclinux_sdram_steerer_sel2)
      1'd0: begin
        builder_array_muxed14 <= main_soclinux_sdram_nop_ba[2:0];
      end
      1'd1: begin
        builder_array_muxed14 <= main_soclinux_sdram_choose_cmd_cmd_payload_ba[2:0];
      end
      2'd2: begin
        builder_array_muxed14 <= main_soclinux_sdram_choose_req_cmd_payload_ba[2:0];
      end
      default: begin
        builder_array_muxed14 <= main_soclinux_sdram_cmd_payload_ba[2:0];
      end
    endcase
  end
  always @(*) begin
    builder_array_muxed15 <= 15'd0;
    case (main_soclinux_sdram_steerer_sel2)
      1'd0: begin
        builder_array_muxed15 <= main_soclinux_sdram_nop_a;
      end
      1'd1: begin
        builder_array_muxed15 <= main_soclinux_sdram_choose_cmd_cmd_payload_a;
      end
      2'd2: begin
        builder_array_muxed15 <= main_soclinux_sdram_choose_req_cmd_payload_a;
      end
      default: begin
        builder_array_muxed15 <= main_soclinux_sdram_cmd_payload_a;
      end
    endcase
  end
  always @(*) begin
    builder_array_muxed16 <= 1'd0;
    case (main_soclinux_sdram_steerer_sel2)
      1'd0: begin
        builder_array_muxed16 <= 1'd0;
      end
      1'd1: begin
        builder_array_muxed16 <= ((main_soclinux_sdram_choose_cmd_cmd_valid & main_soclinux_sdram_choose_cmd_cmd_ready) & main_soclinux_sdram_choose_cmd_cmd_payload_cas);
      end
      2'd2: begin
        builder_array_muxed16 <= ((main_soclinux_sdram_choose_req_cmd_valid & main_soclinux_sdram_choose_req_cmd_ready) & main_soclinux_sdram_choose_req_cmd_payload_cas);
      end
      default: begin
        builder_array_muxed16 <= ((main_soclinux_sdram_cmd_valid & main_soclinux_sdram_cmd_ready) & main_soclinux_sdram_cmd_payload_cas);
      end
    endcase
  end
  always @(*) begin
    builder_array_muxed17 <= 1'd0;
    case (main_soclinux_sdram_steerer_sel2)
      1'd0: begin
        builder_array_muxed17 <= 1'd0;
      end
      1'd1: begin
        builder_array_muxed17 <= ((main_soclinux_sdram_choose_cmd_cmd_valid & main_soclinux_sdram_choose_cmd_cmd_ready) & main_soclinux_sdram_choose_cmd_cmd_payload_ras);
      end
      2'd2: begin
        builder_array_muxed17 <= ((main_soclinux_sdram_choose_req_cmd_valid & main_soclinux_sdram_choose_req_cmd_ready) & main_soclinux_sdram_choose_req_cmd_payload_ras);
      end
      default: begin
        builder_array_muxed17 <= ((main_soclinux_sdram_cmd_valid & main_soclinux_sdram_cmd_ready) & main_soclinux_sdram_cmd_payload_ras);
      end
    endcase
  end
  always @(*) begin
    builder_array_muxed18 <= 1'd0;
    case (main_soclinux_sdram_steerer_sel2)
      1'd0: begin
        builder_array_muxed18 <= 1'd0;
      end
      1'd1: begin
        builder_array_muxed18 <= ((main_soclinux_sdram_choose_cmd_cmd_valid & main_soclinux_sdram_choose_cmd_cmd_ready) & main_soclinux_sdram_choose_cmd_cmd_payload_we);
      end
      2'd2: begin
        builder_array_muxed18 <= ((main_soclinux_sdram_choose_req_cmd_valid & main_soclinux_sdram_choose_req_cmd_ready) & main_soclinux_sdram_choose_req_cmd_payload_we);
      end
      default: begin
        builder_array_muxed18 <= ((main_soclinux_sdram_cmd_valid & main_soclinux_sdram_cmd_ready) & main_soclinux_sdram_cmd_payload_we);
      end
    endcase
  end
  always @(*) begin
    builder_array_muxed19 <= 1'd0;
    case (main_soclinux_sdram_steerer_sel2)
      1'd0: begin
        builder_array_muxed19 <= 1'd0;
      end
      1'd1: begin
        builder_array_muxed19 <= ((main_soclinux_sdram_choose_cmd_cmd_valid & main_soclinux_sdram_choose_cmd_cmd_ready) & main_soclinux_sdram_choose_cmd_cmd_payload_is_read);
      end
      2'd2: begin
        builder_array_muxed19 <= ((main_soclinux_sdram_choose_req_cmd_valid & main_soclinux_sdram_choose_req_cmd_ready) & main_soclinux_sdram_choose_req_cmd_payload_is_read);
      end
      default: begin
        builder_array_muxed19 <= ((main_soclinux_sdram_cmd_valid & main_soclinux_sdram_cmd_ready) & main_soclinux_sdram_cmd_payload_is_read);
      end
    endcase
  end
  always @(*) begin
    builder_array_muxed20 <= 1'd0;
    case (main_soclinux_sdram_steerer_sel2)
      1'd0: begin
        builder_array_muxed20 <= 1'd0;
      end
      1'd1: begin
        builder_array_muxed20 <= ((main_soclinux_sdram_choose_cmd_cmd_valid & main_soclinux_sdram_choose_cmd_cmd_ready) & main_soclinux_sdram_choose_cmd_cmd_payload_is_write);
      end
      2'd2: begin
        builder_array_muxed20 <= ((main_soclinux_sdram_choose_req_cmd_valid & main_soclinux_sdram_choose_req_cmd_ready) & main_soclinux_sdram_choose_req_cmd_payload_is_write);
      end
      default: begin
        builder_array_muxed20 <= ((main_soclinux_sdram_cmd_valid & main_soclinux_sdram_cmd_ready) & main_soclinux_sdram_cmd_payload_is_write);
      end
    endcase
  end
  always @(*) begin
    builder_array_muxed21 <= 3'd0;
    case (main_soclinux_sdram_steerer_sel3)
      1'd0: begin
        builder_array_muxed21 <= main_soclinux_sdram_nop_ba[2:0];
      end
      1'd1: begin
        builder_array_muxed21 <= main_soclinux_sdram_choose_cmd_cmd_payload_ba[2:0];
      end
      2'd2: begin
        builder_array_muxed21 <= main_soclinux_sdram_choose_req_cmd_payload_ba[2:0];
      end
      default: begin
        builder_array_muxed21 <= main_soclinux_sdram_cmd_payload_ba[2:0];
      end
    endcase
  end
  always @(*) begin
    builder_array_muxed22 <= 15'd0;
    case (main_soclinux_sdram_steerer_sel3)
      1'd0: begin
        builder_array_muxed22 <= main_soclinux_sdram_nop_a;
      end
      1'd1: begin
        builder_array_muxed22 <= main_soclinux_sdram_choose_cmd_cmd_payload_a;
      end
      2'd2: begin
        builder_array_muxed22 <= main_soclinux_sdram_choose_req_cmd_payload_a;
      end
      default: begin
        builder_array_muxed22 <= main_soclinux_sdram_cmd_payload_a;
      end
    endcase
  end
  always @(*) begin
    builder_array_muxed23 <= 1'd0;
    case (main_soclinux_sdram_steerer_sel3)
      1'd0: begin
        builder_array_muxed23 <= 1'd0;
      end
      1'd1: begin
        builder_array_muxed23 <= ((main_soclinux_sdram_choose_cmd_cmd_valid & main_soclinux_sdram_choose_cmd_cmd_ready) & main_soclinux_sdram_choose_cmd_cmd_payload_cas);
      end
      2'd2: begin
        builder_array_muxed23 <= ((main_soclinux_sdram_choose_req_cmd_valid & main_soclinux_sdram_choose_req_cmd_ready) & main_soclinux_sdram_choose_req_cmd_payload_cas);
      end
      default: begin
        builder_array_muxed23 <= ((main_soclinux_sdram_cmd_valid & main_soclinux_sdram_cmd_ready) & main_soclinux_sdram_cmd_payload_cas);
      end
    endcase
  end
  always @(*) begin
    builder_array_muxed24 <= 1'd0;
    case (main_soclinux_sdram_steerer_sel3)
      1'd0: begin
        builder_array_muxed24 <= 1'd0;
      end
      1'd1: begin
        builder_array_muxed24 <= ((main_soclinux_sdram_choose_cmd_cmd_valid & main_soclinux_sdram_choose_cmd_cmd_ready) & main_soclinux_sdram_choose_cmd_cmd_payload_ras);
      end
      2'd2: begin
        builder_array_muxed24 <= ((main_soclinux_sdram_choose_req_cmd_valid & main_soclinux_sdram_choose_req_cmd_ready) & main_soclinux_sdram_choose_req_cmd_payload_ras);
      end
      default: begin
        builder_array_muxed24 <= ((main_soclinux_sdram_cmd_valid & main_soclinux_sdram_cmd_ready) & main_soclinux_sdram_cmd_payload_ras);
      end
    endcase
  end
  always @(*) begin
    builder_array_muxed25 <= 1'd0;
    case (main_soclinux_sdram_steerer_sel3)
      1'd0: begin
        builder_array_muxed25 <= 1'd0;
      end
      1'd1: begin
        builder_array_muxed25 <= ((main_soclinux_sdram_choose_cmd_cmd_valid & main_soclinux_sdram_choose_cmd_cmd_ready) & main_soclinux_sdram_choose_cmd_cmd_payload_we);
      end
      2'd2: begin
        builder_array_muxed25 <= ((main_soclinux_sdram_choose_req_cmd_valid & main_soclinux_sdram_choose_req_cmd_ready) & main_soclinux_sdram_choose_req_cmd_payload_we);
      end
      default: begin
        builder_array_muxed25 <= ((main_soclinux_sdram_cmd_valid & main_soclinux_sdram_cmd_ready) & main_soclinux_sdram_cmd_payload_we);
      end
    endcase
  end
  always @(*) begin
    builder_array_muxed26 <= 1'd0;
    case (main_soclinux_sdram_steerer_sel3)
      1'd0: begin
        builder_array_muxed26 <= 1'd0;
      end
      1'd1: begin
        builder_array_muxed26 <= ((main_soclinux_sdram_choose_cmd_cmd_valid & main_soclinux_sdram_choose_cmd_cmd_ready) & main_soclinux_sdram_choose_cmd_cmd_payload_is_read);
      end
      2'd2: begin
        builder_array_muxed26 <= ((main_soclinux_sdram_choose_req_cmd_valid & main_soclinux_sdram_choose_req_cmd_ready) & main_soclinux_sdram_choose_req_cmd_payload_is_read);
      end
      default: begin
        builder_array_muxed26 <= ((main_soclinux_sdram_cmd_valid & main_soclinux_sdram_cmd_ready) & main_soclinux_sdram_cmd_payload_is_read);
      end
    endcase
  end
  always @(*) begin
    builder_array_muxed27 <= 1'd0;
    case (main_soclinux_sdram_steerer_sel3)
      1'd0: begin
        builder_array_muxed27 <= 1'd0;
      end
      1'd1: begin
        builder_array_muxed27 <= ((main_soclinux_sdram_choose_cmd_cmd_valid & main_soclinux_sdram_choose_cmd_cmd_ready) & main_soclinux_sdram_choose_cmd_cmd_payload_is_write);
      end
      2'd2: begin
        builder_array_muxed27 <= ((main_soclinux_sdram_choose_req_cmd_valid & main_soclinux_sdram_choose_req_cmd_ready) & main_soclinux_sdram_choose_req_cmd_payload_is_write);
      end
      default: begin
        builder_array_muxed27 <= ((main_soclinux_sdram_cmd_valid & main_soclinux_sdram_cmd_ready) & main_soclinux_sdram_cmd_payload_is_write);
      end
    endcase
  end
  assign main_soclinux_uart_phy_rx = builder_xilinxmultiregimpl0_regs1;
  assign builder_xilinxasyncresetsynchronizerimpl0 = (~main_crg_locked);
  assign builder_xilinxasyncresetsynchronizerimpl1 = (~main_crg_locked);
  assign builder_xilinxasyncresetsynchronizerimpl2 = (~main_crg_locked);
  assign builder_xilinxasyncresetsynchronizerimpl3 = (~main_crg_locked);
  assign builder_xilinxasyncresetsynchronizerimpl4 = (~main_crg_locked);
  assign builder_xilinxasyncresetsynchronizerimpl5 = (~main_ethphy_pll_locked);
  always @(*) begin
    main_ethphy__r_status <= 1'd0;
    main_ethphy__r_status <= main_ethphy_r;
    main_ethphy__r_status <= builder_xilinxmultiregimpl1_regs1;
  end
  assign main_soclinux_ps_preamble_error_toggle_o = builder_xilinxmultiregimpl2_regs1;
  assign main_soclinux_ps_crc_error_toggle_o = builder_xilinxmultiregimpl3_regs1;
  assign main_soclinux_tx_cdc_produce_rdomain = builder_xilinxmultiregimpl4_regs1;
  assign main_soclinux_tx_cdc_consume_wdomain = builder_xilinxmultiregimpl5_regs1;
  assign main_soclinux_rx_cdc_produce_rdomain = builder_xilinxmultiregimpl6_regs1;
  assign main_soclinux_rx_cdc_consume_wdomain = builder_xilinxmultiregimpl7_regs1;

  always @(posedge eth_rx_clk) begin
    main_ethphy_liteethphyrgmiirx_rx_ctl_d <= main_ethphy_liteethphyrgmiirx_rx_ctl;
    main_ethphy_liteethphyrgmiirx_source_valid <= main_ethphy_liteethphyrgmiirx_rx_ctl;
    main_ethphy_liteethphyrgmiirx_source_payload_data <= main_ethphy_liteethphyrgmiirx_rx_data;
    builder_subfragments_liteethmacpreamblechecker_state <= builder_subfragments_liteethmacpreamblechecker_next_state;
    if (main_soclinux_liteethmaccrc32checker_crc_ce) begin
      main_soclinux_liteethmaccrc32checker_crc_reg <= main_soclinux_liteethmaccrc32checker_crc_next;
    end
    if (main_soclinux_liteethmaccrc32checker_crc_reset) begin
      main_soclinux_liteethmaccrc32checker_crc_reg <= 32'd4294967295;
    end
    if (((main_soclinux_liteethmaccrc32checker_syncfifo_syncfifo_we & main_soclinux_liteethmaccrc32checker_syncfifo_syncfifo_writable) & (~main_soclinux_liteethmaccrc32checker_syncfifo_replace))) begin
      if ((main_soclinux_liteethmaccrc32checker_syncfifo_produce == 3'd4)) begin
        main_soclinux_liteethmaccrc32checker_syncfifo_produce <= 1'd0;
      end else begin
        main_soclinux_liteethmaccrc32checker_syncfifo_produce <= (main_soclinux_liteethmaccrc32checker_syncfifo_produce + 1'd1);
      end
    end
    if (main_soclinux_liteethmaccrc32checker_syncfifo_do_read) begin
      if ((main_soclinux_liteethmaccrc32checker_syncfifo_consume == 3'd4)) begin
        main_soclinux_liteethmaccrc32checker_syncfifo_consume <= 1'd0;
      end else begin
        main_soclinux_liteethmaccrc32checker_syncfifo_consume <= (main_soclinux_liteethmaccrc32checker_syncfifo_consume + 1'd1);
      end
    end
    if (((main_soclinux_liteethmaccrc32checker_syncfifo_syncfifo_we & main_soclinux_liteethmaccrc32checker_syncfifo_syncfifo_writable) & (~main_soclinux_liteethmaccrc32checker_syncfifo_replace))) begin
      if ((~main_soclinux_liteethmaccrc32checker_syncfifo_do_read)) begin
        main_soclinux_liteethmaccrc32checker_syncfifo_level <= (main_soclinux_liteethmaccrc32checker_syncfifo_level + 1'd1);
      end
    end else begin
      if (main_soclinux_liteethmaccrc32checker_syncfifo_do_read) begin
        main_soclinux_liteethmaccrc32checker_syncfifo_level <= (main_soclinux_liteethmaccrc32checker_syncfifo_level - 1'd1);
      end
    end
    if (main_soclinux_liteethmaccrc32checker_fifo_reset) begin
      main_soclinux_liteethmaccrc32checker_syncfifo_level   <= 3'd0;
      main_soclinux_liteethmaccrc32checker_syncfifo_produce <= 3'd0;
      main_soclinux_liteethmaccrc32checker_syncfifo_consume <= 3'd0;
    end
    builder_subfragments_liteethmaccrc32checker_state <= builder_subfragments_liteethmaccrc32checker_next_state;
    if (((~main_soclinux_crc32_checker_source_valid) | main_soclinux_crc32_checker_source_ready)) begin
      main_soclinux_crc32_checker_source_valid <= main_soclinux_crc32_checker_sink_valid;
      main_soclinux_crc32_checker_source_first <= main_soclinux_crc32_checker_sink_first;
      main_soclinux_crc32_checker_source_last <= main_soclinux_crc32_checker_sink_last;
      main_soclinux_crc32_checker_source_payload_data <= main_soclinux_crc32_checker_sink_payload_data;
      main_soclinux_crc32_checker_source_payload_last_be <= main_soclinux_crc32_checker_sink_payload_last_be;
      main_soclinux_crc32_checker_source_payload_error <= main_soclinux_crc32_checker_sink_payload_error;
    end
    if (main_soclinux_ps_preamble_error_i) begin
      main_soclinux_ps_preamble_error_toggle_i <= (~main_soclinux_ps_preamble_error_toggle_i);
    end
    if (main_soclinux_ps_crc_error_i) begin
      main_soclinux_ps_crc_error_toggle_i <= (~main_soclinux_ps_crc_error_toggle_i);
    end
    if (main_soclinux_rx_converter_converter_source_ready) begin
      main_soclinux_rx_converter_converter_strobe_all <= 1'd0;
    end
    if (main_soclinux_rx_converter_converter_load_part) begin
      if (((main_soclinux_rx_converter_converter_demux == 2'd3) | main_soclinux_rx_converter_converter_sink_last)) begin
        main_soclinux_rx_converter_converter_demux <= 1'd0;
        main_soclinux_rx_converter_converter_strobe_all <= 1'd1;
      end else begin
        main_soclinux_rx_converter_converter_demux <= (main_soclinux_rx_converter_converter_demux + 1'd1);
      end
    end
    if ((main_soclinux_rx_converter_converter_source_valid & main_soclinux_rx_converter_converter_source_ready)) begin
      if ((main_soclinux_rx_converter_converter_sink_valid & main_soclinux_rx_converter_converter_sink_ready)) begin
        main_soclinux_rx_converter_converter_source_first <= main_soclinux_rx_converter_converter_sink_first;
        main_soclinux_rx_converter_converter_source_last <= main_soclinux_rx_converter_converter_sink_last;
      end else begin
        main_soclinux_rx_converter_converter_source_first <= 1'd0;
        main_soclinux_rx_converter_converter_source_last  <= 1'd0;
      end
    end else begin
      if ((main_soclinux_rx_converter_converter_sink_valid & main_soclinux_rx_converter_converter_sink_ready)) begin
        main_soclinux_rx_converter_converter_source_first <= (main_soclinux_rx_converter_converter_sink_first | main_soclinux_rx_converter_converter_source_first);
        main_soclinux_rx_converter_converter_source_last <= (main_soclinux_rx_converter_converter_sink_last | main_soclinux_rx_converter_converter_source_last);
      end
    end
    if (main_soclinux_rx_converter_converter_load_part) begin
      case (main_soclinux_rx_converter_converter_demux)
        1'd0: begin
          main_soclinux_rx_converter_converter_source_payload_data[9:0] <= main_soclinux_rx_converter_converter_sink_payload_data;
        end
        1'd1: begin
          main_soclinux_rx_converter_converter_source_payload_data[19:10] <= main_soclinux_rx_converter_converter_sink_payload_data;
        end
        2'd2: begin
          main_soclinux_rx_converter_converter_source_payload_data[29:20] <= main_soclinux_rx_converter_converter_sink_payload_data;
        end
        2'd3: begin
          main_soclinux_rx_converter_converter_source_payload_data[39:30] <= main_soclinux_rx_converter_converter_sink_payload_data;
        end
      endcase
    end
    if (main_soclinux_rx_converter_converter_load_part) begin
      main_soclinux_rx_converter_converter_source_payload_valid_token_count <= (main_soclinux_rx_converter_converter_demux + 1'd1);
    end
    main_soclinux_rx_cdc_graycounter0_q_binary <= main_soclinux_rx_cdc_graycounter0_q_next_binary;
    main_soclinux_rx_cdc_graycounter0_q <= main_soclinux_rx_cdc_graycounter0_q_next;
    if (eth_rx_rst) begin
      main_ethphy_liteethphyrgmiirx_source_valid <= 1'd0;
      main_ethphy_liteethphyrgmiirx_source_payload_data <= 8'd0;
      main_ethphy_liteethphyrgmiirx_rx_ctl_d <= 1'd0;
      main_soclinux_liteethmaccrc32checker_crc_reg <= 32'd4294967295;
      main_soclinux_liteethmaccrc32checker_syncfifo_level <= 3'd0;
      main_soclinux_liteethmaccrc32checker_syncfifo_produce <= 3'd0;
      main_soclinux_liteethmaccrc32checker_syncfifo_consume <= 3'd0;
      main_soclinux_crc32_checker_source_valid <= 1'd0;
      main_soclinux_crc32_checker_source_payload_data <= 8'd0;
      main_soclinux_crc32_checker_source_payload_last_be <= 1'd0;
      main_soclinux_crc32_checker_source_payload_error <= 1'd0;
      main_soclinux_rx_converter_converter_source_payload_data <= 40'd0;
      main_soclinux_rx_converter_converter_source_payload_valid_token_count <= 3'd0;
      main_soclinux_rx_converter_converter_demux <= 2'd0;
      main_soclinux_rx_converter_converter_strobe_all <= 1'd0;
      main_soclinux_rx_cdc_graycounter0_q <= 7'd0;
      main_soclinux_rx_cdc_graycounter0_q_binary <= 7'd0;
      builder_subfragments_liteethmacpreamblechecker_state <= 1'd0;
      builder_subfragments_liteethmaccrc32checker_state <= 2'd0;
    end
    builder_xilinxmultiregimpl7_regs0 <= main_soclinux_rx_cdc_graycounter1_q;
    builder_xilinxmultiregimpl7_regs1 <= builder_xilinxmultiregimpl7_regs0;
  end

  always @(posedge eth_tx_clk) begin
    builder_subfragments_liteethmacgap_state <= builder_subfragments_liteethmacgap_next_state;
    if (main_soclinux_tx_gap_inserter_counter_subfragments_liteethmacgap_next_value_ce) begin
      main_soclinux_tx_gap_inserter_counter <= main_soclinux_tx_gap_inserter_counter_subfragments_liteethmacgap_next_value;
    end
    builder_subfragments_liteethmacpreambleinserter_state <= builder_subfragments_liteethmacpreambleinserter_next_state;
    if (main_soclinux_preamble_inserter_count_subfragments_liteethmacpreambleinserter_next_value_ce) begin
      main_soclinux_preamble_inserter_count <= main_soclinux_preamble_inserter_count_subfragments_liteethmacpreambleinserter_next_value;
    end
    if (main_soclinux_liteethmaccrc32inserter_is_ongoing0) begin
      main_soclinux_liteethmaccrc32inserter_cnt <= 2'd3;
    end else begin
      if ((main_soclinux_liteethmaccrc32inserter_is_ongoing1 & (~main_soclinux_liteethmaccrc32inserter_cnt_done))) begin
        main_soclinux_liteethmaccrc32inserter_cnt <= (main_soclinux_liteethmaccrc32inserter_cnt - main_soclinux_liteethmaccrc32inserter_source_ready);
      end
    end
    if (main_soclinux_liteethmaccrc32inserter_ce) begin
      main_soclinux_liteethmaccrc32inserter_reg <= main_soclinux_liteethmaccrc32inserter_next;
    end
    if (main_soclinux_liteethmaccrc32inserter_reset) begin
      main_soclinux_liteethmaccrc32inserter_reg <= 32'd4294967295;
    end
    builder_subfragments_liteethmaccrc32inserter_state <= builder_subfragments_liteethmaccrc32inserter_next_state;
    if (((~main_soclinux_crc32_inserter_source_valid) | main_soclinux_crc32_inserter_source_ready)) begin
      main_soclinux_crc32_inserter_source_valid <= main_soclinux_crc32_inserter_sink_valid;
      main_soclinux_crc32_inserter_source_first <= main_soclinux_crc32_inserter_sink_first;
      main_soclinux_crc32_inserter_source_last <= main_soclinux_crc32_inserter_sink_last;
      main_soclinux_crc32_inserter_source_payload_data <= main_soclinux_crc32_inserter_sink_payload_data;
      main_soclinux_crc32_inserter_source_payload_last_be <= main_soclinux_crc32_inserter_sink_payload_last_be;
      main_soclinux_crc32_inserter_source_payload_error <= main_soclinux_crc32_inserter_sink_payload_error;
    end
    builder_subfragments_liteethmacpaddinginserter_state <= builder_subfragments_liteethmacpaddinginserter_next_state;
    if (main_soclinux_padding_inserter_counter_subfragments_liteethmacpaddinginserter_next_value_ce) begin
      main_soclinux_padding_inserter_counter <= main_soclinux_padding_inserter_counter_subfragments_liteethmacpaddinginserter_next_value;
    end
    if ((main_soclinux_tx_last_be_sink_valid & main_soclinux_tx_last_be_sink_ready)) begin
      if (main_soclinux_tx_last_be_sink_last) begin
        main_soclinux_tx_last_be_ongoing <= 1'd1;
      end else begin
        if (main_soclinux_tx_last_be_sink_payload_last_be) begin
          main_soclinux_tx_last_be_ongoing <= 1'd0;
        end
      end
    end
    if ((main_soclinux_tx_converter_converter_source_valid & main_soclinux_tx_converter_converter_source_ready)) begin
      if (main_soclinux_tx_converter_converter_last) begin
        main_soclinux_tx_converter_converter_mux <= 1'd0;
      end else begin
        main_soclinux_tx_converter_converter_mux <= (main_soclinux_tx_converter_converter_mux + 1'd1);
      end
    end
    main_soclinux_tx_cdc_graycounter1_q_binary <= main_soclinux_tx_cdc_graycounter1_q_next_binary;
    main_soclinux_tx_cdc_graycounter1_q <= main_soclinux_tx_cdc_graycounter1_q_next;
    if (eth_tx_rst) begin
      main_soclinux_liteethmaccrc32inserter_reg <= 32'd4294967295;
      main_soclinux_liteethmaccrc32inserter_cnt <= 2'd3;
      main_soclinux_crc32_inserter_source_valid <= 1'd0;
      main_soclinux_crc32_inserter_source_payload_data <= 8'd0;
      main_soclinux_crc32_inserter_source_payload_last_be <= 1'd0;
      main_soclinux_crc32_inserter_source_payload_error <= 1'd0;
      main_soclinux_padding_inserter_counter <= 16'd0;
      main_soclinux_tx_last_be_ongoing <= 1'd1;
      main_soclinux_tx_converter_converter_mux <= 2'd0;
      main_soclinux_tx_cdc_graycounter1_q <= 7'd0;
      main_soclinux_tx_cdc_graycounter1_q_binary <= 7'd0;
      builder_subfragments_liteethmacgap_state <= 1'd0;
      builder_subfragments_liteethmacpreambleinserter_state <= 2'd0;
      builder_subfragments_liteethmaccrc32inserter_state <= 2'd0;
      builder_subfragments_liteethmacpaddinginserter_state <= 1'd0;
    end
    builder_xilinxmultiregimpl4_regs0 <= main_soclinux_tx_cdc_graycounter0_q;
    builder_xilinxmultiregimpl4_regs1 <= builder_xilinxmultiregimpl4_regs0;
  end

  always @(posedge idelay_clk) begin
    if ((main_crg_reset_counter != 1'd0)) begin
      main_crg_reset_counter <= (main_crg_reset_counter - 1'd1);
    end else begin
      main_crg_ic_reset <= 1'd0;
    end
    if (idelay_rst) begin
      main_crg_reset_counter <= 4'd15;
      main_crg_ic_reset <= 1'd1;
    end
  end

  always @(posedge sys_clk) begin
    if ((main_soclinux_soccontroller_bus_errors != 32'd4294967295)) begin
      if (main_soclinux_soccontroller_bus_error) begin
        main_soclinux_soccontroller_bus_errors <= (main_soclinux_soccontroller_bus_errors + 1'd1);
      end
    end
    main_soclinux_cpu_time <= (main_soclinux_cpu_time + 1'd1);
    if (main_soclinux_cpu_latch_re) begin
      main_soclinux_cpu_time_status <= main_soclinux_cpu_time;
    end
    if (main_soclinux_cpu_latch_re) begin
      main_soclinux_cpu_time_cmp <= main_soclinux_cpu_time_cmp_storage;
    end
    main_soclinux_soclinux_ram_bus_ack <= 1'd0;
    if (((main_soclinux_soclinux_ram_bus_cyc & main_soclinux_soclinux_ram_bus_stb) & (~main_soclinux_soclinux_ram_bus_ack))) begin
      main_soclinux_soclinux_ram_bus_ack <= 1'd1;
    end
    main_soclinux_ram_bus_ram_bus_ack <= 1'd0;
    if (((main_soclinux_ram_bus_ram_bus_cyc & main_soclinux_ram_bus_ram_bus_stb) & (~main_soclinux_ram_bus_ram_bus_ack))) begin
      main_soclinux_ram_bus_ram_bus_ack <= 1'd1;
    end
    main_soclinux_uart_phy_sink_ready <= 1'd0;
    if (((main_soclinux_uart_phy_sink_valid & (~main_soclinux_uart_phy_tx_busy)) & (~main_soclinux_uart_phy_sink_ready))) begin
      main_soclinux_uart_phy_tx_reg <= main_soclinux_uart_phy_sink_payload_data;
      main_soclinux_uart_phy_tx_bitcount <= 1'd0;
      main_soclinux_uart_phy_tx_busy <= 1'd1;
      serial_tx <= 1'd0;
    end else begin
      if ((main_soclinux_uart_phy_tx_clken & main_soclinux_uart_phy_tx_busy)) begin
        main_soclinux_uart_phy_tx_bitcount <= (main_soclinux_uart_phy_tx_bitcount + 1'd1);
        if ((main_soclinux_uart_phy_tx_bitcount == 4'd8)) begin
          serial_tx <= 1'd1;
        end else begin
          if ((main_soclinux_uart_phy_tx_bitcount == 4'd9)) begin
            serial_tx <= 1'd1;
            main_soclinux_uart_phy_tx_busy <= 1'd0;
            main_soclinux_uart_phy_sink_ready <= 1'd1;
          end else begin
            serial_tx <= main_soclinux_uart_phy_tx_reg[0];
            main_soclinux_uart_phy_tx_reg <= {1'd0, main_soclinux_uart_phy_tx_reg[7:1]};
          end
        end
      end
    end
    if (main_soclinux_uart_phy_tx_busy) begin
      {main_soclinux_uart_phy_tx_clken, main_soclinux_uart_phy_tx_clkphase} <= (main_soclinux_uart_phy_tx_clkphase + main_soclinux_uart_phy_storage);
    end else begin
      {main_soclinux_uart_phy_tx_clken, main_soclinux_uart_phy_tx_clkphase} <= main_soclinux_uart_phy_storage;
    end
    main_soclinux_uart_phy_source_valid <= 1'd0;
    main_soclinux_uart_phy_rx_r <= main_soclinux_uart_phy_rx;
    if ((~main_soclinux_uart_phy_rx_busy)) begin
      if (((~main_soclinux_uart_phy_rx) & main_soclinux_uart_phy_rx_r)) begin
        main_soclinux_uart_phy_rx_busy <= 1'd1;
        main_soclinux_uart_phy_rx_bitcount <= 1'd0;
      end
    end else begin
      if (main_soclinux_uart_phy_rx_clken) begin
        main_soclinux_uart_phy_rx_bitcount <= (main_soclinux_uart_phy_rx_bitcount + 1'd1);
        if ((main_soclinux_uart_phy_rx_bitcount == 1'd0)) begin
          if (main_soclinux_uart_phy_rx) begin
            main_soclinux_uart_phy_rx_busy <= 1'd0;
          end
        end else begin
          if ((main_soclinux_uart_phy_rx_bitcount == 4'd9)) begin
            main_soclinux_uart_phy_rx_busy <= 1'd0;
            if (main_soclinux_uart_phy_rx) begin
              main_soclinux_uart_phy_source_payload_data <= main_soclinux_uart_phy_rx_reg;
              main_soclinux_uart_phy_source_valid <= 1'd1;
            end
          end else begin
            main_soclinux_uart_phy_rx_reg <= {
              main_soclinux_uart_phy_rx, main_soclinux_uart_phy_rx_reg[7:1]
            };
          end
        end
      end
    end
    if (main_soclinux_uart_phy_rx_busy) begin
      {main_soclinux_uart_phy_rx_clken, main_soclinux_uart_phy_rx_clkphase} <= (main_soclinux_uart_phy_rx_clkphase + main_soclinux_uart_phy_storage);
    end else begin
      {main_soclinux_uart_phy_rx_clken, main_soclinux_uart_phy_rx_clkphase} <= 32'd2147483648;
    end
    if (main_soclinux_uart_tx_clear) begin
      main_soclinux_uart_tx_pending <= 1'd0;
    end
    main_soclinux_uart_tx_old_trigger <= main_soclinux_uart_tx_trigger;
    if (((~main_soclinux_uart_tx_trigger) & main_soclinux_uart_tx_old_trigger)) begin
      main_soclinux_uart_tx_pending <= 1'd1;
    end
    if (main_soclinux_uart_rx_clear) begin
      main_soclinux_uart_rx_pending <= 1'd0;
    end
    main_soclinux_uart_rx_old_trigger <= main_soclinux_uart_rx_trigger;
    if (((~main_soclinux_uart_rx_trigger) & main_soclinux_uart_rx_old_trigger)) begin
      main_soclinux_uart_rx_pending <= 1'd1;
    end
    if (main_soclinux_uart_tx_fifo_syncfifo_re) begin
      main_soclinux_uart_tx_fifo_readable <= 1'd1;
    end else begin
      if (main_soclinux_uart_tx_fifo_re) begin
        main_soclinux_uart_tx_fifo_readable <= 1'd0;
      end
    end
    if (((main_soclinux_uart_tx_fifo_syncfifo_we & main_soclinux_uart_tx_fifo_syncfifo_writable) & (~main_soclinux_uart_tx_fifo_replace))) begin
      main_soclinux_uart_tx_fifo_produce <= (main_soclinux_uart_tx_fifo_produce + 1'd1);
    end
    if (main_soclinux_uart_tx_fifo_do_read) begin
      main_soclinux_uart_tx_fifo_consume <= (main_soclinux_uart_tx_fifo_consume + 1'd1);
    end
    if (((main_soclinux_uart_tx_fifo_syncfifo_we & main_soclinux_uart_tx_fifo_syncfifo_writable) & (~main_soclinux_uart_tx_fifo_replace))) begin
      if ((~main_soclinux_uart_tx_fifo_do_read)) begin
        main_soclinux_uart_tx_fifo_level0 <= (main_soclinux_uart_tx_fifo_level0 + 1'd1);
      end
    end else begin
      if (main_soclinux_uart_tx_fifo_do_read) begin
        main_soclinux_uart_tx_fifo_level0 <= (main_soclinux_uart_tx_fifo_level0 - 1'd1);
      end
    end
    if (main_soclinux_uart_rx_fifo_syncfifo_re) begin
      main_soclinux_uart_rx_fifo_readable <= 1'd1;
    end else begin
      if (main_soclinux_uart_rx_fifo_re) begin
        main_soclinux_uart_rx_fifo_readable <= 1'd0;
      end
    end
    if (((main_soclinux_uart_rx_fifo_syncfifo_we & main_soclinux_uart_rx_fifo_syncfifo_writable) & (~main_soclinux_uart_rx_fifo_replace))) begin
      main_soclinux_uart_rx_fifo_produce <= (main_soclinux_uart_rx_fifo_produce + 1'd1);
    end
    if (main_soclinux_uart_rx_fifo_do_read) begin
      main_soclinux_uart_rx_fifo_consume <= (main_soclinux_uart_rx_fifo_consume + 1'd1);
    end
    if (((main_soclinux_uart_rx_fifo_syncfifo_we & main_soclinux_uart_rx_fifo_syncfifo_writable) & (~main_soclinux_uart_rx_fifo_replace))) begin
      if ((~main_soclinux_uart_rx_fifo_do_read)) begin
        main_soclinux_uart_rx_fifo_level0 <= (main_soclinux_uart_rx_fifo_level0 + 1'd1);
      end
    end else begin
      if (main_soclinux_uart_rx_fifo_do_read) begin
        main_soclinux_uart_rx_fifo_level0 <= (main_soclinux_uart_rx_fifo_level0 - 1'd1);
      end
    end
    if (main_soclinux_uart_reset) begin
      main_soclinux_uart_tx_pending <= 1'd0;
      main_soclinux_uart_tx_old_trigger <= 1'd0;
      main_soclinux_uart_rx_pending <= 1'd0;
      main_soclinux_uart_rx_old_trigger <= 1'd0;
      main_soclinux_uart_tx_fifo_readable <= 1'd0;
      main_soclinux_uart_tx_fifo_level0 <= 5'd0;
      main_soclinux_uart_tx_fifo_produce <= 4'd0;
      main_soclinux_uart_tx_fifo_consume <= 4'd0;
      main_soclinux_uart_rx_fifo_readable <= 1'd0;
      main_soclinux_uart_rx_fifo_level0 <= 5'd0;
      main_soclinux_uart_rx_fifo_produce <= 4'd0;
      main_soclinux_uart_rx_fifo_consume <= 4'd0;
    end
    if (main_soclinux_timer_en_storage) begin
      if ((main_soclinux_timer_value == 1'd0)) begin
        main_soclinux_timer_value <= main_soclinux_timer_reload_storage;
      end else begin
        main_soclinux_timer_value <= (main_soclinux_timer_value - 1'd1);
      end
    end else begin
      main_soclinux_timer_value <= main_soclinux_timer_load_storage;
    end
    if (main_soclinux_timer_update_value_re) begin
      main_soclinux_timer_value_status <= main_soclinux_timer_value;
    end
    if (main_soclinux_timer_zero_clear) begin
      main_soclinux_timer_zero_pending <= 1'd0;
    end
    main_soclinux_timer_zero_old_trigger <= main_soclinux_timer_zero_trigger;
    if (((~main_soclinux_timer_zero_trigger) & main_soclinux_timer_zero_old_trigger)) begin
      main_soclinux_timer_zero_pending <= 1'd1;
    end
    main_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline0 <= main_a7ddrphy_dqs_oe_delay_tappeddelayline;
    main_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1 <= main_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline0;
    main_a7ddrphy_dqspattern_o1 <= main_a7ddrphy_dqspattern_o0;
    if ((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_wdly_dq_bitslip_re)) begin
      main_a7ddrphy_bitslip0_value0 <= (main_a7ddrphy_bitslip0_value0 + 1'd1);
    end
    if (((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_wdly_dq_bitslip_rst_re) | main_a7ddrphy_rst_storage)) begin
      main_a7ddrphy_bitslip0_value0 <= 3'd7;
    end
    main_a7ddrphy_bitslip0_r0 <= {main_a7ddrphy_dqspattern_o1, main_a7ddrphy_bitslip0_r0[15:8]};
    if ((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_wdly_dq_bitslip_re)) begin
      main_a7ddrphy_bitslip1_value0 <= (main_a7ddrphy_bitslip1_value0 + 1'd1);
    end
    if (((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_wdly_dq_bitslip_rst_re) | main_a7ddrphy_rst_storage)) begin
      main_a7ddrphy_bitslip1_value0 <= 3'd7;
    end
    main_a7ddrphy_bitslip1_r0 <= {main_a7ddrphy_dqspattern_o1, main_a7ddrphy_bitslip1_r0[15:8]};
    if ((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_wdly_dq_bitslip_re)) begin
      main_a7ddrphy_bitslip0_value1 <= (main_a7ddrphy_bitslip0_value1 + 1'd1);
    end
    if (((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_wdly_dq_bitslip_rst_re) | main_a7ddrphy_rst_storage)) begin
      main_a7ddrphy_bitslip0_value1 <= 3'd7;
    end
    main_a7ddrphy_bitslip0_r1 <= {
      {
        main_a7ddrphy_dfi_p3_wrdata_mask[2],
        main_a7ddrphy_dfi_p3_wrdata_mask[0],
        main_a7ddrphy_dfi_p2_wrdata_mask[2],
        main_a7ddrphy_dfi_p2_wrdata_mask[0],
        main_a7ddrphy_dfi_p1_wrdata_mask[2],
        main_a7ddrphy_dfi_p1_wrdata_mask[0],
        main_a7ddrphy_dfi_p0_wrdata_mask[2],
        main_a7ddrphy_dfi_p0_wrdata_mask[0]
      },
      main_a7ddrphy_bitslip0_r1[15:8]
    };
    if ((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_wdly_dq_bitslip_re)) begin
      main_a7ddrphy_bitslip1_value1 <= (main_a7ddrphy_bitslip1_value1 + 1'd1);
    end
    if (((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_wdly_dq_bitslip_rst_re) | main_a7ddrphy_rst_storage)) begin
      main_a7ddrphy_bitslip1_value1 <= 3'd7;
    end
    main_a7ddrphy_bitslip1_r1 <= {
      {
        main_a7ddrphy_dfi_p3_wrdata_mask[3],
        main_a7ddrphy_dfi_p3_wrdata_mask[1],
        main_a7ddrphy_dfi_p2_wrdata_mask[3],
        main_a7ddrphy_dfi_p2_wrdata_mask[1],
        main_a7ddrphy_dfi_p1_wrdata_mask[3],
        main_a7ddrphy_dfi_p1_wrdata_mask[1],
        main_a7ddrphy_dfi_p0_wrdata_mask[3],
        main_a7ddrphy_dfi_p0_wrdata_mask[1]
      },
      main_a7ddrphy_bitslip1_r1[15:8]
    };
    main_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline0 <= main_a7ddrphy_dq_oe_delay_tappeddelayline;
    main_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1 <= main_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline0;
    if ((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_wdly_dq_bitslip_re)) begin
      main_a7ddrphy_bitslip0_value2 <= (main_a7ddrphy_bitslip0_value2 + 1'd1);
    end
    if (((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_wdly_dq_bitslip_rst_re) | main_a7ddrphy_rst_storage)) begin
      main_a7ddrphy_bitslip0_value2 <= 3'd7;
    end
    main_a7ddrphy_bitslip0_r2 <= {
      {
        main_a7ddrphy_dfi_p3_wrdata[16],
        main_a7ddrphy_dfi_p3_wrdata[0],
        main_a7ddrphy_dfi_p2_wrdata[16],
        main_a7ddrphy_dfi_p2_wrdata[0],
        main_a7ddrphy_dfi_p1_wrdata[16],
        main_a7ddrphy_dfi_p1_wrdata[0],
        main_a7ddrphy_dfi_p0_wrdata[16],
        main_a7ddrphy_dfi_p0_wrdata[0]
      },
      main_a7ddrphy_bitslip0_r2[15:8]
    };
    if ((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_rdly_dq_bitslip_re)) begin
      main_a7ddrphy_bitslip0_value3 <= (main_a7ddrphy_bitslip0_value3 + 1'd1);
    end
    if (((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_rdly_dq_bitslip_rst_re) | main_a7ddrphy_rst_storage)) begin
      main_a7ddrphy_bitslip0_value3 <= 3'd7;
    end
    main_a7ddrphy_bitslip0_r3 <= {main_a7ddrphy_bitslip03, main_a7ddrphy_bitslip0_r3[15:8]};
    if ((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_wdly_dq_bitslip_re)) begin
      main_a7ddrphy_bitslip1_value2 <= (main_a7ddrphy_bitslip1_value2 + 1'd1);
    end
    if (((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_wdly_dq_bitslip_rst_re) | main_a7ddrphy_rst_storage)) begin
      main_a7ddrphy_bitslip1_value2 <= 3'd7;
    end
    main_a7ddrphy_bitslip1_r2 <= {
      {
        main_a7ddrphy_dfi_p3_wrdata[17],
        main_a7ddrphy_dfi_p3_wrdata[1],
        main_a7ddrphy_dfi_p2_wrdata[17],
        main_a7ddrphy_dfi_p2_wrdata[1],
        main_a7ddrphy_dfi_p1_wrdata[17],
        main_a7ddrphy_dfi_p1_wrdata[1],
        main_a7ddrphy_dfi_p0_wrdata[17],
        main_a7ddrphy_dfi_p0_wrdata[1]
      },
      main_a7ddrphy_bitslip1_r2[15:8]
    };
    if ((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_rdly_dq_bitslip_re)) begin
      main_a7ddrphy_bitslip1_value3 <= (main_a7ddrphy_bitslip1_value3 + 1'd1);
    end
    if (((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_rdly_dq_bitslip_rst_re) | main_a7ddrphy_rst_storage)) begin
      main_a7ddrphy_bitslip1_value3 <= 3'd7;
    end
    main_a7ddrphy_bitslip1_r3 <= {main_a7ddrphy_bitslip13, main_a7ddrphy_bitslip1_r3[15:8]};
    if ((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_wdly_dq_bitslip_re)) begin
      main_a7ddrphy_bitslip2_value0 <= (main_a7ddrphy_bitslip2_value0 + 1'd1);
    end
    if (((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_wdly_dq_bitslip_rst_re) | main_a7ddrphy_rst_storage)) begin
      main_a7ddrphy_bitslip2_value0 <= 3'd7;
    end
    main_a7ddrphy_bitslip2_r0 <= {
      {
        main_a7ddrphy_dfi_p3_wrdata[18],
        main_a7ddrphy_dfi_p3_wrdata[2],
        main_a7ddrphy_dfi_p2_wrdata[18],
        main_a7ddrphy_dfi_p2_wrdata[2],
        main_a7ddrphy_dfi_p1_wrdata[18],
        main_a7ddrphy_dfi_p1_wrdata[2],
        main_a7ddrphy_dfi_p0_wrdata[18],
        main_a7ddrphy_dfi_p0_wrdata[2]
      },
      main_a7ddrphy_bitslip2_r0[15:8]
    };
    if ((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_rdly_dq_bitslip_re)) begin
      main_a7ddrphy_bitslip2_value1 <= (main_a7ddrphy_bitslip2_value1 + 1'd1);
    end
    if (((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_rdly_dq_bitslip_rst_re) | main_a7ddrphy_rst_storage)) begin
      main_a7ddrphy_bitslip2_value1 <= 3'd7;
    end
    main_a7ddrphy_bitslip2_r1 <= {main_a7ddrphy_bitslip21, main_a7ddrphy_bitslip2_r1[15:8]};
    if ((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_wdly_dq_bitslip_re)) begin
      main_a7ddrphy_bitslip3_value0 <= (main_a7ddrphy_bitslip3_value0 + 1'd1);
    end
    if (((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_wdly_dq_bitslip_rst_re) | main_a7ddrphy_rst_storage)) begin
      main_a7ddrphy_bitslip3_value0 <= 3'd7;
    end
    main_a7ddrphy_bitslip3_r0 <= {
      {
        main_a7ddrphy_dfi_p3_wrdata[19],
        main_a7ddrphy_dfi_p3_wrdata[3],
        main_a7ddrphy_dfi_p2_wrdata[19],
        main_a7ddrphy_dfi_p2_wrdata[3],
        main_a7ddrphy_dfi_p1_wrdata[19],
        main_a7ddrphy_dfi_p1_wrdata[3],
        main_a7ddrphy_dfi_p0_wrdata[19],
        main_a7ddrphy_dfi_p0_wrdata[3]
      },
      main_a7ddrphy_bitslip3_r0[15:8]
    };
    if ((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_rdly_dq_bitslip_re)) begin
      main_a7ddrphy_bitslip3_value1 <= (main_a7ddrphy_bitslip3_value1 + 1'd1);
    end
    if (((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_rdly_dq_bitslip_rst_re) | main_a7ddrphy_rst_storage)) begin
      main_a7ddrphy_bitslip3_value1 <= 3'd7;
    end
    main_a7ddrphy_bitslip3_r1 <= {main_a7ddrphy_bitslip31, main_a7ddrphy_bitslip3_r1[15:8]};
    if ((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_wdly_dq_bitslip_re)) begin
      main_a7ddrphy_bitslip4_value0 <= (main_a7ddrphy_bitslip4_value0 + 1'd1);
    end
    if (((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_wdly_dq_bitslip_rst_re) | main_a7ddrphy_rst_storage)) begin
      main_a7ddrphy_bitslip4_value0 <= 3'd7;
    end
    main_a7ddrphy_bitslip4_r0 <= {
      {
        main_a7ddrphy_dfi_p3_wrdata[20],
        main_a7ddrphy_dfi_p3_wrdata[4],
        main_a7ddrphy_dfi_p2_wrdata[20],
        main_a7ddrphy_dfi_p2_wrdata[4],
        main_a7ddrphy_dfi_p1_wrdata[20],
        main_a7ddrphy_dfi_p1_wrdata[4],
        main_a7ddrphy_dfi_p0_wrdata[20],
        main_a7ddrphy_dfi_p0_wrdata[4]
      },
      main_a7ddrphy_bitslip4_r0[15:8]
    };
    if ((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_rdly_dq_bitslip_re)) begin
      main_a7ddrphy_bitslip4_value1 <= (main_a7ddrphy_bitslip4_value1 + 1'd1);
    end
    if (((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_rdly_dq_bitslip_rst_re) | main_a7ddrphy_rst_storage)) begin
      main_a7ddrphy_bitslip4_value1 <= 3'd7;
    end
    main_a7ddrphy_bitslip4_r1 <= {main_a7ddrphy_bitslip41, main_a7ddrphy_bitslip4_r1[15:8]};
    if ((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_wdly_dq_bitslip_re)) begin
      main_a7ddrphy_bitslip5_value0 <= (main_a7ddrphy_bitslip5_value0 + 1'd1);
    end
    if (((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_wdly_dq_bitslip_rst_re) | main_a7ddrphy_rst_storage)) begin
      main_a7ddrphy_bitslip5_value0 <= 3'd7;
    end
    main_a7ddrphy_bitslip5_r0 <= {
      {
        main_a7ddrphy_dfi_p3_wrdata[21],
        main_a7ddrphy_dfi_p3_wrdata[5],
        main_a7ddrphy_dfi_p2_wrdata[21],
        main_a7ddrphy_dfi_p2_wrdata[5],
        main_a7ddrphy_dfi_p1_wrdata[21],
        main_a7ddrphy_dfi_p1_wrdata[5],
        main_a7ddrphy_dfi_p0_wrdata[21],
        main_a7ddrphy_dfi_p0_wrdata[5]
      },
      main_a7ddrphy_bitslip5_r0[15:8]
    };
    if ((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_rdly_dq_bitslip_re)) begin
      main_a7ddrphy_bitslip5_value1 <= (main_a7ddrphy_bitslip5_value1 + 1'd1);
    end
    if (((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_rdly_dq_bitslip_rst_re) | main_a7ddrphy_rst_storage)) begin
      main_a7ddrphy_bitslip5_value1 <= 3'd7;
    end
    main_a7ddrphy_bitslip5_r1 <= {main_a7ddrphy_bitslip51, main_a7ddrphy_bitslip5_r1[15:8]};
    if ((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_wdly_dq_bitslip_re)) begin
      main_a7ddrphy_bitslip6_value0 <= (main_a7ddrphy_bitslip6_value0 + 1'd1);
    end
    if (((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_wdly_dq_bitslip_rst_re) | main_a7ddrphy_rst_storage)) begin
      main_a7ddrphy_bitslip6_value0 <= 3'd7;
    end
    main_a7ddrphy_bitslip6_r0 <= {
      {
        main_a7ddrphy_dfi_p3_wrdata[22],
        main_a7ddrphy_dfi_p3_wrdata[6],
        main_a7ddrphy_dfi_p2_wrdata[22],
        main_a7ddrphy_dfi_p2_wrdata[6],
        main_a7ddrphy_dfi_p1_wrdata[22],
        main_a7ddrphy_dfi_p1_wrdata[6],
        main_a7ddrphy_dfi_p0_wrdata[22],
        main_a7ddrphy_dfi_p0_wrdata[6]
      },
      main_a7ddrphy_bitslip6_r0[15:8]
    };
    if ((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_rdly_dq_bitslip_re)) begin
      main_a7ddrphy_bitslip6_value1 <= (main_a7ddrphy_bitslip6_value1 + 1'd1);
    end
    if (((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_rdly_dq_bitslip_rst_re) | main_a7ddrphy_rst_storage)) begin
      main_a7ddrphy_bitslip6_value1 <= 3'd7;
    end
    main_a7ddrphy_bitslip6_r1 <= {main_a7ddrphy_bitslip61, main_a7ddrphy_bitslip6_r1[15:8]};
    if ((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_wdly_dq_bitslip_re)) begin
      main_a7ddrphy_bitslip7_value0 <= (main_a7ddrphy_bitslip7_value0 + 1'd1);
    end
    if (((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_wdly_dq_bitslip_rst_re) | main_a7ddrphy_rst_storage)) begin
      main_a7ddrphy_bitslip7_value0 <= 3'd7;
    end
    main_a7ddrphy_bitslip7_r0 <= {
      {
        main_a7ddrphy_dfi_p3_wrdata[23],
        main_a7ddrphy_dfi_p3_wrdata[7],
        main_a7ddrphy_dfi_p2_wrdata[23],
        main_a7ddrphy_dfi_p2_wrdata[7],
        main_a7ddrphy_dfi_p1_wrdata[23],
        main_a7ddrphy_dfi_p1_wrdata[7],
        main_a7ddrphy_dfi_p0_wrdata[23],
        main_a7ddrphy_dfi_p0_wrdata[7]
      },
      main_a7ddrphy_bitslip7_r0[15:8]
    };
    if ((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_rdly_dq_bitslip_re)) begin
      main_a7ddrphy_bitslip7_value1 <= (main_a7ddrphy_bitslip7_value1 + 1'd1);
    end
    if (((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_rdly_dq_bitslip_rst_re) | main_a7ddrphy_rst_storage)) begin
      main_a7ddrphy_bitslip7_value1 <= 3'd7;
    end
    main_a7ddrphy_bitslip7_r1 <= {main_a7ddrphy_bitslip71, main_a7ddrphy_bitslip7_r1[15:8]};
    if ((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_wdly_dq_bitslip_re)) begin
      main_a7ddrphy_bitslip8_value0 <= (main_a7ddrphy_bitslip8_value0 + 1'd1);
    end
    if (((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_wdly_dq_bitslip_rst_re) | main_a7ddrphy_rst_storage)) begin
      main_a7ddrphy_bitslip8_value0 <= 3'd7;
    end
    main_a7ddrphy_bitslip8_r0 <= {
      {
        main_a7ddrphy_dfi_p3_wrdata[24],
        main_a7ddrphy_dfi_p3_wrdata[8],
        main_a7ddrphy_dfi_p2_wrdata[24],
        main_a7ddrphy_dfi_p2_wrdata[8],
        main_a7ddrphy_dfi_p1_wrdata[24],
        main_a7ddrphy_dfi_p1_wrdata[8],
        main_a7ddrphy_dfi_p0_wrdata[24],
        main_a7ddrphy_dfi_p0_wrdata[8]
      },
      main_a7ddrphy_bitslip8_r0[15:8]
    };
    if ((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_rdly_dq_bitslip_re)) begin
      main_a7ddrphy_bitslip8_value1 <= (main_a7ddrphy_bitslip8_value1 + 1'd1);
    end
    if (((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_rdly_dq_bitslip_rst_re) | main_a7ddrphy_rst_storage)) begin
      main_a7ddrphy_bitslip8_value1 <= 3'd7;
    end
    main_a7ddrphy_bitslip8_r1 <= {main_a7ddrphy_bitslip81, main_a7ddrphy_bitslip8_r1[15:8]};
    if ((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_wdly_dq_bitslip_re)) begin
      main_a7ddrphy_bitslip9_value0 <= (main_a7ddrphy_bitslip9_value0 + 1'd1);
    end
    if (((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_wdly_dq_bitslip_rst_re) | main_a7ddrphy_rst_storage)) begin
      main_a7ddrphy_bitslip9_value0 <= 3'd7;
    end
    main_a7ddrphy_bitslip9_r0 <= {
      {
        main_a7ddrphy_dfi_p3_wrdata[25],
        main_a7ddrphy_dfi_p3_wrdata[9],
        main_a7ddrphy_dfi_p2_wrdata[25],
        main_a7ddrphy_dfi_p2_wrdata[9],
        main_a7ddrphy_dfi_p1_wrdata[25],
        main_a7ddrphy_dfi_p1_wrdata[9],
        main_a7ddrphy_dfi_p0_wrdata[25],
        main_a7ddrphy_dfi_p0_wrdata[9]
      },
      main_a7ddrphy_bitslip9_r0[15:8]
    };
    if ((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_rdly_dq_bitslip_re)) begin
      main_a7ddrphy_bitslip9_value1 <= (main_a7ddrphy_bitslip9_value1 + 1'd1);
    end
    if (((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_rdly_dq_bitslip_rst_re) | main_a7ddrphy_rst_storage)) begin
      main_a7ddrphy_bitslip9_value1 <= 3'd7;
    end
    main_a7ddrphy_bitslip9_r1 <= {main_a7ddrphy_bitslip91, main_a7ddrphy_bitslip9_r1[15:8]};
    if ((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_wdly_dq_bitslip_re)) begin
      main_a7ddrphy_bitslip10_value0 <= (main_a7ddrphy_bitslip10_value0 + 1'd1);
    end
    if (((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_wdly_dq_bitslip_rst_re) | main_a7ddrphy_rst_storage)) begin
      main_a7ddrphy_bitslip10_value0 <= 3'd7;
    end
    main_a7ddrphy_bitslip10_r0 <= {
      {
        main_a7ddrphy_dfi_p3_wrdata[26],
        main_a7ddrphy_dfi_p3_wrdata[10],
        main_a7ddrphy_dfi_p2_wrdata[26],
        main_a7ddrphy_dfi_p2_wrdata[10],
        main_a7ddrphy_dfi_p1_wrdata[26],
        main_a7ddrphy_dfi_p1_wrdata[10],
        main_a7ddrphy_dfi_p0_wrdata[26],
        main_a7ddrphy_dfi_p0_wrdata[10]
      },
      main_a7ddrphy_bitslip10_r0[15:8]
    };
    if ((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_rdly_dq_bitslip_re)) begin
      main_a7ddrphy_bitslip10_value1 <= (main_a7ddrphy_bitslip10_value1 + 1'd1);
    end
    if (((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_rdly_dq_bitslip_rst_re) | main_a7ddrphy_rst_storage)) begin
      main_a7ddrphy_bitslip10_value1 <= 3'd7;
    end
    main_a7ddrphy_bitslip10_r1 <= {main_a7ddrphy_bitslip101, main_a7ddrphy_bitslip10_r1[15:8]};
    if ((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_wdly_dq_bitslip_re)) begin
      main_a7ddrphy_bitslip11_value0 <= (main_a7ddrphy_bitslip11_value0 + 1'd1);
    end
    if (((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_wdly_dq_bitslip_rst_re) | main_a7ddrphy_rst_storage)) begin
      main_a7ddrphy_bitslip11_value0 <= 3'd7;
    end
    main_a7ddrphy_bitslip11_r0 <= {
      {
        main_a7ddrphy_dfi_p3_wrdata[27],
        main_a7ddrphy_dfi_p3_wrdata[11],
        main_a7ddrphy_dfi_p2_wrdata[27],
        main_a7ddrphy_dfi_p2_wrdata[11],
        main_a7ddrphy_dfi_p1_wrdata[27],
        main_a7ddrphy_dfi_p1_wrdata[11],
        main_a7ddrphy_dfi_p0_wrdata[27],
        main_a7ddrphy_dfi_p0_wrdata[11]
      },
      main_a7ddrphy_bitslip11_r0[15:8]
    };
    if ((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_rdly_dq_bitslip_re)) begin
      main_a7ddrphy_bitslip11_value1 <= (main_a7ddrphy_bitslip11_value1 + 1'd1);
    end
    if (((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_rdly_dq_bitslip_rst_re) | main_a7ddrphy_rst_storage)) begin
      main_a7ddrphy_bitslip11_value1 <= 3'd7;
    end
    main_a7ddrphy_bitslip11_r1 <= {main_a7ddrphy_bitslip111, main_a7ddrphy_bitslip11_r1[15:8]};
    if ((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_wdly_dq_bitslip_re)) begin
      main_a7ddrphy_bitslip12_value0 <= (main_a7ddrphy_bitslip12_value0 + 1'd1);
    end
    if (((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_wdly_dq_bitslip_rst_re) | main_a7ddrphy_rst_storage)) begin
      main_a7ddrphy_bitslip12_value0 <= 3'd7;
    end
    main_a7ddrphy_bitslip12_r0 <= {
      {
        main_a7ddrphy_dfi_p3_wrdata[28],
        main_a7ddrphy_dfi_p3_wrdata[12],
        main_a7ddrphy_dfi_p2_wrdata[28],
        main_a7ddrphy_dfi_p2_wrdata[12],
        main_a7ddrphy_dfi_p1_wrdata[28],
        main_a7ddrphy_dfi_p1_wrdata[12],
        main_a7ddrphy_dfi_p0_wrdata[28],
        main_a7ddrphy_dfi_p0_wrdata[12]
      },
      main_a7ddrphy_bitslip12_r0[15:8]
    };
    if ((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_rdly_dq_bitslip_re)) begin
      main_a7ddrphy_bitslip12_value1 <= (main_a7ddrphy_bitslip12_value1 + 1'd1);
    end
    if (((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_rdly_dq_bitslip_rst_re) | main_a7ddrphy_rst_storage)) begin
      main_a7ddrphy_bitslip12_value1 <= 3'd7;
    end
    main_a7ddrphy_bitslip12_r1 <= {main_a7ddrphy_bitslip121, main_a7ddrphy_bitslip12_r1[15:8]};
    if ((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_wdly_dq_bitslip_re)) begin
      main_a7ddrphy_bitslip13_value0 <= (main_a7ddrphy_bitslip13_value0 + 1'd1);
    end
    if (((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_wdly_dq_bitslip_rst_re) | main_a7ddrphy_rst_storage)) begin
      main_a7ddrphy_bitslip13_value0 <= 3'd7;
    end
    main_a7ddrphy_bitslip13_r0 <= {
      {
        main_a7ddrphy_dfi_p3_wrdata[29],
        main_a7ddrphy_dfi_p3_wrdata[13],
        main_a7ddrphy_dfi_p2_wrdata[29],
        main_a7ddrphy_dfi_p2_wrdata[13],
        main_a7ddrphy_dfi_p1_wrdata[29],
        main_a7ddrphy_dfi_p1_wrdata[13],
        main_a7ddrphy_dfi_p0_wrdata[29],
        main_a7ddrphy_dfi_p0_wrdata[13]
      },
      main_a7ddrphy_bitslip13_r0[15:8]
    };
    if ((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_rdly_dq_bitslip_re)) begin
      main_a7ddrphy_bitslip13_value1 <= (main_a7ddrphy_bitslip13_value1 + 1'd1);
    end
    if (((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_rdly_dq_bitslip_rst_re) | main_a7ddrphy_rst_storage)) begin
      main_a7ddrphy_bitslip13_value1 <= 3'd7;
    end
    main_a7ddrphy_bitslip13_r1 <= {main_a7ddrphy_bitslip131, main_a7ddrphy_bitslip13_r1[15:8]};
    if ((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_wdly_dq_bitslip_re)) begin
      main_a7ddrphy_bitslip14_value0 <= (main_a7ddrphy_bitslip14_value0 + 1'd1);
    end
    if (((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_wdly_dq_bitslip_rst_re) | main_a7ddrphy_rst_storage)) begin
      main_a7ddrphy_bitslip14_value0 <= 3'd7;
    end
    main_a7ddrphy_bitslip14_r0 <= {
      {
        main_a7ddrphy_dfi_p3_wrdata[30],
        main_a7ddrphy_dfi_p3_wrdata[14],
        main_a7ddrphy_dfi_p2_wrdata[30],
        main_a7ddrphy_dfi_p2_wrdata[14],
        main_a7ddrphy_dfi_p1_wrdata[30],
        main_a7ddrphy_dfi_p1_wrdata[14],
        main_a7ddrphy_dfi_p0_wrdata[30],
        main_a7ddrphy_dfi_p0_wrdata[14]
      },
      main_a7ddrphy_bitslip14_r0[15:8]
    };
    if ((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_rdly_dq_bitslip_re)) begin
      main_a7ddrphy_bitslip14_value1 <= (main_a7ddrphy_bitslip14_value1 + 1'd1);
    end
    if (((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_rdly_dq_bitslip_rst_re) | main_a7ddrphy_rst_storage)) begin
      main_a7ddrphy_bitslip14_value1 <= 3'd7;
    end
    main_a7ddrphy_bitslip14_r1 <= {main_a7ddrphy_bitslip141, main_a7ddrphy_bitslip14_r1[15:8]};
    if ((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_wdly_dq_bitslip_re)) begin
      main_a7ddrphy_bitslip15_value0 <= (main_a7ddrphy_bitslip15_value0 + 1'd1);
    end
    if (((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_wdly_dq_bitslip_rst_re) | main_a7ddrphy_rst_storage)) begin
      main_a7ddrphy_bitslip15_value0 <= 3'd7;
    end
    main_a7ddrphy_bitslip15_r0 <= {
      {
        main_a7ddrphy_dfi_p3_wrdata[31],
        main_a7ddrphy_dfi_p3_wrdata[15],
        main_a7ddrphy_dfi_p2_wrdata[31],
        main_a7ddrphy_dfi_p2_wrdata[15],
        main_a7ddrphy_dfi_p1_wrdata[31],
        main_a7ddrphy_dfi_p1_wrdata[15],
        main_a7ddrphy_dfi_p0_wrdata[31],
        main_a7ddrphy_dfi_p0_wrdata[15]
      },
      main_a7ddrphy_bitslip15_r0[15:8]
    };
    if ((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_rdly_dq_bitslip_re)) begin
      main_a7ddrphy_bitslip15_value1 <= (main_a7ddrphy_bitslip15_value1 + 1'd1);
    end
    if (((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_rdly_dq_bitslip_rst_re) | main_a7ddrphy_rst_storage)) begin
      main_a7ddrphy_bitslip15_value1 <= 3'd7;
    end
    main_a7ddrphy_bitslip15_r1 <= {main_a7ddrphy_bitslip151, main_a7ddrphy_bitslip15_r1[15:8]};
    main_a7ddrphy_rddata_en_tappeddelayline0 <= (((main_a7ddrphy_dfi_p0_rddata_en | main_a7ddrphy_dfi_p1_rddata_en) | main_a7ddrphy_dfi_p2_rddata_en) | main_a7ddrphy_dfi_p3_rddata_en);
    main_a7ddrphy_rddata_en_tappeddelayline1 <= main_a7ddrphy_rddata_en_tappeddelayline0;
    main_a7ddrphy_rddata_en_tappeddelayline2 <= main_a7ddrphy_rddata_en_tappeddelayline1;
    main_a7ddrphy_rddata_en_tappeddelayline3 <= main_a7ddrphy_rddata_en_tappeddelayline2;
    main_a7ddrphy_rddata_en_tappeddelayline4 <= main_a7ddrphy_rddata_en_tappeddelayline3;
    main_a7ddrphy_rddata_en_tappeddelayline5 <= main_a7ddrphy_rddata_en_tappeddelayline4;
    main_a7ddrphy_rddata_en_tappeddelayline6 <= main_a7ddrphy_rddata_en_tappeddelayline5;
    main_a7ddrphy_rddata_en_tappeddelayline7 <= main_a7ddrphy_rddata_en_tappeddelayline6;
    main_a7ddrphy_wrdata_en_tappeddelayline0 <= (((main_a7ddrphy_dfi_p0_wrdata_en | main_a7ddrphy_dfi_p1_wrdata_en) | main_a7ddrphy_dfi_p2_wrdata_en) | main_a7ddrphy_dfi_p3_wrdata_en);
    main_a7ddrphy_wrdata_en_tappeddelayline1 <= main_a7ddrphy_wrdata_en_tappeddelayline0;
    main_a7ddrphy_wrdata_en_tappeddelayline2 <= main_a7ddrphy_wrdata_en_tappeddelayline1;
    if (main_soclinux_sdram_inti_p0_rddata_valid) begin
      main_soclinux_sdram_phaseinjector0_rddata_status <= main_soclinux_sdram_inti_p0_rddata;
    end
    if (main_soclinux_sdram_inti_p1_rddata_valid) begin
      main_soclinux_sdram_phaseinjector1_rddata_status <= main_soclinux_sdram_inti_p1_rddata;
    end
    if (main_soclinux_sdram_inti_p2_rddata_valid) begin
      main_soclinux_sdram_phaseinjector2_rddata_status <= main_soclinux_sdram_inti_p2_rddata;
    end
    if (main_soclinux_sdram_inti_p3_rddata_valid) begin
      main_soclinux_sdram_phaseinjector3_rddata_status <= main_soclinux_sdram_inti_p3_rddata;
    end
    if ((main_soclinux_sdram_timer_wait & (~main_soclinux_sdram_timer_done0))) begin
      main_soclinux_sdram_timer_count1 <= (main_soclinux_sdram_timer_count1 - 1'd1);
    end else begin
      main_soclinux_sdram_timer_count1 <= 10'd781;
    end
    main_soclinux_sdram_postponer_req_o <= 1'd0;
    if (main_soclinux_sdram_postponer_req_i) begin
      main_soclinux_sdram_postponer_count <= (main_soclinux_sdram_postponer_count - 1'd1);
      if ((main_soclinux_sdram_postponer_count == 1'd0)) begin
        main_soclinux_sdram_postponer_count <= 1'd0;
        main_soclinux_sdram_postponer_req_o <= 1'd1;
      end
    end
    if (main_soclinux_sdram_sequencer_start0) begin
      main_soclinux_sdram_sequencer_count <= 1'd0;
    end else begin
      if (main_soclinux_sdram_sequencer_done1) begin
        if ((main_soclinux_sdram_sequencer_count != 1'd0)) begin
          main_soclinux_sdram_sequencer_count <= (main_soclinux_sdram_sequencer_count - 1'd1);
        end
      end
    end
    main_soclinux_sdram_cmd_payload_a   <= 1'd0;
    main_soclinux_sdram_cmd_payload_ba  <= 1'd0;
    main_soclinux_sdram_cmd_payload_cas <= 1'd0;
    main_soclinux_sdram_cmd_payload_ras <= 1'd0;
    main_soclinux_sdram_cmd_payload_we  <= 1'd0;
    main_soclinux_sdram_sequencer_done1 <= 1'd0;
    if ((main_soclinux_sdram_sequencer_start1 & (main_soclinux_sdram_sequencer_counter == 1'd0))) begin
      main_soclinux_sdram_cmd_payload_a   <= 11'd1024;
      main_soclinux_sdram_cmd_payload_ba  <= 1'd0;
      main_soclinux_sdram_cmd_payload_cas <= 1'd0;
      main_soclinux_sdram_cmd_payload_ras <= 1'd1;
      main_soclinux_sdram_cmd_payload_we  <= 1'd1;
    end
    if ((main_soclinux_sdram_sequencer_counter == 2'd3)) begin
      main_soclinux_sdram_cmd_payload_a   <= 1'd0;
      main_soclinux_sdram_cmd_payload_ba  <= 1'd0;
      main_soclinux_sdram_cmd_payload_cas <= 1'd1;
      main_soclinux_sdram_cmd_payload_ras <= 1'd1;
      main_soclinux_sdram_cmd_payload_we  <= 1'd0;
    end
    if ((main_soclinux_sdram_sequencer_counter == 6'd55)) begin
      main_soclinux_sdram_cmd_payload_a   <= 1'd0;
      main_soclinux_sdram_cmd_payload_ba  <= 1'd0;
      main_soclinux_sdram_cmd_payload_cas <= 1'd0;
      main_soclinux_sdram_cmd_payload_ras <= 1'd0;
      main_soclinux_sdram_cmd_payload_we  <= 1'd0;
      main_soclinux_sdram_sequencer_done1 <= 1'd1;
    end
    if ((main_soclinux_sdram_sequencer_counter == 6'd55)) begin
      main_soclinux_sdram_sequencer_counter <= 1'd0;
    end else begin
      if ((main_soclinux_sdram_sequencer_counter != 1'd0)) begin
        main_soclinux_sdram_sequencer_counter <= (main_soclinux_sdram_sequencer_counter + 1'd1);
      end else begin
        if (main_soclinux_sdram_sequencer_start1) begin
          main_soclinux_sdram_sequencer_counter <= 1'd1;
        end
      end
    end
    if ((main_soclinux_sdram_zqcs_timer_wait & (~main_soclinux_sdram_zqcs_timer_done0))) begin
      main_soclinux_sdram_zqcs_timer_count1 <= (main_soclinux_sdram_zqcs_timer_count1 - 1'd1);
    end else begin
      main_soclinux_sdram_zqcs_timer_count1 <= 27'd99999999;
    end
    main_soclinux_sdram_zqcs_executer_done <= 1'd0;
    if ((main_soclinux_sdram_zqcs_executer_start & (main_soclinux_sdram_zqcs_executer_counter == 1'd0))) begin
      main_soclinux_sdram_cmd_payload_a   <= 11'd1024;
      main_soclinux_sdram_cmd_payload_ba  <= 1'd0;
      main_soclinux_sdram_cmd_payload_cas <= 1'd0;
      main_soclinux_sdram_cmd_payload_ras <= 1'd1;
      main_soclinux_sdram_cmd_payload_we  <= 1'd1;
    end
    if ((main_soclinux_sdram_zqcs_executer_counter == 2'd3)) begin
      main_soclinux_sdram_cmd_payload_a   <= 1'd0;
      main_soclinux_sdram_cmd_payload_ba  <= 1'd0;
      main_soclinux_sdram_cmd_payload_cas <= 1'd0;
      main_soclinux_sdram_cmd_payload_ras <= 1'd0;
      main_soclinux_sdram_cmd_payload_we  <= 1'd1;
    end
    if ((main_soclinux_sdram_zqcs_executer_counter == 5'd19)) begin
      main_soclinux_sdram_cmd_payload_a <= 1'd0;
      main_soclinux_sdram_cmd_payload_ba <= 1'd0;
      main_soclinux_sdram_cmd_payload_cas <= 1'd0;
      main_soclinux_sdram_cmd_payload_ras <= 1'd0;
      main_soclinux_sdram_cmd_payload_we <= 1'd0;
      main_soclinux_sdram_zqcs_executer_done <= 1'd1;
    end
    if ((main_soclinux_sdram_zqcs_executer_counter == 5'd19)) begin
      main_soclinux_sdram_zqcs_executer_counter <= 1'd0;
    end else begin
      if ((main_soclinux_sdram_zqcs_executer_counter != 1'd0)) begin
        main_soclinux_sdram_zqcs_executer_counter <= (main_soclinux_sdram_zqcs_executer_counter + 1'd1);
      end else begin
        if (main_soclinux_sdram_zqcs_executer_start) begin
          main_soclinux_sdram_zqcs_executer_counter <= 1'd1;
        end
      end
    end
    builder_subfragments_refresher_state <= builder_subfragments_refresher_next_state;
    if (main_soclinux_sdram_bankmachine0_row_close) begin
      main_soclinux_sdram_bankmachine0_row_opened <= 1'd0;
    end else begin
      if (main_soclinux_sdram_bankmachine0_row_open) begin
        main_soclinux_sdram_bankmachine0_row_opened <= 1'd1;
        main_soclinux_sdram_bankmachine0_row <= main_soclinux_sdram_bankmachine0_cmd_buffer_source_payload_addr[21:7];
      end
    end
    if (((main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_we & main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_writable) & (~main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_replace))) begin
      main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_produce <= (main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_produce + 1'd1);
    end
    if (main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_do_read) begin
      main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_consume <= (main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_consume + 1'd1);
    end
    if (((main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_we & main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_writable) & (~main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_replace))) begin
      if ((~main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_do_read)) begin
        main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_level <= (main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_level + 1'd1);
      end
    end else begin
      if (main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_do_read) begin
        main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_level <= (main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_level - 1'd1);
      end
    end
    if (((~main_soclinux_sdram_bankmachine0_cmd_buffer_source_valid) | main_soclinux_sdram_bankmachine0_cmd_buffer_source_ready)) begin
      main_soclinux_sdram_bankmachine0_cmd_buffer_source_valid <= main_soclinux_sdram_bankmachine0_cmd_buffer_sink_valid;
      main_soclinux_sdram_bankmachine0_cmd_buffer_source_first <= main_soclinux_sdram_bankmachine0_cmd_buffer_sink_first;
      main_soclinux_sdram_bankmachine0_cmd_buffer_source_last <= main_soclinux_sdram_bankmachine0_cmd_buffer_sink_last;
      main_soclinux_sdram_bankmachine0_cmd_buffer_source_payload_we <= main_soclinux_sdram_bankmachine0_cmd_buffer_sink_payload_we;
      main_soclinux_sdram_bankmachine0_cmd_buffer_source_payload_addr <= main_soclinux_sdram_bankmachine0_cmd_buffer_sink_payload_addr;
    end
    if (main_soclinux_sdram_bankmachine0_twtpcon_valid) begin
      main_soclinux_sdram_bankmachine0_twtpcon_count <= 3'd5;
      if (1'd0) begin
        main_soclinux_sdram_bankmachine0_twtpcon_ready <= 1'd1;
      end else begin
        main_soclinux_sdram_bankmachine0_twtpcon_ready <= 1'd0;
      end
    end else begin
      if ((~main_soclinux_sdram_bankmachine0_twtpcon_ready)) begin
        main_soclinux_sdram_bankmachine0_twtpcon_count <= (main_soclinux_sdram_bankmachine0_twtpcon_count - 1'd1);
        if ((main_soclinux_sdram_bankmachine0_twtpcon_count == 1'd1)) begin
          main_soclinux_sdram_bankmachine0_twtpcon_ready <= 1'd1;
        end
      end
    end
    if (main_soclinux_sdram_bankmachine0_trccon_valid) begin
      main_soclinux_sdram_bankmachine0_trccon_count <= 3'd5;
      if (1'd0) begin
        main_soclinux_sdram_bankmachine0_trccon_ready <= 1'd1;
      end else begin
        main_soclinux_sdram_bankmachine0_trccon_ready <= 1'd0;
      end
    end else begin
      if ((~main_soclinux_sdram_bankmachine0_trccon_ready)) begin
        main_soclinux_sdram_bankmachine0_trccon_count <= (main_soclinux_sdram_bankmachine0_trccon_count - 1'd1);
        if ((main_soclinux_sdram_bankmachine0_trccon_count == 1'd1)) begin
          main_soclinux_sdram_bankmachine0_trccon_ready <= 1'd1;
        end
      end
    end
    if (main_soclinux_sdram_bankmachine0_trascon_valid) begin
      main_soclinux_sdram_bankmachine0_trascon_count <= 3'd4;
      if (1'd0) begin
        main_soclinux_sdram_bankmachine0_trascon_ready <= 1'd1;
      end else begin
        main_soclinux_sdram_bankmachine0_trascon_ready <= 1'd0;
      end
    end else begin
      if ((~main_soclinux_sdram_bankmachine0_trascon_ready)) begin
        main_soclinux_sdram_bankmachine0_trascon_count <= (main_soclinux_sdram_bankmachine0_trascon_count - 1'd1);
        if ((main_soclinux_sdram_bankmachine0_trascon_count == 1'd1)) begin
          main_soclinux_sdram_bankmachine0_trascon_ready <= 1'd1;
        end
      end
    end
    builder_subfragments_bankmachine0_state <= builder_subfragments_bankmachine0_next_state;
    if (main_soclinux_sdram_bankmachine1_row_close) begin
      main_soclinux_sdram_bankmachine1_row_opened <= 1'd0;
    end else begin
      if (main_soclinux_sdram_bankmachine1_row_open) begin
        main_soclinux_sdram_bankmachine1_row_opened <= 1'd1;
        main_soclinux_sdram_bankmachine1_row <= main_soclinux_sdram_bankmachine1_cmd_buffer_source_payload_addr[21:7];
      end
    end
    if (((main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_we & main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_writable) & (~main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_replace))) begin
      main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_produce <= (main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_produce + 1'd1);
    end
    if (main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_do_read) begin
      main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_consume <= (main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_consume + 1'd1);
    end
    if (((main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_we & main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_writable) & (~main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_replace))) begin
      if ((~main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_do_read)) begin
        main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_level <= (main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_level + 1'd1);
      end
    end else begin
      if (main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_do_read) begin
        main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_level <= (main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_level - 1'd1);
      end
    end
    if (((~main_soclinux_sdram_bankmachine1_cmd_buffer_source_valid) | main_soclinux_sdram_bankmachine1_cmd_buffer_source_ready)) begin
      main_soclinux_sdram_bankmachine1_cmd_buffer_source_valid <= main_soclinux_sdram_bankmachine1_cmd_buffer_sink_valid;
      main_soclinux_sdram_bankmachine1_cmd_buffer_source_first <= main_soclinux_sdram_bankmachine1_cmd_buffer_sink_first;
      main_soclinux_sdram_bankmachine1_cmd_buffer_source_last <= main_soclinux_sdram_bankmachine1_cmd_buffer_sink_last;
      main_soclinux_sdram_bankmachine1_cmd_buffer_source_payload_we <= main_soclinux_sdram_bankmachine1_cmd_buffer_sink_payload_we;
      main_soclinux_sdram_bankmachine1_cmd_buffer_source_payload_addr <= main_soclinux_sdram_bankmachine1_cmd_buffer_sink_payload_addr;
    end
    if (main_soclinux_sdram_bankmachine1_twtpcon_valid) begin
      main_soclinux_sdram_bankmachine1_twtpcon_count <= 3'd5;
      if (1'd0) begin
        main_soclinux_sdram_bankmachine1_twtpcon_ready <= 1'd1;
      end else begin
        main_soclinux_sdram_bankmachine1_twtpcon_ready <= 1'd0;
      end
    end else begin
      if ((~main_soclinux_sdram_bankmachine1_twtpcon_ready)) begin
        main_soclinux_sdram_bankmachine1_twtpcon_count <= (main_soclinux_sdram_bankmachine1_twtpcon_count - 1'd1);
        if ((main_soclinux_sdram_bankmachine1_twtpcon_count == 1'd1)) begin
          main_soclinux_sdram_bankmachine1_twtpcon_ready <= 1'd1;
        end
      end
    end
    if (main_soclinux_sdram_bankmachine1_trccon_valid) begin
      main_soclinux_sdram_bankmachine1_trccon_count <= 3'd5;
      if (1'd0) begin
        main_soclinux_sdram_bankmachine1_trccon_ready <= 1'd1;
      end else begin
        main_soclinux_sdram_bankmachine1_trccon_ready <= 1'd0;
      end
    end else begin
      if ((~main_soclinux_sdram_bankmachine1_trccon_ready)) begin
        main_soclinux_sdram_bankmachine1_trccon_count <= (main_soclinux_sdram_bankmachine1_trccon_count - 1'd1);
        if ((main_soclinux_sdram_bankmachine1_trccon_count == 1'd1)) begin
          main_soclinux_sdram_bankmachine1_trccon_ready <= 1'd1;
        end
      end
    end
    if (main_soclinux_sdram_bankmachine1_trascon_valid) begin
      main_soclinux_sdram_bankmachine1_trascon_count <= 3'd4;
      if (1'd0) begin
        main_soclinux_sdram_bankmachine1_trascon_ready <= 1'd1;
      end else begin
        main_soclinux_sdram_bankmachine1_trascon_ready <= 1'd0;
      end
    end else begin
      if ((~main_soclinux_sdram_bankmachine1_trascon_ready)) begin
        main_soclinux_sdram_bankmachine1_trascon_count <= (main_soclinux_sdram_bankmachine1_trascon_count - 1'd1);
        if ((main_soclinux_sdram_bankmachine1_trascon_count == 1'd1)) begin
          main_soclinux_sdram_bankmachine1_trascon_ready <= 1'd1;
        end
      end
    end
    builder_subfragments_bankmachine1_state <= builder_subfragments_bankmachine1_next_state;
    if (main_soclinux_sdram_bankmachine2_row_close) begin
      main_soclinux_sdram_bankmachine2_row_opened <= 1'd0;
    end else begin
      if (main_soclinux_sdram_bankmachine2_row_open) begin
        main_soclinux_sdram_bankmachine2_row_opened <= 1'd1;
        main_soclinux_sdram_bankmachine2_row <= main_soclinux_sdram_bankmachine2_cmd_buffer_source_payload_addr[21:7];
      end
    end
    if (((main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_we & main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_writable) & (~main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_replace))) begin
      main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_produce <= (main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_produce + 1'd1);
    end
    if (main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_do_read) begin
      main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_consume <= (main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_consume + 1'd1);
    end
    if (((main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_we & main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_writable) & (~main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_replace))) begin
      if ((~main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_do_read)) begin
        main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_level <= (main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_level + 1'd1);
      end
    end else begin
      if (main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_do_read) begin
        main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_level <= (main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_level - 1'd1);
      end
    end
    if (((~main_soclinux_sdram_bankmachine2_cmd_buffer_source_valid) | main_soclinux_sdram_bankmachine2_cmd_buffer_source_ready)) begin
      main_soclinux_sdram_bankmachine2_cmd_buffer_source_valid <= main_soclinux_sdram_bankmachine2_cmd_buffer_sink_valid;
      main_soclinux_sdram_bankmachine2_cmd_buffer_source_first <= main_soclinux_sdram_bankmachine2_cmd_buffer_sink_first;
      main_soclinux_sdram_bankmachine2_cmd_buffer_source_last <= main_soclinux_sdram_bankmachine2_cmd_buffer_sink_last;
      main_soclinux_sdram_bankmachine2_cmd_buffer_source_payload_we <= main_soclinux_sdram_bankmachine2_cmd_buffer_sink_payload_we;
      main_soclinux_sdram_bankmachine2_cmd_buffer_source_payload_addr <= main_soclinux_sdram_bankmachine2_cmd_buffer_sink_payload_addr;
    end
    if (main_soclinux_sdram_bankmachine2_twtpcon_valid) begin
      main_soclinux_sdram_bankmachine2_twtpcon_count <= 3'd5;
      if (1'd0) begin
        main_soclinux_sdram_bankmachine2_twtpcon_ready <= 1'd1;
      end else begin
        main_soclinux_sdram_bankmachine2_twtpcon_ready <= 1'd0;
      end
    end else begin
      if ((~main_soclinux_sdram_bankmachine2_twtpcon_ready)) begin
        main_soclinux_sdram_bankmachine2_twtpcon_count <= (main_soclinux_sdram_bankmachine2_twtpcon_count - 1'd1);
        if ((main_soclinux_sdram_bankmachine2_twtpcon_count == 1'd1)) begin
          main_soclinux_sdram_bankmachine2_twtpcon_ready <= 1'd1;
        end
      end
    end
    if (main_soclinux_sdram_bankmachine2_trccon_valid) begin
      main_soclinux_sdram_bankmachine2_trccon_count <= 3'd5;
      if (1'd0) begin
        main_soclinux_sdram_bankmachine2_trccon_ready <= 1'd1;
      end else begin
        main_soclinux_sdram_bankmachine2_trccon_ready <= 1'd0;
      end
    end else begin
      if ((~main_soclinux_sdram_bankmachine2_trccon_ready)) begin
        main_soclinux_sdram_bankmachine2_trccon_count <= (main_soclinux_sdram_bankmachine2_trccon_count - 1'd1);
        if ((main_soclinux_sdram_bankmachine2_trccon_count == 1'd1)) begin
          main_soclinux_sdram_bankmachine2_trccon_ready <= 1'd1;
        end
      end
    end
    if (main_soclinux_sdram_bankmachine2_trascon_valid) begin
      main_soclinux_sdram_bankmachine2_trascon_count <= 3'd4;
      if (1'd0) begin
        main_soclinux_sdram_bankmachine2_trascon_ready <= 1'd1;
      end else begin
        main_soclinux_sdram_bankmachine2_trascon_ready <= 1'd0;
      end
    end else begin
      if ((~main_soclinux_sdram_bankmachine2_trascon_ready)) begin
        main_soclinux_sdram_bankmachine2_trascon_count <= (main_soclinux_sdram_bankmachine2_trascon_count - 1'd1);
        if ((main_soclinux_sdram_bankmachine2_trascon_count == 1'd1)) begin
          main_soclinux_sdram_bankmachine2_trascon_ready <= 1'd1;
        end
      end
    end
    builder_subfragments_bankmachine2_state <= builder_subfragments_bankmachine2_next_state;
    if (main_soclinux_sdram_bankmachine3_row_close) begin
      main_soclinux_sdram_bankmachine3_row_opened <= 1'd0;
    end else begin
      if (main_soclinux_sdram_bankmachine3_row_open) begin
        main_soclinux_sdram_bankmachine3_row_opened <= 1'd1;
        main_soclinux_sdram_bankmachine3_row <= main_soclinux_sdram_bankmachine3_cmd_buffer_source_payload_addr[21:7];
      end
    end
    if (((main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_we & main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_writable) & (~main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_replace))) begin
      main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_produce <= (main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_produce + 1'd1);
    end
    if (main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_do_read) begin
      main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_consume <= (main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_consume + 1'd1);
    end
    if (((main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_we & main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_writable) & (~main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_replace))) begin
      if ((~main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_do_read)) begin
        main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_level <= (main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_level + 1'd1);
      end
    end else begin
      if (main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_do_read) begin
        main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_level <= (main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_level - 1'd1);
      end
    end
    if (((~main_soclinux_sdram_bankmachine3_cmd_buffer_source_valid) | main_soclinux_sdram_bankmachine3_cmd_buffer_source_ready)) begin
      main_soclinux_sdram_bankmachine3_cmd_buffer_source_valid <= main_soclinux_sdram_bankmachine3_cmd_buffer_sink_valid;
      main_soclinux_sdram_bankmachine3_cmd_buffer_source_first <= main_soclinux_sdram_bankmachine3_cmd_buffer_sink_first;
      main_soclinux_sdram_bankmachine3_cmd_buffer_source_last <= main_soclinux_sdram_bankmachine3_cmd_buffer_sink_last;
      main_soclinux_sdram_bankmachine3_cmd_buffer_source_payload_we <= main_soclinux_sdram_bankmachine3_cmd_buffer_sink_payload_we;
      main_soclinux_sdram_bankmachine3_cmd_buffer_source_payload_addr <= main_soclinux_sdram_bankmachine3_cmd_buffer_sink_payload_addr;
    end
    if (main_soclinux_sdram_bankmachine3_twtpcon_valid) begin
      main_soclinux_sdram_bankmachine3_twtpcon_count <= 3'd5;
      if (1'd0) begin
        main_soclinux_sdram_bankmachine3_twtpcon_ready <= 1'd1;
      end else begin
        main_soclinux_sdram_bankmachine3_twtpcon_ready <= 1'd0;
      end
    end else begin
      if ((~main_soclinux_sdram_bankmachine3_twtpcon_ready)) begin
        main_soclinux_sdram_bankmachine3_twtpcon_count <= (main_soclinux_sdram_bankmachine3_twtpcon_count - 1'd1);
        if ((main_soclinux_sdram_bankmachine3_twtpcon_count == 1'd1)) begin
          main_soclinux_sdram_bankmachine3_twtpcon_ready <= 1'd1;
        end
      end
    end
    if (main_soclinux_sdram_bankmachine3_trccon_valid) begin
      main_soclinux_sdram_bankmachine3_trccon_count <= 3'd5;
      if (1'd0) begin
        main_soclinux_sdram_bankmachine3_trccon_ready <= 1'd1;
      end else begin
        main_soclinux_sdram_bankmachine3_trccon_ready <= 1'd0;
      end
    end else begin
      if ((~main_soclinux_sdram_bankmachine3_trccon_ready)) begin
        main_soclinux_sdram_bankmachine3_trccon_count <= (main_soclinux_sdram_bankmachine3_trccon_count - 1'd1);
        if ((main_soclinux_sdram_bankmachine3_trccon_count == 1'd1)) begin
          main_soclinux_sdram_bankmachine3_trccon_ready <= 1'd1;
        end
      end
    end
    if (main_soclinux_sdram_bankmachine3_trascon_valid) begin
      main_soclinux_sdram_bankmachine3_trascon_count <= 3'd4;
      if (1'd0) begin
        main_soclinux_sdram_bankmachine3_trascon_ready <= 1'd1;
      end else begin
        main_soclinux_sdram_bankmachine3_trascon_ready <= 1'd0;
      end
    end else begin
      if ((~main_soclinux_sdram_bankmachine3_trascon_ready)) begin
        main_soclinux_sdram_bankmachine3_trascon_count <= (main_soclinux_sdram_bankmachine3_trascon_count - 1'd1);
        if ((main_soclinux_sdram_bankmachine3_trascon_count == 1'd1)) begin
          main_soclinux_sdram_bankmachine3_trascon_ready <= 1'd1;
        end
      end
    end
    builder_subfragments_bankmachine3_state <= builder_subfragments_bankmachine3_next_state;
    if (main_soclinux_sdram_bankmachine4_row_close) begin
      main_soclinux_sdram_bankmachine4_row_opened <= 1'd0;
    end else begin
      if (main_soclinux_sdram_bankmachine4_row_open) begin
        main_soclinux_sdram_bankmachine4_row_opened <= 1'd1;
        main_soclinux_sdram_bankmachine4_row <= main_soclinux_sdram_bankmachine4_cmd_buffer_source_payload_addr[21:7];
      end
    end
    if (((main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_we & main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_writable) & (~main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_replace))) begin
      main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_produce <= (main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_produce + 1'd1);
    end
    if (main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_do_read) begin
      main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_consume <= (main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_consume + 1'd1);
    end
    if (((main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_we & main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_writable) & (~main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_replace))) begin
      if ((~main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_do_read)) begin
        main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_level <= (main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_level + 1'd1);
      end
    end else begin
      if (main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_do_read) begin
        main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_level <= (main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_level - 1'd1);
      end
    end
    if (((~main_soclinux_sdram_bankmachine4_cmd_buffer_source_valid) | main_soclinux_sdram_bankmachine4_cmd_buffer_source_ready)) begin
      main_soclinux_sdram_bankmachine4_cmd_buffer_source_valid <= main_soclinux_sdram_bankmachine4_cmd_buffer_sink_valid;
      main_soclinux_sdram_bankmachine4_cmd_buffer_source_first <= main_soclinux_sdram_bankmachine4_cmd_buffer_sink_first;
      main_soclinux_sdram_bankmachine4_cmd_buffer_source_last <= main_soclinux_sdram_bankmachine4_cmd_buffer_sink_last;
      main_soclinux_sdram_bankmachine4_cmd_buffer_source_payload_we <= main_soclinux_sdram_bankmachine4_cmd_buffer_sink_payload_we;
      main_soclinux_sdram_bankmachine4_cmd_buffer_source_payload_addr <= main_soclinux_sdram_bankmachine4_cmd_buffer_sink_payload_addr;
    end
    if (main_soclinux_sdram_bankmachine4_twtpcon_valid) begin
      main_soclinux_sdram_bankmachine4_twtpcon_count <= 3'd5;
      if (1'd0) begin
        main_soclinux_sdram_bankmachine4_twtpcon_ready <= 1'd1;
      end else begin
        main_soclinux_sdram_bankmachine4_twtpcon_ready <= 1'd0;
      end
    end else begin
      if ((~main_soclinux_sdram_bankmachine4_twtpcon_ready)) begin
        main_soclinux_sdram_bankmachine4_twtpcon_count <= (main_soclinux_sdram_bankmachine4_twtpcon_count - 1'd1);
        if ((main_soclinux_sdram_bankmachine4_twtpcon_count == 1'd1)) begin
          main_soclinux_sdram_bankmachine4_twtpcon_ready <= 1'd1;
        end
      end
    end
    if (main_soclinux_sdram_bankmachine4_trccon_valid) begin
      main_soclinux_sdram_bankmachine4_trccon_count <= 3'd5;
      if (1'd0) begin
        main_soclinux_sdram_bankmachine4_trccon_ready <= 1'd1;
      end else begin
        main_soclinux_sdram_bankmachine4_trccon_ready <= 1'd0;
      end
    end else begin
      if ((~main_soclinux_sdram_bankmachine4_trccon_ready)) begin
        main_soclinux_sdram_bankmachine4_trccon_count <= (main_soclinux_sdram_bankmachine4_trccon_count - 1'd1);
        if ((main_soclinux_sdram_bankmachine4_trccon_count == 1'd1)) begin
          main_soclinux_sdram_bankmachine4_trccon_ready <= 1'd1;
        end
      end
    end
    if (main_soclinux_sdram_bankmachine4_trascon_valid) begin
      main_soclinux_sdram_bankmachine4_trascon_count <= 3'd4;
      if (1'd0) begin
        main_soclinux_sdram_bankmachine4_trascon_ready <= 1'd1;
      end else begin
        main_soclinux_sdram_bankmachine4_trascon_ready <= 1'd0;
      end
    end else begin
      if ((~main_soclinux_sdram_bankmachine4_trascon_ready)) begin
        main_soclinux_sdram_bankmachine4_trascon_count <= (main_soclinux_sdram_bankmachine4_trascon_count - 1'd1);
        if ((main_soclinux_sdram_bankmachine4_trascon_count == 1'd1)) begin
          main_soclinux_sdram_bankmachine4_trascon_ready <= 1'd1;
        end
      end
    end
    builder_subfragments_bankmachine4_state <= builder_subfragments_bankmachine4_next_state;
    if (main_soclinux_sdram_bankmachine5_row_close) begin
      main_soclinux_sdram_bankmachine5_row_opened <= 1'd0;
    end else begin
      if (main_soclinux_sdram_bankmachine5_row_open) begin
        main_soclinux_sdram_bankmachine5_row_opened <= 1'd1;
        main_soclinux_sdram_bankmachine5_row <= main_soclinux_sdram_bankmachine5_cmd_buffer_source_payload_addr[21:7];
      end
    end
    if (((main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_we & main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_writable) & (~main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_replace))) begin
      main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_produce <= (main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_produce + 1'd1);
    end
    if (main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_do_read) begin
      main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_consume <= (main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_consume + 1'd1);
    end
    if (((main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_we & main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_writable) & (~main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_replace))) begin
      if ((~main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_do_read)) begin
        main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_level <= (main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_level + 1'd1);
      end
    end else begin
      if (main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_do_read) begin
        main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_level <= (main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_level - 1'd1);
      end
    end
    if (((~main_soclinux_sdram_bankmachine5_cmd_buffer_source_valid) | main_soclinux_sdram_bankmachine5_cmd_buffer_source_ready)) begin
      main_soclinux_sdram_bankmachine5_cmd_buffer_source_valid <= main_soclinux_sdram_bankmachine5_cmd_buffer_sink_valid;
      main_soclinux_sdram_bankmachine5_cmd_buffer_source_first <= main_soclinux_sdram_bankmachine5_cmd_buffer_sink_first;
      main_soclinux_sdram_bankmachine5_cmd_buffer_source_last <= main_soclinux_sdram_bankmachine5_cmd_buffer_sink_last;
      main_soclinux_sdram_bankmachine5_cmd_buffer_source_payload_we <= main_soclinux_sdram_bankmachine5_cmd_buffer_sink_payload_we;
      main_soclinux_sdram_bankmachine5_cmd_buffer_source_payload_addr <= main_soclinux_sdram_bankmachine5_cmd_buffer_sink_payload_addr;
    end
    if (main_soclinux_sdram_bankmachine5_twtpcon_valid) begin
      main_soclinux_sdram_bankmachine5_twtpcon_count <= 3'd5;
      if (1'd0) begin
        main_soclinux_sdram_bankmachine5_twtpcon_ready <= 1'd1;
      end else begin
        main_soclinux_sdram_bankmachine5_twtpcon_ready <= 1'd0;
      end
    end else begin
      if ((~main_soclinux_sdram_bankmachine5_twtpcon_ready)) begin
        main_soclinux_sdram_bankmachine5_twtpcon_count <= (main_soclinux_sdram_bankmachine5_twtpcon_count - 1'd1);
        if ((main_soclinux_sdram_bankmachine5_twtpcon_count == 1'd1)) begin
          main_soclinux_sdram_bankmachine5_twtpcon_ready <= 1'd1;
        end
      end
    end
    if (main_soclinux_sdram_bankmachine5_trccon_valid) begin
      main_soclinux_sdram_bankmachine5_trccon_count <= 3'd5;
      if (1'd0) begin
        main_soclinux_sdram_bankmachine5_trccon_ready <= 1'd1;
      end else begin
        main_soclinux_sdram_bankmachine5_trccon_ready <= 1'd0;
      end
    end else begin
      if ((~main_soclinux_sdram_bankmachine5_trccon_ready)) begin
        main_soclinux_sdram_bankmachine5_trccon_count <= (main_soclinux_sdram_bankmachine5_trccon_count - 1'd1);
        if ((main_soclinux_sdram_bankmachine5_trccon_count == 1'd1)) begin
          main_soclinux_sdram_bankmachine5_trccon_ready <= 1'd1;
        end
      end
    end
    if (main_soclinux_sdram_bankmachine5_trascon_valid) begin
      main_soclinux_sdram_bankmachine5_trascon_count <= 3'd4;
      if (1'd0) begin
        main_soclinux_sdram_bankmachine5_trascon_ready <= 1'd1;
      end else begin
        main_soclinux_sdram_bankmachine5_trascon_ready <= 1'd0;
      end
    end else begin
      if ((~main_soclinux_sdram_bankmachine5_trascon_ready)) begin
        main_soclinux_sdram_bankmachine5_trascon_count <= (main_soclinux_sdram_bankmachine5_trascon_count - 1'd1);
        if ((main_soclinux_sdram_bankmachine5_trascon_count == 1'd1)) begin
          main_soclinux_sdram_bankmachine5_trascon_ready <= 1'd1;
        end
      end
    end
    builder_subfragments_bankmachine5_state <= builder_subfragments_bankmachine5_next_state;
    if (main_soclinux_sdram_bankmachine6_row_close) begin
      main_soclinux_sdram_bankmachine6_row_opened <= 1'd0;
    end else begin
      if (main_soclinux_sdram_bankmachine6_row_open) begin
        main_soclinux_sdram_bankmachine6_row_opened <= 1'd1;
        main_soclinux_sdram_bankmachine6_row <= main_soclinux_sdram_bankmachine6_cmd_buffer_source_payload_addr[21:7];
      end
    end
    if (((main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_we & main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_writable) & (~main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_replace))) begin
      main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_produce <= (main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_produce + 1'd1);
    end
    if (main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_do_read) begin
      main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_consume <= (main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_consume + 1'd1);
    end
    if (((main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_we & main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_writable) & (~main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_replace))) begin
      if ((~main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_do_read)) begin
        main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_level <= (main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_level + 1'd1);
      end
    end else begin
      if (main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_do_read) begin
        main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_level <= (main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_level - 1'd1);
      end
    end
    if (((~main_soclinux_sdram_bankmachine6_cmd_buffer_source_valid) | main_soclinux_sdram_bankmachine6_cmd_buffer_source_ready)) begin
      main_soclinux_sdram_bankmachine6_cmd_buffer_source_valid <= main_soclinux_sdram_bankmachine6_cmd_buffer_sink_valid;
      main_soclinux_sdram_bankmachine6_cmd_buffer_source_first <= main_soclinux_sdram_bankmachine6_cmd_buffer_sink_first;
      main_soclinux_sdram_bankmachine6_cmd_buffer_source_last <= main_soclinux_sdram_bankmachine6_cmd_buffer_sink_last;
      main_soclinux_sdram_bankmachine6_cmd_buffer_source_payload_we <= main_soclinux_sdram_bankmachine6_cmd_buffer_sink_payload_we;
      main_soclinux_sdram_bankmachine6_cmd_buffer_source_payload_addr <= main_soclinux_sdram_bankmachine6_cmd_buffer_sink_payload_addr;
    end
    if (main_soclinux_sdram_bankmachine6_twtpcon_valid) begin
      main_soclinux_sdram_bankmachine6_twtpcon_count <= 3'd5;
      if (1'd0) begin
        main_soclinux_sdram_bankmachine6_twtpcon_ready <= 1'd1;
      end else begin
        main_soclinux_sdram_bankmachine6_twtpcon_ready <= 1'd0;
      end
    end else begin
      if ((~main_soclinux_sdram_bankmachine6_twtpcon_ready)) begin
        main_soclinux_sdram_bankmachine6_twtpcon_count <= (main_soclinux_sdram_bankmachine6_twtpcon_count - 1'd1);
        if ((main_soclinux_sdram_bankmachine6_twtpcon_count == 1'd1)) begin
          main_soclinux_sdram_bankmachine6_twtpcon_ready <= 1'd1;
        end
      end
    end
    if (main_soclinux_sdram_bankmachine6_trccon_valid) begin
      main_soclinux_sdram_bankmachine6_trccon_count <= 3'd5;
      if (1'd0) begin
        main_soclinux_sdram_bankmachine6_trccon_ready <= 1'd1;
      end else begin
        main_soclinux_sdram_bankmachine6_trccon_ready <= 1'd0;
      end
    end else begin
      if ((~main_soclinux_sdram_bankmachine6_trccon_ready)) begin
        main_soclinux_sdram_bankmachine6_trccon_count <= (main_soclinux_sdram_bankmachine6_trccon_count - 1'd1);
        if ((main_soclinux_sdram_bankmachine6_trccon_count == 1'd1)) begin
          main_soclinux_sdram_bankmachine6_trccon_ready <= 1'd1;
        end
      end
    end
    if (main_soclinux_sdram_bankmachine6_trascon_valid) begin
      main_soclinux_sdram_bankmachine6_trascon_count <= 3'd4;
      if (1'd0) begin
        main_soclinux_sdram_bankmachine6_trascon_ready <= 1'd1;
      end else begin
        main_soclinux_sdram_bankmachine6_trascon_ready <= 1'd0;
      end
    end else begin
      if ((~main_soclinux_sdram_bankmachine6_trascon_ready)) begin
        main_soclinux_sdram_bankmachine6_trascon_count <= (main_soclinux_sdram_bankmachine6_trascon_count - 1'd1);
        if ((main_soclinux_sdram_bankmachine6_trascon_count == 1'd1)) begin
          main_soclinux_sdram_bankmachine6_trascon_ready <= 1'd1;
        end
      end
    end
    builder_subfragments_bankmachine6_state <= builder_subfragments_bankmachine6_next_state;
    if (main_soclinux_sdram_bankmachine7_row_close) begin
      main_soclinux_sdram_bankmachine7_row_opened <= 1'd0;
    end else begin
      if (main_soclinux_sdram_bankmachine7_row_open) begin
        main_soclinux_sdram_bankmachine7_row_opened <= 1'd1;
        main_soclinux_sdram_bankmachine7_row <= main_soclinux_sdram_bankmachine7_cmd_buffer_source_payload_addr[21:7];
      end
    end
    if (((main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_we & main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_writable) & (~main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_replace))) begin
      main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_produce <= (main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_produce + 1'd1);
    end
    if (main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_do_read) begin
      main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_consume <= (main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_consume + 1'd1);
    end
    if (((main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_we & main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_writable) & (~main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_replace))) begin
      if ((~main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_do_read)) begin
        main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_level <= (main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_level + 1'd1);
      end
    end else begin
      if (main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_do_read) begin
        main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_level <= (main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_level - 1'd1);
      end
    end
    if (((~main_soclinux_sdram_bankmachine7_cmd_buffer_source_valid) | main_soclinux_sdram_bankmachine7_cmd_buffer_source_ready)) begin
      main_soclinux_sdram_bankmachine7_cmd_buffer_source_valid <= main_soclinux_sdram_bankmachine7_cmd_buffer_sink_valid;
      main_soclinux_sdram_bankmachine7_cmd_buffer_source_first <= main_soclinux_sdram_bankmachine7_cmd_buffer_sink_first;
      main_soclinux_sdram_bankmachine7_cmd_buffer_source_last <= main_soclinux_sdram_bankmachine7_cmd_buffer_sink_last;
      main_soclinux_sdram_bankmachine7_cmd_buffer_source_payload_we <= main_soclinux_sdram_bankmachine7_cmd_buffer_sink_payload_we;
      main_soclinux_sdram_bankmachine7_cmd_buffer_source_payload_addr <= main_soclinux_sdram_bankmachine7_cmd_buffer_sink_payload_addr;
    end
    if (main_soclinux_sdram_bankmachine7_twtpcon_valid) begin
      main_soclinux_sdram_bankmachine7_twtpcon_count <= 3'd5;
      if (1'd0) begin
        main_soclinux_sdram_bankmachine7_twtpcon_ready <= 1'd1;
      end else begin
        main_soclinux_sdram_bankmachine7_twtpcon_ready <= 1'd0;
      end
    end else begin
      if ((~main_soclinux_sdram_bankmachine7_twtpcon_ready)) begin
        main_soclinux_sdram_bankmachine7_twtpcon_count <= (main_soclinux_sdram_bankmachine7_twtpcon_count - 1'd1);
        if ((main_soclinux_sdram_bankmachine7_twtpcon_count == 1'd1)) begin
          main_soclinux_sdram_bankmachine7_twtpcon_ready <= 1'd1;
        end
      end
    end
    if (main_soclinux_sdram_bankmachine7_trccon_valid) begin
      main_soclinux_sdram_bankmachine7_trccon_count <= 3'd5;
      if (1'd0) begin
        main_soclinux_sdram_bankmachine7_trccon_ready <= 1'd1;
      end else begin
        main_soclinux_sdram_bankmachine7_trccon_ready <= 1'd0;
      end
    end else begin
      if ((~main_soclinux_sdram_bankmachine7_trccon_ready)) begin
        main_soclinux_sdram_bankmachine7_trccon_count <= (main_soclinux_sdram_bankmachine7_trccon_count - 1'd1);
        if ((main_soclinux_sdram_bankmachine7_trccon_count == 1'd1)) begin
          main_soclinux_sdram_bankmachine7_trccon_ready <= 1'd1;
        end
      end
    end
    if (main_soclinux_sdram_bankmachine7_trascon_valid) begin
      main_soclinux_sdram_bankmachine7_trascon_count <= 3'd4;
      if (1'd0) begin
        main_soclinux_sdram_bankmachine7_trascon_ready <= 1'd1;
      end else begin
        main_soclinux_sdram_bankmachine7_trascon_ready <= 1'd0;
      end
    end else begin
      if ((~main_soclinux_sdram_bankmachine7_trascon_ready)) begin
        main_soclinux_sdram_bankmachine7_trascon_count <= (main_soclinux_sdram_bankmachine7_trascon_count - 1'd1);
        if ((main_soclinux_sdram_bankmachine7_trascon_count == 1'd1)) begin
          main_soclinux_sdram_bankmachine7_trascon_ready <= 1'd1;
        end
      end
    end
    builder_subfragments_bankmachine7_state <= builder_subfragments_bankmachine7_next_state;
    if ((~main_soclinux_sdram_en0)) begin
      main_soclinux_sdram_time0 <= 5'd31;
    end else begin
      if ((~main_soclinux_sdram_max_time0)) begin
        main_soclinux_sdram_time0 <= (main_soclinux_sdram_time0 - 1'd1);
      end
    end
    if ((~main_soclinux_sdram_en1)) begin
      main_soclinux_sdram_time1 <= 4'd15;
    end else begin
      if ((~main_soclinux_sdram_max_time1)) begin
        main_soclinux_sdram_time1 <= (main_soclinux_sdram_time1 - 1'd1);
      end
    end
    if (main_soclinux_sdram_choose_cmd_ce) begin
      case (main_soclinux_sdram_choose_cmd_grant)
        1'd0: begin
          if (main_soclinux_sdram_choose_cmd_request[1]) begin
            main_soclinux_sdram_choose_cmd_grant <= 1'd1;
          end else begin
            if (main_soclinux_sdram_choose_cmd_request[2]) begin
              main_soclinux_sdram_choose_cmd_grant <= 2'd2;
            end else begin
              if (main_soclinux_sdram_choose_cmd_request[3]) begin
                main_soclinux_sdram_choose_cmd_grant <= 2'd3;
              end else begin
                if (main_soclinux_sdram_choose_cmd_request[4]) begin
                  main_soclinux_sdram_choose_cmd_grant <= 3'd4;
                end else begin
                  if (main_soclinux_sdram_choose_cmd_request[5]) begin
                    main_soclinux_sdram_choose_cmd_grant <= 3'd5;
                  end else begin
                    if (main_soclinux_sdram_choose_cmd_request[6]) begin
                      main_soclinux_sdram_choose_cmd_grant <= 3'd6;
                    end else begin
                      if (main_soclinux_sdram_choose_cmd_request[7]) begin
                        main_soclinux_sdram_choose_cmd_grant <= 3'd7;
                      end
                    end
                  end
                end
              end
            end
          end
        end
        1'd1: begin
          if (main_soclinux_sdram_choose_cmd_request[2]) begin
            main_soclinux_sdram_choose_cmd_grant <= 2'd2;
          end else begin
            if (main_soclinux_sdram_choose_cmd_request[3]) begin
              main_soclinux_sdram_choose_cmd_grant <= 2'd3;
            end else begin
              if (main_soclinux_sdram_choose_cmd_request[4]) begin
                main_soclinux_sdram_choose_cmd_grant <= 3'd4;
              end else begin
                if (main_soclinux_sdram_choose_cmd_request[5]) begin
                  main_soclinux_sdram_choose_cmd_grant <= 3'd5;
                end else begin
                  if (main_soclinux_sdram_choose_cmd_request[6]) begin
                    main_soclinux_sdram_choose_cmd_grant <= 3'd6;
                  end else begin
                    if (main_soclinux_sdram_choose_cmd_request[7]) begin
                      main_soclinux_sdram_choose_cmd_grant <= 3'd7;
                    end else begin
                      if (main_soclinux_sdram_choose_cmd_request[0]) begin
                        main_soclinux_sdram_choose_cmd_grant <= 1'd0;
                      end
                    end
                  end
                end
              end
            end
          end
        end
        2'd2: begin
          if (main_soclinux_sdram_choose_cmd_request[3]) begin
            main_soclinux_sdram_choose_cmd_grant <= 2'd3;
          end else begin
            if (main_soclinux_sdram_choose_cmd_request[4]) begin
              main_soclinux_sdram_choose_cmd_grant <= 3'd4;
            end else begin
              if (main_soclinux_sdram_choose_cmd_request[5]) begin
                main_soclinux_sdram_choose_cmd_grant <= 3'd5;
              end else begin
                if (main_soclinux_sdram_choose_cmd_request[6]) begin
                  main_soclinux_sdram_choose_cmd_grant <= 3'd6;
                end else begin
                  if (main_soclinux_sdram_choose_cmd_request[7]) begin
                    main_soclinux_sdram_choose_cmd_grant <= 3'd7;
                  end else begin
                    if (main_soclinux_sdram_choose_cmd_request[0]) begin
                      main_soclinux_sdram_choose_cmd_grant <= 1'd0;
                    end else begin
                      if (main_soclinux_sdram_choose_cmd_request[1]) begin
                        main_soclinux_sdram_choose_cmd_grant <= 1'd1;
                      end
                    end
                  end
                end
              end
            end
          end
        end
        2'd3: begin
          if (main_soclinux_sdram_choose_cmd_request[4]) begin
            main_soclinux_sdram_choose_cmd_grant <= 3'd4;
          end else begin
            if (main_soclinux_sdram_choose_cmd_request[5]) begin
              main_soclinux_sdram_choose_cmd_grant <= 3'd5;
            end else begin
              if (main_soclinux_sdram_choose_cmd_request[6]) begin
                main_soclinux_sdram_choose_cmd_grant <= 3'd6;
              end else begin
                if (main_soclinux_sdram_choose_cmd_request[7]) begin
                  main_soclinux_sdram_choose_cmd_grant <= 3'd7;
                end else begin
                  if (main_soclinux_sdram_choose_cmd_request[0]) begin
                    main_soclinux_sdram_choose_cmd_grant <= 1'd0;
                  end else begin
                    if (main_soclinux_sdram_choose_cmd_request[1]) begin
                      main_soclinux_sdram_choose_cmd_grant <= 1'd1;
                    end else begin
                      if (main_soclinux_sdram_choose_cmd_request[2]) begin
                        main_soclinux_sdram_choose_cmd_grant <= 2'd2;
                      end
                    end
                  end
                end
              end
            end
          end
        end
        3'd4: begin
          if (main_soclinux_sdram_choose_cmd_request[5]) begin
            main_soclinux_sdram_choose_cmd_grant <= 3'd5;
          end else begin
            if (main_soclinux_sdram_choose_cmd_request[6]) begin
              main_soclinux_sdram_choose_cmd_grant <= 3'd6;
            end else begin
              if (main_soclinux_sdram_choose_cmd_request[7]) begin
                main_soclinux_sdram_choose_cmd_grant <= 3'd7;
              end else begin
                if (main_soclinux_sdram_choose_cmd_request[0]) begin
                  main_soclinux_sdram_choose_cmd_grant <= 1'd0;
                end else begin
                  if (main_soclinux_sdram_choose_cmd_request[1]) begin
                    main_soclinux_sdram_choose_cmd_grant <= 1'd1;
                  end else begin
                    if (main_soclinux_sdram_choose_cmd_request[2]) begin
                      main_soclinux_sdram_choose_cmd_grant <= 2'd2;
                    end else begin
                      if (main_soclinux_sdram_choose_cmd_request[3]) begin
                        main_soclinux_sdram_choose_cmd_grant <= 2'd3;
                      end
                    end
                  end
                end
              end
            end
          end
        end
        3'd5: begin
          if (main_soclinux_sdram_choose_cmd_request[6]) begin
            main_soclinux_sdram_choose_cmd_grant <= 3'd6;
          end else begin
            if (main_soclinux_sdram_choose_cmd_request[7]) begin
              main_soclinux_sdram_choose_cmd_grant <= 3'd7;
            end else begin
              if (main_soclinux_sdram_choose_cmd_request[0]) begin
                main_soclinux_sdram_choose_cmd_grant <= 1'd0;
              end else begin
                if (main_soclinux_sdram_choose_cmd_request[1]) begin
                  main_soclinux_sdram_choose_cmd_grant <= 1'd1;
                end else begin
                  if (main_soclinux_sdram_choose_cmd_request[2]) begin
                    main_soclinux_sdram_choose_cmd_grant <= 2'd2;
                  end else begin
                    if (main_soclinux_sdram_choose_cmd_request[3]) begin
                      main_soclinux_sdram_choose_cmd_grant <= 2'd3;
                    end else begin
                      if (main_soclinux_sdram_choose_cmd_request[4]) begin
                        main_soclinux_sdram_choose_cmd_grant <= 3'd4;
                      end
                    end
                  end
                end
              end
            end
          end
        end
        3'd6: begin
          if (main_soclinux_sdram_choose_cmd_request[7]) begin
            main_soclinux_sdram_choose_cmd_grant <= 3'd7;
          end else begin
            if (main_soclinux_sdram_choose_cmd_request[0]) begin
              main_soclinux_sdram_choose_cmd_grant <= 1'd0;
            end else begin
              if (main_soclinux_sdram_choose_cmd_request[1]) begin
                main_soclinux_sdram_choose_cmd_grant <= 1'd1;
              end else begin
                if (main_soclinux_sdram_choose_cmd_request[2]) begin
                  main_soclinux_sdram_choose_cmd_grant <= 2'd2;
                end else begin
                  if (main_soclinux_sdram_choose_cmd_request[3]) begin
                    main_soclinux_sdram_choose_cmd_grant <= 2'd3;
                  end else begin
                    if (main_soclinux_sdram_choose_cmd_request[4]) begin
                      main_soclinux_sdram_choose_cmd_grant <= 3'd4;
                    end else begin
                      if (main_soclinux_sdram_choose_cmd_request[5]) begin
                        main_soclinux_sdram_choose_cmd_grant <= 3'd5;
                      end
                    end
                  end
                end
              end
            end
          end
        end
        3'd7: begin
          if (main_soclinux_sdram_choose_cmd_request[0]) begin
            main_soclinux_sdram_choose_cmd_grant <= 1'd0;
          end else begin
            if (main_soclinux_sdram_choose_cmd_request[1]) begin
              main_soclinux_sdram_choose_cmd_grant <= 1'd1;
            end else begin
              if (main_soclinux_sdram_choose_cmd_request[2]) begin
                main_soclinux_sdram_choose_cmd_grant <= 2'd2;
              end else begin
                if (main_soclinux_sdram_choose_cmd_request[3]) begin
                  main_soclinux_sdram_choose_cmd_grant <= 2'd3;
                end else begin
                  if (main_soclinux_sdram_choose_cmd_request[4]) begin
                    main_soclinux_sdram_choose_cmd_grant <= 3'd4;
                  end else begin
                    if (main_soclinux_sdram_choose_cmd_request[5]) begin
                      main_soclinux_sdram_choose_cmd_grant <= 3'd5;
                    end else begin
                      if (main_soclinux_sdram_choose_cmd_request[6]) begin
                        main_soclinux_sdram_choose_cmd_grant <= 3'd6;
                      end
                    end
                  end
                end
              end
            end
          end
        end
      endcase
    end
    if (main_soclinux_sdram_choose_req_ce) begin
      case (main_soclinux_sdram_choose_req_grant)
        1'd0: begin
          if (main_soclinux_sdram_choose_req_request[1]) begin
            main_soclinux_sdram_choose_req_grant <= 1'd1;
          end else begin
            if (main_soclinux_sdram_choose_req_request[2]) begin
              main_soclinux_sdram_choose_req_grant <= 2'd2;
            end else begin
              if (main_soclinux_sdram_choose_req_request[3]) begin
                main_soclinux_sdram_choose_req_grant <= 2'd3;
              end else begin
                if (main_soclinux_sdram_choose_req_request[4]) begin
                  main_soclinux_sdram_choose_req_grant <= 3'd4;
                end else begin
                  if (main_soclinux_sdram_choose_req_request[5]) begin
                    main_soclinux_sdram_choose_req_grant <= 3'd5;
                  end else begin
                    if (main_soclinux_sdram_choose_req_request[6]) begin
                      main_soclinux_sdram_choose_req_grant <= 3'd6;
                    end else begin
                      if (main_soclinux_sdram_choose_req_request[7]) begin
                        main_soclinux_sdram_choose_req_grant <= 3'd7;
                      end
                    end
                  end
                end
              end
            end
          end
        end
        1'd1: begin
          if (main_soclinux_sdram_choose_req_request[2]) begin
            main_soclinux_sdram_choose_req_grant <= 2'd2;
          end else begin
            if (main_soclinux_sdram_choose_req_request[3]) begin
              main_soclinux_sdram_choose_req_grant <= 2'd3;
            end else begin
              if (main_soclinux_sdram_choose_req_request[4]) begin
                main_soclinux_sdram_choose_req_grant <= 3'd4;
              end else begin
                if (main_soclinux_sdram_choose_req_request[5]) begin
                  main_soclinux_sdram_choose_req_grant <= 3'd5;
                end else begin
                  if (main_soclinux_sdram_choose_req_request[6]) begin
                    main_soclinux_sdram_choose_req_grant <= 3'd6;
                  end else begin
                    if (main_soclinux_sdram_choose_req_request[7]) begin
                      main_soclinux_sdram_choose_req_grant <= 3'd7;
                    end else begin
                      if (main_soclinux_sdram_choose_req_request[0]) begin
                        main_soclinux_sdram_choose_req_grant <= 1'd0;
                      end
                    end
                  end
                end
              end
            end
          end
        end
        2'd2: begin
          if (main_soclinux_sdram_choose_req_request[3]) begin
            main_soclinux_sdram_choose_req_grant <= 2'd3;
          end else begin
            if (main_soclinux_sdram_choose_req_request[4]) begin
              main_soclinux_sdram_choose_req_grant <= 3'd4;
            end else begin
              if (main_soclinux_sdram_choose_req_request[5]) begin
                main_soclinux_sdram_choose_req_grant <= 3'd5;
              end else begin
                if (main_soclinux_sdram_choose_req_request[6]) begin
                  main_soclinux_sdram_choose_req_grant <= 3'd6;
                end else begin
                  if (main_soclinux_sdram_choose_req_request[7]) begin
                    main_soclinux_sdram_choose_req_grant <= 3'd7;
                  end else begin
                    if (main_soclinux_sdram_choose_req_request[0]) begin
                      main_soclinux_sdram_choose_req_grant <= 1'd0;
                    end else begin
                      if (main_soclinux_sdram_choose_req_request[1]) begin
                        main_soclinux_sdram_choose_req_grant <= 1'd1;
                      end
                    end
                  end
                end
              end
            end
          end
        end
        2'd3: begin
          if (main_soclinux_sdram_choose_req_request[4]) begin
            main_soclinux_sdram_choose_req_grant <= 3'd4;
          end else begin
            if (main_soclinux_sdram_choose_req_request[5]) begin
              main_soclinux_sdram_choose_req_grant <= 3'd5;
            end else begin
              if (main_soclinux_sdram_choose_req_request[6]) begin
                main_soclinux_sdram_choose_req_grant <= 3'd6;
              end else begin
                if (main_soclinux_sdram_choose_req_request[7]) begin
                  main_soclinux_sdram_choose_req_grant <= 3'd7;
                end else begin
                  if (main_soclinux_sdram_choose_req_request[0]) begin
                    main_soclinux_sdram_choose_req_grant <= 1'd0;
                  end else begin
                    if (main_soclinux_sdram_choose_req_request[1]) begin
                      main_soclinux_sdram_choose_req_grant <= 1'd1;
                    end else begin
                      if (main_soclinux_sdram_choose_req_request[2]) begin
                        main_soclinux_sdram_choose_req_grant <= 2'd2;
                      end
                    end
                  end
                end
              end
            end
          end
        end
        3'd4: begin
          if (main_soclinux_sdram_choose_req_request[5]) begin
            main_soclinux_sdram_choose_req_grant <= 3'd5;
          end else begin
            if (main_soclinux_sdram_choose_req_request[6]) begin
              main_soclinux_sdram_choose_req_grant <= 3'd6;
            end else begin
              if (main_soclinux_sdram_choose_req_request[7]) begin
                main_soclinux_sdram_choose_req_grant <= 3'd7;
              end else begin
                if (main_soclinux_sdram_choose_req_request[0]) begin
                  main_soclinux_sdram_choose_req_grant <= 1'd0;
                end else begin
                  if (main_soclinux_sdram_choose_req_request[1]) begin
                    main_soclinux_sdram_choose_req_grant <= 1'd1;
                  end else begin
                    if (main_soclinux_sdram_choose_req_request[2]) begin
                      main_soclinux_sdram_choose_req_grant <= 2'd2;
                    end else begin
                      if (main_soclinux_sdram_choose_req_request[3]) begin
                        main_soclinux_sdram_choose_req_grant <= 2'd3;
                      end
                    end
                  end
                end
              end
            end
          end
        end
        3'd5: begin
          if (main_soclinux_sdram_choose_req_request[6]) begin
            main_soclinux_sdram_choose_req_grant <= 3'd6;
          end else begin
            if (main_soclinux_sdram_choose_req_request[7]) begin
              main_soclinux_sdram_choose_req_grant <= 3'd7;
            end else begin
              if (main_soclinux_sdram_choose_req_request[0]) begin
                main_soclinux_sdram_choose_req_grant <= 1'd0;
              end else begin
                if (main_soclinux_sdram_choose_req_request[1]) begin
                  main_soclinux_sdram_choose_req_grant <= 1'd1;
                end else begin
                  if (main_soclinux_sdram_choose_req_request[2]) begin
                    main_soclinux_sdram_choose_req_grant <= 2'd2;
                  end else begin
                    if (main_soclinux_sdram_choose_req_request[3]) begin
                      main_soclinux_sdram_choose_req_grant <= 2'd3;
                    end else begin
                      if (main_soclinux_sdram_choose_req_request[4]) begin
                        main_soclinux_sdram_choose_req_grant <= 3'd4;
                      end
                    end
                  end
                end
              end
            end
          end
        end
        3'd6: begin
          if (main_soclinux_sdram_choose_req_request[7]) begin
            main_soclinux_sdram_choose_req_grant <= 3'd7;
          end else begin
            if (main_soclinux_sdram_choose_req_request[0]) begin
              main_soclinux_sdram_choose_req_grant <= 1'd0;
            end else begin
              if (main_soclinux_sdram_choose_req_request[1]) begin
                main_soclinux_sdram_choose_req_grant <= 1'd1;
              end else begin
                if (main_soclinux_sdram_choose_req_request[2]) begin
                  main_soclinux_sdram_choose_req_grant <= 2'd2;
                end else begin
                  if (main_soclinux_sdram_choose_req_request[3]) begin
                    main_soclinux_sdram_choose_req_grant <= 2'd3;
                  end else begin
                    if (main_soclinux_sdram_choose_req_request[4]) begin
                      main_soclinux_sdram_choose_req_grant <= 3'd4;
                    end else begin
                      if (main_soclinux_sdram_choose_req_request[5]) begin
                        main_soclinux_sdram_choose_req_grant <= 3'd5;
                      end
                    end
                  end
                end
              end
            end
          end
        end
        3'd7: begin
          if (main_soclinux_sdram_choose_req_request[0]) begin
            main_soclinux_sdram_choose_req_grant <= 1'd0;
          end else begin
            if (main_soclinux_sdram_choose_req_request[1]) begin
              main_soclinux_sdram_choose_req_grant <= 1'd1;
            end else begin
              if (main_soclinux_sdram_choose_req_request[2]) begin
                main_soclinux_sdram_choose_req_grant <= 2'd2;
              end else begin
                if (main_soclinux_sdram_choose_req_request[3]) begin
                  main_soclinux_sdram_choose_req_grant <= 2'd3;
                end else begin
                  if (main_soclinux_sdram_choose_req_request[4]) begin
                    main_soclinux_sdram_choose_req_grant <= 3'd4;
                  end else begin
                    if (main_soclinux_sdram_choose_req_request[5]) begin
                      main_soclinux_sdram_choose_req_grant <= 3'd5;
                    end else begin
                      if (main_soclinux_sdram_choose_req_request[6]) begin
                        main_soclinux_sdram_choose_req_grant <= 3'd6;
                      end
                    end
                  end
                end
              end
            end
          end
        end
      endcase
    end
    main_soclinux_sdram_dfi_p0_cs_n <= 1'd0;
    main_soclinux_sdram_dfi_p0_bank <= builder_array_muxed0;
    main_soclinux_sdram_dfi_p0_address <= builder_array_muxed1;
    main_soclinux_sdram_dfi_p0_cas_n <= (~builder_array_muxed2);
    main_soclinux_sdram_dfi_p0_ras_n <= (~builder_array_muxed3);
    main_soclinux_sdram_dfi_p0_we_n <= (~builder_array_muxed4);
    main_soclinux_sdram_dfi_p0_rddata_en <= builder_array_muxed5;
    main_soclinux_sdram_dfi_p0_wrdata_en <= builder_array_muxed6;
    main_soclinux_sdram_dfi_p1_cs_n <= 1'd0;
    main_soclinux_sdram_dfi_p1_bank <= builder_array_muxed7;
    main_soclinux_sdram_dfi_p1_address <= builder_array_muxed8;
    main_soclinux_sdram_dfi_p1_cas_n <= (~builder_array_muxed9);
    main_soclinux_sdram_dfi_p1_ras_n <= (~builder_array_muxed10);
    main_soclinux_sdram_dfi_p1_we_n <= (~builder_array_muxed11);
    main_soclinux_sdram_dfi_p1_rddata_en <= builder_array_muxed12;
    main_soclinux_sdram_dfi_p1_wrdata_en <= builder_array_muxed13;
    main_soclinux_sdram_dfi_p2_cs_n <= 1'd0;
    main_soclinux_sdram_dfi_p2_bank <= builder_array_muxed14;
    main_soclinux_sdram_dfi_p2_address <= builder_array_muxed15;
    main_soclinux_sdram_dfi_p2_cas_n <= (~builder_array_muxed16);
    main_soclinux_sdram_dfi_p2_ras_n <= (~builder_array_muxed17);
    main_soclinux_sdram_dfi_p2_we_n <= (~builder_array_muxed18);
    main_soclinux_sdram_dfi_p2_rddata_en <= builder_array_muxed19;
    main_soclinux_sdram_dfi_p2_wrdata_en <= builder_array_muxed20;
    main_soclinux_sdram_dfi_p3_cs_n <= 1'd0;
    main_soclinux_sdram_dfi_p3_bank <= builder_array_muxed21;
    main_soclinux_sdram_dfi_p3_address <= builder_array_muxed22;
    main_soclinux_sdram_dfi_p3_cas_n <= (~builder_array_muxed23);
    main_soclinux_sdram_dfi_p3_ras_n <= (~builder_array_muxed24);
    main_soclinux_sdram_dfi_p3_we_n <= (~builder_array_muxed25);
    main_soclinux_sdram_dfi_p3_rddata_en <= builder_array_muxed26;
    main_soclinux_sdram_dfi_p3_wrdata_en <= builder_array_muxed27;
    if (main_soclinux_sdram_trrdcon_valid) begin
      main_soclinux_sdram_trrdcon_count <= 1'd1;
      if (1'd0) begin
        main_soclinux_sdram_trrdcon_ready <= 1'd1;
      end else begin
        main_soclinux_sdram_trrdcon_ready <= 1'd0;
      end
    end else begin
      if ((~main_soclinux_sdram_trrdcon_ready)) begin
        main_soclinux_sdram_trrdcon_count <= (main_soclinux_sdram_trrdcon_count - 1'd1);
        if ((main_soclinux_sdram_trrdcon_count == 1'd1)) begin
          main_soclinux_sdram_trrdcon_ready <= 1'd1;
        end
      end
    end
    main_soclinux_sdram_tfawcon_window <= {
      main_soclinux_sdram_tfawcon_window, main_soclinux_sdram_tfawcon_valid
    };
    if ((main_soclinux_sdram_tfawcon_count < 3'd4)) begin
      if ((main_soclinux_sdram_tfawcon_count == 2'd3)) begin
        main_soclinux_sdram_tfawcon_ready <= (~main_soclinux_sdram_tfawcon_valid);
      end else begin
        main_soclinux_sdram_tfawcon_ready <= 1'd1;
      end
    end
    if (main_soclinux_sdram_tccdcon_valid) begin
      main_soclinux_sdram_tccdcon_count <= 1'd0;
      if (1'd1) begin
        main_soclinux_sdram_tccdcon_ready <= 1'd1;
      end else begin
        main_soclinux_sdram_tccdcon_ready <= 1'd0;
      end
    end else begin
      if ((~main_soclinux_sdram_tccdcon_ready)) begin
        main_soclinux_sdram_tccdcon_count <= (main_soclinux_sdram_tccdcon_count - 1'd1);
        if ((main_soclinux_sdram_tccdcon_count == 1'd1)) begin
          main_soclinux_sdram_tccdcon_ready <= 1'd1;
        end
      end
    end
    if (main_soclinux_sdram_twtrcon_valid) begin
      main_soclinux_sdram_twtrcon_count <= 3'd4;
      if (1'd0) begin
        main_soclinux_sdram_twtrcon_ready <= 1'd1;
      end else begin
        main_soclinux_sdram_twtrcon_ready <= 1'd0;
      end
    end else begin
      if ((~main_soclinux_sdram_twtrcon_ready)) begin
        main_soclinux_sdram_twtrcon_count <= (main_soclinux_sdram_twtrcon_count - 1'd1);
        if ((main_soclinux_sdram_twtrcon_count == 1'd1)) begin
          main_soclinux_sdram_twtrcon_ready <= 1'd1;
        end
      end
    end
    builder_subfragments_multiplexer_state <= builder_subfragments_multiplexer_next_state;
    builder_subfragments_new_master_wdata_ready0 <= ((((((((1'd0 | ((builder_subfragments_roundrobin0_grant == 1'd0) & main_soclinux_sdram_interface_bank0_wdata_ready)) | ((builder_subfragments_roundrobin1_grant == 1'd0) & main_soclinux_sdram_interface_bank1_wdata_ready)) | ((builder_subfragments_roundrobin2_grant == 1'd0) & main_soclinux_sdram_interface_bank2_wdata_ready)) | ((builder_subfragments_roundrobin3_grant == 1'd0) & main_soclinux_sdram_interface_bank3_wdata_ready)) | ((builder_subfragments_roundrobin4_grant == 1'd0) & main_soclinux_sdram_interface_bank4_wdata_ready)) | ((builder_subfragments_roundrobin5_grant == 1'd0) & main_soclinux_sdram_interface_bank5_wdata_ready)) | ((builder_subfragments_roundrobin6_grant == 1'd0) & main_soclinux_sdram_interface_bank6_wdata_ready)) | ((builder_subfragments_roundrobin7_grant == 1'd0) & main_soclinux_sdram_interface_bank7_wdata_ready));
    builder_subfragments_new_master_wdata_ready1 <= builder_subfragments_new_master_wdata_ready0;
    builder_subfragments_new_master_rdata_valid0 <= ((((((((1'd0 | ((builder_subfragments_roundrobin0_grant == 1'd0) & main_soclinux_sdram_interface_bank0_rdata_valid)) | ((builder_subfragments_roundrobin1_grant == 1'd0) & main_soclinux_sdram_interface_bank1_rdata_valid)) | ((builder_subfragments_roundrobin2_grant == 1'd0) & main_soclinux_sdram_interface_bank2_rdata_valid)) | ((builder_subfragments_roundrobin3_grant == 1'd0) & main_soclinux_sdram_interface_bank3_rdata_valid)) | ((builder_subfragments_roundrobin4_grant == 1'd0) & main_soclinux_sdram_interface_bank4_rdata_valid)) | ((builder_subfragments_roundrobin5_grant == 1'd0) & main_soclinux_sdram_interface_bank5_rdata_valid)) | ((builder_subfragments_roundrobin6_grant == 1'd0) & main_soclinux_sdram_interface_bank6_rdata_valid)) | ((builder_subfragments_roundrobin7_grant == 1'd0) & main_soclinux_sdram_interface_bank7_rdata_valid));
    builder_subfragments_new_master_rdata_valid1 <= builder_subfragments_new_master_rdata_valid0;
    builder_subfragments_new_master_rdata_valid2 <= builder_subfragments_new_master_rdata_valid1;
    builder_subfragments_new_master_rdata_valid3 <= builder_subfragments_new_master_rdata_valid2;
    builder_subfragments_new_master_rdata_valid4 <= builder_subfragments_new_master_rdata_valid3;
    builder_subfragments_new_master_rdata_valid5 <= builder_subfragments_new_master_rdata_valid4;
    builder_subfragments_new_master_rdata_valid6 <= builder_subfragments_new_master_rdata_valid5;
    builder_subfragments_new_master_rdata_valid7 <= builder_subfragments_new_master_rdata_valid6;
    builder_subfragments_new_master_rdata_valid8 <= builder_subfragments_new_master_rdata_valid7;
    main_soclinux_adr_offset_r <= main_soclinux_wb_sdram_adr[1:0];
    builder_subfragments_state <= builder_subfragments_next_state;
    if (main_soclinux_interface_ack) begin
      main_soclinux_cmd_consumed   <= 1'd0;
      main_soclinux_wdata_consumed <= 1'd0;
    end else begin
      if ((main_soclinux_port_cmd_valid & main_soclinux_port_cmd_ready)) begin
        main_soclinux_cmd_consumed <= 1'd1;
      end
      if ((main_soclinux_port_wdata_valid & main_soclinux_port_wdata_ready)) begin
        main_soclinux_wdata_consumed <= 1'd1;
      end
    end
    if (main_ethphy_hw_reset_counter_ce) begin
      main_ethphy_hw_reset_counter <= (main_ethphy_hw_reset_counter + 1'd1);
    end
    if (main_soclinux_ps_preamble_error_o) begin
      main_soclinux_preamble_errors_status <= (main_soclinux_preamble_errors_status + 1'd1);
    end
    if (main_soclinux_ps_crc_error_o) begin
      main_soclinux_crc_errors_status <= (main_soclinux_crc_errors_status + 1'd1);
    end
    main_soclinux_ps_preamble_error_toggle_o_r <= main_soclinux_ps_preamble_error_toggle_o;
    main_soclinux_ps_crc_error_toggle_o_r <= main_soclinux_ps_crc_error_toggle_o;
    main_soclinux_tx_cdc_graycounter0_q_binary <= main_soclinux_tx_cdc_graycounter0_q_next_binary;
    main_soclinux_tx_cdc_graycounter0_q <= main_soclinux_tx_cdc_graycounter0_q_next;
    main_soclinux_rx_cdc_graycounter1_q_binary <= main_soclinux_rx_cdc_graycounter1_q_next_binary;
    main_soclinux_rx_cdc_graycounter1_q <= main_soclinux_rx_cdc_graycounter1_q_next;
    if (main_soclinux_writer_slot_ce) begin
      main_soclinux_writer_slot <= (main_soclinux_writer_slot + 1'd1);
    end
    if (((main_soclinux_writer_fifo_syncfifo_we & main_soclinux_writer_fifo_syncfifo_writable) & (~main_soclinux_writer_fifo_replace))) begin
      main_soclinux_writer_fifo_produce <= (main_soclinux_writer_fifo_produce + 1'd1);
    end
    if (main_soclinux_writer_fifo_do_read) begin
      main_soclinux_writer_fifo_consume <= (main_soclinux_writer_fifo_consume + 1'd1);
    end
    if (((main_soclinux_writer_fifo_syncfifo_we & main_soclinux_writer_fifo_syncfifo_writable) & (~main_soclinux_writer_fifo_replace))) begin
      if ((~main_soclinux_writer_fifo_do_read)) begin
        main_soclinux_writer_fifo_level <= (main_soclinux_writer_fifo_level + 1'd1);
      end
    end else begin
      if (main_soclinux_writer_fifo_do_read) begin
        main_soclinux_writer_fifo_level <= (main_soclinux_writer_fifo_level - 1'd1);
      end
    end
    builder_subfragments_liteethmacsramwriter_state <= builder_subfragments_liteethmacsramwriter_next_state;
    if (main_soclinux_writer_counter_subfragments_t_next_value_ce) begin
      main_soclinux_writer_counter <= main_soclinux_writer_counter_subfragments_t_next_value;
    end
    if (main_soclinux_writer_errors_status_subfragments_f_next_value_ce) begin
      main_soclinux_writer_errors_status <= main_soclinux_writer_errors_status_subfragments_f_next_value;
    end
    if (main_soclinux_reader_done_clear) begin
      main_soclinux_reader_done_pending <= 1'd0;
    end
    if (main_soclinux_reader_done_trigger) begin
      main_soclinux_reader_done_pending <= 1'd1;
    end
    if (((main_soclinux_reader_fifo_syncfifo_we & main_soclinux_reader_fifo_syncfifo_writable) & (~main_soclinux_reader_fifo_replace))) begin
      main_soclinux_reader_fifo_produce <= (main_soclinux_reader_fifo_produce + 1'd1);
    end
    if (main_soclinux_reader_fifo_do_read) begin
      main_soclinux_reader_fifo_consume <= (main_soclinux_reader_fifo_consume + 1'd1);
    end
    if (((main_soclinux_reader_fifo_syncfifo_we & main_soclinux_reader_fifo_syncfifo_writable) & (~main_soclinux_reader_fifo_replace))) begin
      if ((~main_soclinux_reader_fifo_do_read)) begin
        main_soclinux_reader_fifo_level <= (main_soclinux_reader_fifo_level + 1'd1);
      end
    end else begin
      if (main_soclinux_reader_fifo_do_read) begin
        main_soclinux_reader_fifo_level <= (main_soclinux_reader_fifo_level - 1'd1);
      end
    end
    builder_subfragments_liteethmacsramreader_state <= builder_subfragments_liteethmacsramreader_next_state;
    if (main_soclinux_reader_counter_subfragments_next_value_ce) begin
      main_soclinux_reader_counter <= main_soclinux_reader_counter_subfragments_next_value;
    end
    main_soclinux_sram0_bus_ack0 <= 1'd0;
    if (((main_soclinux_sram0_bus_cyc0 & main_soclinux_sram0_bus_stb0) & (~main_soclinux_sram0_bus_ack0))) begin
      main_soclinux_sram0_bus_ack0 <= 1'd1;
    end
    main_soclinux_sram1_bus_ack0 <= 1'd0;
    if (((main_soclinux_sram1_bus_cyc0 & main_soclinux_sram1_bus_stb0) & (~main_soclinux_sram1_bus_ack0))) begin
      main_soclinux_sram1_bus_ack0 <= 1'd1;
    end
    main_soclinux_sram0_bus_ack1 <= 1'd0;
    if (((main_soclinux_sram0_bus_cyc1 & main_soclinux_sram0_bus_stb1) & (~main_soclinux_sram0_bus_ack1))) begin
      main_soclinux_sram0_bus_ack1 <= 1'd1;
    end
    main_soclinux_sram1_bus_ack1 <= 1'd0;
    if (((main_soclinux_sram1_bus_cyc1 & main_soclinux_sram1_bus_stb1) & (~main_soclinux_sram1_bus_ack1))) begin
      main_soclinux_sram1_bus_ack1 <= 1'd1;
    end
    main_soclinux_slave_sel_r <= main_soclinux_slave_sel;
    if (main_done) begin
      main_chaser <= {main_chaser, (~main_chaser[7])};
    end
    if (main_re) begin
      main_mode <= 1'd1;
    end
    if (main_wait) begin
      if ((~main_done)) begin
        main_count <= (main_count - 1'd1);
      end
    end else begin
      main_count <= 23'd6250000;
    end
    builder_soclinux_state <= builder_soclinux_next_state;
    if (builder_soclinux_soclinux_dat_w_soclinux_next_value_ce0) begin
      builder_soclinux_soclinux_dat_w <= builder_soclinux_soclinux_dat_w_soclinux_next_value0;
    end
    if (builder_soclinux_soclinux_adr_soclinux_next_value_ce1) begin
      builder_soclinux_soclinux_adr <= builder_soclinux_soclinux_adr_soclinux_next_value1;
    end
    if (builder_soclinux_soclinux_we_soclinux_next_value_ce2) begin
      builder_soclinux_soclinux_we <= builder_soclinux_soclinux_we_soclinux_next_value2;
    end
    case (builder_soclinux_grant)
      1'd0: begin
        if ((~builder_soclinux_request[0])) begin
          if (builder_soclinux_request[1]) begin
            builder_soclinux_grant <= 1'd1;
          end
        end
      end
      1'd1: begin
        if ((~builder_soclinux_request[1])) begin
          if (builder_soclinux_request[0]) begin
            builder_soclinux_grant <= 1'd0;
          end
        end
      end
    endcase
    builder_soclinux_slave_sel_r <= builder_soclinux_slave_sel;
    if (builder_soclinux_wait) begin
      if ((~builder_soclinux_done)) begin
        builder_soclinux_count <= (builder_soclinux_count - 1'd1);
      end
    end else begin
      builder_soclinux_count <= 20'd1000000;
    end
    builder_soclinux_csr_bankarray_interface0_bank_bus_dat_r <= 1'd0;
    if (builder_soclinux_csr_bankarray_csrbank0_sel) begin
      case (builder_soclinux_csr_bankarray_interface0_bank_bus_adr[4:0])
        1'd0: begin
          builder_soclinux_csr_bankarray_interface0_bank_bus_dat_r <= main_soclinux_cpu_latch_w;
        end
        1'd1: begin
          builder_soclinux_csr_bankarray_interface0_bank_bus_dat_r <= builder_soclinux_csr_bankarray_csrbank0_timer_time7_w;
        end
        2'd2: begin
          builder_soclinux_csr_bankarray_interface0_bank_bus_dat_r <= builder_soclinux_csr_bankarray_csrbank0_timer_time6_w;
        end
        2'd3: begin
          builder_soclinux_csr_bankarray_interface0_bank_bus_dat_r <= builder_soclinux_csr_bankarray_csrbank0_timer_time5_w;
        end
        3'd4: begin
          builder_soclinux_csr_bankarray_interface0_bank_bus_dat_r <= builder_soclinux_csr_bankarray_csrbank0_timer_time4_w;
        end
        3'd5: begin
          builder_soclinux_csr_bankarray_interface0_bank_bus_dat_r <= builder_soclinux_csr_bankarray_csrbank0_timer_time3_w;
        end
        3'd6: begin
          builder_soclinux_csr_bankarray_interface0_bank_bus_dat_r <= builder_soclinux_csr_bankarray_csrbank0_timer_time2_w;
        end
        3'd7: begin
          builder_soclinux_csr_bankarray_interface0_bank_bus_dat_r <= builder_soclinux_csr_bankarray_csrbank0_timer_time1_w;
        end
        4'd8: begin
          builder_soclinux_csr_bankarray_interface0_bank_bus_dat_r <= builder_soclinux_csr_bankarray_csrbank0_timer_time0_w;
        end
        4'd9: begin
          builder_soclinux_csr_bankarray_interface0_bank_bus_dat_r <= builder_soclinux_csr_bankarray_csrbank0_timer_time_cmp7_w;
        end
        4'd10: begin
          builder_soclinux_csr_bankarray_interface0_bank_bus_dat_r <= builder_soclinux_csr_bankarray_csrbank0_timer_time_cmp6_w;
        end
        4'd11: begin
          builder_soclinux_csr_bankarray_interface0_bank_bus_dat_r <= builder_soclinux_csr_bankarray_csrbank0_timer_time_cmp5_w;
        end
        4'd12: begin
          builder_soclinux_csr_bankarray_interface0_bank_bus_dat_r <= builder_soclinux_csr_bankarray_csrbank0_timer_time_cmp4_w;
        end
        4'd13: begin
          builder_soclinux_csr_bankarray_interface0_bank_bus_dat_r <= builder_soclinux_csr_bankarray_csrbank0_timer_time_cmp3_w;
        end
        4'd14: begin
          builder_soclinux_csr_bankarray_interface0_bank_bus_dat_r <= builder_soclinux_csr_bankarray_csrbank0_timer_time_cmp2_w;
        end
        4'd15: begin
          builder_soclinux_csr_bankarray_interface0_bank_bus_dat_r <= builder_soclinux_csr_bankarray_csrbank0_timer_time_cmp1_w;
        end
        5'd16: begin
          builder_soclinux_csr_bankarray_interface0_bank_bus_dat_r <= builder_soclinux_csr_bankarray_csrbank0_timer_time_cmp0_w;
        end
      endcase
    end
    main_soclinux_cpu_time_re <= builder_soclinux_csr_bankarray_csrbank0_timer_time0_re;
    if (builder_soclinux_csr_bankarray_csrbank0_timer_time_cmp7_re) begin
      main_soclinux_cpu_time_cmp_storage[63:56] <= builder_soclinux_csr_bankarray_csrbank0_timer_time_cmp7_r;
    end
    if (builder_soclinux_csr_bankarray_csrbank0_timer_time_cmp6_re) begin
      main_soclinux_cpu_time_cmp_storage[55:48] <= builder_soclinux_csr_bankarray_csrbank0_timer_time_cmp6_r;
    end
    if (builder_soclinux_csr_bankarray_csrbank0_timer_time_cmp5_re) begin
      main_soclinux_cpu_time_cmp_storage[47:40] <= builder_soclinux_csr_bankarray_csrbank0_timer_time_cmp5_r;
    end
    if (builder_soclinux_csr_bankarray_csrbank0_timer_time_cmp4_re) begin
      main_soclinux_cpu_time_cmp_storage[39:32] <= builder_soclinux_csr_bankarray_csrbank0_timer_time_cmp4_r;
    end
    if (builder_soclinux_csr_bankarray_csrbank0_timer_time_cmp3_re) begin
      main_soclinux_cpu_time_cmp_storage[31:24] <= builder_soclinux_csr_bankarray_csrbank0_timer_time_cmp3_r;
    end
    if (builder_soclinux_csr_bankarray_csrbank0_timer_time_cmp2_re) begin
      main_soclinux_cpu_time_cmp_storage[23:16] <= builder_soclinux_csr_bankarray_csrbank0_timer_time_cmp2_r;
    end
    if (builder_soclinux_csr_bankarray_csrbank0_timer_time_cmp1_re) begin
      main_soclinux_cpu_time_cmp_storage[15:8] <= builder_soclinux_csr_bankarray_csrbank0_timer_time_cmp1_r;
    end
    if (builder_soclinux_csr_bankarray_csrbank0_timer_time_cmp0_re) begin
      main_soclinux_cpu_time_cmp_storage[7:0] <= builder_soclinux_csr_bankarray_csrbank0_timer_time_cmp0_r;
    end
    main_soclinux_cpu_time_cmp_re <= builder_soclinux_csr_bankarray_csrbank0_timer_time_cmp0_re;
    builder_soclinux_csr_bankarray_interface1_bank_bus_dat_r <= 1'd0;
    if (builder_soclinux_csr_bankarray_csrbank1_sel) begin
      case (builder_soclinux_csr_bankarray_interface1_bank_bus_adr[3:0])
        1'd0: begin
          builder_soclinux_csr_bankarray_interface1_bank_bus_dat_r <= builder_soclinux_csr_bankarray_csrbank1_reset0_w;
        end
        1'd1: begin
          builder_soclinux_csr_bankarray_interface1_bank_bus_dat_r <= builder_soclinux_csr_bankarray_csrbank1_scratch3_w;
        end
        2'd2: begin
          builder_soclinux_csr_bankarray_interface1_bank_bus_dat_r <= builder_soclinux_csr_bankarray_csrbank1_scratch2_w;
        end
        2'd3: begin
          builder_soclinux_csr_bankarray_interface1_bank_bus_dat_r <= builder_soclinux_csr_bankarray_csrbank1_scratch1_w;
        end
        3'd4: begin
          builder_soclinux_csr_bankarray_interface1_bank_bus_dat_r <= builder_soclinux_csr_bankarray_csrbank1_scratch0_w;
        end
        3'd5: begin
          builder_soclinux_csr_bankarray_interface1_bank_bus_dat_r <= builder_soclinux_csr_bankarray_csrbank1_bus_errors3_w;
        end
        3'd6: begin
          builder_soclinux_csr_bankarray_interface1_bank_bus_dat_r <= builder_soclinux_csr_bankarray_csrbank1_bus_errors2_w;
        end
        3'd7: begin
          builder_soclinux_csr_bankarray_interface1_bank_bus_dat_r <= builder_soclinux_csr_bankarray_csrbank1_bus_errors1_w;
        end
        4'd8: begin
          builder_soclinux_csr_bankarray_interface1_bank_bus_dat_r <= builder_soclinux_csr_bankarray_csrbank1_bus_errors0_w;
        end
      endcase
    end
    if (builder_soclinux_csr_bankarray_csrbank1_reset0_re) begin
      main_soclinux_soccontroller_reset_storage <= builder_soclinux_csr_bankarray_csrbank1_reset0_r;
    end
    main_soclinux_soccontroller_reset_re <= builder_soclinux_csr_bankarray_csrbank1_reset0_re;
    if (builder_soclinux_csr_bankarray_csrbank1_scratch3_re) begin
      main_soclinux_soccontroller_scratch_storage[31:24] <= builder_soclinux_csr_bankarray_csrbank1_scratch3_r;
    end
    if (builder_soclinux_csr_bankarray_csrbank1_scratch2_re) begin
      main_soclinux_soccontroller_scratch_storage[23:16] <= builder_soclinux_csr_bankarray_csrbank1_scratch2_r;
    end
    if (builder_soclinux_csr_bankarray_csrbank1_scratch1_re) begin
      main_soclinux_soccontroller_scratch_storage[15:8] <= builder_soclinux_csr_bankarray_csrbank1_scratch1_r;
    end
    if (builder_soclinux_csr_bankarray_csrbank1_scratch0_re) begin
      main_soclinux_soccontroller_scratch_storage[7:0] <= builder_soclinux_csr_bankarray_csrbank1_scratch0_r;
    end
    main_soclinux_soccontroller_scratch_re <= builder_soclinux_csr_bankarray_csrbank1_scratch0_re;
    main_soclinux_soccontroller_bus_errors_re <= builder_soclinux_csr_bankarray_csrbank1_bus_errors0_re;
    builder_soclinux_csr_bankarray_interface2_bank_bus_dat_r <= 1'd0;
    if (builder_soclinux_csr_bankarray_csrbank2_sel) begin
      case (builder_soclinux_csr_bankarray_interface2_bank_bus_adr[3:0])
        1'd0: begin
          builder_soclinux_csr_bankarray_interface2_bank_bus_dat_r <= builder_soclinux_csr_bankarray_csrbank2_rst0_w;
        end
        1'd1: begin
          builder_soclinux_csr_bankarray_interface2_bank_bus_dat_r <= builder_soclinux_csr_bankarray_csrbank2_half_sys8x_taps0_w;
        end
        2'd2: begin
          builder_soclinux_csr_bankarray_interface2_bank_bus_dat_r <= builder_soclinux_csr_bankarray_csrbank2_wlevel_en0_w;
        end
        2'd3: begin
          builder_soclinux_csr_bankarray_interface2_bank_bus_dat_r <= main_a7ddrphy_wlevel_strobe_w;
        end
        3'd4: begin
          builder_soclinux_csr_bankarray_interface2_bank_bus_dat_r <= builder_soclinux_csr_bankarray_csrbank2_dly_sel0_w;
        end
        3'd5: begin
          builder_soclinux_csr_bankarray_interface2_bank_bus_dat_r <= main_a7ddrphy_rdly_dq_rst_w;
        end
        3'd6: begin
          builder_soclinux_csr_bankarray_interface2_bank_bus_dat_r <= main_a7ddrphy_rdly_dq_inc_w;
        end
        3'd7: begin
          builder_soclinux_csr_bankarray_interface2_bank_bus_dat_r <= main_a7ddrphy_rdly_dq_bitslip_rst_w;
        end
        4'd8: begin
          builder_soclinux_csr_bankarray_interface2_bank_bus_dat_r <= main_a7ddrphy_rdly_dq_bitslip_w;
        end
        4'd9: begin
          builder_soclinux_csr_bankarray_interface2_bank_bus_dat_r <= main_a7ddrphy_wdly_dq_bitslip_rst_w;
        end
        4'd10: begin
          builder_soclinux_csr_bankarray_interface2_bank_bus_dat_r <= main_a7ddrphy_wdly_dq_bitslip_w;
        end
        4'd11: begin
          builder_soclinux_csr_bankarray_interface2_bank_bus_dat_r <= builder_soclinux_csr_bankarray_csrbank2_rdphase0_w;
        end
        4'd12: begin
          builder_soclinux_csr_bankarray_interface2_bank_bus_dat_r <= builder_soclinux_csr_bankarray_csrbank2_wrphase0_w;
        end
      endcase
    end
    if (builder_soclinux_csr_bankarray_csrbank2_rst0_re) begin
      main_a7ddrphy_rst_storage <= builder_soclinux_csr_bankarray_csrbank2_rst0_r;
    end
    main_a7ddrphy_rst_re <= builder_soclinux_csr_bankarray_csrbank2_rst0_re;
    if (builder_soclinux_csr_bankarray_csrbank2_half_sys8x_taps0_re) begin
      main_a7ddrphy_half_sys8x_taps_storage[4:0] <= builder_soclinux_csr_bankarray_csrbank2_half_sys8x_taps0_r;
    end
    main_a7ddrphy_half_sys8x_taps_re <= builder_soclinux_csr_bankarray_csrbank2_half_sys8x_taps0_re;
    if (builder_soclinux_csr_bankarray_csrbank2_wlevel_en0_re) begin
      main_a7ddrphy_wlevel_en_storage <= builder_soclinux_csr_bankarray_csrbank2_wlevel_en0_r;
    end
    main_a7ddrphy_wlevel_en_re <= builder_soclinux_csr_bankarray_csrbank2_wlevel_en0_re;
    if (builder_soclinux_csr_bankarray_csrbank2_dly_sel0_re) begin
      main_a7ddrphy_dly_sel_storage[1:0] <= builder_soclinux_csr_bankarray_csrbank2_dly_sel0_r;
    end
    main_a7ddrphy_dly_sel_re <= builder_soclinux_csr_bankarray_csrbank2_dly_sel0_re;
    if (builder_soclinux_csr_bankarray_csrbank2_rdphase0_re) begin
      main_a7ddrphy_rdphase_storage[1:0] <= builder_soclinux_csr_bankarray_csrbank2_rdphase0_r;
    end
    main_a7ddrphy_rdphase_re <= builder_soclinux_csr_bankarray_csrbank2_rdphase0_re;
    if (builder_soclinux_csr_bankarray_csrbank2_wrphase0_re) begin
      main_a7ddrphy_wrphase_storage[1:0] <= builder_soclinux_csr_bankarray_csrbank2_wrphase0_r;
    end
    main_a7ddrphy_wrphase_re <= builder_soclinux_csr_bankarray_csrbank2_wrphase0_re;
    builder_soclinux_csr_bankarray_interface3_bank_bus_dat_r <= 1'd0;
    if (builder_soclinux_csr_bankarray_csrbank3_sel) begin
      case (builder_soclinux_csr_bankarray_interface3_bank_bus_adr[4:0])
        1'd0: begin
          builder_soclinux_csr_bankarray_interface3_bank_bus_dat_r <= builder_soclinux_csr_bankarray_csrbank3_sram_writer_slot_w;
        end
        1'd1: begin
          builder_soclinux_csr_bankarray_interface3_bank_bus_dat_r <= builder_soclinux_csr_bankarray_csrbank3_sram_writer_length3_w;
        end
        2'd2: begin
          builder_soclinux_csr_bankarray_interface3_bank_bus_dat_r <= builder_soclinux_csr_bankarray_csrbank3_sram_writer_length2_w;
        end
        2'd3: begin
          builder_soclinux_csr_bankarray_interface3_bank_bus_dat_r <= builder_soclinux_csr_bankarray_csrbank3_sram_writer_length1_w;
        end
        3'd4: begin
          builder_soclinux_csr_bankarray_interface3_bank_bus_dat_r <= builder_soclinux_csr_bankarray_csrbank3_sram_writer_length0_w;
        end
        3'd5: begin
          builder_soclinux_csr_bankarray_interface3_bank_bus_dat_r <= builder_soclinux_csr_bankarray_csrbank3_sram_writer_errors3_w;
        end
        3'd6: begin
          builder_soclinux_csr_bankarray_interface3_bank_bus_dat_r <= builder_soclinux_csr_bankarray_csrbank3_sram_writer_errors2_w;
        end
        3'd7: begin
          builder_soclinux_csr_bankarray_interface3_bank_bus_dat_r <= builder_soclinux_csr_bankarray_csrbank3_sram_writer_errors1_w;
        end
        4'd8: begin
          builder_soclinux_csr_bankarray_interface3_bank_bus_dat_r <= builder_soclinux_csr_bankarray_csrbank3_sram_writer_errors0_w;
        end
        4'd9: begin
          builder_soclinux_csr_bankarray_interface3_bank_bus_dat_r <= builder_soclinux_csr_bankarray_csrbank3_sram_writer_ev_status_w;
        end
        4'd10: begin
          builder_soclinux_csr_bankarray_interface3_bank_bus_dat_r <= builder_soclinux_csr_bankarray_csrbank3_sram_writer_ev_pending_w;
        end
        4'd11: begin
          builder_soclinux_csr_bankarray_interface3_bank_bus_dat_r <= builder_soclinux_csr_bankarray_csrbank3_sram_writer_ev_enable0_w;
        end
        4'd12: begin
          builder_soclinux_csr_bankarray_interface3_bank_bus_dat_r <= main_soclinux_reader_start_w;
        end
        4'd13: begin
          builder_soclinux_csr_bankarray_interface3_bank_bus_dat_r <= builder_soclinux_csr_bankarray_csrbank3_sram_reader_ready_w;
        end
        4'd14: begin
          builder_soclinux_csr_bankarray_interface3_bank_bus_dat_r <= builder_soclinux_csr_bankarray_csrbank3_sram_reader_level_w;
        end
        4'd15: begin
          builder_soclinux_csr_bankarray_interface3_bank_bus_dat_r <= builder_soclinux_csr_bankarray_csrbank3_sram_reader_slot0_w;
        end
        5'd16: begin
          builder_soclinux_csr_bankarray_interface3_bank_bus_dat_r <= builder_soclinux_csr_bankarray_csrbank3_sram_reader_length1_w;
        end
        5'd17: begin
          builder_soclinux_csr_bankarray_interface3_bank_bus_dat_r <= builder_soclinux_csr_bankarray_csrbank3_sram_reader_length0_w;
        end
        5'd18: begin
          builder_soclinux_csr_bankarray_interface3_bank_bus_dat_r <= builder_soclinux_csr_bankarray_csrbank3_sram_reader_ev_status_w;
        end
        5'd19: begin
          builder_soclinux_csr_bankarray_interface3_bank_bus_dat_r <= builder_soclinux_csr_bankarray_csrbank3_sram_reader_ev_pending_w;
        end
        5'd20: begin
          builder_soclinux_csr_bankarray_interface3_bank_bus_dat_r <= builder_soclinux_csr_bankarray_csrbank3_sram_reader_ev_enable0_w;
        end
        5'd21: begin
          builder_soclinux_csr_bankarray_interface3_bank_bus_dat_r <= builder_soclinux_csr_bankarray_csrbank3_preamble_crc_w;
        end
        5'd22: begin
          builder_soclinux_csr_bankarray_interface3_bank_bus_dat_r <= builder_soclinux_csr_bankarray_csrbank3_preamble_errors3_w;
        end
        5'd23: begin
          builder_soclinux_csr_bankarray_interface3_bank_bus_dat_r <= builder_soclinux_csr_bankarray_csrbank3_preamble_errors2_w;
        end
        5'd24: begin
          builder_soclinux_csr_bankarray_interface3_bank_bus_dat_r <= builder_soclinux_csr_bankarray_csrbank3_preamble_errors1_w;
        end
        5'd25: begin
          builder_soclinux_csr_bankarray_interface3_bank_bus_dat_r <= builder_soclinux_csr_bankarray_csrbank3_preamble_errors0_w;
        end
        5'd26: begin
          builder_soclinux_csr_bankarray_interface3_bank_bus_dat_r <= builder_soclinux_csr_bankarray_csrbank3_crc_errors3_w;
        end
        5'd27: begin
          builder_soclinux_csr_bankarray_interface3_bank_bus_dat_r <= builder_soclinux_csr_bankarray_csrbank3_crc_errors2_w;
        end
        5'd28: begin
          builder_soclinux_csr_bankarray_interface3_bank_bus_dat_r <= builder_soclinux_csr_bankarray_csrbank3_crc_errors1_w;
        end
        5'd29: begin
          builder_soclinux_csr_bankarray_interface3_bank_bus_dat_r <= builder_soclinux_csr_bankarray_csrbank3_crc_errors0_w;
        end
      endcase
    end
    main_soclinux_writer_slot_re <= builder_soclinux_csr_bankarray_csrbank3_sram_writer_slot_re;
    main_soclinux_writer_length_re <= builder_soclinux_csr_bankarray_csrbank3_sram_writer_length0_re;
    main_soclinux_writer_errors_re <= builder_soclinux_csr_bankarray_csrbank3_sram_writer_errors0_re;
    main_soclinux_writer_status_re <= builder_soclinux_csr_bankarray_csrbank3_sram_writer_ev_status_re;
    if (builder_soclinux_csr_bankarray_csrbank3_sram_writer_ev_pending_re) begin
      main_soclinux_writer_pending_r <= builder_soclinux_csr_bankarray_csrbank3_sram_writer_ev_pending_r;
    end
    main_soclinux_writer_pending_re <= builder_soclinux_csr_bankarray_csrbank3_sram_writer_ev_pending_re;
    if (builder_soclinux_csr_bankarray_csrbank3_sram_writer_ev_enable0_re) begin
      main_soclinux_writer_enable_storage <= builder_soclinux_csr_bankarray_csrbank3_sram_writer_ev_enable0_r;
    end
    main_soclinux_writer_enable_re <= builder_soclinux_csr_bankarray_csrbank3_sram_writer_ev_enable0_re;
    main_soclinux_reader_ready_re <= builder_soclinux_csr_bankarray_csrbank3_sram_reader_ready_re;
    main_soclinux_reader_level_re <= builder_soclinux_csr_bankarray_csrbank3_sram_reader_level_re;
    if (builder_soclinux_csr_bankarray_csrbank3_sram_reader_slot0_re) begin
      main_soclinux_reader_slot_storage <= builder_soclinux_csr_bankarray_csrbank3_sram_reader_slot0_r;
    end
    main_soclinux_reader_slot_re <= builder_soclinux_csr_bankarray_csrbank3_sram_reader_slot0_re;
    if (builder_soclinux_csr_bankarray_csrbank3_sram_reader_length1_re) begin
      main_soclinux_reader_length_storage[10:8] <= builder_soclinux_csr_bankarray_csrbank3_sram_reader_length1_r;
    end
    if (builder_soclinux_csr_bankarray_csrbank3_sram_reader_length0_re) begin
      main_soclinux_reader_length_storage[7:0] <= builder_soclinux_csr_bankarray_csrbank3_sram_reader_length0_r;
    end
    main_soclinux_reader_length_re <= builder_soclinux_csr_bankarray_csrbank3_sram_reader_length0_re;
    main_soclinux_reader_status_re <= builder_soclinux_csr_bankarray_csrbank3_sram_reader_ev_status_re;
    if (builder_soclinux_csr_bankarray_csrbank3_sram_reader_ev_pending_re) begin
      main_soclinux_reader_pending_r <= builder_soclinux_csr_bankarray_csrbank3_sram_reader_ev_pending_r;
    end
    main_soclinux_reader_pending_re <= builder_soclinux_csr_bankarray_csrbank3_sram_reader_ev_pending_re;
    if (builder_soclinux_csr_bankarray_csrbank3_sram_reader_ev_enable0_re) begin
      main_soclinux_reader_enable_storage <= builder_soclinux_csr_bankarray_csrbank3_sram_reader_ev_enable0_r;
    end
    main_soclinux_reader_enable_re <= builder_soclinux_csr_bankarray_csrbank3_sram_reader_ev_enable0_re;
    main_soclinux_preamble_crc_re <= builder_soclinux_csr_bankarray_csrbank3_preamble_crc_re;
    main_soclinux_preamble_errors_re <= builder_soclinux_csr_bankarray_csrbank3_preamble_errors0_re;
    main_soclinux_crc_errors_re <= builder_soclinux_csr_bankarray_csrbank3_crc_errors0_re;
    builder_soclinux_csr_bankarray_interface4_bank_bus_dat_r <= 1'd0;
    if (builder_soclinux_csr_bankarray_csrbank4_sel) begin
      case (builder_soclinux_csr_bankarray_interface4_bank_bus_adr[1:0])
        1'd0: begin
          builder_soclinux_csr_bankarray_interface4_bank_bus_dat_r <= builder_soclinux_csr_bankarray_csrbank4_crg_reset0_w;
        end
        1'd1: begin
          builder_soclinux_csr_bankarray_interface4_bank_bus_dat_r <= builder_soclinux_csr_bankarray_csrbank4_mdio_w0_w;
        end
        2'd2: begin
          builder_soclinux_csr_bankarray_interface4_bank_bus_dat_r <= builder_soclinux_csr_bankarray_csrbank4_mdio_r_w;
        end
      endcase
    end
    if (builder_soclinux_csr_bankarray_csrbank4_crg_reset0_re) begin
      main_ethphy_reset_storage <= builder_soclinux_csr_bankarray_csrbank4_crg_reset0_r;
    end
    main_ethphy_reset_re <= builder_soclinux_csr_bankarray_csrbank4_crg_reset0_re;
    if (builder_soclinux_csr_bankarray_csrbank4_mdio_w0_re) begin
      main_ethphy__w_storage[2:0] <= builder_soclinux_csr_bankarray_csrbank4_mdio_w0_r;
    end
    main_ethphy__w_re <= builder_soclinux_csr_bankarray_csrbank4_mdio_w0_re;
    main_ethphy__r_re <= builder_soclinux_csr_bankarray_csrbank4_mdio_r_re;
    builder_soclinux_csr_bankarray_sel_r <= builder_soclinux_csr_bankarray_sel;
    builder_soclinux_csr_bankarray_interface5_bank_bus_dat_r <= 1'd0;
    if (builder_soclinux_csr_bankarray_csrbank5_sel) begin
      case (builder_soclinux_csr_bankarray_interface5_bank_bus_adr[0])
        1'd0: begin
          builder_soclinux_csr_bankarray_interface5_bank_bus_dat_r <= builder_soclinux_csr_bankarray_csrbank5_out0_w;
        end
      endcase
    end
    if (builder_soclinux_csr_bankarray_csrbank5_out0_re) begin
      main_storage[7:0] <= builder_soclinux_csr_bankarray_csrbank5_out0_r;
    end
    main_re <= builder_soclinux_csr_bankarray_csrbank5_out0_re;
    builder_soclinux_csr_bankarray_interface6_bank_bus_dat_r <= 1'd0;
    if (builder_soclinux_csr_bankarray_csrbank6_sel) begin
      case (builder_soclinux_csr_bankarray_interface6_bank_bus_adr[5:0])
        1'd0: begin
          builder_soclinux_csr_bankarray_interface6_bank_bus_dat_r <= builder_soclinux_csr_bankarray_csrbank6_dfii_control0_w;
        end
        1'd1: begin
          builder_soclinux_csr_bankarray_interface6_bank_bus_dat_r <= builder_soclinux_csr_bankarray_csrbank6_dfii_pi0_command0_w;
        end
        2'd2: begin
          builder_soclinux_csr_bankarray_interface6_bank_bus_dat_r <= main_soclinux_sdram_phaseinjector0_command_issue_w;
        end
        2'd3: begin
          builder_soclinux_csr_bankarray_interface6_bank_bus_dat_r <= builder_soclinux_csr_bankarray_csrbank6_dfii_pi0_address1_w;
        end
        3'd4: begin
          builder_soclinux_csr_bankarray_interface6_bank_bus_dat_r <= builder_soclinux_csr_bankarray_csrbank6_dfii_pi0_address0_w;
        end
        3'd5: begin
          builder_soclinux_csr_bankarray_interface6_bank_bus_dat_r <= builder_soclinux_csr_bankarray_csrbank6_dfii_pi0_baddress0_w;
        end
        3'd6: begin
          builder_soclinux_csr_bankarray_interface6_bank_bus_dat_r <= builder_soclinux_csr_bankarray_csrbank6_dfii_pi0_wrdata3_w;
        end
        3'd7: begin
          builder_soclinux_csr_bankarray_interface6_bank_bus_dat_r <= builder_soclinux_csr_bankarray_csrbank6_dfii_pi0_wrdata2_w;
        end
        4'd8: begin
          builder_soclinux_csr_bankarray_interface6_bank_bus_dat_r <= builder_soclinux_csr_bankarray_csrbank6_dfii_pi0_wrdata1_w;
        end
        4'd9: begin
          builder_soclinux_csr_bankarray_interface6_bank_bus_dat_r <= builder_soclinux_csr_bankarray_csrbank6_dfii_pi0_wrdata0_w;
        end
        4'd10: begin
          builder_soclinux_csr_bankarray_interface6_bank_bus_dat_r <= builder_soclinux_csr_bankarray_csrbank6_dfii_pi0_rddata3_w;
        end
        4'd11: begin
          builder_soclinux_csr_bankarray_interface6_bank_bus_dat_r <= builder_soclinux_csr_bankarray_csrbank6_dfii_pi0_rddata2_w;
        end
        4'd12: begin
          builder_soclinux_csr_bankarray_interface6_bank_bus_dat_r <= builder_soclinux_csr_bankarray_csrbank6_dfii_pi0_rddata1_w;
        end
        4'd13: begin
          builder_soclinux_csr_bankarray_interface6_bank_bus_dat_r <= builder_soclinux_csr_bankarray_csrbank6_dfii_pi0_rddata0_w;
        end
        4'd14: begin
          builder_soclinux_csr_bankarray_interface6_bank_bus_dat_r <= builder_soclinux_csr_bankarray_csrbank6_dfii_pi1_command0_w;
        end
        4'd15: begin
          builder_soclinux_csr_bankarray_interface6_bank_bus_dat_r <= main_soclinux_sdram_phaseinjector1_command_issue_w;
        end
        5'd16: begin
          builder_soclinux_csr_bankarray_interface6_bank_bus_dat_r <= builder_soclinux_csr_bankarray_csrbank6_dfii_pi1_address1_w;
        end
        5'd17: begin
          builder_soclinux_csr_bankarray_interface6_bank_bus_dat_r <= builder_soclinux_csr_bankarray_csrbank6_dfii_pi1_address0_w;
        end
        5'd18: begin
          builder_soclinux_csr_bankarray_interface6_bank_bus_dat_r <= builder_soclinux_csr_bankarray_csrbank6_dfii_pi1_baddress0_w;
        end
        5'd19: begin
          builder_soclinux_csr_bankarray_interface6_bank_bus_dat_r <= builder_soclinux_csr_bankarray_csrbank6_dfii_pi1_wrdata3_w;
        end
        5'd20: begin
          builder_soclinux_csr_bankarray_interface6_bank_bus_dat_r <= builder_soclinux_csr_bankarray_csrbank6_dfii_pi1_wrdata2_w;
        end
        5'd21: begin
          builder_soclinux_csr_bankarray_interface6_bank_bus_dat_r <= builder_soclinux_csr_bankarray_csrbank6_dfii_pi1_wrdata1_w;
        end
        5'd22: begin
          builder_soclinux_csr_bankarray_interface6_bank_bus_dat_r <= builder_soclinux_csr_bankarray_csrbank6_dfii_pi1_wrdata0_w;
        end
        5'd23: begin
          builder_soclinux_csr_bankarray_interface6_bank_bus_dat_r <= builder_soclinux_csr_bankarray_csrbank6_dfii_pi1_rddata3_w;
        end
        5'd24: begin
          builder_soclinux_csr_bankarray_interface6_bank_bus_dat_r <= builder_soclinux_csr_bankarray_csrbank6_dfii_pi1_rddata2_w;
        end
        5'd25: begin
          builder_soclinux_csr_bankarray_interface6_bank_bus_dat_r <= builder_soclinux_csr_bankarray_csrbank6_dfii_pi1_rddata1_w;
        end
        5'd26: begin
          builder_soclinux_csr_bankarray_interface6_bank_bus_dat_r <= builder_soclinux_csr_bankarray_csrbank6_dfii_pi1_rddata0_w;
        end
        5'd27: begin
          builder_soclinux_csr_bankarray_interface6_bank_bus_dat_r <= builder_soclinux_csr_bankarray_csrbank6_dfii_pi2_command0_w;
        end
        5'd28: begin
          builder_soclinux_csr_bankarray_interface6_bank_bus_dat_r <= main_soclinux_sdram_phaseinjector2_command_issue_w;
        end
        5'd29: begin
          builder_soclinux_csr_bankarray_interface6_bank_bus_dat_r <= builder_soclinux_csr_bankarray_csrbank6_dfii_pi2_address1_w;
        end
        5'd30: begin
          builder_soclinux_csr_bankarray_interface6_bank_bus_dat_r <= builder_soclinux_csr_bankarray_csrbank6_dfii_pi2_address0_w;
        end
        5'd31: begin
          builder_soclinux_csr_bankarray_interface6_bank_bus_dat_r <= builder_soclinux_csr_bankarray_csrbank6_dfii_pi2_baddress0_w;
        end
        6'd32: begin
          builder_soclinux_csr_bankarray_interface6_bank_bus_dat_r <= builder_soclinux_csr_bankarray_csrbank6_dfii_pi2_wrdata3_w;
        end
        6'd33: begin
          builder_soclinux_csr_bankarray_interface6_bank_bus_dat_r <= builder_soclinux_csr_bankarray_csrbank6_dfii_pi2_wrdata2_w;
        end
        6'd34: begin
          builder_soclinux_csr_bankarray_interface6_bank_bus_dat_r <= builder_soclinux_csr_bankarray_csrbank6_dfii_pi2_wrdata1_w;
        end
        6'd35: begin
          builder_soclinux_csr_bankarray_interface6_bank_bus_dat_r <= builder_soclinux_csr_bankarray_csrbank6_dfii_pi2_wrdata0_w;
        end
        6'd36: begin
          builder_soclinux_csr_bankarray_interface6_bank_bus_dat_r <= builder_soclinux_csr_bankarray_csrbank6_dfii_pi2_rddata3_w;
        end
        6'd37: begin
          builder_soclinux_csr_bankarray_interface6_bank_bus_dat_r <= builder_soclinux_csr_bankarray_csrbank6_dfii_pi2_rddata2_w;
        end
        6'd38: begin
          builder_soclinux_csr_bankarray_interface6_bank_bus_dat_r <= builder_soclinux_csr_bankarray_csrbank6_dfii_pi2_rddata1_w;
        end
        6'd39: begin
          builder_soclinux_csr_bankarray_interface6_bank_bus_dat_r <= builder_soclinux_csr_bankarray_csrbank6_dfii_pi2_rddata0_w;
        end
        6'd40: begin
          builder_soclinux_csr_bankarray_interface6_bank_bus_dat_r <= builder_soclinux_csr_bankarray_csrbank6_dfii_pi3_command0_w;
        end
        6'd41: begin
          builder_soclinux_csr_bankarray_interface6_bank_bus_dat_r <= main_soclinux_sdram_phaseinjector3_command_issue_w;
        end
        6'd42: begin
          builder_soclinux_csr_bankarray_interface6_bank_bus_dat_r <= builder_soclinux_csr_bankarray_csrbank6_dfii_pi3_address1_w;
        end
        6'd43: begin
          builder_soclinux_csr_bankarray_interface6_bank_bus_dat_r <= builder_soclinux_csr_bankarray_csrbank6_dfii_pi3_address0_w;
        end
        6'd44: begin
          builder_soclinux_csr_bankarray_interface6_bank_bus_dat_r <= builder_soclinux_csr_bankarray_csrbank6_dfii_pi3_baddress0_w;
        end
        6'd45: begin
          builder_soclinux_csr_bankarray_interface6_bank_bus_dat_r <= builder_soclinux_csr_bankarray_csrbank6_dfii_pi3_wrdata3_w;
        end
        6'd46: begin
          builder_soclinux_csr_bankarray_interface6_bank_bus_dat_r <= builder_soclinux_csr_bankarray_csrbank6_dfii_pi3_wrdata2_w;
        end
        6'd47: begin
          builder_soclinux_csr_bankarray_interface6_bank_bus_dat_r <= builder_soclinux_csr_bankarray_csrbank6_dfii_pi3_wrdata1_w;
        end
        6'd48: begin
          builder_soclinux_csr_bankarray_interface6_bank_bus_dat_r <= builder_soclinux_csr_bankarray_csrbank6_dfii_pi3_wrdata0_w;
        end
        6'd49: begin
          builder_soclinux_csr_bankarray_interface6_bank_bus_dat_r <= builder_soclinux_csr_bankarray_csrbank6_dfii_pi3_rddata3_w;
        end
        6'd50: begin
          builder_soclinux_csr_bankarray_interface6_bank_bus_dat_r <= builder_soclinux_csr_bankarray_csrbank6_dfii_pi3_rddata2_w;
        end
        6'd51: begin
          builder_soclinux_csr_bankarray_interface6_bank_bus_dat_r <= builder_soclinux_csr_bankarray_csrbank6_dfii_pi3_rddata1_w;
        end
        6'd52: begin
          builder_soclinux_csr_bankarray_interface6_bank_bus_dat_r <= builder_soclinux_csr_bankarray_csrbank6_dfii_pi3_rddata0_w;
        end
      endcase
    end
    if (builder_soclinux_csr_bankarray_csrbank6_dfii_control0_re) begin
      main_soclinux_sdram_storage[3:0] <= builder_soclinux_csr_bankarray_csrbank6_dfii_control0_r;
    end
    main_soclinux_sdram_re <= builder_soclinux_csr_bankarray_csrbank6_dfii_control0_re;
    if (builder_soclinux_csr_bankarray_csrbank6_dfii_pi0_command0_re) begin
      main_soclinux_sdram_phaseinjector0_command_storage[5:0] <= builder_soclinux_csr_bankarray_csrbank6_dfii_pi0_command0_r;
    end
    main_soclinux_sdram_phaseinjector0_command_re <= builder_soclinux_csr_bankarray_csrbank6_dfii_pi0_command0_re;
    if (builder_soclinux_csr_bankarray_csrbank6_dfii_pi0_address1_re) begin
      main_soclinux_sdram_phaseinjector0_address_storage[14:8] <= builder_soclinux_csr_bankarray_csrbank6_dfii_pi0_address1_r;
    end
    if (builder_soclinux_csr_bankarray_csrbank6_dfii_pi0_address0_re) begin
      main_soclinux_sdram_phaseinjector0_address_storage[7:0] <= builder_soclinux_csr_bankarray_csrbank6_dfii_pi0_address0_r;
    end
    main_soclinux_sdram_phaseinjector0_address_re <= builder_soclinux_csr_bankarray_csrbank6_dfii_pi0_address0_re;
    if (builder_soclinux_csr_bankarray_csrbank6_dfii_pi0_baddress0_re) begin
      main_soclinux_sdram_phaseinjector0_baddress_storage[2:0] <= builder_soclinux_csr_bankarray_csrbank6_dfii_pi0_baddress0_r;
    end
    main_soclinux_sdram_phaseinjector0_baddress_re <= builder_soclinux_csr_bankarray_csrbank6_dfii_pi0_baddress0_re;
    if (builder_soclinux_csr_bankarray_csrbank6_dfii_pi0_wrdata3_re) begin
      main_soclinux_sdram_phaseinjector0_wrdata_storage[31:24] <= builder_soclinux_csr_bankarray_csrbank6_dfii_pi0_wrdata3_r;
    end
    if (builder_soclinux_csr_bankarray_csrbank6_dfii_pi0_wrdata2_re) begin
      main_soclinux_sdram_phaseinjector0_wrdata_storage[23:16] <= builder_soclinux_csr_bankarray_csrbank6_dfii_pi0_wrdata2_r;
    end
    if (builder_soclinux_csr_bankarray_csrbank6_dfii_pi0_wrdata1_re) begin
      main_soclinux_sdram_phaseinjector0_wrdata_storage[15:8] <= builder_soclinux_csr_bankarray_csrbank6_dfii_pi0_wrdata1_r;
    end
    if (builder_soclinux_csr_bankarray_csrbank6_dfii_pi0_wrdata0_re) begin
      main_soclinux_sdram_phaseinjector0_wrdata_storage[7:0] <= builder_soclinux_csr_bankarray_csrbank6_dfii_pi0_wrdata0_r;
    end
    main_soclinux_sdram_phaseinjector0_wrdata_re <= builder_soclinux_csr_bankarray_csrbank6_dfii_pi0_wrdata0_re;
    main_soclinux_sdram_phaseinjector0_rddata_re <= builder_soclinux_csr_bankarray_csrbank6_dfii_pi0_rddata0_re;
    if (builder_soclinux_csr_bankarray_csrbank6_dfii_pi1_command0_re) begin
      main_soclinux_sdram_phaseinjector1_command_storage[5:0] <= builder_soclinux_csr_bankarray_csrbank6_dfii_pi1_command0_r;
    end
    main_soclinux_sdram_phaseinjector1_command_re <= builder_soclinux_csr_bankarray_csrbank6_dfii_pi1_command0_re;
    if (builder_soclinux_csr_bankarray_csrbank6_dfii_pi1_address1_re) begin
      main_soclinux_sdram_phaseinjector1_address_storage[14:8] <= builder_soclinux_csr_bankarray_csrbank6_dfii_pi1_address1_r;
    end
    if (builder_soclinux_csr_bankarray_csrbank6_dfii_pi1_address0_re) begin
      main_soclinux_sdram_phaseinjector1_address_storage[7:0] <= builder_soclinux_csr_bankarray_csrbank6_dfii_pi1_address0_r;
    end
    main_soclinux_sdram_phaseinjector1_address_re <= builder_soclinux_csr_bankarray_csrbank6_dfii_pi1_address0_re;
    if (builder_soclinux_csr_bankarray_csrbank6_dfii_pi1_baddress0_re) begin
      main_soclinux_sdram_phaseinjector1_baddress_storage[2:0] <= builder_soclinux_csr_bankarray_csrbank6_dfii_pi1_baddress0_r;
    end
    main_soclinux_sdram_phaseinjector1_baddress_re <= builder_soclinux_csr_bankarray_csrbank6_dfii_pi1_baddress0_re;
    if (builder_soclinux_csr_bankarray_csrbank6_dfii_pi1_wrdata3_re) begin
      main_soclinux_sdram_phaseinjector1_wrdata_storage[31:24] <= builder_soclinux_csr_bankarray_csrbank6_dfii_pi1_wrdata3_r;
    end
    if (builder_soclinux_csr_bankarray_csrbank6_dfii_pi1_wrdata2_re) begin
      main_soclinux_sdram_phaseinjector1_wrdata_storage[23:16] <= builder_soclinux_csr_bankarray_csrbank6_dfii_pi1_wrdata2_r;
    end
    if (builder_soclinux_csr_bankarray_csrbank6_dfii_pi1_wrdata1_re) begin
      main_soclinux_sdram_phaseinjector1_wrdata_storage[15:8] <= builder_soclinux_csr_bankarray_csrbank6_dfii_pi1_wrdata1_r;
    end
    if (builder_soclinux_csr_bankarray_csrbank6_dfii_pi1_wrdata0_re) begin
      main_soclinux_sdram_phaseinjector1_wrdata_storage[7:0] <= builder_soclinux_csr_bankarray_csrbank6_dfii_pi1_wrdata0_r;
    end
    main_soclinux_sdram_phaseinjector1_wrdata_re <= builder_soclinux_csr_bankarray_csrbank6_dfii_pi1_wrdata0_re;
    main_soclinux_sdram_phaseinjector1_rddata_re <= builder_soclinux_csr_bankarray_csrbank6_dfii_pi1_rddata0_re;
    if (builder_soclinux_csr_bankarray_csrbank6_dfii_pi2_command0_re) begin
      main_soclinux_sdram_phaseinjector2_command_storage[5:0] <= builder_soclinux_csr_bankarray_csrbank6_dfii_pi2_command0_r;
    end
    main_soclinux_sdram_phaseinjector2_command_re <= builder_soclinux_csr_bankarray_csrbank6_dfii_pi2_command0_re;
    if (builder_soclinux_csr_bankarray_csrbank6_dfii_pi2_address1_re) begin
      main_soclinux_sdram_phaseinjector2_address_storage[14:8] <= builder_soclinux_csr_bankarray_csrbank6_dfii_pi2_address1_r;
    end
    if (builder_soclinux_csr_bankarray_csrbank6_dfii_pi2_address0_re) begin
      main_soclinux_sdram_phaseinjector2_address_storage[7:0] <= builder_soclinux_csr_bankarray_csrbank6_dfii_pi2_address0_r;
    end
    main_soclinux_sdram_phaseinjector2_address_re <= builder_soclinux_csr_bankarray_csrbank6_dfii_pi2_address0_re;
    if (builder_soclinux_csr_bankarray_csrbank6_dfii_pi2_baddress0_re) begin
      main_soclinux_sdram_phaseinjector2_baddress_storage[2:0] <= builder_soclinux_csr_bankarray_csrbank6_dfii_pi2_baddress0_r;
    end
    main_soclinux_sdram_phaseinjector2_baddress_re <= builder_soclinux_csr_bankarray_csrbank6_dfii_pi2_baddress0_re;
    if (builder_soclinux_csr_bankarray_csrbank6_dfii_pi2_wrdata3_re) begin
      main_soclinux_sdram_phaseinjector2_wrdata_storage[31:24] <= builder_soclinux_csr_bankarray_csrbank6_dfii_pi2_wrdata3_r;
    end
    if (builder_soclinux_csr_bankarray_csrbank6_dfii_pi2_wrdata2_re) begin
      main_soclinux_sdram_phaseinjector2_wrdata_storage[23:16] <= builder_soclinux_csr_bankarray_csrbank6_dfii_pi2_wrdata2_r;
    end
    if (builder_soclinux_csr_bankarray_csrbank6_dfii_pi2_wrdata1_re) begin
      main_soclinux_sdram_phaseinjector2_wrdata_storage[15:8] <= builder_soclinux_csr_bankarray_csrbank6_dfii_pi2_wrdata1_r;
    end
    if (builder_soclinux_csr_bankarray_csrbank6_dfii_pi2_wrdata0_re) begin
      main_soclinux_sdram_phaseinjector2_wrdata_storage[7:0] <= builder_soclinux_csr_bankarray_csrbank6_dfii_pi2_wrdata0_r;
    end
    main_soclinux_sdram_phaseinjector2_wrdata_re <= builder_soclinux_csr_bankarray_csrbank6_dfii_pi2_wrdata0_re;
    main_soclinux_sdram_phaseinjector2_rddata_re <= builder_soclinux_csr_bankarray_csrbank6_dfii_pi2_rddata0_re;
    if (builder_soclinux_csr_bankarray_csrbank6_dfii_pi3_command0_re) begin
      main_soclinux_sdram_phaseinjector3_command_storage[5:0] <= builder_soclinux_csr_bankarray_csrbank6_dfii_pi3_command0_r;
    end
    main_soclinux_sdram_phaseinjector3_command_re <= builder_soclinux_csr_bankarray_csrbank6_dfii_pi3_command0_re;
    if (builder_soclinux_csr_bankarray_csrbank6_dfii_pi3_address1_re) begin
      main_soclinux_sdram_phaseinjector3_address_storage[14:8] <= builder_soclinux_csr_bankarray_csrbank6_dfii_pi3_address1_r;
    end
    if (builder_soclinux_csr_bankarray_csrbank6_dfii_pi3_address0_re) begin
      main_soclinux_sdram_phaseinjector3_address_storage[7:0] <= builder_soclinux_csr_bankarray_csrbank6_dfii_pi3_address0_r;
    end
    main_soclinux_sdram_phaseinjector3_address_re <= builder_soclinux_csr_bankarray_csrbank6_dfii_pi3_address0_re;
    if (builder_soclinux_csr_bankarray_csrbank6_dfii_pi3_baddress0_re) begin
      main_soclinux_sdram_phaseinjector3_baddress_storage[2:0] <= builder_soclinux_csr_bankarray_csrbank6_dfii_pi3_baddress0_r;
    end
    main_soclinux_sdram_phaseinjector3_baddress_re <= builder_soclinux_csr_bankarray_csrbank6_dfii_pi3_baddress0_re;
    if (builder_soclinux_csr_bankarray_csrbank6_dfii_pi3_wrdata3_re) begin
      main_soclinux_sdram_phaseinjector3_wrdata_storage[31:24] <= builder_soclinux_csr_bankarray_csrbank6_dfii_pi3_wrdata3_r;
    end
    if (builder_soclinux_csr_bankarray_csrbank6_dfii_pi3_wrdata2_re) begin
      main_soclinux_sdram_phaseinjector3_wrdata_storage[23:16] <= builder_soclinux_csr_bankarray_csrbank6_dfii_pi3_wrdata2_r;
    end
    if (builder_soclinux_csr_bankarray_csrbank6_dfii_pi3_wrdata1_re) begin
      main_soclinux_sdram_phaseinjector3_wrdata_storage[15:8] <= builder_soclinux_csr_bankarray_csrbank6_dfii_pi3_wrdata1_r;
    end
    if (builder_soclinux_csr_bankarray_csrbank6_dfii_pi3_wrdata0_re) begin
      main_soclinux_sdram_phaseinjector3_wrdata_storage[7:0] <= builder_soclinux_csr_bankarray_csrbank6_dfii_pi3_wrdata0_r;
    end
    main_soclinux_sdram_phaseinjector3_wrdata_re <= builder_soclinux_csr_bankarray_csrbank6_dfii_pi3_wrdata0_re;
    main_soclinux_sdram_phaseinjector3_rddata_re <= builder_soclinux_csr_bankarray_csrbank6_dfii_pi3_rddata0_re;
    builder_soclinux_csr_bankarray_interface7_bank_bus_dat_r <= 1'd0;
    if (builder_soclinux_csr_bankarray_csrbank7_sel) begin
      case (builder_soclinux_csr_bankarray_interface7_bank_bus_adr[4:0])
        1'd0: begin
          builder_soclinux_csr_bankarray_interface7_bank_bus_dat_r <= builder_soclinux_csr_bankarray_csrbank7_load3_w;
        end
        1'd1: begin
          builder_soclinux_csr_bankarray_interface7_bank_bus_dat_r <= builder_soclinux_csr_bankarray_csrbank7_load2_w;
        end
        2'd2: begin
          builder_soclinux_csr_bankarray_interface7_bank_bus_dat_r <= builder_soclinux_csr_bankarray_csrbank7_load1_w;
        end
        2'd3: begin
          builder_soclinux_csr_bankarray_interface7_bank_bus_dat_r <= builder_soclinux_csr_bankarray_csrbank7_load0_w;
        end
        3'd4: begin
          builder_soclinux_csr_bankarray_interface7_bank_bus_dat_r <= builder_soclinux_csr_bankarray_csrbank7_reload3_w;
        end
        3'd5: begin
          builder_soclinux_csr_bankarray_interface7_bank_bus_dat_r <= builder_soclinux_csr_bankarray_csrbank7_reload2_w;
        end
        3'd6: begin
          builder_soclinux_csr_bankarray_interface7_bank_bus_dat_r <= builder_soclinux_csr_bankarray_csrbank7_reload1_w;
        end
        3'd7: begin
          builder_soclinux_csr_bankarray_interface7_bank_bus_dat_r <= builder_soclinux_csr_bankarray_csrbank7_reload0_w;
        end
        4'd8: begin
          builder_soclinux_csr_bankarray_interface7_bank_bus_dat_r <= builder_soclinux_csr_bankarray_csrbank7_en0_w;
        end
        4'd9: begin
          builder_soclinux_csr_bankarray_interface7_bank_bus_dat_r <= builder_soclinux_csr_bankarray_csrbank7_update_value0_w;
        end
        4'd10: begin
          builder_soclinux_csr_bankarray_interface7_bank_bus_dat_r <= builder_soclinux_csr_bankarray_csrbank7_value3_w;
        end
        4'd11: begin
          builder_soclinux_csr_bankarray_interface7_bank_bus_dat_r <= builder_soclinux_csr_bankarray_csrbank7_value2_w;
        end
        4'd12: begin
          builder_soclinux_csr_bankarray_interface7_bank_bus_dat_r <= builder_soclinux_csr_bankarray_csrbank7_value1_w;
        end
        4'd13: begin
          builder_soclinux_csr_bankarray_interface7_bank_bus_dat_r <= builder_soclinux_csr_bankarray_csrbank7_value0_w;
        end
        4'd14: begin
          builder_soclinux_csr_bankarray_interface7_bank_bus_dat_r <= builder_soclinux_csr_bankarray_csrbank7_ev_status_w;
        end
        4'd15: begin
          builder_soclinux_csr_bankarray_interface7_bank_bus_dat_r <= builder_soclinux_csr_bankarray_csrbank7_ev_pending_w;
        end
        5'd16: begin
          builder_soclinux_csr_bankarray_interface7_bank_bus_dat_r <= builder_soclinux_csr_bankarray_csrbank7_ev_enable0_w;
        end
      endcase
    end
    if (builder_soclinux_csr_bankarray_csrbank7_load3_re) begin
      main_soclinux_timer_load_storage[31:24] <= builder_soclinux_csr_bankarray_csrbank7_load3_r;
    end
    if (builder_soclinux_csr_bankarray_csrbank7_load2_re) begin
      main_soclinux_timer_load_storage[23:16] <= builder_soclinux_csr_bankarray_csrbank7_load2_r;
    end
    if (builder_soclinux_csr_bankarray_csrbank7_load1_re) begin
      main_soclinux_timer_load_storage[15:8] <= builder_soclinux_csr_bankarray_csrbank7_load1_r;
    end
    if (builder_soclinux_csr_bankarray_csrbank7_load0_re) begin
      main_soclinux_timer_load_storage[7:0] <= builder_soclinux_csr_bankarray_csrbank7_load0_r;
    end
    main_soclinux_timer_load_re <= builder_soclinux_csr_bankarray_csrbank7_load0_re;
    if (builder_soclinux_csr_bankarray_csrbank7_reload3_re) begin
      main_soclinux_timer_reload_storage[31:24] <= builder_soclinux_csr_bankarray_csrbank7_reload3_r;
    end
    if (builder_soclinux_csr_bankarray_csrbank7_reload2_re) begin
      main_soclinux_timer_reload_storage[23:16] <= builder_soclinux_csr_bankarray_csrbank7_reload2_r;
    end
    if (builder_soclinux_csr_bankarray_csrbank7_reload1_re) begin
      main_soclinux_timer_reload_storage[15:8] <= builder_soclinux_csr_bankarray_csrbank7_reload1_r;
    end
    if (builder_soclinux_csr_bankarray_csrbank7_reload0_re) begin
      main_soclinux_timer_reload_storage[7:0] <= builder_soclinux_csr_bankarray_csrbank7_reload0_r;
    end
    main_soclinux_timer_reload_re <= builder_soclinux_csr_bankarray_csrbank7_reload0_re;
    if (builder_soclinux_csr_bankarray_csrbank7_en0_re) begin
      main_soclinux_timer_en_storage <= builder_soclinux_csr_bankarray_csrbank7_en0_r;
    end
    main_soclinux_timer_en_re <= builder_soclinux_csr_bankarray_csrbank7_en0_re;
    if (builder_soclinux_csr_bankarray_csrbank7_update_value0_re) begin
      main_soclinux_timer_update_value_storage <= builder_soclinux_csr_bankarray_csrbank7_update_value0_r;
    end
    main_soclinux_timer_update_value_re <= builder_soclinux_csr_bankarray_csrbank7_update_value0_re;
    main_soclinux_timer_value_re <= builder_soclinux_csr_bankarray_csrbank7_value0_re;
    main_soclinux_timer_status_re <= builder_soclinux_csr_bankarray_csrbank7_ev_status_re;
    if (builder_soclinux_csr_bankarray_csrbank7_ev_pending_re) begin
      main_soclinux_timer_pending_r <= builder_soclinux_csr_bankarray_csrbank7_ev_pending_r;
    end
    main_soclinux_timer_pending_re <= builder_soclinux_csr_bankarray_csrbank7_ev_pending_re;
    if (builder_soclinux_csr_bankarray_csrbank7_ev_enable0_re) begin
      main_soclinux_timer_enable_storage <= builder_soclinux_csr_bankarray_csrbank7_ev_enable0_r;
    end
    main_soclinux_timer_enable_re <= builder_soclinux_csr_bankarray_csrbank7_ev_enable0_re;
    builder_soclinux_csr_bankarray_interface8_bank_bus_dat_r <= 1'd0;
    if (builder_soclinux_csr_bankarray_csrbank8_sel) begin
      case (builder_soclinux_csr_bankarray_interface8_bank_bus_adr[2:0])
        1'd0: begin
          builder_soclinux_csr_bankarray_interface8_bank_bus_dat_r <= main_soclinux_uart_rxtx_w;
        end
        1'd1: begin
          builder_soclinux_csr_bankarray_interface8_bank_bus_dat_r <= builder_soclinux_csr_bankarray_csrbank8_txfull_w;
        end
        2'd2: begin
          builder_soclinux_csr_bankarray_interface8_bank_bus_dat_r <= builder_soclinux_csr_bankarray_csrbank8_rxempty_w;
        end
        2'd3: begin
          builder_soclinux_csr_bankarray_interface8_bank_bus_dat_r <= builder_soclinux_csr_bankarray_csrbank8_ev_status_w;
        end
        3'd4: begin
          builder_soclinux_csr_bankarray_interface8_bank_bus_dat_r <= builder_soclinux_csr_bankarray_csrbank8_ev_pending_w;
        end
        3'd5: begin
          builder_soclinux_csr_bankarray_interface8_bank_bus_dat_r <= builder_soclinux_csr_bankarray_csrbank8_ev_enable0_w;
        end
        3'd6: begin
          builder_soclinux_csr_bankarray_interface8_bank_bus_dat_r <= builder_soclinux_csr_bankarray_csrbank8_txempty_w;
        end
        3'd7: begin
          builder_soclinux_csr_bankarray_interface8_bank_bus_dat_r <= builder_soclinux_csr_bankarray_csrbank8_rxfull_w;
        end
      endcase
    end
    main_soclinux_uart_txfull_re  <= builder_soclinux_csr_bankarray_csrbank8_txfull_re;
    main_soclinux_uart_rxempty_re <= builder_soclinux_csr_bankarray_csrbank8_rxempty_re;
    main_soclinux_uart_status_re  <= builder_soclinux_csr_bankarray_csrbank8_ev_status_re;
    if (builder_soclinux_csr_bankarray_csrbank8_ev_pending_re) begin
      main_soclinux_uart_pending_r[1:0] <= builder_soclinux_csr_bankarray_csrbank8_ev_pending_r;
    end
    main_soclinux_uart_pending_re <= builder_soclinux_csr_bankarray_csrbank8_ev_pending_re;
    if (builder_soclinux_csr_bankarray_csrbank8_ev_enable0_re) begin
      main_soclinux_uart_enable_storage[1:0] <= builder_soclinux_csr_bankarray_csrbank8_ev_enable0_r;
    end
    main_soclinux_uart_enable_re <= builder_soclinux_csr_bankarray_csrbank8_ev_enable0_re;
    main_soclinux_uart_txempty_re <= builder_soclinux_csr_bankarray_csrbank8_txempty_re;
    main_soclinux_uart_rxfull_re <= builder_soclinux_csr_bankarray_csrbank8_rxfull_re;
    builder_soclinux_csr_bankarray_interface9_bank_bus_dat_r <= 1'd0;
    if (builder_soclinux_csr_bankarray_csrbank9_sel) begin
      case (builder_soclinux_csr_bankarray_interface9_bank_bus_adr[1:0])
        1'd0: begin
          builder_soclinux_csr_bankarray_interface9_bank_bus_dat_r <= builder_soclinux_csr_bankarray_csrbank9_tuning_word3_w;
        end
        1'd1: begin
          builder_soclinux_csr_bankarray_interface9_bank_bus_dat_r <= builder_soclinux_csr_bankarray_csrbank9_tuning_word2_w;
        end
        2'd2: begin
          builder_soclinux_csr_bankarray_interface9_bank_bus_dat_r <= builder_soclinux_csr_bankarray_csrbank9_tuning_word1_w;
        end
        2'd3: begin
          builder_soclinux_csr_bankarray_interface9_bank_bus_dat_r <= builder_soclinux_csr_bankarray_csrbank9_tuning_word0_w;
        end
      endcase
    end
    if (builder_soclinux_csr_bankarray_csrbank9_tuning_word3_re) begin
      main_soclinux_uart_phy_storage[31:24] <= builder_soclinux_csr_bankarray_csrbank9_tuning_word3_r;
    end
    if (builder_soclinux_csr_bankarray_csrbank9_tuning_word2_re) begin
      main_soclinux_uart_phy_storage[23:16] <= builder_soclinux_csr_bankarray_csrbank9_tuning_word2_r;
    end
    if (builder_soclinux_csr_bankarray_csrbank9_tuning_word1_re) begin
      main_soclinux_uart_phy_storage[15:8] <= builder_soclinux_csr_bankarray_csrbank9_tuning_word1_r;
    end
    if (builder_soclinux_csr_bankarray_csrbank9_tuning_word0_re) begin
      main_soclinux_uart_phy_storage[7:0] <= builder_soclinux_csr_bankarray_csrbank9_tuning_word0_r;
    end
    main_soclinux_uart_phy_re <= builder_soclinux_csr_bankarray_csrbank9_tuning_word0_re;
    if (sys_rst) begin
      main_soclinux_soccontroller_reset_storage <= 1'd0;
      main_soclinux_soccontroller_reset_re <= 1'd0;
      main_soclinux_soccontroller_scratch_storage <= 32'd305419896;
      main_soclinux_soccontroller_scratch_re <= 1'd0;
      main_soclinux_soccontroller_bus_errors_re <= 1'd0;
      main_soclinux_soccontroller_bus_errors <= 32'd0;
      main_soclinux_cpu_time_status <= 64'd0;
      main_soclinux_cpu_time_re <= 1'd0;
      main_soclinux_cpu_time_cmp_storage <= 64'd18446744073709551615;
      main_soclinux_cpu_time_cmp_re <= 1'd0;
      main_soclinux_cpu_time <= 64'd0;
      main_soclinux_cpu_time_cmp <= 64'd18446744073709551615;
      main_soclinux_soclinux_ram_bus_ack <= 1'd0;
      main_soclinux_ram_bus_ram_bus_ack <= 1'd0;
      serial_tx <= 1'd1;
      main_soclinux_uart_phy_storage <= 32'd42949672;
      main_soclinux_uart_phy_re <= 1'd0;
      main_soclinux_uart_phy_sink_ready <= 1'd0;
      main_soclinux_uart_phy_tx_clken <= 1'd0;
      main_soclinux_uart_phy_tx_busy <= 1'd0;
      main_soclinux_uart_phy_source_valid <= 1'd0;
      main_soclinux_uart_phy_source_payload_data <= 8'd0;
      main_soclinux_uart_phy_rx_clken <= 1'd0;
      main_soclinux_uart_phy_rx_r <= 1'd0;
      main_soclinux_uart_phy_rx_busy <= 1'd0;
      main_soclinux_uart_txfull_re <= 1'd0;
      main_soclinux_uart_rxempty_re <= 1'd0;
      main_soclinux_uart_tx_pending <= 1'd0;
      main_soclinux_uart_tx_old_trigger <= 1'd0;
      main_soclinux_uart_rx_pending <= 1'd0;
      main_soclinux_uart_rx_old_trigger <= 1'd0;
      main_soclinux_uart_status_re <= 1'd0;
      main_soclinux_uart_pending_re <= 1'd0;
      main_soclinux_uart_pending_r <= 2'd0;
      main_soclinux_uart_enable_storage <= 2'd0;
      main_soclinux_uart_enable_re <= 1'd0;
      main_soclinux_uart_txempty_re <= 1'd0;
      main_soclinux_uart_rxfull_re <= 1'd0;
      main_soclinux_uart_tx_fifo_readable <= 1'd0;
      main_soclinux_uart_tx_fifo_level0 <= 5'd0;
      main_soclinux_uart_tx_fifo_produce <= 4'd0;
      main_soclinux_uart_tx_fifo_consume <= 4'd0;
      main_soclinux_uart_rx_fifo_readable <= 1'd0;
      main_soclinux_uart_rx_fifo_level0 <= 5'd0;
      main_soclinux_uart_rx_fifo_produce <= 4'd0;
      main_soclinux_uart_rx_fifo_consume <= 4'd0;
      main_soclinux_timer_load_storage <= 32'd0;
      main_soclinux_timer_load_re <= 1'd0;
      main_soclinux_timer_reload_storage <= 32'd0;
      main_soclinux_timer_reload_re <= 1'd0;
      main_soclinux_timer_en_storage <= 1'd0;
      main_soclinux_timer_en_re <= 1'd0;
      main_soclinux_timer_update_value_storage <= 1'd0;
      main_soclinux_timer_update_value_re <= 1'd0;
      main_soclinux_timer_value_status <= 32'd0;
      main_soclinux_timer_value_re <= 1'd0;
      main_soclinux_timer_zero_pending <= 1'd0;
      main_soclinux_timer_zero_old_trigger <= 1'd0;
      main_soclinux_timer_status_re <= 1'd0;
      main_soclinux_timer_pending_re <= 1'd0;
      main_soclinux_timer_pending_r <= 1'd0;
      main_soclinux_timer_enable_storage <= 1'd0;
      main_soclinux_timer_enable_re <= 1'd0;
      main_soclinux_timer_value <= 32'd0;
      main_a7ddrphy_rst_storage <= 1'd0;
      main_a7ddrphy_rst_re <= 1'd0;
      main_a7ddrphy_half_sys8x_taps_storage <= 5'd8;
      main_a7ddrphy_half_sys8x_taps_re <= 1'd0;
      main_a7ddrphy_wlevel_en_storage <= 1'd0;
      main_a7ddrphy_wlevel_en_re <= 1'd0;
      main_a7ddrphy_dly_sel_storage <= 2'd0;
      main_a7ddrphy_dly_sel_re <= 1'd0;
      main_a7ddrphy_rdphase_storage <= 2'd2;
      main_a7ddrphy_rdphase_re <= 1'd0;
      main_a7ddrphy_wrphase_storage <= 2'd3;
      main_a7ddrphy_wrphase_re <= 1'd0;
      main_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline0 <= 1'd0;
      main_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1 <= 1'd0;
      main_a7ddrphy_dqspattern_o1 <= 8'd0;
      main_a7ddrphy_bitslip0_value0 <= 3'd7;
      main_a7ddrphy_bitslip1_value0 <= 3'd7;
      main_a7ddrphy_bitslip0_value1 <= 3'd7;
      main_a7ddrphy_bitslip1_value1 <= 3'd7;
      main_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline0 <= 1'd0;
      main_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1 <= 1'd0;
      main_a7ddrphy_bitslip0_value2 <= 3'd7;
      main_a7ddrphy_bitslip0_value3 <= 3'd7;
      main_a7ddrphy_bitslip1_value2 <= 3'd7;
      main_a7ddrphy_bitslip1_value3 <= 3'd7;
      main_a7ddrphy_bitslip2_value0 <= 3'd7;
      main_a7ddrphy_bitslip2_value1 <= 3'd7;
      main_a7ddrphy_bitslip3_value0 <= 3'd7;
      main_a7ddrphy_bitslip3_value1 <= 3'd7;
      main_a7ddrphy_bitslip4_value0 <= 3'd7;
      main_a7ddrphy_bitslip4_value1 <= 3'd7;
      main_a7ddrphy_bitslip5_value0 <= 3'd7;
      main_a7ddrphy_bitslip5_value1 <= 3'd7;
      main_a7ddrphy_bitslip6_value0 <= 3'd7;
      main_a7ddrphy_bitslip6_value1 <= 3'd7;
      main_a7ddrphy_bitslip7_value0 <= 3'd7;
      main_a7ddrphy_bitslip7_value1 <= 3'd7;
      main_a7ddrphy_bitslip8_value0 <= 3'd7;
      main_a7ddrphy_bitslip8_value1 <= 3'd7;
      main_a7ddrphy_bitslip9_value0 <= 3'd7;
      main_a7ddrphy_bitslip9_value1 <= 3'd7;
      main_a7ddrphy_bitslip10_value0 <= 3'd7;
      main_a7ddrphy_bitslip10_value1 <= 3'd7;
      main_a7ddrphy_bitslip11_value0 <= 3'd7;
      main_a7ddrphy_bitslip11_value1 <= 3'd7;
      main_a7ddrphy_bitslip12_value0 <= 3'd7;
      main_a7ddrphy_bitslip12_value1 <= 3'd7;
      main_a7ddrphy_bitslip13_value0 <= 3'd7;
      main_a7ddrphy_bitslip13_value1 <= 3'd7;
      main_a7ddrphy_bitslip14_value0 <= 3'd7;
      main_a7ddrphy_bitslip14_value1 <= 3'd7;
      main_a7ddrphy_bitslip15_value0 <= 3'd7;
      main_a7ddrphy_bitslip15_value1 <= 3'd7;
      main_a7ddrphy_rddata_en_tappeddelayline0 <= 1'd0;
      main_a7ddrphy_rddata_en_tappeddelayline1 <= 1'd0;
      main_a7ddrphy_rddata_en_tappeddelayline2 <= 1'd0;
      main_a7ddrphy_rddata_en_tappeddelayline3 <= 1'd0;
      main_a7ddrphy_rddata_en_tappeddelayline4 <= 1'd0;
      main_a7ddrphy_rddata_en_tappeddelayline5 <= 1'd0;
      main_a7ddrphy_rddata_en_tappeddelayline6 <= 1'd0;
      main_a7ddrphy_rddata_en_tappeddelayline7 <= 1'd0;
      main_a7ddrphy_wrdata_en_tappeddelayline0 <= 1'd0;
      main_a7ddrphy_wrdata_en_tappeddelayline1 <= 1'd0;
      main_a7ddrphy_wrdata_en_tappeddelayline2 <= 1'd0;
      main_soclinux_sdram_storage <= 4'd1;
      main_soclinux_sdram_re <= 1'd0;
      main_soclinux_sdram_phaseinjector0_command_storage <= 6'd0;
      main_soclinux_sdram_phaseinjector0_command_re <= 1'd0;
      main_soclinux_sdram_phaseinjector0_address_re <= 1'd0;
      main_soclinux_sdram_phaseinjector0_baddress_re <= 1'd0;
      main_soclinux_sdram_phaseinjector0_wrdata_re <= 1'd0;
      main_soclinux_sdram_phaseinjector0_rddata_status <= 32'd0;
      main_soclinux_sdram_phaseinjector0_rddata_re <= 1'd0;
      main_soclinux_sdram_phaseinjector1_command_storage <= 6'd0;
      main_soclinux_sdram_phaseinjector1_command_re <= 1'd0;
      main_soclinux_sdram_phaseinjector1_address_re <= 1'd0;
      main_soclinux_sdram_phaseinjector1_baddress_re <= 1'd0;
      main_soclinux_sdram_phaseinjector1_wrdata_re <= 1'd0;
      main_soclinux_sdram_phaseinjector1_rddata_status <= 32'd0;
      main_soclinux_sdram_phaseinjector1_rddata_re <= 1'd0;
      main_soclinux_sdram_phaseinjector2_command_storage <= 6'd0;
      main_soclinux_sdram_phaseinjector2_command_re <= 1'd0;
      main_soclinux_sdram_phaseinjector2_address_re <= 1'd0;
      main_soclinux_sdram_phaseinjector2_baddress_re <= 1'd0;
      main_soclinux_sdram_phaseinjector2_wrdata_re <= 1'd0;
      main_soclinux_sdram_phaseinjector2_rddata_status <= 32'd0;
      main_soclinux_sdram_phaseinjector2_rddata_re <= 1'd0;
      main_soclinux_sdram_phaseinjector3_command_storage <= 6'd0;
      main_soclinux_sdram_phaseinjector3_command_re <= 1'd0;
      main_soclinux_sdram_phaseinjector3_address_re <= 1'd0;
      main_soclinux_sdram_phaseinjector3_baddress_re <= 1'd0;
      main_soclinux_sdram_phaseinjector3_wrdata_re <= 1'd0;
      main_soclinux_sdram_phaseinjector3_rddata_status <= 32'd0;
      main_soclinux_sdram_phaseinjector3_rddata_re <= 1'd0;
      main_soclinux_sdram_dfi_p0_address <= 15'd0;
      main_soclinux_sdram_dfi_p0_bank <= 3'd0;
      main_soclinux_sdram_dfi_p0_cas_n <= 1'd1;
      main_soclinux_sdram_dfi_p0_cs_n <= 1'd1;
      main_soclinux_sdram_dfi_p0_ras_n <= 1'd1;
      main_soclinux_sdram_dfi_p0_we_n <= 1'd1;
      main_soclinux_sdram_dfi_p0_wrdata_en <= 1'd0;
      main_soclinux_sdram_dfi_p0_rddata_en <= 1'd0;
      main_soclinux_sdram_dfi_p1_address <= 15'd0;
      main_soclinux_sdram_dfi_p1_bank <= 3'd0;
      main_soclinux_sdram_dfi_p1_cas_n <= 1'd1;
      main_soclinux_sdram_dfi_p1_cs_n <= 1'd1;
      main_soclinux_sdram_dfi_p1_ras_n <= 1'd1;
      main_soclinux_sdram_dfi_p1_we_n <= 1'd1;
      main_soclinux_sdram_dfi_p1_wrdata_en <= 1'd0;
      main_soclinux_sdram_dfi_p1_rddata_en <= 1'd0;
      main_soclinux_sdram_dfi_p2_address <= 15'd0;
      main_soclinux_sdram_dfi_p2_bank <= 3'd0;
      main_soclinux_sdram_dfi_p2_cas_n <= 1'd1;
      main_soclinux_sdram_dfi_p2_cs_n <= 1'd1;
      main_soclinux_sdram_dfi_p2_ras_n <= 1'd1;
      main_soclinux_sdram_dfi_p2_we_n <= 1'd1;
      main_soclinux_sdram_dfi_p2_wrdata_en <= 1'd0;
      main_soclinux_sdram_dfi_p2_rddata_en <= 1'd0;
      main_soclinux_sdram_dfi_p3_address <= 15'd0;
      main_soclinux_sdram_dfi_p3_bank <= 3'd0;
      main_soclinux_sdram_dfi_p3_cas_n <= 1'd1;
      main_soclinux_sdram_dfi_p3_cs_n <= 1'd1;
      main_soclinux_sdram_dfi_p3_ras_n <= 1'd1;
      main_soclinux_sdram_dfi_p3_we_n <= 1'd1;
      main_soclinux_sdram_dfi_p3_wrdata_en <= 1'd0;
      main_soclinux_sdram_dfi_p3_rddata_en <= 1'd0;
      main_soclinux_sdram_cmd_payload_a <= 15'd0;
      main_soclinux_sdram_cmd_payload_ba <= 3'd0;
      main_soclinux_sdram_cmd_payload_cas <= 1'd0;
      main_soclinux_sdram_cmd_payload_ras <= 1'd0;
      main_soclinux_sdram_cmd_payload_we <= 1'd0;
      main_soclinux_sdram_timer_count1 <= 10'd781;
      main_soclinux_sdram_postponer_req_o <= 1'd0;
      main_soclinux_sdram_postponer_count <= 1'd0;
      main_soclinux_sdram_sequencer_done1 <= 1'd0;
      main_soclinux_sdram_sequencer_counter <= 6'd0;
      main_soclinux_sdram_sequencer_count <= 1'd0;
      main_soclinux_sdram_zqcs_timer_count1 <= 27'd99999999;
      main_soclinux_sdram_zqcs_executer_done <= 1'd0;
      main_soclinux_sdram_zqcs_executer_counter <= 5'd0;
      main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_level <= 4'd0;
      main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_produce <= 3'd0;
      main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_consume <= 3'd0;
      main_soclinux_sdram_bankmachine0_cmd_buffer_source_valid <= 1'd0;
      main_soclinux_sdram_bankmachine0_cmd_buffer_source_payload_we <= 1'd0;
      main_soclinux_sdram_bankmachine0_cmd_buffer_source_payload_addr <= 22'd0;
      main_soclinux_sdram_bankmachine0_row <= 15'd0;
      main_soclinux_sdram_bankmachine0_row_opened <= 1'd0;
      main_soclinux_sdram_bankmachine0_twtpcon_ready <= 1'd0;
      main_soclinux_sdram_bankmachine0_twtpcon_count <= 3'd0;
      main_soclinux_sdram_bankmachine0_trccon_ready <= 1'd0;
      main_soclinux_sdram_bankmachine0_trccon_count <= 3'd0;
      main_soclinux_sdram_bankmachine0_trascon_ready <= 1'd0;
      main_soclinux_sdram_bankmachine0_trascon_count <= 3'd0;
      main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_level <= 4'd0;
      main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_produce <= 3'd0;
      main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_consume <= 3'd0;
      main_soclinux_sdram_bankmachine1_cmd_buffer_source_valid <= 1'd0;
      main_soclinux_sdram_bankmachine1_cmd_buffer_source_payload_we <= 1'd0;
      main_soclinux_sdram_bankmachine1_cmd_buffer_source_payload_addr <= 22'd0;
      main_soclinux_sdram_bankmachine1_row <= 15'd0;
      main_soclinux_sdram_bankmachine1_row_opened <= 1'd0;
      main_soclinux_sdram_bankmachine1_twtpcon_ready <= 1'd0;
      main_soclinux_sdram_bankmachine1_twtpcon_count <= 3'd0;
      main_soclinux_sdram_bankmachine1_trccon_ready <= 1'd0;
      main_soclinux_sdram_bankmachine1_trccon_count <= 3'd0;
      main_soclinux_sdram_bankmachine1_trascon_ready <= 1'd0;
      main_soclinux_sdram_bankmachine1_trascon_count <= 3'd0;
      main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_level <= 4'd0;
      main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_produce <= 3'd0;
      main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_consume <= 3'd0;
      main_soclinux_sdram_bankmachine2_cmd_buffer_source_valid <= 1'd0;
      main_soclinux_sdram_bankmachine2_cmd_buffer_source_payload_we <= 1'd0;
      main_soclinux_sdram_bankmachine2_cmd_buffer_source_payload_addr <= 22'd0;
      main_soclinux_sdram_bankmachine2_row <= 15'd0;
      main_soclinux_sdram_bankmachine2_row_opened <= 1'd0;
      main_soclinux_sdram_bankmachine2_twtpcon_ready <= 1'd0;
      main_soclinux_sdram_bankmachine2_twtpcon_count <= 3'd0;
      main_soclinux_sdram_bankmachine2_trccon_ready <= 1'd0;
      main_soclinux_sdram_bankmachine2_trccon_count <= 3'd0;
      main_soclinux_sdram_bankmachine2_trascon_ready <= 1'd0;
      main_soclinux_sdram_bankmachine2_trascon_count <= 3'd0;
      main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_level <= 4'd0;
      main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_produce <= 3'd0;
      main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_consume <= 3'd0;
      main_soclinux_sdram_bankmachine3_cmd_buffer_source_valid <= 1'd0;
      main_soclinux_sdram_bankmachine3_cmd_buffer_source_payload_we <= 1'd0;
      main_soclinux_sdram_bankmachine3_cmd_buffer_source_payload_addr <= 22'd0;
      main_soclinux_sdram_bankmachine3_row <= 15'd0;
      main_soclinux_sdram_bankmachine3_row_opened <= 1'd0;
      main_soclinux_sdram_bankmachine3_twtpcon_ready <= 1'd0;
      main_soclinux_sdram_bankmachine3_twtpcon_count <= 3'd0;
      main_soclinux_sdram_bankmachine3_trccon_ready <= 1'd0;
      main_soclinux_sdram_bankmachine3_trccon_count <= 3'd0;
      main_soclinux_sdram_bankmachine3_trascon_ready <= 1'd0;
      main_soclinux_sdram_bankmachine3_trascon_count <= 3'd0;
      main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_level <= 4'd0;
      main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_produce <= 3'd0;
      main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_consume <= 3'd0;
      main_soclinux_sdram_bankmachine4_cmd_buffer_source_valid <= 1'd0;
      main_soclinux_sdram_bankmachine4_cmd_buffer_source_payload_we <= 1'd0;
      main_soclinux_sdram_bankmachine4_cmd_buffer_source_payload_addr <= 22'd0;
      main_soclinux_sdram_bankmachine4_row <= 15'd0;
      main_soclinux_sdram_bankmachine4_row_opened <= 1'd0;
      main_soclinux_sdram_bankmachine4_twtpcon_ready <= 1'd0;
      main_soclinux_sdram_bankmachine4_twtpcon_count <= 3'd0;
      main_soclinux_sdram_bankmachine4_trccon_ready <= 1'd0;
      main_soclinux_sdram_bankmachine4_trccon_count <= 3'd0;
      main_soclinux_sdram_bankmachine4_trascon_ready <= 1'd0;
      main_soclinux_sdram_bankmachine4_trascon_count <= 3'd0;
      main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_level <= 4'd0;
      main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_produce <= 3'd0;
      main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_consume <= 3'd0;
      main_soclinux_sdram_bankmachine5_cmd_buffer_source_valid <= 1'd0;
      main_soclinux_sdram_bankmachine5_cmd_buffer_source_payload_we <= 1'd0;
      main_soclinux_sdram_bankmachine5_cmd_buffer_source_payload_addr <= 22'd0;
      main_soclinux_sdram_bankmachine5_row <= 15'd0;
      main_soclinux_sdram_bankmachine5_row_opened <= 1'd0;
      main_soclinux_sdram_bankmachine5_twtpcon_ready <= 1'd0;
      main_soclinux_sdram_bankmachine5_twtpcon_count <= 3'd0;
      main_soclinux_sdram_bankmachine5_trccon_ready <= 1'd0;
      main_soclinux_sdram_bankmachine5_trccon_count <= 3'd0;
      main_soclinux_sdram_bankmachine5_trascon_ready <= 1'd0;
      main_soclinux_sdram_bankmachine5_trascon_count <= 3'd0;
      main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_level <= 4'd0;
      main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_produce <= 3'd0;
      main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_consume <= 3'd0;
      main_soclinux_sdram_bankmachine6_cmd_buffer_source_valid <= 1'd0;
      main_soclinux_sdram_bankmachine6_cmd_buffer_source_payload_we <= 1'd0;
      main_soclinux_sdram_bankmachine6_cmd_buffer_source_payload_addr <= 22'd0;
      main_soclinux_sdram_bankmachine6_row <= 15'd0;
      main_soclinux_sdram_bankmachine6_row_opened <= 1'd0;
      main_soclinux_sdram_bankmachine6_twtpcon_ready <= 1'd0;
      main_soclinux_sdram_bankmachine6_twtpcon_count <= 3'd0;
      main_soclinux_sdram_bankmachine6_trccon_ready <= 1'd0;
      main_soclinux_sdram_bankmachine6_trccon_count <= 3'd0;
      main_soclinux_sdram_bankmachine6_trascon_ready <= 1'd0;
      main_soclinux_sdram_bankmachine6_trascon_count <= 3'd0;
      main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_level <= 4'd0;
      main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_produce <= 3'd0;
      main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_consume <= 3'd0;
      main_soclinux_sdram_bankmachine7_cmd_buffer_source_valid <= 1'd0;
      main_soclinux_sdram_bankmachine7_cmd_buffer_source_payload_we <= 1'd0;
      main_soclinux_sdram_bankmachine7_cmd_buffer_source_payload_addr <= 22'd0;
      main_soclinux_sdram_bankmachine7_row <= 15'd0;
      main_soclinux_sdram_bankmachine7_row_opened <= 1'd0;
      main_soclinux_sdram_bankmachine7_twtpcon_ready <= 1'd0;
      main_soclinux_sdram_bankmachine7_twtpcon_count <= 3'd0;
      main_soclinux_sdram_bankmachine7_trccon_ready <= 1'd0;
      main_soclinux_sdram_bankmachine7_trccon_count <= 3'd0;
      main_soclinux_sdram_bankmachine7_trascon_ready <= 1'd0;
      main_soclinux_sdram_bankmachine7_trascon_count <= 3'd0;
      main_soclinux_sdram_choose_cmd_grant <= 3'd0;
      main_soclinux_sdram_choose_req_grant <= 3'd0;
      main_soclinux_sdram_trrdcon_ready <= 1'd0;
      main_soclinux_sdram_trrdcon_count <= 1'd0;
      main_soclinux_sdram_tfawcon_ready <= 1'd1;
      main_soclinux_sdram_tfawcon_window <= 5'd0;
      main_soclinux_sdram_tccdcon_ready <= 1'd0;
      main_soclinux_sdram_tccdcon_count <= 1'd0;
      main_soclinux_sdram_twtrcon_ready <= 1'd0;
      main_soclinux_sdram_twtrcon_count <= 3'd0;
      main_soclinux_sdram_time0 <= 5'd0;
      main_soclinux_sdram_time1 <= 4'd0;
      main_soclinux_cmd_consumed <= 1'd0;
      main_soclinux_wdata_consumed <= 1'd0;
      main_ethphy_reset_storage <= 1'd0;
      main_ethphy_reset_re <= 1'd0;
      main_ethphy_hw_reset_counter <= 9'd0;
      main_ethphy__w_storage <= 3'd0;
      main_ethphy__w_re <= 1'd0;
      main_ethphy__r_re <= 1'd0;
      main_soclinux_preamble_crc_re <= 1'd0;
      main_soclinux_preamble_errors_status <= 32'd0;
      main_soclinux_preamble_errors_re <= 1'd0;
      main_soclinux_crc_errors_status <= 32'd0;
      main_soclinux_crc_errors_re <= 1'd0;
      main_soclinux_tx_cdc_graycounter0_q <= 7'd0;
      main_soclinux_tx_cdc_graycounter0_q_binary <= 7'd0;
      main_soclinux_rx_cdc_graycounter1_q <= 7'd0;
      main_soclinux_rx_cdc_graycounter1_q_binary <= 7'd0;
      main_soclinux_writer_slot_re <= 1'd0;
      main_soclinux_writer_length_re <= 1'd0;
      main_soclinux_writer_errors_status <= 32'd0;
      main_soclinux_writer_errors_re <= 1'd0;
      main_soclinux_writer_status_re <= 1'd0;
      main_soclinux_writer_pending_re <= 1'd0;
      main_soclinux_writer_pending_r <= 1'd0;
      main_soclinux_writer_enable_storage <= 1'd0;
      main_soclinux_writer_enable_re <= 1'd0;
      main_soclinux_writer_counter <= 32'd0;
      main_soclinux_writer_slot <= 1'd0;
      main_soclinux_writer_fifo_level <= 2'd0;
      main_soclinux_writer_fifo_produce <= 1'd0;
      main_soclinux_writer_fifo_consume <= 1'd0;
      main_soclinux_reader_ready_re <= 1'd0;
      main_soclinux_reader_level_re <= 1'd0;
      main_soclinux_reader_slot_re <= 1'd0;
      main_soclinux_reader_length_re <= 1'd0;
      main_soclinux_reader_done_pending <= 1'd0;
      main_soclinux_reader_status_re <= 1'd0;
      main_soclinux_reader_pending_re <= 1'd0;
      main_soclinux_reader_pending_r <= 1'd0;
      main_soclinux_reader_enable_storage <= 1'd0;
      main_soclinux_reader_enable_re <= 1'd0;
      main_soclinux_reader_fifo_level <= 2'd0;
      main_soclinux_reader_fifo_produce <= 1'd0;
      main_soclinux_reader_fifo_consume <= 1'd0;
      main_soclinux_reader_counter <= 11'd0;
      main_soclinux_sram0_bus_ack0 <= 1'd0;
      main_soclinux_sram1_bus_ack0 <= 1'd0;
      main_soclinux_sram0_bus_ack1 <= 1'd0;
      main_soclinux_sram1_bus_ack1 <= 1'd0;
      main_soclinux_slave_sel_r <= 4'd0;
      main_storage <= 8'd0;
      main_re <= 1'd0;
      main_chaser <= 8'd0;
      main_mode <= 1'd0;
      main_count <= 23'd6250000;
      builder_subfragments_refresher_state <= 2'd0;
      builder_subfragments_bankmachine0_state <= 4'd0;
      builder_subfragments_bankmachine1_state <= 4'd0;
      builder_subfragments_bankmachine2_state <= 4'd0;
      builder_subfragments_bankmachine3_state <= 4'd0;
      builder_subfragments_bankmachine4_state <= 4'd0;
      builder_subfragments_bankmachine5_state <= 4'd0;
      builder_subfragments_bankmachine6_state <= 4'd0;
      builder_subfragments_bankmachine7_state <= 4'd0;
      builder_subfragments_multiplexer_state <= 4'd0;
      builder_subfragments_new_master_wdata_ready0 <= 1'd0;
      builder_subfragments_new_master_wdata_ready1 <= 1'd0;
      builder_subfragments_new_master_rdata_valid0 <= 1'd0;
      builder_subfragments_new_master_rdata_valid1 <= 1'd0;
      builder_subfragments_new_master_rdata_valid2 <= 1'd0;
      builder_subfragments_new_master_rdata_valid3 <= 1'd0;
      builder_subfragments_new_master_rdata_valid4 <= 1'd0;
      builder_subfragments_new_master_rdata_valid5 <= 1'd0;
      builder_subfragments_new_master_rdata_valid6 <= 1'd0;
      builder_subfragments_new_master_rdata_valid7 <= 1'd0;
      builder_subfragments_new_master_rdata_valid8 <= 1'd0;
      builder_subfragments_state <= 2'd0;
      builder_subfragments_liteethmacsramwriter_state <= 3'd0;
      builder_subfragments_liteethmacsramreader_state <= 2'd0;
      builder_soclinux_soclinux_we <= 1'd0;
      builder_soclinux_grant <= 1'd0;
      builder_soclinux_slave_sel_r <= 5'd0;
      builder_soclinux_count <= 20'd1000000;
      builder_soclinux_csr_bankarray_sel_r <= 1'd0;
      builder_soclinux_state <= 2'd0;
    end
    builder_xilinxmultiregimpl0_regs0 <= serial_rx;
    builder_xilinxmultiregimpl0_regs1 <= builder_xilinxmultiregimpl0_regs0;
    builder_xilinxmultiregimpl1_regs0 <= main_ethphy_data_r;
    builder_xilinxmultiregimpl1_regs1 <= builder_xilinxmultiregimpl1_regs0;
    builder_xilinxmultiregimpl2_regs0 <= main_soclinux_ps_preamble_error_toggle_i;
    builder_xilinxmultiregimpl2_regs1 <= builder_xilinxmultiregimpl2_regs0;
    builder_xilinxmultiregimpl3_regs0 <= main_soclinux_ps_crc_error_toggle_i;
    builder_xilinxmultiregimpl3_regs1 <= builder_xilinxmultiregimpl3_regs0;
    builder_xilinxmultiregimpl5_regs0 <= main_soclinux_tx_cdc_graycounter1_q;
    builder_xilinxmultiregimpl5_regs1 <= builder_xilinxmultiregimpl5_regs0;
    builder_xilinxmultiregimpl6_regs0 <= main_soclinux_rx_cdc_graycounter0_q;
    builder_xilinxmultiregimpl6_regs1 <= builder_xilinxmultiregimpl6_regs0;
  end

  reg [31:0] mem[0:16383];
  reg [31:0] memdat;
  always @(posedge sys_clk) begin
    memdat <= mem[main_soclinux_soclinux_adr];
  end

  assign main_soclinux_soclinux_dat_r = memdat;

  initial begin
    $readmemh("mem.init", mem);
  end

  reg [31:0] mem_1  [0:2047];
  reg [10:0] memadr;
  always @(posedge sys_clk) begin
    if (main_soclinux_ram_we[0]) mem_1[main_soclinux_ram_adr][7:0] <= main_soclinux_ram_dat_w[7:0];
    if (main_soclinux_ram_we[1])
      mem_1[main_soclinux_ram_adr][15:8] <= main_soclinux_ram_dat_w[15:8];
    if (main_soclinux_ram_we[2])
      mem_1[main_soclinux_ram_adr][23:16] <= main_soclinux_ram_dat_w[23:16];
    if (main_soclinux_ram_we[3])
      mem_1[main_soclinux_ram_adr][31:24] <= main_soclinux_ram_dat_w[31:24];
    memadr <= main_soclinux_ram_adr;
  end

  assign main_soclinux_ram_dat_r = mem_1[memadr];

  initial begin
    $readmemh("mem_1.init", mem_1);
  end

  reg [7:0] mem_2[0:44];
  reg [5:0] memadr_1;
  always @(posedge sys_clk) begin
    memadr_1 <= builder_soclinux_csr_bankarray_adr;
  end

  assign builder_soclinux_csr_bankarray_dat_r = mem_2[memadr_1];

  initial begin
    $readmemh("mem_2.init", mem_2);
  end

  reg [9:0] storage  [0:15];
  reg [9:0] memdat_1;
  reg [9:0] memdat_2;
  always @(posedge sys_clk) begin
    if (main_soclinux_uart_tx_fifo_wrport_we)
      storage[main_soclinux_uart_tx_fifo_wrport_adr] <= main_soclinux_uart_tx_fifo_wrport_dat_w;
    memdat_1 <= storage[main_soclinux_uart_tx_fifo_wrport_adr];
  end

  always @(posedge sys_clk) begin
    if (main_soclinux_uart_tx_fifo_rdport_re)
      memdat_2 <= storage[main_soclinux_uart_tx_fifo_rdport_adr];
  end

  assign main_soclinux_uart_tx_fifo_wrport_dat_r = memdat_1;
  assign main_soclinux_uart_tx_fifo_rdport_dat_r = memdat_2;

  reg [9:0] storage_1[0:15];
  reg [9:0] memdat_3;
  reg [9:0] memdat_4;
  always @(posedge sys_clk) begin
    if (main_soclinux_uart_rx_fifo_wrport_we)
      storage_1[main_soclinux_uart_rx_fifo_wrport_adr] <= main_soclinux_uart_rx_fifo_wrport_dat_w;
    memdat_3 <= storage_1[main_soclinux_uart_rx_fifo_wrport_adr];
  end

  always @(posedge sys_clk) begin
    if (main_soclinux_uart_rx_fifo_rdport_re)
      memdat_4 <= storage_1[main_soclinux_uart_rx_fifo_rdport_adr];
  end

  assign main_soclinux_uart_rx_fifo_wrport_dat_r = memdat_3;
  assign main_soclinux_uart_rx_fifo_rdport_dat_r = memdat_4;

  BUFG BUFG (
      .I(main_crg_clkout0),
      .O(main_crg_clkout_buf0)
  );

  BUFG BUFG_1 (
      .I(main_crg_clkout1),
      .O(main_crg_clkout_buf1)
  );

  BUFG BUFG_2 (
      .I(main_crg_clkout2),
      .O(main_crg_clkout_buf2)
  );

  BUFG BUFG_3 (
      .I(main_crg_clkout3),
      .O(main_crg_clkout_buf3)
  );

  BUFG BUFG_4 (
      .I(main_crg_clkout4),
      .O(main_crg_clkout_buf4)
  );

  IDELAYCTRL IDELAYCTRL (
      .REFCLK(idelay_clk),
      .RST(main_crg_ic_reset)
  );

  IDELAYCTRL IDELAYCTRL_1 (
      .REFCLK(idelay_clk),
      .RST(main_crg_ic_reset)
  );

  OSERDESE2 #(
      .DATA_RATE_OQ("DDR"),
      .DATA_RATE_TQ("BUF"),
      .DATA_WIDTH(4'd8),
      .SERDES_MODE("MASTER"),
      .TRISTATE_WIDTH(1'd1)
  ) OSERDESE2 (
      .CLK(sys4x_clk),
      .CLKDIV(sys_clk),
      .D1(1'd0),
      .D2(1'd1),
      .D3(1'd0),
      .D4(1'd1),
      .D5(1'd0),
      .D6(1'd1),
      .D7(1'd0),
      .D8(1'd1),
      .OCE(1'd1),
      .RST((sys_rst | main_a7ddrphy_rst_storage)),
      .OQ(main_a7ddrphy_sd_clk_se_nodelay)
  );

  OBUFDS OBUFDS (
      .I (main_a7ddrphy_sd_clk_se_nodelay),
      .O (ddram_clk_p),
      .OB(ddram_clk_n)
  );

  OSERDESE2 #(
      .DATA_RATE_OQ("DDR"),
      .DATA_RATE_TQ("BUF"),
      .DATA_WIDTH(4'd8),
      .SERDES_MODE("MASTER"),
      .TRISTATE_WIDTH(1'd1)
  ) OSERDESE2_1 (
      .CLK(sys4x_clk),
      .CLKDIV(sys_clk),
      .D1(main_a7ddrphy_dfi_p0_address[0]),
      .D2(main_a7ddrphy_dfi_p0_address[0]),
      .D3(main_a7ddrphy_dfi_p1_address[0]),
      .D4(main_a7ddrphy_dfi_p1_address[0]),
      .D5(main_a7ddrphy_dfi_p2_address[0]),
      .D6(main_a7ddrphy_dfi_p2_address[0]),
      .D7(main_a7ddrphy_dfi_p3_address[0]),
      .D8(main_a7ddrphy_dfi_p3_address[0]),
      .OCE(1'd1),
      .RST((sys_rst | main_a7ddrphy_rst_storage)),
      .OQ(ddram_a[0])
  );

  OSERDESE2 #(
      .DATA_RATE_OQ("DDR"),
      .DATA_RATE_TQ("BUF"),
      .DATA_WIDTH(4'd8),
      .SERDES_MODE("MASTER"),
      .TRISTATE_WIDTH(1'd1)
  ) OSERDESE2_2 (
      .CLK(sys4x_clk),
      .CLKDIV(sys_clk),
      .D1(main_a7ddrphy_dfi_p0_address[1]),
      .D2(main_a7ddrphy_dfi_p0_address[1]),
      .D3(main_a7ddrphy_dfi_p1_address[1]),
      .D4(main_a7ddrphy_dfi_p1_address[1]),
      .D5(main_a7ddrphy_dfi_p2_address[1]),
      .D6(main_a7ddrphy_dfi_p2_address[1]),
      .D7(main_a7ddrphy_dfi_p3_address[1]),
      .D8(main_a7ddrphy_dfi_p3_address[1]),
      .OCE(1'd1),
      .RST((sys_rst | main_a7ddrphy_rst_storage)),
      .OQ(ddram_a[1])
  );

  OSERDESE2 #(
      .DATA_RATE_OQ("DDR"),
      .DATA_RATE_TQ("BUF"),
      .DATA_WIDTH(4'd8),
      .SERDES_MODE("MASTER"),
      .TRISTATE_WIDTH(1'd1)
  ) OSERDESE2_3 (
      .CLK(sys4x_clk),
      .CLKDIV(sys_clk),
      .D1(main_a7ddrphy_dfi_p0_address[2]),
      .D2(main_a7ddrphy_dfi_p0_address[2]),
      .D3(main_a7ddrphy_dfi_p1_address[2]),
      .D4(main_a7ddrphy_dfi_p1_address[2]),
      .D5(main_a7ddrphy_dfi_p2_address[2]),
      .D6(main_a7ddrphy_dfi_p2_address[2]),
      .D7(main_a7ddrphy_dfi_p3_address[2]),
      .D8(main_a7ddrphy_dfi_p3_address[2]),
      .OCE(1'd1),
      .RST((sys_rst | main_a7ddrphy_rst_storage)),
      .OQ(ddram_a[2])
  );

  OSERDESE2 #(
      .DATA_RATE_OQ("DDR"),
      .DATA_RATE_TQ("BUF"),
      .DATA_WIDTH(4'd8),
      .SERDES_MODE("MASTER"),
      .TRISTATE_WIDTH(1'd1)
  ) OSERDESE2_4 (
      .CLK(sys4x_clk),
      .CLKDIV(sys_clk),
      .D1(main_a7ddrphy_dfi_p0_address[3]),
      .D2(main_a7ddrphy_dfi_p0_address[3]),
      .D3(main_a7ddrphy_dfi_p1_address[3]),
      .D4(main_a7ddrphy_dfi_p1_address[3]),
      .D5(main_a7ddrphy_dfi_p2_address[3]),
      .D6(main_a7ddrphy_dfi_p2_address[3]),
      .D7(main_a7ddrphy_dfi_p3_address[3]),
      .D8(main_a7ddrphy_dfi_p3_address[3]),
      .OCE(1'd1),
      .RST((sys_rst | main_a7ddrphy_rst_storage)),
      .OQ(ddram_a[3])
  );

  OSERDESE2 #(
      .DATA_RATE_OQ("DDR"),
      .DATA_RATE_TQ("BUF"),
      .DATA_WIDTH(4'd8),
      .SERDES_MODE("MASTER"),
      .TRISTATE_WIDTH(1'd1)
  ) OSERDESE2_5 (
      .CLK(sys4x_clk),
      .CLKDIV(sys_clk),
      .D1(main_a7ddrphy_dfi_p0_address[4]),
      .D2(main_a7ddrphy_dfi_p0_address[4]),
      .D3(main_a7ddrphy_dfi_p1_address[4]),
      .D4(main_a7ddrphy_dfi_p1_address[4]),
      .D5(main_a7ddrphy_dfi_p2_address[4]),
      .D6(main_a7ddrphy_dfi_p2_address[4]),
      .D7(main_a7ddrphy_dfi_p3_address[4]),
      .D8(main_a7ddrphy_dfi_p3_address[4]),
      .OCE(1'd1),
      .RST((sys_rst | main_a7ddrphy_rst_storage)),
      .OQ(ddram_a[4])
  );

  OSERDESE2 #(
      .DATA_RATE_OQ("DDR"),
      .DATA_RATE_TQ("BUF"),
      .DATA_WIDTH(4'd8),
      .SERDES_MODE("MASTER"),
      .TRISTATE_WIDTH(1'd1)
  ) OSERDESE2_6 (
      .CLK(sys4x_clk),
      .CLKDIV(sys_clk),
      .D1(main_a7ddrphy_dfi_p0_address[5]),
      .D2(main_a7ddrphy_dfi_p0_address[5]),
      .D3(main_a7ddrphy_dfi_p1_address[5]),
      .D4(main_a7ddrphy_dfi_p1_address[5]),
      .D5(main_a7ddrphy_dfi_p2_address[5]),
      .D6(main_a7ddrphy_dfi_p2_address[5]),
      .D7(main_a7ddrphy_dfi_p3_address[5]),
      .D8(main_a7ddrphy_dfi_p3_address[5]),
      .OCE(1'd1),
      .RST((sys_rst | main_a7ddrphy_rst_storage)),
      .OQ(ddram_a[5])
  );

  OSERDESE2 #(
      .DATA_RATE_OQ("DDR"),
      .DATA_RATE_TQ("BUF"),
      .DATA_WIDTH(4'd8),
      .SERDES_MODE("MASTER"),
      .TRISTATE_WIDTH(1'd1)
  ) OSERDESE2_7 (
      .CLK(sys4x_clk),
      .CLKDIV(sys_clk),
      .D1(main_a7ddrphy_dfi_p0_address[6]),
      .D2(main_a7ddrphy_dfi_p0_address[6]),
      .D3(main_a7ddrphy_dfi_p1_address[6]),
      .D4(main_a7ddrphy_dfi_p1_address[6]),
      .D5(main_a7ddrphy_dfi_p2_address[6]),
      .D6(main_a7ddrphy_dfi_p2_address[6]),
      .D7(main_a7ddrphy_dfi_p3_address[6]),
      .D8(main_a7ddrphy_dfi_p3_address[6]),
      .OCE(1'd1),
      .RST((sys_rst | main_a7ddrphy_rst_storage)),
      .OQ(ddram_a[6])
  );

  OSERDESE2 #(
      .DATA_RATE_OQ("DDR"),
      .DATA_RATE_TQ("BUF"),
      .DATA_WIDTH(4'd8),
      .SERDES_MODE("MASTER"),
      .TRISTATE_WIDTH(1'd1)
  ) OSERDESE2_8 (
      .CLK(sys4x_clk),
      .CLKDIV(sys_clk),
      .D1(main_a7ddrphy_dfi_p0_address[7]),
      .D2(main_a7ddrphy_dfi_p0_address[7]),
      .D3(main_a7ddrphy_dfi_p1_address[7]),
      .D4(main_a7ddrphy_dfi_p1_address[7]),
      .D5(main_a7ddrphy_dfi_p2_address[7]),
      .D6(main_a7ddrphy_dfi_p2_address[7]),
      .D7(main_a7ddrphy_dfi_p3_address[7]),
      .D8(main_a7ddrphy_dfi_p3_address[7]),
      .OCE(1'd1),
      .RST((sys_rst | main_a7ddrphy_rst_storage)),
      .OQ(ddram_a[7])
  );

  OSERDESE2 #(
      .DATA_RATE_OQ("DDR"),
      .DATA_RATE_TQ("BUF"),
      .DATA_WIDTH(4'd8),
      .SERDES_MODE("MASTER"),
      .TRISTATE_WIDTH(1'd1)
  ) OSERDESE2_9 (
      .CLK(sys4x_clk),
      .CLKDIV(sys_clk),
      .D1(main_a7ddrphy_dfi_p0_address[8]),
      .D2(main_a7ddrphy_dfi_p0_address[8]),
      .D3(main_a7ddrphy_dfi_p1_address[8]),
      .D4(main_a7ddrphy_dfi_p1_address[8]),
      .D5(main_a7ddrphy_dfi_p2_address[8]),
      .D6(main_a7ddrphy_dfi_p2_address[8]),
      .D7(main_a7ddrphy_dfi_p3_address[8]),
      .D8(main_a7ddrphy_dfi_p3_address[8]),
      .OCE(1'd1),
      .RST((sys_rst | main_a7ddrphy_rst_storage)),
      .OQ(ddram_a[8])
  );

  OSERDESE2 #(
      .DATA_RATE_OQ("DDR"),
      .DATA_RATE_TQ("BUF"),
      .DATA_WIDTH(4'd8),
      .SERDES_MODE("MASTER"),
      .TRISTATE_WIDTH(1'd1)
  ) OSERDESE2_10 (
      .CLK(sys4x_clk),
      .CLKDIV(sys_clk),
      .D1(main_a7ddrphy_dfi_p0_address[9]),
      .D2(main_a7ddrphy_dfi_p0_address[9]),
      .D3(main_a7ddrphy_dfi_p1_address[9]),
      .D4(main_a7ddrphy_dfi_p1_address[9]),
      .D5(main_a7ddrphy_dfi_p2_address[9]),
      .D6(main_a7ddrphy_dfi_p2_address[9]),
      .D7(main_a7ddrphy_dfi_p3_address[9]),
      .D8(main_a7ddrphy_dfi_p3_address[9]),
      .OCE(1'd1),
      .RST((sys_rst | main_a7ddrphy_rst_storage)),
      .OQ(ddram_a[9])
  );

  OSERDESE2 #(
      .DATA_RATE_OQ("DDR"),
      .DATA_RATE_TQ("BUF"),
      .DATA_WIDTH(4'd8),
      .SERDES_MODE("MASTER"),
      .TRISTATE_WIDTH(1'd1)
  ) OSERDESE2_11 (
      .CLK(sys4x_clk),
      .CLKDIV(sys_clk),
      .D1(main_a7ddrphy_dfi_p0_address[10]),
      .D2(main_a7ddrphy_dfi_p0_address[10]),
      .D3(main_a7ddrphy_dfi_p1_address[10]),
      .D4(main_a7ddrphy_dfi_p1_address[10]),
      .D5(main_a7ddrphy_dfi_p2_address[10]),
      .D6(main_a7ddrphy_dfi_p2_address[10]),
      .D7(main_a7ddrphy_dfi_p3_address[10]),
      .D8(main_a7ddrphy_dfi_p3_address[10]),
      .OCE(1'd1),
      .RST((sys_rst | main_a7ddrphy_rst_storage)),
      .OQ(ddram_a[10])
  );

  OSERDESE2 #(
      .DATA_RATE_OQ("DDR"),
      .DATA_RATE_TQ("BUF"),
      .DATA_WIDTH(4'd8),
      .SERDES_MODE("MASTER"),
      .TRISTATE_WIDTH(1'd1)
  ) OSERDESE2_12 (
      .CLK(sys4x_clk),
      .CLKDIV(sys_clk),
      .D1(main_a7ddrphy_dfi_p0_address[11]),
      .D2(main_a7ddrphy_dfi_p0_address[11]),
      .D3(main_a7ddrphy_dfi_p1_address[11]),
      .D4(main_a7ddrphy_dfi_p1_address[11]),
      .D5(main_a7ddrphy_dfi_p2_address[11]),
      .D6(main_a7ddrphy_dfi_p2_address[11]),
      .D7(main_a7ddrphy_dfi_p3_address[11]),
      .D8(main_a7ddrphy_dfi_p3_address[11]),
      .OCE(1'd1),
      .RST((sys_rst | main_a7ddrphy_rst_storage)),
      .OQ(ddram_a[11])
  );

  OSERDESE2 #(
      .DATA_RATE_OQ("DDR"),
      .DATA_RATE_TQ("BUF"),
      .DATA_WIDTH(4'd8),
      .SERDES_MODE("MASTER"),
      .TRISTATE_WIDTH(1'd1)
  ) OSERDESE2_13 (
      .CLK(sys4x_clk),
      .CLKDIV(sys_clk),
      .D1(main_a7ddrphy_dfi_p0_address[12]),
      .D2(main_a7ddrphy_dfi_p0_address[12]),
      .D3(main_a7ddrphy_dfi_p1_address[12]),
      .D4(main_a7ddrphy_dfi_p1_address[12]),
      .D5(main_a7ddrphy_dfi_p2_address[12]),
      .D6(main_a7ddrphy_dfi_p2_address[12]),
      .D7(main_a7ddrphy_dfi_p3_address[12]),
      .D8(main_a7ddrphy_dfi_p3_address[12]),
      .OCE(1'd1),
      .RST((sys_rst | main_a7ddrphy_rst_storage)),
      .OQ(ddram_a[12])
  );

  OSERDESE2 #(
      .DATA_RATE_OQ("DDR"),
      .DATA_RATE_TQ("BUF"),
      .DATA_WIDTH(4'd8),
      .SERDES_MODE("MASTER"),
      .TRISTATE_WIDTH(1'd1)
  ) OSERDESE2_14 (
      .CLK(sys4x_clk),
      .CLKDIV(sys_clk),
      .D1(main_a7ddrphy_dfi_p0_address[13]),
      .D2(main_a7ddrphy_dfi_p0_address[13]),
      .D3(main_a7ddrphy_dfi_p1_address[13]),
      .D4(main_a7ddrphy_dfi_p1_address[13]),
      .D5(main_a7ddrphy_dfi_p2_address[13]),
      .D6(main_a7ddrphy_dfi_p2_address[13]),
      .D7(main_a7ddrphy_dfi_p3_address[13]),
      .D8(main_a7ddrphy_dfi_p3_address[13]),
      .OCE(1'd1),
      .RST((sys_rst | main_a7ddrphy_rst_storage)),
      .OQ(ddram_a[13])
  );

  OSERDESE2 #(
      .DATA_RATE_OQ("DDR"),
      .DATA_RATE_TQ("BUF"),
      .DATA_WIDTH(4'd8),
      .SERDES_MODE("MASTER"),
      .TRISTATE_WIDTH(1'd1)
  ) OSERDESE2_15 (
      .CLK(sys4x_clk),
      .CLKDIV(sys_clk),
      .D1(main_a7ddrphy_dfi_p0_address[14]),
      .D2(main_a7ddrphy_dfi_p0_address[14]),
      .D3(main_a7ddrphy_dfi_p1_address[14]),
      .D4(main_a7ddrphy_dfi_p1_address[14]),
      .D5(main_a7ddrphy_dfi_p2_address[14]),
      .D6(main_a7ddrphy_dfi_p2_address[14]),
      .D7(main_a7ddrphy_dfi_p3_address[14]),
      .D8(main_a7ddrphy_dfi_p3_address[14]),
      .OCE(1'd1),
      .RST((sys_rst | main_a7ddrphy_rst_storage)),
      .OQ(ddram_a[14])
  );

  OSERDESE2 #(
      .DATA_RATE_OQ("DDR"),
      .DATA_RATE_TQ("BUF"),
      .DATA_WIDTH(4'd8),
      .SERDES_MODE("MASTER"),
      .TRISTATE_WIDTH(1'd1)
  ) OSERDESE2_16 (
      .CLK(sys4x_clk),
      .CLKDIV(sys_clk),
      .D1(main_a7ddrphy_dfi_p0_bank[0]),
      .D2(main_a7ddrphy_dfi_p0_bank[0]),
      .D3(main_a7ddrphy_dfi_p1_bank[0]),
      .D4(main_a7ddrphy_dfi_p1_bank[0]),
      .D5(main_a7ddrphy_dfi_p2_bank[0]),
      .D6(main_a7ddrphy_dfi_p2_bank[0]),
      .D7(main_a7ddrphy_dfi_p3_bank[0]),
      .D8(main_a7ddrphy_dfi_p3_bank[0]),
      .OCE(1'd1),
      .RST((sys_rst | main_a7ddrphy_rst_storage)),
      .OQ(ddram_ba[0])
  );

  OSERDESE2 #(
      .DATA_RATE_OQ("DDR"),
      .DATA_RATE_TQ("BUF"),
      .DATA_WIDTH(4'd8),
      .SERDES_MODE("MASTER"),
      .TRISTATE_WIDTH(1'd1)
  ) OSERDESE2_17 (
      .CLK(sys4x_clk),
      .CLKDIV(sys_clk),
      .D1(main_a7ddrphy_dfi_p0_bank[1]),
      .D2(main_a7ddrphy_dfi_p0_bank[1]),
      .D3(main_a7ddrphy_dfi_p1_bank[1]),
      .D4(main_a7ddrphy_dfi_p1_bank[1]),
      .D5(main_a7ddrphy_dfi_p2_bank[1]),
      .D6(main_a7ddrphy_dfi_p2_bank[1]),
      .D7(main_a7ddrphy_dfi_p3_bank[1]),
      .D8(main_a7ddrphy_dfi_p3_bank[1]),
      .OCE(1'd1),
      .RST((sys_rst | main_a7ddrphy_rst_storage)),
      .OQ(ddram_ba[1])
  );

  OSERDESE2 #(
      .DATA_RATE_OQ("DDR"),
      .DATA_RATE_TQ("BUF"),
      .DATA_WIDTH(4'd8),
      .SERDES_MODE("MASTER"),
      .TRISTATE_WIDTH(1'd1)
  ) OSERDESE2_18 (
      .CLK(sys4x_clk),
      .CLKDIV(sys_clk),
      .D1(main_a7ddrphy_dfi_p0_bank[2]),
      .D2(main_a7ddrphy_dfi_p0_bank[2]),
      .D3(main_a7ddrphy_dfi_p1_bank[2]),
      .D4(main_a7ddrphy_dfi_p1_bank[2]),
      .D5(main_a7ddrphy_dfi_p2_bank[2]),
      .D6(main_a7ddrphy_dfi_p2_bank[2]),
      .D7(main_a7ddrphy_dfi_p3_bank[2]),
      .D8(main_a7ddrphy_dfi_p3_bank[2]),
      .OCE(1'd1),
      .RST((sys_rst | main_a7ddrphy_rst_storage)),
      .OQ(ddram_ba[2])
  );

  OSERDESE2 #(
      .DATA_RATE_OQ("DDR"),
      .DATA_RATE_TQ("BUF"),
      .DATA_WIDTH(4'd8),
      .SERDES_MODE("MASTER"),
      .TRISTATE_WIDTH(1'd1)
  ) OSERDESE2_19 (
      .CLK(sys4x_clk),
      .CLKDIV(sys_clk),
      .D1(main_a7ddrphy_dfi_p0_ras_n),
      .D2(main_a7ddrphy_dfi_p0_ras_n),
      .D3(main_a7ddrphy_dfi_p1_ras_n),
      .D4(main_a7ddrphy_dfi_p1_ras_n),
      .D5(main_a7ddrphy_dfi_p2_ras_n),
      .D6(main_a7ddrphy_dfi_p2_ras_n),
      .D7(main_a7ddrphy_dfi_p3_ras_n),
      .D8(main_a7ddrphy_dfi_p3_ras_n),
      .OCE(1'd1),
      .RST((sys_rst | main_a7ddrphy_rst_storage)),
      .OQ(ddram_ras_n)
  );

  OSERDESE2 #(
      .DATA_RATE_OQ("DDR"),
      .DATA_RATE_TQ("BUF"),
      .DATA_WIDTH(4'd8),
      .SERDES_MODE("MASTER"),
      .TRISTATE_WIDTH(1'd1)
  ) OSERDESE2_20 (
      .CLK(sys4x_clk),
      .CLKDIV(sys_clk),
      .D1(main_a7ddrphy_dfi_p0_cas_n),
      .D2(main_a7ddrphy_dfi_p0_cas_n),
      .D3(main_a7ddrphy_dfi_p1_cas_n),
      .D4(main_a7ddrphy_dfi_p1_cas_n),
      .D5(main_a7ddrphy_dfi_p2_cas_n),
      .D6(main_a7ddrphy_dfi_p2_cas_n),
      .D7(main_a7ddrphy_dfi_p3_cas_n),
      .D8(main_a7ddrphy_dfi_p3_cas_n),
      .OCE(1'd1),
      .RST((sys_rst | main_a7ddrphy_rst_storage)),
      .OQ(ddram_cas_n)
  );

  OSERDESE2 #(
      .DATA_RATE_OQ("DDR"),
      .DATA_RATE_TQ("BUF"),
      .DATA_WIDTH(4'd8),
      .SERDES_MODE("MASTER"),
      .TRISTATE_WIDTH(1'd1)
  ) OSERDESE2_21 (
      .CLK(sys4x_clk),
      .CLKDIV(sys_clk),
      .D1(main_a7ddrphy_dfi_p0_we_n),
      .D2(main_a7ddrphy_dfi_p0_we_n),
      .D3(main_a7ddrphy_dfi_p1_we_n),
      .D4(main_a7ddrphy_dfi_p1_we_n),
      .D5(main_a7ddrphy_dfi_p2_we_n),
      .D6(main_a7ddrphy_dfi_p2_we_n),
      .D7(main_a7ddrphy_dfi_p3_we_n),
      .D8(main_a7ddrphy_dfi_p3_we_n),
      .OCE(1'd1),
      .RST((sys_rst | main_a7ddrphy_rst_storage)),
      .OQ(ddram_we_n)
  );

  OSERDESE2 #(
      .DATA_RATE_OQ("DDR"),
      .DATA_RATE_TQ("BUF"),
      .DATA_WIDTH(4'd8),
      .SERDES_MODE("MASTER"),
      .TRISTATE_WIDTH(1'd1)
  ) OSERDESE2_22 (
      .CLK(sys4x_clk),
      .CLKDIV(sys_clk),
      .D1(main_a7ddrphy_dfi_p0_cke),
      .D2(main_a7ddrphy_dfi_p0_cke),
      .D3(main_a7ddrphy_dfi_p1_cke),
      .D4(main_a7ddrphy_dfi_p1_cke),
      .D5(main_a7ddrphy_dfi_p2_cke),
      .D6(main_a7ddrphy_dfi_p2_cke),
      .D7(main_a7ddrphy_dfi_p3_cke),
      .D8(main_a7ddrphy_dfi_p3_cke),
      .OCE(1'd1),
      .RST((sys_rst | main_a7ddrphy_rst_storage)),
      .OQ(ddram_cke)
  );

  OSERDESE2 #(
      .DATA_RATE_OQ("DDR"),
      .DATA_RATE_TQ("BUF"),
      .DATA_WIDTH(4'd8),
      .SERDES_MODE("MASTER"),
      .TRISTATE_WIDTH(1'd1)
  ) OSERDESE2_23 (
      .CLK(sys4x_clk),
      .CLKDIV(sys_clk),
      .D1(main_a7ddrphy_dfi_p0_odt),
      .D2(main_a7ddrphy_dfi_p0_odt),
      .D3(main_a7ddrphy_dfi_p1_odt),
      .D4(main_a7ddrphy_dfi_p1_odt),
      .D5(main_a7ddrphy_dfi_p2_odt),
      .D6(main_a7ddrphy_dfi_p2_odt),
      .D7(main_a7ddrphy_dfi_p3_odt),
      .D8(main_a7ddrphy_dfi_p3_odt),
      .OCE(1'd1),
      .RST((sys_rst | main_a7ddrphy_rst_storage)),
      .OQ(ddram_odt)
  );

  OSERDESE2 #(
      .DATA_RATE_OQ("DDR"),
      .DATA_RATE_TQ("BUF"),
      .DATA_WIDTH(4'd8),
      .SERDES_MODE("MASTER"),
      .TRISTATE_WIDTH(1'd1)
  ) OSERDESE2_24 (
      .CLK(sys4x_clk),
      .CLKDIV(sys_clk),
      .D1(main_a7ddrphy_dfi_p0_reset_n),
      .D2(main_a7ddrphy_dfi_p0_reset_n),
      .D3(main_a7ddrphy_dfi_p1_reset_n),
      .D4(main_a7ddrphy_dfi_p1_reset_n),
      .D5(main_a7ddrphy_dfi_p2_reset_n),
      .D6(main_a7ddrphy_dfi_p2_reset_n),
      .D7(main_a7ddrphy_dfi_p3_reset_n),
      .D8(main_a7ddrphy_dfi_p3_reset_n),
      .OCE(1'd1),
      .RST((sys_rst | main_a7ddrphy_rst_storage)),
      .OQ(ddram_reset_n)
  );

  OSERDESE2 #(
      .DATA_RATE_OQ("DDR"),
      .DATA_RATE_TQ("BUF"),
      .DATA_WIDTH(4'd8),
      .SERDES_MODE("MASTER"),
      .TRISTATE_WIDTH(1'd1)
  ) OSERDESE2_25 (
      .CLK(sys4x_dqs_clk),
      .CLKDIV(sys_clk),
      .D1(main_a7ddrphy_bitslip00[0]),
      .D2(main_a7ddrphy_bitslip00[1]),
      .D3(main_a7ddrphy_bitslip00[2]),
      .D4(main_a7ddrphy_bitslip00[3]),
      .D5(main_a7ddrphy_bitslip00[4]),
      .D6(main_a7ddrphy_bitslip00[5]),
      .D7(main_a7ddrphy_bitslip00[6]),
      .D8(main_a7ddrphy_bitslip00[7]),
      .OCE(1'd1),
      .RST((sys_rst | main_a7ddrphy_rst_storage)),
      .T1((~main_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1)),
      .TCE(1'd1),
      .OFB(main_a7ddrphy0),
      .OQ(main_a7ddrphy_dqs_o_no_delay0),
      .TQ(main_a7ddrphy_dqs_t0)
  );

  IOBUFDS IOBUFDS (
      .I  (main_a7ddrphy_dqs_o_no_delay0),
      .T  (main_a7ddrphy_dqs_t0),
      .IO (ddram_dqs_p[0]),
      .IOB(ddram_dqs_n[0])
  );

  OSERDESE2 #(
      .DATA_RATE_OQ("DDR"),
      .DATA_RATE_TQ("BUF"),
      .DATA_WIDTH(4'd8),
      .SERDES_MODE("MASTER"),
      .TRISTATE_WIDTH(1'd1)
  ) OSERDESE2_26 (
      .CLK(sys4x_dqs_clk),
      .CLKDIV(sys_clk),
      .D1(main_a7ddrphy_bitslip10[0]),
      .D2(main_a7ddrphy_bitslip10[1]),
      .D3(main_a7ddrphy_bitslip10[2]),
      .D4(main_a7ddrphy_bitslip10[3]),
      .D5(main_a7ddrphy_bitslip10[4]),
      .D6(main_a7ddrphy_bitslip10[5]),
      .D7(main_a7ddrphy_bitslip10[6]),
      .D8(main_a7ddrphy_bitslip10[7]),
      .OCE(1'd1),
      .RST((sys_rst | main_a7ddrphy_rst_storage)),
      .T1((~main_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1)),
      .TCE(1'd1),
      .OFB(main_a7ddrphy1),
      .OQ(main_a7ddrphy_dqs_o_no_delay1),
      .TQ(main_a7ddrphy_dqs_t1)
  );

  IOBUFDS IOBUFDS_1 (
      .I  (main_a7ddrphy_dqs_o_no_delay1),
      .T  (main_a7ddrphy_dqs_t1),
      .IO (ddram_dqs_p[1]),
      .IOB(ddram_dqs_n[1])
  );

  OSERDESE2 #(
      .DATA_RATE_OQ("DDR"),
      .DATA_RATE_TQ("BUF"),
      .DATA_WIDTH(4'd8),
      .SERDES_MODE("MASTER"),
      .TRISTATE_WIDTH(1'd1)
  ) OSERDESE2_27 (
      .CLK(sys4x_clk),
      .CLKDIV(sys_clk),
      .D1(main_a7ddrphy_bitslip01[0]),
      .D2(main_a7ddrphy_bitslip01[1]),
      .D3(main_a7ddrphy_bitslip01[2]),
      .D4(main_a7ddrphy_bitslip01[3]),
      .D5(main_a7ddrphy_bitslip01[4]),
      .D6(main_a7ddrphy_bitslip01[5]),
      .D7(main_a7ddrphy_bitslip01[6]),
      .D8(main_a7ddrphy_bitslip01[7]),
      .OCE(1'd1),
      .RST((sys_rst | main_a7ddrphy_rst_storage)),
      .OQ(ddram_dm[0])
  );

  OSERDESE2 #(
      .DATA_RATE_OQ("DDR"),
      .DATA_RATE_TQ("BUF"),
      .DATA_WIDTH(4'd8),
      .SERDES_MODE("MASTER"),
      .TRISTATE_WIDTH(1'd1)
  ) OSERDESE2_28 (
      .CLK(sys4x_clk),
      .CLKDIV(sys_clk),
      .D1(main_a7ddrphy_bitslip11[0]),
      .D2(main_a7ddrphy_bitslip11[1]),
      .D3(main_a7ddrphy_bitslip11[2]),
      .D4(main_a7ddrphy_bitslip11[3]),
      .D5(main_a7ddrphy_bitslip11[4]),
      .D6(main_a7ddrphy_bitslip11[5]),
      .D7(main_a7ddrphy_bitslip11[6]),
      .D8(main_a7ddrphy_bitslip11[7]),
      .OCE(1'd1),
      .RST((sys_rst | main_a7ddrphy_rst_storage)),
      .OQ(ddram_dm[1])
  );

  OSERDESE2 #(
      .DATA_RATE_OQ("DDR"),
      .DATA_RATE_TQ("BUF"),
      .DATA_WIDTH(4'd8),
      .SERDES_MODE("MASTER"),
      .TRISTATE_WIDTH(1'd1)
  ) OSERDESE2_29 (
      .CLK(sys4x_clk),
      .CLKDIV(sys_clk),
      .D1(main_a7ddrphy_bitslip02[0]),
      .D2(main_a7ddrphy_bitslip02[1]),
      .D3(main_a7ddrphy_bitslip02[2]),
      .D4(main_a7ddrphy_bitslip02[3]),
      .D5(main_a7ddrphy_bitslip02[4]),
      .D6(main_a7ddrphy_bitslip02[5]),
      .D7(main_a7ddrphy_bitslip02[6]),
      .D8(main_a7ddrphy_bitslip02[7]),
      .OCE(1'd1),
      .RST((sys_rst | main_a7ddrphy_rst_storage)),
      .T1((~main_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1)),
      .TCE(1'd1),
      .OQ(main_a7ddrphy_dq_o_nodelay0),
      .TQ(main_a7ddrphy_dq_t0)
  );

  ISERDESE2 #(
      .DATA_RATE("DDR"),
      .DATA_WIDTH(4'd8),
      .INTERFACE_TYPE("NETWORKING"),
      .IOBDELAY("IFD"),
      .NUM_CE(1'd1),
      .SERDES_MODE("MASTER")
  ) ISERDESE2 (
      .BITSLIP(1'd0),
      .CE1(1'd1),
      .CLK(sys4x_clk),
      .CLKB((~sys4x_clk)),
      .CLKDIV(sys_clk),
      .DDLY(main_a7ddrphy_dq_i_delayed0),
      .RST((sys_rst | main_a7ddrphy_rst_storage)),
      .Q1(main_a7ddrphy_bitslip03[7]),
      .Q2(main_a7ddrphy_bitslip03[6]),
      .Q3(main_a7ddrphy_bitslip03[5]),
      .Q4(main_a7ddrphy_bitslip03[4]),
      .Q5(main_a7ddrphy_bitslip03[3]),
      .Q6(main_a7ddrphy_bitslip03[2]),
      .Q7(main_a7ddrphy_bitslip03[1]),
      .Q8(main_a7ddrphy_bitslip03[0])
  );

  IDELAYE2 #(
      .CINVCTRL_SEL("FALSE"),
      .DELAY_SRC("IDATAIN"),
      .HIGH_PERFORMANCE_MODE("TRUE"),
      .IDELAY_TYPE("VARIABLE"),
      .IDELAY_VALUE(1'd0),
      .PIPE_SEL("FALSE"),
      .REFCLK_FREQUENCY(200.0),
      .SIGNAL_PATTERN("DATA")
  ) IDELAYE2 (
      .C(sys_clk),
      .CE((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_rdly_dq_inc_re)),
      .IDATAIN(main_a7ddrphy_dq_i_nodelay0),
      .INC(1'd1),
      .LD(((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_rdly_dq_rst_re) | main_a7ddrphy_rst_storage)),
      .LDPIPEEN(1'd0),
      .DATAOUT(main_a7ddrphy_dq_i_delayed0)
  );

  IOBUF IOBUF (
      .I (main_a7ddrphy_dq_o_nodelay0),
      .T (main_a7ddrphy_dq_t0),
      .IO(ddram_dq[0]),
      .O (main_a7ddrphy_dq_i_nodelay0)
  );

  OSERDESE2 #(
      .DATA_RATE_OQ("DDR"),
      .DATA_RATE_TQ("BUF"),
      .DATA_WIDTH(4'd8),
      .SERDES_MODE("MASTER"),
      .TRISTATE_WIDTH(1'd1)
  ) OSERDESE2_30 (
      .CLK(sys4x_clk),
      .CLKDIV(sys_clk),
      .D1(main_a7ddrphy_bitslip12[0]),
      .D2(main_a7ddrphy_bitslip12[1]),
      .D3(main_a7ddrphy_bitslip12[2]),
      .D4(main_a7ddrphy_bitslip12[3]),
      .D5(main_a7ddrphy_bitslip12[4]),
      .D6(main_a7ddrphy_bitslip12[5]),
      .D7(main_a7ddrphy_bitslip12[6]),
      .D8(main_a7ddrphy_bitslip12[7]),
      .OCE(1'd1),
      .RST((sys_rst | main_a7ddrphy_rst_storage)),
      .T1((~main_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1)),
      .TCE(1'd1),
      .OQ(main_a7ddrphy_dq_o_nodelay1),
      .TQ(main_a7ddrphy_dq_t1)
  );

  ISERDESE2 #(
      .DATA_RATE("DDR"),
      .DATA_WIDTH(4'd8),
      .INTERFACE_TYPE("NETWORKING"),
      .IOBDELAY("IFD"),
      .NUM_CE(1'd1),
      .SERDES_MODE("MASTER")
  ) ISERDESE2_1 (
      .BITSLIP(1'd0),
      .CE1(1'd1),
      .CLK(sys4x_clk),
      .CLKB((~sys4x_clk)),
      .CLKDIV(sys_clk),
      .DDLY(main_a7ddrphy_dq_i_delayed1),
      .RST((sys_rst | main_a7ddrphy_rst_storage)),
      .Q1(main_a7ddrphy_bitslip13[7]),
      .Q2(main_a7ddrphy_bitslip13[6]),
      .Q3(main_a7ddrphy_bitslip13[5]),
      .Q4(main_a7ddrphy_bitslip13[4]),
      .Q5(main_a7ddrphy_bitslip13[3]),
      .Q6(main_a7ddrphy_bitslip13[2]),
      .Q7(main_a7ddrphy_bitslip13[1]),
      .Q8(main_a7ddrphy_bitslip13[0])
  );

  IDELAYE2 #(
      .CINVCTRL_SEL("FALSE"),
      .DELAY_SRC("IDATAIN"),
      .HIGH_PERFORMANCE_MODE("TRUE"),
      .IDELAY_TYPE("VARIABLE"),
      .IDELAY_VALUE(1'd0),
      .PIPE_SEL("FALSE"),
      .REFCLK_FREQUENCY(200.0),
      .SIGNAL_PATTERN("DATA")
  ) IDELAYE2_1 (
      .C(sys_clk),
      .CE((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_rdly_dq_inc_re)),
      .IDATAIN(main_a7ddrphy_dq_i_nodelay1),
      .INC(1'd1),
      .LD(((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_rdly_dq_rst_re) | main_a7ddrphy_rst_storage)),
      .LDPIPEEN(1'd0),
      .DATAOUT(main_a7ddrphy_dq_i_delayed1)
  );

  IOBUF IOBUF_1 (
      .I (main_a7ddrphy_dq_o_nodelay1),
      .T (main_a7ddrphy_dq_t1),
      .IO(ddram_dq[1]),
      .O (main_a7ddrphy_dq_i_nodelay1)
  );

  OSERDESE2 #(
      .DATA_RATE_OQ("DDR"),
      .DATA_RATE_TQ("BUF"),
      .DATA_WIDTH(4'd8),
      .SERDES_MODE("MASTER"),
      .TRISTATE_WIDTH(1'd1)
  ) OSERDESE2_31 (
      .CLK(sys4x_clk),
      .CLKDIV(sys_clk),
      .D1(main_a7ddrphy_bitslip20[0]),
      .D2(main_a7ddrphy_bitslip20[1]),
      .D3(main_a7ddrphy_bitslip20[2]),
      .D4(main_a7ddrphy_bitslip20[3]),
      .D5(main_a7ddrphy_bitslip20[4]),
      .D6(main_a7ddrphy_bitslip20[5]),
      .D7(main_a7ddrphy_bitslip20[6]),
      .D8(main_a7ddrphy_bitslip20[7]),
      .OCE(1'd1),
      .RST((sys_rst | main_a7ddrphy_rst_storage)),
      .T1((~main_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1)),
      .TCE(1'd1),
      .OQ(main_a7ddrphy_dq_o_nodelay2),
      .TQ(main_a7ddrphy_dq_t2)
  );

  ISERDESE2 #(
      .DATA_RATE("DDR"),
      .DATA_WIDTH(4'd8),
      .INTERFACE_TYPE("NETWORKING"),
      .IOBDELAY("IFD"),
      .NUM_CE(1'd1),
      .SERDES_MODE("MASTER")
  ) ISERDESE2_2 (
      .BITSLIP(1'd0),
      .CE1(1'd1),
      .CLK(sys4x_clk),
      .CLKB((~sys4x_clk)),
      .CLKDIV(sys_clk),
      .DDLY(main_a7ddrphy_dq_i_delayed2),
      .RST((sys_rst | main_a7ddrphy_rst_storage)),
      .Q1(main_a7ddrphy_bitslip21[7]),
      .Q2(main_a7ddrphy_bitslip21[6]),
      .Q3(main_a7ddrphy_bitslip21[5]),
      .Q4(main_a7ddrphy_bitslip21[4]),
      .Q5(main_a7ddrphy_bitslip21[3]),
      .Q6(main_a7ddrphy_bitslip21[2]),
      .Q7(main_a7ddrphy_bitslip21[1]),
      .Q8(main_a7ddrphy_bitslip21[0])
  );

  IDELAYE2 #(
      .CINVCTRL_SEL("FALSE"),
      .DELAY_SRC("IDATAIN"),
      .HIGH_PERFORMANCE_MODE("TRUE"),
      .IDELAY_TYPE("VARIABLE"),
      .IDELAY_VALUE(1'd0),
      .PIPE_SEL("FALSE"),
      .REFCLK_FREQUENCY(200.0),
      .SIGNAL_PATTERN("DATA")
  ) IDELAYE2_2 (
      .C(sys_clk),
      .CE((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_rdly_dq_inc_re)),
      .IDATAIN(main_a7ddrphy_dq_i_nodelay2),
      .INC(1'd1),
      .LD(((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_rdly_dq_rst_re) | main_a7ddrphy_rst_storage)),
      .LDPIPEEN(1'd0),
      .DATAOUT(main_a7ddrphy_dq_i_delayed2)
  );

  IOBUF IOBUF_2 (
      .I (main_a7ddrphy_dq_o_nodelay2),
      .T (main_a7ddrphy_dq_t2),
      .IO(ddram_dq[2]),
      .O (main_a7ddrphy_dq_i_nodelay2)
  );

  OSERDESE2 #(
      .DATA_RATE_OQ("DDR"),
      .DATA_RATE_TQ("BUF"),
      .DATA_WIDTH(4'd8),
      .SERDES_MODE("MASTER"),
      .TRISTATE_WIDTH(1'd1)
  ) OSERDESE2_32 (
      .CLK(sys4x_clk),
      .CLKDIV(sys_clk),
      .D1(main_a7ddrphy_bitslip30[0]),
      .D2(main_a7ddrphy_bitslip30[1]),
      .D3(main_a7ddrphy_bitslip30[2]),
      .D4(main_a7ddrphy_bitslip30[3]),
      .D5(main_a7ddrphy_bitslip30[4]),
      .D6(main_a7ddrphy_bitslip30[5]),
      .D7(main_a7ddrphy_bitslip30[6]),
      .D8(main_a7ddrphy_bitslip30[7]),
      .OCE(1'd1),
      .RST((sys_rst | main_a7ddrphy_rst_storage)),
      .T1((~main_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1)),
      .TCE(1'd1),
      .OQ(main_a7ddrphy_dq_o_nodelay3),
      .TQ(main_a7ddrphy_dq_t3)
  );

  ISERDESE2 #(
      .DATA_RATE("DDR"),
      .DATA_WIDTH(4'd8),
      .INTERFACE_TYPE("NETWORKING"),
      .IOBDELAY("IFD"),
      .NUM_CE(1'd1),
      .SERDES_MODE("MASTER")
  ) ISERDESE2_3 (
      .BITSLIP(1'd0),
      .CE1(1'd1),
      .CLK(sys4x_clk),
      .CLKB((~sys4x_clk)),
      .CLKDIV(sys_clk),
      .DDLY(main_a7ddrphy_dq_i_delayed3),
      .RST((sys_rst | main_a7ddrphy_rst_storage)),
      .Q1(main_a7ddrphy_bitslip31[7]),
      .Q2(main_a7ddrphy_bitslip31[6]),
      .Q3(main_a7ddrphy_bitslip31[5]),
      .Q4(main_a7ddrphy_bitslip31[4]),
      .Q5(main_a7ddrphy_bitslip31[3]),
      .Q6(main_a7ddrphy_bitslip31[2]),
      .Q7(main_a7ddrphy_bitslip31[1]),
      .Q8(main_a7ddrphy_bitslip31[0])
  );

  IDELAYE2 #(
      .CINVCTRL_SEL("FALSE"),
      .DELAY_SRC("IDATAIN"),
      .HIGH_PERFORMANCE_MODE("TRUE"),
      .IDELAY_TYPE("VARIABLE"),
      .IDELAY_VALUE(1'd0),
      .PIPE_SEL("FALSE"),
      .REFCLK_FREQUENCY(200.0),
      .SIGNAL_PATTERN("DATA")
  ) IDELAYE2_3 (
      .C(sys_clk),
      .CE((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_rdly_dq_inc_re)),
      .IDATAIN(main_a7ddrphy_dq_i_nodelay3),
      .INC(1'd1),
      .LD(((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_rdly_dq_rst_re) | main_a7ddrphy_rst_storage)),
      .LDPIPEEN(1'd0),
      .DATAOUT(main_a7ddrphy_dq_i_delayed3)
  );

  IOBUF IOBUF_3 (
      .I (main_a7ddrphy_dq_o_nodelay3),
      .T (main_a7ddrphy_dq_t3),
      .IO(ddram_dq[3]),
      .O (main_a7ddrphy_dq_i_nodelay3)
  );

  OSERDESE2 #(
      .DATA_RATE_OQ("DDR"),
      .DATA_RATE_TQ("BUF"),
      .DATA_WIDTH(4'd8),
      .SERDES_MODE("MASTER"),
      .TRISTATE_WIDTH(1'd1)
  ) OSERDESE2_33 (
      .CLK(sys4x_clk),
      .CLKDIV(sys_clk),
      .D1(main_a7ddrphy_bitslip40[0]),
      .D2(main_a7ddrphy_bitslip40[1]),
      .D3(main_a7ddrphy_bitslip40[2]),
      .D4(main_a7ddrphy_bitslip40[3]),
      .D5(main_a7ddrphy_bitslip40[4]),
      .D6(main_a7ddrphy_bitslip40[5]),
      .D7(main_a7ddrphy_bitslip40[6]),
      .D8(main_a7ddrphy_bitslip40[7]),
      .OCE(1'd1),
      .RST((sys_rst | main_a7ddrphy_rst_storage)),
      .T1((~main_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1)),
      .TCE(1'd1),
      .OQ(main_a7ddrphy_dq_o_nodelay4),
      .TQ(main_a7ddrphy_dq_t4)
  );

  ISERDESE2 #(
      .DATA_RATE("DDR"),
      .DATA_WIDTH(4'd8),
      .INTERFACE_TYPE("NETWORKING"),
      .IOBDELAY("IFD"),
      .NUM_CE(1'd1),
      .SERDES_MODE("MASTER")
  ) ISERDESE2_4 (
      .BITSLIP(1'd0),
      .CE1(1'd1),
      .CLK(sys4x_clk),
      .CLKB((~sys4x_clk)),
      .CLKDIV(sys_clk),
      .DDLY(main_a7ddrphy_dq_i_delayed4),
      .RST((sys_rst | main_a7ddrphy_rst_storage)),
      .Q1(main_a7ddrphy_bitslip41[7]),
      .Q2(main_a7ddrphy_bitslip41[6]),
      .Q3(main_a7ddrphy_bitslip41[5]),
      .Q4(main_a7ddrphy_bitslip41[4]),
      .Q5(main_a7ddrphy_bitslip41[3]),
      .Q6(main_a7ddrphy_bitslip41[2]),
      .Q7(main_a7ddrphy_bitslip41[1]),
      .Q8(main_a7ddrphy_bitslip41[0])
  );

  IDELAYE2 #(
      .CINVCTRL_SEL("FALSE"),
      .DELAY_SRC("IDATAIN"),
      .HIGH_PERFORMANCE_MODE("TRUE"),
      .IDELAY_TYPE("VARIABLE"),
      .IDELAY_VALUE(1'd0),
      .PIPE_SEL("FALSE"),
      .REFCLK_FREQUENCY(200.0),
      .SIGNAL_PATTERN("DATA")
  ) IDELAYE2_4 (
      .C(sys_clk),
      .CE((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_rdly_dq_inc_re)),
      .IDATAIN(main_a7ddrphy_dq_i_nodelay4),
      .INC(1'd1),
      .LD(((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_rdly_dq_rst_re) | main_a7ddrphy_rst_storage)),
      .LDPIPEEN(1'd0),
      .DATAOUT(main_a7ddrphy_dq_i_delayed4)
  );

  IOBUF IOBUF_4 (
      .I (main_a7ddrphy_dq_o_nodelay4),
      .T (main_a7ddrphy_dq_t4),
      .IO(ddram_dq[4]),
      .O (main_a7ddrphy_dq_i_nodelay4)
  );

  OSERDESE2 #(
      .DATA_RATE_OQ("DDR"),
      .DATA_RATE_TQ("BUF"),
      .DATA_WIDTH(4'd8),
      .SERDES_MODE("MASTER"),
      .TRISTATE_WIDTH(1'd1)
  ) OSERDESE2_34 (
      .CLK(sys4x_clk),
      .CLKDIV(sys_clk),
      .D1(main_a7ddrphy_bitslip50[0]),
      .D2(main_a7ddrphy_bitslip50[1]),
      .D3(main_a7ddrphy_bitslip50[2]),
      .D4(main_a7ddrphy_bitslip50[3]),
      .D5(main_a7ddrphy_bitslip50[4]),
      .D6(main_a7ddrphy_bitslip50[5]),
      .D7(main_a7ddrphy_bitslip50[6]),
      .D8(main_a7ddrphy_bitslip50[7]),
      .OCE(1'd1),
      .RST((sys_rst | main_a7ddrphy_rst_storage)),
      .T1((~main_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1)),
      .TCE(1'd1),
      .OQ(main_a7ddrphy_dq_o_nodelay5),
      .TQ(main_a7ddrphy_dq_t5)
  );

  ISERDESE2 #(
      .DATA_RATE("DDR"),
      .DATA_WIDTH(4'd8),
      .INTERFACE_TYPE("NETWORKING"),
      .IOBDELAY("IFD"),
      .NUM_CE(1'd1),
      .SERDES_MODE("MASTER")
  ) ISERDESE2_5 (
      .BITSLIP(1'd0),
      .CE1(1'd1),
      .CLK(sys4x_clk),
      .CLKB((~sys4x_clk)),
      .CLKDIV(sys_clk),
      .DDLY(main_a7ddrphy_dq_i_delayed5),
      .RST((sys_rst | main_a7ddrphy_rst_storage)),
      .Q1(main_a7ddrphy_bitslip51[7]),
      .Q2(main_a7ddrphy_bitslip51[6]),
      .Q3(main_a7ddrphy_bitslip51[5]),
      .Q4(main_a7ddrphy_bitslip51[4]),
      .Q5(main_a7ddrphy_bitslip51[3]),
      .Q6(main_a7ddrphy_bitslip51[2]),
      .Q7(main_a7ddrphy_bitslip51[1]),
      .Q8(main_a7ddrphy_bitslip51[0])
  );

  IDELAYE2 #(
      .CINVCTRL_SEL("FALSE"),
      .DELAY_SRC("IDATAIN"),
      .HIGH_PERFORMANCE_MODE("TRUE"),
      .IDELAY_TYPE("VARIABLE"),
      .IDELAY_VALUE(1'd0),
      .PIPE_SEL("FALSE"),
      .REFCLK_FREQUENCY(200.0),
      .SIGNAL_PATTERN("DATA")
  ) IDELAYE2_5 (
      .C(sys_clk),
      .CE((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_rdly_dq_inc_re)),
      .IDATAIN(main_a7ddrphy_dq_i_nodelay5),
      .INC(1'd1),
      .LD(((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_rdly_dq_rst_re) | main_a7ddrphy_rst_storage)),
      .LDPIPEEN(1'd0),
      .DATAOUT(main_a7ddrphy_dq_i_delayed5)
  );

  IOBUF IOBUF_5 (
      .I (main_a7ddrphy_dq_o_nodelay5),
      .T (main_a7ddrphy_dq_t5),
      .IO(ddram_dq[5]),
      .O (main_a7ddrphy_dq_i_nodelay5)
  );

  OSERDESE2 #(
      .DATA_RATE_OQ("DDR"),
      .DATA_RATE_TQ("BUF"),
      .DATA_WIDTH(4'd8),
      .SERDES_MODE("MASTER"),
      .TRISTATE_WIDTH(1'd1)
  ) OSERDESE2_35 (
      .CLK(sys4x_clk),
      .CLKDIV(sys_clk),
      .D1(main_a7ddrphy_bitslip60[0]),
      .D2(main_a7ddrphy_bitslip60[1]),
      .D3(main_a7ddrphy_bitslip60[2]),
      .D4(main_a7ddrphy_bitslip60[3]),
      .D5(main_a7ddrphy_bitslip60[4]),
      .D6(main_a7ddrphy_bitslip60[5]),
      .D7(main_a7ddrphy_bitslip60[6]),
      .D8(main_a7ddrphy_bitslip60[7]),
      .OCE(1'd1),
      .RST((sys_rst | main_a7ddrphy_rst_storage)),
      .T1((~main_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1)),
      .TCE(1'd1),
      .OQ(main_a7ddrphy_dq_o_nodelay6),
      .TQ(main_a7ddrphy_dq_t6)
  );

  ISERDESE2 #(
      .DATA_RATE("DDR"),
      .DATA_WIDTH(4'd8),
      .INTERFACE_TYPE("NETWORKING"),
      .IOBDELAY("IFD"),
      .NUM_CE(1'd1),
      .SERDES_MODE("MASTER")
  ) ISERDESE2_6 (
      .BITSLIP(1'd0),
      .CE1(1'd1),
      .CLK(sys4x_clk),
      .CLKB((~sys4x_clk)),
      .CLKDIV(sys_clk),
      .DDLY(main_a7ddrphy_dq_i_delayed6),
      .RST((sys_rst | main_a7ddrphy_rst_storage)),
      .Q1(main_a7ddrphy_bitslip61[7]),
      .Q2(main_a7ddrphy_bitslip61[6]),
      .Q3(main_a7ddrphy_bitslip61[5]),
      .Q4(main_a7ddrphy_bitslip61[4]),
      .Q5(main_a7ddrphy_bitslip61[3]),
      .Q6(main_a7ddrphy_bitslip61[2]),
      .Q7(main_a7ddrphy_bitslip61[1]),
      .Q8(main_a7ddrphy_bitslip61[0])
  );

  IDELAYE2 #(
      .CINVCTRL_SEL("FALSE"),
      .DELAY_SRC("IDATAIN"),
      .HIGH_PERFORMANCE_MODE("TRUE"),
      .IDELAY_TYPE("VARIABLE"),
      .IDELAY_VALUE(1'd0),
      .PIPE_SEL("FALSE"),
      .REFCLK_FREQUENCY(200.0),
      .SIGNAL_PATTERN("DATA")
  ) IDELAYE2_6 (
      .C(sys_clk),
      .CE((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_rdly_dq_inc_re)),
      .IDATAIN(main_a7ddrphy_dq_i_nodelay6),
      .INC(1'd1),
      .LD(((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_rdly_dq_rst_re) | main_a7ddrphy_rst_storage)),
      .LDPIPEEN(1'd0),
      .DATAOUT(main_a7ddrphy_dq_i_delayed6)
  );

  IOBUF IOBUF_6 (
      .I (main_a7ddrphy_dq_o_nodelay6),
      .T (main_a7ddrphy_dq_t6),
      .IO(ddram_dq[6]),
      .O (main_a7ddrphy_dq_i_nodelay6)
  );

  OSERDESE2 #(
      .DATA_RATE_OQ("DDR"),
      .DATA_RATE_TQ("BUF"),
      .DATA_WIDTH(4'd8),
      .SERDES_MODE("MASTER"),
      .TRISTATE_WIDTH(1'd1)
  ) OSERDESE2_36 (
      .CLK(sys4x_clk),
      .CLKDIV(sys_clk),
      .D1(main_a7ddrphy_bitslip70[0]),
      .D2(main_a7ddrphy_bitslip70[1]),
      .D3(main_a7ddrphy_bitslip70[2]),
      .D4(main_a7ddrphy_bitslip70[3]),
      .D5(main_a7ddrphy_bitslip70[4]),
      .D6(main_a7ddrphy_bitslip70[5]),
      .D7(main_a7ddrphy_bitslip70[6]),
      .D8(main_a7ddrphy_bitslip70[7]),
      .OCE(1'd1),
      .RST((sys_rst | main_a7ddrphy_rst_storage)),
      .T1((~main_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1)),
      .TCE(1'd1),
      .OQ(main_a7ddrphy_dq_o_nodelay7),
      .TQ(main_a7ddrphy_dq_t7)
  );

  ISERDESE2 #(
      .DATA_RATE("DDR"),
      .DATA_WIDTH(4'd8),
      .INTERFACE_TYPE("NETWORKING"),
      .IOBDELAY("IFD"),
      .NUM_CE(1'd1),
      .SERDES_MODE("MASTER")
  ) ISERDESE2_7 (
      .BITSLIP(1'd0),
      .CE1(1'd1),
      .CLK(sys4x_clk),
      .CLKB((~sys4x_clk)),
      .CLKDIV(sys_clk),
      .DDLY(main_a7ddrphy_dq_i_delayed7),
      .RST((sys_rst | main_a7ddrphy_rst_storage)),
      .Q1(main_a7ddrphy_bitslip71[7]),
      .Q2(main_a7ddrphy_bitslip71[6]),
      .Q3(main_a7ddrphy_bitslip71[5]),
      .Q4(main_a7ddrphy_bitslip71[4]),
      .Q5(main_a7ddrphy_bitslip71[3]),
      .Q6(main_a7ddrphy_bitslip71[2]),
      .Q7(main_a7ddrphy_bitslip71[1]),
      .Q8(main_a7ddrphy_bitslip71[0])
  );

  IDELAYE2 #(
      .CINVCTRL_SEL("FALSE"),
      .DELAY_SRC("IDATAIN"),
      .HIGH_PERFORMANCE_MODE("TRUE"),
      .IDELAY_TYPE("VARIABLE"),
      .IDELAY_VALUE(1'd0),
      .PIPE_SEL("FALSE"),
      .REFCLK_FREQUENCY(200.0),
      .SIGNAL_PATTERN("DATA")
  ) IDELAYE2_7 (
      .C(sys_clk),
      .CE((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_rdly_dq_inc_re)),
      .IDATAIN(main_a7ddrphy_dq_i_nodelay7),
      .INC(1'd1),
      .LD(((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_rdly_dq_rst_re) | main_a7ddrphy_rst_storage)),
      .LDPIPEEN(1'd0),
      .DATAOUT(main_a7ddrphy_dq_i_delayed7)
  );

  IOBUF IOBUF_7 (
      .I (main_a7ddrphy_dq_o_nodelay7),
      .T (main_a7ddrphy_dq_t7),
      .IO(ddram_dq[7]),
      .O (main_a7ddrphy_dq_i_nodelay7)
  );

  OSERDESE2 #(
      .DATA_RATE_OQ("DDR"),
      .DATA_RATE_TQ("BUF"),
      .DATA_WIDTH(4'd8),
      .SERDES_MODE("MASTER"),
      .TRISTATE_WIDTH(1'd1)
  ) OSERDESE2_37 (
      .CLK(sys4x_clk),
      .CLKDIV(sys_clk),
      .D1(main_a7ddrphy_bitslip80[0]),
      .D2(main_a7ddrphy_bitslip80[1]),
      .D3(main_a7ddrphy_bitslip80[2]),
      .D4(main_a7ddrphy_bitslip80[3]),
      .D5(main_a7ddrphy_bitslip80[4]),
      .D6(main_a7ddrphy_bitslip80[5]),
      .D7(main_a7ddrphy_bitslip80[6]),
      .D8(main_a7ddrphy_bitslip80[7]),
      .OCE(1'd1),
      .RST((sys_rst | main_a7ddrphy_rst_storage)),
      .T1((~main_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1)),
      .TCE(1'd1),
      .OQ(main_a7ddrphy_dq_o_nodelay8),
      .TQ(main_a7ddrphy_dq_t8)
  );

  ISERDESE2 #(
      .DATA_RATE("DDR"),
      .DATA_WIDTH(4'd8),
      .INTERFACE_TYPE("NETWORKING"),
      .IOBDELAY("IFD"),
      .NUM_CE(1'd1),
      .SERDES_MODE("MASTER")
  ) ISERDESE2_8 (
      .BITSLIP(1'd0),
      .CE1(1'd1),
      .CLK(sys4x_clk),
      .CLKB((~sys4x_clk)),
      .CLKDIV(sys_clk),
      .DDLY(main_a7ddrphy_dq_i_delayed8),
      .RST((sys_rst | main_a7ddrphy_rst_storage)),
      .Q1(main_a7ddrphy_bitslip81[7]),
      .Q2(main_a7ddrphy_bitslip81[6]),
      .Q3(main_a7ddrphy_bitslip81[5]),
      .Q4(main_a7ddrphy_bitslip81[4]),
      .Q5(main_a7ddrphy_bitslip81[3]),
      .Q6(main_a7ddrphy_bitslip81[2]),
      .Q7(main_a7ddrphy_bitslip81[1]),
      .Q8(main_a7ddrphy_bitslip81[0])
  );

  IDELAYE2 #(
      .CINVCTRL_SEL("FALSE"),
      .DELAY_SRC("IDATAIN"),
      .HIGH_PERFORMANCE_MODE("TRUE"),
      .IDELAY_TYPE("VARIABLE"),
      .IDELAY_VALUE(1'd0),
      .PIPE_SEL("FALSE"),
      .REFCLK_FREQUENCY(200.0),
      .SIGNAL_PATTERN("DATA")
  ) IDELAYE2_8 (
      .C(sys_clk),
      .CE((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_rdly_dq_inc_re)),
      .IDATAIN(main_a7ddrphy_dq_i_nodelay8),
      .INC(1'd1),
      .LD(((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_rdly_dq_rst_re) | main_a7ddrphy_rst_storage)),
      .LDPIPEEN(1'd0),
      .DATAOUT(main_a7ddrphy_dq_i_delayed8)
  );

  IOBUF IOBUF_8 (
      .I (main_a7ddrphy_dq_o_nodelay8),
      .T (main_a7ddrphy_dq_t8),
      .IO(ddram_dq[8]),
      .O (main_a7ddrphy_dq_i_nodelay8)
  );

  OSERDESE2 #(
      .DATA_RATE_OQ("DDR"),
      .DATA_RATE_TQ("BUF"),
      .DATA_WIDTH(4'd8),
      .SERDES_MODE("MASTER"),
      .TRISTATE_WIDTH(1'd1)
  ) OSERDESE2_38 (
      .CLK(sys4x_clk),
      .CLKDIV(sys_clk),
      .D1(main_a7ddrphy_bitslip90[0]),
      .D2(main_a7ddrphy_bitslip90[1]),
      .D3(main_a7ddrphy_bitslip90[2]),
      .D4(main_a7ddrphy_bitslip90[3]),
      .D5(main_a7ddrphy_bitslip90[4]),
      .D6(main_a7ddrphy_bitslip90[5]),
      .D7(main_a7ddrphy_bitslip90[6]),
      .D8(main_a7ddrphy_bitslip90[7]),
      .OCE(1'd1),
      .RST((sys_rst | main_a7ddrphy_rst_storage)),
      .T1((~main_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1)),
      .TCE(1'd1),
      .OQ(main_a7ddrphy_dq_o_nodelay9),
      .TQ(main_a7ddrphy_dq_t9)
  );

  ISERDESE2 #(
      .DATA_RATE("DDR"),
      .DATA_WIDTH(4'd8),
      .INTERFACE_TYPE("NETWORKING"),
      .IOBDELAY("IFD"),
      .NUM_CE(1'd1),
      .SERDES_MODE("MASTER")
  ) ISERDESE2_9 (
      .BITSLIP(1'd0),
      .CE1(1'd1),
      .CLK(sys4x_clk),
      .CLKB((~sys4x_clk)),
      .CLKDIV(sys_clk),
      .DDLY(main_a7ddrphy_dq_i_delayed9),
      .RST((sys_rst | main_a7ddrphy_rst_storage)),
      .Q1(main_a7ddrphy_bitslip91[7]),
      .Q2(main_a7ddrphy_bitslip91[6]),
      .Q3(main_a7ddrphy_bitslip91[5]),
      .Q4(main_a7ddrphy_bitslip91[4]),
      .Q5(main_a7ddrphy_bitslip91[3]),
      .Q6(main_a7ddrphy_bitslip91[2]),
      .Q7(main_a7ddrphy_bitslip91[1]),
      .Q8(main_a7ddrphy_bitslip91[0])
  );

  IDELAYE2 #(
      .CINVCTRL_SEL("FALSE"),
      .DELAY_SRC("IDATAIN"),
      .HIGH_PERFORMANCE_MODE("TRUE"),
      .IDELAY_TYPE("VARIABLE"),
      .IDELAY_VALUE(1'd0),
      .PIPE_SEL("FALSE"),
      .REFCLK_FREQUENCY(200.0),
      .SIGNAL_PATTERN("DATA")
  ) IDELAYE2_9 (
      .C(sys_clk),
      .CE((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_rdly_dq_inc_re)),
      .IDATAIN(main_a7ddrphy_dq_i_nodelay9),
      .INC(1'd1),
      .LD(((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_rdly_dq_rst_re) | main_a7ddrphy_rst_storage)),
      .LDPIPEEN(1'd0),
      .DATAOUT(main_a7ddrphy_dq_i_delayed9)
  );

  IOBUF IOBUF_9 (
      .I (main_a7ddrphy_dq_o_nodelay9),
      .T (main_a7ddrphy_dq_t9),
      .IO(ddram_dq[9]),
      .O (main_a7ddrphy_dq_i_nodelay9)
  );

  OSERDESE2 #(
      .DATA_RATE_OQ("DDR"),
      .DATA_RATE_TQ("BUF"),
      .DATA_WIDTH(4'd8),
      .SERDES_MODE("MASTER"),
      .TRISTATE_WIDTH(1'd1)
  ) OSERDESE2_39 (
      .CLK(sys4x_clk),
      .CLKDIV(sys_clk),
      .D1(main_a7ddrphy_bitslip100[0]),
      .D2(main_a7ddrphy_bitslip100[1]),
      .D3(main_a7ddrphy_bitslip100[2]),
      .D4(main_a7ddrphy_bitslip100[3]),
      .D5(main_a7ddrphy_bitslip100[4]),
      .D6(main_a7ddrphy_bitslip100[5]),
      .D7(main_a7ddrphy_bitslip100[6]),
      .D8(main_a7ddrphy_bitslip100[7]),
      .OCE(1'd1),
      .RST((sys_rst | main_a7ddrphy_rst_storage)),
      .T1((~main_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1)),
      .TCE(1'd1),
      .OQ(main_a7ddrphy_dq_o_nodelay10),
      .TQ(main_a7ddrphy_dq_t10)
  );

  ISERDESE2 #(
      .DATA_RATE("DDR"),
      .DATA_WIDTH(4'd8),
      .INTERFACE_TYPE("NETWORKING"),
      .IOBDELAY("IFD"),
      .NUM_CE(1'd1),
      .SERDES_MODE("MASTER")
  ) ISERDESE2_10 (
      .BITSLIP(1'd0),
      .CE1(1'd1),
      .CLK(sys4x_clk),
      .CLKB((~sys4x_clk)),
      .CLKDIV(sys_clk),
      .DDLY(main_a7ddrphy_dq_i_delayed10),
      .RST((sys_rst | main_a7ddrphy_rst_storage)),
      .Q1(main_a7ddrphy_bitslip101[7]),
      .Q2(main_a7ddrphy_bitslip101[6]),
      .Q3(main_a7ddrphy_bitslip101[5]),
      .Q4(main_a7ddrphy_bitslip101[4]),
      .Q5(main_a7ddrphy_bitslip101[3]),
      .Q6(main_a7ddrphy_bitslip101[2]),
      .Q7(main_a7ddrphy_bitslip101[1]),
      .Q8(main_a7ddrphy_bitslip101[0])
  );

  IDELAYE2 #(
      .CINVCTRL_SEL("FALSE"),
      .DELAY_SRC("IDATAIN"),
      .HIGH_PERFORMANCE_MODE("TRUE"),
      .IDELAY_TYPE("VARIABLE"),
      .IDELAY_VALUE(1'd0),
      .PIPE_SEL("FALSE"),
      .REFCLK_FREQUENCY(200.0),
      .SIGNAL_PATTERN("DATA")
  ) IDELAYE2_10 (
      .C(sys_clk),
      .CE((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_rdly_dq_inc_re)),
      .IDATAIN(main_a7ddrphy_dq_i_nodelay10),
      .INC(1'd1),
      .LD(((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_rdly_dq_rst_re) | main_a7ddrphy_rst_storage)),
      .LDPIPEEN(1'd0),
      .DATAOUT(main_a7ddrphy_dq_i_delayed10)
  );

  IOBUF IOBUF_10 (
      .I (main_a7ddrphy_dq_o_nodelay10),
      .T (main_a7ddrphy_dq_t10),
      .IO(ddram_dq[10]),
      .O (main_a7ddrphy_dq_i_nodelay10)
  );

  OSERDESE2 #(
      .DATA_RATE_OQ("DDR"),
      .DATA_RATE_TQ("BUF"),
      .DATA_WIDTH(4'd8),
      .SERDES_MODE("MASTER"),
      .TRISTATE_WIDTH(1'd1)
  ) OSERDESE2_40 (
      .CLK(sys4x_clk),
      .CLKDIV(sys_clk),
      .D1(main_a7ddrphy_bitslip110[0]),
      .D2(main_a7ddrphy_bitslip110[1]),
      .D3(main_a7ddrphy_bitslip110[2]),
      .D4(main_a7ddrphy_bitslip110[3]),
      .D5(main_a7ddrphy_bitslip110[4]),
      .D6(main_a7ddrphy_bitslip110[5]),
      .D7(main_a7ddrphy_bitslip110[6]),
      .D8(main_a7ddrphy_bitslip110[7]),
      .OCE(1'd1),
      .RST((sys_rst | main_a7ddrphy_rst_storage)),
      .T1((~main_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1)),
      .TCE(1'd1),
      .OQ(main_a7ddrphy_dq_o_nodelay11),
      .TQ(main_a7ddrphy_dq_t11)
  );

  ISERDESE2 #(
      .DATA_RATE("DDR"),
      .DATA_WIDTH(4'd8),
      .INTERFACE_TYPE("NETWORKING"),
      .IOBDELAY("IFD"),
      .NUM_CE(1'd1),
      .SERDES_MODE("MASTER")
  ) ISERDESE2_11 (
      .BITSLIP(1'd0),
      .CE1(1'd1),
      .CLK(sys4x_clk),
      .CLKB((~sys4x_clk)),
      .CLKDIV(sys_clk),
      .DDLY(main_a7ddrphy_dq_i_delayed11),
      .RST((sys_rst | main_a7ddrphy_rst_storage)),
      .Q1(main_a7ddrphy_bitslip111[7]),
      .Q2(main_a7ddrphy_bitslip111[6]),
      .Q3(main_a7ddrphy_bitslip111[5]),
      .Q4(main_a7ddrphy_bitslip111[4]),
      .Q5(main_a7ddrphy_bitslip111[3]),
      .Q6(main_a7ddrphy_bitslip111[2]),
      .Q7(main_a7ddrphy_bitslip111[1]),
      .Q8(main_a7ddrphy_bitslip111[0])
  );

  IDELAYE2 #(
      .CINVCTRL_SEL("FALSE"),
      .DELAY_SRC("IDATAIN"),
      .HIGH_PERFORMANCE_MODE("TRUE"),
      .IDELAY_TYPE("VARIABLE"),
      .IDELAY_VALUE(1'd0),
      .PIPE_SEL("FALSE"),
      .REFCLK_FREQUENCY(200.0),
      .SIGNAL_PATTERN("DATA")
  ) IDELAYE2_11 (
      .C(sys_clk),
      .CE((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_rdly_dq_inc_re)),
      .IDATAIN(main_a7ddrphy_dq_i_nodelay11),
      .INC(1'd1),
      .LD(((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_rdly_dq_rst_re) | main_a7ddrphy_rst_storage)),
      .LDPIPEEN(1'd0),
      .DATAOUT(main_a7ddrphy_dq_i_delayed11)
  );

  IOBUF IOBUF_11 (
      .I (main_a7ddrphy_dq_o_nodelay11),
      .T (main_a7ddrphy_dq_t11),
      .IO(ddram_dq[11]),
      .O (main_a7ddrphy_dq_i_nodelay11)
  );

  OSERDESE2 #(
      .DATA_RATE_OQ("DDR"),
      .DATA_RATE_TQ("BUF"),
      .DATA_WIDTH(4'd8),
      .SERDES_MODE("MASTER"),
      .TRISTATE_WIDTH(1'd1)
  ) OSERDESE2_41 (
      .CLK(sys4x_clk),
      .CLKDIV(sys_clk),
      .D1(main_a7ddrphy_bitslip120[0]),
      .D2(main_a7ddrphy_bitslip120[1]),
      .D3(main_a7ddrphy_bitslip120[2]),
      .D4(main_a7ddrphy_bitslip120[3]),
      .D5(main_a7ddrphy_bitslip120[4]),
      .D6(main_a7ddrphy_bitslip120[5]),
      .D7(main_a7ddrphy_bitslip120[6]),
      .D8(main_a7ddrphy_bitslip120[7]),
      .OCE(1'd1),
      .RST((sys_rst | main_a7ddrphy_rst_storage)),
      .T1((~main_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1)),
      .TCE(1'd1),
      .OQ(main_a7ddrphy_dq_o_nodelay12),
      .TQ(main_a7ddrphy_dq_t12)
  );

  ISERDESE2 #(
      .DATA_RATE("DDR"),
      .DATA_WIDTH(4'd8),
      .INTERFACE_TYPE("NETWORKING"),
      .IOBDELAY("IFD"),
      .NUM_CE(1'd1),
      .SERDES_MODE("MASTER")
  ) ISERDESE2_12 (
      .BITSLIP(1'd0),
      .CE1(1'd1),
      .CLK(sys4x_clk),
      .CLKB((~sys4x_clk)),
      .CLKDIV(sys_clk),
      .DDLY(main_a7ddrphy_dq_i_delayed12),
      .RST((sys_rst | main_a7ddrphy_rst_storage)),
      .Q1(main_a7ddrphy_bitslip121[7]),
      .Q2(main_a7ddrphy_bitslip121[6]),
      .Q3(main_a7ddrphy_bitslip121[5]),
      .Q4(main_a7ddrphy_bitslip121[4]),
      .Q5(main_a7ddrphy_bitslip121[3]),
      .Q6(main_a7ddrphy_bitslip121[2]),
      .Q7(main_a7ddrphy_bitslip121[1]),
      .Q8(main_a7ddrphy_bitslip121[0])
  );

  IDELAYE2 #(
      .CINVCTRL_SEL("FALSE"),
      .DELAY_SRC("IDATAIN"),
      .HIGH_PERFORMANCE_MODE("TRUE"),
      .IDELAY_TYPE("VARIABLE"),
      .IDELAY_VALUE(1'd0),
      .PIPE_SEL("FALSE"),
      .REFCLK_FREQUENCY(200.0),
      .SIGNAL_PATTERN("DATA")
  ) IDELAYE2_12 (
      .C(sys_clk),
      .CE((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_rdly_dq_inc_re)),
      .IDATAIN(main_a7ddrphy_dq_i_nodelay12),
      .INC(1'd1),
      .LD(((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_rdly_dq_rst_re) | main_a7ddrphy_rst_storage)),
      .LDPIPEEN(1'd0),
      .DATAOUT(main_a7ddrphy_dq_i_delayed12)
  );

  IOBUF IOBUF_12 (
      .I (main_a7ddrphy_dq_o_nodelay12),
      .T (main_a7ddrphy_dq_t12),
      .IO(ddram_dq[12]),
      .O (main_a7ddrphy_dq_i_nodelay12)
  );

  OSERDESE2 #(
      .DATA_RATE_OQ("DDR"),
      .DATA_RATE_TQ("BUF"),
      .DATA_WIDTH(4'd8),
      .SERDES_MODE("MASTER"),
      .TRISTATE_WIDTH(1'd1)
  ) OSERDESE2_42 (
      .CLK(sys4x_clk),
      .CLKDIV(sys_clk),
      .D1(main_a7ddrphy_bitslip130[0]),
      .D2(main_a7ddrphy_bitslip130[1]),
      .D3(main_a7ddrphy_bitslip130[2]),
      .D4(main_a7ddrphy_bitslip130[3]),
      .D5(main_a7ddrphy_bitslip130[4]),
      .D6(main_a7ddrphy_bitslip130[5]),
      .D7(main_a7ddrphy_bitslip130[6]),
      .D8(main_a7ddrphy_bitslip130[7]),
      .OCE(1'd1),
      .RST((sys_rst | main_a7ddrphy_rst_storage)),
      .T1((~main_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1)),
      .TCE(1'd1),
      .OQ(main_a7ddrphy_dq_o_nodelay13),
      .TQ(main_a7ddrphy_dq_t13)
  );

  ISERDESE2 #(
      .DATA_RATE("DDR"),
      .DATA_WIDTH(4'd8),
      .INTERFACE_TYPE("NETWORKING"),
      .IOBDELAY("IFD"),
      .NUM_CE(1'd1),
      .SERDES_MODE("MASTER")
  ) ISERDESE2_13 (
      .BITSLIP(1'd0),
      .CE1(1'd1),
      .CLK(sys4x_clk),
      .CLKB((~sys4x_clk)),
      .CLKDIV(sys_clk),
      .DDLY(main_a7ddrphy_dq_i_delayed13),
      .RST((sys_rst | main_a7ddrphy_rst_storage)),
      .Q1(main_a7ddrphy_bitslip131[7]),
      .Q2(main_a7ddrphy_bitslip131[6]),
      .Q3(main_a7ddrphy_bitslip131[5]),
      .Q4(main_a7ddrphy_bitslip131[4]),
      .Q5(main_a7ddrphy_bitslip131[3]),
      .Q6(main_a7ddrphy_bitslip131[2]),
      .Q7(main_a7ddrphy_bitslip131[1]),
      .Q8(main_a7ddrphy_bitslip131[0])
  );

  IDELAYE2 #(
      .CINVCTRL_SEL("FALSE"),
      .DELAY_SRC("IDATAIN"),
      .HIGH_PERFORMANCE_MODE("TRUE"),
      .IDELAY_TYPE("VARIABLE"),
      .IDELAY_VALUE(1'd0),
      .PIPE_SEL("FALSE"),
      .REFCLK_FREQUENCY(200.0),
      .SIGNAL_PATTERN("DATA")
  ) IDELAYE2_13 (
      .C(sys_clk),
      .CE((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_rdly_dq_inc_re)),
      .IDATAIN(main_a7ddrphy_dq_i_nodelay13),
      .INC(1'd1),
      .LD(((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_rdly_dq_rst_re) | main_a7ddrphy_rst_storage)),
      .LDPIPEEN(1'd0),
      .DATAOUT(main_a7ddrphy_dq_i_delayed13)
  );

  IOBUF IOBUF_13 (
      .I (main_a7ddrphy_dq_o_nodelay13),
      .T (main_a7ddrphy_dq_t13),
      .IO(ddram_dq[13]),
      .O (main_a7ddrphy_dq_i_nodelay13)
  );

  OSERDESE2 #(
      .DATA_RATE_OQ("DDR"),
      .DATA_RATE_TQ("BUF"),
      .DATA_WIDTH(4'd8),
      .SERDES_MODE("MASTER"),
      .TRISTATE_WIDTH(1'd1)
  ) OSERDESE2_43 (
      .CLK(sys4x_clk),
      .CLKDIV(sys_clk),
      .D1(main_a7ddrphy_bitslip140[0]),
      .D2(main_a7ddrphy_bitslip140[1]),
      .D3(main_a7ddrphy_bitslip140[2]),
      .D4(main_a7ddrphy_bitslip140[3]),
      .D5(main_a7ddrphy_bitslip140[4]),
      .D6(main_a7ddrphy_bitslip140[5]),
      .D7(main_a7ddrphy_bitslip140[6]),
      .D8(main_a7ddrphy_bitslip140[7]),
      .OCE(1'd1),
      .RST((sys_rst | main_a7ddrphy_rst_storage)),
      .T1((~main_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1)),
      .TCE(1'd1),
      .OQ(main_a7ddrphy_dq_o_nodelay14),
      .TQ(main_a7ddrphy_dq_t14)
  );

  ISERDESE2 #(
      .DATA_RATE("DDR"),
      .DATA_WIDTH(4'd8),
      .INTERFACE_TYPE("NETWORKING"),
      .IOBDELAY("IFD"),
      .NUM_CE(1'd1),
      .SERDES_MODE("MASTER")
  ) ISERDESE2_14 (
      .BITSLIP(1'd0),
      .CE1(1'd1),
      .CLK(sys4x_clk),
      .CLKB((~sys4x_clk)),
      .CLKDIV(sys_clk),
      .DDLY(main_a7ddrphy_dq_i_delayed14),
      .RST((sys_rst | main_a7ddrphy_rst_storage)),
      .Q1(main_a7ddrphy_bitslip141[7]),
      .Q2(main_a7ddrphy_bitslip141[6]),
      .Q3(main_a7ddrphy_bitslip141[5]),
      .Q4(main_a7ddrphy_bitslip141[4]),
      .Q5(main_a7ddrphy_bitslip141[3]),
      .Q6(main_a7ddrphy_bitslip141[2]),
      .Q7(main_a7ddrphy_bitslip141[1]),
      .Q8(main_a7ddrphy_bitslip141[0])
  );

  IDELAYE2 #(
      .CINVCTRL_SEL("FALSE"),
      .DELAY_SRC("IDATAIN"),
      .HIGH_PERFORMANCE_MODE("TRUE"),
      .IDELAY_TYPE("VARIABLE"),
      .IDELAY_VALUE(1'd0),
      .PIPE_SEL("FALSE"),
      .REFCLK_FREQUENCY(200.0),
      .SIGNAL_PATTERN("DATA")
  ) IDELAYE2_14 (
      .C(sys_clk),
      .CE((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_rdly_dq_inc_re)),
      .IDATAIN(main_a7ddrphy_dq_i_nodelay14),
      .INC(1'd1),
      .LD(((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_rdly_dq_rst_re) | main_a7ddrphy_rst_storage)),
      .LDPIPEEN(1'd0),
      .DATAOUT(main_a7ddrphy_dq_i_delayed14)
  );

  IOBUF IOBUF_14 (
      .I (main_a7ddrphy_dq_o_nodelay14),
      .T (main_a7ddrphy_dq_t14),
      .IO(ddram_dq[14]),
      .O (main_a7ddrphy_dq_i_nodelay14)
  );

  OSERDESE2 #(
      .DATA_RATE_OQ("DDR"),
      .DATA_RATE_TQ("BUF"),
      .DATA_WIDTH(4'd8),
      .SERDES_MODE("MASTER"),
      .TRISTATE_WIDTH(1'd1)
  ) OSERDESE2_44 (
      .CLK(sys4x_clk),
      .CLKDIV(sys_clk),
      .D1(main_a7ddrphy_bitslip150[0]),
      .D2(main_a7ddrphy_bitslip150[1]),
      .D3(main_a7ddrphy_bitslip150[2]),
      .D4(main_a7ddrphy_bitslip150[3]),
      .D5(main_a7ddrphy_bitslip150[4]),
      .D6(main_a7ddrphy_bitslip150[5]),
      .D7(main_a7ddrphy_bitslip150[6]),
      .D8(main_a7ddrphy_bitslip150[7]),
      .OCE(1'd1),
      .RST((sys_rst | main_a7ddrphy_rst_storage)),
      .T1((~main_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1)),
      .TCE(1'd1),
      .OQ(main_a7ddrphy_dq_o_nodelay15),
      .TQ(main_a7ddrphy_dq_t15)
  );

  ISERDESE2 #(
      .DATA_RATE("DDR"),
      .DATA_WIDTH(4'd8),
      .INTERFACE_TYPE("NETWORKING"),
      .IOBDELAY("IFD"),
      .NUM_CE(1'd1),
      .SERDES_MODE("MASTER")
  ) ISERDESE2_15 (
      .BITSLIP(1'd0),
      .CE1(1'd1),
      .CLK(sys4x_clk),
      .CLKB((~sys4x_clk)),
      .CLKDIV(sys_clk),
      .DDLY(main_a7ddrphy_dq_i_delayed15),
      .RST((sys_rst | main_a7ddrphy_rst_storage)),
      .Q1(main_a7ddrphy_bitslip151[7]),
      .Q2(main_a7ddrphy_bitslip151[6]),
      .Q3(main_a7ddrphy_bitslip151[5]),
      .Q4(main_a7ddrphy_bitslip151[4]),
      .Q5(main_a7ddrphy_bitslip151[3]),
      .Q6(main_a7ddrphy_bitslip151[2]),
      .Q7(main_a7ddrphy_bitslip151[1]),
      .Q8(main_a7ddrphy_bitslip151[0])
  );

  IDELAYE2 #(
      .CINVCTRL_SEL("FALSE"),
      .DELAY_SRC("IDATAIN"),
      .HIGH_PERFORMANCE_MODE("TRUE"),
      .IDELAY_TYPE("VARIABLE"),
      .IDELAY_VALUE(1'd0),
      .PIPE_SEL("FALSE"),
      .REFCLK_FREQUENCY(200.0),
      .SIGNAL_PATTERN("DATA")
  ) IDELAYE2_15 (
      .C(sys_clk),
      .CE((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_rdly_dq_inc_re)),
      .IDATAIN(main_a7ddrphy_dq_i_nodelay15),
      .INC(1'd1),
      .LD(((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_rdly_dq_rst_re) | main_a7ddrphy_rst_storage)),
      .LDPIPEEN(1'd0),
      .DATAOUT(main_a7ddrphy_dq_i_delayed15)
  );

  IOBUF IOBUF_15 (
      .I (main_a7ddrphy_dq_o_nodelay15),
      .T (main_a7ddrphy_dq_t15),
      .IO(ddram_dq[15]),
      .O (main_a7ddrphy_dq_i_nodelay15)
  );

  reg [24:0] storage_2[0:7];
  reg [24:0] memdat_5;
  always @(posedge sys_clk) begin
    if (main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we)
      storage_2[main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_wrport_adr] <= main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_wrport_dat_w;
    memdat_5 <= storage_2[main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_wrport_adr];
  end

  always @(posedge sys_clk) begin
  end

  assign main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_wrport_dat_r = memdat_5;
  assign main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_rdport_dat_r = storage_2[main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_rdport_adr];

  reg [24:0] storage_3[0:7];
  reg [24:0] memdat_6;
  always @(posedge sys_clk) begin
    if (main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we)
      storage_3[main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_wrport_adr] <= main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_wrport_dat_w;
    memdat_6 <= storage_3[main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_wrport_adr];
  end

  always @(posedge sys_clk) begin
  end

  assign main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_wrport_dat_r = memdat_6;
  assign main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_rdport_dat_r = storage_3[main_soclinux_sdram_bankmachine1_cmd_buffer_lookahead_rdport_adr];

  reg [24:0] storage_4[0:7];
  reg [24:0] memdat_7;
  always @(posedge sys_clk) begin
    if (main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we)
      storage_4[main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_wrport_adr] <= main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_wrport_dat_w;
    memdat_7 <= storage_4[main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_wrport_adr];
  end

  always @(posedge sys_clk) begin
  end

  assign main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_wrport_dat_r = memdat_7;
  assign main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_rdport_dat_r = storage_4[main_soclinux_sdram_bankmachine2_cmd_buffer_lookahead_rdport_adr];

  reg [24:0] storage_5[0:7];
  reg [24:0] memdat_8;
  always @(posedge sys_clk) begin
    if (main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we)
      storage_5[main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_wrport_adr] <= main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_wrport_dat_w;
    memdat_8 <= storage_5[main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_wrport_adr];
  end

  always @(posedge sys_clk) begin
  end

  assign main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_wrport_dat_r = memdat_8;
  assign main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_rdport_dat_r = storage_5[main_soclinux_sdram_bankmachine3_cmd_buffer_lookahead_rdport_adr];

  reg [24:0] storage_6[0:7];
  reg [24:0] memdat_9;
  always @(posedge sys_clk) begin
    if (main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we)
      storage_6[main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_wrport_adr] <= main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_wrport_dat_w;
    memdat_9 <= storage_6[main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_wrport_adr];
  end

  always @(posedge sys_clk) begin
  end

  assign main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_wrport_dat_r = memdat_9;
  assign main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_rdport_dat_r = storage_6[main_soclinux_sdram_bankmachine4_cmd_buffer_lookahead_rdport_adr];

  reg [24:0] storage_7 [0:7];
  reg [24:0] memdat_10;
  always @(posedge sys_clk) begin
    if (main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we)
      storage_7[main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_wrport_adr] <= main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_wrport_dat_w;
    memdat_10 <= storage_7[main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_wrport_adr];
  end

  always @(posedge sys_clk) begin
  end

  assign main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_wrport_dat_r = memdat_10;
  assign main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_rdport_dat_r = storage_7[main_soclinux_sdram_bankmachine5_cmd_buffer_lookahead_rdport_adr];

  reg [24:0] storage_8 [0:7];
  reg [24:0] memdat_11;
  always @(posedge sys_clk) begin
    if (main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we)
      storage_8[main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_wrport_adr] <= main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_wrport_dat_w;
    memdat_11 <= storage_8[main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_wrport_adr];
  end

  always @(posedge sys_clk) begin
  end

  assign main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_wrport_dat_r = memdat_11;
  assign main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_rdport_dat_r = storage_8[main_soclinux_sdram_bankmachine6_cmd_buffer_lookahead_rdport_adr];

  reg [24:0] storage_9 [0:7];
  reg [24:0] memdat_12;
  always @(posedge sys_clk) begin
    if (main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we)
      storage_9[main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_wrport_adr] <= main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_wrport_dat_w;
    memdat_12 <= storage_9[main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_wrport_adr];
  end

  always @(posedge sys_clk) begin
  end

  assign main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_wrport_dat_r = memdat_12;
  assign main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_rdport_dat_r = storage_9[main_soclinux_sdram_bankmachine7_cmd_buffer_lookahead_rdport_adr];

  reg [23:0] tag_mem  [0:511];
  reg [ 8:0] memadr_2;
  always @(posedge sys_clk) begin
    if (main_soclinux_tag_port_we)
      tag_mem[main_soclinux_tag_port_adr] <= main_soclinux_tag_port_dat_w;
    memadr_2 <= main_soclinux_tag_port_adr;
  end

  assign main_soclinux_tag_port_dat_r = tag_mem[memadr_2];

  IBUF IBUF (
      .I(eth_clocks_rx),
      .O(main_ethphy_eth_rx_clk_ibuf)
  );

  BUFG BUFG_5 (
      .I(main_ethphy_eth_rx_clk_ibuf),
      .O(eth_rx_clk)
  );

  BUFG BUFG_6 (
      .I(main_ethphy_clkout0),
      .O(main_ethphy_clkout_buf0)
  );

  BUFG BUFG_7 (
      .I(main_ethphy_clkout1),
      .O(main_ethphy_clkout_buf1)
  );

  ODDR #(
      .DDR_CLK_EDGE("SAME_EDGE")
  ) ODDR (
      .C (eth_tx_delayed_clk),
      .CE(1'd1),
      .D1(1'd1),
      .D2(1'd0),
      .R (1'd0),
      .S (1'd0),
      .Q (main_ethphy_eth_tx_clk_obuf)
  );

  OBUF OBUF (
      .I(main_ethphy_eth_tx_clk_obuf),
      .O(eth_clocks_tx)
  );

  ODDR #(
      .DDR_CLK_EDGE("SAME_EDGE")
  ) ODDR_1 (
      .C (eth_tx_clk),
      .CE(1'd1),
      .D1(main_ethphy_sink_valid),
      .D2(main_ethphy_sink_valid),
      .R (1'd0),
      .S (1'd0),
      .Q (main_ethphy_tx_ctl_obuf)
  );

  OBUF OBUF_1 (
      .I(main_ethphy_tx_ctl_obuf),
      .O(eth_tx_ctl)
  );

  ODDR #(
      .DDR_CLK_EDGE("SAME_EDGE")
  ) ODDR_2 (
      .C (eth_tx_clk),
      .CE(1'd1),
      .D1(main_ethphy_sink_payload_data[0]),
      .D2(main_ethphy_sink_payload_data[4]),
      .R (1'd0),
      .S (1'd0),
      .Q (main_ethphy_tx_data_obuf[0])
  );

  OBUF OBUF_2 (
      .I(main_ethphy_tx_data_obuf[0]),
      .O(eth_tx_data[0])
  );

  ODDR #(
      .DDR_CLK_EDGE("SAME_EDGE")
  ) ODDR_3 (
      .C (eth_tx_clk),
      .CE(1'd1),
      .D1(main_ethphy_sink_payload_data[1]),
      .D2(main_ethphy_sink_payload_data[5]),
      .R (1'd0),
      .S (1'd0),
      .Q (main_ethphy_tx_data_obuf[1])
  );

  OBUF OBUF_3 (
      .I(main_ethphy_tx_data_obuf[1]),
      .O(eth_tx_data[1])
  );

  ODDR #(
      .DDR_CLK_EDGE("SAME_EDGE")
  ) ODDR_4 (
      .C (eth_tx_clk),
      .CE(1'd1),
      .D1(main_ethphy_sink_payload_data[2]),
      .D2(main_ethphy_sink_payload_data[6]),
      .R (1'd0),
      .S (1'd0),
      .Q (main_ethphy_tx_data_obuf[2])
  );

  OBUF OBUF_4 (
      .I(main_ethphy_tx_data_obuf[2]),
      .O(eth_tx_data[2])
  );

  ODDR #(
      .DDR_CLK_EDGE("SAME_EDGE")
  ) ODDR_5 (
      .C (eth_tx_clk),
      .CE(1'd1),
      .D1(main_ethphy_sink_payload_data[3]),
      .D2(main_ethphy_sink_payload_data[7]),
      .R (1'd0),
      .S (1'd0),
      .Q (main_ethphy_tx_data_obuf[3])
  );

  OBUF OBUF_5 (
      .I(main_ethphy_tx_data_obuf[3]),
      .O(eth_tx_data[3])
  );

  IBUF IBUF_1 (
      .I(eth_rx_ctl),
      .O(main_ethphy_liteethphyrgmiirx_rx_ctl_ibuf)
  );

  IDELAYE2 #(
      .IDELAY_TYPE ("FIXED"),
      .IDELAY_VALUE(5'd25)
  ) IDELAYE2_16 (
      .C(1'd0),
      .CE(1'd0),
      .IDATAIN(main_ethphy_liteethphyrgmiirx_rx_ctl_ibuf),
      .INC(1'd0),
      .LD(1'd0),
      .LDPIPEEN(1'd0),
      .DATAOUT(main_ethphy_liteethphyrgmiirx_rx_ctl_idelay)
  );

  IDDR #(
      .DDR_CLK_EDGE("SAME_EDGE_PIPELINED")
  ) IDDR (
      .C (eth_rx_clk),
      .CE(1'd1),
      .D (main_ethphy_liteethphyrgmiirx_rx_ctl_idelay),
      .R (1'd0),
      .S (1'd0),
      .Q1(main_ethphy_liteethphyrgmiirx_rx_ctl),
      .Q2(main_ethphy_liteethphyrgmiirx)
  );

  IBUF IBUF_2 (
      .I(eth_rx_data[0]),
      .O(main_ethphy_liteethphyrgmiirx_rx_data_ibuf[0])
  );

  IDELAYE2 #(
      .IDELAY_TYPE ("FIXED"),
      .IDELAY_VALUE(5'd25)
  ) IDELAYE2_17 (
      .C(1'd0),
      .CE(1'd0),
      .IDATAIN(main_ethphy_liteethphyrgmiirx_rx_data_ibuf[0]),
      .INC(1'd0),
      .LD(1'd0),
      .LDPIPEEN(1'd0),
      .DATAOUT(main_ethphy_liteethphyrgmiirx_rx_data_idelay[0])
  );

  IDDR #(
      .DDR_CLK_EDGE("SAME_EDGE_PIPELINED")
  ) IDDR_1 (
      .C (eth_rx_clk),
      .CE(1'd1),
      .D (main_ethphy_liteethphyrgmiirx_rx_data_idelay[0]),
      .R (1'd0),
      .S (1'd0),
      .Q1(main_ethphy_liteethphyrgmiirx_rx_data[0]),
      .Q2(main_ethphy_liteethphyrgmiirx_rx_data[4])
  );

  IBUF IBUF_3 (
      .I(eth_rx_data[1]),
      .O(main_ethphy_liteethphyrgmiirx_rx_data_ibuf[1])
  );

  IDELAYE2 #(
      .IDELAY_TYPE ("FIXED"),
      .IDELAY_VALUE(5'd25)
  ) IDELAYE2_18 (
      .C(1'd0),
      .CE(1'd0),
      .IDATAIN(main_ethphy_liteethphyrgmiirx_rx_data_ibuf[1]),
      .INC(1'd0),
      .LD(1'd0),
      .LDPIPEEN(1'd0),
      .DATAOUT(main_ethphy_liteethphyrgmiirx_rx_data_idelay[1])
  );

  IDDR #(
      .DDR_CLK_EDGE("SAME_EDGE_PIPELINED")
  ) IDDR_2 (
      .C (eth_rx_clk),
      .CE(1'd1),
      .D (main_ethphy_liteethphyrgmiirx_rx_data_idelay[1]),
      .R (1'd0),
      .S (1'd0),
      .Q1(main_ethphy_liteethphyrgmiirx_rx_data[1]),
      .Q2(main_ethphy_liteethphyrgmiirx_rx_data[5])
  );

  IBUF IBUF_4 (
      .I(eth_rx_data[2]),
      .O(main_ethphy_liteethphyrgmiirx_rx_data_ibuf[2])
  );

  IDELAYE2 #(
      .IDELAY_TYPE ("FIXED"),
      .IDELAY_VALUE(5'd25)
  ) IDELAYE2_19 (
      .C(1'd0),
      .CE(1'd0),
      .IDATAIN(main_ethphy_liteethphyrgmiirx_rx_data_ibuf[2]),
      .INC(1'd0),
      .LD(1'd0),
      .LDPIPEEN(1'd0),
      .DATAOUT(main_ethphy_liteethphyrgmiirx_rx_data_idelay[2])
  );

  IDDR #(
      .DDR_CLK_EDGE("SAME_EDGE_PIPELINED")
  ) IDDR_3 (
      .C (eth_rx_clk),
      .CE(1'd1),
      .D (main_ethphy_liteethphyrgmiirx_rx_data_idelay[2]),
      .R (1'd0),
      .S (1'd0),
      .Q1(main_ethphy_liteethphyrgmiirx_rx_data[2]),
      .Q2(main_ethphy_liteethphyrgmiirx_rx_data[6])
  );

  IBUF IBUF_5 (
      .I(eth_rx_data[3]),
      .O(main_ethphy_liteethphyrgmiirx_rx_data_ibuf[3])
  );

  IDELAYE2 #(
      .IDELAY_TYPE ("FIXED"),
      .IDELAY_VALUE(5'd25)
  ) IDELAYE2_20 (
      .C(1'd0),
      .CE(1'd0),
      .IDATAIN(main_ethphy_liteethphyrgmiirx_rx_data_ibuf[3]),
      .INC(1'd0),
      .LD(1'd0),
      .LDPIPEEN(1'd0),
      .DATAOUT(main_ethphy_liteethphyrgmiirx_rx_data_idelay[3])
  );

  IDDR #(
      .DDR_CLK_EDGE("SAME_EDGE_PIPELINED")
  ) IDDR_4 (
      .C (eth_rx_clk),
      .CE(1'd1),
      .D (main_ethphy_liteethphyrgmiirx_rx_data_idelay[3]),
      .R (1'd0),
      .S (1'd0),
      .Q1(main_ethphy_liteethphyrgmiirx_rx_data[3]),
      .Q2(main_ethphy_liteethphyrgmiirx_rx_data[7])
  );

  assign eth_mdio = main_ethphy_data_oe ? main_ethphy_data_w : 1'bz;
  assign main_ethphy_data_r = eth_mdio;

  reg [11:0] storage_10[0:4];
  reg [11:0] memdat_13;
  always @(posedge eth_rx_clk) begin
    if (main_soclinux_liteethmaccrc32checker_syncfifo_wrport_we)
      storage_10[main_soclinux_liteethmaccrc32checker_syncfifo_wrport_adr] <= main_soclinux_liteethmaccrc32checker_syncfifo_wrport_dat_w;
    memdat_13 <= storage_10[main_soclinux_liteethmaccrc32checker_syncfifo_wrport_adr];
  end

  always @(posedge eth_rx_clk) begin
  end

  assign main_soclinux_liteethmaccrc32checker_syncfifo_wrport_dat_r = memdat_13;
  assign main_soclinux_liteethmaccrc32checker_syncfifo_rdport_dat_r = storage_10[main_soclinux_liteethmaccrc32checker_syncfifo_rdport_adr];

  reg [41:0] storage_11[0:63];
  reg [ 5:0] memadr_3;
  reg [ 5:0] memadr_4;
  always @(posedge sys_clk) begin
    if (main_soclinux_tx_cdc_wrport_we)
      storage_11[main_soclinux_tx_cdc_wrport_adr] <= main_soclinux_tx_cdc_wrport_dat_w;
    memadr_3 <= main_soclinux_tx_cdc_wrport_adr;
  end

  always @(posedge eth_tx_clk) begin
    memadr_4 <= main_soclinux_tx_cdc_rdport_adr;
  end

  assign main_soclinux_tx_cdc_wrport_dat_r = storage_11[memadr_3];
  assign main_soclinux_tx_cdc_rdport_dat_r = storage_11[memadr_4];

  reg [41:0] storage_12[0:63];
  reg [ 5:0] memadr_5;
  reg [ 5:0] memadr_6;
  always @(posedge eth_rx_clk) begin
    if (main_soclinux_rx_cdc_wrport_we)
      storage_12[main_soclinux_rx_cdc_wrport_adr] <= main_soclinux_rx_cdc_wrport_dat_w;
    memadr_5 <= main_soclinux_rx_cdc_wrport_adr;
  end

  always @(posedge sys_clk) begin
    memadr_6 <= main_soclinux_rx_cdc_rdport_adr;
  end

  assign main_soclinux_rx_cdc_wrport_dat_r = storage_12[memadr_5];
  assign main_soclinux_rx_cdc_rdport_dat_r = storage_12[memadr_6];

  reg [34:0] storage_13[0:1];
  reg [34:0] memdat_14;
  always @(posedge sys_clk) begin
    if (main_soclinux_writer_fifo_wrport_we)
      storage_13[main_soclinux_writer_fifo_wrport_adr] <= main_soclinux_writer_fifo_wrport_dat_w;
    memdat_14 <= storage_13[main_soclinux_writer_fifo_wrport_adr];
  end

  always @(posedge sys_clk) begin
  end

  assign main_soclinux_writer_fifo_wrport_dat_r = memdat_14;
  assign main_soclinux_writer_fifo_rdport_dat_r = storage_13[main_soclinux_writer_fifo_rdport_adr];

  reg [31:0] mem_3[0:381];
  reg [8:0] memadr_7;
  reg [31:0] memdat_15;
  always @(posedge sys_clk) begin
    if (main_soclinux_writer_memory0_we)
      mem_3[main_soclinux_writer_memory0_adr] <= main_soclinux_writer_memory0_dat_w;
    memadr_7 <= main_soclinux_writer_memory0_adr;
  end

  always @(posedge sys_clk) begin
    memdat_15 <= mem_3[main_soclinux_sram0_adr0];
  end

  assign main_soclinux_writer_memory0_dat_r = mem_3[memadr_7];
  assign main_soclinux_sram0_dat_r0 = memdat_15;

  reg [31:0] mem_4[0:381];
  reg [8:0] memadr_8;
  reg [31:0] memdat_16;
  always @(posedge sys_clk) begin
    if (main_soclinux_writer_memory1_we)
      mem_4[main_soclinux_writer_memory1_adr] <= main_soclinux_writer_memory1_dat_w;
    memadr_8 <= main_soclinux_writer_memory1_adr;
  end

  always @(posedge sys_clk) begin
    memdat_16 <= mem_4[main_soclinux_sram1_adr0];
  end

  assign main_soclinux_writer_memory1_dat_r = mem_4[memadr_8];
  assign main_soclinux_sram1_dat_r0 = memdat_16;

  reg [13:0] storage_14[0:1];
  reg [13:0] memdat_17;
  always @(posedge sys_clk) begin
    if (main_soclinux_reader_fifo_wrport_we)
      storage_14[main_soclinux_reader_fifo_wrport_adr] <= main_soclinux_reader_fifo_wrport_dat_w;
    memdat_17 <= storage_14[main_soclinux_reader_fifo_wrport_adr];
  end

  always @(posedge sys_clk) begin
  end

  assign main_soclinux_reader_fifo_wrport_dat_r = memdat_17;
  assign main_soclinux_reader_fifo_rdport_dat_r = storage_14[main_soclinux_reader_fifo_rdport_adr];

  reg [31:0] mem_5[0:381];
  reg [8:0] memadr_9;
  reg [8:0] memadr_10;
  always @(posedge sys_clk) begin
    memadr_9 <= main_soclinux_reader_memory0_adr;
  end

  always @(posedge sys_clk) begin
    if (main_soclinux_sram0_we[0])
      mem_5[main_soclinux_sram0_adr1][7:0] <= main_soclinux_sram0_dat_w[7:0];
    if (main_soclinux_sram0_we[1])
      mem_5[main_soclinux_sram0_adr1][15:8] <= main_soclinux_sram0_dat_w[15:8];
    if (main_soclinux_sram0_we[2])
      mem_5[main_soclinux_sram0_adr1][23:16] <= main_soclinux_sram0_dat_w[23:16];
    if (main_soclinux_sram0_we[3])
      mem_5[main_soclinux_sram0_adr1][31:24] <= main_soclinux_sram0_dat_w[31:24];
    memadr_10 <= main_soclinux_sram0_adr1;
  end

  assign main_soclinux_reader_memory0_dat_r = mem_5[memadr_9];
  assign main_soclinux_sram0_dat_r1 = mem_5[memadr_10];

  reg [31:0] mem_6[0:381];
  reg [8:0] memadr_11;
  reg [8:0] memadr_12;
  always @(posedge sys_clk) begin
    memadr_11 <= main_soclinux_reader_memory1_adr;
  end

  always @(posedge sys_clk) begin
    if (main_soclinux_sram1_we[0])
      mem_6[main_soclinux_sram1_adr1][7:0] <= main_soclinux_sram1_dat_w[7:0];
    if (main_soclinux_sram1_we[1])
      mem_6[main_soclinux_sram1_adr1][15:8] <= main_soclinux_sram1_dat_w[15:8];
    if (main_soclinux_sram1_we[2])
      mem_6[main_soclinux_sram1_adr1][23:16] <= main_soclinux_sram1_dat_w[23:16];
    if (main_soclinux_sram1_we[3])
      mem_6[main_soclinux_sram1_adr1][31:24] <= main_soclinux_sram1_dat_w[31:24];
    memadr_12 <= main_soclinux_sram1_adr1;
  end

  assign main_soclinux_reader_memory1_dat_r = mem_6[memadr_11];
  assign main_soclinux_sram1_dat_r1 = mem_6[memadr_12];

  VexRiscv VexRiscv (
      .clk(sys_clk),
      .dBusWishbone_ACK(main_soclinux_cpu_dbus_ack),
      .dBusWishbone_DAT_MISO(main_soclinux_cpu_dbus_dat_r),
      .dBusWishbone_ERR(main_soclinux_cpu_dbus_err),
      .externalInterruptArray(main_soclinux_cpu_interrupt0),
      .externalResetVector(main_soclinux_vexriscv),
      .iBusWishbone_ACK(main_soclinux_cpu_ibus_ack),
      .iBusWishbone_DAT_MISO(main_soclinux_cpu_ibus_dat_r),
      .iBusWishbone_ERR(main_soclinux_cpu_ibus_err),
      .reset((sys_rst | main_soclinux_cpu_reset)),
      .softwareInterrupt(1'd0),
      .timerInterrupt(main_soclinux_cpu_interrupt1),
      .dBusWishbone_ADR(main_soclinux_cpu_dbus_adr),
      .dBusWishbone_BTE(main_soclinux_cpu_dbus_bte),
      .dBusWishbone_CTI(main_soclinux_cpu_dbus_cti),
      .dBusWishbone_CYC(main_soclinux_cpu_dbus_cyc),
      .dBusWishbone_DAT_MOSI(main_soclinux_cpu_dbus_dat_w),
      .dBusWishbone_SEL(main_soclinux_cpu_dbus_sel),
      .dBusWishbone_STB(main_soclinux_cpu_dbus_stb),
      .dBusWishbone_WE(main_soclinux_cpu_dbus_we),
      .iBusWishbone_ADR(main_soclinux_cpu_ibus_adr),
      .iBusWishbone_BTE(main_soclinux_cpu_ibus_bte),
      .iBusWishbone_CTI(main_soclinux_cpu_ibus_cti),
      .iBusWishbone_CYC(main_soclinux_cpu_ibus_cyc),
      .iBusWishbone_DAT_MOSI(main_soclinux_cpu_ibus_dat_w),
      .iBusWishbone_SEL(main_soclinux_cpu_ibus_sel),
      .iBusWishbone_STB(main_soclinux_cpu_ibus_stb),
      .iBusWishbone_WE(main_soclinux_cpu_ibus_we)
  );

  FD FD (
      .C(main_crg_clkin),
      .D(main_crg_reset),
      .Q(builder_subfragments_crg_reset0)
  );

  FD FD_1 (
      .C(main_crg_clkin),
      .D(builder_subfragments_crg_reset0),
      .Q(builder_subfragments_crg_reset1)
  );

  FD FD_2 (
      .C(main_crg_clkin),
      .D(builder_subfragments_crg_reset1),
      .Q(builder_subfragments_crg_reset2)
  );

  FD FD_3 (
      .C(main_crg_clkin),
      .D(builder_subfragments_crg_reset2),
      .Q(builder_subfragments_crg_reset3)
  );

  FD FD_4 (
      .C(main_crg_clkin),
      .D(builder_subfragments_crg_reset3),
      .Q(builder_subfragments_crg_reset4)
  );

  FD FD_5 (
      .C(main_crg_clkin),
      .D(builder_subfragments_crg_reset4),
      .Q(builder_subfragments_crg_reset5)
  );

  FD FD_6 (
      .C(main_crg_clkin),
      .D(builder_subfragments_crg_reset5),
      .Q(builder_subfragments_crg_reset6)
  );

  FD FD_7 (
      .C(main_crg_clkin),
      .D(builder_subfragments_crg_reset6),
      .Q(builder_subfragments_crg_reset7)
  );

  (* LOC="PLLE2_ADV_X1Y2" *)
  PLLE2_ADV #(
      .CLKFBOUT_MULT(5'd16),
      .CLKIN1_PERIOD(10.0),
      .CLKOUT0_DIVIDE(5'd16),
      .CLKOUT0_PHASE(1'd0),
      .CLKOUT1_DIVIDE(3'd4),
      .CLKOUT1_PHASE(1'd0),
      .CLKOUT2_DIVIDE(3'd4),
      .CLKOUT2_PHASE(7'd90),
      .CLKOUT3_DIVIDE(4'd8),
      .CLKOUT3_PHASE(1'd0),
      .CLKOUT4_DIVIDE(5'd16),
      .CLKOUT4_PHASE(1'd0),
      .DIVCLK_DIVIDE(1'd1),
      .REF_JITTER1(0.01),
      .STARTUP_WAIT("FALSE")
  ) PLLE2_ADV (
      .CLKFBIN(builder_subfragments_crg_pll_fb),
      .CLKIN1(main_crg_clkin),
      .RST(builder_subfragments_crg_reset7),
      .CLKFBOUT(builder_subfragments_crg_pll_fb),
      .CLKOUT0(main_crg_clkout0),
      .CLKOUT1(main_crg_clkout1),
      .CLKOUT2(main_crg_clkout2),
      .CLKOUT3(main_crg_clkout3),
      .CLKOUT4(main_crg_clkout4),
      .LOCKED(main_crg_locked)
  );

  reg [7:0] data_mem_grain0[0:511];
  reg [8:0] memadr_13;
  always @(posedge sys_clk) begin
    if (main_soclinux_data_port_we[0])
      data_mem_grain0[main_soclinux_data_port_adr] <= main_soclinux_data_port_dat_w[7:0];
    memadr_13 <= main_soclinux_data_port_adr;
  end

  assign main_soclinux_data_port_dat_r[7:0] = data_mem_grain0[memadr_13];

  reg [7:0] data_mem_grain1[0:511];
  reg [8:0] memadr_14;
  always @(posedge sys_clk) begin
    if (main_soclinux_data_port_we[1])
      data_mem_grain1[main_soclinux_data_port_adr] <= main_soclinux_data_port_dat_w[15:8];
    memadr_14 <= main_soclinux_data_port_adr;
  end

  assign main_soclinux_data_port_dat_r[15:8] = data_mem_grain1[memadr_14];

  reg [7:0] data_mem_grain2[0:511];
  reg [8:0] memadr_15;
  always @(posedge sys_clk) begin
    if (main_soclinux_data_port_we[2])
      data_mem_grain2[main_soclinux_data_port_adr] <= main_soclinux_data_port_dat_w[23:16];
    memadr_15 <= main_soclinux_data_port_adr;
  end

  assign main_soclinux_data_port_dat_r[23:16] = data_mem_grain2[memadr_15];

  reg [7:0] data_mem_grain3[0:511];
  reg [8:0] memadr_16;
  always @(posedge sys_clk) begin
    if (main_soclinux_data_port_we[3])
      data_mem_grain3[main_soclinux_data_port_adr] <= main_soclinux_data_port_dat_w[31:24];
    memadr_16 <= main_soclinux_data_port_adr;
  end

  assign main_soclinux_data_port_dat_r[31:24] = data_mem_grain3[memadr_16];

  reg [7:0] data_mem_grain4[0:511];
  reg [8:0] memadr_17;
  always @(posedge sys_clk) begin
    if (main_soclinux_data_port_we[4])
      data_mem_grain4[main_soclinux_data_port_adr] <= main_soclinux_data_port_dat_w[39:32];
    memadr_17 <= main_soclinux_data_port_adr;
  end

  assign main_soclinux_data_port_dat_r[39:32] = data_mem_grain4[memadr_17];

  reg [7:0] data_mem_grain5[0:511];
  reg [8:0] memadr_18;
  always @(posedge sys_clk) begin
    if (main_soclinux_data_port_we[5])
      data_mem_grain5[main_soclinux_data_port_adr] <= main_soclinux_data_port_dat_w[47:40];
    memadr_18 <= main_soclinux_data_port_adr;
  end

  assign main_soclinux_data_port_dat_r[47:40] = data_mem_grain5[memadr_18];

  reg [7:0] data_mem_grain6[0:511];
  reg [8:0] memadr_19;
  always @(posedge sys_clk) begin
    if (main_soclinux_data_port_we[6])
      data_mem_grain6[main_soclinux_data_port_adr] <= main_soclinux_data_port_dat_w[55:48];
    memadr_19 <= main_soclinux_data_port_adr;
  end

  assign main_soclinux_data_port_dat_r[55:48] = data_mem_grain6[memadr_19];

  reg [7:0] data_mem_grain7[0:511];
  reg [8:0] memadr_20;
  always @(posedge sys_clk) begin
    if (main_soclinux_data_port_we[7])
      data_mem_grain7[main_soclinux_data_port_adr] <= main_soclinux_data_port_dat_w[63:56];
    memadr_20 <= main_soclinux_data_port_adr;
  end

  assign main_soclinux_data_port_dat_r[63:56] = data_mem_grain7[memadr_20];

  reg [7:0] data_mem_grain8[0:511];
  reg [8:0] memadr_21;
  always @(posedge sys_clk) begin
    if (main_soclinux_data_port_we[8])
      data_mem_grain8[main_soclinux_data_port_adr] <= main_soclinux_data_port_dat_w[71:64];
    memadr_21 <= main_soclinux_data_port_adr;
  end

  assign main_soclinux_data_port_dat_r[71:64] = data_mem_grain8[memadr_21];

  reg [7:0] data_mem_grain9[0:511];
  reg [8:0] memadr_22;
  always @(posedge sys_clk) begin
    if (main_soclinux_data_port_we[9])
      data_mem_grain9[main_soclinux_data_port_adr] <= main_soclinux_data_port_dat_w[79:72];
    memadr_22 <= main_soclinux_data_port_adr;
  end

  assign main_soclinux_data_port_dat_r[79:72] = data_mem_grain9[memadr_22];

  reg [7:0] data_mem_grain10[0:511];
  reg [8:0] memadr_23;
  always @(posedge sys_clk) begin
    if (main_soclinux_data_port_we[10])
      data_mem_grain10[main_soclinux_data_port_adr] <= main_soclinux_data_port_dat_w[87:80];
    memadr_23 <= main_soclinux_data_port_adr;
  end

  assign main_soclinux_data_port_dat_r[87:80] = data_mem_grain10[memadr_23];

  reg [7:0] data_mem_grain11[0:511];
  reg [8:0] memadr_24;
  always @(posedge sys_clk) begin
    if (main_soclinux_data_port_we[11])
      data_mem_grain11[main_soclinux_data_port_adr] <= main_soclinux_data_port_dat_w[95:88];
    memadr_24 <= main_soclinux_data_port_adr;
  end

  assign main_soclinux_data_port_dat_r[95:88] = data_mem_grain11[memadr_24];

  reg [7:0] data_mem_grain12[0:511];
  reg [8:0] memadr_25;
  always @(posedge sys_clk) begin
    if (main_soclinux_data_port_we[12])
      data_mem_grain12[main_soclinux_data_port_adr] <= main_soclinux_data_port_dat_w[103:96];
    memadr_25 <= main_soclinux_data_port_adr;
  end

  assign main_soclinux_data_port_dat_r[103:96] = data_mem_grain12[memadr_25];

  reg [7:0] data_mem_grain13[0:511];
  reg [8:0] memadr_26;
  always @(posedge sys_clk) begin
    if (main_soclinux_data_port_we[13])
      data_mem_grain13[main_soclinux_data_port_adr] <= main_soclinux_data_port_dat_w[111:104];
    memadr_26 <= main_soclinux_data_port_adr;
  end

  assign main_soclinux_data_port_dat_r[111:104] = data_mem_grain13[memadr_26];

  reg [7:0] data_mem_grain14[0:511];
  reg [8:0] memadr_27;
  always @(posedge sys_clk) begin
    if (main_soclinux_data_port_we[14])
      data_mem_grain14[main_soclinux_data_port_adr] <= main_soclinux_data_port_dat_w[119:112];
    memadr_27 <= main_soclinux_data_port_adr;
  end

  assign main_soclinux_data_port_dat_r[119:112] = data_mem_grain14[memadr_27];

  reg [7:0] data_mem_grain15[0:511];
  reg [8:0] memadr_28;
  always @(posedge sys_clk) begin
    if (main_soclinux_data_port_we[15])
      data_mem_grain15[main_soclinux_data_port_adr] <= main_soclinux_data_port_dat_w[127:120];
    memadr_28 <= main_soclinux_data_port_adr;
  end

  assign main_soclinux_data_port_dat_r[127:120] = data_mem_grain15[memadr_28];

  FD FD_8 (
      .C(main_ethphy_clkin),
      .D(main_ethphy_pll_reset),
      .Q(builder_subfragments_liteethphyrgmii_reset0)
  );

  FD FD_9 (
      .C(main_ethphy_clkin),
      .D(builder_subfragments_liteethphyrgmii_reset0),
      .Q(builder_subfragments_liteethphyrgmii_reset1)
  );

  FD FD_10 (
      .C(main_ethphy_clkin),
      .D(builder_subfragments_liteethphyrgmii_reset1),
      .Q(builder_subfragments_liteethphyrgmii_reset2)
  );

  FD FD_11 (
      .C(main_ethphy_clkin),
      .D(builder_subfragments_liteethphyrgmii_reset2),
      .Q(builder_subfragments_liteethphyrgmii_reset3)
  );

  FD FD_12 (
      .C(main_ethphy_clkin),
      .D(builder_subfragments_liteethphyrgmii_reset3),
      .Q(builder_subfragments_liteethphyrgmii_reset4)
  );

  FD FD_13 (
      .C(main_ethphy_clkin),
      .D(builder_subfragments_liteethphyrgmii_reset4),
      .Q(builder_subfragments_liteethphyrgmii_reset5)
  );

  FD FD_14 (
      .C(main_ethphy_clkin),
      .D(builder_subfragments_liteethphyrgmii_reset5),
      .Q(builder_subfragments_liteethphyrgmii_reset6)
  );

  FD FD_15 (
      .C(main_ethphy_clkin),
      .D(builder_subfragments_liteethphyrgmii_reset6),
      .Q(builder_subfragments_liteethphyrgmii_reset7)
  );

  (* LOC="PLLE2_ADV_X1Y1" *)
  PLLE2_ADV #(
      .CLKFBOUT_MULT(4'd12),
      .CLKIN1_PERIOD(8.0),
      .CLKOUT0_DIVIDE(4'd12),
      .CLKOUT0_PHASE(1'd0),
      .CLKOUT1_DIVIDE(4'd12),
      .CLKOUT1_PHASE(90.0),
      .DIVCLK_DIVIDE(1'd1),
      .REF_JITTER1(0.01),
      .STARTUP_WAIT("FALSE")
  ) PLLE2_ADV_1 (
      .CLKFBIN(builder_subfragments_liteethphyrgmii_pll_fb),
      .CLKIN1(main_ethphy_clkin),
      .RST(builder_subfragments_liteethphyrgmii_reset7),
      .CLKFBOUT(builder_subfragments_liteethphyrgmii_pll_fb),
      .CLKOUT0(main_ethphy_clkout0),
      .CLKOUT1(main_ethphy_clkout1),
      .LOCKED(main_ethphy_pll_locked)
  );

  (* ars_ff1 = "true", async_reg = "true" *) FDPE #(
      .INIT(1'd1)
  ) FDPE (
      .C  (sys_clk),
      .CE (1'd1),
      .D  (1'd0),
      .PRE(builder_xilinxasyncresetsynchronizerimpl0),
      .Q  (builder_xilinxasyncresetsynchronizerimpl0_rst_meta)
  );

  (* ars_ff2 = "true", async_reg = "true" *) FDPE #(
      .INIT(1'd1)
  ) FDPE_1 (
      .C  (sys_clk),
      .CE (1'd1),
      .D  (builder_xilinxasyncresetsynchronizerimpl0_rst_meta),
      .PRE(builder_xilinxasyncresetsynchronizerimpl0),
      .Q  (sys_rst)
  );

  (* ars_ff1 = "true", async_reg = "true" *) FDPE #(
      .INIT(1'd1)
  ) FDPE_2 (
      .C  (sys4x_clk),
      .CE (1'd1),
      .D  (1'd0),
      .PRE(builder_xilinxasyncresetsynchronizerimpl1),
      .Q  (builder_xilinxasyncresetsynchronizerimpl1_rst_meta)
  );

  (* ars_ff2 = "true", async_reg = "true" *) FDPE #(
      .INIT(1'd1)
  ) FDPE_3 (
      .C  (sys4x_clk),
      .CE (1'd1),
      .D  (builder_xilinxasyncresetsynchronizerimpl1_rst_meta),
      .PRE(builder_xilinxasyncresetsynchronizerimpl1),
      .Q  (builder_xilinxasyncresetsynchronizerimpl1_expr)
  );

  (* ars_ff1 = "true", async_reg = "true" *) FDPE #(
      .INIT(1'd1)
  ) FDPE_4 (
      .C  (sys4x_dqs_clk),
      .CE (1'd1),
      .D  (1'd0),
      .PRE(builder_xilinxasyncresetsynchronizerimpl2),
      .Q  (builder_xilinxasyncresetsynchronizerimpl2_rst_meta)
  );

  (* ars_ff2 = "true", async_reg = "true" *) FDPE #(
      .INIT(1'd1)
  ) FDPE_5 (
      .C  (sys4x_dqs_clk),
      .CE (1'd1),
      .D  (builder_xilinxasyncresetsynchronizerimpl2_rst_meta),
      .PRE(builder_xilinxasyncresetsynchronizerimpl2),
      .Q  (builder_xilinxasyncresetsynchronizerimpl2_expr)
  );

  (* ars_ff1 = "true", async_reg = "true" *) FDPE #(
      .INIT(1'd1)
  ) FDPE_6 (
      .C  (idelay_clk),
      .CE (1'd1),
      .D  (1'd0),
      .PRE(builder_xilinxasyncresetsynchronizerimpl3),
      .Q  (builder_xilinxasyncresetsynchronizerimpl3_rst_meta)
  );

  (* ars_ff2 = "true", async_reg = "true" *) FDPE #(
      .INIT(1'd1)
  ) FDPE_7 (
      .C  (idelay_clk),
      .CE (1'd1),
      .D  (builder_xilinxasyncresetsynchronizerimpl3_rst_meta),
      .PRE(builder_xilinxasyncresetsynchronizerimpl3),
      .Q  (idelay_rst)
  );

  (* ars_ff1 = "true", async_reg = "true" *) FDPE #(
      .INIT(1'd1)
  ) FDPE_8 (
      .C  (clk100_clk),
      .CE (1'd1),
      .D  (1'd0),
      .PRE(builder_xilinxasyncresetsynchronizerimpl4),
      .Q  (builder_xilinxasyncresetsynchronizerimpl4_rst_meta)
  );

  (* ars_ff2 = "true", async_reg = "true" *) FDPE #(
      .INIT(1'd1)
  ) FDPE_9 (
      .C  (clk100_clk),
      .CE (1'd1),
      .D  (builder_xilinxasyncresetsynchronizerimpl4_rst_meta),
      .PRE(builder_xilinxasyncresetsynchronizerimpl4),
      .Q  (clk100_rst)
  );

  (* ars_ff1 = "true", async_reg = "true" *) FDPE #(
      .INIT(1'd1)
  ) FDPE_10 (
      .C  (eth_tx_delayed_clk),
      .CE (1'd1),
      .D  (1'd0),
      .PRE(builder_xilinxasyncresetsynchronizerimpl5),
      .Q  (builder_xilinxasyncresetsynchronizerimpl5_rst_meta)
  );

  (* ars_ff2 = "true", async_reg = "true" *) FDPE #(
      .INIT(1'd1)
  ) FDPE_11 (
      .C  (eth_tx_delayed_clk),
      .CE (1'd1),
      .D  (builder_xilinxasyncresetsynchronizerimpl5_rst_meta),
      .PRE(builder_xilinxasyncresetsynchronizerimpl5),
      .Q  (builder_xilinxasyncresetsynchronizerimpl5_expr)
  );

  (* ars_ff1 = "true", async_reg = "true" *) FDPE #(
      .INIT(1'd1)
  ) FDPE_12 (
      .C  (eth_tx_clk),
      .CE (1'd1),
      .D  (1'd0),
      .PRE(main_ethphy_reset),
      .Q  (builder_xilinxasyncresetsynchronizerimpl6_rst_meta)
  );

  (* ars_ff2 = "true", async_reg = "true" *) FDPE #(
      .INIT(1'd1)
  ) FDPE_13 (
      .C  (eth_tx_clk),
      .CE (1'd1),
      .D  (builder_xilinxasyncresetsynchronizerimpl6_rst_meta),
      .PRE(main_ethphy_reset),
      .Q  (eth_tx_rst)
  );

  (* ars_ff1 = "true", async_reg = "true" *) FDPE #(
      .INIT(1'd1)
  ) FDPE_14 (
      .C  (eth_rx_clk),
      .CE (1'd1),
      .D  (1'd0),
      .PRE(main_ethphy_reset),
      .Q  (builder_xilinxasyncresetsynchronizerimpl7_rst_meta)
  );

  (* ars_ff2 = "true", async_reg = "true" *) FDPE #(
      .INIT(1'd1)
  ) FDPE_15 (
      .C  (eth_rx_clk),
      .CE (1'd1),
      .D  (builder_xilinxasyncresetsynchronizerimpl7_rst_meta),
      .PRE(main_ethphy_reset),
      .Q  (eth_rx_rst)
  );

endmodule
