{"vcs1":{"timestamp_begin":1746583896.147818071, "rt":0.91, "ut":0.17, "st":0.04}}
{"vcselab":{"timestamp_begin":1746583897.113056868, "rt":0.66, "ut":0.20, "st":0.04}}
{"link":{"timestamp_begin":1746583897.843770710, "rt":0.45, "ut":0.10, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1746583895.937640639}
{"VCS_COMP_START_TIME": 1746583895.937640639}
{"VCS_COMP_END_TIME": 1746583898.391624956}
{"VCS_USER_OPTIONS": "-sverilog tproj.sv"}
{"vcs1": {"peak_mem": 263952}}
{"vcselab": {"peak_mem": 140052}}
