// Seed: 3910509547
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  tri0 id_8, id_9;
  wire id_10;
  wire id_11;
  wire id_12;
  always begin : LABEL_0
    id_6 = -1;
  end
  assign module_1.type_1 = 0;
  localparam id_13 = -1'h0;
  assign id_9 = -1 == id_3;
  wire id_14;
endmodule
module module_1 (
    input wor id_0,
    output supply1 id_1,
    input uwire id_2,
    input tri id_3,
    input tri0 id_4,
    input uwire id_5
);
  wor id_7, id_8;
  assign id_7 = id_0;
  wire id_9;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9
  );
endmodule
