{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1478300997157 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Full Version " "Version 14.1.0 Build 186 12/03/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1478300997183 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 04 16:09:56 2016 " "Processing started: Fri Nov 04 16:09:56 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1478300997183 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1478300997183 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1478300997183 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1478300999162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux32_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux32_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux32_1 " "Found entity 1: mux32_1" {  } { { "mux32_1.sv" "" { Text "U:/64-bit-Processor/mux32_1.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478301012620 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux32_1_testbench " "Found entity 2: mux32_1_testbench" {  } { { "mux32_1.sv" "" { Text "U:/64-bit-Processor/mux32_1.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478301012620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478301012620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux16_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux16_1 " "Found entity 1: mux16_1" {  } { { "mux16_1.sv" "" { Text "U:/64-bit-Processor/mux16_1.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478301012670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478301012670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux8_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux8_1 " "Found entity 1: mux8_1" {  } { { "mux8_1.sv" "" { Text "U:/64-bit-Processor/mux8_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478301012870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478301012870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux4_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4_1 " "Found entity 1: mux4_1" {  } { { "mux4_1.sv" "" { Text "U:/64-bit-Processor/mux4_1.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478301012940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478301012940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "mux2_1.sv" "" { Text "U:/64-bit-Processor/mux2_1.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478301013000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478301013000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff.sv 1 1 " "Found 1 design units, including 1 entities, in source file d_ff.sv" { { "Info" "ISGN_ENTITY_NAME" "1 D_FF " "Found entity 1: D_FF" {  } { { "D_FF.sv" "" { Text "U:/64-bit-Processor/D_FF.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478301013050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478301013050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff_var.sv 2 2 " "Found 2 design units, including 2 entities, in source file dff_var.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DFF_VAR " "Found entity 1: DFF_VAR" {  } { { "DFF_VAR.sv" "" { Text "U:/64-bit-Processor/DFF_VAR.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478301013103 ""} { "Info" "ISGN_ENTITY_NAME" "2 DFF_VAR_testbench " "Found entity 2: DFF_VAR_testbench" {  } { { "DFF_VAR.sv" "" { Text "U:/64-bit-Processor/DFF_VAR.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478301013103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478301013103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff_reg.sv 2 2 " "Found 2 design units, including 2 entities, in source file dff_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DFF_REG " "Found entity 1: DFF_REG" {  } { { "DFF_REG.sv" "" { Text "U:/64-bit-Processor/DFF_REG.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478301013173 ""} { "Info" "ISGN_ENTITY_NAME" "2 DFF_REG_testbench " "Found entity 2: DFF_REG_testbench" {  } { { "DFF_REG.sv" "" { Text "U:/64-bit-Processor/DFF_REG.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478301013173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478301013173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "swapbit.sv 2 2 " "Found 2 design units, including 2 entities, in source file swapbit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 swapbit " "Found entity 1: swapbit" {  } { { "swapbit.sv" "" { Text "U:/64-bit-Processor/swapbit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478301013233 ""} { "Info" "ISGN_ENTITY_NAME" "2 swapbit_testbench " "Found entity 2: swapbit_testbench" {  } { { "swapbit.sv" "" { Text "U:/64-bit-Processor/swapbit.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478301013233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478301013233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux6432_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux6432_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux6432_1 " "Found entity 1: mux6432_1" {  } { { "mux6432_1.sv" "" { Text "U:/64-bit-Processor/mux6432_1.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478301013286 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux6432_1_testbench " "Found entity 2: mux6432_1_testbench" {  } { { "mux6432_1.sv" "" { Text "U:/64-bit-Processor/mux6432_1.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478301013286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478301013286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "endecoder5_32.sv 1 1 " "Found 1 design units, including 1 entities, in source file endecoder5_32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 enDecoder5_32 " "Found entity 1: enDecoder5_32" {  } { { "enDecoder5_32.sv" "" { Text "U:/64-bit-Processor/enDecoder5_32.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478301013340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478301013340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "endecoder4_16.sv 1 1 " "Found 1 design units, including 1 entities, in source file endecoder4_16.sv" { { "Info" "ISGN_ENTITY_NAME" "1 enDecoder4_16 " "Found entity 1: enDecoder4_16" {  } { { "enDecoder4_16.sv" "" { Text "U:/64-bit-Processor/enDecoder4_16.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478301013400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478301013400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "endecoder2_4.sv 1 1 " "Found 1 design units, including 1 entities, in source file endecoder2_4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 enDecoder2_4 " "Found entity 1: enDecoder2_4" {  } { { "enDecoder2_4.sv" "" { Text "U:/64-bit-Processor/enDecoder2_4.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478301013459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478301013459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "endecoder1_2.sv 1 1 " "Found 1 design units, including 1 entities, in source file endecoder1_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 enDecoder1_2 " "Found entity 1: enDecoder1_2" {  } { { "enDecoder1_2.sv" "" { Text "U:/64-bit-Processor/enDecoder1_2.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478301013509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478301013509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.sv" "" { Text "U:/64-bit-Processor/full_adder.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478301013559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478301013559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit_slice.sv 1 1 " "Found 1 design units, including 1 entities, in source file bit_slice.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Bit_Slice " "Found entity 1: Bit_Slice" {  } { { "Bit_Slice.sv" "" { Text "U:/64-bit-Processor/Bit_Slice.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478301013640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478301013640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_32.sv 1 1 " "Found 1 design units, including 1 entities, in source file or_32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 or_32 " "Found entity 1: or_32" {  } { { "or_32.sv" "" { Text "U:/64-bit-Processor/or_32.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478301013700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478301013700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_16.sv 1 1 " "Found 1 design units, including 1 entities, in source file or_16.sv" { { "Info" "ISGN_ENTITY_NAME" "1 or_16 " "Found entity 1: or_16" {  } { { "or_16.sv" "" { Text "U:/64-bit-Processor/or_16.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478301013750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478301013750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_8.sv 1 1 " "Found 1 design units, including 1 entities, in source file or_8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 or_8 " "Found entity 1: or_8" {  } { { "or_8.sv" "" { Text "U:/64-bit-Processor/or_8.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478301013812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478301013812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_4.sv 1 1 " "Found 1 design units, including 1 entities, in source file or_4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 or_4 " "Found entity 1: or_4" {  } { { "or_4.sv" "" { Text "U:/64-bit-Processor/or_4.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478301013862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478301013862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zeroflag.sv 1 1 " "Found 1 design units, including 1 entities, in source file zeroflag.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ZeroFlag " "Found entity 1: ZeroFlag" {  } { { "ZeroFlag.sv" "" { Text "U:/64-bit-Processor/ZeroFlag.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478301013914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478301013914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subs.sv 1 1 " "Found 1 design units, including 1 entities, in source file subs.sv" { { "Info" "ISGN_ENTITY_NAME" "1 subs " "Found entity 1: subs" {  } { { "subs.sv" "" { Text "U:/64-bit-Processor/subs.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478301013968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478301013968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "math.sv 4 4 " "Found 4 design units, including 4 entities, in source file math.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mult " "Found entity 1: mult" {  } { { "math.sv" "" { Text "U:/64-bit-Processor/math.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478301014010 ""} { "Info" "ISGN_ENTITY_NAME" "2 shifter " "Found entity 2: shifter" {  } { { "math.sv" "" { Text "U:/64-bit-Processor/math.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478301014010 ""} { "Info" "ISGN_ENTITY_NAME" "3 shifter_testbench " "Found entity 3: shifter_testbench" {  } { { "math.sv" "" { Text "U:/64-bit-Processor/math.sv" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478301014010 ""} { "Info" "ISGN_ENTITY_NAME" "4 mult_testbench " "Found entity 4: mult_testbench" {  } { { "math.sv" "" { Text "U:/64-bit-Processor/math.sv" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478301014010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478301014010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 2 2 " "Found 2 design units, including 2 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "U:/64-bit-Processor/regfile.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478301014070 ""} { "Info" "ISGN_ENTITY_NAME" "2 regstim " "Found entity 2: regstim" {  } { { "regfile.sv" "" { Text "U:/64-bit-Processor/regfile.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478301014070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478301014070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 2 2 " "Found 2 design units, including 2 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "U:/64-bit-Processor/alu.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478301014120 ""} { "Info" "ISGN_ENTITY_NAME" "2 alustim " "Found entity 2: alustim" {  } { { "alu.sv" "" { Text "U:/64-bit-Processor/alu.sv" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478301014120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478301014120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamem.sv 2 2 " "Found 2 design units, including 2 entities, in source file datamem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datamem " "Found entity 1: datamem" {  } { { "datamem.sv" "" { Text "U:/64-bit-Processor/datamem.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478301014181 ""} { "Info" "ISGN_ENTITY_NAME" "2 datamem_testbench " "Found entity 2: datamem_testbench" {  } { { "datamem.sv" "" { Text "U:/64-bit-Processor/datamem.sv" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478301014181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478301014181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructmem.sv 2 2 " "Found 2 design units, including 2 entities, in source file instructmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instructmem " "Found entity 1: instructmem" {  } { { "instructmem.sv" "" { Text "U:/64-bit-Processor/instructmem.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478301014241 ""} { "Info" "ISGN_ENTITY_NAME" "2 instructmem_testbench " "Found entity 2: instructmem_testbench" {  } { { "instructmem.sv" "" { Text "U:/64-bit-Processor/instructmem.sv" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478301014241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478301014241 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Control.sv(91) " "Verilog HDL warning at Control.sv(91): extended using \"x\" or \"z\"" {  } { { "Control.sv" "" { Text "U:/64-bit-Processor/Control.sv" 91 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1478301014291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.sv 1 1 " "Found 1 design units, including 1 entities, in source file control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "Control.sv" "" { Text "U:/64-bit-Processor/Control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478301014301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478301014301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.sv" "" { Text "U:/64-bit-Processor/CPU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478301014350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478301014350 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "regfile " "Elaborating entity \"regfile\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1478301015140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enDecoder5_32 enDecoder5_32:a1 " "Elaborating entity \"enDecoder5_32\" for hierarchy \"enDecoder5_32:a1\"" {  } { { "regfile.sv" "a1" { Text "U:/64-bit-Processor/regfile.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478301015182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enDecoder1_2 enDecoder5_32:a1\|enDecoder1_2:n1 " "Elaborating entity \"enDecoder1_2\" for hierarchy \"enDecoder5_32:a1\|enDecoder1_2:n1\"" {  } { { "enDecoder5_32.sv" "n1" { Text "U:/64-bit-Processor/enDecoder5_32.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478301015202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enDecoder4_16 enDecoder5_32:a1\|enDecoder4_16:a1 " "Elaborating entity \"enDecoder4_16\" for hierarchy \"enDecoder5_32:a1\|enDecoder4_16:a1\"" {  } { { "enDecoder5_32.sv" "a1" { Text "U:/64-bit-Processor/enDecoder5_32.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478301015222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enDecoder2_4 enDecoder5_32:a1\|enDecoder4_16:a1\|enDecoder2_4:n1 " "Elaborating entity \"enDecoder2_4\" for hierarchy \"enDecoder5_32:a1\|enDecoder4_16:a1\|enDecoder2_4:n1\"" {  } { { "enDecoder4_16.sv" "n1" { Text "U:/64-bit-Processor/enDecoder4_16.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478301015242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFF_REG DFF_REG:d1 " "Elaborating entity \"DFF_REG\" for hierarchy \"DFF_REG:d1\"" {  } { { "regfile.sv" "d1" { Text "U:/64-bit-Processor/regfile.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478301015272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFF_VAR DFF_REG:d1\|DFF_VAR:eachDff\[0\].REG " "Elaborating entity \"DFF_VAR\" for hierarchy \"DFF_REG:d1\|DFF_VAR:eachDff\[0\].REG\"" {  } { { "DFF_REG.sv" "eachDff\[0\].REG" { Text "U:/64-bit-Processor/DFF_REG.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478301015302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF DFF_REG:d1\|DFF_VAR:eachDff\[0\].REG\|D_FF:eachDff\[0\].d1 " "Elaborating entity \"D_FF\" for hierarchy \"DFF_REG:d1\|DFF_VAR:eachDff\[0\].REG\|D_FF:eachDff\[0\].d1\"" {  } { { "DFF_VAR.sv" "eachDff\[0\].d1" { Text "U:/64-bit-Processor/DFF_VAR.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478301015337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1 DFF_REG:d1\|DFF_VAR:eachDff\[0\].REG\|mux2_1:eachDff\[0\].m1 " "Elaborating entity \"mux2_1\" for hierarchy \"DFF_REG:d1\|DFF_VAR:eachDff\[0\].REG\|mux2_1:eachDff\[0\].m1\"" {  } { { "DFF_VAR.sv" "eachDff\[0\].m1" { Text "U:/64-bit-Processor/DFF_VAR.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478301015368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux6432_1 mux6432_1:m1 " "Elaborating entity \"mux6432_1\" for hierarchy \"mux6432_1:m1\"" {  } { { "regfile.sv" "m1" { Text "U:/64-bit-Processor/regfile.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478301016120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux32_1 mux6432_1:m1\|mux32_1:eachDff\[0\].m " "Elaborating entity \"mux32_1\" for hierarchy \"mux6432_1:m1\|mux32_1:eachDff\[0\].m\"" {  } { { "mux6432_1.sv" "eachDff\[0\].m" { Text "U:/64-bit-Processor/mux6432_1.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478301016180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux16_1 mux6432_1:m1\|mux32_1:eachDff\[0\].m\|mux16_1:m1 " "Elaborating entity \"mux16_1\" for hierarchy \"mux6432_1:m1\|mux32_1:eachDff\[0\].m\|mux16_1:m1\"" {  } { { "mux32_1.sv" "m1" { Text "U:/64-bit-Processor/mux32_1.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478301016200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4_1 mux6432_1:m1\|mux32_1:eachDff\[0\].m\|mux16_1:m1\|mux4_1:m1 " "Elaborating entity \"mux4_1\" for hierarchy \"mux6432_1:m1\|mux32_1:eachDff\[0\].m\|mux16_1:m1\|mux4_1:m1\"" {  } { { "mux16_1.sv" "m1" { Text "U:/64-bit-Processor/mux16_1.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478301016292 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1478301182517 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "U:/64-bit-Processor/DE1_SoC.map.smsg " "Generated suppressed messages file U:/64-bit-Processor/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1478301194049 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1478301196782 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478301196782 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3540 " "Implemented 3540 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "82 " "Implemented 82 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1478301197626 ""} { "Info" "ICUT_CUT_TM_OPINS" "128 " "Implemented 128 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1478301197626 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3330 " "Implemented 3330 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1478301197626 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1478301197626 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "830 " "Peak virtual memory: 830 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1478301197951 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 04 16:13:17 2016 " "Processing ended: Fri Nov 04 16:13:17 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1478301197951 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:21 " "Elapsed time: 00:03:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1478301197951 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:55 " "Total CPU time (on all processors): 00:02:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1478301197951 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1478301197951 ""}
