Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri Oct 18 16:17:22 2024
| Host         : PC-CAUTERO-NEW running 64-bit major release  (build 9200)
| Command      : report_methodology -file red_pitaya_top_methodology_drc_routed.rpt -pb red_pitaya_top_methodology_drc_routed.pb -rpx red_pitaya_top_methodology_drc_routed.rpx
| Design       : red_pitaya_top
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 1166
+-----------+----------+-------------------------------------------------+------------+
| Rule      | Severity | Description                                     | Violations |
+-----------+----------+-------------------------------------------------+------------+
| SYNTH-6   | Warning  | Timing of a RAM block might be sub-optimal      | 19         |
| SYNTH-10  | Warning  | Wide multiplier                                 | 16         |
| SYNTH-11  | Warning  | DSP output not registered                       | 16         |
| SYNTH-16  | Warning  | Address collision                               | 14         |
| TIMING-15 | Warning  | Large hold violation on inter-clock path        | 28         |
| TIMING-16 | Warning  | Large setup violation                           | 1000       |
| TIMING-18 | Warning  | Missing input or output delay                   | 40         |
| ULMTCS-1  | Warning  | Control Sets use limits recommend reduction     | 1          |
| XDCC-5    | Warning  | User Non-Timing constraint/property overwritten | 4          |
| XDCH-2    | Warning  | Same min and max delay values on IO port        | 28         |
+-----------+----------+-------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
SYNTH-6#1 Warning
Timing of a RAM block might be sub-optimal  
The timing for the instance i_asg/ch[0]/dac_buf_reg_0, implemented as a RAM block, might be sub-optimal as no output register was merged into the block.
Related violations: <none>

SYNTH-6#2 Warning
Timing of a RAM block might be sub-optimal  
The timing for the instance i_asg/ch[0]/dac_buf_reg_1, implemented as a RAM block, might be sub-optimal as no output register was merged into the block.
Related violations: <none>

SYNTH-6#3 Warning
Timing of a RAM block might be sub-optimal  
The timing for the instance i_asg/ch[0]/dac_buf_reg_2, implemented as a RAM block, might be sub-optimal as no output register was merged into the block.
Related violations: <none>

SYNTH-6#4 Warning
Timing of a RAM block might be sub-optimal  
The timing for the instance i_asg/ch[0]/dac_buf_reg_5, implemented as a RAM block, might be sub-optimal as no output register was merged into the block.
Related violations: <none>

SYNTH-6#5 Warning
Timing of a RAM block might be sub-optimal  
The timing for the instance i_asg/ch[0]/dac_buf_reg_6, implemented as a RAM block, might be sub-optimal as no output register was merged into the block.
Related violations: <none>

SYNTH-6#6 Warning
Timing of a RAM block might be sub-optimal  
The timing for the instance i_asg/ch[1]/dac_buf_reg_0, implemented as a RAM block, might be sub-optimal as no output register was merged into the block.
Related violations: <none>

SYNTH-6#7 Warning
Timing of a RAM block might be sub-optimal  
The timing for the instance i_asg/ch[1]/dac_buf_reg_1, implemented as a RAM block, might be sub-optimal as no output register was merged into the block.
Related violations: <none>

SYNTH-6#8 Warning
Timing of a RAM block might be sub-optimal  
The timing for the instance i_asg/ch[1]/dac_buf_reg_2, implemented as a RAM block, might be sub-optimal as no output register was merged into the block.
Related violations: <none>

SYNTH-6#9 Warning
Timing of a RAM block might be sub-optimal  
The timing for the instance i_asg/ch[1]/dac_buf_reg_3, implemented as a RAM block, might be sub-optimal as no output register was merged into the block.
Related violations: <none>

SYNTH-6#10 Warning
Timing of a RAM block might be sub-optimal  
The timing for the instance i_asg/ch[1]/dac_buf_reg_4, implemented as a RAM block, might be sub-optimal as no output register was merged into the block.
Related violations: <none>

SYNTH-6#11 Warning
Timing of a RAM block might be sub-optimal  
The timing for the instance i_asg/ch[1]/dac_buf_reg_5, implemented as a RAM block, might be sub-optimal as no output register was merged into the block.
Related violations: <none>

SYNTH-6#12 Warning
Timing of a RAM block might be sub-optimal  
The timing for the instance i_asg/ch[1]/dac_buf_reg_6, implemented as a RAM block, might be sub-optimal as no output register was merged into the block.
Related violations: <none>

SYNTH-6#13 Warning
Timing of a RAM block might be sub-optimal  
The timing for the instance i_dsp/genblk5[5].iq/iq_fgen/sin_reg_reg, implemented as a RAM block, might be sub-optimal as no output register was merged into the block.
Related violations: <none>

SYNTH-6#14 Warning
Timing of a RAM block might be sub-optimal  
The timing for the instance i_dsp/genblk5[5].iq/iq_fgen/sin_shifted_reg_reg, implemented as a RAM block, might be sub-optimal as no output register was merged into the block.
Related violations: <none>

SYNTH-6#15 Warning
Timing of a RAM block might be sub-optimal  
The timing for the instance i_dsp/genblk5[6].iq/iq_fgen/sin_reg_reg, implemented as a RAM block, might be sub-optimal as no output register was merged into the block.
Related violations: <none>

SYNTH-6#16 Warning
Timing of a RAM block might be sub-optimal  
The timing for the instance i_dsp/genblk5[6].iq/iq_fgen/sin_shifted_reg_reg, implemented as a RAM block, might be sub-optimal as no output register was merged into the block.
Related violations: <none>

SYNTH-6#17 Warning
Timing of a RAM block might be sub-optimal  
The timing for the instance i_dsp/genblk6[7].iq_2_outputs/iq_fgen/sin_reg_reg, implemented as a RAM block, might be sub-optimal as no output register was merged into the block.
Related violations: <none>

SYNTH-6#18 Warning
Timing of a RAM block might be sub-optimal  
The timing for the instance i_dsp/genblk6[7].iq_2_outputs/iq_fgen/sin_shifted_reg_reg, implemented as a RAM block, might be sub-optimal as no output register was merged into the block.
Related violations: <none>

SYNTH-6#19 Warning
Timing of a RAM block might be sub-optimal  
The timing for the instance i_scope/adc_b_buf_reg_6, implemented as a RAM block, might be sub-optimal as no output register was merged into the block.
Related violations: <none>

SYNTH-10#1 Warning
Wide multiplier  
Detected multiplier at i_dsp/genblk4[4].iir/p_ay1_module/product0 of size 15x18, it is decomposed from a wide multipler into 4 DSP blocks.
Related violations: <none>

SYNTH-10#2 Warning
Wide multiplier  
Detected multiplier at i_dsp/genblk4[4].iir/p_ay1_module/product0__0 of size 15x15, it is decomposed from a wide multipler into 4 DSP blocks.
Related violations: <none>

SYNTH-10#3 Warning
Wide multiplier  
Detected multiplier at i_dsp/genblk4[4].iir/p_ay1_module/product0__1 of size 18x18, it is decomposed from a wide multipler into 4 DSP blocks.
Related violations: <none>

SYNTH-10#4 Warning
Wide multiplier  
Detected multiplier at i_dsp/genblk4[4].iir/p_ay1_module/product0__2 of size 18x15, it is decomposed from a wide multipler into 4 DSP blocks.
Related violations: <none>

SYNTH-10#5 Warning
Wide multiplier  
Detected multiplier at i_dsp/genblk4[4].iir/p_ay2_module/product0 of size 15x18, it is decomposed from a wide multipler into 4 DSP blocks.
Related violations: <none>

SYNTH-10#6 Warning
Wide multiplier  
Detected multiplier at i_dsp/genblk4[4].iir/p_ay2_module/product0__0 of size 15x15, it is decomposed from a wide multipler into 4 DSP blocks.
Related violations: <none>

SYNTH-10#7 Warning
Wide multiplier  
Detected multiplier at i_dsp/genblk4[4].iir/p_ay2_module/product0__1 of size 18x18, it is decomposed from a wide multipler into 4 DSP blocks.
Related violations: <none>

SYNTH-10#8 Warning
Wide multiplier  
Detected multiplier at i_dsp/genblk4[4].iir/p_ay2_module/product0__2 of size 18x15, it is decomposed from a wide multipler into 4 DSP blocks.
Related violations: <none>

SYNTH-10#9 Warning
Wide multiplier  
Detected multiplier at i_dsp/genblk4[4].iir/p_bx0_module/product0 of size 15x18, it is decomposed from a wide multipler into 4 DSP blocks.
Related violations: <none>

SYNTH-10#10 Warning
Wide multiplier  
Detected multiplier at i_dsp/genblk4[4].iir/p_bx0_module/product0__0 of size 15x15, it is decomposed from a wide multipler into 4 DSP blocks.
Related violations: <none>

SYNTH-10#11 Warning
Wide multiplier  
Detected multiplier at i_dsp/genblk4[4].iir/p_bx0_module/product0__1 of size 18x18, it is decomposed from a wide multipler into 4 DSP blocks.
Related violations: <none>

SYNTH-10#12 Warning
Wide multiplier  
Detected multiplier at i_dsp/genblk4[4].iir/p_bx0_module/product0__2 of size 18x15, it is decomposed from a wide multipler into 4 DSP blocks.
Related violations: <none>

SYNTH-10#13 Warning
Wide multiplier  
Detected multiplier at i_dsp/genblk4[4].iir/p_bx1_module/product0 of size 15x18, it is decomposed from a wide multipler into 4 DSP blocks.
Related violations: <none>

SYNTH-10#14 Warning
Wide multiplier  
Detected multiplier at i_dsp/genblk4[4].iir/p_bx1_module/product0__0 of size 15x15, it is decomposed from a wide multipler into 4 DSP blocks.
Related violations: <none>

SYNTH-10#15 Warning
Wide multiplier  
Detected multiplier at i_dsp/genblk4[4].iir/p_bx1_module/product0__1 of size 18x18, it is decomposed from a wide multipler into 4 DSP blocks.
Related violations: <none>

SYNTH-10#16 Warning
Wide multiplier  
Detected multiplier at i_dsp/genblk4[4].iir/p_bx1_module/product0__2 of size 18x15, it is decomposed from a wide multipler into 4 DSP blocks.
Related violations: <none>

SYNTH-11#1 Warning
DSP output not registered  
DSP instance i_dsp/genblk5[5].iq/modulator/firstproduct_saturation[0]/product is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#2 Warning
DSP output not registered  
DSP instance i_dsp/genblk5[5].iq/modulator/firstproduct_saturation[1]/product is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#3 Warning
DSP output not registered  
DSP instance i_dsp/genblk5[5].iq/modulator/i0_product_and_sat/product is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#4 Warning
DSP output not registered  
DSP instance i_dsp/genblk5[5].iq/modulator/secondproduct1 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#5 Warning
DSP output not registered  
DSP instance i_dsp/genblk5[5].iq/modulator/secondproduct2 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#6 Warning
DSP output not registered  
DSP instance i_dsp/genblk5[6].iq/modulator/firstproduct_saturation[0]/product is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#7 Warning
DSP output not registered  
DSP instance i_dsp/genblk5[6].iq/modulator/firstproduct_saturation[1]/product is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#8 Warning
DSP output not registered  
DSP instance i_dsp/genblk5[6].iq/modulator/i0_product_and_sat/product is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#9 Warning
DSP output not registered  
DSP instance i_dsp/genblk5[6].iq/modulator/secondproduct1 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#10 Warning
DSP output not registered  
DSP instance i_dsp/genblk5[6].iq/modulator/secondproduct2 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#11 Warning
DSP output not registered  
DSP instance i_dsp/genblk6[7].iq_2_outputs/modulator/firstproduct_saturation[0]/product is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#12 Warning
DSP output not registered  
DSP instance i_dsp/genblk6[7].iq_2_outputs/modulator/firstproduct_saturation[1]/product is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#13 Warning
DSP output not registered  
DSP instance i_dsp/genblk6[7].iq_2_outputs/modulator/i0_product_and_sat/product is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#14 Warning
DSP output not registered  
DSP instance i_dsp/genblk6[7].iq_2_outputs/modulator/q0_product_and_sat/product is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#15 Warning
DSP output not registered  
DSP instance i_dsp/genblk6[7].iq_2_outputs/modulator/secondproduct1 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#16 Warning
DSP output not registered  
DSP instance i_dsp/genblk6[7].iq_2_outputs/modulator/secondproduct2 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-16#1 Warning
Address collision  
Block RAM i_asg/ch[0]/dac_buf_reg_0 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#2 Warning
Address collision  
Block RAM i_asg/ch[0]/dac_buf_reg_1 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#3 Warning
Address collision  
Block RAM i_asg/ch[0]/dac_buf_reg_2 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#4 Warning
Address collision  
Block RAM i_asg/ch[0]/dac_buf_reg_3 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#5 Warning
Address collision  
Block RAM i_asg/ch[0]/dac_buf_reg_4 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#6 Warning
Address collision  
Block RAM i_asg/ch[0]/dac_buf_reg_5 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#7 Warning
Address collision  
Block RAM i_asg/ch[0]/dac_buf_reg_6 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#8 Warning
Address collision  
Block RAM i_asg/ch[1]/dac_buf_reg_0 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#9 Warning
Address collision  
Block RAM i_asg/ch[1]/dac_buf_reg_1 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#10 Warning
Address collision  
Block RAM i_asg/ch[1]/dac_buf_reg_2 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#11 Warning
Address collision  
Block RAM i_asg/ch[1]/dac_buf_reg_3 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#12 Warning
Address collision  
Block RAM i_asg/ch[1]/dac_buf_reg_4 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#13 Warning
Address collision  
Block RAM i_asg/ch[1]/dac_buf_reg_5 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#14 Warning
Address collision  
Block RAM i_asg/ch[1]/dac_buf_reg_6 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

TIMING-15#1 Warning
Large hold violation on inter-clock path  
There is a large inter-clock skew of 2.596 ns between adc_dat_a_i[13] (clocked by adc_clk) and adc_dat_a_reg[11]/D (clocked by pll_adc_clk) that results in large hold timing violation(s) of -2.033 ns. Fixing large hold violations during routing might impact setup slack and result in more difficult timing closure
Related violations: <none>

TIMING-15#2 Warning
Large hold violation on inter-clock path  
There is a large inter-clock skew of 2.596 ns between adc_dat_a_i[5] (clocked by adc_clk) and adc_dat_a_reg[3]/D (clocked by pll_adc_clk) that results in large hold timing violation(s) of -2.039 ns. Fixing large hold violations during routing might impact setup slack and result in more difficult timing closure
Related violations: <none>

TIMING-15#3 Warning
Large hold violation on inter-clock path  
There is a large inter-clock skew of 2.596 ns between adc_dat_b_i[7] (clocked by adc_clk) and adc_dat_b_reg[5]/D (clocked by pll_adc_clk) that results in large hold timing violation(s) of -2.118 ns. Fixing large hold violations during routing might impact setup slack and result in more difficult timing closure
Related violations: <none>

TIMING-15#4 Warning
Large hold violation on inter-clock path  
There is a large inter-clock skew of 2.596 ns between adc_dat_b_i[9] (clocked by adc_clk) and adc_dat_b_reg[7]/D (clocked by pll_adc_clk) that results in large hold timing violation(s) of -2.122 ns. Fixing large hold violations during routing might impact setup slack and result in more difficult timing closure
Related violations: <none>

TIMING-15#5 Warning
Large hold violation on inter-clock path  
There is a large inter-clock skew of 2.600 ns between adc_dat_a_i[14] (clocked by adc_clk) and adc_dat_a_reg[12]/D (clocked by pll_adc_clk) that results in large hold timing violation(s) of -2.077 ns. Fixing large hold violations during routing might impact setup slack and result in more difficult timing closure
Related violations: <none>

TIMING-15#6 Warning
Large hold violation on inter-clock path  
There is a large inter-clock skew of 2.600 ns between adc_dat_b_i[10] (clocked by adc_clk) and adc_dat_b_reg[8]/D (clocked by pll_adc_clk) that results in large hold timing violation(s) of -2.115 ns. Fixing large hold violations during routing might impact setup slack and result in more difficult timing closure
Related violations: <none>

TIMING-15#7 Warning
Large hold violation on inter-clock path  
There is a large inter-clock skew of 2.600 ns between adc_dat_b_i[11] (clocked by adc_clk) and adc_dat_b_reg[9]/D (clocked by pll_adc_clk) that results in large hold timing violation(s) of -2.113 ns. Fixing large hold violations during routing might impact setup slack and result in more difficult timing closure
Related violations: <none>

TIMING-15#8 Warning
Large hold violation on inter-clock path  
There is a large inter-clock skew of 2.603 ns between adc_dat_a_i[6] (clocked by adc_clk) and adc_dat_a_reg[4]/D (clocked by pll_adc_clk) that results in large hold timing violation(s) of -2.026 ns. Fixing large hold violations during routing might impact setup slack and result in more difficult timing closure
Related violations: <none>

TIMING-15#9 Warning
Large hold violation on inter-clock path  
There is a large inter-clock skew of 2.603 ns between adc_dat_a_i[7] (clocked by adc_clk) and adc_dat_a_reg[5]/D (clocked by pll_adc_clk) that results in large hold timing violation(s) of -2.024 ns. Fixing large hold violations during routing might impact setup slack and result in more difficult timing closure
Related violations: <none>

TIMING-15#10 Warning
Large hold violation on inter-clock path  
There is a large inter-clock skew of 2.603 ns between adc_dat_b_i[13] (clocked by adc_clk) and adc_dat_b_reg[11]/D (clocked by pll_adc_clk) that results in large hold timing violation(s) of -2.117 ns. Fixing large hold violations during routing might impact setup slack and result in more difficult timing closure
Related violations: <none>

TIMING-15#11 Warning
Large hold violation on inter-clock path  
There is a large inter-clock skew of 2.603 ns between adc_dat_b_i[15] (clocked by adc_clk) and adc_dat_b_reg[13]/D (clocked by pll_adc_clk) that results in large hold timing violation(s) of -2.110 ns. Fixing large hold violations during routing might impact setup slack and result in more difficult timing closure
Related violations: <none>

TIMING-15#12 Warning
Large hold violation on inter-clock path  
There is a large inter-clock skew of 2.604 ns between adc_dat_a_i[15] (clocked by adc_clk) and adc_dat_a_reg[13]/D (clocked by pll_adc_clk) that results in large hold timing violation(s) of -2.138 ns. Fixing large hold violations during routing might impact setup slack and result in more difficult timing closure
Related violations: <none>

TIMING-15#13 Warning
Large hold violation on inter-clock path  
There is a large inter-clock skew of 2.604 ns between adc_dat_a_i[2] (clocked by adc_clk) and adc_dat_a_reg[0]/D (clocked by pll_adc_clk) that results in large hold timing violation(s) of -2.050 ns. Fixing large hold violations during routing might impact setup slack and result in more difficult timing closure
Related violations: <none>

TIMING-15#14 Warning
Large hold violation on inter-clock path  
There is a large inter-clock skew of 2.604 ns between adc_dat_a_i[3] (clocked by adc_clk) and adc_dat_a_reg[1]/D (clocked by pll_adc_clk) that results in large hold timing violation(s) of -2.133 ns. Fixing large hold violations during routing might impact setup slack and result in more difficult timing closure
Related violations: <none>

TIMING-15#15 Warning
Large hold violation on inter-clock path  
There is a large inter-clock skew of 2.604 ns between adc_dat_a_i[4] (clocked by adc_clk) and adc_dat_a_reg[2]/D (clocked by pll_adc_clk) that results in large hold timing violation(s) of -2.043 ns. Fixing large hold violations during routing might impact setup slack and result in more difficult timing closure
Related violations: <none>

TIMING-15#16 Warning
Large hold violation on inter-clock path  
There is a large inter-clock skew of 2.607 ns between adc_dat_a_i[11] (clocked by adc_clk) and adc_dat_a_reg[9]/D (clocked by pll_adc_clk) that results in large hold timing violation(s) of -2.104 ns. Fixing large hold violations during routing might impact setup slack and result in more difficult timing closure
Related violations: <none>

TIMING-15#17 Warning
Large hold violation on inter-clock path  
There is a large inter-clock skew of 2.607 ns between adc_dat_a_i[12] (clocked by adc_clk) and adc_dat_a_reg[10]/D (clocked by pll_adc_clk) that results in large hold timing violation(s) of -2.101 ns. Fixing large hold violations during routing might impact setup slack and result in more difficult timing closure
Related violations: <none>

TIMING-15#18 Warning
Large hold violation on inter-clock path  
There is a large inter-clock skew of 2.607 ns between adc_dat_b_i[2] (clocked by adc_clk) and adc_dat_b_reg[0]/D (clocked by pll_adc_clk) that results in large hold timing violation(s) of -2.153 ns. Fixing large hold violations during routing might impact setup slack and result in more difficult timing closure
Related violations: <none>

TIMING-15#19 Warning
Large hold violation on inter-clock path  
There is a large inter-clock skew of 2.608 ns between adc_dat_a_i[10] (clocked by adc_clk) and adc_dat_a_reg[8]/D (clocked by pll_adc_clk) that results in large hold timing violation(s) of -2.094 ns. Fixing large hold violations during routing might impact setup slack and result in more difficult timing closure
Related violations: <none>

TIMING-15#20 Warning
Large hold violation on inter-clock path  
There is a large inter-clock skew of 2.608 ns between adc_dat_a_i[8] (clocked by adc_clk) and adc_dat_a_reg[6]/D (clocked by pll_adc_clk) that results in large hold timing violation(s) of -2.074 ns. Fixing large hold violations during routing might impact setup slack and result in more difficult timing closure
Related violations: <none>

TIMING-15#21 Warning
Large hold violation on inter-clock path  
There is a large inter-clock skew of 2.608 ns between adc_dat_a_i[9] (clocked by adc_clk) and adc_dat_a_reg[7]/D (clocked by pll_adc_clk) that results in large hold timing violation(s) of -2.081 ns. Fixing large hold violations during routing might impact setup slack and result in more difficult timing closure
Related violations: <none>

TIMING-15#22 Warning
Large hold violation on inter-clock path  
There is a large inter-clock skew of 2.608 ns between adc_dat_b_i[12] (clocked by adc_clk) and adc_dat_b_reg[10]/D (clocked by pll_adc_clk) that results in large hold timing violation(s) of -2.141 ns. Fixing large hold violations during routing might impact setup slack and result in more difficult timing closure
Related violations: <none>

TIMING-15#23 Warning
Large hold violation on inter-clock path  
There is a large inter-clock skew of 2.608 ns between adc_dat_b_i[14] (clocked by adc_clk) and adc_dat_b_reg[12]/D (clocked by pll_adc_clk) that results in large hold timing violation(s) of -2.140 ns. Fixing large hold violations during routing might impact setup slack and result in more difficult timing closure
Related violations: <none>

TIMING-15#24 Warning
Large hold violation on inter-clock path  
There is a large inter-clock skew of 2.610 ns between adc_dat_b_i[4] (clocked by adc_clk) and adc_dat_b_reg[2]/D (clocked by pll_adc_clk) that results in large hold timing violation(s) of -2.128 ns. Fixing large hold violations during routing might impact setup slack and result in more difficult timing closure
Related violations: <none>

TIMING-15#25 Warning
Large hold violation on inter-clock path  
There is a large inter-clock skew of 2.610 ns between adc_dat_b_i[5] (clocked by adc_clk) and adc_dat_b_reg[3]/D (clocked by pll_adc_clk) that results in large hold timing violation(s) of -2.119 ns. Fixing large hold violations during routing might impact setup slack and result in more difficult timing closure
Related violations: <none>

TIMING-15#26 Warning
Large hold violation on inter-clock path  
There is a large inter-clock skew of 2.611 ns between adc_dat_b_i[3] (clocked by adc_clk) and adc_dat_b_reg[1]/D (clocked by pll_adc_clk) that results in large hold timing violation(s) of -2.162 ns. Fixing large hold violations during routing might impact setup slack and result in more difficult timing closure
Related violations: <none>

TIMING-15#27 Warning
Large hold violation on inter-clock path  
There is a large inter-clock skew of 2.611 ns between adc_dat_b_i[6] (clocked by adc_clk) and adc_dat_b_reg[4]/D (clocked by pll_adc_clk) that results in large hold timing violation(s) of -2.119 ns. Fixing large hold violations during routing might impact setup slack and result in more difficult timing closure
Related violations: <none>

TIMING-15#28 Warning
Large hold violation on inter-clock path  
There is a large inter-clock skew of 2.611 ns between adc_dat_b_i[8] (clocked by adc_clk) and adc_dat_b_reg[6]/D (clocked by pll_adc_clk) that results in large hold timing violation(s) of -2.151 ns. Fixing large hold violations during routing might impact setup slack and result in more difficult timing closure
Related violations: <none>

TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -1.004 ns between i_ps/axi_slave_gp0/wr_wdata_reg[0]_rep__0/C (clocked by pll_adc_clk) and i_asg/set_a_rnum_reg[0]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -1.014 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ren_dly_reg[0]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -1.014 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ren_dly_reg[1]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -1.016 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/dly_tick_reg[1]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -1.016 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/dly_tick_reg[3]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -1.016 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/dly_tick_reg[4]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -1.017 ns between i_ps/axi_slave_gp0/wr_wdata_reg[0]_rep__0/C (clocked by pll_adc_clk) and i_asg/set_a_amp_reg[0]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -1.043 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/ext_trig_debn_reg[16]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -1.062 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/ext_trig_debn_reg[6]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -1.062 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/ext_trig_debn_reg[7]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -1.062 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/ext_trig_debn_reg[8]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -1.085 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_ams/cfg_reg[21]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -1.105 ns between i_ps/axi_slave_gp0/wr_wdata_reg[13]/C (clocked by pll_adc_clk) and i_asg/set_a_ncyc_reg[13]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -1.108 ns between i_ps/axi_slave_gp0/wr_wdata_reg[4]/C (clocked by pll_adc_clk) and i_asg/at_counts_b_reg[4]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -1.126 ns between i_ps/axi_slave_gp0/wr_wdata_reg[13]/C (clocked by pll_adc_clk) and i_asg/set_b_amp_reg[13]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -1.129 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_ams/dac_a_o_reg[23]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -1.143 ns between i_ps/axi_slave_gp0/rd_do_reg/C (clocked by pll_adc_clk) and i_asg/set_a_ofs_reg[25]/CE (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -1.162 ns between i_ps/axi_slave_gp0/wr_wdata_reg[13]/C (clocked by pll_adc_clk) and i_asg/at_counts_b_reg[13]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -1.166 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/dly_tick_reg[2]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -1.185 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/ext_trig_debn_reg[17]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -1.185 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/ext_trig_debn_reg[18]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -1.185 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/ext_trig_debn_reg[19]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -1.195 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_ams/dac_d_o_reg[20]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -1.195 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_ams/dac_d_o_reg[21]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -1.195 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_ams/dac_d_o_reg[22]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -1.221 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_ams/cfg_b_reg[21]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -1.221 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_ams/dac_b_o_reg[21]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -1.225 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_ams/dac_c_o_reg[21]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -1.225 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_ams/dac_c_o_reg[22]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -1.225 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/ext_trig_debp_reg[11]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
There is a large setup violation of -1.225 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/ext_trig_debp_reg[9]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#32 Warning
Large setup violation  
There is a large setup violation of -1.230 ns between i_ps/axi_slave_gp0/wr_wdata_reg[4]/C (clocked by pll_adc_clk) and i_asg/at_counts_a_reg[36]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#33 Warning
Large setup violation  
There is a large setup violation of -1.253 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_ams/dac_a_o_reg[19]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#34 Warning
Large setup violation  
There is a large setup violation of -1.268 ns between i_ps/axi_slave_gp0/wr_wdata_reg[11]/C (clocked by pll_adc_clk) and i_asg/set_a_ofs_reg[11]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#35 Warning
Large setup violation  
There is a large setup violation of -1.272 ns between i_ps/axi_slave_gp0/wr_wdata_reg[13]/C (clocked by pll_adc_clk) and i_asg/set_b_rdly_reg[13]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#36 Warning
Large setup violation  
There is a large setup violation of -1.273 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_ams/cfg_reg[20]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#37 Warning
Large setup violation  
There is a large setup violation of -1.274 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/ext_trig_debp_reg[6]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#38 Warning
Large setup violation  
There is a large setup violation of -1.274 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/ext_trig_debp_reg[7]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#39 Warning
Large setup violation  
There is a large setup violation of -1.274 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/ext_trig_debp_reg[8]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#40 Warning
Large setup violation  
There is a large setup violation of -1.283 ns between i_ps/axi_slave_gp0/wr_wdata_reg[4]/C (clocked by pll_adc_clk) and i_asg/ch[0]/dac_buf_reg_2/DIADI[0] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#41 Warning
Large setup violation  
There is a large setup violation of -1.326 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/ext_trig_debn_reg[1]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#42 Warning
Large setup violation  
There is a large setup violation of -1.326 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/ext_trig_debn_reg[3]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#43 Warning
Large setup violation  
There is a large setup violation of -1.326 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/ext_trig_debn_reg[4]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#44 Warning
Large setup violation  
There is a large setup violation of -1.350 ns between i_ps/axi_slave_gp0/wr_wdata_reg[12]/C (clocked by pll_adc_clk) and i_asg/at_counts_b_reg[12]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#45 Warning
Large setup violation  
There is a large setup violation of -1.359 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_ams/dac_c_o_reg[20]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#46 Warning
Large setup violation  
There is a large setup violation of -1.359 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_ams/dac_c_o_reg[6]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#47 Warning
Large setup violation  
There is a large setup violation of -1.369 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_ams/dac_c_o_reg[19]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#48 Warning
Large setup violation  
There is a large setup violation of -1.369 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_ams/dac_c_o_reg[23]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#49 Warning
Large setup violation  
There is a large setup violation of -1.372 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/dly_tick_reg[0]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#50 Warning
Large setup violation  
There is a large setup violation of -1.386 ns between i_ps/axi_slave_gp0/wr_wdata_reg[11]/C (clocked by pll_adc_clk) and i_asg/set_a_rnum_reg[11]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#51 Warning
Large setup violation  
There is a large setup violation of -1.396 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_ams/sys_ack_reg/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#52 Warning
Large setup violation  
There is a large setup violation of -1.396 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ren_dly_reg[2]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#53 Warning
Large setup violation  
There is a large setup violation of -1.441 ns between i_ps/axi_slave_gp0/wr_wdata_reg[12]/C (clocked by pll_adc_clk) and i_asg/set_b_ofs_reg[12]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#54 Warning
Large setup violation  
There is a large setup violation of -1.451 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_ams/cfg_b_reg[13]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#55 Warning
Large setup violation  
There is a large setup violation of -1.451 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_ams/dac_b_o_reg[13]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#56 Warning
Large setup violation  
There is a large setup violation of -1.456 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_ams/dac_a_o_reg[20]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#57 Warning
Large setup violation  
There is a large setup violation of -1.456 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_ams/dac_a_o_reg[22]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#58 Warning
Large setup violation  
There is a large setup violation of -1.471 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_ams/dac_d_o_reg[17]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#59 Warning
Large setup violation  
There is a large setup violation of -1.471 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_ams/dac_d_o_reg[19]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#60 Warning
Large setup violation  
There is a large setup violation of -1.471 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_ams/dac_d_o_reg[23]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#61 Warning
Large setup violation  
There is a large setup violation of -1.472 ns between i_ps/axi_slave_gp0/wr_wdata_reg[12]/C (clocked by pll_adc_clk) and i_asg/set_a_size_reg[12]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#62 Warning
Large setup violation  
There is a large setup violation of -1.475 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_ams/dac_b_o_reg[11]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#63 Warning
Large setup violation  
There is a large setup violation of -1.484 ns between i_ps/axi_slave_gp0/wr_wdata_reg[13]/C (clocked by pll_adc_clk) and i_asg/at_counts_b_reg[45]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#64 Warning
Large setup violation  
There is a large setup violation of -1.497 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_ams/dac_c_o_reg[12]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#65 Warning
Large setup violation  
There is a large setup violation of -1.497 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_ams/dac_c_o_reg[8]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#66 Warning
Large setup violation  
There is a large setup violation of -1.498 ns between i_ps/axi_slave_gp0/wr_wdata_reg[12]/C (clocked by pll_adc_clk) and i_asg/set_b_amp_reg[12]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#67 Warning
Large setup violation  
There is a large setup violation of -1.509 ns between i_ps/axi_slave_gp0/wr_wdata_reg[0]_rep__0/C (clocked by pll_adc_clk) and i_asg/ch[0]/dac_buf_reg_0/DIADI[0] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#68 Warning
Large setup violation  
There is a large setup violation of -1.516 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_ams/dac_c_o_reg[11]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#69 Warning
Large setup violation  
There is a large setup violation of -1.516 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_ams/dac_c_o_reg[16]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#70 Warning
Large setup violation  
There is a large setup violation of -1.516 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_ams/dac_c_o_reg[17]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#71 Warning
Large setup violation  
There is a large setup violation of -1.516 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_ams/dac_c_o_reg[18]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#72 Warning
Large setup violation  
There is a large setup violation of -1.543 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_ams/cfg_b_reg[0]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#73 Warning
Large setup violation  
There is a large setup violation of -1.546 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_ams/cfg_b_reg[19]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#74 Warning
Large setup violation  
There is a large setup violation of -1.546 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/at_counts_a_reg[3]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#75 Warning
Large setup violation  
There is a large setup violation of -1.551 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_ams/cfg_b_reg[23]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#76 Warning
Large setup violation  
There is a large setup violation of -1.551 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_ams/cfg_reg[23]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#77 Warning
Large setup violation  
There is a large setup violation of -1.551 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_ams/dac_a_o_reg[17]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#78 Warning
Large setup violation  
There is a large setup violation of -1.551 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_ams/dac_b_o_reg[23]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#79 Warning
Large setup violation  
There is a large setup violation of -1.566 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_ams/dac_c_o_reg[7]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#80 Warning
Large setup violation  
There is a large setup violation of -1.589 ns between i_ps/axi_slave_gp0/wr_wdata_reg[12]/C (clocked by pll_adc_clk) and i_asg/set_a_rdly_reg[12]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#81 Warning
Large setup violation  
There is a large setup violation of -1.602 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_ams/cfg_reg[22]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#82 Warning
Large setup violation  
There is a large setup violation of -1.602 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_ams/dac_b_o_reg[16]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#83 Warning
Large setup violation  
There is a large setup violation of -1.603 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_ams/dac_d_o_reg[16]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#84 Warning
Large setup violation  
There is a large setup violation of -1.603 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_ams/dac_d_o_reg[18]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#85 Warning
Large setup violation  
There is a large setup violation of -1.603 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_ams/dac_d_o_reg[6]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#86 Warning
Large setup violation  
There is a large setup violation of -1.603 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_ams/dac_d_o_reg[7]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#87 Warning
Large setup violation  
There is a large setup violation of -1.668 ns between i_ps/axi_slave_gp0/wr_wdata_reg[13]/C (clocked by pll_adc_clk) and i_asg/ch[1]/dac_buf_reg_6/DIADI[1] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#88 Warning
Large setup violation  
There is a large setup violation of -1.684 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_ams/cfg_reg[16]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#89 Warning
Large setup violation  
There is a large setup violation of -1.684 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_ams/dac_a_o_reg[16]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#90 Warning
Large setup violation  
There is a large setup violation of -1.697 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_ams/cfg_b_reg[16]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#91 Warning
Large setup violation  
There is a large setup violation of -1.711 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_ams/dac_c_o_reg[0]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#92 Warning
Large setup violation  
There is a large setup violation of -1.711 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_ams/dac_c_o_reg[14]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#93 Warning
Large setup violation  
There is a large setup violation of -1.711 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_ams/dac_c_o_reg[2]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#94 Warning
Large setup violation  
There is a large setup violation of -1.711 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_ams/dac_c_o_reg[9]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#95 Warning
Large setup violation  
There is a large setup violation of -1.716 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/at_counts_b_reg[14]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#96 Warning
Large setup violation  
There is a large setup violation of -1.716 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/at_counts_b_reg[17]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#97 Warning
Large setup violation  
There is a large setup violation of -1.716 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/at_counts_b_reg[7]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#98 Warning
Large setup violation  
There is a large setup violation of -1.720 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_ncyc_reg[12]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#99 Warning
Large setup violation  
There is a large setup violation of -1.720 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_ncyc_reg[20]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#100 Warning
Large setup violation  
There is a large setup violation of -1.720 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_ncyc_reg[7]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#101 Warning
Large setup violation  
There is a large setup violation of -1.720 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_ncyc_reg[8]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#102 Warning
Large setup violation  
There is a large setup violation of -1.727 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_ncyc_reg[15]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#103 Warning
Large setup violation  
There is a large setup violation of -1.727 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_ncyc_reg[3]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#104 Warning
Large setup violation  
There is a large setup violation of -1.727 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_ncyc_reg[6]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#105 Warning
Large setup violation  
There is a large setup violation of -1.735 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_ams/cfg_b_reg[11]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#106 Warning
Large setup violation  
There is a large setup violation of -1.758 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_ams/cfg_b_reg[7]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#107 Warning
Large setup violation  
There is a large setup violation of -1.758 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_ams/dac_b_o_reg[7]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#108 Warning
Large setup violation  
There is a large setup violation of -1.766 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_size_reg[10]/S (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#109 Warning
Large setup violation  
There is a large setup violation of -1.766 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_size_reg[1]/S (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#110 Warning
Large setup violation  
There is a large setup violation of -1.766 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_size_reg[2]/S (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#111 Warning
Large setup violation  
There is a large setup violation of -1.766 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_size_reg[4]/S (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#112 Warning
Large setup violation  
There is a large setup violation of -1.766 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_size_reg[5]/S (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#113 Warning
Large setup violation  
There is a large setup violation of -1.766 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_size_reg[6]/S (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#114 Warning
Large setup violation  
There is a large setup violation of -1.766 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_size_reg[9]/S (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#115 Warning
Large setup violation  
There is a large setup violation of -1.772 ns between i_ps/axi_slave_gp0/wr_wdata_reg[12]/C (clocked by pll_adc_clk) and i_asg/set_a_step_reg[12]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#116 Warning
Large setup violation  
There is a large setup violation of -1.776 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_step_reg[10]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#117 Warning
Large setup violation  
There is a large setup violation of -1.776 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_step_reg[13]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#118 Warning
Large setup violation  
There is a large setup violation of -1.776 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_step_reg[18]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#119 Warning
Large setup violation  
There is a large setup violation of -1.793 ns between i_ps/axi_slave_gp0/wr_wdata_reg[11]/C (clocked by pll_adc_clk) and i_asg/at_counts_a_reg[43]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#120 Warning
Large setup violation  
There is a large setup violation of -1.804 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_rnum_reg[10]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#121 Warning
Large setup violation  
There is a large setup violation of -1.804 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_rnum_reg[11]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#122 Warning
Large setup violation  
There is a large setup violation of -1.804 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_rnum_reg[14]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#123 Warning
Large setup violation  
There is a large setup violation of -1.804 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_rnum_reg[8]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#124 Warning
Large setup violation  
There is a large setup violation of -1.806 ns between i_ps/axi_slave_gp0/wr_wdata_reg[11]/C (clocked by pll_adc_clk) and i_asg/set_a_amp_reg[11]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#125 Warning
Large setup violation  
There is a large setup violation of -1.808 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_ams/dac_a_o_reg[13]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#126 Warning
Large setup violation  
There is a large setup violation of -1.808 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_ams/dac_b_o_reg[22]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#127 Warning
Large setup violation  
There is a large setup violation of -1.822 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_ams/dac_d_o_reg[0]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#128 Warning
Large setup violation  
There is a large setup violation of -1.822 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_ams/dac_d_o_reg[4]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#129 Warning
Large setup violation  
There is a large setup violation of -1.822 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/at_counts_b_reg[3]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#130 Warning
Large setup violation  
There is a large setup violation of -1.822 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/at_counts_b_reg[4]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#131 Warning
Large setup violation  
There is a large setup violation of -1.822 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/at_counts_b_reg[8]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#132 Warning
Large setup violation  
There is a large setup violation of -1.825 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/dac_pntp_reg[16]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#133 Warning
Large setup violation  
There is a large setup violation of -1.825 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/dac_pntp_reg[17]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#134 Warning
Large setup violation  
There is a large setup violation of -1.825 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/dac_pntp_reg[18]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#135 Warning
Large setup violation  
There is a large setup violation of -1.825 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/dac_pntp_reg[20]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#136 Warning
Large setup violation  
There is a large setup violation of -1.826 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/dac_do_reg/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#137 Warning
Large setup violation  
There is a large setup violation of -1.827 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_ams/dac_c_o_reg[13]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#138 Warning
Large setup violation  
There is a large setup violation of -1.827 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_ams/dac_c_o_reg[3]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#139 Warning
Large setup violation  
There is a large setup violation of -1.827 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_ams/dac_c_o_reg[4]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#140 Warning
Large setup violation  
There is a large setup violation of -1.827 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_ams/dac_c_o_reg[5]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#141 Warning
Large setup violation  
There is a large setup violation of -1.828 ns between i_ps/axi_slave_gp0/wr_wdata_reg[13]/C (clocked by pll_adc_clk) and i_asg/set_a_rnum_reg[13]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#142 Warning
Large setup violation  
There is a large setup violation of -1.830 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_ams/cfg_b_reg[20]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#143 Warning
Large setup violation  
There is a large setup violation of -1.830 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_ams/dac_b_o_reg[20]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#144 Warning
Large setup violation  
There is a large setup violation of -1.831 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/cyc_cnt_reg[11]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#145 Warning
Large setup violation  
There is a large setup violation of -1.831 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/cyc_cnt_reg[12]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#146 Warning
Large setup violation  
There is a large setup violation of -1.831 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/cyc_cnt_reg[2]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#147 Warning
Large setup violation  
There is a large setup violation of -1.831 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/cyc_cnt_reg[3]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#148 Warning
Large setup violation  
There is a large setup violation of -1.831 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/cyc_cnt_reg[4]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#149 Warning
Large setup violation  
There is a large setup violation of -1.831 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/cyc_cnt_reg[5]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#150 Warning
Large setup violation  
There is a large setup violation of -1.831 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/cyc_cnt_reg[6]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#151 Warning
Large setup violation  
There is a large setup violation of -1.831 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/cyc_cnt_reg[9]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#152 Warning
Large setup violation  
There is a large setup violation of -1.835 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_amp_reg[13]/S (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#153 Warning
Large setup violation  
There is a large setup violation of -1.835 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_dc_reg[6]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#154 Warning
Large setup violation  
There is a large setup violation of -1.835 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_dc_reg[7]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#155 Warning
Large setup violation  
There is a large setup violation of -1.847 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/dac_rep_reg/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#156 Warning
Large setup violation  
There is a large setup violation of -1.847 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/ext_trig_dn_reg[0]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#157 Warning
Large setup violation  
There is a large setup violation of -1.847 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/ext_trig_dp_reg[0]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#158 Warning
Large setup violation  
There is a large setup violation of -1.852 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_ams/dac_d_o_reg[14]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#159 Warning
Large setup violation  
There is a large setup violation of -1.857 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_ams/cfg_b_reg[17]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#160 Warning
Large setup violation  
There is a large setup violation of -1.860 ns between i_ps/axi_slave_gp0/wr_wdata_reg[13]/C (clocked by pll_adc_clk) and i_asg/at_counts_a_reg[45]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#161 Warning
Large setup violation  
There is a large setup violation of -1.861 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_ncyc_reg[0]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#162 Warning
Large setup violation  
There is a large setup violation of -1.861 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_ncyc_reg[10]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#163 Warning
Large setup violation  
There is a large setup violation of -1.870 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_once_reg/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#164 Warning
Large setup violation  
There is a large setup violation of -1.871 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_step_reg[12]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#165 Warning
Large setup violation  
There is a large setup violation of -1.871 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_step_reg[14]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#166 Warning
Large setup violation  
There is a large setup violation of -1.871 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_step_reg[15]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#167 Warning
Large setup violation  
There is a large setup violation of -1.871 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_step_reg[22]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#168 Warning
Large setup violation  
There is a large setup violation of -1.871 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_step_reg[4]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#169 Warning
Large setup violation  
There is a large setup violation of -1.871 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_step_reg[7]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#170 Warning
Large setup violation  
There is a large setup violation of -1.871 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_step_reg[9]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#171 Warning
Large setup violation  
There is a large setup violation of -1.874 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_rdly_reg[14]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#172 Warning
Large setup violation  
There is a large setup violation of -1.874 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_rdly_reg[19]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#173 Warning
Large setup violation  
There is a large setup violation of -1.881 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/at_counts_a_reg[7]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#174 Warning
Large setup violation  
There is a large setup violation of -1.886 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_rdly_reg[4]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#175 Warning
Large setup violation  
There is a large setup violation of -1.886 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_rdly_reg[5]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#176 Warning
Large setup violation  
There is a large setup violation of -1.886 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_rdly_reg[6]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#177 Warning
Large setup violation  
There is a large setup violation of -1.886 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_rdly_reg[9]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#178 Warning
Large setup violation  
There is a large setup violation of -1.897 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_step_reg[2]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#179 Warning
Large setup violation  
There is a large setup violation of -1.899 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/at_counts_a_reg[4]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#180 Warning
Large setup violation  
There is a large setup violation of -1.899 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/at_counts_a_reg[6]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#181 Warning
Large setup violation  
There is a large setup violation of -1.902 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/ext_trig_in_reg[2]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#182 Warning
Large setup violation  
There is a large setup violation of -1.914 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_amp_reg[0]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#183 Warning
Large setup violation  
There is a large setup violation of -1.914 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_amp_reg[1]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#184 Warning
Large setup violation  
There is a large setup violation of -1.914 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_amp_reg[2]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#185 Warning
Large setup violation  
There is a large setup violation of -1.914 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_amp_reg[3]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#186 Warning
Large setup violation  
There is a large setup violation of -1.914 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_amp_reg[4]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#187 Warning
Large setup violation  
There is a large setup violation of -1.914 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_amp_reg[6]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#188 Warning
Large setup violation  
There is a large setup violation of -1.916 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_ams/cfg_b_reg[22]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#189 Warning
Large setup violation  
There is a large setup violation of -1.947 ns between i_ps/axi_slave_gp0/wr_wdata_reg[13]/C (clocked by pll_adc_clk) and i_asg/set_b_ofs_reg[13]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#190 Warning
Large setup violation  
There is a large setup violation of -1.951 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/at_counts_b_reg[11]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#191 Warning
Large setup violation  
There is a large setup violation of -1.951 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/at_counts_b_reg[12]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#192 Warning
Large setup violation  
There is a large setup violation of -1.951 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/at_counts_b_reg[13]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#193 Warning
Large setup violation  
There is a large setup violation of -1.951 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/at_counts_b_reg[18]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#194 Warning
Large setup violation  
There is a large setup violation of -1.955 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_ofs_reg[0]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#195 Warning
Large setup violation  
There is a large setup violation of -1.955 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_ofs_reg[2]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#196 Warning
Large setup violation  
There is a large setup violation of -1.955 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_ofs_reg[4]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#197 Warning
Large setup violation  
There is a large setup violation of -1.955 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_ofs_reg[8]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#198 Warning
Large setup violation  
There is a large setup violation of -1.962 ns between i_ps/axi_slave_gp0/wr_wdata_reg[12]/C (clocked by pll_adc_clk) and i_asg/set_a_ncyc_reg[12]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#199 Warning
Large setup violation  
There is a large setup violation of -1.970 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_rdly_reg[17]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#200 Warning
Large setup violation  
There is a large setup violation of -1.970 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_rdly_reg[8]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#201 Warning
Large setup violation  
There is a large setup violation of -1.986 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_ams/dac_d_o_reg[13]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#202 Warning
Large setup violation  
There is a large setup violation of -1.986 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_ams/dac_d_o_reg[9]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#203 Warning
Large setup violation  
There is a large setup violation of -1.992 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/at_counts_a_reg[5]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#204 Warning
Large setup violation  
There is a large setup violation of -1.993 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_ams/dac_c_o_reg[1]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#205 Warning
Large setup violation  
There is a large setup violation of -1.994 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_ams/cfg_reg[11]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#206 Warning
Large setup violation  
There is a large setup violation of -1.994 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/cyc_cnt_reg[0]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#207 Warning
Large setup violation  
There is a large setup violation of -1.994 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/cyc_cnt_reg[1]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#208 Warning
Large setup violation  
There is a large setup violation of -1.994 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/cyc_cnt_reg[2]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#209 Warning
Large setup violation  
There is a large setup violation of -1.994 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/cyc_cnt_reg[3]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#210 Warning
Large setup violation  
There is a large setup violation of -1.994 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/cyc_cnt_reg[4]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#211 Warning
Large setup violation  
There is a large setup violation of -1.994 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/cyc_cnt_reg[5]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#212 Warning
Large setup violation  
There is a large setup violation of -1.994 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/cyc_cnt_reg[7]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#213 Warning
Large setup violation  
There is a large setup violation of -1.994 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/cyc_cnt_reg[8]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#214 Warning
Large setup violation  
There is a large setup violation of -2.000 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_rnum_reg[4]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#215 Warning
Large setup violation  
There is a large setup violation of -2.000 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_rnum_reg[6]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#216 Warning
Large setup violation  
There is a large setup violation of -2.003 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/at_counts_a_reg[0]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#217 Warning
Large setup violation  
There is a large setup violation of -2.003 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/at_counts_a_reg[1]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#218 Warning
Large setup violation  
There is a large setup violation of -2.003 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/at_counts_a_reg[8]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#219 Warning
Large setup violation  
There is a large setup violation of -2.005 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_rdly_reg[10]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#220 Warning
Large setup violation  
There is a large setup violation of -2.005 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_rdly_reg[14]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#221 Warning
Large setup violation  
There is a large setup violation of -2.005 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_rdly_reg[15]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#222 Warning
Large setup violation  
There is a large setup violation of -2.005 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_rdly_reg[19]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#223 Warning
Large setup violation  
There is a large setup violation of -2.011 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_ams/cfg_reg[13]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#224 Warning
Large setup violation  
There is a large setup violation of -2.022 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_rdly_reg[29]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#225 Warning
Large setup violation  
There is a large setup violation of -2.022 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_rdly_reg[30]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#226 Warning
Large setup violation  
There is a large setup violation of -2.022 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_rdly_reg[31]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#227 Warning
Large setup violation  
There is a large setup violation of -2.031 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/at_counts_a_reg[23]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#228 Warning
Large setup violation  
There is a large setup violation of -2.032 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_ncyc_reg[12]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#229 Warning
Large setup violation  
There is a large setup violation of -2.032 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_ncyc_reg[15]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#230 Warning
Large setup violation  
There is a large setup violation of -2.032 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_ncyc_reg[2]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#231 Warning
Large setup violation  
There is a large setup violation of -2.032 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_ncyc_reg[3]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#232 Warning
Large setup violation  
There is a large setup violation of -2.036 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_ofs_reg[17]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#233 Warning
Large setup violation  
There is a large setup violation of -2.036 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_ofs_reg[20]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#234 Warning
Large setup violation  
There is a large setup violation of -2.036 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_ofs_reg[28]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#235 Warning
Large setup violation  
There is a large setup violation of -2.036 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_ofs_reg[29]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#236 Warning
Large setup violation  
There is a large setup violation of -2.036 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_ncyc_reg[7]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#237 Warning
Large setup violation  
There is a large setup violation of -2.039 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/dac_pntp_reg[0]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#238 Warning
Large setup violation  
There is a large setup violation of -2.039 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/dac_pntp_reg[10]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#239 Warning
Large setup violation  
There is a large setup violation of -2.039 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/dac_pntp_reg[19]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#240 Warning
Large setup violation  
There is a large setup violation of -2.040 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/rep_cnt_reg[12]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#241 Warning
Large setup violation  
There is a large setup violation of -2.040 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/rep_cnt_reg[13]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#242 Warning
Large setup violation  
There is a large setup violation of -2.040 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/rep_cnt_reg[15]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#243 Warning
Large setup violation  
There is a large setup violation of -2.040 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/rep_cnt_reg[9]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#244 Warning
Large setup violation  
There is a large setup violation of -2.040 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_rdly_reg[11]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#245 Warning
Large setup violation  
There is a large setup violation of -2.040 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_rdly_reg[13]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#246 Warning
Large setup violation  
There is a large setup violation of -2.040 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_rdly_reg[18]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#247 Warning
Large setup violation  
There is a large setup violation of -2.042 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_ncyc_reg[11]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#248 Warning
Large setup violation  
There is a large setup violation of -2.042 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_ncyc_reg[13]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#249 Warning
Large setup violation  
There is a large setup violation of -2.042 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_ncyc_reg[1]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#250 Warning
Large setup violation  
There is a large setup violation of -2.042 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_ncyc_reg[2]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#251 Warning
Large setup violation  
There is a large setup violation of -2.042 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_ncyc_reg[4]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#252 Warning
Large setup violation  
There is a large setup violation of -2.042 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_ncyc_reg[5]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#253 Warning
Large setup violation  
There is a large setup violation of -2.043 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/dac_pntp_reg[22]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#254 Warning
Large setup violation  
There is a large setup violation of -2.043 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/dac_pntp_reg[23]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#255 Warning
Large setup violation  
There is a large setup violation of -2.043 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/dac_pntp_reg[2]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#256 Warning
Large setup violation  
There is a large setup violation of -2.043 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/dac_pntp_reg[5]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#257 Warning
Large setup violation  
There is a large setup violation of -2.044 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/at_counts_b_reg[0]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#258 Warning
Large setup violation  
There is a large setup violation of -2.044 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/at_counts_b_reg[9]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#259 Warning
Large setup violation  
There is a large setup violation of -2.046 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_rdly_reg[12]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#260 Warning
Large setup violation  
There is a large setup violation of -2.046 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_rdly_reg[16]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#261 Warning
Large setup violation  
There is a large setup violation of -2.046 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_rdly_reg[20]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#262 Warning
Large setup violation  
There is a large setup violation of -2.046 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_rdly_reg[22]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#263 Warning
Large setup violation  
There is a large setup violation of -2.049 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_ncyc_reg[16]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#264 Warning
Large setup violation  
There is a large setup violation of -2.049 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_ncyc_reg[19]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#265 Warning
Large setup violation  
There is a large setup violation of -2.051 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/ext_trig_debp_reg[2]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#266 Warning
Large setup violation  
There is a large setup violation of -2.063 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/dac_pntp_reg[1]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#267 Warning
Large setup violation  
There is a large setup violation of -2.063 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/dac_pntp_reg[4]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#268 Warning
Large setup violation  
There is a large setup violation of -2.063 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/dac_pntp_reg[6]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#269 Warning
Large setup violation  
There is a large setup violation of -2.063 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/dac_pntp_reg[8]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#270 Warning
Large setup violation  
There is a large setup violation of -2.065 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_size_reg[0]/S (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#271 Warning
Large setup violation  
There is a large setup violation of -2.065 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_size_reg[15]/S (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#272 Warning
Large setup violation  
There is a large setup violation of -2.065 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_size_reg[17]/S (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#273 Warning
Large setup violation  
There is a large setup violation of -2.065 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_size_reg[8]/S (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#274 Warning
Large setup violation  
There is a large setup violation of -2.071 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/cyc_cnt_reg[10]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#275 Warning
Large setup violation  
There is a large setup violation of -2.071 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/cyc_cnt_reg[13]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#276 Warning
Large setup violation  
There is a large setup violation of -2.071 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/cyc_cnt_reg[14]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#277 Warning
Large setup violation  
There is a large setup violation of -2.071 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/cyc_cnt_reg[15]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#278 Warning
Large setup violation  
There is a large setup violation of -2.071 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/cyc_cnt_reg[16]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#279 Warning
Large setup violation  
There is a large setup violation of -2.071 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/cyc_cnt_reg[17]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#280 Warning
Large setup violation  
There is a large setup violation of -2.071 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/cyc_cnt_reg[7]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#281 Warning
Large setup violation  
There is a large setup violation of -2.071 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/cyc_cnt_reg[8]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#282 Warning
Large setup violation  
There is a large setup violation of -2.072 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/ext_trig_debn_reg[12]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#283 Warning
Large setup violation  
There is a large setup violation of -2.072 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/ext_trig_debn_reg[2]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#284 Warning
Large setup violation  
There is a large setup violation of -2.072 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/ext_trig_debn_reg[5]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#285 Warning
Large setup violation  
There is a large setup violation of -2.087 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_ams/dac_d_o_reg[10]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#286 Warning
Large setup violation  
There is a large setup violation of -2.087 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_ams/dac_d_o_reg[8]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#287 Warning
Large setup violation  
There is a large setup violation of -2.088 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/dac_pnt_reg[4]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#288 Warning
Large setup violation  
There is a large setup violation of -2.088 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/dac_pnt_reg[6]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#289 Warning
Large setup violation  
There is a large setup violation of -2.089 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_ams/cfg_reg[0]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#290 Warning
Large setup violation  
There is a large setup violation of -2.091 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_ncyc_reg[10]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#291 Warning
Large setup violation  
There is a large setup violation of -2.091 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_ncyc_reg[11]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#292 Warning
Large setup violation  
There is a large setup violation of -2.091 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_ncyc_reg[4]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#293 Warning
Large setup violation  
There is a large setup violation of -2.091 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_ncyc_reg[6]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#294 Warning
Large setup violation  
There is a large setup violation of -2.093 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/ext_trig_debp_reg[10]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#295 Warning
Large setup violation  
There is a large setup violation of -2.093 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/ext_trig_debp_reg[13]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#296 Warning
Large setup violation  
There is a large setup violation of -2.093 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/ext_trig_debp_reg[14]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#297 Warning
Large setup violation  
There is a large setup violation of -2.093 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/ext_trig_debp_reg[15]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#298 Warning
Large setup violation  
There is a large setup violation of -2.097 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/at_counts_a_reg[11]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#299 Warning
Large setup violation  
There is a large setup violation of -2.097 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/at_counts_a_reg[12]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#300 Warning
Large setup violation  
There is a large setup violation of -2.097 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/at_counts_a_reg[15]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#301 Warning
Large setup violation  
There is a large setup violation of -2.097 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_amp_reg[3]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#302 Warning
Large setup violation  
There is a large setup violation of -2.097 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_dc_reg[10]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#303 Warning
Large setup violation  
There is a large setup violation of -2.100 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/dly_cnt_reg[10]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#304 Warning
Large setup violation  
There is a large setup violation of -2.100 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/dly_cnt_reg[11]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#305 Warning
Large setup violation  
There is a large setup violation of -2.100 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/dly_cnt_reg[8]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#306 Warning
Large setup violation  
There is a large setup violation of -2.100 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/dly_cnt_reg[9]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#307 Warning
Large setup violation  
There is a large setup violation of -2.101 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_amp_reg[0]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#308 Warning
Large setup violation  
There is a large setup violation of -2.101 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_dc_reg[0]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#309 Warning
Large setup violation  
There is a large setup violation of -2.101 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_dc_reg[4]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#310 Warning
Large setup violation  
There is a large setup violation of -2.101 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_dc_reg[7]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#311 Warning
Large setup violation  
There is a large setup violation of -2.103 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_dc_reg[3]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#312 Warning
Large setup violation  
There is a large setup violation of -2.105 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/at_counts_b_reg[19]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#313 Warning
Large setup violation  
There is a large setup violation of -2.105 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/at_counts_b_reg[20]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#314 Warning
Large setup violation  
There is a large setup violation of -2.108 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_ofs_reg[13]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#315 Warning
Large setup violation  
There is a large setup violation of -2.108 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_ofs_reg[18]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#316 Warning
Large setup violation  
There is a large setup violation of -2.108 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_ofs_reg[22]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#317 Warning
Large setup violation  
There is a large setup violation of -2.108 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_ofs_reg[23]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#318 Warning
Large setup violation  
There is a large setup violation of -2.117 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_ofs_reg[16]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#319 Warning
Large setup violation  
There is a large setup violation of -2.128 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_amp_reg[5]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#320 Warning
Large setup violation  
There is a large setup violation of -2.128 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_dc_reg[10]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#321 Warning
Large setup violation  
There is a large setup violation of -2.128 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_dc_reg[12]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#322 Warning
Large setup violation  
There is a large setup violation of -2.128 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_dc_reg[4]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#323 Warning
Large setup violation  
There is a large setup violation of -2.130 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/dac_pnt_reg[13]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#324 Warning
Large setup violation  
There is a large setup violation of -2.130 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/dac_pnt_reg[16]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#325 Warning
Large setup violation  
There is a large setup violation of -2.130 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/dac_pnt_reg[18]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#326 Warning
Large setup violation  
There is a large setup violation of -2.130 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/dac_pnt_reg[0]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#327 Warning
Large setup violation  
There is a large setup violation of -2.130 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_ofs_reg[3]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#328 Warning
Large setup violation  
There is a large setup violation of -2.130 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_ofs_reg[6]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#329 Warning
Large setup violation  
There is a large setup violation of -2.130 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_ofs_reg[7]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#330 Warning
Large setup violation  
There is a large setup violation of -2.131 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/dac_pnt_reg[18]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#331 Warning
Large setup violation  
There is a large setup violation of -2.131 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/dac_pnt_reg[19]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#332 Warning
Large setup violation  
There is a large setup violation of -2.131 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/dac_pnt_reg[8]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#333 Warning
Large setup violation  
There is a large setup violation of -2.133 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_amp_reg[10]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#334 Warning
Large setup violation  
There is a large setup violation of -2.133 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_amp_reg[11]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#335 Warning
Large setup violation  
There is a large setup violation of -2.133 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_amp_reg[12]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#336 Warning
Large setup violation  
There is a large setup violation of -2.133 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_dc_reg[5]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#337 Warning
Large setup violation  
There is a large setup violation of -2.133 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_dc_reg[8]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#338 Warning
Large setup violation  
There is a large setup violation of -2.133 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_dc_reg[9]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#339 Warning
Large setup violation  
There is a large setup violation of -2.134 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/at_counts_b_reg[32]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#340 Warning
Large setup violation  
There is a large setup violation of -2.134 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/dac_pntp_reg[25]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#341 Warning
Large setup violation  
There is a large setup violation of -2.134 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/dac_pntp_reg[26]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#342 Warning
Large setup violation  
There is a large setup violation of -2.134 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/dac_pntp_reg[28]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#343 Warning
Large setup violation  
There is a large setup violation of -2.134 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/dac_pntp_reg[29]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#344 Warning
Large setup violation  
There is a large setup violation of -2.139 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/ext_trig_dn_reg[1]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#345 Warning
Large setup violation  
There is a large setup violation of -2.139 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/ext_trig_dp_reg[1]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#346 Warning
Large setup violation  
There is a large setup violation of -2.139 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/trig_in_reg/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#347 Warning
Large setup violation  
There is a large setup violation of -2.154 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_ofs_reg[1]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#348 Warning
Large setup violation  
There is a large setup violation of -2.158 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/dac_pntp_reg[11]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#349 Warning
Large setup violation  
There is a large setup violation of -2.158 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/dac_pntp_reg[12]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#350 Warning
Large setup violation  
There is a large setup violation of -2.158 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/dac_pntp_reg[3]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#351 Warning
Large setup violation  
There is a large setup violation of -2.158 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/dac_pntp_reg[7]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#352 Warning
Large setup violation  
There is a large setup violation of -2.160 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_dc_reg[11]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#353 Warning
Large setup violation  
There is a large setup violation of -2.160 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_dc_reg[13]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#354 Warning
Large setup violation  
There is a large setup violation of -2.160 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_dc_reg[1]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#355 Warning
Large setup violation  
There is a large setup violation of -2.166 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_ncyc_reg[17]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#356 Warning
Large setup violation  
There is a large setup violation of -2.176 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/dac_pnt_reg[11]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#357 Warning
Large setup violation  
There is a large setup violation of -2.176 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/dac_pnt_reg[7]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#358 Warning
Large setup violation  
There is a large setup violation of -2.176 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/dac_pnt_reg[9]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#359 Warning
Large setup violation  
There is a large setup violation of -2.183 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_rdly_reg[0]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#360 Warning
Large setup violation  
There is a large setup violation of -2.183 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_rdly_reg[1]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#361 Warning
Large setup violation  
There is a large setup violation of -2.185 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_size_reg[19]/S (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#362 Warning
Large setup violation  
There is a large setup violation of -2.185 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_size_reg[24]/S (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#363 Warning
Large setup violation  
There is a large setup violation of -2.185 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_size_reg[25]/S (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#364 Warning
Large setup violation  
There is a large setup violation of -2.185 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_size_reg[28]/S (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#365 Warning
Large setup violation  
There is a large setup violation of -2.185 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_ofs_reg[23]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#366 Warning
Large setup violation  
There is a large setup violation of -2.185 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_ofs_reg[3]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#367 Warning
Large setup violation  
There is a large setup violation of -2.186 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/at_counts_b_reg[5]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#368 Warning
Large setup violation  
There is a large setup violation of -2.186 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/at_counts_b_reg[6]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#369 Warning
Large setup violation  
There is a large setup violation of -2.189 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_ams/dac_d_o_reg[5]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#370 Warning
Large setup violation  
There is a large setup violation of -2.190 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_ncyc_reg[14]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#371 Warning
Large setup violation  
There is a large setup violation of -2.190 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_ncyc_reg[18]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#372 Warning
Large setup violation  
There is a large setup violation of -2.190 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_ncyc_reg[21]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#373 Warning
Large setup violation  
There is a large setup violation of -2.190 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_ncyc_reg[24]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#374 Warning
Large setup violation  
There is a large setup violation of -2.190 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_ncyc_reg[9]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#375 Warning
Large setup violation  
There is a large setup violation of -2.191 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/at_counts_a_reg[35]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#376 Warning
Large setup violation  
There is a large setup violation of -2.191 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/at_counts_a_reg[36]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#377 Warning
Large setup violation  
There is a large setup violation of -2.191 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/at_counts_a_reg[38]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#378 Warning
Large setup violation  
There is a large setup violation of -2.191 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/at_counts_a_reg[39]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#379 Warning
Large setup violation  
There is a large setup violation of -2.192 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/dac_trigr_reg/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#380 Warning
Large setup violation  
There is a large setup violation of -2.192 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_rdly_reg[2]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#381 Warning
Large setup violation  
There is a large setup violation of -2.192 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_rdly_reg[3]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#382 Warning
Large setup violation  
There is a large setup violation of -2.192 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_rdly_reg[7]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#383 Warning
Large setup violation  
There is a large setup violation of -2.192 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_size_reg[16]/S (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#384 Warning
Large setup violation  
There is a large setup violation of -2.192 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_size_reg[18]/S (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#385 Warning
Large setup violation  
There is a large setup violation of -2.192 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_size_reg[20]/S (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#386 Warning
Large setup violation  
There is a large setup violation of -2.192 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_size_reg[22]/S (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#387 Warning
Large setup violation  
There is a large setup violation of -2.194 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/at_invert_b_reg/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#388 Warning
Large setup violation  
There is a large setup violation of -2.194 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_rgate_reg/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#389 Warning
Large setup violation  
There is a large setup violation of -2.194 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_rst_reg/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#390 Warning
Large setup violation  
There is a large setup violation of -2.196 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_rnum_reg[3]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#391 Warning
Large setup violation  
There is a large setup violation of -2.200 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/cyc_cnt_reg[14]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#392 Warning
Large setup violation  
There is a large setup violation of -2.200 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/cyc_cnt_reg[17]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#393 Warning
Large setup violation  
There is a large setup violation of -2.200 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/cyc_cnt_reg[18]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#394 Warning
Large setup violation  
There is a large setup violation of -2.200 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/cyc_cnt_reg[19]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#395 Warning
Large setup violation  
There is a large setup violation of -2.200 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/cyc_cnt_reg[20]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#396 Warning
Large setup violation  
There is a large setup violation of -2.200 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/cyc_cnt_reg[21]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#397 Warning
Large setup violation  
There is a large setup violation of -2.200 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/cyc_cnt_reg[23]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#398 Warning
Large setup violation  
There is a large setup violation of -2.200 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/cyc_cnt_reg[24]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#399 Warning
Large setup violation  
There is a large setup violation of -2.202 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_rnum_reg[0]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#400 Warning
Large setup violation  
There is a large setup violation of -2.202 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_rnum_reg[1]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#401 Warning
Large setup violation  
There is a large setup violation of -2.202 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_rnum_reg[2]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#402 Warning
Large setup violation  
There is a large setup violation of -2.202 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_rnum_reg[7]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#403 Warning
Large setup violation  
There is a large setup violation of -2.202 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_dc_reg[11]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#404 Warning
Large setup violation  
There is a large setup violation of -2.202 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_dc_reg[12]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#405 Warning
Large setup violation  
There is a large setup violation of -2.202 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_dc_reg[2]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#406 Warning
Large setup violation  
There is a large setup violation of -2.202 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_dc_reg[3]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#407 Warning
Large setup violation  
There is a large setup violation of -2.204 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_rdly_reg[20]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#408 Warning
Large setup violation  
There is a large setup violation of -2.205 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/rand_b_on_reg/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#409 Warning
Large setup violation  
There is a large setup violation of -2.205 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_once_reg/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#410 Warning
Large setup violation  
There is a large setup violation of -2.206 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_rnum_reg[12]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#411 Warning
Large setup violation  
There is a large setup violation of -2.206 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_rnum_reg[13]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#412 Warning
Large setup violation  
There is a large setup violation of -2.206 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_rnum_reg[15]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#413 Warning
Large setup violation  
There is a large setup violation of -2.206 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_rnum_reg[9]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#414 Warning
Large setup violation  
There is a large setup violation of -2.207 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/dac_pnt_reg[22]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#415 Warning
Large setup violation  
There is a large setup violation of -2.207 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/dac_pnt_reg[27]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#416 Warning
Large setup violation  
There is a large setup violation of -2.207 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/dac_pnt_reg[29]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#417 Warning
Large setup violation  
There is a large setup violation of -2.208 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/dac_pntp_reg[15]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#418 Warning
Large setup violation  
There is a large setup violation of -2.208 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/dac_pntp_reg[21]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#419 Warning
Large setup violation  
There is a large setup violation of -2.208 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/dac_pntp_reg[27]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#420 Warning
Large setup violation  
There is a large setup violation of -2.208 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/dac_pntp_reg[9]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#421 Warning
Large setup violation  
There is a large setup violation of -2.209 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_step_reg[1]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#422 Warning
Large setup violation  
There is a large setup violation of -2.209 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_step_reg[5]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#423 Warning
Large setup violation  
There is a large setup violation of -2.211 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/ext_trig_in_reg[2]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#424 Warning
Large setup violation  
There is a large setup violation of -2.219 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/dly_cnt_reg[4]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#425 Warning
Large setup violation  
There is a large setup violation of -2.219 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/dly_cnt_reg[5]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#426 Warning
Large setup violation  
There is a large setup violation of -2.219 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/dly_cnt_reg[6]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#427 Warning
Large setup violation  
There is a large setup violation of -2.219 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/dly_cnt_reg[7]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#428 Warning
Large setup violation  
There is a large setup violation of -2.221 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_amp_reg[7]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#429 Warning
Large setup violation  
There is a large setup violation of -2.221 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_amp_reg[8]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#430 Warning
Large setup violation  
There is a large setup violation of -2.221 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_dc_reg[0]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#431 Warning
Large setup violation  
There is a large setup violation of -2.225 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/dac_pnt_reg[0]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#432 Warning
Large setup violation  
There is a large setup violation of -2.225 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/dac_pnt_reg[1]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#433 Warning
Large setup violation  
There is a large setup violation of -2.225 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/dac_pnt_reg[2]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#434 Warning
Large setup violation  
There is a large setup violation of -2.225 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/dac_pnt_reg[3]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#435 Warning
Large setup violation  
There is a large setup violation of -2.231 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/at_autorearm_a_reg/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#436 Warning
Large setup violation  
There is a large setup violation of -2.231 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/at_reset_b_reg/S (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#437 Warning
Large setup violation  
There is a large setup violation of -2.231 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_ofs_reg[0]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#438 Warning
Large setup violation  
There is a large setup violation of -2.235 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/at_counts_b_reg[10]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#439 Warning
Large setup violation  
There is a large setup violation of -2.235 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/at_counts_b_reg[15]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#440 Warning
Large setup violation  
There is a large setup violation of -2.235 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/at_counts_b_reg[1]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#441 Warning
Large setup violation  
There is a large setup violation of -2.235 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/at_counts_b_reg[2]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#442 Warning
Large setup violation  
There is a large setup violation of -2.241 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/at_counts_b_reg[29]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#443 Warning
Large setup violation  
There is a large setup violation of -2.241 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/at_counts_b_reg[30]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#444 Warning
Large setup violation  
There is a large setup violation of -2.242 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/ext_trig_in_reg[0]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#445 Warning
Large setup violation  
There is a large setup violation of -2.242 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/ext_trig_in_reg[1]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#446 Warning
Large setup violation  
There is a large setup violation of -2.243 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_amp_reg[9]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#447 Warning
Large setup violation  
There is a large setup violation of -2.243 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_dc_reg[2]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#448 Warning
Large setup violation  
There is a large setup violation of -2.247 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/at_counts_b_reg[16]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#449 Warning
Large setup violation  
There is a large setup violation of -2.247 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/at_counts_b_reg[22]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#450 Warning
Large setup violation  
There is a large setup violation of -2.247 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/at_counts_b_reg[25]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#451 Warning
Large setup violation  
There is a large setup violation of -2.248 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/at_counts_b_reg[45]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#452 Warning
Large setup violation  
There is a large setup violation of -2.248 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/at_counts_b_reg[47]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#453 Warning
Large setup violation  
There is a large setup violation of -2.248 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/at_counts_b_reg[56]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#454 Warning
Large setup violation  
There is a large setup violation of -2.248 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/at_counts_b_reg[59]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#455 Warning
Large setup violation  
There is a large setup violation of -2.250 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_ofs_reg[10]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#456 Warning
Large setup violation  
There is a large setup violation of -2.250 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_ofs_reg[11]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#457 Warning
Large setup violation  
There is a large setup violation of -2.250 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_ofs_reg[5]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#458 Warning
Large setup violation  
There is a large setup violation of -2.250 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_ofs_reg[9]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#459 Warning
Large setup violation  
There is a large setup violation of -2.254 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/cyc_cnt_reg[10]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#460 Warning
Large setup violation  
There is a large setup violation of -2.254 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/cyc_cnt_reg[11]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#461 Warning
Large setup violation  
There is a large setup violation of -2.254 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/cyc_cnt_reg[12]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#462 Warning
Large setup violation  
There is a large setup violation of -2.254 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/cyc_cnt_reg[13]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#463 Warning
Large setup violation  
There is a large setup violation of -2.254 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/cyc_cnt_reg[15]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#464 Warning
Large setup violation  
There is a large setup violation of -2.254 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/cyc_cnt_reg[16]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#465 Warning
Large setup violation  
There is a large setup violation of -2.254 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/cyc_cnt_reg[6]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#466 Warning
Large setup violation  
There is a large setup violation of -2.254 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/cyc_cnt_reg[9]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#467 Warning
Large setup violation  
There is a large setup violation of -2.255 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/at_invert_a_reg/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#468 Warning
Large setup violation  
There is a large setup violation of -2.255 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/at_reset_a_reg/S (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#469 Warning
Large setup violation  
There is a large setup violation of -2.255 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/dly_cnt_reg[12]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#470 Warning
Large setup violation  
There is a large setup violation of -2.255 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/dly_cnt_reg[13]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#471 Warning
Large setup violation  
There is a large setup violation of -2.255 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/dly_cnt_reg[14]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#472 Warning
Large setup violation  
There is a large setup violation of -2.255 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/dly_cnt_reg[15]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#473 Warning
Large setup violation  
There is a large setup violation of -2.255 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_wrap_reg/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#474 Warning
Large setup violation  
There is a large setup violation of -2.259 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_step_reg[0]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#475 Warning
Large setup violation  
There is a large setup violation of -2.271 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/at_counts_a_reg[17]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#476 Warning
Large setup violation  
There is a large setup violation of -2.273 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/ext_trig_in_reg[0]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#477 Warning
Large setup violation  
There is a large setup violation of -2.273 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/ext_trig_in_reg[1]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#478 Warning
Large setup violation  
There is a large setup violation of -2.275 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_zero_reg/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#479 Warning
Large setup violation  
There is a large setup violation of -2.278 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/dac_pnt_reg[10]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#480 Warning
Large setup violation  
There is a large setup violation of -2.278 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/dac_pnt_reg[12]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#481 Warning
Large setup violation  
There is a large setup violation of -2.278 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/dac_pnt_reg[14]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#482 Warning
Large setup violation  
There is a large setup violation of -2.278 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/dac_pnt_reg[15]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#483 Warning
Large setup violation  
There is a large setup violation of -2.280 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_size_reg[27]/S (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#484 Warning
Large setup violation  
There is a large setup violation of -2.280 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_size_reg[29]/S (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#485 Warning
Large setup violation  
There is a large setup violation of -2.284 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_ncyc_reg[0]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#486 Warning
Large setup violation  
There is a large setup violation of -2.284 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_ncyc_reg[1]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#487 Warning
Large setup violation  
There is a large setup violation of -2.285 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_ncyc_reg[16]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#488 Warning
Large setup violation  
There is a large setup violation of -2.285 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_ncyc_reg[18]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#489 Warning
Large setup violation  
There is a large setup violation of -2.285 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_ncyc_reg[5]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#490 Warning
Large setup violation  
There is a large setup violation of -2.285 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_ncyc_reg[9]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#491 Warning
Large setup violation  
There is a large setup violation of -2.287 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/at_counts_b_reg[35]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#492 Warning
Large setup violation  
There is a large setup violation of -2.287 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/at_counts_b_reg[46]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#493 Warning
Large setup violation  
There is a large setup violation of -2.287 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/at_counts_b_reg[50]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#494 Warning
Large setup violation  
There is a large setup violation of -2.287 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_ncyc_reg[21]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#495 Warning
Large setup violation  
There is a large setup violation of -2.287 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_ncyc_reg[24]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#496 Warning
Large setup violation  
There is a large setup violation of -2.287 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_ncyc_reg[27]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#497 Warning
Large setup violation  
There is a large setup violation of -2.287 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_ncyc_reg[31]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#498 Warning
Large setup violation  
There is a large setup violation of -2.289 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/at_counts_a_reg[32]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#499 Warning
Large setup violation  
There is a large setup violation of -2.289 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/at_counts_a_reg[33]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#500 Warning
Large setup violation  
There is a large setup violation of -2.289 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/at_counts_a_reg[34]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#501 Warning
Large setup violation  
There is a large setup violation of -2.289 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/at_counts_a_reg[50]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#502 Warning
Large setup violation  
There is a large setup violation of -2.289 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/cyc_cnt_reg[0]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#503 Warning
Large setup violation  
There is a large setup violation of -2.289 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/cyc_cnt_reg[1]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#504 Warning
Large setup violation  
There is a large setup violation of -2.294 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/at_counts_a_reg[10]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#505 Warning
Large setup violation  
There is a large setup violation of -2.297 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_amp_reg[12]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#506 Warning
Large setup violation  
There is a large setup violation of -2.297 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_amp_reg[2]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#507 Warning
Large setup violation  
There is a large setup violation of -2.297 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_amp_reg[7]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#508 Warning
Large setup violation  
There is a large setup violation of -2.297 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_amp_reg[8]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#509 Warning
Large setup violation  
There is a large setup violation of -2.300 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/dac_pnt_reg[17]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#510 Warning
Large setup violation  
There is a large setup violation of -2.300 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/dac_pnt_reg[25]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#511 Warning
Large setup violation  
There is a large setup violation of -2.300 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/dac_pnt_reg[27]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#512 Warning
Large setup violation  
There is a large setup violation of -2.302 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/dac_pnt_reg[17]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#513 Warning
Large setup violation  
There is a large setup violation of -2.302 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/dac_pnt_reg[19]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#514 Warning
Large setup violation  
There is a large setup violation of -2.302 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/dac_pnt_reg[20]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#515 Warning
Large setup violation  
There is a large setup violation of -2.302 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/dac_pnt_reg[28]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#516 Warning
Large setup violation  
There is a large setup violation of -2.302 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_step_reg[16]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#517 Warning
Large setup violation  
There is a large setup violation of -2.302 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_step_reg[20]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#518 Warning
Large setup violation  
There is a large setup violation of -2.302 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_step_reg[21]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#519 Warning
Large setup violation  
There is a large setup violation of -2.302 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_step_reg[25]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#520 Warning
Large setup violation  
There is a large setup violation of -2.303 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/dac_pntp_reg[13]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#521 Warning
Large setup violation  
There is a large setup violation of -2.303 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/dac_pntp_reg[14]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#522 Warning
Large setup violation  
There is a large setup violation of -2.303 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_ncyc_reg[13]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#523 Warning
Large setup violation  
There is a large setup violation of -2.303 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_ncyc_reg[14]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#524 Warning
Large setup violation  
There is a large setup violation of -2.303 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_ncyc_reg[20]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#525 Warning
Large setup violation  
There is a large setup violation of -2.303 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_ncyc_reg[8]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#526 Warning
Large setup violation  
There is a large setup violation of -2.304 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/dac_pntp_reg[2]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#527 Warning
Large setup violation  
There is a large setup violation of -2.304 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/dac_pntp_reg[4]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#528 Warning
Large setup violation  
There is a large setup violation of -2.304 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/dac_pntp_reg[6]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#529 Warning
Large setup violation  
There is a large setup violation of -2.304 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/dac_pntp_reg[7]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#530 Warning
Large setup violation  
There is a large setup violation of -2.305 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_step_reg[17]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#531 Warning
Large setup violation  
There is a large setup violation of -2.305 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_step_reg[19]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#532 Warning
Large setup violation  
There is a large setup violation of -2.305 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_step_reg[23]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#533 Warning
Large setup violation  
There is a large setup violation of -2.305 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_step_reg[27]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#534 Warning
Large setup violation  
There is a large setup violation of -2.308 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_amp_reg[1]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#535 Warning
Large setup violation  
There is a large setup violation of -2.308 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_amp_reg[4]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#536 Warning
Large setup violation  
There is a large setup violation of -2.308 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_amp_reg[5]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#537 Warning
Large setup violation  
There is a large setup violation of -2.308 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_amp_reg[6]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#538 Warning
Large setup violation  
There is a large setup violation of -2.308 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_amp_reg[9]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#539 Warning
Large setup violation  
There is a large setup violation of -2.308 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_rdly_reg[13]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#540 Warning
Large setup violation  
There is a large setup violation of -2.310 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/dac_pnt_reg[23]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#541 Warning
Large setup violation  
There is a large setup violation of -2.312 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/ext_trig_debn_reg[12]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#542 Warning
Large setup violation  
There is a large setup violation of -2.312 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/ext_trig_debn_reg[2]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#543 Warning
Large setup violation  
There is a large setup violation of -2.312 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/ext_trig_debn_reg[5]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#544 Warning
Large setup violation  
There is a large setup violation of -2.315 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/dac_pnt_reg[1]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#545 Warning
Large setup violation  
There is a large setup violation of -2.315 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/dac_pnt_reg[5]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#546 Warning
Large setup violation  
There is a large setup violation of -2.323 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/dac_trigr_reg/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#547 Warning
Large setup violation  
There is a large setup violation of -2.326 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_ncyc_reg[23]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#548 Warning
Large setup violation  
There is a large setup violation of -2.326 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_ncyc_reg[26]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#549 Warning
Large setup violation  
There is a large setup violation of -2.326 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_ncyc_reg[27]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#550 Warning
Large setup violation  
There is a large setup violation of -2.326 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_ncyc_reg[31]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#551 Warning
Large setup violation  
There is a large setup violation of -2.332 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/dac_pnt_reg[4]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#552 Warning
Large setup violation  
There is a large setup violation of -2.332 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/dac_pnt_reg[5]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#553 Warning
Large setup violation  
There is a large setup violation of -2.332 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/dac_pnt_reg[6]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#554 Warning
Large setup violation  
There is a large setup violation of -2.332 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/dac_pnt_reg[8]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#555 Warning
Large setup violation  
There is a large setup violation of -2.336 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/at_counts_a_reg[46]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#556 Warning
Large setup violation  
There is a large setup violation of -2.336 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/at_counts_a_reg[48]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#557 Warning
Large setup violation  
There is a large setup violation of -2.336 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/at_counts_a_reg[51]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#558 Warning
Large setup violation  
There is a large setup violation of -2.336 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/at_counts_a_reg[53]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#559 Warning
Large setup violation  
There is a large setup violation of -2.337 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/dly_cnt_reg[0]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#560 Warning
Large setup violation  
There is a large setup violation of -2.337 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/dly_cnt_reg[1]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#561 Warning
Large setup violation  
There is a large setup violation of -2.337 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/dly_cnt_reg[2]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#562 Warning
Large setup violation  
There is a large setup violation of -2.337 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/dly_cnt_reg[3]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#563 Warning
Large setup violation  
There is a large setup violation of -2.338 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_size_reg[11]/S (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#564 Warning
Large setup violation  
There is a large setup violation of -2.338 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_size_reg[12]/S (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#565 Warning
Large setup violation  
There is a large setup violation of -2.338 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_size_reg[13]/S (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#566 Warning
Large setup violation  
There is a large setup violation of -2.338 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_size_reg[14]/S (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#567 Warning
Large setup violation  
There is a large setup violation of -2.338 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_size_reg[3]/S (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#568 Warning
Large setup violation  
There is a large setup violation of -2.338 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_size_reg[7]/S (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#569 Warning
Large setup violation  
There is a large setup violation of -2.341 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_ams/dac_d_o_reg[11]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#570 Warning
Large setup violation  
There is a large setup violation of -2.344 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_ofs_reg[21]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#571 Warning
Large setup violation  
There is a large setup violation of -2.347 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/at_counts_b_reg[31]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#572 Warning
Large setup violation  
There is a large setup violation of -2.350 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/dly_cnt_reg[20]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#573 Warning
Large setup violation  
There is a large setup violation of -2.350 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/dly_cnt_reg[21]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#574 Warning
Large setup violation  
There is a large setup violation of -2.350 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/dly_cnt_reg[22]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#575 Warning
Large setup violation  
There is a large setup violation of -2.350 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/dly_cnt_reg[23]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#576 Warning
Large setup violation  
There is a large setup violation of -2.354 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_rdly_reg[0]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#577 Warning
Large setup violation  
There is a large setup violation of -2.354 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_rdly_reg[15]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#578 Warning
Large setup violation  
There is a large setup violation of -2.354 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_rdly_reg[1]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#579 Warning
Large setup violation  
There is a large setup violation of -2.359 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/dac_pnt_reg[10]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#580 Warning
Large setup violation  
There is a large setup violation of -2.359 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/dac_pnt_reg[11]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#581 Warning
Large setup violation  
There is a large setup violation of -2.359 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/dac_pnt_reg[21]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#582 Warning
Large setup violation  
There is a large setup violation of -2.360 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/at_counts_a_reg[20]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#583 Warning
Large setup violation  
There is a large setup violation of -2.360 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/at_counts_a_reg[21]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#584 Warning
Large setup violation  
There is a large setup violation of -2.360 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/at_counts_a_reg[22]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#585 Warning
Large setup violation  
There is a large setup violation of -2.361 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_rdly_reg[24]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#586 Warning
Large setup violation  
There is a large setup violation of -2.364 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/at_counts_b_reg[21]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#587 Warning
Large setup violation  
There is a large setup violation of -2.364 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/at_counts_b_reg[27]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#588 Warning
Large setup violation  
There is a large setup violation of -2.365 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/dac_pntp_reg[25]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#589 Warning
Large setup violation  
There is a large setup violation of -2.365 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/dac_pntp_reg[28]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#590 Warning
Large setup violation  
There is a large setup violation of -2.367 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/at_counts_a_reg[56]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#591 Warning
Large setup violation  
There is a large setup violation of -2.367 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/at_counts_a_reg[59]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#592 Warning
Large setup violation  
There is a large setup violation of -2.367 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/at_counts_a_reg[61]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#593 Warning
Large setup violation  
There is a large setup violation of -2.370 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/rep_cnt_reg[1]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#594 Warning
Large setup violation  
There is a large setup violation of -2.370 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/rep_cnt_reg[2]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#595 Warning
Large setup violation  
There is a large setup violation of -2.370 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/rep_cnt_reg[4]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#596 Warning
Large setup violation  
There is a large setup violation of -2.380 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/dac_pnt_reg[22]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#597 Warning
Large setup violation  
There is a large setup violation of -2.380 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/dac_pnt_reg[26]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#598 Warning
Large setup violation  
There is a large setup violation of -2.381 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/at_counts_a_reg[16]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#599 Warning
Large setup violation  
There is a large setup violation of -2.381 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/at_counts_a_reg[18]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#600 Warning
Large setup violation  
There is a large setup violation of -2.381 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/at_counts_a_reg[19]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#601 Warning
Large setup violation  
There is a large setup violation of -2.381 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/at_counts_a_reg[2]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#602 Warning
Large setup violation  
There is a large setup violation of -2.386 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/cyc_cnt_reg[22]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#603 Warning
Large setup violation  
There is a large setup violation of -2.386 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/cyc_cnt_reg[25]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#604 Warning
Large setup violation  
There is a large setup violation of -2.386 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/cyc_cnt_reg[26]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#605 Warning
Large setup violation  
There is a large setup violation of -2.386 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/cyc_cnt_reg[27]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#606 Warning
Large setup violation  
There is a large setup violation of -2.386 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/cyc_cnt_reg[28]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#607 Warning
Large setup violation  
There is a large setup violation of -2.386 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/cyc_cnt_reg[29]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#608 Warning
Large setup violation  
There is a large setup violation of -2.386 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/cyc_cnt_reg[30]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#609 Warning
Large setup violation  
There is a large setup violation of -2.386 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/cyc_cnt_reg[31]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#610 Warning
Large setup violation  
There is a large setup violation of -2.388 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/cyc_cnt_reg[18]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#611 Warning
Large setup violation  
There is a large setup violation of -2.388 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/cyc_cnt_reg[19]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#612 Warning
Large setup violation  
There is a large setup violation of -2.388 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/cyc_cnt_reg[20]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#613 Warning
Large setup violation  
There is a large setup violation of -2.388 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/cyc_cnt_reg[21]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#614 Warning
Large setup violation  
There is a large setup violation of -2.388 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/cyc_cnt_reg[23]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#615 Warning
Large setup violation  
There is a large setup violation of -2.388 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/cyc_cnt_reg[24]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#616 Warning
Large setup violation  
There is a large setup violation of -2.389 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/dac_pnt_reg[12]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#617 Warning
Large setup violation  
There is a large setup violation of -2.390 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/dac_pnt_reg[21]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#618 Warning
Large setup violation  
There is a large setup violation of -2.390 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/dac_pnt_reg[23]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#619 Warning
Large setup violation  
There is a large setup violation of -2.392 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/cyc_cnt_reg[22]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#620 Warning
Large setup violation  
There is a large setup violation of -2.392 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/cyc_cnt_reg[25]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#621 Warning
Large setup violation  
There is a large setup violation of -2.392 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/cyc_cnt_reg[26]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#622 Warning
Large setup violation  
There is a large setup violation of -2.392 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/cyc_cnt_reg[27]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#623 Warning
Large setup violation  
There is a large setup violation of -2.392 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/cyc_cnt_reg[28]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#624 Warning
Large setup violation  
There is a large setup violation of -2.392 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/cyc_cnt_reg[29]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#625 Warning
Large setup violation  
There is a large setup violation of -2.392 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/cyc_cnt_reg[30]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#626 Warning
Large setup violation  
There is a large setup violation of -2.392 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/cyc_cnt_reg[31]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#627 Warning
Large setup violation  
There is a large setup violation of -2.394 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/ext_trig_debp_reg[12]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#628 Warning
Large setup violation  
There is a large setup violation of -2.394 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/ext_trig_debp_reg[5]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#629 Warning
Large setup violation  
There is a large setup violation of -2.398 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/at_counts_a_reg[13]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#630 Warning
Large setup violation  
There is a large setup violation of -2.398 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/at_counts_a_reg[14]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#631 Warning
Large setup violation  
There is a large setup violation of -2.400 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/dly_cnt_reg[16]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#632 Warning
Large setup violation  
There is a large setup violation of -2.400 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/dly_cnt_reg[17]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#633 Warning
Large setup violation  
There is a large setup violation of -2.400 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/dly_cnt_reg[18]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#634 Warning
Large setup violation  
There is a large setup violation of -2.400 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/dly_cnt_reg[19]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#635 Warning
Large setup violation  
There is a large setup violation of -2.410 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/dly_cnt_reg[4]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#636 Warning
Large setup violation  
There is a large setup violation of -2.410 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/dly_cnt_reg[5]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#637 Warning
Large setup violation  
There is a large setup violation of -2.410 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/dly_cnt_reg[6]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#638 Warning
Large setup violation  
There is a large setup violation of -2.410 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/dly_cnt_reg[7]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#639 Warning
Large setup violation  
There is a large setup violation of -2.411 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/prng/x1_reg[12]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#640 Warning
Large setup violation  
There is a large setup violation of -2.411 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/prng/x1_reg[24]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#641 Warning
Large setup violation  
There is a large setup violation of -2.411 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/prng/x2_reg[12]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#642 Warning
Large setup violation  
There is a large setup violation of -2.411 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/prng/x2_reg[18]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#643 Warning
Large setup violation  
There is a large setup violation of -2.411 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/prng/x2_reg[24]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#644 Warning
Large setup violation  
There is a large setup violation of -2.411 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/prng/x3_reg[13]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#645 Warning
Large setup violation  
There is a large setup violation of -2.411 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/prng/x3_reg[18]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#646 Warning
Large setup violation  
There is a large setup violation of -2.411 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/prng/x3_reg[30]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#647 Warning
Large setup violation  
There is a large setup violation of -2.418 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/rep_cnt_reg[0]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#648 Warning
Large setup violation  
There is a large setup violation of -2.418 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/rep_cnt_reg[10]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#649 Warning
Large setup violation  
There is a large setup violation of -2.418 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/rep_cnt_reg[11]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#650 Warning
Large setup violation  
There is a large setup violation of -2.418 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/rep_cnt_reg[14]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#651 Warning
Large setup violation  
There is a large setup violation of -2.418 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/rep_cnt_reg[8]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#652 Warning
Large setup violation  
There is a large setup violation of -2.421 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/at_counts_a_reg[37]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#653 Warning
Large setup violation  
There is a large setup violation of -2.421 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/at_counts_a_reg[42]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#654 Warning
Large setup violation  
There is a large setup violation of -2.427 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/at_counts_a_reg[9]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#655 Warning
Large setup violation  
There is a large setup violation of -2.430 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_rdly_reg[10]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#656 Warning
Large setup violation  
There is a large setup violation of -2.432 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/at_counts_a_reg[43]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#657 Warning
Large setup violation  
There is a large setup violation of -2.432 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/at_counts_a_reg[44]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#658 Warning
Large setup violation  
There is a large setup violation of -2.432 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/at_counts_a_reg[45]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#659 Warning
Large setup violation  
There is a large setup violation of -2.432 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/at_counts_a_reg[47]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#660 Warning
Large setup violation  
There is a large setup violation of -2.435 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_ncyc_reg[17]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#661 Warning
Large setup violation  
There is a large setup violation of -2.435 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_ncyc_reg[28]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#662 Warning
Large setup violation  
There is a large setup violation of -2.436 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_ams/dac_d_o_reg[12]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#663 Warning
Large setup violation  
There is a large setup violation of -2.436 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_ams/dac_d_o_reg[1]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#664 Warning
Large setup violation  
There is a large setup violation of -2.436 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_ams/dac_d_o_reg[2]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#665 Warning
Large setup violation  
There is a large setup violation of -2.436 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_ams/dac_d_o_reg[3]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#666 Warning
Large setup violation  
There is a large setup violation of -2.439 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/at_counts_a_reg[24]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#667 Warning
Large setup violation  
There is a large setup violation of -2.439 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/at_counts_a_reg[29]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#668 Warning
Large setup violation  
There is a large setup violation of -2.439 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/at_counts_a_reg[30]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#669 Warning
Large setup violation  
There is a large setup violation of -2.439 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/at_counts_a_reg[31]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#670 Warning
Large setup violation  
There is a large setup violation of -2.440 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/ext_trig_dn_reg[1]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#671 Warning
Large setup violation  
There is a large setup violation of -2.440 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/ext_trig_dp_reg[1]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#672 Warning
Large setup violation  
There is a large setup violation of -2.440 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/trig_in_reg/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#673 Warning
Large setup violation  
There is a large setup violation of -2.440 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/prng/x1_reg[22]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#674 Warning
Large setup violation  
There is a large setup violation of -2.440 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/prng/x2_reg[22]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#675 Warning
Large setup violation  
There is a large setup violation of -2.440 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/prng/x3_reg[22]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#676 Warning
Large setup violation  
There is a large setup violation of -2.442 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/dly_cnt_reg[24]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#677 Warning
Large setup violation  
There is a large setup violation of -2.442 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/dly_cnt_reg[25]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#678 Warning
Large setup violation  
There is a large setup violation of -2.442 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/dly_cnt_reg[26]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#679 Warning
Large setup violation  
There is a large setup violation of -2.442 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/dly_cnt_reg[27]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#680 Warning
Large setup violation  
There is a large setup violation of -2.443 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_ofs_reg[24]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#681 Warning
Large setup violation  
There is a large setup violation of -2.443 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_ofs_reg[26]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#682 Warning
Large setup violation  
There is a large setup violation of -2.443 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_ofs_reg[27]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#683 Warning
Large setup violation  
There is a large setup violation of -2.444 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/dly_cnt_reg[0]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#684 Warning
Large setup violation  
There is a large setup violation of -2.444 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/dly_cnt_reg[1]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#685 Warning
Large setup violation  
There is a large setup violation of -2.444 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/dly_cnt_reg[2]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#686 Warning
Large setup violation  
There is a large setup violation of -2.444 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/dly_cnt_reg[3]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#687 Warning
Large setup violation  
There is a large setup violation of -2.447 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_ncyc_reg[22]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#688 Warning
Large setup violation  
There is a large setup violation of -2.447 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_ncyc_reg[25]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#689 Warning
Large setup violation  
There is a large setup violation of -2.447 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_ncyc_reg[29]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#690 Warning
Large setup violation  
There is a large setup violation of -2.447 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_ncyc_reg[30]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#691 Warning
Large setup violation  
There is a large setup violation of -2.447 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_rdly_reg[18]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#692 Warning
Large setup violation  
There is a large setup violation of -2.447 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_rdly_reg[25]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#693 Warning
Large setup violation  
There is a large setup violation of -2.447 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_rdly_reg[29]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#694 Warning
Large setup violation  
There is a large setup violation of -2.456 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/at_autorearm_b_reg/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#695 Warning
Large setup violation  
There is a large setup violation of -2.456 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/rand_a_on_reg/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#696 Warning
Large setup violation  
There is a large setup violation of -2.457 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/at_counts_b_reg[39]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#697 Warning
Large setup violation  
There is a large setup violation of -2.461 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/dac_pntp_reg[0]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#698 Warning
Large setup violation  
There is a large setup violation of -2.461 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/dac_pntp_reg[12]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#699 Warning
Large setup violation  
There is a large setup violation of -2.461 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/dac_pntp_reg[13]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#700 Warning
Large setup violation  
There is a large setup violation of -2.461 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/dac_pntp_reg[1]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#701 Warning
Large setup violation  
There is a large setup violation of -2.461 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/dac_pntp_reg[3]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#702 Warning
Large setup violation  
There is a large setup violation of -2.461 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/dac_pntp_reg[5]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#703 Warning
Large setup violation  
There is a large setup violation of -2.461 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/dac_pntp_reg[8]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#704 Warning
Large setup violation  
There is a large setup violation of -2.461 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/dac_pntp_reg[9]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#705 Warning
Large setup violation  
There is a large setup violation of -2.462 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/ext_trig_debp_reg[10]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#706 Warning
Large setup violation  
There is a large setup violation of -2.462 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/ext_trig_debp_reg[13]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#707 Warning
Large setup violation  
There is a large setup violation of -2.462 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/ext_trig_debp_reg[14]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#708 Warning
Large setup violation  
There is a large setup violation of -2.462 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/ext_trig_debp_reg[15]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#709 Warning
Large setup violation  
There is a large setup violation of -2.473 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_rdly_reg[11]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#710 Warning
Large setup violation  
There is a large setup violation of -2.473 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_rdly_reg[12]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#711 Warning
Large setup violation  
There is a large setup violation of -2.475 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/at_counts_a_reg[40]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#712 Warning
Large setup violation  
There is a large setup violation of -2.475 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/at_counts_a_reg[41]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#713 Warning
Large setup violation  
There is a large setup violation of -2.475 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_rdly_reg[22]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#714 Warning
Large setup violation  
There is a large setup violation of -2.475 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_rdly_reg[24]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#715 Warning
Large setup violation  
There is a large setup violation of -2.475 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_rdly_reg[26]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#716 Warning
Large setup violation  
There is a large setup violation of -2.475 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_rdly_reg[27]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#717 Warning
Large setup violation  
There is a large setup violation of -2.476 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/at_counts_b_reg[33]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#718 Warning
Large setup violation  
There is a large setup violation of -2.476 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/at_counts_b_reg[37]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#719 Warning
Large setup violation  
There is a large setup violation of -2.476 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/at_counts_b_reg[38]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#720 Warning
Large setup violation  
There is a large setup violation of -2.476 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/at_counts_b_reg[40]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#721 Warning
Large setup violation  
There is a large setup violation of -2.482 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/dly_cnt_reg[28]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#722 Warning
Large setup violation  
There is a large setup violation of -2.482 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/dly_cnt_reg[29]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#723 Warning
Large setup violation  
There is a large setup violation of -2.482 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/dly_cnt_reg[30]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#724 Warning
Large setup violation  
There is a large setup violation of -2.482 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/dly_cnt_reg[31]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#725 Warning
Large setup violation  
There is a large setup violation of -2.484 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/dly_cnt_reg[24]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#726 Warning
Large setup violation  
There is a large setup violation of -2.484 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/dly_cnt_reg[25]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#727 Warning
Large setup violation  
There is a large setup violation of -2.484 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/dly_cnt_reg[26]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#728 Warning
Large setup violation  
There is a large setup violation of -2.484 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/dly_cnt_reg[27]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#729 Warning
Large setup violation  
There is a large setup violation of -2.489 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/ext_trig_debn_reg[10]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#730 Warning
Large setup violation  
There is a large setup violation of -2.489 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/ext_trig_debn_reg[13]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#731 Warning
Large setup violation  
There is a large setup violation of -2.489 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/ext_trig_debn_reg[14]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#732 Warning
Large setup violation  
There is a large setup violation of -2.489 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/ext_trig_debn_reg[15]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#733 Warning
Large setup violation  
There is a large setup violation of -2.490 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/dac_pnt_reg[15]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#734 Warning
Large setup violation  
There is a large setup violation of -2.490 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/dac_pnt_reg[2]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#735 Warning
Large setup violation  
There is a large setup violation of -2.490 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/dac_pnt_reg[3]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#736 Warning
Large setup violation  
There is a large setup violation of -2.490 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/dac_pnt_reg[7]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#737 Warning
Large setup violation  
There is a large setup violation of -2.490 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/prng/x1_reg[28]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#738 Warning
Large setup violation  
There is a large setup violation of -2.490 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/prng/x2_reg[3]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#739 Warning
Large setup violation  
There is a large setup violation of -2.490 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/prng/x2_reg[6]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#740 Warning
Large setup violation  
There is a large setup violation of -2.490 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/prng/x2_reg[8]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#741 Warning
Large setup violation  
There is a large setup violation of -2.496 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/rep_cnt_reg[0]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#742 Warning
Large setup violation  
There is a large setup violation of -2.496 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/rep_cnt_reg[1]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#743 Warning
Large setup violation  
There is a large setup violation of -2.503 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_rdly_reg[25]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#744 Warning
Large setup violation  
There is a large setup violation of -2.503 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_rdly_reg[26]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#745 Warning
Large setup violation  
There is a large setup violation of -2.503 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_rdly_reg[27]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#746 Warning
Large setup violation  
There is a large setup violation of -2.503 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_rdly_reg[28]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#747 Warning
Large setup violation  
There is a large setup violation of -2.506 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/prng/x1_reg[0]/S (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#748 Warning
Large setup violation  
There is a large setup violation of -2.506 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/prng/x1_reg[7]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#749 Warning
Large setup violation  
There is a large setup violation of -2.506 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/prng/x2_reg[0]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#750 Warning
Large setup violation  
There is a large setup violation of -2.506 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/prng/x2_reg[2]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#751 Warning
Large setup violation  
There is a large setup violation of -2.506 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/prng/x2_reg[7]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#752 Warning
Large setup violation  
There is a large setup violation of -2.506 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/prng/x3_reg[0]/S (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#753 Warning
Large setup violation  
There is a large setup violation of -2.506 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/prng/x3_reg[2]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#754 Warning
Large setup violation  
There is a large setup violation of -2.506 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/prng/x3_reg[7]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#755 Warning
Large setup violation  
There is a large setup violation of -2.511 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_amp_reg[13]/S (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#756 Warning
Large setup violation  
There is a large setup violation of -2.511 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_dc_reg[5]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#757 Warning
Large setup violation  
There is a large setup violation of -2.511 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_dc_reg[9]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#758 Warning
Large setup violation  
There is a large setup violation of -2.513 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_amp_reg[10]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#759 Warning
Large setup violation  
There is a large setup violation of -2.513 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_amp_reg[11]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#760 Warning
Large setup violation  
There is a large setup violation of -2.516 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/ext_trig_debp_reg[12]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#761 Warning
Large setup violation  
There is a large setup violation of -2.516 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/ext_trig_debp_reg[2]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#762 Warning
Large setup violation  
There is a large setup violation of -2.516 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/ext_trig_debp_reg[5]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#763 Warning
Large setup violation  
There is a large setup violation of -2.517 ns between i_ps/axi_slave_gp0/wr_wdata_reg[12]/C (clocked by pll_adc_clk) and i_asg/set_b_ncyc_reg[12]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#764 Warning
Large setup violation  
There is a large setup violation of -2.520 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_ncyc_reg[25]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#765 Warning
Large setup violation  
There is a large setup violation of -2.520 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_ncyc_reg[26]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#766 Warning
Large setup violation  
There is a large setup violation of -2.520 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_ncyc_reg[28]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#767 Warning
Large setup violation  
There is a large setup violation of -2.520 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_ncyc_reg[29]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#768 Warning
Large setup violation  
There is a large setup violation of -2.521 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/at_counts_b_reg[23]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#769 Warning
Large setup violation  
There is a large setup violation of -2.521 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/at_counts_b_reg[24]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#770 Warning
Large setup violation  
There is a large setup violation of -2.521 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/at_counts_b_reg[26]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#771 Warning
Large setup violation  
There is a large setup violation of -2.521 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/at_counts_b_reg[28]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#772 Warning
Large setup violation  
There is a large setup violation of -2.525 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_size_reg[21]/S (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#773 Warning
Large setup violation  
There is a large setup violation of -2.525 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_size_reg[23]/S (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#774 Warning
Large setup violation  
There is a large setup violation of -2.525 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_size_reg[26]/S (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#775 Warning
Large setup violation  
There is a large setup violation of -2.526 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/prng/x1_reg[18]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#776 Warning
Large setup violation  
There is a large setup violation of -2.526 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/prng/x1_reg[21]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#777 Warning
Large setup violation  
There is a large setup violation of -2.526 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/prng/x1_reg[26]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#778 Warning
Large setup violation  
There is a large setup violation of -2.526 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/prng/x1_reg[27]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#779 Warning
Large setup violation  
There is a large setup violation of -2.526 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/prng/x1_reg[5]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#780 Warning
Large setup violation  
There is a large setup violation of -2.526 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/prng/x2_reg[21]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#781 Warning
Large setup violation  
There is a large setup violation of -2.526 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/prng/x2_reg[26]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#782 Warning
Large setup violation  
There is a large setup violation of -2.528 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_rdly_reg[21]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#783 Warning
Large setup violation  
There is a large setup violation of -2.528 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_rdly_reg[23]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#784 Warning
Large setup violation  
There is a large setup violation of -2.538 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_rdly_reg[21]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#785 Warning
Large setup violation  
There is a large setup violation of -2.543 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/dac_pntp_reg[24]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#786 Warning
Large setup violation  
There is a large setup violation of -2.543 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_ofs_reg[13]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#787 Warning
Large setup violation  
There is a large setup violation of -2.543 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_ofs_reg[14]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#788 Warning
Large setup violation  
There is a large setup violation of -2.543 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_ofs_reg[17]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#789 Warning
Large setup violation  
There is a large setup violation of -2.543 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_ofs_reg[18]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#790 Warning
Large setup violation  
There is a large setup violation of -2.547 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/dly_cnt_reg[10]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#791 Warning
Large setup violation  
There is a large setup violation of -2.547 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/dly_cnt_reg[11]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#792 Warning
Large setup violation  
There is a large setup violation of -2.547 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/dly_cnt_reg[8]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#793 Warning
Large setup violation  
There is a large setup violation of -2.547 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/dly_cnt_reg[9]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#794 Warning
Large setup violation  
There is a large setup violation of -2.553 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_ofs_reg[24]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#795 Warning
Large setup violation  
There is a large setup violation of -2.553 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_ofs_reg[25]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#796 Warning
Large setup violation  
There is a large setup violation of -2.553 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_ofs_reg[26]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#797 Warning
Large setup violation  
There is a large setup violation of -2.553 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_ofs_reg[27]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#798 Warning
Large setup violation  
There is a large setup violation of -2.566 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_rdly_reg[23]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#799 Warning
Large setup violation  
There is a large setup violation of -2.566 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_rdly_reg[28]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#800 Warning
Large setup violation  
There is a large setup violation of -2.568 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_rdly_reg[16]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#801 Warning
Large setup violation  
There is a large setup violation of -2.568 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_rdly_reg[17]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#802 Warning
Large setup violation  
There is a large setup violation of -2.571 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/at_counts_a_reg[57]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#803 Warning
Large setup violation  
There is a large setup violation of -2.571 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/at_counts_a_reg[60]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#804 Warning
Large setup violation  
There is a large setup violation of -2.571 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/at_counts_a_reg[63]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#805 Warning
Large setup violation  
There is a large setup violation of -2.571 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/dly_cnt_reg[12]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#806 Warning
Large setup violation  
There is a large setup violation of -2.571 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/dly_cnt_reg[13]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#807 Warning
Large setup violation  
There is a large setup violation of -2.571 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/dly_cnt_reg[14]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#808 Warning
Large setup violation  
There is a large setup violation of -2.571 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/dly_cnt_reg[15]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#809 Warning
Large setup violation  
There is a large setup violation of -2.576 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/at_counts_b_reg[34]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#810 Warning
Large setup violation  
There is a large setup violation of -2.576 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/at_counts_b_reg[44]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#811 Warning
Large setup violation  
There is a large setup violation of -2.576 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/at_counts_b_reg[49]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#812 Warning
Large setup violation  
There is a large setup violation of -2.576 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/at_counts_b_reg[52]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#813 Warning
Large setup violation  
There is a large setup violation of -2.576 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/at_counts_b_reg[53]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#814 Warning
Large setup violation  
There is a large setup violation of -2.576 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/ext_trig_debn_reg[10]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#815 Warning
Large setup violation  
There is a large setup violation of -2.576 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/ext_trig_debn_reg[13]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#816 Warning
Large setup violation  
There is a large setup violation of -2.576 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/ext_trig_debn_reg[14]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#817 Warning
Large setup violation  
There is a large setup violation of -2.576 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/ext_trig_debn_reg[15]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#818 Warning
Large setup violation  
There is a large setup violation of -2.578 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_ncyc_reg[19]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#819 Warning
Large setup violation  
There is a large setup violation of -2.578 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_ncyc_reg[22]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#820 Warning
Large setup violation  
There is a large setup violation of -2.578 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_ncyc_reg[23]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#821 Warning
Large setup violation  
There is a large setup violation of -2.578 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_ncyc_reg[30]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#822 Warning
Large setup violation  
There is a large setup violation of -2.582 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_ofs_reg[25]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#823 Warning
Large setup violation  
There is a large setup violation of -2.585 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/prng/x1_reg[8]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#824 Warning
Large setup violation  
There is a large setup violation of -2.585 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/prng/x2_reg[28]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#825 Warning
Large setup violation  
There is a large setup violation of -2.585 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/prng/x3_reg[23]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#826 Warning
Large setup violation  
There is a large setup violation of -2.585 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/prng/x3_reg[28]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#827 Warning
Large setup violation  
There is a large setup violation of -2.585 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/prng/x3_reg[3]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#828 Warning
Large setup violation  
There is a large setup violation of -2.585 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/prng/x3_reg[8]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#829 Warning
Large setup violation  
There is a large setup violation of -2.587 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_ofs_reg[19]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#830 Warning
Large setup violation  
There is a large setup violation of -2.587 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_ofs_reg[20]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#831 Warning
Large setup violation  
There is a large setup violation of -2.587 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_ofs_reg[28]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#832 Warning
Large setup violation  
There is a large setup violation of -2.587 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_ofs_reg[29]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#833 Warning
Large setup violation  
There is a large setup violation of -2.587 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_ofs_reg[8]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#834 Warning
Large setup violation  
There is a large setup violation of -2.591 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/dac_pnt_reg[20]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#835 Warning
Large setup violation  
There is a large setup violation of -2.591 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/dac_pnt_reg[24]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#836 Warning
Large setup violation  
There is a large setup violation of -2.594 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/dac_pntp_reg[10]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#837 Warning
Large setup violation  
There is a large setup violation of -2.594 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/dac_pntp_reg[11]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#838 Warning
Large setup violation  
There is a large setup violation of -2.594 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/dac_pntp_reg[15]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#839 Warning
Large setup violation  
There is a large setup violation of -2.594 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/dac_pntp_reg[19]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#840 Warning
Large setup violation  
There is a large setup violation of -2.598 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/dac_pnt_reg[28]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#841 Warning
Large setup violation  
There is a large setup violation of -2.598 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/dac_pnt_reg[29]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#842 Warning
Large setup violation  
There is a large setup violation of -2.604 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/at_counts_b_reg[41]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#843 Warning
Large setup violation  
There is a large setup violation of -2.604 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/at_counts_b_reg[48]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#844 Warning
Large setup violation  
There is a large setup violation of -2.604 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/at_counts_b_reg[54]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#845 Warning
Large setup violation  
There is a large setup violation of -2.604 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/at_counts_b_reg[55]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#846 Warning
Large setup violation  
There is a large setup violation of -2.610 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/dac_pnt_reg[24]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#847 Warning
Large setup violation  
There is a large setup violation of -2.610 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/dac_pnt_reg[25]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#848 Warning
Large setup violation  
There is a large setup violation of -2.610 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[0]/dac_pnt_reg[26]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#849 Warning
Large setup violation  
There is a large setup violation of -2.617 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/at_counts_b_reg[36]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#850 Warning
Large setup violation  
There is a large setup violation of -2.617 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/at_counts_b_reg[43]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#851 Warning
Large setup violation  
There is a large setup violation of -2.620 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_ofs_reg[15]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#852 Warning
Large setup violation  
There is a large setup violation of -2.620 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_ofs_reg[1]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#853 Warning
Large setup violation  
There is a large setup violation of -2.620 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_ofs_reg[4]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#854 Warning
Large setup violation  
There is a large setup violation of -2.620 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_ofs_reg[9]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#855 Warning
Large setup violation  
There is a large setup violation of -2.621 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/dac_rep_reg/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#856 Warning
Large setup violation  
There is a large setup violation of -2.621 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/prng/x1_reg[10]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#857 Warning
Large setup violation  
There is a large setup violation of -2.621 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/prng/x2_reg[10]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#858 Warning
Large setup violation  
There is a large setup violation of -2.621 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/prng/x2_reg[27]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#859 Warning
Large setup violation  
There is a large setup violation of -2.621 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/prng/x2_reg[5]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#860 Warning
Large setup violation  
There is a large setup violation of -2.621 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/prng/x3_reg[10]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#861 Warning
Large setup violation  
There is a large setup violation of -2.621 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/prng/x3_reg[27]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#862 Warning
Large setup violation  
There is a large setup violation of -2.621 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/prng/x3_reg[5]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#863 Warning
Large setup violation  
There is a large setup violation of -2.621 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_ofs_reg[11]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#864 Warning
Large setup violation  
There is a large setup violation of -2.621 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_ofs_reg[12]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#865 Warning
Large setup violation  
There is a large setup violation of -2.621 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_ofs_reg[21]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#866 Warning
Large setup violation  
There is a large setup violation of -2.621 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_ofs_reg[22]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#867 Warning
Large setup violation  
There is a large setup violation of -2.630 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/dly_cnt_reg[28]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#868 Warning
Large setup violation  
There is a large setup violation of -2.630 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/dly_cnt_reg[29]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#869 Warning
Large setup violation  
There is a large setup violation of -2.630 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/dly_cnt_reg[30]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#870 Warning
Large setup violation  
There is a large setup violation of -2.630 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/dly_cnt_reg[31]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#871 Warning
Large setup violation  
There is a large setup violation of -2.632 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/dly_cnt_reg[20]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#872 Warning
Large setup violation  
There is a large setup violation of -2.632 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/dly_cnt_reg[21]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#873 Warning
Large setup violation  
There is a large setup violation of -2.632 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/dly_cnt_reg[22]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#874 Warning
Large setup violation  
There is a large setup violation of -2.632 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/dly_cnt_reg[23]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#875 Warning
Large setup violation  
There is a large setup violation of -2.648 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/at_counts_b_reg[42]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#876 Warning
Large setup violation  
There is a large setup violation of -2.648 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/at_counts_b_reg[57]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#877 Warning
Large setup violation  
There is a large setup violation of -2.648 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/at_counts_b_reg[62]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#878 Warning
Large setup violation  
There is a large setup violation of -2.648 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/dac_pnt_reg[14]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#879 Warning
Large setup violation  
There is a large setup violation of -2.649 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/prng/x1_reg[15]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#880 Warning
Large setup violation  
There is a large setup violation of -2.649 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/prng/x1_reg[20]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#881 Warning
Large setup violation  
There is a large setup violation of -2.649 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/prng/x1_reg[2]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#882 Warning
Large setup violation  
There is a large setup violation of -2.649 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/prng/x2_reg[15]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#883 Warning
Large setup violation  
There is a large setup violation of -2.649 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/prng/x2_reg[20]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#884 Warning
Large setup violation  
There is a large setup violation of -2.649 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/prng/x2_reg[25]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#885 Warning
Large setup violation  
There is a large setup violation of -2.649 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/prng/x3_reg[15]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#886 Warning
Large setup violation  
There is a large setup violation of -2.649 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/prng/x3_reg[20]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#887 Warning
Large setup violation  
There is a large setup violation of -2.652 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/rep_cnt_reg[10]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#888 Warning
Large setup violation  
There is a large setup violation of -2.652 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/rep_cnt_reg[11]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#889 Warning
Large setup violation  
There is a large setup violation of -2.652 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/rep_cnt_reg[12]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#890 Warning
Large setup violation  
There is a large setup violation of -2.652 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/rep_cnt_reg[2]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#891 Warning
Large setup violation  
There is a large setup violation of -2.653 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/prng/x1_reg[11]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#892 Warning
Large setup violation  
There is a large setup violation of -2.653 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/prng/x1_reg[19]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#893 Warning
Large setup violation  
There is a large setup violation of -2.653 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/prng/x1_reg[6]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#894 Warning
Large setup violation  
There is a large setup violation of -2.653 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/prng/x2_reg[11]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#895 Warning
Large setup violation  
There is a large setup violation of -2.653 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/prng/x2_reg[19]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#896 Warning
Large setup violation  
There is a large setup violation of -2.653 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/prng/x3_reg[11]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#897 Warning
Large setup violation  
There is a large setup violation of -2.653 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/prng/x3_reg[6]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#898 Warning
Large setup violation  
There is a large setup violation of -2.654 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/prng/x1_reg[16]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#899 Warning
Large setup violation  
There is a large setup violation of -2.654 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/prng/x1_reg[3]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#900 Warning
Large setup violation  
There is a large setup violation of -2.654 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/prng/x2_reg[16]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#901 Warning
Large setup violation  
There is a large setup violation of -2.654 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/prng/x3_reg[16]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#902 Warning
Large setup violation  
There is a large setup violation of -2.654 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/prng/x3_reg[21]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#903 Warning
Large setup violation  
There is a large setup violation of -2.657 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/rep_cnt_reg[13]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#904 Warning
Large setup violation  
There is a large setup violation of -2.657 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/rep_cnt_reg[15]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#905 Warning
Large setup violation  
There is a large setup violation of -2.657 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/rep_cnt_reg[3]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#906 Warning
Large setup violation  
There is a large setup violation of -2.657 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/rep_cnt_reg[9]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#907 Warning
Large setup violation  
There is a large setup violation of -2.671 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/dac_pntp_reg[14]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#908 Warning
Large setup violation  
There is a large setup violation of -2.671 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/dac_pntp_reg[22]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#909 Warning
Large setup violation  
There is a large setup violation of -2.671 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/dac_pntp_reg[24]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#910 Warning
Large setup violation  
There is a large setup violation of -2.671 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/dac_pntp_reg[26]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#911 Warning
Large setup violation  
There is a large setup violation of -2.671 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_step_reg[24]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#912 Warning
Large setup violation  
There is a large setup violation of -2.671 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_step_reg[26]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#913 Warning
Large setup violation  
There is a large setup violation of -2.671 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_step_reg[28]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#914 Warning
Large setup violation  
There is a large setup violation of -2.671 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_step_reg[29]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#915 Warning
Large setup violation  
There is a large setup violation of -2.673 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_ofs_reg[12]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#916 Warning
Large setup violation  
There is a large setup violation of -2.673 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_ofs_reg[14]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#917 Warning
Large setup violation  
There is a large setup violation of -2.673 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_ofs_reg[15]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#918 Warning
Large setup violation  
There is a large setup violation of -2.673 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_a_ofs_reg[19]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#919 Warning
Large setup violation  
There is a large setup violation of -2.677 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/dac_pntp_reg[20]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#920 Warning
Large setup violation  
There is a large setup violation of -2.677 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/dac_pntp_reg[21]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#921 Warning
Large setup violation  
There is a large setup violation of -2.677 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/dac_pntp_reg[27]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#922 Warning
Large setup violation  
There is a large setup violation of -2.677 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/dac_pntp_reg[29]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#923 Warning
Large setup violation  
There is a large setup violation of -2.678 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_ofs_reg[16]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#924 Warning
Large setup violation  
There is a large setup violation of -2.678 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_ofs_reg[2]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#925 Warning
Large setup violation  
There is a large setup violation of -2.678 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_ofs_reg[5]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#926 Warning
Large setup violation  
There is a large setup violation of -2.678 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_ofs_reg[6]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#927 Warning
Large setup violation  
There is a large setup violation of -2.678 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_ofs_reg[7]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#928 Warning
Large setup violation  
There is a large setup violation of -2.679 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/at_counts_a_reg[58]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#929 Warning
Large setup violation  
There is a large setup violation of -2.679 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/at_counts_a_reg[62]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#930 Warning
Large setup violation  
There is a large setup violation of -2.682 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_ofs_reg[10]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#931 Warning
Large setup violation  
There is a large setup violation of -2.683 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/dac_do_reg/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#932 Warning
Large setup violation  
There is a large setup violation of -2.683 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/prng/x1_reg[9]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#933 Warning
Large setup violation  
There is a large setup violation of -2.683 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/prng/x2_reg[4]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#934 Warning
Large setup violation  
There is a large setup violation of -2.683 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/prng/x2_reg[9]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#935 Warning
Large setup violation  
There is a large setup violation of -2.683 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/prng/x3_reg[4]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#936 Warning
Large setup violation  
There is a large setup violation of -2.683 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/prng/x3_reg[9]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#937 Warning
Large setup violation  
There is a large setup violation of -2.705 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_dc_reg[13]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#938 Warning
Large setup violation  
There is a large setup violation of -2.705 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_dc_reg[1]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#939 Warning
Large setup violation  
There is a large setup violation of -2.705 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_dc_reg[6]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#940 Warning
Large setup violation  
There is a large setup violation of -2.705 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/set_b_dc_reg[8]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#941 Warning
Large setup violation  
There is a large setup violation of -2.715 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/dly_cnt_reg[16]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#942 Warning
Large setup violation  
There is a large setup violation of -2.715 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/dly_cnt_reg[17]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#943 Warning
Large setup violation  
There is a large setup violation of -2.715 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/dly_cnt_reg[18]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#944 Warning
Large setup violation  
There is a large setup violation of -2.715 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/dly_cnt_reg[19]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#945 Warning
Large setup violation  
There is a large setup violation of -2.719 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/at_counts_a_reg[49]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#946 Warning
Large setup violation  
There is a large setup violation of -2.719 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/at_counts_a_reg[52]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#947 Warning
Large setup violation  
There is a large setup violation of -2.719 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/at_counts_a_reg[54]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#948 Warning
Large setup violation  
There is a large setup violation of -2.719 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/at_counts_a_reg[55]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#949 Warning
Large setup violation  
There is a large setup violation of -2.743 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/at_counts_b_reg[58]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#950 Warning
Large setup violation  
There is a large setup violation of -2.743 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/at_counts_b_reg[60]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#951 Warning
Large setup violation  
There is a large setup violation of -2.743 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/at_counts_b_reg[61]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#952 Warning
Large setup violation  
There is a large setup violation of -2.748 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/prng/x1_reg[25]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#953 Warning
Large setup violation  
There is a large setup violation of -2.748 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/prng/x1_reg[29]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#954 Warning
Large setup violation  
There is a large setup violation of -2.748 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/prng/x2_reg[23]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#955 Warning
Large setup violation  
There is a large setup violation of -2.748 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/prng/x2_reg[29]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#956 Warning
Large setup violation  
There is a large setup violation of -2.748 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/prng/x3_reg[14]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#957 Warning
Large setup violation  
There is a large setup violation of -2.748 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/prng/x3_reg[19]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#958 Warning
Large setup violation  
There is a large setup violation of -2.748 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/prng/x3_reg[24]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#959 Warning
Large setup violation  
There is a large setup violation of -2.748 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/prng/x3_reg[29]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#960 Warning
Large setup violation  
There is a large setup violation of -2.749 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/prng/x1_reg[14]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#961 Warning
Large setup violation  
There is a large setup violation of -2.749 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/prng/x1_reg[1]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#962 Warning
Large setup violation  
There is a large setup violation of -2.749 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/prng/x1_reg[31]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#963 Warning
Large setup violation  
There is a large setup violation of -2.749 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/prng/x2_reg[14]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#964 Warning
Large setup violation  
There is a large setup violation of -2.749 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/prng/x2_reg[31]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#965 Warning
Large setup violation  
There is a large setup violation of -2.749 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/prng/x3_reg[26]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#966 Warning
Large setup violation  
There is a large setup violation of -2.749 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/prng/x3_reg[31]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#967 Warning
Large setup violation  
There is a large setup violation of -2.769 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/ext_trig_dn_reg[0]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#968 Warning
Large setup violation  
There is a large setup violation of -2.769 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/ext_trig_dp_reg[0]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#969 Warning
Large setup violation  
There is a large setup violation of -2.769 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/prng/x1_reg[17]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#970 Warning
Large setup violation  
There is a large setup violation of -2.769 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/prng/x1_reg[4]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#971 Warning
Large setup violation  
There is a large setup violation of -2.769 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/prng/x2_reg[17]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#972 Warning
Large setup violation  
There is a large setup violation of -2.769 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/prng/x3_reg[12]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#973 Warning
Large setup violation  
There is a large setup violation of -2.769 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/prng/x3_reg[17]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#974 Warning
Large setup violation  
There is a large setup violation of -2.785 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/at_counts_a_reg[25]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#975 Warning
Large setup violation  
There is a large setup violation of -2.785 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/at_counts_a_reg[26]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#976 Warning
Large setup violation  
There is a large setup violation of -2.785 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/at_counts_a_reg[27]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#977 Warning
Large setup violation  
There is a large setup violation of -2.785 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/at_counts_a_reg[28]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#978 Warning
Large setup violation  
There is a large setup violation of -2.800 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/rep_cnt_reg[14]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#979 Warning
Large setup violation  
There is a large setup violation of -2.800 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/rep_cnt_reg[4]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#980 Warning
Large setup violation  
There is a large setup violation of -2.800 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/rep_cnt_reg[5]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#981 Warning
Large setup violation  
There is a large setup violation of -2.800 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/rep_cnt_reg[7]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#982 Warning
Large setup violation  
There is a large setup violation of -2.800 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/rep_cnt_reg[8]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#983 Warning
Large setup violation  
There is a large setup violation of -2.807 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/at_counts_b_reg[51]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#984 Warning
Large setup violation  
There is a large setup violation of -2.807 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/at_counts_b_reg[63]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#985 Warning
Large setup violation  
There is a large setup violation of -2.821 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/rep_cnt_reg[6]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#986 Warning
Large setup violation  
There is a large setup violation of -2.822 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/dac_pnt_reg[13]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#987 Warning
Large setup violation  
There is a large setup violation of -2.822 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/dac_pnt_reg[16]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#988 Warning
Large setup violation  
There is a large setup violation of -2.822 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/dac_pnt_reg[9]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#989 Warning
Large setup violation  
There is a large setup violation of -2.843 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/prng/x1_reg[13]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#990 Warning
Large setup violation  
There is a large setup violation of -2.843 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/prng/x1_reg[23]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#991 Warning
Large setup violation  
There is a large setup violation of -2.843 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/prng/x1_reg[30]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#992 Warning
Large setup violation  
There is a large setup violation of -2.843 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/prng/x2_reg[13]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#993 Warning
Large setup violation  
There is a large setup violation of -2.843 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/prng/x2_reg[1]/S (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#994 Warning
Large setup violation  
There is a large setup violation of -2.843 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/prng/x2_reg[30]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#995 Warning
Large setup violation  
There is a large setup violation of -2.843 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/prng/x3_reg[1]/S (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#996 Warning
Large setup violation  
There is a large setup violation of -2.843 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/prng/x3_reg[25]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#997 Warning
Large setup violation  
There is a large setup violation of -2.844 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/dac_pntp_reg[17]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#998 Warning
Large setup violation  
There is a large setup violation of -2.844 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/dac_pntp_reg[18]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#999 Warning
Large setup violation  
There is a large setup violation of -2.844 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/dac_pntp_reg[23]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#1000 Warning
Large setup violation  
There is a large setup violation of -2.847 ns between adc_rstn_reg/C (clocked by pll_adc_clk) and i_asg/ch[1]/dac_pntp_reg[16]/R (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on exp_n_io[0] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on exp_n_io[1] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on exp_n_io[2] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on exp_n_io[3] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on exp_n_io[4] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on exp_n_io[5] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on exp_n_io[6] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on exp_n_io[7] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on exp_p_io[0] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on exp_p_io[1] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on exp_p_io[2] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on exp_p_io[3] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on exp_p_io[4] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on exp_p_io[5] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on exp_p_io[6] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on exp_p_io[7] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[0] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[10] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[11] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[12] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[13] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[1] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[2] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[3] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[4] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[5] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[6] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[7] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[8] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[9] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on dac_rst_o relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An output delay is missing on dac_sel_o relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An output delay is missing on led_o[0] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An output delay is missing on led_o[1] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An output delay is missing on led_o[2] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An output delay is missing on led_o[3] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An output delay is missing on led_o[4] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An output delay is missing on led_o[5] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An output delay is missing on led_o[6] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An output delay is missing on led_o[7] relative to clock(s) adc_clk
Related violations: <none>

ULMTCS-1#1 Warning
Control Sets use limits recommend reduction  
This design uses 349 control sets (vs. available limit of 4400, determined by 1 control set per CLB). This exceeds the control set use guideline of 7.5 percent. This is at a level where reduction is RECOMMENDED (see UG949). Use report_control_sets to get more details.
Related violations: <none>

XDCC-5#1 Warning
User Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on dac_pwm_o[0] overrides a previous user property.
New Source: C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/constrs_1/imports/sdc/red_pitaya.xdc (Line: 112)
Previous Source: C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/constrs_1/imports/sdc/red_pitaya.xdc (Line: 101)
Related violations: <none>

XDCC-5#2 Warning
User Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on dac_pwm_o[1] overrides a previous user property.
New Source: C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/constrs_1/imports/sdc/red_pitaya.xdc (Line: 112)
Previous Source: C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/constrs_1/imports/sdc/red_pitaya.xdc (Line: 101)
Related violations: <none>

XDCC-5#3 Warning
User Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on dac_pwm_o[2] overrides a previous user property.
New Source: C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/constrs_1/imports/sdc/red_pitaya.xdc (Line: 112)
Previous Source: C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/constrs_1/imports/sdc/red_pitaya.xdc (Line: 101)
Related violations: <none>

XDCC-5#4 Warning
User Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on dac_pwm_o[3] overrides a previous user property.
New Source: C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/constrs_1/imports/sdc/red_pitaya.xdc (Line: 112)
Previous Source: C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/constrs_1/imports/sdc/red_pitaya.xdc (Line: 101)
Related violations: <none>

XDCH-2#1 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_a_i[10]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_a_i[*]}]
C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/constrs_1/imports/sdc/red_pitaya.xdc (Line: 210)
Related violations: <none>

XDCH-2#2 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_a_i[11]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_a_i[*]}]
C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/constrs_1/imports/sdc/red_pitaya.xdc (Line: 210)
Related violations: <none>

XDCH-2#3 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_a_i[12]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_a_i[*]}]
C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/constrs_1/imports/sdc/red_pitaya.xdc (Line: 210)
Related violations: <none>

XDCH-2#4 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_a_i[13]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_a_i[*]}]
C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/constrs_1/imports/sdc/red_pitaya.xdc (Line: 210)
Related violations: <none>

XDCH-2#5 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_a_i[14]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_a_i[*]}]
C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/constrs_1/imports/sdc/red_pitaya.xdc (Line: 210)
Related violations: <none>

XDCH-2#6 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_a_i[15]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_a_i[*]}]
C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/constrs_1/imports/sdc/red_pitaya.xdc (Line: 210)
Related violations: <none>

XDCH-2#7 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_a_i[2]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_a_i[*]}]
C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/constrs_1/imports/sdc/red_pitaya.xdc (Line: 210)
Related violations: <none>

XDCH-2#8 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_a_i[3]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_a_i[*]}]
C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/constrs_1/imports/sdc/red_pitaya.xdc (Line: 210)
Related violations: <none>

XDCH-2#9 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_a_i[4]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_a_i[*]}]
C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/constrs_1/imports/sdc/red_pitaya.xdc (Line: 210)
Related violations: <none>

XDCH-2#10 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_a_i[5]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_a_i[*]}]
C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/constrs_1/imports/sdc/red_pitaya.xdc (Line: 210)
Related violations: <none>

XDCH-2#11 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_a_i[6]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_a_i[*]}]
C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/constrs_1/imports/sdc/red_pitaya.xdc (Line: 210)
Related violations: <none>

XDCH-2#12 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_a_i[7]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_a_i[*]}]
C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/constrs_1/imports/sdc/red_pitaya.xdc (Line: 210)
Related violations: <none>

XDCH-2#13 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_a_i[8]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_a_i[*]}]
C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/constrs_1/imports/sdc/red_pitaya.xdc (Line: 210)
Related violations: <none>

XDCH-2#14 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_a_i[9]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_a_i[*]}]
C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/constrs_1/imports/sdc/red_pitaya.xdc (Line: 210)
Related violations: <none>

XDCH-2#15 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_b_i[10]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_b_i[*]}]
C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/constrs_1/imports/sdc/red_pitaya.xdc (Line: 211)
Related violations: <none>

XDCH-2#16 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_b_i[11]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_b_i[*]}]
C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/constrs_1/imports/sdc/red_pitaya.xdc (Line: 211)
Related violations: <none>

XDCH-2#17 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_b_i[12]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_b_i[*]}]
C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/constrs_1/imports/sdc/red_pitaya.xdc (Line: 211)
Related violations: <none>

XDCH-2#18 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_b_i[13]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_b_i[*]}]
C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/constrs_1/imports/sdc/red_pitaya.xdc (Line: 211)
Related violations: <none>

XDCH-2#19 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_b_i[14]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_b_i[*]}]
C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/constrs_1/imports/sdc/red_pitaya.xdc (Line: 211)
Related violations: <none>

XDCH-2#20 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_b_i[15]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_b_i[*]}]
C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/constrs_1/imports/sdc/red_pitaya.xdc (Line: 211)
Related violations: <none>

XDCH-2#21 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_b_i[2]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_b_i[*]}]
C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/constrs_1/imports/sdc/red_pitaya.xdc (Line: 211)
Related violations: <none>

XDCH-2#22 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_b_i[3]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_b_i[*]}]
C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/constrs_1/imports/sdc/red_pitaya.xdc (Line: 211)
Related violations: <none>

XDCH-2#23 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_b_i[4]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_b_i[*]}]
C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/constrs_1/imports/sdc/red_pitaya.xdc (Line: 211)
Related violations: <none>

XDCH-2#24 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_b_i[5]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_b_i[*]}]
C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/constrs_1/imports/sdc/red_pitaya.xdc (Line: 211)
Related violations: <none>

XDCH-2#25 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_b_i[6]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_b_i[*]}]
C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/constrs_1/imports/sdc/red_pitaya.xdc (Line: 211)
Related violations: <none>

XDCH-2#26 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_b_i[7]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_b_i[*]}]
C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/constrs_1/imports/sdc/red_pitaya.xdc (Line: 211)
Related violations: <none>

XDCH-2#27 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_b_i[8]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_b_i[*]}]
C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/constrs_1/imports/sdc/red_pitaya.xdc (Line: 211)
Related violations: <none>

XDCH-2#28 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_b_i[9]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_b_i[*]}]
C:/Git/pyrpl/pyrpl/fpga/project/pyrpl.srcs/constrs_1/imports/sdc/red_pitaya.xdc (Line: 211)
Related violations: <none>


