{"Ruchir Puri": [0, ["EDA challenges and options: investing for the future", ["Ruchir Puri", "William H. Joyner", "Raj Jammy", "Ahmed Jerraya", "Jan M. Rabaey", "Walden C. Rhines", "Leon Stok"], "https://doi.org/10.1145/1837274.1837276", "dac", 2010], ["History-based VLSI legalization using network flow", ["Minsik Cho", "Haoxing Ren", "Hua Xiang", "Ruchir Puri"], "https://doi.org/10.1145/1837274.1837347", "dac", 2010]], "William H. Joyner": [0, ["EDA challenges and options: investing for the future", ["Ruchir Puri", "William H. Joyner", "Raj Jammy", "Ahmed Jerraya", "Jan M. Rabaey", "Walden C. Rhines", "Leon Stok"], "https://doi.org/10.1145/1837274.1837276", "dac", 2010]], "Raj Jammy": [0, ["EDA challenges and options: investing for the future", ["Ruchir Puri", "William H. Joyner", "Raj Jammy", "Ahmed Jerraya", "Jan M. Rabaey", "Walden C. Rhines", "Leon Stok"], "https://doi.org/10.1145/1837274.1837276", "dac", 2010]], "Ahmed Jerraya": [0, ["EDA challenges and options: investing for the future", ["Ruchir Puri", "William H. Joyner", "Raj Jammy", "Ahmed Jerraya", "Jan M. Rabaey", "Walden C. Rhines", "Leon Stok"], "https://doi.org/10.1145/1837274.1837276", "dac", 2010]], "Jan M. Rabaey": [0, ["EDA challenges and options: investing for the future", ["Ruchir Puri", "William H. Joyner", "Raj Jammy", "Ahmed Jerraya", "Jan M. Rabaey", "Walden C. Rhines", "Leon Stok"], "https://doi.org/10.1145/1837274.1837276", "dac", 2010]], "Walden C. Rhines": [0, ["EDA challenges and options: investing for the future", ["Ruchir Puri", "William H. Joyner", "Raj Jammy", "Ahmed Jerraya", "Jan M. Rabaey", "Walden C. Rhines", "Leon Stok"], "https://doi.org/10.1145/1837274.1837276", "dac", 2010]], "Leon Stok": [0, ["EDA challenges and options: investing for the future", ["Ruchir Puri", "William H. Joyner", "Raj Jammy", "Ahmed Jerraya", "Jan M. Rabaey", "Walden C. Rhines", "Leon Stok"], "https://doi.org/10.1145/1837274.1837276", "dac", 2010]], "Jagannath Keshava": [0, ["Post-silicon validation challenges: how EDA and academia can help", ["Jagannath Keshava", "Nagib Hakim", "Chinna Prudvi"], "https://doi.org/10.1145/1837274.1837278", "dac", 2010]], "Nagib Hakim": [0, ["Post-silicon validation challenges: how EDA and academia can help", ["Jagannath Keshava", "Nagib Hakim", "Chinna Prudvi"], "https://doi.org/10.1145/1837274.1837278", "dac", 2010]], "Chinna Prudvi": [0, ["Post-silicon validation challenges: how EDA and academia can help", ["Jagannath Keshava", "Nagib Hakim", "Chinna Prudvi"], "https://doi.org/10.1145/1837274.1837278", "dac", 2010]], "John B. Goodenough": [0, ["Post-silicon is too late avoiding the $50 million paperweight starts with validated designs", ["John B. Goodenough", "Rob Aitken"], "https://doi.org/10.1145/1837274.1837279", "dac", 2010]], "Rob Aitken": [0, ["Post-silicon is too late avoiding the $50 million paperweight starts with validated designs", ["John B. Goodenough", "Rob Aitken"], "https://doi.org/10.1145/1837274.1837279", "dac", 2010]], "Subhasish Mitra": [0, ["Post-silicon validation opportunities, challenges and recent advances", ["Subhasish Mitra", "Sanjit A. Seshia", "Nicola Nicolici"], "https://doi.org/10.1145/1837274.1837280", "dac", 2010], ["BLoG: post-silicon bug localization in processors using bug localization graphs", ["Sung-Boem Park", "Anne Bracy", "Hong Wang", "Subhasish Mitra"], "https://doi.org/10.1145/1837274.1837367", "dac", 2010], ["Carbon nanotube correlation: promising opportunity for CNFET circuit yield enhancement", ["Jie Zhang", "Shashikanth Bobba", "Nishant Patil", "Albert Lin", "H.-S. Philip Wong", "Giovanni De Micheli", "Subhasish Mitra"], "https://doi.org/10.1145/1837274.1837497", "dac", 2010]], "Sanjit A. Seshia": [0, ["Post-silicon validation opportunities, challenges and recent advances", ["Subhasish Mitra", "Sanjit A. Seshia", "Nicola Nicolici"], "https://doi.org/10.1145/1837274.1837280", "dac", 2010], ["Scalable specification mining for verification and diagnosis", ["Wenchao Li", "Alessandro Forin", "Sanjit A. Seshia"], "https://doi.org/10.1145/1837274.1837466", "dac", 2010]], "Nicola Nicolici": [0, ["Post-silicon validation opportunities, challenges and recent advances", ["Subhasish Mitra", "Sanjit A. Seshia", "Nicola Nicolici"], "https://doi.org/10.1145/1837274.1837280", "dac", 2010], ["Robust design methods for hardware accelerators for iterative algorithms in scientific computing", ["Adam B. Kinsman", "Nicola Nicolici"], "https://doi.org/10.1145/1837274.1837339", "dac", 2010], ["Embedded memory binding in FPGAs", ["Kaveh Elizeh", "Nicola Nicolici"], "https://doi.org/10.1145/1837274.1837389", "dac", 2010], ["A novel optimal single constant multiplication algorithm", ["Jason Thong", "Nicola Nicolici"], "https://doi.org/10.1145/1837274.1837424", "dac", 2010]], "Chia-Jui Hsu": [0, ["A mixed-mode vector-based dataflow approach for modeling and simulating LTE physical layer", ["Chia-Jui Hsu", "Jose Luis Pino", "Fei-Jiang Hu"], "https://doi.org/10.1145/1837274.1837282", "dac", 2010]], "Jose Luis Pino": [0, ["A mixed-mode vector-based dataflow approach for modeling and simulating LTE physical layer", ["Chia-Jui Hsu", "Jose Luis Pino", "Fei-Jiang Hu"], "https://doi.org/10.1145/1837274.1837282", "dac", 2010]], "Fei-Jiang Hu": [0, ["A mixed-mode vector-based dataflow approach for modeling and simulating LTE physical layer", ["Chia-Jui Hsu", "Jose Luis Pino", "Fei-Jiang Hu"], "https://doi.org/10.1145/1837274.1837282", "dac", 2010]], "Nicola Bombieri": [0, ["Abstraction of RTL IPs into embedded software", ["Nicola Bombieri", "Franco Fummi", "Graziano Pravadelli"], "https://doi.org/10.1145/1837274.1837283", "dac", 2010]], "Franco Fummi": [0, ["Abstraction of RTL IPs into embedded software", ["Nicola Bombieri", "Franco Fummi", "Graziano Pravadelli"], "https://doi.org/10.1145/1837274.1837283", "dac", 2010]], "Graziano Pravadelli": [0, ["Abstraction of RTL IPs into embedded software", ["Nicola Bombieri", "Franco Fummi", "Graziano Pravadelli"], "https://doi.org/10.1145/1837274.1837283", "dac", 2010]], "Scott Sirowy": [0, ["Online SystemC emulation acceleration", ["Scott Sirowy", "Chen Huang", "Frank Vahid"], "https://doi.org/10.1145/1837274.1837284", "dac", 2010]], "Chen Huang": [0, ["Online SystemC emulation acceleration", ["Scott Sirowy", "Chen Huang", "Frank Vahid"], "https://doi.org/10.1145/1837274.1837284", "dac", 2010]], "Frank Vahid": [0, ["Online SystemC emulation acceleration", ["Scott Sirowy", "Chen Huang", "Frank Vahid"], "https://doi.org/10.1145/1837274.1837284", "dac", 2010]], "Jilong Kuang": [0, ["LATA: a latency and throughput-aware packet processing system", ["Jilong Kuang", "Laxmi N. Bhuyan"], "https://doi.org/10.1145/1837274.1837286", "dac", 2010]], "Laxmi N. Bhuyan": [0, ["LATA: a latency and throughput-aware packet processing system", ["Jilong Kuang", "Laxmi N. Bhuyan"], "https://doi.org/10.1145/1837274.1837286", "dac", 2010], ["A new IP lookup cache for high performance IP routers", ["Guangdeng Liao", "Heeyeol Yu", "Laxmi N. Bhuyan"], "https://doi.org/10.1145/1837274.1837361", "dac", 2010]], "Thorsten Zitterell": [0, ["A probabilistic and energy-efficient scheduling approach for online application in real-time systems", ["Thorsten Zitterell", "Christoph Scholl"], "https://doi.org/10.1145/1837274.1837287", "dac", 2010]], "Christoph Scholl": [0, ["A probabilistic and energy-efficient scheduling approach for online application in real-time systems", ["Thorsten Zitterell", "Christoph Scholl"], "https://doi.org/10.1145/1837274.1837287", "dac", 2010], ["An AIG-Based QBF-solver using SAT for preprocessing", ["Florian Pigorsch", "Christoph Scholl"], "https://doi.org/10.1145/1837274.1837318", "dac", 2010]], "Lei Ju": [0.001596404705196619, ["Timing analysis of esterel programs on general-purpose multiprocessors", ["Lei Ju", "Bach Khoa Huynh", "Abhik Roychoudhury", "Samarjit Chakraborty"], "https://doi.org/10.1145/1837274.1837288", "dac", 2010]], "Bach Khoa Huynh": [0, ["Timing analysis of esterel programs on general-purpose multiprocessors", ["Lei Ju", "Bach Khoa Huynh", "Abhik Roychoudhury", "Samarjit Chakraborty"], "https://doi.org/10.1145/1837274.1837288", "dac", 2010]], "Abhik Roychoudhury": [0, ["Timing analysis of esterel programs on general-purpose multiprocessors", ["Lei Ju", "Bach Khoa Huynh", "Abhik Roychoudhury", "Samarjit Chakraborty"], "https://doi.org/10.1145/1837274.1837288", "dac", 2010]], "Samarjit Chakraborty": [0, ["Timing analysis of esterel programs on general-purpose multiprocessors", ["Lei Ju", "Bach Khoa Huynh", "Abhik Roychoudhury", "Samarjit Chakraborty"], "https://doi.org/10.1145/1837274.1837288", "dac", 2010]], "Lijuan Luo": [0, ["An effective GPU implementation of breadth-first search", ["Lijuan Luo", "Martin D. F. Wong", "Wen-mei W. Hwu"], "https://doi.org/10.1145/1837274.1837289", "dac", 2010]], "Martin D. F. Wong": [0, ["An effective GPU implementation of breadth-first search", ["Lijuan Luo", "Martin D. F. Wong", "Wen-mei W. Hwu"], "https://doi.org/10.1145/1837274.1837289", "dac", 2010], ["An optimal algorithm for finding disjoint rectangles and its application to PCB routing", ["Hui Kong", "Qiang Ma", "Tan Yan", "Martin D. F. Wong"], "https://doi.org/10.1145/1837274.1837326", "dac", 2010]], "Wen-mei W. Hwu": [0, ["An effective GPU implementation of breadth-first search", ["Lijuan Luo", "Martin D. F. Wong", "Wen-mei W. Hwu"], "https://doi.org/10.1145/1837274.1837289", "dac", 2010]], "Abdullah Nazma Nowroz": [0, ["Thermal monitoring of real processors: techniques for sensor allocation and full characterization", ["Abdullah Nazma Nowroz", "Ryan Cochran", "Sherief Reda"], "https://doi.org/10.1145/1837274.1837291", "dac", 2010]], "Ryan Cochran": [0, ["Thermal monitoring of real processors: techniques for sensor allocation and full characterization", ["Abdullah Nazma Nowroz", "Ryan Cochran", "Sherief Reda"], "https://doi.org/10.1145/1837274.1837291", "dac", 2010], ["Consistent runtime thermal prediction and control through workload phase detection", ["Ryan Cochran", "Sherief Reda"], "https://doi.org/10.1145/1837274.1837292", "dac", 2010]], "Sherief Reda": [0, ["Thermal monitoring of real processors: techniques for sensor allocation and full characterization", ["Abdullah Nazma Nowroz", "Ryan Cochran", "Sherief Reda"], "https://doi.org/10.1145/1837274.1837291", "dac", 2010], ["Consistent runtime thermal prediction and control through workload phase detection", ["Ryan Cochran", "Sherief Reda"], "https://doi.org/10.1145/1837274.1837292", "dac", 2010]], "Yufu Zhang": [0, ["Adaptive and autonomous thermal tracking for high performance computing systems", ["Yufu Zhang", "Ankur Srivastava"], "https://doi.org/10.1145/1837274.1837293", "dac", 2010]], "Ankur Srivastava": [0, ["Adaptive and autonomous thermal tracking for high performance computing systems", ["Yufu Zhang", "Ankur Srivastava"], "https://doi.org/10.1145/1837274.1837293", "dac", 2010]], "Matthew R. Guthaus": [0, ["Non-uniform clock mesh optimization with linear programming buffer insertion", ["Matthew R. Guthaus", "Gustavo Wilke", "Ricardo Reis"], "https://doi.org/10.1145/1837274.1837295", "dac", 2010]], "Gustavo Wilke": [0, ["Non-uniform clock mesh optimization with linear programming buffer insertion", ["Matthew R. Guthaus", "Gustavo Wilke", "Ricardo Reis"], "https://doi.org/10.1145/1837274.1837295", "dac", 2010]], "Ricardo Reis": [0, ["Non-uniform clock mesh optimization with linear programming buffer insertion", ["Matthew R. Guthaus", "Gustavo Wilke", "Ricardo Reis"], "https://doi.org/10.1145/1837274.1837295", "dac", 2010]], "Xin-Wei Shih": [0, ["Fast timing-model independent buffered clock-tree synthesis", ["Xin-Wei Shih", "Yao-Wen Chang"], "https://doi.org/10.1145/1837274.1837296", "dac", 2010]], "Yao-Wen Chang": [4.253035257306692e-08, ["Fast timing-model independent buffered clock-tree synthesis", ["Xin-Wei Shih", "Yao-Wen Chang"], "https://doi.org/10.1145/1837274.1837296", "dac", 2010], ["Pulsed-latch aware placement for timing-integrity optimization", ["Yi-Lin Chuang", "Sangmin Kim", "Youngsoo Shin", "Yao-Wen Chang"], "https://doi.org/10.1145/1837274.1837346", "dac", 2010], ["Cross-contamination aware design methodology for pin-constrained digital microfluidic biochips", ["Cliff Chiung-Yu Lin", "Yao-Wen Chang"], "https://doi.org/10.1145/1837274.1837438", "dac", 2010]], "Ying-Yu Chen": [0, ["Clock tree synthesis under aggressive buffer insertion", ["Ying-Yu Chen", "Chen Dong", "Deming Chen"], "https://doi.org/10.1145/1837274.1837297", "dac", 2010]], "Chen Dong": [0.0011174077517352998, ["Clock tree synthesis under aggressive buffer insertion", ["Ying-Yu Chen", "Chen Dong", "Deming Chen"], "https://doi.org/10.1145/1837274.1837297", "dac", 2010]], "Deming Chen": [0, ["Clock tree synthesis under aggressive buffer insertion", ["Ying-Yu Chen", "Chen Dong", "Deming Chen"], "https://doi.org/10.1145/1837274.1837297", "dac", 2010]], "Xiaodong Liu": [0, ["Global routing and track assignment for flip-chip designs", ["Xiaodong Liu", "Yifan Zhang", "Gary K. Yeap", "Chunlei Chu", "Jian Sun", "Xuan Zeng"], "https://doi.org/10.1145/1837274.1837298", "dac", 2010]], "Yifan Zhang": [0, ["Global routing and track assignment for flip-chip designs", ["Xiaodong Liu", "Yifan Zhang", "Gary K. Yeap", "Chunlei Chu", "Jian Sun", "Xuan Zeng"], "https://doi.org/10.1145/1837274.1837298", "dac", 2010]], "Gary K. Yeap": [0, ["Global routing and track assignment for flip-chip designs", ["Xiaodong Liu", "Yifan Zhang", "Gary K. Yeap", "Chunlei Chu", "Jian Sun", "Xuan Zeng"], "https://doi.org/10.1145/1837274.1837298", "dac", 2010]], "Chunlei Chu": [4.081994211446727e-05, ["Global routing and track assignment for flip-chip designs", ["Xiaodong Liu", "Yifan Zhang", "Gary K. Yeap", "Chunlei Chu", "Jian Sun", "Xuan Zeng"], "https://doi.org/10.1145/1837274.1837298", "dac", 2010]], "Jian Sun": [0.40413545072078705, ["Global routing and track assignment for flip-chip designs", ["Xiaodong Liu", "Yifan Zhang", "Gary K. Yeap", "Chunlei Chu", "Jian Sun", "Xuan Zeng"], "https://doi.org/10.1145/1837274.1837298", "dac", 2010]], "Xuan Zeng": [0, ["Global routing and track assignment for flip-chip designs", ["Xiaodong Liu", "Yifan Zhang", "Gary K. Yeap", "Chunlei Chu", "Jian Sun", "Xuan Zeng"], "https://doi.org/10.1145/1837274.1837298", "dac", 2010]], "Amir Nahir": [0, ["Bridging pre-silicon verification and post-silicon validation", ["Amir Nahir", "Avi Ziv", "Rajesh Galivanche", "Alan J. Hu", "Miron Abramovici", "Albert Camilleri", "Bob Bentley", "Harry Foster", "Valeria Bertacco", "Shakti Kapoor"], "https://doi.org/10.1145/1837274.1837300", "dac", 2010]], "Avi Ziv": [0, ["Bridging pre-silicon verification and post-silicon validation", ["Amir Nahir", "Avi Ziv", "Rajesh Galivanche", "Alan J. Hu", "Miron Abramovici", "Albert Camilleri", "Bob Bentley", "Harry Foster", "Valeria Bertacco", "Shakti Kapoor"], "https://doi.org/10.1145/1837274.1837300", "dac", 2010]], "Rajesh Galivanche": [0, ["Bridging pre-silicon verification and post-silicon validation", ["Amir Nahir", "Avi Ziv", "Rajesh Galivanche", "Alan J. Hu", "Miron Abramovici", "Albert Camilleri", "Bob Bentley", "Harry Foster", "Valeria Bertacco", "Shakti Kapoor"], "https://doi.org/10.1145/1837274.1837300", "dac", 2010]], "Alan J. Hu": [0, ["Bridging pre-silicon verification and post-silicon validation", ["Amir Nahir", "Avi Ziv", "Rajesh Galivanche", "Alan J. Hu", "Miron Abramovici", "Albert Camilleri", "Bob Bentley", "Harry Foster", "Valeria Bertacco", "Shakti Kapoor"], "https://doi.org/10.1145/1837274.1837300", "dac", 2010]], "Miron Abramovici": [0, ["Bridging pre-silicon verification and post-silicon validation", ["Amir Nahir", "Avi Ziv", "Rajesh Galivanche", "Alan J. Hu", "Miron Abramovici", "Albert Camilleri", "Bob Bentley", "Harry Foster", "Valeria Bertacco", "Shakti Kapoor"], "https://doi.org/10.1145/1837274.1837300", "dac", 2010]], "Albert Camilleri": [0, ["Bridging pre-silicon verification and post-silicon validation", ["Amir Nahir", "Avi Ziv", "Rajesh Galivanche", "Alan J. Hu", "Miron Abramovici", "Albert Camilleri", "Bob Bentley", "Harry Foster", "Valeria Bertacco", "Shakti Kapoor"], "https://doi.org/10.1145/1837274.1837300", "dac", 2010]], "Bob Bentley": [0, ["Bridging pre-silicon verification and post-silicon validation", ["Amir Nahir", "Avi Ziv", "Rajesh Galivanche", "Alan J. Hu", "Miron Abramovici", "Albert Camilleri", "Bob Bentley", "Harry Foster", "Valeria Bertacco", "Shakti Kapoor"], "https://doi.org/10.1145/1837274.1837300", "dac", 2010]], "Harry Foster": [0, ["Bridging pre-silicon verification and post-silicon validation", ["Amir Nahir", "Avi Ziv", "Rajesh Galivanche", "Alan J. Hu", "Miron Abramovici", "Albert Camilleri", "Bob Bentley", "Harry Foster", "Valeria Bertacco", "Shakti Kapoor"], "https://doi.org/10.1145/1837274.1837300", "dac", 2010]], "Valeria Bertacco": [0, ["Bridging pre-silicon verification and post-silicon validation", ["Amir Nahir", "Avi Ziv", "Rajesh Galivanche", "Alan J. Hu", "Miron Abramovici", "Albert Camilleri", "Bob Bentley", "Harry Foster", "Valeria Bertacco", "Shakti Kapoor"], "https://doi.org/10.1145/1837274.1837300", "dac", 2010], ["Electronic design automation for social networks", ["Andrew DeOrio", "Valeria Bertacco"], "https://doi.org/10.1145/1837274.1837429", "dac", 2010]], "Shakti Kapoor": [0, ["Bridging pre-silicon verification and post-silicon validation", ["Amir Nahir", "Avi Ziv", "Rajesh Galivanche", "Alan J. Hu", "Miron Abramovici", "Albert Camilleri", "Bob Bentley", "Harry Foster", "Valeria Bertacco", "Shakti Kapoor"], "https://doi.org/10.1145/1837274.1837300", "dac", 2010]], "Christian Bertin": [0, ["Compilation and virtualization in the HiPEAC vision", ["Christian Bertin", "Christophe Guillon", "Koen De Bosschere"], "https://doi.org/10.1145/1837274.1837302", "dac", 2010]], "Christophe Guillon": [0, ["Compilation and virtualization in the HiPEAC vision", ["Christian Bertin", "Christophe Guillon", "Koen De Bosschere"], "https://doi.org/10.1145/1837274.1837302", "dac", 2010]], "Koen De Bosschere": [0, ["Compilation and virtualization in the HiPEAC vision", ["Christian Bertin", "Christophe Guillon", "Koen De Bosschere"], "https://doi.org/10.1145/1837274.1837302", "dac", 2010]], "Albert Cohen": [0, ["Processor virtualization and split compilation for heterogeneous multicore embedded systems", ["Albert Cohen", "Erven Rohou"], "https://doi.org/10.1145/1837274.1837303", "dac", 2010]], "Erven Rohou": [0, ["Processor virtualization and split compilation for heterogeneous multicore embedded systems", ["Albert Cohen", "Erven Rohou"], "https://doi.org/10.1145/1837274.1837303", "dac", 2010]], "Sung-Min Lee": [0.6420739591121674, ["Fine-grained I/O access control based on Xen virtualization for 3G/4G mobile devices", ["Sung-Min Lee", "Sang-Bum Suh", "Jong-Deok Choi"], "https://doi.org/10.1145/1837274.1837304", "dac", 2010]], "Sang-Bum Suh": [0.9796252250671387, ["Fine-grained I/O access control based on Xen virtualization for 3G/4G mobile devices", ["Sung-Min Lee", "Sang-Bum Suh", "Jong-Deok Choi"], "https://doi.org/10.1145/1837274.1837304", "dac", 2010]], "Jong-Deok Choi": [0.9965057075023651, ["Fine-grained I/O access control based on Xen virtualization for 3G/4G mobile devices", ["Sung-Min Lee", "Sang-Bum Suh", "Jong-Deok Choi"], "https://doi.org/10.1145/1837274.1837304", "dac", 2010]], "Johan Fornaeus": [0, ["Device hypervisors", ["Johan Fornaeus"], "https://doi.org/10.1145/1837274.1837305", "dac", 2010]], "Giovanni Mariani": [0, ["A correlation-based design space exploration methodology for multi-processor systems-on-chip", ["Giovanni Mariani", "Aleksandar Brankovic", "Gianluca Palermo", "Jovana Jovic", "Vittorio Zaccaria", "Cristina Silvano"], "https://doi.org/10.1145/1837274.1837307", "dac", 2010]], "Aleksandar Brankovic": [0, ["A correlation-based design space exploration methodology for multi-processor systems-on-chip", ["Giovanni Mariani", "Aleksandar Brankovic", "Gianluca Palermo", "Jovana Jovic", "Vittorio Zaccaria", "Cristina Silvano"], "https://doi.org/10.1145/1837274.1837307", "dac", 2010]], "Gianluca Palermo": [0, ["A correlation-based design space exploration methodology for multi-processor systems-on-chip", ["Giovanni Mariani", "Aleksandar Brankovic", "Gianluca Palermo", "Jovana Jovic", "Vittorio Zaccaria", "Cristina Silvano"], "https://doi.org/10.1145/1837274.1837307", "dac", 2010]], "Jovana Jovic": [0, ["A correlation-based design space exploration methodology for multi-processor systems-on-chip", ["Giovanni Mariani", "Aleksandar Brankovic", "Gianluca Palermo", "Jovana Jovic", "Vittorio Zaccaria", "Cristina Silvano"], "https://doi.org/10.1145/1837274.1837307", "dac", 2010]], "Vittorio Zaccaria": [0, ["A correlation-based design space exploration methodology for multi-processor systems-on-chip", ["Giovanni Mariani", "Aleksandar Brankovic", "Gianluca Palermo", "Jovana Jovic", "Vittorio Zaccaria", "Cristina Silvano"], "https://doi.org/10.1145/1837274.1837307", "dac", 2010]], "Cristina Silvano": [0, ["A correlation-based design space exploration methodology for multi-processor systems-on-chip", ["Giovanni Mariani", "Aleksandar Brankovic", "Gianluca Palermo", "Jovana Jovic", "Vittorio Zaccaria", "Cristina Silvano"], "https://doi.org/10.1145/1837274.1837307", "dac", 2010]], "Jishen Zhao": [0, ["Cost-aware three-dimensional (3D) many-core multiprocessor design", ["Jishen Zhao", "Xiangyu Dong", "Yuan Xie"], "https://doi.org/10.1145/1837274.1837308", "dac", 2010]], "Xiangyu Dong": [2.4160663656402903e-06, ["Cost-aware three-dimensional (3D) many-core multiprocessor design", ["Jishen Zhao", "Xiangyu Dong", "Yuan Xie"], "https://doi.org/10.1145/1837274.1837308", "dac", 2010], ["Cost-driven 3D integration with interconnect layers", ["Xiaoxia Wu", "Guangyu Sun", "Xiangyu Dong", "Reetuparna Das", "Yuan Xie", "Chita R. Das", "Jian Li"], "https://doi.org/10.1145/1837274.1837313", "dac", 2010]], "Yuan Xie": [0, ["Cost-aware three-dimensional (3D) many-core multiprocessor design", ["Jishen Zhao", "Xiangyu Dong", "Yuan Xie"], "https://doi.org/10.1145/1837274.1837308", "dac", 2010], ["Cost-driven 3D integration with interconnect layers", ["Xiaoxia Wu", "Guangyu Sun", "Xiangyu Dong", "Reetuparna Das", "Yuan Xie", "Chita R. Das", "Jian Li"], "https://doi.org/10.1145/1837274.1837313", "dac", 2010], ["Impact of process variations on emerging memristor", ["Dimin Niu", "Yiran Chen", "Cong Xu", "Yuan Xie"], "https://doi.org/10.1145/1837274.1837495", "dac", 2010]], "Chenjie Yu": [9.541211341002054e-07, ["Off-chip memory bandwidth minimization through cache partitioning for multi-core platforms", ["Chenjie Yu", "Peter Petrov"], "https://doi.org/10.1145/1837274.1837309", "dac", 2010]], "Peter Petrov": [0, ["Off-chip memory bandwidth minimization through cache partitioning for multi-core platforms", ["Chenjie Yu", "Peter Petrov"], "https://doi.org/10.1145/1837274.1837309", "dac", 2010]], "Satyanand Nalam": [0, ["Virtual prototyper (ViPro): an early design space exploration and optimization tool for SRAM designers", ["Satyanand Nalam", "Mudit Bhargava", "Ken Mai", "Benton H. Calhoun"], "https://doi.org/10.1145/1837274.1837310", "dac", 2010]], "Mudit Bhargava": [0, ["Virtual prototyper (ViPro): an early design space exploration and optimization tool for SRAM designers", ["Satyanand Nalam", "Mudit Bhargava", "Ken Mai", "Benton H. Calhoun"], "https://doi.org/10.1145/1837274.1837310", "dac", 2010]], "Ken Mai": [0, ["Virtual prototyper (ViPro): an early design space exploration and optimization tool for SRAM designers", ["Satyanand Nalam", "Mudit Bhargava", "Ken Mai", "Benton H. Calhoun"], "https://doi.org/10.1145/1837274.1837310", "dac", 2010]], "Benton H. Calhoun": [0, ["Virtual prototyper (ViPro): an early design space exploration and optimization tool for SRAM designers", ["Satyanand Nalam", "Mudit Bhargava", "Ken Mai", "Benton H. Calhoun"], "https://doi.org/10.1145/1837274.1837310", "dac", 2010], ["SRAM-based NBTI/PBTI sensor system design", ["Zhenyu Qi", "Jiajing Wang", "Adam C. Cabe", "Stuart N. Wooters", "Travis N. Blalock", "Benton H. Calhoun", "Mircea R. Stan"], "https://doi.org/10.1145/1837274.1837486", "dac", 2010]], "Serkan Ozdemir": [0, ["Quantifying and coping with parametric variations in 3D-stacked microarchitectures", ["Serkan Ozdemir", "Yan Pan", "Abhishek Das", "Gokhan Memik", "Gabriel H. Loh", "Alok N. Choudhary"], "https://doi.org/10.1145/1837274.1837312", "dac", 2010]], "Yan Pan": [0, ["Quantifying and coping with parametric variations in 3D-stacked microarchitectures", ["Serkan Ozdemir", "Yan Pan", "Abhishek Das", "Gokhan Memik", "Gabriel H. Loh", "Alok N. Choudhary"], "https://doi.org/10.1145/1837274.1837312", "dac", 2010]], "Abhishek Das": [0, ["Quantifying and coping with parametric variations in 3D-stacked microarchitectures", ["Serkan Ozdemir", "Yan Pan", "Abhishek Das", "Gokhan Memik", "Gabriel H. Loh", "Alok N. Choudhary"], "https://doi.org/10.1145/1837274.1837312", "dac", 2010]], "Gokhan Memik": [0, ["Quantifying and coping with parametric variations in 3D-stacked microarchitectures", ["Serkan Ozdemir", "Yan Pan", "Abhishek Das", "Gokhan Memik", "Gabriel H. Loh", "Alok N. Choudhary"], "https://doi.org/10.1145/1837274.1837312", "dac", 2010]], "Gabriel H. Loh": [0, ["Quantifying and coping with parametric variations in 3D-stacked microarchitectures", ["Serkan Ozdemir", "Yan Pan", "Abhishek Das", "Gokhan Memik", "Gabriel H. Loh", "Alok N. Choudhary"], "https://doi.org/10.1145/1837274.1837312", "dac", 2010]], "Alok N. Choudhary": [0, ["Quantifying and coping with parametric variations in 3D-stacked microarchitectures", ["Serkan Ozdemir", "Yan Pan", "Abhishek Das", "Gokhan Memik", "Gabriel H. Loh", "Alok N. Choudhary"], "https://doi.org/10.1145/1837274.1837312", "dac", 2010]], "Xiaoxia Wu": [5.2272671304302494e-17, ["Cost-driven 3D integration with interconnect layers", ["Xiaoxia Wu", "Guangyu Sun", "Xiangyu Dong", "Reetuparna Das", "Yuan Xie", "Chita R. Das", "Jian Li"], "https://doi.org/10.1145/1837274.1837313", "dac", 2010]], "Guangyu Sun": [0.00010970079893013462, ["Cost-driven 3D integration with interconnect layers", ["Xiaoxia Wu", "Guangyu Sun", "Xiangyu Dong", "Reetuparna Das", "Yuan Xie", "Chita R. Das", "Jian Li"], "https://doi.org/10.1145/1837274.1837313", "dac", 2010]], "Reetuparna Das": [0, ["Cost-driven 3D integration with interconnect layers", ["Xiaoxia Wu", "Guangyu Sun", "Xiangyu Dong", "Reetuparna Das", "Yuan Xie", "Chita R. Das", "Jian Li"], "https://doi.org/10.1145/1837274.1837313", "dac", 2010]], "Chita R. Das": [0, ["Cost-driven 3D integration with interconnect layers", ["Xiaoxia Wu", "Guangyu Sun", "Xiangyu Dong", "Reetuparna Das", "Yuan Xie", "Chita R. Das", "Jian Li"], "https://doi.org/10.1145/1837274.1837313", "dac", 2010]], "Jian Li": [0, ["Cost-driven 3D integration with interconnect layers", ["Xiaoxia Wu", "Guangyu Sun", "Xiangyu Dong", "Reetuparna Das", "Yuan Xie", "Chita R. Das", "Jian Li"], "https://doi.org/10.1145/1837274.1837313", "dac", 2010]], "Xiang Zhang": [0, ["A multilayer nanophotonic interconnection network for on-chip many-core communications", ["Xiang Zhang", "Ahmed Louri"], "https://doi.org/10.1145/1837274.1837314", "dac", 2010]], "Ahmed Louri": [0, ["A multilayer nanophotonic interconnection network for on-chip many-core communications", ["Xiang Zhang", "Ahmed Louri"], "https://doi.org/10.1145/1837274.1837314", "dac", 2010]], "Young-Jin Yoon": [0.9949708133935928, ["Virtual channels vs. multiple physical networks: a comparative analysis", ["Young-Jin Yoon", "Nicola Concer", "Michele Petracca", "Luca P. Carloni"], "https://doi.org/10.1145/1837274.1837315", "dac", 2010]], "Nicola Concer": [0, ["Virtual channels vs. multiple physical networks: a comparative analysis", ["Young-Jin Yoon", "Nicola Concer", "Michele Petracca", "Luca P. Carloni"], "https://doi.org/10.1145/1837274.1837315", "dac", 2010]], "Michele Petracca": [0, ["Virtual channels vs. multiple physical networks: a comparative analysis", ["Young-Jin Yoon", "Nicola Concer", "Michele Petracca", "Luca P. Carloni"], "https://doi.org/10.1145/1837274.1837315", "dac", 2010]], "Luca P. Carloni": [0, ["Virtual channels vs. multiple physical networks: a comparative analysis", ["Young-Jin Yoon", "Nicola Concer", "Michele Petracca", "Luca P. Carloni"], "https://doi.org/10.1145/1837274.1837315", "dac", 2010]], "Mehdi Modarressi": [0, ["An efficient dynamically reconfigurable on-chip network architecture", ["Mehdi Modarressi", "Hamid Sarbazi-Azad", "Arash Tavakkol"], "https://doi.org/10.1145/1837274.1837316", "dac", 2010]], "Hamid Sarbazi-Azad": [0, ["An efficient dynamically reconfigurable on-chip network architecture", ["Mehdi Modarressi", "Hamid Sarbazi-Azad", "Arash Tavakkol"], "https://doi.org/10.1145/1837274.1837316", "dac", 2010]], "Arash Tavakkol": [0, ["An efficient dynamically reconfigurable on-chip network architecture", ["Mehdi Modarressi", "Hamid Sarbazi-Azad", "Arash Tavakkol"], "https://doi.org/10.1145/1837274.1837316", "dac", 2010]], "Florian Pigorsch": [0, ["An AIG-Based QBF-solver using SAT for preprocessing", ["Florian Pigorsch", "Christoph Scholl"], "https://doi.org/10.1145/1837274.1837318", "dac", 2010]], "Max Thalmaier": [0, ["Analyzing k-step induction to compute invariants for SAT-based property checking", ["Max Thalmaier", "Minh D. Nguyen", "Markus Wedler", "Dominik Stoffel", "Jorg Bormann", "Wolfgang Kunz"], "https://doi.org/10.1145/1837274.1837319", "dac", 2010]], "Minh D. Nguyen": [0, ["Analyzing k-step induction to compute invariants for SAT-based property checking", ["Max Thalmaier", "Minh D. Nguyen", "Markus Wedler", "Dominik Stoffel", "Jorg Bormann", "Wolfgang Kunz"], "https://doi.org/10.1145/1837274.1837319", "dac", 2010]], "Markus Wedler": [0, ["Analyzing k-step induction to compute invariants for SAT-based property checking", ["Max Thalmaier", "Minh D. Nguyen", "Markus Wedler", "Dominik Stoffel", "Jorg Bormann", "Wolfgang Kunz"], "https://doi.org/10.1145/1837274.1837319", "dac", 2010]], "Dominik Stoffel": [0, ["Analyzing k-step induction to compute invariants for SAT-based property checking", ["Max Thalmaier", "Minh D. Nguyen", "Markus Wedler", "Dominik Stoffel", "Jorg Bormann", "Wolfgang Kunz"], "https://doi.org/10.1145/1837274.1837319", "dac", 2010]], "Jorg Bormann": [0, ["Analyzing k-step induction to compute invariants for SAT-based property checking", ["Max Thalmaier", "Minh D. Nguyen", "Markus Wedler", "Dominik Stoffel", "Jorg Bormann", "Wolfgang Kunz"], "https://doi.org/10.1145/1837274.1837319", "dac", 2010]], "Wolfgang Kunz": [0, ["Analyzing k-step induction to compute invariants for SAT-based property checking", ["Max Thalmaier", "Minh D. Nguyen", "Markus Wedler", "Dominik Stoffel", "Jorg Bormann", "Wolfgang Kunz"], "https://doi.org/10.1145/1837274.1837319", "dac", 2010]], "Hana Chockler": [0, ["Coverage in interpolation-based model checking", ["Hana Chockler", "Daniel Kroening", "Mitra Purandare"], "https://doi.org/10.1145/1837274.1837320", "dac", 2010]], "Daniel Kroening": [0, ["Coverage in interpolation-based model checking", ["Hana Chockler", "Daniel Kroening", "Mitra Purandare"], "https://doi.org/10.1145/1837274.1837320", "dac", 2010]], "Mitra Purandare": [0, ["Coverage in interpolation-based model checking", ["Hana Chockler", "Daniel Kroening", "Mitra Purandare"], "https://doi.org/10.1145/1837274.1837320", "dac", 2010]], "Olivier Coudert": [0, ["An efficient algorithm to verify generalized false paths", ["Olivier Coudert"], "https://doi.org/10.1145/1837274.1837321", "dac", 2010]], "Tai-Hsuan Wu": [7.0624899869552605e-15, ["A parallel integer programming approach to global routing", ["Tai-Hsuan Wu", "Azadeh Davoodi", "Jeffrey T. Linderoth"], "https://doi.org/10.1145/1837274.1837323", "dac", 2010]], "Azadeh Davoodi": [0, ["A parallel integer programming approach to global routing", ["Tai-Hsuan Wu", "Azadeh Davoodi", "Jeffrey T. Linderoth"], "https://doi.org/10.1145/1837274.1837323", "dac", 2010], ["Post-silicon diagnosis of segments of failing speedpaths due to manufacturing variations", ["Lin Xie", "Azadeh Davoodi", "Kewal K. Saluja"], "https://doi.org/10.1145/1837274.1837344", "dac", 2010], ["Representative path selection for post-silicon timing prediction under variability", ["Lin Xie", "Azadeh Davoodi"], "https://doi.org/10.1145/1837274.1837371", "dac", 2010]], "Jeffrey T. Linderoth": [0, ["A parallel integer programming approach to global routing", ["Tai-Hsuan Wu", "Azadeh Davoodi", "Jeffrey T. Linderoth"], "https://doi.org/10.1145/1837274.1837323", "dac", 2010]], "Wen-Hao Liu": [0, ["Multi-threaded collision-aware global routing with bounded-length maze routing", ["Wen-Hao Liu", "Wei-Chun Kao", "Yih-Lang Li", "Kai-Yuan Chao"], "https://doi.org/10.1145/1837274.1837324", "dac", 2010]], "Wei-Chun Kao": [0, ["Multi-threaded collision-aware global routing with bounded-length maze routing", ["Wen-Hao Liu", "Wei-Chun Kao", "Yih-Lang Li", "Kai-Yuan Chao"], "https://doi.org/10.1145/1837274.1837324", "dac", 2010]], "Yih-Lang Li": [0, ["Multi-threaded collision-aware global routing with bounded-length maze routing", ["Wen-Hao Liu", "Wei-Chun Kao", "Yih-Lang Li", "Kai-Yuan Chao"], "https://doi.org/10.1145/1837274.1837324", "dac", 2010], ["Double patterning lithography aware gridless detailed routing with innovative conflict graph", ["Yen-Hung Lin", "Yih-Lang Li"], "https://doi.org/10.1145/1837274.1837373", "dac", 2010]], "Kai-Yuan Chao": [0, ["Multi-threaded collision-aware global routing with bounded-length maze routing", ["Wen-Hao Liu", "Wei-Chun Kao", "Yih-Lang Li", "Kai-Yuan Chao"], "https://doi.org/10.1145/1837274.1837324", "dac", 2010]], "Jin-Tai Yan": [0, ["Two-sided single-detour untangling for bus routing", ["Jin-Tai Yan", "Zhi-Wei Chen"], "https://doi.org/10.1145/1837274.1837325", "dac", 2010]], "Zhi-Wei Chen": [0, ["Two-sided single-detour untangling for bus routing", ["Jin-Tai Yan", "Zhi-Wei Chen"], "https://doi.org/10.1145/1837274.1837325", "dac", 2010]], "Hui Kong": [0.3193846419453621, ["An optimal algorithm for finding disjoint rectangles and its application to PCB routing", ["Hui Kong", "Qiang Ma", "Tan Yan", "Martin D. F. Wong"], "https://doi.org/10.1145/1837274.1837326", "dac", 2010]], "Qiang Ma": [0, ["An optimal algorithm for finding disjoint rectangles and its application to PCB routing", ["Hui Kong", "Qiang Ma", "Tan Yan", "Martin D. F. Wong"], "https://doi.org/10.1145/1837274.1837326", "dac", 2010]], "Tan Yan": [0, ["An optimal algorithm for finding disjoint rectangles and its application to PCB routing", ["Hui Kong", "Qiang Ma", "Tan Yan", "Martin D. F. Wong"], "https://doi.org/10.1145/1837274.1837326", "dac", 2010]], "Nagaraj Ns": [0, ["Who solves the variability problem?", ["Nagaraj Ns", "Juan C. Rey", "Jamil Kawa", "Robert C. Aitken", "Christian Lutkemeyer", "Vijay Pitchumani", "Andrzej J. Strojwas", "Steve Trimberger"], "https://doi.org/10.1145/1837274.1837328", "dac", 2010], ["What's cool for the future of ultra low power designs?", ["Nagaraj Ns", "John Byler", "Koorosh Nazifi", "Venugopal Puvvada", "Toshiyuki Saito", "Alan Gibbons", "S. Balajee"], "https://doi.org/10.1145/1837274.1837403", "dac", 2010]], "Juan C. Rey": [0, ["Who solves the variability problem?", ["Nagaraj Ns", "Juan C. Rey", "Jamil Kawa", "Robert C. Aitken", "Christian Lutkemeyer", "Vijay Pitchumani", "Andrzej J. Strojwas", "Steve Trimberger"], "https://doi.org/10.1145/1837274.1837328", "dac", 2010], ["3-D stacked die: now or future?", ["Samta Bansal", "Juan C. Rey", "Andrew Yang", "Myung-Soo Jang", "L. C. Lu", "Philippe Magarshack", "Pol Marchal", "Riko Radojcic"], "https://doi.org/10.1145/1837274.1837350", "dac", 2010]], "Jamil Kawa": [0, ["Who solves the variability problem?", ["Nagaraj Ns", "Juan C. Rey", "Jamil Kawa", "Robert C. Aitken", "Christian Lutkemeyer", "Vijay Pitchumani", "Andrzej J. Strojwas", "Steve Trimberger"], "https://doi.org/10.1145/1837274.1837328", "dac", 2010]], "Robert C. Aitken": [0, ["Who solves the variability problem?", ["Nagaraj Ns", "Juan C. Rey", "Jamil Kawa", "Robert C. Aitken", "Christian Lutkemeyer", "Vijay Pitchumani", "Andrzej J. Strojwas", "Steve Trimberger"], "https://doi.org/10.1145/1837274.1837328", "dac", 2010]], "Christian Lutkemeyer": [0, ["Who solves the variability problem?", ["Nagaraj Ns", "Juan C. Rey", "Jamil Kawa", "Robert C. Aitken", "Christian Lutkemeyer", "Vijay Pitchumani", "Andrzej J. Strojwas", "Steve Trimberger"], "https://doi.org/10.1145/1837274.1837328", "dac", 2010]], "Vijay Pitchumani": [0, ["Who solves the variability problem?", ["Nagaraj Ns", "Juan C. Rey", "Jamil Kawa", "Robert C. Aitken", "Christian Lutkemeyer", "Vijay Pitchumani", "Andrzej J. Strojwas", "Steve Trimberger"], "https://doi.org/10.1145/1837274.1837328", "dac", 2010]], "Andrzej J. Strojwas": [0, ["Who solves the variability problem?", ["Nagaraj Ns", "Juan C. Rey", "Jamil Kawa", "Robert C. Aitken", "Christian Lutkemeyer", "Vijay Pitchumani", "Andrzej J. Strojwas", "Steve Trimberger"], "https://doi.org/10.1145/1837274.1837328", "dac", 2010]], "Steve Trimberger": [0, ["Who solves the variability problem?", ["Nagaraj Ns", "Juan C. Rey", "Jamil Kawa", "Robert C. Aitken", "Christian Lutkemeyer", "Vijay Pitchumani", "Andrzej J. Strojwas", "Steve Trimberger"], "https://doi.org/10.1145/1837274.1837328", "dac", 2010]], "Marc Riedel": [0, ["Joint DAC/IWBDA special session engineering biology: fundamentals and applications", ["Marc Riedel", "Soha Hassoun", "Ron Weiss", "Pamela Silver", "J. Christopher Anderson", "Richard M. Murray"], "https://doi.org/10.1145/1837274.1837330", "dac", 2010]], "Soha Hassoun": [0, ["Joint DAC/IWBDA special session engineering biology: fundamentals and applications", ["Marc Riedel", "Soha Hassoun", "Ron Weiss", "Pamela Silver", "J. Christopher Anderson", "Richard M. Murray"], "https://doi.org/10.1145/1837274.1837330", "dac", 2010]], "Ron Weiss": [0, ["Joint DAC/IWBDA special session engineering biology: fundamentals and applications", ["Marc Riedel", "Soha Hassoun", "Ron Weiss", "Pamela Silver", "J. Christopher Anderson", "Richard M. Murray"], "https://doi.org/10.1145/1837274.1837330", "dac", 2010]], "Pamela Silver": [0, ["Joint DAC/IWBDA special session engineering biology: fundamentals and applications", ["Marc Riedel", "Soha Hassoun", "Ron Weiss", "Pamela Silver", "J. Christopher Anderson", "Richard M. Murray"], "https://doi.org/10.1145/1837274.1837330", "dac", 2010]], "J. Christopher Anderson": [0, ["Joint DAC/IWBDA special session engineering biology: fundamentals and applications", ["Marc Riedel", "Soha Hassoun", "Ron Weiss", "Pamela Silver", "J. Christopher Anderson", "Richard M. Murray"], "https://doi.org/10.1145/1837274.1837330", "dac", 2010]], "Richard M. Murray": [0, ["Joint DAC/IWBDA special session engineering biology: fundamentals and applications", ["Marc Riedel", "Soha Hassoun", "Ron Weiss", "Pamela Silver", "J. Christopher Anderson", "Richard M. Murray"], "https://doi.org/10.1145/1837274.1837330", "dac", 2010]], "Sheng Wei": [0, ["Gate-level characterization: foundations and hardware security applications", ["Sheng Wei", "Saro Meguerdichian", "Miodrag Potkonjak"], "https://doi.org/10.1145/1837274.1837332", "dac", 2010]], "Saro Meguerdichian": [0, ["Gate-level characterization: foundations and hardware security applications", ["Sheng Wei", "Saro Meguerdichian", "Miodrag Potkonjak"], "https://doi.org/10.1145/1837274.1837332", "dac", 2010]], "Miodrag Potkonjak": [0, ["Gate-level characterization: foundations and hardware security applications", ["Sheng Wei", "Saro Meguerdichian", "Miodrag Potkonjak"], "https://doi.org/10.1145/1837274.1837332", "dac", 2010], ["Synthesis of trustable ICs using untrusted CAD tools", ["Miodrag Potkonjak"], "https://doi.org/10.1145/1837274.1837435", "dac", 2010]], "Peter Lisherness": [0, ["SCEMIT: a systemc error and mutation injection tool", ["Peter Lisherness", "Kwang-Ting Tim Cheng"], "https://doi.org/10.1145/1837274.1837333", "dac", 2010]], "Kwang-Ting Tim Cheng": [0, ["SCEMIT: a systemc error and mutation injection tool", ["Peter Lisherness", "Kwang-Ting Tim Cheng"], "https://doi.org/10.1145/1837274.1837333", "dac", 2010], ["An error tolerance scheme for 3D CMOS imagers", ["Hsiu-Ming Chang", "Jiun-Lang Huang", "Ding-Ming Kwai", "Kwang-Ting Tim Cheng", "Cheng-Wen Wu"], "https://doi.org/10.1145/1837274.1837505", "dac", 2010]], "Michael Glass": [0, ["Towards scalable system-level reliability analysis", ["Michael Glass", "Martin Lukasiewycz", "Christian Haubelt", "Jurgen Teich"], "https://doi.org/10.1145/1837274.1837334", "dac", 2010]], "Martin Lukasiewycz": [0, ["Towards scalable system-level reliability analysis", ["Michael Glass", "Martin Lukasiewycz", "Christian Haubelt", "Jurgen Teich"], "https://doi.org/10.1145/1837274.1837334", "dac", 2010]], "Christian Haubelt": [0, ["Towards scalable system-level reliability analysis", ["Michael Glass", "Martin Lukasiewycz", "Christian Haubelt", "Jurgen Teich"], "https://doi.org/10.1145/1837274.1837334", "dac", 2010]], "Jurgen Teich": [0, ["Towards scalable system-level reliability analysis", ["Michael Glass", "Martin Lukasiewycz", "Christian Haubelt", "Jurgen Teich"], "https://doi.org/10.1145/1837274.1837334", "dac", 2010]], "Ryan Helinski": [0, ["Quality metric evaluation of a physical unclonable function derived from an IC's power distribution system", ["Ryan Helinski", "Dhruva Acharyya", "Jim Plusquellic"], "https://doi.org/10.1145/1837274.1837336", "dac", 2010]], "Dhruva Acharyya": [0, ["Quality metric evaluation of a physical unclonable function derived from an IC's power distribution system", ["Ryan Helinski", "Dhruva Acharyya", "Jim Plusquellic"], "https://doi.org/10.1145/1837274.1837336", "dac", 2010]], "Jim Plusquellic": [0, ["Quality metric evaluation of a physical unclonable function derived from an IC's power distribution system", ["Ryan Helinski", "Dhruva Acharyya", "Jim Plusquellic"], "https://doi.org/10.1145/1837274.1837336", "dac", 2010]], "Jason Oberg": [0, ["Theoretical analysis of gate level information flow tracking", ["Jason Oberg", "Wei Hu", "Ali Irturk", "Mohit Tiwari", "Timothy Sherwood", "Ryan Kastner"], "https://doi.org/10.1145/1837274.1837337", "dac", 2010]], "Wei Hu": [0, ["Theoretical analysis of gate level information flow tracking", ["Jason Oberg", "Wei Hu", "Ali Irturk", "Mohit Tiwari", "Timothy Sherwood", "Ryan Kastner"], "https://doi.org/10.1145/1837274.1837337", "dac", 2010]], "Ali Irturk": [0, ["Theoretical analysis of gate level information flow tracking", ["Jason Oberg", "Wei Hu", "Ali Irturk", "Mohit Tiwari", "Timothy Sherwood", "Ryan Kastner"], "https://doi.org/10.1145/1837274.1837337", "dac", 2010]], "Mohit Tiwari": [0, ["Theoretical analysis of gate level information flow tracking", ["Jason Oberg", "Wei Hu", "Ali Irturk", "Mohit Tiwari", "Timothy Sherwood", "Ryan Kastner"], "https://doi.org/10.1145/1837274.1837337", "dac", 2010]], "Timothy Sherwood": [0, ["Theoretical analysis of gate level information flow tracking", ["Jason Oberg", "Wei Hu", "Ali Irturk", "Mohit Tiwari", "Timothy Sherwood", "Ryan Kastner"], "https://doi.org/10.1145/1837274.1837337", "dac", 2010]], "Ryan Kastner": [0, ["Theoretical analysis of gate level information flow tracking", ["Jason Oberg", "Wei Hu", "Ali Irturk", "Mohit Tiwari", "Timothy Sherwood", "Ryan Kastner"], "https://doi.org/10.1145/1837274.1837337", "dac", 2010]], "David Novo": [0, ["Exploiting finite precision information to guide data-flow mapping", ["David Novo", "Min Li", "Robert Fasthuber", "Praveen Raghavan", "Francky Catthoor"], "https://doi.org/10.1145/1837274.1837338", "dac", 2010]], "Min Li": [0, ["Exploiting finite precision information to guide data-flow mapping", ["David Novo", "Min Li", "Robert Fasthuber", "Praveen Raghavan", "Francky Catthoor"], "https://doi.org/10.1145/1837274.1837338", "dac", 2010]], "Robert Fasthuber": [0, ["Exploiting finite precision information to guide data-flow mapping", ["David Novo", "Min Li", "Robert Fasthuber", "Praveen Raghavan", "Francky Catthoor"], "https://doi.org/10.1145/1837274.1837338", "dac", 2010]], "Praveen Raghavan": [0, ["Exploiting finite precision information to guide data-flow mapping", ["David Novo", "Min Li", "Robert Fasthuber", "Praveen Raghavan", "Francky Catthoor"], "https://doi.org/10.1145/1837274.1837338", "dac", 2010]], "Francky Catthoor": [0, ["Exploiting finite precision information to guide data-flow mapping", ["David Novo", "Min Li", "Robert Fasthuber", "Praveen Raghavan", "Francky Catthoor"], "https://doi.org/10.1145/1837274.1837338", "dac", 2010], ["A framework for automatic parallelization, static and dynamic memory optimization in MPSoC platforms", ["Yiannis Iosifidis", "Arindam Mallik", "Stylianos Mamagkakis", "Eddy de Greef", "Alexandros Bartzas", "Dimitrios Soudris", "Francky Catthoor"], "https://doi.org/10.1145/1837274.1837410", "dac", 2010]], "Adam B. Kinsman": [0, ["Robust design methods for hardware accelerators for iterative algorithms in scientific computing", ["Adam B. Kinsman", "Nicola Nicolici"], "https://doi.org/10.1145/1837274.1837339", "dac", 2010]], "Jer-Min Jou": [0, ["New model-driven design and generation of multi-facet arbiters part I: from the design model to the architecture model", ["Jer-Min Jou", "Sih-Sian Wu", "Yun-Lung Lee", "Cheng Chou", "Yuan-Long Jeang"], "https://doi.org/10.1145/1837274.1837340", "dac", 2010]], "Sih-Sian Wu": [1.9064408718350023e-07, ["New model-driven design and generation of multi-facet arbiters part I: from the design model to the architecture model", ["Jer-Min Jou", "Sih-Sian Wu", "Yun-Lung Lee", "Cheng Chou", "Yuan-Long Jeang"], "https://doi.org/10.1145/1837274.1837340", "dac", 2010]], "Yun-Lung Lee": [0.010996151715517044, ["New model-driven design and generation of multi-facet arbiters part I: from the design model to the architecture model", ["Jer-Min Jou", "Sih-Sian Wu", "Yun-Lung Lee", "Cheng Chou", "Yuan-Long Jeang"], "https://doi.org/10.1145/1837274.1837340", "dac", 2010]], "Cheng Chou": [0, ["New model-driven design and generation of multi-facet arbiters part I: from the design model to the architecture model", ["Jer-Min Jou", "Sih-Sian Wu", "Yun-Lung Lee", "Cheng Chou", "Yuan-Long Jeang"], "https://doi.org/10.1145/1837274.1837340", "dac", 2010]], "Yuan-Long Jeang": [0, ["New model-driven design and generation of multi-facet arbiters part I: from the design model to the architecture model", ["Jer-Min Jou", "Sih-Sian Wu", "Yun-Lung Lee", "Cheng Chou", "Yuan-Long Jeang"], "https://doi.org/10.1145/1837274.1837340", "dac", 2010]], "Wangyang Zhang": [0, ["Bayesian virtual probe: minimizing variation characterization cost for nanoscale IC technologies via Bayesian inference", ["Wangyang Zhang", "Xin Li", "Rob A. Rutenbar"], "https://doi.org/10.1145/1837274.1837342", "dac", 2010], ["Toward efficient large-scale performance modeling of integrated circuits via multi-mode/multi-corner sparse regression", ["Wangyang Zhang", "Tsung-Hao Chen", "Ming Yuan Ting", "Xin Li"], "https://doi.org/10.1145/1837274.1837500", "dac", 2010]], "Xin Li": [0, ["Bayesian virtual probe: minimizing variation characterization cost for nanoscale IC technologies via Bayesian inference", ["Wangyang Zhang", "Xin Li", "Rob A. Rutenbar"], "https://doi.org/10.1145/1837274.1837342", "dac", 2010], ["Toward efficient large-scale performance modeling of integrated circuits via multi-mode/multi-corner sparse regression", ["Wangyang Zhang", "Tsung-Hao Chen", "Ming Yuan Ting", "Xin Li"], "https://doi.org/10.1145/1837274.1837500", "dac", 2010]], "Rob A. Rutenbar": [0, ["Bayesian virtual probe: minimizing variation characterization cost for nanoscale IC technologies via Bayesian inference", ["Wangyang Zhang", "Xin Li", "Rob A. Rutenbar"], "https://doi.org/10.1145/1837274.1837342", "dac", 2010]], "Luis Guerra e Silva": [0, ["Speedpath analysis under parametric timing models", ["Luis Guerra e Silva", "Joel R. Phillips", "L. Miguel Silveira"], "https://doi.org/10.1145/1837274.1837343", "dac", 2010]], "Joel R. Phillips": [0, ["Speedpath analysis under parametric timing models", ["Luis Guerra e Silva", "Joel R. Phillips", "L. Miguel Silveira"], "https://doi.org/10.1145/1837274.1837343", "dac", 2010]], "L. Miguel Silveira": [0, ["Speedpath analysis under parametric timing models", ["Luis Guerra e Silva", "Joel R. Phillips", "L. Miguel Silveira"], "https://doi.org/10.1145/1837274.1837343", "dac", 2010]], "Lin Xie": [0, ["Post-silicon diagnosis of segments of failing speedpaths due to manufacturing variations", ["Lin Xie", "Azadeh Davoodi", "Kewal K. Saluja"], "https://doi.org/10.1145/1837274.1837344", "dac", 2010], ["Representative path selection for post-silicon timing prediction under variability", ["Lin Xie", "Azadeh Davoodi"], "https://doi.org/10.1145/1837274.1837371", "dac", 2010]], "Kewal K. Saluja": [0, ["Post-silicon diagnosis of segments of failing speedpaths due to manufacturing variations", ["Lin Xie", "Azadeh Davoodi", "Kewal K. Saluja"], "https://doi.org/10.1145/1837274.1837344", "dac", 2010]], "Yi-Lin Chuang": [0, ["Pulsed-latch aware placement for timing-integrity optimization", ["Yi-Lin Chuang", "Sangmin Kim", "Youngsoo Shin", "Yao-Wen Chang"], "https://doi.org/10.1145/1837274.1837346", "dac", 2010]], "Sangmin Kim": [0.8031900078058243, ["Pulsed-latch aware placement for timing-integrity optimization", ["Yi-Lin Chuang", "Sangmin Kim", "Youngsoo Shin", "Yao-Wen Chang"], "https://doi.org/10.1145/1837274.1837346", "dac", 2010]], "Youngsoo Shin": [0.9997629821300507, ["Pulsed-latch aware placement for timing-integrity optimization", ["Yi-Lin Chuang", "Sangmin Kim", "Youngsoo Shin", "Yao-Wen Chang"], "https://doi.org/10.1145/1837274.1837346", "dac", 2010], ["Synthesis and implementation of active mode power gating circuits", ["Jun Seomun", "Insup Shin", "Youngsoo Shin"], "https://doi.org/10.1145/1837274.1837395", "dac", 2010]], "Minsik Cho": [0.5, ["History-based VLSI legalization using network flow", ["Minsik Cho", "Haoxing Ren", "Hua Xiang", "Ruchir Puri"], "https://doi.org/10.1145/1837274.1837347", "dac", 2010]], "Haoxing Ren": [0, ["History-based VLSI legalization using network flow", ["Minsik Cho", "Haoxing Ren", "Hua Xiang", "Ruchir Puri"], "https://doi.org/10.1145/1837274.1837347", "dac", 2010]], "Hua Xiang": [0, ["History-based VLSI legalization using network flow", ["Minsik Cho", "Haoxing Ren", "Hua Xiang", "Ruchir Puri"], "https://doi.org/10.1145/1837274.1837347", "dac", 2010]], "Cheng-Wu Lin": [0, ["Performance-driven analog placement considering boundary constraint", ["Cheng-Wu Lin", "Jai-Ming Lin", "Chun-Po Huang", "Soon-Jyh Chang"], "https://doi.org/10.1145/1837274.1837348", "dac", 2010]], "Jai-Ming Lin": [0, ["Performance-driven analog placement considering boundary constraint", ["Cheng-Wu Lin", "Jai-Ming Lin", "Chun-Po Huang", "Soon-Jyh Chang"], "https://doi.org/10.1145/1837274.1837348", "dac", 2010]], "Chun-Po Huang": [0, ["Performance-driven analog placement considering boundary constraint", ["Cheng-Wu Lin", "Jai-Ming Lin", "Chun-Po Huang", "Soon-Jyh Chang"], "https://doi.org/10.1145/1837274.1837348", "dac", 2010]], "Soon-Jyh Chang": [5.919553768762853e-05, ["Performance-driven analog placement considering boundary constraint", ["Cheng-Wu Lin", "Jai-Ming Lin", "Chun-Po Huang", "Soon-Jyh Chang"], "https://doi.org/10.1145/1837274.1837348", "dac", 2010]], "Samta Bansal": [0, ["3-D stacked die: now or future?", ["Samta Bansal", "Juan C. Rey", "Andrew Yang", "Myung-Soo Jang", "L. C. Lu", "Philippe Magarshack", "Pol Marchal", "Riko Radojcic"], "https://doi.org/10.1145/1837274.1837350", "dac", 2010]], "Andrew Yang": [8.938485951404118e-09, ["3-D stacked die: now or future?", ["Samta Bansal", "Juan C. Rey", "Andrew Yang", "Myung-Soo Jang", "L. C. Lu", "Philippe Magarshack", "Pol Marchal", "Riko Radojcic"], "https://doi.org/10.1145/1837274.1837350", "dac", 2010]], "Myung-Soo Jang": [0.9999748766422272, ["3-D stacked die: now or future?", ["Samta Bansal", "Juan C. Rey", "Andrew Yang", "Myung-Soo Jang", "L. C. Lu", "Philippe Magarshack", "Pol Marchal", "Riko Radojcic"], "https://doi.org/10.1145/1837274.1837350", "dac", 2010]], "L. C. Lu": [0, ["3-D stacked die: now or future?", ["Samta Bansal", "Juan C. Rey", "Andrew Yang", "Myung-Soo Jang", "L. C. Lu", "Philippe Magarshack", "Pol Marchal", "Riko Radojcic"], "https://doi.org/10.1145/1837274.1837350", "dac", 2010]], "Philippe Magarshack": [0, ["3-D stacked die: now or future?", ["Samta Bansal", "Juan C. Rey", "Andrew Yang", "Myung-Soo Jang", "L. C. Lu", "Philippe Magarshack", "Pol Marchal", "Riko Radojcic"], "https://doi.org/10.1145/1837274.1837350", "dac", 2010]], "Pol Marchal": [0, ["3-D stacked die: now or future?", ["Samta Bansal", "Juan C. Rey", "Andrew Yang", "Myung-Soo Jang", "L. C. Lu", "Philippe Magarshack", "Pol Marchal", "Riko Radojcic"], "https://doi.org/10.1145/1837274.1837350", "dac", 2010]], "Riko Radojcic": [0, ["3-D stacked die: now or future?", ["Samta Bansal", "Juan C. Rey", "Andrew Yang", "Myung-Soo Jang", "L. C. Lu", "Philippe Magarshack", "Pol Marchal", "Riko Radojcic"], "https://doi.org/10.1145/1837274.1837350", "dac", 2010]], "Giovanni De Micheli": [0, ["Networks on Chips: from research to products", ["Giovanni De Micheli", "Ciprian Seiculescu", "Srinivasan Murali", "Luca Benini", "Federico Angiolini", "Antonio Pullini"], "https://doi.org/10.1145/1837274.1837352", "dac", 2010], ["Carbon nanotube correlation: promising opportunity for CNFET circuit yield enhancement", ["Jie Zhang", "Shashikanth Bobba", "Nishant Patil", "Albert Lin", "H.-S. Philip Wong", "Giovanni De Micheli", "Subhasish Mitra"], "https://doi.org/10.1145/1837274.1837497", "dac", 2010]], "Ciprian Seiculescu": [0, ["Networks on Chips: from research to products", ["Giovanni De Micheli", "Ciprian Seiculescu", "Srinivasan Murali", "Luca Benini", "Federico Angiolini", "Antonio Pullini"], "https://doi.org/10.1145/1837274.1837352", "dac", 2010]], "Srinivasan Murali": [0, ["Networks on Chips: from research to products", ["Giovanni De Micheli", "Ciprian Seiculescu", "Srinivasan Murali", "Luca Benini", "Federico Angiolini", "Antonio Pullini"], "https://doi.org/10.1145/1837274.1837352", "dac", 2010]], "Luca Benini": [0, ["Networks on Chips: from research to products", ["Giovanni De Micheli", "Ciprian Seiculescu", "Srinivasan Murali", "Luca Benini", "Federico Angiolini", "Antonio Pullini"], "https://doi.org/10.1145/1837274.1837352", "dac", 2010]], "Federico Angiolini": [0, ["Networks on Chips: from research to products", ["Giovanni De Micheli", "Ciprian Seiculescu", "Srinivasan Murali", "Luca Benini", "Federico Angiolini", "Antonio Pullini"], "https://doi.org/10.1145/1837274.1837352", "dac", 2010]], "Antonio Pullini": [0, ["Networks on Chips: from research to products", ["Giovanni De Micheli", "Ciprian Seiculescu", "Srinivasan Murali", "Luca Benini", "Federico Angiolini", "Antonio Pullini"], "https://doi.org/10.1145/1837274.1837352", "dac", 2010]], "Kees Goossens": [0, ["The aethereal network on chip after ten years: goals, evolution, lessons, and future", ["Kees Goossens", "Andreas Hansson"], "https://doi.org/10.1145/1837274.1837353", "dac", 2010]], "Andreas Hansson": [0, ["The aethereal network on chip after ten years: goals, evolution, lessons, and future", ["Kees Goossens", "Andreas Hansson"], "https://doi.org/10.1145/1837274.1837353", "dac", 2010]], "Bruce Mathewson": [0, ["The evolution of SOC interconnect and how NOC fits within it", ["Bruce Mathewson"], "https://doi.org/10.1145/1837274.1837354", "dac", 2010]], "Eriko Nurvitadhi": [0, ["Automatic multithreaded pipeline synthesis from transactional datapath specifications", ["Eriko Nurvitadhi", "James C. Hoe", "Shih-Lien Lu", "Timothy Kam"], "https://doi.org/10.1145/1837274.1837356", "dac", 2010]], "James C. Hoe": [0, ["Automatic multithreaded pipeline synthesis from transactional datapath specifications", ["Eriko Nurvitadhi", "James C. Hoe", "Shih-Lien Lu", "Timothy Kam"], "https://doi.org/10.1145/1837274.1837356", "dac", 2010]], "Shih-Lien Lu": [0, ["Automatic multithreaded pipeline synthesis from transactional datapath specifications", ["Eriko Nurvitadhi", "James C. Hoe", "Shih-Lien Lu", "Timothy Kam"], "https://doi.org/10.1145/1837274.1837356", "dac", 2010]], "Timothy Kam": [0, ["Automatic multithreaded pipeline synthesis from transactional datapath specifications", ["Eriko Nurvitadhi", "James C. Hoe", "Shih-Lien Lu", "Timothy Kam"], "https://doi.org/10.1145/1837274.1837356", "dac", 2010]], "Raj R. Nadakuditi": [0, ["On the costs and benefits of stochasticity in stream processing", ["Raj R. Nadakuditi", "Igor L. Markov"], "https://doi.org/10.1145/1837274.1837357", "dac", 2010]], "Igor L. Markov": [0, ["On the costs and benefits of stochasticity in stream processing", ["Raj R. Nadakuditi", "Igor L. Markov"], "https://doi.org/10.1145/1837274.1837357", "dac", 2010]], "Lin Huang": [0, ["Performance yield-driven task allocation and scheduling for MPSoCs under process variation", ["Lin Huang", "Qiang Xu"], "https://doi.org/10.1145/1837274.1837358", "dac", 2010]], "Qiang Xu": [0, ["Performance yield-driven task allocation and scheduling for MPSoCs under process variation", ["Lin Huang", "Qiang Xu"], "https://doi.org/10.1145/1837274.1837358", "dac", 2010]], "Andreas Schranzhofer": [0, ["Worst-case response time analysis of resource access models in multi-core systems", ["Andreas Schranzhofer", "Rodolfo Pellizzoni", "Jian-Jia Chen", "Lothar Thiele", "Marco Caccamo"], "https://doi.org/10.1145/1837274.1837359", "dac", 2010]], "Rodolfo Pellizzoni": [0, ["Worst-case response time analysis of resource access models in multi-core systems", ["Andreas Schranzhofer", "Rodolfo Pellizzoni", "Jian-Jia Chen", "Lothar Thiele", "Marco Caccamo"], "https://doi.org/10.1145/1837274.1837359", "dac", 2010]], "Jian-Jia Chen": [0, ["Worst-case response time analysis of resource access models in multi-core systems", ["Andreas Schranzhofer", "Rodolfo Pellizzoni", "Jian-Jia Chen", "Lothar Thiele", "Marco Caccamo"], "https://doi.org/10.1145/1837274.1837359", "dac", 2010]], "Lothar Thiele": [0, ["Worst-case response time analysis of resource access models in multi-core systems", ["Andreas Schranzhofer", "Rodolfo Pellizzoni", "Jian-Jia Chen", "Lothar Thiele", "Marco Caccamo"], "https://doi.org/10.1145/1837274.1837359", "dac", 2010]], "Marco Caccamo": [0, ["Worst-case response time analysis of resource access models in multi-core systems", ["Andreas Schranzhofer", "Rodolfo Pellizzoni", "Jian-Jia Chen", "Lothar Thiele", "Marco Caccamo"], "https://doi.org/10.1145/1837274.1837359", "dac", 2010]], "Guangdeng Liao": [0, ["A new IP lookup cache for high performance IP routers", ["Guangdeng Liao", "Heeyeol Yu", "Laxmi N. Bhuyan"], "https://doi.org/10.1145/1837274.1837361", "dac", 2010]], "Heeyeol Yu": [0.9999986588954926, ["A new IP lookup cache for high performance IP routers", ["Guangdeng Liao", "Heeyeol Yu", "Laxmi N. Bhuyan"], "https://doi.org/10.1145/1837274.1837361", "dac", 2010]], "Yun Liang": [0, ["Instruction cache locking using temporal reuse profile", ["Yun Liang", "Tulika Mitra"], "https://doi.org/10.1145/1837274.1837362", "dac", 2010]], "Tulika Mitra": [0, ["Instruction cache locking using temporal reuse profile", ["Yun Liang", "Tulika Mitra"], "https://doi.org/10.1145/1837274.1837362", "dac", 2010]], "Jingtong Hu": [0, ["Reducing write activities on non-volatile memories in embedded CMPs via data migration and recomputation", ["Jingtong Hu", "Chun Jason Xue", "Wei-Che Tseng", "Yi He", "Meikang Qiu", "Edwin Hsing-Mean Sha"], "https://doi.org/10.1145/1837274.1837363", "dac", 2010]], "Chun Jason Xue": [0, ["Reducing write activities on non-volatile memories in embedded CMPs via data migration and recomputation", ["Jingtong Hu", "Chun Jason Xue", "Wei-Che Tseng", "Yi He", "Meikang Qiu", "Edwin Hsing-Mean Sha"], "https://doi.org/10.1145/1837274.1837363", "dac", 2010]], "Wei-Che Tseng": [0, ["Reducing write activities on non-volatile memories in embedded CMPs via data migration and recomputation", ["Jingtong Hu", "Chun Jason Xue", "Wei-Che Tseng", "Yi He", "Meikang Qiu", "Edwin Hsing-Mean Sha"], "https://doi.org/10.1145/1837274.1837363", "dac", 2010]], "Yi He": [0, ["Reducing write activities on non-volatile memories in embedded CMPs via data migration and recomputation", ["Jingtong Hu", "Chun Jason Xue", "Wei-Che Tseng", "Yi He", "Meikang Qiu", "Edwin Hsing-Mean Sha"], "https://doi.org/10.1145/1837274.1837363", "dac", 2010]], "Meikang Qiu": [0, ["Reducing write activities on non-volatile memories in embedded CMPs via data migration and recomputation", ["Jingtong Hu", "Chun Jason Xue", "Wei-Che Tseng", "Yi He", "Meikang Qiu", "Edwin Hsing-Mean Sha"], "https://doi.org/10.1145/1837274.1837363", "dac", 2010]], "Edwin Hsing-Mean Sha": [0, ["Reducing write activities on non-volatile memories in embedded CMPs via data migration and recomputation", ["Jingtong Hu", "Chun Jason Xue", "Wei-Che Tseng", "Yi He", "Meikang Qiu", "Edwin Hsing-Mean Sha"], "https://doi.org/10.1145/1837274.1837363", "dac", 2010]], "Mohammad Shihabul Haque": [0, ["SCUD: a fast single-pass L1 cache simulation approach for embedded processors with round-robin replacement policy", ["Mohammad Shihabul Haque", "Jorgen Peddersen", "Andhi Janapsatya", "Sri Parameswaran"], "https://doi.org/10.1145/1837274.1837364", "dac", 2010]], "Jorgen Peddersen": [0, ["SCUD: a fast single-pass L1 cache simulation approach for embedded processors with round-robin replacement policy", ["Mohammad Shihabul Haque", "Jorgen Peddersen", "Andhi Janapsatya", "Sri Parameswaran"], "https://doi.org/10.1145/1837274.1837364", "dac", 2010]], "Andhi Janapsatya": [0, ["SCUD: a fast single-pass L1 cache simulation approach for embedded processors with round-robin replacement policy", ["Mohammad Shihabul Haque", "Jorgen Peddersen", "Andhi Janapsatya", "Sri Parameswaran"], "https://doi.org/10.1145/1837274.1837364", "dac", 2010]], "Sri Parameswaran": [0, ["SCUD: a fast single-pass L1 cache simulation approach for embedded processors with round-robin replacement policy", ["Mohammad Shihabul Haque", "Jorgen Peddersen", "Andhi Janapsatya", "Sri Parameswaran"], "https://doi.org/10.1145/1837274.1837364", "dac", 2010]], "Peter Wohl": [0, ["Fully X-tolerant, very high scan compression", ["Peter Wohl", "John A. Waicukauski", "Frederic Neuveux", "Emil Gizdarski"], "https://doi.org/10.1145/1837274.1837366", "dac", 2010]], "John A. Waicukauski": [0, ["Fully X-tolerant, very high scan compression", ["Peter Wohl", "John A. Waicukauski", "Frederic Neuveux", "Emil Gizdarski"], "https://doi.org/10.1145/1837274.1837366", "dac", 2010]], "Frederic Neuveux": [0, ["Fully X-tolerant, very high scan compression", ["Peter Wohl", "John A. Waicukauski", "Frederic Neuveux", "Emil Gizdarski"], "https://doi.org/10.1145/1837274.1837366", "dac", 2010]], "Emil Gizdarski": [0, ["Fully X-tolerant, very high scan compression", ["Peter Wohl", "John A. Waicukauski", "Frederic Neuveux", "Emil Gizdarski"], "https://doi.org/10.1145/1837274.1837366", "dac", 2010]], "Sung-Boem Park": [0.8885716944932938, ["BLoG: post-silicon bug localization in processors using bug localization graphs", ["Sung-Boem Park", "Anne Bracy", "Hong Wang", "Subhasish Mitra"], "https://doi.org/10.1145/1837274.1837367", "dac", 2010]], "Anne Bracy": [0, ["BLoG: post-silicon bug localization in processors using bug localization graphs", ["Sung-Boem Park", "Anne Bracy", "Hong Wang", "Subhasish Mitra"], "https://doi.org/10.1145/1837274.1837367", "dac", 2010]], "Hong Wang": [0.004149170592427254, ["BLoG: post-silicon bug localization in processors using bug localization graphs", ["Sung-Boem Park", "Anne Bracy", "Hong Wang", "Subhasish Mitra"], "https://doi.org/10.1145/1837274.1837367", "dac", 2010]], "Nicholas Callegari": [0, ["Classification rule learning using subgroup discovery of cross-domain attributes responsible for design-silicon mismatch", ["Nicholas Callegari", "Dragoljub Gagi Drmanac", "Li-C. Wang", "Magdy S. Abadir"], "https://doi.org/10.1145/1837274.1837368", "dac", 2010]], "Dragoljub Gagi Drmanac": [0, ["Classification rule learning using subgroup discovery of cross-domain attributes responsible for design-silicon mismatch", ["Nicholas Callegari", "Dragoljub Gagi Drmanac", "Li-C. Wang", "Magdy S. Abadir"], "https://doi.org/10.1145/1837274.1837368", "dac", 2010]], "Li-C. Wang": [9.818648686632514e-05, ["Classification rule learning using subgroup discovery of cross-domain attributes responsible for design-silicon mismatch", ["Nicholas Callegari", "Dragoljub Gagi Drmanac", "Li-C. Wang", "Magdy S. Abadir"], "https://doi.org/10.1145/1837274.1837368", "dac", 2010]], "Magdy S. Abadir": [0, ["Classification rule learning using subgroup discovery of cross-domain attributes responsible for design-silicon mismatch", ["Nicholas Callegari", "Dragoljub Gagi Drmanac", "Li-C. Wang", "Magdy S. Abadir"], "https://doi.org/10.1145/1837274.1837368", "dac", 2010]], "Michael A. Kochte": [0, ["Efficient fault simulation on many-core processors", ["Michael A. Kochte", "Marcel Schaal", "Hans-Joachim Wunderlich", "Christian G. Zoellin"], "https://doi.org/10.1145/1837274.1837369", "dac", 2010]], "Marcel Schaal": [0, ["Efficient fault simulation on many-core processors", ["Michael A. Kochte", "Marcel Schaal", "Hans-Joachim Wunderlich", "Christian G. Zoellin"], "https://doi.org/10.1145/1837274.1837369", "dac", 2010]], "Hans-Joachim Wunderlich": [0, ["Efficient fault simulation on many-core processors", ["Michael A. Kochte", "Marcel Schaal", "Hans-Joachim Wunderlich", "Christian G. Zoellin"], "https://doi.org/10.1145/1837274.1837369", "dac", 2010]], "Christian G. Zoellin": [0, ["Efficient fault simulation on many-core processors", ["Michael A. Kochte", "Marcel Schaal", "Hans-Joachim Wunderlich", "Christian G. Zoellin"], "https://doi.org/10.1145/1837274.1837369", "dac", 2010]], "Fang Gong": [0.0002839106018655002, ["QuickYield: an efficient global-search based parametric yield estimation with performance constraints", ["Fang Gong", "Hao Yu", "Yiyu Shi", "Daesoo Kim", "Junyan Ren", "Lei He"], "https://doi.org/10.1145/1837274.1837372", "dac", 2010]], "Hao Yu": [0.05930156260728836, ["QuickYield: an efficient global-search based parametric yield estimation with performance constraints", ["Fang Gong", "Hao Yu", "Yiyu Shi", "Daesoo Kim", "Junyan Ren", "Lei He"], "https://doi.org/10.1145/1837274.1837372", "dac", 2010], ["A robust periodic arnoldi shooting algorithm for efficient analysis of large-scale RF/MM ICs", ["Xuexin Liu", "Hao Yu", "Sheldon X.-D. Tan"], "https://doi.org/10.1145/1837274.1837415", "dac", 2010]], "Yiyu Shi": [0, ["QuickYield: an efficient global-search based parametric yield estimation with performance constraints", ["Fang Gong", "Hao Yu", "Yiyu Shi", "Daesoo Kim", "Junyan Ren", "Lei He"], "https://doi.org/10.1145/1837274.1837372", "dac", 2010], ["A universal state-of-charge algorithm for batteries", ["Bingjun Xiao", "Yiyu Shi", "Lei He"], "https://doi.org/10.1145/1837274.1837449", "dac", 2010]], "Daesoo Kim": [0.996292918920517, ["QuickYield: an efficient global-search based parametric yield estimation with performance constraints", ["Fang Gong", "Hao Yu", "Yiyu Shi", "Daesoo Kim", "Junyan Ren", "Lei He"], "https://doi.org/10.1145/1837274.1837372", "dac", 2010]], "Junyan Ren": [0, ["QuickYield: an efficient global-search based parametric yield estimation with performance constraints", ["Fang Gong", "Hao Yu", "Yiyu Shi", "Daesoo Kim", "Junyan Ren", "Lei He"], "https://doi.org/10.1145/1837274.1837372", "dac", 2010]], "Lei He": [0, ["QuickYield: an efficient global-search based parametric yield estimation with performance constraints", ["Fang Gong", "Hao Yu", "Yiyu Shi", "Daesoo Kim", "Junyan Ren", "Lei He"], "https://doi.org/10.1145/1837274.1837372", "dac", 2010], ["Rewiring for robustness", ["Manu Jose", "Yu Hu", "Rupak Majumdar", "Lei He"], "https://doi.org/10.1145/1837274.1837391", "dac", 2010], ["A universal state-of-charge algorithm for batteries", ["Bingjun Xiao", "Yiyu Shi", "Lei He"], "https://doi.org/10.1145/1837274.1837449", "dac", 2010]], "Yen-Hung Lin": [0, ["Double patterning lithography aware gridless detailed routing with innovative conflict graph", ["Yen-Hung Lin", "Yih-Lang Li"], "https://doi.org/10.1145/1837274.1837373", "dac", 2010]], "Kanak Agarwal": [0, ["Frequency domain decomposition of layouts for double dipole lithography", ["Kanak Agarwal"], "https://doi.org/10.1145/1837274.1837374", "dac", 2010], ["Closed-form modeling of layout-dependent mechanical stress", ["Vivek Joshi", "Valeriy Sukharev", "Andres Torres", "Kanak Agarwal", "Dennis Sylvester", "David T. Blaauw"], "https://doi.org/10.1145/1837274.1837445", "dac", 2010]], "Yongchan Ban": [0.7764912098646164, ["Compact modeling and robust layout optimization for contacts in deep sub-wavelength lithography", ["Yongchan Ban", "David Z. Pan"], "https://doi.org/10.1145/1837274.1837375", "dac", 2010]], "David Z. Pan": [0, ["Compact modeling and robust layout optimization for contacts in deep sub-wavelength lithography", ["Yongchan Ban", "David Z. Pan"], "https://doi.org/10.1145/1837274.1837375", "dac", 2010], ["Application-aware NoC design for efficient SDRAM access", ["Wooyoung Jang", "David Z. Pan"], "https://doi.org/10.1145/1837274.1837387", "dac", 2010], ["TSV stress aware timing analysis with applications to 3D-IC layout optimization", ["Jae-Seok Yang", "Krit Athikulwongse", "Young-Joon Lee", "Sung Kyu Lim", "David Z. Pan"], "https://doi.org/10.1145/1837274.1837476", "dac", 2010]], "Andreas Kuehlmann": [0, ["Does IC design have a future in the clouds?", ["Andreas Kuehlmann", "Raul Camposano", "James Colgan", "John Chilton", "Samuel George", "Rean Griffith", "Paul Leventis", "Deepak Singh"], "https://doi.org/10.1145/1837274.1837377", "dac", 2010]], "Raul Camposano": [0, ["Does IC design have a future in the clouds?", ["Andreas Kuehlmann", "Raul Camposano", "James Colgan", "John Chilton", "Samuel George", "Rean Griffith", "Paul Leventis", "Deepak Singh"], "https://doi.org/10.1145/1837274.1837377", "dac", 2010]], "James Colgan": [0, ["Does IC design have a future in the clouds?", ["Andreas Kuehlmann", "Raul Camposano", "James Colgan", "John Chilton", "Samuel George", "Rean Griffith", "Paul Leventis", "Deepak Singh"], "https://doi.org/10.1145/1837274.1837377", "dac", 2010]], "John Chilton": [0, ["Does IC design have a future in the clouds?", ["Andreas Kuehlmann", "Raul Camposano", "James Colgan", "John Chilton", "Samuel George", "Rean Griffith", "Paul Leventis", "Deepak Singh"], "https://doi.org/10.1145/1837274.1837377", "dac", 2010]], "Samuel George": [0, ["Does IC design have a future in the clouds?", ["Andreas Kuehlmann", "Raul Camposano", "James Colgan", "John Chilton", "Samuel George", "Rean Griffith", "Paul Leventis", "Deepak Singh"], "https://doi.org/10.1145/1837274.1837377", "dac", 2010]], "Rean Griffith": [0, ["Does IC design have a future in the clouds?", ["Andreas Kuehlmann", "Raul Camposano", "James Colgan", "John Chilton", "Samuel George", "Rean Griffith", "Paul Leventis", "Deepak Singh"], "https://doi.org/10.1145/1837274.1837377", "dac", 2010]], "Paul Leventis": [0, ["Does IC design have a future in the clouds?", ["Andreas Kuehlmann", "Raul Camposano", "James Colgan", "John Chilton", "Samuel George", "Rean Griffith", "Paul Leventis", "Deepak Singh"], "https://doi.org/10.1145/1837274.1837377", "dac", 2010]], "Deepak Singh": [0, ["Does IC design have a future in the clouds?", ["Andreas Kuehlmann", "Raul Camposano", "James Colgan", "John Chilton", "Samuel George", "Rean Griffith", "Paul Leventis", "Deepak Singh"], "https://doi.org/10.1145/1837274.1837377", "dac", 2010]], "Bradley N. Bond": [0, ["Automated compact dynamical modeling: an enabling tool for analog designers", ["Bradley N. Bond", "Luca Daniel"], "https://doi.org/10.1145/1837274.1837379", "dac", 2010]], "Luca Daniel": [0, ["Automated compact dynamical modeling: an enabling tool for analog designers", ["Bradley N. Bond", "Luca Daniel"], "https://doi.org/10.1145/1837274.1837379", "dac", 2010], ["Stochastic dominant singular vectors method for variation-aware extraction", ["Tarek A. El-Moselhy", "Luca Daniel"], "https://doi.org/10.1145/1837274.1837444", "dac", 2010]], "Kenneth S. Kundert": [0, ["Model-based functional verification", ["Kenneth S. Kundert", "Henry Chang"], "https://doi.org/10.1145/1837274.1837380", "dac", 2010]], "Henry Chang": [0.00015148810052778572, ["Model-based functional verification", ["Kenneth S. Kundert", "Henry Chang"], "https://doi.org/10.1145/1837274.1837380", "dac", 2010]], "Mark Horowitz": [0, ["Fortifying analog models with equivalence checking and coverage analysis", ["Mark Horowitz", "Metha Jeeradit", "Frances Lau", "Sabrina Liao", "ByongChan Lim", "James Mao"], "https://doi.org/10.1145/1837274.1837381", "dac", 2010]], "Metha Jeeradit": [0, ["Fortifying analog models with equivalence checking and coverage analysis", ["Mark Horowitz", "Metha Jeeradit", "Frances Lau", "Sabrina Liao", "ByongChan Lim", "James Mao"], "https://doi.org/10.1145/1837274.1837381", "dac", 2010]], "Frances Lau": [0, ["Fortifying analog models with equivalence checking and coverage analysis", ["Mark Horowitz", "Metha Jeeradit", "Frances Lau", "Sabrina Liao", "ByongChan Lim", "James Mao"], "https://doi.org/10.1145/1837274.1837381", "dac", 2010]], "Sabrina Liao": [0, ["Fortifying analog models with equivalence checking and coverage analysis", ["Mark Horowitz", "Metha Jeeradit", "Frances Lau", "Sabrina Liao", "ByongChan Lim", "James Mao"], "https://doi.org/10.1145/1837274.1837381", "dac", 2010]], "ByongChan Lim": [0.6328191757202148, ["Fortifying analog models with equivalence checking and coverage analysis", ["Mark Horowitz", "Metha Jeeradit", "Frances Lau", "Sabrina Liao", "ByongChan Lim", "James Mao"], "https://doi.org/10.1145/1837274.1837381", "dac", 2010], ["An efficient test vector generation for checking analog/mixed-signal functional models", ["ByongChan Lim", "Jaeha Kim", "Mark A. Horowitz"], "https://doi.org/10.1145/1837274.1837468", "dac", 2010]], "James Mao": [0, ["Fortifying analog models with equivalence checking and coverage analysis", ["Mark Horowitz", "Metha Jeeradit", "Frances Lau", "Sabrina Liao", "ByongChan Lim", "James Mao"], "https://doi.org/10.1145/1837274.1837381", "dac", 2010]], "Colin J. Ihrig": [0, ["Automated modeling and emulation of interconnect designs for many-core chip multiprocessors", ["Colin J. Ihrig", "Rami G. Melhem", "Alex K. Jones"], "https://doi.org/10.1145/1837274.1837383", "dac", 2010]], "Rami G. Melhem": [0, ["Automated modeling and emulation of interconnect designs for many-core chip multiprocessors", ["Colin J. Ihrig", "Rami G. Melhem", "Alex K. Jones"], "https://doi.org/10.1145/1837274.1837383", "dac", 2010]], "Alex K. Jones": [0, ["Automated modeling and emulation of interconnect designs for many-core chip multiprocessors", ["Colin J. Ihrig", "Rami G. Melhem", "Alex K. Jones"], "https://doi.org/10.1145/1837274.1837383", "dac", 2010]], "Andrew B. Kahng": [8.938485951404118e-09, ["Trace-driven optimization of networks-on-chip configurations", ["Andrew B. Kahng", "Bill Lin", "Kambiz Samadi", "Rohit Sunkam Ramanujam"], "https://doi.org/10.1145/1837274.1837384", "dac", 2010], ["Eyecharts: constructive benchmarking of gate sizing heuristics", ["Puneet Gupta", "Andrew B. Kahng", "Amarnath Kasibhatla", "Puneet Sharma"], "https://doi.org/10.1145/1837274.1837421", "dac", 2010], ["Recovery-driven design: a power minimization methodology for error-tolerant processor modules", ["Andrew B. Kahng", "Seokhyeong Kang", "Rakesh Kumar", "John Sartori"], "https://doi.org/10.1145/1837274.1837481", "dac", 2010]], "Bill Lin": [0, ["Trace-driven optimization of networks-on-chip configurations", ["Andrew B. Kahng", "Bill Lin", "Kambiz Samadi", "Rohit Sunkam Ramanujam"], "https://doi.org/10.1145/1837274.1837384", "dac", 2010]], "Kambiz Samadi": [0, ["Trace-driven optimization of networks-on-chip configurations", ["Andrew B. Kahng", "Bill Lin", "Kambiz Samadi", "Rohit Sunkam Ramanujam"], "https://doi.org/10.1145/1837274.1837384", "dac", 2010]], "Rohit Sunkam Ramanujam": [0, ["Trace-driven optimization of networks-on-chip configurations", ["Andrew B. Kahng", "Bill Lin", "Kambiz Samadi", "Rohit Sunkam Ramanujam"], "https://doi.org/10.1145/1837274.1837384", "dac", 2010]], "Jason Cong": [0, ["ACES: application-specific cycle elimination and splitting for deadlock-free routing on irregular network-on-chip", ["Jason Cong", "Chunyue Liu", "Glenn Reinman"], "https://doi.org/10.1145/1837274.1837385", "dac", 2010], ["LUT-based FPGA technology mapping for reliability", ["Jason Cong", "Kirill Minkovich"], "https://doi.org/10.1145/1837274.1837401", "dac", 2010]], "Chunyue Liu": [0, ["ACES: application-specific cycle elimination and splitting for deadlock-free routing on irregular network-on-chip", ["Jason Cong", "Chunyue Liu", "Glenn Reinman"], "https://doi.org/10.1145/1837274.1837385", "dac", 2010]], "Glenn Reinman": [0, ["ACES: application-specific cycle elimination and splitting for deadlock-free routing on irregular network-on-chip", ["Jason Cong", "Chunyue Liu", "Glenn Reinman"], "https://doi.org/10.1145/1837274.1837385", "dac", 2010]], "Yoshi Shih-Chieh Huang": [0, ["NTPT: on the end-to-end traffic prediction in the on-chip networks", ["Yoshi Shih-Chieh Huang", "Kaven Chun-Kai Chou", "Chung-Ta King", "Shau-Yin Tseng"], "https://doi.org/10.1145/1837274.1837386", "dac", 2010]], "Kaven Chun-Kai Chou": [0, ["NTPT: on the end-to-end traffic prediction in the on-chip networks", ["Yoshi Shih-Chieh Huang", "Kaven Chun-Kai Chou", "Chung-Ta King", "Shau-Yin Tseng"], "https://doi.org/10.1145/1837274.1837386", "dac", 2010]], "Chung-Ta King": [0, ["NTPT: on the end-to-end traffic prediction in the on-chip networks", ["Yoshi Shih-Chieh Huang", "Kaven Chun-Kai Chou", "Chung-Ta King", "Shau-Yin Tseng"], "https://doi.org/10.1145/1837274.1837386", "dac", 2010]], "Shau-Yin Tseng": [0, ["NTPT: on the end-to-end traffic prediction in the on-chip networks", ["Yoshi Shih-Chieh Huang", "Kaven Chun-Kai Chou", "Chung-Ta King", "Shau-Yin Tseng"], "https://doi.org/10.1145/1837274.1837386", "dac", 2010]], "Wooyoung Jang": [0.998606950044632, ["Application-aware NoC design for efficient SDRAM access", ["Wooyoung Jang", "David Z. Pan"], "https://doi.org/10.1145/1837274.1837387", "dac", 2010]], "Kaveh Elizeh": [0, ["Embedded memory binding in FPGAs", ["Kaveh Elizeh", "Nicola Nicolici"], "https://doi.org/10.1145/1837274.1837389", "dac", 2010]], "Zhangxi Tan": [0, ["RAMP gold: an FPGA-based architecture simulator for multiprocessors", ["Zhangxi Tan", "Andrew Waterman", "Rimas Avizienis", "Yunsup Lee", "Henry Cook", "David A. Patterson", "Krste Asanovic"], "https://doi.org/10.1145/1837274.1837390", "dac", 2010]], "Andrew Waterman": [0, ["RAMP gold: an FPGA-based architecture simulator for multiprocessors", ["Zhangxi Tan", "Andrew Waterman", "Rimas Avizienis", "Yunsup Lee", "Henry Cook", "David A. Patterson", "Krste Asanovic"], "https://doi.org/10.1145/1837274.1837390", "dac", 2010]], "Rimas Avizienis": [0, ["RAMP gold: an FPGA-based architecture simulator for multiprocessors", ["Zhangxi Tan", "Andrew Waterman", "Rimas Avizienis", "Yunsup Lee", "Henry Cook", "David A. Patterson", "Krste Asanovic"], "https://doi.org/10.1145/1837274.1837390", "dac", 2010]], "Yunsup Lee": [0.9917759001255035, ["RAMP gold: an FPGA-based architecture simulator for multiprocessors", ["Zhangxi Tan", "Andrew Waterman", "Rimas Avizienis", "Yunsup Lee", "Henry Cook", "David A. Patterson", "Krste Asanovic"], "https://doi.org/10.1145/1837274.1837390", "dac", 2010]], "Henry Cook": [0, ["RAMP gold: an FPGA-based architecture simulator for multiprocessors", ["Zhangxi Tan", "Andrew Waterman", "Rimas Avizienis", "Yunsup Lee", "Henry Cook", "David A. Patterson", "Krste Asanovic"], "https://doi.org/10.1145/1837274.1837390", "dac", 2010]], "David A. Patterson": [0, ["RAMP gold: an FPGA-based architecture simulator for multiprocessors", ["Zhangxi Tan", "Andrew Waterman", "Rimas Avizienis", "Yunsup Lee", "Henry Cook", "David A. Patterson", "Krste Asanovic"], "https://doi.org/10.1145/1837274.1837390", "dac", 2010]], "Krste Asanovic": [0, ["RAMP gold: an FPGA-based architecture simulator for multiprocessors", ["Zhangxi Tan", "Andrew Waterman", "Rimas Avizienis", "Yunsup Lee", "Henry Cook", "David A. Patterson", "Krste Asanovic"], "https://doi.org/10.1145/1837274.1837390", "dac", 2010]], "Manu Jose": [0, ["Rewiring for robustness", ["Manu Jose", "Yu Hu", "Rupak Majumdar", "Lei He"], "https://doi.org/10.1145/1837274.1837391", "dac", 2010]], "Yu Hu": [0, ["Rewiring for robustness", ["Manu Jose", "Yu Hu", "Rupak Majumdar", "Lei He"], "https://doi.org/10.1145/1837274.1837391", "dac", 2010]], "Rupak Majumdar": [0, ["Rewiring for robustness", ["Manu Jose", "Yu Hu", "Rupak Majumdar", "Lei He"], "https://doi.org/10.1145/1837274.1837391", "dac", 2010]], "Mingzhi Gao": [0, ["Efficient tail estimation for massive correlated log-normal sums: with applications in statistical leakage analysis", ["Mingzhi Gao", "Zuochang Ye", "Yan Wang", "Zhiping Yu"], "https://doi.org/10.1145/1837274.1837393", "dac", 2010]], "Zuochang Ye": [1.9778218529609148e-07, ["Efficient tail estimation for massive correlated log-normal sums: with applications in statistical leakage analysis", ["Mingzhi Gao", "Zuochang Ye", "Yan Wang", "Zhiping Yu"], "https://doi.org/10.1145/1837274.1837393", "dac", 2010]], "Yan Wang": [0.0022822055616416037, ["Efficient tail estimation for massive correlated log-normal sums: with applications in statistical leakage analysis", ["Mingzhi Gao", "Zuochang Ye", "Yan Wang", "Zhiping Yu"], "https://doi.org/10.1145/1837274.1837393", "dac", 2010]], "Zhiping Yu": [2.4381158550412785e-11, ["Efficient tail estimation for massive correlated log-normal sums: with applications in statistical leakage analysis", ["Mingzhi Gao", "Zuochang Ye", "Yan Wang", "Zhiping Yu"], "https://doi.org/10.1145/1837274.1837393", "dac", 2010]], "Ruijing Shen": [0, ["A linear algorithm for full-chip statistical leakage power analysis considering weak spatial correlation", ["Ruijing Shen", "Sheldon X.-D. Tan", "Jinjun Xiong"], "https://doi.org/10.1145/1837274.1837394", "dac", 2010]], "Sheldon X.-D. Tan": [0, ["A linear algorithm for full-chip statistical leakage power analysis considering weak spatial correlation", ["Ruijing Shen", "Sheldon X.-D. Tan", "Jinjun Xiong"], "https://doi.org/10.1145/1837274.1837394", "dac", 2010], ["A robust periodic arnoldi shooting algorithm for efficient analysis of large-scale RF/MM ICs", ["Xuexin Liu", "Hao Yu", "Sheldon X.-D. Tan"], "https://doi.org/10.1145/1837274.1837415", "dac", 2010]], "Jinjun Xiong": [0, ["A linear algorithm for full-chip statistical leakage power analysis considering weak spatial correlation", ["Ruijing Shen", "Sheldon X.-D. Tan", "Jinjun Xiong"], "https://doi.org/10.1145/1837274.1837394", "dac", 2010], ["Transistor sizing of custom high-performance digital circuits with parametric yield considerations", ["Daniel K. Beece", "Jinjun Xiong", "Chandu Visweswariah", "Vladimir Zolotov", "Yifang Liu"], "https://doi.org/10.1145/1837274.1837472", "dac", 2010]], "Jun Seomun": [0, ["Synthesis and implementation of active mode power gating circuits", ["Jun Seomun", "Insup Shin", "Youngsoo Shin"], "https://doi.org/10.1145/1837274.1837395", "dac", 2010]], "Insup Shin": [0.9706981182098389, ["Synthesis and implementation of active mode power gating circuits", ["Jun Seomun", "Insup Shin", "Youngsoo Shin"], "https://doi.org/10.1145/1837274.1837395", "dac", 2010]], "Heng Yu": [0.0012048689823132008, ["Leakage-aware dynamic scheduling for real-time adaptive applications on multiprocessor systems", ["Heng Yu", "Bharadwaj Veeravalli", "Yajun Ha"], "https://doi.org/10.1145/1837274.1837396", "dac", 2010]], "Bharadwaj Veeravalli": [0, ["Leakage-aware dynamic scheduling for real-time adaptive applications on multiprocessor systems", ["Heng Yu", "Bharadwaj Veeravalli", "Yajun Ha"], "https://doi.org/10.1145/1837274.1837396", "dac", 2010]], "Yajun Ha": [0.06267577037215233, ["Leakage-aware dynamic scheduling for real-time adaptive applications on multiprocessor systems", ["Heng Yu", "Bharadwaj Veeravalli", "Yajun Ha"], "https://doi.org/10.1145/1837274.1837396", "dac", 2010]], "Chih-Fan Lai": [0, ["BooM: a decision procedure for boolean matching with abstraction and dynamic learning", ["Chih-Fan Lai", "Jie-Hong R. Jiang", "Kuo-Hua Wang"], "https://doi.org/10.1145/1837274.1837398", "dac", 2010]], "Jie-Hong R. Jiang": [0, ["BooM: a decision procedure for boolean matching with abstraction and dynamic learning", ["Chih-Fan Lai", "Jie-Hong R. Jiang", "Kuo-Hua Wang"], "https://doi.org/10.1145/1837274.1837398", "dac", 2010]], "Kuo-Hua Wang": [1.4488119290945178e-06, ["BooM: a decision procedure for boolean matching with abstraction and dynamic learning", ["Chih-Fan Lai", "Jie-Hong R. Jiang", "Kuo-Hua Wang"], "https://doi.org/10.1145/1837274.1837398", "dac", 2010]], "Yung-Chih Chen": [0, ["Node addition and removal in the presence of don't cares", ["Yung-Chih Chen", "Chun-Yao Wang"], "https://doi.org/10.1145/1837274.1837399", "dac", 2010]], "Chun-Yao Wang": [8.98552229955385e-07, ["Node addition and removal in the presence of don't cares", ["Yung-Chih Chen", "Chun-Yao Wang"], "https://doi.org/10.1145/1837274.1837399", "dac", 2010]], "Xiaoqing Yang": [1.1614767578705526e-12, ["ECR: a low complexity generalized error cancellation rewiring scheme", ["Xiaoqing Yang", "Tak-Kei Lam", "Yu-Liang Wu"], "https://doi.org/10.1145/1837274.1837400", "dac", 2010]], "Tak-Kei Lam": [0, ["ECR: a low complexity generalized error cancellation rewiring scheme", ["Xiaoqing Yang", "Tak-Kei Lam", "Yu-Liang Wu"], "https://doi.org/10.1145/1837274.1837400", "dac", 2010]], "Yu-Liang Wu": [0.00020033309556310996, ["ECR: a low complexity generalized error cancellation rewiring scheme", ["Xiaoqing Yang", "Tak-Kei Lam", "Yu-Liang Wu"], "https://doi.org/10.1145/1837274.1837400", "dac", 2010]], "Kirill Minkovich": [0, ["LUT-based FPGA technology mapping for reliability", ["Jason Cong", "Kirill Minkovich"], "https://doi.org/10.1145/1837274.1837401", "dac", 2010]], "John Byler": [0, ["What's cool for the future of ultra low power designs?", ["Nagaraj Ns", "John Byler", "Koorosh Nazifi", "Venugopal Puvvada", "Toshiyuki Saito", "Alan Gibbons", "S. Balajee"], "https://doi.org/10.1145/1837274.1837403", "dac", 2010]], "Koorosh Nazifi": [0, ["What's cool for the future of ultra low power designs?", ["Nagaraj Ns", "John Byler", "Koorosh Nazifi", "Venugopal Puvvada", "Toshiyuki Saito", "Alan Gibbons", "S. Balajee"], "https://doi.org/10.1145/1837274.1837403", "dac", 2010]], "Venugopal Puvvada": [0, ["What's cool for the future of ultra low power designs?", ["Nagaraj Ns", "John Byler", "Koorosh Nazifi", "Venugopal Puvvada", "Toshiyuki Saito", "Alan Gibbons", "S. Balajee"], "https://doi.org/10.1145/1837274.1837403", "dac", 2010]], "Toshiyuki Saito": [0, ["What's cool for the future of ultra low power designs?", ["Nagaraj Ns", "John Byler", "Koorosh Nazifi", "Venugopal Puvvada", "Toshiyuki Saito", "Alan Gibbons", "S. Balajee"], "https://doi.org/10.1145/1837274.1837403", "dac", 2010]], "Alan Gibbons": [0, ["What's cool for the future of ultra low power designs?", ["Nagaraj Ns", "John Byler", "Koorosh Nazifi", "Venugopal Puvvada", "Toshiyuki Saito", "Alan Gibbons", "S. Balajee"], "https://doi.org/10.1145/1837274.1837403", "dac", 2010]], "S. Balajee": [0, ["What's cool for the future of ultra low power designs?", ["Nagaraj Ns", "John Byler", "Koorosh Nazifi", "Venugopal Puvvada", "Toshiyuki Saito", "Alan Gibbons", "S. Balajee"], "https://doi.org/10.1145/1837274.1837403", "dac", 2010]], "Brian W. Thompto": [0, ["Verification for fault tolerance of the IBM system z microprocessor", ["Brian W. Thompto", "Bodo Hoppe"], "https://doi.org/10.1145/1837274.1837405", "dac", 2010]], "Bodo Hoppe": [0, ["Verification for fault tolerance of the IBM system z microprocessor", ["Brian W. Thompto", "Bodo Hoppe"], "https://doi.org/10.1145/1837274.1837405", "dac", 2010]], "Natasa Miskov-Zivanov": [0, ["Formal modeling and reasoning for reliability analysis", ["Natasa Miskov-Zivanov", "Diana Marculescu"], "https://doi.org/10.1145/1837274.1837406", "dac", 2010]], "Diana Marculescu": [0, ["Formal modeling and reasoning for reliability analysis", ["Natasa Miskov-Zivanov", "Diana Marculescu"], "https://doi.org/10.1145/1837274.1837406", "dac", 2010]], "Kypros Constantinides": [0, ["Using introspective software-based testing for post-silicon debug and repair", ["Kypros Constantinides", "Todd M. Austin"], "https://doi.org/10.1145/1837274.1837407", "dac", 2010]], "Todd M. Austin": [0, ["Using introspective software-based testing for post-silicon debug and repair", ["Kypros Constantinides", "Todd M. Austin"], "https://doi.org/10.1145/1837274.1837407", "dac", 2010], ["What input-language is the best choice for high level synthesis (HLS)?", ["Daniel Gajski", "Todd M. Austin", "Steve Svoboda"], "https://doi.org/10.1145/1837274.1837489", "dac", 2010]], "Yifan He": [0, ["Xetal-Pro: an ultra-low energy and high throughput SIMD processor", ["Yifan He", "Yu Pu", "Richard P. Kleihorst", "Zhenyu Ye", "Anteneh A. Abbo", "Sebastian M. Londono", "Henk Corporaal"], "https://doi.org/10.1145/1837274.1837409", "dac", 2010]], "Yu Pu": [0, ["Xetal-Pro: an ultra-low energy and high throughput SIMD processor", ["Yifan He", "Yu Pu", "Richard P. Kleihorst", "Zhenyu Ye", "Anteneh A. Abbo", "Sebastian M. Londono", "Henk Corporaal"], "https://doi.org/10.1145/1837274.1837409", "dac", 2010]], "Richard P. Kleihorst": [0, ["Xetal-Pro: an ultra-low energy and high throughput SIMD processor", ["Yifan He", "Yu Pu", "Richard P. Kleihorst", "Zhenyu Ye", "Anteneh A. Abbo", "Sebastian M. Londono", "Henk Corporaal"], "https://doi.org/10.1145/1837274.1837409", "dac", 2010]], "Zhenyu Ye": [3.19647428526082e-08, ["Xetal-Pro: an ultra-low energy and high throughput SIMD processor", ["Yifan He", "Yu Pu", "Richard P. Kleihorst", "Zhenyu Ye", "Anteneh A. Abbo", "Sebastian M. Londono", "Henk Corporaal"], "https://doi.org/10.1145/1837274.1837409", "dac", 2010]], "Anteneh A. Abbo": [0, ["Xetal-Pro: an ultra-low energy and high throughput SIMD processor", ["Yifan He", "Yu Pu", "Richard P. Kleihorst", "Zhenyu Ye", "Anteneh A. Abbo", "Sebastian M. Londono", "Henk Corporaal"], "https://doi.org/10.1145/1837274.1837409", "dac", 2010]], "Sebastian M. Londono": [0, ["Xetal-Pro: an ultra-low energy and high throughput SIMD processor", ["Yifan He", "Yu Pu", "Richard P. Kleihorst", "Zhenyu Ye", "Anteneh A. Abbo", "Sebastian M. Londono", "Henk Corporaal"], "https://doi.org/10.1145/1837274.1837409", "dac", 2010]], "Henk Corporaal": [0, ["Xetal-Pro: an ultra-low energy and high throughput SIMD processor", ["Yifan He", "Yu Pu", "Richard P. Kleihorst", "Zhenyu Ye", "Anteneh A. Abbo", "Sebastian M. Londono", "Henk Corporaal"], "https://doi.org/10.1145/1837274.1837409", "dac", 2010]], "Yiannis Iosifidis": [0, ["A framework for automatic parallelization, static and dynamic memory optimization in MPSoC platforms", ["Yiannis Iosifidis", "Arindam Mallik", "Stylianos Mamagkakis", "Eddy de Greef", "Alexandros Bartzas", "Dimitrios Soudris", "Francky Catthoor"], "https://doi.org/10.1145/1837274.1837410", "dac", 2010]], "Arindam Mallik": [0, ["A framework for automatic parallelization, static and dynamic memory optimization in MPSoC platforms", ["Yiannis Iosifidis", "Arindam Mallik", "Stylianos Mamagkakis", "Eddy de Greef", "Alexandros Bartzas", "Dimitrios Soudris", "Francky Catthoor"], "https://doi.org/10.1145/1837274.1837410", "dac", 2010]], "Stylianos Mamagkakis": [0, ["A framework for automatic parallelization, static and dynamic memory optimization in MPSoC platforms", ["Yiannis Iosifidis", "Arindam Mallik", "Stylianos Mamagkakis", "Eddy de Greef", "Alexandros Bartzas", "Dimitrios Soudris", "Francky Catthoor"], "https://doi.org/10.1145/1837274.1837410", "dac", 2010]], "Eddy de Greef": [0, ["A framework for automatic parallelization, static and dynamic memory optimization in MPSoC platforms", ["Yiannis Iosifidis", "Arindam Mallik", "Stylianos Mamagkakis", "Eddy de Greef", "Alexandros Bartzas", "Dimitrios Soudris", "Francky Catthoor"], "https://doi.org/10.1145/1837274.1837410", "dac", 2010]], "Alexandros Bartzas": [0, ["A framework for automatic parallelization, static and dynamic memory optimization in MPSoC platforms", ["Yiannis Iosifidis", "Arindam Mallik", "Stylianos Mamagkakis", "Eddy de Greef", "Alexandros Bartzas", "Dimitrios Soudris", "Francky Catthoor"], "https://doi.org/10.1145/1837274.1837410", "dac", 2010]], "Dimitrios Soudris": [0, ["A framework for automatic parallelization, static and dynamic memory optimization in MPSoC platforms", ["Yiannis Iosifidis", "Arindam Mallik", "Stylianos Mamagkakis", "Eddy de Greef", "Alexandros Bartzas", "Dimitrios Soudris", "Francky Catthoor"], "https://doi.org/10.1145/1837274.1837410", "dac", 2010]], "Vinay K. Chippa": [0, ["Scalable effort hardware design: exploiting algorithmic resilience for energy efficiency", ["Vinay K. Chippa", "Debabrata Mohapatra", "Anand Raghunathan", "Kaushik Roy", "Srimat T. Chakradhar"], "https://doi.org/10.1145/1837274.1837411", "dac", 2010]], "Debabrata Mohapatra": [0, ["Scalable effort hardware design: exploiting algorithmic resilience for energy efficiency", ["Vinay K. Chippa", "Debabrata Mohapatra", "Anand Raghunathan", "Kaushik Roy", "Srimat T. Chakradhar"], "https://doi.org/10.1145/1837274.1837411", "dac", 2010]], "Anand Raghunathan": [0, ["Scalable effort hardware design: exploiting algorithmic resilience for energy efficiency", ["Vinay K. Chippa", "Debabrata Mohapatra", "Anand Raghunathan", "Kaushik Roy", "Srimat T. Chakradhar"], "https://doi.org/10.1145/1837274.1837411", "dac", 2010], ["Best-effort computing: re-thinking parallel software and hardware", ["Srimat T. Chakradhar", "Anand Raghunathan"], "https://doi.org/10.1145/1837274.1837492", "dac", 2010]], "Kaushik Roy": [0, ["Scalable effort hardware design: exploiting algorithmic resilience for energy efficiency", ["Vinay K. Chippa", "Debabrata Mohapatra", "Anand Raghunathan", "Kaushik Roy", "Srimat T. Chakradhar"], "https://doi.org/10.1145/1837274.1837411", "dac", 2010]], "Srimat T. Chakradhar": [0, ["Scalable effort hardware design: exploiting algorithmic resilience for energy efficiency", ["Vinay K. Chippa", "Debabrata Mohapatra", "Anand Raghunathan", "Kaushik Roy", "Srimat T. Chakradhar"], "https://doi.org/10.1145/1837274.1837411", "dac", 2010], ["Best-effort computing: re-thinking parallel software and hardware", ["Srimat T. Chakradhar", "Anand Raghunathan"], "https://doi.org/10.1145/1837274.1837492", "dac", 2010]], "Xiaoji Ye": [9.944417789231608e-10, ["Parallel program performance modeling for runtime optimization of multi-algorithm circuit simulation", ["Xiaoji Ye", "Peng Li"], "https://doi.org/10.1145/1837274.1837413", "dac", 2010], ["Tradeoff analysis and optimization of power delivery networks with on-chip voltage regulation", ["Zhiyu Zeng", "Xiaoji Ye", "Zhuo Feng", "Peng Li"], "https://doi.org/10.1145/1837274.1837483", "dac", 2010]], "Peng Li": [0, ["Parallel program performance modeling for runtime optimization of multi-algorithm circuit simulation", ["Xiaoji Ye", "Peng Li"], "https://doi.org/10.1145/1837274.1837413", "dac", 2010], ["Separatrices in high-dimensional state space: system-theoretical tangent computation and application to SRAM dynamic stability analysis", ["Yong Zhang", "Peng Li", "Garng M. Huang"], "https://doi.org/10.1145/1837274.1837414", "dac", 2010], ["Tradeoff analysis and optimization of power delivery networks with on-chip voltage regulation", ["Zhiyu Zeng", "Xiaoji Ye", "Zhuo Feng", "Peng Li"], "https://doi.org/10.1145/1837274.1837483", "dac", 2010], ["Exploiting reconfigurability for low-cost in-situ test and monitoring of digital PLLs", ["Leyi Yin", "Peng Li"], "https://doi.org/10.1145/1837274.1837507", "dac", 2010]], "Yong Zhang": [0, ["Separatrices in high-dimensional state space: system-theoretical tangent computation and application to SRAM dynamic stability analysis", ["Yong Zhang", "Peng Li", "Garng M. Huang"], "https://doi.org/10.1145/1837274.1837414", "dac", 2010]], "Garng M. Huang": [0, ["Separatrices in high-dimensional state space: system-theoretical tangent computation and application to SRAM dynamic stability analysis", ["Yong Zhang", "Peng Li", "Garng M. Huang"], "https://doi.org/10.1145/1837274.1837414", "dac", 2010]], "Xuexin Liu": [0, ["A robust periodic arnoldi shooting algorithm for efficient analysis of large-scale RF/MM ICs", ["Xuexin Liu", "Hao Yu", "Sheldon X.-D. Tan"], "https://doi.org/10.1145/1837274.1837415", "dac", 2010]], "Yang Ge": [0, ["Distributed task migration for thermal management in many-core systems", ["Yang Ge", "Parth Malani", "Qinru Qiu"], "https://doi.org/10.1145/1837274.1837417", "dac", 2010]], "Parth Malani": [0, ["Distributed task migration for thermal management in many-core systems", ["Yang Ge", "Parth Malani", "Qinru Qiu"], "https://doi.org/10.1145/1837274.1837417", "dac", 2010]], "Qinru Qiu": [0, ["Distributed task migration for thermal management in many-core systems", ["Yang Ge", "Parth Malani", "Qinru Qiu"], "https://doi.org/10.1145/1837274.1837417", "dac", 2010]], "Sushu Zhang": [0, ["Thermal aware task sequencing on embedded processors", ["Sushu Zhang", "Karam S. Chatha"], "https://doi.org/10.1145/1837274.1837418", "dac", 2010]], "Karam S. Chatha": [0, ["Thermal aware task sequencing on embedded processors", ["Sushu Zhang", "Karam S. Chatha"], "https://doi.org/10.1145/1837274.1837418", "dac", 2010]], "Jieyi Long": [0, ["A framework for optimizing thermoelectric active cooling systems", ["Jieyi Long", "Seda Ogrenci Memik"], "https://doi.org/10.1145/1837274.1837419", "dac", 2010]], "Seda Ogrenci Memik": [0, ["A framework for optimizing thermoelectric active cooling systems", ["Jieyi Long", "Seda Ogrenci Memik"], "https://doi.org/10.1145/1837274.1837419", "dac", 2010]], "Puneet Gupta": [0, ["Eyecharts: constructive benchmarking of gate sizing heuristics", ["Puneet Gupta", "Andrew B. Kahng", "Amarnath Kasibhatla", "Puneet Sharma"], "https://doi.org/10.1145/1837274.1837421", "dac", 2010]], "Amarnath Kasibhatla": [0, ["Eyecharts: constructive benchmarking of gate sizing heuristics", ["Puneet Gupta", "Andrew B. Kahng", "Amarnath Kasibhatla", "Puneet Sharma"], "https://doi.org/10.1145/1837274.1837421", "dac", 2010]], "Puneet Sharma": [0, ["Eyecharts: constructive benchmarking of gate sizing heuristics", ["Puneet Gupta", "Andrew B. Kahng", "Amarnath Kasibhatla", "Puneet Sharma"], "https://doi.org/10.1145/1837274.1837421", "dac", 2010]], "Tanuj Jindal": [0, ["Detecting tangled logic structures in VLSI netlists", ["Tanuj Jindal", "Charles J. Alpert", "Jiang Hu", "Zhuo Li", "Gi-Joon Nam", "Charles B. Winn"], "https://doi.org/10.1145/1837274.1837422", "dac", 2010]], "Charles J. Alpert": [0, ["Detecting tangled logic structures in VLSI netlists", ["Tanuj Jindal", "Charles J. Alpert", "Jiang Hu", "Zhuo Li", "Gi-Joon Nam", "Charles B. Winn"], "https://doi.org/10.1145/1837274.1837422", "dac", 2010]], "Jiang Hu": [0, ["Detecting tangled logic structures in VLSI netlists", ["Tanuj Jindal", "Charles J. Alpert", "Jiang Hu", "Zhuo Li", "Gi-Joon Nam", "Charles B. Winn"], "https://doi.org/10.1145/1837274.1837422", "dac", 2010]], "Zhuo Li": [0, ["Detecting tangled logic structures in VLSI netlists", ["Tanuj Jindal", "Charles J. Alpert", "Jiang Hu", "Zhuo Li", "Gi-Joon Nam", "Charles B. Winn"], "https://doi.org/10.1145/1837274.1837422", "dac", 2010]], "Gi-Joon Nam": [0.9842500239610672, ["Detecting tangled logic structures in VLSI netlists", ["Tanuj Jindal", "Charles J. Alpert", "Jiang Hu", "Zhuo Li", "Gi-Joon Nam", "Charles B. Winn"], "https://doi.org/10.1145/1837274.1837422", "dac", 2010]], "Charles B. Winn": [0, ["Detecting tangled logic structures in VLSI netlists", ["Tanuj Jindal", "Charles J. Alpert", "Jiang Hu", "Zhuo Li", "Gi-Joon Nam", "Charles B. Winn"], "https://doi.org/10.1145/1837274.1837422", "dac", 2010]], "Mustafa Altun": [0, ["Lattice-based computation of Boolean functions", ["Mustafa Altun", "Marc D. Riedel"], "https://doi.org/10.1145/1837274.1837423", "dac", 2010]], "Marc D. Riedel": [0, ["Lattice-based computation of Boolean functions", ["Mustafa Altun", "Marc D. Riedel"], "https://doi.org/10.1145/1837274.1837423", "dac", 2010]], "Jason Thong": [0, ["A novel optimal single constant multiplication algorithm", ["Jason Thong", "Nicola Nicolici"], "https://doi.org/10.1145/1837274.1837424", "dac", 2010]], "Arkadeb Ghosal": [0, ["Education panel: designing the always connected car of the future", ["Arkadeb Ghosal", "Paolo Giusto", "Alberto L. Sangiovanni-Vincentelli", "Joseph DAmbrosio", "Ed Nuckolls", "Harald Wilhelm", "Jim Tung", "Markus Kuhl", "Peter van Staa"], "https://doi.org/10.1145/1837274.1837426", "dac", 2010]], "Paolo Giusto": [0, ["Education panel: designing the always connected car of the future", ["Arkadeb Ghosal", "Paolo Giusto", "Alberto L. Sangiovanni-Vincentelli", "Joseph DAmbrosio", "Ed Nuckolls", "Harald Wilhelm", "Jim Tung", "Markus Kuhl", "Peter van Staa"], "https://doi.org/10.1145/1837274.1837426", "dac", 2010]], "Alberto L. Sangiovanni-Vincentelli": [0, ["Education panel: designing the always connected car of the future", ["Arkadeb Ghosal", "Paolo Giusto", "Alberto L. Sangiovanni-Vincentelli", "Joseph DAmbrosio", "Ed Nuckolls", "Harald Wilhelm", "Jim Tung", "Markus Kuhl", "Peter van Staa"], "https://doi.org/10.1145/1837274.1837426", "dac", 2010]], "Joseph DAmbrosio": [0, ["Education panel: designing the always connected car of the future", ["Arkadeb Ghosal", "Paolo Giusto", "Alberto L. Sangiovanni-Vincentelli", "Joseph DAmbrosio", "Ed Nuckolls", "Harald Wilhelm", "Jim Tung", "Markus Kuhl", "Peter van Staa"], "https://doi.org/10.1145/1837274.1837426", "dac", 2010]], "Ed Nuckolls": [0, ["Education panel: designing the always connected car of the future", ["Arkadeb Ghosal", "Paolo Giusto", "Alberto L. Sangiovanni-Vincentelli", "Joseph DAmbrosio", "Ed Nuckolls", "Harald Wilhelm", "Jim Tung", "Markus Kuhl", "Peter van Staa"], "https://doi.org/10.1145/1837274.1837426", "dac", 2010]], "Harald Wilhelm": [0, ["Education panel: designing the always connected car of the future", ["Arkadeb Ghosal", "Paolo Giusto", "Alberto L. Sangiovanni-Vincentelli", "Joseph DAmbrosio", "Ed Nuckolls", "Harald Wilhelm", "Jim Tung", "Markus Kuhl", "Peter van Staa"], "https://doi.org/10.1145/1837274.1837426", "dac", 2010]], "Jim Tung": [0, ["Education panel: designing the always connected car of the future", ["Arkadeb Ghosal", "Paolo Giusto", "Alberto L. Sangiovanni-Vincentelli", "Joseph DAmbrosio", "Ed Nuckolls", "Harald Wilhelm", "Jim Tung", "Markus Kuhl", "Peter van Staa"], "https://doi.org/10.1145/1837274.1837426", "dac", 2010]], "Markus Kuhl": [0, ["Education panel: designing the always connected car of the future", ["Arkadeb Ghosal", "Paolo Giusto", "Alberto L. Sangiovanni-Vincentelli", "Joseph DAmbrosio", "Ed Nuckolls", "Harald Wilhelm", "Jim Tung", "Markus Kuhl", "Peter van Staa"], "https://doi.org/10.1145/1837274.1837426", "dac", 2010]], "Peter van Staa": [0, ["Education panel: designing the always connected car of the future", ["Arkadeb Ghosal", "Paolo Giusto", "Alberto L. Sangiovanni-Vincentelli", "Joseph DAmbrosio", "Ed Nuckolls", "Harald Wilhelm", "Jim Tung", "Markus Kuhl", "Peter van Staa"], "https://doi.org/10.1145/1837274.1837426", "dac", 2010]], "Chen-Ling Chou": [0, ["Find your flow: increasing flow experience by designing \"human\" embedded systems", ["Chen-Ling Chou", "Anca M. Miron", "Radu Marculescu"], "https://doi.org/10.1145/1837274.1837428", "dac", 2010]], "Anca M. Miron": [0, ["Find your flow: increasing flow experience by designing \"human\" embedded systems", ["Chen-Ling Chou", "Anca M. Miron", "Radu Marculescu"], "https://doi.org/10.1145/1837274.1837428", "dac", 2010]], "Radu Marculescu": [0, ["Find your flow: increasing flow experience by designing \"human\" embedded systems", ["Chen-Ling Chou", "Anca M. Miron", "Radu Marculescu"], "https://doi.org/10.1145/1837274.1837428", "dac", 2010]], "Andrew DeOrio": [0, ["Electronic design automation for social networks", ["Andrew DeOrio", "Valeria Bertacco"], "https://doi.org/10.1145/1837274.1837429", "dac", 2010]], "Azalia Mirhoseini": [0, ["Real time emulations: foundation and applications", ["Azalia Mirhoseini", "Yousra Alkabani", "Farinaz Koushanfar"], "https://doi.org/10.1145/1837274.1837430", "dac", 2010]], "Yousra Alkabani": [0, ["Real time emulations: foundation and applications", ["Azalia Mirhoseini", "Yousra Alkabani", "Farinaz Koushanfar"], "https://doi.org/10.1145/1837274.1837430", "dac", 2010]], "Farinaz Koushanfar": [0, ["Real time emulations: foundation and applications", ["Azalia Mirhoseini", "Yousra Alkabani", "Farinaz Koushanfar"], "https://doi.org/10.1145/1837274.1837430", "dac", 2010], ["Hierarchical hybrid power supply networks", ["Farinaz Koushanfar"], "https://doi.org/10.1145/1837274.1837433", "dac", 2010]], "Cristinel Ababei": [0, ["Network on chip design and optimization using specialized influence models", ["Cristinel Ababei"], "https://doi.org/10.1145/1837274.1837431", "dac", 2010]], "Dean Truong": [0, ["Circuit modeling for practical many-core architecture design exploration", ["Dean Truong", "Bevan M. Baas"], "https://doi.org/10.1145/1837274.1837432", "dac", 2010]], "Bevan M. Baas": [0, ["Circuit modeling for practical many-core architecture design exploration", ["Dean Truong", "Bevan M. Baas"], "https://doi.org/10.1145/1837274.1837432", "dac", 2010]], "Shinobu Fujita": [0, ["Detachable nano-carbon chip with ultra low power", ["Shinobu Fujita", "Shinichi Yasuda", "Daesung Lee", "Xiangyu Chen", "Deji Akinwande", "H.-S. Philip Wong"], "https://doi.org/10.1145/1837274.1837434", "dac", 2010]], "Shinichi Yasuda": [0, ["Detachable nano-carbon chip with ultra low power", ["Shinobu Fujita", "Shinichi Yasuda", "Daesung Lee", "Xiangyu Chen", "Deji Akinwande", "H.-S. Philip Wong"], "https://doi.org/10.1145/1837274.1837434", "dac", 2010]], "Daesung Lee": [0.9975079596042633, ["Detachable nano-carbon chip with ultra low power", ["Shinobu Fujita", "Shinichi Yasuda", "Daesung Lee", "Xiangyu Chen", "Deji Akinwande", "H.-S. Philip Wong"], "https://doi.org/10.1145/1837274.1837434", "dac", 2010]], "Xiangyu Chen": [0, ["Detachable nano-carbon chip with ultra low power", ["Shinobu Fujita", "Shinichi Yasuda", "Daesung Lee", "Xiangyu Chen", "Deji Akinwande", "H.-S. Philip Wong"], "https://doi.org/10.1145/1837274.1837434", "dac", 2010]], "Deji Akinwande": [0, ["Detachable nano-carbon chip with ultra low power", ["Shinobu Fujita", "Shinichi Yasuda", "Daesung Lee", "Xiangyu Chen", "Deji Akinwande", "H.-S. Philip Wong"], "https://doi.org/10.1145/1837274.1837434", "dac", 2010]], "H.-S. Philip Wong": [0, ["Detachable nano-carbon chip with ultra low power", ["Shinobu Fujita", "Shinichi Yasuda", "Daesung Lee", "Xiangyu Chen", "Deji Akinwande", "H.-S. Philip Wong"], "https://doi.org/10.1145/1837274.1837434", "dac", 2010], ["Carbon nanotube correlation: promising opportunity for CNFET circuit yield enhancement", ["Jie Zhang", "Shashikanth Bobba", "Nishant Patil", "Albert Lin", "H.-S. Philip Wong", "Giovanni De Micheli", "Subhasish Mitra"], "https://doi.org/10.1145/1837274.1837497", "dac", 2010]], "Yang Zhao": [0, ["Synchronization of washing operations with droplet routing for cross-contamination avoidance in digital microfluidic biochips", ["Yang Zhao", "Krishnendu Chakrabarty"], "https://doi.org/10.1145/1837274.1837437", "dac", 2010]], "Krishnendu Chakrabarty": [0, ["Synchronization of washing operations with droplet routing for cross-contamination avoidance in digital microfluidic biochips", ["Yang Zhao", "Krishnendu Chakrabarty"], "https://doi.org/10.1145/1837274.1837437", "dac", 2010]], "Cliff Chiung-Yu Lin": [0, ["Cross-contamination aware design methodology for pin-constrained digital microfluidic biochips", ["Cliff Chiung-Yu Lin", "Yao-Wen Chang"], "https://doi.org/10.1145/1837274.1837438", "dac", 2010]], "Robert Wille": [0, ["Reducing the number of lines in reversible circuits", ["Robert Wille", "Mathias Soeken", "Rolf Drechsler"], "https://doi.org/10.1145/1837274.1837439", "dac", 2010]], "Mathias Soeken": [0, ["Reducing the number of lines in reversible circuits", ["Robert Wille", "Mathias Soeken", "Rolf Drechsler"], "https://doi.org/10.1145/1837274.1837439", "dac", 2010]], "Rolf Drechsler": [0, ["Reducing the number of lines in reversible circuits", ["Robert Wille", "Mathias Soeken", "Rolf Drechsler"], "https://doi.org/10.1145/1837274.1837439", "dac", 2010]], "Oleg Golubitsky": [0, ["Synthesis of the optimal 4-bit reversible circuits", ["Oleg Golubitsky", "Sean M. Falconer", "Dmitri Maslov"], "https://doi.org/10.1145/1837274.1837440", "dac", 2010]], "Sean M. Falconer": [0, ["Synthesis of the optimal 4-bit reversible circuits", ["Oleg Golubitsky", "Sean M. Falconer", "Dmitri Maslov"], "https://doi.org/10.1145/1837274.1837440", "dac", 2010]], "Dmitri Maslov": [0, ["Synthesis of the optimal 4-bit reversible circuits", ["Oleg Golubitsky", "Sean M. Falconer", "Dmitri Maslov"], "https://doi.org/10.1145/1837274.1837440", "dac", 2010]], "Yiyuan Xie": [0, ["Crosstalk noise and bit error rate analysis for optical network-on-chip", ["Yiyuan Xie", "Mahdi Nikdast", "Jiang Xu", "Wei Zhang", "Qi Li", "Xiaowen Wu", "Yaoyao Ye", "Xuan Wang", "Weichen Liu"], "https://doi.org/10.1145/1837274.1837441", "dac", 2010]], "Mahdi Nikdast": [0, ["Crosstalk noise and bit error rate analysis for optical network-on-chip", ["Yiyuan Xie", "Mahdi Nikdast", "Jiang Xu", "Wei Zhang", "Qi Li", "Xiaowen Wu", "Yaoyao Ye", "Xuan Wang", "Weichen Liu"], "https://doi.org/10.1145/1837274.1837441", "dac", 2010]], "Jiang Xu": [0, ["Crosstalk noise and bit error rate analysis for optical network-on-chip", ["Yiyuan Xie", "Mahdi Nikdast", "Jiang Xu", "Wei Zhang", "Qi Li", "Xiaowen Wu", "Yaoyao Ye", "Xuan Wang", "Weichen Liu"], "https://doi.org/10.1145/1837274.1837441", "dac", 2010]], "Wei Zhang": [0, ["Crosstalk noise and bit error rate analysis for optical network-on-chip", ["Yiyuan Xie", "Mahdi Nikdast", "Jiang Xu", "Wei Zhang", "Qi Li", "Xiaowen Wu", "Yaoyao Ye", "Xuan Wang", "Weichen Liu"], "https://doi.org/10.1145/1837274.1837441", "dac", 2010]], "Qi Li": [0, ["Crosstalk noise and bit error rate analysis for optical network-on-chip", ["Yiyuan Xie", "Mahdi Nikdast", "Jiang Xu", "Wei Zhang", "Qi Li", "Xiaowen Wu", "Yaoyao Ye", "Xuan Wang", "Weichen Liu"], "https://doi.org/10.1145/1837274.1837441", "dac", 2010]], "Xiaowen Wu": [4.900941103142854e-14, ["Crosstalk noise and bit error rate analysis for optical network-on-chip", ["Yiyuan Xie", "Mahdi Nikdast", "Jiang Xu", "Wei Zhang", "Qi Li", "Xiaowen Wu", "Yaoyao Ye", "Xuan Wang", "Weichen Liu"], "https://doi.org/10.1145/1837274.1837441", "dac", 2010]], "Yaoyao Ye": [1.08731679659968e-07, ["Crosstalk noise and bit error rate analysis for optical network-on-chip", ["Yiyuan Xie", "Mahdi Nikdast", "Jiang Xu", "Wei Zhang", "Qi Li", "Xiaowen Wu", "Yaoyao Ye", "Xuan Wang", "Weichen Liu"], "https://doi.org/10.1145/1837274.1837441", "dac", 2010]], "Xuan Wang": [0.00044238030386622995, ["Crosstalk noise and bit error rate analysis for optical network-on-chip", ["Yiyuan Xie", "Mahdi Nikdast", "Jiang Xu", "Wei Zhang", "Qi Li", "Xiaowen Wu", "Yaoyao Ye", "Xuan Wang", "Weichen Liu"], "https://doi.org/10.1145/1837274.1837441", "dac", 2010]], "Weichen Liu": [0, ["Crosstalk noise and bit error rate analysis for optical network-on-chip", ["Yiyuan Xie", "Mahdi Nikdast", "Jiang Xu", "Wei Zhang", "Qi Li", "Xiaowen Wu", "Yaoyao Ye", "Xuan Wang", "Weichen Liu"], "https://doi.org/10.1145/1837274.1837441", "dac", 2010]], "Zhuo Feng": [0, ["Parallel multigrid preconditioning on graphics processing units (GPUs) for robust power grid analysis", ["Zhuo Feng", "Zhiyu Zeng"], "https://doi.org/10.1145/1837274.1837443", "dac", 2010], ["Tradeoff analysis and optimization of power delivery networks with on-chip voltage regulation", ["Zhiyu Zeng", "Xiaoji Ye", "Zhuo Feng", "Peng Li"], "https://doi.org/10.1145/1837274.1837483", "dac", 2010], ["Parallel hierarchical cross entropy optimization for on-chip decap budgeting", ["Xueqian Zhao", "Yonghe Guo", "Zhuo Feng", "Shiyan Hu"], "https://doi.org/10.1145/1837274.1837485", "dac", 2010]], "Zhiyu Zeng": [0, ["Parallel multigrid preconditioning on graphics processing units (GPUs) for robust power grid analysis", ["Zhuo Feng", "Zhiyu Zeng"], "https://doi.org/10.1145/1837274.1837443", "dac", 2010], ["Tradeoff analysis and optimization of power delivery networks with on-chip voltage regulation", ["Zhiyu Zeng", "Xiaoji Ye", "Zhuo Feng", "Peng Li"], "https://doi.org/10.1145/1837274.1837483", "dac", 2010]], "Tarek A. El-Moselhy": [0, ["Stochastic dominant singular vectors method for variation-aware extraction", ["Tarek A. El-Moselhy", "Luca Daniel"], "https://doi.org/10.1145/1837274.1837444", "dac", 2010]], "Vivek Joshi": [0, ["Closed-form modeling of layout-dependent mechanical stress", ["Vivek Joshi", "Valeriy Sukharev", "Andres Torres", "Kanak Agarwal", "Dennis Sylvester", "David T. Blaauw"], "https://doi.org/10.1145/1837274.1837445", "dac", 2010]], "Valeriy Sukharev": [0, ["Closed-form modeling of layout-dependent mechanical stress", ["Vivek Joshi", "Valeriy Sukharev", "Andres Torres", "Kanak Agarwal", "Dennis Sylvester", "David T. Blaauw"], "https://doi.org/10.1145/1837274.1837445", "dac", 2010]], "Andres Torres": [0, ["Closed-form modeling of layout-dependent mechanical stress", ["Vivek Joshi", "Valeriy Sukharev", "Andres Torres", "Kanak Agarwal", "Dennis Sylvester", "David T. Blaauw"], "https://doi.org/10.1145/1837274.1837445", "dac", 2010]], "Dennis Sylvester": [0, ["Closed-form modeling of layout-dependent mechanical stress", ["Vivek Joshi", "Valeriy Sukharev", "Andres Torres", "Kanak Agarwal", "Dennis Sylvester", "David T. Blaauw"], "https://doi.org/10.1145/1837274.1837445", "dac", 2010], ["Efficient smart monte carlo based SSTA on graphics processing units with improved resource utilization", ["Vineeth Veetil", "Yung-Hsu Chang", "Dennis Sylvester", "David T. Blaauw"], "https://doi.org/10.1145/1837274.1837474", "dac", 2010]], "David T. Blaauw": [0, ["Closed-form modeling of layout-dependent mechanical stress", ["Vivek Joshi", "Valeriy Sukharev", "Andres Torres", "Kanak Agarwal", "Dennis Sylvester", "David T. Blaauw"], "https://doi.org/10.1145/1837274.1837445", "dac", 2010], ["Efficient smart monte carlo based SSTA on graphics processing units with improved resource utilization", ["Vineeth Veetil", "Yung-Hsu Chang", "Dennis Sylvester", "David T. Blaauw"], "https://doi.org/10.1145/1837274.1837474", "dac", 2010]], "Sanda Lefteriu": [0, ["Generating parametric models from tabulated data", ["Sanda Lefteriu", "Jan Mohring"], "https://doi.org/10.1145/1837274.1837446", "dac", 2010]], "Jan Mohring": [0, ["Generating parametric models from tabulated data", ["Sanda Lefteriu", "Jan Mohring"], "https://doi.org/10.1145/1837274.1837446", "dac", 2010]], "Yuanzhe Wang": [1.4386001723210029e-08, ["MFTI: matrix-format tangential interpolation for modeling multi-port systems", ["Yuanzhe Wang", "Chi-Un Lei", "Grantham K. H. Pang", "Ngai Wong"], "https://doi.org/10.1145/1837274.1837447", "dac", 2010]], "Chi-Un Lei": [0, ["MFTI: matrix-format tangential interpolation for modeling multi-port systems", ["Yuanzhe Wang", "Chi-Un Lei", "Grantham K. H. Pang", "Ngai Wong"], "https://doi.org/10.1145/1837274.1837447", "dac", 2010]], "Grantham K. H. Pang": [0, ["MFTI: matrix-format tangential interpolation for modeling multi-port systems", ["Yuanzhe Wang", "Chi-Un Lei", "Grantham K. H. Pang", "Ngai Wong"], "https://doi.org/10.1145/1837274.1837447", "dac", 2010]], "Ngai Wong": [0, ["MFTI: matrix-format tangential interpolation for modeling multi-port systems", ["Yuanzhe Wang", "Chi-Un Lei", "Grantham K. H. Pang", "Ngai Wong"], "https://doi.org/10.1145/1837274.1837447", "dac", 2010]], "Bingjun Xiao": [0, ["A universal state-of-charge algorithm for batteries", ["Bingjun Xiao", "Yiyu Shi", "Lei He"], "https://doi.org/10.1145/1837274.1837449", "dac", 2010]], "Muhammad Adeel Pasha": [0, ["A complete design-flow for the generation of ultra low-power WSN node architectures based on micro-tasking", ["Muhammad Adeel Pasha", "Steven Derrien", "Olivier Sentieys"], "https://doi.org/10.1145/1837274.1837450", "dac", 2010]], "Steven Derrien": [0, ["A complete design-flow for the generation of ultra low-power WSN node architectures based on micro-tasking", ["Muhammad Adeel Pasha", "Steven Derrien", "Olivier Sentieys"], "https://doi.org/10.1145/1837274.1837450", "dac", 2010]], "Olivier Sentieys": [0, ["A complete design-flow for the generation of ultra low-power WSN node architectures based on micro-tasking", ["Muhammad Adeel Pasha", "Steven Derrien", "Olivier Sentieys"], "https://doi.org/10.1145/1837274.1837450", "dac", 2010]], "Adam C. Cabe": [0, ["Stacking SRAM banks for ultra low power standby mode operation", ["Adam C. Cabe", "Zhenyu Qi", "Mircea R. Stan"], "https://doi.org/10.1145/1837274.1837451", "dac", 2010], ["SRAM-based NBTI/PBTI sensor system design", ["Zhenyu Qi", "Jiajing Wang", "Adam C. Cabe", "Stuart N. Wooters", "Travis N. Blalock", "Benton H. Calhoun", "Mircea R. Stan"], "https://doi.org/10.1145/1837274.1837486", "dac", 2010]], "Zhenyu Qi": [0, ["Stacking SRAM banks for ultra low power standby mode operation", ["Adam C. Cabe", "Zhenyu Qi", "Mircea R. Stan"], "https://doi.org/10.1145/1837274.1837451", "dac", 2010], ["SRAM-based NBTI/PBTI sensor system design", ["Zhenyu Qi", "Jiajing Wang", "Adam C. Cabe", "Stuart N. Wooters", "Travis N. Blalock", "Benton H. Calhoun", "Mircea R. Stan"], "https://doi.org/10.1145/1837274.1837486", "dac", 2010]], "Mircea R. Stan": [0, ["Stacking SRAM banks for ultra low power standby mode operation", ["Adam C. Cabe", "Zhenyu Qi", "Mircea R. Stan"], "https://doi.org/10.1145/1837274.1837451", "dac", 2010], ["SRAM-based NBTI/PBTI sensor system design", ["Zhenyu Qi", "Jiajing Wang", "Adam C. Cabe", "Stuart N. Wooters", "Travis N. Blalock", "Benton H. Calhoun", "Mircea R. Stan"], "https://doi.org/10.1145/1837274.1837486", "dac", 2010]], "Weixun Wang": [7.714470129371875e-08, ["PreDVS: preemptive dynamic voltage scaling for real-time systems using approximation scheme", ["Weixun Wang", "Prabhat Mishra"], "https://doi.org/10.1145/1837274.1837452", "dac", 2010]], "Prabhat Mishra": [0, ["PreDVS: preemptive dynamic voltage scaling for real-time systems using approximation scheme", ["Weixun Wang", "Prabhat Mishra"], "https://doi.org/10.1145/1837274.1837452", "dac", 2010]], "Srivatsan Chellappa": [0, ["In-situ characterization and extraction of SRAM variability", ["Srivatsan Chellappa", "Jia Ni", "Xiaoyin Yao", "Nathan D. Hindman", "Jyothi Velamala", "Min Chen", "Yu Cao", "Lawrence T. Clark"], "https://doi.org/10.1145/1837274.1837454", "dac", 2010]], "Jia Ni": [0, ["In-situ characterization and extraction of SRAM variability", ["Srivatsan Chellappa", "Jia Ni", "Xiaoyin Yao", "Nathan D. Hindman", "Jyothi Velamala", "Min Chen", "Yu Cao", "Lawrence T. Clark"], "https://doi.org/10.1145/1837274.1837454", "dac", 2010]], "Xiaoyin Yao": [0, ["In-situ characterization and extraction of SRAM variability", ["Srivatsan Chellappa", "Jia Ni", "Xiaoyin Yao", "Nathan D. Hindman", "Jyothi Velamala", "Min Chen", "Yu Cao", "Lawrence T. Clark"], "https://doi.org/10.1145/1837274.1837454", "dac", 2010]], "Nathan D. Hindman": [0, ["In-situ characterization and extraction of SRAM variability", ["Srivatsan Chellappa", "Jia Ni", "Xiaoyin Yao", "Nathan D. Hindman", "Jyothi Velamala", "Min Chen", "Yu Cao", "Lawrence T. Clark"], "https://doi.org/10.1145/1837274.1837454", "dac", 2010]], "Jyothi Velamala": [0, ["In-situ characterization and extraction of SRAM variability", ["Srivatsan Chellappa", "Jia Ni", "Xiaoyin Yao", "Nathan D. Hindman", "Jyothi Velamala", "Min Chen", "Yu Cao", "Lawrence T. Clark"], "https://doi.org/10.1145/1837274.1837454", "dac", 2010]], "Min Chen": [0, ["In-situ characterization and extraction of SRAM variability", ["Srivatsan Chellappa", "Jia Ni", "Xiaoyin Yao", "Nathan D. Hindman", "Jyothi Velamala", "Min Chen", "Yu Cao", "Lawrence T. Clark"], "https://doi.org/10.1145/1837274.1837454", "dac", 2010]], "Yu Cao": [0, ["In-situ characterization and extraction of SRAM variability", ["Srivatsan Chellappa", "Jia Ni", "Xiaoyin Yao", "Nathan D. Hindman", "Jyothi Velamala", "Min Chen", "Yu Cao", "Lawrence T. Clark"], "https://doi.org/10.1145/1837274.1837454", "dac", 2010]], "Lawrence T. Clark": [0, ["In-situ characterization and extraction of SRAM variability", ["Srivatsan Chellappa", "Jia Ni", "Xiaoyin Yao", "Nathan D. Hindman", "Jyothi Velamala", "Min Chen", "Yu Cao", "Lawrence T. Clark"], "https://doi.org/10.1145/1837274.1837454", "dac", 2010]], "Paul Zuber": [0, ["A holistic approach for statistical SRAM analysis", ["Paul Zuber", "Petr Dobrovolny", "Miguel Miranda"], "https://doi.org/10.1145/1837274.1837455", "dac", 2010]], "Petr Dobrovolny": [0, ["A holistic approach for statistical SRAM analysis", ["Paul Zuber", "Petr Dobrovolny", "Miguel Miranda"], "https://doi.org/10.1145/1837274.1837455", "dac", 2010]], "Miguel Miranda": [0, ["A holistic approach for statistical SRAM analysis", ["Paul Zuber", "Petr Dobrovolny", "Miguel Miranda"], "https://doi.org/10.1145/1837274.1837455", "dac", 2010]], "Tak-Yung Kim": [0.46551181375980377, ["Clock tree synthesis with pre-bond testability for 3D stacked IC designs", ["Tak-Yung Kim", "Taewhan Kim"], "https://doi.org/10.1145/1837274.1837456", "dac", 2010]], "Taewhan Kim": [1, ["Clock tree synthesis with pre-bond testability for 3D stacked IC designs", ["Tak-Yung Kim", "Taewhan Kim"], "https://doi.org/10.1145/1837274.1837456", "dac", 2010]], "Yu-Chien Kao": [0, ["An efficient phase detector connection structure for the skew synchronization system", ["Yu-Chien Kao", "Hsuan-Ming Chou", "Kun-Ting Tsai", "Shih-Chieh Chang"], "https://doi.org/10.1145/1837274.1837457", "dac", 2010]], "Hsuan-Ming Chou": [0, ["An efficient phase detector connection structure for the skew synchronization system", ["Yu-Chien Kao", "Hsuan-Ming Chou", "Kun-Ting Tsai", "Shih-Chieh Chang"], "https://doi.org/10.1145/1837274.1837457", "dac", 2010]], "Kun-Ting Tsai": [0, ["An efficient phase detector connection structure for the skew synchronization system", ["Yu-Chien Kao", "Hsuan-Ming Chou", "Kun-Ting Tsai", "Shih-Chieh Chang"], "https://doi.org/10.1145/1837274.1837457", "dac", 2010]], "Shih-Chieh Chang": [2.9702561243905024e-10, ["An efficient phase detector connection structure for the skew synchronization system", ["Yu-Chien Kao", "Hsuan-Ming Chou", "Kun-Ting Tsai", "Shih-Chieh Chang"], "https://doi.org/10.1145/1837274.1837457", "dac", 2010]], "Thomas Harms": [0, ["What will make your next design experience a much better one?", ["Thomas Harms", "Juan-Antonio Caraballo", "Reynold DSa", "Ruud A. Haring", "Derek Urbaniak", "Guntram Wolski", "James You"], "https://doi.org/10.1145/1837274.1837459", "dac", 2010]], "Juan-Antonio Caraballo": [0, ["What will make your next design experience a much better one?", ["Thomas Harms", "Juan-Antonio Caraballo", "Reynold DSa", "Ruud A. Haring", "Derek Urbaniak", "Guntram Wolski", "James You"], "https://doi.org/10.1145/1837274.1837459", "dac", 2010]], "Reynold DSa": [0, ["What will make your next design experience a much better one?", ["Thomas Harms", "Juan-Antonio Caraballo", "Reynold DSa", "Ruud A. Haring", "Derek Urbaniak", "Guntram Wolski", "James You"], "https://doi.org/10.1145/1837274.1837459", "dac", 2010]], "Ruud A. Haring": [0, ["What will make your next design experience a much better one?", ["Thomas Harms", "Juan-Antonio Caraballo", "Reynold DSa", "Ruud A. Haring", "Derek Urbaniak", "Guntram Wolski", "James You"], "https://doi.org/10.1145/1837274.1837459", "dac", 2010]], "Derek Urbaniak": [0, ["What will make your next design experience a much better one?", ["Thomas Harms", "Juan-Antonio Caraballo", "Reynold DSa", "Ruud A. Haring", "Derek Urbaniak", "Guntram Wolski", "James You"], "https://doi.org/10.1145/1837274.1837459", "dac", 2010]], "Guntram Wolski": [0, ["What will make your next design experience a much better one?", ["Thomas Harms", "Juan-Antonio Caraballo", "Reynold DSa", "Ruud A. Haring", "Derek Urbaniak", "Guntram Wolski", "James You"], "https://doi.org/10.1145/1837274.1837459", "dac", 2010]], "James You": [0, ["What will make your next design experience a much better one?", ["Thomas Harms", "Juan-Antonio Caraballo", "Reynold DSa", "Ruud A. Haring", "Derek Urbaniak", "Guntram Wolski", "James You"], "https://doi.org/10.1145/1837274.1837459", "dac", 2010]], "Ragunathan Rajkumar": [0, ["Cyber-physical systems: the next computing revolution", ["Ragunathan Rajkumar", "Insup Lee", "Lui Sha", "John A. Stankovic"], "https://doi.org/10.1145/1837274.1837461", "dac", 2010]], "Insup Lee": [0.9706981182098389, ["Cyber-physical systems: the next computing revolution", ["Ragunathan Rajkumar", "Insup Lee", "Lui Sha", "John A. Stankovic"], "https://doi.org/10.1145/1837274.1837461", "dac", 2010], ["Medical cyber physical systems", ["Insup Lee", "Oleg Sokolsky"], "https://doi.org/10.1145/1837274.1837463", "dac", 2010]], "Lui Sha": [0, ["Cyber-physical systems: the next computing revolution", ["Ragunathan Rajkumar", "Insup Lee", "Lui Sha", "John A. Stankovic"], "https://doi.org/10.1145/1837274.1837461", "dac", 2010]], "John A. Stankovic": [0, ["Cyber-physical systems: the next computing revolution", ["Ragunathan Rajkumar", "Insup Lee", "Lui Sha", "John A. Stankovic"], "https://doi.org/10.1145/1837274.1837461", "dac", 2010]], "Edward A. Lee": [4.7297046487648764e-11, ["CPS foundations", ["Edward A. Lee"], "https://doi.org/10.1145/1837274.1837462", "dac", 2010]], "Oleg Sokolsky": [0, ["Medical cyber physical systems", ["Insup Lee", "Oleg Sokolsky"], "https://doi.org/10.1145/1837274.1837463", "dac", 2010]], "Jan Kleissl": [0, ["Cyber-physical energy systems: focus on smart buildings", ["Jan Kleissl", "Yuvraj Agarwal"], "https://doi.org/10.1145/1837274.1837464", "dac", 2010]], "Yuvraj Agarwal": [0, ["Cyber-physical energy systems: focus on smart buildings", ["Jan Kleissl", "Yuvraj Agarwal"], "https://doi.org/10.1145/1837274.1837464", "dac", 2010]], "Wenchao Li": [0, ["Scalable specification mining for verification and diagnosis", ["Wenchao Li", "Alessandro Forin", "Sanjit A. Seshia"], "https://doi.org/10.1145/1837274.1837466", "dac", 2010]], "Alessandro Forin": [0, ["Scalable specification mining for verification and diagnosis", ["Wenchao Li", "Alessandro Forin", "Sanjit A. Seshia"], "https://doi.org/10.1145/1837274.1837466", "dac", 2010]], "Bo D. Wang": [0.0001360086680506356, ["Distributed time, conservative parallel logic simulation on GPUs", ["Bo D. Wang", "Yuhao Zhu", "Yangdong Deng"], "https://doi.org/10.1145/1837274.1837467", "dac", 2010]], "Yuhao Zhu": [0, ["Distributed time, conservative parallel logic simulation on GPUs", ["Bo D. Wang", "Yuhao Zhu", "Yangdong Deng"], "https://doi.org/10.1145/1837274.1837467", "dac", 2010]], "Yangdong Deng": [0, ["Distributed time, conservative parallel logic simulation on GPUs", ["Bo D. Wang", "Yuhao Zhu", "Yangdong Deng"], "https://doi.org/10.1145/1837274.1837467", "dac", 2010]], "Jaeha Kim": [0.9453411847352982, ["An efficient test vector generation for checking analog/mixed-signal functional models", ["ByongChan Lim", "Jaeha Kim", "Mark A. Horowitz"], "https://doi.org/10.1145/1837274.1837468", "dac", 2010]], "Mark A. Horowitz": [0, ["An efficient test vector generation for checking analog/mixed-signal functional models", ["ByongChan Lim", "Jaeha Kim", "Mark A. Horowitz"], "https://doi.org/10.1145/1837274.1837468", "dac", 2010]], "Aritra Hazra": [0, ["Leveraging UPF-extracted assertions for modeling and formal verification of architectural power intent", ["Aritra Hazra", "Srobona Mitra", "Pallab Dasgupta", "Ajit Pal", "Debabrata Bagchi", "Kaustav Guha"], "https://doi.org/10.1145/1837274.1837469", "dac", 2010]], "Srobona Mitra": [0, ["Leveraging UPF-extracted assertions for modeling and formal verification of architectural power intent", ["Aritra Hazra", "Srobona Mitra", "Pallab Dasgupta", "Ajit Pal", "Debabrata Bagchi", "Kaustav Guha"], "https://doi.org/10.1145/1837274.1837469", "dac", 2010]], "Pallab Dasgupta": [0, ["Leveraging UPF-extracted assertions for modeling and formal verification of architectural power intent", ["Aritra Hazra", "Srobona Mitra", "Pallab Dasgupta", "Ajit Pal", "Debabrata Bagchi", "Kaustav Guha"], "https://doi.org/10.1145/1837274.1837469", "dac", 2010]], "Ajit Pal": [0, ["Leveraging UPF-extracted assertions for modeling and formal verification of architectural power intent", ["Aritra Hazra", "Srobona Mitra", "Pallab Dasgupta", "Ajit Pal", "Debabrata Bagchi", "Kaustav Guha"], "https://doi.org/10.1145/1837274.1837469", "dac", 2010]], "Debabrata Bagchi": [0, ["Leveraging UPF-extracted assertions for modeling and formal verification of architectural power intent", ["Aritra Hazra", "Srobona Mitra", "Pallab Dasgupta", "Ajit Pal", "Debabrata Bagchi", "Kaustav Guha"], "https://doi.org/10.1145/1837274.1837469", "dac", 2010]], "Kaustav Guha": [0, ["Leveraging UPF-extracted assertions for modeling and formal verification of architectural power intent", ["Aritra Hazra", "Srobona Mitra", "Pallab Dasgupta", "Ajit Pal", "Debabrata Bagchi", "Kaustav Guha"], "https://doi.org/10.1145/1837274.1837469", "dac", 2010]], "Morteza Fayyazi": [0, ["Efficient simulation of oscillatory combinational loops", ["Morteza Fayyazi", "Laurent Kirsch"], "https://doi.org/10.1145/1837274.1837470", "dac", 2010]], "Laurent Kirsch": [0, ["Efficient simulation of oscillatory combinational loops", ["Morteza Fayyazi", "Laurent Kirsch"], "https://doi.org/10.1145/1837274.1837470", "dac", 2010]], "Daniel K. Beece": [0, ["Transistor sizing of custom high-performance digital circuits with parametric yield considerations", ["Daniel K. Beece", "Jinjun Xiong", "Chandu Visweswariah", "Vladimir Zolotov", "Yifang Liu"], "https://doi.org/10.1145/1837274.1837472", "dac", 2010]], "Chandu Visweswariah": [0, ["Transistor sizing of custom high-performance digital circuits with parametric yield considerations", ["Daniel K. Beece", "Jinjun Xiong", "Chandu Visweswariah", "Vladimir Zolotov", "Yifang Liu"], "https://doi.org/10.1145/1837274.1837472", "dac", 2010]], "Vladimir Zolotov": [0, ["Transistor sizing of custom high-performance digital circuits with parametric yield considerations", ["Daniel K. Beece", "Jinjun Xiong", "Chandu Visweswariah", "Vladimir Zolotov", "Yifang Liu"], "https://doi.org/10.1145/1837274.1837472", "dac", 2010]], "Yifang Liu": [0, ["Transistor sizing of custom high-performance digital circuits with parametric yield considerations", ["Daniel K. Beece", "Jinjun Xiong", "Chandu Visweswariah", "Vladimir Zolotov", "Yifang Liu"], "https://doi.org/10.1145/1837274.1837472", "dac", 2010]], "Qin Tang": [0, ["RDE-based transistor-level gate simulation for statistical static timing analysis", ["Qin Tang", "Amir Zjajo", "Michel Berkelaar", "Nick van der Meijs"], "https://doi.org/10.1145/1837274.1837473", "dac", 2010]], "Amir Zjajo": [0, ["RDE-based transistor-level gate simulation for statistical static timing analysis", ["Qin Tang", "Amir Zjajo", "Michel Berkelaar", "Nick van der Meijs"], "https://doi.org/10.1145/1837274.1837473", "dac", 2010]], "Michel Berkelaar": [0, ["RDE-based transistor-level gate simulation for statistical static timing analysis", ["Qin Tang", "Amir Zjajo", "Michel Berkelaar", "Nick van der Meijs"], "https://doi.org/10.1145/1837274.1837473", "dac", 2010]], "Nick van der Meijs": [0, ["RDE-based transistor-level gate simulation for statistical static timing analysis", ["Qin Tang", "Amir Zjajo", "Michel Berkelaar", "Nick van der Meijs"], "https://doi.org/10.1145/1837274.1837473", "dac", 2010]], "Vineeth Veetil": [0, ["Efficient smart monte carlo based SSTA on graphics processing units with improved resource utilization", ["Vineeth Veetil", "Yung-Hsu Chang", "Dennis Sylvester", "David T. Blaauw"], "https://doi.org/10.1145/1837274.1837474", "dac", 2010]], "Yung-Hsu Chang": [0.0004286521434551105, ["Efficient smart monte carlo based SSTA on graphics processing units with improved resource utilization", ["Vineeth Veetil", "Yung-Hsu Chang", "Dennis Sylvester", "David T. Blaauw"], "https://doi.org/10.1145/1837274.1837474", "dac", 2010]], "Chao-Hsuan Hsu": [0, ["Static timing analysis for flexible TFT circuits", ["Chao-Hsuan Hsu", "Chester Liu", "En-Hua Ma", "James Chien-Mo Li"], "https://doi.org/10.1145/1837274.1837475", "dac", 2010]], "Chester Liu": [0, ["Static timing analysis for flexible TFT circuits", ["Chao-Hsuan Hsu", "Chester Liu", "En-Hua Ma", "James Chien-Mo Li"], "https://doi.org/10.1145/1837274.1837475", "dac", 2010]], "En-Hua Ma": [0, ["Static timing analysis for flexible TFT circuits", ["Chao-Hsuan Hsu", "Chester Liu", "En-Hua Ma", "James Chien-Mo Li"], "https://doi.org/10.1145/1837274.1837475", "dac", 2010]], "James Chien-Mo Li": [0, ["Static timing analysis for flexible TFT circuits", ["Chao-Hsuan Hsu", "Chester Liu", "En-Hua Ma", "James Chien-Mo Li"], "https://doi.org/10.1145/1837274.1837475", "dac", 2010]], "Jae-Seok Yang": [0.9992186725139618, ["TSV stress aware timing analysis with applications to 3D-IC layout optimization", ["Jae-Seok Yang", "Krit Athikulwongse", "Young-Joon Lee", "Sung Kyu Lim", "David Z. Pan"], "https://doi.org/10.1145/1837274.1837476", "dac", 2010]], "Krit Athikulwongse": [0, ["TSV stress aware timing analysis with applications to 3D-IC layout optimization", ["Jae-Seok Yang", "Krit Athikulwongse", "Young-Joon Lee", "Sung Kyu Lim", "David Z. Pan"], "https://doi.org/10.1145/1837274.1837476", "dac", 2010]], "Young-Joon Lee": [0.9998951256275177, ["TSV stress aware timing analysis with applications to 3D-IC layout optimization", ["Jae-Seok Yang", "Krit Athikulwongse", "Young-Joon Lee", "Sung Kyu Lim", "David Z. Pan"], "https://doi.org/10.1145/1837274.1837476", "dac", 2010]], "Sung Kyu Lim": [0.9975332617759705, ["TSV stress aware timing analysis with applications to 3D-IC layout optimization", ["Jae-Seok Yang", "Krit Athikulwongse", "Young-Joon Lee", "Sung Kyu Lim", "David Z. Pan"], "https://doi.org/10.1145/1837274.1837476", "dac", 2010]], "Gaurav Dhiman": [0, ["A system for online power prediction in virtualized environments using Gaussian mixture models", ["Gaurav Dhiman", "Kresimir Mihic", "Tajana Rosing"], "https://doi.org/10.1145/1837274.1837478", "dac", 2010]], "Kresimir Mihic": [0, ["A system for online power prediction in virtualized environments using Gaussian mixture models", ["Gaurav Dhiman", "Kresimir Mihic", "Tajana Rosing"], "https://doi.org/10.1145/1837274.1837478", "dac", 2010]], "Tajana Rosing": [0, ["A system for online power prediction in virtualized environments using Gaussian mixture models", ["Gaurav Dhiman", "Kresimir Mihic", "Tajana Rosing"], "https://doi.org/10.1145/1837274.1837478", "dac", 2010]], "Xi Chen": [0, ["Performance and power modeling in a multi-programmed multi-core environment", ["Xi Chen", "Chi Xu", "Robert P. Dick", "Zhuoqing Morley Mao"], "https://doi.org/10.1145/1837274.1837479", "dac", 2010]], "Chi Xu": [0, ["Performance and power modeling in a multi-programmed multi-core environment", ["Xi Chen", "Chi Xu", "Robert P. Dick", "Zhuoqing Morley Mao"], "https://doi.org/10.1145/1837274.1837479", "dac", 2010]], "Robert P. Dick": [0, ["Performance and power modeling in a multi-programmed multi-core environment", ["Xi Chen", "Chi Xu", "Robert P. Dick", "Zhuoqing Morley Mao"], "https://doi.org/10.1145/1837274.1837479", "dac", 2010]], "Zhuoqing Morley Mao": [0, ["Performance and power modeling in a multi-programmed multi-core environment", ["Xi Chen", "Chi Xu", "Robert P. Dick", "Zhuoqing Morley Mao"], "https://doi.org/10.1145/1837274.1837479", "dac", 2010]], "Ranjani Sridharan": [0, ["Reliability aware power management for dual-processor real-time embedded systems", ["Ranjani Sridharan", "Rabi N. Mahapatra"], "https://doi.org/10.1145/1837274.1837480", "dac", 2010]], "Rabi N. Mahapatra": [0, ["Reliability aware power management for dual-processor real-time embedded systems", ["Ranjani Sridharan", "Rabi N. Mahapatra"], "https://doi.org/10.1145/1837274.1837480", "dac", 2010]], "Seokhyeong Kang": [0.9988771378993988, ["Recovery-driven design: a power minimization methodology for error-tolerant processor modules", ["Andrew B. Kahng", "Seokhyeong Kang", "Rakesh Kumar", "John Sartori"], "https://doi.org/10.1145/1837274.1837481", "dac", 2010]], "Rakesh Kumar": [0, ["Recovery-driven design: a power minimization methodology for error-tolerant processor modules", ["Andrew B. Kahng", "Seokhyeong Kang", "Rakesh Kumar", "John Sartori"], "https://doi.org/10.1145/1837274.1837481", "dac", 2010], ["Stochastic computation", ["Naresh R. Shanbhag", "Rami A. Abdallah", "Rakesh Kumar", "Douglas L. Jones"], "https://doi.org/10.1145/1837274.1837491", "dac", 2010]], "John Sartori": [0, ["Recovery-driven design: a power minimization methodology for error-tolerant processor modules", ["Andrew B. Kahng", "Seokhyeong Kang", "Rakesh Kumar", "John Sartori"], "https://doi.org/10.1145/1837274.1837481", "dac", 2010]], "Xuanxing Xiong": [0, ["An efficient dual algorithm for vectorless power grid verification under linear current constraints", ["Xuanxing Xiong", "Jia Wang"], "https://doi.org/10.1145/1837274.1837484", "dac", 2010]], "Jia Wang": [0.05329904705286026, ["An efficient dual algorithm for vectorless power grid verification under linear current constraints", ["Xuanxing Xiong", "Jia Wang"], "https://doi.org/10.1145/1837274.1837484", "dac", 2010]], "Xueqian Zhao": [0, ["Parallel hierarchical cross entropy optimization for on-chip decap budgeting", ["Xueqian Zhao", "Yonghe Guo", "Zhuo Feng", "Shiyan Hu"], "https://doi.org/10.1145/1837274.1837485", "dac", 2010]], "Yonghe Guo": [0, ["Parallel hierarchical cross entropy optimization for on-chip decap budgeting", ["Xueqian Zhao", "Yonghe Guo", "Zhuo Feng", "Shiyan Hu"], "https://doi.org/10.1145/1837274.1837485", "dac", 2010]], "Shiyan Hu": [0, ["Parallel hierarchical cross entropy optimization for on-chip decap budgeting", ["Xueqian Zhao", "Yonghe Guo", "Zhuo Feng", "Shiyan Hu"], "https://doi.org/10.1145/1837274.1837485", "dac", 2010]], "Jiajing Wang": [3.3185239090016694e-06, ["SRAM-based NBTI/PBTI sensor system design", ["Zhenyu Qi", "Jiajing Wang", "Adam C. Cabe", "Stuart N. Wooters", "Travis N. Blalock", "Benton H. Calhoun", "Mircea R. Stan"], "https://doi.org/10.1145/1837274.1837486", "dac", 2010]], "Stuart N. Wooters": [0, ["SRAM-based NBTI/PBTI sensor system design", ["Zhenyu Qi", "Jiajing Wang", "Adam C. Cabe", "Stuart N. Wooters", "Travis N. Blalock", "Benton H. Calhoun", "Mircea R. Stan"], "https://doi.org/10.1145/1837274.1837486", "dac", 2010]], "Travis N. Blalock": [0, ["SRAM-based NBTI/PBTI sensor system design", ["Zhenyu Qi", "Jiajing Wang", "Adam C. Cabe", "Stuart N. Wooters", "Travis N. Blalock", "Benton H. Calhoun", "Mircea R. Stan"], "https://doi.org/10.1145/1837274.1837486", "dac", 2010]], "Renan Alves Fonseca": [0, ["A statistical simulation method for reliability analysis of SRAM core-cells", ["Renan Alves Fonseca", "Luigi Dilillo", "Alberto Bosio", "Patrick Girard", "Serge Pravossoudovitch", "Arnaud Virazel", "Nabil Badereddine"], "https://doi.org/10.1145/1837274.1837487", "dac", 2010]], "Luigi Dilillo": [0, ["A statistical simulation method for reliability analysis of SRAM core-cells", ["Renan Alves Fonseca", "Luigi Dilillo", "Alberto Bosio", "Patrick Girard", "Serge Pravossoudovitch", "Arnaud Virazel", "Nabil Badereddine"], "https://doi.org/10.1145/1837274.1837487", "dac", 2010]], "Alberto Bosio": [0, ["A statistical simulation method for reliability analysis of SRAM core-cells", ["Renan Alves Fonseca", "Luigi Dilillo", "Alberto Bosio", "Patrick Girard", "Serge Pravossoudovitch", "Arnaud Virazel", "Nabil Badereddine"], "https://doi.org/10.1145/1837274.1837487", "dac", 2010]], "Patrick Girard": [0, ["A statistical simulation method for reliability analysis of SRAM core-cells", ["Renan Alves Fonseca", "Luigi Dilillo", "Alberto Bosio", "Patrick Girard", "Serge Pravossoudovitch", "Arnaud Virazel", "Nabil Badereddine"], "https://doi.org/10.1145/1837274.1837487", "dac", 2010]], "Serge Pravossoudovitch": [0, ["A statistical simulation method for reliability analysis of SRAM core-cells", ["Renan Alves Fonseca", "Luigi Dilillo", "Alberto Bosio", "Patrick Girard", "Serge Pravossoudovitch", "Arnaud Virazel", "Nabil Badereddine"], "https://doi.org/10.1145/1837274.1837487", "dac", 2010]], "Arnaud Virazel": [0, ["A statistical simulation method for reliability analysis of SRAM core-cells", ["Renan Alves Fonseca", "Luigi Dilillo", "Alberto Bosio", "Patrick Girard", "Serge Pravossoudovitch", "Arnaud Virazel", "Nabil Badereddine"], "https://doi.org/10.1145/1837274.1837487", "dac", 2010]], "Nabil Badereddine": [0, ["A statistical simulation method for reliability analysis of SRAM core-cells", ["Renan Alves Fonseca", "Luigi Dilillo", "Alberto Bosio", "Patrick Girard", "Serge Pravossoudovitch", "Arnaud Virazel", "Nabil Badereddine"], "https://doi.org/10.1145/1837274.1837487", "dac", 2010]], "Daniel Gajski": [0, ["What input-language is the best choice for high level synthesis (HLS)?", ["Daniel Gajski", "Todd M. Austin", "Steve Svoboda"], "https://doi.org/10.1145/1837274.1837489", "dac", 2010]], "Steve Svoboda": [0, ["What input-language is the best choice for high level synthesis (HLS)?", ["Daniel Gajski", "Todd M. Austin", "Steve Svoboda"], "https://doi.org/10.1145/1837274.1837489", "dac", 2010]], "Naresh R. Shanbhag": [0, ["Stochastic computation", ["Naresh R. Shanbhag", "Rami A. Abdallah", "Rakesh Kumar", "Douglas L. Jones"], "https://doi.org/10.1145/1837274.1837491", "dac", 2010]], "Rami A. Abdallah": [0, ["Stochastic computation", ["Naresh R. Shanbhag", "Rami A. Abdallah", "Rakesh Kumar", "Douglas L. Jones"], "https://doi.org/10.1145/1837274.1837491", "dac", 2010]], "Douglas L. Jones": [0, ["Stochastic computation", ["Naresh R. Shanbhag", "Rami A. Abdallah", "Rakesh Kumar", "Douglas L. Jones"], "https://doi.org/10.1145/1837274.1837491", "dac", 2010]], "Melvin A. Breuer": [0, ["Hardware that produces bounded rather than exact results", ["Melvin A. Breuer"], "https://doi.org/10.1145/1837274.1837493", "dac", 2010]], "Dimin Niu": [0, ["Impact of process variations on emerging memristor", ["Dimin Niu", "Yiran Chen", "Cong Xu", "Yuan Xie"], "https://doi.org/10.1145/1837274.1837495", "dac", 2010]], "Yiran Chen": [0, ["Impact of process variations on emerging memristor", ["Dimin Niu", "Yiran Chen", "Cong Xu", "Yuan Xie"], "https://doi.org/10.1145/1837274.1837495", "dac", 2010]], "Cong Xu": [0, ["Impact of process variations on emerging memristor", ["Dimin Niu", "Yiran Chen", "Cong Xu", "Yuan Xie"], "https://doi.org/10.1145/1837274.1837495", "dac", 2010]], "Sansiri Tanachutiwat": [0, ["Reconfigurable multi-function logic based on graphene P-N junctions", ["Sansiri Tanachutiwat", "Ji Ung Lee", "Wei Wang", "Chun Yung Sung"], "https://doi.org/10.1145/1837274.1837496", "dac", 2010]], "Ji Ung Lee": [0.7448312640190125, ["Reconfigurable multi-function logic based on graphene P-N junctions", ["Sansiri Tanachutiwat", "Ji Ung Lee", "Wei Wang", "Chun Yung Sung"], "https://doi.org/10.1145/1837274.1837496", "dac", 2010]], "Wei Wang": [0.00018742437532637268, ["Reconfigurable multi-function logic based on graphene P-N junctions", ["Sansiri Tanachutiwat", "Ji Ung Lee", "Wei Wang", "Chun Yung Sung"], "https://doi.org/10.1145/1837274.1837496", "dac", 2010]], "Chun Yung Sung": [0.9026451110839844, ["Reconfigurable multi-function logic based on graphene P-N junctions", ["Sansiri Tanachutiwat", "Ji Ung Lee", "Wei Wang", "Chun Yung Sung"], "https://doi.org/10.1145/1837274.1837496", "dac", 2010]], "Jie Zhang": [0, ["Carbon nanotube correlation: promising opportunity for CNFET circuit yield enhancement", ["Jie Zhang", "Shashikanth Bobba", "Nishant Patil", "Albert Lin", "H.-S. Philip Wong", "Giovanni De Micheli", "Subhasish Mitra"], "https://doi.org/10.1145/1837274.1837497", "dac", 2010]], "Shashikanth Bobba": [0, ["Carbon nanotube correlation: promising opportunity for CNFET circuit yield enhancement", ["Jie Zhang", "Shashikanth Bobba", "Nishant Patil", "Albert Lin", "H.-S. Philip Wong", "Giovanni De Micheli", "Subhasish Mitra"], "https://doi.org/10.1145/1837274.1837497", "dac", 2010]], "Nishant Patil": [0, ["Carbon nanotube correlation: promising opportunity for CNFET circuit yield enhancement", ["Jie Zhang", "Shashikanth Bobba", "Nishant Patil", "Albert Lin", "H.-S. Philip Wong", "Giovanni De Micheli", "Subhasish Mitra"], "https://doi.org/10.1145/1837274.1837497", "dac", 2010]], "Albert Lin": [0, ["Carbon nanotube correlation: promising opportunity for CNFET circuit yield enhancement", ["Jie Zhang", "Shashikanth Bobba", "Nishant Patil", "Albert Lin", "H.-S. Philip Wong", "Giovanni De Micheli", "Subhasish Mitra"], "https://doi.org/10.1145/1837274.1837497", "dac", 2010]], "Hamed F. Dadgour": [0, ["Design and analysis of compact ultra energy-efficient logic gates using laterally-actuated double-electrode NEMS", ["Hamed F. Dadgour", "Muhammad M. Hussain", "Casey Smith", "Kaustav Banerjee"], "https://doi.org/10.1145/1837274.1837498", "dac", 2010]], "Muhammad M. Hussain": [0, ["Design and analysis of compact ultra energy-efficient logic gates using laterally-actuated double-electrode NEMS", ["Hamed F. Dadgour", "Muhammad M. Hussain", "Casey Smith", "Kaustav Banerjee"], "https://doi.org/10.1145/1837274.1837498", "dac", 2010]], "Casey Smith": [0, ["Design and analysis of compact ultra energy-efficient logic gates using laterally-actuated double-electrode NEMS", ["Hamed F. Dadgour", "Muhammad M. Hussain", "Casey Smith", "Kaustav Banerjee"], "https://doi.org/10.1145/1837274.1837498", "dac", 2010]], "Kaustav Banerjee": [0, ["Design and analysis of compact ultra energy-efficient logic gates using laterally-actuated double-electrode NEMS", ["Hamed F. Dadgour", "Muhammad M. Hussain", "Casey Smith", "Kaustav Banerjee"], "https://doi.org/10.1145/1837274.1837498", "dac", 2010]], "Tsung-Hao Chen": [0, ["Toward efficient large-scale performance modeling of integrated circuits via multi-mode/multi-corner sparse regression", ["Wangyang Zhang", "Tsung-Hao Chen", "Ming Yuan Ting", "Xin Li"], "https://doi.org/10.1145/1837274.1837500", "dac", 2010]], "Ming Yuan Ting": [0, ["Toward efficient large-scale performance modeling of integrated circuits via multi-mode/multi-corner sparse regression", ["Wangyang Zhang", "Tsung-Hao Chen", "Ming Yuan Ting", "Xin Li"], "https://doi.org/10.1145/1837274.1837500", "dac", 2010]], "Chin-Cheng Kuo": [0, ["Behavior-level yield enhancement approach for large-scaled analog circuits", ["Chin-Cheng Kuo", "Yen-Lung Chen", "I-Ching Tsai", "Li-Yu Chan", "Chien-Nan Jimmy Liu"], "https://doi.org/10.1145/1837274.1837501", "dac", 2010]], "Yen-Lung Chen": [0, ["Behavior-level yield enhancement approach for large-scaled analog circuits", ["Chin-Cheng Kuo", "Yen-Lung Chen", "I-Ching Tsai", "Li-Yu Chan", "Chien-Nan Jimmy Liu"], "https://doi.org/10.1145/1837274.1837501", "dac", 2010]], "I-Ching Tsai": [0, ["Behavior-level yield enhancement approach for large-scaled analog circuits", ["Chin-Cheng Kuo", "Yen-Lung Chen", "I-Ching Tsai", "Li-Yu Chan", "Chien-Nan Jimmy Liu"], "https://doi.org/10.1145/1837274.1837501", "dac", 2010]], "Li-Yu Chan": [0, ["Behavior-level yield enhancement approach for large-scaled analog circuits", ["Chin-Cheng Kuo", "Yen-Lung Chen", "I-Ching Tsai", "Li-Yu Chan", "Chien-Nan Jimmy Liu"], "https://doi.org/10.1145/1837274.1837501", "dac", 2010]], "Chien-Nan Jimmy Liu": [0, ["Behavior-level yield enhancement approach for large-scaled analog circuits", ["Chin-Cheng Kuo", "Yen-Lung Chen", "I-Ching Tsai", "Li-Yu Chan", "Chien-Nan Jimmy Liu"], "https://doi.org/10.1145/1837274.1837501", "dac", 2010]], "Yu Liu": [0, ["Generation of yield-embedded Pareto-front for simultaneous optimization of yield and performances", ["Yu Liu", "Masato Yoshioka", "Katsumi Homma", "Toshiyuki Shibuya", "Yuzi Kanazawa"], "https://doi.org/10.1145/1837274.1837502", "dac", 2010]], "Masato Yoshioka": [0, ["Generation of yield-embedded Pareto-front for simultaneous optimization of yield and performances", ["Yu Liu", "Masato Yoshioka", "Katsumi Homma", "Toshiyuki Shibuya", "Yuzi Kanazawa"], "https://doi.org/10.1145/1837274.1837502", "dac", 2010]], "Katsumi Homma": [0, ["Generation of yield-embedded Pareto-front for simultaneous optimization of yield and performances", ["Yu Liu", "Masato Yoshioka", "Katsumi Homma", "Toshiyuki Shibuya", "Yuzi Kanazawa"], "https://doi.org/10.1145/1837274.1837502", "dac", 2010]], "Toshiyuki Shibuya": [0, ["Generation of yield-embedded Pareto-front for simultaneous optimization of yield and performances", ["Yu Liu", "Masato Yoshioka", "Katsumi Homma", "Toshiyuki Shibuya", "Yuzi Kanazawa"], "https://doi.org/10.1145/1837274.1837502", "dac", 2010]], "Yuzi Kanazawa": [0, ["Generation of yield-embedded Pareto-front for simultaneous optimization of yield and performances", ["Yu Liu", "Masato Yoshioka", "Katsumi Homma", "Toshiyuki Shibuya", "Yuzi Kanazawa"], "https://doi.org/10.1145/1837274.1837502", "dac", 2010]], "Amith Singhee": [0, ["Pareto sampling: choosing the right weights by derivative pursuit", ["Amith Singhee", "Pamela Castalino"], "https://doi.org/10.1145/1837274.1837503", "dac", 2010]], "Pamela Castalino": [0, ["Pareto sampling: choosing the right weights by derivative pursuit", ["Amith Singhee", "Pamela Castalino"], "https://doi.org/10.1145/1837274.1837503", "dac", 2010]], "Hsiu-Ming Chang": [1.063503035636515e-09, ["An error tolerance scheme for 3D CMOS imagers", ["Hsiu-Ming Chang", "Jiun-Lang Huang", "Ding-Ming Kwai", "Kwang-Ting Tim Cheng", "Cheng-Wen Wu"], "https://doi.org/10.1145/1837274.1837505", "dac", 2010]], "Jiun-Lang Huang": [0, ["An error tolerance scheme for 3D CMOS imagers", ["Hsiu-Ming Chang", "Jiun-Lang Huang", "Ding-Ming Kwai", "Kwang-Ting Tim Cheng", "Cheng-Wen Wu"], "https://doi.org/10.1145/1837274.1837505", "dac", 2010]], "Ding-Ming Kwai": [0, ["An error tolerance scheme for 3D CMOS imagers", ["Hsiu-Ming Chang", "Jiun-Lang Huang", "Ding-Ming Kwai", "Kwang-Ting Tim Cheng", "Cheng-Wen Wu"], "https://doi.org/10.1145/1837274.1837505", "dac", 2010]], "Cheng-Wen Wu": [5.882170484028393e-08, ["An error tolerance scheme for 3D CMOS imagers", ["Hsiu-Ming Chang", "Jiun-Lang Huang", "Ding-Ming Kwai", "Kwang-Ting Tim Cheng", "Cheng-Wen Wu"], "https://doi.org/10.1145/1837274.1837505", "dac", 2010], ["Fast identification of operating current for toggle MRAM by spiral search", ["Sheng-Hung Wang", "Ching-Yi Chen", "Cheng-Wen Wu"], "https://doi.org/10.1145/1837274.1837506", "dac", 2010]], "Sheng-Hung Wang": [0.0016535521717742085, ["Fast identification of operating current for toggle MRAM by spiral search", ["Sheng-Hung Wang", "Ching-Yi Chen", "Cheng-Wen Wu"], "https://doi.org/10.1145/1837274.1837506", "dac", 2010]], "Ching-Yi Chen": [0, ["Fast identification of operating current for toggle MRAM by spiral search", ["Sheng-Hung Wang", "Ching-Yi Chen", "Cheng-Wen Wu"], "https://doi.org/10.1145/1837274.1837506", "dac", 2010]], "Leyi Yin": [0, ["Exploiting reconfigurability for low-cost in-situ test and monitoring of digital PLLs", ["Leyi Yin", "Peng Li"], "https://doi.org/10.1145/1837274.1837507", "dac", 2010]], "Johnny John": [0, ["Smart phone power", ["Johnny John", "Chris Riddle"], "https://doi.org/10.1145/1837274.1837509", "dac", 2010]], "Chris Riddle": [0, ["Smart phone power", ["Johnny John", "Chris Riddle"], "https://doi.org/10.1145/1837274.1837509", "dac", 2010]], "Ian A. Hiskens": [0, ["What's smart about the smart grid?", ["Ian A. Hiskens"], "https://doi.org/10.1145/1837274.1837510", "dac", 2010]], "Eli Chiprout": [0, ["On-die power grids: the missing link", ["Eli Chiprout"], "https://doi.org/10.1145/1837274.1837511", "dac", 2010]]}