# 🚀 Week 1 – RISC-V Reference SoC Tapeout Program  

<div align="center">

![RISC-V](https://img.shields.io/badge/RISC--V-SoC%20Basics-purple?style=for-the-badge&logo=riscv)  
![Open Source](https://img.shields.io/badge/Open--Source-EDA-red?style=for-the-badge&logo=opensourceinitiative)  
![Week 1](https://img.shields.io/badge/Week-1-yellow?style=for-the-badge)  
![Hands On](https://img.shields.io/badge/Learning-Hands%20On-brightgreen?style=for-the-badge)  

</div>  

---

## 📄 Description  
Week 1 covers environment setup, open-source EDA tool installation, and Verilog RTL basics. Participants explore **iverilog, GTKWave, and Yosys** with Sky130 PDKs, running labs from RTL coding to synthesis, building the foundation for digital design.  

---

## 📅 Topics & Repository Links  

<div align="center">

| 📆 Day | 🎯 Focus Area | 📂 Repo Folder |
|--------|---------------|----------------|
| **Day 1** | 🖥️ Linux Environment & Setup | [Day-1](https://github.com/Senbagaseelan18/RISC-V-SOC-Tapeout-Week-1/tree/main/Day-1) |
| **Day 2** | ⚙️ Installing Open-Source Tools | [Day-2](https://github.com/Senbagaseelan18/RISC-V-SOC-Tapeout-Week-1/tree/main/Day-2) |
| **Day 3** | 📜 Verilog RTL Fundamentals | [Day-3](https://github.com/Senbagaseelan18/RISC-V-SOC-Tapeout-Week-1/tree/main/Day-3) |
| **Day 4** | 🧪 Simulation & Testbenches (iverilog + GTKWave) | [Day-4](https://github.com/Senbagaseelan18/RISC-V-SOC-Tapeout-Week-1/tree/main/Day-4) |
| **Day 5** | 🔧 RTL Synthesis using Yosys & Sky130 | [Day-5](https://github.com/Senbagaseelan18/RISC-V-SOC-Tapeout-Week-1/tree/main/Day-5) |

</div>

---

## 🎯 Learning Outcomes  

- ✅ Understand **basics of Verilog RTL design** and simulation flow  
- ✅ Write **testbenches** and simulate using **iverilog**  
- ✅ Visualize simulation outputs with **GTKWave**  
- ✅ Perform **logic synthesis using Yosys** with Sky130 PDKs  
- ✅ Analyze synthesized netlists and recognize **gate-level representations**  
- ✅ Build confidence in moving from **RTL → simulation → synthesis**  

---

## 🌟 Week 1 Highlights  

- 🚀 First exposure to **open-source digital design tools**  
- 📝 Hands-on labs with **iverilog** and **GTKWave** for simulation & debugging  
- 🔧 Practical experience using **Yosys** for RTL synthesis  
- 🏗️ Designed and synthesized a **2:1 multiplexer** with Sky130 libraries  
- 🔍 Understood the importance of **testbenches and waveform analysis**  
- 🧩 Strong foundation for **RTL-to-GDSII flow** in later weeks  

---

## 🙏 Acknowledgements  

- **Program Mentors**: [Kunal Ghosh](https://github.com/kunalg123) & VSD Team  
- **Institutional Support**:  
  - 🌐 RISC-V International — Open ISA leadership  
  - 🇮🇳 India Semiconductor Mission (ISM) — National semiconductor initiatives  
  - 🏭 VLSI Society of India — Professional development & guidance  
  - 🔧 [Efabless](https://github.com/efabless) — Open-source silicon & tapeout  

---

## 🔗 Useful Links  

[![VSD Website](https://img.shields.io/badge/VSD-Official%20Website-blue?style=flat-square)](https://vsdiat.vlsisystemdesign.com/)  
[![RISC-V](https://img.shields.io/badge/RISC--V-International-green?style=flat-square)](https://riscv.org/)  
[![Efabless](https://img.shields.io/badge/Efabless-Platform-orange?style=flat-square)](https://efabless.com/)  

---

## 👨‍💻 Participant  

**Senbagaseelan V**  
📧 senbagaseelan2005@gmail.com  

> Documenting my journey through RISC-V SoC Tapeout using open-source VSD tools, with weekly progress, task documentation, and hands-on SoC design experience.  
