{"status": "active", "preferred_support_tool": "_url", "preferred_support_url": "http://sourceforge.net/tracker/?func=add&group_id=190437&atid=933357", "labels": [], "private": false, "creation_date": "2007-02-28", "socialnetworks": [], "tools": [{"sourceforge_group_id": 190437, "mount_point": "summary", "name": "summary", "label": "Summary"}, {"mount_point": "support", "name": "support", "label": "Support"}, {"mount_point": "reviews", "name": "reviews", "label": "Reviews"}, {"mount_point": "files", "name": "files", "label": "Files"}, {"mount_point": "wiki", "name": "wiki", "label": "Wiki"}, {"mount_point": "news", "name": "blog", "label": "News"}, {"mount_point": "code", "name": "cvs", "label": "Code"}, {"mount_point": "activity", "name": "activity", "label": "Activity"}, {"mount_point": "mailman", "name": "mailman", "label": "Mailing Lists"}], "categories": {"developmentstatus": [{"fullpath": "Development Status :: 5 - Production/Stable", "fullname": "5 - Production/Stable", "shortname": "production", "id": 11}], "environment": [{"fullpath": "User Interface :: Textual :: Command-line", "fullname": "Command-line", "shortname": "ui_commandline", "id": 459}], "language": [{"fullpath": "Programming Language :: VHDL/Verilog", "fullname": "VHDL/Verilog", "shortname": "vhdl_verilog", "id": 551}], "license": [{"fullpath": "License :: OSI-Approved Open Source :: Apache License V2.0", "fullname": "Apache License V2.0", "shortname": "apache2", "id": 401}], "database": [], "topic": [{"fullpath": "Topic :: Software Development :: Build Tools", "fullname": "Build Tools", "shortname": "build", "id": 46}, {"fullpath": "Topic :: Scientific/Engineering :: Simulations", "fullname": "Simulations", "shortname": "simulations", "id": 600}, {"fullpath": "Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)", "fullname": "Electronic Design Automation (EDA)", "shortname": "eda", "id": 246}], "audience": [{"fullpath": "Intended Audience :: by Industry or Sector :: Science/Research", "fullname": "Science/Research", "shortname": "scienceresearch", "id": 367}, {"fullpath": "Intended Audience :: by Industry or Sector :: Telecommunications Industry", "fullname": "Telecommunications Industry", "shortname": "telecommunications", "id": 368}], "translation": [], "os": [{"fullpath": "Operating System :: Modern (Vendor-Supported) Desktop Operating Systems :: Solaris", "fullname": "Solaris", "shortname": "sun", "id": 207}, {"fullpath": "Operating System :: Modern (Vendor-Supported) Desktop Operating Systems :: Linux", "fullname": "Linux", "shortname": "linux", "id": 201}]}, "_id": "514b77e62718463472d0c101", "name": "VMK", "url": "http://sourceforge.net/p/vmk/", "icon_url": null, "video_url": "", "screenshots": [], "summary": "", "short_description": "Tool-independent Makefile generator for VHDL models.", "moved_to_url": "", "shortname": "vmk", "developers": [{"url": "http://sourceforge.net/u/janick/", "username": "janick", "name": "Janick Bergeron"}], "external_homepage": "http://vmk.sourceforge.net"}
