\hypertarget{struct_d_c_m_i___type_def}{}\section{D\+C\+M\+I\+\_\+\+Type\+Def Struct Reference}
\label{struct_d_c_m_i___type_def}\index{D\+C\+M\+I\+\_\+\+Type\+Def@{D\+C\+M\+I\+\_\+\+Type\+Def}}


D\+C\+MI.  




{\ttfamily \#include $<$stm32f4xx.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_c_m_i___type_def_a3cfcc9860ca551cbcb10c1c3dd4304f0}{CR}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_c_m_i___type_def_a1bbe4b3cc5d9552526bec462b42164d5}{SR}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_c_m_i___type_def_ae0aba9f38498cccbe0186b7813825026}{R\+I\+SR}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_c_m_i___type_def_a91ce93b57d8382147574c678ee497c63}{I\+ER}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_c_m_i___type_def_ab367c4ca2e8ac87238692e6d55d622ec}{M\+I\+SR}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_c_m_i___type_def_a0371fc07916e3043e1151eaa97e172c9}{I\+CR}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_c_m_i___type_def_a52c16b920a3f25fda961d0cd29749433}{E\+S\+CR}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_c_m_i___type_def_af00a94620e33f4eff74430ff25c12b94}{E\+S\+UR}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_c_m_i___type_def_a4d58830323e567117c12ae3feac613b9}{C\+W\+S\+T\+R\+TR}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_c_m_i___type_def_a1b9c8048339e19b110ecfbea486f55df}{C\+W\+S\+I\+Z\+ER}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_c_m_i___type_def_a266cec1031b0be730b0e35523f5e2934}{DR}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
D\+C\+MI. 

\subsection{Member Data Documentation}
\index{D\+C\+M\+I\+\_\+\+Type\+Def@{D\+C\+M\+I\+\_\+\+Type\+Def}!CR@{CR}}
\index{CR@{CR}!D\+C\+M\+I\+\_\+\+Type\+Def@{D\+C\+M\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{CR}{CR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t D\+C\+M\+I\+\_\+\+Type\+Def\+::\+CR}\hypertarget{struct_d_c_m_i___type_def_a3cfcc9860ca551cbcb10c1c3dd4304f0}{}\label{struct_d_c_m_i___type_def_a3cfcc9860ca551cbcb10c1c3dd4304f0}
D\+C\+MI control register 1, Address offset\+: 0x00 \index{D\+C\+M\+I\+\_\+\+Type\+Def@{D\+C\+M\+I\+\_\+\+Type\+Def}!C\+W\+S\+I\+Z\+ER@{C\+W\+S\+I\+Z\+ER}}
\index{C\+W\+S\+I\+Z\+ER@{C\+W\+S\+I\+Z\+ER}!D\+C\+M\+I\+\_\+\+Type\+Def@{D\+C\+M\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{C\+W\+S\+I\+Z\+ER}{CWSIZER}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t D\+C\+M\+I\+\_\+\+Type\+Def\+::\+C\+W\+S\+I\+Z\+ER}\hypertarget{struct_d_c_m_i___type_def_a1b9c8048339e19b110ecfbea486f55df}{}\label{struct_d_c_m_i___type_def_a1b9c8048339e19b110ecfbea486f55df}
D\+C\+MI crop window size, Address offset\+: 0x24 \index{D\+C\+M\+I\+\_\+\+Type\+Def@{D\+C\+M\+I\+\_\+\+Type\+Def}!C\+W\+S\+T\+R\+TR@{C\+W\+S\+T\+R\+TR}}
\index{C\+W\+S\+T\+R\+TR@{C\+W\+S\+T\+R\+TR}!D\+C\+M\+I\+\_\+\+Type\+Def@{D\+C\+M\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{C\+W\+S\+T\+R\+TR}{CWSTRTR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t D\+C\+M\+I\+\_\+\+Type\+Def\+::\+C\+W\+S\+T\+R\+TR}\hypertarget{struct_d_c_m_i___type_def_a4d58830323e567117c12ae3feac613b9}{}\label{struct_d_c_m_i___type_def_a4d58830323e567117c12ae3feac613b9}
D\+C\+MI crop window start, Address offset\+: 0x20 \index{D\+C\+M\+I\+\_\+\+Type\+Def@{D\+C\+M\+I\+\_\+\+Type\+Def}!DR@{DR}}
\index{DR@{DR}!D\+C\+M\+I\+\_\+\+Type\+Def@{D\+C\+M\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{DR}{DR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t D\+C\+M\+I\+\_\+\+Type\+Def\+::\+DR}\hypertarget{struct_d_c_m_i___type_def_a266cec1031b0be730b0e35523f5e2934}{}\label{struct_d_c_m_i___type_def_a266cec1031b0be730b0e35523f5e2934}
D\+C\+MI data register, Address offset\+: 0x28 \index{D\+C\+M\+I\+\_\+\+Type\+Def@{D\+C\+M\+I\+\_\+\+Type\+Def}!E\+S\+CR@{E\+S\+CR}}
\index{E\+S\+CR@{E\+S\+CR}!D\+C\+M\+I\+\_\+\+Type\+Def@{D\+C\+M\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{E\+S\+CR}{ESCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t D\+C\+M\+I\+\_\+\+Type\+Def\+::\+E\+S\+CR}\hypertarget{struct_d_c_m_i___type_def_a52c16b920a3f25fda961d0cd29749433}{}\label{struct_d_c_m_i___type_def_a52c16b920a3f25fda961d0cd29749433}
D\+C\+MI embedded synchronization code register, Address offset\+: 0x18 \index{D\+C\+M\+I\+\_\+\+Type\+Def@{D\+C\+M\+I\+\_\+\+Type\+Def}!E\+S\+UR@{E\+S\+UR}}
\index{E\+S\+UR@{E\+S\+UR}!D\+C\+M\+I\+\_\+\+Type\+Def@{D\+C\+M\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{E\+S\+UR}{ESUR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t D\+C\+M\+I\+\_\+\+Type\+Def\+::\+E\+S\+UR}\hypertarget{struct_d_c_m_i___type_def_af00a94620e33f4eff74430ff25c12b94}{}\label{struct_d_c_m_i___type_def_af00a94620e33f4eff74430ff25c12b94}
D\+C\+MI embedded synchronization unmask register, Address offset\+: 0x1C \index{D\+C\+M\+I\+\_\+\+Type\+Def@{D\+C\+M\+I\+\_\+\+Type\+Def}!I\+CR@{I\+CR}}
\index{I\+CR@{I\+CR}!D\+C\+M\+I\+\_\+\+Type\+Def@{D\+C\+M\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{I\+CR}{ICR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t D\+C\+M\+I\+\_\+\+Type\+Def\+::\+I\+CR}\hypertarget{struct_d_c_m_i___type_def_a0371fc07916e3043e1151eaa97e172c9}{}\label{struct_d_c_m_i___type_def_a0371fc07916e3043e1151eaa97e172c9}
D\+C\+MI interrupt clear register, Address offset\+: 0x14 \index{D\+C\+M\+I\+\_\+\+Type\+Def@{D\+C\+M\+I\+\_\+\+Type\+Def}!I\+ER@{I\+ER}}
\index{I\+ER@{I\+ER}!D\+C\+M\+I\+\_\+\+Type\+Def@{D\+C\+M\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{I\+ER}{IER}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t D\+C\+M\+I\+\_\+\+Type\+Def\+::\+I\+ER}\hypertarget{struct_d_c_m_i___type_def_a91ce93b57d8382147574c678ee497c63}{}\label{struct_d_c_m_i___type_def_a91ce93b57d8382147574c678ee497c63}
D\+C\+MI interrupt enable register, Address offset\+: 0x0C \index{D\+C\+M\+I\+\_\+\+Type\+Def@{D\+C\+M\+I\+\_\+\+Type\+Def}!M\+I\+SR@{M\+I\+SR}}
\index{M\+I\+SR@{M\+I\+SR}!D\+C\+M\+I\+\_\+\+Type\+Def@{D\+C\+M\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{M\+I\+SR}{MISR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t D\+C\+M\+I\+\_\+\+Type\+Def\+::\+M\+I\+SR}\hypertarget{struct_d_c_m_i___type_def_ab367c4ca2e8ac87238692e6d55d622ec}{}\label{struct_d_c_m_i___type_def_ab367c4ca2e8ac87238692e6d55d622ec}
D\+C\+MI masked interrupt status register, Address offset\+: 0x10 \index{D\+C\+M\+I\+\_\+\+Type\+Def@{D\+C\+M\+I\+\_\+\+Type\+Def}!R\+I\+SR@{R\+I\+SR}}
\index{R\+I\+SR@{R\+I\+SR}!D\+C\+M\+I\+\_\+\+Type\+Def@{D\+C\+M\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{R\+I\+SR}{RISR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t D\+C\+M\+I\+\_\+\+Type\+Def\+::\+R\+I\+SR}\hypertarget{struct_d_c_m_i___type_def_ae0aba9f38498cccbe0186b7813825026}{}\label{struct_d_c_m_i___type_def_ae0aba9f38498cccbe0186b7813825026}
D\+C\+MI raw interrupt status register, Address offset\+: 0x08 \index{D\+C\+M\+I\+\_\+\+Type\+Def@{D\+C\+M\+I\+\_\+\+Type\+Def}!SR@{SR}}
\index{SR@{SR}!D\+C\+M\+I\+\_\+\+Type\+Def@{D\+C\+M\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{SR}{SR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t D\+C\+M\+I\+\_\+\+Type\+Def\+::\+SR}\hypertarget{struct_d_c_m_i___type_def_a1bbe4b3cc5d9552526bec462b42164d5}{}\label{struct_d_c_m_i___type_def_a1bbe4b3cc5d9552526bec462b42164d5}
D\+C\+MI status register, Address offset\+: 0x04 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
cmsis\+\_\+boot/\hyperlink{stm32f4xx_8h}{stm32f4xx.\+h}\end{DoxyCompactItemize}
