0.7
2020.2
May 22 2024
19:03:11
C:/Users/thepr/Documents/git/Class/INHA_202402_ICE4004_001/202402_ICE4004_001_CPU/202402_ICE4004_001_CPU.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,,,,,,,
C:/Users/thepr/Documents/git/Class/INHA_202402_ICE4004_001/202402_ICE4004_001_CPU/202402_ICE4004_001_CPU.srcs/sim_1/new/tb_alu32.v,1733035515,verilog,,C:/Users/thepr/Documents/git/Class/INHA_202402_ICE4004_001/202402_ICE4004_001_CPU/202402_ICE4004_001_CPU.srcs/sim_1/new/tb_aluavg72.v,,tb_alu32,,,,,,,,
C:/Users/thepr/Documents/git/Class/INHA_202402_ICE4004_001/202402_ICE4004_001_CPU/202402_ICE4004_001_CPU.srcs/sim_1/new/tb_aluavg72.v,1733038747,verilog,,C:/Users/thepr/Documents/git/Class/INHA_202402_ICE4004_001/202402_ICE4004_001_CPU/202402_ICE4004_001_CPU.srcs/sim_1/new/tb_alusat72.v,,tb_aluavg72,,,,,,,,
C:/Users/thepr/Documents/git/Class/INHA_202402_ICE4004_001/202402_ICE4004_001_CPU/202402_ICE4004_001_CPU.srcs/sim_1/new/tb_alusat72.v,1733036375,verilog,,C:/Users/thepr/Documents/git/Class/INHA_202402_ICE4004_001/202402_ICE4004_001_CPU/202402_ICE4004_001_CPU.srcs/sim_1/new/tb_cache.v,,tb_alusat72,,,,,,,,
C:/Users/thepr/Documents/git/Class/INHA_202402_ICE4004_001/202402_ICE4004_001_CPU/202402_ICE4004_001_CPU.srcs/sim_1/new/tb_cache.v,1733737439,verilog,,C:/Users/thepr/Documents/git/Class/INHA_202402_ICE4004_001/202402_ICE4004_001_CPU/202402_ICE4004_001_CPU.srcs/sim_1/new/tb_datapath.v,,tb_cache,,,,,,,,
C:/Users/thepr/Documents/git/Class/INHA_202402_ICE4004_001/202402_ICE4004_001_CPU/202402_ICE4004_001_CPU.srcs/sim_1/new/tb_datapath.v,1734328586,verilog,,C:/Users/thepr/Documents/git/Class/INHA_202402_ICE4004_001/202402_ICE4004_001_CPU/202402_ICE4004_001_CPU.srcs/sim_1/new/tb_regfile32.v,,tb_datapath,,,,,,,,
C:/Users/thepr/Documents/git/Class/INHA_202402_ICE4004_001/202402_ICE4004_001_CPU/202402_ICE4004_001_CPU.srcs/sim_1/new/tb_regfile32.v,1734161566,verilog,,,,tb_regfile32,,,,,,,,
C:/Users/thepr/Documents/git/Class/INHA_202402_ICE4004_001/202402_ICE4004_001_CPU/202402_ICE4004_001_CPU.srcs/sources_1/new/alu32.v,1734328586,verilog,,C:/Users/thepr/Documents/git/Class/INHA_202402_ICE4004_001/202402_ICE4004_001_CPU/202402_ICE4004_001_CPU.srcs/sources_1/new/datapath.v,,alu32,,,,,,,,
C:/Users/thepr/Documents/git/Class/INHA_202402_ICE4004_001/202402_ICE4004_001_CPU/202402_ICE4004_001_CPU.srcs/sources_1/new/aluavg72.v,1733547660,verilog,,C:/Users/thepr/Documents/git/Class/INHA_202402_ICE4004_001/202402_ICE4004_001_CPU/202402_ICE4004_001_CPU.srcs/sources_1/new/regfile3i3o32b.v,,aluavg72,,,,,,,,
C:/Users/thepr/Documents/git/Class/INHA_202402_ICE4004_001/202402_ICE4004_001_CPU/202402_ICE4004_001_CPU.srcs/sources_1/new/alusat72.v,1733547660,verilog,,C:/Users/thepr/Documents/git/Class/INHA_202402_ICE4004_001/202402_ICE4004_001_CPU/202402_ICE4004_001_CPU.srcs/sources_1/new/alu32.v,,alusat72,,,,,,,,
C:/Users/thepr/Documents/git/Class/INHA_202402_ICE4004_001/202402_ICE4004_001_CPU/202402_ICE4004_001_CPU.srcs/sources_1/new/alusat8.v,1733547660,verilog,,C:/Users/thepr/Documents/git/Class/INHA_202402_ICE4004_001/202402_ICE4004_001_CPU/202402_ICE4004_001_CPU.srcs/sources_1/new/alusat72.v,,alusat8,,,,,,,,
C:/Users/thepr/Documents/git/Class/INHA_202402_ICE4004_001/202402_ICE4004_001_CPU/202402_ICE4004_001_CPU.srcs/sources_1/new/cache.v,1733737439,verilog,,C:/Users/thepr/Documents/git/Class/INHA_202402_ICE4004_001/202402_ICE4004_001_CPU/202402_ICE4004_001_CPU.srcs/sources_1/new/reg32.v,,cache,,,,,,,,
C:/Users/thepr/Documents/git/Class/INHA_202402_ICE4004_001/202402_ICE4004_001_CPU/202402_ICE4004_001_CPU.srcs/sources_1/new/control.v,1734328586,verilog,,C:/Users/thepr/Documents/git/Class/INHA_202402_ICE4004_001/202402_ICE4004_001_CPU/202402_ICE4004_001_CPU.srcs/sources_1/new/mux5_5.v,,control,,,,,,,,
C:/Users/thepr/Documents/git/Class/INHA_202402_ICE4004_001/202402_ICE4004_001_CPU/202402_ICE4004_001_CPU.srcs/sources_1/new/datapath.v,1733737439,verilog,,C:/Users/thepr/Documents/git/Class/INHA_202402_ICE4004_001/202402_ICE4004_001_CPU/202402_ICE4004_001_CPU.srcs/sources_1/new/aluavg72.v,,datapath,,,,,,,,
C:/Users/thepr/Documents/git/Class/INHA_202402_ICE4004_001/202402_ICE4004_001_CPU/202402_ICE4004_001_CPU.srcs/sources_1/new/mux2_32.v,1733547660,verilog,,C:/Users/thepr/Documents/git/Class/INHA_202402_ICE4004_001/202402_ICE4004_001_CPU/202402_ICE4004_001_CPU.srcs/sources_1/new/control.v,,mux2_32,,,,,,,,
C:/Users/thepr/Documents/git/Class/INHA_202402_ICE4004_001/202402_ICE4004_001_CPU/202402_ICE4004_001_CPU.srcs/sources_1/new/mux4_32.v,1733547660,verilog,,C:/Users/thepr/Documents/git/Class/INHA_202402_ICE4004_001/202402_ICE4004_001_CPU/202402_ICE4004_001_CPU.srcs/sources_1/new/mux2_32.v,,mux4_32,,,,,,,,
C:/Users/thepr/Documents/git/Class/INHA_202402_ICE4004_001/202402_ICE4004_001_CPU/202402_ICE4004_001_CPU.srcs/sources_1/new/mux5_5.v,1733737439,verilog,,C:/Users/thepr/Documents/git/Class/INHA_202402_ICE4004_001/202402_ICE4004_001_CPU/202402_ICE4004_001_CPU.srcs/sim_1/new/tb_alu32.v,,mux5_5,,,,,,,,
C:/Users/thepr/Documents/git/Class/INHA_202402_ICE4004_001/202402_ICE4004_001_CPU/202402_ICE4004_001_CPU.srcs/sources_1/new/reg32.v,1734162927,verilog,,C:/Users/thepr/Documents/git/Class/INHA_202402_ICE4004_001/202402_ICE4004_001_CPU/202402_ICE4004_001_CPU.srcs/sources_1/new/mux4_32.v,,reg32,,,,,,,,
C:/Users/thepr/Documents/git/Class/INHA_202402_ICE4004_001/202402_ICE4004_001_CPU/202402_ICE4004_001_CPU.srcs/sources_1/new/regfile32.v,1734155566,verilog,,C:/Users/thepr/Documents/git/Class/INHA_202402_ICE4004_001/202402_ICE4004_001_CPU/202402_ICE4004_001_CPU.srcs/sources_1/new/cache.v,,regfile32,,,,,,,,
C:/Users/thepr/Documents/git/Class/INHA_202402_ICE4004_001/202402_ICE4004_001_CPU/202402_ICE4004_001_CPU.srcs/sources_1/new/regfile3i3o32b.v,1734328586,verilog,,C:/Users/thepr/Documents/git/Class/INHA_202402_ICE4004_001/202402_ICE4004_001_CPU/202402_ICE4004_001_CPU.srcs/sources_1/new/regfile32.v,,regfile3i3o32b,,,,,,,,
