// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// *****************************************************************************
// This file contains a Verilog test bench with test vectors .The test vectors  
// are exported from a vector file in the Quartus Waveform Editor and apply to  
// the top level entity of the current Quartus project .The user can use this   
// testbench to simulate his design using a third-party simulation tool .       
// *****************************************************************************
// Generated on "02/07/2026 18:15:45"
                                                                        
// Verilog Self-Checking Test Bench (with test vectors) for design :    mips
// 
// Simulation tool : 3rd Party
// 

`timescale 1 ps/ 1 ps
module mips_vlg_sample_tst(
	clock,
	reset,
	sampler_tx
);
input  clock;
input  reset;
output sampler_tx;

reg sample;
time current_time;
always @(clock or reset)
                                                                                
begin                                                 
 if ($realtime > 0)                                   
 begin                                                
	if ($realtime == 0 || $realtime != current_time)  
	begin									          
		if (sample === 1'bx)                          
			sample = 0;                               
		else                                          
			sample = ~sample;                         
	end										          
	current_time = $realtime;					      
 end                                                  
end                                                   

assign sampler_tx = sample;
endmodule

module mips_vlg_check_tst (
	instr_debug,
	mem0_debug,
	mem1_debug,
	mem2_debug,
	mem3_debug,
	reg1_debug,
	reg2_debug,
	reg3_debug,
	reg4_debug,
	reg5_debug,
	reg6_debug,
	reg7_debug,
	reg8_debug,
	sampler_rx
);
input [31:0] instr_debug;
input [31:0] mem0_debug;
input [31:0] mem1_debug;
input [31:0] mem2_debug;
input [31:0] mem3_debug;
input [31:0] reg1_debug;
input [31:0] reg2_debug;
input [31:0] reg3_debug;
input [31:0] reg4_debug;
input [31:0] reg5_debug;
input [31:0] reg6_debug;
input [31:0] reg7_debug;
input [31:0] reg8_debug;
input sampler_rx;

reg [31:0] instr_debug_expected;
reg [31:0] mem0_debug_expected;
reg [31:0] mem1_debug_expected;
reg [31:0] mem2_debug_expected;
reg [31:0] mem3_debug_expected;
reg [31:0] reg1_debug_expected;
reg [31:0] reg2_debug_expected;
reg [31:0] reg3_debug_expected;
reg [31:0] reg4_debug_expected;
reg [31:0] reg5_debug_expected;
reg [31:0] reg6_debug_expected;
reg [31:0] reg7_debug_expected;
reg [31:0] reg8_debug_expected;

reg [31:0] instr_debug_prev;
reg [31:0] mem0_debug_prev;
reg [31:0] mem1_debug_prev;
reg [31:0] mem2_debug_prev;
reg [31:0] mem3_debug_prev;
reg [31:0] reg1_debug_prev;
reg [31:0] reg2_debug_prev;
reg [31:0] reg3_debug_prev;
reg [31:0] reg4_debug_prev;
reg [31:0] reg5_debug_prev;
reg [31:0] reg6_debug_prev;
reg [31:0] reg7_debug_prev;
reg [31:0] reg8_debug_prev;

reg [31:0] instr_debug_expected_prev;
reg [31:0] reg1_debug_expected_prev;
reg [31:0] reg2_debug_expected_prev;
reg [31:0] reg3_debug_expected_prev;
reg [31:0] reg4_debug_expected_prev;
reg [31:0] reg5_debug_expected_prev;
reg [31:0] reg6_debug_expected_prev;
reg [31:0] reg7_debug_expected_prev;
reg [31:0] reg8_debug_expected_prev;

reg [31:0] last_instr_debug_exp;
reg [31:0] last_reg1_debug_exp;
reg [31:0] last_reg2_debug_exp;
reg [31:0] last_reg3_debug_exp;
reg [31:0] last_reg4_debug_exp;
reg [31:0] last_reg5_debug_exp;
reg [31:0] last_reg6_debug_exp;
reg [31:0] last_reg7_debug_exp;
reg [31:0] last_reg8_debug_exp;

reg trigger;

integer i;
integer nummismatches;

reg [1:13] on_first_change ;


initial
begin
trigger = 0;
i = 0;
nummismatches = 0;
on_first_change = 13'b1;
end

// update real /o prevs

always @(trigger)
begin
	instr_debug_prev = instr_debug;
	mem0_debug_prev = mem0_debug;
	mem1_debug_prev = mem1_debug;
	mem2_debug_prev = mem2_debug;
	mem3_debug_prev = mem3_debug;
	reg1_debug_prev = reg1_debug;
	reg2_debug_prev = reg2_debug;
	reg3_debug_prev = reg3_debug;
	reg4_debug_prev = reg4_debug;
	reg5_debug_prev = reg5_debug;
	reg6_debug_prev = reg6_debug;
	reg7_debug_prev = reg7_debug;
	reg8_debug_prev = reg8_debug;
end

// update expected /o prevs

always @(trigger)
begin
	instr_debug_expected_prev = instr_debug_expected;
	reg1_debug_expected_prev = reg1_debug_expected;
	reg2_debug_expected_prev = reg2_debug_expected;
	reg3_debug_expected_prev = reg3_debug_expected;
	reg4_debug_expected_prev = reg4_debug_expected;
	reg5_debug_expected_prev = reg5_debug_expected;
	reg6_debug_expected_prev = reg6_debug_expected;
	reg7_debug_expected_prev = reg7_debug_expected;
	reg8_debug_expected_prev = reg8_debug_expected;
end


// expected instr_debug[ 31 ]
initial
begin
	instr_debug_expected[31] = 1'bX;
end 
// expected instr_debug[ 30 ]
initial
begin
	instr_debug_expected[30] = 1'bX;
end 
// expected instr_debug[ 29 ]
initial
begin
	instr_debug_expected[29] = 1'bX;
end 
// expected instr_debug[ 28 ]
initial
begin
	instr_debug_expected[28] = 1'bX;
end 
// expected instr_debug[ 27 ]
initial
begin
	instr_debug_expected[27] = 1'bX;
end 
// expected instr_debug[ 26 ]
initial
begin
	instr_debug_expected[26] = 1'bX;
end 
// expected instr_debug[ 25 ]
initial
begin
	instr_debug_expected[25] = 1'bX;
end 
// expected instr_debug[ 24 ]
initial
begin
	instr_debug_expected[24] = 1'bX;
end 
// expected instr_debug[ 23 ]
initial
begin
	instr_debug_expected[23] = 1'bX;
end 
// expected instr_debug[ 22 ]
initial
begin
	instr_debug_expected[22] = 1'bX;
end 
// expected instr_debug[ 21 ]
initial
begin
	instr_debug_expected[21] = 1'bX;
end 
// expected instr_debug[ 20 ]
initial
begin
	instr_debug_expected[20] = 1'bX;
end 
// expected instr_debug[ 19 ]
initial
begin
	instr_debug_expected[19] = 1'bX;
end 
// expected instr_debug[ 18 ]
initial
begin
	instr_debug_expected[18] = 1'bX;
end 
// expected instr_debug[ 17 ]
initial
begin
	instr_debug_expected[17] = 1'bX;
end 
// expected instr_debug[ 16 ]
initial
begin
	instr_debug_expected[16] = 1'bX;
end 
// expected instr_debug[ 15 ]
initial
begin
	instr_debug_expected[15] = 1'bX;
end 
// expected instr_debug[ 14 ]
initial
begin
	instr_debug_expected[14] = 1'bX;
end 
// expected instr_debug[ 13 ]
initial
begin
	instr_debug_expected[13] = 1'bX;
end 
// expected instr_debug[ 12 ]
initial
begin
	instr_debug_expected[12] = 1'bX;
end 
// expected instr_debug[ 11 ]
initial
begin
	instr_debug_expected[11] = 1'bX;
end 
// expected instr_debug[ 10 ]
initial
begin
	instr_debug_expected[10] = 1'bX;
end 
// expected instr_debug[ 9 ]
initial
begin
	instr_debug_expected[9] = 1'bX;
end 
// expected instr_debug[ 8 ]
initial
begin
	instr_debug_expected[8] = 1'bX;
end 
// expected instr_debug[ 7 ]
initial
begin
	instr_debug_expected[7] = 1'bX;
end 
// expected instr_debug[ 6 ]
initial
begin
	instr_debug_expected[6] = 1'bX;
end 
// expected instr_debug[ 5 ]
initial
begin
	instr_debug_expected[5] = 1'bX;
end 
// expected instr_debug[ 4 ]
initial
begin
	instr_debug_expected[4] = 1'bX;
end 
// expected instr_debug[ 3 ]
initial
begin
	instr_debug_expected[3] = 1'bX;
end 
// expected instr_debug[ 2 ]
initial
begin
	instr_debug_expected[2] = 1'bX;
end 
// expected instr_debug[ 1 ]
initial
begin
	instr_debug_expected[1] = 1'bX;
end 
// expected instr_debug[ 0 ]
initial
begin
	instr_debug_expected[0] = 1'bX;
end 
// expected reg8_debug[ 31 ]
initial
begin
	reg8_debug_expected[31] = 1'bX;
end 
// expected reg8_debug[ 30 ]
initial
begin
	reg8_debug_expected[30] = 1'bX;
end 
// expected reg8_debug[ 29 ]
initial
begin
	reg8_debug_expected[29] = 1'bX;
end 
// expected reg8_debug[ 28 ]
initial
begin
	reg8_debug_expected[28] = 1'bX;
end 
// expected reg8_debug[ 27 ]
initial
begin
	reg8_debug_expected[27] = 1'bX;
end 
// expected reg8_debug[ 26 ]
initial
begin
	reg8_debug_expected[26] = 1'bX;
end 
// expected reg8_debug[ 25 ]
initial
begin
	reg8_debug_expected[25] = 1'bX;
end 
// expected reg8_debug[ 24 ]
initial
begin
	reg8_debug_expected[24] = 1'bX;
end 
// expected reg8_debug[ 23 ]
initial
begin
	reg8_debug_expected[23] = 1'bX;
end 
// expected reg8_debug[ 22 ]
initial
begin
	reg8_debug_expected[22] = 1'bX;
end 
// expected reg8_debug[ 21 ]
initial
begin
	reg8_debug_expected[21] = 1'bX;
end 
// expected reg8_debug[ 20 ]
initial
begin
	reg8_debug_expected[20] = 1'bX;
end 
// expected reg8_debug[ 19 ]
initial
begin
	reg8_debug_expected[19] = 1'bX;
end 
// expected reg8_debug[ 18 ]
initial
begin
	reg8_debug_expected[18] = 1'bX;
end 
// expected reg8_debug[ 17 ]
initial
begin
	reg8_debug_expected[17] = 1'bX;
end 
// expected reg8_debug[ 16 ]
initial
begin
	reg8_debug_expected[16] = 1'bX;
end 
// expected reg8_debug[ 15 ]
initial
begin
	reg8_debug_expected[15] = 1'bX;
end 
// expected reg8_debug[ 14 ]
initial
begin
	reg8_debug_expected[14] = 1'bX;
end 
// expected reg8_debug[ 13 ]
initial
begin
	reg8_debug_expected[13] = 1'bX;
end 
// expected reg8_debug[ 12 ]
initial
begin
	reg8_debug_expected[12] = 1'bX;
end 
// expected reg8_debug[ 11 ]
initial
begin
	reg8_debug_expected[11] = 1'bX;
end 
// expected reg8_debug[ 10 ]
initial
begin
	reg8_debug_expected[10] = 1'bX;
end 
// expected reg8_debug[ 9 ]
initial
begin
	reg8_debug_expected[9] = 1'bX;
end 
// expected reg8_debug[ 8 ]
initial
begin
	reg8_debug_expected[8] = 1'bX;
end 
// expected reg8_debug[ 7 ]
initial
begin
	reg8_debug_expected[7] = 1'bX;
end 
// expected reg8_debug[ 6 ]
initial
begin
	reg8_debug_expected[6] = 1'bX;
end 
// expected reg8_debug[ 5 ]
initial
begin
	reg8_debug_expected[5] = 1'bX;
end 
// expected reg8_debug[ 4 ]
initial
begin
	reg8_debug_expected[4] = 1'bX;
end 
// expected reg8_debug[ 3 ]
initial
begin
	reg8_debug_expected[3] = 1'bX;
end 
// expected reg8_debug[ 2 ]
initial
begin
	reg8_debug_expected[2] = 1'bX;
end 
// expected reg8_debug[ 1 ]
initial
begin
	reg8_debug_expected[1] = 1'bX;
end 
// expected reg8_debug[ 0 ]
initial
begin
	reg8_debug_expected[0] = 1'bX;
end 
// expected reg7_debug[ 31 ]
initial
begin
	reg7_debug_expected[31] = 1'bX;
end 
// expected reg7_debug[ 30 ]
initial
begin
	reg7_debug_expected[30] = 1'bX;
end 
// expected reg7_debug[ 29 ]
initial
begin
	reg7_debug_expected[29] = 1'bX;
end 
// expected reg7_debug[ 28 ]
initial
begin
	reg7_debug_expected[28] = 1'bX;
end 
// expected reg7_debug[ 27 ]
initial
begin
	reg7_debug_expected[27] = 1'bX;
end 
// expected reg7_debug[ 26 ]
initial
begin
	reg7_debug_expected[26] = 1'bX;
end 
// expected reg7_debug[ 25 ]
initial
begin
	reg7_debug_expected[25] = 1'bX;
end 
// expected reg7_debug[ 24 ]
initial
begin
	reg7_debug_expected[24] = 1'bX;
end 
// expected reg7_debug[ 23 ]
initial
begin
	reg7_debug_expected[23] = 1'bX;
end 
// expected reg7_debug[ 22 ]
initial
begin
	reg7_debug_expected[22] = 1'bX;
end 
// expected reg7_debug[ 21 ]
initial
begin
	reg7_debug_expected[21] = 1'bX;
end 
// expected reg7_debug[ 20 ]
initial
begin
	reg7_debug_expected[20] = 1'bX;
end 
// expected reg7_debug[ 19 ]
initial
begin
	reg7_debug_expected[19] = 1'bX;
end 
// expected reg7_debug[ 18 ]
initial
begin
	reg7_debug_expected[18] = 1'bX;
end 
// expected reg7_debug[ 17 ]
initial
begin
	reg7_debug_expected[17] = 1'bX;
end 
// expected reg7_debug[ 16 ]
initial
begin
	reg7_debug_expected[16] = 1'bX;
end 
// expected reg7_debug[ 15 ]
initial
begin
	reg7_debug_expected[15] = 1'bX;
end 
// expected reg7_debug[ 14 ]
initial
begin
	reg7_debug_expected[14] = 1'bX;
end 
// expected reg7_debug[ 13 ]
initial
begin
	reg7_debug_expected[13] = 1'bX;
end 
// expected reg7_debug[ 12 ]
initial
begin
	reg7_debug_expected[12] = 1'bX;
end 
// expected reg7_debug[ 11 ]
initial
begin
	reg7_debug_expected[11] = 1'bX;
end 
// expected reg7_debug[ 10 ]
initial
begin
	reg7_debug_expected[10] = 1'bX;
end 
// expected reg7_debug[ 9 ]
initial
begin
	reg7_debug_expected[9] = 1'bX;
end 
// expected reg7_debug[ 8 ]
initial
begin
	reg7_debug_expected[8] = 1'bX;
end 
// expected reg7_debug[ 7 ]
initial
begin
	reg7_debug_expected[7] = 1'bX;
end 
// expected reg7_debug[ 6 ]
initial
begin
	reg7_debug_expected[6] = 1'bX;
end 
// expected reg7_debug[ 5 ]
initial
begin
	reg7_debug_expected[5] = 1'bX;
end 
// expected reg7_debug[ 4 ]
initial
begin
	reg7_debug_expected[4] = 1'bX;
end 
// expected reg7_debug[ 3 ]
initial
begin
	reg7_debug_expected[3] = 1'bX;
end 
// expected reg7_debug[ 2 ]
initial
begin
	reg7_debug_expected[2] = 1'bX;
end 
// expected reg7_debug[ 1 ]
initial
begin
	reg7_debug_expected[1] = 1'bX;
end 
// expected reg7_debug[ 0 ]
initial
begin
	reg7_debug_expected[0] = 1'bX;
end 
// expected reg6_debug[ 31 ]
initial
begin
	reg6_debug_expected[31] = 1'bX;
end 
// expected reg6_debug[ 30 ]
initial
begin
	reg6_debug_expected[30] = 1'bX;
end 
// expected reg6_debug[ 29 ]
initial
begin
	reg6_debug_expected[29] = 1'bX;
end 
// expected reg6_debug[ 28 ]
initial
begin
	reg6_debug_expected[28] = 1'bX;
end 
// expected reg6_debug[ 27 ]
initial
begin
	reg6_debug_expected[27] = 1'bX;
end 
// expected reg6_debug[ 26 ]
initial
begin
	reg6_debug_expected[26] = 1'bX;
end 
// expected reg6_debug[ 25 ]
initial
begin
	reg6_debug_expected[25] = 1'bX;
end 
// expected reg6_debug[ 24 ]
initial
begin
	reg6_debug_expected[24] = 1'bX;
end 
// expected reg6_debug[ 23 ]
initial
begin
	reg6_debug_expected[23] = 1'bX;
end 
// expected reg6_debug[ 22 ]
initial
begin
	reg6_debug_expected[22] = 1'bX;
end 
// expected reg6_debug[ 21 ]
initial
begin
	reg6_debug_expected[21] = 1'bX;
end 
// expected reg6_debug[ 20 ]
initial
begin
	reg6_debug_expected[20] = 1'bX;
end 
// expected reg6_debug[ 19 ]
initial
begin
	reg6_debug_expected[19] = 1'bX;
end 
// expected reg6_debug[ 18 ]
initial
begin
	reg6_debug_expected[18] = 1'bX;
end 
// expected reg6_debug[ 17 ]
initial
begin
	reg6_debug_expected[17] = 1'bX;
end 
// expected reg6_debug[ 16 ]
initial
begin
	reg6_debug_expected[16] = 1'bX;
end 
// expected reg6_debug[ 15 ]
initial
begin
	reg6_debug_expected[15] = 1'bX;
end 
// expected reg6_debug[ 14 ]
initial
begin
	reg6_debug_expected[14] = 1'bX;
end 
// expected reg6_debug[ 13 ]
initial
begin
	reg6_debug_expected[13] = 1'bX;
end 
// expected reg6_debug[ 12 ]
initial
begin
	reg6_debug_expected[12] = 1'bX;
end 
// expected reg6_debug[ 11 ]
initial
begin
	reg6_debug_expected[11] = 1'bX;
end 
// expected reg6_debug[ 10 ]
initial
begin
	reg6_debug_expected[10] = 1'bX;
end 
// expected reg6_debug[ 9 ]
initial
begin
	reg6_debug_expected[9] = 1'bX;
end 
// expected reg6_debug[ 8 ]
initial
begin
	reg6_debug_expected[8] = 1'bX;
end 
// expected reg6_debug[ 7 ]
initial
begin
	reg6_debug_expected[7] = 1'bX;
end 
// expected reg6_debug[ 6 ]
initial
begin
	reg6_debug_expected[6] = 1'bX;
end 
// expected reg6_debug[ 5 ]
initial
begin
	reg6_debug_expected[5] = 1'bX;
end 
// expected reg6_debug[ 4 ]
initial
begin
	reg6_debug_expected[4] = 1'bX;
end 
// expected reg6_debug[ 3 ]
initial
begin
	reg6_debug_expected[3] = 1'bX;
end 
// expected reg6_debug[ 2 ]
initial
begin
	reg6_debug_expected[2] = 1'bX;
end 
// expected reg6_debug[ 1 ]
initial
begin
	reg6_debug_expected[1] = 1'bX;
end 
// expected reg6_debug[ 0 ]
initial
begin
	reg6_debug_expected[0] = 1'bX;
end 
// expected reg5_debug[ 31 ]
initial
begin
	reg5_debug_expected[31] = 1'bX;
end 
// expected reg5_debug[ 30 ]
initial
begin
	reg5_debug_expected[30] = 1'bX;
end 
// expected reg5_debug[ 29 ]
initial
begin
	reg5_debug_expected[29] = 1'bX;
end 
// expected reg5_debug[ 28 ]
initial
begin
	reg5_debug_expected[28] = 1'bX;
end 
// expected reg5_debug[ 27 ]
initial
begin
	reg5_debug_expected[27] = 1'bX;
end 
// expected reg5_debug[ 26 ]
initial
begin
	reg5_debug_expected[26] = 1'bX;
end 
// expected reg5_debug[ 25 ]
initial
begin
	reg5_debug_expected[25] = 1'bX;
end 
// expected reg5_debug[ 24 ]
initial
begin
	reg5_debug_expected[24] = 1'bX;
end 
// expected reg5_debug[ 23 ]
initial
begin
	reg5_debug_expected[23] = 1'bX;
end 
// expected reg5_debug[ 22 ]
initial
begin
	reg5_debug_expected[22] = 1'bX;
end 
// expected reg5_debug[ 21 ]
initial
begin
	reg5_debug_expected[21] = 1'bX;
end 
// expected reg5_debug[ 20 ]
initial
begin
	reg5_debug_expected[20] = 1'bX;
end 
// expected reg5_debug[ 19 ]
initial
begin
	reg5_debug_expected[19] = 1'bX;
end 
// expected reg5_debug[ 18 ]
initial
begin
	reg5_debug_expected[18] = 1'bX;
end 
// expected reg5_debug[ 17 ]
initial
begin
	reg5_debug_expected[17] = 1'bX;
end 
// expected reg5_debug[ 16 ]
initial
begin
	reg5_debug_expected[16] = 1'bX;
end 
// expected reg5_debug[ 15 ]
initial
begin
	reg5_debug_expected[15] = 1'bX;
end 
// expected reg5_debug[ 14 ]
initial
begin
	reg5_debug_expected[14] = 1'bX;
end 
// expected reg5_debug[ 13 ]
initial
begin
	reg5_debug_expected[13] = 1'bX;
end 
// expected reg5_debug[ 12 ]
initial
begin
	reg5_debug_expected[12] = 1'bX;
end 
// expected reg5_debug[ 11 ]
initial
begin
	reg5_debug_expected[11] = 1'bX;
end 
// expected reg5_debug[ 10 ]
initial
begin
	reg5_debug_expected[10] = 1'bX;
end 
// expected reg5_debug[ 9 ]
initial
begin
	reg5_debug_expected[9] = 1'bX;
end 
// expected reg5_debug[ 8 ]
initial
begin
	reg5_debug_expected[8] = 1'bX;
end 
// expected reg5_debug[ 7 ]
initial
begin
	reg5_debug_expected[7] = 1'bX;
end 
// expected reg5_debug[ 6 ]
initial
begin
	reg5_debug_expected[6] = 1'bX;
end 
// expected reg5_debug[ 5 ]
initial
begin
	reg5_debug_expected[5] = 1'bX;
end 
// expected reg5_debug[ 4 ]
initial
begin
	reg5_debug_expected[4] = 1'bX;
end 
// expected reg5_debug[ 3 ]
initial
begin
	reg5_debug_expected[3] = 1'bX;
end 
// expected reg5_debug[ 2 ]
initial
begin
	reg5_debug_expected[2] = 1'bX;
end 
// expected reg5_debug[ 1 ]
initial
begin
	reg5_debug_expected[1] = 1'bX;
end 
// expected reg5_debug[ 0 ]
initial
begin
	reg5_debug_expected[0] = 1'bX;
end 
// expected reg4_debug[ 31 ]
initial
begin
	reg4_debug_expected[31] = 1'bX;
end 
// expected reg4_debug[ 30 ]
initial
begin
	reg4_debug_expected[30] = 1'bX;
end 
// expected reg4_debug[ 29 ]
initial
begin
	reg4_debug_expected[29] = 1'bX;
end 
// expected reg4_debug[ 28 ]
initial
begin
	reg4_debug_expected[28] = 1'bX;
end 
// expected reg4_debug[ 27 ]
initial
begin
	reg4_debug_expected[27] = 1'bX;
end 
// expected reg4_debug[ 26 ]
initial
begin
	reg4_debug_expected[26] = 1'bX;
end 
// expected reg4_debug[ 25 ]
initial
begin
	reg4_debug_expected[25] = 1'bX;
end 
// expected reg4_debug[ 24 ]
initial
begin
	reg4_debug_expected[24] = 1'bX;
end 
// expected reg4_debug[ 23 ]
initial
begin
	reg4_debug_expected[23] = 1'bX;
end 
// expected reg4_debug[ 22 ]
initial
begin
	reg4_debug_expected[22] = 1'bX;
end 
// expected reg4_debug[ 21 ]
initial
begin
	reg4_debug_expected[21] = 1'bX;
end 
// expected reg4_debug[ 20 ]
initial
begin
	reg4_debug_expected[20] = 1'bX;
end 
// expected reg4_debug[ 19 ]
initial
begin
	reg4_debug_expected[19] = 1'bX;
end 
// expected reg4_debug[ 18 ]
initial
begin
	reg4_debug_expected[18] = 1'bX;
end 
// expected reg4_debug[ 17 ]
initial
begin
	reg4_debug_expected[17] = 1'bX;
end 
// expected reg4_debug[ 16 ]
initial
begin
	reg4_debug_expected[16] = 1'bX;
end 
// expected reg4_debug[ 15 ]
initial
begin
	reg4_debug_expected[15] = 1'bX;
end 
// expected reg4_debug[ 14 ]
initial
begin
	reg4_debug_expected[14] = 1'bX;
end 
// expected reg4_debug[ 13 ]
initial
begin
	reg4_debug_expected[13] = 1'bX;
end 
// expected reg4_debug[ 12 ]
initial
begin
	reg4_debug_expected[12] = 1'bX;
end 
// expected reg4_debug[ 11 ]
initial
begin
	reg4_debug_expected[11] = 1'bX;
end 
// expected reg4_debug[ 10 ]
initial
begin
	reg4_debug_expected[10] = 1'bX;
end 
// expected reg4_debug[ 9 ]
initial
begin
	reg4_debug_expected[9] = 1'bX;
end 
// expected reg4_debug[ 8 ]
initial
begin
	reg4_debug_expected[8] = 1'bX;
end 
// expected reg4_debug[ 7 ]
initial
begin
	reg4_debug_expected[7] = 1'bX;
end 
// expected reg4_debug[ 6 ]
initial
begin
	reg4_debug_expected[6] = 1'bX;
end 
// expected reg4_debug[ 5 ]
initial
begin
	reg4_debug_expected[5] = 1'bX;
end 
// expected reg4_debug[ 4 ]
initial
begin
	reg4_debug_expected[4] = 1'bX;
end 
// expected reg4_debug[ 3 ]
initial
begin
	reg4_debug_expected[3] = 1'bX;
end 
// expected reg4_debug[ 2 ]
initial
begin
	reg4_debug_expected[2] = 1'bX;
end 
// expected reg4_debug[ 1 ]
initial
begin
	reg4_debug_expected[1] = 1'bX;
end 
// expected reg4_debug[ 0 ]
initial
begin
	reg4_debug_expected[0] = 1'bX;
end 
// expected reg3_debug[ 31 ]
initial
begin
	reg3_debug_expected[31] = 1'bX;
end 
// expected reg3_debug[ 30 ]
initial
begin
	reg3_debug_expected[30] = 1'bX;
end 
// expected reg3_debug[ 29 ]
initial
begin
	reg3_debug_expected[29] = 1'bX;
end 
// expected reg3_debug[ 28 ]
initial
begin
	reg3_debug_expected[28] = 1'bX;
end 
// expected reg3_debug[ 27 ]
initial
begin
	reg3_debug_expected[27] = 1'bX;
end 
// expected reg3_debug[ 26 ]
initial
begin
	reg3_debug_expected[26] = 1'bX;
end 
// expected reg3_debug[ 25 ]
initial
begin
	reg3_debug_expected[25] = 1'bX;
end 
// expected reg3_debug[ 24 ]
initial
begin
	reg3_debug_expected[24] = 1'bX;
end 
// expected reg3_debug[ 23 ]
initial
begin
	reg3_debug_expected[23] = 1'bX;
end 
// expected reg3_debug[ 22 ]
initial
begin
	reg3_debug_expected[22] = 1'bX;
end 
// expected reg3_debug[ 21 ]
initial
begin
	reg3_debug_expected[21] = 1'bX;
end 
// expected reg3_debug[ 20 ]
initial
begin
	reg3_debug_expected[20] = 1'bX;
end 
// expected reg3_debug[ 19 ]
initial
begin
	reg3_debug_expected[19] = 1'bX;
end 
// expected reg3_debug[ 18 ]
initial
begin
	reg3_debug_expected[18] = 1'bX;
end 
// expected reg3_debug[ 17 ]
initial
begin
	reg3_debug_expected[17] = 1'bX;
end 
// expected reg3_debug[ 16 ]
initial
begin
	reg3_debug_expected[16] = 1'bX;
end 
// expected reg3_debug[ 15 ]
initial
begin
	reg3_debug_expected[15] = 1'bX;
end 
// expected reg3_debug[ 14 ]
initial
begin
	reg3_debug_expected[14] = 1'bX;
end 
// expected reg3_debug[ 13 ]
initial
begin
	reg3_debug_expected[13] = 1'bX;
end 
// expected reg3_debug[ 12 ]
initial
begin
	reg3_debug_expected[12] = 1'bX;
end 
// expected reg3_debug[ 11 ]
initial
begin
	reg3_debug_expected[11] = 1'bX;
end 
// expected reg3_debug[ 10 ]
initial
begin
	reg3_debug_expected[10] = 1'bX;
end 
// expected reg3_debug[ 9 ]
initial
begin
	reg3_debug_expected[9] = 1'bX;
end 
// expected reg3_debug[ 8 ]
initial
begin
	reg3_debug_expected[8] = 1'bX;
end 
// expected reg3_debug[ 7 ]
initial
begin
	reg3_debug_expected[7] = 1'bX;
end 
// expected reg3_debug[ 6 ]
initial
begin
	reg3_debug_expected[6] = 1'bX;
end 
// expected reg3_debug[ 5 ]
initial
begin
	reg3_debug_expected[5] = 1'bX;
end 
// expected reg3_debug[ 4 ]
initial
begin
	reg3_debug_expected[4] = 1'bX;
end 
// expected reg3_debug[ 3 ]
initial
begin
	reg3_debug_expected[3] = 1'bX;
end 
// expected reg3_debug[ 2 ]
initial
begin
	reg3_debug_expected[2] = 1'bX;
end 
// expected reg3_debug[ 1 ]
initial
begin
	reg3_debug_expected[1] = 1'bX;
end 
// expected reg3_debug[ 0 ]
initial
begin
	reg3_debug_expected[0] = 1'bX;
end 
// expected reg2_debug[ 31 ]
initial
begin
	reg2_debug_expected[31] = 1'bX;
end 
// expected reg2_debug[ 30 ]
initial
begin
	reg2_debug_expected[30] = 1'bX;
end 
// expected reg2_debug[ 29 ]
initial
begin
	reg2_debug_expected[29] = 1'bX;
end 
// expected reg2_debug[ 28 ]
initial
begin
	reg2_debug_expected[28] = 1'bX;
end 
// expected reg2_debug[ 27 ]
initial
begin
	reg2_debug_expected[27] = 1'bX;
end 
// expected reg2_debug[ 26 ]
initial
begin
	reg2_debug_expected[26] = 1'bX;
end 
// expected reg2_debug[ 25 ]
initial
begin
	reg2_debug_expected[25] = 1'bX;
end 
// expected reg2_debug[ 24 ]
initial
begin
	reg2_debug_expected[24] = 1'bX;
end 
// expected reg2_debug[ 23 ]
initial
begin
	reg2_debug_expected[23] = 1'bX;
end 
// expected reg2_debug[ 22 ]
initial
begin
	reg2_debug_expected[22] = 1'bX;
end 
// expected reg2_debug[ 21 ]
initial
begin
	reg2_debug_expected[21] = 1'bX;
end 
// expected reg2_debug[ 20 ]
initial
begin
	reg2_debug_expected[20] = 1'bX;
end 
// expected reg2_debug[ 19 ]
initial
begin
	reg2_debug_expected[19] = 1'bX;
end 
// expected reg2_debug[ 18 ]
initial
begin
	reg2_debug_expected[18] = 1'bX;
end 
// expected reg2_debug[ 17 ]
initial
begin
	reg2_debug_expected[17] = 1'bX;
end 
// expected reg2_debug[ 16 ]
initial
begin
	reg2_debug_expected[16] = 1'bX;
end 
// expected reg2_debug[ 15 ]
initial
begin
	reg2_debug_expected[15] = 1'bX;
end 
// expected reg2_debug[ 14 ]
initial
begin
	reg2_debug_expected[14] = 1'bX;
end 
// expected reg2_debug[ 13 ]
initial
begin
	reg2_debug_expected[13] = 1'bX;
end 
// expected reg2_debug[ 12 ]
initial
begin
	reg2_debug_expected[12] = 1'bX;
end 
// expected reg2_debug[ 11 ]
initial
begin
	reg2_debug_expected[11] = 1'bX;
end 
// expected reg2_debug[ 10 ]
initial
begin
	reg2_debug_expected[10] = 1'bX;
end 
// expected reg2_debug[ 9 ]
initial
begin
	reg2_debug_expected[9] = 1'bX;
end 
// expected reg2_debug[ 8 ]
initial
begin
	reg2_debug_expected[8] = 1'bX;
end 
// expected reg2_debug[ 7 ]
initial
begin
	reg2_debug_expected[7] = 1'bX;
end 
// expected reg2_debug[ 6 ]
initial
begin
	reg2_debug_expected[6] = 1'bX;
end 
// expected reg2_debug[ 5 ]
initial
begin
	reg2_debug_expected[5] = 1'bX;
end 
// expected reg2_debug[ 4 ]
initial
begin
	reg2_debug_expected[4] = 1'bX;
end 
// expected reg2_debug[ 3 ]
initial
begin
	reg2_debug_expected[3] = 1'bX;
end 
// expected reg2_debug[ 2 ]
initial
begin
	reg2_debug_expected[2] = 1'bX;
end 
// expected reg2_debug[ 1 ]
initial
begin
	reg2_debug_expected[1] = 1'bX;
end 
// expected reg2_debug[ 0 ]
initial
begin
	reg2_debug_expected[0] = 1'bX;
end 
// expected reg1_debug[ 31 ]
initial
begin
	reg1_debug_expected[31] = 1'bX;
end 
// expected reg1_debug[ 30 ]
initial
begin
	reg1_debug_expected[30] = 1'bX;
end 
// expected reg1_debug[ 29 ]
initial
begin
	reg1_debug_expected[29] = 1'bX;
end 
// expected reg1_debug[ 28 ]
initial
begin
	reg1_debug_expected[28] = 1'bX;
end 
// expected reg1_debug[ 27 ]
initial
begin
	reg1_debug_expected[27] = 1'bX;
end 
// expected reg1_debug[ 26 ]
initial
begin
	reg1_debug_expected[26] = 1'bX;
end 
// expected reg1_debug[ 25 ]
initial
begin
	reg1_debug_expected[25] = 1'bX;
end 
// expected reg1_debug[ 24 ]
initial
begin
	reg1_debug_expected[24] = 1'bX;
end 
// expected reg1_debug[ 23 ]
initial
begin
	reg1_debug_expected[23] = 1'bX;
end 
// expected reg1_debug[ 22 ]
initial
begin
	reg1_debug_expected[22] = 1'bX;
end 
// expected reg1_debug[ 21 ]
initial
begin
	reg1_debug_expected[21] = 1'bX;
end 
// expected reg1_debug[ 20 ]
initial
begin
	reg1_debug_expected[20] = 1'bX;
end 
// expected reg1_debug[ 19 ]
initial
begin
	reg1_debug_expected[19] = 1'bX;
end 
// expected reg1_debug[ 18 ]
initial
begin
	reg1_debug_expected[18] = 1'bX;
end 
// expected reg1_debug[ 17 ]
initial
begin
	reg1_debug_expected[17] = 1'bX;
end 
// expected reg1_debug[ 16 ]
initial
begin
	reg1_debug_expected[16] = 1'bX;
end 
// expected reg1_debug[ 15 ]
initial
begin
	reg1_debug_expected[15] = 1'bX;
end 
// expected reg1_debug[ 14 ]
initial
begin
	reg1_debug_expected[14] = 1'bX;
end 
// expected reg1_debug[ 13 ]
initial
begin
	reg1_debug_expected[13] = 1'bX;
end 
// expected reg1_debug[ 12 ]
initial
begin
	reg1_debug_expected[12] = 1'bX;
end 
// expected reg1_debug[ 11 ]
initial
begin
	reg1_debug_expected[11] = 1'bX;
end 
// expected reg1_debug[ 10 ]
initial
begin
	reg1_debug_expected[10] = 1'bX;
end 
// expected reg1_debug[ 9 ]
initial
begin
	reg1_debug_expected[9] = 1'bX;
end 
// expected reg1_debug[ 8 ]
initial
begin
	reg1_debug_expected[8] = 1'bX;
end 
// expected reg1_debug[ 7 ]
initial
begin
	reg1_debug_expected[7] = 1'bX;
end 
// expected reg1_debug[ 6 ]
initial
begin
	reg1_debug_expected[6] = 1'bX;
end 
// expected reg1_debug[ 5 ]
initial
begin
	reg1_debug_expected[5] = 1'bX;
end 
// expected reg1_debug[ 4 ]
initial
begin
	reg1_debug_expected[4] = 1'bX;
end 
// expected reg1_debug[ 3 ]
initial
begin
	reg1_debug_expected[3] = 1'bX;
end 
// expected reg1_debug[ 2 ]
initial
begin
	reg1_debug_expected[2] = 1'bX;
end 
// expected reg1_debug[ 1 ]
initial
begin
	reg1_debug_expected[1] = 1'bX;
end 
// expected reg1_debug[ 0 ]
initial
begin
	reg1_debug_expected[0] = 1'bX;
end 
// generate trigger
always @(instr_debug_expected or instr_debug or mem0_debug_expected or mem0_debug or mem1_debug_expected or mem1_debug or mem2_debug_expected or mem2_debug or mem3_debug_expected or mem3_debug or reg1_debug_expected or reg1_debug or reg2_debug_expected or reg2_debug or reg3_debug_expected or reg3_debug or reg4_debug_expected or reg4_debug or reg5_debug_expected or reg5_debug or reg6_debug_expected or reg6_debug or reg7_debug_expected or reg7_debug or reg8_debug_expected or reg8_debug)
begin
	trigger <= ~trigger;
end

always @(posedge sampler_rx or negedge sampler_rx)
begin
`ifdef debug_tbench
	$display("Scanning pattern %d @time = %t",i,$realtime );
	i = i + 1;
	$display("| expected instr_debug = %b | expected mem0_debug = %b | expected mem1_debug = %b | expected mem2_debug = %b | expected mem3_debug = %b | expected reg1_debug = %b | expected reg2_debug = %b | expected reg3_debug = %b | expected reg4_debug = %b | expected reg5_debug = %b | expected reg6_debug = %b | expected reg7_debug = %b | expected reg8_debug = %b | ",instr_debug_expected_prev,mem0_debug_expected_prev,mem1_debug_expected_prev,mem2_debug_expected_prev,mem3_debug_expected_prev,reg1_debug_expected_prev,reg2_debug_expected_prev,reg3_debug_expected_prev,reg4_debug_expected_prev,reg5_debug_expected_prev,reg6_debug_expected_prev,reg7_debug_expected_prev,reg8_debug_expected_prev);
	$display("| real instr_debug = %b | real mem0_debug = %b | real mem1_debug = %b | real mem2_debug = %b | real mem3_debug = %b | real reg1_debug = %b | real reg2_debug = %b | real reg3_debug = %b | real reg4_debug = %b | real reg5_debug = %b | real reg6_debug = %b | real reg7_debug = %b | real reg8_debug = %b | ",instr_debug_prev,mem0_debug_prev,mem1_debug_prev,mem2_debug_prev,mem3_debug_prev,reg1_debug_prev,reg2_debug_prev,reg3_debug_prev,reg4_debug_prev,reg5_debug_prev,reg6_debug_prev,reg7_debug_prev,reg8_debug_prev);
`endif
	if (
		( instr_debug_expected_prev[0] !== 1'bx ) && ( instr_debug_prev[0] !== instr_debug_expected_prev[0] )
		&& ((instr_debug_expected_prev[0] !== last_instr_debug_exp[0]) ||
			on_first_change[1])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port instr_debug[0] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", instr_debug_expected_prev);
		$display ("     Real value = %b", instr_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[1] = 1'b0;
		last_instr_debug_exp[0] = instr_debug_expected_prev[0];
	end
	if (
		( instr_debug_expected_prev[1] !== 1'bx ) && ( instr_debug_prev[1] !== instr_debug_expected_prev[1] )
		&& ((instr_debug_expected_prev[1] !== last_instr_debug_exp[1]) ||
			on_first_change[1])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port instr_debug[1] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", instr_debug_expected_prev);
		$display ("     Real value = %b", instr_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[1] = 1'b0;
		last_instr_debug_exp[1] = instr_debug_expected_prev[1];
	end
	if (
		( instr_debug_expected_prev[2] !== 1'bx ) && ( instr_debug_prev[2] !== instr_debug_expected_prev[2] )
		&& ((instr_debug_expected_prev[2] !== last_instr_debug_exp[2]) ||
			on_first_change[1])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port instr_debug[2] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", instr_debug_expected_prev);
		$display ("     Real value = %b", instr_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[1] = 1'b0;
		last_instr_debug_exp[2] = instr_debug_expected_prev[2];
	end
	if (
		( instr_debug_expected_prev[3] !== 1'bx ) && ( instr_debug_prev[3] !== instr_debug_expected_prev[3] )
		&& ((instr_debug_expected_prev[3] !== last_instr_debug_exp[3]) ||
			on_first_change[1])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port instr_debug[3] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", instr_debug_expected_prev);
		$display ("     Real value = %b", instr_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[1] = 1'b0;
		last_instr_debug_exp[3] = instr_debug_expected_prev[3];
	end
	if (
		( instr_debug_expected_prev[4] !== 1'bx ) && ( instr_debug_prev[4] !== instr_debug_expected_prev[4] )
		&& ((instr_debug_expected_prev[4] !== last_instr_debug_exp[4]) ||
			on_first_change[1])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port instr_debug[4] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", instr_debug_expected_prev);
		$display ("     Real value = %b", instr_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[1] = 1'b0;
		last_instr_debug_exp[4] = instr_debug_expected_prev[4];
	end
	if (
		( instr_debug_expected_prev[5] !== 1'bx ) && ( instr_debug_prev[5] !== instr_debug_expected_prev[5] )
		&& ((instr_debug_expected_prev[5] !== last_instr_debug_exp[5]) ||
			on_first_change[1])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port instr_debug[5] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", instr_debug_expected_prev);
		$display ("     Real value = %b", instr_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[1] = 1'b0;
		last_instr_debug_exp[5] = instr_debug_expected_prev[5];
	end
	if (
		( instr_debug_expected_prev[6] !== 1'bx ) && ( instr_debug_prev[6] !== instr_debug_expected_prev[6] )
		&& ((instr_debug_expected_prev[6] !== last_instr_debug_exp[6]) ||
			on_first_change[1])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port instr_debug[6] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", instr_debug_expected_prev);
		$display ("     Real value = %b", instr_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[1] = 1'b0;
		last_instr_debug_exp[6] = instr_debug_expected_prev[6];
	end
	if (
		( instr_debug_expected_prev[7] !== 1'bx ) && ( instr_debug_prev[7] !== instr_debug_expected_prev[7] )
		&& ((instr_debug_expected_prev[7] !== last_instr_debug_exp[7]) ||
			on_first_change[1])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port instr_debug[7] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", instr_debug_expected_prev);
		$display ("     Real value = %b", instr_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[1] = 1'b0;
		last_instr_debug_exp[7] = instr_debug_expected_prev[7];
	end
	if (
		( instr_debug_expected_prev[8] !== 1'bx ) && ( instr_debug_prev[8] !== instr_debug_expected_prev[8] )
		&& ((instr_debug_expected_prev[8] !== last_instr_debug_exp[8]) ||
			on_first_change[1])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port instr_debug[8] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", instr_debug_expected_prev);
		$display ("     Real value = %b", instr_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[1] = 1'b0;
		last_instr_debug_exp[8] = instr_debug_expected_prev[8];
	end
	if (
		( instr_debug_expected_prev[9] !== 1'bx ) && ( instr_debug_prev[9] !== instr_debug_expected_prev[9] )
		&& ((instr_debug_expected_prev[9] !== last_instr_debug_exp[9]) ||
			on_first_change[1])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port instr_debug[9] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", instr_debug_expected_prev);
		$display ("     Real value = %b", instr_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[1] = 1'b0;
		last_instr_debug_exp[9] = instr_debug_expected_prev[9];
	end
	if (
		( instr_debug_expected_prev[10] !== 1'bx ) && ( instr_debug_prev[10] !== instr_debug_expected_prev[10] )
		&& ((instr_debug_expected_prev[10] !== last_instr_debug_exp[10]) ||
			on_first_change[1])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port instr_debug[10] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", instr_debug_expected_prev);
		$display ("     Real value = %b", instr_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[1] = 1'b0;
		last_instr_debug_exp[10] = instr_debug_expected_prev[10];
	end
	if (
		( instr_debug_expected_prev[11] !== 1'bx ) && ( instr_debug_prev[11] !== instr_debug_expected_prev[11] )
		&& ((instr_debug_expected_prev[11] !== last_instr_debug_exp[11]) ||
			on_first_change[1])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port instr_debug[11] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", instr_debug_expected_prev);
		$display ("     Real value = %b", instr_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[1] = 1'b0;
		last_instr_debug_exp[11] = instr_debug_expected_prev[11];
	end
	if (
		( instr_debug_expected_prev[12] !== 1'bx ) && ( instr_debug_prev[12] !== instr_debug_expected_prev[12] )
		&& ((instr_debug_expected_prev[12] !== last_instr_debug_exp[12]) ||
			on_first_change[1])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port instr_debug[12] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", instr_debug_expected_prev);
		$display ("     Real value = %b", instr_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[1] = 1'b0;
		last_instr_debug_exp[12] = instr_debug_expected_prev[12];
	end
	if (
		( instr_debug_expected_prev[13] !== 1'bx ) && ( instr_debug_prev[13] !== instr_debug_expected_prev[13] )
		&& ((instr_debug_expected_prev[13] !== last_instr_debug_exp[13]) ||
			on_first_change[1])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port instr_debug[13] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", instr_debug_expected_prev);
		$display ("     Real value = %b", instr_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[1] = 1'b0;
		last_instr_debug_exp[13] = instr_debug_expected_prev[13];
	end
	if (
		( instr_debug_expected_prev[14] !== 1'bx ) && ( instr_debug_prev[14] !== instr_debug_expected_prev[14] )
		&& ((instr_debug_expected_prev[14] !== last_instr_debug_exp[14]) ||
			on_first_change[1])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port instr_debug[14] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", instr_debug_expected_prev);
		$display ("     Real value = %b", instr_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[1] = 1'b0;
		last_instr_debug_exp[14] = instr_debug_expected_prev[14];
	end
	if (
		( instr_debug_expected_prev[15] !== 1'bx ) && ( instr_debug_prev[15] !== instr_debug_expected_prev[15] )
		&& ((instr_debug_expected_prev[15] !== last_instr_debug_exp[15]) ||
			on_first_change[1])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port instr_debug[15] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", instr_debug_expected_prev);
		$display ("     Real value = %b", instr_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[1] = 1'b0;
		last_instr_debug_exp[15] = instr_debug_expected_prev[15];
	end
	if (
		( instr_debug_expected_prev[16] !== 1'bx ) && ( instr_debug_prev[16] !== instr_debug_expected_prev[16] )
		&& ((instr_debug_expected_prev[16] !== last_instr_debug_exp[16]) ||
			on_first_change[1])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port instr_debug[16] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", instr_debug_expected_prev);
		$display ("     Real value = %b", instr_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[1] = 1'b0;
		last_instr_debug_exp[16] = instr_debug_expected_prev[16];
	end
	if (
		( instr_debug_expected_prev[17] !== 1'bx ) && ( instr_debug_prev[17] !== instr_debug_expected_prev[17] )
		&& ((instr_debug_expected_prev[17] !== last_instr_debug_exp[17]) ||
			on_first_change[1])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port instr_debug[17] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", instr_debug_expected_prev);
		$display ("     Real value = %b", instr_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[1] = 1'b0;
		last_instr_debug_exp[17] = instr_debug_expected_prev[17];
	end
	if (
		( instr_debug_expected_prev[18] !== 1'bx ) && ( instr_debug_prev[18] !== instr_debug_expected_prev[18] )
		&& ((instr_debug_expected_prev[18] !== last_instr_debug_exp[18]) ||
			on_first_change[1])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port instr_debug[18] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", instr_debug_expected_prev);
		$display ("     Real value = %b", instr_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[1] = 1'b0;
		last_instr_debug_exp[18] = instr_debug_expected_prev[18];
	end
	if (
		( instr_debug_expected_prev[19] !== 1'bx ) && ( instr_debug_prev[19] !== instr_debug_expected_prev[19] )
		&& ((instr_debug_expected_prev[19] !== last_instr_debug_exp[19]) ||
			on_first_change[1])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port instr_debug[19] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", instr_debug_expected_prev);
		$display ("     Real value = %b", instr_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[1] = 1'b0;
		last_instr_debug_exp[19] = instr_debug_expected_prev[19];
	end
	if (
		( instr_debug_expected_prev[20] !== 1'bx ) && ( instr_debug_prev[20] !== instr_debug_expected_prev[20] )
		&& ((instr_debug_expected_prev[20] !== last_instr_debug_exp[20]) ||
			on_first_change[1])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port instr_debug[20] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", instr_debug_expected_prev);
		$display ("     Real value = %b", instr_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[1] = 1'b0;
		last_instr_debug_exp[20] = instr_debug_expected_prev[20];
	end
	if (
		( instr_debug_expected_prev[21] !== 1'bx ) && ( instr_debug_prev[21] !== instr_debug_expected_prev[21] )
		&& ((instr_debug_expected_prev[21] !== last_instr_debug_exp[21]) ||
			on_first_change[1])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port instr_debug[21] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", instr_debug_expected_prev);
		$display ("     Real value = %b", instr_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[1] = 1'b0;
		last_instr_debug_exp[21] = instr_debug_expected_prev[21];
	end
	if (
		( instr_debug_expected_prev[22] !== 1'bx ) && ( instr_debug_prev[22] !== instr_debug_expected_prev[22] )
		&& ((instr_debug_expected_prev[22] !== last_instr_debug_exp[22]) ||
			on_first_change[1])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port instr_debug[22] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", instr_debug_expected_prev);
		$display ("     Real value = %b", instr_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[1] = 1'b0;
		last_instr_debug_exp[22] = instr_debug_expected_prev[22];
	end
	if (
		( instr_debug_expected_prev[23] !== 1'bx ) && ( instr_debug_prev[23] !== instr_debug_expected_prev[23] )
		&& ((instr_debug_expected_prev[23] !== last_instr_debug_exp[23]) ||
			on_first_change[1])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port instr_debug[23] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", instr_debug_expected_prev);
		$display ("     Real value = %b", instr_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[1] = 1'b0;
		last_instr_debug_exp[23] = instr_debug_expected_prev[23];
	end
	if (
		( instr_debug_expected_prev[24] !== 1'bx ) && ( instr_debug_prev[24] !== instr_debug_expected_prev[24] )
		&& ((instr_debug_expected_prev[24] !== last_instr_debug_exp[24]) ||
			on_first_change[1])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port instr_debug[24] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", instr_debug_expected_prev);
		$display ("     Real value = %b", instr_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[1] = 1'b0;
		last_instr_debug_exp[24] = instr_debug_expected_prev[24];
	end
	if (
		( instr_debug_expected_prev[25] !== 1'bx ) && ( instr_debug_prev[25] !== instr_debug_expected_prev[25] )
		&& ((instr_debug_expected_prev[25] !== last_instr_debug_exp[25]) ||
			on_first_change[1])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port instr_debug[25] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", instr_debug_expected_prev);
		$display ("     Real value = %b", instr_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[1] = 1'b0;
		last_instr_debug_exp[25] = instr_debug_expected_prev[25];
	end
	if (
		( instr_debug_expected_prev[26] !== 1'bx ) && ( instr_debug_prev[26] !== instr_debug_expected_prev[26] )
		&& ((instr_debug_expected_prev[26] !== last_instr_debug_exp[26]) ||
			on_first_change[1])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port instr_debug[26] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", instr_debug_expected_prev);
		$display ("     Real value = %b", instr_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[1] = 1'b0;
		last_instr_debug_exp[26] = instr_debug_expected_prev[26];
	end
	if (
		( instr_debug_expected_prev[27] !== 1'bx ) && ( instr_debug_prev[27] !== instr_debug_expected_prev[27] )
		&& ((instr_debug_expected_prev[27] !== last_instr_debug_exp[27]) ||
			on_first_change[1])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port instr_debug[27] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", instr_debug_expected_prev);
		$display ("     Real value = %b", instr_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[1] = 1'b0;
		last_instr_debug_exp[27] = instr_debug_expected_prev[27];
	end
	if (
		( instr_debug_expected_prev[28] !== 1'bx ) && ( instr_debug_prev[28] !== instr_debug_expected_prev[28] )
		&& ((instr_debug_expected_prev[28] !== last_instr_debug_exp[28]) ||
			on_first_change[1])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port instr_debug[28] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", instr_debug_expected_prev);
		$display ("     Real value = %b", instr_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[1] = 1'b0;
		last_instr_debug_exp[28] = instr_debug_expected_prev[28];
	end
	if (
		( instr_debug_expected_prev[29] !== 1'bx ) && ( instr_debug_prev[29] !== instr_debug_expected_prev[29] )
		&& ((instr_debug_expected_prev[29] !== last_instr_debug_exp[29]) ||
			on_first_change[1])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port instr_debug[29] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", instr_debug_expected_prev);
		$display ("     Real value = %b", instr_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[1] = 1'b0;
		last_instr_debug_exp[29] = instr_debug_expected_prev[29];
	end
	if (
		( instr_debug_expected_prev[30] !== 1'bx ) && ( instr_debug_prev[30] !== instr_debug_expected_prev[30] )
		&& ((instr_debug_expected_prev[30] !== last_instr_debug_exp[30]) ||
			on_first_change[1])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port instr_debug[30] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", instr_debug_expected_prev);
		$display ("     Real value = %b", instr_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[1] = 1'b0;
		last_instr_debug_exp[30] = instr_debug_expected_prev[30];
	end
	if (
		( instr_debug_expected_prev[31] !== 1'bx ) && ( instr_debug_prev[31] !== instr_debug_expected_prev[31] )
		&& ((instr_debug_expected_prev[31] !== last_instr_debug_exp[31]) ||
			on_first_change[1])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port instr_debug[31] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", instr_debug_expected_prev);
		$display ("     Real value = %b", instr_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[1] = 1'b0;
		last_instr_debug_exp[31] = instr_debug_expected_prev[31];
	end
	if (
		( reg1_debug_expected_prev[0] !== 1'bx ) && ( reg1_debug_prev[0] !== reg1_debug_expected_prev[0] )
		&& ((reg1_debug_expected_prev[0] !== last_reg1_debug_exp[0]) ||
			on_first_change[6])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg1_debug[0] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg1_debug_expected_prev);
		$display ("     Real value = %b", reg1_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[6] = 1'b0;
		last_reg1_debug_exp[0] = reg1_debug_expected_prev[0];
	end
	if (
		( reg1_debug_expected_prev[1] !== 1'bx ) && ( reg1_debug_prev[1] !== reg1_debug_expected_prev[1] )
		&& ((reg1_debug_expected_prev[1] !== last_reg1_debug_exp[1]) ||
			on_first_change[6])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg1_debug[1] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg1_debug_expected_prev);
		$display ("     Real value = %b", reg1_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[6] = 1'b0;
		last_reg1_debug_exp[1] = reg1_debug_expected_prev[1];
	end
	if (
		( reg1_debug_expected_prev[2] !== 1'bx ) && ( reg1_debug_prev[2] !== reg1_debug_expected_prev[2] )
		&& ((reg1_debug_expected_prev[2] !== last_reg1_debug_exp[2]) ||
			on_first_change[6])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg1_debug[2] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg1_debug_expected_prev);
		$display ("     Real value = %b", reg1_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[6] = 1'b0;
		last_reg1_debug_exp[2] = reg1_debug_expected_prev[2];
	end
	if (
		( reg1_debug_expected_prev[3] !== 1'bx ) && ( reg1_debug_prev[3] !== reg1_debug_expected_prev[3] )
		&& ((reg1_debug_expected_prev[3] !== last_reg1_debug_exp[3]) ||
			on_first_change[6])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg1_debug[3] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg1_debug_expected_prev);
		$display ("     Real value = %b", reg1_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[6] = 1'b0;
		last_reg1_debug_exp[3] = reg1_debug_expected_prev[3];
	end
	if (
		( reg1_debug_expected_prev[4] !== 1'bx ) && ( reg1_debug_prev[4] !== reg1_debug_expected_prev[4] )
		&& ((reg1_debug_expected_prev[4] !== last_reg1_debug_exp[4]) ||
			on_first_change[6])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg1_debug[4] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg1_debug_expected_prev);
		$display ("     Real value = %b", reg1_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[6] = 1'b0;
		last_reg1_debug_exp[4] = reg1_debug_expected_prev[4];
	end
	if (
		( reg1_debug_expected_prev[5] !== 1'bx ) && ( reg1_debug_prev[5] !== reg1_debug_expected_prev[5] )
		&& ((reg1_debug_expected_prev[5] !== last_reg1_debug_exp[5]) ||
			on_first_change[6])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg1_debug[5] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg1_debug_expected_prev);
		$display ("     Real value = %b", reg1_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[6] = 1'b0;
		last_reg1_debug_exp[5] = reg1_debug_expected_prev[5];
	end
	if (
		( reg1_debug_expected_prev[6] !== 1'bx ) && ( reg1_debug_prev[6] !== reg1_debug_expected_prev[6] )
		&& ((reg1_debug_expected_prev[6] !== last_reg1_debug_exp[6]) ||
			on_first_change[6])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg1_debug[6] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg1_debug_expected_prev);
		$display ("     Real value = %b", reg1_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[6] = 1'b0;
		last_reg1_debug_exp[6] = reg1_debug_expected_prev[6];
	end
	if (
		( reg1_debug_expected_prev[7] !== 1'bx ) && ( reg1_debug_prev[7] !== reg1_debug_expected_prev[7] )
		&& ((reg1_debug_expected_prev[7] !== last_reg1_debug_exp[7]) ||
			on_first_change[6])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg1_debug[7] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg1_debug_expected_prev);
		$display ("     Real value = %b", reg1_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[6] = 1'b0;
		last_reg1_debug_exp[7] = reg1_debug_expected_prev[7];
	end
	if (
		( reg1_debug_expected_prev[8] !== 1'bx ) && ( reg1_debug_prev[8] !== reg1_debug_expected_prev[8] )
		&& ((reg1_debug_expected_prev[8] !== last_reg1_debug_exp[8]) ||
			on_first_change[6])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg1_debug[8] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg1_debug_expected_prev);
		$display ("     Real value = %b", reg1_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[6] = 1'b0;
		last_reg1_debug_exp[8] = reg1_debug_expected_prev[8];
	end
	if (
		( reg1_debug_expected_prev[9] !== 1'bx ) && ( reg1_debug_prev[9] !== reg1_debug_expected_prev[9] )
		&& ((reg1_debug_expected_prev[9] !== last_reg1_debug_exp[9]) ||
			on_first_change[6])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg1_debug[9] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg1_debug_expected_prev);
		$display ("     Real value = %b", reg1_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[6] = 1'b0;
		last_reg1_debug_exp[9] = reg1_debug_expected_prev[9];
	end
	if (
		( reg1_debug_expected_prev[10] !== 1'bx ) && ( reg1_debug_prev[10] !== reg1_debug_expected_prev[10] )
		&& ((reg1_debug_expected_prev[10] !== last_reg1_debug_exp[10]) ||
			on_first_change[6])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg1_debug[10] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg1_debug_expected_prev);
		$display ("     Real value = %b", reg1_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[6] = 1'b0;
		last_reg1_debug_exp[10] = reg1_debug_expected_prev[10];
	end
	if (
		( reg1_debug_expected_prev[11] !== 1'bx ) && ( reg1_debug_prev[11] !== reg1_debug_expected_prev[11] )
		&& ((reg1_debug_expected_prev[11] !== last_reg1_debug_exp[11]) ||
			on_first_change[6])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg1_debug[11] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg1_debug_expected_prev);
		$display ("     Real value = %b", reg1_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[6] = 1'b0;
		last_reg1_debug_exp[11] = reg1_debug_expected_prev[11];
	end
	if (
		( reg1_debug_expected_prev[12] !== 1'bx ) && ( reg1_debug_prev[12] !== reg1_debug_expected_prev[12] )
		&& ((reg1_debug_expected_prev[12] !== last_reg1_debug_exp[12]) ||
			on_first_change[6])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg1_debug[12] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg1_debug_expected_prev);
		$display ("     Real value = %b", reg1_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[6] = 1'b0;
		last_reg1_debug_exp[12] = reg1_debug_expected_prev[12];
	end
	if (
		( reg1_debug_expected_prev[13] !== 1'bx ) && ( reg1_debug_prev[13] !== reg1_debug_expected_prev[13] )
		&& ((reg1_debug_expected_prev[13] !== last_reg1_debug_exp[13]) ||
			on_first_change[6])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg1_debug[13] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg1_debug_expected_prev);
		$display ("     Real value = %b", reg1_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[6] = 1'b0;
		last_reg1_debug_exp[13] = reg1_debug_expected_prev[13];
	end
	if (
		( reg1_debug_expected_prev[14] !== 1'bx ) && ( reg1_debug_prev[14] !== reg1_debug_expected_prev[14] )
		&& ((reg1_debug_expected_prev[14] !== last_reg1_debug_exp[14]) ||
			on_first_change[6])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg1_debug[14] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg1_debug_expected_prev);
		$display ("     Real value = %b", reg1_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[6] = 1'b0;
		last_reg1_debug_exp[14] = reg1_debug_expected_prev[14];
	end
	if (
		( reg1_debug_expected_prev[15] !== 1'bx ) && ( reg1_debug_prev[15] !== reg1_debug_expected_prev[15] )
		&& ((reg1_debug_expected_prev[15] !== last_reg1_debug_exp[15]) ||
			on_first_change[6])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg1_debug[15] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg1_debug_expected_prev);
		$display ("     Real value = %b", reg1_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[6] = 1'b0;
		last_reg1_debug_exp[15] = reg1_debug_expected_prev[15];
	end
	if (
		( reg1_debug_expected_prev[16] !== 1'bx ) && ( reg1_debug_prev[16] !== reg1_debug_expected_prev[16] )
		&& ((reg1_debug_expected_prev[16] !== last_reg1_debug_exp[16]) ||
			on_first_change[6])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg1_debug[16] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg1_debug_expected_prev);
		$display ("     Real value = %b", reg1_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[6] = 1'b0;
		last_reg1_debug_exp[16] = reg1_debug_expected_prev[16];
	end
	if (
		( reg1_debug_expected_prev[17] !== 1'bx ) && ( reg1_debug_prev[17] !== reg1_debug_expected_prev[17] )
		&& ((reg1_debug_expected_prev[17] !== last_reg1_debug_exp[17]) ||
			on_first_change[6])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg1_debug[17] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg1_debug_expected_prev);
		$display ("     Real value = %b", reg1_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[6] = 1'b0;
		last_reg1_debug_exp[17] = reg1_debug_expected_prev[17];
	end
	if (
		( reg1_debug_expected_prev[18] !== 1'bx ) && ( reg1_debug_prev[18] !== reg1_debug_expected_prev[18] )
		&& ((reg1_debug_expected_prev[18] !== last_reg1_debug_exp[18]) ||
			on_first_change[6])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg1_debug[18] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg1_debug_expected_prev);
		$display ("     Real value = %b", reg1_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[6] = 1'b0;
		last_reg1_debug_exp[18] = reg1_debug_expected_prev[18];
	end
	if (
		( reg1_debug_expected_prev[19] !== 1'bx ) && ( reg1_debug_prev[19] !== reg1_debug_expected_prev[19] )
		&& ((reg1_debug_expected_prev[19] !== last_reg1_debug_exp[19]) ||
			on_first_change[6])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg1_debug[19] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg1_debug_expected_prev);
		$display ("     Real value = %b", reg1_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[6] = 1'b0;
		last_reg1_debug_exp[19] = reg1_debug_expected_prev[19];
	end
	if (
		( reg1_debug_expected_prev[20] !== 1'bx ) && ( reg1_debug_prev[20] !== reg1_debug_expected_prev[20] )
		&& ((reg1_debug_expected_prev[20] !== last_reg1_debug_exp[20]) ||
			on_first_change[6])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg1_debug[20] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg1_debug_expected_prev);
		$display ("     Real value = %b", reg1_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[6] = 1'b0;
		last_reg1_debug_exp[20] = reg1_debug_expected_prev[20];
	end
	if (
		( reg1_debug_expected_prev[21] !== 1'bx ) && ( reg1_debug_prev[21] !== reg1_debug_expected_prev[21] )
		&& ((reg1_debug_expected_prev[21] !== last_reg1_debug_exp[21]) ||
			on_first_change[6])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg1_debug[21] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg1_debug_expected_prev);
		$display ("     Real value = %b", reg1_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[6] = 1'b0;
		last_reg1_debug_exp[21] = reg1_debug_expected_prev[21];
	end
	if (
		( reg1_debug_expected_prev[22] !== 1'bx ) && ( reg1_debug_prev[22] !== reg1_debug_expected_prev[22] )
		&& ((reg1_debug_expected_prev[22] !== last_reg1_debug_exp[22]) ||
			on_first_change[6])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg1_debug[22] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg1_debug_expected_prev);
		$display ("     Real value = %b", reg1_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[6] = 1'b0;
		last_reg1_debug_exp[22] = reg1_debug_expected_prev[22];
	end
	if (
		( reg1_debug_expected_prev[23] !== 1'bx ) && ( reg1_debug_prev[23] !== reg1_debug_expected_prev[23] )
		&& ((reg1_debug_expected_prev[23] !== last_reg1_debug_exp[23]) ||
			on_first_change[6])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg1_debug[23] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg1_debug_expected_prev);
		$display ("     Real value = %b", reg1_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[6] = 1'b0;
		last_reg1_debug_exp[23] = reg1_debug_expected_prev[23];
	end
	if (
		( reg1_debug_expected_prev[24] !== 1'bx ) && ( reg1_debug_prev[24] !== reg1_debug_expected_prev[24] )
		&& ((reg1_debug_expected_prev[24] !== last_reg1_debug_exp[24]) ||
			on_first_change[6])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg1_debug[24] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg1_debug_expected_prev);
		$display ("     Real value = %b", reg1_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[6] = 1'b0;
		last_reg1_debug_exp[24] = reg1_debug_expected_prev[24];
	end
	if (
		( reg1_debug_expected_prev[25] !== 1'bx ) && ( reg1_debug_prev[25] !== reg1_debug_expected_prev[25] )
		&& ((reg1_debug_expected_prev[25] !== last_reg1_debug_exp[25]) ||
			on_first_change[6])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg1_debug[25] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg1_debug_expected_prev);
		$display ("     Real value = %b", reg1_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[6] = 1'b0;
		last_reg1_debug_exp[25] = reg1_debug_expected_prev[25];
	end
	if (
		( reg1_debug_expected_prev[26] !== 1'bx ) && ( reg1_debug_prev[26] !== reg1_debug_expected_prev[26] )
		&& ((reg1_debug_expected_prev[26] !== last_reg1_debug_exp[26]) ||
			on_first_change[6])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg1_debug[26] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg1_debug_expected_prev);
		$display ("     Real value = %b", reg1_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[6] = 1'b0;
		last_reg1_debug_exp[26] = reg1_debug_expected_prev[26];
	end
	if (
		( reg1_debug_expected_prev[27] !== 1'bx ) && ( reg1_debug_prev[27] !== reg1_debug_expected_prev[27] )
		&& ((reg1_debug_expected_prev[27] !== last_reg1_debug_exp[27]) ||
			on_first_change[6])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg1_debug[27] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg1_debug_expected_prev);
		$display ("     Real value = %b", reg1_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[6] = 1'b0;
		last_reg1_debug_exp[27] = reg1_debug_expected_prev[27];
	end
	if (
		( reg1_debug_expected_prev[28] !== 1'bx ) && ( reg1_debug_prev[28] !== reg1_debug_expected_prev[28] )
		&& ((reg1_debug_expected_prev[28] !== last_reg1_debug_exp[28]) ||
			on_first_change[6])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg1_debug[28] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg1_debug_expected_prev);
		$display ("     Real value = %b", reg1_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[6] = 1'b0;
		last_reg1_debug_exp[28] = reg1_debug_expected_prev[28];
	end
	if (
		( reg1_debug_expected_prev[29] !== 1'bx ) && ( reg1_debug_prev[29] !== reg1_debug_expected_prev[29] )
		&& ((reg1_debug_expected_prev[29] !== last_reg1_debug_exp[29]) ||
			on_first_change[6])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg1_debug[29] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg1_debug_expected_prev);
		$display ("     Real value = %b", reg1_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[6] = 1'b0;
		last_reg1_debug_exp[29] = reg1_debug_expected_prev[29];
	end
	if (
		( reg1_debug_expected_prev[30] !== 1'bx ) && ( reg1_debug_prev[30] !== reg1_debug_expected_prev[30] )
		&& ((reg1_debug_expected_prev[30] !== last_reg1_debug_exp[30]) ||
			on_first_change[6])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg1_debug[30] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg1_debug_expected_prev);
		$display ("     Real value = %b", reg1_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[6] = 1'b0;
		last_reg1_debug_exp[30] = reg1_debug_expected_prev[30];
	end
	if (
		( reg1_debug_expected_prev[31] !== 1'bx ) && ( reg1_debug_prev[31] !== reg1_debug_expected_prev[31] )
		&& ((reg1_debug_expected_prev[31] !== last_reg1_debug_exp[31]) ||
			on_first_change[6])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg1_debug[31] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg1_debug_expected_prev);
		$display ("     Real value = %b", reg1_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[6] = 1'b0;
		last_reg1_debug_exp[31] = reg1_debug_expected_prev[31];
	end
	if (
		( reg2_debug_expected_prev[0] !== 1'bx ) && ( reg2_debug_prev[0] !== reg2_debug_expected_prev[0] )
		&& ((reg2_debug_expected_prev[0] !== last_reg2_debug_exp[0]) ||
			on_first_change[7])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg2_debug[0] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg2_debug_expected_prev);
		$display ("     Real value = %b", reg2_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[7] = 1'b0;
		last_reg2_debug_exp[0] = reg2_debug_expected_prev[0];
	end
	if (
		( reg2_debug_expected_prev[1] !== 1'bx ) && ( reg2_debug_prev[1] !== reg2_debug_expected_prev[1] )
		&& ((reg2_debug_expected_prev[1] !== last_reg2_debug_exp[1]) ||
			on_first_change[7])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg2_debug[1] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg2_debug_expected_prev);
		$display ("     Real value = %b", reg2_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[7] = 1'b0;
		last_reg2_debug_exp[1] = reg2_debug_expected_prev[1];
	end
	if (
		( reg2_debug_expected_prev[2] !== 1'bx ) && ( reg2_debug_prev[2] !== reg2_debug_expected_prev[2] )
		&& ((reg2_debug_expected_prev[2] !== last_reg2_debug_exp[2]) ||
			on_first_change[7])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg2_debug[2] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg2_debug_expected_prev);
		$display ("     Real value = %b", reg2_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[7] = 1'b0;
		last_reg2_debug_exp[2] = reg2_debug_expected_prev[2];
	end
	if (
		( reg2_debug_expected_prev[3] !== 1'bx ) && ( reg2_debug_prev[3] !== reg2_debug_expected_prev[3] )
		&& ((reg2_debug_expected_prev[3] !== last_reg2_debug_exp[3]) ||
			on_first_change[7])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg2_debug[3] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg2_debug_expected_prev);
		$display ("     Real value = %b", reg2_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[7] = 1'b0;
		last_reg2_debug_exp[3] = reg2_debug_expected_prev[3];
	end
	if (
		( reg2_debug_expected_prev[4] !== 1'bx ) && ( reg2_debug_prev[4] !== reg2_debug_expected_prev[4] )
		&& ((reg2_debug_expected_prev[4] !== last_reg2_debug_exp[4]) ||
			on_first_change[7])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg2_debug[4] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg2_debug_expected_prev);
		$display ("     Real value = %b", reg2_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[7] = 1'b0;
		last_reg2_debug_exp[4] = reg2_debug_expected_prev[4];
	end
	if (
		( reg2_debug_expected_prev[5] !== 1'bx ) && ( reg2_debug_prev[5] !== reg2_debug_expected_prev[5] )
		&& ((reg2_debug_expected_prev[5] !== last_reg2_debug_exp[5]) ||
			on_first_change[7])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg2_debug[5] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg2_debug_expected_prev);
		$display ("     Real value = %b", reg2_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[7] = 1'b0;
		last_reg2_debug_exp[5] = reg2_debug_expected_prev[5];
	end
	if (
		( reg2_debug_expected_prev[6] !== 1'bx ) && ( reg2_debug_prev[6] !== reg2_debug_expected_prev[6] )
		&& ((reg2_debug_expected_prev[6] !== last_reg2_debug_exp[6]) ||
			on_first_change[7])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg2_debug[6] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg2_debug_expected_prev);
		$display ("     Real value = %b", reg2_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[7] = 1'b0;
		last_reg2_debug_exp[6] = reg2_debug_expected_prev[6];
	end
	if (
		( reg2_debug_expected_prev[7] !== 1'bx ) && ( reg2_debug_prev[7] !== reg2_debug_expected_prev[7] )
		&& ((reg2_debug_expected_prev[7] !== last_reg2_debug_exp[7]) ||
			on_first_change[7])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg2_debug[7] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg2_debug_expected_prev);
		$display ("     Real value = %b", reg2_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[7] = 1'b0;
		last_reg2_debug_exp[7] = reg2_debug_expected_prev[7];
	end
	if (
		( reg2_debug_expected_prev[8] !== 1'bx ) && ( reg2_debug_prev[8] !== reg2_debug_expected_prev[8] )
		&& ((reg2_debug_expected_prev[8] !== last_reg2_debug_exp[8]) ||
			on_first_change[7])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg2_debug[8] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg2_debug_expected_prev);
		$display ("     Real value = %b", reg2_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[7] = 1'b0;
		last_reg2_debug_exp[8] = reg2_debug_expected_prev[8];
	end
	if (
		( reg2_debug_expected_prev[9] !== 1'bx ) && ( reg2_debug_prev[9] !== reg2_debug_expected_prev[9] )
		&& ((reg2_debug_expected_prev[9] !== last_reg2_debug_exp[9]) ||
			on_first_change[7])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg2_debug[9] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg2_debug_expected_prev);
		$display ("     Real value = %b", reg2_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[7] = 1'b0;
		last_reg2_debug_exp[9] = reg2_debug_expected_prev[9];
	end
	if (
		( reg2_debug_expected_prev[10] !== 1'bx ) && ( reg2_debug_prev[10] !== reg2_debug_expected_prev[10] )
		&& ((reg2_debug_expected_prev[10] !== last_reg2_debug_exp[10]) ||
			on_first_change[7])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg2_debug[10] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg2_debug_expected_prev);
		$display ("     Real value = %b", reg2_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[7] = 1'b0;
		last_reg2_debug_exp[10] = reg2_debug_expected_prev[10];
	end
	if (
		( reg2_debug_expected_prev[11] !== 1'bx ) && ( reg2_debug_prev[11] !== reg2_debug_expected_prev[11] )
		&& ((reg2_debug_expected_prev[11] !== last_reg2_debug_exp[11]) ||
			on_first_change[7])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg2_debug[11] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg2_debug_expected_prev);
		$display ("     Real value = %b", reg2_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[7] = 1'b0;
		last_reg2_debug_exp[11] = reg2_debug_expected_prev[11];
	end
	if (
		( reg2_debug_expected_prev[12] !== 1'bx ) && ( reg2_debug_prev[12] !== reg2_debug_expected_prev[12] )
		&& ((reg2_debug_expected_prev[12] !== last_reg2_debug_exp[12]) ||
			on_first_change[7])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg2_debug[12] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg2_debug_expected_prev);
		$display ("     Real value = %b", reg2_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[7] = 1'b0;
		last_reg2_debug_exp[12] = reg2_debug_expected_prev[12];
	end
	if (
		( reg2_debug_expected_prev[13] !== 1'bx ) && ( reg2_debug_prev[13] !== reg2_debug_expected_prev[13] )
		&& ((reg2_debug_expected_prev[13] !== last_reg2_debug_exp[13]) ||
			on_first_change[7])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg2_debug[13] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg2_debug_expected_prev);
		$display ("     Real value = %b", reg2_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[7] = 1'b0;
		last_reg2_debug_exp[13] = reg2_debug_expected_prev[13];
	end
	if (
		( reg2_debug_expected_prev[14] !== 1'bx ) && ( reg2_debug_prev[14] !== reg2_debug_expected_prev[14] )
		&& ((reg2_debug_expected_prev[14] !== last_reg2_debug_exp[14]) ||
			on_first_change[7])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg2_debug[14] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg2_debug_expected_prev);
		$display ("     Real value = %b", reg2_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[7] = 1'b0;
		last_reg2_debug_exp[14] = reg2_debug_expected_prev[14];
	end
	if (
		( reg2_debug_expected_prev[15] !== 1'bx ) && ( reg2_debug_prev[15] !== reg2_debug_expected_prev[15] )
		&& ((reg2_debug_expected_prev[15] !== last_reg2_debug_exp[15]) ||
			on_first_change[7])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg2_debug[15] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg2_debug_expected_prev);
		$display ("     Real value = %b", reg2_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[7] = 1'b0;
		last_reg2_debug_exp[15] = reg2_debug_expected_prev[15];
	end
	if (
		( reg2_debug_expected_prev[16] !== 1'bx ) && ( reg2_debug_prev[16] !== reg2_debug_expected_prev[16] )
		&& ((reg2_debug_expected_prev[16] !== last_reg2_debug_exp[16]) ||
			on_first_change[7])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg2_debug[16] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg2_debug_expected_prev);
		$display ("     Real value = %b", reg2_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[7] = 1'b0;
		last_reg2_debug_exp[16] = reg2_debug_expected_prev[16];
	end
	if (
		( reg2_debug_expected_prev[17] !== 1'bx ) && ( reg2_debug_prev[17] !== reg2_debug_expected_prev[17] )
		&& ((reg2_debug_expected_prev[17] !== last_reg2_debug_exp[17]) ||
			on_first_change[7])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg2_debug[17] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg2_debug_expected_prev);
		$display ("     Real value = %b", reg2_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[7] = 1'b0;
		last_reg2_debug_exp[17] = reg2_debug_expected_prev[17];
	end
	if (
		( reg2_debug_expected_prev[18] !== 1'bx ) && ( reg2_debug_prev[18] !== reg2_debug_expected_prev[18] )
		&& ((reg2_debug_expected_prev[18] !== last_reg2_debug_exp[18]) ||
			on_first_change[7])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg2_debug[18] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg2_debug_expected_prev);
		$display ("     Real value = %b", reg2_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[7] = 1'b0;
		last_reg2_debug_exp[18] = reg2_debug_expected_prev[18];
	end
	if (
		( reg2_debug_expected_prev[19] !== 1'bx ) && ( reg2_debug_prev[19] !== reg2_debug_expected_prev[19] )
		&& ((reg2_debug_expected_prev[19] !== last_reg2_debug_exp[19]) ||
			on_first_change[7])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg2_debug[19] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg2_debug_expected_prev);
		$display ("     Real value = %b", reg2_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[7] = 1'b0;
		last_reg2_debug_exp[19] = reg2_debug_expected_prev[19];
	end
	if (
		( reg2_debug_expected_prev[20] !== 1'bx ) && ( reg2_debug_prev[20] !== reg2_debug_expected_prev[20] )
		&& ((reg2_debug_expected_prev[20] !== last_reg2_debug_exp[20]) ||
			on_first_change[7])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg2_debug[20] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg2_debug_expected_prev);
		$display ("     Real value = %b", reg2_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[7] = 1'b0;
		last_reg2_debug_exp[20] = reg2_debug_expected_prev[20];
	end
	if (
		( reg2_debug_expected_prev[21] !== 1'bx ) && ( reg2_debug_prev[21] !== reg2_debug_expected_prev[21] )
		&& ((reg2_debug_expected_prev[21] !== last_reg2_debug_exp[21]) ||
			on_first_change[7])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg2_debug[21] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg2_debug_expected_prev);
		$display ("     Real value = %b", reg2_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[7] = 1'b0;
		last_reg2_debug_exp[21] = reg2_debug_expected_prev[21];
	end
	if (
		( reg2_debug_expected_prev[22] !== 1'bx ) && ( reg2_debug_prev[22] !== reg2_debug_expected_prev[22] )
		&& ((reg2_debug_expected_prev[22] !== last_reg2_debug_exp[22]) ||
			on_first_change[7])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg2_debug[22] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg2_debug_expected_prev);
		$display ("     Real value = %b", reg2_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[7] = 1'b0;
		last_reg2_debug_exp[22] = reg2_debug_expected_prev[22];
	end
	if (
		( reg2_debug_expected_prev[23] !== 1'bx ) && ( reg2_debug_prev[23] !== reg2_debug_expected_prev[23] )
		&& ((reg2_debug_expected_prev[23] !== last_reg2_debug_exp[23]) ||
			on_first_change[7])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg2_debug[23] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg2_debug_expected_prev);
		$display ("     Real value = %b", reg2_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[7] = 1'b0;
		last_reg2_debug_exp[23] = reg2_debug_expected_prev[23];
	end
	if (
		( reg2_debug_expected_prev[24] !== 1'bx ) && ( reg2_debug_prev[24] !== reg2_debug_expected_prev[24] )
		&& ((reg2_debug_expected_prev[24] !== last_reg2_debug_exp[24]) ||
			on_first_change[7])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg2_debug[24] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg2_debug_expected_prev);
		$display ("     Real value = %b", reg2_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[7] = 1'b0;
		last_reg2_debug_exp[24] = reg2_debug_expected_prev[24];
	end
	if (
		( reg2_debug_expected_prev[25] !== 1'bx ) && ( reg2_debug_prev[25] !== reg2_debug_expected_prev[25] )
		&& ((reg2_debug_expected_prev[25] !== last_reg2_debug_exp[25]) ||
			on_first_change[7])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg2_debug[25] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg2_debug_expected_prev);
		$display ("     Real value = %b", reg2_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[7] = 1'b0;
		last_reg2_debug_exp[25] = reg2_debug_expected_prev[25];
	end
	if (
		( reg2_debug_expected_prev[26] !== 1'bx ) && ( reg2_debug_prev[26] !== reg2_debug_expected_prev[26] )
		&& ((reg2_debug_expected_prev[26] !== last_reg2_debug_exp[26]) ||
			on_first_change[7])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg2_debug[26] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg2_debug_expected_prev);
		$display ("     Real value = %b", reg2_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[7] = 1'b0;
		last_reg2_debug_exp[26] = reg2_debug_expected_prev[26];
	end
	if (
		( reg2_debug_expected_prev[27] !== 1'bx ) && ( reg2_debug_prev[27] !== reg2_debug_expected_prev[27] )
		&& ((reg2_debug_expected_prev[27] !== last_reg2_debug_exp[27]) ||
			on_first_change[7])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg2_debug[27] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg2_debug_expected_prev);
		$display ("     Real value = %b", reg2_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[7] = 1'b0;
		last_reg2_debug_exp[27] = reg2_debug_expected_prev[27];
	end
	if (
		( reg2_debug_expected_prev[28] !== 1'bx ) && ( reg2_debug_prev[28] !== reg2_debug_expected_prev[28] )
		&& ((reg2_debug_expected_prev[28] !== last_reg2_debug_exp[28]) ||
			on_first_change[7])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg2_debug[28] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg2_debug_expected_prev);
		$display ("     Real value = %b", reg2_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[7] = 1'b0;
		last_reg2_debug_exp[28] = reg2_debug_expected_prev[28];
	end
	if (
		( reg2_debug_expected_prev[29] !== 1'bx ) && ( reg2_debug_prev[29] !== reg2_debug_expected_prev[29] )
		&& ((reg2_debug_expected_prev[29] !== last_reg2_debug_exp[29]) ||
			on_first_change[7])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg2_debug[29] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg2_debug_expected_prev);
		$display ("     Real value = %b", reg2_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[7] = 1'b0;
		last_reg2_debug_exp[29] = reg2_debug_expected_prev[29];
	end
	if (
		( reg2_debug_expected_prev[30] !== 1'bx ) && ( reg2_debug_prev[30] !== reg2_debug_expected_prev[30] )
		&& ((reg2_debug_expected_prev[30] !== last_reg2_debug_exp[30]) ||
			on_first_change[7])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg2_debug[30] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg2_debug_expected_prev);
		$display ("     Real value = %b", reg2_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[7] = 1'b0;
		last_reg2_debug_exp[30] = reg2_debug_expected_prev[30];
	end
	if (
		( reg2_debug_expected_prev[31] !== 1'bx ) && ( reg2_debug_prev[31] !== reg2_debug_expected_prev[31] )
		&& ((reg2_debug_expected_prev[31] !== last_reg2_debug_exp[31]) ||
			on_first_change[7])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg2_debug[31] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg2_debug_expected_prev);
		$display ("     Real value = %b", reg2_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[7] = 1'b0;
		last_reg2_debug_exp[31] = reg2_debug_expected_prev[31];
	end
	if (
		( reg3_debug_expected_prev[0] !== 1'bx ) && ( reg3_debug_prev[0] !== reg3_debug_expected_prev[0] )
		&& ((reg3_debug_expected_prev[0] !== last_reg3_debug_exp[0]) ||
			on_first_change[8])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg3_debug[0] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg3_debug_expected_prev);
		$display ("     Real value = %b", reg3_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[8] = 1'b0;
		last_reg3_debug_exp[0] = reg3_debug_expected_prev[0];
	end
	if (
		( reg3_debug_expected_prev[1] !== 1'bx ) && ( reg3_debug_prev[1] !== reg3_debug_expected_prev[1] )
		&& ((reg3_debug_expected_prev[1] !== last_reg3_debug_exp[1]) ||
			on_first_change[8])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg3_debug[1] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg3_debug_expected_prev);
		$display ("     Real value = %b", reg3_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[8] = 1'b0;
		last_reg3_debug_exp[1] = reg3_debug_expected_prev[1];
	end
	if (
		( reg3_debug_expected_prev[2] !== 1'bx ) && ( reg3_debug_prev[2] !== reg3_debug_expected_prev[2] )
		&& ((reg3_debug_expected_prev[2] !== last_reg3_debug_exp[2]) ||
			on_first_change[8])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg3_debug[2] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg3_debug_expected_prev);
		$display ("     Real value = %b", reg3_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[8] = 1'b0;
		last_reg3_debug_exp[2] = reg3_debug_expected_prev[2];
	end
	if (
		( reg3_debug_expected_prev[3] !== 1'bx ) && ( reg3_debug_prev[3] !== reg3_debug_expected_prev[3] )
		&& ((reg3_debug_expected_prev[3] !== last_reg3_debug_exp[3]) ||
			on_first_change[8])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg3_debug[3] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg3_debug_expected_prev);
		$display ("     Real value = %b", reg3_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[8] = 1'b0;
		last_reg3_debug_exp[3] = reg3_debug_expected_prev[3];
	end
	if (
		( reg3_debug_expected_prev[4] !== 1'bx ) && ( reg3_debug_prev[4] !== reg3_debug_expected_prev[4] )
		&& ((reg3_debug_expected_prev[4] !== last_reg3_debug_exp[4]) ||
			on_first_change[8])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg3_debug[4] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg3_debug_expected_prev);
		$display ("     Real value = %b", reg3_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[8] = 1'b0;
		last_reg3_debug_exp[4] = reg3_debug_expected_prev[4];
	end
	if (
		( reg3_debug_expected_prev[5] !== 1'bx ) && ( reg3_debug_prev[5] !== reg3_debug_expected_prev[5] )
		&& ((reg3_debug_expected_prev[5] !== last_reg3_debug_exp[5]) ||
			on_first_change[8])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg3_debug[5] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg3_debug_expected_prev);
		$display ("     Real value = %b", reg3_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[8] = 1'b0;
		last_reg3_debug_exp[5] = reg3_debug_expected_prev[5];
	end
	if (
		( reg3_debug_expected_prev[6] !== 1'bx ) && ( reg3_debug_prev[6] !== reg3_debug_expected_prev[6] )
		&& ((reg3_debug_expected_prev[6] !== last_reg3_debug_exp[6]) ||
			on_first_change[8])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg3_debug[6] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg3_debug_expected_prev);
		$display ("     Real value = %b", reg3_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[8] = 1'b0;
		last_reg3_debug_exp[6] = reg3_debug_expected_prev[6];
	end
	if (
		( reg3_debug_expected_prev[7] !== 1'bx ) && ( reg3_debug_prev[7] !== reg3_debug_expected_prev[7] )
		&& ((reg3_debug_expected_prev[7] !== last_reg3_debug_exp[7]) ||
			on_first_change[8])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg3_debug[7] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg3_debug_expected_prev);
		$display ("     Real value = %b", reg3_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[8] = 1'b0;
		last_reg3_debug_exp[7] = reg3_debug_expected_prev[7];
	end
	if (
		( reg3_debug_expected_prev[8] !== 1'bx ) && ( reg3_debug_prev[8] !== reg3_debug_expected_prev[8] )
		&& ((reg3_debug_expected_prev[8] !== last_reg3_debug_exp[8]) ||
			on_first_change[8])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg3_debug[8] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg3_debug_expected_prev);
		$display ("     Real value = %b", reg3_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[8] = 1'b0;
		last_reg3_debug_exp[8] = reg3_debug_expected_prev[8];
	end
	if (
		( reg3_debug_expected_prev[9] !== 1'bx ) && ( reg3_debug_prev[9] !== reg3_debug_expected_prev[9] )
		&& ((reg3_debug_expected_prev[9] !== last_reg3_debug_exp[9]) ||
			on_first_change[8])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg3_debug[9] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg3_debug_expected_prev);
		$display ("     Real value = %b", reg3_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[8] = 1'b0;
		last_reg3_debug_exp[9] = reg3_debug_expected_prev[9];
	end
	if (
		( reg3_debug_expected_prev[10] !== 1'bx ) && ( reg3_debug_prev[10] !== reg3_debug_expected_prev[10] )
		&& ((reg3_debug_expected_prev[10] !== last_reg3_debug_exp[10]) ||
			on_first_change[8])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg3_debug[10] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg3_debug_expected_prev);
		$display ("     Real value = %b", reg3_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[8] = 1'b0;
		last_reg3_debug_exp[10] = reg3_debug_expected_prev[10];
	end
	if (
		( reg3_debug_expected_prev[11] !== 1'bx ) && ( reg3_debug_prev[11] !== reg3_debug_expected_prev[11] )
		&& ((reg3_debug_expected_prev[11] !== last_reg3_debug_exp[11]) ||
			on_first_change[8])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg3_debug[11] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg3_debug_expected_prev);
		$display ("     Real value = %b", reg3_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[8] = 1'b0;
		last_reg3_debug_exp[11] = reg3_debug_expected_prev[11];
	end
	if (
		( reg3_debug_expected_prev[12] !== 1'bx ) && ( reg3_debug_prev[12] !== reg3_debug_expected_prev[12] )
		&& ((reg3_debug_expected_prev[12] !== last_reg3_debug_exp[12]) ||
			on_first_change[8])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg3_debug[12] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg3_debug_expected_prev);
		$display ("     Real value = %b", reg3_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[8] = 1'b0;
		last_reg3_debug_exp[12] = reg3_debug_expected_prev[12];
	end
	if (
		( reg3_debug_expected_prev[13] !== 1'bx ) && ( reg3_debug_prev[13] !== reg3_debug_expected_prev[13] )
		&& ((reg3_debug_expected_prev[13] !== last_reg3_debug_exp[13]) ||
			on_first_change[8])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg3_debug[13] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg3_debug_expected_prev);
		$display ("     Real value = %b", reg3_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[8] = 1'b0;
		last_reg3_debug_exp[13] = reg3_debug_expected_prev[13];
	end
	if (
		( reg3_debug_expected_prev[14] !== 1'bx ) && ( reg3_debug_prev[14] !== reg3_debug_expected_prev[14] )
		&& ((reg3_debug_expected_prev[14] !== last_reg3_debug_exp[14]) ||
			on_first_change[8])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg3_debug[14] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg3_debug_expected_prev);
		$display ("     Real value = %b", reg3_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[8] = 1'b0;
		last_reg3_debug_exp[14] = reg3_debug_expected_prev[14];
	end
	if (
		( reg3_debug_expected_prev[15] !== 1'bx ) && ( reg3_debug_prev[15] !== reg3_debug_expected_prev[15] )
		&& ((reg3_debug_expected_prev[15] !== last_reg3_debug_exp[15]) ||
			on_first_change[8])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg3_debug[15] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg3_debug_expected_prev);
		$display ("     Real value = %b", reg3_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[8] = 1'b0;
		last_reg3_debug_exp[15] = reg3_debug_expected_prev[15];
	end
	if (
		( reg3_debug_expected_prev[16] !== 1'bx ) && ( reg3_debug_prev[16] !== reg3_debug_expected_prev[16] )
		&& ((reg3_debug_expected_prev[16] !== last_reg3_debug_exp[16]) ||
			on_first_change[8])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg3_debug[16] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg3_debug_expected_prev);
		$display ("     Real value = %b", reg3_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[8] = 1'b0;
		last_reg3_debug_exp[16] = reg3_debug_expected_prev[16];
	end
	if (
		( reg3_debug_expected_prev[17] !== 1'bx ) && ( reg3_debug_prev[17] !== reg3_debug_expected_prev[17] )
		&& ((reg3_debug_expected_prev[17] !== last_reg3_debug_exp[17]) ||
			on_first_change[8])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg3_debug[17] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg3_debug_expected_prev);
		$display ("     Real value = %b", reg3_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[8] = 1'b0;
		last_reg3_debug_exp[17] = reg3_debug_expected_prev[17];
	end
	if (
		( reg3_debug_expected_prev[18] !== 1'bx ) && ( reg3_debug_prev[18] !== reg3_debug_expected_prev[18] )
		&& ((reg3_debug_expected_prev[18] !== last_reg3_debug_exp[18]) ||
			on_first_change[8])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg3_debug[18] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg3_debug_expected_prev);
		$display ("     Real value = %b", reg3_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[8] = 1'b0;
		last_reg3_debug_exp[18] = reg3_debug_expected_prev[18];
	end
	if (
		( reg3_debug_expected_prev[19] !== 1'bx ) && ( reg3_debug_prev[19] !== reg3_debug_expected_prev[19] )
		&& ((reg3_debug_expected_prev[19] !== last_reg3_debug_exp[19]) ||
			on_first_change[8])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg3_debug[19] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg3_debug_expected_prev);
		$display ("     Real value = %b", reg3_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[8] = 1'b0;
		last_reg3_debug_exp[19] = reg3_debug_expected_prev[19];
	end
	if (
		( reg3_debug_expected_prev[20] !== 1'bx ) && ( reg3_debug_prev[20] !== reg3_debug_expected_prev[20] )
		&& ((reg3_debug_expected_prev[20] !== last_reg3_debug_exp[20]) ||
			on_first_change[8])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg3_debug[20] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg3_debug_expected_prev);
		$display ("     Real value = %b", reg3_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[8] = 1'b0;
		last_reg3_debug_exp[20] = reg3_debug_expected_prev[20];
	end
	if (
		( reg3_debug_expected_prev[21] !== 1'bx ) && ( reg3_debug_prev[21] !== reg3_debug_expected_prev[21] )
		&& ((reg3_debug_expected_prev[21] !== last_reg3_debug_exp[21]) ||
			on_first_change[8])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg3_debug[21] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg3_debug_expected_prev);
		$display ("     Real value = %b", reg3_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[8] = 1'b0;
		last_reg3_debug_exp[21] = reg3_debug_expected_prev[21];
	end
	if (
		( reg3_debug_expected_prev[22] !== 1'bx ) && ( reg3_debug_prev[22] !== reg3_debug_expected_prev[22] )
		&& ((reg3_debug_expected_prev[22] !== last_reg3_debug_exp[22]) ||
			on_first_change[8])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg3_debug[22] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg3_debug_expected_prev);
		$display ("     Real value = %b", reg3_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[8] = 1'b0;
		last_reg3_debug_exp[22] = reg3_debug_expected_prev[22];
	end
	if (
		( reg3_debug_expected_prev[23] !== 1'bx ) && ( reg3_debug_prev[23] !== reg3_debug_expected_prev[23] )
		&& ((reg3_debug_expected_prev[23] !== last_reg3_debug_exp[23]) ||
			on_first_change[8])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg3_debug[23] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg3_debug_expected_prev);
		$display ("     Real value = %b", reg3_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[8] = 1'b0;
		last_reg3_debug_exp[23] = reg3_debug_expected_prev[23];
	end
	if (
		( reg3_debug_expected_prev[24] !== 1'bx ) && ( reg3_debug_prev[24] !== reg3_debug_expected_prev[24] )
		&& ((reg3_debug_expected_prev[24] !== last_reg3_debug_exp[24]) ||
			on_first_change[8])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg3_debug[24] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg3_debug_expected_prev);
		$display ("     Real value = %b", reg3_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[8] = 1'b0;
		last_reg3_debug_exp[24] = reg3_debug_expected_prev[24];
	end
	if (
		( reg3_debug_expected_prev[25] !== 1'bx ) && ( reg3_debug_prev[25] !== reg3_debug_expected_prev[25] )
		&& ((reg3_debug_expected_prev[25] !== last_reg3_debug_exp[25]) ||
			on_first_change[8])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg3_debug[25] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg3_debug_expected_prev);
		$display ("     Real value = %b", reg3_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[8] = 1'b0;
		last_reg3_debug_exp[25] = reg3_debug_expected_prev[25];
	end
	if (
		( reg3_debug_expected_prev[26] !== 1'bx ) && ( reg3_debug_prev[26] !== reg3_debug_expected_prev[26] )
		&& ((reg3_debug_expected_prev[26] !== last_reg3_debug_exp[26]) ||
			on_first_change[8])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg3_debug[26] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg3_debug_expected_prev);
		$display ("     Real value = %b", reg3_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[8] = 1'b0;
		last_reg3_debug_exp[26] = reg3_debug_expected_prev[26];
	end
	if (
		( reg3_debug_expected_prev[27] !== 1'bx ) && ( reg3_debug_prev[27] !== reg3_debug_expected_prev[27] )
		&& ((reg3_debug_expected_prev[27] !== last_reg3_debug_exp[27]) ||
			on_first_change[8])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg3_debug[27] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg3_debug_expected_prev);
		$display ("     Real value = %b", reg3_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[8] = 1'b0;
		last_reg3_debug_exp[27] = reg3_debug_expected_prev[27];
	end
	if (
		( reg3_debug_expected_prev[28] !== 1'bx ) && ( reg3_debug_prev[28] !== reg3_debug_expected_prev[28] )
		&& ((reg3_debug_expected_prev[28] !== last_reg3_debug_exp[28]) ||
			on_first_change[8])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg3_debug[28] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg3_debug_expected_prev);
		$display ("     Real value = %b", reg3_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[8] = 1'b0;
		last_reg3_debug_exp[28] = reg3_debug_expected_prev[28];
	end
	if (
		( reg3_debug_expected_prev[29] !== 1'bx ) && ( reg3_debug_prev[29] !== reg3_debug_expected_prev[29] )
		&& ((reg3_debug_expected_prev[29] !== last_reg3_debug_exp[29]) ||
			on_first_change[8])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg3_debug[29] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg3_debug_expected_prev);
		$display ("     Real value = %b", reg3_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[8] = 1'b0;
		last_reg3_debug_exp[29] = reg3_debug_expected_prev[29];
	end
	if (
		( reg3_debug_expected_prev[30] !== 1'bx ) && ( reg3_debug_prev[30] !== reg3_debug_expected_prev[30] )
		&& ((reg3_debug_expected_prev[30] !== last_reg3_debug_exp[30]) ||
			on_first_change[8])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg3_debug[30] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg3_debug_expected_prev);
		$display ("     Real value = %b", reg3_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[8] = 1'b0;
		last_reg3_debug_exp[30] = reg3_debug_expected_prev[30];
	end
	if (
		( reg3_debug_expected_prev[31] !== 1'bx ) && ( reg3_debug_prev[31] !== reg3_debug_expected_prev[31] )
		&& ((reg3_debug_expected_prev[31] !== last_reg3_debug_exp[31]) ||
			on_first_change[8])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg3_debug[31] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg3_debug_expected_prev);
		$display ("     Real value = %b", reg3_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[8] = 1'b0;
		last_reg3_debug_exp[31] = reg3_debug_expected_prev[31];
	end
	if (
		( reg4_debug_expected_prev[0] !== 1'bx ) && ( reg4_debug_prev[0] !== reg4_debug_expected_prev[0] )
		&& ((reg4_debug_expected_prev[0] !== last_reg4_debug_exp[0]) ||
			on_first_change[9])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg4_debug[0] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg4_debug_expected_prev);
		$display ("     Real value = %b", reg4_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[9] = 1'b0;
		last_reg4_debug_exp[0] = reg4_debug_expected_prev[0];
	end
	if (
		( reg4_debug_expected_prev[1] !== 1'bx ) && ( reg4_debug_prev[1] !== reg4_debug_expected_prev[1] )
		&& ((reg4_debug_expected_prev[1] !== last_reg4_debug_exp[1]) ||
			on_first_change[9])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg4_debug[1] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg4_debug_expected_prev);
		$display ("     Real value = %b", reg4_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[9] = 1'b0;
		last_reg4_debug_exp[1] = reg4_debug_expected_prev[1];
	end
	if (
		( reg4_debug_expected_prev[2] !== 1'bx ) && ( reg4_debug_prev[2] !== reg4_debug_expected_prev[2] )
		&& ((reg4_debug_expected_prev[2] !== last_reg4_debug_exp[2]) ||
			on_first_change[9])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg4_debug[2] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg4_debug_expected_prev);
		$display ("     Real value = %b", reg4_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[9] = 1'b0;
		last_reg4_debug_exp[2] = reg4_debug_expected_prev[2];
	end
	if (
		( reg4_debug_expected_prev[3] !== 1'bx ) && ( reg4_debug_prev[3] !== reg4_debug_expected_prev[3] )
		&& ((reg4_debug_expected_prev[3] !== last_reg4_debug_exp[3]) ||
			on_first_change[9])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg4_debug[3] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg4_debug_expected_prev);
		$display ("     Real value = %b", reg4_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[9] = 1'b0;
		last_reg4_debug_exp[3] = reg4_debug_expected_prev[3];
	end
	if (
		( reg4_debug_expected_prev[4] !== 1'bx ) && ( reg4_debug_prev[4] !== reg4_debug_expected_prev[4] )
		&& ((reg4_debug_expected_prev[4] !== last_reg4_debug_exp[4]) ||
			on_first_change[9])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg4_debug[4] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg4_debug_expected_prev);
		$display ("     Real value = %b", reg4_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[9] = 1'b0;
		last_reg4_debug_exp[4] = reg4_debug_expected_prev[4];
	end
	if (
		( reg4_debug_expected_prev[5] !== 1'bx ) && ( reg4_debug_prev[5] !== reg4_debug_expected_prev[5] )
		&& ((reg4_debug_expected_prev[5] !== last_reg4_debug_exp[5]) ||
			on_first_change[9])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg4_debug[5] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg4_debug_expected_prev);
		$display ("     Real value = %b", reg4_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[9] = 1'b0;
		last_reg4_debug_exp[5] = reg4_debug_expected_prev[5];
	end
	if (
		( reg4_debug_expected_prev[6] !== 1'bx ) && ( reg4_debug_prev[6] !== reg4_debug_expected_prev[6] )
		&& ((reg4_debug_expected_prev[6] !== last_reg4_debug_exp[6]) ||
			on_first_change[9])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg4_debug[6] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg4_debug_expected_prev);
		$display ("     Real value = %b", reg4_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[9] = 1'b0;
		last_reg4_debug_exp[6] = reg4_debug_expected_prev[6];
	end
	if (
		( reg4_debug_expected_prev[7] !== 1'bx ) && ( reg4_debug_prev[7] !== reg4_debug_expected_prev[7] )
		&& ((reg4_debug_expected_prev[7] !== last_reg4_debug_exp[7]) ||
			on_first_change[9])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg4_debug[7] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg4_debug_expected_prev);
		$display ("     Real value = %b", reg4_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[9] = 1'b0;
		last_reg4_debug_exp[7] = reg4_debug_expected_prev[7];
	end
	if (
		( reg4_debug_expected_prev[8] !== 1'bx ) && ( reg4_debug_prev[8] !== reg4_debug_expected_prev[8] )
		&& ((reg4_debug_expected_prev[8] !== last_reg4_debug_exp[8]) ||
			on_first_change[9])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg4_debug[8] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg4_debug_expected_prev);
		$display ("     Real value = %b", reg4_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[9] = 1'b0;
		last_reg4_debug_exp[8] = reg4_debug_expected_prev[8];
	end
	if (
		( reg4_debug_expected_prev[9] !== 1'bx ) && ( reg4_debug_prev[9] !== reg4_debug_expected_prev[9] )
		&& ((reg4_debug_expected_prev[9] !== last_reg4_debug_exp[9]) ||
			on_first_change[9])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg4_debug[9] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg4_debug_expected_prev);
		$display ("     Real value = %b", reg4_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[9] = 1'b0;
		last_reg4_debug_exp[9] = reg4_debug_expected_prev[9];
	end
	if (
		( reg4_debug_expected_prev[10] !== 1'bx ) && ( reg4_debug_prev[10] !== reg4_debug_expected_prev[10] )
		&& ((reg4_debug_expected_prev[10] !== last_reg4_debug_exp[10]) ||
			on_first_change[9])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg4_debug[10] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg4_debug_expected_prev);
		$display ("     Real value = %b", reg4_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[9] = 1'b0;
		last_reg4_debug_exp[10] = reg4_debug_expected_prev[10];
	end
	if (
		( reg4_debug_expected_prev[11] !== 1'bx ) && ( reg4_debug_prev[11] !== reg4_debug_expected_prev[11] )
		&& ((reg4_debug_expected_prev[11] !== last_reg4_debug_exp[11]) ||
			on_first_change[9])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg4_debug[11] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg4_debug_expected_prev);
		$display ("     Real value = %b", reg4_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[9] = 1'b0;
		last_reg4_debug_exp[11] = reg4_debug_expected_prev[11];
	end
	if (
		( reg4_debug_expected_prev[12] !== 1'bx ) && ( reg4_debug_prev[12] !== reg4_debug_expected_prev[12] )
		&& ((reg4_debug_expected_prev[12] !== last_reg4_debug_exp[12]) ||
			on_first_change[9])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg4_debug[12] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg4_debug_expected_prev);
		$display ("     Real value = %b", reg4_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[9] = 1'b0;
		last_reg4_debug_exp[12] = reg4_debug_expected_prev[12];
	end
	if (
		( reg4_debug_expected_prev[13] !== 1'bx ) && ( reg4_debug_prev[13] !== reg4_debug_expected_prev[13] )
		&& ((reg4_debug_expected_prev[13] !== last_reg4_debug_exp[13]) ||
			on_first_change[9])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg4_debug[13] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg4_debug_expected_prev);
		$display ("     Real value = %b", reg4_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[9] = 1'b0;
		last_reg4_debug_exp[13] = reg4_debug_expected_prev[13];
	end
	if (
		( reg4_debug_expected_prev[14] !== 1'bx ) && ( reg4_debug_prev[14] !== reg4_debug_expected_prev[14] )
		&& ((reg4_debug_expected_prev[14] !== last_reg4_debug_exp[14]) ||
			on_first_change[9])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg4_debug[14] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg4_debug_expected_prev);
		$display ("     Real value = %b", reg4_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[9] = 1'b0;
		last_reg4_debug_exp[14] = reg4_debug_expected_prev[14];
	end
	if (
		( reg4_debug_expected_prev[15] !== 1'bx ) && ( reg4_debug_prev[15] !== reg4_debug_expected_prev[15] )
		&& ((reg4_debug_expected_prev[15] !== last_reg4_debug_exp[15]) ||
			on_first_change[9])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg4_debug[15] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg4_debug_expected_prev);
		$display ("     Real value = %b", reg4_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[9] = 1'b0;
		last_reg4_debug_exp[15] = reg4_debug_expected_prev[15];
	end
	if (
		( reg4_debug_expected_prev[16] !== 1'bx ) && ( reg4_debug_prev[16] !== reg4_debug_expected_prev[16] )
		&& ((reg4_debug_expected_prev[16] !== last_reg4_debug_exp[16]) ||
			on_first_change[9])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg4_debug[16] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg4_debug_expected_prev);
		$display ("     Real value = %b", reg4_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[9] = 1'b0;
		last_reg4_debug_exp[16] = reg4_debug_expected_prev[16];
	end
	if (
		( reg4_debug_expected_prev[17] !== 1'bx ) && ( reg4_debug_prev[17] !== reg4_debug_expected_prev[17] )
		&& ((reg4_debug_expected_prev[17] !== last_reg4_debug_exp[17]) ||
			on_first_change[9])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg4_debug[17] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg4_debug_expected_prev);
		$display ("     Real value = %b", reg4_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[9] = 1'b0;
		last_reg4_debug_exp[17] = reg4_debug_expected_prev[17];
	end
	if (
		( reg4_debug_expected_prev[18] !== 1'bx ) && ( reg4_debug_prev[18] !== reg4_debug_expected_prev[18] )
		&& ((reg4_debug_expected_prev[18] !== last_reg4_debug_exp[18]) ||
			on_first_change[9])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg4_debug[18] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg4_debug_expected_prev);
		$display ("     Real value = %b", reg4_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[9] = 1'b0;
		last_reg4_debug_exp[18] = reg4_debug_expected_prev[18];
	end
	if (
		( reg4_debug_expected_prev[19] !== 1'bx ) && ( reg4_debug_prev[19] !== reg4_debug_expected_prev[19] )
		&& ((reg4_debug_expected_prev[19] !== last_reg4_debug_exp[19]) ||
			on_first_change[9])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg4_debug[19] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg4_debug_expected_prev);
		$display ("     Real value = %b", reg4_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[9] = 1'b0;
		last_reg4_debug_exp[19] = reg4_debug_expected_prev[19];
	end
	if (
		( reg4_debug_expected_prev[20] !== 1'bx ) && ( reg4_debug_prev[20] !== reg4_debug_expected_prev[20] )
		&& ((reg4_debug_expected_prev[20] !== last_reg4_debug_exp[20]) ||
			on_first_change[9])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg4_debug[20] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg4_debug_expected_prev);
		$display ("     Real value = %b", reg4_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[9] = 1'b0;
		last_reg4_debug_exp[20] = reg4_debug_expected_prev[20];
	end
	if (
		( reg4_debug_expected_prev[21] !== 1'bx ) && ( reg4_debug_prev[21] !== reg4_debug_expected_prev[21] )
		&& ((reg4_debug_expected_prev[21] !== last_reg4_debug_exp[21]) ||
			on_first_change[9])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg4_debug[21] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg4_debug_expected_prev);
		$display ("     Real value = %b", reg4_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[9] = 1'b0;
		last_reg4_debug_exp[21] = reg4_debug_expected_prev[21];
	end
	if (
		( reg4_debug_expected_prev[22] !== 1'bx ) && ( reg4_debug_prev[22] !== reg4_debug_expected_prev[22] )
		&& ((reg4_debug_expected_prev[22] !== last_reg4_debug_exp[22]) ||
			on_first_change[9])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg4_debug[22] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg4_debug_expected_prev);
		$display ("     Real value = %b", reg4_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[9] = 1'b0;
		last_reg4_debug_exp[22] = reg4_debug_expected_prev[22];
	end
	if (
		( reg4_debug_expected_prev[23] !== 1'bx ) && ( reg4_debug_prev[23] !== reg4_debug_expected_prev[23] )
		&& ((reg4_debug_expected_prev[23] !== last_reg4_debug_exp[23]) ||
			on_first_change[9])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg4_debug[23] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg4_debug_expected_prev);
		$display ("     Real value = %b", reg4_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[9] = 1'b0;
		last_reg4_debug_exp[23] = reg4_debug_expected_prev[23];
	end
	if (
		( reg4_debug_expected_prev[24] !== 1'bx ) && ( reg4_debug_prev[24] !== reg4_debug_expected_prev[24] )
		&& ((reg4_debug_expected_prev[24] !== last_reg4_debug_exp[24]) ||
			on_first_change[9])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg4_debug[24] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg4_debug_expected_prev);
		$display ("     Real value = %b", reg4_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[9] = 1'b0;
		last_reg4_debug_exp[24] = reg4_debug_expected_prev[24];
	end
	if (
		( reg4_debug_expected_prev[25] !== 1'bx ) && ( reg4_debug_prev[25] !== reg4_debug_expected_prev[25] )
		&& ((reg4_debug_expected_prev[25] !== last_reg4_debug_exp[25]) ||
			on_first_change[9])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg4_debug[25] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg4_debug_expected_prev);
		$display ("     Real value = %b", reg4_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[9] = 1'b0;
		last_reg4_debug_exp[25] = reg4_debug_expected_prev[25];
	end
	if (
		( reg4_debug_expected_prev[26] !== 1'bx ) && ( reg4_debug_prev[26] !== reg4_debug_expected_prev[26] )
		&& ((reg4_debug_expected_prev[26] !== last_reg4_debug_exp[26]) ||
			on_first_change[9])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg4_debug[26] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg4_debug_expected_prev);
		$display ("     Real value = %b", reg4_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[9] = 1'b0;
		last_reg4_debug_exp[26] = reg4_debug_expected_prev[26];
	end
	if (
		( reg4_debug_expected_prev[27] !== 1'bx ) && ( reg4_debug_prev[27] !== reg4_debug_expected_prev[27] )
		&& ((reg4_debug_expected_prev[27] !== last_reg4_debug_exp[27]) ||
			on_first_change[9])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg4_debug[27] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg4_debug_expected_prev);
		$display ("     Real value = %b", reg4_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[9] = 1'b0;
		last_reg4_debug_exp[27] = reg4_debug_expected_prev[27];
	end
	if (
		( reg4_debug_expected_prev[28] !== 1'bx ) && ( reg4_debug_prev[28] !== reg4_debug_expected_prev[28] )
		&& ((reg4_debug_expected_prev[28] !== last_reg4_debug_exp[28]) ||
			on_first_change[9])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg4_debug[28] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg4_debug_expected_prev);
		$display ("     Real value = %b", reg4_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[9] = 1'b0;
		last_reg4_debug_exp[28] = reg4_debug_expected_prev[28];
	end
	if (
		( reg4_debug_expected_prev[29] !== 1'bx ) && ( reg4_debug_prev[29] !== reg4_debug_expected_prev[29] )
		&& ((reg4_debug_expected_prev[29] !== last_reg4_debug_exp[29]) ||
			on_first_change[9])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg4_debug[29] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg4_debug_expected_prev);
		$display ("     Real value = %b", reg4_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[9] = 1'b0;
		last_reg4_debug_exp[29] = reg4_debug_expected_prev[29];
	end
	if (
		( reg4_debug_expected_prev[30] !== 1'bx ) && ( reg4_debug_prev[30] !== reg4_debug_expected_prev[30] )
		&& ((reg4_debug_expected_prev[30] !== last_reg4_debug_exp[30]) ||
			on_first_change[9])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg4_debug[30] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg4_debug_expected_prev);
		$display ("     Real value = %b", reg4_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[9] = 1'b0;
		last_reg4_debug_exp[30] = reg4_debug_expected_prev[30];
	end
	if (
		( reg4_debug_expected_prev[31] !== 1'bx ) && ( reg4_debug_prev[31] !== reg4_debug_expected_prev[31] )
		&& ((reg4_debug_expected_prev[31] !== last_reg4_debug_exp[31]) ||
			on_first_change[9])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg4_debug[31] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg4_debug_expected_prev);
		$display ("     Real value = %b", reg4_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[9] = 1'b0;
		last_reg4_debug_exp[31] = reg4_debug_expected_prev[31];
	end
	if (
		( reg5_debug_expected_prev[0] !== 1'bx ) && ( reg5_debug_prev[0] !== reg5_debug_expected_prev[0] )
		&& ((reg5_debug_expected_prev[0] !== last_reg5_debug_exp[0]) ||
			on_first_change[10])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg5_debug[0] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg5_debug_expected_prev);
		$display ("     Real value = %b", reg5_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[10] = 1'b0;
		last_reg5_debug_exp[0] = reg5_debug_expected_prev[0];
	end
	if (
		( reg5_debug_expected_prev[1] !== 1'bx ) && ( reg5_debug_prev[1] !== reg5_debug_expected_prev[1] )
		&& ((reg5_debug_expected_prev[1] !== last_reg5_debug_exp[1]) ||
			on_first_change[10])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg5_debug[1] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg5_debug_expected_prev);
		$display ("     Real value = %b", reg5_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[10] = 1'b0;
		last_reg5_debug_exp[1] = reg5_debug_expected_prev[1];
	end
	if (
		( reg5_debug_expected_prev[2] !== 1'bx ) && ( reg5_debug_prev[2] !== reg5_debug_expected_prev[2] )
		&& ((reg5_debug_expected_prev[2] !== last_reg5_debug_exp[2]) ||
			on_first_change[10])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg5_debug[2] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg5_debug_expected_prev);
		$display ("     Real value = %b", reg5_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[10] = 1'b0;
		last_reg5_debug_exp[2] = reg5_debug_expected_prev[2];
	end
	if (
		( reg5_debug_expected_prev[3] !== 1'bx ) && ( reg5_debug_prev[3] !== reg5_debug_expected_prev[3] )
		&& ((reg5_debug_expected_prev[3] !== last_reg5_debug_exp[3]) ||
			on_first_change[10])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg5_debug[3] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg5_debug_expected_prev);
		$display ("     Real value = %b", reg5_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[10] = 1'b0;
		last_reg5_debug_exp[3] = reg5_debug_expected_prev[3];
	end
	if (
		( reg5_debug_expected_prev[4] !== 1'bx ) && ( reg5_debug_prev[4] !== reg5_debug_expected_prev[4] )
		&& ((reg5_debug_expected_prev[4] !== last_reg5_debug_exp[4]) ||
			on_first_change[10])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg5_debug[4] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg5_debug_expected_prev);
		$display ("     Real value = %b", reg5_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[10] = 1'b0;
		last_reg5_debug_exp[4] = reg5_debug_expected_prev[4];
	end
	if (
		( reg5_debug_expected_prev[5] !== 1'bx ) && ( reg5_debug_prev[5] !== reg5_debug_expected_prev[5] )
		&& ((reg5_debug_expected_prev[5] !== last_reg5_debug_exp[5]) ||
			on_first_change[10])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg5_debug[5] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg5_debug_expected_prev);
		$display ("     Real value = %b", reg5_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[10] = 1'b0;
		last_reg5_debug_exp[5] = reg5_debug_expected_prev[5];
	end
	if (
		( reg5_debug_expected_prev[6] !== 1'bx ) && ( reg5_debug_prev[6] !== reg5_debug_expected_prev[6] )
		&& ((reg5_debug_expected_prev[6] !== last_reg5_debug_exp[6]) ||
			on_first_change[10])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg5_debug[6] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg5_debug_expected_prev);
		$display ("     Real value = %b", reg5_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[10] = 1'b0;
		last_reg5_debug_exp[6] = reg5_debug_expected_prev[6];
	end
	if (
		( reg5_debug_expected_prev[7] !== 1'bx ) && ( reg5_debug_prev[7] !== reg5_debug_expected_prev[7] )
		&& ((reg5_debug_expected_prev[7] !== last_reg5_debug_exp[7]) ||
			on_first_change[10])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg5_debug[7] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg5_debug_expected_prev);
		$display ("     Real value = %b", reg5_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[10] = 1'b0;
		last_reg5_debug_exp[7] = reg5_debug_expected_prev[7];
	end
	if (
		( reg5_debug_expected_prev[8] !== 1'bx ) && ( reg5_debug_prev[8] !== reg5_debug_expected_prev[8] )
		&& ((reg5_debug_expected_prev[8] !== last_reg5_debug_exp[8]) ||
			on_first_change[10])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg5_debug[8] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg5_debug_expected_prev);
		$display ("     Real value = %b", reg5_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[10] = 1'b0;
		last_reg5_debug_exp[8] = reg5_debug_expected_prev[8];
	end
	if (
		( reg5_debug_expected_prev[9] !== 1'bx ) && ( reg5_debug_prev[9] !== reg5_debug_expected_prev[9] )
		&& ((reg5_debug_expected_prev[9] !== last_reg5_debug_exp[9]) ||
			on_first_change[10])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg5_debug[9] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg5_debug_expected_prev);
		$display ("     Real value = %b", reg5_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[10] = 1'b0;
		last_reg5_debug_exp[9] = reg5_debug_expected_prev[9];
	end
	if (
		( reg5_debug_expected_prev[10] !== 1'bx ) && ( reg5_debug_prev[10] !== reg5_debug_expected_prev[10] )
		&& ((reg5_debug_expected_prev[10] !== last_reg5_debug_exp[10]) ||
			on_first_change[10])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg5_debug[10] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg5_debug_expected_prev);
		$display ("     Real value = %b", reg5_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[10] = 1'b0;
		last_reg5_debug_exp[10] = reg5_debug_expected_prev[10];
	end
	if (
		( reg5_debug_expected_prev[11] !== 1'bx ) && ( reg5_debug_prev[11] !== reg5_debug_expected_prev[11] )
		&& ((reg5_debug_expected_prev[11] !== last_reg5_debug_exp[11]) ||
			on_first_change[10])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg5_debug[11] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg5_debug_expected_prev);
		$display ("     Real value = %b", reg5_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[10] = 1'b0;
		last_reg5_debug_exp[11] = reg5_debug_expected_prev[11];
	end
	if (
		( reg5_debug_expected_prev[12] !== 1'bx ) && ( reg5_debug_prev[12] !== reg5_debug_expected_prev[12] )
		&& ((reg5_debug_expected_prev[12] !== last_reg5_debug_exp[12]) ||
			on_first_change[10])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg5_debug[12] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg5_debug_expected_prev);
		$display ("     Real value = %b", reg5_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[10] = 1'b0;
		last_reg5_debug_exp[12] = reg5_debug_expected_prev[12];
	end
	if (
		( reg5_debug_expected_prev[13] !== 1'bx ) && ( reg5_debug_prev[13] !== reg5_debug_expected_prev[13] )
		&& ((reg5_debug_expected_prev[13] !== last_reg5_debug_exp[13]) ||
			on_first_change[10])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg5_debug[13] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg5_debug_expected_prev);
		$display ("     Real value = %b", reg5_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[10] = 1'b0;
		last_reg5_debug_exp[13] = reg5_debug_expected_prev[13];
	end
	if (
		( reg5_debug_expected_prev[14] !== 1'bx ) && ( reg5_debug_prev[14] !== reg5_debug_expected_prev[14] )
		&& ((reg5_debug_expected_prev[14] !== last_reg5_debug_exp[14]) ||
			on_first_change[10])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg5_debug[14] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg5_debug_expected_prev);
		$display ("     Real value = %b", reg5_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[10] = 1'b0;
		last_reg5_debug_exp[14] = reg5_debug_expected_prev[14];
	end
	if (
		( reg5_debug_expected_prev[15] !== 1'bx ) && ( reg5_debug_prev[15] !== reg5_debug_expected_prev[15] )
		&& ((reg5_debug_expected_prev[15] !== last_reg5_debug_exp[15]) ||
			on_first_change[10])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg5_debug[15] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg5_debug_expected_prev);
		$display ("     Real value = %b", reg5_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[10] = 1'b0;
		last_reg5_debug_exp[15] = reg5_debug_expected_prev[15];
	end
	if (
		( reg5_debug_expected_prev[16] !== 1'bx ) && ( reg5_debug_prev[16] !== reg5_debug_expected_prev[16] )
		&& ((reg5_debug_expected_prev[16] !== last_reg5_debug_exp[16]) ||
			on_first_change[10])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg5_debug[16] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg5_debug_expected_prev);
		$display ("     Real value = %b", reg5_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[10] = 1'b0;
		last_reg5_debug_exp[16] = reg5_debug_expected_prev[16];
	end
	if (
		( reg5_debug_expected_prev[17] !== 1'bx ) && ( reg5_debug_prev[17] !== reg5_debug_expected_prev[17] )
		&& ((reg5_debug_expected_prev[17] !== last_reg5_debug_exp[17]) ||
			on_first_change[10])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg5_debug[17] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg5_debug_expected_prev);
		$display ("     Real value = %b", reg5_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[10] = 1'b0;
		last_reg5_debug_exp[17] = reg5_debug_expected_prev[17];
	end
	if (
		( reg5_debug_expected_prev[18] !== 1'bx ) && ( reg5_debug_prev[18] !== reg5_debug_expected_prev[18] )
		&& ((reg5_debug_expected_prev[18] !== last_reg5_debug_exp[18]) ||
			on_first_change[10])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg5_debug[18] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg5_debug_expected_prev);
		$display ("     Real value = %b", reg5_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[10] = 1'b0;
		last_reg5_debug_exp[18] = reg5_debug_expected_prev[18];
	end
	if (
		( reg5_debug_expected_prev[19] !== 1'bx ) && ( reg5_debug_prev[19] !== reg5_debug_expected_prev[19] )
		&& ((reg5_debug_expected_prev[19] !== last_reg5_debug_exp[19]) ||
			on_first_change[10])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg5_debug[19] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg5_debug_expected_prev);
		$display ("     Real value = %b", reg5_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[10] = 1'b0;
		last_reg5_debug_exp[19] = reg5_debug_expected_prev[19];
	end
	if (
		( reg5_debug_expected_prev[20] !== 1'bx ) && ( reg5_debug_prev[20] !== reg5_debug_expected_prev[20] )
		&& ((reg5_debug_expected_prev[20] !== last_reg5_debug_exp[20]) ||
			on_first_change[10])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg5_debug[20] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg5_debug_expected_prev);
		$display ("     Real value = %b", reg5_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[10] = 1'b0;
		last_reg5_debug_exp[20] = reg5_debug_expected_prev[20];
	end
	if (
		( reg5_debug_expected_prev[21] !== 1'bx ) && ( reg5_debug_prev[21] !== reg5_debug_expected_prev[21] )
		&& ((reg5_debug_expected_prev[21] !== last_reg5_debug_exp[21]) ||
			on_first_change[10])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg5_debug[21] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg5_debug_expected_prev);
		$display ("     Real value = %b", reg5_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[10] = 1'b0;
		last_reg5_debug_exp[21] = reg5_debug_expected_prev[21];
	end
	if (
		( reg5_debug_expected_prev[22] !== 1'bx ) && ( reg5_debug_prev[22] !== reg5_debug_expected_prev[22] )
		&& ((reg5_debug_expected_prev[22] !== last_reg5_debug_exp[22]) ||
			on_first_change[10])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg5_debug[22] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg5_debug_expected_prev);
		$display ("     Real value = %b", reg5_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[10] = 1'b0;
		last_reg5_debug_exp[22] = reg5_debug_expected_prev[22];
	end
	if (
		( reg5_debug_expected_prev[23] !== 1'bx ) && ( reg5_debug_prev[23] !== reg5_debug_expected_prev[23] )
		&& ((reg5_debug_expected_prev[23] !== last_reg5_debug_exp[23]) ||
			on_first_change[10])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg5_debug[23] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg5_debug_expected_prev);
		$display ("     Real value = %b", reg5_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[10] = 1'b0;
		last_reg5_debug_exp[23] = reg5_debug_expected_prev[23];
	end
	if (
		( reg5_debug_expected_prev[24] !== 1'bx ) && ( reg5_debug_prev[24] !== reg5_debug_expected_prev[24] )
		&& ((reg5_debug_expected_prev[24] !== last_reg5_debug_exp[24]) ||
			on_first_change[10])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg5_debug[24] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg5_debug_expected_prev);
		$display ("     Real value = %b", reg5_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[10] = 1'b0;
		last_reg5_debug_exp[24] = reg5_debug_expected_prev[24];
	end
	if (
		( reg5_debug_expected_prev[25] !== 1'bx ) && ( reg5_debug_prev[25] !== reg5_debug_expected_prev[25] )
		&& ((reg5_debug_expected_prev[25] !== last_reg5_debug_exp[25]) ||
			on_first_change[10])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg5_debug[25] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg5_debug_expected_prev);
		$display ("     Real value = %b", reg5_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[10] = 1'b0;
		last_reg5_debug_exp[25] = reg5_debug_expected_prev[25];
	end
	if (
		( reg5_debug_expected_prev[26] !== 1'bx ) && ( reg5_debug_prev[26] !== reg5_debug_expected_prev[26] )
		&& ((reg5_debug_expected_prev[26] !== last_reg5_debug_exp[26]) ||
			on_first_change[10])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg5_debug[26] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg5_debug_expected_prev);
		$display ("     Real value = %b", reg5_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[10] = 1'b0;
		last_reg5_debug_exp[26] = reg5_debug_expected_prev[26];
	end
	if (
		( reg5_debug_expected_prev[27] !== 1'bx ) && ( reg5_debug_prev[27] !== reg5_debug_expected_prev[27] )
		&& ((reg5_debug_expected_prev[27] !== last_reg5_debug_exp[27]) ||
			on_first_change[10])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg5_debug[27] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg5_debug_expected_prev);
		$display ("     Real value = %b", reg5_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[10] = 1'b0;
		last_reg5_debug_exp[27] = reg5_debug_expected_prev[27];
	end
	if (
		( reg5_debug_expected_prev[28] !== 1'bx ) && ( reg5_debug_prev[28] !== reg5_debug_expected_prev[28] )
		&& ((reg5_debug_expected_prev[28] !== last_reg5_debug_exp[28]) ||
			on_first_change[10])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg5_debug[28] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg5_debug_expected_prev);
		$display ("     Real value = %b", reg5_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[10] = 1'b0;
		last_reg5_debug_exp[28] = reg5_debug_expected_prev[28];
	end
	if (
		( reg5_debug_expected_prev[29] !== 1'bx ) && ( reg5_debug_prev[29] !== reg5_debug_expected_prev[29] )
		&& ((reg5_debug_expected_prev[29] !== last_reg5_debug_exp[29]) ||
			on_first_change[10])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg5_debug[29] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg5_debug_expected_prev);
		$display ("     Real value = %b", reg5_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[10] = 1'b0;
		last_reg5_debug_exp[29] = reg5_debug_expected_prev[29];
	end
	if (
		( reg5_debug_expected_prev[30] !== 1'bx ) && ( reg5_debug_prev[30] !== reg5_debug_expected_prev[30] )
		&& ((reg5_debug_expected_prev[30] !== last_reg5_debug_exp[30]) ||
			on_first_change[10])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg5_debug[30] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg5_debug_expected_prev);
		$display ("     Real value = %b", reg5_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[10] = 1'b0;
		last_reg5_debug_exp[30] = reg5_debug_expected_prev[30];
	end
	if (
		( reg5_debug_expected_prev[31] !== 1'bx ) && ( reg5_debug_prev[31] !== reg5_debug_expected_prev[31] )
		&& ((reg5_debug_expected_prev[31] !== last_reg5_debug_exp[31]) ||
			on_first_change[10])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg5_debug[31] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg5_debug_expected_prev);
		$display ("     Real value = %b", reg5_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[10] = 1'b0;
		last_reg5_debug_exp[31] = reg5_debug_expected_prev[31];
	end
	if (
		( reg6_debug_expected_prev[0] !== 1'bx ) && ( reg6_debug_prev[0] !== reg6_debug_expected_prev[0] )
		&& ((reg6_debug_expected_prev[0] !== last_reg6_debug_exp[0]) ||
			on_first_change[11])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg6_debug[0] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg6_debug_expected_prev);
		$display ("     Real value = %b", reg6_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[11] = 1'b0;
		last_reg6_debug_exp[0] = reg6_debug_expected_prev[0];
	end
	if (
		( reg6_debug_expected_prev[1] !== 1'bx ) && ( reg6_debug_prev[1] !== reg6_debug_expected_prev[1] )
		&& ((reg6_debug_expected_prev[1] !== last_reg6_debug_exp[1]) ||
			on_first_change[11])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg6_debug[1] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg6_debug_expected_prev);
		$display ("     Real value = %b", reg6_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[11] = 1'b0;
		last_reg6_debug_exp[1] = reg6_debug_expected_prev[1];
	end
	if (
		( reg6_debug_expected_prev[2] !== 1'bx ) && ( reg6_debug_prev[2] !== reg6_debug_expected_prev[2] )
		&& ((reg6_debug_expected_prev[2] !== last_reg6_debug_exp[2]) ||
			on_first_change[11])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg6_debug[2] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg6_debug_expected_prev);
		$display ("     Real value = %b", reg6_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[11] = 1'b0;
		last_reg6_debug_exp[2] = reg6_debug_expected_prev[2];
	end
	if (
		( reg6_debug_expected_prev[3] !== 1'bx ) && ( reg6_debug_prev[3] !== reg6_debug_expected_prev[3] )
		&& ((reg6_debug_expected_prev[3] !== last_reg6_debug_exp[3]) ||
			on_first_change[11])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg6_debug[3] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg6_debug_expected_prev);
		$display ("     Real value = %b", reg6_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[11] = 1'b0;
		last_reg6_debug_exp[3] = reg6_debug_expected_prev[3];
	end
	if (
		( reg6_debug_expected_prev[4] !== 1'bx ) && ( reg6_debug_prev[4] !== reg6_debug_expected_prev[4] )
		&& ((reg6_debug_expected_prev[4] !== last_reg6_debug_exp[4]) ||
			on_first_change[11])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg6_debug[4] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg6_debug_expected_prev);
		$display ("     Real value = %b", reg6_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[11] = 1'b0;
		last_reg6_debug_exp[4] = reg6_debug_expected_prev[4];
	end
	if (
		( reg6_debug_expected_prev[5] !== 1'bx ) && ( reg6_debug_prev[5] !== reg6_debug_expected_prev[5] )
		&& ((reg6_debug_expected_prev[5] !== last_reg6_debug_exp[5]) ||
			on_first_change[11])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg6_debug[5] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg6_debug_expected_prev);
		$display ("     Real value = %b", reg6_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[11] = 1'b0;
		last_reg6_debug_exp[5] = reg6_debug_expected_prev[5];
	end
	if (
		( reg6_debug_expected_prev[6] !== 1'bx ) && ( reg6_debug_prev[6] !== reg6_debug_expected_prev[6] )
		&& ((reg6_debug_expected_prev[6] !== last_reg6_debug_exp[6]) ||
			on_first_change[11])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg6_debug[6] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg6_debug_expected_prev);
		$display ("     Real value = %b", reg6_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[11] = 1'b0;
		last_reg6_debug_exp[6] = reg6_debug_expected_prev[6];
	end
	if (
		( reg6_debug_expected_prev[7] !== 1'bx ) && ( reg6_debug_prev[7] !== reg6_debug_expected_prev[7] )
		&& ((reg6_debug_expected_prev[7] !== last_reg6_debug_exp[7]) ||
			on_first_change[11])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg6_debug[7] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg6_debug_expected_prev);
		$display ("     Real value = %b", reg6_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[11] = 1'b0;
		last_reg6_debug_exp[7] = reg6_debug_expected_prev[7];
	end
	if (
		( reg6_debug_expected_prev[8] !== 1'bx ) && ( reg6_debug_prev[8] !== reg6_debug_expected_prev[8] )
		&& ((reg6_debug_expected_prev[8] !== last_reg6_debug_exp[8]) ||
			on_first_change[11])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg6_debug[8] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg6_debug_expected_prev);
		$display ("     Real value = %b", reg6_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[11] = 1'b0;
		last_reg6_debug_exp[8] = reg6_debug_expected_prev[8];
	end
	if (
		( reg6_debug_expected_prev[9] !== 1'bx ) && ( reg6_debug_prev[9] !== reg6_debug_expected_prev[9] )
		&& ((reg6_debug_expected_prev[9] !== last_reg6_debug_exp[9]) ||
			on_first_change[11])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg6_debug[9] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg6_debug_expected_prev);
		$display ("     Real value = %b", reg6_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[11] = 1'b0;
		last_reg6_debug_exp[9] = reg6_debug_expected_prev[9];
	end
	if (
		( reg6_debug_expected_prev[10] !== 1'bx ) && ( reg6_debug_prev[10] !== reg6_debug_expected_prev[10] )
		&& ((reg6_debug_expected_prev[10] !== last_reg6_debug_exp[10]) ||
			on_first_change[11])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg6_debug[10] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg6_debug_expected_prev);
		$display ("     Real value = %b", reg6_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[11] = 1'b0;
		last_reg6_debug_exp[10] = reg6_debug_expected_prev[10];
	end
	if (
		( reg6_debug_expected_prev[11] !== 1'bx ) && ( reg6_debug_prev[11] !== reg6_debug_expected_prev[11] )
		&& ((reg6_debug_expected_prev[11] !== last_reg6_debug_exp[11]) ||
			on_first_change[11])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg6_debug[11] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg6_debug_expected_prev);
		$display ("     Real value = %b", reg6_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[11] = 1'b0;
		last_reg6_debug_exp[11] = reg6_debug_expected_prev[11];
	end
	if (
		( reg6_debug_expected_prev[12] !== 1'bx ) && ( reg6_debug_prev[12] !== reg6_debug_expected_prev[12] )
		&& ((reg6_debug_expected_prev[12] !== last_reg6_debug_exp[12]) ||
			on_first_change[11])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg6_debug[12] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg6_debug_expected_prev);
		$display ("     Real value = %b", reg6_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[11] = 1'b0;
		last_reg6_debug_exp[12] = reg6_debug_expected_prev[12];
	end
	if (
		( reg6_debug_expected_prev[13] !== 1'bx ) && ( reg6_debug_prev[13] !== reg6_debug_expected_prev[13] )
		&& ((reg6_debug_expected_prev[13] !== last_reg6_debug_exp[13]) ||
			on_first_change[11])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg6_debug[13] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg6_debug_expected_prev);
		$display ("     Real value = %b", reg6_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[11] = 1'b0;
		last_reg6_debug_exp[13] = reg6_debug_expected_prev[13];
	end
	if (
		( reg6_debug_expected_prev[14] !== 1'bx ) && ( reg6_debug_prev[14] !== reg6_debug_expected_prev[14] )
		&& ((reg6_debug_expected_prev[14] !== last_reg6_debug_exp[14]) ||
			on_first_change[11])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg6_debug[14] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg6_debug_expected_prev);
		$display ("     Real value = %b", reg6_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[11] = 1'b0;
		last_reg6_debug_exp[14] = reg6_debug_expected_prev[14];
	end
	if (
		( reg6_debug_expected_prev[15] !== 1'bx ) && ( reg6_debug_prev[15] !== reg6_debug_expected_prev[15] )
		&& ((reg6_debug_expected_prev[15] !== last_reg6_debug_exp[15]) ||
			on_first_change[11])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg6_debug[15] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg6_debug_expected_prev);
		$display ("     Real value = %b", reg6_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[11] = 1'b0;
		last_reg6_debug_exp[15] = reg6_debug_expected_prev[15];
	end
	if (
		( reg6_debug_expected_prev[16] !== 1'bx ) && ( reg6_debug_prev[16] !== reg6_debug_expected_prev[16] )
		&& ((reg6_debug_expected_prev[16] !== last_reg6_debug_exp[16]) ||
			on_first_change[11])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg6_debug[16] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg6_debug_expected_prev);
		$display ("     Real value = %b", reg6_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[11] = 1'b0;
		last_reg6_debug_exp[16] = reg6_debug_expected_prev[16];
	end
	if (
		( reg6_debug_expected_prev[17] !== 1'bx ) && ( reg6_debug_prev[17] !== reg6_debug_expected_prev[17] )
		&& ((reg6_debug_expected_prev[17] !== last_reg6_debug_exp[17]) ||
			on_first_change[11])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg6_debug[17] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg6_debug_expected_prev);
		$display ("     Real value = %b", reg6_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[11] = 1'b0;
		last_reg6_debug_exp[17] = reg6_debug_expected_prev[17];
	end
	if (
		( reg6_debug_expected_prev[18] !== 1'bx ) && ( reg6_debug_prev[18] !== reg6_debug_expected_prev[18] )
		&& ((reg6_debug_expected_prev[18] !== last_reg6_debug_exp[18]) ||
			on_first_change[11])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg6_debug[18] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg6_debug_expected_prev);
		$display ("     Real value = %b", reg6_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[11] = 1'b0;
		last_reg6_debug_exp[18] = reg6_debug_expected_prev[18];
	end
	if (
		( reg6_debug_expected_prev[19] !== 1'bx ) && ( reg6_debug_prev[19] !== reg6_debug_expected_prev[19] )
		&& ((reg6_debug_expected_prev[19] !== last_reg6_debug_exp[19]) ||
			on_first_change[11])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg6_debug[19] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg6_debug_expected_prev);
		$display ("     Real value = %b", reg6_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[11] = 1'b0;
		last_reg6_debug_exp[19] = reg6_debug_expected_prev[19];
	end
	if (
		( reg6_debug_expected_prev[20] !== 1'bx ) && ( reg6_debug_prev[20] !== reg6_debug_expected_prev[20] )
		&& ((reg6_debug_expected_prev[20] !== last_reg6_debug_exp[20]) ||
			on_first_change[11])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg6_debug[20] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg6_debug_expected_prev);
		$display ("     Real value = %b", reg6_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[11] = 1'b0;
		last_reg6_debug_exp[20] = reg6_debug_expected_prev[20];
	end
	if (
		( reg6_debug_expected_prev[21] !== 1'bx ) && ( reg6_debug_prev[21] !== reg6_debug_expected_prev[21] )
		&& ((reg6_debug_expected_prev[21] !== last_reg6_debug_exp[21]) ||
			on_first_change[11])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg6_debug[21] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg6_debug_expected_prev);
		$display ("     Real value = %b", reg6_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[11] = 1'b0;
		last_reg6_debug_exp[21] = reg6_debug_expected_prev[21];
	end
	if (
		( reg6_debug_expected_prev[22] !== 1'bx ) && ( reg6_debug_prev[22] !== reg6_debug_expected_prev[22] )
		&& ((reg6_debug_expected_prev[22] !== last_reg6_debug_exp[22]) ||
			on_first_change[11])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg6_debug[22] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg6_debug_expected_prev);
		$display ("     Real value = %b", reg6_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[11] = 1'b0;
		last_reg6_debug_exp[22] = reg6_debug_expected_prev[22];
	end
	if (
		( reg6_debug_expected_prev[23] !== 1'bx ) && ( reg6_debug_prev[23] !== reg6_debug_expected_prev[23] )
		&& ((reg6_debug_expected_prev[23] !== last_reg6_debug_exp[23]) ||
			on_first_change[11])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg6_debug[23] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg6_debug_expected_prev);
		$display ("     Real value = %b", reg6_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[11] = 1'b0;
		last_reg6_debug_exp[23] = reg6_debug_expected_prev[23];
	end
	if (
		( reg6_debug_expected_prev[24] !== 1'bx ) && ( reg6_debug_prev[24] !== reg6_debug_expected_prev[24] )
		&& ((reg6_debug_expected_prev[24] !== last_reg6_debug_exp[24]) ||
			on_first_change[11])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg6_debug[24] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg6_debug_expected_prev);
		$display ("     Real value = %b", reg6_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[11] = 1'b0;
		last_reg6_debug_exp[24] = reg6_debug_expected_prev[24];
	end
	if (
		( reg6_debug_expected_prev[25] !== 1'bx ) && ( reg6_debug_prev[25] !== reg6_debug_expected_prev[25] )
		&& ((reg6_debug_expected_prev[25] !== last_reg6_debug_exp[25]) ||
			on_first_change[11])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg6_debug[25] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg6_debug_expected_prev);
		$display ("     Real value = %b", reg6_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[11] = 1'b0;
		last_reg6_debug_exp[25] = reg6_debug_expected_prev[25];
	end
	if (
		( reg6_debug_expected_prev[26] !== 1'bx ) && ( reg6_debug_prev[26] !== reg6_debug_expected_prev[26] )
		&& ((reg6_debug_expected_prev[26] !== last_reg6_debug_exp[26]) ||
			on_first_change[11])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg6_debug[26] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg6_debug_expected_prev);
		$display ("     Real value = %b", reg6_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[11] = 1'b0;
		last_reg6_debug_exp[26] = reg6_debug_expected_prev[26];
	end
	if (
		( reg6_debug_expected_prev[27] !== 1'bx ) && ( reg6_debug_prev[27] !== reg6_debug_expected_prev[27] )
		&& ((reg6_debug_expected_prev[27] !== last_reg6_debug_exp[27]) ||
			on_first_change[11])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg6_debug[27] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg6_debug_expected_prev);
		$display ("     Real value = %b", reg6_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[11] = 1'b0;
		last_reg6_debug_exp[27] = reg6_debug_expected_prev[27];
	end
	if (
		( reg6_debug_expected_prev[28] !== 1'bx ) && ( reg6_debug_prev[28] !== reg6_debug_expected_prev[28] )
		&& ((reg6_debug_expected_prev[28] !== last_reg6_debug_exp[28]) ||
			on_first_change[11])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg6_debug[28] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg6_debug_expected_prev);
		$display ("     Real value = %b", reg6_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[11] = 1'b0;
		last_reg6_debug_exp[28] = reg6_debug_expected_prev[28];
	end
	if (
		( reg6_debug_expected_prev[29] !== 1'bx ) && ( reg6_debug_prev[29] !== reg6_debug_expected_prev[29] )
		&& ((reg6_debug_expected_prev[29] !== last_reg6_debug_exp[29]) ||
			on_first_change[11])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg6_debug[29] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg6_debug_expected_prev);
		$display ("     Real value = %b", reg6_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[11] = 1'b0;
		last_reg6_debug_exp[29] = reg6_debug_expected_prev[29];
	end
	if (
		( reg6_debug_expected_prev[30] !== 1'bx ) && ( reg6_debug_prev[30] !== reg6_debug_expected_prev[30] )
		&& ((reg6_debug_expected_prev[30] !== last_reg6_debug_exp[30]) ||
			on_first_change[11])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg6_debug[30] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg6_debug_expected_prev);
		$display ("     Real value = %b", reg6_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[11] = 1'b0;
		last_reg6_debug_exp[30] = reg6_debug_expected_prev[30];
	end
	if (
		( reg6_debug_expected_prev[31] !== 1'bx ) && ( reg6_debug_prev[31] !== reg6_debug_expected_prev[31] )
		&& ((reg6_debug_expected_prev[31] !== last_reg6_debug_exp[31]) ||
			on_first_change[11])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg6_debug[31] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg6_debug_expected_prev);
		$display ("     Real value = %b", reg6_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[11] = 1'b0;
		last_reg6_debug_exp[31] = reg6_debug_expected_prev[31];
	end
	if (
		( reg7_debug_expected_prev[0] !== 1'bx ) && ( reg7_debug_prev[0] !== reg7_debug_expected_prev[0] )
		&& ((reg7_debug_expected_prev[0] !== last_reg7_debug_exp[0]) ||
			on_first_change[12])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg7_debug[0] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg7_debug_expected_prev);
		$display ("     Real value = %b", reg7_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[12] = 1'b0;
		last_reg7_debug_exp[0] = reg7_debug_expected_prev[0];
	end
	if (
		( reg7_debug_expected_prev[1] !== 1'bx ) && ( reg7_debug_prev[1] !== reg7_debug_expected_prev[1] )
		&& ((reg7_debug_expected_prev[1] !== last_reg7_debug_exp[1]) ||
			on_first_change[12])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg7_debug[1] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg7_debug_expected_prev);
		$display ("     Real value = %b", reg7_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[12] = 1'b0;
		last_reg7_debug_exp[1] = reg7_debug_expected_prev[1];
	end
	if (
		( reg7_debug_expected_prev[2] !== 1'bx ) && ( reg7_debug_prev[2] !== reg7_debug_expected_prev[2] )
		&& ((reg7_debug_expected_prev[2] !== last_reg7_debug_exp[2]) ||
			on_first_change[12])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg7_debug[2] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg7_debug_expected_prev);
		$display ("     Real value = %b", reg7_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[12] = 1'b0;
		last_reg7_debug_exp[2] = reg7_debug_expected_prev[2];
	end
	if (
		( reg7_debug_expected_prev[3] !== 1'bx ) && ( reg7_debug_prev[3] !== reg7_debug_expected_prev[3] )
		&& ((reg7_debug_expected_prev[3] !== last_reg7_debug_exp[3]) ||
			on_first_change[12])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg7_debug[3] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg7_debug_expected_prev);
		$display ("     Real value = %b", reg7_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[12] = 1'b0;
		last_reg7_debug_exp[3] = reg7_debug_expected_prev[3];
	end
	if (
		( reg7_debug_expected_prev[4] !== 1'bx ) && ( reg7_debug_prev[4] !== reg7_debug_expected_prev[4] )
		&& ((reg7_debug_expected_prev[4] !== last_reg7_debug_exp[4]) ||
			on_first_change[12])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg7_debug[4] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg7_debug_expected_prev);
		$display ("     Real value = %b", reg7_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[12] = 1'b0;
		last_reg7_debug_exp[4] = reg7_debug_expected_prev[4];
	end
	if (
		( reg7_debug_expected_prev[5] !== 1'bx ) && ( reg7_debug_prev[5] !== reg7_debug_expected_prev[5] )
		&& ((reg7_debug_expected_prev[5] !== last_reg7_debug_exp[5]) ||
			on_first_change[12])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg7_debug[5] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg7_debug_expected_prev);
		$display ("     Real value = %b", reg7_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[12] = 1'b0;
		last_reg7_debug_exp[5] = reg7_debug_expected_prev[5];
	end
	if (
		( reg7_debug_expected_prev[6] !== 1'bx ) && ( reg7_debug_prev[6] !== reg7_debug_expected_prev[6] )
		&& ((reg7_debug_expected_prev[6] !== last_reg7_debug_exp[6]) ||
			on_first_change[12])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg7_debug[6] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg7_debug_expected_prev);
		$display ("     Real value = %b", reg7_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[12] = 1'b0;
		last_reg7_debug_exp[6] = reg7_debug_expected_prev[6];
	end
	if (
		( reg7_debug_expected_prev[7] !== 1'bx ) && ( reg7_debug_prev[7] !== reg7_debug_expected_prev[7] )
		&& ((reg7_debug_expected_prev[7] !== last_reg7_debug_exp[7]) ||
			on_first_change[12])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg7_debug[7] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg7_debug_expected_prev);
		$display ("     Real value = %b", reg7_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[12] = 1'b0;
		last_reg7_debug_exp[7] = reg7_debug_expected_prev[7];
	end
	if (
		( reg7_debug_expected_prev[8] !== 1'bx ) && ( reg7_debug_prev[8] !== reg7_debug_expected_prev[8] )
		&& ((reg7_debug_expected_prev[8] !== last_reg7_debug_exp[8]) ||
			on_first_change[12])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg7_debug[8] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg7_debug_expected_prev);
		$display ("     Real value = %b", reg7_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[12] = 1'b0;
		last_reg7_debug_exp[8] = reg7_debug_expected_prev[8];
	end
	if (
		( reg7_debug_expected_prev[9] !== 1'bx ) && ( reg7_debug_prev[9] !== reg7_debug_expected_prev[9] )
		&& ((reg7_debug_expected_prev[9] !== last_reg7_debug_exp[9]) ||
			on_first_change[12])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg7_debug[9] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg7_debug_expected_prev);
		$display ("     Real value = %b", reg7_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[12] = 1'b0;
		last_reg7_debug_exp[9] = reg7_debug_expected_prev[9];
	end
	if (
		( reg7_debug_expected_prev[10] !== 1'bx ) && ( reg7_debug_prev[10] !== reg7_debug_expected_prev[10] )
		&& ((reg7_debug_expected_prev[10] !== last_reg7_debug_exp[10]) ||
			on_first_change[12])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg7_debug[10] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg7_debug_expected_prev);
		$display ("     Real value = %b", reg7_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[12] = 1'b0;
		last_reg7_debug_exp[10] = reg7_debug_expected_prev[10];
	end
	if (
		( reg7_debug_expected_prev[11] !== 1'bx ) && ( reg7_debug_prev[11] !== reg7_debug_expected_prev[11] )
		&& ((reg7_debug_expected_prev[11] !== last_reg7_debug_exp[11]) ||
			on_first_change[12])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg7_debug[11] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg7_debug_expected_prev);
		$display ("     Real value = %b", reg7_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[12] = 1'b0;
		last_reg7_debug_exp[11] = reg7_debug_expected_prev[11];
	end
	if (
		( reg7_debug_expected_prev[12] !== 1'bx ) && ( reg7_debug_prev[12] !== reg7_debug_expected_prev[12] )
		&& ((reg7_debug_expected_prev[12] !== last_reg7_debug_exp[12]) ||
			on_first_change[12])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg7_debug[12] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg7_debug_expected_prev);
		$display ("     Real value = %b", reg7_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[12] = 1'b0;
		last_reg7_debug_exp[12] = reg7_debug_expected_prev[12];
	end
	if (
		( reg7_debug_expected_prev[13] !== 1'bx ) && ( reg7_debug_prev[13] !== reg7_debug_expected_prev[13] )
		&& ((reg7_debug_expected_prev[13] !== last_reg7_debug_exp[13]) ||
			on_first_change[12])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg7_debug[13] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg7_debug_expected_prev);
		$display ("     Real value = %b", reg7_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[12] = 1'b0;
		last_reg7_debug_exp[13] = reg7_debug_expected_prev[13];
	end
	if (
		( reg7_debug_expected_prev[14] !== 1'bx ) && ( reg7_debug_prev[14] !== reg7_debug_expected_prev[14] )
		&& ((reg7_debug_expected_prev[14] !== last_reg7_debug_exp[14]) ||
			on_first_change[12])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg7_debug[14] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg7_debug_expected_prev);
		$display ("     Real value = %b", reg7_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[12] = 1'b0;
		last_reg7_debug_exp[14] = reg7_debug_expected_prev[14];
	end
	if (
		( reg7_debug_expected_prev[15] !== 1'bx ) && ( reg7_debug_prev[15] !== reg7_debug_expected_prev[15] )
		&& ((reg7_debug_expected_prev[15] !== last_reg7_debug_exp[15]) ||
			on_first_change[12])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg7_debug[15] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg7_debug_expected_prev);
		$display ("     Real value = %b", reg7_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[12] = 1'b0;
		last_reg7_debug_exp[15] = reg7_debug_expected_prev[15];
	end
	if (
		( reg7_debug_expected_prev[16] !== 1'bx ) && ( reg7_debug_prev[16] !== reg7_debug_expected_prev[16] )
		&& ((reg7_debug_expected_prev[16] !== last_reg7_debug_exp[16]) ||
			on_first_change[12])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg7_debug[16] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg7_debug_expected_prev);
		$display ("     Real value = %b", reg7_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[12] = 1'b0;
		last_reg7_debug_exp[16] = reg7_debug_expected_prev[16];
	end
	if (
		( reg7_debug_expected_prev[17] !== 1'bx ) && ( reg7_debug_prev[17] !== reg7_debug_expected_prev[17] )
		&& ((reg7_debug_expected_prev[17] !== last_reg7_debug_exp[17]) ||
			on_first_change[12])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg7_debug[17] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg7_debug_expected_prev);
		$display ("     Real value = %b", reg7_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[12] = 1'b0;
		last_reg7_debug_exp[17] = reg7_debug_expected_prev[17];
	end
	if (
		( reg7_debug_expected_prev[18] !== 1'bx ) && ( reg7_debug_prev[18] !== reg7_debug_expected_prev[18] )
		&& ((reg7_debug_expected_prev[18] !== last_reg7_debug_exp[18]) ||
			on_first_change[12])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg7_debug[18] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg7_debug_expected_prev);
		$display ("     Real value = %b", reg7_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[12] = 1'b0;
		last_reg7_debug_exp[18] = reg7_debug_expected_prev[18];
	end
	if (
		( reg7_debug_expected_prev[19] !== 1'bx ) && ( reg7_debug_prev[19] !== reg7_debug_expected_prev[19] )
		&& ((reg7_debug_expected_prev[19] !== last_reg7_debug_exp[19]) ||
			on_first_change[12])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg7_debug[19] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg7_debug_expected_prev);
		$display ("     Real value = %b", reg7_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[12] = 1'b0;
		last_reg7_debug_exp[19] = reg7_debug_expected_prev[19];
	end
	if (
		( reg7_debug_expected_prev[20] !== 1'bx ) && ( reg7_debug_prev[20] !== reg7_debug_expected_prev[20] )
		&& ((reg7_debug_expected_prev[20] !== last_reg7_debug_exp[20]) ||
			on_first_change[12])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg7_debug[20] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg7_debug_expected_prev);
		$display ("     Real value = %b", reg7_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[12] = 1'b0;
		last_reg7_debug_exp[20] = reg7_debug_expected_prev[20];
	end
	if (
		( reg7_debug_expected_prev[21] !== 1'bx ) && ( reg7_debug_prev[21] !== reg7_debug_expected_prev[21] )
		&& ((reg7_debug_expected_prev[21] !== last_reg7_debug_exp[21]) ||
			on_first_change[12])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg7_debug[21] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg7_debug_expected_prev);
		$display ("     Real value = %b", reg7_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[12] = 1'b0;
		last_reg7_debug_exp[21] = reg7_debug_expected_prev[21];
	end
	if (
		( reg7_debug_expected_prev[22] !== 1'bx ) && ( reg7_debug_prev[22] !== reg7_debug_expected_prev[22] )
		&& ((reg7_debug_expected_prev[22] !== last_reg7_debug_exp[22]) ||
			on_first_change[12])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg7_debug[22] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg7_debug_expected_prev);
		$display ("     Real value = %b", reg7_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[12] = 1'b0;
		last_reg7_debug_exp[22] = reg7_debug_expected_prev[22];
	end
	if (
		( reg7_debug_expected_prev[23] !== 1'bx ) && ( reg7_debug_prev[23] !== reg7_debug_expected_prev[23] )
		&& ((reg7_debug_expected_prev[23] !== last_reg7_debug_exp[23]) ||
			on_first_change[12])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg7_debug[23] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg7_debug_expected_prev);
		$display ("     Real value = %b", reg7_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[12] = 1'b0;
		last_reg7_debug_exp[23] = reg7_debug_expected_prev[23];
	end
	if (
		( reg7_debug_expected_prev[24] !== 1'bx ) && ( reg7_debug_prev[24] !== reg7_debug_expected_prev[24] )
		&& ((reg7_debug_expected_prev[24] !== last_reg7_debug_exp[24]) ||
			on_first_change[12])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg7_debug[24] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg7_debug_expected_prev);
		$display ("     Real value = %b", reg7_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[12] = 1'b0;
		last_reg7_debug_exp[24] = reg7_debug_expected_prev[24];
	end
	if (
		( reg7_debug_expected_prev[25] !== 1'bx ) && ( reg7_debug_prev[25] !== reg7_debug_expected_prev[25] )
		&& ((reg7_debug_expected_prev[25] !== last_reg7_debug_exp[25]) ||
			on_first_change[12])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg7_debug[25] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg7_debug_expected_prev);
		$display ("     Real value = %b", reg7_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[12] = 1'b0;
		last_reg7_debug_exp[25] = reg7_debug_expected_prev[25];
	end
	if (
		( reg7_debug_expected_prev[26] !== 1'bx ) && ( reg7_debug_prev[26] !== reg7_debug_expected_prev[26] )
		&& ((reg7_debug_expected_prev[26] !== last_reg7_debug_exp[26]) ||
			on_first_change[12])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg7_debug[26] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg7_debug_expected_prev);
		$display ("     Real value = %b", reg7_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[12] = 1'b0;
		last_reg7_debug_exp[26] = reg7_debug_expected_prev[26];
	end
	if (
		( reg7_debug_expected_prev[27] !== 1'bx ) && ( reg7_debug_prev[27] !== reg7_debug_expected_prev[27] )
		&& ((reg7_debug_expected_prev[27] !== last_reg7_debug_exp[27]) ||
			on_first_change[12])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg7_debug[27] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg7_debug_expected_prev);
		$display ("     Real value = %b", reg7_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[12] = 1'b0;
		last_reg7_debug_exp[27] = reg7_debug_expected_prev[27];
	end
	if (
		( reg7_debug_expected_prev[28] !== 1'bx ) && ( reg7_debug_prev[28] !== reg7_debug_expected_prev[28] )
		&& ((reg7_debug_expected_prev[28] !== last_reg7_debug_exp[28]) ||
			on_first_change[12])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg7_debug[28] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg7_debug_expected_prev);
		$display ("     Real value = %b", reg7_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[12] = 1'b0;
		last_reg7_debug_exp[28] = reg7_debug_expected_prev[28];
	end
	if (
		( reg7_debug_expected_prev[29] !== 1'bx ) && ( reg7_debug_prev[29] !== reg7_debug_expected_prev[29] )
		&& ((reg7_debug_expected_prev[29] !== last_reg7_debug_exp[29]) ||
			on_first_change[12])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg7_debug[29] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg7_debug_expected_prev);
		$display ("     Real value = %b", reg7_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[12] = 1'b0;
		last_reg7_debug_exp[29] = reg7_debug_expected_prev[29];
	end
	if (
		( reg7_debug_expected_prev[30] !== 1'bx ) && ( reg7_debug_prev[30] !== reg7_debug_expected_prev[30] )
		&& ((reg7_debug_expected_prev[30] !== last_reg7_debug_exp[30]) ||
			on_first_change[12])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg7_debug[30] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg7_debug_expected_prev);
		$display ("     Real value = %b", reg7_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[12] = 1'b0;
		last_reg7_debug_exp[30] = reg7_debug_expected_prev[30];
	end
	if (
		( reg7_debug_expected_prev[31] !== 1'bx ) && ( reg7_debug_prev[31] !== reg7_debug_expected_prev[31] )
		&& ((reg7_debug_expected_prev[31] !== last_reg7_debug_exp[31]) ||
			on_first_change[12])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg7_debug[31] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg7_debug_expected_prev);
		$display ("     Real value = %b", reg7_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[12] = 1'b0;
		last_reg7_debug_exp[31] = reg7_debug_expected_prev[31];
	end
	if (
		( reg8_debug_expected_prev[0] !== 1'bx ) && ( reg8_debug_prev[0] !== reg8_debug_expected_prev[0] )
		&& ((reg8_debug_expected_prev[0] !== last_reg8_debug_exp[0]) ||
			on_first_change[13])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg8_debug[0] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg8_debug_expected_prev);
		$display ("     Real value = %b", reg8_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[13] = 1'b0;
		last_reg8_debug_exp[0] = reg8_debug_expected_prev[0];
	end
	if (
		( reg8_debug_expected_prev[1] !== 1'bx ) && ( reg8_debug_prev[1] !== reg8_debug_expected_prev[1] )
		&& ((reg8_debug_expected_prev[1] !== last_reg8_debug_exp[1]) ||
			on_first_change[13])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg8_debug[1] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg8_debug_expected_prev);
		$display ("     Real value = %b", reg8_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[13] = 1'b0;
		last_reg8_debug_exp[1] = reg8_debug_expected_prev[1];
	end
	if (
		( reg8_debug_expected_prev[2] !== 1'bx ) && ( reg8_debug_prev[2] !== reg8_debug_expected_prev[2] )
		&& ((reg8_debug_expected_prev[2] !== last_reg8_debug_exp[2]) ||
			on_first_change[13])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg8_debug[2] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg8_debug_expected_prev);
		$display ("     Real value = %b", reg8_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[13] = 1'b0;
		last_reg8_debug_exp[2] = reg8_debug_expected_prev[2];
	end
	if (
		( reg8_debug_expected_prev[3] !== 1'bx ) && ( reg8_debug_prev[3] !== reg8_debug_expected_prev[3] )
		&& ((reg8_debug_expected_prev[3] !== last_reg8_debug_exp[3]) ||
			on_first_change[13])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg8_debug[3] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg8_debug_expected_prev);
		$display ("     Real value = %b", reg8_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[13] = 1'b0;
		last_reg8_debug_exp[3] = reg8_debug_expected_prev[3];
	end
	if (
		( reg8_debug_expected_prev[4] !== 1'bx ) && ( reg8_debug_prev[4] !== reg8_debug_expected_prev[4] )
		&& ((reg8_debug_expected_prev[4] !== last_reg8_debug_exp[4]) ||
			on_first_change[13])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg8_debug[4] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg8_debug_expected_prev);
		$display ("     Real value = %b", reg8_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[13] = 1'b0;
		last_reg8_debug_exp[4] = reg8_debug_expected_prev[4];
	end
	if (
		( reg8_debug_expected_prev[5] !== 1'bx ) && ( reg8_debug_prev[5] !== reg8_debug_expected_prev[5] )
		&& ((reg8_debug_expected_prev[5] !== last_reg8_debug_exp[5]) ||
			on_first_change[13])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg8_debug[5] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg8_debug_expected_prev);
		$display ("     Real value = %b", reg8_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[13] = 1'b0;
		last_reg8_debug_exp[5] = reg8_debug_expected_prev[5];
	end
	if (
		( reg8_debug_expected_prev[6] !== 1'bx ) && ( reg8_debug_prev[6] !== reg8_debug_expected_prev[6] )
		&& ((reg8_debug_expected_prev[6] !== last_reg8_debug_exp[6]) ||
			on_first_change[13])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg8_debug[6] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg8_debug_expected_prev);
		$display ("     Real value = %b", reg8_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[13] = 1'b0;
		last_reg8_debug_exp[6] = reg8_debug_expected_prev[6];
	end
	if (
		( reg8_debug_expected_prev[7] !== 1'bx ) && ( reg8_debug_prev[7] !== reg8_debug_expected_prev[7] )
		&& ((reg8_debug_expected_prev[7] !== last_reg8_debug_exp[7]) ||
			on_first_change[13])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg8_debug[7] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg8_debug_expected_prev);
		$display ("     Real value = %b", reg8_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[13] = 1'b0;
		last_reg8_debug_exp[7] = reg8_debug_expected_prev[7];
	end
	if (
		( reg8_debug_expected_prev[8] !== 1'bx ) && ( reg8_debug_prev[8] !== reg8_debug_expected_prev[8] )
		&& ((reg8_debug_expected_prev[8] !== last_reg8_debug_exp[8]) ||
			on_first_change[13])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg8_debug[8] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg8_debug_expected_prev);
		$display ("     Real value = %b", reg8_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[13] = 1'b0;
		last_reg8_debug_exp[8] = reg8_debug_expected_prev[8];
	end
	if (
		( reg8_debug_expected_prev[9] !== 1'bx ) && ( reg8_debug_prev[9] !== reg8_debug_expected_prev[9] )
		&& ((reg8_debug_expected_prev[9] !== last_reg8_debug_exp[9]) ||
			on_first_change[13])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg8_debug[9] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg8_debug_expected_prev);
		$display ("     Real value = %b", reg8_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[13] = 1'b0;
		last_reg8_debug_exp[9] = reg8_debug_expected_prev[9];
	end
	if (
		( reg8_debug_expected_prev[10] !== 1'bx ) && ( reg8_debug_prev[10] !== reg8_debug_expected_prev[10] )
		&& ((reg8_debug_expected_prev[10] !== last_reg8_debug_exp[10]) ||
			on_first_change[13])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg8_debug[10] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg8_debug_expected_prev);
		$display ("     Real value = %b", reg8_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[13] = 1'b0;
		last_reg8_debug_exp[10] = reg8_debug_expected_prev[10];
	end
	if (
		( reg8_debug_expected_prev[11] !== 1'bx ) && ( reg8_debug_prev[11] !== reg8_debug_expected_prev[11] )
		&& ((reg8_debug_expected_prev[11] !== last_reg8_debug_exp[11]) ||
			on_first_change[13])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg8_debug[11] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg8_debug_expected_prev);
		$display ("     Real value = %b", reg8_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[13] = 1'b0;
		last_reg8_debug_exp[11] = reg8_debug_expected_prev[11];
	end
	if (
		( reg8_debug_expected_prev[12] !== 1'bx ) && ( reg8_debug_prev[12] !== reg8_debug_expected_prev[12] )
		&& ((reg8_debug_expected_prev[12] !== last_reg8_debug_exp[12]) ||
			on_first_change[13])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg8_debug[12] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg8_debug_expected_prev);
		$display ("     Real value = %b", reg8_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[13] = 1'b0;
		last_reg8_debug_exp[12] = reg8_debug_expected_prev[12];
	end
	if (
		( reg8_debug_expected_prev[13] !== 1'bx ) && ( reg8_debug_prev[13] !== reg8_debug_expected_prev[13] )
		&& ((reg8_debug_expected_prev[13] !== last_reg8_debug_exp[13]) ||
			on_first_change[13])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg8_debug[13] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg8_debug_expected_prev);
		$display ("     Real value = %b", reg8_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[13] = 1'b0;
		last_reg8_debug_exp[13] = reg8_debug_expected_prev[13];
	end
	if (
		( reg8_debug_expected_prev[14] !== 1'bx ) && ( reg8_debug_prev[14] !== reg8_debug_expected_prev[14] )
		&& ((reg8_debug_expected_prev[14] !== last_reg8_debug_exp[14]) ||
			on_first_change[13])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg8_debug[14] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg8_debug_expected_prev);
		$display ("     Real value = %b", reg8_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[13] = 1'b0;
		last_reg8_debug_exp[14] = reg8_debug_expected_prev[14];
	end
	if (
		( reg8_debug_expected_prev[15] !== 1'bx ) && ( reg8_debug_prev[15] !== reg8_debug_expected_prev[15] )
		&& ((reg8_debug_expected_prev[15] !== last_reg8_debug_exp[15]) ||
			on_first_change[13])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg8_debug[15] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg8_debug_expected_prev);
		$display ("     Real value = %b", reg8_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[13] = 1'b0;
		last_reg8_debug_exp[15] = reg8_debug_expected_prev[15];
	end
	if (
		( reg8_debug_expected_prev[16] !== 1'bx ) && ( reg8_debug_prev[16] !== reg8_debug_expected_prev[16] )
		&& ((reg8_debug_expected_prev[16] !== last_reg8_debug_exp[16]) ||
			on_first_change[13])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg8_debug[16] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg8_debug_expected_prev);
		$display ("     Real value = %b", reg8_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[13] = 1'b0;
		last_reg8_debug_exp[16] = reg8_debug_expected_prev[16];
	end
	if (
		( reg8_debug_expected_prev[17] !== 1'bx ) && ( reg8_debug_prev[17] !== reg8_debug_expected_prev[17] )
		&& ((reg8_debug_expected_prev[17] !== last_reg8_debug_exp[17]) ||
			on_first_change[13])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg8_debug[17] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg8_debug_expected_prev);
		$display ("     Real value = %b", reg8_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[13] = 1'b0;
		last_reg8_debug_exp[17] = reg8_debug_expected_prev[17];
	end
	if (
		( reg8_debug_expected_prev[18] !== 1'bx ) && ( reg8_debug_prev[18] !== reg8_debug_expected_prev[18] )
		&& ((reg8_debug_expected_prev[18] !== last_reg8_debug_exp[18]) ||
			on_first_change[13])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg8_debug[18] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg8_debug_expected_prev);
		$display ("     Real value = %b", reg8_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[13] = 1'b0;
		last_reg8_debug_exp[18] = reg8_debug_expected_prev[18];
	end
	if (
		( reg8_debug_expected_prev[19] !== 1'bx ) && ( reg8_debug_prev[19] !== reg8_debug_expected_prev[19] )
		&& ((reg8_debug_expected_prev[19] !== last_reg8_debug_exp[19]) ||
			on_first_change[13])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg8_debug[19] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg8_debug_expected_prev);
		$display ("     Real value = %b", reg8_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[13] = 1'b0;
		last_reg8_debug_exp[19] = reg8_debug_expected_prev[19];
	end
	if (
		( reg8_debug_expected_prev[20] !== 1'bx ) && ( reg8_debug_prev[20] !== reg8_debug_expected_prev[20] )
		&& ((reg8_debug_expected_prev[20] !== last_reg8_debug_exp[20]) ||
			on_first_change[13])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg8_debug[20] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg8_debug_expected_prev);
		$display ("     Real value = %b", reg8_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[13] = 1'b0;
		last_reg8_debug_exp[20] = reg8_debug_expected_prev[20];
	end
	if (
		( reg8_debug_expected_prev[21] !== 1'bx ) && ( reg8_debug_prev[21] !== reg8_debug_expected_prev[21] )
		&& ((reg8_debug_expected_prev[21] !== last_reg8_debug_exp[21]) ||
			on_first_change[13])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg8_debug[21] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg8_debug_expected_prev);
		$display ("     Real value = %b", reg8_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[13] = 1'b0;
		last_reg8_debug_exp[21] = reg8_debug_expected_prev[21];
	end
	if (
		( reg8_debug_expected_prev[22] !== 1'bx ) && ( reg8_debug_prev[22] !== reg8_debug_expected_prev[22] )
		&& ((reg8_debug_expected_prev[22] !== last_reg8_debug_exp[22]) ||
			on_first_change[13])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg8_debug[22] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg8_debug_expected_prev);
		$display ("     Real value = %b", reg8_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[13] = 1'b0;
		last_reg8_debug_exp[22] = reg8_debug_expected_prev[22];
	end
	if (
		( reg8_debug_expected_prev[23] !== 1'bx ) && ( reg8_debug_prev[23] !== reg8_debug_expected_prev[23] )
		&& ((reg8_debug_expected_prev[23] !== last_reg8_debug_exp[23]) ||
			on_first_change[13])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg8_debug[23] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg8_debug_expected_prev);
		$display ("     Real value = %b", reg8_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[13] = 1'b0;
		last_reg8_debug_exp[23] = reg8_debug_expected_prev[23];
	end
	if (
		( reg8_debug_expected_prev[24] !== 1'bx ) && ( reg8_debug_prev[24] !== reg8_debug_expected_prev[24] )
		&& ((reg8_debug_expected_prev[24] !== last_reg8_debug_exp[24]) ||
			on_first_change[13])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg8_debug[24] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg8_debug_expected_prev);
		$display ("     Real value = %b", reg8_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[13] = 1'b0;
		last_reg8_debug_exp[24] = reg8_debug_expected_prev[24];
	end
	if (
		( reg8_debug_expected_prev[25] !== 1'bx ) && ( reg8_debug_prev[25] !== reg8_debug_expected_prev[25] )
		&& ((reg8_debug_expected_prev[25] !== last_reg8_debug_exp[25]) ||
			on_first_change[13])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg8_debug[25] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg8_debug_expected_prev);
		$display ("     Real value = %b", reg8_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[13] = 1'b0;
		last_reg8_debug_exp[25] = reg8_debug_expected_prev[25];
	end
	if (
		( reg8_debug_expected_prev[26] !== 1'bx ) && ( reg8_debug_prev[26] !== reg8_debug_expected_prev[26] )
		&& ((reg8_debug_expected_prev[26] !== last_reg8_debug_exp[26]) ||
			on_first_change[13])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg8_debug[26] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg8_debug_expected_prev);
		$display ("     Real value = %b", reg8_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[13] = 1'b0;
		last_reg8_debug_exp[26] = reg8_debug_expected_prev[26];
	end
	if (
		( reg8_debug_expected_prev[27] !== 1'bx ) && ( reg8_debug_prev[27] !== reg8_debug_expected_prev[27] )
		&& ((reg8_debug_expected_prev[27] !== last_reg8_debug_exp[27]) ||
			on_first_change[13])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg8_debug[27] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg8_debug_expected_prev);
		$display ("     Real value = %b", reg8_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[13] = 1'b0;
		last_reg8_debug_exp[27] = reg8_debug_expected_prev[27];
	end
	if (
		( reg8_debug_expected_prev[28] !== 1'bx ) && ( reg8_debug_prev[28] !== reg8_debug_expected_prev[28] )
		&& ((reg8_debug_expected_prev[28] !== last_reg8_debug_exp[28]) ||
			on_first_change[13])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg8_debug[28] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg8_debug_expected_prev);
		$display ("     Real value = %b", reg8_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[13] = 1'b0;
		last_reg8_debug_exp[28] = reg8_debug_expected_prev[28];
	end
	if (
		( reg8_debug_expected_prev[29] !== 1'bx ) && ( reg8_debug_prev[29] !== reg8_debug_expected_prev[29] )
		&& ((reg8_debug_expected_prev[29] !== last_reg8_debug_exp[29]) ||
			on_first_change[13])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg8_debug[29] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg8_debug_expected_prev);
		$display ("     Real value = %b", reg8_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[13] = 1'b0;
		last_reg8_debug_exp[29] = reg8_debug_expected_prev[29];
	end
	if (
		( reg8_debug_expected_prev[30] !== 1'bx ) && ( reg8_debug_prev[30] !== reg8_debug_expected_prev[30] )
		&& ((reg8_debug_expected_prev[30] !== last_reg8_debug_exp[30]) ||
			on_first_change[13])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg8_debug[30] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg8_debug_expected_prev);
		$display ("     Real value = %b", reg8_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[13] = 1'b0;
		last_reg8_debug_exp[30] = reg8_debug_expected_prev[30];
	end
	if (
		( reg8_debug_expected_prev[31] !== 1'bx ) && ( reg8_debug_prev[31] !== reg8_debug_expected_prev[31] )
		&& ((reg8_debug_expected_prev[31] !== last_reg8_debug_exp[31]) ||
			on_first_change[13])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port reg8_debug[31] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", reg8_debug_expected_prev);
		$display ("     Real value = %b", reg8_debug_prev);
		nummismatches = nummismatches + 1;
		on_first_change[13] = 1'b0;
		last_reg8_debug_exp[31] = reg8_debug_expected_prev[31];
	end

	trigger <= ~trigger;
end
initial 

begin 
$timeformat(-12,3," ps",6);
#1000000;
if (nummismatches > 0)
	$display ("%d mismatched vectors : Simulation failed !",nummismatches);
else
	$display ("Simulation passed !");
$finish;
end 
endmodule

module mips_vlg_vec_tst();
// constants                                           
// general purpose registers
reg clock;
reg reset;
// wires                                               
wire [31:0] instr_debug;
wire [31:0] mem0_debug;
wire [31:0] mem1_debug;
wire [31:0] mem2_debug;
wire [31:0] mem3_debug;
wire [31:0] reg1_debug;
wire [31:0] reg2_debug;
wire [31:0] reg3_debug;
wire [31:0] reg4_debug;
wire [31:0] reg5_debug;
wire [31:0] reg6_debug;
wire [31:0] reg7_debug;
wire [31:0] reg8_debug;

wire sampler;                             

// assign statements (if any)                          
mips i1 (
// port map - connection between master ports and signals/registers   
	.clock(clock),
	.instr_debug(instr_debug),
	.mem0_debug(mem0_debug),
	.mem1_debug(mem1_debug),
	.mem2_debug(mem2_debug),
	.mem3_debug(mem3_debug),
	.reg1_debug(reg1_debug),
	.reg2_debug(reg2_debug),
	.reg3_debug(reg3_debug),
	.reg4_debug(reg4_debug),
	.reg5_debug(reg5_debug),
	.reg6_debug(reg6_debug),
	.reg7_debug(reg7_debug),
	.reg8_debug(reg8_debug),
	.reset(reset)
);

// clock
always
begin
	clock = 1'b0;
	clock = #10000 1'b1;
	#10000;
end 

// reset
initial
begin
	reset = 1'b1;
	reset = #10000 1'b0;
end 

mips_vlg_sample_tst tb_sample (
	.clock(clock),
	.reset(reset),
	.sampler_tx(sampler)
);

mips_vlg_check_tst tb_out(
	.instr_debug(instr_debug),
	.mem0_debug(mem0_debug),
	.mem1_debug(mem1_debug),
	.mem2_debug(mem2_debug),
	.mem3_debug(mem3_debug),
	.reg1_debug(reg1_debug),
	.reg2_debug(reg2_debug),
	.reg3_debug(reg3_debug),
	.reg4_debug(reg4_debug),
	.reg5_debug(reg5_debug),
	.reg6_debug(reg6_debug),
	.reg7_debug(reg7_debug),
	.reg8_debug(reg8_debug),
	.sampler_rx(sampler)
);
endmodule

