sim-outorder: SimpleScalar/Alpha Tool Set version 3.0 of August, 2003.
Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.
All Rights Reserved. This version of SimpleScalar is licensed for academic
non-commercial use.  No portion of this work may be used by any commercial
entity, or for any commercial purpose, without the prior written permission
of SimpleScalar, LLC (info@simplescalar.com).


Processor Parameters:
Issue Width: 16
Window Size: 64
Number of Virtual Registers: 32
Number of Physical Registers: 64
Datapath Width: 64
Total Power Consumption: 225.973
Branch Predictor Power Consumption: 2.84842  (1.27%)
 branch target buffer power (W): 2.49493
 local predict power (W): 0.0867068
 global predict power (W): 0.0996078
 chooser power (W): 0.0702439
 RAS power (W): 0.0969383
Rename Logic Power Consumption: 3.27072  (1.46%)
 Instruction Decode Power (W): 0.0639661
 RAT decode_power (W): 0.454058
 RAT wordline_power (W): 0.227603
 RAT bitline_power (W): 2.30694
 DCL Comparators (W): 0.218151
Instruction Window Power Consumption: 43.216  (19.3%)
 tagdrive (W): 2.9395
 tagmatch (W): 0.989695
 Selection Logic (W): 0.225484
 decode_power (W): 0.976583
 wordline_power (W): 1.0557
 bitline_power (W): 37.0291
Load/Store Queue Power Consumption: 4.67088  (2.09%)
 tagdrive (W): 1.48696
 tagmatch (W): 0.429783
 decode_power (W): 0.0355002
 wordline_power (W): 0.0433172
 bitline_power (W): 2.67532
Arch. Register File Power Consumption: 25.1387  (11.2%)
 decode_power (W): 0.454058
 wordline_power (W): 1.0557
 bitline_power (W): 23.629
Result Bus Power Consumption: 31.3281  (14%)
Total Clock Power: 61.2642  (27.4%)
Int ALU Power: 4.66013  (2.08%)
FP ALU Power: 28.5621  (12.8%)
Instruction Cache Power Consumption: 2.76773  (1.24%)
 decode_power (W): 0.151353
 wordline_power (W): 0.180479
 bitline_power (W): 1.42251
 senseamp_power (W): 0.768
 tagarray_power (W): 0.245382
Itlb_power (W): 0.264936 (0.118%)
Data Cache Power Consumption: 11.0709  (4.94%)
 decode_power (W): 0.60541
 wordline_power (W): 0.721917
 bitline_power (W): 5.69006
 senseamp_power (W): 3.072
 tagarray_power (W): 0.981529
Dtlb_power (W): 1.80688 (0.807%)
Level 2 Cache Power Consumption: 3.10298 (1.39%)
 decode_power (W): 0.19487
 wordline_power (W): 0.0430878
 bitline_power (W): 1.77274
 senseamp_power (W): 0.192
 tagarray_power (W): 0.900275
sim: loading EIO file: ../benchmarks/255.vortex.three-ref.eio.gz
sim: command line: ./sim-outorder -config ../configs/current.config ../benchmarks/255.vortex.three-ref.eio.gz 

sim: simulation started @ Tue Nov 24 11:51:32 2015, options follow:

sim-outorder: This simulator implements a very detailed out-of-order issue
superscalar processor with a two-level memory system and speculative
execution support.  This simulator is a performance simulator, tracking the
latency of all pipeline operations.

# -config                     # load configuration from a file
# -dumpconfig                 # dump configuration to a file
# -h                    false # print help message    
# -v                    false # verbose operation     
# -d                    false # enable debug message  
# -i                    false # start in Dlite debugger
-seed                       1 # random number generator seed (0 for timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt               <null> # restore EIO trace execution from <fname>
# -redir:sim     ../results/22_20_lsq/255.vortex.three-ref.eio.gz.out # redirect simulator output to file (non-interactive only)
# -redir:prog       /dev/null # redirect simulated program output to file
-nice                       0 # simulator scheduling priority
-freq            600000000.0000 # frequency             
-max:inst           100000000 # maximum number of inst's to execute
-fastfwd                    0 # number of insts skipped before timing starts
# -ptrace              <null> # generate pipetrace, i.e., <fname|stdout|stderr> <range>
-fetch:ifqsize             16 # instruction fetch queue size (in insts)
-fetch:mplat               15 # extra branch mis-prediction latency
-fetch:speed                1 # speed of front-end of machine relative to execution core
-bpred                perfect # branch predictor type {nottaken|taken|perfect|bimod|2lev|comb}
-bpred:bimod     2048 # bimodal predictor config (<table size>)
-bpred:2lev      1 1024 4 0 # 2-level predictor config (<l1size> <l2size> <hist_size> <xor>)
-bpred:comb      1024 # combining predictor config (<meta_table_size>)
-bpred:ras                  8 # return address stack size (0 for no return stack)
-bpred:btb       512 4 # BTB config (<num_sets> <associativity>)
# -bpred:spec_update       <null> # speculative predictors update in {ID|WB} (default non-spec)
-decode:width              16 # instruction decode B/W (insts/cycle)
-issue:width               16 # instruction issue B/W (insts/cycle)
-issue:inorder          false # run pipeline with in-order issue
-issue:wrongpath         true # issue instructions down wrong execution paths
-commit:width              16 # instruction commit B/W (insts/cycle)
-ruu:size                  64 # register update unit (RUU) size
-lsq:size                  16 # load/store queue (LSQ) size
-cache:dl1       dl1:32:64:8:f # l1 data cache config, i.e., {<config>|none}
-cache:dl1lat               1 # l1 data cache hit latency (in cycles)
-cache:dl2       dl2:256:64:8:f # l2 data cache config, i.e., {<config>|none}
-cache:dl2lat               2 # l2 data cache hit latency (in cycles)
-cache:il1       il1:32:64:8:f # l1 inst cache config, i.e., {<config>|dl1|dl2|none}
-cache:il1lat               1 # l1 instruction cache hit latency (in cycles)
-cache:il2                dl2 # l2 instruction cache config, i.e., {<config>|dl2|none}
-cache:il2lat               2 # l2 instruction cache hit latency (in cycles)
-cache:flush            false # flush caches on system calls
-cache:icompress        false # convert 64-bit inst addresses to 32-bit inst equivalents
-mem:lat         103 1 # memory access latency (<first_chunk> <inter_chunk>)
-mem:width                  8 # memory access bus width (in bytes)
-tlb:itlb        itlb:16:4096:4:l # instruction TLB config, i.e., {<config>|none}
-tlb:dtlb        dtlb:32:4096:4:l # data TLB config, i.e., {<config>|none}
-tlb:lat                   30 # inst/data TLB miss latency (in cycles)
-res:ialu                   4 # total number of integer ALU's available
-res:imult                  2 # total number of integer multiplier/dividers available
-res:memport                4 # total number of memory system ports available (to CPU)
-res:fpalu                  8 # total number of floating point ALU's available
-res:fpmult                 2 # total number of floating point multiplier/dividers available
# -pcstat              <null> # profile stat(s) against text addr's (mult uses ok)
-bugcompat              false # operate in backward-compatible bugs mode (for testing only)

  Pipetrace range arguments are formatted as follows:

    {{@|#}<start>}:{{@|#|+}<end>}

  Both ends of the range are optional, if neither are specified, the entire
  execution is traced.  Ranges that start with a `@' designate an address
  range to be traced, those that start with an `#' designate a cycle count
  range.  All other range values represent an instruction count range.  The
  second argument, if specified with a `+', indicates a value relative
  to the first argument, e.g., 1000:+100 == 1000:1100.  Program symbols may
  be used in all contexts.

    Examples:   -ptrace FOO.trc #0:#1000
                -ptrace BAR.trc @2000:
                -ptrace BLAH.trc :1500
                -ptrace UXXE.trc :
                -ptrace FOOBAR.trc @main:+278

  Branch predictor configuration examples for 2-level predictor:
    Configurations:   N, M, W, X
      N   # entries in first level (# of shift register(s))
      W   width of shift register(s)
      M   # entries in 2nd level (# of counters, or other FSM)
      X   (yes-1/no-0) xor history and address for 2nd level index
    Sample predictors:
      GAg     : 1, W, 2^W, 0
      GAp     : 1, W, M (M > 2^W), 0
      PAg     : N, W, 2^W, 0
      PAp     : N, W, M (M == 2^(N+W)), 0
      gshare  : 1, W, 2^W, 1
  Predictor `comb' combines a bimodal and a 2-level predictor.

  The cache config parameter <config> has the following format:

    <name>:<nsets>:<bsize>:<assoc>:<repl>

    <name>   - name of the cache being defined
    <nsets>  - number of sets in the cache
    <bsize>  - block size of the cache
    <assoc>  - associativity of the cache
    <repl>   - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random

    Examples:   -cache:dl1 dl1:4096:32:1:l
                -dtlb dtlb:128:4096:32:r

  Cache levels can be unified by pointing a level of the instruction cache
  hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
  configuration arguments.  Most sensible combinations are supported, e.g.,

    A unified l2 cache (il2 is pointed at dl2):
      -cache:il1 il1:128:64:1:l -cache:il2 dl2
      -cache:dl1 dl1:256:32:1:l -cache:dl2 ul2:1024:64:2:l

    Or, a fully unified cache hierarchy (il1 pointed at dl1):
      -cache:il1 dl1
      -cache:dl1 ul1:256:32:1:l -cache:dl2 ul2:1024:64:2:l



sim: ** starting performance simulation **

sim: ** simulation statistics **
sim_num_insn              100000001 # total number of instructions committed
sim_num_refs               44791264 # total number of loads and stores committed
sim_num_loads              27919557 # total number of loads committed
sim_num_stores         16871707.0000 # total number of stores committed
sim_num_branches           15797761 # total number of branches committed
sim_elapsed_time                135 # total simulation time in seconds
sim_inst_rate           740740.7481 # simulation speed (in insts/sec)
sim_total_insn            100000001 # total number of instructions executed
sim_total_refs             44791264 # total number of loads and stores executed
sim_total_loads            27919557 # total number of loads executed
sim_total_stores       16871707.0000 # total number of stores executed
sim_total_branches         15797761 # total number of branches executed
sim_cycle                 104563771 # total simulation time in cycles
sim_IPC                      0.9564 # instructions per cycle
sim_CPI                      1.0456 # cycles per instruction
sim_exec_BW                  0.9564 # total instructions (mis-spec + committed) per cycle
sim_IPB                      6.3300 # instruction per branch
IFQ_count                 784085560 # cumulative IFQ occupancy
IFQ_fcount                 47119480 # cumulative IFQ full count
ifq_occupancy                7.4986 # avg IFQ occupancy (insn's)
ifq_rate                     0.9564 # avg IFQ dispatch rate (insn/cycle)
ifq_latency                  7.8409 # avg IFQ occupant latency (cycle's)
ifq_full                     0.4506 # fraction of time (cycle's) IFQ was full
RUU_count                1951305047 # cumulative RUU occupancy
RUU_fcount                   569524 # cumulative RUU full count
ruu_occupancy               18.6614 # avg RUU occupancy (insn's)
ruu_rate                     0.9564 # avg RUU dispatch rate (insn/cycle)
ruu_latency                 19.5131 # avg RUU occupant latency (cycle's)
ruu_full                     0.0054 # fraction of time (cycle's) RUU was full
LSQ_count                 834305248 # cumulative LSQ occupancy
LSQ_fcount                 40075227 # cumulative LSQ full count
lsq_occupancy                7.9789 # avg LSQ occupancy (insn's)
lsq_rate                     0.9564 # avg LSQ dispatch rate (insn/cycle)
lsq_latency                  8.3431 # avg LSQ occupant latency (cycle's)
lsq_full                     0.3833 # fraction of time (cycle's) LSQ was full
sim_slip                 2930401294 # total number of slip cycles
avg_sim_slip                29.3040 # the average slip between issue and retirement
il1.accesses              192705453 # total number of accesses
il1.hits                  190032129 # total number of hits
il1.misses                  2673324 # total number of misses
il1.replacements            2673068 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0139 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0139 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses               43901429 # total number of accesses
dl1.hits                   42820232 # total number of hits
dl1.misses                  1081197 # total number of misses
dl1.replacements            1080941 # total number of replacements
dl1.writebacks               293624 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.0246 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.0246 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0067 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl2.accesses                4048145 # total number of accesses
dl2.hits                    3150397 # total number of hits
dl2.misses                   897748 # total number of misses
dl2.replacements             895700 # total number of replacements
dl2.writebacks               144970 # total number of writebacks
dl2.invalidations                 0 # total number of invalidations
dl2.miss_rate                0.2218 # miss rate (i.e., misses/ref)
dl2.repl_rate                0.2213 # replacement rate (i.e., repls/ref)
dl2.wb_rate                  0.0358 # writeback rate (i.e., wrbks/ref)
dl2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses             192705453 # total number of accesses
itlb.hits                 192656000 # total number of hits
itlb.misses                   49453 # total number of misses
itlb.replacements             49390 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0003 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0003 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses              44791251 # total number of accesses
dtlb.hits                  44543580 # total number of hits
dtlb.misses                  247671 # total number of misses
dtlb.replacements            247543 # total number of replacements
dtlb.writebacks                   0 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0055 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0055 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
rename_power           341998661.9434 # total power usage of rename unit
bpred_power            297842025.1855 # total power usage of bpred unit
window_power           4518831024.1627 # total power usage of instruction window
lsq_power              488404397.3969 # total power usage of load/store queue
regfile_power          2628601728.8076 # total power usage of arch. regfile
icache_power           317106803.4350 # total power usage of icache
dcache_power           1346550927.5452 # total power usage of dcache
dcache2_power          324458952.8898 # total power usage of dcache2
alu_power              3473840645.2469 # total power usage of alu
falu_power             2986559829.4018 # total power usage of falu
resultbus_power        3275785956.3583 # total power usage of resultbus
clock_power            6406017270.4498 # total power usage of clock
avg_rename_power             3.2707 # avg power usage of rename unit
avg_bpred_power              2.8484 # avg power usage of bpred unit
avg_window_power            43.2160 # avg power usage of instruction window
avg_lsq_power                4.6709 # avg power usage of lsq
avg_regfile_power           25.1387 # avg power usage of arch. regfile
avg_icache_power             3.0327 # avg power usage of icache
avg_dcache_power            12.8778 # avg power usage of dcache
avg_dcache2_power            3.1030 # avg power usage of dcache2
avg_alu_power               33.2222 # avg power usage of alu
avg_falu_power              28.5621 # avg power usage of falu
avg_resultbus_power         31.3281 # avg power usage of resultbus
avg_clock_power             61.2642 # avg power usage of clock
fetch_stage_power      614948828.6205 # total power usage of fetch stage
dispatch_stage_power   341998661.9434 # total power usage of dispatch stage
issue_stage_power      13427871903.5999 # total power usage of issue stage
avg_fetch_power              5.8811 # average power of fetch unit per cycle
avg_dispatch_power           3.2707 # average power of dispatch unit per cycle
avg_issue_power            128.4180 # average power of issue unit per cycle
total_power            23419438393.4211 # total power per cycle
avg_total_power_cycle      223.9728 # average total power per cycle
avg_total_power_cycle_nofp_nod2     192.3077 # average total power per cycle
avg_total_power_insn       234.1944 # average total power per insn
avg_total_power_insn_nofp_nod2     201.0842 # average total power per insn
rename_power_cc1       61286027.0001 # total power usage of rename unit_cc1
bpred_power_cc1              0.0000 # total power usage of bpred unit_cc1
window_power_cc1       1190105730.7769 # total power usage of instruction window_cc1
lsq_power_cc1          57471975.4179 # total power usage of lsq_cc1
regfile_power_cc1      562864533.0397 # total power usage of arch. regfile_cc1
icache_power_cc1       58947971.2862 # total power usage of icache_cc1
dcache_power_cc1       267894538.9410 # total power usage of dcache_cc1
dcache2_power_cc1      11160916.4038 # total power usage of dcache2_cc1
alu_power_cc1          140118730.5814 # total power usage of alu_cc1
resultbus_power_cc1    855504043.7158 # total power usage of resultbus_cc1
clock_power_cc1        1218745147.9679 # total power usage of clock_cc1
avg_rename_power_cc1         0.5861 # avg power usage of rename unit_cc1
avg_bpred_power_cc1          0.0000 # avg power usage of bpred unit_cc1
avg_window_power_cc1        11.3816 # avg power usage of instruction window_cc1
avg_lsq_power_cc1            0.5496 # avg power usage of lsq_cc1
avg_regfile_power_cc1        5.3830 # avg power usage of arch. regfile_cc1
avg_icache_power_cc1         0.5638 # avg power usage of icache_cc1
avg_dcache_power_cc1         2.5620 # avg power usage of dcache_cc1
avg_dcache2_power_cc1        0.1067 # avg power usage of dcache2_cc1
avg_alu_power_cc1            1.3400 # avg power usage of alu_cc1
avg_resultbus_power_cc1       8.1816 # avg power usage of resultbus_cc1
avg_clock_power_cc1         11.6555 # avg power usage of clock_cc1
fetch_stage_power_cc1  58947971.2862 # total power usage of fetch stage_cc1
dispatch_stage_power_cc1 61286027.0001 # total power usage of dispatch stage_cc1
issue_stage_power_cc1  2522255935.8367 # total power usage of issue stage_cc1
avg_fetch_power_cc1          0.5638 # average power of fetch unit per cycle_cc1
avg_dispatch_power_cc1       0.5861 # average power of dispatch unit per cycle_cc1
avg_issue_power_cc1         24.1217 # average power of issue unit per cycle_cc1
total_power_cycle_cc1  4424099615.1306 # total power per cycle_cc1
avg_total_power_cycle_cc1      42.3101 # average total power per cycle_cc1
avg_total_power_insn_cc1      44.2410 # average total power per insn_cc1
rename_power_cc2       20441990.9595 # total power usage of rename unit_cc2
bpred_power_cc2              0.0000 # total power usage of bpred unit_cc2
window_power_cc2       400864598.2119 # total power usage of instruction window_cc2
lsq_power_cc2          24376609.4142 # total power usage of lsq_cc2
regfile_power_cc2      58235816.2078 # total power usage of arch. regfile_cc2
icache_power_cc2       58947971.2862 # total power usage of icache_cc2
dcache_power_cc2       141338412.9482 # total power usage of dcache_cc2
dcache2_power_cc2      3140324.9765 # total power usage of dcache2_cc2
alu_power_cc2          116974106.3159 # total power usage of alu_cc2
resultbus_power_cc2    205814277.7809 # total power usage of resultbus_cc2
clock_power_cc2        391746804.0925 # total power usage of clock_cc2
avg_rename_power_cc2         0.1955 # avg power usage of rename unit_cc2
avg_bpred_power_cc2          0.0000 # avg power usage of bpred unit_cc2
avg_window_power_cc2         3.8337 # avg power usage of instruction window_cc2
avg_lsq_power_cc2            0.2331 # avg power usage of instruction lsq_cc2
avg_regfile_power_cc2        0.5569 # avg power usage of arch. regfile_cc2
avg_icache_power_cc2         0.5638 # avg power usage of icache_cc2
avg_dcache_power_cc2         1.3517 # avg power usage of dcache_cc2
avg_dcache2_power_cc2        0.0300 # avg power usage of dcache2_cc2
avg_alu_power_cc2            1.1187 # avg power usage of alu_cc2
avg_resultbus_power_cc2       1.9683 # avg power usage of resultbus_cc2
avg_clock_power_cc2          3.7465 # avg power usage of clock_cc2
fetch_stage_power_cc2  58947971.2862 # total power usage of fetch stage_cc2
dispatch_stage_power_cc2 20441990.9595 # total power usage of dispatch stage_cc2
issue_stage_power_cc2  892508329.6475 # total power usage of issue stage_cc2
avg_fetch_power_cc2          0.5638 # average power of fetch unit per cycle_cc2
avg_dispatch_power_cc2       0.1955 # average power of dispatch unit per cycle_cc2
avg_issue_power_cc2          8.5355 # average power of issue unit per cycle_cc2
total_power_cycle_cc2  1421880912.1936 # total power per cycle_cc2
avg_total_power_cycle_cc2      13.5982 # average total power per cycle_cc2
avg_total_power_insn_cc2      14.2188 # average total power per insn_cc2
rename_power_cc3       48513254.5690 # total power usage of rename unit_cc3
bpred_power_cc3        29784202.5691 # total power usage of bpred unit_cc3
window_power_cc3       720363595.3131 # total power usage of instruction window_cc3
lsq_power_cc3          67228831.9920 # total power usage of lsq_cc3
regfile_power_cc3      258916038.2353 # total power usage of arch. regfile_cc3
icache_power_cc3       84763854.6989 # total power usage of icache_cc3
dcache_power_cc3       249478952.1642 # total power usage of dcache_cc3
dcache2_power_cc3      34470228.6560 # total power usage of dcache2_cc3
alu_power_cc3          450346297.3325 # total power usage of alu_cc3
resultbus_power_cc3    442139108.6928 # total power usage of resultbus_cc3
clock_power_cc3        900961104.2879 # total power usage of clock_cc3
avg_rename_power_cc3         0.4640 # avg power usage of rename unit_cc3
avg_bpred_power_cc3          0.2848 # avg power usage of bpred unit_cc3
avg_window_power_cc3         6.8892 # avg power usage of instruction window_cc3
avg_lsq_power_cc3            0.6429 # avg power usage of instruction lsq_cc3
avg_regfile_power_cc3        2.4762 # avg power usage of arch. regfile_cc3
avg_icache_power_cc3         0.8106 # avg power usage of icache_cc3
avg_dcache_power_cc3         2.3859 # avg power usage of dcache_cc3
avg_dcache2_power_cc3        0.3297 # avg power usage of dcache2_cc3
avg_alu_power_cc3            4.3069 # avg power usage of alu_cc3
avg_resultbus_power_cc3       4.2284 # avg power usage of resultbus_cc3
avg_clock_power_cc3          8.6164 # avg power usage of clock_cc3
fetch_stage_power_cc3  114548057.2680 # total power usage of fetch stage_cc3
dispatch_stage_power_cc3 48513254.5690 # total power usage of dispatch stage_cc3
issue_stage_power_cc3  1964027014.1507 # total power usage of issue stage_cc3
avg_fetch_power_cc3          1.0955 # average power of fetch unit per cycle_cc3
avg_dispatch_power_cc3       0.4640 # average power of dispatch unit per cycle_cc3
avg_issue_power_cc3         18.7831 # average power of issue unit per cycle_cc3
total_power_cycle_cc3  3286965468.5109 # total power per cycle_cc3
avg_total_power_cycle_cc3      31.4350 # average total power per cycle_cc3
avg_total_power_insn_cc3      32.8697 # average total power per insn_cc3
total_rename_access       100000001 # total number accesses of rename unit
total_bpred_access                0 # total number accesses of bpred unit
total_window_access       385360545 # total number accesses of instruction window
total_lsq_access           45681073 # total number accesses of load/store queue
total_regfile_access      124052857 # total number accesses of arch. regfile
total_icache_access       192705453 # total number accesses of icache
total_dcache_access        43901429 # total number accesses of dcache
total_dcache2_access        4048145 # total number accesses of dcache2
total_alu_access           99716934 # total number accesses of alu
total_resultbus_access    112121765 # total number accesses of resultbus
avg_rename_access            0.9564 # avg number accesses of rename unit
avg_bpred_access             0.0000 # avg number accesses of bpred unit
avg_window_access            3.6854 # avg number accesses of instruction window
avg_lsq_access               0.4369 # avg number accesses of lsq
avg_regfile_access           1.1864 # avg number accesses of arch. regfile
avg_icache_access            1.8429 # avg number accesses of icache
avg_dcache_access            0.4199 # avg number accesses of dcache
avg_dcache2_access           0.0387 # avg number accesses of dcache2
avg_alu_access               0.9536 # avg number accesses of alu
avg_resultbus_access         1.0723 # avg number accesses of resultbus
max_rename_access                16 # max number accesses of rename unit
max_bpred_access                  0 # max number accesses of bpred unit
max_window_access                42 # max number accesses of instruction window
max_lsq_access                   10 # max number accesses of load/store queue
max_regfile_access               33 # max number accesses of arch. regfile
max_icache_access                16 # max number accesses of icache
max_dcache_access                 8 # max number accesses of dcache
max_dcache2_access                8 # max number accesses of dcache2
max_alu_access                    7 # max number accesses of alu
max_resultbus_access             13 # max number accesses of resultbus
max_cycle_power_cc1        163.0310 # maximum cycle power usage of cc1
max_cycle_power_cc2         91.8983 # maximum cycle power usage of cc2
max_cycle_power_cc3        100.1816 # maximum cycle power usage of cc3
sim_invalid_addrs                 0 # total non-speculative bogus addresses seen (debug var)
ld_text_base           0x0120000000 # program text (code) segment base
ld_text_size                 819200 # program text (code) size in bytes
ld_data_base           0x0140000000 # program initialized data segment base
ld_data_size                 118976 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base          0x011ff9b000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry          0x012005fcd0 # program entry point (initial PC)
ld_environ_base        0x011ff95d20 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                 8034 # total number of pages allocated
mem.page_mem                 64272k # total size of memory pages allocated
mem.ptab_misses               13140 # total first level page table misses
mem.ptab_accesses        1091705342 # total page table accesses
mem.ptab_miss_rate           0.0000 # first level page table miss rate

