{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1664652009971 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1664652009975 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 01 22:20:09 2022 " "Processing started: Sat Oct 01 22:20:09 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1664652009975 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664652009975 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Altera_Tutorial -c Altera_Tutorial " "Command: quartus_map --read_settings_files=on --write_settings_files=off Altera_Tutorial -c Altera_Tutorial" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664652009975 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1664652010237 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1664652010237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_tutorial_schematic.bdf 1 1 " "Found 1 design units, including 1 entities, in source file altera_tutorial_schematic.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_Tutorial_Schematic " "Found entity 1: Altera_Tutorial_Schematic" {  } { { "Altera_Tutorial_Schematic.bdf" "" { Schematic "D:/GitHub/Project_Moob/Altera Tutorial/Altera_Tutorial_Schematic.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664652017031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664652017031 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "RX_ALTERA.vhd " "Can't analyze file -- file RX_ALTERA.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1664652017032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rx-behave " "Found design unit 1: rx-behave" {  } { { "rx.vhd" "" { Text "D:/GitHub/Project_Moob/Altera Tutorial/rx.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664652017365 ""} { "Info" "ISGN_ENTITY_NAME" "1 rx " "Found entity 1: rx" {  } { { "rx.vhd" "" { Text "D:/GitHub/Project_Moob/Altera Tutorial/rx.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664652017365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664652017365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "boud_rate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file boud_rate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BOUD_RATE-behave " "Found design unit 1: BOUD_RATE-behave" {  } { { "BOUD_RATE.vhd" "" { Text "D:/GitHub/Project_Moob/Altera Tutorial/BOUD_RATE.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664652017366 ""} { "Info" "ISGN_ENTITY_NAME" "1 BOUD_RATE " "Found entity 1: BOUD_RATE" {  } { { "BOUD_RATE.vhd" "" { Text "D:/GitHub/Project_Moob/Altera Tutorial/BOUD_RATE.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664652017366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664652017366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led.vhd 2 1 " "Found 2 design units, including 1 entities, in source file led.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 led-behave " "Found design unit 1: led-behave" {  } { { "led.vhd" "" { Text "D:/GitHub/Project_Moob/Altera Tutorial/led.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664652017367 ""} { "Info" "ISGN_ENTITY_NAME" "1 led " "Found entity 1: led" {  } { { "led.vhd" "" { Text "D:/GitHub/Project_Moob/Altera Tutorial/led.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664652017367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664652017367 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Altera_Tutorial_Schematic " "Elaborating entity \"Altera_Tutorial_Schematic\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1664652017391 ""}
{ "Warning" "WSGN_SEARCH_FILE" "my_tx.vhd 2 1 " "Using design file my_tx.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_tx-behave " "Found design unit 1: my_tx-behave" {  } { { "my_tx.vhd" "" { Text "D:/GitHub/Project_Moob/Altera Tutorial/my_tx.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664652017402 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_tx " "Found entity 1: my_tx" {  } { { "my_tx.vhd" "" { Text "D:/GitHub/Project_Moob/Altera Tutorial/my_tx.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664652017402 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1664652017402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_tx my_tx:inst " "Elaborating entity \"my_tx\" for hierarchy \"my_tx:inst\"" {  } { { "Altera_Tutorial_Schematic.bdf" "inst" { Schematic "D:/GitHub/Project_Moob/Altera Tutorial/Altera_Tutorial_Schematic.bdf" { { 240 776 912 352 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664652017403 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clr my_tx.vhd(14) " "VHDL Process Statement warning at my_tx.vhd(14): signal \"clr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "my_tx.vhd" "" { Text "D:/GitHub/Project_Moob/Altera Tutorial/my_tx.vhd" 14 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1664652017403 "|Altera_Tutorial_Schematic|my_tx:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BOUD_RATE BOUD_RATE:3 " "Elaborating entity \"BOUD_RATE\" for hierarchy \"BOUD_RATE:3\"" {  } { { "Altera_Tutorial_Schematic.bdf" "3" { Schematic "D:/GitHub/Project_Moob/Altera Tutorial/Altera_Tutorial_Schematic.bdf" { { 104 296 400 152 "3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664652017404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led led:inst7 " "Elaborating entity \"led\" for hierarchy \"led:inst7\"" {  } { { "Altera_Tutorial_Schematic.bdf" "inst7" { Schematic "D:/GitHub/Project_Moob/Altera Tutorial/Altera_Tutorial_Schematic.bdf" { { 216 272 416 296 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664652017405 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pwm_motor.vhd 2 1 " "Using design file pwm_motor.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PWM_Motor-RTL " "Found design unit 1: PWM_Motor-RTL" {  } { { "pwm_motor.vhd" "" { Text "D:/GitHub/Project_Moob/Altera Tutorial/pwm_motor.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664652017416 ""} { "Info" "ISGN_ENTITY_NAME" "1 PWM_Motor " "Found entity 1: PWM_Motor" {  } { { "pwm_motor.vhd" "" { Text "D:/GitHub/Project_Moob/Altera Tutorial/pwm_motor.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664652017416 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1664652017416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM_Motor PWM_Motor:inst9 " "Elaborating entity \"PWM_Motor\" for hierarchy \"PWM_Motor:inst9\"" {  } { { "Altera_Tutorial_Schematic.bdf" "inst9" { Schematic "D:/GitHub/Project_Moob/Altera Tutorial/Altera_Tutorial_Schematic.bdf" { { -32 272 400 48 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664652017417 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pulse pwm_motor.vhd(33) " "VHDL Process Statement warning at pwm_motor.vhd(33): signal \"pulse\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pwm_motor.vhd" "" { Text "D:/GitHub/Project_Moob/Altera Tutorial/pwm_motor.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1664652017417 "|Altera_Tutorial_Schematic|PWM_Motor:inst9"}
{ "Warning" "WSGN_SEARCH_FILE" "bin2hex.vhd 2 1 " "Using design file bin2hex.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin2hex-behave " "Found design unit 1: bin2hex-behave" {  } { { "bin2hex.vhd" "" { Text "D:/GitHub/Project_Moob/Altera Tutorial/bin2hex.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664652017432 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin2hex " "Found entity 1: bin2hex" {  } { { "bin2hex.vhd" "" { Text "D:/GitHub/Project_Moob/Altera Tutorial/bin2hex.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664652017432 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1664652017432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2hex bin2hex:inst1 " "Elaborating entity \"bin2hex\" for hierarchy \"bin2hex:inst1\"" {  } { { "Altera_Tutorial_Schematic.bdf" "inst1" { Schematic "D:/GitHub/Project_Moob/Altera Tutorial/Altera_Tutorial_Schematic.bdf" { { 528 1032 1216 608 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664652017433 ""}
{ "Warning" "WSGN_SEARCH_FILE" "spliter.vhd 2 1 " "Using design file spliter.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SPLITER-behave " "Found design unit 1: SPLITER-behave" {  } { { "spliter.vhd" "" { Text "D:/GitHub/Project_Moob/Altera Tutorial/spliter.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664652017444 ""} { "Info" "ISGN_ENTITY_NAME" "1 SPLITER " "Found entity 1: SPLITER" {  } { { "spliter.vhd" "" { Text "D:/GitHub/Project_Moob/Altera Tutorial/spliter.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664652017444 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1664652017444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPLITER SPLITER:inst3 " "Elaborating entity \"SPLITER\" for hierarchy \"SPLITER:inst3\"" {  } { { "Altera_Tutorial_Schematic.bdf" "inst3" { Schematic "D:/GitHub/Project_Moob/Altera Tutorial/Altera_Tutorial_Schematic.bdf" { { 464 760 936 544 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664652017444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx rx:5 " "Elaborating entity \"rx\" for hierarchy \"rx:5\"" {  } { { "Altera_Tutorial_Schematic.bdf" "5" { Schematic "D:/GitHub/Project_Moob/Altera Tutorial/Altera_Tutorial_Schematic.bdf" { { 104 440 592 168 "5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664652017445 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "my_tx.vhd" "" { Text "D:/GitHub/Project_Moob/Altera Tutorial/my_tx.vhd" 6 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1664652017773 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1664652017773 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1664652017858 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "my_tx:inst\|so High " "Register my_tx:inst\|so will power up to High" {  } { { "my_tx.vhd" "" { Text "D:/GitHub/Project_Moob/Altera Tutorial/my_tx.vhd" 6 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1664652017937 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1664652017937 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1664652018287 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664652018287 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "199 " "Implemented 199 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1664652018316 ""} { "Info" "ICUT_CUT_TM_OPINS" "31 " "Implemented 31 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1664652018316 ""} { "Info" "ICUT_CUT_TM_LCELLS" "158 " "Implemented 158 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1664652018316 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1664652018316 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4831 " "Peak virtual memory: 4831 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1664652018324 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 01 22:20:18 2022 " "Processing ended: Sat Oct 01 22:20:18 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1664652018324 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1664652018324 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1664652018324 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1664652018324 ""}
