# do run_sim.tcl
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work mywork 
# Copying C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# Start time: 17:29:13 on Mar 25,2018
# vlog rc4_tb.v rc4_new_design.v ram.v rc4.v ram_new_design.v ram_tb.v 
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# -- Compiling module rc4_tb
# -- Compiling module rc4_new_design
# -- Compiling module ram
# -- Compiling module rc4
# -- Compiling module ram_new_design
# -- Compiling module ram_tb
# 
# Top level modules:
# 	rc4_tb
# 	rc4
# 	ram_tb
# End time: 17:29:13 on Mar 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.rc4_tb 
# Start time: 17:29:13 on Mar 25,2018
# Loading work.rc4_tb
# Loading work.rc4_new_design
# Loading work.ram_new_design
# ** Warning: (vsim-7) Failed to open readmem file "../test_data/input.txt" in read mode.
# No such file or directory. (errno = ENOENT)    : rc4_tb.v(60)
#    Time: 0 ps  Iteration: 0  Instance: /rc4_tb
# ** Warning: (vsim-7) Failed to open readmem file "../test_data/output.txt" in read mode.
# No such file or directory. (errno = ENOENT)    : rc4_tb.v(61)
#    Time: 0 ps  Iteration: 0  Instance: /rc4_tb
