Info (10281): Verilog HDL Declaration information at regfile.sv(67): object "R0" differs only in case from object "r0" in the same scope File: C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/regfile.sv Line: 67
Info (10281): Verilog HDL Declaration information at regfile.sv(67): object "R1" differs only in case from object "r1" in the same scope File: C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/regfile.sv Line: 67
Info (10281): Verilog HDL Declaration information at regfile.sv(67): object "R2" differs only in case from object "r2" in the same scope File: C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/regfile.sv Line: 67
Info (10281): Verilog HDL Declaration information at regfile.sv(67): object "R3" differs only in case from object "r3" in the same scope File: C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/regfile.sv Line: 67
Info (10281): Verilog HDL Declaration information at regfile.sv(67): object "R4" differs only in case from object "r4" in the same scope File: C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/regfile.sv Line: 67
Info (10281): Verilog HDL Declaration information at regfile.sv(67): object "R5" differs only in case from object "r5" in the same scope File: C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/regfile.sv Line: 67
Info (10281): Verilog HDL Declaration information at regfile.sv(67): object "R6" differs only in case from object "r6" in the same scope File: C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/regfile.sv Line: 67
Info (10281): Verilog HDL Declaration information at regfile.sv(67): object "R7" differs only in case from object "r7" in the same scope File: C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/regfile.sv Line: 67
Warning (10268): Verilog HDL information at fsm.sv(74): always construct contains both blocking and non-blocking assignments File: C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/fsm.sv Line: 74
