SIM:= iverilog
<<<<<<< HEAD
EG_NAME:= adder 
TB_BSV:= adder_tree_testbench
TB_BSV_TOP:= mk_${TB_BSV}
=======
EG_NAME:= sequence_detector
TB_BSV:= Testbench
TB_BSV_TOP:= mk${TB_BSV}
>>>>>>> 7f44c5b593a38e1bbf1bde6fd01b013699c19c6e
