Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date              : Wed Jul  2 18:18:23 2025
| Host              : H410M-H-V3 running 64-bit Linux Mint 20.2
| Command           : report_timing_summary -file ./report/bbgemm_timing_synth.rpt
| Design            : bd_0_wrapper
| Device            : xcu50-fsvh2104
| Speed File        : -2  PRODUCTION 1.30 05-01-2022
| Design State      : Synthesized
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (194)
6. checking no_output_delay (107)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (194)
--------------------------------
 There are 194 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (107)
---------------------------------
 There are 107 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.445        0.000                      0                 1528        0.073        0.000                      0                 1528        3.725        0.000                       0                   994  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              3.445        0.000                      0                 1528        0.073        0.000                      0                 1528        3.725        0.000                       0                   994  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.445ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.445ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U1/bbgemm_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U1/bbgemm_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.536ns  (logic 1.972ns (43.474%)  route 2.564ns (56.526%))
  Logic Levels:           19  (CARRY8=3 DSP_ALU=1 DSP_OUTPUT=1 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1058, unset)         0.030     0.030    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U1/bbgemm_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/aclk
                         FDRE                                         r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U1/bbgemm_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.079     0.109 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U1/bbgemm_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=5, unplaced)         0.109     0.218    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U1/bbgemm_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CARRY_OUT
                         LUT3 (Prop_LUT3_I0_O)        0.090     0.308 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U1/bbgemm_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__0/O
                         net (fo=108, unplaced)       0.272     0.580    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U1/bbgemm_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/A_IP_DELAY/i_pipe/b_largest
                         LUT6 (Prop_LUT6_I4_O)        0.038     0.618 f  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U1/bbgemm_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/A_IP_DELAY/i_pipe/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_2__0/O
                         net (fo=2, unplaced)         0.141     0.759    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U1/bbgemm_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/A_IP_DELAY/i_pipe/ALIGN_BLK/sml_shift_mux__105[5]
                         LUT4 (Prop_LUT4_I0_O)        0.100     0.859 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U1/bbgemm_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/A_IP_DELAY/i_pipe/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__0/O
                         net (fo=1, unplaced)         0.023     0.882    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U1/bbgemm_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/A[1]
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.197     1.079 f  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U1/bbgemm_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=2, unplaced)         0.005     1.084    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U1/bbgemm_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[13].C_MUX.CARRY_MUX_0[7]
                         CARRY8 (Prop_CARRY8_CI_CO[4])
                                                      0.092     1.176 f  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U1/bbgemm_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[4]
                         net (fo=2, unplaced)         0.183     1.359    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U1/bbgemm_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/A_IP_DELAY/i_pipe/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_6[0]
                         LUT6 (Prop_LUT6_I4_O)        0.038     1.397 f  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U1/bbgemm_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/A_IP_DELAY/i_pipe/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_9/O
                         net (fo=1, unplaced)         0.185     1.582    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U1/bbgemm_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/BMA_EXP_DELAY/i_pipe/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_0
                         LUT6 (Prop_LUT6_I2_O)        0.038     1.620 f  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U1/bbgemm_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/BMA_EXP_DELAY/i_pipe/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_6/O
                         net (fo=1, unplaced)         0.185     1.805    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U1/bbgemm_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/BMA_EXP_DELAY/i_pipe/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_6_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.038     1.843 f  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U1/bbgemm_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/BMA_EXP_DELAY/i_pipe/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_2/O
                         net (fo=1, unplaced)         0.018     1.861    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U1/bbgemm_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/zero_det_unreg[1]_1[3]
                         MUXF7 (Prop_MUXF7_I1_O)      0.065     1.926 f  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U1/bbgemm_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1/O
                         net (fo=1, unplaced)         0.000     1.926    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U1/bbgemm_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.mux0_1
                         MUXF8 (Prop_MUXF8_I1_O)      0.028     1.954 f  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U1/bbgemm_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX2/O
                         net (fo=2, unplaced)         0.185     2.139    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U1/bbgemm_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/SUB_DELAY/i_pipe/zeros
                         LUT2 (Prop_LUT2_I1_O)        0.038     2.177 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U1/bbgemm_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/SUB_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_1/O
                         net (fo=1, unplaced)         0.112     2.289    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U1/bbgemm_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/CARRYIN
                         DSP_ALU (Prop_DSP_ALU_CARRYIN_ALU_OUT[47])
                                                      0.517     2.806 f  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U1/bbgemm_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     2.806    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U1/bbgemm_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_P[47])
                                                      0.109     2.915 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U1/bbgemm_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[47]
                         net (fo=16, unplaced)        0.259     3.174    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U1/bbgemm_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.ADD_0/P[0]
                         LUT5 (Prop_LUT5_I3_O)        0.125     3.299 f  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U1/bbgemm_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.ADD_0/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_2__1/O
                         net (fo=2, unplaced)         0.185     3.484    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U1/bbgemm_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.ADD_0/CHAIN_GEN[2].Q_XOR.SUM_XOR_0
                         LUT6 (Prop_LUT6_I5_O)        0.037     3.521 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U1/bbgemm_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.ADD_0/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__4/O
                         net (fo=1, unplaced)         0.023     3.544    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U1/bbgemm_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[1]
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.197     3.741 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U1/bbgemm_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=67, unplaced)        0.236     3.977    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U1/bbgemm_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[7].C_MUX.CARRY_MUX_0[1]
                         LUT2 (Prop_LUT2_I0_O)        0.070     4.047 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U1/bbgemm_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[7]_i_3/O
                         net (fo=7, unplaced)         0.210     4.257    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U1/bbgemm_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q_reg[7]
                         LUT6 (Prop_LUT6_I4_O)        0.038     4.295 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U1/bbgemm_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[0]_i_2__1/O
                         net (fo=1, unplaced)         0.185     4.480    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U1/bbgemm_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.ADD_1/opt_has_pipe.first_q_reg[0]
                         LUT6 (Prop_LUT6_I0_O)        0.038     4.518 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U1/bbgemm_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.ADD_1/opt_has_pipe.first_q[0]_i_1__2/O
                         net (fo=1, unplaced)         0.048     4.566    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U1/bbgemm_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U1/bbgemm_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=1058, unset)         0.021     8.021    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U1/bbgemm_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/aclk
                         FDRE                                         r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U1/bbgemm_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
                         FDRE (Setup_FDRE_C_D)        0.025     8.011    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U1/bbgemm_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -4.566    
  -------------------------------------------------------------------
                         slack                                  3.445    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U1/din1_buf1_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U1/bbgemm_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/SUB_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.125ns  (logic 0.061ns (48.800%)  route 0.064ns (51.200%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1058, unset)         0.013     0.013    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U1/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U1/din1_buf1_reg[63]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     0.051 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U1/din1_buf1_reg[63]/Q
                         net (fo=2, unplaced)         0.048     0.099    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U1/bbgemm_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/s_axis_b_tdata[63]
                         LUT2 (Prop_LUT2_I0_O)        0.023     0.122 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U1/bbgemm_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/opt_has_pipe.first_q[0]_i_1__11/O
                         net (fo=1, unplaced)         0.016     0.138    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U1/bbgemm_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/SUB_DELAY/i_pipe/subtract_int
                         FDRE                                         r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U1/bbgemm_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/SUB_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1058, unset)         0.019     0.019    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U1/bbgemm_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/SUB_DELAY/i_pipe/aclk
                         FDRE                                         r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U1/bbgemm_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/SUB_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/C
                         clock pessimism              0.000     0.019    
                         FDRE (Hold_FDRE_C_D)         0.046     0.065    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_4_full_dsp_1_U1/bbgemm_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/SUB_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.138    
  -------------------------------------------------------------------
                         slack                                  0.073    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.650         8.000       7.350                bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_4_max_dsp_1_U2/bbgemm_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP/DSP_OUTPUT_INST/CLK
Low Pulse Width   Slow    FDRE/C          n/a            0.275         4.000       3.725                bd_0_i/hls_inst/inst/add_ln19_reg_373_reg[0]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         4.000       3.725                bd_0_i/hls_inst/inst/add_ln19_reg_373_reg[0]/C



