// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module hls_object_green_classification_hls_object_green_classification_Pipeline_InitLoop (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        parent_address1,
        parent_ce1,
        parent_we1,
        parent_d1,
        min_x_address1,
        min_x_ce1,
        min_x_we1,
        min_x_d1,
        max_x_address1,
        max_x_ce1,
        max_x_we1,
        max_x_d1,
        min_y_address1,
        min_y_ce1,
        min_y_we1,
        min_y_d1,
        max_y_address1,
        max_y_ce1,
        max_y_we1,
        max_y_d1,
        center_is_green_address1,
        center_is_green_ce1,
        center_is_green_we1,
        center_is_green_d1
);

parameter    ap_ST_fsm_state1 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [8:0] parent_address1;
output   parent_ce1;
output   parent_we1;
output  [15:0] parent_d1;
output  [8:0] min_x_address1;
output   min_x_ce1;
output   min_x_we1;
output  [8:0] min_x_d1;
output  [8:0] max_x_address1;
output   max_x_ce1;
output   max_x_we1;
output  [8:0] max_x_d1;
output  [8:0] min_y_address1;
output   min_y_ce1;
output   min_y_we1;
output  [7:0] min_y_d1;
output  [8:0] max_y_address1;
output   max_y_ce1;
output   max_y_we1;
output  [7:0] max_y_d1;
output  [8:0] center_is_green_address1;
output   center_is_green_ce1;
output   center_is_green_we1;
output  [0:0] center_is_green_d1;

reg ap_idle;
reg parent_ce1;
reg parent_we1;
reg min_x_ce1;
reg min_x_we1;
reg max_x_ce1;
reg max_x_we1;
reg min_y_ce1;
reg min_y_we1;
reg max_y_ce1;
reg max_y_we1;
reg center_is_green_ce1;
reg center_is_green_we1;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_block_state1_pp0_stage0_iter0;
wire   [0:0] icmp_ln123_fu_173_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [63:0] zext_ln123_fu_185_p1;
reg   [9:0] i_fu_54;
wire   [9:0] i_5_fu_179_p2;
wire    ap_loop_init;
reg   [9:0] ap_sig_allocacmp_i_4;
wire   [8:0] trunc_ln126_fu_195_p1;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_done_reg = 1'b0;
end

hls_object_green_classification_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        if ((icmp_ln123_fu_173_p2 == 1'd0)) begin
            i_fu_54 <= i_5_fu_179_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_54 <= 10'd0;
        end
    end
end

always @ (*) begin
    if ((ap_start_int == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln123_fu_173_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_i_4 = 10'd0;
    end else begin
        ap_sig_allocacmp_i_4 = i_fu_54;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        center_is_green_ce1 = 1'b1;
    end else begin
        center_is_green_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln123_fu_173_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        center_is_green_we1 = 1'b1;
    end else begin
        center_is_green_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        max_x_ce1 = 1'b1;
    end else begin
        max_x_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln123_fu_173_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        max_x_we1 = 1'b1;
    end else begin
        max_x_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        max_y_ce1 = 1'b1;
    end else begin
        max_y_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln123_fu_173_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        max_y_we1 = 1'b1;
    end else begin
        max_y_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        min_x_ce1 = 1'b1;
    end else begin
        min_x_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln123_fu_173_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        min_x_we1 = 1'b1;
    end else begin
        min_x_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        min_y_ce1 = 1'b1;
    end else begin
        min_y_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln123_fu_173_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        min_y_we1 = 1'b1;
    end else begin
        min_y_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        parent_ce1 = 1'b1;
    end else begin
        parent_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln123_fu_173_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        parent_we1 = 1'b1;
    end else begin
        parent_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_start_int == 1'b0);
end

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign center_is_green_address1 = zext_ln123_fu_185_p1;

assign center_is_green_d1 = 1'd0;

assign i_5_fu_179_p2 = (ap_sig_allocacmp_i_4 + 10'd1);

assign icmp_ln123_fu_173_p2 = ((ap_sig_allocacmp_i_4 == 10'd512) ? 1'b1 : 1'b0);

assign max_x_address1 = zext_ln123_fu_185_p1;

assign max_x_d1 = 9'd0;

assign max_y_address1 = zext_ln123_fu_185_p1;

assign max_y_d1 = 8'd0;

assign min_x_address1 = zext_ln123_fu_185_p1;

assign min_x_d1 = 9'd320;

assign min_y_address1 = zext_ln123_fu_185_p1;

assign min_y_d1 = 8'd240;

assign parent_address1 = zext_ln123_fu_185_p1;

assign parent_d1 = trunc_ln126_fu_195_p1;

assign trunc_ln126_fu_195_p1 = ap_sig_allocacmp_i_4[8:0];

assign zext_ln123_fu_185_p1 = ap_sig_allocacmp_i_4;

endmodule //hls_object_green_classification_hls_object_green_classification_Pipeline_InitLoop
