# Physical_design RTL to GDS of a 4 Bit ALU 
RTL Code 
```verilog
// Generated by Cadence Genus(TM) Synthesis Solution 22.14-s059_1
// Generated on: Sep  3 2024 19:44:13 CDT (Sep  4 2024 00:44:13 UTC)

// Verification Directory fv/ALU_4bit 

module ALU_4bit(A, B, ALU_Sel, ALU_Out, Carry_Out);
  input [3:0] A, B;
  input [2:0] ALU_Sel;
  output [3:0] ALU_Out;
  output Carry_Out;

  wire [3:0] A, B;
  wire [2:0] ALU_Sel;
  wire [3:0] ALU_Out;
  wire Carry_Out;
  wire n_0, n_1, n_2, n_4, n_5, n_6, n_7, n_8;
  wire n_9, n_10, n_11, n_12, n_13, n_14, n_15, n_16;
  wire n_17, n_18, n_19, n_20, n_21, n_22, n_23, n_24;
  wire n_25, n_26, n_27, n_28, n_29, n_30, n_31, n_32;
  wire n_33, n_34, n_35, n_36, n_37, n_38, n_39, n_40;
  wire n_41, n_42, n_43, n_44, n_45, n_46, n_47, n_48;
  wire n_49, n_50, n_53, n_54, n_55, n_56, n_57, n_60;
  wire n_61, n_62, n_76;

  OAI221X1 g1430__2398(.A0 (n_48), .A1 (n_57), .B0 (n_4), .B1 (n_56),
       .C0 (n_62), .Y (ALU_Out[3]));
  INVXL g1435(.A (n_61), .Y (ALU_Out[1]));
  // (Continue with the rest of your code...)

endmodule
```


