$date
	Thu Jun  1 00:24:41 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb $end
$var wire 1 ! led_7 $end
$var wire 1 " led_6 $end
$var wire 1 # led_5 $end
$var wire 1 $ led_4 $end
$var wire 1 % led_3 $end
$var wire 1 & led_2 $end
$var wire 1 ' led_1 $end
$var reg 1 ( clk $end
$var reg 4 ) number [3:0] $end
$var reg 1 * rst $end
$scope module light $end
$var wire 1 ( clk $end
$var wire 4 + number [3:0] $end
$var wire 1 * rst $end
$var reg 25 , count [24:0] $end
$var reg 1 ' led_1 $end
$var reg 1 & led_2 $end
$var reg 1 % led_3 $end
$var reg 1 $ led_4 $end
$var reg 1 # led_5 $end
$var reg 1 " led_6 $end
$var reg 1 ! led_7 $end
$var reg 4 - state [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx -
bx ,
b0 +
1*
b0 )
0(
0'
0&
0%
0$
0#
0"
0!
$end
#10000
0*
1(
#20000
1!
1"
1#
1$
1'
b1 )
b1 +
0(
#30000
0!
0#
0$
1%
0'
b10 )
b10 +
1(
#40000
1#
0%
b11 )
b11 +
0(
#50000
1!
0#
1$
1'
b100 )
b100 +
1(
#60000
0!
0"
1&
0'
b101 )
b101 +
0(
#70000
0$
b110 )
b110 +
1(
#80000
1!
1"
1#
1$
0&
b111 )
b111 +
0(
#90000
0!
0"
0#
0$
b1000 )
b1000 +
1(
#100000
1#
b1001 )
b1001 +
0(
#110000
1(
#120000
0(
#130000
1(
#140000
0(
#150000
1(
#160000
0(
#170000
1(
#180000
0(
#190000
1(
#200000
0(
