// Seed: 2288212362
module module_0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  module_0 modCall_1 ();
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  always_ff force id_4 = 1;
endmodule
module module_2 #(
    parameter id_12 = 32'd50
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout logic [7:0] id_2;
  input wire id_1;
  parameter id_11 = -1'h0;
  module_0 modCall_1 ();
  wire _id_12;
  assign id_2[id_12==-1] = id_12;
endmodule
