--------------------------------------------------------------------------------
Release 10.1.03 Trace  (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

/afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE/bin/lin64/unwrapped/trce -ise
/afs/athena.mit.edu/user/a/d/adhikara/Documents/6.111things/6.111 project/bobateam/sound_module/sound_module.ise
-intstyle ise -v 3 -s 4 -xml lab5 lab5.ncd -o lab5.twr lab5.pcf -ucf labkit.ucf

Design file:              lab5.ncd
Physical constraint file: lab5.pcf
Device,package,speed:     xc2v6000,bf957,-4 (PRODUCTION 1.121 2008-07-25, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock ac97_bit_clock
-------------+------------+------------+--------------------+--------+
             |  Setup to  |  Hold to   |                    | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s)   | Phase  |
-------------+------------+------------+--------------------+--------+
ac97_sdata_in|   -0.923(F)|    1.472(F)|analyzer1_clock_OBUF|   0.000|
-------------+------------+------------+--------------------+--------+

Setup/Hold to clock clock_27mhz
--------------+------------+------------+------------------+--------+
              |  Setup to  |  Hold to   |                  | Clock  |
Source        | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
--------------+------------+------------+------------------+--------+
button_enter  |    0.953(R)|   -0.681(R)|clock_27mhz_IBUFG |   0.000|
flash_data<0> |    3.123(R)|    0.883(R)|clock_27mhz_IBUFG |   0.000|
flash_data<1> |    3.524(R)|    0.640(R)|clock_27mhz_IBUFG |   0.000|
flash_data<2> |    3.126(R)|    0.822(R)|clock_27mhz_IBUFG |   0.000|
flash_data<3> |    3.623(R)|    0.886(R)|clock_27mhz_IBUFG |   0.000|
flash_data<4> |    4.418(R)|   -0.131(R)|clock_27mhz_IBUFG |   0.000|
flash_data<5> |    4.325(R)|    0.796(R)|clock_27mhz_IBUFG |   0.000|
flash_data<6> |    4.040(R)|    0.446(R)|clock_27mhz_IBUFG |   0.000|
flash_data<7> |    5.184(R)|    0.082(R)|clock_27mhz_IBUFG |   0.000|
flash_data<8> |   -1.345(R)|    1.617(R)|clock_27mhz_IBUFG |   0.000|
flash_data<9> |   -0.306(R)|    0.578(R)|clock_27mhz_IBUFG |   0.000|
flash_data<10>|   -0.996(R)|    1.268(R)|clock_27mhz_IBUFG |   0.000|
flash_data<11>|   -1.315(R)|    1.587(R)|clock_27mhz_IBUFG |   0.000|
flash_data<12>|   -0.769(R)|    1.041(R)|clock_27mhz_IBUFG |   0.000|
flash_data<13>|   -0.700(R)|    0.972(R)|clock_27mhz_IBUFG |   0.000|
flash_data<14>|   -1.001(R)|    1.273(R)|clock_27mhz_IBUFG |   0.000|
flash_data<15>|    0.091(R)|    0.181(R)|clock_27mhz_IBUFG |   0.000|
flash_sts     |    1.261(R)|   -0.043(R)|clock_27mhz_IBUFG |   0.000|
switch<0>     |   10.528(R)|   -0.955(R)|clock_27mhz_IBUFG |   0.000|
switch<1>     |    9.002(R)|   -1.867(R)|clock_27mhz_IBUFG |   0.000|
switch<2>     |    9.356(R)|   -0.802(R)|clock_27mhz_IBUFG |   0.000|
switch<3>     |    8.747(R)|   -0.941(R)|clock_27mhz_IBUFG |   0.000|
switch<4>     |   10.436(R)|   -2.183(R)|clock_27mhz_IBUFG |   0.000|
switch<5>     |    1.522(R)|    0.024(R)|clock_27mhz_IBUFG |   0.000|
switch<6>     |    2.744(R)|    0.649(R)|clock_27mhz_IBUFG |   0.000|
switch<7>     |    2.844(R)|   -0.224(R)|clock_27mhz_IBUFG |   0.000|
user1<24>     |    1.267(R)|   -0.995(R)|clock_27mhz_IBUFG |   0.000|
user1<25>     |    2.007(R)|   -1.735(R)|clock_27mhz_IBUFG |   0.000|
user1<26>     |    1.295(R)|   -1.023(R)|clock_27mhz_IBUFG |   0.000|
user1<27>     |    1.404(R)|   -1.132(R)|clock_27mhz_IBUFG |   0.000|
user1<28>     |    1.566(R)|   -1.294(R)|clock_27mhz_IBUFG |   0.000|
user1<29>     |    0.857(R)|   -0.585(R)|clock_27mhz_IBUFG |   0.000|
user1<30>     |    1.109(R)|   -0.837(R)|clock_27mhz_IBUFG |   0.000|
user1<31>     |    1.253(R)|   -0.981(R)|clock_27mhz_IBUFG |   0.000|
--------------+------------+------------+------------------+--------+

Clock ac97_bit_clock to Pad
------------------+------------+--------------------+--------+
                  | clk (edge) |                    | Clock  |
Destination       |   to PAD   |Internal Clock(s)   | Phase  |
------------------+------------+--------------------+--------+
ac97_sdata_out    |   13.958(R)|analyzer1_clock_OBUF|   0.000|
ac97_synch        |   14.581(R)|analyzer1_clock_OBUF|   0.000|
analyzer1_data<1> |   17.937(R)|analyzer1_clock_OBUF|   0.000|
analyzer1_data<3> |   18.229(R)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<8> |   15.829(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<9> |   16.498(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<10>|   14.545(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<11>|   14.449(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<12>|   14.433(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<13>|   15.817(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<14>|   14.570(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<15>|   14.973(F)|analyzer1_clock_OBUF|   0.000|
------------------+------------+--------------------+--------+

Clock clock_27mhz to Pad
-----------------+------------+------------------+--------+
                 | clk (edge) |                  | Clock  |
Destination      |   to PAD   |Internal Clock(s) | Phase  |
-----------------+------------+------------------+--------+
analyzer1_data<0>|   13.360(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_clock  |   14.322(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<0>|   11.693(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<1>|   11.690(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<2>|   11.376(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<3>|   12.029(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<4>|   11.645(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<5>|   12.422(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<6>|   12.220(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<7>|   12.776(R)|clock_27mhz_IBUFG |   0.000|
audio_reset_b    |   13.216(R)|clock_27mhz_IBUFG |   0.000|
disp_ce_b        |    9.205(R)|clock_27mhz_IBUFG |   0.000|
disp_clock       |   11.188(R)|clock_27mhz_IBUFG |   0.000|
disp_data_out    |    9.400(R)|clock_27mhz_IBUFG |   0.000|
disp_reset_b     |   10.321(R)|clock_27mhz_IBUFG |   0.000|
disp_rs          |    9.469(R)|clock_27mhz_IBUFG |   0.000|
flash_address<1> |   10.884(R)|clock_27mhz_IBUFG |   0.000|
flash_address<2> |    9.395(R)|clock_27mhz_IBUFG |   0.000|
flash_address<3> |    9.480(R)|clock_27mhz_IBUFG |   0.000|
flash_address<4> |    9.474(R)|clock_27mhz_IBUFG |   0.000|
flash_address<5> |    9.768(R)|clock_27mhz_IBUFG |   0.000|
flash_address<6> |    9.788(R)|clock_27mhz_IBUFG |   0.000|
flash_address<7> |    9.469(R)|clock_27mhz_IBUFG |   0.000|
flash_address<8> |    9.792(R)|clock_27mhz_IBUFG |   0.000|
flash_address<9> |    9.890(R)|clock_27mhz_IBUFG |   0.000|
flash_address<10>|    9.740(R)|clock_27mhz_IBUFG |   0.000|
flash_address<11>|   10.205(R)|clock_27mhz_IBUFG |   0.000|
flash_address<12>|    9.870(R)|clock_27mhz_IBUFG |   0.000|
flash_address<13>|   10.043(R)|clock_27mhz_IBUFG |   0.000|
flash_address<14>|   10.188(R)|clock_27mhz_IBUFG |   0.000|
flash_address<15>|    9.520(R)|clock_27mhz_IBUFG |   0.000|
flash_address<16>|    9.833(R)|clock_27mhz_IBUFG |   0.000|
flash_address<17>|    9.796(R)|clock_27mhz_IBUFG |   0.000|
flash_address<18>|   10.210(R)|clock_27mhz_IBUFG |   0.000|
flash_address<19>|   10.298(R)|clock_27mhz_IBUFG |   0.000|
flash_address<20>|   10.727(R)|clock_27mhz_IBUFG |   0.000|
flash_address<21>|   10.286(R)|clock_27mhz_IBUFG |   0.000|
flash_address<22>|   10.662(R)|clock_27mhz_IBUFG |   0.000|
flash_address<23>|    9.656(R)|clock_27mhz_IBUFG |   0.000|
flash_ce_b       |   11.172(R)|clock_27mhz_IBUFG |   0.000|
flash_data<0>    |   10.310(R)|clock_27mhz_IBUFG |   0.000|
flash_data<1>    |   10.394(R)|clock_27mhz_IBUFG |   0.000|
flash_data<2>    |   11.109(R)|clock_27mhz_IBUFG |   0.000|
flash_data<3>    |   11.113(R)|clock_27mhz_IBUFG |   0.000|
flash_data<4>    |   10.091(R)|clock_27mhz_IBUFG |   0.000|
flash_data<5>    |   10.090(R)|clock_27mhz_IBUFG |   0.000|
flash_data<6>    |   10.486(R)|clock_27mhz_IBUFG |   0.000|
flash_data<7>    |   10.416(R)|clock_27mhz_IBUFG |   0.000|
flash_data<8>    |    9.757(R)|clock_27mhz_IBUFG |   0.000|
flash_data<9>    |   11.314(R)|clock_27mhz_IBUFG |   0.000|
flash_data<10>   |   10.788(R)|clock_27mhz_IBUFG |   0.000|
flash_data<11>   |   10.794(R)|clock_27mhz_IBUFG |   0.000|
flash_data<12>   |   10.322(R)|clock_27mhz_IBUFG |   0.000|
flash_data<13>   |   10.082(R)|clock_27mhz_IBUFG |   0.000|
flash_data<14>   |   10.084(R)|clock_27mhz_IBUFG |   0.000|
flash_data<15>   |   11.647(R)|clock_27mhz_IBUFG |   0.000|
flash_oe_b       |    9.084(R)|clock_27mhz_IBUFG |   0.000|
flash_we_b       |    9.342(R)|clock_27mhz_IBUFG |   0.000|
led<0>           |   16.370(R)|clock_27mhz_IBUFG |   0.000|
led<1>           |   14.994(R)|clock_27mhz_IBUFG |   0.000|
led<2>           |   15.971(R)|clock_27mhz_IBUFG |   0.000|
led<3>           |   15.347(R)|clock_27mhz_IBUFG |   0.000|
led<4>           |   11.888(R)|clock_27mhz_IBUFG |   0.000|
led<5>           |   13.700(R)|clock_27mhz_IBUFG |   0.000|
led<6>           |   11.902(R)|clock_27mhz_IBUFG |   0.000|
led<7>           |   13.116(R)|clock_27mhz_IBUFG |   0.000|
vga_out_blank_b  |   13.861(R)|clock_65mhz       |   0.000|
vga_out_blue<4>  |   22.894(R)|clock_27mhz_IBUFG |   0.000|
                 |   16.756(R)|clock_65mhz       |   0.000|
vga_out_blue<5>  |   22.893(R)|clock_27mhz_IBUFG |   0.000|
                 |   17.138(R)|clock_65mhz       |   0.000|
vga_out_blue<6>  |   21.302(R)|clock_27mhz_IBUFG |   0.000|
                 |   16.310(R)|clock_65mhz       |   0.000|
vga_out_blue<7>  |   21.917(R)|clock_27mhz_IBUFG |   0.000|
                 |   16.130(R)|clock_65mhz       |   0.000|
vga_out_green<4> |   25.773(R)|clock_27mhz_IBUFG |   0.000|
                 |   18.635(R)|clock_65mhz       |   0.000|
vga_out_green<5> |   24.905(R)|clock_27mhz_IBUFG |   0.000|
                 |   17.895(R)|clock_65mhz       |   0.000|
vga_out_green<6> |   25.899(R)|clock_27mhz_IBUFG |   0.000|
                 |   18.914(R)|clock_65mhz       |   0.000|
vga_out_green<7> |   25.024(R)|clock_27mhz_IBUFG |   0.000|
                 |   17.703(R)|clock_65mhz       |   0.000|
vga_out_hsync    |   13.999(R)|clock_65mhz       |   0.000|
vga_out_red<4>   |   25.769(R)|clock_27mhz_IBUFG |   0.000|
                 |   18.537(R)|clock_65mhz       |   0.000|
vga_out_red<5>   |   24.353(R)|clock_27mhz_IBUFG |   0.000|
                 |   18.655(R)|clock_65mhz       |   0.000|
vga_out_red<6>   |   24.124(R)|clock_27mhz_IBUFG |   0.000|
                 |   17.808(R)|clock_65mhz       |   0.000|
vga_out_red<7>   |   25.142(R)|clock_27mhz_IBUFG |   0.000|
                 |   18.483(R)|clock_65mhz       |   0.000|
vga_out_vsync    |   14.882(R)|clock_65mhz       |   0.000|
-----------------+------------+------------------+--------+

Clock to Setup on destination clock ac97_bit_clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ac97_bit_clock |    8.910|         |   10.169|    4.973|
clock_27mhz    |    2.883|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clock_27mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ac97_bit_clock |    3.034|         |         |         |
clock_27mhz    |   25.065|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+-------------------+---------+
Source Pad     |Destination Pad    |  Delay  |
---------------+-------------------+---------+
ac97_bit_clock |analyzer1_clock    |   17.015|
ac97_sdata_in  |analyzer1_data<2>  |   14.662|
clock_27mhz    |vga_out_pixel_clock|   11.452|
---------------+-------------------+---------+


Analysis completed Sat Dec  9 16:34:29 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 449 MB



