Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed May 24 16:11:43 2023
| Host         : DESKTOP-LJ1PS58 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file mainBD_wrapper_control_sets_placed.rpt
| Design       : mainBD_wrapper
| Device       : xcku5p
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   128 |
|    Minimum number of control sets                        |   128 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   130 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   128 |
| >= 0 to < 4        |    32 |
| >= 4 to < 6        |    22 |
| >= 6 to < 8        |    10 |
| >= 8 to < 10       |    31 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     3 |
| >= 16              |    25 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             245 |           77 |
| No           | No                    | Yes                    |              29 |            5 |
| No           | Yes                   | No                     |             338 |          115 |
| Yes          | No                    | No                     |             229 |           57 |
| Yes          | No                    | Yes                    |              15 |            8 |
| Yes          | Yes                   | No                     |             910 |          222 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                       Clock Signal                       |                                                                                               Enable Signal                                                                                              |                                                               Set/Reset Signal                                                               | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
| ~mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE    |                                                                                                                                                                                                          | mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                           |                1 |              1 |         1.00 |
|  mainBD_i/clk_wiz_1/inst/clk_out1                        | mainBD_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/fcr1                                                                                                                                                 | mainBD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                              |                1 |              1 |         1.00 |
|  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                                                                      | mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Functional_Reset                                                                                |                1 |              1 |         1.00 |
| ~mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                          | mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0                                                                             |                1 |              1 |         1.00 |
|  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE    |                                                                                                                                                                                                          |                                                                                                                                              |                1 |              1 |         1.00 |
|  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE    | mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0 |                1 |              1 |         1.00 |
|  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE    | mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg_0    |                1 |              1 |         1.00 |
|  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE    | mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0 |                1 |              1 |         1.00 |
|  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE    | mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                 |                1 |              1 |         1.00 |
|  mainBD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                          | mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.capture_1                 |                1 |              1 |         1.00 |
|  mainBD_i/clk_wiz_1/inst/clk_out1                        | mainBD_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/dll0                                                                                                                                                 | mainBD_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                         |                1 |              1 |         1.00 |
|  mainBD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                          | mainBD_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                          |                1 |              2 |         2.00 |
|  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/count                                                                                                                                   |                                                                                                                                              |                1 |              2 |         2.00 |
|  mainBD_i/clk_wiz_1/inst/clk_out1                        | mainBD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                | mainBD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                              |                1 |              2 |         2.00 |
|  mainBD_i/clk_wiz_1/inst/clk_out1                        | mainBD_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/fcr1                                                                                                                                                 | mainBD_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                         |                1 |              2 |         2.00 |
|  mainBD_i/clk_wiz_1/inst/clk_out1                        | mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/lopt_10                                                                                       | mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/wb_exception_i_reg               |                1 |              2 |         2.00 |
|  mainBD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                          | mainBD_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aresetn_d_reg[0]                                       |                1 |              2 |         2.00 |
|  mainBD_i/clk_wiz_1/inst/clk_out1                        | mainBD_i/AXI4_Lite_ER_0/inst/AXI4_Lite_ER_v5_0_S00_AXI_inst/axi_arready0                                                                                                                                 | mainBD_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                         |                1 |              2 |         2.00 |
|  mainBD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                          | mainBD_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.fcr[2]_i_1_n_0                                                          |                1 |              2 |         2.00 |
|  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE    | mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i0                                                                                                                                |                                                                                                                                              |                1 |              2 |         2.00 |
|  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE    | mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                        | mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                         |                1 |              2 |         2.00 |
|  mainBD_i/clk_wiz_1/inst/clk_out1                        | mainBD_i/AXI4_Lite_ER_0/inst/AXI4_Lite_ER_v5_0_S00_AXI_inst/axi_awready0                                                                                                                                 | mainBD_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                         |                1 |              2 |         2.00 |
|  mainBD_i/clk_wiz_1/inst/clk_out1                        | mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/lopt_10                                                                                       |                                                                                                                                              |                1 |              2 |         2.00 |
|  mainBD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                          | mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/dbg_stop_i                                                              |                1 |              2 |         2.00 |
|  mainBD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                          | mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/if_fetch_in_progress_i_1_n_0                                            |                1 |              2 |         2.00 |
|  mainBD_i/clk_wiz_1/inst/clk_out1                        | mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count[0]_i_1_n_0                                                                          | mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                1 |              2 |         2.00 |
|  mainBD_i/clk_wiz_1/inst/clk_out1                        | mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_13                                                                                        | mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/flush_pipe                                                              |                1 |              2 |         2.00 |
|  mainBD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                          | mainBD_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/lsr_reg014_out                                                                           |                2 |              3 |         1.50 |
|  mainBD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                          | mainBD_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0][0]                                    |                1 |              3 |         3.00 |
|  mainBD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                          | mainBD_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/rx_fifo_control_1/p_1_out0                              |                1 |              3 |         3.00 |
|  mainBD_i/clk_wiz_1/inst/clk_out1                        | mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_sleep_i0                                                                                                                         | mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_hibernate_i_i_1_n_0                                                  |                1 |              3 |         3.00 |
|  mainBD_i/clk_wiz_1/inst/clk_out1                        | mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_PipeRun_i_reg_0[0]                                                                                                               | mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                2 |              3 |         1.50 |
|  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0                                                                                                                                                     | mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/SEL                                                                                                         |                1 |              4 |         4.00 |
|  mainBD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                          | mainBD_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/framing_error_flag0                                                            |                2 |              4 |         2.00 |
|  mainBD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                          | mainBD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                              |                1 |              4 |         4.00 |
|  mainBD_i/clk_wiz_1/inst/clk_out1                        | mainBD_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                  | mainBD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                              |                2 |              4 |         2.00 |
|  mainBD_i/clk_wiz_1/inst/clk_out1                        | mainBD_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/clkdiv[3]_i_1_n_0                                                                                                                          | mainBD_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                         |                1 |              4 |         4.00 |
|  mainBD_i/clk_wiz_1/inst/clk_out1                        | mainBD_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clkdiv[3]_i_1__0_n_0                                                                                                                       |                                                                                                                                              |                2 |              4 |         2.00 |
|  mainBD_i/clk_wiz_1/inst/clk_out1                        | mainBD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                         | mainBD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                |                1 |              4 |         4.00 |
|  mainBD_i/clk_wiz_1/inst/clk_out1                        | mainBD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                       | mainBD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                              |                1 |              4 |         4.00 |
|  mainBD_i/clk_wiz_1/inst/clk_out1                        | mainBD_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/msr_reg0                                                                                                                                             |                                                                                                                                              |                1 |              4 |         4.00 |
|  mainBD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                          | mainBD_i/rst_clk_wiz_1_100M/U0/bus_struct_reset[0]                                                                                           |                2 |              4 |         2.00 |
|  mainBD_i/clk_wiz_1/inst/clk_out1                        | mainBD_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_error_in_fifo_cnt[3]_i_2_n_0                                                                                                     | mainBD_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_error_in_fifo_cnt[3]_i_1_n_0                                         |                1 |              4 |         4.00 |
|  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE    | mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        |                                                                                                                                              |                3 |              4 |         1.33 |
|  mainBD_i/clk_wiz_1/inst/clk_out1                        | mainBD_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/dlm0                                                                                                                                                 | mainBD_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                         |                1 |              4 |         4.00 |
|  mainBD_i/clk_wiz_1/inst/clk_out1                        | mainBD_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/dlm0                                                                                                                                                 | mainBD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                              |                3 |              4 |         1.33 |
|  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE    | mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL                                                                                                                                                          | mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/SEL                                                                                                         |                1 |              4 |         4.00 |
| ~mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE    |                                                                                                                                                                                                          | mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/SEL                                                                                                         |                1 |              4 |         4.00 |
|  mainBD_i/clk_wiz_1/inst/clk_out1                        | mainBD_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/ier1                                                                                                                                                 | mainBD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                              |                2 |              4 |         2.00 |
|  mainBD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                          | mainBD_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/msr_reg0                                                                                 |                1 |              4 |         4.00 |
|  mainBD_i/clk_wiz_1/inst/clk_out1                        | mainBD_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/mcr0                                                                                                                                                 | mainBD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                              |                3 |              5 |         1.67 |
|  mainBD_i/clk_wiz_1/inst/clk_out1                        | mainBD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                 | mainBD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                              |                2 |              5 |         2.50 |
|  mainBD_i/clk_wiz_1/inst/clk_out1                        | mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_Halted                                                                                                                           | mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                4 |              5 |         1.25 |
|  mainBD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                          | mainBD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                               |                2 |              5 |         2.50 |
|  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sample_1                                                                                                                                    |                                                                                                                                              |                2 |              6 |         3.00 |
|  mainBD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                          | mainBD_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                         |                2 |              6 |         3.00 |
|  mainBD_i/clk_wiz_1/inst/clk_out1                        | mainBD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                  | mainBD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                              |                2 |              6 |         3.00 |
|  mainBD_i/clk_wiz_1/inst/clk_out1                        | mainBD_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                            | mainBD_i/rst_clk_wiz_1_100M/U0/SEQ/seq_clr                                                                                                   |                1 |              6 |         6.00 |
|  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/sel                                                                                                                                                                     |                                                                                                                                              |                2 |              6 |         3.00 |
|  mainBD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                          | mainBD_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_rst                                                             |                2 |              6 |         3.00 |
|  mainBD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                          | mainBD_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.tx_fifo_rst                                                             |                2 |              6 |         3.00 |
|  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_2                                                                                                                                                      |                                                                                                                                              |                1 |              6 |         6.00 |
|  mainBD_i/clk_wiz_1/inst/clk_out1                        | mainBD_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clk1x                                                                                                                                      | mainBD_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/parity_error_d0                                                                |                6 |              7 |         1.17 |
|  mainBD_i/clk_wiz_1/inst/clk_out1                        | mainBD_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/dll0                                                                                                                                                 | mainBD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                              |                3 |              7 |         2.33 |
|  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE    | mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_10                                                                                                                                  |                                                                                                                                              |                2 |              8 |         4.00 |
|  mainBD_i/clk_wiz_1/inst/clk_out1                        | mainBD_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/scr0                                                                                                                                                 | mainBD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                              |                7 |              8 |         1.14 |
|  mainBD_i/clk_wiz_1/inst/clk_out1                        | mainBD_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.tx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/tx_fifo_wr_en_i                                                                      |                                                                                                                                              |                1 |              8 |         8.00 |
|  mainBD_i/clk_wiz_1/inst/clk_out1                        | mainBD_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clk1x_d                                                                                                                                    | mainBD_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                         |                3 |              8 |         2.67 |
|  mainBD_i/clk_wiz_1/inst/clk_out1                        | mainBD_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rbr_d0                                                                                                                                     | mainBD_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                         |                2 |              8 |         4.00 |
|  mainBD_i/clk_wiz_1/inst/clk_out1                        | mainBD_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/xuart_tx_load_sm_1/tsr_com                                                                                                                           | mainBD_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                         |                3 |              8 |         2.67 |
|  mainBD_i/clk_wiz_1/inst/clk_out1                        | mainBD_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                             | mainBD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                              |                3 |              8 |         2.67 |
|  mainBD_i/clk_wiz_1/inst/clk_out1                        | mainBD_i/AXI4_Lite_ER_0/inst/AXI4_Lite_ER_v5_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                                                         | mainBD_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                         |                6 |              8 |         1.33 |
|  mainBD_i/clk_wiz_1/inst/clk_out1                        | mainBD_i/AXI4_Lite_ER_0/inst/AXI4_Lite_ER_v5_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                         | mainBD_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                         |                6 |              8 |         1.33 |
|  mainBD_i/clk_wiz_1/inst/clk_out1                        | mainBD_i/AXI4_Lite_ER_0/inst/AXI4_Lite_ER_v5_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                         | mainBD_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                         |                6 |              8 |         1.33 |
|  mainBD_i/clk_wiz_1/inst/clk_out1                        | mainBD_i/AXI4_Lite_ER_0/inst/AXI4_Lite_ER_v5_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                         | mainBD_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                         |                4 |              8 |         2.00 |
|  mainBD_i/clk_wiz_1/inst/clk_out1                        | mainBD_i/AXI4_Lite_ER_0/inst/AXI4_Lite_ER_v5_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                         | mainBD_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                         |                5 |              8 |         1.60 |
|  mainBD_i/clk_wiz_1/inst/clk_out1                        | mainBD_i/AXI4_Lite_ER_0/inst/AXI4_Lite_ER_v5_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                                          | mainBD_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                         |                4 |              8 |         2.00 |
|  mainBD_i/clk_wiz_1/inst/clk_out1                        | mainBD_i/AXI4_Lite_ER_0/inst/AXI4_Lite_ER_v5_0_S00_AXI_inst/p_1_in[15]                                                                                                                                   | mainBD_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                         |                5 |              8 |         1.60 |
|  mainBD_i/clk_wiz_1/inst/clk_out1                        | mainBD_i/AXI4_Lite_ER_0/inst/AXI4_Lite_ER_v5_0_S00_AXI_inst/p_1_in[31]                                                                                                                                   | mainBD_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                         |                4 |              8 |         2.00 |
|  mainBD_i/clk_wiz_1/inst/clk_out1                        | mainBD_i/AXI4_Lite_ER_0/inst/AXI4_Lite_ER_v5_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                         | mainBD_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                         |                6 |              8 |         1.33 |
|  mainBD_i/clk_wiz_1/inst/clk_out1                        | mainBD_i/AXI4_Lite_ER_0/inst/AXI4_Lite_ER_v5_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                          | mainBD_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                         |                3 |              8 |         2.67 |
|  mainBD_i/clk_wiz_1/inst/clk_out1                        | mainBD_i/AXI4_Lite_ER_0/inst/AXI4_Lite_ER_v5_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                                                         | mainBD_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                         |                5 |              8 |         1.60 |
|  mainBD_i/clk_wiz_1/inst/clk_out1                        | mainBD_i/AXI4_Lite_ER_0/inst/AXI4_Lite_ER_v5_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                         | mainBD_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                         |                6 |              8 |         1.33 |
|  mainBD_i/clk_wiz_1/inst/clk_out1                        | mainBD_i/AXI4_Lite_ER_0/inst/AXI4_Lite_ER_v5_0_S00_AXI_inst/p_1_in[7]                                                                                                                                    | mainBD_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                         |                4 |              8 |         2.00 |
|  mainBD_i/clk_wiz_1/inst/clk_out1                        | mainBD_i/AXI4_Lite_ER_0/inst/AXI4_Lite_ER_v5_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                         | mainBD_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                         |                5 |              8 |         1.60 |
|  mainBD_i/clk_wiz_1/inst/clk_out1                        | mainBD_i/AXI4_Lite_ER_0/inst/AXI4_Lite_ER_v5_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                          | mainBD_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                         |                5 |              8 |         1.60 |
|  mainBD_i/clk_wiz_1/inst/clk_out1                        | mainBD_i/AXI4_Lite_ER_0/inst/AXI4_Lite_ER_v5_0_S00_AXI_inst/p_1_in[23]                                                                                                                                   | mainBD_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                         |                5 |              8 |         1.60 |
|  mainBD_i/clk_wiz_1/inst/clk_out1                        | mainBD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                                  | mainBD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                              |                2 |              8 |         4.00 |
|  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0 |                                                                                                                                              |                7 |              8 |         1.14 |
|  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                |                                                                                                                                              |                1 |              8 |         8.00 |
| ~mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE    | mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                |                                                                                                                                              |                2 |              8 |         4.00 |
|  mainBD_i/clk_wiz_1/inst/clk_out1                        | mainBD_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/Thr0                                                                                                                                                 | mainBD_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                         |                3 |              8 |         2.67 |
|  mainBD_i/clk_wiz_1/inst/clk_out1                        | mainBD_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/Lcr0                                                                                                                                                 | mainBD_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                         |                2 |              8 |         4.00 |
|  mainBD_i/clk_wiz_1/inst/clk_out1                        | mainBD_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/readStrobe                                                                                                                                           | mainBD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                              |                7 |              8 |         1.14 |
|  mainBD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                          | mainBD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0                                                       |                2 |              9 |         4.50 |
|  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg                                                                                          |                                                                                                                                              |                3 |             10 |         3.33 |
|  mainBD_i/clk_wiz_1/inst/clk_out1                        | mainBD_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/rx_fifo_control_1/character_counter0                                                                                | mainBD_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/SR[0]                                                                          |                2 |             10 |         5.00 |
|  mainBD_i/clk_wiz_1/inst/clk_out1                        | mainBD_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_fifo_wr_en_i                                                                                                                            |                                                                                                                                              |                1 |             11 |        11.00 |
|  mainBD_i/clk_wiz_1/inst/clk_out1                        | mainBD_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rclk_int                                                                                                                                   | mainBD_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                         |                5 |             12 |         2.40 |
|  mainBD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                          | mainBD_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                |                5 |             13 |         2.60 |
|  mainBD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                          | mainBD_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                         |                7 |             14 |         2.00 |
|  mainBD_i/clk_wiz_1/inst/clk_out1                        | mainBD_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/Sout0                                                                                                                                      | mainBD_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                         |                6 |             14 |         2.33 |
|  mainBD_i/clk_wiz_1/inst/clk_out1                        | mainBD_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                |                                                                                                                                              |                4 |             15 |         3.75 |
|  mainBD_i/clk_wiz_1/inst/clk_out1                        | mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/E[0]                                                                                                | mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |               12 |             16 |         1.33 |
|  mainBD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                          | mainBD_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                         |                9 |             18 |         2.00 |
|  mainBD_i/clk_wiz_1/inst/clk_out1                        | mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                         | mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                8 |             20 |         2.50 |
|  mainBD_i/clk_wiz_1/inst/clk_out1                        | mainBD_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                         | mainBD_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                |                6 |             20 |         3.33 |
|  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 |                                                                                                                                                                                                          | mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_1                                                                                          |                2 |             23 |        11.50 |
|  mainBD_i/clk_wiz_1/inst/clk_out1                        | mainBD_i/AXI4_Lite_ER_0/inst/AXI4_Lite_ER_v5_0_S00_AXI_inst/slv_reg_rden__0                                                                                                                              | mainBD_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                         |               23 |             32 |         1.39 |
|  mainBD_i/clk_wiz_1/inst/clk_out1                        | mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                          | mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |               11 |             32 |         2.91 |
|  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK                                                                     |                                                                                                                                              |               10 |             32 |         3.20 |
|  mainBD_i/clk_wiz_1/inst/clk_out1                        | mainBD_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_rvalid[0]                                                                                                          | mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |               12 |             32 |         2.67 |
|  mainBD_i/clk_wiz_1/inst/clk_out1                        | mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                | mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                9 |             32 |         3.56 |
|  mainBD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                          | mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/wb_dlmb_valid_read_data0                                                         |               15 |             32 |         2.13 |
|  mainBD_i/clk_wiz_1/inst/clk_out1                        | mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                         |                                                                                                                                              |                6 |             32 |         5.33 |
|  mainBD_i/clk_wiz_1/inst/clk_out1                        | mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                         | mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                   |               11 |             32 |         2.91 |
|  mainBD_i/clk_wiz_1/inst/clk_out1                        | mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_13                                                                                        | mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                       |               12 |             32 |         2.67 |
|  mainBD_i/clk_wiz_1/inst/clk_out1                        | mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[1].Gen_Sel_DFF/if_fetch_in_progress_reg[0]                                                   | mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |               10 |             32 |         3.20 |
|  mainBD_i/clk_wiz_1/inst/clk_out1                        | mainBD_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                               |                                                                                                                                              |               12 |             33 |         2.75 |
|  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                                                                      |                                                                                                                                              |               12 |             47 |         3.92 |
|  mainBD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                          | mainBD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                              |               14 |             49 |         3.50 |
|  mainBD_i/clk_wiz_1/inst/clk_out1                        | mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7/IReady_0                                                            |                                                                                                                                              |                6 |             75 |        12.50 |
|  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 |                                                                                                                                                                                                          |                                                                                                                                              |               21 |             78 |         3.71 |
|  mainBD_i/clk_wiz_1/inst/clk_out1                        | mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_13                                                                                        | mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |               39 |             80 |         2.05 |
|  mainBD_i/clk_wiz_1/inst/clk_out1                        | mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_GPR_Wr                                                                                                                           |                                                                                                                                              |                8 |            128 |        16.00 |
|  mainBD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                          | mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |               50 |            145 |         2.90 |
|  mainBD_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                          |                                                                                                                                              |               59 |            183 |         3.10 |
|  mainBD_i/clk_wiz_1/inst/clk_out1                        | mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/lopt_10                                                                                       | mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |               73 |            218 |         2.99 |
+----------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


