Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate "C:\Users\Jonathan Monreal\Desktop\EECS 301\lab3\NCO\nco.qsys" --block-symbol-file --output-directory="C:\Users\Jonathan Monreal\Desktop\EECS 301\lab3\NCO\nco" --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading NCO/nco.qsys
Progress: Reading input file
Progress: Adding nco_ii_0 [altera_nco_ii 15.0]
Progress: Parameterizing module nco_ii_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate "C:\Users\Jonathan Monreal\Desktop\EECS 301\lab3\NCO\nco.qsys" --synthesis=VERILOG --output-directory="C:\Users\Jonathan Monreal\Desktop\EECS 301\lab3\NCO\nco\synthesis" --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading NCO/nco.qsys
Progress: Reading input file
Progress: Adding nco_ii_0 [altera_nco_ii 15.0]
Progress: Parameterizing module nco_ii_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nco: Generating nco "nco" for QUARTUS_SYNTH
Info: nco_ii_0: "nco" instantiated altera_nco_ii "nco_ii_0"
Info: nco: Done "nco" with 2 modules, 20 files
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
