--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

G:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 10 -n
3 -fastpaths -xml microblaze_top.twx microblaze_top.ncd -o microblaze_top.twr
microblaze_top.pcf -ucf microblaze_top.ucf

Design file:              microblaze_top.ncd
Physical constraint file: microblaze_top.pcf
Device,package,speed:     xc4vsx55,ff1148,-10 (PRODUCTION 1.71 2013-10-13, STEPPING level 1)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 148 paths analyzed, 39 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.666ns.
--------------------------------------------------------------------------------

Paths for end point rst_generator_0/rst_cnt_0 (SLICE_X52Y206.CE), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.089ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_generator_0/rst_cnt_4 (FF)
  Destination:          rst_generator_0/rst_cnt_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.521ns (Levels of Logic = 2)
  Clock Path Skew:      -0.390ns (0.114 - 0.504)
  Source Clock:         fpga_0_clk_1_sys_clk_pin_IBUFG rising at 0.000ns
  Destination Clock:    fpga_0_clk_1_sys_clk_pin_IBUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: rst_generator_0/rst_cnt_4 to rst_generator_0/rst_cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y208.XQ     Tcko                  0.360   rst_generator_0/rst_cnt<4>
                                                       rst_generator_0/rst_cnt_4
    SLICE_X53Y208.F1     net (fanout=2)        0.575   rst_generator_0/rst_cnt<4>
    SLICE_X53Y208.XMUX   Tif5x                 0.566   rst_generator_0/rst_reg_cmp_ge000019
                                                       rst_generator_0/rst_reg_cmp_ge0000191
                                                       rst_generator_0/rst_reg_cmp_ge000019_f5
    SLICE_X52Y211.G2     net (fanout=2)        0.742   rst_generator_0/rst_reg_cmp_ge000019
    SLICE_X52Y211.Y      Tilo                  0.195   rst_generator_0/rst_reg_cmp_ge0000
                                                       rst_generator_0/rst_cnt_not00011
    SLICE_X52Y206.CE     net (fanout=5)        0.529   rst_generator_0/rst_cnt_not0001
    SLICE_X52Y206.CLK    Tceck                 0.554   rst_generator_0/rst_cnt<0>
                                                       rst_generator_0/rst_cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      3.521ns (1.675ns logic, 1.846ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.212ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_generator_0/rst_cnt_6 (FF)
  Destination:          rst_generator_0/rst_cnt_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.398ns (Levels of Logic = 2)
  Clock Path Skew:      -0.390ns (0.114 - 0.504)
  Source Clock:         fpga_0_clk_1_sys_clk_pin_IBUFG rising at 0.000ns
  Destination Clock:    fpga_0_clk_1_sys_clk_pin_IBUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: rst_generator_0/rst_cnt_6 to rst_generator_0/rst_cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y209.XQ     Tcko                  0.360   rst_generator_0/rst_cnt<6>
                                                       rst_generator_0/rst_cnt_6
    SLICE_X53Y208.BX     net (fanout=2)        0.507   rst_generator_0/rst_cnt<6>
    SLICE_X53Y208.XMUX   Tbxx                  0.511   rst_generator_0/rst_reg_cmp_ge000019
                                                       rst_generator_0/rst_reg_cmp_ge000019_f5
    SLICE_X52Y211.G2     net (fanout=2)        0.742   rst_generator_0/rst_reg_cmp_ge000019
    SLICE_X52Y211.Y      Tilo                  0.195   rst_generator_0/rst_reg_cmp_ge0000
                                                       rst_generator_0/rst_cnt_not00011
    SLICE_X52Y206.CE     net (fanout=5)        0.529   rst_generator_0/rst_cnt_not0001
    SLICE_X52Y206.CLK    Tceck                 0.554   rst_generator_0/rst_cnt<0>
                                                       rst_generator_0/rst_cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      3.398ns (1.620ns logic, 1.778ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.306ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_generator_0/rst_cnt_5 (FF)
  Destination:          rst_generator_0/rst_cnt_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.304ns (Levels of Logic = 2)
  Clock Path Skew:      -0.390ns (0.114 - 0.504)
  Source Clock:         fpga_0_clk_1_sys_clk_pin_IBUFG rising at 0.000ns
  Destination Clock:    fpga_0_clk_1_sys_clk_pin_IBUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: rst_generator_0/rst_cnt_5 to rst_generator_0/rst_cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y208.YQ     Tcko                  0.360   rst_generator_0/rst_cnt<4>
                                                       rst_generator_0/rst_cnt_5
    SLICE_X53Y208.F4     net (fanout=2)        0.358   rst_generator_0/rst_cnt<5>
    SLICE_X53Y208.XMUX   Tif5x                 0.566   rst_generator_0/rst_reg_cmp_ge000019
                                                       rst_generator_0/rst_reg_cmp_ge0000191
                                                       rst_generator_0/rst_reg_cmp_ge000019_f5
    SLICE_X52Y211.G2     net (fanout=2)        0.742   rst_generator_0/rst_reg_cmp_ge000019
    SLICE_X52Y211.Y      Tilo                  0.195   rst_generator_0/rst_reg_cmp_ge0000
                                                       rst_generator_0/rst_cnt_not00011
    SLICE_X52Y206.CE     net (fanout=5)        0.529   rst_generator_0/rst_cnt_not0001
    SLICE_X52Y206.CLK    Tceck                 0.554   rst_generator_0/rst_cnt<0>
                                                       rst_generator_0/rst_cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      3.304ns (1.675ns logic, 1.629ns route)
                                                       (50.7% logic, 49.3% route)

--------------------------------------------------------------------------------

Paths for end point rst_generator_0/rst_cnt_1 (SLICE_X52Y206.CE), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.089ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_generator_0/rst_cnt_4 (FF)
  Destination:          rst_generator_0/rst_cnt_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.521ns (Levels of Logic = 2)
  Clock Path Skew:      -0.390ns (0.114 - 0.504)
  Source Clock:         fpga_0_clk_1_sys_clk_pin_IBUFG rising at 0.000ns
  Destination Clock:    fpga_0_clk_1_sys_clk_pin_IBUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: rst_generator_0/rst_cnt_4 to rst_generator_0/rst_cnt_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y208.XQ     Tcko                  0.360   rst_generator_0/rst_cnt<4>
                                                       rst_generator_0/rst_cnt_4
    SLICE_X53Y208.F1     net (fanout=2)        0.575   rst_generator_0/rst_cnt<4>
    SLICE_X53Y208.XMUX   Tif5x                 0.566   rst_generator_0/rst_reg_cmp_ge000019
                                                       rst_generator_0/rst_reg_cmp_ge0000191
                                                       rst_generator_0/rst_reg_cmp_ge000019_f5
    SLICE_X52Y211.G2     net (fanout=2)        0.742   rst_generator_0/rst_reg_cmp_ge000019
    SLICE_X52Y211.Y      Tilo                  0.195   rst_generator_0/rst_reg_cmp_ge0000
                                                       rst_generator_0/rst_cnt_not00011
    SLICE_X52Y206.CE     net (fanout=5)        0.529   rst_generator_0/rst_cnt_not0001
    SLICE_X52Y206.CLK    Tceck                 0.554   rst_generator_0/rst_cnt<0>
                                                       rst_generator_0/rst_cnt_1
    -------------------------------------------------  ---------------------------
    Total                                      3.521ns (1.675ns logic, 1.846ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.212ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_generator_0/rst_cnt_6 (FF)
  Destination:          rst_generator_0/rst_cnt_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.398ns (Levels of Logic = 2)
  Clock Path Skew:      -0.390ns (0.114 - 0.504)
  Source Clock:         fpga_0_clk_1_sys_clk_pin_IBUFG rising at 0.000ns
  Destination Clock:    fpga_0_clk_1_sys_clk_pin_IBUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: rst_generator_0/rst_cnt_6 to rst_generator_0/rst_cnt_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y209.XQ     Tcko                  0.360   rst_generator_0/rst_cnt<6>
                                                       rst_generator_0/rst_cnt_6
    SLICE_X53Y208.BX     net (fanout=2)        0.507   rst_generator_0/rst_cnt<6>
    SLICE_X53Y208.XMUX   Tbxx                  0.511   rst_generator_0/rst_reg_cmp_ge000019
                                                       rst_generator_0/rst_reg_cmp_ge000019_f5
    SLICE_X52Y211.G2     net (fanout=2)        0.742   rst_generator_0/rst_reg_cmp_ge000019
    SLICE_X52Y211.Y      Tilo                  0.195   rst_generator_0/rst_reg_cmp_ge0000
                                                       rst_generator_0/rst_cnt_not00011
    SLICE_X52Y206.CE     net (fanout=5)        0.529   rst_generator_0/rst_cnt_not0001
    SLICE_X52Y206.CLK    Tceck                 0.554   rst_generator_0/rst_cnt<0>
                                                       rst_generator_0/rst_cnt_1
    -------------------------------------------------  ---------------------------
    Total                                      3.398ns (1.620ns logic, 1.778ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.306ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_generator_0/rst_cnt_5 (FF)
  Destination:          rst_generator_0/rst_cnt_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.304ns (Levels of Logic = 2)
  Clock Path Skew:      -0.390ns (0.114 - 0.504)
  Source Clock:         fpga_0_clk_1_sys_clk_pin_IBUFG rising at 0.000ns
  Destination Clock:    fpga_0_clk_1_sys_clk_pin_IBUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: rst_generator_0/rst_cnt_5 to rst_generator_0/rst_cnt_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y208.YQ     Tcko                  0.360   rst_generator_0/rst_cnt<4>
                                                       rst_generator_0/rst_cnt_5
    SLICE_X53Y208.F4     net (fanout=2)        0.358   rst_generator_0/rst_cnt<5>
    SLICE_X53Y208.XMUX   Tif5x                 0.566   rst_generator_0/rst_reg_cmp_ge000019
                                                       rst_generator_0/rst_reg_cmp_ge0000191
                                                       rst_generator_0/rst_reg_cmp_ge000019_f5
    SLICE_X52Y211.G2     net (fanout=2)        0.742   rst_generator_0/rst_reg_cmp_ge000019
    SLICE_X52Y211.Y      Tilo                  0.195   rst_generator_0/rst_reg_cmp_ge0000
                                                       rst_generator_0/rst_cnt_not00011
    SLICE_X52Y206.CE     net (fanout=5)        0.529   rst_generator_0/rst_cnt_not0001
    SLICE_X52Y206.CLK    Tceck                 0.554   rst_generator_0/rst_cnt<0>
                                                       rst_generator_0/rst_cnt_1
    -------------------------------------------------  ---------------------------
    Total                                      3.304ns (1.675ns logic, 1.629ns route)
                                                       (50.7% logic, 49.3% route)

--------------------------------------------------------------------------------

Paths for end point rst_generator_0/rst_cnt_2 (SLICE_X52Y207.CE), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.089ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_generator_0/rst_cnt_4 (FF)
  Destination:          rst_generator_0/rst_cnt_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.521ns (Levels of Logic = 2)
  Clock Path Skew:      -0.390ns (0.114 - 0.504)
  Source Clock:         fpga_0_clk_1_sys_clk_pin_IBUFG rising at 0.000ns
  Destination Clock:    fpga_0_clk_1_sys_clk_pin_IBUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: rst_generator_0/rst_cnt_4 to rst_generator_0/rst_cnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y208.XQ     Tcko                  0.360   rst_generator_0/rst_cnt<4>
                                                       rst_generator_0/rst_cnt_4
    SLICE_X53Y208.F1     net (fanout=2)        0.575   rst_generator_0/rst_cnt<4>
    SLICE_X53Y208.XMUX   Tif5x                 0.566   rst_generator_0/rst_reg_cmp_ge000019
                                                       rst_generator_0/rst_reg_cmp_ge0000191
                                                       rst_generator_0/rst_reg_cmp_ge000019_f5
    SLICE_X52Y211.G2     net (fanout=2)        0.742   rst_generator_0/rst_reg_cmp_ge000019
    SLICE_X52Y211.Y      Tilo                  0.195   rst_generator_0/rst_reg_cmp_ge0000
                                                       rst_generator_0/rst_cnt_not00011
    SLICE_X52Y207.CE     net (fanout=5)        0.529   rst_generator_0/rst_cnt_not0001
    SLICE_X52Y207.CLK    Tceck                 0.554   rst_generator_0/rst_cnt<2>
                                                       rst_generator_0/rst_cnt_2
    -------------------------------------------------  ---------------------------
    Total                                      3.521ns (1.675ns logic, 1.846ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.212ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_generator_0/rst_cnt_6 (FF)
  Destination:          rst_generator_0/rst_cnt_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.398ns (Levels of Logic = 2)
  Clock Path Skew:      -0.390ns (0.114 - 0.504)
  Source Clock:         fpga_0_clk_1_sys_clk_pin_IBUFG rising at 0.000ns
  Destination Clock:    fpga_0_clk_1_sys_clk_pin_IBUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: rst_generator_0/rst_cnt_6 to rst_generator_0/rst_cnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y209.XQ     Tcko                  0.360   rst_generator_0/rst_cnt<6>
                                                       rst_generator_0/rst_cnt_6
    SLICE_X53Y208.BX     net (fanout=2)        0.507   rst_generator_0/rst_cnt<6>
    SLICE_X53Y208.XMUX   Tbxx                  0.511   rst_generator_0/rst_reg_cmp_ge000019
                                                       rst_generator_0/rst_reg_cmp_ge000019_f5
    SLICE_X52Y211.G2     net (fanout=2)        0.742   rst_generator_0/rst_reg_cmp_ge000019
    SLICE_X52Y211.Y      Tilo                  0.195   rst_generator_0/rst_reg_cmp_ge0000
                                                       rst_generator_0/rst_cnt_not00011
    SLICE_X52Y207.CE     net (fanout=5)        0.529   rst_generator_0/rst_cnt_not0001
    SLICE_X52Y207.CLK    Tceck                 0.554   rst_generator_0/rst_cnt<2>
                                                       rst_generator_0/rst_cnt_2
    -------------------------------------------------  ---------------------------
    Total                                      3.398ns (1.620ns logic, 1.778ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.306ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_generator_0/rst_cnt_5 (FF)
  Destination:          rst_generator_0/rst_cnt_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.304ns (Levels of Logic = 2)
  Clock Path Skew:      -0.390ns (0.114 - 0.504)
  Source Clock:         fpga_0_clk_1_sys_clk_pin_IBUFG rising at 0.000ns
  Destination Clock:    fpga_0_clk_1_sys_clk_pin_IBUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: rst_generator_0/rst_cnt_5 to rst_generator_0/rst_cnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y208.YQ     Tcko                  0.360   rst_generator_0/rst_cnt<4>
                                                       rst_generator_0/rst_cnt_5
    SLICE_X53Y208.F4     net (fanout=2)        0.358   rst_generator_0/rst_cnt<5>
    SLICE_X53Y208.XMUX   Tif5x                 0.566   rst_generator_0/rst_reg_cmp_ge000019
                                                       rst_generator_0/rst_reg_cmp_ge0000191
                                                       rst_generator_0/rst_reg_cmp_ge000019_f5
    SLICE_X52Y211.G2     net (fanout=2)        0.742   rst_generator_0/rst_reg_cmp_ge000019
    SLICE_X52Y211.Y      Tilo                  0.195   rst_generator_0/rst_reg_cmp_ge0000
                                                       rst_generator_0/rst_cnt_not00011
    SLICE_X52Y207.CE     net (fanout=5)        0.529   rst_generator_0/rst_cnt_not0001
    SLICE_X52Y207.CLK    Tceck                 0.554   rst_generator_0/rst_cnt<2>
                                                       rst_generator_0/rst_cnt_2
    -------------------------------------------------  ---------------------------
    Total                                      3.304ns (1.675ns logic, 1.629ns route)
                                                       (50.7% logic, 49.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_2 (SLICE_X51Y220.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.522ns (requirement - (clock path skew + uncertainty - data path))
  Source:               microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_1 (FF)
  Destination:          microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.540ns (Levels of Logic = 0)
  Clock Path Skew:      0.018ns (0.123 - 0.105)
  Source Clock:         fpga_0_clk_1_sys_clk_pin_IBUFG rising at 10.000ns
  Destination Clock:    fpga_0_clk_1_sys_clk_pin_IBUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_1 to microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y220.XQ     Tcko                  0.313   microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay<1>
                                                       microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_1
    SLICE_X51Y220.BY     net (fanout=1)        0.295   microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay<1>
    SLICE_X51Y220.CLK    Tckdi       (-Th)     0.068   microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay<2>
                                                       microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_2
    -------------------------------------------------  ---------------------------
    Total                                      0.540ns (0.245ns logic, 0.295ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------

Paths for end point microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_1 (SLICE_X53Y220.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.523ns (requirement - (clock path skew + uncertainty - data path))
  Source:               microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_0 (FF)
  Destination:          microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.523ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         fpga_0_clk_1_sys_clk_pin_IBUFG rising at 10.000ns
  Destination Clock:    fpga_0_clk_1_sys_clk_pin_IBUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_0 to microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y220.YQ     Tcko                  0.313   microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay<1>
                                                       microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_0
    SLICE_X53Y220.BX     net (fanout=1)        0.289   microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay<0>
    SLICE_X53Y220.CLK    Tckdi       (-Th)     0.079   microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay<1>
                                                       microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_1
    -------------------------------------------------  ---------------------------
    Total                                      0.523ns (0.234ns logic, 0.289ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------

Paths for end point microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rsti (SLICE_X51Y221.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.531ns (requirement - (clock path skew + uncertainty - data path))
  Source:               microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_2 (FF)
  Destination:          microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rsti (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.540ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.123 - 0.114)
  Source Clock:         fpga_0_clk_1_sys_clk_pin_IBUFG rising at 10.000ns
  Destination Clock:    fpga_0_clk_1_sys_clk_pin_IBUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_2 to microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rsti
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y220.YQ     Tcko                  0.313   microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay<2>
                                                       microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_2
    SLICE_X51Y221.BY     net (fanout=1)        0.295   microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay<2>
    SLICE_X51Y221.CLK    Tckdi       (-Th)     0.068   microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rsti
                                                       microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rsti
    -------------------------------------------------  ---------------------------
    Total                                      0.540ns (0.245ns logic, 0.295ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 6.666ns (150.015MHz) (Tdcmpc)
  Physical resource: microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST/CLKIN
  Logical resource: microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST/CLKIN
  Location pin: DCM_ADV_X0Y7.CLKIN
  Clock network: fpga_0_clk_1_sys_clk_pin_IBUFG
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 6.666ns (150.015MHz) (Tdcmpco)
  Physical resource: microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST/CLK0
  Logical resource: microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST/CLK0
  Location pin: DCM_ADV_X0Y7.CLK0
  Clock network: microblaze_i/clock_generator_0/clock_generator_0/SIG_DCM0_CLK0
--------------------------------------------------------------------------------
Slack: 4.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST/CLKIN
  Logical resource: microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST/CLKIN
  Location pin: DCM_ADV_X0Y7.CLKIN
  Clock network: fpga_0_clk_1_sys_clk_pin_IBUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_microblaze_i_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0 = PERIOD      
   TIMEGRP         
"microblaze_i_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0"         
TS_sys_clk_pin HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 367863 paths analyzed, 12809 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.781ns.
--------------------------------------------------------------------------------

Paths for end point microblaze_i/lmb_bram/lmb_bram/ramb16_30 (RAMB16_X3Y7.WEA0), 221 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.219ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op_1 (FF)
  Destination:          microblaze_i/lmb_bram/lmb_bram/ramb16_30 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.721ns (Levels of Logic = 18)
  Clock Path Skew:      0.000ns
  Source Clock:         microblaze_i/clk_100_0000MHz rising at 0.000ns
  Destination Clock:    microblaze_i/clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op_1 to microblaze_i/lmb_bram/lmb_bram/ramb16_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y67.XQ      Tcko                  0.340   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op<1>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op_1
    SLICE_X49Y39.G1      net (fanout=33)       1.949   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op<1>
    SLICE_X49Y39.COUT    Topcyg                0.559   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I/O
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.I_ALU_LUT
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
    SLICE_X49Y40.CIN     net (fanout=1)        0.000   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I/O
    SLICE_X49Y40.COUT    Tbyp                  0.086   microblaze_i/mb_plb_M_ABus<29>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[30].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[29].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
    SLICE_X49Y41.CIN     net (fanout=1)        0.000   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[29].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I/O
    SLICE_X49Y41.COUT    Tbyp                  0.086   microblaze_i/mb_plb_M_ABus<28>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[28].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
    SLICE_X49Y42.CIN     net (fanout=1)        0.000   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I/O
    SLICE_X49Y42.COUT    Tbyp                  0.086   microblaze_i/mb_plb_M_ABus<26>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[26].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[25].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
    SLICE_X49Y43.CIN     net (fanout=1)        0.000   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[25].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I/O
    SLICE_X49Y43.COUT    Tbyp                  0.086   microblaze_i/mb_plb_M_ABus<24>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[24].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
    SLICE_X49Y44.CIN     net (fanout=1)        0.000   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I/O
    SLICE_X49Y44.COUT    Tbyp                  0.086   microblaze_i/mb_plb_M_ABus<22>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[22].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[21].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
    SLICE_X49Y45.CIN     net (fanout=1)        0.000   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[21].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I/O
    SLICE_X49Y45.COUT    Tbyp                  0.086   microblaze_i/mb_plb_M_ABus<20>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[20].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
    SLICE_X49Y46.CIN     net (fanout=1)        0.000   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I/O
    SLICE_X49Y46.COUT    Tbyp                  0.086   microblaze_i/mb_plb_M_ABus<18>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[18].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[17].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
    SLICE_X49Y47.CIN     net (fanout=1)        0.000   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[17].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I/O
    SLICE_X49Y47.COUT    Tbyp                  0.086   microblaze_i/mb_plb_M_ABus<16>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[16].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[15].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
    SLICE_X49Y48.CIN     net (fanout=1)        0.000   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[15].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I/O
    SLICE_X49Y48.COUT    Tbyp                  0.086   microblaze_i/mb_plb_M_ABus<14>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[14].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[13].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
    SLICE_X49Y49.CIN     net (fanout=1)        0.000   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[13].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I/O
    SLICE_X49Y49.COUT    Tbyp                  0.086   microblaze_i/mb_plb_M_ABus<12>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[12].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[11].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
    SLICE_X49Y50.CIN     net (fanout=1)        0.000   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[11].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I/O
    SLICE_X49Y50.COUT    Tbyp                  0.086   microblaze_i/mb_plb_M_ABus<10>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[10].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[9].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
    SLICE_X49Y51.CIN     net (fanout=1)        0.000   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[9].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I/O
    SLICE_X49Y51.COUT    Tbyp                  0.086   microblaze_i/mb_plb_M_ABus<8>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[8].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[7].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
    SLICE_X49Y52.CIN     net (fanout=1)        0.000   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[7].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I/O
    SLICE_X49Y52.COUT    Tbyp                  0.086   microblaze_i/mb_plb_M_ABus<6>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[6].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[5].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
    SLICE_X49Y53.CIN     net (fanout=1)        0.000   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[5].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I/O
    SLICE_X49Y53.COUT    Tbyp                  0.086   microblaze_i/mb_plb_M_ABus<4>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[4].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[3].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
    SLICE_X49Y54.CIN     net (fanout=1)        0.000   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[3].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I/O
    SLICE_X49Y54.COUT    Tbyp                  0.086   microblaze_i/mb_plb_M_ABus<2>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[2].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[1].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
    SLICE_X49Y55.CIN     net (fanout=1)        0.000   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[1].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I/O
    SLICE_X49Y55.YMUX    Tciny                 0.503   microblaze_i/dlmb_cntlr/dlmb_cntlr/Sl_Rdy
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[0].ALU_Bit_I1/Using_FPGA_LUT4.Last_Bit.Pre_MUXCY_I
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[0].ALU_Bit_I1/Using_FPGA_LUT4.Last_Bit.XOR_I
    SLICE_X46Y97.F4      net (fanout=8)        1.486   microblaze_i/dlmb_LMB_ABus<0>
    SLICE_X46Y97.X       Tilo                  0.195   microblaze_i/mb_plb_M_BE<3>
                                                       microblaze_i/dlmb_cntlr/dlmb_cntlr/lmb_we_3_and00001
    RAMB16_X3Y7.WEA0     net (fanout=32)       2.651   microblaze_i/dlmb_port_BRAM_WEN<3>
    RAMB16_X3Y7.CLKA     Trcck_WEA             0.748   microblaze_i/lmb_bram/lmb_bram/ramb16_30
                                                       microblaze_i/lmb_bram/lmb_bram/ramb16_30
    -------------------------------------------------  ---------------------------
    Total                                      9.721ns (3.635ns logic, 6.086ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.471ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_16 (FF)
  Destination:          microblaze_i/lmb_bram/lmb_bram/ramb16_30 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.469ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         microblaze_i/clk_100_0000MHz rising at 0.000ns
  Destination Clock:    microblaze_i/clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_16 to microblaze_i/lmb_bram/lmb_bram/ramb16_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y44.YQ      Tcko                  0.340   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1<17>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_16
    SLICE_X49Y47.F1      net (fanout=17)       2.371   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1<16>
    SLICE_X49Y47.COUT    Topcyf                0.573   microblaze_i/mb_plb_M_ABus<16>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[16].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.I_ALU_LUT
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[16].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[15].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
    SLICE_X49Y48.CIN     net (fanout=1)        0.000   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[15].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I/O
    SLICE_X49Y48.COUT    Tbyp                  0.086   microblaze_i/mb_plb_M_ABus<14>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[14].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[13].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
    SLICE_X49Y49.CIN     net (fanout=1)        0.000   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[13].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I/O
    SLICE_X49Y49.COUT    Tbyp                  0.086   microblaze_i/mb_plb_M_ABus<12>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[12].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[11].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
    SLICE_X49Y50.CIN     net (fanout=1)        0.000   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[11].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I/O
    SLICE_X49Y50.COUT    Tbyp                  0.086   microblaze_i/mb_plb_M_ABus<10>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[10].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[9].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
    SLICE_X49Y51.CIN     net (fanout=1)        0.000   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[9].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I/O
    SLICE_X49Y51.COUT    Tbyp                  0.086   microblaze_i/mb_plb_M_ABus<8>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[8].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[7].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
    SLICE_X49Y52.CIN     net (fanout=1)        0.000   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[7].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I/O
    SLICE_X49Y52.COUT    Tbyp                  0.086   microblaze_i/mb_plb_M_ABus<6>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[6].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[5].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
    SLICE_X49Y53.CIN     net (fanout=1)        0.000   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[5].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I/O
    SLICE_X49Y53.COUT    Tbyp                  0.086   microblaze_i/mb_plb_M_ABus<4>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[4].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[3].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
    SLICE_X49Y54.CIN     net (fanout=1)        0.000   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[3].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I/O
    SLICE_X49Y54.COUT    Tbyp                  0.086   microblaze_i/mb_plb_M_ABus<2>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[2].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[1].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
    SLICE_X49Y55.CIN     net (fanout=1)        0.000   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[1].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I/O
    SLICE_X49Y55.YMUX    Tciny                 0.503   microblaze_i/dlmb_cntlr/dlmb_cntlr/Sl_Rdy
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[0].ALU_Bit_I1/Using_FPGA_LUT4.Last_Bit.Pre_MUXCY_I
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[0].ALU_Bit_I1/Using_FPGA_LUT4.Last_Bit.XOR_I
    SLICE_X46Y97.F4      net (fanout=8)        1.486   microblaze_i/dlmb_LMB_ABus<0>
    SLICE_X46Y97.X       Tilo                  0.195   microblaze_i/mb_plb_M_BE<3>
                                                       microblaze_i/dlmb_cntlr/dlmb_cntlr/lmb_we_3_and00001
    RAMB16_X3Y7.WEA0     net (fanout=32)       2.651   microblaze_i/dlmb_port_BRAM_WEN<3>
    RAMB16_X3Y7.CLKA     Trcck_WEA             0.748   microblaze_i/lmb_bram/lmb_bram/ramb16_30
                                                       microblaze_i/lmb_bram/lmb_bram/ramb16_30
    -------------------------------------------------  ---------------------------
    Total                                      9.469ns (2.961ns logic, 6.508ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.483ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_26 (FF)
  Destination:          microblaze_i/lmb_bram/lmb_bram/ramb16_30 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.457ns (Levels of Logic = 15)
  Clock Path Skew:      0.000ns
  Source Clock:         microblaze_i/clk_100_0000MHz rising at 0.000ns
  Destination Clock:    microblaze_i/clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_26 to microblaze_i/lmb_bram/lmb_bram/ramb16_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y32.XQ      Tcko                  0.340   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2<26>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_26
    SLICE_X49Y42.F3      net (fanout=5)        1.918   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2<26>
    SLICE_X49Y42.COUT    Tfandcy               0.584   microblaze_i/mb_plb_M_ABus<26>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[26].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MULT_AND_I
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[26].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[25].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
    SLICE_X49Y43.CIN     net (fanout=1)        0.000   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[25].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I/O
    SLICE_X49Y43.COUT    Tbyp                  0.086   microblaze_i/mb_plb_M_ABus<24>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[24].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
    SLICE_X49Y44.CIN     net (fanout=1)        0.000   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I/O
    SLICE_X49Y44.COUT    Tbyp                  0.086   microblaze_i/mb_plb_M_ABus<22>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[22].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[21].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
    SLICE_X49Y45.CIN     net (fanout=1)        0.000   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[21].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I/O
    SLICE_X49Y45.COUT    Tbyp                  0.086   microblaze_i/mb_plb_M_ABus<20>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[20].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
    SLICE_X49Y46.CIN     net (fanout=1)        0.000   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I/O
    SLICE_X49Y46.COUT    Tbyp                  0.086   microblaze_i/mb_plb_M_ABus<18>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[18].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[17].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
    SLICE_X49Y47.CIN     net (fanout=1)        0.000   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[17].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I/O
    SLICE_X49Y47.COUT    Tbyp                  0.086   microblaze_i/mb_plb_M_ABus<16>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[16].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[15].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
    SLICE_X49Y48.CIN     net (fanout=1)        0.000   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[15].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I/O
    SLICE_X49Y48.COUT    Tbyp                  0.086   microblaze_i/mb_plb_M_ABus<14>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[14].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[13].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
    SLICE_X49Y49.CIN     net (fanout=1)        0.000   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[13].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I/O
    SLICE_X49Y49.COUT    Tbyp                  0.086   microblaze_i/mb_plb_M_ABus<12>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[12].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[11].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
    SLICE_X49Y50.CIN     net (fanout=1)        0.000   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[11].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I/O
    SLICE_X49Y50.COUT    Tbyp                  0.086   microblaze_i/mb_plb_M_ABus<10>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[10].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[9].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
    SLICE_X49Y51.CIN     net (fanout=1)        0.000   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[9].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I/O
    SLICE_X49Y51.COUT    Tbyp                  0.086   microblaze_i/mb_plb_M_ABus<8>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[8].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[7].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
    SLICE_X49Y52.CIN     net (fanout=1)        0.000   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[7].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I/O
    SLICE_X49Y52.COUT    Tbyp                  0.086   microblaze_i/mb_plb_M_ABus<6>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[6].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[5].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
    SLICE_X49Y53.CIN     net (fanout=1)        0.000   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[5].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I/O
    SLICE_X49Y53.COUT    Tbyp                  0.086   microblaze_i/mb_plb_M_ABus<4>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[4].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[3].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
    SLICE_X49Y54.CIN     net (fanout=1)        0.000   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[3].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I/O
    SLICE_X49Y54.COUT    Tbyp                  0.086   microblaze_i/mb_plb_M_ABus<2>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[2].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[1].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
    SLICE_X49Y55.CIN     net (fanout=1)        0.000   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[1].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I/O
    SLICE_X49Y55.YMUX    Tciny                 0.503   microblaze_i/dlmb_cntlr/dlmb_cntlr/Sl_Rdy
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[0].ALU_Bit_I1/Using_FPGA_LUT4.Last_Bit.Pre_MUXCY_I
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[0].ALU_Bit_I1/Using_FPGA_LUT4.Last_Bit.XOR_I
    SLICE_X46Y97.F4      net (fanout=8)        1.486   microblaze_i/dlmb_LMB_ABus<0>
    SLICE_X46Y97.X       Tilo                  0.195   microblaze_i/mb_plb_M_BE<3>
                                                       microblaze_i/dlmb_cntlr/dlmb_cntlr/lmb_we_3_and00001
    RAMB16_X3Y7.WEA0     net (fanout=32)       2.651   microblaze_i/dlmb_port_BRAM_WEN<3>
    RAMB16_X3Y7.CLKA     Trcck_WEA             0.748   microblaze_i/lmb_bram/lmb_bram/ramb16_30
                                                       microblaze_i/lmb_bram/lmb_bram/ramb16_30
    -------------------------------------------------  ---------------------------
    Total                                      9.457ns (3.402ns logic, 6.055ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------

Paths for end point microblaze_i/lmb_bram/lmb_bram/ramb16_30 (RAMB16_X3Y7.WEA1), 221 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.219ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op_1 (FF)
  Destination:          microblaze_i/lmb_bram/lmb_bram/ramb16_30 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.721ns (Levels of Logic = 18)
  Clock Path Skew:      0.000ns
  Source Clock:         microblaze_i/clk_100_0000MHz rising at 0.000ns
  Destination Clock:    microblaze_i/clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op_1 to microblaze_i/lmb_bram/lmb_bram/ramb16_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y67.XQ      Tcko                  0.340   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op<1>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op_1
    SLICE_X49Y39.G1      net (fanout=33)       1.949   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op<1>
    SLICE_X49Y39.COUT    Topcyg                0.559   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I/O
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.I_ALU_LUT
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
    SLICE_X49Y40.CIN     net (fanout=1)        0.000   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I/O
    SLICE_X49Y40.COUT    Tbyp                  0.086   microblaze_i/mb_plb_M_ABus<29>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[30].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[29].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
    SLICE_X49Y41.CIN     net (fanout=1)        0.000   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[29].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I/O
    SLICE_X49Y41.COUT    Tbyp                  0.086   microblaze_i/mb_plb_M_ABus<28>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[28].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
    SLICE_X49Y42.CIN     net (fanout=1)        0.000   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I/O
    SLICE_X49Y42.COUT    Tbyp                  0.086   microblaze_i/mb_plb_M_ABus<26>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[26].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[25].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
    SLICE_X49Y43.CIN     net (fanout=1)        0.000   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[25].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I/O
    SLICE_X49Y43.COUT    Tbyp                  0.086   microblaze_i/mb_plb_M_ABus<24>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[24].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
    SLICE_X49Y44.CIN     net (fanout=1)        0.000   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I/O
    SLICE_X49Y44.COUT    Tbyp                  0.086   microblaze_i/mb_plb_M_ABus<22>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[22].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[21].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
    SLICE_X49Y45.CIN     net (fanout=1)        0.000   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[21].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I/O
    SLICE_X49Y45.COUT    Tbyp                  0.086   microblaze_i/mb_plb_M_ABus<20>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[20].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
    SLICE_X49Y46.CIN     net (fanout=1)        0.000   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I/O
    SLICE_X49Y46.COUT    Tbyp                  0.086   microblaze_i/mb_plb_M_ABus<18>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[18].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[17].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
    SLICE_X49Y47.CIN     net (fanout=1)        0.000   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[17].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I/O
    SLICE_X49Y47.COUT    Tbyp                  0.086   microblaze_i/mb_plb_M_ABus<16>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[16].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[15].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
    SLICE_X49Y48.CIN     net (fanout=1)        0.000   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[15].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I/O
    SLICE_X49Y48.COUT    Tbyp                  0.086   microblaze_i/mb_plb_M_ABus<14>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[14].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[13].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
    SLICE_X49Y49.CIN     net (fanout=1)        0.000   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[13].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I/O
    SLICE_X49Y49.COUT    Tbyp                  0.086   microblaze_i/mb_plb_M_ABus<12>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[12].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[11].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
    SLICE_X49Y50.CIN     net (fanout=1)        0.000   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[11].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I/O
    SLICE_X49Y50.COUT    Tbyp                  0.086   microblaze_i/mb_plb_M_ABus<10>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[10].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[9].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
    SLICE_X49Y51.CIN     net (fanout=1)        0.000   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[9].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I/O
    SLICE_X49Y51.COUT    Tbyp                  0.086   microblaze_i/mb_plb_M_ABus<8>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[8].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[7].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
    SLICE_X49Y52.CIN     net (fanout=1)        0.000   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[7].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I/O
    SLICE_X49Y52.COUT    Tbyp                  0.086   microblaze_i/mb_plb_M_ABus<6>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[6].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[5].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
    SLICE_X49Y53.CIN     net (fanout=1)        0.000   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[5].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I/O
    SLICE_X49Y53.COUT    Tbyp                  0.086   microblaze_i/mb_plb_M_ABus<4>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[4].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[3].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
    SLICE_X49Y54.CIN     net (fanout=1)        0.000   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[3].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I/O
    SLICE_X49Y54.COUT    Tbyp                  0.086   microblaze_i/mb_plb_M_ABus<2>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[2].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[1].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
    SLICE_X49Y55.CIN     net (fanout=1)        0.000   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[1].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I/O
    SLICE_X49Y55.YMUX    Tciny                 0.503   microblaze_i/dlmb_cntlr/dlmb_cntlr/Sl_Rdy
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[0].ALU_Bit_I1/Using_FPGA_LUT4.Last_Bit.Pre_MUXCY_I
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[0].ALU_Bit_I1/Using_FPGA_LUT4.Last_Bit.XOR_I
    SLICE_X46Y97.F4      net (fanout=8)        1.486   microblaze_i/dlmb_LMB_ABus<0>
    SLICE_X46Y97.X       Tilo                  0.195   microblaze_i/mb_plb_M_BE<3>
                                                       microblaze_i/dlmb_cntlr/dlmb_cntlr/lmb_we_3_and00001
    RAMB16_X3Y7.WEA1     net (fanout=32)       2.651   microblaze_i/dlmb_port_BRAM_WEN<3>
    RAMB16_X3Y7.CLKA     Trcck_WEA             0.748   microblaze_i/lmb_bram/lmb_bram/ramb16_30
                                                       microblaze_i/lmb_bram/lmb_bram/ramb16_30
    -------------------------------------------------  ---------------------------
    Total                                      9.721ns (3.635ns logic, 6.086ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.471ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_16 (FF)
  Destination:          microblaze_i/lmb_bram/lmb_bram/ramb16_30 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.469ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         microblaze_i/clk_100_0000MHz rising at 0.000ns
  Destination Clock:    microblaze_i/clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_16 to microblaze_i/lmb_bram/lmb_bram/ramb16_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y44.YQ      Tcko                  0.340   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1<17>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_16
    SLICE_X49Y47.F1      net (fanout=17)       2.371   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1<16>
    SLICE_X49Y47.COUT    Topcyf                0.573   microblaze_i/mb_plb_M_ABus<16>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[16].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.I_ALU_LUT
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[16].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[15].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
    SLICE_X49Y48.CIN     net (fanout=1)        0.000   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[15].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I/O
    SLICE_X49Y48.COUT    Tbyp                  0.086   microblaze_i/mb_plb_M_ABus<14>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[14].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[13].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
    SLICE_X49Y49.CIN     net (fanout=1)        0.000   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[13].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I/O
    SLICE_X49Y49.COUT    Tbyp                  0.086   microblaze_i/mb_plb_M_ABus<12>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[12].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[11].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
    SLICE_X49Y50.CIN     net (fanout=1)        0.000   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[11].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I/O
    SLICE_X49Y50.COUT    Tbyp                  0.086   microblaze_i/mb_plb_M_ABus<10>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[10].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[9].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
    SLICE_X49Y51.CIN     net (fanout=1)        0.000   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[9].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I/O
    SLICE_X49Y51.COUT    Tbyp                  0.086   microblaze_i/mb_plb_M_ABus<8>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[8].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[7].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
    SLICE_X49Y52.CIN     net (fanout=1)        0.000   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[7].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I/O
    SLICE_X49Y52.COUT    Tbyp                  0.086   microblaze_i/mb_plb_M_ABus<6>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[6].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[5].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
    SLICE_X49Y53.CIN     net (fanout=1)        0.000   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[5].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I/O
    SLICE_X49Y53.COUT    Tbyp                  0.086   microblaze_i/mb_plb_M_ABus<4>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[4].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[3].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
    SLICE_X49Y54.CIN     net (fanout=1)        0.000   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[3].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I/O
    SLICE_X49Y54.COUT    Tbyp                  0.086   microblaze_i/mb_plb_M_ABus<2>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[2].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[1].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
    SLICE_X49Y55.CIN     net (fanout=1)        0.000   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[1].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I/O
    SLICE_X49Y55.YMUX    Tciny                 0.503   microblaze_i/dlmb_cntlr/dlmb_cntlr/Sl_Rdy
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[0].ALU_Bit_I1/Using_FPGA_LUT4.Last_Bit.Pre_MUXCY_I
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[0].ALU_Bit_I1/Using_FPGA_LUT4.Last_Bit.XOR_I
    SLICE_X46Y97.F4      net (fanout=8)        1.486   microblaze_i/dlmb_LMB_ABus<0>
    SLICE_X46Y97.X       Tilo                  0.195   microblaze_i/mb_plb_M_BE<3>
                                                       microblaze_i/dlmb_cntlr/dlmb_cntlr/lmb_we_3_and00001
    RAMB16_X3Y7.WEA1     net (fanout=32)       2.651   microblaze_i/dlmb_port_BRAM_WEN<3>
    RAMB16_X3Y7.CLKA     Trcck_WEA             0.748   microblaze_i/lmb_bram/lmb_bram/ramb16_30
                                                       microblaze_i/lmb_bram/lmb_bram/ramb16_30
    -------------------------------------------------  ---------------------------
    Total                                      9.469ns (2.961ns logic, 6.508ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.483ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_26 (FF)
  Destination:          microblaze_i/lmb_bram/lmb_bram/ramb16_30 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.457ns (Levels of Logic = 15)
  Clock Path Skew:      0.000ns
  Source Clock:         microblaze_i/clk_100_0000MHz rising at 0.000ns
  Destination Clock:    microblaze_i/clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_26 to microblaze_i/lmb_bram/lmb_bram/ramb16_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y32.XQ      Tcko                  0.340   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2<26>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_26
    SLICE_X49Y42.F3      net (fanout=5)        1.918   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2<26>
    SLICE_X49Y42.COUT    Tfandcy               0.584   microblaze_i/mb_plb_M_ABus<26>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[26].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MULT_AND_I
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[26].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[25].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
    SLICE_X49Y43.CIN     net (fanout=1)        0.000   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[25].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I/O
    SLICE_X49Y43.COUT    Tbyp                  0.086   microblaze_i/mb_plb_M_ABus<24>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[24].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
    SLICE_X49Y44.CIN     net (fanout=1)        0.000   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I/O
    SLICE_X49Y44.COUT    Tbyp                  0.086   microblaze_i/mb_plb_M_ABus<22>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[22].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[21].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
    SLICE_X49Y45.CIN     net (fanout=1)        0.000   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[21].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I/O
    SLICE_X49Y45.COUT    Tbyp                  0.086   microblaze_i/mb_plb_M_ABus<20>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[20].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
    SLICE_X49Y46.CIN     net (fanout=1)        0.000   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I/O
    SLICE_X49Y46.COUT    Tbyp                  0.086   microblaze_i/mb_plb_M_ABus<18>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[18].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[17].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
    SLICE_X49Y47.CIN     net (fanout=1)        0.000   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[17].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I/O
    SLICE_X49Y47.COUT    Tbyp                  0.086   microblaze_i/mb_plb_M_ABus<16>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[16].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[15].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
    SLICE_X49Y48.CIN     net (fanout=1)        0.000   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[15].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I/O
    SLICE_X49Y48.COUT    Tbyp                  0.086   microblaze_i/mb_plb_M_ABus<14>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[14].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[13].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
    SLICE_X49Y49.CIN     net (fanout=1)        0.000   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[13].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I/O
    SLICE_X49Y49.COUT    Tbyp                  0.086   microblaze_i/mb_plb_M_ABus<12>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[12].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[11].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
    SLICE_X49Y50.CIN     net (fanout=1)        0.000   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[11].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I/O
    SLICE_X49Y50.COUT    Tbyp                  0.086   microblaze_i/mb_plb_M_ABus<10>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[10].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[9].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
    SLICE_X49Y51.CIN     net (fanout=1)        0.000   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[9].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I/O
    SLICE_X49Y51.COUT    Tbyp                  0.086   microblaze_i/mb_plb_M_ABus<8>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[8].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[7].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
    SLICE_X49Y52.CIN     net (fanout=1)        0.000   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[7].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I/O
    SLICE_X49Y52.COUT    Tbyp                  0.086   microblaze_i/mb_plb_M_ABus<6>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[6].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[5].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
    SLICE_X49Y53.CIN     net (fanout=1)        0.000   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[5].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I/O
    SLICE_X49Y53.COUT    Tbyp                  0.086   microblaze_i/mb_plb_M_ABus<4>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[4].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[3].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
    SLICE_X49Y54.CIN     net (fanout=1)        0.000   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[3].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I/O
    SLICE_X49Y54.COUT    Tbyp                  0.086   microblaze_i/mb_plb_M_ABus<2>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[2].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[1].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
    SLICE_X49Y55.CIN     net (fanout=1)        0.000   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[1].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I/O
    SLICE_X49Y55.YMUX    Tciny                 0.503   microblaze_i/dlmb_cntlr/dlmb_cntlr/Sl_Rdy
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[0].ALU_Bit_I1/Using_FPGA_LUT4.Last_Bit.Pre_MUXCY_I
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[0].ALU_Bit_I1/Using_FPGA_LUT4.Last_Bit.XOR_I
    SLICE_X46Y97.F4      net (fanout=8)        1.486   microblaze_i/dlmb_LMB_ABus<0>
    SLICE_X46Y97.X       Tilo                  0.195   microblaze_i/mb_plb_M_BE<3>
                                                       microblaze_i/dlmb_cntlr/dlmb_cntlr/lmb_we_3_and00001
    RAMB16_X3Y7.WEA1     net (fanout=32)       2.651   microblaze_i/dlmb_port_BRAM_WEN<3>
    RAMB16_X3Y7.CLKA     Trcck_WEA             0.748   microblaze_i/lmb_bram/lmb_bram/ramb16_30
                                                       microblaze_i/lmb_bram/lmb_bram/ramb16_30
    -------------------------------------------------  ---------------------------
    Total                                      9.457ns (3.402ns logic, 6.055ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------

Paths for end point microblaze_i/lmb_bram/lmb_bram/ramb16_30 (RAMB16_X3Y7.WEA2), 221 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.219ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op_1 (FF)
  Destination:          microblaze_i/lmb_bram/lmb_bram/ramb16_30 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.721ns (Levels of Logic = 18)
  Clock Path Skew:      0.000ns
  Source Clock:         microblaze_i/clk_100_0000MHz rising at 0.000ns
  Destination Clock:    microblaze_i/clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op_1 to microblaze_i/lmb_bram/lmb_bram/ramb16_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y67.XQ      Tcko                  0.340   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op<1>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op_1
    SLICE_X49Y39.G1      net (fanout=33)       1.949   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op<1>
    SLICE_X49Y39.COUT    Topcyg                0.559   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I/O
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.I_ALU_LUT
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
    SLICE_X49Y40.CIN     net (fanout=1)        0.000   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I/O
    SLICE_X49Y40.COUT    Tbyp                  0.086   microblaze_i/mb_plb_M_ABus<29>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[30].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[29].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
    SLICE_X49Y41.CIN     net (fanout=1)        0.000   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[29].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I/O
    SLICE_X49Y41.COUT    Tbyp                  0.086   microblaze_i/mb_plb_M_ABus<28>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[28].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
    SLICE_X49Y42.CIN     net (fanout=1)        0.000   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I/O
    SLICE_X49Y42.COUT    Tbyp                  0.086   microblaze_i/mb_plb_M_ABus<26>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[26].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[25].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
    SLICE_X49Y43.CIN     net (fanout=1)        0.000   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[25].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I/O
    SLICE_X49Y43.COUT    Tbyp                  0.086   microblaze_i/mb_plb_M_ABus<24>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[24].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
    SLICE_X49Y44.CIN     net (fanout=1)        0.000   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I/O
    SLICE_X49Y44.COUT    Tbyp                  0.086   microblaze_i/mb_plb_M_ABus<22>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[22].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[21].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
    SLICE_X49Y45.CIN     net (fanout=1)        0.000   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[21].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I/O
    SLICE_X49Y45.COUT    Tbyp                  0.086   microblaze_i/mb_plb_M_ABus<20>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[20].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
    SLICE_X49Y46.CIN     net (fanout=1)        0.000   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I/O
    SLICE_X49Y46.COUT    Tbyp                  0.086   microblaze_i/mb_plb_M_ABus<18>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[18].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[17].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
    SLICE_X49Y47.CIN     net (fanout=1)        0.000   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[17].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I/O
    SLICE_X49Y47.COUT    Tbyp                  0.086   microblaze_i/mb_plb_M_ABus<16>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[16].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[15].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
    SLICE_X49Y48.CIN     net (fanout=1)        0.000   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[15].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I/O
    SLICE_X49Y48.COUT    Tbyp                  0.086   microblaze_i/mb_plb_M_ABus<14>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[14].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[13].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
    SLICE_X49Y49.CIN     net (fanout=1)        0.000   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[13].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I/O
    SLICE_X49Y49.COUT    Tbyp                  0.086   microblaze_i/mb_plb_M_ABus<12>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[12].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[11].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
    SLICE_X49Y50.CIN     net (fanout=1)        0.000   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[11].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I/O
    SLICE_X49Y50.COUT    Tbyp                  0.086   microblaze_i/mb_plb_M_ABus<10>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[10].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[9].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
    SLICE_X49Y51.CIN     net (fanout=1)        0.000   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[9].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I/O
    SLICE_X49Y51.COUT    Tbyp                  0.086   microblaze_i/mb_plb_M_ABus<8>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[8].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[7].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
    SLICE_X49Y52.CIN     net (fanout=1)        0.000   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[7].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I/O
    SLICE_X49Y52.COUT    Tbyp                  0.086   microblaze_i/mb_plb_M_ABus<6>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[6].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[5].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
    SLICE_X49Y53.CIN     net (fanout=1)        0.000   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[5].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I/O
    SLICE_X49Y53.COUT    Tbyp                  0.086   microblaze_i/mb_plb_M_ABus<4>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[4].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[3].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
    SLICE_X49Y54.CIN     net (fanout=1)        0.000   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[3].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I/O
    SLICE_X49Y54.COUT    Tbyp                  0.086   microblaze_i/mb_plb_M_ABus<2>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[2].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[1].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
    SLICE_X49Y55.CIN     net (fanout=1)        0.000   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[1].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I/O
    SLICE_X49Y55.YMUX    Tciny                 0.503   microblaze_i/dlmb_cntlr/dlmb_cntlr/Sl_Rdy
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[0].ALU_Bit_I1/Using_FPGA_LUT4.Last_Bit.Pre_MUXCY_I
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[0].ALU_Bit_I1/Using_FPGA_LUT4.Last_Bit.XOR_I
    SLICE_X46Y97.F4      net (fanout=8)        1.486   microblaze_i/dlmb_LMB_ABus<0>
    SLICE_X46Y97.X       Tilo                  0.195   microblaze_i/mb_plb_M_BE<3>
                                                       microblaze_i/dlmb_cntlr/dlmb_cntlr/lmb_we_3_and00001
    RAMB16_X3Y7.WEA2     net (fanout=32)       2.651   microblaze_i/dlmb_port_BRAM_WEN<3>
    RAMB16_X3Y7.CLKA     Trcck_WEA             0.748   microblaze_i/lmb_bram/lmb_bram/ramb16_30
                                                       microblaze_i/lmb_bram/lmb_bram/ramb16_30
    -------------------------------------------------  ---------------------------
    Total                                      9.721ns (3.635ns logic, 6.086ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.471ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_16 (FF)
  Destination:          microblaze_i/lmb_bram/lmb_bram/ramb16_30 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.469ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         microblaze_i/clk_100_0000MHz rising at 0.000ns
  Destination Clock:    microblaze_i/clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_16 to microblaze_i/lmb_bram/lmb_bram/ramb16_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y44.YQ      Tcko                  0.340   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1<17>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_16
    SLICE_X49Y47.F1      net (fanout=17)       2.371   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1<16>
    SLICE_X49Y47.COUT    Topcyf                0.573   microblaze_i/mb_plb_M_ABus<16>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[16].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.I_ALU_LUT
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[16].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[15].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
    SLICE_X49Y48.CIN     net (fanout=1)        0.000   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[15].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I/O
    SLICE_X49Y48.COUT    Tbyp                  0.086   microblaze_i/mb_plb_M_ABus<14>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[14].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[13].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
    SLICE_X49Y49.CIN     net (fanout=1)        0.000   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[13].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I/O
    SLICE_X49Y49.COUT    Tbyp                  0.086   microblaze_i/mb_plb_M_ABus<12>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[12].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[11].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
    SLICE_X49Y50.CIN     net (fanout=1)        0.000   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[11].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I/O
    SLICE_X49Y50.COUT    Tbyp                  0.086   microblaze_i/mb_plb_M_ABus<10>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[10].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[9].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
    SLICE_X49Y51.CIN     net (fanout=1)        0.000   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[9].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I/O
    SLICE_X49Y51.COUT    Tbyp                  0.086   microblaze_i/mb_plb_M_ABus<8>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[8].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[7].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
    SLICE_X49Y52.CIN     net (fanout=1)        0.000   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[7].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I/O
    SLICE_X49Y52.COUT    Tbyp                  0.086   microblaze_i/mb_plb_M_ABus<6>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[6].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[5].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
    SLICE_X49Y53.CIN     net (fanout=1)        0.000   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[5].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I/O
    SLICE_X49Y53.COUT    Tbyp                  0.086   microblaze_i/mb_plb_M_ABus<4>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[4].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[3].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
    SLICE_X49Y54.CIN     net (fanout=1)        0.000   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[3].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I/O
    SLICE_X49Y54.COUT    Tbyp                  0.086   microblaze_i/mb_plb_M_ABus<2>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[2].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[1].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
    SLICE_X49Y55.CIN     net (fanout=1)        0.000   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[1].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I/O
    SLICE_X49Y55.YMUX    Tciny                 0.503   microblaze_i/dlmb_cntlr/dlmb_cntlr/Sl_Rdy
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[0].ALU_Bit_I1/Using_FPGA_LUT4.Last_Bit.Pre_MUXCY_I
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[0].ALU_Bit_I1/Using_FPGA_LUT4.Last_Bit.XOR_I
    SLICE_X46Y97.F4      net (fanout=8)        1.486   microblaze_i/dlmb_LMB_ABus<0>
    SLICE_X46Y97.X       Tilo                  0.195   microblaze_i/mb_plb_M_BE<3>
                                                       microblaze_i/dlmb_cntlr/dlmb_cntlr/lmb_we_3_and00001
    RAMB16_X3Y7.WEA2     net (fanout=32)       2.651   microblaze_i/dlmb_port_BRAM_WEN<3>
    RAMB16_X3Y7.CLKA     Trcck_WEA             0.748   microblaze_i/lmb_bram/lmb_bram/ramb16_30
                                                       microblaze_i/lmb_bram/lmb_bram/ramb16_30
    -------------------------------------------------  ---------------------------
    Total                                      9.469ns (2.961ns logic, 6.508ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.483ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_26 (FF)
  Destination:          microblaze_i/lmb_bram/lmb_bram/ramb16_30 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.457ns (Levels of Logic = 15)
  Clock Path Skew:      0.000ns
  Source Clock:         microblaze_i/clk_100_0000MHz rising at 0.000ns
  Destination Clock:    microblaze_i/clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_26 to microblaze_i/lmb_bram/lmb_bram/ramb16_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y32.XQ      Tcko                  0.340   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2<26>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_26
    SLICE_X49Y42.F3      net (fanout=5)        1.918   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2<26>
    SLICE_X49Y42.COUT    Tfandcy               0.584   microblaze_i/mb_plb_M_ABus<26>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[26].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MULT_AND_I
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[26].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[25].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
    SLICE_X49Y43.CIN     net (fanout=1)        0.000   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[25].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I/O
    SLICE_X49Y43.COUT    Tbyp                  0.086   microblaze_i/mb_plb_M_ABus<24>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[24].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
    SLICE_X49Y44.CIN     net (fanout=1)        0.000   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I/O
    SLICE_X49Y44.COUT    Tbyp                  0.086   microblaze_i/mb_plb_M_ABus<22>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[22].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[21].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
    SLICE_X49Y45.CIN     net (fanout=1)        0.000   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[21].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I/O
    SLICE_X49Y45.COUT    Tbyp                  0.086   microblaze_i/mb_plb_M_ABus<20>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[20].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
    SLICE_X49Y46.CIN     net (fanout=1)        0.000   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I/O
    SLICE_X49Y46.COUT    Tbyp                  0.086   microblaze_i/mb_plb_M_ABus<18>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[18].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[17].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
    SLICE_X49Y47.CIN     net (fanout=1)        0.000   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[17].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I/O
    SLICE_X49Y47.COUT    Tbyp                  0.086   microblaze_i/mb_plb_M_ABus<16>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[16].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[15].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
    SLICE_X49Y48.CIN     net (fanout=1)        0.000   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[15].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I/O
    SLICE_X49Y48.COUT    Tbyp                  0.086   microblaze_i/mb_plb_M_ABus<14>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[14].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[13].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
    SLICE_X49Y49.CIN     net (fanout=1)        0.000   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[13].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I/O
    SLICE_X49Y49.COUT    Tbyp                  0.086   microblaze_i/mb_plb_M_ABus<12>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[12].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[11].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
    SLICE_X49Y50.CIN     net (fanout=1)        0.000   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[11].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I/O
    SLICE_X49Y50.COUT    Tbyp                  0.086   microblaze_i/mb_plb_M_ABus<10>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[10].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[9].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
    SLICE_X49Y51.CIN     net (fanout=1)        0.000   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[9].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I/O
    SLICE_X49Y51.COUT    Tbyp                  0.086   microblaze_i/mb_plb_M_ABus<8>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[8].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[7].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
    SLICE_X49Y52.CIN     net (fanout=1)        0.000   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[7].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I/O
    SLICE_X49Y52.COUT    Tbyp                  0.086   microblaze_i/mb_plb_M_ABus<6>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[6].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[5].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
    SLICE_X49Y53.CIN     net (fanout=1)        0.000   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[5].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I/O
    SLICE_X49Y53.COUT    Tbyp                  0.086   microblaze_i/mb_plb_M_ABus<4>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[4].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[3].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
    SLICE_X49Y54.CIN     net (fanout=1)        0.000   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[3].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I/O
    SLICE_X49Y54.COUT    Tbyp                  0.086   microblaze_i/mb_plb_M_ABus<2>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[2].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[1].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I
    SLICE_X49Y55.CIN     net (fanout=1)        0.000   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[1].ALU_Bit_I1/Using_FPGA_LUT4.Not_Last_Bit.MUXCY_I/O
    SLICE_X49Y55.YMUX    Tciny                 0.503   microblaze_i/dlmb_cntlr/dlmb_cntlr/Sl_Rdy
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[0].ALU_Bit_I1/Using_FPGA_LUT4.Last_Bit.Pre_MUXCY_I
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[0].ALU_Bit_I1/Using_FPGA_LUT4.Last_Bit.XOR_I
    SLICE_X46Y97.F4      net (fanout=8)        1.486   microblaze_i/dlmb_LMB_ABus<0>
    SLICE_X46Y97.X       Tilo                  0.195   microblaze_i/mb_plb_M_BE<3>
                                                       microblaze_i/dlmb_cntlr/dlmb_cntlr/lmb_we_3_and00001
    RAMB16_X3Y7.WEA2     net (fanout=32)       2.651   microblaze_i/dlmb_port_BRAM_WEN<3>
    RAMB16_X3Y7.CLKA     Trcck_WEA             0.748   microblaze_i/lmb_bram/lmb_bram/ramb16_30
                                                       microblaze_i/lmb_bram/lmb_bram/ramb16_30
    -------------------------------------------------  ---------------------------
    Total                                      9.457ns (3.402ns logic, 6.055ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_microblaze_i_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0 = PERIOD
        TIMEGRP
        "microblaze_i_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0"
        TS_sys_clk_pin HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point microblaze_i/xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/addr_out_s_h_1 (SLICE_X55Y113.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.447ns (requirement - (clock path skew + uncertainty - data path))
  Source:               microblaze_i/xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_28 (FF)
  Destination:          microblaze_i/xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/addr_out_s_h_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.509ns (Levels of Logic = 1)
  Clock Path Skew:      0.062ns (0.743 - 0.681)
  Source Clock:         microblaze_i/clk_100_0000MHz rising at 10.000ns
  Destination Clock:    microblaze_i/clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: microblaze_i/xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_28 to microblaze_i/xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/addr_out_s_h_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y113.YQ     Tcko                  0.313   microblaze_i/xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg<29>
                                                       microblaze_i/xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_28
    SLICE_X55Y113.F4     net (fanout=2)        0.317   microblaze_i/xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg<28>
    SLICE_X55Y113.CLK    Tckf        (-Th)     0.121   microblaze_i/xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/addr_out_s_h<1>
                                                       microblaze_i/xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/addr_out_s_h_1_rstpot
                                                       microblaze_i/xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/addr_out_s_h_1
    -------------------------------------------------  ---------------------------
    Total                                      0.509ns (0.192ns logic, 0.317ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------

Paths for end point microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3/Using_DSP48.DSP48_I1 (DSP48_X3Y10.B0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.463ns (requirement - (clock path skew + uncertainty - data path))
  Source:               microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_14 (FF)
  Destination:          microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3/Using_DSP48.DSP48_I1 (DSP)
  Requirement:          0.000ns
  Data Path Delay:      0.353ns (Levels of Logic = 0)
  Clock Path Skew:      -0.110ns (0.922 - 1.032)
  Source Clock:         microblaze_i/clk_100_0000MHz rising at 10.000ns
  Destination Clock:    microblaze_i/clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_14 to microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3/Using_DSP48.DSP48_I1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y41.XQ      Tcko                  0.313   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2<14>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_14
    DSP48_X3Y10.B0       net (fanout=4)        0.325   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2<14>
    DSP48_X3Y10.CLK      Tdspckd_BB  (-Th)     0.285   microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3/Using_DSP48.DSP48_I1
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3/Using_DSP48.DSP48_I1
    -------------------------------------------------  ---------------------------
    Total                                      0.353ns (0.028ns logic, 0.325ns route)
                                                       (7.9% logic, 92.1% route)

--------------------------------------------------------------------------------

Paths for end point microblaze_i/mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_3 (SLICE_X54Y77.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.480ns (requirement - (clock path skew + uncertainty - data path))
  Source:               microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/instr_addr_3 (FF)
  Destination:          microblaze_i/mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.480ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         microblaze_i/clk_100_0000MHz rising at 10.000ns
  Destination Clock:    microblaze_i/clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/instr_addr_3 to microblaze_i/mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y76.XQ      Tcko                  0.313   microblaze_i/mb_plb_M_ABus<35>
                                                       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/instr_addr_3
    SLICE_X54Y77.F4      net (fanout=1)        0.308   microblaze_i/mb_plb_M_ABus<35>
    SLICE_X54Y77.CLK     Tckf        (-Th)     0.141   microblaze_i/mb_plb_PLB_ABus<3>
                                                       microblaze_i/mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBADDR_MUX/lutout2_0_or00001
                                                       microblaze_i/mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_3
    -------------------------------------------------  ---------------------------
    Total                                      0.480ns (0.172ns logic, 0.308ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_microblaze_i_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0 = PERIOD
        TIMEGRP
        "microblaze_i_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0"
        TS_sys_clk_pin HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Tdspper_BML)
  Physical resource: microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3/Using_DSP48.DSP48_I1/CLK
  Logical resource: microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3/Using_DSP48.DSP48_I1/CLK
  Location pin: DSP48_X3Y10.CLK
  Clock network: microblaze_i/clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Tdspper_MPL)
  Physical resource: microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48.DSP48_I1/CLK
  Logical resource: microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48.DSP48_I1/CLK
  Location pin: DSP48_X3Y9.CLK
  Clock network: microblaze_i/clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: microblaze_i/lmb_bram/lmb_bram/ramb16_10/CLKA
  Logical resource: microblaze_i/lmb_bram/lmb_bram/ramb16_10/CLKA
  Location pin: RAMB16_X5Y8.CLKA
  Clock network: microblaze_i/clk_100_0000MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_microblaze_i_clock_generator_0_clock_generator_0_SIG_DCM0_CLKDV = PERIOD     
    TIMEGRP         
"microblaze_i_clock_generator_0_clock_generator_0_SIG_DCM0_CLKDV"         
TS_sys_clk_pin / 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 87 paths analyzed, 65 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.314ns.
--------------------------------------------------------------------------------

Paths for end point microblaze_i/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_d1 (SLICE_X48Y193.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.343ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_generator_0/rst_reg (FF)
  Destination:          microblaze_i/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_d1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.843ns (Levels of Logic = 0)
  Clock Path Skew:      -2.669ns (-1.124 - 1.545)
  Source Clock:         fpga_0_clk_1_sys_clk_pin_IBUFG rising at 10.000ns
  Destination Clock:    microblaze_i/clk_50_0000MHz rising at 20.000ns
  Clock Uncertainty:    0.145ns

  Clock Uncertainty:          0.145ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.050ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: rst_generator_0/rst_reg to microblaze_i/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_d1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y210.YQ     Tcko                  0.340   rst_generator_0/rst_reg
                                                       rst_generator_0/rst_reg
    SLICE_X48Y193.BY     net (fanout=5)        1.253   rst_generator_0/rst_reg
    SLICE_X48Y193.CLK    Tdick                 0.250   microblaze_i/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_d1
                                                       microblaze_i/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_d1
    -------------------------------------------------  ---------------------------
    Total                                      1.843ns (0.590ns logic, 1.253ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------

Paths for end point microblaze_i/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/lpf_int (SLICE_X46Y194.G3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     17.110ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_i/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/POR_SRL_I/SRL16E (FF)
  Destination:          microblaze_i/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/lpf_int (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.847ns (Levels of Logic = 1)
  Clock Path Skew:      -0.018ns (0.753 - 0.771)
  Source Clock:         microblaze_i/clk_50_0000MHz rising at 0.000ns
  Destination Clock:    microblaze_i/clk_50_0000MHz rising at 20.000ns
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.050ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: microblaze_i/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/POR_SRL_I/SRL16E to microblaze_i/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/lpf_int
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y195.Y      Treg                  2.203   microblaze_i/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/srl_time_out
                                                       microblaze_i/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/POR_SRL_I/SRL16E.CE
                                                       microblaze_i/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/POR_SRL_I/SRL16E
    SLICE_X46Y194.G3     net (fanout=1)        0.431   microblaze_i/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/srl_time_out
    SLICE_X46Y194.CLK    Tgck                  0.213   microblaze_i/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/lpf_int
                                                       microblaze_i/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/lpf_int_rstpot
                                                       microblaze_i/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/lpf_int
    -------------------------------------------------  ---------------------------
    Total                                      2.847ns (2.416ns logic, 0.431ns route)
                                                       (84.9% logic, 15.1% route)

--------------------------------------------------------------------------------

Paths for end point microblaze_i/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/lpf_exr (SLICE_X48Y195.SR), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.198ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_i/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_lpf_0 (FF)
  Destination:          microblaze_i/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/lpf_exr (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.777ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         microblaze_i/clk_50_0000MHz rising at 0.000ns
  Destination Clock:    microblaze_i/clk_50_0000MHz rising at 20.000ns
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.050ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: microblaze_i/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_lpf_0 to microblaze_i/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/lpf_exr
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y194.YQ     Tcko                  0.360   microblaze_i/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_lpf<1>
                                                       microblaze_i/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_lpf_0
    SLICE_X49Y194.F1     net (fanout=3)        0.593   microblaze_i/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_lpf<0>
    SLICE_X49Y194.X      Tilo                  0.194   microblaze_i/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_and
                                                       microblaze_i/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_and1
    SLICE_X48Y195.SR     net (fanout=1)        0.473   microblaze_i/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_and
    SLICE_X48Y195.CLK    Tsrck                 1.157   microblaze_i/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/lpf_exr
                                                       microblaze_i/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/lpf_exr
    -------------------------------------------------  ---------------------------
    Total                                      2.777ns (1.711ns logic, 1.066ns route)
                                                       (61.6% logic, 38.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.252ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_i/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_lpf_1 (FF)
  Destination:          microblaze_i/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/lpf_exr (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.723ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         microblaze_i/clk_50_0000MHz rising at 0.000ns
  Destination Clock:    microblaze_i/clk_50_0000MHz rising at 20.000ns
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.050ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: microblaze_i/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_lpf_1 to microblaze_i/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/lpf_exr
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y194.XQ     Tcko                  0.360   microblaze_i/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_lpf<1>
                                                       microblaze_i/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_lpf_1
    SLICE_X49Y194.F2     net (fanout=3)        0.539   microblaze_i/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_lpf<1>
    SLICE_X49Y194.X      Tilo                  0.194   microblaze_i/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_and
                                                       microblaze_i/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_and1
    SLICE_X48Y195.SR     net (fanout=1)        0.473   microblaze_i/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_and
    SLICE_X48Y195.CLK    Tsrck                 1.157   microblaze_i/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/lpf_exr
                                                       microblaze_i/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/lpf_exr
    -------------------------------------------------  ---------------------------
    Total                                      2.723ns (1.711ns logic, 1.012ns route)
                                                       (62.8% logic, 37.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.279ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_i/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_lpf_3 (FF)
  Destination:          microblaze_i/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/lpf_exr (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.696ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         microblaze_i/clk_50_0000MHz rising at 0.000ns
  Destination Clock:    microblaze_i/clk_50_0000MHz rising at 20.000ns
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.050ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: microblaze_i/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_lpf_3 to microblaze_i/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/lpf_exr
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y195.XQ     Tcko                  0.340   microblaze_i/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_lpf<3>
                                                       microblaze_i/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_lpf_3
    SLICE_X49Y194.F4     net (fanout=2)        0.532   microblaze_i/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_lpf<3>
    SLICE_X49Y194.X      Tilo                  0.194   microblaze_i/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_and
                                                       microblaze_i/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_and1
    SLICE_X48Y195.SR     net (fanout=1)        0.473   microblaze_i/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_and
    SLICE_X48Y195.CLK    Tsrck                 1.157   microblaze_i/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/lpf_exr
                                                       microblaze_i/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/lpf_exr
    -------------------------------------------------  ---------------------------
    Total                                      2.696ns (1.691ns logic, 1.005ns route)
                                                       (62.7% logic, 37.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_microblaze_i_clock_generator_0_clock_generator_0_SIG_DCM0_CLKDV = PERIOD
        TIMEGRP
        "microblaze_i_clock_generator_0_clock_generator_0_SIG_DCM0_CLKDV"
        TS_sys_clk_pin / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/core_dec_2 (SLICE_X47Y176.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.506ns (requirement - (clock path skew + uncertainty - data path))
  Source:               microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/core_dec_0 (FF)
  Destination:          microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/core_dec_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.506ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         microblaze_i/clk_50_0000MHz rising at 20.000ns
  Destination Clock:    microblaze_i/clk_50_0000MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/core_dec_0 to microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/core_dec_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y177.YQ     Tcko                  0.313   microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/core_dec<0>
                                                       microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/core_dec_0
    SLICE_X47Y176.G4     net (fanout=1)        0.318   microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/core_dec<0>
    SLICE_X47Y176.CLK    Tckg        (-Th)     0.125   microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/bsr_dec<2>
                                                       microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/core_dec_2_and00001
                                                       microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/core_dec_2
    -------------------------------------------------  ---------------------------
    Total                                      0.506ns (0.188ns logic, 0.318ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------

Paths for end point microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_1 (SLICE_X46Y183.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.525ns (requirement - (clock path skew + uncertainty - data path))
  Source:               microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_1 (FF)
  Destination:          microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.525ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         microblaze_i/clk_50_0000MHz rising at 20.000ns
  Destination Clock:    microblaze_i/clk_50_0000MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_1 to microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y183.YQ     Tcko                  0.331   microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int<0>
                                                       microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_1
    SLICE_X46Y183.G4     net (fanout=5)        0.337   microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int<1>
    SLICE_X46Y183.CLK    Tckg        (-Th)     0.143   microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int<0>
                                                       microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/Mcount_q_int_xor<1>11
                                                       microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_1
    -------------------------------------------------  ---------------------------
    Total                                      0.525ns (0.188ns logic, 0.337ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------

Paths for end point microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_3 (SLICE_X46Y181.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.537ns (requirement - (clock path skew + uncertainty - data path))
  Source:               microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_3 (FF)
  Destination:          microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.537ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         microblaze_i/clk_50_0000MHz rising at 20.000ns
  Destination Clock:    microblaze_i/clk_50_0000MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_3 to microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y181.XQ     Tcko                  0.331   microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int<3>
                                                       microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_3
    SLICE_X46Y181.F4     net (fanout=5)        0.347   microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int<3>
    SLICE_X46Y181.CLK    Tckf        (-Th)     0.141   microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int<3>
                                                       microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/Result<3>2
                                                       microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_3
    -------------------------------------------------  ---------------------------
    Total                                      0.537ns (0.190ns logic, 0.347ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_microblaze_i_clock_generator_0_clock_generator_0_SIG_DCM0_CLKDV = PERIOD
        TIMEGRP
        "microblaze_i_clock_generator_0_clock_generator_0_SIG_DCM0_CLKDV"
        TS_sys_clk_pin / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.600ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: microblaze_i/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/asr_lpf<1>/CLK
  Logical resource: microblaze_i/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/Mshreg_asr_lpf_0/SRL16E/WS
  Location pin: SLICE_X46Y186.CLK
  Clock network: microblaze_i/clk_50_0000MHz
--------------------------------------------------------------------------------
Slack: 18.600ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: microblaze_i/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/srl_time_out/CLK
  Logical resource: microblaze_i/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/POR_SRL_I/SRL16E/WS
  Location pin: SLICE_X44Y195.CLK
  Clock network: microblaze_i/clk_50_0000MHz
--------------------------------------------------------------------------------
Slack: 18.628ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.686ns (Twph)
  Physical resource: microblaze_i/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/asr_lpf<1>/CLK
  Logical resource: microblaze_i/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/Mshreg_asr_lpf_0/SRL16E/WS
  Location pin: SLICE_X46Y186.CLK
  Clock network: microblaze_i/clk_50_0000MHz
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      6.666ns|      9.781ns|            0|            0|          148|       367950|
| TS_microblaze_i_clock_generato|     10.000ns|      9.781ns|          N/A|            0|            0|       367863|            0|
| r_0_clock_generator_0_SIG_DCM0|             |             |             |             |             |             |             |
| _CLK0                         |             |             |             |             |             |             |             |
| TS_microblaze_i_clock_generato|     20.000ns|      9.314ns|          N/A|            0|            0|           87|            0|
| r_0_clock_generator_0_SIG_DCM0|             |             |             |             |             |             |             |
| _CLKDV                        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock fpga_0_clk_1_sys_clk_pin
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
fpga_0_clk_1_sys_clk_pin|    9.781|         |    4.567|         |
------------------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 368098 paths, 0 nets, and 20695 connections

Design statistics:
   Minimum period:   9.781ns{1}   (Maximum frequency: 102.239MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Oct 05 15:21:24 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 364 MB



