/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [5:0] _00_;
  reg [9:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [5:0] celloutsig_0_11z;
  wire [8:0] celloutsig_0_12z;
  wire celloutsig_0_15z;
  wire [5:0] celloutsig_0_16z;
  reg [2:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [2:0] celloutsig_0_4z;
  wire [4:0] celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire [6:0] celloutsig_0_8z;
  wire [7:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [25:0] celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [14:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [25:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [16:0] celloutsig_1_5z;
  wire [18:0] celloutsig_1_6z;
  wire [8:0] celloutsig_1_9z;
  input [223:0] clkin_data;
  wire [223:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~(in_data[90] | in_data[27]);
  assign celloutsig_1_14z = ~(celloutsig_1_3z[25] | celloutsig_1_6z[13]);
  assign celloutsig_0_3z = ~(celloutsig_0_0z | celloutsig_0_2z);
  assign celloutsig_0_10z = ~(celloutsig_0_7z | celloutsig_0_8z[5]);
  assign celloutsig_1_13z = ~(celloutsig_1_10z | celloutsig_1_2z);
  assign celloutsig_0_5z = { celloutsig_0_1z[2:1], celloutsig_0_4z } + { celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_11z = { celloutsig_0_8z[3:2], celloutsig_0_1z, celloutsig_0_2z } + celloutsig_0_8z[5:0];
  assign celloutsig_0_16z = { celloutsig_0_12z[7:5], celloutsig_0_1z } + in_data[15:10];
  assign celloutsig_1_0z = in_data[176:169] + in_data[135:128];
  assign celloutsig_1_1z = { celloutsig_1_0z[6:0], celloutsig_1_0z } + { celloutsig_1_0z[6:0], celloutsig_1_0z };
  assign celloutsig_1_3z = { in_data[125], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z } + { in_data[179:170], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_5z = { celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_2z } + celloutsig_1_3z[21:5];
  assign celloutsig_1_9z = { in_data[186:179], celloutsig_1_2z } + in_data[122:114];
  assign celloutsig_1_11z = { celloutsig_1_6z[11:4], celloutsig_1_9z, celloutsig_1_9z } + { celloutsig_1_9z[7:1], celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_4z };
  always_ff @(negedge clkin_data[192], negedge clkin_data[96])
    if (!clkin_data[96]) _00_ <= 6'h00;
    else _00_ <= { celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_0z };
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[128])
    if (clkin_data[128]) _01_ <= 10'h000;
    else _01_ <= { celloutsig_0_12z, celloutsig_0_3z };
  assign celloutsig_1_18z = in_data[157:150] < celloutsig_1_11z[24:17];
  assign celloutsig_1_19z = { celloutsig_1_3z[21:16], celloutsig_1_14z } < { celloutsig_1_0z[5:0], celloutsig_1_13z };
  assign celloutsig_0_7z = { celloutsig_0_5z[4:1], celloutsig_0_3z, celloutsig_0_2z } < in_data[70:65];
  assign celloutsig_0_15z = { in_data[56:55], celloutsig_0_0z, celloutsig_0_4z, _00_ } < { _01_[1:0], celloutsig_0_10z, celloutsig_0_12z };
  assign celloutsig_1_2z = in_data[150:140] < in_data[139:129];
  assign celloutsig_1_4z = { celloutsig_1_3z[24:23], celloutsig_1_3z } < { celloutsig_1_1z[6], celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_0_2z = { in_data[78:53], celloutsig_0_0z } < { in_data[88:69], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_10z = celloutsig_1_1z[11:1] < celloutsig_1_3z[15:5];
  assign celloutsig_0_4z = { celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_3z } >> { celloutsig_0_1z[1:0], celloutsig_0_0z };
  assign celloutsig_0_8z = { _00_, celloutsig_0_2z } >> { in_data[13:8], celloutsig_0_3z };
  assign celloutsig_0_12z = { celloutsig_0_11z[2:0], celloutsig_0_11z } >> { celloutsig_0_11z[5:1], celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_1_6z = { in_data[112:111], celloutsig_1_5z } >> { celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_2z };
  always_latch
    if (!clkin_data[96]) celloutsig_0_1z = 3'h0;
    else if (!clkin_data[0]) celloutsig_0_1z = { in_data[42], celloutsig_0_0z, celloutsig_0_0z };
  assign { out_data[128], out_data[96], out_data[32], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_15z, celloutsig_0_16z };
endmodule
