

================================================================
== Vitis HLS Report for 'resizeNNBilinear_9_2160_3840_1_720_720_1_9_Pipeline_VITIS_LOOP_394_5'
================================================================
* Date:           Wed Jun 29 08:15:32 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        pp_pipeline_accel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.303 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min    |    max    | min |  max |   Type  |
    +---------+---------+-----------+-----------+-----+------+---------+
    |       21|     3860|  69.993 ns|  12.865 us|   21|  3860|       no|
    +---------+---------+-----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------+---------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                            |                                 |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                  Instance                  |              Module             |   min   |   max   |    min    |    max    | min | max |   Type  |
        +--------------------------------------------+---------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_scaleCompute_17_42_20_48_16_1_s_fu_563  |scaleCompute_17_42_20_48_16_1_s  |        5|        5|  16.665 ns|  16.665 ns|    1|    1|      yes|
        +--------------------------------------------+---------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_394_5  |       19|     3858|        20|          1|          1|  1 ~ 3840|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|    10|       -|       -|    -|
|Expression       |        -|     -|       0|    1011|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     281|    -|
|Register         |        -|     -|    2687|     384|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    10|    2687|    1676|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|       1|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +-------------------------------------+--------------------------------+--------------+
    |               Instance              |             Module             |  Expression  |
    +-------------------------------------+--------------------------------+--------------+
    |mac_muladd_12ns_10s_22s_23_4_1_U198  |mac_muladd_12ns_10s_22s_23_4_1  |  i0 + i1 * i2|
    |mac_muladd_12ns_10s_22s_23_4_1_U199  |mac_muladd_12ns_10s_22s_23_4_1  |  i0 + i1 * i2|
    |mac_muladd_12ns_10s_22s_23_4_1_U200  |mac_muladd_12ns_10s_22s_23_4_1  |  i0 + i1 * i2|
    |mac_muladd_12ns_9s_21s_22_4_1_U195   |mac_muladd_12ns_9s_21s_22_4_1   |  i0 + i1 * i2|
    |mac_muladd_12ns_9s_21s_22_4_1_U196   |mac_muladd_12ns_9s_21s_22_4_1   |  i0 + i1 * i2|
    |mac_muladd_12ns_9s_21s_22_4_1_U197   |mac_muladd_12ns_9s_21s_22_4_1   |  i0 + i1 * i2|
    |mul_mul_12ns_12ns_24_4_1_U191        |mul_mul_12ns_12ns_24_4_1        |       i0 * i1|
    |mul_mul_12ns_9s_21_4_1_U192          |mul_mul_12ns_9s_21_4_1          |       i0 * i1|
    |mul_mul_12ns_9s_21_4_1_U193          |mul_mul_12ns_9s_21_4_1          |       i0 * i1|
    |mul_mul_12ns_9s_21_4_1_U194          |mul_mul_12ns_9s_21_4_1          |       i0 * i1|
    +-------------------------------------+--------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln394_fu_633_p2                 |         +|   0|  0|  38|          31|           1|
    |idx_nxt_fu_845_p2                   |         +|   0|  0|  19|          12|          12|
    |ret_V_12_fu_1351_p2                 |         +|   0|  0|  31|          24|          24|
    |ret_V_13_fu_1385_p2                 |         +|   0|  0|  15|           8|           1|
    |ret_V_16_fu_1421_p2                 |         +|   0|  0|  31|          24|          24|
    |ret_V_17_fu_1455_p2                 |         +|   0|  0|  15|           8|           1|
    |ret_V_4_fu_782_p2                   |         +|   0|  0|  24|          17|           1|
    |ret_V_8_fu_1281_p2                  |         +|   0|  0|  31|          24|          24|
    |ret_V_9_fu_1315_p2                  |         +|   0|  0|  15|           8|           1|
    |val0_V_1_fu_1075_p2                 |         +|   0|  0|  18|          10|          10|
    |val0_V_2_fu_1183_p2                 |         +|   0|  0|  18|          10|          10|
    |val0_V_fu_974_p2                    |         +|   0|  0|  18|          10|          10|
    |ret_V_6_fu_825_p2                   |         -|   0|  0|  31|          24|          24|
    |ret_V_fu_886_p2                     |         -|   0|  0|  31|          24|          24|
    |sub_ln75_1_fu_968_p2                |         -|   0|  0|  18|          10|          10|
    |sub_ln75_4_fu_1059_p2               |         -|   0|  0|  16|           9|           9|
    |sub_ln75_5_fu_1069_p2               |         -|   0|  0|  18|          10|          10|
    |sub_ln75_8_fu_1167_p2               |         -|   0|  0|  16|           9|           9|
    |sub_ln75_9_fu_1177_p2               |         -|   0|  0|  18|          10|          10|
    |sub_ln75_fu_958_p2                  |         -|   0|  0|  16|           9|           9|
    |val1_V_1_fu_1081_p2                 |         -|   0|  0|  16|           9|           9|
    |val1_V_2_fu_1189_p2                 |         -|   0|  0|  16|           9|           9|
    |val1_V_fu_980_p2                    |         -|   0|  0|  16|           9|           9|
    |val2_V_1_fu_1087_p2                 |         -|   0|  0|  16|           9|           9|
    |val2_V_2_fu_1195_p2                 |         -|   0|  0|  16|           9|           9|
    |val2_V_fu_986_p2                    |         -|   0|  0|  16|           9|           9|
    |and_ln411_fu_651_p2                 |       and|   0|  0|   2|           1|           1|
    |and_ln491_fu_715_p2                 |       and|   0|  0|   2|           1|           1|
    |and_ln492_fu_705_p2                 |       and|   0|  0|   2|           1|           1|
    |ap_block_state20_pp0_stage0_iter19  |       and|   0|  0|   2|           1|           1|
    |ap_block_state9_pp0_stage0_iter8    |       and|   0|  0|   2|           1|           1|
    |ap_condition_108                    |       and|   0|  0|   2|           1|           1|
    |ap_condition_1094                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_1999                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_2006                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_346                    |       and|   0|  0|   2|           1|           1|
    |ap_condition_691                    |       and|   0|  0|   2|           1|           1|
    |ap_condition_699                    |       and|   0|  0|   2|           1|           1|
    |ap_condition_707                    |       and|   0|  0|   2|           1|           1|
    |ap_condition_708                    |       and|   0|  0|   2|           1|           1|
    |icmp_ln1049_1_fu_776_p2             |      icmp|   0|  0|  15|          22|           1|
    |icmp_ln1049_2_fu_1309_p2            |      icmp|   0|  0|  11|          10|           1|
    |icmp_ln1049_3_fu_1379_p2            |      icmp|   0|  0|  11|          10|           1|
    |icmp_ln1049_4_fu_1449_p2            |      icmp|   0|  0|  11|          10|           1|
    |icmp_ln1049_fu_639_p2               |      icmp|   0|  0|  15|          22|           1|
    |icmp_ln1065_1_fu_710_p2             |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln1065_fu_700_p2               |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln1695_fu_729_p2               |      icmp|   0|  0|  25|          54|          54|
    |icmp_ln394_fu_627_p2                |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln413_fu_645_p2                |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln494_fu_657_p2                |      icmp|   0|  0|  20|          32|          32|
    |not_cmp_i_i176_fu_836_p2            |      icmp|   0|  0|  20|          32|          32|
    |ap_block_pp0_stage0_01001           |        or|   0|  0|   2|           1|           1|
    |ap_predicate_op337_write_state20    |        or|   0|  0|   2|           1|           1|
    |P0Buf_V_10_fu_915_p3                |    select|   0|  0|  24|           1|          24|
    |P0Buf_V_11_fu_908_p3                |    select|   0|  0|  24|           1|          24|
    |idx_2_fu_796_p3                     |    select|   0|  0|  16|           1|          17|
    |indexx_pre_V_3_fu_741_p3            |    select|   0|  0|  38|           1|          42|
    |indexx_pre_V_fu_746_p3              |    select|   0|  0|  38|           1|           1|
    |ret_V_10_fu_1329_p3                 |    select|   0|  0|   8|           1|           8|
    |ret_V_14_fu_1399_p3                 |    select|   0|  0|   8|           1|           8|
    |ret_V_18_fu_1469_p3                 |    select|   0|  0|   8|           1|           8|
    |ret_V_19_fu_686_p3                  |    select|   0|  0|  16|           1|          17|
    |select_ln1048_1_fu_788_p3           |    select|   0|  0|  16|           1|          17|
    |select_ln1048_3_fu_1321_p3          |    select|   0|  0|   8|           1|           8|
    |select_ln1048_4_fu_1391_p3          |    select|   0|  0|   8|           1|           8|
    |select_ln1048_5_fu_1461_p3          |    select|   0|  0|   8|           1|           8|
    |select_ln1048_fu_681_p3             |    select|   0|  0|  16|           1|          17|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0|1011|         696|         754|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                    |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter12_P0Buf_V_6_reg_530    |  20|          4|   24|         96|
    |ap_phi_reg_pp0_iter12_P0Buf_V_7_reg_519    |  20|          4|   24|         96|
    |ap_phi_reg_pp0_iter12_P1Buf_V_8_reg_552    |  20|          4|   24|         96|
    |ap_phi_reg_pp0_iter12_P1Buf_V_9_reg_541    |  20|          4|   24|         96|
    |ap_phi_reg_pp0_iter1_flag_write_reg_503    |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter9_flag_write_reg_503    |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter9_read_pixel_1_reg_486  |   9|          2|   24|         48|
    |ap_sig_allocacmp_j_1                       |   9|          2|   31|         62|
    |j_fu_176                                   |   9|          2|   31|         62|
    |line_buffer_V_1_address0                   |  20|          4|   12|         48|
    |line_buffer_V_1_address1                   |  14|          3|   12|         36|
    |line_buffer_V_2_address0                   |  20|          4|   12|         48|
    |line_buffer_V_2_address1                   |  14|          3|   12|         36|
    |line_buffer_V_address0                     |  20|          4|   12|         48|
    |line_buffer_V_address1                     |  14|          3|   12|         36|
    |nextYScale_V_1_fu_168                      |   9|          2|   17|         34|
    |resize_out_mat_data84_blk_n                |   9|          2|    1|          2|
    |rgb_mat_data83_blk_n                       |   9|          2|    1|          2|
    |tmp_fu_172                                 |   9|          2|   17|         34|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 281|         59|  294|        888|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |Wx_V_reg_1777                              |  12|   0|   12|          0|
    |Wy_V_reg_1813                              |  12|   0|   12|          0|
    |and_ln411_reg_1676                         |   1|   0|    1|          0|
    |and_ln491_reg_1705                         |   1|   0|    1|          0|
    |and_ln492_reg_1701                         |   1|   0|    1|          0|
    |ap_CS_fsm                                  |   1|   0|    1|          0|
    |ap_done_reg                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg           |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter10_P0Buf_V_6_reg_530    |  24|   0|   24|          0|
    |ap_phi_reg_pp0_iter10_P0Buf_V_7_reg_519    |  24|   0|   24|          0|
    |ap_phi_reg_pp0_iter10_P1Buf_V_8_reg_552    |  24|   0|   24|          0|
    |ap_phi_reg_pp0_iter10_P1Buf_V_9_reg_541    |  24|   0|   24|          0|
    |ap_phi_reg_pp0_iter11_P0Buf_V_6_reg_530    |  24|   0|   24|          0|
    |ap_phi_reg_pp0_iter11_P0Buf_V_7_reg_519    |  24|   0|   24|          0|
    |ap_phi_reg_pp0_iter11_P1Buf_V_8_reg_552    |  24|   0|   24|          0|
    |ap_phi_reg_pp0_iter11_P1Buf_V_9_reg_541    |  24|   0|   24|          0|
    |ap_phi_reg_pp0_iter12_P0Buf_V_6_reg_530    |  24|   0|   24|          0|
    |ap_phi_reg_pp0_iter12_P0Buf_V_7_reg_519    |  24|   0|   24|          0|
    |ap_phi_reg_pp0_iter12_P1Buf_V_8_reg_552    |  24|   0|   24|          0|
    |ap_phi_reg_pp0_iter12_P1Buf_V_9_reg_541    |  24|   0|   24|          0|
    |ap_phi_reg_pp0_iter1_P0Buf_V_6_reg_530     |  24|   0|   24|          0|
    |ap_phi_reg_pp0_iter1_P0Buf_V_7_reg_519     |  24|   0|   24|          0|
    |ap_phi_reg_pp0_iter1_P1Buf_V_8_reg_552     |  24|   0|   24|          0|
    |ap_phi_reg_pp0_iter1_P1Buf_V_9_reg_541     |  24|   0|   24|          0|
    |ap_phi_reg_pp0_iter1_flag_write_reg_503    |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_read_pixel_1_reg_486  |  24|   0|   24|          0|
    |ap_phi_reg_pp0_iter2_P0Buf_V_6_reg_530     |  24|   0|   24|          0|
    |ap_phi_reg_pp0_iter2_P0Buf_V_7_reg_519     |  24|   0|   24|          0|
    |ap_phi_reg_pp0_iter2_P1Buf_V_8_reg_552     |  24|   0|   24|          0|
    |ap_phi_reg_pp0_iter2_P1Buf_V_9_reg_541     |  24|   0|   24|          0|
    |ap_phi_reg_pp0_iter2_flag_write_reg_503    |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter2_read_pixel_1_reg_486  |  24|   0|   24|          0|
    |ap_phi_reg_pp0_iter3_P0Buf_V_6_reg_530     |  24|   0|   24|          0|
    |ap_phi_reg_pp0_iter3_P0Buf_V_7_reg_519     |  24|   0|   24|          0|
    |ap_phi_reg_pp0_iter3_P1Buf_V_8_reg_552     |  24|   0|   24|          0|
    |ap_phi_reg_pp0_iter3_P1Buf_V_9_reg_541     |  24|   0|   24|          0|
    |ap_phi_reg_pp0_iter3_flag_write_reg_503    |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter3_read_pixel_1_reg_486  |  24|   0|   24|          0|
    |ap_phi_reg_pp0_iter4_P0Buf_V_6_reg_530     |  24|   0|   24|          0|
    |ap_phi_reg_pp0_iter4_P0Buf_V_7_reg_519     |  24|   0|   24|          0|
    |ap_phi_reg_pp0_iter4_P1Buf_V_8_reg_552     |  24|   0|   24|          0|
    |ap_phi_reg_pp0_iter4_P1Buf_V_9_reg_541     |  24|   0|   24|          0|
    |ap_phi_reg_pp0_iter4_flag_write_reg_503    |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter4_read_pixel_1_reg_486  |  24|   0|   24|          0|
    |ap_phi_reg_pp0_iter5_P0Buf_V_6_reg_530     |  24|   0|   24|          0|
    |ap_phi_reg_pp0_iter5_P0Buf_V_7_reg_519     |  24|   0|   24|          0|
    |ap_phi_reg_pp0_iter5_P1Buf_V_8_reg_552     |  24|   0|   24|          0|
    |ap_phi_reg_pp0_iter5_P1Buf_V_9_reg_541     |  24|   0|   24|          0|
    |ap_phi_reg_pp0_iter5_flag_write_reg_503    |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter5_read_pixel_1_reg_486  |  24|   0|   24|          0|
    |ap_phi_reg_pp0_iter6_P0Buf_V_6_reg_530     |  24|   0|   24|          0|
    |ap_phi_reg_pp0_iter6_P0Buf_V_7_reg_519     |  24|   0|   24|          0|
    |ap_phi_reg_pp0_iter6_P1Buf_V_8_reg_552     |  24|   0|   24|          0|
    |ap_phi_reg_pp0_iter6_P1Buf_V_9_reg_541     |  24|   0|   24|          0|
    |ap_phi_reg_pp0_iter6_flag_write_reg_503    |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter6_read_pixel_1_reg_486  |  24|   0|   24|          0|
    |ap_phi_reg_pp0_iter7_P0Buf_V_6_reg_530     |  24|   0|   24|          0|
    |ap_phi_reg_pp0_iter7_P0Buf_V_7_reg_519     |  24|   0|   24|          0|
    |ap_phi_reg_pp0_iter7_P1Buf_V_8_reg_552     |  24|   0|   24|          0|
    |ap_phi_reg_pp0_iter7_P1Buf_V_9_reg_541     |  24|   0|   24|          0|
    |ap_phi_reg_pp0_iter7_flag_write_reg_503    |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter7_read_pixel_1_reg_486  |  24|   0|   24|          0|
    |ap_phi_reg_pp0_iter8_P0Buf_V_6_reg_530     |  24|   0|   24|          0|
    |ap_phi_reg_pp0_iter8_P0Buf_V_7_reg_519     |  24|   0|   24|          0|
    |ap_phi_reg_pp0_iter8_P1Buf_V_8_reg_552     |  24|   0|   24|          0|
    |ap_phi_reg_pp0_iter8_P1Buf_V_9_reg_541     |  24|   0|   24|          0|
    |ap_phi_reg_pp0_iter8_flag_write_reg_503    |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter8_read_pixel_1_reg_486  |  24|   0|   24|          0|
    |ap_phi_reg_pp0_iter9_P0Buf_V_6_reg_530     |  24|   0|   24|          0|
    |ap_phi_reg_pp0_iter9_P0Buf_V_7_reg_519     |  24|   0|   24|          0|
    |ap_phi_reg_pp0_iter9_P1Buf_V_8_reg_552     |  24|   0|   24|          0|
    |ap_phi_reg_pp0_iter9_P1Buf_V_9_reg_541     |  24|   0|   24|          0|
    |ap_phi_reg_pp0_iter9_flag_write_reg_503    |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter9_read_pixel_1_reg_486  |  24|   0|   24|          0|
    |icmp_ln1049_reg_1671                       |   1|   0|    1|          0|
    |icmp_ln1065_reg_1695                       |   1|   0|    1|          0|
    |icmp_ln1695_reg_1715                       |   1|   0|    1|          0|
    |icmp_ln394_reg_1667                        |   1|   0|    1|          0|
    |icmp_ln494_reg_1680                        |   1|   0|    1|          0|
    |idx_2_reg_1720                             |  17|   0|   17|          0|
    |idx_nxt_reg_1742                           |  12|   0|   12|          0|
    |indexx_pre_comp_V_reg_1709                 |  42|   0|   42|          0|
    |j_1_reg_1661                               |  31|   0|   31|          0|
    |j_fu_176                                   |  31|   0|   31|          0|
    |nextYScale_V_1_fu_168                      |  17|   0|   17|          0|
    |reg_569                                    |  24|   0|   24|          0|
    |reg_575                                    |  24|   0|   24|          0|
    |reg_581                                    |  24|   0|   24|          0|
    |ret_V_10_reg_1984                          |   8|   0|    8|          0|
    |ret_V_14_reg_1989                          |   8|   0|    8|          0|
    |ret_V_18_reg_1994                          |   8|   0|    8|          0|
    |ret_V_21_reg_1969                          |  23|   0|   23|          0|
    |ret_V_22_reg_1974                          |  23|   0|   23|          0|
    |ret_V_23_reg_1979                          |  23|   0|   23|          0|
    |tmp_11_reg_1890                            |   8|   0|    8|          0|
    |tmp_6_reg_1870                             |   8|   0|    8|          0|
    |tmp_fu_172                                 |  17|   0|   17|          0|
    |trunc_ln674_reg_1828                       |   8|   0|    8|          0|
    |trunc_ln859_reg_1732                       |  24|   0|   24|          0|
    |trunc_ln884_1_reg_1727                     |   2|   0|    2|          0|
    |trunc_ln884_reg_1690                       |   2|   0|    2|          0|
    |val0_V_1_reg_1855                          |  10|   0|   10|          0|
    |val0_V_1_reg_1855_pp0_iter13_reg           |  10|   0|   10|          0|
    |val0_V_2_reg_1875                          |  10|   0|   10|          0|
    |val0_V_2_reg_1875_pp0_iter13_reg           |  10|   0|   10|          0|
    |val0_V_reg_1833                            |  10|   0|   10|          0|
    |val0_V_reg_1833_pp0_iter13_reg             |  10|   0|   10|          0|
    |val2_V_1_reg_1860                          |   9|   0|    9|          0|
    |val2_V_2_reg_1880                          |   9|   0|    9|          0|
    |val2_V_reg_1838                            |   9|   0|    9|          0|
    |Wx_V_reg_1777                              |  64|  32|   12|          0|
    |and_ln411_reg_1676                         |  64|  32|    1|          0|
    |and_ln491_reg_1705                         |  64|  32|    1|          0|
    |and_ln492_reg_1701                         |  64|  32|    1|          0|
    |icmp_ln1065_reg_1695                       |  64|  32|    1|          0|
    |icmp_ln394_reg_1667                        |  64|  32|    1|          0|
    |icmp_ln494_reg_1680                        |  64|  32|    1|          0|
    |j_1_reg_1661                               |  64|  32|   31|          0|
    |tmp_11_reg_1890                            |  64|  32|    8|          0|
    |tmp_6_reg_1870                             |  64|  32|    8|          0|
    |trunc_ln674_reg_1828                       |  64|  32|    8|          0|
    |trunc_ln884_reg_1690                       |  64|  32|    2|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      |2687| 384| 1994|          0|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------------------------+-----+-----+------------+------------------------------------------------------------------------------+--------------+
|                      RTL Ports                     | Dir | Bits|  Protocol  |                                 Source Object                                |    C Type    |
+----------------------------------------------------+-----+-----+------------+------------------------------------------------------------------------------+--------------+
|ap_clk                                              |   in|    1|  ap_ctrl_hs|  resizeNNBilinear<9, 2160, 3840, 1, 720, 720, 1, 9>_Pipeline_VITIS_LOOP_394_5|  return value|
|ap_rst                                              |   in|    1|  ap_ctrl_hs|  resizeNNBilinear<9, 2160, 3840, 1, 720, 720, 1, 9>_Pipeline_VITIS_LOOP_394_5|  return value|
|ap_start                                            |   in|    1|  ap_ctrl_hs|  resizeNNBilinear<9, 2160, 3840, 1, 720, 720, 1, 9>_Pipeline_VITIS_LOOP_394_5|  return value|
|ap_done                                             |  out|    1|  ap_ctrl_hs|  resizeNNBilinear<9, 2160, 3840, 1, 720, 720, 1, 9>_Pipeline_VITIS_LOOP_394_5|  return value|
|ap_idle                                             |  out|    1|  ap_ctrl_hs|  resizeNNBilinear<9, 2160, 3840, 1, 720, 720, 1, 9>_Pipeline_VITIS_LOOP_394_5|  return value|
|ap_ready                                            |  out|    1|  ap_ctrl_hs|  resizeNNBilinear<9, 2160, 3840, 1, 720, 720, 1, 9>_Pipeline_VITIS_LOOP_394_5|  return value|
|grp_scaleCompute_17_42_20_48_16_1_s_fu_191_p_din1   |  out|   32|  ap_ctrl_hs|  resizeNNBilinear<9, 2160, 3840, 1, 720, 720, 1, 9>_Pipeline_VITIS_LOOP_394_5|  return value|
|grp_scaleCompute_17_42_20_48_16_1_s_fu_191_p_din2   |  out|   48|  ap_ctrl_hs|  resizeNNBilinear<9, 2160, 3840, 1, 720, 720, 1, 9>_Pipeline_VITIS_LOOP_394_5|  return value|
|grp_scaleCompute_17_42_20_48_16_1_s_fu_191_p_dout0  |   in|   42|  ap_ctrl_hs|  resizeNNBilinear<9, 2160, 3840, 1, 720, 720, 1, 9>_Pipeline_VITIS_LOOP_394_5|  return value|
|grp_scaleCompute_17_42_20_48_16_1_s_fu_191_p_ce     |  out|    1|  ap_ctrl_hs|  resizeNNBilinear<9, 2160, 3840, 1, 720, 720, 1, 9>_Pipeline_VITIS_LOOP_394_5|  return value|
|rgb_mat_data83_dout                                 |   in|   24|     ap_fifo|                                                                rgb_mat_data83|       pointer|
|rgb_mat_data83_num_data_valid                       |   in|    2|     ap_fifo|                                                                rgb_mat_data83|       pointer|
|rgb_mat_data83_fifo_cap                             |   in|    2|     ap_fifo|                                                                rgb_mat_data83|       pointer|
|rgb_mat_data83_empty_n                              |   in|    1|     ap_fifo|                                                                rgb_mat_data83|       pointer|
|rgb_mat_data83_read                                 |  out|    1|     ap_fifo|                                                                rgb_mat_data83|       pointer|
|resize_out_mat_data84_din                           |  out|   24|     ap_fifo|                                                         resize_out_mat_data84|       pointer|
|resize_out_mat_data84_num_data_valid                |   in|    2|     ap_fifo|                                                         resize_out_mat_data84|       pointer|
|resize_out_mat_data84_fifo_cap                      |   in|    2|     ap_fifo|                                                         resize_out_mat_data84|       pointer|
|resize_out_mat_data84_full_n                        |   in|    1|     ap_fifo|                                                         resize_out_mat_data84|       pointer|
|resize_out_mat_data84_write                         |  out|    1|     ap_fifo|                                                         resize_out_mat_data84|       pointer|
|indexy_V                                            |   in|   17|     ap_none|                                                                      indexy_V|        scalar|
|nextYScale_V                                        |   in|   17|     ap_none|                                                                  nextYScale_V|        scalar|
|ret_V_20                                            |   in|   17|     ap_none|                                                                      ret_V_20|        scalar|
|loop_col_count                                      |   in|   32|     ap_none|                                                                loop_col_count|        scalar|
|cmp352                                              |   in|    1|     ap_none|                                                                        cmp352|        scalar|
|line_buffer_V_address0                              |  out|   12|   ap_memory|                                                                 line_buffer_V|         array|
|line_buffer_V_ce0                                   |  out|    1|   ap_memory|                                                                 line_buffer_V|         array|
|line_buffer_V_we0                                   |  out|    1|   ap_memory|                                                                 line_buffer_V|         array|
|line_buffer_V_d0                                    |  out|   24|   ap_memory|                                                                 line_buffer_V|         array|
|line_buffer_V_q0                                    |   in|   24|   ap_memory|                                                                 line_buffer_V|         array|
|line_buffer_V_address1                              |  out|   12|   ap_memory|                                                                 line_buffer_V|         array|
|line_buffer_V_ce1                                   |  out|    1|   ap_memory|                                                                 line_buffer_V|         array|
|line_buffer_V_q1                                    |   in|   24|   ap_memory|                                                                 line_buffer_V|         array|
|line_buffer_V_1_address0                            |  out|   12|   ap_memory|                                                               line_buffer_V_1|         array|
|line_buffer_V_1_ce0                                 |  out|    1|   ap_memory|                                                               line_buffer_V_1|         array|
|line_buffer_V_1_we0                                 |  out|    1|   ap_memory|                                                               line_buffer_V_1|         array|
|line_buffer_V_1_d0                                  |  out|   24|   ap_memory|                                                               line_buffer_V_1|         array|
|line_buffer_V_1_q0                                  |   in|   24|   ap_memory|                                                               line_buffer_V_1|         array|
|line_buffer_V_1_address1                            |  out|   12|   ap_memory|                                                               line_buffer_V_1|         array|
|line_buffer_V_1_ce1                                 |  out|    1|   ap_memory|                                                               line_buffer_V_1|         array|
|line_buffer_V_1_q1                                  |   in|   24|   ap_memory|                                                               line_buffer_V_1|         array|
|tmp_V                                               |   in|   32|     ap_none|                                                                         tmp_V|        scalar|
|first_row_index_4                                   |   in|   32|     ap_none|                                                             first_row_index_4|        scalar|
|line_buffer_V_2_address0                            |  out|   12|   ap_memory|                                                               line_buffer_V_2|         array|
|line_buffer_V_2_ce0                                 |  out|    1|   ap_memory|                                                               line_buffer_V_2|         array|
|line_buffer_V_2_we0                                 |  out|    1|   ap_memory|                                                               line_buffer_V_2|         array|
|line_buffer_V_2_d0                                  |  out|   24|   ap_memory|                                                               line_buffer_V_2|         array|
|line_buffer_V_2_q0                                  |   in|   24|   ap_memory|                                                               line_buffer_V_2|         array|
|line_buffer_V_2_address1                            |  out|   12|   ap_memory|                                                               line_buffer_V_2|         array|
|line_buffer_V_2_ce1                                 |  out|    1|   ap_memory|                                                               line_buffer_V_2|         array|
|line_buffer_V_2_q1                                  |   in|   24|   ap_memory|                                                               line_buffer_V_2|         array|
|trunc_ln3                                           |   in|   48|     ap_none|                                                                     trunc_ln3|        scalar|
|indexy_pre_V                                        |   in|   22|     ap_none|                                                                  indexy_pre_V|        scalar|
|add_i_i_i_i_i368_i                                  |   in|   17|     ap_none|                                                            add_i_i_i_i_i368_i|        scalar|
|ret_V_17_cast                                       |   in|   17|     ap_none|                                                                 ret_V_17_cast|        scalar|
|p_Result_s                                          |   in|    1|     ap_none|                                                                    p_Result_s|        scalar|
|indexy_pre_V_cast                                   |   in|   24|     ap_none|                                                             indexy_pre_V_cast|        scalar|
|shl_i_i_i_i_i                                       |   in|   54|     ap_none|                                                                 shl_i_i_i_i_i|        scalar|
|indexx_pre_V_1                                      |   in|   42|     ap_none|                                                                indexx_pre_V_1|        scalar|
|cmp120                                              |   in|    1|     ap_none|                                                                        cmp120|        scalar|
|p_read1                                             |   in|   32|     ap_none|                                                                       p_read1|        scalar|
|icmp_ln1077_1                                       |   in|    1|     ap_none|                                                                 icmp_ln1077_1|        scalar|
|op2_assign_2                                        |   in|   32|     ap_none|                                                                  op2_assign_2|        scalar|
|op2_assign                                          |   in|   32|     ap_none|                                                                    op2_assign|        scalar|
|cmp357                                              |   in|    1|     ap_none|                                                                        cmp357|        scalar|
|p_read3                                             |   in|   32|     ap_none|                                                                       p_read3|        scalar|
|indexy_V_1_out                                      |  out|   17|      ap_vld|                                                                indexy_V_1_out|       pointer|
|indexy_V_1_out_ap_vld                               |  out|    1|      ap_vld|                                                                indexy_V_1_out|       pointer|
|nextYScale_V_1_out                                  |  out|   17|      ap_vld|                                                            nextYScale_V_1_out|       pointer|
|nextYScale_V_1_out_ap_vld                           |  out|    1|      ap_vld|                                                            nextYScale_V_1_out|       pointer|
+----------------------------------------------------+-----+-----+------------+------------------------------------------------------------------------------+--------------+

