// Seed: 2761361960
module module_0 (
    input  wor   id_0,
    input  wor   id_1,
    output uwire id_2,
    input  uwire id_3,
    input  uwire id_4
    , id_6, id_7
);
  always @(1)
    if (1'b0) begin : LABEL_0
      disable id_8;
      `define pp_9 0
      release id_8;
    end
endmodule
module module_1 (
    input supply1 id_0,
    output tri id_1,
    output tri1 id_2
    , id_14,
    output wire id_3,
    output uwire id_4,
    input wire id_5,
    input tri0 id_6,
    input tri0 id_7,
    output wire id_8,
    output wor id_9,
    input supply0 id_10,
    inout supply0 id_11,
    input supply0 id_12
);
  wire id_15;
  module_0 modCall_1 (
      id_0,
      id_11,
      id_4,
      id_6,
      id_10
  );
endmodule
