
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version Q-2019.12-SP3 for linux64 - Apr 21, 2020 

                    Copyright (c) 1988 - 2020 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
# ECE552 Extra Credit
read_file -format sverilog {array_8.sv}
Loading db file '/cae/apps/data/saed32_edk-2018/lib/stdcell_rvt/db_nldm/saed32rvt_tt0p85v25c.db'
Loading db file '/cae/apps/data/saed32_edk-2018/lib/io_std/db_nldm/saed32io_wb_tt1p05v25c_2p5v.db'
Loading db file '/cae/apps/data/synopsys-2020/syn/Q-2019.12-SP3/libraries/syn/gtech.db'
Loading db file '/cae/apps/data/synopsys-2020/syn/Q-2019.12-SP3/libraries/syn/standard.sldb'
  Loading link library 'saed32rvt_tt0p85v25c'
  Loading link library 'saed32io_wb_tt1p05v25c_2p5v'
  Loading link library 'gtech'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/16bit/unarytemporal/array_8.sv
Opening include file pe_border.sv
Opening include file ireg_border.sv
Opening include file wreg.sv
Opening include file mul_border.sv
Opening include file sobol16.sv
Opening include file acc.sv
Opening include file pe_inner.sv
Opening include file ireg_inner.sv
Opening include file wreg.sv
Opening include file mul_inner.sv
Opening include file acc.sv
Warning:  ireg_border.sv:38: signed to unsigned part selection occurs. (VER-318)

Inferred memory devices in process
	in routine ireg_border line 20 in file
		'ireg_border.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine wreg line 18 in file
		'wreg.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   o_data_abs_reg    | Flip-flop |  15   |  Y  | N  | Y  | N  | N  | N  | N  |
|   o_data_sign_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Statistics for case statements in always block at line 81 in file
	'sobol16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            82            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine sobol16 line 20 in file
		'sobol16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       cnt_reg       | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine sobol16 line 49 in file
		'sobol16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    sobolSeq_reg     | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine mul_border line 25 in file
		'mul_border.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       cnt_reg       | Flip-flop |  15   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine acc line 26 in file
		'acc.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      sum_o_reg      | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine pe_border line 98 in file
		'pe_border.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     en_i_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_w_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_o_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_i_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_w_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_o_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   mac_done_d_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ireg_inner line 16 in file
		'ireg_inner.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   o_data_dff_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   o_data_sign_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine mul_inner line 25 in file
		'mul_inner.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_randW_reg     | Flip-flop |  15   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine pe_inner line 96 in file
		'pe_inner.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     en_i_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_w_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_o_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_i_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_w_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_o_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   mac_done_d_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/16bit/unarytemporal/array_8.sv:57: signed to unsigned conversion occurs. (VER-318)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/16bit/unarytemporal/array_8.sv:73: signed to unsigned conversion occurs. (VER-318)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/16bit/unarytemporal/array_8.sv:109: signed to unsigned conversion occurs. (VER-318)
Presto compilation completed successfully.
Loaded 10 designs.
Current design is 'ireg_border'.
ireg_border wreg sobol16 mul_border acc pe_border ireg_inner mul_inner pe_inner array_8
set current_design array_8
array_8
link

  Linking design 'array_8'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  array_8                     /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/16bit/unarytemporal/array_8.db
  saed32rvt_tt0p85v25c (library) /cae/apps/data/saed32_edk-2018/lib/stdcell_rvt/db_nldm/saed32rvt_tt0p85v25c.db
  saed32io_wb_tt1p05v25c_2p5v (library) /cae/apps/data/saed32_edk-2018/lib/io_std/db_nldm/saed32io_wb_tt1p05v25c_2p5v.db
  * (9 designs)               /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/16bit/unarytemporal/ireg_border.db, etc

Information: Building the design 'pe_border' instantiated from design 'array_8' with
	the parameters "IWIDTH=16,OWIDTH=24". (HDL-193)

Inferred memory devices in process
	in routine pe_border_IWIDTH16_OWIDTH24 line 98 in file
		'pe_border.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     en_i_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_w_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_o_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_i_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_w_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_o_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   mac_done_d_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (pe_border_IWIDTH16_OWIDTH24)
Information: Building the design 'pe_inner' instantiated from design 'array_8' with
	the parameters "IWIDTH=16,OWIDTH=24". (HDL-193)

Inferred memory devices in process
	in routine pe_inner_IWIDTH16_OWIDTH24 line 96 in file
		'pe_inner.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     en_i_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_w_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_o_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_i_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_w_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_o_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   mac_done_d_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (pe_inner_IWIDTH16_OWIDTH24)
Information: Building the design 'ireg_border' instantiated from design 'pe_border_IWIDTH16_OWIDTH24' with
	the parameters "WIDTH=16". (HDL-193)
Warning:  ireg_border.sv:38: signed to unsigned part selection occurs. (VER-318)

Inferred memory devices in process
	in routine ireg_border_WIDTH16 line 20 in file
		'ireg_border.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (ireg_border_WIDTH16)
Information: Building the design 'wreg' instantiated from design 'pe_border_IWIDTH16_OWIDTH24' with
	the parameters "WIDTH=16". (HDL-193)

Inferred memory devices in process
	in routine wreg_WIDTH16 line 18 in file
		'wreg.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   o_data_abs_reg    | Flip-flop |  15   |  Y  | N  | Y  | N  | N  | N  | N  |
|   o_data_sign_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (wreg_WIDTH16)
Information: Building the design 'mul_border' instantiated from design 'pe_border_IWIDTH16_OWIDTH24' with
	the parameters "WIDTH=16". (HDL-193)

Inferred memory devices in process
	in routine mul_border_WIDTH16 line 25 in file
		'mul_border.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       cnt_reg       | Flip-flop |  15   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (mul_border_WIDTH16)
Information: Building the design 'acc' instantiated from design 'pe_border_IWIDTH16_OWIDTH24' with
	the parameters "WIDTH=24". (HDL-193)

Inferred memory devices in process
	in routine acc_WIDTH24 line 26 in file
		'acc.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      sum_o_reg      | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (acc_WIDTH24)
Information: Building the design 'mul_inner' instantiated from design 'pe_inner_IWIDTH16_OWIDTH24' with
	the parameters "WIDTH=16". (HDL-193)

Inferred memory devices in process
	in routine mul_inner_WIDTH16 line 25 in file
		'mul_inner.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_randW_reg     | Flip-flop |  15   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (mul_inner_WIDTH16)
1
###########################################
# Define clock and set don't mess with it #
###########################################
# clk with frequency of 400 MHz
create_clock -name "clk" -period 2.5 -waveform { 0 1.25 } { clk }
1
set_dont_touch_network [find port clk]
1
# pointer to all inputs except clk
set prim_inputs [remove_from_collection [all_inputs] [find port clk]]
{rst_n en_i[7] en_i[6] en_i[5] en_i[4] en_i[3] en_i[2] en_i[1] en_i[0] clr_i[7] clr_i[6] clr_i[5] clr_i[4] clr_i[3] clr_i[2] clr_i[1] clr_i[0] mac_done[7] mac_done[6] mac_done[5] mac_done[4] mac_done[3] mac_done[2] mac_done[1] mac_done[0] en_w[7] en_w[6] en_w[5] en_w[4] en_w[3] en_w[2] en_w[1] en_w[0] clr_w[7] clr_w[6] clr_w[5] clr_w[4] clr_w[3] clr_w[2] clr_w[1] clr_w[0] en_o[7] en_o[6] en_o[5] en_o[4] en_o[3] en_o[2] en_o[1] en_o[0] clr_o[7] clr_o[6] clr_o[5] clr_o[4] clr_o[3] clr_o[2] clr_o[1] clr_o[0] ifm[7][15] ifm[7][14] ifm[7][13] ifm[7][12] ifm[7][11] ifm[7][10] ifm[7][9] ifm[7][8] ifm[7][7] ifm[7][6] ifm[7][5] ifm[7][4] ifm[7][3] ifm[7][2] ifm[7][1] ifm[7][0] ifm[6][15] ifm[6][14] ifm[6][13] ifm[6][12] ifm[6][11] ifm[6][10] ifm[6][9] ifm[6][8] ifm[6][7] ifm[6][6] ifm[6][5] ifm[6][4] ifm[6][3] ifm[6][2] ifm[6][1] ifm[6][0] ifm[5][15] ifm[5][14] ifm[5][13] ifm[5][12] ifm[5][11] ifm[5][10] ifm[5][9] ifm[5][8] ifm[5][7] ifm[5][6] ifm[5][5] ...}
# pointer to all inputs except clk and rst_n
set prim_inputs_no_rst [remove_from_collection $prim_inputs [find port rst_n]]
{en_i[7] en_i[6] en_i[5] en_i[4] en_i[3] en_i[2] en_i[1] en_i[0] clr_i[7] clr_i[6] clr_i[5] clr_i[4] clr_i[3] clr_i[2] clr_i[1] clr_i[0] mac_done[7] mac_done[6] mac_done[5] mac_done[4] mac_done[3] mac_done[2] mac_done[1] mac_done[0] en_w[7] en_w[6] en_w[5] en_w[4] en_w[3] en_w[2] en_w[1] en_w[0] clr_w[7] clr_w[6] clr_w[5] clr_w[4] clr_w[3] clr_w[2] clr_w[1] clr_w[0] en_o[7] en_o[6] en_o[5] en_o[4] en_o[3] en_o[2] en_o[1] en_o[0] clr_o[7] clr_o[6] clr_o[5] clr_o[4] clr_o[3] clr_o[2] clr_o[1] clr_o[0] ifm[7][15] ifm[7][14] ifm[7][13] ifm[7][12] ifm[7][11] ifm[7][10] ifm[7][9] ifm[7][8] ifm[7][7] ifm[7][6] ifm[7][5] ifm[7][4] ifm[7][3] ifm[7][2] ifm[7][1] ifm[7][0] ifm[6][15] ifm[6][14] ifm[6][13] ifm[6][12] ifm[6][11] ifm[6][10] ifm[6][9] ifm[6][8] ifm[6][7] ifm[6][6] ifm[6][5] ifm[6][4] ifm[6][3] ifm[6][2] ifm[6][1] ifm[6][0] ifm[5][15] ifm[5][14] ifm[5][13] ifm[5][12] ifm[5][11] ifm[5][10] ifm[5][9] ifm[5][8] ifm[5][7] ifm[5][6] ifm[5][5] ifm[5][4] ...}
# Set clk uncertainty (skew)
set_clock_uncertainty 0.15 clk
1
#########################################
# Set input delay & drive on all inputs #
#########################################
set_input_delay -clock clk 0.25 [copy_collection $prim_inputs]
1
#set_driving_cell -lib_cell ND2D2BWP -library tcbn40lpbwptc $prim_inputs_no_rst
# rst_n goes to many places so don't touch
set_dont_touch_network [find port rst_n]
1
##########################################
# Set output delay & load on all outputs #
##########################################
set_output_delay -clock clk 0.5 [all_outputs]
1
set_load 0.1 [all_outputs]
1
#############################################################
# Wire load model allows it to estimate internal parasitics #
#############################################################
# set_wire_load_model -name TSMC32K_Lowk_Conservative -library tcbn40lpbwptc
######################################################
# Max transition time is important for Hot-E reasons #
######################################################
set_max_transition 0.1 [current_design]
1
########################################
# Now actually synthesize for 1st time #
########################################
compile -map_effort medium
Warning: Setting attribute 'fix_multiple_port_nets' on design 'array_8'. (UIO-59)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | Q-2019.12-DWBB_201912.3 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Information: There are 525 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition tt0p85v25c set on design array_8 has different process,
voltage and temperatures parameters than the parameters at which target library 
saed32io_wb_tt1p05v25c_2p5v is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'acc_WIDTH24_0'
  Processing 'mul_inner_WIDTH16_0'
  Processing 'wreg_WIDTH16_0'
  Processing 'ireg_inner_0'
  Processing 'pe_inner_IWIDTH16_OWIDTH24_0'
  Processing 'sobol16_0'
  Processing 'mul_border_WIDTH16_0'
  Processing 'ireg_border_WIDTH16_0'
  Processing 'pe_border_IWIDTH16_OWIDTH24_0'
  Processing 'array_8'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'acc_WIDTH24_1_DW01_add_0'
  Processing 'mul_inner_WIDTH16_1_DW01_cmp2_0'
  Processing 'acc_WIDTH24_2_DW01_add_0_DW01_add_1'
  Processing 'mul_inner_WIDTH16_2_DW01_cmp2_0_DW01_cmp2_1'
  Processing 'acc_WIDTH24_3_DW01_add_0_DW01_add_2'
  Processing 'mul_inner_WIDTH16_3_DW01_cmp2_0_DW01_cmp2_2'
  Processing 'acc_WIDTH24_4_DW01_add_0_DW01_add_3'
  Processing 'mul_inner_WIDTH16_4_DW01_cmp2_0_DW01_cmp2_3'
  Processing 'acc_WIDTH24_5_DW01_add_0_DW01_add_4'
  Processing 'mul_inner_WIDTH16_5_DW01_cmp2_0_DW01_cmp2_4'
  Processing 'acc_WIDTH24_6_DW01_add_0_DW01_add_5'
  Processing 'mul_inner_WIDTH16_6_DW01_cmp2_0_DW01_cmp2_5'
  Processing 'acc_WIDTH24_7_DW01_add_0_DW01_add_6'
  Processing 'mul_inner_WIDTH16_7_DW01_cmp2_0_DW01_cmp2_6'
  Processing 'acc_WIDTH24_8_DW01_add_0_DW01_add_7'
  Processing 'mul_border_WIDTH16_1_DW01_cmp2_0_DW01_cmp2_7'
  Processing 'mul_border_WIDTH16_1_DW01_dec_0'
  Processing 'sobol16_1_DW01_add_0_DW01_add_8'
  Processing 'ireg_border_WIDTH16_1_DW01_sub_0'
  Processing 'acc_WIDTH24_9_DW01_add_0_DW01_add_9'
  Processing 'mul_inner_WIDTH16_8_DW01_cmp2_0_DW01_cmp2_8'
  Processing 'acc_WIDTH24_10_DW01_add_0_DW01_add_10'
  Processing 'mul_inner_WIDTH16_9_DW01_cmp2_0_DW01_cmp2_9'
  Processing 'acc_WIDTH24_11_DW01_add_0_DW01_add_11'
  Processing 'mul_inner_WIDTH16_10_DW01_cmp2_0_DW01_cmp2_10'
  Processing 'acc_WIDTH24_12_DW01_add_0_DW01_add_12'
  Processing 'mul_inner_WIDTH16_11_DW01_cmp2_0_DW01_cmp2_11'
  Processing 'acc_WIDTH24_13_DW01_add_0_DW01_add_13'
  Processing 'mul_inner_WIDTH16_12_DW01_cmp2_0_DW01_cmp2_12'
  Processing 'acc_WIDTH24_14_DW01_add_0_DW01_add_14'
  Processing 'mul_inner_WIDTH16_13_DW01_cmp2_0_DW01_cmp2_13'
  Processing 'acc_WIDTH24_15_DW01_add_0_DW01_add_15'
  Processing 'mul_inner_WIDTH16_14_DW01_cmp2_0_DW01_cmp2_14'
  Processing 'acc_WIDTH24_16_DW01_add_0_DW01_add_16'
  Processing 'mul_border_WIDTH16_2_DW01_cmp2_0_DW01_cmp2_15'
  Processing 'mul_border_WIDTH16_2_DW01_dec_0_DW01_dec_1'
  Processing 'sobol16_2_DW01_add_0_DW01_add_17'
  Processing 'ireg_border_WIDTH16_2_DW01_sub_0_DW01_sub_1'
  Processing 'acc_WIDTH24_17_DW01_add_0_DW01_add_18'
  Processing 'mul_inner_WIDTH16_15_DW01_cmp2_0_DW01_cmp2_16'
  Processing 'acc_WIDTH24_18_DW01_add_0_DW01_add_19'
  Processing 'mul_inner_WIDTH16_16_DW01_cmp2_0_DW01_cmp2_17'
  Processing 'acc_WIDTH24_19_DW01_add_0_DW01_add_20'
  Processing 'mul_inner_WIDTH16_17_DW01_cmp2_0_DW01_cmp2_18'
  Processing 'acc_WIDTH24_20_DW01_add_0_DW01_add_21'
  Processing 'mul_inner_WIDTH16_18_DW01_cmp2_0_DW01_cmp2_19'
  Processing 'acc_WIDTH24_21_DW01_add_0_DW01_add_22'
  Processing 'mul_inner_WIDTH16_19_DW01_cmp2_0_DW01_cmp2_20'
  Processing 'acc_WIDTH24_22_DW01_add_0_DW01_add_23'
  Processing 'mul_inner_WIDTH16_20_DW01_cmp2_0_DW01_cmp2_21'
  Processing 'acc_WIDTH24_23_DW01_add_0_DW01_add_24'
  Processing 'mul_inner_WIDTH16_21_DW01_cmp2_0_DW01_cmp2_22'
  Processing 'acc_WIDTH24_24_DW01_add_0_DW01_add_25'
  Processing 'mul_border_WIDTH16_3_DW01_cmp2_0_DW01_cmp2_23'
  Processing 'mul_border_WIDTH16_3_DW01_dec_0_DW01_dec_2'
  Processing 'sobol16_3_DW01_add_0_DW01_add_26'
  Processing 'ireg_border_WIDTH16_3_DW01_sub_0_DW01_sub_2'
  Processing 'acc_WIDTH24_25_DW01_add_0_DW01_add_27'
  Processing 'mul_inner_WIDTH16_22_DW01_cmp2_0_DW01_cmp2_24'
  Processing 'acc_WIDTH24_26_DW01_add_0_DW01_add_28'
  Processing 'mul_inner_WIDTH16_23_DW01_cmp2_0_DW01_cmp2_25'
  Processing 'acc_WIDTH24_27_DW01_add_0_DW01_add_29'
  Processing 'mul_inner_WIDTH16_24_DW01_cmp2_0_DW01_cmp2_26'
  Processing 'acc_WIDTH24_28_DW01_add_0_DW01_add_30'
  Processing 'mul_inner_WIDTH16_25_DW01_cmp2_0_DW01_cmp2_27'
  Processing 'acc_WIDTH24_29_DW01_add_0_DW01_add_31'
  Processing 'mul_inner_WIDTH16_26_DW01_cmp2_0_DW01_cmp2_28'
  Processing 'acc_WIDTH24_30_DW01_add_0_DW01_add_32'
  Processing 'mul_inner_WIDTH16_27_DW01_cmp2_0_DW01_cmp2_29'
  Processing 'acc_WIDTH24_31_DW01_add_0_DW01_add_33'
  Processing 'mul_inner_WIDTH16_28_DW01_cmp2_0_DW01_cmp2_30'
  Processing 'acc_WIDTH24_32_DW01_add_0_DW01_add_34'
  Processing 'mul_border_WIDTH16_4_DW01_cmp2_0_DW01_cmp2_31'
  Processing 'mul_border_WIDTH16_4_DW01_dec_0_DW01_dec_3'
  Processing 'sobol16_4_DW01_add_0_DW01_add_35'
  Processing 'ireg_border_WIDTH16_4_DW01_sub_0_DW01_sub_3'
  Processing 'acc_WIDTH24_33_DW01_add_0_DW01_add_36'
  Processing 'mul_inner_WIDTH16_29_DW01_cmp2_0_DW01_cmp2_32'
  Processing 'acc_WIDTH24_34_DW01_add_0_DW01_add_37'
  Processing 'mul_inner_WIDTH16_30_DW01_cmp2_0_DW01_cmp2_33'
  Processing 'acc_WIDTH24_35_DW01_add_0_DW01_add_38'
  Processing 'mul_inner_WIDTH16_31_DW01_cmp2_0_DW01_cmp2_34'
  Processing 'acc_WIDTH24_36_DW01_add_0_DW01_add_39'
  Processing 'mul_inner_WIDTH16_32_DW01_cmp2_0_DW01_cmp2_35'
  Processing 'acc_WIDTH24_37_DW01_add_0_DW01_add_40'
  Processing 'mul_inner_WIDTH16_33_DW01_cmp2_0_DW01_cmp2_36'
  Processing 'acc_WIDTH24_38_DW01_add_0_DW01_add_41'
  Processing 'mul_inner_WIDTH16_34_DW01_cmp2_0_DW01_cmp2_37'
  Processing 'acc_WIDTH24_39_DW01_add_0_DW01_add_42'
  Processing 'mul_inner_WIDTH16_35_DW01_cmp2_0_DW01_cmp2_38'
  Processing 'acc_WIDTH24_40_DW01_add_0_DW01_add_43'
  Processing 'mul_border_WIDTH16_5_DW01_cmp2_0_DW01_cmp2_39'
  Processing 'mul_border_WIDTH16_5_DW01_dec_0_DW01_dec_4'
  Processing 'sobol16_5_DW01_add_0_DW01_add_44'
  Processing 'ireg_border_WIDTH16_5_DW01_sub_0_DW01_sub_4'
  Processing 'acc_WIDTH24_41_DW01_add_0_DW01_add_45'
  Processing 'mul_inner_WIDTH16_36_DW01_cmp2_0_DW01_cmp2_40'
  Processing 'acc_WIDTH24_42_DW01_add_0_DW01_add_46'
  Processing 'mul_inner_WIDTH16_37_DW01_cmp2_0_DW01_cmp2_41'
  Processing 'acc_WIDTH24_43_DW01_add_0_DW01_add_47'
  Processing 'mul_inner_WIDTH16_38_DW01_cmp2_0_DW01_cmp2_42'
  Processing 'acc_WIDTH24_44_DW01_add_0_DW01_add_48'
  Processing 'mul_inner_WIDTH16_39_DW01_cmp2_0_DW01_cmp2_43'
  Processing 'acc_WIDTH24_45_DW01_add_0_DW01_add_49'
  Processing 'mul_inner_WIDTH16_40_DW01_cmp2_0_DW01_cmp2_44'
  Processing 'acc_WIDTH24_46_DW01_add_0_DW01_add_50'
  Processing 'mul_inner_WIDTH16_41_DW01_cmp2_0_DW01_cmp2_45'
  Processing 'acc_WIDTH24_47_DW01_add_0_DW01_add_51'
  Processing 'mul_inner_WIDTH16_42_DW01_cmp2_0_DW01_cmp2_46'
  Processing 'acc_WIDTH24_48_DW01_add_0_DW01_add_52'
  Processing 'mul_border_WIDTH16_6_DW01_cmp2_0_DW01_cmp2_47'
  Processing 'mul_border_WIDTH16_6_DW01_dec_0_DW01_dec_5'
  Processing 'sobol16_6_DW01_add_0_DW01_add_53'
  Processing 'ireg_border_WIDTH16_6_DW01_sub_0_DW01_sub_5'
  Processing 'acc_WIDTH24_49_DW01_add_0_DW01_add_54'
  Processing 'mul_inner_WIDTH16_43_DW01_cmp2_0_DW01_cmp2_48'
  Processing 'acc_WIDTH24_50_DW01_add_0_DW01_add_55'
  Processing 'mul_inner_WIDTH16_44_DW01_cmp2_0_DW01_cmp2_49'
  Processing 'acc_WIDTH24_51_DW01_add_0_DW01_add_56'
  Processing 'mul_inner_WIDTH16_45_DW01_cmp2_0_DW01_cmp2_50'
  Processing 'acc_WIDTH24_52_DW01_add_0_DW01_add_57'
  Processing 'mul_inner_WIDTH16_46_DW01_cmp2_0_DW01_cmp2_51'
  Processing 'acc_WIDTH24_53_DW01_add_0_DW01_add_58'
  Processing 'mul_inner_WIDTH16_47_DW01_cmp2_0_DW01_cmp2_52'
  Processing 'acc_WIDTH24_54_DW01_add_0_DW01_add_59'
  Processing 'mul_inner_WIDTH16_48_DW01_cmp2_0_DW01_cmp2_53'
  Processing 'acc_WIDTH24_55_DW01_add_0_DW01_add_60'
  Processing 'mul_inner_WIDTH16_49_DW01_cmp2_0_DW01_cmp2_54'
  Processing 'acc_WIDTH24_56_DW01_add_0_DW01_add_61'
  Processing 'mul_border_WIDTH16_7_DW01_cmp2_0_DW01_cmp2_55'
  Processing 'mul_border_WIDTH16_7_DW01_dec_0_DW01_dec_6'
  Processing 'sobol16_7_DW01_add_0_DW01_add_62'
  Processing 'ireg_border_WIDTH16_7_DW01_sub_0_DW01_sub_6'
  Processing 'acc_WIDTH24_57_DW01_add_0_DW01_add_63'
  Processing 'mul_inner_WIDTH16_50_DW01_cmp2_0_DW01_cmp2_56'
  Processing 'acc_WIDTH24_58_DW01_add_0_DW01_add_64'
  Processing 'mul_inner_WIDTH16_51_DW01_cmp2_0_DW01_cmp2_57'
  Processing 'acc_WIDTH24_59_DW01_add_0_DW01_add_65'
  Processing 'mul_inner_WIDTH16_52_DW01_cmp2_0_DW01_cmp2_58'
  Processing 'acc_WIDTH24_60_DW01_add_0_DW01_add_66'
  Processing 'mul_inner_WIDTH16_53_DW01_cmp2_0_DW01_cmp2_59'
  Processing 'acc_WIDTH24_61_DW01_add_0_DW01_add_67'
  Processing 'mul_inner_WIDTH16_54_DW01_cmp2_0_DW01_cmp2_60'
  Processing 'acc_WIDTH24_62_DW01_add_0_DW01_add_68'
  Processing 'mul_inner_WIDTH16_55_DW01_cmp2_0_DW01_cmp2_61'
  Processing 'acc_WIDTH24_63_DW01_add_0_DW01_add_69'
  Processing 'mul_inner_WIDTH16_0_DW01_cmp2_0_DW01_cmp2_62'
  Processing 'acc_WIDTH24_0_DW01_add_0_DW01_add_70'
  Processing 'mul_border_WIDTH16_0_DW01_cmp2_0_DW01_cmp2_63'
  Processing 'mul_border_WIDTH16_0_DW01_dec_0_DW01_dec_7'
  Processing 'sobol16_0_DW01_add_0_DW01_add_71'
  Processing 'ireg_border_WIDTH16_0_DW01_sub_0_DW01_sub_7'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:34   81633.1      5.31    6787.4    1431.8                          
    0:00:34   81633.1      5.31    6787.4    1431.8                          
    0:00:46   84902.9      0.51     331.0       0.8                          
    0:00:47   84861.5      0.51     327.6      10.1                          
    0:00:47   84832.3      0.51     323.4      13.2                          
    0:00:47   84832.3      0.51     323.4      13.2                          
    0:00:47   84832.3      0.51     323.4      13.2                          
    0:00:47   84832.3      0.51     323.4      13.2                          
    0:00:51   78900.3      0.57     322.7       0.5                          
    0:00:53   78903.6      0.56     314.0       0.4                          
    0:00:54   78946.5      0.55     305.4       0.3                          
    0:00:54   79004.5      0.54     297.5       0.3                          
    0:00:55   79036.2      0.53     290.4       0.2                          
    0:00:55   79076.1      0.51     286.8       0.2                          
    0:00:56   79101.3      0.51     281.3       0.2                          
    0:00:56   79135.4      0.50     276.3       0.1                          
    0:00:56   79162.8      0.49     270.8       0.1                          
    0:00:57   79201.7      0.49     263.7       0.1                          
    0:00:57   79238.0      0.48     258.3       0.0                          
    0:00:57   79271.6      0.47     257.6       0.0                          
    0:00:58   79302.3      0.47     257.3       0.0                          
    0:00:58   79329.8      0.47     256.4       0.0                          
    0:00:58   79352.4      0.46     256.0       0.0                          
    0:00:58   79380.4      0.46     254.9       0.0                          
    0:00:59   79407.8      0.46     253.5       0.0                          
    0:00:59   79428.1      0.46     253.3       0.0                          
    0:00:59   79438.3      0.46     252.4       0.0                          
    0:00:59   79438.3      0.46     252.4       0.0                          
    0:00:59   79438.3      0.46     252.4       0.0                          
    0:00:59   79438.3      0.46     252.4       0.0                          
    0:00:59   79438.3      0.46     252.4       0.0                          
    0:00:59   79438.3      0.46     252.4       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:59   79438.3      0.49     255.9       0.0                          
    0:00:59   79449.0      0.45     255.1       0.0 genblk3[3].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:59   79458.4      0.45     254.9       0.0 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:59   79459.9      0.45     254.6       0.0 genblk3[3].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:00   79467.0      0.44     254.2       0.0 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:00   79471.1      0.44     254.1       0.0 genblk3[7].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:00   79479.2      0.44     253.8       0.0 genblk3[7].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:00   79498.3      0.44     253.4       0.0 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:00   79531.1      0.44     252.2       0.0 genblk3[2].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:00   79531.3      0.43     251.5       0.0 genblk3[5].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:00   79531.3      0.43     251.0       0.0 genblk3[6].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:00   79542.5      0.43     250.5       0.0 genblk3[5].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:00   79543.8      0.43     250.3       0.0 genblk3[1].U_pe_border/U_acc/sum_o_reg[23]/D
    0:01:00   79557.5      0.43     249.9       0.0 genblk3[6].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:00   79568.4      0.43     249.6       0.0 genblk3[5].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:00   79575.0      0.43     249.1       0.0 genblk3[5].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:00   79588.5      0.43     248.7       0.0 genblk3[7].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:00   79594.3      0.43     248.1       0.0 genblk3[0].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:01   79601.0      0.43     247.7       0.0 genblk3[2].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:01   79603.7      0.42     247.3       0.0 genblk3[0].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:01   79632.5      0.42     246.8       0.0 genblk3[5].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:01   79636.3      0.42     246.7       0.0 genblk3[4].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:01   79645.7      0.42     246.5       0.0 genblk3[4].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:01   79663.0      0.42     245.8       0.0 genblk3[4].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:01   79687.9      0.42     244.9       0.0 genblk3[6].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:01   79718.1      0.42     244.8       0.0 genblk3[7].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:01   79729.3      0.42     244.2       0.0 genblk3[3].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:01   79736.9      0.42     243.6       0.0 genblk3[4].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:01   79755.5      0.42     242.7       0.0 genblk3[7].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:01   79765.9      0.42     242.5       0.0 genblk3[7].U_pe_border/U_acc/sum_o_reg[23]/D
    0:01:01   79777.6      0.42     242.3       0.0 genblk3[6].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:01   79787.7      0.41     241.9       0.0 genblk3[4].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:02   79799.4      0.41     241.9       0.0 genblk3[4].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:02   79810.6      0.41     241.7       0.0 genblk3[5].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:02   79832.5      0.41     239.6       0.0 genblk3[3].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:02   79832.7      0.41     239.2       0.0 genblk3[5].U_pe_border/U_acc/sum_o_reg[23]/D
    0:01:02   79858.4      0.41     238.8       0.0 genblk3[7].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:02   79870.3      0.41     238.5       0.0 genblk3[5].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:02   79874.7      0.41     238.1       0.0 genblk3[0].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:02   79874.4      0.41     237.8       0.0 genblk3[2].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:02   79881.5      0.41     237.6       0.0 genblk3[5].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:02   79883.1      0.41     237.1       0.0 genblk3[3].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:02   79893.7      0.41     236.8       0.0 genblk3[6].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:02   79900.3      0.41     236.6       0.0 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:02   79919.1      0.41     235.9       0.0 genblk3[6].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:03   79925.5      0.40     235.7       0.0 genblk3[0].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:03   79956.2      0.40     235.1       0.0 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:03   79957.0      0.40     234.2       0.0 genblk3[4].genblk1[6].U_pe_inner/U_acc/sum_o_reg[20]/D
    0:01:03   79964.1      0.40     233.5       0.0 genblk3[4].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:03   79967.4      0.40     233.4       0.0 genblk3[6].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:03   79971.2      0.40     233.2       0.0 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:03   79992.1      0.40     232.7       0.0 genblk3[2].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:03   79994.4      0.40     232.3       0.0 genblk3[5].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:03   80035.3      0.40     232.0       0.0 genblk3[6].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:03   80046.2      0.40     231.9       0.0 genblk3[0].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:03   80074.2      0.40     231.5       0.0 genblk3[4].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:03   80082.6      0.40     230.8       0.0 genblk3[5].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:03   80116.9      0.40     230.5       0.0 genblk3[5].U_pe_border/U_acc/sum_o_reg[23]/D
    0:01:03   80131.3      0.40     229.4       0.0 genblk3[2].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:03   80142.3      0.40     228.3       0.0 genblk3[6].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:03   80170.0      0.40     227.7       0.0 genblk3[7].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:04   80191.1      0.40     227.2       0.0 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:04   80221.8      0.39     226.6       0.0 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:04   80234.3      0.39     226.3       0.0 genblk3[5].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:04   80270.4      0.39     225.9       0.0 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:04   80279.8      0.39     225.3       0.0 genblk3[4].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:04   80294.0      0.39     223.7       0.0 genblk3[5].genblk1[6].U_pe_inner/U_acc/sum_o_reg[20]/D
    0:01:04   80304.7      0.39     223.6       0.0 genblk3[6].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:04   80331.9      0.39     222.7       0.0 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:04   80345.6      0.39     222.3       0.0 genblk3[0].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:04   80350.4      0.39     221.6       0.0 genblk3[0].U_pe_border/U_acc/sum_o_reg[23]/D
    0:01:04   80361.6      0.39     221.2       0.0 genblk3[7].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:04   80365.9      0.39     221.0       0.0 genblk3[4].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:04   80367.2      0.39     220.7       0.0 genblk3[4].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:04   80379.4      0.39     220.0       0.0 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:05   80385.7      0.39     219.5       0.0 genblk3[7].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:05   80392.4      0.38     219.4       0.0 genblk3[6].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:05   80402.3      0.38     219.2       0.0 genblk3[1].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:05   80408.9      0.38     218.9       0.0 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:05   80413.2      0.38     218.9       0.0 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:05   80421.3      0.38     218.1       0.0 genblk3[7].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:05   80428.4      0.38     217.5       0.0 genblk3[6].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:05   80434.0      0.38     217.4       0.0 genblk3[5].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:05   80440.6      0.38     217.4       0.0 genblk3[0].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:05   80453.4      0.38     216.8       0.0 genblk3[4].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:05   80457.9      0.38     216.2       0.0 genblk3[3].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:05   80468.3      0.38     215.9       0.0 genblk3[4].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:05   80496.0      0.38     214.9       0.0 genblk3[4].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:05   80498.6      0.38     213.7       0.0 genblk3[7].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:05   80502.7      0.38     213.5       0.0 genblk3[4].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:06   80502.4      0.38     213.4       0.0 genblk3[2].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:06   80502.7      0.38     213.4       0.0 genblk3[0].U_pe_border/U_acc/sum_o_reg[23]/D
    0:01:06   80506.0      0.38     213.1       0.0 genblk3[1].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:06   80505.2      0.38     213.2       0.0 genblk3[1].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:06   80530.9      0.38     212.5       0.0 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:06   80536.7      0.38     212.1       0.0 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:06   80555.3      0.37     211.6       0.0 genblk3[7].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:06   80562.9      0.37     211.0       0.0 genblk3[6].U_pe_border/U_acc/sum_o_reg[23]/D
    0:01:06   80581.4      0.37     210.2       0.0 genblk3[0].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:06   80580.4      0.37     209.9       0.0 genblk3[4].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:06   80584.0      0.37     209.5       0.0 genblk3[2].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:06   80591.6      0.37     209.3       0.0 genblk3[5].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:06   80644.0      0.37     208.7       0.0 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:06   80646.2      0.37     207.9       0.0 genblk3[1].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:06   80647.0      0.37     207.7       0.0 genblk3[4].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:06   80653.1      0.37     207.3       0.0 genblk3[0].U_pe_border/U_acc/sum_o_reg[23]/D
    0:01:07   80658.4      0.37     207.0       0.0 genblk3[5].U_pe_border/U_acc/sum_o_reg[23]/D
    0:01:07   80663.8      0.37     206.7       0.0 genblk3[5].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:07   80681.6      0.37     206.4       0.0 genblk3[7].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:07   80712.8      0.37     206.3       0.0 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:07   80721.7      0.37     205.8       0.0 genblk3[6].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:07   80752.7      0.37     204.8       0.0 genblk3[4].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:07   80799.7      0.37     204.2       0.0 genblk3[1].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:07   80811.9      0.37     203.7       0.0 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:07   80814.7      0.37     203.0       0.0 genblk3[5].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:07   80826.4      0.37     202.4       0.0 genblk3[5].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:07   80874.2      0.36     201.4       0.0 genblk3[6].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:07   80879.8      0.36     201.0       0.0 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:07   80881.8      0.36     200.6       0.0 genblk3[4].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:07   80911.1      0.36     199.6       0.0 genblk3[5].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:07   80916.9      0.36     199.1       0.0 genblk3[6].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:08   80929.1      0.36     197.9       0.0 genblk3[7].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:08   80918.7      0.36     197.0       0.0 genblk3[5].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:08   80926.6      0.36     196.2       0.0 genblk3[6].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:08   80938.3      0.36     195.4       0.0 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:08   80962.9      0.36     195.0       0.0 genblk3[1].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:08   80963.4      0.36     194.7       0.0 genblk3[6].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:08   80976.1      0.36     194.3       0.0 genblk3[3].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:08   80986.0      0.36     193.3       0.0 genblk3[5].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:08   80972.8      0.35     193.0       0.0 genblk3[6].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:08   80984.8      0.35     192.9       0.0 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:08   80991.6      0.35     192.8       0.0 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:08   81014.2      0.35     192.2       0.0 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:08   81052.9      0.35     191.9       1.8 genblk3[6].U_pe_border/U_acc/sum_o_reg[23]/D
    0:01:08   81053.1      0.35     191.9       1.8 genblk3[0].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:08   81054.9      0.35     191.9       1.8 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:09   81077.0      0.35     191.1       1.8 genblk3[6].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:09   81077.8      0.35     191.0       1.8 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:09   81085.7      0.35     190.0       1.8 genblk3[5].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:09   81110.3      0.35     188.9       1.8 genblk3[7].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:09   81117.4      0.35     188.9       1.8 genblk3[5].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:09   81121.5      0.35     188.8       1.8 genblk3[0].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:09   81123.8      0.35     188.7       1.8 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:09   81126.8      0.35     188.6       1.8 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:09   81130.6      0.35     188.4       1.8 genblk3[1].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:09   81156.3      0.34     187.6       1.8 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:09   81178.9      0.34     187.5       1.8 genblk3[4].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:09   81186.8      0.34     186.6       1.8 genblk3[2].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:09   81192.4      0.34     186.2       1.8 genblk3[2].U_pe_border/U_acc/sum_o_reg[23]/D
    0:01:09   81210.2      0.34     185.9       1.8 genblk3[2].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:10   81227.7      0.34     185.2       1.8 genblk3[6].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:10   81227.7      0.34     184.1       1.8 genblk3[4].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:10   81228.2      0.34     184.0       1.8 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:10   81228.7      0.34     183.6       0.0 genblk3[2].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:10   81229.5      0.34     183.1       0.0 genblk3[5].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:10   81229.5      0.34     182.9       0.0 genblk3[1].U_pe_border/U_acc/sum_o_reg[23]/D
    0:01:10   81258.7      0.34     182.5       0.0 genblk3[5].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:10   81265.1      0.34     182.2       0.0 genblk3[3].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:10   81269.2      0.34     182.0       0.0 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:10   81276.0      0.34     181.4       0.0 genblk3[6].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:10   81306.3      0.34     181.3       0.0 genblk3[7].U_pe_border/U_acc/sum_o_reg[23]/D
    0:01:10   81312.1      0.34     180.7       0.0 genblk3[2].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:10   81315.7      0.34     180.4       0.0 genblk3[5].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:10   81305.5      0.34     180.3       0.0 genblk3[7].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:10   81314.4      0.34     180.0       0.0 genblk3[5].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:11   81319.7      0.34     180.1       0.0 genblk3[0].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:11   81343.6      0.34     179.9       0.0 genblk3[6].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:11   81369.3      0.33     179.6       0.0 genblk3[6].U_pe_border/U_acc/sum_o_reg[23]/D
    0:01:11   81352.5      0.33     179.4       0.0 genblk3[6].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:11   81401.8      0.33     178.0       0.0 genblk3[0].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:11   81409.9      0.33     177.5       0.0 genblk3[0].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:11   81415.0      0.33     177.3       0.0 genblk3[5].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:11   81462.8      0.33     176.3       0.0 genblk3[7].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:11   81468.7      0.33     175.0       0.0 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:11   81504.0      0.33     174.4       0.0 genblk3[1].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:11   81518.2      0.33     173.9       0.0 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:11   81524.8      0.33     173.8       0.0 genblk3[0].U_pe_border/U_acc/sum_o_reg[23]/D
    0:01:11   81542.9      0.33     173.4       0.0 genblk3[4].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:11   81546.2      0.33     173.3       0.0 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:12   81551.3      0.33     172.3       0.0 genblk3[7].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:12   81559.1      0.33     171.7       0.0 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:12   81565.2      0.33     170.3       0.0 genblk3[5].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:12   81595.0      0.33     170.0       0.0 genblk3[5].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:12   81610.2      0.33     169.3       0.0 genblk3[4].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:12   81636.9      0.32     168.7       0.0 genblk3[3].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:12   81639.7      0.32     168.6       0.0 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:12   81644.3      0.32     168.2       0.0 genblk3[6].U_pe_border/U_acc/sum_o_reg[23]/D
    0:01:12   81657.7      0.32     167.4       0.0 genblk3[1].U_pe_border/U_acc/sum_o_reg[23]/D
    0:01:12   81684.7      0.32     167.2       0.0 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:12   81689.8      0.32     166.5       0.0 genblk3[4].U_pe_border/U_acc/sum_o_reg[23]/D
    0:01:12   81703.0      0.32     166.0       0.0 genblk3[7].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:12   81705.8      0.32     165.3       0.0 genblk3[4].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:12   81715.2      0.32     164.4       0.0 genblk3[0].U_pe_border/U_acc/sum_o_reg[23]/D
    0:01:12   81718.5      0.32     164.3       0.0 genblk3[5].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:13   81794.5      0.32     162.9       0.0 genblk3[4].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:13   81796.2      0.32     162.6       0.0 genblk3[3].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:13   81797.3      0.32     162.6       0.0 genblk3[4].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:13   81808.7      0.32     162.2       0.0 genblk3[2].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:13   81830.8      0.32     162.0       0.0 genblk3[1].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:13   81838.4      0.32     161.4       0.0 genblk3[4].U_pe_border/U_acc/sum_o_reg[23]/D
    0:01:13   81843.0      0.32     161.4       0.0 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:13   81848.9      0.32     160.8       0.0 genblk3[5].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:13   81864.4      0.32     160.0       0.0 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:13   81885.2      0.32     158.8       0.0 genblk3[7].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:13   81884.4      0.31     158.2       0.0 genblk3[4].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:13   81911.1      0.31     157.8       0.0 genblk3[7].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:13   81937.6      0.31     157.6       0.0 genblk3[7].genblk1[1].U_pe_inner/U_acc/sum_o_reg[20]/D
    0:01:14   81938.3      0.31     157.5       0.0 genblk3[7].U_pe_border/U_acc/sum_o_reg[23]/D
    0:01:14   81942.1      0.31     157.4       0.0 genblk3[3].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:14   81948.2      0.31     157.0       0.0 genblk3[4].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:14   81947.7      0.31     156.9       0.0 genblk3[4].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:14   81955.3      0.31     156.0       0.0 genblk3[1].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:14   81944.7      0.31     155.5       0.0 genblk3[4].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:14   81947.2      0.31     155.2       0.0 genblk3[2].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:14   81940.1      0.31     154.9       0.0 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:14   81943.7      0.31     154.8       0.0 genblk3[4].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:14   81952.3      0.31     154.5       0.0 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:14   81955.6      0.31     154.2       0.0 genblk3[6].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:14   81965.0      0.31     153.6       0.0 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:14   81958.4      0.31     153.3       0.0 genblk3[4].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:14   81954.1      0.31     152.5       0.0 genblk3[3].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:14   81956.4      0.31     152.4       0.0 genblk3[1].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:14   81971.9      0.31     152.0       0.0 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:15   81971.9      0.31     152.0       0.0 genblk3[7].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:15   81960.2      0.31     151.5       0.0 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:15   81970.6      0.31     150.6       0.0 genblk3[3].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:15   82008.5      0.31     150.4       1.8 genblk3[5].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:15   82020.1      0.31     150.2       1.8 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:15   82022.7      0.31     150.1       1.8 genblk3[4].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:15   82056.0      0.30     149.6       1.8 genblk3[7].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:15   82083.2      0.30     149.2       1.8 genblk3[1].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:15   82097.2      0.30     149.1       1.8 genblk3[1].U_pe_border/U_acc/sum_o_reg[23]/D
    0:01:15   82104.0      0.30     148.8       1.8 genblk3[3].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:15   82117.5      0.30     148.4       1.8 genblk3[6].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:15   82124.3      0.30     148.0       1.8 genblk3[6].U_pe_border/U_acc/sum_o_reg[23]/D
    0:01:15   82130.4      0.30     147.8       1.8 genblk3[4].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:16   82131.2      0.30     147.5       1.8 genblk3[7].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:16   82157.1      0.30     147.3       1.8 genblk3[1].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:16   82191.4      0.30     147.1       1.8 genblk3[4].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:16   82191.7      0.30     147.1       1.8 genblk3[4].U_pe_border/U_acc/sum_o_reg[23]/D
    0:01:16   82190.7      0.30     147.0       1.8 genblk3[7].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:16   82197.3      0.30     146.3       1.8 genblk3[6].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:16   82199.1      0.30     145.9       1.8 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:16   82221.2      0.30     145.3       1.8 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:16   82222.4      0.30     144.9       1.8 genblk3[5].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:16   82227.5      0.30     144.2       1.8 genblk3[1].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:16   82269.0      0.30     143.9       1.8 genblk3[4].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:16   82264.6      0.30     143.7       1.8 genblk3[4].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:16   82273.5      0.30     143.1       1.8 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:17   82279.4      0.30     142.6       1.8 genblk3[4].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:17   82282.9      0.30     142.4       1.8 genblk3[5].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:17   82309.9      0.30     142.3       1.8 genblk3[4].U_pe_border/U_acc/sum_o_reg[23]/D
    0:01:17   82317.2      0.30     141.9       1.8 genblk3[4].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:17   82294.4      0.30     141.2       1.8 genblk3[7].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:17   82328.2      0.30     140.7       1.8 genblk3[6].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:17   82352.6      0.30     140.4       1.8 genblk3[1].U_pe_border/U_acc/sum_o_reg[23]/D
    0:01:17   82352.8      0.30     139.9       1.8 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:17   82358.7      0.30     139.4       1.8 genblk3[3].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:17   82359.9      0.29     139.2       1.8 genblk3[0].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:17   82364.0      0.29     139.0       1.8 genblk3[2].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:17   82363.5      0.29     138.9       1.8 genblk3[3].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:17   82398.6      0.29     138.8       1.8 genblk3[4].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:17   82405.4      0.29     138.6       1.8 genblk3[7].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:17   82440.8      0.29     138.0       1.8 genblk3[4].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:17   82456.0      0.29     137.3       1.8 genblk3[6].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:17   82485.2      0.29     137.1       1.8 genblk3[3].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:18   82486.5      0.29     137.1       1.8 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:18   82503.3      0.29     136.5       1.8 genblk3[0].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:18   82496.2      0.29     135.8       1.8 genblk3[6].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:18   82498.2      0.29     135.7       1.8 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:18   82528.2      0.29     135.0       1.8 genblk3[0].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:18   82549.8      0.29     134.7       1.8 genblk3[2].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:18   82546.7      0.29     134.6       1.8 genblk3[4].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:18   82552.6      0.29     134.2       1.8 genblk3[4].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:18   82576.2      0.29     133.4       1.8 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:18   82598.8      0.29     132.7       1.8 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:18   82626.0      0.29     132.5       1.8 genblk3[6].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:18   82656.5      0.29     131.9       1.8 genblk3[6].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:18   82678.6      0.29     131.5       1.8 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:18   82702.5      0.29     131.1       1.8 genblk3[2].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:18   82732.0      0.28     131.0       1.8 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:19   82714.2      0.28     130.8       1.8 genblk3[2].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:19   82771.9      0.28     130.5       1.8 genblk3[7].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:19   82774.2      0.28     130.1       1.8 genblk3[5].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:19   82782.8      0.28     129.3       1.8 genblk3[4].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:19   82807.2      0.28     128.8       1.8 genblk3[6].U_pe_border/U_acc/sum_o_reg[23]/D
    0:01:19   82815.4      0.28     128.4       1.8 genblk3[5].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:19   82823.2      0.28     127.9       1.8 genblk3[2].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:19   82845.6      0.28     127.5       1.8 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:19   82845.4      0.28     127.3       1.8 genblk3[1].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:19   82865.9      0.28     126.6       1.8 genblk3[7].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:19   82896.9      0.28     126.3       1.8 genblk3[4].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:19   82902.5      0.28     125.9       1.8 genblk3[7].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:19   82903.6      0.28     125.3       1.8 genblk3[1].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:19   82903.0      0.28     125.3       1.8 genblk3[4].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:20   82909.7      0.28     124.9       1.8 genblk3[0].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:20   82891.4      0.28     124.4       1.8 genblk3[2].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:20   82905.6      0.28     123.8       1.8 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:20   82917.3      0.28     123.6       1.8 genblk3[5].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:20   82919.6      0.28     122.8       1.8 genblk3[0].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:20   82945.2      0.28     122.5       1.8 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:20   82954.9      0.28     121.8       1.8 genblk3[2].U_pe_border/U_acc/sum_o_reg[23]/D
    0:01:20   82981.8      0.28     121.2       1.8 genblk3[4].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:20   83030.6      0.28     120.9       1.8 genblk3[2].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:20   83028.6      0.27     120.5       1.8 genblk3[4].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:20   83043.6      0.27     120.2       1.8 genblk3[1].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:20   83049.9      0.27     119.8       1.8 genblk3[4].U_pe_border/U_acc/sum_o_reg[23]/D
    0:01:20   83051.7      0.27     119.7       1.8 genblk3[5].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:20   83048.2      0.27     119.4       1.8 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:21   83059.3      0.27     119.3       1.8 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:21   83065.2      0.27     119.0       1.8 genblk3[6].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:21   83072.8      0.27     118.4       1.8 genblk3[7].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:21   83076.9      0.27     118.5       1.8 genblk3[6].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:21   83116.8      0.27     118.4       1.8 genblk3[5].U_pe_border/U_acc/sum_o_reg[23]/D
    0:01:21   83139.1      0.27     118.2       1.8 genblk3[4].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:21   83146.5      0.27     117.8       1.8 genblk3[4].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:21   83146.8      0.27     117.8       1.8 genblk3[6].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:21   83149.6      0.27     117.3       1.8 genblk3[0].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:21   83171.7      0.27     117.0       1.8 genblk3[0].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:21   83172.4      0.27     116.9       1.8 genblk3[6].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:21   83176.8      0.27     116.5       1.8 genblk3[5].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:21   83186.2      0.27     116.0       1.8 genblk3[3].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:22   83198.4      0.27     115.9       1.8 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:22   83228.3      0.27     115.2       1.8 genblk3[4].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:22   83235.0      0.27     115.1       1.8 genblk3[0].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:22   83230.6      0.27     114.5       1.8 genblk3[6].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:22   83246.6      0.27     114.3       1.9 genblk3[5].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:22   83288.1      0.26     113.8       1.9 genblk3[7].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:22   83309.9      0.26     113.2       1.9 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:22   83311.7      0.26     112.3       1.9 genblk3[6].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:22   83314.2      0.26     111.8       1.9 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:22   83298.5      0.26     111.0       1.9 genblk3[5].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:22   83305.1      0.26     110.8       1.9 genblk3[3].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:22   83307.1      0.26     110.5       1.9 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:22   83332.5      0.26     110.5       1.9 genblk3[6].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:22   83356.9      0.26     109.9       1.9 genblk3[7].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:22   83363.3      0.26     109.7       1.9 genblk3[0].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:23   83391.3      0.26     108.8       1.9 genblk3[3].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:23   83438.0      0.26     107.8       1.9 genblk3[3].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:23   83459.9      0.26     107.6       1.9 genblk3[6].U_pe_border/U_acc/sum_o_reg[23]/D
    0:01:23   83482.0      0.26     107.0       1.9 genblk3[3].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:23   83513.8      0.26     106.5       1.9 genblk3[6].U_pe_border/U_acc/sum_o_reg[23]/D
    0:01:23   83524.7      0.26     106.5       1.9 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:23   83525.2      0.26     106.6       1.9 genblk3[0].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:23   83531.5      0.26     106.1       1.9 genblk3[3].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:23   83553.9      0.26     105.7       1.9 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:23   83536.1      0.26     105.4       1.9 genblk3[2].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:23   83544.8      0.25     104.4       1.9 genblk3[3].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:23   83550.3      0.25     104.4       1.9 genblk3[6].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:23   83552.4      0.25     104.0       1.9 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:23   83567.1      0.25     103.6       1.9 genblk3[4].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:23   83574.0      0.25     103.1       1.9 genblk3[7].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:23   83578.8      0.25     102.9       1.9 genblk3[4].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:24   83604.5      0.25     102.5       1.9 genblk3[2].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:24   83584.9      0.25     102.0       1.9 genblk3[2].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:24   83588.0      0.25     101.9       1.9 genblk3[1].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:24   83587.5      0.25     101.8       1.9 genblk3[3].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:24   83633.2      0.25     101.3       1.9 genblk3[0].U_pe_border/U_acc/sum_o_reg[23]/D
    0:01:24   83632.9      0.25     100.8       1.9 genblk3[3].U_pe_border/U_acc/sum_o_reg[23]/D
    0:01:24   83614.6      0.25     100.5       1.9 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:24   83614.4      0.25     100.5       1.9 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:24   83620.0      0.25     100.2       1.9 genblk3[2].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:24   83646.2      0.25     100.0       1.9 genblk3[2].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:24   83654.3      0.25      99.4       1.9 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:24   83675.1      0.25      98.8       1.9 genblk3[6].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:24   83688.9      0.25      98.8       1.9 genblk3[0].U_pe_border/U_acc/sum_o_reg[23]/D
    0:01:24   83759.5      0.25      98.4       1.9 genblk3[7].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:25   83784.7      0.25      97.9       1.9 genblk3[1].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:25   83833.5      0.25      97.5       1.9 genblk3[3].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:25   83836.0      0.25      97.5       1.9 genblk3[3].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:25   83845.9      0.25      97.1       1.9 genblk3[5].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:25   83859.9      0.25      97.0       1.9 genblk3[5].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:25   83888.6      0.25      96.7       1.9 genblk3[4].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:25   83888.6      0.25      96.7       1.9 genblk3[5].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:25   83890.1      0.25      96.3       1.9 genblk3[4].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:25   83902.1      0.24      95.6       1.9 genblk3[6].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:25   83907.7      0.24      94.9       1.9 genblk3[2].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:25   83946.1      0.24      94.7       1.9 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:25   83984.7      0.24      94.2       1.9 genblk3[2].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:25   84000.4      0.24      93.9       1.9 genblk3[7].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:25   84030.2      0.24      92.9       1.9 genblk3[3].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:26   84039.8      0.24      92.6       1.9 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:26   84042.6      0.24      92.5       1.9 genblk3[5].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:26   84052.8      0.24      92.3       1.9 genblk3[5].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:26   84080.2      0.24      91.6       1.9 genblk3[1].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:26   84075.7      0.24      91.2       1.9 genblk3[6].U_pe_border/U_acc/sum_o_reg[23]/D
    0:01:26   84086.8      0.24      90.9       1.9 genblk3[2].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:26   84090.9      0.24      90.8       1.9 genblk3[6].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:26   84121.9      0.24      90.7       1.9 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:26   84141.0      0.24      90.5       1.9 genblk3[0].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:26   84168.2      0.24      90.0       1.9 genblk3[0].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:26   84173.3      0.24      89.9       1.9 genblk3[7].U_pe_border/U_acc/sum_o_reg[23]/D
    0:01:26   84198.4      0.24      89.6       1.9 genblk3[7].U_pe_border/U_acc/sum_o_reg[23]/D
    0:01:26   84194.9      0.24      89.1       1.9 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:26   84195.1      0.24      89.1       1.9 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:26   84224.1      0.23      88.3       1.9 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:27   84216.5      0.23      87.6       1.9 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:27   84238.1      0.23      87.4       1.9 genblk3[5].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:27   84260.7      0.23      87.1       1.9 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:27   84247.2      0.23      86.7       1.9 genblk3[5].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:27   84253.3      0.23      86.5       1.9 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:27   84262.2      0.23      86.3       1.9 genblk3[5].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:27   84271.4      0.23      85.5       1.9 genblk3[6].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:27   84299.6      0.23      85.1       1.9 genblk3[5].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:27   84321.4      0.23      84.7       1.9 genblk3[4].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:27   84340.2      0.23      84.1       1.9 genblk3[5].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:27   84346.3      0.23      84.1       1.9 genblk3[3].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:27   84352.7      0.23      83.9       1.9 genblk3[1].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:27   84359.3      0.23      83.6       1.9 genblk3[3].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:27   84386.7      0.23      82.6       1.9 genblk3[4].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:27   84392.1      0.23      82.5       1.9 genblk3[4].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:27   84394.6      0.23      82.6       1.9 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:27   84423.1      0.23      81.9       1.9 genblk3[2].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:28   84447.2      0.23      81.1       1.9 genblk3[7].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:28   84469.6      0.23      79.8       1.9 genblk3[2].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:28   84477.7      0.23      79.4       1.9 genblk3[5].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:28   84483.1      0.23      79.2       1.9 genblk3[3].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:28   84487.9      0.22      79.2       1.9 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:28   84490.4      0.22      79.0       1.9 genblk3[1].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:28   84499.1      0.22      78.6       1.9 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:28   84498.1      0.22      78.0       1.9 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:28   84484.8      0.22      77.9       1.9 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:28   84508.2      0.22      77.9       1.9 genblk3[4].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:28   84536.2      0.22      77.8       1.9 genblk3[5].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:28   84548.1      0.22      77.7       1.9 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:28   84554.0      0.22      77.0       1.9 genblk3[2].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:28   84580.9      0.22      76.8       1.9 genblk3[2].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:28   84584.7      0.22      76.6       1.9 genblk3[3].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:29   84620.0      0.22      75.8       1.9 genblk3[7].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:29   84644.2      0.22      75.6       1.9 genblk3[6].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:29   84649.5      0.22      75.3       1.9 genblk3[2].U_pe_border/U_acc/sum_o_reg[23]/D
    0:01:29   84656.4      0.22      74.7       1.9 genblk3[7].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:29   84666.0      0.22      74.4       1.9 genblk3[6].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:29   84669.1      0.22      74.3       1.9 genblk3[5].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:29   84672.6      0.22      74.3       1.9 genblk3[1].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:29   84698.3      0.22      73.9       1.9 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:29   84724.5      0.22      73.8       1.9 genblk3[4].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:29   84728.3      0.22      73.2       1.9 genblk3[4].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:29   84726.5      0.22      73.0       1.9 genblk3[5].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:29   84732.9      0.22      73.0       1.9 genblk3[4].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:29   84758.3      0.22      72.6       1.9 genblk3[5].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:29   84790.3      0.22      72.1       1.9 genblk3[4].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:29   84790.6      0.22      72.1       1.9 genblk3[7].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:29   84792.4      0.21      71.8       1.9 genblk3[4].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:29   84795.1      0.21      71.7       1.9 genblk3[6].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:30   84827.2      0.21      70.9       1.9 genblk3[0].U_pe_border/U_acc/sum_o_reg[23]/D
    0:01:30   84852.1      0.21      70.4       1.9 genblk3[4].U_pe_border/U_acc/sum_o_reg[23]/D
    0:01:30   84861.5      0.21      70.3       1.9 genblk3[6].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:30   84868.3      0.21      70.0       1.9 genblk3[7].U_pe_border/U_acc/sum_o_reg[23]/D
    0:01:30   84860.7      0.21      69.7       1.9 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:30   84870.9      0.21      69.4       1.9 genblk3[0].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:30   84854.9      0.21      69.3       0.0 genblk3[4].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:30   84855.9      0.21      69.1       0.0 genblk3[7].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:30   84869.1      0.21      69.0       0.0 genblk3[7].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:30   84872.7      0.21      69.0       0.0 genblk3[7].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:30   84898.1      0.21      68.9       0.0 genblk3[3].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:30   84920.2      0.21      68.8       0.0 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:30   84923.0      0.21      68.8       0.0 genblk3[4].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:30   84926.8      0.21      68.7       0.0 genblk3[4].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:30   84931.9      0.21      68.2       0.0 genblk3[7].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:31   84942.6      0.21      68.2       0.0 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:31   84946.9      0.21      68.1       0.0 genblk3[5].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:31   84973.8      0.21      67.9       0.0 genblk3[2].U_pe_border/U_acc/sum_o_reg[23]/D
    0:01:31   84975.1      0.21      67.8       0.0 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:31   84997.4      0.21      67.6       0.0 genblk3[6].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:31   85006.3      0.21      67.5       0.0 genblk3[4].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:31   85034.8      0.20      67.2       0.0 genblk3[4].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:31   85052.1      0.20      66.8       0.0 genblk3[3].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:31   85070.9      0.20      66.6       0.0 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:31   85059.2      0.20      66.2       0.0 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:31   85069.9      0.20      65.9       0.0 genblk3[2].U_pe_border/U_acc/sum_o_reg[23]/D
    0:01:31   85094.5      0.20      65.7       0.0 genblk3[3].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:31   85103.2      0.20      65.4       0.0 genblk3[4].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:31   85110.3      0.20      65.1       0.0 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:32   85137.2      0.20      65.0       0.0 genblk3[5].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:32   85123.0      0.20      64.6       0.0 genblk3[5].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:32   85148.2      0.20      64.1       0.0 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:32   85193.4      0.20      63.8       0.0 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:32   85192.9      0.20      63.6       0.0 genblk3[6].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:32   85222.9      0.20      63.2       0.0 genblk3[7].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:32   85228.7      0.20      63.2       0.0 genblk3[3].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:32   85238.9      0.20      63.1       0.0 genblk3[6].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:32   85225.2      0.20      63.0       0.0 genblk3[2].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:32   85225.2      0.20      62.9       0.0 genblk3[7].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:32   85211.4      0.20      62.6       0.0 genblk3[6].U_pe_border/U_acc/sum_o_reg[23]/D
    0:01:32   85211.7      0.20      62.6       0.0 genblk3[4].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:32   85216.5      0.20      61.9       0.0 genblk3[6].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:32   85220.6      0.20      61.9       0.0 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:32   85243.7      0.20      61.9       0.0 genblk3[1].U_pe_border/U_acc/sum_o_reg[23]/D
    0:01:32   85250.6      0.20      61.7       0.0 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:33   85253.4      0.20      61.5       0.0 genblk3[7].U_pe_border/U_acc/sum_o_reg[23]/D
    0:01:33   85275.5      0.20      61.4       0.0 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:33   85282.6      0.20      61.2       0.0 genblk3[1].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:33   85287.4      0.20      61.1       0.0 genblk3[3].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:33   85292.8      0.20      60.9       0.0 genblk3[6].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:33   85308.5      0.20      60.7       0.0 genblk3[7].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:33   85318.9      0.20      60.4       0.0 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:33   85331.1      0.20      60.3       0.0 genblk3[6].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:33   85330.4      0.20      60.3       0.0 genblk3[6].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:33   85355.5      0.20      60.2       0.0 genblk3[2].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:33   85369.5      0.19      60.0       0.0 genblk3[6].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:33   85393.4      0.19      59.7       0.0 genblk3[1].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:33   85401.0      0.19      59.5       0.0 genblk3[4].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:33   85405.1      0.19      59.2       0.0 genblk3[1].U_pe_border/U_acc/sum_o_reg[23]/D
    0:01:33   85405.9      0.19      59.0       0.0 genblk3[3].U_pe_border/U_acc/sum_o_reg[23]/D
    0:01:33   85418.8      0.19      58.8       0.0 genblk3[7].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:34   85426.9      0.19      58.3       0.0 genblk3[0].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:34   85436.4      0.19      58.2       0.0 genblk3[3].U_pe_border/U_acc/sum_o_reg[23]/D
    0:01:34   85418.3      0.19      58.1       0.0 genblk3[0].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:34   85419.6      0.19      58.1       0.0 genblk3[4].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:34   85445.8      0.19      58.0       0.0 genblk3[4].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:34   85446.0      0.19      58.0       0.0 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:34   85430.0      0.19      57.7       0.0 genblk3[7].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:34   85431.8      0.19      57.6       0.0 genblk3[5].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:34   85459.7      0.19      57.1       0.0 genblk3[4].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:34   85484.9      0.19      57.0       0.0 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:34   85485.7      0.19      56.5       0.0 genblk3[4].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:34   85488.7      0.19      56.3       0.0 genblk3[4].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:34   85503.4      0.19      55.9       0.0 genblk3[6].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:34   85509.0      0.19      55.6       0.0 genblk3[3].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:34   85518.9      0.19      55.5       0.0 genblk3[7].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:34   85518.9      0.19      55.5       0.0 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:34   85528.4      0.19      55.3       0.0 genblk3[7].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:35   85532.4      0.19      55.3       0.0 genblk3[4].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:35   85538.8      0.19      55.1       0.0 genblk3[0].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:35   85562.7      0.19      55.1       0.0 genblk3[1].U_pe_border/U_acc/sum_o_reg[23]/D
    0:01:35   85562.2      0.19      54.9       0.0 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:35   85585.8      0.19      54.7       0.0 genblk3[7].U_pe_border/U_acc/sum_o_reg[23]/D
    0:01:35   85574.6      0.19      54.2       0.0 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:35   85585.8      0.18      54.0       0.0 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:35   85624.2      0.18      53.9       0.0 genblk3[4].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:35   85625.4      0.18      53.9       0.0 genblk3[5].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:35   85628.7      0.18      53.8       0.0 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:35   85633.8      0.18      53.7       0.0 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:35   85625.2      0.18      53.7       0.0 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:35   85611.2      0.18      53.5       0.0 genblk3[5].U_pe_border/U_acc/sum_o_reg[23]/D
    0:01:35   85644.7      0.18      53.0       0.0 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:35   85701.9      0.18      52.6       0.0 genblk3[2].U_pe_border/U_acc/sum_o_reg[23]/D
    0:01:35   85701.9      0.18      52.6       0.0 genblk3[6].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:36   85708.0      0.18      52.5       0.0 genblk3[2].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:36   85730.1      0.18      52.2       0.0 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:36   85776.9      0.18      51.8       0.0 genblk3[5].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:36   85753.8      0.18      51.6       0.0 genblk3[6].U_pe_border/U_acc/sum_o_reg[23]/D
    0:01:36   85781.5      0.18      51.2       0.0 genblk3[0].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:36   85783.0      0.18      51.2       0.0 genblk3[5].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:36   85788.3      0.18      50.9       0.0 genblk3[1].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:36   85788.3      0.18      50.8       0.0 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:36   85816.3      0.18      50.5       0.0 genblk3[1].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:36   85820.4      0.18      50.5       0.0 genblk3[3].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:36   85850.9      0.18      50.6       0.0 genblk3[6].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:36   85818.8      0.18      50.3       0.0 genblk3[3].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:36   85822.1      0.18      49.8       0.0 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:36   85822.9      0.18      49.8       0.0 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:36   85825.7      0.18      49.8       0.0 genblk3[6].U_pe_border/U_acc/sum_o_reg[23]/D
    0:01:36   85814.8      0.18      49.6       0.0 genblk3[1].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:37   85821.9      0.18      49.3       0.0 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:37   85847.3      0.18      49.0       0.0 genblk3[5].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:37   85853.4      0.18      48.6       0.0 genblk3[6].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:37   85858.0      0.18      48.6       0.0 genblk3[6].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:37   85869.4      0.18      48.3       0.0 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:37   85872.0      0.18      48.3       0.0 genblk3[1].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:37   85889.0      0.18      48.2       0.0 genblk3[1].U_pe_border/U_acc/sum_o_reg[23]/D
    0:01:37   85890.3      0.18      48.2       0.0 genblk3[7].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:37   85887.5      0.18      48.1       0.0 genblk3[5].U_pe_border/U_acc/sum_o_reg[23]/D
    0:01:37   85913.6      0.18      47.8       0.0 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:37   85936.3      0.17      47.5       0.0 genblk3[1].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:37   85936.8      0.17      47.5       0.0 genblk3[5].U_pe_border/U_acc/sum_o_reg[23]/D
    0:01:37   85940.3      0.17      47.5       0.0 genblk3[6].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:37   85927.9      0.17      47.3       0.0 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:37   85953.8      0.17      47.3       0.0 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:37   85959.6      0.17      47.1       0.0 genblk3[2].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:38   85949.7      0.17      46.9       0.0 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:38   85962.4      0.17      46.8       0.0 genblk3[7].U_pe_border/U_acc/sum_o_reg[23]/D
    0:01:38   85956.8      0.17      46.8       0.0 genblk3[4].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:38   85958.6      0.17      46.8       0.0 genblk3[2].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:38   85946.4      0.17      46.2       0.0 genblk3[5].U_pe_border/U_acc/sum_o_reg[23]/D
    0:01:38   85956.3      0.17      45.9       0.0 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:38   85958.4      0.17      45.9       0.0 genblk3[2].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:38   85990.1      0.17      45.6       0.0 genblk3[1].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:38   85992.2      0.17      45.3       0.0 genblk3[5].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:38   86032.6      0.17      44.8       0.0 genblk3[4].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:38   86033.1      0.17      44.8       0.0 genblk3[5].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:38   86034.4      0.17      44.8       0.0 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:38   86059.3      0.17      44.4       0.0 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:38   86063.1      0.17      44.2       0.0 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:38   86063.3      0.17      44.2       0.0 genblk3[5].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:38   86061.0      0.17      44.1       0.0 genblk3[7].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:39   86061.3      0.17      44.0       0.0 genblk3[4].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:39   86086.7      0.17      43.9       0.0 genblk3[4].U_pe_border/U_acc/sum_o_reg[23]/D
    0:01:39   86112.6      0.17      43.7       0.0 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:39   86120.5      0.17      43.2       0.0 genblk3[3].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:39   86138.3      0.17      43.1       0.0 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:39   86183.8      0.16      42.9       0.0 genblk3[4].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:39   86189.4      0.16      42.8       0.0 genblk3[5].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:39   86197.0      0.16      42.8       0.0 genblk3[6].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:39   86201.1      0.16      42.7       0.0 genblk3[0].U_pe_border/U_acc/sum_o_reg[23]/D
    0:01:39   86223.2      0.16      42.4       0.0 genblk3[3].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:39   86216.1      0.16      42.4       0.0 genblk3[4].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:39   86181.2      0.16      42.2       0.0 genblk3[3].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:39   86181.2      0.16      42.2       0.0 genblk3[0].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:39   86183.0      0.16      42.1       0.0 genblk3[3].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:39   86190.7      0.16      42.1       0.0 genblk3[1].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:40   86202.9      0.16      41.9       0.0 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:40   86184.3      0.16      41.6       0.0 genblk3[5].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:40   86209.7      0.16      41.3       0.0 genblk3[1].U_pe_border/U_acc/sum_o_reg[23]/D
    0:01:40   86213.5      0.16      40.9       0.0 genblk3[3].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:40   86213.3      0.16      40.8       0.0 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:40   86243.3      0.16      40.5       0.0 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:40   86247.6      0.16      40.5       0.0 genblk3[7].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:40   86252.2      0.16      40.3       0.0 genblk3[7].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:40   86301.7      0.16      40.0       0.0 genblk3[2].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:40   86290.5      0.16      39.5       0.0 genblk3[2].U_pe_border/U_acc/sum_o_reg[23]/D
    0:01:40   86290.8      0.16      39.5       0.0 genblk3[2].U_pe_border/U_acc/sum_o_reg[23]/D
    0:01:40   86299.7      0.16      39.1       0.0 genblk3[5].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:40   86322.0      0.16      38.8       0.0 genblk3[1].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:40   86352.0      0.16      38.6       0.0 genblk3[7].U_pe_border/U_acc/sum_o_reg[23]/D
    0:01:40   86365.8      0.16      38.5       0.0 genblk3[5].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:40   86387.9      0.16      38.4       0.0 genblk3[6].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:41   86397.0      0.16      38.2       0.0 genblk3[5].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:41   86442.3      0.16      37.8       0.0 genblk3[4].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:41   86442.8      0.16      37.7       0.0 genblk3[0].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:41   86445.6      0.15      37.7       0.0 genblk3[0].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:41   86467.9      0.15      37.6       0.0 genblk3[0].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:41   86482.9      0.15      37.5       0.0 genblk3[3].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:41   86499.9      0.15      37.2       0.0 genblk3[4].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:41   86519.0      0.15      36.9       0.0 genblk3[1].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:41   86550.8      0.15      36.6       0.0 genblk3[7].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:41   86568.3      0.15      36.3       0.0 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:41   86626.8      0.15      36.1       0.0 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:41   86635.9      0.15      35.9       0.0 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:41   86657.0      0.15      35.6       0.0 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:42   86655.0      0.15      35.6       0.0 genblk3[3].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:42   86662.1      0.15      35.4       0.0 genblk3[1].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:42   86665.9      0.15      35.2       0.0 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:42   86671.5      0.14      35.0       0.0 genblk3[6].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:42   86685.2      0.14      34.9       0.0 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:42   86691.3      0.14      35.0       0.0 genblk3[0].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:42   86700.0      0.14      35.0       0.0 genblk3[3].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:42   86713.4      0.14      34.8       0.0 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:42   86749.0      0.14      34.2       0.0 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:42   86758.9      0.14      34.1       0.0 genblk3[4].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:42   86767.3      0.14      34.0       0.0 genblk3[7].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:42   86774.2      0.14      33.7       0.0 genblk3[1].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:42   86786.4      0.14      33.6       0.0 genblk3[7].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:42   86803.6      0.14      33.4       0.0 genblk3[0].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:42   86812.8      0.14      33.3       0.0 genblk3[4].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:43   86824.5      0.14      33.4       0.0 genblk3[3].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:43   86842.3      0.14      33.2       0.0 genblk3[3].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:43   86843.5      0.14      33.0       0.0 genblk3[7].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:43   86881.9      0.14      32.9       0.0 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:43   86890.1      0.14      32.9       0.0 genblk3[7].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:43   86904.8      0.14      32.6       0.0 genblk3[7].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:43   86928.9      0.14      32.4       0.0 genblk3[3].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:43   86938.9      0.13      32.2       0.0 genblk3[4].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:43   86946.5      0.13      32.1       0.0 genblk3[1].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:43   86979.0      0.13      32.0       0.0 genblk3[4].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:43   86987.4      0.13      31.9       0.0 genblk3[1].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:43   87006.7      0.13      31.6       0.0 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:43   87015.9      0.13      31.5       0.0 genblk3[5].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:43   87022.2      0.13      31.5       0.0 genblk3[3].U_pe_border/U_acc/sum_o_reg[23]/D
    0:01:43   87031.1      0.13      31.4       0.0 genblk3[7].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:43   87050.2      0.13      31.3       0.0 genblk3[5].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:44   87064.1      0.13      31.3       0.0 genblk3[4].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:44   87071.0      0.13      31.2       0.0 genblk3[7].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:44   87073.8      0.13      31.1       0.0 genblk3[0].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:44   87086.8      0.13      31.1       0.0 genblk3[7].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:44   87094.6      0.13      31.0       0.0 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:44   87093.4      0.13      31.0       0.0 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:44   87100.5      0.13      30.9       0.0 genblk3[3].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:44   87120.8      0.13      30.8       0.0 genblk3[6].U_pe_border/U_acc/sum_o_reg[23]/D
    0:01:44   87137.6      0.13      30.7       0.0 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:44   87146.0      0.13      30.7       0.0 genblk3[3].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:44   87169.9      0.13      30.4       0.0 genblk3[1].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:44   87175.5      0.13      30.2       0.0 genblk3[6].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:44   87180.8      0.13      30.1       0.0 genblk3[2].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:44   87189.4      0.13      30.1       0.0 genblk3[3].U_pe_border/U_acc/sum_o_reg[23]/D
    0:01:44   87198.8      0.13      29.9       0.0 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:45   87204.9      0.13      29.9       0.0 genblk3[4].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:45   87221.2      0.13      29.8       0.0 genblk3[0].U_pe_border/U_acc/sum_o_reg[23]/D
    0:01:45   87234.7      0.12      29.6       0.0 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:45   87237.5      0.12      29.5       0.0 genblk3[7].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:45   87260.9      0.12      29.5       0.0 genblk3[1].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:45   87263.4      0.12      29.5       0.0 genblk3[4].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:45   87264.2      0.12      29.5       0.0 genblk3[5].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:45   87276.9      0.12      29.1       0.0 genblk3[7].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:45   87284.2      0.12      29.1       0.0 genblk3[7].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:45   87303.5      0.12      28.9       0.0 genblk3[3].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:45   87325.4      0.12      28.8       0.0 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:45   87327.9      0.12      28.3       0.0 genblk3[7].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:45   87335.6      0.12      28.3       0.0 genblk3[5].U_pe_border/U_acc/sum_o_reg[23]/D
    0:01:45   87356.9      0.12      28.3       0.0 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:45   87365.6      0.12      28.2       0.0 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:45   87369.4      0.12      28.2       0.0 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:46   87395.8      0.12      28.2       0.0 genblk3[3].U_pe_border/U_acc/sum_o_reg[23]/D
    0:01:46   87413.3      0.12      28.1       0.0 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:46   87421.5      0.12      28.1       0.0 genblk3[5].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:46   87447.4      0.12      28.1       0.0 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:46   87453.7      0.12      28.0       0.0 genblk3[6].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:46   87461.9      0.12      28.0       0.0 genblk3[6].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:46   87478.1      0.12      28.0       0.0 genblk3[1].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:46   87493.9      0.12      28.0       0.0 genblk3[6].U_pe_border/U_acc/sum_o_reg[23]/D
    0:01:46   87504.3      0.12      27.9       0.0 genblk3[0].U_pe_border/U_acc/sum_o_reg[23]/D
    0:01:46   87503.8      0.12      27.8       0.0 genblk3[3].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:46   87504.1      0.12      27.8       0.0 genblk3[1].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:46   87530.2      0.12      27.7       0.0 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:46   87537.6      0.12      27.6       0.0 genblk3[7].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:46   87556.2      0.12      27.6       0.0 genblk3[0].U_pe_border/U_acc/sum_o_reg[23]/D
    0:01:46   87558.2      0.12      27.6       0.0 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:46   87559.7      0.12      27.5       0.0 genblk3[4].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:47   87565.3      0.12      27.5       0.0 genblk3[4].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:47   87590.0      0.12      27.4       0.0 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:47   87596.6      0.12      27.4       0.0 genblk3[7].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:47   87606.7      0.12      27.4       0.0 genblk3[5].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:47   87617.9      0.12      27.3       0.0 genblk3[7].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:47   87631.9      0.12      27.2       0.0 genblk3[5].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:47   87635.5      0.12      27.3       0.0 genblk3[4].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:47   87667.2      0.12      27.0       0.0 genblk3[6].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:47   87670.8      0.12      27.0       0.0 genblk3[5].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:47   87677.9      0.12      26.9       0.0 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:47   87692.1      0.12      26.7       0.0 genblk3[4].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:47   87729.0      0.12      26.8       0.0 genblk3[6].U_pe_border/U_acc/sum_o_reg[23]/D
    0:01:47   87737.1      0.12      26.7       0.0 genblk3[7].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:47   87732.5      0.12      26.6       0.0 genblk3[6].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:47   87736.9      0.11      26.4       0.0 genblk3[5].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:47   87745.8      0.11      26.4       0.0 genblk3[5].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:47   87772.7      0.11      26.3       0.0 genblk3[5].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:48   87790.2      0.11      26.3       0.0 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:48   87798.6      0.11      26.3       0.0 genblk3[5].genblk1[6].U_pe_inner/U_acc/sum_o_reg[20]/D
    0:01:48   87825.1      0.11      26.0       0.0 genblk3[0].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:48   87824.3      0.11      26.0       0.0 genblk3[7].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:48   87838.0      0.11      25.9       0.0 genblk3[5].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:48   87848.4      0.11      25.9       0.0 genblk3[0].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:48   87859.9      0.11      25.8       0.0 genblk3[3].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:48   87868.0      0.11      25.7       0.0 genblk3[3].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:48   87893.7      0.11      25.7       0.0 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:48   87901.3      0.11      25.6       0.0 genblk3[6].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:48   87930.3      0.11      25.5       0.0 genblk3[2].U_pe_border/U_acc/sum_o_reg[23]/D
    0:01:48   87937.1      0.11      25.5       0.0 genblk3[7].U_pe_border/U_acc/sum_o_reg[23]/D
    0:01:48   87932.6      0.11      25.4       0.0 genblk3[5].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:48   87938.4      0.11      25.4       0.0 genblk3[3].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:48   87945.5      0.11      25.4       0.0 genblk3[5].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:48   87993.3      0.11      25.2       0.0 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:49   88008.0      0.11      25.1       0.0 genblk3[1].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:49   88021.8      0.11      24.8       0.0 genblk3[1].U_pe_border/U_acc/sum_o_reg[23]/D
    0:01:49   88028.6      0.11      24.7       0.0 genblk3[1].U_pe_border/U_acc/sum_o_reg[23]/D
    0:01:49   88045.1      0.11      24.7       0.0 genblk3[4].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:49   88072.8      0.11      24.7       0.0 genblk3[6].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:49   88080.7      0.11      24.7       0.0 genblk3[6].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:49   88083.3      0.11      24.5       0.0 genblk3[3].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:49   88087.6      0.11      24.3       0.0 genblk3[7].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:49   88095.0      0.11      24.3       0.0 genblk3[1].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:49   88110.5      0.11      24.2       0.0 genblk3[7].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:49   88118.8      0.11      24.1       0.0 genblk3[1].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:49   88124.4      0.11      24.1       0.0 genblk3[5].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:49   88128.8      0.11      23.9       0.0 genblk3[7].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:49   88143.0      0.11      23.8       0.0 genblk3[7].U_pe_border/U_acc/sum_o_reg[23]/D
    0:01:49   88144.0      0.11      23.6       0.0 genblk3[4].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:49   88161.5      0.11      23.4       0.0 genblk3[5].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:50   88177.5      0.10      23.3       0.0 genblk3[5].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:50   88182.9      0.10      23.3       0.0 genblk3[5].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:50   88190.0      0.10      23.2       0.0 genblk3[6].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:50   88189.7      0.10      23.2       0.0 genblk3[6].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:50   88184.9      0.10      23.0       0.0 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:50   88188.0      0.10      22.8       0.0 genblk3[7].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:50   88198.9      0.10      22.9       0.0 genblk3[5].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:50   88185.7      0.10      22.9       0.0 genblk3[5].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:50   88194.6      0.10      22.9       0.0 genblk3[4].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:50   88194.8      0.10      22.8       0.0 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:50   88199.4      0.10      22.8       0.0 genblk3[7].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:50   88213.1      0.10      22.8       0.0 genblk3[1].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:50   88245.7      0.10      22.3       0.0 genblk3[5].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:50   88251.5      0.10      22.2       0.0 genblk3[5].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:50   88256.6      0.10      22.1       0.0 genblk3[4].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:50   88245.7      0.10      22.0       0.0 genblk3[2].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:51   88282.8      0.10      21.6       0.0 genblk3[2].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:51   88291.2      0.10      21.7       0.0 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:51   88286.1      0.10      21.5       0.0 genblk3[2].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:51   88313.0      0.10      21.1       0.0 genblk3[2].U_pe_border/U_acc/sum_o_reg[23]/D
    0:01:51   88332.1      0.10      21.1       0.0 genblk3[4].U_pe_border/U_acc/sum_o_reg[23]/D
    0:01:51   88352.9      0.10      21.0       0.0 genblk3[0].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:51   88352.9      0.10      21.0       0.0 genblk3[2].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:51   88362.1      0.10      20.8       0.0 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:51   88359.0      0.10      20.7       0.0 genblk3[6].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:51   88351.4      0.10      20.6       0.0 genblk3[2].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:51   88372.5      0.10      20.4       0.0 genblk3[5].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:51   88377.8      0.10      20.3       0.0 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:51   88387.5      0.10      20.0       0.0 genblk3[4].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:51   88407.0      0.10      19.8       0.0 genblk3[5].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:51   88409.6      0.10      19.8       0.0 genblk3[4].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:51   88418.0      0.10      19.7       0.0 genblk3[2].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:52   88419.5      0.10      19.6       0.0 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:52   88418.0      0.10      19.6       0.0 genblk3[0].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:52   88428.6      0.09      19.6       0.0 genblk3[2].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:52   88430.4      0.09      19.5       0.0 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:52   88436.3      0.09      19.4       0.0 genblk3[5].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:52   88448.7      0.09      19.2       0.0 genblk3[0].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:52   88451.5      0.09      19.2       0.0 genblk3[2].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:52   88452.8      0.09      19.2       0.0 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:52   88470.1      0.09      19.1       0.0 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:52   88485.6      0.09      19.0       0.0 genblk3[0].U_pe_border/U_acc/sum_o_reg[23]/D
    0:01:52   88488.6      0.09      19.0       0.0 genblk3[0].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:52   88498.5      0.09      18.9       0.0 genblk3[4].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:52   88504.6      0.09      18.9       0.0 genblk3[4].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:52   88530.3      0.09      18.8       0.0 genblk3[7].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:52   88532.1      0.09      18.8       0.0 genblk3[4].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:52   88538.4      0.09      18.7       0.0 genblk3[7].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:52   88540.5      0.09      18.7       0.0 genblk3[6].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:53   88540.5      0.09      18.7       0.0 genblk3[6].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:53   88532.3      0.09      18.5       0.0 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:53   88534.1      0.09      18.5       0.0 genblk3[6].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:53   88536.1      0.09      18.5       0.0 genblk3[4].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:53   88549.4      0.09      18.5       0.0 genblk3[7].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:53   88550.6      0.09      18.5       0.0 genblk3[7].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:53   88559.3      0.09      18.4       0.0 genblk3[2].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:53   88584.2      0.09      18.3       0.0 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:53   88636.8      0.09      18.3       0.0 genblk3[6].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:53   88640.9      0.09      18.2       0.0 genblk3[3].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:53   88649.7      0.09      18.2       0.0 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:53   88673.1      0.09      18.0       0.0 genblk3[6].U_pe_border/U_acc/sum_o_reg[23]/D
    0:01:53   88679.0      0.09      18.0       0.0 genblk3[7].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:53   88688.6      0.09      17.9       0.0 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:53   88688.4      0.09      17.9       0.0 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:54   88679.7      0.09      17.9       0.0 genblk3[2].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:54   88681.3      0.09      17.9       0.0 genblk3[1].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:54   88681.0      0.09      17.8       0.0 genblk3[7].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:54   88688.1      0.09      17.7       0.0 genblk3[1].U_pe_border/U_acc/sum_o_reg[23]/D
    0:01:54   88693.0      0.09      17.7       0.0 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:54   88693.0      0.09      17.7       0.0 genblk3[3].U_pe_border/U_acc/sum_o_reg[23]/D
    0:01:54   88681.3      0.09      17.7       0.0 genblk3[4].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:54   88681.8      0.09      17.6       0.0 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:54   88688.4      0.09      17.6       0.0 genblk3[7].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:54   88697.5      0.09      17.6       0.0 genblk3[2].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:54   88705.9      0.09      17.5       0.0 genblk3[7].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:54   88711.3      0.09      17.5       0.0 genblk3[2].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:54   88711.3      0.09      17.4       0.0 genblk3[2].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:54   88723.7      0.09      17.4       0.0 genblk3[7].genblk1[4].U_pe_inner/U_acc/sum_o_reg[22]/D
    0:01:54   88725.7      0.09      17.4       0.0 genblk3[4].U_pe_border/U_acc/sum_o_reg[23]/D
    0:01:54   88732.1      0.09      17.3       0.0 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:54   88759.3      0.09      17.2       0.0 genblk3[5].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:55   88764.9      0.09      17.1       0.0 genblk3[4].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:55   88768.7      0.09      17.1       0.0 genblk3[3].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:55   88775.5      0.09      16.9       0.0 genblk3[5].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:55   88775.0      0.08      16.8       0.0 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:55   88764.9      0.08      16.8       0.0 genblk3[3].U_pe_border/U_acc/sum_o_reg[23]/D
    0:01:55   88766.1      0.08      16.7       0.0 genblk3[3].U_pe_border/U_acc/sum_o_reg[23]/D
    0:01:55   88775.5      0.08      16.7       0.0 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:55   88784.7      0.08      16.6       0.0 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:55   88792.6      0.08      16.6       0.0 genblk3[7].genblk1[3].U_pe_inner/U_acc/sum_o_reg[20]/D
    0:01:55   88823.6      0.08      16.5       0.0 genblk3[2].U_pe_border/U_acc/sum_o_reg[23]/D
    0:01:55   88814.2      0.08      16.5       0.0 genblk3[7].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:55   88822.1      0.08      16.3       0.0 genblk3[1].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:55   88830.4      0.08      16.2       0.0 genblk3[4].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:56   88811.1      0.08      15.7       0.0 genblk3[4].U_pe_border/U_acc/sum_o_reg[23]/D
    0:01:56   88795.6      0.08      15.2       0.0 genblk3[0].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:56   88740.7      0.08      14.9       0.0 genblk3[5].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:57   88714.0      0.08      14.5       0.0 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:57   88664.0      0.08      14.1       0.0 genblk3[1].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:57   88633.2      0.08      13.8       0.0 genblk3[3].U_pe_border/U_acc/sum_o_reg[23]/D
    0:01:57   88603.5      0.08      13.4       0.0 genblk3[5].genblk1[2].U_pe_inner/U_acc/sum_o_reg[22]/D
    0:01:57   88589.8      0.08      12.8       0.0 genblk3[4].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:58   88514.5      0.08      12.2       0.0 genblk3[4].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:58   88484.8      0.07      11.8       0.0 genblk3[0].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:58   88463.5      0.07      11.7       0.0 genblk3[6].U_pe_border/U_acc/sum_o_reg[23]/D
    0:01:58   88466.3      0.07      11.4       0.0 genblk3[7].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:59   88411.1      0.07      11.0       0.0 genblk3[6].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:59   88389.0      0.07      10.8       0.0 genblk3[1].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:59   88369.4      0.07      10.6       0.0 genblk3[6].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:01:59   88370.2      0.07      10.2       0.0 genblk3[2].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:00   88368.7      0.07      10.0       0.0 genblk3[0].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:00   88362.3      0.07       9.9       0.0 genblk3[7].U_pe_border/U_acc/sum_o_reg[23]/D
    0:02:00   88363.8      0.07       9.8       0.0 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:00   88363.8      0.07       9.8       0.0                          
    0:02:01   88296.0      0.07       9.7       0.0                          


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:01   88296.0      0.07       2.4       0.0                          
    0:02:01   88296.7      0.07       2.4       0.0 genblk3[7].U_pe_border/U_acc/sum_o_reg[23]/D
    0:02:01   88298.8      0.07       2.4       0.0 genblk3[5].U_pe_border/U_acc/sum_o_reg[23]/D
    0:02:01   88320.1      0.06       2.3       0.0 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:02:02   88299.5      0.06       2.2       0.0 genblk3[2].U_pe_border/U_acc/sum_o_reg[23]/D
    0:02:02   88306.4      0.06       2.0       0.0 genblk3[0].U_pe_border/U_acc/sum_o_reg[15]/D
    0:02:02   88311.2      0.06       2.0       0.0 genblk3[4].U_pe_border/U_acc/sum_o_reg[23]/D
    0:02:02   88320.9      0.06       2.0       0.0 genblk3[4].U_pe_border/U_acc/sum_o_reg[23]/D
    0:02:02   88319.9      0.06       2.0       0.0 genblk3[6].U_pe_border/U_acc/sum_o_reg[22]/D
    0:02:02   88320.1      0.06       2.0       0.0 genblk3[7].U_pe_border/U_acc/sum_o_reg[23]/D
    0:02:02   88354.9      0.05       1.9       0.0 genblk3[1].U_pe_border/U_acc/sum_o_reg[23]/D
    0:02:02   88368.4      0.05       1.8       0.0 genblk3[5].U_pe_border/U_acc/sum_o_reg[23]/D
    0:02:02   88400.2      0.05       1.6       0.0 genblk3[4].U_pe_border/U_acc/sum_o_reg[23]/D
    0:02:02   88411.4      0.05       1.5       0.0 genblk3[7].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:02   88435.3      0.04       1.4       0.0 genblk3[7].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:02   88460.2      0.04       1.2       0.0 genblk3[5].U_pe_border/U_acc/sum_o_reg[23]/D
    0:02:02   88485.3      0.04       1.1       0.0 genblk3[4].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:02   88543.8      0.03       1.0       0.0 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:02:02   88542.2      0.03       1.0       0.0 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:03   88546.3      0.03       0.9       0.0 genblk3[4].U_pe_border/U_acc/sum_o_reg[23]/D
    0:02:03   88548.3      0.03       0.8       0.0 genblk3[0].U_pe_border/U_acc/sum_o_reg[23]/D
    0:02:03   88549.9      0.03       0.8       0.0 genblk3[7].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:03   88526.7      0.02       0.8       0.0 genblk3[7].U_pe_border/U_acc/sum_o_reg[23]/D
    0:02:03   88515.3      0.02       0.8       0.0 genblk3[5].U_pe_border/U_acc/sum_o_reg[23]/D
    0:02:03   88518.1      0.02       0.8       0.0 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:02:03   88518.9      0.02       0.7       0.0 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:03   88511.0      0.02       0.7       0.0 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:03   88480.5      0.02       0.6       0.0 genblk3[2].U_pe_border/U_acc/sum_o_reg[23]/D
    0:02:03   88482.3      0.02       0.6       0.0 genblk3[1].U_pe_border/U_acc/sum_o_reg[23]/D
    0:02:03   88492.9      0.02       0.5       0.0 genblk3[4].U_pe_border/U_acc/sum_o_reg[23]/D
    0:02:03   88475.4      0.02       0.5       0.0 genblk3[4].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:03   88517.8      0.02       0.5       0.0 genblk3[3].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:03   88518.6      0.01       0.4       0.0 genblk3[0].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:03   88515.3      0.01       0.4       0.0 genblk3[3].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:03   88498.0      0.01       0.3       0.0 genblk3[5].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:03   88499.8      0.01       0.3       0.0 genblk3[6].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:04   88465.2      0.01       0.3       0.0 genblk3[0].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:02:04   88468.3      0.01       0.3       0.0 genblk3[0].U_pe_border/U_acc/sum_o_reg[23]/D
    0:02:04   88468.3      0.01       0.3       0.0 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:04   88466.3      0.01       0.3       0.0 genblk3[7].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:04   88468.3      0.01       0.3       0.0 genblk3[0].U_pe_border/U_acc/sum_o_reg[23]/D
    0:02:04   88459.1      0.01       0.2       0.0 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:04   88460.2      0.01       0.2       0.0 genblk3[0].U_pe_border/U_acc/sum_o_reg[23]/D
    0:02:04   88459.4      0.01       0.2       0.0 genblk3[0].U_pe_border/U_acc/sum_o_reg[23]/D
    0:02:04   88464.5      0.01       0.2       0.0 genblk3[3].U_pe_border/U_ireg_border/n3
    0:02:04   88469.3      0.01       0.2       0.0 genblk3[0].U_pe_border/U_acc/sum_o_reg[23]/D
    0:02:04   88470.6      0.01       0.2       0.0 genblk3[0].U_pe_border/U_acc/sum_o_reg[23]/D
    0:02:04   88472.1      0.01       0.2       0.0 genblk3[7].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:05   88480.2      0.01       0.2       0.0 genblk3[3].U_pe_border/U_acc/sum_o_reg[23]/D
    0:02:05   88482.3      0.01       0.2       0.0 genblk3[3].U_pe_border/U_acc/sum_o_reg[23]/D
    0:02:05   88471.6      0.01       0.2       0.0 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:05   88470.3      0.01       0.2       0.0 genblk3[6].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:05   88469.8      0.01       0.2       0.0 genblk3[3].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:05   88471.3      0.01       0.2       0.0 genblk3[2].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:05   88469.8      0.01       0.1       0.0 genblk3[3].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:05   88463.5      0.01       0.1       0.0 genblk3[2].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:05   88469.3      0.01       0.1       0.0 genblk3[5].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:05   88473.6      0.01       0.1       0.0 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:05   88473.1      0.01       0.1       0.0 genblk3[2].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:06   88474.6      0.01       0.1       0.0                          
    0:02:06   88475.9      0.04       0.2       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:06   88475.9      0.04       0.2       0.0                          
    0:02:06   88475.9      0.04       0.2       0.0                          
    0:02:07   84653.6      0.03       0.6       0.0                          
    0:02:08   83186.7      0.05       1.1       0.0                          
    0:02:08   83080.2      0.05       1.2       0.0                          
    0:02:08   83031.6      0.05       1.2       0.0                          
    0:02:08   83031.6      0.05       1.2       0.0                          
    0:02:08   83031.6      0.05       1.2       0.0                          
    0:02:08   83034.7      0.10       8.3       0.0 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:09   83127.7      0.07       6.6       0.0 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:09   83133.3      0.07       6.6       0.0 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:09   83143.7      0.07       6.5       0.0 genblk3[1].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:09   83150.8      0.07       6.4       0.0 genblk3[4].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:09   83157.2      0.06       6.3       0.0 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:09   83169.4      0.06       6.3       0.0 genblk3[4].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:02:09   83172.9      0.06       6.3       0.0 genblk3[0].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:09   83180.6      0.06       6.0       0.0 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:09   83182.3      0.06       6.0       0.0 genblk3[5].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:02:09   83195.6      0.06       6.0       0.0 genblk3[4].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:09   83214.6      0.06       5.9       0.0 genblk3[4].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:09   83225.0      0.06       5.8       0.0 genblk3[6].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:02:09   83234.7      0.06       5.8       0.0 genblk3[4].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:10   83244.6      0.06       5.7       0.0 genblk3[1].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:10   83246.1      0.06       5.7       0.0 genblk3[4].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:10   83249.2      0.06       5.6       0.0 genblk3[5].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:10   83279.7      0.06       5.5       0.0 genblk3[4].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:02:10   83285.8      0.06       5.5       0.0 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:10   83287.6      0.06       5.3       0.0 genblk3[5].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:10   83289.9      0.06       5.3       0.0 genblk3[4].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:10   83297.2      0.06       5.1       0.0 genblk3[4].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:10   83306.9      0.06       5.1       0.0 genblk3[2].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:02:10   83306.6      0.06       5.0       0.0 genblk3[5].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:10   83332.5      0.05       4.9       0.0 genblk3[6].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:10   83340.7      0.05       4.8       0.0 genblk3[7].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:10   83347.8      0.05       4.7       0.0 genblk3[5].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:10   83373.2      0.05       4.5       0.0 genblk3[6].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:10   83403.7      0.05       4.5       0.0 genblk3[6].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:02:11   83413.6      0.05       4.2       0.0 genblk3[4].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:11   83431.9      0.05       4.0       0.0 genblk3[2].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:11   83433.7      0.05       3.9       0.0 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:11   83435.0      0.05       3.9       0.0 genblk3[6].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:11   83437.0      0.05       3.8       0.0 genblk3[7].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:11   83437.0      0.05       3.8       0.0 genblk3[2].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:11   83452.0      0.05       3.7       0.0 genblk3[7].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:11   83476.1      0.05       3.6       0.0 genblk3[7].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:02:11   83484.0      0.05       3.6       0.0 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:02:11   83486.3      0.05       3.5       0.0 genblk3[4].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:11   83492.7      0.05       3.4       0.0 genblk3[4].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:11   83494.4      0.05       3.5       0.0 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:11   83496.0      0.05       3.4       0.0 genblk3[5].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:11   83503.8      0.05       3.4       0.0 genblk3[6].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:11   83505.9      0.04       3.3       0.0 genblk3[0].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:11   83530.5      0.04       3.2       0.0 genblk3[0].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:02:11   83540.7      0.04       3.1       0.0 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:12   83546.8      0.04       3.0       0.0 genblk3[5].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:02:12   83550.9      0.04       3.0       0.0 genblk3[5].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:12   83552.1      0.04       3.0       0.0 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:12   83555.7      0.04       2.9       0.0 genblk3[5].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:12   83567.9      0.04       2.7       0.0 genblk3[6].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:12   83592.5      0.04       2.6       0.0 genblk3[1].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:12   83594.6      0.04       2.6       0.0 genblk3[7].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:02:12   83585.2      0.04       2.6       0.0 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:12   83588.7      0.04       2.6       0.0 genblk3[4].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:12   83590.5      0.04       2.5       0.0 genblk3[4].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:12   83590.5      0.04       2.5       0.0 genblk3[4].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:02:12   83592.0      0.04       2.5       0.0 genblk3[4].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:12   83626.6      0.04       2.4       0.0 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:12   83626.8      0.03       2.4       0.0 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:12   83629.6      0.03       2.3       0.0 genblk3[4].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:12   83636.5      0.03       2.3       0.0 genblk3[6].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:12   83643.6      0.03       2.2       0.0 genblk3[2].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:13   83654.8      0.03       2.2       0.0 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:13   83653.0      0.03       2.2       0.0 genblk3[6].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:02:13   83676.7      0.03       2.1       0.0                          
    0:02:13   83677.9      0.03       2.0       0.0                          
    0:02:13   83683.0      0.03       1.9       0.0                          
    0:02:13   83687.1      0.03       1.9       0.0                          
    0:02:13   83689.1      0.03       1.9       0.0                          
    0:02:13   83690.1      0.03       1.8       0.0                          
    0:02:13   83717.6      0.03       1.7       0.0                          
    0:02:13   83727.5      0.03       1.7       0.0                          
    0:02:13   83732.6      0.03       1.7       0.0                          
    0:02:13   83739.9      0.03       1.7       0.0                          
    0:02:13   83746.3      0.03       1.7       0.0                          
    0:02:13   83791.0      0.03       1.6       0.0                          
    0:02:13   83791.3      0.03       1.6       0.0                          
    0:02:13   83793.8      0.03       1.6       0.0                          
    0:02:13   83793.8      0.02       1.5       0.0                          
    0:02:13   83821.3      0.02       1.5       0.0                          
    0:02:14   83827.4      0.02       1.4       0.0                          
    0:02:14   83827.1      0.02       1.4       0.0                          
    0:02:14   83840.6      0.02       1.4       0.0                          
    0:02:14   83840.3      0.02       1.3       0.0                          
    0:02:14   83840.1      0.02       1.3       0.0                          
    0:02:14   83840.6      0.02       1.3       0.0                          
    0:02:14   83842.4      0.02       1.3       0.0                          
    0:02:14   83840.1      0.02       1.3       0.0                          
    0:02:14   83841.6      0.02       1.3       0.0                          
    0:02:14   83841.6      0.02       1.3       0.0                          
    0:02:15   81815.8      0.02       1.4       0.0                          
    0:02:16   81643.8      0.02       1.4       0.0                          
    0:02:16   81639.4      0.02       1.4       0.0                          
    0:02:16   81639.4      0.02       1.4       0.0                          
    0:02:16   81639.4      0.02       1.4       0.0                          
    0:02:16   81639.4      0.02       1.4       0.0                          
    0:02:16   81639.4      0.02       1.4       0.0                          
    0:02:16   81639.4      0.02       1.4       0.0                          
    0:02:16   81639.7      0.08       2.5       0.0 genblk3[6].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:16   81668.2      0.05       2.0       0.0 genblk3[5].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:02:16   81674.0      0.05       1.8       0.0 genblk3[6].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:16   81670.4      0.05       1.8       0.0 genblk3[6].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:16   81672.2      0.04       1.6       0.0 genblk3[7].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:02:16   81693.6      0.04       1.5       0.0 genblk3[5].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:02:17   81723.3      0.03       1.5       0.0 genblk3[6].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:17   81717.0      0.02       1.5       0.0 genblk3[6].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:02:17   81720.0      0.02       1.5       0.0 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:17   81734.7      0.02       1.4       0.0 genblk3[5].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:02:17   81738.8      0.02       1.4       0.0 genblk3[4].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:17   81740.8      0.02       1.3       0.0 genblk3[6].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:17   81743.4      0.02       1.3       0.0 genblk3[0].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:17   81744.7      0.02       1.3       0.0 genblk3[1].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:17   81748.0      0.02       1.3       0.0 genblk3[5].genblk1[2].U_pe_inner/U_acc/sum_o_reg[22]/D
    0:02:17   81751.0      0.02       1.3       0.0 genblk3[0].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:02:17   81749.5      0.02       1.3       0.0 genblk3[5].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:02:17   81771.6      0.02       1.2       0.0 genblk3[5].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:17   81771.6      0.02       1.2       0.0 genblk3[0].U_pe_border/U_acc/sum_o_reg[23]/D
    0:02:17   81773.6      0.02       1.2       0.0 genblk3[2].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:17   81798.0      0.02       1.2       0.0 genblk3[4].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:18   81800.1      0.02       1.2       0.0 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:18   81802.9      0.02       1.1       0.0 genblk3[0].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:02:18   81827.3      0.02       1.1       0.0 genblk3[2].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:18   81830.8      0.02       1.1       0.0 genblk3[4].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:18   81835.6      0.02       1.1       0.0 genblk3[5].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:18   81837.9      0.02       1.1       0.0 genblk3[6].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:02:18   81840.2      0.02       1.0       0.0 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:02:18   81866.1      0.02       1.0       0.0 genblk3[1].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:18   81923.3      0.02       1.0       0.0 genblk3[5].genblk1[2].U_pe_inner/U_acc/sum_o_reg[22]/D
    0:02:18   81927.1      0.02       0.9       0.0 genblk3[6].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:02:18   81960.9      0.02       0.9       0.0 genblk3[7].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:18   81971.4      0.01       0.9       0.0 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:18   81972.6      0.01       0.8       0.0 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:18   81980.2      0.01       0.8       0.0 genblk3[0].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:18   81994.2      0.01       0.8       0.0 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:19   82017.4      0.01       0.8       0.0 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:19   82041.5      0.01       0.7       0.0 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:02:19   82067.4      0.01       0.6       0.0 genblk3[1].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:19   82069.2      0.01       0.6       0.0 genblk3[1].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:19   82078.9      0.01       0.6       0.0                          
    0:02:19   82078.1      0.01       0.6       0.0                          
    0:02:19   82090.0      0.01       0.6       0.0                          
    0:02:19   82091.6      0.01       0.6       0.0                          
    0:02:19   82093.6      0.01       0.6       0.0                          
    0:02:19   82088.0      0.01       0.6       0.0                          
    0:02:19   82087.8      0.01       0.6       0.0                          
    0:02:19   82092.1      0.01       0.5       0.0                          
    0:02:19   82093.8      0.01       0.5       0.0                          
    0:02:19   82091.3      0.01       0.5       0.0                          
    0:02:19   82090.0      0.01       0.5       0.0                          
    0:02:20   82090.8      0.01       0.5       0.0                          
    0:02:20   82090.3      0.01       0.4       0.0                          
    0:02:20   82093.3      0.01       0.4       0.0                          
    0:02:20   82087.8      0.01       0.4       0.0                          
    0:02:20   82087.2      0.01       0.4       0.0                          
    0:02:20   82089.3      0.01       0.4       0.0                          
    0:02:20   82095.6      0.01       0.4       0.0                          
    0:02:20   82085.2      0.01       0.4       0.0 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:20   82086.5      0.01       0.4       0.0 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:21   82087.8      0.01       0.3       0.0                          


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'array_8' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
1
check_design
 
****************************************
check_design summary:
Version:     Q-2019.12-SP3
Date:        Tue Mar 23 13:29:05 2021
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                    184
    Unconnected ports (LINT-28)                                   184

Cells                                                             264
    Connected to power or ground (LINT-32)                        256
    Nets connected to multiple pins on same cell (LINT-33)          8
--------------------------------------------------------------------------------

Warning: In design 'mul_inner_WIDTH16_0', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_1', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_2', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_3', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_4', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_5', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_6', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_7', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_8', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_9', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_10', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_11', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_12', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_13', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_14', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_15', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_16', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_17', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_18', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_19', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_20', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_21', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_22', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_23', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_24', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_25', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_26', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_27', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_28', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_29', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_30', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_31', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_32', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_33', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_34', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_35', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_36', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_37', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_38', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_39', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_40', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_41', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_42', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_43', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_44', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_45', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_46', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_47', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_48', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_49', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_50', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_51', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_52', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_53', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_54', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_55', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_0_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_0_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_56_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_56_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_48_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_48_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_40_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_40_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_32_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_32_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_24_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_24_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_16_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_16_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_8_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_8_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_63_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_63_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_62_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_62_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_61_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_61_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_60_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_60_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_59_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_59_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_58_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_58_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_57_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_57_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_55_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_55_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_54_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_54_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_53_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_53_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_52_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_52_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_51_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_51_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_50_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_50_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_49_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_49_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_47_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_47_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_46_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_46_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_45_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_45_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_44_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_44_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_43_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_43_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_42_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_42_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_41_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_41_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_39_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_39_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_38_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_38_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_37_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_37_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_36_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_36_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_35_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_35_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_34_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_34_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_33_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_33_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_31_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_31_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_30_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_30_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_29_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_29_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_28_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_28_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_27_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_27_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_26_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_26_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_25_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_25_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_23_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_23_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_22_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_22_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_21_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_21_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_20_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_20_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_19_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_19_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_18_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_18_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_17_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_17_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_15_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_15_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_14_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_14_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_13_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_13_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_12_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_12_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_11_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_11_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_10_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_10_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_9_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_9_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_7_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_7_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_6_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_6_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_5_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_5_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_4_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_4_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_3_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_3_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_2_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_2_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_1_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_1_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'array_8', a pin on submodule 'genblk3[7].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[23]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[22]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[21]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[20]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[19]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[18]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[17]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[16]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[15]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[14]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[13]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[12]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[11]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[10]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[9]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[8]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[7]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[6]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[5]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[4]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[3]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[2]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[1]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[0]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[23]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[22]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[21]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[20]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[19]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[18]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[17]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[16]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[15]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[14]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[13]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[12]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[11]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[10]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[9]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[8]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[7]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[6]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[5]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[4]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[3]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[2]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[1]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[0]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[23]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[22]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[21]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[20]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[19]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[18]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[17]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[16]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[15]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[14]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[13]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[12]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[11]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[10]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[9]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[8]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[7]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[6]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[5]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[4]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[3]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[2]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[1]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[0]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[23]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[22]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[21]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[20]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[19]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[18]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[17]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[16]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[15]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[14]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[13]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[12]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[11]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[10]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[9]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[8]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[7]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[6]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[5]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[4]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[3]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[2]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[1]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[0]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[23]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[22]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[21]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[20]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[19]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[18]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[17]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[16]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[15]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[14]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[13]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[12]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[11]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[10]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[9]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[8]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[7]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[6]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[5]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[4]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[3]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[2]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[1]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[0]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[23]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[22]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[21]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[20]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[19]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[18]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[17]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[16]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[15]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[14]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[13]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[12]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[11]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[10]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[9]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[8]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[7]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[6]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[5]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[4]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[3]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[2]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[1]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[0]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[23]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[22]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[21]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[20]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[19]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[18]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[17]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[16]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[15]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[14]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[13]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[12]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[11]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[10]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[9]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[8]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[7]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[6]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[5]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[4]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[3]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[2]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[1]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[0]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[23]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[22]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[21]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[20]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[19]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[18]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[17]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[16]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[15]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[14]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[13]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[12]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[11]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[10]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[9]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[8]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[7]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[6]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[5]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[4]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[3]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[2]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[1]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[0]' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_0', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_1', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_2', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_3', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_4', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_5', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_6', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_7', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_8', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_9', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_10', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_11', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_12', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_13', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_14', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_15', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_16', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_17', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_18', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_19', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_20', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_21', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_22', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_23', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_24', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_25', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_26', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_27', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_28', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_29', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_30', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_31', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_32', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_33', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_34', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_35', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_36', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_37', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_38', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_39', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_40', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_41', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_42', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_43', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_44', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_45', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_46', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_47', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_48', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_49', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_50', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_51', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_52', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_53', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_54', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_55', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_56', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_57', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_58', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_59', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_60', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_61', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_62', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_63', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'array_8', the same net is connected to more than one pin on submodule 'genblk3[7].U_pe_border'. (LINT-33)
   Net '*Logic0*' is connected to pins 'ofm[23]', 'ofm[22]'', 'ofm[21]', 'ofm[20]', 'ofm[19]', 'ofm[18]', 'ofm[17]', 'ofm[16]', 'ofm[15]', 'ofm[14]', 'ofm[13]', 'ofm[12]', 'ofm[11]', 'ofm[10]', 'ofm[9]', 'ofm[8]', 'ofm[7]', 'ofm[6]', 'ofm[5]', 'ofm[4]', 'ofm[3]', 'ofm[2]', 'ofm[1]', 'ofm[0]'.
Warning: In design 'array_8', the same net is connected to more than one pin on submodule 'genblk3[7].genblk1[1].U_pe_inner'. (LINT-33)
   Net '*Logic0*' is connected to pins 'ofm[23]', 'ofm[22]'', 'ofm[21]', 'ofm[20]', 'ofm[19]', 'ofm[18]', 'ofm[17]', 'ofm[16]', 'ofm[15]', 'ofm[14]', 'ofm[13]', 'ofm[12]', 'ofm[11]', 'ofm[10]', 'ofm[9]', 'ofm[8]', 'ofm[7]', 'ofm[6]', 'ofm[5]', 'ofm[4]', 'ofm[3]', 'ofm[2]', 'ofm[1]', 'ofm[0]'.
Warning: In design 'array_8', the same net is connected to more than one pin on submodule 'genblk3[7].genblk1[2].U_pe_inner'. (LINT-33)
   Net '*Logic0*' is connected to pins 'ofm[23]', 'ofm[22]'', 'ofm[21]', 'ofm[20]', 'ofm[19]', 'ofm[18]', 'ofm[17]', 'ofm[16]', 'ofm[15]', 'ofm[14]', 'ofm[13]', 'ofm[12]', 'ofm[11]', 'ofm[10]', 'ofm[9]', 'ofm[8]', 'ofm[7]', 'ofm[6]', 'ofm[5]', 'ofm[4]', 'ofm[3]', 'ofm[2]', 'ofm[1]', 'ofm[0]'.
Warning: In design 'array_8', the same net is connected to more than one pin on submodule 'genblk3[7].genblk1[3].U_pe_inner'. (LINT-33)
   Net '*Logic0*' is connected to pins 'ofm[23]', 'ofm[22]'', 'ofm[21]', 'ofm[20]', 'ofm[19]', 'ofm[18]', 'ofm[17]', 'ofm[16]', 'ofm[15]', 'ofm[14]', 'ofm[13]', 'ofm[12]', 'ofm[11]', 'ofm[10]', 'ofm[9]', 'ofm[8]', 'ofm[7]', 'ofm[6]', 'ofm[5]', 'ofm[4]', 'ofm[3]', 'ofm[2]', 'ofm[1]', 'ofm[0]'.
Warning: In design 'array_8', the same net is connected to more than one pin on submodule 'genblk3[7].genblk1[4].U_pe_inner'. (LINT-33)
   Net '*Logic0*' is connected to pins 'ofm[23]', 'ofm[22]'', 'ofm[21]', 'ofm[20]', 'ofm[19]', 'ofm[18]', 'ofm[17]', 'ofm[16]', 'ofm[15]', 'ofm[14]', 'ofm[13]', 'ofm[12]', 'ofm[11]', 'ofm[10]', 'ofm[9]', 'ofm[8]', 'ofm[7]', 'ofm[6]', 'ofm[5]', 'ofm[4]', 'ofm[3]', 'ofm[2]', 'ofm[1]', 'ofm[0]'.
Warning: In design 'array_8', the same net is connected to more than one pin on submodule 'genblk3[7].genblk1[5].U_pe_inner'. (LINT-33)
   Net '*Logic0*' is connected to pins 'ofm[23]', 'ofm[22]'', 'ofm[21]', 'ofm[20]', 'ofm[19]', 'ofm[18]', 'ofm[17]', 'ofm[16]', 'ofm[15]', 'ofm[14]', 'ofm[13]', 'ofm[12]', 'ofm[11]', 'ofm[10]', 'ofm[9]', 'ofm[8]', 'ofm[7]', 'ofm[6]', 'ofm[5]', 'ofm[4]', 'ofm[3]', 'ofm[2]', 'ofm[1]', 'ofm[0]'.
Warning: In design 'array_8', the same net is connected to more than one pin on submodule 'genblk3[7].genblk1[6].U_pe_inner'. (LINT-33)
   Net '*Logic0*' is connected to pins 'ofm[23]', 'ofm[22]'', 'ofm[21]', 'ofm[20]', 'ofm[19]', 'ofm[18]', 'ofm[17]', 'ofm[16]', 'ofm[15]', 'ofm[14]', 'ofm[13]', 'ofm[12]', 'ofm[11]', 'ofm[10]', 'ofm[9]', 'ofm[8]', 'ofm[7]', 'ofm[6]', 'ofm[5]', 'ofm[4]', 'ofm[3]', 'ofm[2]', 'ofm[1]', 'ofm[0]'.
Warning: In design 'array_8', the same net is connected to more than one pin on submodule 'genblk3[7].genblk1[7].U_pe_inner'. (LINT-33)
   Net '*Logic0*' is connected to pins 'ofm[23]', 'ofm[22]'', 'ofm[21]', 'ofm[20]', 'ofm[19]', 'ofm[18]', 'ofm[17]', 'ofm[16]', 'ofm[15]', 'ofm[14]', 'ofm[13]', 'ofm[12]', 'ofm[11]', 'ofm[10]', 'ofm[9]', 'ofm[8]', 'ofm[7]', 'ofm[6]', 'ofm[5]', 'ofm[4]', 'ofm[3]', 'ofm[2]', 'ofm[1]', 'ofm[0]'.
1
# Unflatten design now that its compiled
ungroup -all -flatten
Information: Updating graph... (UID-83)
Warning: Design 'array_8' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
1
# force hold time to be met for all flops
set_fix_hold clk
1
# Compile again with higher effort
compile -map_effort high
Warning: "The variable 'compile_high_effort_area_in_incremental' is supported in DC NXT only. Ignoring this setting." (OPT-1726)

Information: There are 225 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition tt0p85v25c set on design array_8 has different process,
voltage and temperatures parameters than the parameters at which target library 
saed32io_wb_tt1p05v25c_2p5v is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'array_8'
Information: The register 'genblk3[7].genblk1[7].U_pe_inner/en_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[7].genblk1[7].U_pe_inner/en_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[7].genblk1[7].U_pe_inner/clr_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[7].genblk1[7].U_pe_inner/clr_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[7].genblk1[6].U_pe_inner/en_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[7].genblk1[6].U_pe_inner/clr_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[7].genblk1[5].U_pe_inner/en_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[7].genblk1[5].U_pe_inner/clr_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[7].genblk1[4].U_pe_inner/en_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[7].genblk1[4].U_pe_inner/clr_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[7].genblk1[3].U_pe_inner/en_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[7].genblk1[3].U_pe_inner/clr_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[7].genblk1[2].U_pe_inner/en_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[7].genblk1[2].U_pe_inner/clr_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[7].genblk1[1].U_pe_inner/en_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[7].genblk1[1].U_pe_inner/clr_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[7].U_pe_border/en_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[7].U_pe_border/clr_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[6].genblk1[7].U_pe_inner/en_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[6].genblk1[7].U_pe_inner/clr_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[5].genblk1[7].U_pe_inner/en_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[5].genblk1[7].U_pe_inner/clr_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[4].genblk1[7].U_pe_inner/en_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[4].genblk1[7].U_pe_inner/clr_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[3].genblk1[7].U_pe_inner/en_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[3].genblk1[7].U_pe_inner/clr_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[2].genblk1[7].U_pe_inner/en_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[2].genblk1[7].U_pe_inner/clr_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[1].genblk1[7].U_pe_inner/en_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[1].genblk1[7].U_pe_inner/clr_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[7].U_pe_inner/en_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[7].U_pe_inner/en_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[7].U_pe_inner/clr_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[7].U_pe_inner/clr_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[6].U_pe_inner/en_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[6].U_pe_inner/clr_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[5].U_pe_inner/en_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[5].U_pe_inner/clr_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[4].U_pe_inner/en_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[4].U_pe_inner/clr_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[3].U_pe_inner/en_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[3].U_pe_inner/clr_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[2].U_pe_inner/en_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[2].U_pe_inner/clr_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[1].U_pe_inner/en_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[1].U_pe_inner/clr_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].U_pe_border/en_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].U_pe_border/clr_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[7].U_pe_border/U_mul_border/U_sobol_W/sobolSeq_reg[0]' will be removed. (OPT-1207)
Information: The register 'genblk3[6].U_pe_border/U_mul_border/U_sobol_W/sobolSeq_reg[0]' will be removed. (OPT-1207)
Information: The register 'genblk3[5].U_pe_border/U_mul_border/U_sobol_W/sobolSeq_reg[0]' will be removed. (OPT-1207)
Information: The register 'genblk3[4].U_pe_border/U_mul_border/U_sobol_W/sobolSeq_reg[0]' will be removed. (OPT-1207)
Information: The register 'genblk3[3].U_pe_border/U_mul_border/U_sobol_W/sobolSeq_reg[0]' will be removed. (OPT-1207)
Information: The register 'genblk3[2].U_pe_border/U_mul_border/U_sobol_W/sobolSeq_reg[0]' will be removed. (OPT-1207)
Information: The register 'genblk3[1].U_pe_border/U_mul_border/U_sobol_W/sobolSeq_reg[0]' will be removed. (OPT-1207)
Information: The register 'genblk3[0].U_pe_border/U_mul_border/U_sobol_W/sobolSeq_reg[0]' will be removed. (OPT-1207)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (High effort)
  -------------------------------
  Mapping Optimization (Phase 2)

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:03:02   89371.3      7.08    8225.3      34.6                                0.00  
    0:03:02   89267.1      7.08    8213.0      34.6                                0.00  
    0:03:02   89267.1      7.08    8213.0      34.6                                0.00  
    0:03:03   89256.6      7.08    8213.0      34.6                                0.00  
    0:03:03   89256.6      7.08    8213.0      34.6                                0.00  
    0:03:08   81394.4      6.91    7299.3      13.6                                0.00  
    0:03:10   81205.4      7.11    7307.5      14.2                                0.00  
    0:03:10   81186.6      6.84    7246.4      14.2                                0.00  
    0:03:10   81194.9      6.84    7222.0      14.1                                0.00  
    0:03:11   81201.6      6.84    7166.7      14.1                                0.00  
    0:03:11   81209.4      6.84    7150.0      14.1                                0.00  
    0:03:12   81206.1      6.84    7116.6      14.1                                0.00  
    0:03:12   81211.0      6.84    7075.8      14.1                                0.00  
    0:03:12   81211.7      6.84    7073.4      14.1                                0.00  
    0:03:12   81211.7      6.84    7073.4      14.1                                0.00  
    0:03:12   81211.7      6.84    7073.4      14.1                                0.00  
    0:03:13   81320.2      6.84    7026.9       3.8                                0.00  
    0:03:13   81333.7      6.78    7024.6       3.0                                0.00  
    0:03:13   81355.3      6.78    7023.4       2.5                                0.00  
    0:03:13   81355.3      6.78    7023.4       2.5                                0.00  
    0:03:13   81355.3      6.78    7023.4       2.5                                0.00  
    0:03:13   81355.3      6.78    7023.4       2.5                                0.00  



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:03:13   81355.3      6.78    7023.4       2.5                                0.00  
    0:03:13   81379.2      6.49    7004.0       2.5 genblk3[6].U_pe_border/U_acc/sum_o_reg[22]/D      0.00  
    0:03:14   81477.0      6.28    6930.5       2.5 genblk3[7].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:14   81521.8      6.20    6907.9       2.5 genblk3[3].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:03:14   81558.4      6.14    6869.7       2.5 genblk3[7].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:14   81582.8      6.10    6855.9       2.6 genblk3[4].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:03:14   81618.9      6.08    6838.7       2.6 genblk3[4].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:03:14   81683.7      6.05    6826.2       2.5 genblk3[0].U_pe_border/U_acc/sum_o_reg[22]/D      0.00  
    0:03:14   81726.1      5.97    6787.1       2.5 genblk3[7].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:14   81755.1      5.96    6769.3       2.5 genblk3[6].U_pe_border/U_acc/sum_o_reg[22]/D      0.00  
    0:03:14   81756.1      5.94    6742.2       2.5 genblk3[1].U_pe_border/U_acc/sum_o_reg[22]/D      0.00  
    0:03:14   81800.8      5.91    6740.3       2.5 genblk3[7].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:15   81829.3      5.87    6728.0       2.5 genblk3[3].U_pe_border/U_acc/sum_o_reg[22]/D      0.00  
    0:03:15   81841.0      5.84    6712.9       2.5 genblk3[2].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:15   81911.1      5.80    6702.6       2.5 genblk3[1].U_pe_border/U_acc/sum_o_reg[22]/D      0.00  
    0:03:15   81933.0      5.78    6685.5       2.5 genblk3[3].U_pe_border/U_acc/sum_o_reg[22]/D      0.00  
    0:03:15   81998.5      5.74    6660.2       2.5 genblk3[7].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:15   82078.1      5.72    6657.1       2.5 genblk3[7].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:15   82143.2      5.68    6649.8       2.5 genblk3[2].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:15   82163.0      5.64    6628.5       2.5 genblk3[4].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:03:15   82210.2      5.58    6574.1       2.4 genblk3[1].U_pe_border/U_acc/sum_o_reg[22]/D      0.00  
    0:03:15   82270.0      5.56    6551.5       2.4 genblk3[5].genblk1[5].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:03:16   82296.9      5.56    6543.9       2.4 genblk3[5].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:16   82321.6      5.54    6538.7       2.4 genblk3[2].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:16   82407.0      5.51    6519.2       2.3 genblk3[4].genblk1[7].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:03:16   82445.3      5.49    6505.8       2.3 genblk3[5].genblk1[7].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:03:16   82458.8      5.48    6493.7       2.3 genblk3[7].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:16   82488.3      5.47    6480.0       2.3 genblk3[5].genblk1[1].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:03:16   82498.4      5.46    6473.9       2.3 genblk3[4].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:16   82554.1      5.44    6453.1       2.3 genblk3[3].U_pe_border/U_acc/sum_o_reg[22]/D      0.00  
    0:03:16   82594.0      5.42    6449.5       2.3 genblk3[6].genblk1[4].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:03:16   82653.2      5.41    6434.1       2.3 genblk3[7].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:16   82665.4      5.39    6431.5       2.3 genblk3[0].genblk1[4].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:03:17   82677.6      5.38    6415.0       2.3 genblk3[5].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:17   82709.9      5.37    6408.2       2.3 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:17   82722.6      5.37    6403.5       2.3 genblk3[0].genblk1[4].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:03:17   82725.1      5.37    6398.8       2.3 genblk3[0].genblk1[4].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:03:17   82765.6      5.35    6389.6       2.2 genblk3[0].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:03:17   82828.1      5.33    6380.2       2.2 genblk3[7].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:17   82835.4      5.32    6373.2       2.2 genblk3[5].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:17   82836.7      5.32    6372.9       2.2 genblk3[2].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:17   82870.8      5.31    6368.4       2.2 genblk3[7].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:17   82879.4      5.30    6365.6       2.2 genblk3[4].U_pe_border/U_acc/sum_o_reg[22]/D      0.00  
    0:03:17   82886.3      5.29    6363.0       2.2 genblk3[2].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:18   82923.1      5.29    6362.1       2.1 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:03:18   82936.6      5.28    6361.0       2.1 genblk3[2].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:18   82963.8      5.27    6343.8       2.1 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:18   83014.6      5.25    6341.4       2.1 genblk3[2].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:18   83080.9      5.24    6327.5       2.2 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:18   83118.0      5.22    6310.2       2.1 genblk3[0].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:03:18   83147.3      5.22    6304.5       2.1 genblk3[4].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:18   83154.4      5.21    6295.1       2.1 genblk3[3].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:18   83201.7      5.19    6270.4       2.1 genblk3[0].genblk1[4].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:03:18   83209.5      5.19    6265.4       2.1 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:03:18   83209.0      5.19    6263.9       2.1 genblk3[2].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:18   83219.2      5.17    6259.1       2.1 genblk3[6].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:03:19   83249.4      5.16    6256.2       2.1 genblk3[3].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:19   83269.3      5.16    6245.5       5.1 genblk3[5].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:19   83275.6      5.15    6236.2       5.1 genblk3[7].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:19   83299.3      5.14    6232.7       5.1 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:19   83334.8      5.14    6221.7       5.1 genblk3[2].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:19   83340.2      5.13    6212.1       5.0 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:19   83369.1      5.13    6204.6       5.0 genblk3[2].genblk1[4].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:03:19   83391.3      5.12    6187.9       5.0 genblk3[0].genblk1[4].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:03:19   83420.7      5.11    6175.6       5.0 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:03:20   83427.1      5.10    6174.5       5.0 genblk3[4].U_pe_border/U_acc/sum_o_reg[22]/D      0.00  
    0:03:20   83469.0      5.09    6167.0       5.0 genblk3[5].genblk1[6].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:03:20   83495.5      5.09    6151.1       5.0 genblk3[4].U_pe_border/U_acc/sum_o_reg[22]/D      0.00  
    0:03:20   83519.3      5.09    6146.7       4.9 genblk3[7].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:20   83538.1      5.08    6145.3       4.9 genblk3[4].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:20   83560.5      5.06    6136.2       4.9 genblk3[5].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:20   83549.3      5.05    6121.6       4.9 genblk3[2].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:20   83564.6      5.04    6116.7       4.9 genblk3[4].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:20   83601.4      5.04    6109.0       4.9 genblk3[6].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:20   83601.9      5.03    6109.0       4.9 genblk3[2].U_pe_border/U_acc/sum_o_reg[22]/D      0.00  
    0:03:21   83609.1      5.03    6101.1       4.9 genblk3[4].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:21   83616.9      5.03    6098.6       4.9 genblk3[7].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:21   83618.0      5.02    6087.0       4.9 genblk3[7].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:21   83653.0      5.01    6082.5       4.9 genblk3[4].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:21   83672.6      5.01    6076.4       4.9 genblk3[4].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:21   83718.1      5.00    6056.0       4.9 genblk3[3].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:21   83730.8      4.99    6054.7       4.9 genblk3[7].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:21   83734.9      4.99    6052.6       4.9 genblk3[1].U_pe_border/U_acc/sum_o_reg[22]/D      0.00  
    0:03:21   83758.5      4.99    6051.6       4.8 genblk3[6].genblk1[3].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:03:21   83795.6      4.98    6049.8       4.8 genblk3[5].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:21   83812.4      4.97    6045.8       4.8 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:21   83840.8      4.97    6034.0       4.7 genblk3[7].genblk1[1].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:03:21   83861.2      4.96    6025.2       4.7 genblk3[4].genblk1[6].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:03:22   83887.3      4.95    6014.5       4.7 genblk3[7].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:22   83891.2      4.94    6010.7       4.7 genblk3[2].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:22   83891.2      4.94    6010.6       4.7 genblk3[2].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:22   83891.7      4.93    6009.1       4.7 genblk3[4].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:22   83916.8      4.93    5994.1       1.7 genblk3[5].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:22   83934.4      4.92    5991.6       1.7 genblk3[7].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:22   83949.1      4.92    5992.2       1.7 genblk3[4].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:22   83970.4      4.91    5980.7       1.7 genblk3[1].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:22   83964.3      4.90    5968.4       1.7 genblk3[7].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:22   83974.3      4.89    5966.9       1.7 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:22   83979.1      4.88    5964.0       1.7 genblk3[4].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:23   83984.2      4.88    5953.7       1.7 genblk3[1].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:23   84001.2      4.88    5948.0       1.7 genblk3[3].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:23   84027.6      4.87    5937.4       1.6 genblk3[2].genblk1[6].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:03:23   84039.1      4.87    5925.1       2.8 genblk3[5].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:23   84055.6      4.86    5926.0       2.8 genblk3[2].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:03:23   84063.7      4.85    5924.8       2.8 genblk3[6].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:23   84084.8      4.84    5915.7       2.8 genblk3[2].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:23   84085.8      4.84    5914.4       2.7 genblk3[3].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:23   84105.1      4.83    5907.2       2.7 genblk3[6].genblk1[3].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:03:23   84137.9      4.83    5900.6       2.7 genblk3[6].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:24   84142.5      4.83    5899.8       2.7 genblk3[5].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:24   84182.2      4.82    5891.3       2.7 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:24   84210.9      4.82    5891.6       2.7 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:24   84238.1      4.81    5884.7       2.7 genblk3[7].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:24   84254.1      4.81    5872.6       2.6 genblk3[4].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:24   84276.7      4.80    5871.6       2.6 genblk3[2].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:24   84295.2      4.80    5871.3       2.6 genblk3[2].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:24   84362.3      4.79    5860.8       2.6 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:24   84370.7      4.78    5852.6       2.6 genblk3[4].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:24   84395.6      4.77    5840.0       2.5 genblk3[6].genblk1[1].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:03:25   84405.5      4.77    5830.4       2.5 genblk3[2].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:03:25   84437.3      4.76    5815.6       2.5 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:25   84456.6      4.75    5798.1       2.4 genblk3[3].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:25   84482.5      4.74    5796.6       2.4 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:25   84512.5      4.73    5782.6       2.3 genblk3[1].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:25   84525.2      4.73    5782.2       2.3 genblk3[1].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:25   84527.3      4.72    5779.1       2.3 genblk3[7].U_pe_border/U_acc/sum_o_reg[22]/D      0.00  
    0:03:25   84543.8      4.72    5775.6       2.3 genblk3[7].genblk1[3].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:03:25   84553.5      4.72    5779.3       2.3 genblk3[1].U_pe_border/U_acc/sum_o_reg[22]/D      0.00  
    0:03:25   84553.5      4.72    5779.2       2.3 genblk3[1].U_pe_border/U_acc/sum_o_reg[22]/D      0.00  
    0:03:26   84565.1      4.72    5781.2       2.3 genblk3[7].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:26   84565.7      4.71    5779.5       2.3 genblk3[6].U_pe_border/U_acc/sum_o_reg[22]/D      0.00  
    0:03:26   84594.1      4.71    5764.6       2.1 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:26   84603.3      4.71    5755.0       2.3 genblk3[7].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:26   84618.3      4.70    5742.2       2.3 genblk3[7].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:26   84623.9      4.70    5738.4       2.3 genblk3[2].genblk1[4].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:03:26   84633.5      4.70    5735.6       2.3 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:03:26   84654.1      4.69    5726.1       2.3 genblk3[3].U_pe_border/U_acc/sum_o_reg[22]/D      0.00  
    0:03:26   84681.0      4.68    5722.3       2.3 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:26   84708.2      4.67    5720.5       2.3 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:26   84718.4      4.67    5705.3       2.3 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:27   84733.4      4.66    5705.8       2.3 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:03:27   84758.5      4.66    5699.5       2.2 genblk3[4].U_pe_border/U_acc/sum_o_reg[22]/D      0.00  
    0:03:27   84780.2      4.65    5688.9       2.2 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:27   84803.8      4.64    5680.4       2.2 genblk3[4].U_pe_border/U_acc/sum_o_reg[22]/D      0.00  
    0:03:27   84810.6      4.64    5679.2       2.2 genblk3[7].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:27   84823.9      4.63    5663.9       2.2 genblk3[5].genblk1[4].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:03:27   84832.3      4.63    5659.4       2.2 genblk3[2].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:27   84821.1      4.63    5655.1       2.3 genblk3[3].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:27   84834.5      4.62    5642.6       2.2 genblk3[2].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:03:27   84834.3      4.62    5640.4       2.2 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:27   84862.2      4.61    5637.1       2.2 genblk3[7].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:28   84868.3      4.60    5627.7       2.2 genblk3[4].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:28   84868.6      4.60    5627.7       2.2 genblk3[4].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:30   84872.4      4.60    5627.5       2.2 genblk3[4].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:30   84863.3      4.60    5626.6       2.2 genblk3[7].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:31   84858.2      4.60    5626.0       2.2 genblk3[1].U_pe_border/U_acc/sum_o_reg[22]/D      0.00  
    0:03:31   84881.0      4.59    5614.4       2.2 genblk3[7].genblk1[3].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:03:31   84883.3      4.59    5609.4       2.2 genblk3[5].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:03:31   84879.3      4.59    5607.9       2.2 genblk3[5].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:31   84905.4      4.58    5603.1       2.2 genblk3[5].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:31   84920.4      4.58    5597.2       2.2 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:31   84921.2      4.57    5595.9       2.2 genblk3[2].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:31   84919.9      4.57    5595.4       2.2 genblk3[7].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:31   84927.3      4.57    5594.9       2.2 genblk3[5].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:03:31   84928.8      4.57    5594.2       2.2 genblk3[1].U_pe_border/U_acc/sum_o_reg[22]/D      0.00  
    0:03:31   84936.2      4.56    5591.5       2.2 genblk3[3].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:31   84948.9      4.56    5589.6       2.2 genblk3[0].genblk1[4].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:03:32   84979.7      4.55    5584.1       2.2 genblk3[5].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:03:32   85000.2      4.55    5583.9       2.2 genblk3[4].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:32   85024.6      4.55    5574.7       2.2 genblk3[2].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:32   85029.7      4.55    5574.6       2.2 genblk3[4].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:32   85034.3      4.54    5574.3       2.2 genblk3[2].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:03:32   85039.1      4.54    5573.3       2.2 genblk3[7].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:32   85038.6      4.54    5572.4       2.2 genblk3[4].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:33   85073.7      4.54    5573.0       2.2 genblk3[2].genblk1[4].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:03:33   85082.8      4.54    5572.7       2.2 genblk3[4].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:33   85084.1      4.53    5572.1       2.3 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:33   85108.3      4.53    5570.7       2.3 genblk3[5].genblk1[4].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:03:33   85125.5      4.52    5569.2       2.3 genblk3[7].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:33   85144.6      4.52    5559.4       2.3 genblk3[4].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:33   85150.7      4.52    5558.7       2.3 genblk3[4].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:33   85168.5      4.51    5556.5       2.3 genblk3[4].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:33   85203.0      4.51    5542.6       2.2 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:03:33   85208.1      4.51    5538.1       2.2 genblk3[2].genblk1[4].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:03:33   85233.3      4.50    5537.9       2.2 genblk3[2].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:33   85245.5      4.50    5537.2       2.2 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:03:33   85251.1      4.50    5531.9       2.2 genblk3[4].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:34   85269.4      4.49    5529.0       2.2 genblk3[7].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:34   85316.6      4.49    5526.7       2.2 genblk3[3].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:34   85345.1      4.48    5524.7       2.2 genblk3[3].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:34   85345.6      4.48    5524.7       2.2 genblk3[6].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:03:34   85376.4      4.48    5522.8       2.2 genblk3[2].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:34   85382.7      4.47    5522.2       2.2 genblk3[5].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:34   85401.0      4.47    5513.5       2.2 genblk3[4].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:34   85409.7      4.47    5513.3       2.2 genblk3[5].genblk1[4].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:03:34   85405.1      4.47    5507.1       2.2 genblk3[2].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:03:34   85409.9      4.47    5504.1       2.2 genblk3[7].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:34   85416.8      4.46    5505.7       2.3 genblk3[3].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:35   85406.6      4.46    5505.1       2.3 genblk3[6].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:35   85400.0      4.46    5503.4       2.3 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:03:35   85413.0      4.46    5502.6       2.3 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:35   85425.2      4.46    5501.8       2.3 genblk3[6].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:35   85437.4      4.45    5500.7       2.3 genblk3[7].genblk1[1].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:03:35   85452.4      4.45    5497.7       2.3 genblk3[2].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:35   85467.9      4.45    5499.5       2.3 genblk3[1].U_pe_border/U_acc/sum_o_reg[22]/D      0.00  
    0:03:35   85479.6      4.44    5500.5       1.3 genblk3[5].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:35   85481.1      4.44    5498.2       1.4 genblk3[4].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:35   85501.4      4.44    5495.3       1.4 genblk3[7].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:36   85502.4      4.44    5494.8       1.4 genblk3[6].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:03:36   85502.4      4.44    5493.0       1.4 genblk3[7].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:36   85506.2      4.43    5489.8       1.4 genblk3[7].U_pe_border/U_acc/sum_o_reg[22]/D      0.00  
    0:03:36   85498.1      4.43    5486.5       1.4 genblk3[2].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:36   85508.8      4.42    5477.2       1.4 genblk3[4].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:37   85507.3      4.41    5470.5       1.4 genblk3[4].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:37   85507.5      4.40    5431.0       1.4 genblk3[3].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:03:37   85531.7      4.38    5394.5       1.4 genblk3[0].genblk1[4].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:03:38   85551.2      4.35    5379.4       1.2 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:38   85561.6      4.34    5367.0       1.2 genblk3[1].U_pe_border/U_acc/sum_o_reg[22]/D      0.00  
    0:03:39   85567.2      4.33    5348.3       1.2 genblk3[3].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:39   85578.9      4.33    5347.3       1.2 genblk3[5].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:03:39   85581.5      4.33    5347.2       1.2 genblk3[6].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:39   85583.5      4.33    5346.9       1.2 genblk3[2].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:39   85589.6      4.33    5346.8       1.2 genblk3[3].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:39   85592.4      4.33    5344.0       1.2 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:03:40   85585.3      4.33    5343.7       1.2 genblk3[3].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:40   85588.8      4.32    5343.6       1.2 genblk3[3].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:40   85590.6      4.32    5342.9       1.2 genblk3[3].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:40   85601.3      4.32    5342.1       1.2 genblk3[7].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:40   85629.8      4.32    5342.1       1.2 genblk3[2].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:40   85631.0      4.32    5341.8       1.2 genblk3[7].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:40   85636.1      4.32    5341.3       1.2 genblk3[2].genblk1[4].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:03:40   85637.6      4.32    5338.5       1.2 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:41   85636.9      4.32    5336.8       1.2 genblk3[4].genblk1[7].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:03:41   85638.4      4.32    5336.7       1.2 genblk3[0].genblk1[4].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:03:41   85638.4      4.32    5336.7       1.2 genblk3[2].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:41   85636.6      4.32    5335.9       1.2 genblk3[2].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:41   85639.9      4.32    5335.7       1.2 genblk3[4].genblk1[7].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:03:41   85642.5      4.31    5335.9       1.2 genblk3[7].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:41   85641.7      4.31    5333.2       1.2 genblk3[4].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:42   85646.5      4.31    5332.9       1.2 genblk3[2].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:42   85646.5      4.31    5331.7       1.2 genblk3[4].U_pe_border/U_acc/sum_o_reg[22]/D      0.00  
    0:03:42   85652.4      4.31    5331.2       1.2 genblk3[5].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:42   85655.2      4.31    5331.2       1.2 genblk3[2].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:42   85656.7      4.31    5331.2       1.2 genblk3[2].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:42   85661.3      4.31    5331.2       1.2 genblk3[2].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:43   85662.8      4.31    5331.1       1.2 genblk3[6].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:43   85663.8      4.31    5331.1       1.2 genblk3[3].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:43   85662.8      4.31    5330.5       1.2 genblk3[1].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:43   85665.8      4.31    5330.5       1.2 genblk3[2].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:43   85671.4      4.31    5328.8       1.2 genblk3[4].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:43   85672.7      4.31    5328.7       1.2 genblk3[2].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:43   85683.6      4.31    5327.6       1.2 genblk3[3].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:43   85685.9      4.31    5326.9       1.2 genblk3[2].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:03:44   85697.4      4.31    5326.8       1.2 genblk3[2].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:44   85703.2      4.31    5326.8       1.2 genblk3[2].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:44   85704.7      4.31    5326.7       1.2 genblk3[2].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:45   85702.4      4.31    5323.3       1.3 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:45   85702.7      4.30    5323.3       1.3 genblk3[7].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:45   85705.5      4.30    5323.3       1.3 genblk3[0].genblk1[4].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:03:45   85706.8      4.30    5323.3       1.3 genblk3[5].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:45   85707.0      4.30    5322.8       1.4 genblk3[5].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:45   85706.8      4.30    5322.2       1.4 genblk3[7].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:45   85720.0      4.30    5321.5       1.4 genblk3[7].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:46   85725.3      4.30    5321.5       1.4 genblk3[2].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:46   85726.6      4.30    5321.5       1.4 genblk3[5].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:46   85730.9      4.30    5321.2       1.4 genblk3[2].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:46   85733.2      4.30    5318.5       1.4 genblk3[4].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:46   85750.7      4.30    5316.7       1.3 genblk3[6].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:46   85752.0      4.30    5316.7       1.3 genblk3[1].U_pe_border/U_acc/sum_o_reg[22]/D      0.00  
    0:03:46   85761.7      4.30    5316.0       1.3 genblk3[7].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:46   85766.5      4.30    5315.8       1.3 genblk3[4].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:46   85777.9      4.30    5314.6       1.3 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:03:47   85781.2      4.30    5313.5       1.3 genblk3[2].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:47   85793.4      4.30    5312.6       1.3 genblk3[3].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:47   85794.7      4.30    5311.5       1.3 genblk3[1].U_pe_border/U_acc/sum_o_reg[22]/D      0.00  
    0:03:47   85797.5      4.29    5311.4       1.3 genblk3[2].genblk1[4].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:03:47   85797.5      4.29    5311.4       1.3                                0.00  
    0:03:51   83898.5      4.29    5309.8      10.6                                0.00  


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:03:52   83898.5      4.29    5309.8      10.6                                0.00  
    0:03:52   83961.6      4.29    5305.9       0.7 net255441                      0.00  
    0:03:52   83979.9      4.29    5302.0       0.5 net267711                      0.00  
    0:03:53   83979.6      4.29    5299.7       0.4 net240879                      0.00  
    0:03:53   83980.6      4.29    5300.1       0.4 net241739                      0.00  
    0:03:53   84005.5      4.29    5299.8       0.3 net230318                      0.00  
    0:03:53   83993.1      4.29    5298.9       0.3 net224188                      0.00  
    0:03:53   84005.3      4.29    5298.6       0.2 net222489                      0.00  
    0:03:53   84009.3      4.29    5296.9       0.2 net190765                      0.00  
    0:03:53   84006.0      4.29    5296.8       0.2 genblk3[1].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:53   84013.1      4.29    5296.3       0.2 genblk3[7].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:53   84010.1      4.29    5295.9       0.2 genblk3[7].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:54   84025.3      4.29    5292.0       0.2 genblk3[6].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:54   84026.9      4.29    5289.1       0.2 genblk3[7].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:54   84052.8      4.28    5288.1       0.2 genblk3[2].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:03:54   84051.3      4.28    5287.5       0.2 genblk3[5].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:03:54   84059.1      4.28    5284.8       0.2 genblk3[5].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:54   84060.7      4.27    5283.2       0.2 genblk3[2].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:54   84074.9      4.27    5283.2       0.2 genblk3[0].genblk1[4].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:03:54   84071.6      4.27    5282.3       0.2 genblk3[7].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:54   84066.0      4.27    5281.7       0.2 genblk3[2].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:03:54   84065.5      4.27    5278.1       0.2 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:54   84066.5      4.27    5278.0       0.2 genblk3[1].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:55   84067.0      4.26    5277.5       0.2 genblk3[6].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:55   84079.7      4.26    5276.4       0.2 genblk3[2].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:55   84076.4      4.26    5273.2       0.2 genblk3[7].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:55   84082.0      4.26    5272.0       0.2 genblk3[4].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:55   84098.0      4.26    5268.9       0.2 genblk3[4].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:55   84138.4      4.26    5267.9       0.2 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:55   84133.6      4.25    5266.6       0.2 genblk3[7].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:55   84135.6      4.25    5265.9       0.2 genblk3[6].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:55   84134.4      4.25    5265.0       0.2 genblk3[5].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:55   84149.1      4.25    5262.7       0.2 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:55   84148.9      4.25    5261.4       0.5 genblk3[2].genblk1[4].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:03:56   84137.2      4.25    5258.8       0.5 genblk3[7].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:56   84137.2      4.25    5258.3       0.5 genblk3[4].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:56   84141.2      4.25    5258.2       0.2 net220635                      0.00  
    0:03:56   84132.1      4.25    5258.1       0.2 net189871                      0.00  
    0:03:56   84137.2      4.25    5257.8       0.2 net191189                      0.00  
    0:03:56   84145.0      4.25    5256.4       0.1 net239325                      0.00  
    0:03:56   84148.3      4.25    5256.4       0.1 net268705                      0.00  
    0:03:56   84151.1      4.25    5256.2       0.1 net275210                      0.00  
    0:03:56   84168.9      4.25    5255.8       0.0 genblk3[7].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:03:57   84185.2      4.24    5255.1       0.0                                0.00  
    0:03:57   84182.7      4.24    5254.0       0.0                                0.00  
    0:03:57   84172.5      4.24    5252.5       0.0                                0.00  
    0:03:57   84202.2      4.24    5251.4       0.0                                0.00  
    0:03:57   84196.1      4.24    5251.2       0.0                                0.00  
    0:03:57   84220.3      4.24    5249.6       0.0                                0.00  
    0:03:57   84217.5      4.24    5248.9       0.0                                0.00  
    0:03:57   84217.5      4.24    5248.9       0.0                                0.00  
    0:03:57   84217.2      4.24    5247.6       0.0                                0.00  
    0:03:58   84224.6      4.24    5245.3       0.0                                0.00  
    0:03:58   84210.6      4.24    5242.1       0.0                                0.00  
    0:03:58   84213.7      4.24    5240.9       0.0                                0.00  
    0:03:58   84211.1      4.24    5240.5       0.0                                0.00  
    0:03:58   84201.5      4.24    5238.8       0.0                                0.00  
    0:03:58   84195.4      4.24    5232.2       0.0                                0.00  
    0:03:58   84182.4      4.24    5230.5       0.0                                0.00  
    0:03:58   84199.4      4.24    5227.9       0.0                                0.00  
    0:03:58   84198.2      4.24    5226.2       0.0                                0.00  
    0:03:58   84196.9      4.24    5225.9       0.0                                0.00  
    0:03:58   84201.5      4.24    5222.1       0.0                                0.00  
    0:03:58   84201.5      4.24    5221.9       0.0                                0.00  
    0:03:59   84208.8      4.24    5218.4       0.0                                0.00  
    0:03:59   84214.2      4.24    5216.7       0.0                                0.00  
    0:03:59   84220.3      4.24    5214.4       0.0                                0.00  
    0:03:59   84227.4      4.24    5213.7       0.0                                0.00  
    0:03:59   84229.4      4.24    5213.1       0.0                                0.00  
    0:03:59   84226.6      4.24    5212.2       0.0                                0.00  
    0:03:59   84232.5      4.24    5209.4       0.0                                0.00  
    0:03:59   84231.2      4.24    5206.9       0.0                                0.00  
    0:03:59   84222.6      4.24    5203.2       0.0                                0.00  
    0:03:59   84233.0      4.24    5198.5       0.0                                0.00  
    0:03:59   84241.6      4.24    5194.0       0.0                                0.00  
    0:03:59   84249.5      4.24    5190.0       0.0                                0.00  
    0:04:00   84245.7      4.24    5188.8       0.0                                0.00  
    0:04:00   84243.7      4.24    5187.8       0.0                                0.00  
    0:04:00   84235.5      4.24    5184.5       0.0                                0.00  
    0:04:00   84236.8      4.24    5183.8       0.0                                0.00  
    0:04:00   84253.6      4.24    5175.5       0.0                                0.00  
    0:04:00   84251.5      4.24    5174.7       0.0                                0.00  
    0:04:00   84252.8      4.24    5173.4       0.0                                0.00  
    0:04:00   84279.7      4.24    5172.3       0.0                                0.00  
    0:04:00   84271.4      4.24    5168.3       0.0                                0.00  
    0:04:00   84268.1      4.24    5162.8       0.0                                0.00  
    0:04:00   84282.5      4.24    5161.8       0.0                                0.00  
    0:04:00   84280.8      4.24    5160.5       0.0                                0.00  
    0:04:00   84281.0      4.24    5157.8       0.0                                0.00  
    0:04:01   84278.5      4.24    5155.7       0.0                                0.00  
    0:04:01   84272.9      4.24    5152.5       0.0                                0.00  
    0:04:01   84274.9      4.24    5150.7       0.0                                0.00  
    0:04:01   84286.3      4.24    5149.7       0.0                                0.00  
    0:04:01   84291.7      4.24    5147.2       0.0                                0.00  
    0:04:01   84283.0      4.24    5144.9       0.0                                0.00  
    0:04:01   84277.5      4.24    5144.0       0.0                                0.00  
    0:04:01   84294.5      4.24    5142.9       0.0                                0.00  
    0:04:01   84294.7      4.24    5138.9       0.0                                0.00  
    0:04:01   84295.0      4.24    5137.6       0.0                                0.00  
    0:04:01   84304.1      4.24    5133.4       0.0                                0.00  
    0:04:01   84305.9      4.24    5130.2       0.0                                0.00  
    0:04:01   84315.8      4.24    5129.2       0.0                                0.00  
    0:04:02   84317.1      4.24    5126.6       0.0                                0.00  
    0:04:02   84317.9      4.24    5125.7       0.0                                0.00  
    0:04:02   84346.1      4.24    5125.3       0.0                                0.00  
    0:04:02   84358.8      4.24    5124.5       0.0                                0.00  
    0:04:02   84376.8      4.24    5121.7       0.0                                0.00  
    0:04:02   84384.2      4.24    5120.9       0.0                                0.00  
    0:04:02   84385.7      4.24    5110.6       0.0                                0.00  
    0:04:02   84383.2      4.24    5109.3       0.0                                0.00  
    0:04:02   84383.2      4.24    5106.6       0.0                                0.00  
    0:04:02   84384.4      4.24    5103.7       0.0                                0.00  
    0:04:02   84390.8      4.24    5098.4       0.0                                0.00  
    0:04:02   84394.4      4.24    5096.2       0.0                                0.00  
    0:04:02   84388.8      4.24    5089.7       0.0                                0.00  
    0:04:03   84390.5      4.24    5089.3       0.0                                0.00  
    0:04:03   84396.9      4.24    5088.2       0.0                                0.00  
    0:04:03   84402.7      4.24    5084.3       0.0                                0.00  
    0:04:03   84417.5      4.24    5083.1       0.0                                0.00  
    0:04:03   84423.8      4.24    5082.2       0.0                                0.00  
    0:04:03   84423.6      4.24    5081.1       0.0                                0.00  
    0:04:03   84426.1      4.24    5076.7       0.0                                0.00  
    0:04:03   84415.5      4.24    5075.4       0.0                                0.00  
    0:04:03   84439.6      4.24    5072.7       0.0                                0.00  
    0:04:03   84460.7      4.24    5068.8       0.0                                0.00  
    0:04:03   84459.7      4.24    5068.2       0.0                                0.00  
    0:04:03   84501.9      4.24    5067.0       0.0                                0.00  
    0:04:04   84507.5      4.24    5065.2       0.0                                0.00  
    0:04:04   84507.5      4.24    5064.7       0.0                                0.00  
    0:04:04   84536.7      4.24    5064.0       0.0                                0.00  
    0:04:04   84526.8      4.24    5061.1       0.0                                0.00  
    0:04:04   84542.0      4.24    5060.7       0.0                                0.00  
    0:04:04   84547.9      4.24    5058.3       0.0                                0.00  
    0:04:04   84560.3      4.24    5057.2       0.0                                0.00  
    0:04:04   84560.8      4.24    5055.0       0.0                                0.00  
    0:04:04   84559.0      4.24    5054.4       0.0                                0.00  
    0:04:04   84582.4      4.24    5053.2       0.0                                0.00  
    0:04:04   84569.7      4.24    5052.4       0.0                                0.00  
    0:04:04   84569.2      4.24    5051.8       0.0                                0.00  
    0:04:04   84576.1      4.24    5049.8       0.0                                0.00  
    0:04:04   84573.3      4.24    5041.3       0.0                                0.00  
    0:04:04   84572.8      4.24    5038.4       0.0                                0.00  
    0:04:05   84609.1      4.24    5037.3       0.0                                0.00  
    0:04:05   84613.4      4.24    5033.7       0.0                                0.00  
    0:04:05   84612.9      4.24    5032.7       0.0                                0.00  
    0:04:05   84607.6      4.24    5032.4       0.0                                0.00  
    0:04:05   84606.1      4.24    5030.8       0.0                                0.00  
    0:04:05   84590.1      4.24    5030.4       0.0                                0.00  
    0:04:05   84592.3      4.24    5028.6       0.0                                0.00  
    0:04:05   84597.9      4.24    5027.7       0.0                                0.00  
    0:04:05   84597.9      4.24    5024.6       0.0                                0.00  
    0:04:05   84604.5      4.24    5023.9       0.0                                0.00  
    0:04:05   84605.0      4.24    5022.2       0.0                                0.00  
    0:04:05   84614.2      4.24    5017.1       0.0                                0.00  
    0:04:05   84616.0      4.24    5016.2       0.0                                0.00  
    0:04:05   84612.2      4.24    5015.5       0.0                                0.00  
    0:04:06   84617.0      4.24    5012.6       0.0                                0.00  
    0:04:06   84619.0      4.24    5010.1       0.0                                0.00  
    0:04:06   84621.3      4.24    5009.8       0.0                                0.00  
    0:04:06   84605.8      4.24    5008.9       0.0                                0.00  
    0:04:06   84615.5      4.24    5007.1       0.0                                0.00  
    0:04:06   84633.5      4.24    5005.8       0.0                                0.00  
    0:04:06   84662.2      4.24    5003.0       0.0                                0.00  
    0:04:06   84667.6      4.24    5001.1       0.0                                0.00  
    0:04:06   84662.2      4.24    4997.9       0.0                                0.00  
    0:04:06   84666.3      4.24    4994.3       0.0                                0.00  
    0:04:06   84668.1      4.24    4992.6       0.0                                0.00  
    0:04:06   84692.2      4.24    4992.2       0.0                                0.00  
    0:04:06   84727.5      4.24    4990.8       0.0                                0.00  
    0:04:06   84730.8      4.24    4989.2       0.0                                0.00  
    0:04:07   84722.7      4.24    4986.1       0.0                                0.00  
    0:04:07   84730.8      4.24    4985.3       0.0                                0.00  
    0:04:07   84757.0      4.24    4983.6       0.0                                0.00  
    0:04:07   84792.9      4.24    4982.4       0.0                                0.00  
    0:04:07   84799.0      4.24    4982.3       0.0                                0.00  
    0:04:07   84819.5      4.24    4980.6       0.0                                0.00  
    0:04:07   84819.8      4.24    4979.1       0.0                                0.00  
    0:04:07   84834.3      4.24    4978.7       0.0                                0.00  
    0:04:07   84839.4      4.24    4977.2       0.0                                0.00  
    0:04:07   84858.2      4.24    4975.6       0.0                                0.00  
    0:04:07   84874.4      4.24    4970.6       0.0                                0.00  
    0:04:07   84879.5      4.24    4967.9       0.0                                0.00  
    0:04:07   84903.9      4.24    4967.3       0.0                                0.00  
    0:04:07   84901.4      4.24    4966.4       0.0                                0.00  
    0:04:07   84897.6      4.24    4965.6       0.0                                0.00  
    0:04:08   84910.8      4.24    4954.7       0.0                                0.00  
    0:04:08   84912.3      4.24    4953.5       0.0                                0.00  
    0:04:08   84914.1      4.24    4953.0       0.0                                0.00  
    0:04:08   84917.6      4.24    4948.6       0.0                                0.00  
    0:04:08   84933.7      4.24    4946.1       0.0                                0.00  
    0:04:08   84930.9      4.24    4941.6       0.0                                0.00  
    0:04:08   84933.1      4.24    4940.2       0.0                                0.00  
    0:04:08   84959.3      4.24    4940.0       0.0                                0.00  
    0:04:08   84960.6      4.24    4938.3       0.0                                0.00  
    0:04:08   84958.8      4.24    4937.4       0.0                                0.00  
    0:04:08   84947.9      4.24    4933.0       0.0                                0.00  
    0:04:08   84982.7      4.24    4929.0       0.0                                0.00  
    0:04:08   84986.5      4.24    4928.1       0.0                                0.00  
    0:04:08   85036.8      4.24    4927.8       0.0                                0.00  
    0:04:08   85059.2      4.24    4927.3       0.0                                0.00  
    0:04:08   85065.6      4.24    4926.2       0.0                                0.00  
    0:04:09   85065.8      4.24    4924.8       0.0                                0.00  
    0:04:09   85062.3      4.24    4924.1       0.0                                0.00  
    0:04:09   85067.3      4.24    4923.5       0.0                                0.00  
    0:04:09   85100.1      4.24    4922.1       0.0                                0.00  
    0:04:09   85112.1      4.24    4918.1       0.0                                0.00  
    0:04:09   85111.0      4.24    4917.7       0.0                                0.00  
    0:04:09   85147.9      4.24    4916.6       0.0                                0.00  
    0:04:09   85149.7      4.24    4916.4       0.0                                0.00  
    0:04:09   85153.5      4.24    4914.8       0.0                                0.00  
    0:04:09   85168.2      4.24    4913.9       0.0                                0.00  
    0:04:09   85197.2      4.24    4912.1       0.0                                0.00  
    0:04:09   85197.2      4.24    4910.7       0.0                                0.00  
    0:04:09   85203.3      4.24    4909.4       0.0                                0.00  
    0:04:09   85212.7      4.24    4908.2       0.0                                0.00  
    0:04:09   85213.2      4.24    4905.7       0.0                                0.00  
    0:04:10   85230.0      4.24    4903.8       0.0                                0.00  
    0:04:10   85231.0      4.24    4903.5       0.0                                0.00  
    0:04:10   85231.0      4.24    4902.6       0.0                                0.00  
    0:04:10   85234.3      4.24    4901.8       0.0                                0.00  
    0:04:10   85243.7      4.24    4901.1       0.0                                0.00  
    0:04:10   85255.9      4.24    4900.4       0.0                                0.00  
    0:04:10   85252.6      4.24    4898.5       0.0                                0.00  
    0:04:10   85254.6      4.24    4897.8       0.0                                0.00  
    0:04:10   85255.4      4.24    4897.4       0.0                                0.00  
    0:04:10   85255.4      4.24    4897.3       0.0                                0.00  
    0:04:10   85247.8      4.24    4896.5       0.0                                0.00  
    0:04:10   85238.6      4.24    4895.7       0.0                                0.00  
    0:04:10   85250.3      4.24    4895.7       0.0                                0.00  


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:04:10   85250.3      4.24    4895.7       0.0                                0.00  
    0:04:10   85250.3      4.24    4895.7       0.0                                0.00  
    0:04:12   83057.1      4.25    4867.0       0.1                                0.00  
    0:04:13   82481.4      4.24    4852.1       0.1                                0.00  
    0:04:13   82295.9      4.24    4850.2       0.2                                0.00  
    0:04:13   82196.3      4.24    4830.0       0.2                                0.00  
    0:04:13   82173.1      4.24    4825.1       0.2                                0.00  
    0:04:13   82173.1      4.24    4825.1       0.2                                0.00  
    0:04:14   82215.6      4.24    4823.8       0.0 net255440                      0.00  
    0:04:14   82220.7      4.24    4822.3       0.0                                0.00  
    0:04:15   81143.9      4.24    4823.2       0.0                                0.00  
    0:04:16   80786.5      4.24    4838.9       0.1                                0.00  
    0:04:16   80741.8      4.28    4838.4       0.1                                0.00  
    0:04:16   80730.1      4.28    4838.4       0.1                                0.00  
    0:04:16   80730.1      4.28    4838.4       0.1                                0.00  
    0:04:16   80730.1      4.28    4838.4       0.1                                0.00  
    0:04:16   80730.1      4.28    4838.4       0.1                                0.00  
    0:04:16   80730.1      4.28    4838.4       0.1                                0.00  
    0:04:17   80739.3      4.28    4832.4       0.0 net237226                      0.00  
    0:04:17   80742.3      4.26    4828.8       0.0 genblk3[7].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:04:17   80742.6      4.26    4828.8       0.0 genblk3[7].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:04:17   80752.2      4.25    4829.4       0.0 genblk3[7].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:04:17   80752.2      4.25    4829.3       0.0                                0.00  
    0:04:17   80754.5      4.24    4829.1       0.0                                0.00  
    0:04:17   80755.5      4.24    4829.0       0.0                                0.00  
    0:04:18   80760.9      4.24    4828.2       0.0                                0.00  
    0:04:18   80765.7      4.24    4827.3       0.0                                0.00  
    0:04:18   80769.8      4.24    4827.2       0.0                                0.00  
    0:04:18   80760.1      4.24    4827.2       0.0                                0.00  
    0:04:18   80761.4      4.24    4826.8       0.0                                0.00  
    0:04:18   80775.1      4.24    4825.3       0.0                                0.00  
    0:04:18   80784.5      4.24    4823.9       0.0                                0.00  
    0:04:18   80780.9      4.24    4823.0       0.0                                0.00  
    0:04:18   80783.0      4.24    4819.0       0.0                                0.00  
    0:04:18   80782.7      4.24    4818.1       0.0                                0.00  
    0:04:18   80784.2      4.24    4817.9       0.0                                0.00  
    0:04:19   80785.8      4.24    4816.9       0.0                                0.00  
    0:04:19   80789.1      4.24    4816.1       0.0                                0.00  
    0:04:19   80799.7      4.24    4814.4       0.0                                0.00  
    0:04:19   80799.0      4.24    4813.4       0.0                                0.00  
    0:04:19   80798.7      4.24    4813.2       0.0                                0.00  
    0:04:19   80800.5      4.24    4812.6       0.0                                0.00  
    0:04:19   80802.0      4.24    4812.2       0.0                                0.00  
    0:04:19   80803.3      4.24    4811.8       0.0                                0.00  
    0:04:19   80800.3      4.24    4811.2       0.0                                0.00  
    0:04:19   80800.3      4.24    4811.0       0.0                                0.00  
    0:04:19   80802.0      4.24    4809.7       0.0                                0.00  
    0:04:19   80802.3      4.24    4807.8       0.0                                0.00  
    0:04:19   80801.0      4.24    4799.6       0.0                                0.00  
    0:04:20   80799.5      4.24    4799.0       0.0                                0.00  
    0:04:20   80805.3      4.24    4797.4       0.0                                0.00  
    0:04:20   80806.6      4.24    4796.7       0.0                                0.00  
    0:04:20   80809.9      4.24    4795.5       0.0                                0.00  
    0:04:20   80812.7      4.24    4795.2       0.0                                0.00  
    0:04:20   80817.8      4.24    4794.2       0.0                                0.00  
    0:04:20   80821.9      4.24    4787.6       0.0                                0.00  
    0:04:20   80813.0      4.24    4785.7       0.0                                0.00  
    0:04:20   80814.0      4.24    4785.5       0.0                                0.00  
    0:04:20   80823.1      4.24    4784.5       0.0                                0.00  
    0:04:20   80821.6      4.24    4783.3       0.0                                0.00  
    0:04:21   80822.1      4.24    4780.7       0.0                                0.00  
    0:04:21   80820.6      4.24    4780.5       0.0                                0.00  
    0:04:21   80817.0      4.24    4779.9       0.0                                0.00  
    0:04:21   80819.8      4.24    4778.7       0.0                                0.00  
    0:04:21   80821.1      4.24    4775.2       0.0                                0.00  
    0:04:21   80814.2      4.24    4771.9       0.0                                0.00  
    0:04:21   80816.0      4.24    4767.4       0.0                                0.00  
    0:04:21   80823.9      4.24    4758.3       0.0                                0.00  
    0:04:21   80822.4      4.24    4757.9       0.0                                0.00  
    0:04:21   80822.4      4.24    4757.7       0.0                                0.00  
    0:04:21   80842.2      4.24    4757.1       0.0                                0.00  
    0:04:22   80846.8      4.24    4755.7       0.0                                0.00  
    0:04:22   80849.3      4.24    4755.0       0.0                                0.00  
    0:04:22   80851.8      4.24    4754.3       0.0                                0.00  
    0:04:22   80856.2      4.24    4753.2       0.0                                0.00  
    0:04:22   80856.2      4.24    4753.2       0.0                                0.00  
    0:04:22   80855.4      4.24    4752.6       0.0                                0.00  
    0:04:22   80854.4      4.24    4751.9       0.0                                0.00  
    0:04:22   80866.3      4.24    4750.7       0.0                                0.00  
    0:04:22   80867.4      4.24    4750.6       0.0                                0.00  
    0:04:22   80883.1      4.24    4750.4       0.0                                0.00  
    0:04:22   80883.1      4.24    4749.8       0.0                                0.00  
    0:04:22   80883.4      4.24    4749.6       0.0                                0.00  
    0:04:23   80884.6      4.24    4748.8       0.0                                0.00  
    0:04:23   80886.2      4.24    4748.7       0.0                                0.00  
    0:04:23   80886.2      4.24    4748.3       0.0                                0.00  
    0:04:23   80886.7      4.24    4747.5       0.0                                0.00  
    0:04:23   80901.7      4.24    4747.3       0.0                                0.00  
    0:04:23   80901.7      4.24    4747.0       0.0                                0.00  
    0:04:23   80900.4      4.24    4746.6       0.0                                0.00  
    0:04:23   80900.4      4.24    4746.0       0.0                                0.00  
    0:04:23   80902.9      4.24    4745.3       0.0                                0.00  
    0:04:23   80915.4      4.24    4744.6       0.0                                0.00  
    0:04:23   80918.4      4.24    4744.4       0.0                                0.00  
    0:04:23   80918.2      4.24    4743.7       0.0                                0.00  
    0:04:23   80918.2      4.24    4743.2       0.0                                0.00  
    0:04:23   80921.2      4.24    4743.1       0.0                                0.00  
    0:04:24   80931.6      4.24    4742.9       0.0                                0.00  
    0:04:24   80931.6      4.24    4742.9       0.0                                0.00  
    0:04:24   80945.1      4.24    4742.3       0.0                                0.00  
    0:04:24   80950.7      4.24    4741.6       0.0                                0.00  
    0:04:24   80953.8      4.24    4740.0       0.0                                0.00  
    0:04:24   80957.3      4.24    4739.8       0.0                                0.00  
    0:04:24   80957.3      4.24    4739.5       0.0                                0.00  
    0:04:24   80969.0      4.24    4739.1       0.0                                0.00  
    0:04:24   80973.6      4.24    4739.0       0.0                                0.00  
    0:04:24   80974.3      4.24    4738.8       0.0                                0.00  
    0:04:24   80975.6      4.24    4738.7       0.0                                0.00  
    0:04:24   80975.6      4.24    4738.9       0.0                                0.00  
    0:04:24   80967.2      4.24    4738.2       0.0                                0.00  
    0:04:24   80966.5      4.24    4738.4       0.0                                0.00  
    0:04:25   80955.5      4.24    4737.7       0.0                                0.00  
    0:04:25   80955.5      4.24    4737.5       0.0                                0.00  
    0:04:25   80956.8      4.24    4736.2       0.0                                0.00  
    0:04:25   80978.7      4.24    4736.1       0.0                                0.00  
    0:04:25   80996.5      4.24    4733.7       0.0                                0.00  
    0:04:25   81008.9      4.24    4733.5       0.0                                0.00  
    0:04:25   81022.4      4.24    4732.8       0.0                                0.00  
    0:04:25   81034.1      4.24    4732.7       0.0                                0.00  
    0:04:25   81035.8      4.24    4730.7       0.0                                0.00  
    0:04:25   81035.8      4.24    4730.7       0.0                                0.00  
    0:04:25   81039.2      4.24    4730.5       0.0                                0.00  
    0:04:25   81057.7      4.24    4729.8       0.0                                0.00  
    0:04:25   81057.2      4.24    4729.1       0.0                                0.00  
    0:04:25   81053.4      4.24    4727.6       0.0                                0.00  
    0:04:25   81080.8      4.24    4725.4       0.0                                0.00  
    0:04:25   81084.6      4.24    4725.2       0.0                                0.00  
    0:04:26   81097.1      4.24    4724.1       0.0                                0.00  
    0:04:26   81108.8      4.24    4724.0       0.0                                0.00  
    0:04:26   81124.0      4.24    4723.3       0.0                                0.00  
    0:04:26   81125.3      4.24    4723.0       0.0                                0.00  
    0:04:26   81126.8      4.24    4721.4       0.0                                0.00  
    0:04:26   81127.8      4.24    4721.2       0.0                                0.00  
    0:04:26   81139.5      4.24    4721.2       0.0                                0.00  
    0:04:26   81131.9      4.24    4721.1       0.0                                0.00  
    0:04:26   81137.8      4.24    4720.1       0.0                                0.00  
    0:04:26   81140.3      4.24    4719.8       0.0                                0.00  
    0:04:26   81133.4      4.24    4719.6       0.0                                0.00  
    0:04:26   81133.4      4.24    4719.6       0.0                                0.00  
    0:04:26   81135.2      4.24    4719.5       0.0                                0.00  
    0:04:27   81137.3      4.24    4719.4       0.0                                0.00  
    0:04:27   81139.0      4.24    4719.3       0.0 genblk3[7].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:04:27   81147.7      4.23    4719.5       0.0 genblk3[2].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:04:27   81164.7      4.22    4719.9       0.0 genblk3[4].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:04:27   81163.9      4.20    4719.2       0.0 genblk3[7].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:04:27   81173.3      4.20    4719.3       0.0 genblk3[4].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:04:27   81179.2      4.19    4718.9       0.0 genblk3[4].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:04:27   81200.0      4.18    4715.7       0.0 genblk3[7].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:04:28   81209.7      4.18    4716.2       0.0                                0.00  


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'array_8' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
1
check_design
1
#############################################
# Take a look at area, max, and min timings #
#############################################
report_area > array_8_area.txt
report_power > array_8_power.txt
report_timing -delay min > array_8_min_delay.txt
report_timing -delay max > array_8_max_delay.txt
#### write out final netlist ######
write -format verilog array_8 -output array_8.vg
Writing verilog file '/filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/16bit/unarytemporal/array_8.vg'.
1
exit
Memory usage for this session 366 Mbytes.
Memory usage for this session including child processes 366 Mbytes.
CPU usage for this session 269 seconds ( 0.07 hours ).
Elapsed time for this session 273 seconds ( 0.08 hours ).

Thank you...
