Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Sat Jun 15 11:12:40 2024
| Host         : LA-1497 running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (20)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (36)
5. checking no_input_delay (5)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (20)
-------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/SERIAL_CLOCK_0/inst/acc_reg[19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: design_1_i/SERIAL_CLOCK_0/inst/clk_1_16_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (36)
-------------------------------------------------
 There are 36 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     13.794        0.000                      0                 1382        0.070        0.000                      0                 1382        2.000        0.000                       0                   557  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
sys_clock                        {0.000 4.000}        8.000           125.000         
  clk_out1_design_1_clk_wiz_0_0  {0.000 10.000}       20.000          50.000          
  clkfbout_design_1_clk_wiz_0_0  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clock                                                                                                                                                                          2.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0       13.794        0.000                      0                 1382        0.070        0.000                      0                 1382        8.750        0.000                       0                   553  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       13.794ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.794ns  (required time - arrival time)
  Source:                 design_1_i/pmod_keypad_0/U0/row_debounce[8].debounce_keys/result_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/kalkulator_0/inst/set_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.945ns  (logic 1.014ns (17.057%)  route 4.931ns (82.943%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 18.538 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=551, routed)         1.773    -0.919    design_1_i/pmod_keypad_0/U0/row_debounce[8].debounce_keys/clk
    SLICE_X96Y81         FDCE                                         r  design_1_i/pmod_keypad_0/U0/row_debounce[8].debounce_keys/result_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y81         FDCE (Prop_fdce_C_Q)         0.518    -0.401 f  design_1_i/pmod_keypad_0/U0/row_debounce[8].debounce_keys/result_reg/Q
                         net (fo=6, routed)           1.477     1.076    design_1_i/kalkulator_0/inst/keys[8]
    SLICE_X107Y87        LUT4 (Prop_lut4_I0_O)        0.124     1.200 f  design_1_i/kalkulator_0/inst/data_lcd[7]_i_13/O
                         net (fo=3, routed)           1.118     2.318    design_1_i/kalkulator_0/inst/data_lcd[7]_i_13_n_0
    SLICE_X107Y83        LUT6 (Prop_lut6_I2_O)        0.124     2.442 r  design_1_i/kalkulator_0/inst/data_lcd[7]_i_6/O
                         net (fo=5, routed)           1.127     3.569    design_1_i/kalkulator_0/inst/data_lcd[7]_i_6_n_0
    SLICE_X111Y90        LUT6 (Prop_lut6_I2_O)        0.124     3.693 r  design_1_i/kalkulator_0/inst/set[6]_i_3/O
                         net (fo=1, routed)           0.572     4.265    design_1_i/kalkulator_0/inst/set[6]_i_3_n_0
    SLICE_X111Y88        LUT6 (Prop_lut6_I0_O)        0.124     4.389 r  design_1_i/kalkulator_0/inst/set[6]_i_1/O
                         net (fo=7, routed)           0.637     5.026    design_1_i/kalkulator_0/inst/set
    SLICE_X111Y88        FDRE                                         r  design_1_i/kalkulator_0/inst/set_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=551, routed)         1.683    18.538    design_1_i/kalkulator_0/inst/clk
    SLICE_X111Y88        FDRE                                         r  design_1_i/kalkulator_0/inst/set_reg[4]/C
                         clock pessimism              0.567    19.105    
                         clock uncertainty           -0.080    19.025    
    SLICE_X111Y88        FDRE (Setup_fdre_C_CE)      -0.205    18.820    design_1_i/kalkulator_0/inst/set_reg[4]
  -------------------------------------------------------------------
                         required time                         18.820    
                         arrival time                          -5.026    
  -------------------------------------------------------------------
                         slack                                 13.794    

Slack (MET) :             13.794ns  (required time - arrival time)
  Source:                 design_1_i/pmod_keypad_0/U0/row_debounce[8].debounce_keys/result_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/kalkulator_0/inst/set_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.945ns  (logic 1.014ns (17.057%)  route 4.931ns (82.943%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 18.538 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=551, routed)         1.773    -0.919    design_1_i/pmod_keypad_0/U0/row_debounce[8].debounce_keys/clk
    SLICE_X96Y81         FDCE                                         r  design_1_i/pmod_keypad_0/U0/row_debounce[8].debounce_keys/result_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y81         FDCE (Prop_fdce_C_Q)         0.518    -0.401 f  design_1_i/pmod_keypad_0/U0/row_debounce[8].debounce_keys/result_reg/Q
                         net (fo=6, routed)           1.477     1.076    design_1_i/kalkulator_0/inst/keys[8]
    SLICE_X107Y87        LUT4 (Prop_lut4_I0_O)        0.124     1.200 f  design_1_i/kalkulator_0/inst/data_lcd[7]_i_13/O
                         net (fo=3, routed)           1.118     2.318    design_1_i/kalkulator_0/inst/data_lcd[7]_i_13_n_0
    SLICE_X107Y83        LUT6 (Prop_lut6_I2_O)        0.124     2.442 r  design_1_i/kalkulator_0/inst/data_lcd[7]_i_6/O
                         net (fo=5, routed)           1.127     3.569    design_1_i/kalkulator_0/inst/data_lcd[7]_i_6_n_0
    SLICE_X111Y90        LUT6 (Prop_lut6_I2_O)        0.124     3.693 r  design_1_i/kalkulator_0/inst/set[6]_i_3/O
                         net (fo=1, routed)           0.572     4.265    design_1_i/kalkulator_0/inst/set[6]_i_3_n_0
    SLICE_X111Y88        LUT6 (Prop_lut6_I0_O)        0.124     4.389 r  design_1_i/kalkulator_0/inst/set[6]_i_1/O
                         net (fo=7, routed)           0.637     5.026    design_1_i/kalkulator_0/inst/set
    SLICE_X111Y88        FDRE                                         r  design_1_i/kalkulator_0/inst/set_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=551, routed)         1.683    18.538    design_1_i/kalkulator_0/inst/clk
    SLICE_X111Y88        FDRE                                         r  design_1_i/kalkulator_0/inst/set_reg[5]/C
                         clock pessimism              0.567    19.105    
                         clock uncertainty           -0.080    19.025    
    SLICE_X111Y88        FDRE (Setup_fdre_C_CE)      -0.205    18.820    design_1_i/kalkulator_0/inst/set_reg[5]
  -------------------------------------------------------------------
                         required time                         18.820    
                         arrival time                          -5.026    
  -------------------------------------------------------------------
                         slack                                 13.794    

Slack (MET) :             13.893ns  (required time - arrival time)
  Source:                 design_1_i/pmod_keypad_0/U0/row_debounce[8].debounce_keys/result_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/kalkulator_0/inst/set_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.847ns  (logic 1.014ns (17.341%)  route 4.833ns (82.659%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 18.539 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=551, routed)         1.773    -0.919    design_1_i/pmod_keypad_0/U0/row_debounce[8].debounce_keys/clk
    SLICE_X96Y81         FDCE                                         r  design_1_i/pmod_keypad_0/U0/row_debounce[8].debounce_keys/result_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y81         FDCE (Prop_fdce_C_Q)         0.518    -0.401 f  design_1_i/pmod_keypad_0/U0/row_debounce[8].debounce_keys/result_reg/Q
                         net (fo=6, routed)           1.477     1.076    design_1_i/kalkulator_0/inst/keys[8]
    SLICE_X107Y87        LUT4 (Prop_lut4_I0_O)        0.124     1.200 f  design_1_i/kalkulator_0/inst/data_lcd[7]_i_13/O
                         net (fo=3, routed)           1.118     2.318    design_1_i/kalkulator_0/inst/data_lcd[7]_i_13_n_0
    SLICE_X107Y83        LUT6 (Prop_lut6_I2_O)        0.124     2.442 r  design_1_i/kalkulator_0/inst/data_lcd[7]_i_6/O
                         net (fo=5, routed)           1.127     3.569    design_1_i/kalkulator_0/inst/data_lcd[7]_i_6_n_0
    SLICE_X111Y90        LUT6 (Prop_lut6_I2_O)        0.124     3.693 r  design_1_i/kalkulator_0/inst/set[6]_i_3/O
                         net (fo=1, routed)           0.572     4.265    design_1_i/kalkulator_0/inst/set[6]_i_3_n_0
    SLICE_X111Y88        LUT6 (Prop_lut6_I0_O)        0.124     4.389 r  design_1_i/kalkulator_0/inst/set[6]_i_1/O
                         net (fo=7, routed)           0.539     4.928    design_1_i/kalkulator_0/inst/set
    SLICE_X111Y89        FDRE                                         r  design_1_i/kalkulator_0/inst/set_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=551, routed)         1.684    18.539    design_1_i/kalkulator_0/inst/clk
    SLICE_X111Y89        FDRE                                         r  design_1_i/kalkulator_0/inst/set_reg[6]/C
                         clock pessimism              0.567    19.106    
                         clock uncertainty           -0.080    19.026    
    SLICE_X111Y89        FDRE (Setup_fdre_C_CE)      -0.205    18.821    design_1_i/kalkulator_0/inst/set_reg[6]
  -------------------------------------------------------------------
                         required time                         18.821    
                         arrival time                          -4.928    
  -------------------------------------------------------------------
                         slack                                 13.893    

Slack (MET) :             13.921ns  (required time - arrival time)
  Source:                 design_1_i/pmod_keypad_0/U0/row_debounce[8].debounce_keys/result_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/kalkulator_0/inst/set_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.817ns  (logic 1.014ns (17.433%)  route 4.803ns (82.567%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 18.537 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=551, routed)         1.773    -0.919    design_1_i/pmod_keypad_0/U0/row_debounce[8].debounce_keys/clk
    SLICE_X96Y81         FDCE                                         r  design_1_i/pmod_keypad_0/U0/row_debounce[8].debounce_keys/result_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y81         FDCE (Prop_fdce_C_Q)         0.518    -0.401 f  design_1_i/pmod_keypad_0/U0/row_debounce[8].debounce_keys/result_reg/Q
                         net (fo=6, routed)           1.477     1.076    design_1_i/kalkulator_0/inst/keys[8]
    SLICE_X107Y87        LUT4 (Prop_lut4_I0_O)        0.124     1.200 f  design_1_i/kalkulator_0/inst/data_lcd[7]_i_13/O
                         net (fo=3, routed)           1.118     2.318    design_1_i/kalkulator_0/inst/data_lcd[7]_i_13_n_0
    SLICE_X107Y83        LUT6 (Prop_lut6_I2_O)        0.124     2.442 r  design_1_i/kalkulator_0/inst/data_lcd[7]_i_6/O
                         net (fo=5, routed)           1.127     3.569    design_1_i/kalkulator_0/inst/data_lcd[7]_i_6_n_0
    SLICE_X111Y90        LUT6 (Prop_lut6_I2_O)        0.124     3.693 r  design_1_i/kalkulator_0/inst/set[6]_i_3/O
                         net (fo=1, routed)           0.572     4.265    design_1_i/kalkulator_0/inst/set[6]_i_3_n_0
    SLICE_X111Y88        LUT6 (Prop_lut6_I0_O)        0.124     4.389 r  design_1_i/kalkulator_0/inst/set[6]_i_1/O
                         net (fo=7, routed)           0.508     4.897    design_1_i/kalkulator_0/inst/set
    SLICE_X111Y87        FDRE                                         r  design_1_i/kalkulator_0/inst/set_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=551, routed)         1.682    18.537    design_1_i/kalkulator_0/inst/clk
    SLICE_X111Y87        FDRE                                         r  design_1_i/kalkulator_0/inst/set_reg[0]/C
                         clock pessimism              0.567    19.104    
                         clock uncertainty           -0.080    19.024    
    SLICE_X111Y87        FDRE (Setup_fdre_C_CE)      -0.205    18.819    design_1_i/kalkulator_0/inst/set_reg[0]
  -------------------------------------------------------------------
                         required time                         18.819    
                         arrival time                          -4.897    
  -------------------------------------------------------------------
                         slack                                 13.921    

Slack (MET) :             13.921ns  (required time - arrival time)
  Source:                 design_1_i/pmod_keypad_0/U0/row_debounce[8].debounce_keys/result_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/kalkulator_0/inst/set_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.817ns  (logic 1.014ns (17.433%)  route 4.803ns (82.567%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 18.537 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=551, routed)         1.773    -0.919    design_1_i/pmod_keypad_0/U0/row_debounce[8].debounce_keys/clk
    SLICE_X96Y81         FDCE                                         r  design_1_i/pmod_keypad_0/U0/row_debounce[8].debounce_keys/result_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y81         FDCE (Prop_fdce_C_Q)         0.518    -0.401 f  design_1_i/pmod_keypad_0/U0/row_debounce[8].debounce_keys/result_reg/Q
                         net (fo=6, routed)           1.477     1.076    design_1_i/kalkulator_0/inst/keys[8]
    SLICE_X107Y87        LUT4 (Prop_lut4_I0_O)        0.124     1.200 f  design_1_i/kalkulator_0/inst/data_lcd[7]_i_13/O
                         net (fo=3, routed)           1.118     2.318    design_1_i/kalkulator_0/inst/data_lcd[7]_i_13_n_0
    SLICE_X107Y83        LUT6 (Prop_lut6_I2_O)        0.124     2.442 r  design_1_i/kalkulator_0/inst/data_lcd[7]_i_6/O
                         net (fo=5, routed)           1.127     3.569    design_1_i/kalkulator_0/inst/data_lcd[7]_i_6_n_0
    SLICE_X111Y90        LUT6 (Prop_lut6_I2_O)        0.124     3.693 r  design_1_i/kalkulator_0/inst/set[6]_i_3/O
                         net (fo=1, routed)           0.572     4.265    design_1_i/kalkulator_0/inst/set[6]_i_3_n_0
    SLICE_X111Y88        LUT6 (Prop_lut6_I0_O)        0.124     4.389 r  design_1_i/kalkulator_0/inst/set[6]_i_1/O
                         net (fo=7, routed)           0.508     4.897    design_1_i/kalkulator_0/inst/set
    SLICE_X111Y87        FDRE                                         r  design_1_i/kalkulator_0/inst/set_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=551, routed)         1.682    18.537    design_1_i/kalkulator_0/inst/clk
    SLICE_X111Y87        FDRE                                         r  design_1_i/kalkulator_0/inst/set_reg[2]/C
                         clock pessimism              0.567    19.104    
                         clock uncertainty           -0.080    19.024    
    SLICE_X111Y87        FDRE (Setup_fdre_C_CE)      -0.205    18.819    design_1_i/kalkulator_0/inst/set_reg[2]
  -------------------------------------------------------------------
                         required time                         18.819    
                         arrival time                          -4.897    
  -------------------------------------------------------------------
                         slack                                 13.921    

Slack (MET) :             13.950ns  (required time - arrival time)
  Source:                 design_1_i/pmod_keypad_0/U0/row_debounce[8].debounce_keys/result_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/kalkulator_0/inst/set_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.826ns  (logic 1.014ns (17.406%)  route 4.812ns (82.594%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 18.539 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=551, routed)         1.773    -0.919    design_1_i/pmod_keypad_0/U0/row_debounce[8].debounce_keys/clk
    SLICE_X96Y81         FDCE                                         r  design_1_i/pmod_keypad_0/U0/row_debounce[8].debounce_keys/result_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y81         FDCE (Prop_fdce_C_Q)         0.518    -0.401 f  design_1_i/pmod_keypad_0/U0/row_debounce[8].debounce_keys/result_reg/Q
                         net (fo=6, routed)           1.477     1.076    design_1_i/kalkulator_0/inst/keys[8]
    SLICE_X107Y87        LUT4 (Prop_lut4_I0_O)        0.124     1.200 f  design_1_i/kalkulator_0/inst/data_lcd[7]_i_13/O
                         net (fo=3, routed)           1.118     2.318    design_1_i/kalkulator_0/inst/data_lcd[7]_i_13_n_0
    SLICE_X107Y83        LUT6 (Prop_lut6_I2_O)        0.124     2.442 r  design_1_i/kalkulator_0/inst/data_lcd[7]_i_6/O
                         net (fo=5, routed)           1.127     3.569    design_1_i/kalkulator_0/inst/data_lcd[7]_i_6_n_0
    SLICE_X111Y90        LUT6 (Prop_lut6_I2_O)        0.124     3.693 r  design_1_i/kalkulator_0/inst/set[6]_i_3/O
                         net (fo=1, routed)           0.572     4.265    design_1_i/kalkulator_0/inst/set[6]_i_3_n_0
    SLICE_X111Y88        LUT6 (Prop_lut6_I0_O)        0.124     4.389 r  design_1_i/kalkulator_0/inst/set[6]_i_1/O
                         net (fo=7, routed)           0.518     4.906    design_1_i/kalkulator_0/inst/set
    SLICE_X112Y90        FDRE                                         r  design_1_i/kalkulator_0/inst/set_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=551, routed)         1.684    18.539    design_1_i/kalkulator_0/inst/clk
    SLICE_X112Y90        FDRE                                         r  design_1_i/kalkulator_0/inst/set_reg[1]/C
                         clock pessimism              0.567    19.106    
                         clock uncertainty           -0.080    19.026    
    SLICE_X112Y90        FDRE (Setup_fdre_C_CE)      -0.169    18.857    design_1_i/kalkulator_0/inst/set_reg[1]
  -------------------------------------------------------------------
                         required time                         18.857    
                         arrival time                          -4.906    
  -------------------------------------------------------------------
                         slack                                 13.950    

Slack (MET) :             13.952ns  (required time - arrival time)
  Source:                 design_1_i/pmod_keypad_0/U0/row_debounce[8].debounce_keys/result_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/kalkulator_0/inst/data2_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.580ns  (logic 1.039ns (18.619%)  route 4.541ns (81.381%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 18.539 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=551, routed)         1.773    -0.919    design_1_i/pmod_keypad_0/U0/row_debounce[8].debounce_keys/clk
    SLICE_X96Y81         FDCE                                         r  design_1_i/pmod_keypad_0/U0/row_debounce[8].debounce_keys/result_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y81         FDCE (Prop_fdce_C_Q)         0.518    -0.401 f  design_1_i/pmod_keypad_0/U0/row_debounce[8].debounce_keys/result_reg/Q
                         net (fo=6, routed)           1.477     1.076    design_1_i/kalkulator_0/inst/keys[8]
    SLICE_X107Y87        LUT4 (Prop_lut4_I0_O)        0.124     1.200 f  design_1_i/kalkulator_0/inst/data_lcd[7]_i_13/O
                         net (fo=3, routed)           1.118     2.318    design_1_i/kalkulator_0/inst/data_lcd[7]_i_13_n_0
    SLICE_X107Y83        LUT6 (Prop_lut6_I2_O)        0.124     2.442 r  design_1_i/kalkulator_0/inst/data_lcd[7]_i_6/O
                         net (fo=5, routed)           0.669     3.110    design_1_i/kalkulator_0/inst/data_lcd[7]_i_6_n_0
    SLICE_X111Y90        LUT6 (Prop_lut6_I4_O)        0.124     3.234 r  design_1_i/kalkulator_0/inst/value[1]_i_2/O
                         net (fo=6, routed)           0.654     3.889    design_1_i/kalkulator_0/inst/value[1]_i_2_n_0
    SLICE_X110Y89        LUT3 (Prop_lut3_I1_O)        0.149     4.038 r  design_1_i/kalkulator_0/inst/data2[7]_i_1/O
                         net (fo=8, routed)           0.624     4.661    design_1_i/kalkulator_0/inst/data2
    SLICE_X110Y89        FDRE                                         r  design_1_i/kalkulator_0/inst/data2_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=551, routed)         1.684    18.539    design_1_i/kalkulator_0/inst/clk
    SLICE_X110Y89        FDRE                                         r  design_1_i/kalkulator_0/inst/data2_reg[1]/C
                         clock pessimism              0.567    19.106    
                         clock uncertainty           -0.080    19.026    
    SLICE_X110Y89        FDRE (Setup_fdre_C_CE)      -0.413    18.613    design_1_i/kalkulator_0/inst/data2_reg[1]
  -------------------------------------------------------------------
                         required time                         18.613    
                         arrival time                          -4.661    
  -------------------------------------------------------------------
                         slack                                 13.952    

Slack (MET) :             13.999ns  (required time - arrival time)
  Source:                 design_1_i/pmod_keypad_0/U0/row_debounce[8].debounce_keys/result_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/kalkulator_0/inst/data2_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.531ns  (logic 1.039ns (18.784%)  route 4.492ns (81.216%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 18.537 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=551, routed)         1.773    -0.919    design_1_i/pmod_keypad_0/U0/row_debounce[8].debounce_keys/clk
    SLICE_X96Y81         FDCE                                         r  design_1_i/pmod_keypad_0/U0/row_debounce[8].debounce_keys/result_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y81         FDCE (Prop_fdce_C_Q)         0.518    -0.401 f  design_1_i/pmod_keypad_0/U0/row_debounce[8].debounce_keys/result_reg/Q
                         net (fo=6, routed)           1.477     1.076    design_1_i/kalkulator_0/inst/keys[8]
    SLICE_X107Y87        LUT4 (Prop_lut4_I0_O)        0.124     1.200 f  design_1_i/kalkulator_0/inst/data_lcd[7]_i_13/O
                         net (fo=3, routed)           1.118     2.318    design_1_i/kalkulator_0/inst/data_lcd[7]_i_13_n_0
    SLICE_X107Y83        LUT6 (Prop_lut6_I2_O)        0.124     2.442 r  design_1_i/kalkulator_0/inst/data_lcd[7]_i_6/O
                         net (fo=5, routed)           0.669     3.110    design_1_i/kalkulator_0/inst/data_lcd[7]_i_6_n_0
    SLICE_X111Y90        LUT6 (Prop_lut6_I4_O)        0.124     3.234 r  design_1_i/kalkulator_0/inst/value[1]_i_2/O
                         net (fo=6, routed)           0.654     3.889    design_1_i/kalkulator_0/inst/value[1]_i_2_n_0
    SLICE_X110Y89        LUT3 (Prop_lut3_I1_O)        0.149     4.038 r  design_1_i/kalkulator_0/inst/data2[7]_i_1/O
                         net (fo=8, routed)           0.574     4.612    design_1_i/kalkulator_0/inst/data2
    SLICE_X107Y92        FDRE                                         r  design_1_i/kalkulator_0/inst/data2_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=551, routed)         1.682    18.537    design_1_i/kalkulator_0/inst/clk
    SLICE_X107Y92        FDRE                                         r  design_1_i/kalkulator_0/inst/data2_reg[3]/C
                         clock pessimism              0.567    19.104    
                         clock uncertainty           -0.080    19.024    
    SLICE_X107Y92        FDRE (Setup_fdre_C_CE)      -0.413    18.611    design_1_i/kalkulator_0/inst/data2_reg[3]
  -------------------------------------------------------------------
                         required time                         18.611    
                         arrival time                          -4.612    
  -------------------------------------------------------------------
                         slack                                 13.999    

Slack (MET) :             13.999ns  (required time - arrival time)
  Source:                 design_1_i/pmod_keypad_0/U0/row_debounce[8].debounce_keys/result_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/kalkulator_0/inst/data2_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.531ns  (logic 1.039ns (18.784%)  route 4.492ns (81.216%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 18.537 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=551, routed)         1.773    -0.919    design_1_i/pmod_keypad_0/U0/row_debounce[8].debounce_keys/clk
    SLICE_X96Y81         FDCE                                         r  design_1_i/pmod_keypad_0/U0/row_debounce[8].debounce_keys/result_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y81         FDCE (Prop_fdce_C_Q)         0.518    -0.401 f  design_1_i/pmod_keypad_0/U0/row_debounce[8].debounce_keys/result_reg/Q
                         net (fo=6, routed)           1.477     1.076    design_1_i/kalkulator_0/inst/keys[8]
    SLICE_X107Y87        LUT4 (Prop_lut4_I0_O)        0.124     1.200 f  design_1_i/kalkulator_0/inst/data_lcd[7]_i_13/O
                         net (fo=3, routed)           1.118     2.318    design_1_i/kalkulator_0/inst/data_lcd[7]_i_13_n_0
    SLICE_X107Y83        LUT6 (Prop_lut6_I2_O)        0.124     2.442 r  design_1_i/kalkulator_0/inst/data_lcd[7]_i_6/O
                         net (fo=5, routed)           0.669     3.110    design_1_i/kalkulator_0/inst/data_lcd[7]_i_6_n_0
    SLICE_X111Y90        LUT6 (Prop_lut6_I4_O)        0.124     3.234 r  design_1_i/kalkulator_0/inst/value[1]_i_2/O
                         net (fo=6, routed)           0.654     3.889    design_1_i/kalkulator_0/inst/value[1]_i_2_n_0
    SLICE_X110Y89        LUT3 (Prop_lut3_I1_O)        0.149     4.038 r  design_1_i/kalkulator_0/inst/data2[7]_i_1/O
                         net (fo=8, routed)           0.574     4.612    design_1_i/kalkulator_0/inst/data2
    SLICE_X107Y92        FDRE                                         r  design_1_i/kalkulator_0/inst/data2_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=551, routed)         1.682    18.537    design_1_i/kalkulator_0/inst/clk
    SLICE_X107Y92        FDRE                                         r  design_1_i/kalkulator_0/inst/data2_reg[6]/C
                         clock pessimism              0.567    19.104    
                         clock uncertainty           -0.080    19.024    
    SLICE_X107Y92        FDRE (Setup_fdre_C_CE)      -0.413    18.611    design_1_i/kalkulator_0/inst/data2_reg[6]
  -------------------------------------------------------------------
                         required time                         18.611    
                         arrival time                          -4.612    
  -------------------------------------------------------------------
                         slack                                 13.999    

Slack (MET) :             13.999ns  (required time - arrival time)
  Source:                 design_1_i/pmod_keypad_0/U0/row_debounce[8].debounce_keys/result_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/kalkulator_0/inst/data2_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.531ns  (logic 1.039ns (18.784%)  route 4.492ns (81.216%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 18.537 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=551, routed)         1.773    -0.919    design_1_i/pmod_keypad_0/U0/row_debounce[8].debounce_keys/clk
    SLICE_X96Y81         FDCE                                         r  design_1_i/pmod_keypad_0/U0/row_debounce[8].debounce_keys/result_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y81         FDCE (Prop_fdce_C_Q)         0.518    -0.401 f  design_1_i/pmod_keypad_0/U0/row_debounce[8].debounce_keys/result_reg/Q
                         net (fo=6, routed)           1.477     1.076    design_1_i/kalkulator_0/inst/keys[8]
    SLICE_X107Y87        LUT4 (Prop_lut4_I0_O)        0.124     1.200 f  design_1_i/kalkulator_0/inst/data_lcd[7]_i_13/O
                         net (fo=3, routed)           1.118     2.318    design_1_i/kalkulator_0/inst/data_lcd[7]_i_13_n_0
    SLICE_X107Y83        LUT6 (Prop_lut6_I2_O)        0.124     2.442 r  design_1_i/kalkulator_0/inst/data_lcd[7]_i_6/O
                         net (fo=5, routed)           0.669     3.110    design_1_i/kalkulator_0/inst/data_lcd[7]_i_6_n_0
    SLICE_X111Y90        LUT6 (Prop_lut6_I4_O)        0.124     3.234 r  design_1_i/kalkulator_0/inst/value[1]_i_2/O
                         net (fo=6, routed)           0.654     3.889    design_1_i/kalkulator_0/inst/value[1]_i_2_n_0
    SLICE_X110Y89        LUT3 (Prop_lut3_I1_O)        0.149     4.038 r  design_1_i/kalkulator_0/inst/data2[7]_i_1/O
                         net (fo=8, routed)           0.574     4.612    design_1_i/kalkulator_0/inst/data2
    SLICE_X107Y92        FDRE                                         r  design_1_i/kalkulator_0/inst/data2_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=551, routed)         1.682    18.537    design_1_i/kalkulator_0/inst/clk
    SLICE_X107Y92        FDRE                                         r  design_1_i/kalkulator_0/inst/data2_reg[7]/C
                         clock pessimism              0.567    19.104    
                         clock uncertainty           -0.080    19.024    
    SLICE_X107Y92        FDRE (Setup_fdre_C_CE)      -0.413    18.611    design_1_i/kalkulator_0/inst/data2_reg[7]
  -------------------------------------------------------------------
                         required time                         18.611    
                         arrival time                          -4.612    
  -------------------------------------------------------------------
                         slack                                 13.999    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 design_1_i/SERIAL_TX_FIFO_0/inst/wr_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_6_7/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.769%)  route 0.205ns (59.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=551, routed)         0.605    -0.603    design_1_i/SERIAL_TX_FIFO_0/inst/CLK_WR
    SLICE_X103Y87        FDRE                                         r  design_1_i/SERIAL_TX_FIFO_0/inst/wr_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y87        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  design_1_i/SERIAL_TX_FIFO_0/inst/wr_cnt_reg[3]/Q
                         net (fo=19, routed)          0.205    -0.257    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_6_7/ADDRD3
    SLICE_X104Y87        RAMD32                                       r  design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_6_7/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=551, routed)         0.875    -0.840    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_6_7/WCLK
    SLICE_X104Y87        RAMD32                                       r  design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_6_7/RAMA/CLK
                         clock pessimism              0.274    -0.567    
    SLICE_X104Y87        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.327    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_6_7/RAMA
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 design_1_i/SERIAL_TX_FIFO_0/inst/wr_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_6_7/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.769%)  route 0.205ns (59.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=551, routed)         0.605    -0.603    design_1_i/SERIAL_TX_FIFO_0/inst/CLK_WR
    SLICE_X103Y87        FDRE                                         r  design_1_i/SERIAL_TX_FIFO_0/inst/wr_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y87        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  design_1_i/SERIAL_TX_FIFO_0/inst/wr_cnt_reg[3]/Q
                         net (fo=19, routed)          0.205    -0.257    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_6_7/ADDRD3
    SLICE_X104Y87        RAMD32                                       r  design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_6_7/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=551, routed)         0.875    -0.840    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_6_7/WCLK
    SLICE_X104Y87        RAMD32                                       r  design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_6_7/RAMA_D1/CLK
                         clock pessimism              0.274    -0.567    
    SLICE_X104Y87        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.327    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 design_1_i/SERIAL_TX_FIFO_0/inst/wr_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_6_7/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.769%)  route 0.205ns (59.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=551, routed)         0.605    -0.603    design_1_i/SERIAL_TX_FIFO_0/inst/CLK_WR
    SLICE_X103Y87        FDRE                                         r  design_1_i/SERIAL_TX_FIFO_0/inst/wr_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y87        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  design_1_i/SERIAL_TX_FIFO_0/inst/wr_cnt_reg[3]/Q
                         net (fo=19, routed)          0.205    -0.257    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_6_7/ADDRD3
    SLICE_X104Y87        RAMD32                                       r  design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_6_7/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=551, routed)         0.875    -0.840    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_6_7/WCLK
    SLICE_X104Y87        RAMD32                                       r  design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_6_7/RAMB/CLK
                         clock pessimism              0.274    -0.567    
    SLICE_X104Y87        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.327    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_6_7/RAMB
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 design_1_i/SERIAL_TX_FIFO_0/inst/wr_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_6_7/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.769%)  route 0.205ns (59.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=551, routed)         0.605    -0.603    design_1_i/SERIAL_TX_FIFO_0/inst/CLK_WR
    SLICE_X103Y87        FDRE                                         r  design_1_i/SERIAL_TX_FIFO_0/inst/wr_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y87        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  design_1_i/SERIAL_TX_FIFO_0/inst/wr_cnt_reg[3]/Q
                         net (fo=19, routed)          0.205    -0.257    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_6_7/ADDRD3
    SLICE_X104Y87        RAMD32                                       r  design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_6_7/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=551, routed)         0.875    -0.840    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_6_7/WCLK
    SLICE_X104Y87        RAMD32                                       r  design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_6_7/RAMB_D1/CLK
                         clock pessimism              0.274    -0.567    
    SLICE_X104Y87        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.327    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 design_1_i/SERIAL_TX_FIFO_0/inst/wr_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_6_7/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.769%)  route 0.205ns (59.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=551, routed)         0.605    -0.603    design_1_i/SERIAL_TX_FIFO_0/inst/CLK_WR
    SLICE_X103Y87        FDRE                                         r  design_1_i/SERIAL_TX_FIFO_0/inst/wr_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y87        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  design_1_i/SERIAL_TX_FIFO_0/inst/wr_cnt_reg[3]/Q
                         net (fo=19, routed)          0.205    -0.257    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_6_7/ADDRD3
    SLICE_X104Y87        RAMD32                                       r  design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_6_7/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=551, routed)         0.875    -0.840    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_6_7/WCLK
    SLICE_X104Y87        RAMD32                                       r  design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_6_7/RAMC/CLK
                         clock pessimism              0.274    -0.567    
    SLICE_X104Y87        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.327    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_6_7/RAMC
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 design_1_i/SERIAL_TX_FIFO_0/inst/wr_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_6_7/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.769%)  route 0.205ns (59.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=551, routed)         0.605    -0.603    design_1_i/SERIAL_TX_FIFO_0/inst/CLK_WR
    SLICE_X103Y87        FDRE                                         r  design_1_i/SERIAL_TX_FIFO_0/inst/wr_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y87        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  design_1_i/SERIAL_TX_FIFO_0/inst/wr_cnt_reg[3]/Q
                         net (fo=19, routed)          0.205    -0.257    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_6_7/ADDRD3
    SLICE_X104Y87        RAMD32                                       r  design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_6_7/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=551, routed)         0.875    -0.840    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_6_7/WCLK
    SLICE_X104Y87        RAMD32                                       r  design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_6_7/RAMC_D1/CLK
                         clock pessimism              0.274    -0.567    
    SLICE_X104Y87        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.327    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 design_1_i/SERIAL_TX_FIFO_0/inst/wr_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_6_7/RAMD/ADR3
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.769%)  route 0.205ns (59.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=551, routed)         0.605    -0.603    design_1_i/SERIAL_TX_FIFO_0/inst/CLK_WR
    SLICE_X103Y87        FDRE                                         r  design_1_i/SERIAL_TX_FIFO_0/inst/wr_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y87        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  design_1_i/SERIAL_TX_FIFO_0/inst/wr_cnt_reg[3]/Q
                         net (fo=19, routed)          0.205    -0.257    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_6_7/ADDRD3
    SLICE_X104Y87        RAMS32                                       r  design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_6_7/RAMD/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=551, routed)         0.875    -0.840    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_6_7/WCLK
    SLICE_X104Y87        RAMS32                                       r  design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_6_7/RAMD/CLK
                         clock pessimism              0.274    -0.567    
    SLICE_X104Y87        RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240    -0.327    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_6_7/RAMD
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 design_1_i/SERIAL_TX_FIFO_0/inst/wr_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_6_7/RAMD_D1/ADR3
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.769%)  route 0.205ns (59.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=551, routed)         0.605    -0.603    design_1_i/SERIAL_TX_FIFO_0/inst/CLK_WR
    SLICE_X103Y87        FDRE                                         r  design_1_i/SERIAL_TX_FIFO_0/inst/wr_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y87        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  design_1_i/SERIAL_TX_FIFO_0/inst/wr_cnt_reg[3]/Q
                         net (fo=19, routed)          0.205    -0.257    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_6_7/ADDRD3
    SLICE_X104Y87        RAMS32                                       r  design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_6_7/RAMD_D1/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=551, routed)         0.875    -0.840    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_6_7/WCLK
    SLICE_X104Y87        RAMS32                                       r  design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_6_7/RAMD_D1/CLK
                         clock pessimism              0.274    -0.567    
    SLICE_X104Y87        RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240    -0.327    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 design_1_i/SERIAL_TX_FIFO_0/inst/wr_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_0_5/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.172%)  route 0.260ns (64.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=551, routed)         0.605    -0.603    design_1_i/SERIAL_TX_FIFO_0/inst/CLK_WR
    SLICE_X103Y87        FDRE                                         r  design_1_i/SERIAL_TX_FIFO_0/inst/wr_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y87        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  design_1_i/SERIAL_TX_FIFO_0/inst/wr_cnt_reg[3]/Q
                         net (fo=19, routed)          0.260    -0.202    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_0_5/ADDRD3
    SLICE_X104Y88        RAMD32                                       r  design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_0_5/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=551, routed)         0.877    -0.838    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_0_5/WCLK
    SLICE_X104Y88        RAMD32                                       r  design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_0_5/RAMA/CLK
                         clock pessimism              0.274    -0.565    
    SLICE_X104Y88        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.325    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 design_1_i/SERIAL_TX_FIFO_0/inst/wr_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_0_5/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.172%)  route 0.260ns (64.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=551, routed)         0.605    -0.603    design_1_i/SERIAL_TX_FIFO_0/inst/CLK_WR
    SLICE_X103Y87        FDRE                                         r  design_1_i/SERIAL_TX_FIFO_0/inst/wr_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y87        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  design_1_i/SERIAL_TX_FIFO_0/inst/wr_cnt_reg[3]/Q
                         net (fo=19, routed)          0.260    -0.202    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_0_5/ADDRD3
    SLICE_X104Y88        RAMD32                                       r  design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_0_5/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=551, routed)         0.877    -0.838    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_0_5/WCLK
    SLICE_X104Y88        RAMD32                                       r  design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_0_5/RAMA_D1/CLK
                         clock pessimism              0.274    -0.565    
    SLICE_X104Y88        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.325    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.123    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X98Y85     design_1_i/SERIAL_CLOCK_0/inst/acc_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X98Y87     design_1_i/SERIAL_CLOCK_0/inst/acc_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X98Y87     design_1_i/SERIAL_CLOCK_0/inst/acc_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X98Y88     design_1_i/SERIAL_CLOCK_0/inst/acc_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X98Y88     design_1_i/SERIAL_CLOCK_0/inst/acc_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X98Y88     design_1_i/SERIAL_CLOCK_0/inst/acc_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X103Y86    design_1_i/SERIAL_TX_FIFO_0/inst/rd_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X103Y86    design_1_i/SERIAL_TX_FIFO_0/inst/rd_cnt_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X104Y87    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_6_7/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X104Y87    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_6_7/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X104Y87    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_6_7/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X104Y87    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_6_7/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X104Y87    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_6_7/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X104Y87    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_6_7/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X104Y87    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_6_7/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X104Y87    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_6_7/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X104Y87    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_6_7/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X104Y87    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_6_7/RAMD/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X104Y87    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_6_7/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X104Y87    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_6_7/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X104Y87    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_6_7/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X104Y88    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X104Y88    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X104Y88    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X104Y88    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X104Y88    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X104Y88    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X104Y88    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_0_5/RAMD/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



