/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_12z;
  wire [5:0] celloutsig_0_13z;
  wire [5:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire [16:0] celloutsig_0_20z;
  wire [4:0] celloutsig_0_21z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [3:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [19:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  reg [5:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  reg [8:0] celloutsig_1_0z;
  reg [18:0] celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire [10:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [4:0] celloutsig_1_4z;
  wire [6:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [2:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_17z = celloutsig_0_13z[2] ? celloutsig_0_7z : celloutsig_0_12z;
  assign celloutsig_0_16z = ~(celloutsig_0_6z[0] & celloutsig_0_7z);
  assign celloutsig_0_5z = ~celloutsig_0_2z;
  assign celloutsig_0_1z = ~((celloutsig_0_0z | celloutsig_0_0z) & celloutsig_0_0z);
  assign celloutsig_1_7z = celloutsig_1_2z[6] ^ celloutsig_1_2z[2];
  assign celloutsig_1_9z = { celloutsig_1_2z[4:3], celloutsig_1_3z } / { 1'h1, celloutsig_1_5z[2:1] };
  assign celloutsig_1_2z = { celloutsig_1_1z[1:0], celloutsig_1_0z } / { 1'h1, in_data[174:165] };
  assign celloutsig_1_6z = celloutsig_1_1z[2:0] == { celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_1_15z = ! { celloutsig_1_2z[6:0], celloutsig_1_3z, celloutsig_1_13z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_4z };
  assign celloutsig_1_18z = ! { celloutsig_1_10z[13:10], celloutsig_1_1z, celloutsig_1_12z, celloutsig_1_9z };
  assign celloutsig_0_9z = celloutsig_0_8z[0] & ~(celloutsig_0_4z[2]);
  assign celloutsig_0_2z = celloutsig_0_0z & ~(celloutsig_0_0z);
  assign celloutsig_0_20z = { celloutsig_0_4z[3:1], celloutsig_0_4z[3], celloutsig_0_15z, celloutsig_0_9z, celloutsig_0_17z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_18z, celloutsig_0_9z } % { 1'h1, in_data[33:18] };
  assign celloutsig_1_1z = celloutsig_1_0z[6:3] % { 1'h1, celloutsig_1_0z[4:2] };
  assign celloutsig_1_5z = { celloutsig_1_0z[5:4], celloutsig_1_4z } * in_data[103:97];
  assign celloutsig_1_4z = celloutsig_1_3z ? celloutsig_1_0z[5:1] : in_data[187:183];
  assign celloutsig_0_13z = ~ { celloutsig_0_6z[5:1], celloutsig_0_7z };
  assign celloutsig_1_19z = & { celloutsig_1_15z, celloutsig_1_6z, celloutsig_1_5z[6:1] };
  assign celloutsig_0_12z = in_data[66] & celloutsig_0_0z;
  assign celloutsig_0_0z = ~^ in_data[67:65];
  assign celloutsig_0_18z = ~^ { celloutsig_0_4z[3], celloutsig_0_12z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_1z };
  assign celloutsig_1_13z = ^ in_data[122:117];
  assign celloutsig_0_6z = { in_data[61:43], celloutsig_0_3z } - { in_data[63:46], celloutsig_0_5z, celloutsig_0_3z };
  assign celloutsig_0_15z = { celloutsig_0_8z[5:1], celloutsig_0_7z } - { celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_1z };
  assign celloutsig_0_21z = { celloutsig_0_15z[2:1], celloutsig_0_16z, celloutsig_0_9z, celloutsig_0_16z } - celloutsig_0_13z[4:0];
  always_latch
    if (clkin_data[64]) celloutsig_1_10z = 19'h00000;
    else if (clkin_data[32]) celloutsig_1_10z = { in_data[106:99], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_7z };
  always_latch
    if (celloutsig_1_18z) celloutsig_0_8z = 6'h00;
    else if (!clkin_data[0]) celloutsig_0_8z = { in_data[82:78], celloutsig_0_1z };
  always_latch
    if (clkin_data[64]) celloutsig_1_0z = 9'h000;
    else if (clkin_data[32]) celloutsig_1_0z = in_data[134:126];
  assign celloutsig_0_3z = ~((in_data[85] & celloutsig_0_1z) | (celloutsig_0_0z & celloutsig_0_2z));
  assign celloutsig_1_12z = ~((celloutsig_1_10z[15] & celloutsig_1_3z) | (celloutsig_1_0z[6] & celloutsig_1_9z[0]));
  assign celloutsig_0_7z = ~((celloutsig_0_0z & celloutsig_0_6z[5]) | (celloutsig_0_5z & in_data[72]));
  assign celloutsig_1_3z = ~((celloutsig_1_0z[6] & celloutsig_1_2z[3]) | (in_data[165] & celloutsig_1_2z[9]));
  assign celloutsig_0_4z[3:1] = ~ { celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_4z[0] = celloutsig_0_4z[3];
  assign { out_data[128], out_data[96], out_data[48:32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_20z, celloutsig_0_21z };
endmodule
