{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1709827738089 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1709827738089 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 07 11:08:57 2024 " "Processing started: Thu Mar 07 11:08:57 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1709827738089 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1709827738089 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU_E -c ALU_E " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU_E -c ALU_E" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1709827738089 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "8 8 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 8 of the 8 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1709827738464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/samuel/desktop/lab-quartus/bcd7seg2/bcd7seg2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/samuel/desktop/lab-quartus/bcd7seg2/bcd7seg2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD7Seg2-BCD7Seg_Arch " "Found design unit 1: BCD7Seg2-BCD7Seg_Arch" {  } { { "../BCD7Seg2/BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709827738870 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD7Seg2 " "Found entity 1: BCD7Seg2" {  } { { "../BCD7Seg2/BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709827738870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709827738870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/samuel/desktop/lab-quartus/uarith/uarith.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/samuel/desktop/lab-quartus/uarith/uarith.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UArith-arch_UArith " "Found design unit 1: UArith-arch_UArith" {  } { { "../UArith/UArith.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/UArith/UArith.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709827738870 ""} { "Info" "ISGN_ENTITY_NAME" "1 UArith " "Found entity 1: UArith" {  } { { "../UArith/UArith.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/UArith/UArith.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709827738870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709827738870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/samuel/desktop/lab-quartus/u_logic/u_logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/samuel/desktop/lab-quartus/u_logic/u_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 U_logic-arch_U_logic " "Found design unit 1: U_logic-arch_U_logic" {  } { { "../U_logic/U_logic.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/U_logic/U_logic.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709827738886 ""} { "Info" "ISGN_ENTITY_NAME" "1 U_logic " "Found entity 1: U_logic" {  } { { "../U_logic/U_logic.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/U_logic/U_logic.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709827738886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709827738886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/samuel/desktop/lab-quartus/conversor/conversor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/samuel/desktop/lab-quartus/conversor/conversor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Conversor-arch_Conversor " "Found design unit 1: Conversor-arch_Conversor" {  } { { "../Conversor/Conversor.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/Conversor/Conversor.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709827738886 ""} { "Info" "ISGN_ENTITY_NAME" "1 Conversor " "Found entity 1: Conversor" {  } { { "../Conversor/Conversor.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/Conversor/Conversor.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709827738886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709827738886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/samuel/desktop/lab-quartus/uarith/alu_e.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/samuel/desktop/lab-quartus/uarith/alu_e.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_E-arch_ALU_E " "Found design unit 1: ALU_E-arch_ALU_E" {  } { { "../UArith/ALU_E.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/UArith/ALU_E.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709827738886 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_E " "Found entity 1: ALU_E" {  } { { "../UArith/ALU_E.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/UArith/ALU_E.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709827738886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709827738886 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU_E " "Elaborating entity \"ALU_E\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1709827738933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UArith UArith:UNi_a " "Elaborating entity \"UArith\" for hierarchy \"UArith:UNi_a\"" {  } { { "../UArith/ALU_E.vhd" "UNi_a" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/UArith/ALU_E.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709827738933 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SIGB UArith.vhd(43) " "VHDL Process Statement warning at UArith.vhd(43): signal \"SIGB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../UArith/UArith.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/UArith/UArith.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1709827738933 "|ALU_E|UArith:UNi_a"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SIGB UArith.vhd(49) " "VHDL Process Statement warning at UArith.vhd(49): signal \"SIGB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../UArith/UArith.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/UArith/UArith.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1709827738933 "|ALU_E|UArith:UNi_a"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "S_Out1 UArith.vhd(24) " "VHDL Process Statement warning at UArith.vhd(24): inferring latch(es) for signal or variable \"S_Out1\", which holds its previous value in one or more paths through the process" {  } { { "../UArith/UArith.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/UArith/UArith.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1709827738933 "|ALU_E|UArith:UNi_a"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PArith:S_Out1\[0\] UArith.vhd(57) " "Inferred latch for \"PArith:S_Out1\[0\]\" at UArith.vhd(57)" {  } { { "../UArith/UArith.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/UArith/UArith.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1709827738933 "|ALU_E|UArith:UNi_a"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PArith:S_Out1\[1\] UArith.vhd(57) " "Inferred latch for \"PArith:S_Out1\[1\]\" at UArith.vhd(57)" {  } { { "../UArith/UArith.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/UArith/UArith.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1709827738933 "|ALU_E|UArith:UNi_a"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PArith:S_Out1\[2\] UArith.vhd(57) " "Inferred latch for \"PArith:S_Out1\[2\]\" at UArith.vhd(57)" {  } { { "../UArith/UArith.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/UArith/UArith.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1709827738933 "|ALU_E|UArith:UNi_a"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PArith:S_Out1\[3\] UArith.vhd(57) " "Inferred latch for \"PArith:S_Out1\[3\]\" at UArith.vhd(57)" {  } { { "../UArith/UArith.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/UArith/UArith.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1709827738933 "|ALU_E|UArith:UNi_a"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PArith:S_Out1\[4\] UArith.vhd(57) " "Inferred latch for \"PArith:S_Out1\[4\]\" at UArith.vhd(57)" {  } { { "../UArith/UArith.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/UArith/UArith.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1709827738933 "|ALU_E|UArith:UNi_a"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "U_logic U_logic:UNi_l " "Elaborating entity \"U_logic\" for hierarchy \"U_logic:UNi_l\"" {  } { { "../UArith/ALU_E.vhd" "UNi_l" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/UArith/ALU_E.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709827738948 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SOUT U_logic.vhd(20) " "VHDL Process Statement warning at U_logic.vhd(20): inferring latch(es) for signal or variable \"SOUT\", which holds its previous value in one or more paths through the process" {  } { { "../U_logic/U_logic.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/U_logic/U_logic.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1709827738948 "|ALU_E|U_logic:UNi_l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SOUT\[0\] U_logic.vhd(20) " "Inferred latch for \"SOUT\[0\]\" at U_logic.vhd(20)" {  } { { "../U_logic/U_logic.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/U_logic/U_logic.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1709827738948 "|ALU_E|U_logic:UNi_l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SOUT\[1\] U_logic.vhd(20) " "Inferred latch for \"SOUT\[1\]\" at U_logic.vhd(20)" {  } { { "../U_logic/U_logic.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/U_logic/U_logic.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1709827738948 "|ALU_E|U_logic:UNi_l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SOUT\[2\] U_logic.vhd(20) " "Inferred latch for \"SOUT\[2\]\" at U_logic.vhd(20)" {  } { { "../U_logic/U_logic.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/U_logic/U_logic.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1709827738948 "|ALU_E|U_logic:UNi_l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SOUT\[3\] U_logic.vhd(20) " "Inferred latch for \"SOUT\[3\]\" at U_logic.vhd(20)" {  } { { "../U_logic/U_logic.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/U_logic/U_logic.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1709827738948 "|ALU_E|U_logic:UNi_l"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Conversor Conversor:BCD_Con " "Elaborating entity \"Conversor\" for hierarchy \"Conversor:BCD_Con\"" {  } { { "../UArith/ALU_E.vhd" "BCD_Con" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/UArith/ALU_E.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709827738948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD7Seg2 BCD7Seg2:DIS_DEC " "Elaborating entity \"BCD7Seg2\" for hierarchy \"BCD7Seg2:DIS_DEC\"" {  } { { "../UArith/ALU_E.vhd" "DIS_DEC" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/UArith/ALU_E.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709827738948 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "EN BCD7Seg2.vhd(25) " "VHDL Process Statement warning at BCD7Seg2.vhd(25): signal \"EN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../BCD7Seg2/BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1709827738948 "|ALU_E|BCD7Seg2:DIS_DEC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ABCD BCD7Seg2.vhd(26) " "VHDL Process Statement warning at BCD7Seg2.vhd(26): signal \"ABCD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../BCD7Seg2/BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1709827738948 "|ALU_E|BCD7Seg2:DIS_DEC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "F BCD7Seg2.vhd(23) " "VHDL Process Statement warning at BCD7Seg2.vhd(23): inferring latch(es) for signal or variable \"F\", which holds its previous value in one or more paths through the process" {  } { { "../BCD7Seg2/BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1709827738948 "|ALU_E|BCD7Seg2:DIS_DEC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[0\] BCD7Seg2.vhd(23) " "Inferred latch for \"F\[0\]\" at BCD7Seg2.vhd(23)" {  } { { "../BCD7Seg2/BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1709827738948 "|ALU_E|BCD7Seg2:DIS_DEC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[1\] BCD7Seg2.vhd(23) " "Inferred latch for \"F\[1\]\" at BCD7Seg2.vhd(23)" {  } { { "../BCD7Seg2/BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1709827738948 "|ALU_E|BCD7Seg2:DIS_DEC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[2\] BCD7Seg2.vhd(23) " "Inferred latch for \"F\[2\]\" at BCD7Seg2.vhd(23)" {  } { { "../BCD7Seg2/BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1709827738948 "|ALU_E|BCD7Seg2:DIS_DEC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[3\] BCD7Seg2.vhd(23) " "Inferred latch for \"F\[3\]\" at BCD7Seg2.vhd(23)" {  } { { "../BCD7Seg2/BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1709827738948 "|ALU_E|BCD7Seg2:DIS_DEC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[4\] BCD7Seg2.vhd(23) " "Inferred latch for \"F\[4\]\" at BCD7Seg2.vhd(23)" {  } { { "../BCD7Seg2/BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1709827738948 "|ALU_E|BCD7Seg2:DIS_DEC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[5\] BCD7Seg2.vhd(23) " "Inferred latch for \"F\[5\]\" at BCD7Seg2.vhd(23)" {  } { { "../BCD7Seg2/BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1709827738948 "|ALU_E|BCD7Seg2:DIS_DEC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[6\] BCD7Seg2.vhd(23) " "Inferred latch for \"F\[6\]\" at BCD7Seg2.vhd(23)" {  } { { "../BCD7Seg2/BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1709827738948 "|ALU_E|BCD7Seg2:DIS_DEC"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BCD7Seg2:DIS_UNI\|F\[1\] " "LATCH primitive \"BCD7Seg2:DIS_UNI\|F\[1\]\" is permanently enabled" {  } { { "../BCD7Seg2/BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1709827738995 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BCD7Seg2:DIS_UNI\|F\[2\] " "LATCH primitive \"BCD7Seg2:DIS_UNI\|F\[2\]\" is permanently enabled" {  } { { "../BCD7Seg2/BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1709827738995 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BCD7Seg2:DIS_UNI\|F\[3\] " "LATCH primitive \"BCD7Seg2:DIS_UNI\|F\[3\]\" is permanently enabled" {  } { { "../BCD7Seg2/BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1709827738995 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BCD7Seg2:DIS_UNI\|F\[4\] " "LATCH primitive \"BCD7Seg2:DIS_UNI\|F\[4\]\" is permanently enabled" {  } { { "../BCD7Seg2/BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1709827738995 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BCD7Seg2:DIS_UNI\|F\[5\] " "LATCH primitive \"BCD7Seg2:DIS_UNI\|F\[5\]\" is permanently enabled" {  } { { "../BCD7Seg2/BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1709827738995 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BCD7Seg2:DIS_UNI\|F\[6\] " "LATCH primitive \"BCD7Seg2:DIS_UNI\|F\[6\]\" is permanently enabled" {  } { { "../BCD7Seg2/BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1709827738995 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BCD7Seg2:DIS_UNI\|F\[0\] " "LATCH primitive \"BCD7Seg2:DIS_UNI\|F\[0\]\" is permanently enabled" {  } { { "../BCD7Seg2/BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1709827738995 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BCD7Seg2:DIS_DEC\|F\[1\] " "LATCH primitive \"BCD7Seg2:DIS_DEC\|F\[1\]\" is permanently enabled" {  } { { "../BCD7Seg2/BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1709827738995 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BCD7Seg2:DIS_DEC\|F\[2\] " "LATCH primitive \"BCD7Seg2:DIS_DEC\|F\[2\]\" is permanently enabled" {  } { { "../BCD7Seg2/BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1709827738995 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BCD7Seg2:DIS_DEC\|F\[3\] " "LATCH primitive \"BCD7Seg2:DIS_DEC\|F\[3\]\" is permanently enabled" {  } { { "../BCD7Seg2/BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1709827738995 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BCD7Seg2:DIS_DEC\|F\[4\] " "LATCH primitive \"BCD7Seg2:DIS_DEC\|F\[4\]\" is permanently enabled" {  } { { "../BCD7Seg2/BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1709827738995 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BCD7Seg2:DIS_DEC\|F\[5\] " "LATCH primitive \"BCD7Seg2:DIS_DEC\|F\[5\]\" is permanently enabled" {  } { { "../BCD7Seg2/BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1709827738995 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BCD7Seg2:DIS_DEC\|F\[6\] " "LATCH primitive \"BCD7Seg2:DIS_DEC\|F\[6\]\" is permanently enabled" {  } { { "../BCD7Seg2/BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1709827738995 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BCD7Seg2:DIS_DEC\|F\[0\] " "LATCH primitive \"BCD7Seg2:DIS_DEC\|F\[0\]\" is permanently enabled" {  } { { "../BCD7Seg2/BCD7Seg2.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/BCD7Seg2/BCD7Seg2.vhd" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1709827738995 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "UArith:UNi_a\|\\PArith:S_Out1\[4\] " "LATCH primitive \"UArith:UNi_a\|\\PArith:S_Out1\[4\]\" is permanently enabled" {  } {  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1709827739183 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "UArith:UNi_a\|\\PArith:S_Out1\[3\] " "LATCH primitive \"UArith:UNi_a\|\\PArith:S_Out1\[3\]\" is permanently enabled" {  } {  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1709827739183 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "UArith:UNi_a\|\\PArith:S_Out1\[2\] " "LATCH primitive \"UArith:UNi_a\|\\PArith:S_Out1\[2\]\" is permanently enabled" {  } {  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1709827739183 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "UArith:UNi_a\|\\PArith:S_Out1\[1\] " "LATCH primitive \"UArith:UNi_a\|\\PArith:S_Out1\[1\]\" is permanently enabled" {  } {  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1709827739183 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "UArith:UNi_a\|\\PArith:S_Out1\[0\] " "LATCH primitive \"UArith:UNi_a\|\\PArith:S_Out1\[0\]\" is permanently enabled" {  } {  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1709827739183 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Conversor:BCD_Con\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Conversor:BCD_Con\|Mod0\"" {  } { { "../Conversor/Conversor.vhd" "Mod0" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/Conversor/Conversor.vhd" 25 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1709827739207 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Conversor:BCD_Con\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Conversor:BCD_Con\|Div0\"" {  } { { "../Conversor/Conversor.vhd" "Div0" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/Conversor/Conversor.vhd" 24 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1709827739207 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1709827739207 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Conversor:BCD_Con\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"Conversor:BCD_Con\|lpm_divide:Mod0\"" {  } { { "../Conversor/Conversor.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/Conversor/Conversor.vhd" 25 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1709827739238 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Conversor:BCD_Con\|lpm_divide:Mod0 " "Instantiated megafunction \"Conversor:BCD_Con\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709827739238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709827739238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709827739238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709827739238 ""}  } { { "../Conversor/Conversor.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/Conversor/Conversor.vhd" 25 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1709827739238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_b8m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_b8m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_b8m " "Found entity 1: lpm_divide_b8m" {  } { { "db/lpm_divide_b8m.tdf" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/ALU_E/db/lpm_divide_b8m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709827739316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709827739316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/ALU_E/db/sign_div_unsign_9kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709827739332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709827739332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_t2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_t2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_t2f " "Found entity 1: alt_u_div_t2f" {  } { { "db/alt_u_div_t2f.tdf" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/ALU_E/db/alt_u_div_t2f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709827739347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709827739347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_unc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_unc " "Found entity 1: add_sub_unc" {  } { { "db/add_sub_unc.tdf" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/ALU_E/db/add_sub_unc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709827739410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709827739410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vnc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vnc " "Found entity 1: add_sub_vnc" {  } { { "db/add_sub_vnc.tdf" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/ALU_E/db/add_sub_vnc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709827739472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709827739472 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Conversor:BCD_Con\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"Conversor:BCD_Con\|lpm_divide:Div0\"" {  } { { "../Conversor/Conversor.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/Conversor/Conversor.vhd" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1709827739472 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Conversor:BCD_Con\|lpm_divide:Div0 " "Instantiated megafunction \"Conversor:BCD_Con\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709827739472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709827739472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709827739472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709827739472 ""}  } { { "../Conversor/Conversor.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/Conversor/Conversor.vhd" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1709827739472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_7gm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_7gm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_7gm " "Found entity 1: lpm_divide_7gm" {  } { { "db/lpm_divide_7gm.tdf" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/ALU_E/db/lpm_divide_7gm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709827739535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709827739535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_8kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_8kh " "Found entity 1: sign_div_unsign_8kh" {  } { { "db/sign_div_unsign_8kh.tdf" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/ALU_E/db/sign_div_unsign_8kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709827739550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709827739550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_r2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_r2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_r2f " "Found entity 1: alt_u_div_r2f" {  } { { "db/alt_u_div_r2f.tdf" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/ALU_E/db/alt_u_div_r2f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709827739550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709827739550 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1709827739738 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "U_logic:UNi_l\|SOUT\[0\] " "Latch U_logic:UNi_l\|SOUT\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S\[1\] " "Ports D and ENA on the latch are fed by the same signal S\[1\]" {  } { { "../UArith/ALU_E.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/UArith/ALU_E.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1709827739769 ""}  } { { "../U_logic/U_logic.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/U_logic/U_logic.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1709827739769 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "U_logic:UNi_l\|SOUT\[1\] " "Latch U_logic:UNi_l\|SOUT\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S\[1\] " "Ports D and ENA on the latch are fed by the same signal S\[1\]" {  } { { "../UArith/ALU_E.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/UArith/ALU_E.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1709827739785 ""}  } { { "../U_logic/U_logic.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/U_logic/U_logic.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1709827739785 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "U_logic:UNi_l\|SOUT\[2\] " "Latch U_logic:UNi_l\|SOUT\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S\[1\] " "Ports D and ENA on the latch are fed by the same signal S\[1\]" {  } { { "../UArith/ALU_E.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/UArith/ALU_E.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1709827739785 ""}  } { { "../U_logic/U_logic.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/U_logic/U_logic.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1709827739785 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "U_logic:UNi_l\|SOUT\[3\] " "Latch U_logic:UNi_l\|SOUT\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S\[1\] " "Ports D and ENA on the latch are fed by the same signal S\[1\]" {  } { { "../UArith/ALU_E.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/UArith/ALU_E.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1709827739785 ""}  } { { "../U_logic/U_logic.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/U_logic/U_logic.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1709827739785 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DE\[5\] GND " "Pin \"DE\[5\]\" is stuck at GND" {  } { { "../UArith/ALU_E.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/UArith/ALU_E.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1709827739816 "|ALU_E|DE[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SI_G\[0\] GND " "Pin \"SI_G\[0\]\" is stuck at GND" {  } { { "../UArith/ALU_E.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/UArith/ALU_E.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1709827739816 "|ALU_E|SI_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SI_G\[1\] VCC " "Pin \"SI_G\[1\]\" is stuck at VCC" {  } { { "../UArith/ALU_E.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/UArith/ALU_E.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1709827739816 "|ALU_E|SI_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SI_G\[2\] VCC " "Pin \"SI_G\[2\]\" is stuck at VCC" {  } { { "../UArith/ALU_E.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/UArith/ALU_E.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1709827739816 "|ALU_E|SI_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SI_G\[3\] VCC " "Pin \"SI_G\[3\]\" is stuck at VCC" {  } { { "../UArith/ALU_E.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/UArith/ALU_E.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1709827739816 "|ALU_E|SI_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SI_G\[4\] VCC " "Pin \"SI_G\[4\]\" is stuck at VCC" {  } { { "../UArith/ALU_E.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/UArith/ALU_E.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1709827739816 "|ALU_E|SI_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SI_G\[5\] VCC " "Pin \"SI_G\[5\]\" is stuck at VCC" {  } { { "../UArith/ALU_E.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/UArith/ALU_E.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1709827739816 "|ALU_E|SI_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SI_G\[6\] VCC " "Pin \"SI_G\[6\]\" is stuck at VCC" {  } { { "../UArith/ALU_E.vhd" "" { Text "C:/Users/Samuel/Desktop/Lab-Quartus/UArith/ALU_E.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1709827739816 "|ALU_E|SI_G[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1709827739816 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1709827739941 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1709827740566 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1709827740566 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "144 " "Implemented 144 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1709827740629 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1709827740629 ""} { "Info" "ICUT_CUT_TM_LCELLS" "110 " "Implemented 110 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1709827740629 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1709827740629 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 44 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4706 " "Peak virtual memory: 4706 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1709827740660 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 07 11:09:00 2024 " "Processing ended: Thu Mar 07 11:09:00 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1709827740660 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1709827740660 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1709827740660 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1709827740660 ""}
