

================================================================
== Vitis HLS Report for 'lab4_z1'
================================================================
* Date:           Sat Oct 21 19:58:52 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        lab4_z1
* Solution:       sol3 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xa7a12t-csg325-1Q


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +------+----------+----------+------------+
    | Clock|  Target  | Estimated| Uncertainty|
    +------+----------+----------+------------+
    |clk   |  10.00 ns|  8.470 ns|     1.00 ns|
    +------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                 Pipeline                 |
    |   min   |   max   |    min   |    max   | min | max |                   Type                   |
    +---------+---------+----------+----------+-----+-----+------------------------------------------+
    |      125|      126|  1.250 us|  1.260 us|  120|  120|  loop rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- L2      |      125|      125|        14|          8|          1|    15|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT | URAM|
+-----------------+---------+----+-------+------+-----+
|DSP              |        -|   -|      -|     -|    -|
|Expression       |        -|   -|      0|   502|    -|
|FIFO             |        -|   -|      -|     -|    -|
|Instance         |        -|   3|      0|    21|    -|
|Memory           |        -|   -|      -|     -|    -|
|Multiplexer      |        -|   -|      -|   346|    -|
|Register         |        -|   -|   2238|     -|    -|
+-----------------+---------+----+-------+------+-----+
|Total            |        0|   3|   2238|   869|    0|
+-----------------+---------+----+-------+------+-----+
|Available        |       40|  40|  16000|  8000|    0|
+-----------------+---------+----+-------+------+-----+
|Utilization (%)  |        0|   7|     13|    10|    0|
+-----------------+---------+----+-------+------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+---+----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |mul_32s_32s_32_1_1_U1  |mul_32s_32s_32_1_1  |        0|   3|  0|  21|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |Total                  |                    |        0|   3|  0|  21|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln10_10_fu_747_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln10_11_fu_753_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln10_12_fu_763_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln10_13_fu_772_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln10_1_fu_705_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln10_2_fu_711_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln10_3_fu_717_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln10_4_fu_723_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln10_5_fu_768_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln10_6_fu_729_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln10_7_fu_735_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln10_8_fu_759_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln10_9_fu_741_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln10_fu_699_p2     |         +|   0|  0|  32|          32|          32|
    |j_fu_693_p2            |         +|   0|  0|  13|           4|           1|
    |ap_condition_343       |       and|   0|  0|   2|           1|           1|
    |icmp_ln6_fu_687_p2     |      icmp|   0|  0|   9|           4|           3|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 502|         458|         455|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------------+----+-----------+-----+-----------+
    |                      Name                     | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                      |  41|         10|    1|         10|
    |ap_enable_reg_pp0_iter0                        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                        |   9|          2|    1|          2|
    |ap_phi_mux_j1_phi_fu_266_p6                    |  13|          3|    4|         12|
    |ap_phi_reg_pp0_iter1_in_b_load_10_phi_reg_550  |  13|          3|   32|         96|
    |ap_phi_reg_pp0_iter1_in_b_load_11_phi_reg_538  |  13|          3|   32|         96|
    |ap_phi_reg_pp0_iter1_in_b_load_12_phi_reg_526  |  13|          3|   32|         96|
    |ap_phi_reg_pp0_iter1_in_b_load_13_phi_reg_514  |  13|          3|   32|         96|
    |ap_phi_reg_pp0_iter1_in_b_load_14_phi_reg_502  |  13|          3|   32|         96|
    |ap_phi_reg_pp0_iter1_in_b_load_1_phi_reg_658   |  13|          3|   32|         96|
    |ap_phi_reg_pp0_iter1_in_b_load_2_phi_reg_646   |  13|          3|   32|         96|
    |ap_phi_reg_pp0_iter1_in_b_load_3_phi_reg_634   |  13|          3|   32|         96|
    |ap_phi_reg_pp0_iter1_in_b_load_4_phi_reg_622   |  13|          3|   32|         96|
    |ap_phi_reg_pp0_iter1_in_b_load_5_phi_reg_610   |  13|          3|   32|         96|
    |ap_phi_reg_pp0_iter1_in_b_load_6_phi_reg_598   |  13|          3|   32|         96|
    |ap_phi_reg_pp0_iter1_in_b_load_7_phi_reg_586   |  13|          3|   32|         96|
    |ap_phi_reg_pp0_iter1_in_b_load_8_phi_reg_574   |  13|          3|   32|         96|
    |ap_phi_reg_pp0_iter1_in_b_load_9_phi_reg_562   |  13|          3|   32|         96|
    |ap_phi_reg_pp0_iter1_in_b_load_phi_reg_670     |  13|          3|   32|         96|
    |in_b_address0                                  |  37|          9|    4|         36|
    |in_b_address1                                  |  33|          8|    4|         32|
    |j1_reg_262                                     |   9|          2|    4|          8|
    +-----------------------------------------------+----+-----------+-----+-----------+
    |Total                                          | 346|         81|  499|       1542|
    +-----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------+----+----+-----+-----------+
    |                      Name                     | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------+----+----+-----+-----------+
    |add_ln10_11_reg_977                            |  32|   0|   32|          0|
    |add_ln10_12_reg_982                            |  32|   0|   32|          0|
    |add_ln10_13_reg_987                            |  32|   0|   32|          0|
    |add_ln10_1_reg_957                             |  32|   0|   32|          0|
    |add_ln10_4_reg_962                             |  32|   0|   32|          0|
    |add_ln10_6_reg_967                             |  32|   0|   32|          0|
    |add_ln10_7_reg_972                             |  32|   0|   32|          0|
    |ap_CS_fsm                                      |   9|   0|    9|          0|
    |ap_enable_reg_pp0_iter0_reg                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                        |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_in_b_load_10_phi_reg_550  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_in_b_load_11_phi_reg_538  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_in_b_load_12_phi_reg_526  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_in_b_load_13_phi_reg_514  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_in_b_load_14_phi_reg_502  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_in_b_load_1_phi_reg_658   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_in_b_load_2_phi_reg_646   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_in_b_load_3_phi_reg_634   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_in_b_load_4_phi_reg_622   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_in_b_load_5_phi_reg_610   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_in_b_load_6_phi_reg_598   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_in_b_load_7_phi_reg_586   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_in_b_load_8_phi_reg_574   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_in_b_load_9_phi_reg_562   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_in_b_load_phi_reg_670     |  32|   0|   32|          0|
    |do_init_reg_246                                |   1|   0|    1|          0|
    |icmp_ln6_reg_803                               |   1|   0|    1|          0|
    |icmp_ln6_reg_803_pp0_iter1_reg                 |   1|   0|    1|          0|
    |in_b_load_10_phi_reg_550                       |  32|   0|   32|          0|
    |in_b_load_10_reg_912                           |  32|   0|   32|          0|
    |in_b_load_10_rewind_reg_337                    |  32|   0|   32|          0|
    |in_b_load_11_phi_reg_538                       |  32|   0|   32|          0|
    |in_b_load_11_reg_917                           |  32|   0|   32|          0|
    |in_b_load_11_rewind_reg_322                    |  32|   0|   32|          0|
    |in_b_load_12_phi_reg_526                       |  32|   0|   32|          0|
    |in_b_load_12_reg_932                           |  32|   0|   32|          0|
    |in_b_load_12_rewind_reg_307                    |  32|   0|   32|          0|
    |in_b_load_13_phi_reg_514                       |  32|   0|   32|          0|
    |in_b_load_13_reg_937                           |  32|   0|   32|          0|
    |in_b_load_13_rewind_reg_292                    |  32|   0|   32|          0|
    |in_b_load_14_phi_reg_502                       |  32|   0|   32|          0|
    |in_b_load_14_rewind_reg_277                    |  32|   0|   32|          0|
    |in_b_load_1_phi_reg_658                        |  32|   0|   32|          0|
    |in_b_load_1_reg_812                            |  32|   0|   32|          0|
    |in_b_load_1_rewind_reg_472                     |  32|   0|   32|          0|
    |in_b_load_2_phi_reg_646                        |  32|   0|   32|          0|
    |in_b_load_2_reg_832                            |  32|   0|   32|          0|
    |in_b_load_2_rewind_reg_457                     |  32|   0|   32|          0|
    |in_b_load_3_phi_reg_634                        |  32|   0|   32|          0|
    |in_b_load_3_reg_837                            |  32|   0|   32|          0|
    |in_b_load_3_rewind_reg_442                     |  32|   0|   32|          0|
    |in_b_load_4_phi_reg_622                        |  32|   0|   32|          0|
    |in_b_load_4_reg_852                            |  32|   0|   32|          0|
    |in_b_load_4_rewind_reg_427                     |  32|   0|   32|          0|
    |in_b_load_5_phi_reg_610                        |  32|   0|   32|          0|
    |in_b_load_5_reg_857                            |  32|   0|   32|          0|
    |in_b_load_5_rewind_reg_412                     |  32|   0|   32|          0|
    |in_b_load_6_phi_reg_598                        |  32|   0|   32|          0|
    |in_b_load_6_reg_872                            |  32|   0|   32|          0|
    |in_b_load_6_rewind_reg_397                     |  32|   0|   32|          0|
    |in_b_load_7_phi_reg_586                        |  32|   0|   32|          0|
    |in_b_load_7_reg_877                            |  32|   0|   32|          0|
    |in_b_load_7_rewind_reg_382                     |  32|   0|   32|          0|
    |in_b_load_8_phi_reg_574                        |  32|   0|   32|          0|
    |in_b_load_8_reg_892                            |  32|   0|   32|          0|
    |in_b_load_8_rewind_reg_367                     |  32|   0|   32|          0|
    |in_b_load_9_phi_reg_562                        |  32|   0|   32|          0|
    |in_b_load_9_reg_897                            |  32|   0|   32|          0|
    |in_b_load_9_rewind_reg_352                     |  32|   0|   32|          0|
    |in_b_load_phi_reg_670                          |  32|   0|   32|          0|
    |in_b_load_reg_807                              |  32|   0|   32|          0|
    |in_b_load_rewind_reg_487                       |  32|   0|   32|          0|
    |j1_reg_262                                     |   4|   0|    4|          0|
    |j_reg_947                                      |   4|   0|    4|          0|
    |product_reg_992                                |  32|   0|   32|          0|
    |temp_a_reg_827                                 |  32|   0|   32|          0|
    |temp_a_reg_827_pp0_iter1_reg                   |  32|   0|   32|          0|
    |zext_ln6_reg_793                               |   4|   0|   64|         60|
    |zext_ln6_reg_793_pp0_iter1_reg                 |   4|   0|   64|         60|
    +-----------------------------------------------+----+----+-----+-----------+
    |Total                                          |2238|   0| 2358|        120|
    +-----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_local_block     |  out|    1|  ap_ctrl_hs|       lab4_z1|  return value|
|ap_local_deadlock  |  out|    1|  ap_ctrl_hs|       lab4_z1|  return value|
|ap_clk             |   in|    1|  ap_ctrl_hs|       lab4_z1|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|       lab4_z1|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|       lab4_z1|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|       lab4_z1|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|       lab4_z1|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|       lab4_z1|  return value|
|in_a_address0      |  out|    4|   ap_memory|          in_a|         array|
|in_a_ce0           |  out|    1|   ap_memory|          in_a|         array|
|in_a_q0            |   in|   32|   ap_memory|          in_a|         array|
|in_b_address0      |  out|    4|   ap_memory|          in_b|         array|
|in_b_ce0           |  out|    1|   ap_memory|          in_b|         array|
|in_b_q0            |   in|   32|   ap_memory|          in_b|         array|
|in_b_address1      |  out|    4|   ap_memory|          in_b|         array|
|in_b_ce1           |  out|    1|   ap_memory|          in_b|         array|
|in_b_q1            |   in|   32|   ap_memory|          in_b|         array|
|res_address0       |  out|    4|   ap_memory|           res|         array|
|res_ce0            |  out|    1|   ap_memory|           res|         array|
|res_we0            |  out|    1|   ap_memory|           res|         array|
|res_d0             |  out|   32|   ap_memory|           res|         array|
+-------------------+-----+-----+------------+--------------+--------------+

