#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2009.vpi";
S_0000020fb0096310 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000020fafb431f0 .scope module, "tb_top_receiver" "tb_top_receiver" 3 3;
 .timescale -9 -12;
P_0000020fb004a910 .param/l "CLK_PERIOD" 0 3 7, +C4<00000000000000000000000000001010>;
P_0000020fb004a948 .param/l "DATA_W" 0 3 6, +C4<00000000000000000000000000010000>;
P_0000020fb004a980 .param/l "MEM_ADC_LEN" 1 3 40, +C4<000000000000000000000000001010000>;
P_0000020fb004a9b8 .param/l "NCP" 0 3 9, +C4<00000000000000000000000000010000>;
P_0000020fb004a9f0 .param/l "NFFT" 0 3 8, +C4<00000000000000000000000001000000>;
v0000020fb016ff90_0 .var/i "abs_err_x1_im", 31 0;
v0000020fb016f6d0_0 .var/i "abs_err_x1_re", 31 0;
v0000020fb016eb90_0 .var/i "abs_err_x2_im", 31 0;
v0000020fb016f9f0_0 .var/i "abs_err_x2_re", 31 0;
v0000020fb016fef0_0 .var/s "adc1_im", 15 0;
v0000020fb016f810_0 .var/s "adc1_re", 15 0;
v0000020fb016dfb0_0 .var/s "adc2_im", 15 0;
v0000020fb016fb30_0 .var/s "adc2_re", 15 0;
v0000020fb016f3b0_0 .var/i "adc_feed_idx", 31 0;
v0000020fb016f950_0 .var "clk", 0 0;
v0000020fb016fa90_0 .net/s "cpe_phase_err_dbg", 15 0, L_0000020fb005c5c0;  1 drivers
v0000020fb0170490_0 .net "cpe_phase_valid_dbg", 0 0, L_0000020fb005cb70;  1 drivers
v0000020fb0170530_0 .var "expected_bits", 3 0;
v0000020fb016e230_0 .var/s "g_x1_im", 15 0;
v0000020fb016de70_0 .var/s "g_x1_re", 15 0;
v0000020fb016e0f0_0 .var/s "g_x2_im", 15 0;
v0000020fb016e190_0 .var/s "g_x2_re", 15 0;
v0000020fb016e410_0 .var/s "gz_x1_im", 15 0;
v0000020fb0170b70_0 .var/s "gz_x1_re", 15 0;
v0000020fb0170a30_0 .var/s "gz_x2_im", 15 0;
v0000020fb0170850_0 .var/s "gz_x2_re", 15 0;
v0000020fb0170ad0_0 .var/s "h00_im", 15 0;
v0000020fb0170990_0 .var/s "h00_re", 15 0;
v0000020fb01705d0_0 .var/s "h01_im", 15 0;
v0000020fb0170c10_0 .var/s "h01_re", 15 0;
v0000020fb01708f0_0 .var/s "h10_im", 15 0;
v0000020fb0170670_0 .var/s "h10_re", 15 0;
v0000020fb0170cb0_0 .var/s "h11_im", 15 0;
v0000020fb0170710_0 .var/s "h11_re", 15 0;
v0000020fb01707b0_0 .var/i "i", 31 0;
v0000020fb0169230_0 .var "in_valid", 0 0;
v0000020fb016b2b0_0 .var/i "matched_cnt", 31 0;
v0000020fb0168e70_0 .var/i "max_err_x1_im", 31 0;
v0000020fb0168dd0_0 .var/i "max_err_x1_re", 31 0;
v0000020fb016a630_0 .var/i "max_err_x2_im", 31 0;
v0000020fb0168f10_0 .var/i "max_err_x2_re", 31 0;
v0000020fb0168fb0 .array "mem_adc_time", 79 0, 63 0;
v0000020fb0169cd0 .array "mem_final_out", 63 0, 63 0;
v0000020fb016ae50 .array "mem_h_inv", 3 0, 31 0;
v0000020fb0169050 .array "mem_zf_out", 63 0, 63 0;
v0000020fb016a9f0_0 .var/i "mismatch_cnt", 31 0;
v0000020fb016b350_0 .net/s "nco_acc_dbg", 15 0, L_0000020fb005c320;  1 drivers
v0000020fb0169190_0 .var/i "out_idx", 31 0;
v0000020fb016a3b0_0 .net "out_valid", 0 0, v0000020fb0145ed0_0;  1 drivers
v0000020fb016af90_0 .var "rst_n", 0 0;
v0000020fb016a8b0_0 .net "rx_bits", 3 0, v0000020fb0145c50_0;  1 drivers
v0000020fb016b210_0 .var/i "zf_idx", 31 0;
v0000020fb016abd0_0 .var/i "zf_matched_cnt", 31 0;
v0000020fb0169690_0 .var/i "zf_mismatch_cnt", 31 0;
v0000020fb0169af0_0 .net "zf_valid_dbg", 0 0, L_0000020fb005c860;  1 drivers
v0000020fb016b030_0 .net/s "zf_x1_im_dbg", 15 0, L_0000020fb005ce10;  1 drivers
v0000020fb016a770_0 .net/s "zf_x1_re_dbg", 15 0, L_0000020fb005b7c0;  1 drivers
v0000020fb01690f0_0 .net/s "zf_x2_im_dbg", 15 0, L_0000020fb005b910;  1 drivers
v0000020fb016a450_0 .net/s "zf_x2_re_dbg", 15 0, L_0000020fb005c630;  1 drivers
E_0000020fb00be030 .event anyedge, v0000020fb0169190_0;
E_0000020fb00bdb70 .event anyedge, v0000020fb0130c70_0;
S_0000020fafb43380 .scope function.vec4.u32, "abs16" "abs16" 3 179, 3 179 0, S_0000020fafb431f0;
 .timescale -9 -12;
; Variable abs16 is vec4 return value of scope S_0000020fafb43380
v0000020fb00a8f20_0 .var/s "v", 15 0;
TD_tb_top_receiver.abs16 ;
    %load/vec4 v0000020fb00a8f20_0;
    %pad/s 32;
    %cmpi/s 0, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_0.0, 8;
    %load/vec4 v0000020fb00a8f20_0;
    %pad/s 32;
    %inv;
    %pushi/vec4 1, 0, 32;
    %add;
    %jmp/1 T_0.1, 8;
T_0.0 ; End of true expr.
    %load/vec4 v0000020fb00a8f20_0;
    %pad/s 32;
    %jmp/0 T_0.1, 8;
 ; End of false expr.
    %blend;
T_0.1;
    %ret/vec4 0, 0, 32;  Assign to abs16 (store_vec4_to_lval)
    %end;
S_0000020faff57780 .scope module, "u_top" "mimo_ofdm_rx_top" 3 52, 4 1 0, S_0000020fafb431f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "in_valid";
    .port_info 3 /INPUT 16 "adc1_re";
    .port_info 4 /INPUT 16 "adc1_im";
    .port_info 5 /INPUT 16 "adc2_re";
    .port_info 6 /INPUT 16 "adc2_im";
    .port_info 7 /INPUT 16 "h00_re";
    .port_info 8 /INPUT 16 "h00_im";
    .port_info 9 /INPUT 16 "h01_re";
    .port_info 10 /INPUT 16 "h01_im";
    .port_info 11 /INPUT 16 "h10_re";
    .port_info 12 /INPUT 16 "h10_im";
    .port_info 13 /INPUT 16 "h11_re";
    .port_info 14 /INPUT 16 "h11_im";
    .port_info 15 /OUTPUT 1 "out_valid";
    .port_info 16 /OUTPUT 4 "rx_bits";
    .port_info 17 /OUTPUT 1 "zf_valid_tap";
    .port_info 18 /OUTPUT 1 "cpe_phase_valid_tap";
    .port_info 19 /OUTPUT 16 "zf_x1_re_tap";
    .port_info 20 /OUTPUT 16 "zf_x1_im_tap";
    .port_info 21 /OUTPUT 16 "zf_x2_re_tap";
    .port_info 22 /OUTPUT 16 "zf_x2_im_tap";
    .port_info 23 /OUTPUT 16 "cpe_phase_err_tap";
    .port_info 24 /OUTPUT 16 "nco_acc_tap";
P_0000020fafb43510 .param/l "DATA_W" 0 4 2, +C4<00000000000000000000000000010000>;
P_0000020fafb43548 .param/l "DEBUG_BYPASS_ROT" 0 4 3, +C4<00000000000000000000000000000000>;
P_0000020fafb43580 .param/l "S_READ" 1 4 352, +C4<00000000000000000000000000000001>;
P_0000020fafb435b8 .param/l "S_WAIT" 1 4 352, +C4<00000000000000000000000000000000>;
L_0000020fb005bd70 .functor BUFZ 16, v0000020fb014c0d0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0000020fb005be50 .functor AND 1, v0000020fb0151da0_0, L_0000020fb01d3990, C4<1>, C4<1>;
L_0000020fb005b360 .functor AND 1, L_0000020fb005be50, L_0000020fb01d4bb0, C4<1>, C4<1>;
L_0000020fb005c9b0 .functor AND 1, v0000020fb0148130_0, v0000020fb014c490_0, C4<1>, C4<1>;
L_0000020fb005c390 .functor OR 1, v0000020fb0160b50_0, L_0000020fb005c9b0, C4<0>, C4<0>;
L_0000020fb005c4e0 .functor AND 1, L_0000020fb01cce10, L_0000020fb005c390, C4<1>, C4<1>;
L_0000020fb005c860 .functor BUFZ 1, v0000020fb015bfb0_0, C4<0>, C4<0>, C4<0>;
L_0000020fb005b7c0 .functor BUFZ 16, v0000020fb015c870_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0000020fb005ce10 .functor BUFZ 16, v0000020fb015bd30_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0000020fb005c630 .functor BUFZ 16, v0000020fb015c370_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0000020fb005b910 .functor BUFZ 16, v0000020fb015b650_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0000020fb005cb70 .functor BUFZ 1, v0000020fb0145570_0, C4<0>, C4<0>, C4<0>;
L_0000020fb005c5c0 .functor BUFZ 16, v0000020fb0145610_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0000020fb015d4f0_0 .net/s "X1_im", 15 0, v0000020fb015bd30_0;  1 drivers
v0000020fb015f7f0_0 .net/s "X1_re", 15 0, v0000020fb015c870_0;  1 drivers
v0000020fb0160330_0 .net/s "X1c_im", 15 0, v0000020fb0143c30_0;  1 drivers
v0000020fb015fcf0_0 .net/s "X1c_re", 15 0, v0000020fb01426f0_0;  1 drivers
v0000020fb015ec10_0 .net/s "X2_im", 15 0, v0000020fb015b650_0;  1 drivers
v0000020fb015fed0_0 .net/s "X2_re", 15 0, v0000020fb015c370_0;  1 drivers
v0000020fb015e530_0 .net/s "X2c_im", 15 0, v0000020fb0143cd0_0;  1 drivers
v0000020fb01603d0_0 .net/s "X2c_re", 15 0, v0000020fb0142970_0;  1 drivers
v0000020fb015e030_0 .net *"_ivl_11", 0 0, L_0000020fb005be50;  1 drivers
v0000020fb015e710_0 .net *"_ivl_12", 31 0, L_0000020fb01d47f0;  1 drivers
L_0000020fb0176100 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020fb015e8f0_0 .net *"_ivl_15", 24 0, L_0000020fb0176100;  1 drivers
L_0000020fb0176148 .functor BUFT 1, C4<00000000000000000000000001010000>, C4<0>, C4<0>, C4<0>;
v0000020fb015f750_0 .net/2u *"_ivl_16", 31 0, L_0000020fb0176148;  1 drivers
v0000020fb015ef30_0 .net *"_ivl_18", 0 0, L_0000020fb01d4bb0;  1 drivers
v0000020fb015e670_0 .net *"_ivl_2", 31 0, L_0000020fb01d3670;  1 drivers
v0000020fb0160470_0 .net *"_ivl_26", 31 0, L_0000020fb01cdbd0;  1 drivers
L_0000020fb0176340 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020fb015e990_0 .net *"_ivl_29", 28 0, L_0000020fb0176340;  1 drivers
L_0000020fb0176388 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020fb015f110_0 .net/2u *"_ivl_30", 31 0, L_0000020fb0176388;  1 drivers
v0000020fb015e490_0 .net *"_ivl_32", 0 0, L_0000020fb01cce10;  1 drivers
v0000020fb015f2f0_0 .net *"_ivl_35", 0 0, L_0000020fb005c9b0;  1 drivers
v0000020fb015df90_0 .net *"_ivl_37", 0 0, L_0000020fb005c390;  1 drivers
L_0000020fb0176070 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020fb015e0d0_0 .net *"_ivl_5", 24 0, L_0000020fb0176070;  1 drivers
L_0000020fb01760b8 .functor BUFT 1, C4<00000000000000000000000000001111>, C4<0>, C4<0>, C4<0>;
v0000020fb0160510_0 .net/2u *"_ivl_6", 31 0, L_0000020fb01760b8;  1 drivers
v0000020fb0160290_0 .net *"_ivl_8", 0 0, L_0000020fb01d3990;  1 drivers
v0000020fb0160150_0 .net/s "adc1_im", 15 0, v0000020fb016fef0_0;  1 drivers
v0000020fb015f070_0 .net/s "adc1_re", 15 0, v0000020fb016f810_0;  1 drivers
v0000020fb0160010_0 .net/s "adc2_im", 15 0, v0000020fb016dfb0_0;  1 drivers
v0000020fb015e5d0_0 .net/s "adc2_re", 15 0, v0000020fb016fb30_0;  1 drivers
v0000020fb015ea30 .array/s "buf1_im", 79 0, 15 0;
v0000020fb015e7b0 .array/s "buf1_re", 79 0, 15 0;
v0000020fb015f9d0 .array/s "buf2_im", 79 0, 15 0;
v0000020fb015ecb0 .array/s "buf2_re", 79 0, 15 0;
v0000020fb015ddb0_0 .var "buf_rd_idx", 6 0;
v0000020fb015e3f0_0 .var "buf_wr_idx", 6 0;
v0000020fb015f6b0_0 .var "captured_count", 6 0;
v0000020fb015def0_0 .net/s "cfo_eps_hat", 15 0, v0000020faffcedd0_0;  1 drivers
v0000020fb015fb10_0 .net "cfo_est_valid", 0 0, v0000020faffcf690_0;  1 drivers
v0000020fb015e170_0 .var "cfo_ready", 0 0;
v0000020fb015e850_0 .net "clk", 0 0, v0000020fb016f950_0;  1 drivers
v0000020fb015f250_0 .var "collected_done", 0 0;
v0000020fb015edf0_0 .var "collecting", 0 0;
v0000020fb015efd0_0 .net "cpe_out_valid", 0 0, v0000020fb0145250_0;  1 drivers
v0000020fb015de50_0 .net/s "cpe_phase_err", 15 0, v0000020fb0145610_0;  1 drivers
v0000020fb015fd90_0 .net/s "cpe_phase_err_tap", 15 0, L_0000020fb005c5c0;  alias, 1 drivers
v0000020fb015ee90_0 .net "cpe_phase_valid", 0 0, v0000020fb0145570_0;  1 drivers
v0000020fb015fe30_0 .net "cpe_phase_valid_tap", 0 0, L_0000020fb005cb70;  alias, 1 drivers
v0000020fb015f390_0 .var "dbg_cpe_cnt", 15 0;
v0000020fb015f930_0 .var "dbg_fft_in_cnt", 15 0;
v0000020fb015f890_0 .var/i "dbg_fft_in_file", 31 0;
v0000020fb015f1b0_0 .var "dbg_fft_in_idx", 6 0;
v0000020fb015ead0_0 .var "dbg_fft_out_cnt", 15 0;
v0000020fb01600b0_0 .var/i "dbg_fft_out_file", 31 0;
v0000020fb01601f0_0 .var "dbg_fft_out_idx", 6 0;
v0000020fb015ff70_0 .var "dbg_in_cnt", 15 0;
v0000020fb015e210_0 .var "dbg_zf_cnt", 15 0;
v0000020fb015e2b0_0 .var/i "dbg_zf_out_file", 31 0;
v0000020fb015e350_0 .var "dbg_zf_out_idx", 6 0;
v0000020fb015eb70_0 .net "fft1_done", 0 0, v0000020fb0148130_0;  1 drivers
v0000020fb015ed50_0 .var/s "fft1_im_q", 15 0;
v0000020fb015f430_0 .var/s "fft1_im_r", 15 0;
v0000020fb015f4d0_0 .net/s "fft1_out_im", 15 0, L_0000020fb005bc90;  1 drivers
v0000020fb015f570_0 .net/s "fft1_out_re", 15 0, L_0000020fb005bf30;  1 drivers
v0000020fb015f610_0 .var/s "fft1_re_q", 15 0;
v0000020fb015fa70_0 .var/s "fft1_re_r", 15 0;
v0000020fb015fbb0_0 .net "fft2_done", 0 0, v0000020fb014c490_0;  1 drivers
v0000020fb015fc50_0 .var/s "fft2_im_q", 15 0;
v0000020fb0160a10_0 .var/s "fft2_im_r", 15 0;
v0000020fb0160830_0 .net/s "fft2_out_im", 15 0, L_0000020fb005c8d0;  1 drivers
v0000020fb0160790_0 .net/s "fft2_out_re", 15 0, L_0000020fb005c7f0;  1 drivers
v0000020fb0160ab0_0 .var/s "fft2_re_q", 15 0;
v0000020fb01605b0_0 .var/s "fft2_re_r", 15 0;
v0000020fb0160970_0 .var "fft_data_valid_d", 0 0;
v0000020fb01608d0_0 .var "fft_data_valid_q", 0 0;
v0000020fb0160c90_0 .var "fft_done_latched", 0 0;
v0000020fb0160b50_0 .var "fft_done_pending", 0 0;
v0000020fb0160bf0_0 .net "fft_load_valid", 0 0, L_0000020fb005b360;  1 drivers
v0000020fb0160650_0 .var "fft_read_addr", 5 0;
v0000020fb01606f0_0 .var "fft_read_addr_q", 5 0;
v0000020fb016f4f0_0 .var "fft_read_en", 0 0;
v0000020fb016f130_0 .net/s "h00_im", 15 0, v0000020fb0170ad0_0;  1 drivers
v0000020fb016e4b0_0 .net/s "h00_re", 15 0, v0000020fb0170990_0;  1 drivers
v0000020fb016ecd0_0 .net/s "h01_im", 15 0, v0000020fb01705d0_0;  1 drivers
v0000020fb016f1d0_0 .net/s "h01_re", 15 0, v0000020fb0170c10_0;  1 drivers
v0000020fb016e550_0 .net/s "h10_im", 15 0, v0000020fb01708f0_0;  1 drivers
v0000020fb016f270_0 .net/s "h10_re", 15 0, v0000020fb0170670_0;  1 drivers
v0000020fb0170030_0 .net/s "h11_im", 15 0, v0000020fb0170cb0_0;  1 drivers
v0000020fb016f590_0 .net/s "h11_re", 15 0, v0000020fb0170710_0;  1 drivers
v0000020fb016df10_0 .net "in_valid", 0 0, v0000020fb0169230_0;  1 drivers
v0000020fb016e5f0_0 .net/s "nco_acc_tap", 15 0, L_0000020fb005c320;  alias, 1 drivers
v0000020fb016ed70_0 .net/s "nco_phase", 15 0, v0000020fb014c0d0_0;  1 drivers
v0000020fb016e870_0 .net "out_valid", 0 0, v0000020fb0145ed0_0;  alias, 1 drivers
v0000020fb016f8b0_0 .var "play_len", 6 0;
v0000020fb016fdb0_0 .var "played_once", 0 0;
v0000020fb016f630_0 .var "playing", 0 0;
v0000020fb016e690_0 .var "playing_d", 0 0;
v0000020fb0170210_0 .net/s "rot1_im", 15 0, v0000020fb0151300_0;  1 drivers
v0000020fb0170170_0 .net/s "rot1_re", 15 0, v0000020fb01513a0_0;  1 drivers
v0000020fb016ee10_0 .net/s "rot2_im", 15 0, v0000020fb0151b20_0;  1 drivers
v0000020fb016fbd0_0 .net/s "rot2_re", 15 0, v0000020fb0151a80_0;  1 drivers
v0000020fb016e730_0 .var/s "rot_in1_im", 15 0;
v0000020fb016eaf0_0 .var/s "rot_in1_re", 15 0;
v0000020fb016eeb0_0 .var/s "rot_in2_im", 15 0;
v0000020fb016e2d0_0 .var/s "rot_in2_re", 15 0;
v0000020fb016e370_0 .var "rot_in_valid", 0 0;
v0000020fb016f450_0 .net/s "rot_phase", 15 0, L_0000020fb005bd70;  1 drivers
v0000020fb016e7d0_0 .net "rot_valid", 0 0, v0000020fb0151da0_0;  1 drivers
v0000020fb016ec30_0 .net "rst_n", 0 0, v0000020fb016af90_0;  1 drivers
v0000020fb016fd10_0 .net "rx_bits", 3 0, v0000020fb0145c50_0;  alias, 1 drivers
v0000020fb016ef50_0 .net "start_fft_read", 0 0, L_0000020fb005c4e0;  1 drivers
v0000020fb016fc70_0 .var "state_read", 2 0;
v0000020fb016e910_0 .var "sym_sample_idx", 6 0;
v0000020fb0170350_0 .net/s "sync1_im", 15 0, v0000020fb0154730_0;  1 drivers
v0000020fb016e050_0 .net/s "sync1_re", 15 0, v0000020fb01560d0_0;  1 drivers
v0000020fb016e9b0_0 .net/s "sync2_im", 15 0, v0000020fb01554f0_0;  1 drivers
v0000020fb016ea50_0 .net/s "sync2_re", 15 0, v0000020fb0155d10_0;  1 drivers
v0000020fb016f770_0 .net "sync_symbol_start", 0 0, v0000020fb0155770_0;  1 drivers
v0000020fb016f310_0 .net "sync_valid", 0 0, v0000020fb01553b0_0;  1 drivers
v0000020fb016eff0_0 .var "sync_valid_d", 0 0;
v0000020fb016ddd0_0 .net "zf_valid_out", 0 0, v0000020fb015bfb0_0;  1 drivers
v0000020fb01703f0_0 .net "zf_valid_tap", 0 0, L_0000020fb005c860;  alias, 1 drivers
v0000020fb01700d0_0 .net/s "zf_x1_im_tap", 15 0, L_0000020fb005ce10;  alias, 1 drivers
v0000020fb016f090_0 .net/s "zf_x1_re_tap", 15 0, L_0000020fb005b7c0;  alias, 1 drivers
v0000020fb01702b0_0 .net/s "zf_x2_im_tap", 15 0, L_0000020fb005b910;  alias, 1 drivers
v0000020fb016fe50_0 .net/s "zf_x2_re_tap", 15 0, L_0000020fb005c630;  alias, 1 drivers
L_0000020fb01d3670 .concat [ 7 25 0 0], v0000020fb016e910_0, L_0000020fb0176070;
L_0000020fb01d3990 .cmp/gt 32, L_0000020fb01d3670, L_0000020fb01760b8;
L_0000020fb01d47f0 .concat [ 7 25 0 0], v0000020fb016e910_0, L_0000020fb0176100;
L_0000020fb01d4bb0 .cmp/gt 32, L_0000020fb0176148, L_0000020fb01d47f0;
L_0000020fb01cdbd0 .concat [ 3 29 0 0], v0000020fb016fc70_0, L_0000020fb0176340;
L_0000020fb01cce10 .cmp/eq 32, L_0000020fb01cdbd0, L_0000020fb0176388;
S_0000020fafb82d30 .scope module, "u_cfo_est" "cfo_estimator_cp_mrc" 4 65, 5 1 0, S_0000020faff57780;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "in_valid";
    .port_info 3 /INPUT 1 "symbol_start";
    .port_info 4 /INPUT 16 "rx1_re";
    .port_info 5 /INPUT 16 "rx1_im";
    .port_info 6 /INPUT 16 "rx2_re";
    .port_info 7 /INPUT 16 "rx2_im";
    .port_info 8 /OUTPUT 1 "cfo_valid";
    .port_info 9 /OUTPUT 16 "cfo_eps_hat";
P_0000020faff57ab0 .param/l "DATA_W" 0 5 2, +C4<00000000000000000000000000010000>;
P_0000020faff57ae8 .param/l "INV_TWO_PI_Q" 1 5 167, +C4<0000000100010011>;
P_0000020faff57b20 .param/l "NCP" 0 5 4, +C4<00000000000000000000000000010000>;
P_0000020faff57b58 .param/l "NFFT" 0 5 3, +C4<00000000000000000000000001000000>;
L_0000020fb005c0f0 .functor BUFZ 6, v0000020fb0131710_0, C4<000000>, C4<000000>, C4<000000>;
v0000020fb007b310_0 .net/s *"_ivl_10", 16 0, L_0000020fb01d44d0;  1 drivers
v0000020fb007b8b0_0 .net/s *"_ivl_12", 16 0, L_0000020fb01d2630;  1 drivers
v0000020fb007ba90_0 .net/s *"_ivl_16", 16 0, L_0000020fb01d4070;  1 drivers
v0000020fb007bdb0_0 .net/s *"_ivl_18", 16 0, L_0000020fb01d2310;  1 drivers
L_0000020fb01753c8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020fb007c0d0_0 .net *"_ivl_2", 15 0, L_0000020fb01753c8;  1 drivers
v0000020fb007c170_0 .net/s *"_ivl_22", 31 0, L_0000020fb01d2c70;  1 drivers
L_0000020fb0175458 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020fafff7e90_0 .net *"_ivl_24", 31 0, L_0000020fb0175458;  1 drivers
v0000020fafff8930_0 .net *"_ivl_27", 31 0, L_0000020fb01d4570;  1 drivers
L_0000020fb01754a0 .functor BUFT 1, C4<00000000000000000000000100010011>, C4<0>, C4<0>, C4<0>;
v0000020fafff75d0_0 .net/2s *"_ivl_28", 31 0, L_0000020fb01754a0;  1 drivers
v0000020fafff7670_0 .net *"_ivl_32", 31 0, L_0000020fb01d2950;  1 drivers
v0000020fafff77b0_0 .net *"_ivl_34", 20 0, L_0000020fb01d2130;  1 drivers
v0000020fafff7f30_0 .net *"_ivl_38", 31 0, L_0000020fb01d2db0;  1 drivers
v0000020fafff81b0_0 .net *"_ivl_40", 27 0, L_0000020fb01d26d0;  1 drivers
v0000020fafff78f0_0 .net *"_ivl_44", 31 0, L_0000020fb01d23b0;  1 drivers
v0000020fb00158a0_0 .net *"_ivl_46", 27 0, L_0000020fb01d3530;  1 drivers
L_0000020fb0175410 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020fb0016980_0 .net *"_ivl_6", 15 0, L_0000020fb0175410;  1 drivers
v0000020fb00153a0_0 .var "acc_done", 0 0;
v0000020fb00165c0_0 .var/s "acc_im", 31 0;
v0000020fb0015ee0_0 .var/s "acc_re", 31 0;
v0000020fb00163e0_0 .net/s "angle_out", 15 0, v0000020fb007b270_0;  1 drivers
v0000020fb0016520_0 .var/s "c_r1_im", 15 0;
v0000020fb0016660_0 .var/s "c_r1_re", 15 0;
v0000020faffd0590_0 .var/s "c_r2_im", 15 0;
v0000020faffceb50_0 .var/s "c_r2_re", 15 0;
v0000020faffcedd0_0 .var/s "cfo_eps_hat", 15 0;
v0000020faffcf690_0 .var "cfo_valid", 0 0;
v0000020faffd06d0_0 .net "clk", 0 0, v0000020fb016f950_0;  alias, 1 drivers
v0000020faffcf190_0 .net/s "cordic_in_im", 15 0, L_0000020fb01d2770;  1 drivers
v0000020fb0068c00_0 .net/s "cordic_in_re", 15 0, L_0000020fb01d2d10;  1 drivers
v0000020fb0068fc0_0 .var/s "d_r1_im", 15 0;
v0000020fb0131df0_0 .var/s "d_r1_re", 15 0;
v0000020fb01303b0_0 .var/s "d_r2_im", 15 0;
v0000020fb0131350_0 .var/s "d_r2_re", 15 0;
v0000020fb01321b0_0 .net/s "eps_hat_q", 15 0, L_0000020fb01d21d0;  1 drivers
v0000020fb0131f30_0 .net/s "eps_mul", 31 0, L_0000020fb01d1e10;  1 drivers
v0000020fb0132250 .array/s "fifo_r1_im", 63 0, 15 0;
v0000020fb0130db0 .array/s "fifo_r1_re", 63 0, 15 0;
v0000020fb0130590 .array/s "fifo_r2_im", 63 0, 15 0;
v0000020fb0130450 .array/s "fifo_r2_re", 63 0, 15 0;
v0000020fb0130950_0 .net "in_valid", 0 0, v0000020fb01553b0_0;  alias, 1 drivers
v0000020fb0131670_0 .var/i "k", 31 0;
v0000020fb0130bd0_0 .net/s "mrc_im", 16 0, L_0000020fb01d38f0;  1 drivers
v0000020fb0131d50_0 .net/s "mrc_re", 16 0, L_0000020fb01d2b30;  1 drivers
v0000020fb0131030_0 .net/s "p1_im", 15 0, v0000020fb00aa140_0;  1 drivers
v0000020fb0131e90_0 .net/s "p1_re", 15 0, v0000020fb00a9ba0_0;  1 drivers
v0000020fb01317b0_0 .net/s "p2_im", 15 0, v0000020fb007bc70_0;  1 drivers
v0000020fb01313f0_0 .net/s "p2_re", 15 0, v0000020fb007ac30_0;  1 drivers
v0000020fb0130f90_0 .net "rd_ptr", 5 0, L_0000020fb005c0f0;  1 drivers
v0000020fb0130c70_0 .net "rst_n", 0 0, v0000020fb016af90_0;  alias, 1 drivers
v0000020fb0130e50_0 .net/s "rx1_im", 15 0, v0000020fb0154730_0;  alias, 1 drivers
v0000020fb01318f0_0 .net/s "rx1_re", 15 0, v0000020fb01560d0_0;  alias, 1 drivers
v0000020fb0131210_0 .net/s "rx2_im", 15 0, v0000020fb01554f0_0;  alias, 1 drivers
v0000020fb01304f0_0 .net/s "rx2_re", 15 0, v0000020fb0155d10_0;  alias, 1 drivers
v0000020fb0130630_0 .var "sample_idx", 6 0;
v0000020fb01306d0_0 .net "symbol_start", 0 0, v0000020fb0155770_0;  alias, 1 drivers
v0000020fb01309f0_0 .var "valid_d1", 0 0;
v0000020fb0131710_0 .var "wr_ptr", 5 0;
E_0000020fb00bdb30 .event posedge, v0000020faffd06d0_0;
E_0000020fb00bde30/0 .event negedge, v0000020fb0130c70_0;
E_0000020fb00bde30/1 .event posedge, v0000020faffd06d0_0;
E_0000020fb00bde30 .event/or E_0000020fb00bde30/0, E_0000020fb00bde30/1;
L_0000020fb01d3710 .arith/sub 16, L_0000020fb01753c8, v0000020fb0016520_0;
L_0000020fb01d4250 .arith/sub 16, L_0000020fb0175410, v0000020faffd0590_0;
L_0000020fb01d44d0 .extend/s 17, v0000020fb00a9ba0_0;
L_0000020fb01d2630 .extend/s 17, v0000020fb007ac30_0;
L_0000020fb01d2b30 .arith/sum 17, L_0000020fb01d44d0, L_0000020fb01d2630;
L_0000020fb01d4070 .extend/s 17, v0000020fb00aa140_0;
L_0000020fb01d2310 .extend/s 17, v0000020fb007bc70_0;
L_0000020fb01d38f0 .arith/sum 17, L_0000020fb01d4070, L_0000020fb01d2310;
L_0000020fb01d2c70 .extend/s 32, v0000020fb007b270_0;
L_0000020fb01d4570 .arith/sub 32, L_0000020fb0175458, L_0000020fb01d2c70;
L_0000020fb01d1e10 .arith/mult 32, L_0000020fb01d4570, L_0000020fb01754a0;
L_0000020fb01d2130 .part L_0000020fb01d1e10, 11, 21;
L_0000020fb01d2950 .extend/s 32, L_0000020fb01d2130;
L_0000020fb01d21d0 .part L_0000020fb01d2950, 0, 16;
L_0000020fb01d26d0 .part v0000020fb0015ee0_0, 4, 28;
L_0000020fb01d2db0 .extend/s 32, L_0000020fb01d26d0;
L_0000020fb01d2d10 .part L_0000020fb01d2db0, 0, 16;
L_0000020fb01d3530 .part v0000020fb00165c0_0, 4, 28;
L_0000020fb01d23b0 .extend/s 32, L_0000020fb01d3530;
L_0000020fb01d2770 .part L_0000020fb01d23b0, 0, 16;
S_0000020fb01301b0 .scope module, "u_mul1" "complex_mult" 5 102, 6 1 0, S_0000020fafb82d30;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a_re";
    .port_info 1 /INPUT 16 "a_im";
    .port_info 2 /INPUT 16 "b_re";
    .port_info 3 /INPUT 16 "b_im";
    .port_info 4 /OUTPUT 16 "p_re";
    .port_info 5 /OUTPUT 16 "p_im";
P_0000020fb00d8760 .param/l "FRAC" 0 6 3, +C4<00000000000000000000000000001011>;
P_0000020fb00d8798 .param/l "MAX_VAL" 1 6 28, +C4<0111111111111111>;
P_0000020fb00d87d0 .param/l "MIN_VAL" 1 6 29, +C4<1000000000000000>;
P_0000020fb00d8808 .param/l "WIDTH" 0 6 2, +C4<00000000000000000000000000010000>;
v0000020fb00aa5a0_0 .net/s *"_ivl_0", 31 0, L_0000020fb016cbb0;  1 drivers
v0000020fb00a9920_0 .net/s *"_ivl_12", 31 0, L_0000020fb016bad0;  1 drivers
v0000020fb00aa3c0_0 .net/s *"_ivl_14", 31 0, L_0000020fb016bc10;  1 drivers
v0000020fb00a9f60_0 .net/s *"_ivl_18", 31 0, L_0000020fb016d010;  1 drivers
v0000020fb00a9600_0 .net/s *"_ivl_2", 31 0, L_0000020fb016b670;  1 drivers
v0000020fb00a9100_0 .net/s *"_ivl_20", 31 0, L_0000020fb016d0b0;  1 drivers
v0000020fb00a92e0_0 .net/s *"_ivl_24", 32 0, L_0000020fb01d2810;  1 drivers
v0000020fb00a9e20_0 .net/s *"_ivl_26", 32 0, L_0000020fb01d3ad0;  1 drivers
v0000020fb00a9740_0 .net/s *"_ivl_30", 32 0, L_0000020fb01d1f50;  1 drivers
v0000020fb00a97e0_0 .net/s *"_ivl_32", 32 0, L_0000020fb01d3c10;  1 drivers
v0000020fb00a8de0_0 .net *"_ivl_38", 21 0, L_0000020fb01d4390;  1 drivers
v0000020fb00a8d40_0 .net *"_ivl_42", 21 0, L_0000020fb01d3e90;  1 drivers
v0000020fb00a99c0_0 .net/s *"_ivl_6", 31 0, L_0000020fb016ccf0;  1 drivers
v0000020fb00a9380_0 .net/s *"_ivl_8", 31 0, L_0000020fb016bcb0;  1 drivers
v0000020fb00a9420_0 .net/s "a_im", 15 0, v0000020fb0068fc0_0;  1 drivers
v0000020fb00aa0a0_0 .net/s "a_re", 15 0, v0000020fb0131df0_0;  1 drivers
v0000020fb00a96a0_0 .net/s "ac", 31 0, L_0000020fb016cc50;  1 drivers
v0000020fb00aa460_0 .net/s "ad", 31 0, L_0000020fb016ced0;  1 drivers
v0000020fb00a9880_0 .net/s "b_im", 15 0, L_0000020fb01d3710;  1 drivers
v0000020fb00a9240_0 .net/s "b_re", 15 0, v0000020fb0016660_0;  1 drivers
v0000020fb00a9a60_0 .net/s "bc", 31 0, L_0000020fb01d3a30;  1 drivers
v0000020fb00a9b00_0 .net/s "bd", 31 0, L_0000020fb016b7b0;  1 drivers
v0000020fb00a8fc0_0 .net/s "im_long", 32 0, L_0000020fb01d32b0;  1 drivers
v0000020fb00a94c0_0 .net/s "im_shifted", 32 0, L_0000020fb01d3cb0;  1 drivers
v0000020fb00aa140_0 .var/s "p_im", 15 0;
v0000020fb00a9ba0_0 .var/s "p_re", 15 0;
v0000020fb00aa780_0 .net/s "re_long", 32 0, L_0000020fb01d2450;  1 drivers
v0000020fb00aa640_0 .net/s "re_shifted", 32 0, L_0000020fb01d3b70;  1 drivers
E_0000020fb00bde70 .event anyedge, v0000020fb00aa640_0, v0000020fb00a94c0_0;
L_0000020fb016cbb0 .extend/s 32, v0000020fb0131df0_0;
L_0000020fb016b670 .extend/s 32, v0000020fb0016660_0;
L_0000020fb016cc50 .arith/mult 32, L_0000020fb016cbb0, L_0000020fb016b670;
L_0000020fb016ccf0 .extend/s 32, v0000020fb0068fc0_0;
L_0000020fb016bcb0 .extend/s 32, L_0000020fb01d3710;
L_0000020fb016b7b0 .arith/mult 32, L_0000020fb016ccf0, L_0000020fb016bcb0;
L_0000020fb016bad0 .extend/s 32, v0000020fb0131df0_0;
L_0000020fb016bc10 .extend/s 32, L_0000020fb01d3710;
L_0000020fb016ced0 .arith/mult 32, L_0000020fb016bad0, L_0000020fb016bc10;
L_0000020fb016d010 .extend/s 32, v0000020fb0068fc0_0;
L_0000020fb016d0b0 .extend/s 32, v0000020fb0016660_0;
L_0000020fb01d3a30 .arith/mult 32, L_0000020fb016d010, L_0000020fb016d0b0;
L_0000020fb01d2810 .extend/s 33, L_0000020fb016cc50;
L_0000020fb01d3ad0 .extend/s 33, L_0000020fb016b7b0;
L_0000020fb01d2450 .arith/sub 33, L_0000020fb01d2810, L_0000020fb01d3ad0;
L_0000020fb01d1f50 .extend/s 33, L_0000020fb016ced0;
L_0000020fb01d3c10 .extend/s 33, L_0000020fb01d3a30;
L_0000020fb01d32b0 .arith/sum 33, L_0000020fb01d1f50, L_0000020fb01d3c10;
L_0000020fb01d4390 .part L_0000020fb01d2450, 11, 22;
L_0000020fb01d3b70 .extend/s 33, L_0000020fb01d4390;
L_0000020fb01d3e90 .part L_0000020fb01d32b0, 11, 22;
L_0000020fb01d3cb0 .extend/s 33, L_0000020fb01d3e90;
S_0000020fb0130020 .scope module, "u_mul2" "complex_mult" 5 110, 6 1 0, S_0000020fafb82d30;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a_re";
    .port_info 1 /INPUT 16 "a_im";
    .port_info 2 /INPUT 16 "b_re";
    .port_info 3 /INPUT 16 "b_im";
    .port_info 4 /OUTPUT 16 "p_re";
    .port_info 5 /OUTPUT 16 "p_im";
P_0000020fafb82ec0 .param/l "FRAC" 0 6 3, +C4<00000000000000000000000000001011>;
P_0000020fafb82ef8 .param/l "MAX_VAL" 1 6 28, +C4<0111111111111111>;
P_0000020fafb82f30 .param/l "MIN_VAL" 1 6 29, +C4<1000000000000000>;
P_0000020fafb82f68 .param/l "WIDTH" 0 6 2, +C4<00000000000000000000000000010000>;
v0000020fb00aa820_0 .net/s *"_ivl_0", 31 0, L_0000020fb01d3d50;  1 drivers
v0000020fb00a9c40_0 .net/s *"_ivl_12", 31 0, L_0000020fb01d29f0;  1 drivers
v0000020fb00a9ce0_0 .net/s *"_ivl_14", 31 0, L_0000020fb01d3170;  1 drivers
v0000020fb00aa000_0 .net/s *"_ivl_18", 31 0, L_0000020fb01d2270;  1 drivers
v0000020fb00a9d80_0 .net/s *"_ivl_2", 31 0, L_0000020fb01d4110;  1 drivers
v0000020fb00aa1e0_0 .net/s *"_ivl_20", 31 0, L_0000020fb01d3df0;  1 drivers
v0000020fb00a8e80_0 .net/s *"_ivl_24", 32 0, L_0000020fb01d3f30;  1 drivers
v0000020fb00a9060_0 .net/s *"_ivl_26", 32 0, L_0000020fb01d3fd0;  1 drivers
v0000020fb00aa280_0 .net/s *"_ivl_30", 32 0, L_0000020fb01d3210;  1 drivers
v0000020fb00aa320_0 .net/s *"_ivl_32", 32 0, L_0000020fb01d42f0;  1 drivers
v0000020fb00a8c00_0 .net *"_ivl_38", 21 0, L_0000020fb01d33f0;  1 drivers
v0000020fb00a91a0_0 .net *"_ivl_42", 21 0, L_0000020fb01d3490;  1 drivers
v0000020fb00aa8c0_0 .net/s *"_ivl_6", 31 0, L_0000020fb01d2090;  1 drivers
v0000020fb00aa6e0_0 .net/s *"_ivl_8", 31 0, L_0000020fb01d2bd0;  1 drivers
v0000020fb00a8a20_0 .net/s "a_im", 15 0, v0000020fb01303b0_0;  1 drivers
v0000020fb00a8ac0_0 .net/s "a_re", 15 0, v0000020fb0131350_0;  1 drivers
v0000020fb00a8b60_0 .net/s "ac", 31 0, L_0000020fb01d1ff0;  1 drivers
v0000020fb00a8ca0_0 .net/s "ad", 31 0, L_0000020fb01d1eb0;  1 drivers
v0000020fb007aaf0_0 .net/s "b_im", 15 0, L_0000020fb01d4250;  1 drivers
v0000020fb007b770_0 .net/s "b_re", 15 0, v0000020faffceb50_0;  1 drivers
v0000020fb007a5f0_0 .net/s "bc", 31 0, L_0000020fb01d3850;  1 drivers
v0000020fb007a7d0_0 .net/s "bd", 31 0, L_0000020fb01d3350;  1 drivers
v0000020fb007a550_0 .net/s "im_long", 32 0, L_0000020fb01d2590;  1 drivers
v0000020fb007ae10_0 .net/s "im_shifted", 32 0, L_0000020fb01d30d0;  1 drivers
v0000020fb007bc70_0 .var/s "p_im", 15 0;
v0000020fb007ac30_0 .var/s "p_re", 15 0;
v0000020fb007bef0_0 .net/s "re_long", 32 0, L_0000020fb01d41b0;  1 drivers
v0000020fb007b950_0 .net/s "re_shifted", 32 0, L_0000020fb01d4430;  1 drivers
E_0000020fb00bd8f0 .event anyedge, v0000020fb007b950_0, v0000020fb007ae10_0;
L_0000020fb01d3d50 .extend/s 32, v0000020fb0131350_0;
L_0000020fb01d4110 .extend/s 32, v0000020faffceb50_0;
L_0000020fb01d1ff0 .arith/mult 32, L_0000020fb01d3d50, L_0000020fb01d4110;
L_0000020fb01d2090 .extend/s 32, v0000020fb01303b0_0;
L_0000020fb01d2bd0 .extend/s 32, L_0000020fb01d4250;
L_0000020fb01d3350 .arith/mult 32, L_0000020fb01d2090, L_0000020fb01d2bd0;
L_0000020fb01d29f0 .extend/s 32, v0000020fb0131350_0;
L_0000020fb01d3170 .extend/s 32, L_0000020fb01d4250;
L_0000020fb01d1eb0 .arith/mult 32, L_0000020fb01d29f0, L_0000020fb01d3170;
L_0000020fb01d2270 .extend/s 32, v0000020fb01303b0_0;
L_0000020fb01d3df0 .extend/s 32, v0000020faffceb50_0;
L_0000020fb01d3850 .arith/mult 32, L_0000020fb01d2270, L_0000020fb01d3df0;
L_0000020fb01d3f30 .extend/s 33, L_0000020fb01d1ff0;
L_0000020fb01d3fd0 .extend/s 33, L_0000020fb01d3350;
L_0000020fb01d41b0 .arith/sub 33, L_0000020fb01d3f30, L_0000020fb01d3fd0;
L_0000020fb01d3210 .extend/s 33, L_0000020fb01d1eb0;
L_0000020fb01d42f0 .extend/s 33, L_0000020fb01d3850;
L_0000020fb01d2590 .arith/sum 33, L_0000020fb01d3210, L_0000020fb01d42f0;
L_0000020fb01d33f0 .part L_0000020fb01d41b0, 11, 22;
L_0000020fb01d4430 .extend/s 33, L_0000020fb01d33f0;
L_0000020fb01d3490 .part L_0000020fb01d2590, 11, 22;
L_0000020fb01d30d0 .extend/s 33, L_0000020fb01d3490;
S_0000020fb012fe90 .scope module, "u_vec" "cordic_vectoring" 5 177, 7 1 0, S_0000020fafb82d30;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "x_in";
    .port_info 1 /INPUT 16 "y_in";
    .port_info 2 /OUTPUT 16 "z_out";
P_0000020fb00be070 .param/l "WIDTH" 0 7 2, +C4<00000000000000000000000000010000>;
L_0000020fb01754e8 .functor BUFT 1, C4<0000011001001000>, C4<0>, C4<0>, C4<0>;
v0000020fb007b810 .array "atan_table", 11 0;
v0000020fb007b810_0 .net/s v0000020fb007b810 0, 15 0, L_0000020fb01754e8; 1 drivers
L_0000020fb0175530 .functor BUFT 1, C4<0000001110110101>, C4<0>, C4<0>, C4<0>;
v0000020fb007b810_1 .net/s v0000020fb007b810 1, 15 0, L_0000020fb0175530; 1 drivers
L_0000020fb0175578 .functor BUFT 1, C4<0000000111110101>, C4<0>, C4<0>, C4<0>;
v0000020fb007b810_2 .net/s v0000020fb007b810 2, 15 0, L_0000020fb0175578; 1 drivers
L_0000020fb01755c0 .functor BUFT 1, C4<0000000011111110>, C4<0>, C4<0>, C4<0>;
v0000020fb007b810_3 .net/s v0000020fb007b810 3, 15 0, L_0000020fb01755c0; 1 drivers
L_0000020fb0175608 .functor BUFT 1, C4<0000000001111111>, C4<0>, C4<0>, C4<0>;
v0000020fb007b810_4 .net/s v0000020fb007b810 4, 15 0, L_0000020fb0175608; 1 drivers
L_0000020fb0175650 .functor BUFT 1, C4<0000000000111111>, C4<0>, C4<0>, C4<0>;
v0000020fb007b810_5 .net/s v0000020fb007b810 5, 15 0, L_0000020fb0175650; 1 drivers
L_0000020fb0175698 .functor BUFT 1, C4<0000000000011111>, C4<0>, C4<0>, C4<0>;
v0000020fb007b810_6 .net/s v0000020fb007b810 6, 15 0, L_0000020fb0175698; 1 drivers
L_0000020fb01756e0 .functor BUFT 1, C4<0000000000001111>, C4<0>, C4<0>, C4<0>;
v0000020fb007b810_7 .net/s v0000020fb007b810 7, 15 0, L_0000020fb01756e0; 1 drivers
L_0000020fb0175728 .functor BUFT 1, C4<0000000000000111>, C4<0>, C4<0>, C4<0>;
v0000020fb007b810_8 .net/s v0000020fb007b810 8, 15 0, L_0000020fb0175728; 1 drivers
L_0000020fb0175770 .functor BUFT 1, C4<0000000000000011>, C4<0>, C4<0>, C4<0>;
v0000020fb007b810_9 .net/s v0000020fb007b810 9, 15 0, L_0000020fb0175770; 1 drivers
L_0000020fb01757b8 .functor BUFT 1, C4<0000000000000001>, C4<0>, C4<0>, C4<0>;
v0000020fb007b810_10 .net/s v0000020fb007b810 10, 15 0, L_0000020fb01757b8; 1 drivers
L_0000020fb0175800 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020fb007b810_11 .net/s v0000020fb007b810 11, 15 0, L_0000020fb0175800; 1 drivers
v0000020fb007af50_0 .var/i "i", 31 0;
v0000020fb007aeb0 .array/s "x", 12 0, 15 0;
v0000020fb007a870_0 .net/s "x_in", 15 0, L_0000020fb01d2d10;  alias, 1 drivers
v0000020fb007acd0 .array/s "y", 12 0, 15 0;
v0000020fb007aff0_0 .net/s "y_in", 15 0, L_0000020fb01d2770;  alias, 1 drivers
v0000020fb007b1d0 .array/s "z", 12 0, 15 0;
v0000020fb007b270_0 .var/s "z_out", 15 0;
v0000020fb007acd0_0 .array/port v0000020fb007acd0, 0;
v0000020fb007acd0_1 .array/port v0000020fb007acd0, 1;
E_0000020fb00bd930/0 .event anyedge, v0000020fb007a870_0, v0000020fb007aff0_0, v0000020fb007acd0_0, v0000020fb007acd0_1;
v0000020fb007acd0_2 .array/port v0000020fb007acd0, 2;
v0000020fb007acd0_3 .array/port v0000020fb007acd0, 3;
v0000020fb007acd0_4 .array/port v0000020fb007acd0, 4;
v0000020fb007acd0_5 .array/port v0000020fb007acd0, 5;
E_0000020fb00bd930/1 .event anyedge, v0000020fb007acd0_2, v0000020fb007acd0_3, v0000020fb007acd0_4, v0000020fb007acd0_5;
v0000020fb007acd0_6 .array/port v0000020fb007acd0, 6;
v0000020fb007acd0_7 .array/port v0000020fb007acd0, 7;
v0000020fb007acd0_8 .array/port v0000020fb007acd0, 8;
v0000020fb007acd0_9 .array/port v0000020fb007acd0, 9;
E_0000020fb00bd930/2 .event anyedge, v0000020fb007acd0_6, v0000020fb007acd0_7, v0000020fb007acd0_8, v0000020fb007acd0_9;
v0000020fb007acd0_10 .array/port v0000020fb007acd0, 10;
v0000020fb007acd0_11 .array/port v0000020fb007acd0, 11;
v0000020fb007acd0_12 .array/port v0000020fb007acd0, 12;
v0000020fb007aeb0_0 .array/port v0000020fb007aeb0, 0;
E_0000020fb00bd930/3 .event anyedge, v0000020fb007acd0_10, v0000020fb007acd0_11, v0000020fb007acd0_12, v0000020fb007aeb0_0;
v0000020fb007aeb0_1 .array/port v0000020fb007aeb0, 1;
v0000020fb007aeb0_2 .array/port v0000020fb007aeb0, 2;
v0000020fb007aeb0_3 .array/port v0000020fb007aeb0, 3;
v0000020fb007aeb0_4 .array/port v0000020fb007aeb0, 4;
E_0000020fb00bd930/4 .event anyedge, v0000020fb007aeb0_1, v0000020fb007aeb0_2, v0000020fb007aeb0_3, v0000020fb007aeb0_4;
v0000020fb007aeb0_5 .array/port v0000020fb007aeb0, 5;
v0000020fb007aeb0_6 .array/port v0000020fb007aeb0, 6;
v0000020fb007aeb0_7 .array/port v0000020fb007aeb0, 7;
v0000020fb007aeb0_8 .array/port v0000020fb007aeb0, 8;
E_0000020fb00bd930/5 .event anyedge, v0000020fb007aeb0_5, v0000020fb007aeb0_6, v0000020fb007aeb0_7, v0000020fb007aeb0_8;
v0000020fb007aeb0_9 .array/port v0000020fb007aeb0, 9;
v0000020fb007aeb0_10 .array/port v0000020fb007aeb0, 10;
v0000020fb007aeb0_11 .array/port v0000020fb007aeb0, 11;
v0000020fb007aeb0_12 .array/port v0000020fb007aeb0, 12;
E_0000020fb00bd930/6 .event anyedge, v0000020fb007aeb0_9, v0000020fb007aeb0_10, v0000020fb007aeb0_11, v0000020fb007aeb0_12;
v0000020fb007b1d0_0 .array/port v0000020fb007b1d0, 0;
v0000020fb007b1d0_1 .array/port v0000020fb007b1d0, 1;
v0000020fb007b1d0_2 .array/port v0000020fb007b1d0, 2;
v0000020fb007b1d0_3 .array/port v0000020fb007b1d0, 3;
E_0000020fb00bd930/7 .event anyedge, v0000020fb007b1d0_0, v0000020fb007b1d0_1, v0000020fb007b1d0_2, v0000020fb007b1d0_3;
v0000020fb007b1d0_4 .array/port v0000020fb007b1d0, 4;
v0000020fb007b1d0_5 .array/port v0000020fb007b1d0, 5;
v0000020fb007b1d0_6 .array/port v0000020fb007b1d0, 6;
v0000020fb007b1d0_7 .array/port v0000020fb007b1d0, 7;
E_0000020fb00bd930/8 .event anyedge, v0000020fb007b1d0_4, v0000020fb007b1d0_5, v0000020fb007b1d0_6, v0000020fb007b1d0_7;
v0000020fb007b1d0_8 .array/port v0000020fb007b1d0, 8;
v0000020fb007b1d0_9 .array/port v0000020fb007b1d0, 9;
v0000020fb007b1d0_10 .array/port v0000020fb007b1d0, 10;
v0000020fb007b1d0_11 .array/port v0000020fb007b1d0, 11;
E_0000020fb00bd930/9 .event anyedge, v0000020fb007b1d0_8, v0000020fb007b1d0_9, v0000020fb007b1d0_10, v0000020fb007b1d0_11;
v0000020fb007b1d0_12 .array/port v0000020fb007b1d0, 12;
E_0000020fb00bd930/10 .event anyedge, v0000020fb007b1d0_12, v0000020fb007b810_0, v0000020fb007b810_1, v0000020fb007b810_2;
E_0000020fb00bd930/11 .event anyedge, v0000020fb007b810_3, v0000020fb007b810_4, v0000020fb007b810_5, v0000020fb007b810_6;
E_0000020fb00bd930/12 .event anyedge, v0000020fb007b810_7, v0000020fb007b810_8, v0000020fb007b810_9, v0000020fb007b810_10;
E_0000020fb00bd930/13 .event anyedge, v0000020fb007b810_11;
E_0000020fb00bd930 .event/or E_0000020fb00bd930/0, E_0000020fb00bd930/1, E_0000020fb00bd930/2, E_0000020fb00bd930/3, E_0000020fb00bd930/4, E_0000020fb00bd930/5, E_0000020fb00bd930/6, E_0000020fb00bd930/7, E_0000020fb00bd930/8, E_0000020fb00bd930/9, E_0000020fb00bd930/10, E_0000020fb00bd930/11, E_0000020fb00bd930/12, E_0000020fb00bd930/13;
S_0000020fb012f9e0 .scope module, "u_cpe" "cpe_tracker" 4 463, 8 1 0, S_0000020faff57780;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "in_valid";
    .port_info 3 /INPUT 16 "X1_re";
    .port_info 4 /INPUT 16 "X1_im";
    .port_info 5 /INPUT 16 "X2_re";
    .port_info 6 /INPUT 16 "X2_im";
    .port_info 7 /OUTPUT 1 "out_valid";
    .port_info 8 /OUTPUT 16 "X1c_re";
    .port_info 9 /OUTPUT 16 "X1c_im";
    .port_info 10 /OUTPUT 16 "X2c_re";
    .port_info 11 /OUTPUT 16 "X2c_im";
    .port_info 12 /OUTPUT 1 "phase_err_valid";
    .port_info 13 /OUTPUT 16 "phase_err";
P_0000020fafb82fb0 .param/l "DATA_W" 0 8 2, +C4<00000000000000000000000000010000>;
P_0000020fafb82fe8 .param/l "NFFT" 0 8 4, +C4<00000000000000000000000001000000>;
P_0000020fafb83020 .param/l "PHASE_W" 0 8 3, +C4<00000000000000000000000000010000>;
P_0000020fafb83058 .param/l "QPSK_45" 1 8 41, +C4<0000011001001000>;
P_0000020fafb83090 .param/l "QPSK_45N" 1 8 43, +C4<1111100110111000>;
P_0000020fafb830c8 .param/l "QPSK_90" 1 8 42, +C4<0000110010010001>;
L_0000020fb005c550 .functor AND 1, v0000020fb015bfb0_0, L_0000020fb01d0bf0, C4<1>, C4<1>;
v0000020fb0143870_0 .net/s "X1_im", 15 0, v0000020fb015bd30_0;  alias, 1 drivers
v0000020fb0142650_0 .net/s "X1_re", 15 0, v0000020fb015c870_0;  alias, 1 drivers
v0000020fb0143c30_0 .var/s "X1c_im", 15 0;
v0000020fb01426f0_0 .var/s "X1c_re", 15 0;
v0000020fb0144090_0 .net/s "X2_im", 15 0, v0000020fb015b650_0;  alias, 1 drivers
v0000020fb0142790_0 .net/s "X2_re", 15 0, v0000020fb015c370_0;  alias, 1 drivers
v0000020fb0143cd0_0 .var/s "X2c_im", 15 0;
v0000020fb0142970_0 .var/s "X2c_re", 15 0;
L_0000020fb0176ad8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020fb0142bf0_0 .net *"_ivl_12", 15 0, L_0000020fb0176ad8;  1 drivers
L_0000020fb0176a90 .functor BUFT 1, C4<111111>, C4<0>, C4<0>, C4<0>;
v0000020fb0143d70_0 .net/2u *"_ivl_6", 5 0, L_0000020fb0176a90;  1 drivers
v0000020fb0142a10_0 .net *"_ivl_8", 0 0, L_0000020fb01d0bf0;  1 drivers
v0000020fb0142ab0_0 .net/s "ang1", 15 0, v0000020fb0142c90_0;  1 drivers
v0000020fb0142d30_0 .net/s "ang2", 15 0, v0000020fb01430f0_0;  1 drivers
v0000020fb0142dd0_0 .var/s "avg_err_reg", 15 0;
v0000020fb0146650_0 .var "bank", 0 0;
v0000020fb01466f0_0 .net "clk", 0 0, v0000020fb016f950_0;  alias, 1 drivers
v0000020fb01452f0_0 .var "cnt", 5 0;
v0000020fb01459d0_0 .net/s "current_total_diff", 15 0, L_0000020fb01d17d0;  1 drivers
v0000020fb0145930_0 .net/s "diff1", 15 0, L_0000020fb01d1690;  1 drivers
v0000020fb01448f0_0 .net/s "diff2", 15 0, L_0000020fb01d19b0;  1 drivers
v0000020fb0144b70_0 .net "in_valid", 0 0, v0000020fb015bfb0_0;  alias, 1 drivers
v0000020fb0145250_0 .var "out_valid", 0 0;
v0000020fb0145610_0 .var/s "phase_err", 15 0;
v0000020fb0145570_0 .var "phase_err_valid", 0 0;
v0000020fb01456b0_0 .var/s "r_x1_im", 15 0;
v0000020fb0146790_0 .var/s "r_x1_re", 15 0;
v0000020fb0144c10_0 .var/s "r_x2_im", 15 0;
v0000020fb0145070_0 .var/s "r_x2_re", 15 0;
v0000020fb01465b0 .array/s "ram_x1_im", 127 0, 15 0;
v0000020fb0145390 .array/s "ram_x1_re", 127 0, 15 0;
v0000020fb0145430 .array/s "ram_x2_im", 127 0, 15 0;
v0000020fb0145a70 .array/s "ram_x2_re", 127 0, 15 0;
v0000020fb0146830_0 .var "read_active", 0 0;
v0000020fb0144990_0 .var "read_bank", 0 0;
v0000020fb01460b0_0 .var "read_cnt", 5 0;
v0000020fb01454d0_0 .net/s "rot_angle", 15 0, L_0000020fb01d1c30;  1 drivers
v0000020fb0144d50_0 .net "rst_n", 0 0, v0000020fb016af90_0;  alias, 1 drivers
v0000020fb0145750_0 .net "start_read", 0 0, L_0000020fb005c550;  1 drivers
v0000020fb0144a30_0 .var/s "sum_err", 31 0;
v0000020fb0144f30_0 .var/s "sum_next", 31 0;
v0000020fb0144e90_0 .var "valid_d1", 0 0;
v0000020fb0144ad0_0 .net/s "x1_fixed_im", 15 0, v0000020fb0131ad0_0;  1 drivers
v0000020fb01457f0_0 .net/s "x1_fixed_re", 15 0, v0000020fb01308b0_0;  1 drivers
v0000020fb0144cb0_0 .net/s "x2_fixed_im", 15 0, v0000020fb0143ff0_0;  1 drivers
v0000020fb0145b10_0 .net/s "x2_fixed_re", 15 0, v0000020fb0143050_0;  1 drivers
L_0000020fb01d1690 .ufunc/vec4 TD_tb_top_receiver.u_top.u_cpe.calc_diff, 16, v0000020fb0142c90_0 (v0000020fb0131fd0_0) S_0000020fb012f3a0;
L_0000020fb01d19b0 .ufunc/vec4 TD_tb_top_receiver.u_top.u_cpe.calc_diff, 16, v0000020fb01430f0_0 (v0000020fb0131fd0_0) S_0000020fb012f3a0;
L_0000020fb01d17d0 .arith/sum 16, L_0000020fb01d1690, L_0000020fb01d19b0;
L_0000020fb01d0bf0 .cmp/eq 6, v0000020fb01452f0_0, L_0000020fb0176a90;
L_0000020fb01d1c30 .arith/sub 16, L_0000020fb0176ad8, v0000020fb0142dd0_0;
S_0000020fb012f3a0 .scope function.vec4.u16, "calc_diff" "calc_diff" 8 46, 8 46 0, S_0000020fb012f9e0;
 .timescale -9 -12;
; Variable calc_diff is vec4 return value of scope S_0000020fb012f3a0
v0000020fb0131fd0_0 .var/s "theta", 15 0;
v0000020fb0130d10_0 .var/s "tmp", 15 0;
TD_tb_top_receiver.u_top.u_cpe.calc_diff ;
    %load/vec4 v0000020fb0131fd0_0;
    %subi 1608, 0, 16;
    %store/vec4 v0000020fb0130d10_0, 0, 16;
    %load/vec4 v0000020fb0130d10_0;
    %cmpi/s 1608, 0, 16;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_1.2, 5;
    %load/vec4 v0000020fb0130d10_0;
    %subi 3217, 0, 16;
    %store/vec4 v0000020fb0130d10_0, 0, 16;
T_1.2 ;
    %load/vec4 v0000020fb0130d10_0;
    %cmpi/s 1608, 0, 16;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_1.4, 5;
    %load/vec4 v0000020fb0130d10_0;
    %subi 3217, 0, 16;
    %store/vec4 v0000020fb0130d10_0, 0, 16;
T_1.4 ;
    %load/vec4 v0000020fb0130d10_0;
    %cmpi/s 1608, 0, 16;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_1.6, 5;
    %load/vec4 v0000020fb0130d10_0;
    %subi 3217, 0, 16;
    %store/vec4 v0000020fb0130d10_0, 0, 16;
T_1.6 ;
    %load/vec4 v0000020fb0130d10_0;
    %cmpi/s 63928, 0, 16;
    %jmp/0xz  T_1.8, 5;
    %load/vec4 v0000020fb0130d10_0;
    %addi 3217, 0, 16;
    %store/vec4 v0000020fb0130d10_0, 0, 16;
T_1.8 ;
    %load/vec4 v0000020fb0130d10_0;
    %cmpi/s 63928, 0, 16;
    %jmp/0xz  T_1.10, 5;
    %load/vec4 v0000020fb0130d10_0;
    %addi 3217, 0, 16;
    %store/vec4 v0000020fb0130d10_0, 0, 16;
T_1.10 ;
    %load/vec4 v0000020fb0130d10_0;
    %cmpi/s 63928, 0, 16;
    %jmp/0xz  T_1.12, 5;
    %load/vec4 v0000020fb0130d10_0;
    %addi 3217, 0, 16;
    %store/vec4 v0000020fb0130d10_0, 0, 16;
T_1.12 ;
    %load/vec4 v0000020fb0130d10_0;
    %ret/vec4 0, 0, 16;  Assign to calc_diff (store_vec4_to_lval)
    %end;
S_0000020fb012fb70 .scope module, "u_rot1" "cordic_rotator" 8 196, 9 1 0, S_0000020fb012f9e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 16 "x_in";
    .port_info 3 /INPUT 16 "y_in";
    .port_info 4 /INPUT 16 "theta_in";
    .port_info 5 /OUTPUT 16 "x_out";
    .port_info 6 /OUTPUT 16 "y_out";
P_0000020fb00be270 .param/l "WIDTH" 0 9 2, +C4<00000000000000000000000000010000>;
L_0000020fb005ba60 .functor BUFZ 1, v0000020fb016f950_0, C4<0>, C4<0>, C4<0>;
L_0000020fb005b3d0 .functor BUFZ 1, v0000020fb016af90_0, C4<0>, C4<0>, C4<0>;
v0000020fb0131850_0 .net/s *"_ivl_41", 31 0, L_0000020fb01d1410;  1 drivers
L_0000020fb0176e80 .functor BUFT 1, C4<00000000000000000000010011011011>, C4<0>, C4<0>, C4<0>;
v0000020fb0132070_0 .net/2s *"_ivl_43", 31 0, L_0000020fb0176e80;  1 drivers
v0000020fb0131490_0 .net/s *"_ivl_48", 31 0, L_0000020fb01d05b0;  1 drivers
L_0000020fb0176ec8 .functor BUFT 1, C4<00000000000000000000010011011011>, C4<0>, C4<0>, C4<0>;
v0000020fb0131990_0 .net/2s *"_ivl_50", 31 0, L_0000020fb0176ec8;  1 drivers
L_0000020fb0176b20 .functor BUFT 1, C4<0000011001001000>, C4<0>, C4<0>, C4<0>;
v0000020fb0131cb0 .array "atan_table", 11 0;
v0000020fb0131cb0_0 .net/s v0000020fb0131cb0 0, 15 0, L_0000020fb0176b20; 1 drivers
L_0000020fb0176b68 .functor BUFT 1, C4<0000001110110101>, C4<0>, C4<0>, C4<0>;
v0000020fb0131cb0_1 .net/s v0000020fb0131cb0 1, 15 0, L_0000020fb0176b68; 1 drivers
L_0000020fb0176bb0 .functor BUFT 1, C4<0000000111110101>, C4<0>, C4<0>, C4<0>;
v0000020fb0131cb0_2 .net/s v0000020fb0131cb0 2, 15 0, L_0000020fb0176bb0; 1 drivers
L_0000020fb0176bf8 .functor BUFT 1, C4<0000000011111110>, C4<0>, C4<0>, C4<0>;
v0000020fb0131cb0_3 .net/s v0000020fb0131cb0 3, 15 0, L_0000020fb0176bf8; 1 drivers
L_0000020fb0176c40 .functor BUFT 1, C4<0000000001111111>, C4<0>, C4<0>, C4<0>;
v0000020fb0131cb0_4 .net/s v0000020fb0131cb0 4, 15 0, L_0000020fb0176c40; 1 drivers
L_0000020fb0176c88 .functor BUFT 1, C4<0000000000111111>, C4<0>, C4<0>, C4<0>;
v0000020fb0131cb0_5 .net/s v0000020fb0131cb0 5, 15 0, L_0000020fb0176c88; 1 drivers
L_0000020fb0176cd0 .functor BUFT 1, C4<0000000000011111>, C4<0>, C4<0>, C4<0>;
v0000020fb0131cb0_6 .net/s v0000020fb0131cb0 6, 15 0, L_0000020fb0176cd0; 1 drivers
L_0000020fb0176d18 .functor BUFT 1, C4<0000000000001111>, C4<0>, C4<0>, C4<0>;
v0000020fb0131cb0_7 .net/s v0000020fb0131cb0 7, 15 0, L_0000020fb0176d18; 1 drivers
L_0000020fb0176d60 .functor BUFT 1, C4<0000000000000111>, C4<0>, C4<0>, C4<0>;
v0000020fb0131cb0_8 .net/s v0000020fb0131cb0 8, 15 0, L_0000020fb0176d60; 1 drivers
L_0000020fb0176da8 .functor BUFT 1, C4<0000000000000011>, C4<0>, C4<0>, C4<0>;
v0000020fb0131cb0_9 .net/s v0000020fb0131cb0 9, 15 0, L_0000020fb0176da8; 1 drivers
L_0000020fb0176df0 .functor BUFT 1, C4<0000000000000001>, C4<0>, C4<0>, C4<0>;
v0000020fb0131cb0_10 .net/s v0000020fb0131cb0 10, 15 0, L_0000020fb0176df0; 1 drivers
L_0000020fb0176e38 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020fb0131cb0_11 .net/s v0000020fb0131cb0 11, 15 0, L_0000020fb0176e38; 1 drivers
v0000020fb01310d0_0 .net "clk", 0 0, v0000020fb016f950_0;  alias, 1 drivers
v0000020fb0131170_0 .net "clk_used", 0 0, L_0000020fb005ba60;  1 drivers
v0000020fb0131a30_0 .var/i "i", 31 0;
v0000020fb0130b30_0 .net "rst_n", 0 0, v0000020fb016af90_0;  alias, 1 drivers
v0000020fb0132110_0 .net "rstn_used", 0 0, L_0000020fb005b3d0;  1 drivers
v0000020fb0130770_0 .net/s "theta_in", 15 0, L_0000020fb01d1c30;  alias, 1 drivers
v0000020fb0131530 .array/s "x", 12 0, 15 0;
v0000020fb0130810_0 .net/s "x_in", 15 0, v0000020fb0146790_0;  1 drivers
v0000020fb01308b0_0 .var/s "x_out", 15 0;
v0000020fb0130a90_0 .net/s "x_scaled", 31 0, L_0000020fb01d0c90;  1 drivers
v0000020fb01312b0 .array/s "y", 12 0, 15 0;
v0000020fb01315d0_0 .net/s "y_in", 15 0, v0000020fb01456b0_0;  1 drivers
v0000020fb0131ad0_0 .var/s "y_out", 15 0;
v0000020fb0131b70_0 .net/s "y_scaled", 31 0, L_0000020fb01cfbb0;  1 drivers
v0000020fb0131c10 .array/s "z", 12 0, 15 0;
E_0000020fb00bdab0 .event anyedge, v0000020fb0130a90_0, v0000020fb0131b70_0;
v0000020fb0131c10_0 .array/port v0000020fb0131c10, 0;
E_0000020fb00be2b0/0 .event anyedge, v0000020fb0130810_0, v0000020fb01315d0_0, v0000020fb0130770_0, v0000020fb0131c10_0;
v0000020fb0131c10_1 .array/port v0000020fb0131c10, 1;
v0000020fb0131c10_2 .array/port v0000020fb0131c10, 2;
v0000020fb0131c10_3 .array/port v0000020fb0131c10, 3;
v0000020fb0131c10_4 .array/port v0000020fb0131c10, 4;
E_0000020fb00be2b0/1 .event anyedge, v0000020fb0131c10_1, v0000020fb0131c10_2, v0000020fb0131c10_3, v0000020fb0131c10_4;
v0000020fb0131c10_5 .array/port v0000020fb0131c10, 5;
v0000020fb0131c10_6 .array/port v0000020fb0131c10, 6;
v0000020fb0131c10_7 .array/port v0000020fb0131c10, 7;
v0000020fb0131c10_8 .array/port v0000020fb0131c10, 8;
E_0000020fb00be2b0/2 .event anyedge, v0000020fb0131c10_5, v0000020fb0131c10_6, v0000020fb0131c10_7, v0000020fb0131c10_8;
v0000020fb0131c10_9 .array/port v0000020fb0131c10, 9;
v0000020fb0131c10_10 .array/port v0000020fb0131c10, 10;
v0000020fb0131c10_11 .array/port v0000020fb0131c10, 11;
v0000020fb0131c10_12 .array/port v0000020fb0131c10, 12;
E_0000020fb00be2b0/3 .event anyedge, v0000020fb0131c10_9, v0000020fb0131c10_10, v0000020fb0131c10_11, v0000020fb0131c10_12;
v0000020fb0131530_0 .array/port v0000020fb0131530, 0;
v0000020fb0131530_1 .array/port v0000020fb0131530, 1;
v0000020fb0131530_2 .array/port v0000020fb0131530, 2;
v0000020fb0131530_3 .array/port v0000020fb0131530, 3;
E_0000020fb00be2b0/4 .event anyedge, v0000020fb0131530_0, v0000020fb0131530_1, v0000020fb0131530_2, v0000020fb0131530_3;
v0000020fb0131530_4 .array/port v0000020fb0131530, 4;
v0000020fb0131530_5 .array/port v0000020fb0131530, 5;
v0000020fb0131530_6 .array/port v0000020fb0131530, 6;
v0000020fb0131530_7 .array/port v0000020fb0131530, 7;
E_0000020fb00be2b0/5 .event anyedge, v0000020fb0131530_4, v0000020fb0131530_5, v0000020fb0131530_6, v0000020fb0131530_7;
v0000020fb0131530_8 .array/port v0000020fb0131530, 8;
v0000020fb0131530_9 .array/port v0000020fb0131530, 9;
v0000020fb0131530_10 .array/port v0000020fb0131530, 10;
v0000020fb0131530_11 .array/port v0000020fb0131530, 11;
E_0000020fb00be2b0/6 .event anyedge, v0000020fb0131530_8, v0000020fb0131530_9, v0000020fb0131530_10, v0000020fb0131530_11;
v0000020fb0131530_12 .array/port v0000020fb0131530, 12;
v0000020fb01312b0_0 .array/port v0000020fb01312b0, 0;
v0000020fb01312b0_1 .array/port v0000020fb01312b0, 1;
v0000020fb01312b0_2 .array/port v0000020fb01312b0, 2;
E_0000020fb00be2b0/7 .event anyedge, v0000020fb0131530_12, v0000020fb01312b0_0, v0000020fb01312b0_1, v0000020fb01312b0_2;
v0000020fb01312b0_3 .array/port v0000020fb01312b0, 3;
v0000020fb01312b0_4 .array/port v0000020fb01312b0, 4;
v0000020fb01312b0_5 .array/port v0000020fb01312b0, 5;
v0000020fb01312b0_6 .array/port v0000020fb01312b0, 6;
E_0000020fb00be2b0/8 .event anyedge, v0000020fb01312b0_3, v0000020fb01312b0_4, v0000020fb01312b0_5, v0000020fb01312b0_6;
v0000020fb01312b0_7 .array/port v0000020fb01312b0, 7;
v0000020fb01312b0_8 .array/port v0000020fb01312b0, 8;
v0000020fb01312b0_9 .array/port v0000020fb01312b0, 9;
v0000020fb01312b0_10 .array/port v0000020fb01312b0, 10;
E_0000020fb00be2b0/9 .event anyedge, v0000020fb01312b0_7, v0000020fb01312b0_8, v0000020fb01312b0_9, v0000020fb01312b0_10;
v0000020fb01312b0_11 .array/port v0000020fb01312b0, 11;
v0000020fb01312b0_12 .array/port v0000020fb01312b0, 12;
E_0000020fb00be2b0/10 .event anyedge, v0000020fb01312b0_11, v0000020fb01312b0_12, v0000020fb0131cb0_0, v0000020fb0131cb0_1;
E_0000020fb00be2b0/11 .event anyedge, v0000020fb0131cb0_2, v0000020fb0131cb0_3, v0000020fb0131cb0_4, v0000020fb0131cb0_5;
E_0000020fb00be2b0/12 .event anyedge, v0000020fb0131cb0_6, v0000020fb0131cb0_7, v0000020fb0131cb0_8, v0000020fb0131cb0_9;
E_0000020fb00be2b0/13 .event anyedge, v0000020fb0131cb0_10, v0000020fb0131cb0_11;
E_0000020fb00be2b0 .event/or E_0000020fb00be2b0/0, E_0000020fb00be2b0/1, E_0000020fb00be2b0/2, E_0000020fb00be2b0/3, E_0000020fb00be2b0/4, E_0000020fb00be2b0/5, E_0000020fb00be2b0/6, E_0000020fb00be2b0/7, E_0000020fb00be2b0/8, E_0000020fb00be2b0/9, E_0000020fb00be2b0/10, E_0000020fb00be2b0/11, E_0000020fb00be2b0/12, E_0000020fb00be2b0/13;
L_0000020fb01d1410 .extend/s 32, v0000020fb0131530_12;
L_0000020fb01d0c90 .arith/mult 32, L_0000020fb01d1410, L_0000020fb0176e80;
L_0000020fb01d05b0 .extend/s 32, v0000020fb01312b0_12;
L_0000020fb01cfbb0 .arith/mult 32, L_0000020fb01d05b0, L_0000020fb0176ec8;
S_0000020fb012f530 .scope module, "u_rot2" "cordic_rotator" 8 202, 9 1 0, S_0000020fb012f9e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 16 "x_in";
    .port_info 3 /INPUT 16 "y_in";
    .port_info 4 /INPUT 16 "theta_in";
    .port_info 5 /OUTPUT 16 "x_out";
    .port_info 6 /OUTPUT 16 "y_out";
P_0000020fb00bda70 .param/l "WIDTH" 0 9 2, +C4<00000000000000000000000000010000>;
L_0000020fb005b9f0 .functor BUFZ 1, v0000020fb016f950_0, C4<0>, C4<0>, C4<0>;
L_0000020fb005ca20 .functor BUFZ 1, v0000020fb016af90_0, C4<0>, C4<0>, C4<0>;
v0000020fb0143e10_0 .net/s *"_ivl_41", 31 0, L_0000020fb01d0dd0;  1 drivers
L_0000020fb0177270 .functor BUFT 1, C4<00000000000000000000010011011011>, C4<0>, C4<0>, C4<0>;
v0000020fb0143a50_0 .net/2s *"_ivl_43", 31 0, L_0000020fb0177270;  1 drivers
v0000020fb01441d0_0 .net/s *"_ivl_48", 31 0, L_0000020fb01cf6b0;  1 drivers
L_0000020fb01772b8 .functor BUFT 1, C4<00000000000000000000010011011011>, C4<0>, C4<0>, C4<0>;
v0000020fb0143190_0 .net/2s *"_ivl_50", 31 0, L_0000020fb01772b8;  1 drivers
L_0000020fb0176f10 .functor BUFT 1, C4<0000011001001000>, C4<0>, C4<0>, C4<0>;
v0000020fb0143550 .array "atan_table", 11 0;
v0000020fb0143550_0 .net/s v0000020fb0143550 0, 15 0, L_0000020fb0176f10; 1 drivers
L_0000020fb0176f58 .functor BUFT 1, C4<0000001110110101>, C4<0>, C4<0>, C4<0>;
v0000020fb0143550_1 .net/s v0000020fb0143550 1, 15 0, L_0000020fb0176f58; 1 drivers
L_0000020fb0176fa0 .functor BUFT 1, C4<0000000111110101>, C4<0>, C4<0>, C4<0>;
v0000020fb0143550_2 .net/s v0000020fb0143550 2, 15 0, L_0000020fb0176fa0; 1 drivers
L_0000020fb0176fe8 .functor BUFT 1, C4<0000000011111110>, C4<0>, C4<0>, C4<0>;
v0000020fb0143550_3 .net/s v0000020fb0143550 3, 15 0, L_0000020fb0176fe8; 1 drivers
L_0000020fb0177030 .functor BUFT 1, C4<0000000001111111>, C4<0>, C4<0>, C4<0>;
v0000020fb0143550_4 .net/s v0000020fb0143550 4, 15 0, L_0000020fb0177030; 1 drivers
L_0000020fb0177078 .functor BUFT 1, C4<0000000000111111>, C4<0>, C4<0>, C4<0>;
v0000020fb0143550_5 .net/s v0000020fb0143550 5, 15 0, L_0000020fb0177078; 1 drivers
L_0000020fb01770c0 .functor BUFT 1, C4<0000000000011111>, C4<0>, C4<0>, C4<0>;
v0000020fb0143550_6 .net/s v0000020fb0143550 6, 15 0, L_0000020fb01770c0; 1 drivers
L_0000020fb0177108 .functor BUFT 1, C4<0000000000001111>, C4<0>, C4<0>, C4<0>;
v0000020fb0143550_7 .net/s v0000020fb0143550 7, 15 0, L_0000020fb0177108; 1 drivers
L_0000020fb0177150 .functor BUFT 1, C4<0000000000000111>, C4<0>, C4<0>, C4<0>;
v0000020fb0143550_8 .net/s v0000020fb0143550 8, 15 0, L_0000020fb0177150; 1 drivers
L_0000020fb0177198 .functor BUFT 1, C4<0000000000000011>, C4<0>, C4<0>, C4<0>;
v0000020fb0143550_9 .net/s v0000020fb0143550 9, 15 0, L_0000020fb0177198; 1 drivers
L_0000020fb01771e0 .functor BUFT 1, C4<0000000000000001>, C4<0>, C4<0>, C4<0>;
v0000020fb0143550_10 .net/s v0000020fb0143550 10, 15 0, L_0000020fb01771e0; 1 drivers
L_0000020fb0177228 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020fb0143550_11 .net/s v0000020fb0143550 11, 15 0, L_0000020fb0177228; 1 drivers
v0000020fb01439b0_0 .net "clk", 0 0, v0000020fb016f950_0;  alias, 1 drivers
v0000020fb0142470_0 .net "clk_used", 0 0, L_0000020fb005b9f0;  1 drivers
v0000020fb0143230_0 .var/i "i", 31 0;
v0000020fb01425b0_0 .net "rst_n", 0 0, v0000020fb016af90_0;  alias, 1 drivers
v0000020fb01432d0_0 .net "rstn_used", 0 0, L_0000020fb005ca20;  1 drivers
v0000020fb0143eb0_0 .net/s "theta_in", 15 0, L_0000020fb01d1c30;  alias, 1 drivers
v0000020fb01434b0 .array/s "x", 12 0, 15 0;
v0000020fb0144270_0 .net/s "x_in", 15 0, v0000020fb0145070_0;  1 drivers
v0000020fb0143050_0 .var/s "x_out", 15 0;
v0000020fb0143410_0 .net/s "x_scaled", 31 0, L_0000020fb01d1a50;  1 drivers
v0000020fb0143910 .array/s "y", 12 0, 15 0;
v0000020fb01423d0_0 .net/s "y_in", 15 0, v0000020fb0144c10_0;  1 drivers
v0000020fb0143ff0_0 .var/s "y_out", 15 0;
v0000020fb0142e70_0 .net/s "y_scaled", 31 0, L_0000020fb01d01f0;  1 drivers
v0000020fb0142510 .array/s "z", 12 0, 15 0;
E_0000020fb00be9f0 .event anyedge, v0000020fb0143410_0, v0000020fb0142e70_0;
v0000020fb0142510_0 .array/port v0000020fb0142510, 0;
E_0000020fb00bf2f0/0 .event anyedge, v0000020fb0144270_0, v0000020fb01423d0_0, v0000020fb0130770_0, v0000020fb0142510_0;
v0000020fb0142510_1 .array/port v0000020fb0142510, 1;
v0000020fb0142510_2 .array/port v0000020fb0142510, 2;
v0000020fb0142510_3 .array/port v0000020fb0142510, 3;
v0000020fb0142510_4 .array/port v0000020fb0142510, 4;
E_0000020fb00bf2f0/1 .event anyedge, v0000020fb0142510_1, v0000020fb0142510_2, v0000020fb0142510_3, v0000020fb0142510_4;
v0000020fb0142510_5 .array/port v0000020fb0142510, 5;
v0000020fb0142510_6 .array/port v0000020fb0142510, 6;
v0000020fb0142510_7 .array/port v0000020fb0142510, 7;
v0000020fb0142510_8 .array/port v0000020fb0142510, 8;
E_0000020fb00bf2f0/2 .event anyedge, v0000020fb0142510_5, v0000020fb0142510_6, v0000020fb0142510_7, v0000020fb0142510_8;
v0000020fb0142510_9 .array/port v0000020fb0142510, 9;
v0000020fb0142510_10 .array/port v0000020fb0142510, 10;
v0000020fb0142510_11 .array/port v0000020fb0142510, 11;
v0000020fb0142510_12 .array/port v0000020fb0142510, 12;
E_0000020fb00bf2f0/3 .event anyedge, v0000020fb0142510_9, v0000020fb0142510_10, v0000020fb0142510_11, v0000020fb0142510_12;
v0000020fb01434b0_0 .array/port v0000020fb01434b0, 0;
v0000020fb01434b0_1 .array/port v0000020fb01434b0, 1;
v0000020fb01434b0_2 .array/port v0000020fb01434b0, 2;
v0000020fb01434b0_3 .array/port v0000020fb01434b0, 3;
E_0000020fb00bf2f0/4 .event anyedge, v0000020fb01434b0_0, v0000020fb01434b0_1, v0000020fb01434b0_2, v0000020fb01434b0_3;
v0000020fb01434b0_4 .array/port v0000020fb01434b0, 4;
v0000020fb01434b0_5 .array/port v0000020fb01434b0, 5;
v0000020fb01434b0_6 .array/port v0000020fb01434b0, 6;
v0000020fb01434b0_7 .array/port v0000020fb01434b0, 7;
E_0000020fb00bf2f0/5 .event anyedge, v0000020fb01434b0_4, v0000020fb01434b0_5, v0000020fb01434b0_6, v0000020fb01434b0_7;
v0000020fb01434b0_8 .array/port v0000020fb01434b0, 8;
v0000020fb01434b0_9 .array/port v0000020fb01434b0, 9;
v0000020fb01434b0_10 .array/port v0000020fb01434b0, 10;
v0000020fb01434b0_11 .array/port v0000020fb01434b0, 11;
E_0000020fb00bf2f0/6 .event anyedge, v0000020fb01434b0_8, v0000020fb01434b0_9, v0000020fb01434b0_10, v0000020fb01434b0_11;
v0000020fb01434b0_12 .array/port v0000020fb01434b0, 12;
v0000020fb0143910_0 .array/port v0000020fb0143910, 0;
v0000020fb0143910_1 .array/port v0000020fb0143910, 1;
v0000020fb0143910_2 .array/port v0000020fb0143910, 2;
E_0000020fb00bf2f0/7 .event anyedge, v0000020fb01434b0_12, v0000020fb0143910_0, v0000020fb0143910_1, v0000020fb0143910_2;
v0000020fb0143910_3 .array/port v0000020fb0143910, 3;
v0000020fb0143910_4 .array/port v0000020fb0143910, 4;
v0000020fb0143910_5 .array/port v0000020fb0143910, 5;
v0000020fb0143910_6 .array/port v0000020fb0143910, 6;
E_0000020fb00bf2f0/8 .event anyedge, v0000020fb0143910_3, v0000020fb0143910_4, v0000020fb0143910_5, v0000020fb0143910_6;
v0000020fb0143910_7 .array/port v0000020fb0143910, 7;
v0000020fb0143910_8 .array/port v0000020fb0143910, 8;
v0000020fb0143910_9 .array/port v0000020fb0143910, 9;
v0000020fb0143910_10 .array/port v0000020fb0143910, 10;
E_0000020fb00bf2f0/9 .event anyedge, v0000020fb0143910_7, v0000020fb0143910_8, v0000020fb0143910_9, v0000020fb0143910_10;
v0000020fb0143910_11 .array/port v0000020fb0143910, 11;
v0000020fb0143910_12 .array/port v0000020fb0143910, 12;
E_0000020fb00bf2f0/10 .event anyedge, v0000020fb0143910_11, v0000020fb0143910_12, v0000020fb0143550_0, v0000020fb0143550_1;
E_0000020fb00bf2f0/11 .event anyedge, v0000020fb0143550_2, v0000020fb0143550_3, v0000020fb0143550_4, v0000020fb0143550_5;
E_0000020fb00bf2f0/12 .event anyedge, v0000020fb0143550_6, v0000020fb0143550_7, v0000020fb0143550_8, v0000020fb0143550_9;
E_0000020fb00bf2f0/13 .event anyedge, v0000020fb0143550_10, v0000020fb0143550_11;
E_0000020fb00bf2f0 .event/or E_0000020fb00bf2f0/0, E_0000020fb00bf2f0/1, E_0000020fb00bf2f0/2, E_0000020fb00bf2f0/3, E_0000020fb00bf2f0/4, E_0000020fb00bf2f0/5, E_0000020fb00bf2f0/6, E_0000020fb00bf2f0/7, E_0000020fb00bf2f0/8, E_0000020fb00bf2f0/9, E_0000020fb00bf2f0/10, E_0000020fb00bf2f0/11, E_0000020fb00bf2f0/12, E_0000020fb00bf2f0/13;
L_0000020fb01d0dd0 .extend/s 32, v0000020fb01434b0_12;
L_0000020fb01d1a50 .arith/mult 32, L_0000020fb01d0dd0, L_0000020fb0177270;
L_0000020fb01cf6b0 .extend/s 32, v0000020fb0143910_12;
L_0000020fb01d01f0 .arith/mult 32, L_0000020fb01cf6b0, L_0000020fb01772b8;
S_0000020fb012f6c0 .scope module, "u_vec1" "cordic_vectoring" 8 29, 7 1 0, S_0000020fb012f9e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "x_in";
    .port_info 1 /INPUT 16 "y_in";
    .port_info 2 /OUTPUT 16 "z_out";
P_0000020fb00befb0 .param/l "WIDTH" 0 7 2, +C4<00000000000000000000000000010000>;
L_0000020fb01763d0 .functor BUFT 1, C4<0000011001001000>, C4<0>, C4<0>, C4<0>;
v0000020fb0143af0 .array "atan_table", 11 0;
v0000020fb0143af0_0 .net/s v0000020fb0143af0 0, 15 0, L_0000020fb01763d0; 1 drivers
L_0000020fb0176418 .functor BUFT 1, C4<0000001110110101>, C4<0>, C4<0>, C4<0>;
v0000020fb0143af0_1 .net/s v0000020fb0143af0 1, 15 0, L_0000020fb0176418; 1 drivers
L_0000020fb0176460 .functor BUFT 1, C4<0000000111110101>, C4<0>, C4<0>, C4<0>;
v0000020fb0143af0_2 .net/s v0000020fb0143af0 2, 15 0, L_0000020fb0176460; 1 drivers
L_0000020fb01764a8 .functor BUFT 1, C4<0000000011111110>, C4<0>, C4<0>, C4<0>;
v0000020fb0143af0_3 .net/s v0000020fb0143af0 3, 15 0, L_0000020fb01764a8; 1 drivers
L_0000020fb01764f0 .functor BUFT 1, C4<0000000001111111>, C4<0>, C4<0>, C4<0>;
v0000020fb0143af0_4 .net/s v0000020fb0143af0 4, 15 0, L_0000020fb01764f0; 1 drivers
L_0000020fb0176538 .functor BUFT 1, C4<0000000000111111>, C4<0>, C4<0>, C4<0>;
v0000020fb0143af0_5 .net/s v0000020fb0143af0 5, 15 0, L_0000020fb0176538; 1 drivers
L_0000020fb0176580 .functor BUFT 1, C4<0000000000011111>, C4<0>, C4<0>, C4<0>;
v0000020fb0143af0_6 .net/s v0000020fb0143af0 6, 15 0, L_0000020fb0176580; 1 drivers
L_0000020fb01765c8 .functor BUFT 1, C4<0000000000001111>, C4<0>, C4<0>, C4<0>;
v0000020fb0143af0_7 .net/s v0000020fb0143af0 7, 15 0, L_0000020fb01765c8; 1 drivers
L_0000020fb0176610 .functor BUFT 1, C4<0000000000000111>, C4<0>, C4<0>, C4<0>;
v0000020fb0143af0_8 .net/s v0000020fb0143af0 8, 15 0, L_0000020fb0176610; 1 drivers
L_0000020fb0176658 .functor BUFT 1, C4<0000000000000011>, C4<0>, C4<0>, C4<0>;
v0000020fb0143af0_9 .net/s v0000020fb0143af0 9, 15 0, L_0000020fb0176658; 1 drivers
L_0000020fb01766a0 .functor BUFT 1, C4<0000000000000001>, C4<0>, C4<0>, C4<0>;
v0000020fb0143af0_10 .net/s v0000020fb0143af0 10, 15 0, L_0000020fb01766a0; 1 drivers
L_0000020fb01766e8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020fb0143af0_11 .net/s v0000020fb0143af0 11, 15 0, L_0000020fb01766e8; 1 drivers
v0000020fb01428d0_0 .var/i "i", 31 0;
v0000020fb0142830 .array/s "x", 12 0, 15 0;
v0000020fb0142f10_0 .net/s "x_in", 15 0, v0000020fb015c870_0;  alias, 1 drivers
v0000020fb0143730 .array/s "y", 12 0, 15 0;
v0000020fb0142b50_0 .net/s "y_in", 15 0, v0000020fb015bd30_0;  alias, 1 drivers
v0000020fb0143690 .array/s "z", 12 0, 15 0;
v0000020fb0142c90_0 .var/s "z_out", 15 0;
v0000020fb0143730_0 .array/port v0000020fb0143730, 0;
v0000020fb0143730_1 .array/port v0000020fb0143730, 1;
E_0000020fb00be530/0 .event anyedge, v0000020fb0142f10_0, v0000020fb0142b50_0, v0000020fb0143730_0, v0000020fb0143730_1;
v0000020fb0143730_2 .array/port v0000020fb0143730, 2;
v0000020fb0143730_3 .array/port v0000020fb0143730, 3;
v0000020fb0143730_4 .array/port v0000020fb0143730, 4;
v0000020fb0143730_5 .array/port v0000020fb0143730, 5;
E_0000020fb00be530/1 .event anyedge, v0000020fb0143730_2, v0000020fb0143730_3, v0000020fb0143730_4, v0000020fb0143730_5;
v0000020fb0143730_6 .array/port v0000020fb0143730, 6;
v0000020fb0143730_7 .array/port v0000020fb0143730, 7;
v0000020fb0143730_8 .array/port v0000020fb0143730, 8;
v0000020fb0143730_9 .array/port v0000020fb0143730, 9;
E_0000020fb00be530/2 .event anyedge, v0000020fb0143730_6, v0000020fb0143730_7, v0000020fb0143730_8, v0000020fb0143730_9;
v0000020fb0143730_10 .array/port v0000020fb0143730, 10;
v0000020fb0143730_11 .array/port v0000020fb0143730, 11;
v0000020fb0143730_12 .array/port v0000020fb0143730, 12;
v0000020fb0142830_0 .array/port v0000020fb0142830, 0;
E_0000020fb00be530/3 .event anyedge, v0000020fb0143730_10, v0000020fb0143730_11, v0000020fb0143730_12, v0000020fb0142830_0;
v0000020fb0142830_1 .array/port v0000020fb0142830, 1;
v0000020fb0142830_2 .array/port v0000020fb0142830, 2;
v0000020fb0142830_3 .array/port v0000020fb0142830, 3;
v0000020fb0142830_4 .array/port v0000020fb0142830, 4;
E_0000020fb00be530/4 .event anyedge, v0000020fb0142830_1, v0000020fb0142830_2, v0000020fb0142830_3, v0000020fb0142830_4;
v0000020fb0142830_5 .array/port v0000020fb0142830, 5;
v0000020fb0142830_6 .array/port v0000020fb0142830, 6;
v0000020fb0142830_7 .array/port v0000020fb0142830, 7;
v0000020fb0142830_8 .array/port v0000020fb0142830, 8;
E_0000020fb00be530/5 .event anyedge, v0000020fb0142830_5, v0000020fb0142830_6, v0000020fb0142830_7, v0000020fb0142830_8;
v0000020fb0142830_9 .array/port v0000020fb0142830, 9;
v0000020fb0142830_10 .array/port v0000020fb0142830, 10;
v0000020fb0142830_11 .array/port v0000020fb0142830, 11;
v0000020fb0142830_12 .array/port v0000020fb0142830, 12;
E_0000020fb00be530/6 .event anyedge, v0000020fb0142830_9, v0000020fb0142830_10, v0000020fb0142830_11, v0000020fb0142830_12;
v0000020fb0143690_0 .array/port v0000020fb0143690, 0;
v0000020fb0143690_1 .array/port v0000020fb0143690, 1;
v0000020fb0143690_2 .array/port v0000020fb0143690, 2;
v0000020fb0143690_3 .array/port v0000020fb0143690, 3;
E_0000020fb00be530/7 .event anyedge, v0000020fb0143690_0, v0000020fb0143690_1, v0000020fb0143690_2, v0000020fb0143690_3;
v0000020fb0143690_4 .array/port v0000020fb0143690, 4;
v0000020fb0143690_5 .array/port v0000020fb0143690, 5;
v0000020fb0143690_6 .array/port v0000020fb0143690, 6;
v0000020fb0143690_7 .array/port v0000020fb0143690, 7;
E_0000020fb00be530/8 .event anyedge, v0000020fb0143690_4, v0000020fb0143690_5, v0000020fb0143690_6, v0000020fb0143690_7;
v0000020fb0143690_8 .array/port v0000020fb0143690, 8;
v0000020fb0143690_9 .array/port v0000020fb0143690, 9;
v0000020fb0143690_10 .array/port v0000020fb0143690, 10;
v0000020fb0143690_11 .array/port v0000020fb0143690, 11;
E_0000020fb00be530/9 .event anyedge, v0000020fb0143690_8, v0000020fb0143690_9, v0000020fb0143690_10, v0000020fb0143690_11;
v0000020fb0143690_12 .array/port v0000020fb0143690, 12;
E_0000020fb00be530/10 .event anyedge, v0000020fb0143690_12, v0000020fb0143af0_0, v0000020fb0143af0_1, v0000020fb0143af0_2;
E_0000020fb00be530/11 .event anyedge, v0000020fb0143af0_3, v0000020fb0143af0_4, v0000020fb0143af0_5, v0000020fb0143af0_6;
E_0000020fb00be530/12 .event anyedge, v0000020fb0143af0_7, v0000020fb0143af0_8, v0000020fb0143af0_9, v0000020fb0143af0_10;
E_0000020fb00be530/13 .event anyedge, v0000020fb0143af0_11;
E_0000020fb00be530 .event/or E_0000020fb00be530/0, E_0000020fb00be530/1, E_0000020fb00be530/2, E_0000020fb00be530/3, E_0000020fb00be530/4, E_0000020fb00be530/5, E_0000020fb00be530/6, E_0000020fb00be530/7, E_0000020fb00be530/8, E_0000020fb00be530/9, E_0000020fb00be530/10, E_0000020fb00be530/11, E_0000020fb00be530/12, E_0000020fb00be530/13;
S_0000020fb012f850 .scope module, "u_vec2" "cordic_vectoring" 8 32, 7 1 0, S_0000020fb012f9e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "x_in";
    .port_info 1 /INPUT 16 "y_in";
    .port_info 2 /OUTPUT 16 "z_out";
P_0000020fb00bf030 .param/l "WIDTH" 0 7 2, +C4<00000000000000000000000000010000>;
L_0000020fb0176730 .functor BUFT 1, C4<0000011001001000>, C4<0>, C4<0>, C4<0>;
v0000020fb0143f50 .array "atan_table", 11 0;
v0000020fb0143f50_0 .net/s v0000020fb0143f50 0, 15 0, L_0000020fb0176730; 1 drivers
L_0000020fb0176778 .functor BUFT 1, C4<0000001110110101>, C4<0>, C4<0>, C4<0>;
v0000020fb0143f50_1 .net/s v0000020fb0143f50 1, 15 0, L_0000020fb0176778; 1 drivers
L_0000020fb01767c0 .functor BUFT 1, C4<0000000111110101>, C4<0>, C4<0>, C4<0>;
v0000020fb0143f50_2 .net/s v0000020fb0143f50 2, 15 0, L_0000020fb01767c0; 1 drivers
L_0000020fb0176808 .functor BUFT 1, C4<0000000011111110>, C4<0>, C4<0>, C4<0>;
v0000020fb0143f50_3 .net/s v0000020fb0143f50 3, 15 0, L_0000020fb0176808; 1 drivers
L_0000020fb0176850 .functor BUFT 1, C4<0000000001111111>, C4<0>, C4<0>, C4<0>;
v0000020fb0143f50_4 .net/s v0000020fb0143f50 4, 15 0, L_0000020fb0176850; 1 drivers
L_0000020fb0176898 .functor BUFT 1, C4<0000000000111111>, C4<0>, C4<0>, C4<0>;
v0000020fb0143f50_5 .net/s v0000020fb0143f50 5, 15 0, L_0000020fb0176898; 1 drivers
L_0000020fb01768e0 .functor BUFT 1, C4<0000000000011111>, C4<0>, C4<0>, C4<0>;
v0000020fb0143f50_6 .net/s v0000020fb0143f50 6, 15 0, L_0000020fb01768e0; 1 drivers
L_0000020fb0176928 .functor BUFT 1, C4<0000000000001111>, C4<0>, C4<0>, C4<0>;
v0000020fb0143f50_7 .net/s v0000020fb0143f50 7, 15 0, L_0000020fb0176928; 1 drivers
L_0000020fb0176970 .functor BUFT 1, C4<0000000000000111>, C4<0>, C4<0>, C4<0>;
v0000020fb0143f50_8 .net/s v0000020fb0143f50 8, 15 0, L_0000020fb0176970; 1 drivers
L_0000020fb01769b8 .functor BUFT 1, C4<0000000000000011>, C4<0>, C4<0>, C4<0>;
v0000020fb0143f50_9 .net/s v0000020fb0143f50 9, 15 0, L_0000020fb01769b8; 1 drivers
L_0000020fb0176a00 .functor BUFT 1, C4<0000000000000001>, C4<0>, C4<0>, C4<0>;
v0000020fb0143f50_10 .net/s v0000020fb0143f50 10, 15 0, L_0000020fb0176a00; 1 drivers
L_0000020fb0176a48 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020fb0143f50_11 .net/s v0000020fb0143f50 11, 15 0, L_0000020fb0176a48; 1 drivers
v0000020fb0142fb0_0 .var/i "i", 31 0;
v0000020fb0143b90 .array/s "x", 12 0, 15 0;
v0000020fb01437d0_0 .net/s "x_in", 15 0, v0000020fb015c370_0;  alias, 1 drivers
v0000020fb0144130 .array/s "y", 12 0, 15 0;
v0000020fb01435f0_0 .net/s "y_in", 15 0, v0000020fb015b650_0;  alias, 1 drivers
v0000020fb0143370 .array/s "z", 12 0, 15 0;
v0000020fb01430f0_0 .var/s "z_out", 15 0;
v0000020fb0144130_0 .array/port v0000020fb0144130, 0;
v0000020fb0144130_1 .array/port v0000020fb0144130, 1;
E_0000020fb00becf0/0 .event anyedge, v0000020fb01437d0_0, v0000020fb01435f0_0, v0000020fb0144130_0, v0000020fb0144130_1;
v0000020fb0144130_2 .array/port v0000020fb0144130, 2;
v0000020fb0144130_3 .array/port v0000020fb0144130, 3;
v0000020fb0144130_4 .array/port v0000020fb0144130, 4;
v0000020fb0144130_5 .array/port v0000020fb0144130, 5;
E_0000020fb00becf0/1 .event anyedge, v0000020fb0144130_2, v0000020fb0144130_3, v0000020fb0144130_4, v0000020fb0144130_5;
v0000020fb0144130_6 .array/port v0000020fb0144130, 6;
v0000020fb0144130_7 .array/port v0000020fb0144130, 7;
v0000020fb0144130_8 .array/port v0000020fb0144130, 8;
v0000020fb0144130_9 .array/port v0000020fb0144130, 9;
E_0000020fb00becf0/2 .event anyedge, v0000020fb0144130_6, v0000020fb0144130_7, v0000020fb0144130_8, v0000020fb0144130_9;
v0000020fb0144130_10 .array/port v0000020fb0144130, 10;
v0000020fb0144130_11 .array/port v0000020fb0144130, 11;
v0000020fb0144130_12 .array/port v0000020fb0144130, 12;
v0000020fb0143b90_0 .array/port v0000020fb0143b90, 0;
E_0000020fb00becf0/3 .event anyedge, v0000020fb0144130_10, v0000020fb0144130_11, v0000020fb0144130_12, v0000020fb0143b90_0;
v0000020fb0143b90_1 .array/port v0000020fb0143b90, 1;
v0000020fb0143b90_2 .array/port v0000020fb0143b90, 2;
v0000020fb0143b90_3 .array/port v0000020fb0143b90, 3;
v0000020fb0143b90_4 .array/port v0000020fb0143b90, 4;
E_0000020fb00becf0/4 .event anyedge, v0000020fb0143b90_1, v0000020fb0143b90_2, v0000020fb0143b90_3, v0000020fb0143b90_4;
v0000020fb0143b90_5 .array/port v0000020fb0143b90, 5;
v0000020fb0143b90_6 .array/port v0000020fb0143b90, 6;
v0000020fb0143b90_7 .array/port v0000020fb0143b90, 7;
v0000020fb0143b90_8 .array/port v0000020fb0143b90, 8;
E_0000020fb00becf0/5 .event anyedge, v0000020fb0143b90_5, v0000020fb0143b90_6, v0000020fb0143b90_7, v0000020fb0143b90_8;
v0000020fb0143b90_9 .array/port v0000020fb0143b90, 9;
v0000020fb0143b90_10 .array/port v0000020fb0143b90, 10;
v0000020fb0143b90_11 .array/port v0000020fb0143b90, 11;
v0000020fb0143b90_12 .array/port v0000020fb0143b90, 12;
E_0000020fb00becf0/6 .event anyedge, v0000020fb0143b90_9, v0000020fb0143b90_10, v0000020fb0143b90_11, v0000020fb0143b90_12;
v0000020fb0143370_0 .array/port v0000020fb0143370, 0;
v0000020fb0143370_1 .array/port v0000020fb0143370, 1;
v0000020fb0143370_2 .array/port v0000020fb0143370, 2;
v0000020fb0143370_3 .array/port v0000020fb0143370, 3;
E_0000020fb00becf0/7 .event anyedge, v0000020fb0143370_0, v0000020fb0143370_1, v0000020fb0143370_2, v0000020fb0143370_3;
v0000020fb0143370_4 .array/port v0000020fb0143370, 4;
v0000020fb0143370_5 .array/port v0000020fb0143370, 5;
v0000020fb0143370_6 .array/port v0000020fb0143370, 6;
v0000020fb0143370_7 .array/port v0000020fb0143370, 7;
E_0000020fb00becf0/8 .event anyedge, v0000020fb0143370_4, v0000020fb0143370_5, v0000020fb0143370_6, v0000020fb0143370_7;
v0000020fb0143370_8 .array/port v0000020fb0143370, 8;
v0000020fb0143370_9 .array/port v0000020fb0143370, 9;
v0000020fb0143370_10 .array/port v0000020fb0143370, 10;
v0000020fb0143370_11 .array/port v0000020fb0143370, 11;
E_0000020fb00becf0/9 .event anyedge, v0000020fb0143370_8, v0000020fb0143370_9, v0000020fb0143370_10, v0000020fb0143370_11;
v0000020fb0143370_12 .array/port v0000020fb0143370, 12;
E_0000020fb00becf0/10 .event anyedge, v0000020fb0143370_12, v0000020fb0143f50_0, v0000020fb0143f50_1, v0000020fb0143f50_2;
E_0000020fb00becf0/11 .event anyedge, v0000020fb0143f50_3, v0000020fb0143f50_4, v0000020fb0143f50_5, v0000020fb0143f50_6;
E_0000020fb00becf0/12 .event anyedge, v0000020fb0143f50_7, v0000020fb0143f50_8, v0000020fb0143f50_9, v0000020fb0143f50_10;
E_0000020fb00becf0/13 .event anyedge, v0000020fb0143f50_11;
E_0000020fb00becf0 .event/or E_0000020fb00becf0/0, E_0000020fb00becf0/1, E_0000020fb00becf0/2, E_0000020fb00becf0/3, E_0000020fb00becf0/4, E_0000020fb00becf0/5, E_0000020fb00becf0/6, E_0000020fb00becf0/7, E_0000020fb00becf0/8, E_0000020fb00becf0/9, E_0000020fb00becf0/10, E_0000020fb00becf0/11, E_0000020fb00becf0/12, E_0000020fb00becf0/13;
S_0000020fb012fd00 .scope module, "u_demap" "qpsk_demap" 4 484, 10 1 0, S_0000020faff57780;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "in_valid";
    .port_info 3 /INPUT 16 "X1_re";
    .port_info 4 /INPUT 16 "X1_im";
    .port_info 5 /INPUT 16 "X2_re";
    .port_info 6 /INPUT 16 "X2_im";
    .port_info 7 /OUTPUT 1 "out_valid";
    .port_info 8 /OUTPUT 4 "bits_out";
P_0000020fb00bf0f0 .param/l "DATA_W" 0 10 2, +C4<00000000000000000000000000010000>;
v0000020fb0144fd0_0 .net/s "X1_im", 15 0, v0000020fb0143c30_0;  alias, 1 drivers
v0000020fb0145d90_0 .net/s "X1_re", 15 0, v0000020fb01426f0_0;  alias, 1 drivers
v0000020fb0146290_0 .net/s "X2_im", 15 0, v0000020fb0143cd0_0;  alias, 1 drivers
v0000020fb0145bb0_0 .net/s "X2_re", 15 0, v0000020fb0142970_0;  alias, 1 drivers
v0000020fb0145c50_0 .var "bits_out", 3 0;
v0000020fb0145cf0_0 .net "clk", 0 0, v0000020fb016f950_0;  alias, 1 drivers
v0000020fb0145e30_0 .net "in_valid", 0 0, v0000020fb0145250_0;  alias, 1 drivers
v0000020fb0145ed0_0 .var "out_valid", 0 0;
v0000020fb01447b0_0 .net "rst_n", 0 0, v0000020fb016af90_0;  alias, 1 drivers
S_0000020fb0148580 .scope module, "u_fft1" "fft_64pt" 4 326, 11 1 0, S_0000020faff57780;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "i_start";
    .port_info 3 /OUTPUT 1 "o_done";
    .port_info 4 /INPUT 1 "i_load_valid";
    .port_info 5 /INPUT 16 "i_load_re";
    .port_info 6 /INPUT 16 "i_load_im";
    .port_info 7 /INPUT 6 "i_read_addr";
    .port_info 8 /OUTPUT 16 "o_read_re";
    .port_info 9 /OUTPUT 16 "o_read_im";
L_0000020fb0176220 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000020fb005cda0 .functor BUFZ 1, L_0000020fb0176220, C4<0>, C4<0>, C4<0>;
L_0000020fb005bf30 .functor BUFZ 16, L_0000020fb01d4890, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0000020fb005bc90 .functor BUFZ 16, L_0000020fb01d4c50, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0000020fb0147050_0 .net *"_ivl_12", 15 0, L_0000020fb01d4c50;  1 drivers
v0000020fb0147690_0 .net *"_ivl_14", 6 0, L_0000020fb01d4750;  1 drivers
v0000020fb0148090_0 .net *"_ivl_16", 8 0, L_0000020fb01d4610;  1 drivers
L_0000020fb01761d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000020fb0147230_0 .net *"_ivl_19", 1 0, L_0000020fb01761d8;  1 drivers
v0000020fb0147a50_0 .net *"_ivl_2", 15 0, L_0000020fb01d4890;  1 drivers
v0000020fb01475f0_0 .net *"_ivl_4", 6 0, L_0000020fb01d4930;  1 drivers
v0000020fb0146bf0_0 .net *"_ivl_6", 8 0, L_0000020fb01d46b0;  1 drivers
L_0000020fb0176190 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000020fb0146c90_0 .net *"_ivl_9", 1 0, L_0000020fb0176190;  1 drivers
v0000020fb0147af0_0 .var "bank_calc", 0 0;
v0000020fb0146dd0_0 .var "bank_in", 0 0;
v0000020fb0147c30_0 .net "clk", 0 0, v0000020fb016f950_0;  alias, 1 drivers
v0000020fb0146e70_0 .net/s "i_load_im", 15 0, v0000020fb0151300_0;  alias, 1 drivers
v0000020fb0147410_0 .net/s "i_load_re", 15 0, v0000020fb01513a0_0;  alias, 1 drivers
v0000020fb0147190_0 .net "i_load_valid", 0 0, L_0000020fb005b360;  alias, 1 drivers
v0000020fb0147b90_0 .net "i_read_addr", 5 0, v0000020fb0160650_0;  1 drivers
v0000020fb01472d0_0 .net "i_start", 0 0, L_0000020fb0176220;  1 drivers
v0000020fb01477d0_0 .var "input_ready_pulse", 0 0;
v0000020fb0147cd0_0 .var "load_cnt", 6 0;
v0000020fb01474b0 .array/s "mem_im", 127 0, 15 0;
v0000020fb0147550 .array/s "mem_re", 127 0, 15 0;
v0000020fb0148130_0 .var "o_done", 0 0;
v0000020fb0147eb0_0 .net/s "o_read_im", 15 0, L_0000020fb005bc90;  alias, 1 drivers
v0000020fb0147870_0 .net/s "o_read_re", 15 0, L_0000020fb005bf30;  alias, 1 drivers
v0000020fb0148270_0 .var "pending_bank", 0 0;
v0000020fb0147910_0 .var "pending_valid", 0 0;
v0000020fb0146fb0_0 .var "read_hold", 6 0;
v0000020fb0146d30_0 .net "rst_n", 0 0, v0000020fb016af90_0;  alias, 1 drivers
v0000020fb01479b0_0 .net "unused_start", 0 0, L_0000020fb005cda0;  1 drivers
L_0000020fb01d4890 .array/port v0000020fb0147550, L_0000020fb01d46b0;
L_0000020fb01d4930 .concat [ 6 1 0 0], v0000020fb0160650_0, v0000020fb0147af0_0;
L_0000020fb01d46b0 .concat [ 7 2 0 0], L_0000020fb01d4930, L_0000020fb0176190;
L_0000020fb01d4c50 .array/port v0000020fb01474b0, L_0000020fb01d4610;
L_0000020fb01d4750 .concat [ 6 1 0 0], v0000020fb0160650_0, v0000020fb0147af0_0;
L_0000020fb01d4610 .concat [ 7 2 0 0], L_0000020fb01d4750, L_0000020fb01761d8;
S_0000020fb0148ee0 .scope function.vec4.s6, "bit_reverse" "bit_reverse" 11 33, 11 33 0, S_0000020fb0148580;
 .timescale -9 -12;
; Variable bit_reverse is vec4 return value of scope S_0000020fb0148ee0
v0000020fb0146010_0 .var "in", 5 0;
TD_tb_top_receiver.u_top.u_fft1.bit_reverse ;
    %load/vec4 v0000020fb0146010_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000020fb0146010_0;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000020fb0146010_0;
    %parti/s 1, 2, 3;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000020fb0146010_0;
    %parti/s 1, 3, 3;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000020fb0146010_0;
    %parti/s 1, 4, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000020fb0146010_0;
    %parti/s 1, 5, 4;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 6;  Assign to bit_reverse (store_vec4_to_lval)
    %end;
S_0000020fb0148710 .scope autotask, "run_fft" "run_fft" 11 116, 11 116 0, S_0000020fb0148580;
 .timescale -9 -12;
v0000020fb0144df0 .array/s "buf_im", 63 0, 15 0;
v0000020fb0144850 .array/s "buf_re", 63 0, 15 0;
v0000020fb0146150_0 .var/i "half", 31 0;
v0000020fb0146330_0 .var/i "i", 31 0;
v0000020fb01461f0_0 .var/i "idx", 31 0;
v0000020fb0145110_0 .var/i "j", 31 0;
v0000020fb01451b0_0 .var/i "k", 31 0;
v0000020fb01463d0_0 .var/i "m", 31 0;
v0000020fb01468d0_0 .var/i "step", 31 0;
v0000020fb0146470_0 .var/s "t_im", 31 0;
v0000020fb0146510_0 .var/s "t_re", 31 0;
v0000020fb0146970_0 .var/s "u_im", 31 0;
v0000020fb0146a10_0 .var/s "u_re", 31 0;
v0000020fb0146ab0_0 .var/s "w_im", 15 0;
v0000020fb0146b50_0 .var/s "w_re", 15 0;
v0000020fb01443f0_0 .var "which_bank", 0 0;
TD_tb_top_receiver.u_top.u_fft1.run_fft ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020fb0146330_0, 0, 32;
T_3.14 ;
    %load/vec4 v0000020fb0146330_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_3.15, 5;
    %load/vec4 v0000020fb01443f0_0;
    %load/vec4 v0000020fb0146330_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0000020fb0147550, 4;
    %ix/getv/s 4, v0000020fb0146330_0;
    %store/vec4a v0000020fb0144850, 4, 0;
    %load/vec4 v0000020fb01443f0_0;
    %load/vec4 v0000020fb0146330_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0000020fb01474b0, 4;
    %ix/getv/s 4, v0000020fb0146330_0;
    %store/vec4a v0000020fb0144df0, 4, 0;
    %load/vec4 v0000020fb0146330_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020fb0146330_0, 0, 32;
    %jmp T_3.14;
T_3.15 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020fb0146330_0, 0, 32;
T_3.16 ;
    %load/vec4 v0000020fb0146330_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_3.17, 5;
    %load/vec4 v0000020fb0146330_0;
    %parti/s 6, 0, 2;
    %store/vec4 v0000020fb0146010_0, 0, 6;
    %callf/vec4 TD_tb_top_receiver.u_top.u_fft1.bit_reverse, S_0000020fb0148ee0;
    %pad/u 32;
    %store/vec4 v0000020fb0145110_0, 0, 32;
    %load/vec4 v0000020fb0146330_0;
    %load/vec4 v0000020fb0145110_0;
    %cmp/s;
    %jmp/0xz  T_3.18, 5;
    %ix/getv/s 4, v0000020fb0146330_0;
    %load/vec4a v0000020fb0144850, 4;
    %pad/s 32;
    %store/vec4 v0000020fb0146a10_0, 0, 32;
    %ix/getv/s 4, v0000020fb0146330_0;
    %load/vec4a v0000020fb0144df0, 4;
    %pad/s 32;
    %store/vec4 v0000020fb0146970_0, 0, 32;
    %ix/getv/s 4, v0000020fb0145110_0;
    %load/vec4a v0000020fb0144850, 4;
    %ix/getv/s 4, v0000020fb0146330_0;
    %store/vec4a v0000020fb0144850, 4, 0;
    %ix/getv/s 4, v0000020fb0145110_0;
    %load/vec4a v0000020fb0144df0, 4;
    %ix/getv/s 4, v0000020fb0146330_0;
    %store/vec4a v0000020fb0144df0, 4, 0;
    %load/vec4 v0000020fb0146a10_0;
    %parti/s 16, 0, 2;
    %ix/getv/s 4, v0000020fb0145110_0;
    %store/vec4a v0000020fb0144850, 4, 0;
    %load/vec4 v0000020fb0146970_0;
    %parti/s 16, 0, 2;
    %ix/getv/s 4, v0000020fb0145110_0;
    %store/vec4a v0000020fb0144df0, 4, 0;
T_3.18 ;
    %load/vec4 v0000020fb0146330_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020fb0146330_0, 0, 32;
    %jmp T_3.16;
T_3.17 ;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000020fb01463d0_0, 0, 32;
T_3.20 ;
    %load/vec4 v0000020fb01463d0_0;
    %cmpi/s 64, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_3.21, 5;
    %load/vec4 v0000020fb01463d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000020fb0146150_0, 0, 32;
    %pushi/vec4 64, 0, 32;
    %load/vec4 v0000020fb01463d0_0;
    %div/s;
    %store/vec4 v0000020fb01468d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020fb01451b0_0, 0, 32;
T_3.22 ;
    %load/vec4 v0000020fb01451b0_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_3.23, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020fb0145110_0, 0, 32;
T_3.24 ;
    %load/vec4 v0000020fb0145110_0;
    %load/vec4 v0000020fb0146150_0;
    %cmp/s;
    %jmp/0xz T_3.25, 5;
    %load/vec4 v0000020fb0145110_0;
    %load/vec4 v0000020fb01468d0_0;
    %mul;
    %store/vec4 v0000020fb01461f0_0, 0, 32;
    %load/vec4 v0000020fb01461f0_0;
    %store/vec4 v0000020fb0147d70_0, 0, 32;
    %callf/vec4 TD_tb_top_receiver.u_top.u_fft1.tw_re, S_0000020fb0149840;
    %store/vec4 v0000020fb0146b50_0, 0, 16;
    %load/vec4 v0000020fb01461f0_0;
    %store/vec4 v0000020fb0147370_0, 0, 32;
    %callf/vec4 TD_tb_top_receiver.u_top.u_fft1.tw_im, S_0000020fb0149b60;
    %store/vec4 v0000020fb0146ab0_0, 0, 16;
    %load/vec4 v0000020fb01451b0_0;
    %load/vec4 v0000020fb0145110_0;
    %add;
    %load/vec4 v0000020fb0146150_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0000020fb0144850, 4;
    %pad/s 32;
    %load/vec4 v0000020fb0146b50_0;
    %pad/s 32;
    %mul;
    %load/vec4 v0000020fb01451b0_0;
    %load/vec4 v0000020fb0145110_0;
    %add;
    %load/vec4 v0000020fb0146150_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0000020fb0144df0, 4;
    %pad/s 32;
    %load/vec4 v0000020fb0146ab0_0;
    %pad/s 32;
    %mul;
    %sub;
    %pushi/vec4 11, 0, 32;
    %store/vec4 v0000020fb01445d0_0, 0, 32;
    %store/vec4 v0000020fb0144710_0, 0, 32;
    %callf/vec4 TD_tb_top_receiver.u_top.u_fft1.trunc_shift, S_0000020fb0149070;
    %store/vec4 v0000020fb0146510_0, 0, 32;
    %load/vec4 v0000020fb01451b0_0;
    %load/vec4 v0000020fb0145110_0;
    %add;
    %load/vec4 v0000020fb0146150_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0000020fb0144850, 4;
    %pad/s 32;
    %load/vec4 v0000020fb0146ab0_0;
    %pad/s 32;
    %mul;
    %load/vec4 v0000020fb01451b0_0;
    %load/vec4 v0000020fb0145110_0;
    %add;
    %load/vec4 v0000020fb0146150_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0000020fb0144df0, 4;
    %pad/s 32;
    %load/vec4 v0000020fb0146b50_0;
    %pad/s 32;
    %mul;
    %add;
    %pushi/vec4 11, 0, 32;
    %store/vec4 v0000020fb01445d0_0, 0, 32;
    %store/vec4 v0000020fb0144710_0, 0, 32;
    %callf/vec4 TD_tb_top_receiver.u_top.u_fft1.trunc_shift, S_0000020fb0149070;
    %store/vec4 v0000020fb0146470_0, 0, 32;
    %load/vec4 v0000020fb01451b0_0;
    %load/vec4 v0000020fb0145110_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0000020fb0144850, 4;
    %pad/s 32;
    %store/vec4 v0000020fb0146a10_0, 0, 32;
    %load/vec4 v0000020fb01451b0_0;
    %load/vec4 v0000020fb0145110_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0000020fb0144df0, 4;
    %pad/s 32;
    %store/vec4 v0000020fb0146970_0, 0, 32;
    %load/vec4 v0000020fb0146a10_0;
    %load/vec4 v0000020fb0146510_0;
    %add;
    %store/vec4 v0000020fb0144490_0, 0, 32;
    %callf/vec4 TD_tb_top_receiver.u_top.u_fft1.sat16, S_0000020fb014a1a0;
    %load/vec4 v0000020fb01451b0_0;
    %load/vec4 v0000020fb0145110_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0000020fb0144850, 4, 0;
    %load/vec4 v0000020fb0146970_0;
    %load/vec4 v0000020fb0146470_0;
    %add;
    %store/vec4 v0000020fb0144490_0, 0, 32;
    %callf/vec4 TD_tb_top_receiver.u_top.u_fft1.sat16, S_0000020fb014a1a0;
    %load/vec4 v0000020fb01451b0_0;
    %load/vec4 v0000020fb0145110_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0000020fb0144df0, 4, 0;
    %load/vec4 v0000020fb0146a10_0;
    %load/vec4 v0000020fb0146510_0;
    %sub;
    %store/vec4 v0000020fb0144490_0, 0, 32;
    %callf/vec4 TD_tb_top_receiver.u_top.u_fft1.sat16, S_0000020fb014a1a0;
    %load/vec4 v0000020fb01451b0_0;
    %load/vec4 v0000020fb0145110_0;
    %add;
    %load/vec4 v0000020fb0146150_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0000020fb0144850, 4, 0;
    %load/vec4 v0000020fb0146970_0;
    %load/vec4 v0000020fb0146470_0;
    %sub;
    %store/vec4 v0000020fb0144490_0, 0, 32;
    %callf/vec4 TD_tb_top_receiver.u_top.u_fft1.sat16, S_0000020fb014a1a0;
    %load/vec4 v0000020fb01451b0_0;
    %load/vec4 v0000020fb0145110_0;
    %add;
    %load/vec4 v0000020fb0146150_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0000020fb0144df0, 4, 0;
    %load/vec4 v0000020fb0145110_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020fb0145110_0, 0, 32;
    %jmp T_3.24;
T_3.25 ;
    %load/vec4 v0000020fb01451b0_0;
    %load/vec4 v0000020fb01463d0_0;
    %add;
    %store/vec4 v0000020fb01451b0_0, 0, 32;
    %jmp T_3.22;
T_3.23 ;
    %load/vec4 v0000020fb01463d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000020fb01463d0_0, 0, 32;
    %jmp T_3.20;
T_3.21 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020fb0146330_0, 0, 32;
T_3.26 ;
    %load/vec4 v0000020fb0146330_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_3.27, 5;
    %ix/getv/s 4, v0000020fb0146330_0;
    %load/vec4a v0000020fb0144850, 4;
    %load/vec4 v0000020fb01443f0_0;
    %load/vec4 v0000020fb0146330_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb0147550, 0, 4;
    %ix/getv/s 4, v0000020fb0146330_0;
    %load/vec4a v0000020fb0144df0, 4;
    %load/vec4 v0000020fb01443f0_0;
    %load/vec4 v0000020fb0146330_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb01474b0, 0, 4;
    %load/vec4 v0000020fb0146330_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020fb0146330_0, 0, 32;
    %jmp T_3.26;
T_3.27 ;
    %end;
S_0000020fb014a1a0 .scope function.vec4.u16, "sat16" "sat16" 11 41, 11 41 0, S_0000020fb0148580;
 .timescale -9 -12;
; Variable sat16 is vec4 return value of scope S_0000020fb014a1a0
v0000020fb0144490_0 .var/s "val", 31 0;
TD_tb_top_receiver.u_top.u_fft1.sat16 ;
    %load/vec4 v0000020fb0144490_0;
    %cmpi/s 32767, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_4.28, 5;
    %pushi/vec4 32767, 0, 16;
    %ret/vec4 0, 0, 16;  Assign to sat16 (store_vec4_to_lval)
    %jmp T_4.29;
T_4.28 ;
    %load/vec4 v0000020fb0144490_0;
    %cmpi/s 4294934528, 0, 32;
    %jmp/0xz  T_4.30, 5;
    %pushi/vec4 32768, 0, 16;
    %ret/vec4 0, 0, 16;  Assign to sat16 (store_vec4_to_lval)
    %jmp T_4.31;
T_4.30 ;
    %load/vec4 v0000020fb0144490_0;
    %parti/s 16, 0, 2;
    %ret/vec4 0, 0, 16;  Assign to sat16 (store_vec4_to_lval)
T_4.31 ;
T_4.29 ;
    %end;
S_0000020fb0149070 .scope function.vec4.u32, "trunc_shift" "trunc_shift" 11 51, 11 51 0, S_0000020fb0148580;
 .timescale -9 -12;
v0000020fb01445d0_0 .var/i "sh", 31 0;
; Variable trunc_shift is vec4 return value of scope S_0000020fb0149070
v0000020fb0144710_0 .var/s "val", 31 0;
TD_tb_top_receiver.u_top.u_fft1.trunc_shift ;
    %load/vec4 v0000020fb0144710_0;
    %load/vec4 v0000020fb01445d0_0;
    %ix/vec4 4;
    %shiftr/s 4;
    %ret/vec4 0, 0, 32;  Assign to trunc_shift (store_vec4_to_lval)
    %end;
S_0000020fb0149b60 .scope function.vec4.u16, "tw_im" "tw_im" 11 73, 11 73 0, S_0000020fb0148580;
 .timescale -9 -12;
v0000020fb01470f0_0 .var/real "ang", 0 0;
v0000020fb0147370_0 .var/i "idx", 31 0;
v0000020fb0146f10_0 .var/real "s", 0 0;
; Variable tw_im is vec4 return value of scope S_0000020fb0149b60
TD_tb_top_receiver.u_top.u_fft1.tw_im ;
    %pushi/real 1686629713, 20452; load=-6.28319
    %pushi/real 273688, 20430; load=-6.28319
    %add/wr;
    %load/vec4 v0000020fb0147370_0;
    %cvt/rv/s;
    %mul/wr;
    %pushi/real 1073741824, 4072; load=64.0000
    %div/wr;
    %store/real v0000020fb01470f0_0;
    %vpi_func/r 11 79 "$sin", v0000020fb01470f0_0 {0 0 0};
    %pushi/real 1073741824, 4077; load=2048.00
    %mul/wr;
    %store/real v0000020fb0146f10_0;
    %pushi/real 2147418112, 4080; load=32767.0
    %load/real v0000020fb0146f10_0;
    %cmp/wr;
    %jmp/0xz  T_6.32, 5;
    %pushi/vec4 32767, 0, 16;
    %ret/vec4 0, 0, 16;  Assign to tw_im (store_vec4_to_lval)
    %jmp T_6.33;
T_6.32 ;
    %load/real v0000020fb0146f10_0;
    %pushi/real 1073741824, 20465; load=-32768.0
    %cmp/wr;
    %jmp/0xz  T_6.34, 5;
    %pushi/vec4 32768, 0, 16;
    %ret/vec4 0, 0, 16;  Assign to tw_im (store_vec4_to_lval)
    %jmp T_6.35;
T_6.34 ;
    %vpi_func 11 82 "$rtoi" 32, v0000020fb0146f10_0 {0 0 0};
    %pad/s 16;
    %ret/vec4 0, 0, 16;  Assign to tw_im (store_vec4_to_lval)
T_6.35 ;
T_6.33 ;
    %end;
S_0000020fb0149840 .scope function.vec4.u16, "tw_re" "tw_re" 11 60, 11 60 0, S_0000020fb0148580;
 .timescale -9 -12;
v0000020fb0147730_0 .var/real "ang", 0 0;
v0000020fb0147ff0_0 .var/real "c", 0 0;
v0000020fb0147d70_0 .var/i "idx", 31 0;
; Variable tw_re is vec4 return value of scope S_0000020fb0149840
TD_tb_top_receiver.u_top.u_fft1.tw_re ;
    %pushi/real 1686629713, 20452; load=-6.28319
    %pushi/real 273688, 20430; load=-6.28319
    %add/wr;
    %load/vec4 v0000020fb0147d70_0;
    %cvt/rv/s;
    %mul/wr;
    %pushi/real 1073741824, 4072; load=64.0000
    %div/wr;
    %store/real v0000020fb0147730_0;
    %vpi_func/r 11 66 "$cos", v0000020fb0147730_0 {0 0 0};
    %pushi/real 1073741824, 4077; load=2048.00
    %mul/wr;
    %store/real v0000020fb0147ff0_0;
    %pushi/real 2147418112, 4080; load=32767.0
    %load/real v0000020fb0147ff0_0;
    %cmp/wr;
    %jmp/0xz  T_7.36, 5;
    %pushi/vec4 32767, 0, 16;
    %ret/vec4 0, 0, 16;  Assign to tw_re (store_vec4_to_lval)
    %jmp T_7.37;
T_7.36 ;
    %load/real v0000020fb0147ff0_0;
    %pushi/real 1073741824, 20465; load=-32768.0
    %cmp/wr;
    %jmp/0xz  T_7.38, 5;
    %pushi/vec4 32768, 0, 16;
    %ret/vec4 0, 0, 16;  Assign to tw_re (store_vec4_to_lval)
    %jmp T_7.39;
T_7.38 ;
    %vpi_func 11 69 "$rtoi" 32, v0000020fb0147ff0_0 {0 0 0};
    %pad/s 16;
    %ret/vec4 0, 0, 16;  Assign to tw_re (store_vec4_to_lval)
T_7.39 ;
T_7.37 ;
    %end;
S_0000020fb0149200 .scope module, "u_fft2" "fft_64pt" 4 337, 11 1 0, S_0000020faff57780;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "i_start";
    .port_info 3 /OUTPUT 1 "o_done";
    .port_info 4 /INPUT 1 "i_load_valid";
    .port_info 5 /INPUT 16 "i_load_re";
    .port_info 6 /INPUT 16 "i_load_im";
    .port_info 7 /INPUT 6 "i_read_addr";
    .port_info 8 /OUTPUT 16 "o_read_re";
    .port_info 9 /OUTPUT 16 "o_read_im";
L_0000020fb01762f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000020fb005c160 .functor BUFZ 1, L_0000020fb01762f8, C4<0>, C4<0>, C4<0>;
L_0000020fb005c7f0 .functor BUFZ 16, L_0000020fb01d4cf0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0000020fb005c8d0 .functor BUFZ 16, L_0000020fb01d4b10, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0000020fb014d930_0 .net *"_ivl_12", 15 0, L_0000020fb01d4b10;  1 drivers
v0000020fb014d9d0_0 .net *"_ivl_14", 6 0, L_0000020fb01cd450;  1 drivers
v0000020fb014ded0_0 .net *"_ivl_16", 8 0, L_0000020fb01cf250;  1 drivers
L_0000020fb01762b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000020fb014da70_0 .net *"_ivl_19", 1 0, L_0000020fb01762b0;  1 drivers
v0000020fb014cc10_0 .net *"_ivl_2", 15 0, L_0000020fb01d4cf0;  1 drivers
v0000020fb014ccb0_0 .net *"_ivl_4", 6 0, L_0000020fb01d49d0;  1 drivers
v0000020fb014d390_0 .net *"_ivl_6", 8 0, L_0000020fb01d4a70;  1 drivers
L_0000020fb0176268 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000020fb014b770_0 .net *"_ivl_9", 1 0, L_0000020fb0176268;  1 drivers
v0000020fb014ac30_0 .var "bank_calc", 0 0;
v0000020fb014c2b0_0 .var "bank_in", 0 0;
v0000020fb014bef0_0 .net "clk", 0 0, v0000020fb016f950_0;  alias, 1 drivers
v0000020fb014b630_0 .net/s "i_load_im", 15 0, v0000020fb0151b20_0;  alias, 1 drivers
v0000020fb014c3f0_0 .net/s "i_load_re", 15 0, v0000020fb0151a80_0;  alias, 1 drivers
v0000020fb014a5f0_0 .net "i_load_valid", 0 0, L_0000020fb005b360;  alias, 1 drivers
v0000020fb014b6d0_0 .net "i_read_addr", 5 0, v0000020fb0160650_0;  alias, 1 drivers
v0000020fb014c990_0 .net "i_start", 0 0, L_0000020fb01762f8;  1 drivers
v0000020fb014bdb0_0 .var "input_ready_pulse", 0 0;
v0000020fb014bf90_0 .var "load_cnt", 6 0;
v0000020fb014aff0 .array/s "mem_im", 127 0, 15 0;
v0000020fb014c8f0 .array/s "mem_re", 127 0, 15 0;
v0000020fb014c490_0 .var "o_done", 0 0;
v0000020fb014b810_0 .net/s "o_read_im", 15 0, L_0000020fb005c8d0;  alias, 1 drivers
v0000020fb014b8b0_0 .net/s "o_read_re", 15 0, L_0000020fb005c7f0;  alias, 1 drivers
v0000020fb014ca30_0 .var "pending_bank", 0 0;
v0000020fb014be50_0 .var "pending_valid", 0 0;
v0000020fb014aeb0_0 .var "read_hold", 6 0;
v0000020fb014aa50_0 .net "rst_n", 0 0, v0000020fb016af90_0;  alias, 1 drivers
v0000020fb014b090_0 .net "unused_start", 0 0, L_0000020fb005c160;  1 drivers
L_0000020fb01d4cf0 .array/port v0000020fb014c8f0, L_0000020fb01d4a70;
L_0000020fb01d49d0 .concat [ 6 1 0 0], v0000020fb0160650_0, v0000020fb014ac30_0;
L_0000020fb01d4a70 .concat [ 7 2 0 0], L_0000020fb01d49d0, L_0000020fb0176268;
L_0000020fb01d4b10 .array/port v0000020fb014aff0, L_0000020fb01cf250;
L_0000020fb01cd450 .concat [ 6 1 0 0], v0000020fb0160650_0, v0000020fb014ac30_0;
L_0000020fb01cf250 .concat [ 7 2 0 0], L_0000020fb01cd450, L_0000020fb01762b0;
S_0000020fb0148d50 .scope function.vec4.s6, "bit_reverse" "bit_reverse" 11 33, 11 33 0, S_0000020fb0149200;
 .timescale -9 -12;
; Variable bit_reverse is vec4 return value of scope S_0000020fb0148d50
v0000020fb014ce90_0 .var "in", 5 0;
TD_tb_top_receiver.u_top.u_fft2.bit_reverse ;
    %load/vec4 v0000020fb014ce90_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000020fb014ce90_0;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000020fb014ce90_0;
    %parti/s 1, 2, 3;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000020fb014ce90_0;
    %parti/s 1, 3, 3;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000020fb014ce90_0;
    %parti/s 1, 4, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000020fb014ce90_0;
    %parti/s 1, 5, 4;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 6;  Assign to bit_reverse (store_vec4_to_lval)
    %end;
S_0000020fb0149e80 .scope autotask, "run_fft" "run_fft" 11 116, 11 116 0, S_0000020fb0149200;
 .timescale -9 -12;
v0000020fb014d890 .array/s "buf_im", 63 0, 15 0;
v0000020fb014d110 .array/s "buf_re", 63 0, 15 0;
v0000020fb014dd90_0 .var/i "half", 31 0;
v0000020fb014e010_0 .var/i "i", 31 0;
v0000020fb014d250_0 .var/i "idx", 31 0;
v0000020fb014e1f0_0 .var/i "j", 31 0;
v0000020fb014cd50_0 .var/i "k", 31 0;
v0000020fb014d1b0_0 .var/i "m", 31 0;
v0000020fb014d2f0_0 .var/i "step", 31 0;
v0000020fb014df70_0 .var/s "t_im", 31 0;
v0000020fb014d610_0 .var/s "t_re", 31 0;
v0000020fb014d570_0 .var/s "u_im", 31 0;
v0000020fb014e0b0_0 .var/s "u_re", 31 0;
v0000020fb014d4d0_0 .var/s "w_im", 15 0;
v0000020fb014e150_0 .var/s "w_re", 15 0;
v0000020fb014de30_0 .var "which_bank", 0 0;
TD_tb_top_receiver.u_top.u_fft2.run_fft ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020fb014e010_0, 0, 32;
T_9.40 ;
    %load/vec4 v0000020fb014e010_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_9.41, 5;
    %load/vec4 v0000020fb014de30_0;
    %load/vec4 v0000020fb014e010_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0000020fb014c8f0, 4;
    %ix/getv/s 4, v0000020fb014e010_0;
    %store/vec4a v0000020fb014d110, 4, 0;
    %load/vec4 v0000020fb014de30_0;
    %load/vec4 v0000020fb014e010_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0000020fb014aff0, 4;
    %ix/getv/s 4, v0000020fb014e010_0;
    %store/vec4a v0000020fb014d890, 4, 0;
    %load/vec4 v0000020fb014e010_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020fb014e010_0, 0, 32;
    %jmp T_9.40;
T_9.41 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020fb014e010_0, 0, 32;
T_9.42 ;
    %load/vec4 v0000020fb014e010_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_9.43, 5;
    %load/vec4 v0000020fb014e010_0;
    %parti/s 6, 0, 2;
    %store/vec4 v0000020fb014ce90_0, 0, 6;
    %callf/vec4 TD_tb_top_receiver.u_top.u_fft2.bit_reverse, S_0000020fb0148d50;
    %pad/u 32;
    %store/vec4 v0000020fb014e1f0_0, 0, 32;
    %load/vec4 v0000020fb014e010_0;
    %load/vec4 v0000020fb014e1f0_0;
    %cmp/s;
    %jmp/0xz  T_9.44, 5;
    %ix/getv/s 4, v0000020fb014e010_0;
    %load/vec4a v0000020fb014d110, 4;
    %pad/s 32;
    %store/vec4 v0000020fb014e0b0_0, 0, 32;
    %ix/getv/s 4, v0000020fb014e010_0;
    %load/vec4a v0000020fb014d890, 4;
    %pad/s 32;
    %store/vec4 v0000020fb014d570_0, 0, 32;
    %ix/getv/s 4, v0000020fb014e1f0_0;
    %load/vec4a v0000020fb014d110, 4;
    %ix/getv/s 4, v0000020fb014e010_0;
    %store/vec4a v0000020fb014d110, 4, 0;
    %ix/getv/s 4, v0000020fb014e1f0_0;
    %load/vec4a v0000020fb014d890, 4;
    %ix/getv/s 4, v0000020fb014e010_0;
    %store/vec4a v0000020fb014d890, 4, 0;
    %load/vec4 v0000020fb014e0b0_0;
    %parti/s 16, 0, 2;
    %ix/getv/s 4, v0000020fb014e1f0_0;
    %store/vec4a v0000020fb014d110, 4, 0;
    %load/vec4 v0000020fb014d570_0;
    %parti/s 16, 0, 2;
    %ix/getv/s 4, v0000020fb014e1f0_0;
    %store/vec4a v0000020fb014d890, 4, 0;
T_9.44 ;
    %load/vec4 v0000020fb014e010_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020fb014e010_0, 0, 32;
    %jmp T_9.42;
T_9.43 ;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000020fb014d1b0_0, 0, 32;
T_9.46 ;
    %load/vec4 v0000020fb014d1b0_0;
    %cmpi/s 64, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.47, 5;
    %load/vec4 v0000020fb014d1b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000020fb014dd90_0, 0, 32;
    %pushi/vec4 64, 0, 32;
    %load/vec4 v0000020fb014d1b0_0;
    %div/s;
    %store/vec4 v0000020fb014d2f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020fb014cd50_0, 0, 32;
T_9.48 ;
    %load/vec4 v0000020fb014cd50_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_9.49, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020fb014e1f0_0, 0, 32;
T_9.50 ;
    %load/vec4 v0000020fb014e1f0_0;
    %load/vec4 v0000020fb014dd90_0;
    %cmp/s;
    %jmp/0xz T_9.51, 5;
    %load/vec4 v0000020fb014e1f0_0;
    %load/vec4 v0000020fb014d2f0_0;
    %mul;
    %store/vec4 v0000020fb014d250_0, 0, 32;
    %load/vec4 v0000020fb014d250_0;
    %store/vec4 v0000020fb014db10_0, 0, 32;
    %callf/vec4 TD_tb_top_receiver.u_top.u_fft2.tw_re, S_0000020fb01483f0;
    %store/vec4 v0000020fb014e150_0, 0, 16;
    %load/vec4 v0000020fb014d250_0;
    %store/vec4 v0000020fb014dc50_0, 0, 32;
    %callf/vec4 TD_tb_top_receiver.u_top.u_fft2.tw_im, S_0000020fb0149cf0;
    %store/vec4 v0000020fb014d4d0_0, 0, 16;
    %load/vec4 v0000020fb014cd50_0;
    %load/vec4 v0000020fb014e1f0_0;
    %add;
    %load/vec4 v0000020fb014dd90_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0000020fb014d110, 4;
    %pad/s 32;
    %load/vec4 v0000020fb014e150_0;
    %pad/s 32;
    %mul;
    %load/vec4 v0000020fb014cd50_0;
    %load/vec4 v0000020fb014e1f0_0;
    %add;
    %load/vec4 v0000020fb014dd90_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0000020fb014d890, 4;
    %pad/s 32;
    %load/vec4 v0000020fb014d4d0_0;
    %pad/s 32;
    %mul;
    %sub;
    %pushi/vec4 11, 0, 32;
    %store/vec4 v0000020fb014cfd0_0, 0, 32;
    %store/vec4 v0000020fb014cf30_0, 0, 32;
    %callf/vec4 TD_tb_top_receiver.u_top.u_fft2.trunc_shift, S_0000020fb0149390;
    %store/vec4 v0000020fb014d610_0, 0, 32;
    %load/vec4 v0000020fb014cd50_0;
    %load/vec4 v0000020fb014e1f0_0;
    %add;
    %load/vec4 v0000020fb014dd90_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0000020fb014d110, 4;
    %pad/s 32;
    %load/vec4 v0000020fb014d4d0_0;
    %pad/s 32;
    %mul;
    %load/vec4 v0000020fb014cd50_0;
    %load/vec4 v0000020fb014e1f0_0;
    %add;
    %load/vec4 v0000020fb014dd90_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0000020fb014d890, 4;
    %pad/s 32;
    %load/vec4 v0000020fb014e150_0;
    %pad/s 32;
    %mul;
    %add;
    %pushi/vec4 11, 0, 32;
    %store/vec4 v0000020fb014cfd0_0, 0, 32;
    %store/vec4 v0000020fb014cf30_0, 0, 32;
    %callf/vec4 TD_tb_top_receiver.u_top.u_fft2.trunc_shift, S_0000020fb0149390;
    %store/vec4 v0000020fb014df70_0, 0, 32;
    %load/vec4 v0000020fb014cd50_0;
    %load/vec4 v0000020fb014e1f0_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0000020fb014d110, 4;
    %pad/s 32;
    %store/vec4 v0000020fb014e0b0_0, 0, 32;
    %load/vec4 v0000020fb014cd50_0;
    %load/vec4 v0000020fb014e1f0_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0000020fb014d890, 4;
    %pad/s 32;
    %store/vec4 v0000020fb014d570_0, 0, 32;
    %load/vec4 v0000020fb014e0b0_0;
    %load/vec4 v0000020fb014d610_0;
    %add;
    %store/vec4 v0000020fb014d430_0, 0, 32;
    %callf/vec4 TD_tb_top_receiver.u_top.u_fft2.sat16, S_0000020fb014a010;
    %load/vec4 v0000020fb014cd50_0;
    %load/vec4 v0000020fb014e1f0_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0000020fb014d110, 4, 0;
    %load/vec4 v0000020fb014d570_0;
    %load/vec4 v0000020fb014df70_0;
    %add;
    %store/vec4 v0000020fb014d430_0, 0, 32;
    %callf/vec4 TD_tb_top_receiver.u_top.u_fft2.sat16, S_0000020fb014a010;
    %load/vec4 v0000020fb014cd50_0;
    %load/vec4 v0000020fb014e1f0_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0000020fb014d890, 4, 0;
    %load/vec4 v0000020fb014e0b0_0;
    %load/vec4 v0000020fb014d610_0;
    %sub;
    %store/vec4 v0000020fb014d430_0, 0, 32;
    %callf/vec4 TD_tb_top_receiver.u_top.u_fft2.sat16, S_0000020fb014a010;
    %load/vec4 v0000020fb014cd50_0;
    %load/vec4 v0000020fb014e1f0_0;
    %add;
    %load/vec4 v0000020fb014dd90_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0000020fb014d110, 4, 0;
    %load/vec4 v0000020fb014d570_0;
    %load/vec4 v0000020fb014df70_0;
    %sub;
    %store/vec4 v0000020fb014d430_0, 0, 32;
    %callf/vec4 TD_tb_top_receiver.u_top.u_fft2.sat16, S_0000020fb014a010;
    %load/vec4 v0000020fb014cd50_0;
    %load/vec4 v0000020fb014e1f0_0;
    %add;
    %load/vec4 v0000020fb014dd90_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0000020fb014d890, 4, 0;
    %load/vec4 v0000020fb014e1f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020fb014e1f0_0, 0, 32;
    %jmp T_9.50;
T_9.51 ;
    %load/vec4 v0000020fb014cd50_0;
    %load/vec4 v0000020fb014d1b0_0;
    %add;
    %store/vec4 v0000020fb014cd50_0, 0, 32;
    %jmp T_9.48;
T_9.49 ;
    %load/vec4 v0000020fb014d1b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000020fb014d1b0_0, 0, 32;
    %jmp T_9.46;
T_9.47 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020fb014e010_0, 0, 32;
T_9.52 ;
    %load/vec4 v0000020fb014e010_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_9.53, 5;
    %ix/getv/s 4, v0000020fb014e010_0;
    %load/vec4a v0000020fb014d110, 4;
    %load/vec4 v0000020fb014de30_0;
    %load/vec4 v0000020fb014e010_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb014c8f0, 0, 4;
    %ix/getv/s 4, v0000020fb014e010_0;
    %load/vec4a v0000020fb014d890, 4;
    %load/vec4 v0000020fb014de30_0;
    %load/vec4 v0000020fb014e010_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb014aff0, 0, 4;
    %load/vec4 v0000020fb014e010_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020fb014e010_0, 0, 32;
    %jmp T_9.52;
T_9.53 ;
    %end;
S_0000020fb014a010 .scope function.vec4.u16, "sat16" "sat16" 11 41, 11 41 0, S_0000020fb0149200;
 .timescale -9 -12;
; Variable sat16 is vec4 return value of scope S_0000020fb014a010
v0000020fb014d430_0 .var/s "val", 31 0;
TD_tb_top_receiver.u_top.u_fft2.sat16 ;
    %load/vec4 v0000020fb014d430_0;
    %cmpi/s 32767, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_10.54, 5;
    %pushi/vec4 32767, 0, 16;
    %ret/vec4 0, 0, 16;  Assign to sat16 (store_vec4_to_lval)
    %jmp T_10.55;
T_10.54 ;
    %load/vec4 v0000020fb014d430_0;
    %cmpi/s 4294934528, 0, 32;
    %jmp/0xz  T_10.56, 5;
    %pushi/vec4 32768, 0, 16;
    %ret/vec4 0, 0, 16;  Assign to sat16 (store_vec4_to_lval)
    %jmp T_10.57;
T_10.56 ;
    %load/vec4 v0000020fb014d430_0;
    %parti/s 16, 0, 2;
    %ret/vec4 0, 0, 16;  Assign to sat16 (store_vec4_to_lval)
T_10.57 ;
T_10.55 ;
    %end;
S_0000020fb0149390 .scope function.vec4.u32, "trunc_shift" "trunc_shift" 11 51, 11 51 0, S_0000020fb0149200;
 .timescale -9 -12;
v0000020fb014cfd0_0 .var/i "sh", 31 0;
; Variable trunc_shift is vec4 return value of scope S_0000020fb0149390
v0000020fb014cf30_0 .var/s "val", 31 0;
TD_tb_top_receiver.u_top.u_fft2.trunc_shift ;
    %load/vec4 v0000020fb014cf30_0;
    %load/vec4 v0000020fb014cfd0_0;
    %ix/vec4 4;
    %shiftr/s 4;
    %ret/vec4 0, 0, 32;  Assign to trunc_shift (store_vec4_to_lval)
    %end;
S_0000020fb0149cf0 .scope function.vec4.u16, "tw_im" "tw_im" 11 73, 11 73 0, S_0000020fb0149200;
 .timescale -9 -12;
v0000020fb014dbb0_0 .var/real "ang", 0 0;
v0000020fb014dc50_0 .var/i "idx", 31 0;
v0000020fb014d6b0_0 .var/real "s", 0 0;
; Variable tw_im is vec4 return value of scope S_0000020fb0149cf0
TD_tb_top_receiver.u_top.u_fft2.tw_im ;
    %pushi/real 1686629713, 20452; load=-6.28319
    %pushi/real 273688, 20430; load=-6.28319
    %add/wr;
    %load/vec4 v0000020fb014dc50_0;
    %cvt/rv/s;
    %mul/wr;
    %pushi/real 1073741824, 4072; load=64.0000
    %div/wr;
    %store/real v0000020fb014dbb0_0;
    %vpi_func/r 11 79 "$sin", v0000020fb014dbb0_0 {0 0 0};
    %pushi/real 1073741824, 4077; load=2048.00
    %mul/wr;
    %store/real v0000020fb014d6b0_0;
    %pushi/real 2147418112, 4080; load=32767.0
    %load/real v0000020fb014d6b0_0;
    %cmp/wr;
    %jmp/0xz  T_12.58, 5;
    %pushi/vec4 32767, 0, 16;
    %ret/vec4 0, 0, 16;  Assign to tw_im (store_vec4_to_lval)
    %jmp T_12.59;
T_12.58 ;
    %load/real v0000020fb014d6b0_0;
    %pushi/real 1073741824, 20465; load=-32768.0
    %cmp/wr;
    %jmp/0xz  T_12.60, 5;
    %pushi/vec4 32768, 0, 16;
    %ret/vec4 0, 0, 16;  Assign to tw_im (store_vec4_to_lval)
    %jmp T_12.61;
T_12.60 ;
    %vpi_func 11 82 "$rtoi" 32, v0000020fb014d6b0_0 {0 0 0};
    %pad/s 16;
    %ret/vec4 0, 0, 16;  Assign to tw_im (store_vec4_to_lval)
T_12.61 ;
T_12.59 ;
    %end;
S_0000020fb01483f0 .scope function.vec4.u16, "tw_re" "tw_re" 11 60, 11 60 0, S_0000020fb0149200;
 .timescale -9 -12;
v0000020fb014d750_0 .var/real "ang", 0 0;
v0000020fb014d7f0_0 .var/real "c", 0 0;
v0000020fb014db10_0 .var/i "idx", 31 0;
; Variable tw_re is vec4 return value of scope S_0000020fb01483f0
TD_tb_top_receiver.u_top.u_fft2.tw_re ;
    %pushi/real 1686629713, 20452; load=-6.28319
    %pushi/real 273688, 20430; load=-6.28319
    %add/wr;
    %load/vec4 v0000020fb014db10_0;
    %cvt/rv/s;
    %mul/wr;
    %pushi/real 1073741824, 4072; load=64.0000
    %div/wr;
    %store/real v0000020fb014d750_0;
    %vpi_func/r 11 66 "$cos", v0000020fb014d750_0 {0 0 0};
    %pushi/real 1073741824, 4077; load=2048.00
    %mul/wr;
    %store/real v0000020fb014d7f0_0;
    %pushi/real 2147418112, 4080; load=32767.0
    %load/real v0000020fb014d7f0_0;
    %cmp/wr;
    %jmp/0xz  T_13.62, 5;
    %pushi/vec4 32767, 0, 16;
    %ret/vec4 0, 0, 16;  Assign to tw_re (store_vec4_to_lval)
    %jmp T_13.63;
T_13.62 ;
    %load/real v0000020fb014d7f0_0;
    %pushi/real 1073741824, 20465; load=-32768.0
    %cmp/wr;
    %jmp/0xz  T_13.64, 5;
    %pushi/vec4 32768, 0, 16;
    %ret/vec4 0, 0, 16;  Assign to tw_re (store_vec4_to_lval)
    %jmp T_13.65;
T_13.64 ;
    %vpi_func 11 69 "$rtoi" 32, v0000020fb014d7f0_0 {0 0 0};
    %pad/s 16;
    %ret/vec4 0, 0, 16;  Assign to tw_re (store_vec4_to_lval)
T_13.65 ;
T_13.63 ;
    %end;
S_0000020fb01488a0 .scope module, "u_nco_ctrl" "nco_phase_ctrl" 4 225, 12 1 0, S_0000020faff57780;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "cfo_valid";
    .port_info 3 /INPUT 16 "cfo_eps_hat";
    .port_info 4 /INPUT 1 "phase_update_en";
    .port_info 5 /INPUT 1 "phase_err_valid";
    .port_info 6 /INPUT 16 "phase_err";
    .port_info 7 /OUTPUT 16 "phase_out";
    .port_info 8 /OUTPUT 16 "acc_tap";
P_0000020fafafbb70 .param/l "PHASE_W" 0 12 2, +C4<00000000000000000000000000010000>;
P_0000020fafafbba8 .param/l "PI_NEG" 1 12 67, +C4<1110011011011110>;
P_0000020fafafbbe0 .param/l "PI_POS" 1 12 66, +C4<0001100100100010>;
P_0000020fafafbc18 .param/l "TWO_PI" 1 12 68, +C4<0011001001000100>;
L_0000020fb005c320 .functor BUFZ 16, v0000020fb014c7b0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0000020fb014c7b0_0 .var/s "acc", 15 0;
v0000020fb014c030_0 .net/s "acc_tap", 15 0, L_0000020fb005c320;  alias, 1 drivers
v0000020fb014c5d0_0 .net/s "cfo_eps_hat", 15 0, v0000020faffcedd0_0;  alias, 1 drivers
v0000020fb014b950_0 .net "cfo_valid", 0 0, v0000020faffcf690_0;  alias, 1 drivers
v0000020fb014ab90_0 .net "clk", 0 0, v0000020fb016f950_0;  alias, 1 drivers
v0000020fb014a870_0 .var/i "dbg_step_cnt", 31 0;
v0000020fb014c350_0 .var/s "next_acc", 16 0;
v0000020fb014acd0_0 .net/s "phase_err", 15 0, v0000020fb0145610_0;  alias, 1 drivers
v0000020fb014af50_0 .net "phase_err_valid", 0 0, v0000020fb0145570_0;  alias, 1 drivers
v0000020fb014ba90_0 .var/s "phase_inc", 15 0;
v0000020fb014c0d0_0 .var/s "phase_out", 15 0;
v0000020fb014c530_0 .net "phase_update_en", 0 0, v0000020fb016e370_0;  1 drivers
v0000020fb014bbd0_0 .net "rst_n", 0 0, v0000020fb016af90_0;  alias, 1 drivers
S_0000020fb01499d0 .scope module, "u_rot" "cfo_rotator" 4 244, 13 1 0, S_0000020faff57780;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "in_valid";
    .port_info 3 /INPUT 16 "in1_re";
    .port_info 4 /INPUT 16 "in1_im";
    .port_info 5 /INPUT 16 "in2_re";
    .port_info 6 /INPUT 16 "in2_im";
    .port_info 7 /INPUT 16 "phase";
    .port_info 8 /OUTPUT 1 "out_valid";
    .port_info 9 /OUTPUT 16 "out1_re";
    .port_info 10 /OUTPUT 16 "out1_im";
    .port_info 11 /OUTPUT 16 "out2_re";
    .port_info 12 /OUTPUT 16 "out2_im";
P_0000020faff3afc0 .param/l "DATA_W" 0 13 2, +C4<00000000000000000000000000010000>;
P_0000020faff3aff8 .param/l "NEGATE_PHASE" 0 13 4, +C4<00000000000000000000000000000001>;
P_0000020faff3b030 .param/l "PHASE_W" 0 13 3, +C4<00000000000000000000000000010000>;
L_0000020fb0175848 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020fb0151bc0_0 .net *"_ivl_0", 15 0, L_0000020fb0175848;  1 drivers
v0000020fb0151f80_0 .net "clk", 0 0, v0000020fb016f950_0;  alias, 1 drivers
v0000020fb0152200_0 .var/i "dbg_rot_cnt", 31 0;
v0000020fb0151120_0 .net/s "in1_im", 15 0, v0000020fb016e730_0;  1 drivers
v0000020fb01519e0_0 .net/s "in1_re", 15 0, v0000020fb016eaf0_0;  1 drivers
v0000020fb0150c20_0 .net/s "in2_im", 15 0, v0000020fb016eeb0_0;  1 drivers
v0000020fb0150cc0_0 .net/s "in2_re", 15 0, v0000020fb016e2d0_0;  1 drivers
v0000020fb0150ea0_0 .net "in_valid", 0 0, v0000020fb016e370_0;  alias, 1 drivers
v0000020fb0151300_0 .var/s "out1_im", 15 0;
v0000020fb01513a0_0 .var/s "out1_re", 15 0;
v0000020fb0151b20_0 .var/s "out2_im", 15 0;
v0000020fb0151a80_0 .var/s "out2_re", 15 0;
v0000020fb0151da0_0 .var "out_valid", 0 0;
v0000020fb0150d60_0 .net/s "phase", 15 0, L_0000020fb005bd70;  alias, 1 drivers
v0000020fb0151e40_0 .net/s "phase_eff", 15 0, L_0000020fb01d2e50;  1 drivers
v0000020fb0150f40_0 .net/s "rot1_im", 15 0, v0000020fb014c710_0;  1 drivers
v0000020fb0150fe0_0 .net/s "rot1_re", 15 0, v0000020fb014c170_0;  1 drivers
v0000020fb01511c0_0 .net/s "rot2_im", 15 0, v0000020fb0151080_0;  1 drivers
v0000020fb01514e0_0 .net/s "rot2_re", 15 0, v0000020fb0151d00_0;  1 drivers
v0000020fb0151260_0 .net "rst_n", 0 0, v0000020fb016af90_0;  alias, 1 drivers
L_0000020fb01d2e50 .arith/sub 16, L_0000020fb0175848, L_0000020fb005bd70;
S_0000020fb0149520 .scope module, "u_rot1" "cordic_rotator" 13 27, 9 1 0, S_0000020fb01499d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 16 "x_in";
    .port_info 3 /INPUT 16 "y_in";
    .port_info 4 /INPUT 16 "theta_in";
    .port_info 5 /OUTPUT 16 "x_out";
    .port_info 6 /OUTPUT 16 "y_out";
P_0000020fb00be770 .param/l "WIDTH" 0 9 2, +C4<00000000000000000000000000010000>;
L_0000020fb005b8a0 .functor BUFZ 1, v0000020fb016f950_0, C4<0>, C4<0>, C4<0>;
L_0000020fb005b750 .functor BUFZ 1, v0000020fb016af90_0, C4<0>, C4<0>, C4<0>;
v0000020fb014b270_0 .net/s *"_ivl_41", 31 0, L_0000020fb01d24f0;  1 drivers
L_0000020fb0175bf0 .functor BUFT 1, C4<00000000000000000000010011011011>, C4<0>, C4<0>, C4<0>;
v0000020fb014b130_0 .net/2s *"_ivl_43", 31 0, L_0000020fb0175bf0;  1 drivers
v0000020fb014cad0_0 .net/s *"_ivl_48", 31 0, L_0000020fb01d37b0;  1 drivers
L_0000020fb0175c38 .functor BUFT 1, C4<00000000000000000000010011011011>, C4<0>, C4<0>, C4<0>;
v0000020fb014b1d0_0 .net/2s *"_ivl_50", 31 0, L_0000020fb0175c38;  1 drivers
L_0000020fb0175890 .functor BUFT 1, C4<0000011001001000>, C4<0>, C4<0>, C4<0>;
v0000020fb014ad70 .array "atan_table", 11 0;
v0000020fb014ad70_0 .net/s v0000020fb014ad70 0, 15 0, L_0000020fb0175890; 1 drivers
L_0000020fb01758d8 .functor BUFT 1, C4<0000001110110101>, C4<0>, C4<0>, C4<0>;
v0000020fb014ad70_1 .net/s v0000020fb014ad70 1, 15 0, L_0000020fb01758d8; 1 drivers
L_0000020fb0175920 .functor BUFT 1, C4<0000000111110101>, C4<0>, C4<0>, C4<0>;
v0000020fb014ad70_2 .net/s v0000020fb014ad70 2, 15 0, L_0000020fb0175920; 1 drivers
L_0000020fb0175968 .functor BUFT 1, C4<0000000011111110>, C4<0>, C4<0>, C4<0>;
v0000020fb014ad70_3 .net/s v0000020fb014ad70 3, 15 0, L_0000020fb0175968; 1 drivers
L_0000020fb01759b0 .functor BUFT 1, C4<0000000001111111>, C4<0>, C4<0>, C4<0>;
v0000020fb014ad70_4 .net/s v0000020fb014ad70 4, 15 0, L_0000020fb01759b0; 1 drivers
L_0000020fb01759f8 .functor BUFT 1, C4<0000000000111111>, C4<0>, C4<0>, C4<0>;
v0000020fb014ad70_5 .net/s v0000020fb014ad70 5, 15 0, L_0000020fb01759f8; 1 drivers
L_0000020fb0175a40 .functor BUFT 1, C4<0000000000011111>, C4<0>, C4<0>, C4<0>;
v0000020fb014ad70_6 .net/s v0000020fb014ad70 6, 15 0, L_0000020fb0175a40; 1 drivers
L_0000020fb0175a88 .functor BUFT 1, C4<0000000000001111>, C4<0>, C4<0>, C4<0>;
v0000020fb014ad70_7 .net/s v0000020fb014ad70 7, 15 0, L_0000020fb0175a88; 1 drivers
L_0000020fb0175ad0 .functor BUFT 1, C4<0000000000000111>, C4<0>, C4<0>, C4<0>;
v0000020fb014ad70_8 .net/s v0000020fb014ad70 8, 15 0, L_0000020fb0175ad0; 1 drivers
L_0000020fb0175b18 .functor BUFT 1, C4<0000000000000011>, C4<0>, C4<0>, C4<0>;
v0000020fb014ad70_9 .net/s v0000020fb014ad70 9, 15 0, L_0000020fb0175b18; 1 drivers
L_0000020fb0175b60 .functor BUFT 1, C4<0000000000000001>, C4<0>, C4<0>, C4<0>;
v0000020fb014ad70_10 .net/s v0000020fb014ad70 10, 15 0, L_0000020fb0175b60; 1 drivers
L_0000020fb0175ba8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020fb014ad70_11 .net/s v0000020fb014ad70 11, 15 0, L_0000020fb0175ba8; 1 drivers
v0000020fb014b310_0 .net "clk", 0 0, v0000020fb016f950_0;  alias, 1 drivers
v0000020fb014b3b0_0 .net "clk_used", 0 0, L_0000020fb005b8a0;  1 drivers
v0000020fb014b9f0_0 .var/i "i", 31 0;
v0000020fb014bb30_0 .net "rst_n", 0 0, v0000020fb016af90_0;  alias, 1 drivers
v0000020fb014a910_0 .net "rstn_used", 0 0, L_0000020fb005b750;  1 drivers
v0000020fb014a4b0_0 .net/s "theta_in", 15 0, L_0000020fb01d2e50;  alias, 1 drivers
v0000020fb014bc70 .array/s "x", 12 0, 15 0;
v0000020fb014c670_0 .net/s "x_in", 15 0, v0000020fb016eaf0_0;  alias, 1 drivers
v0000020fb014c170_0 .var/s "x_out", 15 0;
v0000020fb014c210_0 .net/s "x_scaled", 31 0, L_0000020fb01d35d0;  1 drivers
v0000020fb014ae10 .array/s "y", 12 0, 15 0;
v0000020fb014bd10_0 .net/s "y_in", 15 0, v0000020fb016e730_0;  alias, 1 drivers
v0000020fb014c710_0 .var/s "y_out", 15 0;
v0000020fb014b450_0 .net/s "y_scaled", 31 0, L_0000020fb01d28b0;  1 drivers
v0000020fb014c850 .array/s "z", 12 0, 15 0;
E_0000020fb00bf330 .event anyedge, v0000020fb014c210_0, v0000020fb014b450_0;
v0000020fb014c850_0 .array/port v0000020fb014c850, 0;
E_0000020fb00bf130/0 .event anyedge, v0000020fb014c670_0, v0000020fb014bd10_0, v0000020fb014a4b0_0, v0000020fb014c850_0;
v0000020fb014c850_1 .array/port v0000020fb014c850, 1;
v0000020fb014c850_2 .array/port v0000020fb014c850, 2;
v0000020fb014c850_3 .array/port v0000020fb014c850, 3;
v0000020fb014c850_4 .array/port v0000020fb014c850, 4;
E_0000020fb00bf130/1 .event anyedge, v0000020fb014c850_1, v0000020fb014c850_2, v0000020fb014c850_3, v0000020fb014c850_4;
v0000020fb014c850_5 .array/port v0000020fb014c850, 5;
v0000020fb014c850_6 .array/port v0000020fb014c850, 6;
v0000020fb014c850_7 .array/port v0000020fb014c850, 7;
v0000020fb014c850_8 .array/port v0000020fb014c850, 8;
E_0000020fb00bf130/2 .event anyedge, v0000020fb014c850_5, v0000020fb014c850_6, v0000020fb014c850_7, v0000020fb014c850_8;
v0000020fb014c850_9 .array/port v0000020fb014c850, 9;
v0000020fb014c850_10 .array/port v0000020fb014c850, 10;
v0000020fb014c850_11 .array/port v0000020fb014c850, 11;
v0000020fb014c850_12 .array/port v0000020fb014c850, 12;
E_0000020fb00bf130/3 .event anyedge, v0000020fb014c850_9, v0000020fb014c850_10, v0000020fb014c850_11, v0000020fb014c850_12;
v0000020fb014bc70_0 .array/port v0000020fb014bc70, 0;
v0000020fb014bc70_1 .array/port v0000020fb014bc70, 1;
v0000020fb014bc70_2 .array/port v0000020fb014bc70, 2;
v0000020fb014bc70_3 .array/port v0000020fb014bc70, 3;
E_0000020fb00bf130/4 .event anyedge, v0000020fb014bc70_0, v0000020fb014bc70_1, v0000020fb014bc70_2, v0000020fb014bc70_3;
v0000020fb014bc70_4 .array/port v0000020fb014bc70, 4;
v0000020fb014bc70_5 .array/port v0000020fb014bc70, 5;
v0000020fb014bc70_6 .array/port v0000020fb014bc70, 6;
v0000020fb014bc70_7 .array/port v0000020fb014bc70, 7;
E_0000020fb00bf130/5 .event anyedge, v0000020fb014bc70_4, v0000020fb014bc70_5, v0000020fb014bc70_6, v0000020fb014bc70_7;
v0000020fb014bc70_8 .array/port v0000020fb014bc70, 8;
v0000020fb014bc70_9 .array/port v0000020fb014bc70, 9;
v0000020fb014bc70_10 .array/port v0000020fb014bc70, 10;
v0000020fb014bc70_11 .array/port v0000020fb014bc70, 11;
E_0000020fb00bf130/6 .event anyedge, v0000020fb014bc70_8, v0000020fb014bc70_9, v0000020fb014bc70_10, v0000020fb014bc70_11;
v0000020fb014bc70_12 .array/port v0000020fb014bc70, 12;
v0000020fb014ae10_0 .array/port v0000020fb014ae10, 0;
v0000020fb014ae10_1 .array/port v0000020fb014ae10, 1;
v0000020fb014ae10_2 .array/port v0000020fb014ae10, 2;
E_0000020fb00bf130/7 .event anyedge, v0000020fb014bc70_12, v0000020fb014ae10_0, v0000020fb014ae10_1, v0000020fb014ae10_2;
v0000020fb014ae10_3 .array/port v0000020fb014ae10, 3;
v0000020fb014ae10_4 .array/port v0000020fb014ae10, 4;
v0000020fb014ae10_5 .array/port v0000020fb014ae10, 5;
v0000020fb014ae10_6 .array/port v0000020fb014ae10, 6;
E_0000020fb00bf130/8 .event anyedge, v0000020fb014ae10_3, v0000020fb014ae10_4, v0000020fb014ae10_5, v0000020fb014ae10_6;
v0000020fb014ae10_7 .array/port v0000020fb014ae10, 7;
v0000020fb014ae10_8 .array/port v0000020fb014ae10, 8;
v0000020fb014ae10_9 .array/port v0000020fb014ae10, 9;
v0000020fb014ae10_10 .array/port v0000020fb014ae10, 10;
E_0000020fb00bf130/9 .event anyedge, v0000020fb014ae10_7, v0000020fb014ae10_8, v0000020fb014ae10_9, v0000020fb014ae10_10;
v0000020fb014ae10_11 .array/port v0000020fb014ae10, 11;
v0000020fb014ae10_12 .array/port v0000020fb014ae10, 12;
E_0000020fb00bf130/10 .event anyedge, v0000020fb014ae10_11, v0000020fb014ae10_12, v0000020fb014ad70_0, v0000020fb014ad70_1;
E_0000020fb00bf130/11 .event anyedge, v0000020fb014ad70_2, v0000020fb014ad70_3, v0000020fb014ad70_4, v0000020fb014ad70_5;
E_0000020fb00bf130/12 .event anyedge, v0000020fb014ad70_6, v0000020fb014ad70_7, v0000020fb014ad70_8, v0000020fb014ad70_9;
E_0000020fb00bf130/13 .event anyedge, v0000020fb014ad70_10, v0000020fb014ad70_11;
E_0000020fb00bf130 .event/or E_0000020fb00bf130/0, E_0000020fb00bf130/1, E_0000020fb00bf130/2, E_0000020fb00bf130/3, E_0000020fb00bf130/4, E_0000020fb00bf130/5, E_0000020fb00bf130/6, E_0000020fb00bf130/7, E_0000020fb00bf130/8, E_0000020fb00bf130/9, E_0000020fb00bf130/10, E_0000020fb00bf130/11, E_0000020fb00bf130/12, E_0000020fb00bf130/13;
L_0000020fb01d24f0 .extend/s 32, v0000020fb014bc70_12;
L_0000020fb01d35d0 .arith/mult 32, L_0000020fb01d24f0, L_0000020fb0175bf0;
L_0000020fb01d37b0 .extend/s 32, v0000020fb014ae10_12;
L_0000020fb01d28b0 .arith/mult 32, L_0000020fb01d37b0, L_0000020fb0175c38;
S_0000020fb01496b0 .scope module, "u_rot2" "cordic_rotator" 13 33, 9 1 0, S_0000020fb01499d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 16 "x_in";
    .port_info 3 /INPUT 16 "y_in";
    .port_info 4 /INPUT 16 "theta_in";
    .port_info 5 /OUTPUT 16 "x_out";
    .port_info 6 /OUTPUT 16 "y_out";
P_0000020fb00bf170 .param/l "WIDTH" 0 9 2, +C4<00000000000000000000000000010000>;
L_0000020fb005cd30 .functor BUFZ 1, v0000020fb016f950_0, C4<0>, C4<0>, C4<0>;
L_0000020fb005b670 .functor BUFZ 1, v0000020fb016af90_0, C4<0>, C4<0>, C4<0>;
v0000020fb014b4f0_0 .net/s *"_ivl_41", 31 0, L_0000020fb01d2a90;  1 drivers
L_0000020fb0175fe0 .functor BUFT 1, C4<00000000000000000000010011011011>, C4<0>, C4<0>, C4<0>;
v0000020fb014cb70_0 .net/2s *"_ivl_43", 31 0, L_0000020fb0175fe0;  1 drivers
v0000020fb014a410_0 .net/s *"_ivl_48", 31 0, L_0000020fb01d2f90;  1 drivers
L_0000020fb0176028 .functor BUFT 1, C4<00000000000000000000010011011011>, C4<0>, C4<0>, C4<0>;
v0000020fb014a9b0_0 .net/2s *"_ivl_50", 31 0, L_0000020fb0176028;  1 drivers
L_0000020fb0175c80 .functor BUFT 1, C4<0000011001001000>, C4<0>, C4<0>, C4<0>;
v0000020fb014b590 .array "atan_table", 11 0;
v0000020fb014b590_0 .net/s v0000020fb014b590 0, 15 0, L_0000020fb0175c80; 1 drivers
L_0000020fb0175cc8 .functor BUFT 1, C4<0000001110110101>, C4<0>, C4<0>, C4<0>;
v0000020fb014b590_1 .net/s v0000020fb014b590 1, 15 0, L_0000020fb0175cc8; 1 drivers
L_0000020fb0175d10 .functor BUFT 1, C4<0000000111110101>, C4<0>, C4<0>, C4<0>;
v0000020fb014b590_2 .net/s v0000020fb014b590 2, 15 0, L_0000020fb0175d10; 1 drivers
L_0000020fb0175d58 .functor BUFT 1, C4<0000000011111110>, C4<0>, C4<0>, C4<0>;
v0000020fb014b590_3 .net/s v0000020fb014b590 3, 15 0, L_0000020fb0175d58; 1 drivers
L_0000020fb0175da0 .functor BUFT 1, C4<0000000001111111>, C4<0>, C4<0>, C4<0>;
v0000020fb014b590_4 .net/s v0000020fb014b590 4, 15 0, L_0000020fb0175da0; 1 drivers
L_0000020fb0175de8 .functor BUFT 1, C4<0000000000111111>, C4<0>, C4<0>, C4<0>;
v0000020fb014b590_5 .net/s v0000020fb014b590 5, 15 0, L_0000020fb0175de8; 1 drivers
L_0000020fb0175e30 .functor BUFT 1, C4<0000000000011111>, C4<0>, C4<0>, C4<0>;
v0000020fb014b590_6 .net/s v0000020fb014b590 6, 15 0, L_0000020fb0175e30; 1 drivers
L_0000020fb0175e78 .functor BUFT 1, C4<0000000000001111>, C4<0>, C4<0>, C4<0>;
v0000020fb014b590_7 .net/s v0000020fb014b590 7, 15 0, L_0000020fb0175e78; 1 drivers
L_0000020fb0175ec0 .functor BUFT 1, C4<0000000000000111>, C4<0>, C4<0>, C4<0>;
v0000020fb014b590_8 .net/s v0000020fb014b590 8, 15 0, L_0000020fb0175ec0; 1 drivers
L_0000020fb0175f08 .functor BUFT 1, C4<0000000000000011>, C4<0>, C4<0>, C4<0>;
v0000020fb014b590_9 .net/s v0000020fb014b590 9, 15 0, L_0000020fb0175f08; 1 drivers
L_0000020fb0175f50 .functor BUFT 1, C4<0000000000000001>, C4<0>, C4<0>, C4<0>;
v0000020fb014b590_10 .net/s v0000020fb014b590 10, 15 0, L_0000020fb0175f50; 1 drivers
L_0000020fb0175f98 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020fb014b590_11 .net/s v0000020fb014b590 11, 15 0, L_0000020fb0175f98; 1 drivers
v0000020fb014a550_0 .net "clk", 0 0, v0000020fb016f950_0;  alias, 1 drivers
v0000020fb014a690_0 .net "clk_used", 0 0, L_0000020fb005cd30;  1 drivers
v0000020fb014a730_0 .var/i "i", 31 0;
v0000020fb014a7d0_0 .net "rst_n", 0 0, v0000020fb016af90_0;  alias, 1 drivers
v0000020fb0152160_0 .net "rstn_used", 0 0, L_0000020fb005b670;  1 drivers
v0000020fb0151c60_0 .net/s "theta_in", 15 0, L_0000020fb01d2e50;  alias, 1 drivers
v0000020fb0151580 .array/s "x", 12 0, 15 0;
v0000020fb01518a0_0 .net/s "x_in", 15 0, v0000020fb016e2d0_0;  alias, 1 drivers
v0000020fb0151d00_0 .var/s "x_out", 15 0;
v0000020fb01522a0_0 .net/s "x_scaled", 31 0, L_0000020fb01d2ef0;  1 drivers
v0000020fb0151940 .array/s "y", 12 0, 15 0;
v0000020fb0151440_0 .net/s "y_in", 15 0, v0000020fb016eeb0_0;  alias, 1 drivers
v0000020fb0151080_0 .var/s "y_out", 15 0;
v0000020fb0150e00_0 .net/s "y_scaled", 31 0, L_0000020fb01d3030;  1 drivers
v0000020fb0151800 .array/s "z", 12 0, 15 0;
E_0000020fb00bee30 .event anyedge, v0000020fb01522a0_0, v0000020fb0150e00_0;
v0000020fb0151800_0 .array/port v0000020fb0151800, 0;
E_0000020fb00bf3b0/0 .event anyedge, v0000020fb01518a0_0, v0000020fb0151440_0, v0000020fb014a4b0_0, v0000020fb0151800_0;
v0000020fb0151800_1 .array/port v0000020fb0151800, 1;
v0000020fb0151800_2 .array/port v0000020fb0151800, 2;
v0000020fb0151800_3 .array/port v0000020fb0151800, 3;
v0000020fb0151800_4 .array/port v0000020fb0151800, 4;
E_0000020fb00bf3b0/1 .event anyedge, v0000020fb0151800_1, v0000020fb0151800_2, v0000020fb0151800_3, v0000020fb0151800_4;
v0000020fb0151800_5 .array/port v0000020fb0151800, 5;
v0000020fb0151800_6 .array/port v0000020fb0151800, 6;
v0000020fb0151800_7 .array/port v0000020fb0151800, 7;
v0000020fb0151800_8 .array/port v0000020fb0151800, 8;
E_0000020fb00bf3b0/2 .event anyedge, v0000020fb0151800_5, v0000020fb0151800_6, v0000020fb0151800_7, v0000020fb0151800_8;
v0000020fb0151800_9 .array/port v0000020fb0151800, 9;
v0000020fb0151800_10 .array/port v0000020fb0151800, 10;
v0000020fb0151800_11 .array/port v0000020fb0151800, 11;
v0000020fb0151800_12 .array/port v0000020fb0151800, 12;
E_0000020fb00bf3b0/3 .event anyedge, v0000020fb0151800_9, v0000020fb0151800_10, v0000020fb0151800_11, v0000020fb0151800_12;
v0000020fb0151580_0 .array/port v0000020fb0151580, 0;
v0000020fb0151580_1 .array/port v0000020fb0151580, 1;
v0000020fb0151580_2 .array/port v0000020fb0151580, 2;
v0000020fb0151580_3 .array/port v0000020fb0151580, 3;
E_0000020fb00bf3b0/4 .event anyedge, v0000020fb0151580_0, v0000020fb0151580_1, v0000020fb0151580_2, v0000020fb0151580_3;
v0000020fb0151580_4 .array/port v0000020fb0151580, 4;
v0000020fb0151580_5 .array/port v0000020fb0151580, 5;
v0000020fb0151580_6 .array/port v0000020fb0151580, 6;
v0000020fb0151580_7 .array/port v0000020fb0151580, 7;
E_0000020fb00bf3b0/5 .event anyedge, v0000020fb0151580_4, v0000020fb0151580_5, v0000020fb0151580_6, v0000020fb0151580_7;
v0000020fb0151580_8 .array/port v0000020fb0151580, 8;
v0000020fb0151580_9 .array/port v0000020fb0151580, 9;
v0000020fb0151580_10 .array/port v0000020fb0151580, 10;
v0000020fb0151580_11 .array/port v0000020fb0151580, 11;
E_0000020fb00bf3b0/6 .event anyedge, v0000020fb0151580_8, v0000020fb0151580_9, v0000020fb0151580_10, v0000020fb0151580_11;
v0000020fb0151580_12 .array/port v0000020fb0151580, 12;
v0000020fb0151940_0 .array/port v0000020fb0151940, 0;
v0000020fb0151940_1 .array/port v0000020fb0151940, 1;
v0000020fb0151940_2 .array/port v0000020fb0151940, 2;
E_0000020fb00bf3b0/7 .event anyedge, v0000020fb0151580_12, v0000020fb0151940_0, v0000020fb0151940_1, v0000020fb0151940_2;
v0000020fb0151940_3 .array/port v0000020fb0151940, 3;
v0000020fb0151940_4 .array/port v0000020fb0151940, 4;
v0000020fb0151940_5 .array/port v0000020fb0151940, 5;
v0000020fb0151940_6 .array/port v0000020fb0151940, 6;
E_0000020fb00bf3b0/8 .event anyedge, v0000020fb0151940_3, v0000020fb0151940_4, v0000020fb0151940_5, v0000020fb0151940_6;
v0000020fb0151940_7 .array/port v0000020fb0151940, 7;
v0000020fb0151940_8 .array/port v0000020fb0151940, 8;
v0000020fb0151940_9 .array/port v0000020fb0151940, 9;
v0000020fb0151940_10 .array/port v0000020fb0151940, 10;
E_0000020fb00bf3b0/9 .event anyedge, v0000020fb0151940_7, v0000020fb0151940_8, v0000020fb0151940_9, v0000020fb0151940_10;
v0000020fb0151940_11 .array/port v0000020fb0151940, 11;
v0000020fb0151940_12 .array/port v0000020fb0151940, 12;
E_0000020fb00bf3b0/10 .event anyedge, v0000020fb0151940_11, v0000020fb0151940_12, v0000020fb014b590_0, v0000020fb014b590_1;
E_0000020fb00bf3b0/11 .event anyedge, v0000020fb014b590_2, v0000020fb014b590_3, v0000020fb014b590_4, v0000020fb014b590_5;
E_0000020fb00bf3b0/12 .event anyedge, v0000020fb014b590_6, v0000020fb014b590_7, v0000020fb014b590_8, v0000020fb014b590_9;
E_0000020fb00bf3b0/13 .event anyedge, v0000020fb014b590_10, v0000020fb014b590_11;
E_0000020fb00bf3b0 .event/or E_0000020fb00bf3b0/0, E_0000020fb00bf3b0/1, E_0000020fb00bf3b0/2, E_0000020fb00bf3b0/3, E_0000020fb00bf3b0/4, E_0000020fb00bf3b0/5, E_0000020fb00bf3b0/6, E_0000020fb00bf3b0/7, E_0000020fb00bf3b0/8, E_0000020fb00bf3b0/9, E_0000020fb00bf3b0/10, E_0000020fb00bf3b0/11, E_0000020fb00bf3b0/12, E_0000020fb00bf3b0/13;
L_0000020fb01d2a90 .extend/s 32, v0000020fb0151580_12;
L_0000020fb01d2ef0 .arith/mult 32, L_0000020fb01d2a90, L_0000020fb0175fe0;
L_0000020fb01d2f90 .extend/s 32, v0000020fb0151940_12;
L_0000020fb01d3030 .arith/mult 32, L_0000020fb01d2f90, L_0000020fb0176028;
S_0000020fb0148a30 .scope module, "u_sync" "sync_block" 4 47, 14 6 0, S_0000020faff57780;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "in_valid";
    .port_info 3 /INPUT 16 "in1_re";
    .port_info 4 /INPUT 16 "in1_im";
    .port_info 5 /INPUT 16 "in2_re";
    .port_info 6 /INPUT 16 "in2_im";
    .port_info 7 /OUTPUT 1 "out_valid";
    .port_info 8 /OUTPUT 1 "symbol_start";
    .port_info 9 /OUTPUT 16 "out1_re";
    .port_info 10 /OUTPUT 16 "out1_im";
    .port_info 11 /OUTPUT 16 "out2_re";
    .port_info 12 /OUTPUT 16 "out2_im";
    .port_info 13 /OUTPUT 5 "dbg_best_idx";
P_0000020fafee80b0 .param/l "BUF_LEN" 1 14 27, +C4<00000000000000000000000000000000000000000000000000000000001100000>;
P_0000020fafee80e8 .param/l "DATA_W" 0 14 7, +C4<00000000000000000000000000010000>;
P_0000020fafee8120 .param/l "NCP" 0 14 9, +C4<00000000000000000000000000010000>;
P_0000020fafee8158 .param/l "NFFT" 0 14 8, +C4<00000000000000000000000001000000>;
P_0000020fafee8190 .param/l "SEARCH_MAX" 1 14 40, +C4<0000000000000000000000000000000000000000000000000000000000000010000>;
P_0000020fafee81c8 .param/l "SYM_LEN" 1 14 28, +C4<000000000000000000000000001010000>;
P_0000020fafee8200 .param/l "S_CORR" 1 14 58, C4<010>;
P_0000020fafee8238 .param/l "S_FILL" 1 14 57, C4<001>;
P_0000020fafee8270 .param/l "S_IDLE" 1 14 56, C4<000>;
P_0000020fafee82a8 .param/l "S_STREAM" 1 14 59, C4<011>;
L_0000020fb005b980 .functor BUFZ 5, v0000020fb0152890_0, C4<00000>, C4<00000>, C4<00000>;
L_0000020fb005bad0 .functor BUFZ 16, L_0000020fb016a130, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0000020fb005c1d0 .functor BUFZ 16, L_0000020fb016a1d0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0000020fb005c080 .functor BUFZ 16, L_0000020fb016ac70, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0000020fb005b830 .functor BUFZ 16, L_0000020fb01694b0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0000020fb005c240 .functor BUFZ 16, L_0000020fb016a6d0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0000020fb005ccc0 .functor BUFZ 16, L_0000020fb016b170, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0000020fb005b600 .functor BUFZ 16, L_0000020fb01697d0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0000020fb005bb40 .functor BUFZ 16, L_0000020fb0169e10, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0000020fb0175140 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020fb0151620_0 .net *"_ivl_101", 26 0, L_0000020fb0175140;  1 drivers
v0000020fb01516c0_0 .net *"_ivl_102", 31 0, L_0000020fb016b490;  1 drivers
L_0000020fb0175188 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020fb0151ee0_0 .net *"_ivl_105", 26 0, L_0000020fb0175188;  1 drivers
v0000020fb0152020_0 .net *"_ivl_106", 31 0, L_0000020fb016a950;  1 drivers
L_0000020fb01751d0 .functor BUFT 1, C4<00000000000000000000000001000000>, C4<0>, C4<0>, C4<0>;
v0000020fb01520c0_0 .net/2u *"_ivl_108", 31 0, L_0000020fb01751d0;  1 drivers
v0000020fb0151760_0 .net *"_ivl_110", 31 0, L_0000020fb016a4f0;  1 drivers
v0000020fb014ef60_0 .net/s *"_ivl_114", 31 0, L_0000020fb0169eb0;  1 drivers
v0000020fb0150900_0 .net/s *"_ivl_116", 31 0, L_0000020fb016b530;  1 drivers
v0000020fb014f780_0 .net/s *"_ivl_119", 31 0, L_0000020fb0169f50;  1 drivers
v0000020fb014fbe0_0 .net *"_ivl_12", 15 0, L_0000020fb016a1d0;  1 drivers
v0000020fb014f3c0_0 .net/s *"_ivl_120", 31 0, L_0000020fb016ab30;  1 drivers
v0000020fb01505e0_0 .net/s *"_ivl_122", 31 0, L_0000020fb016ad10;  1 drivers
v0000020fb014f320_0 .net/s *"_ivl_125", 31 0, L_0000020fb016a270;  1 drivers
v0000020fb014eec0_0 .net/s *"_ivl_128", 31 0, L_0000020fb016adb0;  1 drivers
v0000020fb014f6e0_0 .net/s *"_ivl_130", 31 0, L_0000020fb016c930;  1 drivers
v0000020fb014f460_0 .net/s *"_ivl_133", 31 0, L_0000020fb016d330;  1 drivers
v0000020fb014eb00_0 .net/s *"_ivl_134", 31 0, L_0000020fb016cf70;  1 drivers
v0000020fb014ff00_0 .net/s *"_ivl_136", 31 0, L_0000020fb016d3d0;  1 drivers
v0000020fb0150540_0 .net/s *"_ivl_139", 31 0, L_0000020fb016bb70;  1 drivers
v0000020fb0150b80_0 .net *"_ivl_14", 4 0, L_0000020fb01692d0;  1 drivers
v0000020fb014f140_0 .net/s *"_ivl_142", 31 0, L_0000020fb016d470;  1 drivers
v0000020fb014f820_0 .net/s *"_ivl_144", 31 0, L_0000020fb016d8d0;  1 drivers
v0000020fb01504a0_0 .net/s *"_ivl_147", 31 0, L_0000020fb016c070;  1 drivers
v0000020fb014e880_0 .net/s *"_ivl_148", 31 0, L_0000020fb016dbf0;  1 drivers
v0000020fb0150680_0 .net/s *"_ivl_150", 31 0, L_0000020fb016b850;  1 drivers
v0000020fb014faa0_0 .net/s *"_ivl_153", 31 0, L_0000020fb016bf30;  1 drivers
v0000020fb014ed80_0 .net/s *"_ivl_156", 31 0, L_0000020fb016c750;  1 drivers
v0000020fb0150360_0 .net/s *"_ivl_158", 31 0, L_0000020fb016be90;  1 drivers
v0000020fb014f280_0 .net *"_ivl_16", 7 0, L_0000020fb016b0d0;  1 drivers
v0000020fb0150720_0 .net/s *"_ivl_161", 31 0, L_0000020fb016c6b0;  1 drivers
v0000020fb014fc80_0 .net/s *"_ivl_162", 31 0, L_0000020fb016c1b0;  1 drivers
v0000020fb014f8c0_0 .net/s *"_ivl_164", 31 0, L_0000020fb016c4d0;  1 drivers
v0000020fb014f1e0_0 .net/s *"_ivl_167", 31 0, L_0000020fb016cd90;  1 drivers
v0000020fb014ee20_0 .net/s *"_ivl_170", 32 0, L_0000020fb016b8f0;  1 drivers
v0000020fb014f500_0 .net/s *"_ivl_172", 32 0, L_0000020fb016dc90;  1 drivers
v0000020fb01507c0_0 .net/s *"_ivl_176", 32 0, L_0000020fb016c890;  1 drivers
v0000020fb014f5a0_0 .net/s *"_ivl_178", 32 0, L_0000020fb016d830;  1 drivers
v0000020fb014f640_0 .net *"_ivl_183", 0 0, L_0000020fb016d5b0;  1 drivers
v0000020fb0150860_0 .net *"_ivl_184", 14 0, L_0000020fb016d150;  1 drivers
v0000020fb014f960_0 .net *"_ivl_186", 47 0, L_0000020fb016bdf0;  1 drivers
L_0000020fb0174de0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000020fb01509a0_0 .net *"_ivl_19", 2 0, L_0000020fb0174de0;  1 drivers
v0000020fb0150400_0 .net *"_ivl_191", 0 0, L_0000020fb016c7f0;  1 drivers
v0000020fb014e600_0 .net *"_ivl_192", 14 0, L_0000020fb016c430;  1 drivers
v0000020fb01500e0_0 .net *"_ivl_194", 47 0, L_0000020fb016d650;  1 drivers
v0000020fb014fa00_0 .net/s *"_ivl_198", 95 0, L_0000020fb016c9d0;  1 drivers
v0000020fb014f000_0 .net *"_ivl_2", 15 0, L_0000020fb016a130;  1 drivers
v0000020fb014ea60_0 .net/s *"_ivl_200", 95 0, L_0000020fb016c250;  1 drivers
v0000020fb014f0a0_0 .net/s *"_ivl_203", 95 0, L_0000020fb016d290;  1 drivers
v0000020fb014fb40_0 .net/s *"_ivl_204", 95 0, L_0000020fb016d6f0;  1 drivers
v0000020fb014e920_0 .net/s *"_ivl_206", 95 0, L_0000020fb016bfd0;  1 drivers
v0000020fb0150a40_0 .net/s *"_ivl_209", 95 0, L_0000020fb016d790;  1 drivers
L_0000020fb0175218 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020fb014ffa0_0 .net/2u *"_ivl_212", 0 0, L_0000020fb0175218;  1 drivers
v0000020fb0150040_0 .net *"_ivl_214", 96 0, L_0000020fb016ce30;  1 drivers
L_0000020fb0175260 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020fb014ec40_0 .net/2u *"_ivl_216", 0 0, L_0000020fb0175260;  1 drivers
v0000020fb014fd20_0 .net *"_ivl_218", 95 0, L_0000020fb016da10;  1 drivers
v0000020fb014e740_0 .net *"_ivl_22", 15 0, L_0000020fb016ac70;  1 drivers
v0000020fb014fdc0_0 .net *"_ivl_220", 5 0, L_0000020fb016cb10;  1 drivers
L_0000020fb01752a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020fb014fe60_0 .net *"_ivl_223", 0 0, L_0000020fb01752a8;  1 drivers
v0000020fb0150180_0 .net *"_ivl_224", 96 0, L_0000020fb016c390;  1 drivers
v0000020fb0150220_0 .net *"_ivl_228", 95 0, L_0000020fb016c570;  1 drivers
v0000020fb014eba0_0 .net *"_ivl_230", 5 0, L_0000020fb016dd30;  1 drivers
L_0000020fb01752f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020fb01502c0_0 .net *"_ivl_233", 0 0, L_0000020fb01752f0;  1 drivers
v0000020fb0150ae0_0 .net *"_ivl_234", 96 0, L_0000020fb016b990;  1 drivers
L_0000020fb0175338 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020fb014e420_0 .net *"_ivl_237", 0 0, L_0000020fb0175338;  1 drivers
v0000020fb014e9c0_0 .net *"_ivl_238", 96 0, L_0000020fb016b710;  1 drivers
v0000020fb014e4c0_0 .net *"_ivl_24", 31 0, L_0000020fb0169370;  1 drivers
v0000020fb014ece0_0 .net *"_ivl_240", 92 0, L_0000020fb016b5d0;  1 drivers
L_0000020fb0175380 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0000020fb014e560_0 .net *"_ivl_242", 3 0, L_0000020fb0175380;  1 drivers
v0000020fb014e6a0_0 .net *"_ivl_244", 96 0, L_0000020fb016c610;  1 drivers
L_0000020fb0174e28 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020fb014e7e0_0 .net *"_ivl_27", 26 0, L_0000020fb0174e28;  1 drivers
v0000020fb0153bf0_0 .net *"_ivl_28", 31 0, L_0000020fb0169910;  1 drivers
L_0000020fb0174e70 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020fb0153290_0 .net *"_ivl_31", 26 0, L_0000020fb0174e70;  1 drivers
v0000020fb0154050_0 .net *"_ivl_32", 31 0, L_0000020fb0169410;  1 drivers
L_0000020fb0174eb8 .functor BUFT 1, C4<00000000000000000000000001000000>, C4<0>, C4<0>, C4<0>;
v0000020fb0153790_0 .net/2u *"_ivl_34", 31 0, L_0000020fb0174eb8;  1 drivers
v0000020fb01536f0_0 .net *"_ivl_36", 31 0, L_0000020fb016aa90;  1 drivers
v0000020fb01549b0_0 .net *"_ivl_4", 4 0, L_0000020fb016aef0;  1 drivers
v0000020fb01538d0_0 .net *"_ivl_40", 15 0, L_0000020fb01694b0;  1 drivers
v0000020fb0153330_0 .net *"_ivl_42", 31 0, L_0000020fb0169c30;  1 drivers
L_0000020fb0174f00 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020fb01531f0_0 .net *"_ivl_45", 26 0, L_0000020fb0174f00;  1 drivers
v0000020fb0154910_0 .net *"_ivl_46", 31 0, L_0000020fb0169550;  1 drivers
L_0000020fb0174f48 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020fb01524d0_0 .net *"_ivl_49", 26 0, L_0000020fb0174f48;  1 drivers
v0000020fb0152430_0 .net *"_ivl_50", 31 0, L_0000020fb0169ff0;  1 drivers
L_0000020fb0174f90 .functor BUFT 1, C4<00000000000000000000000001000000>, C4<0>, C4<0>, C4<0>;
v0000020fb0153c90_0 .net/2u *"_ivl_52", 31 0, L_0000020fb0174f90;  1 drivers
v0000020fb0152570_0 .net *"_ivl_54", 31 0, L_0000020fb01695f0;  1 drivers
v0000020fb0152610_0 .net *"_ivl_58", 15 0, L_0000020fb016a6d0;  1 drivers
v0000020fb0153010_0 .net *"_ivl_6", 7 0, L_0000020fb016a090;  1 drivers
v0000020fb0152930_0 .net *"_ivl_60", 4 0, L_0000020fb0169730;  1 drivers
v0000020fb01540f0_0 .net *"_ivl_62", 7 0, L_0000020fb016a590;  1 drivers
L_0000020fb0174fd8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000020fb01547d0_0 .net *"_ivl_65", 2 0, L_0000020fb0174fd8;  1 drivers
v0000020fb0152d90_0 .net *"_ivl_68", 15 0, L_0000020fb016b170;  1 drivers
v0000020fb0153b50_0 .net *"_ivl_70", 4 0, L_0000020fb016a810;  1 drivers
v0000020fb0154a50_0 .net *"_ivl_72", 7 0, L_0000020fb0169d70;  1 drivers
L_0000020fb0175020 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000020fb0154370_0 .net *"_ivl_75", 2 0, L_0000020fb0175020;  1 drivers
v0000020fb0153470_0 .net *"_ivl_78", 15 0, L_0000020fb01697d0;  1 drivers
v0000020fb0154b90_0 .net *"_ivl_80", 31 0, L_0000020fb0169870;  1 drivers
L_0000020fb0175068 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020fb0154190_0 .net *"_ivl_83", 26 0, L_0000020fb0175068;  1 drivers
v0000020fb0152a70_0 .net *"_ivl_84", 31 0, L_0000020fb01699b0;  1 drivers
L_0000020fb01750b0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020fb0153970_0 .net *"_ivl_87", 26 0, L_0000020fb01750b0;  1 drivers
v0000020fb0154230_0 .net *"_ivl_88", 31 0, L_0000020fb0169a50;  1 drivers
L_0000020fb0174d98 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000020fb0153d30_0 .net *"_ivl_9", 2 0, L_0000020fb0174d98;  1 drivers
L_0000020fb01750f8 .functor BUFT 1, C4<00000000000000000000000001000000>, C4<0>, C4<0>, C4<0>;
v0000020fb01533d0_0 .net/2u *"_ivl_90", 31 0, L_0000020fb01750f8;  1 drivers
v0000020fb01542d0_0 .net *"_ivl_92", 31 0, L_0000020fb0169b90;  1 drivers
v0000020fb0153830_0 .net *"_ivl_96", 15 0, L_0000020fb0169e10;  1 drivers
v0000020fb0153a10_0 .net *"_ivl_98", 31 0, L_0000020fb016b3f0;  1 drivers
v0000020fb0154af0_0 .net/s "a1_im", 15 0, L_0000020fb005c1d0;  1 drivers
v0000020fb0153ab0_0 .net/s "a1_re", 15 0, L_0000020fb005bad0;  1 drivers
v0000020fb0153510_0 .net/s "a2_im", 15 0, L_0000020fb005ccc0;  1 drivers
v0000020fb01535b0_0 .net/s "a2_re", 15 0, L_0000020fb005c240;  1 drivers
v0000020fb01526b0_0 .net/s "b1_im", 15 0, L_0000020fb005b830;  1 drivers
v0000020fb0152750_0 .net/s "b1_re", 15 0, L_0000020fb005c080;  1 drivers
v0000020fb01527f0_0 .net/s "b2_im", 15 0, L_0000020fb005bb40;  1 drivers
v0000020fb0153dd0_0 .net/s "b2_re", 15 0, L_0000020fb005b600;  1 drivers
v0000020fb0152890_0 .var "best_idx", 4 0;
v0000020fb01529d0_0 .var "best_metric", 95 0;
v0000020fb01530b0 .array/s "buf1_im", 95 0, 15 0;
v0000020fb0152b10 .array/s "buf1_re", 95 0, 15 0;
v0000020fb0153fb0 .array/s "buf2_im", 95 0, 15 0;
v0000020fb0154410 .array/s "buf2_re", 95 0, 15 0;
v0000020fb0152bb0_0 .net "clk", 0 0, v0000020fb016f950_0;  alias, 1 drivers
v0000020fb0154870_0 .net "dbg_best_idx", 4 0, L_0000020fb005b980;  1 drivers
v0000020fb0152e30_0 .net "ema_candidate", 95 0, L_0000020fb016ba30;  1 drivers
v0000020fb0153e70_0 .net/s "ema_diff", 96 0, L_0000020fb016c110;  1 drivers
v0000020fb0152c50_0 .var "fill_cnt", 6 0;
v0000020fb0153f10_0 .var "i_idx", 4 0;
v0000020fb0154690_0 .net/s "in1_im", 15 0, v0000020fb016fef0_0;  alias, 1 drivers
v0000020fb0153650_0 .net/s "in1_re", 15 0, v0000020fb016f810_0;  alias, 1 drivers
v0000020fb0152cf0_0 .net/s "in2_im", 15 0, v0000020fb016dfb0_0;  alias, 1 drivers
v0000020fb0152ed0_0 .net/s "in2_re", 15 0, v0000020fb016fb30_0;  alias, 1 drivers
v0000020fb0152f70_0 .net "in_valid", 0 0, v0000020fb0169230_0;  alias, 1 drivers
v0000020fb0153150_0 .var/i "j", 31 0;
v0000020fb01544b0_0 .var "m_idx", 4 0;
v0000020fb0154550 .array "metric_ema", 16 0, 95 0;
v0000020fb01545f0_0 .net "metric_next", 95 0, L_0000020fb016d970;  1 drivers
v0000020fb0154730_0 .var/s "out1_im", 15 0;
v0000020fb01560d0_0 .var/s "out1_re", 15 0;
v0000020fb01554f0_0 .var/s "out2_im", 15 0;
v0000020fb0155d10_0 .var/s "out2_re", 15 0;
v0000020fb0155130_0 .var "out_idx", 6 0;
v0000020fb01553b0_0 .var "out_valid", 0 0;
v0000020fb0155ef0_0 .net/s "p1_im", 31 0, L_0000020fb016db50;  1 drivers
v0000020fb0154eb0_0 .net/s "p1_re", 31 0, L_0000020fb016a310;  1 drivers
v0000020fb0155f90_0 .net/s "p2_im", 31 0, L_0000020fb016d510;  1 drivers
v0000020fb01558b0_0 .net/s "p2_re", 31 0, L_0000020fb016c2f0;  1 drivers
v0000020fb01551d0_0 .net/s "p_im", 32 0, L_0000020fb016bd50;  1 drivers
v0000020fb0155db0_0 .net/s "p_re", 32 0, L_0000020fb016dab0;  1 drivers
v0000020fb0155450_0 .net "rst_n", 0 0, v0000020fb016af90_0;  alias, 1 drivers
v0000020fb0156030_0 .var "state", 2 0;
v0000020fb0155270_0 .var/s "sum_im", 47 0;
v0000020fb0155bd0_0 .net/s "sum_im_next", 47 0, L_0000020fb016ca70;  1 drivers
v0000020fb0155590_0 .var/s "sum_re", 47 0;
v0000020fb0156170_0 .net/s "sum_re_next", 47 0, L_0000020fb016d1f0;  1 drivers
v0000020fb0155770_0 .var "symbol_start", 0 0;
L_0000020fb016a130 .array/port v0000020fb0152b10, L_0000020fb016a090;
L_0000020fb016aef0 .arith/sum 5, v0000020fb01544b0_0, v0000020fb0153f10_0;
L_0000020fb016a090 .concat [ 5 3 0 0], L_0000020fb016aef0, L_0000020fb0174d98;
L_0000020fb016a1d0 .array/port v0000020fb01530b0, L_0000020fb016b0d0;
L_0000020fb01692d0 .arith/sum 5, v0000020fb01544b0_0, v0000020fb0153f10_0;
L_0000020fb016b0d0 .concat [ 5 3 0 0], L_0000020fb01692d0, L_0000020fb0174de0;
L_0000020fb016ac70 .array/port v0000020fb0152b10, L_0000020fb016aa90;
L_0000020fb0169370 .concat [ 5 27 0 0], v0000020fb01544b0_0, L_0000020fb0174e28;
L_0000020fb0169910 .concat [ 5 27 0 0], v0000020fb0153f10_0, L_0000020fb0174e70;
L_0000020fb0169410 .arith/sum 32, L_0000020fb0169370, L_0000020fb0169910;
L_0000020fb016aa90 .arith/sum 32, L_0000020fb0169410, L_0000020fb0174eb8;
L_0000020fb01694b0 .array/port v0000020fb01530b0, L_0000020fb01695f0;
L_0000020fb0169c30 .concat [ 5 27 0 0], v0000020fb01544b0_0, L_0000020fb0174f00;
L_0000020fb0169550 .concat [ 5 27 0 0], v0000020fb0153f10_0, L_0000020fb0174f48;
L_0000020fb0169ff0 .arith/sum 32, L_0000020fb0169c30, L_0000020fb0169550;
L_0000020fb01695f0 .arith/sum 32, L_0000020fb0169ff0, L_0000020fb0174f90;
L_0000020fb016a6d0 .array/port v0000020fb0154410, L_0000020fb016a590;
L_0000020fb0169730 .arith/sum 5, v0000020fb01544b0_0, v0000020fb0153f10_0;
L_0000020fb016a590 .concat [ 5 3 0 0], L_0000020fb0169730, L_0000020fb0174fd8;
L_0000020fb016b170 .array/port v0000020fb0153fb0, L_0000020fb0169d70;
L_0000020fb016a810 .arith/sum 5, v0000020fb01544b0_0, v0000020fb0153f10_0;
L_0000020fb0169d70 .concat [ 5 3 0 0], L_0000020fb016a810, L_0000020fb0175020;
L_0000020fb01697d0 .array/port v0000020fb0154410, L_0000020fb0169b90;
L_0000020fb0169870 .concat [ 5 27 0 0], v0000020fb01544b0_0, L_0000020fb0175068;
L_0000020fb01699b0 .concat [ 5 27 0 0], v0000020fb0153f10_0, L_0000020fb01750b0;
L_0000020fb0169a50 .arith/sum 32, L_0000020fb0169870, L_0000020fb01699b0;
L_0000020fb0169b90 .arith/sum 32, L_0000020fb0169a50, L_0000020fb01750f8;
L_0000020fb0169e10 .array/port v0000020fb0153fb0, L_0000020fb016a4f0;
L_0000020fb016b3f0 .concat [ 5 27 0 0], v0000020fb01544b0_0, L_0000020fb0175140;
L_0000020fb016b490 .concat [ 5 27 0 0], v0000020fb0153f10_0, L_0000020fb0175188;
L_0000020fb016a950 .arith/sum 32, L_0000020fb016b3f0, L_0000020fb016b490;
L_0000020fb016a4f0 .arith/sum 32, L_0000020fb016a950, L_0000020fb01751d0;
L_0000020fb0169eb0 .extend/s 32, L_0000020fb005bad0;
L_0000020fb016b530 .extend/s 32, L_0000020fb005c080;
L_0000020fb0169f50 .arith/mult 32, L_0000020fb0169eb0, L_0000020fb016b530;
L_0000020fb016ab30 .extend/s 32, L_0000020fb005c1d0;
L_0000020fb016ad10 .extend/s 32, L_0000020fb005b830;
L_0000020fb016a270 .arith/mult 32, L_0000020fb016ab30, L_0000020fb016ad10;
L_0000020fb016a310 .arith/sum 32, L_0000020fb0169f50, L_0000020fb016a270;
L_0000020fb016adb0 .extend/s 32, L_0000020fb005c1d0;
L_0000020fb016c930 .extend/s 32, L_0000020fb005c080;
L_0000020fb016d330 .arith/mult 32, L_0000020fb016adb0, L_0000020fb016c930;
L_0000020fb016cf70 .extend/s 32, L_0000020fb005bad0;
L_0000020fb016d3d0 .extend/s 32, L_0000020fb005b830;
L_0000020fb016bb70 .arith/mult 32, L_0000020fb016cf70, L_0000020fb016d3d0;
L_0000020fb016db50 .arith/sub 32, L_0000020fb016d330, L_0000020fb016bb70;
L_0000020fb016d470 .extend/s 32, L_0000020fb005c240;
L_0000020fb016d8d0 .extend/s 32, L_0000020fb005b600;
L_0000020fb016c070 .arith/mult 32, L_0000020fb016d470, L_0000020fb016d8d0;
L_0000020fb016dbf0 .extend/s 32, L_0000020fb005ccc0;
L_0000020fb016b850 .extend/s 32, L_0000020fb005bb40;
L_0000020fb016bf30 .arith/mult 32, L_0000020fb016dbf0, L_0000020fb016b850;
L_0000020fb016c2f0 .arith/sum 32, L_0000020fb016c070, L_0000020fb016bf30;
L_0000020fb016c750 .extend/s 32, L_0000020fb005ccc0;
L_0000020fb016be90 .extend/s 32, L_0000020fb005b600;
L_0000020fb016c6b0 .arith/mult 32, L_0000020fb016c750, L_0000020fb016be90;
L_0000020fb016c1b0 .extend/s 32, L_0000020fb005c240;
L_0000020fb016c4d0 .extend/s 32, L_0000020fb005bb40;
L_0000020fb016cd90 .arith/mult 32, L_0000020fb016c1b0, L_0000020fb016c4d0;
L_0000020fb016d510 .arith/sub 32, L_0000020fb016c6b0, L_0000020fb016cd90;
L_0000020fb016b8f0 .extend/s 33, L_0000020fb016a310;
L_0000020fb016dc90 .extend/s 33, L_0000020fb016c2f0;
L_0000020fb016dab0 .arith/sum 33, L_0000020fb016b8f0, L_0000020fb016dc90;
L_0000020fb016c890 .extend/s 33, L_0000020fb016db50;
L_0000020fb016d830 .extend/s 33, L_0000020fb016d510;
L_0000020fb016bd50 .arith/sum 33, L_0000020fb016c890, L_0000020fb016d830;
L_0000020fb016d5b0 .part L_0000020fb016dab0, 32, 1;
LS_0000020fb016d150_0_0 .concat [ 1 1 1 1], L_0000020fb016d5b0, L_0000020fb016d5b0, L_0000020fb016d5b0, L_0000020fb016d5b0;
LS_0000020fb016d150_0_4 .concat [ 1 1 1 1], L_0000020fb016d5b0, L_0000020fb016d5b0, L_0000020fb016d5b0, L_0000020fb016d5b0;
LS_0000020fb016d150_0_8 .concat [ 1 1 1 1], L_0000020fb016d5b0, L_0000020fb016d5b0, L_0000020fb016d5b0, L_0000020fb016d5b0;
LS_0000020fb016d150_0_12 .concat [ 1 1 1 0], L_0000020fb016d5b0, L_0000020fb016d5b0, L_0000020fb016d5b0;
L_0000020fb016d150 .concat [ 4 4 4 3], LS_0000020fb016d150_0_0, LS_0000020fb016d150_0_4, LS_0000020fb016d150_0_8, LS_0000020fb016d150_0_12;
L_0000020fb016bdf0 .concat [ 33 15 0 0], L_0000020fb016dab0, L_0000020fb016d150;
L_0000020fb016d1f0 .arith/sum 48, v0000020fb0155590_0, L_0000020fb016bdf0;
L_0000020fb016c7f0 .part L_0000020fb016bd50, 32, 1;
LS_0000020fb016c430_0_0 .concat [ 1 1 1 1], L_0000020fb016c7f0, L_0000020fb016c7f0, L_0000020fb016c7f0, L_0000020fb016c7f0;
LS_0000020fb016c430_0_4 .concat [ 1 1 1 1], L_0000020fb016c7f0, L_0000020fb016c7f0, L_0000020fb016c7f0, L_0000020fb016c7f0;
LS_0000020fb016c430_0_8 .concat [ 1 1 1 1], L_0000020fb016c7f0, L_0000020fb016c7f0, L_0000020fb016c7f0, L_0000020fb016c7f0;
LS_0000020fb016c430_0_12 .concat [ 1 1 1 0], L_0000020fb016c7f0, L_0000020fb016c7f0, L_0000020fb016c7f0;
L_0000020fb016c430 .concat [ 4 4 4 3], LS_0000020fb016c430_0_0, LS_0000020fb016c430_0_4, LS_0000020fb016c430_0_8, LS_0000020fb016c430_0_12;
L_0000020fb016d650 .concat [ 33 15 0 0], L_0000020fb016bd50, L_0000020fb016c430;
L_0000020fb016ca70 .arith/sum 48, v0000020fb0155270_0, L_0000020fb016d650;
L_0000020fb016c9d0 .extend/s 96, L_0000020fb016d1f0;
L_0000020fb016c250 .extend/s 96, L_0000020fb016d1f0;
L_0000020fb016d290 .arith/mult 96, L_0000020fb016c9d0, L_0000020fb016c250;
L_0000020fb016d6f0 .extend/s 96, L_0000020fb016ca70;
L_0000020fb016bfd0 .extend/s 96, L_0000020fb016ca70;
L_0000020fb016d790 .arith/mult 96, L_0000020fb016d6f0, L_0000020fb016bfd0;
L_0000020fb016d970 .arith/sum 96, L_0000020fb016d290, L_0000020fb016d790;
L_0000020fb016ce30 .concat [ 96 1 0 0], L_0000020fb016d970, L_0000020fb0175218;
L_0000020fb016da10 .array/port v0000020fb0154550, L_0000020fb016cb10;
L_0000020fb016cb10 .concat [ 5 1 0 0], v0000020fb01544b0_0, L_0000020fb01752a8;
L_0000020fb016c390 .concat [ 96 1 0 0], L_0000020fb016da10, L_0000020fb0175260;
L_0000020fb016c110 .arith/sub 97, L_0000020fb016ce30, L_0000020fb016c390;
L_0000020fb016c570 .array/port v0000020fb0154550, L_0000020fb016dd30;
L_0000020fb016dd30 .concat [ 5 1 0 0], v0000020fb01544b0_0, L_0000020fb01752f0;
L_0000020fb016b990 .concat [ 96 1 0 0], L_0000020fb016c570, L_0000020fb0175338;
L_0000020fb016b5d0 .part L_0000020fb016c110, 4, 93;
L_0000020fb016b710 .concat [ 93 4 0 0], L_0000020fb016b5d0, L_0000020fb0175380;
L_0000020fb016c610 .arith/sum 97, L_0000020fb016b990, L_0000020fb016b710;
L_0000020fb016ba30 .part L_0000020fb016c610, 0, 96;
S_0000020fb0148bc0 .scope module, "u_zf" "mimo_zf_2x2" 4 441, 15 1 0, S_0000020faff57780;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "in_valid";
    .port_info 3 /INPUT 16 "Y1_re";
    .port_info 4 /INPUT 16 "Y1_im";
    .port_info 5 /INPUT 16 "Y2_re";
    .port_info 6 /INPUT 16 "Y2_im";
    .port_info 7 /INPUT 16 "h00_re";
    .port_info 8 /INPUT 16 "h00_im";
    .port_info 9 /INPUT 16 "h01_re";
    .port_info 10 /INPUT 16 "h01_im";
    .port_info 11 /INPUT 16 "h10_re";
    .port_info 12 /INPUT 16 "h10_im";
    .port_info 13 /INPUT 16 "h11_re";
    .port_info 14 /INPUT 16 "h11_im";
    .port_info 15 /OUTPUT 1 "out_valid";
    .port_info 16 /OUTPUT 16 "X1_re";
    .port_info 17 /OUTPUT 16 "X1_im";
    .port_info 18 /OUTPUT 16 "X2_re";
    .port_info 19 /OUTPUT 16 "X2_im";
P_0000020fafacc970 .param/l "DATA_W" 0 15 2, +C4<00000000000000000000000000010000>;
P_0000020fafacc9a8 .param/l "FRAC" 0 15 3, +C4<00000000000000000000000000001011>;
v0000020fb015bd30_0 .var/s "X1_im", 15 0;
v0000020fb015c870_0 .var/s "X1_re", 15 0;
v0000020fb015b650_0 .var/s "X2_im", 15 0;
v0000020fb015c370_0 .var/s "X2_re", 15 0;
v0000020fb015cf50_0 .net/s "Y1_im", 15 0, v0000020fb015ed50_0;  1 drivers
v0000020fb015c690_0 .net/s "Y1_re", 15 0, v0000020fb015f610_0;  1 drivers
v0000020fb015c730_0 .net/s "Y2_im", 15 0, v0000020fb015fc50_0;  1 drivers
v0000020fb015b790_0 .net/s "Y2_re", 15 0, v0000020fb0160ab0_0;  1 drivers
v0000020fb015c550_0 .net "clk", 0 0, v0000020fb016f950_0;  alias, 1 drivers
v0000020fb015ce10_0 .net/s "h00_im", 15 0, v0000020fb0170ad0_0;  alias, 1 drivers
v0000020fb015bc90_0 .net/s "h00_re", 15 0, v0000020fb0170990_0;  alias, 1 drivers
v0000020fb015b8d0_0 .net/s "h01_im", 15 0, v0000020fb01705d0_0;  alias, 1 drivers
v0000020fb015ba10_0 .net/s "h01_re", 15 0, v0000020fb0170c10_0;  alias, 1 drivers
v0000020fb015bbf0_0 .net/s "h10_im", 15 0, v0000020fb01708f0_0;  alias, 1 drivers
v0000020fb015bdd0_0 .net/s "h10_re", 15 0, v0000020fb0170670_0;  alias, 1 drivers
v0000020fb015ca50_0 .net/s "h11_im", 15 0, v0000020fb0170cb0_0;  alias, 1 drivers
v0000020fb015cc30_0 .net/s "h11_re", 15 0, v0000020fb0170710_0;  alias, 1 drivers
v0000020fb015c050_0 .net "in_valid", 0 0, v0000020fb01608d0_0;  1 drivers
v0000020fb015bfb0_0 .var "out_valid", 0 0;
v0000020fb015c410_0 .net/s "p00_im", 15 0, v0000020fb015a1b0_0;  1 drivers
v0000020fb015caf0_0 .net/s "p00_re", 15 0, v0000020fb015a9d0_0;  1 drivers
v0000020fb015d310_0 .net/s "p01_im", 15 0, v0000020fb015ad90_0;  1 drivers
v0000020fb015cb90_0 .net/s "p01_re", 15 0, v0000020fb015a110_0;  1 drivers
v0000020fb015ccd0_0 .net/s "p10_im", 15 0, v0000020fb015bf10_0;  1 drivers
v0000020fb015d090_0 .net/s "p10_re", 15 0, v0000020fb015d8b0_0;  1 drivers
v0000020fb015d1d0_0 .net/s "p11_im", 15 0, v0000020fb015bab0_0;  1 drivers
v0000020fb015d450_0 .net/s "p11_re", 15 0, v0000020fb015bb50_0;  1 drivers
v0000020fb015d270_0 .net "rst_n", 0 0, v0000020fb016af90_0;  alias, 1 drivers
S_0000020fb0158500 .scope function.vec4.u16, "sat_add" "sat_add" 15 72, 15 72 0, S_0000020fb0148bc0;
 .timescale -9 -12;
v0000020fb0155b30_0 .var/s "a", 15 0;
v0000020fb0156210_0 .var/s "b", 15 0;
v0000020fb0155950_0 .var/s "max_limit", 16 0;
v0000020fb0155310_0 .var/s "min_limit", 16 0;
; Variable sat_add is vec4 return value of scope S_0000020fb0158500
v0000020fb01562b0_0 .var/s "sum", 16 0;
TD_tb_top_receiver.u_top.u_zf.sat_add ;
    %load/vec4 v0000020fb0155b30_0;
    %pad/s 17;
    %load/vec4 v0000020fb0156210_0;
    %pad/s 17;
    %add;
    %store/vec4 v0000020fb01562b0_0, 0, 17;
    %pushi/vec4 32767, 0, 17;
    %store/vec4 v0000020fb0155950_0, 0, 17;
    %pushi/vec4 98304, 0, 17;
    %store/vec4 v0000020fb0155310_0, 0, 17;
    %load/vec4 v0000020fb0155950_0;
    %load/vec4 v0000020fb01562b0_0;
    %cmp/s;
    %jmp/0xz  T_14.66, 5;
    %load/vec4 v0000020fb0155950_0;
    %parti/s 16, 0, 2;
    %ret/vec4 0, 0, 16;  Assign to sat_add (store_vec4_to_lval)
    %jmp T_14.67;
T_14.66 ;
    %load/vec4 v0000020fb01562b0_0;
    %load/vec4 v0000020fb0155310_0;
    %cmp/s;
    %jmp/0xz  T_14.68, 5;
    %load/vec4 v0000020fb0155310_0;
    %parti/s 16, 0, 2;
    %ret/vec4 0, 0, 16;  Assign to sat_add (store_vec4_to_lval)
    %jmp T_14.69;
T_14.68 ;
    %load/vec4 v0000020fb01562b0_0;
    %parti/s 16, 0, 2;
    %ret/vec4 0, 0, 16;  Assign to sat_add (store_vec4_to_lval)
T_14.69 ;
T_14.67 ;
    %end;
S_0000020fb0158370 .scope module, "u_mul_00" "complex_mult" 15 46, 6 1 0, S_0000020fb0148bc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a_re";
    .port_info 1 /INPUT 16 "a_im";
    .port_info 2 /INPUT 16 "b_re";
    .port_info 3 /INPUT 16 "b_im";
    .port_info 4 /OUTPUT 16 "p_re";
    .port_info 5 /OUTPUT 16 "p_im";
P_0000020fafb8ea10 .param/l "FRAC" 0 6 3, +C4<00000000000000000000000000001011>;
P_0000020fafb8ea48 .param/l "MAX_VAL" 1 6 28, +C4<0111111111111111>;
P_0000020fafb8ea80 .param/l "MIN_VAL" 1 6 29, +C4<1000000000000000>;
P_0000020fafb8eab8 .param/l "WIDTH" 0 6 2, +C4<00000000000000000000000000010000>;
v0000020fb0155c70_0 .net/s *"_ivl_0", 31 0, L_0000020fb01cceb0;  1 drivers
v0000020fb0154e10_0 .net/s *"_ivl_12", 31 0, L_0000020fb01cd1d0;  1 drivers
v0000020fb0155630_0 .net/s *"_ivl_14", 31 0, L_0000020fb01cef30;  1 drivers
v0000020fb0154c30_0 .net/s *"_ivl_18", 31 0, L_0000020fb01ce170;  1 drivers
v0000020fb0154d70_0 .net/s *"_ivl_2", 31 0, L_0000020fb01ce350;  1 drivers
v0000020fb0155e50_0 .net/s *"_ivl_20", 31 0, L_0000020fb01cf430;  1 drivers
v0000020fb0154cd0_0 .net/s *"_ivl_24", 32 0, L_0000020fb01cf4d0;  1 drivers
v0000020fb0154ff0_0 .net/s *"_ivl_26", 32 0, L_0000020fb01ce490;  1 drivers
v0000020fb0155090_0 .net/s *"_ivl_30", 32 0, L_0000020fb01cf110;  1 drivers
v0000020fb01556d0_0 .net/s *"_ivl_32", 32 0, L_0000020fb01cd630;  1 drivers
v0000020fb0155810_0 .net *"_ivl_38", 21 0, L_0000020fb01cd6d0;  1 drivers
v0000020fb01559f0_0 .net *"_ivl_42", 21 0, L_0000020fb01ce7b0;  1 drivers
v0000020fb0155a90_0 .net/s *"_ivl_6", 31 0, L_0000020fb01ce0d0;  1 drivers
v0000020fb015af70_0 .net/s *"_ivl_8", 31 0, L_0000020fb01cd8b0;  1 drivers
v0000020fb015a750_0 .net/s "a_im", 15 0, v0000020fb0170ad0_0;  alias, 1 drivers
v0000020fb0158db0_0 .net/s "a_re", 15 0, v0000020fb0170990_0;  alias, 1 drivers
v0000020fb015a430_0 .net/s "ac", 31 0, L_0000020fb01ced50;  1 drivers
v0000020fb015b010_0 .net/s "ad", 31 0, L_0000020fb01cefd0;  1 drivers
v0000020fb015abb0_0 .net/s "b_im", 15 0, v0000020fb015ed50_0;  alias, 1 drivers
v0000020fb015b0b0_0 .net/s "b_re", 15 0, v0000020fb015f610_0;  alias, 1 drivers
v0000020fb0159850_0 .net/s "bc", 31 0, L_0000020fb01cd950;  1 drivers
v0000020fb015a930_0 .net/s "bd", 31 0, L_0000020fb01cd310;  1 drivers
v0000020fb0159d50_0 .net/s "im_long", 32 0, L_0000020fb01cf2f0;  1 drivers
v0000020fb015b150_0 .net/s "im_shifted", 32 0, L_0000020fb01cd3b0;  1 drivers
v0000020fb015a1b0_0 .var/s "p_im", 15 0;
v0000020fb015a9d0_0 .var/s "p_re", 15 0;
v0000020fb015a250_0 .net/s "re_long", 32 0, L_0000020fb01cd9f0;  1 drivers
v0000020fb0159670_0 .net/s "re_shifted", 32 0, L_0000020fb01ceb70;  1 drivers
E_0000020fb00beaf0 .event anyedge, v0000020fb0159670_0, v0000020fb015b150_0;
L_0000020fb01cceb0 .extend/s 32, v0000020fb0170990_0;
L_0000020fb01ce350 .extend/s 32, v0000020fb015f610_0;
L_0000020fb01ced50 .arith/mult 32, L_0000020fb01cceb0, L_0000020fb01ce350;
L_0000020fb01ce0d0 .extend/s 32, v0000020fb0170ad0_0;
L_0000020fb01cd8b0 .extend/s 32, v0000020fb015ed50_0;
L_0000020fb01cd310 .arith/mult 32, L_0000020fb01ce0d0, L_0000020fb01cd8b0;
L_0000020fb01cd1d0 .extend/s 32, v0000020fb0170990_0;
L_0000020fb01cef30 .extend/s 32, v0000020fb015ed50_0;
L_0000020fb01cefd0 .arith/mult 32, L_0000020fb01cd1d0, L_0000020fb01cef30;
L_0000020fb01ce170 .extend/s 32, v0000020fb0170ad0_0;
L_0000020fb01cf430 .extend/s 32, v0000020fb015f610_0;
L_0000020fb01cd950 .arith/mult 32, L_0000020fb01ce170, L_0000020fb01cf430;
L_0000020fb01cf4d0 .extend/s 33, L_0000020fb01ced50;
L_0000020fb01ce490 .extend/s 33, L_0000020fb01cd310;
L_0000020fb01cd9f0 .arith/sub 33, L_0000020fb01cf4d0, L_0000020fb01ce490;
L_0000020fb01cf110 .extend/s 33, L_0000020fb01cefd0;
L_0000020fb01cd630 .extend/s 33, L_0000020fb01cd950;
L_0000020fb01cf2f0 .arith/sum 33, L_0000020fb01cf110, L_0000020fb01cd630;
L_0000020fb01cd6d0 .part L_0000020fb01cd9f0, 11, 22;
L_0000020fb01ceb70 .extend/s 33, L_0000020fb01cd6d0;
L_0000020fb01ce7b0 .part L_0000020fb01cf2f0, 11, 22;
L_0000020fb01cd3b0 .extend/s 33, L_0000020fb01ce7b0;
S_0000020fb0158050 .scope module, "u_mul_01" "complex_mult" 15 51, 6 1 0, S_0000020fb0148bc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a_re";
    .port_info 1 /INPUT 16 "a_im";
    .port_info 2 /INPUT 16 "b_re";
    .port_info 3 /INPUT 16 "b_im";
    .port_info 4 /OUTPUT 16 "p_re";
    .port_info 5 /OUTPUT 16 "p_im";
P_0000020fafb8eb00 .param/l "FRAC" 0 6 3, +C4<00000000000000000000000000001011>;
P_0000020fafb8eb38 .param/l "MAX_VAL" 1 6 28, +C4<0111111111111111>;
P_0000020fafb8eb70 .param/l "MIN_VAL" 1 6 29, +C4<1000000000000000>;
P_0000020fafb8eba8 .param/l "WIDTH" 0 6 2, +C4<00000000000000000000000000010000>;
v0000020fb015a070_0 .net/s *"_ivl_0", 31 0, L_0000020fb01cf390;  1 drivers
v0000020fb015b1f0_0 .net/s *"_ivl_12", 31 0, L_0000020fb01cea30;  1 drivers
v0000020fb0159210_0 .net/s *"_ivl_14", 31 0, L_0000020fb01ce210;  1 drivers
v0000020fb015b290_0 .net/s *"_ivl_18", 31 0, L_0000020fb01cf070;  1 drivers
v0000020fb015ab10_0 .net/s *"_ivl_2", 31 0, L_0000020fb01cedf0;  1 drivers
v0000020fb0158ef0_0 .net/s *"_ivl_20", 31 0, L_0000020fb01cdd10;  1 drivers
v0000020fb01590d0_0 .net/s *"_ivl_24", 32 0, L_0000020fb01ccf50;  1 drivers
v0000020fb0158e50_0 .net/s *"_ivl_26", 32 0, L_0000020fb01cec10;  1 drivers
v0000020fb01593f0_0 .net/s *"_ivl_30", 32 0, L_0000020fb01ce2b0;  1 drivers
v0000020fb0159c10_0 .net/s *"_ivl_32", 32 0, L_0000020fb01cd090;  1 drivers
v0000020fb015a890_0 .net *"_ivl_38", 21 0, L_0000020fb01cda90;  1 drivers
v0000020fb015ac50_0 .net *"_ivl_42", 21 0, L_0000020fb01cd130;  1 drivers
v0000020fb0159490_0 .net/s *"_ivl_6", 31 0, L_0000020fb01ce5d0;  1 drivers
v0000020fb0159df0_0 .net/s *"_ivl_8", 31 0, L_0000020fb01cddb0;  1 drivers
v0000020fb0159fd0_0 .net/s "a_im", 15 0, v0000020fb01705d0_0;  alias, 1 drivers
v0000020fb0159990_0 .net/s "a_re", 15 0, v0000020fb0170c10_0;  alias, 1 drivers
v0000020fb01592b0_0 .net/s "ac", 31 0, L_0000020fb01cf1b0;  1 drivers
v0000020fb015b510_0 .net/s "ad", 31 0, L_0000020fb01cd810;  1 drivers
v0000020fb015aa70_0 .net/s "b_im", 15 0, v0000020fb015fc50_0;  alias, 1 drivers
v0000020fb0159530_0 .net/s "b_re", 15 0, v0000020fb0160ab0_0;  alias, 1 drivers
v0000020fb015a2f0_0 .net/s "bc", 31 0, L_0000020fb01cf570;  1 drivers
v0000020fb015acf0_0 .net/s "bd", 31 0, L_0000020fb01cd770;  1 drivers
v0000020fb015a570_0 .net/s "im_long", 32 0, L_0000020fb01cd270;  1 drivers
v0000020fb0159cb0_0 .net/s "im_shifted", 32 0, L_0000020fb01cd4f0;  1 drivers
v0000020fb015ad90_0 .var/s "p_im", 15 0;
v0000020fb015a110_0 .var/s "p_re", 15 0;
v0000020fb015a390_0 .net/s "re_long", 32 0, L_0000020fb01ccff0;  1 drivers
v0000020fb015b330_0 .net/s "re_shifted", 32 0, L_0000020fb01ce530;  1 drivers
E_0000020fb00bf370 .event anyedge, v0000020fb015b330_0, v0000020fb0159cb0_0;
L_0000020fb01cf390 .extend/s 32, v0000020fb0170c10_0;
L_0000020fb01cedf0 .extend/s 32, v0000020fb0160ab0_0;
L_0000020fb01cf1b0 .arith/mult 32, L_0000020fb01cf390, L_0000020fb01cedf0;
L_0000020fb01ce5d0 .extend/s 32, v0000020fb01705d0_0;
L_0000020fb01cddb0 .extend/s 32, v0000020fb015fc50_0;
L_0000020fb01cd770 .arith/mult 32, L_0000020fb01ce5d0, L_0000020fb01cddb0;
L_0000020fb01cea30 .extend/s 32, v0000020fb0170c10_0;
L_0000020fb01ce210 .extend/s 32, v0000020fb015fc50_0;
L_0000020fb01cd810 .arith/mult 32, L_0000020fb01cea30, L_0000020fb01ce210;
L_0000020fb01cf070 .extend/s 32, v0000020fb01705d0_0;
L_0000020fb01cdd10 .extend/s 32, v0000020fb0160ab0_0;
L_0000020fb01cf570 .arith/mult 32, L_0000020fb01cf070, L_0000020fb01cdd10;
L_0000020fb01ccf50 .extend/s 33, L_0000020fb01cf1b0;
L_0000020fb01cec10 .extend/s 33, L_0000020fb01cd770;
L_0000020fb01ccff0 .arith/sub 33, L_0000020fb01ccf50, L_0000020fb01cec10;
L_0000020fb01ce2b0 .extend/s 33, L_0000020fb01cd810;
L_0000020fb01cd090 .extend/s 33, L_0000020fb01cf570;
L_0000020fb01cd270 .arith/sum 33, L_0000020fb01ce2b0, L_0000020fb01cd090;
L_0000020fb01cda90 .part L_0000020fb01ccff0, 11, 22;
L_0000020fb01ce530 .extend/s 33, L_0000020fb01cda90;
L_0000020fb01cd130 .part L_0000020fb01cd270, 11, 22;
L_0000020fb01cd4f0 .extend/s 33, L_0000020fb01cd130;
S_0000020fb01570b0 .scope module, "u_mul_10" "complex_mult" 15 57, 6 1 0, S_0000020fb0148bc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a_re";
    .port_info 1 /INPUT 16 "a_im";
    .port_info 2 /INPUT 16 "b_re";
    .port_info 3 /INPUT 16 "b_im";
    .port_info 4 /OUTPUT 16 "p_re";
    .port_info 5 /OUTPUT 16 "p_im";
P_0000020fafb8ebf0 .param/l "FRAC" 0 6 3, +C4<00000000000000000000000000001011>;
P_0000020fafb8ec28 .param/l "MAX_VAL" 1 6 28, +C4<0111111111111111>;
P_0000020fafb8ec60 .param/l "MIN_VAL" 1 6 29, +C4<1000000000000000>;
P_0000020fafb8ec98 .param/l "WIDTH" 0 6 2, +C4<00000000000000000000000000010000>;
v0000020fb0159e90_0 .net/s *"_ivl_0", 31 0, L_0000020fb01cee90;  1 drivers
v0000020fb0159350_0 .net/s *"_ivl_12", 31 0, L_0000020fb01cde50;  1 drivers
v0000020fb015b3d0_0 .net/s *"_ivl_14", 31 0, L_0000020fb01cdb30;  1 drivers
v0000020fb0159710_0 .net/s *"_ivl_18", 31 0, L_0000020fb01ce990;  1 drivers
v0000020fb015a4d0_0 .net/s *"_ivl_2", 31 0, L_0000020fb01cd590;  1 drivers
v0000020fb015b470_0 .net/s *"_ivl_20", 31 0, L_0000020fb01cdef0;  1 drivers
v0000020fb015a610_0 .net/s *"_ivl_24", 32 0, L_0000020fb01ce670;  1 drivers
v0000020fb01595d0_0 .net/s *"_ivl_26", 32 0, L_0000020fb01ce710;  1 drivers
v0000020fb015ae30_0 .net/s *"_ivl_30", 32 0, L_0000020fb01ce8f0;  1 drivers
v0000020fb015aed0_0 .net/s *"_ivl_32", 32 0, L_0000020fb01d1910;  1 drivers
v0000020fb0158f90_0 .net *"_ivl_38", 21 0, L_0000020fb01cfcf0;  1 drivers
v0000020fb0159030_0 .net *"_ivl_42", 21 0, L_0000020fb01cfc50;  1 drivers
v0000020fb0159170_0 .net/s *"_ivl_6", 31 0, L_0000020fb01ce3f0;  1 drivers
v0000020fb015a6b0_0 .net/s *"_ivl_8", 31 0, L_0000020fb01ce030;  1 drivers
v0000020fb01597b0_0 .net/s "a_im", 15 0, v0000020fb01708f0_0;  alias, 1 drivers
v0000020fb015a7f0_0 .net/s "a_re", 15 0, v0000020fb0170670_0;  alias, 1 drivers
v0000020fb01598f0_0 .net/s "ac", 31 0, L_0000020fb01cecb0;  1 drivers
v0000020fb0159f30_0 .net/s "ad", 31 0, L_0000020fb01cead0;  1 drivers
v0000020fb0159a30_0 .net/s "b_im", 15 0, v0000020fb015ed50_0;  alias, 1 drivers
v0000020fb0159ad0_0 .net/s "b_re", 15 0, v0000020fb015f610_0;  alias, 1 drivers
v0000020fb0159b70_0 .net/s "bc", 31 0, L_0000020fb01cdf90;  1 drivers
v0000020fb015d130_0 .net/s "bd", 31 0, L_0000020fb01cdc70;  1 drivers
v0000020fb015ceb0_0 .net/s "im_long", 32 0, L_0000020fb01d0b50;  1 drivers
v0000020fb015c910_0 .net/s "im_shifted", 32 0, L_0000020fb01d1870;  1 drivers
v0000020fb015bf10_0 .var/s "p_im", 15 0;
v0000020fb015d8b0_0 .var/s "p_re", 15 0;
v0000020fb015d950_0 .net/s "re_long", 32 0, L_0000020fb01ce850;  1 drivers
v0000020fb015d590_0 .net/s "re_shifted", 32 0, L_0000020fb01d1af0;  1 drivers
E_0000020fb00beff0 .event anyedge, v0000020fb015d590_0, v0000020fb015c910_0;
L_0000020fb01cee90 .extend/s 32, v0000020fb0170670_0;
L_0000020fb01cd590 .extend/s 32, v0000020fb015f610_0;
L_0000020fb01cecb0 .arith/mult 32, L_0000020fb01cee90, L_0000020fb01cd590;
L_0000020fb01ce3f0 .extend/s 32, v0000020fb01708f0_0;
L_0000020fb01ce030 .extend/s 32, v0000020fb015ed50_0;
L_0000020fb01cdc70 .arith/mult 32, L_0000020fb01ce3f0, L_0000020fb01ce030;
L_0000020fb01cde50 .extend/s 32, v0000020fb0170670_0;
L_0000020fb01cdb30 .extend/s 32, v0000020fb015ed50_0;
L_0000020fb01cead0 .arith/mult 32, L_0000020fb01cde50, L_0000020fb01cdb30;
L_0000020fb01ce990 .extend/s 32, v0000020fb01708f0_0;
L_0000020fb01cdef0 .extend/s 32, v0000020fb015f610_0;
L_0000020fb01cdf90 .arith/mult 32, L_0000020fb01ce990, L_0000020fb01cdef0;
L_0000020fb01ce670 .extend/s 33, L_0000020fb01cecb0;
L_0000020fb01ce710 .extend/s 33, L_0000020fb01cdc70;
L_0000020fb01ce850 .arith/sub 33, L_0000020fb01ce670, L_0000020fb01ce710;
L_0000020fb01ce8f0 .extend/s 33, L_0000020fb01cead0;
L_0000020fb01d1910 .extend/s 33, L_0000020fb01cdf90;
L_0000020fb01d0b50 .arith/sum 33, L_0000020fb01ce8f0, L_0000020fb01d1910;
L_0000020fb01cfcf0 .part L_0000020fb01ce850, 11, 22;
L_0000020fb01d1af0 .extend/s 33, L_0000020fb01cfcf0;
L_0000020fb01cfc50 .part L_0000020fb01d0b50, 11, 22;
L_0000020fb01d1870 .extend/s 33, L_0000020fb01cfc50;
S_0000020fb01581e0 .scope module, "u_mul_11" "complex_mult" 15 62, 6 1 0, S_0000020fb0148bc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a_re";
    .port_info 1 /INPUT 16 "a_im";
    .port_info 2 /INPUT 16 "b_re";
    .port_info 3 /INPUT 16 "b_im";
    .port_info 4 /OUTPUT 16 "p_re";
    .port_info 5 /OUTPUT 16 "p_im";
P_0000020fafb8ece0 .param/l "FRAC" 0 6 3, +C4<00000000000000000000000000001011>;
P_0000020fafb8ed18 .param/l "MAX_VAL" 1 6 28, +C4<0111111111111111>;
P_0000020fafb8ed50 .param/l "MIN_VAL" 1 6 29, +C4<1000000000000000>;
P_0000020fafb8ed88 .param/l "WIDTH" 0 6 2, +C4<00000000000000000000000000010000>;
v0000020fb015da90_0 .net/s *"_ivl_0", 31 0, L_0000020fb01cfd90;  1 drivers
v0000020fb015cff0_0 .net/s *"_ivl_12", 31 0, L_0000020fb01d0f10;  1 drivers
v0000020fb015c190_0 .net/s *"_ivl_14", 31 0, L_0000020fb01cf750;  1 drivers
v0000020fb015d630_0 .net/s *"_ivl_18", 31 0, L_0000020fb01d0ab0;  1 drivers
v0000020fb015b830_0 .net/s *"_ivl_2", 31 0, L_0000020fb01d1550;  1 drivers
v0000020fb015b970_0 .net/s *"_ivl_20", 31 0, L_0000020fb01d0d30;  1 drivers
v0000020fb015d6d0_0 .net/s *"_ivl_24", 32 0, L_0000020fb01cfa70;  1 drivers
v0000020fb015d770_0 .net/s *"_ivl_26", 32 0, L_0000020fb01d1d70;  1 drivers
v0000020fb015c230_0 .net/s *"_ivl_30", 32 0, L_0000020fb01d0970;  1 drivers
v0000020fb015d810_0 .net/s *"_ivl_32", 32 0, L_0000020fb01d12d0;  1 drivers
v0000020fb015c7d0_0 .net *"_ivl_38", 21 0, L_0000020fb01d0a10;  1 drivers
v0000020fb015dc70_0 .net *"_ivl_42", 21 0, L_0000020fb01d0fb0;  1 drivers
v0000020fb015dbd0_0 .net/s *"_ivl_6", 31 0, L_0000020fb01cf610;  1 drivers
v0000020fb015b6f0_0 .net/s *"_ivl_8", 31 0, L_0000020fb01d0830;  1 drivers
v0000020fb015d9f0_0 .net/s "a_im", 15 0, v0000020fb0170cb0_0;  alias, 1 drivers
v0000020fb015c0f0_0 .net/s "a_re", 15 0, v0000020fb0170710_0;  alias, 1 drivers
v0000020fb015cd70_0 .net/s "ac", 31 0, L_0000020fb01cfe30;  1 drivers
v0000020fb015db30_0 .net/s "ad", 31 0, L_0000020fb01d1370;  1 drivers
v0000020fb015dd10_0 .net/s "b_im", 15 0, v0000020fb015fc50_0;  alias, 1 drivers
v0000020fb015c4b0_0 .net/s "b_re", 15 0, v0000020fb0160ab0_0;  alias, 1 drivers
v0000020fb015d3b0_0 .net/s "bc", 31 0, L_0000020fb01d1b90;  1 drivers
v0000020fb015be70_0 .net/s "bd", 31 0, L_0000020fb01cf930;  1 drivers
v0000020fb015c2d0_0 .net/s "im_long", 32 0, L_0000020fb01d0470;  1 drivers
v0000020fb015c5f0_0 .net/s "im_shifted", 32 0, L_0000020fb01d0510;  1 drivers
v0000020fb015bab0_0 .var/s "p_im", 15 0;
v0000020fb015bb50_0 .var/s "p_re", 15 0;
v0000020fb015c9b0_0 .net/s "re_long", 32 0, L_0000020fb01d1190;  1 drivers
v0000020fb015b5b0_0 .net/s "re_shifted", 32 0, L_0000020fb01d1730;  1 drivers
E_0000020fb00bedb0 .event anyedge, v0000020fb015b5b0_0, v0000020fb015c5f0_0;
L_0000020fb01cfd90 .extend/s 32, v0000020fb0170710_0;
L_0000020fb01d1550 .extend/s 32, v0000020fb0160ab0_0;
L_0000020fb01cfe30 .arith/mult 32, L_0000020fb01cfd90, L_0000020fb01d1550;
L_0000020fb01cf610 .extend/s 32, v0000020fb0170cb0_0;
L_0000020fb01d0830 .extend/s 32, v0000020fb015fc50_0;
L_0000020fb01cf930 .arith/mult 32, L_0000020fb01cf610, L_0000020fb01d0830;
L_0000020fb01d0f10 .extend/s 32, v0000020fb0170710_0;
L_0000020fb01cf750 .extend/s 32, v0000020fb015fc50_0;
L_0000020fb01d1370 .arith/mult 32, L_0000020fb01d0f10, L_0000020fb01cf750;
L_0000020fb01d0ab0 .extend/s 32, v0000020fb0170cb0_0;
L_0000020fb01d0d30 .extend/s 32, v0000020fb0160ab0_0;
L_0000020fb01d1b90 .arith/mult 32, L_0000020fb01d0ab0, L_0000020fb01d0d30;
L_0000020fb01cfa70 .extend/s 33, L_0000020fb01cfe30;
L_0000020fb01d1d70 .extend/s 33, L_0000020fb01cf930;
L_0000020fb01d1190 .arith/sub 33, L_0000020fb01cfa70, L_0000020fb01d1d70;
L_0000020fb01d0970 .extend/s 33, L_0000020fb01d1370;
L_0000020fb01d12d0 .extend/s 33, L_0000020fb01d1b90;
L_0000020fb01d0470 .arith/sum 33, L_0000020fb01d0970, L_0000020fb01d12d0;
L_0000020fb01d0a10 .part L_0000020fb01d1190, 11, 22;
L_0000020fb01d1730 .extend/s 33, L_0000020fb01d0a10;
L_0000020fb01d0fb0 .part L_0000020fb01d0470, 11, 22;
L_0000020fb01d0510 .extend/s 33, L_0000020fb01d0fb0;
    .scope S_0000020fb0148a30;
T_15 ;
    %wait E_0000020fb00bde30;
    %load/vec4 v0000020fb0155450_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000020fb0156030_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0000020fb0152c50_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000020fb01544b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000020fb0153f10_0, 0;
    %pushi/vec4 0, 0, 48;
    %assign/vec4 v0000020fb0155590_0, 0;
    %pushi/vec4 0, 0, 48;
    %assign/vec4 v0000020fb0155270_0, 0;
    %pushi/vec4 0, 0, 96;
    %assign/vec4 v0000020fb01529d0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000020fb0152890_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0000020fb0155130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020fb01553b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020fb0155770_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000020fb01560d0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000020fb0154730_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000020fb0155d10_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000020fb01554f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020fb0153150_0, 0, 32;
T_15.2 ;
    %load/vec4 v0000020fb0153150_0;
    %pad/s 67;
    %cmpi/s 16, 0, 67;
    %flag_or 5, 4;
    %jmp/0xz T_15.3, 5;
    %pushi/vec4 0, 0, 96;
    %ix/getv/s 3, v0000020fb0153150_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb0154550, 0, 4;
    %load/vec4 v0000020fb0153150_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020fb0153150_0, 0, 32;
    %jmp T_15.2;
T_15.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020fb0153150_0, 0, 32;
T_15.4 ;
    %load/vec4 v0000020fb0153150_0;
    %pad/s 65;
    %cmpi/s 96, 0, 65;
    %jmp/0xz T_15.5, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0000020fb0153150_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb0152b10, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0000020fb0153150_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb01530b0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0000020fb0153150_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb0154410, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0000020fb0153150_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb0153fb0, 0, 4;
    %load/vec4 v0000020fb0153150_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020fb0153150_0, 0, 32;
    %jmp T_15.4;
T_15.5 ;
    %jmp T_15.1;
T_15.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020fb01553b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020fb0155770_0, 0;
    %load/vec4 v0000020fb0156030_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_15.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_15.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_15.9, 6;
    %jmp T_15.10;
T_15.6 ;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0000020fb0152c50_0, 0;
    %load/vec4 v0000020fb0152f70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.11, 8;
    %load/vec4 v0000020fb0153650_0;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb0152b10, 0, 4;
    %load/vec4 v0000020fb0154690_0;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb01530b0, 0, 4;
    %load/vec4 v0000020fb0152ed0_0;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb0154410, 0, 4;
    %load/vec4 v0000020fb0152cf0_0;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb0153fb0, 0, 4;
    %pushi/vec4 1, 0, 7;
    %assign/vec4 v0000020fb0152c50_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000020fb0156030_0, 0;
T_15.11 ;
    %jmp T_15.10;
T_15.7 ;
    %load/vec4 v0000020fb0152f70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.13, 8;
    %load/vec4 v0000020fb0153650_0;
    %load/vec4 v0000020fb0152c50_0;
    %pad/u 32;
    %addi 16, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb0152b10, 0, 4;
    %load/vec4 v0000020fb0154690_0;
    %load/vec4 v0000020fb0152c50_0;
    %pad/u 32;
    %addi 16, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb01530b0, 0, 4;
    %load/vec4 v0000020fb0152ed0_0;
    %load/vec4 v0000020fb0152c50_0;
    %pad/u 32;
    %addi 16, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb0154410, 0, 4;
    %load/vec4 v0000020fb0152cf0_0;
    %load/vec4 v0000020fb0152c50_0;
    %pad/u 32;
    %addi 16, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb0153fb0, 0, 4;
    %load/vec4 v0000020fb0152c50_0;
    %pad/u 33;
    %cmpi/e 79, 0, 33;
    %jmp/0xz  T_15.15, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000020fb0156030_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000020fb01544b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000020fb0153f10_0, 0;
    %pushi/vec4 0, 0, 48;
    %assign/vec4 v0000020fb0155590_0, 0;
    %pushi/vec4 0, 0, 48;
    %assign/vec4 v0000020fb0155270_0, 0;
    %pushi/vec4 0, 0, 96;
    %assign/vec4 v0000020fb01529d0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000020fb0152890_0, 0;
T_15.15 ;
    %load/vec4 v0000020fb0152c50_0;
    %addi 1, 0, 7;
    %assign/vec4 v0000020fb0152c50_0, 0;
T_15.13 ;
    %jmp T_15.10;
T_15.8 ;
    %load/vec4 v0000020fb0156170_0;
    %assign/vec4 v0000020fb0155590_0, 0;
    %load/vec4 v0000020fb0155bd0_0;
    %assign/vec4 v0000020fb0155270_0, 0;
    %load/vec4 v0000020fb0153f10_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_15.17, 4;
    %load/vec4 v0000020fb01544b0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0000020fb0154550, 4;
    %pad/u 97;
    %load/vec4 v0000020fb0153e70_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %add;
    %pad/u 96;
    %load/vec4 v0000020fb01544b0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb0154550, 0, 4;
    %load/vec4 v0000020fb01529d0_0;
    %load/vec4 v0000020fb0152e30_0;
    %cmp/u;
    %jmp/0xz  T_15.19, 5;
    %load/vec4 v0000020fb0152e30_0;
    %assign/vec4 v0000020fb01529d0_0, 0;
    %load/vec4 v0000020fb01544b0_0;
    %assign/vec4 v0000020fb0152890_0, 0;
T_15.19 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000020fb0153f10_0, 0;
    %pushi/vec4 0, 0, 48;
    %assign/vec4 v0000020fb0155590_0, 0;
    %pushi/vec4 0, 0, 48;
    %assign/vec4 v0000020fb0155270_0, 0;
    %load/vec4 v0000020fb01544b0_0;
    %pad/u 67;
    %cmpi/e 16, 0, 67;
    %jmp/0xz  T_15.21, 4;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0000020fb0156030_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0000020fb0155130_0, 0;
    %jmp T_15.22;
T_15.21 ;
    %load/vec4 v0000020fb01544b0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0000020fb01544b0_0, 0;
T_15.22 ;
    %jmp T_15.18;
T_15.17 ;
    %load/vec4 v0000020fb0153f10_0;
    %addi 1, 0, 5;
    %assign/vec4 v0000020fb0153f10_0, 0;
T_15.18 ;
    %jmp T_15.10;
T_15.9 ;
    %load/vec4 v0000020fb0155130_0;
    %pad/u 33;
    %cmpi/u 80, 0, 33;
    %jmp/0xz  T_15.23, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020fb01553b0_0, 0;
    %load/vec4 v0000020fb0155130_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.25, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020fb0155770_0, 0;
T_15.25 ;
    %load/vec4 v0000020fb0152890_0;
    %pad/u 7;
    %load/vec4 v0000020fb0155130_0;
    %add;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0000020fb0152b10, 4;
    %assign/vec4 v0000020fb01560d0_0, 0;
    %load/vec4 v0000020fb0152890_0;
    %pad/u 7;
    %load/vec4 v0000020fb0155130_0;
    %add;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0000020fb01530b0, 4;
    %assign/vec4 v0000020fb0154730_0, 0;
    %load/vec4 v0000020fb0152890_0;
    %pad/u 7;
    %load/vec4 v0000020fb0155130_0;
    %add;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0000020fb0154410, 4;
    %assign/vec4 v0000020fb0155d10_0, 0;
    %load/vec4 v0000020fb0152890_0;
    %pad/u 7;
    %load/vec4 v0000020fb0155130_0;
    %add;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0000020fb0153fb0, 4;
    %assign/vec4 v0000020fb01554f0_0, 0;
    %load/vec4 v0000020fb0155130_0;
    %addi 1, 0, 7;
    %assign/vec4 v0000020fb0155130_0, 0;
    %jmp T_15.24;
T_15.23 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020fb01553b0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000020fb0156030_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0000020fb0152c50_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0000020fb0155130_0, 0;
T_15.24 ;
    %jmp T_15.10;
T_15.10 ;
    %pop/vec4 1;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0000020fb0148a30;
T_16 ;
    %wait E_0000020fb00bdb30;
    %load/vec4 v0000020fb0155770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %vpi_call/w 14 197 "$display", "[DBG][SYNC] best_idx=%0d T=%t", v0000020fb0152890_0, $time {0 0 0};
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0000020fb01301b0;
T_17 ;
    %wait E_0000020fb00bde70;
    %load/vec4 v0000020fb00aa640_0;
    %cmpi/s 32767, 0, 33;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_17.0, 5;
    %pushi/vec4 32767, 0, 16;
    %store/vec4 v0000020fb00a9ba0_0, 0, 16;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0000020fb00aa640_0;
    %pushi/vec4 4294950912, 0, 32;
    %concati/vec4 0, 0, 1;
    %cmp/s;
    %jmp/0xz  T_17.2, 5;
    %pushi/vec4 32768, 0, 16;
    %store/vec4 v0000020fb00a9ba0_0, 0, 16;
    %jmp T_17.3;
T_17.2 ;
    %load/vec4 v0000020fb00aa640_0;
    %parti/s 16, 0, 2;
    %store/vec4 v0000020fb00a9ba0_0, 0, 16;
T_17.3 ;
T_17.1 ;
    %load/vec4 v0000020fb00a94c0_0;
    %cmpi/s 32767, 0, 33;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_17.4, 5;
    %pushi/vec4 32767, 0, 16;
    %store/vec4 v0000020fb00aa140_0, 0, 16;
    %jmp T_17.5;
T_17.4 ;
    %load/vec4 v0000020fb00a94c0_0;
    %pushi/vec4 4294950912, 0, 32;
    %concati/vec4 0, 0, 1;
    %cmp/s;
    %jmp/0xz  T_17.6, 5;
    %pushi/vec4 32768, 0, 16;
    %store/vec4 v0000020fb00aa140_0, 0, 16;
    %jmp T_17.7;
T_17.6 ;
    %load/vec4 v0000020fb00a94c0_0;
    %parti/s 16, 0, 2;
    %store/vec4 v0000020fb00aa140_0, 0, 16;
T_17.7 ;
T_17.5 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0000020fb0130020;
T_18 ;
    %wait E_0000020fb00bd8f0;
    %load/vec4 v0000020fb007b950_0;
    %cmpi/s 32767, 0, 33;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_18.0, 5;
    %pushi/vec4 32767, 0, 16;
    %store/vec4 v0000020fb007ac30_0, 0, 16;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0000020fb007b950_0;
    %pushi/vec4 4294950912, 0, 32;
    %concati/vec4 0, 0, 1;
    %cmp/s;
    %jmp/0xz  T_18.2, 5;
    %pushi/vec4 32768, 0, 16;
    %store/vec4 v0000020fb007ac30_0, 0, 16;
    %jmp T_18.3;
T_18.2 ;
    %load/vec4 v0000020fb007b950_0;
    %parti/s 16, 0, 2;
    %store/vec4 v0000020fb007ac30_0, 0, 16;
T_18.3 ;
T_18.1 ;
    %load/vec4 v0000020fb007ae10_0;
    %cmpi/s 32767, 0, 33;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_18.4, 5;
    %pushi/vec4 32767, 0, 16;
    %store/vec4 v0000020fb007bc70_0, 0, 16;
    %jmp T_18.5;
T_18.4 ;
    %load/vec4 v0000020fb007ae10_0;
    %pushi/vec4 4294950912, 0, 32;
    %concati/vec4 0, 0, 1;
    %cmp/s;
    %jmp/0xz  T_18.6, 5;
    %pushi/vec4 32768, 0, 16;
    %store/vec4 v0000020fb007bc70_0, 0, 16;
    %jmp T_18.7;
T_18.6 ;
    %load/vec4 v0000020fb007ae10_0;
    %parti/s 16, 0, 2;
    %store/vec4 v0000020fb007bc70_0, 0, 16;
T_18.7 ;
T_18.5 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0000020fb012fe90;
T_19 ;
    %wait E_0000020fb00bd930;
    %load/vec4 v0000020fb007a870_0;
    %pad/s 32;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_19.0, 5;
    %load/vec4 v0000020fb007a870_0;
    %inv;
    %pushi/vec4 1, 0, 16;
    %add;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020fb007aeb0, 4, 0;
    %load/vec4 v0000020fb007aff0_0;
    %inv;
    %pushi/vec4 1, 0, 16;
    %add;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020fb007acd0, 4, 0;
    %pushi/vec4 6434, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020fb007b1d0, 4, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0000020fb007a870_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020fb007aeb0, 4, 0;
    %load/vec4 v0000020fb007aff0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020fb007acd0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020fb007b1d0, 4, 0;
T_19.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020fb007af50_0, 0, 32;
T_19.2 ;
    %load/vec4 v0000020fb007af50_0;
    %cmpi/s 12, 0, 32;
    %jmp/0xz T_19.3, 5;
    %ix/getv/s 4, v0000020fb007af50_0;
    %load/vec4a v0000020fb007acd0, 4;
    %pad/s 32;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_19.4, 5;
    %ix/getv/s 4, v0000020fb007af50_0;
    %load/vec4a v0000020fb007aeb0, 4;
    %ix/getv/s 4, v0000020fb007af50_0;
    %load/vec4a v0000020fb007acd0, 4;
    %load/vec4 v0000020fb007af50_0;
    %ix/vec4 4;
    %shiftr/s 4;
    %add;
    %load/vec4 v0000020fb007af50_0;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v0000020fb007aeb0, 4, 0;
    %ix/getv/s 4, v0000020fb007af50_0;
    %load/vec4a v0000020fb007acd0, 4;
    %ix/getv/s 4, v0000020fb007af50_0;
    %load/vec4a v0000020fb007aeb0, 4;
    %load/vec4 v0000020fb007af50_0;
    %ix/vec4 4;
    %shiftr/s 4;
    %sub;
    %load/vec4 v0000020fb007af50_0;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v0000020fb007acd0, 4, 0;
    %ix/getv/s 4, v0000020fb007af50_0;
    %load/vec4a v0000020fb007b1d0, 4;
    %ix/getv/s 4, v0000020fb007af50_0;
    %load/vec4a v0000020fb007b810, 4;
    %add;
    %load/vec4 v0000020fb007af50_0;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v0000020fb007b1d0, 4, 0;
    %jmp T_19.5;
T_19.4 ;
    %ix/getv/s 4, v0000020fb007af50_0;
    %load/vec4a v0000020fb007aeb0, 4;
    %ix/getv/s 4, v0000020fb007af50_0;
    %load/vec4a v0000020fb007acd0, 4;
    %load/vec4 v0000020fb007af50_0;
    %ix/vec4 4;
    %shiftr/s 4;
    %sub;
    %load/vec4 v0000020fb007af50_0;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v0000020fb007aeb0, 4, 0;
    %ix/getv/s 4, v0000020fb007af50_0;
    %load/vec4a v0000020fb007acd0, 4;
    %ix/getv/s 4, v0000020fb007af50_0;
    %load/vec4a v0000020fb007aeb0, 4;
    %load/vec4 v0000020fb007af50_0;
    %ix/vec4 4;
    %shiftr/s 4;
    %add;
    %load/vec4 v0000020fb007af50_0;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v0000020fb007acd0, 4, 0;
    %ix/getv/s 4, v0000020fb007af50_0;
    %load/vec4a v0000020fb007b1d0, 4;
    %ix/getv/s 4, v0000020fb007af50_0;
    %load/vec4a v0000020fb007b810, 4;
    %sub;
    %load/vec4 v0000020fb007af50_0;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v0000020fb007b1d0, 4, 0;
T_19.5 ;
    %load/vec4 v0000020fb007af50_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020fb007af50_0, 0, 32;
    %jmp T_19.2;
T_19.3 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000020fb007b1d0, 4;
    %store/vec4 v0000020fb007b270_0, 0, 16;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0000020fafb82d30;
T_20 ;
    %wait E_0000020fb00bde30;
    %load/vec4 v0000020fb0130c70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000020fb0131710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020fb01309f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000020fb0131df0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000020fb0068fc0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000020fb0131350_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000020fb01303b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000020fb0016660_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000020fb0016520_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000020faffceb50_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000020faffd0590_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020fb0131670_0, 0, 32;
T_20.2 ;
    %load/vec4 v0000020fb0131670_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_20.3, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0000020fb0131670_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb0130db0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0000020fb0131670_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb0132250, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0000020fb0131670_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb0130450, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0000020fb0131670_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb0130590, 0, 4;
    %load/vec4 v0000020fb0131670_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020fb0131670_0, 0, 32;
    %jmp T_20.2;
T_20.3 ;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0000020fb01306d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000020fb0131710_0, 0;
T_20.4 ;
    %load/vec4 v0000020fb0130950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.6, 8;
    %load/vec4 v0000020fb0130f90_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0000020fb0130db0, 4;
    %assign/vec4 v0000020fb0131df0_0, 0;
    %load/vec4 v0000020fb0130f90_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0000020fb0132250, 4;
    %assign/vec4 v0000020fb0068fc0_0, 0;
    %load/vec4 v0000020fb0130f90_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0000020fb0130450, 4;
    %assign/vec4 v0000020fb0131350_0, 0;
    %load/vec4 v0000020fb0130f90_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0000020fb0130590, 4;
    %assign/vec4 v0000020fb01303b0_0, 0;
    %load/vec4 v0000020fb01318f0_0;
    %load/vec4 v0000020fb0131710_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb0130db0, 0, 4;
    %load/vec4 v0000020fb0130e50_0;
    %load/vec4 v0000020fb0131710_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb0132250, 0, 4;
    %load/vec4 v0000020fb01304f0_0;
    %load/vec4 v0000020fb0131710_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb0130450, 0, 4;
    %load/vec4 v0000020fb0131210_0;
    %load/vec4 v0000020fb0131710_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb0130590, 0, 4;
    %load/vec4 v0000020fb01318f0_0;
    %assign/vec4 v0000020fb0016660_0, 0;
    %load/vec4 v0000020fb0130e50_0;
    %assign/vec4 v0000020fb0016520_0, 0;
    %load/vec4 v0000020fb01304f0_0;
    %assign/vec4 v0000020faffceb50_0, 0;
    %load/vec4 v0000020fb0131210_0;
    %assign/vec4 v0000020faffd0590_0, 0;
    %load/vec4 v0000020fb0131710_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_20.8, 8;
    %pushi/vec4 0, 0, 6;
    %jmp/1 T_20.9, 8;
T_20.8 ; End of true expr.
    %load/vec4 v0000020fb0131710_0;
    %addi 1, 0, 6;
    %jmp/0 T_20.9, 8;
 ; End of false expr.
    %blend;
T_20.9;
    %assign/vec4 v0000020fb0131710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020fb01309f0_0, 0;
    %jmp T_20.7;
T_20.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020fb01309f0_0, 0;
T_20.7 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0000020fafb82d30;
T_21 ;
    %wait E_0000020fb00bde30;
    %load/vec4 v0000020fb0130c70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020fb0015ee0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020fb00165c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020fb00153a0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0000020fb0130630_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0000020fb01306d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020fb0015ee0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020fb00165c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020fb00153a0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0000020fb0130630_0, 0;
    %jmp T_21.3;
T_21.2 ;
    %load/vec4 v0000020fb01309f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.4, 8;
    %load/vec4 v0000020fb0130630_0;
    %pad/u 32;
    %cmpi/u 64, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_21.8, 5;
    %load/vec4 v0000020fb0130630_0;
    %pad/u 32;
    %cmpi/u 80, 0, 32;
    %flag_get/vec4 5;
    %and;
T_21.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.6, 8;
    %load/vec4 v0000020fb0015ee0_0;
    %load/vec4 v0000020fb0131d50_0;
    %pad/s 32;
    %add;
    %assign/vec4 v0000020fb0015ee0_0, 0;
    %load/vec4 v0000020fb00165c0_0;
    %load/vec4 v0000020fb0130bd0_0;
    %pad/s 32;
    %add;
    %assign/vec4 v0000020fb00165c0_0, 0;
    %load/vec4 v0000020fb0130630_0;
    %pad/u 32;
    %pushi/vec4 79, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0000020fb00153a0_0, 0;
    %jmp T_21.7;
T_21.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020fb00153a0_0, 0;
T_21.7 ;
    %load/vec4 v0000020fb0130630_0;
    %addi 1, 0, 7;
    %assign/vec4 v0000020fb0130630_0, 0;
    %jmp T_21.5;
T_21.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020fb00153a0_0, 0;
T_21.5 ;
T_21.3 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0000020fafb82d30;
T_22 ;
    %wait E_0000020fb00bde30;
    %load/vec4 v0000020fb0130c70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020faffcf690_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000020faffcedd0_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0000020fb00153a0_0;
    %assign/vec4 v0000020faffcf690_0, 0;
    %load/vec4 v0000020fb01321b0_0;
    %assign/vec4 v0000020faffcedd0_0, 0;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0000020fafb82d30;
T_23 ;
    %wait E_0000020fb00bdb30;
    %load/vec4 v0000020fb00153a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %vpi_call/w 5 216 "$display", "[DBG][CFO ] acc_re=%0d acc_im=%0d angle_out=%0d eps_hat=%0d", v0000020fb0015ee0_0, v0000020fb00165c0_0, v0000020fb00163e0_0, v0000020fb01321b0_0 {0 0 0};
T_23.0 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0000020fb01488a0;
T_24 ;
    %wait E_0000020fb00bde30;
    %load/vec4 v0000020fb014bbd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000020fb014ba90_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0000020fb014b950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v0000020fb014c5d0_0;
    %muli 201, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %assign/vec4 v0000020fb014ba90_0, 0;
T_24.2 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0000020fb01488a0;
T_25 ;
    %wait E_0000020fb00bde30;
    %load/vec4 v0000020fb014bbd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000020fb014c7b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020fb014a870_0, 0, 32;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0000020fb014c7b0_0;
    %pad/s 17;
    %store/vec4 v0000020fb014c350_0, 0, 17;
    %load/vec4 v0000020fb014b950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0000020fb014c350_0, 0, 17;
T_25.2 ;
    %load/vec4 v0000020fb014c530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.4, 8;
    %load/vec4 v0000020fb014c7b0_0;
    %pad/s 17;
    %load/vec4 v0000020fb014ba90_0;
    %pad/s 17;
    %add;
    %store/vec4 v0000020fb014c350_0, 0, 17;
    %load/vec4 v0000020fb014a870_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz  T_25.6, 5;
    %vpi_call/w 12 104 "$display", "[DBG][NCO ] T=%0t step=%0d phase_inc=%0d acc_before=%0d acc_after=%0d", $time, v0000020fb014a870_0, v0000020fb014ba90_0, v0000020fb014c7b0_0, v0000020fb014c350_0 {0 0 0};
    %load/vec4 v0000020fb014a870_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020fb014a870_0, 0, 32;
T_25.6 ;
T_25.4 ;
    %load/vec4 v0000020fb014af50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.8, 8;
    %load/vec4 v0000020fb014c350_0;
    %load/vec4 v0000020fb014acd0_0;
    %pad/s 17;
    %sub;
    %store/vec4 v0000020fb014c350_0, 0, 17;
T_25.8 ;
    %load/vec4 v0000020fb014c350_0;
    %cmpi/s 6434, 0, 17;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_25.10, 5;
    %load/vec4 v0000020fb014c350_0;
    %subi 12868, 0, 17;
    %pad/s 16;
    %assign/vec4 v0000020fb014c7b0_0, 0;
    %jmp T_25.11;
T_25.10 ;
    %load/vec4 v0000020fb014c350_0;
    %cmpi/s 124638, 0, 17;
    %jmp/0xz  T_25.12, 5;
    %load/vec4 v0000020fb014c350_0;
    %addi 12868, 0, 17;
    %pad/s 16;
    %assign/vec4 v0000020fb014c7b0_0, 0;
    %jmp T_25.13;
T_25.12 ;
    %load/vec4 v0000020fb014c350_0;
    %parti/s 16, 0, 2;
    %assign/vec4 v0000020fb014c7b0_0, 0;
T_25.13 ;
T_25.11 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0000020fb01488a0;
T_26 ;
    %wait E_0000020fb00bdb30;
    %load/vec4 v0000020fb014c7b0_0;
    %assign/vec4 v0000020fb014c0d0_0, 0;
    %jmp T_26;
    .thread T_26;
    .scope S_0000020fb0149520;
T_27 ;
    %wait E_0000020fb00bf130;
    %load/vec4 v0000020fb014c670_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020fb014bc70, 4, 0;
    %load/vec4 v0000020fb014bd10_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020fb014ae10, 4, 0;
    %load/vec4 v0000020fb014a4b0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020fb014c850, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020fb014b9f0_0, 0, 32;
T_27.0 ;
    %load/vec4 v0000020fb014b9f0_0;
    %cmpi/s 12, 0, 32;
    %jmp/0xz T_27.1, 5;
    %ix/getv/s 4, v0000020fb014b9f0_0;
    %load/vec4a v0000020fb014c850, 4;
    %pad/s 32;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_27.2, 5;
    %ix/getv/s 4, v0000020fb014b9f0_0;
    %load/vec4a v0000020fb014bc70, 4;
    %ix/getv/s 4, v0000020fb014b9f0_0;
    %load/vec4a v0000020fb014ae10, 4;
    %load/vec4 v0000020fb014b9f0_0;
    %ix/vec4 4;
    %shiftr/s 4;
    %sub;
    %load/vec4 v0000020fb014b9f0_0;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v0000020fb014bc70, 4, 0;
    %ix/getv/s 4, v0000020fb014b9f0_0;
    %load/vec4a v0000020fb014ae10, 4;
    %ix/getv/s 4, v0000020fb014b9f0_0;
    %load/vec4a v0000020fb014bc70, 4;
    %load/vec4 v0000020fb014b9f0_0;
    %ix/vec4 4;
    %shiftr/s 4;
    %add;
    %load/vec4 v0000020fb014b9f0_0;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v0000020fb014ae10, 4, 0;
    %ix/getv/s 4, v0000020fb014b9f0_0;
    %load/vec4a v0000020fb014c850, 4;
    %ix/getv/s 4, v0000020fb014b9f0_0;
    %load/vec4a v0000020fb014ad70, 4;
    %sub;
    %load/vec4 v0000020fb014b9f0_0;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v0000020fb014c850, 4, 0;
    %jmp T_27.3;
T_27.2 ;
    %ix/getv/s 4, v0000020fb014b9f0_0;
    %load/vec4a v0000020fb014bc70, 4;
    %ix/getv/s 4, v0000020fb014b9f0_0;
    %load/vec4a v0000020fb014ae10, 4;
    %load/vec4 v0000020fb014b9f0_0;
    %ix/vec4 4;
    %shiftr/s 4;
    %add;
    %load/vec4 v0000020fb014b9f0_0;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v0000020fb014bc70, 4, 0;
    %ix/getv/s 4, v0000020fb014b9f0_0;
    %load/vec4a v0000020fb014ae10, 4;
    %ix/getv/s 4, v0000020fb014b9f0_0;
    %load/vec4a v0000020fb014bc70, 4;
    %load/vec4 v0000020fb014b9f0_0;
    %ix/vec4 4;
    %shiftr/s 4;
    %sub;
    %load/vec4 v0000020fb014b9f0_0;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v0000020fb014ae10, 4, 0;
    %ix/getv/s 4, v0000020fb014b9f0_0;
    %load/vec4a v0000020fb014c850, 4;
    %ix/getv/s 4, v0000020fb014b9f0_0;
    %load/vec4a v0000020fb014ad70, 4;
    %add;
    %load/vec4 v0000020fb014b9f0_0;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v0000020fb014c850, 4, 0;
T_27.3 ;
    %load/vec4 v0000020fb014b9f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020fb014b9f0_0, 0, 32;
    %jmp T_27.0;
T_27.1 ;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0000020fb0149520;
T_28 ;
    %wait E_0000020fb00bf330;
    %load/vec4 v0000020fb014c210_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %pad/s 16;
    %store/vec4 v0000020fb014c170_0, 0, 16;
    %load/vec4 v0000020fb014b450_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %pad/s 16;
    %store/vec4 v0000020fb014c710_0, 0, 16;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0000020fb01496b0;
T_29 ;
    %wait E_0000020fb00bf3b0;
    %load/vec4 v0000020fb01518a0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020fb0151580, 4, 0;
    %load/vec4 v0000020fb0151440_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020fb0151940, 4, 0;
    %load/vec4 v0000020fb0151c60_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020fb0151800, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020fb014a730_0, 0, 32;
T_29.0 ;
    %load/vec4 v0000020fb014a730_0;
    %cmpi/s 12, 0, 32;
    %jmp/0xz T_29.1, 5;
    %ix/getv/s 4, v0000020fb014a730_0;
    %load/vec4a v0000020fb0151800, 4;
    %pad/s 32;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_29.2, 5;
    %ix/getv/s 4, v0000020fb014a730_0;
    %load/vec4a v0000020fb0151580, 4;
    %ix/getv/s 4, v0000020fb014a730_0;
    %load/vec4a v0000020fb0151940, 4;
    %load/vec4 v0000020fb014a730_0;
    %ix/vec4 4;
    %shiftr/s 4;
    %sub;
    %load/vec4 v0000020fb014a730_0;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v0000020fb0151580, 4, 0;
    %ix/getv/s 4, v0000020fb014a730_0;
    %load/vec4a v0000020fb0151940, 4;
    %ix/getv/s 4, v0000020fb014a730_0;
    %load/vec4a v0000020fb0151580, 4;
    %load/vec4 v0000020fb014a730_0;
    %ix/vec4 4;
    %shiftr/s 4;
    %add;
    %load/vec4 v0000020fb014a730_0;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v0000020fb0151940, 4, 0;
    %ix/getv/s 4, v0000020fb014a730_0;
    %load/vec4a v0000020fb0151800, 4;
    %ix/getv/s 4, v0000020fb014a730_0;
    %load/vec4a v0000020fb014b590, 4;
    %sub;
    %load/vec4 v0000020fb014a730_0;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v0000020fb0151800, 4, 0;
    %jmp T_29.3;
T_29.2 ;
    %ix/getv/s 4, v0000020fb014a730_0;
    %load/vec4a v0000020fb0151580, 4;
    %ix/getv/s 4, v0000020fb014a730_0;
    %load/vec4a v0000020fb0151940, 4;
    %load/vec4 v0000020fb014a730_0;
    %ix/vec4 4;
    %shiftr/s 4;
    %add;
    %load/vec4 v0000020fb014a730_0;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v0000020fb0151580, 4, 0;
    %ix/getv/s 4, v0000020fb014a730_0;
    %load/vec4a v0000020fb0151940, 4;
    %ix/getv/s 4, v0000020fb014a730_0;
    %load/vec4a v0000020fb0151580, 4;
    %load/vec4 v0000020fb014a730_0;
    %ix/vec4 4;
    %shiftr/s 4;
    %sub;
    %load/vec4 v0000020fb014a730_0;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v0000020fb0151940, 4, 0;
    %ix/getv/s 4, v0000020fb014a730_0;
    %load/vec4a v0000020fb0151800, 4;
    %ix/getv/s 4, v0000020fb014a730_0;
    %load/vec4a v0000020fb014b590, 4;
    %add;
    %load/vec4 v0000020fb014a730_0;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v0000020fb0151800, 4, 0;
T_29.3 ;
    %load/vec4 v0000020fb014a730_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020fb014a730_0, 0, 32;
    %jmp T_29.0;
T_29.1 ;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0000020fb01496b0;
T_30 ;
    %wait E_0000020fb00bee30;
    %load/vec4 v0000020fb01522a0_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %pad/s 16;
    %store/vec4 v0000020fb0151d00_0, 0, 16;
    %load/vec4 v0000020fb0150e00_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %pad/s 16;
    %store/vec4 v0000020fb0151080_0, 0, 16;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0000020fb01499d0;
T_31 ;
    %wait E_0000020fb00bde30;
    %load/vec4 v0000020fb0151260_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020fb0151da0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000020fb01513a0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000020fb0151300_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000020fb0151a80_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000020fb0151b20_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020fb0152200_0, 0, 32;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0000020fb0150ea0_0;
    %assign/vec4 v0000020fb0151da0_0, 0;
    %load/vec4 v0000020fb0150fe0_0;
    %assign/vec4 v0000020fb01513a0_0, 0;
    %load/vec4 v0000020fb0150f40_0;
    %assign/vec4 v0000020fb0151300_0, 0;
    %load/vec4 v0000020fb01514e0_0;
    %assign/vec4 v0000020fb0151a80_0, 0;
    %load/vec4 v0000020fb01511c0_0;
    %assign/vec4 v0000020fb0151b20_0, 0;
    %load/vec4 v0000020fb0150ea0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_31.4, 9;
    %load/vec4 v0000020fb0152200_0;
    %cmpi/s 8, 0, 32;
    %flag_get/vec4 5;
    %and;
T_31.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.2, 8;
    %vpi_call/w 13 62 "$display", "[DBG][CFO_ROT] T=%0t step=%0d phase_eff=%0d in1=(%0d,%0d) out1=(%0d,%0d) in2=(%0d,%0d) out2=(%0d,%0d)", $time, v0000020fb0152200_0, v0000020fb0151e40_0, v0000020fb01519e0_0, v0000020fb0151120_0, v0000020fb0150fe0_0, v0000020fb0150f40_0, v0000020fb0150cc0_0, v0000020fb0150c20_0, v0000020fb01514e0_0, v0000020fb01511c0_0 {0 0 0};
    %load/vec4 v0000020fb0152200_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020fb0152200_0, 0, 32;
T_31.2 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0000020fb0148580;
T_32 ;
    %wait E_0000020fb00bde30;
    %load/vec4 v0000020fb0146d30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0000020fb0147cd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020fb0146dd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020fb01477d0_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020fb01477d0_0, 0;
    %load/vec4 v0000020fb0147190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %load/vec4 v0000020fb0147410_0;
    %load/vec4 v0000020fb0146dd0_0;
    %load/vec4 v0000020fb0147cd0_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb0147550, 0, 4;
    %load/vec4 v0000020fb0146e70_0;
    %load/vec4 v0000020fb0146dd0_0;
    %load/vec4 v0000020fb0147cd0_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb01474b0, 0, 4;
    %load/vec4 v0000020fb0147cd0_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %jmp/0xz  T_32.4, 4;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0000020fb0147cd0_0, 0;
    %load/vec4 v0000020fb0146dd0_0;
    %inv;
    %assign/vec4 v0000020fb0146dd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020fb01477d0_0, 0;
    %jmp T_32.5;
T_32.4 ;
    %load/vec4 v0000020fb0147cd0_0;
    %addi 1, 0, 7;
    %assign/vec4 v0000020fb0147cd0_0, 0;
T_32.5 ;
T_32.2 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0000020fb0148580;
T_33 ;
    %wait E_0000020fb00bde30;
    %load/vec4 v0000020fb0146d30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020fb0147af0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020fb0148130_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0000020fb0146fb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020fb0147910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020fb0148270_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020fb0148130_0, 0;
    %load/vec4 v0000020fb0146fb0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_33.2, 4;
    %load/vec4 v0000020fb0146fb0_0;
    %subi 1, 0, 7;
    %assign/vec4 v0000020fb0146fb0_0, 0;
T_33.2 ;
    %load/vec4 v0000020fb0146fb0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_33.6, 4;
    %load/vec4 v0000020fb0147910_0;
    %and;
T_33.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.4, 8;
    %load/vec4 v0000020fb0148270_0;
    %assign/vec4 v0000020fb0147af0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020fb0148130_0, 0;
    %pushi/vec4 64, 0, 7;
    %assign/vec4 v0000020fb0146fb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020fb0147910_0, 0;
T_33.4 ;
    %load/vec4 v0000020fb01477d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.7, 8;
    %load/vec4 v0000020fb0146fb0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_33.11, 4;
    %load/vec4 v0000020fb0147910_0;
    %nor/r;
    %and;
T_33.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.9, 8;
    %load/vec4 v0000020fb0146dd0_0;
    %inv;
    %assign/vec4 v0000020fb0147af0_0, 0;
    %alloc S_0000020fb0148710;
    %load/vec4 v0000020fb0146dd0_0;
    %inv;
    %store/vec4 v0000020fb01443f0_0, 0, 1;
    %fork TD_tb_top_receiver.u_top.u_fft1.run_fft, S_0000020fb0148710;
    %join;
    %free S_0000020fb0148710;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020fb0148130_0, 0;
    %pushi/vec4 64, 0, 7;
    %assign/vec4 v0000020fb0146fb0_0, 0;
    %jmp T_33.10;
T_33.9 ;
    %load/vec4 v0000020fb0147910_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.12, 8;
    %load/vec4 v0000020fb0146dd0_0;
    %inv;
    %assign/vec4 v0000020fb0148270_0, 0;
    %alloc S_0000020fb0148710;
    %load/vec4 v0000020fb0146dd0_0;
    %inv;
    %store/vec4 v0000020fb01443f0_0, 0, 1;
    %fork TD_tb_top_receiver.u_top.u_fft1.run_fft, S_0000020fb0148710;
    %join;
    %free S_0000020fb0148710;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020fb0147910_0, 0;
T_33.12 ;
T_33.10 ;
T_33.7 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0000020fb0149200;
T_34 ;
    %wait E_0000020fb00bde30;
    %load/vec4 v0000020fb014aa50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0000020fb014bf90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020fb014c2b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020fb014bdb0_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020fb014bdb0_0, 0;
    %load/vec4 v0000020fb014a5f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %load/vec4 v0000020fb014c3f0_0;
    %load/vec4 v0000020fb014c2b0_0;
    %load/vec4 v0000020fb014bf90_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb014c8f0, 0, 4;
    %load/vec4 v0000020fb014b630_0;
    %load/vec4 v0000020fb014c2b0_0;
    %load/vec4 v0000020fb014bf90_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb014aff0, 0, 4;
    %load/vec4 v0000020fb014bf90_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %jmp/0xz  T_34.4, 4;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0000020fb014bf90_0, 0;
    %load/vec4 v0000020fb014c2b0_0;
    %inv;
    %assign/vec4 v0000020fb014c2b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020fb014bdb0_0, 0;
    %jmp T_34.5;
T_34.4 ;
    %load/vec4 v0000020fb014bf90_0;
    %addi 1, 0, 7;
    %assign/vec4 v0000020fb014bf90_0, 0;
T_34.5 ;
T_34.2 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0000020fb0149200;
T_35 ;
    %wait E_0000020fb00bde30;
    %load/vec4 v0000020fb014aa50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020fb014ac30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020fb014c490_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0000020fb014aeb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020fb014be50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020fb014ca30_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020fb014c490_0, 0;
    %load/vec4 v0000020fb014aeb0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_35.2, 4;
    %load/vec4 v0000020fb014aeb0_0;
    %subi 1, 0, 7;
    %assign/vec4 v0000020fb014aeb0_0, 0;
T_35.2 ;
    %load/vec4 v0000020fb014aeb0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_35.6, 4;
    %load/vec4 v0000020fb014be50_0;
    %and;
T_35.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.4, 8;
    %load/vec4 v0000020fb014ca30_0;
    %assign/vec4 v0000020fb014ac30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020fb014c490_0, 0;
    %pushi/vec4 64, 0, 7;
    %assign/vec4 v0000020fb014aeb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020fb014be50_0, 0;
T_35.4 ;
    %load/vec4 v0000020fb014bdb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.7, 8;
    %load/vec4 v0000020fb014aeb0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_35.11, 4;
    %load/vec4 v0000020fb014be50_0;
    %nor/r;
    %and;
T_35.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.9, 8;
    %load/vec4 v0000020fb014c2b0_0;
    %inv;
    %assign/vec4 v0000020fb014ac30_0, 0;
    %alloc S_0000020fb0149e80;
    %load/vec4 v0000020fb014c2b0_0;
    %inv;
    %store/vec4 v0000020fb014de30_0, 0, 1;
    %fork TD_tb_top_receiver.u_top.u_fft2.run_fft, S_0000020fb0149e80;
    %join;
    %free S_0000020fb0149e80;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020fb014c490_0, 0;
    %pushi/vec4 64, 0, 7;
    %assign/vec4 v0000020fb014aeb0_0, 0;
    %jmp T_35.10;
T_35.9 ;
    %load/vec4 v0000020fb014be50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.12, 8;
    %load/vec4 v0000020fb014c2b0_0;
    %inv;
    %assign/vec4 v0000020fb014ca30_0, 0;
    %alloc S_0000020fb0149e80;
    %load/vec4 v0000020fb014c2b0_0;
    %inv;
    %store/vec4 v0000020fb014de30_0, 0, 1;
    %fork TD_tb_top_receiver.u_top.u_fft2.run_fft, S_0000020fb0149e80;
    %join;
    %free S_0000020fb0149e80;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020fb014be50_0, 0;
T_35.12 ;
T_35.10 ;
T_35.7 ;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0000020fb0158370;
T_36 ;
    %wait E_0000020fb00beaf0;
    %load/vec4 v0000020fb0159670_0;
    %cmpi/s 32767, 0, 33;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_36.0, 5;
    %pushi/vec4 32767, 0, 16;
    %store/vec4 v0000020fb015a9d0_0, 0, 16;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0000020fb0159670_0;
    %pushi/vec4 4294950912, 0, 32;
    %concati/vec4 0, 0, 1;
    %cmp/s;
    %jmp/0xz  T_36.2, 5;
    %pushi/vec4 32768, 0, 16;
    %store/vec4 v0000020fb015a9d0_0, 0, 16;
    %jmp T_36.3;
T_36.2 ;
    %load/vec4 v0000020fb0159670_0;
    %parti/s 16, 0, 2;
    %store/vec4 v0000020fb015a9d0_0, 0, 16;
T_36.3 ;
T_36.1 ;
    %load/vec4 v0000020fb015b150_0;
    %cmpi/s 32767, 0, 33;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_36.4, 5;
    %pushi/vec4 32767, 0, 16;
    %store/vec4 v0000020fb015a1b0_0, 0, 16;
    %jmp T_36.5;
T_36.4 ;
    %load/vec4 v0000020fb015b150_0;
    %pushi/vec4 4294950912, 0, 32;
    %concati/vec4 0, 0, 1;
    %cmp/s;
    %jmp/0xz  T_36.6, 5;
    %pushi/vec4 32768, 0, 16;
    %store/vec4 v0000020fb015a1b0_0, 0, 16;
    %jmp T_36.7;
T_36.6 ;
    %load/vec4 v0000020fb015b150_0;
    %parti/s 16, 0, 2;
    %store/vec4 v0000020fb015a1b0_0, 0, 16;
T_36.7 ;
T_36.5 ;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0000020fb0158050;
T_37 ;
    %wait E_0000020fb00bf370;
    %load/vec4 v0000020fb015b330_0;
    %cmpi/s 32767, 0, 33;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_37.0, 5;
    %pushi/vec4 32767, 0, 16;
    %store/vec4 v0000020fb015a110_0, 0, 16;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0000020fb015b330_0;
    %pushi/vec4 4294950912, 0, 32;
    %concati/vec4 0, 0, 1;
    %cmp/s;
    %jmp/0xz  T_37.2, 5;
    %pushi/vec4 32768, 0, 16;
    %store/vec4 v0000020fb015a110_0, 0, 16;
    %jmp T_37.3;
T_37.2 ;
    %load/vec4 v0000020fb015b330_0;
    %parti/s 16, 0, 2;
    %store/vec4 v0000020fb015a110_0, 0, 16;
T_37.3 ;
T_37.1 ;
    %load/vec4 v0000020fb0159cb0_0;
    %cmpi/s 32767, 0, 33;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_37.4, 5;
    %pushi/vec4 32767, 0, 16;
    %store/vec4 v0000020fb015ad90_0, 0, 16;
    %jmp T_37.5;
T_37.4 ;
    %load/vec4 v0000020fb0159cb0_0;
    %pushi/vec4 4294950912, 0, 32;
    %concati/vec4 0, 0, 1;
    %cmp/s;
    %jmp/0xz  T_37.6, 5;
    %pushi/vec4 32768, 0, 16;
    %store/vec4 v0000020fb015ad90_0, 0, 16;
    %jmp T_37.7;
T_37.6 ;
    %load/vec4 v0000020fb0159cb0_0;
    %parti/s 16, 0, 2;
    %store/vec4 v0000020fb015ad90_0, 0, 16;
T_37.7 ;
T_37.5 ;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0000020fb01570b0;
T_38 ;
    %wait E_0000020fb00beff0;
    %load/vec4 v0000020fb015d590_0;
    %cmpi/s 32767, 0, 33;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_38.0, 5;
    %pushi/vec4 32767, 0, 16;
    %store/vec4 v0000020fb015d8b0_0, 0, 16;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0000020fb015d590_0;
    %pushi/vec4 4294950912, 0, 32;
    %concati/vec4 0, 0, 1;
    %cmp/s;
    %jmp/0xz  T_38.2, 5;
    %pushi/vec4 32768, 0, 16;
    %store/vec4 v0000020fb015d8b0_0, 0, 16;
    %jmp T_38.3;
T_38.2 ;
    %load/vec4 v0000020fb015d590_0;
    %parti/s 16, 0, 2;
    %store/vec4 v0000020fb015d8b0_0, 0, 16;
T_38.3 ;
T_38.1 ;
    %load/vec4 v0000020fb015c910_0;
    %cmpi/s 32767, 0, 33;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_38.4, 5;
    %pushi/vec4 32767, 0, 16;
    %store/vec4 v0000020fb015bf10_0, 0, 16;
    %jmp T_38.5;
T_38.4 ;
    %load/vec4 v0000020fb015c910_0;
    %pushi/vec4 4294950912, 0, 32;
    %concati/vec4 0, 0, 1;
    %cmp/s;
    %jmp/0xz  T_38.6, 5;
    %pushi/vec4 32768, 0, 16;
    %store/vec4 v0000020fb015bf10_0, 0, 16;
    %jmp T_38.7;
T_38.6 ;
    %load/vec4 v0000020fb015c910_0;
    %parti/s 16, 0, 2;
    %store/vec4 v0000020fb015bf10_0, 0, 16;
T_38.7 ;
T_38.5 ;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0000020fb01581e0;
T_39 ;
    %wait E_0000020fb00bedb0;
    %load/vec4 v0000020fb015b5b0_0;
    %cmpi/s 32767, 0, 33;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_39.0, 5;
    %pushi/vec4 32767, 0, 16;
    %store/vec4 v0000020fb015bb50_0, 0, 16;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0000020fb015b5b0_0;
    %pushi/vec4 4294950912, 0, 32;
    %concati/vec4 0, 0, 1;
    %cmp/s;
    %jmp/0xz  T_39.2, 5;
    %pushi/vec4 32768, 0, 16;
    %store/vec4 v0000020fb015bb50_0, 0, 16;
    %jmp T_39.3;
T_39.2 ;
    %load/vec4 v0000020fb015b5b0_0;
    %parti/s 16, 0, 2;
    %store/vec4 v0000020fb015bb50_0, 0, 16;
T_39.3 ;
T_39.1 ;
    %load/vec4 v0000020fb015c5f0_0;
    %cmpi/s 32767, 0, 33;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_39.4, 5;
    %pushi/vec4 32767, 0, 16;
    %store/vec4 v0000020fb015bab0_0, 0, 16;
    %jmp T_39.5;
T_39.4 ;
    %load/vec4 v0000020fb015c5f0_0;
    %pushi/vec4 4294950912, 0, 32;
    %concati/vec4 0, 0, 1;
    %cmp/s;
    %jmp/0xz  T_39.6, 5;
    %pushi/vec4 32768, 0, 16;
    %store/vec4 v0000020fb015bab0_0, 0, 16;
    %jmp T_39.7;
T_39.6 ;
    %load/vec4 v0000020fb015c5f0_0;
    %parti/s 16, 0, 2;
    %store/vec4 v0000020fb015bab0_0, 0, 16;
T_39.7 ;
T_39.5 ;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0000020fb0148bc0;
T_40 ;
    %wait E_0000020fb00bde30;
    %load/vec4 v0000020fb015d270_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020fb015bfb0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000020fb015c870_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000020fb015bd30_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000020fb015c370_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000020fb015b650_0, 0;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v0000020fb015c050_0;
    %assign/vec4 v0000020fb015bfb0_0, 0;
    %load/vec4 v0000020fb015c050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.2, 8;
    %load/vec4 v0000020fb015caf0_0;
    %load/vec4 v0000020fb015cb90_0;
    %store/vec4 v0000020fb0156210_0, 0, 16;
    %store/vec4 v0000020fb0155b30_0, 0, 16;
    %callf/vec4 TD_tb_top_receiver.u_top.u_zf.sat_add, S_0000020fb0158500;
    %assign/vec4 v0000020fb015c870_0, 0;
    %load/vec4 v0000020fb015c410_0;
    %load/vec4 v0000020fb015d310_0;
    %store/vec4 v0000020fb0156210_0, 0, 16;
    %store/vec4 v0000020fb0155b30_0, 0, 16;
    %callf/vec4 TD_tb_top_receiver.u_top.u_zf.sat_add, S_0000020fb0158500;
    %assign/vec4 v0000020fb015bd30_0, 0;
    %load/vec4 v0000020fb015d090_0;
    %load/vec4 v0000020fb015d450_0;
    %store/vec4 v0000020fb0156210_0, 0, 16;
    %store/vec4 v0000020fb0155b30_0, 0, 16;
    %callf/vec4 TD_tb_top_receiver.u_top.u_zf.sat_add, S_0000020fb0158500;
    %assign/vec4 v0000020fb015c370_0, 0;
    %load/vec4 v0000020fb015ccd0_0;
    %load/vec4 v0000020fb015d1d0_0;
    %store/vec4 v0000020fb0156210_0, 0, 16;
    %store/vec4 v0000020fb0155b30_0, 0, 16;
    %callf/vec4 TD_tb_top_receiver.u_top.u_zf.sat_add, S_0000020fb0158500;
    %assign/vec4 v0000020fb015b650_0, 0;
    %jmp T_40.3;
T_40.2 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000020fb015c870_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000020fb015bd30_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000020fb015c370_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000020fb015b650_0, 0;
T_40.3 ;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0000020fb012f6c0;
T_41 ;
    %wait E_0000020fb00be530;
    %load/vec4 v0000020fb0142f10_0;
    %pad/s 32;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_41.0, 5;
    %load/vec4 v0000020fb0142f10_0;
    %inv;
    %pushi/vec4 1, 0, 16;
    %add;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020fb0142830, 4, 0;
    %load/vec4 v0000020fb0142b50_0;
    %inv;
    %pushi/vec4 1, 0, 16;
    %add;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020fb0143730, 4, 0;
    %pushi/vec4 6434, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020fb0143690, 4, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0000020fb0142f10_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020fb0142830, 4, 0;
    %load/vec4 v0000020fb0142b50_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020fb0143730, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020fb0143690, 4, 0;
T_41.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020fb01428d0_0, 0, 32;
T_41.2 ;
    %load/vec4 v0000020fb01428d0_0;
    %cmpi/s 12, 0, 32;
    %jmp/0xz T_41.3, 5;
    %ix/getv/s 4, v0000020fb01428d0_0;
    %load/vec4a v0000020fb0143730, 4;
    %pad/s 32;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_41.4, 5;
    %ix/getv/s 4, v0000020fb01428d0_0;
    %load/vec4a v0000020fb0142830, 4;
    %ix/getv/s 4, v0000020fb01428d0_0;
    %load/vec4a v0000020fb0143730, 4;
    %load/vec4 v0000020fb01428d0_0;
    %ix/vec4 4;
    %shiftr/s 4;
    %add;
    %load/vec4 v0000020fb01428d0_0;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v0000020fb0142830, 4, 0;
    %ix/getv/s 4, v0000020fb01428d0_0;
    %load/vec4a v0000020fb0143730, 4;
    %ix/getv/s 4, v0000020fb01428d0_0;
    %load/vec4a v0000020fb0142830, 4;
    %load/vec4 v0000020fb01428d0_0;
    %ix/vec4 4;
    %shiftr/s 4;
    %sub;
    %load/vec4 v0000020fb01428d0_0;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v0000020fb0143730, 4, 0;
    %ix/getv/s 4, v0000020fb01428d0_0;
    %load/vec4a v0000020fb0143690, 4;
    %ix/getv/s 4, v0000020fb01428d0_0;
    %load/vec4a v0000020fb0143af0, 4;
    %add;
    %load/vec4 v0000020fb01428d0_0;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v0000020fb0143690, 4, 0;
    %jmp T_41.5;
T_41.4 ;
    %ix/getv/s 4, v0000020fb01428d0_0;
    %load/vec4a v0000020fb0142830, 4;
    %ix/getv/s 4, v0000020fb01428d0_0;
    %load/vec4a v0000020fb0143730, 4;
    %load/vec4 v0000020fb01428d0_0;
    %ix/vec4 4;
    %shiftr/s 4;
    %sub;
    %load/vec4 v0000020fb01428d0_0;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v0000020fb0142830, 4, 0;
    %ix/getv/s 4, v0000020fb01428d0_0;
    %load/vec4a v0000020fb0143730, 4;
    %ix/getv/s 4, v0000020fb01428d0_0;
    %load/vec4a v0000020fb0142830, 4;
    %load/vec4 v0000020fb01428d0_0;
    %ix/vec4 4;
    %shiftr/s 4;
    %add;
    %load/vec4 v0000020fb01428d0_0;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v0000020fb0143730, 4, 0;
    %ix/getv/s 4, v0000020fb01428d0_0;
    %load/vec4a v0000020fb0143690, 4;
    %ix/getv/s 4, v0000020fb01428d0_0;
    %load/vec4a v0000020fb0143af0, 4;
    %sub;
    %load/vec4 v0000020fb01428d0_0;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v0000020fb0143690, 4, 0;
T_41.5 ;
    %load/vec4 v0000020fb01428d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020fb01428d0_0, 0, 32;
    %jmp T_41.2;
T_41.3 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000020fb0143690, 4;
    %store/vec4 v0000020fb0142c90_0, 0, 16;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0000020fb012f850;
T_42 ;
    %wait E_0000020fb00becf0;
    %load/vec4 v0000020fb01437d0_0;
    %pad/s 32;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_42.0, 5;
    %load/vec4 v0000020fb01437d0_0;
    %inv;
    %pushi/vec4 1, 0, 16;
    %add;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020fb0143b90, 4, 0;
    %load/vec4 v0000020fb01435f0_0;
    %inv;
    %pushi/vec4 1, 0, 16;
    %add;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020fb0144130, 4, 0;
    %pushi/vec4 6434, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020fb0143370, 4, 0;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v0000020fb01437d0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020fb0143b90, 4, 0;
    %load/vec4 v0000020fb01435f0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020fb0144130, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020fb0143370, 4, 0;
T_42.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020fb0142fb0_0, 0, 32;
T_42.2 ;
    %load/vec4 v0000020fb0142fb0_0;
    %cmpi/s 12, 0, 32;
    %jmp/0xz T_42.3, 5;
    %ix/getv/s 4, v0000020fb0142fb0_0;
    %load/vec4a v0000020fb0144130, 4;
    %pad/s 32;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_42.4, 5;
    %ix/getv/s 4, v0000020fb0142fb0_0;
    %load/vec4a v0000020fb0143b90, 4;
    %ix/getv/s 4, v0000020fb0142fb0_0;
    %load/vec4a v0000020fb0144130, 4;
    %load/vec4 v0000020fb0142fb0_0;
    %ix/vec4 4;
    %shiftr/s 4;
    %add;
    %load/vec4 v0000020fb0142fb0_0;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v0000020fb0143b90, 4, 0;
    %ix/getv/s 4, v0000020fb0142fb0_0;
    %load/vec4a v0000020fb0144130, 4;
    %ix/getv/s 4, v0000020fb0142fb0_0;
    %load/vec4a v0000020fb0143b90, 4;
    %load/vec4 v0000020fb0142fb0_0;
    %ix/vec4 4;
    %shiftr/s 4;
    %sub;
    %load/vec4 v0000020fb0142fb0_0;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v0000020fb0144130, 4, 0;
    %ix/getv/s 4, v0000020fb0142fb0_0;
    %load/vec4a v0000020fb0143370, 4;
    %ix/getv/s 4, v0000020fb0142fb0_0;
    %load/vec4a v0000020fb0143f50, 4;
    %add;
    %load/vec4 v0000020fb0142fb0_0;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v0000020fb0143370, 4, 0;
    %jmp T_42.5;
T_42.4 ;
    %ix/getv/s 4, v0000020fb0142fb0_0;
    %load/vec4a v0000020fb0143b90, 4;
    %ix/getv/s 4, v0000020fb0142fb0_0;
    %load/vec4a v0000020fb0144130, 4;
    %load/vec4 v0000020fb0142fb0_0;
    %ix/vec4 4;
    %shiftr/s 4;
    %sub;
    %load/vec4 v0000020fb0142fb0_0;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v0000020fb0143b90, 4, 0;
    %ix/getv/s 4, v0000020fb0142fb0_0;
    %load/vec4a v0000020fb0144130, 4;
    %ix/getv/s 4, v0000020fb0142fb0_0;
    %load/vec4a v0000020fb0143b90, 4;
    %load/vec4 v0000020fb0142fb0_0;
    %ix/vec4 4;
    %shiftr/s 4;
    %add;
    %load/vec4 v0000020fb0142fb0_0;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v0000020fb0144130, 4, 0;
    %ix/getv/s 4, v0000020fb0142fb0_0;
    %load/vec4a v0000020fb0143370, 4;
    %ix/getv/s 4, v0000020fb0142fb0_0;
    %load/vec4a v0000020fb0143f50, 4;
    %sub;
    %load/vec4 v0000020fb0142fb0_0;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v0000020fb0143370, 4, 0;
T_42.5 ;
    %load/vec4 v0000020fb0142fb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020fb0142fb0_0, 0, 32;
    %jmp T_42.2;
T_42.3 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000020fb0143370, 4;
    %store/vec4 v0000020fb01430f0_0, 0, 16;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0000020fb012fb70;
T_43 ;
    %wait E_0000020fb00be2b0;
    %load/vec4 v0000020fb0130810_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020fb0131530, 4, 0;
    %load/vec4 v0000020fb01315d0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020fb01312b0, 4, 0;
    %load/vec4 v0000020fb0130770_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020fb0131c10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020fb0131a30_0, 0, 32;
T_43.0 ;
    %load/vec4 v0000020fb0131a30_0;
    %cmpi/s 12, 0, 32;
    %jmp/0xz T_43.1, 5;
    %ix/getv/s 4, v0000020fb0131a30_0;
    %load/vec4a v0000020fb0131c10, 4;
    %pad/s 32;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_43.2, 5;
    %ix/getv/s 4, v0000020fb0131a30_0;
    %load/vec4a v0000020fb0131530, 4;
    %ix/getv/s 4, v0000020fb0131a30_0;
    %load/vec4a v0000020fb01312b0, 4;
    %load/vec4 v0000020fb0131a30_0;
    %ix/vec4 4;
    %shiftr/s 4;
    %sub;
    %load/vec4 v0000020fb0131a30_0;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v0000020fb0131530, 4, 0;
    %ix/getv/s 4, v0000020fb0131a30_0;
    %load/vec4a v0000020fb01312b0, 4;
    %ix/getv/s 4, v0000020fb0131a30_0;
    %load/vec4a v0000020fb0131530, 4;
    %load/vec4 v0000020fb0131a30_0;
    %ix/vec4 4;
    %shiftr/s 4;
    %add;
    %load/vec4 v0000020fb0131a30_0;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v0000020fb01312b0, 4, 0;
    %ix/getv/s 4, v0000020fb0131a30_0;
    %load/vec4a v0000020fb0131c10, 4;
    %ix/getv/s 4, v0000020fb0131a30_0;
    %load/vec4a v0000020fb0131cb0, 4;
    %sub;
    %load/vec4 v0000020fb0131a30_0;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v0000020fb0131c10, 4, 0;
    %jmp T_43.3;
T_43.2 ;
    %ix/getv/s 4, v0000020fb0131a30_0;
    %load/vec4a v0000020fb0131530, 4;
    %ix/getv/s 4, v0000020fb0131a30_0;
    %load/vec4a v0000020fb01312b0, 4;
    %load/vec4 v0000020fb0131a30_0;
    %ix/vec4 4;
    %shiftr/s 4;
    %add;
    %load/vec4 v0000020fb0131a30_0;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v0000020fb0131530, 4, 0;
    %ix/getv/s 4, v0000020fb0131a30_0;
    %load/vec4a v0000020fb01312b0, 4;
    %ix/getv/s 4, v0000020fb0131a30_0;
    %load/vec4a v0000020fb0131530, 4;
    %load/vec4 v0000020fb0131a30_0;
    %ix/vec4 4;
    %shiftr/s 4;
    %sub;
    %load/vec4 v0000020fb0131a30_0;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v0000020fb01312b0, 4, 0;
    %ix/getv/s 4, v0000020fb0131a30_0;
    %load/vec4a v0000020fb0131c10, 4;
    %ix/getv/s 4, v0000020fb0131a30_0;
    %load/vec4a v0000020fb0131cb0, 4;
    %add;
    %load/vec4 v0000020fb0131a30_0;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v0000020fb0131c10, 4, 0;
T_43.3 ;
    %load/vec4 v0000020fb0131a30_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020fb0131a30_0, 0, 32;
    %jmp T_43.0;
T_43.1 ;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0000020fb012fb70;
T_44 ;
    %wait E_0000020fb00bdab0;
    %load/vec4 v0000020fb0130a90_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %pad/s 16;
    %store/vec4 v0000020fb01308b0_0, 0, 16;
    %load/vec4 v0000020fb0131b70_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %pad/s 16;
    %store/vec4 v0000020fb0131ad0_0, 0, 16;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0000020fb012f530;
T_45 ;
    %wait E_0000020fb00bf2f0;
    %load/vec4 v0000020fb0144270_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020fb01434b0, 4, 0;
    %load/vec4 v0000020fb01423d0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020fb0143910, 4, 0;
    %load/vec4 v0000020fb0143eb0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020fb0142510, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020fb0143230_0, 0, 32;
T_45.0 ;
    %load/vec4 v0000020fb0143230_0;
    %cmpi/s 12, 0, 32;
    %jmp/0xz T_45.1, 5;
    %ix/getv/s 4, v0000020fb0143230_0;
    %load/vec4a v0000020fb0142510, 4;
    %pad/s 32;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_45.2, 5;
    %ix/getv/s 4, v0000020fb0143230_0;
    %load/vec4a v0000020fb01434b0, 4;
    %ix/getv/s 4, v0000020fb0143230_0;
    %load/vec4a v0000020fb0143910, 4;
    %load/vec4 v0000020fb0143230_0;
    %ix/vec4 4;
    %shiftr/s 4;
    %sub;
    %load/vec4 v0000020fb0143230_0;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v0000020fb01434b0, 4, 0;
    %ix/getv/s 4, v0000020fb0143230_0;
    %load/vec4a v0000020fb0143910, 4;
    %ix/getv/s 4, v0000020fb0143230_0;
    %load/vec4a v0000020fb01434b0, 4;
    %load/vec4 v0000020fb0143230_0;
    %ix/vec4 4;
    %shiftr/s 4;
    %add;
    %load/vec4 v0000020fb0143230_0;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v0000020fb0143910, 4, 0;
    %ix/getv/s 4, v0000020fb0143230_0;
    %load/vec4a v0000020fb0142510, 4;
    %ix/getv/s 4, v0000020fb0143230_0;
    %load/vec4a v0000020fb0143550, 4;
    %sub;
    %load/vec4 v0000020fb0143230_0;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v0000020fb0142510, 4, 0;
    %jmp T_45.3;
T_45.2 ;
    %ix/getv/s 4, v0000020fb0143230_0;
    %load/vec4a v0000020fb01434b0, 4;
    %ix/getv/s 4, v0000020fb0143230_0;
    %load/vec4a v0000020fb0143910, 4;
    %load/vec4 v0000020fb0143230_0;
    %ix/vec4 4;
    %shiftr/s 4;
    %add;
    %load/vec4 v0000020fb0143230_0;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v0000020fb01434b0, 4, 0;
    %ix/getv/s 4, v0000020fb0143230_0;
    %load/vec4a v0000020fb0143910, 4;
    %ix/getv/s 4, v0000020fb0143230_0;
    %load/vec4a v0000020fb01434b0, 4;
    %load/vec4 v0000020fb0143230_0;
    %ix/vec4 4;
    %shiftr/s 4;
    %sub;
    %load/vec4 v0000020fb0143230_0;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v0000020fb0143910, 4, 0;
    %ix/getv/s 4, v0000020fb0143230_0;
    %load/vec4a v0000020fb0142510, 4;
    %ix/getv/s 4, v0000020fb0143230_0;
    %load/vec4a v0000020fb0143550, 4;
    %add;
    %load/vec4 v0000020fb0143230_0;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v0000020fb0142510, 4, 0;
T_45.3 ;
    %load/vec4 v0000020fb0143230_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020fb0143230_0, 0, 32;
    %jmp T_45.0;
T_45.1 ;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0000020fb012f530;
T_46 ;
    %wait E_0000020fb00be9f0;
    %load/vec4 v0000020fb0143410_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %pad/s 16;
    %store/vec4 v0000020fb0143050_0, 0, 16;
    %load/vec4 v0000020fb0142e70_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %pad/s 16;
    %store/vec4 v0000020fb0143ff0_0, 0, 16;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0000020fb012f9e0;
T_47 ;
    %wait E_0000020fb00bde30;
    %load/vec4 v0000020fb0144d50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000020fb01452f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020fb0146650_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020fb0144a30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020fb0145570_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000020fb0145610_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000020fb0142dd0_0, 0;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v0000020fb0144b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.2, 8;
    %load/vec4 v0000020fb0142650_0;
    %load/vec4 v0000020fb0146650_0;
    %load/vec4 v0000020fb01452f0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb0145390, 0, 4;
    %load/vec4 v0000020fb0143870_0;
    %load/vec4 v0000020fb0146650_0;
    %load/vec4 v0000020fb01452f0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb01465b0, 0, 4;
    %load/vec4 v0000020fb0142790_0;
    %load/vec4 v0000020fb0146650_0;
    %load/vec4 v0000020fb01452f0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb0145a70, 0, 4;
    %load/vec4 v0000020fb0144090_0;
    %load/vec4 v0000020fb0146650_0;
    %load/vec4 v0000020fb01452f0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb0145430, 0, 4;
    %load/vec4 v0000020fb01452f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_47.4, 4;
    %load/vec4 v0000020fb01459d0_0;
    %pad/s 32;
    %assign/vec4 v0000020fb0144a30_0, 0;
    %load/vec4 v0000020fb01452f0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0000020fb01452f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020fb0145570_0, 0;
    %jmp T_47.5;
T_47.4 ;
    %load/vec4 v0000020fb01452f0_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %jmp/0xz  T_47.6, 4;
    %load/vec4 v0000020fb0144a30_0;
    %load/vec4 v0000020fb01459d0_0;
    %pad/s 32;
    %add;
    %store/vec4 v0000020fb0144f30_0, 0, 32;
    %load/vec4 v0000020fb0144f30_0;
    %assign/vec4 v0000020fb0144a30_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000020fb01452f0_0, 0;
    %load/vec4 v0000020fb0146650_0;
    %inv;
    %assign/vec4 v0000020fb0146650_0, 0;
    %load/vec4 v0000020fb0144f30_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %pad/s 16;
    %assign/vec4 v0000020fb0142dd0_0, 0;
    %load/vec4 v0000020fb0144f30_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %pad/s 16;
    %assign/vec4 v0000020fb0145610_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020fb0145570_0, 0;
    %jmp T_47.7;
T_47.6 ;
    %load/vec4 v0000020fb0144a30_0;
    %load/vec4 v0000020fb01459d0_0;
    %pad/s 32;
    %add;
    %assign/vec4 v0000020fb0144a30_0, 0;
    %load/vec4 v0000020fb01452f0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0000020fb01452f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020fb0145570_0, 0;
T_47.7 ;
T_47.5 ;
    %jmp T_47.3;
T_47.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020fb0145570_0, 0;
T_47.3 ;
T_47.1 ;
    %jmp T_47;
    .thread T_47;
    .scope S_0000020fb012f9e0;
T_48 ;
    %wait E_0000020fb00bde30;
    %load/vec4 v0000020fb0144d50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020fb0146830_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000020fb01460b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020fb0144990_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000020fb0146790_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000020fb01456b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000020fb0145070_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000020fb0144c10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020fb0144e90_0, 0;
    %jmp T_48.1;
T_48.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020fb0144e90_0, 0;
    %load/vec4 v0000020fb0145750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020fb0146830_0, 0;
    %load/vec4 v0000020fb0146650_0;
    %assign/vec4 v0000020fb0144990_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000020fb01460b0_0, 0;
    %jmp T_48.3;
T_48.2 ;
    %load/vec4 v0000020fb0146830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.4, 8;
    %load/vec4 v0000020fb0144990_0;
    %load/vec4 v0000020fb01460b0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0000020fb0145390, 4;
    %assign/vec4 v0000020fb0146790_0, 0;
    %load/vec4 v0000020fb0144990_0;
    %load/vec4 v0000020fb01460b0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0000020fb01465b0, 4;
    %assign/vec4 v0000020fb01456b0_0, 0;
    %load/vec4 v0000020fb0144990_0;
    %load/vec4 v0000020fb01460b0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0000020fb0145a70, 4;
    %assign/vec4 v0000020fb0145070_0, 0;
    %load/vec4 v0000020fb0144990_0;
    %load/vec4 v0000020fb01460b0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0000020fb0145430, 4;
    %assign/vec4 v0000020fb0144c10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020fb0144e90_0, 0;
    %load/vec4 v0000020fb01460b0_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %jmp/0xz  T_48.6, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000020fb01460b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020fb0146830_0, 0;
    %jmp T_48.7;
T_48.6 ;
    %load/vec4 v0000020fb01460b0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0000020fb01460b0_0, 0;
T_48.7 ;
T_48.4 ;
T_48.3 ;
T_48.1 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0000020fb012f9e0;
T_49 ;
    %wait E_0000020fb00bde30;
    %load/vec4 v0000020fb0144d50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020fb0145250_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000020fb01426f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000020fb0143c30_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000020fb0142970_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000020fb0143cd0_0, 0;
    %jmp T_49.1;
T_49.0 ;
    %load/vec4 v0000020fb0144e90_0;
    %assign/vec4 v0000020fb0145250_0, 0;
    %load/vec4 v0000020fb01457f0_0;
    %assign/vec4 v0000020fb01426f0_0, 0;
    %load/vec4 v0000020fb0144ad0_0;
    %assign/vec4 v0000020fb0143c30_0, 0;
    %load/vec4 v0000020fb0145b10_0;
    %assign/vec4 v0000020fb0142970_0, 0;
    %load/vec4 v0000020fb0144cb0_0;
    %assign/vec4 v0000020fb0143cd0_0, 0;
T_49.1 ;
    %jmp T_49;
    .thread T_49;
    .scope S_0000020fb012f9e0;
T_50 ;
    %wait E_0000020fb00bdb30;
    %load/vec4 v0000020fb01452f0_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_50.2, 4;
    %load/vec4 v0000020fb0144b70_0;
    %and;
T_50.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %load/vec4 v0000020fb0144a30_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %vpi_call/w 8 226 "$display", "[DEBUG] Symbol Done. Sum_Err = %d, Avg_Err (Shift 6) = %d", v0000020fb0144a30_0, S<0,vec4,s32> {1 0 0};
T_50.0 ;
    %jmp T_50;
    .thread T_50;
    .scope S_0000020fb012f9e0;
T_51 ;
    %wait E_0000020fb00bdb30;
    %load/vec4 v0000020fb01452f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_51.2, 4;
    %load/vec4 v0000020fb0144b70_0;
    %and;
T_51.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %vpi_call/w 8 232 "$display", "[DEBUG] ang1 = %d, diff1 = %d", v0000020fb0142ab0_0, v0000020fb0145930_0 {0 0 0};
T_51.0 ;
    %jmp T_51;
    .thread T_51;
    .scope S_0000020fb012fd00;
T_52 ;
    %wait E_0000020fb00bde30;
    %load/vec4 v0000020fb01447b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020fb0145ed0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000020fb0145c50_0, 0;
    %jmp T_52.1;
T_52.0 ;
    %load/vec4 v0000020fb0145e30_0;
    %assign/vec4 v0000020fb0145ed0_0, 0;
    %load/vec4 v0000020fb0145e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.2, 8;
    %load/vec4 v0000020fb0145d90_0;
    %pad/s 32;
    %cmpi/s 0, 0, 32;
    %flag_get/vec4 5;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000020fb0145c50_0, 4, 5;
    %load/vec4 v0000020fb0144fd0_0;
    %pad/s 32;
    %cmpi/s 0, 0, 32;
    %flag_get/vec4 5;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000020fb0145c50_0, 4, 5;
    %load/vec4 v0000020fb0145bb0_0;
    %pad/s 32;
    %cmpi/s 0, 0, 32;
    %flag_get/vec4 5;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000020fb0145c50_0, 4, 5;
    %load/vec4 v0000020fb0146290_0;
    %pad/s 32;
    %cmpi/s 0, 0, 32;
    %flag_get/vec4 5;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000020fb0145c50_0, 4, 5;
T_52.2 ;
T_52.1 ;
    %jmp T_52;
    .thread T_52;
    .scope S_0000020faff57780;
T_53 ;
    %wait E_0000020fb00bde30;
    %load/vec4 v0000020fb016ec30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0000020fb015e3f0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0000020fb015f6b0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0000020fb016f8b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020fb015edf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020fb015f250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020fb015e170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020fb016eff0_0, 0;
    %jmp T_53.1;
T_53.0 ;
    %load/vec4 v0000020fb016f310_0;
    %assign/vec4 v0000020fb016eff0_0, 0;
    %load/vec4 v0000020fb016f770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020fb015edf0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0000020fb015e3f0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0000020fb015f6b0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0000020fb016f8b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020fb015f250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020fb015e170_0, 0;
    %load/vec4 v0000020fb016f310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.4, 8;
    %load/vec4 v0000020fb016e050_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb015e7b0, 0, 4;
    %load/vec4 v0000020fb0170350_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb015ea30, 0, 4;
    %load/vec4 v0000020fb016ea50_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb015ecb0, 0, 4;
    %load/vec4 v0000020fb016e9b0_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb015f9d0, 0, 4;
    %pushi/vec4 1, 0, 7;
    %assign/vec4 v0000020fb015e3f0_0, 0;
    %pushi/vec4 1, 0, 7;
    %assign/vec4 v0000020fb015f6b0_0, 0;
    %pushi/vec4 1, 0, 7;
    %assign/vec4 v0000020fb016f8b0_0, 0;
T_53.4 ;
    %jmp T_53.3;
T_53.2 ;
    %load/vec4 v0000020fb015edf0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_53.8, 9;
    %load/vec4 v0000020fb016f310_0;
    %and;
T_53.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.6, 8;
    %load/vec4 v0000020fb016e050_0;
    %load/vec4 v0000020fb015e3f0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb015e7b0, 0, 4;
    %load/vec4 v0000020fb0170350_0;
    %load/vec4 v0000020fb015e3f0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb015ea30, 0, 4;
    %load/vec4 v0000020fb016ea50_0;
    %load/vec4 v0000020fb015e3f0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb015ecb0, 0, 4;
    %load/vec4 v0000020fb016e9b0_0;
    %load/vec4 v0000020fb015e3f0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020fb015f9d0, 0, 4;
    %load/vec4 v0000020fb015e3f0_0;
    %addi 1, 0, 7;
    %assign/vec4 v0000020fb015f6b0_0, 0;
    %load/vec4 v0000020fb015e3f0_0;
    %cmpi/e 79, 0, 7;
    %jmp/0xz  T_53.9, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020fb015edf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020fb015f250_0, 0;
    %pushi/vec4 80, 0, 7;
    %assign/vec4 v0000020fb016f8b0_0, 0;
    %load/vec4 v0000020fb015e3f0_0;
    %addi 1, 0, 7;
    %vpi_call/w 4 140 "$display", "[DBG][CAP ] T=%t captured full symbol: count=%0d", $time, S<0,vec4,u7> {1 0 0};
    %jmp T_53.10;
T_53.9 ;
    %load/vec4 v0000020fb015e3f0_0;
    %addi 1, 0, 7;
    %assign/vec4 v0000020fb015e3f0_0, 0;
    %load/vec4 v0000020fb015e3f0_0;
    %addi 1, 0, 7;
    %cmpi/u 79, 0, 7;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_53.11, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020fb015f250_0, 0;
    %load/vec4 v0000020fb015e3f0_0;
    %addi 1, 0, 7;
    %assign/vec4 v0000020fb016f8b0_0, 0;
T_53.11 ;
T_53.10 ;
    %jmp T_53.7;
T_53.6 ;
    %load/vec4 v0000020fb015edf0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_53.16, 10;
    %load/vec4 v0000020fb016eff0_0;
    %and;
T_53.16;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_53.15, 9;
    %load/vec4 v0000020fb016f310_0;
    %nor/r;
    %and;
T_53.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.13, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020fb015edf0_0, 0;
    %load/vec4 v0000020fb015f6b0_0;
    %assign/vec4 v0000020fb016f8b0_0, 0;
    %load/vec4 v0000020fb015f6b0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_53.17, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020fb015f250_0, 0;
T_53.17 ;
    %vpi_call/w 4 155 "$display", "[DBG][CAP ] T=%t sync_valid fell, captured_count=%0d", $time, v0000020fb015f6b0_0 {0 0 0};
T_53.13 ;
T_53.7 ;
T_53.3 ;
    %load/vec4 v0000020fb015fb10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.19, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020fb015e170_0, 0;
    %vpi_call/w 4 161 "$display", "[DBG][CFO_RDY] T=%t cfo_ready=1 captured_count=%0d collected_done=%0d play_len=%0d", $time, v0000020fb015f6b0_0, v0000020fb015f250_0, v0000020fb016f8b0_0 {0 0 0};
T_53.19 ;
T_53.1 ;
    %jmp T_53;
    .thread T_53;
    .scope S_0000020faff57780;
T_54 ;
    %wait E_0000020fb00bde30;
    %load/vec4 v0000020fb016ec30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020fb016f630_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0000020fb015ddb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020fb016e370_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000020fb016eaf0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000020fb016e730_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000020fb016e2d0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000020fb016eeb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020fb016fdb0_0, 0;
    %jmp T_54.1;
T_54.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020fb016e370_0, 0;
    %load/vec4 v0000020fb016f630_0;
    %assign/vec4 v0000020fb016e690_0, 0;
    %load/vec4 v0000020fb016f770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020fb016f630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020fb016fdb0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0000020fb015ddb0_0, 0;
T_54.2 ;
    %load/vec4 v0000020fb016f630_0;
    %nor/r;
    %flag_set/vec4 12;
    %flag_get/vec4 12;
    %jmp/0 T_54.9, 12;
    %load/vec4 v0000020fb016fdb0_0;
    %nor/r;
    %and;
T_54.9;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_54.8, 11;
    %load/vec4 v0000020fb015e170_0;
    %and;
T_54.8;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_54.7, 10;
    %load/vec4 v0000020fb015f250_0;
    %and;
T_54.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_54.6, 9;
    %load/vec4 v0000020fb016f8b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_54.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020fb016f630_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0000020fb015ddb0_0, 0;
T_54.4 ;
    %load/vec4 v0000020fb016e690_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_54.12, 9;
    %load/vec4 v0000020fb016f630_0;
    %and;
T_54.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.10, 8;
    %vpi_call/w 4 197 "$display", "[DBG][PLAY] T=%t start play_len=%0d captured_count=%0d wr=%0d rd=%0d", $time, v0000020fb016f8b0_0, v0000020fb015f6b0_0, v0000020fb015e3f0_0, v0000020fb015ddb0_0 {0 0 0};
T_54.10 ;
    %load/vec4 v0000020fb016f630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.13, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020fb016e370_0, 0;
    %load/vec4 v0000020fb015ddb0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0000020fb015e7b0, 4;
    %assign/vec4 v0000020fb016eaf0_0, 0;
    %load/vec4 v0000020fb015ddb0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0000020fb015ea30, 4;
    %assign/vec4 v0000020fb016e730_0, 0;
    %load/vec4 v0000020fb015ddb0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0000020fb015ecb0, 4;
    %assign/vec4 v0000020fb016e2d0_0, 0;
    %load/vec4 v0000020fb015ddb0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0000020fb015f9d0, 4;
    %assign/vec4 v0000020fb016eeb0_0, 0;
    %load/vec4 v0000020fb015ddb0_0;
    %load/vec4 v0000020fb016f8b0_0;
    %subi 1, 0, 7;
    %cmp/e;
    %jmp/0xz  T_54.15, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020fb016f630_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020fb016fdb0_0, 0;
    %jmp T_54.16;
T_54.15 ;
    %load/vec4 v0000020fb015ddb0_0;
    %addi 1, 0, 7;
    %assign/vec4 v0000020fb015ddb0_0, 0;
T_54.16 ;
T_54.13 ;
T_54.1 ;
    %jmp T_54;
    .thread T_54;
    .scope S_0000020faff57780;
T_55 ;
    %vpi_func 4 264 "$fopen" 32, "rtl_fft_in_dump.hex", "w" {0 0 0};
    %store/vec4 v0000020fb015f890_0, 0, 32;
    %vpi_func 4 265 "$fopen" 32, "rtl_fft_out_dump.hex", "w" {0 0 0};
    %store/vec4 v0000020fb01600b0_0, 0, 32;
    %vpi_func 4 266 "$fopen" 32, "rtl_zf_out_dump.hex", "w" {0 0 0};
    %store/vec4 v0000020fb015e2b0_0, 0, 32;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0000020fb015f1b0_0, 0, 7;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0000020fb01601f0_0, 0, 7;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0000020fb015e350_0, 0, 7;
    %end;
    .thread T_55;
    .scope S_0000020faff57780;
T_56 ;
    %wait E_0000020fb00bdb30;
    %load/vec4 v0000020fb016ec30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0000020fb015f1b0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0000020fb01601f0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0000020fb015e350_0, 0;
    %jmp T_56.1;
T_56.0 ;
    %load/vec4 v0000020fb016f770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.2, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0000020fb015f1b0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0000020fb01601f0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0000020fb015e350_0, 0;
    %jmp T_56.3;
T_56.2 ;
    %load/vec4 v0000020fb0160bf0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_56.6, 9;
    %load/vec4 v0000020fb015f1b0_0;
    %pad/u 32;
    %cmpi/u 64, 0, 32;
    %flag_get/vec4 5;
    %and;
T_56.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.4, 8;
    %load/vec4 v0000020fb0170170_0;
    %load/vec4 v0000020fb0170210_0;
    %load/vec4 v0000020fb016fbd0_0;
    %load/vec4 v0000020fb016ee10_0;
    %vpi_call/w 4 282 "$fdisplay", v0000020fb015f890_0, "%04h%04h%04h%04h", S<3,vec4,u16>, S<2,vec4,u16>, S<1,vec4,u16>, S<0,vec4,u16> {4 0 0};
    %load/vec4 v0000020fb015f1b0_0;
    %addi 1, 0, 7;
    %assign/vec4 v0000020fb015f1b0_0, 0;
T_56.4 ;
T_56.3 ;
T_56.1 ;
    %load/vec4 v0000020fb01608d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_56.9, 9;
    %load/vec4 v0000020fb01601f0_0;
    %pad/u 32;
    %cmpi/u 64, 0, 32;
    %flag_get/vec4 5;
    %and;
T_56.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.7, 8;
    %load/vec4 v0000020fb015f610_0;
    %load/vec4 v0000020fb015ed50_0;
    %load/vec4 v0000020fb0160ab0_0;
    %load/vec4 v0000020fb015fc50_0;
    %vpi_call/w 4 288 "$fdisplay", v0000020fb01600b0_0, "%04h%04h%04h%04h", S<3,vec4,u16>, S<2,vec4,u16>, S<1,vec4,u16>, S<0,vec4,u16> {4 0 0};
    %load/vec4 v0000020fb01601f0_0;
    %addi 1, 0, 7;
    %assign/vec4 v0000020fb01601f0_0, 0;
T_56.7 ;
    %load/vec4 v0000020fb016ddd0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_56.12, 9;
    %load/vec4 v0000020fb015e350_0;
    %pad/u 32;
    %cmpi/u 64, 0, 32;
    %flag_get/vec4 5;
    %and;
T_56.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.10, 8;
    %load/vec4 v0000020fb015f7f0_0;
    %load/vec4 v0000020fb015d4f0_0;
    %load/vec4 v0000020fb015fed0_0;
    %load/vec4 v0000020fb015ec10_0;
    %vpi_call/w 4 294 "$fdisplay", v0000020fb015e2b0_0, "%04h%04h%04h%04h", S<3,vec4,u16>, S<2,vec4,u16>, S<1,vec4,u16>, S<0,vec4,u16> {4 0 0};
    %load/vec4 v0000020fb015e350_0;
    %addi 1, 0, 7;
    %assign/vec4 v0000020fb015e350_0, 0;
T_56.10 ;
    %jmp T_56;
    .thread T_56;
    .scope S_0000020faff57780;
T_57 ;
    %wait E_0000020fb00bde30;
    %load/vec4 v0000020fb016ec30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0000020fb016e910_0, 0;
    %jmp T_57.1;
T_57.0 ;
    %load/vec4 v0000020fb016f770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.2, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0000020fb016e910_0, 0;
    %jmp T_57.3;
T_57.2 ;
    %load/vec4 v0000020fb016e7d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.4, 8;
    %load/vec4 v0000020fb016e910_0;
    %addi 1, 0, 7;
    %assign/vec4 v0000020fb016e910_0, 0;
T_57.4 ;
T_57.3 ;
T_57.1 ;
    %jmp T_57;
    .thread T_57;
    .scope S_0000020faff57780;
T_58 ;
    %wait E_0000020fb00bde30;
    %load/vec4 v0000020fb016ec30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000020fb016fc70_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000020fb0160650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020fb016f4f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020fb0160970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020fb0160b50_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000020fb015fa70_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000020fb015f430_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000020fb01605b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000020fb0160a10_0, 0;
    %jmp T_58.1;
T_58.0 ;
    %load/vec4 v0000020fb016fc70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_58.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_58.3, 6;
    %jmp T_58.4;
T_58.2 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000020fb0160650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020fb016f4f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020fb0160970_0, 0;
    %load/vec4 v0000020fb016ef50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.5, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000020fb016fc70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020fb016f4f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020fb0160b50_0, 0;
T_58.5 ;
    %jmp T_58.4;
T_58.3 ;
    %load/vec4 v0000020fb015f570_0;
    %assign/vec4 v0000020fb015fa70_0, 0;
    %load/vec4 v0000020fb015f4d0_0;
    %assign/vec4 v0000020fb015f430_0, 0;
    %load/vec4 v0000020fb0160790_0;
    %assign/vec4 v0000020fb01605b0_0, 0;
    %load/vec4 v0000020fb0160830_0;
    %assign/vec4 v0000020fb0160a10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020fb0160970_0, 0;
    %load/vec4 v0000020fb0160650_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %jmp/0xz  T_58.7, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000020fb016fc70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020fb016f4f0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000020fb0160650_0, 0;
    %jmp T_58.8;
T_58.7 ;
    %load/vec4 v0000020fb0160650_0;
    %addi 1, 0, 6;
    %assign/vec4 v0000020fb0160650_0, 0;
T_58.8 ;
    %load/vec4 v0000020fb015eb70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_58.11, 9;
    %load/vec4 v0000020fb015fbb0_0;
    %and;
T_58.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.9, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020fb0160b50_0, 0;
T_58.9 ;
    %jmp T_58.4;
T_58.4 ;
    %pop/vec4 1;
T_58.1 ;
    %jmp T_58;
    .thread T_58;
    .scope S_0000020faff57780;
T_59 ;
    %wait E_0000020fb00bde30;
    %load/vec4 v0000020fb016ec30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020fb01608d0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000020fb015f610_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000020fb015ed50_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000020fb0160ab0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000020fb015fc50_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000020fb01606f0_0, 0;
    %jmp T_59.1;
T_59.0 ;
    %load/vec4 v0000020fb0160970_0;
    %assign/vec4 v0000020fb01608d0_0, 0;
    %load/vec4 v0000020fb015fa70_0;
    %assign/vec4 v0000020fb015f610_0, 0;
    %load/vec4 v0000020fb015f430_0;
    %assign/vec4 v0000020fb015ed50_0, 0;
    %load/vec4 v0000020fb01605b0_0;
    %assign/vec4 v0000020fb0160ab0_0, 0;
    %load/vec4 v0000020fb0160a10_0;
    %assign/vec4 v0000020fb015fc50_0, 0;
    %load/vec4 v0000020fb0160650_0;
    %assign/vec4 v0000020fb01606f0_0, 0;
T_59.1 ;
    %jmp T_59;
    .thread T_59;
    .scope S_0000020faff57780;
T_60 ;
    %wait E_0000020fb00bde30;
    %load/vec4 v0000020fb016ec30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020fb0160c90_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000020fb015ff70_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000020fb015f930_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000020fb015ead0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000020fb015e210_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000020fb015f390_0, 0;
    %jmp T_60.1;
T_60.0 ;
    %load/vec4 v0000020fb016df10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.2, 8;
    %vpi_call/w 4 509 "$display", "[DBG][ADC ] T=%t idx=%0d in1=(%0d,%0d) in2=(%0d,%0d)", $time, v0000020fb015ff70_0, v0000020fb015f070_0, v0000020fb0160150_0, v0000020fb015e5d0_0, v0000020fb0160010_0 {0 0 0};
T_60.2 ;
    %load/vec4 v0000020fb016df10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.4, 8;
    %load/vec4 v0000020fb015ff70_0;
    %addi 1, 0, 16;
    %assign/vec4 v0000020fb015ff70_0, 0;
T_60.4 ;
    %load/vec4 v0000020fb016f770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.6, 8;
    %vpi_call/w 4 514 "$display", "[DBG][SYNC] T=%t best_symbol_start asserted (sym_sample_idx=%0d)", $time, v0000020fb016e910_0 {0 0 0};
T_60.6 ;
    %load/vec4 v0000020fb015fb10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.8, 8;
    %vpi_call/w 4 517 "$display", "[DBG][CFO ] T=%t eps_hat=%0d", $time, v0000020fb015def0_0 {0 0 0};
T_60.8 ;
    %load/vec4 v0000020fb016e7d0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_60.13, 10;
    %load/vec4 v0000020fb0160bf0_0;
    %and;
T_60.13;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_60.12, 9;
    %load/vec4 v0000020fb015f930_0;
    %pad/u 32;
    %cmpi/u 80, 0, 32;
    %flag_get/vec4 5;
    %and;
T_60.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.10, 8;
    %vpi_call/w 4 520 "$display", "[DBG][FFT_IN] T=%t idx=%0d load_re1=%0d load_im1=%0d load_re2=%0d load_im2=%0d", $time, v0000020fb016e910_0, v0000020fb0170170_0, v0000020fb0170210_0, v0000020fb016fbd0_0, v0000020fb016ee10_0 {0 0 0};
    %load/vec4 v0000020fb015f930_0;
    %addi 1, 0, 16;
    %assign/vec4 v0000020fb015f930_0, 0;
T_60.10 ;
    %load/vec4 v0000020fb015eb70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.14, 8;
    %vpi_call/w 4 526 "$display", "[DBG][FFT ] T=%t: FFT1 Done Pulse!", $time {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020fb0160c90_0, 0;
T_60.14 ;
    %load/vec4 v0000020fb01608d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_60.18, 9;
    %load/vec4 v0000020fb015ead0_0;
    %pad/u 32;
    %cmpi/u 64, 0, 32;
    %flag_get/vec4 5;
    %and;
T_60.18;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.16, 8;
    %vpi_call/w 4 530 "$display", "[DBG][FFT_OUT] T=%t addr=%0d y1=(%0d,%0d) y2=(%0d,%0d)", $time, v0000020fb01606f0_0, v0000020fb015f610_0, v0000020fb015ed50_0, v0000020fb0160ab0_0, v0000020fb015fc50_0 {0 0 0};
    %load/vec4 v0000020fb015ead0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0000020fb015ead0_0, 0;
T_60.16 ;
    %load/vec4 v0000020fb016ddd0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_60.21, 9;
    %load/vec4 v0000020fb015e210_0;
    %pad/u 32;
    %cmpi/u 64, 0, 32;
    %flag_get/vec4 5;
    %and;
T_60.21;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.19, 8;
    %vpi_call/w 4 536 "$display", "[DBG][ZF  ] T=%t k=%0d X1=(%0d,%0d) X2=(%0d,%0d)", $time, v0000020fb015e210_0, v0000020fb015f7f0_0, v0000020fb015d4f0_0, v0000020fb015fed0_0, v0000020fb015ec10_0 {0 0 0};
    %load/vec4 v0000020fb015e210_0;
    %addi 1, 0, 16;
    %assign/vec4 v0000020fb015e210_0, 0;
T_60.19 ;
    %load/vec4 v0000020fb015efd0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_60.24, 9;
    %load/vec4 v0000020fb015f390_0;
    %pad/u 32;
    %cmpi/u 64, 0, 32;
    %flag_get/vec4 5;
    %and;
T_60.24;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.22, 8;
    %vpi_call/w 4 542 "$display", "[DBG][CPE ] T=%t k=%0d X1c=(%0d,%0d) X2c=(%0d,%0d) phase_err_valid=%b phase_err=%0d", $time, v0000020fb015f390_0, v0000020fb015fcf0_0, v0000020fb0160330_0, v0000020fb01603d0_0, v0000020fb015e530_0, v0000020fb015ee90_0, v0000020fb015de50_0 {0 0 0};
    %load/vec4 v0000020fb015f390_0;
    %addi 1, 0, 16;
    %assign/vec4 v0000020fb015f390_0, 0;
T_60.22 ;
T_60.1 ;
    %jmp T_60;
    .thread T_60;
    .scope S_0000020fafb431f0;
T_61 ;
    %delay 5000, 0;
    %load/vec4 v0000020fb016f950_0;
    %inv;
    %store/vec4 v0000020fb016f950_0, 0, 1;
    %jmp T_61;
    .thread T_61;
    .scope S_0000020fafb431f0;
T_62 ;
    %vpi_call/w 3 83 "$readmemh", "golden_adc_time.hex", v0000020fb0168fb0 {0 0 0};
    %vpi_call/w 3 84 "$readmemh", "golden_h_inv.hex", v0000020fb016ae50 {0 0 0};
    %vpi_call/w 3 85 "$readmemh", "golden_final_out.hex", v0000020fb0169cd0 {0 0 0};
    %vpi_call/w 3 86 "$readmemh", "golden_zf_out.hex", v0000020fb0169050 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020fb016f950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020fb016af90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020fb0169230_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000020fb016f810_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000020fb016fef0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000020fb016fb30_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000020fb016dfb0_0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000020fb016ae50, 4;
    %split/vec4 16;
    %store/vec4 v0000020fb0170ad0_0, 0, 16;
    %store/vec4 v0000020fb0170990_0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000020fb016ae50, 4;
    %split/vec4 16;
    %store/vec4 v0000020fb01705d0_0, 0, 16;
    %store/vec4 v0000020fb0170c10_0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000020fb016ae50, 4;
    %split/vec4 16;
    %store/vec4 v0000020fb01708f0_0, 0, 16;
    %store/vec4 v0000020fb0170670_0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000020fb016ae50, 4;
    %split/vec4 16;
    %store/vec4 v0000020fb0170cb0_0, 0, 16;
    %store/vec4 v0000020fb0170710_0, 0, 16;
    %vpi_call/w 3 100 "$display", "-------------------------------------------" {0 0 0};
    %vpi_call/w 3 101 "$display", "   TOP LEVEL VERIFICATION START            " {0 0 0};
    %vpi_call/w 3 102 "$display", "-------------------------------------------" {0 0 0};
    %vpi_call/w 3 103 "$display", "Loading H Matrix:" {0 0 0};
    %vpi_call/w 3 104 "$display", "H00 = %d + j%d", v0000020fb0170990_0, v0000020fb0170ad0_0 {0 0 0};
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020fb016af90_0, 0, 1;
    %delay 50000, 0;
    %vpi_call/w 3 112 "$display", "Feeding ADC Data..." {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020fb01707b0_0, 0, 32;
T_62.0 ;
    %load/vec4 v0000020fb01707b0_0;
    %cmpi/s 80, 0, 32;
    %jmp/0xz T_62.1, 5;
    %wait E_0000020fb00bdb30;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020fb0169230_0, 0, 1;
    %ix/getv/s 4, v0000020fb01707b0_0;
    %load/vec4a v0000020fb0168fb0, 4;
    %split/vec4 16;
    %store/vec4 v0000020fb016dfb0_0, 0, 16;
    %split/vec4 16;
    %store/vec4 v0000020fb016fb30_0, 0, 16;
    %split/vec4 16;
    %store/vec4 v0000020fb016fef0_0, 0, 16;
    %store/vec4 v0000020fb016f810_0, 0, 16;
    %load/vec4 v0000020fb01707b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020fb01707b0_0, 0, 32;
    %jmp T_62.0;
T_62.1 ;
    %vpi_call/w 3 126 "$display", "Feeding Dummy Data to flush pipeline..." {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020fb01707b0_0, 0, 32;
T_62.2 ;
    %load/vec4 v0000020fb01707b0_0;
    %cmpi/s 84, 0, 32;
    %jmp/0xz T_62.3, 5;
    %wait E_0000020fb00bdb30;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020fb0169230_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000020fb016f810_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000020fb016fef0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000020fb016fb30_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000020fb016dfb0_0, 0, 16;
    %load/vec4 v0000020fb01707b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020fb01707b0_0, 0, 32;
    %jmp T_62.2;
T_62.3 ;
    %wait E_0000020fb00bdb30;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020fb0169230_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000020fb016f810_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000020fb016fef0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000020fb016fb30_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000020fb016dfb0_0, 0, 16;
    %vpi_call/w 3 140 "$display", "Data Feed Done. Waiting for Output..." {0 0 0};
    %delay 5000000, 0;
    %vpi_call/w 3 146 "$display", "-------------------------------------------" {0 0 0};
    %vpi_call/w 3 147 "$display", "   SIMULATION FINISHED                     " {0 0 0};
    %vpi_call/w 3 148 "$display", "-------------------------------------------" {0 0 0};
    %vpi_call/w 3 149 "$finish" {0 0 0};
    %end;
    .thread T_62;
    .scope S_0000020fafb431f0;
T_63 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020fb0169190_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020fb016a9f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020fb016b2b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020fb016b210_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020fb0169690_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020fb016abd0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020fb016f3b0_0, 0, 32;
    %end;
    .thread T_63;
    .scope S_0000020fafb431f0;
T_64 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020fb016f6d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020fb016ff90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020fb016f9f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020fb016eb90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020fb0168dd0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020fb0168e70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020fb0168f10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020fb016a630_0, 0, 32;
    %end;
    .thread T_64;
    .scope S_0000020fafb431f0;
T_65 ;
    %wait E_0000020fb00bdb30;
    %load/vec4 v0000020fb0169af0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_65.2, 9;
    %load/vec4 v0000020fb016b210_0;
    %cmpi/s 64, 0, 32;
    %flag_get/vec4 5;
    %and;
T_65.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.0, 8;
    %ix/getv/s 4, v0000020fb016b210_0;
    %load/vec4a v0000020fb0169050, 4;
    %split/vec4 16;
    %store/vec4 v0000020fb0170a30_0, 0, 16;
    %split/vec4 16;
    %store/vec4 v0000020fb0170850_0, 0, 16;
    %split/vec4 16;
    %store/vec4 v0000020fb016e410_0, 0, 16;
    %store/vec4 v0000020fb0170b70_0, 0, 16;
    %vpi_call/w 3 193 "$display", "[TB][ZF ] t=%t k=%0d DUT=(%0d,%0d)(%0d,%0d) GOLD=(%0d,%0d)(%0d,%0d)", $time, v0000020fb016b210_0, v0000020fb016a770_0, v0000020fb016b030_0, v0000020fb016a450_0, v0000020fb01690f0_0, v0000020fb0170b70_0, v0000020fb016e410_0, v0000020fb0170850_0, v0000020fb0170a30_0 {0 0 0};
    %load/vec4 v0000020fb016f6d0_0;
    %load/vec4 v0000020fb0170b70_0;
    %load/vec4 v0000020fb016a770_0;
    %sub;
    %store/vec4 v0000020fb00a8f20_0, 0, 16;
    %callf/vec4 TD_tb_top_receiver.abs16, S_0000020fafb43380;
    %add;
    %store/vec4 v0000020fb016f6d0_0, 0, 32;
    %load/vec4 v0000020fb016ff90_0;
    %load/vec4 v0000020fb016e410_0;
    %load/vec4 v0000020fb016b030_0;
    %sub;
    %store/vec4 v0000020fb00a8f20_0, 0, 16;
    %callf/vec4 TD_tb_top_receiver.abs16, S_0000020fafb43380;
    %add;
    %store/vec4 v0000020fb016ff90_0, 0, 32;
    %load/vec4 v0000020fb016f9f0_0;
    %load/vec4 v0000020fb0170850_0;
    %load/vec4 v0000020fb016a450_0;
    %sub;
    %store/vec4 v0000020fb00a8f20_0, 0, 16;
    %callf/vec4 TD_tb_top_receiver.abs16, S_0000020fafb43380;
    %add;
    %store/vec4 v0000020fb016f9f0_0, 0, 32;
    %load/vec4 v0000020fb016eb90_0;
    %load/vec4 v0000020fb0170a30_0;
    %load/vec4 v0000020fb01690f0_0;
    %sub;
    %store/vec4 v0000020fb00a8f20_0, 0, 16;
    %callf/vec4 TD_tb_top_receiver.abs16, S_0000020fafb43380;
    %add;
    %store/vec4 v0000020fb016eb90_0, 0, 32;
    %load/vec4 v0000020fb0168dd0_0;
    %load/vec4 v0000020fb0170b70_0;
    %load/vec4 v0000020fb016a770_0;
    %sub;
    %store/vec4 v0000020fb00a8f20_0, 0, 16;
    %callf/vec4 TD_tb_top_receiver.abs16, S_0000020fafb43380;
    %cmp/s;
    %jmp/0xz  T_65.3, 5;
    %load/vec4 v0000020fb0170b70_0;
    %load/vec4 v0000020fb016a770_0;
    %sub;
    %store/vec4 v0000020fb00a8f20_0, 0, 16;
    %callf/vec4 TD_tb_top_receiver.abs16, S_0000020fafb43380;
    %store/vec4 v0000020fb0168dd0_0, 0, 32;
T_65.3 ;
    %load/vec4 v0000020fb0168e70_0;
    %load/vec4 v0000020fb016e410_0;
    %load/vec4 v0000020fb016b030_0;
    %sub;
    %store/vec4 v0000020fb00a8f20_0, 0, 16;
    %callf/vec4 TD_tb_top_receiver.abs16, S_0000020fafb43380;
    %cmp/s;
    %jmp/0xz  T_65.5, 5;
    %load/vec4 v0000020fb016e410_0;
    %load/vec4 v0000020fb016b030_0;
    %sub;
    %store/vec4 v0000020fb00a8f20_0, 0, 16;
    %callf/vec4 TD_tb_top_receiver.abs16, S_0000020fafb43380;
    %store/vec4 v0000020fb0168e70_0, 0, 32;
T_65.5 ;
    %load/vec4 v0000020fb0168f10_0;
    %load/vec4 v0000020fb0170850_0;
    %load/vec4 v0000020fb016a450_0;
    %sub;
    %store/vec4 v0000020fb00a8f20_0, 0, 16;
    %callf/vec4 TD_tb_top_receiver.abs16, S_0000020fafb43380;
    %cmp/s;
    %jmp/0xz  T_65.7, 5;
    %load/vec4 v0000020fb0170850_0;
    %load/vec4 v0000020fb016a450_0;
    %sub;
    %store/vec4 v0000020fb00a8f20_0, 0, 16;
    %callf/vec4 TD_tb_top_receiver.abs16, S_0000020fafb43380;
    %store/vec4 v0000020fb0168f10_0, 0, 32;
T_65.7 ;
    %load/vec4 v0000020fb016a630_0;
    %load/vec4 v0000020fb0170a30_0;
    %load/vec4 v0000020fb01690f0_0;
    %sub;
    %store/vec4 v0000020fb00a8f20_0, 0, 16;
    %callf/vec4 TD_tb_top_receiver.abs16, S_0000020fafb43380;
    %cmp/s;
    %jmp/0xz  T_65.9, 5;
    %load/vec4 v0000020fb0170a30_0;
    %load/vec4 v0000020fb01690f0_0;
    %sub;
    %store/vec4 v0000020fb00a8f20_0, 0, 16;
    %callf/vec4 TD_tb_top_receiver.abs16, S_0000020fafb43380;
    %store/vec4 v0000020fb016a630_0, 0, 32;
T_65.9 ;
    %load/vec4 v0000020fb0170b70_0;
    %load/vec4 v0000020fb016a770_0;
    %cmp/ne;
    %jmp/1 T_65.15, 6;
    %flag_mov 8, 6;
    %load/vec4 v0000020fb016e410_0;
    %load/vec4 v0000020fb016b030_0;
    %cmp/ne;
    %flag_or 6, 8;
T_65.15;
    %jmp/1 T_65.14, 6;
    %flag_mov 8, 6;
    %load/vec4 v0000020fb0170850_0;
    %load/vec4 v0000020fb016a450_0;
    %cmp/ne;
    %flag_or 6, 8;
T_65.14;
    %jmp/1 T_65.13, 6;
    %flag_mov 8, 6;
    %load/vec4 v0000020fb0170a30_0;
    %load/vec4 v0000020fb01690f0_0;
    %cmp/ne;
    %flag_or 6, 8;
T_65.13;
    %jmp/0xz  T_65.11, 6;
    %load/vec4 v0000020fb0169690_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020fb0169690_0, 0, 32;
    %vpi_call/w 3 209 "$display", "[ZFCHK][%0d] T=%t DUT=(%d,%d)(%d,%d) GOLD=(%d,%d)(%d,%d)", v0000020fb016b210_0, $time, v0000020fb016a770_0, v0000020fb016b030_0, v0000020fb016a450_0, v0000020fb01690f0_0, v0000020fb0170b70_0, v0000020fb016e410_0, v0000020fb0170850_0, v0000020fb0170a30_0 {0 0 0};
    %jmp T_65.12;
T_65.11 ;
    %load/vec4 v0000020fb016abd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020fb016abd0_0, 0, 32;
T_65.12 ;
    %load/vec4 v0000020fb016b210_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020fb016b210_0, 0, 32;
T_65.0 ;
    %jmp T_65;
    .thread T_65;
    .scope S_0000020fafb431f0;
T_66 ;
    %wait E_0000020fb00bdb30;
    %load/vec4 v0000020fb0169230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.0, 8;
    %vpi_call/w 3 222 "$display", "[TB][ADC] t=%t idx=%0d adc1=(%0d,%0d) adc2=(%0d,%0d)", $time, v0000020fb016f3b0_0, v0000020fb016f810_0, v0000020fb016fef0_0, v0000020fb016fb30_0, v0000020fb016dfb0_0 {0 0 0};
    %load/vec4 v0000020fb016f3b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020fb016f3b0_0, 0, 32;
T_66.0 ;
    %load/vec4 v0000020fb016a3b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_66.4, 9;
    %load/vec4 v0000020fb0169190_0;
    %cmpi/s 64, 0, 32;
    %flag_get/vec4 5;
    %and;
T_66.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.2, 8;
    %ix/getv/s 4, v0000020fb0169190_0;
    %load/vec4a v0000020fb0169cd0, 4;
    %split/vec4 16;
    %store/vec4 v0000020fb016e0f0_0, 0, 16;
    %split/vec4 16;
    %store/vec4 v0000020fb016e190_0, 0, 16;
    %split/vec4 16;
    %store/vec4 v0000020fb016e230_0, 0, 16;
    %store/vec4 v0000020fb016de70_0, 0, 16;
    %load/vec4 v0000020fb016de70_0;
    %pad/s 32;
    %cmpi/s 0, 0, 32;
    %flag_get/vec4 5;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000020fb0170530_0, 4, 1;
    %load/vec4 v0000020fb016e230_0;
    %pad/s 32;
    %cmpi/s 0, 0, 32;
    %flag_get/vec4 5;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000020fb0170530_0, 4, 1;
    %load/vec4 v0000020fb016e190_0;
    %pad/s 32;
    %cmpi/s 0, 0, 32;
    %flag_get/vec4 5;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000020fb0170530_0, 4, 1;
    %load/vec4 v0000020fb016e0f0_0;
    %pad/s 32;
    %cmpi/s 0, 0, 32;
    %flag_get/vec4 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000020fb0170530_0, 4, 1;
    %load/vec4 v0000020fb0170530_0;
    %load/vec4 v0000020fb016a8b0_0;
    %cmp/ne;
    %jmp/0xz  T_66.5, 6;
    %load/vec4 v0000020fb016a9f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020fb016a9f0_0, 0, 32;
    %vpi_call/w 3 234 "$display", "[CHECK][%0d] Time %t: DUT=%b GOLD=%b", v0000020fb0169190_0, $time, v0000020fb016a8b0_0, v0000020fb0170530_0 {0 0 0};
    %jmp T_66.6;
T_66.5 ;
    %vpi_call/w 3 236 "$display", "[CHECK][%0d] Time %t: Match %b", v0000020fb0169190_0, $time, v0000020fb016a8b0_0 {0 0 0};
    %load/vec4 v0000020fb016b2b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020fb016b2b0_0, 0, 32;
T_66.6 ;
    %load/vec4 v0000020fb0169190_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020fb0169190_0, 0, 32;
T_66.2 ;
    %jmp T_66;
    .thread T_66;
    .scope S_0000020fafb431f0;
T_67 ;
T_67.0 ;
    %load/vec4 v0000020fb016af90_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_67.1, 6;
    %wait E_0000020fb00bdb70;
    %jmp T_67.0;
T_67.1 ;
T_67.2 ;
    %load/vec4 v0000020fb0169190_0;
    %pushi/vec4 64, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_67.3, 6;
    %wait E_0000020fb00be030;
    %jmp T_67.2;
T_67.3 ;
    %vpi_call/w 3 247 "$display", "================================================" {0 0 0};
    %vpi_call/w 3 248 "$display", "Golden compare done: %0d mismatches / %0d matches over %0d outputs", v0000020fb016a9f0_0, v0000020fb016b2b0_0, P_0000020fb004a9f0 {0 0 0};
    %load/vec4 v0000020fb016a9f0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_67.4, 4;
    %vpi_call/w 3 250 "$display", "STATUS: PASS" {0 0 0};
    %jmp T_67.5;
T_67.4 ;
    %vpi_call/w 3 252 "$display", "STATUS: FAIL" {0 0 0};
T_67.5 ;
    %vpi_call/w 3 253 "$display", "ZF compare: %0d mismatches / %0d matches over %0d outputs", v0000020fb0169690_0, v0000020fb016abd0_0, P_0000020fb004a9f0 {0 0 0};
    %load/vec4 v0000020fb016f6d0_0;
    %cvt/rv/s;
    %pushi/real 1073741824, 4072; load=64.0000
    %div/wr;
    %load/vec4 v0000020fb016ff90_0;
    %cvt/rv/s;
    %pushi/real 1073741824, 4072; load=64.0000
    %div/wr;
    %load/vec4 v0000020fb016f9f0_0;
    %cvt/rv/s;
    %pushi/real 1073741824, 4072; load=64.0000
    %div/wr;
    %load/vec4 v0000020fb016eb90_0;
    %cvt/rv/s;
    %pushi/real 1073741824, 4072; load=64.0000
    %div/wr;
    %vpi_call/w 3 254 "$display", "ZF avg abs err X1_re=%0f X1_im=%0f X2_re=%0f X2_im=%0f", W<3,r>, W<2,r>, W<1,r>, W<0,r> {0 4 0};
    %vpi_call/w 3 256 "$display", "ZF max abs err X1_re=%0d X1_im=%0d X2_re=%0d X2_im=%0d", v0000020fb0168dd0_0, v0000020fb0168e70_0, v0000020fb0168f10_0, v0000020fb016a630_0 {0 0 0};
    %vpi_call/w 3 258 "$display", "================================================" {0 0 0};
    %end;
    .thread T_67;
    .scope S_0000020fafb431f0;
T_68 ;
    %wait E_0000020fb00bdb30;
    %load/vec4 v0000020fb0170490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.0, 8;
    %vpi_call/w 3 265 "$display", "[DBG][CPE->NCO] T=%t phase_err=%d nco_acc_before=%d", $time, v0000020fb016fa90_0, v0000020fb016b350_0 {0 0 0};
T_68.0 ;
    %jmp T_68;
    .thread T_68;
    .scope S_0000020fafb431f0;
T_69 ;
    %vpi_call/w 3 272 "$dumpfile", "top_level.vcd" {0 0 0};
    %vpi_call/w 3 273 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000020fafb431f0 {0 0 0};
    %end;
    .thread T_69;
# The file index is used to find the file name in the following table.
:file_names 16;
    "N/A";
    "<interactive>";
    "-";
    "tb_top_receiver.v";
    "Top_level_receiver.v";
    "CFO_estimator_cp_mrc.v";
    "c_mul_fx.v";
    "cordic_vectoring.v";
    "CPE_tracker.v";
    "cordic_rotator.v";
    "QPSK_demap_mimo.v";
    "fft_64pt.v";
    "nco_phase_ctrl.v";
    "CFO_rotator.v";
    "sync_block.v";
    "mimo_zf_2x2.v";
