Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu May 26 13:07:15 2022
| Host         : DESKTOP-K0VOKNT running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file mejn_control_sets_placed.rpt
| Design       : mejn
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   167 |
|    Minimum number of control sets                        |   167 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   324 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   167 |
| >= 0 to < 4        |    17 |
| >= 4 to < 6        |    13 |
| >= 6 to < 8        |    68 |
| >= 8 to < 10       |    35 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |    10 |
| >= 14 to < 16      |     0 |
| >= 16              |    23 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             356 |          121 |
| No           | No                    | Yes                    |               2 |            2 |
| No           | Yes                   | No                     |             125 |           37 |
| Yes          | No                    | No                     |            1048 |          334 |
| Yes          | No                    | Yes                    |             131 |           36 |
| Yes          | Yes                   | No                     |            1110 |          403 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------+---------------------------------------------------------------+-------------------------------------------------------------------------+------------------+----------------+
|                        Clock Signal                        |                         Enable Signal                         |                             Set/Reset Signal                            | Slice Load Count | Bel Load Count |
+------------------------------------------------------------+---------------------------------------------------------------+-------------------------------------------------------------------------+------------------+----------------+
|  fifo_oled/fifo/inputflag2                                 |                                                               | fifo_oled/fifo/inputsignal0                                             |                1 |              1 |
|  clk_IBUF_BUFG                                             | fifo_oled/oled/Initialize/temp_vbat_i_1_n_0                   |                                                                         |                1 |              1 |
|  clk_IBUF_BUFG                                             | fifo_oled/oled/Initialize/temp_vdd_i_1_n_0                    |                                                                         |                1 |              1 |
|  clk_IBUF_BUFG                                             |                                                               | fifo_oled/component_input/new_output_reg_0                              |                1 |              1 |
|  clk_IBUF_BUFG                                             |                                                               | fifo_oled/slowclk/timerOutput_reg_2                                     |                1 |              1 |
|  clk_IBUF_BUFG                                             | ti/dit_in/pmod_adc1/ADC_CS3_out                               | ti/dit_in/pmod_adc1/ADC_CS_i_1_n_0                                      |                1 |              1 |
|  ti/dit_in/debouncer1/FF3/Q_i_1_n_0                        |                                                               |                                                                         |                1 |              1 |
|  fifo_oled/fifo/outputflag2                                |                                                               | fifo_oled/fifo/outputsignal0                                            |                1 |              1 |
|  fifo_oled/fifo/outputsignal0                              |                                                               | fifo_oled/slowclk/timerOutput_reg_2                                     |                1 |              1 |
|  fifo_oled/fifo/inputsignal0                               |                                                               | fifo_oled/component_input/new_output_reg_0                              |                1 |              1 |
|  ti/dit_in/pmod_adc1/sequncer_shift_reg_reg_n_0_[175]      |                                                               | ti/dit_in/pmod_adc1/sequncer_shift_reg_reg_n_0_[50]                     |                1 |              1 |
|  ti/dit_in/signal_debouncer1/FF3/Q_i_1__0_n_0              |                                                               |                                                                         |                1 |              1 |
|  fifo_oled/oled/print/FF3/Q_i_1__2_n_0                     |                                                               |                                                                         |                1 |              1 |
|  fifo_oled/component_input/debounce_clr/FF3/Q_i_1__3_n_0   |                                                               |                                                                         |                1 |              1 |
|  fifo_oled/component_input/debounce_space/FF3/Q_i_1__4_n_0 |                                                               |                                                                         |                1 |              1 |
|  fifo_oled/db_reset/FF3/Q_i_1__1_n_0                       |                                                               |                                                                         |                1 |              1 |
|  timerOutput                                               |                                                               |                                                                         |                2 |              3 |
|  clk_IBUF_BUFG                                             | fifo_oled/oled/Initialize/E[0]                                | fifo_oled/oled/print/FF3/SR[0]                                          |                3 |              4 |
|  clk_IBUF_BUFG                                             | fifo_oled/oled/Example/temp_sdata[5]_i_1_n_0                  |                                                                         |                1 |              4 |
|  clk_IBUF_BUFG                                             | fifo_oled/oled/Example/temp_sdata[5]_i_1_n_0                  | fifo_oled/oled/Example/temp_sdata[7]_i_1_n_0                            |                1 |              4 |
|  clk_IBUF_BUFG                                             | fifo_oled/oled/Example/x[3]_i_1_n_0                           | fifo_oled/fifo/ram/z12_out                                              |                2 |              4 |
|  clk_IBUF_BUFG                                             | fifo_oled/oled/Example/after_page_state                       |                                                                         |                2 |              4 |
|  clk_IBUF_BUFG                                             | ti/dit/output0                                                | ti/dit/nothing_reg_1                                                    |                2 |              4 |
|  clk_IBUF_BUFG                                             |                                                               | fifo_oled/oled/Example/spi_comp/counter                                 |                1 |              5 |
|  clk_IBUF_BUFG                                             | fifo_oled/oled/Initialize/g0_b0__3_n_0                        |                                                                         |                1 |              5 |
|  clk_IBUF_BUFG                                             |                                                               | fifo_oled/oled/Initialize/spi_comp/counter                              |                1 |              5 |
|  clk_IBUF_BUFG                                             | fifo_oled/oled/Initialize/spi_comp/temp_sdata                 | fifo_oled/oled/Initialize/spi_comp/FSM_onehot_current_state_reg_n_0_[0] |                2 |              5 |
|  clk_IBUF_BUFG                                             | fifo_oled/oled/Initialize/delay_comp/E[0]                     | fifo_oled/oled/print/FF3/SR[0]                                          |                2 |              5 |
|  clk_IBUF_BUFG                                             | fifo_oled/oled/Example/g0_b0_n_0                              |                                                                         |                3 |              5 |
|  clk_IBUF_BUFG                                             | fifo_oled/oled/Example/spi_comp/temp_sdata                    | fifo_oled/oled/Example/spi_comp/FSM_onehot_current_state_reg_n_0_[0]    |                1 |              5 |
|  clk_IBUF_BUFG                                             | ti/dit/f_c0                                                   |                                                                         |                2 |              6 |
|  clk_IBUF_BUFG                                             | fifo_oled/oled/Example/blank[0,3]                             | fifo_oled/fifo/ram/z12_out                                              |                4 |              7 |
|  clk_IBUF_BUFG                                             | fifo_oled/oled/Example/blank[0,8]                             | fifo_oled/fifo/ram/z12_out                                              |                4 |              7 |
|  clk_IBUF_BUFG                                             | fifo_oled/oled/Example/blank[0,1]                             | fifo_oled/fifo/ram/z12_out                                              |                3 |              7 |
|  clk_IBUF_BUFG                                             | fifo_oled/oled/Example/blank[1,12]                            | fifo_oled/fifo/ram/z12_out                                              |                2 |              7 |
|  clk_IBUF_BUFG                                             | fifo_oled/oled/Example/blank[0,0]                             | fifo_oled/fifo/ram/z12_out                                              |                4 |              7 |
|  clk_IBUF_BUFG                                             | fifo_oled/oled/Example/blank[0,9]                             | fifo_oled/fifo/ram/z12_out                                              |                4 |              7 |
|  clk_IBUF_BUFG                                             | fifo_oled/oled/Example/blank[1,0]                             | fifo_oled/fifo/ram/z12_out                                              |                4 |              7 |
|  clk_IBUF_BUFG                                             | fifo_oled/oled/Example/blank[1,14]                            | fifo_oled/fifo/ram/z12_out                                              |                4 |              7 |
|  clk_IBUF_BUFG                                             | fifo_oled/oled/Example/blank[1,1]                             | fifo_oled/fifo/ram/z12_out                                              |                6 |              7 |
|  clk_IBUF_BUFG                                             | fifo_oled/oled/Example/blank[1,4]                             | fifo_oled/fifo/ram/z12_out                                              |                3 |              7 |
|  clk_IBUF_BUFG                                             | fifo_oled/oled/Example/blank[0,12]                            | fifo_oled/fifo/ram/z12_out                                              |                2 |              7 |
|  clk_IBUF_BUFG                                             | fifo_oled/oled/Example/blank[0,15]                            | fifo_oled/fifo/ram/z12_out                                              |                5 |              7 |
|  clk_IBUF_BUFG                                             | fifo_oled/oled/Example/blank[1,10]                            | fifo_oled/fifo/ram/z12_out                                              |                4 |              7 |
|  clk_IBUF_BUFG                                             | fifo_oled/oled/Example/blank[1,11]                            | fifo_oled/fifo/ram/z12_out                                              |                4 |              7 |
|  clk_IBUF_BUFG                                             | fifo_oled/oled/Example/blank[1,13]                            | fifo_oled/fifo/ram/z12_out                                              |                3 |              7 |
|  clk_IBUF_BUFG                                             | fifo_oled/oled/Example/blank[1,15]                            | fifo_oled/fifo/ram/z12_out                                              |                3 |              7 |
|  clk_IBUF_BUFG                                             | fifo_oled/oled/Example/blank[1,3]                             | fifo_oled/fifo/ram/z12_out                                              |                4 |              7 |
|  clk_IBUF_BUFG                                             | fifo_oled/oled/Example/blank[1,5]                             | fifo_oled/fifo/ram/z12_out                                              |                4 |              7 |
|  clk_IBUF_BUFG                                             | fifo_oled/oled/Example/blank[0,6]                             | fifo_oled/fifo/ram/z12_out                                              |                4 |              7 |
|  clk_IBUF_BUFG                                             | fifo_oled/oled/Example/blank[1,6]                             | fifo_oled/fifo/ram/z12_out                                              |                4 |              7 |
|  clk_IBUF_BUFG                                             | fifo_oled/oled/Example/blank[2,12]                            | fifo_oled/fifo/ram/z12_out                                              |                5 |              7 |
|  clk_IBUF_BUFG                                             | fifo_oled/oled/Example/blank[2,6]                             | fifo_oled/fifo/ram/z12_out                                              |                4 |              7 |
|  clk_IBUF_BUFG                                             | fifo_oled/oled/Example/blank[2,10]                            | fifo_oled/fifo/ram/z12_out                                              |                4 |              7 |
|  clk_IBUF_BUFG                                             | fifo_oled/oled/Example/blank[1,7]                             | fifo_oled/fifo/ram/z12_out                                              |                4 |              7 |
|  clk_IBUF_BUFG                                             | fifo_oled/oled/Example/blank[2,1]                             | fifo_oled/fifo/ram/z12_out                                              |                4 |              7 |
|  clk_IBUF_BUFG                                             | fifo_oled/oled/Example/blank[1,8]                             | fifo_oled/fifo/ram/z12_out                                              |                4 |              7 |
|  clk_IBUF_BUFG                                             | fifo_oled/oled/Example/blank[2,3]                             | fifo_oled/fifo/ram/z12_out                                              |                3 |              7 |
|  clk_IBUF_BUFG                                             | fifo_oled/oled/Example/blank[2,7]                             | fifo_oled/fifo/ram/z12_out                                              |                4 |              7 |
|  clk_IBUF_BUFG                                             | fifo_oled/oled/Example/blank[2,8]                             | fifo_oled/fifo/ram/z12_out                                              |                4 |              7 |
|  clk_IBUF_BUFG                                             | fifo_oled/oled/Example/blank[3,10]                            | fifo_oled/fifo/ram/z12_out                                              |                3 |              7 |
|  clk_IBUF_BUFG                                             | fifo_oled/oled/Example/blank[2,2]                             | fifo_oled/fifo/ram/z12_out                                              |                5 |              7 |
|  clk_IBUF_BUFG                                             | fifo_oled/oled/Example/blank[3,13]                            | fifo_oled/fifo/ram/z12_out                                              |                4 |              7 |
|  clk_IBUF_BUFG                                             | fifo_oled/oled/Example/blank[2,4]                             | fifo_oled/fifo/ram/z12_out                                              |                5 |              7 |
|  clk_IBUF_BUFG                                             | fifo_oled/oled/Example/blank[3,1]                             | fifo_oled/fifo/ram/z12_out                                              |                3 |              7 |
|  clk_IBUF_BUFG                                             | fifo_oled/oled/Example/blank[2,13]                            | fifo_oled/fifo/ram/z12_out                                              |                3 |              7 |
|  clk_IBUF_BUFG                                             | fifo_oled/oled/Example/blank[2,11]                            | fifo_oled/fifo/ram/z12_out                                              |                3 |              7 |
|  clk_IBUF_BUFG                                             | fifo_oled/oled/Example/blank[3,11]                            | fifo_oled/fifo/ram/z12_out                                              |                3 |              7 |
|  clk_IBUF_BUFG                                             | fifo_oled/oled/Example/blank[3,12]                            | fifo_oled/fifo/ram/z12_out                                              |                2 |              7 |
|  clk_IBUF_BUFG                                             | fifo_oled/oled/Example/blank[2,0]                             | fifo_oled/fifo/ram/z12_out                                              |                4 |              7 |
|  clk_IBUF_BUFG                                             | fifo_oled/oled/Example/blank[3,2]                             | fifo_oled/fifo/ram/z12_out                                              |                4 |              7 |
|  clk_IBUF_BUFG                                             | fifo_oled/oled/Example/blank[2,15]                            | fifo_oled/fifo/ram/z12_out                                              |                4 |              7 |
|  clk_IBUF_BUFG                                             | fifo_oled/oled/Example/blank[1,9]                             | fifo_oled/fifo/ram/z12_out                                              |                6 |              7 |
|  clk_IBUF_BUFG                                             | fifo_oled/oled/Example/blank[2,9]                             | fifo_oled/fifo/ram/z12_out                                              |                4 |              7 |
|  clk_IBUF_BUFG                                             | fifo_oled/oled/Example/blank[3,0]                             | fifo_oled/fifo/ram/z12_out                                              |                7 |              7 |
|  clk_IBUF_BUFG                                             | fifo_oled/oled/Example/blank[2,5]                             | fifo_oled/fifo/ram/z12_out                                              |                3 |              7 |
|  clk_IBUF_BUFG                                             | fifo_oled/oled/Example/blank[2,14]                            | fifo_oled/fifo/ram/z12_out                                              |                4 |              7 |
|  clk_IBUF_BUFG                                             | fifo_oled/oled/Example/blank[3,14]                            | fifo_oled/fifo/ram/z12_out                                              |                4 |              7 |
|  clk_IBUF_BUFG                                             | fifo_oled/oled/Example/blank[3,3]                             | fifo_oled/fifo/ram/z12_out                                              |                4 |              7 |
|  clk_IBUF_BUFG                                             | fifo_oled/oled/Example/blank[3,15]                            | fifo_oled/fifo/ram/z12_out                                              |                3 |              7 |
|  clk_IBUF_BUFG                                             | fifo_oled/oled/Example/blank[3,6]                             | fifo_oled/fifo/ram/z12_out                                              |                5 |              7 |
|  clk_IBUF_BUFG                                             | fifo_oled/oled/Example/blank[3,8]                             | fifo_oled/fifo/ram/z12_out                                              |                3 |              7 |
|  clk_IBUF_BUFG                                             | fifo_oled/oled/Example/blank[3,5]                             | fifo_oled/fifo/ram/z12_out                                              |                4 |              7 |
|  clk_IBUF_BUFG                                             | fifo_oled/oled/Example/blank[3,4]                             | fifo_oled/fifo/ram/z12_out                                              |                3 |              7 |
|  clk_IBUF_BUFG                                             | fifo_oled/oled/Example/blank[3,9]                             | fifo_oled/fifo/ram/z12_out                                              |                4 |              7 |
|  clk_IBUF_BUFG                                             | fifo_oled/oled/Example/blank[3,7]                             | fifo_oled/fifo/ram/z12_out                                              |                4 |              7 |
|  clk_IBUF_BUFG                                             | fifo_oled/oled/Example/spi_comp/shift_register                |                                                                         |                1 |              7 |
|  clk_IBUF_BUFG                                             | fifo_oled/oled/Example/spi_comp/E[0]                          |                                                                         |                4 |              7 |
|  clk_IBUF_BUFG                                             | fifo_oled/oled/Initialize/spi_comp/shift_register             |                                                                         |                1 |              7 |
|  clk_IBUF_BUFG                                             | fifo_oled/oled/Example/blank[0,2]                             | fifo_oled/fifo/ram/z12_out                                              |                5 |              7 |
|  clk_IBUF_BUFG                                             | fifo_oled/oled/Example/blank[1,2]                             | fifo_oled/fifo/ram/z12_out                                              |                7 |              7 |
|  clk_IBUF_BUFG                                             | fifo_oled/oled/Example/blank[0,14]                            | fifo_oled/fifo/ram/z12_out                                              |                5 |              7 |
|  clk_IBUF_BUFG                                             | fifo_oled/oled/Example/blank[0,4]                             | fifo_oled/fifo/ram/z12_out                                              |                5 |              7 |
|  clk_IBUF_BUFG                                             | fifo_oled/oled/Example/blank[0,5]                             | fifo_oled/fifo/ram/z12_out                                              |                4 |              7 |
|  clk_IBUF_BUFG                                             | fifo_oled/oled/Example/blank[0,11]                            | fifo_oled/fifo/ram/z12_out                                              |                3 |              7 |
|  clk_IBUF_BUFG                                             | fifo_oled/oled/Example/blank[0,13]                            | fifo_oled/fifo/ram/z12_out                                              |                2 |              7 |
|  clk_IBUF_BUFG                                             | fifo_oled/oled/Example/blank[0,10]                            | fifo_oled/fifo/ram/z12_out                                              |                4 |              7 |
|  clk_IBUF_BUFG                                             | fifo_oled/oled/Example/blank[0,7]                             | fifo_oled/fifo/ram/z12_out                                              |                2 |              7 |
|  clk_IBUF_BUFG                                             | fifo_oled/fifo/ram/memory_reg[1]0                             |                                                                         |                5 |              8 |
|  clk_IBUF_BUFG                                             | fifo_oled/component_input/debounce_clr/FF3/E[0]               |                                                                         |                2 |              8 |
|  clk_IBUF_BUFG                                             | fifo_oled/fifo/outputsignal                                   |                                                                         |                3 |              8 |
|  clk_IBUF_BUFG                                             | fifo_oled/fifo/ram/memory_reg[14]0                            |                                                                         |                4 |              8 |
|  clk_IBUF_BUFG                                             | fifo_oled/fifo/ram/memory_reg[17]0                            |                                                                         |                4 |              8 |
|  clk_IBUF_BUFG                                             | fifo_oled/fifo/ram/memory_reg[19]0                            |                                                                         |                4 |              8 |
|  clk_IBUF_BUFG                                             | fifo_oled/fifo/ram/memory_reg[13]0                            |                                                                         |                3 |              8 |
|  clk_IBUF_BUFG                                             | fifo_oled/fifo/ram/memory_reg[18]0                            |                                                                         |                3 |              8 |
|  clk_IBUF_BUFG                                             | fifo_oled/fifo/ram/memory_reg[21]0                            |                                                                         |                4 |              8 |
|  clk_IBUF_BUFG                                             | fifo_oled/fifo/ram/memory_reg[10]0                            |                                                                         |                5 |              8 |
|  clk_IBUF_BUFG                                             | fifo_oled/fifo/ram/memory_reg[0]0                             |                                                                         |                5 |              8 |
|  clk_IBUF_BUFG                                             | fifo_oled/fifo/ram/memory_reg[11]0                            |                                                                         |                6 |              8 |
|  clk_IBUF_BUFG                                             | fifo_oled/fifo/ram/memory_reg[12]0                            |                                                                         |                4 |              8 |
|  clk_IBUF_BUFG                                             | fifo_oled/fifo/ram/memory_reg[15]0                            |                                                                         |                4 |              8 |
|  clk_IBUF_BUFG                                             | fifo_oled/fifo/ram/memory_reg[16]0                            |                                                                         |                3 |              8 |
|  clk_IBUF_BUFG                                             | fifo_oled/fifo/ram/memory_reg[31]0                            |                                                                         |                3 |              8 |
|  clk_IBUF_BUFG                                             | fifo_oled/fifo/ram/memory_reg[24]0                            |                                                                         |                4 |              8 |
|  clk_IBUF_BUFG                                             | fifo_oled/fifo/ram/memory_reg[23]0                            |                                                                         |                4 |              8 |
|  clk_IBUF_BUFG                                             | fifo_oled/fifo/ram/memory_reg[4]0                             |                                                                         |                7 |              8 |
|  clk_IBUF_BUFG                                             | fifo_oled/fifo/ram/memory_reg[22]0                            |                                                                         |                4 |              8 |
|  clk_IBUF_BUFG                                             | fifo_oled/fifo/ram/memory_reg[30]0                            |                                                                         |                4 |              8 |
|  clk_IBUF_BUFG                                             | fifo_oled/fifo/ram/memory_reg[5]0                             |                                                                         |                6 |              8 |
|  clk_IBUF_BUFG                                             | fifo_oled/fifo/ram/memory_reg[6]0                             |                                                                         |                5 |              8 |
|  clk_IBUF_BUFG                                             | fifo_oled/fifo/ram/memory_reg[2]0                             |                                                                         |                6 |              8 |
|  clk_IBUF_BUFG                                             | fifo_oled/fifo/ram/memory_reg[26]0                            |                                                                         |                3 |              8 |
|  clk_IBUF_BUFG                                             | fifo_oled/fifo/ram/memory_reg[7]0                             |                                                                         |                7 |              8 |
|  clk_IBUF_BUFG                                             | fifo_oled/fifo/ram/memory_reg[28]0                            |                                                                         |                3 |              8 |
|  clk_IBUF_BUFG                                             | fifo_oled/fifo/ram/memory_reg[27]0                            |                                                                         |                3 |              8 |
|  clk_IBUF_BUFG                                             | fifo_oled/oled/Initialize/g0_b0__4_n_0                        |                                                                         |                1 |              8 |
|  clk_IBUF_BUFG                                             | fifo_oled/fifo/ram/memory_reg[25]0                            |                                                                         |                3 |              8 |
|  clk_IBUF_BUFG                                             | fifo_oled/fifo/ram/memory_reg[29]0                            |                                                                         |                3 |              8 |
|  clk_IBUF_BUFG                                             | fifo_oled/fifo/ram/memory_reg[3]0                             |                                                                         |                5 |              8 |
|  clk_IBUF_BUFG                                             | fifo_oled/fifo/ram/memory_reg[20]0                            |                                                                         |                4 |              8 |
|  clk_IBUF_BUFG                                             | fifo_oled/fifo/ram/memory_reg[9]0                             |                                                                         |                5 |              8 |
|  clk_IBUF_BUFG                                             | fifo_oled/fifo/ram/memory_reg[8]0                             |                                                                         |                4 |              8 |
|  clk_IBUF_BUFG                                             | fifo_oled/oled/Example/g0_b0__0_n_0                           |                                                                         |                2 |             10 |
|  ti/dit_in/p_3_in                                          |                                                               |                                                                         |                5 |             12 |
|  ti/dit_in/p_3_out[11]                                     |                                                               |                                                                         |                5 |             12 |
|  ti/dit_in/p_2_out[11]                                     |                                                               |                                                                         |                6 |             12 |
|  ti/dit_in/p_4_out[11]                                     |                                                               |                                                                         |                5 |             12 |
|  clk_IBUF_BUFG                                             | fifo_oled/oled/Example/delay_comp/ms_counter[0]_i_2_n_0       | fifo_oled/oled/Example/delay_comp/ms_counter                            |                3 |             12 |
|  clk_IBUF_BUFG                                             | ti/dit_in/pmod_adc1/data_1                                    |                                                                         |                6 |             12 |
|  clk_IBUF_BUFG                                             | fifo_oled/oled/Initialize/delay_comp/ms_counter[0]_i_2__0_n_0 | fifo_oled/oled/Initialize/delay_comp/ms_counter                         |                3 |             12 |
|  clk_IBUF_BUFG                                             | fifo_oled/oled/Example/after_char_state                       |                                                                         |                5 |             13 |
|  clk_IBUF_BUFG                                             |                                                               | fifo_oled/oled/print/FF3/SR[0]                                          |                4 |             13 |
|  dit_in/flag1                                              |                                                               |                                                                         |                6 |             13 |
|  clk_IBUF_BUFG                                             |                                                               | fifo_oled/oled/Initialize/delay_comp/clk_counter[0]_i_1__0_n_0          |                5 |             17 |
|  clk_IBUF_BUFG                                             |                                                               | fifo_oled/oled/Example/delay_comp/clk_counter[0]_i_1_n_0                |                5 |             17 |
|  clk_IBUF_BUFG                                             | ti/dit_in/signal_debouncer1/count[0]_i_1__0_n_0               | ti/dit_in/signal_debouncer1/FF2/SCLR                                    |                6 |             21 |
|  clk_IBUF_BUFG                                             | fifo_oled/oled/print/count[0]_i_1__3_n_0                      | fifo_oled/oled/print/FF2/SCLR                                           |                6 |             22 |
|  clk_IBUF_BUFG                                             | fifo_oled/component_input/debounce_clr/count[0]_i_1__4_n_0    | fifo_oled/component_input/debounce_clr/FF2/SCLR                         |                6 |             22 |
|  clk_IBUF_BUFG                                             | fifo_oled/component_input/debounce_space/count[0]_i_1__5_n_0  | fifo_oled/component_input/debounce_space/FF2/SCLR                       |                6 |             22 |
|  clk_IBUF_BUFG                                             | fifo_oled/db_reset/sel                                        | fifo_oled/db_reset/FF2/SCLR                                             |                6 |             22 |
|  clk_IBUF_BUFG                                             | ti/dit_in/debouncer1/sel                                      | ti/dit_in/debouncer1/FF2/SCLR                                           |                6 |             22 |
|  ti/dit_in/debouncer1/FF3/CLK                              |                                                               |                                                                         |                6 |             22 |
|  clk_IBUF_BUFG                                             | dit_in/flag1                                                  |                                                                         |                7 |             28 |
|  clk_IBUF_BUFG                                             | fifo_oled/fifo/head0                                          | fifo_oled/fifo/head[31]_i_1_n_0                                         |                8 |             31 |
|  clk_IBUF_BUFG                                             | fifo_oled/fifo/tail0                                          | fifo_oled/fifo/tail[31]_i_1_n_0                                         |                8 |             31 |
|  clk_IBUF_BUFG                                             |                                                               | fifo_oled/slowclk/timer_value[31]_i_1_n_0                               |                8 |             31 |
|  timerOutput                                               | fifo_oled/saveflag1                                           | fifo_oled/saveflag2[31]_i_1_n_0                                         |                8 |             31 |
|  clk_IBUF_BUFG                                             | ti/dit/kokotko                                                | ti/dit/nothing_reg_0                                                    |                9 |             32 |
|  clk_IBUF_BUFG                                             |                                                               | ti/dit_in/signal_debouncer1/FF3/p_4_in                                  |                8 |             32 |
|  clk_IBUF_BUFG                                             | ti/dit/d_f                                                    | ti/dit/d_f[0]_i_1_n_0                                                   |                8 |             32 |
|  clk_IBUF_BUFG                                             | fifo_oled/oled/Example/after_update_state                     | fifo_oled/oled/Example/current_screen[3,0][5]_i_1_n_0                   |               13 |             64 |
|  clk_IBUF_BUFG                                             | fifo_oled/oled/Example/after_update_state                     | fifo_oled/oled/Example/current_screen[3,0][3]_i_1_n_0                   |               38 |            175 |
|  clk_IBUF_BUFG                                             | ti/dit_in/pmod_adc1/sequncer_shift_reg1_in[1]                 |                                                                         |               47 |            210 |
|  clk_IBUF_BUFG                                             | fifo_oled/oled/Example/after_update_state                     | fifo_oled/oled/Example/after_update_state[0]_i_1_n_0                    |               42 |            210 |
|  clk_IBUF_BUFG                                             |                                                               |                                                                         |               80 |            264 |
|  clk_IBUF_BUFG                                             | fifo_oled/fifo/ram/E[0]                                       |                                                                         |              107 |            448 |
+------------------------------------------------------------+---------------------------------------------------------------+-------------------------------------------------------------------------+------------------+----------------+


