<?xml version="1.0"?>
<block name="c3540_dup.net" instance="FPGA_packed_netlist[0]" architecture_id="SHA256:6c2439067677536e3de8729b42a7ec800d4a44cf1ca17a5250c98cedbe8b268d" atom_netlist_id="SHA256:867747d8cb591fb43c455499107cf99cd8cc67bb42ec5d5461d9b770a6638ba7">
	<inputs>pi00 pi01 pi02 pi03 pi04 pi05 pi06 pi07 pi08 pi09 pi10 pi11 pi12 pi13 pi14 pi15 pi16 pi17 pi18 pi19 pi20 pi21 pi22 pi23 pi24 pi25 pi26 pi27 pi28 pi29 pi30 pi31 pi32 pi33 pi34 pi35 pi36 pi37 pi38 pi39 pi40 pi41 pi42 pi43 pi44 pi45 pi46 pi47 pi48 pi49</inputs>
	<outputs>out:po00 out:po01 out:po02 out:po03 out:po04 out:po05 out:po06 out:po07 out:po08 out:po09 out:po10 out:po11 out:po12 out:po13 out:po14 out:po15 out:po16 out:po17 out:po18 out:po19 out:po20 out:po21</outputs>
	<clocks></clocks>
	<block name="po00" instance="LAB[0]" mode="LAB">
		<inputs>
			<port name="data_in">open open pi43 open open open open open po18 po19 new_n207 new_n208 new_n220 new_n270 new_n272 new_n273 po13 po15 po17 po16 po12 pi12 new_n92 open open new_n268 pi13 open pi11 open new_n201 new_n91 pi10 pi29 new_n86 new_n202 new_n118 open open open open open open open open open open new_n124 new_n287 new_n209 new_n221 new_n269 new_n271 pi04 new_n96 new_n97 pi14 pi19 pi33 pi00 new_n90 pi30 pi31 open open open open open open open open open open open open open open open open open</port>
			<port name="control_in">open open open open open open open</port>
			<port name="cin">open</port>
			<port name="sharein">open</port>
		</inputs>
		<outputs>
			<port name="data_out">open open open alm[6].data_out[2]-&gt;LAB_dataout alm[1].data_out[1]-&gt;LAB_dataout open alm[9].data_out[2]-&gt;LAB_dataout open open open open open open open open alm[4].data_out[1]-&gt;LAB_dataout alm[5].data_out[1]-&gt;LAB_dataout alm[3].data_out[1]-&gt;LAB_dataout alm[7].data_out[1]-&gt;LAB_dataout alm[5].data_out[2]-&gt;LAB_dataout alm[9].data_out[1]-&gt;LAB_dataout alm[2].data_out[2]-&gt;LAB_dataout open open open open open open open open open open open open open open open open open alm[4].data_out[5]-&gt;LAB_dataout</port>
			<port name="cout">open</port>
			<port name="shareout">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open</port>
		</clocks>
		<block name="new_n266" instance="alm[0]" mode="alm">
			<inputs>
				<port name="data_in">LAB.data_in[57]-&gt;LAB_datain LAB.data_in[56]-&gt;LAB_datain LAB.data_in[55]-&gt;LAB_datain LAB.data_in[54]-&gt;LAB_datain LAB.data_in[61]-&gt;LAB_datain alm[1].data_out[0]-&gt;LAB_alm_feedback LAB.data_in[25]-&gt;LAB_datain LAB.data_in[60]-&gt;LAB_datain</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">lut[1].lout[0]-&gt;lut1_out open open lut[0].lout[0]-&gt;lut0_out open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n266" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[1]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 alm.data_in[5]-&gt;in_comp1 alm.data_in[6]-&gt;in_comp1 open alm.data_in[0]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n266" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[2]-&gt;l_complete1 lut.lin[6]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n266" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 3 1 2 5 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n266</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="new_n89" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">open open open open alm.data_in[4]-&gt;in_comp1 alm.data_in[7]-&gt;in_comp1 open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n89" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open lut.lin[4]-&gt;l_complete1 open open open lut.lin[5]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n89" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut6.in[1]-&gt;direct:lut6 open open open lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">open 1 open open open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n89</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="new_n267" instance="alm[1]" mode="alm">
			<inputs>
				<port name="data_in">LAB.data_in[59]-&gt;LAB_datain LAB.data_in[31]-&gt;LAB_datain LAB.data_in[58]-&gt;LAB_datain LAB.data_in[22]-&gt;LAB_datain LAB.data_in[34]-&gt;LAB_datain LAB.data_in[26]-&gt;LAB_datain alm[0].data_out[0]-&gt;LAB_alm_feedback LAB.data_in[32]-&gt;LAB_datain</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">lut[0].lout[0]-&gt;lut0_out lut[1].lout[0]-&gt;lut1_out open lut[1].lout[0]-&gt;lut1_out open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n267" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">open alm.data_in[3]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 alm.data_in[6]-&gt;in_comp1 alm.data_in[0]-&gt;in_comp1 alm.data_in[5]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n267" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[5]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1 lut.lin[6]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n267" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 0 3 2 5 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n267</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="new_n85" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">open open open open open alm.data_in[7]-&gt;in_comp1 alm.data_in[4]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n85" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open lut.lin[5]-&gt;l_complete1 open open lut.lin[6]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n85" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open lut6.in[2]-&gt;direct:lut6 open open lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">open open 1 open open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n85</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="new_n290" instance="alm[2]" mode="alm">
			<inputs>
				<port name="data_in">alm[7].data_out[3]-&gt;LAB_alm_feedback LAB.data_in[10]-&gt;LAB_datain LAB.data_in[8]-&gt;LAB_datain LAB.data_in[9]-&gt;LAB_datain alm[3].data_out[0]-&gt;LAB_alm_feedback alm[2].data_out[0]-&gt;LAB_alm_feedback LAB.data_in[16]-&gt;LAB_datain LAB.data_in[15]-&gt;LAB_datain</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">lut[0].lout[0]-&gt;lut0_out open lut[1].lout[0]-&gt;lut1_out open open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n290" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[7]-&gt;in_comp1 open alm.data_in[1]-&gt;in_comp1 alm.data_in[6]-&gt;in_comp1 alm.data_in[0]-&gt;in_comp1 open open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n290" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[0]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 open lut.lin[4]-&gt;l_complete1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n290" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 open lut6.in[4]-&gt;direct:lut6 open</port>
							<port_rotation_map name="in">3 2 0 open 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n290</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="po21" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">open alm.data_in[3]-&gt;in_comp1 open alm.data_in[5]-&gt;in_comp1 open alm.data_in[2]-&gt;in_comp1 alm.data_in[4]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="po21" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open lut.lin[1]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 lut.lin[5]-&gt;l_complete1 open lut.lin[6]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="po21" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 open lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">open 1 2 0 open 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">po21</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="new_n291" instance="alm[3]" mode="alm">
			<inputs>
				<port name="data_in">LAB.data_in[19]-&gt;LAB_datain LAB.data_in[20]-&gt;LAB_datain LAB.data_in[17]-&gt;LAB_datain LAB.data_in[18]-&gt;LAB_datain LAB.data_in[30]-&gt;LAB_datain open LAB.data_in[35]-&gt;LAB_datain LAB.data_in[34]-&gt;LAB_datain</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">lut[0].lout[0]-&gt;lut0_out lut[1].lout[0]-&gt;lut1_out open lut[1].lout[0]-&gt;lut1_out open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n291" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[0]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 open open open alm.data_in[2]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n291" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[5]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1 open lut.lin[6]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n291" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 open lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 open</port>
							<port_rotation_map name="in">0 1 open 3 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n291</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="new_n200" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[4]-&gt;in_comp1 alm.data_in[6]-&gt;in_comp1 open open open open alm.data_in[7]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n200" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open open lut.lin[0]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1 lut.lin[6]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n200" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open open lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">open open open 2 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n200</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="po02" instance="alm[4]" mode="alm">
			<inputs>
				<port name="data_in">LAB.data_in[9]-&gt;LAB_datain alm[1].data_out[3]-&gt;LAB_alm_feedback alm[3].data_out[0]-&gt;LAB_alm_feedback LAB.data_in[36]-&gt;LAB_datain LAB.data_in[28]-&gt;LAB_datain alm[2].data_out[0]-&gt;LAB_alm_feedback LAB.data_in[8]-&gt;LAB_datain LAB.data_in[32]-&gt;LAB_datain</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">open lut[0].lout[0]-&gt;lut0_out open open open lut[1].lout[0]-&gt;lut1_out</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="po02" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[7]-&gt;in_comp1 alm.data_in[5]-&gt;in_comp1 alm.data_in[6]-&gt;in_comp1 alm.data_in[0]-&gt;in_comp1 alm.data_in[4]-&gt;in_comp1 open alm.data_in[2]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="po02" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[0]-&gt;l_complete1 lut.lin[6]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="po02" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 1 5 0 4 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">po02</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="new_n117" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">open open open open alm.data_in[3]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1 open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n117" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[5]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 open open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n117" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 open open open open</port>
							<port_rotation_map name="in">1 0 open open open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n117</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="new_n88" instance="alm[5]" mode="alm">
			<inputs>
				<port name="data_in">LAB.data_in[31]-&gt;LAB_datain alm[1].data_out[3]-&gt;LAB_alm_feedback LAB.data_in[22]-&gt;LAB_datain LAB.data_in[21]-&gt;LAB_datain LAB.data_in[47]-&gt;LAB_datain LAB.data_in[33]-&gt;LAB_datain alm[0].data_out[0]-&gt;LAB_alm_feedback LAB.data_in[62]-&gt;LAB_datain</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">open lut[0].lout[0]-&gt;lut0_out lut[1].lout[0]-&gt;lut1_out open open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n88" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[0]-&gt;in_comp1 open alm.data_in[6]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 alm.data_in[7]-&gt;in_comp1 alm.data_in[5]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n88" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[4]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 lut.lin[6]-&gt;l_complete1 lut.lin[5]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n88" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 5 0 3 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n88</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="new_n123" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">open open open alm.data_in[4]-&gt;in_comp1 open open alm.data_in[1]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n123" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open lut.lin[3]-&gt;l_complete1 lut.lin[6]-&gt;l_complete1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n123" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 open open</port>
							<port_rotation_map name="in">open open 0 1 open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n123</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="new_n258" instance="alm[6]" mode="alm">
			<inputs>
				<port name="data_in">alm[3].data_out[3]-&gt;LAB_alm_feedback LAB.data_in[52]-&gt;LAB_datain alm[7].data_out[0]-&gt;LAB_alm_feedback LAB.data_in[51]-&gt;LAB_datain LAB.data_in[14]-&gt;LAB_datain LAB.data_in[53]-&gt;LAB_datain LAB.data_in[13]-&gt;LAB_datain alm[0].data_out[3]-&gt;LAB_alm_feedback</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">lut[0].lout[0]-&gt;lut0_out open lut[1].lout[0]-&gt;lut1_out open open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n265" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[5]-&gt;in_comp1 alm.data_in[7]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 open alm.data_in[4]-&gt;in_comp1 alm.data_in[6]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n265" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[3]-&gt;l_complete1 lut.lin[6]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1 lut.lin[5]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n265" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 1 5 3 4 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n265</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="new_n258" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">open open open open open alm.data_in[0]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n258" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[6]-&gt;l_complete1 open open open lut.lin[5]-&gt;l_complete1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n258" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 open open open lut6.in[4]-&gt;direct:lut6 open</port>
							<port_rotation_map name="in">1 open open open 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n258</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="new_n264" instance="alm[7]" mode="alm">
			<inputs>
				<port name="data_in">LAB.data_in[12]-&gt;LAB_datain alm[6].data_out[0]-&gt;LAB_alm_feedback LAB.data_in[49]-&gt;LAB_datain alm[1].data_out[3]-&gt;LAB_alm_feedback alm[7].data_out[0]-&gt;LAB_alm_feedback LAB.data_in[21]-&gt;LAB_datain LAB.data_in[11]-&gt;LAB_datain LAB.data_in[50]-&gt;LAB_datain</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">lut[0].lout[0]-&gt;lut0_out lut[1].lout[0]-&gt;lut1_out open lut[1].lout[0]-&gt;lut1_out open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n259" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">open open alm.data_in[3]-&gt;in_comp1 alm.data_in[7]-&gt;in_comp1 open open alm.data_in[0]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n259" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[2]-&gt;l_complete1 open open open lut.lin[3]-&gt;l_complete1 lut.lin[6]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n259" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 open open open lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 open open open 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n259</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="new_n264" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">open alm.data_in[2]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1 alm.data_in[4]-&gt;in_comp1 alm.data_in[5]-&gt;in_comp1 alm.data_in[6]-&gt;in_comp1 open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n264" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[5]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n264" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 open</port>
							<port_rotation_map name="in">4 3 0 2 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n264</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="new_n263" instance="alm[8]" mode="alm">
			<inputs>
				<port name="data_in">LAB.data_in[16]-&gt;LAB_datain LAB.data_in[15]-&gt;LAB_datain LAB.data_in[10]-&gt;LAB_datain LAB.data_in[19]-&gt;LAB_datain LAB.data_in[20]-&gt;LAB_datain alm[7].data_out[3]-&gt;LAB_alm_feedback LAB.data_in[18]-&gt;LAB_datain LAB.data_in[17]-&gt;LAB_datain</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">lut[1].lout[0]-&gt;lut1_out open open lut[0].lout[0]-&gt;lut0_out open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n75" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[3]-&gt;in_comp1 alm.data_in[4]-&gt;in_comp1 open alm.data_in[6]-&gt;in_comp1 alm.data_in[7]-&gt;in_comp1 open open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n75" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[0]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n75" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 open open</port>
							<port_rotation_map name="in">2 3 0 1 open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n75</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="new_n263" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[2]-&gt;in_comp1 open open alm.data_in[0]-&gt;in_comp1 alm.data_in[5]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1 open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n263" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[0]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 open lut.lin[5]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n263" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 open lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 open</port>
							<port_rotation_map name="in">1 3 open 2 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n263</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="po00" instance="alm[9]" mode="alm">
			<inputs>
				<port name="data_in">alm[8].data_out[3]-&gt;LAB_alm_feedback LAB.data_in[9]-&gt;LAB_datain LAB.data_in[48]-&gt;LAB_datain LAB.data_in[2]-&gt;LAB_datain LAB.data_in[8]-&gt;LAB_datain open alm[8].data_out[0]-&gt;LAB_alm_feedback open</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">open lut[1].lout[0]-&gt;lut1_out lut[0].lout[0]-&gt;lut0_out open open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="po01" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">open open alm.data_in[1]-&gt;in_comp1 alm.data_in[4]-&gt;in_comp1 alm.data_in[0]-&gt;in_comp1 alm.data_in[6]-&gt;in_comp1 open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="po01" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[2]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 open lut.lin[5]-&gt;l_complete1 open lut.lin[3]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="po01" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 open lut6.in[3]-&gt;direct:lut6 open lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 0 open 3 open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">po01</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="po00" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[1]-&gt;in_comp1 alm.data_in[4]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 alm.data_in[0]-&gt;in_comp1 alm.data_in[6]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="po00" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[0]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 lut.lin[5]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="po00" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 1 5 3 0 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">po00</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
	</block>
	<block name="po15" instance="LAB[1]" mode="LAB">
		<inputs>
			<port name="data_in">open new_n142 open open open open open open new_n138 new_n105 new_n144 new_n79 open open open pi37 new_n134 new_n110 new_n111 new_n85 new_n131 new_n118 new_n120 open new_n126 pi02 new_n133 new_n107 new_n80 new_n101 pi04 new_n104 new_n136 new_n137 open open open open open open open open open open open open open new_n88 new_n99 new_n100 new_n93 new_n157 new_n148 new_n117 new_n123 pi01 open open open open open open open open open open open open open open open open open open open open open open open open</port>
			<port name="control_in">open open open open open open open</port>
			<port name="cin">open</port>
			<port name="sharein">open</port>
		</inputs>
		<outputs>
			<port name="data_out">open open open open alm[9].data_out[4]-&gt;LAB_dataout alm[6].data_out[2]-&gt;LAB_dataout alm[4].data_out[2]-&gt;LAB_dataout open open open open open open open open open open alm[2].data_out[1]-&gt;LAB_dataout alm[9].data_out[2]-&gt;LAB_dataout alm[6].data_out[1]-&gt;LAB_dataout alm[5].data_out[1]-&gt;LAB_dataout open open open open open open open open open open open open open open open open open open open</port>
			<port name="cout">open</port>
			<port name="shareout">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open</port>
		</clocks>
		<block name="new_n140" instance="alm[0]" mode="alm">
			<inputs>
				<port name="data_in">alm[7].data_out[3]-&gt;LAB_alm_feedback alm[9].data_out[3]-&gt;LAB_alm_feedback alm[9].data_out[0]-&gt;LAB_alm_feedback LAB.data_in[15]-&gt;LAB_datain alm[1].data_out[3]-&gt;LAB_alm_feedback alm[1].data_out[0]-&gt;LAB_alm_feedback alm[7].data_out[0]-&gt;LAB_alm_feedback LAB.data_in[1]-&gt;LAB_datain</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">lut[1].lout[0]-&gt;lut1_out open open lut[0].lout[0]-&gt;lut0_out open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n140" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[2]-&gt;in_comp1 alm.data_in[7]-&gt;in_comp1 alm.data_in[0]-&gt;in_comp1 open alm.data_in[3]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1 open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n140" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open lut.lin[4]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 lut.lin[5]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n140" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">open 1 2 3 4 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n140</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="new_n108" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[5]-&gt;in_comp1 alm.data_in[0]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 open alm.data_in[6]-&gt;in_comp1 alm.data_in[4]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n108" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[5]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1 lut.lin[6]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n108" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 5 0 3 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n108</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="new_n130" instance="alm[1]" mode="alm">
			<inputs>
				<port name="data_in">LAB.data_in[20]-&gt;LAB_datain LAB.data_in[19]-&gt;LAB_datain LAB.data_in[17]-&gt;LAB_datain LAB.data_in[18]-&gt;LAB_datain LAB.data_in[22]-&gt;LAB_datain LAB.data_in[28]-&gt;LAB_datain LAB.data_in[11]-&gt;LAB_datain LAB.data_in[21]-&gt;LAB_datain</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">lut[1].lout[0]-&gt;lut1_out open open lut[0].lout[0]-&gt;lut0_out open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n130" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[3]-&gt;in_comp1 alm.data_in[4]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 alm.data_in[7]-&gt;in_comp1 open alm.data_in[0]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n130" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[1]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1 lut.lin[6]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n130" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 2 0 1 5 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n130</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="new_n78" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[1]-&gt;in_comp1 open open open alm.data_in[5]-&gt;in_comp1 open alm.data_in[6]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n78" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[4]-&gt;l_complete1 open open lut.lin[6]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n78" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 open open lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 open</port>
							<port_rotation_map name="in">0 open open 2 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n78</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="new_n87" instance="alm[2]" mode="alm">
			<inputs>
				<port name="data_in">LAB.data_in[50]-&gt;LAB_datain LAB.data_in[49]-&gt;LAB_datain LAB.data_in[48]-&gt;LAB_datain LAB.data_in[47]-&gt;LAB_datain LAB.data_in[25]-&gt;LAB_datain open LAB.data_in[55]-&gt;LAB_datain LAB.data_in[30]-&gt;LAB_datain</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">lut[1].lout[0]-&gt;lut1_out lut[0].lout[0]-&gt;lut0_out open lut[0].lout[0]-&gt;lut0_out open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n106" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">open alm.data_in[4]-&gt;in_comp1 open open open alm.data_in[6]-&gt;in_comp1 alm.data_in[7]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n106" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open lut.lin[5]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1 open lut.lin[6]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n106" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 open lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">open open 0 1 open 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n106</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="new_n87" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">open alm.data_in[1]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 alm.data_in[7]-&gt;in_comp1 alm.data_in[0]-&gt;in_comp1 open alm.data_in[3]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n87" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[3]-&gt;l_complete1 lut.lin[6]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 open lut.lin[1]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n87" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 open lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 0 3 1 open 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n87</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="new_n146" instance="alm[3]" mode="alm">
			<inputs>
				<port name="data_in">alm[2].data_out[3]-&gt;LAB_alm_feedback alm[9].data_out[0]-&gt;LAB_alm_feedback alm[7].data_out[3]-&gt;LAB_alm_feedback LAB.data_in[15]-&gt;LAB_datain alm[9].data_out[3]-&gt;LAB_alm_feedback LAB.data_in[52]-&gt;LAB_datain open LAB.data_in[51]-&gt;LAB_datain</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">lut[1].lout[0]-&gt;lut1_out open open lut[0].lout[0]-&gt;lut0_out open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n146" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[3]-&gt;in_comp1 open open alm.data_in[1]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 alm.data_in[4]-&gt;in_comp1 open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n146" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[3]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1 open open lut.lin[5]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n146" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 open open lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 2 1 open open 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n146</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="new_n147" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">open open alm.data_in[2]-&gt;in_comp1 alm.data_in[5]-&gt;in_comp1 alm.data_in[7]-&gt;in_comp1 open alm.data_in[0]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n147" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[3]-&gt;l_complete1 open lut.lin[2]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 open lut.lin[6]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n147" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 open lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 open lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 open 1 2 open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n147</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="po17" instance="alm[4]" mode="alm">
			<inputs>
				<port name="data_in">alm[3].data_out[0]-&gt;LAB_alm_feedback alm[3].data_out[3]-&gt;LAB_alm_feedback LAB.data_in[10]-&gt;LAB_datain LAB.data_in[9]-&gt;LAB_datain LAB.data_in[31]-&gt;LAB_datain alm[5].data_out[0]-&gt;LAB_alm_feedback open open</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">open open lut[0].lout[0]-&gt;lut0_out open open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="po17" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[0]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 alm.data_in[5]-&gt;in_comp1 open alm.data_in[4]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="po17" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[6]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="po17" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 5 4 2 3 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">po17</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="lut[1]" />
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="new_n159" instance="alm[5]" mode="alm">
			<inputs>
				<port name="data_in">open LAB.data_in[33]-&gt;LAB_datain LAB.data_in[32]-&gt;LAB_datain LAB.data_in[19]-&gt;LAB_datain LAB.data_in[15]-&gt;LAB_datain open LAB.data_in[8]-&gt;LAB_datain LAB.data_in[1]-&gt;LAB_datain</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">lut[0].lout[0]-&gt;lut0_out lut[1].lout[0]-&gt;lut1_out open lut[1].lout[0]-&gt;lut1_out open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n159" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[2]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1 alm.data_in[6]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 open alm.data_in[7]-&gt;in_comp1 alm.data_in[4]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n159" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[1]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 lut.lin[6]-&gt;l_complete1 lut.lin[5]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n159" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 2 3 4 5 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n159</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="new_n135" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[1]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 alm.data_in[4]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 alm.data_in[6]-&gt;in_comp1 open open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n135" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[2]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1 open lut.lin[4]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n135" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 open lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 1 open 3 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n135</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="po15" instance="alm[6]" mode="alm">
			<inputs>
				<port name="data_in">alm[5].data_out[3]-&gt;LAB_alm_feedback alm[0].data_out[3]-&gt;LAB_alm_feedback alm[0].data_out[0]-&gt;LAB_alm_feedback LAB.data_in[9]-&gt;LAB_datain alm[8].data_out[3]-&gt;LAB_alm_feedback LAB.data_in[10]-&gt;LAB_datain alm[2].data_out[3]-&gt;LAB_alm_feedback LAB.data_in[27]-&gt;LAB_datain</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">open lut[0].lout[0]-&gt;lut0_out lut[1].lout[0]-&gt;lut1_out open open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="po15" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[2]-&gt;in_comp1 alm.data_in[0]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1 open alm.data_in[4]-&gt;in_comp1 alm.data_in[5]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="po15" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[3]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1 lut.lin[6]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1 lut.lin[5]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="po15" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 3 4 2 0 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">po15</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="new_n158" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">open alm.data_in[6]-&gt;in_comp1 open open open alm.data_in[7]-&gt;in_comp1 open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n158" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[1]-&gt;l_complete1 lut.lin[5]-&gt;l_complete1 open open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n158" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 open open open open</port>
							<port_rotation_map name="in">0 1 open open open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n158</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="new_n132" instance="alm[7]" mode="alm">
			<inputs>
				<port name="data_in">open LAB.data_in[19]-&gt;LAB_datain LAB.data_in[18]-&gt;LAB_datain LAB.data_in[17]-&gt;LAB_datain LAB.data_in[26]-&gt;LAB_datain LAB.data_in[16]-&gt;LAB_datain open open</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">lut[0].lout[0]-&gt;lut0_out open open lut[1].lout[0]-&gt;lut1_out open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n132" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[3]-&gt;in_comp1 alm.data_in[5]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1 alm.data_in[4]-&gt;in_comp1 open open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n132" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[3]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1 open lut.lin[0]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n132" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 open lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 3 0 open 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n132</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="new_n109" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">open open alm.data_in[2]-&gt;in_comp1 open alm.data_in[3]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1 open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n109" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open lut.lin[4]-&gt;l_complete1 open lut.lin[5]-&gt;l_complete1 open lut.lin[2]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n109" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut6.in[1]-&gt;direct:lut6 open lut6.in[3]-&gt;direct:lut6 open lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">open 2 open 1 open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n109</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="new_n77" instance="alm[8]" mode="alm">
			<inputs>
				<port name="data_in">alm[2].data_out[3]-&gt;LAB_alm_feedback LAB.data_in[29]-&gt;LAB_datain alm[1].data_out[0]-&gt;LAB_alm_feedback LAB.data_in[9]-&gt;LAB_datain alm[2].data_out[0]-&gt;LAB_alm_feedback LAB.data_in[31]-&gt;LAB_datain LAB.data_in[27]-&gt;LAB_datain alm[8].data_out[0]-&gt;LAB_alm_feedback</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">lut[1].lout[0]-&gt;lut1_out open open lut[0].lout[0]-&gt;lut0_out open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n77" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[0]-&gt;in_comp1 alm.data_in[4]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1 alm.data_in[7]-&gt;in_comp1 open alm.data_in[6]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n77" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[1]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 lut.lin[6]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n77" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 1 4 0 5 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n77</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="new_n103" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">open open open open open alm.data_in[3]-&gt;in_comp1 alm.data_in[5]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n103" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[5]-&gt;l_complete1 open open lut.lin[6]-&gt;l_complete1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n103" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 open open lut6.in[3]-&gt;direct:lut6 open open</port>
							<port_rotation_map name="in">1 open open 0 open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n103</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="new_n141" instance="alm[9]" mode="alm">
			<inputs>
				<port name="data_in">LAB.data_in[21]-&gt;LAB_datain LAB.data_in[20]-&gt;LAB_datain LAB.data_in[19]-&gt;LAB_datain LAB.data_in[24]-&gt;LAB_datain LAB.data_in[54]-&gt;LAB_datain LAB.data_in[16]-&gt;LAB_datain LAB.data_in[53]-&gt;LAB_datain LAB.data_in[22]-&gt;LAB_datain</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">lut[1].lout[0]-&gt;lut1_out open lut[1].lout[0]-&gt;lut1_out lut[0].lout[0]-&gt;lut0_out lut[0].lout[0]-&gt;lut0_out open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n141" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">open alm.data_in[0]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 alm.data_in[5]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1 alm.data_in[7]-&gt;in_comp1 open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n141" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[5]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n141" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 open</port>
							<port_rotation_map name="in">3 2 1 4 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n141</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="new_n116" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">open open alm.data_in[4]-&gt;in_comp1 alm.data_in[6]-&gt;in_comp1 alm.data_in[7]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n116" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open lut.lin[3]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 open lut.lin[5]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n116" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 open lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">open 0 1 open 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n116</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
	</block>
	<block name="new_n79" instance="LAB[2]" mode="LAB">
		<inputs>
			<port name="data_in">open open pi23 open open open pi19 open open open pi02 open pi34 pi33 new_n131 pi09 pi22 new_n80 pi21 pi08 pi03 pi20 pi17 pi37 pi24 new_n111 pi16 pi18 pi04 pi07 pi15 new_n110 new_n120 pi06 open open open open open open open open open open open open open pi35 new_n126 new_n85 pi05 new_n118 open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
			<port name="control_in">open open open open open open open</port>
			<port name="cin">open</port>
			<port name="sharein">open</port>
		</inputs>
		<outputs>
			<port name="data_out">open open open alm[6].data_out[2]-&gt;LAB_dataout alm[8].data_out[4]-&gt;LAB_dataout alm[7].data_out[2]-&gt;LAB_dataout alm[9].data_out[2]-&gt;LAB_dataout open open open open open open open open alm[4].data_out[1]-&gt;LAB_dataout alm[2].data_out[1]-&gt;LAB_dataout alm[5].data_out[2]-&gt;LAB_dataout alm[8].data_out[2]-&gt;LAB_dataout alm[6].data_out[1]-&gt;LAB_dataout alm[5].data_out[1]-&gt;LAB_dataout open alm[0].data_out[1]-&gt;LAB_dataout open open open open open open open open open open open open open open open open alm[9].data_out[1]-&gt;LAB_dataout</port>
			<port name="cout">open</port>
			<port name="shareout">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open</port>
		</clocks>
		<block name="new_n133" instance="alm[0]" mode="alm">
			<inputs>
				<port name="data_in">LAB.data_in[20]-&gt;LAB_datain LAB.data_in[25]-&gt;LAB_datain LAB.data_in[16]-&gt;LAB_datain LAB.data_in[15]-&gt;LAB_datain alm[8].data_out[0]-&gt;LAB_alm_feedback open LAB.data_in[30]-&gt;LAB_datain LAB.data_in[21]-&gt;LAB_datain</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">lut[1].lout[0]-&gt;lut1_out lut[0].lout[0]-&gt;lut0_out open lut[0].lout[0]-&gt;lut0_out open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n133" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">open alm.data_in[4]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 open open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n133" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[2]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 open open lut.lin[3]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n133" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 open open lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 3 0 open open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n133</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="new_n115" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">open open open alm.data_in[7]-&gt;in_comp1 alm.data_in[0]-&gt;in_comp1 alm.data_in[6]-&gt;in_comp1 open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n115" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open lut.lin[3]-&gt;l_complete1 lut.lin[5]-&gt;l_complete1 open lut.lin[4]-&gt;l_complete1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n115" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 open lut6.in[4]-&gt;direct:lut6 open</port>
							<port_rotation_map name="in">open 2 1 open 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n115</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="new_n83" instance="alm[1]" mode="alm">
			<inputs>
				<port name="data_in">LAB.data_in[26]-&gt;LAB_datain LAB.data_in[27]-&gt;LAB_datain LAB.data_in[19]-&gt;LAB_datain LAB.data_in[22]-&gt;LAB_datain LAB.data_in[47]-&gt;LAB_datain LAB.data_in[28]-&gt;LAB_datain LAB.data_in[6]-&gt;LAB_datain open</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">lut[1].lout[0]-&gt;lut1_out open open lut[0].lout[0]-&gt;lut0_out open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n83" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">open open alm.data_in[1]-&gt;in_comp1 alm.data_in[5]-&gt;in_comp1 alm.data_in[0]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 alm.data_in[6]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n83" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[4]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 lut.lin[5]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 open lut.lin[6]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n83" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 open lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 4 0 1 open 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n83</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="new_n114" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[5]-&gt;in_comp1 alm.data_in[0]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 alm.data_in[4]-&gt;in_comp1 open open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n114" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[4]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1 open lut.lin[2]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n114" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 open lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 3 4 0 open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n114</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="new_n139" instance="alm[2]" mode="alm">
			<inputs>
				<port name="data_in">alm[8].data_out[3]-&gt;LAB_alm_feedback alm[4].data_out[3]-&gt;LAB_alm_feedback LAB.data_in[16]-&gt;LAB_datain alm[7].data_out[0]-&gt;LAB_alm_feedback LAB.data_in[15]-&gt;LAB_datain LAB.data_in[51]-&gt;LAB_datain alm[8].data_out[0]-&gt;LAB_alm_feedback open</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">lut[1].lout[0]-&gt;lut1_out lut[0].lout[0]-&gt;lut0_out open lut[0].lout[0]-&gt;lut0_out open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n134" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[0]-&gt;in_comp1 open alm.data_in[4]-&gt;in_comp1 open alm.data_in[5]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n134" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open lut.lin[0]-&gt;l_complete1 lut.lin[5]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 open lut.lin[4]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n134" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 open lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">open 3 0 1 open 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n134</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="new_n139" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[0]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1 alm.data_in[6]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 open open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n139" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[0]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n139" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 open</port>
							<port_rotation_map name="in">2 4 1 3 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n139</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="new_n122" instance="alm[3]" mode="alm">
			<inputs>
				<port name="data_in">LAB.data_in[29]-&gt;LAB_datain LAB.data_in[22]-&gt;LAB_datain LAB.data_in[28]-&gt;LAB_datain LAB.data_in[19]-&gt;LAB_datain LAB.data_in[13]-&gt;LAB_datain LAB.data_in[12]-&gt;LAB_datain open LAB.data_in[33]-&gt;LAB_datain</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">lut[1].lout[0]-&gt;lut1_out open open lut[0].lout[0]-&gt;lut0_out open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n122" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">open alm.data_in[0]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 open alm.data_in[5]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n122" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[4]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 open lut.lin[6]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n122" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 open lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 4 3 1 open 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n122</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="new_n128" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">open open alm.data_in[7]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 alm.data_in[0]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1 alm.data_in[4]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n128" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[2]-&gt;l_complete1 lut.lin[6]-&gt;l_complete1 lut.lin[5]-&gt;l_complete1 open lut.lin[4]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n128" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 open lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 2 0 open 1 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n128</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="new_n127" instance="alm[4]" mode="alm">
			<inputs>
				<port name="data_in">alm[5].data_out[3]-&gt;LAB_alm_feedback alm[5].data_out[0]-&gt;LAB_alm_feedback alm[0].data_out[0]-&gt;LAB_alm_feedback open LAB.data_in[50]-&gt;LAB_datain open LAB.data_in[18]-&gt;LAB_datain alm[3].data_out[0]-&gt;LAB_alm_feedback</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">open lut[0].lout[0]-&gt;lut0_out open lut[0].lout[0]-&gt;lut0_out open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n127" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">open alm.data_in[1]-&gt;in_comp1 alm.data_in[4]-&gt;in_comp1 alm.data_in[6]-&gt;in_comp1 alm.data_in[0]-&gt;in_comp1 alm.data_in[7]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n127" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[3]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 lut.lin[5]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1 lut.lin[6]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n127" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 0 3 1 4 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n127</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="lut[1]" />
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="new_n84" instance="alm[5]" mode="alm">
			<inputs>
				<port name="data_in">open open open LAB.data_in[28]-&gt;LAB_datain LAB.data_in[20]-&gt;LAB_datain LAB.data_in[10]-&gt;LAB_datain LAB.data_in[30]-&gt;LAB_datain open</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">lut[0].lout[0]-&gt;lut0_out lut[1].lout[0]-&gt;lut1_out lut[0].lout[0]-&gt;lut0_out lut[1].lout[0]-&gt;lut1_out open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n84" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">open alm.data_in[5]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 alm.data_in[4]-&gt;in_comp1 open alm.data_in[6]-&gt;in_comp1 open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n84" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open lut.lin[3]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1 open lut.lin[2]-&gt;l_complete1 lut.lin[5]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n84" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 open lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">open 1 0 open 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n84</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="new_n129" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">open open alm.data_in[4]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 alm.data_in[6]-&gt;in_comp1 alm.data_in[5]-&gt;in_comp1 open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n129" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open lut.lin[2]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 lut.lin[5]-&gt;l_complete1 open lut.lin[4]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n129" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 open lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">open 3 1 2 open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n129</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="new_n79" instance="alm[6]" mode="alm">
			<inputs>
				<port name="data_in">alm[0].data_out[3]-&gt;LAB_alm_feedback alm[7].data_out[0]-&gt;LAB_alm_feedback LAB.data_in[24]-&gt;LAB_datain LAB.data_in[2]-&gt;LAB_datain LAB.data_in[16]-&gt;LAB_datain LAB.data_in[15]-&gt;LAB_datain alm[6].data_out[3]-&gt;LAB_alm_feedback LAB.data_in[17]-&gt;LAB_datain</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">open lut[0].lout[0]-&gt;lut0_out lut[1].lout[0]-&gt;lut1_out lut[0].lout[0]-&gt;lut0_out open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n79" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[1]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 alm.data_in[4]-&gt;in_comp1 alm.data_in[5]-&gt;in_comp1 open alm.data_in[3]-&gt;in_comp1 alm.data_in[7]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n79" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[1]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1 lut.lin[6]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 lut.lin[5]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n79" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 4 5 1 3 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n79</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="new_n137" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[1]-&gt;in_comp1 alm.data_in[7]-&gt;in_comp1 alm.data_in[4]-&gt;in_comp1 alm.data_in[0]-&gt;in_comp1 alm.data_in[5]-&gt;in_comp1 alm.data_in[6]-&gt;in_comp1 open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n137" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[4]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1 lut.lin[5]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n137" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 0 5 2 3 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n137</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="new_n82" instance="alm[7]" mode="alm">
			<inputs>
				<port name="data_in">alm[5].data_out[0]-&gt;LAB_alm_feedback LAB.data_in[19]-&gt;LAB_datain LAB.data_in[23]-&gt;LAB_datain alm[9].data_out[3]-&gt;LAB_alm_feedback alm[1].data_out[3]-&gt;LAB_alm_feedback LAB.data_in[18]-&gt;LAB_datain LAB.data_in[20]-&gt;LAB_datain LAB.data_in[21]-&gt;LAB_datain</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">lut[0].lout[0]-&gt;lut0_out open lut[1].lout[0]-&gt;lut1_out open open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n82" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[1]-&gt;in_comp1 alm.data_in[6]-&gt;in_comp1 alm.data_in[5]-&gt;in_comp1 alm.data_in[0]-&gt;in_comp1 alm.data_in[7]-&gt;in_comp1 open alm.data_in[4]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n82" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[2]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1 lut.lin[6]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n82" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 1 2 3 5 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n82</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="new_n275" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">open alm.data_in[3]-&gt;in_comp1 open open open open alm.data_in[2]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n275" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open lut.lin[6]-&gt;l_complete1 open open lut.lin[1]-&gt;l_complete1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n275" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut6.in[1]-&gt;direct:lut6 open open lut6.in[4]-&gt;direct:lut6 open</port>
							<port_rotation_map name="in">open 1 open open 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n275</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="new_n113" instance="alm[8]" mode="alm">
			<inputs>
				<port name="data_in">alm[5].data_out[0]-&gt;LAB_alm_feedback alm[1].data_out[0]-&gt;LAB_alm_feedback LAB.data_in[29]-&gt;LAB_datain LAB.data_in[18]-&gt;LAB_datain LAB.data_in[33]-&gt;LAB_datain alm[3].data_out[3]-&gt;LAB_alm_feedback alm[0].data_out[0]-&gt;LAB_alm_feedback open</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">lut[0].lout[0]-&gt;lut0_out open lut[0].lout[0]-&gt;lut0_out lut[1].lout[0]-&gt;lut1_out lut[1].lout[0]-&gt;lut1_out open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n113" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[0]-&gt;in_comp1 open alm.data_in[2]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1 alm.data_in[6]-&gt;in_comp1 open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n113" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open lut.lin[5]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n113" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">open 3 4 2 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n113</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="new_n121" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[0]-&gt;in_comp1 alm.data_in[5]-&gt;in_comp1 open alm.data_in[4]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 open alm.data_in[6]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n121" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[0]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1 open lut.lin[6]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n121" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 open lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 4 open 3 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n121</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="new_n138" instance="alm[9]" mode="alm">
			<inputs>
				<port name="data_in">LAB.data_in[32]-&gt;LAB_datain alm[6].data_out[3]-&gt;LAB_alm_feedback alm[2].data_out[0]-&gt;LAB_alm_feedback LAB.data_in[49]-&gt;LAB_datain LAB.data_in[14]-&gt;LAB_datain LAB.data_in[31]-&gt;LAB_datain alm[2].data_out[3]-&gt;LAB_alm_feedback LAB.data_in[48]-&gt;LAB_datain</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">open lut[0].lout[0]-&gt;lut0_out lut[1].lout[0]-&gt;lut1_out lut[0].lout[0]-&gt;lut0_out open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n138" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[1]-&gt;in_comp1 alm.data_in[0]-&gt;in_comp1 alm.data_in[5]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 open alm.data_in[7]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n138" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[2]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1 lut.lin[6]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n138" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 4 1 2 5 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n138</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="new_n136" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[1]-&gt;in_comp1 open alm.data_in[5]-&gt;in_comp1 alm.data_in[0]-&gt;in_comp1 alm.data_in[6]-&gt;in_comp1 alm.data_in[4]-&gt;in_comp1 open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n136" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[0]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 lut.lin[5]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n136" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 open</port>
							<port_rotation_map name="in">3 4 0 2 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n136</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
	</block>
	<block name="new_n80" instance="LAB[3]" mode="LAB">
		<inputs>
			<port name="data_in">pi02 open open open open open open new_n91 pi01 pi04 pi00 open open new_n167 open pi03 pi13 pi14 pi12 pi19 pi20 pi30 pi28 new_n165 pi26 open pi24 new_n173 pi29 open new_n117 open open open open open open open open open open open open open open open open new_n120 new_n107 new_n106 new_n166 new_n168 new_n96 new_n97 new_n92 pi22 pi23 open open open open open open open open open open open open open open open open open open open open open open open</port>
			<port name="control_in">open open open open open open open</port>
			<port name="cin">open</port>
			<port name="sharein">open</port>
		</inputs>
		<outputs>
			<port name="data_out">open open alm[1].data_out[2]-&gt;LAB_dataout alm[2].data_out[2]-&gt;LAB_dataout alm[8].data_out[1]-&gt;LAB_dataout alm[7].data_out[2]-&gt;LAB_dataout open open open open open open open open open alm[9].data_out[1]-&gt;LAB_dataout alm[4].data_out[2]-&gt;LAB_dataout alm[7].data_out[1]-&gt;LAB_dataout alm[6].data_out[1]-&gt;LAB_dataout alm[9].data_out[2]-&gt;LAB_dataout alm[6].data_out[2]-&gt;LAB_dataout open alm[3].data_out[1]-&gt;LAB_dataout open open open open open open open open open open open open open open open open alm[2].data_out[1]-&gt;LAB_dataout</port>
			<port name="cout">open</port>
			<port name="shareout">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open</port>
		</clocks>
		<block name="new_n81" instance="alm[0]" mode="alm">
			<inputs>
				<port name="data_in">LAB.data_in[10]-&gt;LAB_datain LAB.data_in[15]-&gt;LAB_datain LAB.data_in[9]-&gt;LAB_datain LAB.data_in[8]-&gt;LAB_datain LAB.data_in[18]-&gt;LAB_datain LAB.data_in[16]-&gt;LAB_datain LAB.data_in[17]-&gt;LAB_datain LAB.data_in[0]-&gt;LAB_datain</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">lut[1].lout[0]-&gt;lut1_out open open lut[0].lout[0]-&gt;lut0_out open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n81" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[5]-&gt;in_comp1 alm.data_in[0]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 alm.data_in[4]-&gt;in_comp1 open alm.data_in[6]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n81" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[4]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 lut.lin[6]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n81" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 2 1 0 3 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n81</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="new_n172" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">open open alm.data_in[2]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 open alm.data_in[7]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n172" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[2]-&gt;l_complete1 open lut.lin[3]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 open lut.lin[6]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n172" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 open lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 open lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 open 2 0 open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n172</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="new_n169" instance="alm[1]" mode="alm">
			<inputs>
				<port name="data_in">LAB.data_in[20]-&gt;LAB_datain LAB.data_in[27]-&gt;LAB_datain alm[0].data_out[0]-&gt;LAB_alm_feedback LAB.data_in[17]-&gt;LAB_datain LAB.data_in[10]-&gt;LAB_datain LAB.data_in[7]-&gt;LAB_datain alm[8].data_out[0]-&gt;LAB_alm_feedback alm[2].data_out[0]-&gt;LAB_alm_feedback</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">lut[0].lout[0]-&gt;lut0_out open lut[1].lout[0]-&gt;lut1_out open open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n169" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[1]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 alm.data_in[0]-&gt;in_comp1 alm.data_in[7]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 alm.data_in[6]-&gt;in_comp1 open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n169" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[5]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n169" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 4 3 0 2 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n169</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="new_n194" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">open open open open alm.data_in[4]-&gt;in_comp1 open alm.data_in[5]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n194" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open lut.lin[6]-&gt;l_complete1 open open open lut.lin[4]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n194" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut6.in[1]-&gt;direct:lut6 open open open lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">open 0 open open open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n194</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="new_n171" instance="alm[2]" mode="alm">
			<inputs>
				<port name="data_in">LAB.data_in[17]-&gt;LAB_datain LAB.data_in[16]-&gt;LAB_datain LAB.data_in[10]-&gt;LAB_datain LAB.data_in[8]-&gt;LAB_datain LAB.data_in[26]-&gt;LAB_datain LAB.data_in[55]-&gt;LAB_datain LAB.data_in[56]-&gt;LAB_datain LAB.data_in[19]-&gt;LAB_datain</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">lut[1].lout[0]-&gt;lut1_out lut[0].lout[0]-&gt;lut0_out lut[1].lout[0]-&gt;lut1_out lut[0].lout[0]-&gt;lut0_out open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n95" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[4]-&gt;in_comp1 open alm.data_in[1]-&gt;in_comp1 open alm.data_in[6]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 alm.data_in[5]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n95" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[5]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 open lut.lin[6]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n95" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 open lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 4 open 0 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n95</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="new_n171" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">open open open alm.data_in[1]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 alm.data_in[7]-&gt;in_comp1 alm.data_in[0]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n171" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[4]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 lut.lin[5]-&gt;l_complete1 open lut.lin[6]-&gt;l_complete1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n171" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 open lut6.in[4]-&gt;direct:lut6 open</port>
							<port_rotation_map name="in">0 1 3 open 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n171</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="new_n162" instance="alm[3]" mode="alm">
			<inputs>
				<port name="data_in">LAB.data_in[22]-&gt;LAB_datain LAB.data_in[28]-&gt;LAB_datain LAB.data_in[18]-&gt;LAB_datain LAB.data_in[9]-&gt;LAB_datain alm[4].data_out[0]-&gt;LAB_alm_feedback LAB.data_in[51]-&gt;LAB_datain LAB.data_in[13]-&gt;LAB_datain LAB.data_in[50]-&gt;LAB_datain</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">lut[0].lout[0]-&gt;lut0_out lut[1].lout[0]-&gt;lut1_out open lut[1].lout[0]-&gt;lut1_out open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n162" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">open alm.data_in[5]-&gt;in_comp1 alm.data_in[7]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 alm.data_in[4]-&gt;in_comp1 alm.data_in[6]-&gt;in_comp1 open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n162" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[5]-&gt;l_complete1 open lut.lin[2]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n162" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 open lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 open 0 4 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n162</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="new_n188" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">open alm.data_in[0]-&gt;in_comp1 open open open alm.data_in[1]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n188" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[1]-&gt;l_complete1 open lut.lin[5]-&gt;l_complete1 lut.lin[6]-&gt;l_complete1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n188" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 open lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 open open</port>
							<port_rotation_map name="in">2 open 0 1 open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n188</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="new_n163" instance="alm[4]" mode="alm">
			<inputs>
				<port name="data_in">LAB.data_in[22]-&gt;LAB_datain LAB.data_in[18]-&gt;LAB_datain LAB.data_in[21]-&gt;LAB_datain LAB.data_in[23]-&gt;LAB_datain LAB.data_in[53]-&gt;LAB_datain alm[5].data_out[0]-&gt;LAB_alm_feedback LAB.data_in[52]-&gt;LAB_datain LAB.data_in[28]-&gt;LAB_datain</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">lut[0].lout[0]-&gt;lut0_out open lut[1].lout[0]-&gt;lut1_out open open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n163" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[4]-&gt;in_comp1 alm.data_in[6]-&gt;in_comp1 alm.data_in[7]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 open alm.data_in[5]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n163" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[3]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 lut.lin[6]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n163" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 1 5 3 4 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n163</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="po03" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">open alm.data_in[2]-&gt;in_comp1 open open alm.data_in[0]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1 alm.data_in[7]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="po03" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open lut.lin[4]-&gt;l_complete1 lut.lin[5]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1 open lut.lin[6]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="po03" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 open lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">open 1 0 3 open 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">po03</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="new_n164" instance="alm[5]" mode="alm">
			<inputs>
				<port name="data_in">alm[2].data_out[3]-&gt;LAB_alm_feedback open LAB.data_in[7]-&gt;LAB_datain LAB.data_in[54]-&gt;LAB_datain LAB.data_in[10]-&gt;LAB_datain LAB.data_in[24]-&gt;LAB_datain LAB.data_in[21]-&gt;LAB_datain open</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">lut[0].lout[0]-&gt;lut0_out open open open open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n164" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[0]-&gt;in_comp1 alm.data_in[5]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 alm.data_in[6]-&gt;in_comp1 alm.data_in[4]-&gt;in_comp1 open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n164" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[3]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 lut.lin[5]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n164" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 0 4 3 5 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n164</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="lut[1]" />
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="new_n80" instance="alm[6]" mode="alm">
			<inputs>
				<port name="data_in">LAB.data_in[15]-&gt;LAB_datain LAB.data_in[10]-&gt;LAB_datain LAB.data_in[9]-&gt;LAB_datain LAB.data_in[8]-&gt;LAB_datain LAB.data_in[17]-&gt;LAB_datain LAB.data_in[16]-&gt;LAB_datain LAB.data_in[0]-&gt;LAB_datain alm[0].data_out[3]-&gt;LAB_alm_feedback</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">open lut[1].lout[0]-&gt;lut1_out lut[0].lout[0]-&gt;lut0_out lut[1].lout[0]-&gt;lut1_out open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n80" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[0]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 alm.data_in[7]-&gt;in_comp1 open alm.data_in[6]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n80" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[6]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n80" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 3 2 0 4 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n80</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="po04" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">open open open alm.data_in[5]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1 alm.data_in[4]-&gt;in_comp1 open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="po04" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open lut.lin[4]-&gt;l_complete1 lut.lin[5]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="po04" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 open</port>
							<port_rotation_map name="in">open open 2 1 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">po04</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="new_n185" instance="alm[7]" mode="alm">
			<inputs>
				<port name="data_in">alm[8].data_out[3]-&gt;LAB_alm_feedback alm[6].data_out[3]-&gt;LAB_alm_feedback LAB.data_in[17]-&gt;LAB_datain alm[3].data_out[3]-&gt;LAB_alm_feedback LAB.data_in[16]-&gt;LAB_datain alm[0].data_out[0]-&gt;LAB_alm_feedback LAB.data_in[20]-&gt;LAB_datain LAB.data_in[19]-&gt;LAB_datain</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">open lut[0].lout[0]-&gt;lut0_out lut[1].lout[0]-&gt;lut1_out open open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n185" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[6]-&gt;in_comp1 alm.data_in[7]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 alm.data_in[0]-&gt;in_comp1 alm.data_in[5]-&gt;in_comp1 open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n185" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[2]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 lut.lin[5]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n185" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 1 5 0 2 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n185</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="new_n308" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">open open alm.data_in[4]-&gt;in_comp1 open alm.data_in[2]-&gt;in_comp1 alm.data_in[7]-&gt;in_comp1 open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n308" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[5]-&gt;l_complete1 open lut.lin[2]-&gt;l_complete1 open open lut.lin[4]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n308" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 open lut6.in[2]-&gt;direct:lut6 open open lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 open 2 open open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n308</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="new_n170" instance="alm[8]" mode="alm">
			<inputs>
				<port name="data_in">open LAB.data_in[22]-&gt;LAB_datain LAB.data_in[21]-&gt;LAB_datain LAB.data_in[28]-&gt;LAB_datain alm[2].data_out[0]-&gt;LAB_alm_feedback LAB.data_in[18]-&gt;LAB_datain open open</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">lut[0].lout[0]-&gt;lut0_out lut[1].lout[0]-&gt;lut1_out open lut[1].lout[0]-&gt;lut1_out open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n170" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[1]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 alm.data_in[5]-&gt;in_comp1 alm.data_in[4]-&gt;in_comp1 open alm.data_in[3]-&gt;in_comp1 open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n170" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[3]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 open lut.lin[5]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n170" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 open lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 0 1 open 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n170</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="new_n187" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">open alm.data_in[3]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 alm.data_in[5]-&gt;in_comp1 open open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n187" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[3]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 open lut.lin[1]-&gt;l_complete1 open lut.lin[2]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n187" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 open lut6.in[3]-&gt;direct:lut6 open lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 0 open 2 open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n187</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="new_n161" instance="alm[9]" mode="alm">
			<inputs>
				<port name="data_in">LAB.data_in[30]-&gt;LAB_datain alm[1].data_out[0]-&gt;LAB_alm_feedback alm[3].data_out[0]-&gt;LAB_alm_feedback LAB.data_in[49]-&gt;LAB_datain LAB.data_in[21]-&gt;LAB_datain LAB.data_in[48]-&gt;LAB_datain LAB.data_in[7]-&gt;LAB_datain LAB.data_in[47]-&gt;LAB_datain</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">open lut[0].lout[0]-&gt;lut0_out lut[1].lout[0]-&gt;lut1_out open open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n161" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[7]-&gt;in_comp1 alm.data_in[0]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1 open alm.data_in[3]-&gt;in_comp1 alm.data_in[5]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n161" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[0]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1 lut.lin[5]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 lut.lin[6]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n161" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 1 2 5 0 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n161</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="new_n248" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[4]-&gt;in_comp1 open open open open alm.data_in[6]-&gt;in_comp1 open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n248" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open open lut.lin[0]-&gt;l_complete1 open lut.lin[5]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n248" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open open lut6.in[3]-&gt;direct:lut6 open lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">open open open 1 open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n248</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
	</block>
	<block name="new_n93" instance="LAB[4]" mode="LAB">
		<inputs>
			<port name="data_in">new_n97 open open open pi23 open open open open new_n96 pi35 new_n154 open pi25 pi32 pi34 new_n92 pi19 pi14 pi22 pi24 pi01 pi04 new_n285 open open new_n280 open new_n138 open pi02 pi12 pi30 new_n90 new_n213 pi37 pi29 pi28 open open open open open open open open open new_n98 pi36 new_n95 pi33 pi38 new_n156 new_n107 pi00 new_n284 new_n208 pi27 pi26 new_n281 pi46 new_n214 new_n85 open open open open open open open open open open open open open open open open open</port>
			<port name="control_in">open open open open open open open</port>
			<port name="cin">open</port>
			<port name="sharein">open</port>
		</inputs>
		<outputs>
			<port name="data_out">open open open open open alm[5].data_out[2]-&gt;LAB_dataout alm[8].data_out[2]-&gt;LAB_dataout open open open open open open open open open open open alm[3].data_out[1]-&gt;LAB_dataout alm[6].data_out[2]-&gt;LAB_dataout alm[7].data_out[1]-&gt;LAB_dataout alm[3].data_out[2]-&gt;LAB_dataout alm[8].data_out[1]-&gt;LAB_dataout open open open open open open open open open open open open open open open open open</port>
			<port name="cout">open</port>
			<port name="shareout">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open</port>
		</clocks>
		<block name="new_n94" instance="alm[0]" mode="alm">
			<inputs>
				<port name="data_in">alm[7].data_out[3]-&gt;LAB_alm_feedback LAB.data_in[48]-&gt;LAB_datain LAB.data_in[10]-&gt;LAB_datain LAB.data_in[16]-&gt;LAB_datain alm[7].data_out[0]-&gt;LAB_alm_feedback LAB.data_in[18]-&gt;LAB_datain LAB.data_in[49]-&gt;LAB_datain LAB.data_in[17]-&gt;LAB_datain</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">lut[1].lout[0]-&gt;lut1_out open open lut[0].lout[0]-&gt;lut0_out open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n94" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[0]-&gt;in_comp1 alm.data_in[7]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 open alm.data_in[6]-&gt;in_comp1 alm.data_in[5]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n94" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[3]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1 lut.lin[5]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 lut.lin[6]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n94" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 1 5 2 4 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n94</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="new_n152" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[0]-&gt;in_comp1 open alm.data_in[3]-&gt;in_comp1 alm.data_in[7]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 alm.data_in[4]-&gt;in_comp1 open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n152" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open lut.lin[0]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 lut.lin[5]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n152" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">open 3 1 4 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n152</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="new_n151" instance="alm[1]" mode="alm">
			<inputs>
				<port name="data_in">LAB.data_in[15]-&gt;LAB_datain LAB.data_in[17]-&gt;LAB_datain LAB.data_in[9]-&gt;LAB_datain LAB.data_in[10]-&gt;LAB_datain LAB.data_in[11]-&gt;LAB_datain LAB.data_in[50]-&gt;LAB_datain LAB.data_in[0]-&gt;LAB_datain alm[0].data_out[0]-&gt;LAB_alm_feedback</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">lut[1].lout[0]-&gt;lut1_out open open lut[0].lout[0]-&gt;lut0_out open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n151" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">open alm.data_in[5]-&gt;in_comp1 alm.data_in[0]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 alm.data_in[4]-&gt;in_comp1 alm.data_in[7]-&gt;in_comp1 alm.data_in[6]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n151" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[1]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 lut.lin[6]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 lut.lin[5]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n151" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 0 1 2 5 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n151</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="new_n283" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[1]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 open open alm.data_in[2]-&gt;in_comp1 open alm.data_in[6]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n283" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open lut.lin[0]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 lut.lin[6]-&gt;l_complete1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n283" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 open</port>
							<port_rotation_map name="in">open 0 3 2 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n283</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="new_n149" instance="alm[2]" mode="alm">
			<inputs>
				<port name="data_in">alm[6].data_out[0]-&gt;LAB_alm_feedback alm[7].data_out[3]-&gt;LAB_alm_feedback LAB.data_in[32]-&gt;LAB_datain LAB.data_in[16]-&gt;LAB_datain LAB.data_in[31]-&gt;LAB_datain open LAB.data_in[14]-&gt;LAB_datain LAB.data_in[13]-&gt;LAB_datain</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">lut[0].lout[0]-&gt;lut0_out open open lut[1].lout[0]-&gt;lut1_out open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n282" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">open open open alm.data_in[3]-&gt;in_comp1 alm.data_in[0]-&gt;in_comp1 open alm.data_in[6]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n282" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open lut.lin[6]-&gt;l_complete1 open lut.lin[3]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n282" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut6.in[1]-&gt;direct:lut6 open lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 open</port>
							<port_rotation_map name="in">open 0 open 1 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n282</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="new_n149" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[0]-&gt;in_comp1 alm.data_in[7]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 alm.data_in[4]-&gt;in_comp1 open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n149" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[5]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n149" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 2 5 0 4 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n149</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="new_n276" instance="alm[3]" mode="alm">
			<inputs>
				<port name="data_in">alm[8].data_out[3]-&gt;LAB_alm_feedback alm[3].data_out[3]-&gt;LAB_alm_feedback LAB.data_in[61]-&gt;LAB_datain LAB.data_in[32]-&gt;LAB_datain LAB.data_in[56]-&gt;LAB_datain LAB.data_in[62]-&gt;LAB_datain LAB.data_in[34]-&gt;LAB_datain alm[9].data_out[0]-&gt;LAB_alm_feedback</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">open lut[1].lout[0]-&gt;lut1_out lut[0].lout[0]-&gt;lut0_out lut[1].lout[0]-&gt;lut1_out open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n276" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">open alm.data_in[3]-&gt;in_comp1 open alm.data_in[0]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1 alm.data_in[4]-&gt;in_comp1 alm.data_in[7]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n276" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open lut.lin[6]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 lut.lin[5]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n276" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">open 1 3 0 2 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n276</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="new_n212" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">open open open alm.data_in[5]-&gt;in_comp1 open alm.data_in[6]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n212" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open lut.lin[5]-&gt;l_complete1 open lut.lin[6]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n212" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut6.in[1]-&gt;direct:lut6 open lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 open</port>
							<port_rotation_map name="in">open 2 open 0 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n212</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="new_n278" instance="alm[4]" mode="alm">
			<inputs>
				<port name="data_in">LAB.data_in[58]-&gt;LAB_datain LAB.data_in[37]-&gt;LAB_datain LAB.data_in[57]-&gt;LAB_datain LAB.data_in[36]-&gt;LAB_datain LAB.data_in[59]-&gt;LAB_datain LAB.data_in[9]-&gt;LAB_datain alm[5].data_out[0]-&gt;LAB_alm_feedback LAB.data_in[0]-&gt;LAB_datain</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">lut[0].lout[0]-&gt;lut0_out open open lut[1].lout[0]-&gt;lut1_out open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n278" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[0]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 alm.data_in[5]-&gt;in_comp1 alm.data_in[4]-&gt;in_comp1 open alm.data_in[7]-&gt;in_comp1 alm.data_in[6]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n278" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[5]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1 lut.lin[6]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n278" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 2 3 5 4 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n278</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="new_n155" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">open open alm.data_in[1]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 alm.data_in[5]-&gt;in_comp1 open alm.data_in[7]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n155" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[4]-&gt;l_complete1 open open lut.lin[3]-&gt;l_complete1 lut.lin[6]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n155" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 open open lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 open open 1 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n155</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="new_n279" instance="alm[5]" mode="alm">
			<inputs>
				<port name="data_in">LAB.data_in[33]-&gt;LAB_datain alm[3].data_out[3]-&gt;LAB_alm_feedback LAB.data_in[31]-&gt;LAB_datain LAB.data_in[16]-&gt;LAB_datain LAB.data_in[35]-&gt;LAB_datain LAB.data_in[26]-&gt;LAB_datain LAB.data_in[28]-&gt;LAB_datain LAB.data_in[60]-&gt;LAB_datain</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">lut[0].lout[0]-&gt;lut0_out open lut[1].lout[0]-&gt;lut1_out open open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n279" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">open alm.data_in[7]-&gt;in_comp1 alm.data_in[0]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 alm.data_in[5]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n279" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[3]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1 open lut.lin[4]-&gt;l_complete1 lut.lin[5]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n279" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 open lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 1 2 open 4 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n279</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="new_n211" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">open open open alm.data_in[1]-&gt;in_comp1 open alm.data_in[4]-&gt;in_comp1 alm.data_in[6]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n211" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[5]-&gt;l_complete1 open lut.lin[3]-&gt;l_complete1 open lut.lin[6]-&gt;l_complete1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n211" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 open lut6.in[2]-&gt;direct:lut6 open lut6.in[4]-&gt;direct:lut6 open</port>
							<port_rotation_map name="in">2 open 1 open 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n211</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="new_n93" instance="alm[6]" mode="alm">
			<inputs>
				<port name="data_in">LAB.data_in[47]-&gt;LAB_datain LAB.data_in[15]-&gt;LAB_datain LAB.data_in[10]-&gt;LAB_datain LAB.data_in[9]-&gt;LAB_datain LAB.data_in[54]-&gt;LAB_datain LAB.data_in[33]-&gt;LAB_datain LAB.data_in[0]-&gt;LAB_datain alm[0].data_out[3]-&gt;LAB_alm_feedback</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">lut[1].lout[0]-&gt;lut1_out open lut[0].lout[0]-&gt;lut0_out open open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n93" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[3]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1 alm.data_in[0]-&gt;in_comp1 open alm.data_in[7]-&gt;in_comp1 alm.data_in[6]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n93" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[6]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1 lut.lin[5]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n93" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 2 5 0 3 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n93</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="new_n150" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">open open open open alm.data_in[4]-&gt;in_comp1 alm.data_in[5]-&gt;in_comp1 open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n150" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open lut.lin[4]-&gt;l_complete1 open open lut.lin[5]-&gt;l_complete1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n150" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut6.in[1]-&gt;direct:lut6 open open lut6.in[4]-&gt;direct:lut6 open</port>
							<port_rotation_map name="in">open 1 open open 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n150</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="new_n91" instance="alm[7]" mode="alm">
			<inputs>
				<port name="data_in">open LAB.data_in[51]-&gt;LAB_datain LAB.data_in[20]-&gt;LAB_datain LAB.data_in[19]-&gt;LAB_datain LAB.data_in[18]-&gt;LAB_datain LAB.data_in[21]-&gt;LAB_datain LAB.data_in[4]-&gt;LAB_datain open</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">lut[1].lout[0]-&gt;lut1_out lut[0].lout[0]-&gt;lut0_out open lut[0].lout[0]-&gt;lut0_out open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n91" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[3]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 alm.data_in[5]-&gt;in_comp1 open alm.data_in[6]-&gt;in_comp1 open open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n91" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[2]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1 open open lut.lin[1]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n91" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 open open lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 0 open open 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n91</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="new_n153" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[5]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 alm.data_in[4]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 open alm.data_in[6]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n153" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[6]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 lut.lin[5]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n153" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 4 5 2 3 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n153</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="new_n148" instance="alm[8]" mode="alm">
			<inputs>
				<port name="data_in">alm[2].data_out[3]-&gt;LAB_alm_feedback LAB.data_in[30]-&gt;LAB_datain alm[1].data_out[3]-&gt;LAB_alm_feedback open LAB.data_in[52]-&gt;LAB_datain alm[4].data_out[3]-&gt;LAB_alm_feedback LAB.data_in[53]-&gt;LAB_datain LAB.data_in[22]-&gt;LAB_datain</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">open lut[1].lout[0]-&gt;lut1_out lut[0].lout[0]-&gt;lut0_out lut[1].lout[0]-&gt;lut1_out open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n148" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[4]-&gt;in_comp1 alm.data_in[5]-&gt;in_comp1 alm.data_in[0]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 open alm.data_in[7]-&gt;in_comp1 alm.data_in[6]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n148" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[5]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1 lut.lin[6]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n148" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 3 0 2 1 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n148</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="new_n209" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">open open open open open alm.data_in[7]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n209" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[6]-&gt;l_complete1 open open lut.lin[5]-&gt;l_complete1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n209" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 open open lut6.in[3]-&gt;direct:lut6 open open</port>
							<port_rotation_map name="in">0 open open 1 open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n209</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="new_n277" instance="alm[9]" mode="alm">
			<inputs>
				<port name="data_in">open LAB.data_in[55]-&gt;LAB_datain alm[4].data_out[0]-&gt;LAB_alm_feedback alm[2].data_out[0]-&gt;LAB_alm_feedback LAB.data_in[22]-&gt;LAB_datain open alm[1].data_out[0]-&gt;LAB_alm_feedback LAB.data_in[23]-&gt;LAB_datain</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">lut[0].lout[0]-&gt;lut0_out open open open open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n277" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[6]-&gt;in_comp1 alm.data_in[4]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 alm.data_in[7]-&gt;in_comp1 open alm.data_in[1]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n277" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[6]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n277" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 4 3 1 5 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n277</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="lut[1]" />
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
	</block>
	<block name="new_n110" instance="LAB[5]" mode="LAB">
		<inputs>
			<port name="data_in">open open pi22 pi37 open pi23 open open open open new_n240 open open new_n126 new_n213 new_n137 open pi01 pi04 pi13 new_n220 new_n138 new_n226 new_n244 new_n254 new_n221 new_n307 pi09 pi24 new_n113 pi02 new_n105 new_n104 new_n211 new_n218 new_n212 new_n258 new_n260 new_n200 new_n136 new_n85 new_n225 open open open open open pi03 pi30 pi14 new_n79 new_n120 new_n201 new_n229 new_n190 new_n228 open open open open open open open open open open open open open open open open open open open open open open open open</port>
			<port name="control_in">open open open open open open open</port>
			<port name="cin">open</port>
			<port name="sharein">open</port>
		</inputs>
		<outputs>
			<port name="data_out">open open open alm[7].data_out[2]-&gt;LAB_dataout alm[1].data_out[1]-&gt;LAB_dataout alm[3].data_out[2]-&gt;LAB_dataout alm[8].data_out[2]-&gt;LAB_dataout open open open open open open open open alm[9].data_out[2]-&gt;LAB_dataout open alm[7].data_out[1]-&gt;LAB_dataout open alm[6].data_out[1]-&gt;LAB_dataout alm[0].data_out[1]-&gt;LAB_dataout open open open open open open open open open open open open open open open open open open alm[9].data_out[1]-&gt;LAB_dataout</port>
			<port name="cout">open</port>
			<port name="shareout">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open</port>
		</clocks>
		<block name="new_n111" instance="alm[0]" mode="alm">
			<inputs>
				<port name="data_in">LAB.data_in[47]-&gt;LAB_datain LAB.data_in[18]-&gt;LAB_datain LAB.data_in[30]-&gt;LAB_datain LAB.data_in[17]-&gt;LAB_datain LAB.data_in[49]-&gt;LAB_datain LAB.data_in[48]-&gt;LAB_datain alm[0].data_out[0]-&gt;LAB_alm_feedback LAB.data_in[19]-&gt;LAB_datain</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">lut[1].lout[0]-&gt;lut1_out lut[0].lout[0]-&gt;lut0_out open lut[0].lout[0]-&gt;lut0_out open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n111" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[0]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 alm.data_in[7]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1 alm.data_in[6]-&gt;in_comp1 open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n111" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[5]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n111" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 3 0 4 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n111</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="new_n112" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[5]-&gt;in_comp1 alm.data_in[7]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1 alm.data_in[4]-&gt;in_comp1 open open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n112" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[2]-&gt;l_complete1 open lut.lin[1]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n112" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 open lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 open 4 0 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n112</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="new_n236" instance="alm[1]" mode="alm">
			<inputs>
				<port name="data_in">LAB.data_in[53]-&gt;LAB_datain LAB.data_in[20]-&gt;LAB_datain alm[4].data_out[3]-&gt;LAB_alm_feedback LAB.data_in[52]-&gt;LAB_datain alm[2].data_out[3]-&gt;LAB_alm_feedback LAB.data_in[33]-&gt;LAB_datain LAB.data_in[34]-&gt;LAB_datain LAB.data_in[14]-&gt;LAB_datain</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">lut[1].lout[0]-&gt;lut1_out lut[0].lout[0]-&gt;lut0_out open lut[0].lout[0]-&gt;lut0_out open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n236" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">open open alm.data_in[1]-&gt;in_comp1 open alm.data_in[3]-&gt;in_comp1 alm.data_in[0]-&gt;in_comp1 alm.data_in[7]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n236" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open lut.lin[6]-&gt;l_complete1 lut.lin[5]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n236" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 open</port>
							<port_rotation_map name="in">open 1 3 0 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n236</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="new_n262" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">open open open alm.data_in[6]-&gt;in_comp1 alm.data_in[4]-&gt;in_comp1 alm.data_in[5]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n262" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open lut.lin[5]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 lut.lin[6]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n262" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 open</port>
							<port_rotation_map name="in">open 0 2 3 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n262</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="new_n238" instance="alm[2]" mode="alm">
			<inputs>
				<port name="data_in">LAB.data_in[34]-&gt;LAB_datain alm[9].data_out[3]-&gt;LAB_alm_feedback alm[7].data_out[3]-&gt;LAB_alm_feedback LAB.data_in[33]-&gt;LAB_datain LAB.data_in[21]-&gt;LAB_datain LAB.data_in[35]-&gt;LAB_datain LAB.data_in[22]-&gt;LAB_datain LAB.data_in[3]-&gt;LAB_datain</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">lut[0].lout[0]-&gt;lut0_out open open lut[1].lout[0]-&gt;lut1_out open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n210" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[6]-&gt;in_comp1 open alm.data_in[0]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 open open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n210" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[4]-&gt;l_complete1 open lut.lin[3]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n210" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 open lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 open</port>
							<port_rotation_map name="in">1 open 2 3 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n210</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="new_n238" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">open open open alm.data_in[7]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1 alm.data_in[5]-&gt;in_comp1 alm.data_in[4]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n238" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open lut.lin[6]-&gt;l_complete1 lut.lin[5]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 open lut.lin[3]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n238" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 open lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">open 0 1 2 open 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n238</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="new_n255" instance="alm[3]" mode="alm">
			<inputs>
				<port name="data_in">alm[8].data_out[0]-&gt;LAB_alm_feedback alm[5].data_out[3]-&gt;LAB_alm_feedback alm[4].data_out[0]-&gt;LAB_alm_feedback LAB.data_in[36]-&gt;LAB_datain LAB.data_in[22]-&gt;LAB_datain LAB.data_in[24]-&gt;LAB_datain LAB.data_in[26]-&gt;LAB_datain LAB.data_in[37]-&gt;LAB_datain</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">lut[0].lout[0]-&gt;lut0_out open lut[1].lout[0]-&gt;lut1_out open open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n255" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[0]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1 alm.data_in[5]-&gt;in_comp1 open alm.data_in[2]-&gt;in_comp1 alm.data_in[7]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n255" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[6]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1 lut.lin[5]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n255" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 1 2 4 5 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n255</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="new_n306" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[3]-&gt;in_comp1 open alm.data_in[0]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1 alm.data_in[4]-&gt;in_comp1 alm.data_in[6]-&gt;in_comp1 alm.data_in[7]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n306" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[0]-&gt;l_complete1 lut.lin[5]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 lut.lin[6]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n306" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 5 1 0 3 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n306</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="new_n257" instance="alm[4]" mode="alm">
			<inputs>
				<port name="data_in">LAB.data_in[39]-&gt;LAB_datain LAB.data_in[38]-&gt;LAB_datain LAB.data_in[40]-&gt;LAB_datain LAB.data_in[15]-&gt;LAB_datain LAB.data_in[10]-&gt;LAB_datain LAB.data_in[21]-&gt;LAB_datain alm[5].data_out[0]-&gt;LAB_alm_feedback LAB.data_in[3]-&gt;LAB_datain</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">lut[0].lout[0]-&gt;lut0_out open open lut[1].lout[0]-&gt;lut1_out open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n257" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">open open open alm.data_in[1]-&gt;in_comp1 alm.data_in[5]-&gt;in_comp1 alm.data_in[7]-&gt;in_comp1 alm.data_in[4]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n257" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open lut.lin[3]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 lut.lin[6]-&gt;l_complete1 lut.lin[5]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n257" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">open open 1 0 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n257</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="new_n239" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">open alm.data_in[2]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1 alm.data_in[0]-&gt;in_comp1 alm.data_in[6]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 alm.data_in[4]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n239" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[2]-&gt;l_complete1 lut.lin[5]-&gt;l_complete1 lut.lin[6]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n239" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 1 2 0 3 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n239</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="new_n241" instance="alm[5]" mode="alm">
			<inputs>
				<port name="data_in">LAB.data_in[40]-&gt;LAB_datain LAB.data_in[35]-&gt;LAB_datain LAB.data_in[39]-&gt;LAB_datain LAB.data_in[20]-&gt;LAB_datain LAB.data_in[25]-&gt;LAB_datain LAB.data_in[55]-&gt;LAB_datain LAB.data_in[15]-&gt;LAB_datain LAB.data_in[41]-&gt;LAB_datain</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">lut[0].lout[0]-&gt;lut0_out open open lut[1].lout[0]-&gt;lut1_out open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n241" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">open alm.data_in[5]-&gt;in_comp1 alm.data_in[0]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 alm.data_in[4]-&gt;in_comp1 alm.data_in[7]-&gt;in_comp1 open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n241" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open lut.lin[5]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n241" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">open 0 1 3 4 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n241</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="new_n256" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[2]-&gt;in_comp1 open open open alm.data_in[6]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1 alm.data_in[0]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n256" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[4]-&gt;l_complete1 lut.lin[6]-&gt;l_complete1 open open lut.lin[5]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n256" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 open open lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 2 open open 3 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n256</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="new_n110" instance="alm[6]" mode="alm">
			<inputs>
				<port name="data_in">alm[0].data_out[3]-&gt;LAB_alm_feedback LAB.data_in[29]-&gt;LAB_datain LAB.data_in[28]-&gt;LAB_datain LAB.data_in[2]-&gt;LAB_datain LAB.data_in[5]-&gt;LAB_datain LAB.data_in[22]-&gt;LAB_datain LAB.data_in[27]-&gt;LAB_datain alm[7].data_out[3]-&gt;LAB_alm_feedback</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">lut[1].lout[0]-&gt;lut1_out lut[0].lout[0]-&gt;lut0_out open lut[0].lout[0]-&gt;lut0_out open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n110" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[0]-&gt;in_comp1 open alm.data_in[2]-&gt;in_comp1 alm.data_in[6]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1 alm.data_in[4]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n110" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[2]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 lut.lin[6]-&gt;l_complete1 lut.lin[5]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n110" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 0 4 1 3 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n110</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="new_n243" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">open open open alm.data_in[7]-&gt;in_comp1 alm.data_in[5]-&gt;in_comp1 open open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n243" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open open lut.lin[3]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n243" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open open lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 open</port>
							<port_rotation_map name="in">open open open 1 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n243</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="po08" instance="alm[7]" mode="alm">
			<inputs>
				<port name="data_in">LAB.data_in[13]-&gt;LAB_datain alm[6].data_out[3]-&gt;LAB_alm_feedback alm[1].data_out[3]-&gt;LAB_alm_feedback LAB.data_in[21]-&gt;LAB_datain LAB.data_in[51]-&gt;LAB_datain LAB.data_in[3]-&gt;LAB_datain LAB.data_in[50]-&gt;LAB_datain open</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">open lut[1].lout[0]-&gt;lut1_out lut[0].lout[0]-&gt;lut0_out lut[1].lout[0]-&gt;lut1_out open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="po08" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">open alm.data_in[4]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1 alm.data_in[6]-&gt;in_comp1 alm.data_in[0]-&gt;in_comp1 open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="po08" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[1]-&gt;l_complete1 open lut.lin[2]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 lut.lin[5]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="po08" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 open lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 open 0 1 4 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">po08</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="new_n237" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[2]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 open open open alm.data_in[5]-&gt;in_comp1 open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n237" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[5]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1 open open lut.lin[1]-&gt;l_complete1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n237" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 open open lut6.in[4]-&gt;direct:lut6 open</port>
							<port_rotation_map name="in">2 0 open open 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n237</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="po19" instance="alm[8]" mode="alm">
			<inputs>
				<port name="data_in">LAB.data_in[31]-&gt;LAB_datain alm[6].data_out[0]-&gt;LAB_alm_feedback alm[1].data_out[0]-&gt;LAB_alm_feedback LAB.data_in[23]-&gt;LAB_datain alm[3].data_out[0]-&gt;LAB_alm_feedback LAB.data_in[40]-&gt;LAB_datain LAB.data_in[41]-&gt;LAB_datain LAB.data_in[32]-&gt;LAB_datain</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">lut[1].lout[0]-&gt;lut1_out open lut[0].lout[0]-&gt;lut0_out open open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="po19" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[0]-&gt;in_comp1 alm.data_in[7]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 alm.data_in[4]-&gt;in_comp1 open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="po19" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[1]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 lut.lin[5]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="po19" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 0 5 3 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">po19</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="new_n261" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">open open open open alm.data_in[6]-&gt;in_comp1 alm.data_in[5]-&gt;in_comp1 open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n261" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open lut.lin[4]-&gt;l_complete1 lut.lin[5]-&gt;l_complete1 open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n261" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 open open open</port>
							<port_rotation_map name="in">open 0 1 open open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n261</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="po18" instance="alm[9]" mode="alm">
			<inputs>
				<port name="data_in">alm[4].data_out[3]-&gt;LAB_alm_feedback alm[2].data_out[3]-&gt;LAB_alm_feedback alm[2].data_out[0]-&gt;LAB_alm_feedback LAB.data_in[32]-&gt;LAB_datain LAB.data_in[54]-&gt;LAB_datain LAB.data_in[31]-&gt;LAB_datain open open</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">open lut[1].lout[0]-&gt;lut1_out lut[0].lout[0]-&gt;lut0_out lut[1].lout[0]-&gt;lut1_out open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="po18" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[0]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1 alm.data_in[5]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 open alm.data_in[4]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="po18" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[0]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 lut.lin[6]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="po18" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 3 2 0 4 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">po18</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="new_n219" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">open open open open open open open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n219" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open open open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n219" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">new_n219</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
	</block>
	<block name="new_n118" instance="LAB[6]" mode="LAB">
		<inputs>
			<port name="data_in">open open open open open open open open new_n105 pi01 pi02 open open open new_n106 pi04 pi03 pi14 pi19 pi09 pi22 pi24 pi23 new_n182 pi41 new_n144 pi00 pi37 new_n121 new_n123 new_n127 pi35 open open open open open open open open open open open open open open open new_n117 new_n85 pi13 new_n185 new_n158 new_n104 new_n177 pi42 new_n183 open open open open open open open open open open open open open open open open open open open open open open open open</port>
			<port name="control_in">open open open open open open open</port>
			<port name="cin">open</port>
			<port name="sharein">open</port>
		</inputs>
		<outputs>
			<port name="data_out">open open alm[3].data_out[2]-&gt;LAB_dataout alm[0].data_out[2]-&gt;LAB_dataout alm[0].data_out[4]-&gt;LAB_dataout alm[4].data_out[2]-&gt;LAB_dataout open open open open open open open alm[5].data_out[4]-&gt;LAB_dataout open alm[2].data_out[1]-&gt;LAB_dataout alm[5].data_out[2]-&gt;LAB_dataout alm[7].data_out[2]-&gt;LAB_dataout alm[6].data_out[1]-&gt;LAB_dataout alm[2].data_out[2]-&gt;LAB_dataout alm[3].data_out[1]-&gt;LAB_dataout alm[8].data_out[1]-&gt;LAB_dataout open open open open open open open open open open open open open open open open open open</port>
			<port name="cout">open</port>
			<port name="shareout">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open</port>
		</clocks>
		<block name="new_n120" instance="alm[0]" mode="alm">
			<inputs>
				<port name="data_in">alm[8].data_out[3]-&gt;LAB_alm_feedback LAB.data_in[21]-&gt;LAB_datain LAB.data_in[20]-&gt;LAB_datain LAB.data_in[19]-&gt;LAB_datain alm[6].data_out[3]-&gt;LAB_alm_feedback LAB.data_in[22]-&gt;LAB_datain LAB.data_in[30]-&gt;LAB_datain LAB.data_in[28]-&gt;LAB_datain</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">lut[0].lout[0]-&gt;lut0_out open lut[0].lout[0]-&gt;lut0_out lut[1].lout[0]-&gt;lut1_out lut[1].lout[0]-&gt;lut1_out open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n120" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[4]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 open alm.data_in[7]-&gt;in_comp1 alm.data_in[5]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n120" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[0]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 lut.lin[5]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 lut.lin[6]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n120" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 1 4 0 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n120</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="new_n126" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[1]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 alm.data_in[0]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 alm.data_in[6]-&gt;in_comp1 open alm.data_in[5]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n126" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[0]-&gt;l_complete1 lut.lin[6]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n126" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 3 0 1 5 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n126</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="new_n143" instance="alm[1]" mode="alm">
			<inputs>
				<port name="data_in">alm[8].data_out[3]-&gt;LAB_alm_feedback LAB.data_in[48]-&gt;LAB_datain LAB.data_in[27]-&gt;LAB_datain LAB.data_in[19]-&gt;LAB_datain LAB.data_in[20]-&gt;LAB_datain open alm[7].data_out[0]-&gt;LAB_alm_feedback LAB.data_in[30]-&gt;LAB_datain</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">lut[1].lout[0]-&gt;lut1_out open open lut[0].lout[0]-&gt;lut0_out open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n143" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[1]-&gt;in_comp1 alm.data_in[7]-&gt;in_comp1 alm.data_in[4]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 open alm.data_in[0]-&gt;in_comp1 open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n143" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[0]-&gt;l_complete1 lut.lin[5]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n143" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 open</port>
							<port_rotation_map name="in">2 3 0 4 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n143</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="new_n184" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">open open open open alm.data_in[2]-&gt;in_comp1 alm.data_in[6]-&gt;in_comp1 open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n184" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open lut.lin[4]-&gt;l_complete1 open lut.lin[5]-&gt;l_complete1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n184" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open lut6.in[2]-&gt;direct:lut6 open lut6.in[4]-&gt;direct:lut6 open</port>
							<port_rotation_map name="in">open open 1 open 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n184</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="po12" instance="alm[2]" mode="alm">
			<inputs>
				<port name="data_in">alm[9].data_out[0]-&gt;LAB_alm_feedback alm[1].data_out[0]-&gt;LAB_alm_feedback LAB.data_in[52]-&gt;LAB_datain LAB.data_in[51]-&gt;LAB_datain LAB.data_in[50]-&gt;LAB_datain open LAB.data_in[25]-&gt;LAB_datain LAB.data_in[8]-&gt;LAB_datain</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">open lut[1].lout[0]-&gt;lut1_out lut[0].lout[0]-&gt;lut0_out open open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n207" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">open alm.data_in[6]-&gt;in_comp1 open open open open alm.data_in[7]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n207" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open lut.lin[6]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n207" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 open open</port>
							<port_rotation_map name="in">open open 0 1 open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n207</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="po12" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[4]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1 alm.data_in[0]-&gt;in_comp1 alm.data_in[7]-&gt;in_comp1 open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="po12" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[0]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1 lut.lin[5]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="po12" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 2 4 1 5 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">po12</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="new_n131" instance="alm[3]" mode="alm">
			<inputs>
				<port name="data_in">LAB.data_in[21]-&gt;LAB_datain LAB.data_in[20]-&gt;LAB_datain alm[8].data_out[3]-&gt;LAB_alm_feedback LAB.data_in[19]-&gt;LAB_datain LAB.data_in[9]-&gt;LAB_datain open LAB.data_in[30]-&gt;LAB_datain LAB.data_in[22]-&gt;LAB_datain</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">open lut[1].lout[0]-&gt;lut1_out lut[0].lout[0]-&gt;lut0_out lut[1].lout[0]-&gt;lut1_out open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n131" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">open open alm.data_in[2]-&gt;in_comp1 open alm.data_in[3]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1 alm.data_in[6]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n131" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open lut.lin[6]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 lut.lin[5]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n131" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 open</port>
							<port_rotation_map name="in">open 3 1 0 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n131</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="new_n90" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">open alm.data_in[7]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1 alm.data_in[0]-&gt;in_comp1 alm.data_in[4]-&gt;in_comp1 open open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n90" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[2]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1 open lut.lin[4]-&gt;l_complete1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n90" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 open lut6.in[4]-&gt;direct:lut6 open</port>
							<port_rotation_map name="in">0 3 2 open 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n90</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="new_n181" instance="alm[4]" mode="alm">
			<inputs>
				<port name="data_in">LAB.data_in[54]-&gt;LAB_datain alm[5].data_out[3]-&gt;LAB_alm_feedback alm[3].data_out[3]-&gt;LAB_alm_feedback LAB.data_in[24]-&gt;LAB_datain LAB.data_in[23]-&gt;LAB_datain LAB.data_in[31]-&gt;LAB_datain LAB.data_in[18]-&gt;LAB_datain LAB.data_in[55]-&gt;LAB_datain</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">lut[0].lout[0]-&gt;lut0_out open lut[1].lout[0]-&gt;lut1_out open open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n181" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[1]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 alm.data_in[5]-&gt;in_comp1 alm.data_in[0]-&gt;in_comp1 alm.data_in[7]-&gt;in_comp1 alm.data_in[4]-&gt;in_comp1 open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n181" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[0]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1 lut.lin[5]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n181" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 5 3 2 1 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n181</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="new_n167" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[1]-&gt;in_comp1 open alm.data_in[2]-&gt;in_comp1 open open alm.data_in[6]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n167" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[2]-&gt;l_complete1 lut.lin[6]-&gt;l_complete1 open open lut.lin[0]-&gt;l_complete1 lut.lin[5]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n167" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 open open lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 3 open open 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n167</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="new_n92" instance="alm[5]" mode="alm">
			<inputs>
				<port name="data_in">LAB.data_in[19]-&gt;LAB_datain LAB.data_in[16]-&gt;LAB_datain LAB.data_in[10]-&gt;LAB_datain LAB.data_in[9]-&gt;LAB_datain LAB.data_in[22]-&gt;LAB_datain open LAB.data_in[20]-&gt;LAB_datain LAB.data_in[21]-&gt;LAB_datain</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">lut[1].lout[0]-&gt;lut1_out open lut[1].lout[0]-&gt;lut1_out lut[0].lout[0]-&gt;lut0_out lut[0].lout[0]-&gt;lut0_out open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n92" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">open open alm.data_in[4]-&gt;in_comp1 alm.data_in[7]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 alm.data_in[6]-&gt;in_comp1 open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n92" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open lut.lin[2]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 open lut.lin[5]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n92" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 open lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">open 1 2 open 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n92</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="new_n107" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">open alm.data_in[0]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 open open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n107" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open lut.lin[2]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n107" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 open</port>
							<port_rotation_map name="in">open 0 2 3 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n107</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="new_n118" instance="alm[6]" mode="alm">
			<inputs>
				<port name="data_in">LAB.data_in[16]-&gt;LAB_datain LAB.data_in[15]-&gt;LAB_datain LAB.data_in[10]-&gt;LAB_datain LAB.data_in[9]-&gt;LAB_datain LAB.data_in[26]-&gt;LAB_datain alm[6].data_out[0]-&gt;LAB_alm_feedback LAB.data_in[18]-&gt;LAB_datain LAB.data_in[17]-&gt;LAB_datain</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">lut[1].lout[0]-&gt;lut1_out lut[0].lout[0]-&gt;lut0_out open lut[0].lout[0]-&gt;lut0_out open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n118" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[7]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 alm.data_in[5]-&gt;in_comp1 open alm.data_in[0]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n118" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[6]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n118" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 0 1 2 4 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n118</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="new_n119" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[4]-&gt;in_comp1 alm.data_in[6]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1 alm.data_in[7]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 open open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n119" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[2]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 open lut.lin[4]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n119" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 open lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 2 open 4 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n119</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="new_n142" instance="alm[7]" mode="alm">
			<inputs>
				<port name="data_in">alm[0].data_out[0]-&gt;LAB_alm_feedback alm[0].data_out[3]-&gt;LAB_alm_feedback LAB.data_in[29]-&gt;LAB_datain LAB.data_in[47]-&gt;LAB_datain alm[1].data_out[3]-&gt;LAB_alm_feedback LAB.data_in[27]-&gt;LAB_datain open open</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">lut[1].lout[0]-&gt;lut1_out open lut[0].lout[0]-&gt;lut0_out open open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n142" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">open alm.data_in[2]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1 alm.data_in[0]-&gt;in_comp1 alm.data_in[5]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 alm.data_in[4]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n142" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[4]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1 lut.lin[6]-&gt;l_complete1 lut.lin[5]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n142" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 1 5 3 2 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n142</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="new_n176" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[1]-&gt;in_comp1 open open open open open alm.data_in[2]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n176" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open open lut.lin[6]-&gt;l_complete1 open lut.lin[0]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n176" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open open lut6.in[3]-&gt;direct:lut6 open lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">open open open 0 open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n176</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="new_n124" instance="alm[8]" mode="alm">
			<inputs>
				<port name="data_in">LAB.data_in[16]-&gt;LAB_datain LAB.data_in[10]-&gt;LAB_datain LAB.data_in[15]-&gt;LAB_datain LAB.data_in[9]-&gt;LAB_datain LAB.data_in[49]-&gt;LAB_datain alm[8].data_out[0]-&gt;LAB_alm_feedback LAB.data_in[31]-&gt;LAB_datain LAB.data_in[18]-&gt;LAB_datain</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">lut[1].lout[0]-&gt;lut1_out lut[0].lout[0]-&gt;lut0_out open lut[0].lout[0]-&gt;lut0_out open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n124" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[0]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 open alm.data_in[5]-&gt;in_comp1 alm.data_in[7]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n124" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[3]-&gt;l_complete1 lut.lin[5]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1 lut.lin[6]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n124" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 0 5 3 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n124</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="new_n125" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">open alm.data_in[6]-&gt;in_comp1 alm.data_in[7]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 alm.data_in[4]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n125" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[5]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 open lut.lin[2]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n125" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 open lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 0 open 2 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n125</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="new_n175" instance="alm[9]" mode="alm">
			<inputs>
				<port name="data_in">alm[7].data_out[0]-&gt;LAB_alm_feedback alm[4].data_out[0]-&gt;LAB_alm_feedback alm[5].data_out[0]-&gt;LAB_alm_feedback open LAB.data_in[15]-&gt;LAB_datain open LAB.data_in[53]-&gt;LAB_datain LAB.data_in[14]-&gt;LAB_datain</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">lut[0].lout[0]-&gt;lut0_out open open open open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n175" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[1]-&gt;in_comp1 alm.data_in[0]-&gt;in_comp1 alm.data_in[4]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 alm.data_in[7]-&gt;in_comp1 open alm.data_in[6]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n175" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[4]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 lut.lin[6]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n175" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 0 3 5 1 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n175</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="lut[1]" />
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
	</block>
	<block name="po16" instance="LAB[7]" mode="LAB">
		<inputs>
			<port name="data_in">pi01 open open new_n137 new_n212 pi15 new_n275 open open new_n230 pi02 new_n211 open open new_n204 pi20 pi03 new_n136 new_n85 new_n236 pi22 pi09 new_n232 pi23 new_n216 new_n86 new_n161 new_n135 new_n142 new_n276 new_n237 open open open open open open open open open open open open open open open open new_n219 new_n220 new_n228 new_n201 new_n202 pi24 new_n214 open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
			<port name="control_in">open open open open open open open</port>
			<port name="cin">open</port>
			<port name="sharein">open</port>
		</inputs>
		<outputs>
			<port name="data_out">open open alm[5].data_out[4]-&gt;LAB_dataout alm[6].data_out[2]-&gt;LAB_dataout alm[7].data_out[1]-&gt;LAB_dataout alm[9].data_out[2]-&gt;LAB_dataout alm[1].data_out[2]-&gt;LAB_dataout open open open open open open alm[3].data_out[2]-&gt;LAB_dataout open alm[5].data_out[2]-&gt;LAB_dataout alm[9].data_out[1]-&gt;LAB_dataout alm[0].data_out[4]-&gt;LAB_dataout alm[0].data_out[2]-&gt;LAB_dataout alm[4].data_out[1]-&gt;LAB_dataout open alm[8].data_out[2]-&gt;LAB_dataout open open open open open open open open open open open open open open open open open alm[2].data_out[1]-&gt;LAB_dataout</port>
			<port name="cout">open</port>
			<port name="shareout">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open</port>
		</clocks>
		<block name="new_n104" instance="alm[0]" mode="alm">
			<inputs>
				<port name="data_in">open open LAB.data_in[16]-&gt;LAB_datain LAB.data_in[15]-&gt;LAB_datain LAB.data_in[10]-&gt;LAB_datain open LAB.data_in[5]-&gt;LAB_datain LAB.data_in[0]-&gt;LAB_datain</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">lut[0].lout[0]-&gt;lut0_out open lut[0].lout[0]-&gt;lut0_out lut[1].lout[0]-&gt;lut1_out lut[1].lout[0]-&gt;lut1_out open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n104" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">open open alm.data_in[2]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 open alm.data_in[4]-&gt;in_comp1 alm.data_in[7]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n104" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[6]-&gt;l_complete1 open open lut.lin[5]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n104" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 open open lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 open open 0 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n104</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="new_n105" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">open open alm.data_in[2]-&gt;in_comp1 open alm.data_in[4]-&gt;in_comp1 alm.data_in[6]-&gt;in_comp1 alm.data_in[7]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n105" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[6]-&gt;l_complete1 open lut.lin[2]-&gt;l_complete1 lut.lin[5]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n105" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 open lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 open</port>
							<port_rotation_map name="in">0 open 2 3 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n105</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="po13" instance="alm[1]" mode="alm">
			<inputs>
				<port name="data_in">alm[0].data_out[0]-&gt;LAB_alm_feedback alm[7].data_out[3]-&gt;LAB_alm_feedback alm[0].data_out[3]-&gt;LAB_alm_feedback open LAB.data_in[29]-&gt;LAB_datain open LAB.data_in[6]-&gt;LAB_datain alm[7].data_out[0]-&gt;LAB_alm_feedback</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">open open lut[0].lout[0]-&gt;lut0_out open open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="po13" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[0]-&gt;in_comp1 alm.data_in[4]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1 alm.data_in[7]-&gt;in_comp1 alm.data_in[6]-&gt;in_comp1 open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="po13" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[1]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 lut.lin[5]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="po13" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 2 1 5 4 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">po13</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="lut[1]" />
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="new_n218" instance="alm[2]" mode="alm">
			<inputs>
				<port name="data_in">alm[5].data_out[0]-&gt;LAB_alm_feedback LAB.data_in[18]-&gt;LAB_datain open open LAB.data_in[17]-&gt;LAB_datain LAB.data_in[47]-&gt;LAB_datain LAB.data_in[4]-&gt;LAB_datain LAB.data_in[3]-&gt;LAB_datain</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">open lut[1].lout[0]-&gt;lut1_out open lut[1].lout[0]-&gt;lut1_out open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="open" instance="lut[0]" />
			<block name="new_n218" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[1]-&gt;in_comp1 alm.data_in[4]-&gt;in_comp1 alm.data_in[7]-&gt;in_comp1 open alm.data_in[6]-&gt;in_comp1 alm.data_in[0]-&gt;in_comp1 alm.data_in[5]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n218" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[0]-&gt;l_complete1 lut.lin[5]-&gt;l_complete1 lut.lin[6]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n218" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 3 5 2 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n218</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="new_n227" instance="alm[3]" mode="alm">
			<inputs>
				<port name="data_in">alm[5].data_out[0]-&gt;LAB_alm_feedback alm[5].data_out[3]-&gt;LAB_alm_feedback LAB.data_in[50]-&gt;LAB_datain LAB.data_in[49]-&gt;LAB_datain LAB.data_in[48]-&gt;LAB_datain open LAB.data_in[25]-&gt;LAB_datain LAB.data_in[22]-&gt;LAB_datain</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">lut[0].lout[0]-&gt;lut0_out open lut[1].lout[0]-&gt;lut1_out open open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n227" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[1]-&gt;in_comp1 open alm.data_in[0]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 alm.data_in[4]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n227" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[5]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n227" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 open</port>
							<port_rotation_map name="in">3 0 4 2 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n227</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="new_n254" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">open alm.data_in[6]-&gt;in_comp1 open open alm.data_in[7]-&gt;in_comp1 open alm.data_in[1]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n254" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open lut.lin[6]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 open open lut.lin[1]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n254" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 open open lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">open 2 0 open open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n254</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="new_n234" instance="alm[4]" mode="alm">
			<inputs>
				<port name="data_in">alm[4].data_out[3]-&gt;LAB_alm_feedback alm[5].data_out[3]-&gt;LAB_alm_feedback LAB.data_in[14]-&gt;LAB_datain LAB.data_in[9]-&gt;LAB_datain LAB.data_in[51]-&gt;LAB_datain LAB.data_in[21]-&gt;LAB_datain LAB.data_in[22]-&gt;LAB_datain LAB.data_in[20]-&gt;LAB_datain</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">lut[0].lout[0]-&gt;lut0_out lut[1].lout[0]-&gt;lut1_out open lut[1].lout[0]-&gt;lut1_out open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n234" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[7]-&gt;in_comp1 alm.data_in[5]-&gt;in_comp1 alm.data_in[6]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 alm.data_in[0]-&gt;in_comp1 open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n234" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[5]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n234" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 5 2 0 1 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n234</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="new_n235" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">open open alm.data_in[7]-&gt;in_comp1 alm.data_in[5]-&gt;in_comp1 alm.data_in[4]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n235" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open lut.lin[5]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 open lut.lin[3]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n235" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 open lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">open 3 2 open 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n235</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="new_n229" instance="alm[5]" mode="alm">
			<inputs>
				<port name="data_in">LAB.data_in[52]-&gt;LAB_datain LAB.data_in[21]-&gt;LAB_datain LAB.data_in[22]-&gt;LAB_datain LAB.data_in[20]-&gt;LAB_datain LAB.data_in[24]-&gt;LAB_datain LAB.data_in[23]-&gt;LAB_datain LAB.data_in[9]-&gt;LAB_datain LAB.data_in[53]-&gt;LAB_datain</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">lut[1].lout[0]-&gt;lut1_out open lut[1].lout[0]-&gt;lut1_out lut[0].lout[0]-&gt;lut0_out lut[0].lout[0]-&gt;lut0_out open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n229" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[5]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1 alm.data_in[0]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 alm.data_in[6]-&gt;in_comp1 open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n229" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[0]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1 lut.lin[5]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n229" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 1 5 2 0 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n229</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="new_n225" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">open alm.data_in[1]-&gt;in_comp1 alm.data_in[7]-&gt;in_comp1 open open alm.data_in[4]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n225" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[2]-&gt;l_complete1 open lut.lin[6]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1 lut.lin[5]-&gt;l_complete1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n225" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 open lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 open</port>
							<port_rotation_map name="in">2 open 0 1 3 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n225</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="po16" instance="alm[6]" mode="alm">
			<inputs>
				<port name="data_in">alm[0].data_out[0]-&gt;LAB_alm_feedback alm[7].data_out[3]-&gt;LAB_alm_feedback LAB.data_in[28]-&gt;LAB_datain open open LAB.data_in[26]-&gt;LAB_datain LAB.data_in[27]-&gt;LAB_datain alm[0].data_out[3]-&gt;LAB_alm_feedback</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">open open lut[0].lout[0]-&gt;lut0_out open open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="po16" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[7]-&gt;in_comp1 alm.data_in[0]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1 alm.data_in[6]-&gt;in_comp1 alm.data_in[5]-&gt;in_comp1 open alm.data_in[2]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="po16" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[6]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="po16" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 1 2 0 5 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">po16</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="lut[1]" />
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="new_n144" instance="alm[7]" mode="alm">
			<inputs>
				<port name="data_in">LAB.data_in[17]-&gt;LAB_datain LAB.data_in[15]-&gt;LAB_datain LAB.data_in[16]-&gt;LAB_datain LAB.data_in[10]-&gt;LAB_datain LAB.data_in[4]-&gt;LAB_datain LAB.data_in[3]-&gt;LAB_datain LAB.data_in[18]-&gt;LAB_datain LAB.data_in[0]-&gt;LAB_datain</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">lut[1].lout[0]-&gt;lut1_out lut[0].lout[0]-&gt;lut0_out open lut[0].lout[0]-&gt;lut0_out open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n144" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">open open alm.data_in[2]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1 alm.data_in[7]-&gt;in_comp1 open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n144" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open lut.lin[4]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 lut.lin[5]-&gt;l_complete1 open lut.lin[3]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n144" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 open lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">open 3 2 0 open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n144</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="new_n286" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">open open alm.data_in[0]-&gt;in_comp1 alm.data_in[6]-&gt;in_comp1 open alm.data_in[4]-&gt;in_comp1 alm.data_in[5]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n286" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[5]-&gt;l_complete1 open open lut.lin[2]-&gt;l_complete1 lut.lin[6]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n286" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 open open lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 open open 0 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n286</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="new_n273" instance="alm[8]" mode="alm">
			<inputs>
				<port name="data_in">alm[0].data_out[0]-&gt;LAB_alm_feedback alm[0].data_out[3]-&gt;LAB_alm_feedback open LAB.data_in[30]-&gt;LAB_datain LAB.data_in[11]-&gt;LAB_datain open alm[9].data_out[3]-&gt;LAB_alm_feedback alm[2].data_out[3]-&gt;LAB_alm_feedback</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">open open lut[0].lout[0]-&gt;lut0_out open open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n273" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[1]-&gt;in_comp1 alm.data_in[6]-&gt;in_comp1 alm.data_in[7]-&gt;in_comp1 alm.data_in[4]-&gt;in_comp1 alm.data_in[0]-&gt;in_comp1 open alm.data_in[3]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n273" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[0]-&gt;l_complete1 lut.lin[6]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n273" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 2 0 5 1 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n273</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="lut[1]" />
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="new_n226" instance="alm[9]" mode="alm">
			<inputs>
				<port name="data_in">alm[3].data_out[0]-&gt;LAB_alm_feedback open LAB.data_in[19]-&gt;LAB_datain LAB.data_in[18]-&gt;LAB_datain LAB.data_in[17]-&gt;LAB_datain alm[4].data_out[0]-&gt;LAB_alm_feedback LAB.data_in[3]-&gt;LAB_datain open</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">open lut[0].lout[0]-&gt;lut0_out lut[1].lout[0]-&gt;lut1_out lut[0].lout[0]-&gt;lut0_out open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n226" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[0]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 alm.data_in[4]-&gt;in_comp1 open alm.data_in[5]-&gt;in_comp1 alm.data_in[6]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n226" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[1]-&gt;l_complete1 lut.lin[6]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1 lut.lin[5]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n226" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 0 3 4 5 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n226</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="po09" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">open alm.data_in[0]-&gt;in_comp1 alm.data_in[4]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 alm.data_in[5]-&gt;in_comp1 open alm.data_in[6]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="po09" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[2]-&gt;l_complete1 lut.lin[6]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1 open lut.lin[3]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="po09" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 open lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 0 3 4 open 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">po09</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
	</block>
	<block name="new_n190" instance="LAB[8]" mode="LAB">
		<inputs>
			<port name="data_in">open open new_n208 open open new_n207 open open open open open open open pi33 pi47 pi29 pi13 pi14 new_n92 new_n90 pi12 pi30 pi22 pi19 pi26 pi00 pi45 new_n200 new_n209 new_n198 new_n199 pi23 pi01 pi24 pi28 pi27 pi32 pi38 pi36 pi25 open open open open open open open pi04 pi34 new_n194 pi41 pi31 pi35 new_n180 open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
			<port name="control_in">open open open open open open open</port>
			<port name="cin">open</port>
			<port name="sharein">open</port>
		</inputs>
		<outputs>
			<port name="data_out">open open open alm[9].data_out[2]-&gt;LAB_dataout alm[8].data_out[4]-&gt;LAB_dataout open alm[7].data_out[2]-&gt;LAB_dataout open open open open open open open open alm[4].data_out[1]-&gt;LAB_dataout alm[4].data_out[5]-&gt;LAB_dataout alm[2].data_out[1]-&gt;LAB_dataout alm[8].data_out[2]-&gt;LAB_dataout alm[5].data_out[2]-&gt;LAB_dataout alm[6].data_out[2]-&gt;LAB_dataout alm[2].data_out[2]-&gt;LAB_dataout open open open open open open open open open open open open open open open open open open</port>
			<port name="cout">open</port>
			<port name="shareout">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open</port>
		</clocks>
		<block name="new_n191" instance="alm[0]" mode="alm">
			<inputs>
				<port name="data_in">alm[7].data_out[0]-&gt;LAB_alm_feedback LAB.data_in[30]-&gt;LAB_datain LAB.data_in[29]-&gt;LAB_datain alm[1].data_out[3]-&gt;LAB_alm_feedback alm[9].data_out[0]-&gt;LAB_alm_feedback open LAB.data_in[47]-&gt;LAB_datain open</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">lut[0].lout[0]-&gt;lut0_out open open open open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n191" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[1]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 alm.data_in[4]-&gt;in_comp1 open alm.data_in[0]-&gt;in_comp1 alm.data_in[6]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n191" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[3]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 lut.lin[5]-&gt;l_complete1 lut.lin[6]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n191" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 3 1 4 5 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n191</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="lut[1]" />
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="new_n193" instance="alm[1]" mode="alm">
			<inputs>
				<port name="data_in">LAB.data_in[20]-&gt;LAB_datain LAB.data_in[19]-&gt;LAB_datain LAB.data_in[48]-&gt;LAB_datain LAB.data_in[18]-&gt;LAB_datain LAB.data_in[14]-&gt;LAB_datain LAB.data_in[34]-&gt;LAB_datain LAB.data_in[49]-&gt;LAB_datain LAB.data_in[21]-&gt;LAB_datain</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">lut[0].lout[0]-&gt;lut0_out open open lut[1].lout[0]-&gt;lut1_out open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n193" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[0]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1 alm.data_in[7]-&gt;in_comp1 open alm.data_in[3]-&gt;in_comp1 alm.data_in[6]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n193" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[5]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 lut.lin[6]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n193" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 2 3 4 1 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n193</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="new_n197" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">open open alm.data_in[1]-&gt;in_comp1 alm.data_in[5]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 alm.data_in[4]-&gt;in_comp1 open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n197" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[5]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 open lut.lin[3]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n197" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 open lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 open</port>
							<port_rotation_map name="in">3 1 open 0 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n197</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="new_n182" instance="alm[2]" mode="alm">
			<inputs>
				<port name="data_in">LAB.data_in[37]-&gt;LAB_datain LAB.data_in[50]-&gt;LAB_datain alm[8].data_out[0]-&gt;LAB_alm_feedback alm[8].data_out[3]-&gt;LAB_alm_feedback LAB.data_in[36]-&gt;LAB_datain open LAB.data_in[13]-&gt;LAB_datain LAB.data_in[38]-&gt;LAB_datain</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">open lut[1].lout[0]-&gt;lut1_out lut[0].lout[0]-&gt;lut0_out open open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n166" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[0]-&gt;in_comp1 open alm.data_in[2]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 alm.data_in[4]-&gt;in_comp1 alm.data_in[6]-&gt;in_comp1 alm.data_in[7]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n166" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[6]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 lut.lin[5]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n166" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 5 0 4 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n166</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="new_n182" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[2]-&gt;in_comp1 alm.data_in[0]-&gt;in_comp1 open alm.data_in[4]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 alm.data_in[7]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n182" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[6]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1 lut.lin[5]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n182" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 1 2 0 4 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n182</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="new_n195" instance="alm[3]" mode="alm">
			<inputs>
				<port name="data_in">LAB.data_in[31]-&gt;LAB_datain LAB.data_in[32]-&gt;LAB_datain LAB.data_in[16]-&gt;LAB_datain LAB.data_in[22]-&gt;LAB_datain LAB.data_in[25]-&gt;LAB_datain LAB.data_in[23]-&gt;LAB_datain LAB.data_in[33]-&gt;LAB_datain LAB.data_in[52]-&gt;LAB_datain</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">lut[1].lout[0]-&gt;lut1_out open open lut[0].lout[0]-&gt;lut0_out open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n195" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[6]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1 alm.data_in[0]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 alm.data_in[5]-&gt;in_comp1 open alm.data_in[7]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n195" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[3]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 lut.lin[6]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n195" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 5 4 3 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n195</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="new_n179" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[6]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 alm.data_in[0]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 alm.data_in[4]-&gt;in_comp1 open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n179" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[5]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n179" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 2 4 0 3 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n179</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="new_n177" instance="alm[4]" mode="alm">
			<inputs>
				<port name="data_in">alm[8].data_out[0]-&gt;LAB_alm_feedback LAB.data_in[21]-&gt;LAB_datain alm[8].data_out[3]-&gt;LAB_alm_feedback LAB.data_in[15]-&gt;LAB_datain LAB.data_in[53]-&gt;LAB_datain LAB.data_in[34]-&gt;LAB_datain alm[5].data_out[0]-&gt;LAB_alm_feedback LAB.data_in[20]-&gt;LAB_datain</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">open lut[0].lout[0]-&gt;lut0_out open open open lut[1].lout[0]-&gt;lut1_out</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n177" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[1]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 alm.data_in[7]-&gt;in_comp1 open alm.data_in[0]-&gt;in_comp1 alm.data_in[4]-&gt;in_comp1 alm.data_in[6]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n177" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[2]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 lut.lin[6]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1 lut.lin[5]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n177" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 1 0 5 2 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n177</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="new_n309" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">open open alm.data_in[3]-&gt;in_comp1 alm.data_in[5]-&gt;in_comp1 alm.data_in[7]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1 open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n309" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open lut.lin[5]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 open lut.lin[2]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n309" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 open lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">open 1 3 0 open 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n309</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="new_n178" instance="alm[5]" mode="alm">
			<inputs>
				<port name="data_in">LAB.data_in[19]-&gt;LAB_datain LAB.data_in[18]-&gt;LAB_datain alm[3].data_out[0]-&gt;LAB_alm_feedback LAB.data_in[17]-&gt;LAB_datain LAB.data_in[15]-&gt;LAB_datain LAB.data_in[26]-&gt;LAB_datain LAB.data_in[35]-&gt;LAB_datain open</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">lut[0].lout[0]-&gt;lut0_out open lut[1].lout[0]-&gt;lut1_out open open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n178" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[6]-&gt;in_comp1 alm.data_in[0]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 open open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n178" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[1]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 open lut.lin[3]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n178" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 open lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 3 open 4 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n178</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="new_n270" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">open open open alm.data_in[4]-&gt;in_comp1 alm.data_in[5]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1 alm.data_in[0]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n270" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open lut.lin[6]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 lut.lin[5]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n270" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">open open 1 0 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n270</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="new_n190" instance="alm[6]" mode="alm">
			<inputs>
				<port name="data_in">open open LAB.data_in[28]-&gt;LAB_datain LAB.data_in[2]-&gt;LAB_datain LAB.data_in[5]-&gt;LAB_datain alm[0].data_out[0]-&gt;LAB_alm_feedback LAB.data_in[27]-&gt;LAB_datain LAB.data_in[15]-&gt;LAB_datain</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">open open lut[0].lout[0]-&gt;lut0_out open open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n190" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[7]-&gt;in_comp1 open alm.data_in[2]-&gt;in_comp1 alm.data_in[6]-&gt;in_comp1 alm.data_in[4]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 alm.data_in[5]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n190" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[0]-&gt;l_complete1 lut.lin[6]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 lut.lin[5]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n190" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 1 2 4 3 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n190</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="lut[1]" />
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="new_n192" instance="alm[7]" mode="alm">
			<inputs>
				<port name="data_in">alm[8].data_out[0]-&gt;LAB_alm_feedback alm[8].data_out[3]-&gt;LAB_alm_feedback LAB.data_in[16]-&gt;LAB_datain LAB.data_in[34]-&gt;LAB_datain alm[3].data_out[3]-&gt;LAB_alm_feedback LAB.data_in[35]-&gt;LAB_datain alm[1].data_out[0]-&gt;LAB_alm_feedback LAB.data_in[17]-&gt;LAB_datain</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">lut[0].lout[0]-&gt;lut0_out open lut[1].lout[0]-&gt;lut1_out open open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n192" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[0]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 alm.data_in[6]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1 alm.data_in[7]-&gt;in_comp1 open alm.data_in[4]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n192" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[3]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 lut.lin[6]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n192" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 4 5 3 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n192</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="new_n99" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">open alm.data_in[1]-&gt;in_comp1 alm.data_in[0]-&gt;in_comp1 alm.data_in[5]-&gt;in_comp1 open alm.data_in[3]-&gt;in_comp1 open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n99" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[1]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 open open lut.lin[5]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n99" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 open open lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 2 3 open open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n99</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="new_n97" instance="alm[8]" mode="alm">
			<inputs>
				<port name="data_in">open open LAB.data_in[33]-&gt;LAB_datain LAB.data_in[32]-&gt;LAB_datain LAB.data_in[31]-&gt;LAB_datain LAB.data_in[22]-&gt;LAB_datain open open</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">lut[1].lout[0]-&gt;lut1_out open lut[1].lout[0]-&gt;lut1_out lut[0].lout[0]-&gt;lut0_out lut[0].lout[0]-&gt;lut0_out open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n97" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">open open alm.data_in[5]-&gt;in_comp1 alm.data_in[4]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 open alm.data_in[2]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n97" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open lut.lin[2]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 lut.lin[6]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n97" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 open</port>
							<port_rotation_map name="in">open 0 2 3 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n97</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="new_n96" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">open alm.data_in[2]-&gt;in_comp1 alm.data_in[5]-&gt;in_comp1 alm.data_in[4]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 open open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n96" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[4]-&gt;l_complete1 open open lut.lin[1]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n96" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 open open lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 open open 3 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n96</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="new_n196" instance="alm[9]" mode="alm">
			<inputs>
				<port name="data_in">open alm[8].data_out[3]-&gt;LAB_alm_feedback LAB.data_in[51]-&gt;LAB_datain LAB.data_in[39]-&gt;LAB_datain open alm[8].data_out[0]-&gt;LAB_alm_feedback LAB.data_in[24]-&gt;LAB_datain open</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">lut[0].lout[0]-&gt;lut0_out open lut[1].lout[0]-&gt;lut1_out open open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n196" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">open alm.data_in[5]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 open open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n196" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open lut.lin[2]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 open lut.lin[1]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n196" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 open lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">open 0 3 1 open 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n196</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="new_n269" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">open open alm.data_in[5]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 alm.data_in[6]-&gt;in_comp1 open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n269" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[4]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 open lut.lin[5]-&gt;l_complete1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n269" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 open lut6.in[4]-&gt;direct:lut6 open</port>
							<port_rotation_map name="in">3 2 0 open 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n269</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
	</block>
	<block name="new_n201" instance="LAB[9]" mode="LAB">
		<inputs>
			<port name="data_in">pi22 pi23 open open open open open open open pi29 pi28 open pi13 open new_n85 pi09 pi24 pi39 new_n84 pi21 new_n129 pi44 pi40 new_n202 pi00 pi17 pi04 pi03 pi20 pi15 pi30 pi18 pi02 pi01 pi12 open open open open open open open open open open open open pi48 pi16 pi14 open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
			<port name="control_in">open open open open open open open</port>
			<port name="cin">open</port>
			<port name="sharein">open</port>
		</inputs>
		<outputs>
			<port name="data_out">open open open alm[6].data_out[5]-&gt;LAB_dataout alm[6].data_out[1]-&gt;LAB_dataout alm[9].data_out[2]-&gt;LAB_dataout alm[0].data_out[2]-&gt;LAB_dataout open open open open open open open open alm[2].data_out[2]-&gt;LAB_dataout open alm[8].data_out[1]-&gt;LAB_dataout alm[4].data_out[1]-&gt;LAB_dataout alm[0].data_out[1]-&gt;LAB_dataout open alm[3].data_out[2]-&gt;LAB_dataout alm[5].data_out[1]-&gt;LAB_dataout open open open open open open open open open open open open open open open open alm[2].data_out[1]-&gt;LAB_dataout</port>
			<port name="cout">open</port>
			<port name="shareout">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open</port>
		</clocks>
		<block name="new_n204" instance="alm[0]" mode="alm">
			<inputs>
				<port name="data_in">alm[7].data_out[3]-&gt;LAB_alm_feedback LAB.data_in[19]-&gt;LAB_datain LAB.data_in[18]-&gt;LAB_datain LAB.data_in[17]-&gt;LAB_datain alm[1].data_out[3]-&gt;LAB_alm_feedback LAB.data_in[20]-&gt;LAB_datain alm[7].data_out[0]-&gt;LAB_alm_feedback LAB.data_in[22]-&gt;LAB_datain</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">open lut[0].lout[0]-&gt;lut0_out lut[1].lout[0]-&gt;lut1_out lut[0].lout[0]-&gt;lut0_out open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n204" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[6]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 alm.data_in[5]-&gt;in_comp1 alm.data_in[0]-&gt;in_comp1 open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n204" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[4]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 lut.lin[5]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n204" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 0 5 1 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n204</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="new_n230" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[6]-&gt;in_comp1 alm.data_in[5]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1 alm.data_in[4]-&gt;in_comp1 open alm.data_in[7]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n230" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[6]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n230" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 1 3 4 5 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n230</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="new_n231" instance="alm[1]" mode="alm">
			<inputs>
				<port name="data_in">LAB.data_in[25]-&gt;LAB_datain LAB.data_in[17]-&gt;LAB_datain LAB.data_in[21]-&gt;LAB_datain LAB.data_in[22]-&gt;LAB_datain LAB.data_in[12]-&gt;LAB_datain LAB.data_in[30]-&gt;LAB_datain LAB.data_in[26]-&gt;LAB_datain LAB.data_in[47]-&gt;LAB_datain</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">lut[1].lout[0]-&gt;lut1_out open open lut[0].lout[0]-&gt;lut0_out open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n231" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[7]-&gt;in_comp1 alm.data_in[6]-&gt;in_comp1 alm.data_in[5]-&gt;in_comp1 alm.data_in[0]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 open open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n231" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[1]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1 open lut.lin[2]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n231" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 open lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 3 1 0 open 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n231</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="new_n224" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">open alm.data_in[3]-&gt;in_comp1 alm.data_in[0]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1 alm.data_in[6]-&gt;in_comp1 alm.data_in[4]-&gt;in_comp1 open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n224" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[1]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 lut.lin[5]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n224" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 open</port>
							<port_rotation_map name="in">0 1 2 3 4 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n224</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="new_n220" instance="alm[2]" mode="alm">
			<inputs>
				<port name="data_in">alm[5].data_out[3]-&gt;LAB_alm_feedback alm[4].data_out[3]-&gt;LAB_alm_feedback alm[8].data_out[0]-&gt;LAB_alm_feedback alm[8].data_out[3]-&gt;LAB_alm_feedback LAB.data_in[16]-&gt;LAB_datain LAB.data_in[15]-&gt;LAB_datain LAB.data_in[1]-&gt;LAB_datain LAB.data_in[0]-&gt;LAB_datain</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">lut[1].lout[0]-&gt;lut1_out lut[0].lout[0]-&gt;lut0_out lut[1].lout[0]-&gt;lut1_out lut[0].lout[0]-&gt;lut0_out open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n213" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[4]-&gt;in_comp1 open alm.data_in[5]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1 alm.data_in[7]-&gt;in_comp1 alm.data_in[6]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n213" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[3]-&gt;l_complete1 lut.lin[6]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1 lut.lin[5]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n213" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 3 5 2 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n213</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="new_n220" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[5]-&gt;in_comp1 open alm.data_in[4]-&gt;in_comp1 alm.data_in[6]-&gt;in_comp1 alm.data_in[7]-&gt;in_comp1 alm.data_in[0]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n220" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[6]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 lut.lin[5]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n220" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 2 5 0 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n220</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="new_n240" instance="alm[3]" mode="alm">
			<inputs>
				<port name="data_in">open alm[2].data_out[3]-&gt;LAB_alm_feedback alm[2].data_out[0]-&gt;LAB_alm_feedback alm[4].data_out[3]-&gt;LAB_alm_feedback open open alm[5].data_out[3]-&gt;LAB_alm_feedback LAB.data_in[14]-&gt;LAB_datain</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">open open lut[0].lout[0]-&gt;lut0_out open open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n240" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">open open alm.data_in[3]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 alm.data_in[6]-&gt;in_comp1 alm.data_in[7]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n240" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[4]-&gt;l_complete1 lut.lin[5]-&gt;l_complete1 open lut.lin[6]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n240" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 open lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 2 open 3 0 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n240</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="lut[1]" />
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="new_n214" instance="alm[4]" mode="alm">
			<inputs>
				<port name="data_in">LAB.data_in[27]-&gt;LAB_datain LAB.data_in[26]-&gt;LAB_datain LAB.data_in[24]-&gt;LAB_datain LAB.data_in[9]-&gt;LAB_datain LAB.data_in[33]-&gt;LAB_datain alm[4].data_out[0]-&gt;LAB_alm_feedback LAB.data_in[32]-&gt;LAB_datain LAB.data_in[30]-&gt;LAB_datain</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">lut[1].lout[0]-&gt;lut1_out lut[0].lout[0]-&gt;lut0_out open lut[0].lout[0]-&gt;lut0_out open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n214" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[7]-&gt;in_comp1 alm.data_in[6]-&gt;in_comp1 alm.data_in[0]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1 open alm.data_in[5]-&gt;in_comp1 alm.data_in[4]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n214" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[6]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 lut.lin[5]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n214" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 5 1 0 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n214</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="new_n215" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[2]-&gt;in_comp1 open alm.data_in[4]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1 alm.data_in[7]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n215" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[0]-&gt;l_complete1 lut.lin[5]-&gt;l_complete1 open lut.lin[2]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n215" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 open lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 3 open 4 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n215</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="new_n221" instance="alm[5]" mode="alm">
			<inputs>
				<port name="data_in">LAB.data_in[30]-&gt;LAB_datain LAB.data_in[27]-&gt;LAB_datain alm[5].data_out[0]-&gt;LAB_alm_feedback LAB.data_in[26]-&gt;LAB_datain LAB.data_in[10]-&gt;LAB_datain LAB.data_in[34]-&gt;LAB_datain LAB.data_in[33]-&gt;LAB_datain LAB.data_in[32]-&gt;LAB_datain</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">lut[1].lout[0]-&gt;lut1_out lut[0].lout[0]-&gt;lut0_out open lut[0].lout[0]-&gt;lut0_out open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n221" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[7]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1 alm.data_in[5]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 open alm.data_in[6]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n221" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[1]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 lut.lin[6]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n221" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 1 4 0 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n221</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="new_n222" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[6]-&gt;in_comp1 open alm.data_in[5]-&gt;in_comp1 alm.data_in[0]-&gt;in_comp1 alm.data_in[4]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n222" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[4]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 open lut.lin[2]-&gt;l_complete1 lut.lin[5]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n222" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 open lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 0 open 2 1 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n222</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="new_n201" instance="alm[6]" mode="alm">
			<inputs>
				<port name="data_in">LAB.data_in[16]-&gt;LAB_datain LAB.data_in[15]-&gt;LAB_datain alm[5].data_out[3]-&gt;LAB_alm_feedback alm[0].data_out[3]-&gt;LAB_alm_feedback LAB.data_in[23]-&gt;LAB_datain alm[8].data_out[0]-&gt;LAB_alm_feedback LAB.data_in[0]-&gt;LAB_datain LAB.data_in[1]-&gt;LAB_datain</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">open lut[0].lout[0]-&gt;lut0_out open open open lut[1].lout[0]-&gt;lut1_out</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n201" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[3]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1 alm.data_in[0]-&gt;in_comp1 alm.data_in[4]-&gt;in_comp1 open alm.data_in[7]-&gt;in_comp1 alm.data_in[6]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n201" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[6]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1 lut.lin[5]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n201" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 0 3 4 2 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n201</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="new_n228" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">open open alm.data_in[5]-&gt;in_comp1 open alm.data_in[1]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 alm.data_in[6]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n228" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[5]-&gt;l_complete1 open lut.lin[2]-&gt;l_complete1 open lut.lin[4]-&gt;l_complete1 lut.lin[6]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n228" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 open lut6.in[2]-&gt;direct:lut6 open lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 open 3 open 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n228</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="new_n205" instance="alm[7]" mode="alm">
			<inputs>
				<port name="data_in">LAB.data_in[24]-&gt;LAB_datain LAB.data_in[22]-&gt;LAB_datain LAB.data_in[27]-&gt;LAB_datain LAB.data_in[29]-&gt;LAB_datain LAB.data_in[21]-&gt;LAB_datain LAB.data_in[28]-&gt;LAB_datain LAB.data_in[26]-&gt;LAB_datain LAB.data_in[25]-&gt;LAB_datain</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">lut[1].lout[0]-&gt;lut1_out open open lut[0].lout[0]-&gt;lut0_out open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n205" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[4]-&gt;in_comp1 alm.data_in[0]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1 alm.data_in[6]-&gt;in_comp1 alm.data_in[7]-&gt;in_comp1 open open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n205" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[4]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n205" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 open</port>
							<port_rotation_map name="in">3 0 2 1 4 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n205</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="new_n206" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">open open open alm.data_in[2]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 alm.data_in[5]-&gt;in_comp1 open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n206" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[3]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 open lut.lin[5]-&gt;l_complete1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n206" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 open lut6.in[3]-&gt;direct:lut6 open open</port>
							<port_rotation_map name="in">2 1 open 0 open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n206</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="new_n223" instance="alm[8]" mode="alm">
			<inputs>
				<port name="data_in">LAB.data_in[20]-&gt;LAB_datain LAB.data_in[19]-&gt;LAB_datain LAB.data_in[48]-&gt;LAB_datain LAB.data_in[18]-&gt;LAB_datain alm[1].data_out[0]-&gt;LAB_alm_feedback alm[9].data_out[0]-&gt;LAB_alm_feedback alm[7].data_out[0]-&gt;LAB_alm_feedback LAB.data_in[31]-&gt;LAB_datain</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">lut[0].lout[0]-&gt;lut0_out lut[1].lout[0]-&gt;lut1_out open lut[1].lout[0]-&gt;lut1_out open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n223" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[6]-&gt;in_comp1 alm.data_in[0]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 open alm.data_in[4]-&gt;in_comp1 alm.data_in[7]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n223" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[3]-&gt;l_complete1 lut.lin[6]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1 lut.lin[5]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n223" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 0 2 4 5 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n223</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="new_n216" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">open alm.data_in[1]-&gt;in_comp1 alm.data_in[0]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 alm.data_in[5]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 alm.data_in[6]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n216" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[5]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1 lut.lin[6]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n216" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 3 2 5 1 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n216</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="new_n217" instance="alm[9]" mode="alm">
			<inputs>
				<port name="data_in">LAB.data_in[22]-&gt;LAB_datain LAB.data_in[25]-&gt;LAB_datain LAB.data_in[49]-&gt;LAB_datain LAB.data_in[31]-&gt;LAB_datain LAB.data_in[17]-&gt;LAB_datain LAB.data_in[26]-&gt;LAB_datain LAB.data_in[9]-&gt;LAB_datain LAB.data_in[10]-&gt;LAB_datain</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">lut[0].lout[0]-&gt;lut0_out open lut[1].lout[0]-&gt;lut1_out open open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n217" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[3]-&gt;in_comp1 alm.data_in[5]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1 alm.data_in[4]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 open open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n217" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[1]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n217" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 open</port>
							<port_rotation_map name="in">4 3 2 0 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n217</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="new_n297" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">open alm.data_in[0]-&gt;in_comp1 alm.data_in[4]-&gt;in_comp1 open open alm.data_in[6]-&gt;in_comp1 alm.data_in[7]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n297" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[1]-&gt;l_complete1 lut.lin[5]-&gt;l_complete1 open lut.lin[2]-&gt;l_complete1 open lut.lin[6]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n297" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 open lut6.in[3]-&gt;direct:lut6 open lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 0 open 1 open 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n297</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
	</block>
	<block name="new_n202" instance="LAB[10]" mode="LAB">
		<inputs>
			<port name="data_in">open open open open open open pi15 open open open open new_n248 pi46 open open pi08 pi04 pi29 pi02 pi01 pi03 pi27 pi12 pi47 pi19 pi06 new_n273 pi28 pi09 new_n207 new_n254 new_n96 new_n97 pi00 pi13 new_n92 new_n90 pi26 pi22 pi24 pi23 pi25 pi07 open open open open new_n209 pi35 pi31 pi49 pi45 pi14 new_n233 new_n264 open open open open open open open open open open open open open open open open open open open open open open open open open</port>
			<port name="control_in">open open open open open open open</port>
			<port name="cin">open</port>
			<port name="sharein">open</port>
		</inputs>
		<outputs>
			<port name="data_out">open open open alm[0].data_out[2]-&gt;LAB_dataout alm[7].data_out[1]-&gt;LAB_dataout alm[7].data_out[2]-&gt;LAB_dataout open open open open open open open open open open open alm[5].data_out[2]-&gt;LAB_dataout open alm[6].data_out[2]-&gt;LAB_dataout alm[0].data_out[1]-&gt;LAB_dataout alm[8].data_out[2]-&gt;LAB_dataout alm[1].data_out[2]-&gt;LAB_dataout open open open open open open open open open open open open open open open open open</port>
			<port name="cout">open</port>
			<port name="shareout">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open</port>
		</clocks>
		<block name="new_n208" instance="alm[0]" mode="alm">
			<inputs>
				<port name="data_in">LAB.data_in[19]-&gt;LAB_datain LAB.data_in[20]-&gt;LAB_datain LAB.data_in[18]-&gt;LAB_datain LAB.data_in[16]-&gt;LAB_datain LAB.data_in[53]-&gt;LAB_datain open LAB.data_in[28]-&gt;LAB_datain LAB.data_in[27]-&gt;LAB_datain</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">open lut[0].lout[0]-&gt;lut0_out lut[1].lout[0]-&gt;lut1_out lut[0].lout[0]-&gt;lut0_out open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n208" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">open alm.data_in[6]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1 alm.data_in[0]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 open open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n208" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open lut.lin[1]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 open lut.lin[3]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n208" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 open lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">open 0 2 3 open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n208</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="new_n232" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[1]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 alm.data_in[0]-&gt;in_comp1 open alm.data_in[4]-&gt;in_comp1 alm.data_in[7]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n232" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[2]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1 lut.lin[5]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1 lut.lin[6]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n232" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 4 5 0 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n232</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="new_n245" instance="alm[1]" mode="alm">
			<inputs>
				<port name="data_in">alm[8].data_out[0]-&gt;LAB_alm_feedback alm[9].data_out[0]-&gt;LAB_alm_feedback LAB.data_in[16]-&gt;LAB_datain LAB.data_in[27]-&gt;LAB_datain LAB.data_in[15]-&gt;LAB_datain LAB.data_in[25]-&gt;LAB_datain LAB.data_in[42]-&gt;LAB_datain LAB.data_in[6]-&gt;LAB_datain</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">lut[0].lout[0]-&gt;lut0_out open lut[1].lout[0]-&gt;lut1_out open open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n245" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[0]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 alm.data_in[7]-&gt;in_comp1 open open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n245" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[4]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n245" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 open</port>
							<port_rotation_map name="in">4 2 1 0 3 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n245</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="new_n298" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">open open alm.data_in[4]-&gt;in_comp1 open alm.data_in[6]-&gt;in_comp1 open alm.data_in[5]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n298" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[2]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 open open open lut.lin[6]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n298" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 open open open lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 0 open open open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n298</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="new_n247" instance="alm[2]" mode="alm">
			<inputs>
				<port name="data_in">LAB.data_in[48]-&gt;LAB_datain LAB.data_in[36]-&gt;LAB_datain LAB.data_in[22]-&gt;LAB_datain LAB.data_in[35]-&gt;LAB_datain LAB.data_in[17]-&gt;LAB_datain open LAB.data_in[11]-&gt;LAB_datain open</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">lut[1].lout[0]-&gt;lut1_out open open open open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="open" instance="lut[0]" />
			<block name="new_n247" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[0]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 alm.data_in[4]-&gt;in_comp1 open alm.data_in[3]-&gt;in_comp1 alm.data_in[6]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n247" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[5]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 lut.lin[6]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n247" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 3 4 5 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n247</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="new_n251" instance="alm[3]" mode="alm">
			<inputs>
				<port name="data_in">open LAB.data_in[36]-&gt;LAB_datain open LAB.data_in[35]-&gt;LAB_datain LAB.data_in[21]-&gt;LAB_datain LAB.data_in[50]-&gt;LAB_datain alm[4].data_out[0]-&gt;LAB_alm_feedback open</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">lut[0].lout[0]-&gt;lut0_out open open open open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n251" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[3]-&gt;in_comp1 open open alm.data_in[1]-&gt;in_comp1 alm.data_in[4]-&gt;in_comp1 alm.data_in[6]-&gt;in_comp1 alm.data_in[5]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n251" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[3]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1 open lut.lin[5]-&gt;l_complete1 lut.lin[6]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n251" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 open lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 1 3 open 4 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n251</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="lut[1]" />
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="new_n252" instance="alm[4]" mode="alm">
			<inputs>
				<port name="data_in">LAB.data_in[37]-&gt;LAB_datain LAB.data_in[23]-&gt;LAB_datain LAB.data_in[51]-&gt;LAB_datain LAB.data_in[41]-&gt;LAB_datain LAB.data_in[40]-&gt;LAB_datain LAB.data_in[39]-&gt;LAB_datain LAB.data_in[19]-&gt;LAB_datain LAB.data_in[38]-&gt;LAB_datain</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">lut[0].lout[0]-&gt;lut0_out open open lut[1].lout[0]-&gt;lut1_out open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n252" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[7]-&gt;in_comp1 alm.data_in[5]-&gt;in_comp1 alm.data_in[0]-&gt;in_comp1 alm.data_in[6]-&gt;in_comp1 open alm.data_in[3]-&gt;in_comp1 alm.data_in[4]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n252" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[0]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 lut.lin[5]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1 lut.lin[6]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n252" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 3 0 5 2 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n252</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="new_n253" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[5]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1 alm.data_in[6]-&gt;in_comp1 alm.data_in[7]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 alm.data_in[4]-&gt;in_comp1 open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n253" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[0]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 lut.lin[5]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n253" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 0 5 1 3 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n253</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="new_n249" instance="alm[5]" mode="alm">
			<inputs>
				<port name="data_in">LAB.data_in[39]-&gt;LAB_datain LAB.data_in[37]-&gt;LAB_datain LAB.data_in[38]-&gt;LAB_datain LAB.data_in[19]-&gt;LAB_datain LAB.data_in[24]-&gt;LAB_datain LAB.data_in[41]-&gt;LAB_datain LAB.data_in[52]-&gt;LAB_datain LAB.data_in[40]-&gt;LAB_datain</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">lut[0].lout[0]-&gt;lut0_out open lut[1].lout[0]-&gt;lut1_out open open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n249" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[0]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 open alm.data_in[6]-&gt;in_comp1 alm.data_in[7]-&gt;in_comp1 alm.data_in[4]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n249" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[5]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 lut.lin[6]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n249" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 0 2 3 1 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n249</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="new_n100" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[7]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 alm.data_in[0]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 open alm.data_in[5]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n100" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[0]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 lut.lin[6]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n100" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 0 3 4 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n100</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="new_n202" instance="alm[6]" mode="alm">
			<inputs>
				<port name="data_in">LAB.data_in[18]-&gt;LAB_datain LAB.data_in[17]-&gt;LAB_datain LAB.data_in[16]-&gt;LAB_datain alm[6].data_out[0]-&gt;LAB_alm_feedback LAB.data_in[22]-&gt;LAB_datain LAB.data_in[20]-&gt;LAB_datain LAB.data_in[21]-&gt;LAB_datain LAB.data_in[19]-&gt;LAB_datain</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">lut[1].lout[0]-&gt;lut1_out open lut[0].lout[0]-&gt;lut0_out open open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n202" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[5]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 alm.data_in[7]-&gt;in_comp1 alm.data_in[0]-&gt;in_comp1 open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n202" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[1]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 lut.lin[5]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n202" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 1 0 3 5 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n202</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="new_n203" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">open alm.data_in[6]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1 alm.data_in[4]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 alm.data_in[7]-&gt;in_comp1 open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n203" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[2]-&gt;l_complete1 lut.lin[5]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n203" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 open</port>
							<port_rotation_map name="in">1 4 2 0 3 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n203</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="new_n244" instance="alm[7]" mode="alm">
			<inputs>
				<port name="data_in">alm[0].data_out[3]-&gt;LAB_alm_feedback alm[1].data_out[0]-&gt;LAB_alm_feedback LAB.data_in[26]-&gt;LAB_datain LAB.data_in[27]-&gt;LAB_datain LAB.data_in[54]-&gt;LAB_datain LAB.data_in[47]-&gt;LAB_datain LAB.data_in[30]-&gt;LAB_datain LAB.data_in[29]-&gt;LAB_datain</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">open lut[0].lout[0]-&gt;lut0_out lut[1].lout[0]-&gt;lut1_out open open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n244" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[3]-&gt;in_comp1 alm.data_in[0]-&gt;in_comp1 alm.data_in[6]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1 alm.data_in[7]-&gt;in_comp1 open alm.data_in[5]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n244" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[4]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 lut.lin[6]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n244" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 3 1 4 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n244</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="po20" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">open open alm.data_in[7]-&gt;in_comp1 alm.data_in[4]-&gt;in_comp1 open alm.data_in[2]-&gt;in_comp1 open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="po20" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[2]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 open open open lut.lin[5]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="po20" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 open open open lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 0 open open open 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">po20</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="new_n246" instance="alm[8]" mode="alm">
			<inputs>
				<port name="data_in">LAB.data_in[34]-&gt;LAB_datain LAB.data_in[33]-&gt;LAB_datain LAB.data_in[32]-&gt;LAB_datain LAB.data_in[15]-&gt;LAB_datain alm[5].data_out[0]-&gt;LAB_alm_feedback LAB.data_in[31]-&gt;LAB_datain alm[2].data_out[0]-&gt;LAB_alm_feedback LAB.data_in[42]-&gt;LAB_datain</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">lut[0].lout[0]-&gt;lut0_out open lut[1].lout[0]-&gt;lut1_out open open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n246" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[1]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 alm.data_in[4]-&gt;in_comp1 alm.data_in[6]-&gt;in_comp1 alm.data_in[5]-&gt;in_comp1 open alm.data_in[0]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n246" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[6]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n246" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 2 0 5 4 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n246</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="new_n296" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">open alm.data_in[3]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1 alm.data_in[0]-&gt;in_comp1 alm.data_in[7]-&gt;in_comp1 open open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n296" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open lut.lin[3]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1 open lut.lin[2]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n296" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 open lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">open 0 1 3 open 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n296</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="new_n250" instance="alm[9]" mode="alm">
			<inputs>
				<port name="data_in">alm[3].data_out[0]-&gt;LAB_alm_feedback alm[4].data_out[3]-&gt;LAB_alm_feedback LAB.data_in[32]-&gt;LAB_datain LAB.data_in[49]-&gt;LAB_datain LAB.data_in[31]-&gt;LAB_datain open open LAB.data_in[12]-&gt;LAB_datain</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">lut[0].lout[0]-&gt;lut0_out open open open open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n250" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[0]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 alm.data_in[4]-&gt;in_comp1 open alm.data_in[7]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n250" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[6]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 lut.lin[5]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n250" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 4 0 3 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n250</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="lut[1]" />
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
	</block>
	<block name="new_n233" instance="LAB[11]" mode="LAB">
		<inputs>
			<port name="data_in">open open open open pi27 open open open open open open new_n297 open pi11 open pi10 pi12 pi28 pi04 pi26 pi29 pi01 pi22 new_n187 open new_n200 pi24 pi23 pi16 pi18 pi14 pi06 pi05 pi19 pi02 pi03 pi00 pi07 pi08 pi13 open open open open open open open pi30 new_n296 new_n298 new_n188 new_n158 pi39 pi40 new_n235 new_n228 open open open open open open open open open open open open open open open open open open open open open open open open</port>
			<port name="control_in">open open open open open open open</port>
			<port name="cin">open</port>
			<port name="sharein">open</port>
		</inputs>
		<outputs>
			<port name="data_out">open alm[5].data_out[2]-&gt;LAB_dataout alm[1].data_out[1]-&gt;LAB_dataout alm[0].data_out[5]-&gt;LAB_dataout alm[3].data_out[2]-&gt;LAB_dataout alm[9].data_out[2]-&gt;LAB_dataout open open open open open open open alm[1].data_out[5]-&gt;LAB_dataout alm[3].data_out[1]-&gt;LAB_dataout alm[7].data_out[1]-&gt;LAB_dataout alm[7].data_out[5]-&gt;LAB_dataout alm[6].data_out[2]-&gt;LAB_dataout alm[0].data_out[1]-&gt;LAB_dataout open alm[4].data_out[2]-&gt;LAB_dataout open open open open open open open open open open open open open open alm[4].data_out[1]-&gt;LAB_dataout alm[2].data_out[2]-&gt;LAB_dataout alm[9].data_out[1]-&gt;LAB_dataout alm[8].data_out[1]-&gt;LAB_dataout open</port>
			<port name="cout">open</port>
			<port name="shareout">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open</port>
		</clocks>
		<block name="new_n280" instance="alm[0]" mode="alm">
			<inputs>
				<port name="data_in">LAB.data_in[26]-&gt;LAB_datain LAB.data_in[22]-&gt;LAB_datain LAB.data_in[20]-&gt;LAB_datain LAB.data_in[21]-&gt;LAB_datain LAB.data_in[17]-&gt;LAB_datain open LAB.data_in[27]-&gt;LAB_datain open</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">open lut[0].lout[0]-&gt;lut0_out open open open lut[1].lout[0]-&gt;lut1_out</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n280" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[1]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 alm.data_in[4]-&gt;in_comp1 open alm.data_in[6]-&gt;in_comp1 alm.data_in[0]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n280" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[6]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1 lut.lin[5]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n280" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 3 0 5 2 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n280</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="new_n180" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[3]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 alm.data_in[4]-&gt;in_comp1 alm.data_in[6]-&gt;in_comp1 open alm.data_in[0]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n180" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[4]-&gt;l_complete1 lut.lin[6]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n180" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 2 3 0 4 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n180</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="new_n272" instance="alm[1]" mode="alm">
			<inputs>
				<port name="data_in">LAB.data_in[26]-&gt;LAB_datain LAB.data_in[22]-&gt;LAB_datain LAB.data_in[21]-&gt;LAB_datain LAB.data_in[17]-&gt;LAB_datain LAB.data_in[4]-&gt;LAB_datain LAB.data_in[27]-&gt;LAB_datain open open</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">open lut[0].lout[0]-&gt;lut0_out open open open lut[1].lout[0]-&gt;lut1_out</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n272" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[0]-&gt;in_comp1 open alm.data_in[3]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 alm.data_in[4]-&gt;in_comp1 alm.data_in[5]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n272" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[2]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 lut.lin[6]-&gt;l_complete1 lut.lin[5]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n272" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 2 1 0 4 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n272</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="new_n165" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[4]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 alm.data_in[5]-&gt;in_comp1 alm.data_in[0]-&gt;in_comp1 open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n165" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[5]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n165" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 0 3 5 1 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n165</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="new_n295" instance="alm[2]" mode="alm">
			<inputs>
				<port name="data_in">alm[8].data_out[3]-&gt;LAB_alm_feedback LAB.data_in[32]-&gt;LAB_datain LAB.data_in[31]-&gt;LAB_datain LAB.data_in[30]-&gt;LAB_datain LAB.data_in[38]-&gt;LAB_datain LAB.data_in[48]-&gt;LAB_datain LAB.data_in[37]-&gt;LAB_datain LAB.data_in[33]-&gt;LAB_datain</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">lut[1].lout[0]-&gt;lut1_out open lut[0].lout[0]-&gt;lut0_out open open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="po06" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[6]-&gt;in_comp1 alm.data_in[4]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1 alm.data_in[0]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 open open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="po06" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[1]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 open lut.lin[3]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="po06" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 open lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 3 2 1 open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">po06</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="new_n295" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[5]-&gt;in_comp1 alm.data_in[7]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 open alm.data_in[1]-&gt;in_comp1 open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n295" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[5]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 open lut.lin[0]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n295" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 open lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 1 open 4 3 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n295</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="new_n101" instance="alm[3]" mode="alm">
			<inputs>
				<port name="data_in">alm[6].data_out[0]-&gt;LAB_alm_feedback LAB.data_in[32]-&gt;LAB_datain LAB.data_in[36]-&gt;LAB_datain LAB.data_in[31]-&gt;LAB_datain LAB.data_in[15]-&gt;LAB_datain LAB.data_in[38]-&gt;LAB_datain LAB.data_in[13]-&gt;LAB_datain LAB.data_in[37]-&gt;LAB_datain</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">open lut[0].lout[0]-&gt;lut0_out lut[1].lout[0]-&gt;lut1_out open open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n101" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">open alm.data_in[2]-&gt;in_comp1 alm.data_in[0]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 alm.data_in[5]-&gt;in_comp1 alm.data_in[7]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n101" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[4]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 lut.lin[5]-&gt;l_complete1 lut.lin[6]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n101" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 1 4 0 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n101</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="new_n287" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">open open open open open alm.data_in[6]-&gt;in_comp1 alm.data_in[4]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n287" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[5]-&gt;l_complete1 open open lut.lin[6]-&gt;l_complete1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n287" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 open open lut6.in[3]-&gt;direct:lut6 open open</port>
							<port_rotation_map name="in">1 open open 0 open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n287</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="new_n157" instance="alm[4]" mode="alm">
			<inputs>
				<port name="data_in">alm[6].data_out[0]-&gt;LAB_alm_feedback LAB.data_in[33]-&gt;LAB_datain LAB.data_in[39]-&gt;LAB_datain LAB.data_in[23]-&gt;LAB_datain LAB.data_in[51]-&gt;LAB_datain LAB.data_in[30]-&gt;LAB_datain LAB.data_in[36]-&gt;LAB_datain open</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">open lut[0].lout[0]-&gt;lut0_out lut[1].lout[0]-&gt;lut1_out open open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n157" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[4]-&gt;in_comp1 alm.data_in[0]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1 open alm.data_in[5]-&gt;in_comp1 alm.data_in[6]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n157" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[0]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 lut.lin[5]-&gt;l_complete1 lut.lin[6]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n157" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 2 3 4 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n157</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="po07" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">open alm.data_in[2]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1 alm.data_in[5]-&gt;in_comp1 alm.data_in[6]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="po07" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[3]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 lut.lin[5]-&gt;l_complete1 open lut.lin[4]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="po07" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 open lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 2 4 0 open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">po07</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="new_n260" instance="alm[5]" mode="alm">
			<inputs>
				<port name="data_in">alm[9].data_out[3]-&gt;LAB_alm_feedback open open LAB.data_in[55]-&gt;LAB_datain LAB.data_in[54]-&gt;LAB_datain LAB.data_in[25]-&gt;LAB_datain LAB.data_in[15]-&gt;LAB_datain open</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">open open lut[0].lout[0]-&gt;lut0_out open open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n260" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[0]-&gt;in_comp1 open alm.data_in[6]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 open alm.data_in[4]-&gt;in_comp1 alm.data_in[5]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n260" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[0]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 lut.lin[5]-&gt;l_complete1 lut.lin[6]-&gt;l_complete1 open lut.lin[2]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n260" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 open lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 3 1 4 open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n260</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="lut[1]" />
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="new_n233" instance="alm[6]" mode="alm">
			<inputs>
				<port name="data_in">LAB.data_in[19]-&gt;LAB_datain LAB.data_in[18]-&gt;LAB_datain LAB.data_in[17]-&gt;LAB_datain LAB.data_in[16]-&gt;LAB_datain LAB.data_in[35]-&gt;LAB_datain LAB.data_in[21]-&gt;LAB_datain LAB.data_in[34]-&gt;LAB_datain LAB.data_in[20]-&gt;LAB_datain</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">lut[1].lout[0]-&gt;lut1_out open lut[0].lout[0]-&gt;lut0_out open open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n233" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">open alm.data_in[0]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 alm.data_in[5]-&gt;in_comp1 alm.data_in[7]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n233" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[6]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1 lut.lin[5]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n233" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 1 2 3 5 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n233</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="new_n102" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">open alm.data_in[4]-&gt;in_comp1 alm.data_in[6]-&gt;in_comp1 alm.data_in[5]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1 open open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n102" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[4]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 open lut.lin[2]-&gt;l_complete1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n102" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 open lut6.in[4]-&gt;direct:lut6 open</port>
							<port_rotation_map name="in">3 2 0 open 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n102</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="new_n199" instance="alm[7]" mode="alm">
			<inputs>
				<port name="data_in">LAB.data_in[27]-&gt;LAB_datain LAB.data_in[26]-&gt;LAB_datain LAB.data_in[22]-&gt;LAB_datain LAB.data_in[21]-&gt;LAB_datain LAB.data_in[19]-&gt;LAB_datain open LAB.data_in[4]-&gt;LAB_datain open</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">open lut[0].lout[0]-&gt;lut0_out open open open lut[1].lout[0]-&gt;lut1_out</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n199" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[0]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 alm.data_in[4]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 alm.data_in[6]-&gt;in_comp1 open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n199" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[5]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n199" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 5 4 1 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n199</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="new_n156" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[0]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 alm.data_in[4]-&gt;in_comp1 alm.data_in[6]-&gt;in_comp1 open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n156" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[3]-&gt;l_complete1 lut.lin[5]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n156" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 3 2 4 5 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n156</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="new_n294" instance="alm[8]" mode="alm">
			<inputs>
				<port name="data_in">LAB.data_in[47]-&gt;LAB_datain LAB.data_in[29]-&gt;LAB_datain LAB.data_in[28]-&gt;LAB_datain LAB.data_in[53]-&gt;LAB_datain LAB.data_in[11]-&gt;LAB_datain LAB.data_in[16]-&gt;LAB_datain alm[2].data_out[0]-&gt;LAB_alm_feedback LAB.data_in[52]-&gt;LAB_datain</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">lut[0].lout[0]-&gt;lut0_out lut[1].lout[0]-&gt;lut1_out open lut[1].lout[0]-&gt;lut1_out open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n294" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[2]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1 alm.data_in[0]-&gt;in_comp1 alm.data_in[5]-&gt;in_comp1 alm.data_in[4]-&gt;in_comp1 alm.data_in[6]-&gt;in_comp1 open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n294" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[4]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 lut.lin[5]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n294" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 2 0 4 3 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n294</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="new_n173" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">open alm.data_in[3]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1 alm.data_in[7]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 open open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n173" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[2]-&gt;l_complete1 open lut.lin[3]-&gt;l_complete1 open lut.lin[4]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n173" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 open lut6.in[2]-&gt;direct:lut6 open lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 open 2 open 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n173</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="po05" instance="alm[9]" mode="alm">
			<inputs>
				<port name="data_in">LAB.data_in[50]-&gt;LAB_datain alm[8].data_out[0]-&gt;LAB_alm_feedback LAB.data_in[13]-&gt;LAB_datain LAB.data_in[21]-&gt;LAB_datain LAB.data_in[49]-&gt;LAB_datain open LAB.data_in[34]-&gt;LAB_datain LAB.data_in[35]-&gt;LAB_datain</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">open lut[1].lout[0]-&gt;lut1_out lut[0].lout[0]-&gt;lut0_out lut[1].lout[0]-&gt;lut1_out open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="po05" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[0]-&gt;in_comp1 alm.data_in[4]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 open alm.data_in[7]-&gt;in_comp1 alm.data_in[6]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="po05" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[1]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 lut.lin[6]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1 lut.lin[5]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="po05" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 4 3 1 5 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">po05</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="new_n86" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">open alm.data_in[7]-&gt;in_comp1 open alm.data_in[3]-&gt;in_comp1 alm.data_in[6]-&gt;in_comp1 open alm.data_in[2]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n86" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[3]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1 open open lut.lin[6]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n86" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 open open lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 2 open open 3 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n86</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
	</block>
	<block name="new_n98" instance="LAB[12]" mode="LAB">
		<inputs>
			<port name="data_in">pi22 pi33 open pi35 open open open open pi01 pi24 pi32 open open open new_n306 pi23 pi34 pi31 pi46 pi03 pi37 open open open open open new_n138 pi36 pi13 pi14 pi25 open open open open open open open open open open open open open open open open pi45 new_n171 new_n188 new_n135 new_n105 new_n308 new_n309 pi02 new_n141 new_n116 new_n200 new_n240 new_n236 open open open open open open open open open open open open open open open open open open open open</port>
			<port name="control_in">open open open open open open open</port>
			<port name="cin">open</port>
			<port name="sharein">open</port>
		</inputs>
		<outputs>
			<port name="data_out">open open alm[2].data_out[5]-&gt;LAB_dataout alm[1].data_out[1]-&gt;LAB_dataout alm[6].data_out[1]-&gt;LAB_dataout alm[1].data_out[2]-&gt;LAB_dataout alm[6].data_out[2]-&gt;LAB_dataout open open open open open open open open alm[8].data_out[1]-&gt;LAB_dataout alm[2].data_out[1]-&gt;LAB_dataout alm[0].data_out[1]-&gt;LAB_dataout alm[7].data_out[1]-&gt;LAB_dataout alm[8].data_out[2]-&gt;LAB_dataout alm[9].data_out[2]-&gt;LAB_dataout alm[0].data_out[2]-&gt;LAB_dataout alm[7].data_out[2]-&gt;LAB_dataout open open open open open open open open open open open open open open open open alm[3].data_out[2]-&gt;LAB_dataout</port>
			<port name="cout">open</port>
			<port name="shareout">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open</port>
		</clocks>
		<block name="new_n284" instance="alm[0]" mode="alm">
			<inputs>
				<port name="data_in">open LAB.data_in[16]-&gt;LAB_datain LAB.data_in[15]-&gt;LAB_datain LAB.data_in[9]-&gt;LAB_datain LAB.data_in[8]-&gt;LAB_datain open LAB.data_in[1]-&gt;LAB_datain LAB.data_in[0]-&gt;LAB_datain</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">open lut[0].lout[0]-&gt;lut0_out lut[1].lout[0]-&gt;lut1_out open open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n284" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">open alm.data_in[1]-&gt;in_comp1 alm.data_in[4]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 alm.data_in[6]-&gt;in_comp1 alm.data_in[7]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n284" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[2]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 lut.lin[6]-&gt;l_complete1 lut.lin[5]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n284" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 2 1 4 3 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n284</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="new_n183" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[7]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 alm.data_in[4]-&gt;in_comp1 open alm.data_in[6]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n183" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[2]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 lut.lin[6]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n183" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 1 3 5 2 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n183</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="new_n285" instance="alm[1]" mode="alm">
			<inputs>
				<port name="data_in">LAB.data_in[28]-&gt;LAB_datain LAB.data_in[15]-&gt;LAB_datain LAB.data_in[8]-&gt;LAB_datain LAB.data_in[9]-&gt;LAB_datain LAB.data_in[17]-&gt;LAB_datain LAB.data_in[30]-&gt;LAB_datain LAB.data_in[29]-&gt;LAB_datain LAB.data_in[0]-&gt;LAB_datain</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">open lut[0].lout[0]-&gt;lut0_out lut[1].lout[0]-&gt;lut1_out open open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n285" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[1]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 alm.data_in[6]-&gt;in_comp1 alm.data_in[0]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 open alm.data_in[7]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n285" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[4]-&gt;l_complete1 lut.lin[6]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n285" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 0 5 2 3 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n285</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="new_n281" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[5]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 open alm.data_in[4]-&gt;in_comp1 alm.data_in[7]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n281" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[6]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1 lut.lin[5]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n281" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 0 2 5 3 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n281</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="po11" instance="alm[2]" mode="alm">
			<inputs>
				<port name="data_in">LAB.data_in[19]-&gt;LAB_datain LAB.data_in[49]-&gt;LAB_datain LAB.data_in[50]-&gt;LAB_datain LAB.data_in[48]-&gt;LAB_datain LAB.data_in[20]-&gt;LAB_datain LAB.data_in[55]-&gt;LAB_datain LAB.data_in[56]-&gt;LAB_datain LAB.data_in[51]-&gt;LAB_datain</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">open lut[1].lout[0]-&gt;lut1_out open open open lut[0].lout[0]-&gt;lut0_out</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="po10" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">open open open alm.data_in[4]-&gt;in_comp1 alm.data_in[6]-&gt;in_comp1 alm.data_in[5]-&gt;in_comp1 open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="po10" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open lut.lin[3]-&gt;l_complete1 open lut.lin[4]-&gt;l_complete1 lut.lin[5]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="po10" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open lut6.in[2]-&gt;direct:lut6 open lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">open open 2 open 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">po10</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="po11" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[7]-&gt;in_comp1 alm.data_in[0]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 open open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="po11" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[1]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1 open lut.lin[4]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="po11" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 open lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 4 open 2 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">po11</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="new_n307" instance="alm[3]" mode="alm">
			<inputs>
				<port name="data_in">open LAB.data_in[59]-&gt;LAB_datain LAB.data_in[58]-&gt;LAB_datain LAB.data_in[20]-&gt;LAB_datain LAB.data_in[57]-&gt;LAB_datain open LAB.data_in[26]-&gt;LAB_datain open</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">open open lut[0].lout[0]-&gt;lut0_out open open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n307" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">open alm.data_in[1]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 alm.data_in[4]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 open alm.data_in[6]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n307" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[4]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 open lut.lin[6]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n307" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 open lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 2 0 1 open 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n307</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="lut[1]" />
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="open" instance="alm[4]" />
		<block name="open" instance="alm[5]" />
		<block name="new_n98" instance="alm[6]" mode="alm">
			<inputs>
				<port name="data_in">LAB.data_in[15]-&gt;LAB_datain LAB.data_in[10]-&gt;LAB_datain LAB.data_in[9]-&gt;LAB_datain LAB.data_in[8]-&gt;LAB_datain LAB.data_in[27]-&gt;LAB_datain open LAB.data_in[0]-&gt;LAB_datain LAB.data_in[1]-&gt;LAB_datain</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">open lut[0].lout[0]-&gt;lut0_out lut[1].lout[0]-&gt;lut1_out open open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n98" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[1]-&gt;in_comp1 alm.data_in[0]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 open alm.data_in[3]-&gt;in_comp1 alm.data_in[7]-&gt;in_comp1 alm.data_in[6]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n98" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[6]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1 lut.lin[5]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n98" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 4 3 0 2 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n98</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="new_n154" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[0]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 alm.data_in[4]-&gt;in_comp1 open alm.data_in[6]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n154" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[1]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 lut.lin[6]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n154" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 4 5 2 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n154</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="new_n268" instance="alm[7]" mode="alm">
			<inputs>
				<port name="data_in">open LAB.data_in[16]-&gt;LAB_datain LAB.data_in[15]-&gt;LAB_datain LAB.data_in[9]-&gt;LAB_datain LAB.data_in[8]-&gt;LAB_datain LAB.data_in[3]-&gt;LAB_datain open LAB.data_in[0]-&gt;LAB_datain</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">open lut[0].lout[0]-&gt;lut0_out lut[1].lout[0]-&gt;lut1_out open open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n268" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">open alm.data_in[1]-&gt;in_comp1 alm.data_in[7]-&gt;in_comp1 alm.data_in[4]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 alm.data_in[5]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n268" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[5]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1 lut.lin[6]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n268" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 2 4 3 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n268</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="new_n168" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[1]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 alm.data_in[4]-&gt;in_comp1 alm.data_in[5]-&gt;in_comp1 open alm.data_in[7]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n168" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[4]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1 lut.lin[6]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n168" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 5 3 2 4 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n168</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="new_n271" instance="alm[8]" mode="alm">
			<inputs>
				<port name="data_in">LAB.data_in[9]-&gt;LAB_datain LAB.data_in[15]-&gt;LAB_datain LAB.data_in[8]-&gt;LAB_datain LAB.data_in[18]-&gt;LAB_datain LAB.data_in[47]-&gt;LAB_datain LAB.data_in[17]-&gt;LAB_datain LAB.data_in[0]-&gt;LAB_datain open</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">open lut[0].lout[0]-&gt;lut0_out lut[1].lout[0]-&gt;lut1_out open open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n271" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[2]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1 open alm.data_in[0]-&gt;in_comp1 alm.data_in[5]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 alm.data_in[6]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n271" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[1]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 lut.lin[5]-&gt;l_complete1 lut.lin[6]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n271" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 3 2 4 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n271</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="new_n198" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[3]-&gt;in_comp1 alm.data_in[0]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 open alm.data_in[6]-&gt;in_comp1 alm.data_in[4]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n198" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[5]-&gt;l_complete1 lut.lin[6]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n198" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 4 3 5 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n198</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="po14" instance="alm[9]" mode="alm">
			<inputs>
				<port name="data_in">LAB.data_in[53]-&gt;LAB_datain LAB.data_in[54]-&gt;LAB_datain LAB.data_in[19]-&gt;LAB_datain LAB.data_in[52]-&gt;LAB_datain LAB.data_in[14]-&gt;LAB_datain LAB.data_in[8]-&gt;LAB_datain open open</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">open open lut[0].lout[0]-&gt;lut0_out open open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="po14" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[5]-&gt;in_comp1 alm.data_in[0]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 alm.data_in[4]-&gt;in_comp1 open alm.data_in[1]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="po14" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[1]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 lut.lin[6]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="po14" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 4 3 0 2 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">po14</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="lut[1]" />
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
	</block>
	<block name="out:po00" instance="io[13]" mode="io">
		<inputs>
			<port name="core_in">po00 open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="out:po00" instance="pad[0]" mode="outpad">
			<inputs>
				<port name="drive_off_chip">io.core_in[0]-&gt;drive_off_chip</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">open</port>
			</outputs>
			<clocks />
			<block name="out:po00" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">pad.drive_off_chip[0]-&gt;outpad</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="out:po01" instance="io[14]" mode="io">
		<inputs>
			<port name="core_in">po01 open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="out:po01" instance="pad[0]" mode="outpad">
			<inputs>
				<port name="drive_off_chip">io.core_in[0]-&gt;drive_off_chip</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">open</port>
			</outputs>
			<clocks />
			<block name="out:po01" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">pad.drive_off_chip[0]-&gt;outpad</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="out:po02" instance="io[15]" mode="io">
		<inputs>
			<port name="core_in">po02 open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="out:po02" instance="pad[0]" mode="outpad">
			<inputs>
				<port name="drive_off_chip">io.core_in[0]-&gt;drive_off_chip</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">open</port>
			</outputs>
			<clocks />
			<block name="out:po02" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">pad.drive_off_chip[0]-&gt;outpad</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="out:po21" instance="io[16]" mode="io">
		<inputs>
			<port name="core_in">po21 open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="out:po21" instance="pad[0]" mode="outpad">
			<inputs>
				<port name="drive_off_chip">io.core_in[0]-&gt;drive_off_chip</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">open</port>
			</outputs>
			<clocks />
			<block name="out:po21" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">pad.drive_off_chip[0]-&gt;outpad</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="out:po14" instance="io[17]" mode="io">
		<inputs>
			<port name="core_in">po14 open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="out:po14" instance="pad[0]" mode="outpad">
			<inputs>
				<port name="drive_off_chip">io.core_in[0]-&gt;drive_off_chip</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">open</port>
			</outputs>
			<clocks />
			<block name="out:po14" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">pad.drive_off_chip[0]-&gt;outpad</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="out:po18" instance="io[18]" mode="io">
		<inputs>
			<port name="core_in">po18 open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="out:po18" instance="pad[0]" mode="outpad">
			<inputs>
				<port name="drive_off_chip">io.core_in[0]-&gt;drive_off_chip</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">open</port>
			</outputs>
			<clocks />
			<block name="out:po18" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">pad.drive_off_chip[0]-&gt;outpad</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="out:po19" instance="io[19]" mode="io">
		<inputs>
			<port name="core_in">po19 open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="out:po19" instance="pad[0]" mode="outpad">
			<inputs>
				<port name="drive_off_chip">io.core_in[0]-&gt;drive_off_chip</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">open</port>
			</outputs>
			<clocks />
			<block name="out:po19" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">pad.drive_off_chip[0]-&gt;outpad</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="out:po20" instance="io[20]" mode="io">
		<inputs>
			<port name="core_in">po20 open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="out:po20" instance="pad[0]" mode="outpad">
			<inputs>
				<port name="drive_off_chip">io.core_in[0]-&gt;drive_off_chip</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">open</port>
			</outputs>
			<clocks />
			<block name="out:po20" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">pad.drive_off_chip[0]-&gt;outpad</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="out:po11" instance="io[21]" mode="io">
		<inputs>
			<port name="core_in">po11 open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="out:po11" instance="pad[0]" mode="outpad">
			<inputs>
				<port name="drive_off_chip">io.core_in[0]-&gt;drive_off_chip</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">open</port>
			</outputs>
			<clocks />
			<block name="out:po11" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">pad.drive_off_chip[0]-&gt;outpad</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="out:po12" instance="io[22]" mode="io">
		<inputs>
			<port name="core_in">po12 open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="out:po12" instance="pad[0]" mode="outpad">
			<inputs>
				<port name="drive_off_chip">io.core_in[0]-&gt;drive_off_chip</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">open</port>
			</outputs>
			<clocks />
			<block name="out:po12" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">pad.drive_off_chip[0]-&gt;outpad</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="out:po13" instance="io[23]" mode="io">
		<inputs>
			<port name="core_in">po13 open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="out:po13" instance="pad[0]" mode="outpad">
			<inputs>
				<port name="drive_off_chip">io.core_in[0]-&gt;drive_off_chip</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">open</port>
			</outputs>
			<clocks />
			<block name="out:po13" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">pad.drive_off_chip[0]-&gt;outpad</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="out:po15" instance="io[24]" mode="io">
		<inputs>
			<port name="core_in">po15 open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="out:po15" instance="pad[0]" mode="outpad">
			<inputs>
				<port name="drive_off_chip">io.core_in[0]-&gt;drive_off_chip</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">open</port>
			</outputs>
			<clocks />
			<block name="out:po15" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">pad.drive_off_chip[0]-&gt;outpad</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="out:po16" instance="io[25]" mode="io">
		<inputs>
			<port name="core_in">po16 open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="out:po16" instance="pad[0]" mode="outpad">
			<inputs>
				<port name="drive_off_chip">io.core_in[0]-&gt;drive_off_chip</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">open</port>
			</outputs>
			<clocks />
			<block name="out:po16" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">pad.drive_off_chip[0]-&gt;outpad</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="out:po17" instance="io[26]" mode="io">
		<inputs>
			<port name="core_in">po17 open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="out:po17" instance="pad[0]" mode="outpad">
			<inputs>
				<port name="drive_off_chip">io.core_in[0]-&gt;drive_off_chip</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">open</port>
			</outputs>
			<clocks />
			<block name="out:po17" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">pad.drive_off_chip[0]-&gt;outpad</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="out:po08" instance="io[27]" mode="io">
		<inputs>
			<port name="core_in">po08 open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="out:po08" instance="pad[0]" mode="outpad">
			<inputs>
				<port name="drive_off_chip">io.core_in[0]-&gt;drive_off_chip</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">open</port>
			</outputs>
			<clocks />
			<block name="out:po08" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">pad.drive_off_chip[0]-&gt;outpad</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="out:po09" instance="io[28]" mode="io">
		<inputs>
			<port name="core_in">po09 open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="out:po09" instance="pad[0]" mode="outpad">
			<inputs>
				<port name="drive_off_chip">io.core_in[0]-&gt;drive_off_chip</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">open</port>
			</outputs>
			<clocks />
			<block name="out:po09" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">pad.drive_off_chip[0]-&gt;outpad</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="out:po10" instance="io[29]" mode="io">
		<inputs>
			<port name="core_in">po10 open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="out:po10" instance="pad[0]" mode="outpad">
			<inputs>
				<port name="drive_off_chip">io.core_in[0]-&gt;drive_off_chip</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">open</port>
			</outputs>
			<clocks />
			<block name="out:po10" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">pad.drive_off_chip[0]-&gt;outpad</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="out:po05" instance="io[30]" mode="io">
		<inputs>
			<port name="core_in">po05 open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="out:po05" instance="pad[0]" mode="outpad">
			<inputs>
				<port name="drive_off_chip">io.core_in[0]-&gt;drive_off_chip</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">open</port>
			</outputs>
			<clocks />
			<block name="out:po05" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">pad.drive_off_chip[0]-&gt;outpad</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="out:po06" instance="io[31]" mode="io">
		<inputs>
			<port name="core_in">po06 open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="out:po06" instance="pad[0]" mode="outpad">
			<inputs>
				<port name="drive_off_chip">io.core_in[0]-&gt;drive_off_chip</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">open</port>
			</outputs>
			<clocks />
			<block name="out:po06" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">pad.drive_off_chip[0]-&gt;outpad</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="out:po07" instance="io[32]" mode="io">
		<inputs>
			<port name="core_in">po07 open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="out:po07" instance="pad[0]" mode="outpad">
			<inputs>
				<port name="drive_off_chip">io.core_in[0]-&gt;drive_off_chip</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">open</port>
			</outputs>
			<clocks />
			<block name="out:po07" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">pad.drive_off_chip[0]-&gt;outpad</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="out:po03" instance="io[33]" mode="io">
		<inputs>
			<port name="core_in">po03 open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="out:po03" instance="pad[0]" mode="outpad">
			<inputs>
				<port name="drive_off_chip">io.core_in[0]-&gt;drive_off_chip</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">open</port>
			</outputs>
			<clocks />
			<block name="out:po03" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">pad.drive_off_chip[0]-&gt;outpad</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="out:po04" instance="io[34]" mode="io">
		<inputs>
			<port name="core_in">po04 open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="out:po04" instance="pad[0]" mode="outpad">
			<inputs>
				<port name="drive_off_chip">io.core_in[0]-&gt;drive_off_chip</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">open</port>
			</outputs>
			<clocks />
			<block name="out:po04" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">pad.drive_off_chip[0]-&gt;outpad</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="pi00" instance="io[35]" mode="io">
		<inputs>
			<port name="core_in">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">pad[0].recieve_off_chip[0]-&gt;recieve_off_chip open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="pi00" instance="pad[0]" mode="inpad">
			<inputs>
				<port name="drive_off_chip">open</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">inpad[0].inpad[0]-&gt;inpad</port>
			</outputs>
			<clocks />
			<block name="pi00" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">pi00</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="pi01" instance="io[36]" mode="io">
		<inputs>
			<port name="core_in">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">pad[0].recieve_off_chip[0]-&gt;recieve_off_chip open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="pi01" instance="pad[0]" mode="inpad">
			<inputs>
				<port name="drive_off_chip">open</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">inpad[0].inpad[0]-&gt;inpad</port>
			</outputs>
			<clocks />
			<block name="pi01" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">pi01</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="pi02" instance="io[37]" mode="io">
		<inputs>
			<port name="core_in">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">pad[0].recieve_off_chip[0]-&gt;recieve_off_chip open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="pi02" instance="pad[0]" mode="inpad">
			<inputs>
				<port name="drive_off_chip">open</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">inpad[0].inpad[0]-&gt;inpad</port>
			</outputs>
			<clocks />
			<block name="pi02" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">pi02</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="pi03" instance="io[38]" mode="io">
		<inputs>
			<port name="core_in">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">pad[0].recieve_off_chip[0]-&gt;recieve_off_chip open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="pi03" instance="pad[0]" mode="inpad">
			<inputs>
				<port name="drive_off_chip">open</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">inpad[0].inpad[0]-&gt;inpad</port>
			</outputs>
			<clocks />
			<block name="pi03" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">pi03</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="pi04" instance="io[39]" mode="io">
		<inputs>
			<port name="core_in">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">pad[0].recieve_off_chip[0]-&gt;recieve_off_chip open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="pi04" instance="pad[0]" mode="inpad">
			<inputs>
				<port name="drive_off_chip">open</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">inpad[0].inpad[0]-&gt;inpad</port>
			</outputs>
			<clocks />
			<block name="pi04" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">pi04</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="pi05" instance="io[40]" mode="io">
		<inputs>
			<port name="core_in">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">pad[0].recieve_off_chip[0]-&gt;recieve_off_chip open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="pi05" instance="pad[0]" mode="inpad">
			<inputs>
				<port name="drive_off_chip">open</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">inpad[0].inpad[0]-&gt;inpad</port>
			</outputs>
			<clocks />
			<block name="pi05" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">pi05</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="pi06" instance="io[41]" mode="io">
		<inputs>
			<port name="core_in">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">pad[0].recieve_off_chip[0]-&gt;recieve_off_chip open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="pi06" instance="pad[0]" mode="inpad">
			<inputs>
				<port name="drive_off_chip">open</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">inpad[0].inpad[0]-&gt;inpad</port>
			</outputs>
			<clocks />
			<block name="pi06" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">pi06</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="pi07" instance="io[42]" mode="io">
		<inputs>
			<port name="core_in">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">pad[0].recieve_off_chip[0]-&gt;recieve_off_chip open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="pi07" instance="pad[0]" mode="inpad">
			<inputs>
				<port name="drive_off_chip">open</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">inpad[0].inpad[0]-&gt;inpad</port>
			</outputs>
			<clocks />
			<block name="pi07" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">pi07</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="pi08" instance="io[43]" mode="io">
		<inputs>
			<port name="core_in">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">pad[0].recieve_off_chip[0]-&gt;recieve_off_chip open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="pi08" instance="pad[0]" mode="inpad">
			<inputs>
				<port name="drive_off_chip">open</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">inpad[0].inpad[0]-&gt;inpad</port>
			</outputs>
			<clocks />
			<block name="pi08" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">pi08</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="pi09" instance="io[44]" mode="io">
		<inputs>
			<port name="core_in">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">pad[0].recieve_off_chip[0]-&gt;recieve_off_chip open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="pi09" instance="pad[0]" mode="inpad">
			<inputs>
				<port name="drive_off_chip">open</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">inpad[0].inpad[0]-&gt;inpad</port>
			</outputs>
			<clocks />
			<block name="pi09" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">pi09</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="pi10" instance="io[45]" mode="io">
		<inputs>
			<port name="core_in">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">pad[0].recieve_off_chip[0]-&gt;recieve_off_chip open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="pi10" instance="pad[0]" mode="inpad">
			<inputs>
				<port name="drive_off_chip">open</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">inpad[0].inpad[0]-&gt;inpad</port>
			</outputs>
			<clocks />
			<block name="pi10" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">pi10</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="pi11" instance="io[46]" mode="io">
		<inputs>
			<port name="core_in">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">pad[0].recieve_off_chip[0]-&gt;recieve_off_chip open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="pi11" instance="pad[0]" mode="inpad">
			<inputs>
				<port name="drive_off_chip">open</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">inpad[0].inpad[0]-&gt;inpad</port>
			</outputs>
			<clocks />
			<block name="pi11" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">pi11</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="pi12" instance="io[47]" mode="io">
		<inputs>
			<port name="core_in">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">pad[0].recieve_off_chip[0]-&gt;recieve_off_chip open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="pi12" instance="pad[0]" mode="inpad">
			<inputs>
				<port name="drive_off_chip">open</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">inpad[0].inpad[0]-&gt;inpad</port>
			</outputs>
			<clocks />
			<block name="pi12" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">pi12</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="pi13" instance="io[48]" mode="io">
		<inputs>
			<port name="core_in">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">pad[0].recieve_off_chip[0]-&gt;recieve_off_chip open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="pi13" instance="pad[0]" mode="inpad">
			<inputs>
				<port name="drive_off_chip">open</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">inpad[0].inpad[0]-&gt;inpad</port>
			</outputs>
			<clocks />
			<block name="pi13" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">pi13</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="pi14" instance="io[49]" mode="io">
		<inputs>
			<port name="core_in">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">pad[0].recieve_off_chip[0]-&gt;recieve_off_chip open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="pi14" instance="pad[0]" mode="inpad">
			<inputs>
				<port name="drive_off_chip">open</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">inpad[0].inpad[0]-&gt;inpad</port>
			</outputs>
			<clocks />
			<block name="pi14" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">pi14</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="pi15" instance="io[50]" mode="io">
		<inputs>
			<port name="core_in">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">pad[0].recieve_off_chip[0]-&gt;recieve_off_chip open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="pi15" instance="pad[0]" mode="inpad">
			<inputs>
				<port name="drive_off_chip">open</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">inpad[0].inpad[0]-&gt;inpad</port>
			</outputs>
			<clocks />
			<block name="pi15" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">pi15</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="pi16" instance="io[51]" mode="io">
		<inputs>
			<port name="core_in">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">pad[0].recieve_off_chip[0]-&gt;recieve_off_chip open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="pi16" instance="pad[0]" mode="inpad">
			<inputs>
				<port name="drive_off_chip">open</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">inpad[0].inpad[0]-&gt;inpad</port>
			</outputs>
			<clocks />
			<block name="pi16" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">pi16</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="pi17" instance="io[52]" mode="io">
		<inputs>
			<port name="core_in">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">pad[0].recieve_off_chip[0]-&gt;recieve_off_chip open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="pi17" instance="pad[0]" mode="inpad">
			<inputs>
				<port name="drive_off_chip">open</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">inpad[0].inpad[0]-&gt;inpad</port>
			</outputs>
			<clocks />
			<block name="pi17" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">pi17</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="pi18" instance="io[53]" mode="io">
		<inputs>
			<port name="core_in">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">pad[0].recieve_off_chip[0]-&gt;recieve_off_chip open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="pi18" instance="pad[0]" mode="inpad">
			<inputs>
				<port name="drive_off_chip">open</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">inpad[0].inpad[0]-&gt;inpad</port>
			</outputs>
			<clocks />
			<block name="pi18" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">pi18</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="pi19" instance="io[54]" mode="io">
		<inputs>
			<port name="core_in">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">pad[0].recieve_off_chip[0]-&gt;recieve_off_chip open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="pi19" instance="pad[0]" mode="inpad">
			<inputs>
				<port name="drive_off_chip">open</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">inpad[0].inpad[0]-&gt;inpad</port>
			</outputs>
			<clocks />
			<block name="pi19" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">pi19</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="pi20" instance="io[55]" mode="io">
		<inputs>
			<port name="core_in">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">pad[0].recieve_off_chip[0]-&gt;recieve_off_chip open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="pi20" instance="pad[0]" mode="inpad">
			<inputs>
				<port name="drive_off_chip">open</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">inpad[0].inpad[0]-&gt;inpad</port>
			</outputs>
			<clocks />
			<block name="pi20" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">pi20</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="pi21" instance="io[56]" mode="io">
		<inputs>
			<port name="core_in">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">pad[0].recieve_off_chip[0]-&gt;recieve_off_chip open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="pi21" instance="pad[0]" mode="inpad">
			<inputs>
				<port name="drive_off_chip">open</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">inpad[0].inpad[0]-&gt;inpad</port>
			</outputs>
			<clocks />
			<block name="pi21" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">pi21</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="pi22" instance="io[57]" mode="io">
		<inputs>
			<port name="core_in">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">pad[0].recieve_off_chip[0]-&gt;recieve_off_chip open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="pi22" instance="pad[0]" mode="inpad">
			<inputs>
				<port name="drive_off_chip">open</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">inpad[0].inpad[0]-&gt;inpad</port>
			</outputs>
			<clocks />
			<block name="pi22" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">pi22</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="pi23" instance="io[58]" mode="io">
		<inputs>
			<port name="core_in">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">pad[0].recieve_off_chip[0]-&gt;recieve_off_chip open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="pi23" instance="pad[0]" mode="inpad">
			<inputs>
				<port name="drive_off_chip">open</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">inpad[0].inpad[0]-&gt;inpad</port>
			</outputs>
			<clocks />
			<block name="pi23" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">pi23</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="pi24" instance="io[59]" mode="io">
		<inputs>
			<port name="core_in">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">pad[0].recieve_off_chip[0]-&gt;recieve_off_chip open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="pi24" instance="pad[0]" mode="inpad">
			<inputs>
				<port name="drive_off_chip">open</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">inpad[0].inpad[0]-&gt;inpad</port>
			</outputs>
			<clocks />
			<block name="pi24" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">pi24</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="pi25" instance="io[60]" mode="io">
		<inputs>
			<port name="core_in">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">pad[0].recieve_off_chip[0]-&gt;recieve_off_chip open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="pi25" instance="pad[0]" mode="inpad">
			<inputs>
				<port name="drive_off_chip">open</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">inpad[0].inpad[0]-&gt;inpad</port>
			</outputs>
			<clocks />
			<block name="pi25" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">pi25</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="pi26" instance="io[61]" mode="io">
		<inputs>
			<port name="core_in">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">pad[0].recieve_off_chip[0]-&gt;recieve_off_chip open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="pi26" instance="pad[0]" mode="inpad">
			<inputs>
				<port name="drive_off_chip">open</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">inpad[0].inpad[0]-&gt;inpad</port>
			</outputs>
			<clocks />
			<block name="pi26" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">pi26</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="pi27" instance="io[62]" mode="io">
		<inputs>
			<port name="core_in">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">pad[0].recieve_off_chip[0]-&gt;recieve_off_chip open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="pi27" instance="pad[0]" mode="inpad">
			<inputs>
				<port name="drive_off_chip">open</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">inpad[0].inpad[0]-&gt;inpad</port>
			</outputs>
			<clocks />
			<block name="pi27" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">pi27</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="pi28" instance="io[63]" mode="io">
		<inputs>
			<port name="core_in">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">pad[0].recieve_off_chip[0]-&gt;recieve_off_chip open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="pi28" instance="pad[0]" mode="inpad">
			<inputs>
				<port name="drive_off_chip">open</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">inpad[0].inpad[0]-&gt;inpad</port>
			</outputs>
			<clocks />
			<block name="pi28" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">pi28</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="pi29" instance="io[64]" mode="io">
		<inputs>
			<port name="core_in">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">pad[0].recieve_off_chip[0]-&gt;recieve_off_chip open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="pi29" instance="pad[0]" mode="inpad">
			<inputs>
				<port name="drive_off_chip">open</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">inpad[0].inpad[0]-&gt;inpad</port>
			</outputs>
			<clocks />
			<block name="pi29" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">pi29</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="pi30" instance="io[65]" mode="io">
		<inputs>
			<port name="core_in">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">pad[0].recieve_off_chip[0]-&gt;recieve_off_chip open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="pi30" instance="pad[0]" mode="inpad">
			<inputs>
				<port name="drive_off_chip">open</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">inpad[0].inpad[0]-&gt;inpad</port>
			</outputs>
			<clocks />
			<block name="pi30" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">pi30</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="pi31" instance="io[66]" mode="io">
		<inputs>
			<port name="core_in">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">pad[0].recieve_off_chip[0]-&gt;recieve_off_chip open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="pi31" instance="pad[0]" mode="inpad">
			<inputs>
				<port name="drive_off_chip">open</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">inpad[0].inpad[0]-&gt;inpad</port>
			</outputs>
			<clocks />
			<block name="pi31" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">pi31</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="pi32" instance="io[67]" mode="io">
		<inputs>
			<port name="core_in">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">pad[0].recieve_off_chip[0]-&gt;recieve_off_chip open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="pi32" instance="pad[0]" mode="inpad">
			<inputs>
				<port name="drive_off_chip">open</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">inpad[0].inpad[0]-&gt;inpad</port>
			</outputs>
			<clocks />
			<block name="pi32" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">pi32</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="pi33" instance="io[68]" mode="io">
		<inputs>
			<port name="core_in">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">pad[0].recieve_off_chip[0]-&gt;recieve_off_chip open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="pi33" instance="pad[0]" mode="inpad">
			<inputs>
				<port name="drive_off_chip">open</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">inpad[0].inpad[0]-&gt;inpad</port>
			</outputs>
			<clocks />
			<block name="pi33" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">pi33</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="pi34" instance="io[69]" mode="io">
		<inputs>
			<port name="core_in">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">pad[0].recieve_off_chip[0]-&gt;recieve_off_chip open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="pi34" instance="pad[0]" mode="inpad">
			<inputs>
				<port name="drive_off_chip">open</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">inpad[0].inpad[0]-&gt;inpad</port>
			</outputs>
			<clocks />
			<block name="pi34" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">pi34</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="pi35" instance="io[70]" mode="io">
		<inputs>
			<port name="core_in">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">pad[0].recieve_off_chip[0]-&gt;recieve_off_chip open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="pi35" instance="pad[0]" mode="inpad">
			<inputs>
				<port name="drive_off_chip">open</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">inpad[0].inpad[0]-&gt;inpad</port>
			</outputs>
			<clocks />
			<block name="pi35" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">pi35</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="pi36" instance="io[71]" mode="io">
		<inputs>
			<port name="core_in">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">pad[0].recieve_off_chip[0]-&gt;recieve_off_chip open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="pi36" instance="pad[0]" mode="inpad">
			<inputs>
				<port name="drive_off_chip">open</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">inpad[0].inpad[0]-&gt;inpad</port>
			</outputs>
			<clocks />
			<block name="pi36" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">pi36</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="pi37" instance="io[72]" mode="io">
		<inputs>
			<port name="core_in">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">pad[0].recieve_off_chip[0]-&gt;recieve_off_chip open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="pi37" instance="pad[0]" mode="inpad">
			<inputs>
				<port name="drive_off_chip">open</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">inpad[0].inpad[0]-&gt;inpad</port>
			</outputs>
			<clocks />
			<block name="pi37" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">pi37</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="pi38" instance="io[73]" mode="io">
		<inputs>
			<port name="core_in">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">pad[0].recieve_off_chip[0]-&gt;recieve_off_chip open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="pi38" instance="pad[0]" mode="inpad">
			<inputs>
				<port name="drive_off_chip">open</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">inpad[0].inpad[0]-&gt;inpad</port>
			</outputs>
			<clocks />
			<block name="pi38" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">pi38</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="pi39" instance="io[74]" mode="io">
		<inputs>
			<port name="core_in">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">pad[0].recieve_off_chip[0]-&gt;recieve_off_chip open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="pi39" instance="pad[0]" mode="inpad">
			<inputs>
				<port name="drive_off_chip">open</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">inpad[0].inpad[0]-&gt;inpad</port>
			</outputs>
			<clocks />
			<block name="pi39" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">pi39</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="pi40" instance="io[75]" mode="io">
		<inputs>
			<port name="core_in">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">pad[0].recieve_off_chip[0]-&gt;recieve_off_chip open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="pi40" instance="pad[0]" mode="inpad">
			<inputs>
				<port name="drive_off_chip">open</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">inpad[0].inpad[0]-&gt;inpad</port>
			</outputs>
			<clocks />
			<block name="pi40" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">pi40</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="pi41" instance="io[76]" mode="io">
		<inputs>
			<port name="core_in">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">pad[0].recieve_off_chip[0]-&gt;recieve_off_chip open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="pi41" instance="pad[0]" mode="inpad">
			<inputs>
				<port name="drive_off_chip">open</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">inpad[0].inpad[0]-&gt;inpad</port>
			</outputs>
			<clocks />
			<block name="pi41" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">pi41</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="pi42" instance="io[77]" mode="io">
		<inputs>
			<port name="core_in">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">pad[0].recieve_off_chip[0]-&gt;recieve_off_chip open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="pi42" instance="pad[0]" mode="inpad">
			<inputs>
				<port name="drive_off_chip">open</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">inpad[0].inpad[0]-&gt;inpad</port>
			</outputs>
			<clocks />
			<block name="pi42" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">pi42</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="pi43" instance="io[78]" mode="io">
		<inputs>
			<port name="core_in">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">pad[0].recieve_off_chip[0]-&gt;recieve_off_chip open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="pi43" instance="pad[0]" mode="inpad">
			<inputs>
				<port name="drive_off_chip">open</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">inpad[0].inpad[0]-&gt;inpad</port>
			</outputs>
			<clocks />
			<block name="pi43" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">pi43</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="pi44" instance="io[79]" mode="io">
		<inputs>
			<port name="core_in">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">pad[0].recieve_off_chip[0]-&gt;recieve_off_chip open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="pi44" instance="pad[0]" mode="inpad">
			<inputs>
				<port name="drive_off_chip">open</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">inpad[0].inpad[0]-&gt;inpad</port>
			</outputs>
			<clocks />
			<block name="pi44" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">pi44</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="pi45" instance="io[80]" mode="io">
		<inputs>
			<port name="core_in">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">pad[0].recieve_off_chip[0]-&gt;recieve_off_chip open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="pi45" instance="pad[0]" mode="inpad">
			<inputs>
				<port name="drive_off_chip">open</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">inpad[0].inpad[0]-&gt;inpad</port>
			</outputs>
			<clocks />
			<block name="pi45" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">pi45</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="pi46" instance="io[81]" mode="io">
		<inputs>
			<port name="core_in">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">pad[0].recieve_off_chip[0]-&gt;recieve_off_chip open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="pi46" instance="pad[0]" mode="inpad">
			<inputs>
				<port name="drive_off_chip">open</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">inpad[0].inpad[0]-&gt;inpad</port>
			</outputs>
			<clocks />
			<block name="pi46" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">pi46</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="pi47" instance="io[82]" mode="io">
		<inputs>
			<port name="core_in">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">pad[0].recieve_off_chip[0]-&gt;recieve_off_chip open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="pi47" instance="pad[0]" mode="inpad">
			<inputs>
				<port name="drive_off_chip">open</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">inpad[0].inpad[0]-&gt;inpad</port>
			</outputs>
			<clocks />
			<block name="pi47" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">pi47</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="pi48" instance="io[83]" mode="io">
		<inputs>
			<port name="core_in">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">pad[0].recieve_off_chip[0]-&gt;recieve_off_chip open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="pi48" instance="pad[0]" mode="inpad">
			<inputs>
				<port name="drive_off_chip">open</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">inpad[0].inpad[0]-&gt;inpad</port>
			</outputs>
			<clocks />
			<block name="pi48" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">pi48</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="pi49" instance="io[84]" mode="io">
		<inputs>
			<port name="core_in">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">pad[0].recieve_off_chip[0]-&gt;recieve_off_chip open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="pi49" instance="pad[0]" mode="inpad">
			<inputs>
				<port name="drive_off_chip">open</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">inpad[0].inpad[0]-&gt;inpad</port>
			</outputs>
			<clocks />
			<block name="pi49" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">pi49</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
</block>
