<h1 align="center">SKY130 - RTL-Synthesis-Workshop</h1>

## TABLE OF CONTENTS

1. [**Day 1**:  Introduction to Verilog RTL design and Synthesis](https://github.com/drvasanthi/SKY130-RTL-Synthesis-Workshop/blob/main/README.md#1-introduction-to-verilog-rtl-design-and-synthesis)
	1. [SKY130 RTL Introduction to open-source iverilog simulator ](https://github.com/drvasanthi/SKY130-RTL-Synthesis-Workshop#11-SKY130-rtl-introduction-to-open-source-iverilog-simulator)
		1. [iverilog](https://github.com/drvasanthi/RTL-Design-and-Synthesis#i--iverilog)
		2. [GTKWAVE](https://github.com/drvasanthi/RTL-Design-and-Synthesis#ii-gtkwave)
		3. [YOSYS](https://github.com/drvasanthi/RTL-Design-and-Synthesis#iii--yosys)
	2. [SKY130 RTL Introduction to Yosys and Logic Synthesis ](https://github.com/drvasanthi/SKY130-RTL-Synthesis-Workshop#11-SKY130-rtl-introduction-to-open-source-iverilog-simulator)
