lc3-pipeline
============

A six-level pipelined LC3 CPU written in verilog HDL.
