============================================================
   Tang Dynasty, V4.6.14756
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = F:/Anlogic/TD4.6.3/bin/td.exe
   Built at =   17:01:29 Oct 21 2019
   Run by =     Administrator
   Run Date =   Sat Jan 11 16:50:52 2020

   Run on =     PC-20190124GFMB
============================================================
RUN-1002 : start command "open_project Quick_Start.al"
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
RUN-1002 : start command "import_device ef2_4.db -package EF2M45LG48B"
ARC-1001 : Device Initialization.
ARC-1001 : -----------------------------------------------------
ARC-1001 :       OPTION       |        IO         |   SETTING   
ARC-1001 : -----------------------------------------------------
ARC-1001 :      programn      |        P4         |  dedicated  
ARC-1001 :   tdi/tms/tck/tdo  |  P13/P11/P12/P14  |  dedicated  
ARC-1001 : -----------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db Quick_Start_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.6.14756.
RUN-1001 : Database version number 46116.
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 31
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 76, pip num: 441
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 132 valid insts, and 1149 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.033716s wall, 0.920406s user + 0.124801s system = 1.045207s CPU (101.1%)

RUN-1004 : used memory is 236 MB, reserved memory is 201 MB, peak memory is 239 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  30.616508s wall, 3.650423s user + 0.608404s system = 4.258827s CPU (13.9%)

RUN-1004 : used memory is 237 MB, reserved memory is 203 MB, peak memory is 240 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  7.190553s wall, 0.358802s user + 0.109201s system = 0.468003s CPU (6.5%)

RUN-1004 : used memory is 182 MB, reserved memory is 147 MB, peak memory is 240 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  40.055400s wall, 5.382034s user + 0.967206s system = 6.349241s CPU (15.9%)

RUN-1004 : used memory is 146 MB, reserved memory is 112 MB, peak memory is 240 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=2,CLKC0_DIV=20,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=19,CLKC1_CPHASE=39,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=10,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(37)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(37)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(33)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P24;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 66/15 useful/useless nets, 36/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 24 better
SYN-1014 : Optimize round 2
SYN-1032 : 65/1 useful/useless nets, 35/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     5
  #input                2
  #output               1
  #inout                2

Gate Statistics
#Basic gates           29
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  2
  #bufif1               2
  #MX21                 0
  #FADD                 0
  #DFF                 25
  #LATCH                0
#MACRO_ADD              1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |4      |25     |2      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 5 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 70/0 useful/useless nets, 39/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 70/0 useful/useless nets, 39/0 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 1 macro adder
SYN-1032 : 96/0 useful/useless nets, 65/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Mapper mapped 2 instances into 2 LUTs, name keeping = 100%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 95/0 useful/useless nets, 64/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 25 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2 LUT to BLE ...
SYN-4008 : Packed 2 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 25 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (25 nodes)...
SYN-4004 : #1: Packed 2 SEQ (26 nodes)...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 2 single LUT's are left
SYN-4006 : 23 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 25/43 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     5
  #input                2
  #output               1
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    5   out of     31   16.13%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |39    |16    |25    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 31 instances
RUN-1001 : 10 mslices, 10 lslices, 5 pads, 0 brams, 0 dsps
RUN-1001 : There are total 76 nets
RUN-1001 : 70 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 29 instances, 20 slices, 1 macros(7 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 5, tpin num: 174, tnet num: 74, tinst num: 29, tnode num: 229, tedge num: 296.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 19 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 74 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 26 clock pins, and constraint 51 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.005866s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 8714.2
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 4878.1, overlap = 0
PHY-3002 : Step(2): len = 3431.2, overlap = 0
PHY-3002 : Step(3): len = 3068.8, overlap = 0
PHY-3002 : Step(4): len = 2845.9, overlap = 0
PHY-3002 : Step(5): len = 2805.4, overlap = 0
PHY-3002 : Step(6): len = 2664.8, overlap = 0
PHY-3002 : Step(7): len = 2609.4, overlap = 0
PHY-3002 : Step(8): len = 2609.4, overlap = 0
PHY-3002 : Step(9): len = 2567.8, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.001311s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(10): len = 2588.6, overlap = 0
PHY-3002 : Step(11): len = 2588.6, overlap = 0
PHY-3002 : Step(12): len = 2552.1, overlap = 0
PHY-3002 : Step(13): len = 2584.9, overlap = 0
PHY-3002 : Step(14): len = 2634.9, overlap = 0
PHY-3002 : Step(15): len = 2510.8, overlap = 0
PHY-3002 : Step(16): len = 2323.3, overlap = 0
PHY-3002 : Step(17): len = 2258.4, overlap = 0
PHY-3002 : Step(18): len = 2243.2, overlap = 0
PHY-3002 : Step(19): len = 2204, overlap = 0
PHY-3002 : Step(20): len = 2176, overlap = 0
PHY-3002 : Step(21): len = 2142.7, overlap = 0
PHY-3002 : Step(22): len = 2110.1, overlap = 0
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 15.3997
PHY-3002 : Step(23): len = 2121.5, overlap = 0
PHY-3002 : Step(24): len = 2121.7, overlap = 0
PHY-3002 : Step(25): len = 2125.6, overlap = 0
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 30.7994
PHY-3002 : Step(26): len = 2104.2, overlap = 0
PHY-3002 : Step(27): len = 2104.2, overlap = 0
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.21833e-05
PHY-3002 : Step(28): len = 2100.2, overlap = 1.5
PHY-3002 : Step(29): len = 2100.2, overlap = 1.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.43666e-05
PHY-3002 : Step(30): len = 2109.6, overlap = 1.5
PHY-3002 : Step(31): len = 2111.6, overlap = 1.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000123747
PHY-3002 : Step(32): len = 2140.2, overlap = 1.25
PHY-3002 : Step(33): len = 2140.2, overlap = 1.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008704s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000406203
PHY-3002 : Step(34): len = 2259.6, overlap = 0.75
PHY-3002 : Step(35): len = 2270.8, overlap = 1
PHY-3002 : Step(36): len = 2270.8, overlap = 1
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000812405
PHY-3002 : Step(37): len = 2314.8, overlap = 0.5
PHY-3002 : Step(38): len = 2320.1, overlap = 0.5
PHY-3002 : Step(39): len = 2310.1, overlap = 0.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00131375
PHY-3002 : Step(40): len = 2328.8, overlap = 0.5
PHY-3002 : Step(41): len = 2356.8, overlap = 0.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003307s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 2423.2, Over = 0
PHY-3001 : Final: Len = 2423.2, Over = 0
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 4 to 4
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 31 instances
RUN-1001 : 10 mslices, 10 lslices, 5 pads, 0 brams, 0 dsps
RUN-1001 : There are total 76 nets
RUN-1001 : 70 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 2968, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.004909s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End global routing;  0.029650s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (52.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 2104, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.006917s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (225.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 2104, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000008s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 60% nets.
PHY-1001 : Routed 71% nets.
PHY-1001 : Routed 81% nets.
PHY-1002 : len = 5392, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 5392
PHY-1001 : End Routed; 0.156146s wall, 0.156001s user + 0.000000s system = 0.156001s CPU (99.9%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.259174s wall, 2.246414s user + 0.031200s system = 2.277615s CPU (100.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.348183s wall, 2.340015s user + 0.046800s system = 2.386815s CPU (101.6%)

RUN-1004 : used memory is 192 MB, reserved memory is 152 MB, peak memory is 240 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     5
  #input                2
  #output               1
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    5   out of     31   16.13%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 31
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 76, pip num: 442
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 132 valid insts, and 1150 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  34.454895s wall, 2.496016s user + 0.748805s system = 3.244821s CPU (9.4%)

RUN-1004 : used memory is 290 MB, reserved memory is 249 MB, peak memory is 293 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  7.174935s wall, 0.218401s user + 0.093601s system = 0.312002s CPU (4.3%)

RUN-1004 : used memory is 231 MB, reserved memory is 190 MB, peak memory is 293 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  43.803234s wall, 4.102826s user + 0.936006s system = 5.038832s CPU (11.5%)

RUN-1004 : used memory is 202 MB, reserved memory is 162 MB, peak memory is 293 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=2,CLKC0_DIV=20,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=19,CLKC1_CPHASE=39,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=10,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(37)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(37)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(33)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P24;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 66/15 useful/useless nets, 36/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 24 better
SYN-1014 : Optimize round 2
SYN-1032 : 65/1 useful/useless nets, 35/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     5
  #input                2
  #output               1
  #inout                2

Gate Statistics
#Basic gates           29
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  2
  #bufif1               2
  #MX21                 0
  #FADD                 0
  #DFF                 25
  #LATCH                0
#MACRO_ADD              1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |4      |25     |2      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 5 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 70/0 useful/useless nets, 39/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 70/0 useful/useless nets, 39/0 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 1 macro adder
SYN-1032 : 96/0 useful/useless nets, 65/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.04 sec, map =   0.00 sec
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Mapper mapped 2 instances into 2 LUTs, name keeping = 100%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 95/0 useful/useless nets, 64/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 25 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2 LUT to BLE ...
SYN-4008 : Packed 2 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 25 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (25 nodes)...
SYN-4004 : #1: Packed 2 SEQ (26 nodes)...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 2 single LUT's are left
SYN-4006 : 23 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 25/43 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     5
  #input                2
  #output               1
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    5   out of     31   16.13%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |39    |16    |25    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net U_SYS_PLL/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net U_SYS_PLL/clk0_out as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 31 instances
RUN-1001 : 10 mslices, 10 lslices, 5 pads, 0 brams, 0 dsps
RUN-1001 : There are total 76 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 1 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 29 instances, 20 slices, 1 macros(7 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 5, tpin num: 174, tnet num: 74, tinst num: 29, tnode num: 229, tedge num: 296.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 19 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 74 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 26 clock pins, and constraint 51 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.006094s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 8714.2
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(42): len = 4878.1, overlap = 0
PHY-3002 : Step(43): len = 3431.2, overlap = 0
PHY-3002 : Step(44): len = 3068.8, overlap = 0
PHY-3002 : Step(45): len = 2845.9, overlap = 0
PHY-3002 : Step(46): len = 2805.4, overlap = 0
PHY-3002 : Step(47): len = 2664.8, overlap = 0
PHY-3002 : Step(48): len = 2609.4, overlap = 0
PHY-3002 : Step(49): len = 2609.4, overlap = 0
PHY-3002 : Step(50): len = 2567.8, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.001478s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(51): len = 2588.6, overlap = 0
PHY-3002 : Step(52): len = 2588.6, overlap = 0
PHY-3002 : Step(53): len = 2552.1, overlap = 0
PHY-3002 : Step(54): len = 2584.9, overlap = 0
PHY-3002 : Step(55): len = 2634.9, overlap = 0
PHY-3002 : Step(56): len = 2510.8, overlap = 0
PHY-3002 : Step(57): len = 2323.3, overlap = 0
PHY-3002 : Step(58): len = 2258.4, overlap = 0
PHY-3002 : Step(59): len = 2243.2, overlap = 0
PHY-3002 : Step(60): len = 2204, overlap = 0
PHY-3002 : Step(61): len = 2176, overlap = 0
PHY-3002 : Step(62): len = 2142.7, overlap = 0
PHY-3002 : Step(63): len = 2110.1, overlap = 0
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 15.3997
PHY-3002 : Step(64): len = 2121.5, overlap = 0
PHY-3002 : Step(65): len = 2121.7, overlap = 0
PHY-3002 : Step(66): len = 2125.6, overlap = 0
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 30.7994
PHY-3002 : Step(67): len = 2104.2, overlap = 0
PHY-3002 : Step(68): len = 2104.2, overlap = 0
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.21833e-05
PHY-3002 : Step(69): len = 2100.2, overlap = 1.5
PHY-3002 : Step(70): len = 2100.2, overlap = 1.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.43666e-05
PHY-3002 : Step(71): len = 2109.6, overlap = 1.5
PHY-3002 : Step(72): len = 2111.6, overlap = 1.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000123747
PHY-3002 : Step(73): len = 2140.2, overlap = 1.25
PHY-3002 : Step(74): len = 2140.2, overlap = 1.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008382s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (372.2%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000406203
PHY-3002 : Step(75): len = 2259.6, overlap = 0.75
PHY-3002 : Step(76): len = 2270.8, overlap = 1
PHY-3002 : Step(77): len = 2270.8, overlap = 1
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000812405
PHY-3002 : Step(78): len = 2314.8, overlap = 0.5
PHY-3002 : Step(79): len = 2320.1, overlap = 0.5
PHY-3002 : Step(80): len = 2310.1, overlap = 0.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00131375
PHY-3002 : Step(81): len = 2328.8, overlap = 0.5
PHY-3002 : Step(82): len = 2356.8, overlap = 0.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003233s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (482.5%)

PHY-3001 : Legalized: Len = 2423.2, Over = 0
PHY-3001 : Final: Len = 2423.2, Over = 0
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 4 to 4
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 31 instances
RUN-1001 : 10 mslices, 10 lslices, 5 pads, 0 brams, 0 dsps
RUN-1001 : There are total 76 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 1 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 2968, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.004508s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (346.1%)

PHY-1001 : End global routing;  0.024797s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (125.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 2104, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.003027s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 2104, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000009s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 60% nets.
PHY-1001 : Routed 71% nets.
PHY-1001 : Routed 81% nets.
PHY-1002 : len = 5392, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 5392
PHY-1001 : End Routed; 0.165927s wall, 0.171601s user + 0.000000s system = 0.171601s CPU (103.4%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  0.504409s wall, 0.514803s user + 0.046800s system = 0.561604s CPU (111.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     5
  #input                2
  #output               1
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    5   out of     31   16.13%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 31
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 76, pip num: 441
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 132 valid insts, and 1149 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  34.146635s wall, 2.355615s user + 0.499203s system = 2.854818s CPU (8.4%)

RUN-1004 : used memory is 298 MB, reserved memory is 257 MB, peak memory is 300 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  7.235520s wall, 0.483603s user + 0.156001s system = 0.639604s CPU (8.8%)

RUN-1004 : used memory is 241 MB, reserved memory is 200 MB, peak memory is 300 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  43.571437s wall, 4.243227s user + 0.764405s system = 5.007632s CPU (11.5%)

RUN-1004 : used memory is 211 MB, reserved memory is 170 MB, peak memory is 300 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=2,CLKC0_DIV=20,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=19,CLKC1_CPHASE=39,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=10,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(37)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(37)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(33)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P24;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 66/15 useful/useless nets, 36/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 24 better
SYN-1014 : Optimize round 2
SYN-1032 : 65/1 useful/useless nets, 35/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     5
  #input                2
  #output               1
  #inout                2

Gate Statistics
#Basic gates           29
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  2
  #bufif1               2
  #MX21                 0
  #FADD                 0
  #DFF                 25
  #LATCH                0
#MACRO_ADD              1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |4      |25     |2      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 5 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 70/0 useful/useless nets, 39/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 70/0 useful/useless nets, 39/0 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 1 macro adder
SYN-1032 : 96/0 useful/useless nets, 65/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Mapper mapped 2 instances into 2 LUTs, name keeping = 100%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 95/0 useful/useless nets, 64/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 25 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2 LUT to BLE ...
SYN-4008 : Packed 2 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 25 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (25 nodes)...
SYN-4004 : #1: Packed 2 SEQ (26 nodes)...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 2 single LUT's are left
SYN-4006 : 23 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 25/43 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     5
  #input                2
  #output               1
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    5   out of     31   16.13%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |39    |16    |25    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 31 instances
RUN-1001 : 10 mslices, 10 lslices, 5 pads, 0 brams, 0 dsps
RUN-1001 : There are total 76 nets
RUN-1001 : 70 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 29 instances, 20 slices, 1 macros(7 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 5, tpin num: 174, tnet num: 74, tinst num: 29, tnode num: 229, tedge num: 296.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 19 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 74 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 26 clock pins, and constraint 51 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.006258s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (498.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 8714.2
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(83): len = 4878.1, overlap = 0
PHY-3002 : Step(84): len = 3431.2, overlap = 0
PHY-3002 : Step(85): len = 3068.8, overlap = 0
PHY-3002 : Step(86): len = 2845.9, overlap = 0
PHY-3002 : Step(87): len = 2805.4, overlap = 0
PHY-3002 : Step(88): len = 2664.8, overlap = 0
PHY-3002 : Step(89): len = 2609.4, overlap = 0
PHY-3002 : Step(90): len = 2609.4, overlap = 0
PHY-3002 : Step(91): len = 2567.8, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002322s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(92): len = 2588.6, overlap = 0
PHY-3002 : Step(93): len = 2588.6, overlap = 0
PHY-3002 : Step(94): len = 2552.1, overlap = 0
PHY-3002 : Step(95): len = 2584.9, overlap = 0
PHY-3002 : Step(96): len = 2634.9, overlap = 0
PHY-3002 : Step(97): len = 2510.8, overlap = 0
PHY-3002 : Step(98): len = 2323.3, overlap = 0
PHY-3002 : Step(99): len = 2258.4, overlap = 0
PHY-3002 : Step(100): len = 2243.2, overlap = 0
PHY-3002 : Step(101): len = 2204, overlap = 0
PHY-3002 : Step(102): len = 2176, overlap = 0
PHY-3002 : Step(103): len = 2142.7, overlap = 0
PHY-3002 : Step(104): len = 2110.1, overlap = 0
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 15.3997
PHY-3002 : Step(105): len = 2121.5, overlap = 0
PHY-3002 : Step(106): len = 2121.7, overlap = 0
PHY-3002 : Step(107): len = 2125.6, overlap = 0
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 30.7994
PHY-3002 : Step(108): len = 2104.2, overlap = 0
PHY-3002 : Step(109): len = 2104.2, overlap = 0
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.21833e-05
PHY-3002 : Step(110): len = 2100.2, overlap = 1.5
PHY-3002 : Step(111): len = 2100.2, overlap = 1.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.43666e-05
PHY-3002 : Step(112): len = 2109.6, overlap = 1.5
PHY-3002 : Step(113): len = 2111.6, overlap = 1.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000123747
PHY-3002 : Step(114): len = 2140.2, overlap = 1.25
PHY-3002 : Step(115): len = 2140.2, overlap = 1.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009156s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000406203
PHY-3002 : Step(116): len = 2259.6, overlap = 0.75
PHY-3002 : Step(117): len = 2270.8, overlap = 1
PHY-3002 : Step(118): len = 2270.8, overlap = 1
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000812405
PHY-3002 : Step(119): len = 2314.8, overlap = 0.5
PHY-3002 : Step(120): len = 2320.1, overlap = 0.5
PHY-3002 : Step(121): len = 2310.1, overlap = 0.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00131375
PHY-3002 : Step(122): len = 2328.8, overlap = 0.5
PHY-3002 : Step(123): len = 2356.8, overlap = 0.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003477s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 2423.2, Over = 0
PHY-3001 : Final: Len = 2423.2, Over = 0
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 4 to 4
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 31 instances
RUN-1001 : 10 mslices, 10 lslices, 5 pads, 0 brams, 0 dsps
RUN-1001 : There are total 76 nets
RUN-1001 : 70 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 2968, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.003885s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (803.1%)

PHY-1001 : End global routing;  0.022768s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (205.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 2104, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.006299s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (247.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 2104, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000008s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 60% nets.
PHY-1001 : Routed 71% nets.
PHY-1001 : Routed 81% nets.
PHY-1002 : len = 5392, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 5392
PHY-1001 : End Routed; 0.157919s wall, 0.171601s user + 0.000000s system = 0.171601s CPU (108.7%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  0.505553s wall, 0.499203s user + 0.046800s system = 0.546003s CPU (108.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     5
  #input                2
  #output               1
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    5   out of     31   16.13%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 31
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 76, pip num: 442
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 132 valid insts, and 1150 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  34.482739s wall, 2.792418s user + 0.249602s system = 3.042019s CPU (8.8%)

RUN-1004 : used memory is 299 MB, reserved memory is 258 MB, peak memory is 301 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  7.243066s wall, 0.390002s user + 0.156001s system = 0.546003s CPU (7.5%)

RUN-1004 : used memory is 243 MB, reserved memory is 201 MB, peak memory is 301 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  43.913103s wall, 4.570829s user + 0.483603s system = 5.054432s CPU (11.5%)

RUN-1004 : used memory is 215 MB, reserved memory is 174 MB, peak memory is 301 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(37)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(37)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(33)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P24;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 66/15 useful/useless nets, 36/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 24 better
SYN-1014 : Optimize round 2
SYN-1032 : 65/1 useful/useless nets, 35/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     5
  #input                2
  #output               1
  #inout                2

Gate Statistics
#Basic gates           29
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  2
  #bufif1               2
  #MX21                 0
  #FADD                 0
  #DFF                 25
  #LATCH                0
#MACRO_ADD              1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |4      |25     |2      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 5 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 70/0 useful/useless nets, 39/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 70/0 useful/useless nets, 39/0 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 1 macro adder
SYN-1032 : 96/0 useful/useless nets, 65/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Mapper mapped 2 instances into 2 LUTs, name keeping = 100%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 95/0 useful/useless nets, 64/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 25 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2 LUT to BLE ...
SYN-4008 : Packed 2 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 25 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (25 nodes)...
SYN-4004 : #1: Packed 2 SEQ (26 nodes)...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 2 single LUT's are left
SYN-4006 : 23 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 25/43 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     5
  #input                2
  #output               1
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    5   out of     31   16.13%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |39    |16    |25    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net U_SYS_PLL/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net U_SYS_PLL/clk0_out as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 31 instances
RUN-1001 : 10 mslices, 10 lslices, 5 pads, 0 brams, 0 dsps
RUN-1001 : There are total 76 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 1 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 29 instances, 20 slices, 1 macros(7 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 5, tpin num: 174, tnet num: 74, tinst num: 29, tnode num: 229, tedge num: 296.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 19 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 74 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 26 clock pins, and constraint 51 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.006536s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 8714.2
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(124): len = 4878.1, overlap = 0
PHY-3002 : Step(125): len = 3431.2, overlap = 0
PHY-3002 : Step(126): len = 3068.8, overlap = 0
PHY-3002 : Step(127): len = 2845.9, overlap = 0
PHY-3002 : Step(128): len = 2805.4, overlap = 0
PHY-3002 : Step(129): len = 2664.8, overlap = 0
PHY-3002 : Step(130): len = 2609.4, overlap = 0
PHY-3002 : Step(131): len = 2609.4, overlap = 0
PHY-3002 : Step(132): len = 2567.8, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.001601s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(133): len = 2588.6, overlap = 0
PHY-3002 : Step(134): len = 2588.6, overlap = 0
PHY-3002 : Step(135): len = 2552.1, overlap = 0
PHY-3002 : Step(136): len = 2584.9, overlap = 0
PHY-3002 : Step(137): len = 2634.9, overlap = 0
PHY-3002 : Step(138): len = 2510.8, overlap = 0
PHY-3002 : Step(139): len = 2323.3, overlap = 0
PHY-3002 : Step(140): len = 2258.4, overlap = 0
PHY-3002 : Step(141): len = 2243.2, overlap = 0
PHY-3002 : Step(142): len = 2204, overlap = 0
PHY-3002 : Step(143): len = 2176, overlap = 0
PHY-3002 : Step(144): len = 2142.7, overlap = 0
PHY-3002 : Step(145): len = 2110.1, overlap = 0
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 15.3997
PHY-3002 : Step(146): len = 2121.5, overlap = 0
PHY-3002 : Step(147): len = 2121.7, overlap = 0
PHY-3002 : Step(148): len = 2125.6, overlap = 0
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 30.7994
PHY-3002 : Step(149): len = 2104.2, overlap = 0
PHY-3002 : Step(150): len = 2104.2, overlap = 0
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.21833e-05
PHY-3002 : Step(151): len = 2100.2, overlap = 1.5
PHY-3002 : Step(152): len = 2100.2, overlap = 1.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.43666e-05
PHY-3002 : Step(153): len = 2109.6, overlap = 1.5
PHY-3002 : Step(154): len = 2111.6, overlap = 1.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000123747
PHY-3002 : Step(155): len = 2140.2, overlap = 1.25
PHY-3002 : Step(156): len = 2140.2, overlap = 1.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009251s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (168.6%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000406203
PHY-3002 : Step(157): len = 2259.6, overlap = 0.75
PHY-3002 : Step(158): len = 2270.8, overlap = 1
PHY-3002 : Step(159): len = 2270.8, overlap = 1
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000812405
PHY-3002 : Step(160): len = 2314.8, overlap = 0.5
PHY-3002 : Step(161): len = 2320.1, overlap = 0.5
PHY-3002 : Step(162): len = 2310.1, overlap = 0.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00131375
PHY-3002 : Step(163): len = 2328.8, overlap = 0.5
PHY-3002 : Step(164): len = 2356.8, overlap = 0.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003251s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 2423.2, Over = 0
PHY-3001 : Final: Len = 2423.2, Over = 0
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 4 to 4
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 31 instances
RUN-1001 : 10 mslices, 10 lslices, 5 pads, 0 brams, 0 dsps
RUN-1001 : There are total 76 nets
RUN-1001 : 71 nets have 2 pins
RUN-1001 : 1 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 2968, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.004836s wall, 0.000000s user + 0.015600s system = 0.015600s CPU (322.6%)

PHY-1001 : End global routing;  0.024477s wall, 0.000000s user + 0.015600s system = 0.015600s CPU (63.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 2104, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.003205s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 2104, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000010s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 60% nets.
PHY-1001 : Routed 71% nets.
PHY-1001 : Routed 81% nets.
PHY-1002 : len = 5392, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 5392
PHY-1001 : End Routed; 0.155948s wall, 0.171601s user + 0.000000s system = 0.171601s CPU (110.0%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  0.499450s wall, 0.546003s user + 0.015600s system = 0.561604s CPU (112.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     5
  #input                2
  #output               1
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    5   out of     31   16.13%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 31
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 76, pip num: 441
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 132 valid insts, and 1142 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.054256s wall, 1.045207s user + 0.015600s system = 1.060807s CPU (100.6%)

RUN-1004 : used memory is 305 MB, reserved memory is 267 MB, peak memory is 308 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  34.224482s wall, 3.166820s user + 0.686404s system = 3.853225s CPU (11.3%)

RUN-1004 : used memory is 307 MB, reserved memory is 269 MB, peak memory is 309 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  7.239524s wall, 0.405603s user + 0.171601s system = 0.577204s CPU (8.0%)

RUN-1004 : used memory is 251 MB, reserved memory is 212 MB, peak memory is 309 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  43.789677s wall, 5.054432s user + 0.982806s system = 6.037239s CPU (13.8%)

RUN-1004 : used memory is 220 MB, reserved memory is 183 MB, peak memory is 309 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(37)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(37)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(33)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P24;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 66/15 useful/useless nets, 36/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 24 better
SYN-1014 : Optimize round 2
SYN-1032 : 65/1 useful/useless nets, 35/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     5
  #input                2
  #output               1
  #inout                2

Gate Statistics
#Basic gates           29
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  2
  #bufif1               2
  #MX21                 0
  #FADD                 0
  #DFF                 25
  #LATCH                0
#MACRO_ADD              1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |4      |25     |2      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 5 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 70/0 useful/useless nets, 39/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 70/0 useful/useless nets, 39/0 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 1 macro adder
SYN-1032 : 96/0 useful/useless nets, 65/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Mapper mapped 2 instances into 2 LUTs, name keeping = 100%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 95/0 useful/useless nets, 64/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 25 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2 LUT to BLE ...
SYN-4008 : Packed 2 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 25 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (25 nodes)...
SYN-4004 : #1: Packed 2 SEQ (26 nodes)...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 2 single LUT's are left
SYN-4006 : 23 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 25/43 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     5
  #input                2
  #output               1
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    5   out of     31   16.13%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |39    |16    |25    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 31 instances
RUN-1001 : 10 mslices, 10 lslices, 5 pads, 0 brams, 0 dsps
RUN-1001 : There are total 76 nets
RUN-1001 : 70 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 29 instances, 20 slices, 1 macros(7 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 5, tpin num: 174, tnet num: 74, tinst num: 29, tnode num: 229, tedge num: 296.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 19 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 74 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 26 clock pins, and constraint 51 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.006704s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (465.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 8714.2
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(165): len = 4878.1, overlap = 0
PHY-3002 : Step(166): len = 3431.2, overlap = 0
PHY-3002 : Step(167): len = 3068.8, overlap = 0
PHY-3002 : Step(168): len = 2845.9, overlap = 0
PHY-3002 : Step(169): len = 2805.4, overlap = 0
PHY-3002 : Step(170): len = 2664.8, overlap = 0
PHY-3002 : Step(171): len = 2609.4, overlap = 0
PHY-3002 : Step(172): len = 2609.4, overlap = 0
PHY-3002 : Step(173): len = 2567.8, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.001746s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(174): len = 2588.6, overlap = 0
PHY-3002 : Step(175): len = 2588.6, overlap = 0
PHY-3002 : Step(176): len = 2552.1, overlap = 0
PHY-3002 : Step(177): len = 2584.9, overlap = 0
PHY-3002 : Step(178): len = 2634.9, overlap = 0
PHY-3002 : Step(179): len = 2510.8, overlap = 0
PHY-3002 : Step(180): len = 2323.3, overlap = 0
PHY-3002 : Step(181): len = 2258.4, overlap = 0
PHY-3002 : Step(182): len = 2243.2, overlap = 0
PHY-3002 : Step(183): len = 2204, overlap = 0
PHY-3002 : Step(184): len = 2176, overlap = 0
PHY-3002 : Step(185): len = 2142.7, overlap = 0
PHY-3002 : Step(186): len = 2110.1, overlap = 0
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 15.3997
PHY-3002 : Step(187): len = 2121.5, overlap = 0
PHY-3002 : Step(188): len = 2121.7, overlap = 0
PHY-3002 : Step(189): len = 2125.6, overlap = 0
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 30.7994
PHY-3002 : Step(190): len = 2104.2, overlap = 0
PHY-3002 : Step(191): len = 2104.2, overlap = 0
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.21833e-05
PHY-3002 : Step(192): len = 2100.2, overlap = 1.5
PHY-3002 : Step(193): len = 2100.2, overlap = 1.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.43666e-05
PHY-3002 : Step(194): len = 2109.6, overlap = 1.5
PHY-3002 : Step(195): len = 2111.6, overlap = 1.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000123747
PHY-3002 : Step(196): len = 2140.2, overlap = 1.25
PHY-3002 : Step(197): len = 2140.2, overlap = 1.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.024635s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (126.6%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000406203
PHY-3002 : Step(198): len = 2259.6, overlap = 0.75
PHY-3002 : Step(199): len = 2270.8, overlap = 1
PHY-3002 : Step(200): len = 2270.8, overlap = 1
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000812405
PHY-3002 : Step(201): len = 2314.8, overlap = 0.5
PHY-3002 : Step(202): len = 2320.1, overlap = 0.5
PHY-3002 : Step(203): len = 2310.1, overlap = 0.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00131375
PHY-3002 : Step(204): len = 2328.8, overlap = 0.5
PHY-3002 : Step(205): len = 2356.8, overlap = 0.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003905s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 2423.2, Over = 0
PHY-3001 : Final: Len = 2423.2, Over = 0
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 4 to 4
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 31 instances
RUN-1001 : 10 mslices, 10 lslices, 5 pads, 0 brams, 0 dsps
RUN-1001 : There are total 76 nets
RUN-1001 : 70 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 2968, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.003377s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End global routing;  0.024633s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (126.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 2104, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.007387s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (422.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 2104, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000008s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 60% nets.
PHY-1001 : Routed 71% nets.
PHY-1001 : Routed 81% nets.
PHY-1002 : len = 5392, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 5392
PHY-1001 : End Routed; 0.160523s wall, 0.156001s user + 0.015600s system = 0.171601s CPU (106.9%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  0.508759s wall, 0.514803s user + 0.031200s system = 0.546003s CPU (107.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     5
  #input                2
  #output               1
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    5   out of     31   16.13%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 31
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 76, pip num: 442
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 132 valid insts, and 1143 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(37)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(37)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(33)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment sw_led  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P18;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 66/15 useful/useless nets, 36/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 24 better
SYN-1014 : Optimize round 2
SYN-1032 : 65/1 useful/useless nets, 35/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     5
  #input                2
  #output               1
  #inout                2

Gate Statistics
#Basic gates           29
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  2
  #bufif1               2
  #MX21                 0
  #FADD                 0
  #DFF                 25
  #LATCH                0
#MACRO_ADD              1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |4      |25     |2      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 5 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 70/0 useful/useless nets, 39/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 70/0 useful/useless nets, 39/0 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 1 macro adder
SYN-1032 : 96/0 useful/useless nets, 65/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Mapper mapped 2 instances into 2 LUTs, name keeping = 100%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 95/0 useful/useless nets, 64/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 25 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2 LUT to BLE ...
SYN-4008 : Packed 2 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 25 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (25 nodes)...
SYN-4004 : #1: Packed 2 SEQ (26 nodes)...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 2 single LUT's are left
SYN-4006 : 23 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 25/43 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     5
  #input                2
  #output               1
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    5   out of     31   16.13%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |39    |16    |25    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk200 driven by BUFG (0 clock/control pins, 2 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk200 as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 31 instances
RUN-1001 : 10 mslices, 10 lslices, 5 pads, 0 brams, 0 dsps
RUN-1001 : There are total 76 nets
RUN-1001 : 70 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 29 instances, 20 slices, 1 macros(7 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 5, tpin num: 174, tnet num: 74, tinst num: 29, tnode num: 229, tedge num: 296.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 19 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 74 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 26 clock pins, and constraint 51 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.006414s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 8488.2
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(206): len = 4721.3, overlap = 0
PHY-3002 : Step(207): len = 3321.6, overlap = 0
PHY-3002 : Step(208): len = 2971.8, overlap = 0
PHY-3002 : Step(209): len = 2750.4, overlap = 0
PHY-3002 : Step(210): len = 2667.8, overlap = 0
PHY-3002 : Step(211): len = 2572, overlap = 0
PHY-3002 : Step(212): len = 2528.6, overlap = 0
PHY-3002 : Step(213): len = 2550.9, overlap = 0
PHY-3002 : Step(214): len = 2573, overlap = 0
PHY-3002 : Step(215): len = 2593.8, overlap = 0
PHY-3002 : Step(216): len = 2414.4, overlap = 0
PHY-3002 : Step(217): len = 2271, overlap = 0
PHY-3002 : Step(218): len = 2196.8, overlap = 0
PHY-3002 : Step(219): len = 2175.6, overlap = 0
PHY-3002 : Step(220): len = 2110.8, overlap = 0
PHY-3002 : Step(221): len = 2120.5, overlap = 0
PHY-3002 : Step(222): len = 2120.5, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.001502s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(223): len = 2097.8, overlap = 0
PHY-3002 : Step(224): len = 2101.8, overlap = 0
PHY-3002 : Step(225): len = 2102.8, overlap = 0
PHY-3002 : Step(226): len = 2089.6, overlap = 0
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.83691e-05
PHY-3002 : Step(227): len = 2080.4, overlap = 1.75
PHY-3002 : Step(228): len = 2080.4, overlap = 1.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.67382e-05
PHY-3002 : Step(229): len = 2131, overlap = 1.5
PHY-3002 : Step(230): len = 2160.2, overlap = 1.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000153476
PHY-3002 : Step(231): len = 2144.2, overlap = 1.25
PHY-3002 : Step(232): len = 2144.2, overlap = 1.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008869s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994643
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00692234
PHY-3002 : Step(233): len = 2515.7, overlap = 0
PHY-3002 : Step(234): len = 2474.2, overlap = 0.25
PHY-3002 : Step(235): len = 2438.1, overlap = 0.25
PHY-3002 : Step(236): len = 2443.8, overlap = 0.5
PHY-3002 : Step(237): len = 2434.7, overlap = 0.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0138447
PHY-3002 : Step(238): len = 2438.9, overlap = 0.5
PHY-3002 : Step(239): len = 2438.4, overlap = 0.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003727s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 2459.2, Over = 0
PHY-3001 : Final: Len = 2459.2, Over = 0
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 4 to 4
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 31 instances
RUN-1001 : 10 mslices, 10 lslices, 5 pads, 0 brams, 0 dsps
RUN-1001 : There are total 76 nets
RUN-1001 : 70 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 1 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 3000, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.003791s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End global routing;  0.023117s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (202.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1768, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.006946s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 1768, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000009s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 : Routed 81% nets.
PHY-1002 : len = 5360, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 5360
PHY-1001 : End Routed; 0.093885s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (99.7%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk200 will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  0.443434s wall, 0.468003s user + 0.000000s system = 0.468003s CPU (105.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     5
  #input                2
  #output               1
  #inout                2

Utilization Statistics
#lut                   16   out of   4480    0.36%
#reg                   25   out of   4480    0.56%
#le                    39
  #lut only            14   out of     39   35.90%
  #reg only            23   out of     39   58.97%
  #lut&reg              2   out of     39    5.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    5   out of     31   16.13%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 31
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 76, pip num: 459
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 150 valid insts, and 1175 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  34.290715s wall, 2.636417s user + 0.592804s system = 3.229221s CPU (9.4%)

RUN-1004 : used memory is 312 MB, reserved memory is 274 MB, peak memory is 315 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  7.221397s wall, 0.390002s user + 0.109201s system = 0.499203s CPU (6.9%)

RUN-1004 : used memory is 255 MB, reserved memory is 217 MB, peak memory is 315 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  43.716786s wall, 4.336828s user + 0.826805s system = 5.163633s CPU (11.8%)

RUN-1004 : used memory is 225 MB, reserved memory is 187 MB, peak memory is 315 MB
GUI-1001 : Download success!
RUN-1002 : start command "import_db Quick_Start_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.6.14756.
RUN-1001 : Database version number 46116.
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/gpiotest.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 31
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 76, pip num: 459
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 150 valid insts, and 1175 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  34.241078s wall, 3.510022s user + 0.592804s system = 4.102826s CPU (12.0%)

RUN-1004 : used memory is 311 MB, reserved memory is 274 MB, peak memory is 315 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  7.265237s wall, 0.374402s user + 0.202801s system = 0.577204s CPU (7.9%)

RUN-1004 : used memory is 254 MB, reserved memory is 216 MB, peak memory is 315 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  43.810825s wall, 5.335234s user + 0.858005s system = 6.193240s CPU (14.1%)

RUN-1004 : used memory is 225 MB, reserved memory is 189 MB, peak memory is 315 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.034816s wall, 0.967206s user + 0.093601s system = 1.060807s CPU (102.5%)

RUN-1004 : used memory is 309 MB, reserved memory is 271 MB, peak memory is 315 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  33.472064s wall, 2.168414s user + 0.265202s system = 2.433616s CPU (7.3%)

RUN-1004 : used memory is 310 MB, reserved memory is 273 MB, peak memory is 315 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  7.209202s wall, 0.343202s user + 0.109201s system = 0.452403s CPU (6.3%)

RUN-1004 : used memory is 254 MB, reserved memory is 216 MB, peak memory is 315 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  42.984152s wall, 3.915625s user + 0.546003s system = 4.461629s CPU (10.4%)

RUN-1004 : used memory is 226 MB, reserved memory is 188 MB, peak memory is 315 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.011251s wall, 1.014007s user + 0.000000s system = 1.014007s CPU (100.3%)

RUN-1004 : used memory is 309 MB, reserved memory is 272 MB, peak memory is 315 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  34.242457s wall, 2.433616s user + 0.452403s system = 2.886019s CPU (8.4%)

RUN-1004 : used memory is 310 MB, reserved memory is 273 MB, peak memory is 315 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  7.258180s wall, 0.390002s user + 0.171601s system = 0.561604s CPU (7.7%)

RUN-1004 : used memory is 254 MB, reserved memory is 216 MB, peak memory is 315 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  43.779315s wall, 4.290027s user + 0.686404s system = 4.976432s CPU (11.4%)

RUN-1004 : used memory is 225 MB, reserved memory is 187 MB, peak memory is 315 MB
GUI-1001 : Download success!
RUN-1002 : start command "import_db Quick_Start_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.6.14756.
RUN-1001 : Database version number 46116.
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 31
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 76, pip num: 459
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 150 valid insts, and 1175 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  34.376654s wall, 2.667617s user + 0.530403s system = 3.198021s CPU (9.3%)

RUN-1004 : used memory is 311 MB, reserved memory is 274 MB, peak memory is 315 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  7.278231s wall, 0.374402s user + 0.171601s system = 0.546003s CPU (7.5%)

RUN-1004 : used memory is 252 MB, reserved memory is 214 MB, peak memory is 315 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  43.902165s wall, 4.477229s user + 0.764405s system = 5.241634s CPU (11.9%)

RUN-1004 : used memory is 223 MB, reserved memory is 187 MB, peak memory is 315 MB
GUI-1001 : Download success!
RUN-1002 : start command "import_db Quick_Start_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.6.14756.
RUN-1001 : Database version number 46116.
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/gpiotest.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 31
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 76, pip num: 459
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 150 valid insts, and 1175 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  34.297842s wall, 2.667617s user + 0.577204s system = 3.244821s CPU (9.5%)

RUN-1004 : used memory is 310 MB, reserved memory is 273 MB, peak memory is 315 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  7.277592s wall, 0.358802s user + 0.187201s system = 0.546003s CPU (7.5%)

RUN-1004 : used memory is 253 MB, reserved memory is 215 MB, peak memory is 315 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  43.821225s wall, 4.383628s user + 0.873606s system = 5.257234s CPU (12.0%)

RUN-1004 : used memory is 225 MB, reserved memory is 187 MB, peak memory is 315 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  34.015615s wall, 2.293215s user + 0.421203s system = 2.714417s CPU (8.0%)

RUN-1004 : used memory is 309 MB, reserved memory is 272 MB, peak memory is 315 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  7.253841s wall, 0.421203s user + 0.156001s system = 0.577204s CPU (8.0%)

RUN-1004 : used memory is 253 MB, reserved memory is 215 MB, peak memory is 315 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  43.524766s wall, 4.056026s user + 0.702005s system = 4.758031s CPU (10.9%)

RUN-1004 : used memory is 224 MB, reserved memory is 186 MB, peak memory is 315 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.069317s wall, 1.045207s user + 0.031200s system = 1.076407s CPU (100.7%)

RUN-1004 : used memory is 307 MB, reserved memory is 270 MB, peak memory is 315 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  34.086633s wall, 2.886019s user + 0.452403s system = 3.338421s CPU (9.8%)

RUN-1004 : used memory is 309 MB, reserved memory is 272 MB, peak memory is 315 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  7.227101s wall, 0.312002s user + 0.202801s system = 0.514803s CPU (7.1%)

RUN-1004 : used memory is 253 MB, reserved memory is 215 MB, peak memory is 315 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  43.628819s wall, 4.617630s user + 0.780005s system = 5.397635s CPU (12.4%)

RUN-1004 : used memory is 225 MB, reserved memory is 187 MB, peak memory is 315 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  33.882639s wall, 2.683217s user + 0.452403s system = 3.135620s CPU (9.3%)

RUN-1004 : used memory is 310 MB, reserved memory is 273 MB, peak memory is 315 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  7.206853s wall, 0.358802s user + 0.124801s system = 0.483603s CPU (6.7%)

RUN-1004 : used memory is 254 MB, reserved memory is 216 MB, peak memory is 315 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  43.287365s wall, 4.414828s user + 0.608404s system = 5.023232s CPU (11.6%)

RUN-1004 : used memory is 225 MB, reserved memory is 187 MB, peak memory is 315 MB
GUI-1001 : Download success!
RUN-1002 : start command "import_db Quick_Start_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.6.14756.
RUN-1001 : Database version number 46116.
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 31
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 76, pip num: 459
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 150 valid insts, and 1175 bits set as '1'.
BIT-5701 WARNING: Bitgen: please specify valid MCU start RAM (128/256).
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1002 : start command "import_db Quick_Start_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.6.14756.
RUN-1001 : Database version number 46116.
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/gpiotest.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 31
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 76, pip num: 459
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 150 valid insts, and 1175 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.008452s wall, 0.982806s user + 0.015600s system = 0.998406s CPU (99.0%)

RUN-1004 : used memory is 309 MB, reserved memory is 272 MB, peak memory is 315 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  34.448015s wall, 3.338421s user + 0.546003s system = 3.884425s CPU (11.3%)

RUN-1004 : used memory is 311 MB, reserved memory is 274 MB, peak memory is 315 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  7.271737s wall, 0.421203s user + 0.156001s system = 0.577204s CPU (7.9%)

RUN-1004 : used memory is 255 MB, reserved memory is 217 MB, peak memory is 315 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  43.986123s wall, 5.163633s user + 0.733205s system = 5.896838s CPU (13.4%)

RUN-1004 : used memory is 226 MB, reserved memory is 188 MB, peak memory is 315 MB
GUI-1001 : Download success!
RUN-1002 : start command "import_db Quick_Start_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.6.14756.
RUN-1001 : Database version number 46116.
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/gpiotest2.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 31
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 76, pip num: 459
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 150 valid insts, and 1175 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  33.930030s wall, 2.683217s user + 0.421203s system = 3.104420s CPU (9.1%)

RUN-1004 : used memory is 312 MB, reserved memory is 275 MB, peak memory is 315 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  7.161562s wall, 0.343202s user + 0.140401s system = 0.483603s CPU (6.8%)

RUN-1004 : used memory is 256 MB, reserved memory is 218 MB, peak memory is 315 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  43.265776s wall, 4.399228s user + 0.639604s system = 5.038832s CPU (11.6%)

RUN-1004 : used memory is 227 MB, reserved memory is 189 MB, peak memory is 315 MB
GUI-1001 : Download success!
RUN-1002 : start command "import_db Quick_Start_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.6.14756.
RUN-1001 : Database version number 46116.
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 31
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 76, pip num: 459
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 150 valid insts, and 1175 bits set as '1'.
BIT-5701 WARNING: Bitgen: please specify valid MCU start RAM (128/256).
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1002 : start command "import_db Quick_Start_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.6.14756.
RUN-1001 : Database version number 46116.
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 31
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 76, pip num: 459
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 150 valid insts, and 1175 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.046166s wall, 1.014007s user + 0.031200s system = 1.045207s CPU (99.9%)

RUN-1004 : used memory is 312 MB, reserved memory is 274 MB, peak memory is 315 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  33.824630s wall, 2.230814s user + 0.249602s system = 2.480416s CPU (7.3%)

RUN-1004 : used memory is 313 MB, reserved memory is 276 MB, peak memory is 315 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  7.207573s wall, 0.421203s user + 0.046800s system = 0.468003s CPU (6.5%)

RUN-1004 : used memory is 258 MB, reserved memory is 220 MB, peak memory is 315 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  43.316715s wall, 4.056026s user + 0.390002s system = 4.446028s CPU (10.3%)

RUN-1004 : used memory is 228 MB, reserved memory is 191 MB, peak memory is 315 MB
GUI-1001 : Download success!
RUN-1002 : start command "import_db Quick_Start_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.6.14756.
RUN-1001 : Database version number 46116.
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/blink.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 31
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 76, pip num: 459
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 150 valid insts, and 1175 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.031404s wall, 0.920406s user + 0.109201s system = 1.029607s CPU (99.8%)

RUN-1004 : used memory is 312 MB, reserved memory is 275 MB, peak memory is 315 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  33.711448s wall, 0.780005s user + 0.296402s system = 1.076407s CPU (3.2%)

RUN-1004 : used memory is 314 MB, reserved memory is 277 MB, peak memory is 316 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  7.185184s wall, 0.280802s user + 0.093601s system = 0.374402s CPU (5.2%)

RUN-1004 : used memory is 259 MB, reserved memory is 222 MB, peak memory is 316 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  43.159894s wall, 2.386815s user + 0.592804s system = 2.979619s CPU (6.9%)

RUN-1004 : used memory is 229 MB, reserved memory is 191 MB, peak memory is 316 MB
GUI-1001 : Download success!
RUN-1002 : start command "import_db Quick_Start_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.6.14756.
RUN-1001 : Database version number 46116.
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/gpiotest.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 31
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 76, pip num: 459
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 150 valid insts, and 1175 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  34.098777s wall, 2.059213s user + 0.390002s system = 2.449216s CPU (7.2%)

RUN-1004 : used memory is 315 MB, reserved memory is 278 MB, peak memory is 317 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  7.262275s wall, 0.249602s user + 0.156001s system = 0.405603s CPU (5.6%)

RUN-1004 : used memory is 260 MB, reserved memory is 222 MB, peak memory is 317 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  43.583477s wall, 3.697224s user + 0.592804s system = 4.290027s CPU (9.8%)

RUN-1004 : used memory is 230 MB, reserved memory is 192 MB, peak memory is 317 MB
GUI-1001 : Download success!
RUN-1002 : start command "import_db Quick_Start_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.6.14756.
RUN-1001 : Database version number 46116.
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 31
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 76, pip num: 459
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 150 valid insts, and 1175 bits set as '1'.
BIT-5701 WARNING: Bitgen: please specify valid MCU start RAM (128/256).
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1002 : start command "import_db Quick_Start_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.6.14756.
RUN-1001 : Database version number 46116.
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/gpiotest.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 31
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 76, pip num: 459
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 150 valid insts, and 1175 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  34.354618s wall, 3.120020s user + 0.624004s system = 3.744024s CPU (10.9%)

RUN-1004 : used memory is 317 MB, reserved memory is 280 MB, peak memory is 319 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  7.201955s wall, 0.312002s user + 0.109201s system = 0.421203s CPU (5.8%)

RUN-1004 : used memory is 261 MB, reserved memory is 223 MB, peak memory is 319 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  43.797422s wall, 4.851631s user + 0.826805s system = 5.678436s CPU (13.0%)

RUN-1004 : used memory is 232 MB, reserved memory is 193 MB, peak memory is 319 MB
GUI-1001 : Download success!
RUN-1002 : start command "import_db Quick_Start_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.6.14756.
RUN-1001 : Database version number 46116.
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 31
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 76, pip num: 459
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 150 valid insts, and 1175 bits set as '1'.
BIT-5701 WARNING: Bitgen: please specify valid MCU start RAM (128/256).
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1002 : start command "import_db Quick_Start_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.6.14756.
RUN-1001 : Database version number 46116.
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/gpiotest.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 31
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 76, pip num: 459
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 150 valid insts, and 1175 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.075696s wall, 1.045207s user + 0.031200s system = 1.076407s CPU (100.1%)

RUN-1004 : used memory is 316 MB, reserved memory is 279 MB, peak memory is 319 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  34.182830s wall, 1.716011s user + 0.296402s system = 2.012413s CPU (5.9%)

RUN-1004 : used memory is 318 MB, reserved memory is 281 MB, peak memory is 321 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  7.271998s wall, 0.390002s user + 0.062400s system = 0.452403s CPU (6.2%)

RUN-1004 : used memory is 262 MB, reserved memory is 224 MB, peak memory is 321 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  43.848694s wall, 3.556823s user + 0.468003s system = 4.024826s CPU (9.2%)

RUN-1004 : used memory is 232 MB, reserved memory is 195 MB, peak memory is 321 MB
GUI-1001 : Download success!
RUN-1002 : start command "import_db Quick_Start_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.6.14756.
RUN-1001 : Database version number 46116.
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 31
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 76, pip num: 459
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 150 valid insts, and 1175 bits set as '1'.
BIT-5701 WARNING: Bitgen: please specify valid MCU start RAM (128/256).
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1002 : start command "import_db Quick_Start_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.6.14756.
RUN-1001 : Database version number 46116.
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/gpiotest.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 31
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 76, pip num: 459
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 150 valid insts, and 1175 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.041270s wall, 1.029607s user + 0.015600s system = 1.045207s CPU (100.4%)

RUN-1004 : used memory is 319 MB, reserved memory is 282 MB, peak memory is 322 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  34.203230s wall, 2.776818s user + 0.358802s system = 3.135620s CPU (9.2%)

RUN-1004 : used memory is 321 MB, reserved memory is 283 MB, peak memory is 323 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  7.245764s wall, 0.358802s user + 0.124801s system = 0.483603s CPU (6.7%)

RUN-1004 : used memory is 264 MB, reserved memory is 226 MB, peak memory is 323 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  43.734376s wall, 4.648830s user + 0.592804s system = 5.241634s CPU (12.0%)

RUN-1004 : used memory is 234 MB, reserved memory is 196 MB, peak memory is 323 MB
GUI-1001 : Download success!
RUN-1002 : start command "import_db Quick_Start_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.6.14756.
RUN-1001 : Database version number 46116.
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 31
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 76, pip num: 459
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 150 valid insts, and 1175 bits set as '1'.
BIT-5701 WARNING: Bitgen: please specify valid MCU start RAM (128/256).
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1002 : start command "import_db Quick_Start_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.6.14756.
RUN-1001 : Database version number 46116.
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/gpiotest.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 31
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 76, pip num: 459
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 150 valid insts, and 1175 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  33.836847s wall, 2.090413s user + 0.374402s system = 2.464816s CPU (7.3%)

RUN-1004 : used memory is 321 MB, reserved memory is 284 MB, peak memory is 323 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  7.197853s wall, 0.390002s user + 0.078001s system = 0.468003s CPU (6.5%)

RUN-1004 : used memory is 265 MB, reserved memory is 227 MB, peak memory is 323 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  43.254366s wall, 3.822024s user + 0.530403s system = 4.352428s CPU (10.1%)

RUN-1004 : used memory is 235 MB, reserved memory is 196 MB, peak memory is 323 MB
GUI-1001 : Download success!
RUN-1002 : start command "import_db Quick_Start_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.6.14756.
RUN-1001 : Database version number 46116.
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/blink.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 31
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 76, pip num: 459
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 150 valid insts, and 1175 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.028121s wall, 0.967206s user + 0.062400s system = 1.029607s CPU (100.1%)

RUN-1004 : used memory is 320 MB, reserved memory is 283 MB, peak memory is 323 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  33.953285s wall, 2.324415s user + 0.374402s system = 2.698817s CPU (7.9%)

RUN-1004 : used memory is 322 MB, reserved memory is 285 MB, peak memory is 324 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  7.233195s wall, 0.358802s user + 0.109201s system = 0.468003s CPU (6.5%)

RUN-1004 : used memory is 266 MB, reserved memory is 228 MB, peak memory is 324 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  43.460191s wall, 4.024826s user + 0.717605s system = 4.742430s CPU (10.9%)

RUN-1004 : used memory is 236 MB, reserved memory is 197 MB, peak memory is 324 MB
GUI-1001 : Download success!
RUN-1002 : start command "import_db Quick_Start_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.6.14756.
RUN-1001 : Database version number 46116.
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 31
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 76, pip num: 459
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 150 valid insts, and 1175 bits set as '1'.
BIT-5701 WARNING: Bitgen: please specify valid MCU start RAM (128/256).
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1002 : start command "import_db Quick_Start_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.6.14756.
RUN-1001 : Database version number 46116.
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/blink.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 31
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 76, pip num: 459
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 150 valid insts, and 1175 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  33.765293s wall, 2.168414s user + 0.436803s system = 2.605217s CPU (7.7%)

RUN-1004 : used memory is 322 MB, reserved memory is 285 MB, peak memory is 325 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  7.183706s wall, 0.421203s user + 0.140401s system = 0.561604s CPU (7.8%)

RUN-1004 : used memory is 266 MB, reserved memory is 229 MB, peak memory is 325 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  43.203741s wall, 3.900025s user + 0.717605s system = 4.617630s CPU (10.7%)

RUN-1004 : used memory is 236 MB, reserved memory is 199 MB, peak memory is 325 MB
GUI-1001 : Download success!
RUN-1002 : start command "import_db Quick_Start_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.6.14756.
RUN-1001 : Database version number 46116.
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 31
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 76, pip num: 459
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 150 valid insts, and 1175 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  34.189068s wall, 3.291621s user + 0.468003s system = 3.759624s CPU (11.0%)

RUN-1004 : used memory is 325 MB, reserved memory is 288 MB, peak memory is 327 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  7.212139s wall, 0.312002s user + 0.140401s system = 0.452403s CPU (6.3%)

RUN-1004 : used memory is 268 MB, reserved memory is 231 MB, peak memory is 327 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  43.584521s wall, 4.992032s user + 0.702005s system = 5.694037s CPU (13.1%)

RUN-1004 : used memory is 238 MB, reserved memory is 201 MB, peak memory is 327 MB
GUI-1001 : Download success!
RUN-1002 : start command "import_db Quick_Start_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.6.14756.
RUN-1001 : Database version number 46116.
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 31
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 76, pip num: 459
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 150 valid insts, and 1175 bits set as '1'.
BIT-5701 WARNING: Bitgen: please specify valid MCU start RAM (128/256).
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1002 : start command "import_db Quick_Start_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.6.14756.
RUN-1001 : Database version number 46116.
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 31
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 76, pip num: 459
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 150 valid insts, and 1175 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  34.675327s wall, 3.322821s user + 0.655204s system = 3.978026s CPU (11.5%)

RUN-1004 : used memory is 326 MB, reserved memory is 288 MB, peak memory is 328 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  7.224742s wall, 0.468003s user + 0.156001s system = 0.624004s CPU (8.6%)

RUN-1004 : used memory is 270 MB, reserved memory is 232 MB, peak memory is 328 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  44.180602s wall, 5.163633s user + 0.904806s system = 6.068439s CPU (13.7%)

RUN-1004 : used memory is 239 MB, reserved memory is 201 MB, peak memory is 328 MB
GUI-1001 : Download success!
RUN-1002 : start command "import_db Quick_Start_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.6.14756.
RUN-1001 : Database version number 46116.
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 31
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 76, pip num: 459
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 150 valid insts, and 1175 bits set as '1'.
BIT-5701 WARNING: Bitgen: please specify valid MCU start RAM (128/256).
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1002 : start command "import_db Quick_Start_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.6.14756.
RUN-1001 : Database version number 46116.
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 31
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 76, pip num: 459
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 150 valid insts, and 1175 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.017672s wall, 0.982806s user + 0.031200s system = 1.014007s CPU (99.6%)

RUN-1004 : used memory is 325 MB, reserved memory is 288 MB, peak memory is 328 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  34.574523s wall, 2.964019s user + 0.608404s system = 3.572423s CPU (10.3%)

RUN-1004 : used memory is 327 MB, reserved memory is 289 MB, peak memory is 329 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  7.256079s wall, 0.374402s user + 0.171601s system = 0.546003s CPU (7.5%)

RUN-1004 : used memory is 270 MB, reserved memory is 233 MB, peak memory is 329 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  44.102448s wall, 4.820431s user + 0.936006s system = 5.756437s CPU (13.1%)

RUN-1004 : used memory is 239 MB, reserved memory is 201 MB, peak memory is 329 MB
GUI-1001 : Download success!
RUN-1002 : start command "import_db Quick_Start_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.6.14756.
RUN-1001 : Database version number 46116.
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 31
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 76, pip num: 459
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 150 valid insts, and 1175 bits set as '1'.
BIT-5701 WARNING: Bitgen: please specify valid MCU start RAM (128/256).
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1002 : start command "import_db Quick_Start_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.6.14756.
RUN-1001 : Database version number 46116.
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 31
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 76, pip num: 459
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 150 valid insts, and 1175 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.056502s wall, 0.998406s user + 0.046800s system = 1.045207s CPU (98.9%)

RUN-1004 : used memory is 326 MB, reserved memory is 289 MB, peak memory is 329 MB
RUN-1002 : start command "program_spief -cable 0 -spd 9"
RUN-1003 : finish command "program_spief -cable 0 -spd 9" in  34.419451s wall, 2.854818s user + 0.702005s system = 3.556823s CPU (10.3%)

RUN-1004 : used memory is 328 MB, reserved memory is 290 MB, peak memory is 330 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  7.235380s wall, 0.499203s user + 0.109201s system = 0.608404s CPU (8.4%)

RUN-1004 : used memory is 273 MB, reserved memory is 235 MB, peak memory is 330 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 9 -sec 64 -cable 0" in  44.001684s wall, 4.758031s user + 0.951606s system = 5.709637s CPU (13.0%)

RUN-1004 : used memory is 241 MB, reserved memory is 203 MB, peak memory is 330 MB
GUI-1001 : Download success!
RUN-1002 : start command "import_db Quick_Start_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.6.14756.
RUN-1001 : Database version number 46116.
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 31
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 76, pip num: 459
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 150 valid insts, and 1175 bits set as '1'.
BIT-5701 WARNING: Bitgen: please specify valid MCU start RAM (128/256).
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1002 : start command "import_db Quick_Start_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.6.14756.
RUN-1001 : Database version number 46116.
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 31
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 76, pip num: 459
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 150 valid insts, and 1175 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  34.382693s wall, 2.808018s user + 0.483603s system = 3.291621s CPU (9.6%)

RUN-1004 : used memory is 329 MB, reserved memory is 292 MB, peak memory is 331 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  7.240036s wall, 0.280802s user + 0.202801s system = 0.483603s CPU (6.7%)

RUN-1004 : used memory is 274 MB, reserved memory is 238 MB, peak memory is 331 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  43.837772s wall, 4.446028s user + 0.748805s system = 5.194833s CPU (11.9%)

RUN-1004 : used memory is 264 MB, reserved memory is 227 MB, peak memory is 331 MB
GUI-1001 : Download success!
RUN-1002 : start command "import_db Quick_Start_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.6.14756.
RUN-1001 : Database version number 46116.
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 31
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 76, pip num: 459
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 150 valid insts, and 1175 bits set as '1'.
BIT-5701 WARNING: Bitgen: please specify valid MCU start RAM (128/256).
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1002 : start command "import_db Quick_Start_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.6.14756.
RUN-1001 : Database version number 46116.
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink_led/Blink/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 31
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 76, pip num: 459
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 150 valid insts, and 1175 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  33.490836s wall, 2.152814s user + 0.280802s system = 2.433616s CPU (7.3%)

RUN-1004 : used memory is 331 MB, reserved memory is 293 MB, peak memory is 333 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  7.202584s wall, 0.265202s user + 0.078001s system = 0.343202s CPU (4.8%)

RUN-1004 : used memory is 275 MB, reserved memory is 237 MB, peak memory is 333 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  43.062957s wall, 3.853225s user + 0.483603s system = 4.336828s CPU (10.1%)

RUN-1004 : used memory is 264 MB, reserved memory is 227 MB, peak memory is 333 MB
GUI-1001 : Download success!
