{
  "Top": "top_kernel",
  "RtlTop": "top_kernel",
  "RtlPrefix": "",
  "RtlSubPrefix": "top_kernel_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu3eg",
    "Package": "-sbva484",
    "Speed": "-1-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "A_DRAM": {
      "index": "0",
      "direction": "in",
      "srcType": "ap_fixed<24, 10, AP_RND, AP_SAT, 0>*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_A",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "A_DRAM_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "A_DRAM_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "C_DRAM": {
      "index": "1",
      "direction": "out",
      "srcType": "ap_fixed<24, 10, AP_RND, AP_SAT, 0>*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_C",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "C_DRAM_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "C_DRAM_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_unroll -tripcount_threshold=0",
      "config_compile -pipeline_loops=0",
      "config_compile -complex-mul-dsp=0",
      "config_export -flow=impl",
      "config_export -format=ip_catalog"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "top_kernel"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "38213",
    "Latency": "38212"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "top_kernel",
    "Version": "1.0",
    "DisplayName": "Top_kernel",
    "Revision": "2114463786",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_top_kernel_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/top.cpp"],
    "TestBench": ["..\/..\/host.cpp"],
    "Vhdl": [
      "impl\/vhdl\/top_kernel_A_1_46_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/top_kernel_A_1_47_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/top_kernel_A_1_48_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/top_kernel_A_1_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/top_kernel_A_buf_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/top_kernel_A_local_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/top_kernel_A_m_axi.vhd",
      "impl\/vhdl\/top_kernel_C_1_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/top_kernel_C_m_axi.vhd",
      "impl\/vhdl\/top_kernel_col_sums_8_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/top_kernel_col_sums_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/top_kernel_control_s_axi.vhd",
      "impl\/vhdl\/top_kernel_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/top_kernel_mul_17s_24s_41_1_1.vhd",
      "impl\/vhdl\/top_kernel_mul_24s_17s_41_1_1.vhd",
      "impl\/vhdl\/top_kernel_sdiv_38ns_24s_38_42_1.vhd",
      "impl\/vhdl\/top_kernel_sdiv_38ns_24s_38_42_seq_1.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_9_2_24_1_1.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_9_4_24_1_1.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_17_3_24_1_1.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_17_4_24_1_1.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_33_4_24_1_1.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_129_6_24_1_1.vhd",
      "impl\/vhdl\/top_kernel_tmp_RAM_1WNR_AUTO_1R1W.vhd",
      "impl\/vhdl\/top_kernel_tmp_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Outline_VITIS_LOOP_117_4.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Outline_VITIS_LOOP_118_4.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_32_4.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_33_4.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_34_4.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_42_5.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_43_5.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_44_5.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_54_7.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_55_7.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_56_7.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_64_8.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_65_8.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_66_8.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_73_9_VITIS_LOOP_74_10.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_96_1.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_97_1.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_99_1.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_100_1.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_103_1.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_104_1.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_105_2_VITIS_LOOP_106_3.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_106_2_VITIS_LOOP_107_3.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_106_3.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_107_4.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_2_VITIS_LOOP_110_3.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_110_2_VITIS_LOOP_111_3.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_114_4.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_116_5.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_119_5.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_121_5.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_121_51.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_121_53.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_121_55.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_122_5.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_122_51.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_123_6.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_125_6.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_127_6.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_129_6.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_129_62.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_129_64.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_129_66.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_130_6.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_130_62.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_132_7_VITIS_LOOP_133_8.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_132_8.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_133_7.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_138_7_VITIS_LOOP_139_8.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_139_7_VITIS_LOOP_140_8.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_140_9.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_141_8.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_143_7_VITIS_LOOP_144_8.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_152_10.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_152_103.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_152_104.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_152_105.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_152_107.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_152_108.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_152_109.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_156_10.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_156_103.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_160_11_VITIS_LOOP_161_12.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_164_11_VITIS_LOOP_165_12.vhd",
      "impl\/vhdl\/top_kernel.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/top_kernel_A_1_46_RAM_AUTO_1R1W.v",
      "impl\/verilog\/top_kernel_A_1_47_RAM_AUTO_1R1W.v",
      "impl\/verilog\/top_kernel_A_1_48_RAM_AUTO_1R1W.v",
      "impl\/verilog\/top_kernel_A_1_RAM_AUTO_1R1W.v",
      "impl\/verilog\/top_kernel_A_buf_RAM_AUTO_1R1W.v",
      "impl\/verilog\/top_kernel_A_local_RAM_AUTO_1R1W.v",
      "impl\/verilog\/top_kernel_A_m_axi.v",
      "impl\/verilog\/top_kernel_C_1_RAM_AUTO_1R1W.v",
      "impl\/verilog\/top_kernel_C_m_axi.v",
      "impl\/verilog\/top_kernel_col_sums_8_RAM_AUTO_1R1W.v",
      "impl\/verilog\/top_kernel_col_sums_RAM_AUTO_1R1W.v",
      "impl\/verilog\/top_kernel_control_s_axi.v",
      "impl\/verilog\/top_kernel_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/top_kernel_mul_17s_24s_41_1_1.v",
      "impl\/verilog\/top_kernel_mul_24s_17s_41_1_1.v",
      "impl\/verilog\/top_kernel_power.xpe",
      "impl\/verilog\/top_kernel_sdiv_38ns_24s_38_42_1.v",
      "impl\/verilog\/top_kernel_sdiv_38ns_24s_38_42_seq_1.v",
      "impl\/verilog\/top_kernel_sparsemux_9_2_24_1_1.v",
      "impl\/verilog\/top_kernel_sparsemux_9_4_24_1_1.v",
      "impl\/verilog\/top_kernel_sparsemux_17_3_24_1_1.v",
      "impl\/verilog\/top_kernel_sparsemux_17_4_24_1_1.v",
      "impl\/verilog\/top_kernel_sparsemux_33_4_24_1_1.v",
      "impl\/verilog\/top_kernel_sparsemux_129_6_24_1_1.v",
      "impl\/verilog\/top_kernel_tmp_RAM_1WNR_AUTO_1R1W.dat",
      "impl\/verilog\/top_kernel_tmp_RAM_1WNR_AUTO_1R1W.v",
      "impl\/verilog\/top_kernel_tmp_RAM_AUTO_1R1W.v",
      "impl\/verilog\/top_kernel_top_kernel_Outline_VITIS_LOOP_117_4.v",
      "impl\/verilog\/top_kernel_top_kernel_Outline_VITIS_LOOP_118_4.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_32_4.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_33_4.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_34_4.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_42_5.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_43_5.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_44_5.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_54_7.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_55_7.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_56_7.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_64_8.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_65_8.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_66_8.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_73_9_VITIS_LOOP_74_10.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_96_1.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_97_1.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_99_1.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_100_1.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_103_1.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_104_1.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_105_2_VITIS_LOOP_106_3.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_106_2_VITIS_LOOP_107_3.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_106_3.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_107_4.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_2_VITIS_LOOP_110_3.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_110_2_VITIS_LOOP_111_3.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_114_4.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_116_5.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_119_5.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_121_5.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_121_51.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_121_53.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_121_55.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_122_5.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_122_51.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_123_6.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_125_6.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_127_6.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_129_6.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_129_62.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_129_64.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_129_66.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_130_6.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_130_62.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_132_7_VITIS_LOOP_133_8.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_132_8.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_133_7.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_138_7_VITIS_LOOP_139_8.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_139_7_VITIS_LOOP_140_8.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_140_9.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_141_8.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_143_7_VITIS_LOOP_144_8.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_152_10.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_152_103.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_152_104.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_152_105.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_152_107.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_152_108.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_152_109.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_156_10.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_156_103.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_160_11_VITIS_LOOP_161_12.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_164_11_VITIS_LOOP_165_12.v",
      "impl\/verilog\/top_kernel.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/top_kernel_v1_0\/data\/top_kernel.mdd",
      "impl\/misc\/drivers\/top_kernel_v1_0\/data\/top_kernel.tcl",
      "impl\/misc\/drivers\/top_kernel_v1_0\/data\/top_kernel.yaml",
      "impl\/misc\/drivers\/top_kernel_v1_0\/src\/CMakeLists.txt",
      "impl\/misc\/drivers\/top_kernel_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/top_kernel_v1_0\/src\/xtop_kernel.c",
      "impl\/misc\/drivers\/top_kernel_v1_0\/src\/xtop_kernel.h",
      "impl\/misc\/drivers\/top_kernel_v1_0\/src\/xtop_kernel_hw.h",
      "impl\/misc\/drivers\/top_kernel_v1_0\/src\/xtop_kernel_linux.c",
      "impl\/misc\/drivers\/top_kernel_v1_0\/src\/xtop_kernel_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/top_kernel.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      
    ]
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "6",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "offsetMasterName": "m_axi_C",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "A_DRAM_1",
          "access": "W",
          "description": "Data signal of A_DRAM",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "A_DRAM",
              "access": "W",
              "description": "Bit 31 to 0 of A_DRAM"
            }]
        },
        {
          "offset": "0x14",
          "name": "A_DRAM_2",
          "access": "W",
          "description": "Data signal of A_DRAM",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "A_DRAM",
              "access": "W",
              "description": "Bit 63 to 32 of A_DRAM"
            }]
        },
        {
          "offset": "0x1c",
          "name": "C_DRAM_1",
          "access": "W",
          "description": "Data signal of C_DRAM",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "C_DRAM",
              "access": "W",
              "description": "Bit 31 to 0 of C_DRAM"
            }]
        },
        {
          "offset": "0x20",
          "name": "C_DRAM_2",
          "access": "W",
          "description": "Data signal of C_DRAM",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "C_DRAM",
              "access": "W",
              "description": "Bit 63 to 32 of C_DRAM"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "A_DRAM"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "28",
          "argName": "C_DRAM"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:m_axi_A:m_axi_C",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "m_axi_A": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_A_",
      "paramPrefix": "C_M_AXI_A_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_A_ARADDR",
        "m_axi_A_ARBURST",
        "m_axi_A_ARCACHE",
        "m_axi_A_ARID",
        "m_axi_A_ARLEN",
        "m_axi_A_ARLOCK",
        "m_axi_A_ARPROT",
        "m_axi_A_ARQOS",
        "m_axi_A_ARREADY",
        "m_axi_A_ARREGION",
        "m_axi_A_ARSIZE",
        "m_axi_A_ARUSER",
        "m_axi_A_ARVALID",
        "m_axi_A_AWADDR",
        "m_axi_A_AWBURST",
        "m_axi_A_AWCACHE",
        "m_axi_A_AWID",
        "m_axi_A_AWLEN",
        "m_axi_A_AWLOCK",
        "m_axi_A_AWPROT",
        "m_axi_A_AWQOS",
        "m_axi_A_AWREADY",
        "m_axi_A_AWREGION",
        "m_axi_A_AWSIZE",
        "m_axi_A_AWUSER",
        "m_axi_A_AWVALID",
        "m_axi_A_BID",
        "m_axi_A_BREADY",
        "m_axi_A_BRESP",
        "m_axi_A_BUSER",
        "m_axi_A_BVALID",
        "m_axi_A_RDATA",
        "m_axi_A_RID",
        "m_axi_A_RLAST",
        "m_axi_A_RREADY",
        "m_axi_A_RRESP",
        "m_axi_A_RUSER",
        "m_axi_A_RVALID",
        "m_axi_A_WDATA",
        "m_axi_A_WID",
        "m_axi_A_WLAST",
        "m_axi_A_WREADY",
        "m_axi_A_WSTRB",
        "m_axi_A_WUSER",
        "m_axi_A_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "A_DRAM"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "A_DRAM"
        }
      ]
    },
    "m_axi_C": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_C_",
      "paramPrefix": "C_M_AXI_C_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "WRITE_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_C_ARADDR",
        "m_axi_C_ARBURST",
        "m_axi_C_ARCACHE",
        "m_axi_C_ARID",
        "m_axi_C_ARLEN",
        "m_axi_C_ARLOCK",
        "m_axi_C_ARPROT",
        "m_axi_C_ARQOS",
        "m_axi_C_ARREADY",
        "m_axi_C_ARREGION",
        "m_axi_C_ARSIZE",
        "m_axi_C_ARUSER",
        "m_axi_C_ARVALID",
        "m_axi_C_AWADDR",
        "m_axi_C_AWBURST",
        "m_axi_C_AWCACHE",
        "m_axi_C_AWID",
        "m_axi_C_AWLEN",
        "m_axi_C_AWLOCK",
        "m_axi_C_AWPROT",
        "m_axi_C_AWQOS",
        "m_axi_C_AWREADY",
        "m_axi_C_AWREGION",
        "m_axi_C_AWSIZE",
        "m_axi_C_AWUSER",
        "m_axi_C_AWVALID",
        "m_axi_C_BID",
        "m_axi_C_BREADY",
        "m_axi_C_BRESP",
        "m_axi_C_BUSER",
        "m_axi_C_BVALID",
        "m_axi_C_RDATA",
        "m_axi_C_RID",
        "m_axi_C_RLAST",
        "m_axi_C_RREADY",
        "m_axi_C_RRESP",
        "m_axi_C_RUSER",
        "m_axi_C_RVALID",
        "m_axi_C_WDATA",
        "m_axi_C_WID",
        "m_axi_C_WLAST",
        "m_axi_C_WREADY",
        "m_axi_C_WSTRB",
        "m_axi_C_WUSER",
        "m_axi_C_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "C_DRAM"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "C_DRAM"
        }
      ]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_A_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_A_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_A_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_A_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_A_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_A_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_A_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_A_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_A_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_A_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_A_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_A_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_A_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_A_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_A_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_A_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_A_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_A_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_A_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_A_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_A_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_A_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_A_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_A_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_A_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_A_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_A_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_A_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_A_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_A_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_A_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_A_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_A_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_A_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_A_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_A_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_A_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_A_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_A_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_A_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_A_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_A_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_A_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_A_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_A_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_C_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_C_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_C_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_C_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_C_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_C_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_C_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_C_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_C_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_C_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_C_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_C_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_C_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_C_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_C_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_C_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_C_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_C_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_C_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_C_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_C_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_C_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_C_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_C_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_C_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_C_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_C_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_C_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_C_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_C_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_C_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_C_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_C_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_C_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_C_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_C_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_C_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_C_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_C_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_C_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_C_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_C_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_C_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_C_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_C_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "top_kernel",
      "BindInstances": "A_1_U A_2_U A_3_U A_4_U A_5_U A_6_U A_7_U A_8_U A_9_U A_10_U A_11_U A_12_U A_13_U A_14_U A_15_U A_16_U A_17_U A_18_U A_19_U A_20_U A_21_U A_22_U A_23_U A_24_U A_25_U A_26_U A_27_U A_28_U A_29_U A_30_U A_31_U A_32_U A_33_U A_34_U A_35_U A_36_U A_37_U A_38_U A_39_U A_40_U A_41_U A_42_U A_43_U A_44_U A_45_U A_46_U A_47_U A_48_U A_49_U A_50_U A_51_U A_52_U A_53_U A_54_U A_55_U A_56_U A_57_U A_58_U A_59_U A_60_U A_61_U A_62_U A_63_U A_64_U C_1_U C_2_U C_3_U C_4_U C_5_U C_6_U C_7_U C_8_U C_9_U C_10_U C_11_U C_12_U C_13_U C_14_U C_15_U C_16_U C_17_U C_18_U C_19_U C_20_U C_21_U C_22_U C_23_U C_24_U C_25_U C_26_U C_27_U C_28_U C_29_U C_30_U C_31_U C_32_U C_33_U C_34_U C_35_U C_36_U C_37_U C_38_U C_39_U C_40_U C_41_U C_42_U C_43_U C_44_U C_45_U C_46_U C_47_U C_48_U C_49_U C_50_U C_51_U C_52_U C_53_U C_54_U C_55_U C_56_U C_57_U C_58_U C_59_U C_60_U C_61_U C_62_U C_63_U C_64_U tmp_U tmp_1_U tmp_2_U tmp_3_U tmp_4_U tmp_5_U tmp_6_U tmp_7_U tmp_8_U tmp_9_U tmp_10_U tmp_11_U tmp_12_U tmp_13_U tmp_14_U tmp_15_U tmp_16_U tmp_17_U tmp_18_U tmp_19_U tmp_20_U tmp_21_U tmp_22_U tmp_23_U tmp_24_U tmp_25_U tmp_26_U tmp_27_U tmp_28_U tmp_29_U tmp_30_U tmp_31_U tmp_32_U tmp_33_U tmp_34_U tmp_35_U tmp_36_U tmp_37_U tmp_38_U tmp_39_U tmp_40_U tmp_41_U tmp_42_U tmp_43_U tmp_44_U tmp_45_U tmp_46_U tmp_47_U tmp_48_U tmp_49_U tmp_50_U tmp_51_U tmp_52_U tmp_53_U tmp_54_U tmp_55_U tmp_56_U tmp_57_U tmp_58_U tmp_59_U tmp_60_U tmp_61_U tmp_62_U tmp_63_U col_sums_U col_sums_1_U col_sums_2_U col_sums_3_U col_sums_4_U col_sums_5_U col_sums_6_U col_sums_7_U col_sums_8_U col_sums_9_U col_sums_10_U col_sums_11_U col_sums_12_U col_sums_13_U col_sums_14_U col_sums_15_U sparsemux_9_4_24_1_1_U924 sub_ln150_fu_1889_p2 sub_ln150_1_fu_1909_p2 scale_fu_1929_p3 sparsemux_9_4_24_1_1_U925 sub_ln150_2_fu_1977_p2 sub_ln150_3_fu_1997_p2 scale_1_fu_2017_p3 sparsemux_9_4_24_1_1_U926 sub_ln150_4_fu_2065_p2 sub_ln150_5_fu_2085_p2 scale_2_fu_2105_p3 sparsemux_9_4_24_1_1_U927 sub_ln150_6_fu_2153_p2 sub_ln150_7_fu_2173_p2 scale_3_fu_2193_p3 add_ln148_fu_1819_p2 control_s_axi_U A_m_axi_U C_m_axi_U",
      "Instances": [
        {
          "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_103_1",
          "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_103_1_fu_1199",
          "BindInstances": "icmp_ln103_fu_330_p2 add_ln103_fu_336_p2"
        },
        {
          "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_109_2_VITIS_LOOP_110_3",
          "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_109_2_VITIS_LOOP_110_3_fu_1235",
          "BindInstances": "icmp_ln109_fu_1144_p2 add_ln109_1_fu_1150_p2 add_ln109_fu_1173_p2 icmp_ln110_fu_1179_p2 select_ln109_fu_1185_p3 select_ln109_1_fu_1193_p3 add_ln110_fu_1244_p2"
        },
        {
          "ModuleName": "top_kernel_Outline_VITIS_LOOP_117_4",
          "InstanceName": "grp_top_kernel_Outline_VITIS_LOOP_117_4_fu_1306",
          "BindInstances": "add_ln127_fu_800_p2 xor_ln127_fu_826_p2 and_ln127_fu_832_p2 xor_ln127_1_fu_838_p2 select_ln127_fu_844_p3 denom_1_fu_852_p3 add_ln127_1_fu_868_p2 xor_ln127_2_fu_894_p2 and_ln127_1_fu_900_p2 xor_ln127_3_fu_906_p2 select_ln127_2_fu_912_p3 denom_3_fu_920_p3 add_ln127_2_fu_936_p2 xor_ln127_4_fu_962_p2 and_ln127_2_fu_968_p2 xor_ln127_5_fu_974_p2 select_ln127_4_fu_980_p3 denom_5_fu_988_p3 add_ln127_3_fu_1004_p2 xor_ln127_6_fu_1030_p2 and_ln127_3_fu_1036_p2 xor_ln127_7_fu_1042_p2 select_ln127_6_fu_1048_p3 denom_7_fu_1056_p3 add_ln117_fu_782_p2",
          "Instances": [
            {
              "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_121_5",
              "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_121_5_fu_326",
              "BindInstances": "add_ln124_fu_400_p2 add_ln124_1_fu_405_p2 xor_ln124_fu_427_p2 and_ln124_fu_433_p2 xor_ln124_1_fu_439_p2 select_ln124_fu_445_p3 select_ln124_1_fu_453_p3 add_ln124_2_fu_469_p2 add_ln124_3_fu_475_p2 xor_ln124_2_fu_497_p2 and_ln124_1_fu_503_p2 xor_ln124_3_fu_509_p2 select_ln124_2_fu_515_p3 select_ln124_3_fu_523_p3 add_ln124_4_fu_539_p2 add_ln124_5_fu_545_p2 xor_ln124_4_fu_567_p2 and_ln124_2_fu_573_p2 xor_ln124_5_fu_579_p2 select_ln124_4_fu_585_p3 select_ln124_5_fu_593_p3 add_ln124_6_fu_609_p2 add_ln124_7_fu_615_p2 xor_ln124_6_fu_637_p2 and_ln124_3_fu_643_p2 xor_ln124_7_fu_649_p2 select_ln124_6_fu_655_p3 select_ln124_7_fu_663_p3 add_ln124_8_fu_679_p2 add_ln124_9_fu_685_p2 xor_ln124_8_fu_707_p2 and_ln124_4_fu_713_p2 xor_ln124_9_fu_719_p2 select_ln124_8_fu_725_p3 select_ln124_9_fu_733_p3 add_ln124_10_fu_749_p2 add_ln124_11_fu_755_p2 xor_ln124_10_fu_777_p2 and_ln124_5_fu_783_p2 xor_ln124_11_fu_789_p2 select_ln124_10_fu_795_p3 select_ln124_11_fu_803_p3 add_ln124_12_fu_819_p2 add_ln124_13_fu_825_p2 xor_ln124_12_fu_847_p2 and_ln124_6_fu_853_p2 xor_ln124_13_fu_859_p2 select_ln124_12_fu_865_p3 select_ln124_13_fu_873_p3 add_ln124_14_fu_889_p2 add_ln124_15_fu_895_p2 xor_ln124_14_fu_917_p2 and_ln124_7_fu_923_p2 xor_ln124_15_fu_929_p2 select_ln124_14_fu_935_p3 select_ln124_15_fu_943_p3 add_ln124_16_fu_959_p2 add_ln124_17_fu_965_p2 xor_ln124_16_fu_987_p2 and_ln124_8_fu_993_p2 xor_ln124_17_fu_999_p2 select_ln124_16_fu_1005_p3 select_ln124_17_fu_1013_p3 add_ln124_18_fu_1029_p2 add_ln124_19_fu_1035_p2 xor_ln124_18_fu_1057_p2 and_ln124_9_fu_1063_p2 xor_ln124_19_fu_1069_p2 select_ln124_18_fu_1075_p3 select_ln124_19_fu_1083_p3 add_ln124_20_fu_1099_p2 add_ln124_21_fu_1105_p2 xor_ln124_20_fu_1127_p2 and_ln124_10_fu_1133_p2 xor_ln124_21_fu_1139_p2 select_ln124_20_fu_1145_p3 select_ln124_21_fu_1153_p3 add_ln124_22_fu_1169_p2 add_ln124_23_fu_1175_p2 xor_ln124_22_fu_1197_p2 and_ln124_11_fu_1203_p2 xor_ln124_23_fu_1209_p2 select_ln124_22_fu_1215_p3 select_ln124_23_fu_1223_p3 add_ln124_24_fu_1239_p2 add_ln124_25_fu_1245_p2 xor_ln124_24_fu_1267_p2 and_ln124_12_fu_1273_p2 xor_ln124_25_fu_1279_p2 select_ln124_24_fu_1285_p3 select_ln124_25_fu_1293_p3 add_ln124_26_fu_1309_p2 add_ln124_27_fu_1315_p2 xor_ln124_26_fu_1337_p2 and_ln124_13_fu_1343_p2 xor_ln124_27_fu_1349_p2 select_ln124_26_fu_1355_p3 select_ln124_27_fu_1363_p3 add_ln124_28_fu_1379_p2 add_ln124_29_fu_1385_p2 xor_ln124_28_fu_1407_p2 and_ln124_14_fu_1413_p2 xor_ln124_29_fu_1419_p2 select_ln124_28_fu_1425_p3 select_ln124_29_fu_1433_p3 add_ln124_30_fu_1449_p2 add_ln124_31_fu_1455_p2 xor_ln124_30_fu_1477_p2 and_ln124_15_fu_1483_p2 xor_ln124_31_fu_1489_p2 select_ln124_30_fu_1495_p3 select_ln124_63_fu_1503_p3 add_ln121_fu_379_p2"
            },
            {
              "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_121_51",
              "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_121_51_fu_364",
              "BindInstances": "add_ln124_32_fu_400_p2 add_ln124_33_fu_405_p2 xor_ln124_32_fu_427_p2 and_ln124_16_fu_433_p2 xor_ln124_33_fu_439_p2 select_ln124_32_fu_445_p3 select_ln124_33_fu_453_p3 add_ln124_34_fu_469_p2 add_ln124_35_fu_475_p2 xor_ln124_34_fu_497_p2 and_ln124_17_fu_503_p2 xor_ln124_35_fu_509_p2 select_ln124_34_fu_515_p3 select_ln124_35_fu_523_p3 add_ln124_36_fu_539_p2 add_ln124_37_fu_545_p2 xor_ln124_36_fu_567_p2 and_ln124_18_fu_573_p2 xor_ln124_37_fu_579_p2 select_ln124_36_fu_585_p3 select_ln124_37_fu_593_p3 add_ln124_38_fu_609_p2 add_ln124_39_fu_615_p2 xor_ln124_38_fu_637_p2 and_ln124_19_fu_643_p2 xor_ln124_39_fu_649_p2 select_ln124_38_fu_655_p3 select_ln124_39_fu_663_p3 add_ln124_40_fu_679_p2 add_ln124_41_fu_685_p2 xor_ln124_40_fu_707_p2 and_ln124_20_fu_713_p2 xor_ln124_41_fu_719_p2 select_ln124_40_fu_725_p3 select_ln124_41_fu_733_p3 add_ln124_42_fu_749_p2 add_ln124_43_fu_755_p2 xor_ln124_42_fu_777_p2 and_ln124_21_fu_783_p2 xor_ln124_43_fu_789_p2 select_ln124_42_fu_795_p3 select_ln124_43_fu_803_p3 add_ln124_44_fu_819_p2 add_ln124_45_fu_825_p2 xor_ln124_44_fu_847_p2 and_ln124_22_fu_853_p2 xor_ln124_45_fu_859_p2 select_ln124_44_fu_865_p3 select_ln124_45_fu_873_p3 add_ln124_46_fu_889_p2 add_ln124_47_fu_895_p2 xor_ln124_46_fu_917_p2 and_ln124_23_fu_923_p2 xor_ln124_47_fu_929_p2 select_ln124_46_fu_935_p3 select_ln124_47_fu_943_p3 add_ln124_48_fu_959_p2 add_ln124_49_fu_965_p2 xor_ln124_48_fu_987_p2 and_ln124_24_fu_993_p2 xor_ln124_49_fu_999_p2 select_ln124_48_fu_1005_p3 select_ln124_49_fu_1013_p3 add_ln124_50_fu_1029_p2 add_ln124_51_fu_1035_p2 xor_ln124_50_fu_1057_p2 and_ln124_25_fu_1063_p2 xor_ln124_51_fu_1069_p2 select_ln124_50_fu_1075_p3 select_ln124_51_fu_1083_p3 add_ln124_52_fu_1099_p2 add_ln124_53_fu_1105_p2 xor_ln124_52_fu_1127_p2 and_ln124_26_fu_1133_p2 xor_ln124_53_fu_1139_p2 select_ln124_52_fu_1145_p3 select_ln124_53_fu_1153_p3 add_ln124_54_fu_1169_p2 add_ln124_55_fu_1175_p2 xor_ln124_54_fu_1197_p2 and_ln124_27_fu_1203_p2 xor_ln124_55_fu_1209_p2 select_ln124_54_fu_1215_p3 select_ln124_55_fu_1223_p3 add_ln124_56_fu_1239_p2 add_ln124_57_fu_1245_p2 xor_ln124_56_fu_1267_p2 and_ln124_28_fu_1273_p2 xor_ln124_57_fu_1279_p2 select_ln124_56_fu_1285_p3 select_ln124_57_fu_1293_p3 add_ln124_58_fu_1309_p2 add_ln124_59_fu_1315_p2 xor_ln124_58_fu_1337_p2 and_ln124_29_fu_1343_p2 xor_ln124_59_fu_1349_p2 select_ln124_58_fu_1355_p3 select_ln124_59_fu_1363_p3 add_ln124_60_fu_1379_p2 add_ln124_61_fu_1385_p2 xor_ln124_60_fu_1407_p2 and_ln124_30_fu_1413_p2 xor_ln124_61_fu_1419_p2 select_ln124_60_fu_1425_p3 select_ln124_61_fu_1433_p3 add_ln124_62_fu_1449_p2 add_ln124_fu_1455_p2 xor_ln124_62_fu_1477_p2 and_ln124_fu_1483_p2 xor_ln124_fu_1489_p2 select_ln124_62_fu_1495_p3 select_ln124_fu_1503_p3 add_ln121_fu_379_p2"
            },
            {
              "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_121_53",
              "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_121_53_fu_402",
              "BindInstances": "add_ln124_fu_400_p2 add_ln124_32_fu_405_p2 xor_ln124_fu_427_p2 and_ln124_fu_433_p2 xor_ln124_32_fu_439_p2 select_ln124_fu_445_p3 select_ln124_32_fu_453_p3 add_ln124_33_fu_469_p2 add_ln124_34_fu_475_p2 xor_ln124_33_fu_497_p2 and_ln124_16_fu_503_p2 xor_ln124_34_fu_509_p2 select_ln124_33_fu_515_p3 select_ln124_34_fu_523_p3 add_ln124_35_fu_539_p2 add_ln124_36_fu_545_p2 xor_ln124_35_fu_567_p2 and_ln124_17_fu_573_p2 xor_ln124_36_fu_579_p2 select_ln124_35_fu_585_p3 select_ln124_36_fu_593_p3 add_ln124_37_fu_609_p2 add_ln124_38_fu_615_p2 xor_ln124_37_fu_637_p2 and_ln124_18_fu_643_p2 xor_ln124_38_fu_649_p2 select_ln124_37_fu_655_p3 select_ln124_38_fu_663_p3 add_ln124_39_fu_679_p2 add_ln124_40_fu_685_p2 xor_ln124_39_fu_707_p2 and_ln124_19_fu_713_p2 xor_ln124_40_fu_719_p2 select_ln124_39_fu_725_p3 select_ln124_40_fu_733_p3 add_ln124_41_fu_749_p2 add_ln124_42_fu_755_p2 xor_ln124_41_fu_777_p2 and_ln124_20_fu_783_p2 xor_ln124_42_fu_789_p2 select_ln124_41_fu_795_p3 select_ln124_42_fu_803_p3 add_ln124_43_fu_819_p2 add_ln124_44_fu_825_p2 xor_ln124_43_fu_847_p2 and_ln124_21_fu_853_p2 xor_ln124_44_fu_859_p2 select_ln124_43_fu_865_p3 select_ln124_44_fu_873_p3 add_ln124_45_fu_889_p2 add_ln124_46_fu_895_p2 xor_ln124_45_fu_917_p2 and_ln124_22_fu_923_p2 xor_ln124_46_fu_929_p2 select_ln124_45_fu_935_p3 select_ln124_46_fu_943_p3 add_ln124_47_fu_959_p2 add_ln124_48_fu_965_p2 xor_ln124_47_fu_987_p2 and_ln124_23_fu_993_p2 xor_ln124_48_fu_999_p2 select_ln124_47_fu_1005_p3 select_ln124_48_fu_1013_p3 add_ln124_49_fu_1029_p2 add_ln124_50_fu_1035_p2 xor_ln124_49_fu_1057_p2 and_ln124_24_fu_1063_p2 xor_ln124_50_fu_1069_p2 select_ln124_49_fu_1075_p3 select_ln124_50_fu_1083_p3 add_ln124_51_fu_1099_p2 add_ln124_52_fu_1105_p2 xor_ln124_51_fu_1127_p2 and_ln124_25_fu_1133_p2 xor_ln124_52_fu_1139_p2 select_ln124_51_fu_1145_p3 select_ln124_52_fu_1153_p3 add_ln124_53_fu_1169_p2 add_ln124_54_fu_1175_p2 xor_ln124_53_fu_1197_p2 and_ln124_26_fu_1203_p2 xor_ln124_54_fu_1209_p2 select_ln124_53_fu_1215_p3 select_ln124_54_fu_1223_p3 add_ln124_55_fu_1239_p2 add_ln124_56_fu_1245_p2 xor_ln124_55_fu_1267_p2 and_ln124_27_fu_1273_p2 xor_ln124_56_fu_1279_p2 select_ln124_55_fu_1285_p3 select_ln124_56_fu_1293_p3 add_ln124_57_fu_1309_p2 add_ln124_58_fu_1315_p2 xor_ln124_57_fu_1337_p2 and_ln124_28_fu_1343_p2 xor_ln124_58_fu_1349_p2 select_ln124_57_fu_1355_p3 select_ln124_58_fu_1363_p3 add_ln124_59_fu_1379_p2 add_ln124_60_fu_1385_p2 xor_ln124_59_fu_1407_p2 and_ln124_29_fu_1413_p2 xor_ln124_60_fu_1419_p2 select_ln124_59_fu_1425_p3 select_ln124_60_fu_1433_p3 add_ln124_61_fu_1449_p2 add_ln124_62_fu_1455_p2 xor_ln124_61_fu_1477_p2 and_ln124_30_fu_1483_p2 xor_ln124_62_fu_1489_p2 select_ln124_61_fu_1495_p3 select_ln124_62_fu_1503_p3 add_ln121_fu_379_p2"
            },
            {
              "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_121_55",
              "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_121_55_fu_440",
              "BindInstances": "add_ln124_fu_400_p2 add_ln124_1_fu_405_p2 xor_ln124_fu_427_p2 and_ln124_fu_433_p2 xor_ln124_1_fu_439_p2 select_ln124_fu_445_p3 select_ln124_1_fu_453_p3 add_ln124_2_fu_469_p2 add_ln124_3_fu_475_p2 xor_ln124_2_fu_497_p2 and_ln124_1_fu_503_p2 xor_ln124_3_fu_509_p2 select_ln124_2_fu_515_p3 select_ln124_3_fu_523_p3 add_ln124_4_fu_539_p2 add_ln124_5_fu_545_p2 xor_ln124_4_fu_567_p2 and_ln124_2_fu_573_p2 xor_ln124_5_fu_579_p2 select_ln124_4_fu_585_p3 select_ln124_5_fu_593_p3 add_ln124_6_fu_609_p2 add_ln124_7_fu_615_p2 xor_ln124_6_fu_637_p2 and_ln124_3_fu_643_p2 xor_ln124_7_fu_649_p2 select_ln124_6_fu_655_p3 select_ln124_7_fu_663_p3 add_ln124_8_fu_679_p2 add_ln124_9_fu_685_p2 xor_ln124_8_fu_707_p2 and_ln124_4_fu_713_p2 xor_ln124_9_fu_719_p2 select_ln124_8_fu_725_p3 select_ln124_9_fu_733_p3 add_ln124_10_fu_749_p2 add_ln124_11_fu_755_p2 xor_ln124_10_fu_777_p2 and_ln124_5_fu_783_p2 xor_ln124_11_fu_789_p2 select_ln124_10_fu_795_p3 select_ln124_11_fu_803_p3 add_ln124_12_fu_819_p2 add_ln124_13_fu_825_p2 xor_ln124_12_fu_847_p2 and_ln124_6_fu_853_p2 xor_ln124_13_fu_859_p2 select_ln124_12_fu_865_p3 select_ln124_13_fu_873_p3 add_ln124_14_fu_889_p2 add_ln124_15_fu_895_p2 xor_ln124_14_fu_917_p2 and_ln124_7_fu_923_p2 xor_ln124_15_fu_929_p2 select_ln124_14_fu_935_p3 select_ln124_15_fu_943_p3 add_ln124_16_fu_959_p2 add_ln124_17_fu_965_p2 xor_ln124_16_fu_987_p2 and_ln124_8_fu_993_p2 xor_ln124_17_fu_999_p2 select_ln124_16_fu_1005_p3 select_ln124_17_fu_1013_p3 add_ln124_18_fu_1029_p2 add_ln124_19_fu_1035_p2 xor_ln124_18_fu_1057_p2 and_ln124_9_fu_1063_p2 xor_ln124_19_fu_1069_p2 select_ln124_18_fu_1075_p3 select_ln124_19_fu_1083_p3 add_ln124_20_fu_1099_p2 add_ln124_21_fu_1105_p2 xor_ln124_20_fu_1127_p2 and_ln124_10_fu_1133_p2 xor_ln124_21_fu_1139_p2 select_ln124_20_fu_1145_p3 select_ln124_21_fu_1153_p3 add_ln124_22_fu_1169_p2 add_ln124_23_fu_1175_p2 xor_ln124_22_fu_1197_p2 and_ln124_11_fu_1203_p2 xor_ln124_23_fu_1209_p2 select_ln124_22_fu_1215_p3 select_ln124_23_fu_1223_p3 add_ln124_24_fu_1239_p2 add_ln124_25_fu_1245_p2 xor_ln124_24_fu_1267_p2 and_ln124_12_fu_1273_p2 xor_ln124_25_fu_1279_p2 select_ln124_24_fu_1285_p3 select_ln124_25_fu_1293_p3 add_ln124_26_fu_1309_p2 add_ln124_27_fu_1315_p2 xor_ln124_26_fu_1337_p2 and_ln124_13_fu_1343_p2 xor_ln124_27_fu_1349_p2 select_ln124_26_fu_1355_p3 select_ln124_27_fu_1363_p3 add_ln124_28_fu_1379_p2 add_ln124_29_fu_1385_p2 xor_ln124_28_fu_1407_p2 and_ln124_14_fu_1413_p2 xor_ln124_29_fu_1419_p2 select_ln124_28_fu_1425_p3 select_ln124_29_fu_1433_p3 add_ln124_30_fu_1449_p2 add_ln124_31_fu_1455_p2 xor_ln124_30_fu_1477_p2 and_ln124_15_fu_1483_p2 xor_ln124_31_fu_1489_p2 select_ln124_30_fu_1495_p3 select_ln124_31_fu_1503_p3 add_ln121_fu_379_p2"
            },
            {
              "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_129_6",
              "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_129_6_fu_478",
              "BindInstances": "sdiv_38ns_24s_38_42_1_U101 icmp_ln132_fu_883_p2 icmp_ln132_1_fu_889_p2 or_ln132_fu_895_p2 xor_ln132_fu_901_p2 and_ln132_fu_907_p2 xor_ln132_1_fu_913_p2 or_ln132_1_fu_919_p2 and_ln132_1_fu_925_p2 select_ln132_fu_931_p3 or_ln132_2_fu_939_p2 val_178_fu_945_p3 sdiv_38ns_24s_38_42_1_U102 icmp_ln132_2_fu_984_p2 icmp_ln132_3_fu_990_p2 or_ln132_3_fu_996_p2 xor_ln132_2_fu_1002_p2 and_ln132_2_fu_1008_p2 xor_ln132_3_fu_1014_p2 or_ln132_4_fu_1020_p2 and_ln132_3_fu_1026_p2 select_ln132_2_fu_1032_p3 or_ln132_5_fu_1040_p2 val_196_fu_1046_p3 sdiv_38ns_24s_38_42_1_U103 icmp_ln132_4_fu_1085_p2 icmp_ln132_5_fu_1091_p2 or_ln132_6_fu_1097_p2 xor_ln132_4_fu_1103_p2 and_ln132_4_fu_1109_p2 xor_ln132_5_fu_1115_p2 or_ln132_7_fu_1121_p2 and_ln132_5_fu_1127_p2 select_ln132_4_fu_1133_p3 or_ln132_8_fu_1141_p2 val_198_fu_1147_p3 sdiv_38ns_24s_38_42_1_U104 icmp_ln132_6_fu_1186_p2 icmp_ln132_7_fu_1192_p2 or_ln132_9_fu_1198_p2 xor_ln132_6_fu_1204_p2 and_ln132_6_fu_1210_p2 xor_ln132_7_fu_1216_p2 or_ln132_10_fu_1222_p2 and_ln132_7_fu_1228_p2 select_ln132_6_fu_1234_p3 or_ln132_11_fu_1242_p2 val_200_fu_1248_p3 sdiv_38ns_24s_38_42_1_U105 icmp_ln132_8_fu_1287_p2 icmp_ln132_9_fu_1293_p2 or_ln132_12_fu_1299_p2 xor_ln132_8_fu_1305_p2 and_ln132_8_fu_1311_p2 xor_ln132_9_fu_1317_p2 or_ln132_13_fu_1323_p2 and_ln132_9_fu_1329_p2 select_ln132_8_fu_1335_p3 or_ln132_14_fu_1343_p2 val_202_fu_1349_p3 sdiv_38ns_24s_38_42_1_U106 icmp_ln132_10_fu_1388_p2 icmp_ln132_11_fu_1394_p2 or_ln132_15_fu_1400_p2 xor_ln132_10_fu_1406_p2 and_ln132_10_fu_1412_p2 xor_ln132_11_fu_1418_p2 or_ln132_16_fu_1424_p2 and_ln132_11_fu_1430_p2 select_ln132_10_fu_1436_p3 or_ln132_17_fu_1444_p2 val_204_fu_1450_p3 sdiv_38ns_24s_38_42_1_U107 icmp_ln132_12_fu_1489_p2 icmp_ln132_13_fu_1495_p2 or_ln132_18_fu_1501_p2 xor_ln132_12_fu_1507_p2 and_ln132_12_fu_1513_p2 xor_ln132_13_fu_1519_p2 or_ln132_19_fu_1525_p2 and_ln132_13_fu_1531_p2 select_ln132_12_fu_1537_p3 or_ln132_20_fu_1545_p2 val_206_fu_1551_p3 sdiv_38ns_24s_38_42_1_U108 icmp_ln132_14_fu_1590_p2 icmp_ln132_15_fu_1596_p2 or_ln132_21_fu_1602_p2 xor_ln132_14_fu_1608_p2 and_ln132_14_fu_1614_p2 xor_ln132_15_fu_1620_p2 or_ln132_22_fu_1626_p2 and_ln132_15_fu_1632_p2 select_ln132_14_fu_1638_p3 or_ln132_23_fu_1646_p2 val_208_fu_1652_p3 sdiv_38ns_24s_38_42_1_U109 icmp_ln132_16_fu_1691_p2 icmp_ln132_17_fu_1697_p2 or_ln132_24_fu_1703_p2 xor_ln132_16_fu_1709_p2 and_ln132_16_fu_1715_p2 xor_ln132_17_fu_1721_p2 or_ln132_25_fu_1727_p2 and_ln132_17_fu_1733_p2 select_ln132_16_fu_1739_p3 or_ln132_26_fu_1747_p2 val_210_fu_1753_p3 sdiv_38ns_24s_38_42_1_U110 icmp_ln132_18_fu_1792_p2 icmp_ln132_19_fu_1798_p2 or_ln132_27_fu_1804_p2 xor_ln132_18_fu_1810_p2 and_ln132_18_fu_1816_p2 xor_ln132_19_fu_1822_p2 or_ln132_28_fu_1828_p2 and_ln132_19_fu_1834_p2 select_ln132_18_fu_1840_p3 or_ln132_29_fu_1848_p2 val_212_fu_1854_p3 sdiv_38ns_24s_38_42_1_U111 icmp_ln132_20_fu_1893_p2 icmp_ln132_21_fu_1899_p2 or_ln132_30_fu_1905_p2 xor_ln132_20_fu_1911_p2 and_ln132_20_fu_1917_p2 xor_ln132_21_fu_1923_p2 or_ln132_31_fu_1929_p2 and_ln132_21_fu_1935_p2 select_ln132_20_fu_1941_p3 or_ln132_32_fu_1949_p2 val_214_fu_1955_p3 sdiv_38ns_24s_38_42_1_U112 icmp_ln132_22_fu_1994_p2 icmp_ln132_23_fu_2000_p2 or_ln132_33_fu_2006_p2 xor_ln132_22_fu_2012_p2 and_ln132_22_fu_2018_p2 xor_ln132_23_fu_2024_p2 or_ln132_34_fu_2030_p2 and_ln132_23_fu_2036_p2 select_ln132_22_fu_2042_p3 or_ln132_35_fu_2050_p2 val_216_fu_2056_p3 sdiv_38ns_24s_38_42_1_U113 icmp_ln132_24_fu_2095_p2 icmp_ln132_25_fu_2101_p2 or_ln132_36_fu_2107_p2 xor_ln132_24_fu_2113_p2 and_ln132_24_fu_2119_p2 xor_ln132_25_fu_2125_p2 or_ln132_37_fu_2131_p2 and_ln132_25_fu_2137_p2 select_ln132_24_fu_2143_p3 or_ln132_38_fu_2151_p2 val_218_fu_2157_p3 sdiv_38ns_24s_38_42_1_U114 icmp_ln132_26_fu_2196_p2 icmp_ln132_27_fu_2202_p2 or_ln132_39_fu_2208_p2 xor_ln132_26_fu_2214_p2 and_ln132_26_fu_2220_p2 xor_ln132_27_fu_2226_p2 or_ln132_40_fu_2232_p2 and_ln132_27_fu_2238_p2 select_ln132_26_fu_2244_p3 or_ln132_41_fu_2252_p2 val_220_fu_2258_p3 sdiv_38ns_24s_38_42_1_U115 icmp_ln132_28_fu_2297_p2 icmp_ln132_29_fu_2303_p2 or_ln132_42_fu_2309_p2 xor_ln132_28_fu_2315_p2 and_ln132_28_fu_2321_p2 xor_ln132_29_fu_2327_p2 or_ln132_43_fu_2333_p2 and_ln132_29_fu_2339_p2 select_ln132_28_fu_2345_p3 or_ln132_44_fu_2353_p2 val_222_fu_2359_p3 sdiv_38ns_24s_38_42_1_U116 icmp_ln132_30_fu_2398_p2 icmp_ln132_31_fu_2404_p2 or_ln132_45_fu_2410_p2 xor_ln132_30_fu_2416_p2 and_ln132_30_fu_2422_p2 xor_ln132_31_fu_2428_p2 or_ln132_46_fu_2434_p2 and_ln132_31_fu_2440_p2 select_ln132_30_fu_2446_p3 or_ln132_47_fu_2454_p2 val_194_fu_2460_p3 add_ln129_fu_634_p2"
            },
            {
              "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_129_62",
              "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_129_62_fu_548",
              "BindInstances": "sdiv_38ns_24s_38_42_1_U170 icmp_ln132_32_fu_883_p2 icmp_ln132_33_fu_889_p2 or_ln132_48_fu_895_p2 xor_ln132_32_fu_901_p2 and_ln132_32_fu_907_p2 xor_ln132_33_fu_913_p2 or_ln132_49_fu_919_p2 and_ln132_33_fu_925_p2 select_ln132_32_fu_931_p3 or_ln132_50_fu_939_p2 val_119_fu_945_p3 sdiv_38ns_24s_38_42_1_U171 icmp_ln132_34_fu_984_p2 icmp_ln132_35_fu_990_p2 or_ln132_51_fu_996_p2 xor_ln132_34_fu_1002_p2 and_ln132_34_fu_1008_p2 xor_ln132_35_fu_1014_p2 or_ln132_52_fu_1020_p2 and_ln132_35_fu_1026_p2 select_ln132_34_fu_1032_p3 or_ln132_53_fu_1040_p2 val_151_fu_1046_p3 sdiv_38ns_24s_38_42_1_U172 icmp_ln132_36_fu_1085_p2 icmp_ln132_37_fu_1091_p2 or_ln132_54_fu_1097_p2 xor_ln132_36_fu_1103_p2 and_ln132_36_fu_1109_p2 xor_ln132_37_fu_1115_p2 or_ln132_55_fu_1121_p2 and_ln132_37_fu_1127_p2 select_ln132_36_fu_1133_p3 or_ln132_56_fu_1141_p2 val_153_fu_1147_p3 sdiv_38ns_24s_38_42_1_U173 icmp_ln132_38_fu_1186_p2 icmp_ln132_39_fu_1192_p2 or_ln132_57_fu_1198_p2 xor_ln132_38_fu_1204_p2 and_ln132_38_fu_1210_p2 xor_ln132_39_fu_1216_p2 or_ln132_58_fu_1222_p2 and_ln132_39_fu_1228_p2 select_ln132_38_fu_1234_p3 or_ln132_59_fu_1242_p2 val_155_fu_1248_p3 sdiv_38ns_24s_38_42_1_U174 icmp_ln132_40_fu_1287_p2 icmp_ln132_41_fu_1293_p2 or_ln132_60_fu_1299_p2 xor_ln132_40_fu_1305_p2 and_ln132_40_fu_1311_p2 xor_ln132_41_fu_1317_p2 or_ln132_61_fu_1323_p2 and_ln132_41_fu_1329_p2 select_ln132_40_fu_1335_p3 or_ln132_62_fu_1343_p2 val_157_fu_1349_p3 sdiv_38ns_24s_38_42_1_U175 icmp_ln132_42_fu_1388_p2 icmp_ln132_43_fu_1394_p2 or_ln132_63_fu_1400_p2 xor_ln132_42_fu_1406_p2 and_ln132_42_fu_1412_p2 xor_ln132_43_fu_1418_p2 or_ln132_64_fu_1424_p2 and_ln132_43_fu_1430_p2 select_ln132_42_fu_1436_p3 or_ln132_65_fu_1444_p2 val_159_fu_1450_p3 sdiv_38ns_24s_38_42_1_U176 icmp_ln132_44_fu_1489_p2 icmp_ln132_45_fu_1495_p2 or_ln132_66_fu_1501_p2 xor_ln132_44_fu_1507_p2 and_ln132_44_fu_1513_p2 xor_ln132_45_fu_1519_p2 or_ln132_67_fu_1525_p2 and_ln132_45_fu_1531_p2 select_ln132_44_fu_1537_p3 or_ln132_68_fu_1545_p2 val_161_fu_1551_p3 sdiv_38ns_24s_38_42_1_U177 icmp_ln132_46_fu_1590_p2 icmp_ln132_47_fu_1596_p2 or_ln132_69_fu_1602_p2 xor_ln132_46_fu_1608_p2 and_ln132_46_fu_1614_p2 xor_ln132_47_fu_1620_p2 or_ln132_70_fu_1626_p2 and_ln132_47_fu_1632_p2 select_ln132_46_fu_1638_p3 or_ln132_71_fu_1646_p2 val_163_fu_1652_p3 sdiv_38ns_24s_38_42_1_U178 icmp_ln132_48_fu_1691_p2 icmp_ln132_49_fu_1697_p2 or_ln132_72_fu_1703_p2 xor_ln132_48_fu_1709_p2 and_ln132_48_fu_1715_p2 xor_ln132_49_fu_1721_p2 or_ln132_73_fu_1727_p2 and_ln132_49_fu_1733_p2 select_ln132_48_fu_1739_p3 or_ln132_74_fu_1747_p2 val_165_fu_1753_p3 sdiv_38ns_24s_38_42_1_U179 icmp_ln132_50_fu_1792_p2 icmp_ln132_51_fu_1798_p2 or_ln132_75_fu_1804_p2 xor_ln132_50_fu_1810_p2 and_ln132_50_fu_1816_p2 xor_ln132_51_fu_1822_p2 or_ln132_76_fu_1828_p2 and_ln132_51_fu_1834_p2 select_ln132_50_fu_1840_p3 or_ln132_77_fu_1848_p2 val_167_fu_1854_p3 sdiv_38ns_24s_38_42_1_U180 icmp_ln132_52_fu_1893_p2 icmp_ln132_53_fu_1899_p2 or_ln132_78_fu_1905_p2 xor_ln132_52_fu_1911_p2 and_ln132_52_fu_1917_p2 xor_ln132_53_fu_1923_p2 or_ln132_79_fu_1929_p2 and_ln132_53_fu_1935_p2 select_ln132_52_fu_1941_p3 or_ln132_80_fu_1949_p2 val_169_fu_1955_p3 sdiv_38ns_24s_38_42_1_U181 icmp_ln132_54_fu_1994_p2 icmp_ln132_55_fu_2000_p2 or_ln132_81_fu_2006_p2 xor_ln132_54_fu_2012_p2 and_ln132_54_fu_2018_p2 xor_ln132_55_fu_2024_p2 or_ln132_82_fu_2030_p2 and_ln132_55_fu_2036_p2 select_ln132_54_fu_2042_p3 or_ln132_83_fu_2050_p2 val_171_fu_2056_p3 sdiv_38ns_24s_38_42_1_U182 icmp_ln132_56_fu_2095_p2 icmp_ln132_57_fu_2101_p2 or_ln132_84_fu_2107_p2 xor_ln132_56_fu_2113_p2 and_ln132_56_fu_2119_p2 xor_ln132_57_fu_2125_p2 or_ln132_85_fu_2131_p2 and_ln132_57_fu_2137_p2 select_ln132_56_fu_2143_p3 or_ln132_86_fu_2151_p2 val_173_fu_2157_p3 sdiv_38ns_24s_38_42_1_U183 icmp_ln132_58_fu_2196_p2 icmp_ln132_59_fu_2202_p2 or_ln132_87_fu_2208_p2 xor_ln132_58_fu_2214_p2 and_ln132_58_fu_2220_p2 xor_ln132_59_fu_2226_p2 or_ln132_88_fu_2232_p2 and_ln132_59_fu_2238_p2 select_ln132_58_fu_2244_p3 or_ln132_89_fu_2252_p2 val_175_fu_2258_p3 sdiv_38ns_24s_38_42_1_U184 icmp_ln132_60_fu_2297_p2 icmp_ln132_61_fu_2303_p2 or_ln132_90_fu_2309_p2 xor_ln132_60_fu_2315_p2 and_ln132_60_fu_2321_p2 xor_ln132_61_fu_2327_p2 or_ln132_91_fu_2333_p2 and_ln132_61_fu_2339_p2 select_ln132_60_fu_2345_p3 or_ln132_92_fu_2353_p2 val_177_fu_2359_p3 sdiv_38ns_24s_38_42_1_U185 icmp_ln132_62_fu_2398_p2 icmp_ln132_fu_2404_p2 or_ln132_93_fu_2410_p2 xor_ln132_62_fu_2416_p2 and_ln132_62_fu_2422_p2 xor_ln132_fu_2428_p2 or_ln132_94_fu_2434_p2 and_ln132_fu_2440_p2 select_ln132_62_fu_2446_p3 or_ln132_fu_2454_p2 val_149_fu_2460_p3 add_ln129_fu_634_p2"
            },
            {
              "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_129_64",
              "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_129_64_fu_618",
              "BindInstances": "sdiv_38ns_24s_38_42_1_U238 icmp_ln132_fu_883_p2 icmp_ln132_32_fu_889_p2 or_ln132_fu_895_p2 xor_ln132_fu_901_p2 and_ln132_fu_907_p2 xor_ln132_32_fu_913_p2 or_ln132_48_fu_919_p2 and_ln132_32_fu_925_p2 select_ln132_fu_931_p3 or_ln132_49_fu_939_p2 val_60_fu_945_p3 sdiv_38ns_24s_38_42_1_U239 icmp_ln132_33_fu_984_p2 icmp_ln132_34_fu_990_p2 or_ln132_50_fu_996_p2 xor_ln132_33_fu_1002_p2 and_ln132_33_fu_1008_p2 xor_ln132_34_fu_1014_p2 or_ln132_51_fu_1020_p2 and_ln132_34_fu_1026_p2 select_ln132_33_fu_1032_p3 or_ln132_52_fu_1040_p2 val_92_fu_1046_p3 sdiv_38ns_24s_38_42_1_U240 icmp_ln132_35_fu_1085_p2 icmp_ln132_36_fu_1091_p2 or_ln132_53_fu_1097_p2 xor_ln132_35_fu_1103_p2 and_ln132_35_fu_1109_p2 xor_ln132_36_fu_1115_p2 or_ln132_54_fu_1121_p2 and_ln132_36_fu_1127_p2 select_ln132_35_fu_1133_p3 or_ln132_55_fu_1141_p2 val_94_fu_1147_p3 sdiv_38ns_24s_38_42_1_U241 icmp_ln132_37_fu_1186_p2 icmp_ln132_38_fu_1192_p2 or_ln132_56_fu_1198_p2 xor_ln132_37_fu_1204_p2 and_ln132_37_fu_1210_p2 xor_ln132_38_fu_1216_p2 or_ln132_57_fu_1222_p2 and_ln132_38_fu_1228_p2 select_ln132_37_fu_1234_p3 or_ln132_58_fu_1242_p2 val_96_fu_1248_p3 sdiv_38ns_24s_38_42_1_U242 icmp_ln132_39_fu_1287_p2 icmp_ln132_40_fu_1293_p2 or_ln132_59_fu_1299_p2 xor_ln132_39_fu_1305_p2 and_ln132_39_fu_1311_p2 xor_ln132_40_fu_1317_p2 or_ln132_60_fu_1323_p2 and_ln132_40_fu_1329_p2 select_ln132_39_fu_1335_p3 or_ln132_61_fu_1343_p2 val_98_fu_1349_p3 sdiv_38ns_24s_38_42_1_U243 icmp_ln132_41_fu_1388_p2 icmp_ln132_42_fu_1394_p2 or_ln132_62_fu_1400_p2 xor_ln132_41_fu_1406_p2 and_ln132_41_fu_1412_p2 xor_ln132_42_fu_1418_p2 or_ln132_63_fu_1424_p2 and_ln132_42_fu_1430_p2 select_ln132_41_fu_1436_p3 or_ln132_64_fu_1444_p2 val_100_fu_1450_p3 sdiv_38ns_24s_38_42_1_U244 icmp_ln132_43_fu_1489_p2 icmp_ln132_44_fu_1495_p2 or_ln132_65_fu_1501_p2 xor_ln132_43_fu_1507_p2 and_ln132_43_fu_1513_p2 xor_ln132_44_fu_1519_p2 or_ln132_66_fu_1525_p2 and_ln132_44_fu_1531_p2 select_ln132_43_fu_1537_p3 or_ln132_67_fu_1545_p2 val_102_fu_1551_p3 sdiv_38ns_24s_38_42_1_U245 icmp_ln132_45_fu_1590_p2 icmp_ln132_46_fu_1596_p2 or_ln132_68_fu_1602_p2 xor_ln132_45_fu_1608_p2 and_ln132_45_fu_1614_p2 xor_ln132_46_fu_1620_p2 or_ln132_69_fu_1626_p2 and_ln132_46_fu_1632_p2 select_ln132_45_fu_1638_p3 or_ln132_70_fu_1646_p2 val_104_fu_1652_p3 sdiv_38ns_24s_38_42_1_U246 icmp_ln132_47_fu_1691_p2 icmp_ln132_48_fu_1697_p2 or_ln132_71_fu_1703_p2 xor_ln132_47_fu_1709_p2 and_ln132_47_fu_1715_p2 xor_ln132_48_fu_1721_p2 or_ln132_72_fu_1727_p2 and_ln132_48_fu_1733_p2 select_ln132_47_fu_1739_p3 or_ln132_73_fu_1747_p2 val_106_fu_1753_p3 sdiv_38ns_24s_38_42_1_U247 icmp_ln132_49_fu_1792_p2 icmp_ln132_50_fu_1798_p2 or_ln132_74_fu_1804_p2 xor_ln132_49_fu_1810_p2 and_ln132_49_fu_1816_p2 xor_ln132_50_fu_1822_p2 or_ln132_75_fu_1828_p2 and_ln132_50_fu_1834_p2 select_ln132_49_fu_1840_p3 or_ln132_76_fu_1848_p2 val_108_fu_1854_p3 sdiv_38ns_24s_38_42_1_U248 icmp_ln132_51_fu_1893_p2 icmp_ln132_52_fu_1899_p2 or_ln132_77_fu_1905_p2 xor_ln132_51_fu_1911_p2 and_ln132_51_fu_1917_p2 xor_ln132_52_fu_1923_p2 or_ln132_78_fu_1929_p2 and_ln132_52_fu_1935_p2 select_ln132_51_fu_1941_p3 or_ln132_79_fu_1949_p2 val_110_fu_1955_p3 sdiv_38ns_24s_38_42_1_U249 icmp_ln132_53_fu_1994_p2 icmp_ln132_54_fu_2000_p2 or_ln132_80_fu_2006_p2 xor_ln132_53_fu_2012_p2 and_ln132_53_fu_2018_p2 xor_ln132_54_fu_2024_p2 or_ln132_81_fu_2030_p2 and_ln132_54_fu_2036_p2 select_ln132_53_fu_2042_p3 or_ln132_82_fu_2050_p2 val_112_fu_2056_p3 sdiv_38ns_24s_38_42_1_U250 icmp_ln132_55_fu_2095_p2 icmp_ln132_56_fu_2101_p2 or_ln132_83_fu_2107_p2 xor_ln132_55_fu_2113_p2 and_ln132_55_fu_2119_p2 xor_ln132_56_fu_2125_p2 or_ln132_84_fu_2131_p2 and_ln132_56_fu_2137_p2 select_ln132_55_fu_2143_p3 or_ln132_85_fu_2151_p2 val_114_fu_2157_p3 sdiv_38ns_24s_38_42_1_U251 icmp_ln132_57_fu_2196_p2 icmp_ln132_58_fu_2202_p2 or_ln132_86_fu_2208_p2 xor_ln132_57_fu_2214_p2 and_ln132_57_fu_2220_p2 xor_ln132_58_fu_2226_p2 or_ln132_87_fu_2232_p2 and_ln132_58_fu_2238_p2 select_ln132_57_fu_2244_p3 or_ln132_88_fu_2252_p2 val_116_fu_2258_p3 sdiv_38ns_24s_38_42_1_U252 icmp_ln132_59_fu_2297_p2 icmp_ln132_60_fu_2303_p2 or_ln132_89_fu_2309_p2 xor_ln132_59_fu_2315_p2 and_ln132_59_fu_2321_p2 xor_ln132_60_fu_2327_p2 or_ln132_90_fu_2333_p2 and_ln132_60_fu_2339_p2 select_ln132_59_fu_2345_p3 or_ln132_91_fu_2353_p2 val_118_fu_2359_p3 sdiv_38ns_24s_38_42_1_U253 icmp_ln132_61_fu_2398_p2 icmp_ln132_62_fu_2404_p2 or_ln132_92_fu_2410_p2 xor_ln132_61_fu_2416_p2 and_ln132_61_fu_2422_p2 xor_ln132_62_fu_2428_p2 or_ln132_93_fu_2434_p2 and_ln132_62_fu_2440_p2 select_ln132_61_fu_2446_p3 or_ln132_94_fu_2454_p2 val_90_fu_2460_p3 add_ln129_fu_634_p2"
            },
            {
              "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_129_66",
              "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_129_66_fu_688",
              "BindInstances": "sdiv_38ns_24s_38_42_1_U306 icmp_ln132_fu_883_p2 icmp_ln132_1_fu_889_p2 or_ln132_fu_895_p2 xor_ln132_fu_901_p2 and_ln132_fu_907_p2 xor_ln132_1_fu_913_p2 or_ln132_1_fu_919_p2 and_ln132_1_fu_925_p2 select_ln132_fu_931_p3 or_ln132_2_fu_939_p2 val_1_fu_945_p3 sdiv_38ns_24s_38_42_1_U307 icmp_ln132_2_fu_984_p2 icmp_ln132_3_fu_990_p2 or_ln132_3_fu_996_p2 xor_ln132_2_fu_1002_p2 and_ln132_2_fu_1008_p2 xor_ln132_3_fu_1014_p2 or_ln132_4_fu_1020_p2 and_ln132_3_fu_1026_p2 select_ln132_2_fu_1032_p3 or_ln132_5_fu_1040_p2 val_33_fu_1046_p3 sdiv_38ns_24s_38_42_1_U308 icmp_ln132_4_fu_1085_p2 icmp_ln132_5_fu_1091_p2 or_ln132_6_fu_1097_p2 xor_ln132_4_fu_1103_p2 and_ln132_4_fu_1109_p2 xor_ln132_5_fu_1115_p2 or_ln132_7_fu_1121_p2 and_ln132_5_fu_1127_p2 select_ln132_4_fu_1133_p3 or_ln132_8_fu_1141_p2 val_35_fu_1147_p3 sdiv_38ns_24s_38_42_1_U309 icmp_ln132_6_fu_1186_p2 icmp_ln132_7_fu_1192_p2 or_ln132_9_fu_1198_p2 xor_ln132_6_fu_1204_p2 and_ln132_6_fu_1210_p2 xor_ln132_7_fu_1216_p2 or_ln132_10_fu_1222_p2 and_ln132_7_fu_1228_p2 select_ln132_6_fu_1234_p3 or_ln132_11_fu_1242_p2 val_37_fu_1248_p3 sdiv_38ns_24s_38_42_1_U310 icmp_ln132_8_fu_1287_p2 icmp_ln132_9_fu_1293_p2 or_ln132_12_fu_1299_p2 xor_ln132_8_fu_1305_p2 and_ln132_8_fu_1311_p2 xor_ln132_9_fu_1317_p2 or_ln132_13_fu_1323_p2 and_ln132_9_fu_1329_p2 select_ln132_8_fu_1335_p3 or_ln132_14_fu_1343_p2 val_39_fu_1349_p3 sdiv_38ns_24s_38_42_1_U311 icmp_ln132_10_fu_1388_p2 icmp_ln132_11_fu_1394_p2 or_ln132_15_fu_1400_p2 xor_ln132_10_fu_1406_p2 and_ln132_10_fu_1412_p2 xor_ln132_11_fu_1418_p2 or_ln132_16_fu_1424_p2 and_ln132_11_fu_1430_p2 select_ln132_10_fu_1436_p3 or_ln132_17_fu_1444_p2 val_41_fu_1450_p3 sdiv_38ns_24s_38_42_1_U312 icmp_ln132_12_fu_1489_p2 icmp_ln132_13_fu_1495_p2 or_ln132_18_fu_1501_p2 xor_ln132_12_fu_1507_p2 and_ln132_12_fu_1513_p2 xor_ln132_13_fu_1519_p2 or_ln132_19_fu_1525_p2 and_ln132_13_fu_1531_p2 select_ln132_12_fu_1537_p3 or_ln132_20_fu_1545_p2 val_43_fu_1551_p3 sdiv_38ns_24s_38_42_1_U313 icmp_ln132_14_fu_1590_p2 icmp_ln132_15_fu_1596_p2 or_ln132_21_fu_1602_p2 xor_ln132_14_fu_1608_p2 and_ln132_14_fu_1614_p2 xor_ln132_15_fu_1620_p2 or_ln132_22_fu_1626_p2 and_ln132_15_fu_1632_p2 select_ln132_14_fu_1638_p3 or_ln132_23_fu_1646_p2 val_45_fu_1652_p3 sdiv_38ns_24s_38_42_1_U314 icmp_ln132_16_fu_1691_p2 icmp_ln132_17_fu_1697_p2 or_ln132_24_fu_1703_p2 xor_ln132_16_fu_1709_p2 and_ln132_16_fu_1715_p2 xor_ln132_17_fu_1721_p2 or_ln132_25_fu_1727_p2 and_ln132_17_fu_1733_p2 select_ln132_16_fu_1739_p3 or_ln132_26_fu_1747_p2 val_47_fu_1753_p3 sdiv_38ns_24s_38_42_1_U315 icmp_ln132_18_fu_1792_p2 icmp_ln132_19_fu_1798_p2 or_ln132_27_fu_1804_p2 xor_ln132_18_fu_1810_p2 and_ln132_18_fu_1816_p2 xor_ln132_19_fu_1822_p2 or_ln132_28_fu_1828_p2 and_ln132_19_fu_1834_p2 select_ln132_18_fu_1840_p3 or_ln132_29_fu_1848_p2 val_49_fu_1854_p3 sdiv_38ns_24s_38_42_1_U316 icmp_ln132_20_fu_1893_p2 icmp_ln132_21_fu_1899_p2 or_ln132_30_fu_1905_p2 xor_ln132_20_fu_1911_p2 and_ln132_20_fu_1917_p2 xor_ln132_21_fu_1923_p2 or_ln132_31_fu_1929_p2 and_ln132_21_fu_1935_p2 select_ln132_20_fu_1941_p3 or_ln132_32_fu_1949_p2 val_51_fu_1955_p3 sdiv_38ns_24s_38_42_1_U317 icmp_ln132_22_fu_1994_p2 icmp_ln132_23_fu_2000_p2 or_ln132_33_fu_2006_p2 xor_ln132_22_fu_2012_p2 and_ln132_22_fu_2018_p2 xor_ln132_23_fu_2024_p2 or_ln132_34_fu_2030_p2 and_ln132_23_fu_2036_p2 select_ln132_22_fu_2042_p3 or_ln132_35_fu_2050_p2 val_53_fu_2056_p3 sdiv_38ns_24s_38_42_1_U318 icmp_ln132_24_fu_2095_p2 icmp_ln132_25_fu_2101_p2 or_ln132_36_fu_2107_p2 xor_ln132_24_fu_2113_p2 and_ln132_24_fu_2119_p2 xor_ln132_25_fu_2125_p2 or_ln132_37_fu_2131_p2 and_ln132_25_fu_2137_p2 select_ln132_24_fu_2143_p3 or_ln132_38_fu_2151_p2 val_55_fu_2157_p3 sdiv_38ns_24s_38_42_1_U319 icmp_ln132_26_fu_2196_p2 icmp_ln132_27_fu_2202_p2 or_ln132_39_fu_2208_p2 xor_ln132_26_fu_2214_p2 and_ln132_26_fu_2220_p2 xor_ln132_27_fu_2226_p2 or_ln132_40_fu_2232_p2 and_ln132_27_fu_2238_p2 select_ln132_26_fu_2244_p3 or_ln132_41_fu_2252_p2 val_57_fu_2258_p3 sdiv_38ns_24s_38_42_1_U320 icmp_ln132_28_fu_2297_p2 icmp_ln132_29_fu_2303_p2 or_ln132_42_fu_2309_p2 xor_ln132_28_fu_2315_p2 and_ln132_28_fu_2321_p2 xor_ln132_29_fu_2327_p2 or_ln132_43_fu_2333_p2 and_ln132_29_fu_2339_p2 select_ln132_28_fu_2345_p3 or_ln132_44_fu_2353_p2 val_59_fu_2359_p3 sdiv_38ns_24s_38_42_1_U321 icmp_ln132_30_fu_2398_p2 icmp_ln132_31_fu_2404_p2 or_ln132_45_fu_2410_p2 xor_ln132_30_fu_2416_p2 and_ln132_30_fu_2422_p2 xor_ln132_31_fu_2428_p2 or_ln132_46_fu_2434_p2 and_ln132_31_fu_2440_p2 select_ln132_30_fu_2446_p3 or_ln132_47_fu_2454_p2 val_31_fu_2460_p3 add_ln129_fu_634_p2"
            }
          ]
        },
        {
          "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_139_7_VITIS_LOOP_140_8",
          "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_139_7_VITIS_LOOP_140_8_fu_1438",
          "BindInstances": "icmp_ln139_fu_3727_p2 add_ln139_1_fu_3733_p2 add_ln139_fu_3749_p2 select_ln139_fu_3763_p3 select_ln139_1_fu_3775_p3 first_iter_1_fu_3783_p2 sparsemux_33_4_24_1_1_U484 sparsemux_33_4_24_1_1_U485 add_ln143_fu_5454_p2 add_ln143_1_fu_5459_p2 xor_ln143_fu_5481_p2 and_ln143_fu_5487_p2 xor_ln143_1_fu_5493_p2 select_ln143_fu_5499_p3 select_ln143_1_fu_5507_p3 sparsemux_33_4_24_1_1_U486 add_ln143_2_fu_5522_p2 add_ln143_3_fu_5527_p2 xor_ln143_2_fu_5549_p2 and_ln143_1_fu_5555_p2 xor_ln143_3_fu_5561_p2 select_ln143_2_fu_5567_p3 select_ln143_3_fu_5575_p3 sparsemux_33_4_24_1_1_U487 add_ln143_4_fu_5590_p2 add_ln143_5_fu_5595_p2 xor_ln143_4_fu_5617_p2 and_ln143_2_fu_5623_p2 xor_ln143_5_fu_5629_p2 select_ln143_4_fu_5635_p3 select_ln143_5_fu_5643_p3 sparsemux_33_4_24_1_1_U488 add_ln143_6_fu_5658_p2 add_ln143_7_fu_5663_p2 xor_ln143_6_fu_5685_p2 and_ln143_3_fu_5691_p2 xor_ln143_7_fu_5697_p2 select_ln143_6_fu_5703_p3 select_ln143_7_fu_5711_p3 sparsemux_33_4_24_1_1_U489 add_ln143_8_fu_5726_p2 add_ln143_9_fu_5731_p2 xor_ln143_8_fu_5753_p2 and_ln143_4_fu_5759_p2 xor_ln143_9_fu_5765_p2 select_ln143_8_fu_5771_p3 select_ln143_9_fu_5779_p3 sparsemux_33_4_24_1_1_U490 add_ln143_10_fu_5794_p2 add_ln143_11_fu_5799_p2 xor_ln143_10_fu_5821_p2 and_ln143_5_fu_5827_p2 xor_ln143_11_fu_5833_p2 select_ln143_10_fu_5839_p3 select_ln143_11_fu_5847_p3 sparsemux_33_4_24_1_1_U491 add_ln143_12_fu_5862_p2 add_ln143_13_fu_5867_p2 xor_ln143_12_fu_5889_p2 and_ln143_6_fu_5895_p2 xor_ln143_13_fu_5901_p2 select_ln143_12_fu_5907_p3 select_ln143_13_fu_5915_p3 sparsemux_33_4_24_1_1_U492 add_ln143_14_fu_5930_p2 add_ln143_15_fu_5935_p2 xor_ln143_14_fu_5957_p2 and_ln143_7_fu_5963_p2 xor_ln143_15_fu_5969_p2 select_ln143_14_fu_5975_p3 select_ln143_15_fu_5983_p3 sparsemux_33_4_24_1_1_U493 add_ln143_16_fu_5998_p2 add_ln143_17_fu_6003_p2 xor_ln143_16_fu_6025_p2 and_ln143_8_fu_6031_p2 xor_ln143_17_fu_6037_p2 select_ln143_16_fu_6043_p3 select_ln143_17_fu_6051_p3 sparsemux_33_4_24_1_1_U494 add_ln143_18_fu_6066_p2 add_ln143_19_fu_6071_p2 xor_ln143_18_fu_6093_p2 and_ln143_9_fu_6099_p2 xor_ln143_19_fu_6105_p2 select_ln143_18_fu_6111_p3 select_ln143_19_fu_6119_p3 sparsemux_33_4_24_1_1_U495 add_ln143_20_fu_6134_p2 add_ln143_21_fu_6139_p2 xor_ln143_20_fu_6161_p2 and_ln143_10_fu_6167_p2 xor_ln143_21_fu_6173_p2 select_ln143_20_fu_6179_p3 select_ln143_21_fu_6187_p3 sparsemux_33_4_24_1_1_U496 add_ln143_22_fu_6202_p2 add_ln143_23_fu_6207_p2 xor_ln143_22_fu_6229_p2 and_ln143_11_fu_6235_p2 xor_ln143_23_fu_6241_p2 select_ln143_22_fu_6247_p3 select_ln143_23_fu_6255_p3 sparsemux_33_4_24_1_1_U497 add_ln143_24_fu_6270_p2 add_ln143_25_fu_6275_p2 xor_ln143_24_fu_6297_p2 and_ln143_12_fu_6303_p2 xor_ln143_25_fu_6309_p2 select_ln143_24_fu_6315_p3 select_ln143_25_fu_6323_p3 sparsemux_33_4_24_1_1_U498 add_ln143_26_fu_6338_p2 add_ln143_27_fu_6343_p2 xor_ln143_26_fu_6365_p2 and_ln143_13_fu_6371_p2 xor_ln143_27_fu_6377_p2 select_ln143_26_fu_6383_p3 select_ln143_27_fu_6391_p3 sparsemux_33_4_24_1_1_U499 add_ln143_28_fu_6406_p2 add_ln143_29_fu_6411_p2 xor_ln143_28_fu_6433_p2 and_ln143_14_fu_6439_p2 xor_ln143_29_fu_6445_p2 select_ln143_28_fu_6451_p3 select_ln143_29_fu_6459_p3 sparsemux_33_4_24_1_1_U500 add_ln143_30_fu_6474_p2 add_ln143_31_fu_6479_p2 xor_ln143_30_fu_6501_p2 and_ln143_15_fu_6507_p2 xor_ln143_31_fu_6513_p2 select_ln143_30_fu_6519_p3 select_ln143_31_fu_6527_p3 add_ln140_fu_4173_p2"
        },
        {
          "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_152_10",
          "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_152_10_fu_1522",
          "BindInstances": "sparsemux_9_4_24_1_1_U582 mul_24s_17s_41_1_1_U583 add_ln155_fu_1719_p2 xor_ln155_fu_1733_p2 and_ln155_fu_1739_p2 icmp_ln155_fu_1763_p2 icmp_ln155_1_fu_1779_p2 icmp_ln155_2_fu_1785_p2 select_ln155_fu_1791_p3 xor_ln155_1_fu_1799_p2 and_ln155_1_fu_1805_p2 select_ln155_1_fu_1811_p3 and_ln155_2_fu_3334_p2 xor_ln155_2_fu_1819_p2 or_ln155_fu_1825_p2 xor_ln155_3_fu_1831_p2 and_ln155_3_fu_1837_p2 and_ln155_4_fu_1843_p2 or_ln155_2_fu_3338_p2 xor_ln155_4_fu_3343_p2 and_ln155_5_fu_3349_p2 select_ln155_2_fu_3354_p3 or_ln155_1_fu_3361_p2 select_ln155_3_fu_3366_p3 sparsemux_9_4_24_1_1_U584 mul_24s_17s_41_1_1_U585 add_ln155_1_fu_1980_p2 xor_ln155_5_fu_1994_p2 and_ln155_6_fu_2000_p2 icmp_ln155_3_fu_2024_p2 icmp_ln155_4_fu_2040_p2 icmp_ln155_5_fu_2046_p2 select_ln155_4_fu_2052_p3 xor_ln155_6_fu_2060_p2 and_ln155_7_fu_2066_p2 select_ln155_5_fu_2072_p3 and_ln155_8_fu_3377_p2 xor_ln155_7_fu_2080_p2 or_ln155_3_fu_2086_p2 xor_ln155_8_fu_2092_p2 and_ln155_9_fu_2098_p2 and_ln155_10_fu_2104_p2 or_ln155_4_fu_3381_p2 xor_ln155_9_fu_3386_p2 and_ln155_11_fu_3392_p2 select_ln155_6_fu_3397_p3 or_ln155_5_fu_3404_p2 select_ln155_7_fu_3409_p3 sparsemux_9_4_24_1_1_U586 mul_24s_17s_41_1_1_U587 add_ln155_2_fu_2184_p2 xor_ln155_10_fu_2198_p2 and_ln155_12_fu_2204_p2 icmp_ln155_6_fu_2228_p2 icmp_ln155_7_fu_2244_p2 icmp_ln155_8_fu_2250_p2 select_ln155_8_fu_2256_p3 xor_ln155_11_fu_2264_p2 and_ln155_13_fu_2270_p2 select_ln155_9_fu_2276_p3 and_ln155_14_fu_3420_p2 xor_ln155_12_fu_2284_p2 or_ln155_6_fu_2290_p2 xor_ln155_13_fu_2296_p2 and_ln155_15_fu_2302_p2 and_ln155_16_fu_2308_p2 or_ln155_7_fu_3424_p2 xor_ln155_14_fu_3429_p2 and_ln155_17_fu_3435_p2 select_ln155_10_fu_3440_p3 or_ln155_8_fu_3447_p2 select_ln155_11_fu_3452_p3 sparsemux_9_4_24_1_1_U588 mul_24s_17s_41_1_1_U589 add_ln155_3_fu_2388_p2 xor_ln155_15_fu_2402_p2 and_ln155_18_fu_2408_p2 icmp_ln155_9_fu_2432_p2 icmp_ln155_10_fu_2448_p2 icmp_ln155_11_fu_2454_p2 select_ln155_12_fu_2460_p3 xor_ln155_16_fu_2468_p2 and_ln155_19_fu_2474_p2 select_ln155_13_fu_2480_p3 and_ln155_20_fu_3463_p2 xor_ln155_17_fu_2488_p2 or_ln155_9_fu_2494_p2 xor_ln155_18_fu_2500_p2 and_ln155_21_fu_2506_p2 and_ln155_22_fu_2512_p2 or_ln155_37_fu_3467_p2 xor_ln155_19_fu_3472_p2 and_ln155_23_fu_3478_p2 select_ln155_14_fu_3483_p3 or_ln155_10_fu_3490_p2 select_ln155_15_fu_3495_p3 sparsemux_9_4_24_1_1_U590 mul_24s_17s_41_1_1_U591 add_ln155_4_fu_2592_p2 xor_ln155_20_fu_2606_p2 and_ln155_24_fu_2612_p2 icmp_ln155_12_fu_2636_p2 icmp_ln155_13_fu_2652_p2 icmp_ln155_14_fu_2658_p2 select_ln155_16_fu_2664_p3 xor_ln155_21_fu_2672_p2 and_ln155_25_fu_2678_p2 select_ln155_17_fu_2684_p3 and_ln155_26_fu_3506_p2 xor_ln155_22_fu_2692_p2 or_ln155_11_fu_2698_p2 xor_ln155_23_fu_2704_p2 and_ln155_27_fu_2710_p2 and_ln155_28_fu_2716_p2 or_ln155_38_fu_3510_p2 xor_ln155_24_fu_3515_p2 and_ln155_29_fu_3521_p2 select_ln155_18_fu_3526_p3 or_ln155_12_fu_3533_p2 select_ln155_19_fu_3538_p3 sparsemux_9_4_24_1_1_U592 mul_24s_17s_41_1_1_U593 add_ln155_5_fu_2796_p2 xor_ln155_25_fu_2810_p2 and_ln155_30_fu_2816_p2 icmp_ln155_15_fu_2840_p2 icmp_ln155_16_fu_2856_p2 icmp_ln155_17_fu_2862_p2 select_ln155_20_fu_2868_p3 xor_ln155_26_fu_2876_p2 and_ln155_31_fu_2882_p2 select_ln155_21_fu_2888_p3 and_ln155_32_fu_3549_p2 xor_ln155_27_fu_2896_p2 or_ln155_13_fu_2902_p2 xor_ln155_28_fu_2908_p2 and_ln155_33_fu_2914_p2 and_ln155_34_fu_2920_p2 or_ln155_39_fu_3553_p2 xor_ln155_29_fu_3558_p2 and_ln155_35_fu_3564_p2 select_ln155_22_fu_3569_p3 or_ln155_14_fu_3576_p2 select_ln155_23_fu_3581_p3 sparsemux_9_4_24_1_1_U594 mul_24s_17s_41_1_1_U595 add_ln155_6_fu_3000_p2 xor_ln155_30_fu_3014_p2 and_ln155_36_fu_3020_p2 icmp_ln155_18_fu_3044_p2 icmp_ln155_19_fu_3060_p2 icmp_ln155_20_fu_3066_p2 select_ln155_24_fu_3072_p3 xor_ln155_31_fu_3080_p2 and_ln155_37_fu_3086_p2 select_ln155_25_fu_3092_p3 and_ln155_38_fu_3592_p2 xor_ln155_32_fu_3100_p2 or_ln155_15_fu_3106_p2 xor_ln155_33_fu_3112_p2 and_ln155_39_fu_3118_p2 and_ln155_40_fu_3124_p2 or_ln155_72_fu_3596_p2 xor_ln155_34_fu_3601_p2 and_ln155_41_fu_3607_p2 select_ln155_26_fu_3612_p3 or_ln155_16_fu_3619_p2 select_ln155_27_fu_3624_p3 sparsemux_9_4_24_1_1_U596 mul_24s_17s_41_1_1_U597 add_ln155_7_fu_3204_p2 xor_ln155_35_fu_3218_p2 and_ln155_42_fu_3224_p2 icmp_ln155_21_fu_3248_p2 icmp_ln155_22_fu_3264_p2 icmp_ln155_23_fu_3270_p2 select_ln155_28_fu_3276_p3 xor_ln155_36_fu_3284_p2 and_ln155_43_fu_3290_p2 select_ln155_29_fu_3296_p3 and_ln155_44_fu_3635_p2 xor_ln155_37_fu_3304_p2 or_ln155_17_fu_3310_p2 xor_ln155_38_fu_3316_p2 and_ln155_45_fu_3322_p2 and_ln155_46_fu_3328_p2 or_ln155_73_fu_3639_p2 xor_ln155_39_fu_3644_p2 and_ln155_47_fu_3650_p2 select_ln155_30_fu_3655_p3 or_ln155_18_fu_3662_p2 select_ln155_31_fu_3667_p3 sparsemux_9_4_24_1_1_U598 mul_24s_17s_41_1_1_U599 add_ln155_8_fu_3752_p2 xor_ln155_40_fu_3766_p2 and_ln155_48_fu_3772_p2 icmp_ln155_24_fu_3796_p2 icmp_ln155_25_fu_3812_p2 icmp_ln155_26_fu_3818_p2 select_ln155_32_fu_3824_p3 xor_ln155_41_fu_3832_p2 and_ln155_49_fu_3838_p2 select_ln155_33_fu_3844_p3 and_ln155_50_fu_5310_p2 xor_ln155_42_fu_3852_p2 or_ln155_19_fu_3858_p2 xor_ln155_43_fu_3864_p2 and_ln155_51_fu_3870_p2 and_ln155_52_fu_3876_p2 or_ln155_74_fu_5314_p2 xor_ln155_44_fu_5319_p2 and_ln155_53_fu_5325_p2 select_ln155_34_fu_5330_p3 or_ln155_20_fu_5337_p2 select_ln155_35_fu_5342_p3 sparsemux_9_4_24_1_1_U600 mul_24s_17s_41_1_1_U601 add_ln155_9_fu_3956_p2 xor_ln155_45_fu_3970_p2 and_ln155_54_fu_3976_p2 icmp_ln155_27_fu_4000_p2 icmp_ln155_28_fu_4016_p2 icmp_ln155_29_fu_4022_p2 select_ln155_36_fu_4028_p3 xor_ln155_46_fu_4036_p2 and_ln155_55_fu_4042_p2 select_ln155_37_fu_4048_p3 and_ln155_56_fu_5353_p2 xor_ln155_47_fu_4056_p2 or_ln155_21_fu_4062_p2 xor_ln155_48_fu_4068_p2 and_ln155_57_fu_4074_p2 and_ln155_58_fu_4080_p2 or_ln155_107_fu_5357_p2 xor_ln155_49_fu_5362_p2 and_ln155_59_fu_5368_p2 select_ln155_38_fu_5373_p3 or_ln155_22_fu_5380_p2 select_ln155_39_fu_5385_p3 sparsemux_9_4_24_1_1_U602 mul_24s_17s_41_1_1_U603 add_ln155_10_fu_4160_p2 xor_ln155_50_fu_4174_p2 and_ln155_60_fu_4180_p2 icmp_ln155_30_fu_4204_p2 icmp_ln155_31_fu_4220_p2 icmp_ln155_32_fu_4226_p2 select_ln155_40_fu_4232_p3 xor_ln155_51_fu_4240_p2 and_ln155_61_fu_4246_p2 select_ln155_41_fu_4252_p3 and_ln155_62_fu_5396_p2 xor_ln155_52_fu_4260_p2 or_ln155_23_fu_4266_p2 xor_ln155_53_fu_4272_p2 and_ln155_63_fu_4278_p2 and_ln155_64_fu_4284_p2 or_ln155_108_fu_5400_p2 xor_ln155_54_fu_5405_p2 and_ln155_65_fu_5411_p2 select_ln155_42_fu_5416_p3 or_ln155_24_fu_5423_p2 select_ln155_43_fu_5428_p3 sparsemux_9_4_24_1_1_U604 mul_24s_17s_41_1_1_U605 add_ln155_11_fu_4364_p2 xor_ln155_55_fu_4378_p2 and_ln155_66_fu_4384_p2 icmp_ln155_33_fu_4408_p2 icmp_ln155_34_fu_4424_p2 icmp_ln155_35_fu_4430_p2 select_ln155_44_fu_4436_p3 xor_ln155_56_fu_4444_p2 and_ln155_67_fu_4450_p2 select_ln155_45_fu_4456_p3 and_ln155_68_fu_5439_p2 xor_ln155_57_fu_4464_p2 or_ln155_25_fu_4470_p2 xor_ln155_58_fu_4476_p2 and_ln155_69_fu_4482_p2 and_ln155_70_fu_4488_p2 or_ln155_109_fu_5443_p2 xor_ln155_59_fu_5448_p2 and_ln155_71_fu_5454_p2 select_ln155_46_fu_5459_p3 or_ln155_26_fu_5466_p2 select_ln155_47_fu_5471_p3 sparsemux_9_4_24_1_1_U606 mul_24s_17s_41_1_1_U607 add_ln155_12_fu_4568_p2 xor_ln155_60_fu_4582_p2 and_ln155_72_fu_4588_p2 icmp_ln155_36_fu_4612_p2 icmp_ln155_37_fu_4628_p2 icmp_ln155_38_fu_4634_p2 select_ln155_48_fu_4640_p3 xor_ln155_61_fu_4648_p2 and_ln155_73_fu_4654_p2 select_ln155_49_fu_4660_p3 and_ln155_74_fu_5482_p2 xor_ln155_62_fu_4668_p2 or_ln155_27_fu_4674_p2 xor_ln155_63_fu_4680_p2 and_ln155_75_fu_4686_p2 and_ln155_76_fu_4692_p2 or_ln155_110_fu_5486_p2 xor_ln155_64_fu_5491_p2 and_ln155_77_fu_5497_p2 select_ln155_50_fu_5502_p3 or_ln155_28_fu_5509_p2 select_ln155_51_fu_5514_p3 sparsemux_9_4_24_1_1_U608 mul_24s_17s_41_1_1_U609 add_ln155_13_fu_4772_p2 xor_ln155_65_fu_4786_p2 and_ln155_78_fu_4792_p2 icmp_ln155_39_fu_4816_p2 icmp_ln155_40_fu_4832_p2 icmp_ln155_41_fu_4838_p2 select_ln155_52_fu_4844_p3 xor_ln155_66_fu_4852_p2 and_ln155_79_fu_4858_p2 select_ln155_53_fu_4864_p3 and_ln155_80_fu_5525_p2 xor_ln155_67_fu_4872_p2 or_ln155_29_fu_4878_p2 xor_ln155_68_fu_4884_p2 and_ln155_81_fu_4890_p2 and_ln155_82_fu_4896_p2 or_ln155_111_fu_5529_p2 xor_ln155_69_fu_5534_p2 and_ln155_83_fu_5540_p2 select_ln155_54_fu_5545_p3 or_ln155_30_fu_5552_p2 select_ln155_55_fu_5557_p3 sparsemux_9_4_24_1_1_U610 mul_24s_17s_41_1_1_U611 add_ln155_14_fu_4976_p2 xor_ln155_70_fu_4990_p2 and_ln155_84_fu_4996_p2 icmp_ln155_42_fu_5020_p2 icmp_ln155_43_fu_5036_p2 icmp_ln155_44_fu_5042_p2 select_ln155_56_fu_5048_p3 xor_ln155_71_fu_5056_p2 and_ln155_85_fu_5062_p2 select_ln155_57_fu_5068_p3 and_ln155_86_fu_5568_p2 xor_ln155_72_fu_5076_p2 or_ln155_31_fu_5082_p2 xor_ln155_73_fu_5088_p2 and_ln155_87_fu_5094_p2 and_ln155_88_fu_5100_p2 or_ln155_112_fu_5572_p2 xor_ln155_74_fu_5577_p2 and_ln155_89_fu_5583_p2 select_ln155_58_fu_5588_p3 or_ln155_32_fu_5595_p2 select_ln155_59_fu_5600_p3 sparsemux_9_4_24_1_1_U612 mul_24s_17s_41_1_1_U613 add_ln155_15_fu_5180_p2 xor_ln155_75_fu_5194_p2 and_ln155_90_fu_5200_p2 icmp_ln155_45_fu_5224_p2 icmp_ln155_46_fu_5240_p2 icmp_ln155_47_fu_5246_p2 select_ln155_60_fu_5252_p3 xor_ln155_76_fu_5260_p2 and_ln155_91_fu_5266_p2 select_ln155_61_fu_5272_p3 and_ln155_92_fu_5611_p2 xor_ln155_77_fu_5280_p2 or_ln155_33_fu_5286_p2 xor_ln155_78_fu_5292_p2 and_ln155_93_fu_5298_p2 and_ln155_94_fu_5304_p2 or_ln155_113_fu_5615_p2 xor_ln155_79_fu_5620_p2 and_ln155_95_fu_5626_p2 select_ln155_62_fu_5631_p3 or_ln155_34_fu_5638_p2 select_ln155_63_fu_5643_p3 add_ln152_fu_1634_p2"
        },
        {
          "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_152_107",
          "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_152_107_fu_1561",
          "BindInstances": "sparsemux_9_4_24_1_1_U651 mul_24s_17s_41_1_1_U652 add_ln155_16_fu_1719_p2 xor_ln155_80_fu_1733_p2 and_ln155_96_fu_1739_p2 icmp_ln155_48_fu_1763_p2 icmp_ln155_49_fu_1779_p2 icmp_ln155_50_fu_1785_p2 select_ln155_64_fu_1791_p3 xor_ln155_81_fu_1799_p2 and_ln155_97_fu_1805_p2 select_ln155_65_fu_1811_p3 and_ln155_98_fu_3334_p2 xor_ln155_82_fu_1819_p2 or_ln155_35_fu_1825_p2 xor_ln155_83_fu_1831_p2 and_ln155_99_fu_1837_p2 and_ln155_100_fu_1843_p2 or_ln155_fu_3338_p2 xor_ln155_84_fu_3343_p2 and_ln155_101_fu_3349_p2 select_ln155_66_fu_3354_p3 or_ln155_36_fu_3361_p2 select_ln155_67_fu_3366_p3 sparsemux_9_4_24_1_1_U653 mul_24s_17s_41_1_1_U654 add_ln155_17_fu_1980_p2 xor_ln155_85_fu_1994_p2 and_ln155_102_fu_2000_p2 icmp_ln155_51_fu_2024_p2 icmp_ln155_52_fu_2040_p2 icmp_ln155_53_fu_2046_p2 select_ln155_68_fu_2052_p3 xor_ln155_86_fu_2060_p2 and_ln155_103_fu_2066_p2 select_ln155_69_fu_2072_p3 and_ln155_104_fu_3377_p2 xor_ln155_87_fu_2080_p2 or_ln155_40_fu_2086_p2 xor_ln155_88_fu_2092_p2 and_ln155_105_fu_2098_p2 and_ln155_106_fu_2104_p2 or_ln155_95_fu_3381_p2 xor_ln155_89_fu_3386_p2 and_ln155_107_fu_3392_p2 select_ln155_70_fu_3397_p3 or_ln155_41_fu_3404_p2 select_ln155_71_fu_3409_p3 sparsemux_9_4_24_1_1_U655 mul_24s_17s_41_1_1_U656 add_ln155_18_fu_2184_p2 xor_ln155_90_fu_2198_p2 and_ln155_108_fu_2204_p2 icmp_ln155_54_fu_2228_p2 icmp_ln155_55_fu_2244_p2 icmp_ln155_56_fu_2250_p2 select_ln155_72_fu_2256_p3 xor_ln155_91_fu_2264_p2 and_ln155_109_fu_2270_p2 select_ln155_73_fu_2276_p3 and_ln155_110_fu_3420_p2 xor_ln155_92_fu_2284_p2 or_ln155_42_fu_2290_p2 xor_ln155_93_fu_2296_p2 and_ln155_111_fu_2302_p2 and_ln155_112_fu_2308_p2 or_ln155_96_fu_3424_p2 xor_ln155_94_fu_3429_p2 and_ln155_113_fu_3435_p2 select_ln155_74_fu_3440_p3 or_ln155_43_fu_3447_p2 select_ln155_75_fu_3452_p3 sparsemux_9_4_24_1_1_U657 mul_24s_17s_41_1_1_U658 add_ln155_19_fu_2388_p2 xor_ln155_95_fu_2402_p2 and_ln155_114_fu_2408_p2 icmp_ln155_57_fu_2432_p2 icmp_ln155_58_fu_2448_p2 icmp_ln155_59_fu_2454_p2 select_ln155_76_fu_2460_p3 xor_ln155_96_fu_2468_p2 and_ln155_115_fu_2474_p2 select_ln155_77_fu_2480_p3 and_ln155_116_fu_3463_p2 xor_ln155_97_fu_2488_p2 or_ln155_44_fu_2494_p2 xor_ln155_98_fu_2500_p2 and_ln155_117_fu_2506_p2 and_ln155_118_fu_2512_p2 or_ln155_97_fu_3467_p2 xor_ln155_99_fu_3472_p2 and_ln155_119_fu_3478_p2 select_ln155_78_fu_3483_p3 or_ln155_45_fu_3490_p2 select_ln155_79_fu_3495_p3 sparsemux_9_4_24_1_1_U659 mul_24s_17s_41_1_1_U660 add_ln155_20_fu_2592_p2 xor_ln155_100_fu_2606_p2 and_ln155_120_fu_2612_p2 icmp_ln155_60_fu_2636_p2 icmp_ln155_61_fu_2652_p2 icmp_ln155_62_fu_2658_p2 select_ln155_80_fu_2664_p3 xor_ln155_101_fu_2672_p2 and_ln155_121_fu_2678_p2 select_ln155_81_fu_2684_p3 and_ln155_122_fu_3506_p2 xor_ln155_102_fu_2692_p2 or_ln155_46_fu_2698_p2 xor_ln155_103_fu_2704_p2 and_ln155_123_fu_2710_p2 and_ln155_124_fu_2716_p2 or_ln155_98_fu_3510_p2 xor_ln155_104_fu_3515_p2 and_ln155_125_fu_3521_p2 select_ln155_82_fu_3526_p3 or_ln155_47_fu_3533_p2 select_ln155_83_fu_3538_p3 sparsemux_9_4_24_1_1_U661 mul_24s_17s_41_1_1_U662 add_ln155_21_fu_2796_p2 xor_ln155_105_fu_2810_p2 and_ln155_126_fu_2816_p2 icmp_ln155_63_fu_2840_p2 icmp_ln155_64_fu_2856_p2 icmp_ln155_65_fu_2862_p2 select_ln155_84_fu_2868_p3 xor_ln155_106_fu_2876_p2 and_ln155_127_fu_2882_p2 select_ln155_85_fu_2888_p3 and_ln155_128_fu_3549_p2 xor_ln155_107_fu_2896_p2 or_ln155_48_fu_2902_p2 xor_ln155_108_fu_2908_p2 and_ln155_129_fu_2914_p2 and_ln155_130_fu_2920_p2 or_ln155_99_fu_3553_p2 xor_ln155_109_fu_3558_p2 and_ln155_131_fu_3564_p2 select_ln155_86_fu_3569_p3 or_ln155_49_fu_3576_p2 select_ln155_87_fu_3581_p3 sparsemux_9_4_24_1_1_U663 mul_24s_17s_41_1_1_U664 add_ln155_22_fu_3000_p2 xor_ln155_110_fu_3014_p2 and_ln155_132_fu_3020_p2 icmp_ln155_66_fu_3044_p2 icmp_ln155_67_fu_3060_p2 icmp_ln155_68_fu_3066_p2 select_ln155_88_fu_3072_p3 xor_ln155_111_fu_3080_p2 and_ln155_133_fu_3086_p2 select_ln155_89_fu_3092_p3 and_ln155_134_fu_3592_p2 xor_ln155_112_fu_3100_p2 or_ln155_50_fu_3106_p2 xor_ln155_113_fu_3112_p2 and_ln155_135_fu_3118_p2 and_ln155_136_fu_3124_p2 or_ln155_100_fu_3596_p2 xor_ln155_114_fu_3601_p2 and_ln155_137_fu_3607_p2 select_ln155_90_fu_3612_p3 or_ln155_51_fu_3619_p2 select_ln155_91_fu_3624_p3 sparsemux_9_4_24_1_1_U665 mul_24s_17s_41_1_1_U666 add_ln155_23_fu_3204_p2 xor_ln155_115_fu_3218_p2 and_ln155_138_fu_3224_p2 icmp_ln155_69_fu_3248_p2 icmp_ln155_70_fu_3264_p2 icmp_ln155_71_fu_3270_p2 select_ln155_92_fu_3276_p3 xor_ln155_116_fu_3284_p2 and_ln155_139_fu_3290_p2 select_ln155_93_fu_3296_p3 and_ln155_140_fu_3635_p2 xor_ln155_117_fu_3304_p2 or_ln155_52_fu_3310_p2 xor_ln155_118_fu_3316_p2 and_ln155_141_fu_3322_p2 and_ln155_142_fu_3328_p2 or_ln155_101_fu_3639_p2 xor_ln155_119_fu_3644_p2 and_ln155_143_fu_3650_p2 select_ln155_94_fu_3655_p3 or_ln155_53_fu_3662_p2 select_ln155_95_fu_3667_p3 sparsemux_9_4_24_1_1_U667 mul_24s_17s_41_1_1_U668 add_ln155_24_fu_3752_p2 xor_ln155_120_fu_3766_p2 and_ln155_144_fu_3772_p2 icmp_ln155_72_fu_3796_p2 icmp_ln155_73_fu_3812_p2 icmp_ln155_74_fu_3818_p2 select_ln155_96_fu_3824_p3 xor_ln155_121_fu_3832_p2 and_ln155_145_fu_3838_p2 select_ln155_97_fu_3844_p3 and_ln155_146_fu_5310_p2 xor_ln155_122_fu_3852_p2 or_ln155_54_fu_3858_p2 xor_ln155_123_fu_3864_p2 and_ln155_147_fu_3870_p2 and_ln155_148_fu_3876_p2 or_ln155_102_fu_5314_p2 xor_ln155_124_fu_5319_p2 and_ln155_149_fu_5325_p2 select_ln155_98_fu_5330_p3 or_ln155_55_fu_5337_p2 select_ln155_99_fu_5342_p3 sparsemux_9_4_24_1_1_U669 mul_24s_17s_41_1_1_U670 add_ln155_25_fu_3956_p2 xor_ln155_125_fu_3970_p2 and_ln155_150_fu_3976_p2 icmp_ln155_75_fu_4000_p2 icmp_ln155_76_fu_4016_p2 icmp_ln155_77_fu_4022_p2 select_ln155_100_fu_4028_p3 xor_ln155_126_fu_4036_p2 and_ln155_151_fu_4042_p2 select_ln155_101_fu_4048_p3 and_ln155_152_fu_5353_p2 xor_ln155_127_fu_4056_p2 or_ln155_56_fu_4062_p2 xor_ln155_128_fu_4068_p2 and_ln155_153_fu_4074_p2 and_ln155_154_fu_4080_p2 or_ln155_103_fu_5357_p2 xor_ln155_129_fu_5362_p2 and_ln155_155_fu_5368_p2 select_ln155_102_fu_5373_p3 or_ln155_57_fu_5380_p2 select_ln155_103_fu_5385_p3 sparsemux_9_4_24_1_1_U671 mul_24s_17s_41_1_1_U672 add_ln155_26_fu_4160_p2 xor_ln155_130_fu_4174_p2 and_ln155_156_fu_4180_p2 icmp_ln155_78_fu_4204_p2 icmp_ln155_79_fu_4220_p2 icmp_ln155_80_fu_4226_p2 select_ln155_104_fu_4232_p3 xor_ln155_131_fu_4240_p2 and_ln155_157_fu_4246_p2 select_ln155_105_fu_4252_p3 and_ln155_158_fu_5396_p2 xor_ln155_132_fu_4260_p2 or_ln155_58_fu_4266_p2 xor_ln155_133_fu_4272_p2 and_ln155_159_fu_4278_p2 and_ln155_160_fu_4284_p2 or_ln155_104_fu_5400_p2 xor_ln155_134_fu_5405_p2 and_ln155_161_fu_5411_p2 select_ln155_106_fu_5416_p3 or_ln155_59_fu_5423_p2 select_ln155_107_fu_5428_p3 sparsemux_9_4_24_1_1_U673 mul_24s_17s_41_1_1_U674 add_ln155_27_fu_4364_p2 xor_ln155_135_fu_4378_p2 and_ln155_162_fu_4384_p2 icmp_ln155_81_fu_4408_p2 icmp_ln155_82_fu_4424_p2 icmp_ln155_83_fu_4430_p2 select_ln155_108_fu_4436_p3 xor_ln155_136_fu_4444_p2 and_ln155_163_fu_4450_p2 select_ln155_109_fu_4456_p3 and_ln155_164_fu_5439_p2 xor_ln155_137_fu_4464_p2 or_ln155_60_fu_4470_p2 xor_ln155_138_fu_4476_p2 and_ln155_165_fu_4482_p2 and_ln155_166_fu_4488_p2 or_ln155_105_fu_5443_p2 xor_ln155_139_fu_5448_p2 and_ln155_167_fu_5454_p2 select_ln155_110_fu_5459_p3 or_ln155_61_fu_5466_p2 select_ln155_111_fu_5471_p3 sparsemux_9_4_24_1_1_U675 mul_24s_17s_41_1_1_U676 add_ln155_28_fu_4568_p2 xor_ln155_140_fu_4582_p2 and_ln155_168_fu_4588_p2 icmp_ln155_84_fu_4612_p2 icmp_ln155_85_fu_4628_p2 icmp_ln155_86_fu_4634_p2 select_ln155_112_fu_4640_p3 xor_ln155_141_fu_4648_p2 and_ln155_169_fu_4654_p2 select_ln155_113_fu_4660_p3 and_ln155_170_fu_5482_p2 xor_ln155_142_fu_4668_p2 or_ln155_62_fu_4674_p2 xor_ln155_143_fu_4680_p2 and_ln155_171_fu_4686_p2 and_ln155_172_fu_4692_p2 or_ln155_106_fu_5486_p2 xor_ln155_144_fu_5491_p2 and_ln155_173_fu_5497_p2 select_ln155_114_fu_5502_p3 or_ln155_63_fu_5509_p2 select_ln155_115_fu_5514_p3 sparsemux_9_4_24_1_1_U677 mul_24s_17s_41_1_1_U678 add_ln155_29_fu_4772_p2 xor_ln155_145_fu_4786_p2 and_ln155_174_fu_4792_p2 icmp_ln155_87_fu_4816_p2 icmp_ln155_88_fu_4832_p2 icmp_ln155_89_fu_4838_p2 select_ln155_116_fu_4844_p3 xor_ln155_146_fu_4852_p2 and_ln155_175_fu_4858_p2 select_ln155_117_fu_4864_p3 and_ln155_176_fu_5525_p2 xor_ln155_147_fu_4872_p2 or_ln155_64_fu_4878_p2 xor_ln155_148_fu_4884_p2 and_ln155_177_fu_4890_p2 and_ln155_178_fu_4896_p2 or_ln155_107_fu_5529_p2 xor_ln155_149_fu_5534_p2 and_ln155_179_fu_5540_p2 select_ln155_118_fu_5545_p3 or_ln155_65_fu_5552_p2 select_ln155_119_fu_5557_p3 sparsemux_9_4_24_1_1_U679 mul_24s_17s_41_1_1_U680 add_ln155_30_fu_4976_p2 xor_ln155_150_fu_4990_p2 and_ln155_180_fu_4996_p2 icmp_ln155_90_fu_5020_p2 icmp_ln155_91_fu_5036_p2 icmp_ln155_92_fu_5042_p2 select_ln155_120_fu_5048_p3 xor_ln155_151_fu_5056_p2 and_ln155_181_fu_5062_p2 select_ln155_121_fu_5068_p3 and_ln155_182_fu_5568_p2 xor_ln155_152_fu_5076_p2 or_ln155_66_fu_5082_p2 xor_ln155_153_fu_5088_p2 and_ln155_183_fu_5094_p2 and_ln155_184_fu_5100_p2 or_ln155_108_fu_5572_p2 xor_ln155_154_fu_5577_p2 and_ln155_185_fu_5583_p2 select_ln155_122_fu_5588_p3 or_ln155_67_fu_5595_p2 select_ln155_123_fu_5600_p3 sparsemux_9_4_24_1_1_U681 mul_24s_17s_41_1_1_U682 add_ln155_fu_5180_p2 xor_ln155_155_fu_5194_p2 and_ln155_186_fu_5200_p2 icmp_ln155_93_fu_5224_p2 icmp_ln155_94_fu_5240_p2 icmp_ln155_fu_5246_p2 select_ln155_124_fu_5252_p3 xor_ln155_156_fu_5260_p2 and_ln155_187_fu_5266_p2 select_ln155_125_fu_5272_p3 and_ln155_188_fu_5611_p2 xor_ln155_157_fu_5280_p2 or_ln155_68_fu_5286_p2 xor_ln155_158_fu_5292_p2 and_ln155_189_fu_5298_p2 and_ln155_190_fu_5304_p2 or_ln155_109_fu_5615_p2 xor_ln155_fu_5620_p2 and_ln155_fu_5626_p2 select_ln155_126_fu_5631_p3 or_ln155_69_fu_5638_p2 select_ln155_fu_5643_p3 add_ln152_fu_1634_p2"
        },
        {
          "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_152_108",
          "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_152_108_fu_1600",
          "BindInstances": "sparsemux_9_4_24_1_1_U718 mul_24s_17s_41_1_1_U719 add_ln155_fu_1719_p2 xor_ln155_fu_1733_p2 and_ln155_fu_1739_p2 icmp_ln155_fu_1763_p2 icmp_ln155_48_fu_1779_p2 icmp_ln155_49_fu_1785_p2 select_ln155_fu_1791_p3 xor_ln155_80_fu_1799_p2 and_ln155_96_fu_1805_p2 select_ln155_64_fu_1811_p3 and_ln155_97_fu_3334_p2 xor_ln155_81_fu_1819_p2 or_ln155_fu_1825_p2 xor_ln155_82_fu_1831_p2 and_ln155_98_fu_1837_p2 and_ln155_99_fu_1843_p2 or_ln155_48_fu_3338_p2 xor_ln155_83_fu_3343_p2 and_ln155_100_fu_3349_p2 select_ln155_65_fu_3354_p3 or_ln155_49_fu_3361_p2 select_ln155_66_fu_3366_p3 sparsemux_9_4_24_1_1_U720 mul_24s_17s_41_1_1_U721 add_ln155_16_fu_1980_p2 xor_ln155_84_fu_1994_p2 and_ln155_101_fu_2000_p2 icmp_ln155_50_fu_2024_p2 icmp_ln155_51_fu_2040_p2 icmp_ln155_52_fu_2046_p2 select_ln155_67_fu_2052_p3 xor_ln155_85_fu_2060_p2 and_ln155_102_fu_2066_p2 select_ln155_68_fu_2072_p3 and_ln155_103_fu_3377_p2 xor_ln155_86_fu_2080_p2 or_ln155_50_fu_2086_p2 xor_ln155_87_fu_2092_p2 and_ln155_104_fu_2098_p2 and_ln155_105_fu_2104_p2 or_ln155_51_fu_3381_p2 xor_ln155_88_fu_3386_p2 and_ln155_106_fu_3392_p2 select_ln155_69_fu_3397_p3 or_ln155_52_fu_3404_p2 select_ln155_70_fu_3409_p3 sparsemux_9_4_24_1_1_U722 mul_24s_17s_41_1_1_U723 add_ln155_17_fu_2184_p2 xor_ln155_89_fu_2198_p2 and_ln155_107_fu_2204_p2 icmp_ln155_53_fu_2228_p2 icmp_ln155_54_fu_2244_p2 icmp_ln155_55_fu_2250_p2 select_ln155_71_fu_2256_p3 xor_ln155_90_fu_2264_p2 and_ln155_108_fu_2270_p2 select_ln155_72_fu_2276_p3 and_ln155_109_fu_3420_p2 xor_ln155_91_fu_2284_p2 or_ln155_53_fu_2290_p2 xor_ln155_92_fu_2296_p2 and_ln155_110_fu_2302_p2 and_ln155_111_fu_2308_p2 or_ln155_54_fu_3424_p2 xor_ln155_93_fu_3429_p2 and_ln155_112_fu_3435_p2 select_ln155_73_fu_3440_p3 or_ln155_55_fu_3447_p2 select_ln155_74_fu_3452_p3 sparsemux_9_4_24_1_1_U724 mul_24s_17s_41_1_1_U725 add_ln155_18_fu_2388_p2 xor_ln155_94_fu_2402_p2 and_ln155_113_fu_2408_p2 icmp_ln155_56_fu_2432_p2 icmp_ln155_57_fu_2448_p2 icmp_ln155_58_fu_2454_p2 select_ln155_75_fu_2460_p3 xor_ln155_95_fu_2468_p2 and_ln155_114_fu_2474_p2 select_ln155_76_fu_2480_p3 and_ln155_115_fu_3463_p2 xor_ln155_96_fu_2488_p2 or_ln155_56_fu_2494_p2 xor_ln155_97_fu_2500_p2 and_ln155_116_fu_2506_p2 and_ln155_117_fu_2512_p2 or_ln155_57_fu_3467_p2 xor_ln155_98_fu_3472_p2 and_ln155_118_fu_3478_p2 select_ln155_77_fu_3483_p3 or_ln155_58_fu_3490_p2 select_ln155_78_fu_3495_p3 sparsemux_9_4_24_1_1_U726 mul_24s_17s_41_1_1_U727 add_ln155_19_fu_2592_p2 xor_ln155_99_fu_2606_p2 and_ln155_119_fu_2612_p2 icmp_ln155_59_fu_2636_p2 icmp_ln155_60_fu_2652_p2 icmp_ln155_61_fu_2658_p2 select_ln155_79_fu_2664_p3 xor_ln155_100_fu_2672_p2 and_ln155_120_fu_2678_p2 select_ln155_80_fu_2684_p3 and_ln155_121_fu_3506_p2 xor_ln155_101_fu_2692_p2 or_ln155_59_fu_2698_p2 xor_ln155_102_fu_2704_p2 and_ln155_122_fu_2710_p2 and_ln155_123_fu_2716_p2 or_ln155_60_fu_3510_p2 xor_ln155_103_fu_3515_p2 and_ln155_124_fu_3521_p2 select_ln155_81_fu_3526_p3 or_ln155_61_fu_3533_p2 select_ln155_82_fu_3538_p3 sparsemux_9_4_24_1_1_U728 mul_24s_17s_41_1_1_U729 add_ln155_20_fu_2796_p2 xor_ln155_104_fu_2810_p2 and_ln155_125_fu_2816_p2 icmp_ln155_62_fu_2840_p2 icmp_ln155_63_fu_2856_p2 icmp_ln155_64_fu_2862_p2 select_ln155_83_fu_2868_p3 xor_ln155_105_fu_2876_p2 and_ln155_126_fu_2882_p2 select_ln155_84_fu_2888_p3 and_ln155_127_fu_3549_p2 xor_ln155_106_fu_2896_p2 or_ln155_62_fu_2902_p2 xor_ln155_107_fu_2908_p2 and_ln155_128_fu_2914_p2 and_ln155_129_fu_2920_p2 or_ln155_63_fu_3553_p2 xor_ln155_108_fu_3558_p2 and_ln155_130_fu_3564_p2 select_ln155_85_fu_3569_p3 or_ln155_64_fu_3576_p2 select_ln155_86_fu_3581_p3 sparsemux_9_4_24_1_1_U730 mul_24s_17s_41_1_1_U731 add_ln155_21_fu_3000_p2 xor_ln155_109_fu_3014_p2 and_ln155_131_fu_3020_p2 icmp_ln155_65_fu_3044_p2 icmp_ln155_66_fu_3060_p2 icmp_ln155_67_fu_3066_p2 select_ln155_87_fu_3072_p3 xor_ln155_110_fu_3080_p2 and_ln155_132_fu_3086_p2 select_ln155_88_fu_3092_p3 and_ln155_133_fu_3592_p2 xor_ln155_111_fu_3100_p2 or_ln155_65_fu_3106_p2 xor_ln155_112_fu_3112_p2 and_ln155_134_fu_3118_p2 and_ln155_135_fu_3124_p2 or_ln155_66_fu_3596_p2 xor_ln155_113_fu_3601_p2 and_ln155_136_fu_3607_p2 select_ln155_89_fu_3612_p3 or_ln155_67_fu_3619_p2 select_ln155_90_fu_3624_p3 sparsemux_9_4_24_1_1_U732 mul_24s_17s_41_1_1_U733 add_ln155_22_fu_3204_p2 xor_ln155_114_fu_3218_p2 and_ln155_137_fu_3224_p2 icmp_ln155_68_fu_3248_p2 icmp_ln155_69_fu_3264_p2 icmp_ln155_70_fu_3270_p2 select_ln155_91_fu_3276_p3 xor_ln155_115_fu_3284_p2 and_ln155_138_fu_3290_p2 select_ln155_92_fu_3296_p3 and_ln155_139_fu_3635_p2 xor_ln155_116_fu_3304_p2 or_ln155_68_fu_3310_p2 xor_ln155_117_fu_3316_p2 and_ln155_140_fu_3322_p2 and_ln155_141_fu_3328_p2 or_ln155_69_fu_3639_p2 xor_ln155_118_fu_3644_p2 and_ln155_142_fu_3650_p2 select_ln155_93_fu_3655_p3 or_ln155_70_fu_3662_p2 select_ln155_94_fu_3667_p3 sparsemux_9_4_24_1_1_U734 mul_24s_17s_41_1_1_U735 add_ln155_23_fu_3752_p2 xor_ln155_119_fu_3766_p2 and_ln155_143_fu_3772_p2 icmp_ln155_71_fu_3796_p2 icmp_ln155_72_fu_3812_p2 icmp_ln155_73_fu_3818_p2 select_ln155_95_fu_3824_p3 xor_ln155_120_fu_3832_p2 and_ln155_144_fu_3838_p2 select_ln155_96_fu_3844_p3 and_ln155_145_fu_5310_p2 xor_ln155_121_fu_3852_p2 or_ln155_71_fu_3858_p2 xor_ln155_122_fu_3864_p2 and_ln155_146_fu_3870_p2 and_ln155_147_fu_3876_p2 or_ln155_72_fu_5314_p2 xor_ln155_123_fu_5319_p2 and_ln155_148_fu_5325_p2 select_ln155_97_fu_5330_p3 or_ln155_73_fu_5337_p2 select_ln155_98_fu_5342_p3 sparsemux_9_4_24_1_1_U736 mul_24s_17s_41_1_1_U737 add_ln155_24_fu_3956_p2 xor_ln155_124_fu_3970_p2 and_ln155_149_fu_3976_p2 icmp_ln155_74_fu_4000_p2 icmp_ln155_75_fu_4016_p2 icmp_ln155_76_fu_4022_p2 select_ln155_99_fu_4028_p3 xor_ln155_125_fu_4036_p2 and_ln155_150_fu_4042_p2 select_ln155_100_fu_4048_p3 and_ln155_151_fu_5353_p2 xor_ln155_126_fu_4056_p2 or_ln155_74_fu_4062_p2 xor_ln155_127_fu_4068_p2 and_ln155_152_fu_4074_p2 and_ln155_153_fu_4080_p2 or_ln155_75_fu_5357_p2 xor_ln155_128_fu_5362_p2 and_ln155_154_fu_5368_p2 select_ln155_101_fu_5373_p3 or_ln155_76_fu_5380_p2 select_ln155_102_fu_5385_p3 sparsemux_9_4_24_1_1_U738 mul_24s_17s_41_1_1_U739 add_ln155_25_fu_4160_p2 xor_ln155_129_fu_4174_p2 and_ln155_155_fu_4180_p2 icmp_ln155_77_fu_4204_p2 icmp_ln155_78_fu_4220_p2 icmp_ln155_79_fu_4226_p2 select_ln155_103_fu_4232_p3 xor_ln155_130_fu_4240_p2 and_ln155_156_fu_4246_p2 select_ln155_104_fu_4252_p3 and_ln155_157_fu_5396_p2 xor_ln155_131_fu_4260_p2 or_ln155_77_fu_4266_p2 xor_ln155_132_fu_4272_p2 and_ln155_158_fu_4278_p2 and_ln155_159_fu_4284_p2 or_ln155_78_fu_5400_p2 xor_ln155_133_fu_5405_p2 and_ln155_160_fu_5411_p2 select_ln155_105_fu_5416_p3 or_ln155_79_fu_5423_p2 select_ln155_106_fu_5428_p3 sparsemux_9_4_24_1_1_U740 mul_24s_17s_41_1_1_U741 add_ln155_26_fu_4364_p2 xor_ln155_134_fu_4378_p2 and_ln155_161_fu_4384_p2 icmp_ln155_80_fu_4408_p2 icmp_ln155_81_fu_4424_p2 icmp_ln155_82_fu_4430_p2 select_ln155_107_fu_4436_p3 xor_ln155_135_fu_4444_p2 and_ln155_162_fu_4450_p2 select_ln155_108_fu_4456_p3 and_ln155_163_fu_5439_p2 xor_ln155_136_fu_4464_p2 or_ln155_80_fu_4470_p2 xor_ln155_137_fu_4476_p2 and_ln155_164_fu_4482_p2 and_ln155_165_fu_4488_p2 or_ln155_81_fu_5443_p2 xor_ln155_138_fu_5448_p2 and_ln155_166_fu_5454_p2 select_ln155_109_fu_5459_p3 or_ln155_82_fu_5466_p2 select_ln155_110_fu_5471_p3 sparsemux_9_4_24_1_1_U742 mul_24s_17s_41_1_1_U743 add_ln155_27_fu_4568_p2 xor_ln155_139_fu_4582_p2 and_ln155_167_fu_4588_p2 icmp_ln155_83_fu_4612_p2 icmp_ln155_84_fu_4628_p2 icmp_ln155_85_fu_4634_p2 select_ln155_111_fu_4640_p3 xor_ln155_140_fu_4648_p2 and_ln155_168_fu_4654_p2 select_ln155_112_fu_4660_p3 and_ln155_169_fu_5482_p2 xor_ln155_141_fu_4668_p2 or_ln155_83_fu_4674_p2 xor_ln155_142_fu_4680_p2 and_ln155_170_fu_4686_p2 and_ln155_171_fu_4692_p2 or_ln155_84_fu_5486_p2 xor_ln155_143_fu_5491_p2 and_ln155_172_fu_5497_p2 select_ln155_113_fu_5502_p3 or_ln155_85_fu_5509_p2 select_ln155_114_fu_5514_p3 sparsemux_9_4_24_1_1_U744 mul_24s_17s_41_1_1_U745 add_ln155_28_fu_4772_p2 xor_ln155_144_fu_4786_p2 and_ln155_173_fu_4792_p2 icmp_ln155_86_fu_4816_p2 icmp_ln155_87_fu_4832_p2 icmp_ln155_88_fu_4838_p2 select_ln155_115_fu_4844_p3 xor_ln155_145_fu_4852_p2 and_ln155_174_fu_4858_p2 select_ln155_116_fu_4864_p3 and_ln155_175_fu_5525_p2 xor_ln155_146_fu_4872_p2 or_ln155_86_fu_4878_p2 xor_ln155_147_fu_4884_p2 and_ln155_176_fu_4890_p2 and_ln155_177_fu_4896_p2 or_ln155_87_fu_5529_p2 xor_ln155_148_fu_5534_p2 and_ln155_178_fu_5540_p2 select_ln155_117_fu_5545_p3 or_ln155_88_fu_5552_p2 select_ln155_118_fu_5557_p3 sparsemux_9_4_24_1_1_U746 mul_24s_17s_41_1_1_U747 add_ln155_29_fu_4976_p2 xor_ln155_149_fu_4990_p2 and_ln155_179_fu_4996_p2 icmp_ln155_89_fu_5020_p2 icmp_ln155_90_fu_5036_p2 icmp_ln155_91_fu_5042_p2 select_ln155_119_fu_5048_p3 xor_ln155_150_fu_5056_p2 and_ln155_180_fu_5062_p2 select_ln155_120_fu_5068_p3 and_ln155_181_fu_5568_p2 xor_ln155_151_fu_5076_p2 or_ln155_89_fu_5082_p2 xor_ln155_152_fu_5088_p2 and_ln155_182_fu_5094_p2 and_ln155_183_fu_5100_p2 or_ln155_90_fu_5572_p2 xor_ln155_153_fu_5577_p2 and_ln155_184_fu_5583_p2 select_ln155_121_fu_5588_p3 or_ln155_91_fu_5595_p2 select_ln155_122_fu_5600_p3 sparsemux_9_4_24_1_1_U748 mul_24s_17s_41_1_1_U749 add_ln155_30_fu_5180_p2 xor_ln155_154_fu_5194_p2 and_ln155_185_fu_5200_p2 icmp_ln155_92_fu_5224_p2 icmp_ln155_93_fu_5240_p2 icmp_ln155_94_fu_5246_p2 select_ln155_123_fu_5252_p3 xor_ln155_155_fu_5260_p2 and_ln155_186_fu_5266_p2 select_ln155_124_fu_5272_p3 and_ln155_187_fu_5611_p2 xor_ln155_156_fu_5280_p2 or_ln155_92_fu_5286_p2 xor_ln155_157_fu_5292_p2 and_ln155_188_fu_5298_p2 and_ln155_189_fu_5304_p2 or_ln155_93_fu_5615_p2 xor_ln155_158_fu_5620_p2 and_ln155_190_fu_5626_p2 select_ln155_125_fu_5631_p3 or_ln155_94_fu_5638_p2 select_ln155_126_fu_5643_p3 add_ln152_fu_1634_p2"
        },
        {
          "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_152_109",
          "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_152_109_fu_1639",
          "BindInstances": "sparsemux_9_4_24_1_1_U785 mul_24s_17s_41_1_1_U786 add_ln155_fu_1719_p2 xor_ln155_fu_1733_p2 and_ln155_fu_1739_p2 icmp_ln155_fu_1763_p2 icmp_ln155_1_fu_1779_p2 icmp_ln155_2_fu_1785_p2 select_ln155_fu_1791_p3 xor_ln155_1_fu_1799_p2 and_ln155_1_fu_1805_p2 select_ln155_1_fu_1811_p3 and_ln155_2_fu_3334_p2 xor_ln155_2_fu_1819_p2 or_ln155_fu_1825_p2 xor_ln155_3_fu_1831_p2 and_ln155_3_fu_1837_p2 and_ln155_4_fu_1843_p2 or_ln155_1_fu_3338_p2 xor_ln155_4_fu_3343_p2 and_ln155_5_fu_3349_p2 select_ln155_2_fu_3354_p3 or_ln155_2_fu_3361_p2 select_ln155_3_fu_3366_p3 sparsemux_9_4_24_1_1_U787 mul_24s_17s_41_1_1_U788 add_ln155_1_fu_1980_p2 xor_ln155_5_fu_1994_p2 and_ln155_6_fu_2000_p2 icmp_ln155_3_fu_2024_p2 icmp_ln155_4_fu_2040_p2 icmp_ln155_5_fu_2046_p2 select_ln155_4_fu_2052_p3 xor_ln155_6_fu_2060_p2 and_ln155_7_fu_2066_p2 select_ln155_5_fu_2072_p3 and_ln155_8_fu_3377_p2 xor_ln155_7_fu_2080_p2 or_ln155_3_fu_2086_p2 xor_ln155_8_fu_2092_p2 and_ln155_9_fu_2098_p2 and_ln155_10_fu_2104_p2 or_ln155_4_fu_3381_p2 xor_ln155_9_fu_3386_p2 and_ln155_11_fu_3392_p2 select_ln155_6_fu_3397_p3 or_ln155_5_fu_3404_p2 select_ln155_7_fu_3409_p3 sparsemux_9_4_24_1_1_U789 mul_24s_17s_41_1_1_U790 add_ln155_2_fu_2184_p2 xor_ln155_10_fu_2198_p2 and_ln155_12_fu_2204_p2 icmp_ln155_6_fu_2228_p2 icmp_ln155_7_fu_2244_p2 icmp_ln155_8_fu_2250_p2 select_ln155_8_fu_2256_p3 xor_ln155_11_fu_2264_p2 and_ln155_13_fu_2270_p2 select_ln155_9_fu_2276_p3 and_ln155_14_fu_3420_p2 xor_ln155_12_fu_2284_p2 or_ln155_6_fu_2290_p2 xor_ln155_13_fu_2296_p2 and_ln155_15_fu_2302_p2 and_ln155_16_fu_2308_p2 or_ln155_7_fu_3424_p2 xor_ln155_14_fu_3429_p2 and_ln155_17_fu_3435_p2 select_ln155_10_fu_3440_p3 or_ln155_8_fu_3447_p2 select_ln155_11_fu_3452_p3 sparsemux_9_4_24_1_1_U791 mul_24s_17s_41_1_1_U792 add_ln155_3_fu_2388_p2 xor_ln155_15_fu_2402_p2 and_ln155_18_fu_2408_p2 icmp_ln155_9_fu_2432_p2 icmp_ln155_10_fu_2448_p2 icmp_ln155_11_fu_2454_p2 select_ln155_12_fu_2460_p3 xor_ln155_16_fu_2468_p2 and_ln155_19_fu_2474_p2 select_ln155_13_fu_2480_p3 and_ln155_20_fu_3463_p2 xor_ln155_17_fu_2488_p2 or_ln155_9_fu_2494_p2 xor_ln155_18_fu_2500_p2 and_ln155_21_fu_2506_p2 and_ln155_22_fu_2512_p2 or_ln155_10_fu_3467_p2 xor_ln155_19_fu_3472_p2 and_ln155_23_fu_3478_p2 select_ln155_14_fu_3483_p3 or_ln155_11_fu_3490_p2 select_ln155_15_fu_3495_p3 sparsemux_9_4_24_1_1_U793 mul_24s_17s_41_1_1_U794 add_ln155_4_fu_2592_p2 xor_ln155_20_fu_2606_p2 and_ln155_24_fu_2612_p2 icmp_ln155_12_fu_2636_p2 icmp_ln155_13_fu_2652_p2 icmp_ln155_14_fu_2658_p2 select_ln155_16_fu_2664_p3 xor_ln155_21_fu_2672_p2 and_ln155_25_fu_2678_p2 select_ln155_17_fu_2684_p3 and_ln155_26_fu_3506_p2 xor_ln155_22_fu_2692_p2 or_ln155_12_fu_2698_p2 xor_ln155_23_fu_2704_p2 and_ln155_27_fu_2710_p2 and_ln155_28_fu_2716_p2 or_ln155_13_fu_3510_p2 xor_ln155_24_fu_3515_p2 and_ln155_29_fu_3521_p2 select_ln155_18_fu_3526_p3 or_ln155_14_fu_3533_p2 select_ln155_19_fu_3538_p3 sparsemux_9_4_24_1_1_U795 mul_24s_17s_41_1_1_U796 add_ln155_5_fu_2796_p2 xor_ln155_25_fu_2810_p2 and_ln155_30_fu_2816_p2 icmp_ln155_15_fu_2840_p2 icmp_ln155_16_fu_2856_p2 icmp_ln155_17_fu_2862_p2 select_ln155_20_fu_2868_p3 xor_ln155_26_fu_2876_p2 and_ln155_31_fu_2882_p2 select_ln155_21_fu_2888_p3 and_ln155_32_fu_3549_p2 xor_ln155_27_fu_2896_p2 or_ln155_15_fu_2902_p2 xor_ln155_28_fu_2908_p2 and_ln155_33_fu_2914_p2 and_ln155_34_fu_2920_p2 or_ln155_16_fu_3553_p2 xor_ln155_29_fu_3558_p2 and_ln155_35_fu_3564_p2 select_ln155_22_fu_3569_p3 or_ln155_17_fu_3576_p2 select_ln155_23_fu_3581_p3 sparsemux_9_4_24_1_1_U797 mul_24s_17s_41_1_1_U798 add_ln155_6_fu_3000_p2 xor_ln155_30_fu_3014_p2 and_ln155_36_fu_3020_p2 icmp_ln155_18_fu_3044_p2 icmp_ln155_19_fu_3060_p2 icmp_ln155_20_fu_3066_p2 select_ln155_24_fu_3072_p3 xor_ln155_31_fu_3080_p2 and_ln155_37_fu_3086_p2 select_ln155_25_fu_3092_p3 and_ln155_38_fu_3592_p2 xor_ln155_32_fu_3100_p2 or_ln155_18_fu_3106_p2 xor_ln155_33_fu_3112_p2 and_ln155_39_fu_3118_p2 and_ln155_40_fu_3124_p2 or_ln155_19_fu_3596_p2 xor_ln155_34_fu_3601_p2 and_ln155_41_fu_3607_p2 select_ln155_26_fu_3612_p3 or_ln155_20_fu_3619_p2 select_ln155_27_fu_3624_p3 sparsemux_9_4_24_1_1_U799 mul_24s_17s_41_1_1_U800 add_ln155_7_fu_3204_p2 xor_ln155_35_fu_3218_p2 and_ln155_42_fu_3224_p2 icmp_ln155_21_fu_3248_p2 icmp_ln155_22_fu_3264_p2 icmp_ln155_23_fu_3270_p2 select_ln155_28_fu_3276_p3 xor_ln155_36_fu_3284_p2 and_ln155_43_fu_3290_p2 select_ln155_29_fu_3296_p3 and_ln155_44_fu_3635_p2 xor_ln155_37_fu_3304_p2 or_ln155_21_fu_3310_p2 xor_ln155_38_fu_3316_p2 and_ln155_45_fu_3322_p2 and_ln155_46_fu_3328_p2 or_ln155_22_fu_3639_p2 xor_ln155_39_fu_3644_p2 and_ln155_47_fu_3650_p2 select_ln155_30_fu_3655_p3 or_ln155_23_fu_3662_p2 select_ln155_31_fu_3667_p3 sparsemux_9_4_24_1_1_U801 mul_24s_17s_41_1_1_U802 add_ln155_8_fu_3752_p2 xor_ln155_40_fu_3766_p2 and_ln155_48_fu_3772_p2 icmp_ln155_24_fu_3796_p2 icmp_ln155_25_fu_3812_p2 icmp_ln155_26_fu_3818_p2 select_ln155_32_fu_3824_p3 xor_ln155_41_fu_3832_p2 and_ln155_49_fu_3838_p2 select_ln155_33_fu_3844_p3 and_ln155_50_fu_5310_p2 xor_ln155_42_fu_3852_p2 or_ln155_24_fu_3858_p2 xor_ln155_43_fu_3864_p2 and_ln155_51_fu_3870_p2 and_ln155_52_fu_3876_p2 or_ln155_25_fu_5314_p2 xor_ln155_44_fu_5319_p2 and_ln155_53_fu_5325_p2 select_ln155_34_fu_5330_p3 or_ln155_26_fu_5337_p2 select_ln155_35_fu_5342_p3 sparsemux_9_4_24_1_1_U803 mul_24s_17s_41_1_1_U804 add_ln155_9_fu_3956_p2 xor_ln155_45_fu_3970_p2 and_ln155_54_fu_3976_p2 icmp_ln155_27_fu_4000_p2 icmp_ln155_28_fu_4016_p2 icmp_ln155_29_fu_4022_p2 select_ln155_36_fu_4028_p3 xor_ln155_46_fu_4036_p2 and_ln155_55_fu_4042_p2 select_ln155_37_fu_4048_p3 and_ln155_56_fu_5353_p2 xor_ln155_47_fu_4056_p2 or_ln155_27_fu_4062_p2 xor_ln155_48_fu_4068_p2 and_ln155_57_fu_4074_p2 and_ln155_58_fu_4080_p2 or_ln155_28_fu_5357_p2 xor_ln155_49_fu_5362_p2 and_ln155_59_fu_5368_p2 select_ln155_38_fu_5373_p3 or_ln155_29_fu_5380_p2 select_ln155_39_fu_5385_p3 sparsemux_9_4_24_1_1_U805 mul_24s_17s_41_1_1_U806 add_ln155_10_fu_4160_p2 xor_ln155_50_fu_4174_p2 and_ln155_60_fu_4180_p2 icmp_ln155_30_fu_4204_p2 icmp_ln155_31_fu_4220_p2 icmp_ln155_32_fu_4226_p2 select_ln155_40_fu_4232_p3 xor_ln155_51_fu_4240_p2 and_ln155_61_fu_4246_p2 select_ln155_41_fu_4252_p3 and_ln155_62_fu_5396_p2 xor_ln155_52_fu_4260_p2 or_ln155_30_fu_4266_p2 xor_ln155_53_fu_4272_p2 and_ln155_63_fu_4278_p2 and_ln155_64_fu_4284_p2 or_ln155_31_fu_5400_p2 xor_ln155_54_fu_5405_p2 and_ln155_65_fu_5411_p2 select_ln155_42_fu_5416_p3 or_ln155_32_fu_5423_p2 select_ln155_43_fu_5428_p3 sparsemux_9_4_24_1_1_U807 mul_24s_17s_41_1_1_U808 add_ln155_11_fu_4364_p2 xor_ln155_55_fu_4378_p2 and_ln155_66_fu_4384_p2 icmp_ln155_33_fu_4408_p2 icmp_ln155_34_fu_4424_p2 icmp_ln155_35_fu_4430_p2 select_ln155_44_fu_4436_p3 xor_ln155_56_fu_4444_p2 and_ln155_67_fu_4450_p2 select_ln155_45_fu_4456_p3 and_ln155_68_fu_5439_p2 xor_ln155_57_fu_4464_p2 or_ln155_33_fu_4470_p2 xor_ln155_58_fu_4476_p2 and_ln155_69_fu_4482_p2 and_ln155_70_fu_4488_p2 or_ln155_34_fu_5443_p2 xor_ln155_59_fu_5448_p2 and_ln155_71_fu_5454_p2 select_ln155_46_fu_5459_p3 or_ln155_35_fu_5466_p2 select_ln155_47_fu_5471_p3 sparsemux_9_4_24_1_1_U809 mul_24s_17s_41_1_1_U810 add_ln155_12_fu_4568_p2 xor_ln155_60_fu_4582_p2 and_ln155_72_fu_4588_p2 icmp_ln155_36_fu_4612_p2 icmp_ln155_37_fu_4628_p2 icmp_ln155_38_fu_4634_p2 select_ln155_48_fu_4640_p3 xor_ln155_61_fu_4648_p2 and_ln155_73_fu_4654_p2 select_ln155_49_fu_4660_p3 and_ln155_74_fu_5482_p2 xor_ln155_62_fu_4668_p2 or_ln155_36_fu_4674_p2 xor_ln155_63_fu_4680_p2 and_ln155_75_fu_4686_p2 and_ln155_76_fu_4692_p2 or_ln155_37_fu_5486_p2 xor_ln155_64_fu_5491_p2 and_ln155_77_fu_5497_p2 select_ln155_50_fu_5502_p3 or_ln155_38_fu_5509_p2 select_ln155_51_fu_5514_p3 sparsemux_9_4_24_1_1_U811 mul_24s_17s_41_1_1_U812 add_ln155_13_fu_4772_p2 xor_ln155_65_fu_4786_p2 and_ln155_78_fu_4792_p2 icmp_ln155_39_fu_4816_p2 icmp_ln155_40_fu_4832_p2 icmp_ln155_41_fu_4838_p2 select_ln155_52_fu_4844_p3 xor_ln155_66_fu_4852_p2 and_ln155_79_fu_4858_p2 select_ln155_53_fu_4864_p3 and_ln155_80_fu_5525_p2 xor_ln155_67_fu_4872_p2 or_ln155_39_fu_4878_p2 xor_ln155_68_fu_4884_p2 and_ln155_81_fu_4890_p2 and_ln155_82_fu_4896_p2 or_ln155_40_fu_5529_p2 xor_ln155_69_fu_5534_p2 and_ln155_83_fu_5540_p2 select_ln155_54_fu_5545_p3 or_ln155_41_fu_5552_p2 select_ln155_55_fu_5557_p3 sparsemux_9_4_24_1_1_U813 mul_24s_17s_41_1_1_U814 add_ln155_14_fu_4976_p2 xor_ln155_70_fu_4990_p2 and_ln155_84_fu_4996_p2 icmp_ln155_42_fu_5020_p2 icmp_ln155_43_fu_5036_p2 icmp_ln155_44_fu_5042_p2 select_ln155_56_fu_5048_p3 xor_ln155_71_fu_5056_p2 and_ln155_85_fu_5062_p2 select_ln155_57_fu_5068_p3 and_ln155_86_fu_5568_p2 xor_ln155_72_fu_5076_p2 or_ln155_42_fu_5082_p2 xor_ln155_73_fu_5088_p2 and_ln155_87_fu_5094_p2 and_ln155_88_fu_5100_p2 or_ln155_43_fu_5572_p2 xor_ln155_74_fu_5577_p2 and_ln155_89_fu_5583_p2 select_ln155_58_fu_5588_p3 or_ln155_44_fu_5595_p2 select_ln155_59_fu_5600_p3 sparsemux_9_4_24_1_1_U815 mul_24s_17s_41_1_1_U816 add_ln155_15_fu_5180_p2 xor_ln155_75_fu_5194_p2 and_ln155_90_fu_5200_p2 icmp_ln155_45_fu_5224_p2 icmp_ln155_46_fu_5240_p2 icmp_ln155_47_fu_5246_p2 select_ln155_60_fu_5252_p3 xor_ln155_76_fu_5260_p2 and_ln155_91_fu_5266_p2 select_ln155_61_fu_5272_p3 and_ln155_92_fu_5611_p2 xor_ln155_77_fu_5280_p2 or_ln155_45_fu_5286_p2 xor_ln155_78_fu_5292_p2 and_ln155_93_fu_5298_p2 and_ln155_94_fu_5304_p2 or_ln155_46_fu_5615_p2 xor_ln155_79_fu_5620_p2 and_ln155_95_fu_5626_p2 select_ln155_62_fu_5631_p3 or_ln155_47_fu_5638_p2 select_ln155_63_fu_5643_p3 add_ln152_fu_1634_p2"
        },
        {
          "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_160_11_VITIS_LOOP_161_12",
          "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_160_11_VITIS_LOOP_161_12_fu_1678",
          "BindInstances": "icmp_ln160_fu_1124_p2 add_ln160_1_fu_1130_p2 add_ln160_fu_1142_p2 icmp_ln161_fu_1148_p2 select_ln160_fu_1154_p3 select_ln160_1_fu_1162_p3 sparsemux_33_4_24_1_1_U852 sparsemux_33_4_24_1_1_U853 sparsemux_33_4_24_1_1_U854 sparsemux_33_4_24_1_1_U855 sparsemux_9_2_24_1_1_U856 add_ln161_fu_1274_p2"
        }
      ]
    },
    "Info": {
      "top_kernel_Pipeline_VITIS_LOOP_103_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel_Pipeline_VITIS_LOOP_109_2_VITIS_LOOP_110_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel_Pipeline_VITIS_LOOP_121_5": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel_Pipeline_VITIS_LOOP_129_6": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel_Pipeline_VITIS_LOOP_121_51": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel_Pipeline_VITIS_LOOP_129_62": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel_Pipeline_VITIS_LOOP_121_53": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel_Pipeline_VITIS_LOOP_129_64": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel_Pipeline_VITIS_LOOP_121_55": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel_Pipeline_VITIS_LOOP_129_66": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel_Outline_VITIS_LOOP_117_4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel_Pipeline_VITIS_LOOP_139_7_VITIS_LOOP_140_8": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel_Pipeline_VITIS_LOOP_152_10": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel_Pipeline_VITIS_LOOP_152_107": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel_Pipeline_VITIS_LOOP_152_108": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel_Pipeline_VITIS_LOOP_152_109": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel_Pipeline_VITIS_LOOP_160_11_VITIS_LOOP_161_12": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "top_kernel_Pipeline_VITIS_LOOP_103_1": {
        "Latency": {
          "LatencyBest": "66",
          "LatencyAvg": "66",
          "LatencyWorst": "66",
          "PipelineII": "65",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "2.176"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_103_1",
            "TripCount": "64",
            "Latency": "64",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "9",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "56",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel_Pipeline_VITIS_LOOP_109_2_VITIS_LOOP_110_3": {
        "Latency": {
          "LatencyBest": "16387",
          "LatencyAvg": "16387",
          "LatencyWorst": "16387",
          "PipelineII": "16385",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_109_2_VITIS_LOOP_110_3",
            "TripCount": "16384",
            "Latency": "16385",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "75",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "174",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel_Pipeline_VITIS_LOOP_121_5": {
        "Latency": {
          "LatencyBest": "7",
          "LatencyAvg": "7",
          "LatencyWorst": "7",
          "PipelineII": "5",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "25.201"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_121_5",
            "TripCount": "4",
            "Latency": "5",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "69",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "1933",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel_Pipeline_VITIS_LOOP_129_6": {
        "Latency": {
          "LatencyBest": "47",
          "LatencyAvg": "47",
          "LatencyWorst": "47",
          "PipelineII": "5",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.823"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_129_6",
            "TripCount": "4",
            "Latency": "45",
            "PipelineII": "1",
            "PipelineDepth": "43"
          }],
        "Area": {
          "FF": "51226",
          "AVAIL_FF": "141120",
          "UTIL_FF": "36",
          "LUT": "40692",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "57",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel_Pipeline_VITIS_LOOP_121_51": {
        "Latency": {
          "LatencyBest": "7",
          "LatencyAvg": "7",
          "LatencyWorst": "7",
          "PipelineII": "5",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "25.201"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_121_5",
            "TripCount": "4",
            "Latency": "5",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "69",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "1933",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel_Pipeline_VITIS_LOOP_129_62": {
        "Latency": {
          "LatencyBest": "47",
          "LatencyAvg": "47",
          "LatencyWorst": "47",
          "PipelineII": "5",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.823"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_129_6",
            "TripCount": "4",
            "Latency": "45",
            "PipelineII": "1",
            "PipelineDepth": "43"
          }],
        "Area": {
          "FF": "51226",
          "AVAIL_FF": "141120",
          "UTIL_FF": "36",
          "LUT": "40692",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "57",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel_Pipeline_VITIS_LOOP_121_53": {
        "Latency": {
          "LatencyBest": "7",
          "LatencyAvg": "7",
          "LatencyWorst": "7",
          "PipelineII": "5",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "25.201"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_121_5",
            "TripCount": "4",
            "Latency": "5",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "69",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "1933",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel_Pipeline_VITIS_LOOP_129_64": {
        "Latency": {
          "LatencyBest": "47",
          "LatencyAvg": "47",
          "LatencyWorst": "47",
          "PipelineII": "5",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.823"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_129_6",
            "TripCount": "4",
            "Latency": "45",
            "PipelineII": "1",
            "PipelineDepth": "43"
          }],
        "Area": {
          "FF": "51226",
          "AVAIL_FF": "141120",
          "UTIL_FF": "36",
          "LUT": "40692",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "57",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel_Pipeline_VITIS_LOOP_121_55": {
        "Latency": {
          "LatencyBest": "7",
          "LatencyAvg": "7",
          "LatencyWorst": "7",
          "PipelineII": "5",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "25.201"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_121_5",
            "TripCount": "4",
            "Latency": "5",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "69",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "1933",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel_Pipeline_VITIS_LOOP_129_66": {
        "Latency": {
          "LatencyBest": "47",
          "LatencyAvg": "47",
          "LatencyWorst": "47",
          "PipelineII": "5",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.823"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_129_6",
            "TripCount": "4",
            "Latency": "45",
            "PipelineII": "1",
            "PipelineDepth": "43"
          }],
        "Area": {
          "FF": "51226",
          "AVAIL_FF": "141120",
          "UTIL_FF": "36",
          "LUT": "40692",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "57",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel_Outline_VITIS_LOOP_117_4": {
        "Latency": {
          "LatencyBest": "3713",
          "LatencyAvg": "3713",
          "LatencyWorst": "3713",
          "PipelineII": "3713",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "25.201"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_117_4",
            "TripCount": "64",
            "Latency": "3712",
            "PipelineII": "",
            "PipelineDepth": "58"
          }],
        "Area": {
          "FF": "205306",
          "AVAIL_FF": "141120",
          "UTIL_FF": "145",
          "LUT": "172696",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "244",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel_Pipeline_VITIS_LOOP_139_7_VITIS_LOOP_140_8": {
        "Latency": {
          "LatencyBest": "1028",
          "LatencyAvg": "1028",
          "LatencyWorst": "1028",
          "PipelineII": "1025",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "24.712"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_139_7_VITIS_LOOP_140_8",
            "TripCount": "1024",
            "Latency": "1026",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "FF": "1849",
          "AVAIL_FF": "141120",
          "UTIL_FF": "1",
          "LUT": "3840",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "5",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel_Pipeline_VITIS_LOOP_152_10": {
        "Latency": {
          "LatencyBest": "35",
          "LatencyAvg": "35",
          "LatencyWorst": "35",
          "PipelineII": "34",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.116"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_152_10",
            "TripCount": "16",
            "Latency": "33",
            "PipelineII": "2",
            "PipelineDepth": "4"
          }],
        "Area": {
          "DSP": "16",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "4",
          "FF": "553",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "4605",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "6",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel_Pipeline_VITIS_LOOP_152_107": {
        "Latency": {
          "LatencyBest": "35",
          "LatencyAvg": "35",
          "LatencyWorst": "35",
          "PipelineII": "34",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.116"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_152_10",
            "TripCount": "16",
            "Latency": "33",
            "PipelineII": "2",
            "PipelineDepth": "4"
          }],
        "Area": {
          "DSP": "16",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "4",
          "FF": "553",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "4605",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "6",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel_Pipeline_VITIS_LOOP_152_108": {
        "Latency": {
          "LatencyBest": "35",
          "LatencyAvg": "35",
          "LatencyWorst": "35",
          "PipelineII": "34",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.116"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_152_10",
            "TripCount": "16",
            "Latency": "33",
            "PipelineII": "2",
            "PipelineDepth": "4"
          }],
        "Area": {
          "DSP": "16",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "4",
          "FF": "553",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "4605",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "6",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel_Pipeline_VITIS_LOOP_152_109": {
        "Latency": {
          "LatencyBest": "35",
          "LatencyAvg": "35",
          "LatencyWorst": "35",
          "PipelineII": "34",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.116"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_152_10",
            "TripCount": "16",
            "Latency": "33",
            "PipelineII": "2",
            "PipelineDepth": "4"
          }],
        "Area": {
          "DSP": "16",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "4",
          "FF": "553",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "4605",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "6",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel_Pipeline_VITIS_LOOP_160_11_VITIS_LOOP_161_12": {
        "Latency": {
          "LatencyBest": "16387",
          "LatencyAvg": "16387",
          "LatencyWorst": "16387",
          "PipelineII": "16385",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_160_11_VITIS_LOOP_161_12",
            "TripCount": "16384",
            "Latency": "16385",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "66",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "470",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel": {
        "Latency": {
          "LatencyBest": "38212",
          "LatencyAvg": "38212",
          "LatencyWorst": "38212",
          "PipelineII": "38213",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "25.201"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_148_9",
            "TripCount": "16",
            "Latency": "608",
            "PipelineII": "",
            "PipelineDepth": "38"
          }],
        "Area": {
          "BRAM_18K": "578",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "133",
          "DSP": "64",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "17",
          "FF": "212047",
          "AVAIL_FF": "141120",
          "UTIL_FF": "150",
          "LUT": "211019",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "299",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2026-02-03 01:06:50 EST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2025.1.1"
  }
}
