\hypertarget{struct_f_m_c___bank2___type_def}{}\doxysection{FMC\+\_\+\+Bank2\+\_\+\+Type\+Def Struct Reference}
\label{struct_f_m_c___bank2___type_def}\index{FMC\_Bank2\_TypeDef@{FMC\_Bank2\_TypeDef}}


Flexible Memory Controller Bank2.  




{\ttfamily \#include $<$stm32h743xx.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_m_c___bank2___type_def_ab0cb1d704ee64c62ad5be55522a2683a}{PCR2}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_m_c___bank2___type_def_a89623ee198737b29dc0a803310605a83}{SR2}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_m_c___bank2___type_def_a2e5a7a96de68a6612affa6df8c309c3d}{PMEM2}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_m_c___bank2___type_def_a9c1bc909ec5ed32df45444488ea6668b}{PATT2}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_f_m_c___bank2___type_def_af86c61a5d38a4fc9cef942a12744486b}{RESERVED0}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_m_c___bank2___type_def_a05a47a1664adc7a3db3fa3e83fe883b4}{ECCR2}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Flexible Memory Controller Bank2. 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l00985}{985}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.



\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_f_m_c___bank2___type_def_a05a47a1664adc7a3db3fa3e83fe883b4}\label{struct_f_m_c___bank2___type_def_a05a47a1664adc7a3db3fa3e83fe883b4}} 
\index{FMC\_Bank2\_TypeDef@{FMC\_Bank2\_TypeDef}!ECCR2@{ECCR2}}
\index{ECCR2@{ECCR2}!FMC\_Bank2\_TypeDef@{FMC\_Bank2\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ECCR2}{ECCR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ECCR2}

NAND Flash ECC result registers 2, Address offset\+: 0x74 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l00992}{992}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_f_m_c___bank2___type_def_a9c1bc909ec5ed32df45444488ea6668b}\label{struct_f_m_c___bank2___type_def_a9c1bc909ec5ed32df45444488ea6668b}} 
\index{FMC\_Bank2\_TypeDef@{FMC\_Bank2\_TypeDef}!PATT2@{PATT2}}
\index{PATT2@{PATT2}!FMC\_Bank2\_TypeDef@{FMC\_Bank2\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PATT2}{PATT2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PATT2}

NAND Flash Attribute memory space timing register 2, Address offset\+: 0x6C 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l00990}{990}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_f_m_c___bank2___type_def_ab0cb1d704ee64c62ad5be55522a2683a}\label{struct_f_m_c___bank2___type_def_ab0cb1d704ee64c62ad5be55522a2683a}} 
\index{FMC\_Bank2\_TypeDef@{FMC\_Bank2\_TypeDef}!PCR2@{PCR2}}
\index{PCR2@{PCR2}!FMC\_Bank2\_TypeDef@{FMC\_Bank2\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PCR2}{PCR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PCR2}

NAND Flash control register 2, Address offset\+: 0x60 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l00987}{987}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_f_m_c___bank2___type_def_a2e5a7a96de68a6612affa6df8c309c3d}\label{struct_f_m_c___bank2___type_def_a2e5a7a96de68a6612affa6df8c309c3d}} 
\index{FMC\_Bank2\_TypeDef@{FMC\_Bank2\_TypeDef}!PMEM2@{PMEM2}}
\index{PMEM2@{PMEM2}!FMC\_Bank2\_TypeDef@{FMC\_Bank2\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PMEM2}{PMEM2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PMEM2}

NAND Flash Common memory space timing register 2, Address offset\+: 0x68 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l00989}{989}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_f_m_c___bank2___type_def_af86c61a5d38a4fc9cef942a12744486b}\label{struct_f_m_c___bank2___type_def_af86c61a5d38a4fc9cef942a12744486b}} 
\index{FMC\_Bank2\_TypeDef@{FMC\_Bank2\_TypeDef}!RESERVED0@{RESERVED0}}
\index{RESERVED0@{RESERVED0}!FMC\_Bank2\_TypeDef@{FMC\_Bank2\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED0}{RESERVED0}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED0}

Reserved, 0x70 ~\newline
 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l00991}{991}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_f_m_c___bank2___type_def_a89623ee198737b29dc0a803310605a83}\label{struct_f_m_c___bank2___type_def_a89623ee198737b29dc0a803310605a83}} 
\index{FMC\_Bank2\_TypeDef@{FMC\_Bank2\_TypeDef}!SR2@{SR2}}
\index{SR2@{SR2}!FMC\_Bank2\_TypeDef@{FMC\_Bank2\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SR2}{SR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SR2}

NAND Flash FIFO status and interrupt register 2, Address offset\+: 0x64 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l00988}{988}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+Roth/\+STM32\+Cube\+IDE/workspace\+\_\+1.\+11.\+0/\+TRex/lib/hal/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+H7xx/\+Include/\mbox{\hyperlink{stm32h743xx_8h}{stm32h743xx.\+h}}\end{DoxyCompactItemize}
