Analysis & Synthesis report for vedic_32x32
Sun May 29 23:32:05 2022
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Parameter Settings for User Entity Instance: vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z1|add_4_bit:z5
 10. Parameter Settings for User Entity Instance: vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z1|add_6_bit:z6
 11. Parameter Settings for User Entity Instance: vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z1|add_6_bit:z7
 12. Parameter Settings for User Entity Instance: vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z2|add_4_bit:z5
 13. Parameter Settings for User Entity Instance: vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z2|add_6_bit:z6
 14. Parameter Settings for User Entity Instance: vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z2|add_6_bit:z7
 15. Parameter Settings for User Entity Instance: vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z3|add_4_bit:z5
 16. Parameter Settings for User Entity Instance: vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z3|add_6_bit:z6
 17. Parameter Settings for User Entity Instance: vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z3|add_6_bit:z7
 18. Parameter Settings for User Entity Instance: vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z4|add_4_bit:z5
 19. Parameter Settings for User Entity Instance: vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z4|add_6_bit:z6
 20. Parameter Settings for User Entity Instance: vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z4|add_6_bit:z7
 21. Parameter Settings for User Entity Instance: vedic_16x16:z1|vedic_8x8:z1|add_8_bit:z5
 22. Parameter Settings for User Entity Instance: vedic_16x16:z1|vedic_8x8:z1|add_12_bit:z6
 23. Parameter Settings for User Entity Instance: vedic_16x16:z1|vedic_8x8:z1|add_12_bit:z7
 24. Parameter Settings for User Entity Instance: vedic_16x16:z1|vedic_8x8:z2|vedic_4x4:z1|add_4_bit:z5
 25. Parameter Settings for User Entity Instance: vedic_16x16:z1|vedic_8x8:z2|vedic_4x4:z1|add_6_bit:z6
 26. Parameter Settings for User Entity Instance: vedic_16x16:z1|vedic_8x8:z2|vedic_4x4:z1|add_6_bit:z7
 27. Parameter Settings for User Entity Instance: vedic_16x16:z1|vedic_8x8:z2|vedic_4x4:z2|add_4_bit:z5
 28. Parameter Settings for User Entity Instance: vedic_16x16:z1|vedic_8x8:z2|vedic_4x4:z2|add_6_bit:z6
 29. Parameter Settings for User Entity Instance: vedic_16x16:z1|vedic_8x8:z2|vedic_4x4:z2|add_6_bit:z7
 30. Parameter Settings for User Entity Instance: vedic_16x16:z1|vedic_8x8:z2|vedic_4x4:z3|add_4_bit:z5
 31. Parameter Settings for User Entity Instance: vedic_16x16:z1|vedic_8x8:z2|vedic_4x4:z3|add_6_bit:z6
 32. Parameter Settings for User Entity Instance: vedic_16x16:z1|vedic_8x8:z2|vedic_4x4:z3|add_6_bit:z7
 33. Parameter Settings for User Entity Instance: vedic_16x16:z1|vedic_8x8:z2|vedic_4x4:z4|add_4_bit:z5
 34. Parameter Settings for User Entity Instance: vedic_16x16:z1|vedic_8x8:z2|vedic_4x4:z4|add_6_bit:z6
 35. Parameter Settings for User Entity Instance: vedic_16x16:z1|vedic_8x8:z2|vedic_4x4:z4|add_6_bit:z7
 36. Parameter Settings for User Entity Instance: vedic_16x16:z1|vedic_8x8:z2|add_8_bit:z5
 37. Parameter Settings for User Entity Instance: vedic_16x16:z1|vedic_8x8:z2|add_12_bit:z6
 38. Parameter Settings for User Entity Instance: vedic_16x16:z1|vedic_8x8:z2|add_12_bit:z7
 39. Parameter Settings for User Entity Instance: vedic_16x16:z1|vedic_8x8:z3|vedic_4x4:z1|add_4_bit:z5
 40. Parameter Settings for User Entity Instance: vedic_16x16:z1|vedic_8x8:z3|vedic_4x4:z1|add_6_bit:z6
 41. Parameter Settings for User Entity Instance: vedic_16x16:z1|vedic_8x8:z3|vedic_4x4:z1|add_6_bit:z7
 42. Parameter Settings for User Entity Instance: vedic_16x16:z1|vedic_8x8:z3|vedic_4x4:z2|add_4_bit:z5
 43. Parameter Settings for User Entity Instance: vedic_16x16:z1|vedic_8x8:z3|vedic_4x4:z2|add_6_bit:z6
 44. Parameter Settings for User Entity Instance: vedic_16x16:z1|vedic_8x8:z3|vedic_4x4:z2|add_6_bit:z7
 45. Parameter Settings for User Entity Instance: vedic_16x16:z1|vedic_8x8:z3|vedic_4x4:z3|add_4_bit:z5
 46. Parameter Settings for User Entity Instance: vedic_16x16:z1|vedic_8x8:z3|vedic_4x4:z3|add_6_bit:z6
 47. Parameter Settings for User Entity Instance: vedic_16x16:z1|vedic_8x8:z3|vedic_4x4:z3|add_6_bit:z7
 48. Parameter Settings for User Entity Instance: vedic_16x16:z1|vedic_8x8:z3|vedic_4x4:z4|add_4_bit:z5
 49. Parameter Settings for User Entity Instance: vedic_16x16:z1|vedic_8x8:z3|vedic_4x4:z4|add_6_bit:z6
 50. Parameter Settings for User Entity Instance: vedic_16x16:z1|vedic_8x8:z3|vedic_4x4:z4|add_6_bit:z7
 51. Parameter Settings for User Entity Instance: vedic_16x16:z1|vedic_8x8:z3|add_8_bit:z5
 52. Parameter Settings for User Entity Instance: vedic_16x16:z1|vedic_8x8:z3|add_12_bit:z6
 53. Parameter Settings for User Entity Instance: vedic_16x16:z1|vedic_8x8:z3|add_12_bit:z7
 54. Parameter Settings for User Entity Instance: vedic_16x16:z1|vedic_8x8:z4|vedic_4x4:z1|add_4_bit:z5
 55. Parameter Settings for User Entity Instance: vedic_16x16:z1|vedic_8x8:z4|vedic_4x4:z1|add_6_bit:z6
 56. Parameter Settings for User Entity Instance: vedic_16x16:z1|vedic_8x8:z4|vedic_4x4:z1|add_6_bit:z7
 57. Parameter Settings for User Entity Instance: vedic_16x16:z1|vedic_8x8:z4|vedic_4x4:z2|add_4_bit:z5
 58. Parameter Settings for User Entity Instance: vedic_16x16:z1|vedic_8x8:z4|vedic_4x4:z2|add_6_bit:z6
 59. Parameter Settings for User Entity Instance: vedic_16x16:z1|vedic_8x8:z4|vedic_4x4:z2|add_6_bit:z7
 60. Parameter Settings for User Entity Instance: vedic_16x16:z1|vedic_8x8:z4|vedic_4x4:z3|add_4_bit:z5
 61. Parameter Settings for User Entity Instance: vedic_16x16:z1|vedic_8x8:z4|vedic_4x4:z3|add_6_bit:z6
 62. Parameter Settings for User Entity Instance: vedic_16x16:z1|vedic_8x8:z4|vedic_4x4:z3|add_6_bit:z7
 63. Parameter Settings for User Entity Instance: vedic_16x16:z1|vedic_8x8:z4|vedic_4x4:z4|add_4_bit:z5
 64. Parameter Settings for User Entity Instance: vedic_16x16:z1|vedic_8x8:z4|vedic_4x4:z4|add_6_bit:z6
 65. Parameter Settings for User Entity Instance: vedic_16x16:z1|vedic_8x8:z4|vedic_4x4:z4|add_6_bit:z7
 66. Parameter Settings for User Entity Instance: vedic_16x16:z1|vedic_8x8:z4|add_8_bit:z5
 67. Parameter Settings for User Entity Instance: vedic_16x16:z1|vedic_8x8:z4|add_12_bit:z6
 68. Parameter Settings for User Entity Instance: vedic_16x16:z1|vedic_8x8:z4|add_12_bit:z7
 69. Parameter Settings for User Entity Instance: vedic_16x16:z1|add_16_bit:z5
 70. Parameter Settings for User Entity Instance: vedic_16x16:z1|add_24_bit:z6
 71. Parameter Settings for User Entity Instance: vedic_16x16:z1|add_24_bit:z7
 72. Parameter Settings for User Entity Instance: vedic_16x16:z2|vedic_8x8:z1|vedic_4x4:z1|add_4_bit:z5
 73. Parameter Settings for User Entity Instance: vedic_16x16:z2|vedic_8x8:z1|vedic_4x4:z1|add_6_bit:z6
 74. Parameter Settings for User Entity Instance: vedic_16x16:z2|vedic_8x8:z1|vedic_4x4:z1|add_6_bit:z7
 75. Parameter Settings for User Entity Instance: vedic_16x16:z2|vedic_8x8:z1|vedic_4x4:z2|add_4_bit:z5
 76. Parameter Settings for User Entity Instance: vedic_16x16:z2|vedic_8x8:z1|vedic_4x4:z2|add_6_bit:z6
 77. Parameter Settings for User Entity Instance: vedic_16x16:z2|vedic_8x8:z1|vedic_4x4:z2|add_6_bit:z7
 78. Parameter Settings for User Entity Instance: vedic_16x16:z2|vedic_8x8:z1|vedic_4x4:z3|add_4_bit:z5
 79. Parameter Settings for User Entity Instance: vedic_16x16:z2|vedic_8x8:z1|vedic_4x4:z3|add_6_bit:z6
 80. Parameter Settings for User Entity Instance: vedic_16x16:z2|vedic_8x8:z1|vedic_4x4:z3|add_6_bit:z7
 81. Parameter Settings for User Entity Instance: vedic_16x16:z2|vedic_8x8:z1|vedic_4x4:z4|add_4_bit:z5
 82. Parameter Settings for User Entity Instance: vedic_16x16:z2|vedic_8x8:z1|vedic_4x4:z4|add_6_bit:z6
 83. Parameter Settings for User Entity Instance: vedic_16x16:z2|vedic_8x8:z1|vedic_4x4:z4|add_6_bit:z7
 84. Parameter Settings for User Entity Instance: vedic_16x16:z2|vedic_8x8:z1|add_8_bit:z5
 85. Parameter Settings for User Entity Instance: vedic_16x16:z2|vedic_8x8:z1|add_12_bit:z6
 86. Parameter Settings for User Entity Instance: vedic_16x16:z2|vedic_8x8:z1|add_12_bit:z7
 87. Parameter Settings for User Entity Instance: vedic_16x16:z2|vedic_8x8:z2|vedic_4x4:z1|add_4_bit:z5
 88. Parameter Settings for User Entity Instance: vedic_16x16:z2|vedic_8x8:z2|vedic_4x4:z1|add_6_bit:z6
 89. Parameter Settings for User Entity Instance: vedic_16x16:z2|vedic_8x8:z2|vedic_4x4:z1|add_6_bit:z7
 90. Parameter Settings for User Entity Instance: vedic_16x16:z2|vedic_8x8:z2|vedic_4x4:z2|add_4_bit:z5
 91. Parameter Settings for User Entity Instance: vedic_16x16:z2|vedic_8x8:z2|vedic_4x4:z2|add_6_bit:z6
 92. Parameter Settings for User Entity Instance: vedic_16x16:z2|vedic_8x8:z2|vedic_4x4:z2|add_6_bit:z7
 93. Parameter Settings for User Entity Instance: vedic_16x16:z2|vedic_8x8:z2|vedic_4x4:z3|add_4_bit:z5
 94. Parameter Settings for User Entity Instance: vedic_16x16:z2|vedic_8x8:z2|vedic_4x4:z3|add_6_bit:z6
 95. Parameter Settings for User Entity Instance: vedic_16x16:z2|vedic_8x8:z2|vedic_4x4:z3|add_6_bit:z7
 96. Parameter Settings for User Entity Instance: vedic_16x16:z2|vedic_8x8:z2|vedic_4x4:z4|add_4_bit:z5
 97. Parameter Settings for User Entity Instance: vedic_16x16:z2|vedic_8x8:z2|vedic_4x4:z4|add_6_bit:z6
 98. Parameter Settings for User Entity Instance: vedic_16x16:z2|vedic_8x8:z2|vedic_4x4:z4|add_6_bit:z7
 99. Parameter Settings for User Entity Instance: vedic_16x16:z2|vedic_8x8:z2|add_8_bit:z5
100. Parameter Settings for User Entity Instance: vedic_16x16:z2|vedic_8x8:z2|add_12_bit:z6
101. Parameter Settings for User Entity Instance: vedic_16x16:z2|vedic_8x8:z2|add_12_bit:z7
102. Parameter Settings for User Entity Instance: vedic_16x16:z2|vedic_8x8:z3|vedic_4x4:z1|add_4_bit:z5
103. Parameter Settings for User Entity Instance: vedic_16x16:z2|vedic_8x8:z3|vedic_4x4:z1|add_6_bit:z6
104. Parameter Settings for User Entity Instance: vedic_16x16:z2|vedic_8x8:z3|vedic_4x4:z1|add_6_bit:z7
105. Parameter Settings for User Entity Instance: vedic_16x16:z2|vedic_8x8:z3|vedic_4x4:z2|add_4_bit:z5
106. Parameter Settings for User Entity Instance: vedic_16x16:z2|vedic_8x8:z3|vedic_4x4:z2|add_6_bit:z6
107. Parameter Settings for User Entity Instance: vedic_16x16:z2|vedic_8x8:z3|vedic_4x4:z2|add_6_bit:z7
108. Parameter Settings for User Entity Instance: vedic_16x16:z2|vedic_8x8:z3|vedic_4x4:z3|add_4_bit:z5
109. Parameter Settings for User Entity Instance: vedic_16x16:z2|vedic_8x8:z3|vedic_4x4:z3|add_6_bit:z6
110. Parameter Settings for User Entity Instance: vedic_16x16:z2|vedic_8x8:z3|vedic_4x4:z3|add_6_bit:z7
111. Parameter Settings for User Entity Instance: vedic_16x16:z2|vedic_8x8:z3|vedic_4x4:z4|add_4_bit:z5
112. Parameter Settings for User Entity Instance: vedic_16x16:z2|vedic_8x8:z3|vedic_4x4:z4|add_6_bit:z6
113. Parameter Settings for User Entity Instance: vedic_16x16:z2|vedic_8x8:z3|vedic_4x4:z4|add_6_bit:z7
114. Parameter Settings for User Entity Instance: vedic_16x16:z2|vedic_8x8:z3|add_8_bit:z5
115. Parameter Settings for User Entity Instance: vedic_16x16:z2|vedic_8x8:z3|add_12_bit:z6
116. Parameter Settings for User Entity Instance: vedic_16x16:z2|vedic_8x8:z3|add_12_bit:z7
117. Parameter Settings for User Entity Instance: vedic_16x16:z2|vedic_8x8:z4|vedic_4x4:z1|add_4_bit:z5
118. Parameter Settings for User Entity Instance: vedic_16x16:z2|vedic_8x8:z4|vedic_4x4:z1|add_6_bit:z6
119. Parameter Settings for User Entity Instance: vedic_16x16:z2|vedic_8x8:z4|vedic_4x4:z1|add_6_bit:z7
120. Parameter Settings for User Entity Instance: vedic_16x16:z2|vedic_8x8:z4|vedic_4x4:z2|add_4_bit:z5
121. Parameter Settings for User Entity Instance: vedic_16x16:z2|vedic_8x8:z4|vedic_4x4:z2|add_6_bit:z6
122. Parameter Settings for User Entity Instance: vedic_16x16:z2|vedic_8x8:z4|vedic_4x4:z2|add_6_bit:z7
123. Parameter Settings for User Entity Instance: vedic_16x16:z2|vedic_8x8:z4|vedic_4x4:z3|add_4_bit:z5
124. Parameter Settings for User Entity Instance: vedic_16x16:z2|vedic_8x8:z4|vedic_4x4:z3|add_6_bit:z6
125. Parameter Settings for User Entity Instance: vedic_16x16:z2|vedic_8x8:z4|vedic_4x4:z3|add_6_bit:z7
126. Parameter Settings for User Entity Instance: vedic_16x16:z2|vedic_8x8:z4|vedic_4x4:z4|add_4_bit:z5
127. Parameter Settings for User Entity Instance: vedic_16x16:z2|vedic_8x8:z4|vedic_4x4:z4|add_6_bit:z6
128. Parameter Settings for User Entity Instance: vedic_16x16:z2|vedic_8x8:z4|vedic_4x4:z4|add_6_bit:z7
129. Parameter Settings for User Entity Instance: vedic_16x16:z2|vedic_8x8:z4|add_8_bit:z5
130. Parameter Settings for User Entity Instance: vedic_16x16:z2|vedic_8x8:z4|add_12_bit:z6
131. Parameter Settings for User Entity Instance: vedic_16x16:z2|vedic_8x8:z4|add_12_bit:z7
132. Parameter Settings for User Entity Instance: vedic_16x16:z2|add_16_bit:z5
133. Parameter Settings for User Entity Instance: vedic_16x16:z2|add_24_bit:z6
134. Parameter Settings for User Entity Instance: vedic_16x16:z2|add_24_bit:z7
135. Parameter Settings for User Entity Instance: vedic_16x16:z3|vedic_8x8:z1|vedic_4x4:z1|add_4_bit:z5
136. Parameter Settings for User Entity Instance: vedic_16x16:z3|vedic_8x8:z1|vedic_4x4:z1|add_6_bit:z6
137. Parameter Settings for User Entity Instance: vedic_16x16:z3|vedic_8x8:z1|vedic_4x4:z1|add_6_bit:z7
138. Parameter Settings for User Entity Instance: vedic_16x16:z3|vedic_8x8:z1|vedic_4x4:z2|add_4_bit:z5
139. Parameter Settings for User Entity Instance: vedic_16x16:z3|vedic_8x8:z1|vedic_4x4:z2|add_6_bit:z6
140. Parameter Settings for User Entity Instance: vedic_16x16:z3|vedic_8x8:z1|vedic_4x4:z2|add_6_bit:z7
141. Parameter Settings for User Entity Instance: vedic_16x16:z3|vedic_8x8:z1|vedic_4x4:z3|add_4_bit:z5
142. Parameter Settings for User Entity Instance: vedic_16x16:z3|vedic_8x8:z1|vedic_4x4:z3|add_6_bit:z6
143. Parameter Settings for User Entity Instance: vedic_16x16:z3|vedic_8x8:z1|vedic_4x4:z3|add_6_bit:z7
144. Parameter Settings for User Entity Instance: vedic_16x16:z3|vedic_8x8:z1|vedic_4x4:z4|add_4_bit:z5
145. Parameter Settings for User Entity Instance: vedic_16x16:z3|vedic_8x8:z1|vedic_4x4:z4|add_6_bit:z6
146. Parameter Settings for User Entity Instance: vedic_16x16:z3|vedic_8x8:z1|vedic_4x4:z4|add_6_bit:z7
147. Parameter Settings for User Entity Instance: vedic_16x16:z3|vedic_8x8:z1|add_8_bit:z5
148. Parameter Settings for User Entity Instance: vedic_16x16:z3|vedic_8x8:z1|add_12_bit:z6
149. Parameter Settings for User Entity Instance: vedic_16x16:z3|vedic_8x8:z1|add_12_bit:z7
150. Parameter Settings for User Entity Instance: vedic_16x16:z3|vedic_8x8:z2|vedic_4x4:z1|add_4_bit:z5
151. Parameter Settings for User Entity Instance: vedic_16x16:z3|vedic_8x8:z2|vedic_4x4:z1|add_6_bit:z6
152. Parameter Settings for User Entity Instance: vedic_16x16:z3|vedic_8x8:z2|vedic_4x4:z1|add_6_bit:z7
153. Parameter Settings for User Entity Instance: vedic_16x16:z3|vedic_8x8:z2|vedic_4x4:z2|add_4_bit:z5
154. Parameter Settings for User Entity Instance: vedic_16x16:z3|vedic_8x8:z2|vedic_4x4:z2|add_6_bit:z6
155. Parameter Settings for User Entity Instance: vedic_16x16:z3|vedic_8x8:z2|vedic_4x4:z2|add_6_bit:z7
156. Parameter Settings for User Entity Instance: vedic_16x16:z3|vedic_8x8:z2|vedic_4x4:z3|add_4_bit:z5
157. Parameter Settings for User Entity Instance: vedic_16x16:z3|vedic_8x8:z2|vedic_4x4:z3|add_6_bit:z6
158. Parameter Settings for User Entity Instance: vedic_16x16:z3|vedic_8x8:z2|vedic_4x4:z3|add_6_bit:z7
159. Parameter Settings for User Entity Instance: vedic_16x16:z3|vedic_8x8:z2|vedic_4x4:z4|add_4_bit:z5
160. Parameter Settings for User Entity Instance: vedic_16x16:z3|vedic_8x8:z2|vedic_4x4:z4|add_6_bit:z6
161. Parameter Settings for User Entity Instance: vedic_16x16:z3|vedic_8x8:z2|vedic_4x4:z4|add_6_bit:z7
162. Parameter Settings for User Entity Instance: vedic_16x16:z3|vedic_8x8:z2|add_8_bit:z5
163. Parameter Settings for User Entity Instance: vedic_16x16:z3|vedic_8x8:z2|add_12_bit:z6
164. Parameter Settings for User Entity Instance: vedic_16x16:z3|vedic_8x8:z2|add_12_bit:z7
165. Parameter Settings for User Entity Instance: vedic_16x16:z3|vedic_8x8:z3|vedic_4x4:z1|add_4_bit:z5
166. Parameter Settings for User Entity Instance: vedic_16x16:z3|vedic_8x8:z3|vedic_4x4:z1|add_6_bit:z6
167. Parameter Settings for User Entity Instance: vedic_16x16:z3|vedic_8x8:z3|vedic_4x4:z1|add_6_bit:z7
168. Parameter Settings for User Entity Instance: vedic_16x16:z3|vedic_8x8:z3|vedic_4x4:z2|add_4_bit:z5
169. Parameter Settings for User Entity Instance: vedic_16x16:z3|vedic_8x8:z3|vedic_4x4:z2|add_6_bit:z6
170. Parameter Settings for User Entity Instance: vedic_16x16:z3|vedic_8x8:z3|vedic_4x4:z2|add_6_bit:z7
171. Parameter Settings for User Entity Instance: vedic_16x16:z3|vedic_8x8:z3|vedic_4x4:z3|add_4_bit:z5
172. Parameter Settings for User Entity Instance: vedic_16x16:z3|vedic_8x8:z3|vedic_4x4:z3|add_6_bit:z6
173. Parameter Settings for User Entity Instance: vedic_16x16:z3|vedic_8x8:z3|vedic_4x4:z3|add_6_bit:z7
174. Parameter Settings for User Entity Instance: vedic_16x16:z3|vedic_8x8:z3|vedic_4x4:z4|add_4_bit:z5
175. Parameter Settings for User Entity Instance: vedic_16x16:z3|vedic_8x8:z3|vedic_4x4:z4|add_6_bit:z6
176. Parameter Settings for User Entity Instance: vedic_16x16:z3|vedic_8x8:z3|vedic_4x4:z4|add_6_bit:z7
177. Parameter Settings for User Entity Instance: vedic_16x16:z3|vedic_8x8:z3|add_8_bit:z5
178. Parameter Settings for User Entity Instance: vedic_16x16:z3|vedic_8x8:z3|add_12_bit:z6
179. Parameter Settings for User Entity Instance: vedic_16x16:z3|vedic_8x8:z3|add_12_bit:z7
180. Parameter Settings for User Entity Instance: vedic_16x16:z3|vedic_8x8:z4|vedic_4x4:z1|add_4_bit:z5
181. Parameter Settings for User Entity Instance: vedic_16x16:z3|vedic_8x8:z4|vedic_4x4:z1|add_6_bit:z6
182. Parameter Settings for User Entity Instance: vedic_16x16:z3|vedic_8x8:z4|vedic_4x4:z1|add_6_bit:z7
183. Parameter Settings for User Entity Instance: vedic_16x16:z3|vedic_8x8:z4|vedic_4x4:z2|add_4_bit:z5
184. Parameter Settings for User Entity Instance: vedic_16x16:z3|vedic_8x8:z4|vedic_4x4:z2|add_6_bit:z6
185. Parameter Settings for User Entity Instance: vedic_16x16:z3|vedic_8x8:z4|vedic_4x4:z2|add_6_bit:z7
186. Parameter Settings for User Entity Instance: vedic_16x16:z3|vedic_8x8:z4|vedic_4x4:z3|add_4_bit:z5
187. Parameter Settings for User Entity Instance: vedic_16x16:z3|vedic_8x8:z4|vedic_4x4:z3|add_6_bit:z6
188. Parameter Settings for User Entity Instance: vedic_16x16:z3|vedic_8x8:z4|vedic_4x4:z3|add_6_bit:z7
189. Parameter Settings for User Entity Instance: vedic_16x16:z3|vedic_8x8:z4|vedic_4x4:z4|add_4_bit:z5
190. Parameter Settings for User Entity Instance: vedic_16x16:z3|vedic_8x8:z4|vedic_4x4:z4|add_6_bit:z6
191. Parameter Settings for User Entity Instance: vedic_16x16:z3|vedic_8x8:z4|vedic_4x4:z4|add_6_bit:z7
192. Parameter Settings for User Entity Instance: vedic_16x16:z3|vedic_8x8:z4|add_8_bit:z5
193. Parameter Settings for User Entity Instance: vedic_16x16:z3|vedic_8x8:z4|add_12_bit:z6
194. Parameter Settings for User Entity Instance: vedic_16x16:z3|vedic_8x8:z4|add_12_bit:z7
195. Parameter Settings for User Entity Instance: vedic_16x16:z3|add_16_bit:z5
196. Parameter Settings for User Entity Instance: vedic_16x16:z3|add_24_bit:z6
197. Parameter Settings for User Entity Instance: vedic_16x16:z3|add_24_bit:z7
198. Parameter Settings for User Entity Instance: vedic_16x16:z4|vedic_8x8:z1|vedic_4x4:z1|add_4_bit:z5
199. Parameter Settings for User Entity Instance: vedic_16x16:z4|vedic_8x8:z1|vedic_4x4:z1|add_6_bit:z6
200. Parameter Settings for User Entity Instance: vedic_16x16:z4|vedic_8x8:z1|vedic_4x4:z1|add_6_bit:z7
201. Parameter Settings for User Entity Instance: vedic_16x16:z4|vedic_8x8:z1|vedic_4x4:z2|add_4_bit:z5
202. Parameter Settings for User Entity Instance: vedic_16x16:z4|vedic_8x8:z1|vedic_4x4:z2|add_6_bit:z6
203. Parameter Settings for User Entity Instance: vedic_16x16:z4|vedic_8x8:z1|vedic_4x4:z2|add_6_bit:z7
204. Parameter Settings for User Entity Instance: vedic_16x16:z4|vedic_8x8:z1|vedic_4x4:z3|add_4_bit:z5
205. Parameter Settings for User Entity Instance: vedic_16x16:z4|vedic_8x8:z1|vedic_4x4:z3|add_6_bit:z6
206. Parameter Settings for User Entity Instance: vedic_16x16:z4|vedic_8x8:z1|vedic_4x4:z3|add_6_bit:z7
207. Parameter Settings for User Entity Instance: vedic_16x16:z4|vedic_8x8:z1|vedic_4x4:z4|add_4_bit:z5
208. Parameter Settings for User Entity Instance: vedic_16x16:z4|vedic_8x8:z1|vedic_4x4:z4|add_6_bit:z6
209. Parameter Settings for User Entity Instance: vedic_16x16:z4|vedic_8x8:z1|vedic_4x4:z4|add_6_bit:z7
210. Parameter Settings for User Entity Instance: vedic_16x16:z4|vedic_8x8:z1|add_8_bit:z5
211. Parameter Settings for User Entity Instance: vedic_16x16:z4|vedic_8x8:z1|add_12_bit:z6
212. Parameter Settings for User Entity Instance: vedic_16x16:z4|vedic_8x8:z1|add_12_bit:z7
213. Parameter Settings for User Entity Instance: vedic_16x16:z4|vedic_8x8:z2|vedic_4x4:z1|add_4_bit:z5
214. Parameter Settings for User Entity Instance: vedic_16x16:z4|vedic_8x8:z2|vedic_4x4:z1|add_6_bit:z6
215. Parameter Settings for User Entity Instance: vedic_16x16:z4|vedic_8x8:z2|vedic_4x4:z1|add_6_bit:z7
216. Parameter Settings for User Entity Instance: vedic_16x16:z4|vedic_8x8:z2|vedic_4x4:z2|add_4_bit:z5
217. Parameter Settings for User Entity Instance: vedic_16x16:z4|vedic_8x8:z2|vedic_4x4:z2|add_6_bit:z6
218. Parameter Settings for User Entity Instance: vedic_16x16:z4|vedic_8x8:z2|vedic_4x4:z2|add_6_bit:z7
219. Parameter Settings for User Entity Instance: vedic_16x16:z4|vedic_8x8:z2|vedic_4x4:z3|add_4_bit:z5
220. Parameter Settings for User Entity Instance: vedic_16x16:z4|vedic_8x8:z2|vedic_4x4:z3|add_6_bit:z6
221. Parameter Settings for User Entity Instance: vedic_16x16:z4|vedic_8x8:z2|vedic_4x4:z3|add_6_bit:z7
222. Parameter Settings for User Entity Instance: vedic_16x16:z4|vedic_8x8:z2|vedic_4x4:z4|add_4_bit:z5
223. Parameter Settings for User Entity Instance: vedic_16x16:z4|vedic_8x8:z2|vedic_4x4:z4|add_6_bit:z6
224. Parameter Settings for User Entity Instance: vedic_16x16:z4|vedic_8x8:z2|vedic_4x4:z4|add_6_bit:z7
225. Parameter Settings for User Entity Instance: vedic_16x16:z4|vedic_8x8:z2|add_8_bit:z5
226. Parameter Settings for User Entity Instance: vedic_16x16:z4|vedic_8x8:z2|add_12_bit:z6
227. Parameter Settings for User Entity Instance: vedic_16x16:z4|vedic_8x8:z2|add_12_bit:z7
228. Parameter Settings for User Entity Instance: vedic_16x16:z4|vedic_8x8:z3|vedic_4x4:z1|add_4_bit:z5
229. Parameter Settings for User Entity Instance: vedic_16x16:z4|vedic_8x8:z3|vedic_4x4:z1|add_6_bit:z6
230. Parameter Settings for User Entity Instance: vedic_16x16:z4|vedic_8x8:z3|vedic_4x4:z1|add_6_bit:z7
231. Parameter Settings for User Entity Instance: vedic_16x16:z4|vedic_8x8:z3|vedic_4x4:z2|add_4_bit:z5
232. Parameter Settings for User Entity Instance: vedic_16x16:z4|vedic_8x8:z3|vedic_4x4:z2|add_6_bit:z6
233. Parameter Settings for User Entity Instance: vedic_16x16:z4|vedic_8x8:z3|vedic_4x4:z2|add_6_bit:z7
234. Parameter Settings for User Entity Instance: vedic_16x16:z4|vedic_8x8:z3|vedic_4x4:z3|add_4_bit:z5
235. Parameter Settings for User Entity Instance: vedic_16x16:z4|vedic_8x8:z3|vedic_4x4:z3|add_6_bit:z6
236. Parameter Settings for User Entity Instance: vedic_16x16:z4|vedic_8x8:z3|vedic_4x4:z3|add_6_bit:z7
237. Parameter Settings for User Entity Instance: vedic_16x16:z4|vedic_8x8:z3|vedic_4x4:z4|add_4_bit:z5
238. Parameter Settings for User Entity Instance: vedic_16x16:z4|vedic_8x8:z3|vedic_4x4:z4|add_6_bit:z6
239. Parameter Settings for User Entity Instance: vedic_16x16:z4|vedic_8x8:z3|vedic_4x4:z4|add_6_bit:z7
240. Parameter Settings for User Entity Instance: vedic_16x16:z4|vedic_8x8:z3|add_8_bit:z5
241. Parameter Settings for User Entity Instance: vedic_16x16:z4|vedic_8x8:z3|add_12_bit:z6
242. Parameter Settings for User Entity Instance: vedic_16x16:z4|vedic_8x8:z3|add_12_bit:z7
243. Parameter Settings for User Entity Instance: vedic_16x16:z4|vedic_8x8:z4|vedic_4x4:z1|add_4_bit:z5
244. Parameter Settings for User Entity Instance: vedic_16x16:z4|vedic_8x8:z4|vedic_4x4:z1|add_6_bit:z6
245. Parameter Settings for User Entity Instance: vedic_16x16:z4|vedic_8x8:z4|vedic_4x4:z1|add_6_bit:z7
246. Parameter Settings for User Entity Instance: vedic_16x16:z4|vedic_8x8:z4|vedic_4x4:z2|add_4_bit:z5
247. Parameter Settings for User Entity Instance: vedic_16x16:z4|vedic_8x8:z4|vedic_4x4:z2|add_6_bit:z6
248. Parameter Settings for User Entity Instance: vedic_16x16:z4|vedic_8x8:z4|vedic_4x4:z2|add_6_bit:z7
249. Parameter Settings for User Entity Instance: vedic_16x16:z4|vedic_8x8:z4|vedic_4x4:z3|add_4_bit:z5
250. Parameter Settings for User Entity Instance: vedic_16x16:z4|vedic_8x8:z4|vedic_4x4:z3|add_6_bit:z6
251. Parameter Settings for User Entity Instance: vedic_16x16:z4|vedic_8x8:z4|vedic_4x4:z3|add_6_bit:z7
252. Parameter Settings for User Entity Instance: vedic_16x16:z4|vedic_8x8:z4|vedic_4x4:z4|add_4_bit:z5
253. Parameter Settings for User Entity Instance: vedic_16x16:z4|vedic_8x8:z4|vedic_4x4:z4|add_6_bit:z6
254. Parameter Settings for User Entity Instance: vedic_16x16:z4|vedic_8x8:z4|vedic_4x4:z4|add_6_bit:z7
255. Parameter Settings for User Entity Instance: vedic_16x16:z4|vedic_8x8:z4|add_8_bit:z5
256. Parameter Settings for User Entity Instance: vedic_16x16:z4|vedic_8x8:z4|add_12_bit:z6
257. Parameter Settings for User Entity Instance: vedic_16x16:z4|vedic_8x8:z4|add_12_bit:z7
258. Parameter Settings for User Entity Instance: vedic_16x16:z4|add_16_bit:z5
259. Parameter Settings for User Entity Instance: vedic_16x16:z4|add_24_bit:z6
260. Parameter Settings for User Entity Instance: vedic_16x16:z4|add_24_bit:z7
261. Parameter Settings for User Entity Instance: add_32_bit:z5
262. Parameter Settings for User Entity Instance: add_48_bit:z6
263. Parameter Settings for User Entity Instance: add_48_bit:z7
264. Port Connectivity Checks: "add_48_bit:z7"
265. Port Connectivity Checks: "add_48_bit:z6|full_adder:generate_N_bit_Adder[47].f"
266. Port Connectivity Checks: "add_48_bit:z6"
267. Port Connectivity Checks: "add_32_bit:z5|full_adder:generate_N_bit_Adder[31].f"
268. Port Connectivity Checks: "add_32_bit:z5"
269. Port Connectivity Checks: "vedic_16x16:z1|add_24_bit:z7"
270. Port Connectivity Checks: "vedic_16x16:z1|add_24_bit:z6|full_adder:generate_N_bit_Adder[23].f"
271. Port Connectivity Checks: "vedic_16x16:z1|add_24_bit:z6"
272. Port Connectivity Checks: "vedic_16x16:z1|add_16_bit:z5|full_adder:generate_N_bit_Adder[15].f"
273. Port Connectivity Checks: "vedic_16x16:z1|add_16_bit:z5"
274. Port Connectivity Checks: "vedic_16x16:z1|vedic_8x8:z1|add_12_bit:z7"
275. Port Connectivity Checks: "vedic_16x16:z1|vedic_8x8:z1|add_12_bit:z6|full_adder:generate_N_bit_Adder[11].f"
276. Port Connectivity Checks: "vedic_16x16:z1|vedic_8x8:z1|add_12_bit:z6"
277. Port Connectivity Checks: "vedic_16x16:z1|vedic_8x8:z1|add_8_bit:z5|full_adder:generate_N_bit_Adder[7].f"
278. Port Connectivity Checks: "vedic_16x16:z1|vedic_8x8:z1|add_8_bit:z5"
279. Port Connectivity Checks: "vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z4"
280. Port Connectivity Checks: "vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z3"
281. Port Connectivity Checks: "vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z2"
282. Port Connectivity Checks: "vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z1|add_6_bit:z7"
283. Port Connectivity Checks: "vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z1|add_6_bit:z6|full_adder:generate_N_bit_Adder[5].f"
284. Port Connectivity Checks: "vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z1|add_6_bit:z6"
285. Port Connectivity Checks: "vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z1|add_4_bit:z5|full_adder:generate_N_bit_Adder[3].f"
286. Port Connectivity Checks: "vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z1|add_4_bit:z5"
287. Port Connectivity Checks: "vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z1"
288. Elapsed Time Per Partition
289. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun May 29 23:32:05 2022           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; vedic_32x32                                     ;
; Top-level Entity Name              ; vedic_32x32                                     ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 3,462                                           ;
;     Total combinational functions  ; 3,462                                           ;
;     Dedicated logic registers      ; 0                                               ;
; Total registers                    ; 0                                               ;
; Total pins                         ; 128                                             ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0                                               ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; vedic_32x32        ; vedic_32x32        ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                               ;
+----------------------------------+-----------------+------------------------------+----------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path           ; Library ;
+----------------------------------+-----------------+------------------------------+----------------------------------------+---------+
; vedic_32x32.v                    ; yes             ; User Verilog HDL File        ; C:/altera/verilog_220412/vedic_32x32.v ;         ;
; add_32_bit.v                     ; yes             ; Auto-Found Verilog HDL File  ; C:/altera/verilog_220412/add_32_bit.v  ;         ;
+----------------------------------+-----------------+------------------------------+----------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 3,462 ;
;                                             ;       ;
; Total combinational functions               ; 3462  ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 2368  ;
;     -- 3 input functions                    ; 471   ;
;     -- <=2 input functions                  ; 623   ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 3462  ;
;     -- arithmetic mode                      ; 0     ;
;                                             ;       ;
; Total registers                             ; 0     ;
;     -- Dedicated logic registers            ; 0     ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 128   ;
; Embedded Multiplier 9-bit elements          ; 0     ;
; Maximum fan-out node                        ; b[14] ;
; Maximum fan-out                             ; 96    ;
; Total fan-out                               ; 12195 ;
; Average fan-out                             ; 3.40  ;
+---------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                        ;
+-------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                            ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                     ; Library Name ;
+-------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------+--------------+
; |vedic_32x32                                          ; 3462 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 128  ; 0            ; |vedic_32x32                                                                                            ; work         ;
;    |add_32_bit:z5|                                    ; 59 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|add_32_bit:z5                                                                              ; work         ;
;       |full_adder:generate_N_bit_Adder[10].f|         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|add_32_bit:z5|full_adder:generate_N_bit_Adder[10].f                                        ; work         ;
;       |full_adder:generate_N_bit_Adder[11].f|         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|add_32_bit:z5|full_adder:generate_N_bit_Adder[11].f                                        ; work         ;
;       |full_adder:generate_N_bit_Adder[12].f|         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|add_32_bit:z5|full_adder:generate_N_bit_Adder[12].f                                        ; work         ;
;       |full_adder:generate_N_bit_Adder[13].f|         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|add_32_bit:z5|full_adder:generate_N_bit_Adder[13].f                                        ; work         ;
;       |full_adder:generate_N_bit_Adder[14].f|         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|add_32_bit:z5|full_adder:generate_N_bit_Adder[14].f                                        ; work         ;
;       |full_adder:generate_N_bit_Adder[15].f|         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|add_32_bit:z5|full_adder:generate_N_bit_Adder[15].f                                        ; work         ;
;       |full_adder:generate_N_bit_Adder[16].f|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|add_32_bit:z5|full_adder:generate_N_bit_Adder[16].f                                        ; work         ;
;       |full_adder:generate_N_bit_Adder[17].f|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|add_32_bit:z5|full_adder:generate_N_bit_Adder[17].f                                        ; work         ;
;       |full_adder:generate_N_bit_Adder[18].f|         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|add_32_bit:z5|full_adder:generate_N_bit_Adder[18].f                                        ; work         ;
;       |full_adder:generate_N_bit_Adder[19].f|         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|add_32_bit:z5|full_adder:generate_N_bit_Adder[19].f                                        ; work         ;
;       |full_adder:generate_N_bit_Adder[1].f|          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|add_32_bit:z5|full_adder:generate_N_bit_Adder[1].f                                         ; work         ;
;       |full_adder:generate_N_bit_Adder[20].f|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|add_32_bit:z5|full_adder:generate_N_bit_Adder[20].f                                        ; work         ;
;       |full_adder:generate_N_bit_Adder[21].f|         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|add_32_bit:z5|full_adder:generate_N_bit_Adder[21].f                                        ; work         ;
;       |full_adder:generate_N_bit_Adder[22].f|         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|add_32_bit:z5|full_adder:generate_N_bit_Adder[22].f                                        ; work         ;
;       |full_adder:generate_N_bit_Adder[23].f|         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|add_32_bit:z5|full_adder:generate_N_bit_Adder[23].f                                        ; work         ;
;       |full_adder:generate_N_bit_Adder[24].f|         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|add_32_bit:z5|full_adder:generate_N_bit_Adder[24].f                                        ; work         ;
;       |full_adder:generate_N_bit_Adder[25].f|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|add_32_bit:z5|full_adder:generate_N_bit_Adder[25].f                                        ; work         ;
;       |full_adder:generate_N_bit_Adder[26].f|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|add_32_bit:z5|full_adder:generate_N_bit_Adder[26].f                                        ; work         ;
;       |full_adder:generate_N_bit_Adder[27].f|         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|add_32_bit:z5|full_adder:generate_N_bit_Adder[27].f                                        ; work         ;
;       |full_adder:generate_N_bit_Adder[28].f|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|add_32_bit:z5|full_adder:generate_N_bit_Adder[28].f                                        ; work         ;
;       |full_adder:generate_N_bit_Adder[29].f|         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|add_32_bit:z5|full_adder:generate_N_bit_Adder[29].f                                        ; work         ;
;       |full_adder:generate_N_bit_Adder[2].f|          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|add_32_bit:z5|full_adder:generate_N_bit_Adder[2].f                                         ; work         ;
;       |full_adder:generate_N_bit_Adder[30].f|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|add_32_bit:z5|full_adder:generate_N_bit_Adder[30].f                                        ; work         ;
;       |full_adder:generate_N_bit_Adder[31].f|         ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|add_32_bit:z5|full_adder:generate_N_bit_Adder[31].f                                        ; work         ;
;       |full_adder:generate_N_bit_Adder[3].f|          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|add_32_bit:z5|full_adder:generate_N_bit_Adder[3].f                                         ; work         ;
;       |full_adder:generate_N_bit_Adder[4].f|          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|add_32_bit:z5|full_adder:generate_N_bit_Adder[4].f                                         ; work         ;
;       |full_adder:generate_N_bit_Adder[5].f|          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|add_32_bit:z5|full_adder:generate_N_bit_Adder[5].f                                         ; work         ;
;       |full_adder:generate_N_bit_Adder[6].f|          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|add_32_bit:z5|full_adder:generate_N_bit_Adder[6].f                                         ; work         ;
;       |full_adder:generate_N_bit_Adder[7].f|          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|add_32_bit:z5|full_adder:generate_N_bit_Adder[7].f                                         ; work         ;
;       |full_adder:generate_N_bit_Adder[8].f|          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|add_32_bit:z5|full_adder:generate_N_bit_Adder[8].f                                         ; work         ;
;       |full_adder:generate_N_bit_Adder[9].f|          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|add_32_bit:z5|full_adder:generate_N_bit_Adder[9].f                                         ; work         ;
;       |half_adder:generate_N_bit_Adder[0].f|          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|add_32_bit:z5|half_adder:generate_N_bit_Adder[0].f                                         ; work         ;
;    |add_48_bit:z6|                                    ; 45 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|add_48_bit:z6                                                                              ; work         ;
;       |full_adder:generate_N_bit_Adder[16].f|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|add_48_bit:z6|full_adder:generate_N_bit_Adder[16].f                                        ; work         ;
;       |full_adder:generate_N_bit_Adder[17].f|         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|add_48_bit:z6|full_adder:generate_N_bit_Adder[17].f                                        ; work         ;
;       |full_adder:generate_N_bit_Adder[18].f|         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|add_48_bit:z6|full_adder:generate_N_bit_Adder[18].f                                        ; work         ;
;       |full_adder:generate_N_bit_Adder[19].f|         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|add_48_bit:z6|full_adder:generate_N_bit_Adder[19].f                                        ; work         ;
;       |full_adder:generate_N_bit_Adder[20].f|         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|add_48_bit:z6|full_adder:generate_N_bit_Adder[20].f                                        ; work         ;
;       |full_adder:generate_N_bit_Adder[21].f|         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|add_48_bit:z6|full_adder:generate_N_bit_Adder[21].f                                        ; work         ;
;       |full_adder:generate_N_bit_Adder[22].f|         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|add_48_bit:z6|full_adder:generate_N_bit_Adder[22].f                                        ; work         ;
;       |full_adder:generate_N_bit_Adder[23].f|         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|add_48_bit:z6|full_adder:generate_N_bit_Adder[23].f                                        ; work         ;
;       |full_adder:generate_N_bit_Adder[24].f|         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|add_48_bit:z6|full_adder:generate_N_bit_Adder[24].f                                        ; work         ;
;       |full_adder:generate_N_bit_Adder[25].f|         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|add_48_bit:z6|full_adder:generate_N_bit_Adder[25].f                                        ; work         ;
;       |full_adder:generate_N_bit_Adder[26].f|         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|add_48_bit:z6|full_adder:generate_N_bit_Adder[26].f                                        ; work         ;
;       |full_adder:generate_N_bit_Adder[27].f|         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|add_48_bit:z6|full_adder:generate_N_bit_Adder[27].f                                        ; work         ;
;       |full_adder:generate_N_bit_Adder[28].f|         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|add_48_bit:z6|full_adder:generate_N_bit_Adder[28].f                                        ; work         ;
;       |full_adder:generate_N_bit_Adder[29].f|         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|add_48_bit:z6|full_adder:generate_N_bit_Adder[29].f                                        ; work         ;
;       |full_adder:generate_N_bit_Adder[30].f|         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|add_48_bit:z6|full_adder:generate_N_bit_Adder[30].f                                        ; work         ;
;       |full_adder:generate_N_bit_Adder[31].f|         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|add_48_bit:z6|full_adder:generate_N_bit_Adder[31].f                                        ; work         ;
;       |full_adder:generate_N_bit_Adder[33].f|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|add_48_bit:z6|full_adder:generate_N_bit_Adder[33].f                                        ; work         ;
;       |full_adder:generate_N_bit_Adder[34].f|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|add_48_bit:z6|full_adder:generate_N_bit_Adder[34].f                                        ; work         ;
;       |full_adder:generate_N_bit_Adder[35].f|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|add_48_bit:z6|full_adder:generate_N_bit_Adder[35].f                                        ; work         ;
;       |full_adder:generate_N_bit_Adder[37].f|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|add_48_bit:z6|full_adder:generate_N_bit_Adder[37].f                                        ; work         ;
;       |full_adder:generate_N_bit_Adder[39].f|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|add_48_bit:z6|full_adder:generate_N_bit_Adder[39].f                                        ; work         ;
;       |full_adder:generate_N_bit_Adder[40].f|         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|add_48_bit:z6|full_adder:generate_N_bit_Adder[40].f                                        ; work         ;
;       |full_adder:generate_N_bit_Adder[41].f|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|add_48_bit:z6|full_adder:generate_N_bit_Adder[41].f                                        ; work         ;
;       |full_adder:generate_N_bit_Adder[42].f|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|add_48_bit:z6|full_adder:generate_N_bit_Adder[42].f                                        ; work         ;
;       |full_adder:generate_N_bit_Adder[43].f|         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|add_48_bit:z6|full_adder:generate_N_bit_Adder[43].f                                        ; work         ;
;       |full_adder:generate_N_bit_Adder[44].f|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|add_48_bit:z6|full_adder:generate_N_bit_Adder[44].f                                        ; work         ;
;       |full_adder:generate_N_bit_Adder[45].f|         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|add_48_bit:z6|full_adder:generate_N_bit_Adder[45].f                                        ; work         ;
;    |add_48_bit:z7|                                    ; 92 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|add_48_bit:z7                                                                              ; work         ;
;       |full_adder:generate_N_bit_Adder[10].f|         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|add_48_bit:z7|full_adder:generate_N_bit_Adder[10].f                                        ; work         ;
;       |full_adder:generate_N_bit_Adder[11].f|         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|add_48_bit:z7|full_adder:generate_N_bit_Adder[11].f                                        ; work         ;
;       |full_adder:generate_N_bit_Adder[12].f|         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|add_48_bit:z7|full_adder:generate_N_bit_Adder[12].f                                        ; work         ;
;       |full_adder:generate_N_bit_Adder[13].f|         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|add_48_bit:z7|full_adder:generate_N_bit_Adder[13].f                                        ; work         ;
;       |full_adder:generate_N_bit_Adder[14].f|         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|add_48_bit:z7|full_adder:generate_N_bit_Adder[14].f                                        ; work         ;
;       |full_adder:generate_N_bit_Adder[15].f|         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|add_48_bit:z7|full_adder:generate_N_bit_Adder[15].f                                        ; work         ;
;       |full_adder:generate_N_bit_Adder[16].f|         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|add_48_bit:z7|full_adder:generate_N_bit_Adder[16].f                                        ; work         ;
;       |full_adder:generate_N_bit_Adder[17].f|         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|add_48_bit:z7|full_adder:generate_N_bit_Adder[17].f                                        ; work         ;
;       |full_adder:generate_N_bit_Adder[18].f|         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|add_48_bit:z7|full_adder:generate_N_bit_Adder[18].f                                        ; work         ;
;       |full_adder:generate_N_bit_Adder[19].f|         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|add_48_bit:z7|full_adder:generate_N_bit_Adder[19].f                                        ; work         ;
;       |full_adder:generate_N_bit_Adder[1].f|          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|add_48_bit:z7|full_adder:generate_N_bit_Adder[1].f                                         ; work         ;
;       |full_adder:generate_N_bit_Adder[20].f|         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|add_48_bit:z7|full_adder:generate_N_bit_Adder[20].f                                        ; work         ;
;       |full_adder:generate_N_bit_Adder[21].f|         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|add_48_bit:z7|full_adder:generate_N_bit_Adder[21].f                                        ; work         ;
;       |full_adder:generate_N_bit_Adder[22].f|         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|add_48_bit:z7|full_adder:generate_N_bit_Adder[22].f                                        ; work         ;
;       |full_adder:generate_N_bit_Adder[23].f|         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|add_48_bit:z7|full_adder:generate_N_bit_Adder[23].f                                        ; work         ;
;       |full_adder:generate_N_bit_Adder[24].f|         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|add_48_bit:z7|full_adder:generate_N_bit_Adder[24].f                                        ; work         ;
;       |full_adder:generate_N_bit_Adder[25].f|         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|add_48_bit:z7|full_adder:generate_N_bit_Adder[25].f                                        ; work         ;
;       |full_adder:generate_N_bit_Adder[26].f|         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|add_48_bit:z7|full_adder:generate_N_bit_Adder[26].f                                        ; work         ;
;       |full_adder:generate_N_bit_Adder[27].f|         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|add_48_bit:z7|full_adder:generate_N_bit_Adder[27].f                                        ; work         ;
;       |full_adder:generate_N_bit_Adder[28].f|         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|add_48_bit:z7|full_adder:generate_N_bit_Adder[28].f                                        ; work         ;
;       |full_adder:generate_N_bit_Adder[29].f|         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|add_48_bit:z7|full_adder:generate_N_bit_Adder[29].f                                        ; work         ;
;       |full_adder:generate_N_bit_Adder[2].f|          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|add_48_bit:z7|full_adder:generate_N_bit_Adder[2].f                                         ; work         ;
;       |full_adder:generate_N_bit_Adder[30].f|         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|add_48_bit:z7|full_adder:generate_N_bit_Adder[30].f                                        ; work         ;
;       |full_adder:generate_N_bit_Adder[31].f|         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|add_48_bit:z7|full_adder:generate_N_bit_Adder[31].f                                        ; work         ;
;       |full_adder:generate_N_bit_Adder[32].f|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|add_48_bit:z7|full_adder:generate_N_bit_Adder[32].f                                        ; work         ;
;       |full_adder:generate_N_bit_Adder[33].f|         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|add_48_bit:z7|full_adder:generate_N_bit_Adder[33].f                                        ; work         ;
;       |full_adder:generate_N_bit_Adder[34].f|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|add_48_bit:z7|full_adder:generate_N_bit_Adder[34].f                                        ; work         ;
;       |full_adder:generate_N_bit_Adder[35].f|         ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|add_48_bit:z7|full_adder:generate_N_bit_Adder[35].f                                        ; work         ;
;       |full_adder:generate_N_bit_Adder[36].f|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|add_48_bit:z7|full_adder:generate_N_bit_Adder[36].f                                        ; work         ;
;       |full_adder:generate_N_bit_Adder[37].f|         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|add_48_bit:z7|full_adder:generate_N_bit_Adder[37].f                                        ; work         ;
;       |full_adder:generate_N_bit_Adder[38].f|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|add_48_bit:z7|full_adder:generate_N_bit_Adder[38].f                                        ; work         ;
;       |full_adder:generate_N_bit_Adder[39].f|         ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|add_48_bit:z7|full_adder:generate_N_bit_Adder[39].f                                        ; work         ;
;       |full_adder:generate_N_bit_Adder[3].f|          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|add_48_bit:z7|full_adder:generate_N_bit_Adder[3].f                                         ; work         ;
;       |full_adder:generate_N_bit_Adder[40].f|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|add_48_bit:z7|full_adder:generate_N_bit_Adder[40].f                                        ; work         ;
;       |full_adder:generate_N_bit_Adder[41].f|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|add_48_bit:z7|full_adder:generate_N_bit_Adder[41].f                                        ; work         ;
;       |full_adder:generate_N_bit_Adder[42].f|         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|add_48_bit:z7|full_adder:generate_N_bit_Adder[42].f                                        ; work         ;
;       |full_adder:generate_N_bit_Adder[43].f|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|add_48_bit:z7|full_adder:generate_N_bit_Adder[43].f                                        ; work         ;
;       |full_adder:generate_N_bit_Adder[44].f|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|add_48_bit:z7|full_adder:generate_N_bit_Adder[44].f                                        ; work         ;
;       |full_adder:generate_N_bit_Adder[45].f|         ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|add_48_bit:z7|full_adder:generate_N_bit_Adder[45].f                                        ; work         ;
;       |full_adder:generate_N_bit_Adder[46].f|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|add_48_bit:z7|full_adder:generate_N_bit_Adder[46].f                                        ; work         ;
;       |full_adder:generate_N_bit_Adder[47].f|         ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|add_48_bit:z7|full_adder:generate_N_bit_Adder[47].f                                        ; work         ;
;       |full_adder:generate_N_bit_Adder[4].f|          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|add_48_bit:z7|full_adder:generate_N_bit_Adder[4].f                                         ; work         ;
;       |full_adder:generate_N_bit_Adder[5].f|          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|add_48_bit:z7|full_adder:generate_N_bit_Adder[5].f                                         ; work         ;
;       |full_adder:generate_N_bit_Adder[6].f|          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|add_48_bit:z7|full_adder:generate_N_bit_Adder[6].f                                         ; work         ;
;       |full_adder:generate_N_bit_Adder[7].f|          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|add_48_bit:z7|full_adder:generate_N_bit_Adder[7].f                                         ; work         ;
;       |full_adder:generate_N_bit_Adder[8].f|          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|add_48_bit:z7|full_adder:generate_N_bit_Adder[8].f                                         ; work         ;
;       |full_adder:generate_N_bit_Adder[9].f|          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|add_48_bit:z7|full_adder:generate_N_bit_Adder[9].f                                         ; work         ;
;       |half_adder:generate_N_bit_Adder[0].f|          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|add_48_bit:z7|half_adder:generate_N_bit_Adder[0].f                                         ; work         ;
;    |vedic_16x16:z1|                                   ; 843 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1                                                                             ; work         ;
;       |add_16_bit:z5|                                 ; 28 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|add_16_bit:z5                                                               ; work         ;
;          |full_adder:generate_N_bit_Adder[10].f|      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|add_16_bit:z5|full_adder:generate_N_bit_Adder[10].f                         ; work         ;
;          |full_adder:generate_N_bit_Adder[12].f|      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|add_16_bit:z5|full_adder:generate_N_bit_Adder[12].f                         ; work         ;
;          |full_adder:generate_N_bit_Adder[13].f|      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|add_16_bit:z5|full_adder:generate_N_bit_Adder[13].f                         ; work         ;
;          |full_adder:generate_N_bit_Adder[15].f|      ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|add_16_bit:z5|full_adder:generate_N_bit_Adder[15].f                         ; work         ;
;          |full_adder:generate_N_bit_Adder[1].f|       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|add_16_bit:z5|full_adder:generate_N_bit_Adder[1].f                          ; work         ;
;          |full_adder:generate_N_bit_Adder[2].f|       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|add_16_bit:z5|full_adder:generate_N_bit_Adder[2].f                          ; work         ;
;          |full_adder:generate_N_bit_Adder[3].f|       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|add_16_bit:z5|full_adder:generate_N_bit_Adder[3].f                          ; work         ;
;          |full_adder:generate_N_bit_Adder[4].f|       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|add_16_bit:z5|full_adder:generate_N_bit_Adder[4].f                          ; work         ;
;          |full_adder:generate_N_bit_Adder[5].f|       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|add_16_bit:z5|full_adder:generate_N_bit_Adder[5].f                          ; work         ;
;          |full_adder:generate_N_bit_Adder[6].f|       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|add_16_bit:z5|full_adder:generate_N_bit_Adder[6].f                          ; work         ;
;          |full_adder:generate_N_bit_Adder[7].f|       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|add_16_bit:z5|full_adder:generate_N_bit_Adder[7].f                          ; work         ;
;          |full_adder:generate_N_bit_Adder[8].f|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|add_16_bit:z5|full_adder:generate_N_bit_Adder[8].f                          ; work         ;
;          |full_adder:generate_N_bit_Adder[9].f|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|add_16_bit:z5|full_adder:generate_N_bit_Adder[9].f                          ; work         ;
;          |half_adder:generate_N_bit_Adder[0].f|       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|add_16_bit:z5|half_adder:generate_N_bit_Adder[0].f                          ; work         ;
;       |add_24_bit:z6|                                 ; 28 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|add_24_bit:z6                                                               ; work         ;
;          |full_adder:generate_N_bit_Adder[10].f|      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|add_24_bit:z6|full_adder:generate_N_bit_Adder[10].f                         ; work         ;
;          |full_adder:generate_N_bit_Adder[11].f|      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|add_24_bit:z6|full_adder:generate_N_bit_Adder[11].f                         ; work         ;
;          |full_adder:generate_N_bit_Adder[12].f|      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|add_24_bit:z6|full_adder:generate_N_bit_Adder[12].f                         ; work         ;
;          |full_adder:generate_N_bit_Adder[13].f|      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|add_24_bit:z6|full_adder:generate_N_bit_Adder[13].f                         ; work         ;
;          |full_adder:generate_N_bit_Adder[14].f|      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|add_24_bit:z6|full_adder:generate_N_bit_Adder[14].f                         ; work         ;
;          |full_adder:generate_N_bit_Adder[15].f|      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|add_24_bit:z6|full_adder:generate_N_bit_Adder[15].f                         ; work         ;
;          |full_adder:generate_N_bit_Adder[16].f|      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|add_24_bit:z6|full_adder:generate_N_bit_Adder[16].f                         ; work         ;
;          |full_adder:generate_N_bit_Adder[17].f|      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|add_24_bit:z6|full_adder:generate_N_bit_Adder[17].f                         ; work         ;
;          |full_adder:generate_N_bit_Adder[18].f|      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|add_24_bit:z6|full_adder:generate_N_bit_Adder[18].f                         ; work         ;
;          |full_adder:generate_N_bit_Adder[19].f|      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|add_24_bit:z6|full_adder:generate_N_bit_Adder[19].f                         ; work         ;
;          |full_adder:generate_N_bit_Adder[20].f|      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|add_24_bit:z6|full_adder:generate_N_bit_Adder[20].f                         ; work         ;
;          |full_adder:generate_N_bit_Adder[21].f|      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|add_24_bit:z6|full_adder:generate_N_bit_Adder[21].f                         ; work         ;
;          |full_adder:generate_N_bit_Adder[22].f|      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|add_24_bit:z6|full_adder:generate_N_bit_Adder[22].f                         ; work         ;
;          |full_adder:generate_N_bit_Adder[23].f|      ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|add_24_bit:z6|full_adder:generate_N_bit_Adder[23].f                         ; work         ;
;          |full_adder:generate_N_bit_Adder[8].f|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|add_24_bit:z6|full_adder:generate_N_bit_Adder[8].f                          ; work         ;
;          |full_adder:generate_N_bit_Adder[9].f|       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|add_24_bit:z6|full_adder:generate_N_bit_Adder[9].f                          ; work         ;
;       |add_24_bit:z7|                                 ; 48 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|add_24_bit:z7                                                               ; work         ;
;          |full_adder:generate_N_bit_Adder[10].f|      ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|add_24_bit:z7|full_adder:generate_N_bit_Adder[10].f                         ; work         ;
;          |full_adder:generate_N_bit_Adder[11].f|      ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|add_24_bit:z7|full_adder:generate_N_bit_Adder[11].f                         ; work         ;
;          |full_adder:generate_N_bit_Adder[12].f|      ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|add_24_bit:z7|full_adder:generate_N_bit_Adder[12].f                         ; work         ;
;          |full_adder:generate_N_bit_Adder[13].f|      ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|add_24_bit:z7|full_adder:generate_N_bit_Adder[13].f                         ; work         ;
;          |full_adder:generate_N_bit_Adder[14].f|      ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|add_24_bit:z7|full_adder:generate_N_bit_Adder[14].f                         ; work         ;
;          |full_adder:generate_N_bit_Adder[15].f|      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|add_24_bit:z7|full_adder:generate_N_bit_Adder[15].f                         ; work         ;
;          |full_adder:generate_N_bit_Adder[16].f|      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|add_24_bit:z7|full_adder:generate_N_bit_Adder[16].f                         ; work         ;
;          |full_adder:generate_N_bit_Adder[17].f|      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|add_24_bit:z7|full_adder:generate_N_bit_Adder[17].f                         ; work         ;
;          |full_adder:generate_N_bit_Adder[18].f|      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|add_24_bit:z7|full_adder:generate_N_bit_Adder[18].f                         ; work         ;
;          |full_adder:generate_N_bit_Adder[19].f|      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|add_24_bit:z7|full_adder:generate_N_bit_Adder[19].f                         ; work         ;
;          |full_adder:generate_N_bit_Adder[1].f|       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|add_24_bit:z7|full_adder:generate_N_bit_Adder[1].f                          ; work         ;
;          |full_adder:generate_N_bit_Adder[20].f|      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|add_24_bit:z7|full_adder:generate_N_bit_Adder[20].f                         ; work         ;
;          |full_adder:generate_N_bit_Adder[21].f|      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|add_24_bit:z7|full_adder:generate_N_bit_Adder[21].f                         ; work         ;
;          |full_adder:generate_N_bit_Adder[22].f|      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|add_24_bit:z7|full_adder:generate_N_bit_Adder[22].f                         ; work         ;
;          |full_adder:generate_N_bit_Adder[2].f|       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|add_24_bit:z7|full_adder:generate_N_bit_Adder[2].f                          ; work         ;
;          |full_adder:generate_N_bit_Adder[3].f|       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|add_24_bit:z7|full_adder:generate_N_bit_Adder[3].f                          ; work         ;
;          |full_adder:generate_N_bit_Adder[4].f|       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|add_24_bit:z7|full_adder:generate_N_bit_Adder[4].f                          ; work         ;
;          |full_adder:generate_N_bit_Adder[5].f|       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|add_24_bit:z7|full_adder:generate_N_bit_Adder[5].f                          ; work         ;
;          |full_adder:generate_N_bit_Adder[6].f|       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|add_24_bit:z7|full_adder:generate_N_bit_Adder[6].f                          ; work         ;
;          |full_adder:generate_N_bit_Adder[7].f|       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|add_24_bit:z7|full_adder:generate_N_bit_Adder[7].f                          ; work         ;
;          |full_adder:generate_N_bit_Adder[8].f|       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|add_24_bit:z7|full_adder:generate_N_bit_Adder[8].f                          ; work         ;
;          |full_adder:generate_N_bit_Adder[9].f|       ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|add_24_bit:z7|full_adder:generate_N_bit_Adder[9].f                          ; work         ;
;          |half_adder:generate_N_bit_Adder[0].f|       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|add_24_bit:z7|half_adder:generate_N_bit_Adder[0].f                          ; work         ;
;       |vedic_8x8:z1|                                  ; 200 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z1                                                                ; work         ;
;          |add_12_bit:z6|                              ; 16 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|add_12_bit:z6                                                  ; work         ;
;             |full_adder:generate_N_bit_Adder[10].f|   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|add_12_bit:z6|full_adder:generate_N_bit_Adder[10].f            ; work         ;
;             |full_adder:generate_N_bit_Adder[11].f|   ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|add_12_bit:z6|full_adder:generate_N_bit_Adder[11].f            ; work         ;
;             |full_adder:generate_N_bit_Adder[4].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|add_12_bit:z6|full_adder:generate_N_bit_Adder[4].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[5].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|add_12_bit:z6|full_adder:generate_N_bit_Adder[5].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[6].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|add_12_bit:z6|full_adder:generate_N_bit_Adder[6].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[7].f|    ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|add_12_bit:z6|full_adder:generate_N_bit_Adder[7].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[8].f|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|add_12_bit:z6|full_adder:generate_N_bit_Adder[8].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[9].f|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|add_12_bit:z6|full_adder:generate_N_bit_Adder[9].f             ; work         ;
;          |add_12_bit:z7|                              ; 23 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|add_12_bit:z7                                                  ; work         ;
;             |full_adder:generate_N_bit_Adder[10].f|   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|add_12_bit:z7|full_adder:generate_N_bit_Adder[10].f            ; work         ;
;             |full_adder:generate_N_bit_Adder[1].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|add_12_bit:z7|full_adder:generate_N_bit_Adder[1].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[2].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|add_12_bit:z7|full_adder:generate_N_bit_Adder[2].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[3].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|add_12_bit:z7|full_adder:generate_N_bit_Adder[3].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[4].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|add_12_bit:z7|full_adder:generate_N_bit_Adder[4].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[5].f|    ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|add_12_bit:z7|full_adder:generate_N_bit_Adder[5].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[6].f|    ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|add_12_bit:z7|full_adder:generate_N_bit_Adder[6].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[7].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|add_12_bit:z7|full_adder:generate_N_bit_Adder[7].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[8].f|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|add_12_bit:z7|full_adder:generate_N_bit_Adder[8].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[9].f|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|add_12_bit:z7|full_adder:generate_N_bit_Adder[9].f             ; work         ;
;             |half_adder:generate_N_bit_Adder[0].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|add_12_bit:z7|half_adder:generate_N_bit_Adder[0].f             ; work         ;
;          |add_8_bit:z5|                               ; 15 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|add_8_bit:z5                                                   ; work         ;
;             |full_adder:generate_N_bit_Adder[1].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|add_8_bit:z5|full_adder:generate_N_bit_Adder[1].f              ; work         ;
;             |full_adder:generate_N_bit_Adder[2].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|add_8_bit:z5|full_adder:generate_N_bit_Adder[2].f              ; work         ;
;             |full_adder:generate_N_bit_Adder[3].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|add_8_bit:z5|full_adder:generate_N_bit_Adder[3].f              ; work         ;
;             |full_adder:generate_N_bit_Adder[4].f|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|add_8_bit:z5|full_adder:generate_N_bit_Adder[4].f              ; work         ;
;             |full_adder:generate_N_bit_Adder[5].f|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|add_8_bit:z5|full_adder:generate_N_bit_Adder[5].f              ; work         ;
;             |full_adder:generate_N_bit_Adder[6].f|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|add_8_bit:z5|full_adder:generate_N_bit_Adder[6].f              ; work         ;
;             |full_adder:generate_N_bit_Adder[7].f|    ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|add_8_bit:z5|full_adder:generate_N_bit_Adder[7].f              ; work         ;
;             |half_adder:generate_N_bit_Adder[0].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|add_8_bit:z5|half_adder:generate_N_bit_Adder[0].f              ; work         ;
;          |vedic_4x4:z1|                               ; 38 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z1                                                   ; work         ;
;             |add_4_bit:z5|                            ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z1|add_4_bit:z5                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[1].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z1|add_4_bit:z5|full_adder:generate_N_bit_Adder[1].f ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z1|add_4_bit:z5|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z1|add_4_bit:z5|full_adder:generate_N_bit_Adder[3].f ; work         ;
;             |add_6_bit:z6|                            ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z1|add_6_bit:z6                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z1|add_6_bit:z6|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z1|add_6_bit:z6|full_adder:generate_N_bit_Adder[3].f ; work         ;
;                |full_adder:generate_N_bit_Adder[4].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z1|add_6_bit:z6|full_adder:generate_N_bit_Adder[4].f ; work         ;
;                |full_adder:generate_N_bit_Adder[5].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z1|add_6_bit:z6|full_adder:generate_N_bit_Adder[5].f ; work         ;
;             |add_6_bit:z7|                            ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z1|add_6_bit:z7                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[1].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z1|add_6_bit:z7|full_adder:generate_N_bit_Adder[1].f ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z1|add_6_bit:z7|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z1|add_6_bit:z7|full_adder:generate_N_bit_Adder[3].f ; work         ;
;                |full_adder:generate_N_bit_Adder[4].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z1|add_6_bit:z7|full_adder:generate_N_bit_Adder[4].f ; work         ;
;                |half_adder:generate_N_bit_Adder[0].f| ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z1|add_6_bit:z7|half_adder:generate_N_bit_Adder[0].f ; work         ;
;             |vedic_2x2:z1|                            ; 5 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z1|vedic_2x2:z1                                      ; work         ;
;                |ha:z1|                                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z1|vedic_2x2:z1|ha:z1                                ; work         ;
;                |ha:z2|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z1|vedic_2x2:z1|ha:z2                                ; work         ;
;             |vedic_2x2:z2|                            ; 2 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z1|vedic_2x2:z2                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z1|vedic_2x2:z2|ha:z1                                ; work         ;
;             |vedic_2x2:z3|                            ; 4 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z1|vedic_2x2:z3                                      ; work         ;
;                |ha:z2|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z1|vedic_2x2:z3|ha:z2                                ; work         ;
;             |vedic_2x2:z4|                            ; 3 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z1|vedic_2x2:z4                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z1|vedic_2x2:z4|ha:z1                                ; work         ;
;                |ha:z2|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z1|vedic_2x2:z4|ha:z2                                ; work         ;
;          |vedic_4x4:z2|                               ; 36 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z2                                                   ; work         ;
;             |add_4_bit:z5|                            ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z2|add_4_bit:z5                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[1].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z2|add_4_bit:z5|full_adder:generate_N_bit_Adder[1].f ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z2|add_4_bit:z5|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z2|add_4_bit:z5|full_adder:generate_N_bit_Adder[3].f ; work         ;
;             |add_6_bit:z6|                            ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z2|add_6_bit:z6                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z2|add_6_bit:z6|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z2|add_6_bit:z6|full_adder:generate_N_bit_Adder[3].f ; work         ;
;             |add_6_bit:z7|                            ; 12 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z2|add_6_bit:z7                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[1].f| ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z2|add_6_bit:z7|full_adder:generate_N_bit_Adder[1].f ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z2|add_6_bit:z7|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z2|add_6_bit:z7|full_adder:generate_N_bit_Adder[3].f ; work         ;
;                |full_adder:generate_N_bit_Adder[4].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z2|add_6_bit:z7|full_adder:generate_N_bit_Adder[4].f ; work         ;
;                |half_adder:generate_N_bit_Adder[0].f| ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z2|add_6_bit:z7|half_adder:generate_N_bit_Adder[0].f ; work         ;
;             |vedic_2x2:z1|                            ; 5 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z2|vedic_2x2:z1                                      ; work         ;
;                |ha:z1|                                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z2|vedic_2x2:z1|ha:z1                                ; work         ;
;                |ha:z2|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z2|vedic_2x2:z1|ha:z2                                ; work         ;
;             |vedic_2x2:z2|                            ; 2 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z2|vedic_2x2:z2                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z2|vedic_2x2:z2|ha:z1                                ; work         ;
;             |vedic_2x2:z3|                            ; 4 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z2|vedic_2x2:z3                                      ; work         ;
;                |ha:z2|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z2|vedic_2x2:z3|ha:z2                                ; work         ;
;             |vedic_2x2:z4|                            ; 3 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z2|vedic_2x2:z4                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z2|vedic_2x2:z4|ha:z1                                ; work         ;
;                |ha:z2|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z2|vedic_2x2:z4|ha:z2                                ; work         ;
;          |vedic_4x4:z3|                               ; 38 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z3                                                   ; work         ;
;             |add_4_bit:z5|                            ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z3|add_4_bit:z5                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[1].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z3|add_4_bit:z5|full_adder:generate_N_bit_Adder[1].f ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z3|add_4_bit:z5|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z3|add_4_bit:z5|full_adder:generate_N_bit_Adder[3].f ; work         ;
;                |half_adder:generate_N_bit_Adder[0].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z3|add_4_bit:z5|half_adder:generate_N_bit_Adder[0].f ; work         ;
;             |add_6_bit:z6|                            ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z3|add_6_bit:z6                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z3|add_6_bit:z6|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z3|add_6_bit:z6|full_adder:generate_N_bit_Adder[3].f ; work         ;
;             |add_6_bit:z7|                            ; 11 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z3|add_6_bit:z7                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[1].f| ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z3|add_6_bit:z7|full_adder:generate_N_bit_Adder[1].f ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z3|add_6_bit:z7|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z3|add_6_bit:z7|full_adder:generate_N_bit_Adder[3].f ; work         ;
;                |full_adder:generate_N_bit_Adder[4].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z3|add_6_bit:z7|full_adder:generate_N_bit_Adder[4].f ; work         ;
;                |full_adder:generate_N_bit_Adder[5].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z3|add_6_bit:z7|full_adder:generate_N_bit_Adder[5].f ; work         ;
;                |half_adder:generate_N_bit_Adder[0].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z3|add_6_bit:z7|half_adder:generate_N_bit_Adder[0].f ; work         ;
;             |vedic_2x2:z1|                            ; 4 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z3|vedic_2x2:z1                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z3|vedic_2x2:z1|ha:z1                                ; work         ;
;             |vedic_2x2:z2|                            ; 2 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z3|vedic_2x2:z2                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z3|vedic_2x2:z2|ha:z1                                ; work         ;
;             |vedic_2x2:z3|                            ; 4 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z3|vedic_2x2:z3                                      ; work         ;
;                |ha:z2|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z3|vedic_2x2:z3|ha:z2                                ; work         ;
;             |vedic_2x2:z4|                            ; 4 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z3|vedic_2x2:z4                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z3|vedic_2x2:z4|ha:z1                                ; work         ;
;                |ha:z2|                                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z3|vedic_2x2:z4|ha:z2                                ; work         ;
;          |vedic_4x4:z4|                               ; 34 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z4                                                   ; work         ;
;             |add_4_bit:z5|                            ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z4|add_4_bit:z5                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[1].f| ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z4|add_4_bit:z5|full_adder:generate_N_bit_Adder[1].f ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z4|add_4_bit:z5|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z4|add_4_bit:z5|full_adder:generate_N_bit_Adder[3].f ; work         ;
;                |half_adder:generate_N_bit_Adder[0].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z4|add_4_bit:z5|half_adder:generate_N_bit_Adder[0].f ; work         ;
;             |add_6_bit:z6|                            ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z4|add_6_bit:z6                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z4|add_6_bit:z6|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z4|add_6_bit:z6|full_adder:generate_N_bit_Adder[3].f ; work         ;
;             |add_6_bit:z7|                            ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z4|add_6_bit:z7                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[1].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z4|add_6_bit:z7|full_adder:generate_N_bit_Adder[1].f ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z4|add_6_bit:z7|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z4|add_6_bit:z7|full_adder:generate_N_bit_Adder[3].f ; work         ;
;                |full_adder:generate_N_bit_Adder[4].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z4|add_6_bit:z7|full_adder:generate_N_bit_Adder[4].f ; work         ;
;                |half_adder:generate_N_bit_Adder[0].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z4|add_6_bit:z7|half_adder:generate_N_bit_Adder[0].f ; work         ;
;             |vedic_2x2:z1|                            ; 5 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z4|vedic_2x2:z1                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z4|vedic_2x2:z1|ha:z1                                ; work         ;
;             |vedic_2x2:z2|                            ; 3 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z4|vedic_2x2:z2                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z4|vedic_2x2:z2|ha:z1                                ; work         ;
;                |ha:z2|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z4|vedic_2x2:z2|ha:z2                                ; work         ;
;             |vedic_2x2:z3|                            ; 4 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z4|vedic_2x2:z3                                      ; work         ;
;                |ha:z2|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z4|vedic_2x2:z3|ha:z2                                ; work         ;
;             |vedic_2x2:z4|                            ; 3 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z4|vedic_2x2:z4                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z4|vedic_2x2:z4|ha:z1                                ; work         ;
;                |ha:z2|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z4|vedic_2x2:z4|ha:z2                                ; work         ;
;       |vedic_8x8:z2|                                  ; 179 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z2                                                                ; work         ;
;          |add_12_bit:z6|                              ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z2|add_12_bit:z6                                                  ; work         ;
;             |full_adder:generate_N_bit_Adder[4].f|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z2|add_12_bit:z6|full_adder:generate_N_bit_Adder[4].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[5].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z2|add_12_bit:z6|full_adder:generate_N_bit_Adder[5].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[6].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z2|add_12_bit:z6|full_adder:generate_N_bit_Adder[6].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[7].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z2|add_12_bit:z6|full_adder:generate_N_bit_Adder[7].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[9].f|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z2|add_12_bit:z6|full_adder:generate_N_bit_Adder[9].f             ; work         ;
;          |add_12_bit:z7|                              ; 20 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z2|add_12_bit:z7                                                  ; work         ;
;             |full_adder:generate_N_bit_Adder[10].f|   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z2|add_12_bit:z7|full_adder:generate_N_bit_Adder[10].f            ; work         ;
;             |full_adder:generate_N_bit_Adder[1].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z2|add_12_bit:z7|full_adder:generate_N_bit_Adder[1].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[2].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z2|add_12_bit:z7|full_adder:generate_N_bit_Adder[2].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[3].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z2|add_12_bit:z7|full_adder:generate_N_bit_Adder[3].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[4].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z2|add_12_bit:z7|full_adder:generate_N_bit_Adder[4].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[5].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z2|add_12_bit:z7|full_adder:generate_N_bit_Adder[5].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[6].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z2|add_12_bit:z7|full_adder:generate_N_bit_Adder[6].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[7].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z2|add_12_bit:z7|full_adder:generate_N_bit_Adder[7].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[8].f|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z2|add_12_bit:z7|full_adder:generate_N_bit_Adder[8].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[9].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z2|add_12_bit:z7|full_adder:generate_N_bit_Adder[9].f             ; work         ;
;             |half_adder:generate_N_bit_Adder[0].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z2|add_12_bit:z7|half_adder:generate_N_bit_Adder[0].f             ; work         ;
;          |add_8_bit:z5|                               ; 14 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z2|add_8_bit:z5                                                   ; work         ;
;             |full_adder:generate_N_bit_Adder[1].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z2|add_8_bit:z5|full_adder:generate_N_bit_Adder[1].f              ; work         ;
;             |full_adder:generate_N_bit_Adder[2].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z2|add_8_bit:z5|full_adder:generate_N_bit_Adder[2].f              ; work         ;
;             |full_adder:generate_N_bit_Adder[3].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z2|add_8_bit:z5|full_adder:generate_N_bit_Adder[3].f              ; work         ;
;             |full_adder:generate_N_bit_Adder[4].f|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z2|add_8_bit:z5|full_adder:generate_N_bit_Adder[4].f              ; work         ;
;             |full_adder:generate_N_bit_Adder[5].f|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z2|add_8_bit:z5|full_adder:generate_N_bit_Adder[5].f              ; work         ;
;             |full_adder:generate_N_bit_Adder[6].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z2|add_8_bit:z5|full_adder:generate_N_bit_Adder[6].f              ; work         ;
;             |full_adder:generate_N_bit_Adder[7].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z2|add_8_bit:z5|full_adder:generate_N_bit_Adder[7].f              ; work         ;
;             |half_adder:generate_N_bit_Adder[0].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z2|add_8_bit:z5|half_adder:generate_N_bit_Adder[0].f              ; work         ;
;          |vedic_4x4:z1|                               ; 35 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z2|vedic_4x4:z1                                                   ; work         ;
;             |add_4_bit:z5|                            ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z2|vedic_4x4:z1|add_4_bit:z5                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[1].f| ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z2|vedic_4x4:z1|add_4_bit:z5|full_adder:generate_N_bit_Adder[1].f ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z2|vedic_4x4:z1|add_4_bit:z5|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z2|vedic_4x4:z1|add_4_bit:z5|full_adder:generate_N_bit_Adder[3].f ; work         ;
;             |add_6_bit:z6|                            ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z2|vedic_4x4:z1|add_6_bit:z6                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z2|vedic_4x4:z1|add_6_bit:z6|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z2|vedic_4x4:z1|add_6_bit:z6|full_adder:generate_N_bit_Adder[3].f ; work         ;
;                |full_adder:generate_N_bit_Adder[4].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z2|vedic_4x4:z1|add_6_bit:z6|full_adder:generate_N_bit_Adder[4].f ; work         ;
;                |full_adder:generate_N_bit_Adder[5].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z2|vedic_4x4:z1|add_6_bit:z6|full_adder:generate_N_bit_Adder[5].f ; work         ;
;             |add_6_bit:z7|                            ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z2|vedic_4x4:z1|add_6_bit:z7                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[1].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z2|vedic_4x4:z1|add_6_bit:z7|full_adder:generate_N_bit_Adder[1].f ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z2|vedic_4x4:z1|add_6_bit:z7|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z2|vedic_4x4:z1|add_6_bit:z7|full_adder:generate_N_bit_Adder[3].f ; work         ;
;                |full_adder:generate_N_bit_Adder[4].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z2|vedic_4x4:z1|add_6_bit:z7|full_adder:generate_N_bit_Adder[4].f ; work         ;
;                |half_adder:generate_N_bit_Adder[0].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z2|vedic_4x4:z1|add_6_bit:z7|half_adder:generate_N_bit_Adder[0].f ; work         ;
;             |vedic_2x2:z1|                            ; 4 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z2|vedic_4x4:z1|vedic_2x2:z1                                      ; work         ;
;                |ha:z1|                                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z2|vedic_4x4:z1|vedic_2x2:z1|ha:z1                                ; work         ;
;                |ha:z2|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z2|vedic_4x4:z1|vedic_2x2:z1|ha:z2                                ; work         ;
;             |vedic_2x2:z2|                            ; 3 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z2|vedic_4x4:z1|vedic_2x2:z2                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z2|vedic_4x4:z1|vedic_2x2:z2|ha:z1                                ; work         ;
;                |ha:z2|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z2|vedic_4x4:z1|vedic_2x2:z2|ha:z2                                ; work         ;
;             |vedic_2x2:z3|                            ; 4 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z2|vedic_4x4:z1|vedic_2x2:z3                                      ; work         ;
;                |ha:z2|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z2|vedic_4x4:z1|vedic_2x2:z3|ha:z2                                ; work         ;
;             |vedic_2x2:z4|                            ; 3 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z2|vedic_4x4:z1|vedic_2x2:z4                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z2|vedic_4x4:z1|vedic_2x2:z4|ha:z1                                ; work         ;
;                |ha:z2|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z2|vedic_4x4:z1|vedic_2x2:z4|ha:z2                                ; work         ;
;          |vedic_4x4:z2|                               ; 33 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z2|vedic_4x4:z2                                                   ; work         ;
;             |add_4_bit:z5|                            ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z2|vedic_4x4:z2|add_4_bit:z5                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[1].f| ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z2|vedic_4x4:z2|add_4_bit:z5|full_adder:generate_N_bit_Adder[1].f ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z2|vedic_4x4:z2|add_4_bit:z5|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z2|vedic_4x4:z2|add_4_bit:z5|full_adder:generate_N_bit_Adder[3].f ; work         ;
;             |add_6_bit:z6|                            ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z2|vedic_4x4:z2|add_6_bit:z6                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z2|vedic_4x4:z2|add_6_bit:z6|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z2|vedic_4x4:z2|add_6_bit:z6|full_adder:generate_N_bit_Adder[3].f ; work         ;
;             |add_6_bit:z7|                            ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z2|vedic_4x4:z2|add_6_bit:z7                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[1].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z2|vedic_4x4:z2|add_6_bit:z7|full_adder:generate_N_bit_Adder[1].f ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z2|vedic_4x4:z2|add_6_bit:z7|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z2|vedic_4x4:z2|add_6_bit:z7|full_adder:generate_N_bit_Adder[3].f ; work         ;
;                |full_adder:generate_N_bit_Adder[4].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z2|vedic_4x4:z2|add_6_bit:z7|full_adder:generate_N_bit_Adder[4].f ; work         ;
;                |half_adder:generate_N_bit_Adder[0].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z2|vedic_4x4:z2|add_6_bit:z7|half_adder:generate_N_bit_Adder[0].f ; work         ;
;             |vedic_2x2:z1|                            ; 4 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z2|vedic_4x4:z2|vedic_2x2:z1                                      ; work         ;
;                |ha:z1|                                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z2|vedic_4x4:z2|vedic_2x2:z1|ha:z1                                ; work         ;
;                |ha:z2|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z2|vedic_4x4:z2|vedic_2x2:z1|ha:z2                                ; work         ;
;             |vedic_2x2:z2|                            ; 3 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z2|vedic_4x4:z2|vedic_2x2:z2                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z2|vedic_4x4:z2|vedic_2x2:z2|ha:z1                                ; work         ;
;                |ha:z2|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z2|vedic_4x4:z2|vedic_2x2:z2|ha:z2                                ; work         ;
;             |vedic_2x2:z3|                            ; 4 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z2|vedic_4x4:z2|vedic_2x2:z3                                      ; work         ;
;                |ha:z2|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z2|vedic_4x4:z2|vedic_2x2:z3|ha:z2                                ; work         ;
;             |vedic_2x2:z4|                            ; 4 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z2|vedic_4x4:z2|vedic_2x2:z4                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z2|vedic_4x4:z2|vedic_2x2:z4|ha:z1                                ; work         ;
;                |ha:z2|                                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z2|vedic_4x4:z2|vedic_2x2:z4|ha:z2                                ; work         ;
;          |vedic_4x4:z3|                               ; 35 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z2|vedic_4x4:z3                                                   ; work         ;
;             |add_4_bit:z5|                            ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z2|vedic_4x4:z3|add_4_bit:z5                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[1].f| ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z2|vedic_4x4:z3|add_4_bit:z5|full_adder:generate_N_bit_Adder[1].f ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z2|vedic_4x4:z3|add_4_bit:z5|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z2|vedic_4x4:z3|add_4_bit:z5|full_adder:generate_N_bit_Adder[3].f ; work         ;
;                |half_adder:generate_N_bit_Adder[0].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z2|vedic_4x4:z3|add_4_bit:z5|half_adder:generate_N_bit_Adder[0].f ; work         ;
;             |add_6_bit:z6|                            ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z2|vedic_4x4:z3|add_6_bit:z6                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z2|vedic_4x4:z3|add_6_bit:z6|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z2|vedic_4x4:z3|add_6_bit:z6|full_adder:generate_N_bit_Adder[3].f ; work         ;
;             |add_6_bit:z7|                            ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z2|vedic_4x4:z3|add_6_bit:z7                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[1].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z2|vedic_4x4:z3|add_6_bit:z7|full_adder:generate_N_bit_Adder[1].f ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z2|vedic_4x4:z3|add_6_bit:z7|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z2|vedic_4x4:z3|add_6_bit:z7|full_adder:generate_N_bit_Adder[3].f ; work         ;
;                |full_adder:generate_N_bit_Adder[4].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z2|vedic_4x4:z3|add_6_bit:z7|full_adder:generate_N_bit_Adder[4].f ; work         ;
;                |full_adder:generate_N_bit_Adder[5].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z2|vedic_4x4:z3|add_6_bit:z7|full_adder:generate_N_bit_Adder[5].f ; work         ;
;                |half_adder:generate_N_bit_Adder[0].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z2|vedic_4x4:z3|add_6_bit:z7|half_adder:generate_N_bit_Adder[0].f ; work         ;
;             |vedic_2x2:z1|                            ; 4 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z2|vedic_4x4:z3|vedic_2x2:z1                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z2|vedic_4x4:z3|vedic_2x2:z1|ha:z1                                ; work         ;
;             |vedic_2x2:z2|                            ; 3 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z2|vedic_4x4:z3|vedic_2x2:z2                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z2|vedic_4x4:z3|vedic_2x2:z2|ha:z1                                ; work         ;
;                |ha:z2|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z2|vedic_4x4:z3|vedic_2x2:z2|ha:z2                                ; work         ;
;             |vedic_2x2:z3|                            ; 4 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z2|vedic_4x4:z3|vedic_2x2:z3                                      ; work         ;
;                |ha:z2|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z2|vedic_4x4:z3|vedic_2x2:z3|ha:z2                                ; work         ;
;             |vedic_2x2:z4|                            ; 4 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z2|vedic_4x4:z3|vedic_2x2:z4                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z2|vedic_4x4:z3|vedic_2x2:z4|ha:z1                                ; work         ;
;                |ha:z2|                                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z2|vedic_4x4:z3|vedic_2x2:z4|ha:z2                                ; work         ;
;          |vedic_4x4:z4|                               ; 34 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z2|vedic_4x4:z4                                                   ; work         ;
;             |add_4_bit:z5|                            ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z2|vedic_4x4:z4|add_4_bit:z5                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[1].f| ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z2|vedic_4x4:z4|add_4_bit:z5|full_adder:generate_N_bit_Adder[1].f ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z2|vedic_4x4:z4|add_4_bit:z5|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z2|vedic_4x4:z4|add_4_bit:z5|full_adder:generate_N_bit_Adder[3].f ; work         ;
;                |half_adder:generate_N_bit_Adder[0].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z2|vedic_4x4:z4|add_4_bit:z5|half_adder:generate_N_bit_Adder[0].f ; work         ;
;             |add_6_bit:z6|                            ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z2|vedic_4x4:z4|add_6_bit:z6                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z2|vedic_4x4:z4|add_6_bit:z6|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z2|vedic_4x4:z4|add_6_bit:z6|full_adder:generate_N_bit_Adder[3].f ; work         ;
;             |add_6_bit:z7|                            ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z2|vedic_4x4:z4|add_6_bit:z7                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[1].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z2|vedic_4x4:z4|add_6_bit:z7|full_adder:generate_N_bit_Adder[1].f ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z2|vedic_4x4:z4|add_6_bit:z7|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z2|vedic_4x4:z4|add_6_bit:z7|full_adder:generate_N_bit_Adder[3].f ; work         ;
;                |full_adder:generate_N_bit_Adder[4].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z2|vedic_4x4:z4|add_6_bit:z7|full_adder:generate_N_bit_Adder[4].f ; work         ;
;                |half_adder:generate_N_bit_Adder[0].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z2|vedic_4x4:z4|add_6_bit:z7|half_adder:generate_N_bit_Adder[0].f ; work         ;
;             |vedic_2x2:z1|                            ; 5 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z2|vedic_4x4:z4|vedic_2x2:z1                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z2|vedic_4x4:z4|vedic_2x2:z1|ha:z1                                ; work         ;
;             |vedic_2x2:z2|                            ; 3 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z2|vedic_4x4:z4|vedic_2x2:z2                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z2|vedic_4x4:z4|vedic_2x2:z2|ha:z1                                ; work         ;
;                |ha:z2|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z2|vedic_4x4:z4|vedic_2x2:z2|ha:z2                                ; work         ;
;             |vedic_2x2:z3|                            ; 4 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z2|vedic_4x4:z4|vedic_2x2:z3                                      ; work         ;
;                |ha:z2|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z2|vedic_4x4:z4|vedic_2x2:z3|ha:z2                                ; work         ;
;             |vedic_2x2:z4|                            ; 4 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z2|vedic_4x4:z4|vedic_2x2:z4                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z2|vedic_4x4:z4|vedic_2x2:z4|ha:z1                                ; work         ;
;                |ha:z2|                                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z2|vedic_4x4:z4|vedic_2x2:z4|ha:z2                                ; work         ;
;       |vedic_8x8:z3|                                  ; 182 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z3                                                                ; work         ;
;          |add_12_bit:z6|                              ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z3|add_12_bit:z6                                                  ; work         ;
;             |full_adder:generate_N_bit_Adder[4].f|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z3|add_12_bit:z6|full_adder:generate_N_bit_Adder[4].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[5].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z3|add_12_bit:z6|full_adder:generate_N_bit_Adder[5].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[6].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z3|add_12_bit:z6|full_adder:generate_N_bit_Adder[6].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[7].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z3|add_12_bit:z6|full_adder:generate_N_bit_Adder[7].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[9].f|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z3|add_12_bit:z6|full_adder:generate_N_bit_Adder[9].f             ; work         ;
;          |add_12_bit:z7|                              ; 21 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z3|add_12_bit:z7                                                  ; work         ;
;             |full_adder:generate_N_bit_Adder[10].f|   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z3|add_12_bit:z7|full_adder:generate_N_bit_Adder[10].f            ; work         ;
;             |full_adder:generate_N_bit_Adder[11].f|   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z3|add_12_bit:z7|full_adder:generate_N_bit_Adder[11].f            ; work         ;
;             |full_adder:generate_N_bit_Adder[1].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z3|add_12_bit:z7|full_adder:generate_N_bit_Adder[1].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[2].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z3|add_12_bit:z7|full_adder:generate_N_bit_Adder[2].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[3].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z3|add_12_bit:z7|full_adder:generate_N_bit_Adder[3].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[4].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z3|add_12_bit:z7|full_adder:generate_N_bit_Adder[4].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[5].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z3|add_12_bit:z7|full_adder:generate_N_bit_Adder[5].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[6].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z3|add_12_bit:z7|full_adder:generate_N_bit_Adder[6].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[7].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z3|add_12_bit:z7|full_adder:generate_N_bit_Adder[7].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[8].f|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z3|add_12_bit:z7|full_adder:generate_N_bit_Adder[8].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[9].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z3|add_12_bit:z7|full_adder:generate_N_bit_Adder[9].f             ; work         ;
;             |half_adder:generate_N_bit_Adder[0].f|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z3|add_12_bit:z7|half_adder:generate_N_bit_Adder[0].f             ; work         ;
;          |add_8_bit:z5|                               ; 14 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z3|add_8_bit:z5                                                   ; work         ;
;             |full_adder:generate_N_bit_Adder[1].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z3|add_8_bit:z5|full_adder:generate_N_bit_Adder[1].f              ; work         ;
;             |full_adder:generate_N_bit_Adder[2].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z3|add_8_bit:z5|full_adder:generate_N_bit_Adder[2].f              ; work         ;
;             |full_adder:generate_N_bit_Adder[3].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z3|add_8_bit:z5|full_adder:generate_N_bit_Adder[3].f              ; work         ;
;             |full_adder:generate_N_bit_Adder[4].f|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z3|add_8_bit:z5|full_adder:generate_N_bit_Adder[4].f              ; work         ;
;             |full_adder:generate_N_bit_Adder[5].f|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z3|add_8_bit:z5|full_adder:generate_N_bit_Adder[5].f              ; work         ;
;             |full_adder:generate_N_bit_Adder[6].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z3|add_8_bit:z5|full_adder:generate_N_bit_Adder[6].f              ; work         ;
;             |full_adder:generate_N_bit_Adder[7].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z3|add_8_bit:z5|full_adder:generate_N_bit_Adder[7].f              ; work         ;
;             |half_adder:generate_N_bit_Adder[0].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z3|add_8_bit:z5|half_adder:generate_N_bit_Adder[0].f              ; work         ;
;          |vedic_4x4:z1|                               ; 36 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z3|vedic_4x4:z1                                                   ; work         ;
;             |add_4_bit:z5|                            ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z3|vedic_4x4:z1|add_4_bit:z5                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[1].f| ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z3|vedic_4x4:z1|add_4_bit:z5|full_adder:generate_N_bit_Adder[1].f ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z3|vedic_4x4:z1|add_4_bit:z5|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z3|vedic_4x4:z1|add_4_bit:z5|full_adder:generate_N_bit_Adder[3].f ; work         ;
;                |half_adder:generate_N_bit_Adder[0].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z3|vedic_4x4:z1|add_4_bit:z5|half_adder:generate_N_bit_Adder[0].f ; work         ;
;             |add_6_bit:z6|                            ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z3|vedic_4x4:z1|add_6_bit:z6                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z3|vedic_4x4:z1|add_6_bit:z6|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z3|vedic_4x4:z1|add_6_bit:z6|full_adder:generate_N_bit_Adder[3].f ; work         ;
;                |full_adder:generate_N_bit_Adder[4].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z3|vedic_4x4:z1|add_6_bit:z6|full_adder:generate_N_bit_Adder[4].f ; work         ;
;                |full_adder:generate_N_bit_Adder[5].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z3|vedic_4x4:z1|add_6_bit:z6|full_adder:generate_N_bit_Adder[5].f ; work         ;
;             |add_6_bit:z7|                            ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z3|vedic_4x4:z1|add_6_bit:z7                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[1].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z3|vedic_4x4:z1|add_6_bit:z7|full_adder:generate_N_bit_Adder[1].f ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z3|vedic_4x4:z1|add_6_bit:z7|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z3|vedic_4x4:z1|add_6_bit:z7|full_adder:generate_N_bit_Adder[3].f ; work         ;
;                |full_adder:generate_N_bit_Adder[4].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z3|vedic_4x4:z1|add_6_bit:z7|full_adder:generate_N_bit_Adder[4].f ; work         ;
;                |half_adder:generate_N_bit_Adder[0].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z3|vedic_4x4:z1|add_6_bit:z7|half_adder:generate_N_bit_Adder[0].f ; work         ;
;             |vedic_2x2:z1|                            ; 5 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z3|vedic_4x4:z1|vedic_2x2:z1                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z3|vedic_4x4:z1|vedic_2x2:z1|ha:z1                                ; work         ;
;             |vedic_2x2:z2|                            ; 3 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z3|vedic_4x4:z1|vedic_2x2:z2                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z3|vedic_4x4:z1|vedic_2x2:z2|ha:z1                                ; work         ;
;                |ha:z2|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z3|vedic_4x4:z1|vedic_2x2:z2|ha:z2                                ; work         ;
;             |vedic_2x2:z3|                            ; 4 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z3|vedic_4x4:z1|vedic_2x2:z3                                      ; work         ;
;                |ha:z2|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z3|vedic_4x4:z1|vedic_2x2:z3|ha:z2                                ; work         ;
;             |vedic_2x2:z4|                            ; 3 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z3|vedic_4x4:z1|vedic_2x2:z4                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z3|vedic_4x4:z1|vedic_2x2:z4|ha:z1                                ; work         ;
;                |ha:z2|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z3|vedic_4x4:z1|vedic_2x2:z4|ha:z2                                ; work         ;
;          |vedic_4x4:z2|                               ; 32 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z3|vedic_4x4:z2                                                   ; work         ;
;             |add_4_bit:z5|                            ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z3|vedic_4x4:z2|add_4_bit:z5                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[1].f| ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z3|vedic_4x4:z2|add_4_bit:z5|full_adder:generate_N_bit_Adder[1].f ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z3|vedic_4x4:z2|add_4_bit:z5|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z3|vedic_4x4:z2|add_4_bit:z5|full_adder:generate_N_bit_Adder[3].f ; work         ;
;             |add_6_bit:z6|                            ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z3|vedic_4x4:z2|add_6_bit:z6                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z3|vedic_4x4:z2|add_6_bit:z6|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z3|vedic_4x4:z2|add_6_bit:z6|full_adder:generate_N_bit_Adder[3].f ; work         ;
;             |add_6_bit:z7|                            ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z3|vedic_4x4:z2|add_6_bit:z7                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[1].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z3|vedic_4x4:z2|add_6_bit:z7|full_adder:generate_N_bit_Adder[1].f ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z3|vedic_4x4:z2|add_6_bit:z7|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z3|vedic_4x4:z2|add_6_bit:z7|full_adder:generate_N_bit_Adder[3].f ; work         ;
;                |full_adder:generate_N_bit_Adder[4].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z3|vedic_4x4:z2|add_6_bit:z7|full_adder:generate_N_bit_Adder[4].f ; work         ;
;                |half_adder:generate_N_bit_Adder[0].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z3|vedic_4x4:z2|add_6_bit:z7|half_adder:generate_N_bit_Adder[0].f ; work         ;
;             |vedic_2x2:z1|                            ; 3 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z3|vedic_4x4:z2|vedic_2x2:z1                                      ; work         ;
;                |ha:z1|                                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z3|vedic_4x4:z2|vedic_2x2:z1|ha:z1                                ; work         ;
;             |vedic_2x2:z2|                            ; 3 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z3|vedic_4x4:z2|vedic_2x2:z2                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z3|vedic_4x4:z2|vedic_2x2:z2|ha:z1                                ; work         ;
;                |ha:z2|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z3|vedic_4x4:z2|vedic_2x2:z2|ha:z2                                ; work         ;
;             |vedic_2x2:z3|                            ; 4 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z3|vedic_4x4:z2|vedic_2x2:z3                                      ; work         ;
;                |ha:z2|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z3|vedic_4x4:z2|vedic_2x2:z3|ha:z2                                ; work         ;
;             |vedic_2x2:z4|                            ; 4 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z3|vedic_4x4:z2|vedic_2x2:z4                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z3|vedic_4x4:z2|vedic_2x2:z4|ha:z1                                ; work         ;
;                |ha:z2|                                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z3|vedic_4x4:z2|vedic_2x2:z4|ha:z2                                ; work         ;
;          |vedic_4x4:z3|                               ; 36 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z3|vedic_4x4:z3                                                   ; work         ;
;             |add_4_bit:z5|                            ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z3|vedic_4x4:z3|add_4_bit:z5                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[1].f| ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z3|vedic_4x4:z3|add_4_bit:z5|full_adder:generate_N_bit_Adder[1].f ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z3|vedic_4x4:z3|add_4_bit:z5|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z3|vedic_4x4:z3|add_4_bit:z5|full_adder:generate_N_bit_Adder[3].f ; work         ;
;                |half_adder:generate_N_bit_Adder[0].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z3|vedic_4x4:z3|add_4_bit:z5|half_adder:generate_N_bit_Adder[0].f ; work         ;
;             |add_6_bit:z6|                            ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z3|vedic_4x4:z3|add_6_bit:z6                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z3|vedic_4x4:z3|add_6_bit:z6|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z3|vedic_4x4:z3|add_6_bit:z6|full_adder:generate_N_bit_Adder[3].f ; work         ;
;             |add_6_bit:z7|                            ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z3|vedic_4x4:z3|add_6_bit:z7                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[1].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z3|vedic_4x4:z3|add_6_bit:z7|full_adder:generate_N_bit_Adder[1].f ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z3|vedic_4x4:z3|add_6_bit:z7|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z3|vedic_4x4:z3|add_6_bit:z7|full_adder:generate_N_bit_Adder[3].f ; work         ;
;                |full_adder:generate_N_bit_Adder[4].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z3|vedic_4x4:z3|add_6_bit:z7|full_adder:generate_N_bit_Adder[4].f ; work         ;
;                |full_adder:generate_N_bit_Adder[5].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z3|vedic_4x4:z3|add_6_bit:z7|full_adder:generate_N_bit_Adder[5].f ; work         ;
;                |half_adder:generate_N_bit_Adder[0].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z3|vedic_4x4:z3|add_6_bit:z7|half_adder:generate_N_bit_Adder[0].f ; work         ;
;             |vedic_2x2:z1|                            ; 5 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z3|vedic_4x4:z3|vedic_2x2:z1                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z3|vedic_4x4:z3|vedic_2x2:z1|ha:z1                                ; work         ;
;             |vedic_2x2:z2|                            ; 3 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z3|vedic_4x4:z3|vedic_2x2:z2                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z3|vedic_4x4:z3|vedic_2x2:z2|ha:z1                                ; work         ;
;                |ha:z2|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z3|vedic_4x4:z3|vedic_2x2:z2|ha:z2                                ; work         ;
;             |vedic_2x2:z3|                            ; 4 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z3|vedic_4x4:z3|vedic_2x2:z3                                      ; work         ;
;                |ha:z2|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z3|vedic_4x4:z3|vedic_2x2:z3|ha:z2                                ; work         ;
;             |vedic_2x2:z4|                            ; 4 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z3|vedic_4x4:z3|vedic_2x2:z4                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z3|vedic_4x4:z3|vedic_2x2:z4|ha:z1                                ; work         ;
;                |ha:z2|                                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z3|vedic_4x4:z3|vedic_2x2:z4|ha:z2                                ; work         ;
;          |vedic_4x4:z4|                               ; 35 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z3|vedic_4x4:z4                                                   ; work         ;
;             |add_4_bit:z5|                            ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z3|vedic_4x4:z4|add_4_bit:z5                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[1].f| ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z3|vedic_4x4:z4|add_4_bit:z5|full_adder:generate_N_bit_Adder[1].f ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z3|vedic_4x4:z4|add_4_bit:z5|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z3|vedic_4x4:z4|add_4_bit:z5|full_adder:generate_N_bit_Adder[3].f ; work         ;
;                |half_adder:generate_N_bit_Adder[0].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z3|vedic_4x4:z4|add_4_bit:z5|half_adder:generate_N_bit_Adder[0].f ; work         ;
;             |add_6_bit:z6|                            ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z3|vedic_4x4:z4|add_6_bit:z6                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z3|vedic_4x4:z4|add_6_bit:z6|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z3|vedic_4x4:z4|add_6_bit:z6|full_adder:generate_N_bit_Adder[3].f ; work         ;
;             |add_6_bit:z7|                            ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z3|vedic_4x4:z4|add_6_bit:z7                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[1].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z3|vedic_4x4:z4|add_6_bit:z7|full_adder:generate_N_bit_Adder[1].f ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z3|vedic_4x4:z4|add_6_bit:z7|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z3|vedic_4x4:z4|add_6_bit:z7|full_adder:generate_N_bit_Adder[3].f ; work         ;
;                |full_adder:generate_N_bit_Adder[4].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z3|vedic_4x4:z4|add_6_bit:z7|full_adder:generate_N_bit_Adder[4].f ; work         ;
;                |half_adder:generate_N_bit_Adder[0].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z3|vedic_4x4:z4|add_6_bit:z7|half_adder:generate_N_bit_Adder[0].f ; work         ;
;             |vedic_2x2:z1|                            ; 5 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z3|vedic_4x4:z4|vedic_2x2:z1                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z3|vedic_4x4:z4|vedic_2x2:z1|ha:z1                                ; work         ;
;             |vedic_2x2:z2|                            ; 3 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z3|vedic_4x4:z4|vedic_2x2:z2                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z3|vedic_4x4:z4|vedic_2x2:z2|ha:z1                                ; work         ;
;                |ha:z2|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z3|vedic_4x4:z4|vedic_2x2:z2|ha:z2                                ; work         ;
;             |vedic_2x2:z3|                            ; 4 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z3|vedic_4x4:z4|vedic_2x2:z3                                      ; work         ;
;                |ha:z2|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z3|vedic_4x4:z4|vedic_2x2:z3|ha:z2                                ; work         ;
;             |vedic_2x2:z4|                            ; 4 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z3|vedic_4x4:z4|vedic_2x2:z4                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z3|vedic_4x4:z4|vedic_2x2:z4|ha:z1                                ; work         ;
;                |ha:z2|                                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z3|vedic_4x4:z4|vedic_2x2:z4|ha:z2                                ; work         ;
;       |vedic_8x8:z4|                                  ; 178 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z4                                                                ; work         ;
;          |add_12_bit:z6|                              ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z4|add_12_bit:z6                                                  ; work         ;
;             |full_adder:generate_N_bit_Adder[4].f|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z4|add_12_bit:z6|full_adder:generate_N_bit_Adder[4].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[5].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z4|add_12_bit:z6|full_adder:generate_N_bit_Adder[5].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[6].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z4|add_12_bit:z6|full_adder:generate_N_bit_Adder[6].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[7].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z4|add_12_bit:z6|full_adder:generate_N_bit_Adder[7].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[9].f|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z4|add_12_bit:z6|full_adder:generate_N_bit_Adder[9].f             ; work         ;
;          |add_12_bit:z7|                              ; 18 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z4|add_12_bit:z7                                                  ; work         ;
;             |full_adder:generate_N_bit_Adder[10].f|   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z4|add_12_bit:z7|full_adder:generate_N_bit_Adder[10].f            ; work         ;
;             |full_adder:generate_N_bit_Adder[1].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z4|add_12_bit:z7|full_adder:generate_N_bit_Adder[1].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[2].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z4|add_12_bit:z7|full_adder:generate_N_bit_Adder[2].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[3].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z4|add_12_bit:z7|full_adder:generate_N_bit_Adder[3].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[4].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z4|add_12_bit:z7|full_adder:generate_N_bit_Adder[4].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[5].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z4|add_12_bit:z7|full_adder:generate_N_bit_Adder[5].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[6].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z4|add_12_bit:z7|full_adder:generate_N_bit_Adder[6].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[7].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z4|add_12_bit:z7|full_adder:generate_N_bit_Adder[7].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[9].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z4|add_12_bit:z7|full_adder:generate_N_bit_Adder[9].f             ; work         ;
;             |half_adder:generate_N_bit_Adder[0].f|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z4|add_12_bit:z7|half_adder:generate_N_bit_Adder[0].f             ; work         ;
;          |add_8_bit:z5|                               ; 14 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z4|add_8_bit:z5                                                   ; work         ;
;             |full_adder:generate_N_bit_Adder[1].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z4|add_8_bit:z5|full_adder:generate_N_bit_Adder[1].f              ; work         ;
;             |full_adder:generate_N_bit_Adder[2].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z4|add_8_bit:z5|full_adder:generate_N_bit_Adder[2].f              ; work         ;
;             |full_adder:generate_N_bit_Adder[3].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z4|add_8_bit:z5|full_adder:generate_N_bit_Adder[3].f              ; work         ;
;             |full_adder:generate_N_bit_Adder[4].f|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z4|add_8_bit:z5|full_adder:generate_N_bit_Adder[4].f              ; work         ;
;             |full_adder:generate_N_bit_Adder[5].f|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z4|add_8_bit:z5|full_adder:generate_N_bit_Adder[5].f              ; work         ;
;             |full_adder:generate_N_bit_Adder[6].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z4|add_8_bit:z5|full_adder:generate_N_bit_Adder[6].f              ; work         ;
;             |full_adder:generate_N_bit_Adder[7].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z4|add_8_bit:z5|full_adder:generate_N_bit_Adder[7].f              ; work         ;
;             |half_adder:generate_N_bit_Adder[0].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z4|add_8_bit:z5|half_adder:generate_N_bit_Adder[0].f              ; work         ;
;          |vedic_4x4:z1|                               ; 35 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z4|vedic_4x4:z1                                                   ; work         ;
;             |add_4_bit:z5|                            ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z4|vedic_4x4:z1|add_4_bit:z5                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[1].f| ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z4|vedic_4x4:z1|add_4_bit:z5|full_adder:generate_N_bit_Adder[1].f ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z4|vedic_4x4:z1|add_4_bit:z5|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z4|vedic_4x4:z1|add_4_bit:z5|full_adder:generate_N_bit_Adder[3].f ; work         ;
;                |half_adder:generate_N_bit_Adder[0].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z4|vedic_4x4:z1|add_4_bit:z5|half_adder:generate_N_bit_Adder[0].f ; work         ;
;             |add_6_bit:z6|                            ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z4|vedic_4x4:z1|add_6_bit:z6                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z4|vedic_4x4:z1|add_6_bit:z6|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z4|vedic_4x4:z1|add_6_bit:z6|full_adder:generate_N_bit_Adder[3].f ; work         ;
;                |full_adder:generate_N_bit_Adder[4].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z4|vedic_4x4:z1|add_6_bit:z6|full_adder:generate_N_bit_Adder[4].f ; work         ;
;                |full_adder:generate_N_bit_Adder[5].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z4|vedic_4x4:z1|add_6_bit:z6|full_adder:generate_N_bit_Adder[5].f ; work         ;
;             |add_6_bit:z7|                            ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z4|vedic_4x4:z1|add_6_bit:z7                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[1].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z4|vedic_4x4:z1|add_6_bit:z7|full_adder:generate_N_bit_Adder[1].f ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z4|vedic_4x4:z1|add_6_bit:z7|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z4|vedic_4x4:z1|add_6_bit:z7|full_adder:generate_N_bit_Adder[3].f ; work         ;
;                |full_adder:generate_N_bit_Adder[4].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z4|vedic_4x4:z1|add_6_bit:z7|full_adder:generate_N_bit_Adder[4].f ; work         ;
;                |half_adder:generate_N_bit_Adder[0].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z4|vedic_4x4:z1|add_6_bit:z7|half_adder:generate_N_bit_Adder[0].f ; work         ;
;             |vedic_2x2:z1|                            ; 5 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z4|vedic_4x4:z1|vedic_2x2:z1                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z4|vedic_4x4:z1|vedic_2x2:z1|ha:z1                                ; work         ;
;             |vedic_2x2:z2|                            ; 3 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z4|vedic_4x4:z1|vedic_2x2:z2                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z4|vedic_4x4:z1|vedic_2x2:z2|ha:z1                                ; work         ;
;                |ha:z2|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z4|vedic_4x4:z1|vedic_2x2:z2|ha:z2                                ; work         ;
;             |vedic_2x2:z3|                            ; 4 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z4|vedic_4x4:z1|vedic_2x2:z3                                      ; work         ;
;                |ha:z2|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z4|vedic_4x4:z1|vedic_2x2:z3|ha:z2                                ; work         ;
;             |vedic_2x2:z4|                            ; 3 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z4|vedic_4x4:z1|vedic_2x2:z4                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z4|vedic_4x4:z1|vedic_2x2:z4|ha:z1                                ; work         ;
;                |ha:z2|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z4|vedic_4x4:z1|vedic_2x2:z4|ha:z2                                ; work         ;
;          |vedic_4x4:z2|                               ; 32 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z4|vedic_4x4:z2                                                   ; work         ;
;             |add_4_bit:z5|                            ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z4|vedic_4x4:z2|add_4_bit:z5                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[1].f| ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z4|vedic_4x4:z2|add_4_bit:z5|full_adder:generate_N_bit_Adder[1].f ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z4|vedic_4x4:z2|add_4_bit:z5|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z4|vedic_4x4:z2|add_4_bit:z5|full_adder:generate_N_bit_Adder[3].f ; work         ;
;             |add_6_bit:z6|                            ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z4|vedic_4x4:z2|add_6_bit:z6                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z4|vedic_4x4:z2|add_6_bit:z6|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z4|vedic_4x4:z2|add_6_bit:z6|full_adder:generate_N_bit_Adder[3].f ; work         ;
;             |add_6_bit:z7|                            ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z4|vedic_4x4:z2|add_6_bit:z7                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[1].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z4|vedic_4x4:z2|add_6_bit:z7|full_adder:generate_N_bit_Adder[1].f ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z4|vedic_4x4:z2|add_6_bit:z7|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z4|vedic_4x4:z2|add_6_bit:z7|full_adder:generate_N_bit_Adder[3].f ; work         ;
;                |full_adder:generate_N_bit_Adder[4].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z4|vedic_4x4:z2|add_6_bit:z7|full_adder:generate_N_bit_Adder[4].f ; work         ;
;                |half_adder:generate_N_bit_Adder[0].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z4|vedic_4x4:z2|add_6_bit:z7|half_adder:generate_N_bit_Adder[0].f ; work         ;
;             |vedic_2x2:z1|                            ; 3 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z4|vedic_4x4:z2|vedic_2x2:z1                                      ; work         ;
;                |ha:z1|                                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z4|vedic_4x4:z2|vedic_2x2:z1|ha:z1                                ; work         ;
;             |vedic_2x2:z2|                            ; 3 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z4|vedic_4x4:z2|vedic_2x2:z2                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z4|vedic_4x4:z2|vedic_2x2:z2|ha:z1                                ; work         ;
;                |ha:z2|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z4|vedic_4x4:z2|vedic_2x2:z2|ha:z2                                ; work         ;
;             |vedic_2x2:z3|                            ; 4 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z4|vedic_4x4:z2|vedic_2x2:z3                                      ; work         ;
;                |ha:z2|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z4|vedic_4x4:z2|vedic_2x2:z3|ha:z2                                ; work         ;
;             |vedic_2x2:z4|                            ; 4 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z4|vedic_4x4:z2|vedic_2x2:z4                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z4|vedic_4x4:z2|vedic_2x2:z4|ha:z1                                ; work         ;
;                |ha:z2|                                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z4|vedic_4x4:z2|vedic_2x2:z4|ha:z2                                ; work         ;
;          |vedic_4x4:z3|                               ; 36 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z4|vedic_4x4:z3                                                   ; work         ;
;             |add_4_bit:z5|                            ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z4|vedic_4x4:z3|add_4_bit:z5                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[1].f| ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z4|vedic_4x4:z3|add_4_bit:z5|full_adder:generate_N_bit_Adder[1].f ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z4|vedic_4x4:z3|add_4_bit:z5|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z4|vedic_4x4:z3|add_4_bit:z5|full_adder:generate_N_bit_Adder[3].f ; work         ;
;                |half_adder:generate_N_bit_Adder[0].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z4|vedic_4x4:z3|add_4_bit:z5|half_adder:generate_N_bit_Adder[0].f ; work         ;
;             |add_6_bit:z6|                            ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z4|vedic_4x4:z3|add_6_bit:z6                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z4|vedic_4x4:z3|add_6_bit:z6|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z4|vedic_4x4:z3|add_6_bit:z6|full_adder:generate_N_bit_Adder[3].f ; work         ;
;             |add_6_bit:z7|                            ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z4|vedic_4x4:z3|add_6_bit:z7                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[1].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z4|vedic_4x4:z3|add_6_bit:z7|full_adder:generate_N_bit_Adder[1].f ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z4|vedic_4x4:z3|add_6_bit:z7|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z4|vedic_4x4:z3|add_6_bit:z7|full_adder:generate_N_bit_Adder[3].f ; work         ;
;                |full_adder:generate_N_bit_Adder[4].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z4|vedic_4x4:z3|add_6_bit:z7|full_adder:generate_N_bit_Adder[4].f ; work         ;
;                |full_adder:generate_N_bit_Adder[5].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z4|vedic_4x4:z3|add_6_bit:z7|full_adder:generate_N_bit_Adder[5].f ; work         ;
;                |half_adder:generate_N_bit_Adder[0].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z4|vedic_4x4:z3|add_6_bit:z7|half_adder:generate_N_bit_Adder[0].f ; work         ;
;             |vedic_2x2:z1|                            ; 5 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z4|vedic_4x4:z3|vedic_2x2:z1                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z4|vedic_4x4:z3|vedic_2x2:z1|ha:z1                                ; work         ;
;             |vedic_2x2:z2|                            ; 3 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z4|vedic_4x4:z3|vedic_2x2:z2                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z4|vedic_4x4:z3|vedic_2x2:z2|ha:z1                                ; work         ;
;                |ha:z2|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z4|vedic_4x4:z3|vedic_2x2:z2|ha:z2                                ; work         ;
;             |vedic_2x2:z3|                            ; 4 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z4|vedic_4x4:z3|vedic_2x2:z3                                      ; work         ;
;                |ha:z2|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z4|vedic_4x4:z3|vedic_2x2:z3|ha:z2                                ; work         ;
;             |vedic_2x2:z4|                            ; 4 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z4|vedic_4x4:z3|vedic_2x2:z4                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z4|vedic_4x4:z3|vedic_2x2:z4|ha:z1                                ; work         ;
;                |ha:z2|                                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z4|vedic_4x4:z3|vedic_2x2:z4|ha:z2                                ; work         ;
;          |vedic_4x4:z4|                               ; 35 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z4|vedic_4x4:z4                                                   ; work         ;
;             |add_4_bit:z5|                            ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z4|vedic_4x4:z4|add_4_bit:z5                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[1].f| ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z4|vedic_4x4:z4|add_4_bit:z5|full_adder:generate_N_bit_Adder[1].f ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z4|vedic_4x4:z4|add_4_bit:z5|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z4|vedic_4x4:z4|add_4_bit:z5|full_adder:generate_N_bit_Adder[3].f ; work         ;
;                |half_adder:generate_N_bit_Adder[0].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z4|vedic_4x4:z4|add_4_bit:z5|half_adder:generate_N_bit_Adder[0].f ; work         ;
;             |add_6_bit:z6|                            ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z4|vedic_4x4:z4|add_6_bit:z6                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z4|vedic_4x4:z4|add_6_bit:z6|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z4|vedic_4x4:z4|add_6_bit:z6|full_adder:generate_N_bit_Adder[3].f ; work         ;
;             |add_6_bit:z7|                            ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z4|vedic_4x4:z4|add_6_bit:z7                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[1].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z4|vedic_4x4:z4|add_6_bit:z7|full_adder:generate_N_bit_Adder[1].f ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z4|vedic_4x4:z4|add_6_bit:z7|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z4|vedic_4x4:z4|add_6_bit:z7|full_adder:generate_N_bit_Adder[3].f ; work         ;
;                |full_adder:generate_N_bit_Adder[4].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z4|vedic_4x4:z4|add_6_bit:z7|full_adder:generate_N_bit_Adder[4].f ; work         ;
;                |half_adder:generate_N_bit_Adder[0].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z4|vedic_4x4:z4|add_6_bit:z7|half_adder:generate_N_bit_Adder[0].f ; work         ;
;             |vedic_2x2:z1|                            ; 5 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z4|vedic_4x4:z4|vedic_2x2:z1                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z4|vedic_4x4:z4|vedic_2x2:z1|ha:z1                                ; work         ;
;             |vedic_2x2:z2|                            ; 3 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z4|vedic_4x4:z4|vedic_2x2:z2                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z4|vedic_4x4:z4|vedic_2x2:z2|ha:z1                                ; work         ;
;                |ha:z2|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z4|vedic_4x4:z4|vedic_2x2:z2|ha:z2                                ; work         ;
;             |vedic_2x2:z3|                            ; 4 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z4|vedic_4x4:z4|vedic_2x2:z3                                      ; work         ;
;                |ha:z2|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z4|vedic_4x4:z4|vedic_2x2:z3|ha:z2                                ; work         ;
;             |vedic_2x2:z4|                            ; 4 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z4|vedic_4x4:z4|vedic_2x2:z4                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z4|vedic_4x4:z4|vedic_2x2:z4|ha:z1                                ; work         ;
;                |ha:z2|                                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z1|vedic_8x8:z4|vedic_4x4:z4|vedic_2x2:z4|ha:z2                                ; work         ;
;    |vedic_16x16:z2|                                   ; 810 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2                                                                             ; work         ;
;       |add_16_bit:z5|                                 ; 29 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|add_16_bit:z5                                                               ; work         ;
;          |full_adder:generate_N_bit_Adder[10].f|      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|add_16_bit:z5|full_adder:generate_N_bit_Adder[10].f                         ; work         ;
;          |full_adder:generate_N_bit_Adder[11].f|      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|add_16_bit:z5|full_adder:generate_N_bit_Adder[11].f                         ; work         ;
;          |full_adder:generate_N_bit_Adder[12].f|      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|add_16_bit:z5|full_adder:generate_N_bit_Adder[12].f                         ; work         ;
;          |full_adder:generate_N_bit_Adder[13].f|      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|add_16_bit:z5|full_adder:generate_N_bit_Adder[13].f                         ; work         ;
;          |full_adder:generate_N_bit_Adder[14].f|      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|add_16_bit:z5|full_adder:generate_N_bit_Adder[14].f                         ; work         ;
;          |full_adder:generate_N_bit_Adder[15].f|      ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|add_16_bit:z5|full_adder:generate_N_bit_Adder[15].f                         ; work         ;
;          |full_adder:generate_N_bit_Adder[1].f|       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|add_16_bit:z5|full_adder:generate_N_bit_Adder[1].f                          ; work         ;
;          |full_adder:generate_N_bit_Adder[2].f|       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|add_16_bit:z5|full_adder:generate_N_bit_Adder[2].f                          ; work         ;
;          |full_adder:generate_N_bit_Adder[3].f|       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|add_16_bit:z5|full_adder:generate_N_bit_Adder[3].f                          ; work         ;
;          |full_adder:generate_N_bit_Adder[4].f|       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|add_16_bit:z5|full_adder:generate_N_bit_Adder[4].f                          ; work         ;
;          |full_adder:generate_N_bit_Adder[5].f|       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|add_16_bit:z5|full_adder:generate_N_bit_Adder[5].f                          ; work         ;
;          |full_adder:generate_N_bit_Adder[6].f|       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|add_16_bit:z5|full_adder:generate_N_bit_Adder[6].f                          ; work         ;
;          |full_adder:generate_N_bit_Adder[7].f|       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|add_16_bit:z5|full_adder:generate_N_bit_Adder[7].f                          ; work         ;
;          |full_adder:generate_N_bit_Adder[8].f|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|add_16_bit:z5|full_adder:generate_N_bit_Adder[8].f                          ; work         ;
;          |full_adder:generate_N_bit_Adder[9].f|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|add_16_bit:z5|full_adder:generate_N_bit_Adder[9].f                          ; work         ;
;          |half_adder:generate_N_bit_Adder[0].f|       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|add_16_bit:z5|half_adder:generate_N_bit_Adder[0].f                          ; work         ;
;       |add_24_bit:z6|                                 ; 19 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|add_24_bit:z6                                                               ; work         ;
;          |full_adder:generate_N_bit_Adder[10].f|      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|add_24_bit:z6|full_adder:generate_N_bit_Adder[10].f                         ; work         ;
;          |full_adder:generate_N_bit_Adder[11].f|      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|add_24_bit:z6|full_adder:generate_N_bit_Adder[11].f                         ; work         ;
;          |full_adder:generate_N_bit_Adder[12].f|      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|add_24_bit:z6|full_adder:generate_N_bit_Adder[12].f                         ; work         ;
;          |full_adder:generate_N_bit_Adder[13].f|      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|add_24_bit:z6|full_adder:generate_N_bit_Adder[13].f                         ; work         ;
;          |full_adder:generate_N_bit_Adder[14].f|      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|add_24_bit:z6|full_adder:generate_N_bit_Adder[14].f                         ; work         ;
;          |full_adder:generate_N_bit_Adder[15].f|      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|add_24_bit:z6|full_adder:generate_N_bit_Adder[15].f                         ; work         ;
;          |full_adder:generate_N_bit_Adder[17].f|      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|add_24_bit:z6|full_adder:generate_N_bit_Adder[17].f                         ; work         ;
;          |full_adder:generate_N_bit_Adder[19].f|      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|add_24_bit:z6|full_adder:generate_N_bit_Adder[19].f                         ; work         ;
;          |full_adder:generate_N_bit_Adder[20].f|      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|add_24_bit:z6|full_adder:generate_N_bit_Adder[20].f                         ; work         ;
;          |full_adder:generate_N_bit_Adder[8].f|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|add_24_bit:z6|full_adder:generate_N_bit_Adder[8].f                          ; work         ;
;          |full_adder:generate_N_bit_Adder[9].f|       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|add_24_bit:z6|full_adder:generate_N_bit_Adder[9].f                          ; work         ;
;       |add_24_bit:z7|                                 ; 41 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|add_24_bit:z7                                                               ; work         ;
;          |full_adder:generate_N_bit_Adder[10].f|      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|add_24_bit:z7|full_adder:generate_N_bit_Adder[10].f                         ; work         ;
;          |full_adder:generate_N_bit_Adder[11].f|      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|add_24_bit:z7|full_adder:generate_N_bit_Adder[11].f                         ; work         ;
;          |full_adder:generate_N_bit_Adder[12].f|      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|add_24_bit:z7|full_adder:generate_N_bit_Adder[12].f                         ; work         ;
;          |full_adder:generate_N_bit_Adder[13].f|      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|add_24_bit:z7|full_adder:generate_N_bit_Adder[13].f                         ; work         ;
;          |full_adder:generate_N_bit_Adder[14].f|      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|add_24_bit:z7|full_adder:generate_N_bit_Adder[14].f                         ; work         ;
;          |full_adder:generate_N_bit_Adder[15].f|      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|add_24_bit:z7|full_adder:generate_N_bit_Adder[15].f                         ; work         ;
;          |full_adder:generate_N_bit_Adder[16].f|      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|add_24_bit:z7|full_adder:generate_N_bit_Adder[16].f                         ; work         ;
;          |full_adder:generate_N_bit_Adder[17].f|      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|add_24_bit:z7|full_adder:generate_N_bit_Adder[17].f                         ; work         ;
;          |full_adder:generate_N_bit_Adder[18].f|      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|add_24_bit:z7|full_adder:generate_N_bit_Adder[18].f                         ; work         ;
;          |full_adder:generate_N_bit_Adder[19].f|      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|add_24_bit:z7|full_adder:generate_N_bit_Adder[19].f                         ; work         ;
;          |full_adder:generate_N_bit_Adder[1].f|       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|add_24_bit:z7|full_adder:generate_N_bit_Adder[1].f                          ; work         ;
;          |full_adder:generate_N_bit_Adder[21].f|      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|add_24_bit:z7|full_adder:generate_N_bit_Adder[21].f                         ; work         ;
;          |full_adder:generate_N_bit_Adder[22].f|      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|add_24_bit:z7|full_adder:generate_N_bit_Adder[22].f                         ; work         ;
;          |full_adder:generate_N_bit_Adder[2].f|       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|add_24_bit:z7|full_adder:generate_N_bit_Adder[2].f                          ; work         ;
;          |full_adder:generate_N_bit_Adder[3].f|       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|add_24_bit:z7|full_adder:generate_N_bit_Adder[3].f                          ; work         ;
;          |full_adder:generate_N_bit_Adder[4].f|       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|add_24_bit:z7|full_adder:generate_N_bit_Adder[4].f                          ; work         ;
;          |full_adder:generate_N_bit_Adder[5].f|       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|add_24_bit:z7|full_adder:generate_N_bit_Adder[5].f                          ; work         ;
;          |full_adder:generate_N_bit_Adder[6].f|       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|add_24_bit:z7|full_adder:generate_N_bit_Adder[6].f                          ; work         ;
;          |full_adder:generate_N_bit_Adder[7].f|       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|add_24_bit:z7|full_adder:generate_N_bit_Adder[7].f                          ; work         ;
;          |full_adder:generate_N_bit_Adder[8].f|       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|add_24_bit:z7|full_adder:generate_N_bit_Adder[8].f                          ; work         ;
;          |full_adder:generate_N_bit_Adder[9].f|       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|add_24_bit:z7|full_adder:generate_N_bit_Adder[9].f                          ; work         ;
;          |half_adder:generate_N_bit_Adder[0].f|       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|add_24_bit:z7|half_adder:generate_N_bit_Adder[0].f                          ; work         ;
;       |vedic_8x8:z1|                                  ; 184 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z1                                                                ; work         ;
;          |add_12_bit:z6|                              ; 13 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z1|add_12_bit:z6                                                  ; work         ;
;             |full_adder:generate_N_bit_Adder[10].f|   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z1|add_12_bit:z6|full_adder:generate_N_bit_Adder[10].f            ; work         ;
;             |full_adder:generate_N_bit_Adder[11].f|   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z1|add_12_bit:z6|full_adder:generate_N_bit_Adder[11].f            ; work         ;
;             |full_adder:generate_N_bit_Adder[4].f|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z1|add_12_bit:z6|full_adder:generate_N_bit_Adder[4].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[5].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z1|add_12_bit:z6|full_adder:generate_N_bit_Adder[5].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[6].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z1|add_12_bit:z6|full_adder:generate_N_bit_Adder[6].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[7].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z1|add_12_bit:z6|full_adder:generate_N_bit_Adder[7].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[8].f|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z1|add_12_bit:z6|full_adder:generate_N_bit_Adder[8].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[9].f|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z1|add_12_bit:z6|full_adder:generate_N_bit_Adder[9].f             ; work         ;
;          |add_12_bit:z7|                              ; 19 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z1|add_12_bit:z7                                                  ; work         ;
;             |full_adder:generate_N_bit_Adder[10].f|   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z1|add_12_bit:z7|full_adder:generate_N_bit_Adder[10].f            ; work         ;
;             |full_adder:generate_N_bit_Adder[1].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z1|add_12_bit:z7|full_adder:generate_N_bit_Adder[1].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[2].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z1|add_12_bit:z7|full_adder:generate_N_bit_Adder[2].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[3].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z1|add_12_bit:z7|full_adder:generate_N_bit_Adder[3].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[4].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z1|add_12_bit:z7|full_adder:generate_N_bit_Adder[4].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[5].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z1|add_12_bit:z7|full_adder:generate_N_bit_Adder[5].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[6].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z1|add_12_bit:z7|full_adder:generate_N_bit_Adder[6].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[7].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z1|add_12_bit:z7|full_adder:generate_N_bit_Adder[7].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[8].f|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z1|add_12_bit:z7|full_adder:generate_N_bit_Adder[8].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[9].f|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z1|add_12_bit:z7|full_adder:generate_N_bit_Adder[9].f             ; work         ;
;             |half_adder:generate_N_bit_Adder[0].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z1|add_12_bit:z7|half_adder:generate_N_bit_Adder[0].f             ; work         ;
;          |add_8_bit:z5|                               ; 14 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z1|add_8_bit:z5                                                   ; work         ;
;             |full_adder:generate_N_bit_Adder[1].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z1|add_8_bit:z5|full_adder:generate_N_bit_Adder[1].f              ; work         ;
;             |full_adder:generate_N_bit_Adder[2].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z1|add_8_bit:z5|full_adder:generate_N_bit_Adder[2].f              ; work         ;
;             |full_adder:generate_N_bit_Adder[3].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z1|add_8_bit:z5|full_adder:generate_N_bit_Adder[3].f              ; work         ;
;             |full_adder:generate_N_bit_Adder[4].f|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z1|add_8_bit:z5|full_adder:generate_N_bit_Adder[4].f              ; work         ;
;             |full_adder:generate_N_bit_Adder[5].f|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z1|add_8_bit:z5|full_adder:generate_N_bit_Adder[5].f              ; work         ;
;             |full_adder:generate_N_bit_Adder[6].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z1|add_8_bit:z5|full_adder:generate_N_bit_Adder[6].f              ; work         ;
;             |full_adder:generate_N_bit_Adder[7].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z1|add_8_bit:z5|full_adder:generate_N_bit_Adder[7].f              ; work         ;
;             |half_adder:generate_N_bit_Adder[0].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z1|add_8_bit:z5|half_adder:generate_N_bit_Adder[0].f              ; work         ;
;          |vedic_4x4:z1|                               ; 36 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z1|vedic_4x4:z1                                                   ; work         ;
;             |add_4_bit:z5|                            ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z1|vedic_4x4:z1|add_4_bit:z5                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[1].f| ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z1|vedic_4x4:z1|add_4_bit:z5|full_adder:generate_N_bit_Adder[1].f ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z1|vedic_4x4:z1|add_4_bit:z5|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z1|vedic_4x4:z1|add_4_bit:z5|full_adder:generate_N_bit_Adder[3].f ; work         ;
;             |add_6_bit:z6|                            ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z1|vedic_4x4:z1|add_6_bit:z6                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z1|vedic_4x4:z1|add_6_bit:z6|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z1|vedic_4x4:z1|add_6_bit:z6|full_adder:generate_N_bit_Adder[3].f ; work         ;
;                |full_adder:generate_N_bit_Adder[4].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z1|vedic_4x4:z1|add_6_bit:z6|full_adder:generate_N_bit_Adder[4].f ; work         ;
;                |full_adder:generate_N_bit_Adder[5].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z1|vedic_4x4:z1|add_6_bit:z6|full_adder:generate_N_bit_Adder[5].f ; work         ;
;             |add_6_bit:z7|                            ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z1|vedic_4x4:z1|add_6_bit:z7                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[1].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z1|vedic_4x4:z1|add_6_bit:z7|full_adder:generate_N_bit_Adder[1].f ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z1|vedic_4x4:z1|add_6_bit:z7|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z1|vedic_4x4:z1|add_6_bit:z7|full_adder:generate_N_bit_Adder[3].f ; work         ;
;                |full_adder:generate_N_bit_Adder[4].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z1|vedic_4x4:z1|add_6_bit:z7|full_adder:generate_N_bit_Adder[4].f ; work         ;
;                |half_adder:generate_N_bit_Adder[0].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z1|vedic_4x4:z1|add_6_bit:z7|half_adder:generate_N_bit_Adder[0].f ; work         ;
;             |vedic_2x2:z1|                            ; 5 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z1|vedic_4x4:z1|vedic_2x2:z1                                      ; work         ;
;                |ha:z1|                                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z1|vedic_4x4:z1|vedic_2x2:z1|ha:z1                                ; work         ;
;                |ha:z2|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z1|vedic_4x4:z1|vedic_2x2:z1|ha:z2                                ; work         ;
;             |vedic_2x2:z2|                            ; 3 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z1|vedic_4x4:z1|vedic_2x2:z2                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z1|vedic_4x4:z1|vedic_2x2:z2|ha:z1                                ; work         ;
;                |ha:z2|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z1|vedic_4x4:z1|vedic_2x2:z2|ha:z2                                ; work         ;
;             |vedic_2x2:z3|                            ; 4 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z1|vedic_4x4:z1|vedic_2x2:z3                                      ; work         ;
;                |ha:z2|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z1|vedic_4x4:z1|vedic_2x2:z3|ha:z2                                ; work         ;
;             |vedic_2x2:z4|                            ; 3 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z1|vedic_4x4:z1|vedic_2x2:z4                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z1|vedic_4x4:z1|vedic_2x2:z4|ha:z1                                ; work         ;
;                |ha:z2|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z1|vedic_4x4:z1|vedic_2x2:z4|ha:z2                                ; work         ;
;          |vedic_4x4:z2|                               ; 33 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z1|vedic_4x4:z2                                                   ; work         ;
;             |add_4_bit:z5|                            ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z1|vedic_4x4:z2|add_4_bit:z5                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[1].f| ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z1|vedic_4x4:z2|add_4_bit:z5|full_adder:generate_N_bit_Adder[1].f ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z1|vedic_4x4:z2|add_4_bit:z5|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z1|vedic_4x4:z2|add_4_bit:z5|full_adder:generate_N_bit_Adder[3].f ; work         ;
;             |add_6_bit:z6|                            ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z1|vedic_4x4:z2|add_6_bit:z6                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z1|vedic_4x4:z2|add_6_bit:z6|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z1|vedic_4x4:z2|add_6_bit:z6|full_adder:generate_N_bit_Adder[3].f ; work         ;
;             |add_6_bit:z7|                            ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z1|vedic_4x4:z2|add_6_bit:z7                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[1].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z1|vedic_4x4:z2|add_6_bit:z7|full_adder:generate_N_bit_Adder[1].f ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z1|vedic_4x4:z2|add_6_bit:z7|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z1|vedic_4x4:z2|add_6_bit:z7|full_adder:generate_N_bit_Adder[3].f ; work         ;
;                |full_adder:generate_N_bit_Adder[4].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z1|vedic_4x4:z2|add_6_bit:z7|full_adder:generate_N_bit_Adder[4].f ; work         ;
;                |half_adder:generate_N_bit_Adder[0].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z1|vedic_4x4:z2|add_6_bit:z7|half_adder:generate_N_bit_Adder[0].f ; work         ;
;             |vedic_2x2:z1|                            ; 4 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z1|vedic_4x4:z2|vedic_2x2:z1                                      ; work         ;
;                |ha:z1|                                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z1|vedic_4x4:z2|vedic_2x2:z1|ha:z1                                ; work         ;
;                |ha:z2|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z1|vedic_4x4:z2|vedic_2x2:z1|ha:z2                                ; work         ;
;             |vedic_2x2:z2|                            ; 3 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z1|vedic_4x4:z2|vedic_2x2:z2                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z1|vedic_4x4:z2|vedic_2x2:z2|ha:z1                                ; work         ;
;                |ha:z2|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z1|vedic_4x4:z2|vedic_2x2:z2|ha:z2                                ; work         ;
;             |vedic_2x2:z3|                            ; 4 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z1|vedic_4x4:z2|vedic_2x2:z3                                      ; work         ;
;                |ha:z2|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z1|vedic_4x4:z2|vedic_2x2:z3|ha:z2                                ; work         ;
;             |vedic_2x2:z4|                            ; 4 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z1|vedic_4x4:z2|vedic_2x2:z4                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z1|vedic_4x4:z2|vedic_2x2:z4|ha:z1                                ; work         ;
;                |ha:z2|                                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z1|vedic_4x4:z2|vedic_2x2:z4|ha:z2                                ; work         ;
;          |vedic_4x4:z3|                               ; 35 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z1|vedic_4x4:z3                                                   ; work         ;
;             |add_4_bit:z5|                            ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z1|vedic_4x4:z3|add_4_bit:z5                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[1].f| ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z1|vedic_4x4:z3|add_4_bit:z5|full_adder:generate_N_bit_Adder[1].f ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z1|vedic_4x4:z3|add_4_bit:z5|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z1|vedic_4x4:z3|add_4_bit:z5|full_adder:generate_N_bit_Adder[3].f ; work         ;
;                |half_adder:generate_N_bit_Adder[0].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z1|vedic_4x4:z3|add_4_bit:z5|half_adder:generate_N_bit_Adder[0].f ; work         ;
;             |add_6_bit:z6|                            ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z1|vedic_4x4:z3|add_6_bit:z6                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z1|vedic_4x4:z3|add_6_bit:z6|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z1|vedic_4x4:z3|add_6_bit:z6|full_adder:generate_N_bit_Adder[3].f ; work         ;
;             |add_6_bit:z7|                            ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z1|vedic_4x4:z3|add_6_bit:z7                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[1].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z1|vedic_4x4:z3|add_6_bit:z7|full_adder:generate_N_bit_Adder[1].f ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z1|vedic_4x4:z3|add_6_bit:z7|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z1|vedic_4x4:z3|add_6_bit:z7|full_adder:generate_N_bit_Adder[3].f ; work         ;
;                |full_adder:generate_N_bit_Adder[4].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z1|vedic_4x4:z3|add_6_bit:z7|full_adder:generate_N_bit_Adder[4].f ; work         ;
;                |full_adder:generate_N_bit_Adder[5].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z1|vedic_4x4:z3|add_6_bit:z7|full_adder:generate_N_bit_Adder[5].f ; work         ;
;                |half_adder:generate_N_bit_Adder[0].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z1|vedic_4x4:z3|add_6_bit:z7|half_adder:generate_N_bit_Adder[0].f ; work         ;
;             |vedic_2x2:z1|                            ; 4 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z1|vedic_4x4:z3|vedic_2x2:z1                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z1|vedic_4x4:z3|vedic_2x2:z1|ha:z1                                ; work         ;
;             |vedic_2x2:z2|                            ; 3 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z1|vedic_4x4:z3|vedic_2x2:z2                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z1|vedic_4x4:z3|vedic_2x2:z2|ha:z1                                ; work         ;
;                |ha:z2|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z1|vedic_4x4:z3|vedic_2x2:z2|ha:z2                                ; work         ;
;             |vedic_2x2:z3|                            ; 4 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z1|vedic_4x4:z3|vedic_2x2:z3                                      ; work         ;
;                |ha:z2|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z1|vedic_4x4:z3|vedic_2x2:z3|ha:z2                                ; work         ;
;             |vedic_2x2:z4|                            ; 4 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z1|vedic_4x4:z3|vedic_2x2:z4                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z1|vedic_4x4:z3|vedic_2x2:z4|ha:z1                                ; work         ;
;                |ha:z2|                                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z1|vedic_4x4:z3|vedic_2x2:z4|ha:z2                                ; work         ;
;          |vedic_4x4:z4|                               ; 34 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z1|vedic_4x4:z4                                                   ; work         ;
;             |add_4_bit:z5|                            ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z1|vedic_4x4:z4|add_4_bit:z5                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[1].f| ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z1|vedic_4x4:z4|add_4_bit:z5|full_adder:generate_N_bit_Adder[1].f ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z1|vedic_4x4:z4|add_4_bit:z5|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z1|vedic_4x4:z4|add_4_bit:z5|full_adder:generate_N_bit_Adder[3].f ; work         ;
;                |half_adder:generate_N_bit_Adder[0].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z1|vedic_4x4:z4|add_4_bit:z5|half_adder:generate_N_bit_Adder[0].f ; work         ;
;             |add_6_bit:z6|                            ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z1|vedic_4x4:z4|add_6_bit:z6                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z1|vedic_4x4:z4|add_6_bit:z6|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z1|vedic_4x4:z4|add_6_bit:z6|full_adder:generate_N_bit_Adder[3].f ; work         ;
;             |add_6_bit:z7|                            ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z1|vedic_4x4:z4|add_6_bit:z7                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[1].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z1|vedic_4x4:z4|add_6_bit:z7|full_adder:generate_N_bit_Adder[1].f ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z1|vedic_4x4:z4|add_6_bit:z7|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z1|vedic_4x4:z4|add_6_bit:z7|full_adder:generate_N_bit_Adder[3].f ; work         ;
;                |full_adder:generate_N_bit_Adder[4].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z1|vedic_4x4:z4|add_6_bit:z7|full_adder:generate_N_bit_Adder[4].f ; work         ;
;                |half_adder:generate_N_bit_Adder[0].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z1|vedic_4x4:z4|add_6_bit:z7|half_adder:generate_N_bit_Adder[0].f ; work         ;
;             |vedic_2x2:z1|                            ; 5 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z1|vedic_4x4:z4|vedic_2x2:z1                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z1|vedic_4x4:z4|vedic_2x2:z1|ha:z1                                ; work         ;
;             |vedic_2x2:z2|                            ; 3 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z1|vedic_4x4:z4|vedic_2x2:z2                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z1|vedic_4x4:z4|vedic_2x2:z2|ha:z1                                ; work         ;
;                |ha:z2|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z1|vedic_4x4:z4|vedic_2x2:z2|ha:z2                                ; work         ;
;             |vedic_2x2:z3|                            ; 4 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z1|vedic_4x4:z4|vedic_2x2:z3                                      ; work         ;
;                |ha:z2|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z1|vedic_4x4:z4|vedic_2x2:z3|ha:z2                                ; work         ;
;             |vedic_2x2:z4|                            ; 4 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z1|vedic_4x4:z4|vedic_2x2:z4                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z1|vedic_4x4:z4|vedic_2x2:z4|ha:z1                                ; work         ;
;                |ha:z2|                                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z1|vedic_4x4:z4|vedic_2x2:z4|ha:z2                                ; work         ;
;       |vedic_8x8:z2|                                  ; 179 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z2                                                                ; work         ;
;          |add_12_bit:z6|                              ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z2|add_12_bit:z6                                                  ; work         ;
;             |full_adder:generate_N_bit_Adder[4].f|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z2|add_12_bit:z6|full_adder:generate_N_bit_Adder[4].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[5].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z2|add_12_bit:z6|full_adder:generate_N_bit_Adder[5].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[6].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z2|add_12_bit:z6|full_adder:generate_N_bit_Adder[6].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[7].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z2|add_12_bit:z6|full_adder:generate_N_bit_Adder[7].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[9].f|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z2|add_12_bit:z6|full_adder:generate_N_bit_Adder[9].f             ; work         ;
;          |add_12_bit:z7|                              ; 19 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z2|add_12_bit:z7                                                  ; work         ;
;             |full_adder:generate_N_bit_Adder[10].f|   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z2|add_12_bit:z7|full_adder:generate_N_bit_Adder[10].f            ; work         ;
;             |full_adder:generate_N_bit_Adder[1].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z2|add_12_bit:z7|full_adder:generate_N_bit_Adder[1].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[2].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z2|add_12_bit:z7|full_adder:generate_N_bit_Adder[2].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[3].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z2|add_12_bit:z7|full_adder:generate_N_bit_Adder[3].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[4].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z2|add_12_bit:z7|full_adder:generate_N_bit_Adder[4].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[5].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z2|add_12_bit:z7|full_adder:generate_N_bit_Adder[5].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[6].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z2|add_12_bit:z7|full_adder:generate_N_bit_Adder[6].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[7].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z2|add_12_bit:z7|full_adder:generate_N_bit_Adder[7].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[9].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z2|add_12_bit:z7|full_adder:generate_N_bit_Adder[9].f             ; work         ;
;             |half_adder:generate_N_bit_Adder[0].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z2|add_12_bit:z7|half_adder:generate_N_bit_Adder[0].f             ; work         ;
;          |add_8_bit:z5|                               ; 14 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z2|add_8_bit:z5                                                   ; work         ;
;             |full_adder:generate_N_bit_Adder[1].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z2|add_8_bit:z5|full_adder:generate_N_bit_Adder[1].f              ; work         ;
;             |full_adder:generate_N_bit_Adder[2].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z2|add_8_bit:z5|full_adder:generate_N_bit_Adder[2].f              ; work         ;
;             |full_adder:generate_N_bit_Adder[3].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z2|add_8_bit:z5|full_adder:generate_N_bit_Adder[3].f              ; work         ;
;             |full_adder:generate_N_bit_Adder[4].f|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z2|add_8_bit:z5|full_adder:generate_N_bit_Adder[4].f              ; work         ;
;             |full_adder:generate_N_bit_Adder[5].f|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z2|add_8_bit:z5|full_adder:generate_N_bit_Adder[5].f              ; work         ;
;             |full_adder:generate_N_bit_Adder[6].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z2|add_8_bit:z5|full_adder:generate_N_bit_Adder[6].f              ; work         ;
;             |full_adder:generate_N_bit_Adder[7].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z2|add_8_bit:z5|full_adder:generate_N_bit_Adder[7].f              ; work         ;
;             |half_adder:generate_N_bit_Adder[0].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z2|add_8_bit:z5|half_adder:generate_N_bit_Adder[0].f              ; work         ;
;          |vedic_4x4:z1|                               ; 35 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z2|vedic_4x4:z1                                                   ; work         ;
;             |add_4_bit:z5|                            ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z2|vedic_4x4:z1|add_4_bit:z5                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[1].f| ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z2|vedic_4x4:z1|add_4_bit:z5|full_adder:generate_N_bit_Adder[1].f ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z2|vedic_4x4:z1|add_4_bit:z5|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z2|vedic_4x4:z1|add_4_bit:z5|full_adder:generate_N_bit_Adder[3].f ; work         ;
;             |add_6_bit:z6|                            ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z2|vedic_4x4:z1|add_6_bit:z6                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z2|vedic_4x4:z1|add_6_bit:z6|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z2|vedic_4x4:z1|add_6_bit:z6|full_adder:generate_N_bit_Adder[3].f ; work         ;
;                |full_adder:generate_N_bit_Adder[4].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z2|vedic_4x4:z1|add_6_bit:z6|full_adder:generate_N_bit_Adder[4].f ; work         ;
;                |full_adder:generate_N_bit_Adder[5].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z2|vedic_4x4:z1|add_6_bit:z6|full_adder:generate_N_bit_Adder[5].f ; work         ;
;             |add_6_bit:z7|                            ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z2|vedic_4x4:z1|add_6_bit:z7                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[1].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z2|vedic_4x4:z1|add_6_bit:z7|full_adder:generate_N_bit_Adder[1].f ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z2|vedic_4x4:z1|add_6_bit:z7|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z2|vedic_4x4:z1|add_6_bit:z7|full_adder:generate_N_bit_Adder[3].f ; work         ;
;                |full_adder:generate_N_bit_Adder[4].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z2|vedic_4x4:z1|add_6_bit:z7|full_adder:generate_N_bit_Adder[4].f ; work         ;
;                |half_adder:generate_N_bit_Adder[0].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z2|vedic_4x4:z1|add_6_bit:z7|half_adder:generate_N_bit_Adder[0].f ; work         ;
;             |vedic_2x2:z1|                            ; 4 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z2|vedic_4x4:z1|vedic_2x2:z1                                      ; work         ;
;                |ha:z1|                                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z2|vedic_4x4:z1|vedic_2x2:z1|ha:z1                                ; work         ;
;                |ha:z2|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z2|vedic_4x4:z1|vedic_2x2:z1|ha:z2                                ; work         ;
;             |vedic_2x2:z2|                            ; 3 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z2|vedic_4x4:z1|vedic_2x2:z2                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z2|vedic_4x4:z1|vedic_2x2:z2|ha:z1                                ; work         ;
;                |ha:z2|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z2|vedic_4x4:z1|vedic_2x2:z2|ha:z2                                ; work         ;
;             |vedic_2x2:z3|                            ; 4 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z2|vedic_4x4:z1|vedic_2x2:z3                                      ; work         ;
;                |ha:z2|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z2|vedic_4x4:z1|vedic_2x2:z3|ha:z2                                ; work         ;
;             |vedic_2x2:z4|                            ; 3 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z2|vedic_4x4:z1|vedic_2x2:z4                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z2|vedic_4x4:z1|vedic_2x2:z4|ha:z1                                ; work         ;
;                |ha:z2|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z2|vedic_4x4:z1|vedic_2x2:z4|ha:z2                                ; work         ;
;          |vedic_4x4:z2|                               ; 33 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z2|vedic_4x4:z2                                                   ; work         ;
;             |add_4_bit:z5|                            ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z2|vedic_4x4:z2|add_4_bit:z5                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[1].f| ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z2|vedic_4x4:z2|add_4_bit:z5|full_adder:generate_N_bit_Adder[1].f ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z2|vedic_4x4:z2|add_4_bit:z5|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z2|vedic_4x4:z2|add_4_bit:z5|full_adder:generate_N_bit_Adder[3].f ; work         ;
;             |add_6_bit:z6|                            ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z2|vedic_4x4:z2|add_6_bit:z6                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z2|vedic_4x4:z2|add_6_bit:z6|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z2|vedic_4x4:z2|add_6_bit:z6|full_adder:generate_N_bit_Adder[3].f ; work         ;
;             |add_6_bit:z7|                            ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z2|vedic_4x4:z2|add_6_bit:z7                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[1].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z2|vedic_4x4:z2|add_6_bit:z7|full_adder:generate_N_bit_Adder[1].f ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z2|vedic_4x4:z2|add_6_bit:z7|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z2|vedic_4x4:z2|add_6_bit:z7|full_adder:generate_N_bit_Adder[3].f ; work         ;
;                |full_adder:generate_N_bit_Adder[4].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z2|vedic_4x4:z2|add_6_bit:z7|full_adder:generate_N_bit_Adder[4].f ; work         ;
;                |half_adder:generate_N_bit_Adder[0].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z2|vedic_4x4:z2|add_6_bit:z7|half_adder:generate_N_bit_Adder[0].f ; work         ;
;             |vedic_2x2:z1|                            ; 4 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z2|vedic_4x4:z2|vedic_2x2:z1                                      ; work         ;
;                |ha:z1|                                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z2|vedic_4x4:z2|vedic_2x2:z1|ha:z1                                ; work         ;
;                |ha:z2|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z2|vedic_4x4:z2|vedic_2x2:z1|ha:z2                                ; work         ;
;             |vedic_2x2:z2|                            ; 3 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z2|vedic_4x4:z2|vedic_2x2:z2                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z2|vedic_4x4:z2|vedic_2x2:z2|ha:z1                                ; work         ;
;                |ha:z2|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z2|vedic_4x4:z2|vedic_2x2:z2|ha:z2                                ; work         ;
;             |vedic_2x2:z3|                            ; 4 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z2|vedic_4x4:z2|vedic_2x2:z3                                      ; work         ;
;                |ha:z2|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z2|vedic_4x4:z2|vedic_2x2:z3|ha:z2                                ; work         ;
;             |vedic_2x2:z4|                            ; 4 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z2|vedic_4x4:z2|vedic_2x2:z4                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z2|vedic_4x4:z2|vedic_2x2:z4|ha:z1                                ; work         ;
;                |ha:z2|                                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z2|vedic_4x4:z2|vedic_2x2:z4|ha:z2                                ; work         ;
;          |vedic_4x4:z3|                               ; 35 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z2|vedic_4x4:z3                                                   ; work         ;
;             |add_4_bit:z5|                            ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z2|vedic_4x4:z3|add_4_bit:z5                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[1].f| ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z2|vedic_4x4:z3|add_4_bit:z5|full_adder:generate_N_bit_Adder[1].f ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z2|vedic_4x4:z3|add_4_bit:z5|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z2|vedic_4x4:z3|add_4_bit:z5|full_adder:generate_N_bit_Adder[3].f ; work         ;
;                |half_adder:generate_N_bit_Adder[0].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z2|vedic_4x4:z3|add_4_bit:z5|half_adder:generate_N_bit_Adder[0].f ; work         ;
;             |add_6_bit:z6|                            ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z2|vedic_4x4:z3|add_6_bit:z6                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z2|vedic_4x4:z3|add_6_bit:z6|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z2|vedic_4x4:z3|add_6_bit:z6|full_adder:generate_N_bit_Adder[3].f ; work         ;
;             |add_6_bit:z7|                            ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z2|vedic_4x4:z3|add_6_bit:z7                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[1].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z2|vedic_4x4:z3|add_6_bit:z7|full_adder:generate_N_bit_Adder[1].f ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z2|vedic_4x4:z3|add_6_bit:z7|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z2|vedic_4x4:z3|add_6_bit:z7|full_adder:generate_N_bit_Adder[3].f ; work         ;
;                |full_adder:generate_N_bit_Adder[4].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z2|vedic_4x4:z3|add_6_bit:z7|full_adder:generate_N_bit_Adder[4].f ; work         ;
;                |full_adder:generate_N_bit_Adder[5].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z2|vedic_4x4:z3|add_6_bit:z7|full_adder:generate_N_bit_Adder[5].f ; work         ;
;                |half_adder:generate_N_bit_Adder[0].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z2|vedic_4x4:z3|add_6_bit:z7|half_adder:generate_N_bit_Adder[0].f ; work         ;
;             |vedic_2x2:z1|                            ; 4 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z2|vedic_4x4:z3|vedic_2x2:z1                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z2|vedic_4x4:z3|vedic_2x2:z1|ha:z1                                ; work         ;
;             |vedic_2x2:z2|                            ; 3 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z2|vedic_4x4:z3|vedic_2x2:z2                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z2|vedic_4x4:z3|vedic_2x2:z2|ha:z1                                ; work         ;
;                |ha:z2|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z2|vedic_4x4:z3|vedic_2x2:z2|ha:z2                                ; work         ;
;             |vedic_2x2:z3|                            ; 4 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z2|vedic_4x4:z3|vedic_2x2:z3                                      ; work         ;
;                |ha:z2|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z2|vedic_4x4:z3|vedic_2x2:z3|ha:z2                                ; work         ;
;             |vedic_2x2:z4|                            ; 4 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z2|vedic_4x4:z3|vedic_2x2:z4                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z2|vedic_4x4:z3|vedic_2x2:z4|ha:z1                                ; work         ;
;                |ha:z2|                                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z2|vedic_4x4:z3|vedic_2x2:z4|ha:z2                                ; work         ;
;          |vedic_4x4:z4|                               ; 35 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z2|vedic_4x4:z4                                                   ; work         ;
;             |add_4_bit:z5|                            ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z2|vedic_4x4:z4|add_4_bit:z5                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[1].f| ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z2|vedic_4x4:z4|add_4_bit:z5|full_adder:generate_N_bit_Adder[1].f ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z2|vedic_4x4:z4|add_4_bit:z5|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z2|vedic_4x4:z4|add_4_bit:z5|full_adder:generate_N_bit_Adder[3].f ; work         ;
;                |half_adder:generate_N_bit_Adder[0].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z2|vedic_4x4:z4|add_4_bit:z5|half_adder:generate_N_bit_Adder[0].f ; work         ;
;             |add_6_bit:z6|                            ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z2|vedic_4x4:z4|add_6_bit:z6                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z2|vedic_4x4:z4|add_6_bit:z6|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z2|vedic_4x4:z4|add_6_bit:z6|full_adder:generate_N_bit_Adder[3].f ; work         ;
;             |add_6_bit:z7|                            ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z2|vedic_4x4:z4|add_6_bit:z7                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[1].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z2|vedic_4x4:z4|add_6_bit:z7|full_adder:generate_N_bit_Adder[1].f ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z2|vedic_4x4:z4|add_6_bit:z7|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z2|vedic_4x4:z4|add_6_bit:z7|full_adder:generate_N_bit_Adder[3].f ; work         ;
;                |full_adder:generate_N_bit_Adder[4].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z2|vedic_4x4:z4|add_6_bit:z7|full_adder:generate_N_bit_Adder[4].f ; work         ;
;                |half_adder:generate_N_bit_Adder[0].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z2|vedic_4x4:z4|add_6_bit:z7|half_adder:generate_N_bit_Adder[0].f ; work         ;
;             |vedic_2x2:z1|                            ; 5 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z2|vedic_4x4:z4|vedic_2x2:z1                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z2|vedic_4x4:z4|vedic_2x2:z1|ha:z1                                ; work         ;
;             |vedic_2x2:z2|                            ; 3 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z2|vedic_4x4:z4|vedic_2x2:z2                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z2|vedic_4x4:z4|vedic_2x2:z2|ha:z1                                ; work         ;
;                |ha:z2|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z2|vedic_4x4:z4|vedic_2x2:z2|ha:z2                                ; work         ;
;             |vedic_2x2:z3|                            ; 4 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z2|vedic_4x4:z4|vedic_2x2:z3                                      ; work         ;
;                |ha:z2|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z2|vedic_4x4:z4|vedic_2x2:z3|ha:z2                                ; work         ;
;             |vedic_2x2:z4|                            ; 4 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z2|vedic_4x4:z4|vedic_2x2:z4                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z2|vedic_4x4:z4|vedic_2x2:z4|ha:z1                                ; work         ;
;                |ha:z2|                                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z2|vedic_4x4:z4|vedic_2x2:z4|ha:z2                                ; work         ;
;       |vedic_8x8:z3|                                  ; 180 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z3                                                                ; work         ;
;          |add_12_bit:z6|                              ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z3|add_12_bit:z6                                                  ; work         ;
;             |full_adder:generate_N_bit_Adder[4].f|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z3|add_12_bit:z6|full_adder:generate_N_bit_Adder[4].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[5].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z3|add_12_bit:z6|full_adder:generate_N_bit_Adder[5].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[6].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z3|add_12_bit:z6|full_adder:generate_N_bit_Adder[6].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[7].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z3|add_12_bit:z6|full_adder:generate_N_bit_Adder[7].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[9].f|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z3|add_12_bit:z6|full_adder:generate_N_bit_Adder[9].f             ; work         ;
;          |add_12_bit:z7|                              ; 21 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z3|add_12_bit:z7                                                  ; work         ;
;             |full_adder:generate_N_bit_Adder[10].f|   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z3|add_12_bit:z7|full_adder:generate_N_bit_Adder[10].f            ; work         ;
;             |full_adder:generate_N_bit_Adder[11].f|   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z3|add_12_bit:z7|full_adder:generate_N_bit_Adder[11].f            ; work         ;
;             |full_adder:generate_N_bit_Adder[1].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z3|add_12_bit:z7|full_adder:generate_N_bit_Adder[1].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[2].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z3|add_12_bit:z7|full_adder:generate_N_bit_Adder[2].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[3].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z3|add_12_bit:z7|full_adder:generate_N_bit_Adder[3].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[4].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z3|add_12_bit:z7|full_adder:generate_N_bit_Adder[4].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[5].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z3|add_12_bit:z7|full_adder:generate_N_bit_Adder[5].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[6].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z3|add_12_bit:z7|full_adder:generate_N_bit_Adder[6].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[7].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z3|add_12_bit:z7|full_adder:generate_N_bit_Adder[7].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[8].f|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z3|add_12_bit:z7|full_adder:generate_N_bit_Adder[8].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[9].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z3|add_12_bit:z7|full_adder:generate_N_bit_Adder[9].f             ; work         ;
;             |half_adder:generate_N_bit_Adder[0].f|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z3|add_12_bit:z7|half_adder:generate_N_bit_Adder[0].f             ; work         ;
;          |add_8_bit:z5|                               ; 14 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z3|add_8_bit:z5                                                   ; work         ;
;             |full_adder:generate_N_bit_Adder[1].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z3|add_8_bit:z5|full_adder:generate_N_bit_Adder[1].f              ; work         ;
;             |full_adder:generate_N_bit_Adder[2].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z3|add_8_bit:z5|full_adder:generate_N_bit_Adder[2].f              ; work         ;
;             |full_adder:generate_N_bit_Adder[3].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z3|add_8_bit:z5|full_adder:generate_N_bit_Adder[3].f              ; work         ;
;             |full_adder:generate_N_bit_Adder[4].f|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z3|add_8_bit:z5|full_adder:generate_N_bit_Adder[4].f              ; work         ;
;             |full_adder:generate_N_bit_Adder[5].f|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z3|add_8_bit:z5|full_adder:generate_N_bit_Adder[5].f              ; work         ;
;             |full_adder:generate_N_bit_Adder[6].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z3|add_8_bit:z5|full_adder:generate_N_bit_Adder[6].f              ; work         ;
;             |full_adder:generate_N_bit_Adder[7].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z3|add_8_bit:z5|full_adder:generate_N_bit_Adder[7].f              ; work         ;
;             |half_adder:generate_N_bit_Adder[0].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z3|add_8_bit:z5|half_adder:generate_N_bit_Adder[0].f              ; work         ;
;          |vedic_4x4:z1|                               ; 34 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z3|vedic_4x4:z1                                                   ; work         ;
;             |add_4_bit:z5|                            ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z3|vedic_4x4:z1|add_4_bit:z5                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[1].f| ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z3|vedic_4x4:z1|add_4_bit:z5|full_adder:generate_N_bit_Adder[1].f ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z3|vedic_4x4:z1|add_4_bit:z5|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z3|vedic_4x4:z1|add_4_bit:z5|full_adder:generate_N_bit_Adder[3].f ; work         ;
;                |half_adder:generate_N_bit_Adder[0].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z3|vedic_4x4:z1|add_4_bit:z5|half_adder:generate_N_bit_Adder[0].f ; work         ;
;             |add_6_bit:z6|                            ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z3|vedic_4x4:z1|add_6_bit:z6                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z3|vedic_4x4:z1|add_6_bit:z6|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z3|vedic_4x4:z1|add_6_bit:z6|full_adder:generate_N_bit_Adder[3].f ; work         ;
;                |full_adder:generate_N_bit_Adder[4].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z3|vedic_4x4:z1|add_6_bit:z6|full_adder:generate_N_bit_Adder[4].f ; work         ;
;                |full_adder:generate_N_bit_Adder[5].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z3|vedic_4x4:z1|add_6_bit:z6|full_adder:generate_N_bit_Adder[5].f ; work         ;
;             |add_6_bit:z7|                            ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z3|vedic_4x4:z1|add_6_bit:z7                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[1].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z3|vedic_4x4:z1|add_6_bit:z7|full_adder:generate_N_bit_Adder[1].f ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z3|vedic_4x4:z1|add_6_bit:z7|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z3|vedic_4x4:z1|add_6_bit:z7|full_adder:generate_N_bit_Adder[3].f ; work         ;
;                |full_adder:generate_N_bit_Adder[4].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z3|vedic_4x4:z1|add_6_bit:z7|full_adder:generate_N_bit_Adder[4].f ; work         ;
;                |half_adder:generate_N_bit_Adder[0].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z3|vedic_4x4:z1|add_6_bit:z7|half_adder:generate_N_bit_Adder[0].f ; work         ;
;             |vedic_2x2:z1|                            ; 4 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z3|vedic_4x4:z1|vedic_2x2:z1                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z3|vedic_4x4:z1|vedic_2x2:z1|ha:z1                                ; work         ;
;             |vedic_2x2:z2|                            ; 3 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z3|vedic_4x4:z1|vedic_2x2:z2                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z3|vedic_4x4:z1|vedic_2x2:z2|ha:z1                                ; work         ;
;                |ha:z2|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z3|vedic_4x4:z1|vedic_2x2:z2|ha:z2                                ; work         ;
;             |vedic_2x2:z3|                            ; 4 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z3|vedic_4x4:z1|vedic_2x2:z3                                      ; work         ;
;                |ha:z2|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z3|vedic_4x4:z1|vedic_2x2:z3|ha:z2                                ; work         ;
;             |vedic_2x2:z4|                            ; 3 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z3|vedic_4x4:z1|vedic_2x2:z4                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z3|vedic_4x4:z1|vedic_2x2:z4|ha:z1                                ; work         ;
;                |ha:z2|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z3|vedic_4x4:z1|vedic_2x2:z4|ha:z2                                ; work         ;
;          |vedic_4x4:z2|                               ; 32 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z3|vedic_4x4:z2                                                   ; work         ;
;             |add_4_bit:z5|                            ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z3|vedic_4x4:z2|add_4_bit:z5                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[1].f| ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z3|vedic_4x4:z2|add_4_bit:z5|full_adder:generate_N_bit_Adder[1].f ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z3|vedic_4x4:z2|add_4_bit:z5|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z3|vedic_4x4:z2|add_4_bit:z5|full_adder:generate_N_bit_Adder[3].f ; work         ;
;             |add_6_bit:z6|                            ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z3|vedic_4x4:z2|add_6_bit:z6                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z3|vedic_4x4:z2|add_6_bit:z6|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z3|vedic_4x4:z2|add_6_bit:z6|full_adder:generate_N_bit_Adder[3].f ; work         ;
;             |add_6_bit:z7|                            ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z3|vedic_4x4:z2|add_6_bit:z7                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[1].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z3|vedic_4x4:z2|add_6_bit:z7|full_adder:generate_N_bit_Adder[1].f ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z3|vedic_4x4:z2|add_6_bit:z7|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z3|vedic_4x4:z2|add_6_bit:z7|full_adder:generate_N_bit_Adder[3].f ; work         ;
;                |full_adder:generate_N_bit_Adder[4].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z3|vedic_4x4:z2|add_6_bit:z7|full_adder:generate_N_bit_Adder[4].f ; work         ;
;                |half_adder:generate_N_bit_Adder[0].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z3|vedic_4x4:z2|add_6_bit:z7|half_adder:generate_N_bit_Adder[0].f ; work         ;
;             |vedic_2x2:z1|                            ; 3 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z3|vedic_4x4:z2|vedic_2x2:z1                                      ; work         ;
;                |ha:z1|                                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z3|vedic_4x4:z2|vedic_2x2:z1|ha:z1                                ; work         ;
;             |vedic_2x2:z2|                            ; 3 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z3|vedic_4x4:z2|vedic_2x2:z2                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z3|vedic_4x4:z2|vedic_2x2:z2|ha:z1                                ; work         ;
;                |ha:z2|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z3|vedic_4x4:z2|vedic_2x2:z2|ha:z2                                ; work         ;
;             |vedic_2x2:z3|                            ; 4 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z3|vedic_4x4:z2|vedic_2x2:z3                                      ; work         ;
;                |ha:z2|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z3|vedic_4x4:z2|vedic_2x2:z3|ha:z2                                ; work         ;
;             |vedic_2x2:z4|                            ; 4 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z3|vedic_4x4:z2|vedic_2x2:z4                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z3|vedic_4x4:z2|vedic_2x2:z4|ha:z1                                ; work         ;
;                |ha:z2|                                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z3|vedic_4x4:z2|vedic_2x2:z4|ha:z2                                ; work         ;
;          |vedic_4x4:z3|                               ; 36 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z3|vedic_4x4:z3                                                   ; work         ;
;             |add_4_bit:z5|                            ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z3|vedic_4x4:z3|add_4_bit:z5                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[1].f| ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z3|vedic_4x4:z3|add_4_bit:z5|full_adder:generate_N_bit_Adder[1].f ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z3|vedic_4x4:z3|add_4_bit:z5|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z3|vedic_4x4:z3|add_4_bit:z5|full_adder:generate_N_bit_Adder[3].f ; work         ;
;                |half_adder:generate_N_bit_Adder[0].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z3|vedic_4x4:z3|add_4_bit:z5|half_adder:generate_N_bit_Adder[0].f ; work         ;
;             |add_6_bit:z6|                            ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z3|vedic_4x4:z3|add_6_bit:z6                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z3|vedic_4x4:z3|add_6_bit:z6|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z3|vedic_4x4:z3|add_6_bit:z6|full_adder:generate_N_bit_Adder[3].f ; work         ;
;             |add_6_bit:z7|                            ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z3|vedic_4x4:z3|add_6_bit:z7                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[1].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z3|vedic_4x4:z3|add_6_bit:z7|full_adder:generate_N_bit_Adder[1].f ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z3|vedic_4x4:z3|add_6_bit:z7|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z3|vedic_4x4:z3|add_6_bit:z7|full_adder:generate_N_bit_Adder[3].f ; work         ;
;                |full_adder:generate_N_bit_Adder[4].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z3|vedic_4x4:z3|add_6_bit:z7|full_adder:generate_N_bit_Adder[4].f ; work         ;
;                |full_adder:generate_N_bit_Adder[5].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z3|vedic_4x4:z3|add_6_bit:z7|full_adder:generate_N_bit_Adder[5].f ; work         ;
;                |half_adder:generate_N_bit_Adder[0].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z3|vedic_4x4:z3|add_6_bit:z7|half_adder:generate_N_bit_Adder[0].f ; work         ;
;             |vedic_2x2:z1|                            ; 5 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z3|vedic_4x4:z3|vedic_2x2:z1                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z3|vedic_4x4:z3|vedic_2x2:z1|ha:z1                                ; work         ;
;             |vedic_2x2:z2|                            ; 3 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z3|vedic_4x4:z3|vedic_2x2:z2                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z3|vedic_4x4:z3|vedic_2x2:z2|ha:z1                                ; work         ;
;                |ha:z2|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z3|vedic_4x4:z3|vedic_2x2:z2|ha:z2                                ; work         ;
;             |vedic_2x2:z3|                            ; 4 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z3|vedic_4x4:z3|vedic_2x2:z3                                      ; work         ;
;                |ha:z2|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z3|vedic_4x4:z3|vedic_2x2:z3|ha:z2                                ; work         ;
;             |vedic_2x2:z4|                            ; 4 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z3|vedic_4x4:z3|vedic_2x2:z4                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z3|vedic_4x4:z3|vedic_2x2:z4|ha:z1                                ; work         ;
;                |ha:z2|                                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z3|vedic_4x4:z3|vedic_2x2:z4|ha:z2                                ; work         ;
;          |vedic_4x4:z4|                               ; 35 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z3|vedic_4x4:z4                                                   ; work         ;
;             |add_4_bit:z5|                            ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z3|vedic_4x4:z4|add_4_bit:z5                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[1].f| ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z3|vedic_4x4:z4|add_4_bit:z5|full_adder:generate_N_bit_Adder[1].f ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z3|vedic_4x4:z4|add_4_bit:z5|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z3|vedic_4x4:z4|add_4_bit:z5|full_adder:generate_N_bit_Adder[3].f ; work         ;
;                |half_adder:generate_N_bit_Adder[0].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z3|vedic_4x4:z4|add_4_bit:z5|half_adder:generate_N_bit_Adder[0].f ; work         ;
;             |add_6_bit:z6|                            ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z3|vedic_4x4:z4|add_6_bit:z6                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z3|vedic_4x4:z4|add_6_bit:z6|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z3|vedic_4x4:z4|add_6_bit:z6|full_adder:generate_N_bit_Adder[3].f ; work         ;
;             |add_6_bit:z7|                            ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z3|vedic_4x4:z4|add_6_bit:z7                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[1].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z3|vedic_4x4:z4|add_6_bit:z7|full_adder:generate_N_bit_Adder[1].f ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z3|vedic_4x4:z4|add_6_bit:z7|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z3|vedic_4x4:z4|add_6_bit:z7|full_adder:generate_N_bit_Adder[3].f ; work         ;
;                |full_adder:generate_N_bit_Adder[4].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z3|vedic_4x4:z4|add_6_bit:z7|full_adder:generate_N_bit_Adder[4].f ; work         ;
;                |half_adder:generate_N_bit_Adder[0].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z3|vedic_4x4:z4|add_6_bit:z7|half_adder:generate_N_bit_Adder[0].f ; work         ;
;             |vedic_2x2:z1|                            ; 5 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z3|vedic_4x4:z4|vedic_2x2:z1                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z3|vedic_4x4:z4|vedic_2x2:z1|ha:z1                                ; work         ;
;             |vedic_2x2:z2|                            ; 3 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z3|vedic_4x4:z4|vedic_2x2:z2                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z3|vedic_4x4:z4|vedic_2x2:z2|ha:z1                                ; work         ;
;                |ha:z2|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z3|vedic_4x4:z4|vedic_2x2:z2|ha:z2                                ; work         ;
;             |vedic_2x2:z3|                            ; 4 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z3|vedic_4x4:z4|vedic_2x2:z3                                      ; work         ;
;                |ha:z2|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z3|vedic_4x4:z4|vedic_2x2:z3|ha:z2                                ; work         ;
;             |vedic_2x2:z4|                            ; 4 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z3|vedic_4x4:z4|vedic_2x2:z4                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z3|vedic_4x4:z4|vedic_2x2:z4|ha:z1                                ; work         ;
;                |ha:z2|                                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z3|vedic_4x4:z4|vedic_2x2:z4|ha:z2                                ; work         ;
;       |vedic_8x8:z4|                                  ; 178 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z4                                                                ; work         ;
;          |add_12_bit:z6|                              ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z4|add_12_bit:z6                                                  ; work         ;
;             |full_adder:generate_N_bit_Adder[4].f|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z4|add_12_bit:z6|full_adder:generate_N_bit_Adder[4].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[5].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z4|add_12_bit:z6|full_adder:generate_N_bit_Adder[5].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[6].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z4|add_12_bit:z6|full_adder:generate_N_bit_Adder[6].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[7].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z4|add_12_bit:z6|full_adder:generate_N_bit_Adder[7].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[9].f|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z4|add_12_bit:z6|full_adder:generate_N_bit_Adder[9].f             ; work         ;
;          |add_12_bit:z7|                              ; 18 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z4|add_12_bit:z7                                                  ; work         ;
;             |full_adder:generate_N_bit_Adder[10].f|   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z4|add_12_bit:z7|full_adder:generate_N_bit_Adder[10].f            ; work         ;
;             |full_adder:generate_N_bit_Adder[1].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z4|add_12_bit:z7|full_adder:generate_N_bit_Adder[1].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[2].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z4|add_12_bit:z7|full_adder:generate_N_bit_Adder[2].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[3].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z4|add_12_bit:z7|full_adder:generate_N_bit_Adder[3].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[4].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z4|add_12_bit:z7|full_adder:generate_N_bit_Adder[4].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[5].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z4|add_12_bit:z7|full_adder:generate_N_bit_Adder[5].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[6].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z4|add_12_bit:z7|full_adder:generate_N_bit_Adder[6].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[7].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z4|add_12_bit:z7|full_adder:generate_N_bit_Adder[7].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[9].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z4|add_12_bit:z7|full_adder:generate_N_bit_Adder[9].f             ; work         ;
;             |half_adder:generate_N_bit_Adder[0].f|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z4|add_12_bit:z7|half_adder:generate_N_bit_Adder[0].f             ; work         ;
;          |add_8_bit:z5|                               ; 14 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z4|add_8_bit:z5                                                   ; work         ;
;             |full_adder:generate_N_bit_Adder[1].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z4|add_8_bit:z5|full_adder:generate_N_bit_Adder[1].f              ; work         ;
;             |full_adder:generate_N_bit_Adder[2].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z4|add_8_bit:z5|full_adder:generate_N_bit_Adder[2].f              ; work         ;
;             |full_adder:generate_N_bit_Adder[3].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z4|add_8_bit:z5|full_adder:generate_N_bit_Adder[3].f              ; work         ;
;             |full_adder:generate_N_bit_Adder[4].f|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z4|add_8_bit:z5|full_adder:generate_N_bit_Adder[4].f              ; work         ;
;             |full_adder:generate_N_bit_Adder[5].f|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z4|add_8_bit:z5|full_adder:generate_N_bit_Adder[5].f              ; work         ;
;             |full_adder:generate_N_bit_Adder[6].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z4|add_8_bit:z5|full_adder:generate_N_bit_Adder[6].f              ; work         ;
;             |full_adder:generate_N_bit_Adder[7].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z4|add_8_bit:z5|full_adder:generate_N_bit_Adder[7].f              ; work         ;
;             |half_adder:generate_N_bit_Adder[0].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z4|add_8_bit:z5|half_adder:generate_N_bit_Adder[0].f              ; work         ;
;          |vedic_4x4:z1|                               ; 35 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z4|vedic_4x4:z1                                                   ; work         ;
;             |add_4_bit:z5|                            ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z4|vedic_4x4:z1|add_4_bit:z5                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[1].f| ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z4|vedic_4x4:z1|add_4_bit:z5|full_adder:generate_N_bit_Adder[1].f ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z4|vedic_4x4:z1|add_4_bit:z5|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z4|vedic_4x4:z1|add_4_bit:z5|full_adder:generate_N_bit_Adder[3].f ; work         ;
;                |half_adder:generate_N_bit_Adder[0].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z4|vedic_4x4:z1|add_4_bit:z5|half_adder:generate_N_bit_Adder[0].f ; work         ;
;             |add_6_bit:z6|                            ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z4|vedic_4x4:z1|add_6_bit:z6                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z4|vedic_4x4:z1|add_6_bit:z6|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z4|vedic_4x4:z1|add_6_bit:z6|full_adder:generate_N_bit_Adder[3].f ; work         ;
;                |full_adder:generate_N_bit_Adder[4].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z4|vedic_4x4:z1|add_6_bit:z6|full_adder:generate_N_bit_Adder[4].f ; work         ;
;                |full_adder:generate_N_bit_Adder[5].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z4|vedic_4x4:z1|add_6_bit:z6|full_adder:generate_N_bit_Adder[5].f ; work         ;
;             |add_6_bit:z7|                            ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z4|vedic_4x4:z1|add_6_bit:z7                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[1].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z4|vedic_4x4:z1|add_6_bit:z7|full_adder:generate_N_bit_Adder[1].f ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z4|vedic_4x4:z1|add_6_bit:z7|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z4|vedic_4x4:z1|add_6_bit:z7|full_adder:generate_N_bit_Adder[3].f ; work         ;
;                |full_adder:generate_N_bit_Adder[4].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z4|vedic_4x4:z1|add_6_bit:z7|full_adder:generate_N_bit_Adder[4].f ; work         ;
;                |half_adder:generate_N_bit_Adder[0].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z4|vedic_4x4:z1|add_6_bit:z7|half_adder:generate_N_bit_Adder[0].f ; work         ;
;             |vedic_2x2:z1|                            ; 5 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z4|vedic_4x4:z1|vedic_2x2:z1                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z4|vedic_4x4:z1|vedic_2x2:z1|ha:z1                                ; work         ;
;             |vedic_2x2:z2|                            ; 3 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z4|vedic_4x4:z1|vedic_2x2:z2                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z4|vedic_4x4:z1|vedic_2x2:z2|ha:z1                                ; work         ;
;                |ha:z2|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z4|vedic_4x4:z1|vedic_2x2:z2|ha:z2                                ; work         ;
;             |vedic_2x2:z3|                            ; 4 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z4|vedic_4x4:z1|vedic_2x2:z3                                      ; work         ;
;                |ha:z2|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z4|vedic_4x4:z1|vedic_2x2:z3|ha:z2                                ; work         ;
;             |vedic_2x2:z4|                            ; 3 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z4|vedic_4x4:z1|vedic_2x2:z4                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z4|vedic_4x4:z1|vedic_2x2:z4|ha:z1                                ; work         ;
;                |ha:z2|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z4|vedic_4x4:z1|vedic_2x2:z4|ha:z2                                ; work         ;
;          |vedic_4x4:z2|                               ; 32 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z4|vedic_4x4:z2                                                   ; work         ;
;             |add_4_bit:z5|                            ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z4|vedic_4x4:z2|add_4_bit:z5                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[1].f| ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z4|vedic_4x4:z2|add_4_bit:z5|full_adder:generate_N_bit_Adder[1].f ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z4|vedic_4x4:z2|add_4_bit:z5|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z4|vedic_4x4:z2|add_4_bit:z5|full_adder:generate_N_bit_Adder[3].f ; work         ;
;             |add_6_bit:z6|                            ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z4|vedic_4x4:z2|add_6_bit:z6                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z4|vedic_4x4:z2|add_6_bit:z6|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z4|vedic_4x4:z2|add_6_bit:z6|full_adder:generate_N_bit_Adder[3].f ; work         ;
;             |add_6_bit:z7|                            ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z4|vedic_4x4:z2|add_6_bit:z7                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[1].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z4|vedic_4x4:z2|add_6_bit:z7|full_adder:generate_N_bit_Adder[1].f ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z4|vedic_4x4:z2|add_6_bit:z7|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z4|vedic_4x4:z2|add_6_bit:z7|full_adder:generate_N_bit_Adder[3].f ; work         ;
;                |full_adder:generate_N_bit_Adder[4].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z4|vedic_4x4:z2|add_6_bit:z7|full_adder:generate_N_bit_Adder[4].f ; work         ;
;                |half_adder:generate_N_bit_Adder[0].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z4|vedic_4x4:z2|add_6_bit:z7|half_adder:generate_N_bit_Adder[0].f ; work         ;
;             |vedic_2x2:z1|                            ; 3 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z4|vedic_4x4:z2|vedic_2x2:z1                                      ; work         ;
;                |ha:z1|                                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z4|vedic_4x4:z2|vedic_2x2:z1|ha:z1                                ; work         ;
;             |vedic_2x2:z2|                            ; 3 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z4|vedic_4x4:z2|vedic_2x2:z2                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z4|vedic_4x4:z2|vedic_2x2:z2|ha:z1                                ; work         ;
;                |ha:z2|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z4|vedic_4x4:z2|vedic_2x2:z2|ha:z2                                ; work         ;
;             |vedic_2x2:z3|                            ; 4 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z4|vedic_4x4:z2|vedic_2x2:z3                                      ; work         ;
;                |ha:z2|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z4|vedic_4x4:z2|vedic_2x2:z3|ha:z2                                ; work         ;
;             |vedic_2x2:z4|                            ; 4 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z4|vedic_4x4:z2|vedic_2x2:z4                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z4|vedic_4x4:z2|vedic_2x2:z4|ha:z1                                ; work         ;
;                |ha:z2|                                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z4|vedic_4x4:z2|vedic_2x2:z4|ha:z2                                ; work         ;
;          |vedic_4x4:z3|                               ; 36 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z4|vedic_4x4:z3                                                   ; work         ;
;             |add_4_bit:z5|                            ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z4|vedic_4x4:z3|add_4_bit:z5                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[1].f| ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z4|vedic_4x4:z3|add_4_bit:z5|full_adder:generate_N_bit_Adder[1].f ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z4|vedic_4x4:z3|add_4_bit:z5|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z4|vedic_4x4:z3|add_4_bit:z5|full_adder:generate_N_bit_Adder[3].f ; work         ;
;                |half_adder:generate_N_bit_Adder[0].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z4|vedic_4x4:z3|add_4_bit:z5|half_adder:generate_N_bit_Adder[0].f ; work         ;
;             |add_6_bit:z6|                            ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z4|vedic_4x4:z3|add_6_bit:z6                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z4|vedic_4x4:z3|add_6_bit:z6|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z4|vedic_4x4:z3|add_6_bit:z6|full_adder:generate_N_bit_Adder[3].f ; work         ;
;             |add_6_bit:z7|                            ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z4|vedic_4x4:z3|add_6_bit:z7                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[1].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z4|vedic_4x4:z3|add_6_bit:z7|full_adder:generate_N_bit_Adder[1].f ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z4|vedic_4x4:z3|add_6_bit:z7|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z4|vedic_4x4:z3|add_6_bit:z7|full_adder:generate_N_bit_Adder[3].f ; work         ;
;                |full_adder:generate_N_bit_Adder[4].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z4|vedic_4x4:z3|add_6_bit:z7|full_adder:generate_N_bit_Adder[4].f ; work         ;
;                |full_adder:generate_N_bit_Adder[5].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z4|vedic_4x4:z3|add_6_bit:z7|full_adder:generate_N_bit_Adder[5].f ; work         ;
;                |half_adder:generate_N_bit_Adder[0].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z4|vedic_4x4:z3|add_6_bit:z7|half_adder:generate_N_bit_Adder[0].f ; work         ;
;             |vedic_2x2:z1|                            ; 5 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z4|vedic_4x4:z3|vedic_2x2:z1                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z4|vedic_4x4:z3|vedic_2x2:z1|ha:z1                                ; work         ;
;             |vedic_2x2:z2|                            ; 3 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z4|vedic_4x4:z3|vedic_2x2:z2                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z4|vedic_4x4:z3|vedic_2x2:z2|ha:z1                                ; work         ;
;                |ha:z2|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z4|vedic_4x4:z3|vedic_2x2:z2|ha:z2                                ; work         ;
;             |vedic_2x2:z3|                            ; 4 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z4|vedic_4x4:z3|vedic_2x2:z3                                      ; work         ;
;                |ha:z2|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z4|vedic_4x4:z3|vedic_2x2:z3|ha:z2                                ; work         ;
;             |vedic_2x2:z4|                            ; 4 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z4|vedic_4x4:z3|vedic_2x2:z4                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z4|vedic_4x4:z3|vedic_2x2:z4|ha:z1                                ; work         ;
;                |ha:z2|                                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z4|vedic_4x4:z3|vedic_2x2:z4|ha:z2                                ; work         ;
;          |vedic_4x4:z4|                               ; 35 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z4|vedic_4x4:z4                                                   ; work         ;
;             |add_4_bit:z5|                            ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z4|vedic_4x4:z4|add_4_bit:z5                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[1].f| ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z4|vedic_4x4:z4|add_4_bit:z5|full_adder:generate_N_bit_Adder[1].f ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z4|vedic_4x4:z4|add_4_bit:z5|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z4|vedic_4x4:z4|add_4_bit:z5|full_adder:generate_N_bit_Adder[3].f ; work         ;
;                |half_adder:generate_N_bit_Adder[0].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z4|vedic_4x4:z4|add_4_bit:z5|half_adder:generate_N_bit_Adder[0].f ; work         ;
;             |add_6_bit:z6|                            ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z4|vedic_4x4:z4|add_6_bit:z6                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z4|vedic_4x4:z4|add_6_bit:z6|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z4|vedic_4x4:z4|add_6_bit:z6|full_adder:generate_N_bit_Adder[3].f ; work         ;
;             |add_6_bit:z7|                            ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z4|vedic_4x4:z4|add_6_bit:z7                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[1].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z4|vedic_4x4:z4|add_6_bit:z7|full_adder:generate_N_bit_Adder[1].f ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z4|vedic_4x4:z4|add_6_bit:z7|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z4|vedic_4x4:z4|add_6_bit:z7|full_adder:generate_N_bit_Adder[3].f ; work         ;
;                |full_adder:generate_N_bit_Adder[4].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z4|vedic_4x4:z4|add_6_bit:z7|full_adder:generate_N_bit_Adder[4].f ; work         ;
;                |half_adder:generate_N_bit_Adder[0].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z4|vedic_4x4:z4|add_6_bit:z7|half_adder:generate_N_bit_Adder[0].f ; work         ;
;             |vedic_2x2:z1|                            ; 5 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z4|vedic_4x4:z4|vedic_2x2:z1                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z4|vedic_4x4:z4|vedic_2x2:z1|ha:z1                                ; work         ;
;             |vedic_2x2:z2|                            ; 3 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z4|vedic_4x4:z4|vedic_2x2:z2                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z4|vedic_4x4:z4|vedic_2x2:z2|ha:z1                                ; work         ;
;                |ha:z2|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z4|vedic_4x4:z4|vedic_2x2:z2|ha:z2                                ; work         ;
;             |vedic_2x2:z3|                            ; 4 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z4|vedic_4x4:z4|vedic_2x2:z3                                      ; work         ;
;                |ha:z2|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z4|vedic_4x4:z4|vedic_2x2:z3|ha:z2                                ; work         ;
;             |vedic_2x2:z4|                            ; 4 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z4|vedic_4x4:z4|vedic_2x2:z4                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z4|vedic_4x4:z4|vedic_2x2:z4|ha:z1                                ; work         ;
;                |ha:z2|                                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z2|vedic_8x8:z4|vedic_4x4:z4|vedic_2x2:z4|ha:z2                                ; work         ;
;    |vedic_16x16:z3|                                   ; 809 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3                                                                             ; work         ;
;       |add_16_bit:z5|                                 ; 29 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|add_16_bit:z5                                                               ; work         ;
;          |full_adder:generate_N_bit_Adder[10].f|      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|add_16_bit:z5|full_adder:generate_N_bit_Adder[10].f                         ; work         ;
;          |full_adder:generate_N_bit_Adder[11].f|      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|add_16_bit:z5|full_adder:generate_N_bit_Adder[11].f                         ; work         ;
;          |full_adder:generate_N_bit_Adder[12].f|      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|add_16_bit:z5|full_adder:generate_N_bit_Adder[12].f                         ; work         ;
;          |full_adder:generate_N_bit_Adder[13].f|      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|add_16_bit:z5|full_adder:generate_N_bit_Adder[13].f                         ; work         ;
;          |full_adder:generate_N_bit_Adder[14].f|      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|add_16_bit:z5|full_adder:generate_N_bit_Adder[14].f                         ; work         ;
;          |full_adder:generate_N_bit_Adder[15].f|      ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|add_16_bit:z5|full_adder:generate_N_bit_Adder[15].f                         ; work         ;
;          |full_adder:generate_N_bit_Adder[1].f|       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|add_16_bit:z5|full_adder:generate_N_bit_Adder[1].f                          ; work         ;
;          |full_adder:generate_N_bit_Adder[2].f|       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|add_16_bit:z5|full_adder:generate_N_bit_Adder[2].f                          ; work         ;
;          |full_adder:generate_N_bit_Adder[3].f|       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|add_16_bit:z5|full_adder:generate_N_bit_Adder[3].f                          ; work         ;
;          |full_adder:generate_N_bit_Adder[4].f|       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|add_16_bit:z5|full_adder:generate_N_bit_Adder[4].f                          ; work         ;
;          |full_adder:generate_N_bit_Adder[5].f|       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|add_16_bit:z5|full_adder:generate_N_bit_Adder[5].f                          ; work         ;
;          |full_adder:generate_N_bit_Adder[6].f|       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|add_16_bit:z5|full_adder:generate_N_bit_Adder[6].f                          ; work         ;
;          |full_adder:generate_N_bit_Adder[7].f|       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|add_16_bit:z5|full_adder:generate_N_bit_Adder[7].f                          ; work         ;
;          |full_adder:generate_N_bit_Adder[8].f|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|add_16_bit:z5|full_adder:generate_N_bit_Adder[8].f                          ; work         ;
;          |full_adder:generate_N_bit_Adder[9].f|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|add_16_bit:z5|full_adder:generate_N_bit_Adder[9].f                          ; work         ;
;          |half_adder:generate_N_bit_Adder[0].f|       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|add_16_bit:z5|half_adder:generate_N_bit_Adder[0].f                          ; work         ;
;       |add_24_bit:z6|                                 ; 20 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|add_24_bit:z6                                                               ; work         ;
;          |full_adder:generate_N_bit_Adder[10].f|      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|add_24_bit:z6|full_adder:generate_N_bit_Adder[10].f                         ; work         ;
;          |full_adder:generate_N_bit_Adder[11].f|      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|add_24_bit:z6|full_adder:generate_N_bit_Adder[11].f                         ; work         ;
;          |full_adder:generate_N_bit_Adder[12].f|      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|add_24_bit:z6|full_adder:generate_N_bit_Adder[12].f                         ; work         ;
;          |full_adder:generate_N_bit_Adder[13].f|      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|add_24_bit:z6|full_adder:generate_N_bit_Adder[13].f                         ; work         ;
;          |full_adder:generate_N_bit_Adder[14].f|      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|add_24_bit:z6|full_adder:generate_N_bit_Adder[14].f                         ; work         ;
;          |full_adder:generate_N_bit_Adder[15].f|      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|add_24_bit:z6|full_adder:generate_N_bit_Adder[15].f                         ; work         ;
;          |full_adder:generate_N_bit_Adder[17].f|      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|add_24_bit:z6|full_adder:generate_N_bit_Adder[17].f                         ; work         ;
;          |full_adder:generate_N_bit_Adder[19].f|      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|add_24_bit:z6|full_adder:generate_N_bit_Adder[19].f                         ; work         ;
;          |full_adder:generate_N_bit_Adder[20].f|      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|add_24_bit:z6|full_adder:generate_N_bit_Adder[20].f                         ; work         ;
;          |full_adder:generate_N_bit_Adder[21].f|      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|add_24_bit:z6|full_adder:generate_N_bit_Adder[21].f                         ; work         ;
;          |full_adder:generate_N_bit_Adder[8].f|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|add_24_bit:z6|full_adder:generate_N_bit_Adder[8].f                          ; work         ;
;          |full_adder:generate_N_bit_Adder[9].f|       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|add_24_bit:z6|full_adder:generate_N_bit_Adder[9].f                          ; work         ;
;       |add_24_bit:z7|                                 ; 44 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|add_24_bit:z7                                                               ; work         ;
;          |full_adder:generate_N_bit_Adder[10].f|      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|add_24_bit:z7|full_adder:generate_N_bit_Adder[10].f                         ; work         ;
;          |full_adder:generate_N_bit_Adder[11].f|      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|add_24_bit:z7|full_adder:generate_N_bit_Adder[11].f                         ; work         ;
;          |full_adder:generate_N_bit_Adder[12].f|      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|add_24_bit:z7|full_adder:generate_N_bit_Adder[12].f                         ; work         ;
;          |full_adder:generate_N_bit_Adder[13].f|      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|add_24_bit:z7|full_adder:generate_N_bit_Adder[13].f                         ; work         ;
;          |full_adder:generate_N_bit_Adder[14].f|      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|add_24_bit:z7|full_adder:generate_N_bit_Adder[14].f                         ; work         ;
;          |full_adder:generate_N_bit_Adder[15].f|      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|add_24_bit:z7|full_adder:generate_N_bit_Adder[15].f                         ; work         ;
;          |full_adder:generate_N_bit_Adder[16].f|      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|add_24_bit:z7|full_adder:generate_N_bit_Adder[16].f                         ; work         ;
;          |full_adder:generate_N_bit_Adder[17].f|      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|add_24_bit:z7|full_adder:generate_N_bit_Adder[17].f                         ; work         ;
;          |full_adder:generate_N_bit_Adder[18].f|      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|add_24_bit:z7|full_adder:generate_N_bit_Adder[18].f                         ; work         ;
;          |full_adder:generate_N_bit_Adder[19].f|      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|add_24_bit:z7|full_adder:generate_N_bit_Adder[19].f                         ; work         ;
;          |full_adder:generate_N_bit_Adder[1].f|       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|add_24_bit:z7|full_adder:generate_N_bit_Adder[1].f                          ; work         ;
;          |full_adder:generate_N_bit_Adder[20].f|      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|add_24_bit:z7|full_adder:generate_N_bit_Adder[20].f                         ; work         ;
;          |full_adder:generate_N_bit_Adder[21].f|      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|add_24_bit:z7|full_adder:generate_N_bit_Adder[21].f                         ; work         ;
;          |full_adder:generate_N_bit_Adder[22].f|      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|add_24_bit:z7|full_adder:generate_N_bit_Adder[22].f                         ; work         ;
;          |full_adder:generate_N_bit_Adder[23].f|      ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|add_24_bit:z7|full_adder:generate_N_bit_Adder[23].f                         ; work         ;
;          |full_adder:generate_N_bit_Adder[2].f|       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|add_24_bit:z7|full_adder:generate_N_bit_Adder[2].f                          ; work         ;
;          |full_adder:generate_N_bit_Adder[3].f|       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|add_24_bit:z7|full_adder:generate_N_bit_Adder[3].f                          ; work         ;
;          |full_adder:generate_N_bit_Adder[4].f|       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|add_24_bit:z7|full_adder:generate_N_bit_Adder[4].f                          ; work         ;
;          |full_adder:generate_N_bit_Adder[5].f|       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|add_24_bit:z7|full_adder:generate_N_bit_Adder[5].f                          ; work         ;
;          |full_adder:generate_N_bit_Adder[6].f|       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|add_24_bit:z7|full_adder:generate_N_bit_Adder[6].f                          ; work         ;
;          |full_adder:generate_N_bit_Adder[7].f|       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|add_24_bit:z7|full_adder:generate_N_bit_Adder[7].f                          ; work         ;
;          |full_adder:generate_N_bit_Adder[8].f|       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|add_24_bit:z7|full_adder:generate_N_bit_Adder[8].f                          ; work         ;
;          |full_adder:generate_N_bit_Adder[9].f|       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|add_24_bit:z7|full_adder:generate_N_bit_Adder[9].f                          ; work         ;
;          |half_adder:generate_N_bit_Adder[0].f|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|add_24_bit:z7|half_adder:generate_N_bit_Adder[0].f                          ; work         ;
;       |vedic_8x8:z1|                                  ; 181 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z1                                                                ; work         ;
;          |add_12_bit:z6|                              ; 13 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z1|add_12_bit:z6                                                  ; work         ;
;             |full_adder:generate_N_bit_Adder[10].f|   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z1|add_12_bit:z6|full_adder:generate_N_bit_Adder[10].f            ; work         ;
;             |full_adder:generate_N_bit_Adder[11].f|   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z1|add_12_bit:z6|full_adder:generate_N_bit_Adder[11].f            ; work         ;
;             |full_adder:generate_N_bit_Adder[4].f|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z1|add_12_bit:z6|full_adder:generate_N_bit_Adder[4].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[5].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z1|add_12_bit:z6|full_adder:generate_N_bit_Adder[5].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[6].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z1|add_12_bit:z6|full_adder:generate_N_bit_Adder[6].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[7].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z1|add_12_bit:z6|full_adder:generate_N_bit_Adder[7].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[8].f|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z1|add_12_bit:z6|full_adder:generate_N_bit_Adder[8].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[9].f|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z1|add_12_bit:z6|full_adder:generate_N_bit_Adder[9].f             ; work         ;
;          |add_12_bit:z7|                              ; 18 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z1|add_12_bit:z7                                                  ; work         ;
;             |full_adder:generate_N_bit_Adder[10].f|   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z1|add_12_bit:z7|full_adder:generate_N_bit_Adder[10].f            ; work         ;
;             |full_adder:generate_N_bit_Adder[1].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z1|add_12_bit:z7|full_adder:generate_N_bit_Adder[1].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[2].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z1|add_12_bit:z7|full_adder:generate_N_bit_Adder[2].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[3].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z1|add_12_bit:z7|full_adder:generate_N_bit_Adder[3].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[4].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z1|add_12_bit:z7|full_adder:generate_N_bit_Adder[4].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[5].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z1|add_12_bit:z7|full_adder:generate_N_bit_Adder[5].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[6].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z1|add_12_bit:z7|full_adder:generate_N_bit_Adder[6].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[7].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z1|add_12_bit:z7|full_adder:generate_N_bit_Adder[7].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[8].f|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z1|add_12_bit:z7|full_adder:generate_N_bit_Adder[8].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[9].f|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z1|add_12_bit:z7|full_adder:generate_N_bit_Adder[9].f             ; work         ;
;             |half_adder:generate_N_bit_Adder[0].f|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z1|add_12_bit:z7|half_adder:generate_N_bit_Adder[0].f             ; work         ;
;          |add_8_bit:z5|                               ; 14 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z1|add_8_bit:z5                                                   ; work         ;
;             |full_adder:generate_N_bit_Adder[1].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z1|add_8_bit:z5|full_adder:generate_N_bit_Adder[1].f              ; work         ;
;             |full_adder:generate_N_bit_Adder[2].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z1|add_8_bit:z5|full_adder:generate_N_bit_Adder[2].f              ; work         ;
;             |full_adder:generate_N_bit_Adder[3].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z1|add_8_bit:z5|full_adder:generate_N_bit_Adder[3].f              ; work         ;
;             |full_adder:generate_N_bit_Adder[4].f|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z1|add_8_bit:z5|full_adder:generate_N_bit_Adder[4].f              ; work         ;
;             |full_adder:generate_N_bit_Adder[5].f|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z1|add_8_bit:z5|full_adder:generate_N_bit_Adder[5].f              ; work         ;
;             |full_adder:generate_N_bit_Adder[6].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z1|add_8_bit:z5|full_adder:generate_N_bit_Adder[6].f              ; work         ;
;             |full_adder:generate_N_bit_Adder[7].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z1|add_8_bit:z5|full_adder:generate_N_bit_Adder[7].f              ; work         ;
;             |half_adder:generate_N_bit_Adder[0].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z1|add_8_bit:z5|half_adder:generate_N_bit_Adder[0].f              ; work         ;
;          |vedic_4x4:z1|                               ; 34 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z1|vedic_4x4:z1                                                   ; work         ;
;             |add_4_bit:z5|                            ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z1|vedic_4x4:z1|add_4_bit:z5                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[1].f| ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z1|vedic_4x4:z1|add_4_bit:z5|full_adder:generate_N_bit_Adder[1].f ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z1|vedic_4x4:z1|add_4_bit:z5|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z1|vedic_4x4:z1|add_4_bit:z5|full_adder:generate_N_bit_Adder[3].f ; work         ;
;                |half_adder:generate_N_bit_Adder[0].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z1|vedic_4x4:z1|add_4_bit:z5|half_adder:generate_N_bit_Adder[0].f ; work         ;
;             |add_6_bit:z6|                            ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z1|vedic_4x4:z1|add_6_bit:z6                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z1|vedic_4x4:z1|add_6_bit:z6|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z1|vedic_4x4:z1|add_6_bit:z6|full_adder:generate_N_bit_Adder[3].f ; work         ;
;                |full_adder:generate_N_bit_Adder[4].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z1|vedic_4x4:z1|add_6_bit:z6|full_adder:generate_N_bit_Adder[4].f ; work         ;
;                |full_adder:generate_N_bit_Adder[5].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z1|vedic_4x4:z1|add_6_bit:z6|full_adder:generate_N_bit_Adder[5].f ; work         ;
;             |add_6_bit:z7|                            ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z1|vedic_4x4:z1|add_6_bit:z7                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[1].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z1|vedic_4x4:z1|add_6_bit:z7|full_adder:generate_N_bit_Adder[1].f ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z1|vedic_4x4:z1|add_6_bit:z7|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z1|vedic_4x4:z1|add_6_bit:z7|full_adder:generate_N_bit_Adder[3].f ; work         ;
;                |full_adder:generate_N_bit_Adder[4].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z1|vedic_4x4:z1|add_6_bit:z7|full_adder:generate_N_bit_Adder[4].f ; work         ;
;                |half_adder:generate_N_bit_Adder[0].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z1|vedic_4x4:z1|add_6_bit:z7|half_adder:generate_N_bit_Adder[0].f ; work         ;
;             |vedic_2x2:z1|                            ; 4 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z1|vedic_4x4:z1|vedic_2x2:z1                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z1|vedic_4x4:z1|vedic_2x2:z1|ha:z1                                ; work         ;
;             |vedic_2x2:z2|                            ; 3 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z1|vedic_4x4:z1|vedic_2x2:z2                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z1|vedic_4x4:z1|vedic_2x2:z2|ha:z1                                ; work         ;
;                |ha:z2|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z1|vedic_4x4:z1|vedic_2x2:z2|ha:z2                                ; work         ;
;             |vedic_2x2:z3|                            ; 4 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z1|vedic_4x4:z1|vedic_2x2:z3                                      ; work         ;
;                |ha:z2|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z1|vedic_4x4:z1|vedic_2x2:z3|ha:z2                                ; work         ;
;             |vedic_2x2:z4|                            ; 3 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z1|vedic_4x4:z1|vedic_2x2:z4                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z1|vedic_4x4:z1|vedic_2x2:z4|ha:z1                                ; work         ;
;                |ha:z2|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z1|vedic_4x4:z1|vedic_2x2:z4|ha:z2                                ; work         ;
;          |vedic_4x4:z2|                               ; 32 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z1|vedic_4x4:z2                                                   ; work         ;
;             |add_4_bit:z5|                            ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z1|vedic_4x4:z2|add_4_bit:z5                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[1].f| ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z1|vedic_4x4:z2|add_4_bit:z5|full_adder:generate_N_bit_Adder[1].f ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z1|vedic_4x4:z2|add_4_bit:z5|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z1|vedic_4x4:z2|add_4_bit:z5|full_adder:generate_N_bit_Adder[3].f ; work         ;
;             |add_6_bit:z6|                            ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z1|vedic_4x4:z2|add_6_bit:z6                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z1|vedic_4x4:z2|add_6_bit:z6|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z1|vedic_4x4:z2|add_6_bit:z6|full_adder:generate_N_bit_Adder[3].f ; work         ;
;             |add_6_bit:z7|                            ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z1|vedic_4x4:z2|add_6_bit:z7                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[1].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z1|vedic_4x4:z2|add_6_bit:z7|full_adder:generate_N_bit_Adder[1].f ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z1|vedic_4x4:z2|add_6_bit:z7|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z1|vedic_4x4:z2|add_6_bit:z7|full_adder:generate_N_bit_Adder[3].f ; work         ;
;                |full_adder:generate_N_bit_Adder[4].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z1|vedic_4x4:z2|add_6_bit:z7|full_adder:generate_N_bit_Adder[4].f ; work         ;
;                |half_adder:generate_N_bit_Adder[0].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z1|vedic_4x4:z2|add_6_bit:z7|half_adder:generate_N_bit_Adder[0].f ; work         ;
;             |vedic_2x2:z1|                            ; 3 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z1|vedic_4x4:z2|vedic_2x2:z1                                      ; work         ;
;                |ha:z1|                                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z1|vedic_4x4:z2|vedic_2x2:z1|ha:z1                                ; work         ;
;             |vedic_2x2:z2|                            ; 3 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z1|vedic_4x4:z2|vedic_2x2:z2                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z1|vedic_4x4:z2|vedic_2x2:z2|ha:z1                                ; work         ;
;                |ha:z2|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z1|vedic_4x4:z2|vedic_2x2:z2|ha:z2                                ; work         ;
;             |vedic_2x2:z3|                            ; 4 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z1|vedic_4x4:z2|vedic_2x2:z3                                      ; work         ;
;                |ha:z2|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z1|vedic_4x4:z2|vedic_2x2:z3|ha:z2                                ; work         ;
;             |vedic_2x2:z4|                            ; 4 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z1|vedic_4x4:z2|vedic_2x2:z4                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z1|vedic_4x4:z2|vedic_2x2:z4|ha:z1                                ; work         ;
;                |ha:z2|                                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z1|vedic_4x4:z2|vedic_2x2:z4|ha:z2                                ; work         ;
;          |vedic_4x4:z3|                               ; 36 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z1|vedic_4x4:z3                                                   ; work         ;
;             |add_4_bit:z5|                            ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z1|vedic_4x4:z3|add_4_bit:z5                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[1].f| ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z1|vedic_4x4:z3|add_4_bit:z5|full_adder:generate_N_bit_Adder[1].f ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z1|vedic_4x4:z3|add_4_bit:z5|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z1|vedic_4x4:z3|add_4_bit:z5|full_adder:generate_N_bit_Adder[3].f ; work         ;
;                |half_adder:generate_N_bit_Adder[0].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z1|vedic_4x4:z3|add_4_bit:z5|half_adder:generate_N_bit_Adder[0].f ; work         ;
;             |add_6_bit:z6|                            ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z1|vedic_4x4:z3|add_6_bit:z6                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z1|vedic_4x4:z3|add_6_bit:z6|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z1|vedic_4x4:z3|add_6_bit:z6|full_adder:generate_N_bit_Adder[3].f ; work         ;
;             |add_6_bit:z7|                            ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z1|vedic_4x4:z3|add_6_bit:z7                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[1].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z1|vedic_4x4:z3|add_6_bit:z7|full_adder:generate_N_bit_Adder[1].f ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z1|vedic_4x4:z3|add_6_bit:z7|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z1|vedic_4x4:z3|add_6_bit:z7|full_adder:generate_N_bit_Adder[3].f ; work         ;
;                |full_adder:generate_N_bit_Adder[4].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z1|vedic_4x4:z3|add_6_bit:z7|full_adder:generate_N_bit_Adder[4].f ; work         ;
;                |full_adder:generate_N_bit_Adder[5].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z1|vedic_4x4:z3|add_6_bit:z7|full_adder:generate_N_bit_Adder[5].f ; work         ;
;                |half_adder:generate_N_bit_Adder[0].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z1|vedic_4x4:z3|add_6_bit:z7|half_adder:generate_N_bit_Adder[0].f ; work         ;
;             |vedic_2x2:z1|                            ; 5 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z1|vedic_4x4:z3|vedic_2x2:z1                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z1|vedic_4x4:z3|vedic_2x2:z1|ha:z1                                ; work         ;
;             |vedic_2x2:z2|                            ; 3 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z1|vedic_4x4:z3|vedic_2x2:z2                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z1|vedic_4x4:z3|vedic_2x2:z2|ha:z1                                ; work         ;
;                |ha:z2|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z1|vedic_4x4:z3|vedic_2x2:z2|ha:z2                                ; work         ;
;             |vedic_2x2:z3|                            ; 4 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z1|vedic_4x4:z3|vedic_2x2:z3                                      ; work         ;
;                |ha:z2|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z1|vedic_4x4:z3|vedic_2x2:z3|ha:z2                                ; work         ;
;             |vedic_2x2:z4|                            ; 4 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z1|vedic_4x4:z3|vedic_2x2:z4                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z1|vedic_4x4:z3|vedic_2x2:z4|ha:z1                                ; work         ;
;                |ha:z2|                                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z1|vedic_4x4:z3|vedic_2x2:z4|ha:z2                                ; work         ;
;          |vedic_4x4:z4|                               ; 34 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z1|vedic_4x4:z4                                                   ; work         ;
;             |add_4_bit:z5|                            ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z1|vedic_4x4:z4|add_4_bit:z5                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[1].f| ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z1|vedic_4x4:z4|add_4_bit:z5|full_adder:generate_N_bit_Adder[1].f ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z1|vedic_4x4:z4|add_4_bit:z5|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z1|vedic_4x4:z4|add_4_bit:z5|full_adder:generate_N_bit_Adder[3].f ; work         ;
;                |half_adder:generate_N_bit_Adder[0].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z1|vedic_4x4:z4|add_4_bit:z5|half_adder:generate_N_bit_Adder[0].f ; work         ;
;             |add_6_bit:z6|                            ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z1|vedic_4x4:z4|add_6_bit:z6                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z1|vedic_4x4:z4|add_6_bit:z6|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z1|vedic_4x4:z4|add_6_bit:z6|full_adder:generate_N_bit_Adder[3].f ; work         ;
;             |add_6_bit:z7|                            ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z1|vedic_4x4:z4|add_6_bit:z7                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[1].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z1|vedic_4x4:z4|add_6_bit:z7|full_adder:generate_N_bit_Adder[1].f ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z1|vedic_4x4:z4|add_6_bit:z7|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z1|vedic_4x4:z4|add_6_bit:z7|full_adder:generate_N_bit_Adder[3].f ; work         ;
;                |full_adder:generate_N_bit_Adder[4].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z1|vedic_4x4:z4|add_6_bit:z7|full_adder:generate_N_bit_Adder[4].f ; work         ;
;                |half_adder:generate_N_bit_Adder[0].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z1|vedic_4x4:z4|add_6_bit:z7|half_adder:generate_N_bit_Adder[0].f ; work         ;
;             |vedic_2x2:z1|                            ; 5 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z1|vedic_4x4:z4|vedic_2x2:z1                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z1|vedic_4x4:z4|vedic_2x2:z1|ha:z1                                ; work         ;
;             |vedic_2x2:z2|                            ; 3 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z1|vedic_4x4:z4|vedic_2x2:z2                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z1|vedic_4x4:z4|vedic_2x2:z2|ha:z1                                ; work         ;
;                |ha:z2|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z1|vedic_4x4:z4|vedic_2x2:z2|ha:z2                                ; work         ;
;             |vedic_2x2:z3|                            ; 4 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z1|vedic_4x4:z4|vedic_2x2:z3                                      ; work         ;
;                |ha:z2|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z1|vedic_4x4:z4|vedic_2x2:z3|ha:z2                                ; work         ;
;             |vedic_2x2:z4|                            ; 4 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z1|vedic_4x4:z4|vedic_2x2:z4                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z1|vedic_4x4:z4|vedic_2x2:z4|ha:z1                                ; work         ;
;                |ha:z2|                                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z1|vedic_4x4:z4|vedic_2x2:z4|ha:z2                                ; work         ;
;       |vedic_8x8:z2|                                  ; 176 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z2                                                                ; work         ;
;          |add_12_bit:z6|                              ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z2|add_12_bit:z6                                                  ; work         ;
;             |full_adder:generate_N_bit_Adder[4].f|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z2|add_12_bit:z6|full_adder:generate_N_bit_Adder[4].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[5].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z2|add_12_bit:z6|full_adder:generate_N_bit_Adder[5].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[6].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z2|add_12_bit:z6|full_adder:generate_N_bit_Adder[6].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[7].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z2|add_12_bit:z6|full_adder:generate_N_bit_Adder[7].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[9].f|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z2|add_12_bit:z6|full_adder:generate_N_bit_Adder[9].f             ; work         ;
;          |add_12_bit:z7|                              ; 19 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z2|add_12_bit:z7                                                  ; work         ;
;             |full_adder:generate_N_bit_Adder[10].f|   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z2|add_12_bit:z7|full_adder:generate_N_bit_Adder[10].f            ; work         ;
;             |full_adder:generate_N_bit_Adder[1].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z2|add_12_bit:z7|full_adder:generate_N_bit_Adder[1].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[2].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z2|add_12_bit:z7|full_adder:generate_N_bit_Adder[2].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[3].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z2|add_12_bit:z7|full_adder:generate_N_bit_Adder[3].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[4].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z2|add_12_bit:z7|full_adder:generate_N_bit_Adder[4].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[5].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z2|add_12_bit:z7|full_adder:generate_N_bit_Adder[5].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[6].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z2|add_12_bit:z7|full_adder:generate_N_bit_Adder[6].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[7].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z2|add_12_bit:z7|full_adder:generate_N_bit_Adder[7].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[9].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z2|add_12_bit:z7|full_adder:generate_N_bit_Adder[9].f             ; work         ;
;             |half_adder:generate_N_bit_Adder[0].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z2|add_12_bit:z7|half_adder:generate_N_bit_Adder[0].f             ; work         ;
;          |add_8_bit:z5|                               ; 14 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z2|add_8_bit:z5                                                   ; work         ;
;             |full_adder:generate_N_bit_Adder[1].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z2|add_8_bit:z5|full_adder:generate_N_bit_Adder[1].f              ; work         ;
;             |full_adder:generate_N_bit_Adder[2].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z2|add_8_bit:z5|full_adder:generate_N_bit_Adder[2].f              ; work         ;
;             |full_adder:generate_N_bit_Adder[3].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z2|add_8_bit:z5|full_adder:generate_N_bit_Adder[3].f              ; work         ;
;             |full_adder:generate_N_bit_Adder[4].f|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z2|add_8_bit:z5|full_adder:generate_N_bit_Adder[4].f              ; work         ;
;             |full_adder:generate_N_bit_Adder[5].f|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z2|add_8_bit:z5|full_adder:generate_N_bit_Adder[5].f              ; work         ;
;             |full_adder:generate_N_bit_Adder[6].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z2|add_8_bit:z5|full_adder:generate_N_bit_Adder[6].f              ; work         ;
;             |full_adder:generate_N_bit_Adder[7].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z2|add_8_bit:z5|full_adder:generate_N_bit_Adder[7].f              ; work         ;
;             |half_adder:generate_N_bit_Adder[0].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z2|add_8_bit:z5|half_adder:generate_N_bit_Adder[0].f              ; work         ;
;          |vedic_4x4:z1|                               ; 33 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z2|vedic_4x4:z1                                                   ; work         ;
;             |add_4_bit:z5|                            ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z2|vedic_4x4:z1|add_4_bit:z5                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[1].f| ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z2|vedic_4x4:z1|add_4_bit:z5|full_adder:generate_N_bit_Adder[1].f ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z2|vedic_4x4:z1|add_4_bit:z5|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z2|vedic_4x4:z1|add_4_bit:z5|full_adder:generate_N_bit_Adder[3].f ; work         ;
;             |add_6_bit:z6|                            ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z2|vedic_4x4:z1|add_6_bit:z6                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z2|vedic_4x4:z1|add_6_bit:z6|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z2|vedic_4x4:z1|add_6_bit:z6|full_adder:generate_N_bit_Adder[3].f ; work         ;
;                |full_adder:generate_N_bit_Adder[4].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z2|vedic_4x4:z1|add_6_bit:z6|full_adder:generate_N_bit_Adder[4].f ; work         ;
;                |full_adder:generate_N_bit_Adder[5].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z2|vedic_4x4:z1|add_6_bit:z6|full_adder:generate_N_bit_Adder[5].f ; work         ;
;             |add_6_bit:z7|                            ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z2|vedic_4x4:z1|add_6_bit:z7                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[1].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z2|vedic_4x4:z1|add_6_bit:z7|full_adder:generate_N_bit_Adder[1].f ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z2|vedic_4x4:z1|add_6_bit:z7|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z2|vedic_4x4:z1|add_6_bit:z7|full_adder:generate_N_bit_Adder[3].f ; work         ;
;                |full_adder:generate_N_bit_Adder[4].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z2|vedic_4x4:z1|add_6_bit:z7|full_adder:generate_N_bit_Adder[4].f ; work         ;
;                |half_adder:generate_N_bit_Adder[0].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z2|vedic_4x4:z1|add_6_bit:z7|half_adder:generate_N_bit_Adder[0].f ; work         ;
;             |vedic_2x2:z1|                            ; 3 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z2|vedic_4x4:z1|vedic_2x2:z1                                      ; work         ;
;                |ha:z1|                                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z2|vedic_4x4:z1|vedic_2x2:z1|ha:z1                                ; work         ;
;             |vedic_2x2:z2|                            ; 3 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z2|vedic_4x4:z1|vedic_2x2:z2                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z2|vedic_4x4:z1|vedic_2x2:z2|ha:z1                                ; work         ;
;                |ha:z2|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z2|vedic_4x4:z1|vedic_2x2:z2|ha:z2                                ; work         ;
;             |vedic_2x2:z3|                            ; 4 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z2|vedic_4x4:z1|vedic_2x2:z3                                      ; work         ;
;                |ha:z2|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z2|vedic_4x4:z1|vedic_2x2:z3|ha:z2                                ; work         ;
;             |vedic_2x2:z4|                            ; 3 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z2|vedic_4x4:z1|vedic_2x2:z4                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z2|vedic_4x4:z1|vedic_2x2:z4|ha:z1                                ; work         ;
;                |ha:z2|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z2|vedic_4x4:z1|vedic_2x2:z4|ha:z2                                ; work         ;
;          |vedic_4x4:z2|                               ; 32 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z2|vedic_4x4:z2                                                   ; work         ;
;             |add_4_bit:z5|                            ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z2|vedic_4x4:z2|add_4_bit:z5                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[1].f| ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z2|vedic_4x4:z2|add_4_bit:z5|full_adder:generate_N_bit_Adder[1].f ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z2|vedic_4x4:z2|add_4_bit:z5|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z2|vedic_4x4:z2|add_4_bit:z5|full_adder:generate_N_bit_Adder[3].f ; work         ;
;             |add_6_bit:z6|                            ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z2|vedic_4x4:z2|add_6_bit:z6                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z2|vedic_4x4:z2|add_6_bit:z6|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z2|vedic_4x4:z2|add_6_bit:z6|full_adder:generate_N_bit_Adder[3].f ; work         ;
;             |add_6_bit:z7|                            ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z2|vedic_4x4:z2|add_6_bit:z7                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[1].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z2|vedic_4x4:z2|add_6_bit:z7|full_adder:generate_N_bit_Adder[1].f ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z2|vedic_4x4:z2|add_6_bit:z7|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z2|vedic_4x4:z2|add_6_bit:z7|full_adder:generate_N_bit_Adder[3].f ; work         ;
;                |full_adder:generate_N_bit_Adder[4].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z2|vedic_4x4:z2|add_6_bit:z7|full_adder:generate_N_bit_Adder[4].f ; work         ;
;                |half_adder:generate_N_bit_Adder[0].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z2|vedic_4x4:z2|add_6_bit:z7|half_adder:generate_N_bit_Adder[0].f ; work         ;
;             |vedic_2x2:z1|                            ; 3 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z2|vedic_4x4:z2|vedic_2x2:z1                                      ; work         ;
;                |ha:z1|                                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z2|vedic_4x4:z2|vedic_2x2:z1|ha:z1                                ; work         ;
;             |vedic_2x2:z2|                            ; 3 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z2|vedic_4x4:z2|vedic_2x2:z2                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z2|vedic_4x4:z2|vedic_2x2:z2|ha:z1                                ; work         ;
;                |ha:z2|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z2|vedic_4x4:z2|vedic_2x2:z2|ha:z2                                ; work         ;
;             |vedic_2x2:z3|                            ; 4 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z2|vedic_4x4:z2|vedic_2x2:z3                                      ; work         ;
;                |ha:z2|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z2|vedic_4x4:z2|vedic_2x2:z3|ha:z2                                ; work         ;
;             |vedic_2x2:z4|                            ; 4 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z2|vedic_4x4:z2|vedic_2x2:z4                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z2|vedic_4x4:z2|vedic_2x2:z4|ha:z1                                ; work         ;
;                |ha:z2|                                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z2|vedic_4x4:z2|vedic_2x2:z4|ha:z2                                ; work         ;
;          |vedic_4x4:z3|                               ; 35 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z2|vedic_4x4:z3                                                   ; work         ;
;             |add_4_bit:z5|                            ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z2|vedic_4x4:z3|add_4_bit:z5                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[1].f| ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z2|vedic_4x4:z3|add_4_bit:z5|full_adder:generate_N_bit_Adder[1].f ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z2|vedic_4x4:z3|add_4_bit:z5|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z2|vedic_4x4:z3|add_4_bit:z5|full_adder:generate_N_bit_Adder[3].f ; work         ;
;                |half_adder:generate_N_bit_Adder[0].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z2|vedic_4x4:z3|add_4_bit:z5|half_adder:generate_N_bit_Adder[0].f ; work         ;
;             |add_6_bit:z6|                            ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z2|vedic_4x4:z3|add_6_bit:z6                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z2|vedic_4x4:z3|add_6_bit:z6|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z2|vedic_4x4:z3|add_6_bit:z6|full_adder:generate_N_bit_Adder[3].f ; work         ;
;             |add_6_bit:z7|                            ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z2|vedic_4x4:z3|add_6_bit:z7                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[1].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z2|vedic_4x4:z3|add_6_bit:z7|full_adder:generate_N_bit_Adder[1].f ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z2|vedic_4x4:z3|add_6_bit:z7|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z2|vedic_4x4:z3|add_6_bit:z7|full_adder:generate_N_bit_Adder[3].f ; work         ;
;                |full_adder:generate_N_bit_Adder[4].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z2|vedic_4x4:z3|add_6_bit:z7|full_adder:generate_N_bit_Adder[4].f ; work         ;
;                |full_adder:generate_N_bit_Adder[5].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z2|vedic_4x4:z3|add_6_bit:z7|full_adder:generate_N_bit_Adder[5].f ; work         ;
;                |half_adder:generate_N_bit_Adder[0].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z2|vedic_4x4:z3|add_6_bit:z7|half_adder:generate_N_bit_Adder[0].f ; work         ;
;             |vedic_2x2:z1|                            ; 4 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z2|vedic_4x4:z3|vedic_2x2:z1                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z2|vedic_4x4:z3|vedic_2x2:z1|ha:z1                                ; work         ;
;             |vedic_2x2:z2|                            ; 3 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z2|vedic_4x4:z3|vedic_2x2:z2                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z2|vedic_4x4:z3|vedic_2x2:z2|ha:z1                                ; work         ;
;                |ha:z2|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z2|vedic_4x4:z3|vedic_2x2:z2|ha:z2                                ; work         ;
;             |vedic_2x2:z3|                            ; 4 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z2|vedic_4x4:z3|vedic_2x2:z3                                      ; work         ;
;                |ha:z2|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z2|vedic_4x4:z3|vedic_2x2:z3|ha:z2                                ; work         ;
;             |vedic_2x2:z4|                            ; 4 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z2|vedic_4x4:z3|vedic_2x2:z4                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z2|vedic_4x4:z3|vedic_2x2:z4|ha:z1                                ; work         ;
;                |ha:z2|                                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z2|vedic_4x4:z3|vedic_2x2:z4|ha:z2                                ; work         ;
;          |vedic_4x4:z4|                               ; 35 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z2|vedic_4x4:z4                                                   ; work         ;
;             |add_4_bit:z5|                            ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z2|vedic_4x4:z4|add_4_bit:z5                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[1].f| ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z2|vedic_4x4:z4|add_4_bit:z5|full_adder:generate_N_bit_Adder[1].f ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z2|vedic_4x4:z4|add_4_bit:z5|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z2|vedic_4x4:z4|add_4_bit:z5|full_adder:generate_N_bit_Adder[3].f ; work         ;
;                |half_adder:generate_N_bit_Adder[0].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z2|vedic_4x4:z4|add_4_bit:z5|half_adder:generate_N_bit_Adder[0].f ; work         ;
;             |add_6_bit:z6|                            ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z2|vedic_4x4:z4|add_6_bit:z6                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z2|vedic_4x4:z4|add_6_bit:z6|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z2|vedic_4x4:z4|add_6_bit:z6|full_adder:generate_N_bit_Adder[3].f ; work         ;
;             |add_6_bit:z7|                            ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z2|vedic_4x4:z4|add_6_bit:z7                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[1].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z2|vedic_4x4:z4|add_6_bit:z7|full_adder:generate_N_bit_Adder[1].f ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z2|vedic_4x4:z4|add_6_bit:z7|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z2|vedic_4x4:z4|add_6_bit:z7|full_adder:generate_N_bit_Adder[3].f ; work         ;
;                |full_adder:generate_N_bit_Adder[4].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z2|vedic_4x4:z4|add_6_bit:z7|full_adder:generate_N_bit_Adder[4].f ; work         ;
;                |half_adder:generate_N_bit_Adder[0].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z2|vedic_4x4:z4|add_6_bit:z7|half_adder:generate_N_bit_Adder[0].f ; work         ;
;             |vedic_2x2:z1|                            ; 5 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z2|vedic_4x4:z4|vedic_2x2:z1                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z2|vedic_4x4:z4|vedic_2x2:z1|ha:z1                                ; work         ;
;             |vedic_2x2:z2|                            ; 3 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z2|vedic_4x4:z4|vedic_2x2:z2                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z2|vedic_4x4:z4|vedic_2x2:z2|ha:z1                                ; work         ;
;                |ha:z2|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z2|vedic_4x4:z4|vedic_2x2:z2|ha:z2                                ; work         ;
;             |vedic_2x2:z3|                            ; 4 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z2|vedic_4x4:z4|vedic_2x2:z3                                      ; work         ;
;                |ha:z2|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z2|vedic_4x4:z4|vedic_2x2:z3|ha:z2                                ; work         ;
;             |vedic_2x2:z4|                            ; 4 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z2|vedic_4x4:z4|vedic_2x2:z4                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z2|vedic_4x4:z4|vedic_2x2:z4|ha:z1                                ; work         ;
;                |ha:z2|                                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z2|vedic_4x4:z4|vedic_2x2:z4|ha:z2                                ; work         ;
;       |vedic_8x8:z3|                                  ; 181 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z3                                                                ; work         ;
;          |add_12_bit:z6|                              ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z3|add_12_bit:z6                                                  ; work         ;
;             |full_adder:generate_N_bit_Adder[4].f|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z3|add_12_bit:z6|full_adder:generate_N_bit_Adder[4].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[5].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z3|add_12_bit:z6|full_adder:generate_N_bit_Adder[5].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[6].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z3|add_12_bit:z6|full_adder:generate_N_bit_Adder[6].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[7].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z3|add_12_bit:z6|full_adder:generate_N_bit_Adder[7].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[9].f|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z3|add_12_bit:z6|full_adder:generate_N_bit_Adder[9].f             ; work         ;
;          |add_12_bit:z7|                              ; 21 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z3|add_12_bit:z7                                                  ; work         ;
;             |full_adder:generate_N_bit_Adder[10].f|   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z3|add_12_bit:z7|full_adder:generate_N_bit_Adder[10].f            ; work         ;
;             |full_adder:generate_N_bit_Adder[11].f|   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z3|add_12_bit:z7|full_adder:generate_N_bit_Adder[11].f            ; work         ;
;             |full_adder:generate_N_bit_Adder[1].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z3|add_12_bit:z7|full_adder:generate_N_bit_Adder[1].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[2].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z3|add_12_bit:z7|full_adder:generate_N_bit_Adder[2].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[3].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z3|add_12_bit:z7|full_adder:generate_N_bit_Adder[3].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[4].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z3|add_12_bit:z7|full_adder:generate_N_bit_Adder[4].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[5].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z3|add_12_bit:z7|full_adder:generate_N_bit_Adder[5].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[6].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z3|add_12_bit:z7|full_adder:generate_N_bit_Adder[6].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[7].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z3|add_12_bit:z7|full_adder:generate_N_bit_Adder[7].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[8].f|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z3|add_12_bit:z7|full_adder:generate_N_bit_Adder[8].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[9].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z3|add_12_bit:z7|full_adder:generate_N_bit_Adder[9].f             ; work         ;
;             |half_adder:generate_N_bit_Adder[0].f|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z3|add_12_bit:z7|half_adder:generate_N_bit_Adder[0].f             ; work         ;
;          |add_8_bit:z5|                               ; 14 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z3|add_8_bit:z5                                                   ; work         ;
;             |full_adder:generate_N_bit_Adder[1].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z3|add_8_bit:z5|full_adder:generate_N_bit_Adder[1].f              ; work         ;
;             |full_adder:generate_N_bit_Adder[2].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z3|add_8_bit:z5|full_adder:generate_N_bit_Adder[2].f              ; work         ;
;             |full_adder:generate_N_bit_Adder[3].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z3|add_8_bit:z5|full_adder:generate_N_bit_Adder[3].f              ; work         ;
;             |full_adder:generate_N_bit_Adder[4].f|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z3|add_8_bit:z5|full_adder:generate_N_bit_Adder[4].f              ; work         ;
;             |full_adder:generate_N_bit_Adder[5].f|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z3|add_8_bit:z5|full_adder:generate_N_bit_Adder[5].f              ; work         ;
;             |full_adder:generate_N_bit_Adder[6].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z3|add_8_bit:z5|full_adder:generate_N_bit_Adder[6].f              ; work         ;
;             |full_adder:generate_N_bit_Adder[7].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z3|add_8_bit:z5|full_adder:generate_N_bit_Adder[7].f              ; work         ;
;             |half_adder:generate_N_bit_Adder[0].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z3|add_8_bit:z5|half_adder:generate_N_bit_Adder[0].f              ; work         ;
;          |vedic_4x4:z1|                               ; 35 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z3|vedic_4x4:z1                                                   ; work         ;
;             |add_4_bit:z5|                            ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z3|vedic_4x4:z1|add_4_bit:z5                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[1].f| ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z3|vedic_4x4:z1|add_4_bit:z5|full_adder:generate_N_bit_Adder[1].f ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z3|vedic_4x4:z1|add_4_bit:z5|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z3|vedic_4x4:z1|add_4_bit:z5|full_adder:generate_N_bit_Adder[3].f ; work         ;
;                |half_adder:generate_N_bit_Adder[0].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z3|vedic_4x4:z1|add_4_bit:z5|half_adder:generate_N_bit_Adder[0].f ; work         ;
;             |add_6_bit:z6|                            ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z3|vedic_4x4:z1|add_6_bit:z6                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z3|vedic_4x4:z1|add_6_bit:z6|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z3|vedic_4x4:z1|add_6_bit:z6|full_adder:generate_N_bit_Adder[3].f ; work         ;
;                |full_adder:generate_N_bit_Adder[4].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z3|vedic_4x4:z1|add_6_bit:z6|full_adder:generate_N_bit_Adder[4].f ; work         ;
;                |full_adder:generate_N_bit_Adder[5].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z3|vedic_4x4:z1|add_6_bit:z6|full_adder:generate_N_bit_Adder[5].f ; work         ;
;             |add_6_bit:z7|                            ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z3|vedic_4x4:z1|add_6_bit:z7                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[1].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z3|vedic_4x4:z1|add_6_bit:z7|full_adder:generate_N_bit_Adder[1].f ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z3|vedic_4x4:z1|add_6_bit:z7|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z3|vedic_4x4:z1|add_6_bit:z7|full_adder:generate_N_bit_Adder[3].f ; work         ;
;                |full_adder:generate_N_bit_Adder[4].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z3|vedic_4x4:z1|add_6_bit:z7|full_adder:generate_N_bit_Adder[4].f ; work         ;
;                |half_adder:generate_N_bit_Adder[0].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z3|vedic_4x4:z1|add_6_bit:z7|half_adder:generate_N_bit_Adder[0].f ; work         ;
;             |vedic_2x2:z1|                            ; 5 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z3|vedic_4x4:z1|vedic_2x2:z1                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z3|vedic_4x4:z1|vedic_2x2:z1|ha:z1                                ; work         ;
;             |vedic_2x2:z2|                            ; 3 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z3|vedic_4x4:z1|vedic_2x2:z2                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z3|vedic_4x4:z1|vedic_2x2:z2|ha:z1                                ; work         ;
;                |ha:z2|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z3|vedic_4x4:z1|vedic_2x2:z2|ha:z2                                ; work         ;
;             |vedic_2x2:z3|                            ; 4 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z3|vedic_4x4:z1|vedic_2x2:z3                                      ; work         ;
;                |ha:z2|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z3|vedic_4x4:z1|vedic_2x2:z3|ha:z2                                ; work         ;
;             |vedic_2x2:z4|                            ; 3 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z3|vedic_4x4:z1|vedic_2x2:z4                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z3|vedic_4x4:z1|vedic_2x2:z4|ha:z1                                ; work         ;
;                |ha:z2|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z3|vedic_4x4:z1|vedic_2x2:z4|ha:z2                                ; work         ;
;          |vedic_4x4:z2|                               ; 32 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z3|vedic_4x4:z2                                                   ; work         ;
;             |add_4_bit:z5|                            ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z3|vedic_4x4:z2|add_4_bit:z5                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[1].f| ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z3|vedic_4x4:z2|add_4_bit:z5|full_adder:generate_N_bit_Adder[1].f ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z3|vedic_4x4:z2|add_4_bit:z5|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z3|vedic_4x4:z2|add_4_bit:z5|full_adder:generate_N_bit_Adder[3].f ; work         ;
;             |add_6_bit:z6|                            ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z3|vedic_4x4:z2|add_6_bit:z6                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z3|vedic_4x4:z2|add_6_bit:z6|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z3|vedic_4x4:z2|add_6_bit:z6|full_adder:generate_N_bit_Adder[3].f ; work         ;
;             |add_6_bit:z7|                            ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z3|vedic_4x4:z2|add_6_bit:z7                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[1].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z3|vedic_4x4:z2|add_6_bit:z7|full_adder:generate_N_bit_Adder[1].f ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z3|vedic_4x4:z2|add_6_bit:z7|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z3|vedic_4x4:z2|add_6_bit:z7|full_adder:generate_N_bit_Adder[3].f ; work         ;
;                |full_adder:generate_N_bit_Adder[4].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z3|vedic_4x4:z2|add_6_bit:z7|full_adder:generate_N_bit_Adder[4].f ; work         ;
;                |half_adder:generate_N_bit_Adder[0].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z3|vedic_4x4:z2|add_6_bit:z7|half_adder:generate_N_bit_Adder[0].f ; work         ;
;             |vedic_2x2:z1|                            ; 3 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z3|vedic_4x4:z2|vedic_2x2:z1                                      ; work         ;
;                |ha:z1|                                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z3|vedic_4x4:z2|vedic_2x2:z1|ha:z1                                ; work         ;
;             |vedic_2x2:z2|                            ; 3 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z3|vedic_4x4:z2|vedic_2x2:z2                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z3|vedic_4x4:z2|vedic_2x2:z2|ha:z1                                ; work         ;
;                |ha:z2|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z3|vedic_4x4:z2|vedic_2x2:z2|ha:z2                                ; work         ;
;             |vedic_2x2:z3|                            ; 4 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z3|vedic_4x4:z2|vedic_2x2:z3                                      ; work         ;
;                |ha:z2|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z3|vedic_4x4:z2|vedic_2x2:z3|ha:z2                                ; work         ;
;             |vedic_2x2:z4|                            ; 4 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z3|vedic_4x4:z2|vedic_2x2:z4                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z3|vedic_4x4:z2|vedic_2x2:z4|ha:z1                                ; work         ;
;                |ha:z2|                                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z3|vedic_4x4:z2|vedic_2x2:z4|ha:z2                                ; work         ;
;          |vedic_4x4:z3|                               ; 36 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z3|vedic_4x4:z3                                                   ; work         ;
;             |add_4_bit:z5|                            ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z3|vedic_4x4:z3|add_4_bit:z5                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[1].f| ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z3|vedic_4x4:z3|add_4_bit:z5|full_adder:generate_N_bit_Adder[1].f ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z3|vedic_4x4:z3|add_4_bit:z5|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z3|vedic_4x4:z3|add_4_bit:z5|full_adder:generate_N_bit_Adder[3].f ; work         ;
;                |half_adder:generate_N_bit_Adder[0].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z3|vedic_4x4:z3|add_4_bit:z5|half_adder:generate_N_bit_Adder[0].f ; work         ;
;             |add_6_bit:z6|                            ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z3|vedic_4x4:z3|add_6_bit:z6                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z3|vedic_4x4:z3|add_6_bit:z6|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z3|vedic_4x4:z3|add_6_bit:z6|full_adder:generate_N_bit_Adder[3].f ; work         ;
;             |add_6_bit:z7|                            ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z3|vedic_4x4:z3|add_6_bit:z7                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[1].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z3|vedic_4x4:z3|add_6_bit:z7|full_adder:generate_N_bit_Adder[1].f ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z3|vedic_4x4:z3|add_6_bit:z7|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z3|vedic_4x4:z3|add_6_bit:z7|full_adder:generate_N_bit_Adder[3].f ; work         ;
;                |full_adder:generate_N_bit_Adder[4].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z3|vedic_4x4:z3|add_6_bit:z7|full_adder:generate_N_bit_Adder[4].f ; work         ;
;                |full_adder:generate_N_bit_Adder[5].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z3|vedic_4x4:z3|add_6_bit:z7|full_adder:generate_N_bit_Adder[5].f ; work         ;
;                |half_adder:generate_N_bit_Adder[0].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z3|vedic_4x4:z3|add_6_bit:z7|half_adder:generate_N_bit_Adder[0].f ; work         ;
;             |vedic_2x2:z1|                            ; 5 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z3|vedic_4x4:z3|vedic_2x2:z1                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z3|vedic_4x4:z3|vedic_2x2:z1|ha:z1                                ; work         ;
;             |vedic_2x2:z2|                            ; 3 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z3|vedic_4x4:z3|vedic_2x2:z2                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z3|vedic_4x4:z3|vedic_2x2:z2|ha:z1                                ; work         ;
;                |ha:z2|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z3|vedic_4x4:z3|vedic_2x2:z2|ha:z2                                ; work         ;
;             |vedic_2x2:z3|                            ; 4 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z3|vedic_4x4:z3|vedic_2x2:z3                                      ; work         ;
;                |ha:z2|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z3|vedic_4x4:z3|vedic_2x2:z3|ha:z2                                ; work         ;
;             |vedic_2x2:z4|                            ; 4 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z3|vedic_4x4:z3|vedic_2x2:z4                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z3|vedic_4x4:z3|vedic_2x2:z4|ha:z1                                ; work         ;
;                |ha:z2|                                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z3|vedic_4x4:z3|vedic_2x2:z4|ha:z2                                ; work         ;
;          |vedic_4x4:z4|                               ; 35 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z3|vedic_4x4:z4                                                   ; work         ;
;             |add_4_bit:z5|                            ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z3|vedic_4x4:z4|add_4_bit:z5                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[1].f| ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z3|vedic_4x4:z4|add_4_bit:z5|full_adder:generate_N_bit_Adder[1].f ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z3|vedic_4x4:z4|add_4_bit:z5|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z3|vedic_4x4:z4|add_4_bit:z5|full_adder:generate_N_bit_Adder[3].f ; work         ;
;                |half_adder:generate_N_bit_Adder[0].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z3|vedic_4x4:z4|add_4_bit:z5|half_adder:generate_N_bit_Adder[0].f ; work         ;
;             |add_6_bit:z6|                            ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z3|vedic_4x4:z4|add_6_bit:z6                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z3|vedic_4x4:z4|add_6_bit:z6|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z3|vedic_4x4:z4|add_6_bit:z6|full_adder:generate_N_bit_Adder[3].f ; work         ;
;             |add_6_bit:z7|                            ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z3|vedic_4x4:z4|add_6_bit:z7                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[1].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z3|vedic_4x4:z4|add_6_bit:z7|full_adder:generate_N_bit_Adder[1].f ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z3|vedic_4x4:z4|add_6_bit:z7|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z3|vedic_4x4:z4|add_6_bit:z7|full_adder:generate_N_bit_Adder[3].f ; work         ;
;                |full_adder:generate_N_bit_Adder[4].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z3|vedic_4x4:z4|add_6_bit:z7|full_adder:generate_N_bit_Adder[4].f ; work         ;
;                |half_adder:generate_N_bit_Adder[0].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z3|vedic_4x4:z4|add_6_bit:z7|half_adder:generate_N_bit_Adder[0].f ; work         ;
;             |vedic_2x2:z1|                            ; 5 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z3|vedic_4x4:z4|vedic_2x2:z1                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z3|vedic_4x4:z4|vedic_2x2:z1|ha:z1                                ; work         ;
;             |vedic_2x2:z2|                            ; 3 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z3|vedic_4x4:z4|vedic_2x2:z2                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z3|vedic_4x4:z4|vedic_2x2:z2|ha:z1                                ; work         ;
;                |ha:z2|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z3|vedic_4x4:z4|vedic_2x2:z2|ha:z2                                ; work         ;
;             |vedic_2x2:z3|                            ; 4 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z3|vedic_4x4:z4|vedic_2x2:z3                                      ; work         ;
;                |ha:z2|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z3|vedic_4x4:z4|vedic_2x2:z3|ha:z2                                ; work         ;
;             |vedic_2x2:z4|                            ; 4 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z3|vedic_4x4:z4|vedic_2x2:z4                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z3|vedic_4x4:z4|vedic_2x2:z4|ha:z1                                ; work         ;
;                |ha:z2|                                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z3|vedic_4x4:z4|vedic_2x2:z4|ha:z2                                ; work         ;
;       |vedic_8x8:z4|                                  ; 178 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z4                                                                ; work         ;
;          |add_12_bit:z6|                              ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z4|add_12_bit:z6                                                  ; work         ;
;             |full_adder:generate_N_bit_Adder[4].f|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z4|add_12_bit:z6|full_adder:generate_N_bit_Adder[4].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[5].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z4|add_12_bit:z6|full_adder:generate_N_bit_Adder[5].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[6].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z4|add_12_bit:z6|full_adder:generate_N_bit_Adder[6].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[7].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z4|add_12_bit:z6|full_adder:generate_N_bit_Adder[7].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[9].f|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z4|add_12_bit:z6|full_adder:generate_N_bit_Adder[9].f             ; work         ;
;          |add_12_bit:z7|                              ; 18 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z4|add_12_bit:z7                                                  ; work         ;
;             |full_adder:generate_N_bit_Adder[10].f|   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z4|add_12_bit:z7|full_adder:generate_N_bit_Adder[10].f            ; work         ;
;             |full_adder:generate_N_bit_Adder[1].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z4|add_12_bit:z7|full_adder:generate_N_bit_Adder[1].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[2].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z4|add_12_bit:z7|full_adder:generate_N_bit_Adder[2].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[3].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z4|add_12_bit:z7|full_adder:generate_N_bit_Adder[3].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[4].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z4|add_12_bit:z7|full_adder:generate_N_bit_Adder[4].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[5].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z4|add_12_bit:z7|full_adder:generate_N_bit_Adder[5].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[6].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z4|add_12_bit:z7|full_adder:generate_N_bit_Adder[6].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[7].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z4|add_12_bit:z7|full_adder:generate_N_bit_Adder[7].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[9].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z4|add_12_bit:z7|full_adder:generate_N_bit_Adder[9].f             ; work         ;
;             |half_adder:generate_N_bit_Adder[0].f|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z4|add_12_bit:z7|half_adder:generate_N_bit_Adder[0].f             ; work         ;
;          |add_8_bit:z5|                               ; 14 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z4|add_8_bit:z5                                                   ; work         ;
;             |full_adder:generate_N_bit_Adder[1].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z4|add_8_bit:z5|full_adder:generate_N_bit_Adder[1].f              ; work         ;
;             |full_adder:generate_N_bit_Adder[2].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z4|add_8_bit:z5|full_adder:generate_N_bit_Adder[2].f              ; work         ;
;             |full_adder:generate_N_bit_Adder[3].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z4|add_8_bit:z5|full_adder:generate_N_bit_Adder[3].f              ; work         ;
;             |full_adder:generate_N_bit_Adder[4].f|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z4|add_8_bit:z5|full_adder:generate_N_bit_Adder[4].f              ; work         ;
;             |full_adder:generate_N_bit_Adder[5].f|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z4|add_8_bit:z5|full_adder:generate_N_bit_Adder[5].f              ; work         ;
;             |full_adder:generate_N_bit_Adder[6].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z4|add_8_bit:z5|full_adder:generate_N_bit_Adder[6].f              ; work         ;
;             |full_adder:generate_N_bit_Adder[7].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z4|add_8_bit:z5|full_adder:generate_N_bit_Adder[7].f              ; work         ;
;             |half_adder:generate_N_bit_Adder[0].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z4|add_8_bit:z5|half_adder:generate_N_bit_Adder[0].f              ; work         ;
;          |vedic_4x4:z1|                               ; 35 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z4|vedic_4x4:z1                                                   ; work         ;
;             |add_4_bit:z5|                            ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z4|vedic_4x4:z1|add_4_bit:z5                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[1].f| ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z4|vedic_4x4:z1|add_4_bit:z5|full_adder:generate_N_bit_Adder[1].f ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z4|vedic_4x4:z1|add_4_bit:z5|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z4|vedic_4x4:z1|add_4_bit:z5|full_adder:generate_N_bit_Adder[3].f ; work         ;
;                |half_adder:generate_N_bit_Adder[0].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z4|vedic_4x4:z1|add_4_bit:z5|half_adder:generate_N_bit_Adder[0].f ; work         ;
;             |add_6_bit:z6|                            ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z4|vedic_4x4:z1|add_6_bit:z6                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z4|vedic_4x4:z1|add_6_bit:z6|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z4|vedic_4x4:z1|add_6_bit:z6|full_adder:generate_N_bit_Adder[3].f ; work         ;
;                |full_adder:generate_N_bit_Adder[4].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z4|vedic_4x4:z1|add_6_bit:z6|full_adder:generate_N_bit_Adder[4].f ; work         ;
;                |full_adder:generate_N_bit_Adder[5].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z4|vedic_4x4:z1|add_6_bit:z6|full_adder:generate_N_bit_Adder[5].f ; work         ;
;             |add_6_bit:z7|                            ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z4|vedic_4x4:z1|add_6_bit:z7                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[1].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z4|vedic_4x4:z1|add_6_bit:z7|full_adder:generate_N_bit_Adder[1].f ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z4|vedic_4x4:z1|add_6_bit:z7|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z4|vedic_4x4:z1|add_6_bit:z7|full_adder:generate_N_bit_Adder[3].f ; work         ;
;                |full_adder:generate_N_bit_Adder[4].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z4|vedic_4x4:z1|add_6_bit:z7|full_adder:generate_N_bit_Adder[4].f ; work         ;
;                |half_adder:generate_N_bit_Adder[0].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z4|vedic_4x4:z1|add_6_bit:z7|half_adder:generate_N_bit_Adder[0].f ; work         ;
;             |vedic_2x2:z1|                            ; 5 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z4|vedic_4x4:z1|vedic_2x2:z1                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z4|vedic_4x4:z1|vedic_2x2:z1|ha:z1                                ; work         ;
;             |vedic_2x2:z2|                            ; 3 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z4|vedic_4x4:z1|vedic_2x2:z2                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z4|vedic_4x4:z1|vedic_2x2:z2|ha:z1                                ; work         ;
;                |ha:z2|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z4|vedic_4x4:z1|vedic_2x2:z2|ha:z2                                ; work         ;
;             |vedic_2x2:z3|                            ; 4 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z4|vedic_4x4:z1|vedic_2x2:z3                                      ; work         ;
;                |ha:z2|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z4|vedic_4x4:z1|vedic_2x2:z3|ha:z2                                ; work         ;
;             |vedic_2x2:z4|                            ; 3 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z4|vedic_4x4:z1|vedic_2x2:z4                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z4|vedic_4x4:z1|vedic_2x2:z4|ha:z1                                ; work         ;
;                |ha:z2|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z4|vedic_4x4:z1|vedic_2x2:z4|ha:z2                                ; work         ;
;          |vedic_4x4:z2|                               ; 32 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z4|vedic_4x4:z2                                                   ; work         ;
;             |add_4_bit:z5|                            ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z4|vedic_4x4:z2|add_4_bit:z5                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[1].f| ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z4|vedic_4x4:z2|add_4_bit:z5|full_adder:generate_N_bit_Adder[1].f ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z4|vedic_4x4:z2|add_4_bit:z5|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z4|vedic_4x4:z2|add_4_bit:z5|full_adder:generate_N_bit_Adder[3].f ; work         ;
;             |add_6_bit:z6|                            ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z4|vedic_4x4:z2|add_6_bit:z6                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z4|vedic_4x4:z2|add_6_bit:z6|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z4|vedic_4x4:z2|add_6_bit:z6|full_adder:generate_N_bit_Adder[3].f ; work         ;
;             |add_6_bit:z7|                            ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z4|vedic_4x4:z2|add_6_bit:z7                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[1].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z4|vedic_4x4:z2|add_6_bit:z7|full_adder:generate_N_bit_Adder[1].f ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z4|vedic_4x4:z2|add_6_bit:z7|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z4|vedic_4x4:z2|add_6_bit:z7|full_adder:generate_N_bit_Adder[3].f ; work         ;
;                |full_adder:generate_N_bit_Adder[4].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z4|vedic_4x4:z2|add_6_bit:z7|full_adder:generate_N_bit_Adder[4].f ; work         ;
;                |half_adder:generate_N_bit_Adder[0].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z4|vedic_4x4:z2|add_6_bit:z7|half_adder:generate_N_bit_Adder[0].f ; work         ;
;             |vedic_2x2:z1|                            ; 3 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z4|vedic_4x4:z2|vedic_2x2:z1                                      ; work         ;
;                |ha:z1|                                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z4|vedic_4x4:z2|vedic_2x2:z1|ha:z1                                ; work         ;
;             |vedic_2x2:z2|                            ; 3 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z4|vedic_4x4:z2|vedic_2x2:z2                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z4|vedic_4x4:z2|vedic_2x2:z2|ha:z1                                ; work         ;
;                |ha:z2|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z4|vedic_4x4:z2|vedic_2x2:z2|ha:z2                                ; work         ;
;             |vedic_2x2:z3|                            ; 4 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z4|vedic_4x4:z2|vedic_2x2:z3                                      ; work         ;
;                |ha:z2|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z4|vedic_4x4:z2|vedic_2x2:z3|ha:z2                                ; work         ;
;             |vedic_2x2:z4|                            ; 4 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z4|vedic_4x4:z2|vedic_2x2:z4                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z4|vedic_4x4:z2|vedic_2x2:z4|ha:z1                                ; work         ;
;                |ha:z2|                                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z4|vedic_4x4:z2|vedic_2x2:z4|ha:z2                                ; work         ;
;          |vedic_4x4:z3|                               ; 36 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z4|vedic_4x4:z3                                                   ; work         ;
;             |add_4_bit:z5|                            ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z4|vedic_4x4:z3|add_4_bit:z5                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[1].f| ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z4|vedic_4x4:z3|add_4_bit:z5|full_adder:generate_N_bit_Adder[1].f ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z4|vedic_4x4:z3|add_4_bit:z5|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z4|vedic_4x4:z3|add_4_bit:z5|full_adder:generate_N_bit_Adder[3].f ; work         ;
;                |half_adder:generate_N_bit_Adder[0].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z4|vedic_4x4:z3|add_4_bit:z5|half_adder:generate_N_bit_Adder[0].f ; work         ;
;             |add_6_bit:z6|                            ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z4|vedic_4x4:z3|add_6_bit:z6                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z4|vedic_4x4:z3|add_6_bit:z6|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z4|vedic_4x4:z3|add_6_bit:z6|full_adder:generate_N_bit_Adder[3].f ; work         ;
;             |add_6_bit:z7|                            ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z4|vedic_4x4:z3|add_6_bit:z7                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[1].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z4|vedic_4x4:z3|add_6_bit:z7|full_adder:generate_N_bit_Adder[1].f ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z4|vedic_4x4:z3|add_6_bit:z7|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z4|vedic_4x4:z3|add_6_bit:z7|full_adder:generate_N_bit_Adder[3].f ; work         ;
;                |full_adder:generate_N_bit_Adder[4].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z4|vedic_4x4:z3|add_6_bit:z7|full_adder:generate_N_bit_Adder[4].f ; work         ;
;                |full_adder:generate_N_bit_Adder[5].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z4|vedic_4x4:z3|add_6_bit:z7|full_adder:generate_N_bit_Adder[5].f ; work         ;
;                |half_adder:generate_N_bit_Adder[0].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z4|vedic_4x4:z3|add_6_bit:z7|half_adder:generate_N_bit_Adder[0].f ; work         ;
;             |vedic_2x2:z1|                            ; 5 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z4|vedic_4x4:z3|vedic_2x2:z1                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z4|vedic_4x4:z3|vedic_2x2:z1|ha:z1                                ; work         ;
;             |vedic_2x2:z2|                            ; 3 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z4|vedic_4x4:z3|vedic_2x2:z2                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z4|vedic_4x4:z3|vedic_2x2:z2|ha:z1                                ; work         ;
;                |ha:z2|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z4|vedic_4x4:z3|vedic_2x2:z2|ha:z2                                ; work         ;
;             |vedic_2x2:z3|                            ; 4 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z4|vedic_4x4:z3|vedic_2x2:z3                                      ; work         ;
;                |ha:z2|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z4|vedic_4x4:z3|vedic_2x2:z3|ha:z2                                ; work         ;
;             |vedic_2x2:z4|                            ; 4 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z4|vedic_4x4:z3|vedic_2x2:z4                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z4|vedic_4x4:z3|vedic_2x2:z4|ha:z1                                ; work         ;
;                |ha:z2|                                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z4|vedic_4x4:z3|vedic_2x2:z4|ha:z2                                ; work         ;
;          |vedic_4x4:z4|                               ; 35 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z4|vedic_4x4:z4                                                   ; work         ;
;             |add_4_bit:z5|                            ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z4|vedic_4x4:z4|add_4_bit:z5                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[1].f| ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z4|vedic_4x4:z4|add_4_bit:z5|full_adder:generate_N_bit_Adder[1].f ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z4|vedic_4x4:z4|add_4_bit:z5|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z4|vedic_4x4:z4|add_4_bit:z5|full_adder:generate_N_bit_Adder[3].f ; work         ;
;                |half_adder:generate_N_bit_Adder[0].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z4|vedic_4x4:z4|add_4_bit:z5|half_adder:generate_N_bit_Adder[0].f ; work         ;
;             |add_6_bit:z6|                            ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z4|vedic_4x4:z4|add_6_bit:z6                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z4|vedic_4x4:z4|add_6_bit:z6|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z4|vedic_4x4:z4|add_6_bit:z6|full_adder:generate_N_bit_Adder[3].f ; work         ;
;             |add_6_bit:z7|                            ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z4|vedic_4x4:z4|add_6_bit:z7                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[1].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z4|vedic_4x4:z4|add_6_bit:z7|full_adder:generate_N_bit_Adder[1].f ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z4|vedic_4x4:z4|add_6_bit:z7|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z4|vedic_4x4:z4|add_6_bit:z7|full_adder:generate_N_bit_Adder[3].f ; work         ;
;                |full_adder:generate_N_bit_Adder[4].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z4|vedic_4x4:z4|add_6_bit:z7|full_adder:generate_N_bit_Adder[4].f ; work         ;
;                |half_adder:generate_N_bit_Adder[0].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z4|vedic_4x4:z4|add_6_bit:z7|half_adder:generate_N_bit_Adder[0].f ; work         ;
;             |vedic_2x2:z1|                            ; 5 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z4|vedic_4x4:z4|vedic_2x2:z1                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z4|vedic_4x4:z4|vedic_2x2:z1|ha:z1                                ; work         ;
;             |vedic_2x2:z2|                            ; 3 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z4|vedic_4x4:z4|vedic_2x2:z2                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z4|vedic_4x4:z4|vedic_2x2:z2|ha:z1                                ; work         ;
;                |ha:z2|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z4|vedic_4x4:z4|vedic_2x2:z2|ha:z2                                ; work         ;
;             |vedic_2x2:z3|                            ; 4 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z4|vedic_4x4:z4|vedic_2x2:z3                                      ; work         ;
;                |ha:z2|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z4|vedic_4x4:z4|vedic_2x2:z3|ha:z2                                ; work         ;
;             |vedic_2x2:z4|                            ; 4 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z4|vedic_4x4:z4|vedic_2x2:z4                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z4|vedic_4x4:z4|vedic_2x2:z4|ha:z1                                ; work         ;
;                |ha:z2|                                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z3|vedic_8x8:z4|vedic_4x4:z4|vedic_2x2:z4|ha:z2                                ; work         ;
;    |vedic_16x16:z4|                                   ; 804 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4                                                                             ; work         ;
;       |add_16_bit:z5|                                 ; 29 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|add_16_bit:z5                                                               ; work         ;
;          |full_adder:generate_N_bit_Adder[10].f|      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|add_16_bit:z5|full_adder:generate_N_bit_Adder[10].f                         ; work         ;
;          |full_adder:generate_N_bit_Adder[11].f|      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|add_16_bit:z5|full_adder:generate_N_bit_Adder[11].f                         ; work         ;
;          |full_adder:generate_N_bit_Adder[12].f|      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|add_16_bit:z5|full_adder:generate_N_bit_Adder[12].f                         ; work         ;
;          |full_adder:generate_N_bit_Adder[13].f|      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|add_16_bit:z5|full_adder:generate_N_bit_Adder[13].f                         ; work         ;
;          |full_adder:generate_N_bit_Adder[14].f|      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|add_16_bit:z5|full_adder:generate_N_bit_Adder[14].f                         ; work         ;
;          |full_adder:generate_N_bit_Adder[15].f|      ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|add_16_bit:z5|full_adder:generate_N_bit_Adder[15].f                         ; work         ;
;          |full_adder:generate_N_bit_Adder[1].f|       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|add_16_bit:z5|full_adder:generate_N_bit_Adder[1].f                          ; work         ;
;          |full_adder:generate_N_bit_Adder[2].f|       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|add_16_bit:z5|full_adder:generate_N_bit_Adder[2].f                          ; work         ;
;          |full_adder:generate_N_bit_Adder[3].f|       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|add_16_bit:z5|full_adder:generate_N_bit_Adder[3].f                          ; work         ;
;          |full_adder:generate_N_bit_Adder[4].f|       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|add_16_bit:z5|full_adder:generate_N_bit_Adder[4].f                          ; work         ;
;          |full_adder:generate_N_bit_Adder[5].f|       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|add_16_bit:z5|full_adder:generate_N_bit_Adder[5].f                          ; work         ;
;          |full_adder:generate_N_bit_Adder[6].f|       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|add_16_bit:z5|full_adder:generate_N_bit_Adder[6].f                          ; work         ;
;          |full_adder:generate_N_bit_Adder[7].f|       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|add_16_bit:z5|full_adder:generate_N_bit_Adder[7].f                          ; work         ;
;          |full_adder:generate_N_bit_Adder[8].f|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|add_16_bit:z5|full_adder:generate_N_bit_Adder[8].f                          ; work         ;
;          |full_adder:generate_N_bit_Adder[9].f|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|add_16_bit:z5|full_adder:generate_N_bit_Adder[9].f                          ; work         ;
;          |half_adder:generate_N_bit_Adder[0].f|       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|add_16_bit:z5|half_adder:generate_N_bit_Adder[0].f                          ; work         ;
;       |add_24_bit:z6|                                 ; 20 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|add_24_bit:z6                                                               ; work         ;
;          |full_adder:generate_N_bit_Adder[10].f|      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|add_24_bit:z6|full_adder:generate_N_bit_Adder[10].f                         ; work         ;
;          |full_adder:generate_N_bit_Adder[11].f|      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|add_24_bit:z6|full_adder:generate_N_bit_Adder[11].f                         ; work         ;
;          |full_adder:generate_N_bit_Adder[12].f|      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|add_24_bit:z6|full_adder:generate_N_bit_Adder[12].f                         ; work         ;
;          |full_adder:generate_N_bit_Adder[13].f|      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|add_24_bit:z6|full_adder:generate_N_bit_Adder[13].f                         ; work         ;
;          |full_adder:generate_N_bit_Adder[14].f|      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|add_24_bit:z6|full_adder:generate_N_bit_Adder[14].f                         ; work         ;
;          |full_adder:generate_N_bit_Adder[15].f|      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|add_24_bit:z6|full_adder:generate_N_bit_Adder[15].f                         ; work         ;
;          |full_adder:generate_N_bit_Adder[17].f|      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|add_24_bit:z6|full_adder:generate_N_bit_Adder[17].f                         ; work         ;
;          |full_adder:generate_N_bit_Adder[19].f|      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|add_24_bit:z6|full_adder:generate_N_bit_Adder[19].f                         ; work         ;
;          |full_adder:generate_N_bit_Adder[20].f|      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|add_24_bit:z6|full_adder:generate_N_bit_Adder[20].f                         ; work         ;
;          |full_adder:generate_N_bit_Adder[21].f|      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|add_24_bit:z6|full_adder:generate_N_bit_Adder[21].f                         ; work         ;
;          |full_adder:generate_N_bit_Adder[8].f|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|add_24_bit:z6|full_adder:generate_N_bit_Adder[8].f                          ; work         ;
;          |full_adder:generate_N_bit_Adder[9].f|       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|add_24_bit:z6|full_adder:generate_N_bit_Adder[9].f                          ; work         ;
;       |add_24_bit:z7|                                 ; 39 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|add_24_bit:z7                                                               ; work         ;
;          |full_adder:generate_N_bit_Adder[10].f|      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|add_24_bit:z7|full_adder:generate_N_bit_Adder[10].f                         ; work         ;
;          |full_adder:generate_N_bit_Adder[11].f|      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|add_24_bit:z7|full_adder:generate_N_bit_Adder[11].f                         ; work         ;
;          |full_adder:generate_N_bit_Adder[12].f|      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|add_24_bit:z7|full_adder:generate_N_bit_Adder[12].f                         ; work         ;
;          |full_adder:generate_N_bit_Adder[13].f|      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|add_24_bit:z7|full_adder:generate_N_bit_Adder[13].f                         ; work         ;
;          |full_adder:generate_N_bit_Adder[14].f|      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|add_24_bit:z7|full_adder:generate_N_bit_Adder[14].f                         ; work         ;
;          |full_adder:generate_N_bit_Adder[15].f|      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|add_24_bit:z7|full_adder:generate_N_bit_Adder[15].f                         ; work         ;
;          |full_adder:generate_N_bit_Adder[17].f|      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|add_24_bit:z7|full_adder:generate_N_bit_Adder[17].f                         ; work         ;
;          |full_adder:generate_N_bit_Adder[18].f|      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|add_24_bit:z7|full_adder:generate_N_bit_Adder[18].f                         ; work         ;
;          |full_adder:generate_N_bit_Adder[19].f|      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|add_24_bit:z7|full_adder:generate_N_bit_Adder[19].f                         ; work         ;
;          |full_adder:generate_N_bit_Adder[1].f|       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|add_24_bit:z7|full_adder:generate_N_bit_Adder[1].f                          ; work         ;
;          |full_adder:generate_N_bit_Adder[21].f|      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|add_24_bit:z7|full_adder:generate_N_bit_Adder[21].f                         ; work         ;
;          |full_adder:generate_N_bit_Adder[22].f|      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|add_24_bit:z7|full_adder:generate_N_bit_Adder[22].f                         ; work         ;
;          |full_adder:generate_N_bit_Adder[2].f|       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|add_24_bit:z7|full_adder:generate_N_bit_Adder[2].f                          ; work         ;
;          |full_adder:generate_N_bit_Adder[3].f|       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|add_24_bit:z7|full_adder:generate_N_bit_Adder[3].f                          ; work         ;
;          |full_adder:generate_N_bit_Adder[4].f|       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|add_24_bit:z7|full_adder:generate_N_bit_Adder[4].f                          ; work         ;
;          |full_adder:generate_N_bit_Adder[5].f|       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|add_24_bit:z7|full_adder:generate_N_bit_Adder[5].f                          ; work         ;
;          |full_adder:generate_N_bit_Adder[6].f|       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|add_24_bit:z7|full_adder:generate_N_bit_Adder[6].f                          ; work         ;
;          |full_adder:generate_N_bit_Adder[7].f|       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|add_24_bit:z7|full_adder:generate_N_bit_Adder[7].f                          ; work         ;
;          |full_adder:generate_N_bit_Adder[8].f|       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|add_24_bit:z7|full_adder:generate_N_bit_Adder[8].f                          ; work         ;
;          |full_adder:generate_N_bit_Adder[9].f|       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|add_24_bit:z7|full_adder:generate_N_bit_Adder[9].f                          ; work         ;
;          |half_adder:generate_N_bit_Adder[0].f|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|add_24_bit:z7|half_adder:generate_N_bit_Adder[0].f                          ; work         ;
;       |vedic_8x8:z1|                                  ; 182 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z1                                                                ; work         ;
;          |add_12_bit:z6|                              ; 13 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z1|add_12_bit:z6                                                  ; work         ;
;             |full_adder:generate_N_bit_Adder[10].f|   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z1|add_12_bit:z6|full_adder:generate_N_bit_Adder[10].f            ; work         ;
;             |full_adder:generate_N_bit_Adder[11].f|   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z1|add_12_bit:z6|full_adder:generate_N_bit_Adder[11].f            ; work         ;
;             |full_adder:generate_N_bit_Adder[4].f|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z1|add_12_bit:z6|full_adder:generate_N_bit_Adder[4].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[5].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z1|add_12_bit:z6|full_adder:generate_N_bit_Adder[5].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[6].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z1|add_12_bit:z6|full_adder:generate_N_bit_Adder[6].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[7].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z1|add_12_bit:z6|full_adder:generate_N_bit_Adder[7].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[8].f|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z1|add_12_bit:z6|full_adder:generate_N_bit_Adder[8].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[9].f|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z1|add_12_bit:z6|full_adder:generate_N_bit_Adder[9].f             ; work         ;
;          |add_12_bit:z7|                              ; 18 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z1|add_12_bit:z7                                                  ; work         ;
;             |full_adder:generate_N_bit_Adder[10].f|   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z1|add_12_bit:z7|full_adder:generate_N_bit_Adder[10].f            ; work         ;
;             |full_adder:generate_N_bit_Adder[1].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z1|add_12_bit:z7|full_adder:generate_N_bit_Adder[1].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[2].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z1|add_12_bit:z7|full_adder:generate_N_bit_Adder[2].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[3].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z1|add_12_bit:z7|full_adder:generate_N_bit_Adder[3].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[4].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z1|add_12_bit:z7|full_adder:generate_N_bit_Adder[4].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[5].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z1|add_12_bit:z7|full_adder:generate_N_bit_Adder[5].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[6].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z1|add_12_bit:z7|full_adder:generate_N_bit_Adder[6].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[7].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z1|add_12_bit:z7|full_adder:generate_N_bit_Adder[7].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[8].f|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z1|add_12_bit:z7|full_adder:generate_N_bit_Adder[8].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[9].f|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z1|add_12_bit:z7|full_adder:generate_N_bit_Adder[9].f             ; work         ;
;             |half_adder:generate_N_bit_Adder[0].f|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z1|add_12_bit:z7|half_adder:generate_N_bit_Adder[0].f             ; work         ;
;          |add_8_bit:z5|                               ; 14 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z1|add_8_bit:z5                                                   ; work         ;
;             |full_adder:generate_N_bit_Adder[1].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z1|add_8_bit:z5|full_adder:generate_N_bit_Adder[1].f              ; work         ;
;             |full_adder:generate_N_bit_Adder[2].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z1|add_8_bit:z5|full_adder:generate_N_bit_Adder[2].f              ; work         ;
;             |full_adder:generate_N_bit_Adder[3].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z1|add_8_bit:z5|full_adder:generate_N_bit_Adder[3].f              ; work         ;
;             |full_adder:generate_N_bit_Adder[4].f|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z1|add_8_bit:z5|full_adder:generate_N_bit_Adder[4].f              ; work         ;
;             |full_adder:generate_N_bit_Adder[5].f|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z1|add_8_bit:z5|full_adder:generate_N_bit_Adder[5].f              ; work         ;
;             |full_adder:generate_N_bit_Adder[6].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z1|add_8_bit:z5|full_adder:generate_N_bit_Adder[6].f              ; work         ;
;             |full_adder:generate_N_bit_Adder[7].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z1|add_8_bit:z5|full_adder:generate_N_bit_Adder[7].f              ; work         ;
;             |half_adder:generate_N_bit_Adder[0].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z1|add_8_bit:z5|half_adder:generate_N_bit_Adder[0].f              ; work         ;
;          |vedic_4x4:z1|                               ; 35 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z1|vedic_4x4:z1                                                   ; work         ;
;             |add_4_bit:z5|                            ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z1|vedic_4x4:z1|add_4_bit:z5                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[1].f| ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z1|vedic_4x4:z1|add_4_bit:z5|full_adder:generate_N_bit_Adder[1].f ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z1|vedic_4x4:z1|add_4_bit:z5|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z1|vedic_4x4:z1|add_4_bit:z5|full_adder:generate_N_bit_Adder[3].f ; work         ;
;                |half_adder:generate_N_bit_Adder[0].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z1|vedic_4x4:z1|add_4_bit:z5|half_adder:generate_N_bit_Adder[0].f ; work         ;
;             |add_6_bit:z6|                            ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z1|vedic_4x4:z1|add_6_bit:z6                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z1|vedic_4x4:z1|add_6_bit:z6|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z1|vedic_4x4:z1|add_6_bit:z6|full_adder:generate_N_bit_Adder[3].f ; work         ;
;                |full_adder:generate_N_bit_Adder[4].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z1|vedic_4x4:z1|add_6_bit:z6|full_adder:generate_N_bit_Adder[4].f ; work         ;
;                |full_adder:generate_N_bit_Adder[5].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z1|vedic_4x4:z1|add_6_bit:z6|full_adder:generate_N_bit_Adder[5].f ; work         ;
;             |add_6_bit:z7|                            ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z1|vedic_4x4:z1|add_6_bit:z7                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[1].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z1|vedic_4x4:z1|add_6_bit:z7|full_adder:generate_N_bit_Adder[1].f ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z1|vedic_4x4:z1|add_6_bit:z7|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z1|vedic_4x4:z1|add_6_bit:z7|full_adder:generate_N_bit_Adder[3].f ; work         ;
;                |full_adder:generate_N_bit_Adder[4].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z1|vedic_4x4:z1|add_6_bit:z7|full_adder:generate_N_bit_Adder[4].f ; work         ;
;                |half_adder:generate_N_bit_Adder[0].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z1|vedic_4x4:z1|add_6_bit:z7|half_adder:generate_N_bit_Adder[0].f ; work         ;
;             |vedic_2x2:z1|                            ; 5 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z1|vedic_4x4:z1|vedic_2x2:z1                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z1|vedic_4x4:z1|vedic_2x2:z1|ha:z1                                ; work         ;
;             |vedic_2x2:z2|                            ; 3 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z1|vedic_4x4:z1|vedic_2x2:z2                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z1|vedic_4x4:z1|vedic_2x2:z2|ha:z1                                ; work         ;
;                |ha:z2|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z1|vedic_4x4:z1|vedic_2x2:z2|ha:z2                                ; work         ;
;             |vedic_2x2:z3|                            ; 4 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z1|vedic_4x4:z1|vedic_2x2:z3                                      ; work         ;
;                |ha:z2|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z1|vedic_4x4:z1|vedic_2x2:z3|ha:z2                                ; work         ;
;             |vedic_2x2:z4|                            ; 3 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z1|vedic_4x4:z1|vedic_2x2:z4                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z1|vedic_4x4:z1|vedic_2x2:z4|ha:z1                                ; work         ;
;                |ha:z2|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z1|vedic_4x4:z1|vedic_2x2:z4|ha:z2                                ; work         ;
;          |vedic_4x4:z2|                               ; 32 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z1|vedic_4x4:z2                                                   ; work         ;
;             |add_4_bit:z5|                            ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z1|vedic_4x4:z2|add_4_bit:z5                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[1].f| ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z1|vedic_4x4:z2|add_4_bit:z5|full_adder:generate_N_bit_Adder[1].f ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z1|vedic_4x4:z2|add_4_bit:z5|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z1|vedic_4x4:z2|add_4_bit:z5|full_adder:generate_N_bit_Adder[3].f ; work         ;
;             |add_6_bit:z6|                            ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z1|vedic_4x4:z2|add_6_bit:z6                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z1|vedic_4x4:z2|add_6_bit:z6|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z1|vedic_4x4:z2|add_6_bit:z6|full_adder:generate_N_bit_Adder[3].f ; work         ;
;             |add_6_bit:z7|                            ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z1|vedic_4x4:z2|add_6_bit:z7                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[1].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z1|vedic_4x4:z2|add_6_bit:z7|full_adder:generate_N_bit_Adder[1].f ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z1|vedic_4x4:z2|add_6_bit:z7|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z1|vedic_4x4:z2|add_6_bit:z7|full_adder:generate_N_bit_Adder[3].f ; work         ;
;                |full_adder:generate_N_bit_Adder[4].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z1|vedic_4x4:z2|add_6_bit:z7|full_adder:generate_N_bit_Adder[4].f ; work         ;
;                |half_adder:generate_N_bit_Adder[0].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z1|vedic_4x4:z2|add_6_bit:z7|half_adder:generate_N_bit_Adder[0].f ; work         ;
;             |vedic_2x2:z1|                            ; 3 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z1|vedic_4x4:z2|vedic_2x2:z1                                      ; work         ;
;                |ha:z1|                                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z1|vedic_4x4:z2|vedic_2x2:z1|ha:z1                                ; work         ;
;             |vedic_2x2:z2|                            ; 3 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z1|vedic_4x4:z2|vedic_2x2:z2                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z1|vedic_4x4:z2|vedic_2x2:z2|ha:z1                                ; work         ;
;                |ha:z2|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z1|vedic_4x4:z2|vedic_2x2:z2|ha:z2                                ; work         ;
;             |vedic_2x2:z3|                            ; 4 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z1|vedic_4x4:z2|vedic_2x2:z3                                      ; work         ;
;                |ha:z2|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z1|vedic_4x4:z2|vedic_2x2:z3|ha:z2                                ; work         ;
;             |vedic_2x2:z4|                            ; 4 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z1|vedic_4x4:z2|vedic_2x2:z4                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z1|vedic_4x4:z2|vedic_2x2:z4|ha:z1                                ; work         ;
;                |ha:z2|                                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z1|vedic_4x4:z2|vedic_2x2:z4|ha:z2                                ; work         ;
;          |vedic_4x4:z3|                               ; 36 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z1|vedic_4x4:z3                                                   ; work         ;
;             |add_4_bit:z5|                            ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z1|vedic_4x4:z3|add_4_bit:z5                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[1].f| ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z1|vedic_4x4:z3|add_4_bit:z5|full_adder:generate_N_bit_Adder[1].f ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z1|vedic_4x4:z3|add_4_bit:z5|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z1|vedic_4x4:z3|add_4_bit:z5|full_adder:generate_N_bit_Adder[3].f ; work         ;
;                |half_adder:generate_N_bit_Adder[0].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z1|vedic_4x4:z3|add_4_bit:z5|half_adder:generate_N_bit_Adder[0].f ; work         ;
;             |add_6_bit:z6|                            ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z1|vedic_4x4:z3|add_6_bit:z6                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z1|vedic_4x4:z3|add_6_bit:z6|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z1|vedic_4x4:z3|add_6_bit:z6|full_adder:generate_N_bit_Adder[3].f ; work         ;
;             |add_6_bit:z7|                            ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z1|vedic_4x4:z3|add_6_bit:z7                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[1].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z1|vedic_4x4:z3|add_6_bit:z7|full_adder:generate_N_bit_Adder[1].f ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z1|vedic_4x4:z3|add_6_bit:z7|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z1|vedic_4x4:z3|add_6_bit:z7|full_adder:generate_N_bit_Adder[3].f ; work         ;
;                |full_adder:generate_N_bit_Adder[4].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z1|vedic_4x4:z3|add_6_bit:z7|full_adder:generate_N_bit_Adder[4].f ; work         ;
;                |full_adder:generate_N_bit_Adder[5].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z1|vedic_4x4:z3|add_6_bit:z7|full_adder:generate_N_bit_Adder[5].f ; work         ;
;                |half_adder:generate_N_bit_Adder[0].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z1|vedic_4x4:z3|add_6_bit:z7|half_adder:generate_N_bit_Adder[0].f ; work         ;
;             |vedic_2x2:z1|                            ; 5 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z1|vedic_4x4:z3|vedic_2x2:z1                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z1|vedic_4x4:z3|vedic_2x2:z1|ha:z1                                ; work         ;
;             |vedic_2x2:z2|                            ; 3 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z1|vedic_4x4:z3|vedic_2x2:z2                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z1|vedic_4x4:z3|vedic_2x2:z2|ha:z1                                ; work         ;
;                |ha:z2|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z1|vedic_4x4:z3|vedic_2x2:z2|ha:z2                                ; work         ;
;             |vedic_2x2:z3|                            ; 4 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z1|vedic_4x4:z3|vedic_2x2:z3                                      ; work         ;
;                |ha:z2|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z1|vedic_4x4:z3|vedic_2x2:z3|ha:z2                                ; work         ;
;             |vedic_2x2:z4|                            ; 4 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z1|vedic_4x4:z3|vedic_2x2:z4                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z1|vedic_4x4:z3|vedic_2x2:z4|ha:z1                                ; work         ;
;                |ha:z2|                                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z1|vedic_4x4:z3|vedic_2x2:z4|ha:z2                                ; work         ;
;          |vedic_4x4:z4|                               ; 34 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z1|vedic_4x4:z4                                                   ; work         ;
;             |add_4_bit:z5|                            ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z1|vedic_4x4:z4|add_4_bit:z5                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[1].f| ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z1|vedic_4x4:z4|add_4_bit:z5|full_adder:generate_N_bit_Adder[1].f ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z1|vedic_4x4:z4|add_4_bit:z5|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z1|vedic_4x4:z4|add_4_bit:z5|full_adder:generate_N_bit_Adder[3].f ; work         ;
;                |half_adder:generate_N_bit_Adder[0].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z1|vedic_4x4:z4|add_4_bit:z5|half_adder:generate_N_bit_Adder[0].f ; work         ;
;             |add_6_bit:z6|                            ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z1|vedic_4x4:z4|add_6_bit:z6                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z1|vedic_4x4:z4|add_6_bit:z6|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z1|vedic_4x4:z4|add_6_bit:z6|full_adder:generate_N_bit_Adder[3].f ; work         ;
;             |add_6_bit:z7|                            ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z1|vedic_4x4:z4|add_6_bit:z7                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[1].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z1|vedic_4x4:z4|add_6_bit:z7|full_adder:generate_N_bit_Adder[1].f ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z1|vedic_4x4:z4|add_6_bit:z7|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z1|vedic_4x4:z4|add_6_bit:z7|full_adder:generate_N_bit_Adder[3].f ; work         ;
;                |full_adder:generate_N_bit_Adder[4].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z1|vedic_4x4:z4|add_6_bit:z7|full_adder:generate_N_bit_Adder[4].f ; work         ;
;                |half_adder:generate_N_bit_Adder[0].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z1|vedic_4x4:z4|add_6_bit:z7|half_adder:generate_N_bit_Adder[0].f ; work         ;
;             |vedic_2x2:z1|                            ; 5 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z1|vedic_4x4:z4|vedic_2x2:z1                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z1|vedic_4x4:z4|vedic_2x2:z1|ha:z1                                ; work         ;
;             |vedic_2x2:z2|                            ; 3 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z1|vedic_4x4:z4|vedic_2x2:z2                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z1|vedic_4x4:z4|vedic_2x2:z2|ha:z1                                ; work         ;
;                |ha:z2|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z1|vedic_4x4:z4|vedic_2x2:z2|ha:z2                                ; work         ;
;             |vedic_2x2:z3|                            ; 4 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z1|vedic_4x4:z4|vedic_2x2:z3                                      ; work         ;
;                |ha:z2|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z1|vedic_4x4:z4|vedic_2x2:z3|ha:z2                                ; work         ;
;             |vedic_2x2:z4|                            ; 4 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z1|vedic_4x4:z4|vedic_2x2:z4                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z1|vedic_4x4:z4|vedic_2x2:z4|ha:z1                                ; work         ;
;                |ha:z2|                                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z1|vedic_4x4:z4|vedic_2x2:z4|ha:z2                                ; work         ;
;       |vedic_8x8:z2|                                  ; 176 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z2                                                                ; work         ;
;          |add_12_bit:z6|                              ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z2|add_12_bit:z6                                                  ; work         ;
;             |full_adder:generate_N_bit_Adder[4].f|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z2|add_12_bit:z6|full_adder:generate_N_bit_Adder[4].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[5].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z2|add_12_bit:z6|full_adder:generate_N_bit_Adder[5].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[6].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z2|add_12_bit:z6|full_adder:generate_N_bit_Adder[6].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[7].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z2|add_12_bit:z6|full_adder:generate_N_bit_Adder[7].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[9].f|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z2|add_12_bit:z6|full_adder:generate_N_bit_Adder[9].f             ; work         ;
;          |add_12_bit:z7|                              ; 19 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z2|add_12_bit:z7                                                  ; work         ;
;             |full_adder:generate_N_bit_Adder[10].f|   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z2|add_12_bit:z7|full_adder:generate_N_bit_Adder[10].f            ; work         ;
;             |full_adder:generate_N_bit_Adder[1].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z2|add_12_bit:z7|full_adder:generate_N_bit_Adder[1].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[2].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z2|add_12_bit:z7|full_adder:generate_N_bit_Adder[2].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[3].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z2|add_12_bit:z7|full_adder:generate_N_bit_Adder[3].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[4].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z2|add_12_bit:z7|full_adder:generate_N_bit_Adder[4].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[5].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z2|add_12_bit:z7|full_adder:generate_N_bit_Adder[5].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[6].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z2|add_12_bit:z7|full_adder:generate_N_bit_Adder[6].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[7].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z2|add_12_bit:z7|full_adder:generate_N_bit_Adder[7].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[9].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z2|add_12_bit:z7|full_adder:generate_N_bit_Adder[9].f             ; work         ;
;             |half_adder:generate_N_bit_Adder[0].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z2|add_12_bit:z7|half_adder:generate_N_bit_Adder[0].f             ; work         ;
;          |add_8_bit:z5|                               ; 14 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z2|add_8_bit:z5                                                   ; work         ;
;             |full_adder:generate_N_bit_Adder[1].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z2|add_8_bit:z5|full_adder:generate_N_bit_Adder[1].f              ; work         ;
;             |full_adder:generate_N_bit_Adder[2].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z2|add_8_bit:z5|full_adder:generate_N_bit_Adder[2].f              ; work         ;
;             |full_adder:generate_N_bit_Adder[3].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z2|add_8_bit:z5|full_adder:generate_N_bit_Adder[3].f              ; work         ;
;             |full_adder:generate_N_bit_Adder[4].f|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z2|add_8_bit:z5|full_adder:generate_N_bit_Adder[4].f              ; work         ;
;             |full_adder:generate_N_bit_Adder[5].f|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z2|add_8_bit:z5|full_adder:generate_N_bit_Adder[5].f              ; work         ;
;             |full_adder:generate_N_bit_Adder[6].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z2|add_8_bit:z5|full_adder:generate_N_bit_Adder[6].f              ; work         ;
;             |full_adder:generate_N_bit_Adder[7].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z2|add_8_bit:z5|full_adder:generate_N_bit_Adder[7].f              ; work         ;
;             |half_adder:generate_N_bit_Adder[0].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z2|add_8_bit:z5|half_adder:generate_N_bit_Adder[0].f              ; work         ;
;          |vedic_4x4:z1|                               ; 33 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z2|vedic_4x4:z1                                                   ; work         ;
;             |add_4_bit:z5|                            ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z2|vedic_4x4:z1|add_4_bit:z5                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[1].f| ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z2|vedic_4x4:z1|add_4_bit:z5|full_adder:generate_N_bit_Adder[1].f ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z2|vedic_4x4:z1|add_4_bit:z5|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z2|vedic_4x4:z1|add_4_bit:z5|full_adder:generate_N_bit_Adder[3].f ; work         ;
;             |add_6_bit:z6|                            ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z2|vedic_4x4:z1|add_6_bit:z6                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z2|vedic_4x4:z1|add_6_bit:z6|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z2|vedic_4x4:z1|add_6_bit:z6|full_adder:generate_N_bit_Adder[3].f ; work         ;
;                |full_adder:generate_N_bit_Adder[4].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z2|vedic_4x4:z1|add_6_bit:z6|full_adder:generate_N_bit_Adder[4].f ; work         ;
;                |full_adder:generate_N_bit_Adder[5].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z2|vedic_4x4:z1|add_6_bit:z6|full_adder:generate_N_bit_Adder[5].f ; work         ;
;             |add_6_bit:z7|                            ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z2|vedic_4x4:z1|add_6_bit:z7                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[1].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z2|vedic_4x4:z1|add_6_bit:z7|full_adder:generate_N_bit_Adder[1].f ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z2|vedic_4x4:z1|add_6_bit:z7|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z2|vedic_4x4:z1|add_6_bit:z7|full_adder:generate_N_bit_Adder[3].f ; work         ;
;                |full_adder:generate_N_bit_Adder[4].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z2|vedic_4x4:z1|add_6_bit:z7|full_adder:generate_N_bit_Adder[4].f ; work         ;
;                |half_adder:generate_N_bit_Adder[0].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z2|vedic_4x4:z1|add_6_bit:z7|half_adder:generate_N_bit_Adder[0].f ; work         ;
;             |vedic_2x2:z1|                            ; 3 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z2|vedic_4x4:z1|vedic_2x2:z1                                      ; work         ;
;                |ha:z1|                                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z2|vedic_4x4:z1|vedic_2x2:z1|ha:z1                                ; work         ;
;             |vedic_2x2:z2|                            ; 3 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z2|vedic_4x4:z1|vedic_2x2:z2                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z2|vedic_4x4:z1|vedic_2x2:z2|ha:z1                                ; work         ;
;                |ha:z2|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z2|vedic_4x4:z1|vedic_2x2:z2|ha:z2                                ; work         ;
;             |vedic_2x2:z3|                            ; 4 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z2|vedic_4x4:z1|vedic_2x2:z3                                      ; work         ;
;                |ha:z2|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z2|vedic_4x4:z1|vedic_2x2:z3|ha:z2                                ; work         ;
;             |vedic_2x2:z4|                            ; 3 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z2|vedic_4x4:z1|vedic_2x2:z4                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z2|vedic_4x4:z1|vedic_2x2:z4|ha:z1                                ; work         ;
;                |ha:z2|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z2|vedic_4x4:z1|vedic_2x2:z4|ha:z2                                ; work         ;
;          |vedic_4x4:z2|                               ; 32 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z2|vedic_4x4:z2                                                   ; work         ;
;             |add_4_bit:z5|                            ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z2|vedic_4x4:z2|add_4_bit:z5                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[1].f| ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z2|vedic_4x4:z2|add_4_bit:z5|full_adder:generate_N_bit_Adder[1].f ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z2|vedic_4x4:z2|add_4_bit:z5|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z2|vedic_4x4:z2|add_4_bit:z5|full_adder:generate_N_bit_Adder[3].f ; work         ;
;             |add_6_bit:z6|                            ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z2|vedic_4x4:z2|add_6_bit:z6                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z2|vedic_4x4:z2|add_6_bit:z6|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z2|vedic_4x4:z2|add_6_bit:z6|full_adder:generate_N_bit_Adder[3].f ; work         ;
;             |add_6_bit:z7|                            ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z2|vedic_4x4:z2|add_6_bit:z7                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[1].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z2|vedic_4x4:z2|add_6_bit:z7|full_adder:generate_N_bit_Adder[1].f ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z2|vedic_4x4:z2|add_6_bit:z7|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z2|vedic_4x4:z2|add_6_bit:z7|full_adder:generate_N_bit_Adder[3].f ; work         ;
;                |full_adder:generate_N_bit_Adder[4].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z2|vedic_4x4:z2|add_6_bit:z7|full_adder:generate_N_bit_Adder[4].f ; work         ;
;                |half_adder:generate_N_bit_Adder[0].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z2|vedic_4x4:z2|add_6_bit:z7|half_adder:generate_N_bit_Adder[0].f ; work         ;
;             |vedic_2x2:z1|                            ; 3 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z2|vedic_4x4:z2|vedic_2x2:z1                                      ; work         ;
;                |ha:z1|                                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z2|vedic_4x4:z2|vedic_2x2:z1|ha:z1                                ; work         ;
;             |vedic_2x2:z2|                            ; 3 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z2|vedic_4x4:z2|vedic_2x2:z2                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z2|vedic_4x4:z2|vedic_2x2:z2|ha:z1                                ; work         ;
;                |ha:z2|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z2|vedic_4x4:z2|vedic_2x2:z2|ha:z2                                ; work         ;
;             |vedic_2x2:z3|                            ; 4 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z2|vedic_4x4:z2|vedic_2x2:z3                                      ; work         ;
;                |ha:z2|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z2|vedic_4x4:z2|vedic_2x2:z3|ha:z2                                ; work         ;
;             |vedic_2x2:z4|                            ; 4 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z2|vedic_4x4:z2|vedic_2x2:z4                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z2|vedic_4x4:z2|vedic_2x2:z4|ha:z1                                ; work         ;
;                |ha:z2|                                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z2|vedic_4x4:z2|vedic_2x2:z4|ha:z2                                ; work         ;
;          |vedic_4x4:z3|                               ; 35 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z2|vedic_4x4:z3                                                   ; work         ;
;             |add_4_bit:z5|                            ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z2|vedic_4x4:z3|add_4_bit:z5                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[1].f| ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z2|vedic_4x4:z3|add_4_bit:z5|full_adder:generate_N_bit_Adder[1].f ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z2|vedic_4x4:z3|add_4_bit:z5|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z2|vedic_4x4:z3|add_4_bit:z5|full_adder:generate_N_bit_Adder[3].f ; work         ;
;                |half_adder:generate_N_bit_Adder[0].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z2|vedic_4x4:z3|add_4_bit:z5|half_adder:generate_N_bit_Adder[0].f ; work         ;
;             |add_6_bit:z6|                            ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z2|vedic_4x4:z3|add_6_bit:z6                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z2|vedic_4x4:z3|add_6_bit:z6|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z2|vedic_4x4:z3|add_6_bit:z6|full_adder:generate_N_bit_Adder[3].f ; work         ;
;             |add_6_bit:z7|                            ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z2|vedic_4x4:z3|add_6_bit:z7                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[1].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z2|vedic_4x4:z3|add_6_bit:z7|full_adder:generate_N_bit_Adder[1].f ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z2|vedic_4x4:z3|add_6_bit:z7|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z2|vedic_4x4:z3|add_6_bit:z7|full_adder:generate_N_bit_Adder[3].f ; work         ;
;                |full_adder:generate_N_bit_Adder[4].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z2|vedic_4x4:z3|add_6_bit:z7|full_adder:generate_N_bit_Adder[4].f ; work         ;
;                |full_adder:generate_N_bit_Adder[5].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z2|vedic_4x4:z3|add_6_bit:z7|full_adder:generate_N_bit_Adder[5].f ; work         ;
;                |half_adder:generate_N_bit_Adder[0].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z2|vedic_4x4:z3|add_6_bit:z7|half_adder:generate_N_bit_Adder[0].f ; work         ;
;             |vedic_2x2:z1|                            ; 4 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z2|vedic_4x4:z3|vedic_2x2:z1                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z2|vedic_4x4:z3|vedic_2x2:z1|ha:z1                                ; work         ;
;             |vedic_2x2:z2|                            ; 3 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z2|vedic_4x4:z3|vedic_2x2:z2                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z2|vedic_4x4:z3|vedic_2x2:z2|ha:z1                                ; work         ;
;                |ha:z2|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z2|vedic_4x4:z3|vedic_2x2:z2|ha:z2                                ; work         ;
;             |vedic_2x2:z3|                            ; 4 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z2|vedic_4x4:z3|vedic_2x2:z3                                      ; work         ;
;                |ha:z2|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z2|vedic_4x4:z3|vedic_2x2:z3|ha:z2                                ; work         ;
;             |vedic_2x2:z4|                            ; 4 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z2|vedic_4x4:z3|vedic_2x2:z4                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z2|vedic_4x4:z3|vedic_2x2:z4|ha:z1                                ; work         ;
;                |ha:z2|                                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z2|vedic_4x4:z3|vedic_2x2:z4|ha:z2                                ; work         ;
;          |vedic_4x4:z4|                               ; 35 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z2|vedic_4x4:z4                                                   ; work         ;
;             |add_4_bit:z5|                            ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z2|vedic_4x4:z4|add_4_bit:z5                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[1].f| ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z2|vedic_4x4:z4|add_4_bit:z5|full_adder:generate_N_bit_Adder[1].f ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z2|vedic_4x4:z4|add_4_bit:z5|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z2|vedic_4x4:z4|add_4_bit:z5|full_adder:generate_N_bit_Adder[3].f ; work         ;
;                |half_adder:generate_N_bit_Adder[0].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z2|vedic_4x4:z4|add_4_bit:z5|half_adder:generate_N_bit_Adder[0].f ; work         ;
;             |add_6_bit:z6|                            ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z2|vedic_4x4:z4|add_6_bit:z6                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z2|vedic_4x4:z4|add_6_bit:z6|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z2|vedic_4x4:z4|add_6_bit:z6|full_adder:generate_N_bit_Adder[3].f ; work         ;
;             |add_6_bit:z7|                            ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z2|vedic_4x4:z4|add_6_bit:z7                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[1].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z2|vedic_4x4:z4|add_6_bit:z7|full_adder:generate_N_bit_Adder[1].f ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z2|vedic_4x4:z4|add_6_bit:z7|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z2|vedic_4x4:z4|add_6_bit:z7|full_adder:generate_N_bit_Adder[3].f ; work         ;
;                |full_adder:generate_N_bit_Adder[4].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z2|vedic_4x4:z4|add_6_bit:z7|full_adder:generate_N_bit_Adder[4].f ; work         ;
;                |half_adder:generate_N_bit_Adder[0].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z2|vedic_4x4:z4|add_6_bit:z7|half_adder:generate_N_bit_Adder[0].f ; work         ;
;             |vedic_2x2:z1|                            ; 5 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z2|vedic_4x4:z4|vedic_2x2:z1                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z2|vedic_4x4:z4|vedic_2x2:z1|ha:z1                                ; work         ;
;             |vedic_2x2:z2|                            ; 3 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z2|vedic_4x4:z4|vedic_2x2:z2                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z2|vedic_4x4:z4|vedic_2x2:z2|ha:z1                                ; work         ;
;                |ha:z2|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z2|vedic_4x4:z4|vedic_2x2:z2|ha:z2                                ; work         ;
;             |vedic_2x2:z3|                            ; 4 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z2|vedic_4x4:z4|vedic_2x2:z3                                      ; work         ;
;                |ha:z2|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z2|vedic_4x4:z4|vedic_2x2:z3|ha:z2                                ; work         ;
;             |vedic_2x2:z4|                            ; 4 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z2|vedic_4x4:z4|vedic_2x2:z4                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z2|vedic_4x4:z4|vedic_2x2:z4|ha:z1                                ; work         ;
;                |ha:z2|                                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z2|vedic_4x4:z4|vedic_2x2:z4|ha:z2                                ; work         ;
;       |vedic_8x8:z3|                                  ; 181 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z3                                                                ; work         ;
;          |add_12_bit:z6|                              ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z3|add_12_bit:z6                                                  ; work         ;
;             |full_adder:generate_N_bit_Adder[4].f|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z3|add_12_bit:z6|full_adder:generate_N_bit_Adder[4].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[5].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z3|add_12_bit:z6|full_adder:generate_N_bit_Adder[5].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[6].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z3|add_12_bit:z6|full_adder:generate_N_bit_Adder[6].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[7].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z3|add_12_bit:z6|full_adder:generate_N_bit_Adder[7].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[9].f|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z3|add_12_bit:z6|full_adder:generate_N_bit_Adder[9].f             ; work         ;
;          |add_12_bit:z7|                              ; 21 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z3|add_12_bit:z7                                                  ; work         ;
;             |full_adder:generate_N_bit_Adder[10].f|   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z3|add_12_bit:z7|full_adder:generate_N_bit_Adder[10].f            ; work         ;
;             |full_adder:generate_N_bit_Adder[11].f|   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z3|add_12_bit:z7|full_adder:generate_N_bit_Adder[11].f            ; work         ;
;             |full_adder:generate_N_bit_Adder[1].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z3|add_12_bit:z7|full_adder:generate_N_bit_Adder[1].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[2].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z3|add_12_bit:z7|full_adder:generate_N_bit_Adder[2].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[3].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z3|add_12_bit:z7|full_adder:generate_N_bit_Adder[3].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[4].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z3|add_12_bit:z7|full_adder:generate_N_bit_Adder[4].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[5].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z3|add_12_bit:z7|full_adder:generate_N_bit_Adder[5].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[6].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z3|add_12_bit:z7|full_adder:generate_N_bit_Adder[6].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[7].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z3|add_12_bit:z7|full_adder:generate_N_bit_Adder[7].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[8].f|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z3|add_12_bit:z7|full_adder:generate_N_bit_Adder[8].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[9].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z3|add_12_bit:z7|full_adder:generate_N_bit_Adder[9].f             ; work         ;
;             |half_adder:generate_N_bit_Adder[0].f|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z3|add_12_bit:z7|half_adder:generate_N_bit_Adder[0].f             ; work         ;
;          |add_8_bit:z5|                               ; 14 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z3|add_8_bit:z5                                                   ; work         ;
;             |full_adder:generate_N_bit_Adder[1].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z3|add_8_bit:z5|full_adder:generate_N_bit_Adder[1].f              ; work         ;
;             |full_adder:generate_N_bit_Adder[2].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z3|add_8_bit:z5|full_adder:generate_N_bit_Adder[2].f              ; work         ;
;             |full_adder:generate_N_bit_Adder[3].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z3|add_8_bit:z5|full_adder:generate_N_bit_Adder[3].f              ; work         ;
;             |full_adder:generate_N_bit_Adder[4].f|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z3|add_8_bit:z5|full_adder:generate_N_bit_Adder[4].f              ; work         ;
;             |full_adder:generate_N_bit_Adder[5].f|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z3|add_8_bit:z5|full_adder:generate_N_bit_Adder[5].f              ; work         ;
;             |full_adder:generate_N_bit_Adder[6].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z3|add_8_bit:z5|full_adder:generate_N_bit_Adder[6].f              ; work         ;
;             |full_adder:generate_N_bit_Adder[7].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z3|add_8_bit:z5|full_adder:generate_N_bit_Adder[7].f              ; work         ;
;             |half_adder:generate_N_bit_Adder[0].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z3|add_8_bit:z5|half_adder:generate_N_bit_Adder[0].f              ; work         ;
;          |vedic_4x4:z1|                               ; 35 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z3|vedic_4x4:z1                                                   ; work         ;
;             |add_4_bit:z5|                            ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z3|vedic_4x4:z1|add_4_bit:z5                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[1].f| ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z3|vedic_4x4:z1|add_4_bit:z5|full_adder:generate_N_bit_Adder[1].f ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z3|vedic_4x4:z1|add_4_bit:z5|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z3|vedic_4x4:z1|add_4_bit:z5|full_adder:generate_N_bit_Adder[3].f ; work         ;
;                |half_adder:generate_N_bit_Adder[0].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z3|vedic_4x4:z1|add_4_bit:z5|half_adder:generate_N_bit_Adder[0].f ; work         ;
;             |add_6_bit:z6|                            ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z3|vedic_4x4:z1|add_6_bit:z6                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z3|vedic_4x4:z1|add_6_bit:z6|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z3|vedic_4x4:z1|add_6_bit:z6|full_adder:generate_N_bit_Adder[3].f ; work         ;
;                |full_adder:generate_N_bit_Adder[4].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z3|vedic_4x4:z1|add_6_bit:z6|full_adder:generate_N_bit_Adder[4].f ; work         ;
;                |full_adder:generate_N_bit_Adder[5].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z3|vedic_4x4:z1|add_6_bit:z6|full_adder:generate_N_bit_Adder[5].f ; work         ;
;             |add_6_bit:z7|                            ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z3|vedic_4x4:z1|add_6_bit:z7                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[1].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z3|vedic_4x4:z1|add_6_bit:z7|full_adder:generate_N_bit_Adder[1].f ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z3|vedic_4x4:z1|add_6_bit:z7|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z3|vedic_4x4:z1|add_6_bit:z7|full_adder:generate_N_bit_Adder[3].f ; work         ;
;                |full_adder:generate_N_bit_Adder[4].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z3|vedic_4x4:z1|add_6_bit:z7|full_adder:generate_N_bit_Adder[4].f ; work         ;
;                |half_adder:generate_N_bit_Adder[0].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z3|vedic_4x4:z1|add_6_bit:z7|half_adder:generate_N_bit_Adder[0].f ; work         ;
;             |vedic_2x2:z1|                            ; 5 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z3|vedic_4x4:z1|vedic_2x2:z1                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z3|vedic_4x4:z1|vedic_2x2:z1|ha:z1                                ; work         ;
;             |vedic_2x2:z2|                            ; 3 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z3|vedic_4x4:z1|vedic_2x2:z2                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z3|vedic_4x4:z1|vedic_2x2:z2|ha:z1                                ; work         ;
;                |ha:z2|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z3|vedic_4x4:z1|vedic_2x2:z2|ha:z2                                ; work         ;
;             |vedic_2x2:z3|                            ; 4 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z3|vedic_4x4:z1|vedic_2x2:z3                                      ; work         ;
;                |ha:z2|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z3|vedic_4x4:z1|vedic_2x2:z3|ha:z2                                ; work         ;
;             |vedic_2x2:z4|                            ; 3 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z3|vedic_4x4:z1|vedic_2x2:z4                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z3|vedic_4x4:z1|vedic_2x2:z4|ha:z1                                ; work         ;
;                |ha:z2|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z3|vedic_4x4:z1|vedic_2x2:z4|ha:z2                                ; work         ;
;          |vedic_4x4:z2|                               ; 32 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z3|vedic_4x4:z2                                                   ; work         ;
;             |add_4_bit:z5|                            ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z3|vedic_4x4:z2|add_4_bit:z5                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[1].f| ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z3|vedic_4x4:z2|add_4_bit:z5|full_adder:generate_N_bit_Adder[1].f ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z3|vedic_4x4:z2|add_4_bit:z5|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z3|vedic_4x4:z2|add_4_bit:z5|full_adder:generate_N_bit_Adder[3].f ; work         ;
;             |add_6_bit:z6|                            ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z3|vedic_4x4:z2|add_6_bit:z6                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z3|vedic_4x4:z2|add_6_bit:z6|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z3|vedic_4x4:z2|add_6_bit:z6|full_adder:generate_N_bit_Adder[3].f ; work         ;
;             |add_6_bit:z7|                            ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z3|vedic_4x4:z2|add_6_bit:z7                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[1].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z3|vedic_4x4:z2|add_6_bit:z7|full_adder:generate_N_bit_Adder[1].f ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z3|vedic_4x4:z2|add_6_bit:z7|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z3|vedic_4x4:z2|add_6_bit:z7|full_adder:generate_N_bit_Adder[3].f ; work         ;
;                |full_adder:generate_N_bit_Adder[4].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z3|vedic_4x4:z2|add_6_bit:z7|full_adder:generate_N_bit_Adder[4].f ; work         ;
;                |half_adder:generate_N_bit_Adder[0].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z3|vedic_4x4:z2|add_6_bit:z7|half_adder:generate_N_bit_Adder[0].f ; work         ;
;             |vedic_2x2:z1|                            ; 3 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z3|vedic_4x4:z2|vedic_2x2:z1                                      ; work         ;
;                |ha:z1|                                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z3|vedic_4x4:z2|vedic_2x2:z1|ha:z1                                ; work         ;
;             |vedic_2x2:z2|                            ; 3 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z3|vedic_4x4:z2|vedic_2x2:z2                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z3|vedic_4x4:z2|vedic_2x2:z2|ha:z1                                ; work         ;
;                |ha:z2|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z3|vedic_4x4:z2|vedic_2x2:z2|ha:z2                                ; work         ;
;             |vedic_2x2:z3|                            ; 4 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z3|vedic_4x4:z2|vedic_2x2:z3                                      ; work         ;
;                |ha:z2|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z3|vedic_4x4:z2|vedic_2x2:z3|ha:z2                                ; work         ;
;             |vedic_2x2:z4|                            ; 4 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z3|vedic_4x4:z2|vedic_2x2:z4                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z3|vedic_4x4:z2|vedic_2x2:z4|ha:z1                                ; work         ;
;                |ha:z2|                                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z3|vedic_4x4:z2|vedic_2x2:z4|ha:z2                                ; work         ;
;          |vedic_4x4:z3|                               ; 36 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z3|vedic_4x4:z3                                                   ; work         ;
;             |add_4_bit:z5|                            ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z3|vedic_4x4:z3|add_4_bit:z5                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[1].f| ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z3|vedic_4x4:z3|add_4_bit:z5|full_adder:generate_N_bit_Adder[1].f ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z3|vedic_4x4:z3|add_4_bit:z5|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z3|vedic_4x4:z3|add_4_bit:z5|full_adder:generate_N_bit_Adder[3].f ; work         ;
;                |half_adder:generate_N_bit_Adder[0].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z3|vedic_4x4:z3|add_4_bit:z5|half_adder:generate_N_bit_Adder[0].f ; work         ;
;             |add_6_bit:z6|                            ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z3|vedic_4x4:z3|add_6_bit:z6                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z3|vedic_4x4:z3|add_6_bit:z6|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z3|vedic_4x4:z3|add_6_bit:z6|full_adder:generate_N_bit_Adder[3].f ; work         ;
;             |add_6_bit:z7|                            ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z3|vedic_4x4:z3|add_6_bit:z7                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[1].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z3|vedic_4x4:z3|add_6_bit:z7|full_adder:generate_N_bit_Adder[1].f ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z3|vedic_4x4:z3|add_6_bit:z7|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z3|vedic_4x4:z3|add_6_bit:z7|full_adder:generate_N_bit_Adder[3].f ; work         ;
;                |full_adder:generate_N_bit_Adder[4].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z3|vedic_4x4:z3|add_6_bit:z7|full_adder:generate_N_bit_Adder[4].f ; work         ;
;                |full_adder:generate_N_bit_Adder[5].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z3|vedic_4x4:z3|add_6_bit:z7|full_adder:generate_N_bit_Adder[5].f ; work         ;
;                |half_adder:generate_N_bit_Adder[0].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z3|vedic_4x4:z3|add_6_bit:z7|half_adder:generate_N_bit_Adder[0].f ; work         ;
;             |vedic_2x2:z1|                            ; 5 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z3|vedic_4x4:z3|vedic_2x2:z1                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z3|vedic_4x4:z3|vedic_2x2:z1|ha:z1                                ; work         ;
;             |vedic_2x2:z2|                            ; 3 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z3|vedic_4x4:z3|vedic_2x2:z2                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z3|vedic_4x4:z3|vedic_2x2:z2|ha:z1                                ; work         ;
;                |ha:z2|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z3|vedic_4x4:z3|vedic_2x2:z2|ha:z2                                ; work         ;
;             |vedic_2x2:z3|                            ; 4 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z3|vedic_4x4:z3|vedic_2x2:z3                                      ; work         ;
;                |ha:z2|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z3|vedic_4x4:z3|vedic_2x2:z3|ha:z2                                ; work         ;
;             |vedic_2x2:z4|                            ; 4 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z3|vedic_4x4:z3|vedic_2x2:z4                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z3|vedic_4x4:z3|vedic_2x2:z4|ha:z1                                ; work         ;
;                |ha:z2|                                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z3|vedic_4x4:z3|vedic_2x2:z4|ha:z2                                ; work         ;
;          |vedic_4x4:z4|                               ; 35 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z3|vedic_4x4:z4                                                   ; work         ;
;             |add_4_bit:z5|                            ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z3|vedic_4x4:z4|add_4_bit:z5                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[1].f| ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z3|vedic_4x4:z4|add_4_bit:z5|full_adder:generate_N_bit_Adder[1].f ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z3|vedic_4x4:z4|add_4_bit:z5|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z3|vedic_4x4:z4|add_4_bit:z5|full_adder:generate_N_bit_Adder[3].f ; work         ;
;                |half_adder:generate_N_bit_Adder[0].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z3|vedic_4x4:z4|add_4_bit:z5|half_adder:generate_N_bit_Adder[0].f ; work         ;
;             |add_6_bit:z6|                            ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z3|vedic_4x4:z4|add_6_bit:z6                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z3|vedic_4x4:z4|add_6_bit:z6|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z3|vedic_4x4:z4|add_6_bit:z6|full_adder:generate_N_bit_Adder[3].f ; work         ;
;             |add_6_bit:z7|                            ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z3|vedic_4x4:z4|add_6_bit:z7                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[1].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z3|vedic_4x4:z4|add_6_bit:z7|full_adder:generate_N_bit_Adder[1].f ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z3|vedic_4x4:z4|add_6_bit:z7|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z3|vedic_4x4:z4|add_6_bit:z7|full_adder:generate_N_bit_Adder[3].f ; work         ;
;                |full_adder:generate_N_bit_Adder[4].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z3|vedic_4x4:z4|add_6_bit:z7|full_adder:generate_N_bit_Adder[4].f ; work         ;
;                |half_adder:generate_N_bit_Adder[0].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z3|vedic_4x4:z4|add_6_bit:z7|half_adder:generate_N_bit_Adder[0].f ; work         ;
;             |vedic_2x2:z1|                            ; 5 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z3|vedic_4x4:z4|vedic_2x2:z1                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z3|vedic_4x4:z4|vedic_2x2:z1|ha:z1                                ; work         ;
;             |vedic_2x2:z2|                            ; 3 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z3|vedic_4x4:z4|vedic_2x2:z2                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z3|vedic_4x4:z4|vedic_2x2:z2|ha:z1                                ; work         ;
;                |ha:z2|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z3|vedic_4x4:z4|vedic_2x2:z2|ha:z2                                ; work         ;
;             |vedic_2x2:z3|                            ; 4 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z3|vedic_4x4:z4|vedic_2x2:z3                                      ; work         ;
;                |ha:z2|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z3|vedic_4x4:z4|vedic_2x2:z3|ha:z2                                ; work         ;
;             |vedic_2x2:z4|                            ; 4 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z3|vedic_4x4:z4|vedic_2x2:z4                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z3|vedic_4x4:z4|vedic_2x2:z4|ha:z1                                ; work         ;
;                |ha:z2|                                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z3|vedic_4x4:z4|vedic_2x2:z4|ha:z2                                ; work         ;
;       |vedic_8x8:z4|                                  ; 177 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z4                                                                ; work         ;
;          |add_12_bit:z6|                              ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z4|add_12_bit:z6                                                  ; work         ;
;             |full_adder:generate_N_bit_Adder[4].f|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z4|add_12_bit:z6|full_adder:generate_N_bit_Adder[4].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[5].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z4|add_12_bit:z6|full_adder:generate_N_bit_Adder[5].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[6].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z4|add_12_bit:z6|full_adder:generate_N_bit_Adder[6].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[7].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z4|add_12_bit:z6|full_adder:generate_N_bit_Adder[7].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[9].f|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z4|add_12_bit:z6|full_adder:generate_N_bit_Adder[9].f             ; work         ;
;          |add_12_bit:z7|                              ; 18 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z4|add_12_bit:z7                                                  ; work         ;
;             |full_adder:generate_N_bit_Adder[10].f|   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z4|add_12_bit:z7|full_adder:generate_N_bit_Adder[10].f            ; work         ;
;             |full_adder:generate_N_bit_Adder[1].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z4|add_12_bit:z7|full_adder:generate_N_bit_Adder[1].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[2].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z4|add_12_bit:z7|full_adder:generate_N_bit_Adder[2].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[3].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z4|add_12_bit:z7|full_adder:generate_N_bit_Adder[3].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[4].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z4|add_12_bit:z7|full_adder:generate_N_bit_Adder[4].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[5].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z4|add_12_bit:z7|full_adder:generate_N_bit_Adder[5].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[6].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z4|add_12_bit:z7|full_adder:generate_N_bit_Adder[6].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[7].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z4|add_12_bit:z7|full_adder:generate_N_bit_Adder[7].f             ; work         ;
;             |full_adder:generate_N_bit_Adder[9].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z4|add_12_bit:z7|full_adder:generate_N_bit_Adder[9].f             ; work         ;
;             |half_adder:generate_N_bit_Adder[0].f|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z4|add_12_bit:z7|half_adder:generate_N_bit_Adder[0].f             ; work         ;
;          |add_8_bit:z5|                               ; 14 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z4|add_8_bit:z5                                                   ; work         ;
;             |full_adder:generate_N_bit_Adder[1].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z4|add_8_bit:z5|full_adder:generate_N_bit_Adder[1].f              ; work         ;
;             |full_adder:generate_N_bit_Adder[2].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z4|add_8_bit:z5|full_adder:generate_N_bit_Adder[2].f              ; work         ;
;             |full_adder:generate_N_bit_Adder[3].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z4|add_8_bit:z5|full_adder:generate_N_bit_Adder[3].f              ; work         ;
;             |full_adder:generate_N_bit_Adder[4].f|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z4|add_8_bit:z5|full_adder:generate_N_bit_Adder[4].f              ; work         ;
;             |full_adder:generate_N_bit_Adder[5].f|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z4|add_8_bit:z5|full_adder:generate_N_bit_Adder[5].f              ; work         ;
;             |full_adder:generate_N_bit_Adder[6].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z4|add_8_bit:z5|full_adder:generate_N_bit_Adder[6].f              ; work         ;
;             |full_adder:generate_N_bit_Adder[7].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z4|add_8_bit:z5|full_adder:generate_N_bit_Adder[7].f              ; work         ;
;             |half_adder:generate_N_bit_Adder[0].f|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z4|add_8_bit:z5|half_adder:generate_N_bit_Adder[0].f              ; work         ;
;          |vedic_4x4:z1|                               ; 35 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z4|vedic_4x4:z1                                                   ; work         ;
;             |add_4_bit:z5|                            ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z4|vedic_4x4:z1|add_4_bit:z5                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[1].f| ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z4|vedic_4x4:z1|add_4_bit:z5|full_adder:generate_N_bit_Adder[1].f ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z4|vedic_4x4:z1|add_4_bit:z5|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z4|vedic_4x4:z1|add_4_bit:z5|full_adder:generate_N_bit_Adder[3].f ; work         ;
;                |half_adder:generate_N_bit_Adder[0].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z4|vedic_4x4:z1|add_4_bit:z5|half_adder:generate_N_bit_Adder[0].f ; work         ;
;             |add_6_bit:z6|                            ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z4|vedic_4x4:z1|add_6_bit:z6                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z4|vedic_4x4:z1|add_6_bit:z6|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z4|vedic_4x4:z1|add_6_bit:z6|full_adder:generate_N_bit_Adder[3].f ; work         ;
;                |full_adder:generate_N_bit_Adder[4].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z4|vedic_4x4:z1|add_6_bit:z6|full_adder:generate_N_bit_Adder[4].f ; work         ;
;                |full_adder:generate_N_bit_Adder[5].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z4|vedic_4x4:z1|add_6_bit:z6|full_adder:generate_N_bit_Adder[5].f ; work         ;
;             |add_6_bit:z7|                            ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z4|vedic_4x4:z1|add_6_bit:z7                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[1].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z4|vedic_4x4:z1|add_6_bit:z7|full_adder:generate_N_bit_Adder[1].f ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z4|vedic_4x4:z1|add_6_bit:z7|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z4|vedic_4x4:z1|add_6_bit:z7|full_adder:generate_N_bit_Adder[3].f ; work         ;
;                |full_adder:generate_N_bit_Adder[4].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z4|vedic_4x4:z1|add_6_bit:z7|full_adder:generate_N_bit_Adder[4].f ; work         ;
;                |half_adder:generate_N_bit_Adder[0].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z4|vedic_4x4:z1|add_6_bit:z7|half_adder:generate_N_bit_Adder[0].f ; work         ;
;             |vedic_2x2:z1|                            ; 5 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z4|vedic_4x4:z1|vedic_2x2:z1                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z4|vedic_4x4:z1|vedic_2x2:z1|ha:z1                                ; work         ;
;             |vedic_2x2:z2|                            ; 3 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z4|vedic_4x4:z1|vedic_2x2:z2                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z4|vedic_4x4:z1|vedic_2x2:z2|ha:z1                                ; work         ;
;                |ha:z2|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z4|vedic_4x4:z1|vedic_2x2:z2|ha:z2                                ; work         ;
;             |vedic_2x2:z3|                            ; 4 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z4|vedic_4x4:z1|vedic_2x2:z3                                      ; work         ;
;                |ha:z2|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z4|vedic_4x4:z1|vedic_2x2:z3|ha:z2                                ; work         ;
;             |vedic_2x2:z4|                            ; 3 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z4|vedic_4x4:z1|vedic_2x2:z4                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z4|vedic_4x4:z1|vedic_2x2:z4|ha:z1                                ; work         ;
;                |ha:z2|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z4|vedic_4x4:z1|vedic_2x2:z4|ha:z2                                ; work         ;
;          |vedic_4x4:z2|                               ; 32 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z4|vedic_4x4:z2                                                   ; work         ;
;             |add_4_bit:z5|                            ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z4|vedic_4x4:z2|add_4_bit:z5                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[1].f| ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z4|vedic_4x4:z2|add_4_bit:z5|full_adder:generate_N_bit_Adder[1].f ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z4|vedic_4x4:z2|add_4_bit:z5|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z4|vedic_4x4:z2|add_4_bit:z5|full_adder:generate_N_bit_Adder[3].f ; work         ;
;             |add_6_bit:z6|                            ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z4|vedic_4x4:z2|add_6_bit:z6                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z4|vedic_4x4:z2|add_6_bit:z6|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z4|vedic_4x4:z2|add_6_bit:z6|full_adder:generate_N_bit_Adder[3].f ; work         ;
;             |add_6_bit:z7|                            ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z4|vedic_4x4:z2|add_6_bit:z7                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[1].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z4|vedic_4x4:z2|add_6_bit:z7|full_adder:generate_N_bit_Adder[1].f ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z4|vedic_4x4:z2|add_6_bit:z7|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z4|vedic_4x4:z2|add_6_bit:z7|full_adder:generate_N_bit_Adder[3].f ; work         ;
;                |full_adder:generate_N_bit_Adder[4].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z4|vedic_4x4:z2|add_6_bit:z7|full_adder:generate_N_bit_Adder[4].f ; work         ;
;                |half_adder:generate_N_bit_Adder[0].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z4|vedic_4x4:z2|add_6_bit:z7|half_adder:generate_N_bit_Adder[0].f ; work         ;
;             |vedic_2x2:z1|                            ; 3 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z4|vedic_4x4:z2|vedic_2x2:z1                                      ; work         ;
;                |ha:z1|                                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z4|vedic_4x4:z2|vedic_2x2:z1|ha:z1                                ; work         ;
;             |vedic_2x2:z2|                            ; 3 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z4|vedic_4x4:z2|vedic_2x2:z2                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z4|vedic_4x4:z2|vedic_2x2:z2|ha:z1                                ; work         ;
;                |ha:z2|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z4|vedic_4x4:z2|vedic_2x2:z2|ha:z2                                ; work         ;
;             |vedic_2x2:z3|                            ; 4 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z4|vedic_4x4:z2|vedic_2x2:z3                                      ; work         ;
;                |ha:z2|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z4|vedic_4x4:z2|vedic_2x2:z3|ha:z2                                ; work         ;
;             |vedic_2x2:z4|                            ; 4 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z4|vedic_4x4:z2|vedic_2x2:z4                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z4|vedic_4x4:z2|vedic_2x2:z4|ha:z1                                ; work         ;
;                |ha:z2|                                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z4|vedic_4x4:z2|vedic_2x2:z4|ha:z2                                ; work         ;
;          |vedic_4x4:z3|                               ; 36 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z4|vedic_4x4:z3                                                   ; work         ;
;             |add_4_bit:z5|                            ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z4|vedic_4x4:z3|add_4_bit:z5                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[1].f| ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z4|vedic_4x4:z3|add_4_bit:z5|full_adder:generate_N_bit_Adder[1].f ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z4|vedic_4x4:z3|add_4_bit:z5|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z4|vedic_4x4:z3|add_4_bit:z5|full_adder:generate_N_bit_Adder[3].f ; work         ;
;                |half_adder:generate_N_bit_Adder[0].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z4|vedic_4x4:z3|add_4_bit:z5|half_adder:generate_N_bit_Adder[0].f ; work         ;
;             |add_6_bit:z6|                            ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z4|vedic_4x4:z3|add_6_bit:z6                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z4|vedic_4x4:z3|add_6_bit:z6|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z4|vedic_4x4:z3|add_6_bit:z6|full_adder:generate_N_bit_Adder[3].f ; work         ;
;             |add_6_bit:z7|                            ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z4|vedic_4x4:z3|add_6_bit:z7                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[1].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z4|vedic_4x4:z3|add_6_bit:z7|full_adder:generate_N_bit_Adder[1].f ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z4|vedic_4x4:z3|add_6_bit:z7|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z4|vedic_4x4:z3|add_6_bit:z7|full_adder:generate_N_bit_Adder[3].f ; work         ;
;                |full_adder:generate_N_bit_Adder[4].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z4|vedic_4x4:z3|add_6_bit:z7|full_adder:generate_N_bit_Adder[4].f ; work         ;
;                |full_adder:generate_N_bit_Adder[5].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z4|vedic_4x4:z3|add_6_bit:z7|full_adder:generate_N_bit_Adder[5].f ; work         ;
;                |half_adder:generate_N_bit_Adder[0].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z4|vedic_4x4:z3|add_6_bit:z7|half_adder:generate_N_bit_Adder[0].f ; work         ;
;             |vedic_2x2:z1|                            ; 5 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z4|vedic_4x4:z3|vedic_2x2:z1                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z4|vedic_4x4:z3|vedic_2x2:z1|ha:z1                                ; work         ;
;             |vedic_2x2:z2|                            ; 3 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z4|vedic_4x4:z3|vedic_2x2:z2                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z4|vedic_4x4:z3|vedic_2x2:z2|ha:z1                                ; work         ;
;                |ha:z2|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z4|vedic_4x4:z3|vedic_2x2:z2|ha:z2                                ; work         ;
;             |vedic_2x2:z3|                            ; 4 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z4|vedic_4x4:z3|vedic_2x2:z3                                      ; work         ;
;                |ha:z2|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z4|vedic_4x4:z3|vedic_2x2:z3|ha:z2                                ; work         ;
;             |vedic_2x2:z4|                            ; 4 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z4|vedic_4x4:z3|vedic_2x2:z4                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z4|vedic_4x4:z3|vedic_2x2:z4|ha:z1                                ; work         ;
;                |ha:z2|                                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z4|vedic_4x4:z3|vedic_2x2:z4|ha:z2                                ; work         ;
;          |vedic_4x4:z4|                               ; 34 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z4|vedic_4x4:z4                                                   ; work         ;
;             |add_4_bit:z5|                            ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z4|vedic_4x4:z4|add_4_bit:z5                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[1].f| ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z4|vedic_4x4:z4|add_4_bit:z5|full_adder:generate_N_bit_Adder[1].f ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z4|vedic_4x4:z4|add_4_bit:z5|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z4|vedic_4x4:z4|add_4_bit:z5|full_adder:generate_N_bit_Adder[3].f ; work         ;
;                |half_adder:generate_N_bit_Adder[0].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z4|vedic_4x4:z4|add_4_bit:z5|half_adder:generate_N_bit_Adder[0].f ; work         ;
;             |add_6_bit:z6|                            ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z4|vedic_4x4:z4|add_6_bit:z6                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z4|vedic_4x4:z4|add_6_bit:z6|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z4|vedic_4x4:z4|add_6_bit:z6|full_adder:generate_N_bit_Adder[3].f ; work         ;
;             |add_6_bit:z7|                            ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z4|vedic_4x4:z4|add_6_bit:z7                                      ; work         ;
;                |full_adder:generate_N_bit_Adder[1].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z4|vedic_4x4:z4|add_6_bit:z7|full_adder:generate_N_bit_Adder[1].f ; work         ;
;                |full_adder:generate_N_bit_Adder[2].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z4|vedic_4x4:z4|add_6_bit:z7|full_adder:generate_N_bit_Adder[2].f ; work         ;
;                |full_adder:generate_N_bit_Adder[3].f| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z4|vedic_4x4:z4|add_6_bit:z7|full_adder:generate_N_bit_Adder[3].f ; work         ;
;                |full_adder:generate_N_bit_Adder[4].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z4|vedic_4x4:z4|add_6_bit:z7|full_adder:generate_N_bit_Adder[4].f ; work         ;
;                |half_adder:generate_N_bit_Adder[0].f| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z4|vedic_4x4:z4|add_6_bit:z7|half_adder:generate_N_bit_Adder[0].f ; work         ;
;             |vedic_2x2:z1|                            ; 5 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z4|vedic_4x4:z4|vedic_2x2:z1                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z4|vedic_4x4:z4|vedic_2x2:z1|ha:z1                                ; work         ;
;             |vedic_2x2:z2|                            ; 3 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z4|vedic_4x4:z4|vedic_2x2:z2                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z4|vedic_4x4:z4|vedic_2x2:z2|ha:z1                                ; work         ;
;                |ha:z2|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z4|vedic_4x4:z4|vedic_2x2:z2|ha:z2                                ; work         ;
;             |vedic_2x2:z3|                            ; 4 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z4|vedic_4x4:z4|vedic_2x2:z3                                      ; work         ;
;                |ha:z2|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z4|vedic_4x4:z4|vedic_2x2:z3|ha:z2                                ; work         ;
;             |vedic_2x2:z4|                            ; 4 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z4|vedic_4x4:z4|vedic_2x2:z4                                      ; work         ;
;                |ha:z1|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z4|vedic_4x4:z4|vedic_2x2:z4|ha:z1                                ; work         ;
;                |ha:z2|                                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vedic_32x32|vedic_16x16:z4|vedic_8x8:z4|vedic_4x4:z4|vedic_2x2:z4|ha:z2                                ; work         ;
+-------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z1|add_4_bit:z5 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 4     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z1|add_6_bit:z6 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 6     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z1|add_6_bit:z7 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 6     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z2|add_4_bit:z5 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 4     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z2|add_6_bit:z6 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 6     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z2|add_6_bit:z7 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 6     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z3|add_4_bit:z5 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 4     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z3|add_6_bit:z6 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 6     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z3|add_6_bit:z7 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 6     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z4|add_4_bit:z5 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 4     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z4|add_6_bit:z6 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 6     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z4|add_6_bit:z7 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 6     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z1|vedic_8x8:z1|add_8_bit:z5 ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; N              ; 8     ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z1|vedic_8x8:z1|add_12_bit:z6 ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; N              ; 12    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z1|vedic_8x8:z1|add_12_bit:z7 ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; N              ; 12    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z1|vedic_8x8:z2|vedic_4x4:z1|add_4_bit:z5 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 4     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z1|vedic_8x8:z2|vedic_4x4:z1|add_6_bit:z6 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 6     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z1|vedic_8x8:z2|vedic_4x4:z1|add_6_bit:z7 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 6     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z1|vedic_8x8:z2|vedic_4x4:z2|add_4_bit:z5 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 4     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z1|vedic_8x8:z2|vedic_4x4:z2|add_6_bit:z6 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 6     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z1|vedic_8x8:z2|vedic_4x4:z2|add_6_bit:z7 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 6     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z1|vedic_8x8:z2|vedic_4x4:z3|add_4_bit:z5 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 4     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z1|vedic_8x8:z2|vedic_4x4:z3|add_6_bit:z6 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 6     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z1|vedic_8x8:z2|vedic_4x4:z3|add_6_bit:z7 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 6     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z1|vedic_8x8:z2|vedic_4x4:z4|add_4_bit:z5 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 4     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z1|vedic_8x8:z2|vedic_4x4:z4|add_6_bit:z6 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 6     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z1|vedic_8x8:z2|vedic_4x4:z4|add_6_bit:z7 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 6     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z1|vedic_8x8:z2|add_8_bit:z5 ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; N              ; 8     ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z1|vedic_8x8:z2|add_12_bit:z6 ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; N              ; 12    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z1|vedic_8x8:z2|add_12_bit:z7 ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; N              ; 12    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z1|vedic_8x8:z3|vedic_4x4:z1|add_4_bit:z5 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 4     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z1|vedic_8x8:z3|vedic_4x4:z1|add_6_bit:z6 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 6     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z1|vedic_8x8:z3|vedic_4x4:z1|add_6_bit:z7 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 6     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z1|vedic_8x8:z3|vedic_4x4:z2|add_4_bit:z5 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 4     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z1|vedic_8x8:z3|vedic_4x4:z2|add_6_bit:z6 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 6     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z1|vedic_8x8:z3|vedic_4x4:z2|add_6_bit:z7 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 6     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z1|vedic_8x8:z3|vedic_4x4:z3|add_4_bit:z5 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 4     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z1|vedic_8x8:z3|vedic_4x4:z3|add_6_bit:z6 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 6     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z1|vedic_8x8:z3|vedic_4x4:z3|add_6_bit:z7 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 6     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z1|vedic_8x8:z3|vedic_4x4:z4|add_4_bit:z5 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 4     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z1|vedic_8x8:z3|vedic_4x4:z4|add_6_bit:z6 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 6     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z1|vedic_8x8:z3|vedic_4x4:z4|add_6_bit:z7 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 6     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z1|vedic_8x8:z3|add_8_bit:z5 ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; N              ; 8     ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z1|vedic_8x8:z3|add_12_bit:z6 ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; N              ; 12    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z1|vedic_8x8:z3|add_12_bit:z7 ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; N              ; 12    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z1|vedic_8x8:z4|vedic_4x4:z1|add_4_bit:z5 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 4     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z1|vedic_8x8:z4|vedic_4x4:z1|add_6_bit:z6 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 6     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z1|vedic_8x8:z4|vedic_4x4:z1|add_6_bit:z7 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 6     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z1|vedic_8x8:z4|vedic_4x4:z2|add_4_bit:z5 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 4     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z1|vedic_8x8:z4|vedic_4x4:z2|add_6_bit:z6 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 6     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z1|vedic_8x8:z4|vedic_4x4:z2|add_6_bit:z7 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 6     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z1|vedic_8x8:z4|vedic_4x4:z3|add_4_bit:z5 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 4     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z1|vedic_8x8:z4|vedic_4x4:z3|add_6_bit:z6 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 6     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z1|vedic_8x8:z4|vedic_4x4:z3|add_6_bit:z7 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 6     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z1|vedic_8x8:z4|vedic_4x4:z4|add_4_bit:z5 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 4     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z1|vedic_8x8:z4|vedic_4x4:z4|add_6_bit:z6 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 6     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z1|vedic_8x8:z4|vedic_4x4:z4|add_6_bit:z7 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 6     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z1|vedic_8x8:z4|add_8_bit:z5 ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; N              ; 8     ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z1|vedic_8x8:z4|add_12_bit:z6 ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; N              ; 12    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z1|vedic_8x8:z4|add_12_bit:z7 ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; N              ; 12    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z1|add_16_bit:z5 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; N              ; 16    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z1|add_24_bit:z6 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; N              ; 24    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z1|add_24_bit:z7 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; N              ; 24    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z2|vedic_8x8:z1|vedic_4x4:z1|add_4_bit:z5 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 4     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z2|vedic_8x8:z1|vedic_4x4:z1|add_6_bit:z6 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 6     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z2|vedic_8x8:z1|vedic_4x4:z1|add_6_bit:z7 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 6     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z2|vedic_8x8:z1|vedic_4x4:z2|add_4_bit:z5 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 4     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z2|vedic_8x8:z1|vedic_4x4:z2|add_6_bit:z6 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 6     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z2|vedic_8x8:z1|vedic_4x4:z2|add_6_bit:z7 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 6     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z2|vedic_8x8:z1|vedic_4x4:z3|add_4_bit:z5 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 4     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z2|vedic_8x8:z1|vedic_4x4:z3|add_6_bit:z6 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 6     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z2|vedic_8x8:z1|vedic_4x4:z3|add_6_bit:z7 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 6     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z2|vedic_8x8:z1|vedic_4x4:z4|add_4_bit:z5 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 4     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z2|vedic_8x8:z1|vedic_4x4:z4|add_6_bit:z6 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 6     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z2|vedic_8x8:z1|vedic_4x4:z4|add_6_bit:z7 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 6     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z2|vedic_8x8:z1|add_8_bit:z5 ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; N              ; 8     ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z2|vedic_8x8:z1|add_12_bit:z6 ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; N              ; 12    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z2|vedic_8x8:z1|add_12_bit:z7 ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; N              ; 12    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z2|vedic_8x8:z2|vedic_4x4:z1|add_4_bit:z5 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 4     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z2|vedic_8x8:z2|vedic_4x4:z1|add_6_bit:z6 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 6     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z2|vedic_8x8:z2|vedic_4x4:z1|add_6_bit:z7 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 6     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z2|vedic_8x8:z2|vedic_4x4:z2|add_4_bit:z5 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 4     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z2|vedic_8x8:z2|vedic_4x4:z2|add_6_bit:z6 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 6     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z2|vedic_8x8:z2|vedic_4x4:z2|add_6_bit:z7 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 6     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z2|vedic_8x8:z2|vedic_4x4:z3|add_4_bit:z5 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 4     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z2|vedic_8x8:z2|vedic_4x4:z3|add_6_bit:z6 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 6     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z2|vedic_8x8:z2|vedic_4x4:z3|add_6_bit:z7 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 6     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z2|vedic_8x8:z2|vedic_4x4:z4|add_4_bit:z5 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 4     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z2|vedic_8x8:z2|vedic_4x4:z4|add_6_bit:z6 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 6     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z2|vedic_8x8:z2|vedic_4x4:z4|add_6_bit:z7 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 6     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z2|vedic_8x8:z2|add_8_bit:z5 ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; N              ; 8     ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z2|vedic_8x8:z2|add_12_bit:z6 ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; N              ; 12    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z2|vedic_8x8:z2|add_12_bit:z7 ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; N              ; 12    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z2|vedic_8x8:z3|vedic_4x4:z1|add_4_bit:z5 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 4     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z2|vedic_8x8:z3|vedic_4x4:z1|add_6_bit:z6 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 6     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z2|vedic_8x8:z3|vedic_4x4:z1|add_6_bit:z7 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 6     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z2|vedic_8x8:z3|vedic_4x4:z2|add_4_bit:z5 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 4     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z2|vedic_8x8:z3|vedic_4x4:z2|add_6_bit:z6 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 6     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z2|vedic_8x8:z3|vedic_4x4:z2|add_6_bit:z7 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 6     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z2|vedic_8x8:z3|vedic_4x4:z3|add_4_bit:z5 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 4     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z2|vedic_8x8:z3|vedic_4x4:z3|add_6_bit:z6 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 6     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z2|vedic_8x8:z3|vedic_4x4:z3|add_6_bit:z7 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 6     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z2|vedic_8x8:z3|vedic_4x4:z4|add_4_bit:z5 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 4     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z2|vedic_8x8:z3|vedic_4x4:z4|add_6_bit:z6 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 6     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z2|vedic_8x8:z3|vedic_4x4:z4|add_6_bit:z7 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 6     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z2|vedic_8x8:z3|add_8_bit:z5 ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; N              ; 8     ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z2|vedic_8x8:z3|add_12_bit:z6 ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; N              ; 12    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z2|vedic_8x8:z3|add_12_bit:z7 ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; N              ; 12    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z2|vedic_8x8:z4|vedic_4x4:z1|add_4_bit:z5 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 4     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z2|vedic_8x8:z4|vedic_4x4:z1|add_6_bit:z6 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 6     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z2|vedic_8x8:z4|vedic_4x4:z1|add_6_bit:z7 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 6     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z2|vedic_8x8:z4|vedic_4x4:z2|add_4_bit:z5 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 4     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z2|vedic_8x8:z4|vedic_4x4:z2|add_6_bit:z6 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 6     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z2|vedic_8x8:z4|vedic_4x4:z2|add_6_bit:z7 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 6     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z2|vedic_8x8:z4|vedic_4x4:z3|add_4_bit:z5 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 4     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z2|vedic_8x8:z4|vedic_4x4:z3|add_6_bit:z6 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 6     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z2|vedic_8x8:z4|vedic_4x4:z3|add_6_bit:z7 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 6     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z2|vedic_8x8:z4|vedic_4x4:z4|add_4_bit:z5 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 4     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z2|vedic_8x8:z4|vedic_4x4:z4|add_6_bit:z6 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 6     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z2|vedic_8x8:z4|vedic_4x4:z4|add_6_bit:z7 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 6     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z2|vedic_8x8:z4|add_8_bit:z5 ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; N              ; 8     ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z2|vedic_8x8:z4|add_12_bit:z6 ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; N              ; 12    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z2|vedic_8x8:z4|add_12_bit:z7 ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; N              ; 12    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z2|add_16_bit:z5 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; N              ; 16    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z2|add_24_bit:z6 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; N              ; 24    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z2|add_24_bit:z7 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; N              ; 24    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z3|vedic_8x8:z1|vedic_4x4:z1|add_4_bit:z5 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 4     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z3|vedic_8x8:z1|vedic_4x4:z1|add_6_bit:z6 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 6     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z3|vedic_8x8:z1|vedic_4x4:z1|add_6_bit:z7 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 6     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z3|vedic_8x8:z1|vedic_4x4:z2|add_4_bit:z5 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 4     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z3|vedic_8x8:z1|vedic_4x4:z2|add_6_bit:z6 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 6     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z3|vedic_8x8:z1|vedic_4x4:z2|add_6_bit:z7 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 6     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z3|vedic_8x8:z1|vedic_4x4:z3|add_4_bit:z5 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 4     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z3|vedic_8x8:z1|vedic_4x4:z3|add_6_bit:z6 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 6     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z3|vedic_8x8:z1|vedic_4x4:z3|add_6_bit:z7 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 6     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z3|vedic_8x8:z1|vedic_4x4:z4|add_4_bit:z5 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 4     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z3|vedic_8x8:z1|vedic_4x4:z4|add_6_bit:z6 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 6     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z3|vedic_8x8:z1|vedic_4x4:z4|add_6_bit:z7 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 6     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z3|vedic_8x8:z1|add_8_bit:z5 ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; N              ; 8     ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z3|vedic_8x8:z1|add_12_bit:z6 ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; N              ; 12    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z3|vedic_8x8:z1|add_12_bit:z7 ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; N              ; 12    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z3|vedic_8x8:z2|vedic_4x4:z1|add_4_bit:z5 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 4     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z3|vedic_8x8:z2|vedic_4x4:z1|add_6_bit:z6 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 6     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z3|vedic_8x8:z2|vedic_4x4:z1|add_6_bit:z7 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 6     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z3|vedic_8x8:z2|vedic_4x4:z2|add_4_bit:z5 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 4     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z3|vedic_8x8:z2|vedic_4x4:z2|add_6_bit:z6 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 6     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z3|vedic_8x8:z2|vedic_4x4:z2|add_6_bit:z7 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 6     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z3|vedic_8x8:z2|vedic_4x4:z3|add_4_bit:z5 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 4     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z3|vedic_8x8:z2|vedic_4x4:z3|add_6_bit:z6 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 6     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z3|vedic_8x8:z2|vedic_4x4:z3|add_6_bit:z7 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 6     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z3|vedic_8x8:z2|vedic_4x4:z4|add_4_bit:z5 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 4     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z3|vedic_8x8:z2|vedic_4x4:z4|add_6_bit:z6 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 6     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z3|vedic_8x8:z2|vedic_4x4:z4|add_6_bit:z7 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 6     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z3|vedic_8x8:z2|add_8_bit:z5 ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; N              ; 8     ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z3|vedic_8x8:z2|add_12_bit:z6 ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; N              ; 12    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z3|vedic_8x8:z2|add_12_bit:z7 ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; N              ; 12    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z3|vedic_8x8:z3|vedic_4x4:z1|add_4_bit:z5 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 4     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z3|vedic_8x8:z3|vedic_4x4:z1|add_6_bit:z6 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 6     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z3|vedic_8x8:z3|vedic_4x4:z1|add_6_bit:z7 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 6     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z3|vedic_8x8:z3|vedic_4x4:z2|add_4_bit:z5 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 4     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z3|vedic_8x8:z3|vedic_4x4:z2|add_6_bit:z6 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 6     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z3|vedic_8x8:z3|vedic_4x4:z2|add_6_bit:z7 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 6     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z3|vedic_8x8:z3|vedic_4x4:z3|add_4_bit:z5 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 4     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z3|vedic_8x8:z3|vedic_4x4:z3|add_6_bit:z6 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 6     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z3|vedic_8x8:z3|vedic_4x4:z3|add_6_bit:z7 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 6     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z3|vedic_8x8:z3|vedic_4x4:z4|add_4_bit:z5 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 4     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z3|vedic_8x8:z3|vedic_4x4:z4|add_6_bit:z6 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 6     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z3|vedic_8x8:z3|vedic_4x4:z4|add_6_bit:z7 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 6     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z3|vedic_8x8:z3|add_8_bit:z5 ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; N              ; 8     ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z3|vedic_8x8:z3|add_12_bit:z6 ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; N              ; 12    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z3|vedic_8x8:z3|add_12_bit:z7 ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; N              ; 12    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z3|vedic_8x8:z4|vedic_4x4:z1|add_4_bit:z5 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 4     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z3|vedic_8x8:z4|vedic_4x4:z1|add_6_bit:z6 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 6     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z3|vedic_8x8:z4|vedic_4x4:z1|add_6_bit:z7 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 6     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z3|vedic_8x8:z4|vedic_4x4:z2|add_4_bit:z5 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 4     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z3|vedic_8x8:z4|vedic_4x4:z2|add_6_bit:z6 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 6     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z3|vedic_8x8:z4|vedic_4x4:z2|add_6_bit:z7 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 6     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z3|vedic_8x8:z4|vedic_4x4:z3|add_4_bit:z5 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 4     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z3|vedic_8x8:z4|vedic_4x4:z3|add_6_bit:z6 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 6     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z3|vedic_8x8:z4|vedic_4x4:z3|add_6_bit:z7 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 6     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z3|vedic_8x8:z4|vedic_4x4:z4|add_4_bit:z5 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 4     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z3|vedic_8x8:z4|vedic_4x4:z4|add_6_bit:z6 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 6     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z3|vedic_8x8:z4|vedic_4x4:z4|add_6_bit:z7 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 6     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z3|vedic_8x8:z4|add_8_bit:z5 ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; N              ; 8     ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z3|vedic_8x8:z4|add_12_bit:z6 ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; N              ; 12    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z3|vedic_8x8:z4|add_12_bit:z7 ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; N              ; 12    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z3|add_16_bit:z5 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; N              ; 16    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z3|add_24_bit:z6 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; N              ; 24    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z3|add_24_bit:z7 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; N              ; 24    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z4|vedic_8x8:z1|vedic_4x4:z1|add_4_bit:z5 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 4     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z4|vedic_8x8:z1|vedic_4x4:z1|add_6_bit:z6 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 6     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z4|vedic_8x8:z1|vedic_4x4:z1|add_6_bit:z7 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 6     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z4|vedic_8x8:z1|vedic_4x4:z2|add_4_bit:z5 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 4     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z4|vedic_8x8:z1|vedic_4x4:z2|add_6_bit:z6 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 6     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z4|vedic_8x8:z1|vedic_4x4:z2|add_6_bit:z7 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 6     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z4|vedic_8x8:z1|vedic_4x4:z3|add_4_bit:z5 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 4     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z4|vedic_8x8:z1|vedic_4x4:z3|add_6_bit:z6 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 6     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z4|vedic_8x8:z1|vedic_4x4:z3|add_6_bit:z7 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 6     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z4|vedic_8x8:z1|vedic_4x4:z4|add_4_bit:z5 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 4     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z4|vedic_8x8:z1|vedic_4x4:z4|add_6_bit:z6 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 6     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z4|vedic_8x8:z1|vedic_4x4:z4|add_6_bit:z7 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 6     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z4|vedic_8x8:z1|add_8_bit:z5 ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; N              ; 8     ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z4|vedic_8x8:z1|add_12_bit:z6 ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; N              ; 12    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z4|vedic_8x8:z1|add_12_bit:z7 ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; N              ; 12    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z4|vedic_8x8:z2|vedic_4x4:z1|add_4_bit:z5 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 4     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z4|vedic_8x8:z2|vedic_4x4:z1|add_6_bit:z6 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 6     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z4|vedic_8x8:z2|vedic_4x4:z1|add_6_bit:z7 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 6     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z4|vedic_8x8:z2|vedic_4x4:z2|add_4_bit:z5 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 4     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z4|vedic_8x8:z2|vedic_4x4:z2|add_6_bit:z6 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 6     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z4|vedic_8x8:z2|vedic_4x4:z2|add_6_bit:z7 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 6     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z4|vedic_8x8:z2|vedic_4x4:z3|add_4_bit:z5 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 4     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z4|vedic_8x8:z2|vedic_4x4:z3|add_6_bit:z6 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 6     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z4|vedic_8x8:z2|vedic_4x4:z3|add_6_bit:z7 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 6     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z4|vedic_8x8:z2|vedic_4x4:z4|add_4_bit:z5 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 4     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z4|vedic_8x8:z2|vedic_4x4:z4|add_6_bit:z6 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 6     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z4|vedic_8x8:z2|vedic_4x4:z4|add_6_bit:z7 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 6     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z4|vedic_8x8:z2|add_8_bit:z5 ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; N              ; 8     ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z4|vedic_8x8:z2|add_12_bit:z6 ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; N              ; 12    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z4|vedic_8x8:z2|add_12_bit:z7 ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; N              ; 12    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z4|vedic_8x8:z3|vedic_4x4:z1|add_4_bit:z5 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 4     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z4|vedic_8x8:z3|vedic_4x4:z1|add_6_bit:z6 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 6     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z4|vedic_8x8:z3|vedic_4x4:z1|add_6_bit:z7 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 6     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z4|vedic_8x8:z3|vedic_4x4:z2|add_4_bit:z5 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 4     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z4|vedic_8x8:z3|vedic_4x4:z2|add_6_bit:z6 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 6     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z4|vedic_8x8:z3|vedic_4x4:z2|add_6_bit:z7 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 6     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z4|vedic_8x8:z3|vedic_4x4:z3|add_4_bit:z5 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 4     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z4|vedic_8x8:z3|vedic_4x4:z3|add_6_bit:z6 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 6     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z4|vedic_8x8:z3|vedic_4x4:z3|add_6_bit:z7 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 6     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z4|vedic_8x8:z3|vedic_4x4:z4|add_4_bit:z5 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 4     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z4|vedic_8x8:z3|vedic_4x4:z4|add_6_bit:z6 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 6     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z4|vedic_8x8:z3|vedic_4x4:z4|add_6_bit:z7 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 6     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z4|vedic_8x8:z3|add_8_bit:z5 ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; N              ; 8     ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z4|vedic_8x8:z3|add_12_bit:z6 ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; N              ; 12    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z4|vedic_8x8:z3|add_12_bit:z7 ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; N              ; 12    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z4|vedic_8x8:z4|vedic_4x4:z1|add_4_bit:z5 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 4     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z4|vedic_8x8:z4|vedic_4x4:z1|add_6_bit:z6 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 6     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z4|vedic_8x8:z4|vedic_4x4:z1|add_6_bit:z7 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 6     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z4|vedic_8x8:z4|vedic_4x4:z2|add_4_bit:z5 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 4     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z4|vedic_8x8:z4|vedic_4x4:z2|add_6_bit:z6 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 6     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z4|vedic_8x8:z4|vedic_4x4:z2|add_6_bit:z7 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 6     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z4|vedic_8x8:z4|vedic_4x4:z3|add_4_bit:z5 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 4     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z4|vedic_8x8:z4|vedic_4x4:z3|add_6_bit:z6 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 6     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z4|vedic_8x8:z4|vedic_4x4:z3|add_6_bit:z7 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 6     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z4|vedic_8x8:z4|vedic_4x4:z4|add_4_bit:z5 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 4     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z4|vedic_8x8:z4|vedic_4x4:z4|add_6_bit:z6 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 6     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z4|vedic_8x8:z4|vedic_4x4:z4|add_6_bit:z7 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 6     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z4|vedic_8x8:z4|add_8_bit:z5 ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; N              ; 8     ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z4|vedic_8x8:z4|add_12_bit:z6 ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; N              ; 12    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z4|vedic_8x8:z4|add_12_bit:z7 ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; N              ; 12    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z4|add_16_bit:z5 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; N              ; 16    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z4|add_24_bit:z6 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; N              ; 24    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vedic_16x16:z4|add_24_bit:z7 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; N              ; 24    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: add_32_bit:z5 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; N              ; 32    ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: add_48_bit:z6 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; N              ; 48    ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: add_48_bit:z7 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; N              ; 48    ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------+
; Port Connectivity Checks: "add_48_bit:z7"        ;
+----------------+-------+----------+--------------+
; Port           ; Type  ; Severity ; Details      ;
+----------------+-------+----------+--------------+
; input1[47..32] ; Input ; Info     ; Stuck at GND ;
+----------------+-------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "add_48_bit:z6|full_adder:generate_N_bit_Adder[47].f"                                 ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; c_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "add_48_bit:z6"        ;
+----------------+-------+----------+--------------+
; Port           ; Type  ; Severity ; Details      ;
+----------------+-------+----------+--------------+
; input1[47..32] ; Input ; Info     ; Stuck at GND ;
; input2[15..0]  ; Input ; Info     ; Stuck at GND ;
+----------------+-------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "add_32_bit:z5|full_adder:generate_N_bit_Adder[31].f"                                 ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; c_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "add_32_bit:z5"        ;
+----------------+-------+----------+--------------+
; Port           ; Type  ; Severity ; Details      ;
+----------------+-------+----------+--------------+
; input2[31..16] ; Input ; Info     ; Stuck at GND ;
+----------------+-------+----------+--------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "vedic_16x16:z1|add_24_bit:z7" ;
+----------------+-------+----------+----------------------+
; Port           ; Type  ; Severity ; Details              ;
+----------------+-------+----------+----------------------+
; input1[23..16] ; Input ; Info     ; Stuck at GND         ;
+----------------+-------+----------+----------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vedic_16x16:z1|add_24_bit:z6|full_adder:generate_N_bit_Adder[23].f"                  ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; c_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "vedic_16x16:z1|add_24_bit:z6" ;
+----------------+-------+----------+----------------------+
; Port           ; Type  ; Severity ; Details              ;
+----------------+-------+----------+----------------------+
; input1[23..16] ; Input ; Info     ; Stuck at GND         ;
; input2[7..0]   ; Input ; Info     ; Stuck at GND         ;
+----------------+-------+----------+----------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vedic_16x16:z1|add_16_bit:z5|full_adder:generate_N_bit_Adder[15].f"                  ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; c_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "vedic_16x16:z1|add_16_bit:z5" ;
+---------------+-------+----------+-----------------------+
; Port          ; Type  ; Severity ; Details               ;
+---------------+-------+----------+-----------------------+
; input2[15..8] ; Input ; Info     ; Stuck at GND          ;
+---------------+-------+----------+-----------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "vedic_16x16:z1|vedic_8x8:z1|add_12_bit:z7" ;
+---------------+-------+----------+------------------------------------+
; Port          ; Type  ; Severity ; Details                            ;
+---------------+-------+----------+------------------------------------+
; input1[11..8] ; Input ; Info     ; Stuck at GND                       ;
+---------------+-------+----------+------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vedic_16x16:z1|vedic_8x8:z1|add_12_bit:z6|full_adder:generate_N_bit_Adder[11].f"     ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; c_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "vedic_16x16:z1|vedic_8x8:z1|add_12_bit:z6" ;
+---------------+-------+----------+------------------------------------+
; Port          ; Type  ; Severity ; Details                            ;
+---------------+-------+----------+------------------------------------+
; input1[11..8] ; Input ; Info     ; Stuck at GND                       ;
; input2[3..0]  ; Input ; Info     ; Stuck at GND                       ;
+---------------+-------+----------+------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vedic_16x16:z1|vedic_8x8:z1|add_8_bit:z5|full_adder:generate_N_bit_Adder[7].f"       ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; c_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "vedic_16x16:z1|vedic_8x8:z1|add_8_bit:z5" ;
+--------------+-------+----------+------------------------------------+
; Port         ; Type  ; Severity ; Details                            ;
+--------------+-------+----------+------------------------------------+
; input2[7..4] ; Input ; Info     ; Stuck at GND                       ;
+--------------+-------+----------+------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z4"                                                                                                                              ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; c    ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (16 bits) it drives.  The 8 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z3"                                                                                                                              ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; c    ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (16 bits) it drives.  The 8 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z2"                                                                                                                              ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; c    ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (16 bits) it drives.  The 8 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z1|add_6_bit:z7" ;
+--------------+-------+----------+-------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                         ;
+--------------+-------+----------+-------------------------------------------------+
; input1[5..4] ; Input ; Info     ; Stuck at GND                                    ;
+--------------+-------+----------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z1|add_6_bit:z6|full_adder:generate_N_bit_Adder[5].f" ;
+-------+--------+----------+--------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                    ;
+-------+--------+----------+--------------------------------------------------------------------------------------------+
; c_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.        ;
+-------+--------+----------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z1|add_6_bit:z6" ;
+--------------+-------+----------+-------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                         ;
+--------------+-------+----------+-------------------------------------------------+
; input1[5..4] ; Input ; Info     ; Stuck at GND                                    ;
; input2[1..0] ; Input ; Info     ; Stuck at GND                                    ;
+--------------+-------+----------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z1|add_4_bit:z5|full_adder:generate_N_bit_Adder[3].f" ;
+-------+--------+----------+--------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                    ;
+-------+--------+----------+--------------------------------------------------------------------------------------------+
; c_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.        ;
+-------+--------+----------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z1|add_4_bit:z5" ;
+--------------+-------+----------+-------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                         ;
+--------------+-------+----------+-------------------------------------------------+
; input2[3..2] ; Input ; Info     ; Stuck at GND                                    ;
+--------------+-------+----------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z1"                                                                                                                              ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; c    ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (16 bits) it drives.  The 8 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:05     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun May 29 23:31:52 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off vedic_32x32 -c vedic_32x32
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 17 design units, including 17 entities, in source file vedic_32x32.v
    Info (12023): Found entity 1: ha
    Info (12023): Found entity 2: vedic_2x2
    Info (12023): Found entity 3: add_N_bit
    Info (12023): Found entity 4: half_adder
    Info (12023): Found entity 5: full_adder
    Info (12023): Found entity 6: add_4_bit
    Info (12023): Found entity 7: add_6_bit
    Info (12023): Found entity 8: vedic_4x4
    Info (12023): Found entity 9: add_8_bit
    Info (12023): Found entity 10: add_12_bit
    Info (12023): Found entity 11: vedic_8x8
    Info (12023): Found entity 12: add_16_bit
    Info (12023): Found entity 13: add_24_bit
    Info (12023): Found entity 14: vedic_16x16
    Info (12023): Found entity 15: add_32_bit
    Info (12023): Found entity 16: add_48_bit
    Info (12023): Found entity 17: vedic_32x32
Info (12127): Elaborating entity "vedic_32x32" for the top level hierarchy
Info (12128): Elaborating entity "vedic_16x16" for hierarchy "vedic_16x16:z1"
Info (12128): Elaborating entity "vedic_8x8" for hierarchy "vedic_16x16:z1|vedic_8x8:z1"
Info (12128): Elaborating entity "vedic_4x4" for hierarchy "vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z1"
Info (12128): Elaborating entity "vedic_2x2" for hierarchy "vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z1|vedic_2x2:z1"
Info (12128): Elaborating entity "ha" for hierarchy "vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z1|vedic_2x2:z1|ha:z1"
Info (12128): Elaborating entity "add_4_bit" for hierarchy "vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z1|add_4_bit:z5"
Warning (10036): Verilog HDL or VHDL warning at add_32_bit.v(71): object "carry_out" assigned a value but never read
Info (12128): Elaborating entity "half_adder" for hierarchy "vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z1|add_4_bit:z5|half_adder:generate_N_bit_Adder[0].f"
Info (12128): Elaborating entity "full_adder" for hierarchy "vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z1|add_4_bit:z5|full_adder:generate_N_bit_Adder[1].f"
Info (12128): Elaborating entity "add_6_bit" for hierarchy "vedic_16x16:z1|vedic_8x8:z1|vedic_4x4:z1|add_6_bit:z6"
Warning (10036): Verilog HDL or VHDL warning at add_32_bit.v(90): object "carry_out" assigned a value but never read
Info (12128): Elaborating entity "add_8_bit" for hierarchy "vedic_16x16:z1|vedic_8x8:z1|add_8_bit:z5"
Warning (10036): Verilog HDL or VHDL warning at add_32_bit.v(148): object "carry_out" assigned a value but never read
Info (12128): Elaborating entity "add_12_bit" for hierarchy "vedic_16x16:z1|vedic_8x8:z1|add_12_bit:z6"
Warning (10036): Verilog HDL or VHDL warning at add_32_bit.v(167): object "carry_out" assigned a value but never read
Info (12128): Elaborating entity "add_16_bit" for hierarchy "vedic_16x16:z1|add_16_bit:z5"
Warning (10036): Verilog HDL or VHDL warning at add_32_bit.v(228): object "carry_out" assigned a value but never read
Info (12128): Elaborating entity "add_24_bit" for hierarchy "vedic_16x16:z1|add_24_bit:z6"
Warning (10036): Verilog HDL or VHDL warning at add_32_bit.v(247): object "carry_out" assigned a value but never read
Info (12128): Elaborating entity "add_32_bit" for hierarchy "add_32_bit:z5"
Warning (10036): Verilog HDL or VHDL warning at add_32_bit.v(306): object "carry_out" assigned a value but never read
Info (12128): Elaborating entity "add_48_bit" for hierarchy "add_48_bit:z6"
Warning (10036): Verilog HDL or VHDL warning at add_32_bit.v(325): object "carry_out" assigned a value but never read
Warning (12030): Port "ordered port 2" on the entity instantiation of "z4" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic.
Warning (12030): Port "ordered port 2" on the entity instantiation of "z3" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic.
Warning (12030): Port "ordered port 2" on the entity instantiation of "z2" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic.
Warning (12030): Port "ordered port 2" on the entity instantiation of "z1" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic.
Warning (12030): Port "ordered port 2" on the entity instantiation of "z4" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic.
Warning (12030): Port "ordered port 2" on the entity instantiation of "z3" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic.
Warning (12030): Port "ordered port 2" on the entity instantiation of "z2" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic.
Warning (12030): Port "ordered port 2" on the entity instantiation of "z1" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic.
Warning (12030): Port "ordered port 2" on the entity instantiation of "z4" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic.
Warning (12030): Port "ordered port 2" on the entity instantiation of "z3" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic.
Warning (12030): Port "ordered port 2" on the entity instantiation of "z2" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic.
Warning (12030): Port "ordered port 2" on the entity instantiation of "z1" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic.
Warning (12030): Port "ordered port 2" on the entity instantiation of "z4" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic.
Warning (12030): Port "ordered port 2" on the entity instantiation of "z3" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic.
Warning (12030): Port "ordered port 2" on the entity instantiation of "z2" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic.
Warning (12030): Port "ordered port 2" on the entity instantiation of "z1" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic.
Warning (12030): Port "ordered port 2" on the entity instantiation of "z4" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic.
Warning (12030): Port "ordered port 2" on the entity instantiation of "z3" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic.
Warning (12030): Port "ordered port 2" on the entity instantiation of "z2" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic.
Warning (12030): Port "ordered port 2" on the entity instantiation of "z1" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic.
Warning (12030): Port "ordered port 2" on the entity instantiation of "z4" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic.
Warning (12030): Port "ordered port 2" on the entity instantiation of "z3" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic.
Warning (12030): Port "ordered port 2" on the entity instantiation of "z2" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic.
Warning (12030): Port "ordered port 2" on the entity instantiation of "z1" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic.
Warning (12030): Port "ordered port 2" on the entity instantiation of "z4" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic.
Warning (12030): Port "ordered port 2" on the entity instantiation of "z3" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic.
Warning (12030): Port "ordered port 2" on the entity instantiation of "z2" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic.
Warning (12030): Port "ordered port 2" on the entity instantiation of "z1" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic.
Warning (12030): Port "ordered port 2" on the entity instantiation of "z4" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic.
Warning (12030): Port "ordered port 2" on the entity instantiation of "z3" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic.
Warning (12030): Port "ordered port 2" on the entity instantiation of "z2" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic.
Warning (12030): Port "ordered port 2" on the entity instantiation of "z1" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic.
Warning (12030): Port "ordered port 2" on the entity instantiation of "z4" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic.
Warning (12030): Port "ordered port 2" on the entity instantiation of "z3" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic.
Warning (12030): Port "ordered port 2" on the entity instantiation of "z2" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic.
Warning (12030): Port "ordered port 2" on the entity instantiation of "z1" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic.
Warning (12030): Port "ordered port 2" on the entity instantiation of "z4" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic.
Warning (12030): Port "ordered port 2" on the entity instantiation of "z3" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic.
Warning (12030): Port "ordered port 2" on the entity instantiation of "z2" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic.
Warning (12030): Port "ordered port 2" on the entity instantiation of "z1" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic.
Warning (12030): Port "ordered port 2" on the entity instantiation of "z4" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic.
Warning (12030): Port "ordered port 2" on the entity instantiation of "z3" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic.
Warning (12030): Port "ordered port 2" on the entity instantiation of "z2" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic.
Warning (12030): Port "ordered port 2" on the entity instantiation of "z1" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic.
Warning (12030): Port "ordered port 2" on the entity instantiation of "z4" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic.
Warning (12030): Port "ordered port 2" on the entity instantiation of "z3" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic.
Warning (12030): Port "ordered port 2" on the entity instantiation of "z2" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic.
Warning (12030): Port "ordered port 2" on the entity instantiation of "z1" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic.
Warning (12030): Port "ordered port 2" on the entity instantiation of "z4" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic.
Warning (12030): Port "ordered port 2" on the entity instantiation of "z3" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic.
Warning (12030): Port "ordered port 2" on the entity instantiation of "z2" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic.
Warning (12030): Port "ordered port 2" on the entity instantiation of "z1" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic.
Warning (12030): Port "ordered port 2" on the entity instantiation of "z4" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic.
Warning (12030): Port "ordered port 2" on the entity instantiation of "z3" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic.
Warning (12030): Port "ordered port 2" on the entity instantiation of "z2" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic.
Warning (12030): Port "ordered port 2" on the entity instantiation of "z1" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic.
Warning (12030): Port "ordered port 2" on the entity instantiation of "z4" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic.
Warning (12030): Port "ordered port 2" on the entity instantiation of "z3" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic.
Warning (12030): Port "ordered port 2" on the entity instantiation of "z2" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic.
Warning (12030): Port "ordered port 2" on the entity instantiation of "z1" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic.
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 3590 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 64 input pins
    Info (21059): Implemented 64 output pins
    Info (21061): Implemented 3462 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 69 warnings
    Info: Peak virtual memory: 4633 megabytes
    Info: Processing ended: Sun May 29 23:32:05 2022
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:13


