b'N94-13363\n3rd\n\nNASA\n\nSymposium\n\non VLSI\n\nDesign\n\n7.3.I\n\n1991\n\nVerification\n\nof VLSI\n\nDesigns\n\nP. J. Windley\nDepartment\n\nof Computer\n\nUniversity\n\nScience\n\nof Idaho\n\nMoscow,\nID 83843\nm 208.885.6501\nAbstract:\n\nIn\n\nthis\n\ndesigns.\n\nThe\n\ntionality\n\nusing\n\nverification\nand\n\npaper\n\npaper\n\nfocuses\n\nsuch\n\non\n\ndone\n\nsometimes\nin\n\nthe\n\nusing\n\nface\n\nand\n\nspecification\n\nas opposed\n\ncalled\nthe\n\nspecification\n\nabstract\n\nlogic\n\nas that\n\ndependability\n\n1\n\nexplore\n\nmathematical\n\nverification,\n\nputer\n\nwe\n\nBDDs\nformal\n\nof an\n\nto\nand\n\nverification\n\nand\n\nboolean\n\nModel\n\nexponentially\n\ntool\n\nfunc-\n\nequivalence\n\nChecking.\n\nis one\n\nVLSI\n\nof\n\nverification\n\nlow-level\n\nmethods,\n\nof\n\nSpecification\n\nfor\n\nincreasing\n\nincreasing\n\ncom-\n\ntesting\n\neffort.\n\nThe\n\nsuccesses\n\nIntroduction\n\nReliable\n\ncomputer\n\nIC fabrication\ncomputers\n\nfault\n\nare\n\nago.\nare\n\ntwo\n\nstatic\nsystem\n\nlarger\n\nthe\n\nThe\n\nin the\n\ncomplex\n\nto remove\n\nposition\n\nof transistors\n\nto computer\n\nuseful\n\nlargest\n\nterm,\n\nfault\n\nfaults\n\nresearch\n\ntolerance\n\noccurring\n\nevents.\n\nimplementation\n\nof even\n\npractical.\n\nreliability:\n\nunexpected\n\nand\n\nnear\n\ndesigns\n\nof\n\ndependable\n\ncomputers\n\nin the\n\ndynamic\n\nor other\n\nin design\n\nof building\n\nVLSI\n\nin handling\n\nfailure\nerrors\n\nthe\n\npromised\n\nof complex\n\nis most\n\nto engineer.\n\nthan\n\nengineering\n\nto component\n\nintended\n\nengineers\nmore\n\nnumbers\n\ndifficult\n\napproaches\n\nformer\n\ndue\n\nVLSI\n\nreliable\n\ncomplimentary\n\noperation\nprocess\n\nput\n\nincreasingly\n\nof magnitude\n\neven\n\nto make\n\nexclusion.\n\nsystem\n\nhave\n\norders\n\nWith\n\ndone\n\nThere\n\nare becoming\n\ntechnology\nthat\n\na decade\nis being\n\nsystems\n\nThe\n\nbefore\n\nand\nduring\n\nlatter\n\nthe\n\nis a\n\ncomputer\n\nis in service.\n\nTesting\nlation\n\nand\n\nare\n\nsimulation\n\nused\n\nare well-known\n\nextensively\n\nsystems.\n\nThe\n\nproblem\n\npossible\n\nsituation\n\nis that\n\nthat\n\nthe\n\n"A comparatively\nmemory\n\nin the\n\ncircuit\n\nelements\n\nand\n\n2251 different\n\nstate\n\nmicrosecond,\n\nit would\n\nis far\nClearly,\n\nlarger\n\nonly\n\nOne\nthesis\n\npossible\nfrom\n\nthan\n\na tiny\n\nhas led to VLSI\n\n(HDL)\n\npromise.\n\nTextual\n\nthe\n\ndevices\n\nsuch\n\n8-bit\n\ntake\n\nas VHDL\n\nto examine\n\nstate\n\nwith\n\ninadequacies\n\nexhaustively\n\nas the\n\nthat\n\nZ80 has\n\nthe\n\nsimu-\n\ncover\n\nevery\n\nall the\n\n208 internal\n\ncircuit\n\ncould\n\ntransitions\n\ndesign\n\nbe\n\nis capable\n\nsimulated\n\npossible\n\nof testing\n\nof\n\nevery\n\nchanges\n\nwhich\nand\n\nbe tested.\nwere\n\nan HDL\n\nmanipulate,\n\nnot\n\n(this\n\nsituation\nin testing.\n\nis hardware\nhardware\n\ndescription\nand\n\nThis\ncaught\n\nsimulation\n\nin an appropriate\n\nfrom\n\nto store,\n\ncan\n\nfaults\n\nwritten\n\n[7]. Synthesis\neasy\n\nsuch\n\nmeaning\n\nand\n\nof computer\n\n[13] states\n\nif a transition\n\npossible\n\ndescriptions\n\nare\n\nnever\n\nPygott\n\nTesting\n\nmanufacturing\n\nuniverse)."\n\nto market\n\nto the\ncircuit\n\ndescriptions\n\nEven\n10 s3 years\n\nof the\n\ncan\n\nencounter.\n\nsignals,\n\nage of the\n\ntechniques.\nand\n\nsimulation\n\nmicroprocessor\n\n13 input\n\ngoing\n\nanswer\n\nmight\n\nexclusion\n\nimplementation,\nand\n\ntransitions.\n\nfraction\n\nhigh-level\n\nlanguage\n\ntesting\n\nsimple\n\nfault\n\ndesign,\n\ncertainly\n\nprocess.\n\nAlso,\n\nsyn-\n\ndescription\nhas\n\nmuch\n\nsynthesis\n\n7.3.2\ntools are likely\n\nto be reliable\n\nprogram\n\nto exorcise\n\ntends\n\nUnfortunately,\ncomputing.\nin use\nreasons\n\n20 years\n\nwhy\n\nthis\n\n1. HDLs\n\nare\n\n2. HDL\n\nthat\n\nusing\n\na synthesis\n\nsufficient\n\nprogramming\n\nnumerous\n\nfor\n\nlanguages\n\nerrors.\n\nThere\n\ndependable\nhave\n\nare\n\nbeen\n\na number\n\nof\n\ncan\n\nusually\n\nhard\n\namenable\n\na particular\n\nto read.\n\nto form_\n\ndescription\n\nbe synthesized\n\nthe\n\noutside\n\nthem\n\nare\n\nhas\n\nfrequently\n\nanMysis.\ndesired\n\nnot\n\nThus\n\nit !s nearly\n\nproperties.\n\nabstract\n\nenough\n\nto be of use\n\n.....\nmarketers\n\nof s_rnthesis\n\nof a small\n\nof abstract\n\nsubset\n\nsystems\n\nof a HDL\n\ndescriptions.\n\nOne\n\nwou!d\n\ncannot\n\nneed\n\nnot\n\nhave\n\none\n\nbelieve,\n\nbe synthesized.\n\nsearch\n\nfurther\n\nciycu_t\n\nThis\n\nthan\n\nis par-\n\na multiplier\n\nfind an examv!e of this:\nof these\n\nexpended\n\nin the\n\nlimitations\n\nformal\n\nof overcoming\n\nthus\n\nof users\n\nis not\n\nhigh-level\n\ncontain\n\nmaking\n\nnot\nthat\n\nto what\ntrue\n\nBecause\n\nhope\n\nof hundreds\n\ndescriptions\n\nthat\n\nstill\n\nspecification__s-\n\ndescriptions\n\n......\n\nare\n\nto show\n\nas system\n\nticularly\n\ncircuit\n\nconsider\n\nverbose\n\nconstructs\n\nContrary\n\nprocess\n\nbugs.\n\nof VHDL\n\nprograms\n\ngenerally\n\nConstructs\n\n4.\n\nsocial\n\nlatent\n\nin point,\n\nand\n\nthe\n\nis so:\n\nimpossible\n3.\n\nany\n\nsynthesis\n\nAs a case\n\nfor\n\nsince\n\ntake\n\n1. Logical\n\nspecjfi_c_\n\nsome\n\nadvantage\n\nin testing,\n\nand\n\nsynthesis,\n\nmuch\n\nand_ verjfic_a=t_on 9_f hardware.\n\nof these\n\nshortcomings\n\nof the decades\n\ncircuit\n\nsimulation,\n\ndescriptions\n\nbecause\n\nof mathematical\nare\n\noften\n\nmore\n\nthey\n\nconcise\n\nForm=al\n\nare\n\nresearch\n\nbased\n\non using\n\nthan\n\neffort\n\nis being\n\nmeth0ds\n\non logic\nlogical\n\noffer\nand\n\ncan\n\nanalysis.\n\nconventional\n\nHDL\n\ndescrip-\n\ntions.\n2.\n\nNumerous\nuse\n\nthe\n\n3. One\n\nformalisms\nmost\n\ncan\n\nmeets\n4.\n\nformalism\n\nproperties\ncalculus.\n\nabout\nThis\n\nits requirements\n\nAnalysis\n\n5. Logic\n\nto show\n\nprovides\n\nfor reducing\n\nto the\n\nfunctional\n\nbehavioral,\nthe\n\nfor the\n\nlogic\n\ncan\n\nin logic.\n\nThis\n\njob\n\nthe\n\ncircuit\n\nspecifier\n\nto\n\n[10].\n\ndescriptions\n\nbe very\n\nallows\n\ndirectly\n\neffective\n\nusing\n\na proof\n\nfor establishing\n\nthat\n\nsystem\n\nsuch\n\na specificatipn\n\n[17].\n\ncan be applied\n............\n\nscriptions\n\nbe embedded\n\nappropriate\n\nprove\n\nas predicate\n\ncan\n\nspecification_\ncorrectness\n\nstructural,\n\ncomplexity\n\nof the\n\nand= less\'abstract\n.............\n\nstructurN\n\ncircuit_\n_\n\nde-\n\n[2,9,16].\ndata,\n\nand\n\ntemporal\n\ndescription\n\nmethods\n\nmechanisms\n\n[12].\n\nthat\n\nabstra.ction\n\n=\n\nFor\n\nthese\n\nand\n\nin increasing\nNote that\nsynthesis,\nASIC\n\nbut\n\ndesign\n\nother\n\nreasons,\n\nwe believe\n\nformal\n\nthe reliability\nof computer\nsy\xc2\xa7tems:\nwe are not suggesting\nthat\nform_\nrather\nprocess\n\nthat\n\nthey\n\n(adapted\n\ncomplement\n\nthese\n\nfrom\n\nThe\n\n[11]).\n\nmethods\n\nplay\n\nan important\n\n...... : ......\n::_ ...........\nreplace testing,\nsimulation,\n\ntechniques.\nRTL\n\ncan\n\ncircuit\n\nFigure\n\n1 shows\n\ndcscriptio_n_\n\npart\n\nand\n\nan idealized\n\n_s wrjttcp\n\nin an\n\n3rd NASA\n\nSymposium\n\nVt.P(t)\n\non\n\nVLSI\n\nDesign\n\n1991\n\n7.3.3\n\nAQ(t)\n_.Speci_\n\nF\n\nCircuit\n==_\nSpecification\n\nI\n\nVerification\n\nswitch...\n\n_ Circuit\nDescription\n\ncase...\n\nSimulation\n\nif...\ni\n\nOptimization\nFSM\n\nI\n\nSynthesis\nLogic\n\n]\n\n1100001...\n0011001...\n1011001...\n\nBoolean\nMapping\n\nI\n]l\n\nl\nlI\n\nI\n\nI\nI\nI\n\nI\nI\nI\n\n>__\n\nTiming\n\nPlace and\nRoute\n\n\'l\nI\nJ\n\nEquivalence\n\nVerification\n\nMask\n\nSimulation\n\nGeneration\n\nManufacturing\n_UUUWUU\n\nl Manufacturing\n\n/\n\nFigure\n\n1: The\n\nASIC\n\nDesign\n\n_\n\nProcess.\n\nTesting\n\n7.3.4\nappropriate HDL and subjected\nabstract\n\ndeclarative\n\nHaving\nthat\n\ndescribed\n\nwe could\n\nto give\n\ncould,\n\ntools\n\nwe will show\n\nsurvey\n\nUsing\n\nA circuit\nhas\n\nwhich\n\nports\n\nexpressed\n\nused\n\nthe\n\nof still\ndesigner\n\nare logic\n\nports.\n\nother\n\nuse\n\nimperative\n\nextensional\n\nthe\n\nuse\n\nto specify\n\nmethods\n\nof being\n\nfunctional\n\nthe\n\nadvantages\n\nfamiliar\n\nfunction\n\nto treat\n\nis widely\n\ncan,\n\nfunctions\n\nas\n\ndo not\n\nattempt\n\nof these\n\ndevices\n\nof a device\nin turn,\n\nhigher\n\nto the\n\nwith\n\nas a\n\ndevices\n\nin this\n\n(this\n\neven\n\nbe\n\npaper\n\n[3]:\n\nstructure\n\nthan\n\ncan\n\nbe viewed\n\nleads\n\nwe will deal\n\nstructure\n\nOperation\n\nfunctional\n\n\xe2\x80\xa2 Describing\n\ngates.\n\nis referred\n\nto as the\n\nmodel,\nThis\n\ncircuit\ncan\n\nwith\n\nbetween\n\npurpose\n\nSince\n\nreturning\n\na tuple\n\nsince\n\nthe\n\nMost modern\nThe largest\njust\n\nHunt\'s\nthe\n\nof a device\n\nextensional\n\nimperative\n\nas imperative\n\nlanguages\n\nbehavior\n\nrecursion.\n\nFM8501\n\nof sequential\nHunt\n\nuses\n\nhas\nsuch\n\nlanguages\nextensional\n\nprogramming\n\nof the\n\nusing\n\nmethod\n\nhardware\ndescriptions\ndisadvantage\nof the\n\nspecification\n\nsupport\n\nports\n\nThe\n\nit resembles\n\nthe\n\nseveral\n\nbi-directional\n\n{nput\n\nonly\n\ninterconnection\n\ncause\n\nof a structural\n\ntogether.\n\nto relate\n\ninput.\n\nlanguages\nmicroproces,\n\ncircuits\n\nfunction-\n\nrecursion\n\nto describe\n\nof his CPU._\n\ncircuits\n\ndifferentiate\n\nmust\n\nof the\n\ndisadvantages.\n\nformally,\nused;\n\nin terms\n\nlogic\n\nand\n\n[6]. To specify\n\nlanguage\n\napplication.\n\n\xe2\x80\xa2 The\n\n1.\n\nof techniques.\n\nbehavior\n\nmuch\n\ncircuit\n\noutput\n\nto designers\n\nis functional\n\nspecification\n\nsequential\nIn the\n\nwith\n\nin Figure\n\nproof\nWe\n\neventually\n\ndevices\n\ncircuit\n\nin a quantified\nconstraints.\n:\nhas\n\nmodel\n\nsor, for example,\nthe\n\nThe\n\nof devices\n\nof the\n\nto describe\n\nmethod\nis that it is difficult\nare hard to treat formally.\n\nthe\n\nhow\n\nEach\n\nin a circuit\n\nsmallest\n\nas Pascal\nthat most designers\nhave used.\n(e.g. VHDL)\nuse the extensional\nmethod.\n\nally,\n\nprocess\n\non a demonstration\n\nwe will stop\n\ndeclarations\n\nfunctions\n\nof these\n\nadvantage\n\nThe\n\nand\n\ninteracts\n\nmethod).\n\n\xe2\x80\xa2 We can use predicates\nbehavioral\nor structural\nEach\n\ndesign\n\nspecifications.\n\nor both.\n\nThe\ncases,\n\nways\n\nmethods\n\ninterconnection.\n\nhierarchy\n\nprimitive.\n\nseveral\n\nby\n\nof tile devices\n\nThis\n\nof directions\n\nHardware.\n\noutput,\n\nin many\n\ndescribes\n\n\xe2\x80\xa2 We can\n\ndevices.\n\nindeed,\n\nand\n\n\xe2\x80\xa2 We can\n\nEach\n\nconsiders\n\ngates\n\nClocksin\n\ninput,\n\nis a more\n\na number\n\nformal\n\ncircuits\n\nfocus\n\ncomposed\n\nfor\n\nare\n\nof the\n\nthose\n\nrather\n\nSpecify\n\nof devices\n\nin terms:O_:_ts\n\ncomposition\nthat\n\nare\n\nto specify\nabout\n\nbut\n\nthere\n\ncons\n\nspecification\n\nanalysis.\n\non how\n\nand\n\nbe used\n\nfield,\n\nto\n\nis a collection\n\nfocus\n\npros\n\nThe\n\nto formal\n\nmethods,\n\nfor reasoning\n\nof the\n\nLogic\n\nthe\n\ncan\n\nsimulation.\n\nis subject\n\nfor example,\n\nhow logic\ntool\n\nand\n\nof formal\n\nor-discuss\n\nanalysis\n\na complete\n\nwhich\n\nbenefits\n\nWe\n\nCAD\n\na mathematical\n\n2\n\nthe\n\ntake.\n\nconventional\nInstead,\n\ndescription\n\nto synthesis\n\nand\n\noutput\n\nis insumcient\n\nby the\n\nsyntactic\n\nstructure\n\nof\n\nproblems;\nports\n\nis difficult\n\nsince\n\nfunctional\n\nspecifications\n\nsyntact[cally\'\n\nspecification\nmeans\n\nis given\n\nis to show\n\nof expressing\nfor describing\n\nconnection\ncircuits\n\nhow\n\ncomponents\nis function\n\nwith\n\nmore\n\nare\n\nconnected\n\napplication,\nthan\n\none\n\noutput.\n\neven\n\n3rd NASA\n\nSymposium\n\non VLSI\n\nDesign\n\n1991\n\n7.3.5\n\nb\noutput\nc\n\nm\n\nFigure\n\xe2\x80\xa2\n\nSequential\nthat\n\nThe\n\ncan\n\nthe\n\nmethod\n\nin this\n\npredicate\n\nthose\n\nwith\n\n2.1\n\nthe\n\n(Prolog\nmultiple\n\nsimple\ngiven\n\nfollowing\n\nt F-de D(a,b,c,d,out)\nI\nNotice\n\nthat\n\nexpressed\nOne\n\nthe\n\n=\ninputs\n\npossible\n\ndevice\n\ncan\n\nAnd\n\nI F-,ief And(a,\n\nb,\n\np)\n\nTo\n\nget\n\nthe\n\nAnd(a,\n\nusing\nb,\n\np)\n\nThis\n\nbut\n\nalso\n\non the\nand\n\ninternal\n\nD_imp that\n\nis the\n\nis that\n\nto use.\n\ndesigners\n\neither\n\nexistential\n\nvariety\n\nwe will\n\nIn addition,\n\nquantification,\nimplicit\n\none\n\nare\nto use\n\nexplicitly\n\nquantification.)\n\nof circuit\n\ntypes,\n\nincluding\n\nports.\n\nthat\n\nare\nthe\n\nthe\n\nspecifies\n\nV (c\n\nbehavior\n\nthe\n\nand\n\nbehavior\n\nstructure\n\nof the\n\nof a very\n\ncircuit\n\ncan\n\nbe\n\nfor\n\nA d)\n\nI\n\nall included\n\noutputs\n\nand\n\nD is shown\n\nof as representing\nconstrains\n\nin the\nthe\n\narguments\n\nin Figure\n\n2.\n\na constraint\n\na, b, and\n\nand\n\nthe\n\nbehavior\n\nis\n\ninputs.\nAs\n\nwas\n\nmentioned\n\non its inputs\n\np in a manner\n\nearlier,\n\nand\n\noutputs.\n\nwith\n\nconsistent\n\nthe\n\nFor\n\nbehavior\n\n= (p = a A b)\nrepresented\n\nd,\n\nconstrains\n\ncan\n\nthe\n\nmethod\n\ndifficult\n\nto a wide\n\nwe will specify\n\nA b)\n\noutputs\n\ngate\n\nA And(c,\n\na "blackbox"\nhide\n\nwith\n\n[5] and\n\nby\n\nthe\n\nentire\n\ndevice,\n\nwe can\n\ncompose\n\nthe\n\nindividual\n\nconjunction.\n\nexpression\n\nout,\n\n= (a\n\namong\n\nconstraint\n\nconstraints\n\nmodel,\n\nout\n\nbe thought\n\ntop\n\nthus\n\nbut\n\npaths.\n\ntechnique\n\nexistential\n\nalternative;\n\nPredicates.\n\npredicate\n\nimplementation\n\nexample,\nthe\nof the device.\n\nfeedback\n\nbest\n\ndefinition:\n\nand\n\nas a constraint\n\nD\n\nis the\n\npredicate\n\nand\n\nitself\n\nwith\n\nThe\n\nlogic\n\nthi:ee\n\nsupport\n\nbi-directional\n\npredicate\nD.\n\nof the\n\nlend\n\nCircuits\n\nwe call\n\nby the\n\nand\n\nmultiple\n\nof a language\n\nhowever\n\noutputs\n\nof the\n\ncircuit\n\nmust\n\ncircuit,\n\nRecursion\n\nspecification\n\nof the\n\nlogic\n\ndoes,\n\nSpecifying\n\nAs an example\n\nused\n\nis an example\n\nmethod\n\nwith\n\nA disadvantage\n\nunfamiliar\n\nmethod,\n\nThe\n\nfor circuits\n\npaper.\n\nof a simple\n\non themselves.\n\nis a widely\n\nto find it the most\npredicate\n\nor implicitly.\n\neach\n\nfeedback\n\nbe inadequate\n\npredicate\n\ndemonstrate\nlikely\n\ncircuits\n\n2: Implementation\n\nq) A Or(p,\nthe\n\ninternal\n\nvalues\nlines\n\nconsequently\n\nrepresents\n\nnot\n\np and\n\nare\n\nq,\n\nonly\n\nout)\n\nonly\nq.\n\non the\n\nWe normally\n\ninterested\n\nlines\n\nusing\n\nexistentially\n\nthe\n\nstructure\n\nof the\n\nports\n\nin the\n\nquantified\ncircuit.\n\nof the\n\ndevice,\n\nwish\n\nto regard\n\nvalues\n\nof the\n\nvariables\n\nand\n\na, b, c, d, and\nsuch\n\nexternal\ndefine\n\na device\nlines.\n\nas\nWe\n\na predicate\n\n7.3.6\n\nI Fde/ D_imp(a.\n3 p q.\nWhile\n\nthis\n\nb, c,\nAnd(a,\n\nformula\n\nlooks\n\ncan be produced\nFor\nI _del\nThe\n\n=\n\nof the\n\nd,\n\nq)\n\nat first,\n\nfrom\n\nfollowing\n\nA Or(p,\n\nq,\n\nwe should\n\nnetlists\n\nout)\n\nnote\n\nthat\n\nor tradition_\n\nspecification\n\nthis\n\nHDL\n\ndescribes\n\nthe\n\nlevel\n\nof specification\n\nmodels.\n\nsame\n\ncircuit\n\nusing\n\nfunctions:\n\n0r(And(a,b),And(c,d))\n\nare not\n\nSimilarly,\ntion\n\nthe\n\nD(a,b,c,d)\n\noutput\n\nconfusing\n\nautomatically\n\ncomparison,\n\noutputs\n\nd, out) A =And(c,\nb, p)\n\nmentioned\n\n]\n\nexplicitly;\n\nthe\n\nresult\n\nof the\n\nfunction\n\nis taken\n\nto be\n\nthe\n\ncircuit.\nwe can\n\nlanguage\n\nsuch\n\na extensional\n\nas VHDL\n\nEntity\nD_imp is\nport(a,\nb, c,\nend D_imp;\narchitecture\ncomponent\ncomponent\nsignal p,\n\nwrite\n\nd :in\n\nspecification\n\nof the\n\ncircuit\n\nin a hardware\n\ndescrip-\n\n[1]:\n\nBit;\n\noutp\n\n:out\n\nBit);\n\nStructure\nof D_imp is\nASDGate port(il,i2:in\nBit;\noutp :out Bit);\nORGate port(il,i2:in Bit; outp :out Bit);\nq: Bit\n\nGI: ANDGate port map (a, b, p);\nG2: ANDGate port map (c, d, q);\nG3: ORGate port map (p,\nq, outp);\nend Structure;\nThe\n\ndifference\n\nlargely\n\nbetween\n\nsuperficial.\n\nspecification.\nthat\n\nThe\n\nbiggest\nlack\n\nof the\nVan\n\nTassel\n\nsection\n\nquential\ncircuits\nFor example,\n\nimpediment\na clear\n\nSequential\n\nIn the\n\nspecification,\n\nt is returned\nthat\n\nwhen\nthe\n\nvalue\n\nin,\nthe\n\ncombliia{orial\n\nlogic using\nthe behavior\nout (t+l)\n\nand\n\nfunction\n\nof out\n\ncan\n\nsuch\n\nextensional\nas VHDL\n\nis\na\n\nof a verification\n\nHOL\n\nis\n\nby defining\n\nbe overcome\n\nlanguage\nand\n\nin the\n\nstructure\n\ntool\n\nsuch\n\nin [14,15].\n\nBehavior.\n\na simple\n\nout,\n\nVHDL\n\ncircuit\n\nlanguages\n\nproblem\n\nobject\n\nof the\n\nof keywords\n\nspecification\n\nThis\n\nusing\n\nthat\n\nmodel\n\nabundance\n\nto using\n\nsemantics.\nin the\n\nin higher-order\nwe can specify\n\npredicate\n\nis the\n\njust\n\ndone\n\nspecified\n\nthe\n\nlanguage\n\nlatch in out set = V t.\n\nIF&!\n!\n\nsays\n\nhas\n\nand\n\ndifference\n\n:specification\n\nSpecifying\nlast\n\nprimary\n\nThe\n\nsemantics\n\n2.2\n\nThe\n\nsometimes\n\nthey\n\nas HOL.\n\nthis specification\n\nset\n\nare\n\n= set\nfunctions\n\nrepresenting\n\nat time\n\ncircuit.\n\nWe\n\nspecify\n\nthe:behavior\n\nof se-\n\nan explicit\nrepresentation\nof time.\nof a simple\nlatch as follows:\n\nt + 1 gets\n\nt\n\n-_ in t I out t\nof time.\n\nthe\n\nsignal\n\nthe\n\nvalue\n\nThe\n\nvalue\n\nis applied\nof the\n\nI\nl\n\ninput\n\nof a signal\n\nto t.\nport,\n\nThe\nin,\n\nat time\n\nspecification\nat\n\ntime\n\nt if\n\n3rd\n\nNASA\n\nthe\n\nset\n\nSymposium\n\nline\n\nis used\n\non\n\nis high\n\nin defining\n\nand\nthe\n\nWe can also use\nsuppose\nThe\n\nthat\n\nI[}-dd\n\nDesign\n\nremains\n\nexistential\n\na time,\nover\n\nt2,\n\nto define\n\ndevices.\n\nin the\n\nfuture\nused\n\nJoyce\n\n2.3\n\nare many\n\nbinary\n\ndecoder,\n\n_d4\n\nthat\n\nthe current\n\nthe signal\n\nshown\n\nthe\n\nways\n\nhow\n\nWhile\n\nthis\n\nHere\n5dd\n\nThis\n\n--_ (sO\n--_ (sO\n-_ (sO\n\nspecification\n\nand\n\n02 03\n\na signal\n\ntl,\n\nthe predicate\n\nFdd\n\nnext\n\nis correct,\n\ncan\n\ncircuit.\n\nol\nA\nA\nA\n\nover,\n\nthe specification\n\nabstract\n\nclearly\n\na specification,\n\nWe can make\nthat\n\nconverts\n\nthe\n\nboolean\n\nthat\n\nthere\n\nexists\n\nquantification\n\ninterconnections\n\nbetween\n\nin higher-order\n\nlogic.\n\nFor example,\n\nin specifying\n\na two input\n\nF I T))) ^\n\nis not\n\nsame\n\nvery\n\nshows\nthe\n\nabove\npairs\n\nclear.\n\nbehavior:\n\none\n\npossible\n\nimplementation\n\nabstract\n\nand\n\nfor the\nverification\n\nsays more\n\nabout\n\ncircuit;\neasier,\n\nconsequently,\nbut\n\nthe behavior\n\nwould\n\nof the\n\nnot\n\ndecoder:\n\nol 02 03 =\n(F,F)))\nA\n(F,T)))\nA\n(T,F)))\nA\n(T,T)))\n\no0\n=\n=\n=\n=\n\ndoes\n\nA\nA\n\n02 03 =\n\nis more\n\nsO sl\n((sl,s0)\n((sl,s0)\n((sl,s0)\n((sl,sO)\n\nspecification\n\nstates\n\nbe embedded\n\n--* T I F)))\n--_ F I F)))\n--* F I F)))\n\nits meaning\n\nmodels\n\nspecification\n\nThis\n\ngo high.\n\nSpecification.\n\nI (sO\nI (sO\nI (sO\n\nfor the\n\nsO sl o0\nA _s0)\nA sO)\nA _s0)\nA sO)\n\nclosely\n\ndecoder_spec\n(o0 _\n(ol _\n(02 _\n(03 _\n\nexample,\n\neventually\n\nThe use of existential\n\nusing it as the behavioral\nspecification\nwould\nmake the\ntell us much about\nthe abstract\nbehavior\nof the decoder.\nThe\n\nwill\n\nFor\n\n=\n\n-+ F I F)\n-_ F I T)\n-_ T I F)\n\nspecification\n\nspecification\n\noperators.\n\nof asynchronous\n\nlogic\n\nthe same\n\no0 ol\n\n= (sl\n= (sl\n= (sl\n\ndocoder_spec\n(o0 = _sl\n(ol : _sl\n(02 = sl\n(03 = sl\n\ntime\n\nwrite:\n\nsO sl\n\nis another\n\ntemporal\nthat\n\nd will be true.\n\n(oO = (sl -, (sO -, F I F) I (sO\n(ol\n(02\n(03\n\nover\n\n,[\n\ntime,\n\ntemporal\n\nof specifying\nmight\n\ndecodor_spoc\n\nsays\n\nbehavior\n\nAbstraction\n\none\n\nquantification\n\n*_2 > 1;1 A d t2\n\nd, and\n\nwhen\n\nBehavioral\n\nto describe\n\na predicate\n\nto specify\n\n[9] has\n\nThere\n\nUniversal\n\nof an EVENTUALLY operator:\n\nto the signal\n\nis also\n\ntime\n\notherwise.\n\nquantification\n\nis a definition\n\napplied\n\n7.3.7\n\nunchanged\n\nEVENTUALLY d 1;1 = 3 _2.\n\nWhen\n\n1991\n\npredicate.\n\nwe wish\n\nfollowing\n\nVLSI\n\nthe\n\nbinary\n\nnot suggest\neasier\n\nbeing\n\nany particular\n\nnumbers\n\neven\n\nmore\n\nand\n\nthen\n\nrepresented\n\nimplementation.\n\nit is to understand,\n\nspecification\ninto\n\nnumbers\n\nbut\n\nabstract\nwriting\n\nmore\n\ninputs.\n\nIn general,\ndifficult\n\nby defining\nthe\n\nby the\n\nthe more\n\nit is to verify.\n\na function,\n\nspecification\n\nMore-\n\npairv_l,\n\nas follows.\n\n7.3.8\n\ndecoder_spec\n\nsO\nlet\n\nn\n\n(oO\n_\n_\n_\n\ncan\n\nthe\n\nshould\n\nnot\nwhen\n\nassume\n\nthat\n\nused\n\n^\nA\n\ngeneralized\n\nhave\n\nbeen\n\nthe\n\nsame\n\nto have\n\nhave\n\nnumerous\n\nbeen\n\nmust\n\nabstract\n\nexample,\n\nimplicit\n\nto describe\n\ndescribed\n\nall specifications\n\non large,\n\nThere\nsystem\n\n=\nin\n\nwe have\n\nspecification\non a larger\ncalled Tamarack.\n\nused\n\n03\n\nn inputs\n\nand\n\n2" outputs.\n\na Microprocessor\n\ncircuits\n\nuseful\n\n02\n\nbe readily\n\nSpecifying\n\nSo far,\n\nol\n\n(n = i))\n(n = 2))\n(n : 3))\n\nspecification\n\n2.4\n\noO\n\npairval(st,s0)\n\n(n = 0)) ^\n\n(oi\n(02\n(03\nThis\n\nsl\n\n=\n\nsimple,\n\nbe of small\n\nspecifications.\n\nwe will present\nefforts\n\nbehavioral\n\nthe microprocessor.\n\ndevices.\n\nTo\n\n[4,8,6].\n\nthe\n\nA microprocessor\n\nthe\n\nmodel\n\nspecification\n\nis most\nof formal\n\nmicroprocessor\n\nMost\n\nuses\n\nOne\n\nlogic\nuse\n\nof a small\n\nmicroprocessors\n\nIn general,\n\npurposes.\n\nIndeed,\n\ndemonstrate\n\nthe specification\n\nto verify\n\nmodel.\n\nfor expository\n\nof these\n\na state\n\nhave\n\ntransition\n\nhas four important\n\nparts:\n1. A representation\ncation\nA set\n\nef state\n\ntions\n\n,\n\nof the\n\n(1)\n\nIn some\n\ncases,\n\ncombined\nTo\n\nfunctions,\n\nand\n\nTamarackBeh\nVt:timo.\n\ntop-level\n\nt + 1 to their\n\nN,\n\nindividual\n\nstate\n\none\n\nlarge\n\nmode\n\nvaries\n\ndepending\n\non the\n\nverifi-\n\nstate\n\nselects\n\nstate\n\nfunctions\nupdated\n\nat time\n\nof the\n\ntakes\n\nthe\n\nin some\nfrom\n\nt + 1 to the\n\nfunctions,\n\ntransition\n\nconcrete\n\nbehavior\n\na function\n\ntransition\n\nstate\n\nthe\n\nJ,\n\nstate\n\ndefined\n\nmeaningful\n\nthe\n\nset\n\nstate\n\nand\n\nindividual\n\nat\n\nthe\n\ninstrucin step\n\nway.\n\nJ according\n\ntime\n\nto\n\nt by means\n\nselection\n\nthe\n\nof J\n\nfunction,\n\nN,\n\nfunction.\n\nconsider\n\nthe\n\ntop-level\n\nspecification\n\nof Tamarack\n\nin [9].\n\n(ireq,\n\nmem,\n\n(t+l),pc\n\npc,\n\nacc,\n\n(t+l),acc\n(iroq\n\nspecification\nstate\n\nof these\n\nthe\n\nthat\n\nthe\n\nall of this\n\nby Joyce\n\nrepresentation\n\nJ, denoting\n\nEach\nreturns\n\nI, relating\n\nthe\n\n(mem\n\nS. This\n\nmicroprocessor.\n\nNextState\n\nThe\n\ntransition\n\nto form\n\nmake\n\npresented\n\nstate,\n\nused.\n\nas an argument\n\n4. A predicate,\nand N.\n\nba,!\n\nbeing\n\nA selection\nfunction,\ncurrent\nstate.\n\n.\n\nare\n\nof the\n\nsystem\n\nat time\n\nt,mem\n\nrtn,\n\niack)\n\n(t+l),rtn\nt,pc\n\n=\n\n(t+l),iack\n\nt,acc\n\nt,rtn\n\nof the\n\nrelates\n\nthe\n\nstate\n\nt using\n\nthe\n\nfunction\n\nt,iack\n\nassembly\n\nNoxtStato.\n\n(t+l))\n\n=\n\nt)\n\nlanguage\nThe\n\nlevel\n\nlevel\n\nregisters\n\nat time\n\nof abstraction\n\nin the\n\n3rd\n\nNASA\n\nSymposium\n\ntop-level\nThe\n\nThe\n\nis that\n\nnext\n\na selection\n\nstate\n\nthe\n\nformal\n\nopcval\n\n=\n\npc,\n\nOpcVal\n\nin an assembly\n\nacc,\n\nambiguous\n\nmany\n\nindividual\n\nthe\n\nway,\n\nlack)\n\nrtn,\n\nIRq_SEM\n\nJZR_OPC)\n\n-_\n\nJZR_SEM\n\nJMP_0PC)\n\n-_\n\nJMP_SEM\n\nADD_OPC)\n\n-_\n\nADD_SEM\n\n(mem,pc,acc,rtn,iack)\n\n:\n\nSUB_OPC)\n\n--_\n\nSUB_SEM\n\n(mem,pc,acc,rtn,iack)\n\n_\n\nLDA_0PC)\n\n-_\n\nLDA_SEM\n\n(mem,pc,acc,rtn,iack)\n\n_\n\nSTA_0PC)\n\n-_\n\nSTA_SEM\n\n(mem,pc,acc,rtn,iack)\n\n(opcval\n\n:\n\nRFI_0PC)\n\n-_\n\nRFI_SEM\n\n(mem,pc,acc,rtn,iack)\n\nNOP_SEM\n\nof the\n\ninstructions\n\non instruction\n\navailable\n\nboundaries\n\nenvironment\n\nvariables\n\nspecified.\n\nsuch\nthat\n\nWe use\n\nADD_SEM\n\n=\n\ninst\n\nlet\n\noperand\n\n(mem.\n\ninc\n\ninstruction\n\nprogrammer\nare\n\na new\n\nas well\n\ndefined\n\nstate\n\nADD instruction\n\nfetch\n_\n\nusing\n\nupdated\n\nas actions\n\nthat\n\na function\n\ntake\n\non the\n\nas appropriate\n\nfor the\n\nplace\n\nstate\n\nand\n\ninstruction\n\nas an example:\n\npc,\n\n(mem,(address\n\nfetch\n\ncontents\n\nthe\n\n1. Behavioral\nsays\n\nhow\n\nabout\n\nthe\nthe\n\nand\n\nto by the\n\nof abstraction\n\nof Tamarack\n\nand\n\n--\n\nmajor\n\nThe\n\nblocks\n\nstructure\n\nstores\n\ncurrent\n\ntaking\n\nthe\nRTL\n\nthe\n\nresult\n\nin the\n\nbetween\n\nconnected.\n\nThe\nbut\n\ngiven\n\nabove.\n\ntransfer\n\nis a structural\n\ntop-level\nrather\n\naccu-\n\naccumulator.\n\nregister\n\nof Tamarack\n\nmicroprocessors,\n\nthe\n\nthe\n\nspecification\n\ndescription\n\nof adding\n\ninstruction\n\nplace\n\ntop-level\n\nare\n\nof the\n\nin\n\nlack)\n\ncounter\n\npointed\n\nAbstraction\n\nnothing\n\nrtn,\n\nof memory\n\ndescription\n\nin\ninst))\n\nprogram\n\nstate\nchanges\noccur.\nare at least three kinds\n\n(RTL)\n\npc))\n\n(mem,(address\n\nadd(acc,operand),\n\nincrements\n\nto the\n\nthat\n\nto the\n\nas interrupts\n\nreturns\n\nthe\n\n(mem,pc,acc,rtn,iack))\n\n(mem:.memory,pc:*wordn,acc:*wordn,rtn:*wordn,iack:bool)\n\nlet\n\nlevel\n\nto\n\n(mem,pc,acc,rtn,iack)\n\n=\n\n(opcval\n\nNo other\nThere\n\naccording\n\ndecoding:\n\n(mem.pc,acc,rtn,iack)\n\n=\n\n(opera1\n\nmulator\n\ninstructions\n\n(mem,pc,acc,rtn,iack)\n\n=\n\n(opcval\n\nThis\n\ncomplete.\n\nin\n\n-_\n\n(opcval\n\n_4e!\n\nmore\n\nmanual.\n\n:\n\n(opcval\n\nbeing\n\nreference\n\nand\n\ninstruction\n\n(opcval\n\nEach\n\nlanguage\n\nis less\n\nin an abstract\n\n(mem,pc)\n\nA _iack)\n\n((ireq\n\n7.3.9\n\nfound\n\namong\n\ndescribes,\n\nmem,\n\n1991\n\nspecification\n\nchooses\n\nwhich\n\n(ireq,\n\nlet\n\nthat\n\nfunction\n\ncriteria\n\nNextState\n\nDesign\n\nis roughly\n\nspecification\n\ndifference\n\nbde!\n\non VLSI\n\nmodel\n\nspecification\ndescribes\n\nthe\n\nsays\nrequired\n\nbehavior.\n2.\n\nData\n\nAbstraction\n\nin the\n\ntop-level\n\ninstruction\nbut\n\nis not\n\n3. Temporal\ngranularity\ntime-scale\nthe\ntake\n\n--\n\nRTL\nplace\n\nThe\n\nRTL\n\nspecification.\n\nregister\n\nA good\n\nwhich\n\nconsidered\n\nis vital\n\nin the\n\nAbstraction\n\nare\n\n--\n\nto cause\n\nmeasured\none\n\nto the\n\ntop-level\nEvents\n\nthan events\nat the\nthat coincides\nwith\nlevel\n\ndescription\n\ncontains\n\nregisters\n\nexample\n\nof these\n\ncorrect\n\nthat\n\nfunctioning\n\ntypes\n\nare not\n\nof interest\n\nof registers\n\nof the\n\nis the\n\nmicroprocessor,\n\nspecification.\nat the\n\nRTL\n\nlevel\n\nhappen\n\nat a much\n\nfiner\n\ntime\n\ntop-level.\nEvents\nat the top-level\nare measured\non a\nthe execution\nof macro-level\ninstructions.\nEvents\nat\nby\n\ntop-level\n\nthe\n\nsub-cycle\n\nevent\n\nclock.\n\nto happen.\n\nMany\n\nRTL\n\nlevel\n\nevents\n\nmust\n\n7.3.10\n\n3\n\nUsing\n\nProof\n\ncan\n\nProof\n\nbe used\n\nthe question\nimplementation\n\n3.1\n\nDetermining\n\nwhether\nWe can,\n\nextent\n\nAn\n\ntwo\n\nthat\n\nexample\n\nanalysis\nhowever,\n\nthose\nof this\n\nis the\n\nof a microprocessor\n\nWhen\n\nprocessor\n\ninclude\nOne\n\nthe\n\nof the\n\nProperty\nand the nezt\nleged register\n\nbecome\n\nV n\n\nasks\n\nfirst\n\nthe\n\nmethods\n\nquestion\n\nintegrity\nas they\n\nmode,\n\nasks\n\nDoes\n\nmy\n\ncan\n\nremain\n\n. (IS_SUP_REG\n\nbe stated\n\nCPU.\n\nthe\n\nsame\n\nregisters\nwhen\n\nthe\n\nregisters\nthey\n\nregister\n\nonly\n\nis not\n\nthat\n\nword\n\n(PSW).\n\nfile (which\n\nbe read.\n\ndoes\n\nCPU\n\nis not\n\nin supervisory\n\ninterrupt,\n\nimportant\n\nif the\n\nat\n\nregisters\noutside\n\nthen\n\nthe\n\nchange\n\nmode\n\nevery\n\nassembly\non a finer\n\nprivi-\n\nlanguage\ntime\n\nscale\n\nworld.\n\nThe\n\nfollowing\n\nexpression\n\ncaptures\n\nn)\n\n(EL n (_acro_reg (_+I)) =\n(EL\n\nThe expression\nsupervisory\nmode\nThe\n\nbasic\n\nof AVM-I\n\n(macro_reg\n\nstates\nregister\n\nrequirement,\n(AVM_Beh)\n\n1. The\n\nCPU\n\n2. The\n\nnext\n\nis not\n\nand\n\nthe\n\nt)))))\n\nthat the register\nfile (represented\nat time t + 1 as it was at time\nstated\n\nabove,\n\nis subject\n\ncurrently\n\ninstruction\n\nis not\n\nas -_(0pcodo\n\nfication\ntEL selects\n\nn\n\n...=\n\nn th member\n\nof a llst.\n\nmust\n\nfollow\n\nto the following\nmode\n\nan internal\n\nor external\n\nIIqT_0PC0DE)\n\nand\n\nby a list)\nt. 1\n\nfrom\n\nthe\n\nis the\n\ndefinition\n\nsame\nof the\n\nfor every\ntop-level\n\nconditions:\n\nin supervisory\n\nis\n\nas follows:\n\nIf the\n\ndifficult.\n\nsupervisory\nmode\n\nstatus\n\nin the\n\ncan\n\nby the\n\nviewed\n\na math-\n\nits requirements\n\nof the\n\nprogram\n\ninformally\n\nis only\ncare\n\nnot\n\na supervisory\n\nor user-generated\n\nWe do not\n\nmeets\n\nproperties\nhas\n\ncalled\n\nRegisters)\n\nan external\n\nprivileged\n\nof the\n\nimportant\n\ncertain\n\ncan be subjected\n\nartifact,\n\nin logic.\n\nAVM-1\n\nOtherwise\n\nof Privileged\n\nof the\nlevel\n\n[17].\n\nthat\n\na specification\n\nbit in a register\n\nrequirements\n\na question\n\nis an intellectual\n\nbe formulated\nof two\n\nwritable.\n\ninstruction\nis not\nremains\nunchanged.\n\nis not\n\ndesign\n\nwhether\n\nAVM-I\n\nThe formalization\nof this requirement\nessence\nof the problem:\n\nthe\n\nThe\n\nmethods\n\nis correct\n\ncan\n\nis in supervisory\n\nPSW)\ndesign\n\nprogrammer\'s\nso long\n\nspecifications.\n\nsecond\n\nthe\n\nverification\nmode\n\n1 (Integrity\n\nThe\n\n_. The\n\ndetermine\n\ncalled\n\nby the supervisory\n\nthe\n\nto analyze\n\nsince\n\nrequirements\n\ncontrolled\nnot\n\nways\n\nor not a specification\n\nmathematical\n\none.\n\nmode\n\nin at least\n\nSpecifications\n\nVerification\n\nto exhaustive\nto the\n\nAnalyze\n\nIs my specification\ncorrect\nmeets\nthe specification?\n\nDesign\n\nematical\n\nto\n\n(expressed\n\nas -_get_sm\n\ninterrupt\n\n-_({3pcode\n\n(expressed\n...=\n\n(psw\nin the\n\nEINT_0PCODE).\n\nt)).\nspeci-\n\n3rd NASA\n\nSymposium\n\non VLSI\n\nDesign 1991\n\n7.3.11\n\nAVM_Beh\n(A\n\nt.\n\n(reg_list\n\n(A\n\nt.\n\n(ireq_e\n\nt,psw\n\nt,pc\n\nt,mem\n\nt,ivec\n\nt))\n\nt))\n\n(V t.\n_get_sm\n\n(psw\n\n_(Opcode\n\nt)\n\nA\n\n(reg_list\n\nt,pse\n\n(ireq_e\n_(Opcode\n\nt)\n\n(reg_list\n\n(EL\n\nThis\n\ngives\n\nand\n\ndifficult\n\nthe\n\nV\n\na b\n\nEL\n\nn(reg_list\n\nto establish\nthat\n\nand,\n\nthe\n\nuse\n\nstructure\n\nthat\n\nis given\n\nt))))\n\nwhen\n\ncombined\n\nsupervisory\n\nof proof\n\nmode\n\nwith\n\nworks\n\nis in showing\n\nwe have\n\nby the\n\n(represented\n\nfollowing\n\nt)\n\n)\n\na correctness\n\nproof\n\n(see\n\nas it should.\n\nVerification\n\nexample\n\nimplementation\n\nt)\n\nt,ivec\n\nt,m.m\n\n=\n\nI))\n\nconfidence\n\nby the\n\nA simple\n\nt,pc\n\ncomplimentary,\n\nimplemented\n\nt,ivec\nA\n\nEINT_OPCODE\n\n+\n\nFunctional\n\nA second,\n\nt,mem\n\nn\n\nis not\n\n3.2),\n\n3.2\n\n=\n\nn(reg_list(t\n\ntheorem\n\nSection\n\nt)\n\nIS_SUP_REG\n\nt,p\xc2\xa2\n\nINT_OPCODE)\n\nt,ps.\n\n(ireq_e\n(Vn.\n\n=\n\nchosen\n\ncircuit\n\nthat\n\nfor the\n\nD specified\n\nby D_imp) meets\n\nour specification\n\nRTL\n\nmodel.\n\nin Section\n\nits specification\n\nis correctly\n\n2.1.\n\nTo show\n\n(represented\n\nthat\n\nthe\n\nby D), we prove\n\ntheorem:\n\nc\n\nd\n\nout\n\n. D_imp(a,b,c,d,out)\n\n_\n\nD(a.b,c,d,out)\n\n]\n\n]\nThis\n\ntheorem\n\nexample,\n\nare the\n\nproof\n\nalready\n\nWe use\n\ntemporal\nFigure\n\nclock\n\nNote\ntick\n\nThe\nto the\n\nat the\n\nupper\n\nmachine\n\nthe\n\nIndeed,\n\nof correctness\n\nthat\n\nwhile\noccur\n\nto produce\n\ntop-level\n\nit is a simple\n\nmost\n\nfrequently\n\ngrain\n\nand\n\nin the\n\nticks\n\nstructure\n\nthe\n\ntop-level\n\nthat\n\nhave\n\nRTL\n\nmodel\n\nthe\n\nis a fairly\n\nmicroprocessor.\nthe\n\ntemporal\n\ndifferent\n\ntime\n\nat one\n\nThe\n\nY.\n\nat the\n\nalready\n\nbehavioral\n\nmaps\n\nfunction\n\nrequired\n\nseen\n\nof the\n\ndescribe\n\nspecification\n\na function\nabstraction\n\nThe\n\n[9] since\n\nhave\n\nWe\n\n2.4).\n\nwe must\n\nof Tamarack\n\ncircles\n\nbottom-level\n\nabstrac-\n\ndescription.\nviews\nlevel\n\nAs\n\nof time.\n\nto time\n\nrepresent\nto produce\n\nat\n\nclock\none\n\nis irregular.\n\nis true\n\nWe\n\nlarge\n\nlevels\n\nof clock\n\nSection\n\ntheorem,\nmodel\n\nof correctness\n\nabstraction.\n\n(see\n\nof the\n\na temporal\n\nproof\n\ntemporal\n\ncorrectness\nthe RTL\n\nnumber\n\n_,\n\nand\n\ndifferent\n\n3 shows\n\nlevel.\n\nis at the\n\nbetween\n\nabstraction\n\npredicate,\n\nIn a microprocessor\n\nthe\n\nmentioned,\n\nthat\n\nin the\n\nof Tamarack\n\ndescription\n\nplace\n\nwe have\n\ndata,\n\ntop-level\n\nto understand\n\ntakes\n\nanother.\n\nof techniques.\n\nof proofs\n\nis given\n\nbehavioral,\n\nconventional\n\nthat\n\nnumber\n\nthe kinds\n\nexample\n\nof the\n\nbut\n\nany\n\ninteresting.\n\ninvolves\n\nIn order\n\nticks.\n\nto do with\n\nmost\n\nspecification\n\ntion\n\nusing\n\ninteresting\n\nA more\n\nlarge,\n\nbe proven\n\nit has little\n\nor that\nthe\n\ncould\n\ncan\n\nwhenever\ndefine\n\nspecification,\nbeginning\n\nthere\n\na generic\n\ntemporal\n\n_ is usually\n\nof its cycle---a\n\nis a valid\n\nabstraction\nabstraction\n\na predicate\n\ncondition\n\nthat\n\nindicating\nis easy\n\nfrom\nfunction\nwhen\nto test.\n\nthe\n\nlower\n\nlevel\n\nin terms\n\nof _.\n\nthe\n\nlevel\n\nlower\n\n7.3.12\n\ntl\n\nt2\n\nt3\n\nt4\n\nt 5\n\n0\n\n0\n\n0\n\n0\n\n0\n\n0\n\n0\n\n0\n\n0\n\n0\n\n0\n\n0\n\n0\n\n0\n\n0\n\nt_\n\nt_\n\nt_\n\nt_\n\nt_\n\nt_\n\nt_\n\nt_,\n\nt_\n\nt_o\n\nF\n\nF\n\nF\n\nT\n\nF\n\nT\n\nT\n\nF\n\nT\n\nG:T\nFigure\n\n3: The\n\nfunction\n\nY, which\n\nbe defined\nthe\n\nWe will use\ndefined\n(Time0f\n\ng\n\ndetails\n\n(n+l))\n\nof the\n\ntemporal\n\nfinal\n\ncorrectness\n\nThe\n\nnext\n\nan asynchronous\n\ntime\n\nafter\n\nlevel\n\n_, which\n\nto another,\n\nis true\n\nfrom\n\ntime\n\nn when\n\nhere,\n\nfunction.\n\nthat\n\nthe\n\nwhen\n\ng is true.\n\nThe\n\npredicate\n\nbut\n\nrefer\n\nthe\n\ninterested\n\nthat\n\nthe\n\ncomposed\n\nand\n\ndevelop\n\nthe\n\nreader\n\nto [9].\n\nmodel\n\nof the\n\nis\n\ng is true\n\nbehavioral\n\n(AsynSystem)\n\nfunction\n\nWe will not\n\nRTL\n\n(defined\nmodel\n\nand\n\nsubsystem.\n\nA\n\n(idxeq,mpc,mar,pc,acc,ir,rtn,arg,buf,idack,dack,mem)\n\n((va14\n\ncan\n\nonly\n\nstates\n\nfor Tamarack\na system\n\nabstraction\nfirst\n\ntime\n\nfunction\n\ntheorem\n\nmemory\n\nlsynSystem\n\ng 0) is the\n\nabstraction\n\nfollows\n\nat one\n\nof a predicate,\n\nas our temporal\n\n(Timo0f\n\nis the\n\ntime\n\noccurs.\n\nTime0f\n\nso that\n\nby TamarackBoh)\n\nF\n\nmapping\n\na function\n\nrecursively\n\nin terms\n\nmaps\n\no mpc) 0 = O)\n\n=\xc2\xa2.\nlet\n\nf\n\n=\n\nTimeOf\n\nTamarackBeh\n\nThe\n\nfunction\n\nthat\n\nthe\n\nf is the\n\nvalue\n\nof the\n\nPresenting\npaper.\n\nproof\n\ntechniques\n\nsuch\nby\n\nTamarack\nresearch\nsort\n\nOne\nthere\n\nnot,\n\nis a theorem.\nanalysis,\n\nhere\n\nof course,\n\nproof\n\nare\n\nof course,\nThe\n\nand\no\n\nidea\n\nmpc,\n\ntheorem\n\neffort\n\nthan\n\nlargest\n\nis that\n\nthe\n\nproof\n\nbe documented\n\nand\n\nanalysis.\n\nis beyond\n\npuzzling\n\nmuch\n\nof the\n\nsubject\n\nnature\n\nrequires\n\nof correctness\n\nof the\nof the\n\nproof\ndifficulty\n\ntheorems.\n\nof AVM-1\nsimply\n\nanalysis\nWhat\n\nof this\n\nRecent\n\nof proofs\n\nis correct\n\nengineering\n\nscope\n\nstandard\n\ncorrectness.\n\ncomplexity\n\nto review.\n\nthe\n\nmuch\n\na verified\n\nmicroprocessor\n\nconstitutes\n\nthat\n\ninvolving\n\nIndeed,\n\nwith\n\nproof\n\ncondition\n\n0.\n\ncases,\n\ndevice\n\nin the\nthat\n\nthe\n\nf)\n\na reset\n\ninduction.\n\nfor managing\naccept\n\nhave\n\no\n\nfor Tamarack\n\nand\n\ndemonstrated\n\nin\n\nf,idack\n\nin most\n\nrather\n\nthe\n\ndack))\no\n\nbe 0 at time\n\nstraightforward\n\nbeing\n\nan engineering\n\n(not\n\nf,rtn\n\n3. We also\n\ncase analysis,\n\ntechniques\n\nmust\n\nO)\n\nf,acc\n\ncorrectness\nquite\n\nfar from\n\ntechniques\n\nengineering\nis not,\n\nof the\n\nof the\n\nEq\no\n\ncounter,\n\nas substitution,\nsize\n\nmpc)\n\nf,pc\n\nmicroprogram\n\ndeveloped\n\nshould\n\no\no\n\n.T" of Figure\n\nis actually\n\nthe\n\nThe\n\nf,mem\n\nfunction\n\nis, of course,\nhas\n\n[16].\n\nrep)\n\no\n\nthe proof\n\nThe\n\nis caused\n\n((((val4\n(idreq\n\nand\n\nof this\n.\nbecause\nlike\n\nwe }lave presented\n\nan\n\n3rd NASA\n\n4\n\nSymposium\n\non VLSI\n\nDesign 1991\n\n7.3.13\n\nConclusions\n\nThis\nuse\n\npaper\n\nhas\n\nof formal\n\nshown\n\nhow logic\n\nmethods\n\nhas\n\ncan be used\n\na number\n\n\xe2\x80\xa2 Specifications\n\ngive a clear\n\n\xe2\x80\xa2 Specifications\n\ncan\n\nments\n\nof the\n\n\xe2\x80\xa2 Functional\n\nbut\n\ndo\n\naugment\n\ndesigners\n\nare\n\nand\n\nprecise\n\nstatement\n\nto determine\n\ncan\n\nhardware\n\nof the\n\nintended\n\nwhether\n\ndesigns.\n\nbehavior\n\nor not\n\nthrough\n\nbe demonstrated\n\nmade\n\nThe\n\nthey\n\nanalysis\n\nof a design.\n\nmeet\n\nthe\n\nrequire-\n\nthat\n\nformal\n\nrather\n\nthan\n\ntesting.\n\nexplicit.\n\nsuggest\nthem.\n\nWork\n\nmethods\n\nis continuing\n\nreplace\n\nto bring\n\nconventional\n\ntools\n\nbased\n\nengineering\n\non\n\nformal\n\npractices,\n\nmethods\n\ninto\n\nthe\n\ntoolbox:\n\n\xe2\x80\xa2 We are\nthe\n\ndeveloping\n\nnew\n\nspecification\n\nand\n\nhigh-level\n\nmodels\n\nverification\n\nof common\n\nof those\n\n\xe2\x80\xa2 We are\n\ndoing\n\nefforts,\n\ntractable\n\ncase\n\nand\n\nstudies\n\nsimilar\n\nfor large-scale\n\nto serve\n\nefforts\nuse\n\nat\n\nin VLSI\n\ndescription\n\nas examples\n\nother\n\nhardware\n\ndevices\n\nwhich\n\nguide\n\ndevices.\n\n\xe2\x80\xa2 We are writing\ntranslators\nbetween\nhardware\ntional CAD tools and verification\ntools.\n\nThese\n\nanalyze\n\nof advantages.\n\nbe analyzed\n\ncorrectness\n\nnot\n\nand\n\ndesign.\n\n\xe2\x80\xa2 Assumptions\nWe\n\nto specify\n\nlanguages\n\nof specification\n\ninstitutions\n\npromise\n\nused\n\nand\n\nby conven-\n\nverification.\n\nto make\n\nformal\n\nmethods\n\ndesign.\n\nReferences\n[1] J. R. Armstrong.\n\n[2] A.\n\nCamilleri,\n\nlogic.\n\nChip-Level\n\nM.\n\nIn D. Borrione,\n\nDesigns.\n\nElsevier\n\nProgramming,\n[4] A. Cohn.\n\n[5] M.\n\nCorrectness\n134,\n\nJ. Gordon.\n\nhardware.\nDesign,\n\nLogic\n\nVtIDL.\n\nPrentice\n\nHardware\n\nHall,\n\n1989.\n\nverification\n\nDescriptions\n\nusing\n\nto Guaranteed\n\nhigher\n\nCorrect\n\norder\nCircuit\n\n1987.\nand\n\ndigital\n\ncircuit\n\nanalysis.\n\nThe Journal\n\no] Logic\n\n1987.\nproperties\n\nof the\n\nVIPER\n\nof Cambridge\n\nhigher-order\n\n153-177.\n\nHDL\n\nprogramming\n\nIn G. J. Milne\npages\n\nFrom\nPublishers,\n\nUniversity\n\nWhy\n\nwith\n\nT. Melham.\n\neditor,\n\n4:59-82,\n\nReport\n\nand\n\nScientific\n\n[3] W. F. Clocksin.\n\nnical\n\nGordon,\n\nModeling\n\nand\nElsevier\n\nlogic\n\nblock\n\nComputer\n\nis a good\n\nPublishers,\n\nThe\n\nsecond\n\nLaboratory,\n\nformalism\n\nP. A. Subrahmanyam,\nScientific\n\nmodel:\n\neditors,\n1986.\n\nMay\n\nfor specifying\nFormal\n\nlevel.\n\nTech-\n\n1988.\nand\n\nAspects\n\nverifying\nof VLSI\n\n7.3.14\n\n[61W.\n\nA. Hunt.\n\neditor,\n\nThe\n\nFrom\n\nentific\n\nHDL\n\nStd\n\n[sl J.\n\n1076-1987.\n\nKluwer\n\nand\n\nin Formal\n\n[11]\n\nK.\n\nAcademic\n\nMore\n\nverifying\n\ndesign.\n\nCircuit\n\nIn D. Borrione,\n\nDesigns.\n\nElsevier\n\nSci-\n\nPanel\n\nimplementation\n\nof\n\nVLSI\n\nManual,\n\na\n\n1987.\n\nmicroprocessor.\n\nSpecification,\n\nIn\n\nVerification,\n\nand\n\nof Microprocessor-Based\n\nSystems.\n\nPhD\n\nthesis,\n\n1980.\n\nwhy\n\nhigher-order\n\nIn Proceedings\nDesign,\n\ndiscussion:\n\nInternational\n\nReference\n\n1988.\n\nDecember\n\nin VLSI\n\nLanguage\n\neditors,\n\nPress,\n\nreasons\n\nMethods\n\nA CM/SIGDA\n\nand\n\nVerification\n\nhardware.\n\nKeutzer.\n\nCorrect\n\nVHDL\n\nP. Subrahmanyam,\n\nUniversity,\n\nJ. J. Joyce.\n\nStandard\n\nverification\n\nMulti-Level\n\nCambridge\n\n[lO]\n\nand\n\nJ. 3oyce.\n\nto Guaranteed\n\nIEEB\n\nFormal\n\nG. Birtwhistle\nSynthesis.\n\nof a microprocessor\n\n1987.\n\nJoyce.\n\n3.\n\nverification\n\nDescriptions\n\nPublishers,\n\n[7] IEEE\n\n[91J.\n\nmechanical\n\nlogic\n\nof the\nJanuary\n\nModel\n\nis a good\n\nformalism\n\nA CM/SIGDA\n\nfor\n\nInternational\n\nWorkshop\n\n1991.\n\nchecking,\n\ntheorem\n\nproving,\n\nand\n\nin Formal\n\nWorkshop\n\nspecifying\n\nCAD.\n\nMethods\n\nin VLSI\n\nDesign,\n\nIn\n\nJanuary\n\n1991.\n[12]\n\nT. Melham.\n\nAbstraction\n\nmechanisms\n\nP. A. Subrahmanyam,\nAcademic\n\n[13]\n\neditors,\n\nC.\n\nPygott.\nMilne,\n\nNoden_HDL:\neditor,\n\nPubl.\n\nB.V.IFIP,\n\nJ.\n\nV.\n\nP.\n\nWright\n\n[15] J.\n\nLeuven,\n\nIn\n\nP. J. Windley.\n\ncessors.\n\nengineering\n\nVerification\n\napproach\n\nof Hardware\n\nsemantics\n\nMaster\'s\n\nDesign\n\nto\nand\n\nand\n\nhardware\n\nSynthesis.\n\nand\nKluwer\n\nverification.\n\nVerification.\n\nElsevier\n\nIn\nScience\n\nD.\n\nHemmendinger.\neditor,\n\nFormal\nDavis,\n\nUsing\n\nIn Proceedings\n\nwith\n\nDepartment\n\nVAL\n\nand\n\nHOL:\n\nof Computer\n\nTowards\n\nScience\n\nand\n\npractical\n\nEngineering,\n\n1989.\n\nNovember\nThe\n\nof VHDL\n\nthesis,\n\nL. Claesen,\n\nBelgium,\n\nP. J. Windley.\n\nThe\n\nand\n\nsity of California,\n[17]\n\nfusion\n\nUniversity,\n\nP. V. Tassel\n\nfications.\n\n[16]\n\ntools.\nState\n\nan\n\nSpecification,\n\nIn G. Birtwhlstle\n\n1988.\n\nTassel.\n\nverification\n\nThe\n\nVLSI\n\nverification.\n\n1988.\n\nPublishers,\n\nG.\n\n[14]\n\nfor hardware\n\nToward\n\nApplied\n\n1989.\n\ncorrectness\nof the\n\nof Generic\n\nfor\n\nof VHDL\n\nspeci-\n\nCorrect\n\nVLSI\n\nDesign,\n\nPhD\n\nthesis,\n\nUniver-\n\nPublishers.\nInterpreters.\n\nScience,\n\nto verify\n\nComputer\n\nverification\n\nMethods\n\nScience\n\nof Computer\nresults\n\nIEEE\n\nFormal\n\nElsevier\n\nVerification\nDivision\n\nformal\n\nJune\n\nbehavioral\n\nAssurance\n\n1990.\nproperties\n\nConference,\n\nof microproJune\n\n1991.\n\n'