Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Nov 23 08:10:38 2021
| Host         : DESKTOP-LEJH40V running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file DIO_timing_summary_routed.rpt -pb DIO_timing_summary_routed.pb -rpx DIO_timing_summary_routed.rpx -warn_on_violation
| Design       : DIO
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 6 register/latch pins with no clock driven by root clock pin: nolabel_line42/c1/cnt_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: nolabel_line42/c1/cnt_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line42/f1/cnt_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line42/f1/cnt_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line42/f1/cnt_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line42/f1/cnt_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line42/f1/cnt_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line42/f1/cnt_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line42/f1/cnt_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line42/f1/cnt_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line42/f1/cnt_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line42/f1/cnt_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line42/f1/cnt_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line42/f1/cnt_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line42/f1/cnt_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line42/f1/cnt_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line42/f1/cnt_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line42/f1/cnt_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line42/f1/cnt_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line42/f1/cnt_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line42/f1/cnt_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line42/f1/cnt_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line42/f1/cnt_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line42/f1/cnt_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line42/f1/cnt_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line42/f1/cnt_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line42/f1/cnt_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line42/f1/cnt_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line42/f1/cnt_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line42/f1/cnt_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line42/f1/cnt_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line42/f1/cnt_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line42/f1/cnt_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line42/f1/cnt_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 9 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.843        0.000                      0                  327        0.070        0.000                      0                  327        3.750        0.000                       0                   200  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.843        0.000                      0                  327        0.070        0.000                      0                  327        3.750        0.000                       0                   200  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.843ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.843ns  (required time - arrival time)
  Source:                 d11/FSM_sequential_cs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dd/DR_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.245ns  (logic 5.212ns (56.377%)  route 4.033ns (43.623%))
  Logic Levels:           5  (DSP48E1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.634     5.237    d11/clk_IBUF_BUFG
    SLICE_X12Y80         FDRE                                         r  d11/FSM_sequential_cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y80         FDRE (Prop_fdre_C_Q)         0.478     5.715 r  d11/FSM_sequential_cs_reg[1]/Q
                         net (fo=19, routed)          0.696     6.411    d11/Q[1]
    SLICE_X13Y81         LUT3 (Prop_lut3_I1_O)        0.295     6.706 r  d11/p_i_22/O
                         net (fo=1, routed)           0.604     7.310    p1/A[10]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[10]_P[12])
                                                      3.841    11.151 f  p1/p/P[12]
                         net (fo=6, routed)           1.177    12.328    p1/p_n_93
    SLICE_X12Y83         LUT4 (Prop_lut4_I3_O)        0.146    12.474 r  p1/DR[3]_i_5/O
                         net (fo=2, routed)           0.991    13.465    p1/DR[3]_i_5_n_0
    SLICE_X11Y83         LUT6 (Prop_lut6_I1_O)        0.328    13.793 r  p1/DR[2]_i_2/O
                         net (fo=1, routed)           0.565    14.358    f1/c[0]
    SLICE_X6Y84          LUT5 (Prop_lut5_I2_O)        0.124    14.482 r  f1/DR[2]_i_1/O
                         net (fo=1, routed)           0.000    14.482    dd/D[2]
    SLICE_X6Y84          FDRE                                         r  dd/DR_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.597    15.020    dd/clk_IBUF_BUFG
    SLICE_X6Y84          FDRE                                         r  dd/DR_reg[2]/C
                         clock pessimism              0.259    15.279    
                         clock uncertainty           -0.035    15.243    
    SLICE_X6Y84          FDRE (Setup_fdre_C_D)        0.081    15.324    dd/DR_reg[2]
  -------------------------------------------------------------------
                         required time                         15.324    
                         arrival time                         -14.482    
  -------------------------------------------------------------------
                         slack                                  0.843    

Slack (MET) :             0.944ns  (required time - arrival time)
  Source:                 d11/FSM_sequential_cs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/FSM_onehot_cs_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.094ns  (logic 5.212ns (57.316%)  route 3.882ns (42.684%))
  Logic Levels:           5  (DSP48E1=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.634     5.237    d11/clk_IBUF_BUFG
    SLICE_X12Y80         FDRE                                         r  d11/FSM_sequential_cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y80         FDRE (Prop_fdre_C_Q)         0.478     5.715 r  d11/FSM_sequential_cs_reg[1]/Q
                         net (fo=19, routed)          0.696     6.411    d11/Q[1]
    SLICE_X13Y81         LUT3 (Prop_lut3_I1_O)        0.295     6.706 r  d11/p_i_22/O
                         net (fo=1, routed)           0.604     7.310    p1/A[10]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[10]_P[11])
                                                      3.841    11.151 f  p1/p/P[11]
                         net (fo=5, routed)           1.152    12.303    p1/p_n_94
    SLICE_X10Y83         LUT5 (Prop_lut5_I2_O)        0.146    12.449 f  p1/FSM_onehot_cs[6]_i_11/O
                         net (fo=2, routed)           0.609    13.058    p1/FSM_onehot_cs[6]_i_11_n_0
    SLICE_X10Y84         LUT6 (Prop_lut6_I4_O)        0.328    13.386 r  p1/FSM_onehot_cs[6]_i_7/O
                         net (fo=4, routed)           0.820    14.206    d4/FSM_onehot_cs_reg[5]_1
    SLICE_X4Y84          LUT5 (Prop_lut5_I4_O)        0.124    14.330 r  d4/FSM_onehot_cs[5]_i_1/O
                         net (fo=1, routed)           0.000    14.330    f1/FSM_onehot_cs_reg[6]_0[0]
    SLICE_X4Y84          FDRE                                         r  f1/FSM_onehot_cs_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.597    15.020    f1/clk_IBUF_BUFG
    SLICE_X4Y84          FDRE                                         r  f1/FSM_onehot_cs_reg[5]/C
                         clock pessimism              0.259    15.279    
                         clock uncertainty           -0.035    15.243    
    SLICE_X4Y84          FDRE (Setup_fdre_C_D)        0.031    15.274    f1/FSM_onehot_cs_reg[5]
  -------------------------------------------------------------------
                         required time                         15.274    
                         arrival time                         -14.330    
  -------------------------------------------------------------------
                         slack                                  0.944    

Slack (MET) :             1.049ns  (required time - arrival time)
  Source:                 d11/FSM_sequential_cs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dd/DR_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.989ns  (logic 5.212ns (57.980%)  route 3.777ns (42.020%))
  Logic Levels:           5  (DSP48E1=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.634     5.237    d11/clk_IBUF_BUFG
    SLICE_X12Y80         FDRE                                         r  d11/FSM_sequential_cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y80         FDRE (Prop_fdre_C_Q)         0.478     5.715 r  d11/FSM_sequential_cs_reg[1]/Q
                         net (fo=19, routed)          0.696     6.411    d11/Q[1]
    SLICE_X13Y81         LUT3 (Prop_lut3_I1_O)        0.295     6.706 r  d11/p_i_22/O
                         net (fo=1, routed)           0.604     7.310    p1/A[10]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[10]_P[12])
                                                      3.841    11.151 f  p1/p/P[12]
                         net (fo=6, routed)           1.177    12.328    p1/p_n_93
    SLICE_X12Y83         LUT4 (Prop_lut4_I3_O)        0.146    12.474 r  p1/DR[3]_i_5/O
                         net (fo=2, routed)           0.468    12.942    p1/DR[3]_i_5_n_0
    SLICE_X12Y83         LUT6 (Prop_lut6_I1_O)        0.328    13.270 r  p1/DR[3]_i_3/O
                         net (fo=1, routed)           0.832    14.102    f1/DR_reg[3]_0
    SLICE_X7Y85          LUT6 (Prop_lut6_I3_O)        0.124    14.226 r  f1/DR[3]_i_1/O
                         net (fo=1, routed)           0.000    14.226    dd/D[3]
    SLICE_X7Y85          FDRE                                         r  dd/DR_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.598    15.021    dd/clk_IBUF_BUFG
    SLICE_X7Y85          FDRE                                         r  dd/DR_reg[3]/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X7Y85          FDRE (Setup_fdre_C_D)        0.031    15.275    dd/DR_reg[3]
  -------------------------------------------------------------------
                         required time                         15.275    
                         arrival time                         -14.226    
  -------------------------------------------------------------------
                         slack                                  1.049    

Slack (MET) :             1.056ns  (required time - arrival time)
  Source:                 d11/FSM_sequential_cs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/FSM_onehot_cs_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.982ns  (logic 5.212ns (58.026%)  route 3.770ns (41.974%))
  Logic Levels:           5  (DSP48E1=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.634     5.237    d11/clk_IBUF_BUFG
    SLICE_X12Y80         FDRE                                         r  d11/FSM_sequential_cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y80         FDRE (Prop_fdre_C_Q)         0.478     5.715 r  d11/FSM_sequential_cs_reg[1]/Q
                         net (fo=19, routed)          0.696     6.411    d11/Q[1]
    SLICE_X13Y81         LUT3 (Prop_lut3_I1_O)        0.295     6.706 r  d11/p_i_22/O
                         net (fo=1, routed)           0.604     7.310    p1/A[10]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[10]_P[11])
                                                      3.841    11.151 f  p1/p/P[11]
                         net (fo=5, routed)           1.152    12.303    p1/p_n_94
    SLICE_X10Y83         LUT5 (Prop_lut5_I2_O)        0.146    12.449 f  p1/FSM_onehot_cs[6]_i_11/O
                         net (fo=2, routed)           0.609    13.058    p1/FSM_onehot_cs[6]_i_11_n_0
    SLICE_X10Y84         LUT6 (Prop_lut6_I4_O)        0.328    13.386 r  p1/FSM_onehot_cs[6]_i_7/O
                         net (fo=4, routed)           0.709    14.095    d3/FSM_onehot_cs_reg[6]_1
    SLICE_X4Y84          LUT6 (Prop_lut6_I5_O)        0.124    14.219 r  d3/FSM_onehot_cs[6]_i_3/O
                         net (fo=1, routed)           0.000    14.219    f1/FSM_onehot_cs_reg[6]_0[1]
    SLICE_X4Y84          FDRE                                         r  f1/FSM_onehot_cs_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.597    15.020    f1/clk_IBUF_BUFG
    SLICE_X4Y84          FDRE                                         r  f1/FSM_onehot_cs_reg[6]/C
                         clock pessimism              0.259    15.279    
                         clock uncertainty           -0.035    15.243    
    SLICE_X4Y84          FDRE (Setup_fdre_C_D)        0.031    15.274    f1/FSM_onehot_cs_reg[6]
  -------------------------------------------------------------------
                         required time                         15.274    
                         arrival time                         -14.219    
  -------------------------------------------------------------------
                         slack                                  1.056    

Slack (MET) :             1.158ns  (required time - arrival time)
  Source:                 d11/FSM_sequential_cs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/FSM_onehot_cs_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.881ns  (logic 5.212ns (58.687%)  route 3.669ns (41.313%))
  Logic Levels:           5  (DSP48E1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.634     5.237    d11/clk_IBUF_BUFG
    SLICE_X12Y80         FDRE                                         r  d11/FSM_sequential_cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y80         FDRE (Prop_fdre_C_Q)         0.478     5.715 r  d11/FSM_sequential_cs_reg[1]/Q
                         net (fo=19, routed)          0.696     6.411    d11/Q[1]
    SLICE_X13Y81         LUT3 (Prop_lut3_I1_O)        0.295     6.706 r  d11/p_i_22/O
                         net (fo=1, routed)           0.604     7.310    p1/A[10]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[10]_P[11])
                                                      3.841    11.151 r  p1/p/P[11]
                         net (fo=5, routed)           1.152    12.303    p1/p_n_94
    SLICE_X10Y83         LUT5 (Prop_lut5_I2_O)        0.146    12.449 r  p1/FSM_onehot_cs[6]_i_11/O
                         net (fo=2, routed)           0.678    13.127    p1/FSM_onehot_cs[6]_i_11_n_0
    SLICE_X10Y84         LUT6 (Prop_lut6_I1_O)        0.328    13.455 r  p1/FSM_onehot_cs[3]_i_2/O
                         net (fo=1, routed)           0.539    13.994    f1/FSM_onehot_cs_reg[3]_0
    SLICE_X7Y84          LUT4 (Prop_lut4_I3_O)        0.124    14.118 r  f1/FSM_onehot_cs[3]_i_1/O
                         net (fo=1, routed)           0.000    14.118    f1/FSM_onehot_cs[3]_i_1_n_0
    SLICE_X7Y84          FDRE                                         r  f1/FSM_onehot_cs_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.597    15.020    f1/clk_IBUF_BUFG
    SLICE_X7Y84          FDRE                                         r  f1/FSM_onehot_cs_reg[3]/C
                         clock pessimism              0.259    15.279    
                         clock uncertainty           -0.035    15.243    
    SLICE_X7Y84          FDRE (Setup_fdre_C_D)        0.032    15.275    f1/FSM_onehot_cs_reg[3]
  -------------------------------------------------------------------
                         required time                         15.275    
                         arrival time                         -14.118    
  -------------------------------------------------------------------
                         slack                                  1.158    

Slack (MET) :             1.195ns  (required time - arrival time)
  Source:                 d11/FSM_sequential_cs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/FSM_onehot_cs_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.843ns  (logic 5.212ns (58.941%)  route 3.631ns (41.059%))
  Logic Levels:           5  (DSP48E1=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.634     5.237    d11/clk_IBUF_BUFG
    SLICE_X12Y80         FDRE                                         r  d11/FSM_sequential_cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y80         FDRE (Prop_fdre_C_Q)         0.478     5.715 r  d11/FSM_sequential_cs_reg[1]/Q
                         net (fo=19, routed)          0.696     6.411    d11/Q[1]
    SLICE_X13Y81         LUT3 (Prop_lut3_I1_O)        0.295     6.706 r  d11/p_i_22/O
                         net (fo=1, routed)           0.604     7.310    p1/A[10]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[10]_P[11])
                                                      3.841    11.151 f  p1/p/P[11]
                         net (fo=5, routed)           1.152    12.303    p1/p_n_94
    SLICE_X10Y83         LUT5 (Prop_lut5_I2_O)        0.146    12.449 f  p1/FSM_onehot_cs[6]_i_11/O
                         net (fo=2, routed)           0.609    13.058    p1/FSM_onehot_cs[6]_i_11_n_0
    SLICE_X10Y84         LUT6 (Prop_lut6_I4_O)        0.328    13.386 r  p1/FSM_onehot_cs[6]_i_7/O
                         net (fo=4, routed)           0.569    13.955    f1/FSM_onehot_cs_reg[2]_0
    SLICE_X7Y84          LUT6 (Prop_lut6_I5_O)        0.124    14.079 r  f1/FSM_onehot_cs[4]_i_1/O
                         net (fo=1, routed)           0.000    14.079    f1/FSM_onehot_cs[4]_i_1_n_0
    SLICE_X7Y84          FDRE                                         r  f1/FSM_onehot_cs_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.597    15.020    f1/clk_IBUF_BUFG
    SLICE_X7Y84          FDRE                                         r  f1/FSM_onehot_cs_reg[4]/C
                         clock pessimism              0.259    15.279    
                         clock uncertainty           -0.035    15.243    
    SLICE_X7Y84          FDRE (Setup_fdre_C_D)        0.031    15.274    f1/FSM_onehot_cs_reg[4]
  -------------------------------------------------------------------
                         required time                         15.274    
                         arrival time                         -14.079    
  -------------------------------------------------------------------
                         slack                                  1.195    

Slack (MET) :             1.222ns  (required time - arrival time)
  Source:                 d11/FSM_sequential_cs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/FSM_onehot_cs_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.815ns  (logic 5.212ns (59.125%)  route 3.603ns (40.875%))
  Logic Levels:           5  (DSP48E1=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.634     5.237    d11/clk_IBUF_BUFG
    SLICE_X12Y80         FDRE                                         r  d11/FSM_sequential_cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y80         FDRE (Prop_fdre_C_Q)         0.478     5.715 r  d11/FSM_sequential_cs_reg[1]/Q
                         net (fo=19, routed)          0.696     6.411    d11/Q[1]
    SLICE_X13Y81         LUT3 (Prop_lut3_I1_O)        0.295     6.706 r  d11/p_i_22/O
                         net (fo=1, routed)           0.604     7.310    p1/A[10]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[10]_P[11])
                                                      3.841    11.151 f  p1/p/P[11]
                         net (fo=5, routed)           1.152    12.303    p1/p_n_94
    SLICE_X10Y83         LUT5 (Prop_lut5_I2_O)        0.146    12.449 f  p1/FSM_onehot_cs[6]_i_11/O
                         net (fo=2, routed)           0.609    13.058    p1/FSM_onehot_cs[6]_i_11_n_0
    SLICE_X10Y84         LUT6 (Prop_lut6_I4_O)        0.328    13.386 r  p1/FSM_onehot_cs[6]_i_7/O
                         net (fo=4, routed)           0.542    13.928    f1/FSM_onehot_cs_reg[2]_0
    SLICE_X7Y84          LUT6 (Prop_lut6_I4_O)        0.124    14.052 r  f1/FSM_onehot_cs[2]_i_1/O
                         net (fo=1, routed)           0.000    14.052    f1/FSM_onehot_cs[2]_i_1_n_0
    SLICE_X7Y84          FDRE                                         r  f1/FSM_onehot_cs_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.597    15.020    f1/clk_IBUF_BUFG
    SLICE_X7Y84          FDRE                                         r  f1/FSM_onehot_cs_reg[2]/C
                         clock pessimism              0.259    15.279    
                         clock uncertainty           -0.035    15.243    
    SLICE_X7Y84          FDRE (Setup_fdre_C_D)        0.031    15.274    f1/FSM_onehot_cs_reg[2]
  -------------------------------------------------------------------
                         required time                         15.274    
                         arrival time                         -14.052    
  -------------------------------------------------------------------
                         slack                                  1.222    

Slack (MET) :             1.284ns  (required time - arrival time)
  Source:                 d11/FSM_sequential_cs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dd/DR_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.753ns  (logic 4.986ns (56.966%)  route 3.767ns (43.034%))
  Logic Levels:           5  (DSP48E1=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.634     5.237    d11/clk_IBUF_BUFG
    SLICE_X12Y80         FDRE                                         r  d11/FSM_sequential_cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y80         FDRE (Prop_fdre_C_Q)         0.478     5.715 r  d11/FSM_sequential_cs_reg[1]/Q
                         net (fo=19, routed)          0.696     6.411    d11/Q[1]
    SLICE_X13Y81         LUT3 (Prop_lut3_I1_O)        0.295     6.706 r  d11/p_i_22/O
                         net (fo=1, routed)           0.604     7.310    p1/A[10]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[10]_P[11])
                                                      3.841    11.151 r  p1/p/P[11]
                         net (fo=5, routed)           1.152    12.303    p1/p_n_94
    SLICE_X10Y83         LUT4 (Prop_lut4_I1_O)        0.124    12.427 r  p1/DR[1]_i_4/O
                         net (fo=2, routed)           0.592    13.019    p1/DR[1]_i_4_n_0
    SLICE_X12Y84         LUT6 (Prop_lut6_I0_O)        0.124    13.143 r  p1/DR[1]_i_3/O
                         net (fo=1, routed)           0.722    13.865    f1/DR_reg[1]_0
    SLICE_X7Y85          LUT6 (Prop_lut6_I3_O)        0.124    13.989 r  f1/DR[1]_i_1/O
                         net (fo=1, routed)           0.000    13.989    dd/D[1]
    SLICE_X7Y85          FDRE                                         r  dd/DR_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.598    15.021    dd/clk_IBUF_BUFG
    SLICE_X7Y85          FDRE                                         r  dd/DR_reg[1]/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X7Y85          FDRE (Setup_fdre_C_D)        0.029    15.273    dd/DR_reg[1]
  -------------------------------------------------------------------
                         required time                         15.273    
                         arrival time                         -13.989    
  -------------------------------------------------------------------
                         slack                                  1.284    

Slack (MET) :             1.295ns  (required time - arrival time)
  Source:                 d11/FSM_sequential_cs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dd/DR_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.789ns  (logic 4.986ns (56.732%)  route 3.803ns (43.268%))
  Logic Levels:           5  (DSP48E1=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.634     5.237    d11/clk_IBUF_BUFG
    SLICE_X12Y80         FDRE                                         r  d11/FSM_sequential_cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y80         FDRE (Prop_fdre_C_Q)         0.478     5.715 r  d11/FSM_sequential_cs_reg[1]/Q
                         net (fo=19, routed)          0.696     6.411    d11/Q[1]
    SLICE_X13Y81         LUT3 (Prop_lut3_I1_O)        0.295     6.706 r  d11/p_i_22/O
                         net (fo=1, routed)           0.604     7.310    p1/A[10]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[10]_P[11])
                                                      3.841    11.151 r  p1/p/P[11]
                         net (fo=5, routed)           1.152    12.303    p1/p_n_94
    SLICE_X10Y83         LUT4 (Prop_lut4_I1_O)        0.124    12.427 r  p1/DR[1]_i_4/O
                         net (fo=2, routed)           0.462    12.889    p1/DR[1]_i_4_n_0
    SLICE_X12Y83         LUT6 (Prop_lut6_I0_O)        0.124    13.013 r  p1/DR[0]_i_3/O
                         net (fo=1, routed)           0.888    13.901    f1/DR_reg[0]_0
    SLICE_X6Y84          LUT6 (Prop_lut6_I3_O)        0.124    14.025 r  f1/DR[0]_i_1/O
                         net (fo=1, routed)           0.000    14.025    dd/D[0]
    SLICE_X6Y84          FDRE                                         r  dd/DR_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.597    15.020    dd/clk_IBUF_BUFG
    SLICE_X6Y84          FDRE                                         r  dd/DR_reg[0]/C
                         clock pessimism              0.259    15.279    
                         clock uncertainty           -0.035    15.243    
    SLICE_X6Y84          FDRE (Setup_fdre_C_D)        0.077    15.320    dd/DR_reg[0]
  -------------------------------------------------------------------
                         required time                         15.320    
                         arrival time                         -14.025    
  -------------------------------------------------------------------
                         slack                                  1.295    

Slack (MET) :             5.176ns  (required time - arrival time)
  Source:                 nolabel_line42/f1/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line42/f1/cnt_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.709ns  (logic 2.424ns (51.478%)  route 2.285ns (48.522%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.708     5.311    nolabel_line42/f1/clk_IBUF_BUFG
    SLICE_X3Y77          FDCE                                         r  nolabel_line42/f1/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDCE (Prop_fdce_C_Q)         0.456     5.767 r  nolabel_line42/f1/cnt_reg[1]/Q
                         net (fo=2, routed)           0.862     6.629    nolabel_line42/f1/cnt[1]
    SLICE_X2Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.266 r  nolabel_line42/f1/cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.266    nolabel_line42/f1/cnt_reg[4]_i_2_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.383 r  nolabel_line42/f1/cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.383    nolabel_line42/f1/cnt_reg[8]_i_2_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.500 r  nolabel_line42/f1/cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.500    nolabel_line42/f1/cnt_reg[12]_i_2_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.617 r  nolabel_line42/f1/cnt_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.617    nolabel_line42/f1/cnt_reg[16]_i_2_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.734 r  nolabel_line42/f1/cnt_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.734    nolabel_line42/f1/cnt_reg[20]_i_2_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.851 r  nolabel_line42/f1/cnt_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.851    nolabel_line42/f1/cnt_reg[24]_i_2_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.968 r  nolabel_line42/f1/cnt_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.968    nolabel_line42/f1/cnt_reg[28]_i_2_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.291 r  nolabel_line42/f1/cnt_reg[31]_i_6/O[1]
                         net (fo=1, routed)           0.640     8.931    nolabel_line42/f1/data0[30]
    SLICE_X3Y85          LUT5 (Prop_lut5_I4_O)        0.306     9.237 r  nolabel_line42/f1/cnt[30]_i_1/O
                         net (fo=1, routed)           0.783    10.019    nolabel_line42/f1/cnt_0[30]
    SLICE_X3Y85          FDCE                                         r  nolabel_line42/f1/cnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.600    15.023    nolabel_line42/f1/clk_IBUF_BUFG
    SLICE_X3Y85          FDCE                                         r  nolabel_line42/f1/cnt_reg[30]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X3Y85          FDCE (Setup_fdce_C_D)       -0.067    15.195    nolabel_line42/f1/cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         15.195    
                         arrival time                         -10.019    
  -------------------------------------------------------------------
                         slack                                  5.176    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 aa/ra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line43/rf_reg_0_31_13_13/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.901%)  route 0.252ns (64.099%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.599     1.518    aa/clk_IBUF_BUFG
    SLICE_X7Y86          FDRE                                         r  aa/ra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  aa/ra_reg[0]/Q
                         net (fo=22, routed)          0.252     1.911    nolabel_line43/rf_reg_0_31_13_13/A0
    SLICE_X6Y86          RAMS32                                       r  nolabel_line43/rf_reg_0_31_13_13/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.869     2.034    nolabel_line43/rf_reg_0_31_13_13/WCLK
    SLICE_X6Y86          RAMS32                                       r  nolabel_line43/rf_reg_0_31_13_13/SP/CLK
                         clock pessimism             -0.502     1.531    
    SLICE_X6Y86          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.841    nolabel_line43/rf_reg_0_31_13_13/SP
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 aa/ra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line43/rf_reg_0_31_14_14/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.901%)  route 0.252ns (64.099%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.599     1.518    aa/clk_IBUF_BUFG
    SLICE_X7Y86          FDRE                                         r  aa/ra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  aa/ra_reg[0]/Q
                         net (fo=22, routed)          0.252     1.911    nolabel_line43/rf_reg_0_31_14_14/A0
    SLICE_X6Y86          RAMS32                                       r  nolabel_line43/rf_reg_0_31_14_14/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.869     2.034    nolabel_line43/rf_reg_0_31_14_14/WCLK
    SLICE_X6Y86          RAMS32                                       r  nolabel_line43/rf_reg_0_31_14_14/SP/CLK
                         clock pessimism             -0.502     1.531    
    SLICE_X6Y86          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.841    nolabel_line43/rf_reg_0_31_14_14/SP
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 aa/ra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line43/rf_reg_0_31_15_15/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.901%)  route 0.252ns (64.099%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.599     1.518    aa/clk_IBUF_BUFG
    SLICE_X7Y86          FDRE                                         r  aa/ra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  aa/ra_reg[0]/Q
                         net (fo=22, routed)          0.252     1.911    nolabel_line43/rf_reg_0_31_15_15/A0
    SLICE_X6Y86          RAMS32                                       r  nolabel_line43/rf_reg_0_31_15_15/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.869     2.034    nolabel_line43/rf_reg_0_31_15_15/WCLK
    SLICE_X6Y86          RAMS32                                       r  nolabel_line43/rf_reg_0_31_15_15/SP/CLK
                         clock pessimism             -0.502     1.531    
    SLICE_X6Y86          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.841    nolabel_line43/rf_reg_0_31_15_15/SP
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 aa/ra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line43/rf_reg_0_31_1_1/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.901%)  route 0.252ns (64.099%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.599     1.518    aa/clk_IBUF_BUFG
    SLICE_X7Y86          FDRE                                         r  aa/ra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  aa/ra_reg[0]/Q
                         net (fo=22, routed)          0.252     1.911    nolabel_line43/rf_reg_0_31_1_1/A0
    SLICE_X6Y86          RAMS32                                       r  nolabel_line43/rf_reg_0_31_1_1/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.869     2.034    nolabel_line43/rf_reg_0_31_1_1/WCLK
    SLICE_X6Y86          RAMS32                                       r  nolabel_line43/rf_reg_0_31_1_1/SP/CLK
                         clock pessimism             -0.502     1.531    
    SLICE_X6Y86          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.841    nolabel_line43/rf_reg_0_31_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 aa/ra_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line43/rf_reg_0_31_13_13/SP/ADR1
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.848%)  route 0.239ns (65.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.599     1.518    aa/clk_IBUF_BUFG
    SLICE_X7Y86          FDRE                                         r  aa/ra_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDRE (Prop_fdre_C_Q)         0.128     1.646 r  aa/ra_reg[1]/Q
                         net (fo=21, routed)          0.239     1.886    nolabel_line43/rf_reg_0_31_13_13/A1
    SLICE_X6Y86          RAMS32                                       r  nolabel_line43/rf_reg_0_31_13_13/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.869     2.034    nolabel_line43/rf_reg_0_31_13_13/WCLK
    SLICE_X6Y86          RAMS32                                       r  nolabel_line43/rf_reg_0_31_13_13/SP/CLK
                         clock pessimism             -0.502     1.531    
    SLICE_X6Y86          RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.255     1.786    nolabel_line43/rf_reg_0_31_13_13/SP
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 aa/ra_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line43/rf_reg_0_31_14_14/SP/ADR1
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.848%)  route 0.239ns (65.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.599     1.518    aa/clk_IBUF_BUFG
    SLICE_X7Y86          FDRE                                         r  aa/ra_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDRE (Prop_fdre_C_Q)         0.128     1.646 r  aa/ra_reg[1]/Q
                         net (fo=21, routed)          0.239     1.886    nolabel_line43/rf_reg_0_31_14_14/A1
    SLICE_X6Y86          RAMS32                                       r  nolabel_line43/rf_reg_0_31_14_14/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.869     2.034    nolabel_line43/rf_reg_0_31_14_14/WCLK
    SLICE_X6Y86          RAMS32                                       r  nolabel_line43/rf_reg_0_31_14_14/SP/CLK
                         clock pessimism             -0.502     1.531    
    SLICE_X6Y86          RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.255     1.786    nolabel_line43/rf_reg_0_31_14_14/SP
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 aa/ra_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line43/rf_reg_0_31_15_15/SP/ADR1
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.848%)  route 0.239ns (65.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.599     1.518    aa/clk_IBUF_BUFG
    SLICE_X7Y86          FDRE                                         r  aa/ra_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDRE (Prop_fdre_C_Q)         0.128     1.646 r  aa/ra_reg[1]/Q
                         net (fo=21, routed)          0.239     1.886    nolabel_line43/rf_reg_0_31_15_15/A1
    SLICE_X6Y86          RAMS32                                       r  nolabel_line43/rf_reg_0_31_15_15/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.869     2.034    nolabel_line43/rf_reg_0_31_15_15/WCLK
    SLICE_X6Y86          RAMS32                                       r  nolabel_line43/rf_reg_0_31_15_15/SP/CLK
                         clock pessimism             -0.502     1.531    
    SLICE_X6Y86          RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.255     1.786    nolabel_line43/rf_reg_0_31_15_15/SP
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 aa/ra_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line43/rf_reg_0_31_1_1/SP/ADR1
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.848%)  route 0.239ns (65.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.599     1.518    aa/clk_IBUF_BUFG
    SLICE_X7Y86          FDRE                                         r  aa/ra_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDRE (Prop_fdre_C_Q)         0.128     1.646 r  aa/ra_reg[1]/Q
                         net (fo=21, routed)          0.239     1.886    nolabel_line43/rf_reg_0_31_1_1/A1
    SLICE_X6Y86          RAMS32                                       r  nolabel_line43/rf_reg_0_31_1_1/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.869     2.034    nolabel_line43/rf_reg_0_31_1_1/WCLK
    SLICE_X6Y86          RAMS32                                       r  nolabel_line43/rf_reg_0_31_1_1/SP/CLK
                         clock pessimism             -0.502     1.531    
    SLICE_X6Y86          RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.255     1.786    nolabel_line43/rf_reg_0_31_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 dd/DR_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line43/rf_reg_0_31_15_15/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.264%)  route 0.114ns (44.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.599     1.518    dd/clk_IBUF_BUFG
    SLICE_X5Y86          FDRE                                         r  dd/DR_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  dd/DR_reg[15]/Q
                         net (fo=3, routed)           0.114     1.773    nolabel_line43/rf_reg_0_31_15_15/D
    SLICE_X6Y86          RAMS32                                       r  nolabel_line43/rf_reg_0_31_15_15/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.869     2.034    nolabel_line43/rf_reg_0_31_15_15/WCLK
    SLICE_X6Y86          RAMS32                                       r  nolabel_line43/rf_reg_0_31_15_15/SP/CLK
                         clock pessimism             -0.500     1.533    
    SLICE_X6Y86          RAMS32 (Hold_rams32_CLK_I)
                                                      0.124     1.657    nolabel_line43/rf_reg_0_31_15_15/SP
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dd/DR_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line43/rf_reg_0_31_14_14/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.131%)  route 0.115ns (44.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.599     1.518    dd/clk_IBUF_BUFG
    SLICE_X4Y86          FDRE                                         r  dd/DR_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  dd/DR_reg[14]/Q
                         net (fo=3, routed)           0.115     1.774    nolabel_line43/rf_reg_0_31_14_14/D
    SLICE_X6Y86          RAMS32                                       r  nolabel_line43/rf_reg_0_31_14_14/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.869     2.034    nolabel_line43/rf_reg_0_31_14_14/WCLK
    SLICE_X6Y86          RAMS32                                       r  nolabel_line43/rf_reg_0_31_14_14/SP/CLK
                         clock pessimism             -0.500     1.533    
    SLICE_X6Y86          RAMS32 (Hold_rams32_CLK_I)
                                                      0.120     1.653    nolabel_line43/rf_reg_0_31_14_14/SP
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X7Y86     aa/ra_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X7Y86     aa/ra_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X5Y84     aa/ra_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X5Y84     aa/ra_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X7Y86     aa/ra_reg[4]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X13Y79    p1/t_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X12Y82    p1/t_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X13Y82    p1/t_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X13Y84    p1/t_reg[12]/C
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y86     nolabel_line43/rf_reg_0_31_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y86     nolabel_line43/rf_reg_0_31_10_10/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y86     nolabel_line43/rf_reg_0_31_11_11/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y86     nolabel_line43/rf_reg_0_31_12_12/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y86     nolabel_line43/rf_reg_0_31_13_13/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y86     nolabel_line43/rf_reg_0_31_13_13/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y86     nolabel_line43/rf_reg_0_31_14_14/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y86     nolabel_line43/rf_reg_0_31_14_14/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y86     nolabel_line43/rf_reg_0_31_15_15/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y86     nolabel_line43/rf_reg_0_31_15_15/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y86     nolabel_line43/rf_reg_0_31_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y86     nolabel_line43/rf_reg_0_31_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y86     nolabel_line43/rf_reg_0_31_10_10/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y86     nolabel_line43/rf_reg_0_31_10_10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y86     nolabel_line43/rf_reg_0_31_11_11/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y86     nolabel_line43/rf_reg_0_31_11_11/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y86     nolabel_line43/rf_reg_0_31_12_12/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y86     nolabel_line43/rf_reg_0_31_12_12/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y86     nolabel_line43/rf_reg_0_31_13_13/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y86     nolabel_line43/rf_reg_0_31_13_13/SP/CLK



