
---------- Begin Simulation Statistics ----------
final_tick                               1044631963500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 105458                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739080                       # Number of bytes of host memory used
host_op_rate                                   105766                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 13663.67                       # Real time elapsed on the host
host_tick_rate                               76453251                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1440943593                       # Number of instructions simulated
sim_ops                                    1445148611                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.044632                       # Number of seconds simulated
sim_ticks                                1044631963500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.978076                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              167944738                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           190893851                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         14897156                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        259038892                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          21846224                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       22385812                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          539588                       # Number of indirect misses.
system.cpu0.branchPred.lookups              328727090                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2148252                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1050452                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          9099074                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 313654942                       # Number of branches committed
system.cpu0.commit.bw_lim_events             32596784                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3160600                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       45498255                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1250517747                       # Number of instructions committed
system.cpu0.commit.committedOps            1251571495                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1923890621                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.650542                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.394396                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1315127704     68.36%     68.36% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    363153068     18.88%     87.23% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     85714664      4.46%     91.69% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     83602327      4.35%     96.03% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     26416498      1.37%     97.41% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      8352710      0.43%     97.84% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      4509758      0.23%     98.08% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      4417108      0.23%     98.31% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     32596784      1.69%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1923890621                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            24112805                       # Number of function calls committed.
system.cpu0.commit.int_insts               1209817777                       # Number of committed integer instructions.
system.cpu0.commit.loads                    388697235                       # Number of loads committed
system.cpu0.commit.membars                    2104071                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2104077      0.17%      0.17% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       699530427     55.89%     56.06% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       11833132      0.95%     57.01% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2099835      0.17%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      389747679     31.14%     88.31% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     146256295     11.69%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1251571495                       # Class of committed instruction
system.cpu0.commit.refs                     536004002                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1250517747                       # Number of Instructions Simulated
system.cpu0.committedOps                   1251571495                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.664133                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.664133                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            261843640                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              5820159                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           166536265                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1315899617                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               745375360                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                917299708                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               9107351                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             13680836                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3299380                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  328727090                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                232573088                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1195159348                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              5788890                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          163                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1339211106                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  55                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          256                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               29810950                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.157964                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         726860142                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         189790962                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.643534                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1936925439                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.691955                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.913896                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               991121183     51.17%     51.17% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               702773548     36.28%     87.45% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               124116273      6.41%     93.86% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                97625924      5.04%     98.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                16548814      0.85%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2461352      0.13%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  173493      0.01%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     444      0.00%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 2104408      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1936925439                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      24                       # number of floating regfile writes
system.cpu0.idleCycles                      144101826                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             9166766                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               319153904                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.620811                       # Inst execution rate
system.cpu0.iew.exec_refs                   562052439                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 151663048                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              213597405                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            408459070                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1056743                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          5274413                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           152193917                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1297039386                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            410389391                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          4933584                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1291923942                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                999283                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              5087555                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               9107351                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              7256960                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       133707                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        21241734                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        76183                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         7119                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4878343                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     19761835                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      4887150                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          7119                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       394380                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       8772386                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                589062375                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1283603805                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.842349                       # average fanout of values written-back
system.cpu0.iew.wb_producers                496195992                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.616813                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1283663617                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1585595481                       # number of integer regfile reads
system.cpu0.int_regfile_writes              822982386                       # number of integer regfile writes
system.cpu0.ipc                              0.600914                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.600914                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2106145      0.16%      0.16% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            716792282     55.27%     55.43% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            11842013      0.91%     56.35% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2100423      0.16%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           413246426     31.87%     88.37% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          150770185     11.63%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             10      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1296857526                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     56                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                108                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           52                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                54                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1555511                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001199                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 295351     18.99%     18.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     9      0.00%     18.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     18.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     18.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     18.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     18.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     18.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     18.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     18.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     18.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     18.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     18.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     18.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     18.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     18.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     18.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     18.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     18.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     18.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     18.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     18.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     18.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     18.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     18.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     18.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     18.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     18.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     18.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     18.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     18.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     18.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     18.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     18.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     18.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     18.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     18.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     18.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     18.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     18.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     18.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     18.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     18.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     18.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1004969     64.61%     83.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               255178     16.40%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1296306836                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4532302683                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1283603753                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1342514149                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1293878414                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1296857526                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3160972                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       45467888                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           106789                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           372                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     13038783                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1936925439                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.669544                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.864483                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1032598323     53.31%     53.31% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          610024527     31.49%     84.81% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          209306757     10.81%     95.61% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           75152000      3.88%     99.49% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            7987902      0.41%     99.90% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             771657      0.04%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             763596      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             193400      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             127277      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1936925439                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.623181                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         11012804                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         2503359                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           408459070                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          152193917                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2059                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2081027265                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     8236708                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              229281886                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            800543261                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               7651596                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               756124107                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               9484204                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                13804                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1609028744                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1311253259                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          846061383                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                909292420                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              15734951                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               9107351                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             32947929                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                45518118                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1609028700                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        171746                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              6205                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 15715708                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          6189                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3188337366                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2607187521                       # The number of ROB writes
system.cpu0.timesIdled                       22319602                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2026                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            87.918727                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               12493033                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            14209752                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2251347                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         19231029                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            660788                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         776152                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          115364                       # Number of indirect misses.
system.cpu1.branchPred.lookups               22348439                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        41734                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1050217                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1609739                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  16228945                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1933931                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3151394                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       14456136                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            67680471                       # Number of instructions committed
system.cpu1.commit.committedOps              68730902                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    294866421                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.233092                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.942481                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    265462879     90.03%     90.03% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     14943219      5.07%     95.10% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      5457895      1.85%     96.95% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      4185979      1.42%     98.37% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1140827      0.39%     98.75% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       494931      0.17%     98.92% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       922775      0.31%     99.23% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       323985      0.11%     99.34% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1933931      0.66%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    294866421                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1074899                       # Number of function calls committed.
system.cpu1.commit.int_insts                 65715497                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16752091                       # Number of loads committed
system.cpu1.commit.membars                    2100514                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2100514      3.06%      3.06% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        43602852     63.44%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       17802308     25.90%     92.40% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       5225084      7.60%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         68730902                       # Class of committed instruction
system.cpu1.commit.refs                      23027404                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   67680471                       # Number of Instructions Simulated
system.cpu1.committedOps                     68730902                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.430988                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.430988                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            230462041                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               670632                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            11725219                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              89304760                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                18421315                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 45006429                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1611037                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1397343                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2295596                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   22348439                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 15551313                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    277395809                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               336621                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      96534179                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                4505290                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.074522                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          18147963                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          13153821                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.321897                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         297796418                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.329599                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.770546                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               235742160     79.16%     79.16% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                39305444     13.20%     92.36% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                13217844      4.44%     96.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 7325511      2.46%     99.26% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1212599      0.41%     99.67% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  373320      0.13%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  618790      0.21%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      11      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     739      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           297796418                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        2094935                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1671574                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                18097018                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.255212                       # Inst execution rate
system.cpu1.iew.exec_refs                    25751373                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   6624828                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              199726872                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             20901190                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1244370                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1746550                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             7342860                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           83162609                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             19126545                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1365833                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             76535931                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                785686                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              3883039                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1611037                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              5913257                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        54491                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          676779                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        30065                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         1823                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         9839                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      4149099                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1067547                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          1823                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       607076                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1064498                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 43057220                       # num instructions consuming a value
system.cpu1.iew.wb_count                     75515013                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.831235                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 35790679                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.251808                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      75557969                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                97508284                       # number of integer regfile reads
system.cpu1.int_regfile_writes               50401056                       # number of integer regfile writes
system.cpu1.ipc                              0.225683                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.225683                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2100732      2.70%      2.70% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             49647595     63.73%     66.43% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  54      0.00%     66.43% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   90      0.00%     66.43% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     66.43% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     66.43% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     66.43% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     66.43% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     66.43% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     66.43% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     66.43% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     66.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     66.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     66.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     66.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     66.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     66.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     66.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     66.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     66.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     66.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     66.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     66.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     66.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     66.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     66.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     66.43% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            20510341     26.33%     92.76% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            5642940      7.24%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              77901764                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1446999                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.018575                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 296217     20.47%     20.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     20.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     20.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     20.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     20.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     20.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     20.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     20.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     20.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     20.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     20.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     20.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     20.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     20.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     20.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     20.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     20.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     20.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     20.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     20.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     20.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     20.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     20.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     20.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     20.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     20.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     20.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     20.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     20.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     20.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     20.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     20.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     20.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     20.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     20.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     20.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     20.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     20.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     20.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     20.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     20.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     20.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     20.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                937261     64.77%     85.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               213517     14.76%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              77248015                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         455163090                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     75515001                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         97595568                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  79386927                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 77901764                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3775682                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       14431706                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           116173                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        624288                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      7889137                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    297796418                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.261594                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.727434                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          249082125     83.64%     83.64% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           31472395     10.57%     94.21% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           10583547      3.55%     97.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            3533286      1.19%     98.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1984292      0.67%     99.62% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             449080      0.15%     99.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             457964      0.15%     99.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             137767      0.05%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              95962      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      297796418                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.259767                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          8595668                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1105965                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            20901190                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            7342860                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    218                       # number of misc regfile reads
system.cpu1.numCycles                       299891353                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1789356933                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              212072641                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             45689059                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               5730460                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                20772376                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               2896944                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                24294                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            110835789                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              87080005                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           58307451                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 44189545                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              10178218                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1611037                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             19115866                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                12618392                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       110835777                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         34953                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               920                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 13101637                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           920                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   376118397                       # The number of ROB reads
system.cpu1.rob.rob_writes                  169309777                       # The number of ROB writes
system.cpu1.timesIdled                          70416                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            87.798827                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               11298436                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            12868550                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          1634680                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         16553052                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            612792                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         624530                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses           11738                       # Number of indirect misses.
system.cpu2.branchPred.lookups               19264008                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted        31382                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                       1050224                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1199885                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  15103510                       # Number of branches committed
system.cpu2.commit.bw_lim_events              1790697                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        3151395                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts        9738211                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            64198780                       # Number of instructions committed
system.cpu2.commit.committedOps              65249214                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    278846142                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.233997                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.946981                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    251191850     90.08%     90.08% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     13911379      4.99%     95.07% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      5130197      1.84%     96.91% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      4020062      1.44%     98.35% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       977154      0.35%     98.70% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       470079      0.17%     98.87% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6      1050400      0.38%     99.25% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       304324      0.11%     99.36% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      1790697      0.64%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    278846142                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls             1013839                       # Number of function calls committed.
system.cpu2.commit.int_insts                 62349631                       # Number of committed integer instructions.
system.cpu2.commit.loads                     15863214                       # Number of loads committed
system.cpu2.commit.membars                    2100519                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      2100519      3.22%      3.22% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        41202456     63.15%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             44      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              88      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       16913438     25.92%     92.29% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       5032657      7.71%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         65249214                       # Class of committed instruction
system.cpu2.commit.refs                      21946107                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   64198780                       # Number of Instructions Simulated
system.cpu2.committedOps                     65249214                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              4.393866                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        4.393866                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            223761129                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               458805                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            10709207                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              79047178                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                15700377                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 37796373                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1201056                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts              1136846                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              2410572                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   19264008                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 13767214                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    263398816                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               294040                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           22                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      82491171                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                3271702                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.068293                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          15834815                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          11911228                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.292438                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         280869507                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.297445                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.719073                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               227346409     80.94%     80.94% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                33933873     12.08%     93.03% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                11247723      4.00%     97.03% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 6816865      2.43%     99.46% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 1121602      0.40%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  241774      0.09%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  161054      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                      13      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     194      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           280869507                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                        1211353                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1257659                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                16485436                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.254936                       # Inst execution rate
system.cpu2.iew.exec_refs                    24464516                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   6406164                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              190660010                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             18473485                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           1051164                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1253690                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             6738107                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           74965714                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             18058352                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1229533                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             71912607                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                967946                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              3888856                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1201056                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              6075779                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        54364                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          596798                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses        26115                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         1744                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads        11632                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      2610271                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       655214                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          1744                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       356323                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        901336                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 41038461                       # num instructions consuming a value
system.cpu2.iew.wb_count                     70993326                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.830931                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 34100136                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.251677                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      71034653                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                91574292                       # number of integer regfile reads
system.cpu2.int_regfile_writes               47680971                       # number of integer regfile writes
system.cpu2.ipc                              0.227590                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.227590                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          2100738      2.87%      2.87% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             46197972     63.16%     66.03% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  47      0.00%     66.03% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   90      0.00%     66.03% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     66.03% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     66.03% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     66.03% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     66.03% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     66.03% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     66.03% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     66.03% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     66.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     66.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     66.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     66.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     66.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     66.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     66.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     66.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     66.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     66.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     66.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     66.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     66.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     66.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     66.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     66.03% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            19413067     26.54%     92.58% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            5430214      7.42%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              73142140                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                    1422066                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.019442                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 291019     20.46%     20.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     20.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     20.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     20.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     20.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     20.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     20.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     20.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     20.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     20.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     20.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     20.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     20.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     20.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     20.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     20.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     20.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     20.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     20.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     20.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     20.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     20.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     20.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     20.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     20.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     20.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     20.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     20.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     20.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     20.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     20.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     20.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     20.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     20.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     20.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     20.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     20.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     20.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     20.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     20.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     20.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     20.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     20.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                920353     64.72%     85.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite               210690     14.82%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              72463452                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         428681377                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     70993314                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         84683359                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  71813925                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 73142140                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            3151789                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined        9716499                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           105552                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved           394                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      4277147                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    280869507                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.260413                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.727390                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          235103569     83.71%     83.71% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           29774157     10.60%     94.31% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            9649944      3.44%     97.74% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            3354287      1.19%     98.94% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1919311      0.68%     99.62% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             401693      0.14%     99.76% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             437099      0.16%     99.92% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             138645      0.05%     99.97% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              90802      0.03%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      280869507                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.259295                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          7147412                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          907592                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            18473485                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            6738107                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    219                       # number of misc regfile reads
system.cpu2.numCycles                       282080860                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                  1807167385                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              204786782                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             43499404                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               6921379                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                17659635                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               2692093                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                22986                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             99392984                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              77666494                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           52084812                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 37697217                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               9721901                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1201056                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             19491786                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 8585408                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        99392972                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         33031                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               919                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 13812749                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           918                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   352041752                       # The number of ROB reads
system.cpu2.rob.rob_writes                  152002877                       # The number of ROB writes
system.cpu2.timesIdled                          66390                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            82.763203                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                9956746                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            12030402                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          1325653                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         14663019                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            509446                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         519020                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            9574                       # Number of indirect misses.
system.cpu3.branchPred.lookups               16877069                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted        18858                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                       1050192                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           938793                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  13569551                       # Number of branches committed
system.cpu3.commit.bw_lim_events              1756704                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        3151318                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        7676035                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            58546595                       # Number of instructions committed
system.cpu3.commit.committedOps              59597000                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    248101401                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.240212                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.973379                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    223346835     90.02%     90.02% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     12439709      5.01%     95.04% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      4499323      1.81%     96.85% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      3488893      1.41%     98.26% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       816524      0.33%     98.59% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       428694      0.17%     98.76% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6      1044265      0.42%     99.18% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       280454      0.11%     99.29% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      1756704      0.71%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    248101401                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              865516                       # Number of function calls committed.
system.cpu3.commit.int_insts                 56845657                       # Number of committed integer instructions.
system.cpu3.commit.loads                     14732281                       # Number of loads committed
system.cpu3.commit.membars                    2100485                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      2100485      3.52%      3.52% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        37250045     62.50%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             44      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              88      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       15782473     26.48%     92.51% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       4463853      7.49%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         59597000                       # Class of committed instruction
system.cpu3.commit.refs                      20246338                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   58546595                       # Number of Instructions Simulated
system.cpu3.committedOps                     59597000                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              4.283164                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        4.283164                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            200852782                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               406596                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             9454330                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              70390542                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                13092943                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 32506789                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                939678                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts              1012945                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              2309299                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   16877069                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 12233085                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    234643693                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               231599                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles            5                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      73121047                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                2653076                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.067302                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          13731253                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          10466192                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.291592                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         249701491                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.297045                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.716373                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               201961106     80.88%     80.88% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                30422024     12.18%     93.06% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 9999346      4.00%     97.07% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 6033537      2.42%     99.49% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  927799      0.37%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  206476      0.08%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  150990      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       9      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     204      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           249701491                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                        1063159                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              984512                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                14671942                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.258772                       # Inst execution rate
system.cpu3.iew.exec_refs                    22259977                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   5721996                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              167058854                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             16810434                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           1051076                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           980917                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             5945351                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           67253543                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             16537981                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           959763                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             64890970                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                885911                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              4144066                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                939678                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              6253991                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        48822                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          497428                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses        21935                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation         1065                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads        10065                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      2078153                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       431294                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents          1065                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       251706                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        732806                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 37903968                       # num instructions consuming a value
system.cpu3.iew.wb_count                     64164665                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.833507                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 31593230                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.255876                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      64199356                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                82391618                       # number of integer regfile reads
system.cpu3.int_regfile_writes               43252675                       # number of integer regfile writes
system.cpu3.ipc                              0.233472                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.233472                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          2100694      3.19%      3.19% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             41206816     62.58%     65.77% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  47      0.00%     65.77% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   88      0.00%     65.77% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     65.77% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     65.77% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     65.77% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     65.77% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     65.77% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     65.77% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     65.77% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     65.77% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     65.77% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     65.77% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     65.77% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     65.77% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     65.77% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     65.77% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     65.77% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     65.77% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     65.77% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.77% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     65.77% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     65.77% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.77% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.77% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.77% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.77% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.77% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.77% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     65.77% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.77% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.77% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.77% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.77% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.77% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.77% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.77% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     65.77% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     65.77% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.77% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.77% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.77% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.77% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.77% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.77% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     65.77% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            17819993     27.06%     92.83% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            4723083      7.17%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              65850733                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                    1401174                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.021278                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 287919     20.55%     20.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     20.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     20.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     20.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     20.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     20.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     20.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     20.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     20.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     20.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     20.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     20.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     20.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     20.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     20.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     20.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     20.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     20.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     20.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     20.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     20.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     20.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     20.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     20.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     20.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     20.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     20.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     20.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     20.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     20.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     20.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     20.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     20.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     20.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     20.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     20.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     20.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     20.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     20.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     20.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     20.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     20.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     20.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                910151     64.96%     85.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite               203100     14.49%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              65151197                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         382898261                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     64164653                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         74910840                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  64101892                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 65850733                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            3151651                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        7656542                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            94158                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           333                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      3280431                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    249701491                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.263718                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.737373                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          208607756     83.54%     83.54% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           27045616     10.83%     94.37% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            8234907      3.30%     97.67% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2902635      1.16%     98.83% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1856588      0.74%     99.58% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             408166      0.16%     99.74% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             438905      0.18%     99.92% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             128558      0.05%     99.97% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              78360      0.03%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      249701491                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.262600                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          6871811                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          770433                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            16810434                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            5945351                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    209                       # number of misc regfile reads
system.cpu3.numCycles                       250764650                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                  1838483308                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              181437496                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             39881908                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               7077132                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                14849079                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               2348484                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                21778                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             88354593                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              69323220                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           46686043                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 32590728                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents              10155178                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                939678                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             19848848                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 6804135                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        88354581                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         35662                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               880                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 13815322                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           879                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   313616523                       # The number of ROB reads
system.cpu3.rob.rob_writes                  136149555                       # The number of ROB writes
system.cpu3.timesIdled                          46575                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued          2174368                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                96897                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             2375935                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              16093465                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      6507426                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      12918983                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1033290                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       117315                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     52573275                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      5185330                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    105895414                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        5302645                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1044631963500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            3460058                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3730719                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2680727                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              894                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            637                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3043967                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3043926                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3460064                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1937                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     19422929                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               19422929                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    655020992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               655020992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1393                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           6507499                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 6507499    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             6507499                       # Request fanout histogram
system.membus.respLayer1.occupancy        34625684824                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         29488332043                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                265                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          133                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    6791307413.533834                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   43600938854.202705                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          129     96.99%     96.99% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.75%     97.74% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.75%     98.50% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.75%     99.25% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::4e+11-4.5e+11            1      0.75%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        12000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 441707981000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            133                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   141388077500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 903243886000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1044631963500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     13685562                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        13685562                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     13685562                       # number of overall hits
system.cpu2.icache.overall_hits::total       13685562                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        81652                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         81652                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        81652                       # number of overall misses
system.cpu2.icache.overall_misses::total        81652                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1665131000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1665131000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1665131000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1665131000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     13767214                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     13767214                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     13767214                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     13767214                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.005931                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.005931                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.005931                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.005931                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 20393.021604                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 20393.021604                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 20393.021604                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 20393.021604                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          940                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                8                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs   117.500000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        75908                       # number of writebacks
system.cpu2.icache.writebacks::total            75908                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         5712                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         5712                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         5712                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         5712                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        75940                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        75940                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        75940                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        75940                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1501006000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1501006000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1501006000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1501006000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.005516                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.005516                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.005516                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.005516                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 19765.683434                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 19765.683434                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 19765.683434                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 19765.683434                       # average overall mshr miss latency
system.cpu2.icache.replacements                 75908                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     13685562                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       13685562                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        81652                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        81652                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1665131000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1665131000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     13767214                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     13767214                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.005931                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.005931                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 20393.021604                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 20393.021604                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         5712                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         5712                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        75940                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        75940                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1501006000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1501006000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.005516                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.005516                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 19765.683434                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 19765.683434                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1044631963500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.989278                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           13496219                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            75908                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           177.797057                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        347728000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.989278                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999665                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999665                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         27610368                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        27610368                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1044631963500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     17667406                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17667406                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     17667406                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17667406                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      4595456                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       4595456                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      4595456                       # number of overall misses
system.cpu2.dcache.overall_misses::total      4595456                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 454902906873                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 454902906873                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 454902906873                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 454902906873                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     22262862                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     22262862                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     22262862                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     22262862                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.206418                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.206418                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.206418                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.206418                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 98989.720905                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 98989.720905                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 98989.720905                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 98989.720905                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      4753230                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       334274                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            60370                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           3697                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    78.734968                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    90.417636                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1377771                       # number of writebacks
system.cpu2.dcache.writebacks::total          1377771                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      3631422                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      3631422                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      3631422                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      3631422                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       964034                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       964034                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       964034                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       964034                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  95417925190                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  95417925190                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  95417925190                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  95417925190                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.043302                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.043302                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.043302                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.043302                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 98977.759280                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 98977.759280                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 98977.759280                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 98977.759280                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1377771                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     14617335                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       14617335                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      2613291                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      2613291                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 253169079000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 253169079000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     17230626                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     17230626                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.151665                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.151665                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 96877.492403                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 96877.492403                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      2074523                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      2074523                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       538768                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       538768                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  48261526000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  48261526000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.031268                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.031268                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 89577.565854                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 89577.565854                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      3050071                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       3050071                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      1982165                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      1982165                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 201733827873                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 201733827873                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      5032236                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      5032236                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.393893                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.393893                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 101774.487933                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 101774.487933                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data      1556899                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total      1556899                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       425266                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       425266                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  47156399190                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  47156399190                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.084508                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.084508                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 110886.831277                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 110886.831277                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          336                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          336                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          238                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          238                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      6468000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      6468000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          574                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          574                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.414634                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.414634                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 27176.470588                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 27176.470588                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          121                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          121                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          117                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          117                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data      3623500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      3623500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.203833                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.203833                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 30970.085470                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 30970.085470                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          216                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          216                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          161                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          161                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data       919500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       919500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          377                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          377                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.427056                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.427056                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  5711.180124                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  5711.180124                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          158                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          158                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       786500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       786500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.419098                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.419098                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  4977.848101                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  4977.848101                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       375500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       375500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       350500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       350500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       634820                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         634820                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       415404                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       415404                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  46685149500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  46685149500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data      1050224                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total      1050224                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.395538                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.395538                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 112384.930092                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 112384.930092                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       415404                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       415404                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  46269745500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  46269745500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.395538                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.395538                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 111384.930092                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 111384.930092                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1044631963500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           27.684776                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           19681464                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1379306                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            14.269106                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        347739500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    27.684776                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.865149                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.865149                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         48007408                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        48007408                       # Number of data accesses
system.cpu3.numPwrStateTransitions                231                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          116                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    7921511237.068966                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   46627711568.763519                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          112     96.55%     96.55% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.86%     97.41% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.86%     98.28% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.86%     99.14% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::4e+11-4.5e+11            1      0.86%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        21500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 441707848000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            116                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   125736660000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 918895303500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1044631963500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     12176657                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12176657                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     12176657                       # number of overall hits
system.cpu3.icache.overall_hits::total       12176657                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        56428                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         56428                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        56428                       # number of overall misses
system.cpu3.icache.overall_misses::total        56428                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1309585000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1309585000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1309585000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1309585000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     12233085                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12233085                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     12233085                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12233085                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.004613                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.004613                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.004613                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.004613                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 23208.070461                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 23208.070461                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 23208.070461                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 23208.070461                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          958                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs   159.666667                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        51747                       # number of writebacks
system.cpu3.icache.writebacks::total            51747                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         4649                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         4649                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         4649                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         4649                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        51779                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        51779                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        51779                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        51779                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1176777500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1176777500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1176777500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1176777500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.004233                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.004233                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.004233                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.004233                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 22726.925974                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 22726.925974                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 22726.925974                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 22726.925974                       # average overall mshr miss latency
system.cpu3.icache.replacements                 51747                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     12176657                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12176657                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        56428                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        56428                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1309585000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1309585000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     12233085                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12233085                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.004613                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.004613                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 23208.070461                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 23208.070461                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         4649                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         4649                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        51779                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        51779                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1176777500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1176777500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.004233                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.004233                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 22726.925974                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 22726.925974                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1044631963500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.989105                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           11745392                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            51747                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           226.977255                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        354407000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.989105                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999660                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999660                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         24517949                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        24517949                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1044631963500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     15860081                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        15860081                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     15860081                       # number of overall hits
system.cpu3.dcache.overall_hits::total       15860081                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      4440416                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       4440416                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      4440416                       # number of overall misses
system.cpu3.dcache.overall_misses::total      4440416                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 450094016056                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 450094016056                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 450094016056                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 450094016056                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     20300497                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     20300497                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     20300497                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     20300497                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.218734                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.218734                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.218734                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.218734                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 101363.029062                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 101363.029062                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 101363.029062                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 101363.029062                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      4444596                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       317969                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            54943                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           3533                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    80.894673                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    89.999717                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1256826                       # number of writebacks
system.cpu3.dcache.writebacks::total          1256826                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      3541038                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      3541038                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      3541038                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      3541038                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       899378                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       899378                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       899378                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       899378                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  89667248307                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  89667248307                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  89667248307                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  89667248307                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.044303                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.044303                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.044303                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.044303                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 99699.179107                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 99699.179107                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 99699.179107                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 99699.179107                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1256826                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     13291935                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       13291935                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      2545129                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2545129                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 250754112000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 250754112000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     15837064                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     15837064                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.160707                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.160707                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 98523.144406                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 98523.144406                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      2032232                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      2032232                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       512897                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       512897                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  46618521500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  46618521500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.032386                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.032386                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 90892.560300                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 90892.560300                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      2568146                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       2568146                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      1895287                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1895287                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 199339904056                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 199339904056                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      4463433                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      4463433                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.424625                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.424625                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 105176.632381                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 105176.632381                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data      1508806                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total      1508806                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       386481                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       386481                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  43048726807                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  43048726807                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.086588                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.086588                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 111386.398832                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 111386.398832                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          330                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          330                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          225                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          225                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      6138500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      6138500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          555                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          555                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.405405                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.405405                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 27282.222222                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 27282.222222                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          117                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          117                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          108                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          108                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data      3554500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      3554500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.194595                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.194595                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 32912.037037                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 32912.037037                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          215                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          215                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          176                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          176                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1232500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1232500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          391                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          391                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.450128                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.450128                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  7002.840909                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7002.840909                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          175                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          175                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      1086500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1086500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.447570                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.447570                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  6208.571429                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6208.571429                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       491000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       491000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       462000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       462000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       691138                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         691138                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       359054                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       359054                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  38500484500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  38500484500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data      1050192                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total      1050192                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.341894                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.341894                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 107227.560478                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 107227.560478                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       359054                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       359054                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  38141430500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  38141430500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.341894                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.341894                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 106227.560478                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 106227.560478                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1044631963500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           26.751224                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           17808850                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1258272                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            14.153418                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        354418500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    26.751224                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.835976                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.835976                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           25                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         43961567                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        43961567                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 22                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           11                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    374396318.181818                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   532760490.079842                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           11    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       386000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1311068500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             11                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1040513604000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   4118359500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1044631963500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    203040352                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       203040352                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    203040352                       # number of overall hits
system.cpu0.icache.overall_hits::total      203040352                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     29532736                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      29532736                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     29532736                       # number of overall misses
system.cpu0.icache.overall_misses::total     29532736                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 377486375493                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 377486375493                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 377486375493                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 377486375493                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    232573088                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    232573088                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    232573088                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    232573088                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.126983                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.126983                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.126983                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.126983                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 12781.964241                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 12781.964241                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 12781.964241                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 12781.964241                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2220                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               73                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    30.410959                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     26390691                       # number of writebacks
system.cpu0.icache.writebacks::total         26390691                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      3142012                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      3142012                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      3142012                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      3142012                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     26390724                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     26390724                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     26390724                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     26390724                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 324478073493                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 324478073493                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 324478073493                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 324478073493                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.113473                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.113473                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.113473                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.113473                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12295.156188                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12295.156188                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12295.156188                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12295.156188                       # average overall mshr miss latency
system.cpu0.icache.replacements              26390691                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    203040352                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      203040352                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     29532736                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     29532736                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 377486375493                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 377486375493                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    232573088                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    232573088                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.126983                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.126983                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 12781.964241                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 12781.964241                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      3142012                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      3142012                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     26390724                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     26390724                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 324478073493                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 324478073493                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.113473                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.113473                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12295.156188                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12295.156188                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1044631963500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999949                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          229429583                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         26390691                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.693580                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999949                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        491536899                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       491536899                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1044631963500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    498144390                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       498144390                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    498144390                       # number of overall hits
system.cpu0.dcache.overall_hits::total      498144390                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     31856981                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      31856981                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     31856981                       # number of overall misses
system.cpu0.dcache.overall_misses::total     31856981                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1021517375851                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1021517375851                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1021517375851                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1021517375851                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    530001371                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    530001371                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    530001371                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    530001371                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.060107                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.060107                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.060107                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.060107                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 32065.730769                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 32065.730769                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 32065.730769                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 32065.730769                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      8269384                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       293342                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           159113                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           3218                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    51.971768                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    91.156619                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     22240339                       # number of writebacks
system.cpu0.dcache.writebacks::total         22240339                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     10081099                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     10081099                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     10081099                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     10081099                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     21775882                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     21775882                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     21775882                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     21775882                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 423385652942                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 423385652942                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 423385652942                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 423385652942                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.041086                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.041086                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.041086                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.041086                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 19442.870463                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 19442.870463                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 19442.870463                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 19442.870463                       # average overall mshr miss latency
system.cpu0.dcache.replacements              22240339                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    359187385                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      359187385                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     24561717                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     24561717                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 679753131500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 679753131500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    383749102                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    383749102                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.064005                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.064005                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 27675.309975                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 27675.309975                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      5335741                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      5335741                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     19225976                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     19225976                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 331457347500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 331457347500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.050100                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.050100                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 17240.079125                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17240.079125                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    138957005                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     138957005                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      7295264                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      7295264                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 341764244351                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 341764244351                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    146252269                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    146252269                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.049881                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.049881                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 46847.412835                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 46847.412835                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      4745358                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      4745358                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      2549906                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      2549906                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  91928305442                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  91928305442                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.017435                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.017435                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 36051.644822                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 36051.644822                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2281                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2281                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1864                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1864                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     11961500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     11961500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         4145                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         4145                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.449698                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.449698                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  6417.113734                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6417.113734                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1792                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1792                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           72                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           72                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1372000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1372000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.017370                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.017370                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 19055.555556                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 19055.555556                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3748                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3748                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          294                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          294                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      3048500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      3048500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         4042                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         4042                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.072736                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.072736                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 10369.047619                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 10369.047619                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          289                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          289                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      2761500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      2761500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.071499                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.071499                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  9555.363322                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  9555.363322                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        39000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        39000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        37000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        37000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       584715                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         584715                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       465737                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       465737                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  52846388500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  52846388500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1050452                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1050452                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.443368                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.443368                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 113468.306147                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 113468.306147                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       465737                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       465737                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  52380651500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  52380651500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.443368                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.443368                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 112468.306147                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 112468.306147                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1044631963500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.995064                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          520977057                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         22241426                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            23.423725                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.995064                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999846                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999846                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1084361478                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1084361478                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1044631963500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            26314321                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            20627498                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               65867                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              264574                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               69900                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              256315                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               46185                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              267575                       # number of demand (read+write) hits
system.l2.demand_hits::total                 47912235                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           26314321                       # number of overall hits
system.l2.overall_hits::.cpu0.data           20627498                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              65867                       # number of overall hits
system.l2.overall_hits::.cpu1.data             264574                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              69900                       # number of overall hits
system.l2.overall_hits::.cpu2.data             256315                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              46185                       # number of overall hits
system.l2.overall_hits::.cpu3.data             267575                       # number of overall hits
system.l2.overall_hits::total                47912235                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             76401                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1611521                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             11915                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1191033                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              6040                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           1120709                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              5594                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            988666                       # number of demand (read+write) misses
system.l2.demand_misses::total                5011879                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            76401                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1611521                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            11915                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1191033                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             6040                       # number of overall misses
system.l2.overall_misses::.cpu2.data          1120709                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             5594                       # number of overall misses
system.l2.overall_misses::.cpu3.data           988666                       # number of overall misses
system.l2.overall_misses::total               5011879                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   6738731495                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 183334537617                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1182758997                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 144027736194                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    587851498                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 135870910525                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    567693500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 122089782667                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     594400002493                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   6738731495                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 183334537617                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1182758997                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 144027736194                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    587851498                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 135870910525                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    567693500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 122089782667                       # number of overall miss cycles
system.l2.overall_miss_latency::total    594400002493                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        26390722                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        22239019                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           77782                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1455607                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           75940                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         1377024                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           51779                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         1256241                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             52924114                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       26390722                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       22239019                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          77782                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1455607                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          75940                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        1377024                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          51779                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        1256241                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            52924114                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002895                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.072464                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.153185                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.818238                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.079536                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.813863                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.108036                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.787003                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.094699                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002895                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.072464                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.153185                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.818238                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.079536                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.813863                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.108036                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.787003                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.094699                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 88202.137341                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 113764.907573                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 99266.386655                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 120926.738549                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 97326.406954                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 121236.565893                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 101482.570611                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 123489.411659                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 118598.234812                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 88202.137341                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 113764.907573                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 99266.386655                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 120926.738549                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 97326.406954                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 121236.565893                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 101482.570611                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 123489.411659                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 118598.234812                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            2350201                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     54487                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      43.133243                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                    708179                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3730719                       # number of writebacks
system.l2.writebacks::total                   3730719                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            734                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          77126                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           1078                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          38764                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            746                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data          39201                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            576                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data          38276                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              196501                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           734                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         77126                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          1078                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         38764                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           746                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data         39201                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           576                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data         38276                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             196501                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        75667                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1534395                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        10837                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1152269                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         5294                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data      1081508                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         5018                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       950390                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4815378                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        75667                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1534395                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        10837                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1152269                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         5294                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data      1081508                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         5018                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       950390                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      1698004                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          6513382                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   5934042996                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 161520211520                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    999360498                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 128549410070                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    485717998                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 121171901941                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    476864500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 108634607546                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 527772117069                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   5934042996                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 161520211520                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    999360498                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 128549410070                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    485717998                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 121171901941                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    476864500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 108634607546                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 188466898656                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 716239015725                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002867                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.068996                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.139325                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.791607                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.069713                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.785395                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.096912                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.756535                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.090986                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002867                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.068996                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.139325                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.791607                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.069713                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.785395                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.096912                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.756535                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.123070                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 78423.130242                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 105266.382854                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 92217.449294                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 111561.979078                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 91748.771817                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 112039.764792                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 95030.789159                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 114305.293139                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 109601.388940                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 78423.130242                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 105266.382854                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 92217.449294                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 111561.979078                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 91748.771817                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 112039.764792                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 95030.789159                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 114305.293139                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 110993.200638                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 109964.226837                       # average overall mshr miss latency
system.l2.replacements                       11694643                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5790809                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5790809                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      5790809                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5790809                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     46691567                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         46691567                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     46691567                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     46691567                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      1698004                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        1698004                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 188466898656                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 188466898656                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 110993.200638                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 110993.200638                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              45                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              39                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              42                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  129                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            35                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            10                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            20                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            19                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 84                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       482000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        30500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       512500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           38                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           55                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           59                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           61                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              213                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.921053                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.181818                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.338983                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.311475                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.394366                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 13771.428571                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data         3050                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  6101.190476                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           35                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           10                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           20                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           19                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            84                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       704000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       205000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       403500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       379000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1691500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.921053                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.181818                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.338983                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.311475                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.394366                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20114.285714                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        20500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data        20175                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 19947.368421                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20136.904762                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             9                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            17                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            18                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            26                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 70                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           63                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           10                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data            7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           13                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               93                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu1.data        59000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        59000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           72                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           27                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           25                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           39                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            163                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.875000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.370370                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.280000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.333333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.570552                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data         5900                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total   634.408602                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           63                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           10                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data            7                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           13                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           93                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      1247000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       204999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       142500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       259000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1853499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.875000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.370370                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.280000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.333333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.570552                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19793.650794                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20499.900000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20357.142857                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 19923.076923                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19930.096774                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2008259                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            91921                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            97652                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data           115731                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2313563                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1005404                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         799301                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         741061                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         628096                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3173862                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 117141970034                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  97186052987                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  90633271387                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  78357887975                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  383319182383                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3013663                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       891222                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       838713                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       743827                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           5487425                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.333615                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.896860                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.883569                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.844411                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.578388                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 116512.337363                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 121588.804452                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 122302.039086                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 124754.636194                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 120773.739496                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        57177                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        25308                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data        25106                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data        25099                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           132690                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       948227                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       773993                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       715955                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       602997                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3041172                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 102632300948                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  86712393924                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  80855402836                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  69569345889                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 339769443597                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.314643                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.868463                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.853635                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.810668                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.554207                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 108236.003560                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 112032.529912                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 112933.638058                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 115372.623560                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 111723.192110                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      26314321                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         65867                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         69900                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         46185                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           26496273                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        76401                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        11915                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         6040                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         5594                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            99950                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   6738731495                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1182758997                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    587851498                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    567693500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   9077035490                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     26390722                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        77782                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        75940                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        51779                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       26596223                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002895                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.153185                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.079536                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.108036                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003758                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 88202.137341                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 99266.386655                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 97326.406954                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 101482.570611                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 90815.762781                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          734                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         1078                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          746                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          576                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          3134                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        75667                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        10837                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         5294                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         5018                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        96816                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   5934042996                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    999360498                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    485717998                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    476864500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   7895985992                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002867                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.139325                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.069713                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.096912                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003640                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 78423.130242                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 92217.449294                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 91748.771817                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 95030.789159                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 81556.622790                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     18619239                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       172653                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       158663                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       151844                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          19102399                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       606117                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       391732                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       379648                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       360570                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1738067                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  66192567583                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  46841683207                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  45237639138                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  43731894692                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 202003784620                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     19225356                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       564385                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       538311                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       512414                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      20840466                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.031527                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.694086                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.705258                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.703669                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.083399                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 109207.574747                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 119575.840644                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 119156.795605                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 121285.449960                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 116223.243764                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        19949                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        13456                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data        14095                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data        13177                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        60677                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       586168                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       378276                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       365553                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       347393                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1677390                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  58887910572                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  41837016146                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  40316499105                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  39065261657                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 180106687480                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.030489                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.670245                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.679074                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.677954                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.080487                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 100462.513430                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 110599.181936                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 110289.066442                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 112452.644863                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 107373.173490                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          340                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data          311                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data          317                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data          328                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              1296                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          657                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          659                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data          538                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data          499                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            2353                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      7127942                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data     10854416                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data      6551941                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data      8450198                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     32984497                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          997                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          970                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data          855                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data          827                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          3649                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.658977                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.679381                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.629240                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.603386                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.644834                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 10849.226788                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 16471.040971                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data 12178.328996                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data 16934.264529                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 14018.060773                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           99                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data          131                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data           90                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data           97                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          417                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          558                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          528                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data          448                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data          402                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1936                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     11646872                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data     11086860                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data      9447878                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data      8491902                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     40673512                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.559679                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.544330                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.523977                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.486094                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.530556                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20872.530466                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20997.840909                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 21089.013393                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 21124.134328                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 21009.045455                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1044631963500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1044631963500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999886                       # Cycle average of tags in use
system.l2.tags.total_refs                   106899993                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  11696355                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.139599                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      28.694901                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        5.699592                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       10.162321                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.037813                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.163302                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.027875                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        1.046337                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.017609                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.890979                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    16.259157                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.448358                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.089056                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.158786                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000591                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.018177                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000436                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.016349                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000275                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.013922                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.254049                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            42                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            22                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           42                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.656250                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.343750                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 854980555                       # Number of tag accesses
system.l2.tags.data_accesses                854980555                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1044631963500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       4842624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      98259136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        693568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      73788544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        338816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      69260736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        321152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      60868416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    107882368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          416255360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      4842624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       693568                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       338816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       321152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       6196160                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    238766016                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       238766016                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          75666                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1535299                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          10837                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1152946                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           5294                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data        1082199                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           5018                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         951069                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      1685662                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             6503990                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3730719                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3730719                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4635723                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         94061009                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           663935                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         70635924                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           324340                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         66301567                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           307431                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         58267809                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    103273087                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             398470825                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4635723                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       663935                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       324340                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       307431                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5931429                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      228564724                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            228564724                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      228564724                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4635723                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        94061009                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          663935                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        70635924                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          324340                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        66301567                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          307431                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        58267809                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    103273087                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            627035548                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3724240.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     75666.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1521965.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     10837.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1150025.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      5294.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples   1078675.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      5018.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    947501.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   1685545.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004109968750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       229912                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       229912                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            12598297                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3511234                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     6503992                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3730719                       # Number of write requests accepted
system.mem_ctrls.readBursts                   6503992                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3730719                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  23466                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  6479                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            373420                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            378354                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            422900                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            650534                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            390850                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            389518                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            396834                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            382779                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            379652                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            373438                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           445747                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           373146                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           387176                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           378005                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           375447                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           382726                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            231925                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            233099                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            234180                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            232695                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            233117                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            229987                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            231280                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            232886                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            234310                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            230885                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           232744                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           237173                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           229645                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           233915                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           233714                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           232665                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.45                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.07                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 339810101780                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                32402630000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            461319964280                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     52435.57                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                71185.57                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        38                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2963271                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1618305                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 45.73                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                43.45                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               6503992                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3730719                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1362190                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1536024                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1175394                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  693746                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  319633                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  156054                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  115836                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   97445                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   90219                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   94940                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 133021                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 192802                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 154620                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  93287                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  80583                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  66398                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  53696                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  37938                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  17423                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   9277                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  15025                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  16484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  36735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  76254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 135251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 189790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 220071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 230937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 233179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 233739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 236237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 242596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 238219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 235666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 230857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 220301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 215266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 219965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  16131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   9750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   7925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   7505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   7639                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   7932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   8562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   9619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  11492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  14325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  18208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  22482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  26378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  28797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  30588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  31348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  31719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  31668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  31483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  30988                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  31692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  37088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  27419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   9044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   3939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   2035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     82                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5623161                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    116.145111                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    83.733142                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   164.816925                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      4453910     79.21%     79.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       684368     12.17%     91.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       168321      2.99%     94.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       111335      1.98%     96.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        39078      0.69%     97.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        21300      0.38%     97.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        15520      0.28%     97.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        12797      0.23%     97.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       116532      2.07%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5623161                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       229912                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      28.186945                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.278180                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    297.532171                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       229907    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-32767            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-139263            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        229912                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       229912                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.198459                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.183308                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.746494                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           211480     91.98%     91.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1571      0.68%     92.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            10733      4.67%     97.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3872      1.68%     99.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1299      0.56%     99.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              496      0.22%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              207      0.09%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              123      0.05%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               57      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               33      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               22      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               11      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        229912                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              414753664                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1501824                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               238350080                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               416255488                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            238766016                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       397.03                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       228.17                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    398.47                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    228.56                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.88                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.10                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.78                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1044631945500                       # Total gap between requests
system.mem_ctrls.avgGap                     102067.56                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      4842624                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     97405760                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       693568                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     73601600                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       338816                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     69035200                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       321152                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     60640064                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    107874880                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    238350080                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4635722.598200968467                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 93244093.042726427317                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 663935.265465385979                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 70456967.211112901568                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 324340.066012157768                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 66085666.925890490413                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 307430.761475067527                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 58049213.616657629609                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 103265919.260759815574                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 228166558.489572763443                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        75666                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1535300                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        10837                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1152946                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         5294                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data      1082199                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         5018                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       951069                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      1685663                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3730719                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2797165817                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  97537807281                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    542527032                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  80306313469                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    262469010                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  75892586421                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    265564771                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  68870261607                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 134845268872                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 25175552297006                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     36967.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     63530.13                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     50062.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     69653.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     49578.58                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     70128.12                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     52922.43                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     72413.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     79995.39                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6748177.04                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    44.90                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          19934401620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          10595374350                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         22100706180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9735566220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     82461946320.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     155979967050                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     269787122880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       570595084620                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        546.216375                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 699571792791                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  34882380000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 310177790709                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          20215032180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          10744521645                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         24170249460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         9704862180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     82461946320.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     264922089150                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     178046388480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       590265089415                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        565.045978                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 459916414995                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  34882380000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 549833168505                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                261                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          131                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    6827068209.923664                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   43931117471.524727                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          127     96.95%     96.95% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.76%     97.71% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.76%     98.47% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.76%     99.24% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4e+11-4.5e+11            1      0.76%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        38000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 441707727000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            131                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   150286028000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 894345935500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1044631963500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     15469395                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15469395                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     15469395                       # number of overall hits
system.cpu1.icache.overall_hits::total       15469395                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        81918                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         81918                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        81918                       # number of overall misses
system.cpu1.icache.overall_misses::total        81918                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   2252404500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2252404500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   2252404500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2252404500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     15551313                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15551313                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     15551313                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15551313                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.005268                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.005268                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.005268                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.005268                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 27495.843404                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 27495.843404                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 27495.843404                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 27495.843404                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         1189                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                7                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs   169.857143                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        77750                       # number of writebacks
system.cpu1.icache.writebacks::total            77750                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         4136                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         4136                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         4136                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         4136                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        77782                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        77782                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        77782                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        77782                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   2054460000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   2054460000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   2054460000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   2054460000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.005002                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.005002                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.005002                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.005002                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 26413.051863                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 26413.051863                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 26413.051863                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 26413.051863                       # average overall mshr miss latency
system.cpu1.icache.replacements                 77750                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     15469395                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15469395                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        81918                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        81918                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   2252404500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2252404500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     15551313                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15551313                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.005268                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.005268                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 27495.843404                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 27495.843404                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         4136                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         4136                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        77782                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        77782                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   2054460000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   2054460000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.005002                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.005002                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 26413.051863                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 26413.051863                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1044631963500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.989461                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           15113252                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            77750                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           194.382662                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        340431000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.989461                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999671                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999671                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         31180408                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        31180408                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1044631963500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     18689398                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        18689398                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     18689398                       # number of overall hits
system.cpu1.dcache.overall_hits::total       18689398                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      4750670                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       4750670                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      4750670                       # number of overall misses
system.cpu1.dcache.overall_misses::total      4750670                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 474711092159                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 474711092159                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 474711092159                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 474711092159                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     23440068                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     23440068                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     23440068                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     23440068                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.202673                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.202673                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.202673                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.202673                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 99925.082601                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 99925.082601                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 99925.082601                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 99925.082601                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      4744043                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       291892                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            61319                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3479                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    77.366607                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    83.901121                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1456395                       # number of writebacks
system.cpu1.dcache.writebacks::total          1456395                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      3738893                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      3738893                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      3738893                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      3738893                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1011777                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1011777                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1011777                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1011777                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  99904614276                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  99904614276                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  99904614276                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  99904614276                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.043164                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.043164                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.043164                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.043164                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 98741.732888                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 98741.732888                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 98741.732888                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 98741.732888                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1456395                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     15513608                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       15513608                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2701809                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2701809                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 263627233500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 263627233500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     18215417                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18215417                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.148325                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.148325                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 97574.341302                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 97574.341302                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2137007                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2137007                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       564802                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       564802                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  50067719000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  50067719000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.031007                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.031007                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 88646.497357                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 88646.497357                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      3175790                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3175790                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2048861                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2048861                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 211083858659                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 211083858659                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      5224651                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      5224651                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.392153                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.392153                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 103024.977614                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 103024.977614                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1601886                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1601886                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       446975                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       446975                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  49836895276                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  49836895276                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.085551                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.085551                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 111498.171656                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 111498.171656                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          344                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          344                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          238                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          238                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6081500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6081500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          582                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          582                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.408935                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.408935                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 25552.521008                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 25552.521008                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          120                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          120                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          118                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          118                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3323000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3323000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.202749                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.202749                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 28161.016949                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 28161.016949                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          222                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          222                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          171                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          171                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1034500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1034500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          393                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          393                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.435115                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.435115                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6049.707602                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6049.707602                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          167                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          167                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       893500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       893500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.424936                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.424936                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5350.299401                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5350.299401                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       508000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       508000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       482000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       482000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       603777                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         603777                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       446440                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       446440                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  50606592500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  50606592500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1050217                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1050217                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.425093                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.425093                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 113355.865290                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 113355.865290                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       446439                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       446439                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  50160152500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  50160152500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.425092                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.425092                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 112356.116961                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 112356.116961                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1044631963500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.516918                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           20751031                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1458098                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.231575                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        340442500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.516918                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.984904                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.984904                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         50440650                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        50440650                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1044631963500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          47439053                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            2                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      9521528                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     47136616                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         7963924                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          2850145                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1023                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           707                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1730                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           82                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           82                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          5490660                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         5490657                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      26596225                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     20842831                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         3649                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         3649                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     79172136                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     66722442                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       233314                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      4371567                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       227788                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      4135462                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side       155305                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      3772723                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             158790737                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3378010368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2846678656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      9954048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    186368064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      9718272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    176306880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      6625664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    160836288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             6774498240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        14551826                       # Total snoops (count)
system.tol2bus.snoopTraffic                 239129792                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         67494068                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.102330                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.367835                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               61531119     91.17%     91.17% # Request fanout histogram
system.tol2bus.snoop_fanout::1                5466710      8.10%     99.26% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 123707      0.18%     99.45% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 297593      0.44%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  74939      0.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           67494068                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       105890982822                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.1                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        2071277001                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy         114352514                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        1889571946                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          78037176                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       33365628066                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       39624013455                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.8                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2189375968                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         117332560                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1083602212000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1021830                       # Simulator instruction rate (inst/s)
host_mem_usage                                 746936                       # Number of bytes of host memory used
host_op_rate                                  1024705                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1510.48                       # Real time elapsed on the host
host_tick_rate                               25799985                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1543449668                       # Number of instructions simulated
sim_ops                                    1547791193                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.038970                       # Number of seconds simulated
sim_ticks                                 38970248500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.062858                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               13225691                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            13350807                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          1610871                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         16574993                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             21039                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          36037                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           14998                       # Number of indirect misses.
system.cpu0.branchPred.lookups               16683513                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         7220                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          2186                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          1594564                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                   7220633                       # Number of branches committed
system.cpu0.commit.bw_lim_events               332140                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls          70395                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       20631640                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            26544197                       # Number of instructions committed
system.cpu0.commit.committedOps              26576275                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples     66065957                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.402269                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.004678                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     50851090     76.97%     76.97% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      9874185     14.95%     91.92% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      3017632      4.57%     96.48% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       745939      1.13%     97.61% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       643498      0.97%     98.59% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       427189      0.65%     99.23% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       158036      0.24%     99.47% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7        16248      0.02%     99.50% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       332140      0.50%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     66065957                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      2131                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               44240                       # Number of function calls committed.
system.cpu0.commit.int_insts                 26510095                       # Number of committed integer instructions.
system.cpu0.commit.loads                      5560540                       # Number of loads committed
system.cpu0.commit.membars                      48189                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass        48612      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        18169440     68.37%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           4747      0.02%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1300      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           282      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           847      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           141      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          223      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        5562326     20.93%     89.51% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       2787719     10.49%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          400      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          222      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         26576275                       # Class of committed instruction
system.cpu0.commit.refs                       8350667                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   26544197                       # Number of Instructions Simulated
system.cpu0.committedOps                     26576275                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.883379                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.883379                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             21925371                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                16775                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            11853762                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              52446382                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                 6980416                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 38395053                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               1596509                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                36662                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles               512470                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   16683513                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  4247684                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                     61758767                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                39640                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          463                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      58452231                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 106                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles                3225632                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.217980                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles           6037667                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          13246730                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.763712                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples          69409819                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.843972                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.774118                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                23747703     34.21%     34.21% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                35145712     50.64%     84.85% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                 8502371     12.25%     97.10% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 1873668      2.70%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                   50007      0.07%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   14633      0.02%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   30872      0.04%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                    8796      0.01%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   36057      0.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            69409819                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     1869                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1345                       # number of floating regfile writes
system.cpu0.idleCycles                        7127172                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             1804635                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                10886785                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.537473                       # Inst execution rate
system.cpu0.iew.exec_refs                    13844714                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   4222530                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               14044339                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts              9639756                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts             37898                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1040168                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             5275826                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           47192400                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts              9622184                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          1199257                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             41136604                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                 25256                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              1625126                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               1596509                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              1720379                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        41951                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads            5646                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          166                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          189                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           10                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      4079216                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      2485699                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           189                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       828072                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        976563                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 20581486                       # num instructions consuming a value
system.cpu0.iew.wb_count                     38624392                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.747675                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 15388260                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.504650                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      39334745                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                59990156                       # number of integer regfile reads
system.cpu0.int_regfile_writes               24223143                       # number of integer regfile writes
system.cpu0.ipc                              0.346815                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.346815                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass            50395      0.12%      0.12% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             28077258     66.32%     66.44% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                5321      0.01%     66.45% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1361      0.00%     66.46% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     66.46% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                282      0.00%     66.46% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                852      0.00%     66.46% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     66.46% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     66.46% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                141      0.00%     66.46% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               223      0.00%     66.46% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     66.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     66.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     66.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     66.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     66.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     66.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     66.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     66.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     66.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     66.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     66.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     66.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     66.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     66.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     66.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     66.46% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead             9739780     23.01%     89.46% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            4459548     10.53%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            426      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           258      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              42335861                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   2215                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               4413                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         2172                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              2289                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     234798                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.005546                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 169307     72.11%     72.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    91      0.04%     72.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     52      0.02%     72.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     72.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     72.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     72.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     72.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     72.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     72.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  16      0.01%     72.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     72.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     72.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     72.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     72.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     72.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     72.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     72.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     72.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     72.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     72.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     72.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     72.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     72.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     72.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     72.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     72.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     72.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     72.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     72.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     72.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     72.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     72.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     72.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     72.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     72.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     72.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     72.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     72.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     72.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     72.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     72.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     72.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     72.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     72.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     72.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 33049     14.08%     86.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                32282     13.75%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               1      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              42518049                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         154447105                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     38622220                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         67806407                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  47080205                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 42335861                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             112195                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       20616127                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           135179                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved         41800                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     11991030                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples     69409819                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.609941                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.912081                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           40010317     57.64%     57.64% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           21088469     30.38%     88.03% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            5685950      8.19%     96.22% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            1311071      1.89%     98.11% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4             923018      1.33%     99.44% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             157308      0.23%     99.66% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             181163      0.26%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              43495      0.06%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8               9028      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       69409819                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.553142                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads            63400                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores            8569                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads             9639756                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            5275826                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   4012                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  1509                       # number of misc regfile writes
system.cpu0.numCycles                        76536991                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     1403513                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               16063976                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             16560025                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                151340                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                 8590546                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents                616421                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 1571                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups             75290115                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              50277528                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           30449088                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 36963024                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                978164                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               1596509                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles              2126044                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                13889067                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             1923                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups        75288192                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles       4069720                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             35304                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  1138733                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         35507                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   112920815                       # The number of ROB reads
system.cpu0.rob.rob_writes                   97759811                       # The number of ROB writes
system.cpu0.timesIdled                          75523                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1778                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.757156                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               13304960                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            13337349                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1563054                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         16328679                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits              6441                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          12665                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            6224                       # Number of indirect misses.
system.cpu1.branchPred.lookups               16385349                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1016                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          1878                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1535870                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   7045844                       # Number of branches committed
system.cpu1.commit.bw_lim_events               321703                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls          70763                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       20079462                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            25472748                       # Number of instructions committed
system.cpu1.commit.committedOps              25506364                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples     62610587                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.407381                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.005486                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     47917203     76.53%     76.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      9568092     15.28%     91.81% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2893397      4.62%     96.44% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       794510      1.27%     97.70% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       555739      0.89%     98.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       403479      0.64%     99.24% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       141275      0.23%     99.46% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        15189      0.02%     99.49% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       321703      0.51%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     62610587                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               11428                       # Number of function calls committed.
system.cpu1.commit.int_insts                 25445616                       # Number of committed integer instructions.
system.cpu1.commit.loads                      5420992                       # Number of loads committed
system.cpu1.commit.membars                      50460                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass        50460      0.20%      0.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        17652289     69.21%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            140      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             280      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        5422870     21.26%     90.67% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       2380325      9.33%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         25506364                       # Class of committed instruction
system.cpu1.commit.refs                       7803195                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   25472748                       # Number of Instructions Simulated
system.cpu1.committedOps                     25506364                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.641742                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.641742                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             20660108                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                27408                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            11845808                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              50651178                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 5647162                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 37534658                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1536830                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                65837                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles               490456                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   16385349                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  4132979                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                     59719476                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                26927                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles          126                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      56720989                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                  10                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3128028                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.243495                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           4585588                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          13311401                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.842903                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples          65869214                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.865364                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.777548                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                21418613     32.52%     32.52% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                34358222     52.16%     84.68% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 8116098     12.32%     97.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 1811125      2.75%     99.75% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                   32062      0.05%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                    8520      0.01%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   92093      0.14%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    6210      0.01%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   26271      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            65869214                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        1423213                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1739157                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                10642528                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.589370                       # Inst execution rate
system.cpu1.iew.exec_refs                    13061689                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   3695873                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               13875112                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              9402472                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             42207                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           989485                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             4687455                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           45570850                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              9365816                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1131784                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             39660132                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                 21877                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1441165                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1536830                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              1535834                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        30561                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads             141                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           36                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation            9                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3981480                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      2305252                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents             9                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       761134                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        978023                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 20048494                       # num instructions consuming a value
system.cpu1.iew.wb_count                     37253818                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.750380                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 15043981                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.553611                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      37946778                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                57800482                       # number of integer regfile reads
system.cpu1.int_regfile_writes               23586196                       # number of integer regfile writes
system.cpu1.ipc                              0.378538                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.378538                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass            51412      0.13%      0.13% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             27383751     67.13%     67.26% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 459      0.00%     67.26% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  280      0.00%     67.26% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     67.26% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     67.26% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     67.26% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     67.26% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     67.26% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     67.26% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     67.26% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     67.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     67.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     67.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     67.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     67.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     67.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     67.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     67.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     67.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     67.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     67.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     67.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     67.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     67.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     67.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     67.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     67.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     67.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     67.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     67.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     67.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     67.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     67.26% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             9479213     23.24%     90.50% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            3876801      9.50%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              40791916                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     198254                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.004860                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 170329     85.91%     85.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     85.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     85.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     85.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     85.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     85.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     85.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     85.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     85.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     85.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     85.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     85.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     85.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     85.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     85.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     85.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     85.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     85.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     85.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     85.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     85.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     85.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     85.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     85.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     85.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     85.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     85.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     85.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     85.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     85.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     85.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     85.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     85.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     85.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     85.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     85.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     85.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     85.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     85.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     85.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     85.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     85.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     85.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     85.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     85.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     85.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 26617     13.43%     99.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 1308      0.66%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              40938758                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         147780976                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     37253818                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         65635344                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  45446772                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 40791916                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             124078                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       20064486                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           129676                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         53315                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     11579028                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples     65869214                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.619287                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.911160                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           37466013     56.88%     56.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           20356389     30.90%     87.78% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            5558931      8.44%     96.22% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1268008      1.93%     98.15% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             873925      1.33%     99.47% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             119422      0.18%     99.66% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             173891      0.26%     99.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              43595      0.07%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8               9040      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       65869214                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.606189                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads            50754                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores            2206                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             9402472                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            4687455                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    952                       # number of misc regfile reads
system.cpu1.numCycles                        67292427                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    10556087                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               15696012                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             16053296                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                145134                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 7196852                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                679441                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 2303                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             72611400                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              48526754                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           29656669                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 36146363                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                168587                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1536830                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              1366645                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                13603373                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups        72611400                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles       3926512                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             40710                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                   957392                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         40765                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   107868483                       # The number of ROB reads
system.cpu1.rob.rob_writes                   94430388                       # The number of ROB writes
system.cpu1.timesIdled                          16035                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            99.699877                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               13352629                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            13392824                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          1362464                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         15418770                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits              8333                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          13131                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            4798                       # Number of indirect misses.
system.cpu2.branchPred.lookups               15476713                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted          989                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          1956                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1335441                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   7055472                       # Number of branches committed
system.cpu2.commit.bw_lim_events               386242                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls          70936                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       18740654                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            25349497                       # Number of instructions committed
system.cpu2.commit.committedOps              25383136                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples     61284148                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.414188                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.046826                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     47054218     76.78%     76.78% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      9314192     15.20%     91.98% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      2517999      4.11%     96.09% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       953221      1.56%     97.64% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       389651      0.64%     98.28% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       506420      0.83%     99.11% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       142792      0.23%     99.34% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        19413      0.03%     99.37% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       386242      0.63%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     61284148                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               11594                       # Number of function calls committed.
system.cpu2.commit.int_insts                 25322472                       # Number of committed integer instructions.
system.cpu2.commit.loads                      5439442                       # Number of loads committed
system.cpu2.commit.membars                      50437                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass        50437      0.20%      0.20% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        17676309     69.64%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            140      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             280      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     69.84% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        5441398     21.44%     91.28% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       2214572      8.72%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         25383136                       # Class of committed instruction
system.cpu2.commit.refs                       7655970                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   25349497                       # Number of Instructions Simulated
system.cpu2.committedOps                     25383136                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              2.591016                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        2.591016                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             20627030                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                27224                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            11952661                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              48556521                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 5964536                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 35891263                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1336492                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                66333                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles               486295                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   15476713                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  4770238                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                     57710834                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                31581                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      54183755                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                2727030                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.235635                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           5231254                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          13360962                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.824954                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples          64305616                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.845700                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.762828                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                21652616     33.67%     33.67% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                32853674     51.09%     84.76% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 8238746     12.81%     97.57% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 1436551      2.23%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                   25008      0.04%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                   13180      0.02%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   51876      0.08%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                    6451      0.01%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   27514      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            64305616                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                        1375342                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1516249                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                10413243                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.589426                       # Inst execution rate
system.cpu2.iew.exec_refs                    12627423                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   3412006                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               13880418                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              9196539                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts             40720                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           791505                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             4170183                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           44108048                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              9215417                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1007538                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             38714065                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                 24572                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              1473841                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1336492                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              1572958                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        38221                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads             103                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           37                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation           12                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      3757097                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      1953655                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents            12                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       579904                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        936345                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 19726682                       # num instructions consuming a value
system.cpu2.iew.wb_count                     36471562                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.745846                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 14713073                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.555284                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      37106705                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                56345006                       # number of integer regfile reads
system.cpu2.int_regfile_writes               23259665                       # number of integer regfile writes
system.cpu2.ipc                              0.385949                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.385949                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass            51477      0.13%      0.13% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             26835140     67.56%     67.69% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 562      0.00%     67.69% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  280      0.00%     67.69% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     67.69% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     67.69% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     67.69% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     67.69% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     67.69% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     67.69% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     67.69% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     67.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     67.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     67.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     67.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     67.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     67.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     67.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     67.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     67.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     67.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     67.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     67.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     67.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     67.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     67.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     67.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     67.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     67.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     67.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     67.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     67.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     67.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     67.69% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             9322086     23.47%     91.16% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            3512058      8.84%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              39721603                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     226844                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.005711                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 191158     84.27%     84.27% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     84.27% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     84.27% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     84.27% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     84.27% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     84.27% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     84.27% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     84.27% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     84.27% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     84.27% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     84.27% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     84.27% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     84.27% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     84.27% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     84.27% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     84.27% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     84.27% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     84.27% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     84.27% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     84.27% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     84.27% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     84.27% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     84.27% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     84.27% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     84.27% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     84.27% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     84.27% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     84.27% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     84.27% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     84.27% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     84.27% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     84.27% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     84.27% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     84.27% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     84.27% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     84.27% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     84.27% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     84.27% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     84.27% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     84.27% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     84.27% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     84.27% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     84.27% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     84.27% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     84.27% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     84.27% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 34631     15.27%     99.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                 1055      0.47%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              39896970                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         144108229                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     36471562                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         62832971                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  43986792                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 39721603                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded             121256                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       18724912                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           132563                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved         50320                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     10508771                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples     64305616                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.617700                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.925746                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           36928672     57.43%     57.43% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           19551534     30.40%     87.83% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            5342441      8.31%     96.14% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            1129224      1.76%     97.89% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4             981752      1.53%     99.42% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             121796      0.19%     99.61% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             198622      0.31%     99.92% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              42805      0.07%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8               8770      0.01%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       64305616                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.604766                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads            49831                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores            2129                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             9196539                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            4170183                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                   1040                       # number of misc regfile reads
system.cpu2.numCycles                        65680958                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    12168230                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               15719892                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             16086349                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents                136728                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 7310152                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                690475                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                 2469                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             69578943                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              46655683                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           28960616                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 34724469                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                171869                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1336492                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              1358064                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                12874267                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups        69578943                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles       3856547                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts             39429                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                   910698                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts         39467                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   105014728                       # The number of ROB reads
system.cpu2.rob.rob_writes                   91269175                       # The number of ROB writes
system.cpu2.timesIdled                          15993                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            99.690911                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               12382306                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            12420697                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          1009978                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         13605851                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits              9974                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          12047                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            2073                       # Number of indirect misses.
system.cpu3.branchPred.lookups               13661971                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted          955                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          2039                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           980074                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   7051052                       # Number of branches committed
system.cpu3.commit.bw_lim_events               614229                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls          77978                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       15447960                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            25139633                       # Number of instructions committed
system.cpu3.commit.committedOps              25176807                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples     57645055                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.436756                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.169760                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     44702506     77.55%     77.55% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      8407362     14.58%     92.13% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1908160      3.31%     95.44% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       985009      1.71%     97.15% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       251490      0.44%     97.59% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       610536      1.06%     98.65% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       134715      0.23%     98.88% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        31048      0.05%     98.93% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       614229      1.07%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     57645055                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               11572                       # Number of function calls committed.
system.cpu3.commit.int_insts                 25110893                       # Number of committed integer instructions.
system.cpu3.commit.loads                      5419226                       # Number of loads committed
system.cpu3.commit.membars                      55699                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass        55699      0.22%      0.22% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        17667945     70.18%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            140      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             280      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        5421265     21.53%     91.93% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       2031478      8.07%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         25176807                       # Class of committed instruction
system.cpu3.commit.refs                       7452743                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   25139633                       # Number of Instructions Simulated
system.cpu3.committedOps                     25176807                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              2.445890                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        2.445890                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             20764812                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                30209                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            11234427                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              43947073                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 5988619                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 31908327                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                981141                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               100280                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles               454726                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   13661971                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  5237461                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                     53408394                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                32306                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           60                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      48669504                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                2022090                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.222186                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           5678123                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          12392280                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.791518                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples          60097625                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.813794                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.770524                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                22003166     36.61%     36.61% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                28771472     47.87%     84.49% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 8256343     13.74%     98.23% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                  929138      1.55%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                   24602      0.04%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                   11527      0.02%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   62347      0.10%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                    6843      0.01%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   32187      0.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            60097625                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                        1391164                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             1113242                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 9776770                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.590411                       # Inst execution rate
system.cpu3.iew.exec_refs                    11717181                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   3091748                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               13505901                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              8553763                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts             40404                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           501047                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             3560680                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           40609084                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              8625433                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           798959                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             36303652                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                 37842                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              1445719                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                981141                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              1547527                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        42767                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads              88                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           37                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            9                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      3134537                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores      1527163                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             9                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       357078                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        756164                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 18979463                       # num instructions consuming a value
system.cpu3.iew.wb_count                     34476389                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.735888                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 13966752                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.560694                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      34972196                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                52945281                       # number of integer regfile reads
system.cpu3.int_regfile_writes               22079219                       # number of integer regfile writes
system.cpu3.ipc                              0.408849                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.408849                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass            56758      0.15%      0.15% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             25185883     67.88%     68.03% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 226      0.00%     68.04% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  280      0.00%     68.04% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     68.04% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     68.04% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     68.04% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     68.04% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     68.04% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     68.04% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     68.04% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     68.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     68.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     68.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     68.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     68.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     68.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     68.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     68.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     68.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     68.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     68.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     68.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     68.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     68.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     68.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     68.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     68.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     68.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     68.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     68.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     68.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     68.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     68.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     68.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     68.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     68.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     68.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     68.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     68.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     68.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     68.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     68.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     68.04% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     68.04% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             8715329     23.49%     91.53% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            3144135      8.47%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              37102611                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     280886                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.007571                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 238715     84.99%     84.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     84.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     84.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     84.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     84.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     84.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     84.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     84.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     84.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     84.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     84.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     84.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     84.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     84.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     84.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     84.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     84.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     84.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     84.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     84.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     84.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     84.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     84.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     84.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     84.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     84.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     84.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     84.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     84.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     84.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     84.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     84.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     84.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     84.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     84.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     84.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     84.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     84.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     84.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     84.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     84.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     84.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     84.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     84.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     84.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     84.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                 41374     14.73%     99.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                  797      0.28%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              37326739                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         134700618                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     34476389                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         56041369                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  40479207                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 37102611                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded             129877                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       15432277                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           116885                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved         51899                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      8334557                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples     60097625                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.617372                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.961289                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           35139752     58.47%     58.47% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           17650264     29.37%     87.84% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            4827026      8.03%     95.87% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3             975565      1.62%     97.50% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1051076      1.75%     99.24% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             129208      0.21%     99.46% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             260637      0.43%     99.89% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              55342      0.09%     99.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8               8755      0.01%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       60097625                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.603404                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads            55304                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores            2609                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             8553763                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            3560680                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                   1059                       # number of misc regfile reads
system.cpu3.numCycles                        61488789                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    16360424                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               15305096                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             16063924                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents                115885                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 6985667                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                735271                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 2374                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             63155973                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              42447792                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           26777445                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 31099872                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                208747                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                981141                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              1384975                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                10713521                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups        63155973                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles       4340874                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts             38839                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                   910849                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts         38886                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                    97648937                       # The number of ROB reads
system.cpu3.rob.rob_writes                   83702239                       # The number of ROB writes
system.cpu3.timesIdled                          15757                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued           840790                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                 7232                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified              866766                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                466                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               4378934                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2212194                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       4395135                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       120509                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        33276                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2123176                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1992248                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      4336754                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2025524                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  38970248500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1850024                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       929914                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1253351                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             4118                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           3075                       # Transaction distribution
system.membus.trans_dist::ReadExReq            353611                       # Transaction distribution
system.membus.trans_dist::ReadExResp           353370                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1850019                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1047                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      6598529                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6598529                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    200531712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               200531712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             6242                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2211870                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2211870    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2211870                       # Request fanout histogram
system.membus.respLayer1.occupancy        11473702873                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             29.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          8555209329                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              22.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions               1008                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          505                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    12138656.435644                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   19154139.758811                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          505    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        18000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    106903500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            505                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    32840227000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED   6130021500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  38970248500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      4753422                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         4753422                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      4753422                       # number of overall hits
system.cpu2.icache.overall_hits::total        4753422                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        16816                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         16816                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        16816                       # number of overall misses
system.cpu2.icache.overall_misses::total        16816                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1084194000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1084194000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1084194000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1084194000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      4770238                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      4770238                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      4770238                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      4770238                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.003525                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.003525                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.003525                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.003525                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 64473.953378                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 64473.953378                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 64473.953378                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 64473.953378                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         1556                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               31                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    50.193548                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        15827                       # number of writebacks
system.cpu2.icache.writebacks::total            15827                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          989                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          989                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          989                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          989                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        15827                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        15827                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        15827                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        15827                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1004385000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1004385000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1004385000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1004385000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.003318                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.003318                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.003318                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.003318                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 63460.226196                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 63460.226196                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 63460.226196                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 63460.226196                       # average overall mshr miss latency
system.cpu2.icache.replacements                 15827                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      4753422                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        4753422                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        16816                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        16816                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1084194000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1084194000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      4770238                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      4770238                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.003525                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.003525                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 64473.953378                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 64473.953378                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          989                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          989                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        15827                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        15827                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1004385000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1004385000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.003318                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.003318                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 63460.226196                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 63460.226196                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  38970248500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            5034532                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            15859                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           317.455829                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          9556303                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         9556303                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  38970248500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      6852888                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         6852888                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      6852888                       # number of overall hits
system.cpu2.dcache.overall_hits::total        6852888                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      4313501                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       4313501                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      4313501                       # number of overall misses
system.cpu2.dcache.overall_misses::total      4313501                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 313610075797                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 313610075797                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 313610075797                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 313610075797                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     11166389                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     11166389                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     11166389                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     11166389                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.386293                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.386293                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.386293                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.386293                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 72704.301169                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 72704.301169                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 72704.301169                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 72704.301169                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      1570227                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets      1905573                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            19872                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets          20771                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    79.017059                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    91.741996                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       495146                       # number of writebacks
system.cpu2.dcache.writebacks::total           495146                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      3814949                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      3814949                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      3814949                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      3814949                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       498552                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       498552                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       498552                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       498552                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  40360768976                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  40360768976                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  40360768976                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  40360768976                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.044648                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.044648                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.044648                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.044648                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 80955.986489                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 80955.986489                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 80955.986489                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 80955.986489                       # average overall mshr miss latency
system.cpu2.dcache.replacements                495146                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      5521948                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        5521948                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      3447372                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      3447372                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 251637800500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 251637800500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      8969320                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      8969320                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.384352                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.384352                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 72994.095357                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 72994.095357                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      3060059                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      3060059                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       387313                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       387313                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  30431378000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  30431378000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.043182                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.043182                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 78570.504992                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 78570.504992                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      1330940                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1330940                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       866129                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       866129                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  61972275297                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  61972275297                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      2197069                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      2197069                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.394220                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.394220                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 71550.860550                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 71550.860550                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       754890                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       754890                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       111239                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       111239                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   9929390976                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   9929390976                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.050631                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.050631                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 89261.778477                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 89261.778477                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data        17441                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17441                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          741                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          741                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     27404500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     27404500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data        18182                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        18182                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.040755                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.040755                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 36983.130904                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 36983.130904                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          148                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          148                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          593                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          593                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data     19386500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     19386500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.032615                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.032615                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 32692.242833                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 32692.242833                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data        16589                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16589                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          785                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          785                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      5655000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      5655000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data        17374                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17374                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.045182                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.045182                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  7203.821656                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  7203.821656                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          762                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          762                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      4987000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      4987000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.043859                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.043859                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  6544.619423                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  6544.619423                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      1249500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      1249500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      1155500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      1155500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data          639                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total            639                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data         1317                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total         1317                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data     13716000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total     13716000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         1956                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         1956                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.673313                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.673313                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 10414.578588                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 10414.578588                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data         1317                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total         1317                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data     12399000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total     12399000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.673313                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.673313                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data  9414.578588                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total  9414.578588                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  38970248500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.356942                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            7390587                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           499498                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            14.796029                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.356942                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.979904                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.979904                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         22907272                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        22907272                       # Number of data accesses
system.cpu3.numPwrStateTransitions               1094                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          548                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    15011182.481752                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   31425771.412863                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          548    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        22000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value    201167500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            548                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    30744120500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED   8226128000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  38970248500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      5220945                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         5220945                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      5220945                       # number of overall hits
system.cpu3.icache.overall_hits::total        5220945                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        16516                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         16516                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        16516                       # number of overall misses
system.cpu3.icache.overall_misses::total        16516                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1079741999                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1079741999                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1079741999                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1079741999                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      5237461                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      5237461                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      5237461                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      5237461                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.003153                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.003153                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.003153                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.003153                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 65375.514592                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 65375.514592                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 65375.514592                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 65375.514592                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         1555                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               24                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    64.791667                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        15550                       # number of writebacks
system.cpu3.icache.writebacks::total            15550                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          966                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          966                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          966                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          966                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        15550                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        15550                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        15550                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        15550                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1001705500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1001705500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1001705500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1001705500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.002969                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.002969                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.002969                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.002969                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 64418.360129                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 64418.360129                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 64418.360129                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 64418.360129                       # average overall mshr miss latency
system.cpu3.icache.replacements                 15550                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      5220945                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        5220945                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        16516                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        16516                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1079741999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1079741999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      5237461                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      5237461                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.003153                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.003153                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 65375.514592                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 65375.514592                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          966                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          966                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        15550                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        15550                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1001705500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1001705500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.002969                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.002969                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 64418.360129                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 64418.360129                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  38970248500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            5719539                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            15582                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           367.060647                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         10490472                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        10490472                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  38970248500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      5998307                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         5998307                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      5998307                       # number of overall hits
system.cpu3.dcache.overall_hits::total        5998307                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      4356828                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       4356828                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      4356828                       # number of overall misses
system.cpu3.dcache.overall_misses::total      4356828                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 317298671726                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 317298671726                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 317298671726                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 317298671726                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     10355135                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     10355135                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     10355135                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     10355135                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.420741                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.420741                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.420741                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.420741                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 72827.908682                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 72827.908682                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 72827.908682                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 72827.908682                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      1620972                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      2207612                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            20713                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets          24882                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    78.258678                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    88.723254                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       496638                       # number of writebacks
system.cpu3.dcache.writebacks::total           496638                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      3856723                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      3856723                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      3856723                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      3856723                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       500105                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       500105                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       500105                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       500105                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  40294224489                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  40294224489                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  40294224489                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  40294224489                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.048295                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.048295                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.048295                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.048295                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 80571.528957                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 80571.528957                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 80571.528957                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 80571.528957                       # average overall mshr miss latency
system.cpu3.dcache.replacements                496638                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      4868699                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        4868699                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      3474139                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      3474139                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 251475140000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 251475140000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      8342838                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      8342838                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.416422                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.416422                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 72384.881549                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 72384.881549                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      3085460                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      3085460                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       388679                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       388679                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  30197669000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  30197669000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.046588                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.046588                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 77693.080923                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 77693.080923                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      1129608                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1129608                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       882689                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       882689                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  65823531726                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  65823531726                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      2012297                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      2012297                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.438647                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.438647                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 74571.600786                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 74571.600786                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       771263                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       771263                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       111426                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       111426                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  10096555489                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  10096555489                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.055373                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.055373                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 90612.204414                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 90612.204414                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data        19052                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        19052                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          848                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          848                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     30808500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     30808500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data        19900                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        19900                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.042613                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.042613                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 36330.778302                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 36330.778302                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          172                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          172                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          676                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          676                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data     19482500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     19482500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.033970                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.033970                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 28820.266272                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 28820.266272                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data        18265                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        18265                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          720                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          720                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      5019500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      5019500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data        18985                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        18985                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.037925                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.037925                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  6971.527778                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  6971.527778                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          705                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          705                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      4391500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      4391500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.037135                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.037135                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  6229.078014                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6229.078014                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      1092500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      1092500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      1015500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      1015500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data          645                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total            645                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data         1394                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total         1394                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data     15238500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total     15238500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         2039                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         2039                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.683668                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.683668                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 10931.492109                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 10931.492109                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_hits::.cpu3.data            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data         1393                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total         1393                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data     13844500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total     13844500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.683178                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.683178                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data  9938.621680                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total  9938.621680                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  38970248500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           31.221757                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            6541466                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           501096                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            13.054317                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    31.221757                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.975680                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.975680                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         21293189                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        21293189                       # Number of data accesses
system.cpu0.numPwrStateTransitions                336                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          168                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    4177622.023810                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   11811537.886998                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          168    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        22000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     81201000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            168                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    38268408000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    701840500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  38970248500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      4170258                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         4170258                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      4170258                       # number of overall hits
system.cpu0.icache.overall_hits::total        4170258                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        77425                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         77425                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        77425                       # number of overall misses
system.cpu0.icache.overall_misses::total        77425                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   5402725494                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   5402725494                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   5402725494                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   5402725494                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      4247683                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      4247683                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      4247683                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      4247683                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.018228                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.018228                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.018228                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.018228                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 69780.116164                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 69780.116164                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 69780.116164                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 69780.116164                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        18535                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              277                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    66.913357                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        72489                       # number of writebacks
system.cpu0.icache.writebacks::total            72489                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         4930                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         4930                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         4930                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         4930                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        72495                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        72495                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        72495                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        72495                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   5046103494                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   5046103494                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   5046103494                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   5046103494                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.017067                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.017067                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.017067                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.017067                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 69606.227933                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 69606.227933                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 69606.227933                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 69606.227933                       # average overall mshr miss latency
system.cpu0.icache.replacements                 72489                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      4170258                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        4170258                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        77425                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        77425                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   5402725494                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   5402725494                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      4247683                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      4247683                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.018228                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.018228                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 69780.116164                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 69780.116164                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         4930                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         4930                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        72495                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        72495                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   5046103494                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   5046103494                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.017067                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.017067                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 69606.227933                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 69606.227933                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  38970248500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999642                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            4244244                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            72526                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            58.520310                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999642                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999989                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999989                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          8567860                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         8567860                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  38970248500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      7652256                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         7652256                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      7652256                       # number of overall hits
system.cpu0.dcache.overall_hits::total        7652256                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      4511950                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       4511950                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      4511950                       # number of overall misses
system.cpu0.dcache.overall_misses::total      4511950                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 326072193703                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 326072193703                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 326072193703                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 326072193703                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     12164206                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     12164206                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     12164206                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     12164206                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.370920                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.370920                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.370920                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.370920                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 72268.574276                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 72268.574276                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 72268.574276                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 72268.574276                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      2220977                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      1316602                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            36929                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          13975                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    60.141813                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    94.211234                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       550017                       # number of writebacks
system.cpu0.dcache.writebacks::total           550017                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      3959341                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      3959341                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      3959341                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      3959341                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       552609                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       552609                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       552609                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       552609                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  44261135232                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  44261135232                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  44261135232                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  44261135232                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.045429                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.045429                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.045429                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.045429                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 80094.850486                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 80094.850486                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 80094.850486                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 80094.850486                       # average overall mshr miss latency
system.cpu0.dcache.replacements                550017                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      5981143                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        5981143                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      3412940                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      3412940                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 248043649000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 248043649000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      9394083                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9394083                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.363307                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.363307                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 72677.412729                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 72677.412729                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      3008824                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      3008824                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       404116                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       404116                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  31601276500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  31601276500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.043018                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.043018                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 78198.528393                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 78198.528393                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1671113                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1671113                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      1099010                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1099010                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  78028544703                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  78028544703                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      2770123                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      2770123                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.396737                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.396737                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 70998.939685                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 70998.939685                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       950517                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       950517                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       148493                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       148493                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  12659858732                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  12659858732                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.053605                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.053605                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 85255.592735                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 85255.592735                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data        17331                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17331                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1123                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1123                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     23386500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     23386500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data        18454                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        18454                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.060854                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.060854                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 20825.022262                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 20825.022262                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          901                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          901                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          222                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          222                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      2682500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      2682500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.012030                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.012030                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 12083.333333                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12083.333333                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data        16297                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16297                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1501                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1501                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     18768500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     18768500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data        17798                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        17798                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.084335                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.084335                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 12503.997335                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 12503.997335                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1492                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1492                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     17287500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     17287500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.083830                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.083830                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 11586.796247                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 11586.796247                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       112000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       112000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       101000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       101000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         1364                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           1364                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          822                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          822                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data      9907499                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total      9907499                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         2186                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         2186                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.376029                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.376029                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 12052.918491                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 12052.918491                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            2                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            2                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          820                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          820                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data      9085499                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total      9085499                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.375114                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.375114                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 11079.876829                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 11079.876829                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  38970248500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.925268                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            8243088                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           552610                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            14.916646                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.925268                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.997665                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.997665                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         24957866                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        24957866                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  38970248500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               15537                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              180470                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                5600                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              161225                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                5920                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              163621                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                5819                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              166895                       # number of demand (read+write) hits
system.l2.demand_hits::total                   705087                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              15537                       # number of overall hits
system.l2.overall_hits::.cpu0.data             180470                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               5600                       # number of overall hits
system.l2.overall_hits::.cpu1.data             161225                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               5920                       # number of overall hits
system.l2.overall_hits::.cpu2.data             163621                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               5819                       # number of overall hits
system.l2.overall_hits::.cpu3.data             166895                       # number of overall hits
system.l2.overall_hits::total                  705087                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             56953                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            365398                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             10119                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            333828                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              9907                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            332104                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              9731                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            330295                       # number of demand (read+write) misses
system.l2.demand_misses::total                1448335                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            56953                       # number of overall misses
system.l2.overall_misses::.cpu0.data           365398                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            10119                       # number of overall misses
system.l2.overall_misses::.cpu1.data           333828                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             9907                       # number of overall misses
system.l2.overall_misses::.cpu2.data           332104                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             9731                       # number of overall misses
system.l2.overall_misses::.cpu3.data           330295                       # number of overall misses
system.l2.overall_misses::total               1448335                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   4755978490                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  41355109291                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    927960487                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  37857548269                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    902481482                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  37814715803                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    901720989                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  37700331262                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     162215846073                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   4755978490                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  41355109291                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    927960487                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  37857548269                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    902481482                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  37814715803                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    901720989                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  37700331262                       # number of overall miss cycles
system.l2.overall_miss_latency::total    162215846073                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           72490                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          545868                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           15719                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          495053                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           15827                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          495725                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           15550                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          497190                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2153422                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          72490                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         545868                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          15719                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         495053                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          15827                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         495725                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          15550                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         497190                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2153422                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.785667                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.669389                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.643743                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.674328                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.625956                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.669936                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.625788                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.664323                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.672574                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.785667                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.669389                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.643743                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.674328                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.625956                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.669936                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.625788                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.664323                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.672574                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83507.075834                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 113178.258477                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 91704.762032                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 113404.352748                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 91095.334814                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 113864.078129                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 92664.781523                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 114141.392579                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 112001.606032                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83507.075834                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 113178.258477                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 91704.762032                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 113404.352748                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 91095.334814                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 113864.078129                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 92664.781523                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 114141.392579                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 112001.606032                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             179378                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      3131                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      57.290961                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                    153616                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              929913                       # number of writebacks
system.l2.writebacks::total                    929913                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst           1092                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data           8627                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           4432                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           4306                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           4377                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data           4773                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           4208                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data           7363                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               39178                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst          1092                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data          8627                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          4432                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          4306                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          4377                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data          4773                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          4208                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data          7363                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              39178                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        55861                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       356771                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         5687                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       329522                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         5530                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       327331                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         5523                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       322932                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1409157                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        55861                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       356771                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         5687                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       329522                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         5530                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       327331                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         5523                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       322932                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher       794528                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2203685                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   4113452493                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  37136864833                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    491223492                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  34276084811                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    477111988                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  34239927837                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    491203494                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  34055077813                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 145280946761                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   4113452493                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  37136864833                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    491223492                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  34276084811                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    477111988                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  34239927837                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    491203494                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  34055077813                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher  75253207592                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 220534154353                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.770603                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.653585                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.361791                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.665630                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.349403                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.660308                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.355177                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.649514                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.654380                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.770603                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.653585                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.361791                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.665630                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.349403                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.660308                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.355177                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.649514                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.023341                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73637.287070                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 104091.601708                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 86376.559170                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 104017.591575                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 86277.032188                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 104603.376512                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 88937.804454                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 105455.878677                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 103097.771761                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73637.287070                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 104091.601708                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 86376.559170                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 104017.591575                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 86277.032188                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 104603.376512                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 88937.804454                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 105455.878677                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 94714.355683                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 100075.171521                       # average overall mshr miss latency
system.l2.replacements                        4204786                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       938762                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           938762                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            1                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              1                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks       938763                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       938763                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000001                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000001                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000001                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000001                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks      1156523                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1156523                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1156523                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1156523                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher       794528                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total         794528                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher  75253207592                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total  75253207592                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 94714.355683                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 94714.355683                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              36                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             175                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             137                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             132                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  480                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           141                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           134                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data           133                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data           134                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                542                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      2064000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       207500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data       488500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data       341500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      3101500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          177                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          309                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data          270                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data          266                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1022                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.796610                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.433657                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.492593                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.503759                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.530333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 14638.297872                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1548.507463                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  3672.932331                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  2548.507463                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  5722.324723                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu2.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          141                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          134                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data          132                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data          133                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           540                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      2833000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      2699000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data      2674999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data      2711000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     10917999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.796610                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.433657                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.488889                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.528376                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20092.198582                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20141.791045                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20265.143939                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20383.458647                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20218.516667                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           144                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           124                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            75                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            82                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                425                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          396                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           64                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           76                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           57                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              593                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      2308000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       427000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data       418000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data       269500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      3422500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          540                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          188                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          151                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          139                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           1018                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.733333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.340426                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.503311                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.410072                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.582515                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  5828.282828                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  6671.875000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data         5500                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data  4728.070175                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  5771.500843                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          396                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           64                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           76                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           57                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          593                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      7916000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      1287500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data      1521500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data      1147500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     11872500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.733333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.340426                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.503311                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.410072                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.582515                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19989.898990                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20117.187500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20019.736842                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20131.578947                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20021.079258                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            37241                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            23820                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            24575                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            26308                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                111944                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         106922                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          86637                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          85934                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          84328                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              363821                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  11940537946                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   9635298442                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   9487786442                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   9637086422                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   40700709252                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       144163                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       110457                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       110509                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       110636                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            475765                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.741674                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.784350                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.777620                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.762211                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.764707                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 111675.220684                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 111214.590094                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 110407.829753                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 114280.979295                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 111870.148375                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data         6362                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         1230                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data         1222                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data         1791                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            10605                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       100560                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        85407                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        84712                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        82537                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         353216                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  10425109963                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   8704653955                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   8563790955                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   8705014443                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  36398569316                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.697544                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.773215                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.766562                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.746023                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.742417                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 103670.544580                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 101919.678188                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 101093.008724                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 105468.025770                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 103049.038877                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         15537                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          5600                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          5920                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          5819                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              32876                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        56953                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        10119                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         9907                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         9731                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            86710                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   4755978490                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    927960487                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    902481482                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    901720989                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   7488141448                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        72490                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        15719                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        15827                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        15550                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         119586                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.785667                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.643743                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.625956                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.625788                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.725085                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83507.075834                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 91704.762032                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 91095.334814                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 92664.781523                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86358.452866                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst         1092                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         4432                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         4377                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         4208                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         14109                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        55861                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         5687                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         5530                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         5523                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        72601                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   4113452493                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    491223492                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    477111988                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    491203494                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   5572991467                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.770603                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.361791                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.349403                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.355177                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.607103                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73637.287070                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 86376.559170                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 86277.032188                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 88937.804454                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76761.910538                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       143229                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       137405                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       139046                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       140587                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            560267                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       258476                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       247191                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       246170                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       245967                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          997804                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  29414571345                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  28222249827                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  28326929361                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  28063244840                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 114026995373                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       401705                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       384596                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       385216                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       386554                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1558071                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.643447                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.642729                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.639044                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.636307                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.640410                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 113800.009846                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 114171.834035                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 115070.599021                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 114093.536287                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 114277.949751                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data         2265                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         3076                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data         3551                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data         5572                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        14464                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       256211                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       244115                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       242619                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       240395                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       983340                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  26711754870                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  25571430856                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  25676136882                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  25350063370                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 103309385978                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.637809                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.634731                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.629826                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.621892                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.631127                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 104256.862000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 104751.575512                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 105829.044230                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 105451.708105                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 105059.680251                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data         2076                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           15                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data           17                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data            7                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              2115                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         1332                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           19                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           26                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           37                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1414                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     26566500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       176500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data       196499                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data       392998                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     27332497                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         3408                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           34                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           43                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           44                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          3529                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.390845                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.558824                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.604651                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.840909                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.400680                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 19944.819820                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  9289.473684                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data  7557.653846                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data 10621.567568                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 19329.913013                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          361                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            3                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data            2                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data            7                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          373                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          971                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           16                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           24                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           30                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1041                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     19062494                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       316500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       473000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       599499                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     20451493                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.284918                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.470588                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.558140                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.681818                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.294984                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19631.816684                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19781.250000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 19708.333333                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 19983.300000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19646.006724                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  38970248500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  38970248500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.994279                       # Cycle average of tags in use
system.l2.tags.total_refs                     5007176                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4207332                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.190107                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      27.389636                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.781318                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        4.925584                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.218629                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        3.881509                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.200998                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        3.853928                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.191626                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        3.890460                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    16.660592                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.427963                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.043458                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.076962                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.003416                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.060649                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.003141                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.060218                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.002994                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.060788                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.260322                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999911                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  38241516                       # Number of tag accesses
system.l2.tags.data_accesses                 38241516                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  38970248500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       3575104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      22843072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        363968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      21089600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        353920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      20949568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        353472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      20668096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher     50820032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          141016832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      3575104                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       363968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       353920                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       353472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4646464                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     59514496                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        59514496                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          55861                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         356923                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           5687                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         329525                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           5530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         327337                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           5523                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         322939                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher       794063                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2203388                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       929914                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             929914                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         91739317                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        586166958                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          9339638                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        541171812                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst          9081800                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        537578507                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst          9070304                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        530355766                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   1304072567                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3618576669                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     91739317                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      9339638                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst      9081800                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst      9070304                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        119231059                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1527177739                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1527177739                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1527177739                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        91739317                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       586166958                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         9339638                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       541171812                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst         9081800                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       537578507                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst         9070304                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       530355766                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   1304072567                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           5145754408                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    928281.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     55862.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    353541.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      5687.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    328562.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      5530.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    326370.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      5523.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    322163.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples    793987.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000082727250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        54983                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        54983                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3939886                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             880632                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2203387                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     929914                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2203387                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   929914                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   6162                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1633                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            130585                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            144718                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            139226                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            133590                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            155833                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            136614                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            143915                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            135894                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            137952                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            132972                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           146188                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           133138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           131442                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           132910                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           131367                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           130881                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             56761                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             59899                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             56523                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             55428                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             59877                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             57652                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             59399                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             60997                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             59806                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             58385                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            58580                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            58001                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            55135                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            58466                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            56699                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            56665                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       5.26                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.14                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  95750411285                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                10986125000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            136948380035                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     43577.88                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                62327.88                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1606251                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  847733                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.10                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.32                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2203387                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               929914                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  242537                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  286196                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  287155                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  274811                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  261925                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  210163                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  165068                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  127382                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   94198                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   69540                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  53644                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  45409                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  31037                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  17813                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  11930                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   8152                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   5276                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   3157                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   1264                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    568                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   7285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   8949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  16937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  28912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  40846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  50406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  57693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  62607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  65145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  66274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  67171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  73425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  62351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  61065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  60248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  59136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  58401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  58235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   7720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       671509                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    297.881458                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   162.201137                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   346.142882                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       315295     46.95%     46.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       119596     17.81%     64.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        34400      5.12%     69.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        67320     10.03%     79.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        13224      1.97%     81.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         7427      1.11%     82.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         6591      0.98%     83.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         5506      0.82%     84.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       102150     15.21%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       671509                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        54983                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      39.960515                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     32.830485                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     26.797631                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           5178      9.42%      9.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31         22052     40.11%     49.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47         10703     19.47%     68.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63          7947     14.45%     83.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79          4429      8.06%     91.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95          2382      4.33%     95.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111         1346      2.45%     98.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127          540      0.98%     99.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143          140      0.25%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159           62      0.11%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175           55      0.10%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191           33      0.06%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207           19      0.03%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223           34      0.06%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239           35      0.06%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255           23      0.04%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            5      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         54983                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        54983                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.882909                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.770981                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.149602                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            44114     80.23%     80.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1118      2.03%     82.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1735      3.16%     85.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1753      3.19%     88.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1660      3.02%     91.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             1335      2.43%     94.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22             1069      1.94%     96.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              839      1.53%     97.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              533      0.97%     98.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25              333      0.61%     99.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26              202      0.37%     99.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27              109      0.20%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28               66      0.12%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29               35      0.06%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30               22      0.04%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31               19      0.03%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                9      0.02%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                9      0.02%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34                7      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::35                3      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36                4      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::37                2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::41                2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42                3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         54983                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              140622400                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  394368                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                59409472                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               141016768                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             59514496                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      3608.46                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1524.48                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   3618.58                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1527.18                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        40.10                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    28.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   11.91                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   38970220000                       # Total gap between requests
system.mem_ctrls.avgGap                      12437.43                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      3575168                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     22626624                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       363968                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     21027968                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       353920                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     20887680                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       353472                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     20618432                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher     50815168                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     59409472                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 91740959.773453846574                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 580612771.817454576492                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 9339637.646909026429                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 539590297.967948555946                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 9081799.927449783310                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 535990423.566326498985                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 9070303.978174529970                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 529081358.051899552345                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 1303947753.887173652649                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1524482760.226689338684                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        55862                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       356922                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         5687                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       329525                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         5530                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       327337                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         5523                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       322939                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher       794062                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       929914                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1803723268                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  22343810876                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    253900268                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  20607094118                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    246517515                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  20658030595                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    260775007                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  20651846476                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher  50122681912                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1013039439945                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     32288.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     62601.38                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     44645.73                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     62535.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     44578.21                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     63109.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     47216.19                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     63949.68                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     63121.87                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1089390.46                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    78.51                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2343447960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1245560745                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          7688709000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2410267140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     3076273200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      17538679980                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        195160800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        34498098825                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        885.241951                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    317576000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1301300000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  37351372500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2451162000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1302815910                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          7999477500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2435317920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     3076273200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      17538006810                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        195727680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        34998781020                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        898.089757                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    310111496                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1301300000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  37358837004                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                946                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          474                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    11232640.295359                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   15959236.793914                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          474    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        22000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     78047000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            474                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    33645977000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   5324271500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  38970248500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      4116537                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         4116537                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      4116537                       # number of overall hits
system.cpu1.icache.overall_hits::total        4116537                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        16442                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         16442                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        16442                       # number of overall misses
system.cpu1.icache.overall_misses::total        16442                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1087618999                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1087618999                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1087618999                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1087618999                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      4132979                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      4132979                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      4132979                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      4132979                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.003978                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003978                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.003978                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003978                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 66148.826116                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 66148.826116                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 66148.826116                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 66148.826116                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         2420                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               42                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    57.619048                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        15719                       # number of writebacks
system.cpu1.icache.writebacks::total            15719                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          723                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          723                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          723                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          723                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        15719                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        15719                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        15719                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        15719                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1025440000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1025440000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1025440000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1025440000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.003803                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.003803                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.003803                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.003803                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 65235.702017                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 65235.702017                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 65235.702017                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 65235.702017                       # average overall mshr miss latency
system.cpu1.icache.replacements                 15719                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      4116537                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        4116537                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        16442                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        16442                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1087618999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1087618999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      4132979                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      4132979                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.003978                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003978                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 66148.826116                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 66148.826116                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          723                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          723                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        15719                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        15719                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1025440000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1025440000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.003803                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.003803                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 65235.702017                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 65235.702017                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  38970248500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            4566181                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            15751                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           289.897848                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          8281677                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         8281677                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  38970248500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      7269903                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         7269903                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      7269903                       # number of overall hits
system.cpu1.dcache.overall_hits::total        7269903                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      4261282                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       4261282                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      4261282                       # number of overall misses
system.cpu1.dcache.overall_misses::total      4261282                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 308874914833                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 308874914833                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 308874914833                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 308874914833                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     11531185                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11531185                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     11531185                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11531185                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.369544                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.369544                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.369544                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.369544                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 72484.035282                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 72484.035282                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 72484.035282                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 72484.035282                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1558942                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1234761                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            19634                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          13096                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    79.400122                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    94.285354                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       494297                       # number of writebacks
system.cpu1.dcache.writebacks::total           494297                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      3763570                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      3763570                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      3763570                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      3763570                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       497712                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       497712                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       497712                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       497712                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  40374415483                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  40374415483                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  40374415483                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  40374415483                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.043162                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.043162                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.043162                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.043162                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 81120.036252                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 81120.036252                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 81120.036252                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 81120.036252                       # average overall mshr miss latency
system.cpu1.dcache.replacements                494297                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      5780746                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        5780746                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      3387587                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      3387587                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 245109600500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 245109600500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      9168333                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9168333                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.369488                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.369488                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 72355.219364                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 72355.219364                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      3001056                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      3001056                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       386531                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       386531                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  30305900000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  30305900000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.042159                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.042159                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 78404.836869                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 78404.836869                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1489157                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1489157                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       873695                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       873695                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  63765314333                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  63765314333                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      2362852                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      2362852                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.369763                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.369763                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 72983.494621                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 72983.494621                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       762514                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       762514                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       111181                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       111181                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  10068515483                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  10068515483                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.047054                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.047054                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 90559.677310                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 90559.677310                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        17390                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17390                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          736                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          736                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     26643500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     26643500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        18126                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        18126                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.040605                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.040605                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 36200.407609                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 36200.407609                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          159                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          159                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          577                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          577                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     18591500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     18591500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.031833                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.031833                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 32220.970537                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 32220.970537                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        16544                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16544                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          821                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          821                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      6028500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      6028500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        17365                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17365                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.047279                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.047279                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7342.874543                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7342.874543                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          798                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          798                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      5305500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      5305500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.045955                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.045955                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6648.496241                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6648.496241                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       960500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       960500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       885500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       885500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          647                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            647                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         1231                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         1231                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     13333500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     13333500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         1878                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         1878                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.655485                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.655485                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 10831.437855                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 10831.437855                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         1230                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         1230                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     12102500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     12102500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.654952                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.654952                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  9839.430894                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  9839.430894                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  38970248500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.358675                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            7806768                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           498557                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            15.658727                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.358675                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.979959                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.979959                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         23635633                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        23635633                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  38970248500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1688280                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate           19                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1868676                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1216920                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3274873                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          1417040                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            4539                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          3500                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           8039                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          257                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          257                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           479146                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          479149                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        119590                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1568709                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         3529                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         3529                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       217473                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1655163                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        47157                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1490233                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        47481                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1492600                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        46650                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1497191                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6493948                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      9278656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     70136832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2012032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     63318464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      2025856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     63415744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      1990400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     63604992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              275782976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         5642106                       # Total snoops (count)
system.tol2bus.snoopTraffic                  60428416                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          7802274                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.290146                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.515939                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5689962     72.93%     72.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2028657     26.00%     98.93% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  31472      0.40%     99.33% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  36533      0.47%     99.80% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  15650      0.20%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            7802274                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4324992627                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.1                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         751778148                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          25954021                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         754063449                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          25452322                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         828052264                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         109328458                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         750266437                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          25824525                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.1                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             1503                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
