[INF:CM0023] Creating log file ../../build/regression/PatternAssignment/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<116> s<115> l<1:1> el<1:0>
n<> u<2> t<Module_keyword> p<6> s<3> l<1:1> el<1:7>
n<dut> u<3> t<StringConst> p<6> s<5> l<1:8> el<1:11>
n<> u<4> t<Port> p<5> l<1:12> el<1:12>
n<> u<5> t<List_of_ports> p<6> c<4> l<1:11> el<1:13>
n<> u<6> t<Module_nonansi_header> p<113> c<2> s<33> l<1:1> el<1:14>
n<> u<7> t<Struct_keyword> p<8> l<3:9> el<3:15>
n<> u<8> t<Struct_union> p<24> c<7> s<9> l<3:9> el<3:15>
n<> u<9> t<Packed_keyword> p<24> s<16> l<3:16> el<3:22>
n<> u<10> t<IntVec_TypeLogic> p<11> l<4:3> el<4:8>
n<> u<11> t<Data_type> p<12> c<10> l<4:3> el<4:8>
n<> u<12> t<Data_type_or_void> p<16> c<11> s<15> l<4:3> el<4:8>
n<a> u<13> t<StringConst> p<14> l<4:9> el<4:10>
n<> u<14> t<Variable_decl_assignment> p<15> c<13> l<4:9> el<4:10>
n<> u<15> t<List_of_variable_decl_assignments> p<16> c<14> l<4:9> el<4:10>
n<> u<16> t<Struct_union_member> p<24> c<12> s<23> l<4:3> el<4:11>
n<> u<17> t<IntVec_TypeLogic> p<18> l<5:3> el<5:8>
n<> u<18> t<Data_type> p<19> c<17> l<5:3> el<5:8>
n<> u<19> t<Data_type_or_void> p<23> c<18> s<22> l<5:3> el<5:8>
n<b> u<20> t<StringConst> p<21> l<5:9> el<5:10>
n<> u<21> t<Variable_decl_assignment> p<22> c<20> l<5:9> el<5:10>
n<> u<22> t<List_of_variable_decl_assignments> p<23> c<21> l<5:9> el<5:10>
n<> u<23> t<Struct_union_member> p<24> c<19> l<5:3> el<5:11>
n<> u<24> t<Data_type> p<26> c<8> s<25> l<3:9> el<6:2>
n<typedef_struct> u<25> t<StringConst> p<26> l<6:3> el<6:17>
n<> u<26> t<Type_declaration> p<27> c<24> l<3:1> el<6:18>
n<> u<27> t<Data_declaration> p<28> c<26> l<3:1> el<6:18>
n<> u<28> t<Package_or_generate_item_declaration> p<29> c<27> l<3:1> el<6:18>
n<> u<29> t<Module_or_generate_item_declaration> p<30> c<28> l<3:1> el<6:18>
n<> u<30> t<Module_common_item> p<31> c<29> l<3:1> el<6:18>
n<> u<31> t<Module_or_generate_item> p<32> c<30> l<3:1> el<6:18>
n<> u<32> t<Non_port_module_item> p<33> c<31> l<3:1> el<6:18>
n<> u<33> t<Module_item> p<113> c<32> s<41> l<3:1> el<6:18>
n<typedef_struct> u<34> t<StringConst> p<35> l<8:1> el<8:15>
n<> u<35> t<Interface_identifier> p<39> c<34> s<38> l<8:1> el<8:15>
n<c> u<36> t<StringConst> p<37> l<8:16> el<8:17>
n<> u<37> t<Interface_identifier> p<38> c<36> l<8:16> el<8:17>
n<> u<38> t<List_of_interface_identifiers> p<39> c<37> l<8:16> el<8:17>
n<> u<39> t<Interface_port_declaration> p<40> c<35> l<8:1> el<8:17>
n<> u<40> t<Port_declaration> p<41> c<39> l<8:1> el<8:17>
n<> u<41> t<Module_item> p<113> c<40> s<58> l<8:1> el<8:18>
n<> u<42> t<IntVec_TypeLogic> p<43> l<9:1> el<9:6>
n<> u<43> t<Data_type> p<51> c<42> s<50> l<9:1> el<9:6>
n<test> u<44> t<StringConst> p<49> s<48> l<9:7> el<9:11>
n<> u<45> t<Number_1Tickb1> p<46> l<9:14> el<9:18>
n<> u<46> t<Primary_literal> p<47> c<45> l<9:14> el<9:18>
n<> u<47> t<Primary> p<48> c<46> l<9:14> el<9:18>
n<> u<48> t<Expression> p<49> c<47> l<9:14> el<9:18>
n<> u<49> t<Variable_decl_assignment> p<50> c<44> l<9:7> el<9:18>
n<> u<50> t<List_of_variable_decl_assignments> p<51> c<49> l<9:7> el<9:18>
n<> u<51> t<Variable_declaration> p<52> c<43> l<9:1> el<9:19>
n<> u<52> t<Data_declaration> p<53> c<51> l<9:1> el<9:19>
n<> u<53> t<Package_or_generate_item_declaration> p<54> c<52> l<9:1> el<9:19>
n<> u<54> t<Module_or_generate_item_declaration> p<55> c<53> l<9:1> el<9:19>
n<> u<55> t<Module_common_item> p<56> c<54> l<9:1> el<9:19>
n<> u<56> t<Module_or_generate_item> p<57> c<55> l<9:1> el<9:19>
n<> u<57> t<Non_port_module_item> p<58> c<56> l<9:1> el<9:19>
n<> u<58> t<Module_item> p<113> c<57> s<112> l<9:1> el<9:19>
n<c> u<59> t<StringConst> p<60> l<10:8> el<10:9>
n<> u<60> t<Ps_or_hierarchical_identifier> p<63> c<59> s<62> l<10:8> el<10:9>
n<> u<61> t<Constant_bit_select> p<62> l<10:10> el<10:10>
n<> u<62> t<Constant_select> p<63> c<61> l<10:10> el<10:10>
n<> u<63> t<Net_lvalue> p<106> c<60> s<105> l<10:8> el<10:9>
n<a> u<64> t<StringConst> p<65> l<11:3> el<11:4>
n<> u<65> t<Structure_pattern_key> p<102> c<64> s<85> l<11:3> el<11:4>
n<test> u<66> t<StringConst> p<67> l<11:7> el<11:11>
n<> u<67> t<Primary_literal> p<68> c<66> l<11:7> el<11:11>
n<> u<68> t<Primary> p<69> c<67> l<11:7> el<11:11>
n<> u<69> t<Expression> p<75> c<68> s<74> l<11:7> el<11:11>
n<> u<70> t<Number_1Tickb1> p<71> l<11:15> el<11:19>
n<> u<71> t<Primary_literal> p<72> c<70> l<11:15> el<11:19>
n<> u<72> t<Primary> p<73> c<71> l<11:15> el<11:19>
n<> u<73> t<Expression> p<75> c<72> l<11:15> el<11:19>
n<> u<74> t<BinOp_Equiv> p<75> s<73> l<11:12> el<11:14>
n<> u<75> t<Expression> p<85> c<69> s<84> l<11:7> el<11:19>
n<> u<76> t<Number_1Tickb0> p<77> l<11:22> el<11:26>
n<> u<77> t<Primary_literal> p<78> c<76> l<11:22> el<11:26>
n<> u<78> t<Primary> p<79> c<77> l<11:22> el<11:26>
n<> u<79> t<Expression> p<85> c<78> s<83> l<11:22> el<11:26>
n<> u<80> t<Number_1Tickb1> p<81> l<11:29> el<11:33>
n<> u<81> t<Primary_literal> p<82> c<80> l<11:29> el<11:33>
n<> u<82> t<Primary> p<83> c<81> l<11:29> el<11:33>
n<> u<83> t<Expression> p<85> c<82> l<11:29> el<11:33>
n<> u<84> t<Qmark> p<85> s<79> l<11:20> el<11:21>
n<> u<85> t<Expression> p<102> c<75> s<87> l<11:7> el<11:33>
n<b> u<86> t<StringConst> p<87> l<12:3> el<12:4>
n<> u<87> t<Structure_pattern_key> p<102> c<86> s<101> l<12:3> el<12:4>
n<> u<88> t<Number_1Tickb1> p<89> l<12:7> el<12:11>
n<> u<89> t<Primary_literal> p<90> c<88> l<12:7> el<12:11>
n<> u<90> t<Primary> p<91> c<89> l<12:7> el<12:11>
n<> u<91> t<Expression> p<101> c<90> s<100> l<12:7> el<12:11>
n<> u<92> t<Number_1Tickb1> p<93> l<12:14> el<12:18>
n<> u<93> t<Primary_literal> p<94> c<92> l<12:14> el<12:18>
n<> u<94> t<Primary> p<95> c<93> l<12:14> el<12:18>
n<> u<95> t<Expression> p<101> c<94> s<99> l<12:14> el<12:18>
n<> u<96> t<Number_1Tickb0> p<97> l<12:21> el<12:25>
n<> u<97> t<Primary_literal> p<98> c<96> l<12:21> el<12:25>
n<> u<98> t<Primary> p<99> c<97> l<12:21> el<12:25>
n<> u<99> t<Expression> p<101> c<98> l<12:21> el<12:25>
n<> u<100> t<Qmark> p<101> s<95> l<12:12> el<12:13>
n<> u<101> t<Expression> p<102> c<91> l<12:7> el<12:25>
n<> u<102> t<Assignment_pattern> p<103> c<65> l<10:12> el<13:2>
n<> u<103> t<Assignment_pattern_expression> p<104> c<102> l<10:12> el<13:2>
n<> u<104> t<Primary> p<105> c<103> l<10:12> el<13:2>
n<> u<105> t<Expression> p<106> c<104> l<10:12> el<13:2>
n<> u<106> t<Net_assignment> p<107> c<63> l<10:8> el<13:2>
n<> u<107> t<List_of_net_assignments> p<108> c<106> l<10:8> el<13:2>
n<> u<108> t<Continuous_assign> p<109> c<107> l<10:1> el<13:3>
n<> u<109> t<Module_common_item> p<110> c<108> l<10:1> el<13:3>
n<> u<110> t<Module_or_generate_item> p<111> c<109> l<10:1> el<13:3>
n<> u<111> t<Non_port_module_item> p<112> c<110> l<10:1> el<13:3>
n<> u<112> t<Module_item> p<113> c<111> l<10:1> el<13:3>
n<> u<113> t<Module_declaration> p<114> c<6> l<1:1> el<15:10>
n<> u<114> t<Description> p<115> c<113> l<1:1> el<15:10>
n<> u<115> t<Source_text> p<116> c<114> l<1:1> el<15:10>
n<> u<116> t<Top_level_rule> c<1> l<1:1> el<16:1>
[WRN:PA0205] dut.sv:1:1: No timescale set for "dut".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1:1: Compile module "work@dut".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:1:1: Top level module "work@dut".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/PatternAssignment/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/PatternAssignment/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/PatternAssignment/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@dut)
|vpiElaborated:1
|vpiName:work@dut
|uhdmallModules:
\_module: work@dut (work@dut) dut.sv:1:1: , endln:15:10, parent:work@dut
  |vpiFullName:work@dut
  |vpiTypedef:
  \_struct_typespec: (typedef_struct), line:3:9, endln:3:15, parent:work@dut
    |vpiName:typedef_struct
    |vpiInstance:
    \_module: work@dut (work@dut) dut.sv:1:1: , endln:15:10, parent:work@dut
    |vpiParent:
    \_module: work@dut (work@dut) dut.sv:1:1: , endln:15:10, parent:work@dut
    |vpiPacked:1
    |vpiTypespecMember:
    \_typespec_member: (a), line:4:9, endln:4:10, parent:typedef_struct
      |vpiParent:
      \_struct_typespec: (typedef_struct), line:3:9, endln:3:15, parent:work@dut
      |vpiName:a
      |vpiTypespec:
      \_logic_typespec: , line:4:3, endln:4:8
      |vpiRefFile:dut.sv
      |vpiRefLineNo:4
      |vpiRefColumnNo:3
      |vpiRefEndLineNo:4
      |vpiRefEndColumnNo:8
    |vpiTypespecMember:
    \_typespec_member: (b), line:5:9, endln:5:10, parent:typedef_struct
      |vpiParent:
      \_struct_typespec: (typedef_struct), line:3:9, endln:3:15, parent:work@dut
      |vpiName:b
      |vpiTypespec:
      \_logic_typespec: , line:5:3, endln:5:8
      |vpiRefFile:dut.sv
      |vpiRefLineNo:5
      |vpiRefColumnNo:3
      |vpiRefEndLineNo:5
      |vpiRefEndColumnNo:8
  |vpiDefName:work@dut
  |vpiNet:
  \_logic_net: (work@dut.c), line:8:16, endln:8:17, parent:work@dut
    |vpiName:c
    |vpiFullName:work@dut.c
    |vpiParent:
    \_module: work@dut (work@dut) dut.sv:1:1: , endln:15:10, parent:work@dut
  |vpiNet:
  \_logic_net: (work@dut.test), line:9:7, endln:9:11, parent:work@dut
    |vpiName:test
    |vpiFullName:work@dut.test
    |vpiNetType:36
    |vpiParent:
    \_module: work@dut (work@dut) dut.sv:1:1: , endln:15:10, parent:work@dut
  |vpiParent:
  \_design: (work@dut)
  |vpiContAssign:
  \_cont_assign: , line:10:8, endln:13:2, parent:work@dut
    |vpiParent:
    \_module: work@dut (work@dut) dut.sv:1:1: , endln:15:10, parent:work@dut
    |vpiRhs:
    \_operation: , line:10:12, endln:13:2
      |vpiParent:
      \_cont_assign: , line:10:8, endln:13:2, parent:work@dut
      |vpiOpType:75
      |vpiOperand:
      \_tagged_pattern: , line:11:7, endln:11:33
        |vpiPattern:
        \_operation: , line:11:7, endln:11:33
          |vpiParent:
          \_operation: , line:10:12, endln:13:2
          |vpiOpType:32
          |vpiOperand:
          \_operation: , line:11:7, endln:11:19
            |vpiParent:
            \_operation: , line:10:12, endln:13:2
            |vpiOpType:14
            |vpiOperand:
            \_ref_obj: (work@dut.test), line:11:7, endln:11:11
              |vpiParent:
              \_operation: , line:10:12, endln:13:2
              |vpiName:test
              |vpiFullName:work@dut.test
              |vpiActual:
              \_logic_var: (work@dut.test), line:9:7, endln:9:18, parent:work@dut
                |vpiTypespec:
                \_logic_typespec: , line:9:1, endln:9:6
                |vpiName:test
                |vpiFullName:work@dut.test
                |vpiVisibility:1
                |vpiExpr:
                \_constant: , line:9:14, endln:9:18
                  |vpiDecompile:1'b1
                  |vpiSize:1
                  |BIN:1
                  |vpiConstType:3
                |vpiParent:
                \_module: work@dut (work@dut) dut.sv:1:1: , endln:15:10
            |vpiOperand:
            \_constant: , line:11:15, endln:11:19
              |vpiDecompile:1'b1
              |vpiSize:1
              |BIN:1
              |vpiParent:
              \_operation: , line:11:7, endln:11:19
              |vpiConstType:3
          |vpiOperand:
          \_constant: , line:11:22, endln:11:26
            |vpiDecompile:1'b0
            |vpiSize:1
            |BIN:0
            |vpiParent:
            \_operation: , line:11:7, endln:11:33
            |vpiConstType:3
          |vpiOperand:
          \_constant: , line:11:29, endln:11:33
            |vpiDecompile:1'b1
            |vpiSize:1
            |BIN:1
            |vpiParent:
            \_operation: , line:11:7, endln:11:33
            |vpiConstType:3
        |vpiTypespec:
        \_string_typespec: (a), line:11:3, endln:11:4
          |vpiName:a
      |vpiOperand:
      \_tagged_pattern: , line:12:7, endln:12:25
        |vpiPattern:
        \_constant: 
          |vpiDecompile:1
          |vpiSize:64
          |INT:1
          |vpiConstType:7
        |vpiTypespec:
        \_string_typespec: (b), line:12:3, endln:12:4
          |vpiName:b
    |vpiLhs:
    \_ref_obj: (work@dut.c), line:10:8, endln:10:9
      |vpiParent:
      \_cont_assign: , line:10:8, endln:13:2, parent:work@dut
      |vpiName:c
      |vpiFullName:work@dut.c
      |vpiActual:
      \_struct_net: (work@dut.c), line:8:16, endln:8:17, parent:work@dut
        |vpiTypespec:
        \_struct_typespec: (typedef_struct), line:3:9, endln:3:15, parent:work@dut
        |vpiName:c
        |vpiFullName:work@dut.c
        |vpiParent:
        \_module: work@dut (work@dut) dut.sv:1:1: , endln:15:10
|uhdmtopModules:
\_module: work@dut (work@dut) dut.sv:1:1: , endln:15:10
  |vpiName:work@dut
  |vpiVariables:
  \_logic_var: (work@dut.test), line:9:7, endln:9:18, parent:work@dut
  |vpiTypedef:
  \_struct_typespec: (typedef_struct), line:3:9, endln:3:15, parent:work@dut
  |vpiDefName:work@dut
  |vpiTop:1
  |vpiNet:
  \_struct_net: (work@dut.c), line:8:16, endln:8:17, parent:work@dut
  |vpiTopModule:1
  |vpiContAssign:
  \_cont_assign: , line:10:8, endln:13:2, parent:work@dut
    |vpiParent:
    \_module: work@dut (work@dut) dut.sv:1:1: , endln:15:10
    |vpiRhs:
    \_operation: , line:10:12, endln:13:2
      |vpiParent:
      \_cont_assign: , line:10:8, endln:13:2, parent:work@dut
      |vpiOpType:75
      |vpiOperand:
      \_tagged_pattern: , line:11:7, endln:11:33
      |vpiOperand:
      \_tagged_pattern: , line:12:7, endln:12:25
    |vpiLhs:
    \_ref_obj: (work@dut.c), line:10:8, endln:10:9
      |vpiParent:
      \_cont_assign: , line:10:8, endln:13:2, parent:work@dut
      |vpiName:c
      |vpiFullName:work@dut.c
      |vpiActual:
      \_struct_net: (work@dut.c), line:8:16, endln:8:17, parent:work@dut
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/PatternAssignment/dut.sv | ${SURELOG_DIR}/build/regression/PatternAssignment/roundtrip/dut_000.sv | 1 | 15 | 

