## Clock signal
NET "clk"   LOC = "E3"	| IOSTANDARD = "LVCMOS33";					#Bank = 35, Pin name = IO_L12P_T1_MRCC_35,					Sch name = CLK100MHZ
NET "clk" TNM_NET = sys_clk_pin;
TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 100 MHz HIGH 50%; 
 
NET "reset"			LOC = "U9";	
NET "lr"			LOC = "U8";	

NET "ledlr"			LOC = "T8";
NET sregt<5>			LOC = "V9";
NET sregt<4>			LOC = "R8";
NET sregt<3>			LOC = "T6";
NET sregt<2>			LOC = "T5";
NET sregt<1>			LOC = "T4";
NET sregt<0>			LOC = "U7";

#NET "mclk"			LOC = "J5";
#NET "dataint"			LOC = "H5";
#NET "ws"			LOC = "F5";
	
