Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Tue Aug 29 10:25:30 2023
| Host         : LAPTOP-GDQ98PBE running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TOP_digitalClock_control_sets_placed.rpt
| Design       : TOP_digitalClock
| Device       : xc7a100t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    17 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              23 |            8 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              31 |            8 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              17 |            7 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------+------------------+------------------+----------------+
|  Clock Signal  |        Enable Signal        | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+-----------------------------+------------------+------------------+----------------+
|  UUT/dut1/nclk |                             |                  |                1 |              3 |
|  UUT/dut01/CLK | UUT/dut02/outHr[4]_i_1_n_0  | led0_OBUF        |                2 |              5 |
|  UUT/dut01/CLK | UUT/dut02/outMin[5]_i_1_n_0 | led0_OBUF        |                2 |              6 |
|  UUT/dut01/CLK | UUT/dut02/outSec[5]_i_1_n_0 | led0_OBUF        |                3 |              6 |
|  clk_IBUF_BUFG |                             |                  |                7 |             20 |
|  clk_IBUF_BUFG |                             | UUT/dut01/clk1hz |                8 |             31 |
+----------------+-----------------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 3      |                     1 |
| 5      |                     1 |
| 6      |                     2 |
| 16+    |                     2 |
+--------+-----------------------+


