<html>
<head>
<title> Publications on AMRM </title>
</head>
<body bgcolor="#ffffff" text="#000000" link="#0000ff" alink="#ff0080" vlink="#800080">
<center><a href="http://www.ics.uci.edu/~amrm/"><img src="http://www.ics.uci.edu/~amrm/images/amrm.gif" alt="AMRM Project" border="0"></a></center> <br>
<img src="http://www.ics.uci.edu/~amrm/banner.gif" width=450 height=32 border=0 usemap="#map">

<map name="map">
<!-- #$-:Image Map file created by GIMP Imagemap Plugin -->
<!-- #$-:GIMP Imagemap Plugin by Maurits Rijk -->
<!-- #$-:Please do not edit lines starting with "#$" -->
<!-- #$VERSION:1.3 -->
<!-- #$AUTHOR:Dan Nicolaescu -->
<area shape="rect" coords="0,0,105,28" href="http://www.ics.uci.edu/~amrm/intro.html">
<area shape="rect" coords="107,2,156,30" href="http://www.ics.uci.edu/~amrm/news.html">
<area shape="rect" coords="158,2,262,30" href="http://www.ics.uci.edu/~amrm/publications.html">
<area shape="rect" coords="266,0,323,30" href="http://www.ics.uci.edu/~amrm/people.html">
<area shape="rect" coords="328,0,449,28" href="http://www.ics.uci.edu/~amrm/links.html">
</map>

<hr>
<br>
<a href="http://www.ics.uci.edu/~rgupta/darpa-memarch/quarterly.html">Quarterly Reports</a>
<hr>

<h1> Papers and Technical Reports </h1>
<ul>
<li> Integrated I-cache Way Predictor and Branch Target Buffer to Reduce Energy Consumption <I>In 4th Intl. Symp. on High Performance Computing.</I>, May, 2002. (<A HREF="./doc/ishpc_wt.ps">PostScript format</A>, <A HREF="./doc/ishpc_wt.pdf">PDF format</A>)

<li> Power Savings in Embedded Processors through Decode Filter Cache, <I>In Design, Automation & Test in Europe.</I>, March, 2002. (<A HREF="./doc/dfc.ps">PostScript format</A>, <A HREF="./doc/dfc.pdf">PDF format</A>)

<li>Fetch Size Adaptation vs. Stream Buffer for Media Benchmarks, <I>3rd Workshop on Media and Streaming Processors (in conjunction with 34th Intl. Symp. on Microarchitecture</I>, Dec. 2001, (<A HREF="./doc/msp.ps.gz">PostScript format</A>, <A HREF="./doc/msp.pdf">PDF format</A>)

<li>Architectures Adaptation for Power and Performance, <I>International Conference on ASIC</I>, Oct. 2001, (<A HREF="./doc/asicon.ps.gz">PostScript format</A>, <A HREF="./doc/asicon.pdf">PDF format</A>)

<li>Power Savings in Embedded Processors through Decode Filter Cache, <I>UC, Irvine, Technical Report ICS-TR-01-63</I>, Sep. 2001, (<A HREF="./doc/ics_tr_63.ps.gz">PostScript format</A>, <A HREF="./doc/ics_tr_63.pdf">PDF format</A>)

<li>Fetch Size Adaptation vs. Stream Buffer for Media Benchmarks, <I>UC, Irvine, Technical Report ICS-TR-01-62</I>, Sep. 2001, (<A HREF="./doc/ics_tr_62.ps.gz">PostScript format</A>, <A HREF="./doc/ics_tr_62.pdf">PDF format</A>)

<li>Design of a Predictive Filter Cache for Energy Savings in High Performance Processor Architectures, <I>International Conference on Computer Design</I>, Sep. 2001, (<A HREF="./doc/iccd01.ps.gz">PostScript format</A>, <A HREF="./doc/iccd01.pdf">PDF format</A>)

<li> Static Analysis of Parameterized Loop Nests for Energy Efficient
Use of Data Caches, <I> COLP'01 Sept.7 2001 Spain</I> (<A HREF="./doc/paoloNVR.pdf">PDF format</A>)

<li> A Quantitative Evaluation of Adaptive Memory Hierarchy. <I> UC, Irvine, Technical Report ICS-TR-01-41</I>(<A HREF="./doc/Du.pdf">PDF format</A>)

<li>Simultaneous Way-footprint Prediction and Branch Prediction for Energy Savings in Set-associative Instruction Caches, <I>IEEE Workshop on Power Management for Real-Time and Embedded Systems,</I> May 2001, (<A HREF="./doc/btb.ps.gz">PostScript format</A>, <A HREF="./doc/btb.pdf">PDF format</A>)

<li>Design of a Predictive Filter Cache for Energy Savings in High Performance Processor Architectures, <I>UC, Irvine, Technical Report ICS-TR-01-61</I>, April 2001, (<A HREF="./doc/ics_tr_61.ps.gz">PostScript format</A>, <A HREF="./doc/ics_tr_61.pdf">PDF format</A>)

<li>Simultaneous Way-footprint Prediction and Branch Prediction for Energy Savings in Set-associative Instruction Caches, <I>UC, Irvine, Technical Report ICS-TR-01-60</I>, April 2001, (<A HREF="./doc/ics_tr_60.ps.gz">PostScript format</A>, <A HREF="./doc/ics_tr_60.pdf">PDF format</A>)

<li>Compiler-Directed Cache Line Size Adaptivity, <I>IMA 2000</I>, November 2000, (<A HREF="./doc/IMA00.ps.gz">PostScript format</A>, <A HREF="./doc/IMA00.pdf">PDF format</A>)
<li>Compiler-Directed Cache Assist Adaptivity, <I>ISHPC 2000</I>, October 2000, (<A HREF="./doc/ISHPC2K.ps.gz">PostScript format</A>, <A HREF="./doc/ISHPC2K.pdf">PDF format</A>)
<li>AMRM Prototype Board Software API, <I>UC, Irvine,
Technical Report ICS-TR-00-38</I>, June 2000, (<A HREF="./doc/board-API.ps.gz">PostScript format</A>, <A HREF="./doc/board-API.pdf">PDF format</A>)
<li>Compiler-Directed Cache Assist Adaptivity, <I>UC, Irvine,
Technical Report ICS-TR-00-17</I>, June 2000, (<A HREF="./doc/cacheAssistAdapt.ps.gz">PostScript format</A>, <A HREF="./doc/cacheAssistAdapt.pdf">PDF format</A>)
<li>AMRM Prototype Board Design and Implementation, <I>UC, Irvine, 
 Technical Report ICS-TR-00-37</I>, December 1999, (<A HREF="./doc/boardDesign.ps.gz">PostScript format</A>, <A HREF="./doc/boardDesign.pdf">PDF format</A>)
<li>Cache with Adaptive Fetch Size, <I>UC, Irvine, Technical Report ICS-TR-00-16</I>, April 2000, (<A HREF="./doc/afl.ps.gz">PostScript format</A>, <A HREF="./doc/afl.pdf">PDF format</A>)

<li>Conflict Miss Elimination by Time-stride Prefetch, <I>UC, Irvine, Technical Report ICS-TR-00-15</I>, March 2000, (<A HREF="./doc/tsp.ps.gz">PostScript format</A>, <A HREF="./doc/tsp.pdf">PDF format</A>)

<li>Adaptive Line Size Cache, <I>UC, Irvine, Technical Report ICS-TR-99-56</I>, Nov. 1999, (<A HREF="./doc/als.ps.gz">PostScript format</A>, <A HREF="./doc/als.pdf">PDF format</A>)
<li>Adapting Cache Line Size to Application Behavior, <I> International Conference on Supercomputing</I>, June 1999, <A HREF="http://www.csrd.uiuc.edu/ics99/index.html"><I>ICS99</I></A> (<A HREF="./doc/ics99.ps">PostScript format</A>, <A HREF="./doc/ics99.pdf">PDF format</A>)
<li>Safe and Protected Execution for the Morph/AMRM Reconfigurable Processor, <A HREF="http://www.fccm.org"><I>FCCM99</I></A> (<A HREF="./doc/morph_protection.ps">PostScript format</a>, <A HREF="./doc/morph_protection.pdf">PDF format</a>)
<li>Architectural Adaptation in MORPH, <I>Proceedings of SPIE Workshop on Configurable Computing</I>, Oct 1998 (<A HREF="./doc/morph_arch.pdf">PDF format</A>)
<li>Analysis of Technology Trends: Making A Case for Architectural Adaptation in Custom Data-Paths (<A HREF="./doc/tech_trends.pdf">PDF format</A>)
<li>Hardware Support for Process Protection in Existing Processors and Processors with reconfigurable hardwares (<A HREF="./doc/r10000.ps">Postscript format</A>, <A HREF="./doc/r10000.pdf">PDF format</A>)
</ul>
<hr>
<h1> AMRM Presentations</h1>
<ul>
<li><A HREF="./hdu/DIS_Stressmark/DIS_stressmark.html">DIS Stressmark Suite</A>
<li><A HREF="./doc/alsc.ps.gz">Adaptive Line Size Cache </A> (Sep. 15, 1999, Postscript format)
<li><A HREF="./doc/pta.ppt">AMRM: Project Technical Approach</A> (Nov. 5, 1998, Powerpoint format)
<li><A HREF="./doc/compiler.ppt">Compiling for Reconfigurable Memory Machines: The AMRM Approach</A> (Nov. 5, 1998, Powerpoint format)
<li><A HREF="./doc/protection-validation.ppt">Morph: Supporting Safe Architectural Adaptation</A> (Sep. 1998, Powerpoint format)
<li><A HREF="./doc/amrm-safe-prot.ppt">Safe and Protected Execution in Adaptive Architectures</A> (Nov. 5, 1998, Powerpoint format)
<li><A HREF="./doc/amrm_report.ppt">Adaptive Memory Reconfiguration Management: The AMRM Project</A> (Oct. 1998, Powerpoint format)
<li><A HREF="./doc/mem_adaptivity.ppt">Memory Hierarchy Adaptivity - An Architectural Perspective</A> (Sept. 1998, Powerpoint format)
<li><A HREF="./doc/wt.ppt">Miss Stride Buffer</A> (Sept. 1998, Powerpoint format)
<br>
<li><A HREF="http://www-csag.cs.uiuc.edu/projects/morph.html" TARGET="_blank">Morph Point Design Study</A>
<li><A HREF="./doc/morph_intro.ps">MORPH: A System Architecture for Robust High Performance Using Customization</A> (Postscript format)<p>
</ul>
</body>
</html>

