<!DOCTYPE html>
<html>
<head>
<meta charset="UTF-8">
<meta name="viewport" content="width=device-width, initial-scale=1">
<link rel="stylesheet" type="text/css" href="style.css">
<script src="script.js"></script>
<title>PSRLW/PSRLD/PSRLQ - Shift Packed Data Right Logical </title></head>
<body>
<div id="head">
<a href="index.html">x86doc</a> › PSRLW/PSRLD/PSRLQ - Shift Packed Data Right Logical </div>
<div id="body">
<h1>PSRLW/PSRLD/PSRLQ—Shift Packed Data Right Logical</h1>
<p><strong>Description</strong></p>
<table>
<tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th></th></tr>
<tr>
<td>
<p>NP 0F D1 /r<sup>1</sup></p>
<p>PSRLW mm, mm/m64</p></td>
<td>A</td>
<td>V/V</td>
<td>MMX</td>
<td>Shift words in mm right by amount specified in mm/m64 while shifting in 0s.</td></tr>
<tr>
<td>
<p>66 0F D1 /r</p>
<p>PSRLW xmm1, xmm2/m128</p></td>
<td>A</td>
<td>V/V</td>
<td>SSE2</td>
<td>Shift words in xmm1 right by amount specified in xmm2/m128 while shifting in 0s.</td></tr>
<tr>
<td>
<p>NP 0F 71 /2 ib<sup>1</sup></p>
<p>PSRLW mm, imm8</p></td>
<td>B</td>
<td>V/V</td>
<td>MMX</td>
<td>Shift words in mm right by imm8 while shifting in 0s.</td></tr>
<tr>
<td>
<p>66 0F 71 /2 ib</p>
<p>PSRLW xmm1, imm8</p></td>
<td>B</td>
<td>V/V</td>
<td>SSE2</td>
<td>Shift words in xmm1 right by imm8 while shifting in 0s.</td></tr>
<tr>
<td>
<p>NP 0F D2 /r<sup>1</sup></p>
<p>PSRLD mm, mm/m64</p></td>
<td>A</td>
<td>V/V</td>
<td>MMX</td>
<td>Shift doublewords in mm right by amount specified in mm/m64 while shifting in 0s.</td></tr>
<tr>
<td>
<p>66 0F D2 /r</p>
<p>PSRLD xmm1, xmm2/m128</p></td>
<td>A</td>
<td>V/V</td>
<td>SSE2</td>
<td>Shift doublewords in xmm1 right by amount specified in xmm2 /m128 while shifting in 0s.</td></tr>
<tr>
<td>
<p>NP 0F 72 /2 ib<sup>1</sup></p>
<p>PSRLD mm, imm8</p></td>
<td>B</td>
<td>V/V</td>
<td>MMX</td>
<td>Shift doublewords in mm right by imm8 while shifting in 0s.</td></tr>
<tr>
<td>
<p>66 0F 72 /2 ib</p>
<p>PSRLD xmm1, imm8</p></td>
<td>B</td>
<td>V/V</td>
<td>SSE2</td>
<td>Shift doublewords in xmm1 right by imm8 while shifting in 0s.</td></tr>
<tr>
<td>
<p>NP 0F D3 /r<sup>1</sup></p>
<p>PSRLQ mm, mm/m64</p></td>
<td>A</td>
<td>V/V</td>
<td>MMX</td>
<td>Shift mm right by amount specified in mm/m64 while shifting in 0s.</td></tr>
<tr>
<td>
<p>66 0F D3 /r</p>
<p>PSRLQ xmm1, xmm2/m128</p></td>
<td>A</td>
<td>V/V</td>
<td>SSE2</td>
<td>Shift quadwords in xmm1 right by amount specified in xmm2/m128 while shifting in 0s.</td></tr>
<tr>
<td>
<p>NP 0F 73 /2 ib<sup>1</sup></p>
<p>PSRLQ mm, imm8</p></td>
<td>B</td>
<td>V/V</td>
<td>MMX</td>
<td>Shift mm right by imm8 while shifting in 0s.</td></tr>
<tr>
<td>
<p>66 0F 73 /2 ib</p>
<p>PSRLQ xmm1, imm8</p></td>
<td>B</td>
<td>V/V</td>
<td>SSE2</td>
<td>Shift quadwords in xmm1 right by imm8 while shifting in 0s.</td></tr>
<tr>
<td>
<p>VEX.128.66.0F.WIG D1 /r</p>
<p>VPSRLW xmm1, xmm2, xmm3/m128</p></td>
<td>C</td>
<td>V/V</td>
<td>AVX</td>
<td>Shift words in xmm2 right by amount specified in xmm3/m128 while shifting in 0s.</td></tr>
<tr>
<td>
<p>VEX.128.66.0F.WIG 71 /2 ib</p>
<p>VPSRLW xmm1, xmm2, imm8</p></td>
<td>D</td>
<td>V/V</td>
<td>AVX</td>
<td>Shift words in xmm2 right by imm8 while shifting in 0s.</td></tr>
<tr>
<td>
<p>VEX.128.66.0F.WIG D2 /r</p>
<p>VPSRLD xmm1, xmm2, xmm3/m128</p></td>
<td>C</td>
<td>V/V</td>
<td>AVX</td>
<td>Shift doublewords in xmm2 right by amount specified in xmm3/m128 while shifting in 0s.</td></tr>
<tr>
<td>
<p>VEX.128.66.0F.WIG 72 /2 ib</p>
<p>VPSRLD xmm1, xmm2, imm8</p></td>
<td>D</td>
<td>V/V</td>
<td>AVX</td>
<td>Shift doublewords in xmm2 right by imm8 while shifting in 0s.</td></tr>
<tr>
<td>
<p>VEX.128.66.0F.WIG D3 /r</p>
<p>VPSRLQ xmm1, xmm2, xmm3/m128</p></td>
<td>C</td>
<td>V/V</td>
<td>AVX</td>
<td>Shift quadwords in xmm2 right by amount specified in xmm3/m128 while shifting in 0s.</td></tr>
<tr>
<td>
<p>VEX.128.66.0F.WIG 73 /2 ib</p>
<p>VPSRLQ xmm1, xmm2, imm8</p></td>
<td>D</td>
<td>V/V</td>
<td>AVX</td>
<td>Shift quadwords in xmm2 right by imm8 while shifting in 0s.</td></tr>
<tr>
<td>
<p>VEX.256.66.0F.WIG D1 /r</p>
<p>VPSRLW ymm1, ymm2, xmm3/m128</p></td>
<td>C</td>
<td>V/V</td>
<td>AVX2</td>
<td>Shift words in ymm2 right by amount specified in xmm3/m128 while shifting in 0s.</td></tr>
<tr>
<td>
<p>VEX.256.66.0F.WIG 71 /2 ib</p>
<p>VPSRLW ymm1, ymm2, imm8</p></td>
<td>D</td>
<td>V/V</td>
<td>AVX2</td>
<td>Shift words in ymm2 right by imm8 while shifting in 0s.</td></tr></table>
<p><strong>Opcode/</strong></p>
<p><strong>Op/</strong></p>
<p><strong>64/32 bit</strong></p>
<p><strong>CPUID</strong></p>
<p><strong>Description</strong></p>
<table>
<tr>
<th>Instruction</th>
<th>En</th>
<th>Mode Support</th>
<th>Feature Flag</th>
<th></th></tr>
<tr>
<td>
<p>VEX.256.66.0F.WIG D2 /r</p>
<p>VPSRLD ymm1, ymm2, xmm3/m128</p></td>
<td>C</td>
<td>V/V</td>
<td>AVX2</td>
<td>Shift doublewords in ymm2 right by amount specified in xmm3/m128 while shifting in 0s.</td></tr>
<tr>
<td>
<p>VEX.256.66.0F.WIG 72 /2 ib</p>
<p>VPSRLD ymm1, ymm2, imm8</p></td>
<td>D</td>
<td>V/V</td>
<td>AVX2</td>
<td>Shift doublewords in ymm2 right by imm8 while shifting in 0s.</td></tr>
<tr>
<td>
<p>VEX.256.66.0F.WIG D3 /r</p>
<p>VPSRLQ ymm1, ymm2, xmm3/m128</p></td>
<td>C</td>
<td>V/V</td>
<td>AVX2</td>
<td>Shift quadwords in ymm2 right by amount specified in xmm3/m128 while shifting in 0s.</td></tr>
<tr>
<td>
<p>VEX.256.66.0F.WIG 73 /2 ib</p>
<p>VPSRLQ ymm1, ymm2, imm8</p></td>
<td>D</td>
<td>V/V</td>
<td>AVX2</td>
<td>Shift quadwords in ymm2 right by imm8 while shifting in 0s.</td></tr>
<tr>
<td>EVEX.128.66.0F.WIG D1 /r VPSRLW xmm1 {k1}{z}, xmm2, xmm3/m128</td>
<td>G</td>
<td>V/V</td>
<td>AVX512VL AVX512BW</td>
<td>Shift words in xmm2 right by amount specified in xmm3/m128 while shifting in 0s using writemask k1.</td></tr>
<tr>
<td>EVEX.256.66.0F.WIG D1 /r VPSRLW ymm1 {k1}{z}, ymm2, xmm3/m128</td>
<td>G</td>
<td>V/V</td>
<td>AVX512VL AVX512BW</td>
<td>Shift words in ymm2 right by amount specified in xmm3/m128 while shifting in 0s using writemask k1.</td></tr>
<tr>
<td>EVEX.512.66.0F.WIG D1 /r VPSRLW zmm1 {k1}{z}, zmm2, xmm3/m128</td>
<td>G</td>
<td>V/V</td>
<td>AVX512BW</td>
<td>Shift words in zmm2 right by amount specified in xmm3/m128 while shifting in 0s using writemask k1.</td></tr>
<tr>
<td>EVEX.128.66.0F.WIG 71 /2 ib VPSRLW xmm1 {k1}{z}, xmm2/m128, imm8</td>
<td>E</td>
<td>V/V</td>
<td>AVX512VL AVX512BW</td>
<td>Shift words in xmm2/m128 right by imm8 while shifting in 0s using writemask k1.</td></tr>
<tr>
<td>EVEX.256.66.0F.WIG 71 /2 ib VPSRLW ymm1 {k1}{z}, ymm2/m256, imm8</td>
<td>E</td>
<td>V/V</td>
<td>AVX512VL AVX512BW</td>
<td>Shift words in ymm2/m256 right by imm8 while shifting in 0s using writemask k1.</td></tr>
<tr>
<td>EVEX.512.66.0F.WIG 71 /2 ib VPSRLW zmm1 {k1}{z}, zmm2/m512, imm8</td>
<td>E</td>
<td>V/V</td>
<td>AVX512BW</td>
<td>Shift words in zmm2/m512 right by imm8 while shifting in 0s using writemask k1.</td></tr>
<tr>
<td>EVEX.128.66.0F.W0 D2 /r VPSRLD xmm1 {k1}{z}, xmm2, xmm3/m128</td>
<td>G</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Shift doublewords in xmm2 right by amount specified in xmm3/m128 while shifting in 0s using writemask k1.</td></tr>
<tr>
<td>EVEX.256.66.0F.W0 D2 /r VPSRLD ymm1 {k1}{z}, ymm2, xmm3/m128</td>
<td>G</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Shift doublewords in ymm2 right by amount specified in xmm3/m128 while shifting in 0s using writemask k1.</td></tr>
<tr>
<td>EVEX.512.66.0F.W0 D2 /r VPSRLD zmm1 {k1}{z}, zmm2, xmm3/m128</td>
<td>G</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Shift doublewords in zmm2 right by amount specified in xmm3/m128 while shifting in 0s using writemask k1.</td></tr>
<tr>
<td>EVEX.128.66.0F.W0 72 /2 ib VPSRLD xmm1 {k1}{z}, xmm2/m128/m32bcst, imm8</td>
<td>F</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Shift doublewords in xmm2/m128/m32bcst right by imm8 while shifting in 0s using writemask k1.</td></tr>
<tr>
<td>EVEX.256.66.0F.W0 72 /2 ib VPSRLD ymm1 {k1}{z}, ymm2/m256/m32bcst, imm8</td>
<td>F</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Shift doublewords in ymm2/m256/m32bcst right by imm8 while shifting in 0s using writemask k1.</td></tr>
<tr>
<td>EVEX.512.66.0F.W0 72 /2 ib VPSRLD zmm1 {k1}{z}, zmm2/m512/m32bcst, imm8</td>
<td>F</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Shift doublewords in zmm2/m512/m32bcst right by imm8 while shifting in 0s using writemask k1.</td></tr>
<tr>
<td>EVEX.128.66.0F.W1 D3 /r VPSRLQ xmm1 {k1}{z}, xmm2, xmm3/m128</td>
<td>G</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Shift quadwords in xmm2 right by amount specified in xmm3/m128 while shifting in 0s using writemask k1.</td></tr>
<tr>
<td>EVEX.256.66.0F.W1 D3 /r VPSRLQ ymm1 {k1}{z}, ymm2, xmm3/m128</td>
<td>G</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Shift quadwords in ymm2 right by amount specified in xmm3/m128 while shifting in 0s using writemask k1.</td></tr></table>
<p><strong>Opcode/</strong></p>
<p><strong>Op/</strong></p>
<p><strong>64/32 bit</strong></p>
<p><strong>CPUID</strong></p>
<p><strong>Description</strong></p>
<table>
<tr>
<th>Instruction</th>
<th>En</th>
<th>Mode Support</th>
<th>Feature Flag</th>
<th></th></tr>
<tr>
<td>EVEX.512.66.0F.W1 D3 /r VPSRLQ zmm1 {k1}{z}, zmm2, xmm3/m128</td>
<td>G</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Shift quadwords in zmm2 right by amount specified in xmm3/m128 while shifting in 0s using writemask k1.</td></tr>
<tr>
<td>EVEX.128.66.0F.W1 73 /2 ib VPSRLQ xmm1 {k1}{z}, xmm2/m128/m64bcst, imm8</td>
<td>F</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Shift quadwords in xmm2/m128/m64bcst right by imm8 while shifting in 0s using writemask k1.</td></tr>
<tr>
<td>EVEX.256.66.0F.W1 73 /2 ib VPSRLQ ymm1 {k1}{z}, ymm2/m256/m64bcst, imm8</td>
<td>F</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Shift quadwords in ymm2/m256/m64bcst right by imm8 while shifting in 0s using writemask k1.</td></tr>
<tr>
<td>EVEX.512.66.0F.W1 73 /2 ib VPSRLQ zmm1 {k1}{z}, zmm2/m512/m64bcst, imm8</td>
<td>F</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Shift quadwords in zmm2/m512/m64bcst right by imm8 while shifting in 0s using writemask k1.</td></tr></table>
<p><strong>NOTES:</strong></p>
<p>1. See note in Section 2.5, “Intel® AVX and Intel® SSE Instruction Exception Specification” in the Intel<em><sup>®</sup></em> 64 and IA-32 Architectures Soft-</p>
<p>ware Developer’s Manual, Volume 2A and Section 23.25.3, “Exception Conditions of Legacy SIMD Instructions Operating on MMX Reg-isters” in the Intel<em><sup>® </sup></em>64 and IA-32 Architectures Software Developer’s Manual, Volume 3A.</p>
<h3>Instruction Operand Encoding</h3>
<table>
<tr>
<th>Op/En</th>
<th>Tuple Type</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th></tr>
<tr>
<td>A</td>
<td>N/A</td>
<td>ModRM:reg (r, w)</td>
<td>ModRM:r/m (r)</td>
<td>N/A</td>
<td>N/A</td></tr>
<tr>
<td>B</td>
<td>N/A</td>
<td>ModRM:r/m (r, w)</td>
<td>imm8</td>
<td>N/A</td>
<td>N/A</td></tr>
<tr>
<td>C</td>
<td>N/A</td>
<td>ModRM:reg (w)</td>
<td>VEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>N/A</td></tr>
<tr>
<td>D</td>
<td>N/A</td>
<td>VEX.vvvv (w)</td>
<td>ModRM:r/m (r)</td>
<td>imm8</td>
<td>N/A</td></tr>
<tr>
<td>E</td>
<td>Full Mem</td>
<td>EVEX.vvvv (w)</td>
<td>ModRM:r/m (r)</td>
<td>imm8</td>
<td>N/A</td></tr>
<tr>
<td>F</td>
<td>Full</td>
<td>EVEX.vvvv (w)</td>
<td>ModRM:r/m (r)</td>
<td>imm8</td>
<td>N/A</td></tr>
<tr>
<td>G</td>
<td>Mem128</td>
<td>ModRM:reg (w)</td>
<td>EVEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>N/A</td></tr></table>
<h2>Description</h2>
<p>Shifts the bits in the individual data elements (words, doublewords, or quadword) in the destination operand (first operand) to the right by the number of bits specified in the count operand (second operand). As the bits in the data elements are shifted right, the empty high-order bits are cleared (set to 0). If the value specified by the count operand is greater than 15 (for words), 31 (for doublewords), or 63 (for a quadword), then the destination operand is set to all 0s. Figure 4-19 gives an example of shifting words in a 64-bit operand.</p>
<p>Note that only the low 64-bits of a 128-bit count operand are checked to compute the count.</p>
<svg width="568.7999849999999" height="132.20999249996385" viewBox="111.840000 361735.380000 379.199990 88.139995">
<text x="159.539916" y="361754.145192" style="font-size:7.980000pt" textLength="31.136363999999986" lengthAdjust="spacingAndGlyphs">Pre-Shift</text>
<text x="407.4" y="361758.22524" style="font-size:7.980000pt" textLength="9.717245999999989" lengthAdjust="spacingAndGlyphs">X0</text>
<text x="220.37983199999996" y="361758.225576" style="font-size:7.980000pt" textLength="9.777096" lengthAdjust="spacingAndGlyphs">X3</text>
<text x="284.09853599999997" y="361758.225576" style="font-size:7.980000pt" textLength="9.777095999999972" lengthAdjust="spacingAndGlyphs">X2</text>
<text x="345.177456" y="361758.225576" style="font-size:7.980000pt" textLength="9.777095999999915" lengthAdjust="spacingAndGlyphs">X1</text>
<text x="170.04" y="361762.42524" style="font-size:7.980000pt" textLength="21.320964000000004" lengthAdjust="spacingAndGlyphs">DEST</text>
<text x="158.46" y="361776.07852800004" style="font-size:6.960000pt" textLength="31.534368" lengthAdjust="spacingAndGlyphs">Shift Right</text>
<text x="161.16" y="361783.338528" style="font-size:6.960000pt" textLength="28.87147200000001" lengthAdjust="spacingAndGlyphs">with Zero</text>
<text x="160.619904" y="361791.1386" style="font-size:6.960000pt" textLength="29.381640000000033" lengthAdjust="spacingAndGlyphs">Extension</text>
<text x="154.739946" y="361807.00551" style="font-size:7.980000pt" textLength="34.600482" lengthAdjust="spacingAndGlyphs">Post-Shift</text>
<text x="385.980084" y="361811.984904" style="font-size:7.980000pt" textLength="11.997131999999965" lengthAdjust="spacingAndGlyphs">X0 &gt;&gt; COUNT</text>
<text x="198.359844" y="361811.98524" style="font-size:7.980000pt" textLength="53.655275999999986" lengthAdjust="spacingAndGlyphs">X3 &gt;&gt; COUNT</text>
<text x="262.14024" y="361811.98524" style="font-size:7.980000pt" textLength="53.60700000000003" lengthAdjust="spacingAndGlyphs">X2 &gt;&gt; COUNT</text>
<text x="325.43972399999996" y="361811.98524" style="font-size:7.980000pt" textLength="11.997131999999965" lengthAdjust="spacingAndGlyphs">X1 &gt;&gt; COUNT</text>
<text x="169.02" y="361814.98524" style="font-size:7.980000pt" textLength="21.31537799999998" lengthAdjust="spacingAndGlyphs">DEST</text>
<rect x="193.62" y="361799.52" width="62.879999999999995" height="18.0" style="fill:rgba(0,0,0,0);stroke:rgb(0,0,0);stroke-width:1pt;"></rect>
<rect x="256.5" y="361799.52" width="62.879999999999995" height="18.0" style="fill:rgba(0,0,0,0);stroke:rgb(0,0,0);stroke-width:1pt;"></rect>
<rect x="319.38" y="361799.52" width="62.879999999999995" height="18.0" style="fill:rgba(0,0,0,0);stroke:rgb(0,0,0);stroke-width:1pt;"></rect>
<rect x="382.26" y="361799.52" width="62.94" height="18.0" style="fill:rgba(0,0,0,0);stroke:rgb(0,0,0);stroke-width:1pt;"></rect>
<path d="M237.900000,361792.680000 L239.460000,361792.080000 L240.420000,361791.720000 L240.120000,361792.740000 L238.560000,361798.140000 L238.080000,361799.820000 L237.600000,361798.140000 L236.040000,361792.740000 L235.740000,361791.720000 L236.700000,361792.080000 L237.000000,361792.440000 L238.560000,361797.840000 L237.600000,361798.140000 L237.600000,361797.840000 L239.160000,361792.440000 L240.120000,361792.740000 L239.820000,361793.040000 L238.260000,361793.640000 " style="stroke:black"></path>
<path d="M301.620000,361792.620000 L303.180000,361792.080000 L304.140000,361791.720000 L303.840000,361792.740000 L302.280000,361798.080000 L301.800000,361799.700000 L301.320000,361798.080000 L299.760000,361792.740000 L299.460000,361791.720000 L300.420000,361792.080000 L300.720000,361792.440000 L302.280000,361797.780000 L301.320000,361798.080000 L301.320000,361797.780000 L302.880000,361792.440000 L303.840000,361792.740000 L303.540000,361793.040000 L301.980000,361793.580000 " style="stroke:black"></path>
<path d="M420.060000,361792.680000 L421.620000,361792.140000 L422.580000,361791.780000 L422.280000,361792.800000 L420.720000,361798.200000 L420.240000,361799.940000 L419.760000,361798.200000 L418.260000,361792.800000 L417.960000,361791.780000 L418.920000,361792.140000 L419.220000,361792.500000 L420.720000,361797.900000 L419.760000,361798.200000 L419.760000,361797.900000 L421.320000,361792.500000 L422.280000,361792.800000 L421.980000,361793.100000 L420.420000,361793.640000 " style="stroke:black"></path>
<path d="M236.700000,361792.080000 L238.260000,361792.680000 L238.260000,361793.640000 L238.080000,361793.700000 L237.900000,361793.640000 L236.340000,361793.040000 " style="stroke:black"></path>
<path d="M300.420000,361792.080000 L301.980000,361792.620000 L301.980000,361793.580000 L301.800000,361793.640000 L301.620000,361793.580000 L300.060000,361793.040000 " style="stroke:black"></path>
<path d="M358.380000,361793.160000 L359.880000,361792.560000 L360.840000,361792.140000 L359.040000,361798.620000 L358.560000,361800.300000 L358.080000,361798.620000 L356.520000,361793.220000 L356.220000,361792.200000 L357.180000,361792.560000 L357.480000,361792.920000 L359.040000,361798.320000 L358.080000,361798.620000 L358.080000,361798.320000 L359.580000,361792.920000 L360.540000,361793.220000 L360.240000,361793.520000 L358.740000,361794.120000 " style="stroke:black"></path>
<path d="M418.920000,361792.140000 L420.420000,361792.680000 L420.420000,361793.640000 L420.240000,361793.700000 L420.060000,361793.640000 L418.560000,361793.100000 " style="stroke:black"></path>
<path d="M238.080000,361793.160000 L239.640000,361792.560000 L238.080000,361797.960000 L236.520000,361792.560000 " style="stroke:black"></path>
<path d="M301.800000,361793.100000 L303.360000,361792.560000 L301.800000,361797.900000 L300.240000,361792.560000 " style="stroke:black"></path>
<path d="M357.180000,361792.560000 L358.740000,361793.160000 L358.740000,361794.120000 L358.560000,361794.180000 L358.380000,361794.120000 L356.820000,361793.520000 " style="stroke:black"></path>
<path d="M420.240000,361793.160000 L421.800000,361792.620000 L420.240000,361798.020000 L418.740000,361792.620000 " style="stroke:black"></path>
<path d="M358.560000,361793.640000 L360.060000,361793.040000 L358.560000,361798.440000 L357.000000,361793.040000 " style="stroke:black"></path></svg>
<h3>Figure 4-19.  PSRLW, PSRLD, and PSRLQ Instruction Operation Using 64-bit Operand</h3>
<p>The (V)PSRLW instruction shifts each of the words in the destination operand to the right by the number of bits specified in the count operand; the (V)PSRLD instruction shifts each of the doublewords in the destination operand; and the PSRLQ instruction shifts the quadword (or quadwords) in the destination operand.</p>
<p>In 64-bit mode and not encoded with VEX/EVEX, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).</p>
<p>Legacy SSE instruction 64-bit operand: The destination operand is an MMX technology register; the count operand can be either an MMX technology register or an 64-bit memory location.</p>
<p>128-bit Legacy SSE version: The destination operand is an XMM register; the count operand can be either an XMM register or a 128-bit memory location, or an 8-bit immediate. If the count operand is a memory address, 128 bits are loaded but the upper 64 bits are ignored. Bits (MAXVL-1:128) of the corresponding YMM destination register remain unchanged.</p>
<p>VEX.128 encoded version: The destination operand is an XMM register; the count operand can be either an XMM register or a 128-bit memory location, or an 8-bit immediate. If the count operand is a memory address, 128 bits are loaded but the upper 64 bits are ignored. Bits (MAXVL-1:128) of the destination YMM register are zeroed.</p>
<p>VEX.256 encoded version: The destination operand is a YMM register. The source operand is a YMM register or a memory location. The count operand can come either from an XMM register or a memory location or an 8-bit immediate. Bits (MAXVL-1:256) of the corresponding ZMM register are zeroed.</p>
<p>EVEX encoded versions: The destination operand is a ZMM register updated according to the writemask. The count operand is either an 8-bit immediate (the immediate count version) or an 8-bit value from an XMM register or a memory location (the variable count version). For the immediate count version, the source operand (the second operand) can be a ZMM register, a 512-bit memory location or a 512-bit vector broadcasted from a 32/64-bit memory location. For the variable count version, the first source operand (the second operand) is a ZMM register, the second source operand (the third operand, 8-bit variable count) can be an XMM register or a memory location.</p>
<p>Note: In VEX/EVEX encoded versions of shifts with an immediate count, vvvv of VEX/EVEX encode the destination register, and VEX.B/EVEX.B + ModRM.r/m encodes the source register.</p>
<p>Note: For shifts with an immediate count (VEX.128.66.0F 71-73 /2, or EVEX.128.66.0F 71-73 /2), VEX.vvvv/EVEX.vvvv encodes the destination register.</p>
<h2>Operation</h2>
<p><strong>PSRLW (With 64-bit Operand)</strong></p>
<pre>    IF (COUNT &gt; 15)
    THEN
         DEST[64:0] := 0000000000000000H
    ELSE
         DEST[15:0] := ZeroExtend(DEST[15:0] &gt;&gt; COUNT);
         (* Repeat shift operation for 2nd and 3rd words *)
         DEST[63:48] := ZeroExtend(DEST[63:48] &gt;&gt; COUNT);
    FI;</pre>
<p><strong>PSRLD (With 64-bit Operand)</strong></p>
<pre>    IF (COUNT &gt; 31)
    THEN
         DEST[64:0] := 0000000000000000H
    ELSE
         DEST[31:0] := ZeroExtend(DEST[31:0] &gt;&gt; COUNT);
         DEST[63:32] := ZeroExtend(DEST[63:32] &gt;&gt; COUNT);
    FI;</pre>
<p><strong>PSRLQ (With 64-bit Operand)</strong></p>
<pre>    IF (COUNT &gt; 63)
    THEN
         DEST[64:0] := 0000000000000000H
    ELSE
         DEST := ZeroExtend(DEST &gt;&gt; COUNT);
    FI;
LOGICAL_RIGHT_SHIFT_DWORDS1(SRC, COUNT_SRC)
COUNT := COUNT_SRC[63:0];
IF (COUNT &gt; 31)
THEN
    DEST[31:0] := 0
ELSE
    DEST[31:0] := ZeroExtend(SRC[31:0] &gt;&gt; COUNT);
FI;
LOGICAL_RIGHT_SHIFT_QWORDS1(SRC, COUNT_SRC)
COUNT := COUNT_SRC[63:0];
IF (COUNT &gt; 63)
THEN
    DEST[63:0] := 0
ELSE
    DEST[63:0] := ZeroExtend(SRC[63:0] &gt;&gt; COUNT);
FI;
LOGICAL_RIGHT_SHIFT_WORDS_256b(SRC, COUNT_SRC)
COUNT := COUNT_SRC[63:0];
IF (COUNT &gt; 15)
THEN
    DEST[255:0] := 0
ELSE
    DEST[15:0] := ZeroExtend(SRC[15:0] &gt;&gt; COUNT);
    (* Repeat shift operation for 2nd through 15th words *)
    DEST[255:240] := ZeroExtend(SRC[255:240] &gt;&gt; COUNT);
FI;
LOGICAL_RIGHT_SHIFT_WORDS(SRC, COUNT_SRC)
COUNT := COUNT_SRC[63:0];
IF (COUNT &gt; 15)
THEN
    DEST[127:0] := 00000000000000000000000000000000H
ELSE
    DEST[15:0] := ZeroExtend(SRC[15:0] &gt;&gt; COUNT);
    (* Repeat shift operation for 2nd through 7th words *)
    DEST[127:112] := ZeroExtend(SRC[127:112] &gt;&gt; COUNT);
FI;
LOGICAL_RIGHT_SHIFT_DWORDS_256b(SRC, COUNT_SRC)
COUNT := COUNT_SRC[63:0];
IF (COUNT &gt; 31)
THEN
    DEST[255:0] := 0
ELSE
    DEST[31:0] := ZeroExtend(SRC[31:0] &gt;&gt; COUNT);
    (* Repeat shift operation for 2nd through 3rd words *)
    DEST[255:224] := ZeroExtend(SRC[255:224] &gt;&gt; COUNT);
FI;
LOGICAL_RIGHT_SHIFT_DWORDS(SRC, COUNT_SRC)
COUNT := COUNT_SRC[63:0];
IF (COUNT &gt; 31)
THEN
    DEST[127:0] := 00000000000000000000000000000000H
ELSE
    DEST[31:0] := ZeroExtend(SRC[31:0] &gt;&gt; COUNT);
    (* Repeat shift operation for 2nd through 3rd words *)
    DEST[127:96] := ZeroExtend(SRC[127:96] &gt;&gt; COUNT);
FI;
LOGICAL_RIGHT_SHIFT_QWORDS_256b(SRC, COUNT_SRC)
COUNT := COUNT_SRC[63:0];
IF (COUNT &gt; 63)
THEN
    DEST[255:0] := 0
ELSE
    DEST[63:0] := ZeroExtend(SRC[63:0] &gt;&gt; COUNT);
    DEST[127:64] := ZeroExtend(SRC[127:64] &gt;&gt; COUNT);
    DEST[191:128] := ZeroExtend(SRC[191:128] &gt;&gt; COUNT);
    DEST[255:192] := ZeroExtend(SRC[255:192] &gt;&gt; COUNT);
FI;
LOGICAL_RIGHT_SHIFT_QWORDS(SRC, COUNT_SRC)
COUNT := COUNT_SRC[63:0];
IF (COUNT &gt; 63)
THEN
    DEST[127:0] := 00000000000000000000000000000000H
ELSE
    DEST[63:0] := ZeroExtend(SRC[63:0] &gt;&gt; COUNT);
    DEST[127:64] := ZeroExtend(SRC[127:64] &gt;&gt; COUNT);
FI;</pre>
<p><strong>VPSRLW (EVEX Versions, xmm/m128)</strong></p>
<pre>(KL, VL) = (8, 128), (16, 256), (32, 512)
IF VL = 128
    TMP_DEST[127:0] := LOGICAL_RIGHT_SHIFT_WORDS_128b(SRC1[127:0], SRC2)
FI;
IF VL = 256
    TMP_DEST[255:0] := LOGICAL_RIGHT_SHIFT_WORDS_256b(SRC1[255:0], SRC2)
FI;
IF VL = 512
    TMP_DEST[255:0] := LOGICAL_RIGHT_SHIFT_WORDS_256b(SRC1[255:0], SRC2)
    TMP_DEST[511:256] := LOGICAL_RIGHT_SHIFT_WORDS_256b(SRC1[511:256], SRC2)
FI;
FOR j := 0 TO KL-1
    i := j * 16
    IF k1[j] OR *no writemask*
         THEN DEST[i+15:i] := TMP_DEST[i+15:i]
         ELSE
              IF *merging-masking*
                                                         ; merging-masking
                    THEN *DEST[i+15:i] remains unchanged*
                    ELSE *zeroing-masking*
                                                              ; zeroing-masking
                         DEST[i+15:i] = 0
              FI
    FI;
ENDFOR
DEST[MAXVL-1:VL] := 0</pre>
<p><strong>VPSRLW (EVEX Versions, imm8)</strong></p>
<pre>(KL, VL) = (8, 128), (16, 256), (32, 512)
IF VL = 128
    TMP_DEST[127:0] := LOGICAL_RIGHT_SHIFT_WORDS_128b(SRC1[127:0], imm8)
FI;
IF VL = 256
    TMP_DEST[255:0] := LOGICAL_RIGHT_SHIFT_WORDS_256b(SRC1[255:0], imm8)
FI;
IF VL = 512
    TMP_DEST[255:0] := LOGICAL_RIGHT_SHIFT_WORDS_256b(SRC1[255:0], imm8)
    TMP_DEST[511:256] := LOGICAL_RIGHT_SHIFT_WORDS_256b(SRC1[511:256], imm8)
FI;
FOR j := 0 TO KL-1
    i := j * 16
    IF k1[j] OR *no writemask*
         THEN DEST[i+15:i] := TMP_DEST[i+15:i]
         ELSE
              IF *merging-masking*
                                                         ; merging-masking
                    THEN *DEST[i+15:i] remains unchanged*
                    ELSE *zeroing-masking*
                                                              ; zeroing-masking
                         DEST[i+15:i] = 0
              FI
    FI;
ENDFOR
DEST[MAXVL-1:VL] := 0</pre>
<p><strong>VPSRLW (ymm, ymm, xmm/m128) - VEX.256 Encoding</strong></p>
<pre>DEST[255:0] := LOGICAL_RIGHT_SHIFT_WORDS_256b(SRC1, SRC2)
DEST[MAXVL-1:256] := 0;</pre>
<p><strong>VPSRLW (ymm, imm8) - VEX.256 Encoding</strong></p>
<pre>DEST[255:0] := LOGICAL_RIGHT_SHIFT_WORDS_256b(SRC1, imm8)
DEST[MAXVL-1:256] := 0;</pre>
<p><strong>VPSRLW (xmm, xmm, xmm/m128) - VEX.128 Encoding</strong></p>
<pre>DEST[127:0] := LOGICAL_RIGHT_SHIFT_WORDS(SRC1, SRC2)
DEST[MAXVL-1:128] := 0</pre>
<p><strong>VPSRLW (xmm, imm8) - VEX.128 Encoding</strong></p>
<pre>DEST[127:0] := LOGICAL_RIGHT_SHIFT_WORDS(SRC1, imm8)
DEST[MAXVL-1:128] := 0</pre>
<p><strong>PSRLW (xmm, xmm, xmm/m128)</strong></p>
<pre>DEST[127:0] := LOGICAL_RIGHT_SHIFT_WORDS(DEST, SRC)
DEST[MAXVL-1:128] (Unmodified)</pre>
<p><strong>PSRLW (xmm, imm8)</strong></p>
<pre>DEST[127:0] := LOGICAL_RIGHT_SHIFT_WORDS(DEST, imm8)
DEST[MAXVL-1:128] (Unmodified)</pre>
<p><strong>VPSRLD (EVEX Versions, xmm/m128)</strong></p>
<pre>(KL, VL) = (4, 128), (8, 256), (16, 512)
IF VL = 128
    TMP_DEST[127:0] := LOGICAL_RIGHT_SHIFT_DWORDS_128b(SRC1[127:0], SRC2)
FI;
IF VL = 256
    TMP_DEST[255:0] := LOGICAL_RIGHT_SHIFT_DWORDS_256b(SRC1[255:0], SRC2)
FI;
IF VL = 512
    TMP_DEST[255:0] := LOGICAL_RIGHT_SHIFT_DWORDS_256b(SRC1[255:0], SRC2)
    TMP_DEST[511:256] := LOGICAL_RIGHT_SHIFT_DWORDS_256b(SRC1[511:256], SRC2)
FI;
FOR j := 0 TO KL-1
    i := j * 32
    IF k1[j] OR *no writemask*
         THEN DEST[i+31:i] := TMP_DEST[i+31:i]
         ELSE
              IF *merging-masking*
                                                         ; merging-masking
                    THEN *DEST[i+31:i] remains unchanged*
                    ELSE *zeroing-masking*
                                                              ; zeroing-masking
                         DEST[i+31:i] := 0
              FI
    FI;
ENDFOR
DEST[MAXVL-1:VL] := 0</pre>
<p><strong>VPSRLD (EVEX Versions, imm8)</strong></p>
<pre>(KL, VL) = (4, 128), (8, 256), (16, 512)
FOR j := 0 TO KL-1
    i := j * 32
    IF k1[j] OR *no writemask* THEN
              IF (EVEX.b = 1) AND (SRC1 *is memory*)
                    THEN DEST[i+31:i] := LOGICAL_RIGHT_SHIFT_DWORDS1(SRC1[31:0], imm8)
                    ELSE DEST[i+31:i] := LOGICAL_RIGHT_SHIFT_DWORDS1(SRC1[i+31:i], imm8)
              FI;
         ELSE
              IF *merging-masking*
                                                         ; merging-masking
                    THEN *DEST[i+31:i] remains unchanged*
                    ELSE *zeroing-masking*
                                                              ; zeroing-masking
                         DEST[i+31:i] := 0
              FI
    FI;
ENDFOR
DEST[MAXVL-1:VL] := 0</pre>
<p><strong>VPSRLD (ymm, ymm, xmm/m128) - VEX.256 Encoding</strong></p>
<pre>DEST[255:0] := LOGICAL_RIGHT_SHIFT_DWORDS_256b(SRC1, SRC2)
DEST[MAXVL-1:256] := 0;</pre>
<p><strong>VPSRLD (ymm, imm8) - VEX.256 Encoding</strong></p>
<pre>DEST[255:0] := LOGICAL_RIGHT_SHIFT_DWORDS_256b(SRC1, imm8)
DEST[MAXVL-1:256] := 0;</pre>
<p><strong>VPSRLD (xmm, xmm, xmm/m128) - VEX.128 Encoding</strong></p>
<pre>DEST[127:0] := LOGICAL_RIGHT_SHIFT_DWORDS(SRC1, SRC2)
DEST[MAXVL-1:128] := 0</pre>
<p><strong>VPSRLD (xmm, imm8) - VEX.128 Encoding</strong></p>
<pre>DEST[127:0] := LOGICAL_RIGHT_SHIFT_DWORDS(SRC1, imm8)
DEST[MAXVL-1:128] := 0</pre>
<p><strong>PSRLD (xmm, xmm, xmm/m128)</strong></p>
<pre>DEST[127:0] := LOGICAL_RIGHT_SHIFT_DWORDS(DEST, SRC)
DEST[MAXVL-1:128] (Unmodified)</pre>
<p><strong>PSRLD (xmm, imm8)</strong></p>
<pre>DEST[127:0] := LOGICAL_RIGHT_SHIFT_DWORDS(DEST, imm8)
DEST[MAXVL-1:128] (Unmodified)</pre>
<p><strong>VPSRLQ (EVEX Versions, xmm/m128)</strong></p>
<pre>(KL, VL) = (2, 128), (4, 256), (8, 512)
TMP_DEST[255:0] := LOGICAL_RIGHT_SHIFT_QWORDS_256b(SRC1[255:0], SRC2)
TMP_DEST[511:256] := LOGICAL_RIGHT_SHIFT_QWORDS_256b(SRC1[511:256], SRC2)
IF VL = 128
    TMP_DEST[127:0] := LOGICAL_RIGHT_SHIFT_QWORDS_128b(SRC1[127:0], SRC2)
FI;
IF VL = 256
    TMP_DEST[255:0] := LOGICAL_RIGHT_SHIFT_QWORDS_256b(SRC1[255:0], SRC2)
FI;
IF VL = 512
    TMP_DEST[255:0] := LOGICAL_RIGHT_SHIFT_QWORDS_256b(SRC1[255:0], SRC2)
    TMP_DEST[511:256] := LOGICAL_RIGHT_SHIFT_QWORDS_256b(SRC1[511:256], SRC2)
FI;
FOR j := 0 TO KL-1
    i := j * 64
    IF k1[j] OR *no writemask*
         THEN DEST[i+63:i] := TMP_DEST[i+63:i]
         ELSE
              IF *merging-masking*
                                                         ; merging-masking
                    THEN *DEST[i+63:i] remains unchanged*
                    ELSE *zeroing-masking*
                                                              ; zeroing-masking
                         DEST[i+63:i] := 0
              FI
    FI;
ENDFOR
DEST[MAXVL-1:VL] := 0</pre>
<p><strong>VPSRLQ (EVEX Versions, imm8)</strong></p>
<pre>(KL, VL) = (2, 128), (4, 256), (8, 512)
FOR j := 0 TO KL-1
    i := j * 64
    IF k1[j] OR *no writemask* THEN
              IF (EVEX.b = 1) AND (SRC1 *is memory*)
                    THEN DEST[i+63:i] := LOGICAL_RIGHT_SHIFT_QWORDS1(SRC1[63:0], imm8)
                    ELSE DEST[i+63:i] := LOGICAL_RIGHT_SHIFT_QWORDS1(SRC1[i+63:i], imm8)
              FI;
         ELSE
              IF *merging-masking*
                                                         ; merging-masking
                    THEN *DEST[i+63:i] remains unchanged*
                    ELSE *zeroing-masking*
                                                              ; zeroing-masking
                         DEST[i+63:i] := 0
              FI
    FI;
ENDFOR
DEST[MAXVL-1:VL] := 0</pre>
<p><strong>VPSRLQ (ymm, ymm, xmm/m128) - VEX.256 Encoding</strong></p>
<pre>DEST[255:0] := LOGICAL_RIGHT_SHIFT_QWORDS_256b(SRC1, SRC2)
DEST[MAXVL-1:256] := 0;</pre>
<p><strong>VPSRLQ (ymm, imm8) - VEX.256 Encoding</strong></p>
<pre>DEST[255:0] := LOGICAL_RIGHT_SHIFT_QWORDS_256b(SRC1, imm8)
DEST[MAXVL-1:256] := 0; VPSRLQ (xmm, xmm, xmm/m128) - VEX.128 Encoding
DEST[127:0] := LOGICAL_RIGHT_SHIFT_QWORDS(SRC1, SRC2)
DEST[MAXVL-1:128] := 0</pre>
<p><strong>VPSRLQ (xmm, imm8) - VEX.128 Encoding</strong></p>
<pre>DEST[127:0] := LOGICAL_RIGHT_SHIFT_QWORDS(SRC1, imm8)
DEST[MAXVL-1:128] := 0</pre>
<p><strong>PSRLQ (xmm, xmm, xmm/m128)</strong></p>
<pre>DEST[127:0] := LOGICAL_RIGHT_SHIFT_QWORDS(DEST, SRC)
DEST[MAXVL-1:128] (Unmodified)</pre>
<p><strong>PSRLQ (xmm, imm8)</strong></p>
<pre>DEST[127:0] := LOGICAL_RIGHT_SHIFT_QWORDS(DEST, imm8)
DEST[MAXVL-1:128] (Unmodified)</pre>
<h2>Intel C/C++ Compiler Intrinsic Equivalents</h2>
<p>VPSRLD __m512i _mm512_srli_epi32(__m512i a, unsigned int imm);</p>
<p>VPSRLD __m512i _mm512_mask_srli_epi32(__m512i s, __mmask16 k, __m512i a, unsigned int imm);</p>
<p>VPSRLD __m512i _mm512_maskz_srli_epi32( __mmask16 k, __m512i a, unsigned int imm);</p>
<p>VPSRLD __m256i _mm256_mask_srli_epi32(__m256i s, __mmask8 k, __m256i a, unsigned int imm);</p>
<p>VPSRLD __m256i _mm256_maskz_srli_epi32( __mmask8 k, __m256i a, unsigned int imm);</p>
<p>VPSRLD __m128i _mm_mask_srli_epi32(__m128i s, __mmask8 k, __m128i a, unsigned int imm);</p>
<p>VPSRLD __m128i _mm_maskz_srli_epi32( __mmask8 k, __m128i a, unsigned int imm);</p>
<p>VPSRLD __m512i _mm512_srl_epi32(__m512i a, __m128i cnt);</p>
<p>VPSRLD __m512i _mm512_mask_srl_epi32(__m512i s, __mmask16 k, __m512i a, __m128i cnt);</p>
<p>VPSRLD __m512i _mm512_maskz_srl_epi32( __mmask16 k, __m512i a, __m128i cnt);</p>
<p>VPSRLD __m256i _mm256_mask_srl_epi32(__m256i s, __mmask8 k, __m256i a, __m128i cnt);</p>
<p>VPSRLD __m256i _mm256_maskz_srl_epi32( __mmask8 k, __m256i a, __m128i cnt);</p>
<p>VPSRLD __m128i _mm_mask_srl_epi32(__m128i s, __mmask8 k, __m128i a, __m128i cnt);</p>
<p>VPSRLD __m128i _mm_maskz_srl_epi32( __mmask8 k, __m128i a, __m128i cnt);</p>
<p>VPSRLQ __m512i _mm512_srli_epi64(__m512i a, unsigned int imm);</p>
<p>VPSRLQ __m512i _mm512_mask_srli_epi64(__m512i s, __mmask8 k, __m512i a, unsigned int imm);</p>
<p>VPSRLQ __m512i _mm512_mask_srli_epi64( __mmask8 k, __m512i a, unsigned int imm);</p>
<p>VPSRLQ __m256i _mm256_mask_srli_epi64(__m256i s, __mmask8 k, __m256i a, unsigned int imm);</p>
<p>VPSRLQ __m256i _mm256_maskz_srli_epi64( __mmask8 k, __m256i a, unsigned int imm);</p>
<p>VPSRLQ __m128i _mm_mask_srli_epi64(__m128i s, __mmask8 k, __m128i a, unsigned int imm);</p>
<p>VPSRLQ __m128i _mm_maskz_srli_epi64( __mmask8 k, __m128i a, unsigned int imm);</p>
<p>VPSRLQ __m512i _mm512_srl_epi64(__m512i a, __m128i cnt);</p>
<p>VPSRLQ __m512i _mm512_mask_srl_epi64(__m512i s, __mmask8 k, __m512i a, __m128i cnt);</p>
<p>VPSRLQ __m512i _mm512_mask_srl_epi64( __mmask8 k, __m512i a, __m128i cnt);</p>
<p>VPSRLQ __m256i _mm256_mask_srl_epi64(__m256i s, __mmask8 k, __m256i a, __m128i cnt);</p>
<p>VPSRLQ __m256i _mm256_maskz_srl_epi64( __mmask8 k, __m256i a, __m128i cnt);</p>
<p>VPSRLQ __m128i _mm_mask_srl_epi64(__m128i s, __mmask8 k, __m128i a, __m128i cnt);</p>
<p>VPSRLQ __m128i _mm_maskz_srl_epi64( __mmask8 k, __m128i a, __m128i cnt);</p>
<p>VPSRLW __m512i _mm512_srli_epi16(__m512i a, unsigned int imm);</p>
<p>VPSRLW __m512i _mm512_mask_srli_epi16(__m512i s, __mmask32 k, __m512i a, unsigned int imm);</p>
<p>VPSRLW __m512i _mm512_maskz_srli_epi16( __mmask32 k, __m512i a, unsigned int imm);</p>
<p>VPSRLW __m256i _mm256_mask_srli_epi16(__m256i s, __mmask16 k, __m256i a, unsigned int imm);</p>
<p>VPSRLW __m256i _mm256_maskz_srli_epi16( __mmask16 k, __m256i a, unsigned int imm);</p>
<p>VPSRLW __m128i _mm_mask_srli_epi16(__m128i s, __mmask8 k, __m128i a, unsigned int imm);</p>
<p>VPSRLW __m128i _mm_maskz_srli_epi16( __mmask8 k, __m128i a, unsigned int imm);</p>
<p>VPSRLW __m512i _mm512_srl_epi16(__m512i a, __m128i cnt);</p>
<p>VPSRLW __m512i _mm512_mask_srl_epi16(__m512i s, __mmask32 k, __m512i a, __m128i cnt);</p>
<p>VPSRLW __m512i _mm512_maskz_srl_epi16( __mmask32 k, __m512i a, __m128i cnt);</p>
<p>VPSRLW __m256i _mm256_mask_srl_epi16(__m256i s, __mmask16 k, __m256i a, __m128i cnt);</p>
<p>VPSRLW __m256i _mm256_maskz_srl_epi16( __mmask8 k, __mmask16 a, __m128i cnt);</p>
<p>VPSRLW __m128i _mm_mask_srl_epi16(__m128i s, __mmask8 k, __m128i a, __m128i cnt);</p>
<p>VPSRLW __m128i _mm_maskz_srl_epi16( __mmask8 k, __m128i a, __m128i cnt);</p>
<p>PSRLW __m64 _mm_srli_pi16(__m64 m, int count)</p>
<p>PSRLW __m64 _mm_srl_pi16 (__m64 m, __m64 count)</p>
<p>(V)PSRLW __m128i _mm_srli_epi16 (__m128i m, int count)</p>
<p>(V)PSRLW __m128i _mm_srl_epi16 (__m128i m, __m128i count)</p>
<p>VPSRLW __m256i _mm256_srli_epi16 (__m256i m, int count)</p>
<p>VPSRLW __m256i _mm256_srl_epi16 (__m256i m, __m128i count)</p>
<p>PSRLD __m64 _mm_srli_pi32 (__m64 m, int count)</p>
<p>PSRLD __m64 _mm_srl_pi32 (__m64 m, __m64 count)</p>
<p>(V)PSRLD __m128i _mm_srli_epi32 (__m128i m, int count)</p>
<p>(V)PSRLD __m128i _mm_srl_epi32 (__m128i m, __m128i count)</p>
<p>VPSRLD __m256i _mm256_srli_epi32 (__m256i m, int count)</p>
<p>VPSRLD __m256i _mm256_srl_epi32 (__m256i m, __m128i count)</p>
<p>PSRLQ __m64 _mm_srli_si64 (__m64 m, int count)</p>
<p>PSRLQ __m64 _mm_srl_si64 (__m64 m, __m64 count)</p>
<p>(V)PSRLQ __m128i _mm_srli_epi64 (__m128i m, int count)</p>
<p>(V)PSRLQ __m128i _mm_srl_epi64 (__m128i m, __m128i count)</p>
<p>VPSRLQ __m256i _mm256_srli_epi64 (__m256i m, int count)</p>
<p>VPSRLQ __m256i _mm256_srl_epi64 (__m256i m, __m128i count)</p>
<h2>Flags Affected</h2>
<p>None.</p>
<h2>Numeric Exceptions</h2>
<p>None.</p>
<h2>Other Exceptions</h2>
<table class="exception-table">
<tr>
<td>VEX-encoded instructions:</td></tr>
<tr>
<td>— Syntax with RM/RVM operand encoding (A/C in the operand encoding table), see Table 2-21, “Type 4 Class</td></tr>
<tr>
<td>Exception Conditions.”</td></tr>
<tr>
<td>— Syntax with MI/VMI operand encoding (B/D in the operand encoding table), see Table 2-24, “Type 7 Class</td></tr>
<tr>
<td>Exception Conditions.”</td></tr></table>
<table class="exception-table">
<tr>
<td>EVEX-encoded VPSRLW (E in the operand encoding table), see Exceptions Type E4NF.nb in Table 2-50, “Type</td></tr>
<tr>
<td>E4NF Class Exception Conditions.”</td></tr></table>
<table class="exception-table">
<tr>
<td>EVEX-encoded VPSRLD/Q:</td></tr>
<tr>
<td>— Syntax with Mem128 tuple type (G in the operand encoding table), see Exceptions Type E4NF.nb in</td></tr>
<tr>
<td>Table 2-50, “Type E4NF Class Exception Conditions.”</td></tr>
<tr>
<td>— Syntax with Full tuple type (F in the operand encoding table), see Table 2-49, “Type E4 Class Exception</td></tr>
<tr>
<td>Conditions.”</td></tr></table></div></body></html>