OpenROAD v2.0-19576-gec1bf1a13 
Features included (+) or not (-): +GPU +GUI +Python : None
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ORD-0030] Using 32 thread(s).
source /ml_placer/flow/platforms/asap7/liberty_suppressions.tcl
suppress_message STA 1212
detailed_route -output_drc ./reports/asap7/jpeg/base/5_route_drc.rpt -output_maze ./results/asap7/jpeg/base/maze.log -bottom_routing_layer M2 -top_routing_layer M7 -droute_end_iter 64 -verbose 1 -drc_report_iter_step 5
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     21
Number of macros:     212
Number of vias:       14
Number of viarulegen: 11

[INFO DRT-0150] Reading design.

Design:                   jpeg_encoder
Die area:                 ( 0 0 ) ( 147725 147725 )
Number of track patterns: 32
Number of DEF vias:       0
Number of components:     58533
Number of terminals:      47
Number of snets:          2
Number of nets:           64008

[INFO DRT-0167] List of default vias:
  Layer V2
    default via: VIA23
  Layer V3
    default via: VIA34
  Layer V4
    default via: VIA45
  Layer V5
    default via: VIA56
  Layer V6
    default via: VIA67
  Layer V7
    default via: VIA78
  Layer V8
    default via: VIA89
  Layer V9
    default via: VIA9Pad
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 301.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete Active.
[INFO DRT-0024]   Complete V0.
[INFO DRT-0024]   Complete M1.
[INFO DRT-0024]   Complete V1.
[INFO DRT-0024]   Complete M2.
[INFO DRT-0024]   Complete V2.
[INFO DRT-0024]   Complete M3.
[INFO DRT-0024]   Complete V3.
[INFO DRT-0024]   Complete M4.
[INFO DRT-0024]   Complete V4.
[INFO DRT-0024]   Complete M5.
[INFO DRT-0024]   Complete V5.
[INFO DRT-0024]   Complete M6.
[INFO DRT-0024]   Complete V6.
[INFO DRT-0024]   Complete M7.
[INFO DRT-0024]   Complete V7.
[INFO DRT-0024]   Complete M8.
[INFO DRT-0024]   Complete V8.
[INFO DRT-0024]   Complete M9.
[INFO DRT-0024]   Complete V9.
[INFO DRT-0024]   Complete Pad.
[INFO DRT-0033] Active shape region query size = 0.
[INFO DRT-0033] V0 shape region query size = 0.
[INFO DRT-0033] M1 shape region query size = 981706.
[INFO DRT-0033] V1 shape region query size = 2215015.
[INFO DRT-0033] M2 shape region query size = 48587.
[INFO DRT-0033] V2 shape region query size = 43092.
[INFO DRT-0033] M3 shape region query size = 43092.
[INFO DRT-0033] V3 shape region query size = 28728.
[INFO DRT-0033] M4 shape region query size = 28737.
[INFO DRT-0033] V4 shape region query size = 28728.
[INFO DRT-0033] M5 shape region query size = 15914.
[INFO DRT-0033] V5 shape region query size = 2916.
[INFO DRT-0033] M6 shape region query size = 1512.
[INFO DRT-0033] V6 shape region query size = 0.
[INFO DRT-0033] M7 shape region query size = 0.
[INFO DRT-0033] V7 shape region query size = 0.
[INFO DRT-0033] M8 shape region query size = 0.
[INFO DRT-0033] V8 shape region query size = 0.
[INFO DRT-0033] M9 shape region query size = 0.
[INFO DRT-0033] V9 shape region query size = 0.
[INFO DRT-0033] Pad shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0078]   Complete 1624 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 301 unique inst patterns.
[INFO DRT-0082]   Complete 10000 groups.
[INFO DRT-0082]   Complete 20000 groups.
[INFO DRT-0082]   Complete 30000 groups.
[INFO DRT-0084]   Complete 34122 groups.
#scanned instances     = 58533
#unique  instances     = 301
#stdCellGenAp          = 10478
#stdCellValidPlanarAp  = 132
#stdCellValidViaAp     = 8505
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 183942
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:24:44, elapsed time = 00:00:48, memory = 875.24 (MB), peak = 931.69 (MB)
[INFO DRT-0156] guideIn read 100000 guides.
[INFO DRT-0156] guideIn read 200000 guides.
[INFO DRT-0156] guideIn read 300000 guides.
[INFO DRT-0156] guideIn read 400000 guides.

[INFO DRT-0157] Number of guides:     448669

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 273 STEP 540 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 273 STEP 540 ;
[INFO DRT-0026]   Complete 100000 origin guides.
[INFO DRT-0026]   Complete 200000 origin guides.
[INFO DRT-0026]   Complete 300000 origin guides.
[INFO DRT-0026]   Complete 400000 origin guides.
[INFO DRT-0028]   Complete Active.
[INFO DRT-0028]   Complete V0.
[INFO DRT-0028]   Complete M1.
[INFO DRT-0028]   Complete V1.
[INFO DRT-0028]   Complete M2.
[INFO DRT-0028]   Complete V2.
[INFO DRT-0028]   Complete M3.
[INFO DRT-0028]   Complete V3.
[INFO DRT-0028]   Complete M4.
[INFO DRT-0028]   Complete V4.
[INFO DRT-0028]   Complete M5.
[INFO DRT-0028]   Complete V5.
[INFO DRT-0028]   Complete M6.
[INFO DRT-0028]   Complete V6.
[INFO DRT-0028]   Complete M7.
[INFO DRT-0028]   Complete V7.
[INFO DRT-0028]   Complete M8.
[INFO DRT-0028]   Complete V8.
[INFO DRT-0028]   Complete M9.
[INFO DRT-0028]   Complete V9.
[INFO DRT-0028]   Complete Pad.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete Active (guide).
[INFO DRT-0035]   Complete V0 (guide).
[INFO DRT-0035]   Complete M1 (guide).
[INFO DRT-0035]   Complete V1 (guide).
[INFO DRT-0035]   Complete M2 (guide).
[INFO DRT-0035]   Complete V2 (guide).
[INFO DRT-0035]   Complete M3 (guide).
[INFO DRT-0035]   Complete V3 (guide).
[INFO DRT-0035]   Complete M4 (guide).
[INFO DRT-0035]   Complete V4 (guide).
[INFO DRT-0035]   Complete M5 (guide).
[INFO DRT-0035]   Complete V5 (guide).
[INFO DRT-0035]   Complete M6 (guide).
[INFO DRT-0035]   Complete V6 (guide).
[INFO DRT-0035]   Complete M7 (guide).
[INFO DRT-0035]   Complete V7 (guide).
[INFO DRT-0035]   Complete M8 (guide).
[INFO DRT-0035]   Complete V8 (guide).
[INFO DRT-0035]   Complete M9 (guide).
[INFO DRT-0035]   Complete V9 (guide).
[INFO DRT-0035]   Complete Pad (guide).
[INFO DRT-0036] Active guide region query size = 0.
[INFO DRT-0036] V0 guide region query size = 0.
[INFO DRT-0036] M1 guide region query size = 147092.
[INFO DRT-0036] V1 guide region query size = 0.
[INFO DRT-0036] M2 guide region query size = 144366.
[INFO DRT-0036] V2 guide region query size = 0.
[INFO DRT-0036] M3 guide region query size = 75641.
[INFO DRT-0036] V3 guide region query size = 0.
[INFO DRT-0036] M4 guide region query size = 8582.
[INFO DRT-0036] V4 guide region query size = 0.
[INFO DRT-0036] M5 guide region query size = 2385.
[INFO DRT-0036] V5 guide region query size = 0.
[INFO DRT-0036] M6 guide region query size = 698.
[INFO DRT-0036] V6 guide region query size = 0.
[INFO DRT-0036] M7 guide region query size = 96.
[INFO DRT-0036] V7 guide region query size = 0.
[INFO DRT-0036] M8 guide region query size = 0.
[INFO DRT-0036] V8 guide region query size = 0.
[INFO DRT-0036] M9 guide region query size = 0.
[INFO DRT-0036] V9 guide region query size = 0.
[INFO DRT-0036] Pad guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1037.10 (MB), peak = 1037.10 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 225214 vertical wires in 6 frboxes and 153646 horizontal wires in 6 frboxes.
[INFO DRT-0186] Done with 29060 vertical wires in 6 frboxes and 34870 horizontal wires in 6 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:18, elapsed time = 00:00:05, memory = 2018.57 (MB), peak = 2024.86 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2021.32 (MB), peak = 2024.86 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:04, memory = 5904.49 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:12, memory = 7829.57 (MB).
    Completing 30% with 2902 violations.
    elapsed time = 00:00:16, memory = 8344.05 (MB).
    Completing 40% with 2902 violations.
    elapsed time = 00:00:25, memory = 8420.40 (MB).
    Completing 50% with 2902 violations.
    elapsed time = 00:00:30, memory = 8043.14 (MB).
    Completing 60% with 5228 violations.
    elapsed time = 00:00:38, memory = 9413.34 (MB).
    Completing 70% with 5228 violations.
    elapsed time = 00:00:48, memory = 9722.74 (MB).
    Completing 80% with 7652 violations.
    elapsed time = 00:00:55, memory = 10218.42 (MB).
    Completing 90% with 7652 violations.
    elapsed time = 00:01:05, memory = 10540.05 (MB).
    Completing 100% with 9542 violations.
    elapsed time = 00:01:15, memory = 7899.18 (MB).
[INFO DRT-0199]   Number of violations = 12030.
Viol/Layer          M1     M2     V2     M3     V3     M4     V4     M5     V5     M6     V6     M7
CutSpcTbl            0      0      0      0     40      0    105      0     10      0      2      0
EOL                  0    662      0     60      0     27      0      5      0      0      0      0
Metal Spacing     1770    167      0    544      0     49      0      8      0      0      0      0
Recheck              4   1465      0    698      0    193      0    100      0     26      0      2
Short              470    476      6    140     13     71     53    174     14     35      3      0
eolKeepOut           0   4131      0    200      0    268      0     36      0      3      0      0
[INFO DRT-0267] cpu time = 00:34:06, elapsed time = 00:01:16, memory = 8103.47 (MB), peak = 10749.30 (MB)
Total wire length = 271090 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 61391 um.
Total wire length on LAYER M3 = 111251 um.
Total wire length on LAYER M4 = 65901 um.
Total wire length on LAYER M5 = 19056 um.
Total wire length on LAYER M6 = 11984 um.
Total wire length on LAYER M7 = 1505 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 501312.
Up-via summary (total 501312):

-----------------
 Active         0
     M1    164806
     M2    281536
     M3     45944
     M4      7245
     M5      1487
     M6       294
     M7         0
     M8         0
     M9         0
-----------------
       501312


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 12030 violations.
    elapsed time = 00:00:06, memory = 11338.50 (MB).
    Completing 20% with 12030 violations.
    elapsed time = 00:00:16, memory = 11307.45 (MB).
    Completing 30% with 9058 violations.
    elapsed time = 00:00:22, memory = 11139.39 (MB).
    Completing 40% with 9058 violations.
    elapsed time = 00:00:32, memory = 11770.01 (MB).
    Completing 50% with 9058 violations.
    elapsed time = 00:00:38, memory = 8555.68 (MB).
    Completing 60% with 6403 violations.
    elapsed time = 00:00:48, memory = 11979.21 (MB).
    Completing 70% with 6403 violations.
    elapsed time = 00:00:57, memory = 11590.56 (MB).
    Completing 80% with 3932 violations.
    elapsed time = 00:01:03, memory = 11654.65 (MB).
    Completing 90% with 3932 violations.
    elapsed time = 00:01:13, memory = 12176.15 (MB).
    Completing 100% with 1732 violations.
    elapsed time = 00:01:21, memory = 8888.52 (MB).
[INFO DRT-0199]   Number of violations = 1769.
Viol/Layer          M1     M2     M3     V3     M4     V4     M6     V6
CutSpcTbl            0      0      0      8      0      7      0      1
EOL                  0    139      5      0      3      0      0      0
Metal Spacing      470     30    174      0      2      0      0      0
Recheck              2     25     13      0      2      0      0      0
Short              123     50     36      0     10      0      1      0
eolKeepOut           0    636     20      0     12      0      0      0
[INFO DRT-0267] cpu time = 00:36:32, elapsed time = 00:01:22, memory = 8898.16 (MB), peak = 12454.99 (MB)
Total wire length = 269770 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 59239 um.
Total wire length on LAYER M3 = 110447 um.
Total wire length on LAYER M4 = 67323 um.
Total wire length on LAYER M5 = 19181 um.
Total wire length on LAYER M6 = 12075 um.
Total wire length on LAYER M7 = 1501 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 493358.
Up-via summary (total 493358):

-----------------
 Active         0
     M1    164826
     M2    273158
     M3     45830
     M4      7706
     M5      1583
     M6       255
     M7         0
     M8         0
     M9         0
-----------------
       493358


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 1769 violations.
    elapsed time = 00:00:02, memory = 12127.64 (MB).
    Completing 20% with 1769 violations.
    elapsed time = 00:00:08, memory = 12145.76 (MB).
    Completing 30% with 1718 violations.
    elapsed time = 00:00:11, memory = 8953.19 (MB).
    Completing 40% with 1718 violations.
    elapsed time = 00:00:17, memory = 12304.84 (MB).
    Completing 50% with 1718 violations.
    elapsed time = 00:00:21, memory = 8896.81 (MB).
    Completing 60% with 1611 violations.
    elapsed time = 00:00:25, memory = 12261.90 (MB).
    Completing 70% with 1611 violations.
    elapsed time = 00:00:31, memory = 12109.17 (MB).
    Completing 80% with 1623 violations.
    elapsed time = 00:00:35, memory = 8904.14 (MB).
    Completing 90% with 1623 violations.
    elapsed time = 00:00:40, memory = 12378.11 (MB).
    Completing 100% with 1545 violations.
    elapsed time = 00:00:46, memory = 8821.55 (MB).
[INFO DRT-0199]   Number of violations = 1592.
Viol/Layer          M1     M2     V2     M3     V3     M4     V4     M5     V5     M6
CutSpcTbl            0      0      0      0     11      0      4      0      1      0
EOL                  0    108      0      9      0     10      0      0      0      1
Metal Spacing      402     21      0    141      0      7      0      0      0      0
Recheck              0     27      0     18      0      2      0      0      0      0
Short              116     64      1     43      1     10      0      1      0      0
eolKeepOut           0    522      0     32      0     37      0      0      0      3
[INFO DRT-0267] cpu time = 00:19:43, elapsed time = 00:00:47, memory = 8666.07 (MB), peak = 12601.57 (MB)
Total wire length = 269650 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 59088 um.
Total wire length on LAYER M3 = 110376 um.
Total wire length on LAYER M4 = 67432 um.
Total wire length on LAYER M5 = 19186 um.
Total wire length on LAYER M6 = 12060 um.
Total wire length on LAYER M7 = 1506 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 493235.
Up-via summary (total 493235):

-----------------
 Active         0
     M1    164818
     M2    272919
     M3     45719
     M4      7903
     M5      1587
     M6       289
     M7         0
     M8         0
     M9         0
-----------------
       493235


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 1592 violations.
    elapsed time = 00:00:01, memory = 12006.95 (MB).
    Completing 20% with 1592 violations.
    elapsed time = 00:00:03, memory = 11796.97 (MB).
    Completing 30% with 1220 violations.
    elapsed time = 00:00:05, memory = 8666.62 (MB).
    Completing 40% with 1220 violations.
    elapsed time = 00:00:07, memory = 11879.08 (MB).
    Completing 50% with 1220 violations.
    elapsed time = 00:00:09, memory = 10463.59 (MB).
    Completing 60% with 760 violations.
    elapsed time = 00:00:11, memory = 8695.75 (MB).
    Completing 70% with 760 violations.
    elapsed time = 00:00:14, memory = 12015.67 (MB).
    Completing 80% with 380 violations.
    elapsed time = 00:00:16, memory = 8682.84 (MB).
    Completing 90% with 380 violations.
    elapsed time = 00:00:18, memory = 12085.29 (MB).
    Completing 100% with 38 violations.
    elapsed time = 00:00:21, memory = 8666.68 (MB).
[INFO DRT-0199]   Number of violations = 38.
Viol/Layer          M2     M3     V3     M4
CutSpcTbl            0      0      1      0
EOL                  3      0      0      0
Metal Spacing        3      6      0      0
Short                3      0      0      1
eolKeepOut          15      1      0      5
[INFO DRT-0267] cpu time = 00:07:58, elapsed time = 00:00:21, memory = 8628.88 (MB), peak = 12601.57 (MB)
Total wire length = 269717 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 58638 um.
Total wire length on LAYER M3 = 110280 um.
Total wire length on LAYER M4 = 67876 um.
Total wire length on LAYER M5 = 19307 um.
Total wire length on LAYER M6 = 12100 um.
Total wire length on LAYER M7 = 1514 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 493933.
Up-via summary (total 493933):

-----------------
 Active         0
     M1    164817
     M2    272261
     M3     46774
     M4      8131
     M5      1645
     M6       305
     M7         0
     M8         0
     M9         0
-----------------
       493933


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 38 violations.
    elapsed time = 00:00:00, memory = 8628.88 (MB).
    Completing 20% with 38 violations.
    elapsed time = 00:00:00, memory = 8628.88 (MB).
    Completing 30% with 26 violations.
    elapsed time = 00:00:00, memory = 8628.75 (MB).
    Completing 40% with 26 violations.
    elapsed time = 00:00:00, memory = 8628.75 (MB).
    Completing 50% with 26 violations.
    elapsed time = 00:00:01, memory = 8628.36 (MB).
    Completing 60% with 17 violations.
    elapsed time = 00:00:01, memory = 8628.36 (MB).
    Completing 70% with 17 violations.
    elapsed time = 00:00:01, memory = 8628.36 (MB).
    Completing 80% with 3 violations.
    elapsed time = 00:00:02, memory = 8628.36 (MB).
    Completing 90% with 3 violations.
    elapsed time = 00:00:02, memory = 8628.36 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:03, memory = 8628.36 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:11, elapsed time = 00:00:03, memory = 8628.36 (MB), peak = 12601.57 (MB)
Total wire length = 269717 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 58629 um.
Total wire length on LAYER M3 = 110277 um.
Total wire length on LAYER M4 = 67880 um.
Total wire length on LAYER M5 = 19310 um.
Total wire length on LAYER M6 = 12104 um.
Total wire length on LAYER M7 = 1514 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 493926.
Up-via summary (total 493926):

-----------------
 Active         0
     M1    164817
     M2    272243
     M3     46776
     M4      8138
     M5      1647
     M6       305
     M7         0
     M8         0
     M9         0
-----------------
       493926


[INFO DRT-0198] Complete detail routing.
Total wire length = 269717 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 58629 um.
Total wire length on LAYER M3 = 110277 um.
Total wire length on LAYER M4 = 67880 um.
Total wire length on LAYER M5 = 19310 um.
Total wire length on LAYER M6 = 12104 um.
Total wire length on LAYER M7 = 1514 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 493926.
Up-via summary (total 493926):

-----------------
 Active         0
     M1    164817
     M2    272243
     M3     46776
     M4      8138
     M5      1647
     M6       305
     M7         0
     M8         0
     M9         0
-----------------
       493926


[INFO DRT-0267] cpu time = 01:38:32, elapsed time = 00:03:50, memory = 8628.61 (MB), peak = 12601.57 (MB)

[INFO DRT-0180] Post processing.
Took 286 seconds: detailed_route -output_drc ./reports/asap7/jpeg/base/5_route_drc.rpt -output_maze ./results/asap7/jpeg/base/maze.log -bottom_routing_layer M2 -top_routing_layer M7 -droute_end_iter 64 -verbose 1 -drc_report_iter_step 5
source /ml_placer/flow/platforms/asap7/fastroute.tcl
[WARNING GRT-0246] No diode with LEF class CORE ANTENNACELL found.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
Elapsed time: 4:53.83[h:]min:sec. CPU time: user 7463.66 sys 67.14 (2562%). Peak memory: 12904012KB.
