
[Global]
SaveParameters=0
Description=Traffic Light from Bluespec Tutorial for simulation w. synthesis boundary
File=li_test_vc707
Version=2.2
Name=Traffic Light Model - Exe with synthesis boundary
DefaultBenchmark=config/bm/leap/demos.cfx/benchmarks/null.cfg
Type=Leap
Class=Asim::Model
DefaultRunOpts=
RootName=HW/SW Hybrid Multifpga Project Foundation
RootProvides=model

[Model]
DefaultAttributes=function_as_boundary traffic_light demo connected slave hybrid project exe
model=HW/SW Hybrid Multifpga Project Foundation

[HW/SW Hybrid Multifpga Project Foundation/Requires]
connected_application=Latency-insensitive Channel Test and Benchmarking Program
environment_description=VC707 HW/SW Environment
build_pipeline=LIM Compiler Pipeline
fpga_mapping=LI Test Single FPGA Mapping

[HW/SW Hybrid Multifpga Project Foundation]
File=modules/leap/build-support/project/project-multifpga.awb
Packagehint=multifpga










[Latency-insensitive Channel Test and Benchmarking Program]
File=modules/apps/examples/litest/litest.awb
Packagehint=leap-examples

[VC707 HW/SW Environment]
File=modules/leap-platforms/fpga-environments/vc707/vc707_hwsw.awb
Packagehint=multifpga


[LI Test Single FPGA Mapping]
File=modules/apps/examples/litest/mappings/single_fpga.awb
Packagehint=leap-examples










[LIM Compiler Pipeline]
File=config/pm/leap/submodels/pipelines/build-pipeline-lim.apm
Packagehint=multifpga
