<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Tests imported from hdlconv
rc: 1 (means success: 0)
tags: hdlconv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p292.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p292.sv</a>
defines: 
time_elapsed: 0.708s
ram usage: 33472 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpztblw_j_/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017 <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p292.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p292.sv</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p292.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p292.sv:1</a>: No timescale set for &#34;pex_gen9_common_expressions&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p292.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p292.sv:7</a>: No timescale set for &#34;my_checker&#34;.

[INF:CP0300] Compilation...

[INF:CP0301] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p292.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p292.sv:1</a>: Compile package &#34;pex_gen9_common_expressions&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p292.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p292.sv:7</a>: Compile module &#34;work@my_checker&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p292.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p292.sv:7</a>: Top level module &#34;work@my_checker&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 5
+ cat /tmpfs/tmp/tmpztblw_j_/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_my_checker
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpztblw_j_/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594645251277/work=/usr/local/src/conda/uhdm-integration-0.0_0097_gfa6ade0 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpztblw_j_/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@my_checker)
 |vpiName:work@my_checker
 |uhdmallPackages:
 \_package: builtin, parent:work@my_checker
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallPackages:
 \_package: pex_gen9_common_expressions, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p292.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p292.sv</a>, line:1, parent:work@my_checker
   |vpiDefName:pex_gen9_common_expressions
   |vpiFullName:pex_gen9_common_expressions
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@my_checker, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p292.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p292.sv</a>, line:7, parent:work@my_checker
   |vpiDefName:work@my_checker
   |vpiFullName:work@my_checker
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_begin: , line:13
       |vpiFullName:work@my_checker
       |vpiStmt:
       \_if_stmt: , line:14
         |vpiCondition:
         \_func_call: (valid_arb), line:14
           |vpiName:valid_arb
           |vpiArgument:
           \_ref_obj: (req), line:14
             |vpiName:req
           |vpiArgument:
           \_ref_obj: (vld), line:14
             |vpiName:vld
           |vpiArgument:
           \_ref_obj: (ovr), line:14
             |vpiName:ovr
         |vpiStmt:
         \_begin: , line:14
           |vpiFullName:work@my_checker
   |vpiNet:
   \_logic_net: (a), line:9
     |vpiName:a
     |vpiFullName:work@my_checker.a
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (b), line:9
     |vpiName:b
     |vpiFullName:work@my_checker.b
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (req), line:10
     |vpiName:req
     |vpiFullName:work@my_checker.req
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (vld), line:11
     |vpiName:vld
     |vpiFullName:work@my_checker.vld
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (ovr), line:12
     |vpiName:ovr
     |vpiFullName:work@my_checker.ovr
     |vpiNetType:36
 |uhdmtopModules:
 \_module: work@my_checker (work@my_checker), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p292.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p292.sv</a>, line:7
   |vpiDefName:work@my_checker
   |vpiName:work@my_checker
   |vpiNet:
   \_logic_net: (a), line:9, parent:work@my_checker
     |vpiName:a
     |vpiFullName:work@my_checker.a
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (b), line:9, parent:work@my_checker
     |vpiName:b
     |vpiFullName:work@my_checker.b
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (req), line:10, parent:work@my_checker
     |vpiName:req
     |vpiFullName:work@my_checker.req
     |vpiNetType:1
     |vpiRange:
     \_range: , line:10
       |vpiLeftRange:
       \_constant: , line:10
         |vpiConstType:7
         |vpiDecompile:1
         |vpiSize:32
         |INT:1
       |vpiRightRange:
       \_constant: , line:10
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (vld), line:11, parent:work@my_checker
     |vpiName:vld
     |vpiFullName:work@my_checker.vld
     |vpiNetType:1
     |vpiRange:
     \_range: , line:11
       |vpiLeftRange:
       \_constant: , line:11
         |vpiConstType:7
         |vpiDecompile:1
         |vpiSize:32
         |INT:1
       |vpiRightRange:
       \_constant: , line:11
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (ovr), line:12, parent:work@my_checker
     |vpiName:ovr
     |vpiFullName:work@my_checker.ovr
     |vpiNetType:36
Object: \work_my_checker of type 3000
Object: \work_my_checker of type 32
Object: \a of type 36
Object: \b of type 36
Object: \req of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \vld of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \ovr of type 36
Object: \work_my_checker of type 32
Object:  of type 24
Object:  of type 4
Object:  of type 22
Object: \valid_arb of type 19
Object: \req of type 608
Object: \vld of type 608
Object: \ovr of type 608
Object:  of type 4
Object: \a of type 36
Object: \b of type 36
Object: \req of type 36
Object: \vld of type 36
Object: \ovr of type 36
Object: \builtin of type 600
Object: \pex_gen9_common_expressions of type 600
Generating RTLIL representation for module `\work_my_checker&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29c1170] str=&#39;\work_my_checker&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p292.sv.html#l-9" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p292.sv:9</a>.0-9.0&gt; [0x29bbe70] str=&#39;\a&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p292.sv.html#l-9" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p292.sv:9</a>.0-9.0&gt; [0x29bc140] str=&#39;\b&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p292.sv.html#l-10" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p292.sv:10</a>.0-10.0&gt; [0x29bc2e0] str=&#39;\req&#39;
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p292.sv.html#l-10" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p292.sv:10</a>.0-10.0&gt; [0x29bc4a0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p292.sv.html#l-10" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p292.sv:10</a>.0-10.0&gt; [0x29bc9e0] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p292.sv.html#l-10" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p292.sv:10</a>.0-10.0&gt; [0x29bcbd0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p292.sv.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p292.sv:11</a>.0-11.0&gt; [0x29bc810] str=&#39;\vld&#39;
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p292.sv.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p292.sv:11</a>.0-11.0&gt; [0x29bcd90]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p292.sv.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p292.sv:11</a>.0-11.0&gt; [0x29bd090] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p292.sv.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p292.sv:11</a>.0-11.0&gt; [0x29bd230] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p292.sv.html#l-12" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p292.sv:12</a>.0-12.0&gt; [0x29bcf10] str=&#39;\ovr&#39;
      AST_INITIAL &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29bd570]
        AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p292.sv.html#l-13" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p292.sv:13</a>.0-13.0&gt; [0x29bd690]
          AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p292.sv.html#l-14" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p292.sv:14</a>.0-14.0&gt; [0x29bd810]
            AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29bd990]
              AST_FCALL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p292.sv.html#l-14" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p292.sv:14</a>.0-14.0&gt; [0x29bdc30] str=&#39;\valid_arb&#39;
                AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p292.sv.html#l-14" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p292.sv:14</a>.0-14.0&gt; [0x29be080] str=&#39;\req&#39;
                AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p292.sv.html#l-14" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p292.sv:14</a>.0-14.0&gt; [0x29be3d0] str=&#39;\vld&#39;
                AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p292.sv.html#l-14" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p292.sv:14</a>.0-14.0&gt; [0x29be570] str=&#39;\ovr&#39;
              AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29be6f0]
                AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29be810] bits=&#39;1&#39;(1) range=[0:0] int=1
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29beab0]
                  AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p292.sv.html#l-14" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p292.sv:14</a>.0-14.0&gt; [0x29be930]
<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p292.sv.html#l-14" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p292.sv:14</a>: ERROR: Can&#39;t resolve function name `\valid_arb&#39;.

</pre>
</body>