
NucleoF446RE_BASE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000061cc  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000024c  080063a0  080063a0  000163a0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  080065ec  080065ec  000165ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  080065f4  080065f4  000165f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  080065f8  080065f8  000165f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000540  20000000  080065fc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000214  20000540  08006b3c  00020540  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  20000754  08006b3c  00020754  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020540  2**0
                  CONTENTS, READONLY
 10 .debug_info   00011d3e  00000000  00000000  00020570  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00002680  00000000  00000000  000322ae  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00009fe8  00000000  00000000  0003492e  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00000ae0  00000000  00000000  0003e918  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00001098  00000000  00000000  0003f3f8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   0000668b  00000000  00000000  00040490  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    00003e60  00000000  00000000  00046b1b  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007e  00000000  00000000  0004a97b  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00002808  00000000  00000000  0004a9fc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000540 	.word	0x20000540
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08006384 	.word	0x08006384

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000544 	.word	0x20000544
 800020c:	08006384 	.word	0x08006384

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003fe:	f1a4 0401 	sub.w	r4, r4, #1
 8000402:	d1e9      	bne.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f092 0f00 	teq	r2, #0
 80005aa:	bf14      	ite	ne
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005b0:	4770      	bxeq	lr
 80005b2:	b530      	push	{r4, r5, lr}
 80005b4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005bc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c0:	e720      	b.n	8000404 <__adddf3+0x138>
 80005c2:	bf00      	nop

080005c4 <__aeabi_ul2d>:
 80005c4:	ea50 0201 	orrs.w	r2, r0, r1
 80005c8:	bf08      	it	eq
 80005ca:	4770      	bxeq	lr
 80005cc:	b530      	push	{r4, r5, lr}
 80005ce:	f04f 0500 	mov.w	r5, #0
 80005d2:	e00a      	b.n	80005ea <__aeabi_l2d+0x16>

080005d4 <__aeabi_l2d>:
 80005d4:	ea50 0201 	orrs.w	r2, r0, r1
 80005d8:	bf08      	it	eq
 80005da:	4770      	bxeq	lr
 80005dc:	b530      	push	{r4, r5, lr}
 80005de:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005e2:	d502      	bpl.n	80005ea <__aeabi_l2d+0x16>
 80005e4:	4240      	negs	r0, r0
 80005e6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005ea:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005ee:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005f2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005f6:	f43f aedc 	beq.w	80003b2 <__adddf3+0xe6>
 80005fa:	f04f 0203 	mov.w	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000612:	f1c2 0320 	rsb	r3, r2, #32
 8000616:	fa00 fc03 	lsl.w	ip, r0, r3
 800061a:	fa20 f002 	lsr.w	r0, r0, r2
 800061e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000622:	ea40 000e 	orr.w	r0, r0, lr
 8000626:	fa21 f102 	lsr.w	r1, r1, r2
 800062a:	4414      	add	r4, r2
 800062c:	e6c1      	b.n	80003b2 <__adddf3+0xe6>
 800062e:	bf00      	nop

08000630 <__aeabi_dmul>:
 8000630:	b570      	push	{r4, r5, r6, lr}
 8000632:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000636:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800063a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800063e:	bf1d      	ittte	ne
 8000640:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000644:	ea94 0f0c 	teqne	r4, ip
 8000648:	ea95 0f0c 	teqne	r5, ip
 800064c:	f000 f8de 	bleq	800080c <__aeabi_dmul+0x1dc>
 8000650:	442c      	add	r4, r5
 8000652:	ea81 0603 	eor.w	r6, r1, r3
 8000656:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800065a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800065e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000662:	bf18      	it	ne
 8000664:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000668:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800066c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000670:	d038      	beq.n	80006e4 <__aeabi_dmul+0xb4>
 8000672:	fba0 ce02 	umull	ip, lr, r0, r2
 8000676:	f04f 0500 	mov.w	r5, #0
 800067a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800067e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000682:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000686:	f04f 0600 	mov.w	r6, #0
 800068a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800068e:	f09c 0f00 	teq	ip, #0
 8000692:	bf18      	it	ne
 8000694:	f04e 0e01 	orrne.w	lr, lr, #1
 8000698:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800069c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006a4:	d204      	bcs.n	80006b0 <__aeabi_dmul+0x80>
 80006a6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006aa:	416d      	adcs	r5, r5
 80006ac:	eb46 0606 	adc.w	r6, r6, r6
 80006b0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006b4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006bc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006c4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006c8:	bf88      	it	hi
 80006ca:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006ce:	d81e      	bhi.n	800070e <__aeabi_dmul+0xde>
 80006d0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006d4:	bf08      	it	eq
 80006d6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006da:	f150 0000 	adcs.w	r0, r0, #0
 80006de:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006e8:	ea46 0101 	orr.w	r1, r6, r1
 80006ec:	ea40 0002 	orr.w	r0, r0, r2
 80006f0:	ea81 0103 	eor.w	r1, r1, r3
 80006f4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f8:	bfc2      	ittt	gt
 80006fa:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006fe:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000702:	bd70      	popgt	{r4, r5, r6, pc}
 8000704:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000708:	f04f 0e00 	mov.w	lr, #0
 800070c:	3c01      	subs	r4, #1
 800070e:	f300 80ab 	bgt.w	8000868 <__aeabi_dmul+0x238>
 8000712:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000716:	bfde      	ittt	le
 8000718:	2000      	movle	r0, #0
 800071a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800071e:	bd70      	pople	{r4, r5, r6, pc}
 8000720:	f1c4 0400 	rsb	r4, r4, #0
 8000724:	3c20      	subs	r4, #32
 8000726:	da35      	bge.n	8000794 <__aeabi_dmul+0x164>
 8000728:	340c      	adds	r4, #12
 800072a:	dc1b      	bgt.n	8000764 <__aeabi_dmul+0x134>
 800072c:	f104 0414 	add.w	r4, r4, #20
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f305 	lsl.w	r3, r0, r5
 8000738:	fa20 f004 	lsr.w	r0, r0, r4
 800073c:	fa01 f205 	lsl.w	r2, r1, r5
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000748:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800074c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000750:	fa21 f604 	lsr.w	r6, r1, r4
 8000754:	eb42 0106 	adc.w	r1, r2, r6
 8000758:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800075c:	bf08      	it	eq
 800075e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000762:	bd70      	pop	{r4, r5, r6, pc}
 8000764:	f1c4 040c 	rsb	r4, r4, #12
 8000768:	f1c4 0520 	rsb	r5, r4, #32
 800076c:	fa00 f304 	lsl.w	r3, r0, r4
 8000770:	fa20 f005 	lsr.w	r0, r0, r5
 8000774:	fa01 f204 	lsl.w	r2, r1, r4
 8000778:	ea40 0002 	orr.w	r0, r0, r2
 800077c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000780:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000784:	f141 0100 	adc.w	r1, r1, #0
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f1c4 0520 	rsb	r5, r4, #32
 8000798:	fa00 f205 	lsl.w	r2, r0, r5
 800079c:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a0:	fa20 f304 	lsr.w	r3, r0, r4
 80007a4:	fa01 f205 	lsl.w	r2, r1, r5
 80007a8:	ea43 0302 	orr.w	r3, r3, r2
 80007ac:	fa21 f004 	lsr.w	r0, r1, r4
 80007b0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007b4:	fa21 f204 	lsr.w	r2, r1, r4
 80007b8:	ea20 0002 	bic.w	r0, r0, r2
 80007bc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007c4:	bf08      	it	eq
 80007c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ca:	bd70      	pop	{r4, r5, r6, pc}
 80007cc:	f094 0f00 	teq	r4, #0
 80007d0:	d10f      	bne.n	80007f2 <__aeabi_dmul+0x1c2>
 80007d2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007d6:	0040      	lsls	r0, r0, #1
 80007d8:	eb41 0101 	adc.w	r1, r1, r1
 80007dc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e0:	bf08      	it	eq
 80007e2:	3c01      	subeq	r4, #1
 80007e4:	d0f7      	beq.n	80007d6 <__aeabi_dmul+0x1a6>
 80007e6:	ea41 0106 	orr.w	r1, r1, r6
 80007ea:	f095 0f00 	teq	r5, #0
 80007ee:	bf18      	it	ne
 80007f0:	4770      	bxne	lr
 80007f2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007f6:	0052      	lsls	r2, r2, #1
 80007f8:	eb43 0303 	adc.w	r3, r3, r3
 80007fc:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000800:	bf08      	it	eq
 8000802:	3d01      	subeq	r5, #1
 8000804:	d0f7      	beq.n	80007f6 <__aeabi_dmul+0x1c6>
 8000806:	ea43 0306 	orr.w	r3, r3, r6
 800080a:	4770      	bx	lr
 800080c:	ea94 0f0c 	teq	r4, ip
 8000810:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000814:	bf18      	it	ne
 8000816:	ea95 0f0c 	teqne	r5, ip
 800081a:	d00c      	beq.n	8000836 <__aeabi_dmul+0x206>
 800081c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000820:	bf18      	it	ne
 8000822:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000826:	d1d1      	bne.n	80007cc <__aeabi_dmul+0x19c>
 8000828:	ea81 0103 	eor.w	r1, r1, r3
 800082c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000830:	f04f 0000 	mov.w	r0, #0
 8000834:	bd70      	pop	{r4, r5, r6, pc}
 8000836:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800083a:	bf06      	itte	eq
 800083c:	4610      	moveq	r0, r2
 800083e:	4619      	moveq	r1, r3
 8000840:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000844:	d019      	beq.n	800087a <__aeabi_dmul+0x24a>
 8000846:	ea94 0f0c 	teq	r4, ip
 800084a:	d102      	bne.n	8000852 <__aeabi_dmul+0x222>
 800084c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000850:	d113      	bne.n	800087a <__aeabi_dmul+0x24a>
 8000852:	ea95 0f0c 	teq	r5, ip
 8000856:	d105      	bne.n	8000864 <__aeabi_dmul+0x234>
 8000858:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800085c:	bf1c      	itt	ne
 800085e:	4610      	movne	r0, r2
 8000860:	4619      	movne	r1, r3
 8000862:	d10a      	bne.n	800087a <__aeabi_dmul+0x24a>
 8000864:	ea81 0103 	eor.w	r1, r1, r3
 8000868:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800086c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000870:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000874:	f04f 0000 	mov.w	r0, #0
 8000878:	bd70      	pop	{r4, r5, r6, pc}
 800087a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800087e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000882:	bd70      	pop	{r4, r5, r6, pc}

08000884 <__aeabi_ddiv>:
 8000884:	b570      	push	{r4, r5, r6, lr}
 8000886:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800088a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800088e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000892:	bf1d      	ittte	ne
 8000894:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000898:	ea94 0f0c 	teqne	r4, ip
 800089c:	ea95 0f0c 	teqne	r5, ip
 80008a0:	f000 f8a7 	bleq	80009f2 <__aeabi_ddiv+0x16e>
 80008a4:	eba4 0405 	sub.w	r4, r4, r5
 80008a8:	ea81 0e03 	eor.w	lr, r1, r3
 80008ac:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008b4:	f000 8088 	beq.w	80009c8 <__aeabi_ddiv+0x144>
 80008b8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008bc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008c4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008cc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008d4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008dc:	429d      	cmp	r5, r3
 80008de:	bf08      	it	eq
 80008e0:	4296      	cmpeq	r6, r2
 80008e2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008e6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008ea:	d202      	bcs.n	80008f2 <__aeabi_ddiv+0x6e>
 80008ec:	085b      	lsrs	r3, r3, #1
 80008ee:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f2:	1ab6      	subs	r6, r6, r2
 80008f4:	eb65 0503 	sbc.w	r5, r5, r3
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000902:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 000c 	orrcs.w	r0, r0, ip
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000960:	ea55 0e06 	orrs.w	lr, r5, r6
 8000964:	d018      	beq.n	8000998 <__aeabi_ddiv+0x114>
 8000966:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800096a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800096e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000972:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000976:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800097a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800097e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000982:	d1c0      	bne.n	8000906 <__aeabi_ddiv+0x82>
 8000984:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000988:	d10b      	bne.n	80009a2 <__aeabi_ddiv+0x11e>
 800098a:	ea41 0100 	orr.w	r1, r1, r0
 800098e:	f04f 0000 	mov.w	r0, #0
 8000992:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000996:	e7b6      	b.n	8000906 <__aeabi_ddiv+0x82>
 8000998:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800099c:	bf04      	itt	eq
 800099e:	4301      	orreq	r1, r0
 80009a0:	2000      	moveq	r0, #0
 80009a2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009a6:	bf88      	it	hi
 80009a8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009ac:	f63f aeaf 	bhi.w	800070e <__aeabi_dmul+0xde>
 80009b0:	ebb5 0c03 	subs.w	ip, r5, r3
 80009b4:	bf04      	itt	eq
 80009b6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009ba:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009be:	f150 0000 	adcs.w	r0, r0, #0
 80009c2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	pop	{r4, r5, r6, pc}
 80009c8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009cc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009d4:	bfc2      	ittt	gt
 80009d6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009da:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009de:	bd70      	popgt	{r4, r5, r6, pc}
 80009e0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009e4:	f04f 0e00 	mov.w	lr, #0
 80009e8:	3c01      	subs	r4, #1
 80009ea:	e690      	b.n	800070e <__aeabi_dmul+0xde>
 80009ec:	ea45 0e06 	orr.w	lr, r5, r6
 80009f0:	e68d      	b.n	800070e <__aeabi_dmul+0xde>
 80009f2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009f6:	ea94 0f0c 	teq	r4, ip
 80009fa:	bf08      	it	eq
 80009fc:	ea95 0f0c 	teqeq	r5, ip
 8000a00:	f43f af3b 	beq.w	800087a <__aeabi_dmul+0x24a>
 8000a04:	ea94 0f0c 	teq	r4, ip
 8000a08:	d10a      	bne.n	8000a20 <__aeabi_ddiv+0x19c>
 8000a0a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a0e:	f47f af34 	bne.w	800087a <__aeabi_dmul+0x24a>
 8000a12:	ea95 0f0c 	teq	r5, ip
 8000a16:	f47f af25 	bne.w	8000864 <__aeabi_dmul+0x234>
 8000a1a:	4610      	mov	r0, r2
 8000a1c:	4619      	mov	r1, r3
 8000a1e:	e72c      	b.n	800087a <__aeabi_dmul+0x24a>
 8000a20:	ea95 0f0c 	teq	r5, ip
 8000a24:	d106      	bne.n	8000a34 <__aeabi_ddiv+0x1b0>
 8000a26:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a2a:	f43f aefd 	beq.w	8000828 <__aeabi_dmul+0x1f8>
 8000a2e:	4610      	mov	r0, r2
 8000a30:	4619      	mov	r1, r3
 8000a32:	e722      	b.n	800087a <__aeabi_dmul+0x24a>
 8000a34:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a38:	bf18      	it	ne
 8000a3a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a3e:	f47f aec5 	bne.w	80007cc <__aeabi_dmul+0x19c>
 8000a42:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a46:	f47f af0d 	bne.w	8000864 <__aeabi_dmul+0x234>
 8000a4a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a4e:	f47f aeeb 	bne.w	8000828 <__aeabi_dmul+0x1f8>
 8000a52:	e712      	b.n	800087a <__aeabi_dmul+0x24a>

08000a54 <__gedf2>:
 8000a54:	f04f 3cff 	mov.w	ip, #4294967295
 8000a58:	e006      	b.n	8000a68 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__ledf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	e002      	b.n	8000a68 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__cmpdf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a74:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a78:	bf18      	it	ne
 8000a7a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a7e:	d01b      	beq.n	8000ab8 <__cmpdf2+0x54>
 8000a80:	b001      	add	sp, #4
 8000a82:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a86:	bf0c      	ite	eq
 8000a88:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a8c:	ea91 0f03 	teqne	r1, r3
 8000a90:	bf02      	ittt	eq
 8000a92:	ea90 0f02 	teqeq	r0, r2
 8000a96:	2000      	moveq	r0, #0
 8000a98:	4770      	bxeq	lr
 8000a9a:	f110 0f00 	cmn.w	r0, #0
 8000a9e:	ea91 0f03 	teq	r1, r3
 8000aa2:	bf58      	it	pl
 8000aa4:	4299      	cmppl	r1, r3
 8000aa6:	bf08      	it	eq
 8000aa8:	4290      	cmpeq	r0, r2
 8000aaa:	bf2c      	ite	cs
 8000aac:	17d8      	asrcs	r0, r3, #31
 8000aae:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000ab2:	f040 0001 	orr.w	r0, r0, #1
 8000ab6:	4770      	bx	lr
 8000ab8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000abc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac0:	d102      	bne.n	8000ac8 <__cmpdf2+0x64>
 8000ac2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ac6:	d107      	bne.n	8000ad8 <__cmpdf2+0x74>
 8000ac8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000acc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad0:	d1d6      	bne.n	8000a80 <__cmpdf2+0x1c>
 8000ad2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ad6:	d0d3      	beq.n	8000a80 <__cmpdf2+0x1c>
 8000ad8:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000adc:	4770      	bx	lr
 8000ade:	bf00      	nop

08000ae0 <__aeabi_cdrcmple>:
 8000ae0:	4684      	mov	ip, r0
 8000ae2:	4610      	mov	r0, r2
 8000ae4:	4662      	mov	r2, ip
 8000ae6:	468c      	mov	ip, r1
 8000ae8:	4619      	mov	r1, r3
 8000aea:	4663      	mov	r3, ip
 8000aec:	e000      	b.n	8000af0 <__aeabi_cdcmpeq>
 8000aee:	bf00      	nop

08000af0 <__aeabi_cdcmpeq>:
 8000af0:	b501      	push	{r0, lr}
 8000af2:	f7ff ffb7 	bl	8000a64 <__cmpdf2>
 8000af6:	2800      	cmp	r0, #0
 8000af8:	bf48      	it	mi
 8000afa:	f110 0f00 	cmnmi.w	r0, #0
 8000afe:	bd01      	pop	{r0, pc}

08000b00 <__aeabi_dcmpeq>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff fff4 	bl	8000af0 <__aeabi_cdcmpeq>
 8000b08:	bf0c      	ite	eq
 8000b0a:	2001      	moveq	r0, #1
 8000b0c:	2000      	movne	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmplt>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffea 	bl	8000af0 <__aeabi_cdcmpeq>
 8000b1c:	bf34      	ite	cc
 8000b1e:	2001      	movcc	r0, #1
 8000b20:	2000      	movcs	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmple>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffe0 	bl	8000af0 <__aeabi_cdcmpeq>
 8000b30:	bf94      	ite	ls
 8000b32:	2001      	movls	r0, #1
 8000b34:	2000      	movhi	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpge>:
 8000b3c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b40:	f7ff ffce 	bl	8000ae0 <__aeabi_cdrcmple>
 8000b44:	bf94      	ite	ls
 8000b46:	2001      	movls	r0, #1
 8000b48:	2000      	movhi	r0, #0
 8000b4a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4e:	bf00      	nop

08000b50 <__aeabi_dcmpgt>:
 8000b50:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b54:	f7ff ffc4 	bl	8000ae0 <__aeabi_cdrcmple>
 8000b58:	bf34      	ite	cc
 8000b5a:	2001      	movcc	r0, #1
 8000b5c:	2000      	movcs	r0, #0
 8000b5e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b62:	bf00      	nop

08000b64 <__aeabi_dcmpun>:
 8000b64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b6c:	d102      	bne.n	8000b74 <__aeabi_dcmpun+0x10>
 8000b6e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b72:	d10a      	bne.n	8000b8a <__aeabi_dcmpun+0x26>
 8000b74:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b7c:	d102      	bne.n	8000b84 <__aeabi_dcmpun+0x20>
 8000b7e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b82:	d102      	bne.n	8000b8a <__aeabi_dcmpun+0x26>
 8000b84:	f04f 0000 	mov.w	r0, #0
 8000b88:	4770      	bx	lr
 8000b8a:	f04f 0001 	mov.w	r0, #1
 8000b8e:	4770      	bx	lr

08000b90 <__aeabi_d2iz>:
 8000b90:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b94:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b98:	d215      	bcs.n	8000bc6 <__aeabi_d2iz+0x36>
 8000b9a:	d511      	bpl.n	8000bc0 <__aeabi_d2iz+0x30>
 8000b9c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ba4:	d912      	bls.n	8000bcc <__aeabi_d2iz+0x3c>
 8000ba6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000baa:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bae:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bb2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bb6:	fa23 f002 	lsr.w	r0, r3, r2
 8000bba:	bf18      	it	ne
 8000bbc:	4240      	negne	r0, r0
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bca:	d105      	bne.n	8000bd8 <__aeabi_d2iz+0x48>
 8000bcc:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd0:	bf08      	it	eq
 8000bd2:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	bf00      	nop

08000be0 <__aeabi_uldivmod>:
 8000be0:	b953      	cbnz	r3, 8000bf8 <__aeabi_uldivmod+0x18>
 8000be2:	b94a      	cbnz	r2, 8000bf8 <__aeabi_uldivmod+0x18>
 8000be4:	2900      	cmp	r1, #0
 8000be6:	bf08      	it	eq
 8000be8:	2800      	cmpeq	r0, #0
 8000bea:	bf1c      	itt	ne
 8000bec:	f04f 31ff 	movne.w	r1, #4294967295
 8000bf0:	f04f 30ff 	movne.w	r0, #4294967295
 8000bf4:	f000 b97e 	b.w	8000ef4 <__aeabi_idiv0>
 8000bf8:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bfc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c00:	f000 f806 	bl	8000c10 <__udivmoddi4>
 8000c04:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c08:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c0c:	b004      	add	sp, #16
 8000c0e:	4770      	bx	lr

08000c10 <__udivmoddi4>:
 8000c10:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c14:	468c      	mov	ip, r1
 8000c16:	460e      	mov	r6, r1
 8000c18:	4604      	mov	r4, r0
 8000c1a:	9d08      	ldr	r5, [sp, #32]
 8000c1c:	2b00      	cmp	r3, #0
 8000c1e:	d150      	bne.n	8000cc2 <__udivmoddi4+0xb2>
 8000c20:	428a      	cmp	r2, r1
 8000c22:	4617      	mov	r7, r2
 8000c24:	d96c      	bls.n	8000d00 <__udivmoddi4+0xf0>
 8000c26:	fab2 fe82 	clz	lr, r2
 8000c2a:	f1be 0f00 	cmp.w	lr, #0
 8000c2e:	d00b      	beq.n	8000c48 <__udivmoddi4+0x38>
 8000c30:	f1ce 0420 	rsb	r4, lr, #32
 8000c34:	fa20 f404 	lsr.w	r4, r0, r4
 8000c38:	fa01 f60e 	lsl.w	r6, r1, lr
 8000c3c:	ea44 0c06 	orr.w	ip, r4, r6
 8000c40:	fa02 f70e 	lsl.w	r7, r2, lr
 8000c44:	fa00 f40e 	lsl.w	r4, r0, lr
 8000c48:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000c4c:	0c22      	lsrs	r2, r4, #16
 8000c4e:	fbbc f0f9 	udiv	r0, ip, r9
 8000c52:	fa1f f887 	uxth.w	r8, r7
 8000c56:	fb09 c610 	mls	r6, r9, r0, ip
 8000c5a:	ea42 4606 	orr.w	r6, r2, r6, lsl #16
 8000c5e:	fb00 f308 	mul.w	r3, r0, r8
 8000c62:	42b3      	cmp	r3, r6
 8000c64:	d909      	bls.n	8000c7a <__udivmoddi4+0x6a>
 8000c66:	19f6      	adds	r6, r6, r7
 8000c68:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c6c:	f080 8122 	bcs.w	8000eb4 <__udivmoddi4+0x2a4>
 8000c70:	42b3      	cmp	r3, r6
 8000c72:	f240 811f 	bls.w	8000eb4 <__udivmoddi4+0x2a4>
 8000c76:	3802      	subs	r0, #2
 8000c78:	443e      	add	r6, r7
 8000c7a:	1af6      	subs	r6, r6, r3
 8000c7c:	b2a2      	uxth	r2, r4
 8000c7e:	fbb6 f3f9 	udiv	r3, r6, r9
 8000c82:	fb09 6613 	mls	r6, r9, r3, r6
 8000c86:	ea42 4406 	orr.w	r4, r2, r6, lsl #16
 8000c8a:	fb03 f808 	mul.w	r8, r3, r8
 8000c8e:	45a0      	cmp	r8, r4
 8000c90:	d909      	bls.n	8000ca6 <__udivmoddi4+0x96>
 8000c92:	19e4      	adds	r4, r4, r7
 8000c94:	f103 32ff 	add.w	r2, r3, #4294967295
 8000c98:	f080 810a 	bcs.w	8000eb0 <__udivmoddi4+0x2a0>
 8000c9c:	45a0      	cmp	r8, r4
 8000c9e:	f240 8107 	bls.w	8000eb0 <__udivmoddi4+0x2a0>
 8000ca2:	3b02      	subs	r3, #2
 8000ca4:	443c      	add	r4, r7
 8000ca6:	ebc8 0404 	rsb	r4, r8, r4
 8000caa:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000cae:	2100      	movs	r1, #0
 8000cb0:	2d00      	cmp	r5, #0
 8000cb2:	d062      	beq.n	8000d7a <__udivmoddi4+0x16a>
 8000cb4:	fa24 f40e 	lsr.w	r4, r4, lr
 8000cb8:	2300      	movs	r3, #0
 8000cba:	602c      	str	r4, [r5, #0]
 8000cbc:	606b      	str	r3, [r5, #4]
 8000cbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cc2:	428b      	cmp	r3, r1
 8000cc4:	d907      	bls.n	8000cd6 <__udivmoddi4+0xc6>
 8000cc6:	2d00      	cmp	r5, #0
 8000cc8:	d055      	beq.n	8000d76 <__udivmoddi4+0x166>
 8000cca:	2100      	movs	r1, #0
 8000ccc:	e885 0041 	stmia.w	r5, {r0, r6}
 8000cd0:	4608      	mov	r0, r1
 8000cd2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cd6:	fab3 f183 	clz	r1, r3
 8000cda:	2900      	cmp	r1, #0
 8000cdc:	f040 8090 	bne.w	8000e00 <__udivmoddi4+0x1f0>
 8000ce0:	42b3      	cmp	r3, r6
 8000ce2:	d302      	bcc.n	8000cea <__udivmoddi4+0xda>
 8000ce4:	4282      	cmp	r2, r0
 8000ce6:	f200 80f8 	bhi.w	8000eda <__udivmoddi4+0x2ca>
 8000cea:	1a84      	subs	r4, r0, r2
 8000cec:	eb66 0603 	sbc.w	r6, r6, r3
 8000cf0:	2001      	movs	r0, #1
 8000cf2:	46b4      	mov	ip, r6
 8000cf4:	2d00      	cmp	r5, #0
 8000cf6:	d040      	beq.n	8000d7a <__udivmoddi4+0x16a>
 8000cf8:	e885 1010 	stmia.w	r5, {r4, ip}
 8000cfc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d00:	b912      	cbnz	r2, 8000d08 <__udivmoddi4+0xf8>
 8000d02:	2701      	movs	r7, #1
 8000d04:	fbb7 f7f2 	udiv	r7, r7, r2
 8000d08:	fab7 fe87 	clz	lr, r7
 8000d0c:	f1be 0f00 	cmp.w	lr, #0
 8000d10:	d135      	bne.n	8000d7e <__udivmoddi4+0x16e>
 8000d12:	1bf3      	subs	r3, r6, r7
 8000d14:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000d18:	fa1f fc87 	uxth.w	ip, r7
 8000d1c:	2101      	movs	r1, #1
 8000d1e:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d22:	0c22      	lsrs	r2, r4, #16
 8000d24:	fb08 3610 	mls	r6, r8, r0, r3
 8000d28:	ea42 4606 	orr.w	r6, r2, r6, lsl #16
 8000d2c:	fb0c f300 	mul.w	r3, ip, r0
 8000d30:	42b3      	cmp	r3, r6
 8000d32:	d907      	bls.n	8000d44 <__udivmoddi4+0x134>
 8000d34:	19f6      	adds	r6, r6, r7
 8000d36:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d3a:	d202      	bcs.n	8000d42 <__udivmoddi4+0x132>
 8000d3c:	42b3      	cmp	r3, r6
 8000d3e:	f200 80ce 	bhi.w	8000ede <__udivmoddi4+0x2ce>
 8000d42:	4610      	mov	r0, r2
 8000d44:	1af6      	subs	r6, r6, r3
 8000d46:	b2a2      	uxth	r2, r4
 8000d48:	fbb6 f3f8 	udiv	r3, r6, r8
 8000d4c:	fb08 6613 	mls	r6, r8, r3, r6
 8000d50:	ea42 4406 	orr.w	r4, r2, r6, lsl #16
 8000d54:	fb0c fc03 	mul.w	ip, ip, r3
 8000d58:	45a4      	cmp	ip, r4
 8000d5a:	d907      	bls.n	8000d6c <__udivmoddi4+0x15c>
 8000d5c:	19e4      	adds	r4, r4, r7
 8000d5e:	f103 32ff 	add.w	r2, r3, #4294967295
 8000d62:	d202      	bcs.n	8000d6a <__udivmoddi4+0x15a>
 8000d64:	45a4      	cmp	ip, r4
 8000d66:	f200 80b5 	bhi.w	8000ed4 <__udivmoddi4+0x2c4>
 8000d6a:	4613      	mov	r3, r2
 8000d6c:	ebcc 0404 	rsb	r4, ip, r4
 8000d70:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000d74:	e79c      	b.n	8000cb0 <__udivmoddi4+0xa0>
 8000d76:	4629      	mov	r1, r5
 8000d78:	4628      	mov	r0, r5
 8000d7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d7e:	f1ce 0120 	rsb	r1, lr, #32
 8000d82:	fa06 f30e 	lsl.w	r3, r6, lr
 8000d86:	fa07 f70e 	lsl.w	r7, r7, lr
 8000d8a:	fa20 f901 	lsr.w	r9, r0, r1
 8000d8e:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000d92:	40ce      	lsrs	r6, r1
 8000d94:	ea49 0903 	orr.w	r9, r9, r3
 8000d98:	fbb6 faf8 	udiv	sl, r6, r8
 8000d9c:	ea4f 4419 	mov.w	r4, r9, lsr #16
 8000da0:	fb08 661a 	mls	r6, r8, sl, r6
 8000da4:	fa1f fc87 	uxth.w	ip, r7
 8000da8:	ea44 4306 	orr.w	r3, r4, r6, lsl #16
 8000dac:	fb0a f20c 	mul.w	r2, sl, ip
 8000db0:	429a      	cmp	r2, r3
 8000db2:	fa00 f40e 	lsl.w	r4, r0, lr
 8000db6:	d90a      	bls.n	8000dce <__udivmoddi4+0x1be>
 8000db8:	19db      	adds	r3, r3, r7
 8000dba:	f10a 31ff 	add.w	r1, sl, #4294967295
 8000dbe:	f080 8087 	bcs.w	8000ed0 <__udivmoddi4+0x2c0>
 8000dc2:	429a      	cmp	r2, r3
 8000dc4:	f240 8084 	bls.w	8000ed0 <__udivmoddi4+0x2c0>
 8000dc8:	f1aa 0a02 	sub.w	sl, sl, #2
 8000dcc:	443b      	add	r3, r7
 8000dce:	1a9b      	subs	r3, r3, r2
 8000dd0:	fa1f f989 	uxth.w	r9, r9
 8000dd4:	fbb3 f1f8 	udiv	r1, r3, r8
 8000dd8:	fb08 3311 	mls	r3, r8, r1, r3
 8000ddc:	ea49 4303 	orr.w	r3, r9, r3, lsl #16
 8000de0:	fb01 f60c 	mul.w	r6, r1, ip
 8000de4:	429e      	cmp	r6, r3
 8000de6:	d907      	bls.n	8000df8 <__udivmoddi4+0x1e8>
 8000de8:	19db      	adds	r3, r3, r7
 8000dea:	f101 32ff 	add.w	r2, r1, #4294967295
 8000dee:	d26b      	bcs.n	8000ec8 <__udivmoddi4+0x2b8>
 8000df0:	429e      	cmp	r6, r3
 8000df2:	d969      	bls.n	8000ec8 <__udivmoddi4+0x2b8>
 8000df4:	3902      	subs	r1, #2
 8000df6:	443b      	add	r3, r7
 8000df8:	1b9b      	subs	r3, r3, r6
 8000dfa:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8000dfe:	e78e      	b.n	8000d1e <__udivmoddi4+0x10e>
 8000e00:	f1c1 0e20 	rsb	lr, r1, #32
 8000e04:	fa22 f40e 	lsr.w	r4, r2, lr
 8000e08:	408b      	lsls	r3, r1
 8000e0a:	4323      	orrs	r3, r4
 8000e0c:	fa20 f70e 	lsr.w	r7, r0, lr
 8000e10:	fa06 f401 	lsl.w	r4, r6, r1
 8000e14:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000e18:	fa26 f60e 	lsr.w	r6, r6, lr
 8000e1c:	433c      	orrs	r4, r7
 8000e1e:	fbb6 f9fc 	udiv	r9, r6, ip
 8000e22:	0c27      	lsrs	r7, r4, #16
 8000e24:	fb0c 6619 	mls	r6, ip, r9, r6
 8000e28:	fa1f f883 	uxth.w	r8, r3
 8000e2c:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
 8000e30:	fb09 f708 	mul.w	r7, r9, r8
 8000e34:	42b7      	cmp	r7, r6
 8000e36:	fa02 f201 	lsl.w	r2, r2, r1
 8000e3a:	fa00 fa01 	lsl.w	sl, r0, r1
 8000e3e:	d908      	bls.n	8000e52 <__udivmoddi4+0x242>
 8000e40:	18f6      	adds	r6, r6, r3
 8000e42:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e46:	d241      	bcs.n	8000ecc <__udivmoddi4+0x2bc>
 8000e48:	42b7      	cmp	r7, r6
 8000e4a:	d93f      	bls.n	8000ecc <__udivmoddi4+0x2bc>
 8000e4c:	f1a9 0902 	sub.w	r9, r9, #2
 8000e50:	441e      	add	r6, r3
 8000e52:	1bf6      	subs	r6, r6, r7
 8000e54:	b2a0      	uxth	r0, r4
 8000e56:	fbb6 f4fc 	udiv	r4, r6, ip
 8000e5a:	fb0c 6614 	mls	r6, ip, r4, r6
 8000e5e:	ea40 4706 	orr.w	r7, r0, r6, lsl #16
 8000e62:	fb04 f808 	mul.w	r8, r4, r8
 8000e66:	45b8      	cmp	r8, r7
 8000e68:	d907      	bls.n	8000e7a <__udivmoddi4+0x26a>
 8000e6a:	18ff      	adds	r7, r7, r3
 8000e6c:	f104 30ff 	add.w	r0, r4, #4294967295
 8000e70:	d228      	bcs.n	8000ec4 <__udivmoddi4+0x2b4>
 8000e72:	45b8      	cmp	r8, r7
 8000e74:	d926      	bls.n	8000ec4 <__udivmoddi4+0x2b4>
 8000e76:	3c02      	subs	r4, #2
 8000e78:	441f      	add	r7, r3
 8000e7a:	ea44 4009 	orr.w	r0, r4, r9, lsl #16
 8000e7e:	ebc8 0707 	rsb	r7, r8, r7
 8000e82:	fba0 8902 	umull	r8, r9, r0, r2
 8000e86:	454f      	cmp	r7, r9
 8000e88:	4644      	mov	r4, r8
 8000e8a:	464e      	mov	r6, r9
 8000e8c:	d314      	bcc.n	8000eb8 <__udivmoddi4+0x2a8>
 8000e8e:	d029      	beq.n	8000ee4 <__udivmoddi4+0x2d4>
 8000e90:	b365      	cbz	r5, 8000eec <__udivmoddi4+0x2dc>
 8000e92:	ebba 0304 	subs.w	r3, sl, r4
 8000e96:	eb67 0706 	sbc.w	r7, r7, r6
 8000e9a:	fa07 fe0e 	lsl.w	lr, r7, lr
 8000e9e:	40cb      	lsrs	r3, r1
 8000ea0:	40cf      	lsrs	r7, r1
 8000ea2:	ea4e 0303 	orr.w	r3, lr, r3
 8000ea6:	e885 0088 	stmia.w	r5, {r3, r7}
 8000eaa:	2100      	movs	r1, #0
 8000eac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000eb0:	4613      	mov	r3, r2
 8000eb2:	e6f8      	b.n	8000ca6 <__udivmoddi4+0x96>
 8000eb4:	4610      	mov	r0, r2
 8000eb6:	e6e0      	b.n	8000c7a <__udivmoddi4+0x6a>
 8000eb8:	ebb8 0402 	subs.w	r4, r8, r2
 8000ebc:	eb69 0603 	sbc.w	r6, r9, r3
 8000ec0:	3801      	subs	r0, #1
 8000ec2:	e7e5      	b.n	8000e90 <__udivmoddi4+0x280>
 8000ec4:	4604      	mov	r4, r0
 8000ec6:	e7d8      	b.n	8000e7a <__udivmoddi4+0x26a>
 8000ec8:	4611      	mov	r1, r2
 8000eca:	e795      	b.n	8000df8 <__udivmoddi4+0x1e8>
 8000ecc:	4681      	mov	r9, r0
 8000ece:	e7c0      	b.n	8000e52 <__udivmoddi4+0x242>
 8000ed0:	468a      	mov	sl, r1
 8000ed2:	e77c      	b.n	8000dce <__udivmoddi4+0x1be>
 8000ed4:	3b02      	subs	r3, #2
 8000ed6:	443c      	add	r4, r7
 8000ed8:	e748      	b.n	8000d6c <__udivmoddi4+0x15c>
 8000eda:	4608      	mov	r0, r1
 8000edc:	e70a      	b.n	8000cf4 <__udivmoddi4+0xe4>
 8000ede:	3802      	subs	r0, #2
 8000ee0:	443e      	add	r6, r7
 8000ee2:	e72f      	b.n	8000d44 <__udivmoddi4+0x134>
 8000ee4:	45c2      	cmp	sl, r8
 8000ee6:	d3e7      	bcc.n	8000eb8 <__udivmoddi4+0x2a8>
 8000ee8:	463e      	mov	r6, r7
 8000eea:	e7d1      	b.n	8000e90 <__udivmoddi4+0x280>
 8000eec:	4629      	mov	r1, r5
 8000eee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ef2:	bf00      	nop

08000ef4 <__aeabi_idiv0>:
 8000ef4:	4770      	bx	lr
 8000ef6:	bf00      	nop

08000ef8 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000ef8:	490f      	ldr	r1, [pc, #60]	; (8000f38 <SystemInit+0x40>)
 8000efa:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8000efe:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000f02:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8000f06:	4b0d      	ldr	r3, [pc, #52]	; (8000f3c <SystemInit+0x44>)
 8000f08:	681a      	ldr	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000f0a:	2000      	movs	r0, #0
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8000f0c:	f042 0201 	orr.w	r2, r2, #1
 8000f10:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000f12:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8000f14:	681a      	ldr	r2, [r3, #0]
 8000f16:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8000f1a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8000f1e:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8000f20:	4a07      	ldr	r2, [pc, #28]	; (8000f40 <SystemInit+0x48>)
 8000f22:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8000f24:	681a      	ldr	r2, [r3, #0]
 8000f26:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8000f2a:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8000f2c:	60d8      	str	r0, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000f2e:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000f32:	608b      	str	r3, [r1, #8]
 8000f34:	4770      	bx	lr
 8000f36:	bf00      	nop
 8000f38:	e000ed00 	.word	0xe000ed00
 8000f3c:	40023800 	.word	0x40023800
 8000f40:	24003010 	.word	0x24003010

08000f44 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f44:	b510      	push	{r4, lr}
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(SystemCoreClock/1000U);
 8000f46:	4b08      	ldr	r3, [pc, #32]	; (8000f68 <HAL_InitTick+0x24>)
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f48:	4604      	mov	r4, r0
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(SystemCoreClock/1000U);
 8000f4a:	6818      	ldr	r0, [r3, #0]
 8000f4c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f50:	fbb0 f0f3 	udiv	r0, r0, r3
 8000f54:	f000 f892 	bl	800107c <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0U);
 8000f58:	2200      	movs	r2, #0
 8000f5a:	4621      	mov	r1, r4
 8000f5c:	f04f 30ff 	mov.w	r0, #4294967295
 8000f60:	f000 f84c 	bl	8000ffc <HAL_NVIC_SetPriority>

  /* Return function status */
  return HAL_OK;
}
 8000f64:	2000      	movs	r0, #0
 8000f66:	bd10      	pop	{r4, pc}
 8000f68:	20000000 	.word	0x20000000

08000f6c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f6c:	b508      	push	{r3, lr}
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
   __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000f6e:	4b0b      	ldr	r3, [pc, #44]	; (8000f9c <HAL_Init+0x30>)
 8000f70:	681a      	ldr	r2, [r3, #0]
 8000f72:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000f76:	601a      	str	r2, [r3, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
   __HAL_FLASH_DATA_CACHE_ENABLE();
 8000f78:	681a      	ldr	r2, [r3, #0]
 8000f7a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8000f7e:	601a      	str	r2, [r3, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000f80:	681a      	ldr	r2, [r3, #0]
 8000f82:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000f86:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f88:	2003      	movs	r0, #3
 8000f8a:	f000 f825 	bl	8000fd8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000f8e:	2000      	movs	r0, #0
 8000f90:	f7ff ffd8 	bl	8000f44 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8000f94:	f002 f8ef 	bl	8003176 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
}
 8000f98:	2000      	movs	r0, #0
 8000f9a:	bd08      	pop	{r3, pc}
 8000f9c:	40023c00 	.word	0x40023c00

08000fa0 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 8000fa0:	4a02      	ldr	r2, [pc, #8]	; (8000fac <HAL_IncTick+0xc>)
 8000fa2:	6813      	ldr	r3, [r2, #0]
 8000fa4:	3301      	adds	r3, #1
 8000fa6:	6013      	str	r3, [r2, #0]
 8000fa8:	4770      	bx	lr
 8000faa:	bf00      	nop
 8000fac:	20000594 	.word	0x20000594

08000fb0 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000fb0:	4b01      	ldr	r3, [pc, #4]	; (8000fb8 <HAL_GetTick+0x8>)
 8000fb2:	6818      	ldr	r0, [r3, #0]
}
 8000fb4:	4770      	bx	lr
 8000fb6:	bf00      	nop
 8000fb8:	20000594 	.word	0x20000594

08000fbc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay: specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 8000fbc:	b513      	push	{r0, r1, r4, lr}
 8000fbe:	9001      	str	r0, [sp, #4]
  uint32_t tickstart = 0U;
  tickstart = HAL_GetTick();
 8000fc0:	f7ff fff6 	bl	8000fb0 <HAL_GetTick>
 8000fc4:	4604      	mov	r4, r0
  while((HAL_GetTick() - tickstart) < Delay)
 8000fc6:	f7ff fff3 	bl	8000fb0 <HAL_GetTick>
 8000fca:	9b01      	ldr	r3, [sp, #4]
 8000fcc:	1b00      	subs	r0, r0, r4
 8000fce:	4298      	cmp	r0, r3
 8000fd0:	d3f9      	bcc.n	8000fc6 <HAL_Delay+0xa>
  {
  }
}
 8000fd2:	b002      	add	sp, #8
 8000fd4:	bd10      	pop	{r4, pc}
	...

08000fd8 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000fd8:	4a07      	ldr	r2, [pc, #28]	; (8000ff8 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8000fda:	68d3      	ldr	r3, [r2, #12]
 8000fdc:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000fe0:	041b      	lsls	r3, r3, #16
 8000fe2:	0c1b      	lsrs	r3, r3, #16
 8000fe4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
 8000fe8:	0200      	lsls	r0, r0, #8
 8000fea:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000fee:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
 8000ff2:	4303      	orrs	r3, r0
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
  SCB->AIRCR =  reg_value;
 8000ff4:	60d3      	str	r3, [r2, #12]
 8000ff6:	4770      	bx	lr
 8000ff8:	e000ed00 	.word	0xe000ed00

08000ffc <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000ffc:	4b17      	ldr	r3, [pc, #92]	; (800105c <HAL_NVIC_SetPriority+0x60>)
 8000ffe:	68db      	ldr	r3, [r3, #12]
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001000:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001004:	b530      	push	{r4, r5, lr}
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001006:	f1c3 0407 	rsb	r4, r3, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800100a:	1d1d      	adds	r5, r3, #4
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800100c:	2c04      	cmp	r4, #4
 800100e:	bf28      	it	cs
 8001010:	2404      	movcs	r4, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001012:	2d06      	cmp	r5, #6

  return (
 8001014:	f04f 0501 	mov.w	r5, #1
 8001018:	fa05 f404 	lsl.w	r4, r5, r4
 800101c:	f104 34ff 	add.w	r4, r4, #4294967295
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001020:	bf8c      	ite	hi
 8001022:	3b03      	subhi	r3, #3
 8001024:	2300      	movls	r3, #0

  return (
 8001026:	400c      	ands	r4, r1
 8001028:	409c      	lsls	r4, r3
 800102a:	fa05 f303 	lsl.w	r3, r5, r3
 800102e:	3b01      	subs	r3, #1
 8001030:	401a      	ands	r2, r3
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
 8001032:	2800      	cmp	r0, #0
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

  return (
 8001034:	ea42 0204 	orr.w	r2, r2, r4
 8001038:	ea4f 1202 	mov.w	r2, r2, lsl #4
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800103c:	bfaf      	iteee	ge
 800103e:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001042:	f000 000f 	andlt.w	r0, r0, #15
 8001046:	4b06      	ldrlt	r3, [pc, #24]	; (8001060 <HAL_NVIC_SetPriority+0x64>)
 8001048:	b2d2      	uxtblt	r2, r2
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800104a:	bfa5      	ittet	ge
 800104c:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
 8001050:	b2d2      	uxtbge	r2, r2
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001052:	541a      	strblt	r2, [r3, r0]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001054:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 8001058:	bd30      	pop	{r4, r5, pc}
 800105a:	bf00      	nop
 800105c:	e000ed00 	.word	0xe000ed00
 8001060:	e000ed14 	.word	0xe000ed14

08001064 <HAL_NVIC_EnableIRQ>:
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8001064:	0942      	lsrs	r2, r0, #5
 8001066:	2301      	movs	r3, #1
 8001068:	f000 001f 	and.w	r0, r0, #31
 800106c:	fa03 f000 	lsl.w	r0, r3, r0
 8001070:	4b01      	ldr	r3, [pc, #4]	; (8001078 <HAL_NVIC_EnableIRQ+0x14>)
 8001072:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8001076:	4770      	bx	lr
 8001078:	e000e100 	.word	0xe000e100

0800107c <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800107c:	3801      	subs	r0, #1
 800107e:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8001082:	d20a      	bcs.n	800109a <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001084:	4b06      	ldr	r3, [pc, #24]	; (80010a0 <HAL_SYSTICK_Config+0x24>)
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001086:	4a07      	ldr	r2, [pc, #28]	; (80010a4 <HAL_SYSTICK_Config+0x28>)
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001088:	6058      	str	r0, [r3, #4]
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800108a:	21f0      	movs	r1, #240	; 0xf0
 800108c:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001090:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001092:	2207      	movs	r2, #7
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001094:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001096:	601a      	str	r2, [r3, #0]
 8001098:	4770      	bx	lr
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
  {
    return (1UL);                                                   /* Reload value impossible */
 800109a:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 800109c:	4770      	bx	lr
 800109e:	bf00      	nop
 80010a0:	e000e010 	.word	0xe000e010
 80010a4:	e000ed00 	.word	0xe000ed00

080010a8 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 80010a8:	4b04      	ldr	r3, [pc, #16]	; (80010bc <HAL_SYSTICK_CLKSourceConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 80010aa:	681a      	ldr	r2, [r3, #0]
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 80010ac:	2804      	cmp	r0, #4
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 80010ae:	bf0c      	ite	eq
 80010b0:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 80010b4:	f022 0204 	bicne.w	r2, r2, #4
 80010b8:	601a      	str	r2, [r3, #0]
 80010ba:	4770      	bx	lr
 80010bc:	e000e010 	.word	0xe000e010

080010c0 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 80010c0:	4770      	bx	lr

080010c2 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 80010c2:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 80010c4:	f7ff fffc 	bl	80010c0 <HAL_SYSTICK_Callback>
 80010c8:	bd08      	pop	{r3, pc}

080010ca <HAL_DMA_Abort_IT>:
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80010ca:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 80010ce:	2b02      	cmp	r3, #2
 80010d0:	d003      	beq.n	80010da <HAL_DMA_Abort_IT+0x10>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80010d2:	2380      	movs	r3, #128	; 0x80
 80010d4:	6543      	str	r3, [r0, #84]	; 0x54
    return HAL_ERROR;
 80010d6:	2001      	movs	r0, #1
 80010d8:	4770      	bx	lr
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80010da:	6802      	ldr	r2, [r0, #0]
    return HAL_ERROR;
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80010dc:	2305      	movs	r3, #5
 80010de:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80010e2:	6813      	ldr	r3, [r2, #0]
 80010e4:	f023 0301 	bic.w	r3, r3, #1
 80010e8:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80010ea:	2000      	movs	r0, #0
}
 80010ec:	4770      	bx	lr
	...

080010f0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80010f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
        temp &= ~(((uint32_t)0x0FU) << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80010f4:	4f67      	ldr	r7, [pc, #412]	; (8001294 <HAL_GPIO_Init+0x1a4>)
  for(position = 0U; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01U) << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80010f6:	680b      	ldr	r3, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80010f8:	f8df c1a0 	ldr.w	ip, [pc, #416]	; 800129c <HAL_GPIO_Init+0x1ac>

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(((uint32_t)0x0FU) << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80010fc:	f8df 81a0 	ldr.w	r8, [pc, #416]	; 80012a0 <HAL_GPIO_Init+0x1b0>
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001100:	b085      	sub	sp, #20
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001102:	2200      	movs	r2, #0
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01U) << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001104:	9301      	str	r3, [sp, #4]
 8001106:	46be      	mov	lr, r7

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01U) << position;
 8001108:	2401      	movs	r4, #1
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;

    if(iocurrent == ioposition)
 800110a:	9b01      	ldr	r3, [sp, #4]

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01U) << position;
 800110c:	4094      	lsls	r4, r2
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;

    if(iocurrent == ioposition)
 800110e:	ea34 0303 	bics.w	r3, r4, r3
 8001112:	f040 80b7 	bne.w	8001284 <HAL_GPIO_Init+0x194>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001116:	684d      	ldr	r5, [r1, #4]
 8001118:	f025 0a10 	bic.w	sl, r5, #16
 800111c:	f1ba 0f02 	cmp.w	sl, #2
 8001120:	d114      	bne.n	800114c <HAL_GPIO_Init+0x5c>
 8001122:	ea4f 09d2 	mov.w	r9, r2, lsr #3
 8001126:	eb00 0989 	add.w	r9, r0, r9, lsl #2
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
        temp &= ~((uint32_t)0xFU << ((uint32_t)(position & (uint32_t)0x07U) * 4U)) ;
 800112a:	f002 0b07 	and.w	fp, r2, #7
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800112e:	f8d9 6020 	ldr.w	r6, [r9, #32]
        temp &= ~((uint32_t)0xFU << ((uint32_t)(position & (uint32_t)0x07U) * 4U)) ;
 8001132:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 8001136:	230f      	movs	r3, #15
 8001138:	fa03 f30b 	lsl.w	r3, r3, fp
 800113c:	ea26 0603 	bic.w	r6, r6, r3
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8001140:	690b      	ldr	r3, [r1, #16]
 8001142:	fa03 f30b 	lsl.w	r3, r3, fp
 8001146:	4333      	orrs	r3, r6
        GPIOx->AFR[position >> 3U] = temp;
 8001148:	f8c9 3020 	str.w	r3, [r9, #32]
 800114c:	ea4f 0b42 	mov.w	fp, r2, lsl #1
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001150:	f04f 0903 	mov.w	r9, #3
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
        GPIOx->AFR[position >> 3U] = temp;
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001154:	6803      	ldr	r3, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001156:	fa09 f90b 	lsl.w	r9, r9, fp
 800115a:	ea6f 0909 	mvn.w	r9, r9
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800115e:	f005 0603 	and.w	r6, r5, #3
        GPIOx->AFR[position >> 3U] = temp;
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001162:	ea03 0309 	and.w	r3, r3, r9
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001166:	fa06 f60b 	lsl.w	r6, r6, fp
      GPIOx->MODER = temp;

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800116a:	f10a 3aff 	add.w	sl, sl, #4294967295
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800116e:	4333      	orrs	r3, r6
      GPIOx->MODER = temp;

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001170:	f1ba 0f01 	cmp.w	sl, #1

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
      GPIOx->MODER = temp;
 8001174:	6003      	str	r3, [r0, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001176:	d80f      	bhi.n	8001198 <HAL_GPIO_Init+0xa8>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001178:	6883      	ldr	r3, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
        temp |= (GPIO_Init->Speed << (position * 2U));
 800117a:	68ce      	ldr	r6, [r1, #12]
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800117c:	ea09 0303 	and.w	r3, r9, r3
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001180:	fa06 f60b 	lsl.w	r6, r6, fp
 8001184:	431e      	orrs	r6, r3
        GPIOx->OSPEEDR = temp;
 8001186:	6086      	str	r6, [r0, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001188:	6843      	ldr	r3, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800118a:	f3c5 1600 	ubfx	r6, r5, #4, #1
        temp |= (GPIO_Init->Speed << (position * 2U));
        GPIOx->OSPEEDR = temp;

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800118e:	ea23 0304 	bic.w	r3, r3, r4
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001192:	4096      	lsls	r6, r2
 8001194:	4333      	orrs	r3, r6
        GPIOx->OTYPER = temp;
 8001196:	6043      	str	r3, [r0, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001198:	68c3      	ldr	r3, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800119a:	ea09 0903 	and.w	r9, r9, r3
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800119e:	688b      	ldr	r3, [r1, #8]
 80011a0:	fa03 f30b 	lsl.w	r3, r3, fp
 80011a4:	ea43 0309 	orr.w	r3, r3, r9
      GPIOx->PUPDR = temp;
 80011a8:	60c3      	str	r3, [r0, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80011aa:	00eb      	lsls	r3, r5, #3
 80011ac:	d56a      	bpl.n	8001284 <HAL_GPIO_Init+0x194>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80011ae:	2300      	movs	r3, #0
 80011b0:	9303      	str	r3, [sp, #12]
 80011b2:	f8dc 6044 	ldr.w	r6, [ip, #68]	; 0x44

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(((uint32_t)0x0FU) << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80011b6:	4b38      	ldr	r3, [pc, #224]	; (8001298 <HAL_GPIO_Init+0x1a8>)
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80011b8:	f446 4680 	orr.w	r6, r6, #16384	; 0x4000
 80011bc:	f8cc 6044 	str.w	r6, [ip, #68]	; 0x44
 80011c0:	f8dc 6044 	ldr.w	r6, [ip, #68]	; 0x44
 80011c4:	f022 0903 	bic.w	r9, r2, #3
 80011c8:	f109 4980 	add.w	r9, r9, #1073741824	; 0x40000000
 80011cc:	f406 4680 	and.w	r6, r6, #16384	; 0x4000
 80011d0:	f509 399c 	add.w	r9, r9, #79872	; 0x13800
 80011d4:	9603      	str	r6, [sp, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 80011d6:	f002 0a03 	and.w	sl, r2, #3
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80011da:	9e03      	ldr	r6, [sp, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80011dc:	f8d9 b008 	ldr.w	fp, [r9, #8]
        temp &= ~(((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 80011e0:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
 80011e4:	260f      	movs	r6, #15
 80011e6:	fa06 f60a 	lsl.w	r6, r6, sl
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80011ea:	4298      	cmp	r0, r3
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 80011ec:	ea2b 0606 	bic.w	r6, fp, r6
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80011f0:	d018      	beq.n	8001224 <HAL_GPIO_Init+0x134>
 80011f2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80011f6:	4298      	cmp	r0, r3
 80011f8:	d016      	beq.n	8001228 <HAL_GPIO_Init+0x138>
 80011fa:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80011fe:	4298      	cmp	r0, r3
 8001200:	d014      	beq.n	800122c <HAL_GPIO_Init+0x13c>
 8001202:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001206:	4298      	cmp	r0, r3
 8001208:	d012      	beq.n	8001230 <HAL_GPIO_Init+0x140>
 800120a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800120e:	4298      	cmp	r0, r3
 8001210:	d010      	beq.n	8001234 <HAL_GPIO_Init+0x144>
 8001212:	4540      	cmp	r0, r8
 8001214:	d010      	beq.n	8001238 <HAL_GPIO_Init+0x148>
 8001216:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800121a:	4298      	cmp	r0, r3
 800121c:	bf14      	ite	ne
 800121e:	2307      	movne	r3, #7
 8001220:	2306      	moveq	r3, #6
 8001222:	e00a      	b.n	800123a <HAL_GPIO_Init+0x14a>
 8001224:	2300      	movs	r3, #0
 8001226:	e008      	b.n	800123a <HAL_GPIO_Init+0x14a>
 8001228:	2301      	movs	r3, #1
 800122a:	e006      	b.n	800123a <HAL_GPIO_Init+0x14a>
 800122c:	2302      	movs	r3, #2
 800122e:	e004      	b.n	800123a <HAL_GPIO_Init+0x14a>
 8001230:	2303      	movs	r3, #3
 8001232:	e002      	b.n	800123a <HAL_GPIO_Init+0x14a>
 8001234:	2304      	movs	r3, #4
 8001236:	e000      	b.n	800123a <HAL_GPIO_Init+0x14a>
 8001238:	2305      	movs	r3, #5
 800123a:	fa03 f30a 	lsl.w	r3, r3, sl
 800123e:	4333      	orrs	r3, r6
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001240:	f8c9 3008 	str.w	r3, [r9, #8]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001244:	683b      	ldr	r3, [r7, #0]
        temp &= ~((uint32_t)iocurrent);
 8001246:	43e6      	mvns	r6, r4
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001248:	f415 3f80 	tst.w	r5, #65536	; 0x10000
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
        temp &= ~((uint32_t)iocurrent);
 800124c:	bf0c      	ite	eq
 800124e:	4033      	andeq	r3, r6
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
        {
          temp |= iocurrent;
 8001250:	4323      	orrne	r3, r4
        }
        EXTI->IMR = temp;
 8001252:	f8ce 3000 	str.w	r3, [lr]

        temp = EXTI->EMR;
 8001256:	f8de 3004 	ldr.w	r3, [lr, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800125a:	f415 3f00 	tst.w	r5, #131072	; 0x20000
          temp |= iocurrent;
        }
        EXTI->IMR = temp;

        temp = EXTI->EMR;
        temp &= ~((uint32_t)iocurrent);
 800125e:	bf0c      	ite	eq
 8001260:	4033      	andeq	r3, r6
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
        {
          temp |= iocurrent;
 8001262:	4323      	orrne	r3, r4
        }
        EXTI->EMR = temp;
 8001264:	607b      	str	r3, [r7, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001266:	68bb      	ldr	r3, [r7, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001268:	f415 1f80 	tst.w	r5, #1048576	; 0x100000
        }
        EXTI->EMR = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
        temp &= ~((uint32_t)iocurrent);
 800126c:	bf0c      	ite	eq
 800126e:	4033      	andeq	r3, r6
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
        {
          temp |= iocurrent;
 8001270:	4323      	orrne	r3, r4
        }
        EXTI->RTSR = temp;
 8001272:	f8ce 3008 	str.w	r3, [lr, #8]

        temp = EXTI->FTSR;
 8001276:	f8de 300c 	ldr.w	r3, [lr, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800127a:	02ad      	lsls	r5, r5, #10
          temp |= iocurrent;
        }
        EXTI->RTSR = temp;

        temp = EXTI->FTSR;
        temp &= ~((uint32_t)iocurrent);
 800127c:	bf54      	ite	pl
 800127e:	4033      	andpl	r3, r6
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
        {
          temp |= iocurrent;
 8001280:	4323      	orrmi	r3, r4
        }
        EXTI->FTSR = temp;
 8001282:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001284:	3201      	adds	r2, #1
 8001286:	2a10      	cmp	r2, #16
 8001288:	f47f af3e 	bne.w	8001108 <HAL_GPIO_Init+0x18>
        }
        EXTI->FTSR = temp;
      }
    }
  }
}
 800128c:	b005      	add	sp, #20
 800128e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001292:	bf00      	nop
 8001294:	40013c00 	.word	0x40013c00
 8001298:	40020000 	.word	0x40020000
 800129c:	40023800 	.word	0x40023800
 80012a0:	40021400 	.word	0x40021400

080012a4 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80012a4:	b902      	cbnz	r2, 80012a8 <HAL_GPIO_WritePin+0x4>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80012a6:	0409      	lsls	r1, r1, #16
 80012a8:	6181      	str	r1, [r0, #24]
 80012aa:	4770      	bx	lr

080012ac <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 80012ac:	6943      	ldr	r3, [r0, #20]
 80012ae:	4059      	eors	r1, r3
 80012b0:	6141      	str	r1, [r0, #20]
 80012b2:	4770      	bx	lr

080012b4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80012b4:	b570      	push	{r4, r5, r6, lr}
  uint32_t freqrange = 0U;
  uint32_t pclk1 = 0U;

  /* Check the I2C handle allocation */
  if(hi2c == NULL)
 80012b6:	4604      	mov	r4, r0
 80012b8:	2800      	cmp	r0, #0
 80012ba:	d063      	beq.n	8001384 <HAL_I2C_Init+0xd0>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if(hi2c->State == HAL_I2C_STATE_RESET)
 80012bc:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80012c0:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80012c4:	b91b      	cbnz	r3, 80012ce <HAL_I2C_Init+0x1a>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80012c6:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80012ca:	f001 ff8d 	bl	80031e8 <HAL_I2C_MspInit>
  }

  hi2c->State = HAL_I2C_STATE_BUSY;

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80012ce:	6822      	ldr	r2, [r4, #0]
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->CR2 = freqrange;

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 80012d0:	4d2d      	ldr	r5, [pc, #180]	; (8001388 <HAL_I2C_Init+0xd4>)
    hi2c->Lock = HAL_UNLOCKED;
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80012d2:	2324      	movs	r3, #36	; 0x24
 80012d4:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80012d8:	6813      	ldr	r3, [r2, #0]
 80012da:	f023 0301 	bic.w	r3, r3, #1
 80012de:	6013      	str	r3, [r2, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80012e0:	f000 fd98 	bl	8001e14 <HAL_RCC_GetPCLK1Freq>
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->CR2 = freqrange;

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 80012e4:	6863      	ldr	r3, [r4, #4]
  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->CR2 = freqrange;
 80012e6:	6822      	ldr	r2, [r4, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80012e8:	4928      	ldr	r1, [pc, #160]	; (800138c <HAL_I2C_Init+0xd8>)
 80012ea:	fbb0 f1f1 	udiv	r1, r0, r1
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->CR2 = freqrange;

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 80012ee:	42ab      	cmp	r3, r5
 80012f0:	462e      	mov	r6, r5
 80012f2:	bf88      	it	hi
 80012f4:	f44f 7596 	movhi.w	r5, #300	; 0x12c
  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->CR2 = freqrange;
 80012f8:	6051      	str	r1, [r2, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 80012fa:	bf82      	ittt	hi
 80012fc:	4369      	mulhi	r1, r5
 80012fe:	f44f 757a 	movhi.w	r5, #1000	; 0x3e8
 8001302:	fbb1 f1f5 	udivhi	r1, r1, r5

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 8001306:	42b3      	cmp	r3, r6
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->CR2 = freqrange;

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8001308:	f101 0101 	add.w	r1, r1, #1
 800130c:	6211      	str	r1, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 800130e:	d808      	bhi.n	8001322 <HAL_I2C_Init+0x6e>
 8001310:	005b      	lsls	r3, r3, #1
 8001312:	fbb0 f0f3 	udiv	r0, r0, r3
 8001316:	f3c0 030b 	ubfx	r3, r0, #0, #12
 800131a:	2b03      	cmp	r3, #3
 800131c:	bf98      	it	ls
 800131e:	2004      	movls	r0, #4
 8001320:	e016      	b.n	8001350 <HAL_I2C_Init+0x9c>
 8001322:	68a1      	ldr	r1, [r4, #8]
 8001324:	b949      	cbnz	r1, 800133a <HAL_I2C_Init+0x86>
 8001326:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800132a:	fbb0 f0f3 	udiv	r0, r0, r3
 800132e:	f3c0 030b 	ubfx	r3, r0, #0, #12
 8001332:	b163      	cbz	r3, 800134e <HAL_I2C_Init+0x9a>
 8001334:	f440 4000 	orr.w	r0, r0, #32768	; 0x8000
 8001338:	e00a      	b.n	8001350 <HAL_I2C_Init+0x9c>
 800133a:	2119      	movs	r1, #25
 800133c:	434b      	muls	r3, r1
 800133e:	fbb0 f0f3 	udiv	r0, r0, r3
 8001342:	f3c0 030b 	ubfx	r3, r0, #0, #12
 8001346:	b113      	cbz	r3, 800134e <HAL_I2C_Init+0x9a>
 8001348:	f440 4040 	orr.w	r0, r0, #49152	; 0xc000
 800134c:	e000      	b.n	8001350 <HAL_I2C_Init+0x9c>
 800134e:	2001      	movs	r0, #1

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001350:	69e1      	ldr	r1, [r4, #28]
 8001352:	6a23      	ldr	r3, [r4, #32]
  /* Configure I2Cx: Rise Time */
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 8001354:	61d0      	str	r0, [r2, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001356:	430b      	orrs	r3, r1
 8001358:	6013      	str	r3, [r2, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  hi2c->Instance->OAR1 = (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1);
 800135a:	6921      	ldr	r1, [r4, #16]
 800135c:	68e3      	ldr	r3, [r4, #12]
 800135e:	430b      	orrs	r3, r1
 8001360:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2);
 8001362:	6961      	ldr	r1, [r4, #20]
 8001364:	69a3      	ldr	r3, [r4, #24]
 8001366:	430b      	orrs	r3, r1
 8001368:	60d3      	str	r3, [r2, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800136a:	6813      	ldr	r3, [r2, #0]
 800136c:	f043 0301 	orr.w	r3, r3, #1
 8001370:	6013      	str	r3, [r2, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001372:	2000      	movs	r0, #0
  hi2c->State = HAL_I2C_STATE_READY;
 8001374:	2320      	movs	r3, #32
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2);

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001376:	6420      	str	r0, [r4, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001378:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800137c:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800137e:	f884 003e 	strb.w	r0, [r4, #62]	; 0x3e

  return HAL_OK;
 8001382:	bd70      	pop	{r4, r5, r6, pc}
  uint32_t pclk1 = 0U;

  /* Check the I2C handle allocation */
  if(hi2c == NULL)
  {
    return HAL_ERROR;
 8001384:	2001      	movs	r0, #1
  hi2c->State = HAL_I2C_STATE_READY;
  hi2c->PreviousState = I2C_STATE_NONE;
  hi2c->Mode = HAL_I2C_MODE_NONE;

  return HAL_OK;
}
 8001386:	bd70      	pop	{r4, r5, r6, pc}
 8001388:	000186a0 	.word	0x000186a0
 800138c:	000f4240 	.word	0x000f4240

08001390 <HAL_I2C_MasterTxCpltCallback>:
 8001390:	4770      	bx	lr

08001392 <HAL_I2C_MasterRxCpltCallback>:
 8001392:	4770      	bx	lr

08001394 <HAL_I2C_SlaveTxCpltCallback>:
 8001394:	4770      	bx	lr

08001396 <HAL_I2C_SlaveRxCpltCallback>:
 8001396:	4770      	bx	lr

08001398 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferOptions_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8001398:	4770      	bx	lr

0800139a <HAL_I2C_ListenCpltCallback>:
 800139a:	4770      	bx	lr

0800139c <HAL_I2C_MemTxCpltCallback>:
 800139c:	4770      	bx	lr

0800139e <HAL_I2C_MemRxCpltCallback>:
 800139e:	4770      	bx	lr

080013a0 <HAL_I2C_EV_IRQHandler>:
  *         the configuration information for I2C module
  * @retval HAL status
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
  uint32_t sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80013a0:	6803      	ldr	r3, [r0, #0]
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80013a2:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80013a4:	699d      	ldr	r5, [r3, #24]
  uint32_t sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80013a6:	6959      	ldr	r1, [r3, #20]
  uint32_t itsources    = READ_REG(hi2c->Instance->CR2);
 80013a8:	685a      	ldr	r2, [r3, #4]

  uint32_t CurrentMode  = hi2c->Mode;
 80013aa:	f890 403e 	ldrb.w	r4, [r0, #62]	; 0x3e
 80013ae:	b2e4      	uxtb	r4, r4

  /* Master or Memory mode selected */
  if((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 80013b0:	2c10      	cmp	r4, #16
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80013b2:	b08b      	sub	sp, #44	; 0x2c
  uint32_t itsources    = READ_REG(hi2c->Instance->CR2);

  uint32_t CurrentMode  = hi2c->Mode;

  /* Master or Memory mode selected */
  if((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 80013b4:	d002      	beq.n	80013bc <HAL_I2C_EV_IRQHandler+0x1c>
 80013b6:	2c40      	cmp	r4, #64	; 0x40
 80013b8:	f040 8239 	bne.w	800182e <HAL_I2C_EV_IRQHandler+0x48e>
  {
    /* SB Set ----------------------------------------------------------------*/
    if(((sr1itflags & I2C_FLAG_SB) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 80013bc:	f011 1f01 	tst.w	r1, #65537	; 0x10001
 80013c0:	d02f      	beq.n	8001422 <HAL_I2C_EV_IRQHandler+0x82>
 80013c2:	0597      	lsls	r7, r2, #22
 80013c4:	d52d      	bpl.n	8001422 <HAL_I2C_EV_IRQHandler+0x82>
  * @retval HAL status
  */

static HAL_StatusTypeDef I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
  if(hi2c->Mode == HAL_I2C_MODE_MEM)
 80013c6:	f890 403e 	ldrb.w	r4, [r0, #62]	; 0x3e
 80013ca:	2c40      	cmp	r4, #64	; 0x40
 80013cc:	d105      	bne.n	80013da <HAL_I2C_EV_IRQHandler+0x3a>
  {
    if(hi2c->EventCount == 0U)
 80013ce:	6d04      	ldr	r4, [r0, #80]	; 0x50
 80013d0:	b90c      	cbnz	r4, 80013d6 <HAL_I2C_EV_IRQHandler+0x36>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80013d2:	6c44      	ldr	r4, [r0, #68]	; 0x44
 80013d4:	e00a      	b.n	80013ec <HAL_I2C_EV_IRQHandler+0x4c>
    }
    else
    {
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80013d6:	6c44      	ldr	r4, [r0, #68]	; 0x44
 80013d8:	e00b      	b.n	80013f2 <HAL_I2C_EV_IRQHandler+0x52>
    }
  }
  else
  {
    if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80013da:	6904      	ldr	r4, [r0, #16]
 80013dc:	f5b4 4f80 	cmp.w	r4, #16384	; 0x4000
 80013e0:	d10a      	bne.n	80013f8 <HAL_I2C_EV_IRQHandler+0x58>
    {
      /* Send slave 7 Bits address */
      if(hi2c->State == HAL_I2C_STATE_BUSY_TX) 
 80013e2:	f890 403d 	ldrb.w	r4, [r0, #61]	; 0x3d
 80013e6:	2c21      	cmp	r4, #33	; 0x21
      {
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80013e8:	6c44      	ldr	r4, [r0, #68]	; 0x44
  else
  {
    if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
    {
      /* Send slave 7 Bits address */
      if(hi2c->State == HAL_I2C_STATE_BUSY_TX) 
 80013ea:	d102      	bne.n	80013f2 <HAL_I2C_EV_IRQHandler+0x52>
      {
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80013ec:	f004 04fe 	and.w	r4, r4, #254	; 0xfe
 80013f0:	e015      	b.n	800141e <HAL_I2C_EV_IRQHandler+0x7e>
      }
      else
      {
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80013f2:	f044 0401 	orr.w	r4, r4, #1
 80013f6:	e01a      	b.n	800142e <HAL_I2C_EV_IRQHandler+0x8e>
      }
    }
    else
    {
      if(hi2c->EventCount == 0U)
 80013f8:	6d04      	ldr	r4, [r0, #80]	; 0x50
 80013fa:	b934      	cbnz	r4, 800140a <HAL_I2C_EV_IRQHandler+0x6a>
      {
        /* Send header of slave address */
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 80013fc:	6c44      	ldr	r4, [r0, #68]	; 0x44
 80013fe:	11e4      	asrs	r4, r4, #7
 8001400:	f004 0406 	and.w	r4, r4, #6
 8001404:	f044 04f0 	orr.w	r4, r4, #240	; 0xf0
 8001408:	e009      	b.n	800141e <HAL_I2C_EV_IRQHandler+0x7e>
      }
      else if(hi2c->EventCount == 1U)
 800140a:	6d04      	ldr	r4, [r0, #80]	; 0x50
 800140c:	2c01      	cmp	r4, #1
 800140e:	f040 80a5 	bne.w	800155c <HAL_I2C_EV_IRQHandler+0x1bc>
      {
        /* Send header of slave address */
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8001412:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8001414:	11e4      	asrs	r4, r4, #7
 8001416:	f004 0406 	and.w	r4, r4, #6
 800141a:	f044 04f1 	orr.w	r4, r4, #241	; 0xf1
 800141e:	611c      	str	r4, [r3, #16]
 8001420:	e09c      	b.n	800155c <HAL_I2C_EV_IRQHandler+0x1bc>
    if(((sr1itflags & I2C_FLAG_SB) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
    {
      I2C_Master_SB(hi2c);
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if(((sr1itflags & I2C_FLAG_ADD10) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 8001422:	4c9c      	ldr	r4, [pc, #624]	; (8001694 <HAL_I2C_EV_IRQHandler+0x2f4>)
 8001424:	400c      	ands	r4, r1
 8001426:	b124      	cbz	r4, 8001432 <HAL_I2C_EV_IRQHandler+0x92>
 8001428:	0596      	lsls	r6, r2, #22
 800142a:	d502      	bpl.n	8001432 <HAL_I2C_EV_IRQHandler+0x92>
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 800142c:	6c44      	ldr	r4, [r0, #68]	; 0x44
 800142e:	b2e4      	uxtb	r4, r4
 8001430:	e7f5      	b.n	800141e <HAL_I2C_EV_IRQHandler+0x7e>
    else if(((sr1itflags & I2C_FLAG_ADD10) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
    {
      I2C_Master_ADD10(hi2c);
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if(((sr1itflags & I2C_FLAG_ADDR) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 8001432:	4c99      	ldr	r4, [pc, #612]	; (8001698 <HAL_I2C_EV_IRQHandler+0x2f8>)
 8001434:	400c      	ands	r4, r1
 8001436:	2c00      	cmp	r4, #0
 8001438:	f000 8090 	beq.w	800155c <HAL_I2C_EV_IRQHandler+0x1bc>
 800143c:	0594      	lsls	r4, r2, #22
 800143e:	f140 808d 	bpl.w	800155c <HAL_I2C_EV_IRQHandler+0x1bc>
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentMode        = hi2c->Mode;
 8001442:	f890 403e 	ldrb.w	r4, [r0, #62]	; 0x3e
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8001446:	6ac6      	ldr	r6, [r0, #44]	; 0x2c
  uint32_t Prev_State         = hi2c->PreviousState;
 8001448:	f8d0 e030 	ldr.w	lr, [r0, #48]	; 0x30
  
  if(hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800144c:	f890 703d 	ldrb.w	r7, [r0, #61]	; 0x3d
 8001450:	2f22      	cmp	r7, #34	; 0x22
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentMode        = hi2c->Mode;
 8001452:	b2e4      	uxtb	r4, r4
  uint32_t CurrentXferOptions = hi2c->XferOptions;
  uint32_t Prev_State         = hi2c->PreviousState;
  
  if(hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8001454:	d17b      	bne.n	800154e <HAL_I2C_EV_IRQHandler+0x1ae>
  {
    if((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8001456:	6d07      	ldr	r7, [r0, #80]	; 0x50
 8001458:	b947      	cbnz	r7, 800146c <HAL_I2C_EV_IRQHandler+0xcc>
 800145a:	2c40      	cmp	r4, #64	; 0x40
 800145c:	d106      	bne.n	800146c <HAL_I2C_EV_IRQHandler+0xcc>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800145e:	9701      	str	r7, [sp, #4]
 8001460:	695c      	ldr	r4, [r3, #20]
 8001462:	9401      	str	r4, [sp, #4]
 8001464:	699c      	ldr	r4, [r3, #24]
 8001466:	9401      	str	r4, [sp, #4]
 8001468:	9c01      	ldr	r4, [sp, #4]
 800146a:	e077      	b.n	800155c <HAL_I2C_EV_IRQHandler+0x1bc>
    }
    else if((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 800146c:	6d04      	ldr	r4, [r0, #80]	; 0x50
 800146e:	b984      	cbnz	r4, 8001492 <HAL_I2C_EV_IRQHandler+0xf2>
 8001470:	6907      	ldr	r7, [r0, #16]
 8001472:	f5b7 4f40 	cmp.w	r7, #49152	; 0xc000
 8001476:	d10c      	bne.n	8001492 <HAL_I2C_EV_IRQHandler+0xf2>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001478:	9402      	str	r4, [sp, #8]
 800147a:	695c      	ldr	r4, [r3, #20]
 800147c:	9402      	str	r4, [sp, #8]
 800147e:	699c      	ldr	r4, [r3, #24]
 8001480:	9402      	str	r4, [sp, #8]
 8001482:	9c02      	ldr	r4, [sp, #8]
      
      /* Generate Restart */
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8001484:	681c      	ldr	r4, [r3, #0]
 8001486:	f444 7480 	orr.w	r4, r4, #256	; 0x100
 800148a:	601c      	str	r4, [r3, #0]
      
      hi2c->EventCount++;
 800148c:	6d04      	ldr	r4, [r0, #80]	; 0x50
 800148e:	3401      	adds	r4, #1
 8001490:	e05b      	b.n	800154a <HAL_I2C_EV_IRQHandler+0x1aa>
    }
    else
    {
      if(hi2c->XferCount == 0U)
 8001492:	8d44      	ldrh	r4, [r0, #42]	; 0x2a
 8001494:	b2a4      	uxth	r4, r4
 8001496:	b934      	cbnz	r4, 80014a6 <HAL_I2C_EV_IRQHandler+0x106>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001498:	9403      	str	r4, [sp, #12]
 800149a:	695c      	ldr	r4, [r3, #20]
 800149c:	9403      	str	r4, [sp, #12]
 800149e:	699c      	ldr	r4, [r3, #24]
 80014a0:	9403      	str	r4, [sp, #12]
 80014a2:	9c03      	ldr	r4, [sp, #12]
 80014a4:	e026      	b.n	80014f4 <HAL_I2C_EV_IRQHandler+0x154>
        
        /* Generate Stop */
        hi2c->Instance->CR1 |= I2C_CR1_STOP;
      }
      else if(hi2c->XferCount == 1U)   
 80014a6:	8d44      	ldrh	r4, [r0, #42]	; 0x2a
 80014a8:	b2a4      	uxth	r4, r4
 80014aa:	2c01      	cmp	r4, #1
 80014ac:	d127      	bne.n	80014fe <HAL_I2C_EV_IRQHandler+0x15e>
      {
        /* Prepare next transfer or stop current transfer */
        if((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 80014ae:	2e04      	cmp	r6, #4
 80014b0:	d015      	beq.n	80014de <HAL_I2C_EV_IRQHandler+0x13e>
 80014b2:	2e08      	cmp	r6, #8
 80014b4:	d013      	beq.n	80014de <HAL_I2C_EV_IRQHandler+0x13e>
          && (Prev_State != I2C_STATE_MASTER_BUSY_RX))
 80014b6:	f1be 0f12 	cmp.w	lr, #18
 80014ba:	d010      	beq.n	80014de <HAL_I2C_EV_IRQHandler+0x13e>
        {
          if(hi2c->XferOptions != I2C_NEXT_FRAME)
 80014bc:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 80014be:	2c02      	cmp	r4, #2
          {
            /* Disable Acknowledge */
            hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 80014c0:	681c      	ldr	r4, [r3, #0]
 80014c2:	bf14      	ite	ne
 80014c4:	f424 6480 	bicne.w	r4, r4, #1024	; 0x400
          }
          else
          {
            /* Enable Acknowledge */
            hi2c->Instance->CR1 |= I2C_CR1_ACK;
 80014c8:	f444 6480 	orreq.w	r4, r4, #1024	; 0x400
 80014cc:	601c      	str	r4, [r3, #0]
          }
          
          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80014ce:	2400      	movs	r4, #0
 80014d0:	9404      	str	r4, [sp, #16]
 80014d2:	695c      	ldr	r4, [r3, #20]
 80014d4:	9404      	str	r4, [sp, #16]
 80014d6:	699c      	ldr	r4, [r3, #24]
 80014d8:	9404      	str	r4, [sp, #16]
 80014da:	9c04      	ldr	r4, [sp, #16]
 80014dc:	e034      	b.n	8001548 <HAL_I2C_EV_IRQHandler+0x1a8>
        }
        else
        {
          /* Disable Acknowledge */
          hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 80014de:	681c      	ldr	r4, [r3, #0]
 80014e0:	f424 6480 	bic.w	r4, r4, #1024	; 0x400
 80014e4:	601c      	str	r4, [r3, #0]
          
          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80014e6:	2400      	movs	r4, #0
 80014e8:	9405      	str	r4, [sp, #20]
 80014ea:	695c      	ldr	r4, [r3, #20]
 80014ec:	9405      	str	r4, [sp, #20]
 80014ee:	699c      	ldr	r4, [r3, #24]
 80014f0:	9405      	str	r4, [sp, #20]
 80014f2:	9c05      	ldr	r4, [sp, #20]
          
          /* Generate Stop */
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
 80014f4:	681c      	ldr	r4, [r3, #0]
 80014f6:	f444 7400 	orr.w	r4, r4, #512	; 0x200
 80014fa:	601c      	str	r4, [r3, #0]
 80014fc:	e024      	b.n	8001548 <HAL_I2C_EV_IRQHandler+0x1a8>
        }
      }
      else if(hi2c->XferCount == 2U)
 80014fe:	8d44      	ldrh	r4, [r0, #42]	; 0x2a
 8001500:	b2a4      	uxth	r4, r4
 8001502:	2c02      	cmp	r4, #2
 8001504:	d115      	bne.n	8001532 <HAL_I2C_EV_IRQHandler+0x192>
      {
        if(hi2c->XferOptions != I2C_NEXT_FRAME)
 8001506:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 8001508:	2c02      	cmp	r4, #2
        {
          /* Disable Acknowledge */
          hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 800150a:	681c      	ldr	r4, [r3, #0]
 800150c:	bf1d      	ittte	ne
 800150e:	f424 6480 	bicne.w	r4, r4, #1024	; 0x400
 8001512:	601c      	strne	r4, [r3, #0]
          
          /* Enable Pos */
          hi2c->Instance->CR1 |= I2C_CR1_POS;
 8001514:	681c      	ldrne	r4, [r3, #0]
        }
        else
        {
          /* Enable Acknowledge */
          hi2c->Instance->CR1 |= I2C_CR1_ACK;
 8001516:	f444 6480 	orreq.w	r4, r4, #1024	; 0x400
        {
          /* Disable Acknowledge */
          hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
          
          /* Enable Pos */
          hi2c->Instance->CR1 |= I2C_CR1_POS;
 800151a:	bf18      	it	ne
 800151c:	f444 6400 	orrne.w	r4, r4, #2048	; 0x800
        }
        else
        {
          /* Enable Acknowledge */
          hi2c->Instance->CR1 |= I2C_CR1_ACK;
 8001520:	601c      	str	r4, [r3, #0]
        }
        
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001522:	2400      	movs	r4, #0
 8001524:	9406      	str	r4, [sp, #24]
 8001526:	695c      	ldr	r4, [r3, #20]
 8001528:	9406      	str	r4, [sp, #24]
 800152a:	699c      	ldr	r4, [r3, #24]
 800152c:	9406      	str	r4, [sp, #24]
 800152e:	9c06      	ldr	r4, [sp, #24]
 8001530:	e00a      	b.n	8001548 <HAL_I2C_EV_IRQHandler+0x1a8>
      }
      else
      {
        /* Enable Acknowledge */
        hi2c->Instance->CR1 |= I2C_CR1_ACK;
 8001532:	681c      	ldr	r4, [r3, #0]
 8001534:	f444 6480 	orr.w	r4, r4, #1024	; 0x400
 8001538:	601c      	str	r4, [r3, #0]
        
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800153a:	2400      	movs	r4, #0
 800153c:	9407      	str	r4, [sp, #28]
 800153e:	695c      	ldr	r4, [r3, #20]
 8001540:	9407      	str	r4, [sp, #28]
 8001542:	699c      	ldr	r4, [r3, #24]
 8001544:	9407      	str	r4, [sp, #28]
 8001546:	9c07      	ldr	r4, [sp, #28]
      }
      
      /* Reset Event counter  */
      hi2c->EventCount = 0;
 8001548:	2400      	movs	r4, #0
 800154a:	6504      	str	r4, [r0, #80]	; 0x50
 800154c:	e006      	b.n	800155c <HAL_I2C_EV_IRQHandler+0x1bc>
    }
  }
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800154e:	2400      	movs	r4, #0
 8001550:	9408      	str	r4, [sp, #32]
 8001552:	695c      	ldr	r4, [r3, #20]
 8001554:	9408      	str	r4, [sp, #32]
 8001556:	699c      	ldr	r4, [r3, #24]
 8001558:	9408      	str	r4, [sp, #32]
 800155a:	9c08      	ldr	r4, [sp, #32]
    {
      I2C_Master_ADDR(hi2c);
    }

    /* I2C in mode Transmitter -----------------------------------------------*/
    if((sr2itflags & I2C_FLAG_TRA) != RESET)
 800155c:	4e4f      	ldr	r6, [pc, #316]	; (800169c <HAL_I2C_EV_IRQHandler+0x2fc>)
 800155e:	4c50      	ldr	r4, [pc, #320]	; (80016a0 <HAL_I2C_EV_IRQHandler+0x300>)
 8001560:	402e      	ands	r6, r5
 8001562:	400c      	ands	r4, r1
 8001564:	2e00      	cmp	r6, #0
 8001566:	f000 80b5 	beq.w	80016d4 <HAL_I2C_EV_IRQHandler+0x334>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if(((sr1itflags & I2C_FLAG_TXE) != RESET) && ((itsources & I2C_IT_BUF) != RESET) && ((sr1itflags & I2C_FLAG_BTF) == RESET))
 800156a:	4d4e      	ldr	r5, [pc, #312]	; (80016a4 <HAL_I2C_EV_IRQHandler+0x304>)
 800156c:	400d      	ands	r5, r1
 800156e:	2d00      	cmp	r5, #0
 8001570:	d064      	beq.n	800163c <HAL_I2C_EV_IRQHandler+0x29c>
 8001572:	0551      	lsls	r1, r2, #21
 8001574:	d562      	bpl.n	800163c <HAL_I2C_EV_IRQHandler+0x29c>
 8001576:	2c00      	cmp	r4, #0
 8001578:	d160      	bne.n	800163c <HAL_I2C_EV_IRQHandler+0x29c>
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentState       = hi2c->State;
 800157a:	f890 203d 	ldrb.w	r2, [r0, #61]	; 0x3d
  uint32_t CurrentMode        = hi2c->Mode;
  uint32_t CurrentXferOptions = hi2c->XferOptions;
  uint32_t tmp;

  if((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 800157e:	8d05      	ldrh	r5, [r0, #40]	; 0x28
  */
static HAL_StatusTypeDef I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentState       = hi2c->State;
  uint32_t CurrentMode        = hi2c->Mode;
 8001580:	f890 103e 	ldrb.w	r1, [r0, #62]	; 0x3e
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8001584:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentState       = hi2c->State;
 8001586:	b2d2      	uxtb	r2, r2
  uint32_t CurrentMode        = hi2c->Mode;
 8001588:	b2c9      	uxtb	r1, r1
  uint32_t CurrentXferOptions = hi2c->XferOptions;
  uint32_t tmp;

  if((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 800158a:	b9d5      	cbnz	r5, 80015c2 <HAL_I2C_EV_IRQHandler+0x222>
 800158c:	2a21      	cmp	r2, #33	; 0x21
 800158e:	d11a      	bne.n	80015c6 <HAL_I2C_EV_IRQHandler+0x226>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8001590:	2c04      	cmp	r4, #4
 8001592:	f000 8089 	beq.w	80016a8 <HAL_I2C_EV_IRQHandler+0x308>
 8001596:	2c08      	cmp	r4, #8
 8001598:	f000 8086 	beq.w	80016a8 <HAL_I2C_EV_IRQHandler+0x308>
 800159c:	f514 3f80 	cmn.w	r4, #65536	; 0x10000
 80015a0:	f000 8082 	beq.w	80016a8 <HAL_I2C_EV_IRQHandler+0x308>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80015a4:	685a      	ldr	r2, [r3, #4]
 80015a6:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80015aa:	605a      	str	r2, [r3, #4]
      
      tmp = (uint32_t)(hi2c->State) & I2C_STATE_MSK;
 80015ac:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
      hi2c->PreviousState = tmp | (uint32_t)(hi2c->Mode);
 80015b0:	f890 203e 	ldrb.w	r2, [r0, #62]	; 0x3e
 80015b4:	f003 0303 	and.w	r3, r3, #3
 80015b8:	4313      	orrs	r3, r2
 80015ba:	6303      	str	r3, [r0, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80015bc:	f880 503e 	strb.w	r5, [r0, #62]	; 0x3e
 80015c0:	e062      	b.n	8001688 <HAL_I2C_EV_IRQHandler+0x2e8>
        hi2c->Mode = HAL_I2C_MODE_NONE;
        HAL_I2C_MasterTxCpltCallback(hi2c);
      }
    }
  }
  else if((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 80015c2:	2a21      	cmp	r2, #33	; 0x21
 80015c4:	d005      	beq.n	80015d2 <HAL_I2C_EV_IRQHandler+0x232>
 80015c6:	2940      	cmp	r1, #64	; 0x40
 80015c8:	f040 8207 	bne.w	80019da <HAL_I2C_EV_IRQHandler+0x63a>
    ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 80015cc:	2a22      	cmp	r2, #34	; 0x22
 80015ce:	f040 8204 	bne.w	80019da <HAL_I2C_EV_IRQHandler+0x63a>
  {
    if(hi2c->XferCount == 0U)
 80015d2:	8d42      	ldrh	r2, [r0, #42]	; 0x2a
 80015d4:	b292      	uxth	r2, r2
 80015d6:	2a00      	cmp	r2, #0
 80015d8:	f000 809f 	beq.w	800171a <HAL_I2C_EV_IRQHandler+0x37a>
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
    else
    {
      if(hi2c->Mode == HAL_I2C_MODE_MEM)
 80015dc:	f890 203e 	ldrb.w	r2, [r0, #62]	; 0x3e
 80015e0:	2a40      	cmp	r2, #64	; 0x40
 80015e2:	f040 81a9 	bne.w	8001938 <HAL_I2C_EV_IRQHandler+0x598>
      {
        if(hi2c->EventCount == 0)
 80015e6:	6d02      	ldr	r2, [r0, #80]	; 0x50
 80015e8:	b97a      	cbnz	r2, 800160a <HAL_I2C_EV_IRQHandler+0x26a>
        {
          /* If Memory address size is 8Bit */
          if(hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 80015ea:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
 80015ec:	2a01      	cmp	r2, #1
          {
            /* Send Memory Address */
            hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 80015ee:	6c82      	ldr	r2, [r0, #72]	; 0x48
      if(hi2c->Mode == HAL_I2C_MODE_MEM)
      {
        if(hi2c->EventCount == 0)
        {
          /* If Memory address size is 8Bit */
          if(hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 80015f0:	d104      	bne.n	80015fc <HAL_I2C_EV_IRQHandler+0x25c>
          {
            /* Send Memory Address */
            hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 80015f2:	b2d2      	uxtb	r2, r2
 80015f4:	611a      	str	r2, [r3, #16]
            
            hi2c->EventCount += 2;
 80015f6:	6d03      	ldr	r3, [r0, #80]	; 0x50
 80015f8:	3302      	adds	r3, #2
 80015fa:	e004      	b.n	8001606 <HAL_I2C_EV_IRQHandler+0x266>
          }
          /* If Memory address size is 16Bit */
          else
          {
            /* Send MSB of Memory Address */
            hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 80015fc:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8001600:	611a      	str	r2, [r3, #16]
            
            hi2c->EventCount++;
 8001602:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8001604:	3301      	adds	r3, #1
 8001606:	6503      	str	r3, [r0, #80]	; 0x50
 8001608:	e1e7      	b.n	80019da <HAL_I2C_EV_IRQHandler+0x63a>
          }
        }
        else if(hi2c->EventCount == 1)
 800160a:	6d02      	ldr	r2, [r0, #80]	; 0x50
 800160c:	2a01      	cmp	r2, #1
 800160e:	d102      	bne.n	8001616 <HAL_I2C_EV_IRQHandler+0x276>
        {
          /* Send LSB of Memory Address */
          hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8001610:	6c82      	ldr	r2, [r0, #72]	; 0x48
 8001612:	b2d2      	uxtb	r2, r2
 8001614:	e7f4      	b.n	8001600 <HAL_I2C_EV_IRQHandler+0x260>
          
          hi2c->EventCount++;
        }
        else if(hi2c->EventCount == 2)
 8001616:	6d02      	ldr	r2, [r0, #80]	; 0x50
 8001618:	2a02      	cmp	r2, #2
 800161a:	f040 81de 	bne.w	80019da <HAL_I2C_EV_IRQHandler+0x63a>
        {
          if(hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800161e:	f890 203d 	ldrb.w	r2, [r0, #61]	; 0x3d
 8001622:	2a22      	cmp	r2, #34	; 0x22
 8001624:	d104      	bne.n	8001630 <HAL_I2C_EV_IRQHandler+0x290>
          {
            /* Generate Restart */
            hi2c->Instance->CR1 |= I2C_CR1_START;
 8001626:	681a      	ldr	r2, [r3, #0]
 8001628:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800162c:	601a      	str	r2, [r3, #0]
 800162e:	e1d4      	b.n	80019da <HAL_I2C_EV_IRQHandler+0x63a>
          }
          else if(hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8001630:	f890 203d 	ldrb.w	r2, [r0, #61]	; 0x3d
 8001634:	2a21      	cmp	r2, #33	; 0x21
 8001636:	f040 81d0 	bne.w	80019da <HAL_I2C_EV_IRQHandler+0x63a>
 800163a:	e17d      	b.n	8001938 <HAL_I2C_EV_IRQHandler+0x598>
      if(((sr1itflags & I2C_FLAG_TXE) != RESET) && ((itsources & I2C_IT_BUF) != RESET) && ((sr1itflags & I2C_FLAG_BTF) == RESET))
      {
        I2C_MasterTransmit_TXE(hi2c);
      }
      /* BTF set -------------------------------------------------------------*/
      else if(((sr1itflags & I2C_FLAG_BTF) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 800163c:	2c00      	cmp	r4, #0
 800163e:	f000 81cc 	beq.w	80019da <HAL_I2C_EV_IRQHandler+0x63a>
 8001642:	0597      	lsls	r7, r2, #22
 8001644:	f140 81c9 	bpl.w	80019da <HAL_I2C_EV_IRQHandler+0x63a>
  */
static HAL_StatusTypeDef I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t tmp;
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8001648:	6ac1      	ldr	r1, [r0, #44]	; 0x2c

  if(hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800164a:	f890 203d 	ldrb.w	r2, [r0, #61]	; 0x3d
 800164e:	2a21      	cmp	r2, #33	; 0x21
 8001650:	f040 81c3 	bne.w	80019da <HAL_I2C_EV_IRQHandler+0x63a>
  {    
    if(hi2c->XferCount != 0U)
 8001654:	8d42      	ldrh	r2, [r0, #42]	; 0x2a
 8001656:	b292      	uxth	r2, r2
 8001658:	2a00      	cmp	r2, #0
 800165a:	f040 816d 	bne.w	8001938 <HAL_I2C_EV_IRQHandler+0x598>
      hi2c->XferCount--;
    }
    else
    {
      /* Call TxCpltCallback() directly if no stop mode is set */
      if((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800165e:	2904      	cmp	r1, #4
 8001660:	d022      	beq.n	80016a8 <HAL_I2C_EV_IRQHandler+0x308>
 8001662:	2908      	cmp	r1, #8
 8001664:	d020      	beq.n	80016a8 <HAL_I2C_EV_IRQHandler+0x308>
 8001666:	f511 3f80 	cmn.w	r1, #65536	; 0x10000
 800166a:	d01d      	beq.n	80016a8 <HAL_I2C_EV_IRQHandler+0x308>
      {
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800166c:	6859      	ldr	r1, [r3, #4]
 800166e:	f421 61e0 	bic.w	r1, r1, #1792	; 0x700
 8001672:	6059      	str	r1, [r3, #4]
        
        tmp = (uint32_t)(hi2c->State) & I2C_STATE_MSK;
 8001674:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
        hi2c->PreviousState = tmp | (uint32_t)(hi2c->Mode);
 8001678:	f890 103e 	ldrb.w	r1, [r0, #62]	; 0x3e
 800167c:	f003 0303 	and.w	r3, r3, #3
 8001680:	430b      	orrs	r3, r1
 8001682:	6303      	str	r3, [r0, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001684:	f880 203e 	strb.w	r2, [r0, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8001688:	2320      	movs	r3, #32
 800168a:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
        
        HAL_I2C_MasterTxCpltCallback(hi2c);
 800168e:	f7ff fe7f 	bl	8001390 <HAL_I2C_MasterTxCpltCallback>
 8001692:	e1a2      	b.n	80019da <HAL_I2C_EV_IRQHandler+0x63a>
 8001694:	00010008 	.word	0x00010008
 8001698:	00010002 	.word	0x00010002
 800169c:	00100004 	.word	0x00100004
 80016a0:	00010004 	.word	0x00010004
 80016a4:	00010080 	.word	0x00010080
      }
      else /* Generate Stop condition then Call TxCpltCallback() */
      {
        /* Disable EVT, BUF and ERR interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80016a8:	685a      	ldr	r2, [r3, #4]
 80016aa:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80016ae:	605a      	str	r2, [r3, #4]
        
        /* Generate Stop */
        hi2c->Instance->CR1 |= I2C_CR1_STOP;
 80016b0:	681a      	ldr	r2, [r3, #0]
 80016b2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80016b6:	601a      	str	r2, [r3, #0]
        
        hi2c->PreviousState = I2C_STATE_NONE;
 80016b8:	2300      	movs	r3, #0
        hi2c->State = HAL_I2C_STATE_READY;
 80016ba:	2220      	movs	r2, #32
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
        
        /* Generate Stop */
        hi2c->Instance->CR1 |= I2C_CR1_STOP;
        
        hi2c->PreviousState = I2C_STATE_NONE;
 80016bc:	6303      	str	r3, [r0, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 80016be:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
        
        if(hi2c->Mode == HAL_I2C_MODE_MEM)
 80016c2:	f890 203e 	ldrb.w	r2, [r0, #62]	; 0x3e
        {
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80016c6:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
        hi2c->Instance->CR1 |= I2C_CR1_STOP;
        
        hi2c->PreviousState = I2C_STATE_NONE;
        hi2c->State = HAL_I2C_STATE_READY;
        
        if(hi2c->Mode == HAL_I2C_MODE_MEM)
 80016ca:	2a40      	cmp	r2, #64	; 0x40
 80016cc:	d1df      	bne.n	800168e <HAL_I2C_EV_IRQHandler+0x2ee>
        {
          hi2c->Mode = HAL_I2C_MODE_NONE;
          
          HAL_I2C_MemTxCpltCallback(hi2c);
 80016ce:	f7ff fe65 	bl	800139c <HAL_I2C_MemTxCpltCallback>
 80016d2:	e182      	b.n	80019da <HAL_I2C_EV_IRQHandler+0x63a>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset -----------------------------------------------*/
      if(((sr1itflags & I2C_FLAG_RXNE) != RESET) && ((itsources & I2C_IT_BUF) != RESET) && ((sr1itflags & I2C_FLAG_BTF) == RESET))
 80016d4:	4d9b      	ldr	r5, [pc, #620]	; (8001944 <HAL_I2C_EV_IRQHandler+0x5a4>)
 80016d6:	400d      	ands	r5, r1
 80016d8:	2d00      	cmp	r5, #0
 80016da:	d041      	beq.n	8001760 <HAL_I2C_EV_IRQHandler+0x3c0>
 80016dc:	0556      	lsls	r6, r2, #21
 80016de:	d53f      	bpl.n	8001760 <HAL_I2C_EV_IRQHandler+0x3c0>
 80016e0:	2c00      	cmp	r4, #0
 80016e2:	d13d      	bne.n	8001760 <HAL_I2C_EV_IRQHandler+0x3c0>
  *         the configuration information for I2C module
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
  if(hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80016e4:	f890 203d 	ldrb.w	r2, [r0, #61]	; 0x3d
 80016e8:	2a22      	cmp	r2, #34	; 0x22
 80016ea:	f040 8176 	bne.w	80019da <HAL_I2C_EV_IRQHandler+0x63a>
  {
    uint32_t tmp = 0U;
    
    tmp = hi2c->XferCount;
 80016ee:	8d42      	ldrh	r2, [r0, #42]	; 0x2a
 80016f0:	b292      	uxth	r2, r2
    if(tmp > 3U)
 80016f2:	2a03      	cmp	r2, #3
 80016f4:	f200 8168 	bhi.w	80019c8 <HAL_I2C_EV_IRQHandler+0x628>
    {
      /* Read data from DR */
      (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
      hi2c->XferCount--;
    }
    else if((tmp == 2U) || (tmp == 3U))
 80016f8:	3a02      	subs	r2, #2
 80016fa:	2a01      	cmp	r2, #1
    {
      if(hi2c->XferOptions != I2C_NEXT_FRAME)
 80016fc:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
    {
      /* Read data from DR */
      (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
      hi2c->XferCount--;
    }
    else if((tmp == 2U) || (tmp == 3U))
 80016fe:	d811      	bhi.n	8001724 <HAL_I2C_EV_IRQHandler+0x384>
    {
      if(hi2c->XferOptions != I2C_NEXT_FRAME)
 8001700:	2a02      	cmp	r2, #2
      {
        /* Disable Acknowledge */
        hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8001702:	681a      	ldr	r2, [r3, #0]
 8001704:	bf1d      	ittte	ne
 8001706:	f422 6280 	bicne.w	r2, r2, #1024	; 0x400
 800170a:	601a      	strne	r2, [r3, #0]
        
        /* Enable Pos */
        hi2c->Instance->CR1 |= I2C_CR1_POS;
 800170c:	681a      	ldrne	r2, [r3, #0]
      }
      else
      {
        /* Enable Acknowledge */
        hi2c->Instance->CR1 |= I2C_CR1_ACK;
 800170e:	f442 6280 	orreq.w	r2, r2, #1024	; 0x400
      {
        /* Disable Acknowledge */
        hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
        
        /* Enable Pos */
        hi2c->Instance->CR1 |= I2C_CR1_POS;
 8001712:	bf18      	it	ne
 8001714:	f442 6200 	orrne.w	r2, r2, #2048	; 0x800
      }
      else
      {
        /* Enable Acknowledge */
        hi2c->Instance->CR1 |= I2C_CR1_ACK;
 8001718:	601a      	str	r2, [r3, #0]
      }
      
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800171a:	685a      	ldr	r2, [r3, #4]
 800171c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001720:	605a      	str	r2, [r3, #4]
 8001722:	e15a      	b.n	80019da <HAL_I2C_EV_IRQHandler+0x63a>
    }
    else
    {
      if(hi2c->XferOptions != I2C_NEXT_FRAME)
 8001724:	2a02      	cmp	r2, #2
      {
        /* Disable Acknowledge */
        hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8001726:	681a      	ldr	r2, [r3, #0]
 8001728:	bf14      	ite	ne
 800172a:	f422 6280 	bicne.w	r2, r2, #1024	; 0x400
      }
      else
      {
        /* Enable Acknowledge */
        hi2c->Instance->CR1 |= I2C_CR1_ACK;
 800172e:	f442 6280 	orreq.w	r2, r2, #1024	; 0x400
 8001732:	601a      	str	r2, [r3, #0]
      }

      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8001734:	685a      	ldr	r2, [r3, #4]
 8001736:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800173a:	605a      	str	r2, [r3, #4]
      
      /* Read data from DR */
      (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 800173c:	6a42      	ldr	r2, [r0, #36]	; 0x24
 800173e:	691b      	ldr	r3, [r3, #16]
 8001740:	1c51      	adds	r1, r2, #1
 8001742:	6241      	str	r1, [r0, #36]	; 0x24
 8001744:	7013      	strb	r3, [r2, #0]
      hi2c->XferCount--;
 8001746:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8001748:	3b01      	subs	r3, #1
 800174a:	b29b      	uxth	r3, r3
 800174c:	8543      	strh	r3, [r0, #42]	; 0x2a

      tmp = (uint32_t)(hi2c->State) & I2C_STATE_MSK;
 800174e:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
      hi2c->PreviousState = tmp | (uint32_t)(hi2c->Mode);
 8001752:	f890 203e 	ldrb.w	r2, [r0, #62]	; 0x3e
 8001756:	f003 0303 	and.w	r3, r3, #3
 800175a:	4313      	orrs	r3, r2
 800175c:	6303      	str	r3, [r0, #48]	; 0x30
 800175e:	e050      	b.n	8001802 <HAL_I2C_EV_IRQHandler+0x462>
      if(((sr1itflags & I2C_FLAG_RXNE) != RESET) && ((itsources & I2C_IT_BUF) != RESET) && ((sr1itflags & I2C_FLAG_BTF) == RESET))
      {
        I2C_MasterReceive_RXNE(hi2c);
      }
      /* BTF set -------------------------------------------------------------*/
      else if(((sr1itflags & I2C_FLAG_BTF) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 8001760:	2c00      	cmp	r4, #0
 8001762:	f000 813a 	beq.w	80019da <HAL_I2C_EV_IRQHandler+0x63a>
 8001766:	0595      	lsls	r5, r2, #22
 8001768:	f140 8137 	bpl.w	80019da <HAL_I2C_EV_IRQHandler+0x63a>
  */
static HAL_StatusTypeDef I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t tmp;
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800176c:	6ac2      	ldr	r2, [r0, #44]	; 0x2c

  if(hi2c->XferCount == 3U)
 800176e:	8d41      	ldrh	r1, [r0, #42]	; 0x2a
 8001770:	b289      	uxth	r1, r1
 8001772:	2903      	cmp	r1, #3
 8001774:	6a41      	ldr	r1, [r0, #36]	; 0x24
 8001776:	d10b      	bne.n	8001790 <HAL_I2C_EV_IRQHandler+0x3f0>
  {
    if((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8001778:	2a04      	cmp	r2, #4
 800177a:	d004      	beq.n	8001786 <HAL_I2C_EV_IRQHandler+0x3e6>
 800177c:	2a08      	cmp	r2, #8
 800177e:	d002      	beq.n	8001786 <HAL_I2C_EV_IRQHandler+0x3e6>
 8001780:	f512 3f80 	cmn.w	r2, #65536	; 0x10000
 8001784:	d14e      	bne.n	8001824 <HAL_I2C_EV_IRQHandler+0x484>
    {
      /* Disable Acknowledge */
      hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8001786:	681a      	ldr	r2, [r3, #0]
 8001788:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800178c:	601a      	str	r2, [r3, #0]
 800178e:	e049      	b.n	8001824 <HAL_I2C_EV_IRQHandler+0x484>

    /* Read data from DR */
    (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
    hi2c->XferCount--;
  }
  else if(hi2c->XferCount == 2U)
 8001790:	8d44      	ldrh	r4, [r0, #42]	; 0x2a
 8001792:	b2a4      	uxth	r4, r4
 8001794:	2c02      	cmp	r4, #2
 8001796:	d145      	bne.n	8001824 <HAL_I2C_EV_IRQHandler+0x484>
  {
    /* Prepare next transfer or stop current transfer */
    if((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8001798:	2a04      	cmp	r2, #4
 800179a:	d015      	beq.n	80017c8 <HAL_I2C_EV_IRQHandler+0x428>
 800179c:	2a08      	cmp	r2, #8
 800179e:	d013      	beq.n	80017c8 <HAL_I2C_EV_IRQHandler+0x428>
 80017a0:	f512 3f80 	cmn.w	r2, #65536	; 0x10000
 80017a4:	d010      	beq.n	80017c8 <HAL_I2C_EV_IRQHandler+0x428>
    {
      if(CurrentXferOptions != I2C_NEXT_FRAME)
 80017a6:	2a02      	cmp	r2, #2
      {
        /* Disable Acknowledge */
        hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 80017a8:	681a      	ldr	r2, [r3, #0]
 80017aa:	bf14      	ite	ne
 80017ac:	f422 6280 	bicne.w	r2, r2, #1024	; 0x400
      }
      else
      {
        /* Enable Acknowledge */
        hi2c->Instance->CR1 |= I2C_CR1_ACK;
 80017b0:	f442 6280 	orreq.w	r2, r2, #1024	; 0x400
 80017b4:	601a      	str	r2, [r3, #0]
      }
      tmp = (uint32_t)(hi2c->State) & I2C_STATE_MSK;
 80017b6:	f890 203d 	ldrb.w	r2, [r0, #61]	; 0x3d
      hi2c->PreviousState = tmp | (uint32_t)(hi2c->Mode);
 80017ba:	f890 403e 	ldrb.w	r4, [r0, #62]	; 0x3e
 80017be:	f002 0203 	and.w	r2, r2, #3
 80017c2:	4322      	orrs	r2, r4
 80017c4:	6302      	str	r2, [r0, #48]	; 0x30
 80017c6:	e005      	b.n	80017d4 <HAL_I2C_EV_IRQHandler+0x434>
    }
    else
    {
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80017c8:	2212      	movs	r2, #18
 80017ca:	6302      	str	r2, [r0, #48]	; 0x30

      /* Generate Stop */
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 80017cc:	681a      	ldr	r2, [r3, #0]
 80017ce:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80017d2:	601a      	str	r2, [r3, #0]
    }

    /* Read data from DR */
    (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 80017d4:	691b      	ldr	r3, [r3, #16]
 80017d6:	1c4a      	adds	r2, r1, #1
 80017d8:	6242      	str	r2, [r0, #36]	; 0x24
 80017da:	700b      	strb	r3, [r1, #0]
    hi2c->XferCount--;
 80017dc:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 80017de:	3b01      	subs	r3, #1
 80017e0:	b29b      	uxth	r3, r3
 80017e2:	8543      	strh	r3, [r0, #42]	; 0x2a

    /* Read data from DR */
    (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 80017e4:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80017e6:	1c5a      	adds	r2, r3, #1
 80017e8:	6242      	str	r2, [r0, #36]	; 0x24
 80017ea:	6802      	ldr	r2, [r0, #0]
 80017ec:	6912      	ldr	r2, [r2, #16]
 80017ee:	701a      	strb	r2, [r3, #0]
    hi2c->XferCount--;
 80017f0:	8d43      	ldrh	r3, [r0, #42]	; 0x2a

    /* Disable EVT and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80017f2:	6802      	ldr	r2, [r0, #0]
    (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
    hi2c->XferCount--;

    /* Read data from DR */
    (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
    hi2c->XferCount--;
 80017f4:	3b01      	subs	r3, #1
 80017f6:	b29b      	uxth	r3, r3
 80017f8:	8543      	strh	r3, [r0, #42]	; 0x2a

    /* Disable EVT and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80017fa:	6853      	ldr	r3, [r2, #4]
 80017fc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001800:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001802:	2320      	movs	r3, #32
 8001804:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
    
    if(hi2c->Mode == HAL_I2C_MODE_MEM)
 8001808:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
 800180c:	2b40      	cmp	r3, #64	; 0x40
 800180e:	f04f 0300 	mov.w	r3, #0
    {
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8001812:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
    /* Disable EVT and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);

    hi2c->State = HAL_I2C_STATE_READY;
    
    if(hi2c->Mode == HAL_I2C_MODE_MEM)
 8001816:	d102      	bne.n	800181e <HAL_I2C_EV_IRQHandler+0x47e>
    {
      hi2c->Mode = HAL_I2C_MODE_NONE;

      HAL_I2C_MemRxCpltCallback(hi2c);
 8001818:	f7ff fdc1 	bl	800139e <HAL_I2C_MemRxCpltCallback>
 800181c:	e0dd      	b.n	80019da <HAL_I2C_EV_IRQHandler+0x63a>
    }
    else
    {
      hi2c->Mode = HAL_I2C_MODE_NONE;

      HAL_I2C_MasterRxCpltCallback(hi2c);
 800181e:	f7ff fdb8 	bl	8001392 <HAL_I2C_MasterRxCpltCallback>
 8001822:	e0da      	b.n	80019da <HAL_I2C_EV_IRQHandler+0x63a>
    }
  }
  else
  {
    /* Read data from DR */
    (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8001824:	1c4a      	adds	r2, r1, #1
 8001826:	691b      	ldr	r3, [r3, #16]
 8001828:	6242      	str	r2, [r0, #36]	; 0x24
 800182a:	700b      	strb	r3, [r1, #0]
 800182c:	e0d1      	b.n	80019d2 <HAL_I2C_EV_IRQHandler+0x632>
  }
  /* Slave mode selected */
  else
  {
    /* ADDR set --------------------------------------------------------------*/
    if(((sr1itflags & I2C_FLAG_ADDR) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 800182e:	4c46      	ldr	r4, [pc, #280]	; (8001948 <HAL_I2C_EV_IRQHandler+0x5a8>)
 8001830:	400c      	ands	r4, r1
 8001832:	b174      	cbz	r4, 8001852 <HAL_I2C_EV_IRQHandler+0x4b2>
 8001834:	0594      	lsls	r4, r2, #22
 8001836:	d50c      	bpl.n	8001852 <HAL_I2C_EV_IRQHandler+0x4b2>
{
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
  uint16_t SlaveAddrCode = 0U;

  /* Transfer Direction requested by Master */
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TRA) == RESET)
 8001838:	6999      	ldr	r1, [r3, #24]
  {
    TransferDirection = I2C_DIRECTION_TRANSMIT;
  }
  
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_DUALF) == RESET)
 800183a:	699b      	ldr	r3, [r3, #24]
  *         the configuration information for I2C module
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c)
{
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 800183c:	f081 0104 	eor.w	r1, r1, #4
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TRA) == RESET)
  {
    TransferDirection = I2C_DIRECTION_TRANSMIT;
  }
  
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_DUALF) == RESET)
 8001840:	061f      	lsls	r7, r3, #24
  *         the configuration information for I2C module
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c)
{
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8001842:	f3c1 0180 	ubfx	r1, r1, #2, #1
    TransferDirection = I2C_DIRECTION_TRANSMIT;
  }
  
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_DUALF) == RESET)
  {
    SlaveAddrCode = hi2c->Init.OwnAddress1;
 8001846:	bf54      	ite	pl
 8001848:	8982      	ldrhpl	r2, [r0, #12]
  }
  else
  {
    SlaveAddrCode = hi2c->Init.OwnAddress2;
 800184a:	8b02      	ldrhmi	r2, [r0, #24]
  }

  /* Call Slave Addr callback */
  HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 800184c:	f7ff fda4 	bl	8001398 <HAL_I2C_AddrCallback>
 8001850:	e0c3      	b.n	80019da <HAL_I2C_EV_IRQHandler+0x63a>
    if(((sr1itflags & I2C_FLAG_ADDR) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
    {
      I2C_Slave_ADDR(hi2c);
    }
    /* STOPF set --------------------------------------------------------------*/
    else if(((sr1itflags & I2C_FLAG_STOPF) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 8001852:	4c3e      	ldr	r4, [pc, #248]	; (800194c <HAL_I2C_EV_IRQHandler+0x5ac>)
 8001854:	400c      	ands	r4, r1
 8001856:	2c00      	cmp	r4, #0
 8001858:	d032      	beq.n	80018c0 <HAL_I2C_EV_IRQHandler+0x520>
 800185a:	0596      	lsls	r6, r2, #22
 800185c:	d530      	bpl.n	80018c0 <HAL_I2C_EV_IRQHandler+0x520>
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentState = hi2c->State;
 800185e:	f890 203d 	ldrb.w	r2, [r0, #61]	; 0x3d
  
  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8001862:	6859      	ldr	r1, [r3, #4]
 8001864:	f421 61e0 	bic.w	r1, r1, #1792	; 0x700
 8001868:	6059      	str	r1, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 800186a:	2100      	movs	r1, #0
 800186c:	9109      	str	r1, [sp, #36]	; 0x24
 800186e:	695c      	ldr	r4, [r3, #20]
 8001870:	9409      	str	r4, [sp, #36]	; 0x24
 8001872:	681c      	ldr	r4, [r3, #0]
 8001874:	f044 0401 	orr.w	r4, r4, #1
 8001878:	601c      	str	r4, [r3, #0]
 800187a:	9c09      	ldr	r4, [sp, #36]	; 0x24

  /* Disable Acknowledge */
  hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 800187c:	681c      	ldr	r4, [r3, #0]
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentState = hi2c->State;
 800187e:	b2d2      	uxtb	r2, r2

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);

  /* Disable Acknowledge */
  hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8001880:	f424 6480 	bic.w	r4, r4, #1024	; 0x400
 8001884:	601c      	str	r4, [r3, #0]

 if((CurrentState == HAL_I2C_STATE_LISTEN ) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN) || \
 8001886:	f1a2 0328 	sub.w	r3, r2, #40	; 0x28
 800188a:	2b02      	cmp	r3, #2
 800188c:	d80a      	bhi.n	80018a4 <HAL_I2C_EV_IRQHandler+0x504>
    (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800188e:	4b30      	ldr	r3, [pc, #192]	; (8001950 <HAL_I2C_EV_IRQHandler+0x5b0>)
 8001890:	62c3      	str	r3, [r0, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
    hi2c->State = HAL_I2C_STATE_READY;
 8001892:	2320      	movs	r3, #32

 if((CurrentState == HAL_I2C_STATE_LISTEN ) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN) || \
    (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
    hi2c->PreviousState = I2C_STATE_NONE;
 8001894:	6301      	str	r1, [r0, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_READY;
 8001896:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800189a:	f880 103e 	strb.w	r1, [r0, #62]	; 0x3e
    
    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    HAL_I2C_ListenCpltCallback(hi2c);
 800189e:	f7ff fd7c 	bl	800139a <HAL_I2C_ListenCpltCallback>
 80018a2:	e09a      	b.n	80019da <HAL_I2C_EV_IRQHandler+0x63a>
  }
  else
  {
    if((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 80018a4:	6b03      	ldr	r3, [r0, #48]	; 0x30
 80018a6:	2b22      	cmp	r3, #34	; 0x22
 80018a8:	d002      	beq.n	80018b0 <HAL_I2C_EV_IRQHandler+0x510>
 80018aa:	2a22      	cmp	r2, #34	; 0x22
 80018ac:	f040 8095 	bne.w	80019da <HAL_I2C_EV_IRQHandler+0x63a>
    {
      hi2c->PreviousState = I2C_STATE_NONE;
 80018b0:	2300      	movs	r3, #0
      hi2c->State = HAL_I2C_STATE_READY;
 80018b2:	2220      	movs	r2, #32
  }
  else
  {
    if((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
    {
      hi2c->PreviousState = I2C_STATE_NONE;
 80018b4:	6303      	str	r3, [r0, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80018b6:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80018ba:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
 80018be:	e07a      	b.n	80019b6 <HAL_I2C_EV_IRQHandler+0x616>
    else if(((sr1itflags & I2C_FLAG_STOPF) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
    {
      I2C_Slave_STOPF(hi2c);
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if((sr2itflags & I2C_FLAG_TRA) != RESET)
 80018c0:	4e24      	ldr	r6, [pc, #144]	; (8001954 <HAL_I2C_EV_IRQHandler+0x5b4>)
 80018c2:	4c25      	ldr	r4, [pc, #148]	; (8001958 <HAL_I2C_EV_IRQHandler+0x5b8>)
 80018c4:	402e      	ands	r6, r5
 80018c6:	400c      	ands	r4, r1
 80018c8:	2e00      	cmp	r6, #0
 80018ca:	d049      	beq.n	8001960 <HAL_I2C_EV_IRQHandler+0x5c0>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if(((sr1itflags & I2C_FLAG_TXE) != RESET) && ((itsources & I2C_IT_BUF) != RESET) && ((sr1itflags & I2C_FLAG_BTF) == RESET))
 80018cc:	4d23      	ldr	r5, [pc, #140]	; (800195c <HAL_I2C_EV_IRQHandler+0x5bc>)
 80018ce:	400d      	ands	r5, r1
 80018d0:	b355      	cbz	r5, 8001928 <HAL_I2C_EV_IRQHandler+0x588>
 80018d2:	0555      	lsls	r5, r2, #21
 80018d4:	d528      	bpl.n	8001928 <HAL_I2C_EV_IRQHandler+0x588>
 80018d6:	bb3c      	cbnz	r4, 8001928 <HAL_I2C_EV_IRQHandler+0x588>
  */
static HAL_StatusTypeDef I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t tmp;
  uint32_t CurrentState = hi2c->State;
 80018d8:	f890 103d 	ldrb.w	r1, [r0, #61]	; 0x3d

  if(hi2c->XferCount != 0U)
 80018dc:	8d42      	ldrh	r2, [r0, #42]	; 0x2a
 80018de:	b292      	uxth	r2, r2
  */
static HAL_StatusTypeDef I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t tmp;
  uint32_t CurrentState = hi2c->State;
 80018e0:	b2c9      	uxtb	r1, r1

  if(hi2c->XferCount != 0U)
 80018e2:	2a00      	cmp	r2, #0
 80018e4:	d079      	beq.n	80019da <HAL_I2C_EV_IRQHandler+0x63a>
  {
    /* Write data to DR */
    hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 80018e6:	6a42      	ldr	r2, [r0, #36]	; 0x24
 80018e8:	1c54      	adds	r4, r2, #1
 80018ea:	6244      	str	r4, [r0, #36]	; 0x24
 80018ec:	7812      	ldrb	r2, [r2, #0]
 80018ee:	611a      	str	r2, [r3, #16]
    hi2c->XferCount--;
 80018f0:	8d42      	ldrh	r2, [r0, #42]	; 0x2a
 80018f2:	3a01      	subs	r2, #1
 80018f4:	b292      	uxth	r2, r2
 80018f6:	8542      	strh	r2, [r0, #42]	; 0x2a

    if((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80018f8:	8d42      	ldrh	r2, [r0, #42]	; 0x2a
 80018fa:	b292      	uxth	r2, r2
 80018fc:	2a00      	cmp	r2, #0
 80018fe:	d16c      	bne.n	80019da <HAL_I2C_EV_IRQHandler+0x63a>
 8001900:	2929      	cmp	r1, #41	; 0x29
 8001902:	d16a      	bne.n	80019da <HAL_I2C_EV_IRQHandler+0x63a>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8001904:	685a      	ldr	r2, [r3, #4]
 8001906:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800190a:	605a      	str	r2, [r3, #4]
      
      /* Set state at HAL_I2C_STATE_LISTEN */
      tmp = (uint32_t)(hi2c->State) & I2C_STATE_MSK;
 800190c:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
      hi2c->PreviousState = tmp | (uint32_t)(hi2c->Mode);
 8001910:	f890 203e 	ldrb.w	r2, [r0, #62]	; 0x3e
 8001914:	f003 0303 	and.w	r3, r3, #3
 8001918:	4313      	orrs	r3, r2
 800191a:	6303      	str	r3, [r0, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800191c:	2328      	movs	r3, #40	; 0x28
 800191e:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
      
      /* Call the Tx complete callback to inform upper layer of the end of receive process */
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8001922:	f7ff fd37 	bl	8001394 <HAL_I2C_SlaveTxCpltCallback>
 8001926:	e058      	b.n	80019da <HAL_I2C_EV_IRQHandler+0x63a>
      if(((sr1itflags & I2C_FLAG_TXE) != RESET) && ((itsources & I2C_IT_BUF) != RESET) && ((sr1itflags & I2C_FLAG_BTF) == RESET))
      {
        I2C_SlaveTransmit_TXE(hi2c);
      }
      /* BTF set -------------------------------------------------------------*/
      else if(((sr1itflags & I2C_FLAG_BTF) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 8001928:	2c00      	cmp	r4, #0
 800192a:	d056      	beq.n	80019da <HAL_I2C_EV_IRQHandler+0x63a>
 800192c:	0594      	lsls	r4, r2, #22
 800192e:	d554      	bpl.n	80019da <HAL_I2C_EV_IRQHandler+0x63a>
  *         the configuration information for I2C module
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
  if(hi2c->XferCount != 0U)
 8001930:	8d42      	ldrh	r2, [r0, #42]	; 0x2a
 8001932:	b292      	uxth	r2, r2
 8001934:	2a00      	cmp	r2, #0
 8001936:	d050      	beq.n	80019da <HAL_I2C_EV_IRQHandler+0x63a>
  {
    /* Write data to DR */
    hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 8001938:	6a42      	ldr	r2, [r0, #36]	; 0x24
 800193a:	1c51      	adds	r1, r2, #1
 800193c:	6241      	str	r1, [r0, #36]	; 0x24
 800193e:	7812      	ldrb	r2, [r2, #0]
 8001940:	611a      	str	r2, [r3, #16]
 8001942:	e046      	b.n	80019d2 <HAL_I2C_EV_IRQHandler+0x632>
 8001944:	00010040 	.word	0x00010040
 8001948:	00010002 	.word	0x00010002
 800194c:	00010010 	.word	0x00010010
 8001950:	ffff0000 	.word	0xffff0000
 8001954:	00100004 	.word	0x00100004
 8001958:	00010004 	.word	0x00010004
 800195c:	00010080 	.word	0x00010080
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if(((sr1itflags & I2C_FLAG_RXNE) != RESET) && ((itsources & I2C_IT_BUF) != RESET) && ((sr1itflags & I2C_FLAG_BTF) == RESET))
 8001960:	4d1f      	ldr	r5, [pc, #124]	; (80019e0 <HAL_I2C_EV_IRQHandler+0x640>)
 8001962:	400d      	ands	r5, r1
 8001964:	b355      	cbz	r5, 80019bc <HAL_I2C_EV_IRQHandler+0x61c>
 8001966:	0551      	lsls	r1, r2, #21
 8001968:	d528      	bpl.n	80019bc <HAL_I2C_EV_IRQHandler+0x61c>
 800196a:	bb3c      	cbnz	r4, 80019bc <HAL_I2C_EV_IRQHandler+0x61c>
  */
static HAL_StatusTypeDef I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t tmp;
  uint32_t CurrentState = hi2c->State;
 800196c:	f890 203d 	ldrb.w	r2, [r0, #61]	; 0x3d

  if(hi2c->XferCount != 0U)
 8001970:	8d41      	ldrh	r1, [r0, #42]	; 0x2a
 8001972:	b289      	uxth	r1, r1
  */
static HAL_StatusTypeDef I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t tmp;
  uint32_t CurrentState = hi2c->State;
 8001974:	b2d2      	uxtb	r2, r2

  if(hi2c->XferCount != 0U)
 8001976:	2900      	cmp	r1, #0
 8001978:	d02f      	beq.n	80019da <HAL_I2C_EV_IRQHandler+0x63a>
  {
    /* Read data from DR */
    (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 800197a:	6a41      	ldr	r1, [r0, #36]	; 0x24
 800197c:	691b      	ldr	r3, [r3, #16]
 800197e:	1c4c      	adds	r4, r1, #1
 8001980:	6244      	str	r4, [r0, #36]	; 0x24
 8001982:	700b      	strb	r3, [r1, #0]
    hi2c->XferCount--;
 8001984:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8001986:	3b01      	subs	r3, #1
 8001988:	b29b      	uxth	r3, r3
 800198a:	8543      	strh	r3, [r0, #42]	; 0x2a

    if((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800198c:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 800198e:	b29b      	uxth	r3, r3
 8001990:	bb1b      	cbnz	r3, 80019da <HAL_I2C_EV_IRQHandler+0x63a>
 8001992:	2a2a      	cmp	r2, #42	; 0x2a
 8001994:	d121      	bne.n	80019da <HAL_I2C_EV_IRQHandler+0x63a>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8001996:	6802      	ldr	r2, [r0, #0]
 8001998:	6853      	ldr	r3, [r2, #4]
 800199a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800199e:	6053      	str	r3, [r2, #4]
      
      /* Set state at HAL_I2C_STATE_LISTEN */
      tmp = (uint32_t)(hi2c->State) & I2C_STATE_MSK;
 80019a0:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
      hi2c->PreviousState = tmp | (uint32_t)(hi2c->Mode);
 80019a4:	f890 203e 	ldrb.w	r2, [r0, #62]	; 0x3e
 80019a8:	f003 0303 	and.w	r3, r3, #3
 80019ac:	4313      	orrs	r3, r2
 80019ae:	6303      	str	r3, [r0, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80019b0:	2328      	movs	r3, #40	; 0x28
 80019b2:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
      
      /* Call the Rx complete callback to inform upper layer of the end of receive process */
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80019b6:	f7ff fcee 	bl	8001396 <HAL_I2C_SlaveRxCpltCallback>
 80019ba:	e00e      	b.n	80019da <HAL_I2C_EV_IRQHandler+0x63a>
      if(((sr1itflags & I2C_FLAG_RXNE) != RESET) && ((itsources & I2C_IT_BUF) != RESET) && ((sr1itflags & I2C_FLAG_BTF) == RESET))
      {
        I2C_SlaveReceive_RXNE(hi2c);
      }
      /* BTF set -------------------------------------------------------------*/
      else if(((sr1itflags & I2C_FLAG_BTF) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 80019bc:	b16c      	cbz	r4, 80019da <HAL_I2C_EV_IRQHandler+0x63a>
 80019be:	0592      	lsls	r2, r2, #22
 80019c0:	d50b      	bpl.n	80019da <HAL_I2C_EV_IRQHandler+0x63a>
  *         the configuration information for I2C module
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
  if(hi2c->XferCount != 0U)
 80019c2:	8d42      	ldrh	r2, [r0, #42]	; 0x2a
 80019c4:	b292      	uxth	r2, r2
 80019c6:	b142      	cbz	r2, 80019da <HAL_I2C_EV_IRQHandler+0x63a>
  {
    /* Read data from DR */
    (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 80019c8:	6a42      	ldr	r2, [r0, #36]	; 0x24
 80019ca:	691b      	ldr	r3, [r3, #16]
 80019cc:	1c51      	adds	r1, r2, #1
 80019ce:	6241      	str	r1, [r0, #36]	; 0x24
 80019d0:	7013      	strb	r3, [r2, #0]
    hi2c->XferCount--;
 80019d2:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 80019d4:	3b01      	subs	r3, #1
 80019d6:	b29b      	uxth	r3, r3
 80019d8:	8543      	strh	r3, [r0, #42]	; 0x2a
      {
        I2C_SlaveReceive_BTF(hi2c);
      }
    }
  }
}
 80019da:	b00b      	add	sp, #44	; 0x2c
 80019dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80019de:	bf00      	nop
 80019e0:	00010040 	.word	0x00010040

080019e4 <HAL_I2C_ErrorCallback>:
 80019e4:	4770      	bx	lr

080019e6 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80019e6:	4770      	bx	lr

080019e8 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80019e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t tmp1 = 0U, tmp2 = 0U, tmp3 = 0U, tmp4 = 0U;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 80019ea:	6803      	ldr	r3, [r0, #0]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if(((sr1itflags & I2C_FLAG_BERR) != RESET) && ((itsources & I2C_IT_ERR) != RESET))
 80019ec:	4a74      	ldr	r2, [pc, #464]	; (8001bc0 <HAL_I2C_ER_IRQHandler+0x1d8>)
  * @retval HAL status
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
  uint32_t tmp1 = 0U, tmp2 = 0U, tmp3 = 0U, tmp4 = 0U;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 80019ee:	695e      	ldr	r6, [r3, #20]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 80019f0:	685d      	ldr	r5, [r3, #4]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if(((sr1itflags & I2C_FLAG_BERR) != RESET) && ((itsources & I2C_IT_ERR) != RESET))
 80019f2:	4032      	ands	r2, r6
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80019f4:	4604      	mov	r4, r0
  uint32_t tmp1 = 0U, tmp2 = 0U, tmp3 = 0U, tmp4 = 0U;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if(((sr1itflags & I2C_FLAG_BERR) != RESET) && ((itsources & I2C_IT_ERR) != RESET))
 80019f6:	b142      	cbz	r2, 8001a0a <HAL_I2C_ER_IRQHandler+0x22>
 80019f8:	05ea      	lsls	r2, r5, #23
 80019fa:	d506      	bpl.n	8001a0a <HAL_I2C_ER_IRQHandler+0x22>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 80019fc:	6c02      	ldr	r2, [r0, #64]	; 0x40
 80019fe:	f042 0201 	orr.w	r2, r2, #1
 8001a02:	6402      	str	r2, [r0, #64]	; 0x40

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8001a04:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8001a08:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Loss error interrupt occurred ---------------------------*/
  if(((sr1itflags & I2C_FLAG_ARLO) != RESET) && ((itsources & I2C_IT_ERR) != RESET))
 8001a0a:	f416 3f81 	tst.w	r6, #66048	; 0x10200
 8001a0e:	d008      	beq.n	8001a22 <HAL_I2C_ER_IRQHandler+0x3a>
 8001a10:	05ef      	lsls	r7, r5, #23
 8001a12:	d506      	bpl.n	8001a22 <HAL_I2C_ER_IRQHandler+0x3a>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 8001a14:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8001a16:	f042 0202 	orr.w	r2, r2, #2
 8001a1a:	6422      	str	r2, [r4, #64]	; 0x40

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8001a1c:	f46f 7200 	mvn.w	r2, #512	; 0x200
 8001a20:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if(((sr1itflags & I2C_FLAG_AF) != RESET) && ((itsources & I2C_IT_ERR) != RESET))
 8001a22:	f416 3f82 	tst.w	r6, #66560	; 0x10400
 8001a26:	d063      	beq.n	8001af0 <HAL_I2C_ER_IRQHandler+0x108>
 8001a28:	05e8      	lsls	r0, r5, #23
 8001a2a:	d561      	bpl.n	8001af0 <HAL_I2C_ER_IRQHandler+0x108>
  {
    tmp1 = hi2c->Mode;
 8001a2c:	f894 703e 	ldrb.w	r7, [r4, #62]	; 0x3e
    tmp2 = hi2c->XferCount;
 8001a30:	8d61      	ldrh	r1, [r4, #42]	; 0x2a
    tmp3 = hi2c->State;
 8001a32:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
    tmp4 = hi2c->PreviousState;
 8001a36:	6b20      	ldr	r0, [r4, #48]	; 0x30
    if((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8001a38:	2f20      	cmp	r7, #32

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if(((sr1itflags & I2C_FLAG_AF) != RESET) && ((itsources & I2C_IT_ERR) != RESET))
  {
    tmp1 = hi2c->Mode;
    tmp2 = hi2c->XferCount;
 8001a3a:	b289      	uxth	r1, r1
    tmp3 = hi2c->State;
 8001a3c:	b2d2      	uxtb	r2, r2
    tmp4 = hi2c->PreviousState;
    if((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8001a3e:	d14c      	bne.n	8001ada <HAL_I2C_ER_IRQHandler+0xf2>
 8001a40:	2900      	cmp	r1, #0
 8001a42:	d14a      	bne.n	8001ada <HAL_I2C_ER_IRQHandler+0xf2>
 8001a44:	f002 01f7 	and.w	r1, r2, #247	; 0xf7
 8001a48:	2921      	cmp	r1, #33	; 0x21
 8001a4a:	d003      	beq.n	8001a54 <HAL_I2C_ER_IRQHandler+0x6c>
      ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8001a4c:	2a28      	cmp	r2, #40	; 0x28
 8001a4e:	d144      	bne.n	8001ada <HAL_I2C_ER_IRQHandler+0xf2>
      ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8001a50:	2821      	cmp	r0, #33	; 0x21
 8001a52:	d142      	bne.n	8001ada <HAL_I2C_ER_IRQHandler+0xf2>
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentState       = hi2c->State;
 8001a54:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8001a58:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
  uint32_t tmp;

  if(((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8001a5a:	2904      	cmp	r1, #4
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentState       = hi2c->State;
 8001a5c:	b2d2      	uxtb	r2, r2
  uint32_t CurrentXferOptions = hi2c->XferOptions;
  uint32_t tmp;

  if(((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8001a5e:	d001      	beq.n	8001a64 <HAL_I2C_ER_IRQHandler+0x7c>
 8001a60:	2908      	cmp	r1, #8
 8001a62:	d119      	bne.n	8001a98 <HAL_I2C_ER_IRQHandler+0xb0>
 8001a64:	2a28      	cmp	r2, #40	; 0x28
 8001a66:	d117      	bne.n	8001a98 <HAL_I2C_ER_IRQHandler+0xb0>
          (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001a68:	4a56      	ldr	r2, [pc, #344]	; (8001bc4 <HAL_I2C_ER_IRQHandler+0x1dc>)
 8001a6a:	62e2      	str	r2, [r4, #44]	; 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8001a6c:	685a      	ldr	r2, [r3, #4]
 8001a6e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8001a72:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001a74:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8001a78:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8001a7a:	681a      	ldr	r2, [r3, #0]
 8001a7c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001a80:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 8001a82:	2300      	movs	r3, #0
    hi2c->State = HAL_I2C_STATE_READY;
 8001a84:	2220      	movs	r2, #32
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);

    /* Disable Acknowledge */
    hi2c->Instance->CR1 &= ~I2C_CR1_ACK;

    hi2c->PreviousState = I2C_STATE_NONE;
 8001a86:	6323      	str	r3, [r4, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_READY;
    hi2c->Mode = HAL_I2C_MODE_NONE;
      
    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    HAL_I2C_ListenCpltCallback(hi2c);
 8001a88:	4620      	mov	r0, r4

    /* Disable Acknowledge */
    hi2c->Instance->CR1 &= ~I2C_CR1_ACK;

    hi2c->PreviousState = I2C_STATE_NONE;
    hi2c->State = HAL_I2C_STATE_READY;
 8001a8a:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001a8e:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
      
    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    HAL_I2C_ListenCpltCallback(hi2c);
 8001a92:	f7ff fc82 	bl	800139a <HAL_I2C_ListenCpltCallback>
 8001a96:	e02b      	b.n	8001af0 <HAL_I2C_ER_IRQHandler+0x108>
  }
  else if(CurrentState == HAL_I2C_STATE_BUSY_TX)
 8001a98:	2a21      	cmp	r2, #33	; 0x21
 8001a9a:	d126      	bne.n	8001aea <HAL_I2C_ER_IRQHandler+0x102>
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001a9c:	4a49      	ldr	r2, [pc, #292]	; (8001bc4 <HAL_I2C_ER_IRQHandler+0x1dc>)
 8001a9e:	62e2      	str	r2, [r4, #44]	; 0x2c
    tmp = (uint32_t)(hi2c->State) & I2C_STATE_MSK;
 8001aa0:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
    hi2c->PreviousState = tmp | (uint32_t)(hi2c->Mode);
 8001aa4:	f894 103e 	ldrb.w	r1, [r4, #62]	; 0x3e
 8001aa8:	f002 0203 	and.w	r2, r2, #3
 8001aac:	430a      	orrs	r2, r1
 8001aae:	6322      	str	r2, [r4, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_READY;
 8001ab0:	2220      	movs	r2, #32
 8001ab2:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001ab6:	2200      	movs	r2, #0
 8001ab8:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
    
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8001abc:	685a      	ldr	r2, [r3, #4]
 8001abe:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8001ac2:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001ac4:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8001ac8:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8001aca:	681a      	ldr	r2, [r3, #0]
 8001acc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001ad0:	601a      	str	r2, [r3, #0]

    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8001ad2:	4620      	mov	r0, r4
 8001ad4:	f7ff fc5e 	bl	8001394 <HAL_I2C_SlaveTxCpltCallback>
 8001ad8:	e00a      	b.n	8001af0 <HAL_I2C_ER_IRQHandler+0x108>
    {
      I2C_Slave_AF(hi2c);
    }
    else
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8001ada:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8001adc:	f042 0204 	orr.w	r2, r2, #4
 8001ae0:	6422      	str	r2, [r4, #64]	; 0x40

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1,I2C_CR1_STOP);
 8001ae2:	681a      	ldr	r2, [r3, #0]
 8001ae4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001ae8:	601a      	str	r2, [r3, #0]

      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001aea:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8001aee:	615a      	str	r2, [r3, #20]

    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if(((sr1itflags & I2C_FLAG_OVR) != RESET) && ((itsources & I2C_IT_ERR) != RESET))
 8001af0:	f416 3f84 	tst.w	r6, #67584	; 0x10800
 8001af4:	d009      	beq.n	8001b0a <HAL_I2C_ER_IRQHandler+0x122>
 8001af6:	05e9      	lsls	r1, r5, #23
 8001af8:	d507      	bpl.n	8001b0a <HAL_I2C_ER_IRQHandler+0x122>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 8001afa:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001afc:	f043 0308 	orr.w	r3, r3, #8
 8001b00:	6423      	str	r3, [r4, #64]	; 0x40
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8001b02:	6823      	ldr	r3, [r4, #0]
 8001b04:	f46f 6200 	mvn.w	r2, #2048	; 0x800
 8001b08:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if(hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8001b0a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d056      	beq.n	8001bbe <HAL_I2C_ER_IRQHandler+0x1d6>
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentState = hi2c->State;
 8001b10:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d

  if((CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8001b14:	3b29      	subs	r3, #41	; 0x29
 8001b16:	2b01      	cmp	r3, #1
 8001b18:	d805      	bhi.n	8001b26 <HAL_I2C_ER_IRQHandler+0x13e>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8001b1a:	2300      	movs	r3, #0
 8001b1c:	6323      	str	r3, [r4, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8001b1e:	2328      	movs	r3, #40	; 0x28
 8001b20:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
 8001b24:	e00a      	b.n	8001b3c <HAL_I2C_ER_IRQHandler+0x154>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if(hi2c->State != HAL_I2C_STATE_ABORT)
 8001b26:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 8001b2a:	2b60      	cmp	r3, #96	; 0x60
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8001b2c:	bf1c      	itt	ne
 8001b2e:	2320      	movne	r3, #32
 8001b30:	f884 303d 	strbne.w	r3, [r4, #61]	; 0x3d
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8001b34:	2300      	movs	r3, #0
 8001b36:	6323      	str	r3, [r4, #48]	; 0x30
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001b38:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
  }

  /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
  hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8001b3c:	6823      	ldr	r3, [r4, #0]
 8001b3e:	681a      	ldr	r2, [r3, #0]
 8001b40:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001b44:	601a      	str	r2, [r3, #0]

  /* Abort DMA transfer */
  if((hi2c->Instance->CR1 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8001b46:	681a      	ldr	r2, [r3, #0]
 8001b48:	0512      	lsls	r2, r2, #20
 8001b4a:	d517      	bpl.n	8001b7c <HAL_I2C_ER_IRQHandler+0x194>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8001b4c:	685a      	ldr	r2, [r3, #4]

    if(hi2c->hdmatx != NULL)
 8001b4e:	6b60      	ldr	r0, [r4, #52]	; 0x34
  hi2c->Instance->CR1 &= ~I2C_CR1_POS;

  /* Abort DMA transfer */
  if((hi2c->Instance->CR1 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8001b50:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001b54:	605a      	str	r2, [r3, #4]

    if(hi2c->hdmatx != NULL)
 8001b56:	b130      	cbz	r0, 8001b66 <HAL_I2C_ER_IRQHandler+0x17e>
    {
      /* Set the DMA Abort callback : 
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8001b58:	4b1b      	ldr	r3, [pc, #108]	; (8001bc8 <HAL_I2C_ER_IRQHandler+0x1e0>)
 8001b5a:	6503      	str	r3, [r0, #80]	; 0x50

      if(HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8001b5c:	f7ff fab5 	bl	80010ca <HAL_DMA_Abort_IT>
 8001b60:	b1d0      	cbz	r0, 8001b98 <HAL_I2C_ER_IRQHandler+0x1b0>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8001b62:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8001b64:	e007      	b.n	8001b76 <HAL_I2C_ER_IRQHandler+0x18e>
      }
    }
    else if(hi2c->hdmarx != NULL)
 8001b66:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8001b68:	b1b0      	cbz	r0, 8001b98 <HAL_I2C_ER_IRQHandler+0x1b0>
    {
      /* Set the DMA Abort callback : 
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8001b6a:	4b17      	ldr	r3, [pc, #92]	; (8001bc8 <HAL_I2C_ER_IRQHandler+0x1e0>)
 8001b6c:	6503      	str	r3, [r0, #80]	; 0x50

      if(HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8001b6e:	f7ff faac 	bl	80010ca <HAL_DMA_Abort_IT>
 8001b72:	b188      	cbz	r0, 8001b98 <HAL_I2C_ER_IRQHandler+0x1b0>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8001b74:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8001b76:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8001b78:	4798      	blx	r3
 8001b7a:	e00d      	b.n	8001b98 <HAL_I2C_ER_IRQHandler+0x1b0>
      }
    }
  }
  else if(hi2c->State == HAL_I2C_STATE_ABORT)
 8001b7c:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 8001b80:	2b60      	cmp	r3, #96	; 0x60
 8001b82:	d106      	bne.n	8001b92 <HAL_I2C_ER_IRQHandler+0x1aa>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8001b84:	2320      	movs	r3, #32
 8001b86:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d

    /* Call the corresponding callback to inform upper layer of End of Transfer */
    HAL_I2C_AbortCpltCallback(hi2c);
 8001b8a:	4620      	mov	r0, r4
 8001b8c:	f7ff ff2b 	bl	80019e6 <HAL_I2C_AbortCpltCallback>
 8001b90:	e002      	b.n	8001b98 <HAL_I2C_ER_IRQHandler+0x1b0>
  }
  else
  {
    /* Call user error callback */
    HAL_I2C_ErrorCallback(hi2c);
 8001b92:	4620      	mov	r0, r4
 8001b94:	f7ff ff26 	bl	80019e4 <HAL_I2C_ErrorCallback>
  }
  /* STOP Flag is not set after a NACK reception */
  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  if((hi2c->State == HAL_I2C_STATE_LISTEN) && ((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF))
 8001b98:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 8001b9c:	2b28      	cmp	r3, #40	; 0x28
 8001b9e:	d10e      	bne.n	8001bbe <HAL_I2C_ER_IRQHandler+0x1d6>
 8001ba0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001ba2:	075b      	lsls	r3, r3, #29
 8001ba4:	d50b      	bpl.n	8001bbe <HAL_I2C_ER_IRQHandler+0x1d6>
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001ba6:	4b07      	ldr	r3, [pc, #28]	; (8001bc4 <HAL_I2C_ER_IRQHandler+0x1dc>)
 8001ba8:	62e3      	str	r3, [r4, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
    hi2c->State = HAL_I2C_STATE_READY;
 8001baa:	2220      	movs	r2, #32
  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  if((hi2c->State == HAL_I2C_STATE_LISTEN) && ((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
    hi2c->PreviousState = I2C_STATE_NONE;
 8001bac:	2300      	movs	r3, #0
 8001bae:	6323      	str	r3, [r4, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_READY;
    hi2c->Mode = HAL_I2C_MODE_NONE;
    
    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    HAL_I2C_ListenCpltCallback(hi2c);
 8001bb0:	4620      	mov	r0, r4
  /* during NACK error treatment */
  if((hi2c->State == HAL_I2C_STATE_LISTEN) && ((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
    hi2c->PreviousState = I2C_STATE_NONE;
    hi2c->State = HAL_I2C_STATE_READY;
 8001bb2:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001bb6:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    
    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    HAL_I2C_ListenCpltCallback(hi2c);
 8001bba:	f7ff fbee 	bl	800139a <HAL_I2C_ListenCpltCallback>
 8001bbe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001bc0:	00010100 	.word	0x00010100
 8001bc4:	ffff0000 	.word	0xffff0000
 8001bc8:	08001bcd 	.word	0x08001bcd

08001bcc <I2C_DMAAbort>:
  * @param hdma: DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
  I2C_HandleTypeDef* hi2c = ( I2C_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001bcc:	6b80      	ldr	r0, [r0, #56]	; 0x38
  
  /* Disable Acknowledge */
  hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8001bce:	6802      	ldr	r2, [r0, #0]
  *        (To be called at end of DMA Abort procedure).
  * @param hdma: DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8001bd0:	b508      	push	{r3, lr}
  I2C_HandleTypeDef* hi2c = ( I2C_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
  
  /* Disable Acknowledge */
  hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8001bd2:	6813      	ldr	r3, [r2, #0]
 8001bd4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001bd8:	6013      	str	r3, [r2, #0]

  hi2c->XferCount = 0U;

  /* Reset XferAbortCallback */
  hi2c->hdmatx->XferAbortCallback = NULL;
 8001bda:	6b42      	ldr	r2, [r0, #52]	; 0x34
  I2C_HandleTypeDef* hi2c = ( I2C_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
  
  /* Disable Acknowledge */
  hi2c->Instance->CR1 &= ~I2C_CR1_ACK;

  hi2c->XferCount = 0U;
 8001bdc:	2300      	movs	r3, #0
 8001bde:	8543      	strh	r3, [r0, #42]	; 0x2a

  /* Reset XferAbortCallback */
  hi2c->hdmatx->XferAbortCallback = NULL;
 8001be0:	6513      	str	r3, [r2, #80]	; 0x50
  hi2c->hdmarx->XferAbortCallback = NULL;
 8001be2:	6b82      	ldr	r2, [r0, #56]	; 0x38
 8001be4:	6513      	str	r3, [r2, #80]	; 0x50

  /* Check if come from abort from user */
  if(hi2c->State == HAL_I2C_STATE_ABORT)
 8001be6:	f890 203d 	ldrb.w	r2, [r0, #61]	; 0x3d
 8001bea:	2a60      	cmp	r2, #96	; 0x60
 8001bec:	f04f 0220 	mov.w	r2, #32
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8001bf0:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001bf4:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
  /* Reset XferAbortCallback */
  hi2c->hdmatx->XferAbortCallback = NULL;
  hi2c->hdmarx->XferAbortCallback = NULL;

  /* Check if come from abort from user */
  if(hi2c->State == HAL_I2C_STATE_ABORT)
 8001bf8:	d102      	bne.n	8001c00 <I2C_DMAAbort+0x34>
  {
    hi2c->State = HAL_I2C_STATE_READY;
    hi2c->Mode = HAL_I2C_MODE_NONE;

    /* Call the corresponding callback to inform upper layer of End of Transfer */
    HAL_I2C_AbortCpltCallback(hi2c);
 8001bfa:	f7ff fef4 	bl	80019e6 <HAL_I2C_AbortCpltCallback>
 8001bfe:	bd08      	pop	{r3, pc}
  {
    hi2c->State = HAL_I2C_STATE_READY;
    hi2c->Mode = HAL_I2C_MODE_NONE;

    /* Call the corresponding callback to inform upper layer of End of Transfer */
    HAL_I2C_ErrorCallback(hi2c);
 8001c00:	f7ff fef0 	bl	80019e4 <HAL_I2C_ErrorCallback>
 8001c04:	bd08      	pop	{r3, pc}
	...

08001c08 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8001c08:	b537      	push	{r0, r1, r2, r4, r5, lr}
  uint32_t tickstart = 0U;

  __HAL_RCC_PWR_CLK_ENABLE();
 8001c0a:	2300      	movs	r3, #0
 8001c0c:	9301      	str	r3, [sp, #4]
 8001c0e:	4b22      	ldr	r3, [pc, #136]	; (8001c98 <HAL_PWREx_EnableOverDrive+0x90>)
 8001c10:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001c12:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001c16:	641a      	str	r2, [r3, #64]	; 0x40
 8001c18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c1a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c1e:	9301      	str	r3, [sp, #4]
 8001c20:	9b01      	ldr	r3, [sp, #4]
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c22:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001c26:	fa93 f3a3 	rbit	r3, r3
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8001c2a:	fab3 f383 	clz	r3, r3
 8001c2e:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001c32:	f503 3360 	add.w	r3, r3, #229376	; 0x38000
 8001c36:	009b      	lsls	r3, r3, #2
 8001c38:	2201      	movs	r2, #1
 8001c3a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001c3c:	f7ff f9b8 	bl	8000fb0 <HAL_GetTick>

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8001c40:	4c16      	ldr	r4, [pc, #88]	; (8001c9c <HAL_PWREx_EnableOverDrive+0x94>)
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();

  /* Get tick */
  tickstart = HAL_GetTick();
 8001c42:	4605      	mov	r5, r0

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8001c44:	6863      	ldr	r3, [r4, #4]
 8001c46:	03da      	lsls	r2, r3, #15
 8001c48:	d407      	bmi.n	8001c5a <HAL_PWREx_EnableOverDrive+0x52>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001c4a:	f7ff f9b1 	bl	8000fb0 <HAL_GetTick>
 8001c4e:	1b40      	subs	r0, r0, r5
 8001c50:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8001c54:	d9f6      	bls.n	8001c44 <HAL_PWREx_EnableOverDrive+0x3c>
    {
      return HAL_TIMEOUT;
 8001c56:	2003      	movs	r0, #3
 8001c58:	e01b      	b.n	8001c92 <HAL_PWREx_EnableOverDrive+0x8a>
 8001c5a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001c5e:	fa93 f3a3 	rbit	r3, r3
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8001c62:	fab3 f383 	clz	r3, r3
 8001c66:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001c6a:	f503 3360 	add.w	r3, r3, #229376	; 0x38000
 8001c6e:	009b      	lsls	r3, r3, #2
 8001c70:	2201      	movs	r2, #1
 8001c72:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001c74:	f7ff f99c 	bl	8000fb0 <HAL_GetTick>

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001c78:	4c08      	ldr	r4, [pc, #32]	; (8001c9c <HAL_PWREx_EnableOverDrive+0x94>)
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();

  /* Get tick */
  tickstart = HAL_GetTick();
 8001c7a:	4605      	mov	r5, r0

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001c7c:	6863      	ldr	r3, [r4, #4]
 8001c7e:	039b      	lsls	r3, r3, #14
 8001c80:	d406      	bmi.n	8001c90 <HAL_PWREx_EnableOverDrive+0x88>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001c82:	f7ff f995 	bl	8000fb0 <HAL_GetTick>
 8001c86:	1b40      	subs	r0, r0, r5
 8001c88:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8001c8c:	d9f6      	bls.n	8001c7c <HAL_PWREx_EnableOverDrive+0x74>
 8001c8e:	e7e2      	b.n	8001c56 <HAL_PWREx_EnableOverDrive+0x4e>
    {
      return HAL_TIMEOUT;
    }
  } 
  return HAL_OK;
 8001c90:	2000      	movs	r0, #0
}
 8001c92:	b003      	add	sp, #12
 8001c94:	bd30      	pop	{r4, r5, pc}
 8001c96:	bf00      	nop
 8001c98:	40023800 	.word	0x40023800
 8001c9c:	40007000 	.word	0x40007000

08001ca0 <HAL_RCC_ClockConfig>:
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
    must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) and the supply voltage of the device. */
  
  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8001ca0:	4b55      	ldr	r3, [pc, #340]	; (8001df8 <HAL_RCC_ClockConfig+0x158>)
 8001ca2:	681a      	ldr	r2, [r3, #0]
 8001ca4:	f002 020f 	and.w	r2, r2, #15
 8001ca8:	428a      	cmp	r2, r1
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001caa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001cae:	4605      	mov	r5, r0
 8001cb0:	460e      	mov	r6, r1
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
    must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) and the supply voltage of the device. */
  
  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8001cb2:	d30a      	bcc.n	8001cca <HAL_RCC_ClockConfig+0x2a>
      return HAL_ERROR;
    }
  }
 
  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001cb4:	6829      	ldr	r1, [r5, #0]
 8001cb6:	0788      	lsls	r0, r1, #30
 8001cb8:	d511      	bpl.n	8001cde <HAL_RCC_ClockConfig+0x3e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001cba:	4850      	ldr	r0, [pc, #320]	; (8001dfc <HAL_RCC_ClockConfig+0x15c>)
 8001cbc:	6883      	ldr	r3, [r0, #8]
 8001cbe:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001cc2:	68ab      	ldr	r3, [r5, #8]
 8001cc4:	4313      	orrs	r3, r2
 8001cc6:	6083      	str	r3, [r0, #8]
 8001cc8:	e009      	b.n	8001cde <HAL_RCC_ClockConfig+0x3e>
  
  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001cca:	b2ca      	uxtb	r2, r1
 8001ccc:	701a      	strb	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	f003 030f 	and.w	r3, r3, #15
 8001cd4:	4299      	cmp	r1, r3
 8001cd6:	d0ed      	beq.n	8001cb4 <HAL_RCC_ClockConfig+0x14>
    {
      return HAL_ERROR;
 8001cd8:	2001      	movs	r0, #1
 8001cda:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
  }
  
  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001cde:	07c9      	lsls	r1, r1, #31
 8001ce0:	d406      	bmi.n	8001cf0 <HAL_RCC_ClockConfig+0x50>
      }
    }
  }    
  
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8001ce2:	4b45      	ldr	r3, [pc, #276]	; (8001df8 <HAL_RCC_ClockConfig+0x158>)
 8001ce4:	681a      	ldr	r2, [r3, #0]
 8001ce6:	f002 020f 	and.w	r2, r2, #15
 8001cea:	4296      	cmp	r6, r2
 8001cec:	d351      	bcc.n	8001d92 <HAL_RCC_ClockConfig+0xf2>
 8001cee:	e057      	b.n	8001da0 <HAL_RCC_ClockConfig+0x100>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001cf0:	686b      	ldr	r3, [r5, #4]
 8001cf2:	4a42      	ldr	r2, [pc, #264]	; (8001dfc <HAL_RCC_ClockConfig+0x15c>)
 8001cf4:	2b01      	cmp	r3, #1
 8001cf6:	d103      	bne.n	8001d00 <HAL_RCC_ClockConfig+0x60>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001cf8:	6812      	ldr	r2, [r2, #0]
 8001cfa:	f412 3f00 	tst.w	r2, #131072	; 0x20000
 8001cfe:	e008      	b.n	8001d12 <HAL_RCC_ClockConfig+0x72>
      {
        return HAL_ERROR;
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   || 
 8001d00:	1e99      	subs	r1, r3, #2
 8001d02:	2901      	cmp	r1, #1
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001d04:	6812      	ldr	r2, [r2, #0]
      {
        return HAL_ERROR;
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   || 
 8001d06:	d802      	bhi.n	8001d0e <HAL_RCC_ClockConfig+0x6e>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001d08:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
 8001d0c:	e001      	b.n	8001d12 <HAL_RCC_ClockConfig+0x72>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d0e:	f012 0f02 	tst.w	r2, #2
 8001d12:	d0e1      	beq.n	8001cd8 <HAL_RCC_ClockConfig+0x38>
      {
        return HAL_ERROR;
      }
    }
    
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001d14:	4c39      	ldr	r4, [pc, #228]	; (8001dfc <HAL_RCC_ClockConfig+0x15c>)
 8001d16:	68a2      	ldr	r2, [r4, #8]
 8001d18:	f022 0203 	bic.w	r2, r2, #3
 8001d1c:	4313      	orrs	r3, r2
 8001d1e:	60a3      	str	r3, [r4, #8]
    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001d20:	f7ff f946 	bl	8000fb0 <HAL_GetTick>
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001d24:	686b      	ldr	r3, [r5, #4]
 8001d26:	2b01      	cmp	r3, #1
      }
    }
    
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001d28:	4607      	mov	r7, r0
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001d2a:	f241 3888 	movw	r8, #5000	; 0x1388
    
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
    /* Get Start Tick*/
    tickstart = HAL_GetTick();
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001d2e:	d10c      	bne.n	8001d4a <HAL_RCC_ClockConfig+0xaa>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001d30:	68a3      	ldr	r3, [r4, #8]
 8001d32:	f003 030c 	and.w	r3, r3, #12
 8001d36:	2b04      	cmp	r3, #4
 8001d38:	d0d3      	beq.n	8001ce2 <HAL_RCC_ClockConfig+0x42>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001d3a:	f7ff f939 	bl	8000fb0 <HAL_GetTick>
 8001d3e:	1bc0      	subs	r0, r0, r7
 8001d40:	4540      	cmp	r0, r8
 8001d42:	d9f5      	bls.n	8001d30 <HAL_RCC_ClockConfig+0x90>
        {
          return HAL_TIMEOUT;
 8001d44:	2003      	movs	r0, #3
 8001d46:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001d4a:	2b02      	cmp	r3, #2
 8001d4c:	d10a      	bne.n	8001d64 <HAL_RCC_ClockConfig+0xc4>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001d4e:	68a3      	ldr	r3, [r4, #8]
 8001d50:	f003 030c 	and.w	r3, r3, #12
 8001d54:	2b08      	cmp	r3, #8
 8001d56:	d0c4      	beq.n	8001ce2 <HAL_RCC_ClockConfig+0x42>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001d58:	f7ff f92a 	bl	8000fb0 <HAL_GetTick>
 8001d5c:	1bc0      	subs	r0, r0, r7
 8001d5e:	4540      	cmp	r0, r8
 8001d60:	d9f5      	bls.n	8001d4e <HAL_RCC_ClockConfig+0xae>
 8001d62:	e7ef      	b.n	8001d44 <HAL_RCC_ClockConfig+0xa4>
        {
          return HAL_TIMEOUT;
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK)
 8001d64:	2b03      	cmp	r3, #3
 8001d66:	d10f      	bne.n	8001d88 <HAL_RCC_ClockConfig+0xe8>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLRCLK)
 8001d68:	68a3      	ldr	r3, [r4, #8]
 8001d6a:	f003 030c 	and.w	r3, r3, #12
 8001d6e:	2b0c      	cmp	r3, #12
 8001d70:	d0b7      	beq.n	8001ce2 <HAL_RCC_ClockConfig+0x42>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001d72:	f7ff f91d 	bl	8000fb0 <HAL_GetTick>
 8001d76:	1bc0      	subs	r0, r0, r7
 8001d78:	4540      	cmp	r0, r8
 8001d7a:	d9f5      	bls.n	8001d68 <HAL_RCC_ClockConfig+0xc8>
 8001d7c:	e7e2      	b.n	8001d44 <HAL_RCC_ClockConfig+0xa4>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001d7e:	f7ff f917 	bl	8000fb0 <HAL_GetTick>
 8001d82:	1bc0      	subs	r0, r0, r7
 8001d84:	4540      	cmp	r0, r8
 8001d86:	d8dd      	bhi.n	8001d44 <HAL_RCC_ClockConfig+0xa4>
        }
      }
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001d88:	68a3      	ldr	r3, [r4, #8]
 8001d8a:	f013 0f0c 	tst.w	r3, #12
 8001d8e:	d1f6      	bne.n	8001d7e <HAL_RCC_ClockConfig+0xde>
 8001d90:	e7a7      	b.n	8001ce2 <HAL_RCC_ClockConfig+0x42>
  
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
  { 
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d92:	b2f2      	uxtb	r2, r6
 8001d94:	701a      	strb	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	f003 030f 	and.w	r3, r3, #15
 8001d9c:	429e      	cmp	r6, r3
 8001d9e:	d19b      	bne.n	8001cd8 <HAL_RCC_ClockConfig+0x38>
      return HAL_ERROR;
    }
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001da0:	6829      	ldr	r1, [r5, #0]
 8001da2:	074a      	lsls	r2, r1, #29
 8001da4:	d506      	bpl.n	8001db4 <HAL_RCC_ClockConfig+0x114>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001da6:	4815      	ldr	r0, [pc, #84]	; (8001dfc <HAL_RCC_ClockConfig+0x15c>)
 8001da8:	6883      	ldr	r3, [r0, #8]
 8001daa:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001dae:	68eb      	ldr	r3, [r5, #12]
 8001db0:	4313      	orrs	r3, r2
 8001db2:	6083      	str	r3, [r0, #8]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001db4:	070b      	lsls	r3, r1, #28
 8001db6:	d507      	bpl.n	8001dc8 <HAL_RCC_ClockConfig+0x128>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001db8:	4a10      	ldr	r2, [pc, #64]	; (8001dfc <HAL_RCC_ClockConfig+0x15c>)
 8001dba:	6929      	ldr	r1, [r5, #16]
 8001dbc:	6893      	ldr	r3, [r2, #8]
 8001dbe:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8001dc2:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8001dc6:	6093      	str	r3, [r2, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> APBAHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> POSITION_VAL(RCC_CFGR_HPRE)];
 8001dc8:	f000 f9d6 	bl	8002178 <HAL_RCC_GetSysClockFreq>
 8001dcc:	4b0b      	ldr	r3, [pc, #44]	; (8001dfc <HAL_RCC_ClockConfig+0x15c>)
 8001dce:	22f0      	movs	r2, #240	; 0xf0
 8001dd0:	689b      	ldr	r3, [r3, #8]
 8001dd2:	fa92 f2a2 	rbit	r2, r2
 8001dd6:	fab2 f282 	clz	r2, r2
 8001dda:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001dde:	40d3      	lsrs	r3, r2
 8001de0:	4a07      	ldr	r2, [pc, #28]	; (8001e00 <HAL_RCC_ClockConfig+0x160>)
 8001de2:	5cd3      	ldrb	r3, [r2, r3]
 8001de4:	40d8      	lsrs	r0, r3
 8001de6:	4b07      	ldr	r3, [pc, #28]	; (8001e04 <HAL_RCC_ClockConfig+0x164>)
 8001de8:	6018      	str	r0, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8001dea:	2000      	movs	r0, #0
 8001dec:	f7ff f8aa 	bl	8000f44 <HAL_InitTick>
  
  return HAL_OK;
 8001df0:	2000      	movs	r0, #0
}
 8001df2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001df6:	bf00      	nop
 8001df8:	40023c00 	.word	0x40023c00
 8001dfc:	40023800 	.word	0x40023800
 8001e00:	080063c2 	.word	0x080063c2
 8001e04:	20000000 	.word	0x20000000

08001e08 <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 8001e08:	4b01      	ldr	r3, [pc, #4]	; (8001e10 <HAL_RCC_GetHCLKFreq+0x8>)
 8001e0a:	6818      	ldr	r0, [r3, #0]
 8001e0c:	4770      	bx	lr
 8001e0e:	bf00      	nop
 8001e10:	20000000 	.word	0x20000000

08001e14 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{  
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBAHBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> POSITION_VAL(RCC_CFGR_PPRE1)]);
 8001e14:	4b08      	ldr	r3, [pc, #32]	; (8001e38 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001e16:	f44f 52e0 	mov.w	r2, #7168	; 0x1c00
 8001e1a:	689b      	ldr	r3, [r3, #8]
 8001e1c:	fa92 f2a2 	rbit	r2, r2
 8001e20:	fab2 f282 	clz	r2, r2
 8001e24:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 8001e28:	40d3      	lsrs	r3, r2
 8001e2a:	4a04      	ldr	r2, [pc, #16]	; (8001e3c <HAL_RCC_GetPCLK1Freq+0x28>)
 8001e2c:	5cd3      	ldrb	r3, [r2, r3]
 8001e2e:	4a04      	ldr	r2, [pc, #16]	; (8001e40 <HAL_RCC_GetPCLK1Freq+0x2c>)
 8001e30:	6810      	ldr	r0, [r2, #0]
}
 8001e32:	40d8      	lsrs	r0, r3
 8001e34:	4770      	bx	lr
 8001e36:	bf00      	nop
 8001e38:	40023800 	.word	0x40023800
 8001e3c:	080063c2 	.word	0x080063c2
 8001e40:	20000000 	.word	0x20000000

08001e44 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBAHBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> POSITION_VAL(RCC_CFGR_PPRE2)]);
 8001e44:	4b08      	ldr	r3, [pc, #32]	; (8001e68 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001e46:	f44f 4260 	mov.w	r2, #57344	; 0xe000
 8001e4a:	689b      	ldr	r3, [r3, #8]
 8001e4c:	fa92 f2a2 	rbit	r2, r2
 8001e50:	fab2 f282 	clz	r2, r2
 8001e54:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8001e58:	40d3      	lsrs	r3, r2
 8001e5a:	4a04      	ldr	r2, [pc, #16]	; (8001e6c <HAL_RCC_GetPCLK2Freq+0x28>)
 8001e5c:	5cd3      	ldrb	r3, [r2, r3]
 8001e5e:	4a04      	ldr	r2, [pc, #16]	; (8001e70 <HAL_RCC_GetPCLK2Freq+0x2c>)
 8001e60:	6810      	ldr	r0, [r2, #0]
} 
 8001e62:	40d8      	lsrs	r0, r3
 8001e64:	4770      	bx	lr
 8001e66:	bf00      	nop
 8001e68:	40023800 	.word	0x40023800
 8001e6c:	080063c2 	.word	0x080063c2
 8001e70:	20000000 	.word	0x20000000

08001e74 <HAL_RCC_OscConfig>:
  uint32_t tickstart = 0U;  
 
  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001e74:	6803      	ldr	r3, [r0, #0]
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature 
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001e76:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart = 0U;  
 
  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001e7a:	07de      	lsls	r6, r3, #31
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature 
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001e7c:	4604      	mov	r4, r0
  uint32_t tickstart = 0U;  
 
  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001e7e:	d403      	bmi.n	8001e88 <HAL_RCC_OscConfig+0x14>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001e80:	6823      	ldr	r3, [r4, #0]
 8001e82:	079d      	lsls	r5, r3, #30
 8001e84:	d440      	bmi.n	8001f08 <HAL_RCC_OscConfig+0x94>
 8001e86:	e099      	b.n	8001fbc <HAL_RCC_OscConfig+0x148>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8001e88:	4ba6      	ldr	r3, [pc, #664]	; (8002124 <HAL_RCC_OscConfig+0x2b0>)
 8001e8a:	689a      	ldr	r2, [r3, #8]
 8001e8c:	f002 020c 	and.w	r2, r2, #12
 8001e90:	2a04      	cmp	r2, #4
 8001e92:	d010      	beq.n	8001eb6 <HAL_RCC_OscConfig+0x42>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8001e94:	689a      	ldr	r2, [r3, #8]
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8001e96:	f002 020c 	and.w	r2, r2, #12
 8001e9a:	2a08      	cmp	r2, #8
 8001e9c:	d102      	bne.n	8001ea4 <HAL_RCC_OscConfig+0x30>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8001e9e:	685b      	ldr	r3, [r3, #4]
 8001ea0:	0258      	lsls	r0, r3, #9
 8001ea2:	d408      	bmi.n	8001eb6 <HAL_RCC_OscConfig+0x42>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001ea4:	4a9f      	ldr	r2, [pc, #636]	; (8002124 <HAL_RCC_OscConfig+0x2b0>)
 8001ea6:	6893      	ldr	r3, [r2, #8]
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8001ea8:	f003 030c 	and.w	r3, r3, #12
 8001eac:	2b0c      	cmp	r3, #12
 8001eae:	d10b      	bne.n	8001ec8 <HAL_RCC_OscConfig+0x54>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001eb0:	6853      	ldr	r3, [r2, #4]
 8001eb2:	0259      	lsls	r1, r3, #9
 8001eb4:	d508      	bpl.n	8001ec8 <HAL_RCC_OscConfig+0x54>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001eb6:	4b9b      	ldr	r3, [pc, #620]	; (8002124 <HAL_RCC_OscConfig+0x2b0>)
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	039a      	lsls	r2, r3, #14
 8001ebc:	d5e0      	bpl.n	8001e80 <HAL_RCC_OscConfig+0xc>
 8001ebe:	6863      	ldr	r3, [r4, #4]
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d1dd      	bne.n	8001e80 <HAL_RCC_OscConfig+0xc>
      {
        return HAL_ERROR;
 8001ec4:	2001      	movs	r0, #1
 8001ec6:	e154      	b.n	8002172 <HAL_RCC_OscConfig+0x2fe>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001ec8:	4b97      	ldr	r3, [pc, #604]	; (8002128 <HAL_RCC_OscConfig+0x2b4>)
 8001eca:	7922      	ldrb	r2, [r4, #4]
 8001ecc:	701a      	strb	r2, [r3, #0]
      
      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001ece:	6863      	ldr	r3, [r4, #4]
 8001ed0:	b16b      	cbz	r3, 8001eee <HAL_RCC_OscConfig+0x7a>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ed2:	f7ff f86d 	bl	8000fb0 <HAL_GetTick>
      
        /* Wait till HSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ed6:	4d93      	ldr	r5, [pc, #588]	; (8002124 <HAL_RCC_OscConfig+0x2b0>)
      
      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ed8:	4606      	mov	r6, r0
      
        /* Wait till HSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001eda:	682b      	ldr	r3, [r5, #0]
 8001edc:	039b      	lsls	r3, r3, #14
 8001ede:	d4cf      	bmi.n	8001e80 <HAL_RCC_OscConfig+0xc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001ee0:	f7ff f866 	bl	8000fb0 <HAL_GetTick>
 8001ee4:	1b80      	subs	r0, r0, r6
 8001ee6:	2864      	cmp	r0, #100	; 0x64
 8001ee8:	d9f7      	bls.n	8001eda <HAL_RCC_OscConfig+0x66>
          {
            return HAL_TIMEOUT;
 8001eea:	2003      	movs	r0, #3
 8001eec:	e141      	b.n	8002172 <HAL_RCC_OscConfig+0x2fe>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001eee:	f7ff f85f 	bl	8000fb0 <HAL_GetTick>

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001ef2:	4d8c      	ldr	r5, [pc, #560]	; (8002124 <HAL_RCC_OscConfig+0x2b0>)
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ef4:	4606      	mov	r6, r0

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001ef6:	682b      	ldr	r3, [r5, #0]
 8001ef8:	039f      	lsls	r7, r3, #14
 8001efa:	d5c1      	bpl.n	8001e80 <HAL_RCC_OscConfig+0xc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001efc:	f7ff f858 	bl	8000fb0 <HAL_GetTick>
 8001f00:	1b80      	subs	r0, r0, r6
 8001f02:	2864      	cmp	r0, #100	; 0x64
 8001f04:	d9f7      	bls.n	8001ef6 <HAL_RCC_OscConfig+0x82>
 8001f06:	e7f0      	b.n	8001eea <HAL_RCC_OscConfig+0x76>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8001f08:	4b86      	ldr	r3, [pc, #536]	; (8002124 <HAL_RCC_OscConfig+0x2b0>)
 8001f0a:	689a      	ldr	r2, [r3, #8]
 8001f0c:	f012 0f0c 	tst.w	r2, #12
 8001f10:	d010      	beq.n	8001f34 <HAL_RCC_OscConfig+0xc0>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001f12:	689a      	ldr	r2, [r3, #8]
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8001f14:	f002 020c 	and.w	r2, r2, #12
 8001f18:	2a08      	cmp	r2, #8
 8001f1a:	d102      	bne.n	8001f22 <HAL_RCC_OscConfig+0xae>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001f1c:	685b      	ldr	r3, [r3, #4]
 8001f1e:	0258      	lsls	r0, r3, #9
 8001f20:	d508      	bpl.n	8001f34 <HAL_RCC_OscConfig+0xc0>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001f22:	4a80      	ldr	r2, [pc, #512]	; (8002124 <HAL_RCC_OscConfig+0x2b0>)
 8001f24:	6893      	ldr	r3, [r2, #8]
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001f26:	f003 030c 	and.w	r3, r3, #12
 8001f2a:	2b0c      	cmp	r3, #12
 8001f2c:	d117      	bne.n	8001f5e <HAL_RCC_OscConfig+0xea>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001f2e:	6853      	ldr	r3, [r2, #4]
 8001f30:	0259      	lsls	r1, r3, #9
 8001f32:	d414      	bmi.n	8001f5e <HAL_RCC_OscConfig+0xea>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001f34:	4b7b      	ldr	r3, [pc, #492]	; (8002124 <HAL_RCC_OscConfig+0x2b0>)
 8001f36:	681a      	ldr	r2, [r3, #0]
 8001f38:	0792      	lsls	r2, r2, #30
 8001f3a:	d502      	bpl.n	8001f42 <HAL_RCC_OscConfig+0xce>
 8001f3c:	68e2      	ldr	r2, [r4, #12]
 8001f3e:	2a01      	cmp	r2, #1
 8001f40:	d1c0      	bne.n	8001ec4 <HAL_RCC_OscConfig+0x50>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f42:	681a      	ldr	r2, [r3, #0]
 8001f44:	21f8      	movs	r1, #248	; 0xf8
 8001f46:	fa91 f1a1 	rbit	r1, r1
 8001f4a:	6920      	ldr	r0, [r4, #16]
 8001f4c:	fab1 f181 	clz	r1, r1
 8001f50:	fa00 f101 	lsl.w	r1, r0, r1
 8001f54:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 8001f58:	430a      	orrs	r2, r1
 8001f5a:	601a      	str	r2, [r3, #0]
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001f5c:	e02e      	b.n	8001fbc <HAL_RCC_OscConfig+0x148>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001f5e:	68e2      	ldr	r2, [r4, #12]
 8001f60:	4b72      	ldr	r3, [pc, #456]	; (800212c <HAL_RCC_OscConfig+0x2b8>)
 8001f62:	b1ea      	cbz	r2, 8001fa0 <HAL_RCC_OscConfig+0x12c>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001f64:	2201      	movs	r2, #1
 8001f66:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f68:	f7ff f822 	bl	8000fb0 <HAL_GetTick>

        /* Wait till HSI is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f6c:	4d6d      	ldr	r5, [pc, #436]	; (8002124 <HAL_RCC_OscConfig+0x2b0>)
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f6e:	4606      	mov	r6, r0

        /* Wait till HSI is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f70:	682b      	ldr	r3, [r5, #0]
 8001f72:	486c      	ldr	r0, [pc, #432]	; (8002124 <HAL_RCC_OscConfig+0x2b0>)
 8001f74:	079b      	lsls	r3, r3, #30
 8001f76:	d405      	bmi.n	8001f84 <HAL_RCC_OscConfig+0x110>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001f78:	f7ff f81a 	bl	8000fb0 <HAL_GetTick>
 8001f7c:	1b80      	subs	r0, r0, r6
 8001f7e:	2802      	cmp	r0, #2
 8001f80:	d9f6      	bls.n	8001f70 <HAL_RCC_OscConfig+0xfc>
 8001f82:	e7b2      	b.n	8001eea <HAL_RCC_OscConfig+0x76>
            return HAL_TIMEOUT;
          }       
        } 
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f84:	6803      	ldr	r3, [r0, #0]
 8001f86:	22f8      	movs	r2, #248	; 0xf8
 8001f88:	fa92 f2a2 	rbit	r2, r2
 8001f8c:	6921      	ldr	r1, [r4, #16]
 8001f8e:	fab2 f282 	clz	r2, r2
 8001f92:	fa01 f202 	lsl.w	r2, r1, r2
 8001f96:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8001f9a:	4313      	orrs	r3, r2
 8001f9c:	6003      	str	r3, [r0, #0]
 8001f9e:	e00d      	b.n	8001fbc <HAL_RCC_OscConfig+0x148>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001fa0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001fa2:	f7ff f805 	bl	8000fb0 <HAL_GetTick>
      
        /* Wait till HSI is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001fa6:	4d5f      	ldr	r5, [pc, #380]	; (8002124 <HAL_RCC_OscConfig+0x2b0>)
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001fa8:	4606      	mov	r6, r0
      
        /* Wait till HSI is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001faa:	682b      	ldr	r3, [r5, #0]
 8001fac:	079f      	lsls	r7, r3, #30
 8001fae:	d505      	bpl.n	8001fbc <HAL_RCC_OscConfig+0x148>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001fb0:	f7fe fffe 	bl	8000fb0 <HAL_GetTick>
 8001fb4:	1b80      	subs	r0, r0, r6
 8001fb6:	2802      	cmp	r0, #2
 8001fb8:	d9f7      	bls.n	8001faa <HAL_RCC_OscConfig+0x136>
 8001fba:	e796      	b.n	8001eea <HAL_RCC_OscConfig+0x76>
        } 
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001fbc:	6823      	ldr	r3, [r4, #0]
 8001fbe:	071e      	lsls	r6, r3, #28
 8001fc0:	d403      	bmi.n	8001fca <HAL_RCC_OscConfig+0x156>
        }       
      } 
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001fc2:	6823      	ldr	r3, [r4, #0]
 8001fc4:	075d      	lsls	r5, r3, #29
 8001fc6:	d545      	bpl.n	8002054 <HAL_RCC_OscConfig+0x1e0>
 8001fc8:	e01f      	b.n	800200a <HAL_RCC_OscConfig+0x196>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001fca:	6962      	ldr	r2, [r4, #20]
 8001fcc:	4b58      	ldr	r3, [pc, #352]	; (8002130 <HAL_RCC_OscConfig+0x2bc>)
 8001fce:	b172      	cbz	r2, 8001fee <HAL_RCC_OscConfig+0x17a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001fd0:	2201      	movs	r2, #1
 8001fd2:	601a      	str	r2, [r3, #0]
      
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001fd4:	f7fe ffec 	bl	8000fb0 <HAL_GetTick>
      
      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001fd8:	4d52      	ldr	r5, [pc, #328]	; (8002124 <HAL_RCC_OscConfig+0x2b0>)
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
      
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001fda:	4606      	mov	r6, r0
      
      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001fdc:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8001fde:	0798      	lsls	r0, r3, #30
 8001fe0:	d4ef      	bmi.n	8001fc2 <HAL_RCC_OscConfig+0x14e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001fe2:	f7fe ffe5 	bl	8000fb0 <HAL_GetTick>
 8001fe6:	1b80      	subs	r0, r0, r6
 8001fe8:	2802      	cmp	r0, #2
 8001fea:	d9f7      	bls.n	8001fdc <HAL_RCC_OscConfig+0x168>
 8001fec:	e77d      	b.n	8001eea <HAL_RCC_OscConfig+0x76>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001fee:	601a      	str	r2, [r3, #0]
      
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ff0:	f7fe ffde 	bl	8000fb0 <HAL_GetTick>
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001ff4:	4d4b      	ldr	r5, [pc, #300]	; (8002124 <HAL_RCC_OscConfig+0x2b0>)
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
      
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ff6:	4606      	mov	r6, r0
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001ff8:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8001ffa:	0799      	lsls	r1, r3, #30
 8001ffc:	d5e1      	bpl.n	8001fc2 <HAL_RCC_OscConfig+0x14e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001ffe:	f7fe ffd7 	bl	8000fb0 <HAL_GetTick>
 8002002:	1b80      	subs	r0, r0, r6
 8002004:	2802      	cmp	r0, #2
 8002006:	d9f7      	bls.n	8001ff8 <HAL_RCC_OscConfig+0x184>
 8002008:	e76f      	b.n	8001eea <HAL_RCC_OscConfig+0x76>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
    
    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800200a:	2300      	movs	r3, #0
 800200c:	9301      	str	r3, [sp, #4]
 800200e:	4b45      	ldr	r3, [pc, #276]	; (8002124 <HAL_RCC_OscConfig+0x2b0>)
    
    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8002010:	4d48      	ldr	r5, [pc, #288]	; (8002134 <HAL_RCC_OscConfig+0x2c0>)
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
    
    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8002012:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002014:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002018:	641a      	str	r2, [r3, #64]	; 0x40
 800201a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800201c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002020:	9301      	str	r3, [sp, #4]
 8002022:	9b01      	ldr	r3, [sp, #4]
    
    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8002024:	682b      	ldr	r3, [r5, #0]
 8002026:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800202a:	602b      	str	r3, [r5, #0]
    
    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800202c:	f7fe ffc0 	bl	8000fb0 <HAL_GetTick>
 8002030:	4606      	mov	r6, r0
    
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8002032:	682b      	ldr	r3, [r5, #0]
 8002034:	05da      	lsls	r2, r3, #23
 8002036:	d510      	bpl.n	800205a <HAL_RCC_OscConfig+0x1e6>
        return HAL_TIMEOUT;
      }
    }
    
    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002038:	4b3f      	ldr	r3, [pc, #252]	; (8002138 <HAL_RCC_OscConfig+0x2c4>)
 800203a:	7a22      	ldrb	r2, [r4, #8]
 800203c:	701a      	strb	r2, [r3, #0]
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800203e:	68a3      	ldr	r3, [r4, #8]
 8002040:	b1bb      	cbz	r3, 8002072 <HAL_RCC_OscConfig+0x1fe>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002042:	f7fe ffb5 	bl	8000fb0 <HAL_GetTick>
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002046:	4d37      	ldr	r5, [pc, #220]	; (8002124 <HAL_RCC_OscConfig+0x2b0>)
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002048:	4606      	mov	r6, r0
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800204a:	f241 3788 	movw	r7, #5000	; 0x1388
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800204e:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8002050:	079b      	lsls	r3, r3, #30
 8002052:	d508      	bpl.n	8002066 <HAL_RCC_OscConfig+0x1f2>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002054:	69a2      	ldr	r2, [r4, #24]
 8002056:	b9da      	cbnz	r2, 8002090 <HAL_RCC_OscConfig+0x21c>
 8002058:	e062      	b.n	8002120 <HAL_RCC_OscConfig+0x2ac>
    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
    
    while((PWR->CR & PWR_CR_DBP) == RESET)
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800205a:	f7fe ffa9 	bl	8000fb0 <HAL_GetTick>
 800205e:	1b80      	subs	r0, r0, r6
 8002060:	2802      	cmp	r0, #2
 8002062:	d9e6      	bls.n	8002032 <HAL_RCC_OscConfig+0x1be>
 8002064:	e741      	b.n	8001eea <HAL_RCC_OscConfig+0x76>
      tickstart = HAL_GetTick();
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002066:	f7fe ffa3 	bl	8000fb0 <HAL_GetTick>
 800206a:	1b80      	subs	r0, r0, r6
 800206c:	42b8      	cmp	r0, r7
 800206e:	d9ee      	bls.n	800204e <HAL_RCC_OscConfig+0x1da>
 8002070:	e73b      	b.n	8001eea <HAL_RCC_OscConfig+0x76>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002072:	f7fe ff9d 	bl	8000fb0 <HAL_GetTick>
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002076:	4d2b      	ldr	r5, [pc, #172]	; (8002124 <HAL_RCC_OscConfig+0x2b0>)
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002078:	4606      	mov	r6, r0
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800207a:	f241 3788 	movw	r7, #5000	; 0x1388
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800207e:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8002080:	0798      	lsls	r0, r3, #30
 8002082:	d5e7      	bpl.n	8002054 <HAL_RCC_OscConfig+0x1e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002084:	f7fe ff94 	bl	8000fb0 <HAL_GetTick>
 8002088:	1b80      	subs	r0, r0, r6
 800208a:	42b8      	cmp	r0, r7
 800208c:	d9f7      	bls.n	800207e <HAL_RCC_OscConfig+0x20a>
 800208e:	e72c      	b.n	8001eea <HAL_RCC_OscConfig+0x76>
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002090:	4d24      	ldr	r5, [pc, #144]	; (8002124 <HAL_RCC_OscConfig+0x2b0>)
 8002092:	68ab      	ldr	r3, [r5, #8]
 8002094:	f003 030c 	and.w	r3, r3, #12
 8002098:	2b08      	cmp	r3, #8
 800209a:	f43f af13 	beq.w	8001ec4 <HAL_RCC_OscConfig+0x50>
 800209e:	4e27      	ldr	r6, [pc, #156]	; (800213c <HAL_RCC_OscConfig+0x2c8>)
 80020a0:	2300      	movs	r3, #0
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80020a2:	2a02      	cmp	r2, #2
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
      
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80020a4:	6033      	str	r3, [r6, #0]
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80020a6:	d158      	bne.n	800215a <HAL_RCC_OscConfig+0x2e6>
      
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
        
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80020a8:	f7fe ff82 	bl	8000fb0 <HAL_GetTick>
 80020ac:	4680      	mov	r8, r0
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80020ae:	682b      	ldr	r3, [r5, #0]
 80020b0:	4f1c      	ldr	r7, [pc, #112]	; (8002124 <HAL_RCC_OscConfig+0x2b0>)
 80020b2:	0199      	lsls	r1, r3, #6
 80020b4:	d444      	bmi.n	8002140 <HAL_RCC_OscConfig+0x2cc>
 80020b6:	f647 72c0 	movw	r2, #32704	; 0x7fc0
 80020ba:	fa92 f2a2 	rbit	r2, r2
 80020be:	f44f 3340 	mov.w	r3, #196608	; 0x30000
            return HAL_TIMEOUT;
          }
        }        

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80020c2:	fab2 fc82 	clz	ip, r2
 80020c6:	fa93 f3a3 	rbit	r3, r3
 80020ca:	f04f 6170 	mov.w	r1, #251658240	; 0xf000000
 80020ce:	fab3 fe83 	clz	lr, r3
 80020d2:	fa91 f1a1 	rbit	r1, r1
 80020d6:	f04f 42e0 	mov.w	r2, #1879048192	; 0x70000000
 80020da:	fab1 f581 	clz	r5, r1
 80020de:	fa92 f2a2 	rbit	r2, r2
 80020e2:	69e3      	ldr	r3, [r4, #28]
 80020e4:	fab2 f082 	clz	r0, r2
 80020e8:	6a22      	ldr	r2, [r4, #32]
 80020ea:	ea43 0102 	orr.w	r1, r3, r2
 80020ee:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80020f0:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80020f2:	fa02 f20c 	lsl.w	r2, r2, ip
 80020f6:	4311      	orrs	r1, r2
 80020f8:	085a      	lsrs	r2, r3, #1
 80020fa:	3a01      	subs	r2, #1
 80020fc:	fa02 f30e 	lsl.w	r3, r2, lr
 8002100:	430b      	orrs	r3, r1
 8002102:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8002104:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8002106:	40a9      	lsls	r1, r5
 8002108:	430b      	orrs	r3, r1
 800210a:	4082      	lsls	r2, r0
 800210c:	4313      	orrs	r3, r2
 800210e:	607b      	str	r3, [r7, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002110:	2301      	movs	r3, #1
 8002112:	6033      	str	r3, [r6, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002114:	f7fe ff4c 	bl	8000fb0 <HAL_GetTick>
 8002118:	4604      	mov	r4, r0
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800211a:	683b      	ldr	r3, [r7, #0]
 800211c:	019a      	lsls	r2, r3, #6
 800211e:	d516      	bpl.n	800214e <HAL_RCC_OscConfig+0x2da>
    else
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
 8002120:	2000      	movs	r0, #0
 8002122:	e026      	b.n	8002172 <HAL_RCC_OscConfig+0x2fe>
 8002124:	40023800 	.word	0x40023800
 8002128:	40023802 	.word	0x40023802
 800212c:	42470000 	.word	0x42470000
 8002130:	42470e80 	.word	0x42470e80
 8002134:	40007000 	.word	0x40007000
 8002138:	40023870 	.word	0x40023870
 800213c:	42470060 	.word	0x42470060
        tickstart = HAL_GetTick();
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002140:	f7fe ff36 	bl	8000fb0 <HAL_GetTick>
 8002144:	ebc8 0000 	rsb	r0, r8, r0
 8002148:	2802      	cmp	r0, #2
 800214a:	d9b0      	bls.n	80020ae <HAL_RCC_OscConfig+0x23a>
 800214c:	e6cd      	b.n	8001eea <HAL_RCC_OscConfig+0x76>
        tickstart = HAL_GetTick();
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800214e:	f7fe ff2f 	bl	8000fb0 <HAL_GetTick>
 8002152:	1b00      	subs	r0, r0, r4
 8002154:	2802      	cmp	r0, #2
 8002156:	d9e0      	bls.n	800211a <HAL_RCC_OscConfig+0x2a6>
 8002158:	e6c7      	b.n	8001eea <HAL_RCC_OscConfig+0x76>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800215a:	f7fe ff29 	bl	8000fb0 <HAL_GetTick>
 800215e:	4604      	mov	r4, r0
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002160:	682b      	ldr	r3, [r5, #0]
 8002162:	019b      	lsls	r3, r3, #6
 8002164:	d5dc      	bpl.n	8002120 <HAL_RCC_OscConfig+0x2ac>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002166:	f7fe ff23 	bl	8000fb0 <HAL_GetTick>
 800216a:	1b00      	subs	r0, r0, r4
 800216c:	2802      	cmp	r0, #2
 800216e:	d9f7      	bls.n	8002160 <HAL_RCC_OscConfig+0x2ec>
 8002170:	e6bb      	b.n	8001eea <HAL_RCC_OscConfig+0x76>
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
}
 8002172:	b002      	add	sp, #8
 8002174:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08002178 <HAL_RCC_GetSysClockFreq>:
  uint32_t pllp = 0U;
  uint32_t pllr = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002178:	4930      	ldr	r1, [pc, #192]	; (800223c <HAL_RCC_GetSysClockFreq+0xc4>)
 800217a:	6888      	ldr	r0, [r1, #8]
 800217c:	f000 000c 	and.w	r0, r0, #12
 8002180:	2808      	cmp	r0, #8
 8002182:	d008      	beq.n	8002196 <HAL_RCC_GetSysClockFreq+0x1e>
 8002184:	280c      	cmp	r0, #12
 8002186:	d02f      	beq.n	80021e8 <HAL_RCC_GetSysClockFreq+0x70>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002188:	4a2d      	ldr	r2, [pc, #180]	; (8002240 <HAL_RCC_GetSysClockFreq+0xc8>)
 800218a:	4b2e      	ldr	r3, [pc, #184]	; (8002244 <HAL_RCC_GetSysClockFreq+0xcc>)
 800218c:	2804      	cmp	r0, #4
 800218e:	bf0c      	ite	eq
 8002190:	4618      	moveq	r0, r3
 8002192:	4610      	movne	r0, r2
 8002194:	4770      	bx	lr
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002196:	6848      	ldr	r0, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002198:	684b      	ldr	r3, [r1, #4]
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800219a:	f000 003f 	and.w	r0, r0, #63	; 0x3f
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800219e:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 80021a2:	f647 72c0 	movw	r2, #32704	; 0x7fc0
      {
        /* HSE used as PLL clock source */
        pllvco = ((HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));
 80021a6:	684b      	ldr	r3, [r1, #4]
 80021a8:	fa92 f2a2 	rbit	r2, r2
 80021ac:	f647 71c0 	movw	r1, #32704	; 0x7fc0
 80021b0:	fab2 f282 	clz	r2, r2
 80021b4:	ea01 0103 	and.w	r1, r1, r3
 80021b8:	fa21 f102 	lsr.w	r1, r1, r2
 80021bc:	bf14      	ite	ne
 80021be:	4a21      	ldrne	r2, [pc, #132]	; (8002244 <HAL_RCC_GetSysClockFreq+0xcc>)
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = ((HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));    
 80021c0:	4a1f      	ldreq	r2, [pc, #124]	; (8002240 <HAL_RCC_GetSysClockFreq+0xc8>)
 80021c2:	fbb2 f0f0 	udiv	r0, r2, r0
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> POSITION_VAL(RCC_PLLCFGR_PLLP)) + 1U) *2U);
 80021c6:	4a1d      	ldr	r2, [pc, #116]	; (800223c <HAL_RCC_GetSysClockFreq+0xc4>)
        pllvco = ((HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = ((HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));    
 80021c8:	fb00 f301 	mul.w	r3, r0, r1
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> POSITION_VAL(RCC_PLLCFGR_PLLP)) + 1U) *2U);
 80021cc:	6852      	ldr	r2, [r2, #4]
 80021ce:	f44f 3040 	mov.w	r0, #196608	; 0x30000
 80021d2:	fa90 f0a0 	rbit	r0, r0
 80021d6:	fab0 f080 	clz	r0, r0
      
      sysclockfreq = pllvco/pllp;
 80021da:	f402 3240 	and.w	r2, r2, #196608	; 0x30000
 80021de:	fa22 f000 	lsr.w	r0, r2, r0
 80021e2:	3001      	adds	r0, #1
 80021e4:	0040      	lsls	r0, r0, #1
 80021e6:	e025      	b.n	8002234 <HAL_RCC_GetSysClockFreq+0xbc>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80021e8:	6848      	ldr	r0, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80021ea:	684b      	ldr	r3, [r1, #4]
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80021ec:	f000 003f 	and.w	r0, r0, #63	; 0x3f
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80021f0:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 80021f4:	f647 72c0 	movw	r2, #32704	; 0x7fc0
      {
        /* HSE used as PLL clock source */
        pllvco = ((HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));
 80021f8:	684b      	ldr	r3, [r1, #4]
 80021fa:	fa92 f2a2 	rbit	r2, r2
 80021fe:	f647 71c0 	movw	r1, #32704	; 0x7fc0
 8002202:	fab2 f282 	clz	r2, r2
 8002206:	ea01 0103 	and.w	r1, r1, r3
 800220a:	fa21 f102 	lsr.w	r1, r1, r2
 800220e:	bf14      	ite	ne
 8002210:	4a0c      	ldrne	r2, [pc, #48]	; (8002244 <HAL_RCC_GetSysClockFreq+0xcc>)
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = ((HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));
 8002212:	4a0b      	ldreq	r2, [pc, #44]	; (8002240 <HAL_RCC_GetSysClockFreq+0xc8>)
 8002214:	fbb2 f0f0 	udiv	r0, r2, r0
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> POSITION_VAL(RCC_PLLCFGR_PLLR));
 8002218:	4a08      	ldr	r2, [pc, #32]	; (800223c <HAL_RCC_GetSysClockFreq+0xc4>)
        pllvco = ((HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = ((HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));
 800221a:	fb00 f301 	mul.w	r3, r0, r1
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> POSITION_VAL(RCC_PLLCFGR_PLLR));
 800221e:	6852      	ldr	r2, [r2, #4]
 8002220:	f04f 40e0 	mov.w	r0, #1879048192	; 0x70000000
 8002224:	fa90 f0a0 	rbit	r0, r0
 8002228:	fab0 f080 	clz	r0, r0
      
      sysclockfreq = pllvco/pllr;
 800222c:	f002 42e0 	and.w	r2, r2, #1879048192	; 0x70000000
 8002230:	fa22 f000 	lsr.w	r0, r2, r0
 8002234:	fbb3 f0f0 	udiv	r0, r3, r0
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8002238:	4770      	bx	lr
 800223a:	bf00      	nop
 800223c:	40023800 	.word	0x40023800
 8002240:	00f42400 	.word	0x00f42400
 8002244:	007a1200 	.word	0x007a1200

08002248 <HAL_TIM_Base_Start_IT>:
{
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  
  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002248:	6803      	ldr	r3, [r0, #0]
 800224a:	68da      	ldr	r2, [r3, #12]
 800224c:	f042 0201 	orr.w	r2, r2, #1
 8002250:	60da      	str	r2, [r3, #12]
      
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8002252:	681a      	ldr	r2, [r3, #0]
 8002254:	f042 0201 	orr.w	r2, r2, #1
 8002258:	601a      	str	r2, [r3, #0]
      
  /* Return function status */
  return HAL_OK;
}
 800225a:	2000      	movs	r0, #0
 800225c:	4770      	bx	lr

0800225e <HAL_TIM_ConfigClockSource>:
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef * sClockSourceConfig)    
{
  uint32_t tmpsmcr = 0U;
    
  /* Process Locked */
  __HAL_LOCK(htim);
 800225e:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8002262:	2b01      	cmp	r3, #1
  * @param  sClockSourceConfig: pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral. 
  * @retval HAL status
  */ 
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef * sClockSourceConfig)    
{
 8002264:	b570      	push	{r4, r5, r6, lr}
 8002266:	f04f 0302 	mov.w	r3, #2
  uint32_t tmpsmcr = 0U;
    
  /* Process Locked */
  __HAL_LOCK(htim);
 800226a:	f000 80b0 	beq.w	80023ce <HAL_TIM_ConfigClockSource+0x170>
  
  htim->State = HAL_TIM_STATE_BUSY;
 800226e:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  
  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
  
  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002272:	6803      	ldr	r3, [r0, #0]
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef * sClockSourceConfig)    
{
  uint32_t tmpsmcr = 0U;
    
  /* Process Locked */
  __HAL_LOCK(htim);
 8002274:	2201      	movs	r2, #1
 8002276:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
  
  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
  
  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800227a:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800227c:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 8002280:	f022 0277 	bic.w	r2, r2, #119	; 0x77
  htim->Instance->SMCR = tmpsmcr;
 8002284:	609a      	str	r2, [r3, #8]
  
  switch (sClockSourceConfig->ClockSource)
 8002286:	680a      	ldr	r2, [r1, #0]
 8002288:	2a40      	cmp	r2, #64	; 0x40
 800228a:	d077      	beq.n	800237c <HAL_TIM_ConfigClockSource+0x11e>
 800228c:	d818      	bhi.n	80022c0 <HAL_TIM_ConfigClockSource+0x62>
 800228e:	2a10      	cmp	r2, #16
 8002290:	f000 808b 	beq.w	80023aa <HAL_TIM_ConfigClockSource+0x14c>
 8002294:	d808      	bhi.n	80022a8 <HAL_TIM_ConfigClockSource+0x4a>
 8002296:	2a00      	cmp	r2, #0
 8002298:	f040 8093 	bne.w	80023c2 <HAL_TIM_ConfigClockSource+0x164>
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t TIM_ITRx)
{
  uint32_t tmpsmcr = 0U;
  
   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 800229c:	689a      	ldr	r2, [r3, #8]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 800229e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 80022a2:	f042 0207 	orr.w	r2, r2, #7
 80022a6:	e08b      	b.n	80023c0 <HAL_TIM_ConfigClockSource+0x162>
  tmpsmcr = htim->Instance->SMCR;
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
  htim->Instance->SMCR = tmpsmcr;
  
  switch (sClockSourceConfig->ClockSource)
 80022a8:	2a20      	cmp	r2, #32
 80022aa:	f000 8084 	beq.w	80023b6 <HAL_TIM_ConfigClockSource+0x158>
 80022ae:	2a30      	cmp	r2, #48	; 0x30
 80022b0:	f040 8087 	bne.w	80023c2 <HAL_TIM_ConfigClockSource+0x164>
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t TIM_ITRx)
{
  uint32_t tmpsmcr = 0U;
  
   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 80022b4:	689a      	ldr	r2, [r3, #8]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 80022b6:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 80022ba:	f042 0237 	orr.w	r2, r2, #55	; 0x37
 80022be:	e07f      	b.n	80023c0 <HAL_TIM_ConfigClockSource+0x162>
  tmpsmcr = htim->Instance->SMCR;
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
  htim->Instance->SMCR = tmpsmcr;
  
  switch (sClockSourceConfig->ClockSource)
 80022c0:	2a70      	cmp	r2, #112	; 0x70
 80022c2:	d035      	beq.n	8002330 <HAL_TIM_ConfigClockSource+0xd2>
 80022c4:	d81b      	bhi.n	80022fe <HAL_TIM_ConfigClockSource+0xa0>
 80022c6:	2a50      	cmp	r2, #80	; 0x50
 80022c8:	d041      	beq.n	800234e <HAL_TIM_ConfigClockSource+0xf0>
 80022ca:	2a60      	cmp	r2, #96	; 0x60
 80022cc:	d179      	bne.n	80023c2 <HAL_TIM_ConfigClockSource+0x164>
{
  uint32_t tmpccmr1 = 0U;
  uint32_t tmpccer = 0U;
  
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80022ce:	6a1c      	ldr	r4, [r3, #32]

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance, 
 80022d0:	684d      	ldr	r5, [r1, #4]
 80022d2:	68ce      	ldr	r6, [r1, #12]
{
  uint32_t tmpccmr1 = 0U;
  uint32_t tmpccer = 0U;
  
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80022d4:	f024 0410 	bic.w	r4, r4, #16
 80022d8:	621c      	str	r4, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80022da:	6999      	ldr	r1, [r3, #24]
  tmpccer = TIMx->CCER;
 80022dc:	6a1a      	ldr	r2, [r3, #32]
  
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80022de:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccmr1 |= (TIM_ICFilter << 12U);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80022e2:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 80022e6:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80022ea:	ea41 3106 	orr.w	r1, r1, r6, lsl #12
  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
  tmpccer |= (TIM_ICPolarity << 4U);

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80022ee:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 80022f0:	621a      	str	r2, [r3, #32]
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t TIM_ITRx)
{
  uint32_t tmpsmcr = 0U;
  
   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 80022f2:	689a      	ldr	r2, [r3, #8]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 80022f4:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 80022f8:	f042 0267 	orr.w	r2, r2, #103	; 0x67
 80022fc:	e060      	b.n	80023c0 <HAL_TIM_ConfigClockSource+0x162>
  tmpsmcr = htim->Instance->SMCR;
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
  htim->Instance->SMCR = tmpsmcr;
  
  switch (sClockSourceConfig->ClockSource)
 80022fe:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 8002302:	d011      	beq.n	8002328 <HAL_TIM_ConfigClockSource+0xca>
 8002304:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 8002308:	d15b      	bne.n	80023c2 <HAL_TIM_ConfigClockSource+0x164>
static void TIM_ETR_SetConfig(TIM_TypeDef* TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
  uint32_t tmpsmcr = 0U;

  tmpsmcr = TIMx->SMCR;
 800230a:	689c      	ldr	r4, [r3, #8]
 800230c:	688d      	ldr	r5, [r1, #8]
 800230e:	684a      	ldr	r2, [r1, #4]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 8002310:	68c9      	ldr	r1, [r1, #12]
 8002312:	432a      	orrs	r2, r5
 8002314:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
 8002318:	4322      	orrs	r2, r4
 800231a:	ea42 2201 	orr.w	r2, r2, r1, lsl #8

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800231e:	609a      	str	r2, [r3, #8]
      TIM_ETR_SetConfig(htim->Instance, 
                        sClockSourceConfig->ClockPrescaler, 
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002320:	689a      	ldr	r2, [r3, #8]
 8002322:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002326:	e04b      	b.n	80023c0 <HAL_TIM_ConfigClockSource+0x162>
    case TIM_CLOCKSOURCE_INTERNAL:
    { 
      assert_param(IS_TIM_INSTANCE(htim->Instance));
      
      /* Disable slave mode to clock the prescaler directly with the internal clock */
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8002328:	689a      	ldr	r2, [r3, #8]
 800232a:	f022 0207 	bic.w	r2, r2, #7
 800232e:	e047      	b.n	80023c0 <HAL_TIM_ConfigClockSource+0x162>
static void TIM_ETR_SetConfig(TIM_TypeDef* TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
  uint32_t tmpsmcr = 0U;

  tmpsmcr = TIMx->SMCR;
 8002330:	689c      	ldr	r4, [r3, #8]
 8002332:	688d      	ldr	r5, [r1, #8]
 8002334:	684a      	ldr	r2, [r1, #4]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 8002336:	68c9      	ldr	r1, [r1, #12]
 8002338:	432a      	orrs	r2, r5
 800233a:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
 800233e:	4322      	orrs	r2, r4
 8002340:	ea42 2201 	orr.w	r2, r2, r1, lsl #8

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002344:	609a      	str	r2, [r3, #8]
      TIM_ETR_SetConfig(htim->Instance, 
                        sClockSourceConfig->ClockPrescaler, 
                        sClockSourceConfig->ClockPolarity, 
                        sClockSourceConfig->ClockFilter);
      /* Get the TIMx SMCR register value */
      tmpsmcr = htim->Instance->SMCR;
 8002346:	689a      	ldr	r2, [r3, #8]
      /* Reset the SMS and TS Bits */
      tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002348:	f042 0277 	orr.w	r2, r2, #119	; 0x77
 800234c:	e038      	b.n	80023c0 <HAL_TIM_ConfigClockSource+0x162>
{
  uint32_t tmpccmr1 = 0U;
  uint32_t tmpccer = 0U;
  
  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800234e:	6a1a      	ldr	r2, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002350:	6a1c      	ldr	r4, [r3, #32]

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance, 
 8002352:	684d      	ldr	r5, [r1, #4]
 8002354:	68ce      	ldr	r6, [r1, #12]
  uint32_t tmpccmr1 = 0U;
  uint32_t tmpccer = 0U;
  
  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002356:	f024 0401 	bic.w	r4, r4, #1
 800235a:	621c      	str	r4, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;    
 800235c:	6999      	ldr	r1, [r3, #24]
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
  tmpccmr1 |= (TIM_ICFilter << 4U);
  
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800235e:	f022 020a 	bic.w	r2, r2, #10
  tmpccer = TIMx->CCER;
  TIMx->CCER &= ~TIM_CCER_CC1E;
  tmpccmr1 = TIMx->CCMR1;    
  
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002362:	f021 01f0 	bic.w	r1, r1, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
  
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
  tmpccer |= TIM_ICPolarity;
 8002366:	432a      	orrs	r2, r5
  TIMx->CCER &= ~TIM_CCER_CC1E;
  tmpccmr1 = TIMx->CCMR1;    
  
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002368:	ea41 1106 	orr.w	r1, r1, r6, lsl #4
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
  tmpccer |= TIM_ICPolarity;
  
  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800236c:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 800236e:	621a      	str	r2, [r3, #32]
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t TIM_ITRx)
{
  uint32_t tmpsmcr = 0U;
  
   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 8002370:	689a      	ldr	r2, [r3, #8]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 8002372:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 8002376:	f042 0257 	orr.w	r2, r2, #87	; 0x57
 800237a:	e021      	b.n	80023c0 <HAL_TIM_ConfigClockSource+0x162>
{
  uint32_t tmpccmr1 = 0U;
  uint32_t tmpccer = 0U;
  
  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800237c:	6a1a      	ldr	r2, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800237e:	6a1c      	ldr	r4, [r3, #32]

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance, 
 8002380:	684d      	ldr	r5, [r1, #4]
 8002382:	68ce      	ldr	r6, [r1, #12]
  uint32_t tmpccmr1 = 0U;
  uint32_t tmpccer = 0U;
  
  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002384:	f024 0401 	bic.w	r4, r4, #1
 8002388:	621c      	str	r4, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;    
 800238a:	6999      	ldr	r1, [r3, #24]
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
  tmpccmr1 |= (TIM_ICFilter << 4U);
  
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800238c:	f022 020a 	bic.w	r2, r2, #10
  tmpccer = TIMx->CCER;
  TIMx->CCER &= ~TIM_CCER_CC1E;
  tmpccmr1 = TIMx->CCMR1;    
  
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002390:	f021 01f0 	bic.w	r1, r1, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
  
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
  tmpccer |= TIM_ICPolarity;
 8002394:	432a      	orrs	r2, r5
  TIMx->CCER &= ~TIM_CCER_CC1E;
  tmpccmr1 = TIMx->CCMR1;    
  
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002396:	ea41 1106 	orr.w	r1, r1, r6, lsl #4
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
  tmpccer |= TIM_ICPolarity;
  
  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800239a:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 800239c:	621a      	str	r2, [r3, #32]
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t TIM_ITRx)
{
  uint32_t tmpsmcr = 0U;
  
   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 800239e:	689a      	ldr	r2, [r3, #8]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 80023a0:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 80023a4:	f042 0247 	orr.w	r2, r2, #71	; 0x47
 80023a8:	e00a      	b.n	80023c0 <HAL_TIM_ConfigClockSource+0x162>
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t TIM_ITRx)
{
  uint32_t tmpsmcr = 0U;
  
   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 80023aa:	689a      	ldr	r2, [r3, #8]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 80023ac:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 80023b0:	f042 0217 	orr.w	r2, r2, #23
 80023b4:	e004      	b.n	80023c0 <HAL_TIM_ConfigClockSource+0x162>
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t TIM_ITRx)
{
  uint32_t tmpsmcr = 0U;
  
   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 80023b6:	689a      	ldr	r2, [r3, #8]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 80023b8:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 80023bc:	f042 0227 	orr.w	r2, r2, #39	; 0x27
   /* Write to TIMx SMCR */
   TIMx->SMCR = tmpsmcr;
 80023c0:	609a      	str	r2, [r3, #8]
    break;
    
    default:
    break;    
  }
  htim->State = HAL_TIM_STATE_READY;
 80023c2:	2301      	movs	r3, #1
 80023c4:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  
  __HAL_UNLOCK(htim);
 80023c8:	2300      	movs	r3, #0
 80023ca:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef * sClockSourceConfig)    
{
  uint32_t tmpsmcr = 0U;
    
  /* Process Locked */
  __HAL_LOCK(htim);
 80023ce:	4618      	mov	r0, r3
  htim->State = HAL_TIM_STATE_READY;
  
  __HAL_UNLOCK(htim);
  
  return HAL_OK;
}
 80023d0:	bd70      	pop	{r4, r5, r6, pc}

080023d2 <HAL_TIM_OC_DelayElapsedCallback>:
 80023d2:	4770      	bx	lr

080023d4 <HAL_TIM_IC_CaptureCallback>:
 80023d4:	4770      	bx	lr

080023d6 <HAL_TIM_PWM_PulseFinishedCallback>:
 80023d6:	4770      	bx	lr

080023d8 <HAL_TIM_TriggerCallback>:
 80023d8:	4770      	bx	lr

080023da <HAL_TIM_IRQHandler>:
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80023da:	6803      	ldr	r3, [r0, #0]
 80023dc:	691a      	ldr	r2, [r3, #16]
 80023de:	0791      	lsls	r1, r2, #30
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80023e0:	b510      	push	{r4, lr}
 80023e2:	4604      	mov	r4, r0
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80023e4:	d514      	bpl.n	8002410 <HAL_TIM_IRQHandler+0x36>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 80023e6:	68da      	ldr	r2, [r3, #12]
 80023e8:	0792      	lsls	r2, r2, #30
 80023ea:	d511      	bpl.n	8002410 <HAL_TIM_IRQHandler+0x36>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80023ec:	f06f 0202 	mvn.w	r2, #2
 80023f0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
        
        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80023f2:	699b      	ldr	r3, [r3, #24]
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80023f4:	2201      	movs	r2, #1
        
        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80023f6:	079b      	lsls	r3, r3, #30
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80023f8:	7602      	strb	r2, [r0, #24]
        
        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80023fa:	d002      	beq.n	8002402 <HAL_TIM_IRQHandler+0x28>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 80023fc:	f7ff ffea 	bl	80023d4 <HAL_TIM_IC_CaptureCallback>
 8002400:	e004      	b.n	800240c <HAL_TIM_IRQHandler+0x32>
        }
        /* Output compare event */
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002402:	f7ff ffe6 	bl	80023d2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002406:	4620      	mov	r0, r4
 8002408:	f7ff ffe5 	bl	80023d6 <HAL_TIM_PWM_PulseFinishedCallback>
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800240c:	2300      	movs	r3, #0
 800240e:	7623      	strb	r3, [r4, #24]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002410:	6823      	ldr	r3, [r4, #0]
 8002412:	691a      	ldr	r2, [r3, #16]
 8002414:	0750      	lsls	r0, r2, #29
 8002416:	d516      	bpl.n	8002446 <HAL_TIM_IRQHandler+0x6c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 8002418:	68da      	ldr	r2, [r3, #12]
 800241a:	0751      	lsls	r1, r2, #29
 800241c:	d513      	bpl.n	8002446 <HAL_TIM_IRQHandler+0x6c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800241e:	f06f 0204 	mvn.w	r2, #4
 8002422:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002424:	699b      	ldr	r3, [r3, #24]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002426:	2202      	movs	r2, #2
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002428:	f413 7f40 	tst.w	r3, #768	; 0x300
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800242c:	7622      	strb	r2, [r4, #24]
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 800242e:	4620      	mov	r0, r4
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002430:	d002      	beq.n	8002438 <HAL_TIM_IRQHandler+0x5e>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8002432:	f7ff ffcf 	bl	80023d4 <HAL_TIM_IC_CaptureCallback>
 8002436:	e004      	b.n	8002442 <HAL_TIM_IRQHandler+0x68>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002438:	f7ff ffcb 	bl	80023d2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800243c:	4620      	mov	r0, r4
 800243e:	f7ff ffca 	bl	80023d6 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002442:	2300      	movs	r3, #0
 8002444:	7623      	strb	r3, [r4, #24]
    }
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002446:	6823      	ldr	r3, [r4, #0]
 8002448:	691a      	ldr	r2, [r3, #16]
 800244a:	0712      	lsls	r2, r2, #28
 800244c:	d515      	bpl.n	800247a <HAL_TIM_IRQHandler+0xa0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 800244e:	68da      	ldr	r2, [r3, #12]
 8002450:	0710      	lsls	r0, r2, #28
 8002452:	d512      	bpl.n	800247a <HAL_TIM_IRQHandler+0xa0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002454:	f06f 0208 	mvn.w	r2, #8
 8002458:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800245a:	69db      	ldr	r3, [r3, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800245c:	2204      	movs	r2, #4
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800245e:	0799      	lsls	r1, r3, #30
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002460:	7622      	strb	r2, [r4, #24]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8002462:	4620      	mov	r0, r4
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002464:	d002      	beq.n	800246c <HAL_TIM_IRQHandler+0x92>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8002466:	f7ff ffb5 	bl	80023d4 <HAL_TIM_IC_CaptureCallback>
 800246a:	e004      	b.n	8002476 <HAL_TIM_IRQHandler+0x9c>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800246c:	f7ff ffb1 	bl	80023d2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim); 
 8002470:	4620      	mov	r0, r4
 8002472:	f7ff ffb0 	bl	80023d6 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002476:	2300      	movs	r3, #0
 8002478:	7623      	strb	r3, [r4, #24]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800247a:	6823      	ldr	r3, [r4, #0]
 800247c:	691a      	ldr	r2, [r3, #16]
 800247e:	06d2      	lsls	r2, r2, #27
 8002480:	d516      	bpl.n	80024b0 <HAL_TIM_IRQHandler+0xd6>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 8002482:	68da      	ldr	r2, [r3, #12]
 8002484:	06d0      	lsls	r0, r2, #27
 8002486:	d513      	bpl.n	80024b0 <HAL_TIM_IRQHandler+0xd6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002488:	f06f 0210 	mvn.w	r2, #16
 800248c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800248e:	69db      	ldr	r3, [r3, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002490:	2208      	movs	r2, #8
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002492:	f413 7f40 	tst.w	r3, #768	; 0x300
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002496:	7622      	strb	r2, [r4, #24]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8002498:	4620      	mov	r0, r4
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800249a:	d002      	beq.n	80024a2 <HAL_TIM_IRQHandler+0xc8>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 800249c:	f7ff ff9a 	bl	80023d4 <HAL_TIM_IC_CaptureCallback>
 80024a0:	e004      	b.n	80024ac <HAL_TIM_IRQHandler+0xd2>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80024a2:	f7ff ff96 	bl	80023d2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80024a6:	4620      	mov	r0, r4
 80024a8:	f7ff ff95 	bl	80023d6 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80024ac:	2300      	movs	r3, #0
 80024ae:	7623      	strb	r3, [r4, #24]
    }
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80024b0:	6823      	ldr	r3, [r4, #0]
 80024b2:	691a      	ldr	r2, [r3, #16]
 80024b4:	07d1      	lsls	r1, r2, #31
 80024b6:	d508      	bpl.n	80024ca <HAL_TIM_IRQHandler+0xf0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 80024b8:	68da      	ldr	r2, [r3, #12]
 80024ba:	07d2      	lsls	r2, r2, #31
 80024bc:	d505      	bpl.n	80024ca <HAL_TIM_IRQHandler+0xf0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80024be:	f06f 0201 	mvn.w	r2, #1
 80024c2:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 80024c4:	4620      	mov	r0, r4
 80024c6:	f000 fbcf 	bl	8002c68 <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80024ca:	6823      	ldr	r3, [r4, #0]
 80024cc:	691a      	ldr	r2, [r3, #16]
 80024ce:	0610      	lsls	r0, r2, #24
 80024d0:	d508      	bpl.n	80024e4 <HAL_TIM_IRQHandler+0x10a>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 80024d2:	68da      	ldr	r2, [r3, #12]
 80024d4:	0611      	lsls	r1, r2, #24
 80024d6:	d505      	bpl.n	80024e4 <HAL_TIM_IRQHandler+0x10a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80024d8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80024dc:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 80024de:	4620      	mov	r0, r4
 80024e0:	f000 f8bf 	bl	8002662 <HAL_TIMEx_BreakCallback>
    }
  }
  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80024e4:	6823      	ldr	r3, [r4, #0]
 80024e6:	691a      	ldr	r2, [r3, #16]
 80024e8:	0652      	lsls	r2, r2, #25
 80024ea:	d508      	bpl.n	80024fe <HAL_TIM_IRQHandler+0x124>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 80024ec:	68da      	ldr	r2, [r3, #12]
 80024ee:	0650      	lsls	r0, r2, #25
 80024f0:	d505      	bpl.n	80024fe <HAL_TIM_IRQHandler+0x124>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80024f2:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80024f6:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 80024f8:	4620      	mov	r0, r4
 80024fa:	f7ff ff6d 	bl	80023d8 <HAL_TIM_TriggerCallback>
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80024fe:	6823      	ldr	r3, [r4, #0]
 8002500:	691a      	ldr	r2, [r3, #16]
 8002502:	0691      	lsls	r1, r2, #26
 8002504:	d50a      	bpl.n	800251c <HAL_TIM_IRQHandler+0x142>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 8002506:	68da      	ldr	r2, [r3, #12]
 8002508:	0692      	lsls	r2, r2, #26
 800250a:	d507      	bpl.n	800251c <HAL_TIM_IRQHandler+0x142>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800250c:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutationCallback(htim);
 8002510:	4620      	mov	r0, r4
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002512:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
    }
  }
}
 8002514:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
      HAL_TIMEx_CommutationCallback(htim);
 8002518:	f000 b8a2 	b.w	8002660 <HAL_TIMEx_CommutationCallback>
 800251c:	bd10      	pop	{r4, pc}
	...

08002520 <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1 = 0U;
  tmpcr1 = TIMx->CR1;
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 8002520:	4a2e      	ldr	r2, [pc, #184]	; (80025dc <TIM_Base_SetConfig+0xbc>)
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
  uint32_t tmpcr1 = 0U;
  tmpcr1 = TIMx->CR1;
 8002522:	6803      	ldr	r3, [r0, #0]
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 8002524:	4290      	cmp	r0, r2
 8002526:	d012      	beq.n	800254e <TIM_Base_SetConfig+0x2e>
 8002528:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800252c:	d00f      	beq.n	800254e <TIM_Base_SetConfig+0x2e>
 800252e:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8002532:	4290      	cmp	r0, r2
 8002534:	d00b      	beq.n	800254e <TIM_Base_SetConfig+0x2e>
 8002536:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800253a:	4290      	cmp	r0, r2
 800253c:	d007      	beq.n	800254e <TIM_Base_SetConfig+0x2e>
 800253e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002542:	4290      	cmp	r0, r2
 8002544:	d003      	beq.n	800254e <TIM_Base_SetConfig+0x2e>
 8002546:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 800254a:	4290      	cmp	r0, r2
 800254c:	d118      	bne.n	8002580 <TIM_Base_SetConfig+0x60>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
 800254e:	684a      	ldr	r2, [r1, #4]
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002550:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8002554:	4313      	orrs	r3, r2
  }
 
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 8002556:	4a21      	ldr	r2, [pc, #132]	; (80025dc <TIM_Base_SetConfig+0xbc>)
 8002558:	4290      	cmp	r0, r2
 800255a:	d037      	beq.n	80025cc <TIM_Base_SetConfig+0xac>
 800255c:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8002560:	d034      	beq.n	80025cc <TIM_Base_SetConfig+0xac>
 8002562:	4a1f      	ldr	r2, [pc, #124]	; (80025e0 <TIM_Base_SetConfig+0xc0>)
 8002564:	4290      	cmp	r0, r2
 8002566:	d031      	beq.n	80025cc <TIM_Base_SetConfig+0xac>
 8002568:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800256c:	4290      	cmp	r0, r2
 800256e:	d02d      	beq.n	80025cc <TIM_Base_SetConfig+0xac>
 8002570:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002574:	4290      	cmp	r0, r2
 8002576:	d029      	beq.n	80025cc <TIM_Base_SetConfig+0xac>
 8002578:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 800257c:	4290      	cmp	r0, r2
 800257e:	d025      	beq.n	80025cc <TIM_Base_SetConfig+0xac>
 8002580:	4a18      	ldr	r2, [pc, #96]	; (80025e4 <TIM_Base_SetConfig+0xc4>)
 8002582:	4290      	cmp	r0, r2
 8002584:	d022      	beq.n	80025cc <TIM_Base_SetConfig+0xac>
 8002586:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800258a:	4290      	cmp	r0, r2
 800258c:	d01e      	beq.n	80025cc <TIM_Base_SetConfig+0xac>
 800258e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002592:	4290      	cmp	r0, r2
 8002594:	d01a      	beq.n	80025cc <TIM_Base_SetConfig+0xac>
 8002596:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 800259a:	4290      	cmp	r0, r2
 800259c:	d016      	beq.n	80025cc <TIM_Base_SetConfig+0xac>
 800259e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80025a2:	4290      	cmp	r0, r2
 80025a4:	d012      	beq.n	80025cc <TIM_Base_SetConfig+0xac>
 80025a6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80025aa:	4290      	cmp	r0, r2
 80025ac:	d00e      	beq.n	80025cc <TIM_Base_SetConfig+0xac>
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
  }

  TIMx->CR1 = tmpcr1;
 80025ae:	6003      	str	r3, [r0, #0]

  /* Set the Auto-reload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80025b0:	688b      	ldr	r3, [r1, #8]
 80025b2:	62c3      	str	r3, [r0, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 80025b4:	680b      	ldr	r3, [r1, #0]
 80025b6:	6283      	str	r3, [r0, #40]	; 0x28
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)  
 80025b8:	4b08      	ldr	r3, [pc, #32]	; (80025dc <TIM_Base_SetConfig+0xbc>)
 80025ba:	4298      	cmp	r0, r3
 80025bc:	d00b      	beq.n	80025d6 <TIM_Base_SetConfig+0xb6>
 80025be:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80025c2:	4298      	cmp	r0, r3
 80025c4:	d007      	beq.n	80025d6 <TIM_Base_SetConfig+0xb6>
    TIMx->RCR = Structure->RepetitionCounter;
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80025c6:	2301      	movs	r3, #1
 80025c8:	6143      	str	r3, [r0, #20]
}
 80025ca:	4770      	bx	lr
 
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80025cc:	68ca      	ldr	r2, [r1, #12]
  }
 
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80025ce:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80025d2:	4313      	orrs	r3, r2
 80025d4:	e7eb      	b.n	80025ae <TIM_Base_SetConfig+0x8e>
  TIMx->PSC = (uint32_t)Structure->Prescaler;
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)  
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80025d6:	690b      	ldr	r3, [r1, #16]
 80025d8:	6303      	str	r3, [r0, #48]	; 0x30
 80025da:	e7f4      	b.n	80025c6 <TIM_Base_SetConfig+0xa6>
 80025dc:	40010000 	.word	0x40010000
 80025e0:	40000400 	.word	0x40000400
 80025e4:	40014000 	.word	0x40014000

080025e8 <HAL_TIM_Base_Init>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{ 
 80025e8:	b510      	push	{r4, lr}
  /* Check the TIM handle allocation */
  if(htim == NULL)
 80025ea:	4604      	mov	r4, r0
 80025ec:	b1a0      	cbz	r0, 8002618 <HAL_TIM_Base_Init+0x30>
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance)); 
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  
  if(htim->State == HAL_TIM_STATE_RESET)
 80025ee:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 80025f2:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80025f6:	b91b      	cbnz	r3, 8002600 <HAL_TIM_Base_Init+0x18>
  {  
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80025f8:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80025fc:	f000 fe2e 	bl	800325c <HAL_TIM_Base_MspInit>
  }
  
  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 8002600:	2302      	movs	r3, #2
 8002602:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  
  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8002606:	6820      	ldr	r0, [r4, #0]
 8002608:	1d21      	adds	r1, r4, #4
 800260a:	f7ff ff89 	bl	8002520 <TIM_Base_SetConfig>
  
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 800260e:	2301      	movs	r3, #1
 8002610:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  
  return HAL_OK;
 8002614:	2000      	movs	r0, #0
 8002616:	bd10      	pop	{r4, pc}
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{ 
  /* Check the TIM handle allocation */
  if(htim == NULL)
  {
    return HAL_ERROR;
 8002618:	2001      	movs	r0, #1
  
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
  
  return HAL_OK;
}
 800261a:	bd10      	pop	{r4, pc}

0800261c <HAL_TIMEx_MasterConfigSynchronization>:
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
  
  __HAL_LOCK(htim);
 800261c:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8002620:	2b01      	cmp	r3, #1
  *         contains the selected trigger output (TRGO) and the Master/Slave 
  *         mode. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim, TIM_MasterConfigTypeDef * sMasterConfig)
{
 8002622:	b510      	push	{r4, lr}
 8002624:	f04f 0302 	mov.w	r3, #2
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
  
  __HAL_LOCK(htim);
 8002628:	d018      	beq.n	800265c <HAL_TIMEx_MasterConfigSynchronization+0x40>
  
  htim->State = HAL_TIM_STATE_BUSY;
 800262a:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 800262e:	6803      	ldr	r3, [r0, #0]
 8002630:	685a      	ldr	r2, [r3, #4]
 8002632:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8002636:	605a      	str	r2, [r3, #4]
  /* Select the TRGO source */
  htim->Instance->CR2 |= sMasterConfig->MasterOutputTrigger;
 8002638:	685c      	ldr	r4, [r3, #4]
 800263a:	680a      	ldr	r2, [r1, #0]
 800263c:	4322      	orrs	r2, r4
 800263e:	605a      	str	r2, [r3, #4]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 8002640:	689a      	ldr	r2, [r3, #8]
 8002642:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002646:	609a      	str	r2, [r3, #8]
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8002648:	689c      	ldr	r4, [r3, #8]
 800264a:	684a      	ldr	r2, [r1, #4]
 800264c:	4322      	orrs	r2, r4
 800264e:	609a      	str	r2, [r3, #8]
  
  htim->State = HAL_TIM_STATE_READY;
 8002650:	2301      	movs	r3, #1
 8002652:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  
  __HAL_UNLOCK(htim);
 8002656:	2300      	movs	r3, #0
 8002658:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
  
  __HAL_LOCK(htim);
 800265c:	4618      	mov	r0, r3
  htim->State = HAL_TIM_STATE_READY;
  
  __HAL_UNLOCK(htim);
  
  return HAL_OK;
} 
 800265e:	bd10      	pop	{r4, pc}

08002660 <HAL_TIMEx_CommutationCallback>:
 8002660:	4770      	bx	lr

08002662 <HAL_TIMEx_BreakCallback>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002662:	4770      	bx	lr

08002664 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002664:	6803      	ldr	r3, [r0, #0]
 8002666:	68da      	ldr	r2, [r3, #12]
 8002668:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800266c:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800266e:	695a      	ldr	r2, [r3, #20]
 8002670:	f022 0201 	bic.w	r2, r2, #1
 8002674:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002676:	2320      	movs	r3, #32
 8002678:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
 800267c:	4770      	bx	lr
	...

08002680 <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002680:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
  assert_param(IS_UART_PARITY(huart->Init.Parity));
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = huart->Instance->CR2;
 8002684:	6807      	ldr	r7, [r0, #0]
 8002686:	693b      	ldr	r3, [r7, #16]
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002688:	4604      	mov	r4, r0

  /*-------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = huart->Instance->CR2;

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 800268a:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000

  /* Configure the UART Stop Bits: Set STOP[13:12] bits according to huart->Init.StopBits value */
  tmpreg |= (uint32_t)huart->Init.StopBits;
 800268e:	68c3      	ldr	r3, [r0, #12]
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002690:	68a1      	ldr	r1, [r4, #8]
 8002692:	69c0      	ldr	r0, [r0, #28]

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);

  /* Configure the UART Stop Bits: Set STOP[13:12] bits according to huart->Init.StopBits value */
  tmpreg |= (uint32_t)huart->Init.StopBits;
 8002694:	4313      	orrs	r3, r2
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002696:	6922      	ldr	r2, [r4, #16]

  /* Configure the UART Stop Bits: Set STOP[13:12] bits according to huart->Init.StopBits value */
  tmpreg |= (uint32_t)huart->Init.StopBits;
  
  /* Write to USART CR2 */
  WRITE_REG(huart->Instance->CR2, (uint32_t)tmpreg);
 8002698:	613b      	str	r3, [r7, #16]

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = huart->Instance->CR1;
 800269a:	68fb      	ldr	r3, [r7, #12]
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800269c:	4311      	orrs	r1, r2
 800269e:	6962      	ldr	r2, [r4, #20]

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = huart->Instance->CR1;

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 80026a0:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80026a4:	430a      	orrs	r2, r1
 80026a6:	4302      	orrs	r2, r0

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = huart->Instance->CR1;

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 80026a8:	f023 030c 	bic.w	r3, r3, #12
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80026ac:	4313      	orrs	r3, r2
  
  /* Write to USART CR1 */
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 80026ae:	60fb      	str	r3, [r7, #12]
  
  /*-------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = huart->Instance->CR3;
 80026b0:	697b      	ldr	r3, [r7, #20]
  
  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE));
 80026b2:	f423 7240 	bic.w	r2, r3, #768	; 0x300
  
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  tmpreg |= huart->Init.HwFlowCtl;
 80026b6:	69a3      	ldr	r3, [r4, #24]
  
  /* Write to USART CR3 */
  WRITE_REG(huart->Instance->CR3, (uint32_t)tmpreg);
  
  /* Check the Over Sampling */
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80026b8:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
  
  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE));
  
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  tmpreg |= huart->Init.HwFlowCtl;
 80026bc:	ea43 0302 	orr.w	r3, r3, r2
  
  /* Write to USART CR3 */
  WRITE_REG(huart->Instance->CR3, (uint32_t)tmpreg);
 80026c0:	617b      	str	r3, [r7, #20]
 80026c2:	4b7c      	ldr	r3, [pc, #496]	; (80028b4 <UART_SetConfig+0x234>)
  
  /* Check the Over Sampling */
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80026c4:	d17c      	bne.n	80027c0 <UART_SetConfig+0x140>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 80026c6:	429f      	cmp	r7, r3
 80026c8:	d003      	beq.n	80026d2 <UART_SetConfig+0x52>
 80026ca:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80026ce:	429f      	cmp	r7, r3
 80026d0:	d131      	bne.n	8002736 <UART_SetConfig+0xb6>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 80026d2:	f7ff fbb7 	bl	8001e44 <HAL_RCC_GetPCLK2Freq>
 80026d6:	6863      	ldr	r3, [r4, #4]
 80026d8:	2519      	movs	r5, #25
 80026da:	ea4f 0843 	mov.w	r8, r3, lsl #1
 80026de:	4368      	muls	r0, r5
 80026e0:	fbb0 f8f8 	udiv	r8, r0, r8
 80026e4:	f7ff fbae 	bl	8001e44 <HAL_RCC_GetPCLK2Freq>
 80026e8:	6866      	ldr	r6, [r4, #4]
 80026ea:	4368      	muls	r0, r5
 80026ec:	0076      	lsls	r6, r6, #1
 80026ee:	fbb0 f6f6 	udiv	r6, r0, r6
 80026f2:	f7ff fba7 	bl	8001e44 <HAL_RCC_GetPCLK2Freq>
 80026f6:	6863      	ldr	r3, [r4, #4]
 80026f8:	f04f 0964 	mov.w	r9, #100	; 0x64
 80026fc:	005b      	lsls	r3, r3, #1
 80026fe:	4368      	muls	r0, r5
 8002700:	fbb0 f0f3 	udiv	r0, r0, r3
 8002704:	fbb0 f0f9 	udiv	r0, r0, r9
 8002708:	fb09 6610 	mls	r6, r9, r0, r6
 800270c:	f7ff fb9a 	bl	8001e44 <HAL_RCC_GetPCLK2Freq>
 8002710:	fbb8 f8f9 	udiv	r8, r8, r9
 8002714:	6861      	ldr	r1, [r4, #4]
 8002716:	00f6      	lsls	r6, r6, #3
 8002718:	3632      	adds	r6, #50	; 0x32
 800271a:	fbb6 f6f9 	udiv	r6, r6, r9
 800271e:	0076      	lsls	r6, r6, #1
 8002720:	4368      	muls	r0, r5
 8002722:	0049      	lsls	r1, r1, #1
 8002724:	ea4f 1808 	mov.w	r8, r8, lsl #4
 8002728:	f406 76f8 	and.w	r6, r6, #496	; 0x1f0
 800272c:	fbb0 faf1 	udiv	sl, r0, r1
 8002730:	f7ff fb88 	bl	8001e44 <HAL_RCC_GetPCLK2Freq>
 8002734:	e030      	b.n	8002798 <UART_SetConfig+0x118>
    }
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8002736:	f7ff fb6d 	bl	8001e14 <HAL_RCC_GetPCLK1Freq>
 800273a:	6863      	ldr	r3, [r4, #4]
 800273c:	2519      	movs	r5, #25
 800273e:	ea4f 0843 	mov.w	r8, r3, lsl #1
 8002742:	4368      	muls	r0, r5
 8002744:	fbb0 f8f8 	udiv	r8, r0, r8
 8002748:	f7ff fb64 	bl	8001e14 <HAL_RCC_GetPCLK1Freq>
 800274c:	6866      	ldr	r6, [r4, #4]
 800274e:	4368      	muls	r0, r5
 8002750:	0076      	lsls	r6, r6, #1
 8002752:	fbb0 f6f6 	udiv	r6, r0, r6
 8002756:	f7ff fb5d 	bl	8001e14 <HAL_RCC_GetPCLK1Freq>
 800275a:	6863      	ldr	r3, [r4, #4]
 800275c:	f04f 0964 	mov.w	r9, #100	; 0x64
 8002760:	005b      	lsls	r3, r3, #1
 8002762:	4368      	muls	r0, r5
 8002764:	fbb0 f0f3 	udiv	r0, r0, r3
 8002768:	fbb0 f0f9 	udiv	r0, r0, r9
 800276c:	fb09 6610 	mls	r6, r9, r0, r6
 8002770:	f7ff fb50 	bl	8001e14 <HAL_RCC_GetPCLK1Freq>
 8002774:	fbb8 f8f9 	udiv	r8, r8, r9
 8002778:	00f6      	lsls	r6, r6, #3
 800277a:	6861      	ldr	r1, [r4, #4]
 800277c:	3632      	adds	r6, #50	; 0x32
 800277e:	fbb6 f6f9 	udiv	r6, r6, r9
 8002782:	0076      	lsls	r6, r6, #1
 8002784:	4368      	muls	r0, r5
 8002786:	0049      	lsls	r1, r1, #1
 8002788:	ea4f 1808 	mov.w	r8, r8, lsl #4
 800278c:	f406 76f8 	and.w	r6, r6, #496	; 0x1f0
 8002790:	fbb0 faf1 	udiv	sl, r0, r1
 8002794:	f7ff fb3e 	bl	8001e14 <HAL_RCC_GetPCLK1Freq>
 8002798:	4345      	muls	r5, r0
 800279a:	6860      	ldr	r0, [r4, #4]
 800279c:	0040      	lsls	r0, r0, #1
 800279e:	fbb5 f0f0 	udiv	r0, r5, r0
 80027a2:	fbb0 f0f9 	udiv	r0, r0, r9
 80027a6:	fb09 a210 	mls	r2, r9, r0, sl
 80027aa:	00d2      	lsls	r2, r2, #3
 80027ac:	3232      	adds	r2, #50	; 0x32
 80027ae:	fbb2 f3f9 	udiv	r3, r2, r9
 80027b2:	f003 0307 	and.w	r3, r3, #7
 80027b6:	4443      	add	r3, r8
 80027b8:	441e      	add	r6, r3
 80027ba:	60be      	str	r6, [r7, #8]
 80027bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    }
  }
  else
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 80027c0:	429f      	cmp	r7, r3
 80027c2:	d002      	beq.n	80027ca <UART_SetConfig+0x14a>
 80027c4:	4b3c      	ldr	r3, [pc, #240]	; (80028b8 <UART_SetConfig+0x238>)
 80027c6:	429f      	cmp	r7, r3
 80027c8:	d130      	bne.n	800282c <UART_SetConfig+0x1ac>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 80027ca:	f7ff fb3b 	bl	8001e44 <HAL_RCC_GetPCLK2Freq>
 80027ce:	6863      	ldr	r3, [r4, #4]
 80027d0:	2519      	movs	r5, #25
 80027d2:	ea4f 0883 	mov.w	r8, r3, lsl #2
 80027d6:	4368      	muls	r0, r5
 80027d8:	fbb0 f8f8 	udiv	r8, r0, r8
 80027dc:	f7ff fb32 	bl	8001e44 <HAL_RCC_GetPCLK2Freq>
 80027e0:	6866      	ldr	r6, [r4, #4]
 80027e2:	4368      	muls	r0, r5
 80027e4:	00b6      	lsls	r6, r6, #2
 80027e6:	fbb0 f6f6 	udiv	r6, r0, r6
 80027ea:	f7ff fb2b 	bl	8001e44 <HAL_RCC_GetPCLK2Freq>
 80027ee:	6863      	ldr	r3, [r4, #4]
 80027f0:	f04f 0964 	mov.w	r9, #100	; 0x64
 80027f4:	009b      	lsls	r3, r3, #2
 80027f6:	4368      	muls	r0, r5
 80027f8:	fbb0 f0f3 	udiv	r0, r0, r3
 80027fc:	fbb0 f0f9 	udiv	r0, r0, r9
 8002800:	fb09 6610 	mls	r6, r9, r0, r6
 8002804:	f7ff fb1e 	bl	8001e44 <HAL_RCC_GetPCLK2Freq>
 8002808:	fbb8 f8f9 	udiv	r8, r8, r9
 800280c:	6861      	ldr	r1, [r4, #4]
 800280e:	0136      	lsls	r6, r6, #4
 8002810:	4368      	muls	r0, r5
 8002812:	0089      	lsls	r1, r1, #2
 8002814:	ea4f 1808 	mov.w	r8, r8, lsl #4
 8002818:	3632      	adds	r6, #50	; 0x32
 800281a:	fbb0 faf1 	udiv	sl, r0, r1
 800281e:	fbb6 f6f9 	udiv	r6, r6, r9
 8002822:	f006 06f0 	and.w	r6, r6, #240	; 0xf0
 8002826:	f7ff fb0d 	bl	8001e44 <HAL_RCC_GetPCLK2Freq>
 800282a:	e02f      	b.n	800288c <UART_SetConfig+0x20c>
    }
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 800282c:	f7ff faf2 	bl	8001e14 <HAL_RCC_GetPCLK1Freq>
 8002830:	6863      	ldr	r3, [r4, #4]
 8002832:	2519      	movs	r5, #25
 8002834:	ea4f 0883 	mov.w	r8, r3, lsl #2
 8002838:	4368      	muls	r0, r5
 800283a:	fbb0 f8f8 	udiv	r8, r0, r8
 800283e:	f7ff fae9 	bl	8001e14 <HAL_RCC_GetPCLK1Freq>
 8002842:	6866      	ldr	r6, [r4, #4]
 8002844:	4368      	muls	r0, r5
 8002846:	00b6      	lsls	r6, r6, #2
 8002848:	fbb0 f6f6 	udiv	r6, r0, r6
 800284c:	f7ff fae2 	bl	8001e14 <HAL_RCC_GetPCLK1Freq>
 8002850:	6863      	ldr	r3, [r4, #4]
 8002852:	f04f 0964 	mov.w	r9, #100	; 0x64
 8002856:	009b      	lsls	r3, r3, #2
 8002858:	4368      	muls	r0, r5
 800285a:	fbb0 f0f3 	udiv	r0, r0, r3
 800285e:	fbb0 f0f9 	udiv	r0, r0, r9
 8002862:	fb09 6610 	mls	r6, r9, r0, r6
 8002866:	f7ff fad5 	bl	8001e14 <HAL_RCC_GetPCLK1Freq>
 800286a:	fbb8 f8f9 	udiv	r8, r8, r9
 800286e:	6861      	ldr	r1, [r4, #4]
 8002870:	0136      	lsls	r6, r6, #4
 8002872:	3632      	adds	r6, #50	; 0x32
 8002874:	4368      	muls	r0, r5
 8002876:	fbb6 f6f9 	udiv	r6, r6, r9
 800287a:	0089      	lsls	r1, r1, #2
 800287c:	ea4f 1808 	mov.w	r8, r8, lsl #4
 8002880:	f006 06f0 	and.w	r6, r6, #240	; 0xf0
 8002884:	fbb0 faf1 	udiv	sl, r0, r1
 8002888:	f7ff fac4 	bl	8001e14 <HAL_RCC_GetPCLK1Freq>
 800288c:	4345      	muls	r5, r0
 800288e:	6860      	ldr	r0, [r4, #4]
 8002890:	0080      	lsls	r0, r0, #2
 8002892:	fbb5 f0f0 	udiv	r0, r5, r0
 8002896:	fbb0 f0f9 	udiv	r0, r0, r9
 800289a:	fb09 a210 	mls	r2, r9, r0, sl
 800289e:	0112      	lsls	r2, r2, #4
 80028a0:	3232      	adds	r2, #50	; 0x32
 80028a2:	fbb2 f3f9 	udiv	r3, r2, r9
 80028a6:	f003 030f 	and.w	r3, r3, #15
 80028aa:	4433      	add	r3, r6
 80028ac:	4443      	add	r3, r8
 80028ae:	60bb      	str	r3, [r7, #8]
 80028b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80028b4:	40011000 	.word	0x40011000
 80028b8:	40011400 	.word	0x40011400

080028bc <UART_WaitOnFlagUntilTimeout.constprop.3>:
  * @param  Status: The new Flag status (SET or RESET).
  * @param  Tickstart Tick start value
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
 80028bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80028be:	4604      	mov	r4, r0
 80028c0:	460e      	mov	r6, r1
 80028c2:	4617      	mov	r7, r2
 80028c4:	461d      	mov	r5, r3
{
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 80028c6:	6821      	ldr	r1, [r4, #0]
 80028c8:	680b      	ldr	r3, [r1, #0]
 80028ca:	ea36 0303 	bics.w	r3, r6, r3
 80028ce:	d01b      	beq.n	8002908 <UART_WaitOnFlagUntilTimeout.constprop.3+0x4c>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 80028d0:	1c6b      	adds	r3, r5, #1
 80028d2:	d0f9      	beq.n	80028c8 <UART_WaitOnFlagUntilTimeout.constprop.3+0xc>
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 80028d4:	b995      	cbnz	r5, 80028fc <UART_WaitOnFlagUntilTimeout.constprop.3+0x40>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80028d6:	6823      	ldr	r3, [r4, #0]
 80028d8:	68da      	ldr	r2, [r3, #12]
 80028da:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80028de:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80028e0:	695a      	ldr	r2, [r3, #20]
 80028e2:	f022 0201 	bic.w	r2, r2, #1
 80028e6:	615a      	str	r2, [r3, #20]
        
        huart->gState  = HAL_UART_STATE_READY;
 80028e8:	2320      	movs	r3, #32
 80028ea:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 80028ee:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
        
        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80028f2:	2300      	movs	r3, #0
 80028f4:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
 80028f8:	2003      	movs	r0, #3
 80028fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 80028fc:	f7fe fb58 	bl	8000fb0 <HAL_GetTick>
 8002900:	1bc0      	subs	r0, r0, r7
 8002902:	4285      	cmp	r5, r0
 8002904:	d2df      	bcs.n	80028c6 <UART_WaitOnFlagUntilTimeout.constprop.3+0xa>
 8002906:	e7e6      	b.n	80028d6 <UART_WaitOnFlagUntilTimeout.constprop.3+0x1a>
        return HAL_TIMEOUT;
      }
    }
  }
  
  return HAL_OK;
 8002908:	2000      	movs	r0, #0
}
 800290a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800290c <HAL_UART_Init>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800290c:	b510      	push	{r4, lr}
  /* Check the UART handle allocation */
  if(huart == NULL)
 800290e:	4604      	mov	r4, r0
 8002910:	b340      	cbz	r0, 8002964 <HAL_UART_Init+0x58>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
  
  if(huart->gState == HAL_UART_STATE_RESET)
 8002912:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8002916:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800291a:	b91b      	cbnz	r3, 8002924 <HAL_UART_Init+0x18>
  {  
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800291c:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
 8002920:	f000 fcd2 	bl	80032c8 <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002924:	6822      	ldr	r2, [r4, #0]
    huart->Lock = HAL_UNLOCKED;
    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002926:	2324      	movs	r3, #36	; 0x24
 8002928:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800292c:	68d3      	ldr	r3, [r2, #12]
 800292e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002932:	60d3      	str	r3, [r2, #12]
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002934:	4620      	mov	r0, r4
 8002936:	f7ff fea3 	bl	8002680 <UART_SetConfig>
  
  /* In asynchronous mode, the following bits must be kept cleared: 
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800293a:	6823      	ldr	r3, [r4, #0]
 800293c:	691a      	ldr	r2, [r3, #16]
 800293e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002942:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002944:	695a      	ldr	r2, [r3, #20]
 8002946:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800294a:	615a      	str	r2, [r3, #20]
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800294c:	68da      	ldr	r2, [r3, #12]
 800294e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002952:	60da      	str	r2, [r3, #12]
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002954:	2000      	movs	r0, #0
  huart->gState= HAL_UART_STATE_READY;
 8002956:	2320      	movs	r3, #32
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002958:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 800295a:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 800295e:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
  
  return HAL_OK;
 8002962:	bd10      	pop	{r4, pc}
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
  /* Check the UART handle allocation */
  if(huart == NULL)
  {
    return HAL_ERROR;
 8002964:	2001      	movs	r0, #1
  huart->ErrorCode = HAL_UART_ERROR_NONE;
  huart->gState= HAL_UART_STATE_READY;
  huart->RxState= HAL_UART_STATE_READY;
  
  return HAL_OK;
}
 8002966:	bd10      	pop	{r4, pc}

08002968 <HAL_UART_Transmit>:
  * @param  Size: Amount of data to be sent
  * @param  Timeout: Timeout duration  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002968:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800296c:	461f      	mov	r7, r3
  uint16_t* tmp;
  uint32_t tickstart = 0U;
  
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY) 
 800296e:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8002972:	2b20      	cmp	r3, #32
  * @param  Size: Amount of data to be sent
  * @param  Timeout: Timeout duration  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002974:	4604      	mov	r4, r0
 8002976:	460d      	mov	r5, r1
 8002978:	4690      	mov	r8, r2
  uint16_t* tmp;
  uint32_t tickstart = 0U;
  
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY) 
 800297a:	d14d      	bne.n	8002a18 <HAL_UART_Transmit+0xb0>
  {
    if((pData == NULL ) || (Size == 0U)) 
 800297c:	2900      	cmp	r1, #0
 800297e:	d048      	beq.n	8002a12 <HAL_UART_Transmit+0xaa>
 8002980:	2a00      	cmp	r2, #0
 8002982:	d046      	beq.n	8002a12 <HAL_UART_Transmit+0xaa>
    {
      return  HAL_ERROR;
    }
    
    /* Process Locked */
    __HAL_LOCK(huart);
 8002984:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8002988:	2b01      	cmp	r3, #1
 800298a:	d045      	beq.n	8002a18 <HAL_UART_Transmit+0xb0>
 800298c:	2301      	movs	r3, #1
 800298e:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002992:	2300      	movs	r3, #0
 8002994:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002996:	2321      	movs	r3, #33	; 0x21
 8002998:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
	
    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 800299c:	f7fe fb08 	bl	8000fb0 <HAL_GetTick>

    huart->TxXferSize = Size;
 80029a0:	f8a4 8024 	strh.w	r8, [r4, #36]	; 0x24
    
    huart->ErrorCode = HAL_UART_ERROR_NONE;
    huart->gState = HAL_UART_STATE_BUSY_TX;
	
    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 80029a4:	4606      	mov	r6, r0

    huart->TxXferSize = Size;
    huart->TxXferCount = Size;
 80029a6:	f8a4 8026 	strh.w	r8, [r4, #38]	; 0x26
    while(huart->TxXferCount > 0U)
 80029aa:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 80029ac:	b313      	cbz	r3, 80029f4 <HAL_UART_Transmit+0x8c>
    {
      huart->TxXferCount--;
 80029ae:	3b01      	subs	r3, #1
 80029b0:	84e3      	strh	r3, [r4, #38]	; 0x26
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 80029b2:	68a3      	ldr	r3, [r4, #8]
 80029b4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80029b8:	4632      	mov	r2, r6
 80029ba:	463b      	mov	r3, r7
 80029bc:	f04f 0180 	mov.w	r1, #128	; 0x80
 80029c0:	4620      	mov	r0, r4
    huart->TxXferSize = Size;
    huart->TxXferCount = Size;
    while(huart->TxXferCount > 0U)
    {
      huart->TxXferCount--;
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 80029c2:	d10e      	bne.n	80029e2 <HAL_UART_Transmit+0x7a>
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80029c4:	f7ff ff7a 	bl	80028bc <UART_WaitOnFlagUntilTimeout.constprop.3>
 80029c8:	b110      	cbz	r0, 80029d0 <HAL_UART_Transmit+0x68>
        { 
          return HAL_TIMEOUT;
 80029ca:	2003      	movs	r0, #3
 80029cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        }
        tmp = (uint16_t*) pData;
        huart->Instance->DR = (*tmp & (uint16_t)0x01FFU);
 80029d0:	882b      	ldrh	r3, [r5, #0]
 80029d2:	6822      	ldr	r2, [r4, #0]
 80029d4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80029d8:	6053      	str	r3, [r2, #4]
        if(huart->Init.Parity == UART_PARITY_NONE)
 80029da:	6923      	ldr	r3, [r4, #16]
 80029dc:	b943      	cbnz	r3, 80029f0 <HAL_UART_Transmit+0x88>
        {
          pData +=2U;
 80029de:	3502      	adds	r5, #2
 80029e0:	e7e3      	b.n	80029aa <HAL_UART_Transmit+0x42>
          pData +=1U;
        }
      } 
      else
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80029e2:	f7ff ff6b 	bl	80028bc <UART_WaitOnFlagUntilTimeout.constprop.3>
 80029e6:	2800      	cmp	r0, #0
 80029e8:	d1ef      	bne.n	80029ca <HAL_UART_Transmit+0x62>
        {
          return HAL_TIMEOUT;
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFFU);
 80029ea:	6823      	ldr	r3, [r4, #0]
 80029ec:	782a      	ldrb	r2, [r5, #0]
 80029ee:	605a      	str	r2, [r3, #4]
 80029f0:	3501      	adds	r5, #1
 80029f2:	e7da      	b.n	80029aa <HAL_UART_Transmit+0x42>
      } 
    }
    
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80029f4:	463b      	mov	r3, r7
 80029f6:	4632      	mov	r2, r6
 80029f8:	2140      	movs	r1, #64	; 0x40
 80029fa:	4620      	mov	r0, r4
 80029fc:	f7ff ff5e 	bl	80028bc <UART_WaitOnFlagUntilTimeout.constprop.3>
 8002a00:	2800      	cmp	r0, #0
 8002a02:	d1e2      	bne.n	80029ca <HAL_UART_Transmit+0x62>
    { 
      return HAL_TIMEOUT;
    }
    
    /* At end of Tx process, restore huart->gState to Ready */
      huart->gState = HAL_UART_STATE_READY;
 8002a04:	2320      	movs	r3, #32
 8002a06:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002a0a:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
    
    return HAL_OK;
 8002a0e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY) 
  {
    if((pData == NULL ) || (Size == 0U)) 
    {
      return  HAL_ERROR;
 8002a12:	2001      	movs	r0, #1
 8002a14:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    
    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 8002a18:	2002      	movs	r0, #2
  }
}
 8002a1a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08002a1e <HAL_UART_Receive_IT>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
  /* Check that a Rx process is not already ongoing */ 
  if(huart->RxState == HAL_UART_STATE_READY)
 8002a1e:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 8002a22:	2b20      	cmp	r3, #32
 8002a24:	d11c      	bne.n	8002a60 <HAL_UART_Receive_IT+0x42>
  {
    if((pData == NULL ) || (Size == 0U)) 
 8002a26:	b1c9      	cbz	r1, 8002a5c <HAL_UART_Receive_IT+0x3e>
 8002a28:	b1c2      	cbz	r2, 8002a5c <HAL_UART_Receive_IT+0x3e>
    {
      return HAL_ERROR;
    }
    
    /* Process Locked */
    __HAL_LOCK(huart);
 8002a2a:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8002a2e:	2b01      	cmp	r3, #1
 8002a30:	d016      	beq.n	8002a60 <HAL_UART_Receive_IT+0x42>
    
    huart->pRxBuffPtr = pData;
    huart->RxXferSize = Size;
 8002a32:	8582      	strh	r2, [r0, #44]	; 0x2c
    huart->RxXferCount = Size;
 8002a34:	85c2      	strh	r2, [r0, #46]	; 0x2e
    
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002a36:	2300      	movs	r3, #0
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002a38:	2222      	movs	r2, #34	; 0x22
    
    huart->pRxBuffPtr = pData;
    huart->RxXferSize = Size;
    huart->RxXferCount = Size;
    
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002a3a:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002a3c:	f880 203a 	strb.w	r2, [r0, #58]	; 0x3a
    
    /* Process Unlocked */
    __HAL_UNLOCK(huart);

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002a40:	6802      	ldr	r2, [r0, #0]
    }
    
    /* Process Locked */
    __HAL_LOCK(huart);
    
    huart->pRxBuffPtr = pData;
 8002a42:	6281      	str	r1, [r0, #40]	; 0x28
    
    /* Process Unlocked */
    __HAL_UNLOCK(huart);

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002a44:	6951      	ldr	r1, [r2, #20]
    
    huart->ErrorCode = HAL_UART_ERROR_NONE;
    huart->RxState = HAL_UART_STATE_BUSY_RX;
    
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002a46:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002a4a:	f041 0101 	orr.w	r1, r1, #1
 8002a4e:	6151      	str	r1, [r2, #20]

    /* Enable the UART Parity Error and Data Register not empty Interrupts */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8002a50:	68d1      	ldr	r1, [r2, #12]
 8002a52:	f441 7190 	orr.w	r1, r1, #288	; 0x120
 8002a56:	60d1      	str	r1, [r2, #12]
    
    return HAL_OK;
 8002a58:	4618      	mov	r0, r3
 8002a5a:	4770      	bx	lr
  /* Check that a Rx process is not already ongoing */ 
  if(huart->RxState == HAL_UART_STATE_READY)
  {
    if((pData == NULL ) || (Size == 0U)) 
    {
      return HAL_ERROR;
 8002a5c:	2001      	movs	r0, #1
 8002a5e:	4770      	bx	lr
    
    return HAL_OK;
  }
  else
  {
    return HAL_BUSY; 
 8002a60:	2002      	movs	r0, #2
  }
}
 8002a62:	4770      	bx	lr

08002a64 <HAL_UART_TxCpltCallback>:
 8002a64:	4770      	bx	lr

08002a66 <UART_Receive_IT>:
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
  uint16_t* tmp;
  
  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 8002a66:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 8002a6a:	2b22      	cmp	r3, #34	; 0x22
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8002a6c:	b510      	push	{r4, lr}
  uint16_t* tmp;
  
  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 8002a6e:	d132      	bne.n	8002ad6 <UART_Receive_IT+0x70>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002a70:	6883      	ldr	r3, [r0, #8]
 8002a72:	6901      	ldr	r1, [r0, #16]
 8002a74:	6802      	ldr	r2, [r0, #0]
 8002a76:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002a7a:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8002a7c:	d10b      	bne.n	8002a96 <UART_Receive_IT+0x30>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr;
      if(huart->Init.Parity == UART_PARITY_NONE)
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FFU);
 8002a7e:	6852      	ldr	r2, [r2, #4]
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
    {
      tmp = (uint16_t*) huart->pRxBuffPtr;
      if(huart->Init.Parity == UART_PARITY_NONE)
 8002a80:	b921      	cbnz	r1, 8002a8c <UART_Receive_IT+0x26>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FFU);
 8002a82:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002a86:	f823 2b02 	strh.w	r2, [r3], #2
 8002a8a:	e002      	b.n	8002a92 <UART_Receive_IT+0x2c>
        huart->pRxBuffPtr += 2U;
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FFU);
 8002a8c:	b2d2      	uxtb	r2, r2
 8002a8e:	f823 2b01 	strh.w	r2, [r3], #1
        huart->pRxBuffPtr += 1U;
 8002a92:	6283      	str	r3, [r0, #40]	; 0x28
 8002a94:	e00a      	b.n	8002aac <UART_Receive_IT+0x46>
      }
    }
    else
    {
      if(huart->Init.Parity == UART_PARITY_NONE)
 8002a96:	b919      	cbnz	r1, 8002aa0 <UART_Receive_IT+0x3a>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FFU);
 8002a98:	1c59      	adds	r1, r3, #1
 8002a9a:	6281      	str	r1, [r0, #40]	; 0x28
 8002a9c:	6852      	ldr	r2, [r2, #4]
 8002a9e:	e004      	b.n	8002aaa <UART_Receive_IT+0x44>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007FU);
 8002aa0:	6852      	ldr	r2, [r2, #4]
 8002aa2:	1c59      	adds	r1, r3, #1
 8002aa4:	6281      	str	r1, [r0, #40]	; 0x28
 8002aa6:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002aaa:	701a      	strb	r2, [r3, #0]
      }
    }

    if(--huart->RxXferCount == 0U)
 8002aac:	8dc4      	ldrh	r4, [r0, #46]	; 0x2e
 8002aae:	3c01      	subs	r4, #1
 8002ab0:	b2a4      	uxth	r4, r4
 8002ab2:	85c4      	strh	r4, [r0, #46]	; 0x2e
 8002ab4:	b98c      	cbnz	r4, 8002ada <UART_Receive_IT+0x74>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002ab6:	6803      	ldr	r3, [r0, #0]
 8002ab8:	68da      	ldr	r2, [r3, #12]
 8002aba:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8002abe:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002ac0:	695a      	ldr	r2, [r3, #20]
 8002ac2:	f022 0201 	bic.w	r2, r2, #1
 8002ac6:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8002ac8:	2320      	movs	r3, #32
 8002aca:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
     
      HAL_UART_RxCpltCallback(huart);
 8002ace:	f000 f8af 	bl	8002c30 <HAL_UART_RxCpltCallback>
 8002ad2:	4620      	mov	r0, r4
 8002ad4:	bd10      	pop	{r4, pc}
    }
    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 8002ad6:	2002      	movs	r0, #2
 8002ad8:	bd10      	pop	{r4, pc}
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007FU);
      }
    }

    if(--huart->RxXferCount == 0U)
 8002ada:	2000      	movs	r0, #0
  }
  else
  {
    return HAL_BUSY;
  }
}
 8002adc:	bd10      	pop	{r4, pc}

08002ade <HAL_UART_ErrorCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002ade:	4770      	bx	lr

08002ae0 <HAL_UART_IRQHandler>:
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002ae0:	6803      	ldr	r3, [r0, #0]
 8002ae2:	681a      	ldr	r2, [r3, #0]
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002ae4:	68d9      	ldr	r1, [r3, #12]
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002ae6:	b570      	push	{r4, r5, r6, lr}
   uint32_t errorflags = 0x00U;
   uint32_t dmarequest = 0x00U;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
  if(errorflags == RESET)
 8002ae8:	0716      	lsls	r6, r2, #28
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002aea:	4604      	mov	r4, r0
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002aec:	695d      	ldr	r5, [r3, #20]
   uint32_t errorflags = 0x00U;
   uint32_t dmarequest = 0x00U;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
  if(errorflags == RESET)
 8002aee:	d107      	bne.n	8002b00 <HAL_UART_IRQHandler+0x20>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002af0:	0696      	lsls	r6, r2, #26
 8002af2:	d55a      	bpl.n	8002baa <HAL_UART_IRQHandler+0xca>
 8002af4:	068d      	lsls	r5, r1, #26
 8002af6:	d558      	bpl.n	8002baa <HAL_UART_IRQHandler+0xca>
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
  {
    UART_EndTransmit_IT(huart);
    return;
  }
}
 8002af8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  if(errorflags == RESET)
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
    {
      UART_Receive_IT(huart);
 8002afc:	f7ff bfb3 	b.w	8002a66 <UART_Receive_IT>
      return;
    }
  }

  /* If some errors occur */
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002b00:	f015 0001 	ands.w	r0, r5, #1
 8002b04:	d102      	bne.n	8002b0c <HAL_UART_IRQHandler+0x2c>
 8002b06:	f411 7f90 	tst.w	r1, #288	; 0x120
 8002b0a:	d04e      	beq.n	8002baa <HAL_UART_IRQHandler+0xca>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002b0c:	07d3      	lsls	r3, r2, #31
 8002b0e:	d505      	bpl.n	8002b1c <HAL_UART_IRQHandler+0x3c>
 8002b10:	05ce      	lsls	r6, r1, #23
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002b12:	bf42      	ittt	mi
 8002b14:	6be3      	ldrmi	r3, [r4, #60]	; 0x3c
 8002b16:	f043 0301 	orrmi.w	r3, r3, #1
 8002b1a:	63e3      	strmi	r3, [r4, #60]	; 0x3c
    }
    
    /* UART noise error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002b1c:	0755      	lsls	r5, r2, #29
 8002b1e:	d504      	bpl.n	8002b2a <HAL_UART_IRQHandler+0x4a>
 8002b20:	b118      	cbz	r0, 8002b2a <HAL_UART_IRQHandler+0x4a>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002b22:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002b24:	f043 0302 	orr.w	r3, r3, #2
 8002b28:	63e3      	str	r3, [r4, #60]	; 0x3c
    }
    
    /* UART frame error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002b2a:	0793      	lsls	r3, r2, #30
 8002b2c:	d504      	bpl.n	8002b38 <HAL_UART_IRQHandler+0x58>
 8002b2e:	b118      	cbz	r0, 8002b38 <HAL_UART_IRQHandler+0x58>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002b30:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002b32:	f043 0304 	orr.w	r3, r3, #4
 8002b36:	63e3      	str	r3, [r4, #60]	; 0x3c
    }
    
    /* UART Over-Run interrupt occurred --------------------------------------*/
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002b38:	0716      	lsls	r6, r2, #28
 8002b3a:	d504      	bpl.n	8002b46 <HAL_UART_IRQHandler+0x66>
 8002b3c:	b118      	cbz	r0, 8002b46 <HAL_UART_IRQHandler+0x66>
    { 
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002b3e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002b40:	f043 0308 	orr.w	r3, r3, #8
 8002b44:	63e3      	str	r3, [r4, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/    
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002b46:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d066      	beq.n	8002c1a <HAL_UART_IRQHandler+0x13a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002b4c:	0695      	lsls	r5, r2, #26
 8002b4e:	d504      	bpl.n	8002b5a <HAL_UART_IRQHandler+0x7a>
 8002b50:	0688      	lsls	r0, r1, #26
 8002b52:	d502      	bpl.n	8002b5a <HAL_UART_IRQHandler+0x7a>
      {
        UART_Receive_IT(huart);
 8002b54:	4620      	mov	r0, r4
 8002b56:	f7ff ff86 	bl	8002a66 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002b5a:	6823      	ldr	r3, [r4, #0]
 8002b5c:	695b      	ldr	r3, [r3, #20]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002b5e:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8002b60:	0711      	lsls	r1, r2, #28
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002b62:	4620      	mov	r0, r4
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002b64:	d402      	bmi.n	8002b6c <HAL_UART_IRQHandler+0x8c>
 8002b66:	f013 0540 	ands.w	r5, r3, #64	; 0x40
 8002b6a:	d01a      	beq.n	8002ba2 <HAL_UART_IRQHandler+0xc2>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002b6c:	f7ff fd7a 	bl	8002664 <UART_EndRxTransfer>
        
        /* Disable the UART DMA Rx request if enabled */
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002b70:	6823      	ldr	r3, [r4, #0]
 8002b72:	695a      	ldr	r2, [r3, #20]
 8002b74:	0652      	lsls	r2, r2, #25
 8002b76:	d510      	bpl.n	8002b9a <HAL_UART_IRQHandler+0xba>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002b78:	695a      	ldr	r2, [r3, #20]
          
          /* Abort the UART DMA Rx channel */
          if(huart->hdmarx != NULL)
 8002b7a:	6b60      	ldr	r0, [r4, #52]	; 0x34
        UART_EndRxTransfer(huart);
        
        /* Disable the UART DMA Rx request if enabled */
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002b7c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002b80:	615a      	str	r2, [r3, #20]
          
          /* Abort the UART DMA Rx channel */
          if(huart->hdmarx != NULL)
 8002b82:	b150      	cbz	r0, 8002b9a <HAL_UART_IRQHandler+0xba>
          {
            /* Set the UART DMA Abort callback : 
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002b84:	4b25      	ldr	r3, [pc, #148]	; (8002c1c <HAL_UART_IRQHandler+0x13c>)
 8002b86:	6503      	str	r3, [r0, #80]	; 0x50
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002b88:	f7fe fa9f 	bl	80010ca <HAL_DMA_Abort_IT>
 8002b8c:	2800      	cmp	r0, #0
 8002b8e:	d044      	beq.n	8002c1a <HAL_UART_IRQHandler+0x13a>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002b90:	6b60      	ldr	r0, [r4, #52]	; 0x34
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
  {
    UART_EndTransmit_IT(huart);
    return;
  }
}
 8002b92:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002b96:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8002b98:	4718      	bx	r3
            }
          }
          else
          {
            /* Call user error callback */
            HAL_UART_ErrorCallback(huart);
 8002b9a:	4620      	mov	r0, r4
 8002b9c:	f7ff ff9f 	bl	8002ade <HAL_UART_ErrorCallback>
 8002ba0:	bd70      	pop	{r4, r5, r6, pc}
      }
      else
      {
        /* Non Blocking error : transfer could go on. 
           Error is notified to user through user error callback */
        HAL_UART_ErrorCallback(huart);
 8002ba2:	f7ff ff9c 	bl	8002ade <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002ba6:	63e5      	str	r5, [r4, #60]	; 0x3c
 8002ba8:	bd70      	pop	{r4, r5, r6, pc}
    }
    return;
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002baa:	0616      	lsls	r6, r2, #24
 8002bac:	d527      	bpl.n	8002bfe <HAL_UART_IRQHandler+0x11e>
 8002bae:	060d      	lsls	r5, r1, #24
 8002bb0:	d525      	bpl.n	8002bfe <HAL_UART_IRQHandler+0x11e>
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
  uint16_t* tmp;
  
  /* Check that a Tx process is ongoing */
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 8002bb2:	f894 2039 	ldrb.w	r2, [r4, #57]	; 0x39
 8002bb6:	2a21      	cmp	r2, #33	; 0x21
 8002bb8:	d12f      	bne.n	8002c1a <HAL_UART_IRQHandler+0x13a>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002bba:	68a2      	ldr	r2, [r4, #8]
 8002bbc:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 8002bc0:	6a22      	ldr	r2, [r4, #32]
 8002bc2:	d10a      	bne.n	8002bda <HAL_UART_IRQHandler+0xfa>
    {
      tmp = (uint16_t*) huart->pTxBuffPtr;
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FFU);
 8002bc4:	8811      	ldrh	r1, [r2, #0]
 8002bc6:	f3c1 0108 	ubfx	r1, r1, #0, #9
 8002bca:	6059      	str	r1, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8002bcc:	6921      	ldr	r1, [r4, #16]
 8002bce:	b909      	cbnz	r1, 8002bd4 <HAL_UART_IRQHandler+0xf4>
      {
        huart->pTxBuffPtr += 2U;
 8002bd0:	3202      	adds	r2, #2
 8002bd2:	e000      	b.n	8002bd6 <HAL_UART_IRQHandler+0xf6>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8002bd4:	3201      	adds	r2, #1
 8002bd6:	6222      	str	r2, [r4, #32]
 8002bd8:	e003      	b.n	8002be2 <HAL_UART_IRQHandler+0x102>
      }
    } 
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FFU);
 8002bda:	1c51      	adds	r1, r2, #1
 8002bdc:	6221      	str	r1, [r4, #32]
 8002bde:	7812      	ldrb	r2, [r2, #0]
 8002be0:	605a      	str	r2, [r3, #4]
    }

    if(--huart->TxXferCount == 0U)
 8002be2:	8ce2      	ldrh	r2, [r4, #38]	; 0x26
 8002be4:	3a01      	subs	r2, #1
 8002be6:	b292      	uxth	r2, r2
 8002be8:	84e2      	strh	r2, [r4, #38]	; 0x26
 8002bea:	b9b2      	cbnz	r2, 8002c1a <HAL_UART_IRQHandler+0x13a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8002bec:	68da      	ldr	r2, [r3, #12]
 8002bee:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002bf2:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */    
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8002bf4:	68da      	ldr	r2, [r3, #12]
 8002bf6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002bfa:	60da      	str	r2, [r3, #12]
 8002bfc:	bd70      	pop	{r4, r5, r6, pc}
    UART_Transmit_IT(huart);
    return;
  }
  
  /* UART in mode Transmitter end --------------------------------------------*/
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002bfe:	0650      	lsls	r0, r2, #25
 8002c00:	d50b      	bpl.n	8002c1a <HAL_UART_IRQHandler+0x13a>
 8002c02:	064a      	lsls	r2, r1, #25
 8002c04:	d509      	bpl.n	8002c1a <HAL_UART_IRQHandler+0x13a>
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
  /* Disable the UART Transmit Complete Interrupt */    
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8002c06:	68da      	ldr	r2, [r3, #12]
 8002c08:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002c0c:	60da      	str	r2, [r3, #12]
  
  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002c0e:	2320      	movs	r3, #32
 8002c10:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    
  HAL_UART_TxCpltCallback(huart);
 8002c14:	4620      	mov	r0, r4
 8002c16:	f7ff ff25 	bl	8002a64 <HAL_UART_TxCpltCallback>
 8002c1a:	bd70      	pop	{r4, r5, r6, pc}
 8002c1c:	08002c21 	.word	0x08002c21

08002c20 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002c20:	b508      	push	{r3, lr}
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002c22:	6b80      	ldr	r0, [r0, #56]	; 0x38
  huart->RxXferCount = 0;
 8002c24:	2300      	movs	r3, #0
 8002c26:	85c3      	strh	r3, [r0, #46]	; 0x2e
  huart->TxXferCount = 0;
 8002c28:	84c3      	strh	r3, [r0, #38]	; 0x26

  HAL_UART_ErrorCallback(huart);
 8002c2a:	f7ff ff58 	bl	8002ade <HAL_UART_ErrorCallback>
 8002c2e:	bd08      	pop	{r3, pc}

08002c30 <HAL_UART_RxCpltCallback>:

/* USER CODE END PFP */

/* USER CODE BEGIN 0 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002c30:	b538      	push	{r3, r4, r5, lr}
	//if(huart->Instance==USART2) {
	  HAL_UART_Transmit(&huart2,(uint8_t *)&Rx_Data2, 1,1000000);
 8002c32:	4d09      	ldr	r5, [pc, #36]	; (8002c58 <HAL_UART_RxCpltCallback+0x28>)
 8002c34:	4c09      	ldr	r4, [pc, #36]	; (8002c5c <HAL_UART_RxCpltCallback+0x2c>)
 8002c36:	4b0a      	ldr	r3, [pc, #40]	; (8002c60 <HAL_UART_RxCpltCallback+0x30>)
 8002c38:	4629      	mov	r1, r5
 8002c3a:	2201      	movs	r2, #1
 8002c3c:	4620      	mov	r0, r4
 8002c3e:	f7ff fe93 	bl	8002968 <HAL_UART_Transmit>
	  HAL_UART_Receive_IT(&huart2,(uint8_t *)&Rx_Data2, 1);
 8002c42:	4629      	mov	r1, r5
 8002c44:	4620      	mov	r0, r4
 8002c46:	2201      	movs	r2, #1
 8002c48:	f7ff fee9 	bl	8002a1e <HAL_UART_Receive_IT>
	  HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8002c4c:	2120      	movs	r1, #32
 8002c4e:	4805      	ldr	r0, [pc, #20]	; (8002c64 <HAL_UART_RxCpltCallback+0x34>)
	//}
}
 8002c50:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
	//if(huart->Instance==USART2) {
	  HAL_UART_Transmit(&huart2,(uint8_t *)&Rx_Data2, 1,1000000);
	  HAL_UART_Receive_IT(&huart2,(uint8_t *)&Rx_Data2, 1);
	  HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8002c54:	f7fe bb2a 	b.w	80012ac <HAL_GPIO_TogglePin>
 8002c58:	200005a6 	.word	0x200005a6
 8002c5c:	200006f4 	.word	0x200006f4
 8002c60:	000f4240 	.word	0x000f4240
 8002c64:	40020000 	.word	0x40020000

08002c68 <HAL_TIM_PeriodElapsedCallback>:
		HAL_UART_Transmit(&huart2, (uint8_t *)"Start!!!!!\r\n", 12,1000);
	}
}
*/
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002c68:	4770      	bx	lr
	...

08002c6c <SystemClock_Config>:
}

/** System Clock Configuration
*/
void SystemClock_Config(void)
{
 8002c6c:	b530      	push	{r4, r5, lr}
 8002c6e:	b095      	sub	sp, #84	; 0x54

  RCC_OscInitTypeDef RCC_OscInitStruct;
  RCC_ClkInitTypeDef RCC_ClkInitStruct;

  __HAL_RCC_PWR_CLK_ENABLE();
 8002c70:	4b28      	ldr	r3, [pc, #160]	; (8002d14 <SystemClock_Config+0xa8>)
 8002c72:	2100      	movs	r1, #0
 8002c74:	9100      	str	r1, [sp, #0]
 8002c76:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002c78:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002c7c:	641a      	str	r2, [r3, #64]	; 0x40
 8002c7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c80:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c84:	9300      	str	r3, [sp, #0]
 8002c86:	9b00      	ldr	r3, [sp, #0]

  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002c88:	4b23      	ldr	r3, [pc, #140]	; (8002d18 <SystemClock_Config+0xac>)
 8002c8a:	9101      	str	r1, [sp, #4]
 8002c8c:	681a      	ldr	r2, [r3, #0]
 8002c8e:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 8002c92:	601a      	str	r2, [r3, #0]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002c9a:	9301      	str	r3, [sp, #4]
 8002c9c:	9b01      	ldr	r3, [sp, #4]

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002c9e:	2301      	movs	r3, #1
 8002ca0:	9307      	str	r3, [sp, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002ca2:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002ca4:	f44f 0380 	mov.w	r3, #4194304	; 0x400000

  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002ca8:	2402      	movs	r4, #2
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002caa:	930e      	str	r3, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 8002cac:	2504      	movs	r5, #4
  RCC_OscInitStruct.PLL.PLLN = 180;
 8002cae:	23b4      	movs	r3, #180	; 0xb4
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
  RCC_OscInitStruct.PLL.PLLQ = 2;
  RCC_OscInitStruct.PLL.PLLR = 2;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002cb0:	a807      	add	r0, sp, #28

  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002cb2:	940d      	str	r4, [sp, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
  RCC_OscInitStruct.PLL.PLLM = 4;
 8002cb4:	950f      	str	r5, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 8002cb6:	9310      	str	r3, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002cb8:	9411      	str	r4, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8002cba:	9412      	str	r4, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8002cbc:	9413      	str	r4, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002cbe:	f7ff f8d9 	bl	8001e74 <HAL_RCC_OscConfig>
 8002cc2:	b100      	cbz	r0, 8002cc6 <SystemClock_Config+0x5a>
 8002cc4:	e7fe      	b.n	8002cc4 <SystemClock_Config+0x58>
  {
    Error_Handler();
  }

  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8002cc6:	f7fe ff9f 	bl	8001c08 <HAL_PWREx_EnableOverDrive>
 8002cca:	b100      	cbz	r0, 8002cce <SystemClock_Config+0x62>
 8002ccc:	e7fe      	b.n	8002ccc <SystemClock_Config+0x60>
  {
    Error_Handler();
  }

  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002cce:	230f      	movs	r3, #15
 8002cd0:	9302      	str	r3, [sp, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002cd2:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
  }

  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002cd6:	9004      	str	r0, [sp, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002cd8:	9305      	str	r3, [sp, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002cda:	2105      	movs	r1, #5
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002cdc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002ce0:	a802      	add	r0, sp, #8
    Error_Handler();
  }

  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002ce2:	9403      	str	r4, [sp, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002ce4:	9306      	str	r3, [sp, #24]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002ce6:	f7fe ffdb 	bl	8001ca0 <HAL_RCC_ClockConfig>
 8002cea:	4604      	mov	r4, r0
 8002cec:	b100      	cbz	r0, 8002cf0 <SystemClock_Config+0x84>
 8002cee:	e7fe      	b.n	8002cee <SystemClock_Config+0x82>
  {
    Error_Handler();
  }

  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000000);
 8002cf0:	f7ff f88a 	bl	8001e08 <HAL_RCC_GetHCLKFreq>
 8002cf4:	4b09      	ldr	r3, [pc, #36]	; (8002d1c <SystemClock_Config+0xb0>)
 8002cf6:	fbb0 f0f3 	udiv	r0, r0, r3
 8002cfa:	f7fe f9bf 	bl	800107c <HAL_SYSTICK_Config>

  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8002cfe:	4628      	mov	r0, r5
 8002d00:	f7fe f9d2 	bl	80010a8 <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8002d04:	4622      	mov	r2, r4
 8002d06:	4621      	mov	r1, r4
 8002d08:	f04f 30ff 	mov.w	r0, #4294967295
 8002d0c:	f7fe f976 	bl	8000ffc <HAL_NVIC_SetPriority>
}
 8002d10:	b015      	add	sp, #84	; 0x54
 8002d12:	bd30      	pop	{r4, r5, pc}
 8002d14:	40023800 	.word	0x40023800
 8002d18:	40007000 	.word	0x40007000
 8002d1c:	000f4240 	.word	0x000f4240

08002d20 <main>:
}

/* USER CODE END 0 */

int main(void)
{
 8002d20:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}

  /* USER CODE BEGIN 1 */
	char s1[17] = "**1234567890**";
 8002d24:	4b75      	ldr	r3, [pc, #468]	; (8002efc <main+0x1dc>)
}

/* USER CODE END 0 */

int main(void)
{
 8002d26:	b09b      	sub	sp, #108	; 0x6c

  /* USER CODE BEGIN 1 */
	char s1[17] = "**1234567890**";
 8002d28:	aa0b      	add	r2, sp, #44	; 0x2c
 8002d2a:	f103 0608 	add.w	r6, r3, #8
 8002d2e:	4615      	mov	r5, r2
 8002d30:	6818      	ldr	r0, [r3, #0]
 8002d32:	6859      	ldr	r1, [r3, #4]
 8002d34:	4614      	mov	r4, r2
 8002d36:	c403      	stmia	r4!, {r0, r1}
 8002d38:	3308      	adds	r3, #8
 8002d3a:	42b3      	cmp	r3, r6
 8002d3c:	4622      	mov	r2, r4
 8002d3e:	d1f7      	bne.n	8002d30 <main+0x10>
 8002d40:	6818      	ldr	r0, [r3, #0]
 8002d42:	8899      	ldrh	r1, [r3, #4]
 8002d44:	799b      	ldrb	r3, [r3, #6]
 8002d46:	71a3      	strb	r3, [r4, #6]
 8002d48:	2300      	movs	r3, #0
 8002d4a:	6020      	str	r0, [r4, #0]
 8002d4c:	80a1      	strh	r1, [r4, #4]
 8002d4e:	f8ad 303b 	strh.w	r3, [sp, #59]	; 0x3b
	char s2[17] = "**ABCDEFGHIJ**";
 8002d52:	4b6b      	ldr	r3, [pc, #428]	; (8002f00 <main+0x1e0>)
 8002d54:	aa10      	add	r2, sp, #64	; 0x40
 8002d56:	f103 0708 	add.w	r7, r3, #8
 8002d5a:	4616      	mov	r6, r2
 8002d5c:	6818      	ldr	r0, [r3, #0]
 8002d5e:	6859      	ldr	r1, [r3, #4]
 8002d60:	4614      	mov	r4, r2
 8002d62:	c403      	stmia	r4!, {r0, r1}
 8002d64:	3308      	adds	r3, #8
 8002d66:	42bb      	cmp	r3, r7
 8002d68:	4622      	mov	r2, r4
 8002d6a:	d1f7      	bne.n	8002d5c <main+0x3c>
 8002d6c:	8899      	ldrh	r1, [r3, #4]
 8002d6e:	6818      	ldr	r0, [r3, #0]
 8002d70:	799b      	ldrb	r3, [r3, #6]
 8002d72:	80a1      	strh	r1, [r4, #4]
 8002d74:	71a3      	strb	r3, [r4, #6]
 8002d76:	6020      	str	r0, [r4, #0]
 8002d78:	2400      	movs	r4, #0
 8002d7a:	f8ad 404f 	strh.w	r4, [sp, #79]	; 0x4f
  /* USER CODE END 1 */

  /* MCU Configuration----------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002d7e:	f7fe f8f5 	bl	8000f6c <HAL_Init>

  /* Configure the system clock */
  SystemClock_Config();
 8002d82:	f7ff ff73 	bl	8002c6c <SystemClock_Config>
{

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002d86:	4b5f      	ldr	r3, [pc, #380]	; (8002f04 <main+0x1e4>)
 8002d88:	9404      	str	r4, [sp, #16]
 8002d8a:	6b1a      	ldr	r2, [r3, #48]	; 0x30

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8002d8c:	485e      	ldr	r0, [pc, #376]	; (8002f08 <main+0x1e8>)
{

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002d8e:	f042 0204 	orr.w	r2, r2, #4
 8002d92:	631a      	str	r2, [r3, #48]	; 0x30
 8002d94:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002d96:	f002 0204 	and.w	r2, r2, #4
 8002d9a:	9204      	str	r2, [sp, #16]
 8002d9c:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002d9e:	9405      	str	r4, [sp, #20]
 8002da0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002da2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002da6:	631a      	str	r2, [r3, #48]	; 0x30
 8002da8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002daa:	f002 0280 	and.w	r2, r2, #128	; 0x80
 8002dae:	9205      	str	r2, [sp, #20]
 8002db0:	9a05      	ldr	r2, [sp, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002db2:	9406      	str	r4, [sp, #24]
 8002db4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002db6:	f042 0201 	orr.w	r2, r2, #1
 8002dba:	631a      	str	r2, [r3, #48]	; 0x30
 8002dbc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002dbe:	f002 0201 	and.w	r2, r2, #1
 8002dc2:	9206      	str	r2, [sp, #24]
 8002dc4:	9a06      	ldr	r2, [sp, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002dc6:	9407      	str	r4, [sp, #28]
 8002dc8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002dca:	f042 0202 	orr.w	r2, r2, #2
 8002dce:	631a      	str	r2, [r3, #48]	; 0x30
 8002dd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dd2:	9417      	str	r4, [sp, #92]	; 0x5c

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
  __HAL_RCC_GPIOH_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002dd4:	f003 0302 	and.w	r3, r3, #2
 8002dd8:	9307      	str	r3, [sp, #28]
 8002dda:	9b07      	ldr	r3, [sp, #28]

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8002ddc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002de0:	9315      	str	r3, [sp, #84]	; 0x54
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8002de2:	a915      	add	r1, sp, #84	; 0x54
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8002de4:	4b49      	ldr	r3, [pc, #292]	; (8002f0c <main+0x1ec>)
 8002de6:	9316      	str	r3, [sp, #88]	; 0x58
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);

  /*Configure GPIO pins : PC0 PC1 PC2 PC3 
                           UP_Pin DOWN_Pin PC10 PC11 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
 8002de8:	f640 780f 	movw	r8, #3855	; 0xf0f

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8002dec:	f7fe f980 	bl	80010f0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC1 PC2 PC3 
                           UP_Pin DOWN_Pin PC10 PC11 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
                          |UP_Pin|DOWN_Pin|GPIO_PIN_10|GPIO_PIN_11;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002df0:	f04f 0901 	mov.w	r9, #1
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002df4:	a915      	add	r1, sp, #84	; 0x54
 8002df6:	4844      	ldr	r0, [pc, #272]	; (8002f08 <main+0x1e8>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);

  /*Configure GPIO pins : PC0 PC1 PC2 PC3 
                           UP_Pin DOWN_Pin PC10 PC11 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
 8002df8:	f8cd 8054 	str.w	r8, [sp, #84]	; 0x54
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);

  /*Configure GPIO pins : LD2_Pin PA6 */
  GPIO_InitStruct.Pin = LD2_Pin|GPIO_PIN_6;
 8002dfc:	2760      	movs	r7, #96	; 0x60

  /*Configure GPIO pins : PC0 PC1 PC2 PC3 
                           UP_Pin DOWN_Pin PC10 PC11 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
                          |UP_Pin|DOWN_Pin|GPIO_PIN_10|GPIO_PIN_11;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002dfe:	f8cd 9058 	str.w	r9, [sp, #88]	; 0x58
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e02:	9417      	str	r4, [sp, #92]	; 0x5c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e04:	9418      	str	r4, [sp, #96]	; 0x60
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002e06:	f7fe f973 	bl	80010f0 <HAL_GPIO_Init>
  /*Configure GPIO pins : LD2_Pin PA6 */
  GPIO_InitStruct.Pin = LD2_Pin|GPIO_PIN_6;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e0a:	a915      	add	r1, sp, #84	; 0x54
 8002e0c:	4840      	ldr	r0, [pc, #256]	; (8002f10 <main+0x1f0>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);

  /*Configure GPIO pins : LD2_Pin PA6 */
  GPIO_InitStruct.Pin = LD2_Pin|GPIO_PIN_6;
 8002e0e:	9715      	str	r7, [sp, #84]	; 0x54
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002e10:	f8cd 9058 	str.w	r9, [sp, #88]	; 0x58
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e14:	9417      	str	r4, [sp, #92]	; 0x5c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e16:	9418      	str	r4, [sp, #96]	; 0x60
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e18:	f7fe f96a 	bl	80010f0 <HAL_GPIO_Init>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
 8002e1c:	4641      	mov	r1, r8
 8002e1e:	4622      	mov	r2, r4
 8002e20:	4839      	ldr	r0, [pc, #228]	; (8002f08 <main+0x1e8>)
 8002e22:	f7fe fa3f 	bl	80012a4 <HAL_GPIO_WritePin>
                          |UP_Pin|DOWN_Pin|GPIO_PIN_10|GPIO_PIN_11, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|GPIO_PIN_6, GPIO_PIN_RESET);
 8002e26:	4639      	mov	r1, r7
 8002e28:	4839      	ldr	r0, [pc, #228]	; (8002f10 <main+0x1f0>)
{

  TIM_ClockConfigTypeDef sClockSourceConfig;
  TIM_MasterConfigTypeDef sMasterConfig;

  htim2.Instance = TIM2;
 8002e2a:	4f3a      	ldr	r7, [pc, #232]	; (8002f14 <main+0x1f4>)
  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
                          |UP_Pin|DOWN_Pin|GPIO_PIN_10|GPIO_PIN_11, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|GPIO_PIN_6, GPIO_PIN_RESET);
 8002e2c:	4622      	mov	r2, r4
 8002e2e:	f7fe fa39 	bl	80012a4 <HAL_GPIO_WritePin>

  TIM_ClockConfigTypeDef sClockSourceConfig;
  TIM_MasterConfigTypeDef sMasterConfig;

  htim2.Instance = TIM2;
  htim2.Init.Prescaler = 9000;
 8002e32:	f242 3828 	movw	r8, #9000	; 0x2328
 8002e36:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002e3a:	e887 0108 	stmia.w	r7, {r3, r8}
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim2.Init.Period = 4999;
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002e3e:	4638      	mov	r0, r7
  TIM_MasterConfigTypeDef sMasterConfig;

  htim2.Instance = TIM2;
  htim2.Init.Prescaler = 9000;
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim2.Init.Period = 4999;
 8002e40:	f241 3387 	movw	r3, #4999	; 0x1387
  TIM_ClockConfigTypeDef sClockSourceConfig;
  TIM_MasterConfigTypeDef sMasterConfig;

  htim2.Instance = TIM2;
  htim2.Init.Prescaler = 9000;
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002e44:	60bc      	str	r4, [r7, #8]
  htim2.Init.Period = 4999;
 8002e46:	60fb      	str	r3, [r7, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002e48:	613c      	str	r4, [r7, #16]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002e4a:	f7ff fbcd 	bl	80025e8 <HAL_TIM_Base_Init>
 8002e4e:	b100      	cbz	r0, 8002e52 <main+0x132>
 8002e50:	e7fe      	b.n	8002e50 <main+0x130>
  {
    Error_Handler();
  }

  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002e52:	f44f 5980 	mov.w	r9, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002e56:	a915      	add	r1, sp, #84	; 0x54
 8002e58:	4638      	mov	r0, r7
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
  {
    Error_Handler();
  }

  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002e5a:	f8cd 9054 	str.w	r9, [sp, #84]	; 0x54
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002e5e:	f7ff f9fe 	bl	800225e <HAL_TIM_ConfigClockSource>
 8002e62:	b100      	cbz	r0, 8002e66 <main+0x146>
 8002e64:	e7fe      	b.n	8002e64 <main+0x144>
  {
    Error_Handler();
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002e66:	9008      	str	r0, [sp, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002e68:	9009      	str	r0, [sp, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002e6a:	a908      	add	r1, sp, #32
 8002e6c:	4638      	mov	r0, r7
 8002e6e:	f7ff fbd5 	bl	800261c <HAL_TIMEx_MasterConfigSynchronization>
 8002e72:	b100      	cbz	r0, 8002e76 <main+0x156>
 8002e74:	e7fe      	b.n	8002e74 <main+0x154>
{

  TIM_ClockConfigTypeDef sClockSourceConfig;
  TIM_MasterConfigTypeDef sMasterConfig;

  htim3.Instance = TIM3;
 8002e76:	4c28      	ldr	r4, [pc, #160]	; (8002f18 <main+0x1f8>)
 8002e78:	4b28      	ldr	r3, [pc, #160]	; (8002f1c <main+0x1fc>)
  htim3.Init.Prescaler = 9000;
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002e7a:	60a0      	str	r0, [r4, #8]

  TIM_ClockConfigTypeDef sClockSourceConfig;
  TIM_MasterConfigTypeDef sMasterConfig;

  htim3.Instance = TIM3;
  htim3.Init.Prescaler = 9000;
 8002e7c:	e884 0108 	stmia.w	r4, {r3, r8}
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim3.Init.Period = 999;
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002e80:	6120      	str	r0, [r4, #16]
  TIM_MasterConfigTypeDef sMasterConfig;

  htim3.Instance = TIM3;
  htim3.Init.Prescaler = 9000;
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim3.Init.Period = 999;
 8002e82:	f240 33e7 	movw	r3, #999	; 0x3e7
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002e86:	4620      	mov	r0, r4
  TIM_MasterConfigTypeDef sMasterConfig;

  htim3.Instance = TIM3;
  htim3.Init.Prescaler = 9000;
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim3.Init.Period = 999;
 8002e88:	60e3      	str	r3, [r4, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002e8a:	f7ff fbad 	bl	80025e8 <HAL_TIM_Base_Init>
 8002e8e:	b100      	cbz	r0, 8002e92 <main+0x172>
 8002e90:	e7fe      	b.n	8002e90 <main+0x170>
  {
    Error_Handler();
  }

  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002e92:	a915      	add	r1, sp, #84	; 0x54
 8002e94:	4620      	mov	r0, r4
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
  {
    Error_Handler();
  }

  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002e96:	f8cd 9054 	str.w	r9, [sp, #84]	; 0x54
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002e9a:	f7ff f9e0 	bl	800225e <HAL_TIM_ConfigClockSource>
 8002e9e:	b100      	cbz	r0, 8002ea2 <main+0x182>
 8002ea0:	e7fe      	b.n	8002ea0 <main+0x180>
  {
    Error_Handler();
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002ea2:	9008      	str	r0, [sp, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002ea4:	9009      	str	r0, [sp, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002ea6:	a908      	add	r1, sp, #32
 8002ea8:	4620      	mov	r0, r4
 8002eaa:	f7ff fbb7 	bl	800261c <HAL_TIMEx_MasterConfigSynchronization>
 8002eae:	b100      	cbz	r0, 8002eb2 <main+0x192>
 8002eb0:	e7fe      	b.n	8002eb0 <main+0x190>

/* USART2 init function */
static void MX_USART2_UART_Init(void)
{

  huart2.Instance = USART2;
 8002eb2:	4b1b      	ldr	r3, [pc, #108]	; (8002f20 <main+0x200>)
  huart2.Init.BaudRate = 115200;
 8002eb4:	4a1b      	ldr	r2, [pc, #108]	; (8002f24 <main+0x204>)
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002eb6:	6098      	str	r0, [r3, #8]
/* USART2 init function */
static void MX_USART2_UART_Init(void)
{

  huart2.Instance = USART2;
  huart2.Init.BaudRate = 115200;
 8002eb8:	f44f 34e1 	mov.w	r4, #115200	; 0x1c200
 8002ebc:	e883 0014 	stmia.w	r3, {r2, r4}
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002ec0:	60d8      	str	r0, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002ec2:	6118      	str	r0, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002ec4:	220c      	movs	r2, #12
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002ec6:	6198      	str	r0, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002ec8:	61d8      	str	r0, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002eca:	4618      	mov	r0, r3
  huart2.Instance = USART2;
  huart2.Init.BaudRate = 115200;
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
  huart2.Init.StopBits = UART_STOPBITS_1;
  huart2.Init.Parity = UART_PARITY_NONE;
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002ecc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002ece:	f7ff fd1d 	bl	800290c <HAL_UART_Init>
 8002ed2:	b100      	cbz	r0, 8002ed6 <main+0x1b6>
 8002ed4:	e7fe      	b.n	8002ed4 <main+0x1b4>

/* I2C1 init function */
static void MX_I2C1_Init(void)
{

  hi2c1.Instance = I2C1;
 8002ed6:	4b14      	ldr	r3, [pc, #80]	; (8002f28 <main+0x208>)
  hi2c1.Init.ClockSpeed = 100000;
 8002ed8:	4a14      	ldr	r2, [pc, #80]	; (8002f2c <main+0x20c>)
 8002eda:	4915      	ldr	r1, [pc, #84]	; (8002f30 <main+0x210>)
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002edc:	6098      	str	r0, [r3, #8]
/* I2C1 init function */
static void MX_I2C1_Init(void)
{

  hi2c1.Instance = I2C1;
  hi2c1.Init.ClockSpeed = 100000;
 8002ede:	e883 0006 	stmia.w	r3, {r1, r2}
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
  hi2c1.Init.OwnAddress1 = 0;
 8002ee2:	60d8      	str	r0, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002ee4:	f44f 4280 	mov.w	r2, #16384	; 0x4000
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002ee8:	6158      	str	r0, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8002eea:	6198      	str	r0, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002eec:	61d8      	str	r0, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002eee:	6218      	str	r0, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002ef0:	4618      	mov	r0, r3

  hi2c1.Instance = I2C1;
  hi2c1.Init.ClockSpeed = 100000;
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
  hi2c1.Init.OwnAddress1 = 0;
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002ef2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
  hi2c1.Init.OwnAddress2 = 0;
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002ef4:	f7fe f9de 	bl	80012b4 <HAL_I2C_Init>
 8002ef8:	b1e0      	cbz	r0, 8002f34 <main+0x214>
 8002efa:	e7fe      	b.n	8002efa <main+0x1da>
 8002efc:	080063a0 	.word	0x080063a0
 8002f00:	080063b1 	.word	0x080063b1
 8002f04:	40023800 	.word	0x40023800
 8002f08:	40020800 	.word	0x40020800
 8002f0c:	10120000 	.word	0x10120000
 8002f10:	40020000 	.word	0x40020000
 8002f14:	200006b8 	.word	0x200006b8
 8002f18:	20000614 	.word	0x20000614
 8002f1c:	40000400 	.word	0x40000400
 8002f20:	200006f4 	.word	0x200006f4
 8002f24:	40004400 	.word	0x40004400
 8002f28:	200005a8 	.word	0x200005a8
 8002f2c:	000186a0 	.word	0x000186a0
 8002f30:	40005400 	.word	0x40005400
  MX_TIM3_Init();
  MX_USART2_UART_Init();
  MX_I2C1_Init();

  /* USER CODE BEGIN 2 */
	while(HAL_UART_Receive_IT(&huart2, (uint8_t *)&Rx_Data2, 1)!=HAL_OK);
 8002f34:	2201      	movs	r2, #1
 8002f36:	4967      	ldr	r1, [pc, #412]	; (80030d4 <main+0x3b4>)
 8002f38:	4867      	ldr	r0, [pc, #412]	; (80030d8 <main+0x3b8>)
 8002f3a:	f7ff fd70 	bl	8002a1e <HAL_UART_Receive_IT>
 8002f3e:	2800      	cmp	r0, #0
 8002f40:	d1f8      	bne.n	8002f34 <main+0x214>

  sprintf(msg,"init USART Receive It~\r\n");
 8002f42:	4966      	ldr	r1, [pc, #408]	; (80030dc <main+0x3bc>)
 8002f44:	a815      	add	r0, sp, #84	; 0x54
 8002f46:	f000 fb65 	bl	8003614 <strcpy>
	HAL_UART_Transmit(&huart2, (uint8_t *)msg, 20,1000);
 8002f4a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002f4e:	2214      	movs	r2, #20
 8002f50:	a915      	add	r1, sp, #84	; 0x54
 8002f52:	4861      	ldr	r0, [pc, #388]	; (80030d8 <main+0x3b8>)
 8002f54:	f7ff fd08 	bl	8002968 <HAL_UART_Transmit>

	// Activate TIMER Interrupt
	while(HAL_TIM_Base_Start_IT(&htim2)!=HAL_OK);
 8002f58:	4861      	ldr	r0, [pc, #388]	; (80030e0 <main+0x3c0>)
 8002f5a:	f7ff f975 	bl	8002248 <HAL_TIM_Base_Start_IT>
 8002f5e:	2800      	cmp	r0, #0
 8002f60:	d1fa      	bne.n	8002f58 <main+0x238>
	while(HAL_TIM_Base_Start_IT(&htim3)!=HAL_OK);
 8002f62:	4860      	ldr	r0, [pc, #384]	; (80030e4 <main+0x3c4>)
 8002f64:	f7ff f970 	bl	8002248 <HAL_TIM_Base_Start_IT>
 8002f68:	2800      	cmp	r0, #0
 8002f6a:	d1fa      	bne.n	8002f62 <main+0x242>
	sprintf(msg,"init TIMER\r\n");
 8002f6c:	495e      	ldr	r1, [pc, #376]	; (80030e8 <main+0x3c8>)
 8002f6e:	a815      	add	r0, sp, #84	; 0x54
 8002f70:	f000 fb50 	bl	8003614 <strcpy>
	HAL_UART_Transmit(&huart2, (uint8_t *)msg, 20,1000);
 8002f74:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002f78:	2214      	movs	r2, #20
 8002f7a:	a915      	add	r1, sp, #84	; 0x54
 8002f7c:	4856      	ldr	r0, [pc, #344]	; (80030d8 <main+0x3b8>)
 8002f7e:	f7ff fcf3 	bl	8002968 <HAL_UART_Transmit>
//	whoAmI[0] = RA_PWR_ADDR;
//	whoAmI[1] = RA_PWR_MGMT_1;
//	uint8_t  pdata=0x0;

//	sprintf(msg,"init %d*\r\n",HAL_I2C_GetState(&hi2c1));
	HAL_UART_Transmit(&huart2, (uint8_t *)msg, 20,1000);
 8002f82:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002f86:	2214      	movs	r2, #20
 8002f88:	a915      	add	r1, sp, #84	; 0x54
 8002f8a:	4853      	ldr	r0, [pc, #332]	; (80030d8 <main+0x3b8>)
 8002f8c:	f7ff fcec 	bl	8002968 <HAL_UART_Transmit>

//	pdata = 1;
//	HAL_I2C_Master_Transmit(&hi2c1, (uint16_t)MPU6050>>1, (uint8_t*)&pdata, 1,1000);
	HAL_Delay(100);
 8002f90:	2064      	movs	r0, #100	; 0x64
 8002f92:	f7fe f813 	bl	8000fbc <HAL_Delay>
	//HAL_Delay(1000);   // 10ms delay

	//while(HAL_I2C_Master_Transmit_DMA(&hi2c1, (uint16_t)0x68, (uint8_t*)&pdata, 1)!= HAL_OK);

//	while(HAL_I2C_IsDeviceReady(&hi2c1,0x68,10,1000)!=HAL_OK);
	sprintf(msg,"init I2C1\r\n");
 8002f96:	4955      	ldr	r1, [pc, #340]	; (80030ec <main+0x3cc>)
 8002f98:	a815      	add	r0, sp, #84	; 0x54
 8002f9a:	f000 fb3b 	bl	8003614 <strcpy>
	HAL_UART_Transmit(&huart2, (uint8_t *)msg, 20,1000);
 8002f9e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002fa2:	2214      	movs	r2, #20
 8002fa4:	a915      	add	r1, sp, #84	; 0x54
 8002fa6:	484c      	ldr	r0, [pc, #304]	; (80030d8 <main+0x3b8>)
 8002fa8:	f7ff fcde 	bl	8002968 <HAL_UART_Transmit>

//	HAL_I2C_Master_Transmit_DMA(&hi2c1,MPU6050,&pdata,1);
//	HAL_I2C_Mem_Write_DMA(&hi2c1,MPU6050>>1,RA_PWR_ADDR,1,&pdata,1);
	HAL_UART_Transmit(&huart2, (uint8_t *)"\r\n11111!!!!!\r\n", 14,1000);
 8002fac:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002fb0:	220e      	movs	r2, #14
 8002fb2:	494f      	ldr	r1, [pc, #316]	; (80030f0 <main+0x3d0>)
 8002fb4:	4848      	ldr	r0, [pc, #288]	; (80030d8 <main+0x3b8>)
 8002fb6:	f7ff fcd7 	bl	8002968 <HAL_UART_Transmit>
	// HAL_I2C_Mem_Read_DMA(&hi2c1,0x69,0x3b,14,(uint8_t *)i2c_data,14);
	//while(HAL_I2C_Master_Receive_IT(&hi2c1,i2c_buffer,1) != HAL_OK );

	// ADC - DMA
	char sss[10];
	HAL_UART_Transmit(&huart2, (uint8_t *)"\r\nStart!!!!!\r\n", 14,1000);
 8002fba:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002fbe:	220e      	movs	r2, #14
 8002fc0:	494c      	ldr	r1, [pc, #304]	; (80030f4 <main+0x3d4>)
 8002fc2:	4845      	ldr	r0, [pc, #276]	; (80030d8 <main+0x3b8>)
 8002fc4:	f7ff fcd0 	bl	8002968 <HAL_UART_Transmit>
	sprintf(sss,"%2x,%2x\r\n",whoAmI[0],whoAmI[1]);
 8002fc8:	f89d 300d 	ldrb.w	r3, [sp, #13]
 8002fcc:	f89d 200c 	ldrb.w	r2, [sp, #12]
 8002fd0:	4949      	ldr	r1, [pc, #292]	; (80030f8 <main+0x3d8>)
 8002fd2:	a808      	add	r0, sp, #32
 8002fd4:	f000 fafa 	bl	80035cc <sprintf>
	HAL_UART_Transmit(&huart2, (uint8_t *)sss, 10,1000);
 8002fd8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002fdc:	220a      	movs	r2, #10
 8002fde:	a908      	add	r1, sp, #32
 8002fe0:	483d      	ldr	r0, [pc, #244]	; (80030d8 <main+0x3b8>)
 8002fe2:	f7ff fcc1 	bl	8002968 <HAL_UART_Transmit>

	// LCD  GPIOC .
	TLCD_Init(GPIO_PIN_10,GPIO_PIN_11,GPIO_PIN_0,GPIO_PIN_1,GPIO_PIN_2,GPIO_PIN_3);
 8002fe6:	2204      	movs	r2, #4
 8002fe8:	2308      	movs	r3, #8
 8002fea:	e88d 000c 	stmia.w	sp, {r2, r3}
 8002fee:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002ff2:	2302      	movs	r3, #2
 8002ff4:	2201      	movs	r2, #1
 8002ff6:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8002ffa:	f000 fa31 	bl	8003460 <TLCD_Init>

	TLCD_Puts(1,s1);
 8002ffe:	4629      	mov	r1, r5
 8003000:	2001      	movs	r0, #1
 8003002:	f000 faac 	bl	800355e <TLCD_Puts>
	TLCD_Puts(2,s2);
 8003006:	2002      	movs	r0, #2
 8003008:	4631      	mov	r1, r6
 800300a:	f000 faa8 	bl	800355e <TLCD_Puts>

	HAL_Delay(1000000);
 800300e:	483b      	ldr	r0, [pc, #236]	; (80030fc <main+0x3dc>)
 8003010:	f7fd ffd4 	bl	8000fbc <HAL_Delay>
  {
  /* USER CODE END WHILE */

  /* USER CODE BEGIN 3 */

	  if(Transfer_cplt2==1) {
 8003014:	4c3a      	ldr	r4, [pc, #232]	; (8003100 <main+0x3e0>)
 8003016:	7823      	ldrb	r3, [r4, #0]
 8003018:	2b01      	cmp	r3, #1
 800301a:	d113      	bne.n	8003044 <main+0x324>
		  sprintf(sss,"RDATA : ");
 800301c:	4939      	ldr	r1, [pc, #228]	; (8003104 <main+0x3e4>)
 800301e:	a808      	add	r0, sp, #32
 8003020:	f000 faf8 	bl	8003614 <strcpy>
		  HAL_UART_Transmit(&huart2, (uint8_t *)sss, 10,1000);
 8003024:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003028:	220a      	movs	r2, #10
 800302a:	a908      	add	r1, sp, #32
 800302c:	482a      	ldr	r0, [pc, #168]	; (80030d8 <main+0x3b8>)
 800302e:	f7ff fc9b 	bl	8002968 <HAL_UART_Transmit>
		  HAL_UART_Transmit(&huart2, Rx_Buffer2, 50,1000);
 8003032:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003036:	2232      	movs	r2, #50	; 0x32
 8003038:	4933      	ldr	r1, [pc, #204]	; (8003108 <main+0x3e8>)
 800303a:	4827      	ldr	r0, [pc, #156]	; (80030d8 <main+0x3b8>)
 800303c:	f7ff fc94 	bl	8002968 <HAL_UART_Transmit>
		  Transfer_cplt2 = 0;
 8003040:	2300      	movs	r3, #0
 8003042:	7023      	strb	r3, [r4, #0]
	  }
		TLCD_Puts(1," *Init    Gyro*");
 8003044:	4931      	ldr	r1, [pc, #196]	; (800310c <main+0x3ec>)
 8003046:	2001      	movs	r0, #1
 8003048:	f000 fa89 	bl	800355e <TLCD_Puts>
		TLCD_Puts(2," *UPUPUPUPUPUP*");
 800304c:	4930      	ldr	r1, [pc, #192]	; (8003110 <main+0x3f0>)
 800304e:	2002      	movs	r0, #2
 8003050:	f000 fa85 	bl	800355e <TLCD_Puts>
		HAL_GPIO_WritePin(GPIOC,UP_Pin,   GPIO_PIN_RESET);
 8003054:	2200      	movs	r2, #0
 8003056:	f44f 7180 	mov.w	r1, #256	; 0x100
 800305a:	482e      	ldr	r0, [pc, #184]	; (8003114 <main+0x3f4>)
 800305c:	f7fe f922 	bl	80012a4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC,DOWN_Pin, GPIO_PIN_SET);
 8003060:	2201      	movs	r2, #1
 8003062:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003066:	482b      	ldr	r0, [pc, #172]	; (8003114 <main+0x3f4>)
 8003068:	f7fe f91c 	bl	80012a4 <HAL_GPIO_WritePin>
		HAL_Delay(1000000);
 800306c:	4823      	ldr	r0, [pc, #140]	; (80030fc <main+0x3dc>)
 800306e:	f7fd ffa5 	bl	8000fbc <HAL_Delay>
		HAL_GPIO_WritePin(GPIOC,UP_Pin|DOWN_Pin, GPIO_PIN_SET);
 8003072:	2201      	movs	r2, #1
 8003074:	f44f 7140 	mov.w	r1, #768	; 0x300
 8003078:	4826      	ldr	r0, [pc, #152]	; (8003114 <main+0x3f4>)
 800307a:	f7fe f913 	bl	80012a4 <HAL_GPIO_WritePin>

		HAL_Delay(1000000);
 800307e:	481f      	ldr	r0, [pc, #124]	; (80030fc <main+0x3dc>)
 8003080:	f7fd ff9c 	bl	8000fbc <HAL_Delay>
		TLCD_Puts(1," *InIt   Motor*");
 8003084:	4924      	ldr	r1, [pc, #144]	; (8003118 <main+0x3f8>)
 8003086:	2001      	movs	r0, #1
 8003088:	f000 fa69 	bl	800355e <TLCD_Puts>
		TLCD_Puts(2," *DOWNDOWNDOWN*");
 800308c:	4923      	ldr	r1, [pc, #140]	; (800311c <main+0x3fc>)
 800308e:	2002      	movs	r0, #2
 8003090:	f000 fa65 	bl	800355e <TLCD_Puts>
		HAL_GPIO_WritePin(GPIOC,DOWN_Pin, GPIO_PIN_RESET);
 8003094:	2200      	movs	r2, #0
 8003096:	f44f 7100 	mov.w	r1, #512	; 0x200
 800309a:	481e      	ldr	r0, [pc, #120]	; (8003114 <main+0x3f4>)
 800309c:	f7fe f902 	bl	80012a4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC,UP_Pin,   GPIO_PIN_SET);
 80030a0:	2201      	movs	r2, #1
 80030a2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80030a6:	481b      	ldr	r0, [pc, #108]	; (8003114 <main+0x3f4>)
 80030a8:	f7fe f8fc 	bl	80012a4 <HAL_GPIO_WritePin>
		HAL_Delay(1000000);
 80030ac:	4813      	ldr	r0, [pc, #76]	; (80030fc <main+0x3dc>)
 80030ae:	f7fd ff85 	bl	8000fbc <HAL_Delay>
		HAL_GPIO_WritePin(GPIOC,UP_Pin|DOWN_Pin, GPIO_PIN_SET);
 80030b2:	2201      	movs	r2, #1
 80030b4:	f44f 7140 	mov.w	r1, #768	; 0x300
 80030b8:	4816      	ldr	r0, [pc, #88]	; (8003114 <main+0x3f4>)
 80030ba:	f7fe f8f3 	bl	80012a4 <HAL_GPIO_WritePin>
		HAL_Delay(1000000);
 80030be:	480f      	ldr	r0, [pc, #60]	; (80030fc <main+0x3dc>)
 80030c0:	f7fd ff7c 	bl	8000fbc <HAL_Delay>

		HAL_UART_Transmit(&huart2, (uint8_t *)"\r\nwhile!!!!!\r\n", 14,1000);
 80030c4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80030c8:	220e      	movs	r2, #14
 80030ca:	4915      	ldr	r1, [pc, #84]	; (8003120 <main+0x400>)
 80030cc:	4802      	ldr	r0, [pc, #8]	; (80030d8 <main+0x3b8>)
 80030ce:	f7ff fc4b 	bl	8002968 <HAL_UART_Transmit>

  }
 80030d2:	e79f      	b.n	8003014 <main+0x2f4>
 80030d4:	200005a6 	.word	0x200005a6
 80030d8:	200006f4 	.word	0x200006f4
 80030dc:	080063d2 	.word	0x080063d2
 80030e0:	200006b8 	.word	0x200006b8
 80030e4:	20000614 	.word	0x20000614
 80030e8:	080063eb 	.word	0x080063eb
 80030ec:	080063f8 	.word	0x080063f8
 80030f0:	08006404 	.word	0x08006404
 80030f4:	08006413 	.word	0x08006413
 80030f8:	08006422 	.word	0x08006422
 80030fc:	000f4240 	.word	0x000f4240
 8003100:	20000734 	.word	0x20000734
 8003104:	0800642c 	.word	0x0800642c
 8003108:	20000650 	.word	0x20000650
 800310c:	08006435 	.word	0x08006435
 8003110:	08006445 	.word	0x08006445
 8003114:	40020800 	.word	0x40020800
 8003118:	08006455 	.word	0x08006455
 800311c:	08006465 	.word	0x08006465
 8003120:	08006475 	.word	0x08006475

08003124 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8003124:	f8df d034 	ldr.w	sp, [pc, #52]	; 800315c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8003128:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800312a:	e003      	b.n	8003134 <LoopCopyDataInit>

0800312c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800312c:	4b0c      	ldr	r3, [pc, #48]	; (8003160 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800312e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8003130:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8003132:	3104      	adds	r1, #4

08003134 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8003134:	480b      	ldr	r0, [pc, #44]	; (8003164 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8003136:	4b0c      	ldr	r3, [pc, #48]	; (8003168 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8003138:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800313a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800313c:	d3f6      	bcc.n	800312c <CopyDataInit>
  ldr  r2, =_sbss
 800313e:	4a0b      	ldr	r2, [pc, #44]	; (800316c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8003140:	e002      	b.n	8003148 <LoopFillZerobss>

08003142 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8003142:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8003144:	f842 3b04 	str.w	r3, [r2], #4

08003148 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8003148:	4b09      	ldr	r3, [pc, #36]	; (8003170 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800314a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800314c:	d3f9      	bcc.n	8003142 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800314e:	f7fd fed3 	bl	8000ef8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003152:	f000 fa15 	bl	8003580 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003156:	f7ff fde3 	bl	8002d20 <main>
  bx  lr    
 800315a:	4770      	bx	lr

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800315c:	20020000 	.word	0x20020000
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
  b  LoopCopyDataInit

CopyDataInit:
  ldr  r3, =_sidata
 8003160:	080065fc 	.word	0x080065fc
  ldr  r3, [r3, r1]
  str  r3, [r0, r1]
  adds  r1, r1, #4
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8003164:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8003168:	20000540 	.word	0x20000540
  adds  r2, r0, r1
  cmp  r2, r3
  bcc  CopyDataInit
  ldr  r2, =_sbss
 800316c:	20000540 	.word	0x20000540
FillZerobss:
  movs  r3, #0
  str  r3, [r2], #4
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8003170:	20000754 	.word	0x20000754

08003174 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003174:	e7fe      	b.n	8003174 <ADC_IRQHandler>

08003176 <HAL_MspInit>:

/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003176:	b508      	push	{r3, lr}
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8003178:	2007      	movs	r0, #7
 800317a:	f7fd ff2d 	bl	8000fd8 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 800317e:	2200      	movs	r2, #0
 8003180:	4611      	mov	r1, r2
 8003182:	f06f 000b 	mvn.w	r0, #11
 8003186:	f7fd ff39 	bl	8000ffc <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 800318a:	2200      	movs	r2, #0
 800318c:	4611      	mov	r1, r2
 800318e:	f06f 000a 	mvn.w	r0, #10
 8003192:	f7fd ff33 	bl	8000ffc <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 8003196:	2200      	movs	r2, #0
 8003198:	4611      	mov	r1, r2
 800319a:	f06f 0009 	mvn.w	r0, #9
 800319e:	f7fd ff2d 	bl	8000ffc <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 80031a2:	2200      	movs	r2, #0
 80031a4:	4611      	mov	r1, r2
 80031a6:	f06f 0004 	mvn.w	r0, #4
 80031aa:	f7fd ff27 	bl	8000ffc <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 80031ae:	2200      	movs	r2, #0
 80031b0:	4611      	mov	r1, r2
 80031b2:	f06f 0003 	mvn.w	r0, #3
 80031b6:	f7fd ff21 	bl	8000ffc <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 80031ba:	2200      	movs	r2, #0
 80031bc:	4611      	mov	r1, r2
 80031be:	f06f 0001 	mvn.w	r0, #1
 80031c2:	f7fd ff1b 	bl	8000ffc <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 80031c6:	2200      	movs	r2, #0
 80031c8:	4611      	mov	r1, r2
 80031ca:	f04f 30ff 	mov.w	r0, #4294967295
 80031ce:	f7fd ff15 	bl	8000ffc <HAL_NVIC_SetPriority>

  /* Peripheral interrupt init*/
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 80031d2:	2200      	movs	r2, #0
 80031d4:	2005      	movs	r0, #5
 80031d6:	4611      	mov	r1, r2
 80031d8:	f7fd ff10 	bl	8000ffc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 80031dc:	2005      	movs	r0, #5

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80031de:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);

  /* Peripheral interrupt init*/
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 80031e2:	f7fd bf3f 	b.w	8001064 <HAL_NVIC_EnableIRQ>
	...

080031e8 <HAL_I2C_MspInit>:

  /* USER CODE END MspInit 1 */
}

void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80031e8:	b510      	push	{r4, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hi2c->Instance==I2C1)
 80031ea:	6802      	ldr	r2, [r0, #0]
 80031ec:	4b18      	ldr	r3, [pc, #96]	; (8003250 <HAL_I2C_MspInit+0x68>)
 80031ee:	429a      	cmp	r2, r3

  /* USER CODE END MspInit 1 */
}

void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80031f0:	b086      	sub	sp, #24

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hi2c->Instance==I2C1)
 80031f2:	d12a      	bne.n	800324a <HAL_I2C_MspInit+0x62>
  
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = SCL_Pin|SDA_Pin;
 80031f4:	23c0      	movs	r3, #192	; 0xc0
 80031f6:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80031f8:	2312      	movs	r3, #18
 80031fa:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80031fc:	2301      	movs	r3, #1
 80031fe:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003200:	2302      	movs	r3, #2
 8003202:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003204:	2304      	movs	r3, #4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003206:	eb0d 0103 	add.w	r1, sp, r3
 800320a:	4812      	ldr	r0, [pc, #72]	; (8003254 <HAL_I2C_MspInit+0x6c>)
    */
    GPIO_InitStruct.Pin = SCL_Pin|SDA_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800320c:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800320e:	2400      	movs	r4, #0
    GPIO_InitStruct.Pin = SCL_Pin|SDA_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003210:	f7fd ff6e 	bl	80010f0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003214:	4b10      	ldr	r3, [pc, #64]	; (8003258 <HAL_I2C_MspInit+0x70>)
 8003216:	9400      	str	r4, [sp, #0]
 8003218:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800321a:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 800321e:	641a      	str	r2, [r3, #64]	; 0x40
 8003220:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003222:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8003226:	4622      	mov	r2, r4
 8003228:	4621      	mov	r1, r4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800322a:	9300      	str	r3, [sp, #0]
    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 800322c:	201f      	movs	r0, #31
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800322e:	9b00      	ldr	r3, [sp, #0]
    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8003230:	f7fd fee4 	bl	8000ffc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8003234:	201f      	movs	r0, #31
 8003236:	f7fd ff15 	bl	8001064 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 800323a:	2020      	movs	r0, #32
 800323c:	4622      	mov	r2, r4
 800323e:	4621      	mov	r1, r4
 8003240:	f7fd fedc 	bl	8000ffc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8003244:	2020      	movs	r0, #32
 8003246:	f7fd ff0d 	bl	8001064 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800324a:	b006      	add	sp, #24
 800324c:	bd10      	pop	{r4, pc}
 800324e:	bf00      	nop
 8003250:	40005400 	.word	0x40005400
 8003254:	40020400 	.word	0x40020400
 8003258:	40023800 	.word	0x40023800

0800325c <HAL_TIM_Base_MspInit>:
}

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{

  if(htim_base->Instance==TIM2)
 800325c:	6803      	ldr	r3, [r0, #0]
 800325e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
  /* USER CODE END I2C1_MspDeInit 1 */

}

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003262:	b507      	push	{r0, r1, r2, lr}

  if(htim_base->Instance==TIM2)
 8003264:	d112      	bne.n	800328c <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003266:	2200      	movs	r2, #0
 8003268:	f503 330e 	add.w	r3, r3, #145408	; 0x23800
 800326c:	9200      	str	r2, [sp, #0]
 800326e:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8003270:	f041 0101 	orr.w	r1, r1, #1
 8003274:	6419      	str	r1, [r3, #64]	; 0x40
 8003276:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003278:	f003 0301 	and.w	r3, r3, #1
 800327c:	9300      	str	r3, [sp, #0]
    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800327e:	201c      	movs	r0, #28
 8003280:	4611      	mov	r1, r2
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003282:	9b00      	ldr	r3, [sp, #0]
    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8003284:	f7fd feba 	bl	8000ffc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8003288:	201c      	movs	r0, #28
 800328a:	e013      	b.n	80032b4 <HAL_TIM_Base_MspInit+0x58>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
  else if(htim_base->Instance==TIM3)
 800328c:	4a0c      	ldr	r2, [pc, #48]	; (80032c0 <HAL_TIM_Base_MspInit+0x64>)
 800328e:	4293      	cmp	r3, r2
 8003290:	d112      	bne.n	80032b8 <HAL_TIM_Base_MspInit+0x5c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003292:	2200      	movs	r2, #0
 8003294:	4b0b      	ldr	r3, [pc, #44]	; (80032c4 <HAL_TIM_Base_MspInit+0x68>)
 8003296:	9201      	str	r2, [sp, #4]
 8003298:	6c19      	ldr	r1, [r3, #64]	; 0x40
 800329a:	f041 0102 	orr.w	r1, r1, #2
 800329e:	6419      	str	r1, [r3, #64]	; 0x40
 80032a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032a2:	f003 0302 	and.w	r3, r3, #2
 80032a6:	9301      	str	r3, [sp, #4]
    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80032a8:	201d      	movs	r0, #29
 80032aa:	4611      	mov	r1, r2
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80032ac:	9b01      	ldr	r3, [sp, #4]
    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80032ae:	f7fd fea5 	bl	8000ffc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80032b2:	201d      	movs	r0, #29
 80032b4:	f7fd fed6 	bl	8001064 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80032b8:	b003      	add	sp, #12
 80032ba:	f85d fb04 	ldr.w	pc, [sp], #4
 80032be:	bf00      	nop
 80032c0:	40000400 	.word	0x40000400
 80032c4:	40023800 	.word	0x40023800

080032c8 <HAL_UART_MspInit>:
  }

}

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80032c8:	b510      	push	{r4, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(huart->Instance==USART2)
 80032ca:	6802      	ldr	r2, [r0, #0]
 80032cc:	4b14      	ldr	r3, [pc, #80]	; (8003320 <HAL_UART_MspInit+0x58>)
 80032ce:	429a      	cmp	r2, r3
  }

}

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80032d0:	b086      	sub	sp, #24

  GPIO_InitTypeDef GPIO_InitStruct;
  if(huart->Instance==USART2)
 80032d2:	d122      	bne.n	800331a <HAL_UART_MspInit+0x52>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80032d4:	2400      	movs	r4, #0
 80032d6:	f503 33fa 	add.w	r3, r3, #128000	; 0x1f400
 80032da:	9400      	str	r4, [sp, #0]
 80032dc:	6c19      	ldr	r1, [r3, #64]	; 0x40
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80032de:	4811      	ldr	r0, [pc, #68]	; (8003324 <HAL_UART_MspInit+0x5c>)
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80032e0:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 80032e4:	6419      	str	r1, [r3, #64]	; 0x40
 80032e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032e8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80032ec:	9300      	str	r3, [sp, #0]
 80032ee:	9b00      	ldr	r3, [sp, #0]
  
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80032f0:	230c      	movs	r3, #12
 80032f2:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80032f4:	2302      	movs	r3, #2
 80032f6:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80032f8:	2301      	movs	r3, #1
 80032fa:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80032fc:	2303      	movs	r3, #3
 80032fe:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003300:	a901      	add	r1, sp, #4
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003302:	2307      	movs	r3, #7
 8003304:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003306:	f7fd fef3 	bl	80010f0 <HAL_GPIO_Init>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800330a:	2026      	movs	r0, #38	; 0x26
 800330c:	4622      	mov	r2, r4
 800330e:	4621      	mov	r1, r4
 8003310:	f7fd fe74 	bl	8000ffc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8003314:	2026      	movs	r0, #38	; 0x26
 8003316:	f7fd fea5 	bl	8001064 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800331a:	b006      	add	sp, #24
 800331c:	bd10      	pop	{r4, pc}
 800331e:	bf00      	nop
 8003320:	40004400 	.word	0x40004400
 8003324:	40020000 	.word	0x40020000

08003328 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8003328:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800332a:	f7fd fe39 	bl	8000fa0 <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800332e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
  HAL_SYSTICK_IRQHandler();
 8003332:	f7fd bec6 	b.w	80010c2 <HAL_SYSTICK_IRQHandler>

08003336 <RCC_IRQHandler>:

/**
* @brief This function handles RCC global interrupt.
*/
void RCC_IRQHandler(void)
{
 8003336:	4770      	bx	lr

08003338 <TIM2_IRQHandler>:
void TIM2_IRQHandler(void)
{
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8003338:	4801      	ldr	r0, [pc, #4]	; (8003340 <TIM2_IRQHandler+0x8>)
 800333a:	f7ff b84e 	b.w	80023da <HAL_TIM_IRQHandler>
 800333e:	bf00      	nop
 8003340:	200006b8 	.word	0x200006b8

08003344 <TIM3_IRQHandler>:
void TIM3_IRQHandler(void)
{
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8003344:	4801      	ldr	r0, [pc, #4]	; (800334c <TIM3_IRQHandler+0x8>)
 8003346:	f7ff b848 	b.w	80023da <HAL_TIM_IRQHandler>
 800334a:	bf00      	nop
 800334c:	20000614 	.word	0x20000614

08003350 <I2C1_EV_IRQHandler>:
void I2C1_EV_IRQHandler(void)
{
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8003350:	4801      	ldr	r0, [pc, #4]	; (8003358 <I2C1_EV_IRQHandler+0x8>)
 8003352:	f7fe b825 	b.w	80013a0 <HAL_I2C_EV_IRQHandler>
 8003356:	bf00      	nop
 8003358:	200005a8 	.word	0x200005a8

0800335c <I2C1_ER_IRQHandler>:
void I2C1_ER_IRQHandler(void)
{
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 800335c:	4801      	ldr	r0, [pc, #4]	; (8003364 <I2C1_ER_IRQHandler+0x8>)
 800335e:	f7fe bb43 	b.w	80019e8 <HAL_I2C_ER_IRQHandler>
 8003362:	bf00      	nop
 8003364:	200005a8 	.word	0x200005a8

08003368 <USART2_IRQHandler>:
void USART2_IRQHandler(void)
{
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8003368:	4801      	ldr	r0, [pc, #4]	; (8003370 <USART2_IRQHandler+0x8>)
 800336a:	f7ff bbb9 	b.w	8002ae0 <HAL_UART_IRQHandler>
 800336e:	bf00      	nop
 8003370:	200006f4 	.word	0x200006f4

08003374 <TLCD_Enable>:
	else			HAL_GPIO_WritePin(GPIOC, TData7 , GPIO_PIN_RESET);
	TLCD_Enable();
}

void	TLCD_Enable()
{
 8003374:	b538      	push	{r3, r4, r5, lr}
	HAL_GPIO_WritePin(GPIOC, TEN , GPIO_PIN_SET);
 8003376:	4d0e      	ldr	r5, [pc, #56]	; (80033b0 <TLCD_Enable+0x3c>)
 8003378:	4c0e      	ldr	r4, [pc, #56]	; (80033b4 <TLCD_Enable+0x40>)
 800337a:	8829      	ldrh	r1, [r5, #0]
 800337c:	2201      	movs	r2, #1
 800337e:	4620      	mov	r0, r4
 8003380:	f7fd ff90 	bl	80012a4 <HAL_GPIO_WritePin>
	HAL_Delay(2);
 8003384:	2002      	movs	r0, #2
 8003386:	f7fd fe19 	bl	8000fbc <HAL_Delay>
	HAL_GPIO_WritePin(GPIOC, TEN , GPIO_PIN_SET);
 800338a:	8829      	ldrh	r1, [r5, #0]
 800338c:	2201      	movs	r2, #1
 800338e:	4620      	mov	r0, r4
 8003390:	f7fd ff88 	bl	80012a4 <HAL_GPIO_WritePin>
	HAL_Delay(2);
 8003394:	2002      	movs	r0, #2
 8003396:	f7fd fe11 	bl	8000fbc <HAL_Delay>
	HAL_GPIO_WritePin(GPIOC, TEN , GPIO_PIN_RESET);
 800339a:	4620      	mov	r0, r4
 800339c:	8829      	ldrh	r1, [r5, #0]
 800339e:	2200      	movs	r2, #0
 80033a0:	f7fd ff80 	bl	80012a4 <HAL_GPIO_WritePin>
	HAL_Delay(40);
 80033a4:	2028      	movs	r0, #40	; 0x28
}
 80033a6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	HAL_GPIO_WritePin(GPIOC, TEN , GPIO_PIN_SET);
	HAL_Delay(2);
	HAL_GPIO_WritePin(GPIOC, TEN , GPIO_PIN_SET);
	HAL_Delay(2);
	HAL_GPIO_WritePin(GPIOC, TEN , GPIO_PIN_RESET);
	HAL_Delay(40);
 80033aa:	f7fd be07 	b.w	8000fbc <HAL_Delay>
 80033ae:	bf00      	nop
 80033b0:	20000744 	.word	0x20000744
 80033b4:	40020800 	.word	0x40020800

080033b8 <TLCD_4BitWrite>:
	TLCD_Cmd( 0x01 );
	HAL_Delay(2000);  // 2ms
}

void	TLCD_4BitWrite(BYTE c)
{
 80033b8:	4b17      	ldr	r3, [pc, #92]	; (8003418 <TLCD_4BitWrite+0x60>)
	if( c & 0x01 ) 	HAL_GPIO_WritePin(GPIOC, TData4 , GPIO_PIN_SET);
 80033ba:	f010 0201 	ands.w	r2, r0, #1
	else			HAL_GPIO_WritePin(GPIOC, TData4 , GPIO_PIN_RESET);
 80033be:	8819      	ldrh	r1, [r3, #0]
	TLCD_Cmd( 0x01 );
	HAL_Delay(2000);  // 2ms
}

void	TLCD_4BitWrite(BYTE c)
{
 80033c0:	b510      	push	{r4, lr}
	if( c & 0x01 ) 	HAL_GPIO_WritePin(GPIOC, TData4 , GPIO_PIN_SET);
 80033c2:	bf18      	it	ne
 80033c4:	2201      	movne	r2, #1
	TLCD_Cmd( 0x01 );
	HAL_Delay(2000);  // 2ms
}

void	TLCD_4BitWrite(BYTE c)
{
 80033c6:	4604      	mov	r4, r0
	if( c & 0x01 ) 	HAL_GPIO_WritePin(GPIOC, TData4 , GPIO_PIN_SET);
	else			HAL_GPIO_WritePin(GPIOC, TData4 , GPIO_PIN_RESET);
 80033c8:	4814      	ldr	r0, [pc, #80]	; (800341c <TLCD_4BitWrite+0x64>)
 80033ca:	f7fd ff6b 	bl	80012a4 <HAL_GPIO_WritePin>

	if( c & 0x02 ) 	HAL_GPIO_WritePin(GPIOC, TData5 , GPIO_PIN_SET);
 80033ce:	f004 0102 	and.w	r1, r4, #2
 80033d2:	f001 02ff 	and.w	r2, r1, #255	; 0xff
 80033d6:	4b12      	ldr	r3, [pc, #72]	; (8003420 <TLCD_4BitWrite+0x68>)
 80033d8:	b101      	cbz	r1, 80033dc <TLCD_4BitWrite+0x24>
 80033da:	2201      	movs	r2, #1
	else			HAL_GPIO_WritePin(GPIOC, TData5 , GPIO_PIN_RESET);
 80033dc:	8819      	ldrh	r1, [r3, #0]
 80033de:	480f      	ldr	r0, [pc, #60]	; (800341c <TLCD_4BitWrite+0x64>)
 80033e0:	f7fd ff60 	bl	80012a4 <HAL_GPIO_WritePin>

	if( c & 0x04 ) 	HAL_GPIO_WritePin(GPIOC, TData6 , GPIO_PIN_SET);
 80033e4:	f004 0104 	and.w	r1, r4, #4
 80033e8:	f001 02ff 	and.w	r2, r1, #255	; 0xff
 80033ec:	4b0d      	ldr	r3, [pc, #52]	; (8003424 <TLCD_4BitWrite+0x6c>)
 80033ee:	b101      	cbz	r1, 80033f2 <TLCD_4BitWrite+0x3a>
 80033f0:	2201      	movs	r2, #1
	else			HAL_GPIO_WritePin(GPIOC, TData6 , GPIO_PIN_RESET);
 80033f2:	8819      	ldrh	r1, [r3, #0]
 80033f4:	4809      	ldr	r0, [pc, #36]	; (800341c <TLCD_4BitWrite+0x64>)

	if( c & 0x08 ) 	HAL_GPIO_WritePin(GPIOC, TData7 , GPIO_PIN_SET);
 80033f6:	f004 0408 	and.w	r4, r4, #8

	if( c & 0x02 ) 	HAL_GPIO_WritePin(GPIOC, TData5 , GPIO_PIN_SET);
	else			HAL_GPIO_WritePin(GPIOC, TData5 , GPIO_PIN_RESET);

	if( c & 0x04 ) 	HAL_GPIO_WritePin(GPIOC, TData6 , GPIO_PIN_SET);
	else			HAL_GPIO_WritePin(GPIOC, TData6 , GPIO_PIN_RESET);
 80033fa:	f7fd ff53 	bl	80012a4 <HAL_GPIO_WritePin>

	if( c & 0x08 ) 	HAL_GPIO_WritePin(GPIOC, TData7 , GPIO_PIN_SET);
 80033fe:	f004 02ff 	and.w	r2, r4, #255	; 0xff
 8003402:	4b09      	ldr	r3, [pc, #36]	; (8003428 <TLCD_4BitWrite+0x70>)
 8003404:	b104      	cbz	r4, 8003408 <TLCD_4BitWrite+0x50>
 8003406:	2201      	movs	r2, #1
	else			HAL_GPIO_WritePin(GPIOC, TData7 , GPIO_PIN_RESET);
 8003408:	8819      	ldrh	r1, [r3, #0]
 800340a:	4804      	ldr	r0, [pc, #16]	; (800341c <TLCD_4BitWrite+0x64>)
 800340c:	f7fd ff4a 	bl	80012a4 <HAL_GPIO_WritePin>
	TLCD_Enable();
}
 8003410:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	if( c & 0x04 ) 	HAL_GPIO_WritePin(GPIOC, TData6 , GPIO_PIN_SET);
	else			HAL_GPIO_WritePin(GPIOC, TData6 , GPIO_PIN_RESET);

	if( c & 0x08 ) 	HAL_GPIO_WritePin(GPIOC, TData7 , GPIO_PIN_SET);
	else			HAL_GPIO_WritePin(GPIOC, TData7 , GPIO_PIN_RESET);
	TLCD_Enable();
 8003414:	f7ff bfae 	b.w	8003374 <TLCD_Enable>
 8003418:	2000074c 	.word	0x2000074c
 800341c:	40020800 	.word	0x40020800
 8003420:	2000073c 	.word	0x2000073c
 8003424:	20000738 	.word	0x20000738
 8003428:	20000740 	.word	0x20000740

0800342c <TNLD_Send>:
{
	TNLD_Send(v,HIGH);
}

void	TNLD_Send(uint8_t v,uint8_t m)
{
 800342c:	b510      	push	{r4, lr}
	if( m ) 	HAL_GPIO_WritePin(GPIOC, TRS , GPIO_PIN_SET);
 800342e:	460a      	mov	r2, r1
{
	TNLD_Send(v,HIGH);
}

void	TNLD_Send(uint8_t v,uint8_t m)
{
 8003430:	4604      	mov	r4, r0
 8003432:	4b07      	ldr	r3, [pc, #28]	; (8003450 <TNLD_Send+0x24>)
	if( m ) 	HAL_GPIO_WritePin(GPIOC, TRS , GPIO_PIN_SET);
 8003434:	b101      	cbz	r1, 8003438 <TNLD_Send+0xc>
 8003436:	2201      	movs	r2, #1
	else		HAL_GPIO_WritePin(GPIOC, TRS , GPIO_PIN_RESET);
 8003438:	8819      	ldrh	r1, [r3, #0]
 800343a:	4806      	ldr	r0, [pc, #24]	; (8003454 <TNLD_Send+0x28>)
 800343c:	f7fd ff32 	bl	80012a4 <HAL_GPIO_WritePin>

	TLCD_4BitWrite(v>>4);
 8003440:	0920      	lsrs	r0, r4, #4
 8003442:	f7ff ffb9 	bl	80033b8 <TLCD_4BitWrite>
	TLCD_4BitWrite(v);
 8003446:	4620      	mov	r0, r4
}
 8003448:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
{
	if( m ) 	HAL_GPIO_WritePin(GPIOC, TRS , GPIO_PIN_SET);
	else		HAL_GPIO_WritePin(GPIOC, TRS , GPIO_PIN_RESET);

	TLCD_4BitWrite(v>>4);
	TLCD_4BitWrite(v);
 800344c:	f7ff bfb4 	b.w	80033b8 <TLCD_4BitWrite>
 8003450:	20000748 	.word	0x20000748
 8003454:	40020800 	.word	0x40020800

08003458 <TLCD_Cmd>:
	HAL_Delay(40);
}

void 	TLCD_Cmd(BYTE cmd)
{
	TNLD_Send(cmd,LOW);
 8003458:	2100      	movs	r1, #0
 800345a:	f7ff bfe7 	b.w	800342c <TNLD_Send>
	...

08003460 <TLCD_Init>:

// TLCD   GPIOC 10,11.........0,1,2,3
// 0->RS, 1->E
// TLCD_Init(GPIO_Pin_0,GPIO_Pin_1,GPIO_Pin_2,GPIO_Pin_3,GPIO_Pin_4,GPIO_Pin_5);
void	TLCD_Init(uint32_t RS,uint32_t EN, uint32_t Data4,uint32_t Data5,uint32_t Data6,uint32_t Data7)
{
 8003460:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	GPIO_InitTypeDef	GPIO_InitStruct;

	TRS = RS;
 8003464:	4e31      	ldr	r6, [pc, #196]	; (800352c <TLCD_Init+0xcc>)

	GPIO_InitStruct.Pin = RS | EN | Data4 | Data5 | Data6 | Data7;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
	GPIO_InitStruct.Pull = GPIO_NOPULL;
	GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003466:	4f32      	ldr	r7, [pc, #200]	; (8003530 <TLCD_Init+0xd0>)
// TLCD_Init(GPIO_Pin_0,GPIO_Pin_1,GPIO_Pin_2,GPIO_Pin_3,GPIO_Pin_4,GPIO_Pin_5);
void	TLCD_Init(uint32_t RS,uint32_t EN, uint32_t Data4,uint32_t Data5,uint32_t Data6,uint32_t Data7)
{
	GPIO_InitTypeDef	GPIO_InitStruct;

	TRS = RS;
 8003468:	6030      	str	r0, [r6, #0]
	TEN = EN;
 800346a:	4e32      	ldr	r6, [pc, #200]	; (8003534 <TLCD_Init+0xd4>)
 800346c:	6031      	str	r1, [r6, #0]
	TData4 = Data4;
 800346e:	4e32      	ldr	r6, [pc, #200]	; (8003538 <TLCD_Init+0xd8>)
 8003470:	6032      	str	r2, [r6, #0]
	TData5 = Data5;
 8003472:	4e32      	ldr	r6, [pc, #200]	; (800353c <TLCD_Init+0xdc>)

// TLCD   GPIOC 10,11.........0,1,2,3
// 0->RS, 1->E
// TLCD_Init(GPIO_Pin_0,GPIO_Pin_1,GPIO_Pin_2,GPIO_Pin_3,GPIO_Pin_4,GPIO_Pin_5);
void	TLCD_Init(uint32_t RS,uint32_t EN, uint32_t Data4,uint32_t Data5,uint32_t Data6,uint32_t Data7)
{
 8003474:	b086      	sub	sp, #24
	GPIO_InitTypeDef	GPIO_InitStruct;

	TRS = RS;
	TEN = EN;
	TData4 = Data4;
	TData5 = Data5;
 8003476:	6033      	str	r3, [r6, #0]
	TData6 = Data6;
 8003478:	4e31      	ldr	r6, [pc, #196]	; (8003540 <TLCD_Init+0xe0>)

// TLCD   GPIOC 10,11.........0,1,2,3
// 0->RS, 1->E
// TLCD_Init(GPIO_Pin_0,GPIO_Pin_1,GPIO_Pin_2,GPIO_Pin_3,GPIO_Pin_4,GPIO_Pin_5);
void	TLCD_Init(uint32_t RS,uint32_t EN, uint32_t Data4,uint32_t Data5,uint32_t Data6,uint32_t Data7)
{
 800347a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800347c:	9c0d      	ldr	r4, [sp, #52]	; 0x34

	TRS = RS;
	TEN = EN;
	TData4 = Data4;
	TData5 = Data5;
	TData6 = Data6;
 800347e:	6035      	str	r5, [r6, #0]
	TData7 = Data7;
 8003480:	4e30      	ldr	r6, [pc, #192]	; (8003544 <TLCD_Init+0xe4>)
 8003482:	6034      	str	r4, [r6, #0]

	GPIO_InitStruct.Pin = RS | EN | Data4 | Data5 | Data6 | Data7;
 8003484:	432c      	orrs	r4, r5
 8003486:	431c      	orrs	r4, r3
 8003488:	4314      	orrs	r4, r2
 800348a:	4321      	orrs	r1, r4
 800348c:	ea41 0400 	orr.w	r4, r1, r0
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
	GPIO_InitStruct.Pull = GPIO_NOPULL;
	GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 8003490:	2503      	movs	r5, #3
	TData5 = Data5;
	TData6 = Data6;
	TData7 = Data7;

	GPIO_InitStruct.Pin = RS | EN | Data4 | Data5 | Data6 | Data7;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003492:	2601      	movs	r6, #1
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003494:	f04f 0800 	mov.w	r8, #0
	GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003498:	a901      	add	r1, sp, #4
 800349a:	4638      	mov	r0, r7
	TData4 = Data4;
	TData5 = Data5;
	TData6 = Data6;
	TData7 = Data7;

	GPIO_InitStruct.Pin = RS | EN | Data4 | Data5 | Data6 | Data7;
 800349c:	9401      	str	r4, [sp, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800349e:	9602      	str	r6, [sp, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034a0:	f8cd 800c 	str.w	r8, [sp, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 80034a4:	9504      	str	r5, [sp, #16]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80034a6:	f7fd fe23 	bl	80010f0 <HAL_GPIO_Init>

	// GPIOA 0,1 --> Control pin
	// GPIOA 2,3,4,5 --> Data pin
	HAL_GPIO_WritePin(GPIOC , RS | EN | Data4 | Data5 | Data6 | Data7 , GPIO_PIN_RESET);
 80034aa:	4642      	mov	r2, r8
 80034ac:	b2a1      	uxth	r1, r4
 80034ae:	4638      	mov	r0, r7
 80034b0:	f7fd fef8 	bl	80012a4 <HAL_GPIO_WritePin>
	HAL_Delay(10000);  // 10ms
 80034b4:	f242 7010 	movw	r0, #10000	; 0x2710
 80034b8:	f7fd fd80 	bl	8000fbc <HAL_Delay>

	TLCD_4BitWrite(0x03);
 80034bc:	4628      	mov	r0, r5
 80034be:	f7ff ff7b 	bl	80033b8 <TLCD_4BitWrite>
	HAL_Delay(5000);   // 5ms
 80034c2:	f241 3088 	movw	r0, #5000	; 0x1388
 80034c6:	f7fd fd79 	bl	8000fbc <HAL_Delay>
	TLCD_4BitWrite(0x03);
 80034ca:	4628      	mov	r0, r5
 80034cc:	f7ff ff74 	bl	80033b8 <TLCD_4BitWrite>
	HAL_Delay(5000);   // 5ms
 80034d0:	f241 3088 	movw	r0, #5000	; 0x1388
 80034d4:	f7fd fd72 	bl	8000fbc <HAL_Delay>
	TLCD_4BitWrite(0x03);
 80034d8:	4628      	mov	r0, r5
 80034da:	f7ff ff6d 	bl	80033b8 <TLCD_4BitWrite>
	HAL_Delay(5000);   // 5ms
 80034de:	f241 3088 	movw	r0, #5000	; 0x1388
 80034e2:	f7fd fd6b 	bl	8000fbc <HAL_Delay>
	TLCD_4BitWrite(0x02);
 80034e6:	2002      	movs	r0, #2
 80034e8:	f7ff ff66 	bl	80033b8 <TLCD_4BitWrite>
	HAL_Delay(5000);   // 5ms
 80034ec:	f241 3088 	movw	r0, #5000	; 0x1388
 80034f0:	f7fd fd64 	bl	8000fbc <HAL_Delay>
	// Function Set
	// DL : 0->4bit, 1->8bit
	// N : 0->1 line, 1->2 line
	// F : 0-> 5*7, 1->5*10
	// I selected 4bit, 2 line, 5*7
	TLCD_Cmd( 0x28 );
 80034f4:	2028      	movs	r0, #40	; 0x28
 80034f6:	f7ff ffaf 	bl	8003458 <TLCD_Cmd>
	HAL_Delay(40);  // 40us
 80034fa:	2028      	movs	r0, #40	; 0x28
 80034fc:	f7fd fd5e 	bl	8000fbc <HAL_Delay>

	// Display Set
	// D : 0->disp off, 1->disp on
	// C : 0->Cur off, 1->Cur on
	// B : 0->Cur blink off, 1->Cur blink on
	TLCD_Cmd( 0x0C );
 8003500:	200c      	movs	r0, #12
 8003502:	f7ff ffa9 	bl	8003458 <TLCD_Cmd>
	HAL_Delay(40);  // 40us
 8003506:	2028      	movs	r0, #40	; 0x28
 8003508:	f7fd fd58 	bl	8000fbc <HAL_Delay>

	// Display Mode
	// I/D : 0->Dec Cursor pos, 1->Inc Cursor pos
	// S : 0-> No disp shift, 1-> Disp shift
	TLCD_Cmd( 0x06 );
 800350c:	2006      	movs	r0, #6
 800350e:	f7ff ffa3 	bl	8003458 <TLCD_Cmd>
	HAL_Delay(40);  // 40us
 8003512:	2028      	movs	r0, #40	; 0x28
 8003514:	f7fd fd52 	bl	8000fbc <HAL_Delay>

	// LCD Clear display
	TLCD_Cmd( 0x01 );
 8003518:	4630      	mov	r0, r6
 800351a:	f7ff ff9d 	bl	8003458 <TLCD_Cmd>
	HAL_Delay(2000);  // 2ms
 800351e:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8003522:	f7fd fd4b 	bl	8000fbc <HAL_Delay>
}
 8003526:	b006      	add	sp, #24
 8003528:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800352c:	20000748 	.word	0x20000748
 8003530:	40020800 	.word	0x40020800
 8003534:	20000744 	.word	0x20000744
 8003538:	2000074c 	.word	0x2000074c
 800353c:	2000073c 	.word	0x2000073c
 8003540:	20000738 	.word	0x20000738
 8003544:	20000740 	.word	0x20000740

08003548 <TLCD_Write>:
	TNLD_Send(cmd,LOW);
}

void	TLCD_Write(BYTE v)
{
	TNLD_Send(v,HIGH);
 8003548:	2101      	movs	r1, #1
 800354a:	f7ff bf6f 	b.w	800342c <TNLD_Send>

0800354e <TLCD_Putc>:
	TLCD_4BitWrite(v>>4);
	TLCD_4BitWrite(v);
}

void	TLCD_Putc(char c)
{
 800354e:	b508      	push	{r3, lr}
	TLCD_Write((BYTE)c);
 8003550:	f7ff fffa 	bl	8003548 <TLCD_Write>
	HAL_Delay(1);
 8003554:	2001      	movs	r0, #1
}
 8003556:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
}

void	TLCD_Putc(char c)
{
	TLCD_Write((BYTE)c);
	HAL_Delay(1);
 800355a:	f7fd bd2f 	b.w	8000fbc <HAL_Delay>

0800355e <TLCD_Puts>:
}

void	TLCD_Puts(uint8_t line, char *s)
{
	if(line==1)		TLCD_Cmd(0x80);
 800355e:	2801      	cmp	r0, #1
	TLCD_Write((BYTE)c);
	HAL_Delay(1);
}

void	TLCD_Puts(uint8_t line, char *s)
{
 8003560:	b510      	push	{r4, lr}
	if(line==1)		TLCD_Cmd(0x80);
 8003562:	bf0c      	ite	eq
 8003564:	2080      	moveq	r0, #128	; 0x80
	else 			TLCD_Cmd(0xC0);
 8003566:	20c0      	movne	r0, #192	; 0xc0
	TLCD_Write((BYTE)c);
	HAL_Delay(1);
}

void	TLCD_Puts(uint8_t line, char *s)
{
 8003568:	460c      	mov	r4, r1
	if(line==1)		TLCD_Cmd(0x80);
	else 			TLCD_Cmd(0xC0);
 800356a:	f7ff ff75 	bl	8003458 <TLCD_Cmd>
 800356e:	3c01      	subs	r4, #1

	while(*s) {
 8003570:	f814 0f01 	ldrb.w	r0, [r4, #1]!
 8003574:	b110      	cbz	r0, 800357c <TLCD_Puts+0x1e>
		TLCD_Putc(*s);
 8003576:	f7ff ffea 	bl	800354e <TLCD_Putc>
 800357a:	e7f9      	b.n	8003570 <TLCD_Puts+0x12>
		s++;
	}
}
 800357c:	bd10      	pop	{r4, pc}
	...

08003580 <__libc_init_array>:
 8003580:	b570      	push	{r4, r5, r6, lr}
 8003582:	4b0e      	ldr	r3, [pc, #56]	; (80035bc <__libc_init_array+0x3c>)
 8003584:	4c0e      	ldr	r4, [pc, #56]	; (80035c0 <__libc_init_array+0x40>)
 8003586:	1ae4      	subs	r4, r4, r3
 8003588:	10a4      	asrs	r4, r4, #2
 800358a:	2500      	movs	r5, #0
 800358c:	461e      	mov	r6, r3
 800358e:	42a5      	cmp	r5, r4
 8003590:	d004      	beq.n	800359c <__libc_init_array+0x1c>
 8003592:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003596:	4798      	blx	r3
 8003598:	3501      	adds	r5, #1
 800359a:	e7f8      	b.n	800358e <__libc_init_array+0xe>
 800359c:	f002 fef2 	bl	8006384 <_init>
 80035a0:	4c08      	ldr	r4, [pc, #32]	; (80035c4 <__libc_init_array+0x44>)
 80035a2:	4b09      	ldr	r3, [pc, #36]	; (80035c8 <__libc_init_array+0x48>)
 80035a4:	1ae4      	subs	r4, r4, r3
 80035a6:	10a4      	asrs	r4, r4, #2
 80035a8:	2500      	movs	r5, #0
 80035aa:	461e      	mov	r6, r3
 80035ac:	42a5      	cmp	r5, r4
 80035ae:	d004      	beq.n	80035ba <__libc_init_array+0x3a>
 80035b0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80035b4:	4798      	blx	r3
 80035b6:	3501      	adds	r5, #1
 80035b8:	e7f8      	b.n	80035ac <__libc_init_array+0x2c>
 80035ba:	bd70      	pop	{r4, r5, r6, pc}
 80035bc:	080065f4 	.word	0x080065f4
 80035c0:	080065f4 	.word	0x080065f4
 80035c4:	080065f8 	.word	0x080065f8
 80035c8:	080065f4 	.word	0x080065f4

080035cc <sprintf>:
 80035cc:	b40e      	push	{r1, r2, r3}
 80035ce:	b500      	push	{lr}
 80035d0:	b09c      	sub	sp, #112	; 0x70
 80035d2:	f44f 7102 	mov.w	r1, #520	; 0x208
 80035d6:	ab1d      	add	r3, sp, #116	; 0x74
 80035d8:	f8ad 1014 	strh.w	r1, [sp, #20]
 80035dc:	9002      	str	r0, [sp, #8]
 80035de:	9006      	str	r0, [sp, #24]
 80035e0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80035e4:	480a      	ldr	r0, [pc, #40]	; (8003610 <sprintf+0x44>)
 80035e6:	9104      	str	r1, [sp, #16]
 80035e8:	9107      	str	r1, [sp, #28]
 80035ea:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80035ee:	f853 2b04 	ldr.w	r2, [r3], #4
 80035f2:	f8ad 1016 	strh.w	r1, [sp, #22]
 80035f6:	6800      	ldr	r0, [r0, #0]
 80035f8:	9301      	str	r3, [sp, #4]
 80035fa:	a902      	add	r1, sp, #8
 80035fc:	f000 f814 	bl	8003628 <_svfprintf_r>
 8003600:	9b02      	ldr	r3, [sp, #8]
 8003602:	2200      	movs	r2, #0
 8003604:	701a      	strb	r2, [r3, #0]
 8003606:	b01c      	add	sp, #112	; 0x70
 8003608:	f85d eb04 	ldr.w	lr, [sp], #4
 800360c:	b003      	add	sp, #12
 800360e:	4770      	bx	lr
 8003610:	200000f4 	.word	0x200000f4

08003614 <strcpy>:
 8003614:	4603      	mov	r3, r0
 8003616:	f811 2b01 	ldrb.w	r2, [r1], #1
 800361a:	f803 2b01 	strb.w	r2, [r3], #1
 800361e:	2a00      	cmp	r2, #0
 8003620:	d1f9      	bne.n	8003616 <strcpy+0x2>
 8003622:	4770      	bx	lr
 8003624:	0000      	movs	r0, r0
	...

08003628 <_svfprintf_r>:
 8003628:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800362c:	b0bd      	sub	sp, #244	; 0xf4
 800362e:	468b      	mov	fp, r1
 8003630:	9205      	str	r2, [sp, #20]
 8003632:	461f      	mov	r7, r3
 8003634:	4682      	mov	sl, r0
 8003636:	f001 fdeb 	bl	8005210 <_localeconv_r>
 800363a:	6803      	ldr	r3, [r0, #0]
 800363c:	930d      	str	r3, [sp, #52]	; 0x34
 800363e:	4618      	mov	r0, r3
 8003640:	f7fc fe36 	bl	80002b0 <strlen>
 8003644:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 8003648:	9008      	str	r0, [sp, #32]
 800364a:	0619      	lsls	r1, r3, #24
 800364c:	d515      	bpl.n	800367a <_svfprintf_r+0x52>
 800364e:	f8db 3010 	ldr.w	r3, [fp, #16]
 8003652:	b993      	cbnz	r3, 800367a <_svfprintf_r+0x52>
 8003654:	2140      	movs	r1, #64	; 0x40
 8003656:	4650      	mov	r0, sl
 8003658:	f001 fde6 	bl	8005228 <_malloc_r>
 800365c:	f8cb 0000 	str.w	r0, [fp]
 8003660:	f8cb 0010 	str.w	r0, [fp, #16]
 8003664:	b930      	cbnz	r0, 8003674 <_svfprintf_r+0x4c>
 8003666:	230c      	movs	r3, #12
 8003668:	f8ca 3000 	str.w	r3, [sl]
 800366c:	f04f 30ff 	mov.w	r0, #4294967295
 8003670:	f000 bf95 	b.w	800459e <_svfprintf_r+0xf76>
 8003674:	2340      	movs	r3, #64	; 0x40
 8003676:	f8cb 3014 	str.w	r3, [fp, #20]
 800367a:	ed9f 7b99 	vldr	d7, [pc, #612]	; 80038e0 <_svfprintf_r+0x2b8>
 800367e:	ed8d 7b06 	vstr	d7, [sp, #24]
 8003682:	2300      	movs	r3, #0
 8003684:	ac2c      	add	r4, sp, #176	; 0xb0
 8003686:	941f      	str	r4, [sp, #124]	; 0x7c
 8003688:	9321      	str	r3, [sp, #132]	; 0x84
 800368a:	9320      	str	r3, [sp, #128]	; 0x80
 800368c:	9304      	str	r3, [sp, #16]
 800368e:	9311      	str	r3, [sp, #68]	; 0x44
 8003690:	9310      	str	r3, [sp, #64]	; 0x40
 8003692:	930a      	str	r3, [sp, #40]	; 0x28
 8003694:	9d05      	ldr	r5, [sp, #20]
 8003696:	462b      	mov	r3, r5
 8003698:	f813 2b01 	ldrb.w	r2, [r3], #1
 800369c:	b11a      	cbz	r2, 80036a6 <_svfprintf_r+0x7e>
 800369e:	2a25      	cmp	r2, #37	; 0x25
 80036a0:	d001      	beq.n	80036a6 <_svfprintf_r+0x7e>
 80036a2:	461d      	mov	r5, r3
 80036a4:	e7f7      	b.n	8003696 <_svfprintf_r+0x6e>
 80036a6:	9b05      	ldr	r3, [sp, #20]
 80036a8:	1aee      	subs	r6, r5, r3
 80036aa:	d017      	beq.n	80036dc <_svfprintf_r+0xb4>
 80036ac:	e884 0048 	stmia.w	r4, {r3, r6}
 80036b0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80036b2:	4433      	add	r3, r6
 80036b4:	9321      	str	r3, [sp, #132]	; 0x84
 80036b6:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80036b8:	3301      	adds	r3, #1
 80036ba:	2b07      	cmp	r3, #7
 80036bc:	9320      	str	r3, [sp, #128]	; 0x80
 80036be:	dc01      	bgt.n	80036c4 <_svfprintf_r+0x9c>
 80036c0:	3408      	adds	r4, #8
 80036c2:	e008      	b.n	80036d6 <_svfprintf_r+0xae>
 80036c4:	aa1f      	add	r2, sp, #124	; 0x7c
 80036c6:	4659      	mov	r1, fp
 80036c8:	4650      	mov	r0, sl
 80036ca:	f002 fac1 	bl	8005c50 <__ssprint_r>
 80036ce:	2800      	cmp	r0, #0
 80036d0:	f040 862c 	bne.w	800432c <_svfprintf_r+0xd04>
 80036d4:	ac2c      	add	r4, sp, #176	; 0xb0
 80036d6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80036d8:	4433      	add	r3, r6
 80036da:	930a      	str	r3, [sp, #40]	; 0x28
 80036dc:	782b      	ldrb	r3, [r5, #0]
 80036de:	2b00      	cmp	r3, #0
 80036e0:	f000 861d 	beq.w	800431e <_svfprintf_r+0xcf6>
 80036e4:	2200      	movs	r2, #0
 80036e6:	1c6b      	adds	r3, r5, #1
 80036e8:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 80036ec:	4611      	mov	r1, r2
 80036ee:	f04f 39ff 	mov.w	r9, #4294967295
 80036f2:	9209      	str	r2, [sp, #36]	; 0x24
 80036f4:	4615      	mov	r5, r2
 80036f6:	200a      	movs	r0, #10
 80036f8:	1c5e      	adds	r6, r3, #1
 80036fa:	781b      	ldrb	r3, [r3, #0]
 80036fc:	9605      	str	r6, [sp, #20]
 80036fe:	9302      	str	r3, [sp, #8]
 8003700:	9b02      	ldr	r3, [sp, #8]
 8003702:	3b20      	subs	r3, #32
 8003704:	2b58      	cmp	r3, #88	; 0x58
 8003706:	f200 8263 	bhi.w	8003bd0 <_svfprintf_r+0x5a8>
 800370a:	e8df f013 	tbh	[pc, r3, lsl #1]
 800370e:	005c      	.short	0x005c
 8003710:	02610261 	.word	0x02610261
 8003714:	0261006b 	.word	0x0261006b
 8003718:	02610261 	.word	0x02610261
 800371c:	02610261 	.word	0x02610261
 8003720:	006e0261 	.word	0x006e0261
 8003724:	02610059 	.word	0x02610059
 8003728:	007c0079 	.word	0x007c0079
 800372c:	00a30261 	.word	0x00a30261
 8003730:	00a600a6 	.word	0x00a600a6
 8003734:	00a600a6 	.word	0x00a600a6
 8003738:	00a600a6 	.word	0x00a600a6
 800373c:	00a600a6 	.word	0x00a600a6
 8003740:	026100a6 	.word	0x026100a6
 8003744:	02610261 	.word	0x02610261
 8003748:	02610261 	.word	0x02610261
 800374c:	02610261 	.word	0x02610261
 8003750:	02610261 	.word	0x02610261
 8003754:	00d60261 	.word	0x00d60261
 8003758:	0261010b 	.word	0x0261010b
 800375c:	0261010b 	.word	0x0261010b
 8003760:	02610261 	.word	0x02610261
 8003764:	00b90261 	.word	0x00b90261
 8003768:	02610261 	.word	0x02610261
 800376c:	02610152 	.word	0x02610152
 8003770:	02610261 	.word	0x02610261
 8003774:	02610261 	.word	0x02610261
 8003778:	02610199 	.word	0x02610199
 800377c:	00660261 	.word	0x00660261
 8003780:	02610261 	.word	0x02610261
 8003784:	02610261 	.word	0x02610261
 8003788:	02610261 	.word	0x02610261
 800378c:	02610261 	.word	0x02610261
 8003790:	02610261 	.word	0x02610261
 8003794:	006100cd 	.word	0x006100cd
 8003798:	010b010b 	.word	0x010b010b
 800379c:	00bc010b 	.word	0x00bc010b
 80037a0:	02610061 	.word	0x02610061
 80037a4:	00bf0261 	.word	0x00bf0261
 80037a8:	01340261 	.word	0x01340261
 80037ac:	016f0154 	.word	0x016f0154
 80037b0:	026100ca 	.word	0x026100ca
 80037b4:	02610180 	.word	0x02610180
 80037b8:	0261019b 	.word	0x0261019b
 80037bc:	01b30261 	.word	0x01b30261
 80037c0:	2201      	movs	r2, #1
 80037c2:	212b      	movs	r1, #43	; 0x2b
 80037c4:	e002      	b.n	80037cc <_svfprintf_r+0x1a4>
 80037c6:	b909      	cbnz	r1, 80037cc <_svfprintf_r+0x1a4>
 80037c8:	2201      	movs	r2, #1
 80037ca:	2120      	movs	r1, #32
 80037cc:	9b05      	ldr	r3, [sp, #20]
 80037ce:	e793      	b.n	80036f8 <_svfprintf_r+0xd0>
 80037d0:	2a00      	cmp	r2, #0
 80037d2:	d077      	beq.n	80038c4 <_svfprintf_r+0x29c>
 80037d4:	f88d 105f 	strb.w	r1, [sp, #95]	; 0x5f
 80037d8:	e074      	b.n	80038c4 <_svfprintf_r+0x29c>
 80037da:	b10a      	cbz	r2, 80037e0 <_svfprintf_r+0x1b8>
 80037dc:	f88d 105f 	strb.w	r1, [sp, #95]	; 0x5f
 80037e0:	4b41      	ldr	r3, [pc, #260]	; (80038e8 <_svfprintf_r+0x2c0>)
 80037e2:	e14b      	b.n	8003a7c <_svfprintf_r+0x454>
 80037e4:	f045 0501 	orr.w	r5, r5, #1
 80037e8:	e7f0      	b.n	80037cc <_svfprintf_r+0x1a4>
 80037ea:	683e      	ldr	r6, [r7, #0]
 80037ec:	9609      	str	r6, [sp, #36]	; 0x24
 80037ee:	2e00      	cmp	r6, #0
 80037f0:	f107 0304 	add.w	r3, r7, #4
 80037f4:	db01      	blt.n	80037fa <_svfprintf_r+0x1d2>
 80037f6:	461f      	mov	r7, r3
 80037f8:	e7e8      	b.n	80037cc <_svfprintf_r+0x1a4>
 80037fa:	4276      	negs	r6, r6
 80037fc:	9609      	str	r6, [sp, #36]	; 0x24
 80037fe:	461f      	mov	r7, r3
 8003800:	f045 0504 	orr.w	r5, r5, #4
 8003804:	e7e2      	b.n	80037cc <_svfprintf_r+0x1a4>
 8003806:	9e05      	ldr	r6, [sp, #20]
 8003808:	9b05      	ldr	r3, [sp, #20]
 800380a:	7836      	ldrb	r6, [r6, #0]
 800380c:	9602      	str	r6, [sp, #8]
 800380e:	2e2a      	cmp	r6, #42	; 0x2a
 8003810:	f103 0301 	add.w	r3, r3, #1
 8003814:	d002      	beq.n	800381c <_svfprintf_r+0x1f4>
 8003816:	f04f 0900 	mov.w	r9, #0
 800381a:	e00a      	b.n	8003832 <_svfprintf_r+0x20a>
 800381c:	f8d7 9000 	ldr.w	r9, [r7]
 8003820:	9305      	str	r3, [sp, #20]
 8003822:	1d3e      	adds	r6, r7, #4
 8003824:	f1b9 0f00 	cmp.w	r9, #0
 8003828:	4637      	mov	r7, r6
 800382a:	dacf      	bge.n	80037cc <_svfprintf_r+0x1a4>
 800382c:	f04f 39ff 	mov.w	r9, #4294967295
 8003830:	e7cc      	b.n	80037cc <_svfprintf_r+0x1a4>
 8003832:	9305      	str	r3, [sp, #20]
 8003834:	9b02      	ldr	r3, [sp, #8]
 8003836:	3b30      	subs	r3, #48	; 0x30
 8003838:	2b09      	cmp	r3, #9
 800383a:	d808      	bhi.n	800384e <_svfprintf_r+0x226>
 800383c:	fb00 3909 	mla	r9, r0, r9, r3
 8003840:	9b05      	ldr	r3, [sp, #20]
 8003842:	461e      	mov	r6, r3
 8003844:	f816 3b01 	ldrb.w	r3, [r6], #1
 8003848:	9302      	str	r3, [sp, #8]
 800384a:	4633      	mov	r3, r6
 800384c:	e7f1      	b.n	8003832 <_svfprintf_r+0x20a>
 800384e:	ea49 79e9 	orr.w	r9, r9, r9, asr #31
 8003852:	e755      	b.n	8003700 <_svfprintf_r+0xd8>
 8003854:	f045 0580 	orr.w	r5, r5, #128	; 0x80
 8003858:	e7b8      	b.n	80037cc <_svfprintf_r+0x1a4>
 800385a:	2300      	movs	r3, #0
 800385c:	9309      	str	r3, [sp, #36]	; 0x24
 800385e:	9b02      	ldr	r3, [sp, #8]
 8003860:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8003862:	3b30      	subs	r3, #48	; 0x30
 8003864:	fb00 3306 	mla	r3, r0, r6, r3
 8003868:	9309      	str	r3, [sp, #36]	; 0x24
 800386a:	9b05      	ldr	r3, [sp, #20]
 800386c:	461e      	mov	r6, r3
 800386e:	f816 3b01 	ldrb.w	r3, [r6], #1
 8003872:	9302      	str	r3, [sp, #8]
 8003874:	9b02      	ldr	r3, [sp, #8]
 8003876:	9605      	str	r6, [sp, #20]
 8003878:	3b30      	subs	r3, #48	; 0x30
 800387a:	2b09      	cmp	r3, #9
 800387c:	d9ef      	bls.n	800385e <_svfprintf_r+0x236>
 800387e:	e73f      	b.n	8003700 <_svfprintf_r+0xd8>
 8003880:	f045 0508 	orr.w	r5, r5, #8
 8003884:	e7a2      	b.n	80037cc <_svfprintf_r+0x1a4>
 8003886:	f045 0540 	orr.w	r5, r5, #64	; 0x40
 800388a:	e79f      	b.n	80037cc <_svfprintf_r+0x1a4>
 800388c:	9b05      	ldr	r3, [sp, #20]
 800388e:	781b      	ldrb	r3, [r3, #0]
 8003890:	2b6c      	cmp	r3, #108	; 0x6c
 8003892:	d103      	bne.n	800389c <_svfprintf_r+0x274>
 8003894:	9b05      	ldr	r3, [sp, #20]
 8003896:	3301      	adds	r3, #1
 8003898:	9305      	str	r3, [sp, #20]
 800389a:	e002      	b.n	80038a2 <_svfprintf_r+0x27a>
 800389c:	f045 0510 	orr.w	r5, r5, #16
 80038a0:	e794      	b.n	80037cc <_svfprintf_r+0x1a4>
 80038a2:	f045 0520 	orr.w	r5, r5, #32
 80038a6:	e791      	b.n	80037cc <_svfprintf_r+0x1a4>
 80038a8:	1d3b      	adds	r3, r7, #4
 80038aa:	9303      	str	r3, [sp, #12]
 80038ac:	2600      	movs	r6, #0
 80038ae:	683b      	ldr	r3, [r7, #0]
 80038b0:	f88d 3088 	strb.w	r3, [sp, #136]	; 0x88
 80038b4:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 80038b8:	e199      	b.n	8003bee <_svfprintf_r+0x5c6>
 80038ba:	b10a      	cbz	r2, 80038c0 <_svfprintf_r+0x298>
 80038bc:	f88d 105f 	strb.w	r1, [sp, #95]	; 0x5f
 80038c0:	f045 0510 	orr.w	r5, r5, #16
 80038c4:	06aa      	lsls	r2, r5, #26
 80038c6:	d511      	bpl.n	80038ec <_svfprintf_r+0x2c4>
 80038c8:	3707      	adds	r7, #7
 80038ca:	f027 0707 	bic.w	r7, r7, #7
 80038ce:	f107 0308 	add.w	r3, r7, #8
 80038d2:	9303      	str	r3, [sp, #12]
 80038d4:	e9d7 6700 	ldrd	r6, r7, [r7]
 80038d8:	e017      	b.n	800390a <_svfprintf_r+0x2e2>
 80038da:	bf00      	nop
 80038dc:	f3af 8000 	nop.w
	...
 80038e8:	080064a4 	.word	0x080064a4
 80038ec:	f015 0f10 	tst.w	r5, #16
 80038f0:	f107 0304 	add.w	r3, r7, #4
 80038f4:	d002      	beq.n	80038fc <_svfprintf_r+0x2d4>
 80038f6:	9303      	str	r3, [sp, #12]
 80038f8:	683e      	ldr	r6, [r7, #0]
 80038fa:	e005      	b.n	8003908 <_svfprintf_r+0x2e0>
 80038fc:	683e      	ldr	r6, [r7, #0]
 80038fe:	9303      	str	r3, [sp, #12]
 8003900:	f015 0f40 	tst.w	r5, #64	; 0x40
 8003904:	bf18      	it	ne
 8003906:	b236      	sxthne	r6, r6
 8003908:	17f7      	asrs	r7, r6, #31
 800390a:	2e00      	cmp	r6, #0
 800390c:	f177 0300 	sbcs.w	r3, r7, #0
 8003910:	f280 80de 	bge.w	8003ad0 <_svfprintf_r+0x4a8>
 8003914:	4276      	negs	r6, r6
 8003916:	f04f 032d 	mov.w	r3, #45	; 0x2d
 800391a:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 800391e:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 8003922:	e0d5      	b.n	8003ad0 <_svfprintf_r+0x4a8>
 8003924:	b10a      	cbz	r2, 800392a <_svfprintf_r+0x302>
 8003926:	f88d 105f 	strb.w	r1, [sp, #95]	; 0x5f
 800392a:	3707      	adds	r7, #7
 800392c:	f027 0707 	bic.w	r7, r7, #7
 8003930:	f107 0308 	add.w	r3, r7, #8
 8003934:	9303      	str	r3, [sp, #12]
 8003936:	ed97 7b00 	vldr	d7, [r7]
 800393a:	ed8d 7b06 	vstr	d7, [sp, #24]
 800393e:	9b06      	ldr	r3, [sp, #24]
 8003940:	9312      	str	r3, [sp, #72]	; 0x48
 8003942:	9b07      	ldr	r3, [sp, #28]
 8003944:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003948:	9313      	str	r3, [sp, #76]	; 0x4c
 800394a:	f04f 32ff 	mov.w	r2, #4294967295
 800394e:	4bab      	ldr	r3, [pc, #684]	; (8003bfc <_svfprintf_r+0x5d4>)
 8003950:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 8003954:	f7fd f906 	bl	8000b64 <__aeabi_dcmpun>
 8003958:	2800      	cmp	r0, #0
 800395a:	f040 84f1 	bne.w	8004340 <_svfprintf_r+0xd18>
 800395e:	f04f 32ff 	mov.w	r2, #4294967295
 8003962:	4ba6      	ldr	r3, [pc, #664]	; (8003bfc <_svfprintf_r+0x5d4>)
 8003964:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 8003968:	f7fd f8de 	bl	8000b28 <__aeabi_dcmple>
 800396c:	2800      	cmp	r0, #0
 800396e:	f040 84e7 	bne.w	8004340 <_svfprintf_r+0xd18>
 8003972:	f000 bdfd 	b.w	8004570 <_svfprintf_r+0xf48>
 8003976:	b10a      	cbz	r2, 800397c <_svfprintf_r+0x354>
 8003978:	f88d 105f 	strb.w	r1, [sp, #95]	; 0x5f
 800397c:	f015 0f20 	tst.w	r5, #32
 8003980:	f107 0304 	add.w	r3, r7, #4
 8003984:	d007      	beq.n	8003996 <_svfprintf_r+0x36e>
 8003986:	990a      	ldr	r1, [sp, #40]	; 0x28
 8003988:	683a      	ldr	r2, [r7, #0]
 800398a:	17ce      	asrs	r6, r1, #31
 800398c:	4608      	mov	r0, r1
 800398e:	4631      	mov	r1, r6
 8003990:	e9c2 0100 	strd	r0, r1, [r2]
 8003994:	e00b      	b.n	80039ae <_svfprintf_r+0x386>
 8003996:	06e9      	lsls	r1, r5, #27
 8003998:	d406      	bmi.n	80039a8 <_svfprintf_r+0x380>
 800399a:	066a      	lsls	r2, r5, #25
 800399c:	d504      	bpl.n	80039a8 <_svfprintf_r+0x380>
 800399e:	683a      	ldr	r2, [r7, #0]
 80039a0:	f8bd 1028 	ldrh.w	r1, [sp, #40]	; 0x28
 80039a4:	8011      	strh	r1, [r2, #0]
 80039a6:	e002      	b.n	80039ae <_svfprintf_r+0x386>
 80039a8:	683a      	ldr	r2, [r7, #0]
 80039aa:	990a      	ldr	r1, [sp, #40]	; 0x28
 80039ac:	6011      	str	r1, [r2, #0]
 80039ae:	461f      	mov	r7, r3
 80039b0:	e670      	b.n	8003694 <_svfprintf_r+0x6c>
 80039b2:	f045 0510 	orr.w	r5, r5, #16
 80039b6:	f015 0320 	ands.w	r3, r5, #32
 80039ba:	d009      	beq.n	80039d0 <_svfprintf_r+0x3a8>
 80039bc:	3707      	adds	r7, #7
 80039be:	f027 0707 	bic.w	r7, r7, #7
 80039c2:	f107 0308 	add.w	r3, r7, #8
 80039c6:	e9d7 6700 	ldrd	r6, r7, [r7]
 80039ca:	9303      	str	r3, [sp, #12]
 80039cc:	2300      	movs	r3, #0
 80039ce:	e07b      	b.n	8003ac8 <_svfprintf_r+0x4a0>
 80039d0:	1d3a      	adds	r2, r7, #4
 80039d2:	f015 0110 	ands.w	r1, r5, #16
 80039d6:	9203      	str	r2, [sp, #12]
 80039d8:	d105      	bne.n	80039e6 <_svfprintf_r+0x3be>
 80039da:	f015 0340 	ands.w	r3, r5, #64	; 0x40
 80039de:	d002      	beq.n	80039e6 <_svfprintf_r+0x3be>
 80039e0:	883e      	ldrh	r6, [r7, #0]
 80039e2:	2700      	movs	r7, #0
 80039e4:	e7f2      	b.n	80039cc <_svfprintf_r+0x3a4>
 80039e6:	683e      	ldr	r6, [r7, #0]
 80039e8:	2700      	movs	r7, #0
 80039ea:	e06d      	b.n	8003ac8 <_svfprintf_r+0x4a0>
 80039ec:	1d3b      	adds	r3, r7, #4
 80039ee:	9303      	str	r3, [sp, #12]
 80039f0:	2330      	movs	r3, #48	; 0x30
 80039f2:	2278      	movs	r2, #120	; 0x78
 80039f4:	f88d 3060 	strb.w	r3, [sp, #96]	; 0x60
 80039f8:	4b81      	ldr	r3, [pc, #516]	; (8003c00 <_svfprintf_r+0x5d8>)
 80039fa:	683e      	ldr	r6, [r7, #0]
 80039fc:	9311      	str	r3, [sp, #68]	; 0x44
 80039fe:	2700      	movs	r7, #0
 8003a00:	f045 0502 	orr.w	r5, r5, #2
 8003a04:	f88d 2061 	strb.w	r2, [sp, #97]	; 0x61
 8003a08:	2302      	movs	r3, #2
 8003a0a:	9202      	str	r2, [sp, #8]
 8003a0c:	e05c      	b.n	8003ac8 <_svfprintf_r+0x4a0>
 8003a0e:	2600      	movs	r6, #0
 8003a10:	1d3b      	adds	r3, r7, #4
 8003a12:	45b1      	cmp	r9, r6
 8003a14:	9303      	str	r3, [sp, #12]
 8003a16:	f8d7 8000 	ldr.w	r8, [r7]
 8003a1a:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 8003a1e:	db0a      	blt.n	8003a36 <_svfprintf_r+0x40e>
 8003a20:	464a      	mov	r2, r9
 8003a22:	4631      	mov	r1, r6
 8003a24:	4640      	mov	r0, r8
 8003a26:	f7fc fbf3 	bl	8000210 <memchr>
 8003a2a:	2800      	cmp	r0, #0
 8003a2c:	f000 80ea 	beq.w	8003c04 <_svfprintf_r+0x5dc>
 8003a30:	ebc8 0900 	rsb	r9, r8, r0
 8003a34:	e0e7      	b.n	8003c06 <_svfprintf_r+0x5de>
 8003a36:	4640      	mov	r0, r8
 8003a38:	f7fc fc3a 	bl	80002b0 <strlen>
 8003a3c:	4681      	mov	r9, r0
 8003a3e:	e0e2      	b.n	8003c06 <_svfprintf_r+0x5de>
 8003a40:	f045 0510 	orr.w	r5, r5, #16
 8003a44:	06ae      	lsls	r6, r5, #26
 8003a46:	d508      	bpl.n	8003a5a <_svfprintf_r+0x432>
 8003a48:	3707      	adds	r7, #7
 8003a4a:	f027 0707 	bic.w	r7, r7, #7
 8003a4e:	f107 0308 	add.w	r3, r7, #8
 8003a52:	9303      	str	r3, [sp, #12]
 8003a54:	e9d7 6700 	ldrd	r6, r7, [r7]
 8003a58:	e00a      	b.n	8003a70 <_svfprintf_r+0x448>
 8003a5a:	1d3b      	adds	r3, r7, #4
 8003a5c:	f015 0f10 	tst.w	r5, #16
 8003a60:	9303      	str	r3, [sp, #12]
 8003a62:	d103      	bne.n	8003a6c <_svfprintf_r+0x444>
 8003a64:	0668      	lsls	r0, r5, #25
 8003a66:	d501      	bpl.n	8003a6c <_svfprintf_r+0x444>
 8003a68:	883e      	ldrh	r6, [r7, #0]
 8003a6a:	e000      	b.n	8003a6e <_svfprintf_r+0x446>
 8003a6c:	683e      	ldr	r6, [r7, #0]
 8003a6e:	2700      	movs	r7, #0
 8003a70:	2301      	movs	r3, #1
 8003a72:	e029      	b.n	8003ac8 <_svfprintf_r+0x4a0>
 8003a74:	b10a      	cbz	r2, 8003a7a <_svfprintf_r+0x452>
 8003a76:	f88d 105f 	strb.w	r1, [sp, #95]	; 0x5f
 8003a7a:	4b61      	ldr	r3, [pc, #388]	; (8003c00 <_svfprintf_r+0x5d8>)
 8003a7c:	9311      	str	r3, [sp, #68]	; 0x44
 8003a7e:	06a9      	lsls	r1, r5, #26
 8003a80:	d508      	bpl.n	8003a94 <_svfprintf_r+0x46c>
 8003a82:	3707      	adds	r7, #7
 8003a84:	f027 0707 	bic.w	r7, r7, #7
 8003a88:	f107 0308 	add.w	r3, r7, #8
 8003a8c:	9303      	str	r3, [sp, #12]
 8003a8e:	e9d7 6700 	ldrd	r6, r7, [r7]
 8003a92:	e00a      	b.n	8003aaa <_svfprintf_r+0x482>
 8003a94:	1d3b      	adds	r3, r7, #4
 8003a96:	f015 0f10 	tst.w	r5, #16
 8003a9a:	9303      	str	r3, [sp, #12]
 8003a9c:	d103      	bne.n	8003aa6 <_svfprintf_r+0x47e>
 8003a9e:	066a      	lsls	r2, r5, #25
 8003aa0:	d501      	bpl.n	8003aa6 <_svfprintf_r+0x47e>
 8003aa2:	883e      	ldrh	r6, [r7, #0]
 8003aa4:	e000      	b.n	8003aa8 <_svfprintf_r+0x480>
 8003aa6:	683e      	ldr	r6, [r7, #0]
 8003aa8:	2700      	movs	r7, #0
 8003aaa:	07eb      	lsls	r3, r5, #31
 8003aac:	d50b      	bpl.n	8003ac6 <_svfprintf_r+0x49e>
 8003aae:	ea56 0307 	orrs.w	r3, r6, r7
 8003ab2:	d008      	beq.n	8003ac6 <_svfprintf_r+0x49e>
 8003ab4:	2330      	movs	r3, #48	; 0x30
 8003ab6:	f88d 3060 	strb.w	r3, [sp, #96]	; 0x60
 8003aba:	f89d 3008 	ldrb.w	r3, [sp, #8]
 8003abe:	f88d 3061 	strb.w	r3, [sp, #97]	; 0x61
 8003ac2:	f045 0502 	orr.w	r5, r5, #2
 8003ac6:	2302      	movs	r3, #2
 8003ac8:	2200      	movs	r2, #0
 8003aca:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8003ace:	e000      	b.n	8003ad2 <_svfprintf_r+0x4aa>
 8003ad0:	2301      	movs	r3, #1
 8003ad2:	f1b9 0f00 	cmp.w	r9, #0
 8003ad6:	f2c0 855c 	blt.w	8004592 <_svfprintf_r+0xf6a>
 8003ada:	ea56 0207 	orrs.w	r2, r6, r7
 8003ade:	f025 0180 	bic.w	r1, r5, #128	; 0x80
 8003ae2:	d103      	bne.n	8003aec <_svfprintf_r+0x4c4>
 8003ae4:	f1b9 0f00 	cmp.w	r9, #0
 8003ae8:	d05f      	beq.n	8003baa <_svfprintf_r+0x582>
 8003aea:	e006      	b.n	8003afa <_svfprintf_r+0x4d2>
 8003aec:	460d      	mov	r5, r1
 8003aee:	2b01      	cmp	r3, #1
 8003af0:	d025      	beq.n	8003b3e <_svfprintf_r+0x516>
 8003af2:	2b02      	cmp	r3, #2
 8003af4:	d046      	beq.n	8003b84 <_svfprintf_r+0x55c>
 8003af6:	4629      	mov	r1, r5
 8003af8:	e007      	b.n	8003b0a <_svfprintf_r+0x4e2>
 8003afa:	460d      	mov	r5, r1
 8003afc:	2b01      	cmp	r3, #1
 8003afe:	d022      	beq.n	8003b46 <_svfprintf_r+0x51e>
 8003b00:	2b02      	cmp	r3, #2
 8003b02:	d03d      	beq.n	8003b80 <_svfprintf_r+0x558>
 8003b04:	4629      	mov	r1, r5
 8003b06:	2600      	movs	r6, #0
 8003b08:	2700      	movs	r7, #0
 8003b0a:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
 8003b0e:	08f2      	lsrs	r2, r6, #3
 8003b10:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
 8003b14:	08f8      	lsrs	r0, r7, #3
 8003b16:	f006 0307 	and.w	r3, r6, #7
 8003b1a:	4607      	mov	r7, r0
 8003b1c:	4616      	mov	r6, r2
 8003b1e:	3330      	adds	r3, #48	; 0x30
 8003b20:	ea56 0207 	orrs.w	r2, r6, r7
 8003b24:	f808 3d01 	strb.w	r3, [r8, #-1]!
 8003b28:	d1f1      	bne.n	8003b0e <_svfprintf_r+0x4e6>
 8003b2a:	07e8      	lsls	r0, r5, #31
 8003b2c:	d548      	bpl.n	8003bc0 <_svfprintf_r+0x598>
 8003b2e:	2b30      	cmp	r3, #48	; 0x30
 8003b30:	d046      	beq.n	8003bc0 <_svfprintf_r+0x598>
 8003b32:	2330      	movs	r3, #48	; 0x30
 8003b34:	f808 3c01 	strb.w	r3, [r8, #-1]
 8003b38:	f108 38ff 	add.w	r8, r8, #4294967295
 8003b3c:	e040      	b.n	8003bc0 <_svfprintf_r+0x598>
 8003b3e:	2f00      	cmp	r7, #0
 8003b40:	bf08      	it	eq
 8003b42:	2e0a      	cmpeq	r6, #10
 8003b44:	d205      	bcs.n	8003b52 <_svfprintf_r+0x52a>
 8003b46:	f10d 08f0 	add.w	r8, sp, #240	; 0xf0
 8003b4a:	3630      	adds	r6, #48	; 0x30
 8003b4c:	f808 6d41 	strb.w	r6, [r8, #-65]!
 8003b50:	e029      	b.n	8003ba6 <_svfprintf_r+0x57e>
 8003b52:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
 8003b56:	4630      	mov	r0, r6
 8003b58:	4639      	mov	r1, r7
 8003b5a:	220a      	movs	r2, #10
 8003b5c:	2300      	movs	r3, #0
 8003b5e:	f7fd f83f 	bl	8000be0 <__aeabi_uldivmod>
 8003b62:	3230      	adds	r2, #48	; 0x30
 8003b64:	f808 2d01 	strb.w	r2, [r8, #-1]!
 8003b68:	2300      	movs	r3, #0
 8003b6a:	4630      	mov	r0, r6
 8003b6c:	4639      	mov	r1, r7
 8003b6e:	220a      	movs	r2, #10
 8003b70:	f7fd f836 	bl	8000be0 <__aeabi_uldivmod>
 8003b74:	4606      	mov	r6, r0
 8003b76:	460f      	mov	r7, r1
 8003b78:	ea56 0307 	orrs.w	r3, r6, r7
 8003b7c:	d1eb      	bne.n	8003b56 <_svfprintf_r+0x52e>
 8003b7e:	e012      	b.n	8003ba6 <_svfprintf_r+0x57e>
 8003b80:	2600      	movs	r6, #0
 8003b82:	2700      	movs	r7, #0
 8003b84:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
 8003b88:	f006 030f 	and.w	r3, r6, #15
 8003b8c:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8003b8e:	5cd3      	ldrb	r3, [r2, r3]
 8003b90:	f808 3d01 	strb.w	r3, [r8, #-1]!
 8003b94:	0933      	lsrs	r3, r6, #4
 8003b96:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 8003b9a:	093a      	lsrs	r2, r7, #4
 8003b9c:	461e      	mov	r6, r3
 8003b9e:	4617      	mov	r7, r2
 8003ba0:	ea56 0307 	orrs.w	r3, r6, r7
 8003ba4:	d1f0      	bne.n	8003b88 <_svfprintf_r+0x560>
 8003ba6:	4629      	mov	r1, r5
 8003ba8:	e00a      	b.n	8003bc0 <_svfprintf_r+0x598>
 8003baa:	b93b      	cbnz	r3, 8003bbc <_svfprintf_r+0x594>
 8003bac:	07ea      	lsls	r2, r5, #31
 8003bae:	d505      	bpl.n	8003bbc <_svfprintf_r+0x594>
 8003bb0:	f10d 08f0 	add.w	r8, sp, #240	; 0xf0
 8003bb4:	2330      	movs	r3, #48	; 0x30
 8003bb6:	f808 3d41 	strb.w	r3, [r8, #-65]!
 8003bba:	e001      	b.n	8003bc0 <_svfprintf_r+0x598>
 8003bbc:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
 8003bc0:	464e      	mov	r6, r9
 8003bc2:	f10d 09b0 	add.w	r9, sp, #176	; 0xb0
 8003bc6:	ebc8 0909 	rsb	r9, r8, r9
 8003bca:	460d      	mov	r5, r1
 8003bcc:	2700      	movs	r7, #0
 8003bce:	e01b      	b.n	8003c08 <_svfprintf_r+0x5e0>
 8003bd0:	b10a      	cbz	r2, 8003bd6 <_svfprintf_r+0x5ae>
 8003bd2:	f88d 105f 	strb.w	r1, [sp, #95]	; 0x5f
 8003bd6:	9b02      	ldr	r3, [sp, #8]
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	f000 83a0 	beq.w	800431e <_svfprintf_r+0xcf6>
 8003bde:	f89d 3008 	ldrb.w	r3, [sp, #8]
 8003be2:	f88d 3088 	strb.w	r3, [sp, #136]	; 0x88
 8003be6:	2600      	movs	r6, #0
 8003be8:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 8003bec:	9703      	str	r7, [sp, #12]
 8003bee:	f04f 0901 	mov.w	r9, #1
 8003bf2:	4637      	mov	r7, r6
 8003bf4:	f10d 0888 	add.w	r8, sp, #136	; 0x88
 8003bf8:	e006      	b.n	8003c08 <_svfprintf_r+0x5e0>
 8003bfa:	bf00      	nop
 8003bfc:	7fefffff 	.word	0x7fefffff
 8003c00:	080064b5 	.word	0x080064b5
 8003c04:	4606      	mov	r6, r0
 8003c06:	4637      	mov	r7, r6
 8003c08:	454e      	cmp	r6, r9
 8003c0a:	4633      	mov	r3, r6
 8003c0c:	bfb8      	it	lt
 8003c0e:	464b      	movlt	r3, r9
 8003c10:	930b      	str	r3, [sp, #44]	; 0x2c
 8003c12:	f89d 305f 	ldrb.w	r3, [sp, #95]	; 0x5f
 8003c16:	b113      	cbz	r3, 8003c1e <_svfprintf_r+0x5f6>
 8003c18:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003c1a:	3301      	adds	r3, #1
 8003c1c:	930b      	str	r3, [sp, #44]	; 0x2c
 8003c1e:	f015 0302 	ands.w	r3, r5, #2
 8003c22:	9314      	str	r3, [sp, #80]	; 0x50
 8003c24:	bf1e      	ittt	ne
 8003c26:	9b0b      	ldrne	r3, [sp, #44]	; 0x2c
 8003c28:	3302      	addne	r3, #2
 8003c2a:	930b      	strne	r3, [sp, #44]	; 0x2c
 8003c2c:	f015 0384 	ands.w	r3, r5, #132	; 0x84
 8003c30:	9315      	str	r3, [sp, #84]	; 0x54
 8003c32:	d139      	bne.n	8003ca8 <_svfprintf_r+0x680>
 8003c34:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003c36:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8003c38:	1a9b      	subs	r3, r3, r2
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	930c      	str	r3, [sp, #48]	; 0x30
 8003c3e:	dd33      	ble.n	8003ca8 <_svfprintf_r+0x680>
 8003c40:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8003c42:	2b10      	cmp	r3, #16
 8003c44:	4ba6      	ldr	r3, [pc, #664]	; (8003ee0 <_svfprintf_r+0x8b8>)
 8003c46:	6023      	str	r3, [r4, #0]
 8003c48:	dd18      	ble.n	8003c7c <_svfprintf_r+0x654>
 8003c4a:	2310      	movs	r3, #16
 8003c4c:	6063      	str	r3, [r4, #4]
 8003c4e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003c50:	3310      	adds	r3, #16
 8003c52:	9321      	str	r3, [sp, #132]	; 0x84
 8003c54:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003c56:	3301      	adds	r3, #1
 8003c58:	2b07      	cmp	r3, #7
 8003c5a:	9320      	str	r3, [sp, #128]	; 0x80
 8003c5c:	dc01      	bgt.n	8003c62 <_svfprintf_r+0x63a>
 8003c5e:	3408      	adds	r4, #8
 8003c60:	e008      	b.n	8003c74 <_svfprintf_r+0x64c>
 8003c62:	aa1f      	add	r2, sp, #124	; 0x7c
 8003c64:	4659      	mov	r1, fp
 8003c66:	4650      	mov	r0, sl
 8003c68:	f001 fff2 	bl	8005c50 <__ssprint_r>
 8003c6c:	2800      	cmp	r0, #0
 8003c6e:	f040 835d 	bne.w	800432c <_svfprintf_r+0xd04>
 8003c72:	ac2c      	add	r4, sp, #176	; 0xb0
 8003c74:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8003c76:	3b10      	subs	r3, #16
 8003c78:	930c      	str	r3, [sp, #48]	; 0x30
 8003c7a:	e7e1      	b.n	8003c40 <_svfprintf_r+0x618>
 8003c7c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8003c7e:	6063      	str	r3, [r4, #4]
 8003c80:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8003c82:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003c84:	4413      	add	r3, r2
 8003c86:	9321      	str	r3, [sp, #132]	; 0x84
 8003c88:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003c8a:	3301      	adds	r3, #1
 8003c8c:	2b07      	cmp	r3, #7
 8003c8e:	9320      	str	r3, [sp, #128]	; 0x80
 8003c90:	dc01      	bgt.n	8003c96 <_svfprintf_r+0x66e>
 8003c92:	3408      	adds	r4, #8
 8003c94:	e008      	b.n	8003ca8 <_svfprintf_r+0x680>
 8003c96:	aa1f      	add	r2, sp, #124	; 0x7c
 8003c98:	4659      	mov	r1, fp
 8003c9a:	4650      	mov	r0, sl
 8003c9c:	f001 ffd8 	bl	8005c50 <__ssprint_r>
 8003ca0:	2800      	cmp	r0, #0
 8003ca2:	f040 8343 	bne.w	800432c <_svfprintf_r+0xd04>
 8003ca6:	ac2c      	add	r4, sp, #176	; 0xb0
 8003ca8:	f89d 305f 	ldrb.w	r3, [sp, #95]	; 0x5f
 8003cac:	b1bb      	cbz	r3, 8003cde <_svfprintf_r+0x6b6>
 8003cae:	f10d 035f 	add.w	r3, sp, #95	; 0x5f
 8003cb2:	6023      	str	r3, [r4, #0]
 8003cb4:	2301      	movs	r3, #1
 8003cb6:	6063      	str	r3, [r4, #4]
 8003cb8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003cba:	3301      	adds	r3, #1
 8003cbc:	9321      	str	r3, [sp, #132]	; 0x84
 8003cbe:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003cc0:	3301      	adds	r3, #1
 8003cc2:	2b07      	cmp	r3, #7
 8003cc4:	9320      	str	r3, [sp, #128]	; 0x80
 8003cc6:	dc01      	bgt.n	8003ccc <_svfprintf_r+0x6a4>
 8003cc8:	3408      	adds	r4, #8
 8003cca:	e008      	b.n	8003cde <_svfprintf_r+0x6b6>
 8003ccc:	aa1f      	add	r2, sp, #124	; 0x7c
 8003cce:	4659      	mov	r1, fp
 8003cd0:	4650      	mov	r0, sl
 8003cd2:	f001 ffbd 	bl	8005c50 <__ssprint_r>
 8003cd6:	2800      	cmp	r0, #0
 8003cd8:	f040 8328 	bne.w	800432c <_svfprintf_r+0xd04>
 8003cdc:	ac2c      	add	r4, sp, #176	; 0xb0
 8003cde:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8003ce0:	b1b3      	cbz	r3, 8003d10 <_svfprintf_r+0x6e8>
 8003ce2:	ab18      	add	r3, sp, #96	; 0x60
 8003ce4:	6023      	str	r3, [r4, #0]
 8003ce6:	2302      	movs	r3, #2
 8003ce8:	6063      	str	r3, [r4, #4]
 8003cea:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003cec:	3302      	adds	r3, #2
 8003cee:	9321      	str	r3, [sp, #132]	; 0x84
 8003cf0:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003cf2:	3301      	adds	r3, #1
 8003cf4:	2b07      	cmp	r3, #7
 8003cf6:	9320      	str	r3, [sp, #128]	; 0x80
 8003cf8:	dc01      	bgt.n	8003cfe <_svfprintf_r+0x6d6>
 8003cfa:	3408      	adds	r4, #8
 8003cfc:	e008      	b.n	8003d10 <_svfprintf_r+0x6e8>
 8003cfe:	aa1f      	add	r2, sp, #124	; 0x7c
 8003d00:	4659      	mov	r1, fp
 8003d02:	4650      	mov	r0, sl
 8003d04:	f001 ffa4 	bl	8005c50 <__ssprint_r>
 8003d08:	2800      	cmp	r0, #0
 8003d0a:	f040 830f 	bne.w	800432c <_svfprintf_r+0xd04>
 8003d0e:	ac2c      	add	r4, sp, #176	; 0xb0
 8003d10:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8003d12:	2b80      	cmp	r3, #128	; 0x80
 8003d14:	d135      	bne.n	8003d82 <_svfprintf_r+0x75a>
 8003d16:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003d18:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8003d1a:	1a9b      	subs	r3, r3, r2
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	dd30      	ble.n	8003d82 <_svfprintf_r+0x75a>
 8003d20:	4a70      	ldr	r2, [pc, #448]	; (8003ee4 <_svfprintf_r+0x8bc>)
 8003d22:	6022      	str	r2, [r4, #0]
 8003d24:	2b10      	cmp	r3, #16
 8003d26:	dd18      	ble.n	8003d5a <_svfprintf_r+0x732>
 8003d28:	2210      	movs	r2, #16
 8003d2a:	6062      	str	r2, [r4, #4]
 8003d2c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8003d2e:	3210      	adds	r2, #16
 8003d30:	9221      	str	r2, [sp, #132]	; 0x84
 8003d32:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8003d34:	3201      	adds	r2, #1
 8003d36:	2a07      	cmp	r2, #7
 8003d38:	9220      	str	r2, [sp, #128]	; 0x80
 8003d3a:	dc01      	bgt.n	8003d40 <_svfprintf_r+0x718>
 8003d3c:	3408      	adds	r4, #8
 8003d3e:	e00a      	b.n	8003d56 <_svfprintf_r+0x72e>
 8003d40:	aa1f      	add	r2, sp, #124	; 0x7c
 8003d42:	4659      	mov	r1, fp
 8003d44:	4650      	mov	r0, sl
 8003d46:	930c      	str	r3, [sp, #48]	; 0x30
 8003d48:	f001 ff82 	bl	8005c50 <__ssprint_r>
 8003d4c:	2800      	cmp	r0, #0
 8003d4e:	f040 82ed 	bne.w	800432c <_svfprintf_r+0xd04>
 8003d52:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8003d54:	ac2c      	add	r4, sp, #176	; 0xb0
 8003d56:	3b10      	subs	r3, #16
 8003d58:	e7e2      	b.n	8003d20 <_svfprintf_r+0x6f8>
 8003d5a:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8003d5c:	6063      	str	r3, [r4, #4]
 8003d5e:	4413      	add	r3, r2
 8003d60:	9321      	str	r3, [sp, #132]	; 0x84
 8003d62:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003d64:	3301      	adds	r3, #1
 8003d66:	2b07      	cmp	r3, #7
 8003d68:	9320      	str	r3, [sp, #128]	; 0x80
 8003d6a:	dc01      	bgt.n	8003d70 <_svfprintf_r+0x748>
 8003d6c:	3408      	adds	r4, #8
 8003d6e:	e008      	b.n	8003d82 <_svfprintf_r+0x75a>
 8003d70:	aa1f      	add	r2, sp, #124	; 0x7c
 8003d72:	4659      	mov	r1, fp
 8003d74:	4650      	mov	r0, sl
 8003d76:	f001 ff6b 	bl	8005c50 <__ssprint_r>
 8003d7a:	2800      	cmp	r0, #0
 8003d7c:	f040 82d6 	bne.w	800432c <_svfprintf_r+0xd04>
 8003d80:	ac2c      	add	r4, sp, #176	; 0xb0
 8003d82:	ebc9 0606 	rsb	r6, r9, r6
 8003d86:	2e00      	cmp	r6, #0
 8003d88:	dd2e      	ble.n	8003de8 <_svfprintf_r+0x7c0>
 8003d8a:	4b56      	ldr	r3, [pc, #344]	; (8003ee4 <_svfprintf_r+0x8bc>)
 8003d8c:	6023      	str	r3, [r4, #0]
 8003d8e:	2e10      	cmp	r6, #16
 8003d90:	dd16      	ble.n	8003dc0 <_svfprintf_r+0x798>
 8003d92:	2310      	movs	r3, #16
 8003d94:	6063      	str	r3, [r4, #4]
 8003d96:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003d98:	3310      	adds	r3, #16
 8003d9a:	9321      	str	r3, [sp, #132]	; 0x84
 8003d9c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003d9e:	3301      	adds	r3, #1
 8003da0:	2b07      	cmp	r3, #7
 8003da2:	9320      	str	r3, [sp, #128]	; 0x80
 8003da4:	dc01      	bgt.n	8003daa <_svfprintf_r+0x782>
 8003da6:	3408      	adds	r4, #8
 8003da8:	e008      	b.n	8003dbc <_svfprintf_r+0x794>
 8003daa:	aa1f      	add	r2, sp, #124	; 0x7c
 8003dac:	4659      	mov	r1, fp
 8003dae:	4650      	mov	r0, sl
 8003db0:	f001 ff4e 	bl	8005c50 <__ssprint_r>
 8003db4:	2800      	cmp	r0, #0
 8003db6:	f040 82b9 	bne.w	800432c <_svfprintf_r+0xd04>
 8003dba:	ac2c      	add	r4, sp, #176	; 0xb0
 8003dbc:	3e10      	subs	r6, #16
 8003dbe:	e7e4      	b.n	8003d8a <_svfprintf_r+0x762>
 8003dc0:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003dc2:	9821      	ldr	r0, [sp, #132]	; 0x84
 8003dc4:	6066      	str	r6, [r4, #4]
 8003dc6:	3301      	adds	r3, #1
 8003dc8:	4406      	add	r6, r0
 8003dca:	2b07      	cmp	r3, #7
 8003dcc:	9621      	str	r6, [sp, #132]	; 0x84
 8003dce:	9320      	str	r3, [sp, #128]	; 0x80
 8003dd0:	dc01      	bgt.n	8003dd6 <_svfprintf_r+0x7ae>
 8003dd2:	3408      	adds	r4, #8
 8003dd4:	e008      	b.n	8003de8 <_svfprintf_r+0x7c0>
 8003dd6:	aa1f      	add	r2, sp, #124	; 0x7c
 8003dd8:	4659      	mov	r1, fp
 8003dda:	4650      	mov	r0, sl
 8003ddc:	f001 ff38 	bl	8005c50 <__ssprint_r>
 8003de0:	2800      	cmp	r0, #0
 8003de2:	f040 82a3 	bne.w	800432c <_svfprintf_r+0xd04>
 8003de6:	ac2c      	add	r4, sp, #176	; 0xb0
 8003de8:	05eb      	lsls	r3, r5, #23
 8003dea:	d414      	bmi.n	8003e16 <_svfprintf_r+0x7ee>
 8003dec:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003dee:	e884 0300 	stmia.w	r4, {r8, r9}
 8003df2:	444b      	add	r3, r9
 8003df4:	9321      	str	r3, [sp, #132]	; 0x84
 8003df6:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003df8:	3301      	adds	r3, #1
 8003dfa:	2b07      	cmp	r3, #7
 8003dfc:	9320      	str	r3, [sp, #128]	; 0x80
 8003dfe:	f340 8244 	ble.w	800428a <_svfprintf_r+0xc62>
 8003e02:	aa1f      	add	r2, sp, #124	; 0x7c
 8003e04:	4659      	mov	r1, fp
 8003e06:	4650      	mov	r0, sl
 8003e08:	f001 ff22 	bl	8005c50 <__ssprint_r>
 8003e0c:	2800      	cmp	r0, #0
 8003e0e:	f040 828d 	bne.w	800432c <_svfprintf_r+0xd04>
 8003e12:	ac2c      	add	r4, sp, #176	; 0xb0
 8003e14:	e23a      	b.n	800428c <_svfprintf_r+0xc64>
 8003e16:	9b02      	ldr	r3, [sp, #8]
 8003e18:	2b65      	cmp	r3, #101	; 0x65
 8003e1a:	f340 81ad 	ble.w	8004178 <_svfprintf_r+0xb50>
 8003e1e:	2200      	movs	r2, #0
 8003e20:	2300      	movs	r3, #0
 8003e22:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003e26:	f7fc fe6b 	bl	8000b00 <__aeabi_dcmpeq>
 8003e2a:	2800      	cmp	r0, #0
 8003e2c:	d05e      	beq.n	8003eec <_svfprintf_r+0x8c4>
 8003e2e:	4b2e      	ldr	r3, [pc, #184]	; (8003ee8 <_svfprintf_r+0x8c0>)
 8003e30:	6023      	str	r3, [r4, #0]
 8003e32:	2301      	movs	r3, #1
 8003e34:	6063      	str	r3, [r4, #4]
 8003e36:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003e38:	3301      	adds	r3, #1
 8003e3a:	9321      	str	r3, [sp, #132]	; 0x84
 8003e3c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003e3e:	3301      	adds	r3, #1
 8003e40:	2b07      	cmp	r3, #7
 8003e42:	9320      	str	r3, [sp, #128]	; 0x80
 8003e44:	dc01      	bgt.n	8003e4a <_svfprintf_r+0x822>
 8003e46:	3408      	adds	r4, #8
 8003e48:	e008      	b.n	8003e5c <_svfprintf_r+0x834>
 8003e4a:	aa1f      	add	r2, sp, #124	; 0x7c
 8003e4c:	4659      	mov	r1, fp
 8003e4e:	4650      	mov	r0, sl
 8003e50:	f001 fefe 	bl	8005c50 <__ssprint_r>
 8003e54:	2800      	cmp	r0, #0
 8003e56:	f040 8269 	bne.w	800432c <_svfprintf_r+0xd04>
 8003e5a:	ac2c      	add	r4, sp, #176	; 0xb0
 8003e5c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8003e5e:	9a04      	ldr	r2, [sp, #16]
 8003e60:	4293      	cmp	r3, r2
 8003e62:	db02      	blt.n	8003e6a <_svfprintf_r+0x842>
 8003e64:	07ee      	lsls	r6, r5, #31
 8003e66:	f140 8211 	bpl.w	800428c <_svfprintf_r+0xc64>
 8003e6a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003e6c:	6023      	str	r3, [r4, #0]
 8003e6e:	9b08      	ldr	r3, [sp, #32]
 8003e70:	6063      	str	r3, [r4, #4]
 8003e72:	9a08      	ldr	r2, [sp, #32]
 8003e74:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003e76:	4413      	add	r3, r2
 8003e78:	9321      	str	r3, [sp, #132]	; 0x84
 8003e7a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003e7c:	3301      	adds	r3, #1
 8003e7e:	2b07      	cmp	r3, #7
 8003e80:	9320      	str	r3, [sp, #128]	; 0x80
 8003e82:	dc01      	bgt.n	8003e88 <_svfprintf_r+0x860>
 8003e84:	3408      	adds	r4, #8
 8003e86:	e008      	b.n	8003e9a <_svfprintf_r+0x872>
 8003e88:	aa1f      	add	r2, sp, #124	; 0x7c
 8003e8a:	4659      	mov	r1, fp
 8003e8c:	4650      	mov	r0, sl
 8003e8e:	f001 fedf 	bl	8005c50 <__ssprint_r>
 8003e92:	2800      	cmp	r0, #0
 8003e94:	f040 824a 	bne.w	800432c <_svfprintf_r+0xd04>
 8003e98:	ac2c      	add	r4, sp, #176	; 0xb0
 8003e9a:	9b04      	ldr	r3, [sp, #16]
 8003e9c:	1e5e      	subs	r6, r3, #1
 8003e9e:	2e00      	cmp	r6, #0
 8003ea0:	f340 81f4 	ble.w	800428c <_svfprintf_r+0xc64>
 8003ea4:	4f0f      	ldr	r7, [pc, #60]	; (8003ee4 <_svfprintf_r+0x8bc>)
 8003ea6:	f04f 0810 	mov.w	r8, #16
 8003eaa:	2e10      	cmp	r6, #16
 8003eac:	f340 8159 	ble.w	8004162 <_svfprintf_r+0xb3a>
 8003eb0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003eb2:	3310      	adds	r3, #16
 8003eb4:	9321      	str	r3, [sp, #132]	; 0x84
 8003eb6:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003eb8:	3301      	adds	r3, #1
 8003eba:	2b07      	cmp	r3, #7
 8003ebc:	e884 0180 	stmia.w	r4, {r7, r8}
 8003ec0:	9320      	str	r3, [sp, #128]	; 0x80
 8003ec2:	dc01      	bgt.n	8003ec8 <_svfprintf_r+0x8a0>
 8003ec4:	3408      	adds	r4, #8
 8003ec6:	e008      	b.n	8003eda <_svfprintf_r+0x8b2>
 8003ec8:	aa1f      	add	r2, sp, #124	; 0x7c
 8003eca:	4659      	mov	r1, fp
 8003ecc:	4650      	mov	r0, sl
 8003ece:	f001 febf 	bl	8005c50 <__ssprint_r>
 8003ed2:	2800      	cmp	r0, #0
 8003ed4:	f040 822a 	bne.w	800432c <_svfprintf_r+0xd04>
 8003ed8:	ac2c      	add	r4, sp, #176	; 0xb0
 8003eda:	3e10      	subs	r6, #16
 8003edc:	e7e5      	b.n	8003eaa <_svfprintf_r+0x882>
 8003ede:	bf00      	nop
 8003ee0:	080064c8 	.word	0x080064c8
 8003ee4:	08006484 	.word	0x08006484
 8003ee8:	080064c6 	.word	0x080064c6
 8003eec:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	dc7c      	bgt.n	8003fec <_svfprintf_r+0x9c4>
 8003ef2:	4b9f      	ldr	r3, [pc, #636]	; (8004170 <_svfprintf_r+0xb48>)
 8003ef4:	6023      	str	r3, [r4, #0]
 8003ef6:	2301      	movs	r3, #1
 8003ef8:	6063      	str	r3, [r4, #4]
 8003efa:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003efc:	3301      	adds	r3, #1
 8003efe:	9321      	str	r3, [sp, #132]	; 0x84
 8003f00:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003f02:	3301      	adds	r3, #1
 8003f04:	2b07      	cmp	r3, #7
 8003f06:	9320      	str	r3, [sp, #128]	; 0x80
 8003f08:	dc01      	bgt.n	8003f0e <_svfprintf_r+0x8e6>
 8003f0a:	3408      	adds	r4, #8
 8003f0c:	e008      	b.n	8003f20 <_svfprintf_r+0x8f8>
 8003f0e:	aa1f      	add	r2, sp, #124	; 0x7c
 8003f10:	4659      	mov	r1, fp
 8003f12:	4650      	mov	r0, sl
 8003f14:	f001 fe9c 	bl	8005c50 <__ssprint_r>
 8003f18:	2800      	cmp	r0, #0
 8003f1a:	f040 8207 	bne.w	800432c <_svfprintf_r+0xd04>
 8003f1e:	ac2c      	add	r4, sp, #176	; 0xb0
 8003f20:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8003f22:	b923      	cbnz	r3, 8003f2e <_svfprintf_r+0x906>
 8003f24:	9b04      	ldr	r3, [sp, #16]
 8003f26:	b913      	cbnz	r3, 8003f2e <_svfprintf_r+0x906>
 8003f28:	07e8      	lsls	r0, r5, #31
 8003f2a:	f140 81af 	bpl.w	800428c <_svfprintf_r+0xc64>
 8003f2e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003f30:	6023      	str	r3, [r4, #0]
 8003f32:	9b08      	ldr	r3, [sp, #32]
 8003f34:	6063      	str	r3, [r4, #4]
 8003f36:	9a08      	ldr	r2, [sp, #32]
 8003f38:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003f3a:	4413      	add	r3, r2
 8003f3c:	9321      	str	r3, [sp, #132]	; 0x84
 8003f3e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003f40:	3301      	adds	r3, #1
 8003f42:	2b07      	cmp	r3, #7
 8003f44:	9320      	str	r3, [sp, #128]	; 0x80
 8003f46:	dc02      	bgt.n	8003f4e <_svfprintf_r+0x926>
 8003f48:	f104 0308 	add.w	r3, r4, #8
 8003f4c:	e008      	b.n	8003f60 <_svfprintf_r+0x938>
 8003f4e:	aa1f      	add	r2, sp, #124	; 0x7c
 8003f50:	4659      	mov	r1, fp
 8003f52:	4650      	mov	r0, sl
 8003f54:	f001 fe7c 	bl	8005c50 <__ssprint_r>
 8003f58:	2800      	cmp	r0, #0
 8003f5a:	f040 81e7 	bne.w	800432c <_svfprintf_r+0xd04>
 8003f5e:	ab2c      	add	r3, sp, #176	; 0xb0
 8003f60:	9e19      	ldr	r6, [sp, #100]	; 0x64
 8003f62:	4276      	negs	r6, r6
 8003f64:	2e00      	cmp	r6, #0
 8003f66:	dd30      	ble.n	8003fca <_svfprintf_r+0x9a2>
 8003f68:	4f82      	ldr	r7, [pc, #520]	; (8004174 <_svfprintf_r+0xb4c>)
 8003f6a:	2410      	movs	r4, #16
 8003f6c:	2e10      	cmp	r6, #16
 8003f6e:	dd16      	ble.n	8003f9e <_svfprintf_r+0x976>
 8003f70:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8003f72:	601f      	str	r7, [r3, #0]
 8003f74:	3210      	adds	r2, #16
 8003f76:	9221      	str	r2, [sp, #132]	; 0x84
 8003f78:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8003f7a:	605c      	str	r4, [r3, #4]
 8003f7c:	3201      	adds	r2, #1
 8003f7e:	2a07      	cmp	r2, #7
 8003f80:	9220      	str	r2, [sp, #128]	; 0x80
 8003f82:	dc01      	bgt.n	8003f88 <_svfprintf_r+0x960>
 8003f84:	3308      	adds	r3, #8
 8003f86:	e008      	b.n	8003f9a <_svfprintf_r+0x972>
 8003f88:	aa1f      	add	r2, sp, #124	; 0x7c
 8003f8a:	4659      	mov	r1, fp
 8003f8c:	4650      	mov	r0, sl
 8003f8e:	f001 fe5f 	bl	8005c50 <__ssprint_r>
 8003f92:	2800      	cmp	r0, #0
 8003f94:	f040 81ca 	bne.w	800432c <_svfprintf_r+0xd04>
 8003f98:	ab2c      	add	r3, sp, #176	; 0xb0
 8003f9a:	3e10      	subs	r6, #16
 8003f9c:	e7e6      	b.n	8003f6c <_svfprintf_r+0x944>
 8003f9e:	4a75      	ldr	r2, [pc, #468]	; (8004174 <_svfprintf_r+0xb4c>)
 8003fa0:	e883 0044 	stmia.w	r3, {r2, r6}
 8003fa4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8003fa6:	4416      	add	r6, r2
 8003fa8:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8003faa:	9621      	str	r6, [sp, #132]	; 0x84
 8003fac:	3201      	adds	r2, #1
 8003fae:	2a07      	cmp	r2, #7
 8003fb0:	9220      	str	r2, [sp, #128]	; 0x80
 8003fb2:	dc01      	bgt.n	8003fb8 <_svfprintf_r+0x990>
 8003fb4:	3308      	adds	r3, #8
 8003fb6:	e008      	b.n	8003fca <_svfprintf_r+0x9a2>
 8003fb8:	aa1f      	add	r2, sp, #124	; 0x7c
 8003fba:	4659      	mov	r1, fp
 8003fbc:	4650      	mov	r0, sl
 8003fbe:	f001 fe47 	bl	8005c50 <__ssprint_r>
 8003fc2:	2800      	cmp	r0, #0
 8003fc4:	f040 81b2 	bne.w	800432c <_svfprintf_r+0xd04>
 8003fc8:	ab2c      	add	r3, sp, #176	; 0xb0
 8003fca:	9a04      	ldr	r2, [sp, #16]
 8003fcc:	605a      	str	r2, [r3, #4]
 8003fce:	9904      	ldr	r1, [sp, #16]
 8003fd0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8003fd2:	f8c3 8000 	str.w	r8, [r3]
 8003fd6:	440a      	add	r2, r1
 8003fd8:	9221      	str	r2, [sp, #132]	; 0x84
 8003fda:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8003fdc:	3201      	adds	r2, #1
 8003fde:	2a07      	cmp	r2, #7
 8003fe0:	9220      	str	r2, [sp, #128]	; 0x80
 8003fe2:	f73f af0e 	bgt.w	8003e02 <_svfprintf_r+0x7da>
 8003fe6:	f103 0408 	add.w	r4, r3, #8
 8003fea:	e14f      	b.n	800428c <_svfprintf_r+0xc64>
 8003fec:	9b04      	ldr	r3, [sp, #16]
 8003fee:	42bb      	cmp	r3, r7
 8003ff0:	bfa8      	it	ge
 8003ff2:	463b      	movge	r3, r7
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	461e      	mov	r6, r3
 8003ff8:	dd15      	ble.n	8004026 <_svfprintf_r+0x9fe>
 8003ffa:	6063      	str	r3, [r4, #4]
 8003ffc:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003ffe:	f8c4 8000 	str.w	r8, [r4]
 8004002:	4433      	add	r3, r6
 8004004:	9321      	str	r3, [sp, #132]	; 0x84
 8004006:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8004008:	3301      	adds	r3, #1
 800400a:	2b07      	cmp	r3, #7
 800400c:	9320      	str	r3, [sp, #128]	; 0x80
 800400e:	dc01      	bgt.n	8004014 <_svfprintf_r+0x9ec>
 8004010:	3408      	adds	r4, #8
 8004012:	e008      	b.n	8004026 <_svfprintf_r+0x9fe>
 8004014:	aa1f      	add	r2, sp, #124	; 0x7c
 8004016:	4659      	mov	r1, fp
 8004018:	4650      	mov	r0, sl
 800401a:	f001 fe19 	bl	8005c50 <__ssprint_r>
 800401e:	2800      	cmp	r0, #0
 8004020:	f040 8184 	bne.w	800432c <_svfprintf_r+0xd04>
 8004024:	ac2c      	add	r4, sp, #176	; 0xb0
 8004026:	2e00      	cmp	r6, #0
 8004028:	bfac      	ite	ge
 800402a:	1bbe      	subge	r6, r7, r6
 800402c:	463e      	movlt	r6, r7
 800402e:	2e00      	cmp	r6, #0
 8004030:	dd30      	ble.n	8004094 <_svfprintf_r+0xa6c>
 8004032:	f04f 0910 	mov.w	r9, #16
 8004036:	4b4f      	ldr	r3, [pc, #316]	; (8004174 <_svfprintf_r+0xb4c>)
 8004038:	6023      	str	r3, [r4, #0]
 800403a:	2e10      	cmp	r6, #16
 800403c:	dd16      	ble.n	800406c <_svfprintf_r+0xa44>
 800403e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004040:	f8c4 9004 	str.w	r9, [r4, #4]
 8004044:	3310      	adds	r3, #16
 8004046:	9321      	str	r3, [sp, #132]	; 0x84
 8004048:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800404a:	3301      	adds	r3, #1
 800404c:	2b07      	cmp	r3, #7
 800404e:	9320      	str	r3, [sp, #128]	; 0x80
 8004050:	dc01      	bgt.n	8004056 <_svfprintf_r+0xa2e>
 8004052:	3408      	adds	r4, #8
 8004054:	e008      	b.n	8004068 <_svfprintf_r+0xa40>
 8004056:	aa1f      	add	r2, sp, #124	; 0x7c
 8004058:	4659      	mov	r1, fp
 800405a:	4650      	mov	r0, sl
 800405c:	f001 fdf8 	bl	8005c50 <__ssprint_r>
 8004060:	2800      	cmp	r0, #0
 8004062:	f040 8163 	bne.w	800432c <_svfprintf_r+0xd04>
 8004066:	ac2c      	add	r4, sp, #176	; 0xb0
 8004068:	3e10      	subs	r6, #16
 800406a:	e7e4      	b.n	8004036 <_svfprintf_r+0xa0e>
 800406c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800406e:	6066      	str	r6, [r4, #4]
 8004070:	441e      	add	r6, r3
 8004072:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8004074:	9621      	str	r6, [sp, #132]	; 0x84
 8004076:	3301      	adds	r3, #1
 8004078:	2b07      	cmp	r3, #7
 800407a:	9320      	str	r3, [sp, #128]	; 0x80
 800407c:	dc01      	bgt.n	8004082 <_svfprintf_r+0xa5a>
 800407e:	3408      	adds	r4, #8
 8004080:	e008      	b.n	8004094 <_svfprintf_r+0xa6c>
 8004082:	aa1f      	add	r2, sp, #124	; 0x7c
 8004084:	4659      	mov	r1, fp
 8004086:	4650      	mov	r0, sl
 8004088:	f001 fde2 	bl	8005c50 <__ssprint_r>
 800408c:	2800      	cmp	r0, #0
 800408e:	f040 814d 	bne.w	800432c <_svfprintf_r+0xd04>
 8004092:	ac2c      	add	r4, sp, #176	; 0xb0
 8004094:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004096:	9a04      	ldr	r2, [sp, #16]
 8004098:	4293      	cmp	r3, r2
 800409a:	4447      	add	r7, r8
 800409c:	db01      	blt.n	80040a2 <_svfprintf_r+0xa7a>
 800409e:	07e9      	lsls	r1, r5, #31
 80040a0:	d517      	bpl.n	80040d2 <_svfprintf_r+0xaaa>
 80040a2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80040a4:	6023      	str	r3, [r4, #0]
 80040a6:	9b08      	ldr	r3, [sp, #32]
 80040a8:	6063      	str	r3, [r4, #4]
 80040aa:	9a08      	ldr	r2, [sp, #32]
 80040ac:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80040ae:	4413      	add	r3, r2
 80040b0:	9321      	str	r3, [sp, #132]	; 0x84
 80040b2:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80040b4:	3301      	adds	r3, #1
 80040b6:	2b07      	cmp	r3, #7
 80040b8:	9320      	str	r3, [sp, #128]	; 0x80
 80040ba:	dc01      	bgt.n	80040c0 <_svfprintf_r+0xa98>
 80040bc:	3408      	adds	r4, #8
 80040be:	e008      	b.n	80040d2 <_svfprintf_r+0xaaa>
 80040c0:	aa1f      	add	r2, sp, #124	; 0x7c
 80040c2:	4659      	mov	r1, fp
 80040c4:	4650      	mov	r0, sl
 80040c6:	f001 fdc3 	bl	8005c50 <__ssprint_r>
 80040ca:	2800      	cmp	r0, #0
 80040cc:	f040 812e 	bne.w	800432c <_svfprintf_r+0xd04>
 80040d0:	ac2c      	add	r4, sp, #176	; 0xb0
 80040d2:	9b04      	ldr	r3, [sp, #16]
 80040d4:	9a04      	ldr	r2, [sp, #16]
 80040d6:	eb08 0603 	add.w	r6, r8, r3
 80040da:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80040dc:	1bf6      	subs	r6, r6, r7
 80040de:	1ad3      	subs	r3, r2, r3
 80040e0:	429e      	cmp	r6, r3
 80040e2:	bfa8      	it	ge
 80040e4:	461e      	movge	r6, r3
 80040e6:	2e00      	cmp	r6, #0
 80040e8:	dd14      	ble.n	8004114 <_svfprintf_r+0xaec>
 80040ea:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80040ec:	6027      	str	r7, [r4, #0]
 80040ee:	4433      	add	r3, r6
 80040f0:	9321      	str	r3, [sp, #132]	; 0x84
 80040f2:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80040f4:	6066      	str	r6, [r4, #4]
 80040f6:	3301      	adds	r3, #1
 80040f8:	2b07      	cmp	r3, #7
 80040fa:	9320      	str	r3, [sp, #128]	; 0x80
 80040fc:	dc01      	bgt.n	8004102 <_svfprintf_r+0xada>
 80040fe:	3408      	adds	r4, #8
 8004100:	e008      	b.n	8004114 <_svfprintf_r+0xaec>
 8004102:	aa1f      	add	r2, sp, #124	; 0x7c
 8004104:	4659      	mov	r1, fp
 8004106:	4650      	mov	r0, sl
 8004108:	f001 fda2 	bl	8005c50 <__ssprint_r>
 800410c:	2800      	cmp	r0, #0
 800410e:	f040 810d 	bne.w	800432c <_svfprintf_r+0xd04>
 8004112:	ac2c      	add	r4, sp, #176	; 0xb0
 8004114:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004116:	9a04      	ldr	r2, [sp, #16]
 8004118:	2e00      	cmp	r6, #0
 800411a:	eba2 0303 	sub.w	r3, r2, r3
 800411e:	bfac      	ite	ge
 8004120:	1b9e      	subge	r6, r3, r6
 8004122:	461e      	movlt	r6, r3
 8004124:	2e00      	cmp	r6, #0
 8004126:	f340 80b1 	ble.w	800428c <_svfprintf_r+0xc64>
 800412a:	4f12      	ldr	r7, [pc, #72]	; (8004174 <_svfprintf_r+0xb4c>)
 800412c:	f04f 0810 	mov.w	r8, #16
 8004130:	2e10      	cmp	r6, #16
 8004132:	dd16      	ble.n	8004162 <_svfprintf_r+0xb3a>
 8004134:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004136:	3310      	adds	r3, #16
 8004138:	9321      	str	r3, [sp, #132]	; 0x84
 800413a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800413c:	3301      	adds	r3, #1
 800413e:	2b07      	cmp	r3, #7
 8004140:	e884 0180 	stmia.w	r4, {r7, r8}
 8004144:	9320      	str	r3, [sp, #128]	; 0x80
 8004146:	dc01      	bgt.n	800414c <_svfprintf_r+0xb24>
 8004148:	3408      	adds	r4, #8
 800414a:	e008      	b.n	800415e <_svfprintf_r+0xb36>
 800414c:	aa1f      	add	r2, sp, #124	; 0x7c
 800414e:	4659      	mov	r1, fp
 8004150:	4650      	mov	r0, sl
 8004152:	f001 fd7d 	bl	8005c50 <__ssprint_r>
 8004156:	2800      	cmp	r0, #0
 8004158:	f040 80e8 	bne.w	800432c <_svfprintf_r+0xd04>
 800415c:	ac2c      	add	r4, sp, #176	; 0xb0
 800415e:	3e10      	subs	r6, #16
 8004160:	e7e6      	b.n	8004130 <_svfprintf_r+0xb08>
 8004162:	4b04      	ldr	r3, [pc, #16]	; (8004174 <_svfprintf_r+0xb4c>)
 8004164:	e884 0048 	stmia.w	r4, {r3, r6}
 8004168:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800416a:	441e      	add	r6, r3
 800416c:	9621      	str	r6, [sp, #132]	; 0x84
 800416e:	e642      	b.n	8003df6 <_svfprintf_r+0x7ce>
 8004170:	080064c6 	.word	0x080064c6
 8004174:	08006484 	.word	0x08006484
 8004178:	9b04      	ldr	r3, [sp, #16]
 800417a:	2b01      	cmp	r3, #1
 800417c:	dc01      	bgt.n	8004182 <_svfprintf_r+0xb5a>
 800417e:	07ea      	lsls	r2, r5, #31
 8004180:	d573      	bpl.n	800426a <_svfprintf_r+0xc42>
 8004182:	2301      	movs	r3, #1
 8004184:	6063      	str	r3, [r4, #4]
 8004186:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004188:	f8c4 8000 	str.w	r8, [r4]
 800418c:	3301      	adds	r3, #1
 800418e:	9321      	str	r3, [sp, #132]	; 0x84
 8004190:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8004192:	3301      	adds	r3, #1
 8004194:	2b07      	cmp	r3, #7
 8004196:	9320      	str	r3, [sp, #128]	; 0x80
 8004198:	dc01      	bgt.n	800419e <_svfprintf_r+0xb76>
 800419a:	3408      	adds	r4, #8
 800419c:	e008      	b.n	80041b0 <_svfprintf_r+0xb88>
 800419e:	aa1f      	add	r2, sp, #124	; 0x7c
 80041a0:	4659      	mov	r1, fp
 80041a2:	4650      	mov	r0, sl
 80041a4:	f001 fd54 	bl	8005c50 <__ssprint_r>
 80041a8:	2800      	cmp	r0, #0
 80041aa:	f040 80bf 	bne.w	800432c <_svfprintf_r+0xd04>
 80041ae:	ac2c      	add	r4, sp, #176	; 0xb0
 80041b0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80041b2:	6023      	str	r3, [r4, #0]
 80041b4:	9b08      	ldr	r3, [sp, #32]
 80041b6:	6063      	str	r3, [r4, #4]
 80041b8:	9a08      	ldr	r2, [sp, #32]
 80041ba:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80041bc:	4413      	add	r3, r2
 80041be:	9321      	str	r3, [sp, #132]	; 0x84
 80041c0:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80041c2:	3301      	adds	r3, #1
 80041c4:	2b07      	cmp	r3, #7
 80041c6:	9320      	str	r3, [sp, #128]	; 0x80
 80041c8:	dc01      	bgt.n	80041ce <_svfprintf_r+0xba6>
 80041ca:	3408      	adds	r4, #8
 80041cc:	e008      	b.n	80041e0 <_svfprintf_r+0xbb8>
 80041ce:	aa1f      	add	r2, sp, #124	; 0x7c
 80041d0:	4659      	mov	r1, fp
 80041d2:	4650      	mov	r0, sl
 80041d4:	f001 fd3c 	bl	8005c50 <__ssprint_r>
 80041d8:	2800      	cmp	r0, #0
 80041da:	f040 80a7 	bne.w	800432c <_svfprintf_r+0xd04>
 80041de:	ac2c      	add	r4, sp, #176	; 0xb0
 80041e0:	2300      	movs	r3, #0
 80041e2:	2200      	movs	r2, #0
 80041e4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80041e8:	f7fc fc8a 	bl	8000b00 <__aeabi_dcmpeq>
 80041ec:	9b04      	ldr	r3, [sp, #16]
 80041ee:	1e5e      	subs	r6, r3, #1
 80041f0:	b9b8      	cbnz	r0, 8004222 <_svfprintf_r+0xbfa>
 80041f2:	f108 0301 	add.w	r3, r8, #1
 80041f6:	e884 0048 	stmia.w	r4, {r3, r6}
 80041fa:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80041fc:	9a04      	ldr	r2, [sp, #16]
 80041fe:	3b01      	subs	r3, #1
 8004200:	4413      	add	r3, r2
 8004202:	9321      	str	r3, [sp, #132]	; 0x84
 8004204:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8004206:	3301      	adds	r3, #1
 8004208:	2b07      	cmp	r3, #7
 800420a:	9320      	str	r3, [sp, #128]	; 0x80
 800420c:	dd34      	ble.n	8004278 <_svfprintf_r+0xc50>
 800420e:	aa1f      	add	r2, sp, #124	; 0x7c
 8004210:	4659      	mov	r1, fp
 8004212:	4650      	mov	r0, sl
 8004214:	f001 fd1c 	bl	8005c50 <__ssprint_r>
 8004218:	2800      	cmp	r0, #0
 800421a:	f040 8087 	bne.w	800432c <_svfprintf_r+0xd04>
 800421e:	ac2c      	add	r4, sp, #176	; 0xb0
 8004220:	e02b      	b.n	800427a <_svfprintf_r+0xc52>
 8004222:	2e00      	cmp	r6, #0
 8004224:	dd29      	ble.n	800427a <_svfprintf_r+0xc52>
 8004226:	4fa7      	ldr	r7, [pc, #668]	; (80044c4 <_svfprintf_r+0xe9c>)
 8004228:	f04f 0810 	mov.w	r8, #16
 800422c:	2e10      	cmp	r6, #16
 800422e:	dd15      	ble.n	800425c <_svfprintf_r+0xc34>
 8004230:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004232:	3310      	adds	r3, #16
 8004234:	9321      	str	r3, [sp, #132]	; 0x84
 8004236:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8004238:	3301      	adds	r3, #1
 800423a:	2b07      	cmp	r3, #7
 800423c:	e884 0180 	stmia.w	r4, {r7, r8}
 8004240:	9320      	str	r3, [sp, #128]	; 0x80
 8004242:	dc01      	bgt.n	8004248 <_svfprintf_r+0xc20>
 8004244:	3408      	adds	r4, #8
 8004246:	e007      	b.n	8004258 <_svfprintf_r+0xc30>
 8004248:	aa1f      	add	r2, sp, #124	; 0x7c
 800424a:	4659      	mov	r1, fp
 800424c:	4650      	mov	r0, sl
 800424e:	f001 fcff 	bl	8005c50 <__ssprint_r>
 8004252:	2800      	cmp	r0, #0
 8004254:	d16a      	bne.n	800432c <_svfprintf_r+0xd04>
 8004256:	ac2c      	add	r4, sp, #176	; 0xb0
 8004258:	3e10      	subs	r6, #16
 800425a:	e7e7      	b.n	800422c <_svfprintf_r+0xc04>
 800425c:	4b99      	ldr	r3, [pc, #612]	; (80044c4 <_svfprintf_r+0xe9c>)
 800425e:	e884 0048 	stmia.w	r4, {r3, r6}
 8004262:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004264:	441e      	add	r6, r3
 8004266:	9621      	str	r6, [sp, #132]	; 0x84
 8004268:	e7cc      	b.n	8004204 <_svfprintf_r+0xbdc>
 800426a:	2301      	movs	r3, #1
 800426c:	6063      	str	r3, [r4, #4]
 800426e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004270:	f8c4 8000 	str.w	r8, [r4]
 8004274:	3301      	adds	r3, #1
 8004276:	e7c4      	b.n	8004202 <_svfprintf_r+0xbda>
 8004278:	3408      	adds	r4, #8
 800427a:	ab1b      	add	r3, sp, #108	; 0x6c
 800427c:	6023      	str	r3, [r4, #0]
 800427e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8004280:	6063      	str	r3, [r4, #4]
 8004282:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8004284:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004286:	4413      	add	r3, r2
 8004288:	e5b4      	b.n	8003df4 <_svfprintf_r+0x7cc>
 800428a:	3408      	adds	r4, #8
 800428c:	076b      	lsls	r3, r5, #29
 800428e:	d40b      	bmi.n	80042a8 <_svfprintf_r+0xc80>
 8004290:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004292:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004294:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004296:	428a      	cmp	r2, r1
 8004298:	bfac      	ite	ge
 800429a:	189b      	addge	r3, r3, r2
 800429c:	185b      	addlt	r3, r3, r1
 800429e:	930a      	str	r3, [sp, #40]	; 0x28
 80042a0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d035      	beq.n	8004312 <_svfprintf_r+0xcea>
 80042a6:	e02e      	b.n	8004306 <_svfprintf_r+0xcde>
 80042a8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80042aa:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80042ac:	1a9d      	subs	r5, r3, r2
 80042ae:	2d00      	cmp	r5, #0
 80042b0:	ddee      	ble.n	8004290 <_svfprintf_r+0xc68>
 80042b2:	2610      	movs	r6, #16
 80042b4:	4b84      	ldr	r3, [pc, #528]	; (80044c8 <_svfprintf_r+0xea0>)
 80042b6:	6023      	str	r3, [r4, #0]
 80042b8:	2d10      	cmp	r5, #16
 80042ba:	dd13      	ble.n	80042e4 <_svfprintf_r+0xcbc>
 80042bc:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80042be:	6066      	str	r6, [r4, #4]
 80042c0:	3310      	adds	r3, #16
 80042c2:	9321      	str	r3, [sp, #132]	; 0x84
 80042c4:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80042c6:	3301      	adds	r3, #1
 80042c8:	2b07      	cmp	r3, #7
 80042ca:	9320      	str	r3, [sp, #128]	; 0x80
 80042cc:	dc01      	bgt.n	80042d2 <_svfprintf_r+0xcaa>
 80042ce:	3408      	adds	r4, #8
 80042d0:	e006      	b.n	80042e0 <_svfprintf_r+0xcb8>
 80042d2:	aa1f      	add	r2, sp, #124	; 0x7c
 80042d4:	4659      	mov	r1, fp
 80042d6:	4650      	mov	r0, sl
 80042d8:	f001 fcba 	bl	8005c50 <__ssprint_r>
 80042dc:	bb30      	cbnz	r0, 800432c <_svfprintf_r+0xd04>
 80042de:	ac2c      	add	r4, sp, #176	; 0xb0
 80042e0:	3d10      	subs	r5, #16
 80042e2:	e7e7      	b.n	80042b4 <_svfprintf_r+0xc8c>
 80042e4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80042e6:	6065      	str	r5, [r4, #4]
 80042e8:	441d      	add	r5, r3
 80042ea:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80042ec:	9521      	str	r5, [sp, #132]	; 0x84
 80042ee:	3301      	adds	r3, #1
 80042f0:	2b07      	cmp	r3, #7
 80042f2:	9320      	str	r3, [sp, #128]	; 0x80
 80042f4:	ddcc      	ble.n	8004290 <_svfprintf_r+0xc68>
 80042f6:	aa1f      	add	r2, sp, #124	; 0x7c
 80042f8:	4659      	mov	r1, fp
 80042fa:	4650      	mov	r0, sl
 80042fc:	f001 fca8 	bl	8005c50 <__ssprint_r>
 8004300:	2800      	cmp	r0, #0
 8004302:	d0c5      	beq.n	8004290 <_svfprintf_r+0xc68>
 8004304:	e012      	b.n	800432c <_svfprintf_r+0xd04>
 8004306:	aa1f      	add	r2, sp, #124	; 0x7c
 8004308:	4659      	mov	r1, fp
 800430a:	4650      	mov	r0, sl
 800430c:	f001 fca0 	bl	8005c50 <__ssprint_r>
 8004310:	b960      	cbnz	r0, 800432c <_svfprintf_r+0xd04>
 8004312:	2300      	movs	r3, #0
 8004314:	9320      	str	r3, [sp, #128]	; 0x80
 8004316:	9f03      	ldr	r7, [sp, #12]
 8004318:	ac2c      	add	r4, sp, #176	; 0xb0
 800431a:	f7ff b9bb 	b.w	8003694 <_svfprintf_r+0x6c>
 800431e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004320:	b123      	cbz	r3, 800432c <_svfprintf_r+0xd04>
 8004322:	aa1f      	add	r2, sp, #124	; 0x7c
 8004324:	4659      	mov	r1, fp
 8004326:	4650      	mov	r0, sl
 8004328:	f001 fc92 	bl	8005c50 <__ssprint_r>
 800432c:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 8004330:	f013 0f40 	tst.w	r3, #64	; 0x40
 8004334:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004336:	bf18      	it	ne
 8004338:	f04f 33ff 	movne.w	r3, #4294967295
 800433c:	4618      	mov	r0, r3
 800433e:	e12e      	b.n	800459e <_svfprintf_r+0xf76>
 8004340:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004344:	4610      	mov	r0, r2
 8004346:	4619      	mov	r1, r3
 8004348:	f7fc fc0c 	bl	8000b64 <__aeabi_dcmpun>
 800434c:	b160      	cbz	r0, 8004368 <_svfprintf_r+0xd40>
 800434e:	4b5f      	ldr	r3, [pc, #380]	; (80044cc <_svfprintf_r+0xea4>)
 8004350:	4a5f      	ldr	r2, [pc, #380]	; (80044d0 <_svfprintf_r+0xea8>)
 8004352:	9902      	ldr	r1, [sp, #8]
 8004354:	f025 0580 	bic.w	r5, r5, #128	; 0x80
 8004358:	2947      	cmp	r1, #71	; 0x47
 800435a:	bfcc      	ite	gt
 800435c:	4690      	movgt	r8, r2
 800435e:	4698      	movle	r8, r3
 8004360:	f04f 0903 	mov.w	r9, #3
 8004364:	2600      	movs	r6, #0
 8004366:	e44e      	b.n	8003c06 <_svfprintf_r+0x5de>
 8004368:	f1b9 3fff 	cmp.w	r9, #4294967295
 800436c:	d00a      	beq.n	8004384 <_svfprintf_r+0xd5c>
 800436e:	9b02      	ldr	r3, [sp, #8]
 8004370:	f023 0320 	bic.w	r3, r3, #32
 8004374:	2b47      	cmp	r3, #71	; 0x47
 8004376:	d107      	bne.n	8004388 <_svfprintf_r+0xd60>
 8004378:	f1b9 0f00 	cmp.w	r9, #0
 800437c:	bf08      	it	eq
 800437e:	f04f 0901 	moveq.w	r9, #1
 8004382:	e001      	b.n	8004388 <_svfprintf_r+0xd60>
 8004384:	f04f 0906 	mov.w	r9, #6
 8004388:	f445 7380 	orr.w	r3, r5, #256	; 0x100
 800438c:	930c      	str	r3, [sp, #48]	; 0x30
 800438e:	9b07      	ldr	r3, [sp, #28]
 8004390:	2b00      	cmp	r3, #0
 8004392:	da07      	bge.n	80043a4 <_svfprintf_r+0xd7c>
 8004394:	9b06      	ldr	r3, [sp, #24]
 8004396:	930e      	str	r3, [sp, #56]	; 0x38
 8004398:	9b07      	ldr	r3, [sp, #28]
 800439a:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800439e:	930f      	str	r3, [sp, #60]	; 0x3c
 80043a0:	232d      	movs	r3, #45	; 0x2d
 80043a2:	e004      	b.n	80043ae <_svfprintf_r+0xd86>
 80043a4:	ed9d 7b06 	vldr	d7, [sp, #24]
 80043a8:	ed8d 7b0e 	vstr	d7, [sp, #56]	; 0x38
 80043ac:	2300      	movs	r3, #0
 80043ae:	930b      	str	r3, [sp, #44]	; 0x2c
 80043b0:	9b02      	ldr	r3, [sp, #8]
 80043b2:	f023 0720 	bic.w	r7, r3, #32
 80043b6:	2f46      	cmp	r7, #70	; 0x46
 80043b8:	d004      	beq.n	80043c4 <_svfprintf_r+0xd9c>
 80043ba:	2f45      	cmp	r7, #69	; 0x45
 80043bc:	d105      	bne.n	80043ca <_svfprintf_r+0xda2>
 80043be:	f109 0601 	add.w	r6, r9, #1
 80043c2:	e003      	b.n	80043cc <_svfprintf_r+0xda4>
 80043c4:	464e      	mov	r6, r9
 80043c6:	2103      	movs	r1, #3
 80043c8:	e001      	b.n	80043ce <_svfprintf_r+0xda6>
 80043ca:	464e      	mov	r6, r9
 80043cc:	2102      	movs	r1, #2
 80043ce:	ab1d      	add	r3, sp, #116	; 0x74
 80043d0:	9301      	str	r3, [sp, #4]
 80043d2:	ab1a      	add	r3, sp, #104	; 0x68
 80043d4:	9300      	str	r3, [sp, #0]
 80043d6:	4632      	mov	r2, r6
 80043d8:	ab19      	add	r3, sp, #100	; 0x64
 80043da:	ed9d 0b0e 	vldr	d0, [sp, #56]	; 0x38
 80043de:	4650      	mov	r0, sl
 80043e0:	f000 f976 	bl	80046d0 <_dtoa_r>
 80043e4:	2f47      	cmp	r7, #71	; 0x47
 80043e6:	4680      	mov	r8, r0
 80043e8:	d102      	bne.n	80043f0 <_svfprintf_r+0xdc8>
 80043ea:	07eb      	lsls	r3, r5, #31
 80043ec:	f140 80cd 	bpl.w	800458a <_svfprintf_r+0xf62>
 80043f0:	eb08 0306 	add.w	r3, r8, r6
 80043f4:	2f46      	cmp	r7, #70	; 0x46
 80043f6:	9304      	str	r3, [sp, #16]
 80043f8:	d111      	bne.n	800441e <_svfprintf_r+0xdf6>
 80043fa:	f898 3000 	ldrb.w	r3, [r8]
 80043fe:	2b30      	cmp	r3, #48	; 0x30
 8004400:	d109      	bne.n	8004416 <_svfprintf_r+0xdee>
 8004402:	2200      	movs	r2, #0
 8004404:	2300      	movs	r3, #0
 8004406:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800440a:	f7fc fb79 	bl	8000b00 <__aeabi_dcmpeq>
 800440e:	b910      	cbnz	r0, 8004416 <_svfprintf_r+0xdee>
 8004410:	f1c6 0601 	rsb	r6, r6, #1
 8004414:	9619      	str	r6, [sp, #100]	; 0x64
 8004416:	9a04      	ldr	r2, [sp, #16]
 8004418:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800441a:	441a      	add	r2, r3
 800441c:	9204      	str	r2, [sp, #16]
 800441e:	2200      	movs	r2, #0
 8004420:	2300      	movs	r3, #0
 8004422:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8004426:	f7fc fb6b 	bl	8000b00 <__aeabi_dcmpeq>
 800442a:	b908      	cbnz	r0, 8004430 <_svfprintf_r+0xe08>
 800442c:	2230      	movs	r2, #48	; 0x30
 800442e:	e002      	b.n	8004436 <_svfprintf_r+0xe0e>
 8004430:	9b04      	ldr	r3, [sp, #16]
 8004432:	931d      	str	r3, [sp, #116]	; 0x74
 8004434:	e007      	b.n	8004446 <_svfprintf_r+0xe1e>
 8004436:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8004438:	9904      	ldr	r1, [sp, #16]
 800443a:	4299      	cmp	r1, r3
 800443c:	d903      	bls.n	8004446 <_svfprintf_r+0xe1e>
 800443e:	1c59      	adds	r1, r3, #1
 8004440:	911d      	str	r1, [sp, #116]	; 0x74
 8004442:	701a      	strb	r2, [r3, #0]
 8004444:	e7f7      	b.n	8004436 <_svfprintf_r+0xe0e>
 8004446:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8004448:	2f47      	cmp	r7, #71	; 0x47
 800444a:	ebc8 0303 	rsb	r3, r8, r3
 800444e:	9304      	str	r3, [sp, #16]
 8004450:	d108      	bne.n	8004464 <_svfprintf_r+0xe3c>
 8004452:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004454:	1cdf      	adds	r7, r3, #3
 8004456:	db01      	blt.n	800445c <_svfprintf_r+0xe34>
 8004458:	4599      	cmp	r9, r3
 800445a:	da68      	bge.n	800452e <_svfprintf_r+0xf06>
 800445c:	9b02      	ldr	r3, [sp, #8]
 800445e:	3b02      	subs	r3, #2
 8004460:	9302      	str	r3, [sp, #8]
 8004462:	e002      	b.n	800446a <_svfprintf_r+0xe42>
 8004464:	9b02      	ldr	r3, [sp, #8]
 8004466:	2b65      	cmp	r3, #101	; 0x65
 8004468:	dc4a      	bgt.n	8004500 <_svfprintf_r+0xed8>
 800446a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800446c:	f89d 2008 	ldrb.w	r2, [sp, #8]
 8004470:	f88d 206c 	strb.w	r2, [sp, #108]	; 0x6c
 8004474:	3b01      	subs	r3, #1
 8004476:	2b00      	cmp	r3, #0
 8004478:	9319      	str	r3, [sp, #100]	; 0x64
 800447a:	bfba      	itte	lt
 800447c:	425b      	neglt	r3, r3
 800447e:	222d      	movlt	r2, #45	; 0x2d
 8004480:	222b      	movge	r2, #43	; 0x2b
 8004482:	2b09      	cmp	r3, #9
 8004484:	f88d 206d 	strb.w	r2, [sp, #109]	; 0x6d
 8004488:	dd24      	ble.n	80044d4 <_svfprintf_r+0xeac>
 800448a:	f10d 027b 	add.w	r2, sp, #123	; 0x7b
 800448e:	200a      	movs	r0, #10
 8004490:	fb93 f1f0 	sdiv	r1, r3, r0
 8004494:	fb00 3311 	mls	r3, r0, r1, r3
 8004498:	3330      	adds	r3, #48	; 0x30
 800449a:	2909      	cmp	r1, #9
 800449c:	f802 3d01 	strb.w	r3, [r2, #-1]!
 80044a0:	460b      	mov	r3, r1
 80044a2:	dcf5      	bgt.n	8004490 <_svfprintf_r+0xe68>
 80044a4:	3330      	adds	r3, #48	; 0x30
 80044a6:	f802 3c01 	strb.w	r3, [r2, #-1]
 80044aa:	1e51      	subs	r1, r2, #1
 80044ac:	f10d 036e 	add.w	r3, sp, #110	; 0x6e
 80044b0:	f10d 007b 	add.w	r0, sp, #123	; 0x7b
 80044b4:	4281      	cmp	r1, r0
 80044b6:	461a      	mov	r2, r3
 80044b8:	d213      	bcs.n	80044e2 <_svfprintf_r+0xeba>
 80044ba:	f811 2b01 	ldrb.w	r2, [r1], #1
 80044be:	f803 2b01 	strb.w	r2, [r3], #1
 80044c2:	e7f7      	b.n	80044b4 <_svfprintf_r+0xe8c>
 80044c4:	08006484 	.word	0x08006484
 80044c8:	080064c8 	.word	0x080064c8
 80044cc:	0800649c 	.word	0x0800649c
 80044d0:	080064a0 	.word	0x080064a0
 80044d4:	2230      	movs	r2, #48	; 0x30
 80044d6:	4413      	add	r3, r2
 80044d8:	f88d 206e 	strb.w	r2, [sp, #110]	; 0x6e
 80044dc:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
 80044e0:	aa1c      	add	r2, sp, #112	; 0x70
 80044e2:	ab1b      	add	r3, sp, #108	; 0x6c
 80044e4:	1ad3      	subs	r3, r2, r3
 80044e6:	9a04      	ldr	r2, [sp, #16]
 80044e8:	9310      	str	r3, [sp, #64]	; 0x40
 80044ea:	2a01      	cmp	r2, #1
 80044ec:	eb03 0902 	add.w	r9, r3, r2
 80044f0:	dc02      	bgt.n	80044f8 <_svfprintf_r+0xed0>
 80044f2:	f015 0701 	ands.w	r7, r5, #1
 80044f6:	d032      	beq.n	800455e <_svfprintf_r+0xf36>
 80044f8:	9b08      	ldr	r3, [sp, #32]
 80044fa:	2700      	movs	r7, #0
 80044fc:	4499      	add	r9, r3
 80044fe:	e02e      	b.n	800455e <_svfprintf_r+0xf36>
 8004500:	9b02      	ldr	r3, [sp, #8]
 8004502:	2b66      	cmp	r3, #102	; 0x66
 8004504:	d113      	bne.n	800452e <_svfprintf_r+0xf06>
 8004506:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004508:	2b00      	cmp	r3, #0
 800450a:	dd07      	ble.n	800451c <_svfprintf_r+0xef4>
 800450c:	f1b9 0f00 	cmp.w	r9, #0
 8004510:	d101      	bne.n	8004516 <_svfprintf_r+0xeee>
 8004512:	07ee      	lsls	r6, r5, #31
 8004514:	d521      	bpl.n	800455a <_svfprintf_r+0xf32>
 8004516:	9a08      	ldr	r2, [sp, #32]
 8004518:	4413      	add	r3, r2
 800451a:	e006      	b.n	800452a <_svfprintf_r+0xf02>
 800451c:	f1b9 0f00 	cmp.w	r9, #0
 8004520:	d101      	bne.n	8004526 <_svfprintf_r+0xefe>
 8004522:	07ed      	lsls	r5, r5, #31
 8004524:	d514      	bpl.n	8004550 <_svfprintf_r+0xf28>
 8004526:	9b08      	ldr	r3, [sp, #32]
 8004528:	3301      	adds	r3, #1
 800452a:	444b      	add	r3, r9
 800452c:	e015      	b.n	800455a <_svfprintf_r+0xf32>
 800452e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004530:	9a04      	ldr	r2, [sp, #16]
 8004532:	4293      	cmp	r3, r2
 8004534:	db03      	blt.n	800453e <_svfprintf_r+0xf16>
 8004536:	07e8      	lsls	r0, r5, #31
 8004538:	d50d      	bpl.n	8004556 <_svfprintf_r+0xf2e>
 800453a:	9a08      	ldr	r2, [sp, #32]
 800453c:	e006      	b.n	800454c <_svfprintf_r+0xf24>
 800453e:	9a04      	ldr	r2, [sp, #16]
 8004540:	9908      	ldr	r1, [sp, #32]
 8004542:	2b00      	cmp	r3, #0
 8004544:	440a      	add	r2, r1
 8004546:	dc05      	bgt.n	8004554 <_svfprintf_r+0xf2c>
 8004548:	f1c3 0301 	rsb	r3, r3, #1
 800454c:	4413      	add	r3, r2
 800454e:	e002      	b.n	8004556 <_svfprintf_r+0xf2e>
 8004550:	2301      	movs	r3, #1
 8004552:	e002      	b.n	800455a <_svfprintf_r+0xf32>
 8004554:	4613      	mov	r3, r2
 8004556:	2267      	movs	r2, #103	; 0x67
 8004558:	9202      	str	r2, [sp, #8]
 800455a:	9f19      	ldr	r7, [sp, #100]	; 0x64
 800455c:	4699      	mov	r9, r3
 800455e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004560:	b113      	cbz	r3, 8004568 <_svfprintf_r+0xf40>
 8004562:	232d      	movs	r3, #45	; 0x2d
 8004564:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 8004568:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800456a:	2600      	movs	r6, #0
 800456c:	f7ff bb4c 	b.w	8003c08 <_svfprintf_r+0x5e0>
 8004570:	2200      	movs	r2, #0
 8004572:	2300      	movs	r3, #0
 8004574:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004578:	f7fc facc 	bl	8000b14 <__aeabi_dcmplt>
 800457c:	b110      	cbz	r0, 8004584 <_svfprintf_r+0xf5c>
 800457e:	232d      	movs	r3, #45	; 0x2d
 8004580:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 8004584:	4b07      	ldr	r3, [pc, #28]	; (80045a4 <_svfprintf_r+0xf7c>)
 8004586:	4a08      	ldr	r2, [pc, #32]	; (80045a8 <_svfprintf_r+0xf80>)
 8004588:	e6e3      	b.n	8004352 <_svfprintf_r+0xd2a>
 800458a:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800458c:	1a1b      	subs	r3, r3, r0
 800458e:	9304      	str	r3, [sp, #16]
 8004590:	e75f      	b.n	8004452 <_svfprintf_r+0xe2a>
 8004592:	ea56 0207 	orrs.w	r2, r6, r7
 8004596:	f47f aaaa 	bne.w	8003aee <_svfprintf_r+0x4c6>
 800459a:	f7ff baaf 	b.w	8003afc <_svfprintf_r+0x4d4>
 800459e:	b03d      	add	sp, #244	; 0xf4
 80045a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80045a4:	08006494 	.word	0x08006494
 80045a8:	08006498 	.word	0x08006498

080045ac <quorem>:
 80045ac:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80045b0:	6903      	ldr	r3, [r0, #16]
 80045b2:	690c      	ldr	r4, [r1, #16]
 80045b4:	429c      	cmp	r4, r3
 80045b6:	4680      	mov	r8, r0
 80045b8:	f300 8083 	bgt.w	80046c2 <quorem+0x116>
 80045bc:	3c01      	subs	r4, #1
 80045be:	f101 0714 	add.w	r7, r1, #20
 80045c2:	ea4f 0e84 	mov.w	lr, r4, lsl #2
 80045c6:	f100 0614 	add.w	r6, r0, #20
 80045ca:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 80045ce:	eb06 030e 	add.w	r3, r6, lr
 80045d2:	9301      	str	r3, [sp, #4]
 80045d4:	3501      	adds	r5, #1
 80045d6:	f856 3024 	ldr.w	r3, [r6, r4, lsl #2]
 80045da:	fbb3 f5f5 	udiv	r5, r3, r5
 80045de:	eb07 090e 	add.w	r9, r7, lr
 80045e2:	2d00      	cmp	r5, #0
 80045e4:	d039      	beq.n	800465a <quorem+0xae>
 80045e6:	f04f 0a00 	mov.w	sl, #0
 80045ea:	4638      	mov	r0, r7
 80045ec:	46b4      	mov	ip, r6
 80045ee:	46d3      	mov	fp, sl
 80045f0:	f850 2b04 	ldr.w	r2, [r0], #4
 80045f4:	b293      	uxth	r3, r2
 80045f6:	fb05 a303 	mla	r3, r5, r3, sl
 80045fa:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80045fe:	b29b      	uxth	r3, r3
 8004600:	ebc3 030b 	rsb	r3, r3, fp
 8004604:	0c12      	lsrs	r2, r2, #16
 8004606:	f8bc b000 	ldrh.w	fp, [ip]
 800460a:	fb05 a202 	mla	r2, r5, r2, sl
 800460e:	fa13 f38b 	uxtah	r3, r3, fp
 8004612:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8004616:	fa1f fb82 	uxth.w	fp, r2
 800461a:	f8dc 2000 	ldr.w	r2, [ip]
 800461e:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8004622:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004626:	b29b      	uxth	r3, r3
 8004628:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800462c:	4581      	cmp	r9, r0
 800462e:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8004632:	f84c 3b04 	str.w	r3, [ip], #4
 8004636:	d2db      	bcs.n	80045f0 <quorem+0x44>
 8004638:	f856 300e 	ldr.w	r3, [r6, lr]
 800463c:	b96b      	cbnz	r3, 800465a <quorem+0xae>
 800463e:	9b01      	ldr	r3, [sp, #4]
 8004640:	3b04      	subs	r3, #4
 8004642:	429e      	cmp	r6, r3
 8004644:	461a      	mov	r2, r3
 8004646:	d302      	bcc.n	800464e <quorem+0xa2>
 8004648:	f8c8 4010 	str.w	r4, [r8, #16]
 800464c:	e005      	b.n	800465a <quorem+0xae>
 800464e:	6812      	ldr	r2, [r2, #0]
 8004650:	3b04      	subs	r3, #4
 8004652:	2a00      	cmp	r2, #0
 8004654:	d1f8      	bne.n	8004648 <quorem+0x9c>
 8004656:	3c01      	subs	r4, #1
 8004658:	e7f3      	b.n	8004642 <quorem+0x96>
 800465a:	4640      	mov	r0, r8
 800465c:	f001 fa1f 	bl	8005a9e <__mcmp>
 8004660:	2800      	cmp	r0, #0
 8004662:	db2c      	blt.n	80046be <quorem+0x112>
 8004664:	3501      	adds	r5, #1
 8004666:	4630      	mov	r0, r6
 8004668:	f04f 0e00 	mov.w	lr, #0
 800466c:	f857 1b04 	ldr.w	r1, [r7], #4
 8004670:	f8d0 c000 	ldr.w	ip, [r0]
 8004674:	b28a      	uxth	r2, r1
 8004676:	ebc2 030e 	rsb	r3, r2, lr
 800467a:	0c09      	lsrs	r1, r1, #16
 800467c:	fa13 f38c 	uxtah	r3, r3, ip
 8004680:	ebc1 421c 	rsb	r2, r1, ip, lsr #16
 8004684:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004688:	b29b      	uxth	r3, r3
 800468a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800468e:	45b9      	cmp	r9, r7
 8004690:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8004694:	f840 3b04 	str.w	r3, [r0], #4
 8004698:	d2e8      	bcs.n	800466c <quorem+0xc0>
 800469a:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800469e:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 80046a2:	b962      	cbnz	r2, 80046be <quorem+0x112>
 80046a4:	3b04      	subs	r3, #4
 80046a6:	429e      	cmp	r6, r3
 80046a8:	461a      	mov	r2, r3
 80046aa:	d302      	bcc.n	80046b2 <quorem+0x106>
 80046ac:	f8c8 4010 	str.w	r4, [r8, #16]
 80046b0:	e005      	b.n	80046be <quorem+0x112>
 80046b2:	6812      	ldr	r2, [r2, #0]
 80046b4:	3b04      	subs	r3, #4
 80046b6:	2a00      	cmp	r2, #0
 80046b8:	d1f8      	bne.n	80046ac <quorem+0x100>
 80046ba:	3c01      	subs	r4, #1
 80046bc:	e7f3      	b.n	80046a6 <quorem+0xfa>
 80046be:	4628      	mov	r0, r5
 80046c0:	e000      	b.n	80046c4 <quorem+0x118>
 80046c2:	2000      	movs	r0, #0
 80046c4:	b003      	add	sp, #12
 80046c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80046ca:	0000      	movs	r0, r0
 80046cc:	0000      	movs	r0, r0
	...

080046d0 <_dtoa_r>:
 80046d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80046d4:	ec59 8b10 	vmov	r8, r9, d0
 80046d8:	b097      	sub	sp, #92	; 0x5c
 80046da:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80046dc:	9106      	str	r1, [sp, #24]
 80046de:	4682      	mov	sl, r0
 80046e0:	9209      	str	r2, [sp, #36]	; 0x24
 80046e2:	9310      	str	r3, [sp, #64]	; 0x40
 80046e4:	9c20      	ldr	r4, [sp, #128]	; 0x80
 80046e6:	e9cd 8900 	strd	r8, r9, [sp]
 80046ea:	b945      	cbnz	r5, 80046fe <_dtoa_r+0x2e>
 80046ec:	2010      	movs	r0, #16
 80046ee:	f000 fd93 	bl	8005218 <malloc>
 80046f2:	f8ca 0024 	str.w	r0, [sl, #36]	; 0x24
 80046f6:	6045      	str	r5, [r0, #4]
 80046f8:	6085      	str	r5, [r0, #8]
 80046fa:	6005      	str	r5, [r0, #0]
 80046fc:	60c5      	str	r5, [r0, #12]
 80046fe:	f8da 3024 	ldr.w	r3, [sl, #36]	; 0x24
 8004702:	6819      	ldr	r1, [r3, #0]
 8004704:	b159      	cbz	r1, 800471e <_dtoa_r+0x4e>
 8004706:	685a      	ldr	r2, [r3, #4]
 8004708:	604a      	str	r2, [r1, #4]
 800470a:	2301      	movs	r3, #1
 800470c:	4093      	lsls	r3, r2
 800470e:	608b      	str	r3, [r1, #8]
 8004710:	4650      	mov	r0, sl
 8004712:	f000 ffeb 	bl	80056ec <_Bfree>
 8004716:	f8da 3024 	ldr.w	r3, [sl, #36]	; 0x24
 800471a:	2200      	movs	r2, #0
 800471c:	601a      	str	r2, [r3, #0]
 800471e:	9b01      	ldr	r3, [sp, #4]
 8004720:	4a9f      	ldr	r2, [pc, #636]	; (80049a0 <_dtoa_r+0x2d0>)
 8004722:	2b00      	cmp	r3, #0
 8004724:	bfbf      	itttt	lt
 8004726:	2301      	movlt	r3, #1
 8004728:	6023      	strlt	r3, [r4, #0]
 800472a:	9b01      	ldrlt	r3, [sp, #4]
 800472c:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8004730:	bfb8      	it	lt
 8004732:	9301      	strlt	r3, [sp, #4]
 8004734:	9f01      	ldr	r7, [sp, #4]
 8004736:	bfa4      	itt	ge
 8004738:	2300      	movge	r3, #0
 800473a:	6023      	strge	r3, [r4, #0]
 800473c:	f027 4300 	bic.w	r3, r7, #2147483648	; 0x80000000
 8004740:	0d1b      	lsrs	r3, r3, #20
 8004742:	051b      	lsls	r3, r3, #20
 8004744:	4293      	cmp	r3, r2
 8004746:	d11d      	bne.n	8004784 <_dtoa_r+0xb4>
 8004748:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800474a:	f242 730f 	movw	r3, #9999	; 0x270f
 800474e:	6013      	str	r3, [r2, #0]
 8004750:	9b00      	ldr	r3, [sp, #0]
 8004752:	b943      	cbnz	r3, 8004766 <_dtoa_r+0x96>
 8004754:	4a93      	ldr	r2, [pc, #588]	; (80049a4 <_dtoa_r+0x2d4>)
 8004756:	4b94      	ldr	r3, [pc, #592]	; (80049a8 <_dtoa_r+0x2d8>)
 8004758:	f3c7 0013 	ubfx	r0, r7, #0, #20
 800475c:	2800      	cmp	r0, #0
 800475e:	bf14      	ite	ne
 8004760:	4618      	movne	r0, r3
 8004762:	4610      	moveq	r0, r2
 8004764:	e000      	b.n	8004768 <_dtoa_r+0x98>
 8004766:	4890      	ldr	r0, [pc, #576]	; (80049a8 <_dtoa_r+0x2d8>)
 8004768:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800476a:	2b00      	cmp	r3, #0
 800476c:	f000 854a 	beq.w	8005204 <_dtoa_r+0xb34>
 8004770:	78c3      	ldrb	r3, [r0, #3]
 8004772:	b113      	cbz	r3, 800477a <_dtoa_r+0xaa>
 8004774:	f100 0308 	add.w	r3, r0, #8
 8004778:	e000      	b.n	800477c <_dtoa_r+0xac>
 800477a:	1cc3      	adds	r3, r0, #3
 800477c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800477e:	6013      	str	r3, [r2, #0]
 8004780:	f000 bd40 	b.w	8005204 <_dtoa_r+0xb34>
 8004784:	e9dd 4500 	ldrd	r4, r5, [sp]
 8004788:	2200      	movs	r2, #0
 800478a:	2300      	movs	r3, #0
 800478c:	4620      	mov	r0, r4
 800478e:	4629      	mov	r1, r5
 8004790:	f7fc f9b6 	bl	8000b00 <__aeabi_dcmpeq>
 8004794:	4680      	mov	r8, r0
 8004796:	b158      	cbz	r0, 80047b0 <_dtoa_r+0xe0>
 8004798:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800479a:	2301      	movs	r3, #1
 800479c:	6013      	str	r3, [r2, #0]
 800479e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	f000 8522 	beq.w	80051ea <_dtoa_r+0xb1a>
 80047a6:	4881      	ldr	r0, [pc, #516]	; (80049ac <_dtoa_r+0x2dc>)
 80047a8:	6018      	str	r0, [r3, #0]
 80047aa:	3801      	subs	r0, #1
 80047ac:	f000 bd2a 	b.w	8005204 <_dtoa_r+0xb34>
 80047b0:	aa14      	add	r2, sp, #80	; 0x50
 80047b2:	a915      	add	r1, sp, #84	; 0x54
 80047b4:	ec45 4b10 	vmov	d0, r4, r5
 80047b8:	4650      	mov	r0, sl
 80047ba:	f001 f9eb 	bl	8005b94 <__d2b>
 80047be:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80047c2:	9002      	str	r0, [sp, #8]
 80047c4:	b15e      	cbz	r6, 80047de <_dtoa_r+0x10e>
 80047c6:	f3c5 0313 	ubfx	r3, r5, #0, #20
 80047ca:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 80047ce:	4620      	mov	r0, r4
 80047d0:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 80047d4:	f2a6 36ff 	subw	r6, r6, #1023	; 0x3ff
 80047d8:	f8cd 8044 	str.w	r8, [sp, #68]	; 0x44
 80047dc:	e01d      	b.n	800481a <_dtoa_r+0x14a>
 80047de:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80047e0:	9e14      	ldr	r6, [sp, #80]	; 0x50
 80047e2:	441e      	add	r6, r3
 80047e4:	f206 4332 	addw	r3, r6, #1074	; 0x432
 80047e8:	2b20      	cmp	r3, #32
 80047ea:	dd0a      	ble.n	8004802 <_dtoa_r+0x132>
 80047ec:	9a00      	ldr	r2, [sp, #0]
 80047ee:	f206 4012 	addw	r0, r6, #1042	; 0x412
 80047f2:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 80047f6:	fa22 f000 	lsr.w	r0, r2, r0
 80047fa:	fa07 f303 	lsl.w	r3, r7, r3
 80047fe:	4318      	orrs	r0, r3
 8004800:	e004      	b.n	800480c <_dtoa_r+0x13c>
 8004802:	f1c3 0020 	rsb	r0, r3, #32
 8004806:	9b00      	ldr	r3, [sp, #0]
 8004808:	fa03 f000 	lsl.w	r0, r3, r0
 800480c:	f7fb fe9a 	bl	8000544 <__aeabi_ui2d>
 8004810:	2301      	movs	r3, #1
 8004812:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8004816:	3e01      	subs	r6, #1
 8004818:	9311      	str	r3, [sp, #68]	; 0x44
 800481a:	2200      	movs	r2, #0
 800481c:	4b64      	ldr	r3, [pc, #400]	; (80049b0 <_dtoa_r+0x2e0>)
 800481e:	f7fb fd53 	bl	80002c8 <__aeabi_dsub>
 8004822:	a359      	add	r3, pc, #356	; (adr r3, 8004988 <_dtoa_r+0x2b8>)
 8004824:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004828:	f7fb ff02 	bl	8000630 <__aeabi_dmul>
 800482c:	a358      	add	r3, pc, #352	; (adr r3, 8004990 <_dtoa_r+0x2c0>)
 800482e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004832:	f7fb fd4b 	bl	80002cc <__adddf3>
 8004836:	4604      	mov	r4, r0
 8004838:	4630      	mov	r0, r6
 800483a:	460d      	mov	r5, r1
 800483c:	f7fb fe92 	bl	8000564 <__aeabi_i2d>
 8004840:	a355      	add	r3, pc, #340	; (adr r3, 8004998 <_dtoa_r+0x2c8>)
 8004842:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004846:	f7fb fef3 	bl	8000630 <__aeabi_dmul>
 800484a:	4602      	mov	r2, r0
 800484c:	460b      	mov	r3, r1
 800484e:	4620      	mov	r0, r4
 8004850:	4629      	mov	r1, r5
 8004852:	f7fb fd3b 	bl	80002cc <__adddf3>
 8004856:	4604      	mov	r4, r0
 8004858:	460d      	mov	r5, r1
 800485a:	f7fc f999 	bl	8000b90 <__aeabi_d2iz>
 800485e:	2200      	movs	r2, #0
 8004860:	4683      	mov	fp, r0
 8004862:	2300      	movs	r3, #0
 8004864:	4620      	mov	r0, r4
 8004866:	4629      	mov	r1, r5
 8004868:	f7fc f954 	bl	8000b14 <__aeabi_dcmplt>
 800486c:	b158      	cbz	r0, 8004886 <_dtoa_r+0x1b6>
 800486e:	4658      	mov	r0, fp
 8004870:	f7fb fe78 	bl	8000564 <__aeabi_i2d>
 8004874:	4602      	mov	r2, r0
 8004876:	460b      	mov	r3, r1
 8004878:	4620      	mov	r0, r4
 800487a:	4629      	mov	r1, r5
 800487c:	f7fc f940 	bl	8000b00 <__aeabi_dcmpeq>
 8004880:	b908      	cbnz	r0, 8004886 <_dtoa_r+0x1b6>
 8004882:	f10b 3bff 	add.w	fp, fp, #4294967295
 8004886:	f1bb 0f16 	cmp.w	fp, #22
 800488a:	d80d      	bhi.n	80048a8 <_dtoa_r+0x1d8>
 800488c:	4949      	ldr	r1, [pc, #292]	; (80049b4 <_dtoa_r+0x2e4>)
 800488e:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 8004892:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004896:	e9d1 0100 	ldrd	r0, r1, [r1]
 800489a:	f7fc f959 	bl	8000b50 <__aeabi_dcmpgt>
 800489e:	b130      	cbz	r0, 80048ae <_dtoa_r+0x1de>
 80048a0:	f10b 3bff 	add.w	fp, fp, #4294967295
 80048a4:	2300      	movs	r3, #0
 80048a6:	e000      	b.n	80048aa <_dtoa_r+0x1da>
 80048a8:	2301      	movs	r3, #1
 80048aa:	930d      	str	r3, [sp, #52]	; 0x34
 80048ac:	e000      	b.n	80048b0 <_dtoa_r+0x1e0>
 80048ae:	900d      	str	r0, [sp, #52]	; 0x34
 80048b0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80048b2:	1b9e      	subs	r6, r3, r6
 80048b4:	1e73      	subs	r3, r6, #1
 80048b6:	9305      	str	r3, [sp, #20]
 80048b8:	bf43      	ittte	mi
 80048ba:	f1c3 0900 	rsbmi	r9, r3, #0
 80048be:	2300      	movmi	r3, #0
 80048c0:	9305      	strmi	r3, [sp, #20]
 80048c2:	f04f 0900 	movpl.w	r9, #0
 80048c6:	f1bb 0f00 	cmp.w	fp, #0
 80048ca:	db07      	blt.n	80048dc <_dtoa_r+0x20c>
 80048cc:	9b05      	ldr	r3, [sp, #20]
 80048ce:	f8cd b030 	str.w	fp, [sp, #48]	; 0x30
 80048d2:	445b      	add	r3, fp
 80048d4:	9305      	str	r3, [sp, #20]
 80048d6:	2300      	movs	r3, #0
 80048d8:	9307      	str	r3, [sp, #28]
 80048da:	e006      	b.n	80048ea <_dtoa_r+0x21a>
 80048dc:	f1cb 0300 	rsb	r3, fp, #0
 80048e0:	9307      	str	r3, [sp, #28]
 80048e2:	2300      	movs	r3, #0
 80048e4:	ebcb 0909 	rsb	r9, fp, r9
 80048e8:	930c      	str	r3, [sp, #48]	; 0x30
 80048ea:	9b06      	ldr	r3, [sp, #24]
 80048ec:	2b09      	cmp	r3, #9
 80048ee:	d827      	bhi.n	8004940 <_dtoa_r+0x270>
 80048f0:	2b05      	cmp	r3, #5
 80048f2:	bfc4      	itt	gt
 80048f4:	3b04      	subgt	r3, #4
 80048f6:	9306      	strgt	r3, [sp, #24]
 80048f8:	9b06      	ldr	r3, [sp, #24]
 80048fa:	f1a3 0302 	sub.w	r3, r3, #2
 80048fe:	bfcc      	ite	gt
 8004900:	2500      	movgt	r5, #0
 8004902:	2501      	movle	r5, #1
 8004904:	2b03      	cmp	r3, #3
 8004906:	d820      	bhi.n	800494a <_dtoa_r+0x27a>
 8004908:	e8df f003 	tbb	[pc, r3]
 800490c:	04020e06 	.word	0x04020e06
 8004910:	2301      	movs	r3, #1
 8004912:	e002      	b.n	800491a <_dtoa_r+0x24a>
 8004914:	2301      	movs	r3, #1
 8004916:	e008      	b.n	800492a <_dtoa_r+0x25a>
 8004918:	2300      	movs	r3, #0
 800491a:	9308      	str	r3, [sp, #32]
 800491c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800491e:	2b00      	cmp	r3, #0
 8004920:	dd1c      	ble.n	800495c <_dtoa_r+0x28c>
 8004922:	9303      	str	r3, [sp, #12]
 8004924:	4698      	mov	r8, r3
 8004926:	e01e      	b.n	8004966 <_dtoa_r+0x296>
 8004928:	2300      	movs	r3, #0
 800492a:	9308      	str	r3, [sp, #32]
 800492c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800492e:	445b      	add	r3, fp
 8004930:	f103 0801 	add.w	r8, r3, #1
 8004934:	9303      	str	r3, [sp, #12]
 8004936:	4643      	mov	r3, r8
 8004938:	2b01      	cmp	r3, #1
 800493a:	bfb8      	it	lt
 800493c:	2301      	movlt	r3, #1
 800493e:	e012      	b.n	8004966 <_dtoa_r+0x296>
 8004940:	2501      	movs	r5, #1
 8004942:	2300      	movs	r3, #0
 8004944:	9306      	str	r3, [sp, #24]
 8004946:	9508      	str	r5, [sp, #32]
 8004948:	e001      	b.n	800494e <_dtoa_r+0x27e>
 800494a:	2301      	movs	r3, #1
 800494c:	9308      	str	r3, [sp, #32]
 800494e:	f04f 33ff 	mov.w	r3, #4294967295
 8004952:	9303      	str	r3, [sp, #12]
 8004954:	4698      	mov	r8, r3
 8004956:	2200      	movs	r2, #0
 8004958:	2312      	movs	r3, #18
 800495a:	e003      	b.n	8004964 <_dtoa_r+0x294>
 800495c:	2301      	movs	r3, #1
 800495e:	9303      	str	r3, [sp, #12]
 8004960:	4698      	mov	r8, r3
 8004962:	461a      	mov	r2, r3
 8004964:	9209      	str	r2, [sp, #36]	; 0x24
 8004966:	f8da 4024 	ldr.w	r4, [sl, #36]	; 0x24
 800496a:	2200      	movs	r2, #0
 800496c:	6062      	str	r2, [r4, #4]
 800496e:	2104      	movs	r1, #4
 8004970:	f101 0214 	add.w	r2, r1, #20
 8004974:	429a      	cmp	r2, r3
 8004976:	d81f      	bhi.n	80049b8 <_dtoa_r+0x2e8>
 8004978:	6862      	ldr	r2, [r4, #4]
 800497a:	3201      	adds	r2, #1
 800497c:	6062      	str	r2, [r4, #4]
 800497e:	0049      	lsls	r1, r1, #1
 8004980:	e7f6      	b.n	8004970 <_dtoa_r+0x2a0>
 8004982:	bf00      	nop
 8004984:	f3af 8000 	nop.w
 8004988:	636f4361 	.word	0x636f4361
 800498c:	3fd287a7 	.word	0x3fd287a7
 8004990:	8b60c8b3 	.word	0x8b60c8b3
 8004994:	3fc68a28 	.word	0x3fc68a28
 8004998:	509f79fb 	.word	0x509f79fb
 800499c:	3fd34413 	.word	0x3fd34413
 80049a0:	7ff00000 	.word	0x7ff00000
 80049a4:	080064d8 	.word	0x080064d8
 80049a8:	080064e1 	.word	0x080064e1
 80049ac:	080064c7 	.word	0x080064c7
 80049b0:	3ff80000 	.word	0x3ff80000
 80049b4:	080064f0 	.word	0x080064f0
 80049b8:	6861      	ldr	r1, [r4, #4]
 80049ba:	4650      	mov	r0, sl
 80049bc:	f000 fe61 	bl	8005682 <_Balloc>
 80049c0:	f8da 3024 	ldr.w	r3, [sl, #36]	; 0x24
 80049c4:	6020      	str	r0, [r4, #0]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	9304      	str	r3, [sp, #16]
 80049ca:	f1b8 0f0e 	cmp.w	r8, #14
 80049ce:	f200 815d 	bhi.w	8004c8c <_dtoa_r+0x5bc>
 80049d2:	2d00      	cmp	r5, #0
 80049d4:	f000 815a 	beq.w	8004c8c <_dtoa_r+0x5bc>
 80049d8:	ed9d 7b00 	vldr	d7, [sp]
 80049dc:	f1bb 0f00 	cmp.w	fp, #0
 80049e0:	ed8d 7b0e 	vstr	d7, [sp, #56]	; 0x38
 80049e4:	dd31      	ble.n	8004a4a <_dtoa_r+0x37a>
 80049e6:	4aa0      	ldr	r2, [pc, #640]	; (8004c68 <_dtoa_r+0x598>)
 80049e8:	f00b 030f 	and.w	r3, fp, #15
 80049ec:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80049f0:	ed93 7b00 	vldr	d7, [r3]
 80049f4:	ea4f 142b 	mov.w	r4, fp, asr #4
 80049f8:	06e2      	lsls	r2, r4, #27
 80049fa:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 80049fe:	d50c      	bpl.n	8004a1a <_dtoa_r+0x34a>
 8004a00:	4b9a      	ldr	r3, [pc, #616]	; (8004c6c <_dtoa_r+0x59c>)
 8004a02:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8004a06:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8004a0a:	f7fb ff3b 	bl	8000884 <__aeabi_ddiv>
 8004a0e:	f004 040f 	and.w	r4, r4, #15
 8004a12:	e9cd 0100 	strd	r0, r1, [sp]
 8004a16:	2603      	movs	r6, #3
 8004a18:	e000      	b.n	8004a1c <_dtoa_r+0x34c>
 8004a1a:	2602      	movs	r6, #2
 8004a1c:	4d93      	ldr	r5, [pc, #588]	; (8004c6c <_dtoa_r+0x59c>)
 8004a1e:	b16c      	cbz	r4, 8004a3c <_dtoa_r+0x36c>
 8004a20:	07e3      	lsls	r3, r4, #31
 8004a22:	d508      	bpl.n	8004a36 <_dtoa_r+0x366>
 8004a24:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8004a28:	e9d5 2300 	ldrd	r2, r3, [r5]
 8004a2c:	f7fb fe00 	bl	8000630 <__aeabi_dmul>
 8004a30:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8004a34:	3601      	adds	r6, #1
 8004a36:	1064      	asrs	r4, r4, #1
 8004a38:	3508      	adds	r5, #8
 8004a3a:	e7f0      	b.n	8004a1e <_dtoa_r+0x34e>
 8004a3c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8004a40:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004a44:	f7fb ff1e 	bl	8000884 <__aeabi_ddiv>
 8004a48:	e020      	b.n	8004a8c <_dtoa_r+0x3bc>
 8004a4a:	f1cb 0400 	rsb	r4, fp, #0
 8004a4e:	b304      	cbz	r4, 8004a92 <_dtoa_r+0x3c2>
 8004a50:	4b85      	ldr	r3, [pc, #532]	; (8004c68 <_dtoa_r+0x598>)
 8004a52:	4d86      	ldr	r5, [pc, #536]	; (8004c6c <_dtoa_r+0x59c>)
 8004a54:	f004 020f 	and.w	r2, r4, #15
 8004a58:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004a5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a60:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8004a64:	f7fb fde4 	bl	8000630 <__aeabi_dmul>
 8004a68:	e9cd 0100 	strd	r0, r1, [sp]
 8004a6c:	1124      	asrs	r4, r4, #4
 8004a6e:	2300      	movs	r3, #0
 8004a70:	2602      	movs	r6, #2
 8004a72:	b154      	cbz	r4, 8004a8a <_dtoa_r+0x3ba>
 8004a74:	07e7      	lsls	r7, r4, #31
 8004a76:	d505      	bpl.n	8004a84 <_dtoa_r+0x3b4>
 8004a78:	e9d5 2300 	ldrd	r2, r3, [r5]
 8004a7c:	f7fb fdd8 	bl	8000630 <__aeabi_dmul>
 8004a80:	3601      	adds	r6, #1
 8004a82:	2301      	movs	r3, #1
 8004a84:	1064      	asrs	r4, r4, #1
 8004a86:	3508      	adds	r5, #8
 8004a88:	e7f3      	b.n	8004a72 <_dtoa_r+0x3a2>
 8004a8a:	b11b      	cbz	r3, 8004a94 <_dtoa_r+0x3c4>
 8004a8c:	e9cd 0100 	strd	r0, r1, [sp]
 8004a90:	e000      	b.n	8004a94 <_dtoa_r+0x3c4>
 8004a92:	2602      	movs	r6, #2
 8004a94:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004a96:	b1eb      	cbz	r3, 8004ad4 <_dtoa_r+0x404>
 8004a98:	e9dd 4500 	ldrd	r4, r5, [sp]
 8004a9c:	2200      	movs	r2, #0
 8004a9e:	4b74      	ldr	r3, [pc, #464]	; (8004c70 <_dtoa_r+0x5a0>)
 8004aa0:	4620      	mov	r0, r4
 8004aa2:	4629      	mov	r1, r5
 8004aa4:	f7fc f836 	bl	8000b14 <__aeabi_dcmplt>
 8004aa8:	b1a0      	cbz	r0, 8004ad4 <_dtoa_r+0x404>
 8004aaa:	f1b8 0f00 	cmp.w	r8, #0
 8004aae:	d011      	beq.n	8004ad4 <_dtoa_r+0x404>
 8004ab0:	9b03      	ldr	r3, [sp, #12]
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	f340 80e6 	ble.w	8004c84 <_dtoa_r+0x5b4>
 8004ab8:	f10b 33ff 	add.w	r3, fp, #4294967295
 8004abc:	930a      	str	r3, [sp, #40]	; 0x28
 8004abe:	2200      	movs	r2, #0
 8004ac0:	4b6c      	ldr	r3, [pc, #432]	; (8004c74 <_dtoa_r+0x5a4>)
 8004ac2:	4620      	mov	r0, r4
 8004ac4:	4629      	mov	r1, r5
 8004ac6:	f7fb fdb3 	bl	8000630 <__aeabi_dmul>
 8004aca:	3601      	adds	r6, #1
 8004acc:	e9cd 0100 	strd	r0, r1, [sp]
 8004ad0:	9f03      	ldr	r7, [sp, #12]
 8004ad2:	e002      	b.n	8004ada <_dtoa_r+0x40a>
 8004ad4:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 8004ad8:	4647      	mov	r7, r8
 8004ada:	4630      	mov	r0, r6
 8004adc:	f7fb fd42 	bl	8000564 <__aeabi_i2d>
 8004ae0:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004ae4:	f7fb fda4 	bl	8000630 <__aeabi_dmul>
 8004ae8:	2200      	movs	r2, #0
 8004aea:	4b63      	ldr	r3, [pc, #396]	; (8004c78 <_dtoa_r+0x5a8>)
 8004aec:	f7fb fbee 	bl	80002cc <__adddf3>
 8004af0:	4604      	mov	r4, r0
 8004af2:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
 8004af6:	b9cf      	cbnz	r7, 8004b2c <_dtoa_r+0x45c>
 8004af8:	2200      	movs	r2, #0
 8004afa:	4b60      	ldr	r3, [pc, #384]	; (8004c7c <_dtoa_r+0x5ac>)
 8004afc:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004b00:	f7fb fbe2 	bl	80002c8 <__aeabi_dsub>
 8004b04:	4622      	mov	r2, r4
 8004b06:	462b      	mov	r3, r5
 8004b08:	e9cd 0100 	strd	r0, r1, [sp]
 8004b0c:	f7fc f820 	bl	8000b50 <__aeabi_dcmpgt>
 8004b10:	2800      	cmp	r0, #0
 8004b12:	f040 8241 	bne.w	8004f98 <_dtoa_r+0x8c8>
 8004b16:	4622      	mov	r2, r4
 8004b18:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 8004b1c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004b20:	f7fb fff8 	bl	8000b14 <__aeabi_dcmplt>
 8004b24:	2800      	cmp	r0, #0
 8004b26:	f040 822e 	bne.w	8004f86 <_dtoa_r+0x8b6>
 8004b2a:	e0ab      	b.n	8004c84 <_dtoa_r+0x5b4>
 8004b2c:	9a08      	ldr	r2, [sp, #32]
 8004b2e:	4b4e      	ldr	r3, [pc, #312]	; (8004c68 <_dtoa_r+0x598>)
 8004b30:	1e79      	subs	r1, r7, #1
 8004b32:	2a00      	cmp	r2, #0
 8004b34:	d04a      	beq.n	8004bcc <_dtoa_r+0x4fc>
 8004b36:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 8004b3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b3e:	2000      	movs	r0, #0
 8004b40:	494f      	ldr	r1, [pc, #316]	; (8004c80 <_dtoa_r+0x5b0>)
 8004b42:	f7fb fe9f 	bl	8000884 <__aeabi_ddiv>
 8004b46:	4622      	mov	r2, r4
 8004b48:	462b      	mov	r3, r5
 8004b4a:	f7fb fbbd 	bl	80002c8 <__aeabi_dsub>
 8004b4e:	9c04      	ldr	r4, [sp, #16]
 8004b50:	4605      	mov	r5, r0
 8004b52:	460e      	mov	r6, r1
 8004b54:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004b58:	f7fc f81a 	bl	8000b90 <__aeabi_d2iz>
 8004b5c:	9012      	str	r0, [sp, #72]	; 0x48
 8004b5e:	f7fb fd01 	bl	8000564 <__aeabi_i2d>
 8004b62:	4602      	mov	r2, r0
 8004b64:	460b      	mov	r3, r1
 8004b66:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004b6a:	f7fb fbad 	bl	80002c8 <__aeabi_dsub>
 8004b6e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8004b70:	3330      	adds	r3, #48	; 0x30
 8004b72:	f804 3b01 	strb.w	r3, [r4], #1
 8004b76:	462a      	mov	r2, r5
 8004b78:	4633      	mov	r3, r6
 8004b7a:	e9cd 0100 	strd	r0, r1, [sp]
 8004b7e:	f7fb ffc9 	bl	8000b14 <__aeabi_dcmplt>
 8004b82:	2800      	cmp	r0, #0
 8004b84:	f040 8321 	bne.w	80051ca <_dtoa_r+0xafa>
 8004b88:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004b8c:	2000      	movs	r0, #0
 8004b8e:	4938      	ldr	r1, [pc, #224]	; (8004c70 <_dtoa_r+0x5a0>)
 8004b90:	f7fb fb9a 	bl	80002c8 <__aeabi_dsub>
 8004b94:	462a      	mov	r2, r5
 8004b96:	4633      	mov	r3, r6
 8004b98:	f7fb ffbc 	bl	8000b14 <__aeabi_dcmplt>
 8004b9c:	2800      	cmp	r0, #0
 8004b9e:	f040 80d2 	bne.w	8004d46 <_dtoa_r+0x676>
 8004ba2:	9b04      	ldr	r3, [sp, #16]
 8004ba4:	1ae3      	subs	r3, r4, r3
 8004ba6:	42bb      	cmp	r3, r7
 8004ba8:	da6c      	bge.n	8004c84 <_dtoa_r+0x5b4>
 8004baa:	2200      	movs	r2, #0
 8004bac:	4b31      	ldr	r3, [pc, #196]	; (8004c74 <_dtoa_r+0x5a4>)
 8004bae:	4628      	mov	r0, r5
 8004bb0:	4631      	mov	r1, r6
 8004bb2:	f7fb fd3d 	bl	8000630 <__aeabi_dmul>
 8004bb6:	2200      	movs	r2, #0
 8004bb8:	4605      	mov	r5, r0
 8004bba:	460e      	mov	r6, r1
 8004bbc:	4b2d      	ldr	r3, [pc, #180]	; (8004c74 <_dtoa_r+0x5a4>)
 8004bbe:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004bc2:	f7fb fd35 	bl	8000630 <__aeabi_dmul>
 8004bc6:	e9cd 0100 	strd	r0, r1, [sp]
 8004bca:	e7c3      	b.n	8004b54 <_dtoa_r+0x484>
 8004bcc:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 8004bd0:	4622      	mov	r2, r4
 8004bd2:	462b      	mov	r3, r5
 8004bd4:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004bd8:	f7fb fd2a 	bl	8000630 <__aeabi_dmul>
 8004bdc:	9b04      	ldr	r3, [sp, #16]
 8004bde:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
 8004be2:	19dc      	adds	r4, r3, r7
 8004be4:	461d      	mov	r5, r3
 8004be6:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004bea:	f7fb ffd1 	bl	8000b90 <__aeabi_d2iz>
 8004bee:	4606      	mov	r6, r0
 8004bf0:	f7fb fcb8 	bl	8000564 <__aeabi_i2d>
 8004bf4:	3630      	adds	r6, #48	; 0x30
 8004bf6:	4602      	mov	r2, r0
 8004bf8:	460b      	mov	r3, r1
 8004bfa:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004bfe:	f7fb fb63 	bl	80002c8 <__aeabi_dsub>
 8004c02:	f805 6b01 	strb.w	r6, [r5], #1
 8004c06:	42ac      	cmp	r4, r5
 8004c08:	e9cd 0100 	strd	r0, r1, [sp]
 8004c0c:	f04f 0200 	mov.w	r2, #0
 8004c10:	d123      	bne.n	8004c5a <_dtoa_r+0x58a>
 8004c12:	4b1b      	ldr	r3, [pc, #108]	; (8004c80 <_dtoa_r+0x5b0>)
 8004c14:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 8004c18:	f7fb fb58 	bl	80002cc <__adddf3>
 8004c1c:	4602      	mov	r2, r0
 8004c1e:	460b      	mov	r3, r1
 8004c20:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004c24:	f7fb ff94 	bl	8000b50 <__aeabi_dcmpgt>
 8004c28:	2800      	cmp	r0, #0
 8004c2a:	f040 808c 	bne.w	8004d46 <_dtoa_r+0x676>
 8004c2e:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 8004c32:	2000      	movs	r0, #0
 8004c34:	4912      	ldr	r1, [pc, #72]	; (8004c80 <_dtoa_r+0x5b0>)
 8004c36:	f7fb fb47 	bl	80002c8 <__aeabi_dsub>
 8004c3a:	4602      	mov	r2, r0
 8004c3c:	460b      	mov	r3, r1
 8004c3e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004c42:	f7fb ff67 	bl	8000b14 <__aeabi_dcmplt>
 8004c46:	b1e8      	cbz	r0, 8004c84 <_dtoa_r+0x5b4>
 8004c48:	f814 3c01 	ldrb.w	r3, [r4, #-1]
 8004c4c:	2b30      	cmp	r3, #48	; 0x30
 8004c4e:	f104 32ff 	add.w	r2, r4, #4294967295
 8004c52:	f040 82ba 	bne.w	80051ca <_dtoa_r+0xafa>
 8004c56:	4614      	mov	r4, r2
 8004c58:	e7f6      	b.n	8004c48 <_dtoa_r+0x578>
 8004c5a:	4b06      	ldr	r3, [pc, #24]	; (8004c74 <_dtoa_r+0x5a4>)
 8004c5c:	f7fb fce8 	bl	8000630 <__aeabi_dmul>
 8004c60:	e9cd 0100 	strd	r0, r1, [sp]
 8004c64:	e7bf      	b.n	8004be6 <_dtoa_r+0x516>
 8004c66:	bf00      	nop
 8004c68:	080064f0 	.word	0x080064f0
 8004c6c:	080065b8 	.word	0x080065b8
 8004c70:	3ff00000 	.word	0x3ff00000
 8004c74:	40240000 	.word	0x40240000
 8004c78:	401c0000 	.word	0x401c0000
 8004c7c:	40140000 	.word	0x40140000
 8004c80:	3fe00000 	.word	0x3fe00000
 8004c84:	e9dd 340e 	ldrd	r3, r4, [sp, #56]	; 0x38
 8004c88:	e88d 0018 	stmia.w	sp, {r3, r4}
 8004c8c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	db7c      	blt.n	8004d8c <_dtoa_r+0x6bc>
 8004c92:	f1bb 0f0e 	cmp.w	fp, #14
 8004c96:	dc79      	bgt.n	8004d8c <_dtoa_r+0x6bc>
 8004c98:	4b8f      	ldr	r3, [pc, #572]	; (8004ed8 <_dtoa_r+0x808>)
 8004c9a:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8004c9e:	e9d3 6700 	ldrd	r6, r7, [r3]
 8004ca2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	da14      	bge.n	8004cd2 <_dtoa_r+0x602>
 8004ca8:	f1b8 0f00 	cmp.w	r8, #0
 8004cac:	dc11      	bgt.n	8004cd2 <_dtoa_r+0x602>
 8004cae:	f040 816c 	bne.w	8004f8a <_dtoa_r+0x8ba>
 8004cb2:	2200      	movs	r2, #0
 8004cb4:	4b89      	ldr	r3, [pc, #548]	; (8004edc <_dtoa_r+0x80c>)
 8004cb6:	4630      	mov	r0, r6
 8004cb8:	4639      	mov	r1, r7
 8004cba:	f7fb fcb9 	bl	8000630 <__aeabi_dmul>
 8004cbe:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004cc2:	f7fb ff3b 	bl	8000b3c <__aeabi_dcmpge>
 8004cc6:	4645      	mov	r5, r8
 8004cc8:	4646      	mov	r6, r8
 8004cca:	2800      	cmp	r0, #0
 8004ccc:	f040 815f 	bne.w	8004f8e <_dtoa_r+0x8be>
 8004cd0:	e166      	b.n	8004fa0 <_dtoa_r+0x8d0>
 8004cd2:	9c04      	ldr	r4, [sp, #16]
 8004cd4:	4632      	mov	r2, r6
 8004cd6:	463b      	mov	r3, r7
 8004cd8:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004cdc:	f7fb fdd2 	bl	8000884 <__aeabi_ddiv>
 8004ce0:	f7fb ff56 	bl	8000b90 <__aeabi_d2iz>
 8004ce4:	4605      	mov	r5, r0
 8004ce6:	f7fb fc3d 	bl	8000564 <__aeabi_i2d>
 8004cea:	4632      	mov	r2, r6
 8004cec:	463b      	mov	r3, r7
 8004cee:	f7fb fc9f 	bl	8000630 <__aeabi_dmul>
 8004cf2:	460b      	mov	r3, r1
 8004cf4:	4602      	mov	r2, r0
 8004cf6:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004cfa:	f7fb fae5 	bl	80002c8 <__aeabi_dsub>
 8004cfe:	f105 0e30 	add.w	lr, r5, #48	; 0x30
 8004d02:	f804 eb01 	strb.w	lr, [r4], #1
 8004d06:	9b04      	ldr	r3, [sp, #16]
 8004d08:	ebc3 0e04 	rsb	lr, r3, r4
 8004d0c:	45f0      	cmp	r8, lr
 8004d0e:	e9cd 0100 	strd	r0, r1, [sp]
 8004d12:	d12e      	bne.n	8004d72 <_dtoa_r+0x6a2>
 8004d14:	4602      	mov	r2, r0
 8004d16:	460b      	mov	r3, r1
 8004d18:	f7fb fad8 	bl	80002cc <__adddf3>
 8004d1c:	4680      	mov	r8, r0
 8004d1e:	4689      	mov	r9, r1
 8004d20:	4602      	mov	r2, r0
 8004d22:	460b      	mov	r3, r1
 8004d24:	4630      	mov	r0, r6
 8004d26:	4639      	mov	r1, r7
 8004d28:	f7fb fef4 	bl	8000b14 <__aeabi_dcmplt>
 8004d2c:	b978      	cbnz	r0, 8004d4e <_dtoa_r+0x67e>
 8004d2e:	4642      	mov	r2, r8
 8004d30:	464b      	mov	r3, r9
 8004d32:	4630      	mov	r0, r6
 8004d34:	4639      	mov	r1, r7
 8004d36:	f7fb fee3 	bl	8000b00 <__aeabi_dcmpeq>
 8004d3a:	2800      	cmp	r0, #0
 8004d3c:	f000 8247 	beq.w	80051ce <_dtoa_r+0xafe>
 8004d40:	07e9      	lsls	r1, r5, #31
 8004d42:	d404      	bmi.n	8004d4e <_dtoa_r+0x67e>
 8004d44:	e243      	b.n	80051ce <_dtoa_r+0xafe>
 8004d46:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
 8004d4a:	e000      	b.n	8004d4e <_dtoa_r+0x67e>
 8004d4c:	461c      	mov	r4, r3
 8004d4e:	f814 2c01 	ldrb.w	r2, [r4, #-1]
 8004d52:	2a39      	cmp	r2, #57	; 0x39
 8004d54:	f104 33ff 	add.w	r3, r4, #4294967295
 8004d58:	d107      	bne.n	8004d6a <_dtoa_r+0x69a>
 8004d5a:	9a04      	ldr	r2, [sp, #16]
 8004d5c:	429a      	cmp	r2, r3
 8004d5e:	d1f5      	bne.n	8004d4c <_dtoa_r+0x67c>
 8004d60:	9904      	ldr	r1, [sp, #16]
 8004d62:	2230      	movs	r2, #48	; 0x30
 8004d64:	f10b 0b01 	add.w	fp, fp, #1
 8004d68:	700a      	strb	r2, [r1, #0]
 8004d6a:	781a      	ldrb	r2, [r3, #0]
 8004d6c:	3201      	adds	r2, #1
 8004d6e:	701a      	strb	r2, [r3, #0]
 8004d70:	e22d      	b.n	80051ce <_dtoa_r+0xafe>
 8004d72:	2200      	movs	r2, #0
 8004d74:	4b5a      	ldr	r3, [pc, #360]	; (8004ee0 <_dtoa_r+0x810>)
 8004d76:	f7fb fc5b 	bl	8000630 <__aeabi_dmul>
 8004d7a:	2200      	movs	r2, #0
 8004d7c:	2300      	movs	r3, #0
 8004d7e:	e9cd 0100 	strd	r0, r1, [sp]
 8004d82:	f7fb febd 	bl	8000b00 <__aeabi_dcmpeq>
 8004d86:	2800      	cmp	r0, #0
 8004d88:	d0a4      	beq.n	8004cd4 <_dtoa_r+0x604>
 8004d8a:	e220      	b.n	80051ce <_dtoa_r+0xafe>
 8004d8c:	9a08      	ldr	r2, [sp, #32]
 8004d8e:	2a00      	cmp	r2, #0
 8004d90:	d02d      	beq.n	8004dee <_dtoa_r+0x71e>
 8004d92:	9a06      	ldr	r2, [sp, #24]
 8004d94:	2a01      	cmp	r2, #1
 8004d96:	dc0a      	bgt.n	8004dae <_dtoa_r+0x6de>
 8004d98:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8004d9a:	b112      	cbz	r2, 8004da2 <_dtoa_r+0x6d2>
 8004d9c:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8004da0:	e002      	b.n	8004da8 <_dtoa_r+0x6d8>
 8004da2:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8004da4:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8004da8:	9d07      	ldr	r5, [sp, #28]
 8004daa:	464c      	mov	r4, r9
 8004dac:	e015      	b.n	8004dda <_dtoa_r+0x70a>
 8004dae:	9b07      	ldr	r3, [sp, #28]
 8004db0:	f108 35ff 	add.w	r5, r8, #4294967295
 8004db4:	42ab      	cmp	r3, r5
 8004db6:	bfbf      	itttt	lt
 8004db8:	9b07      	ldrlt	r3, [sp, #28]
 8004dba:	9507      	strlt	r5, [sp, #28]
 8004dbc:	1aea      	sublt	r2, r5, r3
 8004dbe:	9b0c      	ldrlt	r3, [sp, #48]	; 0x30
 8004dc0:	bfb7      	itett	lt
 8004dc2:	189b      	addlt	r3, r3, r2
 8004dc4:	1b5d      	subge	r5, r3, r5
 8004dc6:	930c      	strlt	r3, [sp, #48]	; 0x30
 8004dc8:	2500      	movlt	r5, #0
 8004dca:	f1b8 0f00 	cmp.w	r8, #0
 8004dce:	bfb9      	ittee	lt
 8004dd0:	ebc8 0409 	rsblt	r4, r8, r9
 8004dd4:	2300      	movlt	r3, #0
 8004dd6:	464c      	movge	r4, r9
 8004dd8:	4643      	movge	r3, r8
 8004dda:	9a05      	ldr	r2, [sp, #20]
 8004ddc:	2101      	movs	r1, #1
 8004dde:	441a      	add	r2, r3
 8004de0:	4650      	mov	r0, sl
 8004de2:	4499      	add	r9, r3
 8004de4:	9205      	str	r2, [sp, #20]
 8004de6:	f000 fd20 	bl	800582a <__i2b>
 8004dea:	4606      	mov	r6, r0
 8004dec:	e002      	b.n	8004df4 <_dtoa_r+0x724>
 8004dee:	9d07      	ldr	r5, [sp, #28]
 8004df0:	9e08      	ldr	r6, [sp, #32]
 8004df2:	464c      	mov	r4, r9
 8004df4:	b15c      	cbz	r4, 8004e0e <_dtoa_r+0x73e>
 8004df6:	9b05      	ldr	r3, [sp, #20]
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	dd08      	ble.n	8004e0e <_dtoa_r+0x73e>
 8004dfc:	42a3      	cmp	r3, r4
 8004dfe:	9a05      	ldr	r2, [sp, #20]
 8004e00:	bfa8      	it	ge
 8004e02:	4623      	movge	r3, r4
 8004e04:	ebc3 0909 	rsb	r9, r3, r9
 8004e08:	1ae4      	subs	r4, r4, r3
 8004e0a:	1ad3      	subs	r3, r2, r3
 8004e0c:	9305      	str	r3, [sp, #20]
 8004e0e:	9b07      	ldr	r3, [sp, #28]
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	dd1d      	ble.n	8004e50 <_dtoa_r+0x780>
 8004e14:	9b08      	ldr	r3, [sp, #32]
 8004e16:	b1ab      	cbz	r3, 8004e44 <_dtoa_r+0x774>
 8004e18:	b185      	cbz	r5, 8004e3c <_dtoa_r+0x76c>
 8004e1a:	4631      	mov	r1, r6
 8004e1c:	462a      	mov	r2, r5
 8004e1e:	4650      	mov	r0, sl
 8004e20:	f000 fd9e 	bl	8005960 <__pow5mult>
 8004e24:	9a02      	ldr	r2, [sp, #8]
 8004e26:	4601      	mov	r1, r0
 8004e28:	4606      	mov	r6, r0
 8004e2a:	4650      	mov	r0, sl
 8004e2c:	f000 fd06 	bl	800583c <__multiply>
 8004e30:	9902      	ldr	r1, [sp, #8]
 8004e32:	4607      	mov	r7, r0
 8004e34:	4650      	mov	r0, sl
 8004e36:	f000 fc59 	bl	80056ec <_Bfree>
 8004e3a:	9702      	str	r7, [sp, #8]
 8004e3c:	9b07      	ldr	r3, [sp, #28]
 8004e3e:	1b5a      	subs	r2, r3, r5
 8004e40:	d006      	beq.n	8004e50 <_dtoa_r+0x780>
 8004e42:	e000      	b.n	8004e46 <_dtoa_r+0x776>
 8004e44:	9a07      	ldr	r2, [sp, #28]
 8004e46:	9902      	ldr	r1, [sp, #8]
 8004e48:	4650      	mov	r0, sl
 8004e4a:	f000 fd89 	bl	8005960 <__pow5mult>
 8004e4e:	9002      	str	r0, [sp, #8]
 8004e50:	2101      	movs	r1, #1
 8004e52:	4650      	mov	r0, sl
 8004e54:	f000 fce9 	bl	800582a <__i2b>
 8004e58:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004e5a:	4605      	mov	r5, r0
 8004e5c:	b35b      	cbz	r3, 8004eb6 <_dtoa_r+0x7e6>
 8004e5e:	461a      	mov	r2, r3
 8004e60:	4601      	mov	r1, r0
 8004e62:	4650      	mov	r0, sl
 8004e64:	f000 fd7c 	bl	8005960 <__pow5mult>
 8004e68:	9b06      	ldr	r3, [sp, #24]
 8004e6a:	2b01      	cmp	r3, #1
 8004e6c:	4605      	mov	r5, r0
 8004e6e:	dc18      	bgt.n	8004ea2 <_dtoa_r+0x7d2>
 8004e70:	9b00      	ldr	r3, [sp, #0]
 8004e72:	b983      	cbnz	r3, 8004e96 <_dtoa_r+0x7c6>
 8004e74:	9b01      	ldr	r3, [sp, #4]
 8004e76:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004e7a:	b973      	cbnz	r3, 8004e9a <_dtoa_r+0x7ca>
 8004e7c:	9b01      	ldr	r3, [sp, #4]
 8004e7e:	f023 4700 	bic.w	r7, r3, #2147483648	; 0x80000000
 8004e82:	0d3f      	lsrs	r7, r7, #20
 8004e84:	053f      	lsls	r7, r7, #20
 8004e86:	b14f      	cbz	r7, 8004e9c <_dtoa_r+0x7cc>
 8004e88:	9b05      	ldr	r3, [sp, #20]
 8004e8a:	3301      	adds	r3, #1
 8004e8c:	f109 0901 	add.w	r9, r9, #1
 8004e90:	9305      	str	r3, [sp, #20]
 8004e92:	2701      	movs	r7, #1
 8004e94:	e002      	b.n	8004e9c <_dtoa_r+0x7cc>
 8004e96:	2700      	movs	r7, #0
 8004e98:	e000      	b.n	8004e9c <_dtoa_r+0x7cc>
 8004e9a:	9f00      	ldr	r7, [sp, #0]
 8004e9c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004e9e:	b173      	cbz	r3, 8004ebe <_dtoa_r+0x7ee>
 8004ea0:	e000      	b.n	8004ea4 <_dtoa_r+0x7d4>
 8004ea2:	2700      	movs	r7, #0
 8004ea4:	692b      	ldr	r3, [r5, #16]
 8004ea6:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8004eaa:	6918      	ldr	r0, [r3, #16]
 8004eac:	f000 fc70 	bl	8005790 <__hi0bits>
 8004eb0:	f1c0 0020 	rsb	r0, r0, #32
 8004eb4:	e004      	b.n	8004ec0 <_dtoa_r+0x7f0>
 8004eb6:	9b06      	ldr	r3, [sp, #24]
 8004eb8:	2b01      	cmp	r3, #1
 8004eba:	ddd9      	ble.n	8004e70 <_dtoa_r+0x7a0>
 8004ebc:	9f0c      	ldr	r7, [sp, #48]	; 0x30
 8004ebe:	2001      	movs	r0, #1
 8004ec0:	9b05      	ldr	r3, [sp, #20]
 8004ec2:	4418      	add	r0, r3
 8004ec4:	f010 001f 	ands.w	r0, r0, #31
 8004ec8:	d00e      	beq.n	8004ee8 <_dtoa_r+0x818>
 8004eca:	f1c0 0320 	rsb	r3, r0, #32
 8004ece:	2b04      	cmp	r3, #4
 8004ed0:	dd08      	ble.n	8004ee4 <_dtoa_r+0x814>
 8004ed2:	f1c0 001c 	rsb	r0, r0, #28
 8004ed6:	e008      	b.n	8004eea <_dtoa_r+0x81a>
 8004ed8:	080064f0 	.word	0x080064f0
 8004edc:	40140000 	.word	0x40140000
 8004ee0:	40240000 	.word	0x40240000
 8004ee4:	d006      	beq.n	8004ef4 <_dtoa_r+0x824>
 8004ee6:	4618      	mov	r0, r3
 8004ee8:	301c      	adds	r0, #28
 8004eea:	9b05      	ldr	r3, [sp, #20]
 8004eec:	4403      	add	r3, r0
 8004eee:	4481      	add	r9, r0
 8004ef0:	4404      	add	r4, r0
 8004ef2:	9305      	str	r3, [sp, #20]
 8004ef4:	f1b9 0f00 	cmp.w	r9, #0
 8004ef8:	dd05      	ble.n	8004f06 <_dtoa_r+0x836>
 8004efa:	464a      	mov	r2, r9
 8004efc:	9902      	ldr	r1, [sp, #8]
 8004efe:	4650      	mov	r0, sl
 8004f00:	f000 fd7c 	bl	80059fc <__lshift>
 8004f04:	9002      	str	r0, [sp, #8]
 8004f06:	9b05      	ldr	r3, [sp, #20]
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	dd05      	ble.n	8004f18 <_dtoa_r+0x848>
 8004f0c:	4629      	mov	r1, r5
 8004f0e:	461a      	mov	r2, r3
 8004f10:	4650      	mov	r0, sl
 8004f12:	f000 fd73 	bl	80059fc <__lshift>
 8004f16:	4605      	mov	r5, r0
 8004f18:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004f1a:	b1eb      	cbz	r3, 8004f58 <_dtoa_r+0x888>
 8004f1c:	4629      	mov	r1, r5
 8004f1e:	9802      	ldr	r0, [sp, #8]
 8004f20:	f000 fdbd 	bl	8005a9e <__mcmp>
 8004f24:	2800      	cmp	r0, #0
 8004f26:	da17      	bge.n	8004f58 <_dtoa_r+0x888>
 8004f28:	2300      	movs	r3, #0
 8004f2a:	220a      	movs	r2, #10
 8004f2c:	9902      	ldr	r1, [sp, #8]
 8004f2e:	4650      	mov	r0, sl
 8004f30:	f000 fbf3 	bl	800571a <__multadd>
 8004f34:	9b08      	ldr	r3, [sp, #32]
 8004f36:	9002      	str	r0, [sp, #8]
 8004f38:	f10b 3bff 	add.w	fp, fp, #4294967295
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	f000 8158 	beq.w	80051f2 <_dtoa_r+0xb22>
 8004f42:	2300      	movs	r3, #0
 8004f44:	4631      	mov	r1, r6
 8004f46:	220a      	movs	r2, #10
 8004f48:	4650      	mov	r0, sl
 8004f4a:	f000 fbe6 	bl	800571a <__multadd>
 8004f4e:	9b03      	ldr	r3, [sp, #12]
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	4606      	mov	r6, r0
 8004f54:	dc37      	bgt.n	8004fc6 <_dtoa_r+0x8f6>
 8004f56:	e033      	b.n	8004fc0 <_dtoa_r+0x8f0>
 8004f58:	f1b8 0f00 	cmp.w	r8, #0
 8004f5c:	dc2a      	bgt.n	8004fb4 <_dtoa_r+0x8e4>
 8004f5e:	9b06      	ldr	r3, [sp, #24]
 8004f60:	2b02      	cmp	r3, #2
 8004f62:	dd27      	ble.n	8004fb4 <_dtoa_r+0x8e4>
 8004f64:	f8cd 800c 	str.w	r8, [sp, #12]
 8004f68:	9b03      	ldr	r3, [sp, #12]
 8004f6a:	b983      	cbnz	r3, 8004f8e <_dtoa_r+0x8be>
 8004f6c:	4629      	mov	r1, r5
 8004f6e:	2205      	movs	r2, #5
 8004f70:	4650      	mov	r0, sl
 8004f72:	f000 fbd2 	bl	800571a <__multadd>
 8004f76:	4601      	mov	r1, r0
 8004f78:	4605      	mov	r5, r0
 8004f7a:	9802      	ldr	r0, [sp, #8]
 8004f7c:	f000 fd8f 	bl	8005a9e <__mcmp>
 8004f80:	2800      	cmp	r0, #0
 8004f82:	dc0d      	bgt.n	8004fa0 <_dtoa_r+0x8d0>
 8004f84:	e003      	b.n	8004f8e <_dtoa_r+0x8be>
 8004f86:	463d      	mov	r5, r7
 8004f88:	e000      	b.n	8004f8c <_dtoa_r+0x8bc>
 8004f8a:	2500      	movs	r5, #0
 8004f8c:	462e      	mov	r6, r5
 8004f8e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004f90:	9c04      	ldr	r4, [sp, #16]
 8004f92:	ea6f 0b03 	mvn.w	fp, r3
 8004f96:	e00a      	b.n	8004fae <_dtoa_r+0x8de>
 8004f98:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
 8004f9c:	463d      	mov	r5, r7
 8004f9e:	463e      	mov	r6, r7
 8004fa0:	9b04      	ldr	r3, [sp, #16]
 8004fa2:	9a04      	ldr	r2, [sp, #16]
 8004fa4:	1c5c      	adds	r4, r3, #1
 8004fa6:	2331      	movs	r3, #49	; 0x31
 8004fa8:	7013      	strb	r3, [r2, #0]
 8004faa:	f10b 0b01 	add.w	fp, fp, #1
 8004fae:	46b0      	mov	r8, r6
 8004fb0:	2600      	movs	r6, #0
 8004fb2:	e0f7      	b.n	80051a4 <_dtoa_r+0xad4>
 8004fb4:	9b08      	ldr	r3, [sp, #32]
 8004fb6:	f8cd 800c 	str.w	r8, [sp, #12]
 8004fba:	b923      	cbnz	r3, 8004fc6 <_dtoa_r+0x8f6>
 8004fbc:	9c04      	ldr	r4, [sp, #16]
 8004fbe:	e0b1      	b.n	8005124 <_dtoa_r+0xa54>
 8004fc0:	9b06      	ldr	r3, [sp, #24]
 8004fc2:	2b02      	cmp	r3, #2
 8004fc4:	dcd0      	bgt.n	8004f68 <_dtoa_r+0x898>
 8004fc6:	2c00      	cmp	r4, #0
 8004fc8:	dd05      	ble.n	8004fd6 <_dtoa_r+0x906>
 8004fca:	4631      	mov	r1, r6
 8004fcc:	4622      	mov	r2, r4
 8004fce:	4650      	mov	r0, sl
 8004fd0:	f000 fd14 	bl	80059fc <__lshift>
 8004fd4:	4606      	mov	r6, r0
 8004fd6:	b19f      	cbz	r7, 8005000 <_dtoa_r+0x930>
 8004fd8:	6871      	ldr	r1, [r6, #4]
 8004fda:	4650      	mov	r0, sl
 8004fdc:	f000 fb51 	bl	8005682 <_Balloc>
 8004fe0:	6932      	ldr	r2, [r6, #16]
 8004fe2:	3202      	adds	r2, #2
 8004fe4:	4604      	mov	r4, r0
 8004fe6:	0092      	lsls	r2, r2, #2
 8004fe8:	f106 010c 	add.w	r1, r6, #12
 8004fec:	300c      	adds	r0, #12
 8004fee:	f000 fb3b 	bl	8005668 <memcpy>
 8004ff2:	2201      	movs	r2, #1
 8004ff4:	4621      	mov	r1, r4
 8004ff6:	4650      	mov	r0, sl
 8004ff8:	f000 fd00 	bl	80059fc <__lshift>
 8004ffc:	4680      	mov	r8, r0
 8004ffe:	e000      	b.n	8005002 <_dtoa_r+0x932>
 8005000:	46b0      	mov	r8, r6
 8005002:	9b00      	ldr	r3, [sp, #0]
 8005004:	f8dd 9010 	ldr.w	r9, [sp, #16]
 8005008:	f003 0301 	and.w	r3, r3, #1
 800500c:	9305      	str	r3, [sp, #20]
 800500e:	4629      	mov	r1, r5
 8005010:	9802      	ldr	r0, [sp, #8]
 8005012:	f7ff facb 	bl	80045ac <quorem>
 8005016:	4631      	mov	r1, r6
 8005018:	4604      	mov	r4, r0
 800501a:	f100 0730 	add.w	r7, r0, #48	; 0x30
 800501e:	9802      	ldr	r0, [sp, #8]
 8005020:	f000 fd3d 	bl	8005a9e <__mcmp>
 8005024:	4642      	mov	r2, r8
 8005026:	9000      	str	r0, [sp, #0]
 8005028:	4629      	mov	r1, r5
 800502a:	4650      	mov	r0, sl
 800502c:	f000 fd53 	bl	8005ad6 <__mdiff>
 8005030:	68c3      	ldr	r3, [r0, #12]
 8005032:	4602      	mov	r2, r0
 8005034:	b93b      	cbnz	r3, 8005046 <_dtoa_r+0x976>
 8005036:	4601      	mov	r1, r0
 8005038:	9007      	str	r0, [sp, #28]
 800503a:	9802      	ldr	r0, [sp, #8]
 800503c:	f000 fd2f 	bl	8005a9e <__mcmp>
 8005040:	9a07      	ldr	r2, [sp, #28]
 8005042:	4603      	mov	r3, r0
 8005044:	e000      	b.n	8005048 <_dtoa_r+0x978>
 8005046:	2301      	movs	r3, #1
 8005048:	4611      	mov	r1, r2
 800504a:	4650      	mov	r0, sl
 800504c:	9307      	str	r3, [sp, #28]
 800504e:	f000 fb4d 	bl	80056ec <_Bfree>
 8005052:	9b07      	ldr	r3, [sp, #28]
 8005054:	b94b      	cbnz	r3, 800506a <_dtoa_r+0x99a>
 8005056:	9a06      	ldr	r2, [sp, #24]
 8005058:	b93a      	cbnz	r2, 800506a <_dtoa_r+0x99a>
 800505a:	9a05      	ldr	r2, [sp, #20]
 800505c:	b92a      	cbnz	r2, 800506a <_dtoa_r+0x99a>
 800505e:	2f39      	cmp	r7, #57	; 0x39
 8005060:	d028      	beq.n	80050b4 <_dtoa_r+0x9e4>
 8005062:	9b00      	ldr	r3, [sp, #0]
 8005064:	2b00      	cmp	r3, #0
 8005066:	dc1a      	bgt.n	800509e <_dtoa_r+0x9ce>
 8005068:	e01b      	b.n	80050a2 <_dtoa_r+0x9d2>
 800506a:	9a00      	ldr	r2, [sp, #0]
 800506c:	2a00      	cmp	r2, #0
 800506e:	db04      	blt.n	800507a <_dtoa_r+0x9aa>
 8005070:	d11a      	bne.n	80050a8 <_dtoa_r+0x9d8>
 8005072:	9a06      	ldr	r2, [sp, #24]
 8005074:	b9c2      	cbnz	r2, 80050a8 <_dtoa_r+0x9d8>
 8005076:	9a05      	ldr	r2, [sp, #20]
 8005078:	b9b2      	cbnz	r2, 80050a8 <_dtoa_r+0x9d8>
 800507a:	2b00      	cmp	r3, #0
 800507c:	dd11      	ble.n	80050a2 <_dtoa_r+0x9d2>
 800507e:	2201      	movs	r2, #1
 8005080:	9902      	ldr	r1, [sp, #8]
 8005082:	4650      	mov	r0, sl
 8005084:	f000 fcba 	bl	80059fc <__lshift>
 8005088:	4629      	mov	r1, r5
 800508a:	9002      	str	r0, [sp, #8]
 800508c:	f000 fd07 	bl	8005a9e <__mcmp>
 8005090:	2800      	cmp	r0, #0
 8005092:	dc02      	bgt.n	800509a <_dtoa_r+0x9ca>
 8005094:	d105      	bne.n	80050a2 <_dtoa_r+0x9d2>
 8005096:	07fa      	lsls	r2, r7, #31
 8005098:	d503      	bpl.n	80050a2 <_dtoa_r+0x9d2>
 800509a:	2f39      	cmp	r7, #57	; 0x39
 800509c:	d00a      	beq.n	80050b4 <_dtoa_r+0x9e4>
 800509e:	f104 0731 	add.w	r7, r4, #49	; 0x31
 80050a2:	f109 0401 	add.w	r4, r9, #1
 80050a6:	e00c      	b.n	80050c2 <_dtoa_r+0x9f2>
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	f109 0401 	add.w	r4, r9, #1
 80050ae:	dd0b      	ble.n	80050c8 <_dtoa_r+0x9f8>
 80050b0:	2f39      	cmp	r7, #57	; 0x39
 80050b2:	d105      	bne.n	80050c0 <_dtoa_r+0x9f0>
 80050b4:	2339      	movs	r3, #57	; 0x39
 80050b6:	f889 3000 	strb.w	r3, [r9]
 80050ba:	f109 0901 	add.w	r9, r9, #1
 80050be:	e054      	b.n	800516a <_dtoa_r+0xa9a>
 80050c0:	3701      	adds	r7, #1
 80050c2:	f889 7000 	strb.w	r7, [r9]
 80050c6:	e06d      	b.n	80051a4 <_dtoa_r+0xad4>
 80050c8:	9b04      	ldr	r3, [sp, #16]
 80050ca:	9a03      	ldr	r2, [sp, #12]
 80050cc:	f804 7c01 	strb.w	r7, [r4, #-1]
 80050d0:	1ae3      	subs	r3, r4, r3
 80050d2:	4293      	cmp	r3, r2
 80050d4:	46a1      	mov	r9, r4
 80050d6:	d03a      	beq.n	800514e <_dtoa_r+0xa7e>
 80050d8:	2300      	movs	r3, #0
 80050da:	220a      	movs	r2, #10
 80050dc:	9902      	ldr	r1, [sp, #8]
 80050de:	4650      	mov	r0, sl
 80050e0:	f000 fb1b 	bl	800571a <__multadd>
 80050e4:	4546      	cmp	r6, r8
 80050e6:	9002      	str	r0, [sp, #8]
 80050e8:	f04f 0300 	mov.w	r3, #0
 80050ec:	f04f 020a 	mov.w	r2, #10
 80050f0:	4631      	mov	r1, r6
 80050f2:	4650      	mov	r0, sl
 80050f4:	d104      	bne.n	8005100 <_dtoa_r+0xa30>
 80050f6:	f000 fb10 	bl	800571a <__multadd>
 80050fa:	4606      	mov	r6, r0
 80050fc:	4680      	mov	r8, r0
 80050fe:	e786      	b.n	800500e <_dtoa_r+0x93e>
 8005100:	f000 fb0b 	bl	800571a <__multadd>
 8005104:	4641      	mov	r1, r8
 8005106:	4606      	mov	r6, r0
 8005108:	2300      	movs	r3, #0
 800510a:	220a      	movs	r2, #10
 800510c:	4650      	mov	r0, sl
 800510e:	f000 fb04 	bl	800571a <__multadd>
 8005112:	4680      	mov	r8, r0
 8005114:	e77b      	b.n	800500e <_dtoa_r+0x93e>
 8005116:	2300      	movs	r3, #0
 8005118:	220a      	movs	r2, #10
 800511a:	9902      	ldr	r1, [sp, #8]
 800511c:	4650      	mov	r0, sl
 800511e:	f000 fafc 	bl	800571a <__multadd>
 8005122:	9002      	str	r0, [sp, #8]
 8005124:	4629      	mov	r1, r5
 8005126:	9802      	ldr	r0, [sp, #8]
 8005128:	f7ff fa40 	bl	80045ac <quorem>
 800512c:	f100 0730 	add.w	r7, r0, #48	; 0x30
 8005130:	f804 7b01 	strb.w	r7, [r4], #1
 8005134:	9b04      	ldr	r3, [sp, #16]
 8005136:	9a03      	ldr	r2, [sp, #12]
 8005138:	1ae3      	subs	r3, r4, r3
 800513a:	4293      	cmp	r3, r2
 800513c:	dbeb      	blt.n	8005116 <_dtoa_r+0xa46>
 800513e:	9b04      	ldr	r3, [sp, #16]
 8005140:	2a01      	cmp	r2, #1
 8005142:	bfac      	ite	ge
 8005144:	189b      	addge	r3, r3, r2
 8005146:	3301      	addlt	r3, #1
 8005148:	46b0      	mov	r8, r6
 800514a:	4699      	mov	r9, r3
 800514c:	2600      	movs	r6, #0
 800514e:	2201      	movs	r2, #1
 8005150:	9902      	ldr	r1, [sp, #8]
 8005152:	4650      	mov	r0, sl
 8005154:	f000 fc52 	bl	80059fc <__lshift>
 8005158:	4629      	mov	r1, r5
 800515a:	9002      	str	r0, [sp, #8]
 800515c:	f000 fc9f 	bl	8005a9e <__mcmp>
 8005160:	2800      	cmp	r0, #0
 8005162:	dc02      	bgt.n	800516a <_dtoa_r+0xa9a>
 8005164:	d115      	bne.n	8005192 <_dtoa_r+0xac2>
 8005166:	07fb      	lsls	r3, r7, #31
 8005168:	d513      	bpl.n	8005192 <_dtoa_r+0xac2>
 800516a:	464c      	mov	r4, r9
 800516c:	f814 3c01 	ldrb.w	r3, [r4, #-1]
 8005170:	2b39      	cmp	r3, #57	; 0x39
 8005172:	f104 32ff 	add.w	r2, r4, #4294967295
 8005176:	d109      	bne.n	800518c <_dtoa_r+0xabc>
 8005178:	9b04      	ldr	r3, [sp, #16]
 800517a:	4293      	cmp	r3, r2
 800517c:	d104      	bne.n	8005188 <_dtoa_r+0xab8>
 800517e:	f10b 0b01 	add.w	fp, fp, #1
 8005182:	2331      	movs	r3, #49	; 0x31
 8005184:	9a04      	ldr	r2, [sp, #16]
 8005186:	e002      	b.n	800518e <_dtoa_r+0xabe>
 8005188:	4614      	mov	r4, r2
 800518a:	e7ef      	b.n	800516c <_dtoa_r+0xa9c>
 800518c:	3301      	adds	r3, #1
 800518e:	7013      	strb	r3, [r2, #0]
 8005190:	e008      	b.n	80051a4 <_dtoa_r+0xad4>
 8005192:	464c      	mov	r4, r9
 8005194:	f814 3c01 	ldrb.w	r3, [r4, #-1]
 8005198:	2b30      	cmp	r3, #48	; 0x30
 800519a:	f104 32ff 	add.w	r2, r4, #4294967295
 800519e:	d101      	bne.n	80051a4 <_dtoa_r+0xad4>
 80051a0:	4614      	mov	r4, r2
 80051a2:	e7f7      	b.n	8005194 <_dtoa_r+0xac4>
 80051a4:	4629      	mov	r1, r5
 80051a6:	4650      	mov	r0, sl
 80051a8:	f000 faa0 	bl	80056ec <_Bfree>
 80051ac:	f1b8 0f00 	cmp.w	r8, #0
 80051b0:	d00d      	beq.n	80051ce <_dtoa_r+0xafe>
 80051b2:	b12e      	cbz	r6, 80051c0 <_dtoa_r+0xaf0>
 80051b4:	4546      	cmp	r6, r8
 80051b6:	d003      	beq.n	80051c0 <_dtoa_r+0xaf0>
 80051b8:	4631      	mov	r1, r6
 80051ba:	4650      	mov	r0, sl
 80051bc:	f000 fa96 	bl	80056ec <_Bfree>
 80051c0:	4641      	mov	r1, r8
 80051c2:	4650      	mov	r0, sl
 80051c4:	f000 fa92 	bl	80056ec <_Bfree>
 80051c8:	e001      	b.n	80051ce <_dtoa_r+0xafe>
 80051ca:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
 80051ce:	9902      	ldr	r1, [sp, #8]
 80051d0:	4650      	mov	r0, sl
 80051d2:	f000 fa8b 	bl	80056ec <_Bfree>
 80051d6:	2300      	movs	r3, #0
 80051d8:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80051da:	7023      	strb	r3, [r4, #0]
 80051dc:	f10b 0301 	add.w	r3, fp, #1
 80051e0:	6013      	str	r3, [r2, #0]
 80051e2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80051e4:	b11b      	cbz	r3, 80051ee <_dtoa_r+0xb1e>
 80051e6:	601c      	str	r4, [r3, #0]
 80051e8:	e001      	b.n	80051ee <_dtoa_r+0xb1e>
 80051ea:	4808      	ldr	r0, [pc, #32]	; (800520c <_dtoa_r+0xb3c>)
 80051ec:	e00a      	b.n	8005204 <_dtoa_r+0xb34>
 80051ee:	9804      	ldr	r0, [sp, #16]
 80051f0:	e008      	b.n	8005204 <_dtoa_r+0xb34>
 80051f2:	9b03      	ldr	r3, [sp, #12]
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	f73f aee1 	bgt.w	8004fbc <_dtoa_r+0x8ec>
 80051fa:	9b06      	ldr	r3, [sp, #24]
 80051fc:	2b02      	cmp	r3, #2
 80051fe:	f77f aedd 	ble.w	8004fbc <_dtoa_r+0x8ec>
 8005202:	e6b1      	b.n	8004f68 <_dtoa_r+0x898>
 8005204:	b017      	add	sp, #92	; 0x5c
 8005206:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800520a:	bf00      	nop
 800520c:	080064c6 	.word	0x080064c6

08005210 <_localeconv_r>:
 8005210:	4800      	ldr	r0, [pc, #0]	; (8005214 <_localeconv_r+0x4>)
 8005212:	4770      	bx	lr
 8005214:	200000f8 	.word	0x200000f8

08005218 <malloc>:
 8005218:	4b02      	ldr	r3, [pc, #8]	; (8005224 <malloc+0xc>)
 800521a:	4601      	mov	r1, r0
 800521c:	6818      	ldr	r0, [r3, #0]
 800521e:	f000 b803 	b.w	8005228 <_malloc_r>
 8005222:	bf00      	nop
 8005224:	200000f4 	.word	0x200000f4

08005228 <_malloc_r>:
 8005228:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800522c:	f101 040b 	add.w	r4, r1, #11
 8005230:	2c16      	cmp	r4, #22
 8005232:	b085      	sub	sp, #20
 8005234:	4681      	mov	r9, r0
 8005236:	d903      	bls.n	8005240 <_malloc_r+0x18>
 8005238:	f034 0407 	bics.w	r4, r4, #7
 800523c:	d501      	bpl.n	8005242 <_malloc_r+0x1a>
 800523e:	e002      	b.n	8005246 <_malloc_r+0x1e>
 8005240:	2410      	movs	r4, #16
 8005242:	428c      	cmp	r4, r1
 8005244:	d203      	bcs.n	800524e <_malloc_r+0x26>
 8005246:	230c      	movs	r3, #12
 8005248:	f8c9 3000 	str.w	r3, [r9]
 800524c:	e1ea      	b.n	8005624 <_malloc_r+0x3fc>
 800524e:	4648      	mov	r0, r9
 8005250:	f000 fa15 	bl	800567e <__malloc_lock>
 8005254:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
 8005258:	4d9e      	ldr	r5, [pc, #632]	; (80054d4 <_malloc_r+0x2ac>)
 800525a:	d217      	bcs.n	800528c <_malloc_r+0x64>
 800525c:	f104 0208 	add.w	r2, r4, #8
 8005260:	442a      	add	r2, r5
 8005262:	f1a2 0108 	sub.w	r1, r2, #8
 8005266:	6856      	ldr	r6, [r2, #4]
 8005268:	428e      	cmp	r6, r1
 800526a:	ea4f 03d4 	mov.w	r3, r4, lsr #3
 800526e:	d102      	bne.n	8005276 <_malloc_r+0x4e>
 8005270:	68d6      	ldr	r6, [r2, #12]
 8005272:	42b2      	cmp	r2, r6
 8005274:	d008      	beq.n	8005288 <_malloc_r+0x60>
 8005276:	6873      	ldr	r3, [r6, #4]
 8005278:	68f2      	ldr	r2, [r6, #12]
 800527a:	68b1      	ldr	r1, [r6, #8]
 800527c:	f023 0303 	bic.w	r3, r3, #3
 8005280:	60ca      	str	r2, [r1, #12]
 8005282:	4433      	add	r3, r6
 8005284:	6091      	str	r1, [r2, #8]
 8005286:	e02f      	b.n	80052e8 <_malloc_r+0xc0>
 8005288:	3302      	adds	r3, #2
 800528a:	e03d      	b.n	8005308 <_malloc_r+0xe0>
 800528c:	0a63      	lsrs	r3, r4, #9
 800528e:	d01a      	beq.n	80052c6 <_malloc_r+0x9e>
 8005290:	2b04      	cmp	r3, #4
 8005292:	d802      	bhi.n	800529a <_malloc_r+0x72>
 8005294:	09a3      	lsrs	r3, r4, #6
 8005296:	3338      	adds	r3, #56	; 0x38
 8005298:	e018      	b.n	80052cc <_malloc_r+0xa4>
 800529a:	2b14      	cmp	r3, #20
 800529c:	d801      	bhi.n	80052a2 <_malloc_r+0x7a>
 800529e:	335b      	adds	r3, #91	; 0x5b
 80052a0:	e014      	b.n	80052cc <_malloc_r+0xa4>
 80052a2:	2b54      	cmp	r3, #84	; 0x54
 80052a4:	d802      	bhi.n	80052ac <_malloc_r+0x84>
 80052a6:	0b23      	lsrs	r3, r4, #12
 80052a8:	336e      	adds	r3, #110	; 0x6e
 80052aa:	e00f      	b.n	80052cc <_malloc_r+0xa4>
 80052ac:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 80052b0:	d802      	bhi.n	80052b8 <_malloc_r+0x90>
 80052b2:	0be3      	lsrs	r3, r4, #15
 80052b4:	3377      	adds	r3, #119	; 0x77
 80052b6:	e009      	b.n	80052cc <_malloc_r+0xa4>
 80052b8:	f240 5254 	movw	r2, #1364	; 0x554
 80052bc:	4293      	cmp	r3, r2
 80052be:	d804      	bhi.n	80052ca <_malloc_r+0xa2>
 80052c0:	0ca3      	lsrs	r3, r4, #18
 80052c2:	337c      	adds	r3, #124	; 0x7c
 80052c4:	e002      	b.n	80052cc <_malloc_r+0xa4>
 80052c6:	233f      	movs	r3, #63	; 0x3f
 80052c8:	e000      	b.n	80052cc <_malloc_r+0xa4>
 80052ca:	237e      	movs	r3, #126	; 0x7e
 80052cc:	1c5a      	adds	r2, r3, #1
 80052ce:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 80052d2:	f1a2 0008 	sub.w	r0, r2, #8
 80052d6:	6856      	ldr	r6, [r2, #4]
 80052d8:	e00c      	b.n	80052f4 <_malloc_r+0xcc>
 80052da:	2900      	cmp	r1, #0
 80052dc:	68f1      	ldr	r1, [r6, #12]
 80052de:	db08      	blt.n	80052f2 <_malloc_r+0xca>
 80052e0:	68b3      	ldr	r3, [r6, #8]
 80052e2:	60d9      	str	r1, [r3, #12]
 80052e4:	608b      	str	r3, [r1, #8]
 80052e6:	18b3      	adds	r3, r6, r2
 80052e8:	685a      	ldr	r2, [r3, #4]
 80052ea:	f042 0201 	orr.w	r2, r2, #1
 80052ee:	605a      	str	r2, [r3, #4]
 80052f0:	e1a3      	b.n	800563a <_malloc_r+0x412>
 80052f2:	460e      	mov	r6, r1
 80052f4:	4286      	cmp	r6, r0
 80052f6:	d006      	beq.n	8005306 <_malloc_r+0xde>
 80052f8:	6872      	ldr	r2, [r6, #4]
 80052fa:	f022 0203 	bic.w	r2, r2, #3
 80052fe:	1b11      	subs	r1, r2, r4
 8005300:	290f      	cmp	r1, #15
 8005302:	ddea      	ble.n	80052da <_malloc_r+0xb2>
 8005304:	3b01      	subs	r3, #1
 8005306:	3301      	adds	r3, #1
 8005308:	4a72      	ldr	r2, [pc, #456]	; (80054d4 <_malloc_r+0x2ac>)
 800530a:	692e      	ldr	r6, [r5, #16]
 800530c:	f102 0708 	add.w	r7, r2, #8
 8005310:	42be      	cmp	r6, r7
 8005312:	4639      	mov	r1, r7
 8005314:	d079      	beq.n	800540a <_malloc_r+0x1e2>
 8005316:	6870      	ldr	r0, [r6, #4]
 8005318:	f020 0003 	bic.w	r0, r0, #3
 800531c:	ebc4 0e00 	rsb	lr, r4, r0
 8005320:	f1be 0f0f 	cmp.w	lr, #15
 8005324:	dd0d      	ble.n	8005342 <_malloc_r+0x11a>
 8005326:	1933      	adds	r3, r6, r4
 8005328:	f044 0401 	orr.w	r4, r4, #1
 800532c:	6074      	str	r4, [r6, #4]
 800532e:	6153      	str	r3, [r2, #20]
 8005330:	6113      	str	r3, [r2, #16]
 8005332:	f04e 0201 	orr.w	r2, lr, #1
 8005336:	60df      	str	r7, [r3, #12]
 8005338:	609f      	str	r7, [r3, #8]
 800533a:	605a      	str	r2, [r3, #4]
 800533c:	f843 e00e 	str.w	lr, [r3, lr]
 8005340:	e17b      	b.n	800563a <_malloc_r+0x412>
 8005342:	f1be 0f00 	cmp.w	lr, #0
 8005346:	6157      	str	r7, [r2, #20]
 8005348:	6117      	str	r7, [r2, #16]
 800534a:	db05      	blt.n	8005358 <_malloc_r+0x130>
 800534c:	4430      	add	r0, r6
 800534e:	6843      	ldr	r3, [r0, #4]
 8005350:	f043 0301 	orr.w	r3, r3, #1
 8005354:	6043      	str	r3, [r0, #4]
 8005356:	e170      	b.n	800563a <_malloc_r+0x412>
 8005358:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 800535c:	d215      	bcs.n	800538a <_malloc_r+0x162>
 800535e:	08c0      	lsrs	r0, r0, #3
 8005360:	ea4f 0ea0 	mov.w	lr, r0, asr #2
 8005364:	2701      	movs	r7, #1
 8005366:	fa07 fe0e 	lsl.w	lr, r7, lr
 800536a:	6857      	ldr	r7, [r2, #4]
 800536c:	3001      	adds	r0, #1
 800536e:	ea4e 0707 	orr.w	r7, lr, r7
 8005372:	6057      	str	r7, [r2, #4]
 8005374:	eb02 07c0 	add.w	r7, r2, r0, lsl #3
 8005378:	f852 e030 	ldr.w	lr, [r2, r0, lsl #3]
 800537c:	f8c6 e008 	str.w	lr, [r6, #8]
 8005380:	3f08      	subs	r7, #8
 8005382:	60f7      	str	r7, [r6, #12]
 8005384:	f842 6030 	str.w	r6, [r2, r0, lsl #3]
 8005388:	e03d      	b.n	8005406 <_malloc_r+0x1de>
 800538a:	0a42      	lsrs	r2, r0, #9
 800538c:	2a04      	cmp	r2, #4
 800538e:	d802      	bhi.n	8005396 <_malloc_r+0x16e>
 8005390:	0982      	lsrs	r2, r0, #6
 8005392:	3238      	adds	r2, #56	; 0x38
 8005394:	e015      	b.n	80053c2 <_malloc_r+0x19a>
 8005396:	2a14      	cmp	r2, #20
 8005398:	d801      	bhi.n	800539e <_malloc_r+0x176>
 800539a:	325b      	adds	r2, #91	; 0x5b
 800539c:	e011      	b.n	80053c2 <_malloc_r+0x19a>
 800539e:	2a54      	cmp	r2, #84	; 0x54
 80053a0:	d802      	bhi.n	80053a8 <_malloc_r+0x180>
 80053a2:	0b02      	lsrs	r2, r0, #12
 80053a4:	326e      	adds	r2, #110	; 0x6e
 80053a6:	e00c      	b.n	80053c2 <_malloc_r+0x19a>
 80053a8:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 80053ac:	d802      	bhi.n	80053b4 <_malloc_r+0x18c>
 80053ae:	0bc2      	lsrs	r2, r0, #15
 80053b0:	3277      	adds	r2, #119	; 0x77
 80053b2:	e006      	b.n	80053c2 <_malloc_r+0x19a>
 80053b4:	f240 5754 	movw	r7, #1364	; 0x554
 80053b8:	42ba      	cmp	r2, r7
 80053ba:	bf9a      	itte	ls
 80053bc:	0c82      	lsrls	r2, r0, #18
 80053be:	327c      	addls	r2, #124	; 0x7c
 80053c0:	227e      	movhi	r2, #126	; 0x7e
 80053c2:	1c57      	adds	r7, r2, #1
 80053c4:	eb05 0ec2 	add.w	lr, r5, r2, lsl #3
 80053c8:	f855 7037 	ldr.w	r7, [r5, r7, lsl #3]
 80053cc:	f8df c104 	ldr.w	ip, [pc, #260]	; 80054d4 <_malloc_r+0x2ac>
 80053d0:	45be      	cmp	lr, r7
 80053d2:	d10d      	bne.n	80053f0 <_malloc_r+0x1c8>
 80053d4:	2001      	movs	r0, #1
 80053d6:	1092      	asrs	r2, r2, #2
 80053d8:	fa00 f202 	lsl.w	r2, r0, r2
 80053dc:	f8dc 0004 	ldr.w	r0, [ip, #4]
 80053e0:	4310      	orrs	r0, r2
 80053e2:	f8cc 0004 	str.w	r0, [ip, #4]
 80053e6:	4672      	mov	r2, lr
 80053e8:	e009      	b.n	80053fe <_malloc_r+0x1d6>
 80053ea:	68bf      	ldr	r7, [r7, #8]
 80053ec:	45be      	cmp	lr, r7
 80053ee:	d004      	beq.n	80053fa <_malloc_r+0x1d2>
 80053f0:	687a      	ldr	r2, [r7, #4]
 80053f2:	f022 0203 	bic.w	r2, r2, #3
 80053f6:	4290      	cmp	r0, r2
 80053f8:	d3f7      	bcc.n	80053ea <_malloc_r+0x1c2>
 80053fa:	68fa      	ldr	r2, [r7, #12]
 80053fc:	46be      	mov	lr, r7
 80053fe:	60f2      	str	r2, [r6, #12]
 8005400:	f8c6 e008 	str.w	lr, [r6, #8]
 8005404:	6096      	str	r6, [r2, #8]
 8005406:	f8ce 600c 	str.w	r6, [lr, #12]
 800540a:	2001      	movs	r0, #1
 800540c:	109a      	asrs	r2, r3, #2
 800540e:	fa00 f202 	lsl.w	r2, r0, r2
 8005412:	6868      	ldr	r0, [r5, #4]
 8005414:	4282      	cmp	r2, r0
 8005416:	d85f      	bhi.n	80054d8 <_malloc_r+0x2b0>
 8005418:	4202      	tst	r2, r0
 800541a:	d106      	bne.n	800542a <_malloc_r+0x202>
 800541c:	f023 0303 	bic.w	r3, r3, #3
 8005420:	0052      	lsls	r2, r2, #1
 8005422:	4202      	tst	r2, r0
 8005424:	f103 0304 	add.w	r3, r3, #4
 8005428:	d0fa      	beq.n	8005420 <_malloc_r+0x1f8>
 800542a:	eb05 08c3 	add.w	r8, r5, r3, lsl #3
 800542e:	46c2      	mov	sl, r8
 8005430:	469c      	mov	ip, r3
 8005432:	f8da 600c 	ldr.w	r6, [sl, #12]
 8005436:	4556      	cmp	r6, sl
 8005438:	d02c      	beq.n	8005494 <_malloc_r+0x26c>
 800543a:	6870      	ldr	r0, [r6, #4]
 800543c:	68f7      	ldr	r7, [r6, #12]
 800543e:	f020 0003 	bic.w	r0, r0, #3
 8005442:	ebc4 0e00 	rsb	lr, r4, r0
 8005446:	f1be 0f0f 	cmp.w	lr, #15
 800544a:	dd11      	ble.n	8005470 <_malloc_r+0x248>
 800544c:	1933      	adds	r3, r6, r4
 800544e:	f044 0401 	orr.w	r4, r4, #1
 8005452:	6074      	str	r4, [r6, #4]
 8005454:	f856 2f08 	ldr.w	r2, [r6, #8]!
 8005458:	60d7      	str	r7, [r2, #12]
 800545a:	60ba      	str	r2, [r7, #8]
 800545c:	f04e 0201 	orr.w	r2, lr, #1
 8005460:	616b      	str	r3, [r5, #20]
 8005462:	612b      	str	r3, [r5, #16]
 8005464:	60d9      	str	r1, [r3, #12]
 8005466:	6099      	str	r1, [r3, #8]
 8005468:	605a      	str	r2, [r3, #4]
 800546a:	f843 e00e 	str.w	lr, [r3, lr]
 800546e:	e00b      	b.n	8005488 <_malloc_r+0x260>
 8005470:	f1be 0f00 	cmp.w	lr, #0
 8005474:	db0c      	blt.n	8005490 <_malloc_r+0x268>
 8005476:	1833      	adds	r3, r6, r0
 8005478:	685a      	ldr	r2, [r3, #4]
 800547a:	f042 0201 	orr.w	r2, r2, #1
 800547e:	605a      	str	r2, [r3, #4]
 8005480:	f856 3f08 	ldr.w	r3, [r6, #8]!
 8005484:	60df      	str	r7, [r3, #12]
 8005486:	60bb      	str	r3, [r7, #8]
 8005488:	4648      	mov	r0, r9
 800548a:	f000 f8f9 	bl	8005680 <__malloc_unlock>
 800548e:	e0d8      	b.n	8005642 <_malloc_r+0x41a>
 8005490:	463e      	mov	r6, r7
 8005492:	e7d0      	b.n	8005436 <_malloc_r+0x20e>
 8005494:	f10c 0c01 	add.w	ip, ip, #1
 8005498:	f01c 0f03 	tst.w	ip, #3
 800549c:	f10a 0a08 	add.w	sl, sl, #8
 80054a0:	d1c7      	bne.n	8005432 <_malloc_r+0x20a>
 80054a2:	0798      	lsls	r0, r3, #30
 80054a4:	d104      	bne.n	80054b0 <_malloc_r+0x288>
 80054a6:	686b      	ldr	r3, [r5, #4]
 80054a8:	ea23 0302 	bic.w	r3, r3, r2
 80054ac:	606b      	str	r3, [r5, #4]
 80054ae:	e005      	b.n	80054bc <_malloc_r+0x294>
 80054b0:	f858 0908 	ldr.w	r0, [r8], #-8
 80054b4:	4580      	cmp	r8, r0
 80054b6:	f103 33ff 	add.w	r3, r3, #4294967295
 80054ba:	d0f2      	beq.n	80054a2 <_malloc_r+0x27a>
 80054bc:	6868      	ldr	r0, [r5, #4]
 80054be:	0052      	lsls	r2, r2, #1
 80054c0:	4282      	cmp	r2, r0
 80054c2:	d809      	bhi.n	80054d8 <_malloc_r+0x2b0>
 80054c4:	b142      	cbz	r2, 80054d8 <_malloc_r+0x2b0>
 80054c6:	4663      	mov	r3, ip
 80054c8:	4202      	tst	r2, r0
 80054ca:	d1ae      	bne.n	800542a <_malloc_r+0x202>
 80054cc:	3304      	adds	r3, #4
 80054ce:	0052      	lsls	r2, r2, #1
 80054d0:	e7fa      	b.n	80054c8 <_malloc_r+0x2a0>
 80054d2:	bf00      	nop
 80054d4:	20000130 	.word	0x20000130
 80054d8:	f8d5 b008 	ldr.w	fp, [r5, #8]
 80054dc:	f8db 6004 	ldr.w	r6, [fp, #4]
 80054e0:	f026 0603 	bic.w	r6, r6, #3
 80054e4:	42b4      	cmp	r4, r6
 80054e6:	d803      	bhi.n	80054f0 <_malloc_r+0x2c8>
 80054e8:	1b33      	subs	r3, r6, r4
 80054ea:	2b0f      	cmp	r3, #15
 80054ec:	f300 809c 	bgt.w	8005628 <_malloc_r+0x400>
 80054f0:	4a56      	ldr	r2, [pc, #344]	; (800564c <_malloc_r+0x424>)
 80054f2:	4957      	ldr	r1, [pc, #348]	; (8005650 <_malloc_r+0x428>)
 80054f4:	6812      	ldr	r2, [r2, #0]
 80054f6:	6808      	ldr	r0, [r1, #0]
 80054f8:	9101      	str	r1, [sp, #4]
 80054fa:	f102 0810 	add.w	r8, r2, #16
 80054fe:	4a55      	ldr	r2, [pc, #340]	; (8005654 <_malloc_r+0x42c>)
 8005500:	9203      	str	r2, [sp, #12]
 8005502:	3001      	adds	r0, #1
 8005504:	bf18      	it	ne
 8005506:	f102 31ff 	addne.w	r1, r2, #4294967295
 800550a:	44a0      	add	r8, r4
 800550c:	bf1e      	ittt	ne
 800550e:	4488      	addne	r8, r1
 8005510:	4251      	negne	r1, r2
 8005512:	ea01 0808 	andne.w	r8, r1, r8
 8005516:	eb0b 0306 	add.w	r3, fp, r6
 800551a:	4641      	mov	r1, r8
 800551c:	4648      	mov	r0, r9
 800551e:	9302      	str	r3, [sp, #8]
 8005520:	f000 fb86 	bl	8005c30 <_sbrk_r>
 8005524:	1c42      	adds	r2, r0, #1
 8005526:	4607      	mov	r7, r0
 8005528:	d06f      	beq.n	800560a <_malloc_r+0x3e2>
 800552a:	9b02      	ldr	r3, [sp, #8]
 800552c:	9a03      	ldr	r2, [sp, #12]
 800552e:	4283      	cmp	r3, r0
 8005530:	d901      	bls.n	8005536 <_malloc_r+0x30e>
 8005532:	45ab      	cmp	fp, r5
 8005534:	d169      	bne.n	800560a <_malloc_r+0x3e2>
 8005536:	f8df a128 	ldr.w	sl, [pc, #296]	; 8005660 <_malloc_r+0x438>
 800553a:	f8df c128 	ldr.w	ip, [pc, #296]	; 8005664 <_malloc_r+0x43c>
 800553e:	f8da 0000 	ldr.w	r0, [sl]
 8005542:	42bb      	cmp	r3, r7
 8005544:	4440      	add	r0, r8
 8005546:	f8ca 0000 	str.w	r0, [sl]
 800554a:	d108      	bne.n	800555e <_malloc_r+0x336>
 800554c:	ea13 0f0c 	tst.w	r3, ip
 8005550:	d105      	bne.n	800555e <_malloc_r+0x336>
 8005552:	68ab      	ldr	r3, [r5, #8]
 8005554:	4446      	add	r6, r8
 8005556:	f046 0601 	orr.w	r6, r6, #1
 800555a:	605e      	str	r6, [r3, #4]
 800555c:	e049      	b.n	80055f2 <_malloc_r+0x3ca>
 800555e:	9901      	ldr	r1, [sp, #4]
 8005560:	f8d1 e000 	ldr.w	lr, [r1]
 8005564:	f1be 3fff 	cmp.w	lr, #4294967295
 8005568:	bf15      	itete	ne
 800556a:	1afb      	subne	r3, r7, r3
 800556c:	4b38      	ldreq	r3, [pc, #224]	; (8005650 <_malloc_r+0x428>)
 800556e:	181b      	addne	r3, r3, r0
 8005570:	601f      	streq	r7, [r3, #0]
 8005572:	bf18      	it	ne
 8005574:	f8ca 3000 	strne.w	r3, [sl]
 8005578:	f017 0307 	ands.w	r3, r7, #7
 800557c:	bf1c      	itt	ne
 800557e:	f1c3 0308 	rsbne	r3, r3, #8
 8005582:	18ff      	addne	r7, r7, r3
 8005584:	44b8      	add	r8, r7
 8005586:	441a      	add	r2, r3
 8005588:	ea08 080c 	and.w	r8, r8, ip
 800558c:	ebc8 0802 	rsb	r8, r8, r2
 8005590:	4641      	mov	r1, r8
 8005592:	4648      	mov	r0, r9
 8005594:	f000 fb4c 	bl	8005c30 <_sbrk_r>
 8005598:	1c43      	adds	r3, r0, #1
 800559a:	bf04      	itt	eq
 800559c:	4638      	moveq	r0, r7
 800559e:	f04f 0800 	moveq.w	r8, #0
 80055a2:	f8da 3000 	ldr.w	r3, [sl]
 80055a6:	60af      	str	r7, [r5, #8]
 80055a8:	1bc2      	subs	r2, r0, r7
 80055aa:	4442      	add	r2, r8
 80055ac:	4443      	add	r3, r8
 80055ae:	f042 0201 	orr.w	r2, r2, #1
 80055b2:	45ab      	cmp	fp, r5
 80055b4:	f8ca 3000 	str.w	r3, [sl]
 80055b8:	607a      	str	r2, [r7, #4]
 80055ba:	d01a      	beq.n	80055f2 <_malloc_r+0x3ca>
 80055bc:	2e0f      	cmp	r6, #15
 80055be:	d802      	bhi.n	80055c6 <_malloc_r+0x39e>
 80055c0:	2301      	movs	r3, #1
 80055c2:	607b      	str	r3, [r7, #4]
 80055c4:	e021      	b.n	800560a <_malloc_r+0x3e2>
 80055c6:	f8db 3004 	ldr.w	r3, [fp, #4]
 80055ca:	3e0c      	subs	r6, #12
 80055cc:	f026 0607 	bic.w	r6, r6, #7
 80055d0:	f003 0301 	and.w	r3, r3, #1
 80055d4:	4333      	orrs	r3, r6
 80055d6:	f8cb 3004 	str.w	r3, [fp, #4]
 80055da:	eb0b 0306 	add.w	r3, fp, r6
 80055de:	2205      	movs	r2, #5
 80055e0:	2e0f      	cmp	r6, #15
 80055e2:	605a      	str	r2, [r3, #4]
 80055e4:	609a      	str	r2, [r3, #8]
 80055e6:	d904      	bls.n	80055f2 <_malloc_r+0x3ca>
 80055e8:	f10b 0108 	add.w	r1, fp, #8
 80055ec:	4648      	mov	r0, r9
 80055ee:	f000 fc31 	bl	8005e54 <_free_r>
 80055f2:	4a19      	ldr	r2, [pc, #100]	; (8005658 <_malloc_r+0x430>)
 80055f4:	f8da 3000 	ldr.w	r3, [sl]
 80055f8:	6811      	ldr	r1, [r2, #0]
 80055fa:	428b      	cmp	r3, r1
 80055fc:	bf88      	it	hi
 80055fe:	6013      	strhi	r3, [r2, #0]
 8005600:	4a16      	ldr	r2, [pc, #88]	; (800565c <_malloc_r+0x434>)
 8005602:	6811      	ldr	r1, [r2, #0]
 8005604:	428b      	cmp	r3, r1
 8005606:	bf88      	it	hi
 8005608:	6013      	strhi	r3, [r2, #0]
 800560a:	68ab      	ldr	r3, [r5, #8]
 800560c:	685a      	ldr	r2, [r3, #4]
 800560e:	f022 0203 	bic.w	r2, r2, #3
 8005612:	4294      	cmp	r4, r2
 8005614:	eba2 0304 	sub.w	r3, r2, r4
 8005618:	d801      	bhi.n	800561e <_malloc_r+0x3f6>
 800561a:	2b0f      	cmp	r3, #15
 800561c:	dc04      	bgt.n	8005628 <_malloc_r+0x400>
 800561e:	4648      	mov	r0, r9
 8005620:	f000 f82e 	bl	8005680 <__malloc_unlock>
 8005624:	2600      	movs	r6, #0
 8005626:	e00c      	b.n	8005642 <_malloc_r+0x41a>
 8005628:	68ae      	ldr	r6, [r5, #8]
 800562a:	f044 0201 	orr.w	r2, r4, #1
 800562e:	4434      	add	r4, r6
 8005630:	f043 0301 	orr.w	r3, r3, #1
 8005634:	6072      	str	r2, [r6, #4]
 8005636:	60ac      	str	r4, [r5, #8]
 8005638:	6063      	str	r3, [r4, #4]
 800563a:	4648      	mov	r0, r9
 800563c:	f000 f820 	bl	8005680 <__malloc_unlock>
 8005640:	3608      	adds	r6, #8
 8005642:	4630      	mov	r0, r6
 8005644:	b005      	add	sp, #20
 8005646:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800564a:	bf00      	nop
 800564c:	20000564 	.word	0x20000564
 8005650:	2000053c 	.word	0x2000053c
 8005654:	00000080 	.word	0x00000080
 8005658:	20000560 	.word	0x20000560
 800565c:	2000055c 	.word	0x2000055c
 8005660:	20000568 	.word	0x20000568
 8005664:	0000007f 	.word	0x0000007f

08005668 <memcpy>:
 8005668:	b510      	push	{r4, lr}
 800566a:	1e43      	subs	r3, r0, #1
 800566c:	440a      	add	r2, r1
 800566e:	4291      	cmp	r1, r2
 8005670:	d004      	beq.n	800567c <memcpy+0x14>
 8005672:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005676:	f803 4f01 	strb.w	r4, [r3, #1]!
 800567a:	e7f8      	b.n	800566e <memcpy+0x6>
 800567c:	bd10      	pop	{r4, pc}

0800567e <__malloc_lock>:
 800567e:	4770      	bx	lr

08005680 <__malloc_unlock>:
 8005680:	4770      	bx	lr

08005682 <_Balloc>:
 8005682:	b570      	push	{r4, r5, r6, lr}
 8005684:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8005686:	4604      	mov	r4, r0
 8005688:	460e      	mov	r6, r1
 800568a:	b93d      	cbnz	r5, 800569c <_Balloc+0x1a>
 800568c:	2010      	movs	r0, #16
 800568e:	f7ff fdc3 	bl	8005218 <malloc>
 8005692:	6260      	str	r0, [r4, #36]	; 0x24
 8005694:	6045      	str	r5, [r0, #4]
 8005696:	6085      	str	r5, [r0, #8]
 8005698:	6005      	str	r5, [r0, #0]
 800569a:	60c5      	str	r5, [r0, #12]
 800569c:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800569e:	68eb      	ldr	r3, [r5, #12]
 80056a0:	b143      	cbz	r3, 80056b4 <_Balloc+0x32>
 80056a2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80056a4:	68db      	ldr	r3, [r3, #12]
 80056a6:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 80056aa:	b178      	cbz	r0, 80056cc <_Balloc+0x4a>
 80056ac:	6802      	ldr	r2, [r0, #0]
 80056ae:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 80056b2:	e017      	b.n	80056e4 <_Balloc+0x62>
 80056b4:	2221      	movs	r2, #33	; 0x21
 80056b6:	2104      	movs	r1, #4
 80056b8:	4620      	mov	r0, r4
 80056ba:	f000 fb48 	bl	8005d4e <_calloc_r>
 80056be:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80056c0:	60e8      	str	r0, [r5, #12]
 80056c2:	68db      	ldr	r3, [r3, #12]
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	d1ec      	bne.n	80056a2 <_Balloc+0x20>
 80056c8:	2000      	movs	r0, #0
 80056ca:	bd70      	pop	{r4, r5, r6, pc}
 80056cc:	2101      	movs	r1, #1
 80056ce:	fa01 f506 	lsl.w	r5, r1, r6
 80056d2:	1d6a      	adds	r2, r5, #5
 80056d4:	0092      	lsls	r2, r2, #2
 80056d6:	4620      	mov	r0, r4
 80056d8:	f000 fb39 	bl	8005d4e <_calloc_r>
 80056dc:	2800      	cmp	r0, #0
 80056de:	d0f3      	beq.n	80056c8 <_Balloc+0x46>
 80056e0:	6046      	str	r6, [r0, #4]
 80056e2:	6085      	str	r5, [r0, #8]
 80056e4:	2300      	movs	r3, #0
 80056e6:	6103      	str	r3, [r0, #16]
 80056e8:	60c3      	str	r3, [r0, #12]
 80056ea:	bd70      	pop	{r4, r5, r6, pc}

080056ec <_Bfree>:
 80056ec:	b570      	push	{r4, r5, r6, lr}
 80056ee:	6a44      	ldr	r4, [r0, #36]	; 0x24
 80056f0:	4606      	mov	r6, r0
 80056f2:	460d      	mov	r5, r1
 80056f4:	b93c      	cbnz	r4, 8005706 <_Bfree+0x1a>
 80056f6:	2010      	movs	r0, #16
 80056f8:	f7ff fd8e 	bl	8005218 <malloc>
 80056fc:	6270      	str	r0, [r6, #36]	; 0x24
 80056fe:	6044      	str	r4, [r0, #4]
 8005700:	6084      	str	r4, [r0, #8]
 8005702:	6004      	str	r4, [r0, #0]
 8005704:	60c4      	str	r4, [r0, #12]
 8005706:	b13d      	cbz	r5, 8005718 <_Bfree+0x2c>
 8005708:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800570a:	686a      	ldr	r2, [r5, #4]
 800570c:	68db      	ldr	r3, [r3, #12]
 800570e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005712:	6029      	str	r1, [r5, #0]
 8005714:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8005718:	bd70      	pop	{r4, r5, r6, pc}

0800571a <__multadd>:
 800571a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800571e:	690d      	ldr	r5, [r1, #16]
 8005720:	461f      	mov	r7, r3
 8005722:	4606      	mov	r6, r0
 8005724:	460c      	mov	r4, r1
 8005726:	f101 0e14 	add.w	lr, r1, #20
 800572a:	2300      	movs	r3, #0
 800572c:	f8de 0000 	ldr.w	r0, [lr]
 8005730:	b281      	uxth	r1, r0
 8005732:	fb02 7101 	mla	r1, r2, r1, r7
 8005736:	0c0f      	lsrs	r7, r1, #16
 8005738:	0c00      	lsrs	r0, r0, #16
 800573a:	fb02 7000 	mla	r0, r2, r0, r7
 800573e:	b289      	uxth	r1, r1
 8005740:	3301      	adds	r3, #1
 8005742:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8005746:	429d      	cmp	r5, r3
 8005748:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800574c:	f84e 1b04 	str.w	r1, [lr], #4
 8005750:	dcec      	bgt.n	800572c <__multadd+0x12>
 8005752:	b1d7      	cbz	r7, 800578a <__multadd+0x70>
 8005754:	68a3      	ldr	r3, [r4, #8]
 8005756:	429d      	cmp	r5, r3
 8005758:	db12      	blt.n	8005780 <__multadd+0x66>
 800575a:	6861      	ldr	r1, [r4, #4]
 800575c:	4630      	mov	r0, r6
 800575e:	3101      	adds	r1, #1
 8005760:	f7ff ff8f 	bl	8005682 <_Balloc>
 8005764:	6922      	ldr	r2, [r4, #16]
 8005766:	3202      	adds	r2, #2
 8005768:	f104 010c 	add.w	r1, r4, #12
 800576c:	4680      	mov	r8, r0
 800576e:	0092      	lsls	r2, r2, #2
 8005770:	300c      	adds	r0, #12
 8005772:	f7ff ff79 	bl	8005668 <memcpy>
 8005776:	4621      	mov	r1, r4
 8005778:	4630      	mov	r0, r6
 800577a:	f7ff ffb7 	bl	80056ec <_Bfree>
 800577e:	4644      	mov	r4, r8
 8005780:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8005784:	3501      	adds	r5, #1
 8005786:	615f      	str	r7, [r3, #20]
 8005788:	6125      	str	r5, [r4, #16]
 800578a:	4620      	mov	r0, r4
 800578c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08005790 <__hi0bits>:
 8005790:	0c03      	lsrs	r3, r0, #16
 8005792:	041b      	lsls	r3, r3, #16
 8005794:	b913      	cbnz	r3, 800579c <__hi0bits+0xc>
 8005796:	0400      	lsls	r0, r0, #16
 8005798:	2310      	movs	r3, #16
 800579a:	e000      	b.n	800579e <__hi0bits+0xe>
 800579c:	2300      	movs	r3, #0
 800579e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80057a2:	bf04      	itt	eq
 80057a4:	0200      	lsleq	r0, r0, #8
 80057a6:	3308      	addeq	r3, #8
 80057a8:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80057ac:	bf04      	itt	eq
 80057ae:	0100      	lsleq	r0, r0, #4
 80057b0:	3304      	addeq	r3, #4
 80057b2:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80057b6:	bf04      	itt	eq
 80057b8:	0080      	lsleq	r0, r0, #2
 80057ba:	3302      	addeq	r3, #2
 80057bc:	2800      	cmp	r0, #0
 80057be:	db03      	blt.n	80057c8 <__hi0bits+0x38>
 80057c0:	0042      	lsls	r2, r0, #1
 80057c2:	d503      	bpl.n	80057cc <__hi0bits+0x3c>
 80057c4:	1c58      	adds	r0, r3, #1
 80057c6:	4770      	bx	lr
 80057c8:	4618      	mov	r0, r3
 80057ca:	4770      	bx	lr
 80057cc:	2020      	movs	r0, #32
 80057ce:	4770      	bx	lr

080057d0 <__lo0bits>:
 80057d0:	6803      	ldr	r3, [r0, #0]
 80057d2:	f013 0207 	ands.w	r2, r3, #7
 80057d6:	d00b      	beq.n	80057f0 <__lo0bits+0x20>
 80057d8:	07d9      	lsls	r1, r3, #31
 80057da:	d422      	bmi.n	8005822 <__lo0bits+0x52>
 80057dc:	079a      	lsls	r2, r3, #30
 80057de:	bf4b      	itete	mi
 80057e0:	085b      	lsrmi	r3, r3, #1
 80057e2:	089b      	lsrpl	r3, r3, #2
 80057e4:	6003      	strmi	r3, [r0, #0]
 80057e6:	6003      	strpl	r3, [r0, #0]
 80057e8:	bf4c      	ite	mi
 80057ea:	2001      	movmi	r0, #1
 80057ec:	2002      	movpl	r0, #2
 80057ee:	4770      	bx	lr
 80057f0:	b299      	uxth	r1, r3
 80057f2:	b909      	cbnz	r1, 80057f8 <__lo0bits+0x28>
 80057f4:	0c1b      	lsrs	r3, r3, #16
 80057f6:	2210      	movs	r2, #16
 80057f8:	f013 0fff 	tst.w	r3, #255	; 0xff
 80057fc:	bf04      	itt	eq
 80057fe:	0a1b      	lsreq	r3, r3, #8
 8005800:	3208      	addeq	r2, #8
 8005802:	0719      	lsls	r1, r3, #28
 8005804:	bf04      	itt	eq
 8005806:	091b      	lsreq	r3, r3, #4
 8005808:	3204      	addeq	r2, #4
 800580a:	0799      	lsls	r1, r3, #30
 800580c:	bf04      	itt	eq
 800580e:	089b      	lsreq	r3, r3, #2
 8005810:	3202      	addeq	r2, #2
 8005812:	07d9      	lsls	r1, r3, #31
 8005814:	d402      	bmi.n	800581c <__lo0bits+0x4c>
 8005816:	085b      	lsrs	r3, r3, #1
 8005818:	d005      	beq.n	8005826 <__lo0bits+0x56>
 800581a:	3201      	adds	r2, #1
 800581c:	6003      	str	r3, [r0, #0]
 800581e:	4610      	mov	r0, r2
 8005820:	4770      	bx	lr
 8005822:	2000      	movs	r0, #0
 8005824:	4770      	bx	lr
 8005826:	2020      	movs	r0, #32
 8005828:	4770      	bx	lr

0800582a <__i2b>:
 800582a:	b510      	push	{r4, lr}
 800582c:	460c      	mov	r4, r1
 800582e:	2101      	movs	r1, #1
 8005830:	f7ff ff27 	bl	8005682 <_Balloc>
 8005834:	2201      	movs	r2, #1
 8005836:	6144      	str	r4, [r0, #20]
 8005838:	6102      	str	r2, [r0, #16]
 800583a:	bd10      	pop	{r4, pc}

0800583c <__multiply>:
 800583c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005840:	4614      	mov	r4, r2
 8005842:	690a      	ldr	r2, [r1, #16]
 8005844:	6923      	ldr	r3, [r4, #16]
 8005846:	429a      	cmp	r2, r3
 8005848:	bfb8      	it	lt
 800584a:	460b      	movlt	r3, r1
 800584c:	4688      	mov	r8, r1
 800584e:	bfbc      	itt	lt
 8005850:	46a0      	movlt	r8, r4
 8005852:	461c      	movlt	r4, r3
 8005854:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8005858:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800585c:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8005860:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8005864:	eb07 0609 	add.w	r6, r7, r9
 8005868:	429e      	cmp	r6, r3
 800586a:	bfc8      	it	gt
 800586c:	3101      	addgt	r1, #1
 800586e:	f7ff ff08 	bl	8005682 <_Balloc>
 8005872:	f100 0514 	add.w	r5, r0, #20
 8005876:	eb05 0c86 	add.w	ip, r5, r6, lsl #2
 800587a:	462b      	mov	r3, r5
 800587c:	2200      	movs	r2, #0
 800587e:	4563      	cmp	r3, ip
 8005880:	d202      	bcs.n	8005888 <__multiply+0x4c>
 8005882:	f843 2b04 	str.w	r2, [r3], #4
 8005886:	e7fa      	b.n	800587e <__multiply+0x42>
 8005888:	f104 0214 	add.w	r2, r4, #20
 800588c:	f108 0114 	add.w	r1, r8, #20
 8005890:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8005894:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8005898:	9300      	str	r3, [sp, #0]
 800589a:	9b00      	ldr	r3, [sp, #0]
 800589c:	9201      	str	r2, [sp, #4]
 800589e:	4293      	cmp	r3, r2
 80058a0:	d957      	bls.n	8005952 <__multiply+0x116>
 80058a2:	f8b2 b000 	ldrh.w	fp, [r2]
 80058a6:	f1bb 0f00 	cmp.w	fp, #0
 80058aa:	d023      	beq.n	80058f4 <__multiply+0xb8>
 80058ac:	4689      	mov	r9, r1
 80058ae:	46ae      	mov	lr, r5
 80058b0:	f04f 0800 	mov.w	r8, #0
 80058b4:	f859 4b04 	ldr.w	r4, [r9], #4
 80058b8:	f8be a000 	ldrh.w	sl, [lr]
 80058bc:	b2a3      	uxth	r3, r4
 80058be:	fb0b a303 	mla	r3, fp, r3, sl
 80058c2:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 80058c6:	f8de 4000 	ldr.w	r4, [lr]
 80058ca:	4443      	add	r3, r8
 80058cc:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80058d0:	fb0b 840a 	mla	r4, fp, sl, r8
 80058d4:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 80058d8:	46f2      	mov	sl, lr
 80058da:	b29b      	uxth	r3, r3
 80058dc:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80058e0:	454f      	cmp	r7, r9
 80058e2:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80058e6:	f84a 3b04 	str.w	r3, [sl], #4
 80058ea:	d901      	bls.n	80058f0 <__multiply+0xb4>
 80058ec:	46d6      	mov	lr, sl
 80058ee:	e7e1      	b.n	80058b4 <__multiply+0x78>
 80058f0:	f8ce 8004 	str.w	r8, [lr, #4]
 80058f4:	9b01      	ldr	r3, [sp, #4]
 80058f6:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 80058fa:	3204      	adds	r2, #4
 80058fc:	f1ba 0f00 	cmp.w	sl, #0
 8005900:	d021      	beq.n	8005946 <__multiply+0x10a>
 8005902:	682b      	ldr	r3, [r5, #0]
 8005904:	462c      	mov	r4, r5
 8005906:	4689      	mov	r9, r1
 8005908:	f04f 0800 	mov.w	r8, #0
 800590c:	f8b9 e000 	ldrh.w	lr, [r9]
 8005910:	f8b4 b002 	ldrh.w	fp, [r4, #2]
 8005914:	fb0a be0e 	mla	lr, sl, lr, fp
 8005918:	44f0      	add	r8, lr
 800591a:	46a3      	mov	fp, r4
 800591c:	b29b      	uxth	r3, r3
 800591e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8005922:	f84b 3b04 	str.w	r3, [fp], #4
 8005926:	f859 3b04 	ldr.w	r3, [r9], #4
 800592a:	f8b4 e004 	ldrh.w	lr, [r4, #4]
 800592e:	0c1b      	lsrs	r3, r3, #16
 8005930:	fb0a e303 	mla	r3, sl, r3, lr
 8005934:	eb03 4318 	add.w	r3, r3, r8, lsr #16
 8005938:	454f      	cmp	r7, r9
 800593a:	ea4f 4813 	mov.w	r8, r3, lsr #16
 800593e:	d901      	bls.n	8005944 <__multiply+0x108>
 8005940:	465c      	mov	r4, fp
 8005942:	e7e3      	b.n	800590c <__multiply+0xd0>
 8005944:	6063      	str	r3, [r4, #4]
 8005946:	3504      	adds	r5, #4
 8005948:	e7a7      	b.n	800589a <__multiply+0x5e>
 800594a:	f85c 3d04 	ldr.w	r3, [ip, #-4]!
 800594e:	b913      	cbnz	r3, 8005956 <__multiply+0x11a>
 8005950:	3e01      	subs	r6, #1
 8005952:	2e00      	cmp	r6, #0
 8005954:	dcf9      	bgt.n	800594a <__multiply+0x10e>
 8005956:	6106      	str	r6, [r0, #16]
 8005958:	b003      	add	sp, #12
 800595a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

08005960 <__pow5mult>:
 8005960:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005964:	4615      	mov	r5, r2
 8005966:	f012 0203 	ands.w	r2, r2, #3
 800596a:	4606      	mov	r6, r0
 800596c:	460f      	mov	r7, r1
 800596e:	d007      	beq.n	8005980 <__pow5mult+0x20>
 8005970:	3a01      	subs	r2, #1
 8005972:	4c21      	ldr	r4, [pc, #132]	; (80059f8 <__pow5mult+0x98>)
 8005974:	2300      	movs	r3, #0
 8005976:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800597a:	f7ff fece 	bl	800571a <__multadd>
 800597e:	4607      	mov	r7, r0
 8005980:	10ad      	asrs	r5, r5, #2
 8005982:	d036      	beq.n	80059f2 <__pow5mult+0x92>
 8005984:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8005986:	b93c      	cbnz	r4, 8005998 <__pow5mult+0x38>
 8005988:	2010      	movs	r0, #16
 800598a:	f7ff fc45 	bl	8005218 <malloc>
 800598e:	6270      	str	r0, [r6, #36]	; 0x24
 8005990:	6044      	str	r4, [r0, #4]
 8005992:	6084      	str	r4, [r0, #8]
 8005994:	6004      	str	r4, [r0, #0]
 8005996:	60c4      	str	r4, [r0, #12]
 8005998:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800599c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80059a0:	b94c      	cbnz	r4, 80059b6 <__pow5mult+0x56>
 80059a2:	f240 2171 	movw	r1, #625	; 0x271
 80059a6:	4630      	mov	r0, r6
 80059a8:	f7ff ff3f 	bl	800582a <__i2b>
 80059ac:	2300      	movs	r3, #0
 80059ae:	f8c8 0008 	str.w	r0, [r8, #8]
 80059b2:	4604      	mov	r4, r0
 80059b4:	6003      	str	r3, [r0, #0]
 80059b6:	f04f 0800 	mov.w	r8, #0
 80059ba:	07eb      	lsls	r3, r5, #31
 80059bc:	d50a      	bpl.n	80059d4 <__pow5mult+0x74>
 80059be:	4639      	mov	r1, r7
 80059c0:	4622      	mov	r2, r4
 80059c2:	4630      	mov	r0, r6
 80059c4:	f7ff ff3a 	bl	800583c <__multiply>
 80059c8:	4639      	mov	r1, r7
 80059ca:	4681      	mov	r9, r0
 80059cc:	4630      	mov	r0, r6
 80059ce:	f7ff fe8d 	bl	80056ec <_Bfree>
 80059d2:	464f      	mov	r7, r9
 80059d4:	106d      	asrs	r5, r5, #1
 80059d6:	d00c      	beq.n	80059f2 <__pow5mult+0x92>
 80059d8:	6820      	ldr	r0, [r4, #0]
 80059da:	b108      	cbz	r0, 80059e0 <__pow5mult+0x80>
 80059dc:	4604      	mov	r4, r0
 80059de:	e7ec      	b.n	80059ba <__pow5mult+0x5a>
 80059e0:	4622      	mov	r2, r4
 80059e2:	4621      	mov	r1, r4
 80059e4:	4630      	mov	r0, r6
 80059e6:	f7ff ff29 	bl	800583c <__multiply>
 80059ea:	6020      	str	r0, [r4, #0]
 80059ec:	f8c0 8000 	str.w	r8, [r0]
 80059f0:	e7f4      	b.n	80059dc <__pow5mult+0x7c>
 80059f2:	4638      	mov	r0, r7
 80059f4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80059f8:	080065e0 	.word	0x080065e0

080059fc <__lshift>:
 80059fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005a00:	460c      	mov	r4, r1
 8005a02:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8005a06:	6926      	ldr	r6, [r4, #16]
 8005a08:	6849      	ldr	r1, [r1, #4]
 8005a0a:	68a3      	ldr	r3, [r4, #8]
 8005a0c:	4456      	add	r6, sl
 8005a0e:	4607      	mov	r7, r0
 8005a10:	4691      	mov	r9, r2
 8005a12:	1c75      	adds	r5, r6, #1
 8005a14:	42ab      	cmp	r3, r5
 8005a16:	da02      	bge.n	8005a1e <__lshift+0x22>
 8005a18:	3101      	adds	r1, #1
 8005a1a:	005b      	lsls	r3, r3, #1
 8005a1c:	e7fa      	b.n	8005a14 <__lshift+0x18>
 8005a1e:	4638      	mov	r0, r7
 8005a20:	f7ff fe2f 	bl	8005682 <_Balloc>
 8005a24:	2300      	movs	r3, #0
 8005a26:	4680      	mov	r8, r0
 8005a28:	f100 0114 	add.w	r1, r0, #20
 8005a2c:	461a      	mov	r2, r3
 8005a2e:	4553      	cmp	r3, sl
 8005a30:	da03      	bge.n	8005a3a <__lshift+0x3e>
 8005a32:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8005a36:	3301      	adds	r3, #1
 8005a38:	e7f9      	b.n	8005a2e <__lshift+0x32>
 8005a3a:	ea2a 73ea 	bic.w	r3, sl, sl, asr #31
 8005a3e:	6920      	ldr	r0, [r4, #16]
 8005a40:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 8005a44:	f019 091f 	ands.w	r9, r9, #31
 8005a48:	f104 0114 	add.w	r1, r4, #20
 8005a4c:	eb01 0e80 	add.w	lr, r1, r0, lsl #2
 8005a50:	d014      	beq.n	8005a7c <__lshift+0x80>
 8005a52:	f1c9 0c20 	rsb	ip, r9, #32
 8005a56:	2200      	movs	r2, #0
 8005a58:	6808      	ldr	r0, [r1, #0]
 8005a5a:	fa00 f009 	lsl.w	r0, r0, r9
 8005a5e:	4302      	orrs	r2, r0
 8005a60:	469a      	mov	sl, r3
 8005a62:	f843 2b04 	str.w	r2, [r3], #4
 8005a66:	f851 2b04 	ldr.w	r2, [r1], #4
 8005a6a:	458e      	cmp	lr, r1
 8005a6c:	fa22 f20c 	lsr.w	r2, r2, ip
 8005a70:	d8f2      	bhi.n	8005a58 <__lshift+0x5c>
 8005a72:	f8ca 2004 	str.w	r2, [sl, #4]
 8005a76:	b142      	cbz	r2, 8005a8a <__lshift+0x8e>
 8005a78:	1cb5      	adds	r5, r6, #2
 8005a7a:	e006      	b.n	8005a8a <__lshift+0x8e>
 8005a7c:	3b04      	subs	r3, #4
 8005a7e:	f851 2b04 	ldr.w	r2, [r1], #4
 8005a82:	f843 2f04 	str.w	r2, [r3, #4]!
 8005a86:	458e      	cmp	lr, r1
 8005a88:	d8f9      	bhi.n	8005a7e <__lshift+0x82>
 8005a8a:	3d01      	subs	r5, #1
 8005a8c:	4638      	mov	r0, r7
 8005a8e:	f8c8 5010 	str.w	r5, [r8, #16]
 8005a92:	4621      	mov	r1, r4
 8005a94:	f7ff fe2a 	bl	80056ec <_Bfree>
 8005a98:	4640      	mov	r0, r8
 8005a9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08005a9e <__mcmp>:
 8005a9e:	6903      	ldr	r3, [r0, #16]
 8005aa0:	690a      	ldr	r2, [r1, #16]
 8005aa2:	1a9b      	subs	r3, r3, r2
 8005aa4:	b510      	push	{r4, lr}
 8005aa6:	d111      	bne.n	8005acc <__mcmp+0x2e>
 8005aa8:	0092      	lsls	r2, r2, #2
 8005aaa:	3014      	adds	r0, #20
 8005aac:	3114      	adds	r1, #20
 8005aae:	1883      	adds	r3, r0, r2
 8005ab0:	440a      	add	r2, r1
 8005ab2:	f853 4d04 	ldr.w	r4, [r3, #-4]!
 8005ab6:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 8005aba:	428c      	cmp	r4, r1
 8005abc:	d002      	beq.n	8005ac4 <__mcmp+0x26>
 8005abe:	d307      	bcc.n	8005ad0 <__mcmp+0x32>
 8005ac0:	2001      	movs	r0, #1
 8005ac2:	bd10      	pop	{r4, pc}
 8005ac4:	4298      	cmp	r0, r3
 8005ac6:	d3f4      	bcc.n	8005ab2 <__mcmp+0x14>
 8005ac8:	2000      	movs	r0, #0
 8005aca:	bd10      	pop	{r4, pc}
 8005acc:	4618      	mov	r0, r3
 8005ace:	bd10      	pop	{r4, pc}
 8005ad0:	f04f 30ff 	mov.w	r0, #4294967295
 8005ad4:	bd10      	pop	{r4, pc}

08005ad6 <__mdiff>:
 8005ad6:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005ada:	460c      	mov	r4, r1
 8005adc:	4607      	mov	r7, r0
 8005ade:	4611      	mov	r1, r2
 8005ae0:	4620      	mov	r0, r4
 8005ae2:	4615      	mov	r5, r2
 8005ae4:	f7ff ffdb 	bl	8005a9e <__mcmp>
 8005ae8:	1e06      	subs	r6, r0, #0
 8005aea:	d108      	bne.n	8005afe <__mdiff+0x28>
 8005aec:	4631      	mov	r1, r6
 8005aee:	4638      	mov	r0, r7
 8005af0:	f7ff fdc7 	bl	8005682 <_Balloc>
 8005af4:	2301      	movs	r3, #1
 8005af6:	6103      	str	r3, [r0, #16]
 8005af8:	6146      	str	r6, [r0, #20]
 8005afa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005afe:	bfbc      	itt	lt
 8005b00:	4623      	movlt	r3, r4
 8005b02:	462c      	movlt	r4, r5
 8005b04:	4638      	mov	r0, r7
 8005b06:	6861      	ldr	r1, [r4, #4]
 8005b08:	bfba      	itte	lt
 8005b0a:	461d      	movlt	r5, r3
 8005b0c:	2601      	movlt	r6, #1
 8005b0e:	2600      	movge	r6, #0
 8005b10:	f7ff fdb7 	bl	8005682 <_Balloc>
 8005b14:	692b      	ldr	r3, [r5, #16]
 8005b16:	60c6      	str	r6, [r0, #12]
 8005b18:	6926      	ldr	r6, [r4, #16]
 8005b1a:	f105 0914 	add.w	r9, r5, #20
 8005b1e:	3414      	adds	r4, #20
 8005b20:	eb04 0786 	add.w	r7, r4, r6, lsl #2
 8005b24:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8005b28:	f100 0514 	add.w	r5, r0, #20
 8005b2c:	f04f 0c00 	mov.w	ip, #0
 8005b30:	f854 3b04 	ldr.w	r3, [r4], #4
 8005b34:	f859 2b04 	ldr.w	r2, [r9], #4
 8005b38:	fa1c f183 	uxtah	r1, ip, r3
 8005b3c:	fa1f fe82 	uxth.w	lr, r2
 8005b40:	0c12      	lsrs	r2, r2, #16
 8005b42:	ebce 0101 	rsb	r1, lr, r1
 8005b46:	ebc2 4313 	rsb	r3, r2, r3, lsr #16
 8005b4a:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8005b4e:	b289      	uxth	r1, r1
 8005b50:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8005b54:	45c8      	cmp	r8, r9
 8005b56:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8005b5a:	46a6      	mov	lr, r4
 8005b5c:	f845 3b04 	str.w	r3, [r5], #4
 8005b60:	d8e6      	bhi.n	8005b30 <__mdiff+0x5a>
 8005b62:	45be      	cmp	lr, r7
 8005b64:	d20e      	bcs.n	8005b84 <__mdiff+0xae>
 8005b66:	f85e 1b04 	ldr.w	r1, [lr], #4
 8005b6a:	fa1c f281 	uxtah	r2, ip, r1
 8005b6e:	1413      	asrs	r3, r2, #16
 8005b70:	eb03 4311 	add.w	r3, r3, r1, lsr #16
 8005b74:	b292      	uxth	r2, r2
 8005b76:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8005b7a:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8005b7e:	f845 2b04 	str.w	r2, [r5], #4
 8005b82:	e7ee      	b.n	8005b62 <__mdiff+0x8c>
 8005b84:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8005b88:	b90b      	cbnz	r3, 8005b8e <__mdiff+0xb8>
 8005b8a:	3e01      	subs	r6, #1
 8005b8c:	e7fa      	b.n	8005b84 <__mdiff+0xae>
 8005b8e:	6106      	str	r6, [r0, #16]
 8005b90:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08005b94 <__d2b>:
 8005b94:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8005b98:	460e      	mov	r6, r1
 8005b9a:	2101      	movs	r1, #1
 8005b9c:	ec59 8b10 	vmov	r8, r9, d0
 8005ba0:	4615      	mov	r5, r2
 8005ba2:	f7ff fd6e 	bl	8005682 <_Balloc>
 8005ba6:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8005baa:	4607      	mov	r7, r0
 8005bac:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8005bb0:	b10c      	cbz	r4, 8005bb6 <__d2b+0x22>
 8005bb2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005bb6:	9301      	str	r3, [sp, #4]
 8005bb8:	f1b8 0f00 	cmp.w	r8, #0
 8005bbc:	d019      	beq.n	8005bf2 <__d2b+0x5e>
 8005bbe:	a802      	add	r0, sp, #8
 8005bc0:	f840 8d08 	str.w	r8, [r0, #-8]!
 8005bc4:	f7ff fe04 	bl	80057d0 <__lo0bits>
 8005bc8:	9b00      	ldr	r3, [sp, #0]
 8005bca:	b148      	cbz	r0, 8005be0 <__d2b+0x4c>
 8005bcc:	9a01      	ldr	r2, [sp, #4]
 8005bce:	f1c0 0120 	rsb	r1, r0, #32
 8005bd2:	fa02 f101 	lsl.w	r1, r2, r1
 8005bd6:	430b      	orrs	r3, r1
 8005bd8:	40c2      	lsrs	r2, r0
 8005bda:	617b      	str	r3, [r7, #20]
 8005bdc:	9201      	str	r2, [sp, #4]
 8005bde:	e000      	b.n	8005be2 <__d2b+0x4e>
 8005be0:	617b      	str	r3, [r7, #20]
 8005be2:	9b01      	ldr	r3, [sp, #4]
 8005be4:	61bb      	str	r3, [r7, #24]
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	bf14      	ite	ne
 8005bea:	2102      	movne	r1, #2
 8005bec:	2101      	moveq	r1, #1
 8005bee:	6139      	str	r1, [r7, #16]
 8005bf0:	e007      	b.n	8005c02 <__d2b+0x6e>
 8005bf2:	a801      	add	r0, sp, #4
 8005bf4:	f7ff fdec 	bl	80057d0 <__lo0bits>
 8005bf8:	9b01      	ldr	r3, [sp, #4]
 8005bfa:	617b      	str	r3, [r7, #20]
 8005bfc:	2101      	movs	r1, #1
 8005bfe:	6139      	str	r1, [r7, #16]
 8005c00:	3020      	adds	r0, #32
 8005c02:	b134      	cbz	r4, 8005c12 <__d2b+0x7e>
 8005c04:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8005c08:	4404      	add	r4, r0
 8005c0a:	6034      	str	r4, [r6, #0]
 8005c0c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8005c10:	e009      	b.n	8005c26 <__d2b+0x92>
 8005c12:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8005c16:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8005c1a:	6030      	str	r0, [r6, #0]
 8005c1c:	6918      	ldr	r0, [r3, #16]
 8005c1e:	f7ff fdb7 	bl	8005790 <__hi0bits>
 8005c22:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8005c26:	6028      	str	r0, [r5, #0]
 8005c28:	4638      	mov	r0, r7
 8005c2a:	b003      	add	sp, #12
 8005c2c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08005c30 <_sbrk_r>:
 8005c30:	b538      	push	{r3, r4, r5, lr}
 8005c32:	4c06      	ldr	r4, [pc, #24]	; (8005c4c <_sbrk_r+0x1c>)
 8005c34:	2300      	movs	r3, #0
 8005c36:	4605      	mov	r5, r0
 8005c38:	4608      	mov	r0, r1
 8005c3a:	6023      	str	r3, [r4, #0]
 8005c3c:	f000 fb94 	bl	8006368 <_sbrk>
 8005c40:	1c43      	adds	r3, r0, #1
 8005c42:	d102      	bne.n	8005c4a <_sbrk_r+0x1a>
 8005c44:	6823      	ldr	r3, [r4, #0]
 8005c46:	b103      	cbz	r3, 8005c4a <_sbrk_r+0x1a>
 8005c48:	602b      	str	r3, [r5, #0]
 8005c4a:	bd38      	pop	{r3, r4, r5, pc}
 8005c4c:	20000750 	.word	0x20000750

08005c50 <__ssprint_r>:
 8005c50:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005c54:	4693      	mov	fp, r2
 8005c56:	6892      	ldr	r2, [r2, #8]
 8005c58:	4681      	mov	r9, r0
 8005c5a:	460c      	mov	r4, r1
 8005c5c:	b34a      	cbz	r2, 8005cb2 <__ssprint_r+0x62>
 8005c5e:	2300      	movs	r3, #0
 8005c60:	f8db a000 	ldr.w	sl, [fp]
 8005c64:	9301      	str	r3, [sp, #4]
 8005c66:	461f      	mov	r7, r3
 8005c68:	e006      	b.n	8005c78 <__ssprint_r+0x28>
 8005c6a:	f8da 3000 	ldr.w	r3, [sl]
 8005c6e:	f8da 7004 	ldr.w	r7, [sl, #4]
 8005c72:	9301      	str	r3, [sp, #4]
 8005c74:	f10a 0a08 	add.w	sl, sl, #8
 8005c78:	2f00      	cmp	r7, #0
 8005c7a:	d0f6      	beq.n	8005c6a <__ssprint_r+0x1a>
 8005c7c:	68a6      	ldr	r6, [r4, #8]
 8005c7e:	42b7      	cmp	r7, r6
 8005c80:	d360      	bcc.n	8005d44 <__ssprint_r+0xf4>
 8005c82:	89a0      	ldrh	r0, [r4, #12]
 8005c84:	f410 6f90 	tst.w	r0, #1152	; 0x480
 8005c88:	d117      	bne.n	8005cba <__ssprint_r+0x6a>
 8005c8a:	42b7      	cmp	r7, r6
 8005c8c:	d35a      	bcc.n	8005d44 <__ssprint_r+0xf4>
 8005c8e:	4632      	mov	r2, r6
 8005c90:	9901      	ldr	r1, [sp, #4]
 8005c92:	6820      	ldr	r0, [r4, #0]
 8005c94:	f000 f99c 	bl	8005fd0 <memmove>
 8005c98:	68a2      	ldr	r2, [r4, #8]
 8005c9a:	1b92      	subs	r2, r2, r6
 8005c9c:	60a2      	str	r2, [r4, #8]
 8005c9e:	6822      	ldr	r2, [r4, #0]
 8005ca0:	4416      	add	r6, r2
 8005ca2:	f8db 2008 	ldr.w	r2, [fp, #8]
 8005ca6:	6026      	str	r6, [r4, #0]
 8005ca8:	1bd7      	subs	r7, r2, r7
 8005caa:	f8cb 7008 	str.w	r7, [fp, #8]
 8005cae:	2f00      	cmp	r7, #0
 8005cb0:	d1db      	bne.n	8005c6a <__ssprint_r+0x1a>
 8005cb2:	2000      	movs	r0, #0
 8005cb4:	f8cb 0004 	str.w	r0, [fp, #4]
 8005cb8:	e046      	b.n	8005d48 <__ssprint_r+0xf8>
 8005cba:	6825      	ldr	r5, [r4, #0]
 8005cbc:	6921      	ldr	r1, [r4, #16]
 8005cbe:	ebc1 0805 	rsb	r8, r1, r5
 8005cc2:	f108 0201 	add.w	r2, r8, #1
 8005cc6:	6965      	ldr	r5, [r4, #20]
 8005cc8:	443a      	add	r2, r7
 8005cca:	2302      	movs	r3, #2
 8005ccc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005cd0:	fb95 f5f3 	sdiv	r5, r5, r3
 8005cd4:	4295      	cmp	r5, r2
 8005cd6:	bf38      	it	cc
 8005cd8:	4615      	movcc	r5, r2
 8005cda:	0543      	lsls	r3, r0, #21
 8005cdc:	d510      	bpl.n	8005d00 <__ssprint_r+0xb0>
 8005cde:	4629      	mov	r1, r5
 8005ce0:	4648      	mov	r0, r9
 8005ce2:	f7ff faa1 	bl	8005228 <_malloc_r>
 8005ce6:	4606      	mov	r6, r0
 8005ce8:	b1a0      	cbz	r0, 8005d14 <__ssprint_r+0xc4>
 8005cea:	4642      	mov	r2, r8
 8005cec:	6921      	ldr	r1, [r4, #16]
 8005cee:	f7ff fcbb 	bl	8005668 <memcpy>
 8005cf2:	89a2      	ldrh	r2, [r4, #12]
 8005cf4:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 8005cf8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8005cfc:	81a2      	strh	r2, [r4, #12]
 8005cfe:	e018      	b.n	8005d32 <__ssprint_r+0xe2>
 8005d00:	462a      	mov	r2, r5
 8005d02:	4648      	mov	r0, r9
 8005d04:	f000 f988 	bl	8006018 <_realloc_r>
 8005d08:	4606      	mov	r6, r0
 8005d0a:	b990      	cbnz	r0, 8005d32 <__ssprint_r+0xe2>
 8005d0c:	6921      	ldr	r1, [r4, #16]
 8005d0e:	4648      	mov	r0, r9
 8005d10:	f000 f8a0 	bl	8005e54 <_free_r>
 8005d14:	220c      	movs	r2, #12
 8005d16:	f8c9 2000 	str.w	r2, [r9]
 8005d1a:	89a2      	ldrh	r2, [r4, #12]
 8005d1c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005d20:	81a2      	strh	r2, [r4, #12]
 8005d22:	2200      	movs	r2, #0
 8005d24:	f8cb 2008 	str.w	r2, [fp, #8]
 8005d28:	f8cb 2004 	str.w	r2, [fp, #4]
 8005d2c:	f04f 30ff 	mov.w	r0, #4294967295
 8005d30:	e00a      	b.n	8005d48 <__ssprint_r+0xf8>
 8005d32:	6126      	str	r6, [r4, #16]
 8005d34:	6165      	str	r5, [r4, #20]
 8005d36:	4446      	add	r6, r8
 8005d38:	ebc8 0505 	rsb	r5, r8, r5
 8005d3c:	6026      	str	r6, [r4, #0]
 8005d3e:	60a5      	str	r5, [r4, #8]
 8005d40:	463e      	mov	r6, r7
 8005d42:	e7a2      	b.n	8005c8a <__ssprint_r+0x3a>
 8005d44:	463e      	mov	r6, r7
 8005d46:	e7a2      	b.n	8005c8e <__ssprint_r+0x3e>
 8005d48:	b003      	add	sp, #12
 8005d4a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08005d4e <_calloc_r>:
 8005d4e:	b510      	push	{r4, lr}
 8005d50:	4351      	muls	r1, r2
 8005d52:	f7ff fa69 	bl	8005228 <_malloc_r>
 8005d56:	4604      	mov	r4, r0
 8005d58:	b320      	cbz	r0, 8005da4 <_calloc_r+0x56>
 8005d5a:	f850 2c04 	ldr.w	r2, [r0, #-4]
 8005d5e:	f022 0203 	bic.w	r2, r2, #3
 8005d62:	3a04      	subs	r2, #4
 8005d64:	2a24      	cmp	r2, #36	; 0x24
 8005d66:	d81a      	bhi.n	8005d9e <_calloc_r+0x50>
 8005d68:	2a13      	cmp	r2, #19
 8005d6a:	d912      	bls.n	8005d92 <_calloc_r+0x44>
 8005d6c:	2100      	movs	r1, #0
 8005d6e:	2a1b      	cmp	r2, #27
 8005d70:	6001      	str	r1, [r0, #0]
 8005d72:	6041      	str	r1, [r0, #4]
 8005d74:	d802      	bhi.n	8005d7c <_calloc_r+0x2e>
 8005d76:	f100 0308 	add.w	r3, r0, #8
 8005d7a:	e00b      	b.n	8005d94 <_calloc_r+0x46>
 8005d7c:	2a24      	cmp	r2, #36	; 0x24
 8005d7e:	6081      	str	r1, [r0, #8]
 8005d80:	60c1      	str	r1, [r0, #12]
 8005d82:	bf11      	iteee	ne
 8005d84:	f100 0310 	addne.w	r3, r0, #16
 8005d88:	6101      	streq	r1, [r0, #16]
 8005d8a:	f100 0318 	addeq.w	r3, r0, #24
 8005d8e:	6141      	streq	r1, [r0, #20]
 8005d90:	e000      	b.n	8005d94 <_calloc_r+0x46>
 8005d92:	4603      	mov	r3, r0
 8005d94:	2200      	movs	r2, #0
 8005d96:	601a      	str	r2, [r3, #0]
 8005d98:	605a      	str	r2, [r3, #4]
 8005d9a:	609a      	str	r2, [r3, #8]
 8005d9c:	e002      	b.n	8005da4 <_calloc_r+0x56>
 8005d9e:	2100      	movs	r1, #0
 8005da0:	f000 f931 	bl	8006006 <memset>
 8005da4:	4620      	mov	r0, r4
 8005da6:	bd10      	pop	{r4, pc}

08005da8 <_malloc_trim_r>:
 8005da8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005dac:	4f25      	ldr	r7, [pc, #148]	; (8005e44 <_malloc_trim_r+0x9c>)
 8005dae:	f8df 80a0 	ldr.w	r8, [pc, #160]	; 8005e50 <_malloc_trim_r+0xa8>
 8005db2:	4689      	mov	r9, r1
 8005db4:	4606      	mov	r6, r0
 8005db6:	f7ff fc62 	bl	800567e <__malloc_lock>
 8005dba:	68bb      	ldr	r3, [r7, #8]
 8005dbc:	685d      	ldr	r5, [r3, #4]
 8005dbe:	f1a8 0411 	sub.w	r4, r8, #17
 8005dc2:	f025 0503 	bic.w	r5, r5, #3
 8005dc6:	442c      	add	r4, r5
 8005dc8:	ebc9 0404 	rsb	r4, r9, r4
 8005dcc:	fbb4 f4f8 	udiv	r4, r4, r8
 8005dd0:	3c01      	subs	r4, #1
 8005dd2:	fb08 f404 	mul.w	r4, r8, r4
 8005dd6:	4544      	cmp	r4, r8
 8005dd8:	da05      	bge.n	8005de6 <_malloc_trim_r+0x3e>
 8005dda:	4630      	mov	r0, r6
 8005ddc:	f7ff fc50 	bl	8005680 <__malloc_unlock>
 8005de0:	2000      	movs	r0, #0
 8005de2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005de6:	2100      	movs	r1, #0
 8005de8:	4630      	mov	r0, r6
 8005dea:	f7ff ff21 	bl	8005c30 <_sbrk_r>
 8005dee:	68bb      	ldr	r3, [r7, #8]
 8005df0:	442b      	add	r3, r5
 8005df2:	4298      	cmp	r0, r3
 8005df4:	d1f1      	bne.n	8005dda <_malloc_trim_r+0x32>
 8005df6:	4261      	negs	r1, r4
 8005df8:	4630      	mov	r0, r6
 8005dfa:	f7ff ff19 	bl	8005c30 <_sbrk_r>
 8005dfe:	3001      	adds	r0, #1
 8005e00:	d110      	bne.n	8005e24 <_malloc_trim_r+0x7c>
 8005e02:	2100      	movs	r1, #0
 8005e04:	4630      	mov	r0, r6
 8005e06:	f7ff ff13 	bl	8005c30 <_sbrk_r>
 8005e0a:	68ba      	ldr	r2, [r7, #8]
 8005e0c:	1a83      	subs	r3, r0, r2
 8005e0e:	2b0f      	cmp	r3, #15
 8005e10:	dde3      	ble.n	8005dda <_malloc_trim_r+0x32>
 8005e12:	490d      	ldr	r1, [pc, #52]	; (8005e48 <_malloc_trim_r+0xa0>)
 8005e14:	6809      	ldr	r1, [r1, #0]
 8005e16:	1a40      	subs	r0, r0, r1
 8005e18:	490c      	ldr	r1, [pc, #48]	; (8005e4c <_malloc_trim_r+0xa4>)
 8005e1a:	f043 0301 	orr.w	r3, r3, #1
 8005e1e:	6008      	str	r0, [r1, #0]
 8005e20:	6053      	str	r3, [r2, #4]
 8005e22:	e7da      	b.n	8005dda <_malloc_trim_r+0x32>
 8005e24:	68bb      	ldr	r3, [r7, #8]
 8005e26:	4a09      	ldr	r2, [pc, #36]	; (8005e4c <_malloc_trim_r+0xa4>)
 8005e28:	1b2d      	subs	r5, r5, r4
 8005e2a:	f045 0501 	orr.w	r5, r5, #1
 8005e2e:	605d      	str	r5, [r3, #4]
 8005e30:	6813      	ldr	r3, [r2, #0]
 8005e32:	4630      	mov	r0, r6
 8005e34:	1b1c      	subs	r4, r3, r4
 8005e36:	6014      	str	r4, [r2, #0]
 8005e38:	f7ff fc22 	bl	8005680 <__malloc_unlock>
 8005e3c:	2001      	movs	r0, #1
 8005e3e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005e42:	bf00      	nop
 8005e44:	20000130 	.word	0x20000130
 8005e48:	2000053c 	.word	0x2000053c
 8005e4c:	20000568 	.word	0x20000568
 8005e50:	00000080 	.word	0x00000080

08005e54 <_free_r>:
 8005e54:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005e58:	4604      	mov	r4, r0
 8005e5a:	4688      	mov	r8, r1
 8005e5c:	2900      	cmp	r1, #0
 8005e5e:	f000 80ad 	beq.w	8005fbc <_free_r+0x168>
 8005e62:	f7ff fc0c 	bl	800567e <__malloc_lock>
 8005e66:	f858 2c04 	ldr.w	r2, [r8, #-4]
 8005e6a:	4d55      	ldr	r5, [pc, #340]	; (8005fc0 <_free_r+0x16c>)
 8005e6c:	f022 0001 	bic.w	r0, r2, #1
 8005e70:	f1a8 0308 	sub.w	r3, r8, #8
 8005e74:	181f      	adds	r7, r3, r0
 8005e76:	68a9      	ldr	r1, [r5, #8]
 8005e78:	687e      	ldr	r6, [r7, #4]
 8005e7a:	428f      	cmp	r7, r1
 8005e7c:	f026 0603 	bic.w	r6, r6, #3
 8005e80:	f002 0201 	and.w	r2, r2, #1
 8005e84:	d11b      	bne.n	8005ebe <_free_r+0x6a>
 8005e86:	4430      	add	r0, r6
 8005e88:	b93a      	cbnz	r2, 8005e9a <_free_r+0x46>
 8005e8a:	f858 2c08 	ldr.w	r2, [r8, #-8]
 8005e8e:	1a9b      	subs	r3, r3, r2
 8005e90:	4410      	add	r0, r2
 8005e92:	6899      	ldr	r1, [r3, #8]
 8005e94:	68da      	ldr	r2, [r3, #12]
 8005e96:	60ca      	str	r2, [r1, #12]
 8005e98:	6091      	str	r1, [r2, #8]
 8005e9a:	f040 0201 	orr.w	r2, r0, #1
 8005e9e:	605a      	str	r2, [r3, #4]
 8005ea0:	60ab      	str	r3, [r5, #8]
 8005ea2:	4b48      	ldr	r3, [pc, #288]	; (8005fc4 <_free_r+0x170>)
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	4298      	cmp	r0, r3
 8005ea8:	d304      	bcc.n	8005eb4 <_free_r+0x60>
 8005eaa:	4b47      	ldr	r3, [pc, #284]	; (8005fc8 <_free_r+0x174>)
 8005eac:	4620      	mov	r0, r4
 8005eae:	6819      	ldr	r1, [r3, #0]
 8005eb0:	f7ff ff7a 	bl	8005da8 <_malloc_trim_r>
 8005eb4:	4620      	mov	r0, r4
 8005eb6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005eba:	f7ff bbe1 	b.w	8005680 <__malloc_unlock>
 8005ebe:	607e      	str	r6, [r7, #4]
 8005ec0:	b97a      	cbnz	r2, 8005ee2 <_free_r+0x8e>
 8005ec2:	f858 1c08 	ldr.w	r1, [r8, #-8]
 8005ec6:	1a5b      	subs	r3, r3, r1
 8005ec8:	4408      	add	r0, r1
 8005eca:	6899      	ldr	r1, [r3, #8]
 8005ecc:	f105 0e08 	add.w	lr, r5, #8
 8005ed0:	4571      	cmp	r1, lr
 8005ed2:	d008      	beq.n	8005ee6 <_free_r+0x92>
 8005ed4:	f8d3 e00c 	ldr.w	lr, [r3, #12]
 8005ed8:	f8c1 e00c 	str.w	lr, [r1, #12]
 8005edc:	f8ce 1008 	str.w	r1, [lr, #8]
 8005ee0:	e002      	b.n	8005ee8 <_free_r+0x94>
 8005ee2:	2200      	movs	r2, #0
 8005ee4:	e000      	b.n	8005ee8 <_free_r+0x94>
 8005ee6:	2201      	movs	r2, #1
 8005ee8:	19b9      	adds	r1, r7, r6
 8005eea:	6849      	ldr	r1, [r1, #4]
 8005eec:	07c9      	lsls	r1, r1, #31
 8005eee:	d40e      	bmi.n	8005f0e <_free_r+0xba>
 8005ef0:	4430      	add	r0, r6
 8005ef2:	68b9      	ldr	r1, [r7, #8]
 8005ef4:	b942      	cbnz	r2, 8005f08 <_free_r+0xb4>
 8005ef6:	4e35      	ldr	r6, [pc, #212]	; (8005fcc <_free_r+0x178>)
 8005ef8:	42b1      	cmp	r1, r6
 8005efa:	d105      	bne.n	8005f08 <_free_r+0xb4>
 8005efc:	616b      	str	r3, [r5, #20]
 8005efe:	612b      	str	r3, [r5, #16]
 8005f00:	2201      	movs	r2, #1
 8005f02:	60d9      	str	r1, [r3, #12]
 8005f04:	6099      	str	r1, [r3, #8]
 8005f06:	e002      	b.n	8005f0e <_free_r+0xba>
 8005f08:	68fe      	ldr	r6, [r7, #12]
 8005f0a:	60ce      	str	r6, [r1, #12]
 8005f0c:	60b1      	str	r1, [r6, #8]
 8005f0e:	f040 0101 	orr.w	r1, r0, #1
 8005f12:	6059      	str	r1, [r3, #4]
 8005f14:	5018      	str	r0, [r3, r0]
 8005f16:	2a00      	cmp	r2, #0
 8005f18:	d1cc      	bne.n	8005eb4 <_free_r+0x60>
 8005f1a:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8005f1e:	d212      	bcs.n	8005f46 <_free_r+0xf2>
 8005f20:	08c0      	lsrs	r0, r0, #3
 8005f22:	1081      	asrs	r1, r0, #2
 8005f24:	2201      	movs	r2, #1
 8005f26:	fa02 f101 	lsl.w	r1, r2, r1
 8005f2a:	686a      	ldr	r2, [r5, #4]
 8005f2c:	3001      	adds	r0, #1
 8005f2e:	430a      	orrs	r2, r1
 8005f30:	606a      	str	r2, [r5, #4]
 8005f32:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 8005f36:	f855 1030 	ldr.w	r1, [r5, r0, lsl #3]
 8005f3a:	6099      	str	r1, [r3, #8]
 8005f3c:	3a08      	subs	r2, #8
 8005f3e:	60da      	str	r2, [r3, #12]
 8005f40:	f845 3030 	str.w	r3, [r5, r0, lsl #3]
 8005f44:	e038      	b.n	8005fb8 <_free_r+0x164>
 8005f46:	0a42      	lsrs	r2, r0, #9
 8005f48:	2a04      	cmp	r2, #4
 8005f4a:	d802      	bhi.n	8005f52 <_free_r+0xfe>
 8005f4c:	0982      	lsrs	r2, r0, #6
 8005f4e:	3238      	adds	r2, #56	; 0x38
 8005f50:	e015      	b.n	8005f7e <_free_r+0x12a>
 8005f52:	2a14      	cmp	r2, #20
 8005f54:	d801      	bhi.n	8005f5a <_free_r+0x106>
 8005f56:	325b      	adds	r2, #91	; 0x5b
 8005f58:	e011      	b.n	8005f7e <_free_r+0x12a>
 8005f5a:	2a54      	cmp	r2, #84	; 0x54
 8005f5c:	d802      	bhi.n	8005f64 <_free_r+0x110>
 8005f5e:	0b02      	lsrs	r2, r0, #12
 8005f60:	326e      	adds	r2, #110	; 0x6e
 8005f62:	e00c      	b.n	8005f7e <_free_r+0x12a>
 8005f64:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8005f68:	d802      	bhi.n	8005f70 <_free_r+0x11c>
 8005f6a:	0bc2      	lsrs	r2, r0, #15
 8005f6c:	3277      	adds	r2, #119	; 0x77
 8005f6e:	e006      	b.n	8005f7e <_free_r+0x12a>
 8005f70:	f240 5154 	movw	r1, #1364	; 0x554
 8005f74:	428a      	cmp	r2, r1
 8005f76:	bf9a      	itte	ls
 8005f78:	0c82      	lsrls	r2, r0, #18
 8005f7a:	327c      	addls	r2, #124	; 0x7c
 8005f7c:	227e      	movhi	r2, #126	; 0x7e
 8005f7e:	1c51      	adds	r1, r2, #1
 8005f80:	eb05 06c2 	add.w	r6, r5, r2, lsl #3
 8005f84:	f855 1031 	ldr.w	r1, [r5, r1, lsl #3]
 8005f88:	4f0d      	ldr	r7, [pc, #52]	; (8005fc0 <_free_r+0x16c>)
 8005f8a:	428e      	cmp	r6, r1
 8005f8c:	d10b      	bne.n	8005fa6 <_free_r+0x152>
 8005f8e:	2101      	movs	r1, #1
 8005f90:	1092      	asrs	r2, r2, #2
 8005f92:	fa01 f202 	lsl.w	r2, r1, r2
 8005f96:	6879      	ldr	r1, [r7, #4]
 8005f98:	4311      	orrs	r1, r2
 8005f9a:	6079      	str	r1, [r7, #4]
 8005f9c:	4631      	mov	r1, r6
 8005f9e:	e008      	b.n	8005fb2 <_free_r+0x15e>
 8005fa0:	6889      	ldr	r1, [r1, #8]
 8005fa2:	428e      	cmp	r6, r1
 8005fa4:	d004      	beq.n	8005fb0 <_free_r+0x15c>
 8005fa6:	684a      	ldr	r2, [r1, #4]
 8005fa8:	f022 0203 	bic.w	r2, r2, #3
 8005fac:	4290      	cmp	r0, r2
 8005fae:	d3f7      	bcc.n	8005fa0 <_free_r+0x14c>
 8005fb0:	68ce      	ldr	r6, [r1, #12]
 8005fb2:	60de      	str	r6, [r3, #12]
 8005fb4:	6099      	str	r1, [r3, #8]
 8005fb6:	60b3      	str	r3, [r6, #8]
 8005fb8:	60cb      	str	r3, [r1, #12]
 8005fba:	e77b      	b.n	8005eb4 <_free_r+0x60>
 8005fbc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005fc0:	20000130 	.word	0x20000130
 8005fc4:	20000538 	.word	0x20000538
 8005fc8:	20000564 	.word	0x20000564
 8005fcc:	20000138 	.word	0x20000138

08005fd0 <memmove>:
 8005fd0:	4288      	cmp	r0, r1
 8005fd2:	b510      	push	{r4, lr}
 8005fd4:	eb01 0302 	add.w	r3, r1, r2
 8005fd8:	d801      	bhi.n	8005fde <memmove+0xe>
 8005fda:	1e42      	subs	r2, r0, #1
 8005fdc:	e00b      	b.n	8005ff6 <memmove+0x26>
 8005fde:	4298      	cmp	r0, r3
 8005fe0:	d2fb      	bcs.n	8005fda <memmove+0xa>
 8005fe2:	1881      	adds	r1, r0, r2
 8005fe4:	1ad2      	subs	r2, r2, r3
 8005fe6:	42d3      	cmn	r3, r2
 8005fe8:	d004      	beq.n	8005ff4 <memmove+0x24>
 8005fea:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005fee:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8005ff2:	e7f8      	b.n	8005fe6 <memmove+0x16>
 8005ff4:	bd10      	pop	{r4, pc}
 8005ff6:	4299      	cmp	r1, r3
 8005ff8:	d004      	beq.n	8006004 <memmove+0x34>
 8005ffa:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005ffe:	f802 4f01 	strb.w	r4, [r2, #1]!
 8006002:	e7f8      	b.n	8005ff6 <memmove+0x26>
 8006004:	bd10      	pop	{r4, pc}

08006006 <memset>:
 8006006:	4402      	add	r2, r0
 8006008:	4603      	mov	r3, r0
 800600a:	4293      	cmp	r3, r2
 800600c:	d002      	beq.n	8006014 <memset+0xe>
 800600e:	f803 1b01 	strb.w	r1, [r3], #1
 8006012:	e7fa      	b.n	800600a <memset+0x4>
 8006014:	4770      	bx	lr
	...

08006018 <_realloc_r>:
 8006018:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800601c:	4681      	mov	r9, r0
 800601e:	460c      	mov	r4, r1
 8006020:	b929      	cbnz	r1, 800602e <_realloc_r+0x16>
 8006022:	4611      	mov	r1, r2
 8006024:	b003      	add	sp, #12
 8006026:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800602a:	f7ff b8fd 	b.w	8005228 <_malloc_r>
 800602e:	9201      	str	r2, [sp, #4]
 8006030:	f7ff fb25 	bl	800567e <__malloc_lock>
 8006034:	9a01      	ldr	r2, [sp, #4]
 8006036:	f854 ec04 	ldr.w	lr, [r4, #-4]
 800603a:	f102 080b 	add.w	r8, r2, #11
 800603e:	f1b8 0f16 	cmp.w	r8, #22
 8006042:	f1a4 0b08 	sub.w	fp, r4, #8
 8006046:	f02e 0503 	bic.w	r5, lr, #3
 800604a:	d903      	bls.n	8006054 <_realloc_r+0x3c>
 800604c:	f038 0807 	bics.w	r8, r8, #7
 8006050:	d502      	bpl.n	8006058 <_realloc_r+0x40>
 8006052:	e003      	b.n	800605c <_realloc_r+0x44>
 8006054:	f04f 0810 	mov.w	r8, #16
 8006058:	4590      	cmp	r8, r2
 800605a:	d204      	bcs.n	8006066 <_realloc_r+0x4e>
 800605c:	230c      	movs	r3, #12
 800605e:	f8c9 3000 	str.w	r3, [r9]
 8006062:	2000      	movs	r0, #0
 8006064:	e17d      	b.n	8006362 <_realloc_r+0x34a>
 8006066:	45a8      	cmp	r8, r5
 8006068:	f340 8150 	ble.w	800630c <_realloc_r+0x2f4>
 800606c:	4ba6      	ldr	r3, [pc, #664]	; (8006308 <_realloc_r+0x2f0>)
 800606e:	6898      	ldr	r0, [r3, #8]
 8006070:	eb0b 0105 	add.w	r1, fp, r5
 8006074:	4281      	cmp	r1, r0
 8006076:	684f      	ldr	r7, [r1, #4]
 8006078:	d005      	beq.n	8006086 <_realloc_r+0x6e>
 800607a:	f027 0601 	bic.w	r6, r7, #1
 800607e:	440e      	add	r6, r1
 8006080:	6876      	ldr	r6, [r6, #4]
 8006082:	07f6      	lsls	r6, r6, #31
 8006084:	d426      	bmi.n	80060d4 <_realloc_r+0xbc>
 8006086:	f027 0a03 	bic.w	sl, r7, #3
 800608a:	4281      	cmp	r1, r0
 800608c:	eb05 070a 	add.w	r7, r5, sl
 8006090:	d118      	bne.n	80060c4 <_realloc_r+0xac>
 8006092:	f108 0610 	add.w	r6, r8, #16
 8006096:	42b7      	cmp	r7, r6
 8006098:	db1f      	blt.n	80060da <_realloc_r+0xc2>
 800609a:	eb0b 0008 	add.w	r0, fp, r8
 800609e:	ebc8 0707 	rsb	r7, r8, r7
 80060a2:	f047 0701 	orr.w	r7, r7, #1
 80060a6:	6098      	str	r0, [r3, #8]
 80060a8:	6047      	str	r7, [r0, #4]
 80060aa:	f854 3c04 	ldr.w	r3, [r4, #-4]
 80060ae:	f003 0301 	and.w	r3, r3, #1
 80060b2:	ea43 0308 	orr.w	r3, r3, r8
 80060b6:	4648      	mov	r0, r9
 80060b8:	f844 3c04 	str.w	r3, [r4, #-4]
 80060bc:	f7ff fae0 	bl	8005680 <__malloc_unlock>
 80060c0:	4620      	mov	r0, r4
 80060c2:	e14e      	b.n	8006362 <_realloc_r+0x34a>
 80060c4:	45b8      	cmp	r8, r7
 80060c6:	dc08      	bgt.n	80060da <_realloc_r+0xc2>
 80060c8:	68cb      	ldr	r3, [r1, #12]
 80060ca:	688a      	ldr	r2, [r1, #8]
 80060cc:	463d      	mov	r5, r7
 80060ce:	60d3      	str	r3, [r2, #12]
 80060d0:	609a      	str	r2, [r3, #8]
 80060d2:	e11b      	b.n	800630c <_realloc_r+0x2f4>
 80060d4:	f04f 0a00 	mov.w	sl, #0
 80060d8:	4651      	mov	r1, sl
 80060da:	f01e 0f01 	tst.w	lr, #1
 80060de:	f040 80c3 	bne.w	8006268 <_realloc_r+0x250>
 80060e2:	f854 7c08 	ldr.w	r7, [r4, #-8]
 80060e6:	ebc7 070b 	rsb	r7, r7, fp
 80060ea:	687e      	ldr	r6, [r7, #4]
 80060ec:	f026 0603 	bic.w	r6, r6, #3
 80060f0:	442e      	add	r6, r5
 80060f2:	2900      	cmp	r1, #0
 80060f4:	f000 8083 	beq.w	80061fe <_realloc_r+0x1e6>
 80060f8:	4281      	cmp	r1, r0
 80060fa:	44b2      	add	sl, r6
 80060fc:	d147      	bne.n	800618e <_realloc_r+0x176>
 80060fe:	f108 0110 	add.w	r1, r8, #16
 8006102:	458a      	cmp	sl, r1
 8006104:	db7b      	blt.n	80061fe <_realloc_r+0x1e6>
 8006106:	463e      	mov	r6, r7
 8006108:	68fa      	ldr	r2, [r7, #12]
 800610a:	f856 1f08 	ldr.w	r1, [r6, #8]!
 800610e:	60ca      	str	r2, [r1, #12]
 8006110:	6091      	str	r1, [r2, #8]
 8006112:	1f2a      	subs	r2, r5, #4
 8006114:	2a24      	cmp	r2, #36	; 0x24
 8006116:	d825      	bhi.n	8006164 <_realloc_r+0x14c>
 8006118:	2a13      	cmp	r2, #19
 800611a:	d91b      	bls.n	8006154 <_realloc_r+0x13c>
 800611c:	6821      	ldr	r1, [r4, #0]
 800611e:	60b9      	str	r1, [r7, #8]
 8006120:	6861      	ldr	r1, [r4, #4]
 8006122:	60f9      	str	r1, [r7, #12]
 8006124:	2a1b      	cmp	r2, #27
 8006126:	d803      	bhi.n	8006130 <_realloc_r+0x118>
 8006128:	f107 0210 	add.w	r2, r7, #16
 800612c:	3408      	adds	r4, #8
 800612e:	e012      	b.n	8006156 <_realloc_r+0x13e>
 8006130:	68a1      	ldr	r1, [r4, #8]
 8006132:	6139      	str	r1, [r7, #16]
 8006134:	68e1      	ldr	r1, [r4, #12]
 8006136:	6179      	str	r1, [r7, #20]
 8006138:	2a24      	cmp	r2, #36	; 0x24
 800613a:	bf01      	itttt	eq
 800613c:	6922      	ldreq	r2, [r4, #16]
 800613e:	61ba      	streq	r2, [r7, #24]
 8006140:	6961      	ldreq	r1, [r4, #20]
 8006142:	61f9      	streq	r1, [r7, #28]
 8006144:	bf19      	ittee	ne
 8006146:	f107 0218 	addne.w	r2, r7, #24
 800614a:	3410      	addne	r4, #16
 800614c:	f107 0220 	addeq.w	r2, r7, #32
 8006150:	3418      	addeq	r4, #24
 8006152:	e000      	b.n	8006156 <_realloc_r+0x13e>
 8006154:	4632      	mov	r2, r6
 8006156:	6821      	ldr	r1, [r4, #0]
 8006158:	6011      	str	r1, [r2, #0]
 800615a:	6861      	ldr	r1, [r4, #4]
 800615c:	6051      	str	r1, [r2, #4]
 800615e:	68a1      	ldr	r1, [r4, #8]
 8006160:	6091      	str	r1, [r2, #8]
 8006162:	e005      	b.n	8006170 <_realloc_r+0x158>
 8006164:	4621      	mov	r1, r4
 8006166:	4630      	mov	r0, r6
 8006168:	9301      	str	r3, [sp, #4]
 800616a:	f7ff ff31 	bl	8005fd0 <memmove>
 800616e:	9b01      	ldr	r3, [sp, #4]
 8006170:	eb07 0208 	add.w	r2, r7, r8
 8006174:	ebc8 0a0a 	rsb	sl, r8, sl
 8006178:	609a      	str	r2, [r3, #8]
 800617a:	f04a 0301 	orr.w	r3, sl, #1
 800617e:	6053      	str	r3, [r2, #4]
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	f003 0301 	and.w	r3, r3, #1
 8006186:	ea43 0308 	orr.w	r3, r3, r8
 800618a:	607b      	str	r3, [r7, #4]
 800618c:	e0b6      	b.n	80062fc <_realloc_r+0x2e4>
 800618e:	45d0      	cmp	r8, sl
 8006190:	dc35      	bgt.n	80061fe <_realloc_r+0x1e6>
 8006192:	68cb      	ldr	r3, [r1, #12]
 8006194:	688a      	ldr	r2, [r1, #8]
 8006196:	4638      	mov	r0, r7
 8006198:	60d3      	str	r3, [r2, #12]
 800619a:	609a      	str	r2, [r3, #8]
 800619c:	f850 2f08 	ldr.w	r2, [r0, #8]!
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	60d3      	str	r3, [r2, #12]
 80061a4:	609a      	str	r2, [r3, #8]
 80061a6:	1f2a      	subs	r2, r5, #4
 80061a8:	2a24      	cmp	r2, #36	; 0x24
 80061aa:	d823      	bhi.n	80061f4 <_realloc_r+0x1dc>
 80061ac:	2a13      	cmp	r2, #19
 80061ae:	d91a      	bls.n	80061e6 <_realloc_r+0x1ce>
 80061b0:	6823      	ldr	r3, [r4, #0]
 80061b2:	60bb      	str	r3, [r7, #8]
 80061b4:	6863      	ldr	r3, [r4, #4]
 80061b6:	60fb      	str	r3, [r7, #12]
 80061b8:	2a1b      	cmp	r2, #27
 80061ba:	d803      	bhi.n	80061c4 <_realloc_r+0x1ac>
 80061bc:	f107 0010 	add.w	r0, r7, #16
 80061c0:	3408      	adds	r4, #8
 80061c2:	e010      	b.n	80061e6 <_realloc_r+0x1ce>
 80061c4:	68a3      	ldr	r3, [r4, #8]
 80061c6:	613b      	str	r3, [r7, #16]
 80061c8:	68e3      	ldr	r3, [r4, #12]
 80061ca:	617b      	str	r3, [r7, #20]
 80061cc:	2a24      	cmp	r2, #36	; 0x24
 80061ce:	bf01      	itttt	eq
 80061d0:	6923      	ldreq	r3, [r4, #16]
 80061d2:	61bb      	streq	r3, [r7, #24]
 80061d4:	6963      	ldreq	r3, [r4, #20]
 80061d6:	61fb      	streq	r3, [r7, #28]
 80061d8:	bf19      	ittee	ne
 80061da:	f107 0018 	addne.w	r0, r7, #24
 80061de:	3410      	addne	r4, #16
 80061e0:	f107 0020 	addeq.w	r0, r7, #32
 80061e4:	3418      	addeq	r4, #24
 80061e6:	6823      	ldr	r3, [r4, #0]
 80061e8:	6003      	str	r3, [r0, #0]
 80061ea:	6863      	ldr	r3, [r4, #4]
 80061ec:	6043      	str	r3, [r0, #4]
 80061ee:	68a3      	ldr	r3, [r4, #8]
 80061f0:	6083      	str	r3, [r0, #8]
 80061f2:	e002      	b.n	80061fa <_realloc_r+0x1e2>
 80061f4:	4621      	mov	r1, r4
 80061f6:	f7ff feeb 	bl	8005fd0 <memmove>
 80061fa:	4655      	mov	r5, sl
 80061fc:	e02e      	b.n	800625c <_realloc_r+0x244>
 80061fe:	45b0      	cmp	r8, r6
 8006200:	dc32      	bgt.n	8006268 <_realloc_r+0x250>
 8006202:	4638      	mov	r0, r7
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800620a:	60d3      	str	r3, [r2, #12]
 800620c:	609a      	str	r2, [r3, #8]
 800620e:	1f2a      	subs	r2, r5, #4
 8006210:	2a24      	cmp	r2, #36	; 0x24
 8006212:	d825      	bhi.n	8006260 <_realloc_r+0x248>
 8006214:	2a13      	cmp	r2, #19
 8006216:	d91a      	bls.n	800624e <_realloc_r+0x236>
 8006218:	6823      	ldr	r3, [r4, #0]
 800621a:	60bb      	str	r3, [r7, #8]
 800621c:	6863      	ldr	r3, [r4, #4]
 800621e:	60fb      	str	r3, [r7, #12]
 8006220:	2a1b      	cmp	r2, #27
 8006222:	d803      	bhi.n	800622c <_realloc_r+0x214>
 8006224:	f107 0010 	add.w	r0, r7, #16
 8006228:	3408      	adds	r4, #8
 800622a:	e010      	b.n	800624e <_realloc_r+0x236>
 800622c:	68a3      	ldr	r3, [r4, #8]
 800622e:	613b      	str	r3, [r7, #16]
 8006230:	68e3      	ldr	r3, [r4, #12]
 8006232:	617b      	str	r3, [r7, #20]
 8006234:	2a24      	cmp	r2, #36	; 0x24
 8006236:	bf01      	itttt	eq
 8006238:	6923      	ldreq	r3, [r4, #16]
 800623a:	61bb      	streq	r3, [r7, #24]
 800623c:	6963      	ldreq	r3, [r4, #20]
 800623e:	61fb      	streq	r3, [r7, #28]
 8006240:	bf19      	ittee	ne
 8006242:	f107 0018 	addne.w	r0, r7, #24
 8006246:	3410      	addne	r4, #16
 8006248:	f107 0020 	addeq.w	r0, r7, #32
 800624c:	3418      	addeq	r4, #24
 800624e:	6823      	ldr	r3, [r4, #0]
 8006250:	6003      	str	r3, [r0, #0]
 8006252:	6863      	ldr	r3, [r4, #4]
 8006254:	6043      	str	r3, [r0, #4]
 8006256:	68a3      	ldr	r3, [r4, #8]
 8006258:	6083      	str	r3, [r0, #8]
 800625a:	4635      	mov	r5, r6
 800625c:	46bb      	mov	fp, r7
 800625e:	e055      	b.n	800630c <_realloc_r+0x2f4>
 8006260:	4621      	mov	r1, r4
 8006262:	f7ff feb5 	bl	8005fd0 <memmove>
 8006266:	e7f8      	b.n	800625a <_realloc_r+0x242>
 8006268:	4611      	mov	r1, r2
 800626a:	4648      	mov	r0, r9
 800626c:	f7fe ffdc 	bl	8005228 <_malloc_r>
 8006270:	4606      	mov	r6, r0
 8006272:	2800      	cmp	r0, #0
 8006274:	d042      	beq.n	80062fc <_realloc_r+0x2e4>
 8006276:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800627a:	f023 0301 	bic.w	r3, r3, #1
 800627e:	f1a0 0208 	sub.w	r2, r0, #8
 8006282:	445b      	add	r3, fp
 8006284:	429a      	cmp	r2, r3
 8006286:	d105      	bne.n	8006294 <_realloc_r+0x27c>
 8006288:	f850 3c04 	ldr.w	r3, [r0, #-4]
 800628c:	f023 0303 	bic.w	r3, r3, #3
 8006290:	441d      	add	r5, r3
 8006292:	e03b      	b.n	800630c <_realloc_r+0x2f4>
 8006294:	1f2a      	subs	r2, r5, #4
 8006296:	2a24      	cmp	r2, #36	; 0x24
 8006298:	d829      	bhi.n	80062ee <_realloc_r+0x2d6>
 800629a:	2a13      	cmp	r2, #19
 800629c:	d91e      	bls.n	80062dc <_realloc_r+0x2c4>
 800629e:	6823      	ldr	r3, [r4, #0]
 80062a0:	6003      	str	r3, [r0, #0]
 80062a2:	6863      	ldr	r3, [r4, #4]
 80062a4:	6043      	str	r3, [r0, #4]
 80062a6:	2a1b      	cmp	r2, #27
 80062a8:	d804      	bhi.n	80062b4 <_realloc_r+0x29c>
 80062aa:	f100 0308 	add.w	r3, r0, #8
 80062ae:	f104 0208 	add.w	r2, r4, #8
 80062b2:	e015      	b.n	80062e0 <_realloc_r+0x2c8>
 80062b4:	68a3      	ldr	r3, [r4, #8]
 80062b6:	6083      	str	r3, [r0, #8]
 80062b8:	68e3      	ldr	r3, [r4, #12]
 80062ba:	60c3      	str	r3, [r0, #12]
 80062bc:	2a24      	cmp	r2, #36	; 0x24
 80062be:	bf01      	itttt	eq
 80062c0:	6923      	ldreq	r3, [r4, #16]
 80062c2:	6103      	streq	r3, [r0, #16]
 80062c4:	6961      	ldreq	r1, [r4, #20]
 80062c6:	6141      	streq	r1, [r0, #20]
 80062c8:	bf19      	ittee	ne
 80062ca:	f100 0310 	addne.w	r3, r0, #16
 80062ce:	f104 0210 	addne.w	r2, r4, #16
 80062d2:	f100 0318 	addeq.w	r3, r0, #24
 80062d6:	f104 0218 	addeq.w	r2, r4, #24
 80062da:	e001      	b.n	80062e0 <_realloc_r+0x2c8>
 80062dc:	4603      	mov	r3, r0
 80062de:	4622      	mov	r2, r4
 80062e0:	6811      	ldr	r1, [r2, #0]
 80062e2:	6019      	str	r1, [r3, #0]
 80062e4:	6851      	ldr	r1, [r2, #4]
 80062e6:	6059      	str	r1, [r3, #4]
 80062e8:	6892      	ldr	r2, [r2, #8]
 80062ea:	609a      	str	r2, [r3, #8]
 80062ec:	e002      	b.n	80062f4 <_realloc_r+0x2dc>
 80062ee:	4621      	mov	r1, r4
 80062f0:	f7ff fe6e 	bl	8005fd0 <memmove>
 80062f4:	4621      	mov	r1, r4
 80062f6:	4648      	mov	r0, r9
 80062f8:	f7ff fdac 	bl	8005e54 <_free_r>
 80062fc:	4648      	mov	r0, r9
 80062fe:	f7ff f9bf 	bl	8005680 <__malloc_unlock>
 8006302:	4630      	mov	r0, r6
 8006304:	e02d      	b.n	8006362 <_realloc_r+0x34a>
 8006306:	bf00      	nop
 8006308:	20000130 	.word	0x20000130
 800630c:	ebc8 0205 	rsb	r2, r8, r5
 8006310:	2a0f      	cmp	r2, #15
 8006312:	f8db 3004 	ldr.w	r3, [fp, #4]
 8006316:	d914      	bls.n	8006342 <_realloc_r+0x32a>
 8006318:	f003 0301 	and.w	r3, r3, #1
 800631c:	eb0b 0108 	add.w	r1, fp, r8
 8006320:	ea43 0308 	orr.w	r3, r3, r8
 8006324:	f8cb 3004 	str.w	r3, [fp, #4]
 8006328:	f042 0301 	orr.w	r3, r2, #1
 800632c:	440a      	add	r2, r1
 800632e:	604b      	str	r3, [r1, #4]
 8006330:	6853      	ldr	r3, [r2, #4]
 8006332:	f043 0301 	orr.w	r3, r3, #1
 8006336:	6053      	str	r3, [r2, #4]
 8006338:	3108      	adds	r1, #8
 800633a:	4648      	mov	r0, r9
 800633c:	f7ff fd8a 	bl	8005e54 <_free_r>
 8006340:	e00a      	b.n	8006358 <_realloc_r+0x340>
 8006342:	f003 0301 	and.w	r3, r3, #1
 8006346:	432b      	orrs	r3, r5
 8006348:	eb0b 0205 	add.w	r2, fp, r5
 800634c:	f8cb 3004 	str.w	r3, [fp, #4]
 8006350:	6853      	ldr	r3, [r2, #4]
 8006352:	f043 0301 	orr.w	r3, r3, #1
 8006356:	6053      	str	r3, [r2, #4]
 8006358:	4648      	mov	r0, r9
 800635a:	f7ff f991 	bl	8005680 <__malloc_unlock>
 800635e:	f10b 0008 	add.w	r0, fp, #8
 8006362:	b003      	add	sp, #12
 8006364:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08006368 <_sbrk>:
 8006368:	4b04      	ldr	r3, [pc, #16]	; (800637c <_sbrk+0x14>)
 800636a:	6819      	ldr	r1, [r3, #0]
 800636c:	4602      	mov	r2, r0
 800636e:	b909      	cbnz	r1, 8006374 <_sbrk+0xc>
 8006370:	4903      	ldr	r1, [pc, #12]	; (8006380 <_sbrk+0x18>)
 8006372:	6019      	str	r1, [r3, #0]
 8006374:	6818      	ldr	r0, [r3, #0]
 8006376:	4402      	add	r2, r0
 8006378:	601a      	str	r2, [r3, #0]
 800637a:	4770      	bx	lr
 800637c:	20000590 	.word	0x20000590
 8006380:	20000754 	.word	0x20000754

08006384 <_init>:
 8006384:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006386:	bf00      	nop
 8006388:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800638a:	bc08      	pop	{r3}
 800638c:	469e      	mov	lr, r3
 800638e:	4770      	bx	lr

08006390 <_fini>:
 8006390:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006392:	bf00      	nop
 8006394:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006396:	bc08      	pop	{r3}
 8006398:	469e      	mov	lr, r3
 800639a:	4770      	bx	lr
