per1	,	V_22
per2	,	V_24
per3	,	V_25
"mpll"	,	L_7
"ahb"	,	L_27
"ssi2_gate"	,	L_20
hclk	,	V_20
brom_gate	,	V_31
dummy	,	V_4
ssi2_gate	,	V_30
"imx1 clk %d: register failed with %ld\n"	,	L_26
"fclk"	,	L_12
clk48m	,	V_21
"per3"	,	L_17
clk16m	,	V_7
imx_clk_gate	,	F_3
clk_register_clkdev	,	F_12
MX1_IO_ADDRESS	,	F_14
"imx1-cspi.0"	,	L_36
"mcu"	,	L_11
"clk32_premult"	,	L_5
"imx1-uart.1"	,	L_33
"imx-gpt.0"	,	L_31
imx_clk_pllv1	,	F_7
imx_clk_fixed	,	F_2
imx_clk_fixed_factor	,	F_4
"brom_gate"	,	L_21
CCM_CSCR	,	V_8
prem	,	V_10
mcu	,	V_18
ARRAY_SIZE	,	F_6
"clk48m"	,	L_14
"mma_gate"	,	L_24
clk	,	V_3
clko	,	V_26
clk32	,	V_5
CCM_PCDR	,	V_23
spll	,	V_15
"hclk"	,	L_13
uart3_gate	,	V_28
PTR_ERR	,	F_11
clk16m_ext	,	V_6
"prem"	,	L_6
"ipg"	,	L_29
spll_gate	,	V_17
imx_clk_divider	,	F_8
"imx1-cspi.1"	,	L_37
pr_err	,	F_10
"imx1-uart.0"	,	L_32
"imx1-i2c.0"	,	L_35
mxc_timer_init	,	F_13
"dummy"	,	L_1
"dma_gate"	,	L_22
"imx1-fb.0"	,	L_38
"clk32"	,	L_2
SCM_GCCR	,	V_29
csi_gate	,	V_33
"csi_gate"	,	L_23
"clk16m"	,	L_4
"spll"	,	L_9
prem_sel_clks	,	V_11
MX1_TIM1_INT	,	V_37
mpll	,	V_12
mma_gate	,	V_34
clk32_premult	,	V_9
"per1"	,	L_15
imx_clk_mux	,	F_5
fclk	,	V_19
"spll_gate"	,	L_10
"per"	,	L_30
"mpll_gate"	,	L_8
MX1_TIM1_BASE_ADDR	,	V_36
mpll_gate	,	V_14
fref	,	V_1
"imx1-dma"	,	L_28
dma_gate	,	V_32
mx1_clocks_init	,	F_1
i	,	V_2
clko_sel_clks	,	V_27
usbd_gate	,	V_35
"clk16m_ext"	,	L_3
CCM_SPCTL0	,	V_16
CCM_MPCTL0	,	V_13
"per2"	,	L_16
__init	,	T_1
"imx1-uart.2"	,	L_34
"clko"	,	L_18
"usbd_gate"	,	L_25
"uart3_gate"	,	L_19
IS_ERR	,	F_9
