============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/Anlogic/TD5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     15597
   Run Date =   Sat Nov 11 14:24:33 2023

   Run on =     XR097-DELL-G7
============================================================
RUN-1002 : start command "open_project FOC_Controller.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/pll.v(88)
HDL-1007 : analyze verilog file ../../al_ip/MCU.v
HDL-1007 : analyze verilog file ../../al_ip/divider_gate.v
HDL-1007 : undeclared symbol 'open_n2', assumed default net type 'wire' in ../../al_ip/divider_gate.v(209)
HDL-1007 : undeclared symbol 'open_n3', assumed default net type 'wire' in ../../al_ip/divider_gate.v(216)
HDL-1007 : undeclared symbol 'open_n4', assumed default net type 'wire' in ../../al_ip/divider_gate.v(223)
HDL-1007 : undeclared symbol 'open_n5', assumed default net type 'wire' in ../../al_ip/divider_gate.v(230)
HDL-1007 : undeclared symbol 'open_n6', assumed default net type 'wire' in ../../al_ip/divider_gate.v(237)
HDL-1007 : undeclared symbol 'open_n7', assumed default net type 'wire' in ../../al_ip/divider_gate.v(244)
HDL-1007 : undeclared symbol 'open_n8', assumed default net type 'wire' in ../../al_ip/divider_gate.v(251)
HDL-1007 : undeclared symbol 'open_n9', assumed default net type 'wire' in ../../al_ip/divider_gate.v(258)
HDL-1007 : undeclared symbol 'open_n10', assumed default net type 'wire' in ../../al_ip/divider_gate.v(265)
HDL-1007 : undeclared symbol 'open_n11', assumed default net type 'wire' in ../../al_ip/divider_gate.v(272)
HDL-1007 : undeclared symbol 'open_n12', assumed default net type 'wire' in ../../al_ip/divider_gate.v(279)
HDL-1007 : undeclared symbol 'open_n13', assumed default net type 'wire' in ../../al_ip/divider_gate.v(286)
HDL-1007 : undeclared symbol 'open_n14', assumed default net type 'wire' in ../../al_ip/divider_gate.v(293)
HDL-1007 : undeclared symbol 'open_n15', assumed default net type 'wire' in ../../al_ip/divider_gate.v(300)
HDL-1007 : undeclared symbol 'open_n16', assumed default net type 'wire' in ../../al_ip/divider_gate.v(307)
HDL-1007 : undeclared symbol 'open_n17', assumed default net type 'wire' in ../../al_ip/divider_gate.v(314)
HDL-1007 : undeclared symbol 'open_n18', assumed default net type 'wire' in ../../al_ip/divider_gate.v(321)
HDL-1007 : undeclared symbol 'open_n19', assumed default net type 'wire' in ../../al_ip/divider_gate.v(328)
HDL-1007 : undeclared symbol 'open_n20', assumed default net type 'wire' in ../../al_ip/divider_gate.v(335)
HDL-1007 : undeclared symbol 'open_n21', assumed default net type 'wire' in ../../al_ip/divider_gate.v(342)
HDL-1007 : undeclared symbol 'open_n22', assumed default net type 'wire' in ../../al_ip/divider_gate.v(349)
HDL-1007 : undeclared symbol 'open_n23', assumed default net type 'wire' in ../../al_ip/divider_gate.v(356)
HDL-1007 : undeclared symbol 'open_n24', assumed default net type 'wire' in ../../al_ip/divider_gate.v(363)
HDL-1007 : undeclared symbol 'open_n25', assumed default net type 'wire' in ../../al_ip/divider_gate.v(370)
HDL-1007 : undeclared symbol 'open_n26', assumed default net type 'wire' in ../../al_ip/divider_gate.v(377)
HDL-1007 : undeclared symbol 'open_n29', assumed default net type 'wire' in ../../al_ip/divider_gate.v(1424)
HDL-1007 : undeclared symbol 'open_n30', assumed default net type 'wire' in ../../al_ip/divider_gate.v(1431)
HDL-1007 : analyze verilog file ../../RTL/adc_ad7928.v
HDL-1007 : analyze verilog file ../../RTL/fpga_top.v
HDL-1007 : analyze verilog file ../../RTL/i2c_register_read.v
HDL-1007 : analyze verilog file ../../hall_sensor.v
HDL-1007 : analyze verilog file ../../TOP.v
HDL-1007 : analyze verilog file ../../AS5600_sensor.v
HDL-1007 : analyze verilog file ../../ahb_foc_controller.v
RUN-1001 : Project manager successfully analyzed 10 source files.
RUN-1002 : start command "import_device sf1_6.db -package SF1S60CG121I"
ARC-1001 : Device Initialization.
ARC-1001 : -------------------------------------------------
ARC-1001 :       OPTION       |      IO       |   SETTING   
ARC-1001 : -------------------------------------------------
ARC-1001 :        done        |      B4       |    gpio    
ARC-1001 :        initn       |      A5       |    gpio    
ARC-1001 :       jtagen       |      B7       |    gpio    
ARC-1001 :      programn      |      B5       |  dedicate  
ARC-1001 :   tdi/tms/tck/tdo  |  C4/A6/A7/C5  |  dedicate  
ARC-1001 : -------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/FOC_Controller_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 12 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fpga_top
SYN-5055 WARNING: The kept net u_mcu/hsize_int[2] will be merged to another kept net u_ahb_foc_controller/I_ahb_hsize[2]
SYN-5055 WARNING: The kept net u_mcu/hsize_int[1] will be merged to another kept net u_ahb_foc_controller/I_ahb_hsize[1]
SYN-5055 WARNING: The kept net u_mcu/hsize_int[0] will be merged to another kept net u_ahb_foc_controller/I_ahb_hsize[0]
SYN-5055 WARNING: The kept net u_mcu/hrdata[31] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[31]
SYN-5055 WARNING: The kept net u_mcu/hrdata[30] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[30]
SYN-5055 WARNING: The kept net u_mcu/hrdata[29] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[29]
SYN-5055 WARNING: The kept net u_mcu/hrdata[28] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[28]
SYN-5055 WARNING: The kept net u_mcu/hrdata[27] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[27]
SYN-5055 WARNING: The kept net u_mcu/hrdata[26] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[26]
SYN-5055 WARNING: The kept net u_mcu/hrdata[25] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[25]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net u_mcu/hclk driven by BUFG (958 clock/control pins, 1 other pins).
SYN-4027 : Net u_ahb_foc_controller/u_foc_controller/u_hall_encoder/u_divider/clk is clkc1 of pll u_pll/pll_inst.
SYN-4019 : Net I_clk_25m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net I_clk_25m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "u_ahb_foc_controller/u_foc_controller/S_angle_velocity_clk" drives clk pins.
SYN-4024 : Net "u_ahb_foc_controller/u_foc_controller/S_angle_position_clk" drives clk pins.
SYN-4025 : Tag rtl::Net I_clk_25m_dup_1 as clock net
SYN-4025 : Tag rtl::Net u_ahb_foc_controller/u_foc_controller/S_angle_position_clk as clock net
SYN-4025 : Tag rtl::Net u_ahb_foc_controller/u_foc_controller/S_angle_velocity_clk as clock net
SYN-4025 : Tag rtl::Net u_ahb_foc_controller/u_foc_controller/u_hall_encoder/u_divider/clk as clock net
SYN-4025 : Tag rtl::Net u_mcu/hclk as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_ahb_foc_controller/u_foc_controller/S_angle_velocity_clk to drive 32 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_ahb_foc_controller/u_foc_controller/S_angle_position_clk to drive 31 clock pins.
PHY-1001 : Populate physical database on model fpga_top.
RUN-1001 : There are total 2309 instances
RUN-0007 : 892 luts, 1212 seqs, 134 mslices, 35 lslices, 27 pads, 0 brams, 1 dsps
RUN-1001 : There are total 2517 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 2007 nets have 2 pins
RUN-1001 : 335 nets have [3 - 5] pins
RUN-1001 : 64 nets have [6 - 10] pins
RUN-1001 : 19 nets have [11 - 20] pins
RUN-1001 : 79 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     59      
RUN-1001 :   No   |  No   |  Yes  |     188     
RUN-1001 :   No   |  Yes  |  No   |     29      
RUN-1001 :   Yes  |  No   |  No   |     16      
RUN-1001 :   Yes  |  No   |  Yes  |     920     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    4    |  33   |     3      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 39
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2307 instances, 892 luts, 1212 seqs, 169 slices, 35 macros(169 instances: 134 mslices 35 lslices)
PHY-3001 : Huge net I_rstn_dup_5 with 1134 pins
PHY-0007 : Cell area utilization is 21%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 318411
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 21%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 216214, overlap = 2
PHY-3002 : Step(2): len = 168476, overlap = 1.3125
PHY-3002 : Step(3): len = 116965, overlap = 7.6875
PHY-3002 : Step(4): len = 99233.9, overlap = 21.7812
PHY-3002 : Step(5): len = 82671.3, overlap = 36.7188
PHY-3002 : Step(6): len = 76542.3, overlap = 45.6875
PHY-3002 : Step(7): len = 63835.8, overlap = 49.2812
PHY-3002 : Step(8): len = 61606.3, overlap = 50.5625
PHY-3002 : Step(9): len = 57324.3, overlap = 60.625
PHY-3002 : Step(10): len = 56271.9, overlap = 63.875
PHY-3002 : Step(11): len = 56355.7, overlap = 75.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.07947e-05
PHY-3002 : Step(12): len = 52667.6, overlap = 69.9375
PHY-3002 : Step(13): len = 52122.8, overlap = 68.5625
PHY-3002 : Step(14): len = 53306.5, overlap = 53.0625
PHY-3002 : Step(15): len = 55235.5, overlap = 46.2812
PHY-3002 : Step(16): len = 55392.7, overlap = 36.8438
PHY-3002 : Step(17): len = 56165.5, overlap = 30.625
PHY-3002 : Step(18): len = 53758, overlap = 31.2188
PHY-3002 : Step(19): len = 53106.7, overlap = 31.5625
PHY-3002 : Step(20): len = 52131.3, overlap = 31.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.15893e-05
PHY-3002 : Step(21): len = 50918.5, overlap = 32.875
PHY-3002 : Step(22): len = 50905, overlap = 32.9062
PHY-3002 : Step(23): len = 50789, overlap = 30.375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.31786e-05
PHY-3002 : Step(24): len = 50683.4, overlap = 30.1562
PHY-3002 : Step(25): len = 50928.1, overlap = 30.2188
PHY-3002 : Step(26): len = 51927.2, overlap = 25.75
PHY-3002 : Step(27): len = 52516.8, overlap = 23.875
PHY-3002 : Step(28): len = 52004.3, overlap = 25.5
PHY-3002 : Step(29): len = 50217, overlap = 25.4375
PHY-3002 : Step(30): len = 50226.2, overlap = 25.6562
PHY-3002 : Step(31): len = 48871.4, overlap = 25.9688
PHY-3002 : Step(32): len = 48893.5, overlap = 26.7188
PHY-3002 : Step(33): len = 48459.6, overlap = 24.125
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 8.63573e-05
PHY-3002 : Step(34): len = 48089.8, overlap = 26.4375
PHY-3002 : Step(35): len = 48047.2, overlap = 26.5
PHY-3002 : Step(36): len = 47903.9, overlap = 26.9062
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000172715
PHY-3002 : Step(37): len = 47605.6, overlap = 26.8438
PHY-3002 : Step(38): len = 47615.8, overlap = 26.9375
PHY-3002 : Step(39): len = 47657, overlap = 27.0312
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003811s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 26%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.03776e-06
PHY-3002 : Step(40): len = 47288.9, overlap = 69.9062
PHY-3002 : Step(41): len = 47430.3, overlap = 68.6875
PHY-3002 : Step(42): len = 43968.9, overlap = 76.625
PHY-3002 : Step(43): len = 43929.5, overlap = 76.875
PHY-3002 : Step(44): len = 43325.2, overlap = 86.0938
PHY-3002 : Step(45): len = 42908.2, overlap = 92.0625
PHY-3002 : Step(46): len = 39334, overlap = 97.625
PHY-3002 : Step(47): len = 39721.6, overlap = 97.75
PHY-3002 : Step(48): len = 39719.1, overlap = 103.438
PHY-3002 : Step(49): len = 39350.4, overlap = 109.438
PHY-3002 : Step(50): len = 37832.3, overlap = 111.312
PHY-3002 : Step(51): len = 37849.1, overlap = 115.094
PHY-3002 : Step(52): len = 37918.6, overlap = 117.062
PHY-3002 : Step(53): len = 37932.2, overlap = 117.438
PHY-3002 : Step(54): len = 38083.4, overlap = 116.5
PHY-3002 : Step(55): len = 38953.8, overlap = 113.219
PHY-3002 : Step(56): len = 38617.3, overlap = 106.688
PHY-3002 : Step(57): len = 37018.3, overlap = 105.438
PHY-3002 : Step(58): len = 37179.1, overlap = 103.469
PHY-3002 : Step(59): len = 37380.4, overlap = 95.375
PHY-3002 : Step(60): len = 35039.5, overlap = 99.125
PHY-3002 : Step(61): len = 34204.3, overlap = 92.2188
PHY-3002 : Step(62): len = 33164.2, overlap = 91.5625
PHY-3002 : Step(63): len = 32632.4, overlap = 91.5625
PHY-3002 : Step(64): len = 32121.8, overlap = 91.7188
PHY-3002 : Step(65): len = 30426.3, overlap = 95.4375
PHY-3002 : Step(66): len = 30457.3, overlap = 95.2188
PHY-3002 : Step(67): len = 29423, overlap = 99.875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.07552e-06
PHY-3002 : Step(68): len = 29238.9, overlap = 99.7812
PHY-3002 : Step(69): len = 29238.9, overlap = 99.7812
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.63429e-06
PHY-3002 : Step(70): len = 30334.5, overlap = 94.7812
PHY-3002 : Step(71): len = 31078.6, overlap = 92.7812
PHY-3002 : Step(72): len = 31592.6, overlap = 81.75
PHY-3002 : Step(73): len = 31385.8, overlap = 80.4688
PHY-3002 : Step(74): len = 30915.7, overlap = 79.4062
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.32686e-05
PHY-3002 : Step(75): len = 32229, overlap = 72.7188
PHY-3002 : Step(76): len = 32544, overlap = 72.2812
PHY-3002 : Step(77): len = 32681.6, overlap = 66.5938
PHY-3002 : Step(78): len = 32893.1, overlap = 65.9062
PHY-3002 : Step(79): len = 32604.1, overlap = 54.8438
PHY-3002 : Step(80): len = 32604.1, overlap = 54.8438
PHY-3002 : Step(81): len = 32379.2, overlap = 55.3125
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.65371e-05
PHY-3002 : Step(82): len = 34875.1, overlap = 55.0312
PHY-3002 : Step(83): len = 36166, overlap = 55.6875
PHY-3002 : Step(84): len = 35316.7, overlap = 52.3438
PHY-3002 : Step(85): len = 35206.7, overlap = 48.7188
PHY-3002 : Step(86): len = 34822.2, overlap = 44.2188
PHY-3002 : Step(87): len = 35159.8, overlap = 42.8125
PHY-3002 : Step(88): len = 35028.1, overlap = 43.5625
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 26%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.74061e-05
PHY-3002 : Step(89): len = 36681.5, overlap = 101.375
PHY-3002 : Step(90): len = 37440.2, overlap = 99.125
PHY-3002 : Step(91): len = 36613.2, overlap = 96.125
PHY-3002 : Step(92): len = 36707.5, overlap = 98.5
PHY-3002 : Step(93): len = 35242.8, overlap = 95.8438
PHY-3002 : Step(94): len = 35018.9, overlap = 99.7812
PHY-3002 : Step(95): len = 34253.6, overlap = 102.688
PHY-3002 : Step(96): len = 33772.8, overlap = 106.719
PHY-3002 : Step(97): len = 33199.1, overlap = 104.219
PHY-3002 : Step(98): len = 33199.1, overlap = 104.219
PHY-3002 : Step(99): len = 32702.9, overlap = 106.188
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.26463e-05
PHY-3002 : Step(100): len = 34052.6, overlap = 96.4375
PHY-3002 : Step(101): len = 34972.8, overlap = 95.6875
PHY-3002 : Step(102): len = 35176.2, overlap = 91.9375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.52926e-05
PHY-3002 : Step(103): len = 34950.7, overlap = 88.5312
PHY-3002 : Step(104): len = 35247, overlap = 84.375
PHY-3002 : Step(105): len = 35724.1, overlap = 82.375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000105643
PHY-3002 : Step(106): len = 36266.8, overlap = 82.4375
PHY-3002 : Step(107): len = 36914.4, overlap = 80.875
PHY-3002 : Step(108): len = 37425.4, overlap = 80.0938
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000175155
PHY-3002 : Step(109): len = 37221.8, overlap = 81.8125
PHY-3002 : Step(110): len = 37530.2, overlap = 77.1875
PHY-3002 : Step(111): len = 38266.8, overlap = 76.5625
PHY-3002 : Step(112): len = 39038.1, overlap = 72.7812
PHY-3002 : Step(113): len = 39077.8, overlap = 70.9375
PHY-3002 : Step(114): len = 38981.7, overlap = 69.25
PHY-3002 : Step(115): len = 39031.9, overlap = 67.125
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000329237
PHY-3002 : Step(116): len = 39492, overlap = 66.625
PHY-3002 : Step(117): len = 39893.8, overlap = 63.6875
PHY-3002 : Step(118): len = 40711.6, overlap = 64.125
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000532705
PHY-3002 : Step(119): len = 40711.9, overlap = 61.0938
PHY-3002 : Step(120): len = 40877.6, overlap = 61.5938
PHY-3002 : Step(121): len = 41205.2, overlap = 62.4062
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 62.41 peak overflow 1.88
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/2517.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 58416, over cnt = 317(2%), over = 1141, worst = 18
PHY-1001 : End global iterations;  0.215542s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (36.2%)

PHY-1001 : Congestion index: top1 = 57.43, top5 = 42.56, top10 = 36.57, top15 = 32.78.
PHY-1001 : End incremental global routing;  0.249442s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (31.3%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model fpga_top.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 11375, tnet num: 2515, tinst num: 2307, tnode num: 15896, tedge num: 18237.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.349873s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (53.6%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.651810s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (43.1%)

OPT-1001 : Current memory(MB): used = 187, reserve = 158, peak = 187.
OPT-1001 : End physical optimization;  0.675940s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (41.6%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 892 LUT to BLE ...
SYN-4008 : Packed 892 LUT and 191 SEQ to BLE.
SYN-4003 : Packing 1021 remaining SEQ's ...
SYN-4005 : Packed 659 SEQ with LUT/SLICE
SYN-4006 : 70 single LUT's are left
SYN-4006 : 362 single SEQ's are left
SYN-4011 : Packing model "fpga_top" (AL_USER_NORMAL) with 1254/1529 primitive instances ...
PHY-3001 : End packing;  0.155900s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (40.1%)

PHY-1001 : Populate physical database on model fpga_top.
RUN-1001 : There are total 950 instances
RUN-1001 : 457 mslices, 457 lslices, 27 pads, 0 brams, 1 dsps
RUN-1001 : There are total 2348 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 1797 nets have 2 pins
RUN-1001 : 373 nets have [3 - 5] pins
RUN-1001 : 67 nets have [6 - 10] pins
RUN-1001 : 31 nets have [11 - 20] pins
RUN-1001 : 67 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
PHY-3001 : design contains 948 instances, 914 slices, 35 macros(169 instances: 134 mslices 35 lslices)
PHY-3001 : Cell area utilization is 37%
PHY-3001 : After packing: Len = 45506.2, Over = 92.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 37%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.01306e-05
PHY-3002 : Step(122): len = 42712.5, overlap = 90.5
PHY-3002 : Step(123): len = 42915.8, overlap = 93.5
PHY-3002 : Step(124): len = 41953.8, overlap = 97.25
PHY-3002 : Step(125): len = 40883.9, overlap = 99.25
PHY-3002 : Step(126): len = 40192.8, overlap = 100
PHY-3002 : Step(127): len = 39764.6, overlap = 104.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.02612e-05
PHY-3002 : Step(128): len = 41157.3, overlap = 101.25
PHY-3002 : Step(129): len = 41952.4, overlap = 99
PHY-3002 : Step(130): len = 41972.3, overlap = 94.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.05224e-05
PHY-3002 : Step(131): len = 43288.8, overlap = 90.75
PHY-3002 : Step(132): len = 44462.1, overlap = 89.25
PHY-3002 : Step(133): len = 44326, overlap = 89
PHY-3002 : Step(134): len = 44333.1, overlap = 87.75
PHY-3002 : Step(135): len = 44561.7, overlap = 83
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000130285
PHY-3002 : Step(136): len = 45375.5, overlap = 82.25
PHY-3002 : Step(137): len = 46783.1, overlap = 80
PHY-3002 : Step(138): len = 47994.1, overlap = 76
PHY-3002 : Step(139): len = 47981.3, overlap = 73.5
PHY-3002 : Step(140): len = 48077.7, overlap = 73.25
PHY-3002 : Step(141): len = 48427.6, overlap = 65.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000222975
PHY-3002 : Step(142): len = 49126.4, overlap = 64.75
PHY-3002 : Step(143): len = 50172.5, overlap = 65.5
PHY-3002 : Step(144): len = 50621.5, overlap = 64.25
PHY-3002 : Step(145): len = 51150.8, overlap = 63.5
PHY-3002 : Step(146): len = 51483, overlap = 64.25
PHY-3002 : Step(147): len = 51647.8, overlap = 65.5
PHY-3002 : Step(148): len = 51652.2, overlap = 64.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000379436
PHY-3002 : Step(149): len = 52062.6, overlap = 62.5
PHY-3002 : Step(150): len = 52634.2, overlap = 63.25
PHY-3002 : Step(151): len = 53117.4, overlap = 59
PHY-3002 : Step(152): len = 53990.3, overlap = 56.25
PHY-3002 : Step(153): len = 54911.2, overlap = 53
PHY-3002 : Step(154): len = 55023, overlap = 55
PHY-3002 : Step(155): len = 54996.1, overlap = 55
PHY-3002 : Step(156): len = 54971.7, overlap = 56.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.340645s wall, 0.062500s user + 0.046875s system = 0.109375s CPU (32.1%)

PHY-3001 : Trial Legalized: Len = 62372.3
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 37%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000114348
PHY-3002 : Step(157): len = 55548.2, overlap = 36.5
PHY-3002 : Step(158): len = 53993.7, overlap = 44.5
PHY-3002 : Step(159): len = 52752.8, overlap = 48.75
PHY-3002 : Step(160): len = 51782.8, overlap = 51.75
PHY-3002 : Step(161): len = 51464.3, overlap = 52.5
PHY-3002 : Step(162): len = 51050, overlap = 52.5
PHY-3002 : Step(163): len = 50785.4, overlap = 55.25
PHY-3002 : Step(164): len = 50596.6, overlap = 55.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000222288
PHY-3002 : Step(165): len = 51239.7, overlap = 53
PHY-3002 : Step(166): len = 51727.5, overlap = 52.75
PHY-3002 : Step(167): len = 51911.1, overlap = 51.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000383244
PHY-3002 : Step(168): len = 52417.9, overlap = 50
PHY-3002 : Step(169): len = 53584.7, overlap = 48.75
PHY-3002 : Step(170): len = 54100.6, overlap = 47
PHY-3002 : Step(171): len = 54457, overlap = 49.25
PHY-3002 : Step(172): len = 54824.7, overlap = 49.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000620089
PHY-3002 : Step(173): len = 55104.9, overlap = 48
PHY-3002 : Step(174): len = 55593.6, overlap = 49.25
PHY-3002 : Step(175): len = 56408.4, overlap = 48.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004315s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 59624.1, Over = 0
PHY-3001 : Spreading special nets. 6 overflows in 930 tiles.
PHY-3001 : End spreading;  0.007390s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 9 instances has been re-located, deltaX = 4, deltaY = 8, maxDist = 2.
PHY-3001 : Final: Len = 59740.1, Over = 0
RUN-1003 : finish command "place" in  5.987534s wall, 1.562500s user + 0.500000s system = 2.062500s CPU (34.4%)

RUN-1004 : used memory is 163 MB, reserved memory is 133 MB, peak memory is 188 MB
RUN-1002 : start command "export_db FOC_Controller_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 950 instances
RUN-1001 : 457 mslices, 457 lslices, 27 pads, 0 brams, 1 dsps
RUN-1001 : There are total 2348 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 1797 nets have 2 pins
RUN-1001 : 373 nets have [3 - 5] pins
RUN-1001 : 67 nets have [6 - 10] pins
RUN-1001 : 31 nets have [11 - 20] pins
RUN-1001 : 67 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model fpga_top.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 9890, tnet num: 2346, tinst num: 948, tnode num: 13094, tedge num: 16168.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 457 mslices, 457 lslices, 27 pads, 0 brams, 1 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2346 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 1472 clock pins, and constraint 3198 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 80208, over cnt = 295(2%), over = 431, worst = 6
PHY-1002 : len = 82344, over cnt = 127(1%), over = 163, worst = 4
PHY-1002 : len = 84520, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 84672, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.407846s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (38.3%)

PHY-1001 : Congestion index: top1 = 50.62, top5 = 40.69, top10 = 36.19, top15 = 33.31.
PHY-1001 : End global routing;  0.458401s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (37.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 229, reserve = 200, peak = 229.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net I_clk_25m_dup_1 will be routed on clock mesh
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[0] is skipped due to 0 input or output
PHY-1001 : clock net u_mcu/hclk will be merged with clock u_pll/clk0_buf
PHY-1001 : clock net u_ahb_foc_controller/u_foc_controller/S_angle_position_clk_syn_4 will be merged with clock u_ahb_foc_controller/u_foc_controller/S_angle_position_clk
PHY-1001 : clock net u_ahb_foc_controller/u_foc_controller/S_angle_velocity_clk_syn_4 will be merged with clock u_ahb_foc_controller/u_foc_controller/S_angle_velocity_clk
PHY-1001 : net u_ahb_foc_controller/u_foc_controller/u_hall_encoder/u_divider/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 315, reserve = 288, peak = 315.
PHY-1001 : End build detailed router design. 1.874192s wall, 0.718750s user + 0.031250s system = 0.750000s CPU (40.0%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 22568, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 0.563932s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (36.0%)

PHY-1001 : Current memory(MB): used = 327, reserve = 300, peak = 327.
PHY-1001 : End phase 1; 0.565728s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (35.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 60% nets.
PHY-1001 : Routed 68% nets.
PHY-1001 : Routed 80% nets.
PHY-1001 : Routed 93% nets.
PHY-1022 : len = 278768, over cnt = 477(0%), over = 495, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 329, reserve = 302, peak = 330.
PHY-1001 : End initial routed; 2.525173s wall, 0.828125s user + 0.031250s system = 0.859375s CPU (34.0%)

PHY-1001 : Current memory(MB): used = 329, reserve = 302, peak = 330.
PHY-1001 : End phase 2; 2.525225s wall, 0.828125s user + 0.031250s system = 0.859375s CPU (34.0%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 257008, over cnt = 85(0%), over = 85, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 1.303778s wall, 0.562500s user + 0.000000s system = 0.562500s CPU (43.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 257040, over cnt = 17(0%), over = 17, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.144707s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (21.6%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 257168, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.043685s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 257200, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 4; 0.024094s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.frac_offset_valid[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.dsm_refclk[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.dsm_rst[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.ssc_en[0]
PHY-1001 : 169 feed throughs used by 86 nets
PHY-1001 : End commit to database; 0.388300s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (36.2%)

PHY-1001 : Current memory(MB): used = 345, reserve = 318, peak = 345.
PHY-1001 : End phase 3; 1.965718s wall, 0.765625s user + 0.000000s system = 0.765625s CPU (38.9%)

PHY-1003 : Routed, final wirelength = 257200
PHY-1001 : Current memory(MB): used = 345, reserve = 318, peak = 345.
PHY-1001 : End export database. 0.008048s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  7.059073s wall, 2.562500s user + 0.062500s system = 2.625000s CPU (37.2%)

RUN-1003 : finish command "route" in  8.036540s wall, 2.968750s user + 0.093750s system = 3.062500s CPU (38.1%)

RUN-1004 : used memory is 292 MB, reserved memory is 267 MB, peak memory is 345 MB
RUN-1002 : start command "report_area -io_info -file FOC_Controller_phy.area"
RUN-1001 : standard
***Report Model: fpga_top Device: SF1S60CG121I***

IO Statistics
#IO                        21
  #input                   10
  #output                  10
  #inout                    1

Utilization Statistics
#lut                     1278   out of   5824   21.94%
#reg                     1213   out of   5824   20.83%
#le                      1635
  #lut only               422   out of   1635   25.81%
  #reg only               357   out of   1635   21.83%
  #lut&reg                856   out of   1635   52.35%
#dsp                        1   out of     10   10.00%
#bram                       0   out of     26    0.00%
  #bram9k                   0
  #fifo9k                   0
#hard-ip                    1
  #mcu                      1   out of      1  100.00%
  #dsc                      0   out of      1    0.00%
  #dsi                      0   out of      2    0.00%
  #psram controller         0   out of      2    0.00%
#pad                       21   out of     55   38.18%
  #ireg                     0
  #oreg                     5
  #treg                     1
#pll                        1   out of      2   50.00%
#gclk                       3   out of     16   18.75%

Clock Resource Statistics
Index     ClockNet                                                              Type               DriverType         Driver                                                                      Fanout
#1        u_pll/clk0_buf                                                        GCLK               pll                u_pll/pll_inst.clkc0                                                        574
#2        u_ahb_foc_controller/u_foc_controller/u_hall_encoder/u_divider/clk    GCLK               pll                u_pll/pll_inst.clkc1                                                        128
#3        u_ahb_foc_controller/u_foc_controller/S_angle_position_clk            GCLK               lslice             u_ahb_foc_controller/u_foc_controller/S_angle_position_clk_reg_syn_12.q1    21
#4        u_ahb_foc_controller/u_foc_controller/S_angle_velocity_clk            GCLK               lslice             u_ahb_foc_controller/u_foc_controller/S_angle_velocity_clk_reg_syn_9.q1     18
#5        I_clk_25m_dup_1                                                       GCLK               io                 I_clk_25m_syn_2.di                                                          1


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
  I_clk_25m       INPUT         D7        LVCMOS18          N/A          PULLUP       NONE     
   I_hall_u       INPUT        G10        LVCMOS18          N/A          PULLUP       NONE     
   I_hall_v       INPUT        H11        LVCMOS18          N/A          PULLUP       NONE     
   I_hall_w       INPUT        H10        LVCMOS18          N/A          PULLUP       NONE     
  I_jtag_tck      INPUT         C7        LVCMOS18          N/A          PULLUP       NONE     
  I_jtag_tdi      INPUT         D5        LVCMOS18          N/A          PULLUP       NONE     
  I_jtag_tms      INPUT         D6        LVCMOS18          N/A          PULLUP       NONE     
    I_rstn        INPUT         J2        LVCMOS18          N/A          PULLUP       NONE     
  I_spi_miso      INPUT         B9        LVCMOS18          N/A          PULLUP       NONE     
  I_uart_rx       INPUT         E4        LVCMOS18          N/A          PULLUP       NONE     
  O_i2c_scl      OUTPUT         G3        LVCMOS18           8            NONE        OREG     
  O_jtag_tdo     OUTPUT         C6        LVCMOS18           8            NONE        NONE     
   O_pwm_a       OUTPUT        C10        LVCMOS18           8            NONE        NONE     
   O_pwm_b       OUTPUT        C11        LVCMOS18           8            NONE        NONE     
   O_pwm_c       OUTPUT        E11        LVCMOS18           8            NONE        NONE     
   O_pwm_en      OUTPUT        F11        LVCMOS18           8            NONE        NONE     
  O_spi_mosi     OUTPUT         B8        LVCMOS18           8            NONE        OREG     
  O_spi_sck      OUTPUT         A9        LVCMOS18           8            NONE        OREG     
   O_spi_ss      OUTPUT         A8        LVCMOS18           8            NONE        OREG     
  O_uart_tx      OUTPUT         A4        LVCMOS18           8            NONE        NONE     
  IO_i2c_sda      INOUT         H3        LVCMOS18           8           PULLUP     OREG;TREG  
  hold_n_io3     OUTPUT        S6_1       LVCMOS18           8            NONE        NONE     
   mosi_io0       INOUT        S6_5       LVCMOS18           8           PULLUP       NONE     

Report Hierarchy Area:
+------------------------------------------------------------------------------------------------+
|Instance               |Module             |le     |lut     |ripple  |seq     |bram    |dsp     |
+------------------------------------------------------------------------------------------------+
|top                    |fpga_top           |1635   |1109    |169     |1219    |0       |1       |
|  u_ahb_foc_controller |ahb_foc_controller |1627   |1105    |165     |1211    |0       |1       |
|    u_foc_controller   |foc_controller     |668    |446     |165     |264     |0       |1       |
|      u_adc_ad7928     |adc_ad7928         |55     |51      |4       |24      |0       |0       |
|      u_as5600_encoder |as5600_encoder     |277    |177     |85      |72      |0       |1       |
|        u_as5600_read  |i2c_register_read  |276    |176     |85      |72      |0       |0       |
|      u_hall_encoder   |hall_encoder       |179    |114     |33      |94      |0       |0       |
|        u_divider      |Divider            |110    |69      |18      |67      |0       |0       |
|  u_mcu                |MCU                |0      |0       |0       |0       |0       |0       |
|  u_pll                |pll                |0      |0       |0       |0       |0       |0       |
+------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       1776  
    #2          2       212   
    #3          3       113   
    #4          4        47   
    #5        5-10       68   
    #6        11-50      94   
    #7       51-100      1    
    #8       101-500     5    
    #9        >500       1    
  Average     2.92            

RUN-1002 : start command "export_db FOC_Controller_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid FOC_Controller_inst.bid"
RUN-1002 : start command "bitgen -bit FOC_Controller.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 12 threads.
BIT-1002 : Init instances completely, inst num: 948
BIT-1002 : Init pips with 12 threads.
BIT-1002 : Init pips completely, net num: 2348, pip num: 22338
BIT-1002 : Init feedthrough with 12 threads.
BIT-1002 : Init feedthrough completely, num: 169
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 727 valid insts, and 59856 bits set as '1'.
BIT-1004 : Generate bits file FOC_Controller.bit.
RUN-1003 : finish command "bitgen -bit FOC_Controller.bit" in  2.290948s wall, 8.265625s user + 0.046875s system = 8.312500s CPU (362.8%)

RUN-1004 : used memory is 294 MB, reserved memory is 271 MB, peak memory is 476 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20231111_142433.log"
