# Compile of adder.v was successful.
# Compile of Controller.v failed with 1 errors.
# Compile of Counter.v was successful.
# Compile of Datapath.v was successful.
# Compile of exponential.v was successful.
# Compile of LUTExp.v was successful.
# Compile of multiplier.v was successful.
# Compile of mux2to1.v was successful.
# Compile of register.v was successful.
# Compile of register18.v was successful.
# Compile of testBench.v was successful.
# 11 compiles, 1 failed with 1 error.
# Compile of adder.v was successful.
# Compile of Controller.v failed with 1 errors.
# Compile of Counter.v was successful.
# Compile of Datapath.v was successful.
# Compile of exponential.v was successful.
# Compile of LUTExp.v was successful.
# Compile of multiplier.v was successful.
# Compile of mux2to1.v was successful.
# Compile of register.v was successful.
# Compile of register18.v was successful.
# Compile of testBench.v was successful.
# 11 compiles, 1 failed with 1 error.
# Compile of adder.v was successful.
# Compile of Controller.v was successful.
# Compile of Counter.v was successful.
# Compile of Datapath.v was successful.
# Compile of exponential.v was successful.
# Compile of LUTExp.v was successful.
# Compile of multiplier.v was successful.
# Compile of mux2to1.v was successful.
# Compile of register.v was successful.
# Compile of register18.v was successful.
# Compile of testBench.v was successful.
# 11 compiles, 0 failed with no errors.
vsim -gui work.cosh_tb
# vsim -gui work.cosh_tb 
# Start time: 12:03:49 on Jun 21,2022
# Loading work.cosh_tb
# Loading work.exponential
# Loading work.controller
# Loading work.datapath
# Loading work.register
# ** Error (suppressible): (vsim-3009) [TSCALE] - Module 'cosh_tb' does not have a timeunit/timeprecision specification in effect, but other modules do.
#    Time: 0 ps  Iteration: 0  Instance: /cosh_tb/cosh/dP/regx File: D:/Documents/spring 1401/DLD/CA/CA06/final-ca-DLD/register.v
# Loading work.counter
# Loading work.LUT
# Loading work.mux2to1
# Loading work.multiplier
# Loading work.adder
# Loading work.register18
# Error loading design
# End time: 12:03:49 on Jun 21,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 7
# Compile of adder.v was successful.
# Compile of Controller.v was successful.
# Compile of Counter.v was successful.
# Compile of Datapath.v was successful.
# Compile of exponential.v was successful.
# Compile of LUTExp.v was successful.
# Compile of multiplier.v was successful.
# Compile of mux2to1.v was successful.
# Compile of register.v was successful.
# Compile of register18.v was successful.
# Compile of testBench.v was successful.
# 11 compiles, 0 failed with no errors.
vsim -gui work.testBench
# vsim -gui work.testBench 
# Start time: 12:04:56 on Jun 21,2022
# Loading work.testBench
# Loading work.exponential
# Loading work.controller
# Loading work.datapath
# Loading work.register
# Loading work.counter
# Loading work.LUT
# Loading work.mux2to1
# Loading work.multiplier
# Loading work.adder
# Loading work.register18
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'cosh'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testBench/cosh File: D:/Documents/spring 1401/DLD/CA/CA06/final-ca-DLD/testBench.v Line: 8
# ** Error: (vsim-3063) Port 'x_in' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /testBench/cosh File: D:/Documents/spring 1401/DLD/CA/CA06/final-ca-DLD/testBench.v Line: 8
# ** Error: (vsim-3063) Port 'result' not found in the connected module (6th connection).
#    Time: 0 ps  Iteration: 0  Instance: /testBench/cosh File: D:/Documents/spring 1401/DLD/CA/CA06/final-ca-DLD/testBench.v Line: 8
# ** Warning: (vsim-3722) D:/Documents/spring 1401/DLD/CA/CA06/final-ca-DLD/testBench.v(8): [TFMPC] - Missing connection for port 'x'.
# ** Warning: (vsim-3722) D:/Documents/spring 1401/DLD/CA/CA06/final-ca-DLD/testBench.v(8): [TFMPC] - Missing connection for port 'intpart'.
# ** Warning: (vsim-3722) D:/Documents/spring 1401/DLD/CA/CA06/final-ca-DLD/testBench.v(8): [TFMPC] - Missing connection for port 'fracpart'.
# Error loading design
# End time: 12:04:57 on Jun 21,2022, Elapsed time: 0:00:01
# Errors: 2, Warnings: 6
# Compile of adder.v was successful.
# Compile of Controller.v was successful.
# Compile of Counter.v was successful.
# Compile of Datapath.v was successful.
# Compile of exponential.v was successful.
# Compile of LUTExp.v was successful.
# Compile of multiplier.v was successful.
# Compile of mux2to1.v was successful.
# Compile of register.v was successful.
# Compile of register18.v was successful.
# Compile of testBench.v was successful.
# 11 compiles, 0 failed with no errors.
vsim -gui work.testBench
# vsim -gui work.testBench 
# Start time: 12:12:56 on Jun 21,2022
# Loading work.testBench
# Loading work.exponential
# Loading work.controller
# Loading work.datapath
# Loading work.register
# Loading work.counter
# Loading work.LUT
# Loading work.mux2to1
# Loading work.multiplier
# Loading work.adder
# Loading work.register18
add wave -position insertpoint sim:/testBench/*
run -all
# Break key hit
# Break in Module testBench at D:/Documents/spring 1401/DLD/CA/CA06/final-ca-DLD/testBench.v line 16
quit -sim
# End time: 12:14:55 on Jun 21,2022, Elapsed time: 0:01:59
# Errors: 0, Warnings: 2
# Compile of adder.v was successful.
# Compile of Controller.v was successful.
# Compile of Counter.v was successful.
# Compile of Datapath.v was successful.
# Compile of exponential.v was successful.
# Compile of LUTExp.v was successful.
# Compile of multiplier.v was successful.
# Compile of mux2to1.v was successful.
# Compile of register.v was successful.
# Compile of register18.v was successful.
# Compile of testBench.v was successful.
# 11 compiles, 0 failed with no errors.
vsim -gui work.testBench
# vsim -gui work.testBench 
# Start time: 12:15:08 on Jun 21,2022
# Loading work.testBench
# Loading work.exponential
# Loading work.controller
# Loading work.datapath
# Loading work.register
# Loading work.counter
# Loading work.LUT
# Loading work.mux2to1
# Loading work.multiplier
# Loading work.adder
# Loading work.register18
# WARNING: No extended dataflow license exists
add wave -position insertpoint sim:/testBench/*
run -all
# ** Note: $stop    : D:/Documents/spring 1401/DLD/CA/CA06/final-ca-DLD/testBench.v(23)
#    Time: 450 ns  Iteration: 0  Instance: /testBench
# Break in Module testBench at D:/Documents/spring 1401/DLD/CA/CA06/final-ca-DLD/testBench.v line 23
quit -sim
# End time: 12:17:15 on Jun 21,2022, Elapsed time: 0:02:07
# Errors: 0, Warnings: 2
# Compile of adder.v was successful.
# Compile of Controller.v was successful.
# Compile of Counter.v was successful.
# Compile of Datapath.v was successful.
# Compile of exponential.v was successful.
# Compile of LUTExp.v was successful.
# Compile of multiplier.v was successful.
# Compile of mux2to1.v was successful.
# Compile of register.v was successful.
# Compile of register18.v was successful.
# Compile of testBench.v was successful.
# 11 compiles, 0 failed with no errors.
vsim -gui work.testBench
# vsim -gui work.testBench 
# Start time: 12:17:24 on Jun 21,2022
# Loading work.testBench
# Loading work.exponential
# Loading work.controller
# Loading work.datapath
# Loading work.register
# Loading work.counter
# Loading work.LUT
# Loading work.mux2to1
# Loading work.multiplier
# Loading work.adder
# Loading work.register18
# WARNING: No extended dataflow license exists
add wave -position insertpoint sim:/testBench/*
run -all
# ** Note: $stop    : D:/Documents/spring 1401/DLD/CA/CA06/final-ca-DLD/testBench.v(23)
#    Time: 650 ns  Iteration: 0  Instance: /testBench
# Break in Module testBench at D:/Documents/spring 1401/DLD/CA/CA06/final-ca-DLD/testBench.v line 23
quit -sim
# End time: 12:18:35 on Jun 21,2022, Elapsed time: 0:01:11
# Errors: 0, Warnings: 2
# Compile of adder.v was successful.
# Compile of Controller.v was successful.
# Compile of Counter.v was successful.
# Compile of Datapath.v was successful.
# Compile of exponential.v was successful.
# Compile of LUTExp.v was successful.
# Compile of multiplier.v was successful.
# Compile of mux2to1.v was successful.
# Compile of register.v was successful.
# Compile of register18.v was successful.
# Compile of testBench.v was successful.
# 11 compiles, 0 failed with no errors.
vsim -gui work.testBench
# vsim -gui work.testBench 
# Start time: 12:19:24 on Jun 21,2022
# Loading work.testBench
# Loading work.exponential
# Loading work.controller
# Loading work.datapath
# Loading work.register
# Loading work.counter
# Loading work.LUT
# Loading work.mux2to1
# Loading work.multiplier
# Loading work.adder
# Loading work.register18
add wave -position insertpoint sim:/testBench/*
run -all
# ** Note: $stop    : D:/Documents/spring 1401/DLD/CA/CA06/final-ca-DLD/testBench.v(23)
#    Time: 550 ns  Iteration: 0  Instance: /testBench
# Break in Module testBench at D:/Documents/spring 1401/DLD/CA/CA06/final-ca-DLD/testBench.v line 23
