{"vcs1":{"timestamp_begin":1684315992.113985540, "rt":1.31, "ut":0.41, "st":0.20}}
{"vcselab":{"timestamp_begin":1684315993.511883623, "rt":1.21, "ut":0.44, "st":0.17}}
{"link":{"timestamp_begin":1684315994.796737302, "rt":0.46, "ut":0.22, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684315991.473757050}
{"VCS_COMP_START_TIME": 1684315991.473757050}
{"VCS_COMP_END_TIME": 1684315996.835776540}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330596}}
{"stitch_vcselab": {"peak_mem": 211880}}
