.TH "omap3_noncore_dpll_set_rate" 9 "omap3_noncore_dpll_set_rate" "May 2021" "Kernel Hacker's Manual" LINUX
.SH NAME
omap3_noncore_dpll_set_rate \- set rate for a DPLL clock
.SH SYNOPSIS
.B "int" omap3_noncore_dpll_set_rate
.BI "(struct clk_hw *hw "  ","
.BI "unsigned long rate "  ","
.BI "unsigned long parent_rate "  ");"
.SH ARGUMENTS
.IP "hw" 12
pointer to the clock to set parent for
.IP "rate" 12
target rate for the clock
.IP "parent_rate" 12
rate of the parent clock
.SH "DESCRIPTION"
Sets rate for a DPLL clock. First checks if the clock parent is
reference clock (in bypass mode, the rate of the clock can't be
changed) and proceeds with the rate change operation. Returns 0
with success, negative error value otherwise.
