# Reading pref.tcl
# ERROR: No extended dataflow license exists
# do ParityCheck_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/Miguel Portela/Desktop/LIC/Hardware/Serial Score Controller/Serial Receiver/Parity Check/ParityCheck.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:46:06 on May 18,2024
# vcom -reportprogress 300 -93 -work work C:/Users/Miguel Portela/Desktop/LIC/Hardware/Serial Score Controller/Serial Receiver/Parity Check/ParityCheck.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ParityCheck
# -- Compiling architecture behavioral of ParityCheck
# End time: 18:46:06 on May 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Miguel Portela/Desktop/LIC/Hardware/Serial Score Controller/Serial Receiver/Parity Check/paritycheck_counter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:46:06 on May 18,2024
# vcom -reportprogress 300 -93 -work work C:/Users/Miguel Portela/Desktop/LIC/Hardware/Serial Score Controller/Serial Receiver/Parity Check/paritycheck_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ParityCheck_Counter
# -- Compiling architecture behavioral of ParityCheck_Counter
# End time: 18:46:06 on May 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Miguel Portela/Desktop/LIC/Hardware/Serial Score Controller/Serial Receiver/Parity Check/paritycheck_counter_adder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:46:06 on May 18,2024
# vcom -reportprogress 300 -93 -work work C:/Users/Miguel Portela/Desktop/LIC/Hardware/Serial Score Controller/Serial Receiver/Parity Check/paritycheck_counter_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ParityCheck_Counter_Adder
# -- Compiling architecture behavioral of ParityCheck_Counter_Adder
# End time: 18:46:06 on May 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Miguel Portela/Desktop/LIC/Hardware/Serial Score Controller/Serial Receiver/Parity Check/paritycheck_counter_adder_fulladder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:46:06 on May 18,2024
# vcom -reportprogress 300 -93 -work work C:/Users/Miguel Portela/Desktop/LIC/Hardware/Serial Score Controller/Serial Receiver/Parity Check/paritycheck_counter_adder_fulladder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ParityCheck_Counter_Adder_FullAdder
# -- Compiling architecture behavioral of ParityCheck_Counter_Adder_FullAdder
# End time: 18:46:06 on May 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Miguel Portela/Desktop/LIC/Hardware/Serial Score Controller/Serial Receiver/Parity Check/paritycheck_counter_reg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:46:07 on May 18,2024
# vcom -reportprogress 300 -93 -work work C:/Users/Miguel Portela/Desktop/LIC/Hardware/Serial Score Controller/Serial Receiver/Parity Check/paritycheck_counter_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ParityCheck_Counter_Reg
# -- Compiling architecture behavioral of ParityCheck_Counter_Reg
# End time: 18:46:07 on May 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Miguel Portela/Desktop/LIC/Hardware/Serial Score Controller/Serial Receiver/Parity Check/paritycheck_counter_reg_ffd.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:46:07 on May 18,2024
# vcom -reportprogress 300 -93 -work work C:/Users/Miguel Portela/Desktop/LIC/Hardware/Serial Score Controller/Serial Receiver/Parity Check/paritycheck_counter_reg_ffd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ParityCheck_Counter_Reg_FFD
# -- Compiling architecture behavioral of ParityCheck_Counter_Reg_FFD
# End time: 18:46:07 on May 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vcom -reportprogress 300 -work work {C:/Users/Miguel Portela/Desktop/LIC/TestBench/Serial Score Controller/Serial Receiver/Parity Check/ParityCheck_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:46:16 on May 18,2024
# vcom -reportprogress 300 -work work C:/Users/Miguel Portela/Desktop/LIC/TestBench/Serial Score Controller/Serial Receiver/Parity Check/ParityCheck_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ParityCheck_tb
# -- Compiling architecture behavioral of ParityCheck_tb
# ** Warning: C:/Users/Miguel Portela/Desktop/LIC/TestBench/Serial Score Controller/Serial Receiver/Parity Check/ParityCheck_tb.vhd(17): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# End time: 18:46:16 on May 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vsim work.paritycheck_tb
# vsim work.paritycheck_tb 
# Start time: 18:46:20 on May 18,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.paritycheck_tb(behavioral)
# Loading work.paritycheck(behavioral)
# Loading work.paritycheck_counter(behavioral)
# Loading work.paritycheck_counter_adder(behavioral)
# Loading work.paritycheck_counter_adder_fulladder(behavioral)
# Loading work.paritycheck_counter_reg(behavioral)
# Loading work.paritycheck_counter_reg_ffd(behavioral)
add wave -position insertpoint  \
sim:/paritycheck_tb/data_tb \
sim:/paritycheck_tb/clk_tb \
sim:/paritycheck_tb/init_tb \
sim:/paritycheck_tb/err_tb
add wave -position insertpoint  \
sim:/paritycheck_tb/UUT/ParityCheckCounter_U0/term0
run
# End time: 18:47:30 on May 18,2024, Elapsed time: 0:01:10
# Errors: 0, Warnings: 0
