//! Support for translation of RHDL circuits to HDL (e.g., Verilog) code
pub mod asynchronous;
pub mod synchronous;
