_ = require 'lodash'
{in_port,out_port} = require './port_def'

class PortSimple extends Module
  constructor: ->
    super()
    

    Port(
      din: input(5)
      dout: output(5)
      dout_arr: Array.from({ length: 5 }, () => output(5))
      din_arr: @createArray(5,()=>input(5))
      bus:
        data:
          din: input(5)
          dout: output(5)
      compose: [
        out_port
        in_port
      ]
      vec_port: output(10).asVec(1024)
    )

    Mem(
      vec_port: vec(10,1024)
    )


  build: ->
    assign(@dout(3,2)) = @din(4:3)
    assign(@dout(2:0)) = @din(0,3)
    assign(@bus.data.dout) = ~ @bus.data.din
    for i in _.range(5)
      assign @dout_arr[i] = @din_arr[i]

    tmp= $ @compose[1].enable
    assign(@compose[0].dout) = @compose[1].din+ tmp

    Net(dummy,10)
    always
      @vec_port.set(0x1, $ 0x111)
      @vec_port.set(0x200, $ 0x222)
      assign(dummy) => $ @vec_port.get(0x1)+ @vec_port.get(@din)

class tb extends Module
  constructor: ->
    super()

    Mixin importLib('verilog_helpers.chdl')

    CellMap(dut:new PortSimple())

    Channel(
      din: channel()
      dout: channel()
      din_arr: channel()
      dout_arr: channel()
      bus: channel()
      compose: channel()
      )


    @dut.bind(
      din: @din
      dout: @dout
      din_arr: @din_arr
      dout_arr: @dout_arr
      bus: @bus
      compose: @compose
    )

  build: ->
    initial
      $sequence()
      .delay(10) =>
        assign @din= 0x1a
        assign @bus.data.din=0x15
        for i in _.range(5)
          assign @din_arr[i] = i
        assign @compose[1].enable=1
        assign @compose[1].din=0xa
      .delay(10) =>
        @assert_eq(@dout,0x1a)
        @assert_eq(@bus.data.dout,0b1010)
        for i in _.range(5)
          @assert_eq(@dout_arr[i], i)
        @assert_eq(@compose[0].dout,0xb)
      .delay(10) =>
        @assert_report()
      .end()

module.exports=tb
