Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Sep 27 20:04:25 2025
| Host         : HOME-PC running 64-bit major release  (build 9200)
| Command      : report_utilization -file TimeCardTop_utilization_synth.rpt -pb TimeCardTop_utilization_synth.pb
| Design       : TimeCardTop
| Device       : xc7a100tfgg484-1
| Speed File   : -1
| Design State : Synthesized
-----------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Memory
3. DSP
4. IO and GT Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists

1. Slice Logic
--------------

+-------------------------+------+-------+------------+-----------+-------+
|        Site Type        | Used | Fixed | Prohibited | Available | Util% |
+-------------------------+------+-------+------------+-----------+-------+
| Slice LUTs*             |  109 |     0 |          0 |     63400 |  0.17 |
|   LUT as Logic          |  109 |     0 |          0 |     63400 |  0.17 |
|   LUT as Memory         |    0 |     0 |          0 |     19000 |  0.00 |
| Slice Registers         |   85 |     0 |          0 |    126800 |  0.07 |
|   Register as Flip Flop |   85 |     0 |          0 |    126800 |  0.07 |
|   Register as Latch     |    0 |     0 |          0 |    126800 |  0.00 |
| F7 Muxes                |    0 |     0 |          0 |     31700 |  0.00 |
| F8 Muxes                |    0 |     0 |          0 |     15850 |  0.00 |
+-------------------------+------+-------+------------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 2     |          Yes |           - |          Set |
| 83    |          Yes |           - |        Reset |
| 0     |          Yes |         Set |            - |
| 0     |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Memory
---------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| Block RAM Tile |    0 |     0 |          0 |       135 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |          0 |       135 |  0.00 |
|   RAMB18       |    0 |     0 |          0 |       270 |  0.00 |
+----------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


3. DSP
------

+-----------+------+-------+------------+-----------+-------+
| Site Type | Used | Fixed | Prohibited | Available | Util% |
+-----------+------+-------+------------+-----------+-------+
| DSPs      |    0 |     0 |          0 |       240 |  0.00 |
+-----------+------+-------+------------+-----------+-------+


4. IO and GT Specific
---------------------

+-----------------------------+------+-------+------------+-----------+-------+
|          Site Type          | Used | Fixed | Prohibited | Available | Util% |
+-----------------------------+------+-------+------------+-----------+-------+
| Bonded IOB                  |   90 |     0 |          0 |       285 | 31.58 |
| Bonded IPADs                |    0 |     0 |          0 |        14 |  0.00 |
| Bonded OPADs                |    0 |     0 |          0 |         8 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |          0 |         6 |  0.00 |
| PHASER_REF                  |    0 |     0 |          0 |         6 |  0.00 |
| OUT_FIFO                    |    0 |     0 |          0 |        24 |  0.00 |
| IN_FIFO                     |    0 |     0 |          0 |        24 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |          0 |         6 |  0.00 |
| IBUFDS                      |    1 |     0 |          0 |       274 |  0.36 |
| GTPE2_CHANNEL               |    0 |     0 |          0 |         4 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |          0 |        24 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |          0 |        24 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |          0 |       300 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |          0 |         2 |  0.00 |
| ILOGIC                      |    0 |     0 |          0 |       285 |  0.00 |
| OLOGIC                      |    0 |     0 |          0 |       285 |  0.00 |
+-----------------------------+------+-------+------------+-----------+-------+


5. Clocking
-----------

+------------+------+-------+------------+-----------+-------+
|  Site Type | Used | Fixed | Prohibited | Available | Util% |
+------------+------+-------+------------+-----------+-------+
| BUFGCTRL   |    0 |     0 |          0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |          0 |        24 |  0.00 |
| MMCME2_ADV |    0 |     0 |          0 |         6 |  0.00 |
| PLLE2_ADV  |    0 |     0 |          0 |         6 |  0.00 |
| BUFMRCE    |    0 |     0 |          0 |        12 |  0.00 |
| BUFHCE     |    0 |     0 |          0 |        96 |  0.00 |
| BUFR       |    1 |     0 |          0 |        24 |  4.17 |
+------------+------+-------+------------+-----------+-------+


6. Specific Feature
-------------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |          0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |          0 |         2 |  0.00 |
| PCIE_2_1    |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE2   |    0 |     0 |          0 |         1 |  0.00 |
| XADC        |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


7. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDCE     |   83 |        Flop & Latch |
| OBUF     |   50 |                  IO |
| LUT1     |   43 |                 LUT |
| LUT6     |   39 |                 LUT |
| IBUF     |   33 |                  IO |
| LUT2     |   29 |                 LUT |
| CARRY4   |   22 |          CarryLogic |
| OBUFT    |   12 |                  IO |
| LUT5     |    6 |                 LUT |
| LUT4     |    5 |                 LUT |
| OBUFDS   |    4 |                  IO |
| LUT3     |    3 |                 LUT |
| INV      |    2 |                 LUT |
| FDPE     |    2 |        Flop & Latch |
| IBUFDS   |    1 |                  IO |
| BUFR     |    1 |               Clock |
+----------+------+---------------------+


8. Black Boxes
--------------

+------------------------------------+------+
|              Ref Name              | Used |
+------------------------------------+------+
| TimeCard_xbar_3                    |    1 |
| TimeCard_xbar_2                    |    1 |
| TimeCard_xbar_1                    |    1 |
| TimeCard_xbar_0                    |    1 |
| TimeCard_util_ds_buf_1_0           |    1 |
| TimeCard_util_ds_buf_0_0           |    1 |
| TimeCard_tier2_xbar_2_0            |    1 |
| TimeCard_tier2_xbar_1_0            |    1 |
| TimeCard_tier2_xbar_0_0            |    1 |
| TimeCard_proc_sys_reset_2_0        |    1 |
| TimeCard_proc_sys_reset_1_0        |    1 |
| TimeCard_proc_sys_reset_0_0        |    1 |
| TimeCard_clk_wiz_2_0               |    1 |
| TimeCard_clk_wiz_1_0               |    1 |
| TimeCard_clk_wiz_0_0               |    1 |
| TimeCard_axi_uart16550_reserved_0  |    1 |
| TimeCard_axi_uart16550_mac_0       |    1 |
| TimeCard_axi_uart16550_gnss2_0     |    1 |
| TimeCard_axi_uart16550_gnss1_0     |    1 |
| TimeCard_axi_uart16550_ext_0       |    1 |
| TimeCard_axi_quad_spi_flash_0      |    1 |
| TimeCard_axi_pcie_0_0              |    1 |
| TimeCard_axi_iic_rgb_0             |    1 |
| TimeCard_axi_iic_eeprom_0          |    1 |
| TimeCard_axi_iic_0                 |    1 |
| TimeCard_axi_hwicap_0_0            |    1 |
| TimeCard_axi_gpio_rgb_0            |    1 |
| TimeCard_axi_gpio_gnss_mac_0       |    1 |
| TimeCard_axi_gpio_ext_0            |    1 |
| TimeCard_auto_rs_0                 |    1 |
| TimeCard_auto_pc_0                 |    1 |
| TimeCard_auto_ds_0                 |    1 |
| TimeCard_auto_cc_9                 |    1 |
| TimeCard_auto_cc_8                 |    1 |
| TimeCard_auto_cc_7                 |    1 |
| TimeCard_auto_cc_6                 |    1 |
| TimeCard_auto_cc_5                 |    1 |
| TimeCard_auto_cc_4                 |    1 |
| TimeCard_auto_cc_3                 |    1 |
| TimeCard_auto_cc_2                 |    1 |
| TimeCard_auto_cc_15                |    1 |
| TimeCard_auto_cc_14                |    1 |
| TimeCard_auto_cc_13                |    1 |
| TimeCard_auto_cc_12                |    1 |
| TimeCard_auto_cc_11                |    1 |
| TimeCard_auto_cc_10                |    1 |
| TimeCard_auto_cc_1                 |    1 |
| TimeCard_auto_cc_0                 |    1 |
| TimeCard_TC_TodSlave_0_0           |    1 |
| TimeCard_TC_Timestamper_Gnss1Pps_0 |    1 |
| TimeCard_TC_Timestamper_FpgaPps_0  |    1 |
| TimeCard_TC_Timestamper_4_0        |    1 |
| TimeCard_TC_Timestamper_3_0        |    1 |
| TimeCard_TC_Timestamper_2_0        |    1 |
| TimeCard_TC_Timestamper_1_0        |    1 |
| TimeCard_TC_SmaSelector_0_0        |    1 |
| TimeCard_TC_SignalGenerator_4_0    |    1 |
| TimeCard_TC_SignalGenerator_3_0    |    1 |
| TimeCard_TC_SignalGenerator_2_0    |    1 |
| TimeCard_TC_SignalGenerator_1_0    |    1 |
| TimeCard_TC_PpsSourceSelector_1_0  |    1 |
| TimeCard_TC_PpsSourceSelector_0_0  |    1 |
| TimeCard_TC_PpsSlave_0_0           |    1 |
| TimeCard_TC_PpsGenerator_0_0       |    1 |
| TimeCard_TC_MsiIrq_0_0             |    1 |
| TimeCard_TC_FrequencyCounter_4_0   |    1 |
| TimeCard_TC_FrequencyCounter_3_0   |    1 |
| TimeCard_TC_FrequencyCounter_2_0   |    1 |
| TimeCard_TC_FrequencyCounter_1_0   |    1 |
| TimeCard_TC_FpgaVersion_0_0        |    1 |
| TimeCard_TC_DummyAxiSlave_4_0      |    1 |
| TimeCard_TC_DummyAxiSlave_3_0      |    1 |
| TimeCard_TC_DummyAxiSlave_2_0      |    1 |
| TimeCard_TC_DummyAxiSlave_1_0      |    1 |
| TimeCard_TC_DummyAxiSlave_0_0      |    1 |
| TimeCard_TC_CoreList_0_0           |    1 |
| TimeCard_TC_ConfMaster_0_0         |    1 |
| TimeCard_TC_ClockDetector_0_0      |    1 |
| TimeCard_TC_AdjustableClock_0_0    |    1 |
| TimeCard_BufgMux_IPI_2_0           |    1 |
| TimeCard_BufgMux_IPI_1_0           |    1 |
| TimeCard_BufgMux_IPI_0_0           |    1 |
+------------------------------------+------+


9. Instantiated Netlists
------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


