{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 12 16:34:05 2025 " "Info: Processing started: Fri Dec 12 16:34:05 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off sifo3 -c sifo3 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off sifo3 -c sifo3 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "inclock " "Info: Assuming node \"inclock\" is an undefined clock" {  } { { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { -48 -64 104 -32 "inclock" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inclock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "write " "Info: Assuming node \"write\" is an undefined clock" {  } { { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { 560 -112 56 576 "write" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "write" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "read " "Info: Assuming node \"read\" is an undefined clock" {  } { { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { 576 -112 56 592 "read" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "read" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "outclock " "Info: Assuming node \"outclock\" is an undefined clock" {  } { { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { 200 -112 56 216 "outclock" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "outclock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "rom_ram " "Info: Assuming node \"rom_ram\" is an undefined clock" {  } { { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { -24 -64 104 -8 "rom_ram" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "rom_ram" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "6 " "Warning: Found 6 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst5 " "Info: Detected gated clock \"inst5\" as buffer" {  } { { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { 216 216 280 264 "inst5" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst16 " "Info: Detected gated clock \"inst16\" as buffer" {  } { { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { 288 136 200 336 "inst16" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst16" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst3 " "Info: Detected gated clock \"inst3\" as buffer" {  } { { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { 240 1048 1112 288 "inst3" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst4 " "Info: Detected gated clock \"inst4\" as buffer" {  } { { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { 168 1048 1112 216 "inst4" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst15~0 " "Info: Detected gated clock \"inst15~0\" as buffer" {  } { { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { 536 1256 1320 584 "inst15" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst15~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst21 " "Info: Detected gated clock \"inst21\" as buffer" {  } { { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { -16 440 504 32 "inst21" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst21" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "inclock register Block1:inst7\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_poi:auto_generated\|safe_q\[2\] register Block1:inst7\|lpm_dff0:buf0\|lpm_ff:lpm_ff_component\|dffs\[7\] 287.69 MHz 3.476 ns Internal " "Info: Clock \"inclock\" has Internal fmax of 287.69 MHz between source register \"Block1:inst7\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_poi:auto_generated\|safe_q\[2\]\" and destination register \"Block1:inst7\|lpm_dff0:buf0\|lpm_ff:lpm_ff_component\|dffs\[7\]\" (period= 3.476 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.295 ns + Longest register register " "Info: + Longest register to register delay is 3.295 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Block1:inst7\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_poi:auto_generated\|safe_q\[2\] 1 REG LCFF_X30_Y16_N5 27 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y16_N5; Fanout = 27; REG Node = 'Block1:inst7\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_poi:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Block1:inst7|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_poi.tdf" "" { Text "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/db/cntr_poi.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.865 ns) + CELL(0.357 ns) 1.222 ns lpm_bustri0:inst29\|lpm_bustri:lpm_bustri_component\|dout\[7\]~8 2 COMB LCCOMB_X27_Y17_N18 3 " "Info: 2: + IC(0.865 ns) + CELL(0.357 ns) = 1.222 ns; Loc. = LCCOMB_X27_Y17_N18; Fanout = 3; COMB Node = 'lpm_bustri0:inst29\|lpm_bustri:lpm_bustri_component\|dout\[7\]~8'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.222 ns" { Block1:inst7|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[2] lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[7]~8 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.758 ns) + CELL(0.225 ns) 2.205 ns lpm_bustri0:inst29\|lpm_bustri:lpm_bustri_component\|dout\[7\]~41 3 COMB LCCOMB_X31_Y16_N26 6 " "Info: 3: + IC(0.758 ns) + CELL(0.225 ns) = 2.205 ns; Loc. = LCCOMB_X31_Y16_N26; Fanout = 6; COMB Node = 'lpm_bustri0:inst29\|lpm_bustri:lpm_bustri_component\|dout\[7\]~41'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.983 ns" { lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[7]~8 lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[7]~41 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.781 ns) + CELL(0.309 ns) 3.295 ns Block1:inst7\|lpm_dff0:buf0\|lpm_ff:lpm_ff_component\|dffs\[7\] 4 REG LCFF_X27_Y17_N19 1 " "Info: 4: + IC(0.781 ns) + CELL(0.309 ns) = 3.295 ns; Loc. = LCFF_X27_Y17_N19; Fanout = 1; REG Node = 'Block1:inst7\|lpm_dff0:buf0\|lpm_ff:lpm_ff_component\|dffs\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.090 ns" { lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[7]~41 Block1:inst7|lpm_dff0:buf0|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.891 ns ( 27.04 % ) " "Info: Total cell delay = 0.891 ns ( 27.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.404 ns ( 72.96 % ) " "Info: Total interconnect delay = 2.404 ns ( 72.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.295 ns" { Block1:inst7|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[2] lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[7]~8 lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[7]~41 Block1:inst7|lpm_dff0:buf0|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.295 ns" { Block1:inst7|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[2] {} lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[7]~8 {} lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[7]~41 {} Block1:inst7|lpm_dff0:buf0|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.865ns 0.758ns 0.781ns } { 0.000ns 0.357ns 0.225ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.003 ns - Smallest " "Info: - Smallest clock skew is 0.003 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "inclock destination 5.731 ns + Shortest register " "Info: + Shortest clock path from clock \"inclock\" to destination register is 5.731 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.817 ns) 0.817 ns inclock 1 CLK PIN_T9 3 " "Info: 1: + IC(0.000 ns) + CELL(0.817 ns) = 0.817 ns; Loc. = PIN_T9; Fanout = 3; CLK Node = 'inclock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { inclock } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { -48 -64 104 -32 "inclock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.690 ns) + CELL(0.053 ns) 2.560 ns inst21 2 COMB LCCOMB_X26_Y17_N0 1 " "Info: 2: + IC(1.690 ns) + CELL(0.053 ns) = 2.560 ns; Loc. = LCCOMB_X26_Y17_N0; Fanout = 1; COMB Node = 'inst21'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.743 ns" { inclock inst21 } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { -16 440 504 32 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.895 ns) + CELL(0.000 ns) 4.455 ns inst21~clkctrl 3 COMB CLKCTRL_G6 54 " "Info: 3: + IC(1.895 ns) + CELL(0.000 ns) = 4.455 ns; Loc. = CLKCTRL_G6; Fanout = 54; COMB Node = 'inst21~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.895 ns" { inst21 inst21~clkctrl } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { -16 440 504 32 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.658 ns) + CELL(0.618 ns) 5.731 ns Block1:inst7\|lpm_dff0:buf0\|lpm_ff:lpm_ff_component\|dffs\[7\] 4 REG LCFF_X27_Y17_N19 1 " "Info: 4: + IC(0.658 ns) + CELL(0.618 ns) = 5.731 ns; Loc. = LCFF_X27_Y17_N19; Fanout = 1; REG Node = 'Block1:inst7\|lpm_dff0:buf0\|lpm_ff:lpm_ff_component\|dffs\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.276 ns" { inst21~clkctrl Block1:inst7|lpm_dff0:buf0|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.488 ns ( 25.96 % ) " "Info: Total cell delay = 1.488 ns ( 25.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.243 ns ( 74.04 % ) " "Info: Total interconnect delay = 4.243 ns ( 74.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.731 ns" { inclock inst21 inst21~clkctrl Block1:inst7|lpm_dff0:buf0|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.731 ns" { inclock {} inclock~combout {} inst21 {} inst21~clkctrl {} Block1:inst7|lpm_dff0:buf0|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 1.690ns 1.895ns 0.658ns } { 0.000ns 0.817ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "inclock source 5.728 ns - Longest register " "Info: - Longest clock path from clock \"inclock\" to source register is 5.728 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.817 ns) 0.817 ns inclock 1 CLK PIN_T9 3 " "Info: 1: + IC(0.000 ns) + CELL(0.817 ns) = 0.817 ns; Loc. = PIN_T9; Fanout = 3; CLK Node = 'inclock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { inclock } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { -48 -64 104 -32 "inclock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.690 ns) + CELL(0.053 ns) 2.560 ns inst21 2 COMB LCCOMB_X26_Y17_N0 1 " "Info: 2: + IC(1.690 ns) + CELL(0.053 ns) = 2.560 ns; Loc. = LCCOMB_X26_Y17_N0; Fanout = 1; COMB Node = 'inst21'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.743 ns" { inclock inst21 } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { -16 440 504 32 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.895 ns) + CELL(0.000 ns) 4.455 ns inst21~clkctrl 3 COMB CLKCTRL_G6 54 " "Info: 3: + IC(1.895 ns) + CELL(0.000 ns) = 4.455 ns; Loc. = CLKCTRL_G6; Fanout = 54; COMB Node = 'inst21~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.895 ns" { inst21 inst21~clkctrl } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { -16 440 504 32 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.655 ns) + CELL(0.618 ns) 5.728 ns Block1:inst7\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_poi:auto_generated\|safe_q\[2\] 4 REG LCFF_X30_Y16_N5 27 " "Info: 4: + IC(0.655 ns) + CELL(0.618 ns) = 5.728 ns; Loc. = LCFF_X30_Y16_N5; Fanout = 27; REG Node = 'Block1:inst7\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_poi:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.273 ns" { inst21~clkctrl Block1:inst7|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_poi.tdf" "" { Text "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/db/cntr_poi.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.488 ns ( 25.98 % ) " "Info: Total cell delay = 1.488 ns ( 25.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.240 ns ( 74.02 % ) " "Info: Total interconnect delay = 4.240 ns ( 74.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.728 ns" { inclock inst21 inst21~clkctrl Block1:inst7|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.728 ns" { inclock {} inclock~combout {} inst21 {} inst21~clkctrl {} Block1:inst7|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 1.690ns 1.895ns 0.655ns } { 0.000ns 0.817ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.731 ns" { inclock inst21 inst21~clkctrl Block1:inst7|lpm_dff0:buf0|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.731 ns" { inclock {} inclock~combout {} inst21 {} inst21~clkctrl {} Block1:inst7|lpm_dff0:buf0|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 1.690ns 1.895ns 0.658ns } { 0.000ns 0.817ns 0.053ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.728 ns" { inclock inst21 inst21~clkctrl Block1:inst7|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.728 ns" { inclock {} inclock~combout {} inst21 {} inst21~clkctrl {} Block1:inst7|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 1.690ns 1.895ns 0.655ns } { 0.000ns 0.817ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_poi.tdf" "" { Text "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/db/cntr_poi.tdf" 61 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.295 ns" { Block1:inst7|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[2] lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[7]~8 lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[7]~41 Block1:inst7|lpm_dff0:buf0|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.295 ns" { Block1:inst7|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[2] {} lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[7]~8 {} lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[7]~41 {} Block1:inst7|lpm_dff0:buf0|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.865ns 0.758ns 0.781ns } { 0.000ns 0.357ns 0.225ns 0.309ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.731 ns" { inclock inst21 inst21~clkctrl Block1:inst7|lpm_dff0:buf0|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.731 ns" { inclock {} inclock~combout {} inst21 {} inst21~clkctrl {} Block1:inst7|lpm_dff0:buf0|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 1.690ns 1.895ns 0.658ns } { 0.000ns 0.817ns 0.053ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.728 ns" { inclock inst21 inst21~clkctrl Block1:inst7|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.728 ns" { inclock {} inclock~combout {} inst21 {} inst21~clkctrl {} Block1:inst7|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 1.690ns 1.895ns 0.655ns } { 0.000ns 0.817ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "write register Block1:inst7\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_poi:auto_generated\|safe_q\[2\] register Block1:inst7\|lpm_dff0:buf0\|lpm_ff:lpm_ff_component\|dffs\[7\] 287.69 MHz 3.476 ns Internal " "Info: Clock \"write\" has Internal fmax of 287.69 MHz between source register \"Block1:inst7\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_poi:auto_generated\|safe_q\[2\]\" and destination register \"Block1:inst7\|lpm_dff0:buf0\|lpm_ff:lpm_ff_component\|dffs\[7\]\" (period= 3.476 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.295 ns + Longest register register " "Info: + Longest register to register delay is 3.295 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Block1:inst7\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_poi:auto_generated\|safe_q\[2\] 1 REG LCFF_X30_Y16_N5 27 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y16_N5; Fanout = 27; REG Node = 'Block1:inst7\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_poi:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Block1:inst7|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_poi.tdf" "" { Text "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/db/cntr_poi.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.865 ns) + CELL(0.357 ns) 1.222 ns lpm_bustri0:inst29\|lpm_bustri:lpm_bustri_component\|dout\[7\]~8 2 COMB LCCOMB_X27_Y17_N18 3 " "Info: 2: + IC(0.865 ns) + CELL(0.357 ns) = 1.222 ns; Loc. = LCCOMB_X27_Y17_N18; Fanout = 3; COMB Node = 'lpm_bustri0:inst29\|lpm_bustri:lpm_bustri_component\|dout\[7\]~8'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.222 ns" { Block1:inst7|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[2] lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[7]~8 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.758 ns) + CELL(0.225 ns) 2.205 ns lpm_bustri0:inst29\|lpm_bustri:lpm_bustri_component\|dout\[7\]~41 3 COMB LCCOMB_X31_Y16_N26 6 " "Info: 3: + IC(0.758 ns) + CELL(0.225 ns) = 2.205 ns; Loc. = LCCOMB_X31_Y16_N26; Fanout = 6; COMB Node = 'lpm_bustri0:inst29\|lpm_bustri:lpm_bustri_component\|dout\[7\]~41'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.983 ns" { lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[7]~8 lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[7]~41 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.781 ns) + CELL(0.309 ns) 3.295 ns Block1:inst7\|lpm_dff0:buf0\|lpm_ff:lpm_ff_component\|dffs\[7\] 4 REG LCFF_X27_Y17_N19 1 " "Info: 4: + IC(0.781 ns) + CELL(0.309 ns) = 3.295 ns; Loc. = LCFF_X27_Y17_N19; Fanout = 1; REG Node = 'Block1:inst7\|lpm_dff0:buf0\|lpm_ff:lpm_ff_component\|dffs\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.090 ns" { lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[7]~41 Block1:inst7|lpm_dff0:buf0|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.891 ns ( 27.04 % ) " "Info: Total cell delay = 0.891 ns ( 27.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.404 ns ( 72.96 % ) " "Info: Total interconnect delay = 2.404 ns ( 72.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.295 ns" { Block1:inst7|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[2] lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[7]~8 lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[7]~41 Block1:inst7|lpm_dff0:buf0|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.295 ns" { Block1:inst7|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[2] {} lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[7]~8 {} lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[7]~41 {} Block1:inst7|lpm_dff0:buf0|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.865ns 0.758ns 0.781ns } { 0.000ns 0.357ns 0.225ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.003 ns - Smallest " "Info: - Smallest clock skew is 0.003 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "write destination 5.921 ns + Shortest register " "Info: + Shortest clock path from clock \"write\" to destination register is 5.921 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns write 1 CLK PIN_Y5 6 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_Y5; Fanout = 6; CLK Node = 'write'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { write } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { 560 -112 56 576 "write" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.739 ns) + CELL(0.154 ns) 2.750 ns inst21 2 COMB LCCOMB_X26_Y17_N0 1 " "Info: 2: + IC(1.739 ns) + CELL(0.154 ns) = 2.750 ns; Loc. = LCCOMB_X26_Y17_N0; Fanout = 1; COMB Node = 'inst21'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.893 ns" { write inst21 } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { -16 440 504 32 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.895 ns) + CELL(0.000 ns) 4.645 ns inst21~clkctrl 3 COMB CLKCTRL_G6 54 " "Info: 3: + IC(1.895 ns) + CELL(0.000 ns) = 4.645 ns; Loc. = CLKCTRL_G6; Fanout = 54; COMB Node = 'inst21~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.895 ns" { inst21 inst21~clkctrl } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { -16 440 504 32 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.658 ns) + CELL(0.618 ns) 5.921 ns Block1:inst7\|lpm_dff0:buf0\|lpm_ff:lpm_ff_component\|dffs\[7\] 4 REG LCFF_X27_Y17_N19 1 " "Info: 4: + IC(0.658 ns) + CELL(0.618 ns) = 5.921 ns; Loc. = LCFF_X27_Y17_N19; Fanout = 1; REG Node = 'Block1:inst7\|lpm_dff0:buf0\|lpm_ff:lpm_ff_component\|dffs\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.276 ns" { inst21~clkctrl Block1:inst7|lpm_dff0:buf0|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.629 ns ( 27.51 % ) " "Info: Total cell delay = 1.629 ns ( 27.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.292 ns ( 72.49 % ) " "Info: Total interconnect delay = 4.292 ns ( 72.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.921 ns" { write inst21 inst21~clkctrl Block1:inst7|lpm_dff0:buf0|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.921 ns" { write {} write~combout {} inst21 {} inst21~clkctrl {} Block1:inst7|lpm_dff0:buf0|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 1.739ns 1.895ns 0.658ns } { 0.000ns 0.857ns 0.154ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "write source 5.918 ns - Longest register " "Info: - Longest clock path from clock \"write\" to source register is 5.918 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns write 1 CLK PIN_Y5 6 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_Y5; Fanout = 6; CLK Node = 'write'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { write } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { 560 -112 56 576 "write" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.739 ns) + CELL(0.154 ns) 2.750 ns inst21 2 COMB LCCOMB_X26_Y17_N0 1 " "Info: 2: + IC(1.739 ns) + CELL(0.154 ns) = 2.750 ns; Loc. = LCCOMB_X26_Y17_N0; Fanout = 1; COMB Node = 'inst21'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.893 ns" { write inst21 } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { -16 440 504 32 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.895 ns) + CELL(0.000 ns) 4.645 ns inst21~clkctrl 3 COMB CLKCTRL_G6 54 " "Info: 3: + IC(1.895 ns) + CELL(0.000 ns) = 4.645 ns; Loc. = CLKCTRL_G6; Fanout = 54; COMB Node = 'inst21~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.895 ns" { inst21 inst21~clkctrl } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { -16 440 504 32 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.655 ns) + CELL(0.618 ns) 5.918 ns Block1:inst7\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_poi:auto_generated\|safe_q\[2\] 4 REG LCFF_X30_Y16_N5 27 " "Info: 4: + IC(0.655 ns) + CELL(0.618 ns) = 5.918 ns; Loc. = LCFF_X30_Y16_N5; Fanout = 27; REG Node = 'Block1:inst7\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_poi:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.273 ns" { inst21~clkctrl Block1:inst7|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_poi.tdf" "" { Text "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/db/cntr_poi.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.629 ns ( 27.53 % ) " "Info: Total cell delay = 1.629 ns ( 27.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.289 ns ( 72.47 % ) " "Info: Total interconnect delay = 4.289 ns ( 72.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.918 ns" { write inst21 inst21~clkctrl Block1:inst7|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.918 ns" { write {} write~combout {} inst21 {} inst21~clkctrl {} Block1:inst7|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 1.739ns 1.895ns 0.655ns } { 0.000ns 0.857ns 0.154ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.921 ns" { write inst21 inst21~clkctrl Block1:inst7|lpm_dff0:buf0|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.921 ns" { write {} write~combout {} inst21 {} inst21~clkctrl {} Block1:inst7|lpm_dff0:buf0|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 1.739ns 1.895ns 0.658ns } { 0.000ns 0.857ns 0.154ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.918 ns" { write inst21 inst21~clkctrl Block1:inst7|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.918 ns" { write {} write~combout {} inst21 {} inst21~clkctrl {} Block1:inst7|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 1.739ns 1.895ns 0.655ns } { 0.000ns 0.857ns 0.154ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_poi.tdf" "" { Text "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/db/cntr_poi.tdf" 61 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.295 ns" { Block1:inst7|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[2] lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[7]~8 lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[7]~41 Block1:inst7|lpm_dff0:buf0|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.295 ns" { Block1:inst7|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[2] {} lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[7]~8 {} lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[7]~41 {} Block1:inst7|lpm_dff0:buf0|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.865ns 0.758ns 0.781ns } { 0.000ns 0.357ns 0.225ns 0.309ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.921 ns" { write inst21 inst21~clkctrl Block1:inst7|lpm_dff0:buf0|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.921 ns" { write {} write~combout {} inst21 {} inst21~clkctrl {} Block1:inst7|lpm_dff0:buf0|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 1.739ns 1.895ns 0.658ns } { 0.000ns 0.857ns 0.154ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.918 ns" { write inst21 inst21~clkctrl Block1:inst7|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.918 ns" { write {} write~combout {} inst21 {} inst21~clkctrl {} Block1:inst7|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 1.739ns 1.895ns 0.655ns } { 0.000ns 0.857ns 0.154ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "read register Block1:inst7\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_poi:auto_generated\|safe_q\[2\] register Block1:inst7\|lpm_dff0:buf0\|lpm_ff:lpm_ff_component\|dffs\[7\] 287.69 MHz 3.476 ns Internal " "Info: Clock \"read\" has Internal fmax of 287.69 MHz between source register \"Block1:inst7\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_poi:auto_generated\|safe_q\[2\]\" and destination register \"Block1:inst7\|lpm_dff0:buf0\|lpm_ff:lpm_ff_component\|dffs\[7\]\" (period= 3.476 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.295 ns + Longest register register " "Info: + Longest register to register delay is 3.295 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Block1:inst7\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_poi:auto_generated\|safe_q\[2\] 1 REG LCFF_X30_Y16_N5 27 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y16_N5; Fanout = 27; REG Node = 'Block1:inst7\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_poi:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Block1:inst7|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_poi.tdf" "" { Text "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/db/cntr_poi.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.865 ns) + CELL(0.357 ns) 1.222 ns lpm_bustri0:inst29\|lpm_bustri:lpm_bustri_component\|dout\[7\]~8 2 COMB LCCOMB_X27_Y17_N18 3 " "Info: 2: + IC(0.865 ns) + CELL(0.357 ns) = 1.222 ns; Loc. = LCCOMB_X27_Y17_N18; Fanout = 3; COMB Node = 'lpm_bustri0:inst29\|lpm_bustri:lpm_bustri_component\|dout\[7\]~8'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.222 ns" { Block1:inst7|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[2] lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[7]~8 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.758 ns) + CELL(0.225 ns) 2.205 ns lpm_bustri0:inst29\|lpm_bustri:lpm_bustri_component\|dout\[7\]~41 3 COMB LCCOMB_X31_Y16_N26 6 " "Info: 3: + IC(0.758 ns) + CELL(0.225 ns) = 2.205 ns; Loc. = LCCOMB_X31_Y16_N26; Fanout = 6; COMB Node = 'lpm_bustri0:inst29\|lpm_bustri:lpm_bustri_component\|dout\[7\]~41'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.983 ns" { lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[7]~8 lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[7]~41 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.781 ns) + CELL(0.309 ns) 3.295 ns Block1:inst7\|lpm_dff0:buf0\|lpm_ff:lpm_ff_component\|dffs\[7\] 4 REG LCFF_X27_Y17_N19 1 " "Info: 4: + IC(0.781 ns) + CELL(0.309 ns) = 3.295 ns; Loc. = LCFF_X27_Y17_N19; Fanout = 1; REG Node = 'Block1:inst7\|lpm_dff0:buf0\|lpm_ff:lpm_ff_component\|dffs\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.090 ns" { lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[7]~41 Block1:inst7|lpm_dff0:buf0|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.891 ns ( 27.04 % ) " "Info: Total cell delay = 0.891 ns ( 27.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.404 ns ( 72.96 % ) " "Info: Total interconnect delay = 2.404 ns ( 72.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.295 ns" { Block1:inst7|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[2] lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[7]~8 lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[7]~41 Block1:inst7|lpm_dff0:buf0|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.295 ns" { Block1:inst7|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[2] {} lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[7]~8 {} lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[7]~41 {} Block1:inst7|lpm_dff0:buf0|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.865ns 0.758ns 0.781ns } { 0.000ns 0.357ns 0.225ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.003 ns - Smallest " "Info: - Smallest clock skew is 0.003 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "read destination 5.408 ns + Shortest register " "Info: + Shortest clock path from clock \"read\" to destination register is 5.408 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.762 ns) 0.762 ns read 1 CLK PIN_C10 15 " "Info: 1: + IC(0.000 ns) + CELL(0.762 ns) = 0.762 ns; Loc. = PIN_C10; Fanout = 15; CLK Node = 'read'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { read } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { 576 -112 56 592 "read" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.203 ns) + CELL(0.272 ns) 2.237 ns inst21 2 COMB LCCOMB_X26_Y17_N0 1 " "Info: 2: + IC(1.203 ns) + CELL(0.272 ns) = 2.237 ns; Loc. = LCCOMB_X26_Y17_N0; Fanout = 1; COMB Node = 'inst21'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.475 ns" { read inst21 } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { -16 440 504 32 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.895 ns) + CELL(0.000 ns) 4.132 ns inst21~clkctrl 3 COMB CLKCTRL_G6 54 " "Info: 3: + IC(1.895 ns) + CELL(0.000 ns) = 4.132 ns; Loc. = CLKCTRL_G6; Fanout = 54; COMB Node = 'inst21~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.895 ns" { inst21 inst21~clkctrl } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { -16 440 504 32 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.658 ns) + CELL(0.618 ns) 5.408 ns Block1:inst7\|lpm_dff0:buf0\|lpm_ff:lpm_ff_component\|dffs\[7\] 4 REG LCFF_X27_Y17_N19 1 " "Info: 4: + IC(0.658 ns) + CELL(0.618 ns) = 5.408 ns; Loc. = LCFF_X27_Y17_N19; Fanout = 1; REG Node = 'Block1:inst7\|lpm_dff0:buf0\|lpm_ff:lpm_ff_component\|dffs\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.276 ns" { inst21~clkctrl Block1:inst7|lpm_dff0:buf0|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.652 ns ( 30.55 % ) " "Info: Total cell delay = 1.652 ns ( 30.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.756 ns ( 69.45 % ) " "Info: Total interconnect delay = 3.756 ns ( 69.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.408 ns" { read inst21 inst21~clkctrl Block1:inst7|lpm_dff0:buf0|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.408 ns" { read {} read~combout {} inst21 {} inst21~clkctrl {} Block1:inst7|lpm_dff0:buf0|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 1.203ns 1.895ns 0.658ns } { 0.000ns 0.762ns 0.272ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "read source 5.405 ns - Longest register " "Info: - Longest clock path from clock \"read\" to source register is 5.405 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.762 ns) 0.762 ns read 1 CLK PIN_C10 15 " "Info: 1: + IC(0.000 ns) + CELL(0.762 ns) = 0.762 ns; Loc. = PIN_C10; Fanout = 15; CLK Node = 'read'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { read } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { 576 -112 56 592 "read" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.203 ns) + CELL(0.272 ns) 2.237 ns inst21 2 COMB LCCOMB_X26_Y17_N0 1 " "Info: 2: + IC(1.203 ns) + CELL(0.272 ns) = 2.237 ns; Loc. = LCCOMB_X26_Y17_N0; Fanout = 1; COMB Node = 'inst21'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.475 ns" { read inst21 } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { -16 440 504 32 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.895 ns) + CELL(0.000 ns) 4.132 ns inst21~clkctrl 3 COMB CLKCTRL_G6 54 " "Info: 3: + IC(1.895 ns) + CELL(0.000 ns) = 4.132 ns; Loc. = CLKCTRL_G6; Fanout = 54; COMB Node = 'inst21~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.895 ns" { inst21 inst21~clkctrl } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { -16 440 504 32 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.655 ns) + CELL(0.618 ns) 5.405 ns Block1:inst7\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_poi:auto_generated\|safe_q\[2\] 4 REG LCFF_X30_Y16_N5 27 " "Info: 4: + IC(0.655 ns) + CELL(0.618 ns) = 5.405 ns; Loc. = LCFF_X30_Y16_N5; Fanout = 27; REG Node = 'Block1:inst7\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_poi:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.273 ns" { inst21~clkctrl Block1:inst7|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_poi.tdf" "" { Text "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/db/cntr_poi.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.652 ns ( 30.56 % ) " "Info: Total cell delay = 1.652 ns ( 30.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.753 ns ( 69.44 % ) " "Info: Total interconnect delay = 3.753 ns ( 69.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.405 ns" { read inst21 inst21~clkctrl Block1:inst7|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.405 ns" { read {} read~combout {} inst21 {} inst21~clkctrl {} Block1:inst7|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 1.203ns 1.895ns 0.655ns } { 0.000ns 0.762ns 0.272ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.408 ns" { read inst21 inst21~clkctrl Block1:inst7|lpm_dff0:buf0|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.408 ns" { read {} read~combout {} inst21 {} inst21~clkctrl {} Block1:inst7|lpm_dff0:buf0|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 1.203ns 1.895ns 0.658ns } { 0.000ns 0.762ns 0.272ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.405 ns" { read inst21 inst21~clkctrl Block1:inst7|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.405 ns" { read {} read~combout {} inst21 {} inst21~clkctrl {} Block1:inst7|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 1.203ns 1.895ns 0.655ns } { 0.000ns 0.762ns 0.272ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_poi.tdf" "" { Text "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/db/cntr_poi.tdf" 61 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.295 ns" { Block1:inst7|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[2] lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[7]~8 lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[7]~41 Block1:inst7|lpm_dff0:buf0|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.295 ns" { Block1:inst7|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[2] {} lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[7]~8 {} lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[7]~41 {} Block1:inst7|lpm_dff0:buf0|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.865ns 0.758ns 0.781ns } { 0.000ns 0.357ns 0.225ns 0.309ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.408 ns" { read inst21 inst21~clkctrl Block1:inst7|lpm_dff0:buf0|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.408 ns" { read {} read~combout {} inst21 {} inst21~clkctrl {} Block1:inst7|lpm_dff0:buf0|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 1.203ns 1.895ns 0.658ns } { 0.000ns 0.762ns 0.272ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.405 ns" { read inst21 inst21~clkctrl Block1:inst7|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.405 ns" { read {} read~combout {} inst21 {} inst21~clkctrl {} Block1:inst7|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 1.203ns 1.895ns 0.655ns } { 0.000ns 0.762ns 0.272ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "outclock memory lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_mov:auto_generated\|ram_block1a0~porta_address_reg0 memory lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_mov:auto_generated\|q_a\[0\] 349.77 MHz 2.859 ns Internal " "Info: Clock \"outclock\" has Internal fmax of 349.77 MHz between source memory \"lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_mov:auto_generated\|ram_block1a0~porta_address_reg0\" and destination memory \"lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_mov:auto_generated\|q_a\[0\]\" (period= 2.859 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.623 ns + Longest memory memory " "Info: + Longest memory to memory delay is 1.623 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_mov:auto_generated\|ram_block1a0~porta_address_reg0 1 MEM M4K_X20_Y14 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X20_Y14; Fanout = 8; MEM Node = 'lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_mov:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_mov.tdf" "" { Text "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/db/altsyncram_mov.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.623 ns) 1.623 ns lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_mov:auto_generated\|q_a\[0\] 2 MEM M4K_X20_Y14 1 " "Info: 2: + IC(0.000 ns) + CELL(1.623 ns) = 1.623 ns; Loc. = M4K_X20_Y14; Fanout = 1; MEM Node = 'lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_mov:auto_generated\|q_a\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.623 ns" { lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|ram_block1a0~porta_address_reg0 lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|q_a[0] } "NODE_NAME" } } { "db/altsyncram_mov.tdf" "" { Text "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/db/altsyncram_mov.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.623 ns ( 100.00 % ) " "Info: Total cell delay = 1.623 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.623 ns" { lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|ram_block1a0~porta_address_reg0 lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|q_a[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.623 ns" { lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|ram_block1a0~porta_address_reg0 {} lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|q_a[0] {} } { 0.000ns 0.000ns } { 0.000ns 1.623ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.078 ns - Smallest " "Info: - Smallest clock skew is -1.078 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "outclock destination 5.165 ns + Shortest memory " "Info: + Shortest clock path from clock \"outclock\" to destination memory is 5.165 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.772 ns) 0.772 ns outclock 1 CLK PIN_AB10 2 " "Info: 1: + IC(0.000 ns) + CELL(0.772 ns) = 0.772 ns; Loc. = PIN_AB10; Fanout = 2; CLK Node = 'outclock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { outclock } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { 200 -112 56 216 "outclock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.501 ns) + CELL(0.053 ns) 2.326 ns inst16 2 COMB LCCOMB_X27_Y16_N2 2 " "Info: 2: + IC(1.501 ns) + CELL(0.053 ns) = 2.326 ns; Loc. = LCCOMB_X27_Y16_N2; Fanout = 2; COMB Node = 'inst16'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.554 ns" { outclock inst16 } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { 288 136 200 336 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.707 ns) + CELL(0.000 ns) 4.033 ns inst16~clkctrl 3 COMB CLKCTRL_G1 8 " "Info: 3: + IC(1.707 ns) + CELL(0.000 ns) = 4.033 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'inst16~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.707 ns" { inst16 inst16~clkctrl } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { 288 136 200 336 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.660 ns) + CELL(0.472 ns) 5.165 ns lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_mov:auto_generated\|q_a\[0\] 4 MEM M4K_X20_Y14 1 " "Info: 4: + IC(0.660 ns) + CELL(0.472 ns) = 5.165 ns; Loc. = M4K_X20_Y14; Fanout = 1; MEM Node = 'lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_mov:auto_generated\|q_a\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.132 ns" { inst16~clkctrl lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|q_a[0] } "NODE_NAME" } } { "db/altsyncram_mov.tdf" "" { Text "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/db/altsyncram_mov.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.297 ns ( 25.11 % ) " "Info: Total cell delay = 1.297 ns ( 25.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.868 ns ( 74.89 % ) " "Info: Total interconnect delay = 3.868 ns ( 74.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.165 ns" { outclock inst16 inst16~clkctrl lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|q_a[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.165 ns" { outclock {} outclock~combout {} inst16 {} inst16~clkctrl {} lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|q_a[0] {} } { 0.000ns 0.000ns 1.501ns 1.707ns 0.660ns } { 0.000ns 0.772ns 0.053ns 0.000ns 0.472ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "outclock source 6.243 ns - Longest memory " "Info: - Longest clock path from clock \"outclock\" to source memory is 6.243 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.772 ns) 0.772 ns outclock 1 CLK PIN_AB10 2 " "Info: 1: + IC(0.000 ns) + CELL(0.772 ns) = 0.772 ns; Loc. = PIN_AB10; Fanout = 2; CLK Node = 'outclock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { outclock } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { 200 -112 56 216 "outclock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.501 ns) + CELL(0.053 ns) 2.326 ns inst16 2 COMB LCCOMB_X27_Y16_N2 2 " "Info: 2: + IC(1.501 ns) + CELL(0.053 ns) = 2.326 ns; Loc. = LCCOMB_X27_Y16_N2; Fanout = 2; COMB Node = 'inst16'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.554 ns" { outclock inst16 } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { 288 136 200 336 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.751 ns) + CELL(0.272 ns) 3.349 ns inst5 3 COMB LCCOMB_X26_Y17_N22 1 " "Info: 3: + IC(0.751 ns) + CELL(0.272 ns) = 3.349 ns; Loc. = LCCOMB_X26_Y17_N22; Fanout = 1; COMB Node = 'inst5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.023 ns" { inst16 inst5 } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { 216 216 280 264 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.765 ns) + CELL(0.000 ns) 5.114 ns inst5~clkctrl 4 COMB CLKCTRL_G15 8 " "Info: 4: + IC(1.765 ns) + CELL(0.000 ns) = 5.114 ns; Loc. = CLKCTRL_G15; Fanout = 8; COMB Node = 'inst5~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.765 ns" { inst5 inst5~clkctrl } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { 216 216 280 264 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.648 ns) + CELL(0.481 ns) 6.243 ns lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_mov:auto_generated\|ram_block1a0~porta_address_reg0 5 MEM M4K_X20_Y14 8 " "Info: 5: + IC(0.648 ns) + CELL(0.481 ns) = 6.243 ns; Loc. = M4K_X20_Y14; Fanout = 8; MEM Node = 'lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_mov:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.129 ns" { inst5~clkctrl lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_mov.tdf" "" { Text "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/db/altsyncram_mov.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.578 ns ( 25.28 % ) " "Info: Total cell delay = 1.578 ns ( 25.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.665 ns ( 74.72 % ) " "Info: Total interconnect delay = 4.665 ns ( 74.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.243 ns" { outclock inst16 inst5 inst5~clkctrl lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.243 ns" { outclock {} outclock~combout {} inst16 {} inst5 {} inst5~clkctrl {} lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 1.501ns 0.751ns 1.765ns 0.648ns } { 0.000ns 0.772ns 0.053ns 0.272ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.165 ns" { outclock inst16 inst16~clkctrl lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|q_a[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.165 ns" { outclock {} outclock~combout {} inst16 {} inst16~clkctrl {} lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|q_a[0] {} } { 0.000ns 0.000ns 1.501ns 1.707ns 0.660ns } { 0.000ns 0.772ns 0.053ns 0.000ns 0.472ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.243 ns" { outclock inst16 inst5 inst5~clkctrl lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.243 ns" { outclock {} outclock~combout {} inst16 {} inst5 {} inst5~clkctrl {} lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 1.501ns 0.751ns 1.765ns 0.648ns } { 0.000ns 0.772ns 0.053ns 0.272ns 0.000ns 0.481ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.136 ns + " "Info: + Micro clock to output delay of source is 0.136 ns" {  } { { "db/altsyncram_mov.tdf" "" { Text "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/db/altsyncram_mov.tdf" 35 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_mov.tdf" "" { Text "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/db/altsyncram_mov.tdf" 32 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.623 ns" { lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|ram_block1a0~porta_address_reg0 lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|q_a[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.623 ns" { lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|ram_block1a0~porta_address_reg0 {} lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|q_a[0] {} } { 0.000ns 0.000ns } { 0.000ns 1.623ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.165 ns" { outclock inst16 inst16~clkctrl lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|q_a[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.165 ns" { outclock {} outclock~combout {} inst16 {} inst16~clkctrl {} lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|q_a[0] {} } { 0.000ns 0.000ns 1.501ns 1.707ns 0.660ns } { 0.000ns 0.772ns 0.053ns 0.000ns 0.472ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.243 ns" { outclock inst16 inst5 inst5~clkctrl lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.243 ns" { outclock {} outclock~combout {} inst16 {} inst5 {} inst5~clkctrl {} lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 1.501ns 0.751ns 1.765ns 0.648ns } { 0.000ns 0.772ns 0.053ns 0.272ns 0.000ns 0.481ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "rom_ram memory lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_mov:auto_generated\|ram_block1a0~porta_address_reg0 memory lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_mov:auto_generated\|q_a\[0\] 349.77 MHz 2.859 ns Internal " "Info: Clock \"rom_ram\" has Internal fmax of 349.77 MHz between source memory \"lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_mov:auto_generated\|ram_block1a0~porta_address_reg0\" and destination memory \"lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_mov:auto_generated\|q_a\[0\]\" (period= 2.859 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.623 ns + Longest memory memory " "Info: + Longest memory to memory delay is 1.623 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_mov:auto_generated\|ram_block1a0~porta_address_reg0 1 MEM M4K_X20_Y14 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X20_Y14; Fanout = 8; MEM Node = 'lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_mov:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_mov.tdf" "" { Text "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/db/altsyncram_mov.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.623 ns) 1.623 ns lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_mov:auto_generated\|q_a\[0\] 2 MEM M4K_X20_Y14 1 " "Info: 2: + IC(0.000 ns) + CELL(1.623 ns) = 1.623 ns; Loc. = M4K_X20_Y14; Fanout = 1; MEM Node = 'lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_mov:auto_generated\|q_a\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.623 ns" { lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|ram_block1a0~porta_address_reg0 lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|q_a[0] } "NODE_NAME" } } { "db/altsyncram_mov.tdf" "" { Text "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/db/altsyncram_mov.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.623 ns ( 100.00 % ) " "Info: Total cell delay = 1.623 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.623 ns" { lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|ram_block1a0~porta_address_reg0 lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|q_a[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.623 ns" { lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|ram_block1a0~porta_address_reg0 {} lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|q_a[0] {} } { 0.000ns 0.000ns } { 0.000ns 1.623ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.078 ns - Smallest " "Info: - Smallest clock skew is -1.078 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "rom_ram destination 5.380 ns + Shortest memory " "Info: + Shortest clock path from clock \"rom_ram\" to destination memory is 5.380 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns rom_ram 1 CLK PIN_AB8 12 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AB8; Fanout = 12; CLK Node = 'rom_ram'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom_ram } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { -24 -64 104 -8 "rom_ram" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.456 ns) + CELL(0.228 ns) 2.541 ns inst16 2 COMB LCCOMB_X27_Y16_N2 2 " "Info: 2: + IC(1.456 ns) + CELL(0.228 ns) = 2.541 ns; Loc. = LCCOMB_X27_Y16_N2; Fanout = 2; COMB Node = 'inst16'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.684 ns" { rom_ram inst16 } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { 288 136 200 336 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.707 ns) + CELL(0.000 ns) 4.248 ns inst16~clkctrl 3 COMB CLKCTRL_G1 8 " "Info: 3: + IC(1.707 ns) + CELL(0.000 ns) = 4.248 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'inst16~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.707 ns" { inst16 inst16~clkctrl } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { 288 136 200 336 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.660 ns) + CELL(0.472 ns) 5.380 ns lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_mov:auto_generated\|q_a\[0\] 4 MEM M4K_X20_Y14 1 " "Info: 4: + IC(0.660 ns) + CELL(0.472 ns) = 5.380 ns; Loc. = M4K_X20_Y14; Fanout = 1; MEM Node = 'lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_mov:auto_generated\|q_a\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.132 ns" { inst16~clkctrl lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|q_a[0] } "NODE_NAME" } } { "db/altsyncram_mov.tdf" "" { Text "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/db/altsyncram_mov.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.557 ns ( 28.94 % ) " "Info: Total cell delay = 1.557 ns ( 28.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.823 ns ( 71.06 % ) " "Info: Total interconnect delay = 3.823 ns ( 71.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.380 ns" { rom_ram inst16 inst16~clkctrl lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|q_a[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.380 ns" { rom_ram {} rom_ram~combout {} inst16 {} inst16~clkctrl {} lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|q_a[0] {} } { 0.000ns 0.000ns 1.456ns 1.707ns 0.660ns } { 0.000ns 0.857ns 0.228ns 0.000ns 0.472ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "rom_ram source 6.458 ns - Longest memory " "Info: - Longest clock path from clock \"rom_ram\" to source memory is 6.458 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns rom_ram 1 CLK PIN_AB8 12 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AB8; Fanout = 12; CLK Node = 'rom_ram'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom_ram } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { -24 -64 104 -8 "rom_ram" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.456 ns) + CELL(0.228 ns) 2.541 ns inst16 2 COMB LCCOMB_X27_Y16_N2 2 " "Info: 2: + IC(1.456 ns) + CELL(0.228 ns) = 2.541 ns; Loc. = LCCOMB_X27_Y16_N2; Fanout = 2; COMB Node = 'inst16'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.684 ns" { rom_ram inst16 } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { 288 136 200 336 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.751 ns) + CELL(0.272 ns) 3.564 ns inst5 3 COMB LCCOMB_X26_Y17_N22 1 " "Info: 3: + IC(0.751 ns) + CELL(0.272 ns) = 3.564 ns; Loc. = LCCOMB_X26_Y17_N22; Fanout = 1; COMB Node = 'inst5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.023 ns" { inst16 inst5 } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { 216 216 280 264 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.765 ns) + CELL(0.000 ns) 5.329 ns inst5~clkctrl 4 COMB CLKCTRL_G15 8 " "Info: 4: + IC(1.765 ns) + CELL(0.000 ns) = 5.329 ns; Loc. = CLKCTRL_G15; Fanout = 8; COMB Node = 'inst5~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.765 ns" { inst5 inst5~clkctrl } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { 216 216 280 264 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.648 ns) + CELL(0.481 ns) 6.458 ns lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_mov:auto_generated\|ram_block1a0~porta_address_reg0 5 MEM M4K_X20_Y14 8 " "Info: 5: + IC(0.648 ns) + CELL(0.481 ns) = 6.458 ns; Loc. = M4K_X20_Y14; Fanout = 8; MEM Node = 'lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_mov:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.129 ns" { inst5~clkctrl lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_mov.tdf" "" { Text "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/db/altsyncram_mov.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.838 ns ( 28.46 % ) " "Info: Total cell delay = 1.838 ns ( 28.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.620 ns ( 71.54 % ) " "Info: Total interconnect delay = 4.620 ns ( 71.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.458 ns" { rom_ram inst16 inst5 inst5~clkctrl lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.458 ns" { rom_ram {} rom_ram~combout {} inst16 {} inst5 {} inst5~clkctrl {} lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 1.456ns 0.751ns 1.765ns 0.648ns } { 0.000ns 0.857ns 0.228ns 0.272ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.380 ns" { rom_ram inst16 inst16~clkctrl lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|q_a[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.380 ns" { rom_ram {} rom_ram~combout {} inst16 {} inst16~clkctrl {} lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|q_a[0] {} } { 0.000ns 0.000ns 1.456ns 1.707ns 0.660ns } { 0.000ns 0.857ns 0.228ns 0.000ns 0.472ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.458 ns" { rom_ram inst16 inst5 inst5~clkctrl lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.458 ns" { rom_ram {} rom_ram~combout {} inst16 {} inst5 {} inst5~clkctrl {} lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 1.456ns 0.751ns 1.765ns 0.648ns } { 0.000ns 0.857ns 0.228ns 0.272ns 0.000ns 0.481ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.136 ns + " "Info: + Micro clock to output delay of source is 0.136 ns" {  } { { "db/altsyncram_mov.tdf" "" { Text "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/db/altsyncram_mov.tdf" 35 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_mov.tdf" "" { Text "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/db/altsyncram_mov.tdf" 32 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.623 ns" { lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|ram_block1a0~porta_address_reg0 lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|q_a[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.623 ns" { lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|ram_block1a0~porta_address_reg0 {} lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|q_a[0] {} } { 0.000ns 0.000ns } { 0.000ns 1.623ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.380 ns" { rom_ram inst16 inst16~clkctrl lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|q_a[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.380 ns" { rom_ram {} rom_ram~combout {} inst16 {} inst16~clkctrl {} lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|q_a[0] {} } { 0.000ns 0.000ns 1.456ns 1.707ns 0.660ns } { 0.000ns 0.857ns 0.228ns 0.000ns 0.472ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.458 ns" { rom_ram inst16 inst5 inst5~clkctrl lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.458 ns" { rom_ram {} rom_ram~combout {} inst16 {} inst5 {} inst5~clkctrl {} lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 1.456ns 0.751ns 1.765ns 0.648ns } { 0.000ns 0.857ns 0.228ns 0.272ns 0.000ns 0.481ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Block1:inst7\|lpm_dff0:buf5\|lpm_ff:lpm_ff_component\|dffs\[6\] read read 2.652 ns register " "Info: tsu for register \"Block1:inst7\|lpm_dff0:buf5\|lpm_ff:lpm_ff_component\|dffs\[6\]\" (data pin = \"read\", clock pin = \"read\") is 2.652 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.970 ns + Longest pin register " "Info: + Longest pin to register delay is 7.970 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.762 ns) 0.762 ns read 1 CLK PIN_C10 15 " "Info: 1: + IC(0.000 ns) + CELL(0.762 ns) = 0.762 ns; Loc. = PIN_C10; Fanout = 15; CLK Node = 'read'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { read } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { 576 -112 56 592 "read" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.762 ns) + CELL(0.346 ns) 5.870 ns lpm_bustri0:inst29\|lpm_bustri:lpm_bustri_component\|dout\[7\]~12 2 COMB LCCOMB_X31_Y16_N18 25 " "Info: 2: + IC(4.762 ns) + CELL(0.346 ns) = 5.870 ns; Loc. = LCCOMB_X31_Y16_N18; Fanout = 25; COMB Node = 'lpm_bustri0:inst29\|lpm_bustri:lpm_bustri_component\|dout\[7\]~12'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.108 ns" { read lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[7]~12 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.594 ns) + CELL(0.366 ns) 6.830 ns lpm_bustri0:inst29\|lpm_bustri:lpm_bustri_component\|dout\[6\]~42 3 COMB LCCOMB_X31_Y16_N30 6 " "Info: 3: + IC(0.594 ns) + CELL(0.366 ns) = 6.830 ns; Loc. = LCCOMB_X31_Y16_N30; Fanout = 6; COMB Node = 'lpm_bustri0:inst29\|lpm_bustri:lpm_bustri_component\|dout\[6\]~42'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.960 ns" { lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[7]~12 lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[6]~42 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.831 ns) + CELL(0.309 ns) 7.970 ns Block1:inst7\|lpm_dff0:buf5\|lpm_ff:lpm_ff_component\|dffs\[6\] 4 REG LCFF_X27_Y17_N23 1 " "Info: 4: + IC(0.831 ns) + CELL(0.309 ns) = 7.970 ns; Loc. = LCFF_X27_Y17_N23; Fanout = 1; REG Node = 'Block1:inst7\|lpm_dff0:buf5\|lpm_ff:lpm_ff_component\|dffs\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.140 ns" { lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[6]~42 Block1:inst7|lpm_dff0:buf5|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.783 ns ( 22.37 % ) " "Info: Total cell delay = 1.783 ns ( 22.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.187 ns ( 77.63 % ) " "Info: Total interconnect delay = 6.187 ns ( 77.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.970 ns" { read lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[7]~12 lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[6]~42 Block1:inst7|lpm_dff0:buf5|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.970 ns" { read {} read~combout {} lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[7]~12 {} lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[6]~42 {} Block1:inst7|lpm_dff0:buf5|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 4.762ns 0.594ns 0.831ns } { 0.000ns 0.762ns 0.346ns 0.366ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "read destination 5.408 ns - Shortest register " "Info: - Shortest clock path from clock \"read\" to destination register is 5.408 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.762 ns) 0.762 ns read 1 CLK PIN_C10 15 " "Info: 1: + IC(0.000 ns) + CELL(0.762 ns) = 0.762 ns; Loc. = PIN_C10; Fanout = 15; CLK Node = 'read'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { read } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { 576 -112 56 592 "read" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.203 ns) + CELL(0.272 ns) 2.237 ns inst21 2 COMB LCCOMB_X26_Y17_N0 1 " "Info: 2: + IC(1.203 ns) + CELL(0.272 ns) = 2.237 ns; Loc. = LCCOMB_X26_Y17_N0; Fanout = 1; COMB Node = 'inst21'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.475 ns" { read inst21 } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { -16 440 504 32 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.895 ns) + CELL(0.000 ns) 4.132 ns inst21~clkctrl 3 COMB CLKCTRL_G6 54 " "Info: 3: + IC(1.895 ns) + CELL(0.000 ns) = 4.132 ns; Loc. = CLKCTRL_G6; Fanout = 54; COMB Node = 'inst21~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.895 ns" { inst21 inst21~clkctrl } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { -16 440 504 32 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.658 ns) + CELL(0.618 ns) 5.408 ns Block1:inst7\|lpm_dff0:buf5\|lpm_ff:lpm_ff_component\|dffs\[6\] 4 REG LCFF_X27_Y17_N23 1 " "Info: 4: + IC(0.658 ns) + CELL(0.618 ns) = 5.408 ns; Loc. = LCFF_X27_Y17_N23; Fanout = 1; REG Node = 'Block1:inst7\|lpm_dff0:buf5\|lpm_ff:lpm_ff_component\|dffs\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.276 ns" { inst21~clkctrl Block1:inst7|lpm_dff0:buf5|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.652 ns ( 30.55 % ) " "Info: Total cell delay = 1.652 ns ( 30.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.756 ns ( 69.45 % ) " "Info: Total interconnect delay = 3.756 ns ( 69.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.408 ns" { read inst21 inst21~clkctrl Block1:inst7|lpm_dff0:buf5|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.408 ns" { read {} read~combout {} inst21 {} inst21~clkctrl {} Block1:inst7|lpm_dff0:buf5|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 1.203ns 1.895ns 0.658ns } { 0.000ns 0.762ns 0.272ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.970 ns" { read lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[7]~12 lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[6]~42 Block1:inst7|lpm_dff0:buf5|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.970 ns" { read {} read~combout {} lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[7]~12 {} lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[6]~42 {} Block1:inst7|lpm_dff0:buf5|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 4.762ns 0.594ns 0.831ns } { 0.000ns 0.762ns 0.346ns 0.366ns 0.309ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.408 ns" { read inst21 inst21~clkctrl Block1:inst7|lpm_dff0:buf5|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.408 ns" { read {} read~combout {} inst21 {} inst21~clkctrl {} Block1:inst7|lpm_dff0:buf5|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 1.203ns 1.895ns 0.658ns } { 0.000ns 0.762ns 0.272ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "rom_ram Data\[0\] lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_mov:auto_generated\|q_a\[0\] 12.933 ns memory " "Info: tco from clock \"rom_ram\" to destination pin \"Data\[0\]\" through memory \"lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_mov:auto_generated\|q_a\[0\]\" is 12.933 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "rom_ram source 5.380 ns + Longest memory " "Info: + Longest clock path from clock \"rom_ram\" to source memory is 5.380 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns rom_ram 1 CLK PIN_AB8 12 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AB8; Fanout = 12; CLK Node = 'rom_ram'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom_ram } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { -24 -64 104 -8 "rom_ram" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.456 ns) + CELL(0.228 ns) 2.541 ns inst16 2 COMB LCCOMB_X27_Y16_N2 2 " "Info: 2: + IC(1.456 ns) + CELL(0.228 ns) = 2.541 ns; Loc. = LCCOMB_X27_Y16_N2; Fanout = 2; COMB Node = 'inst16'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.684 ns" { rom_ram inst16 } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { 288 136 200 336 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.707 ns) + CELL(0.000 ns) 4.248 ns inst16~clkctrl 3 COMB CLKCTRL_G1 8 " "Info: 3: + IC(1.707 ns) + CELL(0.000 ns) = 4.248 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'inst16~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.707 ns" { inst16 inst16~clkctrl } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { 288 136 200 336 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.660 ns) + CELL(0.472 ns) 5.380 ns lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_mov:auto_generated\|q_a\[0\] 4 MEM M4K_X20_Y14 1 " "Info: 4: + IC(0.660 ns) + CELL(0.472 ns) = 5.380 ns; Loc. = M4K_X20_Y14; Fanout = 1; MEM Node = 'lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_mov:auto_generated\|q_a\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.132 ns" { inst16~clkctrl lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|q_a[0] } "NODE_NAME" } } { "db/altsyncram_mov.tdf" "" { Text "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/db/altsyncram_mov.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.557 ns ( 28.94 % ) " "Info: Total cell delay = 1.557 ns ( 28.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.823 ns ( 71.06 % ) " "Info: Total interconnect delay = 3.823 ns ( 71.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.380 ns" { rom_ram inst16 inst16~clkctrl lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|q_a[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.380 ns" { rom_ram {} rom_ram~combout {} inst16 {} inst16~clkctrl {} lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|q_a[0] {} } { 0.000ns 0.000ns 1.456ns 1.707ns 0.660ns } { 0.000ns 0.857ns 0.228ns 0.000ns 0.472ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.136 ns + " "Info: + Micro clock to output delay of source is 0.136 ns" {  } { { "db/altsyncram_mov.tdf" "" { Text "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/db/altsyncram_mov.tdf" 32 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.417 ns + Longest memory pin " "Info: + Longest memory to pin delay is 7.417 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.051 ns) 0.051 ns lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_mov:auto_generated\|q_a\[0\] 1 MEM M4K_X20_Y14 1 " "Info: 1: + IC(0.000 ns) + CELL(0.051 ns) = 0.051 ns; Loc. = M4K_X20_Y14; Fanout = 1; MEM Node = 'lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_mov:auto_generated\|q_a\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|q_a[0] } "NODE_NAME" } } { "db/altsyncram_mov.tdf" "" { Text "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/db/altsyncram_mov.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.046 ns) + CELL(0.228 ns) 1.325 ns lpm_bustri0:inst29\|lpm_bustri:lpm_bustri_component\|dout\[0\]~38 2 COMB LCCOMB_X27_Y16_N18 4 " "Info: 2: + IC(1.046 ns) + CELL(0.228 ns) = 1.325 ns; Loc. = LCCOMB_X27_Y16_N18; Fanout = 4; COMB Node = 'lpm_bustri0:inst29\|lpm_bustri:lpm_bustri_component\|dout\[0\]~38'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.274 ns" { lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|q_a[0] lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[0]~38 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.642 ns) + CELL(0.228 ns) 3.195 ns lpm_bustri0:inst29\|lpm_bustri:lpm_bustri_component\|dout\[0\]~40 3 COMB LCCOMB_X27_Y16_N0 1 " "Info: 3: + IC(1.642 ns) + CELL(0.228 ns) = 3.195 ns; Loc. = LCCOMB_X27_Y16_N0; Fanout = 1; COMB Node = 'lpm_bustri0:inst29\|lpm_bustri:lpm_bustri_component\|dout\[0\]~40'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.870 ns" { lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[0]~38 lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[0]~40 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.068 ns) + CELL(2.154 ns) 7.417 ns Data\[0\] 4 PIN PIN_U21 0 " "Info: 4: + IC(2.068 ns) + CELL(2.154 ns) = 7.417 ns; Loc. = PIN_U21; Fanout = 0; PIN Node = 'Data\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.222 ns" { lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[0]~40 Data[0] } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { 632 1528 1704 648 "Data\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.661 ns ( 35.88 % ) " "Info: Total cell delay = 2.661 ns ( 35.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.756 ns ( 64.12 % ) " "Info: Total interconnect delay = 4.756 ns ( 64.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.417 ns" { lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|q_a[0] lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[0]~38 lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[0]~40 Data[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.417 ns" { lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|q_a[0] {} lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[0]~38 {} lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[0]~40 {} Data[0] {} } { 0.000ns 1.046ns 1.642ns 2.068ns } { 0.051ns 0.228ns 0.228ns 2.154ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.380 ns" { rom_ram inst16 inst16~clkctrl lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|q_a[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.380 ns" { rom_ram {} rom_ram~combout {} inst16 {} inst16~clkctrl {} lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|q_a[0] {} } { 0.000ns 0.000ns 1.456ns 1.707ns 0.660ns } { 0.000ns 0.857ns 0.228ns 0.000ns 0.472ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.417 ns" { lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|q_a[0] lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[0]~38 lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[0]~40 Data[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.417 ns" { lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_mov:auto_generated|q_a[0] {} lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[0]~38 {} lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[0]~40 {} Data[0] {} } { 0.000ns 1.046ns 1.642ns 2.068ns } { 0.051ns 0.228ns 0.228ns 2.154ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "read Data\[0\] 11.859 ns Longest " "Info: Longest tpd from source pin \"read\" to destination pin \"Data\[0\]\" is 11.859 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.762 ns) 0.762 ns read 1 CLK PIN_C10 15 " "Info: 1: + IC(0.000 ns) + CELL(0.762 ns) = 0.762 ns; Loc. = PIN_C10; Fanout = 15; CLK Node = 'read'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { read } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { 576 -112 56 592 "read" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.659 ns) + CELL(0.346 ns) 5.767 ns lpm_bustri0:inst29\|lpm_bustri:lpm_bustri_component\|dout\[0\]~38 2 COMB LCCOMB_X27_Y16_N18 4 " "Info: 2: + IC(4.659 ns) + CELL(0.346 ns) = 5.767 ns; Loc. = LCCOMB_X27_Y16_N18; Fanout = 4; COMB Node = 'lpm_bustri0:inst29\|lpm_bustri:lpm_bustri_component\|dout\[0\]~38'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.005 ns" { read lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[0]~38 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.642 ns) + CELL(0.228 ns) 7.637 ns lpm_bustri0:inst29\|lpm_bustri:lpm_bustri_component\|dout\[0\]~40 3 COMB LCCOMB_X27_Y16_N0 1 " "Info: 3: + IC(1.642 ns) + CELL(0.228 ns) = 7.637 ns; Loc. = LCCOMB_X27_Y16_N0; Fanout = 1; COMB Node = 'lpm_bustri0:inst29\|lpm_bustri:lpm_bustri_component\|dout\[0\]~40'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.870 ns" { lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[0]~38 lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[0]~40 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.068 ns) + CELL(2.154 ns) 11.859 ns Data\[0\] 4 PIN PIN_U21 0 " "Info: 4: + IC(2.068 ns) + CELL(2.154 ns) = 11.859 ns; Loc. = PIN_U21; Fanout = 0; PIN Node = 'Data\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.222 ns" { lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[0]~40 Data[0] } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { 632 1528 1704 648 "Data\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.490 ns ( 29.43 % ) " "Info: Total cell delay = 3.490 ns ( 29.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.369 ns ( 70.57 % ) " "Info: Total interconnect delay = 8.369 ns ( 70.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.859 ns" { read lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[0]~38 lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[0]~40 Data[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "11.859 ns" { read {} read~combout {} lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[0]~38 {} lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component|dout[0]~40 {} Data[0] {} } { 0.000ns 0.000ns 4.659ns 1.642ns 2.068ns } { 0.000ns 0.762ns 0.346ns 0.228ns 2.154ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "lpm_ram_dq:inst20\|altram:sram\|altsyncram:ram_block\|altsyncram_fb91:auto_generated\|ram_block1a0~porta_we_reg write rom_ram 3.125 ns memory " "Info: th for memory \"lpm_ram_dq:inst20\|altram:sram\|altsyncram:ram_block\|altsyncram_fb91:auto_generated\|ram_block1a0~porta_we_reg\" (data pin = \"write\", clock pin = \"rom_ram\") is 3.125 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "rom_ram destination 6.348 ns + Longest memory " "Info: + Longest clock path from clock \"rom_ram\" to destination memory is 6.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns rom_ram 1 CLK PIN_AB8 12 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AB8; Fanout = 12; CLK Node = 'rom_ram'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom_ram } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { -24 -64 104 -8 "rom_ram" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.538 ns) + CELL(0.225 ns) 2.620 ns inst15~0 2 COMB LCCOMB_X26_Y16_N4 10 " "Info: 2: + IC(1.538 ns) + CELL(0.225 ns) = 2.620 ns; Loc. = LCCOMB_X26_Y16_N4; Fanout = 10; COMB Node = 'inst15~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.763 ns" { rom_ram inst15~0 } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { 536 1256 1320 584 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.772 ns) + CELL(0.053 ns) 3.445 ns inst4 3 COMB LCCOMB_X26_Y17_N8 1 " "Info: 3: + IC(0.772 ns) + CELL(0.053 ns) = 3.445 ns; Loc. = LCCOMB_X26_Y17_N8; Fanout = 1; COMB Node = 'inst4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.825 ns" { inst15~0 inst4 } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { 168 1048 1112 216 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.759 ns) + CELL(0.000 ns) 5.204 ns inst4~clkctrl 4 COMB CLKCTRL_G7 25 " "Info: 4: + IC(1.759 ns) + CELL(0.000 ns) = 5.204 ns; Loc. = CLKCTRL_G7; Fanout = 25; COMB Node = 'inst4~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.759 ns" { inst4 inst4~clkctrl } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { 168 1048 1112 216 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.663 ns) + CELL(0.481 ns) 6.348 ns lpm_ram_dq:inst20\|altram:sram\|altsyncram:ram_block\|altsyncram_fb91:auto_generated\|ram_block1a0~porta_we_reg 5 MEM M4K_X32_Y16 8 " "Info: 5: + IC(0.663 ns) + CELL(0.481 ns) = 6.348 ns; Loc. = M4K_X32_Y16; Fanout = 8; MEM Node = 'lpm_ram_dq:inst20\|altram:sram\|altsyncram:ram_block\|altsyncram_fb91:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.144 ns" { inst4~clkctrl lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_fb91:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_fb91.tdf" "" { Text "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/db/altsyncram_fb91.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.616 ns ( 25.46 % ) " "Info: Total cell delay = 1.616 ns ( 25.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.732 ns ( 74.54 % ) " "Info: Total interconnect delay = 4.732 ns ( 74.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.348 ns" { rom_ram inst15~0 inst4 inst4~clkctrl lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_fb91:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.348 ns" { rom_ram {} rom_ram~combout {} inst15~0 {} inst4 {} inst4~clkctrl {} lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_fb91:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 1.538ns 0.772ns 1.759ns 0.663ns } { 0.000ns 0.857ns 0.225ns 0.053ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.203 ns + " "Info: + Micro hold delay of destination is 0.203 ns" {  } { { "db/altsyncram_fb91.tdf" "" { Text "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/db/altsyncram_fb91.tdf" 37 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.426 ns - Shortest pin memory " "Info: - Shortest pin to memory delay is 3.426 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns write 1 CLK PIN_Y5 6 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_Y5; Fanout = 6; CLK Node = 'write'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { write } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { 560 -112 56 576 "write" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.540 ns) + CELL(0.053 ns) 2.450 ns inst15~0 2 COMB LCCOMB_X26_Y16_N4 10 " "Info: 2: + IC(1.540 ns) + CELL(0.053 ns) = 2.450 ns; Loc. = LCCOMB_X26_Y16_N4; Fanout = 10; COMB Node = 'inst15~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.593 ns" { write inst15~0 } "NODE_NAME" } } { "sifo33.bdf" "" { Schematic "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/sifo33.bdf" { { 536 1256 1320 584 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.742 ns) + CELL(0.234 ns) 3.426 ns lpm_ram_dq:inst20\|altram:sram\|altsyncram:ram_block\|altsyncram_fb91:auto_generated\|ram_block1a0~porta_we_reg 3 MEM M4K_X32_Y16 8 " "Info: 3: + IC(0.742 ns) + CELL(0.234 ns) = 3.426 ns; Loc. = M4K_X32_Y16; Fanout = 8; MEM Node = 'lpm_ram_dq:inst20\|altram:sram\|altsyncram:ram_block\|altsyncram_fb91:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.976 ns" { inst15~0 lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_fb91:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_fb91.tdf" "" { Text "C:/Users/atyme/OneDrive/Документы/GitHub/BSUIR-labs/5 term/СиФОВМ/lab3/db/altsyncram_fb91.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.144 ns ( 33.39 % ) " "Info: Total cell delay = 1.144 ns ( 33.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.282 ns ( 66.61 % ) " "Info: Total interconnect delay = 2.282 ns ( 66.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.426 ns" { write inst15~0 lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_fb91:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.426 ns" { write {} write~combout {} inst15~0 {} lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_fb91:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 1.540ns 0.742ns } { 0.000ns 0.857ns 0.053ns 0.234ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.348 ns" { rom_ram inst15~0 inst4 inst4~clkctrl lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_fb91:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.348 ns" { rom_ram {} rom_ram~combout {} inst15~0 {} inst4 {} inst4~clkctrl {} lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_fb91:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 1.538ns 0.772ns 1.759ns 0.663ns } { 0.000ns 0.857ns 0.225ns 0.053ns 0.000ns 0.481ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.426 ns" { write inst15~0 lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_fb91:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.426 ns" { write {} write~combout {} inst15~0 {} lpm_ram_dq:inst20|altram:sram|altsyncram:ram_block|altsyncram_fb91:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 1.540ns 0.742ns } { 0.000ns 0.857ns 0.053ns 0.234ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "194 " "Info: Peak virtual memory: 194 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 12 16:34:05 2025 " "Info: Processing ended: Fri Dec 12 16:34:05 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
