
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//setfacl_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401828 <.init>:
  401828:	stp	x29, x30, [sp, #-16]!
  40182c:	mov	x29, sp
  401830:	bl	401d30 <ferror@plt+0x60>
  401834:	ldp	x29, x30, [sp], #16
  401838:	ret

Disassembly of section .plt:

0000000000401840 <memcpy@plt-0x20>:
  401840:	stp	x16, x30, [sp, #-16]!
  401844:	adrp	x16, 418000 <ferror@plt+0x16330>
  401848:	ldr	x17, [x16, #4088]
  40184c:	add	x16, x16, #0xff8
  401850:	br	x17
  401854:	nop
  401858:	nop
  40185c:	nop

0000000000401860 <memcpy@plt>:
  401860:	adrp	x16, 419000 <ferror@plt+0x17330>
  401864:	ldr	x17, [x16]
  401868:	add	x16, x16, #0x0
  40186c:	br	x17

0000000000401870 <acl_error@plt>:
  401870:	adrp	x16, 419000 <ferror@plt+0x17330>
  401874:	ldr	x17, [x16, #8]
  401878:	add	x16, x16, #0x8
  40187c:	br	x17

0000000000401880 <strlen@plt>:
  401880:	adrp	x16, 419000 <ferror@plt+0x17330>
  401884:	ldr	x17, [x16, #16]
  401888:	add	x16, x16, #0x10
  40188c:	br	x17

0000000000401890 <exit@plt>:
  401890:	adrp	x16, 419000 <ferror@plt+0x17330>
  401894:	ldr	x17, [x16, #24]
  401898:	add	x16, x16, #0x18
  40189c:	br	x17

00000000004018a0 <acl_add_perm@plt>:
  4018a0:	adrp	x16, 419000 <ferror@plt+0x17330>
  4018a4:	ldr	x17, [x16, #32]
  4018a8:	add	x16, x16, #0x20
  4018ac:	br	x17

00000000004018b0 <acl_delete_perm@plt>:
  4018b0:	adrp	x16, 419000 <ferror@plt+0x17330>
  4018b4:	ldr	x17, [x16, #40]
  4018b8:	add	x16, x16, #0x28
  4018bc:	br	x17

00000000004018c0 <acl_entries@plt>:
  4018c0:	adrp	x16, 419000 <ferror@plt+0x17330>
  4018c4:	ldr	x17, [x16, #48]
  4018c8:	add	x16, x16, #0x30
  4018cc:	br	x17

00000000004018d0 <acl_cmp@plt>:
  4018d0:	adrp	x16, 419000 <ferror@plt+0x17330>
  4018d4:	ldr	x17, [x16, #56]
  4018d8:	add	x16, x16, #0x38
  4018dc:	br	x17

00000000004018e0 <acl_get_permset@plt>:
  4018e0:	adrp	x16, 419000 <ferror@plt+0x17330>
  4018e4:	ldr	x17, [x16, #64]
  4018e8:	add	x16, x16, #0x40
  4018ec:	br	x17

00000000004018f0 <getgrnam@plt>:
  4018f0:	adrp	x16, 419000 <ferror@plt+0x17330>
  4018f4:	ldr	x17, [x16, #72]
  4018f8:	add	x16, x16, #0x48
  4018fc:	br	x17

0000000000401900 <opendir@plt>:
  401900:	adrp	x16, 419000 <ferror@plt+0x17330>
  401904:	ldr	x17, [x16, #80]
  401908:	add	x16, x16, #0x50
  40190c:	br	x17

0000000000401910 <acl_delete_def_file@plt>:
  401910:	adrp	x16, 419000 <ferror@plt+0x17330>
  401914:	ldr	x17, [x16, #88]
  401918:	add	x16, x16, #0x58
  40191c:	br	x17

0000000000401920 <fclose@plt>:
  401920:	adrp	x16, 419000 <ferror@plt+0x17330>
  401924:	ldr	x17, [x16, #96]
  401928:	add	x16, x16, #0x60
  40192c:	br	x17

0000000000401930 <fopen@plt>:
  401930:	adrp	x16, 419000 <ferror@plt+0x17330>
  401934:	ldr	x17, [x16, #104]
  401938:	add	x16, x16, #0x68
  40193c:	br	x17

0000000000401940 <malloc@plt>:
  401940:	adrp	x16, 419000 <ferror@plt+0x17330>
  401944:	ldr	x17, [x16, #112]
  401948:	add	x16, x16, #0x70
  40194c:	br	x17

0000000000401950 <acl_set_tag_type@plt>:
  401950:	adrp	x16, 419000 <ferror@plt+0x17330>
  401954:	ldr	x17, [x16, #120]
  401958:	add	x16, x16, #0x78
  40195c:	br	x17

0000000000401960 <chmod@plt>:
  401960:	adrp	x16, 419000 <ferror@plt+0x17330>
  401964:	ldr	x17, [x16, #128]
  401968:	add	x16, x16, #0x80
  40196c:	br	x17

0000000000401970 <acl_create_entry@plt>:
  401970:	adrp	x16, 419000 <ferror@plt+0x17330>
  401974:	ldr	x17, [x16, #136]
  401978:	add	x16, x16, #0x88
  40197c:	br	x17

0000000000401980 <strncmp@plt>:
  401980:	adrp	x16, 419000 <ferror@plt+0x17330>
  401984:	ldr	x17, [x16, #144]
  401988:	add	x16, x16, #0x90
  40198c:	br	x17

0000000000401990 <bindtextdomain@plt>:
  401990:	adrp	x16, 419000 <ferror@plt+0x17330>
  401994:	ldr	x17, [x16, #152]
  401998:	add	x16, x16, #0x98
  40199c:	br	x17

00000000004019a0 <__libc_start_main@plt>:
  4019a0:	adrp	x16, 419000 <ferror@plt+0x17330>
  4019a4:	ldr	x17, [x16, #160]
  4019a8:	add	x16, x16, #0xa0
  4019ac:	br	x17

00000000004019b0 <fgetc@plt>:
  4019b0:	adrp	x16, 419000 <ferror@plt+0x17330>
  4019b4:	ldr	x17, [x16, #168]
  4019b8:	add	x16, x16, #0xa8
  4019bc:	br	x17

00000000004019c0 <acl_get_tag_type@plt>:
  4019c0:	adrp	x16, 419000 <ferror@plt+0x17330>
  4019c4:	ldr	x17, [x16, #176]
  4019c8:	add	x16, x16, #0xb0
  4019cc:	br	x17

00000000004019d0 <memset@plt>:
  4019d0:	adrp	x16, 419000 <ferror@plt+0x17330>
  4019d4:	ldr	x17, [x16, #184]
  4019d8:	add	x16, x16, #0xb8
  4019dc:	br	x17

00000000004019e0 <getpwnam@plt>:
  4019e0:	adrp	x16, 419000 <ferror@plt+0x17330>
  4019e4:	ldr	x17, [x16, #192]
  4019e8:	add	x16, x16, #0xc0
  4019ec:	br	x17

00000000004019f0 <acl_equiv_mode@plt>:
  4019f0:	adrp	x16, 419000 <ferror@plt+0x17330>
  4019f4:	ldr	x17, [x16, #200]
  4019f8:	add	x16, x16, #0xc8
  4019fc:	br	x17

0000000000401a00 <acl_copy_entry@plt>:
  401a00:	adrp	x16, 419000 <ferror@plt+0x17330>
  401a04:	ldr	x17, [x16, #208]
  401a08:	add	x16, x16, #0xd0
  401a0c:	br	x17

0000000000401a10 <seekdir@plt>:
  401a10:	adrp	x16, 419000 <ferror@plt+0x17330>
  401a14:	ldr	x17, [x16, #216]
  401a18:	add	x16, x16, #0xd8
  401a1c:	br	x17

0000000000401a20 <__xpg_basename@plt>:
  401a20:	adrp	x16, 419000 <ferror@plt+0x17330>
  401a24:	ldr	x17, [x16, #224]
  401a28:	add	x16, x16, #0xe0
  401a2c:	br	x17

0000000000401a30 <readdir@plt>:
  401a30:	adrp	x16, 419000 <ferror@plt+0x17330>
  401a34:	ldr	x17, [x16, #232]
  401a38:	add	x16, x16, #0xe8
  401a3c:	br	x17

0000000000401a40 <realloc@plt>:
  401a40:	adrp	x16, 419000 <ferror@plt+0x17330>
  401a44:	ldr	x17, [x16, #240]
  401a48:	add	x16, x16, #0xf0
  401a4c:	br	x17

0000000000401a50 <acl_set_file@plt>:
  401a50:	adrp	x16, 419000 <ferror@plt+0x17330>
  401a54:	ldr	x17, [x16, #248]
  401a58:	add	x16, x16, #0xf8
  401a5c:	br	x17

0000000000401a60 <getpagesize@plt>:
  401a60:	adrp	x16, 419000 <ferror@plt+0x17330>
  401a64:	ldr	x17, [x16, #256]
  401a68:	add	x16, x16, #0x100
  401a6c:	br	x17

0000000000401a70 <acl_from_mode@plt>:
  401a70:	adrp	x16, 419000 <ferror@plt+0x17330>
  401a74:	ldr	x17, [x16, #264]
  401a78:	add	x16, x16, #0x108
  401a7c:	br	x17

0000000000401a80 <closedir@plt>:
  401a80:	adrp	x16, 419000 <ferror@plt+0x17330>
  401a84:	ldr	x17, [x16, #272]
  401a88:	add	x16, x16, #0x110
  401a8c:	br	x17

0000000000401a90 <strerror@plt>:
  401a90:	adrp	x16, 419000 <ferror@plt+0x17330>
  401a94:	ldr	x17, [x16, #280]
  401a98:	add	x16, x16, #0x118
  401a9c:	br	x17

0000000000401aa0 <__gmon_start__@plt>:
  401aa0:	adrp	x16, 419000 <ferror@plt+0x17330>
  401aa4:	ldr	x17, [x16, #288]
  401aa8:	add	x16, x16, #0x120
  401aac:	br	x17

0000000000401ab0 <acl_set_qualifier@plt>:
  401ab0:	adrp	x16, 419000 <ferror@plt+0x17330>
  401ab4:	ldr	x17, [x16, #296]
  401ab8:	add	x16, x16, #0x128
  401abc:	br	x17

0000000000401ac0 <abort@plt>:
  401ac0:	adrp	x16, 419000 <ferror@plt+0x17330>
  401ac4:	ldr	x17, [x16, #304]
  401ac8:	add	x16, x16, #0x130
  401acc:	br	x17

0000000000401ad0 <acl_to_any_text@plt>:
  401ad0:	adrp	x16, 419000 <ferror@plt+0x17330>
  401ad4:	ldr	x17, [x16, #312]
  401ad8:	add	x16, x16, #0x138
  401adc:	br	x17

0000000000401ae0 <feof@plt>:
  401ae0:	adrp	x16, 419000 <ferror@plt+0x17330>
  401ae4:	ldr	x17, [x16, #320]
  401ae8:	add	x16, x16, #0x140
  401aec:	br	x17

0000000000401af0 <textdomain@plt>:
  401af0:	adrp	x16, 419000 <ferror@plt+0x17330>
  401af4:	ldr	x17, [x16, #328]
  401af8:	add	x16, x16, #0x148
  401afc:	br	x17

0000000000401b00 <getopt_long@plt>:
  401b00:	adrp	x16, 419000 <ferror@plt+0x17330>
  401b04:	ldr	x17, [x16, #336]
  401b08:	add	x16, x16, #0x150
  401b0c:	br	x17

0000000000401b10 <strcmp@plt>:
  401b10:	adrp	x16, 419000 <ferror@plt+0x17330>
  401b14:	ldr	x17, [x16, #344]
  401b18:	add	x16, x16, #0x158
  401b1c:	br	x17

0000000000401b20 <acl_get_file@plt>:
  401b20:	adrp	x16, 419000 <ferror@plt+0x17330>
  401b24:	ldr	x17, [x16, #352]
  401b28:	add	x16, x16, #0x160
  401b2c:	br	x17

0000000000401b30 <strtol@plt>:
  401b30:	adrp	x16, 419000 <ferror@plt+0x17330>
  401b34:	ldr	x17, [x16, #360]
  401b38:	add	x16, x16, #0x168
  401b3c:	br	x17

0000000000401b40 <acl_init@plt>:
  401b40:	adrp	x16, 419000 <ferror@plt+0x17330>
  401b44:	ldr	x17, [x16, #368]
  401b48:	add	x16, x16, #0x170
  401b4c:	br	x17

0000000000401b50 <free@plt>:
  401b50:	adrp	x16, 419000 <ferror@plt+0x17330>
  401b54:	ldr	x17, [x16, #376]
  401b58:	add	x16, x16, #0x178
  401b5c:	br	x17

0000000000401b60 <ungetc@plt>:
  401b60:	adrp	x16, 419000 <ferror@plt+0x17330>
  401b64:	ldr	x17, [x16, #384]
  401b68:	add	x16, x16, #0x180
  401b6c:	br	x17

0000000000401b70 <acl_get_entry@plt>:
  401b70:	adrp	x16, 419000 <ferror@plt+0x17330>
  401b74:	ldr	x17, [x16, #392]
  401b78:	add	x16, x16, #0x188
  401b7c:	br	x17

0000000000401b80 <telldir@plt>:
  401b80:	adrp	x16, 419000 <ferror@plt+0x17330>
  401b84:	ldr	x17, [x16, #400]
  401b88:	add	x16, x16, #0x190
  401b8c:	br	x17

0000000000401b90 <strchr@plt>:
  401b90:	adrp	x16, 419000 <ferror@plt+0x17330>
  401b94:	ldr	x17, [x16, #408]
  401b98:	add	x16, x16, #0x198
  401b9c:	br	x17

0000000000401ba0 <strcpy@plt>:
  401ba0:	adrp	x16, 419000 <ferror@plt+0x17330>
  401ba4:	ldr	x17, [x16, #416]
  401ba8:	add	x16, x16, #0x1a0
  401bac:	br	x17

0000000000401bb0 <getrlimit@plt>:
  401bb0:	adrp	x16, 419000 <ferror@plt+0x17330>
  401bb4:	ldr	x17, [x16, #424]
  401bb8:	add	x16, x16, #0x1a8
  401bbc:	br	x17

0000000000401bc0 <acl_get_qualifier@plt>:
  401bc0:	adrp	x16, 419000 <ferror@plt+0x17330>
  401bc4:	ldr	x17, [x16, #432]
  401bc8:	add	x16, x16, #0x1b0
  401bcc:	br	x17

0000000000401bd0 <__lxstat@plt>:
  401bd0:	adrp	x16, 419000 <ferror@plt+0x17330>
  401bd4:	ldr	x17, [x16, #440]
  401bd8:	add	x16, x16, #0x1b8
  401bdc:	br	x17

0000000000401be0 <acl_delete_entry@plt>:
  401be0:	adrp	x16, 419000 <ferror@plt+0x17330>
  401be4:	ldr	x17, [x16, #448]
  401be8:	add	x16, x16, #0x1c0
  401bec:	br	x17

0000000000401bf0 <acl_get_perm@plt>:
  401bf0:	adrp	x16, 419000 <ferror@plt+0x17330>
  401bf4:	ldr	x17, [x16, #456]
  401bf8:	add	x16, x16, #0x1c8
  401bfc:	br	x17

0000000000401c00 <acl_dup@plt>:
  401c00:	adrp	x16, 419000 <ferror@plt+0x17330>
  401c04:	ldr	x17, [x16, #464]
  401c08:	add	x16, x16, #0x1d0
  401c0c:	br	x17

0000000000401c10 <acl_calc_mask@plt>:
  401c10:	adrp	x16, 419000 <ferror@plt+0x17330>
  401c14:	ldr	x17, [x16, #472]
  401c18:	add	x16, x16, #0x1d8
  401c1c:	br	x17

0000000000401c20 <printf@plt>:
  401c20:	adrp	x16, 419000 <ferror@plt+0x17330>
  401c24:	ldr	x17, [x16, #480]
  401c28:	add	x16, x16, #0x1e0
  401c2c:	br	x17

0000000000401c30 <__errno_location@plt>:
  401c30:	adrp	x16, 419000 <ferror@plt+0x17330>
  401c34:	ldr	x17, [x16, #488]
  401c38:	add	x16, x16, #0x1e8
  401c3c:	br	x17

0000000000401c40 <getenv@plt>:
  401c40:	adrp	x16, 419000 <ferror@plt+0x17330>
  401c44:	ldr	x17, [x16, #496]
  401c48:	add	x16, x16, #0x1f0
  401c4c:	br	x17

0000000000401c50 <__xstat@plt>:
  401c50:	adrp	x16, 419000 <ferror@plt+0x17330>
  401c54:	ldr	x17, [x16, #504]
  401c58:	add	x16, x16, #0x1f8
  401c5c:	br	x17

0000000000401c60 <chown@plt>:
  401c60:	adrp	x16, 419000 <ferror@plt+0x17330>
  401c64:	ldr	x17, [x16, #512]
  401c68:	add	x16, x16, #0x200
  401c6c:	br	x17

0000000000401c70 <acl_check@plt>:
  401c70:	adrp	x16, 419000 <ferror@plt+0x17330>
  401c74:	ldr	x17, [x16, #520]
  401c78:	add	x16, x16, #0x208
  401c7c:	br	x17

0000000000401c80 <gettext@plt>:
  401c80:	adrp	x16, 419000 <ferror@plt+0x17330>
  401c84:	ldr	x17, [x16, #528]
  401c88:	add	x16, x16, #0x210
  401c8c:	br	x17

0000000000401c90 <fprintf@plt>:
  401c90:	adrp	x16, 419000 <ferror@plt+0x17330>
  401c94:	ldr	x17, [x16, #536]
  401c98:	add	x16, x16, #0x218
  401c9c:	br	x17

0000000000401ca0 <fgets@plt>:
  401ca0:	adrp	x16, 419000 <ferror@plt+0x17330>
  401ca4:	ldr	x17, [x16, #544]
  401ca8:	add	x16, x16, #0x220
  401cac:	br	x17

0000000000401cb0 <setlocale@plt>:
  401cb0:	adrp	x16, 419000 <ferror@plt+0x17330>
  401cb4:	ldr	x17, [x16, #552]
  401cb8:	add	x16, x16, #0x228
  401cbc:	br	x17

0000000000401cc0 <acl_free@plt>:
  401cc0:	adrp	x16, 419000 <ferror@plt+0x17330>
  401cc4:	ldr	x17, [x16, #560]
  401cc8:	add	x16, x16, #0x230
  401ccc:	br	x17

0000000000401cd0 <ferror@plt>:
  401cd0:	adrp	x16, 419000 <ferror@plt+0x17330>
  401cd4:	ldr	x17, [x16, #568]
  401cd8:	add	x16, x16, #0x238
  401cdc:	br	x17

Disassembly of section .text:

0000000000401ce0 <.text>:
  401ce0:	mov	x29, #0x0                   	// #0
  401ce4:	mov	x30, #0x0                   	// #0
  401ce8:	mov	x5, x0
  401cec:	ldr	x1, [sp]
  401cf0:	add	x2, sp, #0x8
  401cf4:	mov	x6, sp
  401cf8:	movz	x0, #0x0, lsl #48
  401cfc:	movk	x0, #0x0, lsl #32
  401d00:	movk	x0, #0x40, lsl #16
  401d04:	movk	x0, #0x524c
  401d08:	movz	x3, #0x0, lsl #48
  401d0c:	movk	x3, #0x0, lsl #32
  401d10:	movk	x3, #0x40, lsl #16
  401d14:	movk	x3, #0x6d30
  401d18:	movz	x4, #0x0, lsl #48
  401d1c:	movk	x4, #0x0, lsl #32
  401d20:	movk	x4, #0x40, lsl #16
  401d24:	movk	x4, #0x6db0
  401d28:	bl	4019a0 <__libc_start_main@plt>
  401d2c:	bl	401ac0 <abort@plt>
  401d30:	adrp	x0, 418000 <ferror@plt+0x16330>
  401d34:	ldr	x0, [x0, #4064]
  401d38:	cbz	x0, 401d40 <ferror@plt+0x70>
  401d3c:	b	401aa0 <__gmon_start__@plt>
  401d40:	ret
  401d44:	nop
  401d48:	adrp	x0, 419000 <ferror@plt+0x17330>
  401d4c:	add	x0, x0, #0x4f0
  401d50:	adrp	x1, 419000 <ferror@plt+0x17330>
  401d54:	add	x1, x1, #0x4f0
  401d58:	cmp	x1, x0
  401d5c:	b.eq	401d74 <ferror@plt+0xa4>  // b.none
  401d60:	adrp	x1, 406000 <ferror@plt+0x4330>
  401d64:	ldr	x1, [x1, #3568]
  401d68:	cbz	x1, 401d74 <ferror@plt+0xa4>
  401d6c:	mov	x16, x1
  401d70:	br	x16
  401d74:	ret
  401d78:	adrp	x0, 419000 <ferror@plt+0x17330>
  401d7c:	add	x0, x0, #0x4f0
  401d80:	adrp	x1, 419000 <ferror@plt+0x17330>
  401d84:	add	x1, x1, #0x4f0
  401d88:	sub	x1, x1, x0
  401d8c:	lsr	x2, x1, #63
  401d90:	add	x1, x2, x1, asr #3
  401d94:	cmp	xzr, x1, asr #1
  401d98:	asr	x1, x1, #1
  401d9c:	b.eq	401db4 <ferror@plt+0xe4>  // b.none
  401da0:	adrp	x2, 406000 <ferror@plt+0x4330>
  401da4:	ldr	x2, [x2, #3576]
  401da8:	cbz	x2, 401db4 <ferror@plt+0xe4>
  401dac:	mov	x16, x2
  401db0:	br	x16
  401db4:	ret
  401db8:	stp	x29, x30, [sp, #-32]!
  401dbc:	mov	x29, sp
  401dc0:	str	x19, [sp, #16]
  401dc4:	adrp	x19, 419000 <ferror@plt+0x17330>
  401dc8:	ldrb	w0, [x19, #1304]
  401dcc:	cbnz	w0, 401ddc <ferror@plt+0x10c>
  401dd0:	bl	401d48 <ferror@plt+0x78>
  401dd4:	mov	w0, #0x1                   	// #1
  401dd8:	strb	w0, [x19, #1304]
  401ddc:	ldr	x19, [sp, #16]
  401de0:	ldp	x29, x30, [sp], #32
  401de4:	ret
  401de8:	b	401d78 <ferror@plt+0xa8>
  401dec:	stp	x29, x30, [sp, #-64]!
  401df0:	mov	x29, sp
  401df4:	str	x0, [sp, #24]
  401df8:	str	w1, [sp, #20]
  401dfc:	str	w2, [sp, #16]
  401e00:	add	x0, sp, #0x30
  401e04:	mov	x2, x0
  401e08:	mov	w1, #0x0                   	// #0
  401e0c:	ldr	x0, [sp, #24]
  401e10:	bl	401b70 <acl_get_entry@plt>
  401e14:	cmp	w0, #0x1
  401e18:	b.eq	401e24 <ferror@plt+0x154>  // b.none
  401e1c:	mov	x0, #0x0                   	// #0
  401e20:	b	401ec4 <ferror@plt+0x1f4>
  401e24:	ldr	x0, [sp, #48]
  401e28:	add	x1, sp, #0x2c
  401e2c:	bl	4019c0 <acl_get_tag_type@plt>
  401e30:	ldr	w0, [sp, #44]
  401e34:	ldr	w1, [sp, #20]
  401e38:	cmp	w1, w0
  401e3c:	b.ne	401ea4 <ferror@plt+0x1d4>  // b.any
  401e40:	ldr	w0, [sp, #16]
  401e44:	cmn	w0, #0x1
  401e48:	b.eq	401e9c <ferror@plt+0x1cc>  // b.none
  401e4c:	ldr	x0, [sp, #48]
  401e50:	bl	401bc0 <acl_get_qualifier@plt>
  401e54:	str	x0, [sp, #56]
  401e58:	ldr	x0, [sp, #56]
  401e5c:	cmp	x0, #0x0
  401e60:	b.ne	401e6c <ferror@plt+0x19c>  // b.any
  401e64:	mov	x0, #0x0                   	// #0
  401e68:	b	401ec4 <ferror@plt+0x1f4>
  401e6c:	ldr	x0, [sp, #56]
  401e70:	ldr	w0, [x0]
  401e74:	ldr	w1, [sp, #16]
  401e78:	cmp	w1, w0
  401e7c:	b.ne	401e90 <ferror@plt+0x1c0>  // b.any
  401e80:	ldr	x0, [sp, #56]
  401e84:	bl	401cc0 <acl_free@plt>
  401e88:	ldr	x0, [sp, #48]
  401e8c:	b	401ec4 <ferror@plt+0x1f4>
  401e90:	ldr	x0, [sp, #56]
  401e94:	bl	401cc0 <acl_free@plt>
  401e98:	b	401ea4 <ferror@plt+0x1d4>
  401e9c:	ldr	x0, [sp, #48]
  401ea0:	b	401ec4 <ferror@plt+0x1f4>
  401ea4:	add	x0, sp, #0x30
  401ea8:	mov	x2, x0
  401eac:	mov	w1, #0x1                   	// #1
  401eb0:	ldr	x0, [sp, #24]
  401eb4:	bl	401b70 <acl_get_entry@plt>
  401eb8:	cmp	w0, #0x1
  401ebc:	b.eq	401e24 <ferror@plt+0x154>  // b.none
  401ec0:	mov	x0, #0x0                   	// #0
  401ec4:	ldp	x29, x30, [sp], #64
  401ec8:	ret
  401ecc:	stp	x29, x30, [sp, #-48]!
  401ed0:	mov	x29, sp
  401ed4:	str	x0, [sp, #24]
  401ed8:	add	x0, sp, #0x28
  401edc:	mov	x2, x0
  401ee0:	mov	w1, #0x0                   	// #0
  401ee4:	ldr	x0, [sp, #24]
  401ee8:	bl	401b70 <acl_get_entry@plt>
  401eec:	cmp	w0, #0x1
  401ef0:	b.eq	401efc <ferror@plt+0x22c>  // b.none
  401ef4:	mov	w0, #0x0                   	// #0
  401ef8:	b	401f44 <ferror@plt+0x274>
  401efc:	ldr	x0, [sp, #40]
  401f00:	add	x1, sp, #0x20
  401f04:	bl	4018e0 <acl_get_permset@plt>
  401f08:	ldr	x0, [sp, #32]
  401f0c:	mov	w1, #0x1                   	// #1
  401f10:	bl	401bf0 <acl_get_perm@plt>
  401f14:	cmp	w0, #0x0
  401f18:	b.eq	401f24 <ferror@plt+0x254>  // b.none
  401f1c:	mov	w0, #0x1                   	// #1
  401f20:	b	401f44 <ferror@plt+0x274>
  401f24:	add	x0, sp, #0x28
  401f28:	mov	x2, x0
  401f2c:	mov	w1, #0x1                   	// #1
  401f30:	ldr	x0, [sp, #24]
  401f34:	bl	401b70 <acl_get_entry@plt>
  401f38:	cmp	w0, #0x1
  401f3c:	b.eq	401efc <ferror@plt+0x22c>  // b.none
  401f40:	mov	w0, #0x0                   	// #0
  401f44:	ldp	x29, x30, [sp], #48
  401f48:	ret
  401f4c:	stp	x29, x30, [sp, #-64]!
  401f50:	mov	x29, sp
  401f54:	str	x0, [sp, #40]
  401f58:	str	w1, [sp, #36]
  401f5c:	str	x2, [sp, #24]
  401f60:	str	w3, [sp, #32]
  401f64:	mov	w2, #0xffffffff            	// #-1
  401f68:	ldr	w1, [sp, #36]
  401f6c:	ldr	x0, [sp, #40]
  401f70:	bl	401dec <ferror@plt+0x11c>
  401f74:	str	x0, [sp, #56]
  401f78:	ldr	x0, [sp, #56]
  401f7c:	cmp	x0, #0x0
  401f80:	b.eq	401fc4 <ferror@plt+0x2f4>  // b.none
  401f84:	add	x0, sp, #0x30
  401f88:	mov	x1, x0
  401f8c:	ldr	x0, [sp, #24]
  401f90:	bl	401970 <acl_create_entry@plt>
  401f94:	cmp	w0, #0x0
  401f98:	b.eq	401fa4 <ferror@plt+0x2d4>  // b.none
  401f9c:	mov	w0, #0xffffffff            	// #-1
  401fa0:	b	401fc8 <ferror@plt+0x2f8>
  401fa4:	ldr	x0, [sp, #48]
  401fa8:	ldr	x1, [sp, #56]
  401fac:	bl	401a00 <acl_copy_entry@plt>
  401fb0:	ldr	x0, [sp, #48]
  401fb4:	ldr	w1, [sp, #32]
  401fb8:	bl	401950 <acl_set_tag_type@plt>
  401fbc:	mov	w0, #0x0                   	// #0
  401fc0:	b	401fc8 <ferror@plt+0x2f8>
  401fc4:	mov	w0, #0x1                   	// #1
  401fc8:	ldp	x29, x30, [sp], #64
  401fcc:	ret
  401fd0:	stp	x29, x30, [sp, #-80]!
  401fd4:	mov	x29, sp
  401fd8:	str	x0, [sp, #56]
  401fdc:	str	x1, [sp, #48]
  401fe0:	str	x2, [sp, #40]
  401fe4:	str	x3, [sp, #32]
  401fe8:	str	x4, [sp, #24]
  401fec:	mov	w3, #0x10                  	// #16
  401ff0:	mov	w2, #0x2c                  	// #44
  401ff4:	mov	x1, #0x0                   	// #0
  401ff8:	ldr	x0, [sp, #32]
  401ffc:	bl	401ad0 <acl_to_any_text@plt>
  402000:	str	x0, [sp, #72]
  402004:	mov	w3, #0x10                  	// #16
  402008:	mov	w2, #0x2c                  	// #44
  40200c:	adrp	x0, 406000 <ferror@plt+0x4330>
  402010:	add	x1, x0, #0xe00
  402014:	ldr	x0, [sp, #24]
  402018:	bl	401ad0 <acl_to_any_text@plt>
  40201c:	str	x0, [sp, #64]
  402020:	ldr	x0, [sp, #72]
  402024:	cmp	x0, #0x0
  402028:	b.eq	402034 <ferror@plt+0x364>  // b.none
  40202c:	ldr	x0, [sp, #72]
  402030:	b	40203c <ferror@plt+0x36c>
  402034:	adrp	x0, 406000 <ferror@plt+0x4330>
  402038:	add	x0, x0, #0xe08
  40203c:	ldr	x1, [sp, #64]
  402040:	cmp	x1, #0x0
  402044:	b.eq	402050 <ferror@plt+0x380>  // b.none
  402048:	ldr	x1, [sp, #64]
  40204c:	b	402058 <ferror@plt+0x388>
  402050:	adrp	x1, 406000 <ferror@plt+0x4330>
  402054:	add	x1, x1, #0xe08
  402058:	mov	x4, x1
  40205c:	mov	x3, x0
  402060:	ldr	x2, [sp, #48]
  402064:	adrp	x0, 406000 <ferror@plt+0x4330>
  402068:	add	x1, x0, #0xe10
  40206c:	ldr	x0, [sp, #56]
  402070:	bl	401c90 <fprintf@plt>
  402074:	ldr	x0, [sp, #72]
  402078:	bl	401cc0 <acl_free@plt>
  40207c:	ldr	x0, [sp, #64]
  402080:	bl	401cc0 <acl_free@plt>
  402084:	nop
  402088:	ldp	x29, x30, [sp], #80
  40208c:	ret
  402090:	stp	x29, x30, [sp, #-48]!
  402094:	mov	x29, sp
  402098:	str	x0, [sp, #24]
  40209c:	str	w1, [sp, #20]
  4020a0:	add	x0, sp, #0x28
  4020a4:	mov	x1, x0
  4020a8:	ldr	x0, [sp, #24]
  4020ac:	bl	4018e0 <acl_get_permset@plt>
  4020b0:	ldr	w0, [sp, #20]
  4020b4:	and	w0, w0, #0x4
  4020b8:	cmp	w0, #0x0
  4020bc:	b.eq	4020d0 <ferror@plt+0x400>  // b.none
  4020c0:	ldr	x0, [sp, #40]
  4020c4:	mov	w1, #0x4                   	// #4
  4020c8:	bl	4018a0 <acl_add_perm@plt>
  4020cc:	b	4020dc <ferror@plt+0x40c>
  4020d0:	ldr	x0, [sp, #40]
  4020d4:	mov	w1, #0x4                   	// #4
  4020d8:	bl	4018b0 <acl_delete_perm@plt>
  4020dc:	ldr	w0, [sp, #20]
  4020e0:	and	w0, w0, #0x2
  4020e4:	cmp	w0, #0x0
  4020e8:	b.eq	4020fc <ferror@plt+0x42c>  // b.none
  4020ec:	ldr	x0, [sp, #40]
  4020f0:	mov	w1, #0x2                   	// #2
  4020f4:	bl	4018a0 <acl_add_perm@plt>
  4020f8:	b	402108 <ferror@plt+0x438>
  4020fc:	ldr	x0, [sp, #40]
  402100:	mov	w1, #0x2                   	// #2
  402104:	bl	4018b0 <acl_delete_perm@plt>
  402108:	ldr	w0, [sp, #20]
  40210c:	and	w0, w0, #0x1
  402110:	cmp	w0, #0x0
  402114:	b.eq	402128 <ferror@plt+0x458>  // b.none
  402118:	ldr	x0, [sp, #40]
  40211c:	mov	w1, #0x1                   	// #1
  402120:	bl	4018a0 <acl_add_perm@plt>
  402124:	b	402134 <ferror@plt+0x464>
  402128:	ldr	x0, [sp, #40]
  40212c:	mov	w1, #0x1                   	// #1
  402130:	bl	4018b0 <acl_delete_perm@plt>
  402134:	nop
  402138:	ldp	x29, x30, [sp], #48
  40213c:	ret
  402140:	stp	x29, x30, [sp, #-64]!
  402144:	mov	x29, sp
  402148:	str	x0, [sp, #56]
  40214c:	str	w1, [sp, #52]
  402150:	str	x2, [sp, #40]
  402154:	str	x3, [sp, #32]
  402158:	str	x4, [sp, #24]
  40215c:	ldr	x0, [sp, #24]
  402160:	ldr	x0, [x0]
  402164:	cmp	x0, #0x0
  402168:	b.eq	402174 <ferror@plt+0x4a4>  // b.none
  40216c:	mov	w0, #0x0                   	// #0
  402170:	b	40228c <ferror@plt+0x5bc>
  402174:	ldr	x0, [sp, #24]
  402178:	str	xzr, [x0]
  40217c:	ldr	w0, [sp, #52]
  402180:	cmp	w0, #0x8, lsl #12
  402184:	b.eq	40219c <ferror@plt+0x4cc>  // b.none
  402188:	ldr	x0, [sp, #40]
  40218c:	ldr	w0, [x0, #16]
  402190:	and	w0, w0, #0xf000
  402194:	cmp	w0, #0x4, lsl #12
  402198:	b.ne	402224 <ferror@plt+0x554>  // b.any
  40219c:	ldr	w1, [sp, #52]
  4021a0:	ldr	x0, [sp, #56]
  4021a4:	bl	401b20 <acl_get_file@plt>
  4021a8:	mov	x1, x0
  4021ac:	ldr	x0, [sp, #32]
  4021b0:	str	x1, [x0]
  4021b4:	ldr	x0, [sp, #32]
  4021b8:	ldr	x0, [x0]
  4021bc:	cmp	x0, #0x0
  4021c0:	b.ne	40223c <ferror@plt+0x56c>  // b.any
  4021c4:	bl	401c30 <__errno_location@plt>
  4021c8:	ldr	w0, [x0]
  4021cc:	cmp	w0, #0x26
  4021d0:	b.eq	4021e4 <ferror@plt+0x514>  // b.none
  4021d4:	bl	401c30 <__errno_location@plt>
  4021d8:	ldr	w0, [x0]
  4021dc:	cmp	w0, #0x5f
  4021e0:	b.ne	40223c <ferror@plt+0x56c>  // b.any
  4021e4:	ldr	w0, [sp, #52]
  4021e8:	cmp	w0, #0x4, lsl #12
  4021ec:	b.ne	402208 <ferror@plt+0x538>  // b.any
  4021f0:	mov	w0, #0x0                   	// #0
  4021f4:	bl	401b40 <acl_init@plt>
  4021f8:	mov	x1, x0
  4021fc:	ldr	x0, [sp, #32]
  402200:	str	x1, [x0]
  402204:	b	40223c <ferror@plt+0x56c>
  402208:	ldr	x0, [sp, #40]
  40220c:	ldr	w0, [x0, #16]
  402210:	bl	401a70 <acl_from_mode@plt>
  402214:	mov	x1, x0
  402218:	ldr	x0, [sp, #32]
  40221c:	str	x1, [x0]
  402220:	b	40223c <ferror@plt+0x56c>
  402224:	mov	w0, #0x0                   	// #0
  402228:	bl	401b40 <acl_init@plt>
  40222c:	mov	x1, x0
  402230:	ldr	x0, [sp, #32]
  402234:	str	x1, [x0]
  402238:	b	402240 <ferror@plt+0x570>
  40223c:	nop
  402240:	ldr	x0, [sp, #32]
  402244:	ldr	x0, [x0]
  402248:	cmp	x0, #0x0
  40224c:	b.ne	402258 <ferror@plt+0x588>  // b.any
  402250:	mov	w0, #0xffffffff            	// #-1
  402254:	b	40228c <ferror@plt+0x5bc>
  402258:	ldr	x0, [sp, #32]
  40225c:	ldr	x0, [x0]
  402260:	bl	401c00 <acl_dup@plt>
  402264:	mov	x1, x0
  402268:	ldr	x0, [sp, #24]
  40226c:	str	x1, [x0]
  402270:	ldr	x0, [sp, #24]
  402274:	ldr	x0, [x0]
  402278:	cmp	x0, #0x0
  40227c:	b.ne	402288 <ferror@plt+0x5b8>  // b.any
  402280:	mov	w0, #0xffffffff            	// #-1
  402284:	b	40228c <ferror@plt+0x5bc>
  402288:	mov	w0, #0x0                   	// #0
  40228c:	ldp	x29, x30, [sp], #64
  402290:	ret
  402294:	stp	x29, x30, [sp, #-80]!
  402298:	mov	x29, sp
  40229c:	str	x0, [sp, #24]
  4022a0:	mov	w2, #0xffffffff            	// #-1
  4022a4:	mov	w1, #0x10                  	// #16
  4022a8:	ldr	x0, [sp, #24]
  4022ac:	bl	401dec <ferror@plt+0x11c>
  4022b0:	str	x0, [sp, #56]
  4022b4:	mov	w2, #0xffffffff            	// #-1
  4022b8:	mov	w1, #0x4                   	// #4
  4022bc:	ldr	x0, [sp, #24]
  4022c0:	bl	401dec <ferror@plt+0x11c>
  4022c4:	str	x0, [sp, #64]
  4022c8:	ldr	x0, [sp, #56]
  4022cc:	cmp	x0, #0x0
  4022d0:	b.eq	40236c <ferror@plt+0x69c>  // b.none
  4022d4:	ldr	x0, [sp, #64]
  4022d8:	cmp	x0, #0x0
  4022dc:	b.eq	40236c <ferror@plt+0x69c>  // b.none
  4022e0:	ldr	x0, [sp, #56]
  4022e4:	add	x1, sp, #0x30
  4022e8:	bl	4018e0 <acl_get_permset@plt>
  4022ec:	cmp	w0, #0x0
  4022f0:	b.ne	40236c <ferror@plt+0x69c>  // b.any
  4022f4:	add	x0, sp, #0x28
  4022f8:	mov	x1, x0
  4022fc:	ldr	x0, [sp, #64]
  402300:	bl	4018e0 <acl_get_permset@plt>
  402304:	cmp	w0, #0x0
  402308:	b.ne	40236c <ferror@plt+0x69c>  // b.any
  40230c:	ldr	x0, [sp, #48]
  402310:	mov	w1, #0x4                   	// #4
  402314:	bl	401bf0 <acl_get_perm@plt>
  402318:	cmp	w0, #0x0
  40231c:	b.ne	40232c <ferror@plt+0x65c>  // b.any
  402320:	ldr	x0, [sp, #40]
  402324:	mov	w1, #0x4                   	// #4
  402328:	bl	4018b0 <acl_delete_perm@plt>
  40232c:	ldr	x0, [sp, #48]
  402330:	mov	w1, #0x2                   	// #2
  402334:	bl	401bf0 <acl_get_perm@plt>
  402338:	cmp	w0, #0x0
  40233c:	b.ne	40234c <ferror@plt+0x67c>  // b.any
  402340:	ldr	x0, [sp, #40]
  402344:	mov	w1, #0x2                   	// #2
  402348:	bl	4018b0 <acl_delete_perm@plt>
  40234c:	ldr	x0, [sp, #48]
  402350:	mov	w1, #0x1                   	// #1
  402354:	bl	401bf0 <acl_get_perm@plt>
  402358:	cmp	w0, #0x0
  40235c:	b.ne	40236c <ferror@plt+0x69c>  // b.any
  402360:	ldr	x0, [sp, #40]
  402364:	mov	w1, #0x1                   	// #1
  402368:	bl	4018b0 <acl_delete_perm@plt>
  40236c:	add	x0, sp, #0x38
  402370:	mov	x2, x0
  402374:	mov	w1, #0x0                   	// #0
  402378:	ldr	x0, [sp, #24]
  40237c:	bl	401b70 <acl_get_entry@plt>
  402380:	str	w0, [sp, #76]
  402384:	b	402404 <ferror@plt+0x734>
  402388:	ldr	x0, [sp, #56]
  40238c:	add	x1, sp, #0x24
  402390:	bl	4019c0 <acl_get_tag_type@plt>
  402394:	ldr	w0, [sp, #36]
  402398:	cmp	w0, #0x10
  40239c:	cset	w1, hi  // hi = pmore
  4023a0:	and	w1, w1, #0xff
  4023a4:	cmp	w1, #0x0
  4023a8:	b.ne	4023e8 <ferror@plt+0x718>  // b.any
  4023ac:	mov	x1, #0x1                   	// #1
  4023b0:	lsl	x1, x1, x0
  4023b4:	mov	x0, #0x104                 	// #260
  4023b8:	movk	x0, #0x1, lsl #16
  4023bc:	and	x0, x1, x0
  4023c0:	cmp	x0, #0x0
  4023c4:	cset	w0, ne  // ne = any
  4023c8:	and	w0, w0, #0xff
  4023cc:	cmp	w0, #0x0
  4023d0:	b.eq	4023e8 <ferror@plt+0x718>  // b.none
  4023d4:	ldr	x0, [sp, #56]
  4023d8:	mov	x1, x0
  4023dc:	ldr	x0, [sp, #24]
  4023e0:	bl	401be0 <acl_delete_entry@plt>
  4023e4:	b	4023ec <ferror@plt+0x71c>
  4023e8:	nop
  4023ec:	add	x0, sp, #0x38
  4023f0:	mov	x2, x0
  4023f4:	mov	w1, #0x1                   	// #1
  4023f8:	ldr	x0, [sp, #24]
  4023fc:	bl	401b70 <acl_get_entry@plt>
  402400:	str	w0, [sp, #76]
  402404:	ldr	w0, [sp, #76]
  402408:	cmp	w0, #0x1
  40240c:	b.eq	402388 <ferror@plt+0x6b8>  // b.none
  402410:	ldr	w0, [sp, #76]
  402414:	cmp	w0, #0x0
  402418:	b.ge	402424 <ferror@plt+0x754>  // b.tcont
  40241c:	mov	w0, #0xffffffff            	// #-1
  402420:	b	402428 <ferror@plt+0x758>
  402424:	mov	w0, #0x0                   	// #0
  402428:	ldp	x29, x30, [sp], #80
  40242c:	ret
  402430:	stp	x29, x30, [sp, #-336]!
  402434:	mov	x29, sp
  402438:	stp	x19, x20, [sp, #16]
  40243c:	str	x21, [sp, #32]
  402440:	str	x0, [sp, #72]
  402444:	str	x1, [sp, #64]
  402448:	str	w2, [sp, #60]
  40244c:	str	x3, [sp, #48]
  402450:	ldr	x0, [sp, #48]
  402454:	str	x0, [sp, #280]
  402458:	str	xzr, [sp, #256]
  40245c:	str	xzr, [sp, #248]
  402460:	str	xzr, [sp, #240]
  402464:	str	xzr, [sp, #232]
  402468:	str	wzr, [sp, #316]
  40246c:	str	wzr, [sp, #308]
  402470:	str	wzr, [sp, #304]
  402474:	str	wzr, [sp, #300]
  402478:	str	wzr, [sp, #296]
  40247c:	ldr	w0, [sp, #60]
  402480:	and	w0, w0, #0x400
  402484:	cmp	w0, #0x0
  402488:	b.eq	4024d4 <ferror@plt+0x804>  // b.none
  40248c:	adrp	x0, 419000 <ferror@plt+0x17330>
  402490:	add	x0, x0, #0x4f0
  402494:	ldr	x19, [x0]
  402498:	adrp	x0, 419000 <ferror@plt+0x17330>
  40249c:	add	x0, x0, #0x550
  4024a0:	ldr	x20, [x0]
  4024a4:	bl	401c30 <__errno_location@plt>
  4024a8:	ldr	w0, [x0]
  4024ac:	bl	401a90 <strerror@plt>
  4024b0:	mov	x4, x0
  4024b4:	ldr	x3, [sp, #72]
  4024b8:	mov	x2, x20
  4024bc:	adrp	x0, 406000 <ferror@plt+0x4330>
  4024c0:	add	x1, x0, #0xe20
  4024c4:	mov	x0, x19
  4024c8:	bl	401c90 <fprintf@plt>
  4024cc:	mov	w0, #0x1                   	// #1
  4024d0:	b	402f98 <ferror@plt+0x12c8>
  4024d4:	ldr	w0, [sp, #60]
  4024d8:	and	w0, w0, #0x200
  4024dc:	cmp	w0, #0x0
  4024e0:	b.eq	402510 <ferror@plt+0x840>  // b.none
  4024e4:	ldr	w0, [sp, #60]
  4024e8:	and	w0, w0, #0x2
  4024ec:	cmp	w0, #0x0
  4024f0:	b.ne	402508 <ferror@plt+0x838>  // b.any
  4024f4:	ldr	w1, [sp, #60]
  4024f8:	mov	w0, #0x104                 	// #260
  4024fc:	and	w0, w1, w0
  402500:	cmp	w0, #0x0
  402504:	b.ne	402510 <ferror@plt+0x840>  // b.any
  402508:	mov	w0, #0x0                   	// #0
  40250c:	b	402f98 <ferror@plt+0x12c8>
  402510:	ldr	x0, [sp, #280]
  402514:	ldr	x0, [x0]
  402518:	add	x1, sp, #0xd8
  40251c:	mov	x2, x1
  402520:	mov	w1, #0x0                   	// #0
  402524:	bl	404794 <ferror@plt+0x2ac4>
  402528:	str	w0, [sp, #312]
  40252c:	ldr	w0, [sp, #312]
  402530:	cmp	w0, #0x0
  402534:	b.ne	4027dc <ferror@plt+0xb0c>  // b.any
  402538:	mov	w0, #0x0                   	// #0
  40253c:	b	402f98 <ferror@plt+0x12c8>
  402540:	ldr	x0, [sp, #216]
  402544:	ldr	w0, [x0, #16]
  402548:	str	w0, [sp, #292]
  40254c:	ldr	x0, [sp, #216]
  402550:	ldr	w0, [x0, #4]
  402554:	cmp	w0, #0x8, lsl #12
  402558:	b.ne	402590 <ferror@plt+0x8c0>  // b.any
  40255c:	add	x0, sp, #0xf0
  402560:	str	x0, [sp, #328]
  402564:	add	x0, sp, #0x100
  402568:	str	x0, [sp, #320]
  40256c:	mov	w0, #0x1                   	// #1
  402570:	str	w0, [sp, #308]
  402574:	ldr	x0, [sp, #216]
  402578:	ldr	w0, [x0, #8]
  40257c:	cmp	w0, #0x10
  402580:	b.ne	4025c0 <ferror@plt+0x8f0>  // b.any
  402584:	mov	w0, #0x1                   	// #1
  402588:	str	w0, [sp, #300]
  40258c:	b	4025c0 <ferror@plt+0x8f0>
  402590:	add	x0, sp, #0xe8
  402594:	str	x0, [sp, #328]
  402598:	add	x0, sp, #0xf8
  40259c:	str	x0, [sp, #320]
  4025a0:	mov	w0, #0x1                   	// #1
  4025a4:	str	w0, [sp, #304]
  4025a8:	ldr	x0, [sp, #216]
  4025ac:	ldr	w0, [x0, #8]
  4025b0:	cmp	w0, #0x10
  4025b4:	b.ne	4025c0 <ferror@plt+0x8f0>  // b.any
  4025b8:	mov	w0, #0x1                   	// #1
  4025bc:	str	w0, [sp, #296]
  4025c0:	ldr	x0, [sp, #216]
  4025c4:	ldr	w0, [x0, #4]
  4025c8:	ldr	x4, [sp, #328]
  4025cc:	ldr	x3, [sp, #320]
  4025d0:	ldr	x2, [sp, #64]
  4025d4:	mov	w1, w0
  4025d8:	ldr	x0, [sp, #72]
  4025dc:	bl	402140 <ferror@plt+0x470>
  4025e0:	str	w0, [sp, #312]
  4025e4:	ldr	w0, [sp, #312]
  4025e8:	cmp	w0, #0x0
  4025ec:	b.ne	402eec <ferror@plt+0x121c>  // b.any
  4025f0:	ldr	w0, [sp, #292]
  4025f4:	and	w0, w0, #0x8
  4025f8:	cmp	w0, #0x0
  4025fc:	b.eq	402640 <ferror@plt+0x970>  // b.none
  402600:	ldr	w0, [sp, #292]
  402604:	and	w0, w0, #0xfffffff7
  402608:	str	w0, [sp, #292]
  40260c:	ldr	x0, [sp, #64]
  402610:	ldr	w0, [x0, #16]
  402614:	and	w0, w0, #0xf000
  402618:	cmp	w0, #0x4, lsl #12
  40261c:	b.eq	402634 <ferror@plt+0x964>  // b.none
  402620:	ldr	x0, [sp, #328]
  402624:	ldr	x0, [x0]
  402628:	bl	401ecc <ferror@plt+0x1fc>
  40262c:	cmp	w0, #0x0
  402630:	b.eq	402640 <ferror@plt+0x970>  // b.none
  402634:	ldr	w0, [sp, #292]
  402638:	orr	w0, w0, #0x1
  40263c:	str	w0, [sp, #292]
  402640:	ldr	x0, [sp, #216]
  402644:	ldr	w0, [x0]
  402648:	cmp	w0, #0x5
  40264c:	b.eq	40276c <ferror@plt+0xa9c>  // b.none
  402650:	cmp	w0, #0x5
  402654:	b.hi	4027a0 <ferror@plt+0xad0>  // b.pmore
  402658:	cmp	w0, #0x4
  40265c:	b.eq	402760 <ferror@plt+0xa90>  // b.none
  402660:	cmp	w0, #0x4
  402664:	b.hi	4027a0 <ferror@plt+0xad0>  // b.pmore
  402668:	cmp	w0, #0x0
  40266c:	b.eq	40267c <ferror@plt+0x9ac>  // b.none
  402670:	cmp	w0, #0x3
  402674:	b.eq	402718 <ferror@plt+0xa48>  // b.none
  402678:	b	4027a0 <ferror@plt+0xad0>
  40267c:	ldr	x0, [sp, #328]
  402680:	ldr	x3, [x0]
  402684:	ldr	x0, [sp, #216]
  402688:	ldr	w1, [x0, #8]
  40268c:	ldr	x0, [sp, #216]
  402690:	ldr	w0, [x0, #12]
  402694:	mov	w2, w0
  402698:	mov	x0, x3
  40269c:	bl	401dec <ferror@plt+0x11c>
  4026a0:	str	x0, [sp, #224]
  4026a4:	ldr	x0, [sp, #224]
  4026a8:	cmp	x0, #0x0
  4026ac:	b.ne	402708 <ferror@plt+0xa38>  // b.any
  4026b0:	add	x0, sp, #0xe0
  4026b4:	mov	x1, x0
  4026b8:	ldr	x0, [sp, #328]
  4026bc:	bl	401970 <acl_create_entry@plt>
  4026c0:	cmp	w0, #0x0
  4026c4:	b.ne	402ef4 <ferror@plt+0x1224>  // b.any
  4026c8:	ldr	x2, [sp, #224]
  4026cc:	ldr	x0, [sp, #216]
  4026d0:	ldr	w0, [x0, #8]
  4026d4:	mov	w1, w0
  4026d8:	mov	x0, x2
  4026dc:	bl	401950 <acl_set_tag_type@plt>
  4026e0:	ldr	x0, [sp, #216]
  4026e4:	ldr	w0, [x0, #12]
  4026e8:	cmn	w0, #0x1
  4026ec:	b.eq	402708 <ferror@plt+0xa38>  // b.none
  4026f0:	ldr	x2, [sp, #224]
  4026f4:	ldr	x0, [sp, #216]
  4026f8:	add	x0, x0, #0xc
  4026fc:	mov	x1, x0
  402700:	mov	x0, x2
  402704:	bl	401ab0 <acl_set_qualifier@plt>
  402708:	ldr	x0, [sp, #224]
  40270c:	ldr	w1, [sp, #292]
  402710:	bl	402090 <ferror@plt+0x3c0>
  402714:	b	4027c0 <ferror@plt+0xaf0>
  402718:	ldr	x0, [sp, #328]
  40271c:	ldr	x3, [x0]
  402720:	ldr	x0, [sp, #216]
  402724:	ldr	w1, [x0, #8]
  402728:	ldr	x0, [sp, #216]
  40272c:	ldr	w0, [x0, #12]
  402730:	mov	w2, w0
  402734:	mov	x0, x3
  402738:	bl	401dec <ferror@plt+0x11c>
  40273c:	str	x0, [sp, #224]
  402740:	ldr	x0, [sp, #224]
  402744:	cmp	x0, #0x0
  402748:	b.eq	4027b4 <ferror@plt+0xae4>  // b.none
  40274c:	ldr	x0, [sp, #328]
  402750:	ldr	x0, [x0]
  402754:	ldr	x1, [sp, #224]
  402758:	bl	401be0 <acl_delete_entry@plt>
  40275c:	b	4027b4 <ferror@plt+0xae4>
  402760:	ldr	x0, [sp, #240]
  402764:	bl	402294 <ferror@plt+0x5c4>
  402768:	b	4027c0 <ferror@plt+0xaf0>
  40276c:	ldr	x0, [sp, #328]
  402770:	ldr	x0, [x0]
  402774:	bl	401cc0 <acl_free@plt>
  402778:	mov	w0, #0x5                   	// #5
  40277c:	bl	401b40 <acl_init@plt>
  402780:	mov	x1, x0
  402784:	ldr	x0, [sp, #328]
  402788:	str	x1, [x0]
  40278c:	ldr	x0, [sp, #328]
  402790:	ldr	x0, [x0]
  402794:	cmp	x0, #0x0
  402798:	b.ne	4027bc <ferror@plt+0xaec>  // b.any
  40279c:	b	402f48 <ferror@plt+0x1278>
  4027a0:	bl	401c30 <__errno_location@plt>
  4027a4:	mov	x1, x0
  4027a8:	mov	w0, #0x16                  	// #22
  4027ac:	str	w0, [x1]
  4027b0:	b	402f48 <ferror@plt+0x1278>
  4027b4:	nop
  4027b8:	b	4027c0 <ferror@plt+0xaf0>
  4027bc:	nop
  4027c0:	ldr	x0, [sp, #280]
  4027c4:	ldr	x0, [x0]
  4027c8:	add	x1, sp, #0xd8
  4027cc:	mov	x2, x1
  4027d0:	mov	w1, #0x1                   	// #1
  4027d4:	bl	404794 <ferror@plt+0x2ac4>
  4027d8:	str	w0, [sp, #312]
  4027dc:	ldr	w0, [sp, #312]
  4027e0:	cmp	w0, #0x1
  4027e4:	b.eq	402540 <ferror@plt+0x870>  // b.none
  4027e8:	ldr	w0, [sp, #312]
  4027ec:	cmp	w0, #0x0
  4027f0:	b.lt	402efc <ferror@plt+0x122c>  // b.tstop
  4027f4:	ldr	x0, [sp, #232]
  4027f8:	cmp	x0, #0x0
  4027fc:	b.eq	40294c <ferror@plt+0xc7c>  // b.none
  402800:	ldr	x0, [sp, #232]
  402804:	bl	4018c0 <acl_entries@plt>
  402808:	cmp	w0, #0x0
  40280c:	b.eq	40294c <ferror@plt+0xc7c>  // b.none
  402810:	add	x0, sp, #0xf0
  402814:	str	x0, [sp, #328]
  402818:	add	x0, sp, #0x100
  40281c:	str	x0, [sp, #320]
  402820:	ldr	x0, [sp, #232]
  402824:	mov	w2, #0xffffffff            	// #-1
  402828:	mov	w1, #0x1                   	// #1
  40282c:	bl	401dec <ferror@plt+0x11c>
  402830:	cmp	x0, #0x0
  402834:	b.ne	402884 <ferror@plt+0xbb4>  // b.any
  402838:	ldr	x0, [sp, #240]
  40283c:	cmp	x0, #0x0
  402840:	b.ne	40286c <ferror@plt+0xb9c>  // b.any
  402844:	ldr	x4, [sp, #328]
  402848:	ldr	x3, [sp, #320]
  40284c:	ldr	x2, [sp, #64]
  402850:	mov	w1, #0x8000                	// #32768
  402854:	ldr	x0, [sp, #72]
  402858:	bl	402140 <ferror@plt+0x470>
  40285c:	str	w0, [sp, #312]
  402860:	ldr	w0, [sp, #312]
  402864:	cmp	w0, #0x0
  402868:	b.ne	402f04 <ferror@plt+0x1234>  // b.any
  40286c:	ldr	x0, [sp, #240]
  402870:	add	x1, sp, #0xe8
  402874:	mov	w3, #0x1                   	// #1
  402878:	mov	x2, x1
  40287c:	mov	w1, #0x1                   	// #1
  402880:	bl	401f4c <ferror@plt+0x27c>
  402884:	ldr	x0, [sp, #232]
  402888:	mov	w2, #0xffffffff            	// #-1
  40288c:	mov	w1, #0x4                   	// #4
  402890:	bl	401dec <ferror@plt+0x11c>
  402894:	cmp	x0, #0x0
  402898:	b.ne	4028e8 <ferror@plt+0xc18>  // b.any
  40289c:	ldr	x0, [sp, #240]
  4028a0:	cmp	x0, #0x0
  4028a4:	b.ne	4028d0 <ferror@plt+0xc00>  // b.any
  4028a8:	ldr	x4, [sp, #328]
  4028ac:	ldr	x3, [sp, #320]
  4028b0:	ldr	x2, [sp, #64]
  4028b4:	mov	w1, #0x8000                	// #32768
  4028b8:	ldr	x0, [sp, #72]
  4028bc:	bl	402140 <ferror@plt+0x470>
  4028c0:	str	w0, [sp, #312]
  4028c4:	ldr	w0, [sp, #312]
  4028c8:	cmp	w0, #0x0
  4028cc:	b.ne	402f0c <ferror@plt+0x123c>  // b.any
  4028d0:	ldr	x0, [sp, #240]
  4028d4:	add	x1, sp, #0xe8
  4028d8:	mov	w3, #0x4                   	// #4
  4028dc:	mov	x2, x1
  4028e0:	mov	w1, #0x4                   	// #4
  4028e4:	bl	401f4c <ferror@plt+0x27c>
  4028e8:	ldr	x0, [sp, #232]
  4028ec:	mov	w2, #0xffffffff            	// #-1
  4028f0:	mov	w1, #0x20                  	// #32
  4028f4:	bl	401dec <ferror@plt+0x11c>
  4028f8:	cmp	x0, #0x0
  4028fc:	b.ne	40294c <ferror@plt+0xc7c>  // b.any
  402900:	ldr	x0, [sp, #240]
  402904:	cmp	x0, #0x0
  402908:	b.ne	402934 <ferror@plt+0xc64>  // b.any
  40290c:	ldr	x4, [sp, #328]
  402910:	ldr	x3, [sp, #320]
  402914:	ldr	x2, [sp, #64]
  402918:	mov	w1, #0x8000                	// #32768
  40291c:	ldr	x0, [sp, #72]
  402920:	bl	402140 <ferror@plt+0x470>
  402924:	str	w0, [sp, #312]
  402928:	ldr	w0, [sp, #312]
  40292c:	cmp	w0, #0x0
  402930:	b.ne	402f14 <ferror@plt+0x1244>  // b.any
  402934:	ldr	x0, [sp, #240]
  402938:	add	x1, sp, #0xe8
  40293c:	mov	w3, #0x20                  	// #32
  402940:	mov	x2, x1
  402944:	mov	w1, #0x20                  	// #32
  402948:	bl	401f4c <ferror@plt+0x27c>
  40294c:	ldr	x0, [sp, #240]
  402950:	cmp	x0, #0x0
  402954:	b.eq	402aa4 <ferror@plt+0xdd4>  // b.none
  402958:	ldr	w0, [sp, #308]
  40295c:	cmp	w0, #0x0
  402960:	b.eq	402aa4 <ferror@plt+0xdd4>  // b.none
  402964:	ldr	x0, [sp, #240]
  402968:	mov	x1, #0x0                   	// #0
  40296c:	bl	4019f0 <acl_equiv_mode@plt>
  402970:	cmp	w0, #0x0
  402974:	b.eq	4029f0 <ferror@plt+0xd20>  // b.none
  402978:	ldr	w0, [sp, #300]
  40297c:	cmp	w0, #0x0
  402980:	b.ne	4029b4 <ferror@plt+0xce4>  // b.any
  402984:	ldr	x0, [sp, #240]
  402988:	mov	w2, #0xffffffff            	// #-1
  40298c:	mov	w1, #0x10                  	// #16
  402990:	bl	401dec <ferror@plt+0x11c>
  402994:	cmp	x0, #0x0
  402998:	b.ne	4029b4 <ferror@plt+0xce4>  // b.any
  40299c:	ldr	x0, [sp, #240]
  4029a0:	add	x1, sp, #0xf0
  4029a4:	mov	w3, #0x10                  	// #16
  4029a8:	mov	x2, x1
  4029ac:	mov	w1, #0x4                   	// #4
  4029b0:	bl	401f4c <ferror@plt+0x27c>
  4029b4:	adrp	x0, 419000 <ferror@plt+0x17330>
  4029b8:	add	x0, x0, #0x56c
  4029bc:	ldr	w0, [x0]
  4029c0:	cmn	w0, #0x1
  4029c4:	b.eq	4029f0 <ferror@plt+0xd20>  // b.none
  4029c8:	ldr	w0, [sp, #300]
  4029cc:	cmp	w0, #0x0
  4029d0:	b.eq	4029e8 <ferror@plt+0xd18>  // b.none
  4029d4:	adrp	x0, 419000 <ferror@plt+0x17330>
  4029d8:	add	x0, x0, #0x56c
  4029dc:	ldr	w0, [x0]
  4029e0:	cmp	w0, #0x1
  4029e4:	b.ne	4029f0 <ferror@plt+0xd20>  // b.any
  4029e8:	add	x0, sp, #0xf0
  4029ec:	bl	401c10 <acl_calc_mask@plt>
  4029f0:	ldr	x0, [sp, #240]
  4029f4:	add	x1, sp, #0xd4
  4029f8:	bl	401c70 <acl_check@plt>
  4029fc:	str	w0, [sp, #312]
  402a00:	ldr	w0, [sp, #312]
  402a04:	cmp	w0, #0x0
  402a08:	b.lt	402f1c <ferror@plt+0x124c>  // b.tstop
  402a0c:	ldr	w0, [sp, #312]
  402a10:	cmp	w0, #0x0
  402a14:	b.le	402aa4 <ferror@plt+0xdd4>
  402a18:	ldr	x0, [sp, #240]
  402a1c:	mov	w3, #0x0                   	// #0
  402a20:	mov	w2, #0x2c                  	// #44
  402a24:	mov	x1, #0x0                   	// #0
  402a28:	bl	401ad0 <acl_to_any_text@plt>
  402a2c:	str	x0, [sp, #272]
  402a30:	adrp	x0, 419000 <ferror@plt+0x17330>
  402a34:	add	x0, x0, #0x4f0
  402a38:	ldr	x19, [x0]
  402a3c:	adrp	x0, 406000 <ferror@plt+0x4330>
  402a40:	add	x0, x0, #0xe30
  402a44:	bl	401c80 <gettext@plt>
  402a48:	mov	x21, x0
  402a4c:	adrp	x0, 419000 <ferror@plt+0x17330>
  402a50:	add	x0, x0, #0x550
  402a54:	ldr	x20, [x0]
  402a58:	ldr	w0, [sp, #312]
  402a5c:	bl	401870 <acl_error@plt>
  402a60:	mov	x1, x0
  402a64:	ldr	w0, [sp, #212]
  402a68:	add	w0, w0, #0x1
  402a6c:	mov	w6, w0
  402a70:	mov	x5, x1
  402a74:	ldr	x4, [sp, #272]
  402a78:	ldr	x3, [sp, #72]
  402a7c:	mov	x2, x20
  402a80:	mov	x1, x21
  402a84:	mov	x0, x19
  402a88:	bl	401c90 <fprintf@plt>
  402a8c:	ldr	x0, [sp, #272]
  402a90:	bl	401cc0 <acl_free@plt>
  402a94:	ldr	w0, [sp, #316]
  402a98:	add	w0, w0, #0x1
  402a9c:	str	w0, [sp, #316]
  402aa0:	b	402e94 <ferror@plt+0x11c4>
  402aa4:	ldr	x0, [sp, #232]
  402aa8:	cmp	x0, #0x0
  402aac:	b.eq	402c0c <ferror@plt+0xf3c>  // b.none
  402ab0:	ldr	x0, [sp, #232]
  402ab4:	bl	4018c0 <acl_entries@plt>
  402ab8:	cmp	w0, #0x0
  402abc:	b.eq	402c0c <ferror@plt+0xf3c>  // b.none
  402ac0:	ldr	w0, [sp, #304]
  402ac4:	cmp	w0, #0x0
  402ac8:	b.eq	402c0c <ferror@plt+0xf3c>  // b.none
  402acc:	ldr	x0, [sp, #232]
  402ad0:	mov	x1, #0x0                   	// #0
  402ad4:	bl	4019f0 <acl_equiv_mode@plt>
  402ad8:	cmp	w0, #0x0
  402adc:	b.eq	402b58 <ferror@plt+0xe88>  // b.none
  402ae0:	ldr	w0, [sp, #296]
  402ae4:	cmp	w0, #0x0
  402ae8:	b.ne	402b1c <ferror@plt+0xe4c>  // b.any
  402aec:	ldr	x0, [sp, #232]
  402af0:	mov	w2, #0xffffffff            	// #-1
  402af4:	mov	w1, #0x10                  	// #16
  402af8:	bl	401dec <ferror@plt+0x11c>
  402afc:	cmp	x0, #0x0
  402b00:	b.ne	402b1c <ferror@plt+0xe4c>  // b.any
  402b04:	ldr	x0, [sp, #232]
  402b08:	add	x1, sp, #0xe8
  402b0c:	mov	w3, #0x10                  	// #16
  402b10:	mov	x2, x1
  402b14:	mov	w1, #0x4                   	// #4
  402b18:	bl	401f4c <ferror@plt+0x27c>
  402b1c:	adrp	x0, 419000 <ferror@plt+0x17330>
  402b20:	add	x0, x0, #0x56c
  402b24:	ldr	w0, [x0]
  402b28:	cmn	w0, #0x1
  402b2c:	b.eq	402b58 <ferror@plt+0xe88>  // b.none
  402b30:	ldr	w0, [sp, #296]
  402b34:	cmp	w0, #0x0
  402b38:	b.eq	402b50 <ferror@plt+0xe80>  // b.none
  402b3c:	adrp	x0, 419000 <ferror@plt+0x17330>
  402b40:	add	x0, x0, #0x56c
  402b44:	ldr	w0, [x0]
  402b48:	cmp	w0, #0x1
  402b4c:	b.ne	402b58 <ferror@plt+0xe88>  // b.any
  402b50:	add	x0, sp, #0xe8
  402b54:	bl	401c10 <acl_calc_mask@plt>
  402b58:	ldr	x0, [sp, #232]
  402b5c:	add	x1, sp, #0xd4
  402b60:	bl	401c70 <acl_check@plt>
  402b64:	str	w0, [sp, #312]
  402b68:	ldr	w0, [sp, #312]
  402b6c:	cmp	w0, #0x0
  402b70:	b.lt	402f24 <ferror@plt+0x1254>  // b.tstop
  402b74:	ldr	w0, [sp, #312]
  402b78:	cmp	w0, #0x0
  402b7c:	b.le	402c0c <ferror@plt+0xf3c>
  402b80:	ldr	x0, [sp, #232]
  402b84:	mov	w3, #0x0                   	// #0
  402b88:	mov	w2, #0x2c                  	// #44
  402b8c:	mov	x1, #0x0                   	// #0
  402b90:	bl	401ad0 <acl_to_any_text@plt>
  402b94:	str	x0, [sp, #272]
  402b98:	adrp	x0, 419000 <ferror@plt+0x17330>
  402b9c:	add	x0, x0, #0x4f0
  402ba0:	ldr	x19, [x0]
  402ba4:	adrp	x0, 406000 <ferror@plt+0x4330>
  402ba8:	add	x0, x0, #0xe68
  402bac:	bl	401c80 <gettext@plt>
  402bb0:	mov	x21, x0
  402bb4:	adrp	x0, 419000 <ferror@plt+0x17330>
  402bb8:	add	x0, x0, #0x550
  402bbc:	ldr	x20, [x0]
  402bc0:	ldr	w0, [sp, #312]
  402bc4:	bl	401870 <acl_error@plt>
  402bc8:	mov	x1, x0
  402bcc:	ldr	w0, [sp, #212]
  402bd0:	add	w0, w0, #0x1
  402bd4:	mov	w6, w0
  402bd8:	mov	x5, x1
  402bdc:	ldr	x4, [sp, #272]
  402be0:	ldr	x3, [sp, #72]
  402be4:	mov	x2, x20
  402be8:	mov	x1, x21
  402bec:	mov	x0, x19
  402bf0:	bl	401c90 <fprintf@plt>
  402bf4:	ldr	x0, [sp, #272]
  402bf8:	bl	401cc0 <acl_free@plt>
  402bfc:	ldr	w0, [sp, #316]
  402c00:	add	w0, w0, #0x1
  402c04:	str	w0, [sp, #316]
  402c08:	b	402e94 <ferror@plt+0x11c4>
  402c0c:	ldr	x0, [sp, #232]
  402c10:	cmp	x0, #0x0
  402c14:	b.eq	402c48 <ferror@plt+0xf78>  // b.none
  402c18:	ldr	x0, [sp, #64]
  402c1c:	ldr	w0, [x0, #16]
  402c20:	and	w0, w0, #0xf000
  402c24:	cmp	w0, #0x4, lsl #12
  402c28:	b.eq	402c48 <ferror@plt+0xf78>  // b.none
  402c2c:	ldr	w0, [sp, #60]
  402c30:	and	w0, w0, #0x1
  402c34:	cmp	w0, #0x0
  402c38:	b.eq	402c48 <ferror@plt+0xf78>  // b.none
  402c3c:	ldr	x0, [sp, #232]
  402c40:	bl	401cc0 <acl_free@plt>
  402c44:	str	xzr, [sp, #232]
  402c48:	ldr	x0, [sp, #240]
  402c4c:	cmp	x0, #0x0
  402c50:	b.eq	402c80 <ferror@plt+0xfb0>  // b.none
  402c54:	ldr	x0, [sp, #256]
  402c58:	cmp	x0, #0x0
  402c5c:	b.eq	402c80 <ferror@plt+0xfb0>  // b.none
  402c60:	ldr	x0, [sp, #256]
  402c64:	ldr	x1, [sp, #240]
  402c68:	bl	4018d0 <acl_cmp@plt>
  402c6c:	cmp	w0, #0x0
  402c70:	b.ne	402c80 <ferror@plt+0xfb0>  // b.any
  402c74:	ldr	x0, [sp, #240]
  402c78:	bl	401cc0 <acl_free@plt>
  402c7c:	str	xzr, [sp, #240]
  402c80:	ldr	x0, [sp, #232]
  402c84:	cmp	x0, #0x0
  402c88:	b.eq	402cb8 <ferror@plt+0xfe8>  // b.none
  402c8c:	ldr	x0, [sp, #248]
  402c90:	cmp	x0, #0x0
  402c94:	b.eq	402cb8 <ferror@plt+0xfe8>  // b.none
  402c98:	ldr	x0, [sp, #248]
  402c9c:	ldr	x1, [sp, #232]
  402ca0:	bl	4018d0 <acl_cmp@plt>
  402ca4:	cmp	w0, #0x0
  402ca8:	b.ne	402cb8 <ferror@plt+0xfe8>  // b.any
  402cac:	ldr	x0, [sp, #232]
  402cb0:	bl	401cc0 <acl_free@plt>
  402cb4:	str	xzr, [sp, #232]
  402cb8:	adrp	x0, 419000 <ferror@plt+0x17330>
  402cbc:	add	x0, x0, #0x578
  402cc0:	ldr	w0, [x0]
  402cc4:	cmp	w0, #0x0
  402cc8:	b.eq	402cf8 <ferror@plt+0x1028>  // b.none
  402ccc:	adrp	x0, 419000 <ferror@plt+0x17330>
  402cd0:	add	x0, x0, #0x508
  402cd4:	ldr	x0, [x0]
  402cd8:	ldr	x1, [sp, #240]
  402cdc:	ldr	x2, [sp, #232]
  402ce0:	mov	x4, x2
  402ce4:	mov	x3, x1
  402ce8:	ldr	x2, [sp, #64]
  402cec:	ldr	x1, [sp, #72]
  402cf0:	bl	401fd0 <ferror@plt+0x300>
  402cf4:	b	402e94 <ferror@plt+0x11c4>
  402cf8:	ldr	x0, [sp, #240]
  402cfc:	cmp	x0, #0x0
  402d00:	b.eq	402db4 <ferror@plt+0x10e4>  // b.none
  402d04:	str	wzr, [sp, #208]
  402d08:	ldr	x0, [sp, #240]
  402d0c:	add	x1, sp, #0xd0
  402d10:	bl	4019f0 <acl_equiv_mode@plt>
  402d14:	str	w0, [sp, #268]
  402d18:	ldr	x0, [sp, #240]
  402d1c:	mov	x2, x0
  402d20:	mov	w1, #0x8000                	// #32768
  402d24:	ldr	x0, [sp, #72]
  402d28:	bl	401a50 <acl_set_file@plt>
  402d2c:	cmp	w0, #0x0
  402d30:	b.eq	402da8 <ferror@plt+0x10d8>  // b.none
  402d34:	bl	401c30 <__errno_location@plt>
  402d38:	ldr	w0, [x0]
  402d3c:	cmp	w0, #0x26
  402d40:	b.eq	402d54 <ferror@plt+0x1084>  // b.none
  402d44:	bl	401c30 <__errno_location@plt>
  402d48:	ldr	w0, [x0]
  402d4c:	cmp	w0, #0x5f
  402d50:	b.ne	402f2c <ferror@plt+0x125c>  // b.any
  402d54:	ldr	w0, [sp, #268]
  402d58:	cmp	w0, #0x0
  402d5c:	b.ne	402f34 <ferror@plt+0x1264>  // b.any
  402d60:	add	x0, sp, #0x50
  402d64:	mov	x1, x0
  402d68:	ldr	x0, [sp, #72]
  402d6c:	bl	406db8 <ferror@plt+0x50e8>
  402d70:	cmp	w0, #0x0
  402d74:	b.ne	402f3c <ferror@plt+0x126c>  // b.any
  402d78:	ldr	w0, [sp, #96]
  402d7c:	and	w1, w0, #0xe00
  402d80:	ldr	w0, [sp, #208]
  402d84:	orr	w0, w1, w0
  402d88:	str	w0, [sp, #208]
  402d8c:	ldr	w0, [sp, #208]
  402d90:	mov	w1, w0
  402d94:	ldr	x0, [sp, #72]
  402d98:	bl	401960 <chmod@plt>
  402d9c:	cmp	w0, #0x0
  402da0:	b.ne	402f44 <ferror@plt+0x1274>  // b.any
  402da4:	nop
  402da8:	ldr	w1, [sp, #208]
  402dac:	ldr	x0, [sp, #280]
  402db0:	str	w1, [x0, #8]
  402db4:	ldr	x0, [sp, #232]
  402db8:	cmp	x0, #0x0
  402dbc:	b.eq	402e90 <ferror@plt+0x11c0>  // b.none
  402dc0:	ldr	x0, [sp, #64]
  402dc4:	ldr	w0, [x0, #16]
  402dc8:	and	w0, w0, #0xf000
  402dcc:	cmp	w0, #0x4, lsl #12
  402dd0:	b.ne	402e38 <ferror@plt+0x1168>  // b.any
  402dd4:	ldr	x0, [sp, #232]
  402dd8:	bl	4018c0 <acl_entries@plt>
  402ddc:	cmp	w0, #0x0
  402de0:	b.ne	402e18 <ferror@plt+0x1148>  // b.any
  402de4:	ldr	x0, [sp, #72]
  402de8:	bl	401910 <acl_delete_def_file@plt>
  402dec:	cmp	w0, #0x0
  402df0:	b.eq	402e90 <ferror@plt+0x11c0>  // b.none
  402df4:	bl	401c30 <__errno_location@plt>
  402df8:	ldr	w0, [x0]
  402dfc:	cmp	w0, #0x26
  402e00:	b.eq	402e90 <ferror@plt+0x11c0>  // b.none
  402e04:	bl	401c30 <__errno_location@plt>
  402e08:	ldr	w0, [x0]
  402e0c:	cmp	w0, #0x5f
  402e10:	b.eq	402e90 <ferror@plt+0x11c0>  // b.none
  402e14:	b	402f48 <ferror@plt+0x1278>
  402e18:	ldr	x0, [sp, #232]
  402e1c:	mov	x2, x0
  402e20:	mov	w1, #0x4000                	// #16384
  402e24:	ldr	x0, [sp, #72]
  402e28:	bl	401a50 <acl_set_file@plt>
  402e2c:	cmp	w0, #0x0
  402e30:	b.eq	402e90 <ferror@plt+0x11c0>  // b.none
  402e34:	b	402f48 <ferror@plt+0x1278>
  402e38:	ldr	x0, [sp, #232]
  402e3c:	bl	4018c0 <acl_entries@plt>
  402e40:	cmp	w0, #0x0
  402e44:	b.eq	402e90 <ferror@plt+0x11c0>  // b.none
  402e48:	adrp	x0, 419000 <ferror@plt+0x17330>
  402e4c:	add	x0, x0, #0x4f0
  402e50:	ldr	x19, [x0]
  402e54:	adrp	x0, 406000 <ferror@plt+0x4330>
  402e58:	add	x0, x0, #0xea0
  402e5c:	bl	401c80 <gettext@plt>
  402e60:	mov	x1, x0
  402e64:	adrp	x0, 419000 <ferror@plt+0x17330>
  402e68:	add	x0, x0, #0x550
  402e6c:	ldr	x0, [x0]
  402e70:	ldr	x3, [sp, #72]
  402e74:	mov	x2, x0
  402e78:	mov	x0, x19
  402e7c:	bl	401c90 <fprintf@plt>
  402e80:	ldr	w0, [sp, #316]
  402e84:	add	w0, w0, #0x1
  402e88:	str	w0, [sp, #316]
  402e8c:	b	402e94 <ferror@plt+0x11c4>
  402e90:	str	wzr, [sp, #312]
  402e94:	ldr	x0, [sp, #240]
  402e98:	cmp	x0, #0x0
  402e9c:	b.eq	402ea8 <ferror@plt+0x11d8>  // b.none
  402ea0:	ldr	x0, [sp, #240]
  402ea4:	bl	401cc0 <acl_free@plt>
  402ea8:	ldr	x0, [sp, #256]
  402eac:	cmp	x0, #0x0
  402eb0:	b.eq	402ebc <ferror@plt+0x11ec>  // b.none
  402eb4:	ldr	x0, [sp, #256]
  402eb8:	bl	401cc0 <acl_free@plt>
  402ebc:	ldr	x0, [sp, #232]
  402ec0:	cmp	x0, #0x0
  402ec4:	b.eq	402ed0 <ferror@plt+0x1200>  // b.none
  402ec8:	ldr	x0, [sp, #232]
  402ecc:	bl	401cc0 <acl_free@plt>
  402ed0:	ldr	x0, [sp, #248]
  402ed4:	cmp	x0, #0x0
  402ed8:	b.eq	402ee4 <ferror@plt+0x1214>  // b.none
  402edc:	ldr	x0, [sp, #248]
  402ee0:	bl	401cc0 <acl_free@plt>
  402ee4:	ldr	w0, [sp, #316]
  402ee8:	b	402f98 <ferror@plt+0x12c8>
  402eec:	nop
  402ef0:	b	402f48 <ferror@plt+0x1278>
  402ef4:	nop
  402ef8:	b	402f48 <ferror@plt+0x1278>
  402efc:	nop
  402f00:	b	402f48 <ferror@plt+0x1278>
  402f04:	nop
  402f08:	b	402f48 <ferror@plt+0x1278>
  402f0c:	nop
  402f10:	b	402f48 <ferror@plt+0x1278>
  402f14:	nop
  402f18:	b	402f48 <ferror@plt+0x1278>
  402f1c:	nop
  402f20:	b	402f48 <ferror@plt+0x1278>
  402f24:	nop
  402f28:	b	402f48 <ferror@plt+0x1278>
  402f2c:	nop
  402f30:	b	402f48 <ferror@plt+0x1278>
  402f34:	nop
  402f38:	b	402f48 <ferror@plt+0x1278>
  402f3c:	nop
  402f40:	b	402f48 <ferror@plt+0x1278>
  402f44:	nop
  402f48:	adrp	x0, 419000 <ferror@plt+0x17330>
  402f4c:	add	x0, x0, #0x4f0
  402f50:	ldr	x19, [x0]
  402f54:	adrp	x0, 419000 <ferror@plt+0x17330>
  402f58:	add	x0, x0, #0x550
  402f5c:	ldr	x20, [x0]
  402f60:	bl	401c30 <__errno_location@plt>
  402f64:	ldr	w0, [x0]
  402f68:	bl	401a90 <strerror@plt>
  402f6c:	mov	x4, x0
  402f70:	ldr	x3, [sp, #72]
  402f74:	mov	x2, x20
  402f78:	adrp	x0, 406000 <ferror@plt+0x4330>
  402f7c:	add	x1, x0, #0xe20
  402f80:	mov	x0, x19
  402f84:	bl	401c90 <fprintf@plt>
  402f88:	ldr	w0, [sp, #316]
  402f8c:	add	w0, w0, #0x1
  402f90:	str	w0, [sp, #316]
  402f94:	b	402e94 <ferror@plt+0x11c4>
  402f98:	ldp	x19, x20, [sp, #16]
  402f9c:	ldr	x21, [sp, #32]
  402fa0:	ldp	x29, x30, [sp], #336
  402fa4:	ret
  402fa8:	stp	x29, x30, [sp, #-48]!
  402fac:	mov	x29, sp
  402fb0:	str	x0, [sp, #24]
  402fb4:	str	x1, [sp, #16]
  402fb8:	ldr	x0, [sp, #16]
  402fbc:	bl	401880 <strlen@plt>
  402fc0:	str	x0, [sp, #32]
  402fc4:	ldr	x0, [sp, #24]
  402fc8:	ldr	x0, [x0]
  402fcc:	str	x0, [sp, #40]
  402fd0:	b	402fe0 <ferror@plt+0x1310>
  402fd4:	ldr	x0, [sp, #40]
  402fd8:	add	x0, x0, #0x1
  402fdc:	str	x0, [sp, #40]
  402fe0:	ldr	x0, [sp, #40]
  402fe4:	ldrb	w0, [x0]
  402fe8:	cmp	w0, #0x20
  402fec:	b.eq	402fd4 <ferror@plt+0x1304>  // b.none
  402ff0:	ldr	x0, [sp, #40]
  402ff4:	ldrb	w0, [x0]
  402ff8:	cmp	w0, #0x9
  402ffc:	b.eq	402fd4 <ferror@plt+0x1304>  // b.none
  403000:	ldr	x0, [sp, #40]
  403004:	ldrb	w0, [x0]
  403008:	cmp	w0, #0xa
  40300c:	b.eq	402fd4 <ferror@plt+0x1304>  // b.none
  403010:	ldr	x0, [sp, #40]
  403014:	ldrb	w0, [x0]
  403018:	cmp	w0, #0xd
  40301c:	b.eq	402fd4 <ferror@plt+0x1304>  // b.none
  403020:	ldr	x2, [sp, #32]
  403024:	ldr	x1, [sp, #16]
  403028:	ldr	x0, [sp, #40]
  40302c:	bl	401980 <strncmp@plt>
  403030:	cmp	w0, #0x0
  403034:	b.ne	40304c <ferror@plt+0x137c>  // b.any
  403038:	ldr	x1, [sp, #40]
  40303c:	ldr	x0, [sp, #32]
  403040:	add	x0, x1, x0
  403044:	str	x0, [sp, #40]
  403048:	b	40307c <ferror@plt+0x13ac>
  40304c:	ldr	x0, [sp, #40]
  403050:	ldrb	w1, [x0]
  403054:	ldr	x0, [sp, #16]
  403058:	ldrb	w0, [x0]
  40305c:	cmp	w1, w0
  403060:	b.ne	403074 <ferror@plt+0x13a4>  // b.any
  403064:	ldr	x0, [sp, #40]
  403068:	add	x0, x0, #0x1
  40306c:	str	x0, [sp, #40]
  403070:	b	40307c <ferror@plt+0x13ac>
  403074:	mov	w0, #0x0                   	// #0
  403078:	b	40312c <ferror@plt+0x145c>
  40307c:	b	40308c <ferror@plt+0x13bc>
  403080:	ldr	x0, [sp, #40]
  403084:	add	x0, x0, #0x1
  403088:	str	x0, [sp, #40]
  40308c:	ldr	x0, [sp, #40]
  403090:	ldrb	w0, [x0]
  403094:	cmp	w0, #0x20
  403098:	b.eq	403080 <ferror@plt+0x13b0>  // b.none
  40309c:	ldr	x0, [sp, #40]
  4030a0:	ldrb	w0, [x0]
  4030a4:	cmp	w0, #0x9
  4030a8:	b.eq	403080 <ferror@plt+0x13b0>  // b.none
  4030ac:	ldr	x0, [sp, #40]
  4030b0:	ldrb	w0, [x0]
  4030b4:	cmp	w0, #0xa
  4030b8:	b.eq	403080 <ferror@plt+0x13b0>  // b.none
  4030bc:	ldr	x0, [sp, #40]
  4030c0:	ldrb	w0, [x0]
  4030c4:	cmp	w0, #0xd
  4030c8:	b.eq	403080 <ferror@plt+0x13b0>  // b.none
  4030cc:	ldr	x0, [sp, #40]
  4030d0:	ldrb	w0, [x0]
  4030d4:	cmp	w0, #0x3a
  4030d8:	b.ne	4030f4 <ferror@plt+0x1424>  // b.any
  4030dc:	ldr	x0, [sp, #40]
  4030e0:	add	x1, x0, #0x1
  4030e4:	ldr	x0, [sp, #24]
  4030e8:	str	x1, [x0]
  4030ec:	mov	w0, #0x1                   	// #1
  4030f0:	b	40312c <ferror@plt+0x145c>
  4030f4:	ldr	x0, [sp, #40]
  4030f8:	ldrb	w0, [x0]
  4030fc:	cmp	w0, #0x2c
  403100:	b.eq	403114 <ferror@plt+0x1444>  // b.none
  403104:	ldr	x0, [sp, #40]
  403108:	ldrb	w0, [x0]
  40310c:	cmp	w0, #0x0
  403110:	b.ne	403128 <ferror@plt+0x1458>  // b.any
  403114:	ldr	x0, [sp, #24]
  403118:	ldr	x1, [sp, #40]
  40311c:	str	x1, [x0]
  403120:	mov	w0, #0x1                   	// #1
  403124:	b	40312c <ferror@plt+0x145c>
  403128:	mov	w0, #0x0                   	// #0
  40312c:	ldp	x29, x30, [sp], #48
  403130:	ret
  403134:	stp	x29, x30, [sp, #-64]!
  403138:	mov	x29, sp
  40313c:	str	x0, [sp, #24]
  403140:	str	xzr, [sp, #56]
  403144:	ldr	x0, [sp, #24]
  403148:	ldr	x0, [x0]
  40314c:	str	x0, [sp, #40]
  403150:	b	403160 <ferror@plt+0x1490>
  403154:	ldr	x0, [sp, #40]
  403158:	add	x0, x0, #0x1
  40315c:	str	x0, [sp, #40]
  403160:	ldr	x0, [sp, #40]
  403164:	ldrb	w0, [x0]
  403168:	cmp	w0, #0x20
  40316c:	b.eq	403154 <ferror@plt+0x1484>  // b.none
  403170:	ldr	x0, [sp, #40]
  403174:	ldrb	w0, [x0]
  403178:	cmp	w0, #0x9
  40317c:	b.eq	403154 <ferror@plt+0x1484>  // b.none
  403180:	ldr	x0, [sp, #40]
  403184:	ldrb	w0, [x0]
  403188:	cmp	w0, #0xa
  40318c:	b.eq	403154 <ferror@plt+0x1484>  // b.none
  403190:	ldr	x0, [sp, #40]
  403194:	ldrb	w0, [x0]
  403198:	cmp	w0, #0xd
  40319c:	b.eq	403154 <ferror@plt+0x1484>  // b.none
  4031a0:	ldr	x0, [sp, #40]
  4031a4:	str	x0, [sp, #32]
  4031a8:	b	4031b8 <ferror@plt+0x14e8>
  4031ac:	ldr	x0, [sp, #32]
  4031b0:	add	x0, x0, #0x1
  4031b4:	str	x0, [sp, #32]
  4031b8:	ldr	x0, [sp, #32]
  4031bc:	ldrb	w0, [x0]
  4031c0:	cmp	w0, #0x0
  4031c4:	b.eq	403208 <ferror@plt+0x1538>  // b.none
  4031c8:	ldr	x0, [sp, #32]
  4031cc:	ldrb	w0, [x0]
  4031d0:	cmp	w0, #0xd
  4031d4:	b.eq	403208 <ferror@plt+0x1538>  // b.none
  4031d8:	ldr	x0, [sp, #32]
  4031dc:	ldrb	w0, [x0]
  4031e0:	cmp	w0, #0xa
  4031e4:	b.eq	403208 <ferror@plt+0x1538>  // b.none
  4031e8:	ldr	x0, [sp, #32]
  4031ec:	ldrb	w0, [x0]
  4031f0:	cmp	w0, #0x3a
  4031f4:	b.eq	403208 <ferror@plt+0x1538>  // b.none
  4031f8:	ldr	x0, [sp, #32]
  4031fc:	ldrb	w0, [x0]
  403200:	cmp	w0, #0x2c
  403204:	b.ne	4031ac <ferror@plt+0x14dc>  // b.any
  403208:	ldr	x1, [sp, #32]
  40320c:	ldr	x0, [sp, #40]
  403210:	cmp	x1, x0
  403214:	b.eq	4032e4 <ferror@plt+0x1614>  // b.none
  403218:	ldr	x1, [sp, #32]
  40321c:	ldr	x0, [sp, #40]
  403220:	sub	x0, x1, x0
  403224:	add	x0, x0, #0x1
  403228:	bl	401940 <malloc@plt>
  40322c:	str	x0, [sp, #56]
  403230:	ldr	x0, [sp, #56]
  403234:	cmp	x0, #0x0
  403238:	b.eq	4032ec <ferror@plt+0x161c>  // b.none
  40323c:	ldr	x1, [sp, #32]
  403240:	ldr	x0, [sp, #40]
  403244:	sub	x0, x1, x0
  403248:	mov	x2, x0
  40324c:	ldr	x1, [sp, #40]
  403250:	ldr	x0, [sp, #56]
  403254:	bl	401860 <memcpy@plt>
  403258:	ldr	x1, [sp, #32]
  40325c:	ldr	x0, [sp, #40]
  403260:	sub	x0, x1, x0
  403264:	sub	x0, x0, #0x1
  403268:	ldr	x1, [sp, #56]
  40326c:	add	x0, x1, x0
  403270:	str	x0, [sp, #48]
  403274:	b	403284 <ferror@plt+0x15b4>
  403278:	ldr	x0, [sp, #48]
  40327c:	sub	x0, x0, #0x1
  403280:	str	x0, [sp, #48]
  403284:	ldr	x1, [sp, #48]
  403288:	ldr	x0, [sp, #56]
  40328c:	cmp	x1, x0
  403290:	b.cc	4032d4 <ferror@plt+0x1604>  // b.lo, b.ul, b.last
  403294:	ldr	x0, [sp, #48]
  403298:	ldrb	w0, [x0]
  40329c:	cmp	w0, #0x20
  4032a0:	b.eq	403278 <ferror@plt+0x15a8>  // b.none
  4032a4:	ldr	x0, [sp, #48]
  4032a8:	ldrb	w0, [x0]
  4032ac:	cmp	w0, #0x9
  4032b0:	b.eq	403278 <ferror@plt+0x15a8>  // b.none
  4032b4:	ldr	x0, [sp, #48]
  4032b8:	ldrb	w0, [x0]
  4032bc:	cmp	w0, #0xa
  4032c0:	b.eq	403278 <ferror@plt+0x15a8>  // b.none
  4032c4:	ldr	x0, [sp, #48]
  4032c8:	ldrb	w0, [x0]
  4032cc:	cmp	w0, #0xd
  4032d0:	b.eq	403278 <ferror@plt+0x15a8>  // b.none
  4032d4:	ldr	x0, [sp, #48]
  4032d8:	add	x0, x0, #0x1
  4032dc:	strb	wzr, [x0]
  4032e0:	b	4032f0 <ferror@plt+0x1620>
  4032e4:	nop
  4032e8:	b	4032f0 <ferror@plt+0x1620>
  4032ec:	nop
  4032f0:	ldr	x0, [sp, #32]
  4032f4:	ldrb	w0, [x0]
  4032f8:	cmp	w0, #0x3a
  4032fc:	b.ne	40330c <ferror@plt+0x163c>  // b.any
  403300:	ldr	x0, [sp, #32]
  403304:	add	x0, x0, #0x1
  403308:	str	x0, [sp, #32]
  40330c:	ldr	x0, [sp, #24]
  403310:	ldr	x1, [sp, #32]
  403314:	str	x1, [x0]
  403318:	ldr	x0, [sp, #56]
  40331c:	ldp	x29, x30, [sp], #64
  403320:	ret
  403324:	stp	x29, x30, [sp, #-48]!
  403328:	mov	x29, sp
  40332c:	str	x0, [sp, #24]
  403330:	str	x1, [sp, #16]
  403334:	add	x0, sp, #0x20
  403338:	mov	w2, #0x0                   	// #0
  40333c:	mov	x1, x0
  403340:	ldr	x0, [sp, #24]
  403344:	bl	401b30 <strtol@plt>
  403348:	str	x0, [sp, #40]
  40334c:	ldr	x0, [sp, #32]
  403350:	ldrb	w0, [x0]
  403354:	cmp	w0, #0x0
  403358:	b.eq	403364 <ferror@plt+0x1694>  // b.none
  40335c:	mov	w0, #0xffffffff            	// #-1
  403360:	b	403390 <ferror@plt+0x16c0>
  403364:	ldr	x0, [sp, #40]
  403368:	cmp	x0, #0x0
  40336c:	b.ge	40337c <ferror@plt+0x16ac>  // b.tcont
  403370:	ldr	x0, [sp, #40]
  403374:	and	x0, x0, #0xffff
  403378:	str	x0, [sp, #40]
  40337c:	ldr	x0, [sp, #40]
  403380:	mov	w1, w0
  403384:	ldr	x0, [sp, #16]
  403388:	str	w1, [x0]
  40338c:	mov	w0, #0x0                   	// #0
  403390:	ldp	x29, x30, [sp], #48
  403394:	ret
  403398:	stp	x29, x30, [sp, #-48]!
  40339c:	mov	x29, sp
  4033a0:	str	x0, [sp, #24]
  4033a4:	str	x1, [sp, #16]
  4033a8:	ldr	x1, [sp, #16]
  4033ac:	ldr	x0, [sp, #24]
  4033b0:	bl	403324 <ferror@plt+0x1654>
  4033b4:	cmp	w0, #0x0
  4033b8:	b.eq	4033f0 <ferror@plt+0x1720>  // b.none
  4033bc:	ldr	x0, [sp, #24]
  4033c0:	bl	4019e0 <getpwnam@plt>
  4033c4:	str	x0, [sp, #40]
  4033c8:	ldr	x0, [sp, #40]
  4033cc:	cmp	x0, #0x0
  4033d0:	b.eq	4033e8 <ferror@plt+0x1718>  // b.none
  4033d4:	ldr	x0, [sp, #40]
  4033d8:	ldr	w1, [x0, #16]
  4033dc:	ldr	x0, [sp, #16]
  4033e0:	str	w1, [x0]
  4033e4:	b	4033f4 <ferror@plt+0x1724>
  4033e8:	mov	w0, #0xffffffff            	// #-1
  4033ec:	b	4033f8 <ferror@plt+0x1728>
  4033f0:	nop
  4033f4:	mov	w0, #0x0                   	// #0
  4033f8:	ldp	x29, x30, [sp], #48
  4033fc:	ret
  403400:	stp	x29, x30, [sp, #-48]!
  403404:	mov	x29, sp
  403408:	str	x0, [sp, #24]
  40340c:	str	x1, [sp, #16]
  403410:	ldr	x1, [sp, #16]
  403414:	ldr	x0, [sp, #24]
  403418:	bl	403324 <ferror@plt+0x1654>
  40341c:	cmp	w0, #0x0
  403420:	b.eq	403458 <ferror@plt+0x1788>  // b.none
  403424:	ldr	x0, [sp, #24]
  403428:	bl	4018f0 <getgrnam@plt>
  40342c:	str	x0, [sp, #40]
  403430:	ldr	x0, [sp, #40]
  403434:	cmp	x0, #0x0
  403438:	b.eq	403450 <ferror@plt+0x1780>  // b.none
  40343c:	ldr	x0, [sp, #40]
  403440:	ldr	w1, [x0, #16]
  403444:	ldr	x0, [sp, #16]
  403448:	str	w1, [x0]
  40344c:	b	40345c <ferror@plt+0x178c>
  403450:	mov	w0, #0xffffffff            	// #-1
  403454:	b	403460 <ferror@plt+0x1790>
  403458:	nop
  40345c:	mov	w0, #0x0                   	// #0
  403460:	ldp	x29, x30, [sp], #48
  403464:	ret
  403468:	stp	x29, x30, [sp, #-80]!
  40346c:	mov	x29, sp
  403470:	str	x0, [sp, #24]
  403474:	str	w1, [sp, #20]
  403478:	str	w2, [sp, #16]
  40347c:	bl	404580 <ferror@plt+0x28b0>
  403480:	str	x0, [sp, #64]
  403484:	ldr	x0, [sp, #64]
  403488:	cmp	x0, #0x0
  40348c:	b.ne	403498 <ferror@plt+0x17c8>  // b.any
  403490:	mov	x0, #0x0                   	// #0
  403494:	b	403ba8 <ferror@plt+0x1ed8>
  403498:	ldr	w1, [sp, #20]
  40349c:	ldr	x0, [sp, #64]
  4034a0:	str	w1, [x0]
  4034a4:	ldr	w0, [sp, #16]
  4034a8:	and	w0, w0, #0x40
  4034ac:	cmp	w0, #0x0
  4034b0:	b.eq	4034c4 <ferror@plt+0x17f4>  // b.none
  4034b4:	ldr	x0, [sp, #64]
  4034b8:	mov	w1, #0x4000                	// #16384
  4034bc:	str	w1, [x0, #4]
  4034c0:	b	4034d0 <ferror@plt+0x1800>
  4034c4:	ldr	x0, [sp, #64]
  4034c8:	mov	w1, #0x8000                	// #32768
  4034cc:	str	w1, [x0, #4]
  4034d0:	ldr	x0, [sp, #64]
  4034d4:	mov	w1, #0xffffffff            	// #-1
  4034d8:	str	w1, [x0, #12]
  4034dc:	ldr	x0, [sp, #64]
  4034e0:	str	wzr, [x0, #16]
  4034e4:	ldr	w0, [sp, #16]
  4034e8:	and	w0, w0, #0x20
  4034ec:	cmp	w0, #0x0
  4034f0:	b.eq	403544 <ferror@plt+0x1874>  // b.none
  4034f4:	ldr	x0, [sp, #24]
  4034f8:	ldr	x0, [x0]
  4034fc:	str	x0, [sp, #56]
  403500:	adrp	x0, 406000 <ferror@plt+0x4330>
  403504:	add	x1, x0, #0xed0
  403508:	ldr	x0, [sp, #24]
  40350c:	bl	402fa8 <ferror@plt+0x12d8>
  403510:	cmp	w0, #0x0
  403514:	b.eq	403544 <ferror@plt+0x1874>  // b.none
  403518:	ldr	w0, [sp, #16]
  40351c:	and	w0, w0, #0x40
  403520:	cmp	w0, #0x0
  403524:	b.eq	403538 <ferror@plt+0x1868>  // b.none
  403528:	ldr	x0, [sp, #24]
  40352c:	ldr	x1, [sp, #56]
  403530:	str	x1, [x0]
  403534:	b	403b9c <ferror@plt+0x1ecc>
  403538:	ldr	x0, [sp, #64]
  40353c:	mov	w1, #0x4000                	// #16384
  403540:	str	w1, [x0, #4]
  403544:	ldr	x0, [sp, #24]
  403548:	ldr	x0, [x0]
  40354c:	ldrb	w0, [x0]
  403550:	cmp	w0, #0x75
  403554:	b.eq	403584 <ferror@plt+0x18b4>  // b.none
  403558:	cmp	w0, #0x75
  40355c:	b.gt	403598 <ferror@plt+0x18c8>
  403560:	cmp	w0, #0x6f
  403564:	b.eq	4036dc <ferror@plt+0x1a0c>  // b.none
  403568:	cmp	w0, #0x6f
  40356c:	b.gt	403598 <ferror@plt+0x18c8>
  403570:	cmp	w0, #0x67
  403574:	b.eq	40363c <ferror@plt+0x196c>  // b.none
  403578:	cmp	w0, #0x6d
  40357c:	b.eq	403794 <ferror@plt+0x1ac4>  // b.none
  403580:	b	403598 <ferror@plt+0x18c8>
  403584:	adrp	x0, 406000 <ferror@plt+0x4330>
  403588:	add	x1, x0, #0xed8
  40358c:	ldr	x0, [sp, #24]
  403590:	bl	402fa8 <ferror@plt+0x12d8>
  403594:	b	4035b4 <ferror@plt+0x18e4>
  403598:	nop
  40359c:	b	4035b4 <ferror@plt+0x18e4>
  4035a0:	nop
  4035a4:	b	4035b4 <ferror@plt+0x18e4>
  4035a8:	nop
  4035ac:	b	4035b4 <ferror@plt+0x18e4>
  4035b0:	nop
  4035b4:	ldr	x0, [sp, #24]
  4035b8:	ldr	x0, [x0]
  4035bc:	str	x0, [sp, #56]
  4035c0:	ldr	x0, [sp, #24]
  4035c4:	bl	403134 <ferror@plt+0x1464>
  4035c8:	str	x0, [sp, #48]
  4035cc:	ldr	x0, [sp, #48]
  4035d0:	cmp	x0, #0x0
  4035d4:	b.eq	40362c <ferror@plt+0x195c>  // b.none
  4035d8:	ldr	x0, [sp, #64]
  4035dc:	mov	w1, #0x2                   	// #2
  4035e0:	str	w1, [x0, #8]
  4035e4:	ldr	x0, [sp, #48]
  4035e8:	bl	406278 <ferror@plt+0x45a8>
  4035ec:	mov	x2, x0
  4035f0:	ldr	x0, [sp, #64]
  4035f4:	add	x0, x0, #0xc
  4035f8:	mov	x1, x0
  4035fc:	mov	x0, x2
  403600:	bl	403398 <ferror@plt+0x16c8>
  403604:	str	w0, [sp, #44]
  403608:	ldr	x0, [sp, #48]
  40360c:	bl	401b50 <free@plt>
  403610:	ldr	w0, [sp, #44]
  403614:	cmp	w0, #0x0
  403618:	b.eq	40384c <ferror@plt+0x1b7c>  // b.none
  40361c:	ldr	x0, [sp, #24]
  403620:	ldr	x1, [sp, #56]
  403624:	str	x1, [x0]
  403628:	b	403b9c <ferror@plt+0x1ecc>
  40362c:	ldr	x0, [sp, #64]
  403630:	mov	w1, #0x1                   	// #1
  403634:	str	w1, [x0, #8]
  403638:	b	40384c <ferror@plt+0x1b7c>
  40363c:	adrp	x0, 406000 <ferror@plt+0x4330>
  403640:	add	x1, x0, #0xee0
  403644:	ldr	x0, [sp, #24]
  403648:	bl	402fa8 <ferror@plt+0x12d8>
  40364c:	cmp	w0, #0x0
  403650:	b.eq	4035a0 <ferror@plt+0x18d0>  // b.none
  403654:	ldr	x0, [sp, #24]
  403658:	ldr	x0, [x0]
  40365c:	str	x0, [sp, #56]
  403660:	ldr	x0, [sp, #24]
  403664:	bl	403134 <ferror@plt+0x1464>
  403668:	str	x0, [sp, #48]
  40366c:	ldr	x0, [sp, #48]
  403670:	cmp	x0, #0x0
  403674:	b.eq	4036cc <ferror@plt+0x19fc>  // b.none
  403678:	ldr	x0, [sp, #64]
  40367c:	mov	w1, #0x8                   	// #8
  403680:	str	w1, [x0, #8]
  403684:	ldr	x0, [sp, #48]
  403688:	bl	406278 <ferror@plt+0x45a8>
  40368c:	mov	x2, x0
  403690:	ldr	x0, [sp, #64]
  403694:	add	x0, x0, #0xc
  403698:	mov	x1, x0
  40369c:	mov	x0, x2
  4036a0:	bl	403400 <ferror@plt+0x1730>
  4036a4:	str	w0, [sp, #44]
  4036a8:	ldr	x0, [sp, #48]
  4036ac:	bl	401b50 <free@plt>
  4036b0:	ldr	w0, [sp, #44]
  4036b4:	cmp	w0, #0x0
  4036b8:	b.eq	403854 <ferror@plt+0x1b84>  // b.none
  4036bc:	ldr	x0, [sp, #24]
  4036c0:	ldr	x1, [sp, #56]
  4036c4:	str	x1, [x0]
  4036c8:	b	403b9c <ferror@plt+0x1ecc>
  4036cc:	ldr	x0, [sp, #64]
  4036d0:	mov	w1, #0x4                   	// #4
  4036d4:	str	w1, [x0, #8]
  4036d8:	b	403854 <ferror@plt+0x1b84>
  4036dc:	adrp	x0, 406000 <ferror@plt+0x4330>
  4036e0:	add	x1, x0, #0xee8
  4036e4:	ldr	x0, [sp, #24]
  4036e8:	bl	402fa8 <ferror@plt+0x12d8>
  4036ec:	cmp	w0, #0x0
  4036f0:	b.eq	4035a8 <ferror@plt+0x18d8>  // b.none
  4036f4:	b	40370c <ferror@plt+0x1a3c>
  4036f8:	ldr	x0, [sp, #24]
  4036fc:	ldr	x0, [x0]
  403700:	add	x1, x0, #0x1
  403704:	ldr	x0, [sp, #24]
  403708:	str	x1, [x0]
  40370c:	ldr	x0, [sp, #24]
  403710:	ldr	x0, [x0]
  403714:	ldrb	w0, [x0]
  403718:	cmp	w0, #0x20
  40371c:	b.eq	4036f8 <ferror@plt+0x1a28>  // b.none
  403720:	ldr	x0, [sp, #24]
  403724:	ldr	x0, [x0]
  403728:	ldrb	w0, [x0]
  40372c:	cmp	w0, #0x9
  403730:	b.eq	4036f8 <ferror@plt+0x1a28>  // b.none
  403734:	ldr	x0, [sp, #24]
  403738:	ldr	x0, [x0]
  40373c:	ldrb	w0, [x0]
  403740:	cmp	w0, #0xa
  403744:	b.eq	4036f8 <ferror@plt+0x1a28>  // b.none
  403748:	ldr	x0, [sp, #24]
  40374c:	ldr	x0, [x0]
  403750:	ldrb	w0, [x0]
  403754:	cmp	w0, #0xd
  403758:	b.eq	4036f8 <ferror@plt+0x1a28>  // b.none
  40375c:	ldr	x0, [sp, #24]
  403760:	ldr	x0, [x0]
  403764:	ldrb	w0, [x0]
  403768:	cmp	w0, #0x3a
  40376c:	b.ne	403784 <ferror@plt+0x1ab4>  // b.any
  403770:	ldr	x0, [sp, #24]
  403774:	ldr	x0, [x0]
  403778:	add	x1, x0, #0x1
  40377c:	ldr	x0, [sp, #24]
  403780:	str	x1, [x0]
  403784:	ldr	x0, [sp, #64]
  403788:	mov	w1, #0x20                  	// #32
  40378c:	str	w1, [x0, #8]
  403790:	b	403858 <ferror@plt+0x1b88>
  403794:	adrp	x0, 406000 <ferror@plt+0x4330>
  403798:	add	x1, x0, #0xef0
  40379c:	ldr	x0, [sp, #24]
  4037a0:	bl	402fa8 <ferror@plt+0x12d8>
  4037a4:	cmp	w0, #0x0
  4037a8:	b.eq	4035b0 <ferror@plt+0x18e0>  // b.none
  4037ac:	b	4037c4 <ferror@plt+0x1af4>
  4037b0:	ldr	x0, [sp, #24]
  4037b4:	ldr	x0, [x0]
  4037b8:	add	x1, x0, #0x1
  4037bc:	ldr	x0, [sp, #24]
  4037c0:	str	x1, [x0]
  4037c4:	ldr	x0, [sp, #24]
  4037c8:	ldr	x0, [x0]
  4037cc:	ldrb	w0, [x0]
  4037d0:	cmp	w0, #0x20
  4037d4:	b.eq	4037b0 <ferror@plt+0x1ae0>  // b.none
  4037d8:	ldr	x0, [sp, #24]
  4037dc:	ldr	x0, [x0]
  4037e0:	ldrb	w0, [x0]
  4037e4:	cmp	w0, #0x9
  4037e8:	b.eq	4037b0 <ferror@plt+0x1ae0>  // b.none
  4037ec:	ldr	x0, [sp, #24]
  4037f0:	ldr	x0, [x0]
  4037f4:	ldrb	w0, [x0]
  4037f8:	cmp	w0, #0xa
  4037fc:	b.eq	4037b0 <ferror@plt+0x1ae0>  // b.none
  403800:	ldr	x0, [sp, #24]
  403804:	ldr	x0, [x0]
  403808:	ldrb	w0, [x0]
  40380c:	cmp	w0, #0xd
  403810:	b.eq	4037b0 <ferror@plt+0x1ae0>  // b.none
  403814:	ldr	x0, [sp, #24]
  403818:	ldr	x0, [x0]
  40381c:	ldrb	w0, [x0]
  403820:	cmp	w0, #0x3a
  403824:	b.ne	40383c <ferror@plt+0x1b6c>  // b.any
  403828:	ldr	x0, [sp, #24]
  40382c:	ldr	x0, [x0]
  403830:	add	x1, x0, #0x1
  403834:	ldr	x0, [sp, #24]
  403838:	str	x1, [x0]
  40383c:	ldr	x0, [sp, #64]
  403840:	mov	w1, #0x10                  	// #16
  403844:	str	w1, [x0, #8]
  403848:	b	403858 <ferror@plt+0x1b88>
  40384c:	nop
  403850:	b	403870 <ferror@plt+0x1ba0>
  403854:	nop
  403858:	b	403870 <ferror@plt+0x1ba0>
  40385c:	ldr	x0, [sp, #24]
  403860:	ldr	x0, [x0]
  403864:	add	x1, x0, #0x1
  403868:	ldr	x0, [sp, #24]
  40386c:	str	x1, [x0]
  403870:	ldr	x0, [sp, #24]
  403874:	ldr	x0, [x0]
  403878:	ldrb	w0, [x0]
  40387c:	cmp	w0, #0x20
  403880:	b.eq	40385c <ferror@plt+0x1b8c>  // b.none
  403884:	ldr	x0, [sp, #24]
  403888:	ldr	x0, [x0]
  40388c:	ldrb	w0, [x0]
  403890:	cmp	w0, #0x9
  403894:	b.eq	40385c <ferror@plt+0x1b8c>  // b.none
  403898:	ldr	x0, [sp, #24]
  40389c:	ldr	x0, [x0]
  4038a0:	ldrb	w0, [x0]
  4038a4:	cmp	w0, #0xa
  4038a8:	b.eq	40385c <ferror@plt+0x1b8c>  // b.none
  4038ac:	ldr	x0, [sp, #24]
  4038b0:	ldr	x0, [x0]
  4038b4:	ldrb	w0, [x0]
  4038b8:	cmp	w0, #0xd
  4038bc:	b.eq	40385c <ferror@plt+0x1b8c>  // b.none
  4038c0:	ldr	x0, [sp, #24]
  4038c4:	ldr	x0, [x0]
  4038c8:	ldrb	w0, [x0]
  4038cc:	cmp	w0, #0x2c
  4038d0:	b.eq	4038e8 <ferror@plt+0x1c18>  // b.none
  4038d4:	ldr	x0, [sp, #24]
  4038d8:	ldr	x0, [x0]
  4038dc:	ldrb	w0, [x0]
  4038e0:	cmp	w0, #0x0
  4038e4:	b.ne	403900 <ferror@plt+0x1c30>  // b.any
  4038e8:	ldr	w0, [sp, #16]
  4038ec:	and	w0, w0, #0x2
  4038f0:	cmp	w0, #0x0
  4038f4:	b.eq	403b70 <ferror@plt+0x1ea0>  // b.none
  4038f8:	ldr	x0, [sp, #64]
  4038fc:	b	403ba8 <ferror@plt+0x1ed8>
  403900:	ldr	w0, [sp, #16]
  403904:	and	w0, w0, #0x1
  403908:	cmp	w0, #0x0
  40390c:	b.ne	40392c <ferror@plt+0x1c5c>  // b.any
  403910:	ldr	x0, [sp, #64]
  403914:	b	403ba8 <ferror@plt+0x1ed8>
  403918:	ldr	x0, [sp, #24]
  40391c:	ldr	x0, [x0]
  403920:	add	x1, x0, #0x1
  403924:	ldr	x0, [sp, #24]
  403928:	str	x1, [x0]
  40392c:	ldr	x0, [sp, #24]
  403930:	ldr	x0, [x0]
  403934:	ldrb	w0, [x0]
  403938:	cmp	w0, #0x20
  40393c:	b.eq	403918 <ferror@plt+0x1c48>  // b.none
  403940:	ldr	x0, [sp, #24]
  403944:	ldr	x0, [x0]
  403948:	ldrb	w0, [x0]
  40394c:	cmp	w0, #0x9
  403950:	b.eq	403918 <ferror@plt+0x1c48>  // b.none
  403954:	ldr	x0, [sp, #24]
  403958:	ldr	x0, [x0]
  40395c:	ldrb	w0, [x0]
  403960:	cmp	w0, #0xa
  403964:	b.eq	403918 <ferror@plt+0x1c48>  // b.none
  403968:	ldr	x0, [sp, #24]
  40396c:	ldr	x0, [x0]
  403970:	ldrb	w0, [x0]
  403974:	cmp	w0, #0xd
  403978:	b.eq	403918 <ferror@plt+0x1c48>  // b.none
  40397c:	ldr	x0, [sp, #24]
  403980:	ldr	x0, [x0]
  403984:	ldrb	w0, [x0]
  403988:	cmp	w0, #0x2f
  40398c:	b.ls	403a30 <ferror@plt+0x1d60>  // b.plast
  403990:	ldr	x0, [sp, #24]
  403994:	ldr	x0, [x0]
  403998:	ldrb	w0, [x0]
  40399c:	cmp	w0, #0x37
  4039a0:	b.hi	403a30 <ferror@plt+0x1d60>  // b.pmore
  4039a4:	ldr	x0, [sp, #64]
  4039a8:	str	wzr, [x0, #16]
  4039ac:	b	4039c4 <ferror@plt+0x1cf4>
  4039b0:	ldr	x0, [sp, #24]
  4039b4:	ldr	x0, [x0]
  4039b8:	add	x1, x0, #0x1
  4039bc:	ldr	x0, [sp, #24]
  4039c0:	str	x1, [x0]
  4039c4:	ldr	x0, [sp, #24]
  4039c8:	ldr	x0, [x0]
  4039cc:	ldrb	w0, [x0]
  4039d0:	cmp	w0, #0x30
  4039d4:	b.eq	4039b0 <ferror@plt+0x1ce0>  // b.none
  4039d8:	ldr	x0, [sp, #24]
  4039dc:	ldr	x0, [x0]
  4039e0:	ldrb	w0, [x0]
  4039e4:	cmp	w0, #0x30
  4039e8:	b.ls	403a28 <ferror@plt+0x1d58>  // b.plast
  4039ec:	ldr	x0, [sp, #24]
  4039f0:	ldr	x0, [x0]
  4039f4:	ldrb	w0, [x0]
  4039f8:	cmp	w0, #0x37
  4039fc:	b.hi	403a28 <ferror@plt+0x1d58>  // b.pmore
  403a00:	ldr	x0, [sp, #24]
  403a04:	ldr	x0, [x0]
  403a08:	add	x2, x0, #0x1
  403a0c:	ldr	x1, [sp, #24]
  403a10:	str	x2, [x1]
  403a14:	ldrb	w0, [x0]
  403a18:	sub	w0, w0, #0x30
  403a1c:	mov	w1, w0
  403a20:	ldr	x0, [sp, #64]
  403a24:	str	w1, [x0, #16]
  403a28:	ldr	x0, [sp, #64]
  403a2c:	b	403ba8 <ferror@plt+0x1ed8>
  403a30:	str	wzr, [sp, #76]
  403a34:	ldr	x0, [sp, #24]
  403a38:	ldr	x0, [x0]
  403a3c:	ldrb	w0, [x0]
  403a40:	cmp	w0, #0x78
  403a44:	b.eq	403adc <ferror@plt+0x1e0c>  // b.none
  403a48:	cmp	w0, #0x78
  403a4c:	b.gt	403b34 <ferror@plt+0x1e64>
  403a50:	cmp	w0, #0x77
  403a54:	b.eq	403ab0 <ferror@plt+0x1de0>  // b.none
  403a58:	cmp	w0, #0x77
  403a5c:	b.gt	403b34 <ferror@plt+0x1e64>
  403a60:	cmp	w0, #0x72
  403a64:	b.eq	403a84 <ferror@plt+0x1db4>  // b.none
  403a68:	cmp	w0, #0x72
  403a6c:	b.gt	403b34 <ferror@plt+0x1e64>
  403a70:	cmp	w0, #0x2d
  403a74:	b.eq	403b48 <ferror@plt+0x1e78>  // b.none
  403a78:	cmp	w0, #0x58
  403a7c:	b.eq	403b08 <ferror@plt+0x1e38>  // b.none
  403a80:	b	403b34 <ferror@plt+0x1e64>
  403a84:	ldr	x0, [sp, #64]
  403a88:	ldr	w0, [x0, #16]
  403a8c:	and	w0, w0, #0x4
  403a90:	cmp	w0, #0x0
  403a94:	b.ne	403b78 <ferror@plt+0x1ea8>  // b.any
  403a98:	ldr	x0, [sp, #64]
  403a9c:	ldr	w0, [x0, #16]
  403aa0:	orr	w1, w0, #0x4
  403aa4:	ldr	x0, [sp, #64]
  403aa8:	str	w1, [x0, #16]
  403aac:	b	403b4c <ferror@plt+0x1e7c>
  403ab0:	ldr	x0, [sp, #64]
  403ab4:	ldr	w0, [x0, #16]
  403ab8:	and	w0, w0, #0x2
  403abc:	cmp	w0, #0x0
  403ac0:	b.ne	403b80 <ferror@plt+0x1eb0>  // b.any
  403ac4:	ldr	x0, [sp, #64]
  403ac8:	ldr	w0, [x0, #16]
  403acc:	orr	w1, w0, #0x2
  403ad0:	ldr	x0, [sp, #64]
  403ad4:	str	w1, [x0, #16]
  403ad8:	b	403b4c <ferror@plt+0x1e7c>
  403adc:	ldr	x0, [sp, #64]
  403ae0:	ldr	w0, [x0, #16]
  403ae4:	and	w0, w0, #0x1
  403ae8:	cmp	w0, #0x0
  403aec:	b.ne	403b88 <ferror@plt+0x1eb8>  // b.any
  403af0:	ldr	x0, [sp, #64]
  403af4:	ldr	w0, [x0, #16]
  403af8:	orr	w1, w0, #0x1
  403afc:	ldr	x0, [sp, #64]
  403b00:	str	w1, [x0, #16]
  403b04:	b	403b4c <ferror@plt+0x1e7c>
  403b08:	ldr	x0, [sp, #64]
  403b0c:	ldr	w0, [x0, #16]
  403b10:	and	w0, w0, #0x8
  403b14:	cmp	w0, #0x0
  403b18:	b.ne	403b90 <ferror@plt+0x1ec0>  // b.any
  403b1c:	ldr	x0, [sp, #64]
  403b20:	ldr	w0, [x0, #16]
  403b24:	orr	w1, w0, #0x8
  403b28:	ldr	x0, [sp, #64]
  403b2c:	str	w1, [x0, #16]
  403b30:	b	403b4c <ferror@plt+0x1e7c>
  403b34:	ldr	w0, [sp, #76]
  403b38:	cmp	w0, #0x0
  403b3c:	b.eq	403b98 <ferror@plt+0x1ec8>  // b.none
  403b40:	ldr	x0, [sp, #64]
  403b44:	b	403ba8 <ferror@plt+0x1ed8>
  403b48:	nop
  403b4c:	ldr	w0, [sp, #76]
  403b50:	add	w0, w0, #0x1
  403b54:	str	w0, [sp, #76]
  403b58:	ldr	x0, [sp, #24]
  403b5c:	ldr	x0, [x0]
  403b60:	add	x1, x0, #0x1
  403b64:	ldr	x0, [sp, #24]
  403b68:	str	x1, [x0]
  403b6c:	b	403a34 <ferror@plt+0x1d64>
  403b70:	nop
  403b74:	b	403b9c <ferror@plt+0x1ecc>
  403b78:	nop
  403b7c:	b	403b9c <ferror@plt+0x1ecc>
  403b80:	nop
  403b84:	b	403b9c <ferror@plt+0x1ecc>
  403b88:	nop
  403b8c:	b	403b9c <ferror@plt+0x1ecc>
  403b90:	nop
  403b94:	b	403b9c <ferror@plt+0x1ecc>
  403b98:	nop
  403b9c:	ldr	x0, [sp, #64]
  403ba0:	bl	4045bc <ferror@plt+0x28ec>
  403ba4:	mov	x0, #0x0                   	// #0
  403ba8:	ldp	x29, x30, [sp], #80
  403bac:	ret
  403bb0:	stp	x29, x30, [sp, #-64]!
  403bb4:	mov	x29, sp
  403bb8:	str	x0, [sp, #40]
  403bbc:	str	x1, [sp, #32]
  403bc0:	str	x2, [sp, #24]
  403bc4:	str	w3, [sp, #20]
  403bc8:	str	w4, [sp, #16]
  403bcc:	ldr	x0, [sp, #32]
  403bd0:	str	x0, [sp, #56]
  403bd4:	ldr	x0, [sp, #24]
  403bd8:	cmp	x0, #0x0
  403bdc:	b.eq	403cac <ferror@plt+0x1fdc>  // b.none
  403be0:	ldr	x0, [sp, #24]
  403be4:	mov	w1, #0xffffffff            	// #-1
  403be8:	str	w1, [x0]
  403bec:	b	403cac <ferror@plt+0x1fdc>
  403bf0:	add	x0, sp, #0x20
  403bf4:	ldr	w2, [sp, #16]
  403bf8:	ldr	w1, [sp, #20]
  403bfc:	bl	403468 <ferror@plt+0x1798>
  403c00:	str	x0, [sp, #48]
  403c04:	ldr	x0, [sp, #48]
  403c08:	cmp	x0, #0x0
  403c0c:	b.ne	403c24 <ferror@plt+0x1f54>  // b.any
  403c10:	bl	401c30 <__errno_location@plt>
  403c14:	mov	x1, x0
  403c18:	mov	w0, #0x16                  	// #22
  403c1c:	str	w0, [x1]
  403c20:	b	403cf0 <ferror@plt+0x2020>
  403c24:	ldr	x1, [sp, #48]
  403c28:	ldr	x0, [sp, #40]
  403c2c:	bl	4046b0 <ferror@plt+0x29e0>
  403c30:	cmp	w0, #0x0
  403c34:	b.eq	403c50 <ferror@plt+0x1f80>  // b.none
  403c38:	ldr	x0, [sp, #48]
  403c3c:	bl	4045bc <ferror@plt+0x28ec>
  403c40:	b	403cf0 <ferror@plt+0x2020>
  403c44:	ldr	x0, [sp, #32]
  403c48:	add	x0, x0, #0x1
  403c4c:	str	x0, [sp, #32]
  403c50:	ldr	x0, [sp, #32]
  403c54:	ldrb	w0, [x0]
  403c58:	cmp	w0, #0x20
  403c5c:	b.eq	403c44 <ferror@plt+0x1f74>  // b.none
  403c60:	ldr	x0, [sp, #32]
  403c64:	ldrb	w0, [x0]
  403c68:	cmp	w0, #0x9
  403c6c:	b.eq	403c44 <ferror@plt+0x1f74>  // b.none
  403c70:	ldr	x0, [sp, #32]
  403c74:	ldrb	w0, [x0]
  403c78:	cmp	w0, #0xa
  403c7c:	b.eq	403c44 <ferror@plt+0x1f74>  // b.none
  403c80:	ldr	x0, [sp, #32]
  403c84:	ldrb	w0, [x0]
  403c88:	cmp	w0, #0xd
  403c8c:	b.eq	403c44 <ferror@plt+0x1f74>  // b.none
  403c90:	ldr	x0, [sp, #32]
  403c94:	ldrb	w0, [x0]
  403c98:	cmp	w0, #0x2c
  403c9c:	b.ne	403cc0 <ferror@plt+0x1ff0>  // b.any
  403ca0:	ldr	x0, [sp, #32]
  403ca4:	add	x0, x0, #0x1
  403ca8:	str	x0, [sp, #32]
  403cac:	ldr	x0, [sp, #32]
  403cb0:	ldrb	w0, [x0]
  403cb4:	cmp	w0, #0x0
  403cb8:	b.ne	403bf0 <ferror@plt+0x1f20>  // b.any
  403cbc:	b	403cc4 <ferror@plt+0x1ff4>
  403cc0:	nop
  403cc4:	ldr	x0, [sp, #32]
  403cc8:	ldrb	w0, [x0]
  403ccc:	cmp	w0, #0x0
  403cd0:	b.eq	403ce8 <ferror@plt+0x2018>  // b.none
  403cd4:	bl	401c30 <__errno_location@plt>
  403cd8:	mov	x1, x0
  403cdc:	mov	w0, #0x16                  	// #22
  403ce0:	str	w0, [x1]
  403ce4:	b	403cf0 <ferror@plt+0x2020>
  403ce8:	mov	w0, #0x0                   	// #0
  403cec:	b	403d18 <ferror@plt+0x2048>
  403cf0:	ldr	x0, [sp, #24]
  403cf4:	cmp	x0, #0x0
  403cf8:	b.eq	403d14 <ferror@plt+0x2044>  // b.none
  403cfc:	ldr	x1, [sp, #32]
  403d00:	ldr	x0, [sp, #56]
  403d04:	sub	x0, x1, x0
  403d08:	mov	w1, w0
  403d0c:	ldr	x0, [sp, #24]
  403d10:	str	w1, [x0]
  403d14:	mov	w0, #0xffffffff            	// #-1
  403d18:	ldp	x29, x30, [sp], #64
  403d1c:	ret
  403d20:	stp	x29, x30, [sp, #-112]!
  403d24:	mov	x29, sp
  403d28:	str	x0, [sp, #56]
  403d2c:	str	x1, [sp, #48]
  403d30:	str	x2, [sp, #40]
  403d34:	str	x3, [sp, #32]
  403d38:	str	x4, [sp, #24]
  403d3c:	str	x5, [sp, #16]
  403d40:	str	wzr, [sp, #92]
  403d44:	ldr	x0, [sp, #40]
  403d48:	cmp	x0, #0x0
  403d4c:	b.eq	403d58 <ferror@plt+0x2088>  // b.none
  403d50:	ldr	x0, [sp, #40]
  403d54:	str	xzr, [x0]
  403d58:	ldr	x0, [sp, #32]
  403d5c:	cmp	x0, #0x0
  403d60:	b.eq	403d70 <ferror@plt+0x20a0>  // b.none
  403d64:	ldr	x0, [sp, #32]
  403d68:	mov	w1, #0xffffffff            	// #-1
  403d6c:	str	w1, [x0]
  403d70:	ldr	x0, [sp, #24]
  403d74:	cmp	x0, #0x0
  403d78:	b.eq	403d88 <ferror@plt+0x20b8>  // b.none
  403d7c:	ldr	x0, [sp, #24]
  403d80:	mov	w1, #0xffffffff            	// #-1
  403d84:	str	w1, [x0]
  403d88:	ldr	x0, [sp, #16]
  403d8c:	cmp	x0, #0x0
  403d90:	b.eq	403d9c <ferror@plt+0x20cc>  // b.none
  403d94:	ldr	x0, [sp, #16]
  403d98:	str	wzr, [x0]
  403d9c:	ldr	x0, [sp, #56]
  403da0:	bl	4019b0 <fgetc@plt>
  403da4:	str	w0, [sp, #84]
  403da8:	ldr	w0, [sp, #84]
  403dac:	cmn	w0, #0x1
  403db0:	b.eq	4042b8 <ferror@plt+0x25e8>  // b.none
  403db4:	ldr	w0, [sp, #84]
  403db8:	cmp	w0, #0x20
  403dbc:	b.eq	403de4 <ferror@plt+0x2114>  // b.none
  403dc0:	ldr	w0, [sp, #84]
  403dc4:	cmp	w0, #0x9
  403dc8:	b.eq	403de4 <ferror@plt+0x2114>  // b.none
  403dcc:	ldr	w0, [sp, #84]
  403dd0:	cmp	w0, #0xd
  403dd4:	b.eq	403de4 <ferror@plt+0x2114>  // b.none
  403dd8:	ldr	w0, [sp, #84]
  403ddc:	cmp	w0, #0xa
  403de0:	b.ne	403e08 <ferror@plt+0x2138>  // b.any
  403de4:	ldr	w0, [sp, #84]
  403de8:	cmp	w0, #0xa
  403dec:	b.ne	4042b0 <ferror@plt+0x25e0>  // b.any
  403df0:	ldr	x0, [sp, #48]
  403df4:	ldr	w0, [x0]
  403df8:	add	w1, w0, #0x1
  403dfc:	ldr	x0, [sp, #48]
  403e00:	str	w1, [x0]
  403e04:	b	4042b0 <ferror@plt+0x25e0>
  403e08:	ldr	w0, [sp, #84]
  403e0c:	cmp	w0, #0x23
  403e10:	b.eq	403e24 <ferror@plt+0x2154>  // b.none
  403e14:	ldr	x1, [sp, #56]
  403e18:	ldr	w0, [sp, #84]
  403e1c:	bl	401b60 <ungetc@plt>
  403e20:	b	4042c4 <ferror@plt+0x25f4>
  403e24:	ldr	x0, [sp, #48]
  403e28:	cmp	x0, #0x0
  403e2c:	b.eq	403e44 <ferror@plt+0x2174>  // b.none
  403e30:	ldr	x0, [sp, #48]
  403e34:	ldr	w0, [x0]
  403e38:	add	w1, w0, #0x1
  403e3c:	ldr	x0, [sp, #48]
  403e40:	str	w1, [x0]
  403e44:	ldr	x0, [sp, #56]
  403e48:	bl	405e64 <ferror@plt+0x4194>
  403e4c:	str	x0, [sp, #72]
  403e50:	ldr	x0, [sp, #72]
  403e54:	cmp	x0, #0x0
  403e58:	b.eq	4042c0 <ferror@plt+0x25f0>  // b.none
  403e5c:	mov	w0, #0x1                   	// #1
  403e60:	str	w0, [sp, #92]
  403e64:	ldr	x0, [sp, #72]
  403e68:	bl	401880 <strlen@plt>
  403e6c:	mov	x1, x0
  403e70:	ldr	x0, [sp, #72]
  403e74:	add	x0, x0, x1
  403e78:	str	x0, [sp, #96]
  403e7c:	b	403e94 <ferror@plt+0x21c4>
  403e80:	ldr	x0, [sp, #96]
  403e84:	sub	x0, x0, #0x1
  403e88:	str	x0, [sp, #96]
  403e8c:	ldr	x0, [sp, #96]
  403e90:	strb	wzr, [x0]
  403e94:	ldr	x1, [sp, #96]
  403e98:	ldr	x0, [sp, #72]
  403e9c:	cmp	x1, x0
  403ea0:	b.ls	403ecc <ferror@plt+0x21fc>  // b.plast
  403ea4:	ldr	x0, [sp, #96]
  403ea8:	sub	x0, x0, #0x1
  403eac:	ldrb	w0, [x0]
  403eb0:	cmp	w0, #0xd
  403eb4:	b.eq	403e80 <ferror@plt+0x21b0>  // b.none
  403eb8:	ldr	x0, [sp, #96]
  403ebc:	sub	x0, x0, #0x1
  403ec0:	ldrb	w0, [x0]
  403ec4:	cmp	w0, #0xa
  403ec8:	b.eq	403e80 <ferror@plt+0x21b0>  // b.none
  403ecc:	ldr	x0, [sp, #72]
  403ed0:	str	x0, [sp, #104]
  403ed4:	b	403ee4 <ferror@plt+0x2214>
  403ed8:	ldr	x0, [sp, #104]
  403edc:	add	x0, x0, #0x1
  403ee0:	str	x0, [sp, #104]
  403ee4:	ldr	x0, [sp, #104]
  403ee8:	ldrb	w0, [x0]
  403eec:	cmp	w0, #0x20
  403ef0:	b.eq	403ed8 <ferror@plt+0x2208>  // b.none
  403ef4:	ldr	x0, [sp, #104]
  403ef8:	ldrb	w0, [x0]
  403efc:	cmp	w0, #0x9
  403f00:	b.eq	403ed8 <ferror@plt+0x2208>  // b.none
  403f04:	ldr	x0, [sp, #104]
  403f08:	ldrb	w0, [x0]
  403f0c:	cmp	w0, #0xa
  403f10:	b.eq	403ed8 <ferror@plt+0x2208>  // b.none
  403f14:	ldr	x0, [sp, #104]
  403f18:	ldrb	w0, [x0]
  403f1c:	cmp	w0, #0xd
  403f20:	b.eq	403ed8 <ferror@plt+0x2208>  // b.none
  403f24:	mov	x2, #0x5                   	// #5
  403f28:	adrp	x0, 406000 <ferror@plt+0x4330>
  403f2c:	add	x1, x0, #0xef8
  403f30:	ldr	x0, [sp, #104]
  403f34:	bl	401980 <strncmp@plt>
  403f38:	cmp	w0, #0x0
  403f3c:	b.ne	40400c <ferror@plt+0x233c>  // b.any
  403f40:	ldr	x0, [sp, #104]
  403f44:	add	x0, x0, #0x5
  403f48:	str	x0, [sp, #104]
  403f4c:	b	403f5c <ferror@plt+0x228c>
  403f50:	ldr	x0, [sp, #104]
  403f54:	add	x0, x0, #0x1
  403f58:	str	x0, [sp, #104]
  403f5c:	ldr	x0, [sp, #104]
  403f60:	ldrb	w0, [x0]
  403f64:	cmp	w0, #0x20
  403f68:	b.eq	403f50 <ferror@plt+0x2280>  // b.none
  403f6c:	ldr	x0, [sp, #104]
  403f70:	ldrb	w0, [x0]
  403f74:	cmp	w0, #0x9
  403f78:	b.eq	403f50 <ferror@plt+0x2280>  // b.none
  403f7c:	ldr	x0, [sp, #104]
  403f80:	ldrb	w0, [x0]
  403f84:	cmp	w0, #0xa
  403f88:	b.eq	403f50 <ferror@plt+0x2280>  // b.none
  403f8c:	ldr	x0, [sp, #104]
  403f90:	ldrb	w0, [x0]
  403f94:	cmp	w0, #0xd
  403f98:	b.eq	403f50 <ferror@plt+0x2280>  // b.none
  403f9c:	ldr	x0, [sp, #104]
  403fa0:	bl	406278 <ferror@plt+0x45a8>
  403fa4:	str	x0, [sp, #104]
  403fa8:	ldr	x0, [sp, #40]
  403fac:	cmp	x0, #0x0
  403fb0:	b.eq	403d9c <ferror@plt+0x20cc>  // b.none
  403fb4:	ldr	x0, [sp, #40]
  403fb8:	ldr	x0, [x0]
  403fbc:	cmp	x0, #0x0
  403fc0:	b.ne	4042e4 <ferror@plt+0x2614>  // b.any
  403fc4:	ldr	x0, [sp, #104]
  403fc8:	bl	401880 <strlen@plt>
  403fcc:	add	x0, x0, #0x1
  403fd0:	bl	401940 <malloc@plt>
  403fd4:	mov	x1, x0
  403fd8:	ldr	x0, [sp, #40]
  403fdc:	str	x1, [x0]
  403fe0:	ldr	x0, [sp, #40]
  403fe4:	ldr	x0, [x0]
  403fe8:	cmp	x0, #0x0
  403fec:	b.ne	403ff8 <ferror@plt+0x2328>  // b.any
  403ff0:	mov	w0, #0xffffffff            	// #-1
  403ff4:	b	40434c <ferror@plt+0x267c>
  403ff8:	ldr	x0, [sp, #40]
  403ffc:	ldr	x0, [x0]
  404000:	ldr	x1, [sp, #104]
  404004:	bl	401ba0 <strcpy@plt>
  404008:	b	403d9c <ferror@plt+0x20cc>
  40400c:	mov	x2, #0x6                   	// #6
  404010:	adrp	x0, 406000 <ferror@plt+0x4330>
  404014:	add	x1, x0, #0xf00
  404018:	ldr	x0, [sp, #104]
  40401c:	bl	401980 <strncmp@plt>
  404020:	cmp	w0, #0x0
  404024:	b.ne	4040b8 <ferror@plt+0x23e8>  // b.any
  404028:	ldr	x0, [sp, #104]
  40402c:	add	x0, x0, #0x6
  404030:	str	x0, [sp, #104]
  404034:	b	404044 <ferror@plt+0x2374>
  404038:	ldr	x0, [sp, #104]
  40403c:	add	x0, x0, #0x1
  404040:	str	x0, [sp, #104]
  404044:	ldr	x0, [sp, #104]
  404048:	ldrb	w0, [x0]
  40404c:	cmp	w0, #0x20
  404050:	b.eq	404038 <ferror@plt+0x2368>  // b.none
  404054:	ldr	x0, [sp, #104]
  404058:	ldrb	w0, [x0]
  40405c:	cmp	w0, #0x9
  404060:	b.eq	404038 <ferror@plt+0x2368>  // b.none
  404064:	ldr	x0, [sp, #104]
  404068:	ldrb	w0, [x0]
  40406c:	cmp	w0, #0xa
  404070:	b.eq	404038 <ferror@plt+0x2368>  // b.none
  404074:	ldr	x0, [sp, #104]
  404078:	ldrb	w0, [x0]
  40407c:	cmp	w0, #0xd
  404080:	b.eq	404038 <ferror@plt+0x2368>  // b.none
  404084:	ldr	x0, [sp, #32]
  404088:	cmp	x0, #0x0
  40408c:	b.eq	403d9c <ferror@plt+0x20cc>  // b.none
  404090:	ldr	x0, [sp, #32]
  404094:	ldr	w0, [x0]
  404098:	cmn	w0, #0x1
  40409c:	b.ne	4042ec <ferror@plt+0x261c>  // b.any
  4040a0:	ldr	x0, [sp, #104]
  4040a4:	bl	406278 <ferror@plt+0x45a8>
  4040a8:	ldr	x1, [sp, #32]
  4040ac:	bl	403398 <ferror@plt+0x16c8>
  4040b0:	cmp	w0, #0x0
  4040b4:	b	403d9c <ferror@plt+0x20cc>
  4040b8:	mov	x2, #0x6                   	// #6
  4040bc:	adrp	x0, 406000 <ferror@plt+0x4330>
  4040c0:	add	x1, x0, #0xf08
  4040c4:	ldr	x0, [sp, #104]
  4040c8:	bl	401980 <strncmp@plt>
  4040cc:	cmp	w0, #0x0
  4040d0:	b.ne	404164 <ferror@plt+0x2494>  // b.any
  4040d4:	ldr	x0, [sp, #104]
  4040d8:	add	x0, x0, #0x6
  4040dc:	str	x0, [sp, #104]
  4040e0:	b	4040f0 <ferror@plt+0x2420>
  4040e4:	ldr	x0, [sp, #104]
  4040e8:	add	x0, x0, #0x1
  4040ec:	str	x0, [sp, #104]
  4040f0:	ldr	x0, [sp, #104]
  4040f4:	ldrb	w0, [x0]
  4040f8:	cmp	w0, #0x20
  4040fc:	b.eq	4040e4 <ferror@plt+0x2414>  // b.none
  404100:	ldr	x0, [sp, #104]
  404104:	ldrb	w0, [x0]
  404108:	cmp	w0, #0x9
  40410c:	b.eq	4040e4 <ferror@plt+0x2414>  // b.none
  404110:	ldr	x0, [sp, #104]
  404114:	ldrb	w0, [x0]
  404118:	cmp	w0, #0xa
  40411c:	b.eq	4040e4 <ferror@plt+0x2414>  // b.none
  404120:	ldr	x0, [sp, #104]
  404124:	ldrb	w0, [x0]
  404128:	cmp	w0, #0xd
  40412c:	b.eq	4040e4 <ferror@plt+0x2414>  // b.none
  404130:	ldr	x0, [sp, #24]
  404134:	cmp	x0, #0x0
  404138:	b.eq	403d9c <ferror@plt+0x20cc>  // b.none
  40413c:	ldr	x0, [sp, #24]
  404140:	ldr	w0, [x0]
  404144:	cmn	w0, #0x1
  404148:	b.ne	4042f4 <ferror@plt+0x2624>  // b.any
  40414c:	ldr	x0, [sp, #104]
  404150:	bl	406278 <ferror@plt+0x45a8>
  404154:	ldr	x1, [sp, #24]
  404158:	bl	403400 <ferror@plt+0x1730>
  40415c:	cmp	w0, #0x0
  404160:	b	403d9c <ferror@plt+0x20cc>
  404164:	mov	x2, #0x6                   	// #6
  404168:	adrp	x0, 406000 <ferror@plt+0x4330>
  40416c:	add	x1, x0, #0xf10
  404170:	ldr	x0, [sp, #104]
  404174:	bl	401980 <strncmp@plt>
  404178:	cmp	w0, #0x0
  40417c:	b.ne	403d9c <ferror@plt+0x20cc>  // b.any
  404180:	str	wzr, [sp, #88]
  404184:	ldr	x0, [sp, #104]
  404188:	add	x0, x0, #0x6
  40418c:	str	x0, [sp, #104]
  404190:	b	4041a0 <ferror@plt+0x24d0>
  404194:	ldr	x0, [sp, #104]
  404198:	add	x0, x0, #0x1
  40419c:	str	x0, [sp, #104]
  4041a0:	ldr	x0, [sp, #104]
  4041a4:	ldrb	w0, [x0]
  4041a8:	cmp	w0, #0x20
  4041ac:	b.eq	404194 <ferror@plt+0x24c4>  // b.none
  4041b0:	ldr	x0, [sp, #104]
  4041b4:	ldrb	w0, [x0]
  4041b8:	cmp	w0, #0x9
  4041bc:	b.eq	404194 <ferror@plt+0x24c4>  // b.none
  4041c0:	ldr	x0, [sp, #104]
  4041c4:	ldrb	w0, [x0]
  4041c8:	cmp	w0, #0xa
  4041cc:	b.eq	404194 <ferror@plt+0x24c4>  // b.none
  4041d0:	ldr	x0, [sp, #104]
  4041d4:	ldrb	w0, [x0]
  4041d8:	cmp	w0, #0xd
  4041dc:	b.eq	404194 <ferror@plt+0x24c4>  // b.none
  4041e0:	ldr	x0, [sp, #104]
  4041e4:	ldrb	w0, [x0]
  4041e8:	cmp	w0, #0x73
  4041ec:	b.ne	404200 <ferror@plt+0x2530>  // b.any
  4041f0:	ldr	w0, [sp, #88]
  4041f4:	orr	w0, w0, #0x800
  4041f8:	str	w0, [sp, #88]
  4041fc:	b	404210 <ferror@plt+0x2540>
  404200:	ldr	x0, [sp, #104]
  404204:	ldrb	w0, [x0]
  404208:	cmp	w0, #0x2d
  40420c:	b.ne	4042fc <ferror@plt+0x262c>  // b.any
  404210:	ldr	x0, [sp, #104]
  404214:	add	x0, x0, #0x1
  404218:	ldrb	w0, [x0]
  40421c:	cmp	w0, #0x73
  404220:	b.ne	404234 <ferror@plt+0x2564>  // b.any
  404224:	ldr	w0, [sp, #88]
  404228:	orr	w0, w0, #0x400
  40422c:	str	w0, [sp, #88]
  404230:	b	404248 <ferror@plt+0x2578>
  404234:	ldr	x0, [sp, #104]
  404238:	add	x0, x0, #0x1
  40423c:	ldrb	w0, [x0]
  404240:	cmp	w0, #0x2d
  404244:	b.ne	404304 <ferror@plt+0x2634>  // b.any
  404248:	ldr	x0, [sp, #104]
  40424c:	add	x0, x0, #0x2
  404250:	ldrb	w0, [x0]
  404254:	cmp	w0, #0x74
  404258:	b.ne	40426c <ferror@plt+0x259c>  // b.any
  40425c:	ldr	w0, [sp, #88]
  404260:	orr	w0, w0, #0x200
  404264:	str	w0, [sp, #88]
  404268:	b	404280 <ferror@plt+0x25b0>
  40426c:	ldr	x0, [sp, #104]
  404270:	add	x0, x0, #0x2
  404274:	ldrb	w0, [x0]
  404278:	cmp	w0, #0x2d
  40427c:	b.ne	40430c <ferror@plt+0x263c>  // b.any
  404280:	ldr	x0, [sp, #104]
  404284:	add	x0, x0, #0x3
  404288:	ldrb	w0, [x0]
  40428c:	cmp	w0, #0x0
  404290:	b.ne	404314 <ferror@plt+0x2644>  // b.any
  404294:	ldr	x0, [sp, #16]
  404298:	cmp	x0, #0x0
  40429c:	b.eq	403d9c <ferror@plt+0x20cc>  // b.none
  4042a0:	ldr	x0, [sp, #16]
  4042a4:	ldr	w1, [sp, #88]
  4042a8:	str	w1, [x0]
  4042ac:	b	403d9c <ferror@plt+0x20cc>
  4042b0:	nop
  4042b4:	b	403d9c <ferror@plt+0x20cc>
  4042b8:	nop
  4042bc:	b	4042c4 <ferror@plt+0x25f4>
  4042c0:	nop
  4042c4:	ldr	x0, [sp, #56]
  4042c8:	bl	401cd0 <ferror@plt>
  4042cc:	cmp	w0, #0x0
  4042d0:	b.eq	4042dc <ferror@plt+0x260c>  // b.none
  4042d4:	mov	w0, #0xffffffff            	// #-1
  4042d8:	b	40434c <ferror@plt+0x267c>
  4042dc:	ldr	w0, [sp, #92]
  4042e0:	b	40434c <ferror@plt+0x267c>
  4042e4:	nop
  4042e8:	b	404318 <ferror@plt+0x2648>
  4042ec:	nop
  4042f0:	b	404318 <ferror@plt+0x2648>
  4042f4:	nop
  4042f8:	b	404318 <ferror@plt+0x2648>
  4042fc:	nop
  404300:	b	404318 <ferror@plt+0x2648>
  404304:	nop
  404308:	b	404318 <ferror@plt+0x2648>
  40430c:	nop
  404310:	b	404318 <ferror@plt+0x2648>
  404314:	nop
  404318:	ldr	x0, [sp, #40]
  40431c:	cmp	x0, #0x0
  404320:	b.eq	404348 <ferror@plt+0x2678>  // b.none
  404324:	ldr	x0, [sp, #40]
  404328:	ldr	x0, [x0]
  40432c:	cmp	x0, #0x0
  404330:	b.eq	404348 <ferror@plt+0x2678>  // b.none
  404334:	ldr	x0, [sp, #40]
  404338:	ldr	x0, [x0]
  40433c:	bl	401b50 <free@plt>
  404340:	ldr	x0, [sp, #40]
  404344:	str	xzr, [x0]
  404348:	mov	w0, #0xffffffea            	// #-22
  40434c:	ldp	x29, x30, [sp], #112
  404350:	ret
  404354:	stp	x29, x30, [sp, #-96]!
  404358:	mov	x29, sp
  40435c:	str	x0, [sp, #56]
  404360:	str	x1, [sp, #48]
  404364:	str	w2, [sp, #44]
  404368:	str	w3, [sp, #40]
  40436c:	str	x4, [sp, #32]
  404370:	str	x5, [sp, #24]
  404374:	ldr	x0, [sp, #24]
  404378:	cmp	x0, #0x0
  40437c:	b.eq	404514 <ferror@plt+0x2844>  // b.none
  404380:	ldr	x0, [sp, #24]
  404384:	mov	w1, #0xffffffff            	// #-1
  404388:	str	w1, [x0]
  40438c:	b	404514 <ferror@plt+0x2844>
  404390:	ldr	x0, [sp, #32]
  404394:	cmp	x0, #0x0
  404398:	b.eq	4043b0 <ferror@plt+0x26e0>  // b.none
  40439c:	ldr	x0, [sp, #32]
  4043a0:	ldr	w0, [x0]
  4043a4:	add	w1, w0, #0x1
  4043a8:	ldr	x0, [sp, #32]
  4043ac:	str	w1, [x0]
  4043b0:	ldr	x0, [sp, #88]
  4043b4:	str	x0, [sp, #72]
  4043b8:	b	4043c8 <ferror@plt+0x26f8>
  4043bc:	ldr	x0, [sp, #72]
  4043c0:	add	x0, x0, #0x1
  4043c4:	str	x0, [sp, #72]
  4043c8:	ldr	x0, [sp, #72]
  4043cc:	ldrb	w0, [x0]
  4043d0:	cmp	w0, #0x20
  4043d4:	b.eq	4043bc <ferror@plt+0x26ec>  // b.none
  4043d8:	ldr	x0, [sp, #72]
  4043dc:	ldrb	w0, [x0]
  4043e0:	cmp	w0, #0x9
  4043e4:	b.eq	4043bc <ferror@plt+0x26ec>  // b.none
  4043e8:	ldr	x0, [sp, #72]
  4043ec:	ldrb	w0, [x0]
  4043f0:	cmp	w0, #0xa
  4043f4:	b.eq	4043bc <ferror@plt+0x26ec>  // b.none
  4043f8:	ldr	x0, [sp, #72]
  4043fc:	ldrb	w0, [x0]
  404400:	cmp	w0, #0xd
  404404:	b.eq	4043bc <ferror@plt+0x26ec>  // b.none
  404408:	ldr	x0, [sp, #72]
  40440c:	ldrb	w0, [x0]
  404410:	cmp	w0, #0x0
  404414:	b.ne	40442c <ferror@plt+0x275c>  // b.any
  404418:	ldr	w0, [sp, #40]
  40441c:	and	w0, w0, #0x10
  404420:	cmp	w0, #0x0
  404424:	b.ne	404530 <ferror@plt+0x2860>  // b.any
  404428:	b	404514 <ferror@plt+0x2844>
  40442c:	ldr	x0, [sp, #72]
  404430:	ldrb	w0, [x0]
  404434:	cmp	w0, #0x23
  404438:	b.ne	404440 <ferror@plt+0x2770>  // b.any
  40443c:	b	404514 <ferror@plt+0x2844>
  404440:	add	x0, sp, #0x48
  404444:	ldr	w2, [sp, #40]
  404448:	ldr	w1, [sp, #44]
  40444c:	bl	403468 <ferror@plt+0x1798>
  404450:	str	x0, [sp, #80]
  404454:	ldr	x0, [sp, #80]
  404458:	cmp	x0, #0x0
  40445c:	b.ne	404474 <ferror@plt+0x27a4>  // b.any
  404460:	bl	401c30 <__errno_location@plt>
  404464:	mov	x1, x0
  404468:	mov	w0, #0x16                  	// #22
  40446c:	str	w0, [x1]
  404470:	b	404550 <ferror@plt+0x2880>
  404474:	ldr	x1, [sp, #80]
  404478:	ldr	x0, [sp, #48]
  40447c:	bl	4046b0 <ferror@plt+0x29e0>
  404480:	cmp	w0, #0x0
  404484:	b.eq	4044a0 <ferror@plt+0x27d0>  // b.none
  404488:	ldr	x0, [sp, #80]
  40448c:	bl	4045bc <ferror@plt+0x28ec>
  404490:	b	404550 <ferror@plt+0x2880>
  404494:	ldr	x0, [sp, #72]
  404498:	add	x0, x0, #0x1
  40449c:	str	x0, [sp, #72]
  4044a0:	ldr	x0, [sp, #72]
  4044a4:	ldrb	w0, [x0]
  4044a8:	cmp	w0, #0x20
  4044ac:	b.eq	404494 <ferror@plt+0x27c4>  // b.none
  4044b0:	ldr	x0, [sp, #72]
  4044b4:	ldrb	w0, [x0]
  4044b8:	cmp	w0, #0x9
  4044bc:	b.eq	404494 <ferror@plt+0x27c4>  // b.none
  4044c0:	ldr	x0, [sp, #72]
  4044c4:	ldrb	w0, [x0]
  4044c8:	cmp	w0, #0xa
  4044cc:	b.eq	404494 <ferror@plt+0x27c4>  // b.none
  4044d0:	ldr	x0, [sp, #72]
  4044d4:	ldrb	w0, [x0]
  4044d8:	cmp	w0, #0xd
  4044dc:	b.eq	404494 <ferror@plt+0x27c4>  // b.none
  4044e0:	ldr	x0, [sp, #72]
  4044e4:	ldrb	w0, [x0]
  4044e8:	cmp	w0, #0x0
  4044ec:	b.eq	404514 <ferror@plt+0x2844>  // b.none
  4044f0:	ldr	x0, [sp, #72]
  4044f4:	ldrb	w0, [x0]
  4044f8:	cmp	w0, #0x23
  4044fc:	b.eq	404514 <ferror@plt+0x2844>  // b.none
  404500:	bl	401c30 <__errno_location@plt>
  404504:	mov	x1, x0
  404508:	mov	w0, #0x16                  	// #22
  40450c:	str	w0, [x1]
  404510:	b	404550 <ferror@plt+0x2880>
  404514:	ldr	x0, [sp, #56]
  404518:	bl	405e64 <ferror@plt+0x4194>
  40451c:	str	x0, [sp, #88]
  404520:	ldr	x0, [sp, #88]
  404524:	cmp	x0, #0x0
  404528:	b.ne	404390 <ferror@plt+0x26c0>  // b.any
  40452c:	b	404534 <ferror@plt+0x2864>
  404530:	nop
  404534:	ldr	x0, [sp, #56]
  404538:	bl	401cd0 <ferror@plt>
  40453c:	cmp	w0, #0x0
  404540:	b.ne	40454c <ferror@plt+0x287c>  // b.any
  404544:	mov	w0, #0x0                   	// #0
  404548:	b	404578 <ferror@plt+0x28a8>
  40454c:	nop
  404550:	ldr	x0, [sp, #24]
  404554:	cmp	x0, #0x0
  404558:	b.eq	404574 <ferror@plt+0x28a4>  // b.none
  40455c:	ldr	x1, [sp, #72]
  404560:	ldr	x0, [sp, #88]
  404564:	sub	x0, x1, x0
  404568:	mov	w1, w0
  40456c:	ldr	x0, [sp, #24]
  404570:	str	w1, [x0]
  404574:	mov	w0, #0xffffffff            	// #-1
  404578:	ldp	x29, x30, [sp], #96
  40457c:	ret
  404580:	stp	x29, x30, [sp, #-32]!
  404584:	mov	x29, sp
  404588:	mov	x0, #0x20                  	// #32
  40458c:	bl	401940 <malloc@plt>
  404590:	str	x0, [sp, #24]
  404594:	ldr	x0, [sp, #24]
  404598:	cmp	x0, #0x0
  40459c:	b.eq	4045b0 <ferror@plt+0x28e0>  // b.none
  4045a0:	ldr	x0, [sp, #24]
  4045a4:	str	wzr, [x0, #8]
  4045a8:	ldr	x0, [sp, #24]
  4045ac:	str	wzr, [x0, #16]
  4045b0:	ldr	x0, [sp, #24]
  4045b4:	ldp	x29, x30, [sp], #32
  4045b8:	ret
  4045bc:	stp	x29, x30, [sp, #-32]!
  4045c0:	mov	x29, sp
  4045c4:	str	x0, [sp, #24]
  4045c8:	ldr	x0, [sp, #24]
  4045cc:	bl	401b50 <free@plt>
  4045d0:	nop
  4045d4:	ldp	x29, x30, [sp], #32
  4045d8:	ret
  4045dc:	stp	x29, x30, [sp, #-32]!
  4045e0:	mov	x29, sp
  4045e4:	mov	x0, #0x10                  	// #16
  4045e8:	bl	401940 <malloc@plt>
  4045ec:	str	x0, [sp, #24]
  4045f0:	ldr	x0, [sp, #24]
  4045f4:	cmp	x0, #0x0
  4045f8:	b.ne	404604 <ferror@plt+0x2934>  // b.any
  4045fc:	mov	x0, #0x0                   	// #0
  404600:	b	404620 <ferror@plt+0x2950>
  404604:	ldr	x0, [sp, #24]
  404608:	str	xzr, [x0, #8]
  40460c:	ldr	x0, [sp, #24]
  404610:	ldr	x1, [x0, #8]
  404614:	ldr	x0, [sp, #24]
  404618:	str	x1, [x0]
  40461c:	ldr	x0, [sp, #24]
  404620:	ldp	x29, x30, [sp], #32
  404624:	ret
  404628:	stp	x29, x30, [sp, #-48]!
  40462c:	mov	x29, sp
  404630:	str	x0, [sp, #24]
  404634:	ldr	x0, [sp, #24]
  404638:	ldr	x0, [x0]
  40463c:	str	x0, [sp, #40]
  404640:	b	40466c <ferror@plt+0x299c>
  404644:	ldr	x0, [sp, #24]
  404648:	ldr	x0, [x0]
  40464c:	ldr	x1, [x0, #24]
  404650:	ldr	x0, [sp, #24]
  404654:	str	x1, [x0]
  404658:	ldr	x0, [sp, #40]
  40465c:	bl	4045bc <ferror@plt+0x28ec>
  404660:	ldr	x0, [sp, #24]
  404664:	ldr	x0, [x0]
  404668:	str	x0, [sp, #40]
  40466c:	ldr	x0, [sp, #40]
  404670:	cmp	x0, #0x0
  404674:	b.ne	404644 <ferror@plt+0x2974>  // b.any
  404678:	ldr	x0, [sp, #24]
  40467c:	bl	401b50 <free@plt>
  404680:	mov	w0, #0x0                   	// #0
  404684:	ldp	x29, x30, [sp], #48
  404688:	ret
  40468c:	sub	sp, sp, #0x10
  404690:	str	x0, [sp, #8]
  404694:	ldr	x0, [sp, #8]
  404698:	ldr	x0, [x0]
  40469c:	cmp	x0, #0x0
  4046a0:	cset	w0, eq  // eq = none
  4046a4:	and	w0, w0, #0xff
  4046a8:	add	sp, sp, #0x10
  4046ac:	ret
  4046b0:	sub	sp, sp, #0x10
  4046b4:	str	x0, [sp, #8]
  4046b8:	str	x1, [sp]
  4046bc:	ldr	x0, [sp]
  4046c0:	str	xzr, [x0, #24]
  4046c4:	ldr	x0, [sp, #8]
  4046c8:	ldr	x0, [x0]
  4046cc:	cmp	x0, #0x0
  4046d0:	b.ne	4046f4 <ferror@plt+0x2a24>  // b.any
  4046d4:	ldr	x0, [sp, #8]
  4046d8:	ldr	x1, [sp]
  4046dc:	str	x1, [x0, #8]
  4046e0:	ldr	x0, [sp, #8]
  4046e4:	ldr	x1, [x0, #8]
  4046e8:	ldr	x0, [sp, #8]
  4046ec:	str	x1, [x0]
  4046f0:	b	404710 <ferror@plt+0x2a40>
  4046f4:	ldr	x0, [sp, #8]
  4046f8:	ldr	x0, [x0, #8]
  4046fc:	ldr	x1, [sp]
  404700:	str	x1, [x0, #24]
  404704:	ldr	x0, [sp, #8]
  404708:	ldr	x1, [sp]
  40470c:	str	x1, [x0, #8]
  404710:	mov	w0, #0x0                   	// #0
  404714:	add	sp, sp, #0x10
  404718:	ret
  40471c:	stp	x29, x30, [sp, #-48]!
  404720:	mov	x29, sp
  404724:	str	x0, [sp, #24]
  404728:	str	w1, [sp, #20]
  40472c:	str	w2, [sp, #16]
  404730:	bl	404580 <ferror@plt+0x28b0>
  404734:	str	x0, [sp, #40]
  404738:	ldr	x0, [sp, #40]
  40473c:	cmp	x0, #0x0
  404740:	b.ne	40474c <ferror@plt+0x2a7c>  // b.any
  404744:	mov	w0, #0xffffffff            	// #-1
  404748:	b	40478c <ferror@plt+0x2abc>
  40474c:	ldr	x0, [sp, #40]
  404750:	ldr	w1, [sp, #20]
  404754:	str	w1, [x0]
  404758:	ldr	x0, [sp, #40]
  40475c:	ldr	w1, [sp, #16]
  404760:	str	w1, [x0, #4]
  404764:	ldr	x1, [sp, #40]
  404768:	ldr	x0, [sp, #24]
  40476c:	bl	4046b0 <ferror@plt+0x29e0>
  404770:	cmp	w0, #0x0
  404774:	b.eq	404788 <ferror@plt+0x2ab8>  // b.none
  404778:	ldr	x0, [sp, #40]
  40477c:	bl	4045bc <ferror@plt+0x28ec>
  404780:	mov	w0, #0xffffffff            	// #-1
  404784:	b	40478c <ferror@plt+0x2abc>
  404788:	mov	w0, #0x0                   	// #0
  40478c:	ldp	x29, x30, [sp], #48
  404790:	ret
  404794:	sub	sp, sp, #0x20
  404798:	str	x0, [sp, #24]
  40479c:	str	w1, [sp, #20]
  4047a0:	str	x2, [sp, #8]
  4047a4:	ldr	w0, [sp, #20]
  4047a8:	cmp	w0, #0x0
  4047ac:	b.ne	4047ec <ferror@plt+0x2b1c>  // b.any
  4047b0:	ldr	x0, [sp, #24]
  4047b4:	ldr	x0, [x0]
  4047b8:	cmp	x0, #0x0
  4047bc:	b.ne	4047c8 <ferror@plt+0x2af8>  // b.any
  4047c0:	mov	w0, #0x0                   	// #0
  4047c4:	b	404854 <ferror@plt+0x2b84>
  4047c8:	ldr	x0, [sp, #8]
  4047cc:	cmp	x0, #0x0
  4047d0:	b.eq	4047e4 <ferror@plt+0x2b14>  // b.none
  4047d4:	ldr	x0, [sp, #24]
  4047d8:	ldr	x1, [x0]
  4047dc:	ldr	x0, [sp, #8]
  4047e0:	str	x1, [x0]
  4047e4:	mov	w0, #0x1                   	// #1
  4047e8:	b	404854 <ferror@plt+0x2b84>
  4047ec:	ldr	w0, [sp, #20]
  4047f0:	cmp	w0, #0x1
  4047f4:	b.ne	404850 <ferror@plt+0x2b80>  // b.any
  4047f8:	ldr	x0, [sp, #8]
  4047fc:	cmp	x0, #0x0
  404800:	b.ne	40480c <ferror@plt+0x2b3c>  // b.any
  404804:	mov	w0, #0xffffffff            	// #-1
  404808:	b	404854 <ferror@plt+0x2b84>
  40480c:	ldr	x0, [sp, #8]
  404810:	ldr	x0, [x0]
  404814:	cmp	x0, #0x0
  404818:	b.eq	404848 <ferror@plt+0x2b78>  // b.none
  40481c:	ldr	x0, [sp, #8]
  404820:	ldr	x0, [x0]
  404824:	ldr	x1, [x0, #24]
  404828:	ldr	x0, [sp, #8]
  40482c:	str	x1, [x0]
  404830:	ldr	x0, [sp, #8]
  404834:	ldr	x0, [x0]
  404838:	cmp	x0, #0x0
  40483c:	cset	w0, ne  // ne = any
  404840:	and	w0, w0, #0xff
  404844:	b	404854 <ferror@plt+0x2b84>
  404848:	mov	w0, #0x0                   	// #0
  40484c:	b	404854 <ferror@plt+0x2b84>
  404850:	mov	w0, #0xffffffff            	// #-1
  404854:	add	sp, sp, #0x20
  404858:	ret
  40485c:	stp	x29, x30, [sp, #-48]!
  404860:	mov	x29, sp
  404864:	str	x0, [sp, #24]
  404868:	str	x1, [sp, #16]
  40486c:	ldr	x0, [sp, #24]
  404870:	ldr	x0, [x0]
  404874:	str	x0, [sp, #40]
  404878:	ldr	x0, [sp, #24]
  40487c:	ldr	x0, [x0]
  404880:	ldr	x1, [sp, #16]
  404884:	cmp	x1, x0
  404888:	b.ne	4048bc <ferror@plt+0x2bec>  // b.any
  40488c:	ldr	x0, [sp, #24]
  404890:	ldr	x0, [x0]
  404894:	ldr	x1, [x0, #24]
  404898:	ldr	x0, [sp, #24]
  40489c:	str	x1, [x0]
  4048a0:	ldr	x0, [sp, #16]
  4048a4:	bl	4045bc <ferror@plt+0x28ec>
  4048a8:	mov	w0, #0x0                   	// #0
  4048ac:	b	40492c <ferror@plt+0x2c5c>
  4048b0:	ldr	x0, [sp, #40]
  4048b4:	ldr	x0, [x0, #24]
  4048b8:	str	x0, [sp, #40]
  4048bc:	ldr	x0, [sp, #40]
  4048c0:	cmp	x0, #0x0
  4048c4:	b.eq	4048dc <ferror@plt+0x2c0c>  // b.none
  4048c8:	ldr	x0, [sp, #40]
  4048cc:	ldr	x0, [x0, #24]
  4048d0:	ldr	x1, [sp, #16]
  4048d4:	cmp	x1, x0
  4048d8:	b.ne	4048b0 <ferror@plt+0x2be0>  // b.any
  4048dc:	ldr	x0, [sp, #40]
  4048e0:	cmp	x0, #0x0
  4048e4:	b.ne	4048f0 <ferror@plt+0x2c20>  // b.any
  4048e8:	mov	w0, #0xffffffff            	// #-1
  4048ec:	b	40492c <ferror@plt+0x2c5c>
  4048f0:	ldr	x0, [sp, #24]
  4048f4:	ldr	x0, [x0, #8]
  4048f8:	ldr	x1, [sp, #16]
  4048fc:	cmp	x1, x0
  404900:	b.ne	404910 <ferror@plt+0x2c40>  // b.any
  404904:	ldr	x0, [sp, #24]
  404908:	ldr	x1, [sp, #40]
  40490c:	str	x1, [x0, #8]
  404910:	ldr	x0, [sp, #16]
  404914:	ldr	x1, [x0, #24]
  404918:	ldr	x0, [sp, #40]
  40491c:	str	x1, [x0, #24]
  404920:	ldr	x0, [sp, #16]
  404924:	bl	4045bc <ferror@plt+0x28ec>
  404928:	mov	w0, #0x0                   	// #0
  40492c:	ldp	x29, x30, [sp], #48
  404930:	ret
  404934:	stp	x29, x30, [sp, #-64]!
  404938:	mov	x29, sp
  40493c:	stp	x19, x20, [sp, #16]
  404940:	str	x0, [sp, #40]
  404944:	str	x1, [sp, #32]
  404948:	ldr	x1, [sp, #32]
  40494c:	ldr	x0, [sp, #40]
  404950:	bl	406028 <ferror@plt+0x4358>
  404954:	str	x0, [sp, #56]
  404958:	ldr	x0, [sp, #56]
  40495c:	cmp	x0, #0x0
  404960:	b.ne	4049a8 <ferror@plt+0x2cd8>  // b.any
  404964:	adrp	x0, 419000 <ferror@plt+0x17330>
  404968:	add	x0, x0, #0x4f0
  40496c:	ldr	x19, [x0]
  404970:	adrp	x0, 419000 <ferror@plt+0x17330>
  404974:	add	x0, x0, #0x550
  404978:	ldr	x20, [x0]
  40497c:	bl	401c30 <__errno_location@plt>
  404980:	ldr	w0, [x0]
  404984:	bl	401a90 <strerror@plt>
  404988:	mov	x3, x0
  40498c:	mov	x2, x20
  404990:	adrp	x0, 406000 <ferror@plt+0x4330>
  404994:	add	x1, x0, #0xfe0
  404998:	mov	x0, x19
  40499c:	bl	401c90 <fprintf@plt>
  4049a0:	mov	w0, #0x1                   	// #1
  4049a4:	bl	401890 <exit@plt>
  4049a8:	ldr	x0, [sp, #56]
  4049ac:	ldp	x19, x20, [sp, #16]
  4049b0:	ldp	x29, x30, [sp], #64
  4049b4:	ret
  4049b8:	sub	sp, sp, #0x10
  4049bc:	str	x0, [sp, #8]
  4049c0:	str	w1, [sp, #4]
  4049c4:	b	4049f0 <ferror@plt+0x2d20>
  4049c8:	ldr	x0, [sp, #8]
  4049cc:	ldr	w0, [x0, #4]
  4049d0:	ldr	w1, [sp, #4]
  4049d4:	cmp	w1, w0
  4049d8:	b.ne	4049e4 <ferror@plt+0x2d14>  // b.any
  4049dc:	mov	w0, #0x1                   	// #1
  4049e0:	b	404a00 <ferror@plt+0x2d30>
  4049e4:	ldr	x0, [sp, #8]
  4049e8:	ldr	x0, [x0, #24]
  4049ec:	str	x0, [sp, #8]
  4049f0:	ldr	x0, [sp, #8]
  4049f4:	cmp	x0, #0x0
  4049f8:	b.ne	4049c8 <ferror@plt+0x2cf8>  // b.any
  4049fc:	mov	w0, #0x0                   	// #0
  404a00:	add	sp, sp, #0x10
  404a04:	ret
  404a08:	stp	x29, x30, [sp, #-272]!
  404a0c:	mov	x29, sp
  404a10:	stp	x19, x20, [sp, #16]
  404a14:	stp	x21, x22, [sp, #32]
  404a18:	str	x0, [sp, #56]
  404a1c:	str	x1, [sp, #48]
  404a20:	stp	xzr, xzr, [sp, #80]
  404a24:	str	wzr, [sp, #76]
  404a28:	str	wzr, [sp, #264]
  404a2c:	str	wzr, [sp, #260]
  404a30:	add	x0, sp, #0x70
  404a34:	mov	x2, #0x80                  	// #128
  404a38:	mov	w1, #0x0                   	// #0
  404a3c:	bl	4019d0 <memset@plt>
  404a40:	ldr	w0, [sp, #76]
  404a44:	str	w0, [sp, #256]
  404a48:	add	x4, sp, #0x64
  404a4c:	add	x3, sp, #0x68
  404a50:	add	x2, sp, #0x6c
  404a54:	add	x1, sp, #0xf0
  404a58:	add	x0, sp, #0x4c
  404a5c:	mov	x5, x4
  404a60:	mov	x4, x3
  404a64:	mov	x3, x2
  404a68:	mov	x2, x1
  404a6c:	mov	x1, x0
  404a70:	ldr	x0, [sp, #56]
  404a74:	bl	403d20 <ferror@plt+0x2050>
  404a78:	str	w0, [sp, #268]
  404a7c:	ldr	w0, [sp, #268]
  404a80:	cmp	w0, #0x0
  404a84:	b.ge	404a98 <ferror@plt+0x2dc8>  // b.tcont
  404a88:	ldr	w0, [sp, #268]
  404a8c:	neg	w0, w0
  404a90:	str	w0, [sp, #268]
  404a94:	b	404fb0 <ferror@plt+0x32e0>
  404a98:	ldr	w0, [sp, #268]
  404a9c:	cmp	w0, #0x0
  404aa0:	b.ne	404aac <ferror@plt+0x2ddc>  // b.any
  404aa4:	ldr	w0, [sp, #264]
  404aa8:	b	40500c <ferror@plt+0x333c>
  404aac:	ldr	x0, [sp, #240]
  404ab0:	cmp	x0, #0x0
  404ab4:	b.ne	404b5c <ferror@plt+0x2e8c>  // b.any
  404ab8:	ldr	x0, [sp, #48]
  404abc:	cmp	x0, #0x0
  404ac0:	b.eq	404b18 <ferror@plt+0x2e48>  // b.none
  404ac4:	adrp	x0, 419000 <ferror@plt+0x17330>
  404ac8:	add	x0, x0, #0x4f0
  404acc:	ldr	x19, [x0]
  404ad0:	adrp	x0, 406000 <ferror@plt+0x4330>
  404ad4:	add	x0, x0, #0xfe8
  404ad8:	bl	401c80 <gettext@plt>
  404adc:	mov	x21, x0
  404ae0:	adrp	x0, 419000 <ferror@plt+0x17330>
  404ae4:	add	x0, x0, #0x550
  404ae8:	ldr	x20, [x0]
  404aec:	adrp	x0, 407000 <ferror@plt+0x5330>
  404af0:	add	x1, x0, #0x18
  404af4:	ldr	x0, [sp, #48]
  404af8:	bl	404934 <ferror@plt+0x2c64>
  404afc:	ldr	w4, [sp, #256]
  404b00:	mov	x3, x0
  404b04:	mov	x2, x20
  404b08:	mov	x1, x21
  404b0c:	mov	x0, x19
  404b10:	bl	401c90 <fprintf@plt>
  404b14:	b	404b50 <ferror@plt+0x2e80>
  404b18:	adrp	x0, 419000 <ferror@plt+0x17330>
  404b1c:	add	x0, x0, #0x4f0
  404b20:	ldr	x19, [x0]
  404b24:	adrp	x0, 407000 <ferror@plt+0x5330>
  404b28:	add	x0, x0, #0x20
  404b2c:	bl	401c80 <gettext@plt>
  404b30:	mov	x1, x0
  404b34:	adrp	x0, 419000 <ferror@plt+0x17330>
  404b38:	add	x0, x0, #0x550
  404b3c:	ldr	x0, [x0]
  404b40:	ldr	w3, [sp, #256]
  404b44:	mov	x2, x0
  404b48:	mov	x0, x19
  404b4c:	bl	401c90 <fprintf@plt>
  404b50:	mov	w0, #0x1                   	// #1
  404b54:	str	w0, [sp, #264]
  404b58:	b	404f60 <ferror@plt+0x3290>
  404b5c:	bl	4045dc <ferror@plt+0x290c>
  404b60:	str	x0, [sp, #80]
  404b64:	ldr	x0, [sp, #80]
  404b68:	cmp	x0, #0x0
  404b6c:	b.eq	404f98 <ferror@plt+0x32c8>  // b.none
  404b70:	ldr	x0, [sp, #80]
  404b74:	mov	w2, #0x8000                	// #32768
  404b78:	mov	w1, #0x5                   	// #5
  404b7c:	bl	40471c <ferror@plt+0x2a4c>
  404b80:	cmp	w0, #0x0
  404b84:	b.ne	404fa0 <ferror@plt+0x32d0>  // b.any
  404b88:	ldr	x0, [sp, #80]
  404b8c:	mov	w2, #0x4000                	// #16384
  404b90:	mov	w1, #0x5                   	// #5
  404b94:	bl	40471c <ferror@plt+0x2a4c>
  404b98:	cmp	w0, #0x0
  404b9c:	b.ne	404fa0 <ferror@plt+0x32d0>  // b.any
  404ba0:	ldr	x0, [sp, #80]
  404ba4:	add	x1, sp, #0x4c
  404ba8:	mov	x5, #0x0                   	// #0
  404bac:	mov	x4, x1
  404bb0:	mov	w3, #0x31                  	// #49
  404bb4:	mov	w2, #0x0                   	// #0
  404bb8:	mov	x1, x0
  404bbc:	ldr	x0, [sp, #56]
  404bc0:	bl	404354 <ferror@plt+0x2684>
  404bc4:	str	w0, [sp, #268]
  404bc8:	ldr	w0, [sp, #268]
  404bcc:	cmp	w0, #0x0
  404bd0:	b.eq	404c4c <ferror@plt+0x2f7c>  // b.none
  404bd4:	adrp	x0, 419000 <ferror@plt+0x17330>
  404bd8:	add	x0, x0, #0x4f0
  404bdc:	ldr	x19, [x0]
  404be0:	adrp	x0, 407000 <ferror@plt+0x5330>
  404be4:	add	x0, x0, #0x60
  404be8:	bl	401c80 <gettext@plt>
  404bec:	mov	x21, x0
  404bf0:	adrp	x0, 419000 <ferror@plt+0x17330>
  404bf4:	add	x0, x0, #0x550
  404bf8:	ldr	x20, [x0]
  404bfc:	adrp	x0, 407000 <ferror@plt+0x5330>
  404c00:	add	x1, x0, #0x18
  404c04:	ldr	x0, [sp, #48]
  404c08:	bl	404934 <ferror@plt+0x2c64>
  404c0c:	mov	x22, x0
  404c10:	bl	401c30 <__errno_location@plt>
  404c14:	ldr	w0, [x0]
  404c18:	bl	401a90 <strerror@plt>
  404c1c:	mov	x1, x0
  404c20:	ldr	w0, [sp, #76]
  404c24:	mov	w5, w0
  404c28:	mov	x4, x1
  404c2c:	mov	x3, x22
  404c30:	mov	x2, x20
  404c34:	mov	x1, x21
  404c38:	mov	x0, x19
  404c3c:	bl	401c90 <fprintf@plt>
  404c40:	mov	w0, #0x1                   	// #1
  404c44:	str	w0, [sp, #264]
  404c48:	b	404f60 <ferror@plt+0x3290>
  404c4c:	ldr	x0, [sp, #240]
  404c50:	add	x1, sp, #0x70
  404c54:	bl	406db8 <ferror@plt+0x50e8>
  404c58:	str	w0, [sp, #268]
  404c5c:	adrp	x0, 419000 <ferror@plt+0x17330>
  404c60:	add	x0, x0, #0x578
  404c64:	ldr	w0, [x0]
  404c68:	cmp	w0, #0x0
  404c6c:	b.eq	404cdc <ferror@plt+0x300c>  // b.none
  404c70:	ldr	w0, [sp, #268]
  404c74:	cmp	w0, #0x0
  404c78:	b.eq	404cdc <ferror@plt+0x300c>  // b.none
  404c7c:	adrp	x0, 419000 <ferror@plt+0x17330>
  404c80:	add	x0, x0, #0x4f0
  404c84:	ldr	x19, [x0]
  404c88:	adrp	x0, 419000 <ferror@plt+0x17330>
  404c8c:	add	x0, x0, #0x550
  404c90:	ldr	x20, [x0]
  404c94:	ldr	x2, [sp, #240]
  404c98:	adrp	x0, 407000 <ferror@plt+0x5330>
  404c9c:	add	x1, x0, #0x18
  404ca0:	mov	x0, x2
  404ca4:	bl	404934 <ferror@plt+0x2c64>
  404ca8:	mov	x21, x0
  404cac:	bl	401c30 <__errno_location@plt>
  404cb0:	ldr	w0, [x0]
  404cb4:	bl	401a90 <strerror@plt>
  404cb8:	mov	x4, x0
  404cbc:	mov	x3, x21
  404cc0:	mov	x2, x20
  404cc4:	adrp	x0, 407000 <ferror@plt+0x5330>
  404cc8:	add	x1, x0, #0x78
  404ccc:	mov	x0, x19
  404cd0:	bl	401c90 <fprintf@plt>
  404cd4:	mov	w0, #0x1                   	// #1
  404cd8:	str	w0, [sp, #264]
  404cdc:	str	wzr, [sp, #88]
  404ce0:	ldr	x0, [sp, #240]
  404ce4:	add	x2, sp, #0x50
  404ce8:	add	x1, sp, #0x70
  404cec:	mov	x3, x2
  404cf0:	mov	w2, #0x0                   	// #0
  404cf4:	bl	402430 <ferror@plt+0x760>
  404cf8:	str	w0, [sp, #268]
  404cfc:	ldr	w0, [sp, #268]
  404d00:	cmp	w0, #0x0
  404d04:	b.eq	404d14 <ferror@plt+0x3044>  // b.none
  404d08:	mov	w0, #0x1                   	// #1
  404d0c:	str	w0, [sp, #264]
  404d10:	b	404f2c <ferror@plt+0x325c>
  404d14:	ldr	w0, [sp, #108]
  404d18:	cmn	w0, #0x1
  404d1c:	b.eq	404d3c <ferror@plt+0x306c>  // b.none
  404d20:	ldr	w1, [sp, #136]
  404d24:	ldr	w0, [sp, #108]
  404d28:	cmp	w1, w0
  404d2c:	b.eq	404d3c <ferror@plt+0x306c>  // b.none
  404d30:	ldr	w0, [sp, #108]
  404d34:	str	w0, [sp, #136]
  404d38:	b	404d44 <ferror@plt+0x3074>
  404d3c:	mov	w0, #0xffffffff            	// #-1
  404d40:	str	w0, [sp, #136]
  404d44:	ldr	w0, [sp, #104]
  404d48:	cmn	w0, #0x1
  404d4c:	b.eq	404d6c <ferror@plt+0x309c>  // b.none
  404d50:	ldr	w1, [sp, #140]
  404d54:	ldr	w0, [sp, #104]
  404d58:	cmp	w1, w0
  404d5c:	b.eq	404d6c <ferror@plt+0x309c>  // b.none
  404d60:	ldr	w0, [sp, #104]
  404d64:	str	w0, [sp, #140]
  404d68:	b	404d74 <ferror@plt+0x30a4>
  404d6c:	mov	w0, #0xffffffff            	// #-1
  404d70:	str	w0, [sp, #140]
  404d74:	adrp	x0, 419000 <ferror@plt+0x17330>
  404d78:	add	x0, x0, #0x578
  404d7c:	ldr	w0, [x0]
  404d80:	cmp	w0, #0x0
  404d84:	b.ne	404e44 <ferror@plt+0x3174>  // b.any
  404d88:	ldr	w0, [sp, #136]
  404d8c:	cmn	w0, #0x1
  404d90:	b.ne	404da0 <ferror@plt+0x30d0>  // b.any
  404d94:	ldr	w0, [sp, #140]
  404d98:	cmn	w0, #0x1
  404d9c:	b.eq	404e44 <ferror@plt+0x3174>  // b.none
  404da0:	ldr	x0, [sp, #240]
  404da4:	ldr	w1, [sp, #136]
  404da8:	ldr	w2, [sp, #140]
  404dac:	bl	401c60 <chown@plt>
  404db0:	cmp	w0, #0x0
  404db4:	b.eq	404e24 <ferror@plt+0x3154>  // b.none
  404db8:	adrp	x0, 419000 <ferror@plt+0x17330>
  404dbc:	add	x0, x0, #0x4f0
  404dc0:	ldr	x19, [x0]
  404dc4:	adrp	x0, 407000 <ferror@plt+0x5330>
  404dc8:	add	x0, x0, #0x88
  404dcc:	bl	401c80 <gettext@plt>
  404dd0:	mov	x21, x0
  404dd4:	adrp	x0, 419000 <ferror@plt+0x17330>
  404dd8:	add	x0, x0, #0x550
  404ddc:	ldr	x20, [x0]
  404de0:	ldr	x2, [sp, #240]
  404de4:	adrp	x0, 407000 <ferror@plt+0x5330>
  404de8:	add	x1, x0, #0x18
  404dec:	mov	x0, x2
  404df0:	bl	404934 <ferror@plt+0x2c64>
  404df4:	mov	x22, x0
  404df8:	bl	401c30 <__errno_location@plt>
  404dfc:	ldr	w0, [x0]
  404e00:	bl	401a90 <strerror@plt>
  404e04:	mov	x4, x0
  404e08:	mov	x3, x22
  404e0c:	mov	x2, x20
  404e10:	mov	x1, x21
  404e14:	mov	x0, x19
  404e18:	bl	401c90 <fprintf@plt>
  404e1c:	mov	w0, #0x1                   	// #1
  404e20:	str	w0, [sp, #264]
  404e24:	ldr	w1, [sp, #128]
  404e28:	ldr	w0, [sp, #100]
  404e2c:	and	w0, w1, w0
  404e30:	and	w0, w0, #0xc00
  404e34:	cmp	w0, #0x0
  404e38:	b.eq	404e44 <ferror@plt+0x3174>  // b.none
  404e3c:	mov	w0, #0x1                   	// #1
  404e40:	str	w0, [sp, #260]
  404e44:	mov	w0, #0xe00                 	// #3584
  404e48:	str	w0, [sp, #252]
  404e4c:	ldr	w0, [sp, #260]
  404e50:	cmp	w0, #0x0
  404e54:	b.ne	404e74 <ferror@plt+0x31a4>  // b.any
  404e58:	ldr	w1, [sp, #128]
  404e5c:	ldr	w0, [sp, #100]
  404e60:	eor	w1, w1, w0
  404e64:	ldr	w0, [sp, #252]
  404e68:	and	w0, w1, w0
  404e6c:	cmp	w0, #0x0
  404e70:	b.eq	404f28 <ferror@plt+0x3258>  // b.none
  404e74:	ldr	w0, [sp, #88]
  404e78:	cmp	w0, #0x0
  404e7c:	b.ne	404e88 <ferror@plt+0x31b8>  // b.any
  404e80:	ldr	w0, [sp, #128]
  404e84:	str	w0, [sp, #88]
  404e88:	ldr	w0, [sp, #88]
  404e8c:	and	w0, w0, #0x1ff
  404e90:	str	w0, [sp, #88]
  404e94:	ldr	x2, [sp, #240]
  404e98:	ldr	w1, [sp, #88]
  404e9c:	ldr	w0, [sp, #100]
  404ea0:	orr	w0, w1, w0
  404ea4:	mov	w1, w0
  404ea8:	mov	x0, x2
  404eac:	bl	401960 <chmod@plt>
  404eb0:	cmp	w0, #0x0
  404eb4:	b.eq	404f28 <ferror@plt+0x3258>  // b.none
  404eb8:	adrp	x0, 419000 <ferror@plt+0x17330>
  404ebc:	add	x0, x0, #0x4f0
  404ec0:	ldr	x19, [x0]
  404ec4:	adrp	x0, 407000 <ferror@plt+0x5330>
  404ec8:	add	x0, x0, #0xb0
  404ecc:	bl	401c80 <gettext@plt>
  404ed0:	mov	x21, x0
  404ed4:	adrp	x0, 419000 <ferror@plt+0x17330>
  404ed8:	add	x0, x0, #0x550
  404edc:	ldr	x20, [x0]
  404ee0:	ldr	x2, [sp, #240]
  404ee4:	adrp	x0, 407000 <ferror@plt+0x5330>
  404ee8:	add	x1, x0, #0x18
  404eec:	mov	x0, x2
  404ef0:	bl	404934 <ferror@plt+0x2c64>
  404ef4:	mov	x22, x0
  404ef8:	bl	401c30 <__errno_location@plt>
  404efc:	ldr	w0, [x0]
  404f00:	bl	401a90 <strerror@plt>
  404f04:	mov	x4, x0
  404f08:	mov	x3, x22
  404f0c:	mov	x2, x20
  404f10:	mov	x1, x21
  404f14:	mov	x0, x19
  404f18:	bl	401c90 <fprintf@plt>
  404f1c:	mov	w0, #0x1                   	// #1
  404f20:	str	w0, [sp, #264]
  404f24:	b	404f2c <ferror@plt+0x325c>
  404f28:	nop
  404f2c:	ldr	x0, [sp, #240]
  404f30:	cmp	x0, #0x0
  404f34:	b.eq	404f44 <ferror@plt+0x3274>  // b.none
  404f38:	ldr	x0, [sp, #240]
  404f3c:	bl	401b50 <free@plt>
  404f40:	str	xzr, [sp, #240]
  404f44:	ldr	x0, [sp, #80]
  404f48:	cmp	x0, #0x0
  404f4c:	b.eq	404a40 <ferror@plt+0x2d70>  // b.none
  404f50:	ldr	x0, [sp, #80]
  404f54:	bl	404628 <ferror@plt+0x2958>
  404f58:	str	xzr, [sp, #80]
  404f5c:	b	404a40 <ferror@plt+0x2d70>
  404f60:	ldr	x0, [sp, #240]
  404f64:	cmp	x0, #0x0
  404f68:	b.eq	404f78 <ferror@plt+0x32a8>  // b.none
  404f6c:	ldr	x0, [sp, #240]
  404f70:	bl	401b50 <free@plt>
  404f74:	str	xzr, [sp, #240]
  404f78:	ldr	x0, [sp, #80]
  404f7c:	cmp	x0, #0x0
  404f80:	b.eq	404f90 <ferror@plt+0x32c0>  // b.none
  404f84:	ldr	x0, [sp, #80]
  404f88:	bl	404628 <ferror@plt+0x2958>
  404f8c:	str	xzr, [sp, #80]
  404f90:	ldr	w0, [sp, #264]
  404f94:	b	40500c <ferror@plt+0x333c>
  404f98:	nop
  404f9c:	b	404fa4 <ferror@plt+0x32d4>
  404fa0:	nop
  404fa4:	bl	401c30 <__errno_location@plt>
  404fa8:	ldr	w0, [x0]
  404fac:	str	w0, [sp, #268]
  404fb0:	adrp	x0, 419000 <ferror@plt+0x17330>
  404fb4:	add	x0, x0, #0x4f0
  404fb8:	ldr	x19, [x0]
  404fbc:	adrp	x0, 419000 <ferror@plt+0x17330>
  404fc0:	add	x0, x0, #0x550
  404fc4:	ldr	x20, [x0]
  404fc8:	adrp	x0, 407000 <ferror@plt+0x5330>
  404fcc:	add	x1, x0, #0x18
  404fd0:	ldr	x0, [sp, #48]
  404fd4:	bl	404934 <ferror@plt+0x2c64>
  404fd8:	mov	x21, x0
  404fdc:	ldr	w0, [sp, #268]
  404fe0:	bl	401a90 <strerror@plt>
  404fe4:	mov	x4, x0
  404fe8:	mov	x3, x21
  404fec:	mov	x2, x20
  404ff0:	adrp	x0, 407000 <ferror@plt+0x5330>
  404ff4:	add	x1, x0, #0x78
  404ff8:	mov	x0, x19
  404ffc:	bl	401c90 <fprintf@plt>
  405000:	mov	w0, #0x1                   	// #1
  405004:	str	w0, [sp, #264]
  405008:	b	404f60 <ferror@plt+0x3290>
  40500c:	ldp	x19, x20, [sp, #16]
  405010:	ldp	x21, x22, [sp, #32]
  405014:	ldp	x29, x30, [sp], #272
  405018:	ret
  40501c:	stp	x29, x30, [sp, #-16]!
  405020:	mov	x29, sp
  405024:	adrp	x0, 407000 <ferror@plt+0x5330>
  405028:	add	x0, x0, #0xd0
  40502c:	bl	401c80 <gettext@plt>
  405030:	mov	x3, x0
  405034:	adrp	x0, 419000 <ferror@plt+0x17330>
  405038:	add	x0, x0, #0x550
  40503c:	ldr	x1, [x0]
  405040:	adrp	x0, 407000 <ferror@plt+0x5330>
  405044:	add	x2, x0, #0xf8
  405048:	mov	x0, x3
  40504c:	bl	401c20 <printf@plt>
  405050:	adrp	x0, 407000 <ferror@plt+0x5330>
  405054:	add	x0, x0, #0x100
  405058:	bl	401c80 <gettext@plt>
  40505c:	mov	x3, x0
  405060:	adrp	x0, 419000 <ferror@plt+0x17330>
  405064:	add	x0, x0, #0x550
  405068:	ldr	x1, [x0]
  40506c:	adrp	x0, 419000 <ferror@plt+0x17330>
  405070:	add	x0, x0, #0x558
  405074:	ldr	x0, [x0]
  405078:	mov	x2, x0
  40507c:	mov	x0, x3
  405080:	bl	401c20 <printf@plt>
  405084:	adrp	x0, 407000 <ferror@plt+0x5330>
  405088:	add	x0, x0, #0x110
  40508c:	bl	401c80 <gettext@plt>
  405090:	bl	401c20 <printf@plt>
  405094:	adrp	x0, 419000 <ferror@plt+0x17330>
  405098:	add	x0, x0, #0x564
  40509c:	ldr	w0, [x0]
  4050a0:	cmp	w0, #0x0
  4050a4:	b.ne	4050b8 <ferror@plt+0x33e8>  // b.any
  4050a8:	adrp	x0, 407000 <ferror@plt+0x5330>
  4050ac:	add	x0, x0, #0x280
  4050b0:	bl	401c80 <gettext@plt>
  4050b4:	bl	401c20 <printf@plt>
  4050b8:	adrp	x0, 407000 <ferror@plt+0x5330>
  4050bc:	add	x0, x0, #0x350
  4050c0:	bl	401c80 <gettext@plt>
  4050c4:	bl	401c20 <printf@plt>
  4050c8:	adrp	x0, 419000 <ferror@plt+0x17330>
  4050cc:	add	x0, x0, #0x564
  4050d0:	ldr	w0, [x0]
  4050d4:	cmp	w0, #0x0
  4050d8:	b.ne	4050ec <ferror@plt+0x341c>  // b.any
  4050dc:	adrp	x0, 407000 <ferror@plt+0x5330>
  4050e0:	add	x0, x0, #0x3d8
  4050e4:	bl	401c80 <gettext@plt>
  4050e8:	bl	401c20 <printf@plt>
  4050ec:	adrp	x0, 407000 <ferror@plt+0x5330>
  4050f0:	add	x0, x0, #0x510
  4050f4:	bl	401c80 <gettext@plt>
  4050f8:	bl	401c20 <printf@plt>
  4050fc:	nop
  405100:	ldp	x29, x30, [sp], #16
  405104:	ret
  405108:	stp	x29, x30, [sp, #-96]!
  40510c:	mov	x29, sp
  405110:	stp	x19, x20, [sp, #16]
  405114:	str	x21, [sp, #32]
  405118:	str	x0, [sp, #56]
  40511c:	str	x1, [sp, #48]
  405120:	str	wzr, [sp, #92]
  405124:	ldr	x0, [sp, #48]
  405128:	str	x0, [sp, #64]
  40512c:	adrp	x0, 407000 <ferror@plt+0x5330>
  405130:	add	x1, x0, #0x570
  405134:	ldr	x0, [sp, #56]
  405138:	bl	401b10 <strcmp@plt>
  40513c:	cmp	w0, #0x0
  405140:	b.ne	405200 <ferror@plt+0x3530>  // b.any
  405144:	b	405174 <ferror@plt+0x34a4>
  405148:	adrp	x0, 419000 <ferror@plt+0x17330>
  40514c:	add	x0, x0, #0x4b0
  405150:	ldr	w1, [x0]
  405154:	add	x0, sp, #0x40
  405158:	mov	x4, x0
  40515c:	adrp	x0, 402000 <ferror@plt+0x330>
  405160:	add	x3, x0, #0x430
  405164:	mov	w2, #0x0                   	// #0
  405168:	ldr	x0, [sp, #80]
  40516c:	bl	406ba8 <ferror@plt+0x4ed8>
  405170:	str	w0, [sp, #92]
  405174:	adrp	x0, 419000 <ferror@plt+0x17330>
  405178:	add	x0, x0, #0x510
  40517c:	ldr	x0, [x0]
  405180:	bl	405e64 <ferror@plt+0x4194>
  405184:	str	x0, [sp, #80]
  405188:	ldr	x0, [sp, #80]
  40518c:	cmp	x0, #0x0
  405190:	b.ne	405148 <ferror@plt+0x3478>  // b.any
  405194:	adrp	x0, 419000 <ferror@plt+0x17330>
  405198:	add	x0, x0, #0x510
  40519c:	ldr	x0, [x0]
  4051a0:	bl	401ae0 <feof@plt>
  4051a4:	cmp	w0, #0x0
  4051a8:	b.ne	40522c <ferror@plt+0x355c>  // b.any
  4051ac:	adrp	x0, 419000 <ferror@plt+0x17330>
  4051b0:	add	x0, x0, #0x4f0
  4051b4:	ldr	x19, [x0]
  4051b8:	adrp	x0, 407000 <ferror@plt+0x5330>
  4051bc:	add	x0, x0, #0x578
  4051c0:	bl	401c80 <gettext@plt>
  4051c4:	mov	x21, x0
  4051c8:	adrp	x0, 419000 <ferror@plt+0x17330>
  4051cc:	add	x0, x0, #0x550
  4051d0:	ldr	x20, [x0]
  4051d4:	bl	401c30 <__errno_location@plt>
  4051d8:	ldr	w0, [x0]
  4051dc:	bl	401a90 <strerror@plt>
  4051e0:	mov	x3, x0
  4051e4:	mov	x2, x20
  4051e8:	mov	x1, x21
  4051ec:	mov	x0, x19
  4051f0:	bl	401c90 <fprintf@plt>
  4051f4:	mov	w0, #0x1                   	// #1
  4051f8:	str	w0, [sp, #92]
  4051fc:	b	40522c <ferror@plt+0x355c>
  405200:	adrp	x0, 419000 <ferror@plt+0x17330>
  405204:	add	x0, x0, #0x4b0
  405208:	ldr	w1, [x0]
  40520c:	add	x0, sp, #0x40
  405210:	mov	x4, x0
  405214:	adrp	x0, 402000 <ferror@plt+0x330>
  405218:	add	x3, x0, #0x430
  40521c:	mov	w2, #0x0                   	// #0
  405220:	ldr	x0, [sp, #56]
  405224:	bl	406ba8 <ferror@plt+0x4ed8>
  405228:	str	w0, [sp, #92]
  40522c:	ldr	w0, [sp, #92]
  405230:	cmp	w0, #0x0
  405234:	cset	w0, ne  // ne = any
  405238:	and	w0, w0, #0xff
  40523c:	ldp	x19, x20, [sp, #16]
  405240:	ldr	x21, [sp, #32]
  405244:	ldp	x29, x30, [sp], #96
  405248:	ret
  40524c:	stp	x29, x30, [sp, #-144]!
  405250:	mov	x29, sp
  405254:	stp	x19, x20, [sp, #16]
  405258:	stp	x21, x22, [sp, #32]
  40525c:	str	x23, [sp, #48]
  405260:	str	w0, [sp, #76]
  405264:	str	x1, [sp, #64]
  405268:	str	wzr, [sp, #140]
  40526c:	str	wzr, [sp, #136]
  405270:	ldr	x0, [sp, #64]
  405274:	ldr	x0, [x0]
  405278:	bl	401a20 <__xpg_basename@plt>
  40527c:	mov	x1, x0
  405280:	adrp	x0, 419000 <ferror@plt+0x17330>
  405284:	add	x0, x0, #0x550
  405288:	str	x1, [x0]
  40528c:	adrp	x0, 407000 <ferror@plt+0x5330>
  405290:	add	x0, x0, #0x590
  405294:	bl	401c40 <getenv@plt>
  405298:	cmp	x0, #0x0
  40529c:	b.eq	4052b0 <ferror@plt+0x35e0>  // b.none
  4052a0:	adrp	x0, 419000 <ferror@plt+0x17330>
  4052a4:	add	x0, x0, #0x564
  4052a8:	mov	w1, #0x1                   	// #1
  4052ac:	str	w1, [x0]
  4052b0:	adrp	x0, 419000 <ferror@plt+0x17330>
  4052b4:	add	x0, x0, #0x564
  4052b8:	ldr	w0, [x0]
  4052bc:	cmp	w0, #0x0
  4052c0:	b.ne	4052f8 <ferror@plt+0x3628>  // b.any
  4052c4:	adrp	x0, 419000 <ferror@plt+0x17330>
  4052c8:	add	x0, x0, #0x570
  4052cc:	adrp	x1, 407000 <ferror@plt+0x5330>
  4052d0:	add	x1, x1, #0x5a0
  4052d4:	str	x1, [x0]
  4052d8:	adrp	x0, 407000 <ferror@plt+0x5330>
  4052dc:	add	x0, x0, #0x5b8
  4052e0:	bl	401c80 <gettext@plt>
  4052e4:	mov	x1, x0
  4052e8:	adrp	x0, 419000 <ferror@plt+0x17330>
  4052ec:	add	x0, x0, #0x558
  4052f0:	str	x1, [x0]
  4052f4:	b	405328 <ferror@plt+0x3658>
  4052f8:	adrp	x0, 419000 <ferror@plt+0x17330>
  4052fc:	add	x0, x0, #0x570
  405300:	adrp	x1, 407000 <ferror@plt+0x5330>
  405304:	add	x1, x1, #0x5e0
  405308:	str	x1, [x0]
  40530c:	adrp	x0, 407000 <ferror@plt+0x5330>
  405310:	add	x0, x0, #0x5f8
  405314:	bl	401c80 <gettext@plt>
  405318:	mov	x1, x0
  40531c:	adrp	x0, 419000 <ferror@plt+0x17330>
  405320:	add	x0, x0, #0x558
  405324:	str	x1, [x0]
  405328:	adrp	x0, 407000 <ferror@plt+0x5330>
  40532c:	add	x1, x0, #0x620
  405330:	mov	w0, #0x0                   	// #0
  405334:	bl	401cb0 <setlocale@plt>
  405338:	adrp	x0, 407000 <ferror@plt+0x5330>
  40533c:	add	x1, x0, #0x620
  405340:	mov	w0, #0x5                   	// #5
  405344:	bl	401cb0 <setlocale@plt>
  405348:	adrp	x0, 407000 <ferror@plt+0x5330>
  40534c:	add	x1, x0, #0x628
  405350:	adrp	x0, 407000 <ferror@plt+0x5330>
  405354:	add	x0, x0, #0x640
  405358:	bl	401990 <bindtextdomain@plt>
  40535c:	adrp	x0, 407000 <ferror@plt+0x5330>
  405360:	add	x0, x0, #0x640
  405364:	bl	401af0 <textdomain@plt>
  405368:	bl	4045dc <ferror@plt+0x290c>
  40536c:	str	x0, [sp, #120]
  405370:	ldr	x0, [sp, #120]
  405374:	cmp	x0, #0x0
  405378:	b.ne	405c8c <ferror@plt+0x3fbc>  // b.any
  40537c:	mov	w0, #0x1                   	// #1
  405380:	str	w0, [sp, #136]
  405384:	b	405df4 <ferror@plt+0x4124>
  405388:	str	xzr, [sp, #104]
  40538c:	str	xzr, [sp, #96]
  405390:	ldr	w0, [sp, #92]
  405394:	cmp	w0, #0x1
  405398:	b.eq	4053d4 <ferror@plt+0x3704>  // b.none
  40539c:	ldr	w0, [sp, #140]
  4053a0:	cmp	w0, #0x0
  4053a4:	b.eq	4053d4 <ferror@plt+0x3704>  // b.none
  4053a8:	ldr	x0, [sp, #120]
  4053ac:	bl	404628 <ferror@plt+0x2958>
  4053b0:	bl	4045dc <ferror@plt+0x290c>
  4053b4:	str	x0, [sp, #120]
  4053b8:	ldr	x0, [sp, #120]
  4053bc:	cmp	x0, #0x0
  4053c0:	b.ne	4053d0 <ferror@plt+0x3700>  // b.any
  4053c4:	mov	w0, #0x1                   	// #1
  4053c8:	str	w0, [sp, #136]
  4053cc:	b	405df4 <ferror@plt+0x4124>
  4053d0:	str	wzr, [sp, #140]
  4053d4:	ldr	w0, [sp, #92]
  4053d8:	sub	w0, w0, #0x1
  4053dc:	cmp	w0, #0x77
  4053e0:	b.hi	405d50 <ferror@plt+0x4080>  // b.pmore
  4053e4:	adrp	x1, 407000 <ferror@plt+0x5330>
  4053e8:	add	x1, x1, #0x718
  4053ec:	ldr	w0, [x1, w0, uxtw #2]
  4053f0:	adr	x1, 4053fc <ferror@plt+0x372c>
  4053f4:	add	x0, x1, w0, sxtw #2
  4053f8:	br	x0
  4053fc:	mov	w2, #0x8000                	// #32768
  405400:	mov	w1, #0x4                   	// #4
  405404:	ldr	x0, [sp, #120]
  405408:	bl	40471c <ferror@plt+0x2a4c>
  40540c:	cmp	w0, #0x0
  405410:	b.ne	40542c <ferror@plt+0x375c>  // b.any
  405414:	mov	w2, #0x4000                	// #16384
  405418:	mov	w1, #0x5                   	// #5
  40541c:	ldr	x0, [sp, #120]
  405420:	bl	40471c <ferror@plt+0x2a4c>
  405424:	cmp	w0, #0x0
  405428:	b.eq	405c08 <ferror@plt+0x3f38>  // b.none
  40542c:	mov	w0, #0x1                   	// #1
  405430:	str	w0, [sp, #136]
  405434:	b	405df4 <ferror@plt+0x4124>
  405438:	mov	w2, #0x4000                	// #16384
  40543c:	mov	w1, #0x5                   	// #5
  405440:	ldr	x0, [sp, #120]
  405444:	bl	40471c <ferror@plt+0x2a4c>
  405448:	cmp	w0, #0x0
  40544c:	b.eq	405c10 <ferror@plt+0x3f40>  // b.none
  405450:	mov	w0, #0x1                   	// #1
  405454:	str	w0, [sp, #136]
  405458:	b	405df4 <ferror@plt+0x4124>
  40545c:	adrp	x0, 419000 <ferror@plt+0x17330>
  405460:	add	x0, x0, #0x56c
  405464:	mov	w1, #0xffffffff            	// #-1
  405468:	str	w1, [x0]
  40546c:	b	405c2c <ferror@plt+0x3f5c>
  405470:	adrp	x0, 419000 <ferror@plt+0x17330>
  405474:	add	x0, x0, #0x56c
  405478:	mov	w1, #0x1                   	// #1
  40547c:	str	w1, [x0]
  405480:	b	405c2c <ferror@plt+0x3f5c>
  405484:	adrp	x0, 419000 <ferror@plt+0x17330>
  405488:	add	x0, x0, #0x560
  40548c:	mov	w1, #0x1                   	// #1
  405490:	str	w1, [x0]
  405494:	b	405c2c <ferror@plt+0x3f5c>
  405498:	mov	w2, #0x8000                	// #32768
  40549c:	mov	w1, #0x5                   	// #5
  4054a0:	ldr	x0, [sp, #120]
  4054a4:	bl	40471c <ferror@plt+0x2a4c>
  4054a8:	cmp	w0, #0x0
  4054ac:	b.eq	4054bc <ferror@plt+0x37ec>  // b.none
  4054b0:	mov	w0, #0x1                   	// #1
  4054b4:	str	w0, [sp, #136]
  4054b8:	b	405df4 <ferror@plt+0x4124>
  4054bc:	ldr	x0, [sp, #120]
  4054c0:	ldr	x0, [x0, #8]
  4054c4:	str	x0, [sp, #96]
  4054c8:	mov	w2, #0x4000                	// #16384
  4054cc:	mov	w1, #0x5                   	// #5
  4054d0:	ldr	x0, [sp, #120]
  4054d4:	bl	40471c <ferror@plt+0x2a4c>
  4054d8:	cmp	w0, #0x0
  4054dc:	b.eq	4054ec <ferror@plt+0x381c>  // b.none
  4054e0:	mov	w0, #0x1                   	// #1
  4054e4:	str	w0, [sp, #136]
  4054e8:	b	405df4 <ferror@plt+0x4124>
  4054ec:	ldr	x0, [sp, #120]
  4054f0:	ldr	x0, [x0, #8]
  4054f4:	str	x0, [sp, #104]
  4054f8:	str	wzr, [sp, #116]
  4054fc:	mov	w0, #0x1                   	// #1
  405500:	str	w0, [sp, #112]
  405504:	b	40554c <ferror@plt+0x387c>
  405508:	str	wzr, [sp, #116]
  40550c:	mov	w0, #0x1                   	// #1
  405510:	str	w0, [sp, #112]
  405514:	b	40554c <ferror@plt+0x387c>
  405518:	mov	w0, #0x3                   	// #3
  40551c:	str	w0, [sp, #116]
  405520:	adrp	x0, 419000 <ferror@plt+0x17330>
  405524:	add	x0, x0, #0x564
  405528:	ldr	w0, [x0]
  40552c:	cmp	w0, #0x0
  405530:	b.eq	405540 <ferror@plt+0x3870>  // b.none
  405534:	mov	w0, #0x3                   	// #3
  405538:	str	w0, [sp, #112]
  40553c:	b	405548 <ferror@plt+0x3878>
  405540:	mov	w0, #0x2                   	// #2
  405544:	str	w0, [sp, #112]
  405548:	nop
  40554c:	adrp	x0, 419000 <ferror@plt+0x17330>
  405550:	add	x0, x0, #0x564
  405554:	ldr	w0, [x0]
  405558:	cmp	w0, #0x0
  40555c:	b.ne	40556c <ferror@plt+0x389c>  // b.any
  405560:	ldr	w0, [sp, #112]
  405564:	orr	w0, w0, #0x20
  405568:	str	w0, [sp, #112]
  40556c:	adrp	x0, 419000 <ferror@plt+0x17330>
  405570:	add	x0, x0, #0x560
  405574:	ldr	w0, [x0]
  405578:	cmp	w0, #0x0
  40557c:	b.eq	40558c <ferror@plt+0x38bc>  // b.none
  405580:	ldr	w0, [sp, #112]
  405584:	orr	w0, w0, #0x40
  405588:	str	w0, [sp, #112]
  40558c:	adrp	x0, 419000 <ferror@plt+0x17330>
  405590:	add	x0, x0, #0x4f8
  405594:	ldr	x0, [x0]
  405598:	add	x1, sp, #0x54
  40559c:	ldr	w4, [sp, #112]
  4055a0:	ldr	w3, [sp, #116]
  4055a4:	mov	x2, x1
  4055a8:	mov	x1, x0
  4055ac:	ldr	x0, [sp, #120]
  4055b0:	bl	403bb0 <ferror@plt+0x1ee0>
  4055b4:	cmp	w0, #0x0
  4055b8:	b.eq	405c18 <ferror@plt+0x3f48>  // b.none
  4055bc:	ldr	w0, [sp, #84]
  4055c0:	cmp	w0, #0x0
  4055c4:	b.lt	4055e8 <ferror@plt+0x3918>  // b.tstop
  4055c8:	ldr	w0, [sp, #84]
  4055cc:	sxtw	x19, w0
  4055d0:	adrp	x0, 419000 <ferror@plt+0x17330>
  4055d4:	add	x0, x0, #0x4f8
  4055d8:	ldr	x0, [x0]
  4055dc:	bl	401880 <strlen@plt>
  4055e0:	cmp	x19, x0
  4055e4:	b.cc	405624 <ferror@plt+0x3954>  // b.lo, b.ul, b.last
  4055e8:	adrp	x0, 419000 <ferror@plt+0x17330>
  4055ec:	add	x0, x0, #0x4f0
  4055f0:	ldr	x19, [x0]
  4055f4:	adrp	x0, 407000 <ferror@plt+0x5330>
  4055f8:	add	x0, x0, #0x648
  4055fc:	bl	401c80 <gettext@plt>
  405600:	mov	x1, x0
  405604:	adrp	x0, 419000 <ferror@plt+0x17330>
  405608:	add	x0, x0, #0x550
  40560c:	ldr	x0, [x0]
  405610:	ldr	w3, [sp, #92]
  405614:	mov	x2, x0
  405618:	mov	x0, x19
  40561c:	bl	401c90 <fprintf@plt>
  405620:	b	405680 <ferror@plt+0x39b0>
  405624:	adrp	x0, 419000 <ferror@plt+0x17330>
  405628:	add	x0, x0, #0x4f0
  40562c:	ldr	x19, [x0]
  405630:	adrp	x0, 407000 <ferror@plt+0x5330>
  405634:	add	x0, x0, #0x668
  405638:	bl	401c80 <gettext@plt>
  40563c:	mov	x21, x0
  405640:	adrp	x0, 419000 <ferror@plt+0x17330>
  405644:	add	x0, x0, #0x550
  405648:	ldr	x20, [x0]
  40564c:	bl	401c30 <__errno_location@plt>
  405650:	ldr	w0, [x0]
  405654:	bl	401a90 <strerror@plt>
  405658:	mov	x1, x0
  40565c:	ldr	w0, [sp, #84]
  405660:	add	w0, w0, #0x1
  405664:	mov	w5, w0
  405668:	mov	x4, x1
  40566c:	ldr	w3, [sp, #92]
  405670:	mov	x2, x20
  405674:	mov	x1, x21
  405678:	mov	x0, x19
  40567c:	bl	401c90 <fprintf@plt>
  405680:	mov	w0, #0x2                   	// #2
  405684:	str	w0, [sp, #136]
  405688:	b	405e38 <ferror@plt+0x4168>
  40568c:	mov	w2, #0x8000                	// #32768
  405690:	mov	w1, #0x5                   	// #5
  405694:	ldr	x0, [sp, #120]
  405698:	bl	40471c <ferror@plt+0x2a4c>
  40569c:	cmp	w0, #0x0
  4056a0:	b.eq	4056b0 <ferror@plt+0x39e0>  // b.none
  4056a4:	mov	w0, #0x1                   	// #1
  4056a8:	str	w0, [sp, #136]
  4056ac:	b	405df4 <ferror@plt+0x4124>
  4056b0:	ldr	x0, [sp, #120]
  4056b4:	ldr	x0, [x0, #8]
  4056b8:	str	x0, [sp, #96]
  4056bc:	mov	w2, #0x4000                	// #16384
  4056c0:	mov	w1, #0x5                   	// #5
  4056c4:	ldr	x0, [sp, #120]
  4056c8:	bl	40471c <ferror@plt+0x2a4c>
  4056cc:	cmp	w0, #0x0
  4056d0:	b.eq	4056e0 <ferror@plt+0x3a10>  // b.none
  4056d4:	mov	w0, #0x1                   	// #1
  4056d8:	str	w0, [sp, #136]
  4056dc:	b	405df4 <ferror@plt+0x4124>
  4056e0:	ldr	x0, [sp, #120]
  4056e4:	ldr	x0, [x0, #8]
  4056e8:	str	x0, [sp, #104]
  4056ec:	str	wzr, [sp, #116]
  4056f0:	mov	w0, #0x1                   	// #1
  4056f4:	str	w0, [sp, #112]
  4056f8:	b	405740 <ferror@plt+0x3a70>
  4056fc:	str	wzr, [sp, #116]
  405700:	mov	w0, #0x1                   	// #1
  405704:	str	w0, [sp, #112]
  405708:	b	405740 <ferror@plt+0x3a70>
  40570c:	mov	w0, #0x3                   	// #3
  405710:	str	w0, [sp, #116]
  405714:	adrp	x0, 419000 <ferror@plt+0x17330>
  405718:	add	x0, x0, #0x564
  40571c:	ldr	w0, [x0]
  405720:	cmp	w0, #0x0
  405724:	b.eq	405734 <ferror@plt+0x3a64>  // b.none
  405728:	mov	w0, #0x3                   	// #3
  40572c:	str	w0, [sp, #112]
  405730:	b	40573c <ferror@plt+0x3a6c>
  405734:	mov	w0, #0x2                   	// #2
  405738:	str	w0, [sp, #112]
  40573c:	nop
  405740:	adrp	x0, 419000 <ferror@plt+0x17330>
  405744:	add	x0, x0, #0x564
  405748:	ldr	w0, [x0]
  40574c:	cmp	w0, #0x0
  405750:	b.ne	405760 <ferror@plt+0x3a90>  // b.any
  405754:	ldr	w0, [sp, #112]
  405758:	orr	w0, w0, #0x20
  40575c:	str	w0, [sp, #112]
  405760:	adrp	x0, 419000 <ferror@plt+0x17330>
  405764:	add	x0, x0, #0x560
  405768:	ldr	w0, [x0]
  40576c:	cmp	w0, #0x0
  405770:	b.eq	405780 <ferror@plt+0x3ab0>  // b.none
  405774:	ldr	w0, [sp, #112]
  405778:	orr	w0, w0, #0x40
  40577c:	str	w0, [sp, #112]
  405780:	adrp	x0, 419000 <ferror@plt+0x17330>
  405784:	add	x0, x0, #0x4f8
  405788:	ldr	x2, [x0]
  40578c:	adrp	x0, 407000 <ferror@plt+0x5330>
  405790:	add	x1, x0, #0x570
  405794:	mov	x0, x2
  405798:	bl	401b10 <strcmp@plt>
  40579c:	cmp	w0, #0x0
  4057a0:	b.ne	4057b8 <ferror@plt+0x3ae8>  // b.any
  4057a4:	adrp	x0, 419000 <ferror@plt+0x17330>
  4057a8:	add	x0, x0, #0x510
  4057ac:	ldr	x0, [x0]
  4057b0:	str	x0, [sp, #128]
  4057b4:	b	405850 <ferror@plt+0x3b80>
  4057b8:	adrp	x0, 419000 <ferror@plt+0x17330>
  4057bc:	add	x0, x0, #0x4f8
  4057c0:	ldr	x2, [x0]
  4057c4:	adrp	x0, 407000 <ferror@plt+0x5330>
  4057c8:	add	x1, x0, #0x690
  4057cc:	mov	x0, x2
  4057d0:	bl	401930 <fopen@plt>
  4057d4:	str	x0, [sp, #128]
  4057d8:	ldr	x0, [sp, #128]
  4057dc:	cmp	x0, #0x0
  4057e0:	b.ne	405850 <ferror@plt+0x3b80>  // b.any
  4057e4:	adrp	x0, 419000 <ferror@plt+0x17330>
  4057e8:	add	x0, x0, #0x4f0
  4057ec:	ldr	x19, [x0]
  4057f0:	adrp	x0, 419000 <ferror@plt+0x17330>
  4057f4:	add	x0, x0, #0x550
  4057f8:	ldr	x20, [x0]
  4057fc:	adrp	x0, 419000 <ferror@plt+0x17330>
  405800:	add	x0, x0, #0x4f8
  405804:	ldr	x2, [x0]
  405808:	adrp	x0, 407000 <ferror@plt+0x5330>
  40580c:	add	x1, x0, #0x18
  405810:	mov	x0, x2
  405814:	bl	404934 <ferror@plt+0x2c64>
  405818:	mov	x21, x0
  40581c:	bl	401c30 <__errno_location@plt>
  405820:	ldr	w0, [x0]
  405824:	bl	401a90 <strerror@plt>
  405828:	mov	x4, x0
  40582c:	mov	x3, x21
  405830:	mov	x2, x20
  405834:	adrp	x0, 407000 <ferror@plt+0x5330>
  405838:	add	x1, x0, #0x78
  40583c:	mov	x0, x19
  405840:	bl	401c90 <fprintf@plt>
  405844:	mov	w0, #0x2                   	// #2
  405848:	str	w0, [sp, #136]
  40584c:	b	405e38 <ferror@plt+0x4168>
  405850:	str	wzr, [sp, #80]
  405854:	add	x0, sp, #0x50
  405858:	mov	x5, #0x0                   	// #0
  40585c:	mov	x4, x0
  405860:	ldr	w3, [sp, #112]
  405864:	ldr	w2, [sp, #116]
  405868:	ldr	x1, [sp, #120]
  40586c:	ldr	x0, [sp, #128]
  405870:	bl	404354 <ferror@plt+0x2684>
  405874:	str	w0, [sp, #88]
  405878:	adrp	x0, 419000 <ferror@plt+0x17330>
  40587c:	add	x0, x0, #0x510
  405880:	ldr	x0, [x0]
  405884:	ldr	x1, [sp, #128]
  405888:	cmp	x1, x0
  40588c:	b.eq	405898 <ferror@plt+0x3bc8>  // b.none
  405890:	ldr	x0, [sp, #128]
  405894:	bl	401920 <fclose@plt>
  405898:	ldr	w0, [sp, #88]
  40589c:	cmp	w0, #0x0
  4058a0:	b.eq	405c20 <ferror@plt+0x3f50>  // b.none
  4058a4:	bl	401c30 <__errno_location@plt>
  4058a8:	ldr	w0, [x0]
  4058ac:	cmp	w0, #0x0
  4058b0:	b.ne	4058c4 <ferror@plt+0x3bf4>  // b.any
  4058b4:	bl	401c30 <__errno_location@plt>
  4058b8:	mov	x1, x0
  4058bc:	mov	w0, #0x16                  	// #22
  4058c0:	str	w0, [x1]
  4058c4:	adrp	x0, 419000 <ferror@plt+0x17330>
  4058c8:	add	x0, x0, #0x510
  4058cc:	ldr	x0, [x0]
  4058d0:	ldr	x1, [sp, #128]
  4058d4:	cmp	x1, x0
  4058d8:	b.eq	405954 <ferror@plt+0x3c84>  // b.none
  4058dc:	adrp	x0, 419000 <ferror@plt+0x17330>
  4058e0:	add	x0, x0, #0x4f0
  4058e4:	ldr	x19, [x0]
  4058e8:	adrp	x0, 407000 <ferror@plt+0x5330>
  4058ec:	add	x0, x0, #0x698
  4058f0:	bl	401c80 <gettext@plt>
  4058f4:	mov	x22, x0
  4058f8:	adrp	x0, 419000 <ferror@plt+0x17330>
  4058fc:	add	x0, x0, #0x550
  405900:	ldr	x20, [x0]
  405904:	bl	401c30 <__errno_location@plt>
  405908:	ldr	w0, [x0]
  40590c:	bl	401a90 <strerror@plt>
  405910:	mov	x23, x0
  405914:	ldr	w21, [sp, #80]
  405918:	adrp	x0, 419000 <ferror@plt+0x17330>
  40591c:	add	x0, x0, #0x4f8
  405920:	ldr	x2, [x0]
  405924:	adrp	x0, 407000 <ferror@plt+0x5330>
  405928:	add	x1, x0, #0x18
  40592c:	mov	x0, x2
  405930:	bl	404934 <ferror@plt+0x2c64>
  405934:	mov	x5, x0
  405938:	mov	w4, w21
  40593c:	mov	x3, x23
  405940:	mov	x2, x20
  405944:	mov	x1, x22
  405948:	mov	x0, x19
  40594c:	bl	401c90 <fprintf@plt>
  405950:	b	4059a8 <ferror@plt+0x3cd8>
  405954:	adrp	x0, 419000 <ferror@plt+0x17330>
  405958:	add	x0, x0, #0x4f0
  40595c:	ldr	x19, [x0]
  405960:	adrp	x0, 407000 <ferror@plt+0x5330>
  405964:	add	x0, x0, #0x6b8
  405968:	bl	401c80 <gettext@plt>
  40596c:	mov	x21, x0
  405970:	adrp	x0, 419000 <ferror@plt+0x17330>
  405974:	add	x0, x0, #0x550
  405978:	ldr	x20, [x0]
  40597c:	bl	401c30 <__errno_location@plt>
  405980:	ldr	w0, [x0]
  405984:	bl	401a90 <strerror@plt>
  405988:	mov	x1, x0
  40598c:	ldr	w0, [sp, #80]
  405990:	mov	w4, w0
  405994:	mov	x3, x1
  405998:	mov	x2, x20
  40599c:	mov	x1, x21
  4059a0:	mov	x0, x19
  4059a4:	bl	401c90 <fprintf@plt>
  4059a8:	mov	w0, #0x2                   	// #2
  4059ac:	str	w0, [sp, #136]
  4059b0:	b	405e38 <ferror@plt+0x4168>
  4059b4:	ldr	x0, [sp, #120]
  4059b8:	bl	40468c <ferror@plt+0x29bc>
  4059bc:	cmp	w0, #0x0
  4059c0:	b.ne	405d58 <ferror@plt+0x4088>  // b.any
  4059c4:	mov	w0, #0x1                   	// #1
  4059c8:	str	w0, [sp, #140]
  4059cc:	adrp	x0, 419000 <ferror@plt+0x17330>
  4059d0:	add	x0, x0, #0x4f8
  4059d4:	ldr	x0, [x0]
  4059d8:	ldr	x1, [sp, #120]
  4059dc:	bl	405108 <ferror@plt+0x3438>
  4059e0:	str	w0, [sp, #136]
  4059e4:	b	405c2c <ferror@plt+0x3f5c>
  4059e8:	mov	w0, #0x1                   	// #1
  4059ec:	str	w0, [sp, #140]
  4059f0:	adrp	x0, 419000 <ferror@plt+0x17330>
  4059f4:	add	x0, x0, #0x4f8
  4059f8:	ldr	x2, [x0]
  4059fc:	adrp	x0, 407000 <ferror@plt+0x5330>
  405a00:	add	x1, x0, #0x570
  405a04:	mov	x0, x2
  405a08:	bl	401b10 <strcmp@plt>
  405a0c:	cmp	w0, #0x0
  405a10:	b.ne	405a28 <ferror@plt+0x3d58>  // b.any
  405a14:	adrp	x0, 419000 <ferror@plt+0x17330>
  405a18:	add	x0, x0, #0x510
  405a1c:	ldr	x0, [x0]
  405a20:	str	x0, [sp, #128]
  405a24:	b	405ac0 <ferror@plt+0x3df0>
  405a28:	adrp	x0, 419000 <ferror@plt+0x17330>
  405a2c:	add	x0, x0, #0x4f8
  405a30:	ldr	x2, [x0]
  405a34:	adrp	x0, 407000 <ferror@plt+0x5330>
  405a38:	add	x1, x0, #0x690
  405a3c:	mov	x0, x2
  405a40:	bl	401930 <fopen@plt>
  405a44:	str	x0, [sp, #128]
  405a48:	ldr	x0, [sp, #128]
  405a4c:	cmp	x0, #0x0
  405a50:	b.ne	405ac0 <ferror@plt+0x3df0>  // b.any
  405a54:	adrp	x0, 419000 <ferror@plt+0x17330>
  405a58:	add	x0, x0, #0x4f0
  405a5c:	ldr	x19, [x0]
  405a60:	adrp	x0, 419000 <ferror@plt+0x17330>
  405a64:	add	x0, x0, #0x550
  405a68:	ldr	x20, [x0]
  405a6c:	adrp	x0, 419000 <ferror@plt+0x17330>
  405a70:	add	x0, x0, #0x4f8
  405a74:	ldr	x2, [x0]
  405a78:	adrp	x0, 407000 <ferror@plt+0x5330>
  405a7c:	add	x1, x0, #0x18
  405a80:	mov	x0, x2
  405a84:	bl	404934 <ferror@plt+0x2c64>
  405a88:	mov	x21, x0
  405a8c:	bl	401c30 <__errno_location@plt>
  405a90:	ldr	w0, [x0]
  405a94:	bl	401a90 <strerror@plt>
  405a98:	mov	x4, x0
  405a9c:	mov	x3, x21
  405aa0:	mov	x2, x20
  405aa4:	adrp	x0, 407000 <ferror@plt+0x5330>
  405aa8:	add	x1, x0, #0x78
  405aac:	mov	x0, x19
  405ab0:	bl	401c90 <fprintf@plt>
  405ab4:	mov	w0, #0x2                   	// #2
  405ab8:	str	w0, [sp, #136]
  405abc:	b	405e38 <ferror@plt+0x4168>
  405ac0:	adrp	x0, 419000 <ferror@plt+0x17330>
  405ac4:	add	x0, x0, #0x510
  405ac8:	ldr	x0, [x0]
  405acc:	ldr	x1, [sp, #128]
  405ad0:	cmp	x1, x0
  405ad4:	b.eq	405ae8 <ferror@plt+0x3e18>  // b.none
  405ad8:	adrp	x0, 419000 <ferror@plt+0x17330>
  405adc:	add	x0, x0, #0x4f8
  405ae0:	ldr	x0, [x0]
  405ae4:	b	405aec <ferror@plt+0x3e1c>
  405ae8:	mov	x0, #0x0                   	// #0
  405aec:	mov	x1, x0
  405af0:	ldr	x0, [sp, #128]
  405af4:	bl	404a08 <ferror@plt+0x2d38>
  405af8:	str	w0, [sp, #136]
  405afc:	adrp	x0, 419000 <ferror@plt+0x17330>
  405b00:	add	x0, x0, #0x510
  405b04:	ldr	x0, [x0]
  405b08:	ldr	x1, [sp, #128]
  405b0c:	cmp	x1, x0
  405b10:	b.eq	405b1c <ferror@plt+0x3e4c>  // b.none
  405b14:	ldr	x0, [sp, #128]
  405b18:	bl	401920 <fclose@plt>
  405b1c:	ldr	w0, [sp, #136]
  405b20:	cmp	w0, #0x0
  405b24:	b.eq	405c28 <ferror@plt+0x3f58>  // b.none
  405b28:	b	405e38 <ferror@plt+0x4168>
  405b2c:	adrp	x0, 419000 <ferror@plt+0x17330>
  405b30:	add	x0, x0, #0x4b0
  405b34:	ldr	w0, [x0]
  405b38:	orr	w1, w0, #0x1
  405b3c:	adrp	x0, 419000 <ferror@plt+0x17330>
  405b40:	add	x0, x0, #0x4b0
  405b44:	str	w1, [x0]
  405b48:	b	405c2c <ferror@plt+0x3f5c>
  405b4c:	adrp	x0, 419000 <ferror@plt+0x17330>
  405b50:	add	x0, x0, #0x4b0
  405b54:	ldr	w0, [x0]
  405b58:	orr	w1, w0, #0xc
  405b5c:	adrp	x0, 419000 <ferror@plt+0x17330>
  405b60:	add	x0, x0, #0x4b0
  405b64:	str	w1, [x0]
  405b68:	adrp	x0, 419000 <ferror@plt+0x17330>
  405b6c:	add	x0, x0, #0x4b0
  405b70:	ldr	w0, [x0]
  405b74:	and	w1, w0, #0xfffffffd
  405b78:	adrp	x0, 419000 <ferror@plt+0x17330>
  405b7c:	add	x0, x0, #0x4b0
  405b80:	str	w1, [x0]
  405b84:	b	405c2c <ferror@plt+0x3f5c>
  405b88:	adrp	x0, 419000 <ferror@plt+0x17330>
  405b8c:	add	x0, x0, #0x4b0
  405b90:	ldr	w0, [x0]
  405b94:	orr	w1, w0, #0x2
  405b98:	adrp	x0, 419000 <ferror@plt+0x17330>
  405b9c:	add	x0, x0, #0x4b0
  405ba0:	str	w1, [x0]
  405ba4:	adrp	x0, 419000 <ferror@plt+0x17330>
  405ba8:	add	x0, x0, #0x4b0
  405bac:	ldr	w0, [x0]
  405bb0:	and	w1, w0, #0xffffffe3
  405bb4:	adrp	x0, 419000 <ferror@plt+0x17330>
  405bb8:	add	x0, x0, #0x4b0
  405bbc:	str	w1, [x0]
  405bc0:	b	405c2c <ferror@plt+0x3f5c>
  405bc4:	adrp	x0, 419000 <ferror@plt+0x17330>
  405bc8:	add	x0, x0, #0x578
  405bcc:	mov	w1, #0x1                   	// #1
  405bd0:	str	w1, [x0]
  405bd4:	b	405c2c <ferror@plt+0x3f5c>
  405bd8:	adrp	x0, 419000 <ferror@plt+0x17330>
  405bdc:	add	x0, x0, #0x550
  405be0:	ldr	x0, [x0]
  405be4:	mov	x1, x0
  405be8:	adrp	x0, 407000 <ferror@plt+0x5330>
  405bec:	add	x0, x0, #0x6e0
  405bf0:	bl	401c20 <printf@plt>
  405bf4:	str	wzr, [sp, #136]
  405bf8:	b	405e38 <ferror@plt+0x4168>
  405bfc:	bl	40501c <ferror@plt+0x334c>
  405c00:	str	wzr, [sp, #136]
  405c04:	b	405e38 <ferror@plt+0x4168>
  405c08:	nop
  405c0c:	b	405c2c <ferror@plt+0x3f5c>
  405c10:	nop
  405c14:	b	405c2c <ferror@plt+0x3f5c>
  405c18:	nop
  405c1c:	b	405c2c <ferror@plt+0x3f5c>
  405c20:	nop
  405c24:	b	405c2c <ferror@plt+0x3f5c>
  405c28:	nop
  405c2c:	ldr	x0, [sp, #96]
  405c30:	cmp	x0, #0x0
  405c34:	b.eq	405c5c <ferror@plt+0x3f8c>  // b.none
  405c38:	ldr	x0, [sp, #96]
  405c3c:	ldr	x0, [x0, #24]
  405c40:	mov	w1, #0x8000                	// #32768
  405c44:	bl	4049b8 <ferror@plt+0x2ce8>
  405c48:	cmp	w0, #0x0
  405c4c:	b.ne	405c5c <ferror@plt+0x3f8c>  // b.any
  405c50:	ldr	x1, [sp, #96]
  405c54:	ldr	x0, [sp, #120]
  405c58:	bl	40485c <ferror@plt+0x2b8c>
  405c5c:	ldr	x0, [sp, #104]
  405c60:	cmp	x0, #0x0
  405c64:	b.eq	405c8c <ferror@plt+0x3fbc>  // b.none
  405c68:	ldr	x0, [sp, #104]
  405c6c:	ldr	x0, [x0, #24]
  405c70:	mov	w1, #0x4000                	// #16384
  405c74:	bl	4049b8 <ferror@plt+0x2ce8>
  405c78:	cmp	w0, #0x0
  405c7c:	b.ne	405c8c <ferror@plt+0x3fbc>  // b.any
  405c80:	ldr	x1, [sp, #104]
  405c84:	ldr	x0, [sp, #120]
  405c88:	bl	40485c <ferror@plt+0x2b8c>
  405c8c:	adrp	x0, 419000 <ferror@plt+0x17330>
  405c90:	add	x0, x0, #0x570
  405c94:	ldr	x1, [x0]
  405c98:	mov	x4, #0x0                   	// #0
  405c9c:	adrp	x0, 419000 <ferror@plt+0x17330>
  405ca0:	add	x3, x0, #0x250
  405ca4:	mov	x2, x1
  405ca8:	ldr	x1, [sp, #64]
  405cac:	ldr	w0, [sp, #76]
  405cb0:	bl	401b00 <getopt_long@plt>
  405cb4:	str	w0, [sp, #92]
  405cb8:	ldr	w0, [sp, #92]
  405cbc:	cmn	w0, #0x1
  405cc0:	b.ne	405388 <ferror@plt+0x36b8>  // b.any
  405cc4:	b	405d28 <ferror@plt+0x4058>
  405cc8:	ldr	x0, [sp, #120]
  405ccc:	cmp	x0, #0x0
  405cd0:	b.eq	405d60 <ferror@plt+0x4090>  // b.none
  405cd4:	ldr	x0, [sp, #120]
  405cd8:	bl	40468c <ferror@plt+0x29bc>
  405cdc:	cmp	w0, #0x0
  405ce0:	b.ne	405d68 <ferror@plt+0x4098>  // b.any
  405ce4:	mov	w0, #0x1                   	// #1
  405ce8:	str	w0, [sp, #140]
  405cec:	adrp	x0, 419000 <ferror@plt+0x17330>
  405cf0:	add	x0, x0, #0x500
  405cf4:	ldr	w0, [x0]
  405cf8:	add	w2, w0, #0x1
  405cfc:	adrp	x1, 419000 <ferror@plt+0x17330>
  405d00:	add	x1, x1, #0x500
  405d04:	str	w2, [x1]
  405d08:	sxtw	x0, w0
  405d0c:	lsl	x0, x0, #3
  405d10:	ldr	x1, [sp, #64]
  405d14:	add	x0, x1, x0
  405d18:	ldr	x0, [x0]
  405d1c:	ldr	x1, [sp, #120]
  405d20:	bl	405108 <ferror@plt+0x3438>
  405d24:	str	w0, [sp, #136]
  405d28:	adrp	x0, 419000 <ferror@plt+0x17330>
  405d2c:	add	x0, x0, #0x500
  405d30:	ldr	w0, [x0]
  405d34:	ldr	w1, [sp, #76]
  405d38:	cmp	w1, w0
  405d3c:	b.gt	405cc8 <ferror@plt+0x3ff8>
  405d40:	ldr	w0, [sp, #140]
  405d44:	cmp	w0, #0x0
  405d48:	b.ne	405e34 <ferror@plt+0x4164>  // b.any
  405d4c:	b	405d6c <ferror@plt+0x409c>
  405d50:	nop
  405d54:	b	405d6c <ferror@plt+0x409c>
  405d58:	nop
  405d5c:	b	405d6c <ferror@plt+0x409c>
  405d60:	nop
  405d64:	b	405d6c <ferror@plt+0x409c>
  405d68:	nop
  405d6c:	adrp	x0, 419000 <ferror@plt+0x17330>
  405d70:	add	x0, x0, #0x4f0
  405d74:	ldr	x19, [x0]
  405d78:	adrp	x0, 407000 <ferror@plt+0x5330>
  405d7c:	add	x0, x0, #0x100
  405d80:	bl	401c80 <gettext@plt>
  405d84:	mov	x4, x0
  405d88:	adrp	x0, 419000 <ferror@plt+0x17330>
  405d8c:	add	x0, x0, #0x550
  405d90:	ldr	x1, [x0]
  405d94:	adrp	x0, 419000 <ferror@plt+0x17330>
  405d98:	add	x0, x0, #0x558
  405d9c:	ldr	x0, [x0]
  405da0:	mov	x3, x0
  405da4:	mov	x2, x1
  405da8:	mov	x1, x4
  405dac:	mov	x0, x19
  405db0:	bl	401c90 <fprintf@plt>
  405db4:	adrp	x0, 419000 <ferror@plt+0x17330>
  405db8:	add	x0, x0, #0x4f0
  405dbc:	ldr	x19, [x0]
  405dc0:	adrp	x0, 407000 <ferror@plt+0x5330>
  405dc4:	add	x0, x0, #0x6f0
  405dc8:	bl	401c80 <gettext@plt>
  405dcc:	mov	x1, x0
  405dd0:	adrp	x0, 419000 <ferror@plt+0x17330>
  405dd4:	add	x0, x0, #0x550
  405dd8:	ldr	x0, [x0]
  405ddc:	mov	x2, x0
  405de0:	mov	x0, x19
  405de4:	bl	401c90 <fprintf@plt>
  405de8:	mov	w0, #0x2                   	// #2
  405dec:	str	w0, [sp, #136]
  405df0:	b	405e38 <ferror@plt+0x4168>
  405df4:	adrp	x0, 419000 <ferror@plt+0x17330>
  405df8:	add	x0, x0, #0x4f0
  405dfc:	ldr	x19, [x0]
  405e00:	adrp	x0, 419000 <ferror@plt+0x17330>
  405e04:	add	x0, x0, #0x550
  405e08:	ldr	x20, [x0]
  405e0c:	bl	401c30 <__errno_location@plt>
  405e10:	ldr	w0, [x0]
  405e14:	bl	401a90 <strerror@plt>
  405e18:	mov	x3, x0
  405e1c:	mov	x2, x20
  405e20:	adrp	x0, 406000 <ferror@plt+0x4330>
  405e24:	add	x1, x0, #0xfe0
  405e28:	mov	x0, x19
  405e2c:	bl	401c90 <fprintf@plt>
  405e30:	b	405e38 <ferror@plt+0x4168>
  405e34:	nop
  405e38:	ldr	x0, [sp, #120]
  405e3c:	cmp	x0, #0x0
  405e40:	b.eq	405e4c <ferror@plt+0x417c>  // b.none
  405e44:	ldr	x0, [sp, #120]
  405e48:	bl	404628 <ferror@plt+0x2958>
  405e4c:	ldr	w0, [sp, #136]
  405e50:	ldp	x19, x20, [sp, #16]
  405e54:	ldp	x21, x22, [sp, #32]
  405e58:	ldr	x23, [sp, #48]
  405e5c:	ldp	x29, x30, [sp], #144
  405e60:	ret
  405e64:	stp	x29, x30, [sp, #-64]!
  405e68:	mov	x29, sp
  405e6c:	str	x19, [sp, #16]
  405e70:	str	x0, [sp, #40]
  405e74:	str	wzr, [sp, #52]
  405e78:	adrp	x0, 419000 <ferror@plt+0x17330>
  405e7c:	add	x0, x0, #0x520
  405e80:	ldr	x0, [x0]
  405e84:	cmp	x0, #0x0
  405e88:	b.ne	405ebc <ferror@plt+0x41ec>  // b.any
  405e8c:	bl	401a60 <getpagesize@plt>
  405e90:	sxtw	x0, w0
  405e94:	mov	x2, x0
  405e98:	adrp	x0, 419000 <ferror@plt+0x17330>
  405e9c:	add	x1, x0, #0x528
  405ea0:	adrp	x0, 419000 <ferror@plt+0x17330>
  405ea4:	add	x0, x0, #0x520
  405ea8:	bl	406cac <ferror@plt+0x4fdc>
  405eac:	cmp	w0, #0x0
  405eb0:	b.eq	405ebc <ferror@plt+0x41ec>  // b.none
  405eb4:	mov	x0, #0x0                   	// #0
  405eb8:	b	40601c <ferror@plt+0x434c>
  405ebc:	adrp	x0, 419000 <ferror@plt+0x17330>
  405ec0:	add	x0, x0, #0x520
  405ec4:	ldr	x0, [x0]
  405ec8:	str	x0, [sp, #56]
  405ecc:	adrp	x0, 419000 <ferror@plt+0x17330>
  405ed0:	add	x0, x0, #0x528
  405ed4:	ldr	x0, [x0]
  405ed8:	mov	w2, w0
  405edc:	adrp	x0, 419000 <ferror@plt+0x17330>
  405ee0:	add	x0, x0, #0x520
  405ee4:	ldr	x0, [x0]
  405ee8:	ldr	x1, [sp, #56]
  405eec:	sub	x0, x1, x0
  405ef0:	sub	w0, w2, w0
  405ef4:	ldr	x2, [sp, #40]
  405ef8:	mov	w1, w0
  405efc:	ldr	x0, [sp, #56]
  405f00:	bl	401ca0 <fgets@plt>
  405f04:	cmp	x0, #0x0
  405f08:	b.ne	405f14 <ferror@plt+0x4244>  // b.any
  405f0c:	mov	x0, #0x0                   	// #0
  405f10:	b	40601c <ferror@plt+0x434c>
  405f14:	ldr	x0, [sp, #56]
  405f18:	bl	401880 <strlen@plt>
  405f1c:	mov	x1, x0
  405f20:	ldr	x0, [sp, #56]
  405f24:	add	x0, x0, x1
  405f28:	str	x0, [sp, #56]
  405f2c:	b	405f4c <ferror@plt+0x427c>
  405f30:	ldr	x0, [sp, #56]
  405f34:	sub	x0, x0, #0x1
  405f38:	str	x0, [sp, #56]
  405f3c:	ldr	x0, [sp, #56]
  405f40:	strb	wzr, [x0]
  405f44:	mov	w0, #0x1                   	// #1
  405f48:	str	w0, [sp, #52]
  405f4c:	adrp	x0, 419000 <ferror@plt+0x17330>
  405f50:	add	x0, x0, #0x520
  405f54:	ldr	x0, [x0]
  405f58:	ldr	x1, [sp, #56]
  405f5c:	cmp	x1, x0
  405f60:	b.ls	405f8c <ferror@plt+0x42bc>  // b.plast
  405f64:	ldr	x0, [sp, #56]
  405f68:	sub	x0, x0, #0x1
  405f6c:	ldrb	w0, [x0]
  405f70:	cmp	w0, #0xa
  405f74:	b.eq	405f30 <ferror@plt+0x4260>  // b.none
  405f78:	ldr	x0, [sp, #56]
  405f7c:	sub	x0, x0, #0x1
  405f80:	ldrb	w0, [x0]
  405f84:	cmp	w0, #0xd
  405f88:	b.eq	405f30 <ferror@plt+0x4260>  // b.none
  405f8c:	ldr	x0, [sp, #40]
  405f90:	bl	401ae0 <feof@plt>
  405f94:	cmp	w0, #0x0
  405f98:	b.ne	40600c <ferror@plt+0x433c>  // b.any
  405f9c:	ldr	w0, [sp, #52]
  405fa0:	cmp	w0, #0x0
  405fa4:	b.ne	405ffc <ferror@plt+0x432c>  // b.any
  405fa8:	adrp	x0, 419000 <ferror@plt+0x17330>
  405fac:	add	x0, x0, #0x528
  405fb0:	ldr	x0, [x0]
  405fb4:	lsl	x0, x0, #1
  405fb8:	mov	x2, x0
  405fbc:	adrp	x0, 419000 <ferror@plt+0x17330>
  405fc0:	add	x1, x0, #0x528
  405fc4:	adrp	x0, 419000 <ferror@plt+0x17330>
  405fc8:	add	x0, x0, #0x520
  405fcc:	bl	406cac <ferror@plt+0x4fdc>
  405fd0:	cmp	w0, #0x0
  405fd4:	b.eq	405fe0 <ferror@plt+0x4310>  // b.none
  405fd8:	mov	x0, #0x0                   	// #0
  405fdc:	b	40601c <ferror@plt+0x434c>
  405fe0:	adrp	x0, 419000 <ferror@plt+0x17330>
  405fe4:	add	x0, x0, #0x520
  405fe8:	ldr	x19, [x0]
  405fec:	mov	x0, x19
  405ff0:	bl	401880 <strlen@plt>
  405ff4:	add	x0, x19, x0
  405ff8:	str	x0, [sp, #56]
  405ffc:	ldr	w0, [sp, #52]
  406000:	cmp	w0, #0x0
  406004:	b.eq	405ecc <ferror@plt+0x41fc>  // b.none
  406008:	b	406010 <ferror@plt+0x4340>
  40600c:	nop
  406010:	adrp	x0, 419000 <ferror@plt+0x17330>
  406014:	add	x0, x0, #0x520
  406018:	ldr	x0, [x0]
  40601c:	ldr	x19, [sp, #16]
  406020:	ldp	x29, x30, [sp], #64
  406024:	ret
  406028:	stp	x29, x30, [sp, #-64]!
  40602c:	mov	x29, sp
  406030:	str	x0, [sp, #24]
  406034:	str	x1, [sp, #16]
  406038:	ldr	x0, [sp, #24]
  40603c:	cmp	x0, #0x0
  406040:	b.ne	40604c <ferror@plt+0x437c>  // b.any
  406044:	ldr	x0, [sp, #24]
  406048:	b	406270 <ferror@plt+0x45a0>
  40604c:	str	xzr, [sp, #40]
  406050:	ldr	x0, [sp, #24]
  406054:	str	x0, [sp, #56]
  406058:	b	4060a0 <ferror@plt+0x43d0>
  40605c:	ldr	x0, [sp, #56]
  406060:	ldrb	w0, [x0]
  406064:	cmp	w0, #0x5c
  406068:	b.eq	406088 <ferror@plt+0x43b8>  // b.none
  40606c:	ldr	x0, [sp, #56]
  406070:	ldrb	w0, [x0]
  406074:	mov	w1, w0
  406078:	ldr	x0, [sp, #16]
  40607c:	bl	401b90 <strchr@plt>
  406080:	cmp	x0, #0x0
  406084:	b.eq	406094 <ferror@plt+0x43c4>  // b.none
  406088:	ldr	x0, [sp, #40]
  40608c:	add	x0, x0, #0x1
  406090:	str	x0, [sp, #40]
  406094:	ldr	x0, [sp, #56]
  406098:	add	x0, x0, #0x1
  40609c:	str	x0, [sp, #56]
  4060a0:	ldr	x0, [sp, #56]
  4060a4:	ldrb	w0, [x0]
  4060a8:	cmp	w0, #0x0
  4060ac:	b.ne	40605c <ferror@plt+0x438c>  // b.any
  4060b0:	ldr	x0, [sp, #40]
  4060b4:	cmp	x0, #0x0
  4060b8:	b.ne	4060c4 <ferror@plt+0x43f4>  // b.any
  4060bc:	ldr	x0, [sp, #24]
  4060c0:	b	406270 <ferror@plt+0x45a0>
  4060c4:	ldr	x1, [sp, #56]
  4060c8:	ldr	x0, [sp, #24]
  4060cc:	sub	x0, x1, x0
  4060d0:	mov	x2, x0
  4060d4:	ldr	x1, [sp, #40]
  4060d8:	mov	x0, x1
  4060dc:	lsl	x0, x0, #1
  4060e0:	add	x0, x0, x1
  4060e4:	add	x0, x2, x0
  4060e8:	add	x0, x0, #0x1
  4060ec:	mov	x2, x0
  4060f0:	adrp	x0, 419000 <ferror@plt+0x17330>
  4060f4:	add	x1, x0, #0x538
  4060f8:	adrp	x0, 419000 <ferror@plt+0x17330>
  4060fc:	add	x0, x0, #0x530
  406100:	bl	406cac <ferror@plt+0x4fdc>
  406104:	cmp	w0, #0x0
  406108:	b.eq	406114 <ferror@plt+0x4444>  // b.none
  40610c:	mov	x0, #0x0                   	// #0
  406110:	b	406270 <ferror@plt+0x45a0>
  406114:	ldr	x0, [sp, #24]
  406118:	str	x0, [sp, #56]
  40611c:	adrp	x0, 419000 <ferror@plt+0x17330>
  406120:	add	x0, x0, #0x530
  406124:	ldr	x0, [x0]
  406128:	str	x0, [sp, #48]
  40612c:	b	406244 <ferror@plt+0x4574>
  406130:	ldr	x0, [sp, #56]
  406134:	ldrb	w0, [x0]
  406138:	mov	w1, w0
  40613c:	ldr	x0, [sp, #16]
  406140:	bl	401b90 <strchr@plt>
  406144:	cmp	x0, #0x0
  406148:	b.eq	4061e4 <ferror@plt+0x4514>  // b.none
  40614c:	ldr	x0, [sp, #48]
  406150:	add	x1, x0, #0x1
  406154:	str	x1, [sp, #48]
  406158:	mov	w1, #0x5c                  	// #92
  40615c:	strb	w1, [x0]
  406160:	ldr	x0, [sp, #56]
  406164:	ldrb	w0, [x0]
  406168:	lsr	w0, w0, #6
  40616c:	and	w1, w0, #0xff
  406170:	ldr	x0, [sp, #48]
  406174:	add	x2, x0, #0x1
  406178:	str	x2, [sp, #48]
  40617c:	add	w1, w1, #0x30
  406180:	and	w1, w1, #0xff
  406184:	strb	w1, [x0]
  406188:	ldr	x0, [sp, #56]
  40618c:	ldrb	w0, [x0]
  406190:	lsr	w0, w0, #3
  406194:	and	w0, w0, #0xff
  406198:	and	w0, w0, #0x7
  40619c:	and	w1, w0, #0xff
  4061a0:	ldr	x0, [sp, #48]
  4061a4:	add	x2, x0, #0x1
  4061a8:	str	x2, [sp, #48]
  4061ac:	add	w1, w1, #0x30
  4061b0:	and	w1, w1, #0xff
  4061b4:	strb	w1, [x0]
  4061b8:	ldr	x0, [sp, #56]
  4061bc:	ldrb	w0, [x0]
  4061c0:	and	w0, w0, #0x7
  4061c4:	and	w1, w0, #0xff
  4061c8:	ldr	x0, [sp, #48]
  4061cc:	add	x2, x0, #0x1
  4061d0:	str	x2, [sp, #48]
  4061d4:	add	w1, w1, #0x30
  4061d8:	and	w1, w1, #0xff
  4061dc:	strb	w1, [x0]
  4061e0:	b	406238 <ferror@plt+0x4568>
  4061e4:	ldr	x0, [sp, #56]
  4061e8:	ldrb	w0, [x0]
  4061ec:	cmp	w0, #0x5c
  4061f0:	b.ne	406220 <ferror@plt+0x4550>  // b.any
  4061f4:	ldr	x0, [sp, #48]
  4061f8:	add	x1, x0, #0x1
  4061fc:	str	x1, [sp, #48]
  406200:	mov	w1, #0x5c                  	// #92
  406204:	strb	w1, [x0]
  406208:	ldr	x0, [sp, #48]
  40620c:	add	x1, x0, #0x1
  406210:	str	x1, [sp, #48]
  406214:	mov	w1, #0x5c                  	// #92
  406218:	strb	w1, [x0]
  40621c:	b	406238 <ferror@plt+0x4568>
  406220:	ldr	x0, [sp, #48]
  406224:	add	x1, x0, #0x1
  406228:	str	x1, [sp, #48]
  40622c:	ldr	x1, [sp, #56]
  406230:	ldrb	w1, [x1]
  406234:	strb	w1, [x0]
  406238:	ldr	x0, [sp, #56]
  40623c:	add	x0, x0, #0x1
  406240:	str	x0, [sp, #56]
  406244:	ldr	x0, [sp, #56]
  406248:	ldrb	w0, [x0]
  40624c:	cmp	w0, #0x0
  406250:	b.ne	406130 <ferror@plt+0x4460>  // b.any
  406254:	ldr	x0, [sp, #48]
  406258:	add	x1, x0, #0x1
  40625c:	str	x1, [sp, #48]
  406260:	strb	wzr, [x0]
  406264:	adrp	x0, 419000 <ferror@plt+0x17330>
  406268:	add	x0, x0, #0x530
  40626c:	ldr	x0, [x0]
  406270:	ldp	x29, x30, [sp], #64
  406274:	ret
  406278:	sub	sp, sp, #0x20
  40627c:	str	x0, [sp, #8]
  406280:	ldr	x0, [sp, #8]
  406284:	cmp	x0, #0x0
  406288:	b.ne	406294 <ferror@plt+0x45c4>  // b.any
  40628c:	ldr	x0, [sp, #8]
  406290:	b	406474 <ferror@plt+0x47a4>
  406294:	ldr	x0, [sp, #8]
  406298:	str	x0, [sp, #24]
  40629c:	b	4062bc <ferror@plt+0x45ec>
  4062a0:	ldr	x0, [sp, #24]
  4062a4:	ldrb	w0, [x0]
  4062a8:	cmp	w0, #0x5c
  4062ac:	b.eq	4062d0 <ferror@plt+0x4600>  // b.none
  4062b0:	ldr	x0, [sp, #24]
  4062b4:	add	x0, x0, #0x1
  4062b8:	str	x0, [sp, #24]
  4062bc:	ldr	x0, [sp, #24]
  4062c0:	ldrb	w0, [x0]
  4062c4:	cmp	w0, #0x0
  4062c8:	b.ne	4062a0 <ferror@plt+0x45d0>  // b.any
  4062cc:	b	4062d4 <ferror@plt+0x4604>
  4062d0:	nop
  4062d4:	ldr	x0, [sp, #24]
  4062d8:	ldrb	w0, [x0]
  4062dc:	cmp	w0, #0x0
  4062e0:	b.ne	4062ec <ferror@plt+0x461c>  // b.any
  4062e4:	ldr	x0, [sp, #8]
  4062e8:	b	406474 <ferror@plt+0x47a4>
  4062ec:	ldr	x0, [sp, #24]
  4062f0:	str	x0, [sp, #16]
  4062f4:	ldr	x0, [sp, #24]
  4062f8:	ldrb	w0, [x0]
  4062fc:	cmp	w0, #0x5c
  406300:	b.ne	4063f8 <ferror@plt+0x4728>  // b.any
  406304:	ldr	x0, [sp, #24]
  406308:	add	x0, x0, #0x1
  40630c:	ldrb	w0, [x0]
  406310:	cmp	w0, #0x2f
  406314:	b.ls	4063f8 <ferror@plt+0x4728>  // b.plast
  406318:	ldr	x0, [sp, #24]
  40631c:	add	x0, x0, #0x1
  406320:	ldrb	w0, [x0]
  406324:	cmp	w0, #0x37
  406328:	b.hi	4063f8 <ferror@plt+0x4728>  // b.pmore
  40632c:	ldr	x0, [sp, #24]
  406330:	add	x0, x0, #0x2
  406334:	ldrb	w0, [x0]
  406338:	cmp	w0, #0x2f
  40633c:	b.ls	4063f8 <ferror@plt+0x4728>  // b.plast
  406340:	ldr	x0, [sp, #24]
  406344:	add	x0, x0, #0x2
  406348:	ldrb	w0, [x0]
  40634c:	cmp	w0, #0x37
  406350:	b.hi	4063f8 <ferror@plt+0x4728>  // b.pmore
  406354:	ldr	x0, [sp, #24]
  406358:	add	x0, x0, #0x3
  40635c:	ldrb	w0, [x0]
  406360:	cmp	w0, #0x2f
  406364:	b.ls	4063f8 <ferror@plt+0x4728>  // b.plast
  406368:	ldr	x0, [sp, #24]
  40636c:	add	x0, x0, #0x3
  406370:	ldrb	w0, [x0]
  406374:	cmp	w0, #0x37
  406378:	b.hi	4063f8 <ferror@plt+0x4728>  // b.pmore
  40637c:	ldr	x0, [sp, #24]
  406380:	add	x0, x0, #0x1
  406384:	ldrb	w0, [x0]
  406388:	sub	w0, w0, #0x30
  40638c:	and	w0, w0, #0xff
  406390:	ubfiz	w0, w0, #6, #2
  406394:	and	w1, w0, #0xff
  406398:	ldr	x0, [sp, #24]
  40639c:	add	x0, x0, #0x2
  4063a0:	ldrb	w0, [x0]
  4063a4:	sub	w0, w0, #0x30
  4063a8:	and	w0, w0, #0xff
  4063ac:	ubfiz	w0, w0, #3, #5
  4063b0:	and	w0, w0, #0xff
  4063b4:	add	w0, w1, w0
  4063b8:	and	w1, w0, #0xff
  4063bc:	ldr	x0, [sp, #24]
  4063c0:	add	x0, x0, #0x3
  4063c4:	ldrb	w0, [x0]
  4063c8:	add	w0, w1, w0
  4063cc:	and	w1, w0, #0xff
  4063d0:	ldr	x0, [sp, #16]
  4063d4:	add	x2, x0, #0x1
  4063d8:	str	x2, [sp, #16]
  4063dc:	sub	w1, w1, #0x30
  4063e0:	and	w1, w1, #0xff
  4063e4:	strb	w1, [x0]
  4063e8:	ldr	x0, [sp, #24]
  4063ec:	add	x0, x0, #0x3
  4063f0:	str	x0, [sp, #24]
  4063f4:	b	406458 <ferror@plt+0x4788>
  4063f8:	ldr	x0, [sp, #24]
  4063fc:	ldrb	w0, [x0]
  406400:	cmp	w0, #0x5c
  406404:	b.ne	406440 <ferror@plt+0x4770>  // b.any
  406408:	ldr	x0, [sp, #24]
  40640c:	add	x0, x0, #0x1
  406410:	ldrb	w0, [x0]
  406414:	cmp	w0, #0x5c
  406418:	b.ne	406440 <ferror@plt+0x4770>  // b.any
  40641c:	ldr	x1, [sp, #24]
  406420:	add	x0, x1, #0x1
  406424:	str	x0, [sp, #24]
  406428:	ldr	x0, [sp, #16]
  40642c:	add	x2, x0, #0x1
  406430:	str	x2, [sp, #16]
  406434:	ldrb	w1, [x1]
  406438:	strb	w1, [x0]
  40643c:	b	406458 <ferror@plt+0x4788>
  406440:	ldr	x0, [sp, #16]
  406444:	add	x1, x0, #0x1
  406448:	str	x1, [sp, #16]
  40644c:	ldr	x1, [sp, #24]
  406450:	ldrb	w1, [x1]
  406454:	strb	w1, [x0]
  406458:	ldr	x0, [sp, #24]
  40645c:	add	x1, x0, #0x1
  406460:	str	x1, [sp, #24]
  406464:	ldrb	w0, [x0]
  406468:	cmp	w0, #0x0
  40646c:	b.ne	4062f4 <ferror@plt+0x4624>  // b.any
  406470:	ldr	x0, [sp, #8]
  406474:	add	sp, sp, #0x20
  406478:	ret
  40647c:	sub	sp, sp, #0x20
  406480:	str	x0, [sp, #8]
  406484:	str	x1, [sp]
  406488:	adrp	x0, 419000 <ferror@plt+0x17330>
  40648c:	add	x0, x0, #0x4b8
  406490:	ldr	x0, [x0, #8]
  406494:	str	x0, [sp, #24]
  406498:	b	4064d8 <ferror@plt+0x4808>
  40649c:	ldr	x0, [sp, #24]
  4064a0:	ldr	x0, [x0, #16]
  4064a4:	ldr	x1, [sp, #8]
  4064a8:	cmp	x1, x0
  4064ac:	b.ne	4064cc <ferror@plt+0x47fc>  // b.any
  4064b0:	ldr	x0, [sp, #24]
  4064b4:	ldr	x0, [x0, #24]
  4064b8:	ldr	x1, [sp]
  4064bc:	cmp	x1, x0
  4064c0:	b.ne	4064cc <ferror@plt+0x47fc>  // b.any
  4064c4:	mov	w0, #0x1                   	// #1
  4064c8:	b	4064f0 <ferror@plt+0x4820>
  4064cc:	ldr	x0, [sp, #24]
  4064d0:	ldr	x0, [x0, #8]
  4064d4:	str	x0, [sp, #24]
  4064d8:	ldr	x1, [sp, #24]
  4064dc:	adrp	x0, 419000 <ferror@plt+0x17330>
  4064e0:	add	x0, x0, #0x4b8
  4064e4:	cmp	x1, x0
  4064e8:	b.ne	40649c <ferror@plt+0x47cc>  // b.any
  4064ec:	mov	w0, #0x0                   	// #0
  4064f0:	add	sp, sp, #0x20
  4064f4:	ret
  4064f8:	stp	x29, x30, [sp, #-272]!
  4064fc:	mov	x29, sp
  406500:	str	x19, [sp, #16]
  406504:	str	x0, [sp, #56]
  406508:	str	w1, [sp, #52]
  40650c:	str	x2, [sp, #40]
  406510:	str	x3, [sp, #32]
  406514:	str	w4, [sp, #48]
  406518:	ldr	w0, [sp, #52]
  40651c:	and	w0, w0, #0x4
  406520:	cmp	w0, #0x0
  406524:	b.ne	406554 <ferror@plt+0x4884>  // b.any
  406528:	ldr	w0, [sp, #52]
  40652c:	and	w0, w0, #0x8
  406530:	cmp	w0, #0x0
  406534:	b.eq	40655c <ferror@plt+0x488c>  // b.none
  406538:	ldr	w0, [sp, #52]
  40653c:	and	w0, w0, #0x2
  406540:	cmp	w0, #0x0
  406544:	b.ne	40655c <ferror@plt+0x488c>  // b.any
  406548:	ldr	w0, [sp, #48]
  40654c:	cmp	w0, #0x0
  406550:	b.ne	40655c <ferror@plt+0x488c>  // b.any
  406554:	mov	w0, #0x1                   	// #1
  406558:	b	406560 <ferror@plt+0x4890>
  40655c:	mov	w0, #0x0                   	// #0
  406560:	str	w0, [sp, #256]
  406564:	str	wzr, [sp, #268]
  406568:	ldr	w0, [sp, #52]
  40656c:	str	w0, [sp, #264]
  406570:	ldr	w0, [sp, #48]
  406574:	cmp	w0, #0x0
  406578:	b.ne	406588 <ferror@plt+0x48b8>  // b.any
  40657c:	ldr	w0, [sp, #264]
  406580:	orr	w0, w0, #0x100
  406584:	str	w0, [sp, #264]
  406588:	add	x0, sp, #0x40
  40658c:	mov	x1, x0
  406590:	ldr	x0, [sp, #56]
  406594:	bl	406dc8 <ferror@plt+0x50f8>
  406598:	cmp	w0, #0x0
  40659c:	b.eq	4065c4 <ferror@plt+0x48f4>  // b.none
  4065a0:	ldr	w0, [sp, #264]
  4065a4:	orr	w0, w0, #0x400
  4065a8:	ldr	x4, [sp, #40]
  4065ac:	ldr	x3, [sp, #32]
  4065b0:	mov	w2, w0
  4065b4:	mov	x1, #0x0                   	// #0
  4065b8:	ldr	x0, [sp, #56]
  4065bc:	blr	x4
  4065c0:	b	406b9c <ferror@plt+0x4ecc>
  4065c4:	ldr	w0, [sp, #80]
  4065c8:	and	w0, w0, #0xf000
  4065cc:	cmp	w0, #0xa, lsl #12
  4065d0:	b.ne	406668 <ferror@plt+0x4998>  // b.any
  4065d4:	ldr	w0, [sp, #264]
  4065d8:	orr	w0, w0, #0x200
  4065dc:	str	w0, [sp, #264]
  4065e0:	ldr	w0, [sp, #264]
  4065e4:	and	w0, w0, #0x8
  4065e8:	cmp	w0, #0x0
  4065ec:	b.ne	406610 <ferror@plt+0x4940>  // b.any
  4065f0:	ldr	w0, [sp, #264]
  4065f4:	and	w0, w0, #0x100
  4065f8:	cmp	w0, #0x0
  4065fc:	b.eq	406690 <ferror@plt+0x49c0>  // b.none
  406600:	ldr	w0, [sp, #264]
  406604:	and	w0, w0, #0x10
  406608:	cmp	w0, #0x0
  40660c:	b.eq	406690 <ferror@plt+0x49c0>  // b.none
  406610:	add	x0, sp, #0x40
  406614:	mov	x1, x0
  406618:	ldr	x0, [sp, #56]
  40661c:	bl	406db8 <ferror@plt+0x50e8>
  406620:	cmp	w0, #0x0
  406624:	b.eq	40664c <ferror@plt+0x497c>  // b.none
  406628:	ldr	w0, [sp, #264]
  40662c:	orr	w0, w0, #0x400
  406630:	ldr	x4, [sp, #40]
  406634:	ldr	x3, [sp, #32]
  406638:	mov	w2, w0
  40663c:	mov	x1, #0x0                   	// #0
  406640:	ldr	x0, [sp, #56]
  406644:	blr	x4
  406648:	b	406b9c <ferror@plt+0x4ecc>
  40664c:	ldr	x0, [sp, #64]
  406650:	str	x0, [sp, #208]
  406654:	ldr	x0, [sp, #72]
  406658:	str	x0, [sp, #216]
  40665c:	mov	w0, #0x1                   	// #1
  406660:	str	w0, [sp, #268]
  406664:	b	406690 <ferror@plt+0x49c0>
  406668:	ldr	w0, [sp, #80]
  40666c:	and	w0, w0, #0xf000
  406670:	cmp	w0, #0x4, lsl #12
  406674:	b.ne	406690 <ferror@plt+0x49c0>  // b.any
  406678:	ldr	x0, [sp, #64]
  40667c:	str	x0, [sp, #208]
  406680:	ldr	x0, [sp, #72]
  406684:	str	x0, [sp, #216]
  406688:	mov	w0, #0x1                   	// #1
  40668c:	str	w0, [sp, #268]
  406690:	add	x0, sp, #0x40
  406694:	ldr	x4, [sp, #40]
  406698:	ldr	x3, [sp, #32]
  40669c:	ldr	w2, [sp, #264]
  4066a0:	mov	x1, x0
  4066a4:	ldr	x0, [sp, #56]
  4066a8:	blr	x4
  4066ac:	str	w0, [sp, #260]
  4066b0:	ldr	w0, [sp, #264]
  4066b4:	and	w0, w0, #0x1
  4066b8:	cmp	w0, #0x0
  4066bc:	b.eq	406b98 <ferror@plt+0x4ec8>  // b.none
  4066c0:	ldr	w0, [sp, #264]
  4066c4:	and	w0, w0, #0x200
  4066c8:	cmp	w0, #0x0
  4066cc:	b.ne	4066e0 <ferror@plt+0x4a10>  // b.any
  4066d0:	ldr	w0, [sp, #80]
  4066d4:	and	w0, w0, #0xf000
  4066d8:	cmp	w0, #0x4, lsl #12
  4066dc:	b.eq	4066fc <ferror@plt+0x4a2c>  // b.none
  4066e0:	ldr	w0, [sp, #264]
  4066e4:	and	w0, w0, #0x200
  4066e8:	cmp	w0, #0x0
  4066ec:	b.eq	406b98 <ferror@plt+0x4ec8>  // b.none
  4066f0:	ldr	w0, [sp, #256]
  4066f4:	cmp	w0, #0x0
  4066f8:	b.eq	406b98 <ferror@plt+0x4ec8>  // b.none
  4066fc:	ldr	w0, [sp, #268]
  406700:	cmp	w0, #0x0
  406704:	b.eq	406724 <ferror@plt+0x4a54>  // b.none
  406708:	ldr	x0, [sp, #208]
  40670c:	ldr	x1, [sp, #216]
  406710:	bl	40647c <ferror@plt+0x47ac>
  406714:	cmp	w0, #0x0
  406718:	b.eq	406724 <ferror@plt+0x4a54>  // b.none
  40671c:	ldr	w0, [sp, #260]
  406720:	b	406b9c <ferror@plt+0x4ecc>
  406724:	adrp	x0, 419000 <ferror@plt+0x17330>
  406728:	add	x0, x0, #0x540
  40672c:	ldr	w0, [x0]
  406730:	cmp	w0, #0x0
  406734:	b.ne	4067e0 <ferror@plt+0x4b10>  // b.any
  406738:	adrp	x0, 419000 <ferror@plt+0x17330>
  40673c:	add	x0, x0, #0x4e8
  406740:	ldr	x0, [x0]
  406744:	ldr	x1, [x0]
  406748:	adrp	x0, 419000 <ferror@plt+0x17330>
  40674c:	add	x0, x0, #0x4b8
  406750:	cmp	x1, x0
  406754:	b.eq	4067e0 <ferror@plt+0x4b10>  // b.none
  406758:	nop
  40675c:	adrp	x0, 419000 <ferror@plt+0x17330>
  406760:	add	x0, x0, #0x4e8
  406764:	ldr	x0, [x0]
  406768:	ldr	x1, [x0]
  40676c:	adrp	x0, 419000 <ferror@plt+0x17330>
  406770:	add	x0, x0, #0x4e8
  406774:	str	x1, [x0]
  406778:	adrp	x0, 419000 <ferror@plt+0x17330>
  40677c:	add	x0, x0, #0x4e8
  406780:	ldr	x0, [x0]
  406784:	ldr	x1, [x0, #32]
  406788:	adrp	x0, 419000 <ferror@plt+0x17330>
  40678c:	add	x0, x0, #0x4e8
  406790:	ldr	x19, [x0]
  406794:	mov	x0, x1
  406798:	bl	401b80 <telldir@plt>
  40679c:	str	x0, [x19, #40]
  4067a0:	adrp	x0, 419000 <ferror@plt+0x17330>
  4067a4:	add	x0, x0, #0x4e8
  4067a8:	ldr	x0, [x0]
  4067ac:	ldr	x0, [x0, #32]
  4067b0:	bl	401a80 <closedir@plt>
  4067b4:	adrp	x0, 419000 <ferror@plt+0x17330>
  4067b8:	add	x0, x0, #0x4e8
  4067bc:	ldr	x0, [x0]
  4067c0:	str	xzr, [x0, #32]
  4067c4:	adrp	x0, 419000 <ferror@plt+0x17330>
  4067c8:	add	x0, x0, #0x540
  4067cc:	ldr	w0, [x0]
  4067d0:	add	w1, w0, #0x1
  4067d4:	adrp	x0, 419000 <ferror@plt+0x17330>
  4067d8:	add	x0, x0, #0x540
  4067dc:	str	w1, [x0]
  4067e0:	ldr	x0, [sp, #56]
  4067e4:	bl	401900 <opendir@plt>
  4067e8:	str	x0, [sp, #224]
  4067ec:	ldr	x0, [sp, #224]
  4067f0:	cmp	x0, #0x0
  4067f4:	b.ne	406890 <ferror@plt+0x4bc0>  // b.any
  4067f8:	bl	401c30 <__errno_location@plt>
  4067fc:	ldr	w0, [x0]
  406800:	cmp	w0, #0x17
  406804:	b.ne	406838 <ferror@plt+0x4b68>  // b.any
  406808:	adrp	x0, 419000 <ferror@plt+0x17330>
  40680c:	add	x0, x0, #0x4e8
  406810:	ldr	x0, [x0]
  406814:	ldr	x1, [x0]
  406818:	adrp	x0, 419000 <ferror@plt+0x17330>
  40681c:	add	x0, x0, #0x4b8
  406820:	cmp	x1, x0
  406824:	b.eq	406838 <ferror@plt+0x4b68>  // b.none
  406828:	adrp	x0, 419000 <ferror@plt+0x17330>
  40682c:	add	x0, x0, #0x540
  406830:	str	wzr, [x0]
  406834:	b	40675c <ferror@plt+0x4a8c>
  406838:	bl	401c30 <__errno_location@plt>
  40683c:	ldr	w0, [x0]
  406840:	cmp	w0, #0x14
  406844:	b.eq	406888 <ferror@plt+0x4bb8>  // b.none
  406848:	bl	401c30 <__errno_location@plt>
  40684c:	ldr	w0, [x0]
  406850:	cmp	w0, #0x2
  406854:	b.eq	406888 <ferror@plt+0x4bb8>  // b.none
  406858:	ldr	w0, [sp, #264]
  40685c:	orr	w0, w0, #0x400
  406860:	ldr	x4, [sp, #40]
  406864:	ldr	x3, [sp, #32]
  406868:	mov	w2, w0
  40686c:	mov	x1, #0x0                   	// #0
  406870:	ldr	x0, [sp, #56]
  406874:	blr	x4
  406878:	mov	w1, w0
  40687c:	ldr	w0, [sp, #260]
  406880:	add	w0, w0, w1
  406884:	str	w0, [sp, #260]
  406888:	ldr	w0, [sp, #260]
  40688c:	b	406b9c <ferror@plt+0x4ecc>
  406890:	ldr	w0, [sp, #268]
  406894:	cmp	w0, #0x0
  406898:	b.ne	4068d8 <ferror@plt+0x4c08>  // b.any
  40689c:	add	x0, sp, #0x40
  4068a0:	mov	x1, x0
  4068a4:	ldr	x0, [sp, #56]
  4068a8:	bl	406db8 <ferror@plt+0x50e8>
  4068ac:	cmp	w0, #0x0
  4068b0:	b.ne	406b4c <ferror@plt+0x4e7c>  // b.any
  4068b4:	ldr	x0, [sp, #64]
  4068b8:	str	x0, [sp, #208]
  4068bc:	ldr	x0, [sp, #72]
  4068c0:	str	x0, [sp, #216]
  4068c4:	ldr	x0, [sp, #208]
  4068c8:	ldr	x1, [sp, #216]
  4068cc:	bl	40647c <ferror@plt+0x47ac>
  4068d0:	cmp	w0, #0x0
  4068d4:	b.ne	406b54 <ferror@plt+0x4e84>  // b.any
  4068d8:	adrp	x0, 419000 <ferror@plt+0x17330>
  4068dc:	add	x0, x0, #0x4b8
  4068e0:	ldr	x0, [x0, #8]
  4068e4:	str	x0, [sp, #200]
  4068e8:	adrp	x0, 419000 <ferror@plt+0x17330>
  4068ec:	add	x0, x0, #0x4b8
  4068f0:	str	x0, [sp, #192]
  4068f4:	ldr	x0, [sp, #192]
  4068f8:	add	x1, sp, #0xc0
  4068fc:	str	x1, [x0, #8]
  406900:	ldr	x0, [sp, #200]
  406904:	add	x1, sp, #0xc0
  406908:	str	x1, [x0]
  40690c:	adrp	x0, 419000 <ferror@plt+0x17330>
  406910:	add	x0, x0, #0x540
  406914:	ldr	w0, [x0]
  406918:	sub	w1, w0, #0x1
  40691c:	adrp	x0, 419000 <ferror@plt+0x17330>
  406920:	add	x0, x0, #0x540
  406924:	str	w1, [x0]
  406928:	b	406afc <ferror@plt+0x4e2c>
  40692c:	ldr	x0, [sp, #248]
  406930:	add	x2, x0, #0x13
  406934:	adrp	x0, 407000 <ferror@plt+0x5330>
  406938:	add	x1, x0, #0x8f8
  40693c:	mov	x0, x2
  406940:	bl	401b10 <strcmp@plt>
  406944:	cmp	w0, #0x0
  406948:	b.eq	406afc <ferror@plt+0x4e2c>  // b.none
  40694c:	ldr	x0, [sp, #248]
  406950:	add	x2, x0, #0x13
  406954:	adrp	x0, 407000 <ferror@plt+0x5330>
  406958:	add	x1, x0, #0x900
  40695c:	mov	x0, x2
  406960:	bl	401b10 <strcmp@plt>
  406964:	cmp	w0, #0x0
  406968:	b.ne	406970 <ferror@plt+0x4ca0>  // b.any
  40696c:	b	406afc <ferror@plt+0x4e2c>
  406970:	ldr	x0, [sp, #56]
  406974:	bl	401880 <strlen@plt>
  406978:	mov	x1, x0
  40697c:	ldr	x0, [sp, #56]
  406980:	add	x0, x0, x1
  406984:	str	x0, [sp, #240]
  406988:	ldr	x1, [sp, #240]
  40698c:	ldr	x0, [sp, #56]
  406990:	sub	x0, x1, x0
  406994:	mov	x19, x0
  406998:	ldr	x0, [sp, #248]
  40699c:	add	x0, x0, #0x13
  4069a0:	bl	401880 <strlen@plt>
  4069a4:	add	x0, x19, x0
  4069a8:	add	x0, x0, #0x1
  4069ac:	cmp	x0, #0xfff
  4069b0:	b.ls	4069f8 <ferror@plt+0x4d28>  // b.plast
  4069b4:	bl	401c30 <__errno_location@plt>
  4069b8:	mov	x1, x0
  4069bc:	mov	w0, #0x24                  	// #36
  4069c0:	str	w0, [x1]
  4069c4:	ldr	w0, [sp, #264]
  4069c8:	orr	w0, w0, #0x400
  4069cc:	ldr	x4, [sp, #40]
  4069d0:	ldr	x3, [sp, #32]
  4069d4:	mov	w2, w0
  4069d8:	mov	x1, #0x0                   	// #0
  4069dc:	ldr	x0, [sp, #56]
  4069e0:	blr	x4
  4069e4:	mov	w1, w0
  4069e8:	ldr	w0, [sp, #260]
  4069ec:	add	w0, w0, w1
  4069f0:	str	w0, [sp, #260]
  4069f4:	b	406afc <ferror@plt+0x4e2c>
  4069f8:	ldr	x0, [sp, #240]
  4069fc:	add	x1, x0, #0x1
  406a00:	str	x1, [sp, #240]
  406a04:	mov	w1, #0x2f                  	// #47
  406a08:	strb	w1, [x0]
  406a0c:	ldr	x0, [sp, #248]
  406a10:	add	x0, x0, #0x13
  406a14:	mov	x1, x0
  406a18:	ldr	x0, [sp, #240]
  406a1c:	bl	401ba0 <strcpy@plt>
  406a20:	ldr	w0, [sp, #48]
  406a24:	add	w0, w0, #0x1
  406a28:	mov	w4, w0
  406a2c:	ldr	x3, [sp, #32]
  406a30:	ldr	x2, [sp, #40]
  406a34:	ldr	w1, [sp, #52]
  406a38:	ldr	x0, [sp, #56]
  406a3c:	bl	4064f8 <ferror@plt+0x4828>
  406a40:	mov	w1, w0
  406a44:	ldr	w0, [sp, #260]
  406a48:	add	w0, w0, w1
  406a4c:	str	w0, [sp, #260]
  406a50:	ldr	x0, [sp, #240]
  406a54:	sub	x0, x0, #0x1
  406a58:	str	x0, [sp, #240]
  406a5c:	ldr	x0, [sp, #240]
  406a60:	strb	wzr, [x0]
  406a64:	ldr	x0, [sp, #224]
  406a68:	cmp	x0, #0x0
  406a6c:	b.ne	406afc <ferror@plt+0x4e2c>  // b.any
  406a70:	ldr	x0, [sp, #56]
  406a74:	bl	401900 <opendir@plt>
  406a78:	str	x0, [sp, #224]
  406a7c:	ldr	x0, [sp, #224]
  406a80:	cmp	x0, #0x0
  406a84:	b.ne	406ab8 <ferror@plt+0x4de8>  // b.any
  406a88:	ldr	w0, [sp, #264]
  406a8c:	orr	w0, w0, #0x400
  406a90:	ldr	x4, [sp, #40]
  406a94:	ldr	x3, [sp, #32]
  406a98:	mov	w2, w0
  406a9c:	mov	x1, #0x0                   	// #0
  406aa0:	ldr	x0, [sp, #56]
  406aa4:	blr	x4
  406aa8:	mov	w1, w0
  406aac:	ldr	w0, [sp, #260]
  406ab0:	add	w0, w1, w0
  406ab4:	b	406b9c <ferror@plt+0x4ecc>
  406ab8:	ldr	x0, [sp, #224]
  406abc:	ldr	x1, [sp, #232]
  406ac0:	bl	401a10 <seekdir@plt>
  406ac4:	adrp	x0, 419000 <ferror@plt+0x17330>
  406ac8:	add	x0, x0, #0x4e8
  406acc:	ldr	x0, [x0]
  406ad0:	ldr	x1, [x0, #8]
  406ad4:	adrp	x0, 419000 <ferror@plt+0x17330>
  406ad8:	add	x0, x0, #0x4e8
  406adc:	str	x1, [x0]
  406ae0:	adrp	x0, 419000 <ferror@plt+0x17330>
  406ae4:	add	x0, x0, #0x540
  406ae8:	ldr	w0, [x0]
  406aec:	sub	w1, w0, #0x1
  406af0:	adrp	x0, 419000 <ferror@plt+0x17330>
  406af4:	add	x0, x0, #0x540
  406af8:	str	w1, [x0]
  406afc:	ldr	x0, [sp, #224]
  406b00:	bl	401a30 <readdir@plt>
  406b04:	str	x0, [sp, #248]
  406b08:	ldr	x0, [sp, #248]
  406b0c:	cmp	x0, #0x0
  406b10:	b.ne	40692c <ferror@plt+0x4c5c>  // b.any
  406b14:	ldr	x0, [sp, #192]
  406b18:	ldr	x1, [sp, #200]
  406b1c:	str	x1, [x0, #8]
  406b20:	ldr	x0, [sp, #200]
  406b24:	ldr	x1, [sp, #192]
  406b28:	str	x1, [x0]
  406b2c:	adrp	x0, 419000 <ferror@plt+0x17330>
  406b30:	add	x0, x0, #0x540
  406b34:	ldr	w0, [x0]
  406b38:	add	w1, w0, #0x1
  406b3c:	adrp	x0, 419000 <ferror@plt+0x17330>
  406b40:	add	x0, x0, #0x540
  406b44:	str	w1, [x0]
  406b48:	b	406b58 <ferror@plt+0x4e88>
  406b4c:	nop
  406b50:	b	406b58 <ferror@plt+0x4e88>
  406b54:	nop
  406b58:	ldr	x0, [sp, #224]
  406b5c:	bl	401a80 <closedir@plt>
  406b60:	cmp	w0, #0x0
  406b64:	b.eq	406b98 <ferror@plt+0x4ec8>  // b.none
  406b68:	ldr	w0, [sp, #264]
  406b6c:	orr	w0, w0, #0x400
  406b70:	ldr	x4, [sp, #40]
  406b74:	ldr	x3, [sp, #32]
  406b78:	mov	w2, w0
  406b7c:	mov	x1, #0x0                   	// #0
  406b80:	ldr	x0, [sp, #56]
  406b84:	blr	x4
  406b88:	mov	w1, w0
  406b8c:	ldr	w0, [sp, #260]
  406b90:	add	w0, w0, w1
  406b94:	str	w0, [sp, #260]
  406b98:	ldr	w0, [sp, #260]
  406b9c:	ldr	x19, [sp, #16]
  406ba0:	ldp	x29, x30, [sp], #272
  406ba4:	ret
  406ba8:	mov	x12, #0x1040                	// #4160
  406bac:	sub	sp, sp, x12
  406bb0:	stp	x29, x30, [sp]
  406bb4:	mov	x29, sp
  406bb8:	str	x0, [sp, #40]
  406bbc:	str	w1, [sp, #36]
  406bc0:	str	w2, [sp, #32]
  406bc4:	str	x3, [sp, #24]
  406bc8:	str	x4, [sp, #16]
  406bcc:	adrp	x0, 419000 <ferror@plt+0x17330>
  406bd0:	add	x0, x0, #0x540
  406bd4:	ldr	w1, [sp, #32]
  406bd8:	str	w1, [x0]
  406bdc:	adrp	x0, 419000 <ferror@plt+0x17330>
  406be0:	add	x0, x0, #0x540
  406be4:	ldr	w0, [x0]
  406be8:	cmp	w0, #0x0
  406bec:	b.ne	406c3c <ferror@plt+0x4f6c>  // b.any
  406bf0:	adrp	x0, 419000 <ferror@plt+0x17330>
  406bf4:	add	x0, x0, #0x540
  406bf8:	mov	w1, #0x1                   	// #1
  406bfc:	str	w1, [x0]
  406c00:	add	x0, sp, #0x30
  406c04:	mov	x1, x0
  406c08:	mov	w0, #0x7                   	// #7
  406c0c:	bl	401bb0 <getrlimit@plt>
  406c10:	cmp	w0, #0x0
  406c14:	b.ne	406c3c <ferror@plt+0x4f6c>  // b.any
  406c18:	ldr	x0, [sp, #48]
  406c1c:	cmp	x0, #0x1
  406c20:	b.ls	406c3c <ferror@plt+0x4f6c>  // b.plast
  406c24:	ldr	x0, [sp, #48]
  406c28:	lsr	x0, x0, #1
  406c2c:	mov	w1, w0
  406c30:	adrp	x0, 419000 <ferror@plt+0x17330>
  406c34:	add	x0, x0, #0x540
  406c38:	str	w1, [x0]
  406c3c:	ldr	x0, [sp, #40]
  406c40:	bl	401880 <strlen@plt>
  406c44:	cmp	x0, #0xfff
  406c48:	b.ls	406c78 <ferror@plt+0x4fa8>  // b.plast
  406c4c:	bl	401c30 <__errno_location@plt>
  406c50:	mov	x1, x0
  406c54:	mov	w0, #0x24                  	// #36
  406c58:	str	w0, [x1]
  406c5c:	ldr	x4, [sp, #24]
  406c60:	ldr	x3, [sp, #16]
  406c64:	mov	w2, #0x400                 	// #1024
  406c68:	mov	x1, #0x0                   	// #0
  406c6c:	ldr	x0, [sp, #40]
  406c70:	blr	x4
  406c74:	b	406c9c <ferror@plt+0x4fcc>
  406c78:	add	x0, sp, #0x40
  406c7c:	ldr	x1, [sp, #40]
  406c80:	bl	401ba0 <strcpy@plt>
  406c84:	add	x0, sp, #0x40
  406c88:	mov	w4, #0x0                   	// #0
  406c8c:	ldr	x3, [sp, #16]
  406c90:	ldr	x2, [sp, #24]
  406c94:	ldr	w1, [sp, #36]
  406c98:	bl	4064f8 <ferror@plt+0x4828>
  406c9c:	ldp	x29, x30, [sp]
  406ca0:	mov	x12, #0x1040                	// #4160
  406ca4:	add	sp, sp, x12
  406ca8:	ret
  406cac:	stp	x29, x30, [sp, #-64]!
  406cb0:	mov	x29, sp
  406cb4:	str	x0, [sp, #40]
  406cb8:	str	x1, [sp, #32]
  406cbc:	str	x2, [sp, #24]
  406cc0:	ldr	x0, [sp, #32]
  406cc4:	ldr	x0, [x0]
  406cc8:	ldr	x1, [sp, #24]
  406ccc:	cmp	x1, x0
  406cd0:	b.ls	406d24 <ferror@plt+0x5054>  // b.plast
  406cd4:	ldr	x0, [sp, #24]
  406cd8:	add	x0, x0, #0xff
  406cdc:	and	x0, x0, #0xffffffffffffff00
  406ce0:	str	x0, [sp, #24]
  406ce4:	ldr	x0, [sp, #40]
  406ce8:	ldr	x0, [x0]
  406cec:	ldr	x1, [sp, #24]
  406cf0:	bl	401a40 <realloc@plt>
  406cf4:	str	x0, [sp, #56]
  406cf8:	ldr	x0, [sp, #56]
  406cfc:	cmp	x0, #0x0
  406d00:	b.ne	406d0c <ferror@plt+0x503c>  // b.any
  406d04:	mov	w0, #0x1                   	// #1
  406d08:	b	406d28 <ferror@plt+0x5058>
  406d0c:	ldr	x0, [sp, #40]
  406d10:	ldr	x1, [sp, #56]
  406d14:	str	x1, [x0]
  406d18:	ldr	x0, [sp, #32]
  406d1c:	ldr	x1, [sp, #24]
  406d20:	str	x1, [x0]
  406d24:	mov	w0, #0x0                   	// #0
  406d28:	ldp	x29, x30, [sp], #64
  406d2c:	ret
  406d30:	stp	x29, x30, [sp, #-64]!
  406d34:	mov	x29, sp
  406d38:	stp	x19, x20, [sp, #16]
  406d3c:	adrp	x20, 418000 <ferror@plt+0x16330>
  406d40:	add	x20, x20, #0xdd0
  406d44:	stp	x21, x22, [sp, #32]
  406d48:	adrp	x21, 418000 <ferror@plt+0x16330>
  406d4c:	add	x21, x21, #0xdc8
  406d50:	sub	x20, x20, x21
  406d54:	mov	w22, w0
  406d58:	stp	x23, x24, [sp, #48]
  406d5c:	mov	x23, x1
  406d60:	mov	x24, x2
  406d64:	bl	401828 <memcpy@plt-0x38>
  406d68:	cmp	xzr, x20, asr #3
  406d6c:	b.eq	406d98 <ferror@plt+0x50c8>  // b.none
  406d70:	asr	x20, x20, #3
  406d74:	mov	x19, #0x0                   	// #0
  406d78:	ldr	x3, [x21, x19, lsl #3]
  406d7c:	mov	x2, x24
  406d80:	add	x19, x19, #0x1
  406d84:	mov	x1, x23
  406d88:	mov	w0, w22
  406d8c:	blr	x3
  406d90:	cmp	x20, x19
  406d94:	b.ne	406d78 <ferror@plt+0x50a8>  // b.any
  406d98:	ldp	x19, x20, [sp, #16]
  406d9c:	ldp	x21, x22, [sp, #32]
  406da0:	ldp	x23, x24, [sp, #48]
  406da4:	ldp	x29, x30, [sp], #64
  406da8:	ret
  406dac:	nop
  406db0:	ret
  406db4:	nop
  406db8:	mov	x2, x1
  406dbc:	mov	x1, x0
  406dc0:	mov	w0, #0x0                   	// #0
  406dc4:	b	401c50 <__xstat@plt>
  406dc8:	mov	x2, x1
  406dcc:	mov	x1, x0
  406dd0:	mov	w0, #0x0                   	// #0
  406dd4:	b	401bd0 <__lxstat@plt>

Disassembly of section .fini:

0000000000406dd8 <.fini>:
  406dd8:	stp	x29, x30, [sp, #-16]!
  406ddc:	mov	x29, sp
  406de0:	ldp	x29, x30, [sp], #16
  406de4:	ret
