OpenROAD b3db49ea3301a7e590bf24126d409bd40199b4af 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO]: Reading ODB at '/openlane/designs/sv_core/runs/RUN_2023.04.27_21.17.24/tmp/routing/22-fill.odb'…
define_corners Typical
read_liberty -corner Typical /home/ubuntu/.volare/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
[INFO ORD-0030] Using 1 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   core
Die area:                 ( 0 0 ) ( 400000 500000 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     20620
Number of terminals:      324
Number of snets:          2
Number of nets:           3563

[INFO DRT-0167] List of default vias:
  Layer mcon
    default via: L1M1_PR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
  Complete 10000 instances.
  Complete 20000 instances.
[INFO DRT-0164] Number of unique instances = 402.
[INFO DRT-0168] Init region query.
[INFO DRT-0018]   Complete 10000 insts.
[INFO DRT-0018]   Complete 20000 insts.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 192596.
[INFO DRT-0033] mcon shape region query size = 284544.
[INFO DRT-0033] met1 shape region query size = 51630.
[INFO DRT-0033] via shape region query size = 2640.
[INFO DRT-0033] met2 shape region query size = 1586.
[INFO DRT-0033] via2 shape region query size = 2112.
[INFO DRT-0033] met3 shape region query size = 1904.
[INFO DRT-0033] via3 shape region query size = 2112.
[INFO DRT-0033] met4 shape region query size = 558.
[INFO DRT-0033] via4 shape region query size = 18.
[INFO DRT-0033] met5 shape region query size = 30.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0076]   Complete 300 pins.
[INFO DRT-0076]   Complete 400 pins.
[INFO DRT-0076]   Complete 500 pins.
[INFO DRT-0076]   Complete 600 pins.
[INFO DRT-0076]   Complete 700 pins.
[INFO DRT-0076]   Complete 800 pins.
[INFO DRT-0076]   Complete 900 pins.
[INFO DRT-0077]   Complete 1000 pins.
[INFO DRT-0078]   Complete 1515 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 384 unique inst patterns.
[INFO DRT-0082]   Complete 1000 groups.
[INFO DRT-0082]   Complete 2000 groups.
[INFO DRT-0084]   Complete 2138 groups.
#scanned instances     = 20620
#unique  instances     = 402
#stdCellGenAp          = 11576
#stdCellValidPlanarAp  = 71
#stdCellValidViaAp     = 8762
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 12032
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:01:11, elapsed time = 00:01:11, memory = 192.44 (MB), peak = 195.97 (MB)

Number of guides:     29930

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 57 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 72 STEP 6900 ;
[INFO DRT-0026]   Complete 10000 origin guides.
[INFO DRT-0026]   Complete 20000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 9333.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 7811.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 4636.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 833.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 209.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 3.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 14178 vertical wires in 2 frboxes and 8647 horizontal wires in 2 frboxes.
[INFO DRT-0186] Done with 1910 vertical wires in 2 frboxes and 2631 horizontal wires in 2 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:02, memory = 266.28 (MB), peak = 266.37 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 266.37 (MB), peak = 266.37 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:17, memory = 440.97 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:21, memory = 529.40 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:21, memory = 570.86 (MB).
    Completing 40% with 442 violations.
    elapsed time = 00:00:50, memory = 573.27 (MB).
    Completing 50% with 442 violations.
    elapsed time = 00:00:51, memory = 573.46 (MB).
    Completing 60% with 920 violations.
    elapsed time = 00:01:01, memory = 573.63 (MB).
    Completing 70% with 920 violations.
    elapsed time = 00:01:11, memory = 573.78 (MB).
    Completing 80% with 1286 violations.
    elapsed time = 00:01:12, memory = 573.79 (MB).
    Completing 90% with 1286 violations.
    elapsed time = 00:01:37, memory = 573.79 (MB).
    Completing 100% with 1743 violations.
    elapsed time = 00:01:38, memory = 573.79 (MB).
[INFO DRT-0199]   Number of violations = 2728.
Viol/Layer         li1   mcon   met1    via   met2   met3   met4
Cut Spacing          0      5      0      0      0      0      0
Metal Spacing       10      0    275      0    126     21      0
Min Hole             0      0     28      0      0      0      0
Recheck              0      0    607      0    311     40     27
Short                0      0   1120      1    157      0      0
[INFO DRT-0267] cpu time = 00:01:38, elapsed time = 00:01:38, memory = 591.38 (MB), peak = 591.57 (MB)
Total wire length = 156719 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 65283 um.
Total wire length on LAYER met2 = 63379 um.
Total wire length on LAYER met3 = 13529 um.
Total wire length on LAYER met4 = 14249 um.
Total wire length on LAYER met5 = 277 um.
Total number of vias = 27123.
Up-via summary (total 27123):.

------------------------
 FR_MASTERSLICE        0
            li1    11582
           met1    14025
           met2     1120
           met3      390
           met4        6
------------------------
                   27123


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 2728 violations.
    elapsed time = 00:00:15, memory = 591.57 (MB).
    Completing 20% with 2728 violations.
    elapsed time = 00:00:21, memory = 591.57 (MB).
    Completing 30% with 2728 violations.
    elapsed time = 00:00:22, memory = 591.57 (MB).
    Completing 40% with 2310 violations.
    elapsed time = 00:00:45, memory = 591.57 (MB).
    Completing 50% with 2310 violations.
    elapsed time = 00:00:48, memory = 591.57 (MB).
    Completing 60% with 1967 violations.
    elapsed time = 00:00:55, memory = 591.57 (MB).
    Completing 70% with 1967 violations.
    elapsed time = 00:01:07, memory = 591.57 (MB).
    Completing 80% with 1628 violations.
    elapsed time = 00:01:08, memory = 591.57 (MB).
    Completing 90% with 1628 violations.
    elapsed time = 00:01:30, memory = 600.59 (MB).
    Completing 100% with 1194 violations.
    elapsed time = 00:01:31, memory = 600.80 (MB).
[INFO DRT-0199]   Number of violations = 1277.
Viol/Layer        mcon   met1    via   met2   met3
Cut Spacing          1      0      1      0      0
Metal Spacing        0    129      0     77      0
Min Hole             0      8      0      0      0
Recheck              0      0      0      0     83
Short                0    904      0     73      1
[INFO DRT-0267] cpu time = 00:01:31, elapsed time = 00:01:31, memory = 600.80 (MB), peak = 600.80 (MB)
Total wire length = 155234 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 64650 um.
Total wire length on LAYER met2 = 62664 um.
Total wire length on LAYER met3 = 13363 um.
Total wire length on LAYER met4 = 14270 um.
Total wire length on LAYER met5 = 285 um.
Total number of vias = 27004.
Up-via summary (total 27004):.

------------------------
 FR_MASTERSLICE        0
            li1    11580
           met1    13881
           met2     1142
           met3      395
           met4        6
------------------------
                   27004


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 1277 violations.
    elapsed time = 00:00:08, memory = 600.80 (MB).
    Completing 20% with 1277 violations.
    elapsed time = 00:00:16, memory = 600.80 (MB).
    Completing 30% with 1277 violations.
    elapsed time = 00:00:16, memory = 600.80 (MB).
    Completing 40% with 1096 violations.
    elapsed time = 00:00:27, memory = 600.80 (MB).
    Completing 50% with 1096 violations.
    elapsed time = 00:00:32, memory = 600.80 (MB).
    Completing 60% with 1055 violations.
    elapsed time = 00:00:43, memory = 600.80 (MB).
    Completing 70% with 1055 violations.
    elapsed time = 00:00:56, memory = 600.80 (MB).
    Completing 80% with 1056 violations.
    elapsed time = 00:00:57, memory = 600.80 (MB).
    Completing 90% with 1056 violations.
    elapsed time = 00:01:16, memory = 600.80 (MB).
    Completing 100% with 999 violations.
    elapsed time = 00:01:16, memory = 600.80 (MB).
[INFO DRT-0199]   Number of violations = 1194.
Viol/Layer        met1   met2   met3   met4
Metal Spacing      152     43      0      0
Min Hole            12      0      0      0
Recheck             12      4    179      0
Short              755     36      0      1
[INFO DRT-0267] cpu time = 00:01:17, elapsed time = 00:01:17, memory = 600.80 (MB), peak = 600.80 (MB)
Total wire length = 154727 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 64457 um.
Total wire length on LAYER met2 = 62339 um.
Total wire length on LAYER met3 = 13365 um.
Total wire length on LAYER met4 = 14275 um.
Total wire length on LAYER met5 = 288 um.
Total number of vias = 26772.
Up-via summary (total 26772):.

------------------------
 FR_MASTERSLICE        0
            li1    11580
           met1    13666
           met2     1141
           met3      379
           met4        6
------------------------
                   26772


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 1194 violations.
    elapsed time = 00:00:17, memory = 600.80 (MB).
    Completing 20% with 1194 violations.
    elapsed time = 00:00:18, memory = 600.80 (MB).
    Completing 30% with 1194 violations.
    elapsed time = 00:00:18, memory = 600.80 (MB).
    Completing 40% with 857 violations.
    elapsed time = 00:00:43, memory = 600.80 (MB).
    Completing 50% with 857 violations.
    elapsed time = 00:00:43, memory = 600.80 (MB).
    Completing 60% with 488 violations.
    elapsed time = 00:00:48, memory = 600.80 (MB).
    Completing 70% with 488 violations.
    elapsed time = 00:00:51, memory = 600.80 (MB).
    Completing 80% with 302 violations.
    elapsed time = 00:00:51, memory = 600.80 (MB).
    Completing 90% with 302 violations.
    elapsed time = 00:01:05, memory = 600.80 (MB).
    Completing 100% with 97 violations.
    elapsed time = 00:01:05, memory = 600.80 (MB).
[INFO DRT-0199]   Number of violations = 97.
Viol/Layer        met1    via   met2   met3
Cut Spacing          0      1      0      0
Metal Spacing       15      0     11      2
Short               58      0     10      0
[INFO DRT-0267] cpu time = 00:01:06, elapsed time = 00:01:06, memory = 600.80 (MB), peak = 600.80 (MB)
Total wire length = 154431 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 61980 um.
Total wire length on LAYER met2 = 61865 um.
Total wire length on LAYER met3 = 15663 um.
Total wire length on LAYER met4 = 14633 um.
Total wire length on LAYER met5 = 288 um.
Total number of vias = 27126.
Up-via summary (total 27126):.

------------------------
 FR_MASTERSLICE        0
            li1    11580
           met1    13645
           met2     1478
           met3      417
           met4        6
------------------------
                   27126


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 97 violations.
    elapsed time = 00:00:01, memory = 600.80 (MB).
    Completing 20% with 97 violations.
    elapsed time = 00:00:01, memory = 600.80 (MB).
    Completing 30% with 97 violations.
    elapsed time = 00:00:01, memory = 600.80 (MB).
    Completing 40% with 86 violations.
    elapsed time = 00:00:12, memory = 600.80 (MB).
    Completing 50% with 86 violations.
    elapsed time = 00:00:12, memory = 600.80 (MB).
    Completing 60% with 60 violations.
    elapsed time = 00:00:12, memory = 600.80 (MB).
    Completing 70% with 60 violations.
    elapsed time = 00:00:14, memory = 600.80 (MB).
    Completing 80% with 52 violations.
    elapsed time = 00:00:14, memory = 600.80 (MB).
    Completing 90% with 52 violations.
    elapsed time = 00:00:20, memory = 600.80 (MB).
    Completing 100% with 38 violations.
    elapsed time = 00:00:20, memory = 600.80 (MB).
[INFO DRT-0199]   Number of violations = 38.
Viol/Layer        met1   met2
Metal Spacing        6      1
Short               29      2
[INFO DRT-0267] cpu time = 00:00:20, elapsed time = 00:00:20, memory = 600.80 (MB), peak = 600.80 (MB)
Total wire length = 154431 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 61866 um.
Total wire length on LAYER met2 = 61831 um.
Total wire length on LAYER met3 = 15792 um.
Total wire length on LAYER met4 = 14651 um.
Total wire length on LAYER met5 = 288 um.
Total number of vias = 27136.
Up-via summary (total 27136):.

------------------------
 FR_MASTERSLICE        0
            li1    11580
           met1    13646
           met2     1486
           met3      418
           met4        6
------------------------
                   27136


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 38 violations.
    elapsed time = 00:00:00, memory = 600.80 (MB).
    Completing 20% with 38 violations.
    elapsed time = 00:00:00, memory = 600.80 (MB).
    Completing 30% with 38 violations.
    elapsed time = 00:00:00, memory = 600.80 (MB).
    Completing 40% with 37 violations.
    elapsed time = 00:00:07, memory = 600.80 (MB).
    Completing 50% with 37 violations.
    elapsed time = 00:00:07, memory = 600.80 (MB).
    Completing 60% with 7 violations.
    elapsed time = 00:00:07, memory = 600.80 (MB).
    Completing 70% with 7 violations.
    elapsed time = 00:00:07, memory = 600.80 (MB).
    Completing 80% with 7 violations.
    elapsed time = 00:00:07, memory = 600.80 (MB).
    Completing 90% with 7 violations.
    elapsed time = 00:00:08, memory = 600.80 (MB).
    Completing 100% with 3 violations.
    elapsed time = 00:00:09, memory = 600.80 (MB).
[INFO DRT-0199]   Number of violations = 3.
Viol/Layer        met1
Short                3
[INFO DRT-0267] cpu time = 00:00:09, elapsed time = 00:00:09, memory = 600.80 (MB), peak = 615.24 (MB)
Total wire length = 154419 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 61797 um.
Total wire length on LAYER met2 = 61813 um.
Total wire length on LAYER met3 = 15867 um.
Total wire length on LAYER met4 = 14651 um.
Total wire length on LAYER met5 = 288 um.
Total number of vias = 27155.
Up-via summary (total 27155):.

------------------------
 FR_MASTERSLICE        0
            li1    11580
           met1    13649
           met2     1502
           met3      418
           met4        6
------------------------
                   27155


[INFO DRT-0195] Start 6th optimization iteration.
    Completing 10% with 3 violations.
    elapsed time = 00:00:00, memory = 600.80 (MB).
    Completing 20% with 3 violations.
    elapsed time = 00:00:00, memory = 600.80 (MB).
    Completing 30% with 3 violations.
    elapsed time = 00:00:00, memory = 600.80 (MB).
    Completing 40% with 3 violations.
    elapsed time = 00:00:01, memory = 600.80 (MB).
    Completing 50% with 3 violations.
    elapsed time = 00:00:01, memory = 600.80 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:01, memory = 600.80 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:01, memory = 600.80 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:01, memory = 600.80 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:01, memory = 600.80 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:01, memory = 600.80 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 600.80 (MB), peak = 615.24 (MB)
Total wire length = 154418 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 61784 um.
Total wire length on LAYER met2 = 61814 um.
Total wire length on LAYER met3 = 15878 um.
Total wire length on LAYER met4 = 14651 um.
Total wire length on LAYER met5 = 288 um.
Total number of vias = 27158.
Up-via summary (total 27158):.

------------------------
 FR_MASTERSLICE        0
            li1    11580
           met1    13648
           met2     1506
           met3      418
           met4        6
------------------------
                   27158


[INFO DRT-0198] Complete detail routing.
Total wire length = 154418 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 61784 um.
Total wire length on LAYER met2 = 61814 um.
Total wire length on LAYER met3 = 15878 um.
Total wire length on LAYER met4 = 14651 um.
Total wire length on LAYER met5 = 288 um.
Total number of vias = 27158.
Up-via summary (total 27158):.

------------------------
 FR_MASTERSLICE        0
            li1    11580
           met1    13648
           met2     1506
           met3      418
           met4        6
------------------------
                   27158


[INFO DRT-0267] cpu time = 00:06:04, elapsed time = 00:06:04, memory = 600.80 (MB), peak = 615.24 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
Writing OpenROAD database to '/openlane/designs/sv_core/runs/RUN_2023.04.27_21.17.24/results/routing/core.odb'…
Writing netlist to '/openlane/designs/sv_core/runs/RUN_2023.04.27_21.17.24/results/routing/core.nl.v'…
Writing powered netlist to '/openlane/designs/sv_core/runs/RUN_2023.04.27_21.17.24/results/routing/core.pnl.v'…
Writing layout to '/openlane/designs/sv_core/runs/RUN_2023.04.27_21.17.24/results/routing/core.def'…
