<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Mon Mar  6 21:53:03 2023" VIVADOVERSION="2022.2">

  <SYSTEMINFO ARCH="zynq" BOARD="digilentinc.com:zedboard:part0:1.1" DEVICE="7z020" NAME="Block_Diagram" PACKAGE="clg484" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="I" NAME="GCLK" SIGIS="undef" SIGNAME="External_Ports_GCLK">
      <CONNECTIONS>
        <CONNECTION INSTANCE="blinky_0" PORT="GCLK"/>
        <CONNECTION INSTANCE="UART_RX_Master_0" PORT="clk"/>
        <CONNECTION INSTANCE="UART_TX_user_logic_0" PORT="clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="LD0" SIGIS="undef" SIGNAME="blinky_0_LD0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="blinky_0" PORT="LD0"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="RX" SIGIS="undef" SIGNAME="External_Ports_RX">
      <CONNECTIONS>
        <CONNECTION INSTANCE="UART_RX_Master_0" PORT="RX"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="TX" SIGIS="undef" SIGNAME="UART_TX_user_logic_0_TX">
      <CONNECTIONS>
        <CONNECTION INSTANCE="UART_TX_user_logic_0" PORT="TX"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="BTND" SIGIS="undef" SIGNAME="External_Ports_BTND">
      <CONNECTIONS>
        <CONNECTION INSTANCE="util_vector_logic_0" PORT="Op1"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="1" FULLNAME="/UART_RX_Master_0" HWVERSION="1.0" INSTANCE="UART_RX_Master_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="UART_RX_Master" VLNV="xilinx.com:module_ref:UART_RX_Master:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="baud_rate" VALUE="9600"/>
        <PARAMETER NAME="clock_freq" VALUE="100000000"/>
        <PARAMETER NAME="Component_Name" VALUE="Block_Diagram_UART_RX_Master_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="RX" SIGIS="undef" SIGNAME="External_Ports_RX">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="RX"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_GCLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="GCLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_vector_logic_0" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="RX_data" RIGHT="0" SIGIS="undef" SIGNAME="UART_RX_Master_0_RX_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UART_TX_user_logic_0" PORT="tx_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="error" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/UART_TX_user_logic_0" HWVERSION="1.0" INSTANCE="UART_TX_user_logic_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="UART_TX_user_logic" VLNV="xilinx.com:module_ref:UART_TX_user_logic:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="baud_rate" VALUE="9600"/>
        <PARAMETER NAME="clock_freq" VALUE="100000000"/>
        <PARAMETER NAME="data_bytes" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="Block_Diagram_UART_TX_user_logic_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_GCLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="GCLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_vector_logic_0" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="tx_data" RIGHT="0" SIGIS="undef" SIGNAME="UART_RX_Master_0_RX_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UART_RX_Master_0" PORT="RX_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sending" SIGIS="undef"/>
        <PORT DIR="O" NAME="TX" SIGIS="undef" SIGNAME="UART_TX_user_logic_0_TX">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="TX"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/blinky_0" HWVERSION="1.0" INSTANCE="blinky_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="blinky" VLNV="xilinx.com:module_ref:blinky:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Block_Diagram_blinky_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="GCLK" SIGIS="undef" SIGNAME="External_Ports_GCLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="GCLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LD0" SIGIS="undef" SIGNAME="blinky_0_LD0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="LD0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/util_vector_logic_0" HWVERSION="2.0" INSTANCE="util_vector_logic_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="Block_Diagram_util_vector_logic_0_0"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_notgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_BTND">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="BTND"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UART_RX_Master_0" PORT="reset_n"/>
            <CONNECTION INSTANCE="UART_TX_user_logic_0" PORT="reset_n"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
