Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Mar 29 15:11:00 2020
| Host         : Tony-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file eight_bit_counter_timing_summary_routed.rpt -pb eight_bit_counter_timing_summary_routed.pb -rpx eight_bit_counter_timing_summary_routed.rpx -warn_on_violation
| Design       : eight_bit_counter
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.589        0.000                      0                    8        0.233        0.000                      0                    8        4.500        0.000                       0                     9  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.589        0.000                      0                    8        0.233        0.000                      0                    8        4.500        0.000                       0                     9  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.589ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.233ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.589ns  (required time - arrival time)
  Source:                 BIT2/FF/FF1/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BIT6/FF/FF1/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.385ns  (logic 0.842ns (35.309%)  route 1.543ns (64.691%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.659ns = ( 14.659 - 10.000 ) 
    Source Clock Delay      (SCD):    5.099ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.914     3.370    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.466 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.633     5.099    BIT2/FF/FF1/clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  BIT2/FF/FF1/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.419     5.518 r  BIT2/FF/FF1/Q_reg/Q
                         net (fo=6, routed)           0.873     6.391    BIT4/FF/FF1/Q_OBUF[1]
    SLICE_X0Y15          LUT6 (Prop_lut6_I1_O)        0.299     6.690 r  BIT4/FF/FF1/Q_i_2__0/O
                         net (fo=3, routed)           0.670     7.360    BIT4/FF/FF1/f_4
    SLICE_X0Y6           LUT2 (Prop_lut2_I0_O)        0.124     7.484 r  BIT4/FF/FF1/Q_i_1__2/O
                         net (fo=1, routed)           0.000     7.484    BIT6/FF/FF1/D_0
    SLICE_X0Y6           FDRE                                         r  BIT6/FF/FF1/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         1.386    11.386 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.663    13.048    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.139 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.519    14.659    BIT6/FF/FF1/clk_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  BIT6/FF/FF1/Q_reg/C
                         clock pessimism              0.420    15.079    
                         clock uncertainty           -0.035    15.044    
    SLICE_X0Y6           FDRE (Setup_fdre_C_D)        0.029    15.073    BIT6/FF/FF1/Q_reg
  -------------------------------------------------------------------
                         required time                         15.073    
                         arrival time                          -7.484    
  -------------------------------------------------------------------
                         slack                                  7.589    

Slack (MET) :             7.594ns  (required time - arrival time)
  Source:                 BIT2/FF/FF1/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BIT8/FF1/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.382ns  (logic 0.842ns (35.353%)  route 1.540ns (64.647%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.659ns = ( 14.659 - 10.000 ) 
    Source Clock Delay      (SCD):    5.099ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.914     3.370    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.466 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.633     5.099    BIT2/FF/FF1/clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  BIT2/FF/FF1/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.419     5.518 r  BIT2/FF/FF1/Q_reg/Q
                         net (fo=6, routed)           0.873     6.391    BIT4/FF/FF1/Q_OBUF[1]
    SLICE_X0Y15          LUT6 (Prop_lut6_I1_O)        0.299     6.690 r  BIT4/FF/FF1/Q_i_2__0/O
                         net (fo=3, routed)           0.667     7.357    BIT7/FF/FF1/f_4
    SLICE_X0Y6           LUT4 (Prop_lut4_I1_O)        0.124     7.481 r  BIT7/FF/FF1/Q_i_1__0/O
                         net (fo=1, routed)           0.000     7.481    BIT8/FF1/D
    SLICE_X0Y6           FDRE                                         r  BIT8/FF1/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         1.386    11.386 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.663    13.048    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.139 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.519    14.659    BIT8/FF1/clk_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  BIT8/FF1/Q_reg/C
                         clock pessimism              0.420    15.079    
                         clock uncertainty           -0.035    15.044    
    SLICE_X0Y6           FDRE (Setup_fdre_C_D)        0.031    15.075    BIT8/FF1/Q_reg
  -------------------------------------------------------------------
                         required time                         15.075    
                         arrival time                          -7.481    
  -------------------------------------------------------------------
                         slack                                  7.594    

Slack (MET) :             7.594ns  (required time - arrival time)
  Source:                 BIT2/FF/FF1/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BIT7/FF/FF1/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.382ns  (logic 0.842ns (35.356%)  route 1.540ns (64.644%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.659ns = ( 14.659 - 10.000 ) 
    Source Clock Delay      (SCD):    5.099ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.914     3.370    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.466 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.633     5.099    BIT2/FF/FF1/clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  BIT2/FF/FF1/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.419     5.518 r  BIT2/FF/FF1/Q_reg/Q
                         net (fo=6, routed)           0.873     6.391    BIT4/FF/FF1/Q_OBUF[1]
    SLICE_X0Y15          LUT6 (Prop_lut6_I1_O)        0.299     6.690 r  BIT4/FF/FF1/Q_i_2__0/O
                         net (fo=3, routed)           0.666     7.357    BIT6/FF/FF1/f_4
    SLICE_X0Y6           LUT3 (Prop_lut3_I1_O)        0.124     7.481 r  BIT6/FF/FF1/Q_i_1__1/O
                         net (fo=1, routed)           0.000     7.481    BIT7/FF/FF1/D_0
    SLICE_X0Y6           FDRE                                         r  BIT7/FF/FF1/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         1.386    11.386 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.663    13.048    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.139 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.519    14.659    BIT7/FF/FF1/clk_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  BIT7/FF/FF1/Q_reg/C
                         clock pessimism              0.420    15.079    
                         clock uncertainty           -0.035    15.044    
    SLICE_X0Y6           FDRE (Setup_fdre_C_D)        0.031    15.075    BIT7/FF/FF1/Q_reg
  -------------------------------------------------------------------
                         required time                         15.075    
                         arrival time                          -7.481    
  -------------------------------------------------------------------
                         slack                                  7.594    

Slack (MET) :             7.684ns  (required time - arrival time)
  Source:                 BIT1/FF/FF1/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BIT1/FF/FF1/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.310ns  (logic 0.580ns (25.110%)  route 1.730ns (74.890%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.654ns = ( 14.654 - 10.000 ) 
    Source Clock Delay      (SCD):    5.099ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.914     3.370    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.466 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.633     5.099    BIT1/FF/FF1/clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  BIT1/FF/FF1/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.456     5.555 r  BIT1/FF/FF1/Q_reg/Q
                         net (fo=7, routed)           1.730     7.285    BIT1/FF/FF1/Q_OBUF[0]
    SLICE_X0Y14          LUT2 (Prop_lut2_I1_O)        0.124     7.409 r  BIT1/FF/FF1/Q_i_2/O
                         net (fo=1, routed)           0.000     7.409    BIT1/FF/FF1/D_0
    SLICE_X0Y14          FDRE                                         r  BIT1/FF/FF1/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         1.386    11.386 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.663    13.048    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.139 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.514    14.654    BIT1/FF/FF1/clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  BIT1/FF/FF1/Q_reg/C
                         clock pessimism              0.445    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X0Y14          FDRE (Setup_fdre_C_D)        0.029    15.093    BIT1/FF/FF1/Q_reg
  -------------------------------------------------------------------
                         required time                         15.093    
                         arrival time                          -7.409    
  -------------------------------------------------------------------
                         slack                                  7.684    

Slack (MET) :             7.704ns  (required time - arrival time)
  Source:                 BIT1/FF/FF1/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BIT2/FF/FF1/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.336ns  (logic 0.606ns (25.944%)  route 1.730ns (74.056%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.654ns = ( 14.654 - 10.000 ) 
    Source Clock Delay      (SCD):    5.099ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.914     3.370    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.466 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.633     5.099    BIT1/FF/FF1/clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  BIT1/FF/FF1/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.456     5.555 r  BIT1/FF/FF1/Q_reg/Q
                         net (fo=7, routed)           1.730     7.285    BIT1/FF/FF1/Q_OBUF[0]
    SLICE_X0Y14          LUT3 (Prop_lut3_I0_O)        0.150     7.435 r  BIT1/FF/FF1/Q_i_1__6/O
                         net (fo=1, routed)           0.000     7.435    BIT2/FF/FF1/D_0
    SLICE_X0Y14          FDRE                                         r  BIT2/FF/FF1/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         1.386    11.386 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.663    13.048    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.139 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.514    14.654    BIT2/FF/FF1/clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  BIT2/FF/FF1/Q_reg/C
                         clock pessimism              0.445    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X0Y14          FDRE (Setup_fdre_C_D)        0.075    15.139    BIT2/FF/FF1/Q_reg
  -------------------------------------------------------------------
                         required time                         15.139    
                         arrival time                          -7.435    
  -------------------------------------------------------------------
                         slack                                  7.704    

Slack (MET) :             8.379ns  (required time - arrival time)
  Source:                 BIT2/FF/FF1/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BIT5/FF/FF1/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.588ns  (logic 0.718ns (45.202%)  route 0.870ns (54.798%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.653ns = ( 14.653 - 10.000 ) 
    Source Clock Delay      (SCD):    5.099ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.914     3.370    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.466 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.633     5.099    BIT2/FF/FF1/clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  BIT2/FF/FF1/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.419     5.518 r  BIT2/FF/FF1/Q_reg/Q
                         net (fo=6, routed)           0.870     6.389    BIT4/FF/FF1/Q_OBUF[1]
    SLICE_X0Y15          LUT6 (Prop_lut6_I1_O)        0.299     6.688 r  BIT4/FF/FF1/Q_i_1__3/O
                         net (fo=1, routed)           0.000     6.688    BIT5/FF/FF1/D
    SLICE_X0Y15          FDRE                                         r  BIT5/FF/FF1/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         1.386    11.386 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.663    13.048    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.139 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.513    14.653    BIT5/FF/FF1/clk_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  BIT5/FF/FF1/Q_reg/C
                         clock pessimism              0.420    15.073    
                         clock uncertainty           -0.035    15.038    
    SLICE_X0Y15          FDRE (Setup_fdre_C_D)        0.029    15.067    BIT5/FF/FF1/Q_reg
  -------------------------------------------------------------------
                         required time                         15.067    
                         arrival time                          -6.688    
  -------------------------------------------------------------------
                         slack                                  8.379    

Slack (MET) :             8.517ns  (required time - arrival time)
  Source:                 BIT3/FF/FF1/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BIT4/FF/FF1/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.479ns  (logic 0.580ns (39.229%)  route 0.899ns (60.771%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.654ns = ( 14.654 - 10.000 ) 
    Source Clock Delay      (SCD):    5.099ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.914     3.370    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.466 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.633     5.099    BIT3/FF/FF1/clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  BIT3/FF/FF1/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.456     5.555 r  BIT3/FF/FF1/Q_reg/Q
                         net (fo=5, routed)           0.899     6.454    BIT3/FF/FF1/Q_OBUF[0]
    SLICE_X0Y14          LUT5 (Prop_lut5_I0_O)        0.124     6.578 r  BIT3/FF/FF1/Q_i_1__4/O
                         net (fo=1, routed)           0.000     6.578    BIT4/FF/FF1/D_1
    SLICE_X0Y14          FDRE                                         r  BIT4/FF/FF1/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         1.386    11.386 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.663    13.048    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.139 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.514    14.654    BIT4/FF/FF1/clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  BIT4/FF/FF1/Q_reg/C
                         clock pessimism              0.445    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X0Y14          FDRE (Setup_fdre_C_D)        0.031    15.095    BIT4/FF/FF1/Q_reg
  -------------------------------------------------------------------
                         required time                         15.095    
                         arrival time                          -6.578    
  -------------------------------------------------------------------
                         slack                                  8.517    

Slack (MET) :             8.718ns  (required time - arrival time)
  Source:                 BIT3/FF/FF1/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BIT3/FF/FF1/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.278ns  (logic 0.580ns (45.383%)  route 0.698ns (54.617%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.654ns = ( 14.654 - 10.000 ) 
    Source Clock Delay      (SCD):    5.099ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.914     3.370    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.466 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.633     5.099    BIT3/FF/FF1/clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  BIT3/FF/FF1/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.456     5.555 r  BIT3/FF/FF1/Q_reg/Q
                         net (fo=5, routed)           0.698     6.253    BIT2/FF/FF1/Q_OBUF[1]
    SLICE_X0Y14          LUT4 (Prop_lut4_I3_O)        0.124     6.377 r  BIT2/FF/FF1/Q_i_1__5/O
                         net (fo=1, routed)           0.000     6.377    BIT3/FF/FF1/D_0
    SLICE_X0Y14          FDRE                                         r  BIT3/FF/FF1/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         1.386    11.386 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.663    13.048    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.139 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.514    14.654    BIT3/FF/FF1/clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  BIT3/FF/FF1/Q_reg/C
                         clock pessimism              0.445    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X0Y14          FDRE (Setup_fdre_C_D)        0.031    15.095    BIT3/FF/FF1/Q_reg
  -------------------------------------------------------------------
                         required time                         15.095    
                         arrival time                          -6.377    
  -------------------------------------------------------------------
                         slack                                  8.718    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 BIT4/FF/FF1/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BIT5/FF/FF1/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (55.044%)  route 0.152ns (44.956%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.212ns
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.564ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.794     1.018    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.044 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.591     1.634    BIT4/FF/FF1/clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  BIT4/FF/FF1/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.141     1.775 r  BIT4/FF/FF1/Q_reg/Q
                         net (fo=4, routed)           0.152     1.927    BIT4/FF/FF1/Q_reg_0[0]
    SLICE_X0Y15          LUT6 (Prop_lut6_I0_O)        0.045     1.972 r  BIT4/FF/FF1/Q_i_1__3/O
                         net (fo=1, routed)           0.000     1.972    BIT5/FF/FF1/D
    SLICE_X0Y15          FDRE                                         r  BIT5/FF/FF1/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.412     0.412 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.912     1.323    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.352 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.860     2.212    BIT5/FF/FF1/clk_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  BIT5/FF/FF1/Q_reg/C
                         clock pessimism             -0.564     1.648    
    SLICE_X0Y15          FDRE (Hold_fdre_C_D)         0.091     1.739    BIT5/FF/FF1/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.739    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 BIT2/FF/FF1/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BIT3/FF/FF1/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.227ns (64.722%)  route 0.124ns (35.278%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.213ns
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.579ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.794     1.018    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.044 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.591     1.634    BIT2/FF/FF1/clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  BIT2/FF/FF1/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.128     1.762 r  BIT2/FF/FF1/Q_reg/Q
                         net (fo=6, routed)           0.124     1.886    BIT2/FF/FF1/Q_reg_0[0]
    SLICE_X0Y14          LUT4 (Prop_lut4_I0_O)        0.099     1.985 r  BIT2/FF/FF1/Q_i_1__5/O
                         net (fo=1, routed)           0.000     1.985    BIT3/FF/FF1/D_0
    SLICE_X0Y14          FDRE                                         r  BIT3/FF/FF1/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.412     0.412 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.912     1.323    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.352 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.861     2.213    BIT3/FF/FF1/clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  BIT3/FF/FF1/Q_reg/C
                         clock pessimism             -0.579     1.634    
    SLICE_X0Y14          FDRE (Hold_fdre_C_D)         0.092     1.726    BIT3/FF/FF1/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.726    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 BIT7/FF/FF1/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BIT7/FF/FF1/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.186ns (49.774%)  route 0.188ns (50.226%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.218ns
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.580ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.794     1.018    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.044 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.595     1.638    BIT7/FF/FF1/clk_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  BIT7/FF/FF1/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.141     1.779 r  BIT7/FF/FF1/Q_reg/Q
                         net (fo=3, routed)           0.188     1.967    BIT6/FF/FF1/Q_reg_0[0]
    SLICE_X0Y6           LUT3 (Prop_lut3_I2_O)        0.045     2.012 r  BIT6/FF/FF1/Q_i_1__1/O
                         net (fo=1, routed)           0.000     2.012    BIT7/FF/FF1/D_0
    SLICE_X0Y6           FDRE                                         r  BIT7/FF/FF1/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.412     0.412 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.912     1.323    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.352 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.866     2.218    BIT7/FF/FF1/clk_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  BIT7/FF/FF1/Q_reg/C
                         clock pessimism             -0.580     1.638    
    SLICE_X0Y6           FDRE (Hold_fdre_C_D)         0.092     1.730    BIT7/FF/FF1/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.730    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 BIT6/FF/FF1/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BIT8/FF1/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.549%)  route 0.197ns (51.451%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.218ns
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.580ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.794     1.018    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.044 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.595     1.638    BIT6/FF/FF1/clk_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  BIT6/FF/FF1/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.141     1.779 r  BIT6/FF/FF1/Q_reg/Q
                         net (fo=4, routed)           0.197     1.977    BIT7/FF/FF1/Q_OBUF[0]
    SLICE_X0Y6           LUT4 (Prop_lut4_I2_O)        0.045     2.022 r  BIT7/FF/FF1/Q_i_1__0/O
                         net (fo=1, routed)           0.000     2.022    BIT8/FF1/D
    SLICE_X0Y6           FDRE                                         r  BIT8/FF1/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.412     0.412 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.912     1.323    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.352 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.866     2.218    BIT8/FF1/clk_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  BIT8/FF1/Q_reg/C
                         clock pessimism             -0.580     1.638    
    SLICE_X0Y6           FDRE (Hold_fdre_C_D)         0.092     1.730    BIT8/FF1/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.730    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 BIT6/FF/FF1/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BIT6/FF/FF1/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.204%)  route 0.208ns (52.796%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.218ns
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.580ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.794     1.018    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.044 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.595     1.638    BIT6/FF/FF1/clk_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  BIT6/FF/FF1/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.141     1.779 r  BIT6/FF/FF1/Q_reg/Q
                         net (fo=4, routed)           0.208     1.987    BIT4/FF/FF1/Q_OBUF[4]
    SLICE_X0Y6           LUT2 (Prop_lut2_I1_O)        0.045     2.032 r  BIT4/FF/FF1/Q_i_1__2/O
                         net (fo=1, routed)           0.000     2.032    BIT6/FF/FF1/D_0
    SLICE_X0Y6           FDRE                                         r  BIT6/FF/FF1/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.412     0.412 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.912     1.323    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.352 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.866     2.218    BIT6/FF/FF1/clk_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  BIT6/FF/FF1/Q_reg/C
                         clock pessimism             -0.580     1.638    
    SLICE_X0Y6           FDRE (Hold_fdre_C_D)         0.091     1.729    BIT6/FF/FF1/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.729    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 BIT2/FF/FF1/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BIT4/FF/FF1/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.227ns (51.977%)  route 0.210ns (48.023%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.213ns
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.579ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.794     1.018    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.044 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.591     1.634    BIT2/FF/FF1/clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  BIT2/FF/FF1/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.128     1.762 r  BIT2/FF/FF1/Q_reg/Q
                         net (fo=6, routed)           0.210     1.972    BIT3/FF/FF1/Q_reg_0[1]
    SLICE_X0Y14          LUT5 (Prop_lut5_I3_O)        0.099     2.071 r  BIT3/FF/FF1/Q_i_1__4/O
                         net (fo=1, routed)           0.000     2.071    BIT4/FF/FF1/D_1
    SLICE_X0Y14          FDRE                                         r  BIT4/FF/FF1/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.412     0.412 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.912     1.323    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.352 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.861     2.213    BIT4/FF/FF1/clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  BIT4/FF/FF1/Q_reg/C
                         clock pessimism             -0.579     1.634    
    SLICE_X0Y14          FDRE (Hold_fdre_C_D)         0.092     1.726    BIT4/FF/FF1/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.726    
                         arrival time                           2.071    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 BIT2/FF/FF1/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BIT2/FF/FF1/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.226ns (39.522%)  route 0.346ns (60.478%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.213ns
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.579ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.794     1.018    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.044 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.591     1.634    BIT2/FF/FF1/clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  BIT2/FF/FF1/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.128     1.762 r  BIT2/FF/FF1/Q_reg/Q
                         net (fo=6, routed)           0.346     2.108    BIT1/FF/FF1/Q_reg_0[0]
    SLICE_X0Y14          LUT3 (Prop_lut3_I2_O)        0.098     2.206 r  BIT1/FF/FF1/Q_i_1__6/O
                         net (fo=1, routed)           0.000     2.206    BIT2/FF/FF1/D_0
    SLICE_X0Y14          FDRE                                         r  BIT2/FF/FF1/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.412     0.412 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.912     1.323    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.352 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.861     2.213    BIT2/FF/FF1/clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  BIT2/FF/FF1/Q_reg/C
                         clock pessimism             -0.579     1.634    
    SLICE_X0Y14          FDRE (Hold_fdre_C_D)         0.107     1.741    BIT2/FF/FF1/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           2.206    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.883ns  (arrival time - required time)
  Source:                 BIT1/FF/FF1/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BIT1/FF/FF1/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.974ns  (logic 0.186ns (19.100%)  route 0.788ns (80.900%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.213ns
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.579ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.794     1.018    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.044 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.591     1.634    BIT1/FF/FF1/clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  BIT1/FF/FF1/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.141     1.775 r  BIT1/FF/FF1/Q_reg/Q
                         net (fo=7, routed)           0.788     2.563    BIT1/FF/FF1/Q_OBUF[0]
    SLICE_X0Y14          LUT2 (Prop_lut2_I1_O)        0.045     2.608 r  BIT1/FF/FF1/Q_i_2/O
                         net (fo=1, routed)           0.000     2.608    BIT1/FF/FF1/D_0
    SLICE_X0Y14          FDRE                                         r  BIT1/FF/FF1/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.412     0.412 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.912     1.323    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.352 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.861     2.213    BIT1/FF/FF1/clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  BIT1/FF/FF1/Q_reg/C
                         clock pessimism             -0.579     1.634    
    SLICE_X0Y14          FDRE (Hold_fdre_C_D)         0.091     1.725    BIT1/FF/FF1/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.725    
                         arrival time                           2.608    
  -------------------------------------------------------------------
                         slack                                  0.883    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y14    BIT1/FF/FF1/Q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y14    BIT2/FF/FF1/Q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y14    BIT3/FF/FF1/Q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y14    BIT4/FF/FF1/Q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y15    BIT5/FF/FF1/Q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y6     BIT6/FF/FF1/Q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y6     BIT7/FF/FF1/Q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y6     BIT8/FF1/Q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y14    BIT1/FF/FF1/Q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y14    BIT2/FF/FF1/Q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y14    BIT3/FF/FF1/Q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y14    BIT4/FF/FF1/Q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y6     BIT6/FF/FF1/Q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y6     BIT7/FF/FF1/Q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y6     BIT8/FF1/Q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    BIT5/FF/FF1/Q_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y14    BIT1/FF/FF1/Q_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y14    BIT2/FF/FF1/Q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y6     BIT6/FF/FF1/Q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y6     BIT7/FF/FF1/Q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y6     BIT8/FF1/Q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    BIT5/FF/FF1/Q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y14    BIT1/FF/FF1/Q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y14    BIT2/FF/FF1/Q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y14    BIT3/FF/FF1/Q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y14    BIT4/FF/FF1/Q_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y14    BIT1/FF/FF1/Q_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y14    BIT2/FF/FF1/Q_reg/C



