Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Mar 28 20:25:08 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_total_control_sets_placed.rpt
| Design       : top_total
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    88 |
|    Minimum number of control sets                        |    88 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   232 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    88 |
| >= 0 to < 4        |    12 |
| >= 4 to < 6        |    12 |
| >= 6 to < 8        |    48 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |    10 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |             333 |          107 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             571 |          189 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------+----------------------------------------------------------------------+--------------------------------------------------------+------------------+----------------+--------------+
|                      Clock Signal                      |                             Enable Signal                            |                    Set/Reset Signal                    | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------------------+----------------------------------------------------------------------+--------------------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG                                         | U_TOP_UART_FIFO/U_UART/U_UART/U_UART_RX/rx_data_next[3]              | reset_IBUF                                             |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                         | U_TOP_UART_FIFO/U_UART/U_UART/U_UART_RX/rx_data_next[1]              | reset_IBUF                                             |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                         | U_TOP_UART_FIFO/U_UART/U_UART/U_UART_RX/rx_data_next[0]              | reset_IBUF                                             |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                         | U_TOP_UART_FIFO/U_UART/U_UART/U_UART_RX/rx_data_next[7]              | reset_IBUF                                             |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                         | U_TOP_UART_FIFO/U_UART/U_UART/U_UART_RX/rx_data_next[6]              | reset_IBUF                                             |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                         | U_TOP_UART_FIFO/U_UART/U_UART/U_UART_TX/tx_next                      | reset_IBUF                                             |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                         | U_TOP_UART_FIFO/U_UART/U_UART/U_UART_RX/rx_data_next[2]              | reset_IBUF                                             |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                         | U_TOP_UART_FIFO/U_UART/U_UART/U_UART_RX/rx_data_next[4]              | reset_IBUF                                             |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                         | U_TOP_DIST/U_TOP_DISTANCE/U_CU/trig_reg_i_1_n_0                      | reset_IBUF                                             |                1 |              1 |         1.00 |
|  U_TOP_DIST/U_FND_CON/u_clk_divider/CLK                |                                                                      | reset_IBUF                                             |                1 |              2 |         2.00 |
|  U_TOP_HUMID_TEMP/u_fnd_con/u_clk_divider/CLK          |                                                                      | reset_IBUF                                             |                1 |              2 |         2.00 |
|  U_TOP_STW_W/U_STOPWATCH/u_fnd_ctrl/u_clk_divider/CLK  |                                                                      | reset_IBUF                                             |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG                                         | U_TOP_UART_FIFO/U_PRINT_GEN/U_PRINT_TIME/busy_reg_0                  | reset_IBUF                                             |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                         | U_TOP_UART_FIFO/U_PRINT_GEN/U_PRINT_TIME/prefix_idx[3]_i_1__1_n_0    | reset_IBUF                                             |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                         | U_TOP_UART_FIFO/U_FIFO_TX/U_FIFO_CU/full_reg_reg_1[0]                | reset_IBUF                                             |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                         | U_TOP_UART_FIFO/U_UART/U_UART/U_UART_TX/tx_done_reg_reg_0[0]         | reset_IBUF                                             |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                         | U_TOP_UART_FIFO/U_PRINT_GEN/U_PRINT_DIST/prefix_idx[3]_i_1_n_0       | reset_IBUF                                             |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                                         | U_TOP_UART_FIFO/U_UART/U_UART/U_UART_TX/FSM_onehot_state[3]_i_1_n_0  | reset_IBUF                                             |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                         | U_TOP_UART_FIFO/U_UART/U_UART/U_UART_TX/tick_count_next              | reset_IBUF                                             |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                         | U_TOP_UART_FIFO/U_UART/U_UART/U_UART_RX/rx_done_reg_reg_0[0]         | reset_IBUF                                             |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                         | U_TOP_UART_FIFO/U_PRINT_GEN/U_PRINT_TH/prefix_idx[3]_i_1__0_n_0      | reset_IBUF                                             |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                                         | U_TOP_STW_W/U_STOPWATCH/U_StopWatch_CU/FSM_onehot_state_reg[2]_3[0]  | U_TOP_STW_W/U_STOPWATCH/u_stopwatch_dp/u_clk_div/AR[0] |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG                                         | U_TOP_STW_W/U_STOPWATCH/u_watch1_dp/u_time_min/E[0]                  | U_TOP_STW_W/U_STOPWATCH/u_watch1_dp/u_clk_div/AR[0]    |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG                                         | U_TOP_UART_FIFO/U_UART/U_UART/U_UART_RX/tick_count_next              | reset_IBUF                                             |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG                                         | U_TOP_HUMID_TEMP/u_main/U_SENSOR_CON/data_count_next                 | reset_IBUF                                             |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG                                         | U_TOP_STW_W/U_STOPWATCH/u_watch1_dp/u_time_sec/tick_reg_reg_0[0]     | U_TOP_STW_W/U_STOPWATCH/u_watch1_dp/u_clk_div/AR[0]    |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG                                         | U_TOP_STW_W/U_STOPWATCH/U_StopWatch_CU/FSM_onehot_state_reg[2]_1[0]  | U_TOP_STW_W/U_STOPWATCH/u_stopwatch_dp/u_clk_div/AR[0] |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG                                         | U_TOP_STW_W/U_STOPWATCH/U_StopWatch_CU/FSM_onehot_state_reg[2]_2[0]  | U_TOP_STW_W/U_STOPWATCH/u_stopwatch_dp/u_clk_div/AR[0] |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG                                         | U_TOP_STW_W/U_STOPWATCH/u_watch1_dp/u_time_msec/E[0]                 | U_TOP_STW_W/U_STOPWATCH/u_watch1_dp/u_clk_div/AR[0]    |                2 |              6 |         3.00 |
|  U_TOP_STW_W/U_STOPWATCH/u_btn_min/r_1khz_reg_n_0      |                                                                      | U_TOP_STW_W/U_STOPWATCH/u_watch1_dp/u_clk_div/AR[0]    |                2 |              7 |         3.50 |
|  U_TOP_STW_W/U_STOPWATCH/u_btn_sec/r_1khz_reg_n_0      |                                                                      | U_TOP_STW_W/U_STOPWATCH/u_watch1_dp/u_clk_div/AR[0]    |                1 |              7 |         7.00 |
|  U_TOP_STW_W/U_STOPWATCH/u_btn_db_clear/r_1khz_reg_n_0 |                                                                      | U_TOP_STW_W/U_STOPWATCH/u_stopwatch_dp/u_clk_div/AR[0] |                1 |              7 |         7.00 |
|  U_TOP_STW_W/U_STOPWATCH/u_btn_db_run/r_1khz           |                                                                      | U_TOP_STW_W/U_STOPWATCH/u_stopwatch_dp/u_clk_div/AR[0] |                2 |              7 |         3.50 |
|  U_TOP_STW_W/U_STOPWATCH/u_btn_hour/r_1khz_reg_n_0     |                                                                      | U_TOP_STW_W/U_STOPWATCH/u_watch1_dp/u_clk_div/AR[0]    |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                                         | U_TOP_UART_FIFO/U_FIFO_RX/U_FIFO_CU/wptr_reg_reg[1]_0[0]             | reset_IBUF                                             |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                                         | U_TOP_UART_FIFO/U_FIFO_RX/U_FIFO_CU/wptr_reg_reg[1]_2[0]             | reset_IBUF                                             |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                                         | U_TOP_STW_W/U_STOPWATCH/U_StopWatch_CU/FSM_onehot_state_reg[2]_0[0]  | U_TOP_STW_W/U_STOPWATCH/u_stopwatch_dp/u_clk_div/AR[0] |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG                                         | U_TOP_STW_W/U_STOPWATCH/u_watch1_dp/u_clk_div/E[0]                   | U_TOP_STW_W/U_STOPWATCH/u_watch1_dp/u_clk_div/AR[0]    |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                                         | U_TOP_UART_FIFO/U_PRINT_GEN/U_PRINT_DIST/next_busy                   | reset_IBUF                                             |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                                         | U_TOP_UART_FIFO/U_PRINT_GEN/U_PRINT_TH/tx_data[6]_i_1__1_n_0         | reset_IBUF                                             |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                                         | U_TOP_UART_FIFO/U_PRINT_GEN/U_PRINT_TIME/next_busy                   | reset_IBUF                                             |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                                         | U_TOP_UART_FIFO/U_FIFO_TX/U_FIFO_CU/E[0]                             | reset_IBUF                                             |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                                         | U_TOP_UART_FIFO/U_FIFO_TX/U_FIFO_CU/wptr_reg_reg[1]_1[0]             | reset_IBUF                                             |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG                                         | U_TOP_UART_FIFO/U_FIFO_TX/U_FIFO_CU/wptr_reg_reg[1]_2[0]             | reset_IBUF                                             |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                                         | U_TOP_UART_FIFO/U_FIFO_TX/U_FIFO_CU/wptr_reg_reg[1]_3[0]             | reset_IBUF                                             |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                                         | U_TOP_UART_FIFO/U_FIFO_TX/U_FIFO_CU/wptr_reg_reg[1]_6[0]             | reset_IBUF                                             |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG                                         | U_TOP_UART_FIFO/U_FIFO_TX/U_FIFO_CU/wptr_reg_reg[1]_7[0]             | reset_IBUF                                             |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG                                         | U_TOP_UART_FIFO/U_FIFO_TX/U_FIFO_CU/wptr_reg_reg[1]_5[0]             | reset_IBUF                                             |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG                                         | U_TOP_UART_FIFO/U_FIFO_TX/U_FIFO_CU/wptr_reg_reg[1]_4[0]             | reset_IBUF                                             |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG                                         | U_TOP_UART_FIFO/U_FIFO_TX/U_FIFO_CU/wptr_reg_reg[1]_0[0]             | reset_IBUF                                             |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                                         | U_TOP_UART_FIFO/U_FIFO_TX/U_FIFO_CU/wptr_reg_reg[3]_0[0]             | reset_IBUF                                             |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG                                         | U_TOP_UART_FIFO/U_FIFO_TX/U_FIFO_CU/wptr_reg_reg[0]_1[0]             | reset_IBUF                                             |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG                                         | U_TOP_UART_FIFO/U_FIFO_TX/U_FIFO_CU/wptr_reg_reg[3]_2[0]             | reset_IBUF                                             |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                                         | U_TOP_UART_FIFO/U_FIFO_TX/U_FIFO_CU/wptr_reg_reg[3]_1[0]             | reset_IBUF                                             |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG                                         | U_TOP_UART_FIFO/U_FIFO_TX/U_FIFO_CU/wptr_reg_reg[0]_3[0]             | reset_IBUF                                             |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG                                         | U_TOP_UART_FIFO/U_FIFO_TX/U_FIFO_CU/wptr_reg_reg[0]_0[0]             | reset_IBUF                                             |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                                         | U_TOP_UART_FIFO/U_FIFO_TX/U_FIFO_CU/wptr_reg_reg[0]_2[0]             | reset_IBUF                                             |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                                         | U_TOP_UART_FIFO/U_UART/U_UART/U_UART_TX/temp_data_next               | reset_IBUF                                             |                7 |              7 |         1.00 |
|  clk_IBUF_BUFG                                         | U_TOP_UART_FIFO/U_FIFO_RX/U_FIFO_CU/wptr_reg_reg[0]_1[0]             | reset_IBUF                                             |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG                                         | U_TOP_UART_FIFO/U_FIFO_RX/U_FIFO_CU/E[0]                             | reset_IBUF                                             |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG                                         | U_TOP_UART_FIFO/U_FIFO_RX/U_FIFO_CU/wptr_reg_reg[1]_5[0]             | reset_IBUF                                             |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                                         | U_TOP_UART_FIFO/U_FIFO_RX/U_FIFO_CU/wptr_reg_reg[1]_1[0]             | reset_IBUF                                             |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG                                         | U_TOP_UART_FIFO/U_FIFO_RX/U_FIFO_CU/wptr_reg_reg[1]_8[0]             | reset_IBUF                                             |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                                         | U_TOP_UART_FIFO/U_FIFO_RX/U_FIFO_CU/wptr_reg_reg[0]_0[0]             | reset_IBUF                                             |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG                                         | U_TOP_UART_FIFO/U_FIFO_RX/U_FIFO_CU/wptr_reg_reg[1]_4[0]             | reset_IBUF                                             |                7 |              7 |         1.00 |
|  clk_IBUF_BUFG                                         | U_TOP_UART_FIFO/U_FIFO_RX/U_FIFO_CU/wptr_reg_reg[1]_7[0]             | reset_IBUF                                             |                4 |              7 |         1.75 |
|  clk_IBUF_BUFG                                         | U_TOP_UART_FIFO/U_FIFO_RX/U_FIFO_CU/wptr_reg_reg[1]_6[0]             | reset_IBUF                                             |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                                         | U_TOP_UART_FIFO/U_FIFO_RX/U_FIFO_CU/wptr_reg_reg[0]_3[0]             | reset_IBUF                                             |                5 |              7 |         1.40 |
|  clk_IBUF_BUFG                                         | U_TOP_UART_FIFO/U_FIFO_RX/U_FIFO_CU/wptr_reg_reg[3]_1[0]             | reset_IBUF                                             |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                                         | U_TOP_UART_FIFO/U_FIFO_RX/U_FIFO_CU/wptr_reg_reg[1]_3[0]             | reset_IBUF                                             |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG                                         | U_TOP_UART_FIFO/U_FIFO_RX/U_FIFO_CU/wptr_reg_reg[0]_2[0]             | reset_IBUF                                             |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG                                         | U_TOP_UART_FIFO/U_FIFO_RX/U_FIFO_CU/wptr_reg_reg[3]_0[0]             | reset_IBUF                                             |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG                                         | U_TOP_HUMID_TEMP/u_main/U_SENSOR_CON/FSM_onehot_state_reg[7]_i_1_n_0 | reset_IBUF                                             |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                                         | U_TOP_DIST/U_TOP_DISTANCE/U_CU/E[0]                                  | reset_IBUF                                             |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG                                         | U_TOP_UART_FIFO/U_PRINT_GEN/U_PRINT_DIST/next_stored_distance        | reset_IBUF                                             |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG                                         | U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_reg[8]_i_1_n_0               | reset_IBUF                                             |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG                                         | U_TOP_UART_FIFO/U_PRINT_GEN/U_PRINT_DIST/ones[3]_i_1_n_0             | reset_IBUF                                             |                5 |             11 |         2.20 |
|  clk_IBUF_BUFG                                         | U_TOP_HUMID_TEMP/u_main/U_SENSOR_CON/counter_next                    | reset_IBUF                                             |                5 |             15 |         3.00 |
|  clk_IBUF_BUFG                                         | U_TOP_UART_FIFO/U_PRINT_GEN/U_PRINT_TH/humid_reg[7]_i_1_n_0          | reset_IBUF                                             |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                                         | U_TOP_UART_FIFO/U_PRINT_GEN/U_PRINT_TH/humid_ones[3]_i_1_n_0         | reset_IBUF                                             |                8 |             16 |         2.00 |
|  clk_IBUF_BUFG                                         | U_TOP_UART_FIFO/U_PRINT_GEN/U_PRINT_TIME/next_sec                    | reset_IBUF                                             |                5 |             17 |         3.40 |
|  clk_IBUF_BUFG                                         | U_TOP_UART_FIFO/U_PRINT_GEN/U_PRINT_TIME/hour_tens[1]_i_1_n_0        | reset_IBUF                                             |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG                                         | U_TOP_STW_W/U_STOPWATCH/U_StopWatch_CU/E[0]                          | U_TOP_STW_W/U_STOPWATCH/u_stopwatch_dp/u_clk_div/AR[0] |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG                                         | U_TOP_DIST/U_TOP_DISTANCE/U_CU/counter_reg[31]_i_1_n_0               | reset_IBUF                                             |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG                                         | U_TOP_DIST/U_TOP_DISTANCE/U_CU/echo_counter_reg[31]_i_1_n_0          | reset_IBUF                                             |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG                                         |                                                                      | U_TOP_STW_W/U_STOPWATCH/u_stopwatch_dp/u_clk_div/AR[0] |               15 |             45 |         3.00 |
|  clk_IBUF_BUFG                                         |                                                                      | U_TOP_STW_W/U_STOPWATCH/u_watch1_dp/u_clk_div/AR[0]    |               23 |             83 |         3.61 |
|  clk_IBUF_BUFG                                         |                                                                      | reset_IBUF                                             |               58 |            163 |         2.81 |
+--------------------------------------------------------+----------------------------------------------------------------------+--------------------------------------------------------+------------------+----------------+--------------+


