{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 22 11:02:37 2013 " "Info: Processing started: Wed May 22 11:02:37 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CONT_MOD4_EX1 -c CONT_MOD4_EX1 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CONT_MOD4_EX1 -c CONT_MOD4_EX1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont_mod4_ex1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file cont_mod4_ex1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONT_MOD4_EX1-COMPORTAMENTAL " "Info: Found design unit 1: CONT_MOD4_EX1-COMPORTAMENTAL" {  } { { "CONT_MOD4_EX1.vhd" "" { Text "C:/Users/Thiago/Desktop/Work/CONT_MOD4_EX1/CONT_MOD4_EX1.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CONT_MOD4_EX1 " "Info: Found entity 1: CONT_MOD4_EX1" {  } { { "CONT_MOD4_EX1.vhd" "" { Text "C:/Users/Thiago/Desktop/Work/CONT_MOD4_EX1/CONT_MOD4_EX1.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_ERROR_IDENTIFIER_TYPE_DOES_NOT_MATCH_USAGE_AS_EXPECTED_TYPE" "CLK std_ulogic CONT_MOD4_EX1.vhd(16) " "Error (10476): VHDL error at CONT_MOD4_EX1.vhd(16): type of identifier \"CLK\" does not agree with its usage as \"std_ulogic\" type" {  } { { "CONT_MOD4_EX1.vhd" "" { Text "C:/Users/Thiago/Desktop/Work/CONT_MOD4_EX1/CONT_MOD4_EX1.vhd" 16 0 0 } }  } 0 10476 "VHDL error at %3!s!: type of identifier \"%1!s!\" does not agree with its usage as \"%2!s!\" type" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SUBPROGRAM_OBJECT_CLASS_MISMATCH" "s signal CONT_MOD4_EX1.vhd(16) " "Error (10559): VHDL Subprogram Call error at CONT_MOD4_EX1.vhd(16): actual for formal parameter \"s\" must be a \"signal\"" {  } { { "CONT_MOD4_EX1.vhd" "" { Text "C:/Users/Thiago/Desktop/Work/CONT_MOD4_EX1/CONT_MOD4_EX1.vhd" 16 0 0 } }  } 0 10559 "VHDL Subprogram Call error at %3!s!: actual for formal parameter \"%1!s!\" must be a \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 0 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 2 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "237 " "Error: Peak virtual memory: 237 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Wed May 22 11:02:37 2013 " "Error: Processing ended: Wed May 22 11:02:37 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Error: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
