// Seed: 2409687372
module module_0 (
    input  tri  id_0,
    input  wand id_1,
    output tri0 id_2,
    output tri1 id_3,
    output wor  id_4
);
  assign id_4 = -1;
  assign id_3 = -1 - -1'h0;
endmodule
module module_1 (
    input  wire  id_0,
    output tri0  id_1,
    input  tri0  id_2,
    input  uwire id_3,
    input  wire  id_4,
    output logic id_5
);
  initial id_5 = id_2;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_1,
      id_1,
      id_1
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    output wire id_0,
    output supply0 id_1,
    output tri1 id_2,
    output wor id_3,
    output supply0 id_4,
    output tri id_5,
    input tri1 id_6,
    output supply1 id_7,
    input wand id_8,
    input uwire id_9,
    input wor id_10,
    output tri1 id_11
);
  assign id_4 = id_6;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_4,
      id_5,
      id_1
  );
  assign modCall_1.id_0 = 0;
endmodule
