#include "xhci.h"
#include "heap.h"
#include "io.h"
#include "kprint.h"
#include "pci.h"
#include "scheduler.h"

#define klog(...)                                                                                  \
    do {                                                                                           \
        kinfo(__VA_ARGS__);                                                                        \
    } while (0);

#define error(...)                                                                                 \
    do {                                                                                           \
        kerror(__VA_ARGS__);                                                                       \
    } while (0);

const char     MSG0901[]      = "ERROR:XHCI PAGE SIZE";
const char     MSG0902[]      = "ERROR:XHCI WAIT TIMEOUT";
const char     MSG0903[]      = "UNKNOWN EVENT TYPE";
const uint32_t SPEED_XHCI[16] = {
    (uint32_t)-1, USB_FULLSPEED, USB_LOWSPEED, USB_HIGHSPEED, USB_SUPERSPEED, (uint32_t)-1,
    (uint32_t)-1, (uint32_t)-1,  (uint32_t)-1, (uint32_t)-1,  (uint32_t)-1,   (uint32_t)-1,
    (uint32_t)-1, (uint32_t)-1,  (uint32_t)-1, (uint32_t)-1,
};
USB_HUB_OPERATION XHCI_OPERARTION;

void InterruptXHCI(interrupt_frame_t *frame) {
    XHCI_CONTROLLER *controller = (XHCI_CONTROLLER *)USB_CTRL;
    while (XHCIProcessEvent(controller))
        ;
    /*
     * EHB bit is a W1C bit, Write 1 to clear
     *
     */
    controller->RR->IR[0].ERD = controller->RR->IR[0].ERD & (~0x7ULL);
}

void xhci_setup() {
    // Foreach device list
    pci_device_t *dvc = pci_find_class(0x0C0330);
    if (!dvc) { return; }
    SetupXHCIControllerPCI(dvc);
}

XHCI_CONTROLLER *SetupXHCIController(uint64_t bar) {
    XHCI_CONTROLLER *controller = (XHCI_CONTROLLER *)malloc(sizeof(XHCI_CONTROLLER));
    memset(controller, 0, sizeof(XHCI_CONTROLLER));
    controller->USB.TYPE = USB_TYPE_XHCI;
    controller->CR       = (XHCI_CAPABILITY *)(bar);
    controller->OR       = (XHCI_OPERATIONAL *)(bar + controller->CR->CL);
    controller->PR       = (XHCI_PORT *)(bar + controller->CR->CL + 0x400);
    controller->RR       = (XHCI_RUNTIME *)(bar + controller->CR->RRSO);
    controller->DR       = (uint32_t *)(bar + controller->CR->DBO);

    uint32_t sp1    = controller->CR->SP1;
    uint32_t cp1    = controller->CR->CP1;
    controller->SN  = (sp1 >> 0) & 0xFF;
    controller->IN  = (sp1 >> 8) & 0x7FF;
    controller->PN  = (sp1 >> 24) & 0xFF;
    controller->XEC = ((cp1 >> 16) & 0xFFFF) << 2;
    controller->CSZ = ((cp1 >> 2) & 0x0001);

    uint32_t pageSize = controller->OR->PS;
    if (pageSize != 1) {
        error(MSG0901);
        free(controller);
        return 0;
    }

    controller->USB.CPIP = XHCICreatePipe;
    controller->USB.XFER = XHCITransfer;

    return controller;
}

void XHCIQueueTRB(XHCI_TRANSFER_RING *ring, XHCI_TRANSFER_BLOCK *block) {
    if (ring->NID >= XHCI_RING_ITEMS - 1) {
        XHCI_TRB_LINK trb;
        memset(&trb, 0, sizeof(XHCI_TRB_LINK));
        trb.RSP  = (uint64_t)virt_to_phys((uint64_t)ring->RING) >> 4;
        trb.TYPE = TRB_LINK;
        trb.TC   = 1;
        XHCICopyTRB(ring, &trb.TRB);
        ring->NID  = 0;
        ring->CCS ^= 1;
    }
    XHCICopyTRB(ring, block);
    ring->NID++;
}

void XHCICopyTRB(XHCI_TRANSFER_RING *ring, XHCI_TRANSFER_BLOCK *element) {
    XHCI_TRANSFER_BLOCK *dst = ring->RING + ring->NID;
    dst->DATA[0]             = element->DATA[0];
    dst->DATA[1]             = element->DATA[1];
    dst->DATA[2]             = element->DATA[2];
    dst->DATA[3]             = element->DATA[3] | ring->CCS;
}

void XHCIDoorbell(XHCI_CONTROLLER *controller, uint32_t slot, uint32_t value) {
    controller->DR[slot] = value;
}

uint32_t XHCIProcessEvent(XHCI_CONTROLLER *controller) {
    // Check for event
    XHCI_TRANSFER_RING  *event = &controller->EVT;
    uint32_t             nid   = event->NID;
    XHCI_TRANSFER_BLOCK *trb   = event->RING + nid;
    if (trb->TYPE == 0) return 0;
    if ((trb->C != event->CCS)) return 0;

    // Process event
    uint32_t eventType = trb->TYPE;
    switch (eventType) {
    case TRB_TRANSFER:
    case TRB_COMMAND_COMPLETE: {
        XHCI_TRB_COMMAND_COMPLETION *cc       = (XHCI_TRB_COMMAND_COMPLETION *)trb;
        uint64_t                     ctp      = (uint64_t)phys_to_virt((uint64_t)cc->CTP);
        XHCI_TRANSFER_BLOCK         *firstTRB = (XHCI_TRANSFER_BLOCK *)((ctp >> 12) << 12);
        XHCI_TRB_TRANSFER_RING *ringTRB = (XHCI_TRB_TRANSFER_RING *)(firstTRB + XHCI_RING_ITEMS);
        XHCI_TRANSFER_RING     *ring    = (XHCI_TRANSFER_RING *)phys_to_virt(ringTRB->RING);
        uint32_t                eid     = ((cc->CTP & 0xFF0) >> 4) + 1;
        memcpy(&ring->EVT, trb, sizeof(XHCI_TRANSFER_BLOCK));
        ring->EID = eid;

        break;
    }
    case TRB_PORT_STATUS_CHANGE: {
        uint32_t port = ((trb->DATA[0] >> 24) & 0xFF) - 1;
        uint32_t psc  = controller->PR[port].PSC;
        // uint32_t pcl = (((psc & ~(XHCI_PORTSC_PED | XHCI_PORTSC_PR)) & ~(0x1E0)) | (0x20));
        uint32_t pcl = (((psc & ~(XHCI_PORTSC_PED | XHCI_PORTSC_PR)) & ~(0xF << 5)) | (1 << 5));
        controller->PR[port].PSC = pcl;
        break;
    }
    default: {
        klog(MSG0903);
    }
    }
    memset(trb, 0, sizeof(XHCI_TRANSFER_BLOCK));

    // Move ring index, notify xhci
    nid++;
    if (nid == XHCI_RING_ITEMS) {
        nid         = 0;
        event->CCS ^= 1;
    }
    event->NID                = nid;
    controller->RR->IR[0].ERD = (uint64_t)virt_to_phys((uint64_t)(event->RING + event->NID));
    return 1;
}

uint32_t XHCIWaitCompletion(XHCI_CONTROLLER *controller, XHCI_TRANSFER_RING *ring) {
    while (ring->EID != ring->NID) {
        __asm__ __volatile__("sti\n\tpause\n\t");
    }
    return ring->EVT.DATA[2] >> 24;
}

bool use_kthread = true;

int usb_kernel_thread(void *arg) {
    if (!use_kthread) { return 0; }

    klog("USB kernel thread is running");

    XHCI_CONTROLLER *controller = (XHCI_CONTROLLER *)USB_CTRL;

    loop {
        __asm__ __volatile__("pause");

        while (XHCIProcessEvent(controller))
            __asm__ __volatile__("pause");
    }

    return 0;
}

uint32_t ConfigureXHCI(XHCI_CONTROLLER *controller) {
    uint64_t physicalAddress = (uint64_t)alloc_frames(1);
    uint64_t virtualAddress  = (uint64_t)phys_to_virt(physicalAddress);

    controller->DVC = (uint64_t *)(virtualAddress + 0x000);
    controller->SEG = (XHCI_RING_SEGMENT *)(virtualAddress + 0x800);

    XHCICreateTransferRing(&controller->CMD);
    XHCICreateTransferRing(&controller->EVT);

    // Reset controller
    /*
    uint32_t reg = controller->OR->CMD;
    reg &= ~XHCI_CMD_INTE;
    reg &= ~XHCI_CMD_HSEE;
    reg &= ~XHCI_CMD_EWE;
    reg &= ~XHCI_CMD_RS;
    controller->OR->CMD = reg;
    while (!(controller->OR->STS & XHCI_STS_HCH)) __asm__ __volatile__("pause");
    controller->OR->CMD |= XHCI_CMD_HCRST;
    while (controller->OR->CMD & XHCI_CMD_HCRST) __asm__ __volatile__("pause");
    while (controller->OR->STS & XHCI_STS_CNR) __asm__ __volatile__("pause");
    */

    uint32_t reg = controller->OR->CMD;
    if (reg & XHCI_CMD_RS) {
        reg                 &= ~XHCI_CMD_RS;
        controller->OR->CMD  = reg;
        while (!(controller->OR->STS & XHCI_STS_HCH))
            __asm__ __volatile__("pause");
    }
    controller->OR->CMD = XHCI_CMD_HCRST;
    while (controller->OR->CMD & XHCI_CMD_HCRST)
        __asm__ __volatile__("pause");
    while (controller->OR->STS & XHCI_STS_CNR)
        __asm__ __volatile__("pause");

    controller->OR->CFG = controller->SN;
    controller->CMD.CCS = 1;
    controller->OR->CRC = (uint64_t)virt_to_phys((uint64_t)controller->CMD.RING) | 1;
    controller->OR->DCA = (uint64_t)virt_to_phys((uint64_t)controller->DVC);

    controller->SEG->A = (uint64_t)virt_to_phys((uint64_t)controller->EVT.RING);
    controller->SEG->S = XHCI_RING_ITEMS;

    controller->EVT.CCS        = 1;
    controller->RR->IR[0].IMOD = 0;
    // controller->RR->IR[0].IMAN |= 3; // Interrupt Enable & Interrupt Pending
    controller->RR->IR[0].TS  = 1;
    controller->RR->IR[0].ERS = (uint64_t)virt_to_phys((uint64_t)controller->SEG);
    controller->RR->IR[0].ERD = (uint64_t)virt_to_phys((uint64_t)controller->EVT.RING);

    reg          = controller->CR->SP2;
    uint32_t spb = (reg >> 21 & 0x1F) << 5 | reg >> 27;
    if (spb) {
        uint64_t  pageAddress = (uint64_t)alloc_frames(1);
        uint64_t *spba        = (uint64_t *)phys_to_virt(pageAddress);
        memset(spba, 0, 4096);
        for (uint32_t i = 0; i < spb; i++) {
            uint64_t pageAddress = (uint64_t)alloc_frames(1);
            memset((void *)phys_to_virt(pageAddress), 0, 4096);
            spba[i] = pageAddress;
        }
        controller->DVC[0] = (uint64_t)virt_to_phys((uint64_t)spba);
    }

    controller->OR->CMD |= XHCI_CMD_INTE;
    controller->OR->CMD |= XHCI_CMD_RS;

    // Find devices
    USB_HUB *hub = &controller->USB.RH;
    hub->CTRL    = &controller->USB;
    hub->PC      = controller->PN;
    hub->OP      = &XHCI_OPERARTION;

    open_interrupt;
    enable_scheduler();

    if (use_kthread) { create_kernel_thread(usb_kernel_thread, (void *)0, "XHCI", NULL, SIZE_MAX); }

    int count = USBEnumerate(hub);
    // xhci_free_pipes
    // if (count)
    //     return 0; // Success

    disable_scheduler();

    // No devices found - shutdown and free controller.
    error("XHCI NO DEVICE FOUND");
    // controller->OR->CMD &= ~XHCI_CMD_RS;
    // while (!(controller->OR->STS & XHCI_STS_HCH))
    //     __asm__ __volatile__("pause");

    return 0;

FAILED:;
    free_frame((uint64_t)physicalAddress);
    return 1;
}

void SetupXHCIControllerPCI(pci_device_t *dvc) {
    XHCI_OPERARTION.DTC = XHCIHUBDetect;
    XHCI_OPERARTION.RST = XHCIHUBReset;
    XHCI_OPERARTION.DCC = XHCIHUBDisconnect;

    uint64_t phys = dvc->bars[0].address;
    uint64_t bar  = (uint64_t)phys_to_virt(phys);
    page_map_range_to(get_kernel_pagedir(), phys, 0x4000, KERNEL_PTE_FLAGS);

    XHCI_CONTROLLER *controller = SetupXHCIController(bar);
    if (!controller) { return; }

    // pcie_set_msi(dvc, xhci);
    // register_interrupt_handler(xhci, InterruptXHCI, 0, 0x8E);

    USB_CTRL = (USB_CONTROLLER *)controller;

    if (ConfigureXHCI(controller)) { free(controller); }
}

uint32_t XHCICommand(XHCI_CONTROLLER *controller, XHCI_TRANSFER_BLOCK *trb) {
    XHCIQueueTRB(&controller->CMD, trb);
    controller->DR[0] = 0;
    return XHCIWaitCompletion(controller, &controller->CMD);
}

uint32_t XHCIHUBDetect(USB_HUB *hub, uint32_t port) {
    XHCI_CONTROLLER *controller = (XHCI_CONTROLLER *)hub->CTRL;
    return (controller->PR[port].PSC & XHCI_PORTSC_CCS);
}

uint32_t XHCIHUBReset(USB_HUB *hub, uint32_t port) {
    XHCI_CONTROLLER *controller = (XHCI_CONTROLLER *)hub->CTRL;
    if (!(controller->PR[port].PSC & XHCI_PORTSC_CCS)) return (uint32_t)-1;

    switch (((controller->PR[port].PSC >> 5) & 0xF)) {
    case PLS_U0: {
        // A USB 3 port - controller automatically performs reset
        break;
    }
    case PLS_POLLING: {
        // A USB 2 port - perform device reset
        controller->PR[port].PSC |= XHCI_PORTSC_PR;
        break;
    }
    default: return -1;
    }

    // Wait for device to complete reset and be enabled
    loop {
        uint32_t psc = controller->PR[port].PSC;
        if (!(psc & XHCI_PORTSC_CCS)) {
            // Device disconnected during reset
            return -1;
        }
        if (psc & XHCI_PORTSC_PED) {
            // Reset complete
            break;
        }
        __asm__ __volatile__("pause");
    }
    return SPEED_XHCI[(controller->PR[port].PSC >> 10) & 0xF];
}

uint32_t XHCIHUBDisconnect(USB_HUB *hub, uint32_t port) {
    // XXX - should turn the port power off.
    return 0;
}

uint64_t XHCICreateInputContext(USB_COMMON *usbdev, uint32_t maxepid) {
    XHCI_CONTROLLER            *controller = (XHCI_CONTROLLER *)usbdev->CTRL;
    uint64_t                    size = (sizeof(XHCI_INPUT_CONTROL_CONTEXT) << controller->CSZ) * 33;
    uint64_t                    icctx_phys = (uint64_t)alloc_frames(1);
    XHCI_INPUT_CONTROL_CONTEXT *icctx      = (XHCI_INPUT_CONTROL_CONTEXT *)phys_to_virt(icctx_phys);

    memset(icctx, 0, size);

    XHCI_SLOT_CONTEXT *sctx = (XHCI_SLOT_CONTEXT *)(icctx + (1ULL << controller->CSZ));
    sctx->CE                = maxepid;
    sctx->SPD               = usbdev->SPD + 1;

    // Set high-speed hub flags.
    if (usbdev->HUB->DEVICE) {
        USB_COMMON *hubdev = usbdev->HUB->DEVICE;
        if (usbdev->SPD == USB_LOWSPEED || usbdev->SPD == USB_FULLSPEED) {
            XHCI_PIPE *hpipe = (XHCI_PIPE *)hubdev->PIPE;
            if (hubdev->SPD == USB_HIGHSPEED) {
                sctx->TTID = hpipe->SID;
                sctx->TTP  = usbdev->PORT + 1;
            } else {
                XHCI_SLOT_CONTEXT *hsctx =
                    (XHCI_SLOT_CONTEXT *)(phys_to_virt((uint64_t)controller->DVC[hpipe->SID]));
                sctx->TTID = hsctx->TTID;
                sctx->TTP  = hsctx->TTP;
                sctx->TTT  = hsctx->TTT;
                sctx->IT   = hsctx->IT;
            }
        }
        uint32_t route = 0;
        while (usbdev->HUB->DEVICE) {
            route  <<= 4;
            route   |= (usbdev->PORT + 1) & 0xF;
            usbdev   = usbdev->HUB->DEVICE;
        }
        sctx->RS = route;
    }

    sctx->RHPN = usbdev->PORT + 1;
    return (uint64_t)icctx;
}

USB_PIPE *XHCICreatePipe(USB_COMMON *common, USB_PIPE *upipe, USB_ENDPOINT *epdesc) {
    if (!epdesc) {
        // Free
        if (upipe) {
            XHCI_PIPE *xpipe = (XHCI_PIPE *)upipe;
            free_frame((uint64_t)(uint64_t)virt_to_phys((uint64_t)xpipe->RING.RING));
            free(xpipe);
        }
        return 0;
    }
    if (!upipe) {
        XHCI_CONTROLLER *controller = (XHCI_CONTROLLER *)common->CTRL;
        uint8_t          eptype     = epdesc->AT & USB_ENDPOINT_XFER_TYPE;
        uint32_t         epid       = 1;
        if (epdesc->EA) {
            epid  = (epdesc->EA & 0x0f) << 1;
            epid += (epdesc->EA & USB_DIR_IN) ? 1 : 0;
        }

        XHCI_PIPE *pipe = (XHCI_PIPE *)malloc(sizeof(XHCI_PIPE));
        memset(pipe, 0, sizeof(XHCI_PIPE));
        USBD2P(&pipe->USB, common, epdesc);
        pipe->EPID = epid;
        XHCICreateTransferRing(&pipe->RING);
        pipe->RING.CCS = 1;

        // Allocate input context and initialize endpoint info
        XHCI_INPUT_CONTROL_CONTEXT *icctx =
            (XHCI_INPUT_CONTROL_CONTEXT *)XHCICreateInputContext(common, epid);
        icctx->ADD = 1 | (1 << epid);
        XHCI_ENDPOINT_CONTEXT *epctx =
            (XHCI_ENDPOINT_CONTEXT *)(icctx + ((pipe->EPID + 1ULL) << controller->CSZ));

        if (eptype == USB_ENDPOINT_XFER_INT) {
            // usb_get_period
            /*
            uint32_t period = epdesc->ITV;
            if (common->SPD != USB_HIGHSPEED)
            {
                if (period)
                {
                    // BSR period, x
                    uint16_t x = period;
                    period = 0;
                    while (!(x & (1 << 15)))
                    {
                        x <<= 1;
                        period++;
                    }
                }
            }
            else
            {
                period = (period <= 4) ? 0 : (period - 4);
            }
            epctx->ITV = period + 3;
            */
            epctx->ITV = 3;
        }
        epctx->EPT = eptype;

        if (eptype == USB_ENDPOINT_XFER_CONTROL) { epctx->EPT = EP_CONTROL; }

        epctx->MPSZ = pipe->USB.MPS;
        epctx->TRDP = (uint64_t)virt_to_phys((uint64_t)pipe->RING.RING) >> 4;
        epctx->DCS  = 1;
        epctx->ATL  = pipe->USB.MPS;

        if (pipe->EPID == 1) {
            if (common->HUB->DEVICE) {
                USB_HUB                    *hub = common->HUB;
                XHCI_TRB_CONFIGURE_ENDPOINT trb;
                uint32_t                    cc;
                // OUTPUTTEXT("CONFIGURE HUB");
                // Make sure parent hub is configured.
                XHCI_SLOT_CONTEXT          *hubsctx =
                    (XHCI_SLOT_CONTEXT *)phys_to_virt(controller->DVC[pipe->SID]);

                XHCI_INPUT_CONTROL_CONTEXT *icctx;
                XHCI_SLOT_CONTEXT          *sctx;

                if (hubsctx->SS == 3) // Configured
                {
                    // Already configured
                    goto HUB_CONFIG_OVER;
                }
                icctx      = (XHCI_INPUT_CONTROL_CONTEXT *)XHCICreateInputContext(hub->DEVICE, 1);
                icctx->ADD = 1;
                sctx       = (XHCI_SLOT_CONTEXT *)(icctx + (1ULL << controller->CSZ));
                sctx->HUB  = 1;
                sctx->PN   = hub->PC;

                memset(&trb, 0, sizeof(XHCI_TRB_CONFIGURE_ENDPOINT));
                trb.ICP  = (uint64_t)virt_to_phys((uint64_t)icctx);
                trb.TYPE = TRB_CONFIGURE_ENDPOINT;
                trb.SID  = pipe->SID;
                if (cc = XHCICommand(controller, &trb.TRB) != 1) {
                    error("CONFIGURE HUB FAILED");
                    goto FAILED;
                }

            HUB_CONFIG_OVER:;
            }

            // Enable slot
            XHCI_TRB_ENABLE_SLOT trb00;
            memset(&trb00, 0, sizeof(XHCI_TRB_ENABLE_SLOT));
            trb00.TYPE  = TRB_ENABLE_SLOT;
            uint32_t cc = XHCICommand(controller, &trb00.TRB);
            if (cc != 1) {
                error("ENABLE SLOT FAILED");
                goto FAILED;
            }
            uint32_t slot = controller->CMD.EVT.DATA[3] >> 24;

            uint32_t           size = (sizeof(XHCI_SLOT_CONTEXT) << controller->CSZ) * 32;
            XHCI_SLOT_CONTEXT *dev  = (XHCI_SLOT_CONTEXT *)phys_to_virt((uint64_t)alloc_frames(1));
            memset(dev, 0, size);
            controller->DVC[slot] = (uint64_t)virt_to_phys((uint64_t)dev);

            // Send SET_ADDRESS command
            // Send Address Device command
            XHCI_TRB_ADDRESS_DEVICE trb01;
            memset(&trb01, 0, sizeof(XHCI_TRB_ADDRESS_DEVICE));
            trb01.ICP  = (uint64_t)virt_to_phys((uint64_t)icctx) >> 4;
            trb01.TYPE = TRB_ADDRESS_DEVICE;
            trb01.SID  = slot;
            cc         = XHCICommand(controller, &trb01.TRB);
            if (cc != 1) {
                error("ADDRESS DEVICE FAILED");
                // Disable slot
                XHCI_TRB_DISABLE_SLOT trb02;
                memset(&trb02, 0, sizeof(XHCI_TRB_DISABLE_SLOT));
                trb02.TYPE = TRB_DISABLE_SLOT;
                trb02.SID  = slot;
                cc         = XHCICommand(controller, &trb02.TRB);
                if (cc != 1) {
                    error("DISABLE SLOT FAILED");
                    goto FAILED;
                }
                controller->DVC[slot] = 0;
                free_frame((uint64_t)virt_to_phys((uint64_t)dev));
                goto FAILED;
            }
            pipe->SID = slot;
            free_frame((uint64_t)virt_to_phys((uint64_t)dev));
        } else {
            XHCI_PIPE *defpipe = (XHCI_PIPE *)common->PIPE;
            pipe->SID          = defpipe->SID;
            // Send configure command
            XHCI_TRB_CONFIGURE_ENDPOINT trb;
            memset(&trb, 0, sizeof(XHCI_TRB_CONFIGURE_ENDPOINT));
            trb.ICP  = (uint64_t)virt_to_phys((uint64_t)icctx);
            trb.TYPE = TRB_CONFIGURE_ENDPOINT;
            trb.SID  = pipe->SID;
            uint32_t cc;
            if (cc = XHCICommand(controller, &trb.TRB) != 1) {
                error("CONFIGURE ENDPOINT FAILED");
                goto FAILED;
            }
        }
        free_frame((uint64_t)virt_to_phys((uint64_t)icctx));
        return &pipe->USB;

    FAILED:;
        free_frame((uint64_t)virt_to_phys((uint64_t)icctx));
        free_frame((uint64_t)virt_to_phys((uint64_t)pipe->RING.RING));
        free(pipe);
        return 0;
    }
    uint8_t  eptype = epdesc->AT & USB_ENDPOINT_XFER_TYPE;
    uint32_t oldmp  = upipe->MPS;
    USBD2P(upipe, common, epdesc);
    XHCI_PIPE       *pipe       = (XHCI_PIPE *)upipe;
    XHCI_CONTROLLER *controller = (XHCI_CONTROLLER *)upipe->CTRL;
    if (eptype != USB_ENDPOINT_XFER_CONTROL || upipe->MPS == oldmp) { return upipe; }

    // Max Packet has changed on control endpoint - update controller
    XHCI_INPUT_CONTROL_CONTEXT *in =
        (XHCI_INPUT_CONTROL_CONTEXT *)XHCICreateInputContext(common, 1);

    in->ADD                   = 2;
    XHCI_ENDPOINT_CONTEXT *ep = (XHCI_ENDPOINT_CONTEXT *)(in + (2ULL << controller->CSZ));
    ep->MPSZ                  = pipe->USB.MPS;

    /********************* Necssary? *********************/
    XHCI_SLOT_CONTEXT *slot   = (XHCI_SLOT_CONTEXT *)(in + (1ULL << controller->CSZ));
    uint32_t           port   = (slot->RHPN - 1);
    uint32_t           portsc = controller->PR[port].PSC;
    if (!(portsc & XHCI_PORTSC_CCS)) { return 0; }
    /********************* ********* *********************/

    XHCI_TRB_EVALUATE_CONTEXT trb;
    memset(&trb, 0, sizeof(XHCI_TRB_EVALUATE_CONTEXT));
    trb.ICP     = (uint64_t)virt_to_phys((uint64_t)in);
    trb.TYPE    = TRB_EVALUATE_CONTEXT;
    trb.SID     = pipe->SID;
    uint32_t cc = XHCICommand(controller, &trb.TRB);
    if (cc != 1) { error("CREATE PIPE:EVALUATE CONTROL ENDPOINT FAILED"); }
    free_frame((uint64_t)virt_to_phys((uint64_t)in));
    return upipe;
}

uint32_t XHCITransfer(USB_PIPE *pipe, USB_DEVICE_REQUEST *req, void *data, uint32_t xferlen,
                      uint32_t wait) {
    XHCI_PIPE          *xpipe      = (XHCI_PIPE *)pipe;
    XHCI_CONTROLLER    *controller = (XHCI_CONTROLLER *)pipe->CTRL;
    uint32_t            slotid     = xpipe->SID;
    XHCI_TRANSFER_RING *ring       = &xpipe->RING;
    if (req) {
        uint32_t dir = (req->T & 0x80) >> 7;
        if (req->C == USB_REQ_SET_ADDRESS) return 0;
        XHCI_TRB_SETUP_STAGE trb0;
        memset(&trb0, 0, sizeof(XHCI_TRB_SETUP_STAGE));
        // trb0.DATA = *req;
        memcpy(&trb0.DATA, req, sizeof(USB_DEVICE_REQUEST));
        trb0.TL   = 8;
        trb0.IDT  = 1;
        trb0.TYPE = TRB_SETUP_STAGE;
        trb0.TRT  = req->L ? (2 | dir) : 0;
        XHCIQueueTRB(ring, &trb0.TRB);
        if (req->L) {
            XHCI_TRB_DATA_STAGE trb1;
            memset(&trb1, 0, sizeof(XHCI_TRB_DATA_STAGE));
            trb1.DATA = (uint64_t)virt_to_phys((uint64_t)data);
            trb1.TL   = req->L;
            trb1.TYPE = TRB_DATA_STAGE;
            trb1.DIR  = dir;
            XHCIQueueTRB(ring, &trb1.TRB);
        }
        XHCI_TRB_STATUS_STAGE trb2;
        memset(&trb2, 0, sizeof(XHCI_TRB_STATUS_STAGE));
        trb2.TYPE = TRB_STATUS_STAGE;
        trb2.IOC  = 1;
        trb2.DIR  = 1 ^ dir;
        XHCIQueueTRB(ring, &trb2.TRB);
        controller->DR[slotid] = xpipe->EPID;
    } else {
        // XHCI Transfer Normal
        XHCI_TRB_NORMAL trb;
        memset(&trb, 0, sizeof(XHCI_TRB_NORMAL));
        trb.DATA = (uint64_t)virt_to_phys((uint64_t)data);
        trb.TL   = xferlen;
        trb.IOC  = 1;
        trb.TYPE = TRB_NORMAL;
        XHCIQueueTRB(ring, &trb.TRB);
        controller->DR[slotid] = xpipe->EPID;
    }
    uint32_t cc = 1;
    if (!wait) { cc = XHCIWaitCompletion(controller, ring); }
    if (cc != 1) { return cc; }
    return 0;
}

void XHCICreateTransferRing(XHCI_TRANSFER_RING *tr) {
    uint64_t pagePhysAddress = (uint64_t)alloc_frames(1);
    uint64_t pageAddress     = (uint64_t)phys_to_virt(pagePhysAddress);

    memset((void *)pageAddress, 0, 4096);
    tr->RING                     = (XHCI_TRANSFER_BLOCK *)pageAddress;
    XHCI_TRB_TRANSFER_RING *ring = (XHCI_TRB_TRANSFER_RING *)(tr->RING + XHCI_RING_ITEMS);
    ring->RING                   = (uint64_t)virt_to_phys((uint64_t)tr);
}
