Tu mÃ¡Å¡ upravenÃº verziu modulu **`ResetSync`** so **synchrÃ³nnym vÃ½stupom `resetn_sync`** (aktÃ­vny **LOW**) â€“ ÄastejÅ¡ie pouÅ¾Ã­vanÃ½ vo firemnÃ½ch Å¡ablÃ³nach:

---

## ğŸ“¦ `ResetSync.sv` â€“ vÃ½stup `resetn_sync` (aktÃ­vny LOW)

```systemverilog
//=============================================================================
// Modul: ResetSync
// Popis: BezpeÄnÃ¡ synchronizÃ¡cia asynchrÃ³nneho resetu do clock domÃ©ny.
// VÃ½stup je aktÃ­vny LOW: resetn_sync
//
// Parametre:
//   N_STAGES â€“ poÄet synchronizaÄnÃ½ch registrov (odporÃºÄanÃ©: 2 alebo 3)
//=============================================================================
module ResetSync #(
    parameter int N_STAGES = 2
) (
    input  logic clk,            // Clock signÃ¡l cieÄ¾ovej domÃ©ny
    input  logic resetn_async,   // AsynchrÃ³nny reset, aktÃ­vne LOW
    output logic resetn_sync     // SynchronizovanÃ½ reset, aktÃ­vne LOW
);

    // InternÃ½ synchronizaÄnÃ½ reÅ¥azec
    logic [N_STAGES-1:0] sync_reg;

    always_ff @(posedge clk or negedge resetn_async) begin
        if (!resetn_async)
            sync_reg <= '0;  // AsynchrÃ³nny reset znÃ­Å¾i vÅ¡etky bity na 0
        else
            sync_reg <= {sync_reg[N_STAGES-2:0], 1'b1};
    end

    // VÃ½stup: aktÃ­vny LOW reset
    assign resetn_sync = sync_reg[N_STAGES-1];

endmodule
```

---

## âœ… PouÅ¾itie v dizajne

```systemverilog
logic pixel_rstn_sync;

ResetSync #(.N_STAGES(2)) reset_sync_inst (
    .clk           (pixel_clk),
    .resetn_async  (RESET_N),
    .resetn_sync   (pixel_rstn_sync)
);
```

---

## ğŸ” Potom v logike:

```systemverilog
always_ff @(posedge pixel_clk) begin
    if (!pixel_rstn_sync) begin
        // reset logiky
    end else begin
        // beÅ¾nÃ¡ ÄinnosÅ¥
    end
end
```

---

Ak chceÅ¡, mÃ´Å¾em ti pridaÅ¥ aj:

* testbench na overenie synchronizÃ¡cie,
* podporu pre viac clock domÃ©n,
* alebo oboje verzie (`reset_sync` aj `resetn_sync`) ako `generate` bloky.

ChceÅ¡ pokraÄovaÅ¥ s testbenchom?
