Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 4a0dec0ee7ba40d6aaeec2e0ffdcfa49 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_cpu_behav xil_defaultlib.tb_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 16 for port readM [D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v:95]
WARNING: [VRFC 10-278] actual bit length 6 differs from formal bit length 1 for port func_code [D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v:108]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v:254]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v" Line 13. Module cpu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v" Line 119. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v" Line 192. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/RegisterFile.v" Line 22. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/ALU.v" Line 40. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v" Line 264. Module sign_extension doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v" Line 13. Module cpu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v" Line 119. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v" Line 192. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/RegisterFile.v" Line 22. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/ALU.v" Line 40. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v" Line 264. Module sign_extension doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.sign_extension
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.tb_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_cpu_behav
