--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

E:\software.engineer\ISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle
ise -v 3 -s 3 -n 3 -fastpaths -xml Scrambler.twx Scrambler.ncd -o Scrambler.twr
Scrambler.pcf

Design file:              Scrambler.ncd
Physical constraint file: Scrambler.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock Clk
------------------+------------+------------+------------+------------+------------------+--------+
                  |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source            | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------------+------------+------------+------------+------------+------------------+--------+
Reset             |    2.737(R)|      SLOW  |    0.577(R)|      SLOW  |Clk_BUFGP         |   0.000|
data_in           |    0.804(R)|      FAST  |   -0.003(R)|      SLOW  |Clk_BUFGP         |   0.000|
initial_seed<1>   |    0.832(R)|      FAST  |   -0.171(R)|      SLOW  |Clk_BUFGP         |   0.000|
initial_seed<2>   |    0.197(R)|      FAST  |    0.644(R)|      SLOW  |Clk_BUFGP         |   0.000|
initial_seed<3>   |    0.342(R)|      FAST  |    0.471(R)|      SLOW  |Clk_BUFGP         |   0.000|
initial_seed<4>   |    0.298(R)|      FAST  |    0.634(R)|      SLOW  |Clk_BUFGP         |   0.000|
initial_seed<5>   |    0.340(R)|      FAST  |    0.433(R)|      SLOW  |Clk_BUFGP         |   0.000|
initial_seed<6>   |    0.370(R)|      FAST  |    0.416(R)|      SLOW  |Clk_BUFGP         |   0.000|
initial_seed<7>   |    0.155(R)|      FAST  |    0.715(R)|      SLOW  |Clk_BUFGP         |   0.000|
tail_pad_length<0>|    3.372(R)|      SLOW  |   -1.186(R)|      FAST  |Clk_BUFGP         |   0.000|
tail_pad_length<1>|    3.391(R)|      SLOW  |   -1.228(R)|      FAST  |Clk_BUFGP         |   0.000|
tail_pad_length<2>|    3.204(R)|      SLOW  |   -1.025(R)|      FAST  |Clk_BUFGP         |   0.000|
tail_pad_length<3>|    3.235(R)|      SLOW  |   -1.046(R)|      FAST  |Clk_BUFGP         |   0.000|
tail_pad_length<4>|    3.175(R)|      SLOW  |   -1.069(R)|      FAST  |Clk_BUFGP         |   0.000|
tail_pad_length<5>|    3.124(R)|      SLOW  |   -1.043(R)|      FAST  |Clk_BUFGP         |   0.000|
tail_pad_length<6>|    3.388(R)|      SLOW  |   -1.185(R)|      FAST  |Clk_BUFGP         |   0.000|
tail_pad_length<7>|    3.167(R)|      SLOW  |   -1.052(R)|      FAST  |Clk_BUFGP         |   0.000|
------------------+------------+------------+------------+------------+------------------+--------+

Clock Clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
data_out    |         7.138(R)|      SLOW  |         3.779(R)|      FAST  |Clk_BUFGP         |   0.000|
length<0>   |         7.801(R)|      SLOW  |         4.238(R)|      FAST  |Clk_BUFGP         |   0.000|
length<1>   |         7.725(R)|      SLOW  |         4.203(R)|      FAST  |Clk_BUFGP         |   0.000|
length<2>   |         7.506(R)|      SLOW  |         4.035(R)|      FAST  |Clk_BUFGP         |   0.000|
length<3>   |         7.749(R)|      SLOW  |         4.215(R)|      FAST  |Clk_BUFGP         |   0.000|
length<4>   |         7.864(R)|      SLOW  |         4.296(R)|      FAST  |Clk_BUFGP         |   0.000|
length<5>   |         7.530(R)|      SLOW  |         4.072(R)|      FAST  |Clk_BUFGP         |   0.000|
length<6>   |         7.491(R)|      SLOW  |         4.042(R)|      FAST  |Clk_BUFGP         |   0.000|
length<7>   |         7.778(R)|      SLOW  |         4.238(R)|      FAST  |Clk_BUFGP         |   0.000|
length<8>   |         7.429(R)|      SLOW  |         3.956(R)|      FAST  |Clk_BUFGP         |   0.000|
length<9>   |         7.280(R)|      SLOW  |         3.875(R)|      FAST  |Clk_BUFGP         |   0.000|
length<10>  |         7.369(R)|      SLOW  |         3.931(R)|      FAST  |Clk_BUFGP         |   0.000|
length<11>  |         7.370(R)|      SLOW  |         3.932(R)|      FAST  |Clk_BUFGP         |   0.000|
rate<0>     |         7.750(R)|      SLOW  |         4.162(R)|      FAST  |Clk_BUFGP         |   0.000|
rate<1>     |         7.793(R)|      SLOW  |         4.200(R)|      FAST  |Clk_BUFGP         |   0.000|
rate<2>     |         7.779(R)|      SLOW  |         4.198(R)|      FAST  |Clk_BUFGP         |   0.000|
rate<3>     |         7.773(R)|      SLOW  |         4.192(R)|      FAST  |Clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |    4.705|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sat Jun 12 14:48:30 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 267 MB



