0.6
2018.2
Jun 14 2018
20:41:02
C:/Users/User/Downloads/My Files/EN3030_Circuits_and_Systems_Design/Digital_Systems/EN3030_Circuits_and_Systems_Design/ALU/ALU.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
C:/Users/User/Downloads/My Files/EN3030_Circuits_and_Systems_Design/Digital_Systems/EN3030_Circuits_and_Systems_Design/src/ALU.sv,1667588920,systemVerilog,,C:/Users/User/Downloads/My Files/EN3030_Circuits_and_Systems_Design/Digital_Systems/EN3030_Circuits_and_Systems_Design/src/Mux.sv,,ALU,,,,,,,,
C:/Users/User/Downloads/My Files/EN3030_Circuits_and_Systems_Design/Digital_Systems/EN3030_Circuits_and_Systems_Design/src/ALU_tb.sv,1667588415,systemVerilog,,,,ALU_tb,,,,,,,,
C:/Users/User/Downloads/My Files/EN3030_Circuits_and_Systems_Design/Digital_Systems/EN3030_Circuits_and_Systems_Design/src/Adder.sv,1667583514,systemVerilog,,C:/Users/User/Downloads/My Files/EN3030_Circuits_and_Systems_Design/Digital_Systems/EN3030_Circuits_and_Systems_Design/src/Full_Adder.sv,,Adder,,,,,,,,
C:/Users/User/Downloads/My Files/EN3030_Circuits_and_Systems_Design/Digital_Systems/EN3030_Circuits_and_Systems_Design/src/Full_Adder.sv,1667585747,systemVerilog,,C:/Users/User/Downloads/My Files/EN3030_Circuits_and_Systems_Design/Digital_Systems/EN3030_Circuits_and_Systems_Design/src/ALU.sv,,Full_Adder,,,,,,,,
C:/Users/User/Downloads/My Files/EN3030_Circuits_and_Systems_Design/Digital_Systems/EN3030_Circuits_and_Systems_Design/src/Mux.sv,1667583521,systemVerilog,,C:/Users/User/Downloads/My Files/EN3030_Circuits_and_Systems_Design/Digital_Systems/EN3030_Circuits_and_Systems_Design/src/ALU_tb.sv,,Mux,,,,,,,,
