

================================================================
== Vitis HLS Report for 'fpadd503_8'
================================================================
* Date:           Tue May 20 14:36:02 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.774 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       65|       65|  0.650 us|  0.650 us|   65|   65|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                               |                                     |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                    Instance                   |                Module               |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +-----------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_fpadd503_8_Pipeline_VITIS_LOOP_23_1_fu_18  |fpadd503_8_Pipeline_VITIS_LOOP_23_1  |       20|       20|  0.200 us|  0.200 us|   18|   18|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_fpadd503_8_Pipeline_VITIS_LOOP_28_2_fu_26  |fpadd503_8_Pipeline_VITIS_LOOP_28_2  |       20|       20|  0.200 us|  0.200 us|   18|   18|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_fpadd503_8_Pipeline_VITIS_LOOP_34_3_fu_35  |fpadd503_8_Pipeline_VITIS_LOOP_34_3  |       20|       20|  0.200 us|  0.200 us|   18|   18|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +-----------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    -|    1257|   2349|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    117|    -|
|Register         |        -|    -|       9|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    1266|   2466|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       1|      4|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------+-------------------------------------+---------+----+-----+-----+-----+
    |                    Instance                   |                Module               | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------------------+-------------------------------------+---------+----+-----+-----+-----+
    |grp_fpadd503_8_Pipeline_VITIS_LOOP_23_1_fu_18  |fpadd503_8_Pipeline_VITIS_LOOP_23_1  |        0|   0|  376|  752|    0|
    |grp_fpadd503_8_Pipeline_VITIS_LOOP_28_2_fu_26  |fpadd503_8_Pipeline_VITIS_LOOP_28_2  |        0|   0|  377|  771|    0|
    |grp_fpadd503_8_Pipeline_VITIS_LOOP_34_3_fu_35  |fpadd503_8_Pipeline_VITIS_LOOP_34_3  |        0|   0|  504|  826|    0|
    +-----------------------------------------------+-------------------------------------+---------+----+-----+-----+-----+
    |Total                                          |                                     |        0|   0| 1257| 2349|    0|
    +-----------------------------------------------+-------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |R_Z_address0  |  20|          4|    4|         16|
    |R_Z_ce0       |  20|          4|    1|          4|
    |R_Z_d0        |  20|          4|   64|        256|
    |R_Z_we0       |  20|          4|    1|          4|
    |ap_NS_fsm     |  37|          7|    1|          7|
    +--------------+----+-----------+-----+-----------+
    |Total         | 117|         23|   71|        287|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------+---+----+-----+-----------+
    |                            Name                            | FF| LUT| Bits| Const Bits|
    +------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                   |  6|   0|    6|          0|
    |grp_fpadd503_8_Pipeline_VITIS_LOOP_23_1_fu_18_ap_start_reg  |  1|   0|    1|          0|
    |grp_fpadd503_8_Pipeline_VITIS_LOOP_28_2_fu_26_ap_start_reg  |  1|   0|    1|          0|
    |grp_fpadd503_8_Pipeline_VITIS_LOOP_34_3_fu_35_ap_start_reg  |  1|   0|    1|          0|
    +------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                       |  9|   0|    9|          0|
    +------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|    fpadd503.8|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|    fpadd503.8|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|    fpadd503.8|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|    fpadd503.8|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|    fpadd503.8|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|    fpadd503.8|  return value|
|R_Z_address0  |  out|    4|   ap_memory|           R_Z|         array|
|R_Z_ce0       |  out|    1|   ap_memory|           R_Z|         array|
|R_Z_we0       |  out|    1|   ap_memory|           R_Z|         array|
|R_Z_d0        |  out|   64|   ap_memory|           R_Z|         array|
|R_Z_q0        |   in|   64|   ap_memory|           R_Z|         array|
|b_address0    |  out|    4|   ap_memory|             b|         array|
|b_ce0         |  out|    1|   ap_memory|             b|         array|
|b_q0          |   in|   64|   ap_memory|             b|         array|
+--------------+-----+-----+------------+--------------+--------------+

