// Seed: 2322044724
program module_0;
  uwire id_1;
  wor   id_3 = (1);
  assign id_1 = id_1;
  wire id_4;
  assign id_1 = 1'b0;
  initial begin : LABEL_0
    id_2 = id_4;
  end
endprogram
module module_1 (
    output wor id_0,
    input tri id_1
    , id_15,
    output supply1 id_2,
    output wand id_3,
    input supply0 id_4,
    output supply0 id_5,
    input supply1 id_6,
    input logic id_7,
    input supply0 id_8,
    input wand id_9,
    input uwire id_10,
    input tri0 id_11,
    input supply1 id_12,
    output wand id_13
);
  reg id_16;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  initial begin : LABEL_0
    for (id_15 = ~id_4; 1; id_5 = 1) #1;
    id_16 = new id_17;
    if (id_8) id_17 <= id_7;
    else begin : LABEL_0
      if (1)
        assert (1'b0);
        else disable id_18;
    end
  end
endmodule
