// Seed: 1786401127
module module_0;
  wire id_1;
endmodule
module module_1 (
    input tri1 id_0,
    input wire id_1,
    output tri0 id_2,
    output supply1 id_3,
    output wor id_4,
    output wor id_5,
    output tri0 id_6,
    input wire id_7,
    output wire id_8,
    id_19,
    input supply1 id_9,
    output tri1 id_10,
    input tri1 id_11,
    id_20,
    input wor id_12,
    input wor id_13,
    output uwire id_14,
    input uwire id_15,
    output tri1 id_16,
    input tri id_17
);
  if (('b0)) assign id_2 = (id_1 + id_15 ? 1 : -1);
  else wor id_21, id_22, id_23;
  assign id_22 = id_15;
  module_0 modCall_1 ();
  wire id_24, id_25, id_26;
endmodule : SymbolIdentifier
