// Seed: 1071674253
module module_0 (
    output tri0 id_0,
    output supply0 id_1
    , id_6,
    output tri0 id_2,
    input tri1 id_3,
    input tri1 id_4
);
  assign id_0 = id_6 ? 1 : 1;
  nor (id_0, id_3, id_4, id_6);
  module_2();
endmodule
module module_1 (
    input supply1 id_0,
    input wire id_1,
    output supply1 id_2,
    input supply0 id_3
);
  wor id_5 = 1, id_6;
  module_0(
      id_2, id_2, id_2, id_1, id_0
  );
endmodule
module module_2 ();
  wire id_2;
  always_ff @(posedge id_1 !== id_1 == id_2 or id_2 == id_1) begin
    $display(1);
  end
endmodule
