# Basic-Verilog-Practices
This repository is created for Basic verilog codes with Testbenches.
