<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.6"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>TRex: MDMA_Channel_TypeDef Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="Dino.png"/></td>
  <td id="projectalign">
   <div id="projectname">TRex<span id="projectnumber">&#160;1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.6 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle"><div class="title">MDMA_Channel_TypeDef Struct Reference<div class="ingroups"><a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32h743xx.html">Stm32h743xx</a> &raquo; <a class="el" href="group___peripheral__registers__structures.html">Peripheral_registers_structures</a></div></div></div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a982c5cd8456e40a13d46807b84fc3815"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_d_m_a___channel___type_def.html#a982c5cd8456e40a13d46807b84fc3815">CISR</a></td></tr>
<tr class="separator:a982c5cd8456e40a13d46807b84fc3815"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7bfea5002ccffd2fb7aed0106278b8ac"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_d_m_a___channel___type_def.html#a7bfea5002ccffd2fb7aed0106278b8ac">CIFCR</a></td></tr>
<tr class="separator:a7bfea5002ccffd2fb7aed0106278b8ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb421388460a6f91dc5a6a192d886912"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_d_m_a___channel___type_def.html#afb421388460a6f91dc5a6a192d886912">CESR</a></td></tr>
<tr class="separator:afb421388460a6f91dc5a6a192d886912"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e1322e27c40bf91d172f9673f205c97"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_d_m_a___channel___type_def.html#a5e1322e27c40bf91d172f9673f205c97">CCR</a></td></tr>
<tr class="separator:a5e1322e27c40bf91d172f9673f205c97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5cde523b810fab496eb0619abc06764d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_d_m_a___channel___type_def.html#a5cde523b810fab496eb0619abc06764d">CTCR</a></td></tr>
<tr class="separator:a5cde523b810fab496eb0619abc06764d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af72706f74d982d4aa25bcf77661dcb84"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_d_m_a___channel___type_def.html#af72706f74d982d4aa25bcf77661dcb84">CBNDTR</a></td></tr>
<tr class="separator:af72706f74d982d4aa25bcf77661dcb84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9ab99d74989193a551ecdde079dc3dd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_d_m_a___channel___type_def.html#af9ab99d74989193a551ecdde079dc3dd">CSAR</a></td></tr>
<tr class="separator:af9ab99d74989193a551ecdde079dc3dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71e8f327c2b32c5be85ed81c45cb63a1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_d_m_a___channel___type_def.html#a71e8f327c2b32c5be85ed81c45cb63a1">CDAR</a></td></tr>
<tr class="separator:a71e8f327c2b32c5be85ed81c45cb63a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7ce6e0c749889b748c178a5a6620192"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_d_m_a___channel___type_def.html#ad7ce6e0c749889b748c178a5a6620192">CBRUR</a></td></tr>
<tr class="separator:ad7ce6e0c749889b748c178a5a6620192"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef6e53be48d41df2ca64fbdda99295b0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_d_m_a___channel___type_def.html#aef6e53be48d41df2ca64fbdda99295b0">CLAR</a></td></tr>
<tr class="separator:aef6e53be48d41df2ca64fbdda99295b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86258fe5b0e7c64535b693d7f9d5fdcf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_d_m_a___channel___type_def.html#a86258fe5b0e7c64535b693d7f9d5fdcf">CTBR</a></td></tr>
<tr class="separator:a86258fe5b0e7c64535b693d7f9d5fdcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af86c61a5d38a4fc9cef942a12744486b"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_d_m_a___channel___type_def.html#af86c61a5d38a4fc9cef942a12744486b">RESERVED0</a></td></tr>
<tr class="separator:af86c61a5d38a4fc9cef942a12744486b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab51edd49cb9294ebe2db18fb5cf399dd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_d_m_a___channel___type_def.html#ab51edd49cb9294ebe2db18fb5cf399dd">CMAR</a></td></tr>
<tr class="separator:ab51edd49cb9294ebe2db18fb5cf399dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7162389c2b9f86cafe32624ff6d619b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_d_m_a___channel___type_def.html#ac7162389c2b9f86cafe32624ff6d619b">CMDR</a></td></tr>
<tr class="separator:ac7162389c2b9f86cafe32624ff6d619b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l00624">624</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="af72706f74d982d4aa25bcf77661dcb84" name="af72706f74d982d4aa25bcf77661dcb84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af72706f74d982d4aa25bcf77661dcb84">&#9670;&#160;</a></span>CBNDTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CBNDTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MDMA Channel x block number of data register, Address offset: 0x54 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l00631">631</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="ad7ce6e0c749889b748c178a5a6620192" name="ad7ce6e0c749889b748c178a5a6620192"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad7ce6e0c749889b748c178a5a6620192">&#9670;&#160;</a></span>CBRUR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CBRUR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MDMA channel x Block Repeat address Update register, Address offset: 0x60 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l00634">634</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a5e1322e27c40bf91d172f9673f205c97" name="a5e1322e27c40bf91d172f9673f205c97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e1322e27c40bf91d172f9673f205c97">&#9670;&#160;</a></span>CCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MDMA channel x control register, Address offset: 0x4C </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l00629">629</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a71e8f327c2b32c5be85ed81c45cb63a1" name="a71e8f327c2b32c5be85ed81c45cb63a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a71e8f327c2b32c5be85ed81c45cb63a1">&#9670;&#160;</a></span>CDAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CDAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MDMA channel x destination address register, Address offset: 0x5C </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l00633">633</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="afb421388460a6f91dc5a6a192d886912" name="afb421388460a6f91dc5a6a192d886912"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb421388460a6f91dc5a6a192d886912">&#9670;&#160;</a></span>CESR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CESR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MDMA Channel x error status register, Address offset: 0x48 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l00628">628</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a7bfea5002ccffd2fb7aed0106278b8ac" name="a7bfea5002ccffd2fb7aed0106278b8ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7bfea5002ccffd2fb7aed0106278b8ac">&#9670;&#160;</a></span>CIFCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CIFCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MDMA channel x interrupt flag clear register, Address offset: 0x44 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l00627">627</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a982c5cd8456e40a13d46807b84fc3815" name="a982c5cd8456e40a13d46807b84fc3815"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a982c5cd8456e40a13d46807b84fc3815">&#9670;&#160;</a></span>CISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CISR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MDMA channel x interrupt/status register, Address offset: 0x40 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l00626">626</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="aef6e53be48d41df2ca64fbdda99295b0" name="aef6e53be48d41df2ca64fbdda99295b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef6e53be48d41df2ca64fbdda99295b0">&#9670;&#160;</a></span>CLAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MDMA channel x Link Address register, Address offset: 0x64 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l00635">635</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="ab51edd49cb9294ebe2db18fb5cf399dd" name="ab51edd49cb9294ebe2db18fb5cf399dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab51edd49cb9294ebe2db18fb5cf399dd">&#9670;&#160;</a></span>CMAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CMAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MDMA channel x Mask address register, Address offset: 0x70 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l00638">638</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="ac7162389c2b9f86cafe32624ff6d619b" name="ac7162389c2b9f86cafe32624ff6d619b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7162389c2b9f86cafe32624ff6d619b">&#9670;&#160;</a></span>CMDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CMDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MDMA channel x Mask Data register, Address offset: 0x74 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l00639">639</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="af9ab99d74989193a551ecdde079dc3dd" name="af9ab99d74989193a551ecdde079dc3dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9ab99d74989193a551ecdde079dc3dd">&#9670;&#160;</a></span>CSAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CSAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MDMA channel x source address register, Address offset: 0x58 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l00632">632</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a86258fe5b0e7c64535b693d7f9d5fdcf" name="a86258fe5b0e7c64535b693d7f9d5fdcf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86258fe5b0e7c64535b693d7f9d5fdcf">&#9670;&#160;</a></span>CTBR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CTBR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MDMA channel x Trigger and Bus selection Register, Address offset: 0x68 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l00636">636</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a5cde523b810fab496eb0619abc06764d" name="a5cde523b810fab496eb0619abc06764d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5cde523b810fab496eb0619abc06764d">&#9670;&#160;</a></span>CTCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CTCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MDMA channel x Transfer Configuration register, Address offset: 0x50 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l00630">630</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="af86c61a5d38a4fc9cef942a12744486b" name="af86c61a5d38a4fc9cef942a12744486b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af86c61a5d38a4fc9cef942a12744486b">&#9670;&#160;</a></span>RESERVED0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x6C <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l00637">637</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>C:/Users/Roth/STM32CubeIDE/workspace_1.11.0/TRex/lib/hal/Drivers/CMSIS/Device/ST/STM32H7xx/Include/<a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.6
</small></address>
</body>
</html>
