#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: ena.inpad[0] (.input at (60,1) clocked by clk)
Endpoint  : dout[0].BE_B1[1] (RS_TDP36K at (59,2) clocked by clk)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   0.000     0.000
ena.inpad[0] (.input at (60,1))                                                                        0.000     0.000
| (intra 'io' routing)                                                                                 0.000     0.000
| (inter-block routing)                                                                                0.364     0.364
| (intra 'clb' routing)                                                                                0.208     0.572
$abc$301$techmap142\bram_ram.0.0_ram.0.1.PORT_B1_BE[1].in[1] (.names at (60,3))                        0.000     0.572
| (primitive '.names' combinational delay)                                                             0.260     0.832
$abc$301$techmap142\bram_ram.0.0_ram.0.1.PORT_B1_BE[1].out[0] (.names at (60,3))                       0.000     0.832
| (intra 'clb' routing)                                                                                0.000     0.832
| (inter-block routing)                                                                                0.364     1.195
| (intra 'bram' routing)                                                                               0.208     1.403
dout[0].BE_B1[1] (RS_TDP36K at (59,2))                                                                 0.000     1.403
data arrival time                                                                                                1.403

clock clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                   0.000     0.000
clk.inpad[0] (.input at (20,1))                                                                        0.000     0.000
| (intra 'io' routing)                                                                                 0.000     0.000
| (inter-block routing)                                                                                0.000     0.000
| (intra 'bram' routing)                                                                               0.000     0.000
dout[0].CLK_B1[0] (RS_TDP36K at (59,2))                                                                0.000     0.000
clock uncertainty                                                                                      0.000     0.000
cell setup time                                                                                       -0.500    -0.500
data required time                                                                                              -0.500
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                              -0.500
data arrival time                                                                                               -1.403
----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -1.903


#Path 2
Startpoint: we[2].inpad[0] (.input at (60,1) clocked by clk)
Endpoint  : dout[0].WEN_B2[0] (RS_TDP36K at (59,2) clocked by clk)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   0.000     0.000
we[2].inpad[0] (.input at (60,1))                                                                      0.000     0.000
| (intra 'io' routing)                                                                                 0.000     0.000
| (inter-block routing)                                                                                0.364     0.364
| (intra 'clb' routing)                                                                                0.208     0.572
$abc$301$techmap142\bram_ram.0.0_ram.0.1.PORT_B2_BE[0].in[0] (.names at (60,3))                        0.000     0.572
| (primitive '.names' combinational delay)                                                             0.260     0.832
$abc$301$techmap142\bram_ram.0.0_ram.0.1.PORT_B2_BE[0].out[0] (.names at (60,3))                       0.000     0.832
| (intra 'clb' routing)                                                                                0.000     0.832
| (inter-block routing)                                                                                0.364     1.195
| (intra 'bram' routing)                                                                               0.208     1.403
dout[0].WEN_B2[0] (RS_TDP36K at (59,2))                                                                0.000     1.403
data arrival time                                                                                                1.403

clock clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                   0.000     0.000
clk.inpad[0] (.input at (20,1))                                                                        0.000     0.000
| (intra 'io' routing)                                                                                 0.000     0.000
| (inter-block routing)                                                                                0.000     0.000
| (intra 'bram' routing)                                                                               0.000     0.000
dout[0].CLK_B2[0] (RS_TDP36K at (59,2))                                                                0.000     0.000
clock uncertainty                                                                                      0.000     0.000
cell setup time                                                                                       -0.500    -0.500
data required time                                                                                              -0.500
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                              -0.500
data arrival time                                                                                               -1.403
----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -1.903


#Path 3
Startpoint: we[2].inpad[0] (.input at (60,1) clocked by clk)
Endpoint  : dout[0].BE_B2[0] (RS_TDP36K at (59,2) clocked by clk)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   0.000     0.000
we[2].inpad[0] (.input at (60,1))                                                                      0.000     0.000
| (intra 'io' routing)                                                                                 0.000     0.000
| (inter-block routing)                                                                                0.364     0.364
| (intra 'clb' routing)                                                                                0.208     0.572
$abc$301$techmap142\bram_ram.0.0_ram.0.1.PORT_B2_BE[0].in[0] (.names at (60,3))                        0.000     0.572
| (primitive '.names' combinational delay)                                                             0.260     0.832
$abc$301$techmap142\bram_ram.0.0_ram.0.1.PORT_B2_BE[0].out[0] (.names at (60,3))                       0.000     0.832
| (intra 'clb' routing)                                                                                0.000     0.832
| (inter-block routing)                                                                                0.364     1.195
| (intra 'bram' routing)                                                                               0.208     1.403
dout[0].BE_B2[0] (RS_TDP36K at (59,2))                                                                 0.000     1.403
data arrival time                                                                                                1.403

clock clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                   0.000     0.000
clk.inpad[0] (.input at (20,1))                                                                        0.000     0.000
| (intra 'io' routing)                                                                                 0.000     0.000
| (inter-block routing)                                                                                0.000     0.000
| (intra 'bram' routing)                                                                               0.000     0.000
dout[0].CLK_B2[0] (RS_TDP36K at (59,2))                                                                0.000     0.000
clock uncertainty                                                                                      0.000     0.000
cell setup time                                                                                       -0.500    -0.500
data required time                                                                                              -0.500
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                              -0.500
data arrival time                                                                                               -1.403
----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -1.903


#Path 4
Startpoint: we[3].inpad[0] (.input at (60,1) clocked by clk)
Endpoint  : dout[0].BE_B2[1] (RS_TDP36K at (59,2) clocked by clk)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   0.000     0.000
we[3].inpad[0] (.input at (60,1))                                                                      0.000     0.000
| (intra 'io' routing)                                                                                 0.000     0.000
| (inter-block routing)                                                                                0.364     0.364
| (intra 'clb' routing)                                                                                0.208     0.572
$abc$301$techmap142\bram_ram.0.0_ram.0.1.PORT_B2_BE[1].in[0] (.names at (60,3))                        0.000     0.572
| (primitive '.names' combinational delay)                                                             0.260     0.832
$abc$301$techmap142\bram_ram.0.0_ram.0.1.PORT_B2_BE[1].out[0] (.names at (60,3))                       0.000     0.832
| (intra 'clb' routing)                                                                                0.000     0.832
| (inter-block routing)                                                                                0.364     1.195
| (intra 'bram' routing)                                                                               0.208     1.403
dout[0].BE_B2[1] (RS_TDP36K at (59,2))                                                                 0.000     1.403
data arrival time                                                                                                1.403

clock clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                   0.000     0.000
clk.inpad[0] (.input at (20,1))                                                                        0.000     0.000
| (intra 'io' routing)                                                                                 0.000     0.000
| (inter-block routing)                                                                                0.000     0.000
| (intra 'bram' routing)                                                                               0.000     0.000
dout[0].CLK_B2[0] (RS_TDP36K at (59,2))                                                                0.000     0.000
clock uncertainty                                                                                      0.000     0.000
cell setup time                                                                                       -0.500    -0.500
data required time                                                                                              -0.500
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                              -0.500
data arrival time                                                                                               -1.403
----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -1.903


#Path 5
Startpoint: we[0].inpad[0] (.input at (60,1) clocked by clk)
Endpoint  : dout[0].WEN_B1[0] (RS_TDP36K at (59,2) clocked by clk)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   0.000     0.000
we[0].inpad[0] (.input at (60,1))                                                                      0.000     0.000
| (intra 'io' routing)                                                                                 0.000     0.000
| (inter-block routing)                                                                                0.364     0.364
| (intra 'clb' routing)                                                                                0.208     0.572
$abc$301$techmap142\bram_ram.0.0_ram.0.1.PORT_B1_BE[0].in[0] (.names at (60,3))                        0.000     0.572
| (primitive '.names' combinational delay)                                                             0.110     0.682
$abc$301$techmap142\bram_ram.0.0_ram.0.1.PORT_B1_BE[0].out[0] (.names at (60,3))                       0.000     0.682
| (intra 'clb' routing)                                                                                0.000     0.682
| (inter-block routing)                                                                                0.364     1.045
| (intra 'bram' routing)                                                                               0.208     1.253
dout[0].WEN_B1[0] (RS_TDP36K at (59,2))                                                                0.000     1.253
data arrival time                                                                                                1.253

clock clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                   0.000     0.000
clk.inpad[0] (.input at (20,1))                                                                        0.000     0.000
| (intra 'io' routing)                                                                                 0.000     0.000
| (inter-block routing)                                                                                0.000     0.000
| (intra 'bram' routing)                                                                               0.000     0.000
dout[0].CLK_B1[0] (RS_TDP36K at (59,2))                                                                0.000     0.000
clock uncertainty                                                                                      0.000     0.000
cell setup time                                                                                       -0.500    -0.500
data required time                                                                                              -0.500
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                              -0.500
data arrival time                                                                                               -1.253
----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -1.753


#Path 6
Startpoint: we[0].inpad[0] (.input at (60,1) clocked by clk)
Endpoint  : dout[0].BE_B1[0] (RS_TDP36K at (59,2) clocked by clk)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   0.000     0.000
we[0].inpad[0] (.input at (60,1))                                                                      0.000     0.000
| (intra 'io' routing)                                                                                 0.000     0.000
| (inter-block routing)                                                                                0.364     0.364
| (intra 'clb' routing)                                                                                0.208     0.572
$abc$301$techmap142\bram_ram.0.0_ram.0.1.PORT_B1_BE[0].in[0] (.names at (60,3))                        0.000     0.572
| (primitive '.names' combinational delay)                                                             0.110     0.682
$abc$301$techmap142\bram_ram.0.0_ram.0.1.PORT_B1_BE[0].out[0] (.names at (60,3))                       0.000     0.682
| (intra 'clb' routing)                                                                                0.000     0.682
| (inter-block routing)                                                                                0.364     1.045
| (intra 'bram' routing)                                                                               0.208     1.253
dout[0].BE_B1[0] (RS_TDP36K at (59,2))                                                                 0.000     1.253
data arrival time                                                                                                1.253

clock clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                   0.000     0.000
clk.inpad[0] (.input at (20,1))                                                                        0.000     0.000
| (intra 'io' routing)                                                                                 0.000     0.000
| (inter-block routing)                                                                                0.000     0.000
| (intra 'bram' routing)                                                                               0.000     0.000
dout[0].CLK_B1[0] (RS_TDP36K at (59,2))                                                                0.000     0.000
clock uncertainty                                                                                      0.000     0.000
cell setup time                                                                                       -0.500    -0.500
data required time                                                                                              -0.500
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                              -0.500
data arrival time                                                                                               -1.253
----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -1.753


#Path 7
Startpoint: addr[0].inpad[0] (.input at (59,1) clocked by clk)
Endpoint  : dout[0].ADDR_A1[4] (RS_TDP36K at (59,2) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
addr[0].inpad[0] (.input at (59,1))                              0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.364     0.364
| (intra 'bram' routing)                                         0.208     0.572
dout[0].ADDR_A1[4] (RS_TDP36K at (59,2))                         0.000     0.572
data arrival time                                                          0.572

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (20,1))                                  0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.000     0.000
| (intra 'bram' routing)                                         0.000     0.000
dout[0].CLK_A1[0] (RS_TDP36K at (59,2))                          0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                 -0.500    -0.500
data required time                                                        -0.500
--------------------------------------------------------------------------------
data required time                                                        -0.500
data arrival time                                                         -0.572
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.072


#Path 8
Startpoint: din[9].inpad[0] (.input at (59,1) clocked by clk)
Endpoint  : dout[0].WDATA_B1[10] (RS_TDP36K at (59,2) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[9].inpad[0] (.input at (59,1))                               0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.364     0.364
| (intra 'bram' routing)                                         0.208     0.572
dout[0].WDATA_B1[10] (RS_TDP36K at (59,2))                       0.000     0.572
data arrival time                                                          0.572

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (20,1))                                  0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.000     0.000
| (intra 'bram' routing)                                         0.000     0.000
dout[0].CLK_B1[0] (RS_TDP36K at (59,2))                          0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                 -0.500    -0.500
data required time                                                        -0.500
--------------------------------------------------------------------------------
data required time                                                        -0.500
data arrival time                                                         -0.572
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.072


#Path 9
Startpoint: addr[7].inpad[0] (.input at (59,1) clocked by clk)
Endpoint  : dout[0].ADDR_B2[11] (RS_TDP36K at (59,2) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
addr[7].inpad[0] (.input at (59,1))                              0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.364     0.364
| (intra 'bram' routing)                                         0.208     0.572
dout[0].ADDR_B2[11] (RS_TDP36K at (59,2))                        0.000     0.572
data arrival time                                                          0.572

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (20,1))                                  0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.000     0.000
| (intra 'bram' routing)                                         0.000     0.000
dout[0].CLK_B2[0] (RS_TDP36K at (59,2))                          0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                 -0.500    -0.500
data required time                                                        -0.500
--------------------------------------------------------------------------------
data required time                                                        -0.500
data arrival time                                                         -0.572
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.072


#Path 10
Startpoint: addr[6].inpad[0] (.input at (59,1) clocked by clk)
Endpoint  : dout[0].ADDR_B2[10] (RS_TDP36K at (59,2) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
addr[6].inpad[0] (.input at (59,1))                              0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.364     0.364
| (intra 'bram' routing)                                         0.208     0.572
dout[0].ADDR_B2[10] (RS_TDP36K at (59,2))                        0.000     0.572
data arrival time                                                          0.572

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (20,1))                                  0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.000     0.000
| (intra 'bram' routing)                                         0.000     0.000
dout[0].CLK_B2[0] (RS_TDP36K at (59,2))                          0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                 -0.500    -0.500
data required time                                                        -0.500
--------------------------------------------------------------------------------
data required time                                                        -0.500
data arrival time                                                         -0.572
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.072


#Path 11
Startpoint: addr[5].inpad[0] (.input at (59,1) clocked by clk)
Endpoint  : dout[0].ADDR_B2[9] (RS_TDP36K at (59,2) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
addr[5].inpad[0] (.input at (59,1))                              0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.364     0.364
| (intra 'bram' routing)                                         0.208     0.572
dout[0].ADDR_B2[9] (RS_TDP36K at (59,2))                         0.000     0.572
data arrival time                                                          0.572

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (20,1))                                  0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.000     0.000
| (intra 'bram' routing)                                         0.000     0.000
dout[0].CLK_B2[0] (RS_TDP36K at (59,2))                          0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                 -0.500    -0.500
data required time                                                        -0.500
--------------------------------------------------------------------------------
data required time                                                        -0.500
data arrival time                                                         -0.572
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.072


#Path 12
Startpoint: addr[4].inpad[0] (.input at (59,1) clocked by clk)
Endpoint  : dout[0].ADDR_B2[8] (RS_TDP36K at (59,2) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
addr[4].inpad[0] (.input at (59,1))                              0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.364     0.364
| (intra 'bram' routing)                                         0.208     0.572
dout[0].ADDR_B2[8] (RS_TDP36K at (59,2))                         0.000     0.572
data arrival time                                                          0.572

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (20,1))                                  0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.000     0.000
| (intra 'bram' routing)                                         0.000     0.000
dout[0].CLK_B2[0] (RS_TDP36K at (59,2))                          0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                 -0.500    -0.500
data required time                                                        -0.500
--------------------------------------------------------------------------------
data required time                                                        -0.500
data arrival time                                                         -0.572
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.072


#Path 13
Startpoint: addr[3].inpad[0] (.input at (59,1) clocked by clk)
Endpoint  : dout[0].ADDR_B2[7] (RS_TDP36K at (59,2) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
addr[3].inpad[0] (.input at (59,1))                              0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.364     0.364
| (intra 'bram' routing)                                         0.208     0.572
dout[0].ADDR_B2[7] (RS_TDP36K at (59,2))                         0.000     0.572
data arrival time                                                          0.572

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (20,1))                                  0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.000     0.000
| (intra 'bram' routing)                                         0.000     0.000
dout[0].CLK_B2[0] (RS_TDP36K at (59,2))                          0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                 -0.500    -0.500
data required time                                                        -0.500
--------------------------------------------------------------------------------
data required time                                                        -0.500
data arrival time                                                         -0.572
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.072


#Path 14
Startpoint: addr[2].inpad[0] (.input at (59,1) clocked by clk)
Endpoint  : dout[0].ADDR_B2[6] (RS_TDP36K at (59,2) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
addr[2].inpad[0] (.input at (59,1))                              0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.364     0.364
| (intra 'bram' routing)                                         0.208     0.572
dout[0].ADDR_B2[6] (RS_TDP36K at (59,2))                         0.000     0.572
data arrival time                                                          0.572

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (20,1))                                  0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.000     0.000
| (intra 'bram' routing)                                         0.000     0.000
dout[0].CLK_B2[0] (RS_TDP36K at (59,2))                          0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                 -0.500    -0.500
data required time                                                        -0.500
--------------------------------------------------------------------------------
data required time                                                        -0.500
data arrival time                                                         -0.572
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.072


#Path 15
Startpoint: addr[1].inpad[0] (.input at (59,1) clocked by clk)
Endpoint  : dout[0].ADDR_B2[5] (RS_TDP36K at (59,2) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
addr[1].inpad[0] (.input at (59,1))                              0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.364     0.364
| (intra 'bram' routing)                                         0.208     0.572
dout[0].ADDR_B2[5] (RS_TDP36K at (59,2))                         0.000     0.572
data arrival time                                                          0.572

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (20,1))                                  0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.000     0.000
| (intra 'bram' routing)                                         0.000     0.000
dout[0].CLK_B2[0] (RS_TDP36K at (59,2))                          0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                 -0.500    -0.500
data required time                                                        -0.500
--------------------------------------------------------------------------------
data required time                                                        -0.500
data arrival time                                                         -0.572
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.072


#Path 16
Startpoint: addr[0].inpad[0] (.input at (59,1) clocked by clk)
Endpoint  : dout[0].ADDR_B2[4] (RS_TDP36K at (59,2) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
addr[0].inpad[0] (.input at (59,1))                              0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.364     0.364
| (intra 'bram' routing)                                         0.208     0.572
dout[0].ADDR_B2[4] (RS_TDP36K at (59,2))                         0.000     0.572
data arrival time                                                          0.572

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (20,1))                                  0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.000     0.000
| (intra 'bram' routing)                                         0.000     0.000
dout[0].CLK_B2[0] (RS_TDP36K at (59,2))                          0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                 -0.500    -0.500
data required time                                                        -0.500
--------------------------------------------------------------------------------
data required time                                                        -0.500
data arrival time                                                         -0.572
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.072


#Path 17
Startpoint: din[15].inpad[0] (.input at (59,1) clocked by clk)
Endpoint  : dout[0].WDATA_B1[16] (RS_TDP36K at (59,2) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[15].inpad[0] (.input at (59,1))                              0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.364     0.364
| (intra 'bram' routing)                                         0.208     0.572
dout[0].WDATA_B1[16] (RS_TDP36K at (59,2))                       0.000     0.572
data arrival time                                                          0.572

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (20,1))                                  0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.000     0.000
| (intra 'bram' routing)                                         0.000     0.000
dout[0].CLK_B1[0] (RS_TDP36K at (59,2))                          0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                 -0.500    -0.500
data required time                                                        -0.500
--------------------------------------------------------------------------------
data required time                                                        -0.500
data arrival time                                                         -0.572
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.072


#Path 18
Startpoint: din[14].inpad[0] (.input at (59,1) clocked by clk)
Endpoint  : dout[0].WDATA_B1[15] (RS_TDP36K at (59,2) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[14].inpad[0] (.input at (59,1))                              0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.364     0.364
| (intra 'bram' routing)                                         0.208     0.572
dout[0].WDATA_B1[15] (RS_TDP36K at (59,2))                       0.000     0.572
data arrival time                                                          0.572

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (20,1))                                  0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.000     0.000
| (intra 'bram' routing)                                         0.000     0.000
dout[0].CLK_B1[0] (RS_TDP36K at (59,2))                          0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                 -0.500    -0.500
data required time                                                        -0.500
--------------------------------------------------------------------------------
data required time                                                        -0.500
data arrival time                                                         -0.572
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.072


#Path 19
Startpoint: din[13].inpad[0] (.input at (59,1) clocked by clk)
Endpoint  : dout[0].WDATA_B1[14] (RS_TDP36K at (59,2) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[13].inpad[0] (.input at (59,1))                              0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.364     0.364
| (intra 'bram' routing)                                         0.208     0.572
dout[0].WDATA_B1[14] (RS_TDP36K at (59,2))                       0.000     0.572
data arrival time                                                          0.572

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (20,1))                                  0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.000     0.000
| (intra 'bram' routing)                                         0.000     0.000
dout[0].CLK_B1[0] (RS_TDP36K at (59,2))                          0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                 -0.500    -0.500
data required time                                                        -0.500
--------------------------------------------------------------------------------
data required time                                                        -0.500
data arrival time                                                         -0.572
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.072


#Path 20
Startpoint: din[12].inpad[0] (.input at (58,1) clocked by clk)
Endpoint  : dout[0].WDATA_B1[13] (RS_TDP36K at (59,2) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[12].inpad[0] (.input at (58,1))                              0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.364     0.364
| (intra 'bram' routing)                                         0.208     0.572
dout[0].WDATA_B1[13] (RS_TDP36K at (59,2))                       0.000     0.572
data arrival time                                                          0.572

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (20,1))                                  0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.000     0.000
| (intra 'bram' routing)                                         0.000     0.000
dout[0].CLK_B1[0] (RS_TDP36K at (59,2))                          0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                 -0.500    -0.500
data required time                                                        -0.500
--------------------------------------------------------------------------------
data required time                                                        -0.500
data arrival time                                                         -0.572
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.072


#Path 21
Startpoint: din[11].inpad[0] (.input at (59,1) clocked by clk)
Endpoint  : dout[0].WDATA_B1[12] (RS_TDP36K at (59,2) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[11].inpad[0] (.input at (59,1))                              0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.364     0.364
| (intra 'bram' routing)                                         0.208     0.572
dout[0].WDATA_B1[12] (RS_TDP36K at (59,2))                       0.000     0.572
data arrival time                                                          0.572

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (20,1))                                  0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.000     0.000
| (intra 'bram' routing)                                         0.000     0.000
dout[0].CLK_B1[0] (RS_TDP36K at (59,2))                          0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                 -0.500    -0.500
data required time                                                        -0.500
--------------------------------------------------------------------------------
data required time                                                        -0.500
data arrival time                                                         -0.572
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.072


#Path 22
Startpoint: din[10].inpad[0] (.input at (59,1) clocked by clk)
Endpoint  : dout[0].WDATA_B1[11] (RS_TDP36K at (59,2) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[10].inpad[0] (.input at (59,1))                              0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.364     0.364
| (intra 'bram' routing)                                         0.208     0.572
dout[0].WDATA_B1[11] (RS_TDP36K at (59,2))                       0.000     0.572
data arrival time                                                          0.572

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (20,1))                                  0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.000     0.000
| (intra 'bram' routing)                                         0.000     0.000
dout[0].CLK_B1[0] (RS_TDP36K at (59,2))                          0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                 -0.500    -0.500
data required time                                                        -0.500
--------------------------------------------------------------------------------
data required time                                                        -0.500
data arrival time                                                         -0.572
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.072


#Path 23
Startpoint: addr[8].inpad[0] (.input at (59,1) clocked by clk)
Endpoint  : dout[0].ADDR_B2[12] (RS_TDP36K at (59,2) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
addr[8].inpad[0] (.input at (59,1))                              0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.364     0.364
| (intra 'bram' routing)                                         0.208     0.572
dout[0].ADDR_B2[12] (RS_TDP36K at (59,2))                        0.000     0.572
data arrival time                                                          0.572

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (20,1))                                  0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.000     0.000
| (intra 'bram' routing)                                         0.000     0.000
dout[0].CLK_B2[0] (RS_TDP36K at (59,2))                          0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                 -0.500    -0.500
data required time                                                        -0.500
--------------------------------------------------------------------------------
data required time                                                        -0.500
data arrival time                                                         -0.572
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.072


#Path 24
Startpoint: din[23].inpad[0] (.input at (59,1) clocked by clk)
Endpoint  : dout[0].WDATA_B2[7] (RS_TDP36K at (59,2) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[23].inpad[0] (.input at (59,1))                              0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.364     0.364
| (intra 'bram' routing)                                         0.208     0.572
dout[0].WDATA_B2[7] (RS_TDP36K at (59,2))                        0.000     0.572
data arrival time                                                          0.572

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (20,1))                                  0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.000     0.000
| (intra 'bram' routing)                                         0.000     0.000
dout[0].CLK_B2[0] (RS_TDP36K at (59,2))                          0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                 -0.500    -0.500
data required time                                                        -0.500
--------------------------------------------------------------------------------
data required time                                                        -0.500
data arrival time                                                         -0.572
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.072


#Path 25
Startpoint: din[31].inpad[0] (.input at (59,1) clocked by clk)
Endpoint  : dout[0].WDATA_B2[16] (RS_TDP36K at (59,2) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[31].inpad[0] (.input at (59,1))                              0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.364     0.364
| (intra 'bram' routing)                                         0.208     0.572
dout[0].WDATA_B2[16] (RS_TDP36K at (59,2))                       0.000     0.572
data arrival time                                                          0.572

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (20,1))                                  0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.000     0.000
| (intra 'bram' routing)                                         0.000     0.000
dout[0].CLK_B2[0] (RS_TDP36K at (59,2))                          0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                 -0.500    -0.500
data required time                                                        -0.500
--------------------------------------------------------------------------------
data required time                                                        -0.500
data arrival time                                                         -0.572
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.072


#Path 26
Startpoint: din[30].inpad[0] (.input at (59,1) clocked by clk)
Endpoint  : dout[0].WDATA_B2[15] (RS_TDP36K at (59,2) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[30].inpad[0] (.input at (59,1))                              0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.364     0.364
| (intra 'bram' routing)                                         0.208     0.572
dout[0].WDATA_B2[15] (RS_TDP36K at (59,2))                       0.000     0.572
data arrival time                                                          0.572

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (20,1))                                  0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.000     0.000
| (intra 'bram' routing)                                         0.000     0.000
dout[0].CLK_B2[0] (RS_TDP36K at (59,2))                          0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                 -0.500    -0.500
data required time                                                        -0.500
--------------------------------------------------------------------------------
data required time                                                        -0.500
data arrival time                                                         -0.572
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.072


#Path 27
Startpoint: din[29].inpad[0] (.input at (59,1) clocked by clk)
Endpoint  : dout[0].WDATA_B2[14] (RS_TDP36K at (59,2) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[29].inpad[0] (.input at (59,1))                              0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.364     0.364
| (intra 'bram' routing)                                         0.208     0.572
dout[0].WDATA_B2[14] (RS_TDP36K at (59,2))                       0.000     0.572
data arrival time                                                          0.572

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (20,1))                                  0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.000     0.000
| (intra 'bram' routing)                                         0.000     0.000
dout[0].CLK_B2[0] (RS_TDP36K at (59,2))                          0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                 -0.500    -0.500
data required time                                                        -0.500
--------------------------------------------------------------------------------
data required time                                                        -0.500
data arrival time                                                         -0.572
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.072


#Path 28
Startpoint: din[28].inpad[0] (.input at (59,1) clocked by clk)
Endpoint  : dout[0].WDATA_B2[13] (RS_TDP36K at (59,2) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[28].inpad[0] (.input at (59,1))                              0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.364     0.364
| (intra 'bram' routing)                                         0.208     0.572
dout[0].WDATA_B2[13] (RS_TDP36K at (59,2))                       0.000     0.572
data arrival time                                                          0.572

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (20,1))                                  0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.000     0.000
| (intra 'bram' routing)                                         0.000     0.000
dout[0].CLK_B2[0] (RS_TDP36K at (59,2))                          0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                 -0.500    -0.500
data required time                                                        -0.500
--------------------------------------------------------------------------------
data required time                                                        -0.500
data arrival time                                                         -0.572
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.072


#Path 29
Startpoint: din[27].inpad[0] (.input at (60,1) clocked by clk)
Endpoint  : dout[0].WDATA_B2[12] (RS_TDP36K at (59,2) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[27].inpad[0] (.input at (60,1))                              0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.364     0.364
| (intra 'bram' routing)                                         0.208     0.572
dout[0].WDATA_B2[12] (RS_TDP36K at (59,2))                       0.000     0.572
data arrival time                                                          0.572

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (20,1))                                  0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.000     0.000
| (intra 'bram' routing)                                         0.000     0.000
dout[0].CLK_B2[0] (RS_TDP36K at (59,2))                          0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                 -0.500    -0.500
data required time                                                        -0.500
--------------------------------------------------------------------------------
data required time                                                        -0.500
data arrival time                                                         -0.572
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.072


#Path 30
Startpoint: din[26].inpad[0] (.input at (59,1) clocked by clk)
Endpoint  : dout[0].WDATA_B2[11] (RS_TDP36K at (59,2) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[26].inpad[0] (.input at (59,1))                              0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.364     0.364
| (intra 'bram' routing)                                         0.208     0.572
dout[0].WDATA_B2[11] (RS_TDP36K at (59,2))                       0.000     0.572
data arrival time                                                          0.572

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (20,1))                                  0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.000     0.000
| (intra 'bram' routing)                                         0.000     0.000
dout[0].CLK_B2[0] (RS_TDP36K at (59,2))                          0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                 -0.500    -0.500
data required time                                                        -0.500
--------------------------------------------------------------------------------
data required time                                                        -0.500
data arrival time                                                         -0.572
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.072


#Path 31
Startpoint: din[25].inpad[0] (.input at (59,1) clocked by clk)
Endpoint  : dout[0].WDATA_B2[10] (RS_TDP36K at (59,2) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[25].inpad[0] (.input at (59,1))                              0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.364     0.364
| (intra 'bram' routing)                                         0.208     0.572
dout[0].WDATA_B2[10] (RS_TDP36K at (59,2))                       0.000     0.572
data arrival time                                                          0.572

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (20,1))                                  0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.000     0.000
| (intra 'bram' routing)                                         0.000     0.000
dout[0].CLK_B2[0] (RS_TDP36K at (59,2))                          0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                 -0.500    -0.500
data required time                                                        -0.500
--------------------------------------------------------------------------------
data required time                                                        -0.500
data arrival time                                                         -0.572
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.072


#Path 32
Startpoint: din[24].inpad[0] (.input at (59,1) clocked by clk)
Endpoint  : dout[0].WDATA_B2[9] (RS_TDP36K at (59,2) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[24].inpad[0] (.input at (59,1))                              0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.364     0.364
| (intra 'bram' routing)                                         0.208     0.572
dout[0].WDATA_B2[9] (RS_TDP36K at (59,2))                        0.000     0.572
data arrival time                                                          0.572

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (20,1))                                  0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.000     0.000
| (intra 'bram' routing)                                         0.000     0.000
dout[0].CLK_B2[0] (RS_TDP36K at (59,2))                          0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                 -0.500    -0.500
data required time                                                        -0.500
--------------------------------------------------------------------------------
data required time                                                        -0.500
data arrival time                                                         -0.572
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.072


#Path 33
Startpoint: addr[9].inpad[0] (.input at (59,1) clocked by clk)
Endpoint  : dout[0].ADDR_B2[13] (RS_TDP36K at (59,2) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
addr[9].inpad[0] (.input at (59,1))                              0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.364     0.364
| (intra 'bram' routing)                                         0.208     0.572
dout[0].ADDR_B2[13] (RS_TDP36K at (59,2))                        0.000     0.572
data arrival time                                                          0.572

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (20,1))                                  0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.000     0.000
| (intra 'bram' routing)                                         0.000     0.000
dout[0].CLK_B2[0] (RS_TDP36K at (59,2))                          0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                 -0.500    -0.500
data required time                                                        -0.500
--------------------------------------------------------------------------------
data required time                                                        -0.500
data arrival time                                                         -0.572
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.072


#Path 34
Startpoint: din[22].inpad[0] (.input at (59,1) clocked by clk)
Endpoint  : dout[0].WDATA_B2[6] (RS_TDP36K at (59,2) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[22].inpad[0] (.input at (59,1))                              0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.364     0.364
| (intra 'bram' routing)                                         0.208     0.572
dout[0].WDATA_B2[6] (RS_TDP36K at (59,2))                        0.000     0.572
data arrival time                                                          0.572

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (20,1))                                  0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.000     0.000
| (intra 'bram' routing)                                         0.000     0.000
dout[0].CLK_B2[0] (RS_TDP36K at (59,2))                          0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                 -0.500    -0.500
data required time                                                        -0.500
--------------------------------------------------------------------------------
data required time                                                        -0.500
data arrival time                                                         -0.572
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.072


#Path 35
Startpoint: din[21].inpad[0] (.input at (59,1) clocked by clk)
Endpoint  : dout[0].WDATA_B2[5] (RS_TDP36K at (59,2) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[21].inpad[0] (.input at (59,1))                              0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.364     0.364
| (intra 'bram' routing)                                         0.208     0.572
dout[0].WDATA_B2[5] (RS_TDP36K at (59,2))                        0.000     0.572
data arrival time                                                          0.572

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (20,1))                                  0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.000     0.000
| (intra 'bram' routing)                                         0.000     0.000
dout[0].CLK_B2[0] (RS_TDP36K at (59,2))                          0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                 -0.500    -0.500
data required time                                                        -0.500
--------------------------------------------------------------------------------
data required time                                                        -0.500
data arrival time                                                         -0.572
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.072


#Path 36
Startpoint: din[20].inpad[0] (.input at (59,1) clocked by clk)
Endpoint  : dout[0].WDATA_B2[4] (RS_TDP36K at (59,2) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[20].inpad[0] (.input at (59,1))                              0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.364     0.364
| (intra 'bram' routing)                                         0.208     0.572
dout[0].WDATA_B2[4] (RS_TDP36K at (59,2))                        0.000     0.572
data arrival time                                                          0.572

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (20,1))                                  0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.000     0.000
| (intra 'bram' routing)                                         0.000     0.000
dout[0].CLK_B2[0] (RS_TDP36K at (59,2))                          0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                 -0.500    -0.500
data required time                                                        -0.500
--------------------------------------------------------------------------------
data required time                                                        -0.500
data arrival time                                                         -0.572
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.072


#Path 37
Startpoint: din[19].inpad[0] (.input at (59,1) clocked by clk)
Endpoint  : dout[0].WDATA_B2[3] (RS_TDP36K at (59,2) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[19].inpad[0] (.input at (59,1))                              0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.364     0.364
| (intra 'bram' routing)                                         0.208     0.572
dout[0].WDATA_B2[3] (RS_TDP36K at (59,2))                        0.000     0.572
data arrival time                                                          0.572

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (20,1))                                  0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.000     0.000
| (intra 'bram' routing)                                         0.000     0.000
dout[0].CLK_B2[0] (RS_TDP36K at (59,2))                          0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                 -0.500    -0.500
data required time                                                        -0.500
--------------------------------------------------------------------------------
data required time                                                        -0.500
data arrival time                                                         -0.572
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.072


#Path 38
Startpoint: din[18].inpad[0] (.input at (59,1) clocked by clk)
Endpoint  : dout[0].WDATA_B2[2] (RS_TDP36K at (59,2) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[18].inpad[0] (.input at (59,1))                              0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.364     0.364
| (intra 'bram' routing)                                         0.208     0.572
dout[0].WDATA_B2[2] (RS_TDP36K at (59,2))                        0.000     0.572
data arrival time                                                          0.572

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (20,1))                                  0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.000     0.000
| (intra 'bram' routing)                                         0.000     0.000
dout[0].CLK_B2[0] (RS_TDP36K at (59,2))                          0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                 -0.500    -0.500
data required time                                                        -0.500
--------------------------------------------------------------------------------
data required time                                                        -0.500
data arrival time                                                         -0.572
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.072


#Path 39
Startpoint: din[17].inpad[0] (.input at (59,1) clocked by clk)
Endpoint  : dout[0].WDATA_B2[1] (RS_TDP36K at (59,2) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[17].inpad[0] (.input at (59,1))                              0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.364     0.364
| (intra 'bram' routing)                                         0.208     0.572
dout[0].WDATA_B2[1] (RS_TDP36K at (59,2))                        0.000     0.572
data arrival time                                                          0.572

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (20,1))                                  0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.000     0.000
| (intra 'bram' routing)                                         0.000     0.000
dout[0].CLK_B2[0] (RS_TDP36K at (59,2))                          0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                 -0.500    -0.500
data required time                                                        -0.500
--------------------------------------------------------------------------------
data required time                                                        -0.500
data arrival time                                                         -0.572
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.072


#Path 40
Startpoint: din[16].inpad[0] (.input at (59,1) clocked by clk)
Endpoint  : dout[0].WDATA_B2[0] (RS_TDP36K at (59,2) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[16].inpad[0] (.input at (59,1))                              0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.364     0.364
| (intra 'bram' routing)                                         0.208     0.572
dout[0].WDATA_B2[0] (RS_TDP36K at (59,2))                        0.000     0.572
data arrival time                                                          0.572

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (20,1))                                  0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.000     0.000
| (intra 'bram' routing)                                         0.000     0.000
dout[0].CLK_B2[0] (RS_TDP36K at (59,2))                          0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                 -0.500    -0.500
data required time                                                        -0.500
--------------------------------------------------------------------------------
data required time                                                        -0.500
data arrival time                                                         -0.572
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.072


#Path 41
Startpoint: ena.inpad[0] (.input at (60,1) clocked by clk)
Endpoint  : dout[0].REN_A1[0] (RS_TDP36K at (59,2) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
ena.inpad[0] (.input at (60,1))                                  0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.364     0.364
| (intra 'bram' routing)                                         0.208     0.572
dout[0].REN_A1[0] (RS_TDP36K at (59,2))                          0.000     0.572
data arrival time                                                          0.572

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (20,1))                                  0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.000     0.000
| (intra 'bram' routing)                                         0.000     0.000
dout[0].CLK_A1[0] (RS_TDP36K at (59,2))                          0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                 -0.500    -0.500
data required time                                                        -0.500
--------------------------------------------------------------------------------
data required time                                                        -0.500
data arrival time                                                         -0.572
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.072


#Path 42
Startpoint: addr[8].inpad[0] (.input at (59,1) clocked by clk)
Endpoint  : dout[0].ADDR_A2[12] (RS_TDP36K at (59,2) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
addr[8].inpad[0] (.input at (59,1))                              0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.364     0.364
| (intra 'bram' routing)                                         0.208     0.572
dout[0].ADDR_A2[12] (RS_TDP36K at (59,2))                        0.000     0.572
data arrival time                                                          0.572

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (20,1))                                  0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.000     0.000
| (intra 'bram' routing)                                         0.000     0.000
dout[0].CLK_A2[0] (RS_TDP36K at (59,2))                          0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                 -0.500    -0.500
data required time                                                        -0.500
--------------------------------------------------------------------------------
data required time                                                        -0.500
data arrival time                                                         -0.572
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.072


#Path 43
Startpoint: addr[7].inpad[0] (.input at (59,1) clocked by clk)
Endpoint  : dout[0].ADDR_A2[11] (RS_TDP36K at (59,2) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
addr[7].inpad[0] (.input at (59,1))                              0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.364     0.364
| (intra 'bram' routing)                                         0.208     0.572
dout[0].ADDR_A2[11] (RS_TDP36K at (59,2))                        0.000     0.572
data arrival time                                                          0.572

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (20,1))                                  0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.000     0.000
| (intra 'bram' routing)                                         0.000     0.000
dout[0].CLK_A2[0] (RS_TDP36K at (59,2))                          0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                 -0.500    -0.500
data required time                                                        -0.500
--------------------------------------------------------------------------------
data required time                                                        -0.500
data arrival time                                                         -0.572
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.072


#Path 44
Startpoint: addr[6].inpad[0] (.input at (59,1) clocked by clk)
Endpoint  : dout[0].ADDR_A2[10] (RS_TDP36K at (59,2) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
addr[6].inpad[0] (.input at (59,1))                              0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.364     0.364
| (intra 'bram' routing)                                         0.208     0.572
dout[0].ADDR_A2[10] (RS_TDP36K at (59,2))                        0.000     0.572
data arrival time                                                          0.572

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (20,1))                                  0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.000     0.000
| (intra 'bram' routing)                                         0.000     0.000
dout[0].CLK_A2[0] (RS_TDP36K at (59,2))                          0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                 -0.500    -0.500
data required time                                                        -0.500
--------------------------------------------------------------------------------
data required time                                                        -0.500
data arrival time                                                         -0.572
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.072


#Path 45
Startpoint: addr[5].inpad[0] (.input at (59,1) clocked by clk)
Endpoint  : dout[0].ADDR_A2[9] (RS_TDP36K at (59,2) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
addr[5].inpad[0] (.input at (59,1))                              0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.364     0.364
| (intra 'bram' routing)                                         0.208     0.572
dout[0].ADDR_A2[9] (RS_TDP36K at (59,2))                         0.000     0.572
data arrival time                                                          0.572

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (20,1))                                  0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.000     0.000
| (intra 'bram' routing)                                         0.000     0.000
dout[0].CLK_A2[0] (RS_TDP36K at (59,2))                          0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                 -0.500    -0.500
data required time                                                        -0.500
--------------------------------------------------------------------------------
data required time                                                        -0.500
data arrival time                                                         -0.572
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.072


#Path 46
Startpoint: addr[4].inpad[0] (.input at (59,1) clocked by clk)
Endpoint  : dout[0].ADDR_A2[8] (RS_TDP36K at (59,2) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
addr[4].inpad[0] (.input at (59,1))                              0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.364     0.364
| (intra 'bram' routing)                                         0.208     0.572
dout[0].ADDR_A2[8] (RS_TDP36K at (59,2))                         0.000     0.572
data arrival time                                                          0.572

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (20,1))                                  0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.000     0.000
| (intra 'bram' routing)                                         0.000     0.000
dout[0].CLK_A2[0] (RS_TDP36K at (59,2))                          0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                 -0.500    -0.500
data required time                                                        -0.500
--------------------------------------------------------------------------------
data required time                                                        -0.500
data arrival time                                                         -0.572
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.072


#Path 47
Startpoint: addr[3].inpad[0] (.input at (59,1) clocked by clk)
Endpoint  : dout[0].ADDR_A2[7] (RS_TDP36K at (59,2) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
addr[3].inpad[0] (.input at (59,1))                              0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.364     0.364
| (intra 'bram' routing)                                         0.208     0.572
dout[0].ADDR_A2[7] (RS_TDP36K at (59,2))                         0.000     0.572
data arrival time                                                          0.572

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (20,1))                                  0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.000     0.000
| (intra 'bram' routing)                                         0.000     0.000
dout[0].CLK_A2[0] (RS_TDP36K at (59,2))                          0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                 -0.500    -0.500
data required time                                                        -0.500
--------------------------------------------------------------------------------
data required time                                                        -0.500
data arrival time                                                         -0.572
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.072


#Path 48
Startpoint: addr[2].inpad[0] (.input at (59,1) clocked by clk)
Endpoint  : dout[0].ADDR_A2[6] (RS_TDP36K at (59,2) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
addr[2].inpad[0] (.input at (59,1))                              0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.364     0.364
| (intra 'bram' routing)                                         0.208     0.572
dout[0].ADDR_A2[6] (RS_TDP36K at (59,2))                         0.000     0.572
data arrival time                                                          0.572

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (20,1))                                  0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.000     0.000
| (intra 'bram' routing)                                         0.000     0.000
dout[0].CLK_A2[0] (RS_TDP36K at (59,2))                          0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                 -0.500    -0.500
data required time                                                        -0.500
--------------------------------------------------------------------------------
data required time                                                        -0.500
data arrival time                                                         -0.572
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.072


#Path 49
Startpoint: addr[1].inpad[0] (.input at (59,1) clocked by clk)
Endpoint  : dout[0].ADDR_A2[5] (RS_TDP36K at (59,2) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
addr[1].inpad[0] (.input at (59,1))                              0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.364     0.364
| (intra 'bram' routing)                                         0.208     0.572
dout[0].ADDR_A2[5] (RS_TDP36K at (59,2))                         0.000     0.572
data arrival time                                                          0.572

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (20,1))                                  0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.000     0.000
| (intra 'bram' routing)                                         0.000     0.000
dout[0].CLK_A2[0] (RS_TDP36K at (59,2))                          0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                 -0.500    -0.500
data required time                                                        -0.500
--------------------------------------------------------------------------------
data required time                                                        -0.500
data arrival time                                                         -0.572
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.072


#Path 50
Startpoint: addr[0].inpad[0] (.input at (59,1) clocked by clk)
Endpoint  : dout[0].ADDR_A2[4] (RS_TDP36K at (59,2) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
addr[0].inpad[0] (.input at (59,1))                              0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.364     0.364
| (intra 'bram' routing)                                         0.208     0.572
dout[0].ADDR_A2[4] (RS_TDP36K at (59,2))                         0.000     0.572
data arrival time                                                          0.572

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (20,1))                                  0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.000     0.000
| (intra 'bram' routing)                                         0.000     0.000
dout[0].CLK_A2[0] (RS_TDP36K at (59,2))                          0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                 -0.500    -0.500
data required time                                                        -0.500
--------------------------------------------------------------------------------
data required time                                                        -0.500
data arrival time                                                         -0.572
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.072


#Path 51
Startpoint: din[7].inpad[0] (.input at (59,1) clocked by clk)
Endpoint  : dout[0].WDATA_B1[7] (RS_TDP36K at (59,2) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[7].inpad[0] (.input at (59,1))                               0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.364     0.364
| (intra 'bram' routing)                                         0.208     0.572
dout[0].WDATA_B1[7] (RS_TDP36K at (59,2))                        0.000     0.572
data arrival time                                                          0.572

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (20,1))                                  0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.000     0.000
| (intra 'bram' routing)                                         0.000     0.000
dout[0].CLK_B1[0] (RS_TDP36K at (59,2))                          0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                 -0.500    -0.500
data required time                                                        -0.500
--------------------------------------------------------------------------------
data required time                                                        -0.500
data arrival time                                                         -0.572
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.072


#Path 52
Startpoint: addr[9].inpad[0] (.input at (59,1) clocked by clk)
Endpoint  : dout[0].ADDR_A1[13] (RS_TDP36K at (59,2) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
addr[9].inpad[0] (.input at (59,1))                              0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.364     0.364
| (intra 'bram' routing)                                         0.208     0.572
dout[0].ADDR_A1[13] (RS_TDP36K at (59,2))                        0.000     0.572
data arrival time                                                          0.572

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (20,1))                                  0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.000     0.000
| (intra 'bram' routing)                                         0.000     0.000
dout[0].CLK_A1[0] (RS_TDP36K at (59,2))                          0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                 -0.500    -0.500
data required time                                                        -0.500
--------------------------------------------------------------------------------
data required time                                                        -0.500
data arrival time                                                         -0.572
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.072


#Path 53
Startpoint: addr[8].inpad[0] (.input at (59,1) clocked by clk)
Endpoint  : dout[0].ADDR_A1[12] (RS_TDP36K at (59,2) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
addr[8].inpad[0] (.input at (59,1))                              0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.364     0.364
| (intra 'bram' routing)                                         0.208     0.572
dout[0].ADDR_A1[12] (RS_TDP36K at (59,2))                        0.000     0.572
data arrival time                                                          0.572

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (20,1))                                  0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.000     0.000
| (intra 'bram' routing)                                         0.000     0.000
dout[0].CLK_A1[0] (RS_TDP36K at (59,2))                          0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                 -0.500    -0.500
data required time                                                        -0.500
--------------------------------------------------------------------------------
data required time                                                        -0.500
data arrival time                                                         -0.572
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.072


#Path 54
Startpoint: addr[7].inpad[0] (.input at (59,1) clocked by clk)
Endpoint  : dout[0].ADDR_A1[11] (RS_TDP36K at (59,2) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
addr[7].inpad[0] (.input at (59,1))                              0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.364     0.364
| (intra 'bram' routing)                                         0.208     0.572
dout[0].ADDR_A1[11] (RS_TDP36K at (59,2))                        0.000     0.572
data arrival time                                                          0.572

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (20,1))                                  0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.000     0.000
| (intra 'bram' routing)                                         0.000     0.000
dout[0].CLK_A1[0] (RS_TDP36K at (59,2))                          0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                 -0.500    -0.500
data required time                                                        -0.500
--------------------------------------------------------------------------------
data required time                                                        -0.500
data arrival time                                                         -0.572
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.072


#Path 55
Startpoint: addr[6].inpad[0] (.input at (59,1) clocked by clk)
Endpoint  : dout[0].ADDR_A1[10] (RS_TDP36K at (59,2) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
addr[6].inpad[0] (.input at (59,1))                              0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.364     0.364
| (intra 'bram' routing)                                         0.208     0.572
dout[0].ADDR_A1[10] (RS_TDP36K at (59,2))                        0.000     0.572
data arrival time                                                          0.572

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (20,1))                                  0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.000     0.000
| (intra 'bram' routing)                                         0.000     0.000
dout[0].CLK_A1[0] (RS_TDP36K at (59,2))                          0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                 -0.500    -0.500
data required time                                                        -0.500
--------------------------------------------------------------------------------
data required time                                                        -0.500
data arrival time                                                         -0.572
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.072


#Path 56
Startpoint: addr[5].inpad[0] (.input at (59,1) clocked by clk)
Endpoint  : dout[0].ADDR_A1[9] (RS_TDP36K at (59,2) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
addr[5].inpad[0] (.input at (59,1))                              0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.364     0.364
| (intra 'bram' routing)                                         0.208     0.572
dout[0].ADDR_A1[9] (RS_TDP36K at (59,2))                         0.000     0.572
data arrival time                                                          0.572

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (20,1))                                  0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.000     0.000
| (intra 'bram' routing)                                         0.000     0.000
dout[0].CLK_A1[0] (RS_TDP36K at (59,2))                          0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                 -0.500    -0.500
data required time                                                        -0.500
--------------------------------------------------------------------------------
data required time                                                        -0.500
data arrival time                                                         -0.572
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.072


#Path 57
Startpoint: addr[4].inpad[0] (.input at (59,1) clocked by clk)
Endpoint  : dout[0].ADDR_A1[8] (RS_TDP36K at (59,2) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
addr[4].inpad[0] (.input at (59,1))                              0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.364     0.364
| (intra 'bram' routing)                                         0.208     0.572
dout[0].ADDR_A1[8] (RS_TDP36K at (59,2))                         0.000     0.572
data arrival time                                                          0.572

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (20,1))                                  0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.000     0.000
| (intra 'bram' routing)                                         0.000     0.000
dout[0].CLK_A1[0] (RS_TDP36K at (59,2))                          0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                 -0.500    -0.500
data required time                                                        -0.500
--------------------------------------------------------------------------------
data required time                                                        -0.500
data arrival time                                                         -0.572
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.072


#Path 58
Startpoint: addr[3].inpad[0] (.input at (59,1) clocked by clk)
Endpoint  : dout[0].ADDR_A1[7] (RS_TDP36K at (59,2) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
addr[3].inpad[0] (.input at (59,1))                              0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.364     0.364
| (intra 'bram' routing)                                         0.208     0.572
dout[0].ADDR_A1[7] (RS_TDP36K at (59,2))                         0.000     0.572
data arrival time                                                          0.572

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (20,1))                                  0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.000     0.000
| (intra 'bram' routing)                                         0.000     0.000
dout[0].CLK_A1[0] (RS_TDP36K at (59,2))                          0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                 -0.500    -0.500
data required time                                                        -0.500
--------------------------------------------------------------------------------
data required time                                                        -0.500
data arrival time                                                         -0.572
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.072


#Path 59
Startpoint: addr[2].inpad[0] (.input at (59,1) clocked by clk)
Endpoint  : dout[0].ADDR_A1[6] (RS_TDP36K at (59,2) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
addr[2].inpad[0] (.input at (59,1))                              0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.364     0.364
| (intra 'bram' routing)                                         0.208     0.572
dout[0].ADDR_A1[6] (RS_TDP36K at (59,2))                         0.000     0.572
data arrival time                                                          0.572

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (20,1))                                  0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.000     0.000
| (intra 'bram' routing)                                         0.000     0.000
dout[0].CLK_A1[0] (RS_TDP36K at (59,2))                          0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                 -0.500    -0.500
data required time                                                        -0.500
--------------------------------------------------------------------------------
data required time                                                        -0.500
data arrival time                                                         -0.572
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.072


#Path 60
Startpoint: addr[1].inpad[0] (.input at (59,1) clocked by clk)
Endpoint  : dout[0].ADDR_A1[5] (RS_TDP36K at (59,2) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
addr[1].inpad[0] (.input at (59,1))                              0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.364     0.364
| (intra 'bram' routing)                                         0.208     0.572
dout[0].ADDR_A1[5] (RS_TDP36K at (59,2))                         0.000     0.572
data arrival time                                                          0.572

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (20,1))                                  0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.000     0.000
| (intra 'bram' routing)                                         0.000     0.000
dout[0].CLK_A1[0] (RS_TDP36K at (59,2))                          0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                 -0.500    -0.500
data required time                                                        -0.500
--------------------------------------------------------------------------------
data required time                                                        -0.500
data arrival time                                                         -0.572
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.072


#Path 61
Startpoint: ena.inpad[0] (.input at (60,1) clocked by clk)
Endpoint  : dout[0].REN_A2[0] (RS_TDP36K at (59,2) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
ena.inpad[0] (.input at (60,1))                                  0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.364     0.364
| (intra 'bram' routing)                                         0.208     0.572
dout[0].REN_A2[0] (RS_TDP36K at (59,2))                          0.000     0.572
data arrival time                                                          0.572

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (20,1))                                  0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.000     0.000
| (intra 'bram' routing)                                         0.000     0.000
dout[0].CLK_A2[0] (RS_TDP36K at (59,2))                          0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                 -0.500    -0.500
data required time                                                        -0.500
--------------------------------------------------------------------------------
data required time                                                        -0.500
data arrival time                                                         -0.572
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.072


#Path 62
Startpoint: din[8].inpad[0] (.input at (59,1) clocked by clk)
Endpoint  : dout[0].WDATA_B1[9] (RS_TDP36K at (59,2) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[8].inpad[0] (.input at (59,1))                               0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.364     0.364
| (intra 'bram' routing)                                         0.208     0.572
dout[0].WDATA_B1[9] (RS_TDP36K at (59,2))                        0.000     0.572
data arrival time                                                          0.572

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (20,1))                                  0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.000     0.000
| (intra 'bram' routing)                                         0.000     0.000
dout[0].CLK_B1[0] (RS_TDP36K at (59,2))                          0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                 -0.500    -0.500
data required time                                                        -0.500
--------------------------------------------------------------------------------
data required time                                                        -0.500
data arrival time                                                         -0.572
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.072


#Path 63
Startpoint: din[6].inpad[0] (.input at (59,1) clocked by clk)
Endpoint  : dout[0].WDATA_B1[6] (RS_TDP36K at (59,2) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[6].inpad[0] (.input at (59,1))                               0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.364     0.364
| (intra 'bram' routing)                                         0.208     0.572
dout[0].WDATA_B1[6] (RS_TDP36K at (59,2))                        0.000     0.572
data arrival time                                                          0.572

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (20,1))                                  0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.000     0.000
| (intra 'bram' routing)                                         0.000     0.000
dout[0].CLK_B1[0] (RS_TDP36K at (59,2))                          0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                 -0.500    -0.500
data required time                                                        -0.500
--------------------------------------------------------------------------------
data required time                                                        -0.500
data arrival time                                                         -0.572
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.072


#Path 64
Startpoint: din[5].inpad[0] (.input at (59,1) clocked by clk)
Endpoint  : dout[0].WDATA_B1[5] (RS_TDP36K at (59,2) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[5].inpad[0] (.input at (59,1))                               0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.364     0.364
| (intra 'bram' routing)                                         0.208     0.572
dout[0].WDATA_B1[5] (RS_TDP36K at (59,2))                        0.000     0.572
data arrival time                                                          0.572

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (20,1))                                  0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.000     0.000
| (intra 'bram' routing)                                         0.000     0.000
dout[0].CLK_B1[0] (RS_TDP36K at (59,2))                          0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                 -0.500    -0.500
data required time                                                        -0.500
--------------------------------------------------------------------------------
data required time                                                        -0.500
data arrival time                                                         -0.572
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.072


#Path 65
Startpoint: din[4].inpad[0] (.input at (59,1) clocked by clk)
Endpoint  : dout[0].WDATA_B1[4] (RS_TDP36K at (59,2) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[4].inpad[0] (.input at (59,1))                               0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.364     0.364
| (intra 'bram' routing)                                         0.208     0.572
dout[0].WDATA_B1[4] (RS_TDP36K at (59,2))                        0.000     0.572
data arrival time                                                          0.572

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (20,1))                                  0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.000     0.000
| (intra 'bram' routing)                                         0.000     0.000
dout[0].CLK_B1[0] (RS_TDP36K at (59,2))                          0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                 -0.500    -0.500
data required time                                                        -0.500
--------------------------------------------------------------------------------
data required time                                                        -0.500
data arrival time                                                         -0.572
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.072


#Path 66
Startpoint: din[3].inpad[0] (.input at (59,1) clocked by clk)
Endpoint  : dout[0].WDATA_B1[3] (RS_TDP36K at (59,2) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[3].inpad[0] (.input at (59,1))                               0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.364     0.364
| (intra 'bram' routing)                                         0.208     0.572
dout[0].WDATA_B1[3] (RS_TDP36K at (59,2))                        0.000     0.572
data arrival time                                                          0.572

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (20,1))                                  0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.000     0.000
| (intra 'bram' routing)                                         0.000     0.000
dout[0].CLK_B1[0] (RS_TDP36K at (59,2))                          0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                 -0.500    -0.500
data required time                                                        -0.500
--------------------------------------------------------------------------------
data required time                                                        -0.500
data arrival time                                                         -0.572
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.072


#Path 67
Startpoint: din[2].inpad[0] (.input at (59,1) clocked by clk)
Endpoint  : dout[0].WDATA_B1[2] (RS_TDP36K at (59,2) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[2].inpad[0] (.input at (59,1))                               0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.364     0.364
| (intra 'bram' routing)                                         0.208     0.572
dout[0].WDATA_B1[2] (RS_TDP36K at (59,2))                        0.000     0.572
data arrival time                                                          0.572

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (20,1))                                  0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.000     0.000
| (intra 'bram' routing)                                         0.000     0.000
dout[0].CLK_B1[0] (RS_TDP36K at (59,2))                          0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                 -0.500    -0.500
data required time                                                        -0.500
--------------------------------------------------------------------------------
data required time                                                        -0.500
data arrival time                                                         -0.572
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.072


#Path 68
Startpoint: din[1].inpad[0] (.input at (59,1) clocked by clk)
Endpoint  : dout[0].WDATA_B1[1] (RS_TDP36K at (59,2) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[1].inpad[0] (.input at (59,1))                               0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.364     0.364
| (intra 'bram' routing)                                         0.208     0.572
dout[0].WDATA_B1[1] (RS_TDP36K at (59,2))                        0.000     0.572
data arrival time                                                          0.572

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (20,1))                                  0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.000     0.000
| (intra 'bram' routing)                                         0.000     0.000
dout[0].CLK_B1[0] (RS_TDP36K at (59,2))                          0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                 -0.500    -0.500
data required time                                                        -0.500
--------------------------------------------------------------------------------
data required time                                                        -0.500
data arrival time                                                         -0.572
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.072


#Path 69
Startpoint: din[0].inpad[0] (.input at (59,1) clocked by clk)
Endpoint  : dout[0].WDATA_B1[0] (RS_TDP36K at (59,2) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[0].inpad[0] (.input at (59,1))                               0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.364     0.364
| (intra 'bram' routing)                                         0.208     0.572
dout[0].WDATA_B1[0] (RS_TDP36K at (59,2))                        0.000     0.572
data arrival time                                                          0.572

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (20,1))                                  0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.000     0.000
| (intra 'bram' routing)                                         0.000     0.000
dout[0].CLK_B1[0] (RS_TDP36K at (59,2))                          0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                 -0.500    -0.500
data required time                                                        -0.500
--------------------------------------------------------------------------------
data required time                                                        -0.500
data arrival time                                                         -0.572
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.072


#Path 70
Startpoint: addr[9].inpad[0] (.input at (59,1) clocked by clk)
Endpoint  : dout[0].ADDR_B1[13] (RS_TDP36K at (59,2) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
addr[9].inpad[0] (.input at (59,1))                              0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.364     0.364
| (intra 'bram' routing)                                         0.208     0.572
dout[0].ADDR_B1[13] (RS_TDP36K at (59,2))                        0.000     0.572
data arrival time                                                          0.572

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (20,1))                                  0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.000     0.000
| (intra 'bram' routing)                                         0.000     0.000
dout[0].CLK_B1[0] (RS_TDP36K at (59,2))                          0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                 -0.500    -0.500
data required time                                                        -0.500
--------------------------------------------------------------------------------
data required time                                                        -0.500
data arrival time                                                         -0.572
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.072


#Path 71
Startpoint: addr[7].inpad[0] (.input at (59,1) clocked by clk)
Endpoint  : dout[0].ADDR_B1[11] (RS_TDP36K at (59,2) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
addr[7].inpad[0] (.input at (59,1))                              0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.364     0.364
| (intra 'bram' routing)                                         0.208     0.572
dout[0].ADDR_B1[11] (RS_TDP36K at (59,2))                        0.000     0.572
data arrival time                                                          0.572

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (20,1))                                  0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.000     0.000
| (intra 'bram' routing)                                         0.000     0.000
dout[0].CLK_B1[0] (RS_TDP36K at (59,2))                          0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                 -0.500    -0.500
data required time                                                        -0.500
--------------------------------------------------------------------------------
data required time                                                        -0.500
data arrival time                                                         -0.572
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.072


#Path 72
Startpoint: addr[9].inpad[0] (.input at (59,1) clocked by clk)
Endpoint  : dout[0].ADDR_A2[13] (RS_TDP36K at (59,2) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
addr[9].inpad[0] (.input at (59,1))                              0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.364     0.364
| (intra 'bram' routing)                                         0.208     0.572
dout[0].ADDR_A2[13] (RS_TDP36K at (59,2))                        0.000     0.572
data arrival time                                                          0.572

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (20,1))                                  0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.000     0.000
| (intra 'bram' routing)                                         0.000     0.000
dout[0].CLK_A2[0] (RS_TDP36K at (59,2))                          0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                 -0.500    -0.500
data required time                                                        -0.500
--------------------------------------------------------------------------------
data required time                                                        -0.500
data arrival time                                                         -0.572
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.072


#Path 73
Startpoint: addr[0].inpad[0] (.input at (59,1) clocked by clk)
Endpoint  : dout[0].ADDR_B1[4] (RS_TDP36K at (59,2) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
addr[0].inpad[0] (.input at (59,1))                              0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.364     0.364
| (intra 'bram' routing)                                         0.208     0.572
dout[0].ADDR_B1[4] (RS_TDP36K at (59,2))                         0.000     0.572
data arrival time                                                          0.572

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (20,1))                                  0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.000     0.000
| (intra 'bram' routing)                                         0.000     0.000
dout[0].CLK_B1[0] (RS_TDP36K at (59,2))                          0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                 -0.500    -0.500
data required time                                                        -0.500
--------------------------------------------------------------------------------
data required time                                                        -0.500
data arrival time                                                         -0.572
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.072


#Path 74
Startpoint: addr[1].inpad[0] (.input at (59,1) clocked by clk)
Endpoint  : dout[0].ADDR_B1[5] (RS_TDP36K at (59,2) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
addr[1].inpad[0] (.input at (59,1))                              0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.364     0.364
| (intra 'bram' routing)                                         0.208     0.572
dout[0].ADDR_B1[5] (RS_TDP36K at (59,2))                         0.000     0.572
data arrival time                                                          0.572

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (20,1))                                  0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.000     0.000
| (intra 'bram' routing)                                         0.000     0.000
dout[0].CLK_B1[0] (RS_TDP36K at (59,2))                          0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                 -0.500    -0.500
data required time                                                        -0.500
--------------------------------------------------------------------------------
data required time                                                        -0.500
data arrival time                                                         -0.572
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.072


#Path 75
Startpoint: addr[2].inpad[0] (.input at (59,1) clocked by clk)
Endpoint  : dout[0].ADDR_B1[6] (RS_TDP36K at (59,2) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
addr[2].inpad[0] (.input at (59,1))                              0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.364     0.364
| (intra 'bram' routing)                                         0.208     0.572
dout[0].ADDR_B1[6] (RS_TDP36K at (59,2))                         0.000     0.572
data arrival time                                                          0.572

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (20,1))                                  0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.000     0.000
| (intra 'bram' routing)                                         0.000     0.000
dout[0].CLK_B1[0] (RS_TDP36K at (59,2))                          0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                 -0.500    -0.500
data required time                                                        -0.500
--------------------------------------------------------------------------------
data required time                                                        -0.500
data arrival time                                                         -0.572
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.072


#Path 76
Startpoint: addr[3].inpad[0] (.input at (59,1) clocked by clk)
Endpoint  : dout[0].ADDR_B1[7] (RS_TDP36K at (59,2) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
addr[3].inpad[0] (.input at (59,1))                              0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.364     0.364
| (intra 'bram' routing)                                         0.208     0.572
dout[0].ADDR_B1[7] (RS_TDP36K at (59,2))                         0.000     0.572
data arrival time                                                          0.572

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (20,1))                                  0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.000     0.000
| (intra 'bram' routing)                                         0.000     0.000
dout[0].CLK_B1[0] (RS_TDP36K at (59,2))                          0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                 -0.500    -0.500
data required time                                                        -0.500
--------------------------------------------------------------------------------
data required time                                                        -0.500
data arrival time                                                         -0.572
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.072


#Path 77
Startpoint: addr[4].inpad[0] (.input at (59,1) clocked by clk)
Endpoint  : dout[0].ADDR_B1[8] (RS_TDP36K at (59,2) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
addr[4].inpad[0] (.input at (59,1))                              0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.364     0.364
| (intra 'bram' routing)                                         0.208     0.572
dout[0].ADDR_B1[8] (RS_TDP36K at (59,2))                         0.000     0.572
data arrival time                                                          0.572

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (20,1))                                  0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.000     0.000
| (intra 'bram' routing)                                         0.000     0.000
dout[0].CLK_B1[0] (RS_TDP36K at (59,2))                          0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                 -0.500    -0.500
data required time                                                        -0.500
--------------------------------------------------------------------------------
data required time                                                        -0.500
data arrival time                                                         -0.572
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.072


#Path 78
Startpoint: addr[8].inpad[0] (.input at (59,1) clocked by clk)
Endpoint  : dout[0].ADDR_B1[12] (RS_TDP36K at (59,2) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
addr[8].inpad[0] (.input at (59,1))                              0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.364     0.364
| (intra 'bram' routing)                                         0.208     0.572
dout[0].ADDR_B1[12] (RS_TDP36K at (59,2))                        0.000     0.572
data arrival time                                                          0.572

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (20,1))                                  0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.000     0.000
| (intra 'bram' routing)                                         0.000     0.000
dout[0].CLK_B1[0] (RS_TDP36K at (59,2))                          0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                 -0.500    -0.500
data required time                                                        -0.500
--------------------------------------------------------------------------------
data required time                                                        -0.500
data arrival time                                                         -0.572
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.072


#Path 79
Startpoint: addr[6].inpad[0] (.input at (59,1) clocked by clk)
Endpoint  : dout[0].ADDR_B1[10] (RS_TDP36K at (59,2) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
addr[6].inpad[0] (.input at (59,1))                              0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.364     0.364
| (intra 'bram' routing)                                         0.208     0.572
dout[0].ADDR_B1[10] (RS_TDP36K at (59,2))                        0.000     0.572
data arrival time                                                          0.572

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (20,1))                                  0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.000     0.000
| (intra 'bram' routing)                                         0.000     0.000
dout[0].CLK_B1[0] (RS_TDP36K at (59,2))                          0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                 -0.500    -0.500
data required time                                                        -0.500
--------------------------------------------------------------------------------
data required time                                                        -0.500
data arrival time                                                         -0.572
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.072


#Path 80
Startpoint: addr[5].inpad[0] (.input at (59,1) clocked by clk)
Endpoint  : dout[0].ADDR_B1[9] (RS_TDP36K at (59,2) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
addr[5].inpad[0] (.input at (59,1))                              0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.364     0.364
| (intra 'bram' routing)                                         0.208     0.572
dout[0].ADDR_B1[9] (RS_TDP36K at (59,2))                         0.000     0.572
data arrival time                                                          0.572

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (20,1))                                  0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.000     0.000
| (intra 'bram' routing)                                         0.000     0.000
dout[0].CLK_B1[0] (RS_TDP36K at (59,2))                          0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                 -0.500    -0.500
data required time                                                        -0.500
--------------------------------------------------------------------------------
data required time                                                        -0.500
data arrival time                                                         -0.572
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.072


#Path 81
Startpoint: dout[0].RDATA_A2[5] (RS_TDP36K at (59,2) clocked by clk)
Endpoint  : out:dout[21].outpad[0] (.output at (59,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (20,1))                                  0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.000     0.000
| (intra 'bram' routing)                                         0.000     0.000
dout[0].CLK_A2[0] (RS_TDP36K at (59,2))                          0.000     0.000
| (primitive 'RS_TDP36K' Tcq_max)                                0.500     0.500
dout[0].RDATA_A2[5] (RS_TDP36K at (59,2)) [clock-to-output]      0.000     0.500
| (intra 'bram' routing)                                         0.000     0.500
| (inter-block routing)                                          0.364     0.864
| (intra 'io' routing)                                           0.118     0.981
out:dout[21].outpad[0] (.output at (59,1))                       0.000     0.981
data arrival time                                                          0.981

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -0.981
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.981


#Path 82
Startpoint: dout[0].RDATA_A2[4] (RS_TDP36K at (59,2) clocked by clk)
Endpoint  : out:dout[20].outpad[0] (.output at (59,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (20,1))                                  0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.000     0.000
| (intra 'bram' routing)                                         0.000     0.000
dout[0].CLK_A2[0] (RS_TDP36K at (59,2))                          0.000     0.000
| (primitive 'RS_TDP36K' Tcq_max)                                0.500     0.500
dout[0].RDATA_A2[4] (RS_TDP36K at (59,2)) [clock-to-output]      0.000     0.500
| (intra 'bram' routing)                                         0.000     0.500
| (inter-block routing)                                          0.364     0.864
| (intra 'io' routing)                                           0.118     0.981
out:dout[20].outpad[0] (.output at (59,1))                       0.000     0.981
data arrival time                                                          0.981

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -0.981
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.981


#Path 83
Startpoint: dout[0].RDATA_A2[6] (RS_TDP36K at (59,2) clocked by clk)
Endpoint  : out:dout[22].outpad[0] (.output at (59,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (20,1))                                  0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.000     0.000
| (intra 'bram' routing)                                         0.000     0.000
dout[0].CLK_A2[0] (RS_TDP36K at (59,2))                          0.000     0.000
| (primitive 'RS_TDP36K' Tcq_max)                                0.500     0.500
dout[0].RDATA_A2[6] (RS_TDP36K at (59,2)) [clock-to-output]      0.000     0.500
| (intra 'bram' routing)                                         0.000     0.500
| (inter-block routing)                                          0.364     0.864
| (intra 'io' routing)                                           0.118     0.981
out:dout[22].outpad[0] (.output at (59,1))                       0.000     0.981
data arrival time                                                          0.981

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -0.981
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.981


#Path 84
Startpoint: dout[0].RDATA_A2[7] (RS_TDP36K at (59,2) clocked by clk)
Endpoint  : out:dout[23].outpad[0] (.output at (59,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (20,1))                                  0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.000     0.000
| (intra 'bram' routing)                                         0.000     0.000
dout[0].CLK_A2[0] (RS_TDP36K at (59,2))                          0.000     0.000
| (primitive 'RS_TDP36K' Tcq_max)                                0.500     0.500
dout[0].RDATA_A2[7] (RS_TDP36K at (59,2)) [clock-to-output]      0.000     0.500
| (intra 'bram' routing)                                         0.000     0.500
| (inter-block routing)                                          0.364     0.864
| (intra 'io' routing)                                           0.118     0.981
out:dout[23].outpad[0] (.output at (59,1))                       0.000     0.981
data arrival time                                                          0.981

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -0.981
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.981


#Path 85
Startpoint: dout[0].RDATA_A2[9] (RS_TDP36K at (59,2) clocked by clk)
Endpoint  : out:dout[24].outpad[0] (.output at (59,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (20,1))                                  0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.000     0.000
| (intra 'bram' routing)                                         0.000     0.000
dout[0].CLK_A2[0] (RS_TDP36K at (59,2))                          0.000     0.000
| (primitive 'RS_TDP36K' Tcq_max)                                0.500     0.500
dout[0].RDATA_A2[9] (RS_TDP36K at (59,2)) [clock-to-output]      0.000     0.500
| (intra 'bram' routing)                                         0.000     0.500
| (inter-block routing)                                          0.364     0.864
| (intra 'io' routing)                                           0.118     0.981
out:dout[24].outpad[0] (.output at (59,1))                       0.000     0.981
data arrival time                                                          0.981

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -0.981
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.981


#Path 86
Startpoint: dout[0].RDATA_A2[10] (RS_TDP36K at (59,2) clocked by clk)
Endpoint  : out:dout[25].outpad[0] (.output at (59,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (20,1))                                  0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.000     0.000
| (intra 'bram' routing)                                         0.000     0.000
dout[0].CLK_A2[0] (RS_TDP36K at (59,2))                          0.000     0.000
| (primitive 'RS_TDP36K' Tcq_max)                                0.500     0.500
dout[0].RDATA_A2[10] (RS_TDP36K at (59,2)) [clock-to-output]     0.000     0.500
| (intra 'bram' routing)                                         0.000     0.500
| (inter-block routing)                                          0.364     0.864
| (intra 'io' routing)                                           0.118     0.981
out:dout[25].outpad[0] (.output at (59,1))                       0.000     0.981
data arrival time                                                          0.981

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -0.981
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.981


#Path 87
Startpoint: dout[0].RDATA_A2[11] (RS_TDP36K at (59,2) clocked by clk)
Endpoint  : out:dout[26].outpad[0] (.output at (60,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (20,1))                                  0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.000     0.000
| (intra 'bram' routing)                                         0.000     0.000
dout[0].CLK_A2[0] (RS_TDP36K at (59,2))                          0.000     0.000
| (primitive 'RS_TDP36K' Tcq_max)                                0.500     0.500
dout[0].RDATA_A2[11] (RS_TDP36K at (59,2)) [clock-to-output]     0.000     0.500
| (intra 'bram' routing)                                         0.000     0.500
| (inter-block routing)                                          0.364     0.864
| (intra 'io' routing)                                           0.118     0.981
out:dout[26].outpad[0] (.output at (60,1))                       0.000     0.981
data arrival time                                                          0.981

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -0.981
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.981


#Path 88
Startpoint: dout[0].RDATA_A2[12] (RS_TDP36K at (59,2) clocked by clk)
Endpoint  : out:dout[27].outpad[0] (.output at (59,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (20,1))                                  0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.000     0.000
| (intra 'bram' routing)                                         0.000     0.000
dout[0].CLK_A2[0] (RS_TDP36K at (59,2))                          0.000     0.000
| (primitive 'RS_TDP36K' Tcq_max)                                0.500     0.500
dout[0].RDATA_A2[12] (RS_TDP36K at (59,2)) [clock-to-output]     0.000     0.500
| (intra 'bram' routing)                                         0.000     0.500
| (inter-block routing)                                          0.364     0.864
| (intra 'io' routing)                                           0.118     0.981
out:dout[27].outpad[0] (.output at (59,1))                       0.000     0.981
data arrival time                                                          0.981

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -0.981
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.981


#Path 89
Startpoint: dout[0].RDATA_A2[13] (RS_TDP36K at (59,2) clocked by clk)
Endpoint  : out:dout[28].outpad[0] (.output at (59,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (20,1))                                  0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.000     0.000
| (intra 'bram' routing)                                         0.000     0.000
dout[0].CLK_A2[0] (RS_TDP36K at (59,2))                          0.000     0.000
| (primitive 'RS_TDP36K' Tcq_max)                                0.500     0.500
dout[0].RDATA_A2[13] (RS_TDP36K at (59,2)) [clock-to-output]     0.000     0.500
| (intra 'bram' routing)                                         0.000     0.500
| (inter-block routing)                                          0.364     0.864
| (intra 'io' routing)                                           0.118     0.981
out:dout[28].outpad[0] (.output at (59,1))                       0.000     0.981
data arrival time                                                          0.981

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -0.981
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.981


#Path 90
Startpoint: dout[0].RDATA_A2[14] (RS_TDP36K at (59,2) clocked by clk)
Endpoint  : out:dout[29].outpad[0] (.output at (59,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (20,1))                                  0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.000     0.000
| (intra 'bram' routing)                                         0.000     0.000
dout[0].CLK_A2[0] (RS_TDP36K at (59,2))                          0.000     0.000
| (primitive 'RS_TDP36K' Tcq_max)                                0.500     0.500
dout[0].RDATA_A2[14] (RS_TDP36K at (59,2)) [clock-to-output]     0.000     0.500
| (intra 'bram' routing)                                         0.000     0.500
| (inter-block routing)                                          0.364     0.864
| (intra 'io' routing)                                           0.118     0.981
out:dout[29].outpad[0] (.output at (59,1))                       0.000     0.981
data arrival time                                                          0.981

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -0.981
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.981


#Path 91
Startpoint: dout[0].RDATA_A2[15] (RS_TDP36K at (59,2) clocked by clk)
Endpoint  : out:dout[30].outpad[0] (.output at (59,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (20,1))                                  0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.000     0.000
| (intra 'bram' routing)                                         0.000     0.000
dout[0].CLK_A2[0] (RS_TDP36K at (59,2))                          0.000     0.000
| (primitive 'RS_TDP36K' Tcq_max)                                0.500     0.500
dout[0].RDATA_A2[15] (RS_TDP36K at (59,2)) [clock-to-output]     0.000     0.500
| (intra 'bram' routing)                                         0.000     0.500
| (inter-block routing)                                          0.364     0.864
| (intra 'io' routing)                                           0.118     0.981
out:dout[30].outpad[0] (.output at (59,1))                       0.000     0.981
data arrival time                                                          0.981

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -0.981
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.981


#Path 92
Startpoint: dout[0].RDATA_A2[16] (RS_TDP36K at (59,2) clocked by clk)
Endpoint  : out:dout[31].outpad[0] (.output at (59,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (20,1))                                  0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.000     0.000
| (intra 'bram' routing)                                         0.000     0.000
dout[0].CLK_A2[0] (RS_TDP36K at (59,2))                          0.000     0.000
| (primitive 'RS_TDP36K' Tcq_max)                                0.500     0.500
dout[0].RDATA_A2[16] (RS_TDP36K at (59,2)) [clock-to-output]     0.000     0.500
| (intra 'bram' routing)                                         0.000     0.500
| (inter-block routing)                                          0.364     0.864
| (intra 'io' routing)                                           0.118     0.981
out:dout[31].outpad[0] (.output at (59,1))                       0.000     0.981
data arrival time                                                          0.981

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -0.981
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.981


#Path 93
Startpoint: dout[0].RDATA_A1[2] (RS_TDP36K at (59,2) clocked by clk)
Endpoint  : out:dout[2].outpad[0] (.output at (59,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (20,1))                                  0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.000     0.000
| (intra 'bram' routing)                                         0.000     0.000
dout[0].CLK_A1[0] (RS_TDP36K at (59,2))                          0.000     0.000
| (primitive 'RS_TDP36K' Tcq_max)                                0.500     0.500
dout[0].RDATA_A1[2] (RS_TDP36K at (59,2)) [clock-to-output]      0.000     0.500
| (intra 'bram' routing)                                         0.000     0.500
| (inter-block routing)                                          0.364     0.864
| (intra 'io' routing)                                           0.118     0.981
out:dout[2].outpad[0] (.output at (59,1))                        0.000     0.981
data arrival time                                                          0.981

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -0.981
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.981


#Path 94
Startpoint: dout[0].RDATA_A1[1] (RS_TDP36K at (59,2) clocked by clk)
Endpoint  : out:dout[1].outpad[0] (.output at (59,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (20,1))                                  0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.000     0.000
| (intra 'bram' routing)                                         0.000     0.000
dout[0].CLK_A1[0] (RS_TDP36K at (59,2))                          0.000     0.000
| (primitive 'RS_TDP36K' Tcq_max)                                0.500     0.500
dout[0].RDATA_A1[1] (RS_TDP36K at (59,2)) [clock-to-output]      0.000     0.500
| (intra 'bram' routing)                                         0.000     0.500
| (inter-block routing)                                          0.364     0.864
| (intra 'io' routing)                                           0.118     0.981
out:dout[1].outpad[0] (.output at (59,1))                        0.000     0.981
data arrival time                                                          0.981

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -0.981
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.981


#Path 95
Startpoint: dout[0].RDATA_A1[0] (RS_TDP36K at (59,2) clocked by clk)
Endpoint  : out:dout[0].outpad[0] (.output at (59,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (20,1))                                  0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.000     0.000
| (intra 'bram' routing)                                         0.000     0.000
dout[0].CLK_A1[0] (RS_TDP36K at (59,2))                          0.000     0.000
| (primitive 'RS_TDP36K' Tcq_max)                                0.500     0.500
dout[0].RDATA_A1[0] (RS_TDP36K at (59,2)) [clock-to-output]      0.000     0.500
| (intra 'bram' routing)                                         0.000     0.500
| (inter-block routing)                                          0.364     0.864
| (intra 'io' routing)                                           0.118     0.981
out:dout[0].outpad[0] (.output at (59,1))                        0.000     0.981
data arrival time                                                          0.981

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -0.981
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.981


#Path 96
Startpoint: dout[0].RDATA_A1[13] (RS_TDP36K at (59,2) clocked by clk)
Endpoint  : out:dout[12].outpad[0] (.output at (59,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (20,1))                                  0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.000     0.000
| (intra 'bram' routing)                                         0.000     0.000
dout[0].CLK_A1[0] (RS_TDP36K at (59,2))                          0.000     0.000
| (primitive 'RS_TDP36K' Tcq_max)                                0.500     0.500
dout[0].RDATA_A1[13] (RS_TDP36K at (59,2)) [clock-to-output]     0.000     0.500
| (intra 'bram' routing)                                         0.000     0.500
| (inter-block routing)                                          0.364     0.864
| (intra 'io' routing)                                           0.118     0.981
out:dout[12].outpad[0] (.output at (59,1))                       0.000     0.981
data arrival time                                                          0.981

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -0.981
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.981


#Path 97
Startpoint: dout[0].RDATA_A1[4] (RS_TDP36K at (59,2) clocked by clk)
Endpoint  : out:dout[4].outpad[0] (.output at (59,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (20,1))                                  0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.000     0.000
| (intra 'bram' routing)                                         0.000     0.000
dout[0].CLK_A1[0] (RS_TDP36K at (59,2))                          0.000     0.000
| (primitive 'RS_TDP36K' Tcq_max)                                0.500     0.500
dout[0].RDATA_A1[4] (RS_TDP36K at (59,2)) [clock-to-output]      0.000     0.500
| (intra 'bram' routing)                                         0.000     0.500
| (inter-block routing)                                          0.364     0.864
| (intra 'io' routing)                                           0.118     0.981
out:dout[4].outpad[0] (.output at (59,1))                        0.000     0.981
data arrival time                                                          0.981

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -0.981
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.981


#Path 98
Startpoint: dout[0].RDATA_A1[5] (RS_TDP36K at (59,2) clocked by clk)
Endpoint  : out:dout[5].outpad[0] (.output at (59,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (20,1))                                  0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.000     0.000
| (intra 'bram' routing)                                         0.000     0.000
dout[0].CLK_A1[0] (RS_TDP36K at (59,2))                          0.000     0.000
| (primitive 'RS_TDP36K' Tcq_max)                                0.500     0.500
dout[0].RDATA_A1[5] (RS_TDP36K at (59,2)) [clock-to-output]      0.000     0.500
| (intra 'bram' routing)                                         0.000     0.500
| (inter-block routing)                                          0.364     0.864
| (intra 'io' routing)                                           0.118     0.981
out:dout[5].outpad[0] (.output at (59,1))                        0.000     0.981
data arrival time                                                          0.981

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -0.981
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.981


#Path 99
Startpoint: dout[0].RDATA_A1[6] (RS_TDP36K at (59,2) clocked by clk)
Endpoint  : out:dout[6].outpad[0] (.output at (59,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (20,1))                                  0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.000     0.000
| (intra 'bram' routing)                                         0.000     0.000
dout[0].CLK_A1[0] (RS_TDP36K at (59,2))                          0.000     0.000
| (primitive 'RS_TDP36K' Tcq_max)                                0.500     0.500
dout[0].RDATA_A1[6] (RS_TDP36K at (59,2)) [clock-to-output]      0.000     0.500
| (intra 'bram' routing)                                         0.000     0.500
| (inter-block routing)                                          0.364     0.864
| (intra 'io' routing)                                           0.118     0.981
out:dout[6].outpad[0] (.output at (59,1))                        0.000     0.981
data arrival time                                                          0.981

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -0.981
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.981


#Path 100
Startpoint: dout[0].RDATA_A1[7] (RS_TDP36K at (59,2) clocked by clk)
Endpoint  : out:dout[7].outpad[0] (.output at (59,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (20,1))                                  0.000     0.000
| (intra 'io' routing)                                           0.000     0.000
| (inter-block routing)                                          0.000     0.000
| (intra 'bram' routing)                                         0.000     0.000
dout[0].CLK_A1[0] (RS_TDP36K at (59,2))                          0.000     0.000
| (primitive 'RS_TDP36K' Tcq_max)                                0.500     0.500
dout[0].RDATA_A1[7] (RS_TDP36K at (59,2)) [clock-to-output]      0.000     0.500
| (intra 'bram' routing)                                         0.000     0.500
| (inter-block routing)                                          0.364     0.864
| (intra 'io' routing)                                           0.118     0.981
out:dout[7].outpad[0] (.output at (59,1))                        0.000     0.981
data arrival time                                                          0.981

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -0.981
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.981


#End of timing report
