# vsim -vopt work.top -voptargs="+acc=npr" -assertdebug -l simulation.log -coverage "+UVM_TESTNAME=apb_slv_regression_test" -c -do "do exclusion.do; coverage save -onexit -assert -directive -cvg -codeAll coverage.ucdb; run -all; exit" 
# Start time: 19:43:39 on Dec 04,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.apb_slv_interfs(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.apb_slv_pkg(fast)
# Loading work.top_sv_unit(fast)
# Loading work.top(fast)
# Loading work.apb_slv_interfs(fast)
# Loading work.apb_slv_assertions(fast)
# Loading work.apb_slave(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# ** Warning: (vsim-3838) apb_slv_interfs.sv(1): Variable '/top/interfs/PRESETn' written by continuous and procedural assignments. 
# One of the assignments is implicit. See top.sv(11).
#    Time: 0 ns  Iteration: 0  Instance: /top/interfs File: apb_slv_interfs.sv
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# do exclusion.do
# Cannot open macro file: exclusion.do
#  coverage save -onexit -assert -directive -cvg -codeAll coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test apb_slv_regression_test...
# 
# 
# In reset
# --------------------------------------------------------------------
# Name                       Type                          Size  Value
# --------------------------------------------------------------------
# uvm_test_top               apb_slv_regression_test       -     @471 
#   env                      apb_slv_env                   -     @478 
#     act_agnt               apb_slv_active_agent          -     @485 
#       act_mon              apb_slv_active_monitor        -     @694 
#         active_item_port   uvm_analysis_port             -     @701 
#       drv                  apb_slv_driver                -     @667 
#         rsp_port           uvm_analysis_port             -     @682 
#         seq_item_port      uvm_seq_item_pull_port        -     @674 
#       seqr                 apb_slv_sequencer             -     @558 
#         rsp_export         uvm_analysis_export           -     @565 
#         seq_item_export    uvm_seq_item_pull_imp         -     @659 
#         arbitration_queue  array                         0     -    
#         lock_queue         array                         0     -    
#         num_last_reqs      integral                      32    'd1  
#         num_last_rsps      integral                      32    'd1  
#     pass_agnt              apb_slv_passive_agent         -     @492 
#       pass_mon             apb_slv_passive_monitor       -     @717 
#         passive_item_port  uvm_analysis_port             -     @724 
#     scb                    apb_slv_scoreboard            -     @530 
#       inputs_export        uvm_analysis_imp_from_input   -     @537 
#       outputs_export       uvm_analysis_imp_from_output  -     @545 
#     subscr                 apb_slv_subscriber            -     @499 
#       aport_inputs         uvm_analysis_imp_from_inp     -     @506 
#       aport_outputs        uvm_analysis_imp_from_out     -     @514 
# --------------------------------------------------------------------
# 
# 
# In reset
# ---------------------Driver in IDLE State @5---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Reset assertion passed
# ---------------------Driver in SETUP State @15---------------------
# PSELx = 1
# PENABLE = 0
# PWRITE= 0
# PADDR = 7f
# PSTRB = 2
# ---------------------Driver in ACCESS State @25---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 7f
# PWDATA = f709
# PSTRB = 2
# --------------------------------Active monitor @25--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	0
# PADDR:	7f
# PSTRB:	10
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @75--------------------------------
# PRDATA:	0
# PREADY:	1
# PSLVERR:	0
# -------------------------Scoreboard @ 75-------------------------
# Field		 Expected	Actual
# PRDATA	 0		0
# PSLVERR	     0		 0
# PREADY	     1		 1
# ********************************************TEST PASSED********************************************
# ---------------------Driver End of transaction @75---------------------
# PSELx = 0
# PENABLE = 0
#####################################################################################################
# ---------------------Driver in IDLE State @75---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @85---------------------
# PSELx = 1
# PENABLE = 0
# PWRITE= 1
# PADDR = 2a
# PWDATA = a1dc
# PSTRB = 2
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @95---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = 2a
# PWDATA = a1dc
# PSTRB = 2
# --------------------------------Active monitor @95--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	1
# PADDR:	2a
# PWDATA:	a1dc
# PSTRB:	10
# -------------------------Scoreboard @ 95-------------------------
# Scoreboard writing a100  data into memory at address 2a
# ASSERTION PASS: PRDATA latched when PWRITE is 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @145--------------------------------
# PRDATA:	0
# PREADY:	1
# PSLVERR:	0
# ---------------------Driver End of transaction @145---------------------
# PSELx = 0
# PENABLE = 0
# ---------------------Driver in IDLE State @145---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @155---------------------
# PSELx = 1
# PENABLE = 0
# PWRITE= 0
# PADDR = 2a
# PSTRB = 2
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @165---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 2a
# PWDATA = cf2f
# PSTRB = 2
# --------------------------------Active monitor @165--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	0
# PADDR:	2a
# PSTRB:	10
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @215--------------------------------
# PRDATA:	a100
# PREADY:	1
# PSLVERR:	0
# -------------------------Scoreboard @ 215-------------------------
# Field		 Expected	Actual
# PRDATA	 a100		a100
# PSLVERR	     0		 0
# PREADY	     1		 1
# ********************************************TEST PASSED********************************************
# ---------------------Driver End of transaction @215---------------------
# PSELx = 0
# PENABLE = 0
#####################################################################################################
# ---------------------Driver in IDLE State @215---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @225---------------------
# PSELx = 1
# PENABLE = 0
# PWRITE= 1
# PADDR = 2b
# PWDATA = 79c8
# PSTRB = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @235---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = 2b
# PWDATA = 79c8
# PSTRB = 0
# --------------------------------Active monitor @235--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	1
# PADDR:	2b
# PWDATA:	79c8
# PSTRB:	00
# -------------------------Scoreboard @ 235-------------------------
# Scoreboard writing 0  data into memory at address 2b
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @285--------------------------------
# PRDATA:	a100
# PREADY:	1
# PSLVERR:	0
# ---------------------Driver End of transaction @285---------------------
# PSELx = 0
# PENABLE = 0
# ---------------------Driver in IDLE State @285---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @295---------------------
# PSELx = 1
# PENABLE = 0
# PWRITE= 0
# PADDR = 2b
# PSTRB = 3
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @305---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 2b
# PWDATA = 38f2
# PSTRB = 3
# --------------------------------Active monitor @305--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	0
# PADDR:	2b
# PSTRB:	11
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# 
# 
# In reset
# 
# 
# In reset
# ASSERTION FAIL: Reset assertion failed
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @395--------------------------------
# PRDATA:	0
# PREADY:	1
# PSLVERR:	0
# -------------------------Scoreboard @ 395-------------------------
# Field		 Expected	Actual
# PRDATA	 0		0
# PSLVERR	     0		 0
# PREADY	     1		 1
# ********************************************TEST PASSED********************************************
# ---------------------Driver End of transaction @395---------------------
# PSELx = 0
# PENABLE = 0
#####################################################################################################
# ---------------------Driver in IDLE State @395---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @405---------------------
# PSELx = 1
# PENABLE = 0
# PWRITE= 1
# PADDR = 34
# PWDATA = 8577
# PSTRB = 1
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @415---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = 34
# PWDATA = 8577
# PSTRB = 1
# --------------------------------Active monitor @415--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	1
# PADDR:	34
# PWDATA:	8577
# PSTRB:	01
# -------------------------Scoreboard @ 415-------------------------
# Scoreboard writing 77  data into memory at address 34
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @465--------------------------------
# PRDATA:	0
# PREADY:	1
# PSLVERR:	0
# ---------------------Driver End of transaction @465---------------------
# PSELx = 0
# PENABLE = 0
# ---------------------Driver in IDLE State @465---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @475---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 34
# PSTRB = 3
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @485---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 34
# PWDATA = f4f0
# PSTRB = 3
# --------------------------------Active monitor @485--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	0
# PADDR:	34
# PSTRB:	11
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @535--------------------------------
# PRDATA:	77
# PREADY:	1
# PSLVERR:	0
# -------------------------Scoreboard @ 535-------------------------
# Field		 Expected	Actual
# PRDATA	 77		77
# PSLVERR	     0		 0
# PREADY	     1		 1
# ********************************************TEST PASSED********************************************
# ---------------------Driver End of transaction @535---------------------
# PSELx = 0
# PENABLE = 0
#####################################################################################################
# ---------------------Driver in IDLE State @535---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @545---------------------
# PSELx = 1
# PENABLE = 0
# PWRITE= 1
# PADDR = 1a
# PWDATA = 7bf3
# PSTRB = 3
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @555---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = 1a
# PWDATA = 7bf3
# PSTRB = 3
# --------------------------------Active monitor @555--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	1
# PADDR:	1a
# PWDATA:	7bf3
# PSTRB:	11
# -------------------------Scoreboard @ 555-------------------------
# Scoreboard writing 7bf3  data into memory at address 1a
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @605--------------------------------
# PRDATA:	77
# PREADY:	1
# PSLVERR:	0
# ---------------------Driver End of transaction @605---------------------
# PSELx = 0
# PENABLE = 0
# ---------------------Driver in IDLE State @605---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @615---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 1a
# PSTRB = 3
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @625---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 1a
# PWDATA = 8435
# PSTRB = 3
# --------------------------------Active monitor @625--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	0
# PADDR:	1a
# PSTRB:	11
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @675--------------------------------
# PRDATA:	7bf3
# PREADY:	1
# PSLVERR:	0
# -------------------------Scoreboard @ 675-------------------------
# Field		 Expected	Actual
# PRDATA	 7bf3		7bf3
# PSLVERR	     0		 0
# PREADY	     1		 1
# ********************************************TEST PASSED********************************************
# ---------------------Driver End of transaction @675---------------------
# PSELx = 0
# PENABLE = 0
#####################################################################################################
# ---------------------Driver in IDLE State @675---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @685---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = 38
# PWDATA = 414a
# PSTRB = 2
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @695---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = 38
# PWDATA = 414a
# PSTRB = 2
# --------------------------------Active monitor @695--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	1
# PADDR:	38
# PWDATA:	414a
# PSTRB:	10
# -------------------------Scoreboard @ 695-------------------------
# Scoreboard writing 4100  data into memory at address 38
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @745--------------------------------
# PRDATA:	7bf3
# PREADY:	1
# PSLVERR:	0
# ---------------------Driver End of transaction @745---------------------
# PSELx = 0
# PENABLE = 0
# ---------------------Driver in IDLE State @745---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @755---------------------
# PSELx = 1
# PENABLE = 0
# PWRITE= 0
# PADDR = 38
# PSTRB = 1
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @765---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 38
# PWDATA = a7c7
# PSTRB = 1
# --------------------------------Active monitor @765--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	0
# PADDR:	38
# PSTRB:	01
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @815--------------------------------
# PRDATA:	4100
# PREADY:	1
# PSLVERR:	0
# -------------------------Scoreboard @ 815-------------------------
# Field		 Expected	Actual
# PRDATA	 4100		4100
# PSLVERR	     0		 0
# PREADY	     1		 1
# ********************************************TEST PASSED********************************************
# ---------------------Driver End of transaction @815---------------------
# PSELx = 0
# PENABLE = 0
#####################################################################################################
# ---------------------Driver in IDLE State @815---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @825---------------------
# PSELx = 1
# PENABLE = 0
# PWRITE= 1
# PADDR = 35
# PWDATA = ae08
# PSTRB = 2
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @835---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = 35
# PWDATA = ae08
# PSTRB = 2
# --------------------------------Active monitor @835--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	1
# PADDR:	35
# PWDATA:	ae08
# PSTRB:	10
# -------------------------Scoreboard @ 835-------------------------
# Scoreboard writing ae00  data into memory at address 35
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @885--------------------------------
# PRDATA:	4100
# PREADY:	1
# PSLVERR:	0
# ---------------------Driver End of transaction @885---------------------
# PSELx = 0
# PENABLE = 0
# ---------------------Driver in IDLE State @885---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @895---------------------
# PSELx = 1
# PENABLE = 0
# PWRITE= 0
# PADDR = 35
# PSTRB = 3
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @905---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 35
# PWDATA = 1897
# PSTRB = 3
# --------------------------------Active monitor @905--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	0
# PADDR:	35
# PSTRB:	11
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @955--------------------------------
# PRDATA:	ae00
# PREADY:	1
# PSLVERR:	0
# -------------------------Scoreboard @ 955-------------------------
# Field		 Expected	Actual
# PRDATA	 ae00		ae00
# PSLVERR	     0		 0
# PREADY	     1		 1
# ********************************************TEST PASSED********************************************
# ---------------------Driver End of transaction @955---------------------
# PSELx = 0
# PENABLE = 0
#####################################################################################################
# ---------------------Driver in IDLE State @955---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @965---------------------
# PSELx = 1
# PENABLE = 0
# PWRITE= 1
# PADDR = 4
# PWDATA = df2d
# PSTRB = 1
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @975---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = 4
# PWDATA = df2d
# PSTRB = 1
# --------------------------------Active monitor @975--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	1
# PADDR:	4
# PWDATA:	df2d
# PSTRB:	01
# -------------------------Scoreboard @ 975-------------------------
# Scoreboard writing 2d  data into memory at address 4
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @1025--------------------------------
# PRDATA:	ae00
# PREADY:	1
# PSLVERR:	0
# ---------------------Driver End of transaction @1025---------------------
# PSELx = 0
# PENABLE = 0
# ---------------------Driver in IDLE State @1025---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @1035---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 4
# PSTRB = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @1045---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 4
# PWDATA = 5c88
# PSTRB = 0
# --------------------------------Active monitor @1045--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	0
# PADDR:	4
# PSTRB:	00
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @1095--------------------------------
# PRDATA:	2d
# PREADY:	1
# PSLVERR:	0
# -------------------------Scoreboard @ 1095-------------------------
# Field		 Expected	Actual
# PRDATA	 2d		2d
# PSLVERR	     0		 0
# PREADY	     1		 1
# ********************************************TEST PASSED********************************************
# ---------------------Driver End of transaction @1095---------------------
# PSELx = 0
# PENABLE = 0
#####################################################################################################
# ---------------------Driver in IDLE State @1095---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @1105---------------------
# PSELx = 1
# PENABLE = 0
# PWRITE= 1
# PADDR = 5
# PWDATA = 4d63
# PSTRB = 3
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @1115---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = 5
# PWDATA = 4d63
# PSTRB = 3
# --------------------------------Active monitor @1115--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	1
# PADDR:	5
# PWDATA:	4d63
# PSTRB:	11
# -------------------------Scoreboard @ 1115-------------------------
# Scoreboard writing 4d63  data into memory at address 5
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @1165--------------------------------
# PRDATA:	2d
# PREADY:	1
# PSLVERR:	0
# ---------------------Driver End of transaction @1165---------------------
# PSELx = 0
# PENABLE = 0
# ---------------------Driver in IDLE State @1165---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @1175---------------------
# PSELx = 1
# PENABLE = 0
# PWRITE= 0
# PADDR = 5
# PSTRB = 1
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @1185---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 5
# PWDATA = 7f13
# PSTRB = 1
# --------------------------------Active monitor @1185--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	0
# PADDR:	5
# PSTRB:	01
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @1235--------------------------------
# PRDATA:	4d63
# PREADY:	1
# PSLVERR:	0
# -------------------------Scoreboard @ 1235-------------------------
# Field		 Expected	Actual
# PRDATA	 4d63		4d63
# PSLVERR	     0		 0
# PREADY	     1		 1
# ********************************************TEST PASSED********************************************
# ---------------------Driver End of transaction @1235---------------------
# PSELx = 0
# PENABLE = 0
#####################################################################################################
# ---------------------Driver in IDLE State @1235---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @1245---------------------
# PSELx = 1
# PENABLE = 0
# PWRITE= 1
# PADDR = 2
# PWDATA = 73a7
# PSTRB = 2
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @1255---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = 2
# PWDATA = 73a7
# PSTRB = 2
# --------------------------------Active monitor @1255--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	1
# PADDR:	2
# PWDATA:	73a7
# PSTRB:	10
# -------------------------Scoreboard @ 1255-------------------------
# Scoreboard writing 7300  data into memory at address 2
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @1305--------------------------------
# PRDATA:	4d63
# PREADY:	1
# PSLVERR:	0
# ---------------------Driver End of transaction @1305---------------------
# PSELx = 0
# PENABLE = 0
# ---------------------Driver in IDLE State @1305---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @1315---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 2
# PSTRB = 2
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @1325---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 2
# PWDATA = 8885
# PSTRB = 2
# --------------------------------Active monitor @1325--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	0
# PADDR:	2
# PSTRB:	10
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @1375--------------------------------
# PRDATA:	7300
# PREADY:	1
# PSLVERR:	0
# -------------------------Scoreboard @ 1375-------------------------
# Field		 Expected	Actual
# PRDATA	 7300		7300
# PSLVERR	     0		 0
# PREADY	     1		 1
# ********************************************TEST PASSED********************************************
# ---------------------Driver End of transaction @1375---------------------
# PSELx = 0
# PENABLE = 0
#####################################################################################################
# ---------------------Driver in IDLE State @1375---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @1385---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = 13
# PWDATA = 58b8
# PSTRB = 2
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @1395---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = 13
# PWDATA = 58b8
# PSTRB = 2
# --------------------------------Active monitor @1395--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	1
# PADDR:	13
# PWDATA:	58b8
# PSTRB:	10
# -------------------------Scoreboard @ 1395-------------------------
# Scoreboard writing 5800  data into memory at address 13
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @1445--------------------------------
# PRDATA:	7300
# PREADY:	1
# PSLVERR:	0
# ---------------------Driver End of transaction @1445---------------------
# PSELx = 0
# PENABLE = 0
# ---------------------Driver in IDLE State @1445---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @1455---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 13
# PSTRB = 1
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @1465---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 13
# PWDATA = 6f80
# PSTRB = 1
# --------------------------------Active monitor @1465--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	0
# PADDR:	13
# PSTRB:	01
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @1515--------------------------------
# PRDATA:	5800
# PREADY:	1
# PSLVERR:	0
# -------------------------Scoreboard @ 1515-------------------------
# Field		 Expected	Actual
# PRDATA	 5800		5800
# PSLVERR	     0		 0
# PREADY	     1		 1
# ********************************************TEST PASSED********************************************
# ---------------------Driver End of transaction @1515---------------------
# PSELx = 0
# PENABLE = 0
#####################################################################################################
# ---------------------Driver in IDLE State @1515---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @1525---------------------
# PSELx = 1
# PENABLE = 0
# PWRITE= 1
# PADDR = 30
# PWDATA = bbee
# PSTRB = 1
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @1535---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = 30
# PWDATA = bbee
# PSTRB = 1
# --------------------------------Active monitor @1535--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	1
# PADDR:	30
# PWDATA:	bbee
# PSTRB:	01
# -------------------------Scoreboard @ 1535-------------------------
# Scoreboard writing ee  data into memory at address 30
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @1585--------------------------------
# PRDATA:	5800
# PREADY:	1
# PSLVERR:	0
# ---------------------Driver End of transaction @1585---------------------
# PSELx = 0
# PENABLE = 0
# ---------------------Driver in IDLE State @1585---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @1595---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 30
# PSTRB = 1
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @1605---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 30
# PWDATA = 6b3e
# PSTRB = 1
# --------------------------------Active monitor @1605--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	0
# PADDR:	30
# PSTRB:	01
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @1655--------------------------------
# PRDATA:	ee
# PREADY:	1
# PSLVERR:	0
# -------------------------Scoreboard @ 1655-------------------------
# Field		 Expected	Actual
# PRDATA	 ee		ee
# PSLVERR	     0		 0
# PREADY	     1		 1
# ********************************************TEST PASSED********************************************
# ---------------------Driver End of transaction @1655---------------------
# PSELx = 0
# PENABLE = 0
#####################################################################################################
# ---------------------Driver in IDLE State @1655---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @1665---------------------
# PSELx = 1
# PENABLE = 0
# PWRITE= 1
# PADDR = 2d
# PWDATA = 55a3
# PSTRB = 1
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @1675---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = 2d
# PWDATA = 55a3
# PSTRB = 1
# --------------------------------Active monitor @1675--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	1
# PADDR:	2d
# PWDATA:	55a3
# PSTRB:	01
# -------------------------Scoreboard @ 1675-------------------------
# Scoreboard writing a3  data into memory at address 2d
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @1725--------------------------------
# PRDATA:	ee
# PREADY:	1
# PSLVERR:	0
# ---------------------Driver End of transaction @1725---------------------
# PSELx = 0
# PENABLE = 0
# ---------------------Driver in IDLE State @1725---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @1735---------------------
# PSELx = 1
# PENABLE = 0
# PWRITE= 0
# PADDR = 2d
# PSTRB = 1
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @1745---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 2d
# PWDATA = 678b
# PSTRB = 1
# --------------------------------Active monitor @1745--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	0
# PADDR:	2d
# PSTRB:	01
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @1795--------------------------------
# PRDATA:	a3
# PREADY:	1
# PSLVERR:	0
# -------------------------Scoreboard @ 1795-------------------------
# Field		 Expected	Actual
# PRDATA	 a3		a3
# PSLVERR	     0		 0
# PREADY	     1		 1
# ********************************************TEST PASSED********************************************
# ---------------------Driver End of transaction @1795---------------------
# PSELx = 0
# PENABLE = 0
#####################################################################################################
# ---------------------Driver in IDLE State @1795---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @1805---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = 1e
# PWDATA = 9a94
# PSTRB = 2
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @1815---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = 1e
# PWDATA = 9a94
# PSTRB = 2
# --------------------------------Active monitor @1815--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	1
# PADDR:	1e
# PWDATA:	9a94
# PSTRB:	10
# -------------------------Scoreboard @ 1815-------------------------
# Scoreboard writing 9a00  data into memory at address 1e
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @1865--------------------------------
# PRDATA:	a3
# PREADY:	1
# PSLVERR:	0
# ---------------------Driver End of transaction @1865---------------------
# PSELx = 0
# PENABLE = 0
# ---------------------Driver in IDLE State @1865---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @1875---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 1e
# PSTRB = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @1885---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 1e
# PWDATA = 589a
# PSTRB = 0
# --------------------------------Active monitor @1885--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	0
# PADDR:	1e
# PSTRB:	00
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @1935--------------------------------
# PRDATA:	9a00
# PREADY:	1
# PSLVERR:	0
# -------------------------Scoreboard @ 1935-------------------------
# Field		 Expected	Actual
# PRDATA	 9a00		9a00
# PSLVERR	     0		 0
# PREADY	     1		 1
# ********************************************TEST PASSED********************************************
# ---------------------Driver End of transaction @1935---------------------
# PSELx = 0
# PENABLE = 0
#####################################################################################################
# ---------------------Driver in IDLE State @1935---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @1945---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = f
# PWDATA = 11dc
# PSTRB = 3
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @1955---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = f
# PWDATA = 11dc
# PSTRB = 3
# --------------------------------Active monitor @1955--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	1
# PADDR:	f
# PWDATA:	11dc
# PSTRB:	11
# -------------------------Scoreboard @ 1955-------------------------
# Scoreboard writing 11dc  data into memory at address f
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @2005--------------------------------
# PRDATA:	9a00
# PREADY:	1
# PSLVERR:	0
# ---------------------Driver End of transaction @2005---------------------
# PSELx = 0
# PENABLE = 0
# ---------------------Driver in IDLE State @2005---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @2015---------------------
# PSELx = 1
# PENABLE = 0
# PWRITE= 0
# PADDR = f
# PSTRB = 2
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @2025---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = f
# PWDATA = bd68
# PSTRB = 2
# --------------------------------Active monitor @2025--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	0
# PADDR:	f
# PSTRB:	10
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @2075--------------------------------
# PRDATA:	11dc
# PREADY:	1
# PSLVERR:	0
# -------------------------Scoreboard @ 2075-------------------------
# Field		 Expected	Actual
# PRDATA	 11dc		11dc
# PSLVERR	     0		 0
# PREADY	     1		 1
# ********************************************TEST PASSED********************************************
# ---------------------Driver End of transaction @2075---------------------
# PSELx = 0
# PENABLE = 0
#####################################################################################################
# ---------------------Driver in IDLE State @2075---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @2085---------------------
# PSELx = 1
# PENABLE = 0
# PWRITE= 1
# PADDR = 6
# PWDATA = 2d4b
# PSTRB = 3
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @2095---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = 6
# PWDATA = 2d4b
# PSTRB = 3
# --------------------------------Active monitor @2095--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	1
# PADDR:	6
# PWDATA:	2d4b
# PSTRB:	11
# -------------------------Scoreboard @ 2095-------------------------
# Scoreboard writing 2d4b  data into memory at address 6
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @2145--------------------------------
# PRDATA:	11dc
# PREADY:	1
# PSLVERR:	0
# ---------------------Driver End of transaction @2145---------------------
# PSELx = 0
# PENABLE = 0
# ---------------------Driver in IDLE State @2145---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @2155---------------------
# PSELx = 1
# PENABLE = 0
# PWRITE= 0
# PADDR = 6
# PSTRB = 2
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @2165---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 6
# PWDATA = 3d9b
# PSTRB = 2
# --------------------------------Active monitor @2165--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	0
# PADDR:	6
# PSTRB:	10
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @2215--------------------------------
# PRDATA:	2d4b
# PREADY:	1
# PSLVERR:	0
# -------------------------Scoreboard @ 2215-------------------------
# Field		 Expected	Actual
# PRDATA	 2d4b		2d4b
# PSLVERR	     0		 0
# PREADY	     1		 1
# ********************************************TEST PASSED********************************************
# ---------------------Driver End of transaction @2215---------------------
# PSELx = 0
# PENABLE = 0
#####################################################################################################
# ---------------------Driver in IDLE State @2215---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @2225---------------------
# PSELx = 1
# PENABLE = 0
# PWRITE= 1
# PADDR = 13
# PWDATA = 968
# PSTRB = 1
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @2235---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = 13
# PWDATA = 968
# PSTRB = 1
# --------------------------------Active monitor @2235--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	1
# PADDR:	13
# PWDATA:	968
# PSTRB:	01
# -------------------------Scoreboard @ 2235-------------------------
# Scoreboard writing 5868  data into memory at address 13
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @2285--------------------------------
# PRDATA:	2d4b
# PREADY:	1
# PSLVERR:	0
# ---------------------Driver End of transaction @2285---------------------
# PSELx = 0
# PENABLE = 0
# ---------------------Driver in IDLE State @2285---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @2295---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 13
# PSTRB = 2
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @2305---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 13
# PWDATA = 1c79
# PSTRB = 2
# --------------------------------Active monitor @2305--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	0
# PADDR:	13
# PSTRB:	10
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @2355--------------------------------
# PRDATA:	5868
# PREADY:	1
# PSLVERR:	0
# -------------------------Scoreboard @ 2355-------------------------
# Field		 Expected	Actual
# PRDATA	 5868		5868
# PSLVERR	     0		 0
# PREADY	     1		 1
# ********************************************TEST PASSED********************************************
# ---------------------Driver End of transaction @2355---------------------
# PSELx = 0
# PENABLE = 0
#####################################################################################################
# ---------------------Driver in IDLE State @2355---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @2365---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = 25
# PWDATA = 6b9f
# PSTRB = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @2375---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = 25
# PWDATA = 6b9f
# PSTRB = 0
# --------------------------------Active monitor @2375--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	1
# PADDR:	25
# PWDATA:	6b9f
# PSTRB:	00
# -------------------------Scoreboard @ 2375-------------------------
# Scoreboard writing 0  data into memory at address 25
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @2425--------------------------------
# PRDATA:	5868
# PREADY:	1
# PSLVERR:	0
# ---------------------Driver End of transaction @2425---------------------
# PSELx = 0
# PENABLE = 0
# ---------------------Driver in IDLE State @2425---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @2435---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 25
# PSTRB = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @2445---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 25
# PWDATA = cc
# PSTRB = 0
# --------------------------------Active monitor @2445--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	0
# PADDR:	25
# PSTRB:	00
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @2495--------------------------------
# PRDATA:	0
# PREADY:	1
# PSLVERR:	0
# -------------------------Scoreboard @ 2495-------------------------
# Field		 Expected	Actual
# PRDATA	 0		0
# PSLVERR	     0		 0
# PREADY	     1		 1
# ********************************************TEST PASSED********************************************
# ---------------------Driver End of transaction @2495---------------------
# PSELx = 0
# PENABLE = 0
#####################################################################################################
# ---------------------Driver in IDLE State @2495---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @2505---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = 25
# PWDATA = 4081
# PSTRB = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @2515---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = 25
# PWDATA = 4081
# PSTRB = 0
# --------------------------------Active monitor @2515--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	1
# PADDR:	25
# PWDATA:	4081
# PSTRB:	00
# -------------------------Scoreboard @ 2515-------------------------
# Scoreboard writing 0  data into memory at address 25
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @2565--------------------------------
# PRDATA:	0
# PREADY:	1
# PSLVERR:	0
# ---------------------Driver End of transaction @2565---------------------
# PSELx = 0
# PENABLE = 0
# ---------------------Driver in IDLE State @2565---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @2575---------------------
# PSELx = 1
# PENABLE = 0
# PWRITE= 0
# PADDR = 25
# PSTRB = 1
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @2585---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 25
# PWDATA = 4222
# PSTRB = 1
# --------------------------------Active monitor @2585--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	0
# PADDR:	25
# PSTRB:	01
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @2635--------------------------------
# PRDATA:	0
# PREADY:	1
# PSLVERR:	0
# -------------------------Scoreboard @ 2635-------------------------
# Field		 Expected	Actual
# PRDATA	 0		0
# PSLVERR	     0		 0
# PREADY	     1		 1
# ********************************************TEST PASSED********************************************
# ---------------------Driver End of transaction @2635---------------------
# PSELx = 0
# PENABLE = 0
#####################################################################################################
# ---------------------Driver in IDLE State @2635---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @2645---------------------
# PSELx = 1
# PENABLE = 0
# PWRITE= 1
# PADDR = 13
# PWDATA = 657b
# PSTRB = 2
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @2655---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = 13
# PWDATA = 657b
# PSTRB = 2
# --------------------------------Active monitor @2655--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	1
# PADDR:	13
# PWDATA:	657b
# PSTRB:	10
# -------------------------Scoreboard @ 2655-------------------------
# Scoreboard writing 6568  data into memory at address 13
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @2705--------------------------------
# PRDATA:	0
# PREADY:	1
# PSLVERR:	0
# ---------------------Driver End of transaction @2705---------------------
# PSELx = 0
# PENABLE = 0
# ---------------------Driver in IDLE State @2705---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @2715---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 13
# PSTRB = 1
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @2725---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 13
# PWDATA = 563a
# PSTRB = 1
# --------------------------------Active monitor @2725--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	0
# PADDR:	13
# PSTRB:	01
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @2775--------------------------------
# PRDATA:	6568
# PREADY:	1
# PSLVERR:	0
# -------------------------Scoreboard @ 2775-------------------------
# Field		 Expected	Actual
# PRDATA	 6568		6568
# PSLVERR	     0		 0
# PREADY	     1		 1
# ********************************************TEST PASSED********************************************
# ---------------------Driver End of transaction @2775---------------------
# PSELx = 0
# PENABLE = 0
#####################################################################################################
# ---------------------Driver in IDLE State @2775---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @2785---------------------
# PSELx = 1
# PENABLE = 0
# PWRITE= 1
# PADDR = 39
# PWDATA = 45c3
# PSTRB = 3
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @2795---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = 39
# PWDATA = 45c3
# PSTRB = 3
# --------------------------------Active monitor @2795--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	1
# PADDR:	39
# PWDATA:	45c3
# PSTRB:	11
# -------------------------Scoreboard @ 2795-------------------------
# Scoreboard writing 45c3  data into memory at address 39
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @2845--------------------------------
# PRDATA:	6568
# PREADY:	1
# PSLVERR:	0
# ---------------------Driver End of transaction @2845---------------------
# PSELx = 0
# PENABLE = 0
# ---------------------Driver in IDLE State @2845---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @2855---------------------
# PSELx = 1
# PENABLE = 0
# PWRITE= 0
# PADDR = 39
# PSTRB = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @2865---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 39
# PWDATA = a0e2
# PSTRB = 0
# --------------------------------Active monitor @2865--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	0
# PADDR:	39
# PSTRB:	00
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @2915--------------------------------
# PRDATA:	45c3
# PREADY:	1
# PSLVERR:	0
# -------------------------Scoreboard @ 2915-------------------------
# Field		 Expected	Actual
# PRDATA	 45c3		45c3
# PSLVERR	     0		 0
# PREADY	     1		 1
# ********************************************TEST PASSED********************************************
# ---------------------Driver End of transaction @2915---------------------
# PSELx = 0
# PENABLE = 0
#####################################################################################################
# ---------------------Driver in IDLE State @2915---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @2925---------------------
# PSELx = 1
# PENABLE = 0
# PWRITE= 1
# PADDR = 32
# PWDATA = afc5
# PSTRB = 2
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @2935---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = 32
# PWDATA = afc5
# PSTRB = 2
# --------------------------------Active monitor @2935--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	1
# PADDR:	32
# PWDATA:	afc5
# PSTRB:	10
# -------------------------Scoreboard @ 2935-------------------------
# Scoreboard writing af00  data into memory at address 32
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @2985--------------------------------
# PRDATA:	45c3
# PREADY:	1
# PSLVERR:	0
# ---------------------Driver End of transaction @2985---------------------
# PSELx = 0
# PENABLE = 0
# ---------------------Driver in IDLE State @2985---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @2995---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 32
# PSTRB = 1
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @3005---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 32
# PWDATA = 8f6c
# PSTRB = 1
# --------------------------------Active monitor @3005--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	0
# PADDR:	32
# PSTRB:	01
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @3055--------------------------------
# PRDATA:	af00
# PREADY:	1
# PSLVERR:	0
# -------------------------Scoreboard @ 3055-------------------------
# Field		 Expected	Actual
# PRDATA	 af00		af00
# PSLVERR	     0		 0
# PREADY	     1		 1
# ********************************************TEST PASSED********************************************
# ---------------------Driver End of transaction @3055---------------------
# PSELx = 0
# PENABLE = 0
#####################################################################################################
# ---------------------Driver in IDLE State @3055---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @3065---------------------
# PSELx = 1
# PENABLE = 0
# PWRITE= 1
# PADDR = 28
# PWDATA = d53
# PSTRB = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @3075---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = 28
# PWDATA = d53
# PSTRB = 0
# --------------------------------Active monitor @3075--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	1
# PADDR:	28
# PWDATA:	d53
# PSTRB:	00
# -------------------------Scoreboard @ 3075-------------------------
# Scoreboard writing 0  data into memory at address 28
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @3125--------------------------------
# PRDATA:	af00
# PREADY:	1
# PSLVERR:	0
# ---------------------Driver End of transaction @3125---------------------
# PSELx = 0
# PENABLE = 0
# ---------------------Driver in IDLE State @3125---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @3135---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 28
# PSTRB = 3
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @3145---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 28
# PWDATA = 4b09
# PSTRB = 3
# --------------------------------Active monitor @3145--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	0
# PADDR:	28
# PSTRB:	11
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @3195--------------------------------
# PRDATA:	0
# PREADY:	1
# PSLVERR:	0
# -------------------------Scoreboard @ 3195-------------------------
# Field		 Expected	Actual
# PRDATA	 0		0
# PSLVERR	     0		 0
# PREADY	     1		 1
# ********************************************TEST PASSED********************************************
# ---------------------Driver End of transaction @3195---------------------
# PSELx = 0
# PENABLE = 0
#####################################################################################################
# ---------------------Driver in IDLE State @3195---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @3205---------------------
# PSELx = 1
# PENABLE = 0
# PWRITE= 1
# PADDR = 25
# PWDATA = 563
# PSTRB = 2
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @3215---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = 25
# PWDATA = 563
# PSTRB = 2
# --------------------------------Active monitor @3215--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	1
# PADDR:	25
# PWDATA:	563
# PSTRB:	10
# -------------------------Scoreboard @ 3215-------------------------
# Scoreboard writing 500  data into memory at address 25
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @3265--------------------------------
# PRDATA:	0
# PREADY:	1
# PSLVERR:	0
# ---------------------Driver End of transaction @3265---------------------
# PSELx = 0
# PENABLE = 0
# ---------------------Driver in IDLE State @3265---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @3275---------------------
# PSELx = 1
# PENABLE = 0
# PWRITE= 0
# PADDR = 25
# PSTRB = 3
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @3285---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 25
# PWDATA = 653a
# PSTRB = 3
# --------------------------------Active monitor @3285--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	0
# PADDR:	25
# PSTRB:	11
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @3335--------------------------------
# PRDATA:	500
# PREADY:	1
# PSLVERR:	0
# -------------------------Scoreboard @ 3335-------------------------
# Field		 Expected	Actual
# PRDATA	 500		500
# PSLVERR	     0		 0
# PREADY	     1		 1
# ********************************************TEST PASSED********************************************
# ---------------------Driver End of transaction @3335---------------------
# PSELx = 0
# PENABLE = 0
#####################################################################################################
# ---------------------Driver in IDLE State @3335---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @3345---------------------
# PSELx = 1
# PENABLE = 0
# PWRITE= 1
# PADDR = 22
# PWDATA = e4fc
# PSTRB = 2
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @3355---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = 22
# PWDATA = e4fc
# PSTRB = 2
# --------------------------------Active monitor @3355--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	1
# PADDR:	22
# PWDATA:	e4fc
# PSTRB:	10
# -------------------------Scoreboard @ 3355-------------------------
# Scoreboard writing e400  data into memory at address 22
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @3405--------------------------------
# PRDATA:	500
# PREADY:	1
# PSLVERR:	0
# ---------------------Driver End of transaction @3405---------------------
# PSELx = 0
# PENABLE = 0
# ---------------------Driver in IDLE State @3405---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @3415---------------------
# PSELx = 1
# PENABLE = 0
# PWRITE= 0
# PADDR = 22
# PSTRB = 2
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @3425---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 22
# PWDATA = 89bb
# PSTRB = 2
# --------------------------------Active monitor @3425--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	0
# PADDR:	22
# PSTRB:	10
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @3475--------------------------------
# PRDATA:	e400
# PREADY:	1
# PSLVERR:	0
# -------------------------Scoreboard @ 3475-------------------------
# Field		 Expected	Actual
# PRDATA	 e400		e400
# PSLVERR	     0		 0
# PREADY	     1		 1
# ********************************************TEST PASSED********************************************
# ---------------------Driver End of transaction @3475---------------------
# PSELx = 0
# PENABLE = 0
#####################################################################################################
# ---------------------Driver in IDLE State @3475---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @3485---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = 31
# PWDATA = 5316
# PSTRB = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @3495---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = 31
# PWDATA = 5316
# PSTRB = 0
# --------------------------------Active monitor @3495--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	1
# PADDR:	31
# PWDATA:	5316
# PSTRB:	00
# -------------------------Scoreboard @ 3495-------------------------
# Scoreboard writing 0  data into memory at address 31
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @3545--------------------------------
# PRDATA:	e400
# PREADY:	1
# PSLVERR:	0
# ---------------------Driver End of transaction @3545---------------------
# PSELx = 0
# PENABLE = 0
# ---------------------Driver in IDLE State @3545---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @3555---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 31
# PSTRB = 3
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @3565---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 31
# PWDATA = df56
# PSTRB = 3
# --------------------------------Active monitor @3565--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	0
# PADDR:	31
# PSTRB:	11
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @3615--------------------------------
# PRDATA:	0
# PREADY:	1
# PSLVERR:	0
# -------------------------Scoreboard @ 3615-------------------------
# Field		 Expected	Actual
# PRDATA	 0		0
# PSLVERR	     0		 0
# PREADY	     1		 1
# ********************************************TEST PASSED********************************************
# ---------------------Driver End of transaction @3615---------------------
# PSELx = 0
# PENABLE = 0
#####################################################################################################
# ---------------------Driver in IDLE State @3615---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @3625---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = c
# PWDATA = 3fd2
# PSTRB = 1
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @3635---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = c
# PWDATA = 3fd2
# PSTRB = 1
# --------------------------------Active monitor @3635--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	1
# PADDR:	c
# PWDATA:	3fd2
# PSTRB:	01
# -------------------------Scoreboard @ 3635-------------------------
# Scoreboard writing d2  data into memory at address c
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @3685--------------------------------
# PRDATA:	0
# PREADY:	1
# PSLVERR:	0
# ---------------------Driver End of transaction @3685---------------------
# PSELx = 0
# PENABLE = 0
# ---------------------Driver in IDLE State @3685---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @3695---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = c
# PSTRB = 1
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @3705---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = c
# PWDATA = ba76
# PSTRB = 1
# --------------------------------Active monitor @3705--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	0
# PADDR:	c
# PSTRB:	01
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @3755--------------------------------
# PRDATA:	d2
# PREADY:	1
# PSLVERR:	0
# -------------------------Scoreboard @ 3755-------------------------
# Field		 Expected	Actual
# PRDATA	 d2		d2
# PSLVERR	     0		 0
# PREADY	     1		 1
# ********************************************TEST PASSED********************************************
# ---------------------Driver End of transaction @3755---------------------
# PSELx = 0
# PENABLE = 0
#####################################################################################################
# ---------------------Driver in IDLE State @3755---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @3765---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = 19
# PWDATA = c082
# PSTRB = 2
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @3775---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = 19
# PWDATA = c082
# PSTRB = 2
# --------------------------------Active monitor @3775--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	1
# PADDR:	19
# PWDATA:	c082
# PSTRB:	10
# -------------------------Scoreboard @ 3775-------------------------
# Scoreboard writing c000  data into memory at address 19
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @3825--------------------------------
# PRDATA:	d2
# PREADY:	1
# PSLVERR:	0
# ---------------------Driver End of transaction @3825---------------------
# PSELx = 0
# PENABLE = 0
# ---------------------Driver in IDLE State @3825---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @3835---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 19
# PSTRB = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @3845---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 19
# PWDATA = 6b83
# PSTRB = 0
# --------------------------------Active monitor @3845--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	0
# PADDR:	19
# PSTRB:	00
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @3895--------------------------------
# PRDATA:	c000
# PREADY:	1
# PSLVERR:	0
# -------------------------Scoreboard @ 3895-------------------------
# Field		 Expected	Actual
# PRDATA	 c000		c000
# PSLVERR	     0		 0
# PREADY	     1		 1
# ********************************************TEST PASSED********************************************
# ---------------------Driver End of transaction @3895---------------------
# PSELx = 0
# PENABLE = 0
#####################################################################################################
# ---------------------Driver in IDLE State @3895---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @3905---------------------
# PSELx = 1
# PENABLE = 0
# PWRITE= 1
# PADDR = 12
# PWDATA = b76c
# PSTRB = 2
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @3915---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = 12
# PWDATA = b76c
# PSTRB = 2
# --------------------------------Active monitor @3915--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	1
# PADDR:	12
# PWDATA:	b76c
# PSTRB:	10
# -------------------------Scoreboard @ 3915-------------------------
# Scoreboard writing b700  data into memory at address 12
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @3965--------------------------------
# PRDATA:	c000
# PREADY:	1
# PSLVERR:	0
# ---------------------Driver End of transaction @3965---------------------
# PSELx = 0
# PENABLE = 0
# ---------------------Driver in IDLE State @3965---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @3975---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 12
# PSTRB = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @3985---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 12
# PWDATA = 5068
# PSTRB = 0
# --------------------------------Active monitor @3985--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	0
# PADDR:	12
# PSTRB:	00
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @4035--------------------------------
# PRDATA:	b700
# PREADY:	1
# PSLVERR:	0
# -------------------------Scoreboard @ 4035-------------------------
# Field		 Expected	Actual
# PRDATA	 b700		b700
# PSLVERR	     0		 0
# PREADY	     1		 1
# ********************************************TEST PASSED********************************************
# ---------------------Driver End of transaction @4035---------------------
# PSELx = 0
# PENABLE = 0
#####################################################################################################
# ---------------------Driver in IDLE State @4035---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @4045---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = 3a
# PWDATA = ef4d
# PSTRB = 3
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @4055---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = 3a
# PWDATA = ef4d
# PSTRB = 3
# --------------------------------Active monitor @4055--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	1
# PADDR:	3a
# PWDATA:	ef4d
# PSTRB:	11
# -------------------------Scoreboard @ 4055-------------------------
# Scoreboard writing ef4d  data into memory at address 3a
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @4105--------------------------------
# PRDATA:	b700
# PREADY:	1
# PSLVERR:	0
# ---------------------Driver End of transaction @4105---------------------
# PSELx = 0
# PENABLE = 0
# ---------------------Driver in IDLE State @4105---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @4115---------------------
# PSELx = 1
# PENABLE = 0
# PWRITE= 0
# PADDR = 3a
# PSTRB = 2
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @4125---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 3a
# PWDATA = fba7
# PSTRB = 2
# --------------------------------Active monitor @4125--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	0
# PADDR:	3a
# PSTRB:	10
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @4175--------------------------------
# PRDATA:	ef4d
# PREADY:	1
# PSLVERR:	0
# -------------------------Scoreboard @ 4175-------------------------
# Field		 Expected	Actual
# PRDATA	 ef4d		ef4d
# PSLVERR	     0		 0
# PREADY	     1		 1
# ********************************************TEST PASSED********************************************
# ---------------------Driver End of transaction @4175---------------------
# PSELx = 0
# PENABLE = 0
#####################################################################################################
# ---------------------Driver in IDLE State @4175---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @4185---------------------
# PSELx = 1
# PENABLE = 0
# PWRITE= 1
# PADDR = 3a
# PWDATA = 9092
# PSTRB = 3
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @4195---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = 3a
# PWDATA = 9092
# PSTRB = 3
# --------------------------------Active monitor @4195--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	1
# PADDR:	3a
# PWDATA:	9092
# PSTRB:	11
# -------------------------Scoreboard @ 4195-------------------------
# Scoreboard writing 9092  data into memory at address 3a
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @4245--------------------------------
# PRDATA:	ef4d
# PREADY:	1
# PSLVERR:	0
# ---------------------Driver End of transaction @4245---------------------
# PSELx = 0
# PENABLE = 0
# ---------------------Driver in IDLE State @4245---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @4255---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 3a
# PSTRB = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @4265---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 3a
# PWDATA = cda
# PSTRB = 0
# --------------------------------Active monitor @4265--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	0
# PADDR:	3a
# PSTRB:	00
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @4315--------------------------------
# PRDATA:	9092
# PREADY:	1
# PSLVERR:	0
# -------------------------Scoreboard @ 4315-------------------------
# Field		 Expected	Actual
# PRDATA	 9092		9092
# PSLVERR	     0		 0
# PREADY	     1		 1
# ********************************************TEST PASSED********************************************
# ---------------------Driver End of transaction @4315---------------------
# PSELx = 0
# PENABLE = 0
#####################################################################################################
# ---------------------Driver in IDLE State @4315---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @4325---------------------
# PSELx = 1
# PENABLE = 0
# PWRITE= 1
# PADDR = 3e
# PWDATA = 8c26
# PSTRB = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @4335---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = 3e
# PWDATA = 8c26
# PSTRB = 0
# --------------------------------Active monitor @4335--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	1
# PADDR:	3e
# PWDATA:	8c26
# PSTRB:	00
# -------------------------Scoreboard @ 4335-------------------------
# Scoreboard writing 0  data into memory at address 3e
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @4385--------------------------------
# PRDATA:	9092
# PREADY:	1
# PSLVERR:	0
# ---------------------Driver End of transaction @4385---------------------
# PSELx = 0
# PENABLE = 0
# ---------------------Driver in IDLE State @4385---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @4395---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 3e
# PSTRB = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @4405---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 3e
# PWDATA = 62e3
# PSTRB = 0
# --------------------------------Active monitor @4405--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	0
# PADDR:	3e
# PSTRB:	00
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @4455--------------------------------
# PRDATA:	0
# PREADY:	1
# PSLVERR:	0
# -------------------------Scoreboard @ 4455-------------------------
# Field		 Expected	Actual
# PRDATA	 0		0
# PSLVERR	     0		 0
# PREADY	     1		 1
# ********************************************TEST PASSED********************************************
# ---------------------Driver End of transaction @4455---------------------
# PSELx = 0
# PENABLE = 0
#####################################################################################################
# ---------------------Driver in IDLE State @4455---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @4465---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = 17
# PWDATA = cf05
# PSTRB = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @4475---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = 17
# PWDATA = cf05
# PSTRB = 0
# --------------------------------Active monitor @4475--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	1
# PADDR:	17
# PWDATA:	cf05
# PSTRB:	00
# -------------------------Scoreboard @ 4475-------------------------
# Scoreboard writing 0  data into memory at address 17
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @4525--------------------------------
# PRDATA:	0
# PREADY:	1
# PSLVERR:	0
# ---------------------Driver End of transaction @4525---------------------
# PSELx = 0
# PENABLE = 0
# ---------------------Driver in IDLE State @4525---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @4535---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 17
# PSTRB = 1
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @4545---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 17
# PWDATA = 7eb7
# PSTRB = 1
# --------------------------------Active monitor @4545--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	0
# PADDR:	17
# PSTRB:	01
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @4595--------------------------------
# PRDATA:	0
# PREADY:	1
# PSLVERR:	0
# -------------------------Scoreboard @ 4595-------------------------
# Field		 Expected	Actual
# PRDATA	 0		0
# PSLVERR	     0		 0
# PREADY	     1		 1
# ********************************************TEST PASSED********************************************
# ---------------------Driver End of transaction @4595---------------------
# PSELx = 0
# PENABLE = 0
#####################################################################################################
# ---------------------Driver in IDLE State @4595---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @4605---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = 9
# PWDATA = 3421
# PSTRB = 3
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @4615---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = 9
# PWDATA = 3421
# PSTRB = 3
# --------------------------------Active monitor @4615--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	1
# PADDR:	9
# PWDATA:	3421
# PSTRB:	11
# -------------------------Scoreboard @ 4615-------------------------
# Scoreboard writing 3421  data into memory at address 9
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @4665--------------------------------
# PRDATA:	0
# PREADY:	1
# PSLVERR:	0
# ---------------------Driver End of transaction @4665---------------------
# PSELx = 0
# PENABLE = 0
# ---------------------Driver in IDLE State @4665---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @4675---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 9
# PSTRB = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @4685---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 9
# PWDATA = 2625
# PSTRB = 0
# --------------------------------Active monitor @4685--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	0
# PADDR:	9
# PSTRB:	00
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @4735--------------------------------
# PRDATA:	3421
# PREADY:	1
# PSLVERR:	0
# -------------------------Scoreboard @ 4735-------------------------
# Field		 Expected	Actual
# PRDATA	 3421		3421
# PSLVERR	     0		 0
# PREADY	     1		 1
# ********************************************TEST PASSED********************************************
# ---------------------Driver End of transaction @4735---------------------
# PSELx = 0
# PENABLE = 0
#####################################################################################################
# ---------------------Driver in IDLE State @4735---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @4745---------------------
# PSELx = 1
# PENABLE = 0
# PWRITE= 1
# PADDR = 3f
# PWDATA = 4cd3
# PSTRB = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @4755---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = 3f
# PWDATA = 4cd3
# PSTRB = 0
# --------------------------------Active monitor @4755--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	1
# PADDR:	3f
# PWDATA:	4cd3
# PSTRB:	00
# -------------------------Scoreboard @ 4755-------------------------
# Scoreboard writing 0  data into memory at address 3f
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @4805--------------------------------
# PRDATA:	3421
# PREADY:	1
# PSLVERR:	0
# ---------------------Driver End of transaction @4805---------------------
# PSELx = 0
# PENABLE = 0
# ---------------------Driver in IDLE State @4805---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @4815---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 3f
# PSTRB = 2
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @4825---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 3f
# PWDATA = 75e3
# PSTRB = 2
# --------------------------------Active monitor @4825--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	0
# PADDR:	3f
# PSTRB:	10
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @4875--------------------------------
# PRDATA:	0
# PREADY:	1
# PSLVERR:	0
# -------------------------Scoreboard @ 4875-------------------------
# Field		 Expected	Actual
# PRDATA	 0		0
# PSLVERR	     0		 0
# PREADY	     1		 1
# ********************************************TEST PASSED********************************************
# ---------------------Driver End of transaction @4875---------------------
# PSELx = 0
# PENABLE = 0
#####################################################################################################
# ---------------------Driver in IDLE State @4875---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @4885---------------------
# PSELx = 1
# PENABLE = 0
# PWRITE= 1
# PADDR = 2
# PWDATA = 5fd
# PSTRB = 1
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @4895---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = 2
# PWDATA = 5fd
# PSTRB = 1
# --------------------------------Active monitor @4895--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	1
# PADDR:	2
# PWDATA:	5fd
# PSTRB:	01
# -------------------------Scoreboard @ 4895-------------------------
# Scoreboard writing 73fd  data into memory at address 2
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @4945--------------------------------
# PRDATA:	0
# PREADY:	1
# PSLVERR:	0
# ---------------------Driver End of transaction @4945---------------------
# PSELx = 0
# PENABLE = 0
# ---------------------Driver in IDLE State @4945---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @4955---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 2
# PSTRB = 3
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @4965---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 2
# PWDATA = 6394
# PSTRB = 3
# --------------------------------Active monitor @4965--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	0
# PADDR:	2
# PSTRB:	11
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @5015--------------------------------
# PRDATA:	73fd
# PREADY:	1
# PSLVERR:	0
# -------------------------Scoreboard @ 5015-------------------------
# Field		 Expected	Actual
# PRDATA	 73fd		73fd
# PSLVERR	     0		 0
# PREADY	     1		 1
# ********************************************TEST PASSED********************************************
# ---------------------Driver End of transaction @5015---------------------
# PSELx = 0
# PENABLE = 0
#####################################################################################################
# ---------------------Driver in IDLE State @5015---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @5025---------------------
# PSELx = 1
# PENABLE = 0
# PWRITE= 1
# PADDR = a
# PWDATA = 5aa
# PSTRB = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @5035---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = a
# PWDATA = 5aa
# PSTRB = 0
# --------------------------------Active monitor @5035--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	1
# PADDR:	a
# PWDATA:	5aa
# PSTRB:	00
# -------------------------Scoreboard @ 5035-------------------------
# Scoreboard writing 0  data into memory at address a
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @5085--------------------------------
# PRDATA:	73fd
# PREADY:	1
# PSLVERR:	0
# ---------------------Driver End of transaction @5085---------------------
# PSELx = 0
# PENABLE = 0
# ---------------------Driver in IDLE State @5085---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @5095---------------------
# PSELx = 1
# PENABLE = 0
# PWRITE= 0
# PADDR = a
# PSTRB = 3
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @5105---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = a
# PWDATA = 483d
# PSTRB = 3
# --------------------------------Active monitor @5105--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	0
# PADDR:	a
# PSTRB:	11
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @5155--------------------------------
# PRDATA:	0
# PREADY:	1
# PSLVERR:	0
# -------------------------Scoreboard @ 5155-------------------------
# Field		 Expected	Actual
# PRDATA	 0		0
# PSLVERR	     0		 0
# PREADY	     1		 1
# ********************************************TEST PASSED********************************************
# ---------------------Driver End of transaction @5155---------------------
# PSELx = 0
# PENABLE = 0
#####################################################################################################
# ---------------------Driver in IDLE State @5155---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @5165---------------------
# PSELx = 1
# PENABLE = 0
# PWRITE= 1
# PADDR = 18
# PWDATA = dfeb
# PSTRB = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @5175---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = 18
# PWDATA = dfeb
# PSTRB = 0
# --------------------------------Active monitor @5175--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	1
# PADDR:	18
# PWDATA:	dfeb
# PSTRB:	00
# -------------------------Scoreboard @ 5175-------------------------
# Scoreboard writing 0  data into memory at address 18
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @5225--------------------------------
# PRDATA:	0
# PREADY:	1
# PSLVERR:	0
# ---------------------Driver End of transaction @5225---------------------
# PSELx = 0
# PENABLE = 0
# ---------------------Driver in IDLE State @5225---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @5235---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 18
# PSTRB = 2
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @5245---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 18
# PWDATA = 1138
# PSTRB = 2
# --------------------------------Active monitor @5245--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	0
# PADDR:	18
# PSTRB:	10
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @5295--------------------------------
# PRDATA:	0
# PREADY:	1
# PSLVERR:	0
# -------------------------Scoreboard @ 5295-------------------------
# Field		 Expected	Actual
# PRDATA	 0		0
# PSLVERR	     0		 0
# PREADY	     1		 1
# ********************************************TEST PASSED********************************************
# ---------------------Driver End of transaction @5295---------------------
# PSELx = 0
# PENABLE = 0
#####################################################################################################
# ---------------------Driver in IDLE State @5295---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @5305---------------------
# PSELx = 1
# PENABLE = 0
# PWRITE= 1
# PADDR = 14
# PWDATA = 43fa
# PSTRB = 3
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @5315---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = 14
# PWDATA = 43fa
# PSTRB = 3
# --------------------------------Active monitor @5315--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	1
# PADDR:	14
# PWDATA:	43fa
# PSTRB:	11
# -------------------------Scoreboard @ 5315-------------------------
# Scoreboard writing 43fa  data into memory at address 14
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @5365--------------------------------
# PRDATA:	0
# PREADY:	1
# PSLVERR:	0
# ---------------------Driver End of transaction @5365---------------------
# PSELx = 0
# PENABLE = 0
# ---------------------Driver in IDLE State @5365---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @5375---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 14
# PSTRB = 3
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @5385---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 14
# PWDATA = c9bc
# PSTRB = 3
# --------------------------------Active monitor @5385--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	0
# PADDR:	14
# PSTRB:	11
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @5435--------------------------------
# PRDATA:	43fa
# PREADY:	1
# PSLVERR:	0
# -------------------------Scoreboard @ 5435-------------------------
# Field		 Expected	Actual
# PRDATA	 43fa		43fa
# PSLVERR	     0		 0
# PREADY	     1		 1
# ********************************************TEST PASSED********************************************
# ---------------------Driver End of transaction @5435---------------------
# PSELx = 0
# PENABLE = 0
#####################################################################################################
# ---------------------Driver in IDLE State @5435---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @5445---------------------
# PSELx = 1
# PENABLE = 0
# PWRITE= 1
# PADDR = 6
# PWDATA = bfbc
# PSTRB = 1
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @5455---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = 6
# PWDATA = bfbc
# PSTRB = 1
# --------------------------------Active monitor @5455--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	1
# PADDR:	6
# PWDATA:	bfbc
# PSTRB:	01
# -------------------------Scoreboard @ 5455-------------------------
# Scoreboard writing 2dbc  data into memory at address 6
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @5505--------------------------------
# PRDATA:	43fa
# PREADY:	1
# PSLVERR:	0
# ---------------------Driver End of transaction @5505---------------------
# PSELx = 0
# PENABLE = 0
# ---------------------Driver in IDLE State @5505---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @5515---------------------
# PSELx = 1
# PENABLE = 0
# PWRITE= 0
# PADDR = 6
# PSTRB = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @5525---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 6
# PWDATA = 559c
# PSTRB = 0
# --------------------------------Active monitor @5525--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	0
# PADDR:	6
# PSTRB:	00
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @5575--------------------------------
# PRDATA:	2dbc
# PREADY:	1
# PSLVERR:	0
# -------------------------Scoreboard @ 5575-------------------------
# Field		 Expected	Actual
# PRDATA	 2dbc		2dbc
# PSLVERR	     0		 0
# PREADY	     1		 1
# ********************************************TEST PASSED********************************************
# ---------------------Driver End of transaction @5575---------------------
# PSELx = 0
# PENABLE = 0
#####################################################################################################
# ---------------------Driver in IDLE State @5575---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @5585---------------------
# PSELx = 1
# PENABLE = 0
# PWRITE= 1
# PADDR = 2c
# PWDATA = 480b
# PSTRB = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @5595---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = 2c
# PWDATA = 480b
# PSTRB = 0
# --------------------------------Active monitor @5595--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	1
# PADDR:	2c
# PWDATA:	480b
# PSTRB:	00
# -------------------------Scoreboard @ 5595-------------------------
# Scoreboard writing 0  data into memory at address 2c
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @5645--------------------------------
# PRDATA:	2dbc
# PREADY:	1
# PSLVERR:	0
# ---------------------Driver End of transaction @5645---------------------
# PSELx = 0
# PENABLE = 0
# ---------------------Driver in IDLE State @5645---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @5655---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 2c
# PSTRB = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @5665---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 2c
# PWDATA = e3cc
# PSTRB = 0
# --------------------------------Active monitor @5665--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	0
# PADDR:	2c
# PSTRB:	00
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @5715--------------------------------
# PRDATA:	0
# PREADY:	1
# PSLVERR:	0
# -------------------------Scoreboard @ 5715-------------------------
# Field		 Expected	Actual
# PRDATA	 0		0
# PSLVERR	     0		 0
# PREADY	     1		 1
# ********************************************TEST PASSED********************************************
# ---------------------Driver End of transaction @5715---------------------
# PSELx = 0
# PENABLE = 0
#####################################################################################################
# ---------------------Driver in IDLE State @5715---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @5725---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = 11
# PWDATA = c68b
# PSTRB = 1
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @5735---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = 11
# PWDATA = c68b
# PSTRB = 1
# --------------------------------Active monitor @5735--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	1
# PADDR:	11
# PWDATA:	c68b
# PSTRB:	01
# -------------------------Scoreboard @ 5735-------------------------
# Scoreboard writing 8b  data into memory at address 11
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @5785--------------------------------
# PRDATA:	0
# PREADY:	1
# PSLVERR:	0
# ---------------------Driver End of transaction @5785---------------------
# PSELx = 0
# PENABLE = 0
# ---------------------Driver in IDLE State @5785---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @5795---------------------
# PSELx = 1
# PENABLE = 0
# PWRITE= 0
# PADDR = 11
# PSTRB = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @5805---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 11
# PWDATA = 8f49
# PSTRB = 0
# --------------------------------Active monitor @5805--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	0
# PADDR:	11
# PSTRB:	00
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @5855--------------------------------
# PRDATA:	8b
# PREADY:	1
# PSLVERR:	0
# -------------------------Scoreboard @ 5855-------------------------
# Field		 Expected	Actual
# PRDATA	 8b		8b
# PSLVERR	     0		 0
# PREADY	     1		 1
# ********************************************TEST PASSED********************************************
# ---------------------Driver End of transaction @5855---------------------
# PSELx = 0
# PENABLE = 0
#####################################################################################################
# ---------------------Driver in IDLE State @5855---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @5865---------------------
# PSELx = 1
# PENABLE = 0
# PWRITE= 1
# PADDR = 2f
# PWDATA = 5f6c
# PSTRB = 1
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @5875---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = 2f
# PWDATA = 5f6c
# PSTRB = 1
# --------------------------------Active monitor @5875--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	1
# PADDR:	2f
# PWDATA:	5f6c
# PSTRB:	01
# -------------------------Scoreboard @ 5875-------------------------
# Scoreboard writing 6c  data into memory at address 2f
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @5925--------------------------------
# PRDATA:	8b
# PREADY:	1
# PSLVERR:	0
# ---------------------Driver End of transaction @5925---------------------
# PSELx = 0
# PENABLE = 0
# ---------------------Driver in IDLE State @5925---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @5935---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 2f
# PSTRB = 3
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @5945---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 2f
# PWDATA = 5540
# PSTRB = 3
# --------------------------------Active monitor @5945--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	0
# PADDR:	2f
# PSTRB:	11
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @5995--------------------------------
# PRDATA:	6c
# PREADY:	1
# PSLVERR:	0
# -------------------------Scoreboard @ 5995-------------------------
# Field		 Expected	Actual
# PRDATA	 6c		6c
# PSLVERR	     0		 0
# PREADY	     1		 1
# ********************************************TEST PASSED********************************************
# ---------------------Driver End of transaction @5995---------------------
# PSELx = 0
# PENABLE = 0
#####################################################################################################
# ---------------------Driver in IDLE State @5995---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @6005---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = 2b
# PWDATA = 53c0
# PSTRB = 3
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @6015---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = 2b
# PWDATA = 53c0
# PSTRB = 3
# --------------------------------Active monitor @6015--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	1
# PADDR:	2b
# PWDATA:	53c0
# PSTRB:	11
# -------------------------Scoreboard @ 6015-------------------------
# Scoreboard writing 53c0  data into memory at address 2b
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @6065--------------------------------
# PRDATA:	6c
# PREADY:	1
# PSLVERR:	0
# ---------------------Driver End of transaction @6065---------------------
# PSELx = 0
# PENABLE = 0
# ---------------------Driver in IDLE State @6065---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @6075---------------------
# PSELx = 1
# PENABLE = 0
# PWRITE= 0
# PADDR = 2b
# PSTRB = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @6085---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 2b
# PWDATA = 9316
# PSTRB = 0
# --------------------------------Active monitor @6085--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	0
# PADDR:	2b
# PSTRB:	00
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @6135--------------------------------
# PRDATA:	53c0
# PREADY:	1
# PSLVERR:	0
# -------------------------Scoreboard @ 6135-------------------------
# Field		 Expected	Actual
# PRDATA	 53c0		53c0
# PSLVERR	     0		 0
# PREADY	     1		 1
# ********************************************TEST PASSED********************************************
# ---------------------Driver End of transaction @6135---------------------
# PSELx = 0
# PENABLE = 0
#####################################################################################################
# ---------------------Driver in IDLE State @6135---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @6145---------------------
# PSELx = 1
# PENABLE = 0
# PWRITE= 1
# PADDR = 2c
# PWDATA = 11cb
# PSTRB = 3
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @6155---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = 2c
# PWDATA = 11cb
# PSTRB = 3
# --------------------------------Active monitor @6155--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	1
# PADDR:	2c
# PWDATA:	11cb
# PSTRB:	11
# -------------------------Scoreboard @ 6155-------------------------
# Scoreboard writing 11cb  data into memory at address 2c
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @6205--------------------------------
# PRDATA:	53c0
# PREADY:	1
# PSLVERR:	0
# ---------------------Driver End of transaction @6205---------------------
# PSELx = 0
# PENABLE = 0
# ---------------------Driver in IDLE State @6205---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @6215---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 2c
# PSTRB = 2
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @6225---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 2c
# PWDATA = e568
# PSTRB = 2
# --------------------------------Active monitor @6225--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	0
# PADDR:	2c
# PSTRB:	10
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @6275--------------------------------
# PRDATA:	11cb
# PREADY:	1
# PSLVERR:	0
# -------------------------Scoreboard @ 6275-------------------------
# Field		 Expected	Actual
# PRDATA	 11cb		11cb
# PSLVERR	     0		 0
# PREADY	     1		 1
# ********************************************TEST PASSED********************************************
# ---------------------Driver End of transaction @6275---------------------
# PSELx = 0
# PENABLE = 0
#####################################################################################################
# ---------------------Driver in IDLE State @6275---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @6285---------------------
# PSELx = 1
# PENABLE = 0
# PWRITE= 1
# PADDR = 7
# PWDATA = 8965
# PSTRB = 1
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @6295---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = 7
# PWDATA = 8965
# PSTRB = 1
# --------------------------------Active monitor @6295--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	1
# PADDR:	7
# PWDATA:	8965
# PSTRB:	01
# -------------------------Scoreboard @ 6295-------------------------
# Scoreboard writing 65  data into memory at address 7
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @6345--------------------------------
# PRDATA:	11cb
# PREADY:	1
# PSLVERR:	0
# ---------------------Driver End of transaction @6345---------------------
# PSELx = 0
# PENABLE = 0
# ---------------------Driver in IDLE State @6345---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @6355---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 7
# PSTRB = 2
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @6365---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 7
# PWDATA = 22af
# PSTRB = 2
# --------------------------------Active monitor @6365--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	0
# PADDR:	7
# PSTRB:	10
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @6415--------------------------------
# PRDATA:	65
# PREADY:	1
# PSLVERR:	0
# -------------------------Scoreboard @ 6415-------------------------
# Field		 Expected	Actual
# PRDATA	 65		65
# PSLVERR	     0		 0
# PREADY	     1		 1
# ********************************************TEST PASSED********************************************
# ---------------------Driver End of transaction @6415---------------------
# PSELx = 0
# PENABLE = 0
#####################################################################################################
# ---------------------Driver in IDLE State @6415---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @6425---------------------
# PSELx = 1
# PENABLE = 0
# PWRITE= 1
# PADDR = 27
# PWDATA = 7821
# PSTRB = 1
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @6435---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = 27
# PWDATA = 7821
# PSTRB = 1
# --------------------------------Active monitor @6435--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	1
# PADDR:	27
# PWDATA:	7821
# PSTRB:	01
# -------------------------Scoreboard @ 6435-------------------------
# Scoreboard writing 21  data into memory at address 27
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @6485--------------------------------
# PRDATA:	65
# PREADY:	1
# PSLVERR:	0
# ---------------------Driver End of transaction @6485---------------------
# PSELx = 0
# PENABLE = 0
# ---------------------Driver in IDLE State @6485---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @6495---------------------
# PSELx = 1
# PENABLE = 0
# PWRITE= 0
# PADDR = 27
# PSTRB = 1
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @6505---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 27
# PWDATA = d013
# PSTRB = 1
# --------------------------------Active monitor @6505--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	0
# PADDR:	27
# PSTRB:	01
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @6555--------------------------------
# PRDATA:	21
# PREADY:	1
# PSLVERR:	0
# -------------------------Scoreboard @ 6555-------------------------
# Field		 Expected	Actual
# PRDATA	 21		21
# PSLVERR	     0		 0
# PREADY	     1		 1
# ********************************************TEST PASSED********************************************
# ---------------------Driver End of transaction @6555---------------------
# PSELx = 0
# PENABLE = 0
#####################################################################################################
# ---------------------Driver in IDLE State @6555---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @6565---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = 23
# PWDATA = ecf0
# PSTRB = 1
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @6575---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = 23
# PWDATA = ecf0
# PSTRB = 1
# --------------------------------Active monitor @6575--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	1
# PADDR:	23
# PWDATA:	ecf0
# PSTRB:	01
# -------------------------Scoreboard @ 6575-------------------------
# Scoreboard writing f0  data into memory at address 23
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @6625--------------------------------
# PRDATA:	21
# PREADY:	1
# PSLVERR:	0
# ---------------------Driver End of transaction @6625---------------------
# PSELx = 0
# PENABLE = 0
# ---------------------Driver in IDLE State @6625---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @6635---------------------
# PSELx = 1
# PENABLE = 0
# PWRITE= 0
# PADDR = 23
# PSTRB = 3
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @6645---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 23
# PWDATA = 689b
# PSTRB = 3
# --------------------------------Active monitor @6645--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	0
# PADDR:	23
# PSTRB:	11
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @6695--------------------------------
# PRDATA:	f0
# PREADY:	1
# PSLVERR:	0
# -------------------------Scoreboard @ 6695-------------------------
# Field		 Expected	Actual
# PRDATA	 f0		f0
# PSLVERR	     0		 0
# PREADY	     1		 1
# ********************************************TEST PASSED********************************************
# ---------------------Driver End of transaction @6695---------------------
# PSELx = 0
# PENABLE = 0
#####################################################################################################
# ---------------------Driver in IDLE State @6695---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @6705---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = 17
# PWDATA = 49b1
# PSTRB = 2
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @6715---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = 17
# PWDATA = 49b1
# PSTRB = 2
# --------------------------------Active monitor @6715--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	1
# PADDR:	17
# PWDATA:	49b1
# PSTRB:	10
# -------------------------Scoreboard @ 6715-------------------------
# Scoreboard writing 4900  data into memory at address 17
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @6765--------------------------------
# PRDATA:	f0
# PREADY:	1
# PSLVERR:	0
# ---------------------Driver End of transaction @6765---------------------
# PSELx = 0
# PENABLE = 0
# ---------------------Driver in IDLE State @6765---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @6775---------------------
# PSELx = 1
# PENABLE = 0
# PWRITE= 0
# PADDR = 17
# PSTRB = 2
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @6785---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 17
# PWDATA = 4c6a
# PSTRB = 2
# --------------------------------Active monitor @6785--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	0
# PADDR:	17
# PSTRB:	10
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @6835--------------------------------
# PRDATA:	4900
# PREADY:	1
# PSLVERR:	0
# -------------------------Scoreboard @ 6835-------------------------
# Field		 Expected	Actual
# PRDATA	 4900		4900
# PSLVERR	     0		 0
# PREADY	     1		 1
# ********************************************TEST PASSED********************************************
# ---------------------Driver End of transaction @6835---------------------
# PSELx = 0
# PENABLE = 0
#####################################################################################################
# ---------------------Driver in IDLE State @6835---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @6845---------------------
# PSELx = 1
# PENABLE = 0
# PWRITE= 1
# PADDR = 3e
# PWDATA = b0c3
# PSTRB = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @6855---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = 3e
# PWDATA = b0c3
# PSTRB = 0
# --------------------------------Active monitor @6855--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	1
# PADDR:	3e
# PWDATA:	b0c3
# PSTRB:	00
# -------------------------Scoreboard @ 6855-------------------------
# Scoreboard writing 0  data into memory at address 3e
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @6905--------------------------------
# PRDATA:	4900
# PREADY:	1
# PSLVERR:	0
# ---------------------Driver End of transaction @6905---------------------
# PSELx = 0
# PENABLE = 0
# ---------------------Driver in IDLE State @6905---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @6915---------------------
# PSELx = 1
# PENABLE = 0
# PWRITE= 0
# PADDR = 3e
# PSTRB = 2
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @6925---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 3e
# PWDATA = f031
# PSTRB = 2
# --------------------------------Active monitor @6925--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	0
# PADDR:	3e
# PSTRB:	10
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @6975--------------------------------
# PRDATA:	0
# PREADY:	1
# PSLVERR:	0
# -------------------------Scoreboard @ 6975-------------------------
# Field		 Expected	Actual
# PRDATA	 0		0
# PSLVERR	     0		 0
# PREADY	     1		 1
# ********************************************TEST PASSED********************************************
# ---------------------Driver End of transaction @6975---------------------
# PSELx = 0
# PENABLE = 0
#####################################################################################################
# ---------------------Driver in IDLE State @6975---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @6985---------------------
# PSELx = 1
# PENABLE = 0
# PWRITE= 1
# PADDR = 33
# PWDATA = bfcf
# PSTRB = 1
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @6995---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = 33
# PWDATA = bfcf
# PSTRB = 1
# --------------------------------Active monitor @6995--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	1
# PADDR:	33
# PWDATA:	bfcf
# PSTRB:	01
# -------------------------Scoreboard @ 6995-------------------------
# Scoreboard writing cf  data into memory at address 33
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @7045--------------------------------
# PRDATA:	0
# PREADY:	1
# PSLVERR:	0
# ---------------------Driver End of transaction @7045---------------------
# PSELx = 0
# PENABLE = 0
# ---------------------Driver in IDLE State @7045---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @7055---------------------
# PSELx = 1
# PENABLE = 0
# PWRITE= 0
# PADDR = 33
# PSTRB = 3
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @7065---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 33
# PWDATA = 41c6
# PSTRB = 3
# --------------------------------Active monitor @7065--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	0
# PADDR:	33
# PSTRB:	11
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @7115--------------------------------
# PRDATA:	cf
# PREADY:	1
# PSLVERR:	0
# -------------------------Scoreboard @ 7115-------------------------
# Field		 Expected	Actual
# PRDATA	 cf		cf
# PSLVERR	     0		 0
# PREADY	     1		 1
# ********************************************TEST PASSED********************************************
# ---------------------Driver End of transaction @7115---------------------
# PSELx = 0
# PENABLE = 0
#####################################################################################################
# ---------------------Driver in IDLE State @7115---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @7125---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = 11
# PWDATA = 6f99
# PSTRB = 3
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @7135---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = 11
# PWDATA = 6f99
# PSTRB = 3
# --------------------------------Active monitor @7135--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	1
# PADDR:	11
# PWDATA:	6f99
# PSTRB:	11
# -------------------------Scoreboard @ 7135-------------------------
# Scoreboard writing 6f99  data into memory at address 11
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @7185--------------------------------
# PRDATA:	cf
# PREADY:	1
# PSLVERR:	0
# ---------------------Driver End of transaction @7185---------------------
# PSELx = 0
# PENABLE = 0
# ---------------------Driver in IDLE State @7185---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @7195---------------------
# PSELx = 1
# PENABLE = 0
# PWRITE= 0
# PADDR = 11
# PSTRB = 2
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @7205---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 11
# PWDATA = 6e2e
# PSTRB = 2
# --------------------------------Active monitor @7205--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	0
# PADDR:	11
# PSTRB:	10
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @7255--------------------------------
# PRDATA:	6f99
# PREADY:	1
# PSLVERR:	0
# -------------------------Scoreboard @ 7255-------------------------
# Field		 Expected	Actual
# PRDATA	 6f99		6f99
# PSLVERR	     0		 0
# PREADY	     1		 1
# ********************************************TEST PASSED********************************************
# ---------------------Driver End of transaction @7255---------------------
# PSELx = 0
# PENABLE = 0
#####################################################################################################
# ---------------------Driver in IDLE State @7255---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @7265---------------------
# PSELx = 1
# PENABLE = 0
# PWRITE= 1
# PADDR = 1f
# PWDATA = cb01
# PSTRB = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @7275---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = 1f
# PWDATA = cb01
# PSTRB = 0
# --------------------------------Active monitor @7275--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	1
# PADDR:	1f
# PWDATA:	cb01
# PSTRB:	00
# -------------------------Scoreboard @ 7275-------------------------
# Scoreboard writing 0  data into memory at address 1f
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @7325--------------------------------
# PRDATA:	6f99
# PREADY:	1
# PSLVERR:	0
# ---------------------Driver End of transaction @7325---------------------
# PSELx = 0
# PENABLE = 0
# ---------------------Driver in IDLE State @7325---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @7335---------------------
# PSELx = 1
# PENABLE = 0
# PWRITE= 0
# PADDR = 1f
# PSTRB = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @7345---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 1f
# PWDATA = e7e8
# PSTRB = 0
# --------------------------------Active monitor @7345--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	0
# PADDR:	1f
# PSTRB:	00
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @7395--------------------------------
# PRDATA:	0
# PREADY:	1
# PSLVERR:	0
# -------------------------Scoreboard @ 7395-------------------------
# Field		 Expected	Actual
# PRDATA	 0		0
# PSLVERR	     0		 0
# PREADY	     1		 1
# ********************************************TEST PASSED********************************************
# ---------------------Driver End of transaction @7395---------------------
# PSELx = 0
# PENABLE = 0
#####################################################################################################
# ---------------------Driver in IDLE State @7395---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @7405---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = 4
# PWDATA = ea12
# PSTRB = 3
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @7415---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = 4
# PWDATA = ea12
# PSTRB = 3
# --------------------------------Active monitor @7415--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	1
# PADDR:	4
# PWDATA:	ea12
# PSTRB:	11
# -------------------------Scoreboard @ 7415-------------------------
# Scoreboard writing ea12  data into memory at address 4
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @7465--------------------------------
# PRDATA:	0
# PREADY:	1
# PSLVERR:	0
# ---------------------Driver End of transaction @7465---------------------
# PSELx = 0
# PENABLE = 0
# ---------------------Driver in IDLE State @7465---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @7475---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 4
# PSTRB = 3
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @7485---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 4
# PWDATA = 3d73
# PSTRB = 3
# --------------------------------Active monitor @7485--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	0
# PADDR:	4
# PSTRB:	11
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @7535--------------------------------
# PRDATA:	ea12
# PREADY:	1
# PSLVERR:	0
# -------------------------Scoreboard @ 7535-------------------------
# Field		 Expected	Actual
# PRDATA	 ea12		ea12
# PSLVERR	     0		 0
# PREADY	     1		 1
# ********************************************TEST PASSED********************************************
# ---------------------Driver End of transaction @7535---------------------
# PSELx = 0
# PENABLE = 0
#####################################################################################################
# ---------------------Driver in IDLE State @7535---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @7545---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = 12
# PWDATA = c236
# PSTRB = 3
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @7555---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = 12
# PWDATA = c236
# PSTRB = 3
# --------------------------------Active monitor @7555--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	1
# PADDR:	12
# PWDATA:	c236
# PSTRB:	11
# -------------------------Scoreboard @ 7555-------------------------
# Scoreboard writing c236  data into memory at address 12
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @7605--------------------------------
# PRDATA:	ea12
# PREADY:	1
# PSLVERR:	0
# ---------------------Driver End of transaction @7605---------------------
# PSELx = 0
# PENABLE = 0
# ---------------------Driver in IDLE State @7605---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @7615---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 12
# PSTRB = 1
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @7625---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 12
# PWDATA = cbd3
# PSTRB = 1
# --------------------------------Active monitor @7625--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	0
# PADDR:	12
# PSTRB:	01
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @7675--------------------------------
# PRDATA:	c236
# PREADY:	1
# PSLVERR:	0
# -------------------------Scoreboard @ 7675-------------------------
# Field		 Expected	Actual
# PRDATA	 c236		c236
# PSLVERR	     0		 0
# PREADY	     1		 1
# ********************************************TEST PASSED********************************************
# ---------------------Driver End of transaction @7675---------------------
# PSELx = 0
# PENABLE = 0
#####################################################################################################
# ---------------------Driver in IDLE State @7675---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @7685---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = 15
# PWDATA = 5f6a
# PSTRB = 3
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @7695---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = 15
# PWDATA = 5f6a
# PSTRB = 3
# --------------------------------Active monitor @7695--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	1
# PADDR:	15
# PWDATA:	5f6a
# PSTRB:	11
# -------------------------Scoreboard @ 7695-------------------------
# Scoreboard writing 5f6a  data into memory at address 15
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @7745--------------------------------
# PRDATA:	c236
# PREADY:	1
# PSLVERR:	0
# ---------------------Driver End of transaction @7745---------------------
# PSELx = 0
# PENABLE = 0
# ---------------------Driver in IDLE State @7745---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @7755---------------------
# PSELx = 1
# PENABLE = 0
# PWRITE= 0
# PADDR = 15
# PSTRB = 3
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @7765---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 15
# PWDATA = ba9e
# PSTRB = 3
# --------------------------------Active monitor @7765--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	0
# PADDR:	15
# PSTRB:	11
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @7815--------------------------------
# PRDATA:	5f6a
# PREADY:	1
# PSLVERR:	0
# -------------------------Scoreboard @ 7815-------------------------
# Field		 Expected	Actual
# PRDATA	 5f6a		5f6a
# PSLVERR	     0		 0
# PREADY	     1		 1
# ********************************************TEST PASSED********************************************
# ---------------------Driver End of transaction @7815---------------------
# PSELx = 0
# PENABLE = 0
#####################################################################################################
# ---------------------Driver in IDLE State @7815---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @7825---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = 27
# PWDATA = f4ee
# PSTRB = 2
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @7835---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = 27
# PWDATA = f4ee
# PSTRB = 2
# --------------------------------Active monitor @7835--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	1
# PADDR:	27
# PWDATA:	f4ee
# PSTRB:	10
# -------------------------Scoreboard @ 7835-------------------------
# Scoreboard writing f421  data into memory at address 27
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @7885--------------------------------
# PRDATA:	5f6a
# PREADY:	1
# PSLVERR:	0
# ---------------------Driver End of transaction @7885---------------------
# PSELx = 0
# PENABLE = 0
# ---------------------Driver in IDLE State @7885---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @7895---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 27
# PSTRB = 1
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @7905---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 27
# PWDATA = 31d9
# PSTRB = 1
# --------------------------------Active monitor @7905--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	0
# PADDR:	27
# PSTRB:	01
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @7955--------------------------------
# PRDATA:	f421
# PREADY:	1
# PSLVERR:	0
# -------------------------Scoreboard @ 7955-------------------------
# Field		 Expected	Actual
# PRDATA	 f421		f421
# PSLVERR	     0		 0
# PREADY	     1		 1
# ********************************************TEST PASSED********************************************
# ---------------------Driver End of transaction @7955---------------------
# PSELx = 0
# PENABLE = 0
#####################################################################################################
# ---------------------Driver in IDLE State @7955---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @7965---------------------
# PSELx = 1
# PENABLE = 0
# PWRITE= 1
# PADDR = 11
# PWDATA = f978
# PSTRB = 3
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @7975---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = 11
# PWDATA = f978
# PSTRB = 3
# --------------------------------Active monitor @7975--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	1
# PADDR:	11
# PWDATA:	f978
# PSTRB:	11
# -------------------------Scoreboard @ 7975-------------------------
# Scoreboard writing f978  data into memory at address 11
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @8025--------------------------------
# PRDATA:	f421
# PREADY:	1
# PSLVERR:	0
# ---------------------Driver End of transaction @8025---------------------
# PSELx = 0
# PENABLE = 0
# ---------------------Driver in IDLE State @8025---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @8035---------------------
# PSELx = 1
# PENABLE = 0
# PWRITE= 0
# PADDR = 11
# PSTRB = 2
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @8045---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 11
# PWDATA = 1a03
# PSTRB = 2
# --------------------------------Active monitor @8045--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	0
# PADDR:	11
# PSTRB:	10
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @8095--------------------------------
# PRDATA:	f978
# PREADY:	1
# PSLVERR:	0
# -------------------------Scoreboard @ 8095-------------------------
# Field		 Expected	Actual
# PRDATA	 f978		f978
# PSLVERR	     0		 0
# PREADY	     1		 1
# ********************************************TEST PASSED********************************************
# ---------------------Driver End of transaction @8095---------------------
# PSELx = 0
# PENABLE = 0
#####################################################################################################
# ---------------------Driver in IDLE State @8095---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @8105---------------------
# PSELx = 1
# PENABLE = 0
# PWRITE= 1
# PADDR = 20
# PWDATA = b66
# PSTRB = 2
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @8115---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = 20
# PWDATA = b66
# PSTRB = 2
# --------------------------------Active monitor @8115--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	1
# PADDR:	20
# PWDATA:	b66
# PSTRB:	10
# -------------------------Scoreboard @ 8115-------------------------
# Scoreboard writing b00  data into memory at address 20
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @8165--------------------------------
# PRDATA:	f978
# PREADY:	1
# PSLVERR:	0
# ---------------------Driver End of transaction @8165---------------------
# PSELx = 0
# PENABLE = 0
# ---------------------Driver in IDLE State @8165---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @8175---------------------
# PSELx = 1
# PENABLE = 0
# PWRITE= 0
# PADDR = 20
# PSTRB = 3
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @8185---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 20
# PWDATA = 8ec1
# PSTRB = 3
# --------------------------------Active monitor @8185--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	0
# PADDR:	20
# PSTRB:	11
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @8235--------------------------------
# PRDATA:	b00
# PREADY:	1
# PSLVERR:	0
# -------------------------Scoreboard @ 8235-------------------------
# Field		 Expected	Actual
# PRDATA	 b00		b00
# PSLVERR	     0		 0
# PREADY	     1		 1
# ********************************************TEST PASSED********************************************
# ---------------------Driver End of transaction @8235---------------------
# PSELx = 0
# PENABLE = 0
#####################################################################################################
# ---------------------Driver in IDLE State @8235---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @8245---------------------
# PSELx = 1
# PENABLE = 0
# PWRITE= 1
# PADDR = 2f
# PWDATA = 506d
# PSTRB = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @8255---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = 2f
# PWDATA = 506d
# PSTRB = 0
# --------------------------------Active monitor @8255--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	1
# PADDR:	2f
# PWDATA:	506d
# PSTRB:	00
# -------------------------Scoreboard @ 8255-------------------------
# Scoreboard writing 6c  data into memory at address 2f
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @8305--------------------------------
# PRDATA:	b00
# PREADY:	1
# PSLVERR:	0
# ---------------------Driver End of transaction @8305---------------------
# PSELx = 0
# PENABLE = 0
# ---------------------Driver in IDLE State @8305---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @8315---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 2f
# PSTRB = 3
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @8325---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 2f
# PWDATA = 7f9f
# PSTRB = 3
# --------------------------------Active monitor @8325--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	0
# PADDR:	2f
# PSTRB:	11
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @8375--------------------------------
# PRDATA:	6c
# PREADY:	1
# PSLVERR:	0
# -------------------------Scoreboard @ 8375-------------------------
# Field		 Expected	Actual
# PRDATA	 6c		6c
# PSLVERR	     0		 0
# PREADY	     1		 1
# ********************************************TEST PASSED********************************************
# ---------------------Driver End of transaction @8375---------------------
# PSELx = 0
# PENABLE = 0
#####################################################################################################
# ---------------------Driver in IDLE State @8375---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @8385---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = 2f
# PWDATA = 24f5
# PSTRB = 2
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @8395---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = 2f
# PWDATA = 24f5
# PSTRB = 2
# --------------------------------Active monitor @8395--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	1
# PADDR:	2f
# PWDATA:	24f5
# PSTRB:	10
# -------------------------Scoreboard @ 8395-------------------------
# Scoreboard writing 246c  data into memory at address 2f
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @8445--------------------------------
# PRDATA:	6c
# PREADY:	1
# PSLVERR:	0
# ---------------------Driver End of transaction @8445---------------------
# PSELx = 0
# PENABLE = 0
# ---------------------Driver in IDLE State @8445---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @8455---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 2f
# PSTRB = 1
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @8465---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 2f
# PWDATA = 7c23
# PSTRB = 1
# --------------------------------Active monitor @8465--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	0
# PADDR:	2f
# PSTRB:	01
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @8515--------------------------------
# PRDATA:	246c
# PREADY:	1
# PSLVERR:	0
# -------------------------Scoreboard @ 8515-------------------------
# Field		 Expected	Actual
# PRDATA	 246c		246c
# PSLVERR	     0		 0
# PREADY	     1		 1
# ********************************************TEST PASSED********************************************
# ---------------------Driver End of transaction @8515---------------------
# PSELx = 0
# PENABLE = 0
#####################################################################################################
# ---------------------Driver in IDLE State @8515---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @8525---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = 31
# PWDATA = ad63
# PSTRB = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @8535---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = 31
# PWDATA = ad63
# PSTRB = 0
# --------------------------------Active monitor @8535--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	1
# PADDR:	31
# PWDATA:	ad63
# PSTRB:	00
# -------------------------Scoreboard @ 8535-------------------------
# Scoreboard writing 0  data into memory at address 31
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @8585--------------------------------
# PRDATA:	246c
# PREADY:	1
# PSLVERR:	0
# ---------------------Driver End of transaction @8585---------------------
# PSELx = 0
# PENABLE = 0
# ---------------------Driver in IDLE State @8585---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @8595---------------------
# PSELx = 1
# PENABLE = 0
# PWRITE= 0
# PADDR = 31
# PSTRB = 2
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @8605---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 31
# PWDATA = f2cb
# PSTRB = 2
# --------------------------------Active monitor @8605--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	0
# PADDR:	31
# PSTRB:	10
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @8655--------------------------------
# PRDATA:	0
# PREADY:	1
# PSLVERR:	0
# -------------------------Scoreboard @ 8655-------------------------
# Field		 Expected	Actual
# PRDATA	 0		0
# PSLVERR	     0		 0
# PREADY	     1		 1
# ********************************************TEST PASSED********************************************
# ---------------------Driver End of transaction @8655---------------------
# PSELx = 0
# PENABLE = 0
#####################################################################################################
# ---------------------Driver in IDLE State @8655---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @8665---------------------
# PSELx = 1
# PENABLE = 0
# PWRITE= 1
# PADDR = b
# PWDATA = 1308
# PSTRB = 1
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @8675---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = b
# PWDATA = 1308
# PSTRB = 1
# --------------------------------Active monitor @8675--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	1
# PADDR:	b
# PWDATA:	1308
# PSTRB:	01
# -------------------------Scoreboard @ 8675-------------------------
# Scoreboard writing 8  data into memory at address b
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @8725--------------------------------
# PRDATA:	0
# PREADY:	1
# PSLVERR:	0
# ---------------------Driver End of transaction @8725---------------------
# PSELx = 0
# PENABLE = 0
# ---------------------Driver in IDLE State @8725---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @8735---------------------
# PSELx = 1
# PENABLE = 0
# PWRITE= 0
# PADDR = b
# PSTRB = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @8745---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = b
# PWDATA = ccab
# PSTRB = 0
# --------------------------------Active monitor @8745--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	0
# PADDR:	b
# PSTRB:	00
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @8795--------------------------------
# PRDATA:	8
# PREADY:	1
# PSLVERR:	0
# -------------------------Scoreboard @ 8795-------------------------
# Field		 Expected	Actual
# PRDATA	 8		8
# PSLVERR	     0		 0
# PREADY	     1		 1
# ********************************************TEST PASSED********************************************
# ---------------------Driver End of transaction @8795---------------------
# PSELx = 0
# PENABLE = 0
#####################################################################################################
# ---------------------Driver in IDLE State @8795---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @8805---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = 25
# PWDATA = 30cb
# PSTRB = 3
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @8815---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = 25
# PWDATA = 30cb
# PSTRB = 3
# --------------------------------Active monitor @8815--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	1
# PADDR:	25
# PWDATA:	30cb
# PSTRB:	11
# -------------------------Scoreboard @ 8815-------------------------
# Scoreboard writing 30cb  data into memory at address 25
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @8865--------------------------------
# PRDATA:	8
# PREADY:	1
# PSLVERR:	0
# ---------------------Driver End of transaction @8865---------------------
# PSELx = 0
# PENABLE = 0
# ---------------------Driver in IDLE State @8865---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @8875---------------------
# PSELx = 1
# PENABLE = 0
# PWRITE= 0
# PADDR = 25
# PSTRB = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @8885---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 25
# PWDATA = cd75
# PSTRB = 0
# --------------------------------Active monitor @8885--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	0
# PADDR:	25
# PSTRB:	00
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @8935--------------------------------
# PRDATA:	30cb
# PREADY:	1
# PSLVERR:	0
# -------------------------Scoreboard @ 8935-------------------------
# Field		 Expected	Actual
# PRDATA	 30cb		30cb
# PSLVERR	     0		 0
# PREADY	     1		 1
# ********************************************TEST PASSED********************************************
# ---------------------Driver End of transaction @8935---------------------
# PSELx = 0
# PENABLE = 0
#####################################################################################################
# ---------------------Driver in IDLE State @8935---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @8945---------------------
# PSELx = 1
# PENABLE = 0
# PWRITE= 1
# PADDR = 3
# PWDATA = 9e88
# PSTRB = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @8955---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = 3
# PWDATA = 9e88
# PSTRB = 0
# --------------------------------Active monitor @8955--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	1
# PADDR:	3
# PWDATA:	9e88
# PSTRB:	00
# -------------------------Scoreboard @ 8955-------------------------
# Scoreboard writing 0  data into memory at address 3
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @9005--------------------------------
# PRDATA:	30cb
# PREADY:	1
# PSLVERR:	0
# ---------------------Driver End of transaction @9005---------------------
# PSELx = 0
# PENABLE = 0
# ---------------------Driver in IDLE State @9005---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @9015---------------------
# PSELx = 1
# PENABLE = 0
# PWRITE= 0
# PADDR = 3
# PSTRB = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @9025---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 3
# PWDATA = a396
# PSTRB = 0
# --------------------------------Active monitor @9025--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	0
# PADDR:	3
# PSTRB:	00
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @9075--------------------------------
# PRDATA:	0
# PREADY:	1
# PSLVERR:	0
# -------------------------Scoreboard @ 9075-------------------------
# Field		 Expected	Actual
# PRDATA	 0		0
# PSLVERR	     0		 0
# PREADY	     1		 1
# ********************************************TEST PASSED********************************************
# ---------------------Driver End of transaction @9075---------------------
# PSELx = 0
# PENABLE = 0
#####################################################################################################
# ---------------------Driver in IDLE State @9075---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @9085---------------------
# PSELx = 1
# PENABLE = 0
# PWRITE= 1
# PADDR = 14
# PWDATA = f2c3
# PSTRB = 3
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @9095---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = 14
# PWDATA = f2c3
# PSTRB = 3
# --------------------------------Active monitor @9095--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	1
# PADDR:	14
# PWDATA:	f2c3
# PSTRB:	11
# -------------------------Scoreboard @ 9095-------------------------
# Scoreboard writing f2c3  data into memory at address 14
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @9145--------------------------------
# PRDATA:	0
# PREADY:	1
# PSLVERR:	0
# ---------------------Driver End of transaction @9145---------------------
# PSELx = 0
# PENABLE = 0
# ---------------------Driver in IDLE State @9145---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @9155---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 14
# PSTRB = 2
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @9165---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 14
# PWDATA = 3ca
# PSTRB = 2
# --------------------------------Active monitor @9165--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	0
# PADDR:	14
# PSTRB:	10
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @9215--------------------------------
# PRDATA:	f2c3
# PREADY:	1
# PSLVERR:	0
# -------------------------Scoreboard @ 9215-------------------------
# Field		 Expected	Actual
# PRDATA	 f2c3		f2c3
# PSLVERR	     0		 0
# PREADY	     1		 1
# ********************************************TEST PASSED********************************************
# ---------------------Driver End of transaction @9215---------------------
# PSELx = 0
# PENABLE = 0
#####################################################################################################
# ---------------------Driver in IDLE State @9215---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @9225---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = 8
# PWDATA = f387
# PSTRB = 3
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @9235---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = 8
# PWDATA = f387
# PSTRB = 3
# --------------------------------Active monitor @9235--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	1
# PADDR:	8
# PWDATA:	f387
# PSTRB:	11
# -------------------------Scoreboard @ 9235-------------------------
# Scoreboard writing f387  data into memory at address 8
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @9285--------------------------------
# PRDATA:	f2c3
# PREADY:	1
# PSLVERR:	0
# ---------------------Driver End of transaction @9285---------------------
# PSELx = 0
# PENABLE = 0
# ---------------------Driver in IDLE State @9285---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @9295---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 8
# PSTRB = 3
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @9305---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 8
# PWDATA = 5a7f
# PSTRB = 3
# --------------------------------Active monitor @9305--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	0
# PADDR:	8
# PSTRB:	11
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @9355--------------------------------
# PRDATA:	f387
# PREADY:	1
# PSLVERR:	0
# -------------------------Scoreboard @ 9355-------------------------
# Field		 Expected	Actual
# PRDATA	 f387		f387
# PSLVERR	     0		 0
# PREADY	     1		 1
# ********************************************TEST PASSED********************************************
# ---------------------Driver End of transaction @9355---------------------
# PSELx = 0
# PENABLE = 0
#####################################################################################################
# ---------------------Driver in IDLE State @9355---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @9365---------------------
# PSELx = 1
# PENABLE = 0
# PWRITE= 1
# PADDR = 10
# PWDATA = d549
# PSTRB = 1
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @9375---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = 10
# PWDATA = d549
# PSTRB = 1
# --------------------------------Active monitor @9375--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	1
# PADDR:	10
# PWDATA:	d549
# PSTRB:	01
# -------------------------Scoreboard @ 9375-------------------------
# Scoreboard writing 49  data into memory at address 10
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @9425--------------------------------
# PRDATA:	f387
# PREADY:	1
# PSLVERR:	0
# ---------------------Driver End of transaction @9425---------------------
# PSELx = 0
# PENABLE = 0
# ---------------------Driver in IDLE State @9425---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @9435---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 10
# PSTRB = 3
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @9445---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 10
# PWDATA = baf2
# PSTRB = 3
# --------------------------------Active monitor @9445--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	0
# PADDR:	10
# PSTRB:	11
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @9495--------------------------------
# PRDATA:	49
# PREADY:	1
# PSLVERR:	0
# -------------------------Scoreboard @ 9495-------------------------
# Field		 Expected	Actual
# PRDATA	 49		49
# PSLVERR	     0		 0
# PREADY	     1		 1
# ********************************************TEST PASSED********************************************
# ---------------------Driver End of transaction @9495---------------------
# PSELx = 0
# PENABLE = 0
#####################################################################################################
# ---------------------Driver in IDLE State @9495---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @9505---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = 0
# PWDATA = e216
# PSTRB = 2
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @9515---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = 0
# PWDATA = e216
# PSTRB = 2
# --------------------------------Active monitor @9515--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	1
# PADDR:	0
# PWDATA:	e216
# PSTRB:	10
# -------------------------Scoreboard @ 9515-------------------------
# Scoreboard writing e200  data into memory at address 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @9565--------------------------------
# PRDATA:	49
# PREADY:	1
# PSLVERR:	0
# ---------------------Driver End of transaction @9565---------------------
# PSELx = 0
# PENABLE = 0
# ---------------------Driver in IDLE State @9565---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @9575---------------------
# PSELx = 1
# PENABLE = 0
# PWRITE= 0
# PADDR = 0
# PSTRB = 3
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @9585---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 0
# PWDATA = ac13
# PSTRB = 3
# --------------------------------Active monitor @9585--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	0
# PADDR:	0
# PSTRB:	11
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @9635--------------------------------
# PRDATA:	e200
# PREADY:	1
# PSLVERR:	0
# -------------------------Scoreboard @ 9635-------------------------
# Field		 Expected	Actual
# PRDATA	 e200		e200
# PSLVERR	     0		 0
# PREADY	     1		 1
# ********************************************TEST PASSED********************************************
# ---------------------Driver End of transaction @9635---------------------
# PSELx = 0
# PENABLE = 0
#####################################################################################################
# ---------------------Driver in IDLE State @9635---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @9645---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = 11
# PWDATA = b149
# PSTRB = 1
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @9655---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = 11
# PWDATA = b149
# PSTRB = 1
# --------------------------------Active monitor @9655--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	1
# PADDR:	11
# PWDATA:	b149
# PSTRB:	01
# -------------------------Scoreboard @ 9655-------------------------
# Scoreboard writing f949  data into memory at address 11
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @9705--------------------------------
# PRDATA:	e200
# PREADY:	1
# PSLVERR:	0
# ---------------------Driver End of transaction @9705---------------------
# PSELx = 0
# PENABLE = 0
# ---------------------Driver in IDLE State @9705---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @9715---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 11
# PSTRB = 3
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @9725---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 11
# PWDATA = 6488
# PSTRB = 3
# --------------------------------Active monitor @9725--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	0
# PADDR:	11
# PSTRB:	11
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @9775--------------------------------
# PRDATA:	f949
# PREADY:	1
# PSLVERR:	0
# -------------------------Scoreboard @ 9775-------------------------
# Field		 Expected	Actual
# PRDATA	 f949		f949
# PSLVERR	     0		 0
# PREADY	     1		 1
# ********************************************TEST PASSED********************************************
# ---------------------Driver End of transaction @9775---------------------
# PSELx = 0
# PENABLE = 0
#####################################################################################################
# ---------------------Driver in IDLE State @9775---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @9785---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = 8
# PWDATA = b983
# PSTRB = 3
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @9795---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = 8
# PWDATA = b983
# PSTRB = 3
# --------------------------------Active monitor @9795--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	1
# PADDR:	8
# PWDATA:	b983
# PSTRB:	11
# -------------------------Scoreboard @ 9795-------------------------
# Scoreboard writing b983  data into memory at address 8
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @9845--------------------------------
# PRDATA:	f949
# PREADY:	1
# PSLVERR:	0
# ---------------------Driver End of transaction @9845---------------------
# PSELx = 0
# PENABLE = 0
# ---------------------Driver in IDLE State @9845---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @9855---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 8
# PSTRB = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @9865---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 8
# PWDATA = a427
# PSTRB = 0
# --------------------------------Active monitor @9865--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	0
# PADDR:	8
# PSTRB:	00
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @9915--------------------------------
# PRDATA:	b983
# PREADY:	1
# PSLVERR:	0
# -------------------------Scoreboard @ 9915-------------------------
# Field		 Expected	Actual
# PRDATA	 b983		b983
# PSLVERR	     0		 0
# PREADY	     1		 1
# ********************************************TEST PASSED********************************************
# ---------------------Driver End of transaction @9915---------------------
# PSELx = 0
# PENABLE = 0
#####################################################################################################
# ---------------------Driver in IDLE State @9915---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @9925---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = 25
# PWDATA = 4225
# PSTRB = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @9935---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = 25
# PWDATA = 4225
# PSTRB = 0
# --------------------------------Active monitor @9935--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	1
# PADDR:	25
# PWDATA:	4225
# PSTRB:	00
# -------------------------Scoreboard @ 9935-------------------------
# Scoreboard writing 30cb  data into memory at address 25
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @9985--------------------------------
# PRDATA:	b983
# PREADY:	1
# PSLVERR:	0
# ---------------------Driver End of transaction @9985---------------------
# PSELx = 0
# PENABLE = 0
# ---------------------Driver in IDLE State @9985---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @9995---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 25
# PSTRB = 2
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @10005---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 25
# PWDATA = c1fe
# PSTRB = 2
# --------------------------------Active monitor @10005--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	0
# PADDR:	25
# PSTRB:	10
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @10055--------------------------------
# PRDATA:	30cb
# PREADY:	1
# PSLVERR:	0
# -------------------------Scoreboard @ 10055-------------------------
# Field		 Expected	Actual
# PRDATA	 30cb		30cb
# PSLVERR	     0		 0
# PREADY	     1		 1
# ********************************************TEST PASSED********************************************
# ---------------------Driver End of transaction @10055---------------------
# PSELx = 0
# PENABLE = 0
#####################################################################################################
# ---------------------Driver in IDLE State @10055---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @10065---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = 15
# PWDATA = e3a
# PSTRB = 2
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @10075---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = 15
# PWDATA = e3a
# PSTRB = 2
# --------------------------------Active monitor @10075--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	1
# PADDR:	15
# PWDATA:	e3a
# PSTRB:	10
# -------------------------Scoreboard @ 10075-------------------------
# Scoreboard writing e6a  data into memory at address 15
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @10125--------------------------------
# PRDATA:	30cb
# PREADY:	1
# PSLVERR:	0
# ---------------------Driver End of transaction @10125---------------------
# PSELx = 0
# PENABLE = 0
# ---------------------Driver in IDLE State @10125---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @10135---------------------
# PSELx = 1
# PENABLE = 0
# PWRITE= 0
# PADDR = 15
# PSTRB = 2
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @10145---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 15
# PWDATA = 584c
# PSTRB = 2
# --------------------------------Active monitor @10145--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	0
# PADDR:	15
# PSTRB:	10
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @10195--------------------------------
# PRDATA:	e6a
# PREADY:	1
# PSLVERR:	0
# -------------------------Scoreboard @ 10195-------------------------
# Field		 Expected	Actual
# PRDATA	 e6a		e6a
# PSLVERR	     0		 0
# PREADY	     1		 1
# ********************************************TEST PASSED********************************************
# ---------------------Driver End of transaction @10195---------------------
# PSELx = 0
# PENABLE = 0
#####################################################################################################
# ---------------------Driver in IDLE State @10195---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @10205---------------------
# PSELx = 1
# PENABLE = 0
# PWRITE= 1
# PADDR = 39
# PWDATA = b927
# PSTRB = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @10215---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = 39
# PWDATA = b927
# PSTRB = 0
# --------------------------------Active monitor @10215--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	1
# PADDR:	39
# PWDATA:	b927
# PSTRB:	00
# -------------------------Scoreboard @ 10215-------------------------
# Scoreboard writing 45c3  data into memory at address 39
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @10265--------------------------------
# PRDATA:	e6a
# PREADY:	1
# PSLVERR:	0
# ---------------------Driver End of transaction @10265---------------------
# PSELx = 0
# PENABLE = 0
# ---------------------Driver in IDLE State @10265---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @10275---------------------
# PSELx = 1
# PENABLE = 0
# PWRITE= 0
# PADDR = 39
# PSTRB = 2
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @10285---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 39
# PWDATA = 716f
# PSTRB = 2
# --------------------------------Active monitor @10285--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	0
# PADDR:	39
# PSTRB:	10
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @10335--------------------------------
# PRDATA:	45c3
# PREADY:	1
# PSLVERR:	0
# -------------------------Scoreboard @ 10335-------------------------
# Field		 Expected	Actual
# PRDATA	 45c3		45c3
# PSLVERR	     0		 0
# PREADY	     1		 1
# ********************************************TEST PASSED********************************************
# ---------------------Driver End of transaction @10335---------------------
# PSELx = 0
# PENABLE = 0
#####################################################################################################
# ---------------------Driver in IDLE State @10335---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @10345---------------------
# PSELx = 1
# PENABLE = 0
# PWRITE= 1
# PADDR = 1c
# PWDATA = 6d0c
# PSTRB = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @10355---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = 1c
# PWDATA = 6d0c
# PSTRB = 0
# --------------------------------Active monitor @10355--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	1
# PADDR:	1c
# PWDATA:	6d0c
# PSTRB:	00
# -------------------------Scoreboard @ 10355-------------------------
# Scoreboard writing 0  data into memory at address 1c
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @10405--------------------------------
# PRDATA:	45c3
# PREADY:	1
# PSLVERR:	0
# ---------------------Driver End of transaction @10405---------------------
# PSELx = 0
# PENABLE = 0
# ---------------------Driver in IDLE State @10405---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @10415---------------------
# PSELx = 1
# PENABLE = 0
# PWRITE= 0
# PADDR = 1c
# PSTRB = 2
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @10425---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 1c
# PWDATA = 38e
# PSTRB = 2
# --------------------------------Active monitor @10425--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	0
# PADDR:	1c
# PSTRB:	10
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @10475--------------------------------
# PRDATA:	0
# PREADY:	1
# PSLVERR:	0
# -------------------------Scoreboard @ 10475-------------------------
# Field		 Expected	Actual
# PRDATA	 0		0
# PSLVERR	     0		 0
# PREADY	     1		 1
# ********************************************TEST PASSED********************************************
# ---------------------Driver End of transaction @10475---------------------
# PSELx = 0
# PENABLE = 0
#####################################################################################################
# ---------------------Driver in IDLE State @10475---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @10485---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = 5
# PWDATA = 321d
# PSTRB = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @10495---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = 5
# PWDATA = 321d
# PSTRB = 0
# --------------------------------Active monitor @10495--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	1
# PADDR:	5
# PWDATA:	321d
# PSTRB:	00
# -------------------------Scoreboard @ 10495-------------------------
# Scoreboard writing 4d63  data into memory at address 5
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @10545--------------------------------
# PRDATA:	0
# PREADY:	1
# PSLVERR:	0
# ---------------------Driver End of transaction @10545---------------------
# PSELx = 0
# PENABLE = 0
# ---------------------Driver in IDLE State @10545---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @10555---------------------
# PSELx = 1
# PENABLE = 0
# PWRITE= 0
# PADDR = 5
# PSTRB = 2
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @10565---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 5
# PWDATA = 67c4
# PSTRB = 2
# --------------------------------Active monitor @10565--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	0
# PADDR:	5
# PSTRB:	10
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @10615--------------------------------
# PRDATA:	4d63
# PREADY:	1
# PSLVERR:	0
# -------------------------Scoreboard @ 10615-------------------------
# Field		 Expected	Actual
# PRDATA	 4d63		4d63
# PSLVERR	     0		 0
# PREADY	     1		 1
# ********************************************TEST PASSED********************************************
# ---------------------Driver End of transaction @10615---------------------
# PSELx = 0
# PENABLE = 0
#####################################################################################################
# ---------------------Driver in IDLE State @10615---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @10625---------------------
# PSELx = 1
# PENABLE = 0
# PWRITE= 1
# PADDR = 1d
# PWDATA = bbee
# PSTRB = 2
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @10635---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = 1d
# PWDATA = bbee
# PSTRB = 2
# --------------------------------Active monitor @10635--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	1
# PADDR:	1d
# PWDATA:	bbee
# PSTRB:	10
# -------------------------Scoreboard @ 10635-------------------------
# Scoreboard writing bb00  data into memory at address 1d
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @10685--------------------------------
# PRDATA:	4d63
# PREADY:	1
# PSLVERR:	0
# ---------------------Driver End of transaction @10685---------------------
# PSELx = 0
# PENABLE = 0
# ---------------------Driver in IDLE State @10685---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @10695---------------------
# PSELx = 1
# PENABLE = 0
# PWRITE= 0
# PADDR = 1d
# PSTRB = 1
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @10705---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 1d
# PWDATA = 42c4
# PSTRB = 1
# --------------------------------Active monitor @10705--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	0
# PADDR:	1d
# PSTRB:	01
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @10755--------------------------------
# PRDATA:	bb00
# PREADY:	1
# PSLVERR:	0
# -------------------------Scoreboard @ 10755-------------------------
# Field		 Expected	Actual
# PRDATA	 bb00		bb00
# PSLVERR	     0		 0
# PREADY	     1		 1
# ********************************************TEST PASSED********************************************
# ---------------------Driver End of transaction @10755---------------------
# PSELx = 0
# PENABLE = 0
#####################################################################################################
# ---------------------Driver in IDLE State @10755---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @10765---------------------
# PSELx = 1
# PENABLE = 0
# PWRITE= 1
# PADDR = 16
# PWDATA = 330a
# PSTRB = 3
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @10775---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = 16
# PWDATA = 330a
# PSTRB = 3
# --------------------------------Active monitor @10775--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	1
# PADDR:	16
# PWDATA:	330a
# PSTRB:	11
# -------------------------Scoreboard @ 10775-------------------------
# Scoreboard writing 330a  data into memory at address 16
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @10825--------------------------------
# PRDATA:	bb00
# PREADY:	1
# PSLVERR:	0
# ---------------------Driver End of transaction @10825---------------------
# PSELx = 0
# PENABLE = 0
# ---------------------Driver in IDLE State @10825---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @10835---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 16
# PSTRB = 2
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @10845---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 16
# PWDATA = 251f
# PSTRB = 2
# --------------------------------Active monitor @10845--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	0
# PADDR:	16
# PSTRB:	10
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @10895--------------------------------
# PRDATA:	330a
# PREADY:	1
# PSLVERR:	0
# -------------------------Scoreboard @ 10895-------------------------
# Field		 Expected	Actual
# PRDATA	 330a		330a
# PSLVERR	     0		 0
# PREADY	     1		 1
# ********************************************TEST PASSED********************************************
# ---------------------Driver End of transaction @10895---------------------
# PSELx = 0
# PENABLE = 0
#####################################################################################################
# ---------------------Driver in IDLE State @10895---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @10905---------------------
# PSELx = 1
# PENABLE = 0
# PWRITE= 1
# PADDR = f
# PWDATA = 3a19
# PSTRB = 2
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @10915---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = f
# PWDATA = 3a19
# PSTRB = 2
# --------------------------------Active monitor @10915--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	1
# PADDR:	f
# PWDATA:	3a19
# PSTRB:	10
# -------------------------Scoreboard @ 10915-------------------------
# Scoreboard writing 3adc  data into memory at address f
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @10965--------------------------------
# PRDATA:	330a
# PREADY:	1
# PSLVERR:	0
# ---------------------Driver End of transaction @10965---------------------
# PSELx = 0
# PENABLE = 0
# ---------------------Driver in IDLE State @10965---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @10975---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = f
# PSTRB = 1
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @10985---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = f
# PWDATA = 30c3
# PSTRB = 1
# --------------------------------Active monitor @10985--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	0
# PADDR:	f
# PSTRB:	01
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @11035--------------------------------
# PRDATA:	3adc
# PREADY:	1
# PSLVERR:	0
# -------------------------Scoreboard @ 11035-------------------------
# Field		 Expected	Actual
# PRDATA	 3adc		3adc
# PSLVERR	     0		 0
# PREADY	     1		 1
# ********************************************TEST PASSED********************************************
# ---------------------Driver End of transaction @11035---------------------
# PSELx = 0
# PENABLE = 0
#####################################################################################################
# ---------------------Driver in IDLE State @11035---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @11045---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = 1b
# PWDATA = 45f1
# PSTRB = 2
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @11055---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = 1b
# PWDATA = 45f1
# PSTRB = 2
# --------------------------------Active monitor @11055--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	1
# PADDR:	1b
# PWDATA:	45f1
# PSTRB:	10
# -------------------------Scoreboard @ 11055-------------------------
# Scoreboard writing 4500  data into memory at address 1b
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @11105--------------------------------
# PRDATA:	3adc
# PREADY:	1
# PSLVERR:	0
# ---------------------Driver End of transaction @11105---------------------
# PSELx = 0
# PENABLE = 0
# ---------------------Driver in IDLE State @11105---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @11115---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 1b
# PSTRB = 3
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @11125---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 1b
# PWDATA = e5c4
# PSTRB = 3
# --------------------------------Active monitor @11125--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	0
# PADDR:	1b
# PSTRB:	11
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @11175--------------------------------
# PRDATA:	4500
# PREADY:	1
# PSLVERR:	0
# -------------------------Scoreboard @ 11175-------------------------
# Field		 Expected	Actual
# PRDATA	 4500		4500
# PSLVERR	     0		 0
# PREADY	     1		 1
# ********************************************TEST PASSED********************************************
# ---------------------Driver End of transaction @11175---------------------
# PSELx = 0
# PENABLE = 0
#####################################################################################################
# ---------------------Driver in IDLE State @11175---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @11185---------------------
# PSELx = 1
# PENABLE = 0
# PWRITE= 1
# PADDR = 24
# PWDATA = 1ede
# PSTRB = 2
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @11195---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = 24
# PWDATA = 1ede
# PSTRB = 2
# --------------------------------Active monitor @11195--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	1
# PADDR:	24
# PWDATA:	1ede
# PSTRB:	10
# -------------------------Scoreboard @ 11195-------------------------
# Scoreboard writing 1e00  data into memory at address 24
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @11245--------------------------------
# PRDATA:	4500
# PREADY:	1
# PSLVERR:	0
# ---------------------Driver End of transaction @11245---------------------
# PSELx = 0
# PENABLE = 0
# ---------------------Driver in IDLE State @11245---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @11255---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 24
# PSTRB = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @11265---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 24
# PWDATA = 162
# PSTRB = 0
# --------------------------------Active monitor @11265--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	0
# PADDR:	24
# PSTRB:	00
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @11315--------------------------------
# PRDATA:	1e00
# PREADY:	1
# PSLVERR:	0
# -------------------------Scoreboard @ 11315-------------------------
# Field		 Expected	Actual
# PRDATA	 1e00		1e00
# PSLVERR	     0		 0
# PREADY	     1		 1
# ********************************************TEST PASSED********************************************
# ---------------------Driver End of transaction @11315---------------------
# PSELx = 0
# PENABLE = 0
#####################################################################################################
# ---------------------Driver in IDLE State @11315---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @11325---------------------
# PSELx = 1
# PENABLE = 0
# PWRITE= 1
# PADDR = 1c
# PWDATA = 54e3
# PSTRB = 2
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @11335---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = 1c
# PWDATA = 54e3
# PSTRB = 2
# --------------------------------Active monitor @11335--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	1
# PADDR:	1c
# PWDATA:	54e3
# PSTRB:	10
# -------------------------Scoreboard @ 11335-------------------------
# Scoreboard writing 5400  data into memory at address 1c
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @11385--------------------------------
# PRDATA:	1e00
# PREADY:	1
# PSLVERR:	0
# ---------------------Driver End of transaction @11385---------------------
# PSELx = 0
# PENABLE = 0
# ---------------------Driver in IDLE State @11385---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @11395---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 1c
# PSTRB = 1
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @11405---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 1c
# PWDATA = 473b
# PSTRB = 1
# --------------------------------Active monitor @11405--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	0
# PADDR:	1c
# PSTRB:	01
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @11455--------------------------------
# PRDATA:	5400
# PREADY:	1
# PSLVERR:	0
# -------------------------Scoreboard @ 11455-------------------------
# Field		 Expected	Actual
# PRDATA	 5400		5400
# PSLVERR	     0		 0
# PREADY	     1		 1
# ********************************************TEST PASSED********************************************
# ---------------------Driver End of transaction @11455---------------------
# PSELx = 0
# PENABLE = 0
#####################################################################################################
# ---------------------Driver in IDLE State @11455---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @11465---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = d
# PWDATA = eade
# PSTRB = 1
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @11475---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = d
# PWDATA = eade
# PSTRB = 1
# --------------------------------Active monitor @11475--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	1
# PADDR:	d
# PWDATA:	eade
# PSTRB:	01
# -------------------------Scoreboard @ 11475-------------------------
# Scoreboard writing de  data into memory at address d
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @11525--------------------------------
# PRDATA:	5400
# PREADY:	1
# PSLVERR:	0
# ---------------------Driver End of transaction @11525---------------------
# PSELx = 0
# PENABLE = 0
# ---------------------Driver in IDLE State @11525---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @11535---------------------
# PSELx = 1
# PENABLE = 0
# PWRITE= 0
# PADDR = d
# PSTRB = 3
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @11545---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = d
# PWDATA = cf73
# PSTRB = 3
# --------------------------------Active monitor @11545--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	0
# PADDR:	d
# PSTRB:	11
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @11595--------------------------------
# PRDATA:	de
# PREADY:	1
# PSLVERR:	0
# -------------------------Scoreboard @ 11595-------------------------
# Field		 Expected	Actual
# PRDATA	 de		de
# PSLVERR	     0		 0
# PREADY	     1		 1
# ********************************************TEST PASSED********************************************
# ---------------------Driver End of transaction @11595---------------------
# PSELx = 0
# PENABLE = 0
#####################################################################################################
# ---------------------Driver in IDLE State @11595---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @11605---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = 8
# PWDATA = a3f5
# PSTRB = 1
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @11615---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = 8
# PWDATA = a3f5
# PSTRB = 1
# --------------------------------Active monitor @11615--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	1
# PADDR:	8
# PWDATA:	a3f5
# PSTRB:	01
# -------------------------Scoreboard @ 11615-------------------------
# Scoreboard writing b9f5  data into memory at address 8
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @11665--------------------------------
# PRDATA:	de
# PREADY:	1
# PSLVERR:	0
# ---------------------Driver End of transaction @11665---------------------
# PSELx = 0
# PENABLE = 0
# ---------------------Driver in IDLE State @11665---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @11675---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 8
# PSTRB = 3
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @11685---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 8
# PWDATA = 8d63
# PSTRB = 3
# --------------------------------Active monitor @11685--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	0
# PADDR:	8
# PSTRB:	11
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @11735--------------------------------
# PRDATA:	b9f5
# PREADY:	1
# PSLVERR:	0
# -------------------------Scoreboard @ 11735-------------------------
# Field		 Expected	Actual
# PRDATA	 b9f5		b9f5
# PSLVERR	     0		 0
# PREADY	     1		 1
# ********************************************TEST PASSED********************************************
# ---------------------Driver End of transaction @11735---------------------
# PSELx = 0
# PENABLE = 0
#####################################################################################################
# ---------------------Driver in IDLE State @11735---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @11745---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = 25
# PWDATA = da5d
# PSTRB = 2
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @11755---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = 25
# PWDATA = da5d
# PSTRB = 2
# --------------------------------Active monitor @11755--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	1
# PADDR:	25
# PWDATA:	da5d
# PSTRB:	10
# -------------------------Scoreboard @ 11755-------------------------
# Scoreboard writing dacb  data into memory at address 25
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @11805--------------------------------
# PRDATA:	b9f5
# PREADY:	1
# PSLVERR:	0
# ---------------------Driver End of transaction @11805---------------------
# PSELx = 0
# PENABLE = 0
# ---------------------Driver in IDLE State @11805---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @11815---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 25
# PSTRB = 2
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @11825---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 25
# PWDATA = cdab
# PSTRB = 2
# --------------------------------Active monitor @11825--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	0
# PADDR:	25
# PSTRB:	10
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @11875--------------------------------
# PRDATA:	dacb
# PREADY:	1
# PSLVERR:	0
# -------------------------Scoreboard @ 11875-------------------------
# Field		 Expected	Actual
# PRDATA	 dacb		dacb
# PSLVERR	     0		 0
# PREADY	     1		 1
# ********************************************TEST PASSED********************************************
# ---------------------Driver End of transaction @11875---------------------
# PSELx = 0
# PENABLE = 0
#####################################################################################################
# ---------------------Driver in IDLE State @11875---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @11885---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = 23
# PWDATA = ac37
# PSTRB = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @11895---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = 23
# PWDATA = ac37
# PSTRB = 0
# --------------------------------Active monitor @11895--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	1
# PADDR:	23
# PWDATA:	ac37
# PSTRB:	00
# -------------------------Scoreboard @ 11895-------------------------
# Scoreboard writing f0  data into memory at address 23
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @11945--------------------------------
# PRDATA:	dacb
# PREADY:	1
# PSLVERR:	0
# ---------------------Driver End of transaction @11945---------------------
# PSELx = 0
# PENABLE = 0
# ---------------------Driver in IDLE State @11945---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @11955---------------------
# PSELx = 1
# PENABLE = 0
# PWRITE= 0
# PADDR = 23
# PSTRB = 2
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @11965---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 23
# PWDATA = fba0
# PSTRB = 2
# --------------------------------Active monitor @11965--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	0
# PADDR:	23
# PSTRB:	10
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @12015--------------------------------
# PRDATA:	f0
# PREADY:	1
# PSLVERR:	0
# -------------------------Scoreboard @ 12015-------------------------
# Field		 Expected	Actual
# PRDATA	 f0		f0
# PSLVERR	     0		 0
# PREADY	     1		 1
# ********************************************TEST PASSED********************************************
# ---------------------Driver End of transaction @12015---------------------
# PSELx = 0
# PENABLE = 0
#####################################################################################################
# ---------------------Driver in IDLE State @12015---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @12025---------------------
# PSELx = 1
# PENABLE = 0
# PWRITE= 1
# PADDR = 38
# PWDATA = 7034
# PSTRB = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @12035---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = 38
# PWDATA = 7034
# PSTRB = 0
# --------------------------------Active monitor @12035--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	1
# PADDR:	38
# PWDATA:	7034
# PSTRB:	00
# -------------------------Scoreboard @ 12035-------------------------
# Scoreboard writing 4100  data into memory at address 38
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @12085--------------------------------
# PRDATA:	f0
# PREADY:	1
# PSLVERR:	0
# ---------------------Driver End of transaction @12085---------------------
# PSELx = 0
# PENABLE = 0
# ---------------------Driver in IDLE State @12085---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @12095---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 38
# PSTRB = 2
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @12105---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 38
# PWDATA = ff79
# PSTRB = 2
# --------------------------------Active monitor @12105--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	0
# PADDR:	38
# PSTRB:	10
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @12155--------------------------------
# PRDATA:	4100
# PREADY:	1
# PSLVERR:	0
# -------------------------Scoreboard @ 12155-------------------------
# Field		 Expected	Actual
# PRDATA	 4100		4100
# PSLVERR	     0		 0
# PREADY	     1		 1
# ********************************************TEST PASSED********************************************
# ---------------------Driver End of transaction @12155---------------------
# PSELx = 0
# PENABLE = 0
#####################################################################################################
# ---------------------Driver in IDLE State @12155---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @12165---------------------
# PSELx = 1
# PENABLE = 0
# PWRITE= 1
# PADDR = 20
# PWDATA = e18d
# PSTRB = 3
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @12175---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = 20
# PWDATA = e18d
# PSTRB = 3
# --------------------------------Active monitor @12175--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	1
# PADDR:	20
# PWDATA:	e18d
# PSTRB:	11
# -------------------------Scoreboard @ 12175-------------------------
# Scoreboard writing e18d  data into memory at address 20
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @12225--------------------------------
# PRDATA:	4100
# PREADY:	1
# PSLVERR:	0
# ---------------------Driver End of transaction @12225---------------------
# PSELx = 0
# PENABLE = 0
# ---------------------Driver in IDLE State @12225---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @12235---------------------
# PSELx = 1
# PENABLE = 0
# PWRITE= 0
# PADDR = 20
# PSTRB = 3
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @12245---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 20
# PWDATA = 1c19
# PSTRB = 3
# --------------------------------Active monitor @12245--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	0
# PADDR:	20
# PSTRB:	11
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @12295--------------------------------
# PRDATA:	e18d
# PREADY:	1
# PSLVERR:	0
# -------------------------Scoreboard @ 12295-------------------------
# Field		 Expected	Actual
# PRDATA	 e18d		e18d
# PSLVERR	     0		 0
# PREADY	     1		 1
# ********************************************TEST PASSED********************************************
# ---------------------Driver End of transaction @12295---------------------
# PSELx = 0
# PENABLE = 0
#####################################################################################################
# ---------------------Driver in IDLE State @12295---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @12305---------------------
# PSELx = 1
# PENABLE = 0
# PWRITE= 1
# PADDR = 30
# PWDATA = 886f
# PSTRB = 1
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @12315---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = 30
# PWDATA = 886f
# PSTRB = 1
# --------------------------------Active monitor @12315--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	1
# PADDR:	30
# PWDATA:	886f
# PSTRB:	01
# -------------------------Scoreboard @ 12315-------------------------
# Scoreboard writing 6f  data into memory at address 30
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @12365--------------------------------
# PRDATA:	e18d
# PREADY:	1
# PSLVERR:	0
# ---------------------Driver End of transaction @12365---------------------
# PSELx = 0
# PENABLE = 0
# ---------------------Driver in IDLE State @12365---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @12375---------------------
# PSELx = 1
# PENABLE = 0
# PWRITE= 0
# PADDR = 30
# PSTRB = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @12385---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 30
# PWDATA = d6ed
# PSTRB = 0
# --------------------------------Active monitor @12385--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	0
# PADDR:	30
# PSTRB:	00
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @12435--------------------------------
# PRDATA:	6f
# PREADY:	1
# PSLVERR:	0
# -------------------------Scoreboard @ 12435-------------------------
# Field		 Expected	Actual
# PRDATA	 6f		6f
# PSLVERR	     0		 0
# PREADY	     1		 1
# ********************************************TEST PASSED********************************************
# ---------------------Driver End of transaction @12435---------------------
# PSELx = 0
# PENABLE = 0
#####################################################################################################
# ---------------------Driver in IDLE State @12435---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @12445---------------------
# PSELx = 1
# PENABLE = 0
# PWRITE= 1
# PADDR = 29
# PWDATA = 1963
# PSTRB = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @12455---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = 29
# PWDATA = 1963
# PSTRB = 0
# --------------------------------Active monitor @12455--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	1
# PADDR:	29
# PWDATA:	1963
# PSTRB:	00
# -------------------------Scoreboard @ 12455-------------------------
# Scoreboard writing 0  data into memory at address 29
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @12505--------------------------------
# PRDATA:	6f
# PREADY:	1
# PSLVERR:	0
# ---------------------Driver End of transaction @12505---------------------
# PSELx = 0
# PENABLE = 0
# ---------------------Driver in IDLE State @12505---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @12515---------------------
# PSELx = 1
# PENABLE = 0
# PWRITE= 0
# PADDR = 29
# PSTRB = 1
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @12525---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 29
# PWDATA = dea9
# PSTRB = 1
# --------------------------------Active monitor @12525--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	0
# PADDR:	29
# PSTRB:	01
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @12575--------------------------------
# PRDATA:	0
# PREADY:	1
# PSLVERR:	0
# -------------------------Scoreboard @ 12575-------------------------
# Field		 Expected	Actual
# PRDATA	 0		0
# PSLVERR	     0		 0
# PREADY	     1		 1
# ********************************************TEST PASSED********************************************
# ---------------------Driver End of transaction @12575---------------------
# PSELx = 0
# PENABLE = 0
#####################################################################################################
# ---------------------Driver in IDLE State @12575---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @12585---------------------
# PSELx = 1
# PENABLE = 0
# PWRITE= 1
# PADDR = 36
# PWDATA = 86c0
# PSTRB = 2
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @12595---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = 36
# PWDATA = 86c0
# PSTRB = 2
# --------------------------------Active monitor @12595--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	1
# PADDR:	36
# PWDATA:	86c0
# PSTRB:	10
# -------------------------Scoreboard @ 12595-------------------------
# Scoreboard writing 8600  data into memory at address 36
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @12645--------------------------------
# PRDATA:	0
# PREADY:	1
# PSLVERR:	0
# ---------------------Driver End of transaction @12645---------------------
# PSELx = 0
# PENABLE = 0
# ---------------------Driver in IDLE State @12645---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @12655---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 36
# PSTRB = 1
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @12665---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 36
# PWDATA = 1702
# PSTRB = 1
# --------------------------------Active monitor @12665--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	0
# PADDR:	36
# PSTRB:	01
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @12715--------------------------------
# PRDATA:	8600
# PREADY:	1
# PSLVERR:	0
# -------------------------Scoreboard @ 12715-------------------------
# Field		 Expected	Actual
# PRDATA	 8600		8600
# PSLVERR	     0		 0
# PREADY	     1		 1
# ********************************************TEST PASSED********************************************
# ---------------------Driver End of transaction @12715---------------------
# PSELx = 0
# PENABLE = 0
#####################################################################################################
# ---------------------Driver in IDLE State @12715---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @12725---------------------
# PSELx = 1
# PENABLE = 0
# PWRITE= 1
# PADDR = 1b
# PWDATA = 56f
# PSTRB = 1
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @12735---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = 1b
# PWDATA = 56f
# PSTRB = 1
# --------------------------------Active monitor @12735--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	1
# PADDR:	1b
# PWDATA:	56f
# PSTRB:	01
# -------------------------Scoreboard @ 12735-------------------------
# Scoreboard writing 456f  data into memory at address 1b
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @12785--------------------------------
# PRDATA:	8600
# PREADY:	1
# PSLVERR:	0
# ---------------------Driver End of transaction @12785---------------------
# PSELx = 0
# PENABLE = 0
# ---------------------Driver in IDLE State @12785---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @12795---------------------
# PSELx = 1
# PENABLE = 0
# PWRITE= 0
# PADDR = 1b
# PSTRB = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @12805---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 1b
# PWDATA = 463b
# PSTRB = 0
# --------------------------------Active monitor @12805--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	0
# PADDR:	1b
# PSTRB:	00
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @12855--------------------------------
# PRDATA:	456f
# PREADY:	1
# PSLVERR:	0
# -------------------------Scoreboard @ 12855-------------------------
# Field		 Expected	Actual
# PRDATA	 456f		456f
# PSLVERR	     0		 0
# PREADY	     1		 1
# ********************************************TEST PASSED********************************************
# ---------------------Driver End of transaction @12855---------------------
# PSELx = 0
# PENABLE = 0
#####################################################################################################
# ---------------------Driver in IDLE State @12855---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @12865---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = 39
# PWDATA = 1c71
# PSTRB = 1
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @12875---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = 39
# PWDATA = 1c71
# PSTRB = 1
# --------------------------------Active monitor @12875--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	1
# PADDR:	39
# PWDATA:	1c71
# PSTRB:	01
# -------------------------Scoreboard @ 12875-------------------------
# Scoreboard writing 4571  data into memory at address 39
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @12925--------------------------------
# PRDATA:	456f
# PREADY:	1
# PSLVERR:	0
# ---------------------Driver End of transaction @12925---------------------
# PSELx = 0
# PENABLE = 0
# ---------------------Driver in IDLE State @12925---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @12935---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 39
# PSTRB = 1
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @12945---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 39
# PWDATA = cef9
# PSTRB = 1
# --------------------------------Active monitor @12945--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	0
# PADDR:	39
# PSTRB:	01
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @12995--------------------------------
# PRDATA:	4571
# PREADY:	1
# PSLVERR:	0
# -------------------------Scoreboard @ 12995-------------------------
# Field		 Expected	Actual
# PRDATA	 4571		4571
# PSLVERR	     0		 0
# PREADY	     1		 1
# ********************************************TEST PASSED********************************************
# ---------------------Driver End of transaction @12995---------------------
# PSELx = 0
# PENABLE = 0
#####################################################################################################
# ---------------------Driver in IDLE State @12995---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @13005---------------------
# PSELx = 1
# PENABLE = 0
# PWRITE= 1
# PADDR = 12
# PWDATA = f071
# PSTRB = 3
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @13015---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = 12
# PWDATA = f071
# PSTRB = 3
# --------------------------------Active monitor @13015--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	1
# PADDR:	12
# PWDATA:	f071
# PSTRB:	11
# -------------------------Scoreboard @ 13015-------------------------
# Scoreboard writing f071  data into memory at address 12
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @13065--------------------------------
# PRDATA:	4571
# PREADY:	1
# PSLVERR:	0
# ---------------------Driver End of transaction @13065---------------------
# PSELx = 0
# PENABLE = 0
# ---------------------Driver in IDLE State @13065---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @13075---------------------
# PSELx = 1
# PENABLE = 0
# PWRITE= 0
# PADDR = 12
# PSTRB = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @13085---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 12
# PWDATA = 5741
# PSTRB = 0
# --------------------------------Active monitor @13085--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	0
# PADDR:	12
# PSTRB:	00
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @13135--------------------------------
# PRDATA:	f071
# PREADY:	1
# PSLVERR:	0
# -------------------------Scoreboard @ 13135-------------------------
# Field		 Expected	Actual
# PRDATA	 f071		f071
# PSLVERR	     0		 0
# PREADY	     1		 1
# ********************************************TEST PASSED********************************************
# ---------------------Driver End of transaction @13135---------------------
# PSELx = 0
# PENABLE = 0
#####################################################################################################
# ---------------------Driver in IDLE State @13135---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @13145---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = e
# PWDATA = 9e22
# PSTRB = 2
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @13155---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = e
# PWDATA = 9e22
# PSTRB = 2
# --------------------------------Active monitor @13155--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	1
# PADDR:	e
# PWDATA:	9e22
# PSTRB:	10
# -------------------------Scoreboard @ 13155-------------------------
# Scoreboard writing 9e00  data into memory at address e
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @13205--------------------------------
# PRDATA:	f071
# PREADY:	1
# PSLVERR:	0
# ---------------------Driver End of transaction @13205---------------------
# PSELx = 0
# PENABLE = 0
# ---------------------Driver in IDLE State @13205---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @13215---------------------
# PSELx = 1
# PENABLE = 0
# PWRITE= 0
# PADDR = e
# PSTRB = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @13225---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = e
# PWDATA = dcca
# PSTRB = 0
# --------------------------------Active monitor @13225--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	0
# PADDR:	e
# PSTRB:	00
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @13275--------------------------------
# PRDATA:	9e00
# PREADY:	1
# PSLVERR:	0
# -------------------------Scoreboard @ 13275-------------------------
# Field		 Expected	Actual
# PRDATA	 9e00		9e00
# PSLVERR	     0		 0
# PREADY	     1		 1
# ********************************************TEST PASSED********************************************
# ---------------------Driver End of transaction @13275---------------------
# PSELx = 0
# PENABLE = 0
#####################################################################################################
# ---------------------Driver in IDLE State @13275---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @13285---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = 1e
# PWDATA = ec5f
# PSTRB = 2
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @13295---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = 1e
# PWDATA = ec5f
# PSTRB = 2
# --------------------------------Active monitor @13295--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	1
# PADDR:	1e
# PWDATA:	ec5f
# PSTRB:	10
# -------------------------Scoreboard @ 13295-------------------------
# Scoreboard writing ec00  data into memory at address 1e
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @13345--------------------------------
# PRDATA:	9e00
# PREADY:	1
# PSLVERR:	0
# ---------------------Driver End of transaction @13345---------------------
# PSELx = 0
# PENABLE = 0
# ---------------------Driver in IDLE State @13345---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @13355---------------------
# PSELx = 1
# PENABLE = 0
# PWRITE= 0
# PADDR = 1e
# PSTRB = 2
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @13365---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 1e
# PWDATA = cfb3
# PSTRB = 2
# --------------------------------Active monitor @13365--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	0
# PADDR:	1e
# PSTRB:	10
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @13415--------------------------------
# PRDATA:	ec00
# PREADY:	1
# PSLVERR:	0
# -------------------------Scoreboard @ 13415-------------------------
# Field		 Expected	Actual
# PRDATA	 ec00		ec00
# PSLVERR	     0		 0
# PREADY	     1		 1
# ********************************************TEST PASSED********************************************
# ---------------------Driver End of transaction @13415---------------------
# PSELx = 0
# PENABLE = 0
#####################################################################################################
# ---------------------Driver in IDLE State @13415---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @13425---------------------
# PSELx = 1
# PENABLE = 0
# PWRITE= 1
# PADDR = 36
# PWDATA = b5c
# PSTRB = 2
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @13435---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = 36
# PWDATA = b5c
# PSTRB = 2
# --------------------------------Active monitor @13435--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	1
# PADDR:	36
# PWDATA:	b5c
# PSTRB:	10
# -------------------------Scoreboard @ 13435-------------------------
# Scoreboard writing b00  data into memory at address 36
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @13485--------------------------------
# PRDATA:	ec00
# PREADY:	1
# PSLVERR:	0
# ---------------------Driver End of transaction @13485---------------------
# PSELx = 0
# PENABLE = 0
# ---------------------Driver in IDLE State @13485---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @13495---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 36
# PSTRB = 3
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @13505---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 36
# PWDATA = 708
# PSTRB = 3
# --------------------------------Active monitor @13505--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	0
# PADDR:	36
# PSTRB:	11
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @13555--------------------------------
# PRDATA:	b00
# PREADY:	1
# PSLVERR:	0
# -------------------------Scoreboard @ 13555-------------------------
# Field		 Expected	Actual
# PRDATA	 b00		b00
# PSLVERR	     0		 0
# PREADY	     1		 1
# ********************************************TEST PASSED********************************************
# ---------------------Driver End of transaction @13555---------------------
# PSELx = 0
# PENABLE = 0
#####################################################################################################
# ---------------------Driver in IDLE State @13555---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @13565---------------------
# PSELx = 1
# PENABLE = 0
# PWRITE= 1
# PADDR = 2e
# PWDATA = 6d
# PSTRB = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @13575---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = 2e
# PWDATA = 6d
# PSTRB = 0
# --------------------------------Active monitor @13575--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	1
# PADDR:	2e
# PWDATA:	6d
# PSTRB:	00
# -------------------------Scoreboard @ 13575-------------------------
# Scoreboard writing 0  data into memory at address 2e
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @13625--------------------------------
# PRDATA:	b00
# PREADY:	1
# PSLVERR:	0
# ---------------------Driver End of transaction @13625---------------------
# PSELx = 0
# PENABLE = 0
# ---------------------Driver in IDLE State @13625---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @13635---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 2e
# PSTRB = 1
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @13645---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 2e
# PWDATA = 4cd9
# PSTRB = 1
# --------------------------------Active monitor @13645--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	0
# PADDR:	2e
# PSTRB:	01
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @13695--------------------------------
# PRDATA:	0
# PREADY:	1
# PSLVERR:	0
# -------------------------Scoreboard @ 13695-------------------------
# Field		 Expected	Actual
# PRDATA	 0		0
# PSLVERR	     0		 0
# PREADY	     1		 1
# ********************************************TEST PASSED********************************************
# ---------------------Driver End of transaction @13695---------------------
# PSELx = 0
# PENABLE = 0
#####################################################################################################
# ---------------------Driver in IDLE State @13695---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @13705---------------------
# PSELx = 1
# PENABLE = 0
# PWRITE= 1
# PADDR = 29
# PWDATA = 3a56
# PSTRB = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @13715---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = 29
# PWDATA = 3a56
# PSTRB = 0
# --------------------------------Active monitor @13715--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	1
# PADDR:	29
# PWDATA:	3a56
# PSTRB:	00
# -------------------------Scoreboard @ 13715-------------------------
# Scoreboard writing 0  data into memory at address 29
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @13765--------------------------------
# PRDATA:	0
# PREADY:	1
# PSLVERR:	0
# ---------------------Driver End of transaction @13765---------------------
# PSELx = 0
# PENABLE = 0
# ---------------------Driver in IDLE State @13765---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @13775---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 29
# PSTRB = 3
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @13785---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 29
# PWDATA = 4c6c
# PSTRB = 3
# --------------------------------Active monitor @13785--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	0
# PADDR:	29
# PSTRB:	11
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @13835--------------------------------
# PRDATA:	0
# PREADY:	1
# PSLVERR:	0
# -------------------------Scoreboard @ 13835-------------------------
# Field		 Expected	Actual
# PRDATA	 0		0
# PSLVERR	     0		 0
# PREADY	     1		 1
# ********************************************TEST PASSED********************************************
# ---------------------Driver End of transaction @13835---------------------
# PSELx = 0
# PENABLE = 0
#####################################################################################################
# ---------------------Driver in IDLE State @13835---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @13845---------------------
# PSELx = 1
# PENABLE = 0
# PWRITE= 1
# PADDR = 29
# PWDATA = 40e
# PSTRB = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @13855---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = 29
# PWDATA = 40e
# PSTRB = 0
# --------------------------------Active monitor @13855--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	1
# PADDR:	29
# PWDATA:	40e
# PSTRB:	00
# -------------------------Scoreboard @ 13855-------------------------
# Scoreboard writing 0  data into memory at address 29
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @13905--------------------------------
# PRDATA:	0
# PREADY:	1
# PSLVERR:	0
# ---------------------Driver End of transaction @13905---------------------
# PSELx = 0
# PENABLE = 0
# ---------------------Driver in IDLE State @13905---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @13915---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 29
# PSTRB = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @13925---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 29
# PWDATA = dd94
# PSTRB = 0
# --------------------------------Active monitor @13925--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	0
# PADDR:	29
# PSTRB:	00
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @13975--------------------------------
# PRDATA:	0
# PREADY:	1
# PSLVERR:	0
# -------------------------Scoreboard @ 13975-------------------------
# Field		 Expected	Actual
# PRDATA	 0		0
# PSLVERR	     0		 0
# PREADY	     1		 1
# ********************************************TEST PASSED********************************************
# ---------------------Driver End of transaction @13975---------------------
# PSELx = 0
# PENABLE = 0
#####################################################################################################
# ---------------------Driver in IDLE State @13975---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @13985---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = 37
# PWDATA = 5d23
# PSTRB = 1
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @13995---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = 37
# PWDATA = 5d23
# PSTRB = 1
# --------------------------------Active monitor @13995--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	1
# PADDR:	37
# PWDATA:	5d23
# PSTRB:	01
# -------------------------Scoreboard @ 13995-------------------------
# Scoreboard writing 23  data into memory at address 37
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @14045--------------------------------
# PRDATA:	0
# PREADY:	1
# PSLVERR:	0
# ---------------------Driver End of transaction @14045---------------------
# PSELx = 0
# PENABLE = 0
# ---------------------Driver in IDLE State @14045---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @14055---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 37
# PSTRB = 2
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @14065---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 37
# PWDATA = ba88
# PSTRB = 2
# --------------------------------Active monitor @14065--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	0
# PADDR:	37
# PSTRB:	10
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @14115--------------------------------
# PRDATA:	23
# PREADY:	1
# PSLVERR:	0
# -------------------------Scoreboard @ 14115-------------------------
# Field		 Expected	Actual
# PRDATA	 23		23
# PSLVERR	     0		 0
# PREADY	     1		 1
# ********************************************TEST PASSED********************************************
# ---------------------Driver End of transaction @14115---------------------
# PSELx = 0
# PENABLE = 0
#####################################################################################################
# ---------------------Driver in IDLE State @14115---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @14125---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = e4
# PWDATA = ef59
# PSTRB = 2
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @14135---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = e4
# PWDATA = ef59
# PSTRB = 2
# --------------------------------Active monitor @14135--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	1
# PADDR:	e4
# PWDATA:	ef59
# PSTRB:	10
# -------------------------Scoreboard @ 14135-------------------------
# Writing to invalid address, will result in PSLVERR
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @14185--------------------------------
# PRDATA:	23
# PREADY:	1
# PSLVERR:	1
# ---------------------Driver End of transaction @14185---------------------
# PSELx = 0
# PENABLE = 0
# ---------------------Driver in IDLE State @14185---------------------
# PSELx = 0
# PENABLE = 0
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in SETUP State @14195---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = e4
# PSTRB = 3
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ---------------------Driver in ACCESS State @14205---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = e4
# PWDATA = 8d01
# PSTRB = 3
# --------------------------------Active monitor @14205--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	0
# PADDR:	e4
# PSTRB:	11
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: FSM works as intended
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# ASSERTION PASS: Signals are stable throughout the SETUP and ACCESS States
# -------------------------------- Passive monitor @14255--------------------------------
# PRDATA:	23
# PREADY:	1
# PSLVERR:	1
# -------------------------Scoreboard @ 14255-------------------------
# Field		 Expected	Actual
# PRDATA	 0		23
# PSLVERR	     1		 1
# PREADY	     1		 1
# ********************************************TEST PASSED********************************************
# ---------------------Driver End of transaction @14255---------------------
# PSELx = 0
# PENABLE = 0
#####################################################################################################
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 14255: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO apb_slv_subscriber.sv(88) @ 14255: uvm_test_top.env.subscr [apb_slv_subscriber] [Input]: Coverage --> 75.00
# UVM_INFO apb_slv_subscriber.sv(89) @ 14255: uvm_test_top.env.subscr [apb_slv_subscriber] [Output]: Coverage --> 83.33
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    6
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [apb_slv_subscriber]     2
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 14255 ns  Iteration: 68  Instance: /top
# Saving coverage database on exit...
# End time: 19:43:42 on Dec 04,2025, Elapsed time: 0:00:03
# Errors: 0, Warnings: 1
