Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FT234XD_tb_behav xil_defaultlib.FT234XD_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'en' is not connected on this instance [C:/Users/emina/OneDrive/verilog/prj_UART/prj_UART.srcs/sources_1/new/FT234XD_CTRL.v:44]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FT234XD_TX
Compiling module xil_defaultlib.FT234XD_RX
Compiling module xil_defaultlib.FT234XD_CTRL
Compiling module xil_defaultlib.FT234XD_VD
Compiling module xil_defaultlib.FT234XD_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FT234XD_tb_behav
