// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "04/23/2025 00:11:59"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module MIPSGMN (
	memwrt,
	clk,
	memtor,
	finalMux,
	regData1,
	regData2,
	saidaULA,
	sign_extend);
output 	memwrt;
input 	clk;
output 	memtor;
output 	[31:0] finalMux;
output 	[31:0] regData1;
output 	[31:0] regData2;
output 	[31:0] saidaULA;
output 	[31:0] sign_extend;

// Design Ports Information
// memwrt	=>  Location: PIN_T25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memtor	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// finalMux[31]	=>  Location: PIN_G24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// finalMux[30]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// finalMux[29]	=>  Location: PIN_C25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// finalMux[28]	=>  Location: PIN_C23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// finalMux[27]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// finalMux[26]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// finalMux[25]	=>  Location: PIN_A23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// finalMux[24]	=>  Location: PIN_H24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// finalMux[23]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// finalMux[22]	=>  Location: PIN_F24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// finalMux[21]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// finalMux[20]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// finalMux[19]	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// finalMux[18]	=>  Location: PIN_A25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// finalMux[17]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// finalMux[16]	=>  Location: PIN_A22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// finalMux[15]	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// finalMux[14]	=>  Location: PIN_G25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// finalMux[13]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// finalMux[12]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// finalMux[11]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// finalMux[10]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// finalMux[9]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// finalMux[8]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// finalMux[7]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// finalMux[6]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// finalMux[5]	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// finalMux[4]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// finalMux[3]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// finalMux[2]	=>  Location: PIN_D24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// finalMux[1]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// finalMux[0]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regData1[31]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regData1[30]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regData1[29]	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regData1[28]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regData1[27]	=>  Location: PIN_U1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regData1[26]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regData1[25]	=>  Location: PIN_H7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regData1[24]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regData1[23]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regData1[22]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regData1[21]	=>  Location: PIN_AH26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regData1[20]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regData1[19]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regData1[18]	=>  Location: PIN_R25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regData1[17]	=>  Location: PIN_K28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regData1[16]	=>  Location: PIN_K25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regData1[15]	=>  Location: PIN_AG25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regData1[14]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regData1[13]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regData1[12]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regData1[11]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regData1[10]	=>  Location: PIN_AF3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regData1[9]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regData1[8]	=>  Location: PIN_AG26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regData1[7]	=>  Location: PIN_AC5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regData1[6]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regData1[5]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regData1[4]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regData1[3]	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regData1[2]	=>  Location: PIN_AD18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regData1[1]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regData1[0]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regData2[31]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regData2[30]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regData2[29]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regData2[28]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regData2[27]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regData2[26]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regData2[25]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regData2[24]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regData2[23]	=>  Location: PIN_D20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regData2[22]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regData2[21]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regData2[20]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regData2[19]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regData2[18]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regData2[17]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regData2[16]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regData2[15]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regData2[14]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regData2[13]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regData2[12]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regData2[11]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regData2[10]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regData2[9]	=>  Location: PIN_C24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regData2[8]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regData2[7]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regData2[6]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regData2[5]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regData2[4]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regData2[3]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regData2[2]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regData2[1]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regData2[0]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaULA[31]	=>  Location: PIN_G23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaULA[30]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaULA[29]	=>  Location: PIN_D25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaULA[28]	=>  Location: PIN_D23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaULA[27]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaULA[26]	=>  Location: PIN_B25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaULA[25]	=>  Location: PIN_B23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaULA[24]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaULA[23]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaULA[22]	=>  Location: PIN_F25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaULA[21]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaULA[20]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaULA[19]	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaULA[18]	=>  Location: PIN_A26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaULA[17]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaULA[16]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaULA[15]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaULA[14]	=>  Location: PIN_G26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaULA[13]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaULA[12]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaULA[11]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaULA[10]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaULA[9]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaULA[8]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaULA[7]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaULA[6]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaULA[5]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaULA[4]	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaULA[3]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaULA[2]	=>  Location: PIN_B26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaULA[1]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saidaULA[0]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sign_extend[31]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sign_extend[30]	=>  Location: PIN_AE20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sign_extend[29]	=>  Location: PIN_AE4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sign_extend[28]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sign_extend[27]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sign_extend[26]	=>  Location: PIN_P26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sign_extend[25]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sign_extend[24]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sign_extend[23]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sign_extend[22]	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sign_extend[21]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sign_extend[20]	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sign_extend[19]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sign_extend[18]	=>  Location: PIN_M26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sign_extend[17]	=>  Location: PIN_Y12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sign_extend[16]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sign_extend[15]	=>  Location: PIN_Y5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sign_extend[14]	=>  Location: PIN_AD28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sign_extend[13]	=>  Location: PIN_P27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sign_extend[12]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sign_extend[11]	=>  Location: PIN_C26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sign_extend[10]	=>  Location: PIN_AA4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sign_extend[9]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sign_extend[8]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sign_extend[7]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sign_extend[6]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sign_extend[5]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sign_extend[4]	=>  Location: PIN_R26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sign_extend[3]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sign_extend[2]	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sign_extend[1]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sign_extend[0]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \inst2|C[20]~11_combout ;
wire \inst2|C[1]~30_combout ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \memwrt~output_o ;
wire \memtor~output_o ;
wire \finalMux[31]~output_o ;
wire \finalMux[30]~output_o ;
wire \finalMux[29]~output_o ;
wire \finalMux[28]~output_o ;
wire \finalMux[27]~output_o ;
wire \finalMux[26]~output_o ;
wire \finalMux[25]~output_o ;
wire \finalMux[24]~output_o ;
wire \finalMux[23]~output_o ;
wire \finalMux[22]~output_o ;
wire \finalMux[21]~output_o ;
wire \finalMux[20]~output_o ;
wire \finalMux[19]~output_o ;
wire \finalMux[18]~output_o ;
wire \finalMux[17]~output_o ;
wire \finalMux[16]~output_o ;
wire \finalMux[15]~output_o ;
wire \finalMux[14]~output_o ;
wire \finalMux[13]~output_o ;
wire \finalMux[12]~output_o ;
wire \finalMux[11]~output_o ;
wire \finalMux[10]~output_o ;
wire \finalMux[9]~output_o ;
wire \finalMux[8]~output_o ;
wire \finalMux[7]~output_o ;
wire \finalMux[6]~output_o ;
wire \finalMux[5]~output_o ;
wire \finalMux[4]~output_o ;
wire \finalMux[3]~output_o ;
wire \finalMux[2]~output_o ;
wire \finalMux[1]~output_o ;
wire \finalMux[0]~output_o ;
wire \regData1[31]~output_o ;
wire \regData1[30]~output_o ;
wire \regData1[29]~output_o ;
wire \regData1[28]~output_o ;
wire \regData1[27]~output_o ;
wire \regData1[26]~output_o ;
wire \regData1[25]~output_o ;
wire \regData1[24]~output_o ;
wire \regData1[23]~output_o ;
wire \regData1[22]~output_o ;
wire \regData1[21]~output_o ;
wire \regData1[20]~output_o ;
wire \regData1[19]~output_o ;
wire \regData1[18]~output_o ;
wire \regData1[17]~output_o ;
wire \regData1[16]~output_o ;
wire \regData1[15]~output_o ;
wire \regData1[14]~output_o ;
wire \regData1[13]~output_o ;
wire \regData1[12]~output_o ;
wire \regData1[11]~output_o ;
wire \regData1[10]~output_o ;
wire \regData1[9]~output_o ;
wire \regData1[8]~output_o ;
wire \regData1[7]~output_o ;
wire \regData1[6]~output_o ;
wire \regData1[5]~output_o ;
wire \regData1[4]~output_o ;
wire \regData1[3]~output_o ;
wire \regData1[2]~output_o ;
wire \regData1[1]~output_o ;
wire \regData1[0]~output_o ;
wire \regData2[31]~output_o ;
wire \regData2[30]~output_o ;
wire \regData2[29]~output_o ;
wire \regData2[28]~output_o ;
wire \regData2[27]~output_o ;
wire \regData2[26]~output_o ;
wire \regData2[25]~output_o ;
wire \regData2[24]~output_o ;
wire \regData2[23]~output_o ;
wire \regData2[22]~output_o ;
wire \regData2[21]~output_o ;
wire \regData2[20]~output_o ;
wire \regData2[19]~output_o ;
wire \regData2[18]~output_o ;
wire \regData2[17]~output_o ;
wire \regData2[16]~output_o ;
wire \regData2[15]~output_o ;
wire \regData2[14]~output_o ;
wire \regData2[13]~output_o ;
wire \regData2[12]~output_o ;
wire \regData2[11]~output_o ;
wire \regData2[10]~output_o ;
wire \regData2[9]~output_o ;
wire \regData2[8]~output_o ;
wire \regData2[7]~output_o ;
wire \regData2[6]~output_o ;
wire \regData2[5]~output_o ;
wire \regData2[4]~output_o ;
wire \regData2[3]~output_o ;
wire \regData2[2]~output_o ;
wire \regData2[1]~output_o ;
wire \regData2[0]~output_o ;
wire \saidaULA[31]~output_o ;
wire \saidaULA[30]~output_o ;
wire \saidaULA[29]~output_o ;
wire \saidaULA[28]~output_o ;
wire \saidaULA[27]~output_o ;
wire \saidaULA[26]~output_o ;
wire \saidaULA[25]~output_o ;
wire \saidaULA[24]~output_o ;
wire \saidaULA[23]~output_o ;
wire \saidaULA[22]~output_o ;
wire \saidaULA[21]~output_o ;
wire \saidaULA[20]~output_o ;
wire \saidaULA[19]~output_o ;
wire \saidaULA[18]~output_o ;
wire \saidaULA[17]~output_o ;
wire \saidaULA[16]~output_o ;
wire \saidaULA[15]~output_o ;
wire \saidaULA[14]~output_o ;
wire \saidaULA[13]~output_o ;
wire \saidaULA[12]~output_o ;
wire \saidaULA[11]~output_o ;
wire \saidaULA[10]~output_o ;
wire \saidaULA[9]~output_o ;
wire \saidaULA[8]~output_o ;
wire \saidaULA[7]~output_o ;
wire \saidaULA[6]~output_o ;
wire \saidaULA[5]~output_o ;
wire \saidaULA[4]~output_o ;
wire \saidaULA[3]~output_o ;
wire \saidaULA[2]~output_o ;
wire \saidaULA[1]~output_o ;
wire \saidaULA[0]~output_o ;
wire \sign_extend[31]~output_o ;
wire \sign_extend[30]~output_o ;
wire \sign_extend[29]~output_o ;
wire \sign_extend[28]~output_o ;
wire \sign_extend[27]~output_o ;
wire \sign_extend[26]~output_o ;
wire \sign_extend[25]~output_o ;
wire \sign_extend[24]~output_o ;
wire \sign_extend[23]~output_o ;
wire \sign_extend[22]~output_o ;
wire \sign_extend[21]~output_o ;
wire \sign_extend[20]~output_o ;
wire \sign_extend[19]~output_o ;
wire \sign_extend[18]~output_o ;
wire \sign_extend[17]~output_o ;
wire \sign_extend[16]~output_o ;
wire \sign_extend[15]~output_o ;
wire \sign_extend[14]~output_o ;
wire \sign_extend[13]~output_o ;
wire \sign_extend[12]~output_o ;
wire \sign_extend[11]~output_o ;
wire \sign_extend[10]~output_o ;
wire \sign_extend[9]~output_o ;
wire \sign_extend[8]~output_o ;
wire \sign_extend[7]~output_o ;
wire \sign_extend[6]~output_o ;
wire \sign_extend[5]~output_o ;
wire \sign_extend[4]~output_o ;
wire \sign_extend[3]~output_o ;
wire \sign_extend[2]~output_o ;
wire \sign_extend[1]~output_o ;
wire \sign_extend[0]~output_o ;
wire \inst10|Add0~0_combout ;
wire \inst10|Add0~5 ;
wire \inst10|Add0~6_combout ;
wire \inst10|Add0~7 ;
wire \inst10|Add0~8_combout ;
wire \inst10|Add0~9 ;
wire \inst10|Add0~10_combout ;
wire \inst10|Add0~11 ;
wire \inst10|Add0~12_combout ;
wire \inst10|Add0~13 ;
wire \inst10|Add0~14_combout ;
wire \inst16|mem~0_combout ;
wire \inst16|mem~3_combout ;
wire \inst7|C[2]~0_combout ;
wire \inst16|mem~1_combout ;
wire \inst10|Add0~1 ;
wire \inst10|Add0~2_combout ;
wire \inst7|C[3]~1_combout ;
wire \inst10|Add0~3 ;
wire \inst10|Add0~4_combout ;
wire \inst16|mem~2_combout ;
wire \inst30|inst2|Mux3~2_combout ;
wire \inst2|C[31]~0_combout ;
wire \inst4|Add0~0_combout ;
wire \inst4|Add0~2_combout ;
wire \inst2|C[30]~1_combout ;
wire \inst4|Add0~3_combout ;
wire \inst4|Add0~5_combout ;
wire \inst|registradores~1096_combout ;
wire \inst|registradores~419_q ;
wire \inst2|C[29]~2_combout ;
wire \inst4|Add0~6_combout ;
wire \inst4|Add0~8_combout ;
wire \inst|registradores~418_q ;
wire \inst2|C[28]~3_combout ;
wire \inst4|Add0~9_combout ;
wire \inst4|Add0~11_combout ;
wire \inst|registradores~417_q ;
wire \inst2|C[27]~4_combout ;
wire \inst4|Add0~12_combout ;
wire \inst4|Add0~14_combout ;
wire \inst|registradores~416_q ;
wire \inst2|C[26]~5_combout ;
wire \inst4|Add0~15_combout ;
wire \inst4|Add0~17_combout ;
wire \inst|registradores~415_q ;
wire \inst2|C[25]~6_combout ;
wire \inst4|Add0~18_combout ;
wire \inst4|Add0~20_combout ;
wire \inst|registradores~414_q ;
wire \inst2|C[24]~7_combout ;
wire \inst4|Add0~21_combout ;
wire \inst4|Add0~23_combout ;
wire \inst|registradores~413_q ;
wire \inst2|C[23]~8_combout ;
wire \inst4|Add0~24_combout ;
wire \inst4|Add0~26_combout ;
wire \inst|registradores~412_q ;
wire \inst2|C[22]~9_combout ;
wire \inst4|Add0~27_combout ;
wire \inst4|Add0~29_combout ;
wire \inst|registradores~411_q ;
wire \inst2|C[21]~10_combout ;
wire \inst4|Add0~30_combout ;
wire \inst4|Add0~32_combout ;
wire \inst4|Add0~33_combout ;
wire \inst4|Add0~35_combout ;
wire \inst2|C[19]~12_combout ;
wire \inst4|Add0~36_combout ;
wire \inst4|Add0~38_combout ;
wire \inst|registradores~408_q ;
wire \inst2|C[18]~13_combout ;
wire \inst4|Add0~39_combout ;
wire \inst4|Add0~41_combout ;
wire \inst|registradores~407_q ;
wire \inst2|C[17]~14_combout ;
wire \inst4|Add0~42_combout ;
wire \inst4|Add0~44_combout ;
wire \inst|registradores~406_q ;
wire \inst2|C[16]~15_combout ;
wire \inst4|Add0~45_combout ;
wire \inst4|Add0~47_combout ;
wire \inst|registradores~405_q ;
wire \inst2|C[15]~16_combout ;
wire \inst4|Add0~48_combout ;
wire \inst4|Add0~50_combout ;
wire \inst2|C[14]~17_combout ;
wire \inst4|Add0~51_combout ;
wire \inst4|Add0~53_combout ;
wire \inst2|C[13]~18_combout ;
wire \inst4|Add0~54_combout ;
wire \inst4|Add0~56_combout ;
wire \inst4|Add0~57_combout ;
wire \inst4|Add0~59_combout ;
wire \inst|registradores~401_q ;
wire \inst2|C[11]~20_combout ;
wire \inst4|Add0~60_combout ;
wire \inst4|Add0~62_combout ;
wire \inst|registradores~400_q ;
wire \inst2|C[10]~21_combout ;
wire \inst4|Add0~63_combout ;
wire \inst4|Add0~65_combout ;
wire \inst2|C[9]~22_combout ;
wire \inst4|Add0~66_combout ;
wire \inst4|Add0~68_combout ;
wire \inst2|C[8]~23_combout ;
wire \inst4|Add0~69_combout ;
wire \inst4|Add0~71_combout ;
wire \inst2|C[7]~24_combout ;
wire \inst4|Add0~72_combout ;
wire \inst4|Add0~74_combout ;
wire \inst|registradores~396_q ;
wire \inst2|C[6]~25_combout ;
wire \inst4|Add0~75_combout ;
wire \inst4|Add0~77_combout ;
wire \inst2|C[5]~26_combout ;
wire \inst4|Add0~78_combout ;
wire \inst4|Add0~80_combout ;
wire \inst|registradores~394_q ;
wire \inst2|C[4]~27_combout ;
wire \inst4|Add0~81_combout ;
wire \inst4|Add0~83_combout ;
wire \inst2|C[3]~28_combout ;
wire \inst4|Add0~84_combout ;
wire \inst4|Add0~86_combout ;
wire \inst2|C[2]~29_combout ;
wire \inst4|Add0~87_combout ;
wire \inst4|Add0~89_combout ;
wire \inst4|Add0~90_combout ;
wire \inst4|Add0~92_combout ;
wire \inst30|inst2|Mux0~0_combout ;
wire \inst2|C[12]~19_combout ;
wire \inst4|LessThan0~1_cout ;
wire \inst4|LessThan0~3_cout ;
wire \inst4|LessThan0~5_cout ;
wire \inst4|LessThan0~7_cout ;
wire \inst4|LessThan0~9_cout ;
wire \inst4|LessThan0~11_cout ;
wire \inst4|LessThan0~13_cout ;
wire \inst4|LessThan0~15_cout ;
wire \inst4|LessThan0~17_cout ;
wire \inst4|LessThan0~19_cout ;
wire \inst4|LessThan0~21_cout ;
wire \inst4|LessThan0~23_cout ;
wire \inst4|LessThan0~25_cout ;
wire \inst4|LessThan0~27_cout ;
wire \inst4|LessThan0~29_cout ;
wire \inst4|LessThan0~31_cout ;
wire \inst4|LessThan0~33_cout ;
wire \inst4|LessThan0~35_cout ;
wire \inst4|LessThan0~37_cout ;
wire \inst4|LessThan0~39_cout ;
wire \inst4|LessThan0~41_cout ;
wire \inst4|LessThan0~43_cout ;
wire \inst4|LessThan0~45_cout ;
wire \inst4|LessThan0~47_cout ;
wire \inst4|LessThan0~49_cout ;
wire \inst4|LessThan0~51_cout ;
wire \inst4|LessThan0~53_cout ;
wire \inst4|LessThan0~55_cout ;
wire \inst4|LessThan0~57_cout ;
wire \inst4|LessThan0~59_cout ;
wire \inst4|LessThan0~61_cout ;
wire \inst4|LessThan0~62_combout ;
wire \inst2|C[0]~31_combout ;
wire \inst2|C[0]~32_combout ;
wire \inst4|Add0~93_combout ;
wire \inst|registradores~421_q ;
wire \inst|registradores~1064_combout ;
wire \inst|registradores~420_q ;
wire \inst|registradores~1065_combout ;
wire \inst|registradores~1066_combout ;
wire \inst|registradores~1067_combout ;
wire \inst|registradores~1068_combout ;
wire \inst|registradores~1069_combout ;
wire \inst|registradores~1070_combout ;
wire \inst|registradores~1071_combout ;
wire \inst|registradores~1072_combout ;
wire \inst|registradores~1073_combout ;
wire \inst|registradores~1074_combout ;
wire \inst|registradores~410_q ;
wire \inst|registradores~1075_combout ;
wire \inst|registradores~409_q ;
wire \inst|registradores~1076_combout ;
wire \inst|registradores~1077_combout ;
wire \inst|registradores~1078_combout ;
wire \inst|registradores~1079_combout ;
wire \inst|registradores~1080_combout ;
wire \inst|registradores~404_q ;
wire \inst|registradores~1081_combout ;
wire \inst|registradores~403_q ;
wire \inst|registradores~1082_combout ;
wire \inst|registradores~402_q ;
wire \inst|registradores~1083_combout ;
wire \inst|registradores~1084_combout ;
wire \inst|registradores~1085_combout ;
wire \inst|registradores~399_q ;
wire \inst|registradores~1086_combout ;
wire \inst|registradores~398_q ;
wire \inst|registradores~1087_combout ;
wire \inst|registradores~397_q ;
wire \inst|registradores~1088_combout ;
wire \inst|registradores~1089_combout ;
wire \inst|registradores~395_q ;
wire \inst|registradores~1090_combout ;
wire \inst|registradores~1091_combout ;
wire \inst|registradores~393_q ;
wire \inst|registradores~1092_combout ;
wire \inst|registradores~392_q ;
wire \inst|registradores~1093_combout ;
wire \inst|registradores~391_q ;
wire \inst|registradores~1094_combout ;
wire \inst|registradores~390_q ;
wire \inst|registradores~1095_combout ;
wire \inst16|mem~4_combout ;
wire \inst16|mem~5_combout ;
wire [31:0] \inst19|PC_reg ;


// Location: LCCOMB_X73_Y69_N22
cycloneive_lcell_comb \inst2|C[20]~11 (
// Equation(s):
// \inst2|C[20]~11_combout  = (\inst16|mem~3_combout  & (\inst|registradores~410_q  & (\inst16|mem~1_combout  & !\inst19|PC_reg [3])))

	.dataa(\inst16|mem~3_combout ),
	.datab(\inst|registradores~410_q ),
	.datac(\inst16|mem~1_combout ),
	.datad(\inst19|PC_reg [3]),
	.cin(gnd),
	.combout(\inst2|C[20]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|C[20]~11 .lut_mask = 16'h0080;
defparam \inst2|C[20]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y70_N10
cycloneive_lcell_comb \inst2|C[1]~30 (
// Equation(s):
// \inst2|C[1]~30_combout  = (\inst16|mem~1_combout  & ((\inst19|PC_reg [3] & ((\inst16|mem~3_combout ))) # (!\inst19|PC_reg [3] & ((\inst|registradores~391_q ) # (!\inst16|mem~3_combout )))))

	.dataa(\inst|registradores~391_q ),
	.datab(\inst16|mem~1_combout ),
	.datac(\inst19|PC_reg [3]),
	.datad(\inst16|mem~3_combout ),
	.cin(gnd),
	.combout(\inst2|C[1]~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|C[1]~30 .lut_mask = 16'hC80C;
defparam \inst2|C[1]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOOBUF_X115_Y31_N2
cycloneive_io_obuf \memwrt~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memwrt~output_o ),
	.obar());
// synopsys translate_off
defparam \memwrt~output .bus_hold = "false";
defparam \memwrt~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N23
cycloneive_io_obuf \memtor~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memtor~output_o ),
	.obar());
// synopsys translate_off
defparam \memtor~output .bus_hold = "false";
defparam \memtor~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N23
cycloneive_io_obuf \finalMux[31]~output (
	.i(\inst4|Add0~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\finalMux[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \finalMux[31]~output .bus_hold = "false";
defparam \finalMux[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N9
cycloneive_io_obuf \finalMux[30]~output (
	.i(\inst4|Add0~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\finalMux[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \finalMux[30]~output .bus_hold = "false";
defparam \finalMux[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y73_N9
cycloneive_io_obuf \finalMux[29]~output (
	.i(\inst4|Add0~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\finalMux[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \finalMux[29]~output .bus_hold = "false";
defparam \finalMux[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y73_N23
cycloneive_io_obuf \finalMux[28]~output (
	.i(\inst4|Add0~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\finalMux[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \finalMux[28]~output .bus_hold = "false";
defparam \finalMux[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N2
cycloneive_io_obuf \finalMux[27]~output (
	.i(\inst4|Add0~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\finalMux[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \finalMux[27]~output .bus_hold = "false";
defparam \finalMux[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N9
cycloneive_io_obuf \finalMux[26]~output (
	.i(\inst4|Add0~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\finalMux[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \finalMux[26]~output .bus_hold = "false";
defparam \finalMux[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y73_N2
cycloneive_io_obuf \finalMux[25]~output (
	.i(\inst4|Add0~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\finalMux[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \finalMux[25]~output .bus_hold = "false";
defparam \finalMux[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y65_N23
cycloneive_io_obuf \finalMux[24]~output (
	.i(\inst4|Add0~23_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\finalMux[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \finalMux[24]~output .bus_hold = "false";
defparam \finalMux[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N2
cycloneive_io_obuf \finalMux[23]~output (
	.i(\inst4|Add0~26_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\finalMux[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \finalMux[23]~output .bus_hold = "false";
defparam \finalMux[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y68_N16
cycloneive_io_obuf \finalMux[22]~output (
	.i(\inst4|Add0~29_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\finalMux[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \finalMux[22]~output .bus_hold = "false";
defparam \finalMux[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y73_N23
cycloneive_io_obuf \finalMux[21]~output (
	.i(\inst4|Add0~32_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\finalMux[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \finalMux[21]~output .bus_hold = "false";
defparam \finalMux[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N9
cycloneive_io_obuf \finalMux[20]~output (
	.i(\inst4|Add0~35_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\finalMux[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \finalMux[20]~output .bus_hold = "false";
defparam \finalMux[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y64_N9
cycloneive_io_obuf \finalMux[19]~output (
	.i(\inst4|Add0~38_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\finalMux[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \finalMux[19]~output .bus_hold = "false";
defparam \finalMux[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X109_Y73_N9
cycloneive_io_obuf \finalMux[18]~output (
	.i(\inst4|Add0~41_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\finalMux[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \finalMux[18]~output .bus_hold = "false";
defparam \finalMux[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N2
cycloneive_io_obuf \finalMux[17]~output (
	.i(\inst4|Add0~44_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\finalMux[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \finalMux[17]~output .bus_hold = "false";
defparam \finalMux[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y73_N9
cycloneive_io_obuf \finalMux[16]~output (
	.i(\inst4|Add0~47_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\finalMux[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \finalMux[16]~output .bus_hold = "false";
defparam \finalMux[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y73_N23
cycloneive_io_obuf \finalMux[15]~output (
	.i(\inst4|Add0~50_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\finalMux[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \finalMux[15]~output .bus_hold = "false";
defparam \finalMux[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y66_N16
cycloneive_io_obuf \finalMux[14]~output (
	.i(\inst4|Add0~53_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\finalMux[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \finalMux[14]~output .bus_hold = "false";
defparam \finalMux[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N16
cycloneive_io_obuf \finalMux[13]~output (
	.i(\inst4|Add0~56_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\finalMux[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \finalMux[13]~output .bus_hold = "false";
defparam \finalMux[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N16
cycloneive_io_obuf \finalMux[12]~output (
	.i(\inst4|Add0~59_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\finalMux[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \finalMux[12]~output .bus_hold = "false";
defparam \finalMux[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y73_N2
cycloneive_io_obuf \finalMux[11]~output (
	.i(\inst4|Add0~62_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\finalMux[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \finalMux[11]~output .bus_hold = "false";
defparam \finalMux[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N9
cycloneive_io_obuf \finalMux[10]~output (
	.i(\inst4|Add0~65_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\finalMux[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \finalMux[10]~output .bus_hold = "false";
defparam \finalMux[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N23
cycloneive_io_obuf \finalMux[9]~output (
	.i(\inst4|Add0~68_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\finalMux[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \finalMux[9]~output .bus_hold = "false";
defparam \finalMux[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N23
cycloneive_io_obuf \finalMux[8]~output (
	.i(\inst4|Add0~71_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\finalMux[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \finalMux[8]~output .bus_hold = "false";
defparam \finalMux[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N2
cycloneive_io_obuf \finalMux[7]~output (
	.i(\inst4|Add0~74_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\finalMux[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \finalMux[7]~output .bus_hold = "false";
defparam \finalMux[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N9
cycloneive_io_obuf \finalMux[6]~output (
	.i(\inst4|Add0~77_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\finalMux[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \finalMux[6]~output .bus_hold = "false";
defparam \finalMux[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y73_N2
cycloneive_io_obuf \finalMux[5]~output (
	.i(\inst4|Add0~80_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\finalMux[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \finalMux[5]~output .bus_hold = "false";
defparam \finalMux[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N2
cycloneive_io_obuf \finalMux[4]~output (
	.i(\inst4|Add0~83_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\finalMux[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \finalMux[4]~output .bus_hold = "false";
defparam \finalMux[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N23
cycloneive_io_obuf \finalMux[3]~output (
	.i(\inst4|Add0~86_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\finalMux[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \finalMux[3]~output .bus_hold = "false";
defparam \finalMux[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y73_N23
cycloneive_io_obuf \finalMux[2]~output (
	.i(\inst4|Add0~89_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\finalMux[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \finalMux[2]~output .bus_hold = "false";
defparam \finalMux[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y73_N16
cycloneive_io_obuf \finalMux[1]~output (
	.i(\inst4|Add0~92_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\finalMux[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \finalMux[1]~output .bus_hold = "false";
defparam \finalMux[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N9
cycloneive_io_obuf \finalMux[0]~output (
	.i(\inst4|Add0~93_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\finalMux[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \finalMux[0]~output .bus_hold = "false";
defparam \finalMux[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N23
cycloneive_io_obuf \regData1[31]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regData1[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \regData1[31]~output .bus_hold = "false";
defparam \regData1[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N16
cycloneive_io_obuf \regData1[30]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regData1[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \regData1[30]~output .bus_hold = "false";
defparam \regData1[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y0_N23
cycloneive_io_obuf \regData1[29]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regData1[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \regData1[29]~output .bus_hold = "false";
defparam \regData1[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y21_N16
cycloneive_io_obuf \regData1[28]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regData1[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \regData1[28]~output .bus_hold = "false";
defparam \regData1[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N9
cycloneive_io_obuf \regData1[27]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regData1[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \regData1[27]~output .bus_hold = "false";
defparam \regData1[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y73_N16
cycloneive_io_obuf \regData1[26]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regData1[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \regData1[26]~output .bus_hold = "false";
defparam \regData1[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y68_N16
cycloneive_io_obuf \regData1[25]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regData1[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \regData1[25]~output .bus_hold = "false";
defparam \regData1[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N9
cycloneive_io_obuf \regData1[24]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regData1[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \regData1[24]~output .bus_hold = "false";
defparam \regData1[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N2
cycloneive_io_obuf \regData1[23]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regData1[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \regData1[23]~output .bus_hold = "false";
defparam \regData1[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y18_N2
cycloneive_io_obuf \regData1[22]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regData1[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \regData1[22]~output .bus_hold = "false";
defparam \regData1[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y0_N2
cycloneive_io_obuf \regData1[21]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regData1[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \regData1[21]~output .bus_hold = "false";
defparam \regData1[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N2
cycloneive_io_obuf \regData1[20]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regData1[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \regData1[20]~output .bus_hold = "false";
defparam \regData1[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N16
cycloneive_io_obuf \regData1[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regData1[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \regData1[19]~output .bus_hold = "false";
defparam \regData1[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y33_N2
cycloneive_io_obuf \regData1[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regData1[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \regData1[18]~output .bus_hold = "false";
defparam \regData1[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y49_N2
cycloneive_io_obuf \regData1[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regData1[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \regData1[17]~output .bus_hold = "false";
defparam \regData1[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y55_N16
cycloneive_io_obuf \regData1[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regData1[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \regData1[16]~output .bus_hold = "false";
defparam \regData1[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X91_Y0_N23
cycloneive_io_obuf \regData1[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regData1[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \regData1[15]~output .bus_hold = "false";
defparam \regData1[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N2
cycloneive_io_obuf \regData1[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regData1[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \regData1[14]~output .bus_hold = "false";
defparam \regData1[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y40_N9
cycloneive_io_obuf \regData1[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regData1[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \regData1[13]~output .bus_hold = "false";
defparam \regData1[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N16
cycloneive_io_obuf \regData1[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regData1[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \regData1[12]~output .bus_hold = "false";
defparam \regData1[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cycloneive_io_obuf \regData1[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regData1[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \regData1[11]~output .bus_hold = "false";
defparam \regData1[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N23
cycloneive_io_obuf \regData1[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regData1[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \regData1[10]~output .bus_hold = "false";
defparam \regData1[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y0_N16
cycloneive_io_obuf \regData1[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regData1[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \regData1[9]~output .bus_hold = "false";
defparam \regData1[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y0_N9
cycloneive_io_obuf \regData1[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regData1[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \regData1[8]~output .bus_hold = "false";
defparam \regData1[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N16
cycloneive_io_obuf \regData1[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regData1[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \regData1[7]~output .bus_hold = "false";
defparam \regData1[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N9
cycloneive_io_obuf \regData1[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regData1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \regData1[6]~output .bus_hold = "false";
defparam \regData1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y35_N23
cycloneive_io_obuf \regData1[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regData1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \regData1[5]~output .bus_hold = "false";
defparam \regData1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N2
cycloneive_io_obuf \regData1[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regData1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \regData1[4]~output .bus_hold = "false";
defparam \regData1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N16
cycloneive_io_obuf \regData1[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regData1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \regData1[3]~output .bus_hold = "false";
defparam \regData1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N9
cycloneive_io_obuf \regData1[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regData1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \regData1[2]~output .bus_hold = "false";
defparam \regData1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N16
cycloneive_io_obuf \regData1[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regData1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \regData1[1]~output .bus_hold = "false";
defparam \regData1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y42_N16
cycloneive_io_obuf \regData1[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regData1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \regData1[0]~output .bus_hold = "false";
defparam \regData1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N16
cycloneive_io_obuf \regData2[31]~output (
	.i(\inst|registradores~1064_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regData2[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \regData2[31]~output .bus_hold = "false";
defparam \regData2[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \regData2[30]~output (
	.i(\inst|registradores~1065_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regData2[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \regData2[30]~output .bus_hold = "false";
defparam \regData2[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N9
cycloneive_io_obuf \regData2[29]~output (
	.i(\inst|registradores~1066_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regData2[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \regData2[29]~output .bus_hold = "false";
defparam \regData2[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N9
cycloneive_io_obuf \regData2[28]~output (
	.i(\inst|registradores~1067_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regData2[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \regData2[28]~output .bus_hold = "false";
defparam \regData2[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N16
cycloneive_io_obuf \regData2[27]~output (
	.i(\inst|registradores~1068_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regData2[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \regData2[27]~output .bus_hold = "false";
defparam \regData2[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N16
cycloneive_io_obuf \regData2[26]~output (
	.i(\inst|registradores~1069_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regData2[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \regData2[26]~output .bus_hold = "false";
defparam \regData2[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N2
cycloneive_io_obuf \regData2[25]~output (
	.i(\inst|registradores~1070_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regData2[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \regData2[25]~output .bus_hold = "false";
defparam \regData2[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N9
cycloneive_io_obuf \regData2[24]~output (
	.i(\inst|registradores~1071_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regData2[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \regData2[24]~output .bus_hold = "false";
defparam \regData2[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N16
cycloneive_io_obuf \regData2[23]~output (
	.i(\inst|registradores~1072_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regData2[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \regData2[23]~output .bus_hold = "false";
defparam \regData2[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N23
cycloneive_io_obuf \regData2[22]~output (
	.i(\inst|registradores~1073_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regData2[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \regData2[22]~output .bus_hold = "false";
defparam \regData2[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \regData2[21]~output (
	.i(\inst|registradores~1074_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regData2[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \regData2[21]~output .bus_hold = "false";
defparam \regData2[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N2
cycloneive_io_obuf \regData2[20]~output (
	.i(\inst|registradores~1075_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regData2[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \regData2[20]~output .bus_hold = "false";
defparam \regData2[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N2
cycloneive_io_obuf \regData2[19]~output (
	.i(\inst|registradores~1076_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regData2[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \regData2[19]~output .bus_hold = "false";
defparam \regData2[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N2
cycloneive_io_obuf \regData2[18]~output (
	.i(\inst|registradores~1077_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regData2[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \regData2[18]~output .bus_hold = "false";
defparam \regData2[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \regData2[17]~output (
	.i(\inst|registradores~1078_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regData2[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \regData2[17]~output .bus_hold = "false";
defparam \regData2[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N23
cycloneive_io_obuf \regData2[16]~output (
	.i(\inst|registradores~1079_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regData2[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \regData2[16]~output .bus_hold = "false";
defparam \regData2[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N23
cycloneive_io_obuf \regData2[15]~output (
	.i(\inst|registradores~1080_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regData2[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \regData2[15]~output .bus_hold = "false";
defparam \regData2[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y73_N9
cycloneive_io_obuf \regData2[14]~output (
	.i(\inst|registradores~1081_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regData2[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \regData2[14]~output .bus_hold = "false";
defparam \regData2[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N2
cycloneive_io_obuf \regData2[13]~output (
	.i(\inst|registradores~1082_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regData2[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \regData2[13]~output .bus_hold = "false";
defparam \regData2[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y73_N2
cycloneive_io_obuf \regData2[12]~output (
	.i(\inst|registradores~1083_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regData2[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \regData2[12]~output .bus_hold = "false";
defparam \regData2[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N9
cycloneive_io_obuf \regData2[11]~output (
	.i(\inst|registradores~1084_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regData2[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \regData2[11]~output .bus_hold = "false";
defparam \regData2[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N16
cycloneive_io_obuf \regData2[10]~output (
	.i(\inst|registradores~1085_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regData2[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \regData2[10]~output .bus_hold = "false";
defparam \regData2[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y73_N16
cycloneive_io_obuf \regData2[9]~output (
	.i(\inst|registradores~1086_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regData2[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \regData2[9]~output .bus_hold = "false";
defparam \regData2[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N16
cycloneive_io_obuf \regData2[8]~output (
	.i(\inst|registradores~1087_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regData2[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \regData2[8]~output .bus_hold = "false";
defparam \regData2[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N9
cycloneive_io_obuf \regData2[7]~output (
	.i(\inst|registradores~1088_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regData2[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \regData2[7]~output .bus_hold = "false";
defparam \regData2[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N2
cycloneive_io_obuf \regData2[6]~output (
	.i(\inst|registradores~1089_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regData2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \regData2[6]~output .bus_hold = "false";
defparam \regData2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N23
cycloneive_io_obuf \regData2[5]~output (
	.i(\inst|registradores~1090_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regData2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \regData2[5]~output .bus_hold = "false";
defparam \regData2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N16
cycloneive_io_obuf \regData2[4]~output (
	.i(\inst|registradores~1091_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regData2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \regData2[4]~output .bus_hold = "false";
defparam \regData2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N2
cycloneive_io_obuf \regData2[3]~output (
	.i(\inst|registradores~1092_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regData2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \regData2[3]~output .bus_hold = "false";
defparam \regData2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N9
cycloneive_io_obuf \regData2[2]~output (
	.i(\inst|registradores~1093_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regData2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \regData2[2]~output .bus_hold = "false";
defparam \regData2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N23
cycloneive_io_obuf \regData2[1]~output (
	.i(\inst|registradores~1094_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regData2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \regData2[1]~output .bus_hold = "false";
defparam \regData2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N16
cycloneive_io_obuf \regData2[0]~output (
	.i(\inst|registradores~1095_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regData2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \regData2[0]~output .bus_hold = "false";
defparam \regData2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N16
cycloneive_io_obuf \saidaULA[31]~output (
	.i(\inst4|Add0~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaULA[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaULA[31]~output .bus_hold = "false";
defparam \saidaULA[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N2
cycloneive_io_obuf \saidaULA[30]~output (
	.i(\inst4|Add0~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaULA[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaULA[30]~output .bus_hold = "false";
defparam \saidaULA[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y73_N2
cycloneive_io_obuf \saidaULA[29]~output (
	.i(\inst4|Add0~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaULA[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaULA[29]~output .bus_hold = "false";
defparam \saidaULA[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y73_N16
cycloneive_io_obuf \saidaULA[28]~output (
	.i(\inst4|Add0~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaULA[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaULA[28]~output .bus_hold = "false";
defparam \saidaULA[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N9
cycloneive_io_obuf \saidaULA[27]~output (
	.i(\inst4|Add0~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaULA[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaULA[27]~output .bus_hold = "false";
defparam \saidaULA[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N2
cycloneive_io_obuf \saidaULA[26]~output (
	.i(\inst4|Add0~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaULA[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaULA[26]~output .bus_hold = "false";
defparam \saidaULA[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y73_N9
cycloneive_io_obuf \saidaULA[25]~output (
	.i(\inst4|Add0~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaULA[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaULA[25]~output .bus_hold = "false";
defparam \saidaULA[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y67_N16
cycloneive_io_obuf \saidaULA[24]~output (
	.i(\inst4|Add0~23_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaULA[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaULA[24]~output .bus_hold = "false";
defparam \saidaULA[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N16
cycloneive_io_obuf \saidaULA[23]~output (
	.i(\inst4|Add0~26_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaULA[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaULA[23]~output .bus_hold = "false";
defparam \saidaULA[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y68_N23
cycloneive_io_obuf \saidaULA[22]~output (
	.i(\inst4|Add0~29_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaULA[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaULA[22]~output .bus_hold = "false";
defparam \saidaULA[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y73_N16
cycloneive_io_obuf \saidaULA[21]~output (
	.i(\inst4|Add0~32_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaULA[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaULA[21]~output .bus_hold = "false";
defparam \saidaULA[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N2
cycloneive_io_obuf \saidaULA[20]~output (
	.i(\inst4|Add0~35_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaULA[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaULA[20]~output .bus_hold = "false";
defparam \saidaULA[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y64_N2
cycloneive_io_obuf \saidaULA[19]~output (
	.i(\inst4|Add0~38_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaULA[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaULA[19]~output .bus_hold = "false";
defparam \saidaULA[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X109_Y73_N2
cycloneive_io_obuf \saidaULA[18]~output (
	.i(\inst4|Add0~41_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaULA[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaULA[18]~output .bus_hold = "false";
defparam \saidaULA[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N9
cycloneive_io_obuf \saidaULA[17]~output (
	.i(\inst4|Add0~44_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaULA[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaULA[17]~output .bus_hold = "false";
defparam \saidaULA[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X91_Y73_N16
cycloneive_io_obuf \saidaULA[16]~output (
	.i(\inst4|Add0~47_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaULA[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaULA[16]~output .bus_hold = "false";
defparam \saidaULA[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y73_N16
cycloneive_io_obuf \saidaULA[15]~output (
	.i(\inst4|Add0~50_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaULA[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaULA[15]~output .bus_hold = "false";
defparam \saidaULA[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y66_N23
cycloneive_io_obuf \saidaULA[14]~output (
	.i(\inst4|Add0~53_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaULA[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaULA[14]~output .bus_hold = "false";
defparam \saidaULA[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N23
cycloneive_io_obuf \saidaULA[13]~output (
	.i(\inst4|Add0~56_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaULA[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaULA[13]~output .bus_hold = "false";
defparam \saidaULA[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N9
cycloneive_io_obuf \saidaULA[12]~output (
	.i(\inst4|Add0~59_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaULA[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaULA[12]~output .bus_hold = "false";
defparam \saidaULA[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y73_N9
cycloneive_io_obuf \saidaULA[11]~output (
	.i(\inst4|Add0~62_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaULA[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaULA[11]~output .bus_hold = "false";
defparam \saidaULA[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N23
cycloneive_io_obuf \saidaULA[10]~output (
	.i(\inst4|Add0~65_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaULA[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaULA[10]~output .bus_hold = "false";
defparam \saidaULA[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N16
cycloneive_io_obuf \saidaULA[9]~output (
	.i(\inst4|Add0~68_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaULA[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaULA[9]~output .bus_hold = "false";
defparam \saidaULA[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N16
cycloneive_io_obuf \saidaULA[8]~output (
	.i(\inst4|Add0~71_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaULA[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaULA[8]~output .bus_hold = "false";
defparam \saidaULA[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N23
cycloneive_io_obuf \saidaULA[7]~output (
	.i(\inst4|Add0~74_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaULA[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaULA[7]~output .bus_hold = "false";
defparam \saidaULA[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N16
cycloneive_io_obuf \saidaULA[6]~output (
	.i(\inst4|Add0~77_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaULA[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaULA[6]~output .bus_hold = "false";
defparam \saidaULA[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y73_N9
cycloneive_io_obuf \saidaULA[5]~output (
	.i(\inst4|Add0~80_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaULA[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaULA[5]~output .bus_hold = "false";
defparam \saidaULA[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N16
cycloneive_io_obuf \saidaULA[4]~output (
	.i(\inst4|Add0~83_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaULA[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaULA[4]~output .bus_hold = "false";
defparam \saidaULA[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N2
cycloneive_io_obuf \saidaULA[3]~output (
	.i(\inst4|Add0~86_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaULA[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaULA[3]~output .bus_hold = "false";
defparam \saidaULA[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y73_N9
cycloneive_io_obuf \saidaULA[2]~output (
	.i(\inst4|Add0~89_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaULA[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaULA[2]~output .bus_hold = "false";
defparam \saidaULA[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y73_N23
cycloneive_io_obuf \saidaULA[1]~output (
	.i(\inst4|Add0~92_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaULA[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaULA[1]~output .bus_hold = "false";
defparam \saidaULA[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N2
cycloneive_io_obuf \saidaULA[0]~output (
	.i(\inst4|Add0~93_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaULA[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaULA[0]~output .bus_hold = "false";
defparam \saidaULA[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N23
cycloneive_io_obuf \sign_extend[31]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sign_extend[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \sign_extend[31]~output .bus_hold = "false";
defparam \sign_extend[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N23
cycloneive_io_obuf \sign_extend[30]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sign_extend[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \sign_extend[30]~output .bus_hold = "false";
defparam \sign_extend[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N23
cycloneive_io_obuf \sign_extend[29]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sign_extend[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \sign_extend[29]~output .bus_hold = "false";
defparam \sign_extend[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
cycloneive_io_obuf \sign_extend[28]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sign_extend[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \sign_extend[28]~output .bus_hold = "false";
defparam \sign_extend[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N16
cycloneive_io_obuf \sign_extend[27]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sign_extend[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \sign_extend[27]~output .bus_hold = "false";
defparam \sign_extend[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y40_N2
cycloneive_io_obuf \sign_extend[26]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sign_extend[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \sign_extend[26]~output .bus_hold = "false";
defparam \sign_extend[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N9
cycloneive_io_obuf \sign_extend[25]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sign_extend[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \sign_extend[25]~output .bus_hold = "false";
defparam \sign_extend[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y14_N9
cycloneive_io_obuf \sign_extend[24]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sign_extend[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \sign_extend[24]~output .bus_hold = "false";
defparam \sign_extend[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y26_N16
cycloneive_io_obuf \sign_extend[23]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sign_extend[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \sign_extend[23]~output .bus_hold = "false";
defparam \sign_extend[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y54_N9
cycloneive_io_obuf \sign_extend[22]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sign_extend[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \sign_extend[22]~output .bus_hold = "false";
defparam \sign_extend[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N16
cycloneive_io_obuf \sign_extend[21]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sign_extend[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \sign_extend[21]~output .bus_hold = "false";
defparam \sign_extend[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N16
cycloneive_io_obuf \sign_extend[20]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sign_extend[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \sign_extend[20]~output .bus_hold = "false";
defparam \sign_extend[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N9
cycloneive_io_obuf \sign_extend[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sign_extend[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \sign_extend[19]~output .bus_hold = "false";
defparam \sign_extend[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y46_N2
cycloneive_io_obuf \sign_extend[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sign_extend[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \sign_extend[18]~output .bus_hold = "false";
defparam \sign_extend[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N23
cycloneive_io_obuf \sign_extend[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sign_extend[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \sign_extend[17]~output .bus_hold = "false";
defparam \sign_extend[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N16
cycloneive_io_obuf \sign_extend[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sign_extend[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \sign_extend[16]~output .bus_hold = "false";
defparam \sign_extend[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N16
cycloneive_io_obuf \sign_extend[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sign_extend[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \sign_extend[15]~output .bus_hold = "false";
defparam \sign_extend[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y12_N2
cycloneive_io_obuf \sign_extend[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sign_extend[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \sign_extend[14]~output .bus_hold = "false";
defparam \sign_extend[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y44_N9
cycloneive_io_obuf \sign_extend[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sign_extend[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \sign_extend[13]~output .bus_hold = "false";
defparam \sign_extend[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N23
cycloneive_io_obuf \sign_extend[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sign_extend[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \sign_extend[12]~output .bus_hold = "false";
defparam \sign_extend[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y73_N2
cycloneive_io_obuf \sign_extend[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sign_extend[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \sign_extend[11]~output .bus_hold = "false";
defparam \sign_extend[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N2
cycloneive_io_obuf \sign_extend[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sign_extend[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \sign_extend[10]~output .bus_hold = "false";
defparam \sign_extend[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N16
cycloneive_io_obuf \sign_extend[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sign_extend[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \sign_extend[9]~output .bus_hold = "false";
defparam \sign_extend[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N16
cycloneive_io_obuf \sign_extend[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sign_extend[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \sign_extend[8]~output .bus_hold = "false";
defparam \sign_extend[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N23
cycloneive_io_obuf \sign_extend[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sign_extend[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \sign_extend[7]~output .bus_hold = "false";
defparam \sign_extend[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y0_N9
cycloneive_io_obuf \sign_extend[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sign_extend[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \sign_extend[6]~output .bus_hold = "false";
defparam \sign_extend[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N9
cycloneive_io_obuf \sign_extend[5]~output (
	.i(\inst30|inst2|Mux0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sign_extend[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \sign_extend[5]~output .bus_hold = "false";
defparam \sign_extend[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y33_N9
cycloneive_io_obuf \sign_extend[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sign_extend[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \sign_extend[4]~output .bus_hold = "false";
defparam \sign_extend[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N2
cycloneive_io_obuf \sign_extend[3]~output (
	.i(\inst30|inst2|Mux0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sign_extend[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \sign_extend[3]~output .bus_hold = "false";
defparam \sign_extend[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y62_N16
cycloneive_io_obuf \sign_extend[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sign_extend[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \sign_extend[2]~output .bus_hold = "false";
defparam \sign_extend[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N23
cycloneive_io_obuf \sign_extend[1]~output (
	.i(\inst16|mem~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sign_extend[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \sign_extend[1]~output .bus_hold = "false";
defparam \sign_extend[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N23
cycloneive_io_obuf \sign_extend[0]~output (
	.i(\inst16|mem~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sign_extend[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \sign_extend[0]~output .bus_hold = "false";
defparam \sign_extend[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X74_Y70_N14
cycloneive_lcell_comb \inst10|Add0~0 (
// Equation(s):
// \inst10|Add0~0_combout  = \inst19|PC_reg [2] $ (VCC)
// \inst10|Add0~1  = CARRY(\inst19|PC_reg [2])

	.dataa(\inst19|PC_reg [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst10|Add0~0_combout ),
	.cout(\inst10|Add0~1 ));
// synopsys translate_off
defparam \inst10|Add0~0 .lut_mask = 16'h55AA;
defparam \inst10|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y70_N18
cycloneive_lcell_comb \inst10|Add0~4 (
// Equation(s):
// \inst10|Add0~4_combout  = (\inst19|PC_reg [4] & (\inst10|Add0~3  $ (GND))) # (!\inst19|PC_reg [4] & (!\inst10|Add0~3  & VCC))
// \inst10|Add0~5  = CARRY((\inst19|PC_reg [4] & !\inst10|Add0~3 ))

	.dataa(\inst19|PC_reg [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|Add0~3 ),
	.combout(\inst10|Add0~4_combout ),
	.cout(\inst10|Add0~5 ));
// synopsys translate_off
defparam \inst10|Add0~4 .lut_mask = 16'hA50A;
defparam \inst10|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y70_N20
cycloneive_lcell_comb \inst10|Add0~6 (
// Equation(s):
// \inst10|Add0~6_combout  = (\inst19|PC_reg [5] & (!\inst10|Add0~5 )) # (!\inst19|PC_reg [5] & ((\inst10|Add0~5 ) # (GND)))
// \inst10|Add0~7  = CARRY((!\inst10|Add0~5 ) # (!\inst19|PC_reg [5]))

	.dataa(gnd),
	.datab(\inst19|PC_reg [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|Add0~5 ),
	.combout(\inst10|Add0~6_combout ),
	.cout(\inst10|Add0~7 ));
// synopsys translate_off
defparam \inst10|Add0~6 .lut_mask = 16'h3C3F;
defparam \inst10|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y70_N21
dffeas \inst19|PC_reg[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst10|Add0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst19|PC_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst19|PC_reg[5] .is_wysiwyg = "true";
defparam \inst19|PC_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y70_N22
cycloneive_lcell_comb \inst10|Add0~8 (
// Equation(s):
// \inst10|Add0~8_combout  = (\inst19|PC_reg [6] & (\inst10|Add0~7  $ (GND))) # (!\inst19|PC_reg [6] & (!\inst10|Add0~7  & VCC))
// \inst10|Add0~9  = CARRY((\inst19|PC_reg [6] & !\inst10|Add0~7 ))

	.dataa(gnd),
	.datab(\inst19|PC_reg [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|Add0~7 ),
	.combout(\inst10|Add0~8_combout ),
	.cout(\inst10|Add0~9 ));
// synopsys translate_off
defparam \inst10|Add0~8 .lut_mask = 16'hC30C;
defparam \inst10|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y70_N23
dffeas \inst19|PC_reg[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst10|Add0~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst19|PC_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst19|PC_reg[6] .is_wysiwyg = "true";
defparam \inst19|PC_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y70_N24
cycloneive_lcell_comb \inst10|Add0~10 (
// Equation(s):
// \inst10|Add0~10_combout  = (\inst19|PC_reg [7] & (!\inst10|Add0~9 )) # (!\inst19|PC_reg [7] & ((\inst10|Add0~9 ) # (GND)))
// \inst10|Add0~11  = CARRY((!\inst10|Add0~9 ) # (!\inst19|PC_reg [7]))

	.dataa(\inst19|PC_reg [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|Add0~9 ),
	.combout(\inst10|Add0~10_combout ),
	.cout(\inst10|Add0~11 ));
// synopsys translate_off
defparam \inst10|Add0~10 .lut_mask = 16'h5A5F;
defparam \inst10|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y70_N25
dffeas \inst19|PC_reg[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst10|Add0~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst19|PC_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst19|PC_reg[7] .is_wysiwyg = "true";
defparam \inst19|PC_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y70_N26
cycloneive_lcell_comb \inst10|Add0~12 (
// Equation(s):
// \inst10|Add0~12_combout  = (\inst19|PC_reg [8] & (\inst10|Add0~11  $ (GND))) # (!\inst19|PC_reg [8] & (!\inst10|Add0~11  & VCC))
// \inst10|Add0~13  = CARRY((\inst19|PC_reg [8] & !\inst10|Add0~11 ))

	.dataa(gnd),
	.datab(\inst19|PC_reg [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|Add0~11 ),
	.combout(\inst10|Add0~12_combout ),
	.cout(\inst10|Add0~13 ));
// synopsys translate_off
defparam \inst10|Add0~12 .lut_mask = 16'hC30C;
defparam \inst10|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y70_N27
dffeas \inst19|PC_reg[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst10|Add0~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst19|PC_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst19|PC_reg[8] .is_wysiwyg = "true";
defparam \inst19|PC_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y70_N28
cycloneive_lcell_comb \inst10|Add0~14 (
// Equation(s):
// \inst10|Add0~14_combout  = \inst19|PC_reg [9] $ (\inst10|Add0~13 )

	.dataa(\inst19|PC_reg [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst10|Add0~13 ),
	.combout(\inst10|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Add0~14 .lut_mask = 16'h5A5A;
defparam \inst10|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y70_N29
dffeas \inst19|PC_reg[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst10|Add0~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst19|PC_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst19|PC_reg[9] .is_wysiwyg = "true";
defparam \inst19|PC_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y70_N0
cycloneive_lcell_comb \inst16|mem~0 (
// Equation(s):
// \inst16|mem~0_combout  = (!\inst19|PC_reg [6] & (!\inst19|PC_reg [7] & (!\inst19|PC_reg [8] & !\inst19|PC_reg [9])))

	.dataa(\inst19|PC_reg [6]),
	.datab(\inst19|PC_reg [7]),
	.datac(\inst19|PC_reg [8]),
	.datad(\inst19|PC_reg [9]),
	.cin(gnd),
	.combout(\inst16|mem~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|mem~0 .lut_mask = 16'h0001;
defparam \inst16|mem~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y70_N12
cycloneive_lcell_comb \inst16|mem~3 (
// Equation(s):
// \inst16|mem~3_combout  = (\inst16|mem~0_combout  & \inst16|mem~2_combout )

	.dataa(gnd),
	.datab(\inst16|mem~0_combout ),
	.datac(gnd),
	.datad(\inst16|mem~2_combout ),
	.cin(gnd),
	.combout(\inst16|mem~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|mem~3 .lut_mask = 16'hCC00;
defparam \inst16|mem~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y70_N4
cycloneive_lcell_comb \inst7|C[2]~0 (
// Equation(s):
// \inst7|C[2]~0_combout  = (\inst10|Add0~0_combout  & ((\inst19|PC_reg [3]) # ((\inst16|mem~3_combout ) # (!\inst16|mem~1_combout ))))

	.dataa(\inst19|PC_reg [3]),
	.datab(\inst10|Add0~0_combout ),
	.datac(\inst16|mem~3_combout ),
	.datad(\inst16|mem~1_combout ),
	.cin(gnd),
	.combout(\inst7|C[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|C[2]~0 .lut_mask = 16'hC8CC;
defparam \inst7|C[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y70_N31
dffeas \inst19|PC_reg[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst7|C[2]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst19|PC_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst19|PC_reg[2] .is_wysiwyg = "true";
defparam \inst19|PC_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y70_N30
cycloneive_lcell_comb \inst16|mem~1 (
// Equation(s):
// \inst16|mem~1_combout  = (!\inst19|PC_reg [5] & (!\inst19|PC_reg [4] & (!\inst19|PC_reg [2] & \inst16|mem~0_combout )))

	.dataa(\inst19|PC_reg [5]),
	.datab(\inst19|PC_reg [4]),
	.datac(\inst19|PC_reg [2]),
	.datad(\inst16|mem~0_combout ),
	.cin(gnd),
	.combout(\inst16|mem~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|mem~1 .lut_mask = 16'h0100;
defparam \inst16|mem~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y70_N16
cycloneive_lcell_comb \inst10|Add0~2 (
// Equation(s):
// \inst10|Add0~2_combout  = (\inst19|PC_reg [3] & (!\inst10|Add0~1 )) # (!\inst19|PC_reg [3] & ((\inst10|Add0~1 ) # (GND)))
// \inst10|Add0~3  = CARRY((!\inst10|Add0~1 ) # (!\inst19|PC_reg [3]))

	.dataa(gnd),
	.datab(\inst19|PC_reg [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|Add0~1 ),
	.combout(\inst10|Add0~2_combout ),
	.cout(\inst10|Add0~3 ));
// synopsys translate_off
defparam \inst10|Add0~2 .lut_mask = 16'h3C3F;
defparam \inst10|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y70_N2
cycloneive_lcell_comb \inst7|C[3]~1 (
// Equation(s):
// \inst7|C[3]~1_combout  = (\inst10|Add0~2_combout ) # ((!\inst19|PC_reg [3] & (\inst16|mem~1_combout  & !\inst16|mem~3_combout )))

	.dataa(\inst19|PC_reg [3]),
	.datab(\inst16|mem~1_combout ),
	.datac(\inst16|mem~3_combout ),
	.datad(\inst10|Add0~2_combout ),
	.cin(gnd),
	.combout(\inst7|C[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|C[3]~1 .lut_mask = 16'hFF04;
defparam \inst7|C[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y70_N5
dffeas \inst19|PC_reg[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst7|C[3]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst19|PC_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst19|PC_reg[3] .is_wysiwyg = "true";
defparam \inst19|PC_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y70_N19
dffeas \inst19|PC_reg[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst10|Add0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst19|PC_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst19|PC_reg[4] .is_wysiwyg = "true";
defparam \inst19|PC_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y70_N6
cycloneive_lcell_comb \inst16|mem~2 (
// Equation(s):
// \inst16|mem~2_combout  = (!\inst19|PC_reg [4] & (!\inst19|PC_reg [5] & (\inst19|PC_reg [2] $ (\inst19|PC_reg [3]))))

	.dataa(\inst19|PC_reg [2]),
	.datab(\inst19|PC_reg [4]),
	.datac(\inst19|PC_reg [3]),
	.datad(\inst19|PC_reg [5]),
	.cin(gnd),
	.combout(\inst16|mem~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|mem~2 .lut_mask = 16'h0012;
defparam \inst16|mem~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y69_N26
cycloneive_lcell_comb \inst30|inst2|Mux3~2 (
// Equation(s):
// \inst30|inst2|Mux3~2_combout  = (\inst16|mem~0_combout  & (!\inst16|mem~2_combout  & ((\inst19|PC_reg [3]) # (!\inst16|mem~1_combout )))) # (!\inst16|mem~0_combout  & (((\inst19|PC_reg [3]) # (!\inst16|mem~1_combout ))))

	.dataa(\inst16|mem~0_combout ),
	.datab(\inst16|mem~2_combout ),
	.datac(\inst16|mem~1_combout ),
	.datad(\inst19|PC_reg [3]),
	.cin(gnd),
	.combout(\inst30|inst2|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst30|inst2|Mux3~2 .lut_mask = 16'h7707;
defparam \inst30|inst2|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y70_N28
cycloneive_lcell_comb \inst2|C[31]~0 (
// Equation(s):
// \inst2|C[31]~0_combout  = (\inst|registradores~421_q  & (\inst16|mem~1_combout  & (!\inst19|PC_reg [3] & \inst16|mem~3_combout )))

	.dataa(\inst|registradores~421_q ),
	.datab(\inst16|mem~1_combout ),
	.datac(\inst19|PC_reg [3]),
	.datad(\inst16|mem~3_combout ),
	.cin(gnd),
	.combout(\inst2|C[31]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|C[31]~0 .lut_mask = 16'h0800;
defparam \inst2|C[31]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y70_N8
cycloneive_lcell_comb \inst4|Add0~0 (
// Equation(s):
// \inst4|Add0~0_combout  = \inst2|C[31]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|C[31]~0_combout ),
	.cin(gnd),
	.combout(\inst4|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Add0~0 .lut_mask = 16'hFF00;
defparam \inst4|Add0~0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y70_N10
cycloneive_lcell_comb \inst4|Add0~2 (
// Equation(s):
// \inst4|Add0~2_combout  = (!\inst30|inst2|Mux3~2_combout  & \inst4|Add0~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst30|inst2|Mux3~2_combout ),
	.datad(\inst4|Add0~0_combout ),
	.cin(gnd),
	.combout(\inst4|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Add0~2 .lut_mask = 16'h0F00;
defparam \inst4|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y70_N30
cycloneive_lcell_comb \inst2|C[30]~1 (
// Equation(s):
// \inst2|C[30]~1_combout  = (\inst|registradores~420_q  & (!\inst19|PC_reg [3] & (\inst16|mem~3_combout  & \inst16|mem~1_combout )))

	.dataa(\inst|registradores~420_q ),
	.datab(\inst19|PC_reg [3]),
	.datac(\inst16|mem~3_combout ),
	.datad(\inst16|mem~1_combout ),
	.cin(gnd),
	.combout(\inst2|C[30]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|C[30]~1 .lut_mask = 16'h2000;
defparam \inst2|C[30]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y70_N18
cycloneive_lcell_comb \inst4|Add0~3 (
// Equation(s):
// \inst4|Add0~3_combout  = \inst2|C[30]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|C[30]~1_combout ),
	.cin(gnd),
	.combout(\inst4|Add0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Add0~3 .lut_mask = 16'hFF00;
defparam \inst4|Add0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y70_N4
cycloneive_lcell_comb \inst4|Add0~5 (
// Equation(s):
// \inst4|Add0~5_combout  = (!\inst30|inst2|Mux3~2_combout  & \inst4|Add0~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst30|inst2|Mux3~2_combout ),
	.datad(\inst4|Add0~3_combout ),
	.cin(gnd),
	.combout(\inst4|Add0~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Add0~5 .lut_mask = 16'h0F00;
defparam \inst4|Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y69_N22
cycloneive_lcell_comb \inst|registradores~1096 (
// Equation(s):
// \inst|registradores~1096_combout  = (\inst16|mem~0_combout  & (\inst16|mem~2_combout  & ((\inst19|PC_reg [3]) # (!\inst16|mem~1_combout ))))

	.dataa(\inst19|PC_reg [3]),
	.datab(\inst16|mem~0_combout ),
	.datac(\inst16|mem~2_combout ),
	.datad(\inst16|mem~1_combout ),
	.cin(gnd),
	.combout(\inst|registradores~1096_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registradores~1096 .lut_mask = 16'h80C0;
defparam \inst|registradores~1096 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y69_N25
dffeas \inst|registradores~419 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|Add0~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|registradores~1096_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registradores~419_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registradores~419 .is_wysiwyg = "true";
defparam \inst|registradores~419 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y69_N6
cycloneive_lcell_comb \inst2|C[29]~2 (
// Equation(s):
// \inst2|C[29]~2_combout  = (\inst16|mem~3_combout  & (\inst|registradores~419_q  & (!\inst19|PC_reg [3] & \inst16|mem~1_combout )))

	.dataa(\inst16|mem~3_combout ),
	.datab(\inst|registradores~419_q ),
	.datac(\inst19|PC_reg [3]),
	.datad(\inst16|mem~1_combout ),
	.cin(gnd),
	.combout(\inst2|C[29]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|C[29]~2 .lut_mask = 16'h0800;
defparam \inst2|C[29]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y69_N0
cycloneive_lcell_comb \inst4|Add0~6 (
// Equation(s):
// \inst4|Add0~6_combout  = \inst2|C[29]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|C[29]~2_combout ),
	.cin(gnd),
	.combout(\inst4|Add0~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Add0~6 .lut_mask = 16'hFF00;
defparam \inst4|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y69_N24
cycloneive_lcell_comb \inst4|Add0~8 (
// Equation(s):
// \inst4|Add0~8_combout  = (!\inst30|inst2|Mux3~2_combout  & \inst4|Add0~6_combout )

	.dataa(gnd),
	.datab(\inst30|inst2|Mux3~2_combout ),
	.datac(gnd),
	.datad(\inst4|Add0~6_combout ),
	.cin(gnd),
	.combout(\inst4|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Add0~8 .lut_mask = 16'h3300;
defparam \inst4|Add0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y69_N11
dffeas \inst|registradores~418 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|Add0~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|registradores~1096_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registradores~418_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registradores~418 .is_wysiwyg = "true";
defparam \inst|registradores~418 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y69_N10
cycloneive_lcell_comb \inst2|C[28]~3 (
// Equation(s):
// \inst2|C[28]~3_combout  = (!\inst19|PC_reg [3] & (\inst16|mem~1_combout  & (\inst|registradores~418_q  & \inst16|mem~3_combout )))

	.dataa(\inst19|PC_reg [3]),
	.datab(\inst16|mem~1_combout ),
	.datac(\inst|registradores~418_q ),
	.datad(\inst16|mem~3_combout ),
	.cin(gnd),
	.combout(\inst2|C[28]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|C[28]~3 .lut_mask = 16'h4000;
defparam \inst2|C[28]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y69_N28
cycloneive_lcell_comb \inst4|Add0~9 (
// Equation(s):
// \inst4|Add0~9_combout  = \inst2|C[28]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|C[28]~3_combout ),
	.cin(gnd),
	.combout(\inst4|Add0~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Add0~9 .lut_mask = 16'hFF00;
defparam \inst4|Add0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y69_N12
cycloneive_lcell_comb \inst4|Add0~11 (
// Equation(s):
// \inst4|Add0~11_combout  = (!\inst30|inst2|Mux3~2_combout  & \inst4|Add0~9_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst30|inst2|Mux3~2_combout ),
	.datad(\inst4|Add0~9_combout ),
	.cin(gnd),
	.combout(\inst4|Add0~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Add0~11 .lut_mask = 16'h0F00;
defparam \inst4|Add0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y70_N13
dffeas \inst|registradores~417 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|Add0~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|registradores~1096_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registradores~417_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registradores~417 .is_wysiwyg = "true";
defparam \inst|registradores~417 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y70_N20
cycloneive_lcell_comb \inst2|C[27]~4 (
// Equation(s):
// \inst2|C[27]~4_combout  = (!\inst19|PC_reg [3] & (\inst|registradores~417_q  & (\inst16|mem~3_combout  & \inst16|mem~1_combout )))

	.dataa(\inst19|PC_reg [3]),
	.datab(\inst|registradores~417_q ),
	.datac(\inst16|mem~3_combout ),
	.datad(\inst16|mem~1_combout ),
	.cin(gnd),
	.combout(\inst2|C[27]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|C[27]~4 .lut_mask = 16'h4000;
defparam \inst2|C[27]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y70_N8
cycloneive_lcell_comb \inst4|Add0~12 (
// Equation(s):
// \inst4|Add0~12_combout  = \inst2|C[27]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|C[27]~4_combout ),
	.cin(gnd),
	.combout(\inst4|Add0~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Add0~12 .lut_mask = 16'hFF00;
defparam \inst4|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y70_N26
cycloneive_lcell_comb \inst4|Add0~14 (
// Equation(s):
// \inst4|Add0~14_combout  = (!\inst30|inst2|Mux3~2_combout  & \inst4|Add0~12_combout )

	.dataa(\inst30|inst2|Mux3~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst4|Add0~12_combout ),
	.cin(gnd),
	.combout(\inst4|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Add0~14 .lut_mask = 16'h5500;
defparam \inst4|Add0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y69_N1
dffeas \inst|registradores~416 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|Add0~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|registradores~1096_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registradores~416_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registradores~416 .is_wysiwyg = "true";
defparam \inst|registradores~416 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y69_N20
cycloneive_lcell_comb \inst2|C[26]~5 (
// Equation(s):
// \inst2|C[26]~5_combout  = (\inst16|mem~3_combout  & (\inst|registradores~416_q  & (!\inst19|PC_reg [3] & \inst16|mem~1_combout )))

	.dataa(\inst16|mem~3_combout ),
	.datab(\inst|registradores~416_q ),
	.datac(\inst19|PC_reg [3]),
	.datad(\inst16|mem~1_combout ),
	.cin(gnd),
	.combout(\inst2|C[26]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|C[26]~5 .lut_mask = 16'h0800;
defparam \inst2|C[26]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y69_N0
cycloneive_lcell_comb \inst4|Add0~15 (
// Equation(s):
// \inst4|Add0~15_combout  = \inst2|C[26]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|C[26]~5_combout ),
	.cin(gnd),
	.combout(\inst4|Add0~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Add0~15 .lut_mask = 16'hFF00;
defparam \inst4|Add0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y69_N30
cycloneive_lcell_comb \inst4|Add0~17 (
// Equation(s):
// \inst4|Add0~17_combout  = (\inst4|Add0~15_combout  & !\inst30|inst2|Mux3~2_combout )

	.dataa(\inst4|Add0~15_combout ),
	.datab(gnd),
	.datac(\inst30|inst2|Mux3~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst4|Add0~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Add0~17 .lut_mask = 16'h0A0A;
defparam \inst4|Add0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y69_N15
dffeas \inst|registradores~415 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|Add0~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|registradores~1096_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registradores~415_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registradores~415 .is_wysiwyg = "true";
defparam \inst|registradores~415 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y69_N8
cycloneive_lcell_comb \inst2|C[25]~6 (
// Equation(s):
// \inst2|C[25]~6_combout  = (!\inst19|PC_reg [3] & (\inst|registradores~415_q  & (\inst16|mem~3_combout  & \inst16|mem~1_combout )))

	.dataa(\inst19|PC_reg [3]),
	.datab(\inst|registradores~415_q ),
	.datac(\inst16|mem~3_combout ),
	.datad(\inst16|mem~1_combout ),
	.cin(gnd),
	.combout(\inst2|C[25]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|C[25]~6 .lut_mask = 16'h4000;
defparam \inst2|C[25]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y69_N14
cycloneive_lcell_comb \inst4|Add0~18 (
// Equation(s):
// \inst4|Add0~18_combout  = \inst2|C[25]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|C[25]~6_combout ),
	.cin(gnd),
	.combout(\inst4|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Add0~18 .lut_mask = 16'hFF00;
defparam \inst4|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y69_N26
cycloneive_lcell_comb \inst4|Add0~20 (
// Equation(s):
// \inst4|Add0~20_combout  = (!\inst30|inst2|Mux3~2_combout  & \inst4|Add0~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst30|inst2|Mux3~2_combout ),
	.datad(\inst4|Add0~18_combout ),
	.cin(gnd),
	.combout(\inst4|Add0~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Add0~20 .lut_mask = 16'h0F00;
defparam \inst4|Add0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y69_N5
dffeas \inst|registradores~414 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|Add0~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|registradores~1096_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registradores~414_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registradores~414 .is_wysiwyg = "true";
defparam \inst|registradores~414 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y69_N4
cycloneive_lcell_comb \inst2|C[24]~7 (
// Equation(s):
// \inst2|C[24]~7_combout  = (!\inst19|PC_reg [3] & (\inst16|mem~3_combout  & (\inst|registradores~414_q  & \inst16|mem~1_combout )))

	.dataa(\inst19|PC_reg [3]),
	.datab(\inst16|mem~3_combout ),
	.datac(\inst|registradores~414_q ),
	.datad(\inst16|mem~1_combout ),
	.cin(gnd),
	.combout(\inst2|C[24]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|C[24]~7 .lut_mask = 16'h4000;
defparam \inst2|C[24]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y69_N10
cycloneive_lcell_comb \inst4|Add0~21 (
// Equation(s):
// \inst4|Add0~21_combout  = \inst2|C[24]~7_combout 

	.dataa(gnd),
	.datab(\inst2|C[24]~7_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst4|Add0~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Add0~21 .lut_mask = 16'hCCCC;
defparam \inst4|Add0~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y69_N14
cycloneive_lcell_comb \inst4|Add0~23 (
// Equation(s):
// \inst4|Add0~23_combout  = (!\inst30|inst2|Mux3~2_combout  & \inst4|Add0~21_combout )

	.dataa(gnd),
	.datab(\inst30|inst2|Mux3~2_combout ),
	.datac(gnd),
	.datad(\inst4|Add0~21_combout ),
	.cin(gnd),
	.combout(\inst4|Add0~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Add0~23 .lut_mask = 16'h3300;
defparam \inst4|Add0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y69_N29
dffeas \inst|registradores~413 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|Add0~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|registradores~1096_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registradores~413_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registradores~413 .is_wysiwyg = "true";
defparam \inst|registradores~413 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y69_N28
cycloneive_lcell_comb \inst2|C[23]~8 (
// Equation(s):
// \inst2|C[23]~8_combout  = (!\inst19|PC_reg [3] & (\inst16|mem~3_combout  & (\inst|registradores~413_q  & \inst16|mem~1_combout )))

	.dataa(\inst19|PC_reg [3]),
	.datab(\inst16|mem~3_combout ),
	.datac(\inst|registradores~413_q ),
	.datad(\inst16|mem~1_combout ),
	.cin(gnd),
	.combout(\inst2|C[23]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|C[23]~8 .lut_mask = 16'h4000;
defparam \inst2|C[23]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y69_N12
cycloneive_lcell_comb \inst4|Add0~24 (
// Equation(s):
// \inst4|Add0~24_combout  = \inst2|C[23]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|C[23]~8_combout ),
	.cin(gnd),
	.combout(\inst4|Add0~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Add0~24 .lut_mask = 16'hFF00;
defparam \inst4|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y69_N26
cycloneive_lcell_comb \inst4|Add0~26 (
// Equation(s):
// \inst4|Add0~26_combout  = (!\inst30|inst2|Mux3~2_combout  & \inst4|Add0~24_combout )

	.dataa(gnd),
	.datab(\inst30|inst2|Mux3~2_combout ),
	.datac(gnd),
	.datad(\inst4|Add0~24_combout ),
	.cin(gnd),
	.combout(\inst4|Add0~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Add0~26 .lut_mask = 16'h3300;
defparam \inst4|Add0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y69_N15
dffeas \inst|registradores~412 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|Add0~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|registradores~1096_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registradores~412_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registradores~412 .is_wysiwyg = "true";
defparam \inst|registradores~412 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y69_N14
cycloneive_lcell_comb \inst2|C[22]~9 (
// Equation(s):
// \inst2|C[22]~9_combout  = (\inst16|mem~1_combout  & (\inst16|mem~3_combout  & (\inst|registradores~412_q  & !\inst19|PC_reg [3])))

	.dataa(\inst16|mem~1_combout ),
	.datab(\inst16|mem~3_combout ),
	.datac(\inst|registradores~412_q ),
	.datad(\inst19|PC_reg [3]),
	.cin(gnd),
	.combout(\inst2|C[22]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|C[22]~9 .lut_mask = 16'h0080;
defparam \inst2|C[22]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y69_N20
cycloneive_lcell_comb \inst4|Add0~27 (
// Equation(s):
// \inst4|Add0~27_combout  = \inst2|C[22]~9_combout 

	.dataa(gnd),
	.datab(\inst2|C[22]~9_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst4|Add0~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Add0~27 .lut_mask = 16'hCCCC;
defparam \inst4|Add0~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y69_N4
cycloneive_lcell_comb \inst4|Add0~29 (
// Equation(s):
// \inst4|Add0~29_combout  = (!\inst30|inst2|Mux3~2_combout  & \inst4|Add0~27_combout )

	.dataa(gnd),
	.datab(\inst30|inst2|Mux3~2_combout ),
	.datac(gnd),
	.datad(\inst4|Add0~27_combout ),
	.cin(gnd),
	.combout(\inst4|Add0~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Add0~29 .lut_mask = 16'h3300;
defparam \inst4|Add0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y69_N31
dffeas \inst|registradores~411 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|Add0~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|registradores~1096_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registradores~411_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registradores~411 .is_wysiwyg = "true";
defparam \inst|registradores~411 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y69_N18
cycloneive_lcell_comb \inst2|C[21]~10 (
// Equation(s):
// \inst2|C[21]~10_combout  = (\inst16|mem~3_combout  & (\inst|registradores~411_q  & (\inst16|mem~1_combout  & !\inst19|PC_reg [3])))

	.dataa(\inst16|mem~3_combout ),
	.datab(\inst|registradores~411_q ),
	.datac(\inst16|mem~1_combout ),
	.datad(\inst19|PC_reg [3]),
	.cin(gnd),
	.combout(\inst2|C[21]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|C[21]~10 .lut_mask = 16'h0080;
defparam \inst2|C[21]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y69_N30
cycloneive_lcell_comb \inst4|Add0~30 (
// Equation(s):
// \inst4|Add0~30_combout  = \inst2|C[21]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|C[21]~10_combout ),
	.cin(gnd),
	.combout(\inst4|Add0~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Add0~30 .lut_mask = 16'hFF00;
defparam \inst4|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y69_N20
cycloneive_lcell_comb \inst4|Add0~32 (
// Equation(s):
// \inst4|Add0~32_combout  = (!\inst30|inst2|Mux3~2_combout  & \inst4|Add0~30_combout )

	.dataa(\inst30|inst2|Mux3~2_combout ),
	.datab(gnd),
	.datac(\inst4|Add0~30_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst4|Add0~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Add0~32 .lut_mask = 16'h5050;
defparam \inst4|Add0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y69_N0
cycloneive_lcell_comb \inst4|Add0~33 (
// Equation(s):
// \inst4|Add0~33_combout  = \inst2|C[20]~11_combout 

	.dataa(\inst2|C[20]~11_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst4|Add0~33_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Add0~33 .lut_mask = 16'hAAAA;
defparam \inst4|Add0~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y69_N4
cycloneive_lcell_comb \inst4|Add0~35 (
// Equation(s):
// \inst4|Add0~35_combout  = (!\inst30|inst2|Mux3~2_combout  & \inst4|Add0~33_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst30|inst2|Mux3~2_combout ),
	.datad(\inst4|Add0~33_combout ),
	.cin(gnd),
	.combout(\inst4|Add0~35_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Add0~35 .lut_mask = 16'h0F00;
defparam \inst4|Add0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y69_N20
cycloneive_lcell_comb \inst2|C[19]~12 (
// Equation(s):
// \inst2|C[19]~12_combout  = (\inst|registradores~409_q  & (\inst16|mem~3_combout  & (!\inst19|PC_reg [3] & \inst16|mem~1_combout )))

	.dataa(\inst|registradores~409_q ),
	.datab(\inst16|mem~3_combout ),
	.datac(\inst19|PC_reg [3]),
	.datad(\inst16|mem~1_combout ),
	.cin(gnd),
	.combout(\inst2|C[19]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|C[19]~12 .lut_mask = 16'h0800;
defparam \inst2|C[19]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y69_N18
cycloneive_lcell_comb \inst4|Add0~36 (
// Equation(s):
// \inst4|Add0~36_combout  = \inst2|C[19]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|C[19]~12_combout ),
	.cin(gnd),
	.combout(\inst4|Add0~36_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Add0~36 .lut_mask = 16'hFF00;
defparam \inst4|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y69_N30
cycloneive_lcell_comb \inst4|Add0~38 (
// Equation(s):
// \inst4|Add0~38_combout  = (!\inst30|inst2|Mux3~2_combout  & \inst4|Add0~36_combout )

	.dataa(gnd),
	.datab(\inst30|inst2|Mux3~2_combout ),
	.datac(gnd),
	.datad(\inst4|Add0~36_combout ),
	.cin(gnd),
	.combout(\inst4|Add0~38_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Add0~38 .lut_mask = 16'h3300;
defparam \inst4|Add0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y69_N21
dffeas \inst|registradores~408 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|Add0~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|registradores~1096_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registradores~408_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registradores~408 .is_wysiwyg = "true";
defparam \inst|registradores~408 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y69_N10
cycloneive_lcell_comb \inst2|C[18]~13 (
// Equation(s):
// \inst2|C[18]~13_combout  = (\inst16|mem~1_combout  & (\inst|registradores~408_q  & (\inst16|mem~3_combout  & !\inst19|PC_reg [3])))

	.dataa(\inst16|mem~1_combout ),
	.datab(\inst|registradores~408_q ),
	.datac(\inst16|mem~3_combout ),
	.datad(\inst19|PC_reg [3]),
	.cin(gnd),
	.combout(\inst2|C[18]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|C[18]~13 .lut_mask = 16'h0080;
defparam \inst2|C[18]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y69_N26
cycloneive_lcell_comb \inst4|Add0~39 (
// Equation(s):
// \inst4|Add0~39_combout  = \inst2|C[18]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|C[18]~13_combout ),
	.cin(gnd),
	.combout(\inst4|Add0~39_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Add0~39 .lut_mask = 16'hFF00;
defparam \inst4|Add0~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y69_N8
cycloneive_lcell_comb \inst4|Add0~41 (
// Equation(s):
// \inst4|Add0~41_combout  = (!\inst30|inst2|Mux3~2_combout  & \inst4|Add0~39_combout )

	.dataa(gnd),
	.datab(\inst30|inst2|Mux3~2_combout ),
	.datac(gnd),
	.datad(\inst4|Add0~39_combout ),
	.cin(gnd),
	.combout(\inst4|Add0~41_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Add0~41 .lut_mask = 16'h3300;
defparam \inst4|Add0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y70_N19
dffeas \inst|registradores~407 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|Add0~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|registradores~1096_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registradores~407_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registradores~407 .is_wysiwyg = "true";
defparam \inst|registradores~407 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y70_N16
cycloneive_lcell_comb \inst2|C[17]~14 (
// Equation(s):
// \inst2|C[17]~14_combout  = (\inst16|mem~1_combout  & (\inst|registradores~407_q  & (\inst16|mem~3_combout  & !\inst19|PC_reg [3])))

	.dataa(\inst16|mem~1_combout ),
	.datab(\inst|registradores~407_q ),
	.datac(\inst16|mem~3_combout ),
	.datad(\inst19|PC_reg [3]),
	.cin(gnd),
	.combout(\inst2|C[17]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|C[17]~14 .lut_mask = 16'h0080;
defparam \inst2|C[17]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y70_N18
cycloneive_lcell_comb \inst4|Add0~42 (
// Equation(s):
// \inst4|Add0~42_combout  = \inst2|C[17]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|C[17]~14_combout ),
	.cin(gnd),
	.combout(\inst4|Add0~42_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Add0~42 .lut_mask = 16'hFF00;
defparam \inst4|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y70_N30
cycloneive_lcell_comb \inst4|Add0~44 (
// Equation(s):
// \inst4|Add0~44_combout  = (\inst4|Add0~42_combout  & !\inst30|inst2|Mux3~2_combout )

	.dataa(\inst4|Add0~42_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst30|inst2|Mux3~2_combout ),
	.cin(gnd),
	.combout(\inst4|Add0~44_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Add0~44 .lut_mask = 16'h00AA;
defparam \inst4|Add0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y69_N19
dffeas \inst|registradores~406 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|Add0~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|registradores~1096_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registradores~406_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registradores~406 .is_wysiwyg = "true";
defparam \inst|registradores~406 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y69_N16
cycloneive_lcell_comb \inst2|C[16]~15 (
// Equation(s):
// \inst2|C[16]~15_combout  = (\inst16|mem~1_combout  & (\inst|registradores~406_q  & (\inst16|mem~3_combout  & !\inst19|PC_reg [3])))

	.dataa(\inst16|mem~1_combout ),
	.datab(\inst|registradores~406_q ),
	.datac(\inst16|mem~3_combout ),
	.datad(\inst19|PC_reg [3]),
	.cin(gnd),
	.combout(\inst2|C[16]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|C[16]~15 .lut_mask = 16'h0080;
defparam \inst2|C[16]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y69_N12
cycloneive_lcell_comb \inst4|Add0~45 (
// Equation(s):
// \inst4|Add0~45_combout  = \inst2|C[16]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|C[16]~15_combout ),
	.cin(gnd),
	.combout(\inst4|Add0~45_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Add0~45 .lut_mask = 16'hFF00;
defparam \inst4|Add0~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y69_N2
cycloneive_lcell_comb \inst4|Add0~47 (
// Equation(s):
// \inst4|Add0~47_combout  = (!\inst30|inst2|Mux3~2_combout  & \inst4|Add0~45_combout )

	.dataa(gnd),
	.datab(\inst30|inst2|Mux3~2_combout ),
	.datac(gnd),
	.datad(\inst4|Add0~45_combout ),
	.cin(gnd),
	.combout(\inst4|Add0~47_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Add0~47 .lut_mask = 16'h3300;
defparam \inst4|Add0~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y70_N5
dffeas \inst|registradores~405 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|Add0~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|registradores~1096_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registradores~405_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registradores~405 .is_wysiwyg = "true";
defparam \inst|registradores~405 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y70_N10
cycloneive_lcell_comb \inst2|C[15]~16 (
// Equation(s):
// \inst2|C[15]~16_combout  = (\inst16|mem~3_combout  & (\inst|registradores~405_q  & (!\inst19|PC_reg [3] & \inst16|mem~1_combout )))

	.dataa(\inst16|mem~3_combout ),
	.datab(\inst|registradores~405_q ),
	.datac(\inst19|PC_reg [3]),
	.datad(\inst16|mem~1_combout ),
	.cin(gnd),
	.combout(\inst2|C[15]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|C[15]~16 .lut_mask = 16'h0800;
defparam \inst2|C[15]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y70_N20
cycloneive_lcell_comb \inst4|Add0~48 (
// Equation(s):
// \inst4|Add0~48_combout  = \inst2|C[15]~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|C[15]~16_combout ),
	.cin(gnd),
	.combout(\inst4|Add0~48_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Add0~48 .lut_mask = 16'hFF00;
defparam \inst4|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y70_N4
cycloneive_lcell_comb \inst4|Add0~50 (
// Equation(s):
// \inst4|Add0~50_combout  = (!\inst30|inst2|Mux3~2_combout  & \inst4|Add0~48_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst30|inst2|Mux3~2_combout ),
	.datad(\inst4|Add0~48_combout ),
	.cin(gnd),
	.combout(\inst4|Add0~50_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Add0~50 .lut_mask = 16'h0F00;
defparam \inst4|Add0~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y70_N6
cycloneive_lcell_comb \inst2|C[14]~17 (
// Equation(s):
// \inst2|C[14]~17_combout  = (\inst|registradores~404_q  & (!\inst19|PC_reg [3] & (\inst16|mem~3_combout  & \inst16|mem~1_combout )))

	.dataa(\inst|registradores~404_q ),
	.datab(\inst19|PC_reg [3]),
	.datac(\inst16|mem~3_combout ),
	.datad(\inst16|mem~1_combout ),
	.cin(gnd),
	.combout(\inst2|C[14]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|C[14]~17 .lut_mask = 16'h2000;
defparam \inst2|C[14]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y70_N22
cycloneive_lcell_comb \inst4|Add0~51 (
// Equation(s):
// \inst4|Add0~51_combout  = \inst2|C[14]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|C[14]~17_combout ),
	.cin(gnd),
	.combout(\inst4|Add0~51_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Add0~51 .lut_mask = 16'hFF00;
defparam \inst4|Add0~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y70_N8
cycloneive_lcell_comb \inst4|Add0~53 (
// Equation(s):
// \inst4|Add0~53_combout  = (\inst4|Add0~51_combout  & !\inst30|inst2|Mux3~2_combout )

	.dataa(\inst4|Add0~51_combout ),
	.datab(gnd),
	.datac(\inst30|inst2|Mux3~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst4|Add0~53_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Add0~53 .lut_mask = 16'h0A0A;
defparam \inst4|Add0~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y70_N18
cycloneive_lcell_comb \inst2|C[13]~18 (
// Equation(s):
// \inst2|C[13]~18_combout  = (\inst|registradores~403_q  & (!\inst19|PC_reg [3] & (\inst16|mem~3_combout  & \inst16|mem~1_combout )))

	.dataa(\inst|registradores~403_q ),
	.datab(\inst19|PC_reg [3]),
	.datac(\inst16|mem~3_combout ),
	.datad(\inst16|mem~1_combout ),
	.cin(gnd),
	.combout(\inst2|C[13]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|C[13]~18 .lut_mask = 16'h2000;
defparam \inst2|C[13]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y70_N24
cycloneive_lcell_comb \inst4|Add0~54 (
// Equation(s):
// \inst4|Add0~54_combout  = \inst2|C[13]~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|C[13]~18_combout ),
	.cin(gnd),
	.combout(\inst4|Add0~54_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Add0~54 .lut_mask = 16'hFF00;
defparam \inst4|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y70_N0
cycloneive_lcell_comb \inst4|Add0~56 (
// Equation(s):
// \inst4|Add0~56_combout  = (!\inst30|inst2|Mux3~2_combout  & \inst4|Add0~54_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst30|inst2|Mux3~2_combout ),
	.datad(\inst4|Add0~54_combout ),
	.cin(gnd),
	.combout(\inst4|Add0~56_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Add0~56 .lut_mask = 16'h0F00;
defparam \inst4|Add0~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y70_N2
cycloneive_lcell_comb \inst4|Add0~57 (
// Equation(s):
// \inst4|Add0~57_combout  = \inst2|C[12]~19_combout 

	.dataa(\inst2|C[12]~19_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst4|Add0~57_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Add0~57 .lut_mask = 16'hAAAA;
defparam \inst4|Add0~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y70_N28
cycloneive_lcell_comb \inst4|Add0~59 (
// Equation(s):
// \inst4|Add0~59_combout  = (!\inst30|inst2|Mux3~2_combout  & \inst4|Add0~57_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst30|inst2|Mux3~2_combout ),
	.datad(\inst4|Add0~57_combout ),
	.cin(gnd),
	.combout(\inst4|Add0~59_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Add0~59 .lut_mask = 16'h0F00;
defparam \inst4|Add0~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y70_N9
dffeas \inst|registradores~401 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|Add0~62_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|registradores~1096_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registradores~401_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registradores~401 .is_wysiwyg = "true";
defparam \inst|registradores~401 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y70_N24
cycloneive_lcell_comb \inst2|C[11]~20 (
// Equation(s):
// \inst2|C[11]~20_combout  = (\inst16|mem~1_combout  & (\inst|registradores~401_q  & (\inst16|mem~3_combout  & !\inst19|PC_reg [3])))

	.dataa(\inst16|mem~1_combout ),
	.datab(\inst|registradores~401_q ),
	.datac(\inst16|mem~3_combout ),
	.datad(\inst19|PC_reg [3]),
	.cin(gnd),
	.combout(\inst2|C[11]~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|C[11]~20 .lut_mask = 16'h0080;
defparam \inst2|C[11]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y70_N0
cycloneive_lcell_comb \inst4|Add0~60 (
// Equation(s):
// \inst4|Add0~60_combout  = \inst2|C[11]~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|C[11]~20_combout ),
	.cin(gnd),
	.combout(\inst4|Add0~60_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Add0~60 .lut_mask = 16'hFF00;
defparam \inst4|Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y70_N22
cycloneive_lcell_comb \inst4|Add0~62 (
// Equation(s):
// \inst4|Add0~62_combout  = (!\inst30|inst2|Mux3~2_combout  & \inst4|Add0~60_combout )

	.dataa(\inst30|inst2|Mux3~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst4|Add0~60_combout ),
	.cin(gnd),
	.combout(\inst4|Add0~62_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Add0~62 .lut_mask = 16'h5500;
defparam \inst4|Add0~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y70_N9
dffeas \inst|registradores~400 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|Add0~65_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|registradores~1096_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registradores~400_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registradores~400 .is_wysiwyg = "true";
defparam \inst|registradores~400 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y70_N14
cycloneive_lcell_comb \inst2|C[10]~21 (
// Equation(s):
// \inst2|C[10]~21_combout  = (\inst16|mem~1_combout  & (\inst|registradores~400_q  & (!\inst19|PC_reg [3] & \inst16|mem~3_combout )))

	.dataa(\inst16|mem~1_combout ),
	.datab(\inst|registradores~400_q ),
	.datac(\inst19|PC_reg [3]),
	.datad(\inst16|mem~3_combout ),
	.cin(gnd),
	.combout(\inst2|C[10]~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|C[10]~21 .lut_mask = 16'h0800;
defparam \inst2|C[10]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y69_N24
cycloneive_lcell_comb \inst4|Add0~63 (
// Equation(s):
// \inst4|Add0~63_combout  = \inst2|C[10]~21_combout 

	.dataa(gnd),
	.datab(\inst2|C[10]~21_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst4|Add0~63_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Add0~63 .lut_mask = 16'hCCCC;
defparam \inst4|Add0~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y69_N16
cycloneive_lcell_comb \inst4|Add0~65 (
// Equation(s):
// \inst4|Add0~65_combout  = (!\inst30|inst2|Mux3~2_combout  & \inst4|Add0~63_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst30|inst2|Mux3~2_combout ),
	.datad(\inst4|Add0~63_combout ),
	.cin(gnd),
	.combout(\inst4|Add0~65_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Add0~65 .lut_mask = 16'h0F00;
defparam \inst4|Add0~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y70_N18
cycloneive_lcell_comb \inst2|C[9]~22 (
// Equation(s):
// \inst2|C[9]~22_combout  = (\inst|registradores~399_q  & (!\inst19|PC_reg [3] & (\inst16|mem~1_combout  & \inst16|mem~3_combout )))

	.dataa(\inst|registradores~399_q ),
	.datab(\inst19|PC_reg [3]),
	.datac(\inst16|mem~1_combout ),
	.datad(\inst16|mem~3_combout ),
	.cin(gnd),
	.combout(\inst2|C[9]~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|C[9]~22 .lut_mask = 16'h2000;
defparam \inst2|C[9]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y70_N24
cycloneive_lcell_comb \inst4|Add0~66 (
// Equation(s):
// \inst4|Add0~66_combout  = \inst2|C[9]~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|C[9]~22_combout ),
	.cin(gnd),
	.combout(\inst4|Add0~66_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Add0~66 .lut_mask = 16'hFF00;
defparam \inst4|Add0~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y70_N0
cycloneive_lcell_comb \inst4|Add0~68 (
// Equation(s):
// \inst4|Add0~68_combout  = (!\inst30|inst2|Mux3~2_combout  & \inst4|Add0~66_combout )

	.dataa(\inst30|inst2|Mux3~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst4|Add0~66_combout ),
	.cin(gnd),
	.combout(\inst4|Add0~68_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Add0~68 .lut_mask = 16'h5500;
defparam \inst4|Add0~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y70_N20
cycloneive_lcell_comb \inst2|C[8]~23 (
// Equation(s):
// \inst2|C[8]~23_combout  = (\inst|registradores~398_q  & (!\inst19|PC_reg [3] & (\inst16|mem~1_combout  & \inst16|mem~3_combout )))

	.dataa(\inst|registradores~398_q ),
	.datab(\inst19|PC_reg [3]),
	.datac(\inst16|mem~1_combout ),
	.datad(\inst16|mem~3_combout ),
	.cin(gnd),
	.combout(\inst2|C[8]~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|C[8]~23 .lut_mask = 16'h2000;
defparam \inst2|C[8]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y70_N10
cycloneive_lcell_comb \inst4|Add0~69 (
// Equation(s):
// \inst4|Add0~69_combout  = \inst2|C[8]~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|C[8]~23_combout ),
	.cin(gnd),
	.combout(\inst4|Add0~69_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Add0~69 .lut_mask = 16'hFF00;
defparam \inst4|Add0~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y70_N28
cycloneive_lcell_comb \inst4|Add0~71 (
// Equation(s):
// \inst4|Add0~71_combout  = (!\inst30|inst2|Mux3~2_combout  & \inst4|Add0~69_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst30|inst2|Mux3~2_combout ),
	.datad(\inst4|Add0~69_combout ),
	.cin(gnd),
	.combout(\inst4|Add0~71_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Add0~71 .lut_mask = 16'h0F00;
defparam \inst4|Add0~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y70_N30
cycloneive_lcell_comb \inst2|C[7]~24 (
// Equation(s):
// \inst2|C[7]~24_combout  = (\inst|registradores~397_q  & (!\inst19|PC_reg [3] & (\inst16|mem~1_combout  & \inst16|mem~3_combout )))

	.dataa(\inst|registradores~397_q ),
	.datab(\inst19|PC_reg [3]),
	.datac(\inst16|mem~1_combout ),
	.datad(\inst16|mem~3_combout ),
	.cin(gnd),
	.combout(\inst2|C[7]~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|C[7]~24 .lut_mask = 16'h2000;
defparam \inst2|C[7]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y70_N24
cycloneive_lcell_comb \inst4|Add0~72 (
// Equation(s):
// \inst4|Add0~72_combout  = \inst2|C[7]~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|C[7]~24_combout ),
	.cin(gnd),
	.combout(\inst4|Add0~72_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Add0~72 .lut_mask = 16'hFF00;
defparam \inst4|Add0~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y70_N2
cycloneive_lcell_comb \inst4|Add0~74 (
// Equation(s):
// \inst4|Add0~74_combout  = (!\inst30|inst2|Mux3~2_combout  & \inst4|Add0~72_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst30|inst2|Mux3~2_combout ),
	.datad(\inst4|Add0~72_combout ),
	.cin(gnd),
	.combout(\inst4|Add0~74_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Add0~74 .lut_mask = 16'h0F00;
defparam \inst4|Add0~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y70_N25
dffeas \inst|registradores~396 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|Add0~77_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|registradores~1096_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registradores~396_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registradores~396 .is_wysiwyg = "true";
defparam \inst|registradores~396 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y70_N16
cycloneive_lcell_comb \inst2|C[6]~25 (
// Equation(s):
// \inst2|C[6]~25_combout  = (\inst16|mem~1_combout  & (\inst|registradores~396_q  & (!\inst19|PC_reg [3] & \inst16|mem~3_combout )))

	.dataa(\inst16|mem~1_combout ),
	.datab(\inst|registradores~396_q ),
	.datac(\inst19|PC_reg [3]),
	.datad(\inst16|mem~3_combout ),
	.cin(gnd),
	.combout(\inst2|C[6]~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|C[6]~25 .lut_mask = 16'h0800;
defparam \inst2|C[6]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y70_N2
cycloneive_lcell_comb \inst4|Add0~75 (
// Equation(s):
// \inst4|Add0~75_combout  = \inst2|C[6]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|C[6]~25_combout ),
	.cin(gnd),
	.combout(\inst4|Add0~75_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Add0~75 .lut_mask = 16'hFF00;
defparam \inst4|Add0~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y70_N26
cycloneive_lcell_comb \inst4|Add0~77 (
// Equation(s):
// \inst4|Add0~77_combout  = (\inst4|Add0~75_combout  & !\inst30|inst2|Mux3~2_combout )

	.dataa(gnd),
	.datab(\inst4|Add0~75_combout ),
	.datac(gnd),
	.datad(\inst30|inst2|Mux3~2_combout ),
	.cin(gnd),
	.combout(\inst4|Add0~77_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Add0~77 .lut_mask = 16'h00CC;
defparam \inst4|Add0~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y70_N6
cycloneive_lcell_comb \inst2|C[5]~26 (
// Equation(s):
// \inst2|C[5]~26_combout  = (\inst16|mem~1_combout  & (\inst16|mem~3_combout  & ((\inst|registradores~395_q ) # (\inst19|PC_reg [3]))))

	.dataa(\inst|registradores~395_q ),
	.datab(\inst19|PC_reg [3]),
	.datac(\inst16|mem~1_combout ),
	.datad(\inst16|mem~3_combout ),
	.cin(gnd),
	.combout(\inst2|C[5]~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|C[5]~26 .lut_mask = 16'hE000;
defparam \inst2|C[5]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y69_N18
cycloneive_lcell_comb \inst4|Add0~78 (
// Equation(s):
// \inst4|Add0~78_combout  = \inst2|C[5]~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|C[5]~26_combout ),
	.cin(gnd),
	.combout(\inst4|Add0~78_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Add0~78 .lut_mask = 16'hFF00;
defparam \inst4|Add0~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y69_N10
cycloneive_lcell_comb \inst4|Add0~80 (
// Equation(s):
// \inst4|Add0~80_combout  = (!\inst30|inst2|Mux3~2_combout  & \inst4|Add0~78_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst30|inst2|Mux3~2_combout ),
	.datad(\inst4|Add0~78_combout ),
	.cin(gnd),
	.combout(\inst4|Add0~80_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Add0~80 .lut_mask = 16'h0F00;
defparam \inst4|Add0~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y70_N13
dffeas \inst|registradores~394 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|Add0~83_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|registradores~1096_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registradores~394_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registradores~394 .is_wysiwyg = "true";
defparam \inst|registradores~394 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y70_N2
cycloneive_lcell_comb \inst2|C[4]~27 (
// Equation(s):
// \inst2|C[4]~27_combout  = (!\inst19|PC_reg [3] & (\inst16|mem~1_combout  & (\inst|registradores~394_q  & \inst16|mem~3_combout )))

	.dataa(\inst19|PC_reg [3]),
	.datab(\inst16|mem~1_combout ),
	.datac(\inst|registradores~394_q ),
	.datad(\inst16|mem~3_combout ),
	.cin(gnd),
	.combout(\inst2|C[4]~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|C[4]~27 .lut_mask = 16'h4000;
defparam \inst2|C[4]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y70_N12
cycloneive_lcell_comb \inst4|Add0~81 (
// Equation(s):
// \inst4|Add0~81_combout  = \inst2|C[4]~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|C[4]~27_combout ),
	.cin(gnd),
	.combout(\inst4|Add0~81_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Add0~81 .lut_mask = 16'hFF00;
defparam \inst4|Add0~81 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y70_N6
cycloneive_lcell_comb \inst4|Add0~83 (
// Equation(s):
// \inst4|Add0~83_combout  = (\inst4|Add0~81_combout  & !\inst30|inst2|Mux3~2_combout )

	.dataa(gnd),
	.datab(\inst4|Add0~81_combout ),
	.datac(gnd),
	.datad(\inst30|inst2|Mux3~2_combout ),
	.cin(gnd),
	.combout(\inst4|Add0~83_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Add0~83 .lut_mask = 16'h00CC;
defparam \inst4|Add0~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y70_N12
cycloneive_lcell_comb \inst2|C[3]~28 (
// Equation(s):
// \inst2|C[3]~28_combout  = (\inst16|mem~1_combout  & (\inst16|mem~3_combout  & ((\inst|registradores~393_q ) # (\inst19|PC_reg [3]))))

	.dataa(\inst|registradores~393_q ),
	.datab(\inst19|PC_reg [3]),
	.datac(\inst16|mem~1_combout ),
	.datad(\inst16|mem~3_combout ),
	.cin(gnd),
	.combout(\inst2|C[3]~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|C[3]~28 .lut_mask = 16'hE000;
defparam \inst2|C[3]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y70_N28
cycloneive_lcell_comb \inst4|Add0~84 (
// Equation(s):
// \inst4|Add0~84_combout  = \inst2|C[3]~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|C[3]~28_combout ),
	.cin(gnd),
	.combout(\inst4|Add0~84_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Add0~84 .lut_mask = 16'hFF00;
defparam \inst4|Add0~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y70_N4
cycloneive_lcell_comb \inst4|Add0~86 (
// Equation(s):
// \inst4|Add0~86_combout  = (!\inst30|inst2|Mux3~2_combout  & \inst4|Add0~84_combout )

	.dataa(\inst30|inst2|Mux3~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst4|Add0~84_combout ),
	.cin(gnd),
	.combout(\inst4|Add0~86_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Add0~86 .lut_mask = 16'h5500;
defparam \inst4|Add0~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y70_N10
cycloneive_lcell_comb \inst2|C[2]~29 (
// Equation(s):
// \inst2|C[2]~29_combout  = (\inst|registradores~392_q  & (!\inst19|PC_reg [3] & (\inst16|mem~1_combout  & \inst16|mem~3_combout )))

	.dataa(\inst|registradores~392_q ),
	.datab(\inst19|PC_reg [3]),
	.datac(\inst16|mem~1_combout ),
	.datad(\inst16|mem~3_combout ),
	.cin(gnd),
	.combout(\inst2|C[2]~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|C[2]~29 .lut_mask = 16'h2000;
defparam \inst2|C[2]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y70_N22
cycloneive_lcell_comb \inst4|Add0~87 (
// Equation(s):
// \inst4|Add0~87_combout  = \inst2|C[2]~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|C[2]~29_combout ),
	.cin(gnd),
	.combout(\inst4|Add0~87_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Add0~87 .lut_mask = 16'hFF00;
defparam \inst4|Add0~87 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y70_N8
cycloneive_lcell_comb \inst4|Add0~89 (
// Equation(s):
// \inst4|Add0~89_combout  = (!\inst30|inst2|Mux3~2_combout  & \inst4|Add0~87_combout )

	.dataa(\inst30|inst2|Mux3~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst4|Add0~87_combout ),
	.cin(gnd),
	.combout(\inst4|Add0~89_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Add0~89 .lut_mask = 16'h5500;
defparam \inst4|Add0~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y70_N14
cycloneive_lcell_comb \inst4|Add0~90 (
// Equation(s):
// \inst4|Add0~90_combout  = \inst2|C[1]~30_combout 

	.dataa(\inst2|C[1]~30_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst4|Add0~90_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Add0~90 .lut_mask = 16'hAAAA;
defparam \inst4|Add0~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y70_N4
cycloneive_lcell_comb \inst4|Add0~92 (
// Equation(s):
// \inst4|Add0~92_combout  = (!\inst30|inst2|Mux3~2_combout  & \inst4|Add0~90_combout )

	.dataa(\inst30|inst2|Mux3~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst4|Add0~90_combout ),
	.cin(gnd),
	.combout(\inst4|Add0~92_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Add0~92 .lut_mask = 16'h5500;
defparam \inst4|Add0~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y69_N24
cycloneive_lcell_comb \inst30|inst2|Mux0~0 (
// Equation(s):
// \inst30|inst2|Mux0~0_combout  = (\inst16|mem~4_combout  & (\inst19|PC_reg [3] & (!\inst19|PC_reg [2] & \inst16|mem~0_combout )))

	.dataa(\inst16|mem~4_combout ),
	.datab(\inst19|PC_reg [3]),
	.datac(\inst19|PC_reg [2]),
	.datad(\inst16|mem~0_combout ),
	.cin(gnd),
	.combout(\inst30|inst2|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst30|inst2|Mux0~0 .lut_mask = 16'h0800;
defparam \inst30|inst2|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y70_N26
cycloneive_lcell_comb \inst2|C[12]~19 (
// Equation(s):
// \inst2|C[12]~19_combout  = (\inst|registradores~402_q  & (!\inst19|PC_reg [3] & (\inst16|mem~3_combout  & \inst16|mem~1_combout )))

	.dataa(\inst|registradores~402_q ),
	.datab(\inst19|PC_reg [3]),
	.datac(\inst16|mem~3_combout ),
	.datad(\inst16|mem~1_combout ),
	.cin(gnd),
	.combout(\inst2|C[12]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|C[12]~19 .lut_mask = 16'h2000;
defparam \inst2|C[12]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y70_N0
cycloneive_lcell_comb \inst4|LessThan0~1 (
// Equation(s):
// \inst4|LessThan0~1_cout  = CARRY(\inst2|C[0]~32_combout )

	.dataa(\inst2|C[0]~32_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\inst4|LessThan0~1_cout ));
// synopsys translate_off
defparam \inst4|LessThan0~1 .lut_mask = 16'h00AA;
defparam \inst4|LessThan0~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y70_N2
cycloneive_lcell_comb \inst4|LessThan0~3 (
// Equation(s):
// \inst4|LessThan0~3_cout  = CARRY((!\inst2|C[1]~30_combout  & !\inst4|LessThan0~1_cout ))

	.dataa(\inst2|C[1]~30_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|LessThan0~1_cout ),
	.combout(),
	.cout(\inst4|LessThan0~3_cout ));
// synopsys translate_off
defparam \inst4|LessThan0~3 .lut_mask = 16'h0005;
defparam \inst4|LessThan0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y70_N4
cycloneive_lcell_comb \inst4|LessThan0~5 (
// Equation(s):
// \inst4|LessThan0~5_cout  = CARRY((\inst2|C[2]~29_combout ) # (!\inst4|LessThan0~3_cout ))

	.dataa(\inst2|C[2]~29_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|LessThan0~3_cout ),
	.combout(),
	.cout(\inst4|LessThan0~5_cout ));
// synopsys translate_off
defparam \inst4|LessThan0~5 .lut_mask = 16'h00AF;
defparam \inst4|LessThan0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y70_N6
cycloneive_lcell_comb \inst4|LessThan0~7 (
// Equation(s):
// \inst4|LessThan0~7_cout  = CARRY((!\inst2|C[3]~28_combout  & !\inst4|LessThan0~5_cout ))

	.dataa(\inst2|C[3]~28_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|LessThan0~5_cout ),
	.combout(),
	.cout(\inst4|LessThan0~7_cout ));
// synopsys translate_off
defparam \inst4|LessThan0~7 .lut_mask = 16'h0005;
defparam \inst4|LessThan0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y70_N8
cycloneive_lcell_comb \inst4|LessThan0~9 (
// Equation(s):
// \inst4|LessThan0~9_cout  = CARRY((\inst2|C[4]~27_combout ) # (!\inst4|LessThan0~7_cout ))

	.dataa(gnd),
	.datab(\inst2|C[4]~27_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|LessThan0~7_cout ),
	.combout(),
	.cout(\inst4|LessThan0~9_cout ));
// synopsys translate_off
defparam \inst4|LessThan0~9 .lut_mask = 16'h00CF;
defparam \inst4|LessThan0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y70_N10
cycloneive_lcell_comb \inst4|LessThan0~11 (
// Equation(s):
// \inst4|LessThan0~11_cout  = CARRY((!\inst2|C[5]~26_combout  & !\inst4|LessThan0~9_cout ))

	.dataa(gnd),
	.datab(\inst2|C[5]~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|LessThan0~9_cout ),
	.combout(),
	.cout(\inst4|LessThan0~11_cout ));
// synopsys translate_off
defparam \inst4|LessThan0~11 .lut_mask = 16'h0003;
defparam \inst4|LessThan0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y70_N12
cycloneive_lcell_comb \inst4|LessThan0~13 (
// Equation(s):
// \inst4|LessThan0~13_cout  = CARRY((\inst2|C[6]~25_combout ) # (!\inst4|LessThan0~11_cout ))

	.dataa(\inst2|C[6]~25_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|LessThan0~11_cout ),
	.combout(),
	.cout(\inst4|LessThan0~13_cout ));
// synopsys translate_off
defparam \inst4|LessThan0~13 .lut_mask = 16'h00AF;
defparam \inst4|LessThan0~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y70_N14
cycloneive_lcell_comb \inst4|LessThan0~15 (
// Equation(s):
// \inst4|LessThan0~15_cout  = CARRY((!\inst2|C[7]~24_combout  & !\inst4|LessThan0~13_cout ))

	.dataa(gnd),
	.datab(\inst2|C[7]~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|LessThan0~13_cout ),
	.combout(),
	.cout(\inst4|LessThan0~15_cout ));
// synopsys translate_off
defparam \inst4|LessThan0~15 .lut_mask = 16'h0003;
defparam \inst4|LessThan0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y70_N16
cycloneive_lcell_comb \inst4|LessThan0~17 (
// Equation(s):
// \inst4|LessThan0~17_cout  = CARRY((\inst2|C[8]~23_combout ) # (!\inst4|LessThan0~15_cout ))

	.dataa(gnd),
	.datab(\inst2|C[8]~23_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|LessThan0~15_cout ),
	.combout(),
	.cout(\inst4|LessThan0~17_cout ));
// synopsys translate_off
defparam \inst4|LessThan0~17 .lut_mask = 16'h00CF;
defparam \inst4|LessThan0~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y70_N18
cycloneive_lcell_comb \inst4|LessThan0~19 (
// Equation(s):
// \inst4|LessThan0~19_cout  = CARRY((!\inst2|C[9]~22_combout  & !\inst4|LessThan0~17_cout ))

	.dataa(gnd),
	.datab(\inst2|C[9]~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|LessThan0~17_cout ),
	.combout(),
	.cout(\inst4|LessThan0~19_cout ));
// synopsys translate_off
defparam \inst4|LessThan0~19 .lut_mask = 16'h0003;
defparam \inst4|LessThan0~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y70_N20
cycloneive_lcell_comb \inst4|LessThan0~21 (
// Equation(s):
// \inst4|LessThan0~21_cout  = CARRY((\inst2|C[10]~21_combout ) # (!\inst4|LessThan0~19_cout ))

	.dataa(\inst2|C[10]~21_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|LessThan0~19_cout ),
	.combout(),
	.cout(\inst4|LessThan0~21_cout ));
// synopsys translate_off
defparam \inst4|LessThan0~21 .lut_mask = 16'h00AF;
defparam \inst4|LessThan0~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y70_N22
cycloneive_lcell_comb \inst4|LessThan0~23 (
// Equation(s):
// \inst4|LessThan0~23_cout  = CARRY((!\inst2|C[11]~20_combout  & !\inst4|LessThan0~21_cout ))

	.dataa(\inst2|C[11]~20_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|LessThan0~21_cout ),
	.combout(),
	.cout(\inst4|LessThan0~23_cout ));
// synopsys translate_off
defparam \inst4|LessThan0~23 .lut_mask = 16'h0005;
defparam \inst4|LessThan0~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y70_N24
cycloneive_lcell_comb \inst4|LessThan0~25 (
// Equation(s):
// \inst4|LessThan0~25_cout  = CARRY((\inst2|C[12]~19_combout ) # (!\inst4|LessThan0~23_cout ))

	.dataa(gnd),
	.datab(\inst2|C[12]~19_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|LessThan0~23_cout ),
	.combout(),
	.cout(\inst4|LessThan0~25_cout ));
// synopsys translate_off
defparam \inst4|LessThan0~25 .lut_mask = 16'h00CF;
defparam \inst4|LessThan0~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y70_N26
cycloneive_lcell_comb \inst4|LessThan0~27 (
// Equation(s):
// \inst4|LessThan0~27_cout  = CARRY((!\inst2|C[13]~18_combout  & !\inst4|LessThan0~25_cout ))

	.dataa(gnd),
	.datab(\inst2|C[13]~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|LessThan0~25_cout ),
	.combout(),
	.cout(\inst4|LessThan0~27_cout ));
// synopsys translate_off
defparam \inst4|LessThan0~27 .lut_mask = 16'h0003;
defparam \inst4|LessThan0~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y70_N28
cycloneive_lcell_comb \inst4|LessThan0~29 (
// Equation(s):
// \inst4|LessThan0~29_cout  = CARRY((\inst2|C[14]~17_combout ) # (!\inst4|LessThan0~27_cout ))

	.dataa(\inst2|C[14]~17_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|LessThan0~27_cout ),
	.combout(),
	.cout(\inst4|LessThan0~29_cout ));
// synopsys translate_off
defparam \inst4|LessThan0~29 .lut_mask = 16'h00AF;
defparam \inst4|LessThan0~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y70_N30
cycloneive_lcell_comb \inst4|LessThan0~31 (
// Equation(s):
// \inst4|LessThan0~31_cout  = CARRY((!\inst2|C[15]~16_combout  & !\inst4|LessThan0~29_cout ))

	.dataa(gnd),
	.datab(\inst2|C[15]~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|LessThan0~29_cout ),
	.combout(),
	.cout(\inst4|LessThan0~31_cout ));
// synopsys translate_off
defparam \inst4|LessThan0~31 .lut_mask = 16'h0003;
defparam \inst4|LessThan0~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y69_N0
cycloneive_lcell_comb \inst4|LessThan0~33 (
// Equation(s):
// \inst4|LessThan0~33_cout  = CARRY((\inst2|C[16]~15_combout ) # (!\inst4|LessThan0~31_cout ))

	.dataa(\inst2|C[16]~15_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|LessThan0~31_cout ),
	.combout(),
	.cout(\inst4|LessThan0~33_cout ));
// synopsys translate_off
defparam \inst4|LessThan0~33 .lut_mask = 16'h00AF;
defparam \inst4|LessThan0~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y69_N2
cycloneive_lcell_comb \inst4|LessThan0~35 (
// Equation(s):
// \inst4|LessThan0~35_cout  = CARRY((!\inst2|C[17]~14_combout  & !\inst4|LessThan0~33_cout ))

	.dataa(\inst2|C[17]~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|LessThan0~33_cout ),
	.combout(),
	.cout(\inst4|LessThan0~35_cout ));
// synopsys translate_off
defparam \inst4|LessThan0~35 .lut_mask = 16'h0005;
defparam \inst4|LessThan0~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y69_N4
cycloneive_lcell_comb \inst4|LessThan0~37 (
// Equation(s):
// \inst4|LessThan0~37_cout  = CARRY((\inst2|C[18]~13_combout ) # (!\inst4|LessThan0~35_cout ))

	.dataa(\inst2|C[18]~13_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|LessThan0~35_cout ),
	.combout(),
	.cout(\inst4|LessThan0~37_cout ));
// synopsys translate_off
defparam \inst4|LessThan0~37 .lut_mask = 16'h00AF;
defparam \inst4|LessThan0~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y69_N6
cycloneive_lcell_comb \inst4|LessThan0~39 (
// Equation(s):
// \inst4|LessThan0~39_cout  = CARRY((!\inst2|C[19]~12_combout  & !\inst4|LessThan0~37_cout ))

	.dataa(\inst2|C[19]~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|LessThan0~37_cout ),
	.combout(),
	.cout(\inst4|LessThan0~39_cout ));
// synopsys translate_off
defparam \inst4|LessThan0~39 .lut_mask = 16'h0005;
defparam \inst4|LessThan0~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y69_N8
cycloneive_lcell_comb \inst4|LessThan0~41 (
// Equation(s):
// \inst4|LessThan0~41_cout  = CARRY((\inst2|C[20]~11_combout ) # (!\inst4|LessThan0~39_cout ))

	.dataa(\inst2|C[20]~11_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|LessThan0~39_cout ),
	.combout(),
	.cout(\inst4|LessThan0~41_cout ));
// synopsys translate_off
defparam \inst4|LessThan0~41 .lut_mask = 16'h00AF;
defparam \inst4|LessThan0~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y69_N10
cycloneive_lcell_comb \inst4|LessThan0~43 (
// Equation(s):
// \inst4|LessThan0~43_cout  = CARRY((!\inst2|C[21]~10_combout  & !\inst4|LessThan0~41_cout ))

	.dataa(\inst2|C[21]~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|LessThan0~41_cout ),
	.combout(),
	.cout(\inst4|LessThan0~43_cout ));
// synopsys translate_off
defparam \inst4|LessThan0~43 .lut_mask = 16'h0005;
defparam \inst4|LessThan0~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y69_N12
cycloneive_lcell_comb \inst4|LessThan0~45 (
// Equation(s):
// \inst4|LessThan0~45_cout  = CARRY((\inst2|C[22]~9_combout ) # (!\inst4|LessThan0~43_cout ))

	.dataa(\inst2|C[22]~9_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|LessThan0~43_cout ),
	.combout(),
	.cout(\inst4|LessThan0~45_cout ));
// synopsys translate_off
defparam \inst4|LessThan0~45 .lut_mask = 16'h00AF;
defparam \inst4|LessThan0~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y69_N14
cycloneive_lcell_comb \inst4|LessThan0~47 (
// Equation(s):
// \inst4|LessThan0~47_cout  = CARRY((!\inst2|C[23]~8_combout  & !\inst4|LessThan0~45_cout ))

	.dataa(gnd),
	.datab(\inst2|C[23]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|LessThan0~45_cout ),
	.combout(),
	.cout(\inst4|LessThan0~47_cout ));
// synopsys translate_off
defparam \inst4|LessThan0~47 .lut_mask = 16'h0003;
defparam \inst4|LessThan0~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y69_N16
cycloneive_lcell_comb \inst4|LessThan0~49 (
// Equation(s):
// \inst4|LessThan0~49_cout  = CARRY((\inst2|C[24]~7_combout ) # (!\inst4|LessThan0~47_cout ))

	.dataa(\inst2|C[24]~7_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|LessThan0~47_cout ),
	.combout(),
	.cout(\inst4|LessThan0~49_cout ));
// synopsys translate_off
defparam \inst4|LessThan0~49 .lut_mask = 16'h00AF;
defparam \inst4|LessThan0~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y69_N18
cycloneive_lcell_comb \inst4|LessThan0~51 (
// Equation(s):
// \inst4|LessThan0~51_cout  = CARRY((!\inst2|C[25]~6_combout  & !\inst4|LessThan0~49_cout ))

	.dataa(gnd),
	.datab(\inst2|C[25]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|LessThan0~49_cout ),
	.combout(),
	.cout(\inst4|LessThan0~51_cout ));
// synopsys translate_off
defparam \inst4|LessThan0~51 .lut_mask = 16'h0003;
defparam \inst4|LessThan0~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y69_N20
cycloneive_lcell_comb \inst4|LessThan0~53 (
// Equation(s):
// \inst4|LessThan0~53_cout  = CARRY((\inst2|C[26]~5_combout ) # (!\inst4|LessThan0~51_cout ))

	.dataa(gnd),
	.datab(\inst2|C[26]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|LessThan0~51_cout ),
	.combout(),
	.cout(\inst4|LessThan0~53_cout ));
// synopsys translate_off
defparam \inst4|LessThan0~53 .lut_mask = 16'h00CF;
defparam \inst4|LessThan0~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y69_N22
cycloneive_lcell_comb \inst4|LessThan0~55 (
// Equation(s):
// \inst4|LessThan0~55_cout  = CARRY((!\inst2|C[27]~4_combout  & !\inst4|LessThan0~53_cout ))

	.dataa(gnd),
	.datab(\inst2|C[27]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|LessThan0~53_cout ),
	.combout(),
	.cout(\inst4|LessThan0~55_cout ));
// synopsys translate_off
defparam \inst4|LessThan0~55 .lut_mask = 16'h0003;
defparam \inst4|LessThan0~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y69_N24
cycloneive_lcell_comb \inst4|LessThan0~57 (
// Equation(s):
// \inst4|LessThan0~57_cout  = CARRY((\inst2|C[28]~3_combout ) # (!\inst4|LessThan0~55_cout ))

	.dataa(\inst2|C[28]~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|LessThan0~55_cout ),
	.combout(),
	.cout(\inst4|LessThan0~57_cout ));
// synopsys translate_off
defparam \inst4|LessThan0~57 .lut_mask = 16'h00AF;
defparam \inst4|LessThan0~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y69_N26
cycloneive_lcell_comb \inst4|LessThan0~59 (
// Equation(s):
// \inst4|LessThan0~59_cout  = CARRY((!\inst2|C[29]~2_combout  & !\inst4|LessThan0~57_cout ))

	.dataa(\inst2|C[29]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|LessThan0~57_cout ),
	.combout(),
	.cout(\inst4|LessThan0~59_cout ));
// synopsys translate_off
defparam \inst4|LessThan0~59 .lut_mask = 16'h0005;
defparam \inst4|LessThan0~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y69_N28
cycloneive_lcell_comb \inst4|LessThan0~61 (
// Equation(s):
// \inst4|LessThan0~61_cout  = CARRY((\inst2|C[30]~1_combout ) # (!\inst4|LessThan0~59_cout ))

	.dataa(gnd),
	.datab(\inst2|C[30]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|LessThan0~59_cout ),
	.combout(),
	.cout(\inst4|LessThan0~61_cout ));
// synopsys translate_off
defparam \inst4|LessThan0~61 .lut_mask = 16'h00CF;
defparam \inst4|LessThan0~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y69_N30
cycloneive_lcell_comb \inst4|LessThan0~62 (
// Equation(s):
// \inst4|LessThan0~62_combout  = (\inst4|LessThan0~61_cout  & !\inst2|C[31]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|C[31]~0_combout ),
	.cin(\inst4|LessThan0~61_cout ),
	.combout(\inst4|LessThan0~62_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|LessThan0~62 .lut_mask = 16'h00F0;
defparam \inst4|LessThan0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y69_N30
cycloneive_lcell_comb \inst2|C[0]~31 (
// Equation(s):
// \inst2|C[0]~31_combout  = (!\inst19|PC_reg [3] & ((\inst|registradores~390_q ) # (\inst19|PC_reg [2])))

	.dataa(\inst|registradores~390_q ),
	.datab(gnd),
	.datac(\inst19|PC_reg [2]),
	.datad(\inst19|PC_reg [3]),
	.cin(gnd),
	.combout(\inst2|C[0]~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|C[0]~31 .lut_mask = 16'h00FA;
defparam \inst2|C[0]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y69_N0
cycloneive_lcell_comb \inst2|C[0]~32 (
// Equation(s):
// \inst2|C[0]~32_combout  = (\inst16|mem~4_combout  & (\inst16|mem~0_combout  & (\inst2|C[0]~31_combout  & \inst16|mem~2_combout )))

	.dataa(\inst16|mem~4_combout ),
	.datab(\inst16|mem~0_combout ),
	.datac(\inst2|C[0]~31_combout ),
	.datad(\inst16|mem~2_combout ),
	.cin(gnd),
	.combout(\inst2|C[0]~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|C[0]~32 .lut_mask = 16'h8000;
defparam \inst2|C[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y69_N22
cycloneive_lcell_comb \inst4|Add0~93 (
// Equation(s):
// \inst4|Add0~93_combout  = (\inst30|inst2|Mux3~2_combout  & (\inst30|inst2|Mux0~0_combout  & (\inst4|LessThan0~62_combout ))) # (!\inst30|inst2|Mux3~2_combout  & (((\inst2|C[0]~32_combout ))))

	.dataa(\inst30|inst2|Mux0~0_combout ),
	.datab(\inst30|inst2|Mux3~2_combout ),
	.datac(\inst4|LessThan0~62_combout ),
	.datad(\inst2|C[0]~32_combout ),
	.cin(gnd),
	.combout(\inst4|Add0~93_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Add0~93 .lut_mask = 16'hB380;
defparam \inst4|Add0~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y70_N11
dffeas \inst|registradores~421 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|Add0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|registradores~1096_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registradores~421_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registradores~421 .is_wysiwyg = "true";
defparam \inst|registradores~421 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y70_N16
cycloneive_lcell_comb \inst|registradores~1064 (
// Equation(s):
// \inst|registradores~1064_combout  = (\inst16|mem~0_combout  & (\inst16|mem~2_combout  & \inst|registradores~421_q ))

	.dataa(\inst16|mem~0_combout ),
	.datab(\inst16|mem~2_combout ),
	.datac(gnd),
	.datad(\inst|registradores~421_q ),
	.cin(gnd),
	.combout(\inst|registradores~1064_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registradores~1064 .lut_mask = 16'h8800;
defparam \inst|registradores~1064 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y70_N9
dffeas \inst|registradores~420 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|Add0~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|registradores~1096_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registradores~420_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registradores~420 .is_wysiwyg = "true";
defparam \inst|registradores~420 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y70_N6
cycloneive_lcell_comb \inst|registradores~1065 (
// Equation(s):
// \inst|registradores~1065_combout  = (\inst16|mem~0_combout  & (\inst|registradores~420_q  & \inst16|mem~2_combout ))

	.dataa(\inst16|mem~0_combout ),
	.datab(gnd),
	.datac(\inst|registradores~420_q ),
	.datad(\inst16|mem~2_combout ),
	.cin(gnd),
	.combout(\inst|registradores~1065_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registradores~1065 .lut_mask = 16'hA000;
defparam \inst|registradores~1065 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y69_N8
cycloneive_lcell_comb \inst|registradores~1066 (
// Equation(s):
// \inst|registradores~1066_combout  = (\inst16|mem~0_combout  & (\inst16|mem~2_combout  & \inst|registradores~419_q ))

	.dataa(\inst16|mem~0_combout ),
	.datab(gnd),
	.datac(\inst16|mem~2_combout ),
	.datad(\inst|registradores~419_q ),
	.cin(gnd),
	.combout(\inst|registradores~1066_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registradores~1066 .lut_mask = 16'hA000;
defparam \inst|registradores~1066 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y69_N14
cycloneive_lcell_comb \inst|registradores~1067 (
// Equation(s):
// \inst|registradores~1067_combout  = (\inst|registradores~418_q  & (\inst16|mem~0_combout  & \inst16|mem~2_combout ))

	.dataa(gnd),
	.datab(\inst|registradores~418_q ),
	.datac(\inst16|mem~0_combout ),
	.datad(\inst16|mem~2_combout ),
	.cin(gnd),
	.combout(\inst|registradores~1067_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registradores~1067 .lut_mask = 16'hC000;
defparam \inst|registradores~1067 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y70_N20
cycloneive_lcell_comb \inst|registradores~1068 (
// Equation(s):
// \inst|registradores~1068_combout  = (\inst16|mem~0_combout  & (\inst|registradores~417_q  & \inst16|mem~2_combout ))

	.dataa(\inst16|mem~0_combout ),
	.datab(gnd),
	.datac(\inst|registradores~417_q ),
	.datad(\inst16|mem~2_combout ),
	.cin(gnd),
	.combout(\inst|registradores~1068_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registradores~1068 .lut_mask = 16'hA000;
defparam \inst|registradores~1068 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y71_N4
cycloneive_lcell_comb \inst|registradores~1069 (
// Equation(s):
// \inst|registradores~1069_combout  = (\inst16|mem~2_combout  & (\inst|registradores~416_q  & \inst16|mem~0_combout ))

	.dataa(\inst16|mem~2_combout ),
	.datab(\inst|registradores~416_q ),
	.datac(gnd),
	.datad(\inst16|mem~0_combout ),
	.cin(gnd),
	.combout(\inst|registradores~1069_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registradores~1069 .lut_mask = 16'h8800;
defparam \inst|registradores~1069 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y69_N12
cycloneive_lcell_comb \inst|registradores~1070 (
// Equation(s):
// \inst|registradores~1070_combout  = (\inst16|mem~2_combout  & (\inst|registradores~415_q  & \inst16|mem~0_combout ))

	.dataa(\inst16|mem~2_combout ),
	.datab(gnd),
	.datac(\inst|registradores~415_q ),
	.datad(\inst16|mem~0_combout ),
	.cin(gnd),
	.combout(\inst|registradores~1070_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registradores~1070 .lut_mask = 16'hA000;
defparam \inst|registradores~1070 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y69_N22
cycloneive_lcell_comb \inst|registradores~1071 (
// Equation(s):
// \inst|registradores~1071_combout  = (\inst|registradores~414_q  & (\inst16|mem~2_combout  & \inst16|mem~0_combout ))

	.dataa(\inst|registradores~414_q ),
	.datab(gnd),
	.datac(\inst16|mem~2_combout ),
	.datad(\inst16|mem~0_combout ),
	.cin(gnd),
	.combout(\inst|registradores~1071_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registradores~1071 .lut_mask = 16'hA000;
defparam \inst|registradores~1071 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y69_N16
cycloneive_lcell_comb \inst|registradores~1072 (
// Equation(s):
// \inst|registradores~1072_combout  = (\inst16|mem~0_combout  & (\inst16|mem~2_combout  & \inst|registradores~413_q ))

	.dataa(\inst16|mem~0_combout ),
	.datab(gnd),
	.datac(\inst16|mem~2_combout ),
	.datad(\inst|registradores~413_q ),
	.cin(gnd),
	.combout(\inst|registradores~1072_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registradores~1072 .lut_mask = 16'hA000;
defparam \inst|registradores~1072 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y69_N2
cycloneive_lcell_comb \inst|registradores~1073 (
// Equation(s):
// \inst|registradores~1073_combout  = (\inst16|mem~2_combout  & (\inst16|mem~0_combout  & \inst|registradores~412_q ))

	.dataa(\inst16|mem~2_combout ),
	.datab(\inst16|mem~0_combout ),
	.datac(gnd),
	.datad(\inst|registradores~412_q ),
	.cin(gnd),
	.combout(\inst|registradores~1073_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registradores~1073 .lut_mask = 16'h8800;
defparam \inst|registradores~1073 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y69_N16
cycloneive_lcell_comb \inst|registradores~1074 (
// Equation(s):
// \inst|registradores~1074_combout  = (\inst|registradores~411_q  & (\inst16|mem~0_combout  & \inst16|mem~2_combout ))

	.dataa(gnd),
	.datab(\inst|registradores~411_q ),
	.datac(\inst16|mem~0_combout ),
	.datad(\inst16|mem~2_combout ),
	.cin(gnd),
	.combout(\inst|registradores~1074_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registradores~1074 .lut_mask = 16'hC000;
defparam \inst|registradores~1074 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y69_N29
dffeas \inst|registradores~410 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|Add0~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|registradores~1096_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registradores~410_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registradores~410 .is_wysiwyg = "true";
defparam \inst|registradores~410 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y69_N6
cycloneive_lcell_comb \inst|registradores~1075 (
// Equation(s):
// \inst|registradores~1075_combout  = (\inst16|mem~0_combout  & (\inst16|mem~2_combout  & \inst|registradores~410_q ))

	.dataa(\inst16|mem~0_combout ),
	.datab(\inst16|mem~2_combout ),
	.datac(gnd),
	.datad(\inst|registradores~410_q ),
	.cin(gnd),
	.combout(\inst|registradores~1075_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registradores~1075 .lut_mask = 16'h8800;
defparam \inst|registradores~1075 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y69_N1
dffeas \inst|registradores~409 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|Add0~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|registradores~1096_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registradores~409_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registradores~409 .is_wysiwyg = "true";
defparam \inst|registradores~409 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y69_N2
cycloneive_lcell_comb \inst|registradores~1076 (
// Equation(s):
// \inst|registradores~1076_combout  = (\inst|registradores~409_q  & (\inst16|mem~2_combout  & \inst16|mem~0_combout ))

	.dataa(\inst|registradores~409_q ),
	.datab(gnd),
	.datac(\inst16|mem~2_combout ),
	.datad(\inst16|mem~0_combout ),
	.cin(gnd),
	.combout(\inst|registradores~1076_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registradores~1076 .lut_mask = 16'hA000;
defparam \inst|registradores~1076 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y69_N24
cycloneive_lcell_comb \inst|registradores~1077 (
// Equation(s):
// \inst|registradores~1077_combout  = (\inst16|mem~2_combout  & (\inst16|mem~0_combout  & \inst|registradores~408_q ))

	.dataa(gnd),
	.datab(\inst16|mem~2_combout ),
	.datac(\inst16|mem~0_combout ),
	.datad(\inst|registradores~408_q ),
	.cin(gnd),
	.combout(\inst|registradores~1077_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registradores~1077 .lut_mask = 16'hC000;
defparam \inst|registradores~1077 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y70_N22
cycloneive_lcell_comb \inst|registradores~1078 (
// Equation(s):
// \inst|registradores~1078_combout  = (\inst|registradores~407_q  & (\inst16|mem~2_combout  & \inst16|mem~0_combout ))

	.dataa(\inst|registradores~407_q ),
	.datab(\inst16|mem~2_combout ),
	.datac(gnd),
	.datad(\inst16|mem~0_combout ),
	.cin(gnd),
	.combout(\inst|registradores~1078_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registradores~1078 .lut_mask = 16'h8800;
defparam \inst|registradores~1078 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y69_N28
cycloneive_lcell_comb \inst|registradores~1079 (
// Equation(s):
// \inst|registradores~1079_combout  = (\inst16|mem~0_combout  & (\inst16|mem~2_combout  & \inst|registradores~406_q ))

	.dataa(gnd),
	.datab(\inst16|mem~0_combout ),
	.datac(\inst16|mem~2_combout ),
	.datad(\inst|registradores~406_q ),
	.cin(gnd),
	.combout(\inst|registradores~1079_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registradores~1079 .lut_mask = 16'hC000;
defparam \inst|registradores~1079 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y70_N12
cycloneive_lcell_comb \inst|registradores~1080 (
// Equation(s):
// \inst|registradores~1080_combout  = (\inst16|mem~0_combout  & (\inst|registradores~405_q  & \inst16|mem~2_combout ))

	.dataa(gnd),
	.datab(\inst16|mem~0_combout ),
	.datac(\inst|registradores~405_q ),
	.datad(\inst16|mem~2_combout ),
	.cin(gnd),
	.combout(\inst|registradores~1080_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registradores~1080 .lut_mask = 16'hC000;
defparam \inst|registradores~1080 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y70_N9
dffeas \inst|registradores~404 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|Add0~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|registradores~1096_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registradores~404_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registradores~404 .is_wysiwyg = "true";
defparam \inst|registradores~404 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y70_N30
cycloneive_lcell_comb \inst|registradores~1081 (
// Equation(s):
// \inst|registradores~1081_combout  = (\inst16|mem~0_combout  & (\inst|registradores~404_q  & \inst16|mem~2_combout ))

	.dataa(gnd),
	.datab(\inst16|mem~0_combout ),
	.datac(\inst|registradores~404_q ),
	.datad(\inst16|mem~2_combout ),
	.cin(gnd),
	.combout(\inst|registradores~1081_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registradores~1081 .lut_mask = 16'hC000;
defparam \inst|registradores~1081 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y70_N1
dffeas \inst|registradores~403 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|Add0~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|registradores~1096_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registradores~403_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registradores~403 .is_wysiwyg = "true";
defparam \inst|registradores~403 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y70_N16
cycloneive_lcell_comb \inst|registradores~1082 (
// Equation(s):
// \inst|registradores~1082_combout  = (\inst16|mem~2_combout  & (\inst16|mem~0_combout  & \inst|registradores~403_q ))

	.dataa(\inst16|mem~2_combout ),
	.datab(gnd),
	.datac(\inst16|mem~0_combout ),
	.datad(\inst|registradores~403_q ),
	.cin(gnd),
	.combout(\inst|registradores~1082_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registradores~1082 .lut_mask = 16'hA000;
defparam \inst|registradores~1082 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y70_N29
dffeas \inst|registradores~402 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|Add0~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|registradores~1096_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registradores~402_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registradores~402 .is_wysiwyg = "true";
defparam \inst|registradores~402 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y70_N14
cycloneive_lcell_comb \inst|registradores~1083 (
// Equation(s):
// \inst|registradores~1083_combout  = (\inst16|mem~2_combout  & (\inst16|mem~0_combout  & \inst|registradores~402_q ))

	.dataa(\inst16|mem~2_combout ),
	.datab(gnd),
	.datac(\inst16|mem~0_combout ),
	.datad(\inst|registradores~402_q ),
	.cin(gnd),
	.combout(\inst|registradores~1083_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registradores~1083 .lut_mask = 16'hA000;
defparam \inst|registradores~1083 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y70_N4
cycloneive_lcell_comb \inst|registradores~1084 (
// Equation(s):
// \inst|registradores~1084_combout  = (\inst16|mem~0_combout  & (\inst16|mem~2_combout  & \inst|registradores~401_q ))

	.dataa(\inst16|mem~0_combout ),
	.datab(gnd),
	.datac(\inst16|mem~2_combout ),
	.datad(\inst|registradores~401_q ),
	.cin(gnd),
	.combout(\inst|registradores~1084_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registradores~1084 .lut_mask = 16'hA000;
defparam \inst|registradores~1084 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y70_N2
cycloneive_lcell_comb \inst|registradores~1085 (
// Equation(s):
// \inst|registradores~1085_combout  = (\inst16|mem~0_combout  & (\inst16|mem~2_combout  & \inst|registradores~400_q ))

	.dataa(\inst16|mem~0_combout ),
	.datab(gnd),
	.datac(\inst16|mem~2_combout ),
	.datad(\inst|registradores~400_q ),
	.cin(gnd),
	.combout(\inst|registradores~1085_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registradores~1085 .lut_mask = 16'hA000;
defparam \inst|registradores~1085 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y70_N5
dffeas \inst|registradores~399 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|Add0~68_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|registradores~1096_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registradores~399_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registradores~399 .is_wysiwyg = "true";
defparam \inst|registradores~399 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y71_N2
cycloneive_lcell_comb \inst|registradores~1086 (
// Equation(s):
// \inst|registradores~1086_combout  = (\inst16|mem~2_combout  & (\inst|registradores~399_q  & \inst16|mem~0_combout ))

	.dataa(\inst16|mem~2_combout ),
	.datab(gnd),
	.datac(\inst|registradores~399_q ),
	.datad(\inst16|mem~0_combout ),
	.cin(gnd),
	.combout(\inst|registradores~1086_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registradores~1086 .lut_mask = 16'hA000;
defparam \inst|registradores~1086 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y70_N27
dffeas \inst|registradores~398 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|Add0~71_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|registradores~1096_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registradores~398_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registradores~398 .is_wysiwyg = "true";
defparam \inst|registradores~398 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y70_N12
cycloneive_lcell_comb \inst|registradores~1087 (
// Equation(s):
// \inst|registradores~1087_combout  = (\inst16|mem~0_combout  & (\inst16|mem~2_combout  & \inst|registradores~398_q ))

	.dataa(\inst16|mem~0_combout ),
	.datab(\inst16|mem~2_combout ),
	.datac(gnd),
	.datad(\inst|registradores~398_q ),
	.cin(gnd),
	.combout(\inst|registradores~1087_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registradores~1087 .lut_mask = 16'h8800;
defparam \inst|registradores~1087 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y70_N1
dffeas \inst|registradores~397 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|Add0~74_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|registradores~1096_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registradores~397_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registradores~397 .is_wysiwyg = "true";
defparam \inst|registradores~397 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y70_N26
cycloneive_lcell_comb \inst|registradores~1088 (
// Equation(s):
// \inst|registradores~1088_combout  = (\inst16|mem~2_combout  & (\inst|registradores~397_q  & \inst16|mem~0_combout ))

	.dataa(gnd),
	.datab(\inst16|mem~2_combout ),
	.datac(\inst|registradores~397_q ),
	.datad(\inst16|mem~0_combout ),
	.cin(gnd),
	.combout(\inst|registradores~1088_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registradores~1088 .lut_mask = 16'hC000;
defparam \inst|registradores~1088 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y69_N18
cycloneive_lcell_comb \inst|registradores~1089 (
// Equation(s):
// \inst|registradores~1089_combout  = (\inst|registradores~396_q  & (\inst16|mem~2_combout  & \inst16|mem~0_combout ))

	.dataa(\inst|registradores~396_q ),
	.datab(\inst16|mem~2_combout ),
	.datac(gnd),
	.datad(\inst16|mem~0_combout ),
	.cin(gnd),
	.combout(\inst|registradores~1089_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registradores~1089 .lut_mask = 16'h8800;
defparam \inst|registradores~1089 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y70_N23
dffeas \inst|registradores~395 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|Add0~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|registradores~1096_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registradores~395_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registradores~395 .is_wysiwyg = "true";
defparam \inst|registradores~395 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y70_N0
cycloneive_lcell_comb \inst|registradores~1090 (
// Equation(s):
// \inst|registradores~1090_combout  = (\inst16|mem~0_combout  & (\inst16|mem~2_combout  & \inst|registradores~395_q ))

	.dataa(\inst16|mem~0_combout ),
	.datab(gnd),
	.datac(\inst16|mem~2_combout ),
	.datad(\inst|registradores~395_q ),
	.cin(gnd),
	.combout(\inst|registradores~1090_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registradores~1090 .lut_mask = 16'hA000;
defparam \inst|registradores~1090 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y71_N28
cycloneive_lcell_comb \inst|registradores~1091 (
// Equation(s):
// \inst|registradores~1091_combout  = (\inst16|mem~0_combout  & (\inst|registradores~394_q  & \inst16|mem~2_combout ))

	.dataa(\inst16|mem~0_combout ),
	.datab(gnd),
	.datac(\inst|registradores~394_q ),
	.datad(\inst16|mem~2_combout ),
	.cin(gnd),
	.combout(\inst|registradores~1091_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registradores~1091 .lut_mask = 16'hA000;
defparam \inst|registradores~1091 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y70_N3
dffeas \inst|registradores~393 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|Add0~86_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|registradores~1096_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registradores~393_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registradores~393 .is_wysiwyg = "true";
defparam \inst|registradores~393 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y70_N0
cycloneive_lcell_comb \inst|registradores~1092 (
// Equation(s):
// \inst|registradores~1092_combout  = (\inst16|mem~2_combout  & (\inst|registradores~393_q  & \inst16|mem~0_combout ))

	.dataa(gnd),
	.datab(\inst16|mem~2_combout ),
	.datac(\inst|registradores~393_q ),
	.datad(\inst16|mem~0_combout ),
	.cin(gnd),
	.combout(\inst|registradores~1092_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registradores~1092 .lut_mask = 16'hC000;
defparam \inst|registradores~1092 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y70_N29
dffeas \inst|registradores~392 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|Add0~89_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|registradores~1096_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registradores~392_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registradores~392 .is_wysiwyg = "true";
defparam \inst|registradores~392 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y71_N14
cycloneive_lcell_comb \inst|registradores~1093 (
// Equation(s):
// \inst|registradores~1093_combout  = (\inst16|mem~2_combout  & (\inst|registradores~392_q  & \inst16|mem~0_combout ))

	.dataa(\inst16|mem~2_combout ),
	.datab(gnd),
	.datac(\inst|registradores~392_q ),
	.datad(\inst16|mem~0_combout ),
	.cin(gnd),
	.combout(\inst|registradores~1093_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registradores~1093 .lut_mask = 16'hA000;
defparam \inst|registradores~1093 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y70_N9
dffeas \inst|registradores~391 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|Add0~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|registradores~1096_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registradores~391_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registradores~391 .is_wysiwyg = "true";
defparam \inst|registradores~391 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y70_N14
cycloneive_lcell_comb \inst|registradores~1094 (
// Equation(s):
// \inst|registradores~1094_combout  = (\inst16|mem~0_combout  & (\inst|registradores~391_q  & \inst16|mem~2_combout ))

	.dataa(\inst16|mem~0_combout ),
	.datab(gnd),
	.datac(\inst|registradores~391_q ),
	.datad(\inst16|mem~2_combout ),
	.cin(gnd),
	.combout(\inst|registradores~1094_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registradores~1094 .lut_mask = 16'hA000;
defparam \inst|registradores~1094 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y69_N27
dffeas \inst|registradores~390 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst4|Add0~93_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|registradores~1096_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|registradores~390_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|registradores~390 .is_wysiwyg = "true";
defparam \inst|registradores~390 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y69_N28
cycloneive_lcell_comb \inst|registradores~1095 (
// Equation(s):
// \inst|registradores~1095_combout  = (\inst16|mem~0_combout  & (\inst|registradores~390_q  & \inst16|mem~2_combout ))

	.dataa(gnd),
	.datab(\inst16|mem~0_combout ),
	.datac(\inst|registradores~390_q ),
	.datad(\inst16|mem~2_combout ),
	.cin(gnd),
	.combout(\inst|registradores~1095_combout ),
	.cout());
// synopsys translate_off
defparam \inst|registradores~1095 .lut_mask = 16'hC000;
defparam \inst|registradores~1095 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y70_N8
cycloneive_lcell_comb \inst16|mem~4 (
// Equation(s):
// \inst16|mem~4_combout  = (!\inst19|PC_reg [4] & !\inst19|PC_reg [5])

	.dataa(gnd),
	.datab(\inst19|PC_reg [4]),
	.datac(gnd),
	.datad(\inst19|PC_reg [5]),
	.cin(gnd),
	.combout(\inst16|mem~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|mem~4 .lut_mask = 16'h0033;
defparam \inst16|mem~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y69_N6
cycloneive_lcell_comb \inst16|mem~5 (
// Equation(s):
// \inst16|mem~5_combout  = (\inst16|mem~4_combout  & (!\inst19|PC_reg [3] & (\inst19|PC_reg [2] & \inst16|mem~0_combout )))

	.dataa(\inst16|mem~4_combout ),
	.datab(\inst19|PC_reg [3]),
	.datac(\inst19|PC_reg [2]),
	.datad(\inst16|mem~0_combout ),
	.cin(gnd),
	.combout(\inst16|mem~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|mem~5 .lut_mask = 16'h2000;
defparam \inst16|mem~5 .sum_lutc_input = "datac";
// synopsys translate_on

assign memwrt = \memwrt~output_o ;

assign memtor = \memtor~output_o ;

assign finalMux[31] = \finalMux[31]~output_o ;

assign finalMux[30] = \finalMux[30]~output_o ;

assign finalMux[29] = \finalMux[29]~output_o ;

assign finalMux[28] = \finalMux[28]~output_o ;

assign finalMux[27] = \finalMux[27]~output_o ;

assign finalMux[26] = \finalMux[26]~output_o ;

assign finalMux[25] = \finalMux[25]~output_o ;

assign finalMux[24] = \finalMux[24]~output_o ;

assign finalMux[23] = \finalMux[23]~output_o ;

assign finalMux[22] = \finalMux[22]~output_o ;

assign finalMux[21] = \finalMux[21]~output_o ;

assign finalMux[20] = \finalMux[20]~output_o ;

assign finalMux[19] = \finalMux[19]~output_o ;

assign finalMux[18] = \finalMux[18]~output_o ;

assign finalMux[17] = \finalMux[17]~output_o ;

assign finalMux[16] = \finalMux[16]~output_o ;

assign finalMux[15] = \finalMux[15]~output_o ;

assign finalMux[14] = \finalMux[14]~output_o ;

assign finalMux[13] = \finalMux[13]~output_o ;

assign finalMux[12] = \finalMux[12]~output_o ;

assign finalMux[11] = \finalMux[11]~output_o ;

assign finalMux[10] = \finalMux[10]~output_o ;

assign finalMux[9] = \finalMux[9]~output_o ;

assign finalMux[8] = \finalMux[8]~output_o ;

assign finalMux[7] = \finalMux[7]~output_o ;

assign finalMux[6] = \finalMux[6]~output_o ;

assign finalMux[5] = \finalMux[5]~output_o ;

assign finalMux[4] = \finalMux[4]~output_o ;

assign finalMux[3] = \finalMux[3]~output_o ;

assign finalMux[2] = \finalMux[2]~output_o ;

assign finalMux[1] = \finalMux[1]~output_o ;

assign finalMux[0] = \finalMux[0]~output_o ;

assign regData1[31] = \regData1[31]~output_o ;

assign regData1[30] = \regData1[30]~output_o ;

assign regData1[29] = \regData1[29]~output_o ;

assign regData1[28] = \regData1[28]~output_o ;

assign regData1[27] = \regData1[27]~output_o ;

assign regData1[26] = \regData1[26]~output_o ;

assign regData1[25] = \regData1[25]~output_o ;

assign regData1[24] = \regData1[24]~output_o ;

assign regData1[23] = \regData1[23]~output_o ;

assign regData1[22] = \regData1[22]~output_o ;

assign regData1[21] = \regData1[21]~output_o ;

assign regData1[20] = \regData1[20]~output_o ;

assign regData1[19] = \regData1[19]~output_o ;

assign regData1[18] = \regData1[18]~output_o ;

assign regData1[17] = \regData1[17]~output_o ;

assign regData1[16] = \regData1[16]~output_o ;

assign regData1[15] = \regData1[15]~output_o ;

assign regData1[14] = \regData1[14]~output_o ;

assign regData1[13] = \regData1[13]~output_o ;

assign regData1[12] = \regData1[12]~output_o ;

assign regData1[11] = \regData1[11]~output_o ;

assign regData1[10] = \regData1[10]~output_o ;

assign regData1[9] = \regData1[9]~output_o ;

assign regData1[8] = \regData1[8]~output_o ;

assign regData1[7] = \regData1[7]~output_o ;

assign regData1[6] = \regData1[6]~output_o ;

assign regData1[5] = \regData1[5]~output_o ;

assign regData1[4] = \regData1[4]~output_o ;

assign regData1[3] = \regData1[3]~output_o ;

assign regData1[2] = \regData1[2]~output_o ;

assign regData1[1] = \regData1[1]~output_o ;

assign regData1[0] = \regData1[0]~output_o ;

assign regData2[31] = \regData2[31]~output_o ;

assign regData2[30] = \regData2[30]~output_o ;

assign regData2[29] = \regData2[29]~output_o ;

assign regData2[28] = \regData2[28]~output_o ;

assign regData2[27] = \regData2[27]~output_o ;

assign regData2[26] = \regData2[26]~output_o ;

assign regData2[25] = \regData2[25]~output_o ;

assign regData2[24] = \regData2[24]~output_o ;

assign regData2[23] = \regData2[23]~output_o ;

assign regData2[22] = \regData2[22]~output_o ;

assign regData2[21] = \regData2[21]~output_o ;

assign regData2[20] = \regData2[20]~output_o ;

assign regData2[19] = \regData2[19]~output_o ;

assign regData2[18] = \regData2[18]~output_o ;

assign regData2[17] = \regData2[17]~output_o ;

assign regData2[16] = \regData2[16]~output_o ;

assign regData2[15] = \regData2[15]~output_o ;

assign regData2[14] = \regData2[14]~output_o ;

assign regData2[13] = \regData2[13]~output_o ;

assign regData2[12] = \regData2[12]~output_o ;

assign regData2[11] = \regData2[11]~output_o ;

assign regData2[10] = \regData2[10]~output_o ;

assign regData2[9] = \regData2[9]~output_o ;

assign regData2[8] = \regData2[8]~output_o ;

assign regData2[7] = \regData2[7]~output_o ;

assign regData2[6] = \regData2[6]~output_o ;

assign regData2[5] = \regData2[5]~output_o ;

assign regData2[4] = \regData2[4]~output_o ;

assign regData2[3] = \regData2[3]~output_o ;

assign regData2[2] = \regData2[2]~output_o ;

assign regData2[1] = \regData2[1]~output_o ;

assign regData2[0] = \regData2[0]~output_o ;

assign saidaULA[31] = \saidaULA[31]~output_o ;

assign saidaULA[30] = \saidaULA[30]~output_o ;

assign saidaULA[29] = \saidaULA[29]~output_o ;

assign saidaULA[28] = \saidaULA[28]~output_o ;

assign saidaULA[27] = \saidaULA[27]~output_o ;

assign saidaULA[26] = \saidaULA[26]~output_o ;

assign saidaULA[25] = \saidaULA[25]~output_o ;

assign saidaULA[24] = \saidaULA[24]~output_o ;

assign saidaULA[23] = \saidaULA[23]~output_o ;

assign saidaULA[22] = \saidaULA[22]~output_o ;

assign saidaULA[21] = \saidaULA[21]~output_o ;

assign saidaULA[20] = \saidaULA[20]~output_o ;

assign saidaULA[19] = \saidaULA[19]~output_o ;

assign saidaULA[18] = \saidaULA[18]~output_o ;

assign saidaULA[17] = \saidaULA[17]~output_o ;

assign saidaULA[16] = \saidaULA[16]~output_o ;

assign saidaULA[15] = \saidaULA[15]~output_o ;

assign saidaULA[14] = \saidaULA[14]~output_o ;

assign saidaULA[13] = \saidaULA[13]~output_o ;

assign saidaULA[12] = \saidaULA[12]~output_o ;

assign saidaULA[11] = \saidaULA[11]~output_o ;

assign saidaULA[10] = \saidaULA[10]~output_o ;

assign saidaULA[9] = \saidaULA[9]~output_o ;

assign saidaULA[8] = \saidaULA[8]~output_o ;

assign saidaULA[7] = \saidaULA[7]~output_o ;

assign saidaULA[6] = \saidaULA[6]~output_o ;

assign saidaULA[5] = \saidaULA[5]~output_o ;

assign saidaULA[4] = \saidaULA[4]~output_o ;

assign saidaULA[3] = \saidaULA[3]~output_o ;

assign saidaULA[2] = \saidaULA[2]~output_o ;

assign saidaULA[1] = \saidaULA[1]~output_o ;

assign saidaULA[0] = \saidaULA[0]~output_o ;

assign sign_extend[31] = \sign_extend[31]~output_o ;

assign sign_extend[30] = \sign_extend[30]~output_o ;

assign sign_extend[29] = \sign_extend[29]~output_o ;

assign sign_extend[28] = \sign_extend[28]~output_o ;

assign sign_extend[27] = \sign_extend[27]~output_o ;

assign sign_extend[26] = \sign_extend[26]~output_o ;

assign sign_extend[25] = \sign_extend[25]~output_o ;

assign sign_extend[24] = \sign_extend[24]~output_o ;

assign sign_extend[23] = \sign_extend[23]~output_o ;

assign sign_extend[22] = \sign_extend[22]~output_o ;

assign sign_extend[21] = \sign_extend[21]~output_o ;

assign sign_extend[20] = \sign_extend[20]~output_o ;

assign sign_extend[19] = \sign_extend[19]~output_o ;

assign sign_extend[18] = \sign_extend[18]~output_o ;

assign sign_extend[17] = \sign_extend[17]~output_o ;

assign sign_extend[16] = \sign_extend[16]~output_o ;

assign sign_extend[15] = \sign_extend[15]~output_o ;

assign sign_extend[14] = \sign_extend[14]~output_o ;

assign sign_extend[13] = \sign_extend[13]~output_o ;

assign sign_extend[12] = \sign_extend[12]~output_o ;

assign sign_extend[11] = \sign_extend[11]~output_o ;

assign sign_extend[10] = \sign_extend[10]~output_o ;

assign sign_extend[9] = \sign_extend[9]~output_o ;

assign sign_extend[8] = \sign_extend[8]~output_o ;

assign sign_extend[7] = \sign_extend[7]~output_o ;

assign sign_extend[6] = \sign_extend[6]~output_o ;

assign sign_extend[5] = \sign_extend[5]~output_o ;

assign sign_extend[4] = \sign_extend[4]~output_o ;

assign sign_extend[3] = \sign_extend[3]~output_o ;

assign sign_extend[2] = \sign_extend[2]~output_o ;

assign sign_extend[1] = \sign_extend[1]~output_o ;

assign sign_extend[0] = \sign_extend[0]~output_o ;

endmodule
