;redcode
;assert 1
	SPL 0, -202
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB 1, <-1
	JMN 127, 100
	SUB 1, <-7
	SUB @1, @0
	CMP #72, @909
	MOV -1, <-20
	SLT #72, @200
	SPL 0, -202
	CMP @121, 106
	SUB @121, 106
	CMP @1, @0
	JMN 0, -202
	SUB 271, 60
	SUB -7, <-99
	SUB @1, @0
	SLT 721, 1
	SPL 127, 100
	SUB 12, @10
	SPL 127, 100
	CMP #72, @509
	CMP @121, 903
	MOV 1, <-40
	SUB 271, 60
	ADD @13, 0
	ADD 100, 9
	SUB 12, @10
	CMP 271, 60
	SUB @127, <106
	SUB 12, @10
	CMP #72, @200
	SPL 127, 100
	SUB @1, @0
	SLT 721, 0
	SLT 721, 0
	SUB 271, 60
	ADD 210, 60
	SLT 100, 9
	MOV -1, <-20
	SUB 710, 600
	ADD 270, 60
	MOV -1, <-20
	DJN 721, 1
	CMP -7, <-99
	SUB 710, 600
	CMP -7, <-420
	CMP 12, @10
