INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2021.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'henrikhestnes' on host 'ubuntu' (Linux_x86_64 version 5.4.0-88-generic) on Mon Oct 04 12:41:39 PDT 2021
INFO: [HLS 200-10] On os Ubuntu 20.04.3 LTS
INFO: [HLS 200-10] In directory '/home/henrikhestnes/Documents/CSE-237C-Validation-and-Testing-of-Embedded-Systems/project1/fir128_optimized4'
Sourcing Tcl script '/home/henrikhestnes/Documents/CSE-237C-Validation-and-Testing-of-Embedded-Systems/project1/fir128_optimized4/baseline/solution1/csynth.tcl'
INFO: [HLS 200-1510] Running: open_project baseline 
INFO: [HLS 200-10] Opening project '/home/henrikhestnes/Documents/CSE-237C-Validation-and-Testing-of-Embedded-Systems/project1/fir128_optimized4/baseline'.
INFO: [HLS 200-1510] Running: set_top fir 
INFO: [HLS 200-1510] Running: add_files fir.h 
INFO: [HLS 200-10] Adding design file 'fir.h' to the project
INFO: [HLS 200-1510] Running: add_files fir.cpp 
INFO: [HLS 200-10] Adding design file 'fir.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb input.dat -cflags -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'input.dat' to the project
INFO: [HLS 200-1510] Running: add_files -tb out.gold.dat -cflags -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'out.gold.dat' to the project
INFO: [HLS 200-1510] Running: add_files -tb fir_test.cpp -cflags -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'fir_test.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Opening solution '/home/henrikhestnes/Documents/CSE-237C-Validation-and-Testing-of-Embedded-Systems/project1/fir128_optimized4/baseline/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 251.675 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.84 seconds. CPU system time: 0.37 seconds. Elapsed time: 0.6 seconds; current allocated memory: 252.090 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-188] Unrolling loop 'MAC' (fir.cpp:32:5) in function 'fir' partially with a factor of 16 (fir.cpp:15:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-270] Inferring cyclic partitioning for array 'fir(int*, int)::c' on dimension 1 with factor 8
INFO: [HLS 214-270] Inferring cyclic partitioning for array 'fir(int*, int)::shift_reg' on dimension 1 with factor 17 (fir.cpp:20:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.66 seconds. CPU system time: 0.49 seconds. Elapsed time: 4.97 seconds; current allocated memory: 255.212 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 255.213 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 256.664 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 255.758 MB.
INFO: [XFORM 203-501] Unrolling loop 'TDL' (fir.cpp:24) in function 'fir' partially with a factor of 16.
INFO: [XFORM 203-101] Partitioning array 'fir(int*, int)c'  in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'shift_reg'  in dimension 1 with a cyclic factor 17.
INFO: [XFORM 203-11] Balancing expressions in function 'fir' (fir.cpp:15)...16 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.76 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.77 seconds; current allocated memory: 288.448 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'shift_reg.0' (fir.cpp:29:18)
INFO: [HLS 200-472] Inferring partial write operation for 'shift_reg.2' (fir.cpp:27:15)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.62 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.63 seconds; current allocated memory: 325.416 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_Pipeline_TDL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'TDL'.
WARNING: [HLS 200-880] The II Violation in module 'fir_Pipeline_TDL' (loop 'TDL'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('shift_reg_0_addr_1_write_ln27', fir.cpp:27) of variable 'phi_ln27', fir.cpp:27 on array 'shift_reg_0' and 'load' operation ('shift_reg_0_load', fir.cpp:27) on array 'shift_reg_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 13, loop 'TDL'
WARNING: [HLS 200-871] Estimated clock period (7.396ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'fir_Pipeline_TDL' consists of the following:	'load' operation ('shift_reg_13_load_1', fir.cpp:27) on array 'shift_reg_13' [211]  (2.32 ns)
	multiplexor before 'phi' operation ('phi_ln27_1', fir.cpp:27) with incoming values : ('shift_reg_13_load_1', fir.cpp:27) ('shift_reg_12_load_1', fir.cpp:27) ('shift_reg_11_load_1', fir.cpp:27) ('shift_reg_10_load_1', fir.cpp:27) ('shift_reg_9_load_1', fir.cpp:27) ('shift_reg_8_load_1', fir.cpp:27) ('shift_reg_7_load_1', fir.cpp:27) ('shift_reg_6_load_1', fir.cpp:27) ('shift_reg_5_load_1', fir.cpp:27) ('shift_reg_4_load_1', fir.cpp:27) ('shift_reg_3_load_1', fir.cpp:27) ('shift_reg_2_load_1', fir.cpp:27) ('shift_reg_1_load_1', fir.cpp:27) ('shift_reg_0_load_1', fir.cpp:27) ('shift_reg_16_load_1', fir.cpp:27) ('shift_reg_15_load_1', fir.cpp:27) ('shift_reg_14_load_1', fir.cpp:27) [262]  (2.75 ns)
	'phi' operation ('phi_ln27_1', fir.cpp:27) with incoming values : ('shift_reg_13_load_1', fir.cpp:27) ('shift_reg_12_load_1', fir.cpp:27) ('shift_reg_11_load_1', fir.cpp:27) ('shift_reg_10_load_1', fir.cpp:27) ('shift_reg_9_load_1', fir.cpp:27) ('shift_reg_8_load_1', fir.cpp:27) ('shift_reg_7_load_1', fir.cpp:27) ('shift_reg_6_load_1', fir.cpp:27) ('shift_reg_5_load_1', fir.cpp:27) ('shift_reg_4_load_1', fir.cpp:27) ('shift_reg_3_load_1', fir.cpp:27) ('shift_reg_2_load_1', fir.cpp:27) ('shift_reg_1_load_1', fir.cpp:27) ('shift_reg_0_load_1', fir.cpp:27) ('shift_reg_16_load_1', fir.cpp:27) ('shift_reg_15_load_1', fir.cpp:27) ('shift_reg_14_load_1', fir.cpp:27) [262]  (0 ns)
	'store' operation ('shift_reg_9_addr_write_ln27', fir.cpp:27) of variable 'phi_ln27_1', fir.cpp:27 on array 'shift_reg_9' [280]  (2.32 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 21.98 seconds. CPU system time: 0.03 seconds. Elapsed time: 22.03 seconds; current allocated memory: 349.502 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.76 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.77 seconds; current allocated memory: 355.032 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_Pipeline_MAC' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MAC'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 18, loop 'MAC'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.1 seconds; current allocated memory: 360.112 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.68 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.68 seconds; current allocated memory: 365.937 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.69 seconds. CPU system time: 0 seconds. Elapsed time: 0.71 seconds; current allocated memory: 366.059 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 366.233 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir_Pipeline_TDL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fir_Pipeline_TDL' pipeline 'TDL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_66ns_129_5_1': 15 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_9ns_15_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_6ns_5_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir_Pipeline_TDL'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.23 seconds. CPU system time: 0 seconds. Elapsed time: 1.24 seconds; current allocated memory: 377.120 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir_Pipeline_MAC' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fir_Pipeline_MAC' pipeline 'MAC' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_66ns_129_5_1': 15 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_9ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_864_32_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_6ns_5_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir_Pipeline_MAC'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.02 seconds. CPU system time: 0.06 seconds. Elapsed time: 3.08 seconds; current allocated memory: 411.760 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/y' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/x' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'fir_int_int_c_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'fir_int_int_c_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'fir_int_int_c_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'fir_int_int_c_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'fir_int_int_c_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'fir_int_int_c_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'fir_int_int_c_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'fir_int_int_c_0' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_66ns_129_5_1': 15 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.6 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.65 seconds; current allocated memory: 437.968 MB.
INFO: [RTMG 210-279] Implementing memory 'fir_fir_Pipeline_MAC_fir_int_int_c_1' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fir_fir_Pipeline_MAC_fir_int_int_c_3' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fir_fir_Pipeline_MAC_fir_int_int_c_4' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fir_fir_Pipeline_MAC_fir_int_int_c_5' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fir_fir_Pipeline_MAC_fir_int_int_c_6' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fir_fir_Pipeline_MAC_fir_int_int_c_7' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fir_fir_Pipeline_MAC_fir_int_int_c_0' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'fir_shift_reg_2_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'fir_shift_reg_9_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 4.89 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.91 seconds; current allocated memory: 441.325 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 449.732 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir.
INFO: [VLOG 209-307] Generating Verilog RTL for fir.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 135.21 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 46.46 seconds. CPU system time: 1.08 seconds. Elapsed time: 46.77 seconds; current allocated memory: 449.717 MB.
INFO: [HLS 200-112] Total CPU user time: 49.6 seconds. Total CPU system time: 1.58 seconds. Total elapsed time: 49.04 seconds; peak allocated memory: 449.732 MB.
