#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed May 10 19:01:05 2023
# Process ID: 5936
# Current directory: C:/Users/86134/Desktop/lab/SingleCycleCPU2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent24980 C:\Users\86134\Desktop\lab\SingleCycleCPU2\SingleCycleCPU.xpr
# Log file: C:/Users/86134/Desktop/lab/SingleCycleCPU2/vivado.log
# Journal file: C:/Users/86134/Desktop/lab/SingleCycleCPU2\vivado.jou
# Running On: LAPTOP-R672LTNG, OS: Windows, CPU Frequency: 1498 MHz, CPU Physical cores: 4, Host memory: 8278 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/86134/Desktop/lab/SingleCycleCPU2/SingleCycleCPU.xpr
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
launch_simulation
source simulation.tcl
current_wave_config {Untitled 1}
add_wave {{/simulation/cpu/CTRL}} 
current_wave_config {Untitled 1}
add_wave {{/simulation/cpu/rf}} 
relaunch_sim
close_sim
launch_simulation
source simulation.tcl
current_wave_config {Untitled 2}
add_wave {{/simulation/cpu/CTRL}} 
current_wave_config {Untitled 2}
add_wave {{/simulation/cpu/rf}} 
relaunch_sim
close_sim
launch_simulation
source simulation.tcl
current_wave_config {Untitled 3}
add_wave {{/simulation/cpu/CTRL}} 
current_wave_config {Untitled 3}
add_wave {{/simulation/cpu/rf}} 
relaunch_sim
close_sim
set_property CONFIG.coefficient_file {C:/Users/86134/Desktop/lab/SingleCycleCPU2/lab4_files/Testcase/test_data.coe} [get_ips DM]
generate_target all [get_files  C:/Users/86134/Desktop/lab/SingleCycleCPU2/SingleCycleCPU.srcs/sources_1/ip/DM/DM.xci]
catch { config_ip_cache -export [get_ips -all DM] }
export_ip_user_files -of_objects [get_files C:/Users/86134/Desktop/lab/SingleCycleCPU2/SingleCycleCPU.srcs/sources_1/ip/DM/DM.xci] -no_script -sync -force -quiet
reset_run DM_synth_1
launch_runs DM_synth_1 -jobs 4
wait_on_run DM_synth_1
export_simulation -of_objects [get_files C:/Users/86134/Desktop/lab/SingleCycleCPU2/SingleCycleCPU.srcs/sources_1/ip/DM/DM.xci] -directory C:/Users/86134/Desktop/lab/SingleCycleCPU2/SingleCycleCPU.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/86134/Desktop/lab/SingleCycleCPU2/SingleCycleCPU.ip_user_files -ipstatic_source_dir C:/Users/86134/Desktop/lab/SingleCycleCPU2/SingleCycleCPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/86134/Desktop/lab/SingleCycleCPU2/SingleCycleCPU.cache/compile_simlib/modelsim} {questa=C:/Users/86134/Desktop/lab/SingleCycleCPU2/SingleCycleCPU.cache/compile_simlib/questa} {riviera=C:/Users/86134/Desktop/lab/SingleCycleCPU2/SingleCycleCPU.cache/compile_simlib/riviera} {activehdl=C:/Users/86134/Desktop/lab/SingleCycleCPU2/SingleCycleCPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property CONFIG.coefficient_file {C:/Users/86134/Desktop/lab/SingleCycleCPU2/lab4_files/Testcase/test_text.coe} [get_ips IM]
generate_target all [get_files  C:/Users/86134/Desktop/lab/SingleCycleCPU2/SingleCycleCPU.srcs/sources_1/ip/IM/IM.xci]
catch { config_ip_cache -export [get_ips -all IM] }
export_ip_user_files -of_objects [get_files C:/Users/86134/Desktop/lab/SingleCycleCPU2/SingleCycleCPU.srcs/sources_1/ip/IM/IM.xci] -no_script -sync -force -quiet
reset_run IM_synth_1
launch_runs IM_synth_1 -jobs 4
wait_on_run IM_synth_1
export_simulation -of_objects [get_files C:/Users/86134/Desktop/lab/SingleCycleCPU2/SingleCycleCPU.srcs/sources_1/ip/IM/IM.xci] -directory C:/Users/86134/Desktop/lab/SingleCycleCPU2/SingleCycleCPU.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/86134/Desktop/lab/SingleCycleCPU2/SingleCycleCPU.ip_user_files -ipstatic_source_dir C:/Users/86134/Desktop/lab/SingleCycleCPU2/SingleCycleCPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/86134/Desktop/lab/SingleCycleCPU2/SingleCycleCPU.cache/compile_simlib/modelsim} {questa=C:/Users/86134/Desktop/lab/SingleCycleCPU2/SingleCycleCPU.cache/compile_simlib/questa} {riviera=C:/Users/86134/Desktop/lab/SingleCycleCPU2/SingleCycleCPU.cache/compile_simlib/riviera} {activehdl=C:/Users/86134/Desktop/lab/SingleCycleCPU2/SingleCycleCPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source simulation.tcl
current_wave_config {Untitled 4}
add_wave {{/simulation/cpu/CTRL}} 
current_wave_config {Untitled 4}
add_wave {{/simulation/cpu/rf}} 
relaunch_sim
run all
close_sim
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
launch_simulation
source simulation.tcl
close_sim
set_property CONFIG.coefficient_file {C:/Users/86134/Desktop/lab/SingleCycleCPU2/lab4_files/Testcase/test_data.coe} [get_ips DM]
generate_target all [get_files  C:/Users/86134/Desktop/lab/SingleCycleCPU2/SingleCycleCPU.srcs/sources_1/ip/DM/DM.xci]
catch { config_ip_cache -export [get_ips -all DM] }
export_ip_user_files -of_objects [get_files C:/Users/86134/Desktop/lab/SingleCycleCPU2/SingleCycleCPU.srcs/sources_1/ip/DM/DM.xci] -no_script -sync -force -quiet
reset_run DM_synth_1
launch_runs DM_synth_1 -jobs 4
wait_on_run DM_synth_1
export_simulation -of_objects [get_files C:/Users/86134/Desktop/lab/SingleCycleCPU2/SingleCycleCPU.srcs/sources_1/ip/DM/DM.xci] -directory C:/Users/86134/Desktop/lab/SingleCycleCPU2/SingleCycleCPU.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/86134/Desktop/lab/SingleCycleCPU2/SingleCycleCPU.ip_user_files -ipstatic_source_dir C:/Users/86134/Desktop/lab/SingleCycleCPU2/SingleCycleCPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/86134/Desktop/lab/SingleCycleCPU2/SingleCycleCPU.cache/compile_simlib/modelsim} {questa=C:/Users/86134/Desktop/lab/SingleCycleCPU2/SingleCycleCPU.cache/compile_simlib/questa} {riviera=C:/Users/86134/Desktop/lab/SingleCycleCPU2/SingleCycleCPU.cache/compile_simlib/riviera} {activehdl=C:/Users/86134/Desktop/lab/SingleCycleCPU2/SingleCycleCPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property CONFIG.coefficient_file {C:/Users/86134/Desktop/lab/SingleCycleCPU2/lab4_files/Testcase/test_text.coe} [get_ips IM]
generate_target all [get_files  C:/Users/86134/Desktop/lab/SingleCycleCPU2/SingleCycleCPU.srcs/sources_1/ip/IM/IM.xci]
catch { config_ip_cache -export [get_ips -all IM] }
export_ip_user_files -of_objects [get_files C:/Users/86134/Desktop/lab/SingleCycleCPU2/SingleCycleCPU.srcs/sources_1/ip/IM/IM.xci] -no_script -sync -force -quiet
reset_run IM_synth_1
launch_runs IM_synth_1 -jobs 4
wait_on_run IM_synth_1
export_simulation -of_objects [get_files C:/Users/86134/Desktop/lab/SingleCycleCPU2/SingleCycleCPU.srcs/sources_1/ip/IM/IM.xci] -directory C:/Users/86134/Desktop/lab/SingleCycleCPU2/SingleCycleCPU.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/86134/Desktop/lab/SingleCycleCPU2/SingleCycleCPU.ip_user_files -ipstatic_source_dir C:/Users/86134/Desktop/lab/SingleCycleCPU2/SingleCycleCPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/86134/Desktop/lab/SingleCycleCPU2/SingleCycleCPU.cache/compile_simlib/modelsim} {questa=C:/Users/86134/Desktop/lab/SingleCycleCPU2/SingleCycleCPU.cache/compile_simlib/questa} {riviera=C:/Users/86134/Desktop/lab/SingleCycleCPU2/SingleCycleCPU.cache/compile_simlib/riviera} {activehdl=C:/Users/86134/Desktop/lab/SingleCycleCPU2/SingleCycleCPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source simulation.tcl
current_wave_config {Untitled 6}
add_wave {{/simulation/cpu/CTRL}} 
current_wave_config {Untitled 6}
add_wave {{/simulation/cpu/rf}} 
relaunch_sim
run all
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
close_sim
