Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.28 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.28 secs
 
--> Reading design: B.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "B.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "B"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : B
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:HDLParsers:3607 - Unit work/FTCE_MXILINX_B is now defined in a different file.  It was defined in "C:/Users/kasia/Desktop/aktualne/Elektronika cyfrowa/laby/labratoria seria A/lab2/lab2/B.vhf", and is now defined in "C:/Users/Eryk/Documents/DokumentyPUT/Elektronika Cyfrowa/multipleksery/B/B.vhf".
WARNING:HDLParsers:3607 - Unit work/FTCE_MXILINX_B/BEHAVIORAL is now defined in a different file.  It was defined in "C:/Users/kasia/Desktop/aktualne/Elektronika cyfrowa/laby/labratoria seria A/lab2/lab2/B.vhf", and is now defined in "C:/Users/Eryk/Documents/DokumentyPUT/Elektronika Cyfrowa/multipleksery/B/B.vhf".
WARNING:HDLParsers:3607 - Unit work/CB4CE_MXILINX_B is now defined in a different file.  It was defined in "C:/Users/kasia/Desktop/aktualne/Elektronika cyfrowa/laby/labratoria seria A/lab2/lab2/B.vhf", and is now defined in "C:/Users/Eryk/Documents/DokumentyPUT/Elektronika Cyfrowa/multipleksery/B/B.vhf".
WARNING:HDLParsers:3607 - Unit work/CB4CE_MXILINX_B/BEHAVIORAL is now defined in a different file.  It was defined in "C:/Users/kasia/Desktop/aktualne/Elektronika cyfrowa/laby/labratoria seria A/lab2/lab2/B.vhf", and is now defined in "C:/Users/Eryk/Documents/DokumentyPUT/Elektronika Cyfrowa/multipleksery/B/B.vhf".
WARNING:HDLParsers:3607 - Unit work/lab2_MUSER_B is now defined in a different file.  It was defined in "C:/Users/kasia/Desktop/aktualne/Elektronika cyfrowa/laby/labratoria seria A/lab2/lab2/B.vhf", and is now defined in "C:/Users/Eryk/Documents/DokumentyPUT/Elektronika Cyfrowa/multipleksery/B/B.vhf".
WARNING:HDLParsers:3607 - Unit work/lab2_MUSER_B/BEHAVIORAL is now defined in a different file.  It was defined in "C:/Users/kasia/Desktop/aktualne/Elektronika cyfrowa/laby/labratoria seria A/lab2/lab2/B.vhf", and is now defined in "C:/Users/Eryk/Documents/DokumentyPUT/Elektronika Cyfrowa/multipleksery/B/B.vhf".
WARNING:HDLParsers:3607 - Unit work/B is now defined in a different file.  It was defined in "C:/Users/kasia/Desktop/aktualne/Elektronika cyfrowa/laby/labratoria seria A/lab2/lab2/B.vhf", and is now defined in "C:/Users/Eryk/Documents/DokumentyPUT/Elektronika Cyfrowa/multipleksery/B/B.vhf".
WARNING:HDLParsers:3607 - Unit work/B/BEHAVIORAL is now defined in a different file.  It was defined in "C:/Users/kasia/Desktop/aktualne/Elektronika cyfrowa/laby/labratoria seria A/lab2/lab2/B.vhf", and is now defined in "C:/Users/Eryk/Documents/DokumentyPUT/Elektronika Cyfrowa/multipleksery/B/B.vhf".
WARNING:HDLParsers:3607 - Unit work/clk_gen_50 is now defined in a different file.  It was defined in "C:/Users/kasia/Desktop/aktualne/Elektronika cyfrowa/laby/labratoria seria A/lab2/lab2/clk_gen_50.vhd", and is now defined in "C:/Users/Eryk/Documents/DokumentyPUT/Elektronika Cyfrowa/multipleksery/B/clk_gen_50.vhd".
WARNING:HDLParsers:3607 - Unit work/clk_gen_50/behav is now defined in a different file.  It was defined in "C:/Users/kasia/Desktop/aktualne/Elektronika cyfrowa/laby/labratoria seria A/lab2/lab2/clk_gen_50.vhd", and is now defined in "C:/Users/Eryk/Documents/DokumentyPUT/Elektronika Cyfrowa/multipleksery/B/clk_gen_50.vhd".
WARNING:HDLParsers:3607 - Unit work/lab2 is now defined in a different file.  It was defined in "C:/Users/kasia/Desktop/aktualne/Elektronika cyfrowa/laby/labratoria seria A/lab2/lab2/lab2.vhf", and is now defined in "C:/Users/Eryk/Documents/DokumentyPUT/Elektronika Cyfrowa/multipleksery/B/lab2.vhf".
WARNING:HDLParsers:3607 - Unit work/lab2/BEHAVIORAL is now defined in a different file.  It was defined in "C:/Users/kasia/Desktop/aktualne/Elektronika cyfrowa/laby/labratoria seria A/lab2/lab2/lab2.vhf", and is now defined in "C:/Users/Eryk/Documents/DokumentyPUT/Elektronika Cyfrowa/multipleksery/B/lab2.vhf".
Compiling vhdl file "C:/Users/Eryk/Documents/DokumentyPUT/Elektronika Cyfrowa/multipleksery/B/clk_gen_50.vhd" in Library work.
Architecture behav of Entity clk_gen_50 is up to date.
Compiling vhdl file "C:/Users/Eryk/Documents/DokumentyPUT/Elektronika Cyfrowa/multipleksery/B/B.vhf" in Library work.
Entity <ftce_mxilinx_b> compiled.
Entity <ftce_mxilinx_b> (Architecture <behavioral>) compiled.
Entity <cb4ce_mxilinx_b> compiled.
Entity <cb4ce_mxilinx_b> (Architecture <behavioral>) compiled.
Entity <lab2_muser_b> compiled.
Entity <lab2_muser_b> (Architecture <behavioral>) compiled.
Entity <b> compiled.
Entity <b> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Users/Eryk/Documents/DokumentyPUT/Elektronika Cyfrowa/multipleksery/B/lab2.vhf" in Library work.
Entity <lab2> compiled.
Entity <lab2> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <B> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <lab2_MUSER_B> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <CB4CE_MXILINX_B> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <clk_gen_50> in library <work> (architecture <behav>) with generics.
	F1 = 24
	F2 = 7

Analyzing hierarchy for entity <FTCE_MXILINX_B> in library <work> (architecture <behavioral>) with generics.
	INIT = '0'


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <B> in library <work> (Architecture <behavioral>).
    Set user-defined property "LOC =  R17" for signal <ce> in unit <B>.
    Set user-defined property "LOC =  B8" for signal <clk> in unit <B>.
    Set user-defined property "LOC =  N17" for signal <rst> in unit <B>.
    Set user-defined property "LOC =  L15" for signal <A0> in unit <B>.
    Set user-defined property "LOC =  K12" for signal <A1> in unit <B>.
    Set user-defined property "LOC =  L17" for signal <A2> in unit <B>.
    Set user-defined property "LOC =  M15" for signal <A3> in unit <B>.
    Set user-defined property "LOC =  K13" for signal <O0> in unit <B>.
    Set user-defined property "LOC =  L16" for signal <O1> in unit <B>.
    Set user-defined property "LOC =  M14" for signal <O2> in unit <B>.
    Set user-defined property "LOC =  M16" for signal <O3> in unit <B>.
WARNING:Xst:753 - "C:/Users/Eryk/Documents/DokumentyPUT/Elektronika Cyfrowa/multipleksery/B/B.vhf" line 380: Unconnected output port 'CEO' of component 'CB4CE_MXILINX_B'.
WARNING:Xst:753 - "C:/Users/Eryk/Documents/DokumentyPUT/Elektronika Cyfrowa/multipleksery/B/B.vhf" line 380: Unconnected output port 'TC' of component 'CB4CE_MXILINX_B'.
    Set user-defined property "HU_SET =  XLXI_2_4" for instance <XLXI_2> in unit <B>.
WARNING:Xst:753 - "C:/Users/Eryk/Documents/DokumentyPUT/Elektronika Cyfrowa/multipleksery/B/B.vhf" line 391: Unconnected output port 'f_1' of component 'clk_gen_50'.
Entity <B> analyzed. Unit <B> generated.

Analyzing Entity <lab2_MUSER_B> in library <work> (Architecture <behavioral>).
    Set user-defined property "INIT =  00f6" for instance <XLXI_6> in unit <lab2_MUSER_B>.
    Set user-defined property "INIT =  0027" for instance <XLXI_7> in unit <lab2_MUSER_B>.
    Set user-defined property "INIT =  00ba" for instance <XLXI_9> in unit <lab2_MUSER_B>.
    Set user-defined property "INIT =  005e" for instance <XLXI_10> in unit <lab2_MUSER_B>.
Entity <lab2_MUSER_B> analyzed. Unit <lab2_MUSER_B> generated.

Analyzing Entity <CB4CE_MXILINX_B> in library <work> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  I_Q0_0" for instance <I_Q0> in unit <CB4CE_MXILINX_B>.
    Set user-defined property "HU_SET =  I_Q1_1" for instance <I_Q1> in unit <CB4CE_MXILINX_B>.
    Set user-defined property "HU_SET =  I_Q2_2" for instance <I_Q2> in unit <CB4CE_MXILINX_B>.
    Set user-defined property "HU_SET =  I_Q3_3" for instance <I_Q3> in unit <CB4CE_MXILINX_B>.
Entity <CB4CE_MXILINX_B> analyzed. Unit <CB4CE_MXILINX_B> generated.

Analyzing generic Entity <FTCE_MXILINX_B> in library <work> (Architecture <behavioral>).
	INIT = '0'
    Set user-defined property "INIT =  0" for instance <I_36_35> in unit <FTCE_MXILINX_B>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_35> in unit <FTCE_MXILINX_B>.
Entity <FTCE_MXILINX_B> analyzed. Unit <FTCE_MXILINX_B> generated.

Analyzing generic Entity <clk_gen_50> in library <work> (Architecture <behav>).
	F1 = 24
	F2 = 7
Entity <clk_gen_50> analyzed. Unit <clk_gen_50> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <clk_gen_50>.
    Related source file is "C:/Users/Eryk/Documents/DokumentyPUT/Elektronika Cyfrowa/multipleksery/B/clk_gen_50.vhd".
    Found 32-bit up counter for signal <counter>.
    Summary:
	inferred   1 Counter(s).
Unit <clk_gen_50> synthesized.


Synthesizing Unit <lab2_MUSER_B>.
    Related source file is "C:/Users/Eryk/Documents/DokumentyPUT/Elektronika Cyfrowa/multipleksery/B/B.vhf".
Unit <lab2_MUSER_B> synthesized.


Synthesizing Unit <FTCE_MXILINX_B>.
    Related source file is "C:/Users/Eryk/Documents/DokumentyPUT/Elektronika Cyfrowa/multipleksery/B/B.vhf".
Unit <FTCE_MXILINX_B> synthesized.


Synthesizing Unit <CB4CE_MXILINX_B>.
    Related source file is "C:/Users/Eryk/Documents/DokumentyPUT/Elektronika Cyfrowa/multipleksery/B/B.vhf".
Unit <CB4CE_MXILINX_B> synthesized.


Synthesizing Unit <B>.
    Related source file is "C:/Users/Eryk/Documents/DokumentyPUT/Elektronika Cyfrowa/multipleksery/B/B.vhf".
Unit <B> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 32-bit up counter                                     : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 32-bit up counter                                     : 1
# Registers                                            : 4
 Flip-Flops                                            : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <XLXI_3/counter_8> of sequential type is unconnected in block <B>.
WARNING:Xst:2677 - Node <XLXI_3/counter_9> of sequential type is unconnected in block <B>.
WARNING:Xst:2677 - Node <XLXI_3/counter_10> of sequential type is unconnected in block <B>.
WARNING:Xst:2677 - Node <XLXI_3/counter_11> of sequential type is unconnected in block <B>.
WARNING:Xst:2677 - Node <XLXI_3/counter_12> of sequential type is unconnected in block <B>.
WARNING:Xst:2677 - Node <XLXI_3/counter_13> of sequential type is unconnected in block <B>.
WARNING:Xst:2677 - Node <XLXI_3/counter_14> of sequential type is unconnected in block <B>.
WARNING:Xst:2677 - Node <XLXI_3/counter_15> of sequential type is unconnected in block <B>.
WARNING:Xst:2677 - Node <XLXI_3/counter_16> of sequential type is unconnected in block <B>.
WARNING:Xst:2677 - Node <XLXI_3/counter_17> of sequential type is unconnected in block <B>.
WARNING:Xst:2677 - Node <XLXI_3/counter_18> of sequential type is unconnected in block <B>.
WARNING:Xst:2677 - Node <XLXI_3/counter_19> of sequential type is unconnected in block <B>.
WARNING:Xst:2677 - Node <XLXI_3/counter_20> of sequential type is unconnected in block <B>.
WARNING:Xst:2677 - Node <XLXI_3/counter_21> of sequential type is unconnected in block <B>.
WARNING:Xst:2677 - Node <XLXI_3/counter_22> of sequential type is unconnected in block <B>.
WARNING:Xst:2677 - Node <XLXI_3/counter_23> of sequential type is unconnected in block <B>.
WARNING:Xst:2677 - Node <XLXI_3/counter_24> of sequential type is unconnected in block <B>.
WARNING:Xst:2677 - Node <XLXI_3/counter_25> of sequential type is unconnected in block <B>.
WARNING:Xst:2677 - Node <XLXI_3/counter_26> of sequential type is unconnected in block <B>.
WARNING:Xst:2677 - Node <XLXI_3/counter_27> of sequential type is unconnected in block <B>.
WARNING:Xst:2677 - Node <XLXI_3/counter_28> of sequential type is unconnected in block <B>.
WARNING:Xst:2677 - Node <XLXI_3/counter_29> of sequential type is unconnected in block <B>.
WARNING:Xst:2677 - Node <XLXI_3/counter_30> of sequential type is unconnected in block <B>.
WARNING:Xst:2677 - Node <XLXI_3/counter_31> of sequential type is unconnected in block <B>.

Optimizing unit <B> ...

Optimizing unit <FTCE_MXILINX_B> ...

Optimizing unit <CB4CE_MXILINX_B> ...

Mapping all equations...
WARNING:Xst:2036 - Inserting OBUF on port <O0> driven by black box <ROM16X1>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <O1> driven by black box <ROM16X1>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <O2> driven by black box <ROM16X1>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <O3> driven by black box <ROM16X1>. Possible simulation mismatch.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block B, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 12
 Flip-Flops                                            : 12

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : B.ngr
Top Level Output File Name         : B
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 11

Cell Usage :
# BELS                             : 33
#      AND2                        : 2
#      AND3                        : 1
#      AND4                        : 1
#      GND                         : 1
#      INV                         : 1
#      LUT1                        : 6
#      MUXCY                       : 7
#      VCC                         : 2
#      XOR2                        : 4
#      XORCY                       : 8
# FlipFlops/Latches                : 12
#      FD                          : 8
#      FDCE                        : 4
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 10
#      IBUF                        : 2
#      OBUF                        : 8
# Others                           : 4
#      ROM16X1                     : 4
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                        6  out of   4656     0%  
 Number of Slice Flip Flops:             12  out of   9312     0%  
 Number of 4 input LUTs:                 11  out of   9312     0%  
    Number used as ROMs:                  4
 Number of IOs:                          11
 Number of bonded IOBs:                  11  out of    232     4%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+--------------------------+-------+
Clock Signal                       | Clock buffer(FF name)    | Load  |
-----------------------------------+--------------------------+-------+
clk                                | BUFGP                    | 8     |
XLXI_3/counter_7                   | NONE(XLXI_2/I_Q3/I_36_35)| 4     |
-----------------------------------+--------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
rst                                | IBUF                   | 4     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 3.816ns (Maximum Frequency: 262.054MHz)
   Minimum input arrival time before clock: 2.406ns
   Maximum output required time after clock: 4.532ns
   Maximum combinational path delay: 3.692ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.761ns (frequency: 265.887MHz)
  Total number of paths / destination ports: 36 / 8
-------------------------------------------------------------------------
Delay:               3.761ns (Levels of Logic = 8)
  Source:            XLXI_3/counter_1 (FF)
  Destination:       XLXI_3/counter_7 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: XLXI_3/counter_1 to XLXI_3/counter_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.591   0.595  XLXI_3/counter_1 (XLXI_3/counter_1)
     LUT1:I0->O            1   0.704   0.000  XLXI_3/Mcount_counter_cy<1>_rt (XLXI_3/Mcount_counter_cy<1>_rt)
     MUXCY:S->O            1   0.464   0.000  XLXI_3/Mcount_counter_cy<1> (XLXI_3/Mcount_counter_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_3/Mcount_counter_cy<2> (XLXI_3/Mcount_counter_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_3/Mcount_counter_cy<3> (XLXI_3/Mcount_counter_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_3/Mcount_counter_cy<4> (XLXI_3/Mcount_counter_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_3/Mcount_counter_cy<5> (XLXI_3/Mcount_counter_cy<5>)
     MUXCY:CI->O           0   0.059   0.000  XLXI_3/Mcount_counter_cy<6> (XLXI_3/Mcount_counter_cy<6>)
     XORCY:CI->O           1   0.804   0.000  XLXI_3/Mcount_counter_xor<7> (Result<7>)
     FD:D                      0.308          XLXI_3/counter_7
    ----------------------------------------
    Total                      3.761ns (3.166ns logic, 0.595ns route)
                                       (84.2% logic, 15.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_3/counter_7'
  Clock period: 3.816ns (frequency: 262.055MHz)
  Total number of paths / destination ports: 10 / 4
-------------------------------------------------------------------------
Delay:               3.816ns (Levels of Logic = 3)
  Source:            XLXI_2/I_Q0/I_36_35 (FF)
  Destination:       XLXI_2/I_Q3/I_36_35 (FF)
  Source Clock:      XLXI_3/counter_7 rising
  Destination Clock: XLXI_3/counter_7 rising

  Data Path: XLXI_2/I_Q0/I_36_35 to XLXI_2/I_Q3/I_36_35
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             6   0.591   0.669  I_36_35 (Q)
     end scope: 'I_Q0'
     AND3:I2->O            1   0.704   0.420  I_36_32 (T3)
     begin scope: 'I_Q3'
     XOR2:I0->O            1   0.704   0.420  I_36_32 (TQ)
     FDCE:D                    0.308          I_36_35
    ----------------------------------------
    Total                      3.816ns (2.307ns logic, 1.509ns route)
                                       (60.5% logic, 39.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_3/counter_7'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              2.406ns (Levels of Logic = 2)
  Source:            ce (PAD)
  Destination:       XLXI_2/I_Q3/I_36_35 (FF)
  Destination Clock: XLXI_3/counter_7 rising

  Data Path: ce to XLXI_2/I_Q3/I_36_35
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   1.218   0.633  ce_IBUF (ce_IBUF)
     begin scope: 'XLXI_2'
     begin scope: 'I_Q3'
     FDCE:CE                   0.555          I_36_35
    ----------------------------------------
    Total                      2.406ns (1.773ns logic, 0.633ns route)
                                       (73.7% logic, 26.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_3/counter_7'
  Total number of paths / destination ports: 20 / 20
-------------------------------------------------------------------------
Offset:              4.532ns (Levels of Logic = 2)
  Source:            XLXI_2/I_Q0/I_36_35 (FF)
  Destination:       A0 (PAD)
  Source Clock:      XLXI_3/counter_7 rising

  Data Path: XLXI_2/I_Q0/I_36_35 to A0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             6   0.591   0.669  I_36_35 (Q)
     end scope: 'I_Q0'
     end scope: 'XLXI_2'
     OBUF:I->O                 3.272          A0_OBUF (A0)
    ----------------------------------------
    Total                      4.532ns (3.863ns logic, 0.669ns route)
                                       (85.2% logic, 14.8% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Delay:               3.692ns (Levels of Logic = 1)
  Source:            XLXI_1/XLXI_6:O (PAD)
  Destination:       O0 (PAD)

  Data Path: XLXI_1/XLXI_6:O to O0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    ROM16X1:O              1   0.000   0.420  XLXI_1/XLXI_6 (O0_OBUF)
     OBUF:I->O                 3.272          O0_OBUF (O0)
    ----------------------------------------
    Total                      3.692ns (3.272ns logic, 0.420ns route)
                                       (88.6% logic, 11.4% route)

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 9.12 secs
 
--> 

Total memory usage is 326484 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   43 (   0 filtered)
Number of infos    :    1 (   0 filtered)

