{
  "Top": "sha384Accel",
  "RtlTop": "sha384Accel",
  "RtlPrefix": "",
  "RtlSubPrefix": "sha384Accel_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "aspartan7",
    "Device": "xa7s6",
    "Package": "-cpga196",
    "Speed": "-2I",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "bitstream": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<bool, 0>&",
      "srcSize": "8",
      "hwRefs": [{
          "type": "interface",
          "interface": "bitstream",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "size": {
      "index": "1",
      "direction": "in",
      "srcType": "ap_uint<128>",
      "srcSize": "128",
      "hwRefs": [{
          "type": "port",
          "interface": "size",
          "name": "size",
          "usage": "data",
          "direction": "in"
        }]
    },
    "output": {
      "index": "2",
      "direction": "out",
      "srcType": "ap_uint<384>*",
      "srcSize": "512",
      "hwRefs": [
        {
          "type": "port",
          "interface": "output_r",
          "name": "output_r",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "output_r_ap_vld",
          "name": "output_r_ap_vld",
          "usage": "control",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_cosim -tool=xsim",
      "config_export -format=ip_catalog",
      "config_export -flow=impl"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "sha384Accel"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "undef",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "sha384Accel",
    "Version": "1.0",
    "DisplayName": "Sha384accel",
    "Revision": "2114197042",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_sha384Accel_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/..\/chunkIteration512\/chunkIter512.cpp",
      "..\/..\/..\/chunkIteration512\/chunkIter512.h",
      "..\/..\/..\/chunkProcessor512\/chunkProcessor512.cpp",
      "..\/..\/..\/chunkProcessor512\/chunkProcessor512.h",
      "..\/..\/..\/wGenerator512\/wGenerator512.cpp",
      "..\/..\/..\/wGenerator512\/wGenerator512.h",
      "..\/..\/..\/functions512.cpp",
      "..\/..\/..\/functions512.h",
      "..\/..\/..\/dataTypes.h",
      "..\/..\/sha384Accel.cpp",
      "..\/..\/sha384Accel.h"
    ],
    "TestBench": [
      "..\/..\/answers.dat",
      "..\/..\/datain.dat",
      "..\/..\/tb.cpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/sha384Accel_bitselect_1ns_128ns_7ns_1_1_1.vhd",
      "impl\/vhdl\/sha384Accel_buffer_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/sha384Accel_chunkProcessor.vhd",
      "impl\/vhdl\/sha384Accel_chunkProcessor_Pipeline_VITIS_LOOP_8_1.vhd",
      "impl\/vhdl\/sha384Accel_chunkProcessor_Pipeline_VITIS_LOOP_11_2.vhd",
      "impl\/vhdl\/sha384Accel_chunkProcessor_Pipeline_VITIS_LOOP_24_1.vhd",
      "impl\/vhdl\/sha384Accel_chunkProcessor_Pipeline_VITIS_LOOP_27_2.vhd",
      "impl\/vhdl\/sha384Accel_chunkProcessor_Pipeline_VITIS_LOOP_27_2_kValues_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/sha384Accel_chunkProcessor_Pipeline_VITIS_LOOP_34_4.vhd",
      "impl\/vhdl\/sha384Accel_chunkProcessor_wValues_RAM_1WNR_AUTO_1R1W.vhd",
      "impl\/vhdl\/sha384Accel_chunkProcessor_wvars_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/sha384Accel_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/sha384Accel_message_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/sha384Accel_sha384Accel_Pipeline_VITIS_LOOP_15_2.vhd",
      "impl\/vhdl\/sha384Accel_sha384Accel_Pipeline_VITIS_LOOP_26_3.vhd",
      "impl\/vhdl\/sha384Accel_sha384Accel_Pipeline_VITIS_LOOP_38_4.vhd",
      "impl\/vhdl\/sha384Accel_sha384Accel_Pipeline_VITIS_LOOP_46_5.vhd",
      "impl\/vhdl\/sha384Accel_sha384Accel_Pipeline_VITIS_LOOP_52_7.vhd",
      "impl\/vhdl\/sha384Accel_wordsout_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/sha384Accel.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/sha384Accel_bitselect_1ns_128ns_7ns_1_1_1.v",
      "impl\/verilog\/sha384Accel_buffer_RAM_AUTO_1R1W.v",
      "impl\/verilog\/sha384Accel_chunkProcessor.v",
      "impl\/verilog\/sha384Accel_chunkProcessor_Pipeline_VITIS_LOOP_8_1.v",
      "impl\/verilog\/sha384Accel_chunkProcessor_Pipeline_VITIS_LOOP_11_2.v",
      "impl\/verilog\/sha384Accel_chunkProcessor_Pipeline_VITIS_LOOP_24_1.v",
      "impl\/verilog\/sha384Accel_chunkProcessor_Pipeline_VITIS_LOOP_27_2.v",
      "impl\/verilog\/sha384Accel_chunkProcessor_Pipeline_VITIS_LOOP_27_2_kValues_ROM_AUTO_1R.dat",
      "impl\/verilog\/sha384Accel_chunkProcessor_Pipeline_VITIS_LOOP_27_2_kValues_ROM_AUTO_1R.v",
      "impl\/verilog\/sha384Accel_chunkProcessor_Pipeline_VITIS_LOOP_34_4.v",
      "impl\/verilog\/sha384Accel_chunkProcessor_wValues_RAM_1WNR_AUTO_1R1W.dat",
      "impl\/verilog\/sha384Accel_chunkProcessor_wValues_RAM_1WNR_AUTO_1R1W.v",
      "impl\/verilog\/sha384Accel_chunkProcessor_wvars_RAM_AUTO_1R1W.v",
      "impl\/verilog\/sha384Accel_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/sha384Accel_message_RAM_AUTO_1R1W.v",
      "impl\/verilog\/sha384Accel_sha384Accel_Pipeline_VITIS_LOOP_15_2.v",
      "impl\/verilog\/sha384Accel_sha384Accel_Pipeline_VITIS_LOOP_26_3.v",
      "impl\/verilog\/sha384Accel_sha384Accel_Pipeline_VITIS_LOOP_38_4.v",
      "impl\/verilog\/sha384Accel_sha384Accel_Pipeline_VITIS_LOOP_46_5.v",
      "impl\/verilog\/sha384Accel_sha384Accel_Pipeline_VITIS_LOOP_52_7.v",
      "impl\/verilog\/sha384Accel_wordsout_RAM_AUTO_1R1W.v",
      "impl\/verilog\/sha384Accel.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/sha384Accel.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "bitstream": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_read",
      "mode": "master",
      "direction": "in",
      "dataWidth": "1",
      "portPrefix": "bitstream_",
      "portMap": {
        "bitstream_dout": "RD_DATA",
        "bitstream_empty_n": "EMPTY_N",
        "bitstream_read": "RD_EN"
      },
      "ports": [
        "bitstream_dout",
        "bitstream_empty_n",
        "bitstream_read"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_fifo",
          "register_option": "0",
          "argName": "bitstream"
        }]
    },
    "size": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "128",
      "portMap": {"size": "DATA"},
      "ports": ["size"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "size"
        }]
    },
    "output_r": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "384",
      "portMap": {"output_r": "DATA"},
      "ports": ["output_r"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "output"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "bitstream_dout": {
      "dir": "in",
      "width": "1"
    },
    "bitstream_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "bitstream_read": {
      "dir": "out",
      "width": "1"
    },
    "size": {
      "dir": "in",
      "width": "128"
    },
    "output_r": {
      "dir": "out",
      "width": "384"
    },
    "output_r_ap_vld": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "sha384Accel",
      "BindInstances": "buffer_U buffer_1_U buffer_2_U buffer_3_U buffer_4_U buffer_5_U buffer_6_U buffer_7_U buffer_8_U buffer_9_U buffer_10_U buffer_11_U buffer_12_U buffer_13_U buffer_14_U buffer_15_U buffer_16_U buffer_17_U buffer_18_U buffer_19_U buffer_20_U buffer_21_U buffer_22_U buffer_23_U buffer_24_U buffer_25_U buffer_26_U buffer_27_U buffer_28_U buffer_29_U buffer_30_U buffer_31_U interHash_U wordsout_U message_U counter_5_fu_605_p2",
      "Instances": [
        {
          "ModuleName": "sha384Accel_Pipeline_VITIS_LOOP_15_2",
          "InstanceName": "grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399",
          "BindInstances": "icmp_ln15_fu_827_p2 add_ln15_fu_833_p2 icmp_ln16_fu_854_p2 icmp_ln18_fu_859_p2 counter_4_fu_864_p2"
        },
        {
          "ModuleName": "sha384Accel_Pipeline_VITIS_LOOP_26_3",
          "InstanceName": "grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442",
          "BindInstances": "icmp_ln26_fu_817_p2 icmp_ln27_fu_838_p2 icmp_ln29_fu_843_p2 add_ln26_fu_848_p2 counter_2_fu_854_p2"
        },
        {
          "ModuleName": "sha384Accel_Pipeline_VITIS_LOOP_38_4",
          "InstanceName": "grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483",
          "BindInstances": "icmp_ln38_fu_611_p2 bitselect_1ns_128ns_7ns_1_1_1_U74 add_ln38_fu_787_p2 sizeIndex_1_fu_793_p2"
        },
        {
          "ModuleName": "sha384Accel_Pipeline_VITIS_LOOP_46_5",
          "InstanceName": "grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520",
          "BindInstances": "icmp_ln46_fu_1012_p2 add_ln46_fu_1018_p2 buffi_2_fu_1081_p2 buffi_3_fu_1102_p2 buffi_4_fu_1123_p2 buffi_5_fu_1144_p2 buffi_6_fu_1165_p2 buffi_7_fu_1186_p2 buffi_8_fu_1207_p2 buffi_9_fu_1228_p2 buffi_10_fu_1249_p2 buffi_11_fu_1270_p2 buffi_12_fu_1291_p2 buffi_13_fu_1312_p2 buffi_14_fu_1333_p2 buffi_15_fu_1354_p2 buffi_16_fu_1375_p2 buffi_17_fu_1396_p2 buffi_18_fu_1417_p2 buffi_19_fu_1438_p2 buffi_20_fu_1459_p2 buffi_21_fu_1480_p2 buffi_22_fu_1501_p2 buffi_23_fu_1522_p2 buffi_24_fu_1543_p2 buffi_25_fu_1564_p2 buffi_26_fu_1585_p2 buffi_27_fu_1606_p2 buffi_28_fu_1627_p2 buffi_29_fu_1648_p2 buffi_30_fu_1669_p2 buffi_31_fu_1690_p2 add_ln48_fu_1735_p2"
        },
        {
          "ModuleName": "chunkProcessor",
          "InstanceName": "grp_chunkProcessor_fu_557",
          "BindInstances": "wValues_U wvars_U",
          "Instances": [
            {
              "ModuleName": "chunkProcessor_Pipeline_VITIS_LOOP_8_1",
              "InstanceName": "grp_chunkProcessor_Pipeline_VITIS_LOOP_8_1_fu_147",
              "BindInstances": "icmp_ln8_fu_69_p2 add_ln8_fu_75_p2"
            },
            {
              "ModuleName": "chunkProcessor_Pipeline_VITIS_LOOP_24_1",
              "InstanceName": "grp_chunkProcessor_Pipeline_VITIS_LOOP_24_1_fu_155",
              "BindInstances": "icmp_ln24_fu_69_p2 add_ln24_fu_75_p2"
            },
            {
              "ModuleName": "chunkProcessor_Pipeline_VITIS_LOOP_11_2",
              "InstanceName": "grp_chunkProcessor_Pipeline_VITIS_LOOP_11_2_fu_163",
              "BindInstances": "icmp_ln11_fu_133_p2 add_ln13_fu_139_p2 add_ln14_fu_150_p2 add_ln16_fu_161_p2 add_ln16_1_fu_259_p2 xor_ln16_fu_294_p2 xor_ln16_1_fu_300_p2 xor_ln16_2_fu_314_p2 xor_ln16_3_fu_320_p2 add_ln16_3_fu_326_p2 add_ln11_fu_332_p2"
            },
            {
              "ModuleName": "chunkProcessor_Pipeline_VITIS_LOOP_27_2",
              "InstanceName": "grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168",
              "BindInstances": "icmp_ln27_fu_320_p2 add_ln27_fu_326_p2 xor_ln13_fu_352_p2 and_ln13_fu_358_p2 and_ln13_1_fu_364_p2 or_ln13_fu_370_p2 xor_ln13_1_fu_466_p2 xor_ln13_2_fu_472_p2 add_ln13_fu_376_p2 add_ln13_2_fu_483_p2 or_ln15_fu_547_p2 and_ln15_fu_551_p2 and_ln15_1_fu_556_p2 or_ln15_3_fu_576_p2 xor_ln15_fu_590_p2 xor_ln15_1_fu_596_p2 add_ln19_fu_613_p2 kValues_U"
            },
            {
              "ModuleName": "chunkProcessor_Pipeline_VITIS_LOOP_34_4",
              "InstanceName": "grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193",
              "BindInstances": "icmp_ln34_fu_83_p2 add_ln34_fu_89_p2 add_ln35_fu_106_p2"
            }
          ]
        },
        {
          "ModuleName": "sha384Accel_Pipeline_VITIS_LOOP_52_7",
          "InstanceName": "grp_sha384Accel_Pipeline_VITIS_LOOP_52_7_fu_566",
          "BindInstances": "icmp_ln52_fu_69_p2 add_ln52_fu_75_p2"
        }
      ]
    },
    "Info": {
      "sha384Accel_Pipeline_VITIS_LOOP_15_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "sha384Accel_Pipeline_VITIS_LOOP_26_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "sha384Accel_Pipeline_VITIS_LOOP_38_4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "sha384Accel_Pipeline_VITIS_LOOP_46_5": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "chunkProcessor_Pipeline_VITIS_LOOP_8_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "chunkProcessor_Pipeline_VITIS_LOOP_11_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "chunkProcessor_Pipeline_VITIS_LOOP_24_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "chunkProcessor_Pipeline_VITIS_LOOP_27_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "chunkProcessor_Pipeline_VITIS_LOOP_34_4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "chunkProcessor": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "sha384Accel_Pipeline_VITIS_LOOP_52_7": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "sha384Accel": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "sha384Accel_Pipeline_VITIS_LOOP_15_2": {
        "Latency": {
          "LatencyBest": "898",
          "LatencyAvg": "898",
          "LatencyWorst": "898",
          "PipelineII": "897",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.783"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_15_2",
            "TripCount": "896",
            "Latency": "896",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "156",
          "AVAIL_FF": "7500",
          "UTIL_FF": "2",
          "LUT": "1246",
          "AVAIL_LUT": "3750",
          "UTIL_LUT": "33",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "10",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "sha384Accel_Pipeline_VITIS_LOOP_26_3": {
        "Latency": {
          "LatencyBest": "130",
          "LatencyAvg": "130",
          "LatencyWorst": "130",
          "PipelineII": "129",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.783"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_26_3",
            "TripCount": "128",
            "Latency": "128",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "155",
          "AVAIL_FF": "7500",
          "UTIL_FF": "2",
          "LUT": "1240",
          "AVAIL_LUT": "3750",
          "UTIL_LUT": "33",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "10",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "sha384Accel_Pipeline_VITIS_LOOP_38_4": {
        "Latency": {
          "LatencyBest": "130",
          "LatencyAvg": "130",
          "LatencyWorst": "130",
          "PipelineII": "129",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.213"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_38_4",
            "TripCount": "128",
            "Latency": "128",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "21",
          "AVAIL_FF": "7500",
          "UTIL_FF": "~0",
          "LUT": "140",
          "AVAIL_LUT": "3750",
          "UTIL_LUT": "3",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "10",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "sha384Accel_Pipeline_VITIS_LOOP_46_5": {
        "Latency": {
          "LatencyBest": "18",
          "LatencyAvg": "18",
          "LatencyWorst": "18",
          "PipelineII": "17",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.728"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_46_5",
            "TripCount": "16",
            "Latency": "16",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "24",
          "AVAIL_FF": "7500",
          "UTIL_FF": "~0",
          "LUT": "611",
          "AVAIL_LUT": "3750",
          "UTIL_LUT": "16",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "10",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "chunkProcessor_Pipeline_VITIS_LOOP_8_1": {
        "Latency": {
          "LatencyBest": "18",
          "LatencyAvg": "18",
          "LatencyWorst": "18",
          "PipelineII": "17",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.542"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_8_1",
            "TripCount": "16",
            "Latency": "16",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "13",
          "AVAIL_FF": "7500",
          "UTIL_FF": "~0",
          "LUT": "65",
          "AVAIL_LUT": "3750",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "10",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "chunkProcessor_Pipeline_VITIS_LOOP_11_2": {
        "Latency": {
          "LatencyBest": "131",
          "LatencyAvg": "131",
          "LatencyWorst": "131",
          "PipelineII": "130",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.113"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_11_2",
            "TripCount": "64",
            "Latency": "129",
            "PipelineII": "2",
            "PipelineDepth": "4"
          }],
        "Area": {
          "FF": "219",
          "AVAIL_FF": "7500",
          "UTIL_FF": "2",
          "LUT": "631",
          "AVAIL_LUT": "3750",
          "UTIL_LUT": "16",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "10",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "chunkProcessor_Pipeline_VITIS_LOOP_24_1": {
        "Latency": {
          "LatencyBest": "10",
          "LatencyAvg": "10",
          "LatencyWorst": "10",
          "PipelineII": "9",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.155"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_24_1",
            "TripCount": "8",
            "Latency": "8",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "11",
          "AVAIL_FF": "7500",
          "UTIL_FF": "~0",
          "LUT": "64",
          "AVAIL_LUT": "3750",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "10",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "chunkProcessor_Pipeline_VITIS_LOOP_27_2": {
        "Latency": {
          "LatencyBest": "164",
          "LatencyAvg": "164",
          "LatencyWorst": "164",
          "PipelineII": "162",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.262"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_27_2",
            "TripCount": "80",
            "Latency": "162",
            "PipelineII": "2",
            "PipelineDepth": "4"
          }],
        "Area": {
          "BRAM_18K": "2",
          "AVAIL_BRAM": "10",
          "UTIL_BRAM": "20",
          "FF": "1039",
          "AVAIL_FF": "7500",
          "UTIL_FF": "13",
          "LUT": "1417",
          "AVAIL_LUT": "3750",
          "UTIL_LUT": "37",
          "DSP": "0",
          "AVAIL_DSP": "10",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "chunkProcessor_Pipeline_VITIS_LOOP_34_4": {
        "Latency": {
          "LatencyBest": "10",
          "LatencyAvg": "10",
          "LatencyWorst": "10",
          "PipelineII": "9",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.458"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_34_4",
            "TripCount": "8",
            "Latency": "8",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "11",
          "AVAIL_FF": "7500",
          "UTIL_FF": "~0",
          "LUT": "135",
          "AVAIL_LUT": "3750",
          "UTIL_LUT": "3",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "10",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "chunkProcessor": {
        "Latency": {
          "LatencyBest": "336",
          "LatencyAvg": "336",
          "LatencyWorst": "336",
          "PipelineII": "336",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.262"
        },
        "Area": {
          "BRAM_18K": "10",
          "AVAIL_BRAM": "10",
          "UTIL_BRAM": "100",
          "FF": "1952",
          "AVAIL_FF": "7500",
          "UTIL_FF": "26",
          "LUT": "2691",
          "AVAIL_LUT": "3750",
          "UTIL_LUT": "71",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10",
          "UTIL_DSP": "0"
        }
      },
      "sha384Accel_Pipeline_VITIS_LOOP_52_7": {
        "Latency": {
          "LatencyBest": "10",
          "LatencyAvg": "10",
          "LatencyWorst": "10",
          "PipelineII": "9",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.155"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_52_7",
            "TripCount": "8",
            "Latency": "8",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "11",
          "AVAIL_FF": "7500",
          "UTIL_FF": "~0",
          "LUT": "64",
          "AVAIL_LUT": "3750",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "10",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "sha384Accel": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.262"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_13_1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "1402"
          }],
        "Area": {
          "BRAM_18K": "12",
          "AVAIL_BRAM": "10",
          "UTIL_BRAM": "120",
          "FF": "3480",
          "AVAIL_FF": "7500",
          "UTIL_FF": "46",
          "LUT": "9935",
          "AVAIL_LUT": "3750",
          "UTIL_LUT": "264",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10",
          "UTIL_DSP": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-08-01 20:22:40 -0400",
    "ToolName": "vitis_hls",
    "ToolVersion": "2025.1"
  }
}
