[2025-09-17 11:46:14] START suite=qualcomm_srv trace=srv735_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv735_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000003 cycles: 2641866 heartbeat IPC: 3.785 cumulative IPC: 3.785 (Simulation time: 00 hr 00 min 39 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 5066022 cumulative IPC: 3.948 (Simulation time: 00 hr 01 min 18 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 5066022 cumulative IPC: 3.948 (Simulation time: 00 hr 01 min 18 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5066023 heartbeat IPC: 4.125 cumulative IPC: 2 (Simulation time: 00 hr 01 min 18 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 13413354 heartbeat IPC: 1.198 cumulative IPC: 1.198 (Simulation time: 00 hr 02 min 26 sec)
Heartbeat CPU 0 instructions: 40000003 cycles: 21976956 heartbeat IPC: 1.168 cumulative IPC: 1.183 (Simulation time: 00 hr 03 min 35 sec)
Heartbeat CPU 0 instructions: 50000004 cycles: 30177406 heartbeat IPC: 1.219 cumulative IPC: 1.195 (Simulation time: 00 hr 04 min 41 sec)
Heartbeat CPU 0 instructions: 60000005 cycles: 38693437 heartbeat IPC: 1.174 cumulative IPC: 1.19 (Simulation time: 00 hr 05 min 50 sec)
Heartbeat CPU 0 instructions: 70000006 cycles: 46983099 heartbeat IPC: 1.206 cumulative IPC: 1.193 (Simulation time: 00 hr 06 min 59 sec)
Heartbeat CPU 0 instructions: 80000006 cycles: 55408869 heartbeat IPC: 1.187 cumulative IPC: 1.192 (Simulation time: 00 hr 08 min 08 sec)
Heartbeat CPU 0 instructions: 90000010 cycles: 63791419 heartbeat IPC: 1.193 cumulative IPC: 1.192 (Simulation time: 00 hr 09 min 16 sec)
Heartbeat CPU 0 instructions: 100000013 cycles: 72337550 heartbeat IPC: 1.17 cumulative IPC: 1.189 (Simulation time: 00 hr 10 min 27 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv735_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000014 cycles: 80754261 heartbeat IPC: 1.188 cumulative IPC: 1.189 (Simulation time: 00 hr 11 min 32 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 84094054 cumulative IPC: 1.189 (Simulation time: 00 hr 12 min 38 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 84094054 cumulative IPC: 1.189 (Simulation time: 00 hr 12 min 38 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv735_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.189 instructions: 100000000 cycles: 84094054
CPU 0 Branch Prediction Accuracy: 91.47% MPKI: 15.06 Average ROB Occupancy at Mispredict: 28.06
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.2773
BRANCH_INDIRECT: 0.4159
BRANCH_CONDITIONAL: 12.68
BRANCH_DIRECT_CALL: 0.713
BRANCH_INDIRECT_CALL: 0.5146
BRANCH_RETURN: 0.4632


====Backend Stall Breakdown====
ROB_STALL: 160415
LQ_STALL: 0
SQ_STALL: 543024


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 84.30159
REPLAY_LOAD: 73.67105
NON_REPLAY_LOAD: 14.669242

== Total ==
ADDR_TRANS: 10622
REPLAY_LOAD: 11198
NON_REPLAY_LOAD: 138595

== Counts ==
ADDR_TRANS: 126
REPLAY_LOAD: 152
NON_REPLAY_LOAD: 9448

cpu0->cpu0_STLB TOTAL        ACCESS:    1786750 HIT:    1781632 MISS:       5118 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1786750 HIT:    1781632 MISS:       5118 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 188.1 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    7747270 HIT:    6909010 MISS:     838260 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    6276959 HIT:    5585682 MISS:     691277 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     540755 HIT:     414947 MISS:     125808 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     920375 HIT:     907170 MISS:      13205 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       9181 HIT:       1211 MISS:       7970 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 38.75 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14440781 HIT:    8050665 MISS:    6390116 MSHR_MERGE:    1534173
cpu0->cpu0_L1I LOAD         ACCESS:   14440781 HIT:    8050665 MISS:    6390116 MSHR_MERGE:    1534173
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.08 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29891054 HIT:   26525945 MISS:    3365109 MSHR_MERGE:    1394122
cpu0->cpu0_L1D LOAD         ACCESS:   16857330 HIT:   15089720 MISS:    1767610 MSHR_MERGE:     346588
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13023156 HIT:   11434848 MISS:    1588308 MSHR_MERGE:    1047524
cpu0->cpu0_L1D TRANSLATION  ACCESS:      10568 HIT:       1377 MISS:       9191 MSHR_MERGE:         10
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 21.79 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12078790 HIT:   10342860 MISS:    1735930 MSHR_MERGE:     872991
cpu0->cpu0_ITLB LOAD         ACCESS:   12078790 HIT:   10342860 MISS:    1735930 MSHR_MERGE:     872991
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.114 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28284875 HIT:   27055638 MISS:    1229237 MSHR_MERGE:     305426
cpu0->cpu0_DTLB LOAD         ACCESS:   28284875 HIT:   27055638 MISS:    1229237 MSHR_MERGE:     305426
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.945 cycles
cpu0->LLC TOTAL        ACCESS:    1016388 HIT:     948921 MISS:      67467 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     691277 HIT:     664883 MISS:      26394 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     125795 HIT:      89143 MISS:      36652 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     191346 HIT:     191098 MISS:        248 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       7970 HIT:       3797 MISS:       4173 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 117.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       3738
  ROW_BUFFER_MISS:      63479
  AVG DBUS CONGESTED CYCLE: 3.673
Channel 0 WQ ROW_BUFFER_HIT:       1660
  ROW_BUFFER_MISS:      32485
  FULL:          0
Channel 0 REFRESHES ISSUED:       7008

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       544989       424711        71010         5036
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            3          321          397          205
  STLB miss resolved @ L2C                0          275          233          562          163
  STLB miss resolved @ LLC                0          283          548         1846          877
  STLB miss resolved @ MEM                0            1          285         1935         2284

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             156342        50853      1171466        99418          596
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            1          327          101           51
  STLB miss resolved @ L2C                0          211          270           26            6
  STLB miss resolved @ LLC                0          117          269          394           72
  STLB miss resolved @ MEM                0            1           96          248          163
[2025-09-17 11:58:53] END   suite=qualcomm_srv trace=srv735_ap (rc=0)
