Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Mon Jul 23 16:27:36 2018
| Host         : duazel-portable running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file long_div3_timing_summary_routed.rpt -pb long_div3_timing_summary_routed.pb -rpx long_div3_timing_summary_routed.rpx -warn_on_violation
| Design       : long_div3
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 66 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 67 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.897        0.000                      0                  178        0.144        0.000                      0                  178        4.600        0.000                       0                   122  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              5.897        0.000                      0                  178        0.144        0.000                      0                  178        4.600        0.000                       0                   122  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.897ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.897ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_chunk_V_0_3_reg_384_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.002ns  (logic 0.647ns (16.166%)  route 3.355ns (83.834%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=121, unset)          0.672     0.672    ap_clk
    SLICE_X16Y57         FDRE                                         r  ap_CS_fsm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y57         FDRE (Prop_fdre_C_Q)         0.308     0.980 r  ap_CS_fsm_reg[4]/Q
                         net (fo=20, routed)          0.937     1.917    ap_CS_fsm_state5
    SLICE_X15Y54         LUT6 (Prop_lut6_I2_O)        0.053     1.970 r  ap_return[7]_INST_0_i_4/O
                         net (fo=4, routed)           0.442     2.411    p_1_in
    SLICE_X14Y55         LUT3 (Prop_lut3_I2_O)        0.065     2.476 r  ap_return[7]_INST_0_i_2/O
                         net (fo=6, routed)           0.602     3.078    r_in_V[0]
    SLICE_X16Y55         LUT6 (Prop_lut6_I1_O)        0.168     3.246 r  ap_return[3]_INST_0_i_1/O
                         net (fo=6, routed)           0.704     3.950    grp_lut_div3_chunk_fu_86_ap_return_1[1]
    SLICE_X15Y53         LUT3 (Prop_lut3_I0_O)        0.053     4.003 r  ap_return[3]_INST_0/O
                         net (fo=7, routed)           0.671     4.674    ap_return[3]
    SLICE_X17Y55         FDRE                                         r  q_chunk_V_0_3_reg_384_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=121, unset)          0.638    10.638    ap_clk
    SLICE_X17Y55         FDRE                                         r  q_chunk_V_0_3_reg_384_reg[3]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X17Y55         FDRE (Setup_fdre_C_D)       -0.032    10.571    q_chunk_V_0_3_reg_384_reg[3]
  -------------------------------------------------------------------
                         required time                         10.571    
                         arrival time                          -4.674    
  -------------------------------------------------------------------
                         slack                                  5.897    

Slack (MET) :             5.927ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_chunk_V_0_10_reg_424_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.959ns  (logic 0.647ns (16.343%)  route 3.312ns (83.657%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=121, unset)          0.672     0.672    ap_clk
    SLICE_X16Y57         FDRE                                         r  ap_CS_fsm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y57         FDRE (Prop_fdre_C_Q)         0.308     0.980 r  ap_CS_fsm_reg[4]/Q
                         net (fo=20, routed)          0.937     1.917    ap_CS_fsm_state5
    SLICE_X15Y54         LUT6 (Prop_lut6_I2_O)        0.053     1.970 r  ap_return[7]_INST_0_i_4/O
                         net (fo=4, routed)           0.442     2.411    p_1_in
    SLICE_X14Y55         LUT3 (Prop_lut3_I2_O)        0.065     2.476 r  ap_return[7]_INST_0_i_2/O
                         net (fo=6, routed)           0.602     3.078    r_in_V[0]
    SLICE_X16Y55         LUT6 (Prop_lut6_I1_O)        0.168     3.246 r  ap_return[3]_INST_0_i_1/O
                         net (fo=6, routed)           0.704     3.950    grp_lut_div3_chunk_fu_86_ap_return_1[1]
    SLICE_X15Y53         LUT3 (Prop_lut3_I0_O)        0.053     4.003 r  ap_return[3]_INST_0/O
                         net (fo=7, routed)           0.627     4.631    ap_return[3]
    SLICE_X17Y56         FDRE                                         r  q_chunk_V_0_10_reg_424_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=121, unset)          0.638    10.638    ap_clk
    SLICE_X17Y56         FDRE                                         r  q_chunk_V_0_10_reg_424_reg[3]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X17Y56         FDRE (Setup_fdre_C_D)       -0.045    10.558    q_chunk_V_0_10_reg_424_reg[3]
  -------------------------------------------------------------------
                         required time                         10.558    
                         arrival time                          -4.631    
  -------------------------------------------------------------------
                         slack                                  5.927    

Slack (MET) :             5.948ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_chunk_V_0_1_reg_304_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.965ns  (logic 0.647ns (16.317%)  route 3.318ns (83.683%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=121, unset)          0.672     0.672    ap_clk
    SLICE_X16Y57         FDRE                                         r  ap_CS_fsm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y57         FDRE (Prop_fdre_C_Q)         0.308     0.980 r  ap_CS_fsm_reg[4]/Q
                         net (fo=20, routed)          0.937     1.917    ap_CS_fsm_state5
    SLICE_X15Y54         LUT6 (Prop_lut6_I2_O)        0.053     1.970 r  ap_return[7]_INST_0_i_4/O
                         net (fo=4, routed)           0.442     2.411    p_1_in
    SLICE_X14Y55         LUT3 (Prop_lut3_I2_O)        0.065     2.476 r  ap_return[7]_INST_0_i_2/O
                         net (fo=6, routed)           0.602     3.078    r_in_V[0]
    SLICE_X16Y55         LUT6 (Prop_lut6_I1_O)        0.168     3.246 r  ap_return[3]_INST_0_i_1/O
                         net (fo=6, routed)           0.704     3.950    grp_lut_div3_chunk_fu_86_ap_return_1[1]
    SLICE_X15Y53         LUT3 (Prop_lut3_I0_O)        0.053     4.003 r  ap_return[3]_INST_0/O
                         net (fo=7, routed)           0.634     4.637    ap_return[3]
    SLICE_X18Y55         FDRE                                         r  q_chunk_V_0_1_reg_304_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=121, unset)          0.638    10.638    ap_clk
    SLICE_X18Y55         FDRE                                         r  q_chunk_V_0_1_reg_304_reg[3]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X18Y55         FDRE (Setup_fdre_C_D)       -0.018    10.585    q_chunk_V_0_1_reg_304_reg[3]
  -------------------------------------------------------------------
                         required time                         10.585    
                         arrival time                          -4.637    
  -------------------------------------------------------------------
                         slack                                  5.948    

Slack (MET) :             5.961ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_chunk_V_0_5_reg_394_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.963ns  (logic 0.647ns (16.326%)  route 3.316ns (83.674%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=121, unset)          0.672     0.672    ap_clk
    SLICE_X16Y57         FDRE                                         r  ap_CS_fsm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y57         FDRE (Prop_fdre_C_Q)         0.308     0.980 r  ap_CS_fsm_reg[4]/Q
                         net (fo=20, routed)          0.937     1.917    ap_CS_fsm_state5
    SLICE_X15Y54         LUT6 (Prop_lut6_I2_O)        0.053     1.970 r  ap_return[7]_INST_0_i_4/O
                         net (fo=4, routed)           0.442     2.411    p_1_in
    SLICE_X14Y55         LUT3 (Prop_lut3_I2_O)        0.065     2.476 r  ap_return[7]_INST_0_i_2/O
                         net (fo=6, routed)           0.602     3.078    r_in_V[0]
    SLICE_X16Y55         LUT6 (Prop_lut6_I1_O)        0.168     3.246 r  ap_return[3]_INST_0_i_1/O
                         net (fo=6, routed)           0.704     3.950    grp_lut_div3_chunk_fu_86_ap_return_1[1]
    SLICE_X15Y53         LUT3 (Prop_lut3_I0_O)        0.053     4.003 r  ap_return[3]_INST_0/O
                         net (fo=7, routed)           0.631     4.635    ap_return[3]
    SLICE_X16Y56         FDRE                                         r  q_chunk_V_0_5_reg_394_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=121, unset)          0.638    10.638    ap_clk
    SLICE_X16Y56         FDRE                                         r  q_chunk_V_0_5_reg_394_reg[3]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X16Y56         FDRE (Setup_fdre_C_D)       -0.007    10.596    q_chunk_V_0_5_reg_394_reg[3]
  -------------------------------------------------------------------
                         required time                         10.596    
                         arrival time                          -4.635    
  -------------------------------------------------------------------
                         slack                                  5.961    

Slack (MET) :             5.966ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_chunk_V_0_3_reg_384_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.933ns  (logic 0.647ns (16.449%)  route 3.286ns (83.551%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=121, unset)          0.672     0.672    ap_clk
    SLICE_X16Y57         FDRE                                         r  ap_CS_fsm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y57         FDRE (Prop_fdre_C_Q)         0.308     0.980 r  ap_CS_fsm_reg[4]/Q
                         net (fo=20, routed)          0.937     1.917    ap_CS_fsm_state5
    SLICE_X15Y54         LUT6 (Prop_lut6_I2_O)        0.053     1.970 r  ap_return[7]_INST_0_i_4/O
                         net (fo=4, routed)           0.442     2.411    p_1_in
    SLICE_X14Y55         LUT3 (Prop_lut3_I2_O)        0.065     2.476 r  ap_return[7]_INST_0_i_2/O
                         net (fo=6, routed)           0.602     3.078    r_in_V[0]
    SLICE_X16Y55         LUT6 (Prop_lut6_I1_O)        0.168     3.246 r  ap_return[3]_INST_0_i_1/O
                         net (fo=6, routed)           0.822     4.069    grp_lut_div3_chunk_fu_86_ap_return_1[1]
    SLICE_X14Y53         LUT5 (Prop_lut5_I0_O)        0.053     4.122 r  ap_return[1]_INST_0/O
                         net (fo=7, routed)           0.484     4.605    ap_return[1]
    SLICE_X17Y54         FDRE                                         r  q_chunk_V_0_3_reg_384_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=121, unset)          0.638    10.638    ap_clk
    SLICE_X17Y54         FDRE                                         r  q_chunk_V_0_3_reg_384_reg[1]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X17Y54         FDRE (Setup_fdre_C_D)       -0.032    10.571    q_chunk_V_0_3_reg_384_reg[1]
  -------------------------------------------------------------------
                         required time                         10.571    
                         arrival time                          -4.605    
  -------------------------------------------------------------------
                         slack                                  5.966    

Slack (MET) :             6.011ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_chunk_V_0_9_reg_414_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.888ns  (logic 0.647ns (16.640%)  route 3.241ns (83.360%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=121, unset)          0.672     0.672    ap_clk
    SLICE_X16Y57         FDRE                                         r  ap_CS_fsm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y57         FDRE (Prop_fdre_C_Q)         0.308     0.980 r  ap_CS_fsm_reg[4]/Q
                         net (fo=20, routed)          0.937     1.917    ap_CS_fsm_state5
    SLICE_X15Y54         LUT6 (Prop_lut6_I2_O)        0.053     1.970 r  ap_return[7]_INST_0_i_4/O
                         net (fo=4, routed)           0.442     2.411    p_1_in
    SLICE_X14Y55         LUT3 (Prop_lut3_I2_O)        0.065     2.476 r  ap_return[7]_INST_0_i_2/O
                         net (fo=6, routed)           0.602     3.078    r_in_V[0]
    SLICE_X16Y55         LUT6 (Prop_lut6_I1_O)        0.168     3.246 r  ap_return[3]_INST_0_i_1/O
                         net (fo=6, routed)           0.719     3.965    grp_lut_div3_chunk_fu_86_ap_return_1[1]
    SLICE_X15Y54         LUT4 (Prop_lut4_I0_O)        0.053     4.018 r  ap_return[2]_INST_0/O
                         net (fo=7, routed)           0.542     4.560    ap_return[2]
    SLICE_X17Y53         FDRE                                         r  q_chunk_V_0_9_reg_414_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=121, unset)          0.638    10.638    ap_clk
    SLICE_X17Y53         FDRE                                         r  q_chunk_V_0_9_reg_414_reg[2]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X17Y53         FDRE (Setup_fdre_C_D)       -0.032    10.571    q_chunk_V_0_9_reg_414_reg[2]
  -------------------------------------------------------------------
                         required time                         10.571    
                         arrival time                          -4.560    
  -------------------------------------------------------------------
                         slack                                  6.011    

Slack (MET) :             6.051ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_chunk_V_0_10_reg_424_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.871ns  (logic 0.647ns (16.713%)  route 3.224ns (83.287%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=121, unset)          0.672     0.672    ap_clk
    SLICE_X16Y57         FDRE                                         r  ap_CS_fsm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y57         FDRE (Prop_fdre_C_Q)         0.308     0.980 r  ap_CS_fsm_reg[4]/Q
                         net (fo=20, routed)          0.937     1.917    ap_CS_fsm_state5
    SLICE_X15Y54         LUT6 (Prop_lut6_I2_O)        0.053     1.970 r  ap_return[7]_INST_0_i_4/O
                         net (fo=4, routed)           0.442     2.411    p_1_in
    SLICE_X14Y55         LUT3 (Prop_lut3_I2_O)        0.065     2.476 r  ap_return[7]_INST_0_i_2/O
                         net (fo=6, routed)           0.602     3.078    r_in_V[0]
    SLICE_X16Y55         LUT6 (Prop_lut6_I1_O)        0.168     3.246 r  ap_return[3]_INST_0_i_1/O
                         net (fo=6, routed)           0.822     4.069    grp_lut_div3_chunk_fu_86_ap_return_1[1]
    SLICE_X14Y53         LUT5 (Prop_lut5_I0_O)        0.053     4.122 r  ap_return[1]_INST_0/O
                         net (fo=7, routed)           0.422     4.543    ap_return[1]
    SLICE_X16Y53         FDRE                                         r  q_chunk_V_0_10_reg_424_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=121, unset)          0.638    10.638    ap_clk
    SLICE_X16Y53         FDRE                                         r  q_chunk_V_0_10_reg_424_reg[1]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X16Y53         FDRE (Setup_fdre_C_D)       -0.009    10.594    q_chunk_V_0_10_reg_424_reg[1]
  -------------------------------------------------------------------
                         required time                         10.594    
                         arrival time                          -4.543    
  -------------------------------------------------------------------
                         slack                                  6.051    

Slack (MET) :             6.056ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_chunk_V_0_5_reg_394_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.843ns  (logic 0.647ns (16.837%)  route 3.196ns (83.163%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=121, unset)          0.672     0.672    ap_clk
    SLICE_X16Y57         FDRE                                         r  ap_CS_fsm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y57         FDRE (Prop_fdre_C_Q)         0.308     0.980 r  ap_CS_fsm_reg[4]/Q
                         net (fo=20, routed)          0.937     1.917    ap_CS_fsm_state5
    SLICE_X15Y54         LUT6 (Prop_lut6_I2_O)        0.053     1.970 r  ap_return[7]_INST_0_i_4/O
                         net (fo=4, routed)           0.442     2.411    p_1_in
    SLICE_X14Y55         LUT3 (Prop_lut3_I2_O)        0.065     2.476 r  ap_return[7]_INST_0_i_2/O
                         net (fo=6, routed)           0.602     3.078    r_in_V[0]
    SLICE_X16Y55         LUT6 (Prop_lut6_I1_O)        0.168     3.246 r  ap_return[3]_INST_0_i_1/O
                         net (fo=6, routed)           0.822     4.069    grp_lut_div3_chunk_fu_86_ap_return_1[1]
    SLICE_X14Y53         LUT5 (Prop_lut5_I0_O)        0.053     4.122 r  ap_return[1]_INST_0/O
                         net (fo=7, routed)           0.393     4.515    ap_return[1]
    SLICE_X19Y54         FDRE                                         r  q_chunk_V_0_5_reg_394_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=121, unset)          0.638    10.638    ap_clk
    SLICE_X19Y54         FDRE                                         r  q_chunk_V_0_5_reg_394_reg[1]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X19Y54         FDRE (Setup_fdre_C_D)       -0.032    10.571    q_chunk_V_0_5_reg_394_reg[1]
  -------------------------------------------------------------------
                         required time                         10.571    
                         arrival time                          -4.515    
  -------------------------------------------------------------------
                         slack                                  6.056    

Slack (MET) :             6.065ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_chunk_V_0_12_reg_434_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.859ns  (logic 0.647ns (16.768%)  route 3.212ns (83.232%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=121, unset)          0.672     0.672    ap_clk
    SLICE_X16Y57         FDRE                                         r  ap_CS_fsm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y57         FDRE (Prop_fdre_C_Q)         0.308     0.980 r  ap_CS_fsm_reg[4]/Q
                         net (fo=20, routed)          0.937     1.917    ap_CS_fsm_state5
    SLICE_X15Y54         LUT6 (Prop_lut6_I2_O)        0.053     1.970 r  ap_return[7]_INST_0_i_4/O
                         net (fo=4, routed)           0.442     2.411    p_1_in
    SLICE_X14Y55         LUT3 (Prop_lut3_I2_O)        0.065     2.476 r  ap_return[7]_INST_0_i_2/O
                         net (fo=6, routed)           0.602     3.078    r_in_V[0]
    SLICE_X16Y55         LUT6 (Prop_lut6_I1_O)        0.168     3.246 r  ap_return[3]_INST_0_i_1/O
                         net (fo=6, routed)           0.704     3.950    grp_lut_div3_chunk_fu_86_ap_return_1[1]
    SLICE_X15Y53         LUT3 (Prop_lut3_I0_O)        0.053     4.003 r  ap_return[3]_INST_0/O
                         net (fo=7, routed)           0.527     4.531    ap_return[3]
    SLICE_X16Y55         FDRE                                         r  q_chunk_V_0_12_reg_434_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=121, unset)          0.638    10.638    ap_clk
    SLICE_X16Y55         FDRE                                         r  q_chunk_V_0_12_reg_434_reg[3]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X16Y55         FDRE (Setup_fdre_C_D)       -0.007    10.596    q_chunk_V_0_12_reg_434_reg[3]
  -------------------------------------------------------------------
                         required time                         10.596    
                         arrival time                          -4.531    
  -------------------------------------------------------------------
                         slack                                  6.065    

Slack (MET) :             6.077ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_chunk_V_0_1_reg_304_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.836ns  (logic 0.647ns (16.867%)  route 3.189ns (83.133%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=121, unset)          0.672     0.672    ap_clk
    SLICE_X16Y57         FDRE                                         r  ap_CS_fsm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y57         FDRE (Prop_fdre_C_Q)         0.308     0.980 r  ap_CS_fsm_reg[4]/Q
                         net (fo=20, routed)          0.937     1.917    ap_CS_fsm_state5
    SLICE_X15Y54         LUT6 (Prop_lut6_I2_O)        0.053     1.970 r  ap_return[7]_INST_0_i_4/O
                         net (fo=4, routed)           0.442     2.411    p_1_in
    SLICE_X14Y55         LUT3 (Prop_lut3_I2_O)        0.065     2.476 r  ap_return[7]_INST_0_i_2/O
                         net (fo=6, routed)           0.602     3.078    r_in_V[0]
    SLICE_X16Y55         LUT6 (Prop_lut6_I1_O)        0.168     3.246 r  ap_return[3]_INST_0_i_1/O
                         net (fo=6, routed)           0.822     4.069    grp_lut_div3_chunk_fu_86_ap_return_1[1]
    SLICE_X14Y53         LUT5 (Prop_lut5_I0_O)        0.053     4.122 r  ap_return[1]_INST_0/O
                         net (fo=7, routed)           0.386     4.508    ap_return[1]
    SLICE_X13Y54         FDRE                                         r  q_chunk_V_0_1_reg_304_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=121, unset)          0.638    10.638    ap_clk
    SLICE_X13Y54         FDRE                                         r  q_chunk_V_0_1_reg_304_reg[1]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X13Y54         FDRE (Setup_fdre_C_D)       -0.018    10.585    q_chunk_V_0_1_reg_304_reg[1]
  -------------------------------------------------------------------
                         required time                         10.585    
                         arrival time                          -4.508    
  -------------------------------------------------------------------
                         slack                                  6.077    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 ap_CS_fsm_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ap_CS_fsm_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.171ns (69.660%)  route 0.074ns (30.340%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=121, unset)          0.283     0.283    ap_clk
    SLICE_X14Y53         FDRE                                         r  ap_CS_fsm_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y53         FDRE (Prop_fdre_C_Q)         0.107     0.390 f  ap_CS_fsm_reg[5]/Q
                         net (fo=20, routed)          0.074     0.465    ap_CS_fsm_state6
    SLICE_X14Y53         LUT5 (Prop_lut5_I1_O)        0.064     0.529 r  ap_CS_fsm[1]_i_1/O
                         net (fo=1, routed)           0.000     0.529    ap_NS_fsm[1]
    SLICE_X14Y53         FDRE                                         r  ap_CS_fsm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=121, unset)          0.298     0.298    ap_clk
    SLICE_X14Y53         FDRE                                         r  ap_CS_fsm_reg[1]/C
                         clock pessimism              0.000     0.298    
    SLICE_X14Y53         FDRE (Hold_fdre_C_D)         0.087     0.385    ap_CS_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.529    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 ap_CS_fsm_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ap_CS_fsm_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.118ns (52.293%)  route 0.108ns (47.707%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=121, unset)          0.283     0.283    ap_clk
    SLICE_X16Y57         FDRE                                         r  ap_CS_fsm_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y57         FDRE (Prop_fdre_C_Q)         0.118     0.401 r  ap_CS_fsm_reg[6]/Q
                         net (fo=23, routed)          0.108     0.509    ap_CS_fsm_state7
    SLICE_X16Y57         FDRE                                         r  ap_CS_fsm_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=121, unset)          0.298     0.298    ap_clk
    SLICE_X16Y57         FDRE                                         r  ap_CS_fsm_reg[7]/C
                         clock pessimism              0.000     0.298    
    SLICE_X16Y57         FDRE (Hold_fdre_C_D)         0.042     0.340    ap_CS_fsm_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.340    
                         arrival time                           0.509    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 reg_116_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_116_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.128ns (47.688%)  route 0.140ns (52.312%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=121, unset)          0.283     0.283    ap_clk
    SLICE_X13Y55         FDRE                                         r  reg_116_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y55         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  reg_116_reg[1]/Q
                         net (fo=2, routed)           0.140     0.524    reg_116[1]
    SLICE_X13Y55         LUT5 (Prop_lut5_I4_O)        0.028     0.552 r  reg_116[1]_i_1/O
                         net (fo=1, routed)           0.000     0.552    reg_116[1]_i_1_n_0
    SLICE_X13Y55         FDRE                                         r  reg_116_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=121, unset)          0.298     0.298    ap_clk
    SLICE_X13Y55         FDRE                                         r  reg_116_reg[1]/C
                         clock pessimism              0.000     0.298    
    SLICE_X13Y55         FDRE (Hold_fdre_C_D)         0.060     0.358    reg_116_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.358    
                         arrival time                           0.552    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 reg_116_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_116_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.146ns (49.195%)  route 0.151ns (50.805%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=121, unset)          0.283     0.283    ap_clk
    SLICE_X14Y54         FDRE                                         r  reg_116_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y54         FDRE (Prop_fdre_C_Q)         0.118     0.401 r  reg_116_reg[0]/Q
                         net (fo=2, routed)           0.151     0.552    reg_116[0]
    SLICE_X14Y54         LUT5 (Prop_lut5_I4_O)        0.028     0.580 r  reg_116[0]_i_1/O
                         net (fo=1, routed)           0.000     0.580    reg_116[0]_i_1_n_0
    SLICE_X14Y54         FDRE                                         r  reg_116_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=121, unset)          0.298     0.298    ap_clk
    SLICE_X14Y54         FDRE                                         r  reg_116_reg[0]/C
                         clock pessimism              0.000     0.298    
    SLICE_X14Y54         FDRE (Hold_fdre_C_D)         0.087     0.385    reg_116_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.580    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ap_CS_fsm_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.146ns (47.361%)  route 0.162ns (52.639%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=121, unset)          0.283     0.283    ap_clk
    SLICE_X14Y53         FDSE                                         r  ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y53         FDSE (Prop_fdse_C_Q)         0.118     0.401 r  ap_CS_fsm_reg[0]/Q
                         net (fo=6, routed)           0.162     0.564    ap_CS_fsm_reg_n_0_[0]
    SLICE_X14Y53         LUT3 (Prop_lut3_I1_O)        0.028     0.592 r  ap_CS_fsm[0]_i_1/O
                         net (fo=1, routed)           0.000     0.592    ap_NS_fsm[0]
    SLICE_X14Y53         FDSE                                         r  ap_CS_fsm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=121, unset)          0.298     0.298    ap_clk
    SLICE_X14Y53         FDSE                                         r  ap_CS_fsm_reg[0]/C
                         clock pessimism              0.000     0.298    
    SLICE_X14Y53         FDSE (Hold_fdse_C_D)         0.087     0.385    ap_CS_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.592    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 ap_CS_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_chunk_V_0_4_reg_389_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.118ns (46.590%)  route 0.135ns (53.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=121, unset)          0.283     0.283    ap_clk
    SLICE_X16Y57         FDRE                                         r  ap_CS_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y57         FDRE (Prop_fdre_C_Q)         0.118     0.401 r  ap_CS_fsm_reg[2]/Q
                         net (fo=19, routed)          0.135     0.537    ap_CS_fsm_state3
    SLICE_X16Y56         FDRE                                         r  q_chunk_V_0_4_reg_389_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=121, unset)          0.298     0.298    ap_clk
    SLICE_X16Y56         FDRE                                         r  q_chunk_V_0_4_reg_389_reg[0]/C
                         clock pessimism              0.000     0.298    
    SLICE_X16Y56         FDRE (Hold_fdre_C_CE)        0.030     0.328    q_chunk_V_0_4_reg_389_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.328    
                         arrival time                           0.537    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 ap_CS_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_chunk_V_0_4_reg_389_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.118ns (46.590%)  route 0.135ns (53.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=121, unset)          0.283     0.283    ap_clk
    SLICE_X16Y57         FDRE                                         r  ap_CS_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y57         FDRE (Prop_fdre_C_Q)         0.118     0.401 r  ap_CS_fsm_reg[2]/Q
                         net (fo=19, routed)          0.135     0.537    ap_CS_fsm_state3
    SLICE_X16Y56         FDRE                                         r  q_chunk_V_0_4_reg_389_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=121, unset)          0.298     0.298    ap_clk
    SLICE_X16Y56         FDRE                                         r  q_chunk_V_0_4_reg_389_reg[3]/C
                         clock pessimism              0.000     0.298    
    SLICE_X16Y56         FDRE (Hold_fdre_C_CE)        0.030     0.328    q_chunk_V_0_4_reg_389_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.328    
                         arrival time                           0.537    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 ap_CS_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_chunk_V_0_5_reg_394_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.118ns (46.590%)  route 0.135ns (53.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=121, unset)          0.283     0.283    ap_clk
    SLICE_X16Y57         FDRE                                         r  ap_CS_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y57         FDRE (Prop_fdre_C_Q)         0.118     0.401 r  ap_CS_fsm_reg[2]/Q
                         net (fo=19, routed)          0.135     0.537    ap_CS_fsm_state3
    SLICE_X16Y56         FDRE                                         r  q_chunk_V_0_5_reg_394_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=121, unset)          0.298     0.298    ap_clk
    SLICE_X16Y56         FDRE                                         r  q_chunk_V_0_5_reg_394_reg[0]/C
                         clock pessimism              0.000     0.298    
    SLICE_X16Y56         FDRE (Hold_fdre_C_CE)        0.030     0.328    q_chunk_V_0_5_reg_394_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.328    
                         arrival time                           0.537    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 ap_CS_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_chunk_V_0_5_reg_394_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.118ns (46.590%)  route 0.135ns (53.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=121, unset)          0.283     0.283    ap_clk
    SLICE_X16Y57         FDRE                                         r  ap_CS_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y57         FDRE (Prop_fdre_C_Q)         0.118     0.401 r  ap_CS_fsm_reg[2]/Q
                         net (fo=19, routed)          0.135     0.537    ap_CS_fsm_state3
    SLICE_X16Y56         FDRE                                         r  q_chunk_V_0_5_reg_394_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=121, unset)          0.298     0.298    ap_clk
    SLICE_X16Y56         FDRE                                         r  q_chunk_V_0_5_reg_394_reg[3]/C
                         clock pessimism              0.000     0.298    
    SLICE_X16Y56         FDRE (Hold_fdre_C_CE)        0.030     0.328    q_chunk_V_0_5_reg_394_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.328    
                         arrival time                           0.537    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_chunk_V_0_2_reg_379_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.118ns (42.777%)  route 0.158ns (57.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=121, unset)          0.283     0.283    ap_clk
    SLICE_X14Y53         FDRE                                         r  ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y53         FDRE (Prop_fdre_C_Q)         0.118     0.401 r  ap_CS_fsm_reg[1]/Q
                         net (fo=19, routed)          0.158     0.559    ap_CS_fsm_state2
    SLICE_X17Y54         FDRE                                         r  q_chunk_V_0_2_reg_379_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=121, unset)          0.298     0.298    ap_clk
    SLICE_X17Y54         FDRE                                         r  q_chunk_V_0_2_reg_379_reg[0]/C
                         clock pessimism              0.000     0.298    
    SLICE_X17Y54         FDRE (Hold_fdre_C_CE)        0.010     0.308    q_chunk_V_0_2_reg_379_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.308    
                         arrival time                           0.559    
  -------------------------------------------------------------------
                         slack                                  0.251    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X14Y53  ap_CS_fsm_reg[5]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X16Y57  ap_CS_fsm_reg[7]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X15Y56  p_Result_13_reg_369_reg[3]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X15Y56  p_Result_3_reg_314_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X15Y56  p_Result_5_reg_324_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X16Y54  p_Result_6_reg_329_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X16Y54  p_Result_8_reg_339_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X15Y53  p_Result_8_reg_339_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X16Y54  p_Result_s_4_reg_349_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X15Y53  p_Result_s_4_reg_349_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X14Y53  ap_CS_fsm_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X16Y57  ap_CS_fsm_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X15Y56  p_Result_13_reg_369_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X15Y56  p_Result_3_reg_314_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X15Y56  p_Result_5_reg_324_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X16Y54  p_Result_6_reg_329_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X16Y54  p_Result_8_reg_339_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X15Y53  p_Result_8_reg_339_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X16Y54  p_Result_s_4_reg_349_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X15Y53  p_Result_s_4_reg_349_reg[1]/C
High Pulse Width  Slow    FDSE/C   n/a            0.350         5.000       4.650      SLICE_X14Y53  ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X14Y53  ap_CS_fsm_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X16Y57  ap_CS_fsm_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X16Y57  ap_CS_fsm_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X16Y57  ap_CS_fsm_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X14Y53  ap_CS_fsm_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X16Y57  ap_CS_fsm_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X16Y57  ap_CS_fsm_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X14Y56  p_Result_10_reg_354_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X12Y55  p_Result_10_reg_354_reg[1]/C



