[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  21542       tick       3204380       1493872       1442659       3204380 
      2  21542       tick       4229987       2071604       2056156       4229987 
      3  21542       tick       4246522       2079294       2053748       4246522 
      4  21542       tick       4239101       2076230       2055097       4239101 
      5  21542       tick       4231897       2072855       2056775       4231897 
      6  21542       tick       4233816       2074443       2053734       4233816 
      7  21542       tick       4237012       2075065       2057348       4237012 
      8  21542       tick       4236038       2074947       2053351       4236038 
      9  21542       tick       4232934       2073368       2057427       4232934 
     10  21542       tick       4231478       2073316       2055353       4231478 
     11  21542       tick       4228233       2070695       2049734       4228233 
     12  21542       tick       4224318       2069259       2053899       4224318 
     13  21542       tick       4234916       2073983       2054315       4234916 
     14  21542       tick       4238793       2076080       2054155       4238793 
     15  21542       tick       4231811       2073105       2058206       4231811 
     16  21542       tick       4234592       2074684       2053557       4234592 
     17  21542       tick       4236654       2074302       2054633       4236654 
     18  21542       tick       4233652       2073357       2057275       4233652 
     19  21542       tick       4235266       2075048       2054037       4235266 
     20  21542       exit       2232820       1093901       1084846       2232820 
