# Reading E:/IntelFPGAQuartus/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:31:09 on Oct 23,2019
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 22:31:09 on Oct 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:31:09 on Oct 23,2019
# vlog -reportprogress 300 ./alu_1bit.sv 
# -- Compiling module alu_1bit
# -- Compiling module alu_1bit_tb
# 
# Top level modules:
# 	alu_1bit_tb
# End time: 22:31:09 on Oct 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:31:09 on Oct 23,2019
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_tb
# 
# Top level modules:
# 	fullAdder_tb
# End time: 22:31:09 on Oct 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:31:09 on Oct 23,2019
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 22:31:09 on Oct 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:31:09 on Oct 23,2019
# vlog -reportprogress 300 ./muxes.sv 
# -- Compiling module mux2to1
# -- Compiling module mux4to1
# -- Compiling module mux8to1
# -- Compiling module mux2to1_tb
# -- Compiling module mux4to1_tb
# -- Compiling module mux8to1_tb
# 
# Top level modules:
# 	mux2to1_tb
# 	mux4to1_tb
# 	mux8to1_tb
# End time: 22:31:09 on Oct 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.alustim 
# Start time: 22:31:09 on Oct 23,2019
# Loading sv_std.std
# Loading work.alustim
# Loading work.alu
# Loading work.alu_1bit
# Loading work.mux2to1
# Loading work.fullAdder
# Loading work.mux8to1
# Loading work.mux4to1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#    0.00 ns testing PASS_B operations
# PASS_B operations complete
# 10000000.00 ns testing addition
# ** Error: Assertion error.
#    Time: 10300 us  Scope: alustim File: ./alustim.sv Line: 63
# Addition operations complete
# .main_pane.wave.interior.cs.body.pw.wf
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:32:01 on Oct 23,2019
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 22:32:01 on Oct 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:32:01 on Oct 23,2019
# vlog -reportprogress 300 ./alu_1bit.sv 
# -- Compiling module alu_1bit
# -- Compiling module alu_1bit_tb
# 
# Top level modules:
# 	alu_1bit_tb
# End time: 22:32:01 on Oct 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:32:01 on Oct 23,2019
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_tb
# 
# Top level modules:
# 	fullAdder_tb
# End time: 22:32:01 on Oct 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:32:01 on Oct 23,2019
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 22:32:01 on Oct 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:32:01 on Oct 23,2019
# vlog -reportprogress 300 ./muxes.sv 
# -- Compiling module mux2to1
# -- Compiling module mux4to1
# -- Compiling module mux8to1
# -- Compiling module mux2to1_tb
# -- Compiling module mux4to1_tb
# -- Compiling module mux8to1_tb
# 
# Top level modules:
# 	mux2to1_tb
# 	mux4to1_tb
# 	mux8to1_tb
# End time: 22:32:01 on Oct 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:32:02 on Oct 23,2019, Elapsed time: 0:00:53
# Errors: 1, Warnings: 0
# vsim work.alustim 
# Start time: 22:32:02 on Oct 23,2019
# Loading sv_std.std
# Loading work.alustim
# Loading work.alu
# Loading work.alu_1bit
# Loading work.mux2to1
# Loading work.fullAdder
# Loading work.mux8to1
# Loading work.mux4to1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#    0.00 ns testing PASS_B operations
# PASS_B operations complete
# 10000000.00 ns testing addition
# ** Error: Assertion error.
#    Time: 10300 us  Scope: alustim File: ./alustim.sv Line: 63
# Addition operations complete
# .main_pane.wave.interior.cs.body.pw.wf
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:33:19 on Oct 23,2019
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 22:33:20 on Oct 23,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:33:20 on Oct 23,2019
# vlog -reportprogress 300 ./alu_1bit.sv 
# -- Compiling module alu_1bit
# -- Compiling module alu_1bit_tb
# 
# Top level modules:
# 	alu_1bit_tb
# End time: 22:33:20 on Oct 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:33:20 on Oct 23,2019
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_tb
# 
# Top level modules:
# 	fullAdder_tb
# End time: 22:33:20 on Oct 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:33:20 on Oct 23,2019
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 22:33:20 on Oct 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:33:20 on Oct 23,2019
# vlog -reportprogress 300 ./muxes.sv 
# -- Compiling module mux2to1
# -- Compiling module mux4to1
# -- Compiling module mux8to1
# -- Compiling module mux2to1_tb
# -- Compiling module mux4to1_tb
# -- Compiling module mux8to1_tb
# 
# Top level modules:
# 	mux2to1_tb
# 	mux4to1_tb
# 	mux8to1_tb
# End time: 22:33:20 on Oct 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:33:20 on Oct 23,2019, Elapsed time: 0:01:18
# Errors: 1, Warnings: 0
# vsim work.alustim 
# Start time: 22:33:21 on Oct 23,2019
# Loading sv_std.std
# Loading work.alustim
# Loading work.alu
# Loading work.alu_1bit
# Loading work.mux2to1
# Loading work.fullAdder
# Loading work.mux8to1
# Loading work.mux4to1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#    0.00 ns testing PASS_B operations
# PASS_B operations complete
# 10000000.00 ns testing addition
# ** Error: Assertion error.
#    Time: 10300 us  Scope: alustim File: ./alustim.sv Line: 63
# Addition operations complete
# .main_pane.wave.interior.cs.body.pw.wf
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:02 on Oct 23,2019
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 22:36:03 on Oct 23,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:03 on Oct 23,2019
# vlog -reportprogress 300 ./alu_1bit.sv 
# -- Compiling module alu_1bit
# -- Compiling module alu_1bit_tb
# 
# Top level modules:
# 	alu_1bit_tb
# End time: 22:36:03 on Oct 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:03 on Oct 23,2019
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_tb
# 
# Top level modules:
# 	fullAdder_tb
# End time: 22:36:03 on Oct 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:03 on Oct 23,2019
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 22:36:03 on Oct 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:03 on Oct 23,2019
# vlog -reportprogress 300 ./muxes.sv 
# -- Compiling module mux2to1
# -- Compiling module mux4to1
# -- Compiling module mux8to1
# -- Compiling module mux2to1_tb
# -- Compiling module mux4to1_tb
# -- Compiling module mux8to1_tb
# 
# Top level modules:
# 	mux2to1_tb
# 	mux4to1_tb
# 	mux8to1_tb
# End time: 22:36:03 on Oct 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:36:04 on Oct 23,2019, Elapsed time: 0:02:43
# Errors: 1, Warnings: 0
# vsim work.alustim 
# Start time: 22:36:04 on Oct 23,2019
# Loading sv_std.std
# Loading work.alustim
# Loading work.alu
# Loading work.alu_1bit
# Loading work.mux2to1
# Loading work.fullAdder
# Loading work.mux8to1
# Loading work.mux4to1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#    0.00 ns testing PASS_B operations
# PASS_B operations complete
# 10000000.00 ns testing addition
# Addition operations complete
# .main_pane.wave.interior.cs.body.pw.wf
# End time: 22:42:06 on Oct 23,2019, Elapsed time: 0:06:02
# Errors: 0, Warnings: 0
