// Seed: 553445746
module module_0 (
    output wire id_0,
    input  wire id_1,
    output tri0 id_2
);
  wire  id_4;
  logic id_5;
endmodule
module module_1 (
    output tri0 id_0,
    output wor  id_1,
    input  wire id_2,
    input  wor  id_3,
    input  wand id_4,
    input  tri  id_5
);
  wire id_7;
  ;
  logic id_8 = 1'b0;
  uwire id_9, id_10;
  assign id_10 = 1;
  parameter id_11 = 1;
  parameter id_12 = id_11;
  assign id_0 = 1;
  module_0 modCall_1 (
      id_0,
      id_3,
      id_0
  );
  assign modCall_1.id_0 = 0;
endmodule
