
Alarm_Master.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004be4  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000075c  08004d84  08004d84  00005d84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080054e0  080054e0  00007068  2**0
                  CONTENTS
  4 .ARM          00000008  080054e0  080054e0  000064e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080054e8  080054e8  00007068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080054e8  080054e8  000064e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080054ec  080054ec  000064ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  080054f0  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002fc  20000068  08005558  00007068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000364  08005558  00007364  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00007068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d68b  00000000  00000000  00007098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000021ba  00000000  00000000  00014723  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d00  00000000  00000000  000168e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000a24  00000000  00000000  000175e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000175ef  00000000  00000000  00018004  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010b92  00000000  00000000  0002f5f3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008c53a  00000000  00000000  00040185  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000cc6bf  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003e40  00000000  00000000  000cc704  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000058  00000000  00000000  000d0544  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000068 	.word	0x20000068
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08004d6c 	.word	0x08004d6c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000006c 	.word	0x2000006c
 80001dc:	08004d6c 	.word	0x08004d6c

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b96a 	b.w	800057c <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	460c      	mov	r4, r1
 80002c8:	2b00      	cmp	r3, #0
 80002ca:	d14e      	bne.n	800036a <__udivmoddi4+0xaa>
 80002cc:	4694      	mov	ip, r2
 80002ce:	458c      	cmp	ip, r1
 80002d0:	4686      	mov	lr, r0
 80002d2:	fab2 f282 	clz	r2, r2
 80002d6:	d962      	bls.n	800039e <__udivmoddi4+0xde>
 80002d8:	b14a      	cbz	r2, 80002ee <__udivmoddi4+0x2e>
 80002da:	f1c2 0320 	rsb	r3, r2, #32
 80002de:	4091      	lsls	r1, r2
 80002e0:	fa20 f303 	lsr.w	r3, r0, r3
 80002e4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002e8:	4319      	orrs	r1, r3
 80002ea:	fa00 fe02 	lsl.w	lr, r0, r2
 80002ee:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002f2:	fa1f f68c 	uxth.w	r6, ip
 80002f6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002fa:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002fe:	fb07 1114 	mls	r1, r7, r4, r1
 8000302:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000306:	fb04 f106 	mul.w	r1, r4, r6
 800030a:	4299      	cmp	r1, r3
 800030c:	d90a      	bls.n	8000324 <__udivmoddi4+0x64>
 800030e:	eb1c 0303 	adds.w	r3, ip, r3
 8000312:	f104 30ff 	add.w	r0, r4, #4294967295
 8000316:	f080 8112 	bcs.w	800053e <__udivmoddi4+0x27e>
 800031a:	4299      	cmp	r1, r3
 800031c:	f240 810f 	bls.w	800053e <__udivmoddi4+0x27e>
 8000320:	3c02      	subs	r4, #2
 8000322:	4463      	add	r3, ip
 8000324:	1a59      	subs	r1, r3, r1
 8000326:	fa1f f38e 	uxth.w	r3, lr
 800032a:	fbb1 f0f7 	udiv	r0, r1, r7
 800032e:	fb07 1110 	mls	r1, r7, r0, r1
 8000332:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000336:	fb00 f606 	mul.w	r6, r0, r6
 800033a:	429e      	cmp	r6, r3
 800033c:	d90a      	bls.n	8000354 <__udivmoddi4+0x94>
 800033e:	eb1c 0303 	adds.w	r3, ip, r3
 8000342:	f100 31ff 	add.w	r1, r0, #4294967295
 8000346:	f080 80fc 	bcs.w	8000542 <__udivmoddi4+0x282>
 800034a:	429e      	cmp	r6, r3
 800034c:	f240 80f9 	bls.w	8000542 <__udivmoddi4+0x282>
 8000350:	4463      	add	r3, ip
 8000352:	3802      	subs	r0, #2
 8000354:	1b9b      	subs	r3, r3, r6
 8000356:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800035a:	2100      	movs	r1, #0
 800035c:	b11d      	cbz	r5, 8000366 <__udivmoddi4+0xa6>
 800035e:	40d3      	lsrs	r3, r2
 8000360:	2200      	movs	r2, #0
 8000362:	e9c5 3200 	strd	r3, r2, [r5]
 8000366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036a:	428b      	cmp	r3, r1
 800036c:	d905      	bls.n	800037a <__udivmoddi4+0xba>
 800036e:	b10d      	cbz	r5, 8000374 <__udivmoddi4+0xb4>
 8000370:	e9c5 0100 	strd	r0, r1, [r5]
 8000374:	2100      	movs	r1, #0
 8000376:	4608      	mov	r0, r1
 8000378:	e7f5      	b.n	8000366 <__udivmoddi4+0xa6>
 800037a:	fab3 f183 	clz	r1, r3
 800037e:	2900      	cmp	r1, #0
 8000380:	d146      	bne.n	8000410 <__udivmoddi4+0x150>
 8000382:	42a3      	cmp	r3, r4
 8000384:	d302      	bcc.n	800038c <__udivmoddi4+0xcc>
 8000386:	4290      	cmp	r0, r2
 8000388:	f0c0 80f0 	bcc.w	800056c <__udivmoddi4+0x2ac>
 800038c:	1a86      	subs	r6, r0, r2
 800038e:	eb64 0303 	sbc.w	r3, r4, r3
 8000392:	2001      	movs	r0, #1
 8000394:	2d00      	cmp	r5, #0
 8000396:	d0e6      	beq.n	8000366 <__udivmoddi4+0xa6>
 8000398:	e9c5 6300 	strd	r6, r3, [r5]
 800039c:	e7e3      	b.n	8000366 <__udivmoddi4+0xa6>
 800039e:	2a00      	cmp	r2, #0
 80003a0:	f040 8090 	bne.w	80004c4 <__udivmoddi4+0x204>
 80003a4:	eba1 040c 	sub.w	r4, r1, ip
 80003a8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003ac:	fa1f f78c 	uxth.w	r7, ip
 80003b0:	2101      	movs	r1, #1
 80003b2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003b6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003ba:	fb08 4416 	mls	r4, r8, r6, r4
 80003be:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003c2:	fb07 f006 	mul.w	r0, r7, r6
 80003c6:	4298      	cmp	r0, r3
 80003c8:	d908      	bls.n	80003dc <__udivmoddi4+0x11c>
 80003ca:	eb1c 0303 	adds.w	r3, ip, r3
 80003ce:	f106 34ff 	add.w	r4, r6, #4294967295
 80003d2:	d202      	bcs.n	80003da <__udivmoddi4+0x11a>
 80003d4:	4298      	cmp	r0, r3
 80003d6:	f200 80cd 	bhi.w	8000574 <__udivmoddi4+0x2b4>
 80003da:	4626      	mov	r6, r4
 80003dc:	1a1c      	subs	r4, r3, r0
 80003de:	fa1f f38e 	uxth.w	r3, lr
 80003e2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003e6:	fb08 4410 	mls	r4, r8, r0, r4
 80003ea:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003ee:	fb00 f707 	mul.w	r7, r0, r7
 80003f2:	429f      	cmp	r7, r3
 80003f4:	d908      	bls.n	8000408 <__udivmoddi4+0x148>
 80003f6:	eb1c 0303 	adds.w	r3, ip, r3
 80003fa:	f100 34ff 	add.w	r4, r0, #4294967295
 80003fe:	d202      	bcs.n	8000406 <__udivmoddi4+0x146>
 8000400:	429f      	cmp	r7, r3
 8000402:	f200 80b0 	bhi.w	8000566 <__udivmoddi4+0x2a6>
 8000406:	4620      	mov	r0, r4
 8000408:	1bdb      	subs	r3, r3, r7
 800040a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800040e:	e7a5      	b.n	800035c <__udivmoddi4+0x9c>
 8000410:	f1c1 0620 	rsb	r6, r1, #32
 8000414:	408b      	lsls	r3, r1
 8000416:	fa22 f706 	lsr.w	r7, r2, r6
 800041a:	431f      	orrs	r7, r3
 800041c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000420:	fa04 f301 	lsl.w	r3, r4, r1
 8000424:	ea43 030c 	orr.w	r3, r3, ip
 8000428:	40f4      	lsrs	r4, r6
 800042a:	fa00 f801 	lsl.w	r8, r0, r1
 800042e:	0c38      	lsrs	r0, r7, #16
 8000430:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000434:	fbb4 fef0 	udiv	lr, r4, r0
 8000438:	fa1f fc87 	uxth.w	ip, r7
 800043c:	fb00 441e 	mls	r4, r0, lr, r4
 8000440:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000444:	fb0e f90c 	mul.w	r9, lr, ip
 8000448:	45a1      	cmp	r9, r4
 800044a:	fa02 f201 	lsl.w	r2, r2, r1
 800044e:	d90a      	bls.n	8000466 <__udivmoddi4+0x1a6>
 8000450:	193c      	adds	r4, r7, r4
 8000452:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000456:	f080 8084 	bcs.w	8000562 <__udivmoddi4+0x2a2>
 800045a:	45a1      	cmp	r9, r4
 800045c:	f240 8081 	bls.w	8000562 <__udivmoddi4+0x2a2>
 8000460:	f1ae 0e02 	sub.w	lr, lr, #2
 8000464:	443c      	add	r4, r7
 8000466:	eba4 0409 	sub.w	r4, r4, r9
 800046a:	fa1f f983 	uxth.w	r9, r3
 800046e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000472:	fb00 4413 	mls	r4, r0, r3, r4
 8000476:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800047a:	fb03 fc0c 	mul.w	ip, r3, ip
 800047e:	45a4      	cmp	ip, r4
 8000480:	d907      	bls.n	8000492 <__udivmoddi4+0x1d2>
 8000482:	193c      	adds	r4, r7, r4
 8000484:	f103 30ff 	add.w	r0, r3, #4294967295
 8000488:	d267      	bcs.n	800055a <__udivmoddi4+0x29a>
 800048a:	45a4      	cmp	ip, r4
 800048c:	d965      	bls.n	800055a <__udivmoddi4+0x29a>
 800048e:	3b02      	subs	r3, #2
 8000490:	443c      	add	r4, r7
 8000492:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000496:	fba0 9302 	umull	r9, r3, r0, r2
 800049a:	eba4 040c 	sub.w	r4, r4, ip
 800049e:	429c      	cmp	r4, r3
 80004a0:	46ce      	mov	lr, r9
 80004a2:	469c      	mov	ip, r3
 80004a4:	d351      	bcc.n	800054a <__udivmoddi4+0x28a>
 80004a6:	d04e      	beq.n	8000546 <__udivmoddi4+0x286>
 80004a8:	b155      	cbz	r5, 80004c0 <__udivmoddi4+0x200>
 80004aa:	ebb8 030e 	subs.w	r3, r8, lr
 80004ae:	eb64 040c 	sbc.w	r4, r4, ip
 80004b2:	fa04 f606 	lsl.w	r6, r4, r6
 80004b6:	40cb      	lsrs	r3, r1
 80004b8:	431e      	orrs	r6, r3
 80004ba:	40cc      	lsrs	r4, r1
 80004bc:	e9c5 6400 	strd	r6, r4, [r5]
 80004c0:	2100      	movs	r1, #0
 80004c2:	e750      	b.n	8000366 <__udivmoddi4+0xa6>
 80004c4:	f1c2 0320 	rsb	r3, r2, #32
 80004c8:	fa20 f103 	lsr.w	r1, r0, r3
 80004cc:	fa0c fc02 	lsl.w	ip, ip, r2
 80004d0:	fa24 f303 	lsr.w	r3, r4, r3
 80004d4:	4094      	lsls	r4, r2
 80004d6:	430c      	orrs	r4, r1
 80004d8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004dc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004e0:	fa1f f78c 	uxth.w	r7, ip
 80004e4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004e8:	fb08 3110 	mls	r1, r8, r0, r3
 80004ec:	0c23      	lsrs	r3, r4, #16
 80004ee:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004f2:	fb00 f107 	mul.w	r1, r0, r7
 80004f6:	4299      	cmp	r1, r3
 80004f8:	d908      	bls.n	800050c <__udivmoddi4+0x24c>
 80004fa:	eb1c 0303 	adds.w	r3, ip, r3
 80004fe:	f100 36ff 	add.w	r6, r0, #4294967295
 8000502:	d22c      	bcs.n	800055e <__udivmoddi4+0x29e>
 8000504:	4299      	cmp	r1, r3
 8000506:	d92a      	bls.n	800055e <__udivmoddi4+0x29e>
 8000508:	3802      	subs	r0, #2
 800050a:	4463      	add	r3, ip
 800050c:	1a5b      	subs	r3, r3, r1
 800050e:	b2a4      	uxth	r4, r4
 8000510:	fbb3 f1f8 	udiv	r1, r3, r8
 8000514:	fb08 3311 	mls	r3, r8, r1, r3
 8000518:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800051c:	fb01 f307 	mul.w	r3, r1, r7
 8000520:	42a3      	cmp	r3, r4
 8000522:	d908      	bls.n	8000536 <__udivmoddi4+0x276>
 8000524:	eb1c 0404 	adds.w	r4, ip, r4
 8000528:	f101 36ff 	add.w	r6, r1, #4294967295
 800052c:	d213      	bcs.n	8000556 <__udivmoddi4+0x296>
 800052e:	42a3      	cmp	r3, r4
 8000530:	d911      	bls.n	8000556 <__udivmoddi4+0x296>
 8000532:	3902      	subs	r1, #2
 8000534:	4464      	add	r4, ip
 8000536:	1ae4      	subs	r4, r4, r3
 8000538:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800053c:	e739      	b.n	80003b2 <__udivmoddi4+0xf2>
 800053e:	4604      	mov	r4, r0
 8000540:	e6f0      	b.n	8000324 <__udivmoddi4+0x64>
 8000542:	4608      	mov	r0, r1
 8000544:	e706      	b.n	8000354 <__udivmoddi4+0x94>
 8000546:	45c8      	cmp	r8, r9
 8000548:	d2ae      	bcs.n	80004a8 <__udivmoddi4+0x1e8>
 800054a:	ebb9 0e02 	subs.w	lr, r9, r2
 800054e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000552:	3801      	subs	r0, #1
 8000554:	e7a8      	b.n	80004a8 <__udivmoddi4+0x1e8>
 8000556:	4631      	mov	r1, r6
 8000558:	e7ed      	b.n	8000536 <__udivmoddi4+0x276>
 800055a:	4603      	mov	r3, r0
 800055c:	e799      	b.n	8000492 <__udivmoddi4+0x1d2>
 800055e:	4630      	mov	r0, r6
 8000560:	e7d4      	b.n	800050c <__udivmoddi4+0x24c>
 8000562:	46d6      	mov	lr, sl
 8000564:	e77f      	b.n	8000466 <__udivmoddi4+0x1a6>
 8000566:	4463      	add	r3, ip
 8000568:	3802      	subs	r0, #2
 800056a:	e74d      	b.n	8000408 <__udivmoddi4+0x148>
 800056c:	4606      	mov	r6, r0
 800056e:	4623      	mov	r3, r4
 8000570:	4608      	mov	r0, r1
 8000572:	e70f      	b.n	8000394 <__udivmoddi4+0xd4>
 8000574:	3e02      	subs	r6, #2
 8000576:	4463      	add	r3, ip
 8000578:	e730      	b.n	80003dc <__udivmoddi4+0x11c>
 800057a:	bf00      	nop

0800057c <__aeabi_idiv0>:
 800057c:	4770      	bx	lr
 800057e:	bf00      	nop

08000580 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8000580:	b480      	push	{r7}
 8000582:	b083      	sub	sp, #12
 8000584:	af00      	add	r7, sp, #0
 8000586:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000588:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 800058c:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 8000590:	f003 0301 	and.w	r3, r3, #1
 8000594:	2b00      	cmp	r3, #0
 8000596:	d013      	beq.n	80005c0 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8000598:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 800059c:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 80005a0:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80005a4:	2b00      	cmp	r3, #0
 80005a6:	d00b      	beq.n	80005c0 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 80005a8:	e000      	b.n	80005ac <ITM_SendChar+0x2c>
    {
      __NOP();
 80005aa:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 80005ac:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80005b0:	681b      	ldr	r3, [r3, #0]
 80005b2:	2b00      	cmp	r3, #0
 80005b4:	d0f9      	beq.n	80005aa <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 80005b6:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80005ba:	687a      	ldr	r2, [r7, #4]
 80005bc:	b2d2      	uxtb	r2, r2
 80005be:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 80005c0:	687b      	ldr	r3, [r7, #4]
}
 80005c2:	4618      	mov	r0, r3
 80005c4:	370c      	adds	r7, #12
 80005c6:	46bd      	mov	sp, r7
 80005c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005cc:	4770      	bx	lr
	...

080005d0 <nrf_write_register>:
 * @param reg_addr: The register address (5 LSBs are used).
 * @param data: Pointer to the data to write.
 * @param size: Number of bytes to write.
 * @retval HAL_StatusTypeDef from SPI transaction.
 */
HAL_StatusTypeDef nrf_write_register(uint8_t reg_addr, uint8_t* data, uint8_t size) {
 80005d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80005d4:	b08d      	sub	sp, #52	@ 0x34
 80005d6:	af02      	add	r7, sp, #8
 80005d8:	4603      	mov	r3, r0
 80005da:	60b9      	str	r1, [r7, #8]
 80005dc:	73fb      	strb	r3, [r7, #15]
 80005de:	4613      	mov	r3, r2
 80005e0:	73bb      	strb	r3, [r7, #14]
 80005e2:	466b      	mov	r3, sp
 80005e4:	461e      	mov	r6, r3
    uint8_t tx_buf[size + 1];
 80005e6:	7bbb      	ldrb	r3, [r7, #14]
 80005e8:	1c59      	adds	r1, r3, #1
 80005ea:	1e4b      	subs	r3, r1, #1
 80005ec:	627b      	str	r3, [r7, #36]	@ 0x24
 80005ee:	460a      	mov	r2, r1
 80005f0:	2300      	movs	r3, #0
 80005f2:	603a      	str	r2, [r7, #0]
 80005f4:	607b      	str	r3, [r7, #4]
 80005f6:	f04f 0200 	mov.w	r2, #0
 80005fa:	f04f 0300 	mov.w	r3, #0
 80005fe:	6878      	ldr	r0, [r7, #4]
 8000600:	00c3      	lsls	r3, r0, #3
 8000602:	6838      	ldr	r0, [r7, #0]
 8000604:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8000608:	6838      	ldr	r0, [r7, #0]
 800060a:	00c2      	lsls	r2, r0, #3
 800060c:	460a      	mov	r2, r1
 800060e:	2300      	movs	r3, #0
 8000610:	4692      	mov	sl, r2
 8000612:	469b      	mov	fp, r3
 8000614:	f04f 0200 	mov.w	r2, #0
 8000618:	f04f 0300 	mov.w	r3, #0
 800061c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8000620:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8000624:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8000628:	460b      	mov	r3, r1
 800062a:	3307      	adds	r3, #7
 800062c:	08db      	lsrs	r3, r3, #3
 800062e:	00db      	lsls	r3, r3, #3
 8000630:	ebad 0d03 	sub.w	sp, sp, r3
 8000634:	ab02      	add	r3, sp, #8
 8000636:	3300      	adds	r3, #0
 8000638:	623b      	str	r3, [r7, #32]
    uint8_t rx_buf[size + 1]; // To capture status bytes clocked out
 800063a:	7bbb      	ldrb	r3, [r7, #14]
 800063c:	1c59      	adds	r1, r3, #1
 800063e:	1e4b      	subs	r3, r1, #1
 8000640:	61fb      	str	r3, [r7, #28]
 8000642:	460a      	mov	r2, r1
 8000644:	2300      	movs	r3, #0
 8000646:	4690      	mov	r8, r2
 8000648:	4699      	mov	r9, r3
 800064a:	f04f 0200 	mov.w	r2, #0
 800064e:	f04f 0300 	mov.w	r3, #0
 8000652:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8000656:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800065a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800065e:	460a      	mov	r2, r1
 8000660:	2300      	movs	r3, #0
 8000662:	4614      	mov	r4, r2
 8000664:	461d      	mov	r5, r3
 8000666:	f04f 0200 	mov.w	r2, #0
 800066a:	f04f 0300 	mov.w	r3, #0
 800066e:	00eb      	lsls	r3, r5, #3
 8000670:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8000674:	00e2      	lsls	r2, r4, #3
 8000676:	460b      	mov	r3, r1
 8000678:	3307      	adds	r3, #7
 800067a:	08db      	lsrs	r3, r3, #3
 800067c:	00db      	lsls	r3, r3, #3
 800067e:	ebad 0d03 	sub.w	sp, sp, r3
 8000682:	ab02      	add	r3, sp, #8
 8000684:	3300      	adds	r3, #0
 8000686:	61bb      	str	r3, [r7, #24]
    HAL_StatusTypeDef status;

    tx_buf[0] = NRF_CMD_W_REGISTER | (reg_addr & 0x1F); // Command OR'd with register address
 8000688:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800068c:	f003 031f 	and.w	r3, r3, #31
 8000690:	b25b      	sxtb	r3, r3
 8000692:	f043 0320 	orr.w	r3, r3, #32
 8000696:	b25b      	sxtb	r3, r3
 8000698:	b2da      	uxtb	r2, r3
 800069a:	6a3b      	ldr	r3, [r7, #32]
 800069c:	701a      	strb	r2, [r3, #0]
    memcpy(tx_buf + 1, data, size);
 800069e:	6a3b      	ldr	r3, [r7, #32]
 80006a0:	3301      	adds	r3, #1
 80006a2:	7bba      	ldrb	r2, [r7, #14]
 80006a4:	68b9      	ldr	r1, [r7, #8]
 80006a6:	4618      	mov	r0, r3
 80006a8:	f003 fe49 	bl	800433e <memcpy>

    HAL_GPIO_WritePin(SPI_SW_CSN_GPIO_Port, SPI_SW_CSN_Pin, GPIO_PIN_RESET);
 80006ac:	2200      	movs	r2, #0
 80006ae:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80006b2:	4813      	ldr	r0, [pc, #76]	@ (8000700 <nrf_write_register+0x130>)
 80006b4:	f001 f9cc 	bl	8001a50 <HAL_GPIO_WritePin>
    status = HAL_SPI_TransmitReceive(&hspi2, tx_buf, rx_buf, size + 1, HAL_MAX_DELAY);
 80006b8:	7bbb      	ldrb	r3, [r7, #14]
 80006ba:	b29b      	uxth	r3, r3
 80006bc:	3301      	adds	r3, #1
 80006be:	b29b      	uxth	r3, r3
 80006c0:	f04f 32ff 	mov.w	r2, #4294967295
 80006c4:	9200      	str	r2, [sp, #0]
 80006c6:	69ba      	ldr	r2, [r7, #24]
 80006c8:	6a39      	ldr	r1, [r7, #32]
 80006ca:	480e      	ldr	r0, [pc, #56]	@ (8000704 <nrf_write_register+0x134>)
 80006cc:	f002 fc72 	bl	8002fb4 <HAL_SPI_TransmitReceive>
 80006d0:	4603      	mov	r3, r0
 80006d2:	75fb      	strb	r3, [r7, #23]
    HAL_GPIO_WritePin(SPI_SW_CSN_GPIO_Port, SPI_SW_CSN_Pin, GPIO_PIN_SET);
 80006d4:	2201      	movs	r2, #1
 80006d6:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80006da:	4809      	ldr	r0, [pc, #36]	@ (8000700 <nrf_write_register+0x130>)
 80006dc:	f001 f9b8 	bl	8001a50 <HAL_GPIO_WritePin>

    // rx_buf[0] contains the STATUS register value at the time of command byte transmission.
    // You can print or log rx_buf[0] for debugging if needed.
    // printf("NRF_Write: Reg 0x%02X, Status during write: 0x%02X\n", reg_addr, rx_buf[0]);

    if (status != HAL_OK) {
 80006e0:	7dfb      	ldrb	r3, [r7, #23]
 80006e2:	2b00      	cmp	r3, #0
 80006e4:	d005      	beq.n	80006f2 <nrf_write_register+0x122>
        printf("SPI Error in nrf_write_register: %d for reg 0x%02X\n", (int)status, reg_addr);
 80006e6:	7dfb      	ldrb	r3, [r7, #23]
 80006e8:	7bfa      	ldrb	r2, [r7, #15]
 80006ea:	4619      	mov	r1, r3
 80006ec:	4806      	ldr	r0, [pc, #24]	@ (8000708 <nrf_write_register+0x138>)
 80006ee:	f003 fc63 	bl	8003fb8 <iprintf>
    }
    return status;
 80006f2:	7dfb      	ldrb	r3, [r7, #23]
 80006f4:	46b5      	mov	sp, r6
}
 80006f6:	4618      	mov	r0, r3
 80006f8:	372c      	adds	r7, #44	@ 0x2c
 80006fa:	46bd      	mov	sp, r7
 80006fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000700:	40020000 	.word	0x40020000
 8000704:	200000d8 	.word	0x200000d8
 8000708:	08004d84 	.word	0x08004d84

0800070c <nrf_read_register_multi>:
 * @param reg_addr: The register address (5 LSBs are used).
 * @param read_data: Pointer to a buffer to store the read data.
 * @param size: Number of bytes to read.
 * @retval HAL_StatusTypeDef from SPI transaction.
 */
HAL_StatusTypeDef nrf_read_register_multi(uint8_t reg_addr, uint8_t* read_data, uint8_t size) {
 800070c:	b580      	push	{r7, lr}
 800070e:	b086      	sub	sp, #24
 8000710:	af02      	add	r7, sp, #8
 8000712:	4603      	mov	r3, r0
 8000714:	6039      	str	r1, [r7, #0]
 8000716:	71fb      	strb	r3, [r7, #7]
 8000718:	4613      	mov	r3, r2
 800071a:	71bb      	strb	r3, [r7, #6]
    uint8_t cmd = NRF_CMD_R_REGISTER | (reg_addr & 0x1F);
 800071c:	79fb      	ldrb	r3, [r7, #7]
 800071e:	f003 031f 	and.w	r3, r3, #31
 8000722:	b2db      	uxtb	r3, r3
 8000724:	73bb      	strb	r3, [r7, #14]
    uint8_t status_byte; // To store the status clocked out during command transmission
    HAL_StatusTypeDef status;

    HAL_GPIO_WritePin(SPI_SW_CSN_GPIO_Port, SPI_SW_CSN_Pin, GPIO_PIN_RESET);
 8000726:	2200      	movs	r2, #0
 8000728:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800072c:	4818      	ldr	r0, [pc, #96]	@ (8000790 <nrf_read_register_multi+0x84>)
 800072e:	f001 f98f 	bl	8001a50 <HAL_GPIO_WritePin>
    // Transmit the read command, receive status byte
    status = HAL_SPI_TransmitReceive(&hspi2, &cmd, &status_byte, 1, HAL_MAX_DELAY);
 8000732:	f107 020d 	add.w	r2, r7, #13
 8000736:	f107 010e 	add.w	r1, r7, #14
 800073a:	f04f 33ff 	mov.w	r3, #4294967295
 800073e:	9300      	str	r3, [sp, #0]
 8000740:	2301      	movs	r3, #1
 8000742:	4814      	ldr	r0, [pc, #80]	@ (8000794 <nrf_read_register_multi+0x88>)
 8000744:	f002 fc36 	bl	8002fb4 <HAL_SPI_TransmitReceive>
 8000748:	4603      	mov	r3, r0
 800074a:	73fb      	strb	r3, [r7, #15]
    if (status == HAL_OK) {
 800074c:	7bfb      	ldrb	r3, [r7, #15]
 800074e:	2b00      	cmp	r3, #0
 8000750:	d109      	bne.n	8000766 <nrf_read_register_multi+0x5a>
        // Receive the register data (clocks out NOPs on MOSI if HAL_SPI_Receive requires it,
        // or send dummy bytes if using HAL_SPI_TransmitReceive for reading)
        // Using HAL_SPI_Receive is cleaner here.
        status = HAL_SPI_Receive(&hspi2, read_data, size, HAL_MAX_DELAY);
 8000752:	79bb      	ldrb	r3, [r7, #6]
 8000754:	b29a      	uxth	r2, r3
 8000756:	f04f 33ff 	mov.w	r3, #4294967295
 800075a:	6839      	ldr	r1, [r7, #0]
 800075c:	480d      	ldr	r0, [pc, #52]	@ (8000794 <nrf_read_register_multi+0x88>)
 800075e:	f002 fb10 	bl	8002d82 <HAL_SPI_Receive>
 8000762:	4603      	mov	r3, r0
 8000764:	73fb      	strb	r3, [r7, #15]
    }
    HAL_GPIO_WritePin(SPI_SW_CSN_GPIO_Port, SPI_SW_CSN_Pin, GPIO_PIN_SET);
 8000766:	2201      	movs	r2, #1
 8000768:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800076c:	4808      	ldr	r0, [pc, #32]	@ (8000790 <nrf_read_register_multi+0x84>)
 800076e:	f001 f96f 	bl	8001a50 <HAL_GPIO_WritePin>

    // printf("NRF_Read_Multi: Reg 0x%02X, Status during read cmd: 0x%02X\n", reg_addr, status_byte);

    if (status != HAL_OK) {
 8000772:	7bfb      	ldrb	r3, [r7, #15]
 8000774:	2b00      	cmp	r3, #0
 8000776:	d005      	beq.n	8000784 <nrf_read_register_multi+0x78>
        printf("SPI Error in nrf_read_register_multi: %d for reg 0x%02X\n", (int)status, reg_addr);
 8000778:	7bfb      	ldrb	r3, [r7, #15]
 800077a:	79fa      	ldrb	r2, [r7, #7]
 800077c:	4619      	mov	r1, r3
 800077e:	4806      	ldr	r0, [pc, #24]	@ (8000798 <nrf_read_register_multi+0x8c>)
 8000780:	f003 fc1a 	bl	8003fb8 <iprintf>
    }
    return status;
 8000784:	7bfb      	ldrb	r3, [r7, #15]
}
 8000786:	4618      	mov	r0, r3
 8000788:	3710      	adds	r7, #16
 800078a:	46bd      	mov	sp, r7
 800078c:	bd80      	pop	{r7, pc}
 800078e:	bf00      	nop
 8000790:	40020000 	.word	0x40020000
 8000794:	200000d8 	.word	0x200000d8
 8000798:	08004db8 	.word	0x08004db8

0800079c <nrf_read_single_register>:
/*
 * @brief Reads a single byte from an NRF24L01+ register.
 * @param reg_addr: The register address.
 * @retval The byte read from the register. Returns 0xFF on SPI error for simplicity.
 */
uint8_t nrf_read_single_register(uint8_t reg_addr) {
 800079c:	b580      	push	{r7, lr}
 800079e:	b084      	sub	sp, #16
 80007a0:	af00      	add	r7, sp, #0
 80007a2:	4603      	mov	r3, r0
 80007a4:	71fb      	strb	r3, [r7, #7]
    uint8_t data_byte;
    if (nrf_read_register_multi(reg_addr, &data_byte, 1) == HAL_OK) {
 80007a6:	f107 010f 	add.w	r1, r7, #15
 80007aa:	79fb      	ldrb	r3, [r7, #7]
 80007ac:	2201      	movs	r2, #1
 80007ae:	4618      	mov	r0, r3
 80007b0:	f7ff ffac 	bl	800070c <nrf_read_register_multi>
 80007b4:	4603      	mov	r3, r0
 80007b6:	2b00      	cmp	r3, #0
 80007b8:	d101      	bne.n	80007be <nrf_read_single_register+0x22>
        return data_byte;
 80007ba:	7bfb      	ldrb	r3, [r7, #15]
 80007bc:	e005      	b.n	80007ca <nrf_read_single_register+0x2e>
    }
    printf("Error reading single register 0x%02X\n", reg_addr);
 80007be:	79fb      	ldrb	r3, [r7, #7]
 80007c0:	4619      	mov	r1, r3
 80007c2:	4804      	ldr	r0, [pc, #16]	@ (80007d4 <nrf_read_single_register+0x38>)
 80007c4:	f003 fbf8 	bl	8003fb8 <iprintf>
    return 0xFF; // Indicate error
 80007c8:	23ff      	movs	r3, #255	@ 0xff
}
 80007ca:	4618      	mov	r0, r3
 80007cc:	3710      	adds	r7, #16
 80007ce:	46bd      	mov	sp, r7
 80007d0:	bd80      	pop	{r7, pc}
 80007d2:	bf00      	nop
 80007d4:	08004df4 	.word	0x08004df4

080007d8 <nrf_read_status_register>:

/*
 * @brief Reads the NRF24L01+ STATUS register using NOP command.
 * @retval The STATUS register value. Returns 0xFF on SPI error.
 */
uint8_t nrf_read_status_register(void) {
 80007d8:	b580      	push	{r7, lr}
 80007da:	b084      	sub	sp, #16
 80007dc:	af02      	add	r7, sp, #8
    uint8_t status_val;
    uint8_t nop_cmd = NRF_CMD_NOP;
 80007de:	23ff      	movs	r3, #255	@ 0xff
 80007e0:	717b      	strb	r3, [r7, #5]
    HAL_StatusTypeDef spi_status;
    HAL_GPIO_WritePin(SPI_SW_CSN_GPIO_Port, SPI_SW_CSN_Pin, GPIO_PIN_RESET);
 80007e2:	2200      	movs	r2, #0
 80007e4:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80007e8:	4811      	ldr	r0, [pc, #68]	@ (8000830 <nrf_read_status_register+0x58>)
 80007ea:	f001 f931 	bl	8001a50 <HAL_GPIO_WritePin>
    spi_status = HAL_SPI_TransmitReceive(&hspi2, &nop_cmd, &status_val, 1, HAL_MAX_DELAY);
 80007ee:	1dba      	adds	r2, r7, #6
 80007f0:	1d79      	adds	r1, r7, #5
 80007f2:	f04f 33ff 	mov.w	r3, #4294967295
 80007f6:	9300      	str	r3, [sp, #0]
 80007f8:	2301      	movs	r3, #1
 80007fa:	480e      	ldr	r0, [pc, #56]	@ (8000834 <nrf_read_status_register+0x5c>)
 80007fc:	f002 fbda 	bl	8002fb4 <HAL_SPI_TransmitReceive>
 8000800:	4603      	mov	r3, r0
 8000802:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(SPI_SW_CSN_GPIO_Port, SPI_SW_CSN_Pin, GPIO_PIN_SET);
 8000804:	2201      	movs	r2, #1
 8000806:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800080a:	4809      	ldr	r0, [pc, #36]	@ (8000830 <nrf_read_status_register+0x58>)
 800080c:	f001 f920 	bl	8001a50 <HAL_GPIO_WritePin>
    if (spi_status != HAL_OK) {
 8000810:	79fb      	ldrb	r3, [r7, #7]
 8000812:	2b00      	cmp	r3, #0
 8000814:	d006      	beq.n	8000824 <nrf_read_status_register+0x4c>
        printf("SPI Error reading STATUS register: %d\n", (int)spi_status);
 8000816:	79fb      	ldrb	r3, [r7, #7]
 8000818:	4619      	mov	r1, r3
 800081a:	4807      	ldr	r0, [pc, #28]	@ (8000838 <nrf_read_status_register+0x60>)
 800081c:	f003 fbcc 	bl	8003fb8 <iprintf>
        return 0xFF; // Error
 8000820:	23ff      	movs	r3, #255	@ 0xff
 8000822:	e000      	b.n	8000826 <nrf_read_status_register+0x4e>
    }
    return status_val;
 8000824:	79bb      	ldrb	r3, [r7, #6]
}
 8000826:	4618      	mov	r0, r3
 8000828:	3708      	adds	r7, #8
 800082a:	46bd      	mov	sp, r7
 800082c:	bd80      	pop	{r7, pc}
 800082e:	bf00      	nop
 8000830:	40020000 	.word	0x40020000
 8000834:	200000d8 	.word	0x200000d8
 8000838:	08004e1c 	.word	0x08004e1c

0800083c <nrf_clear_status_flags>:

/*
 * @brief Clears specified IRQ flags in the STATUS register.
 * @param flags_to_clear: Bitmask of flags (NRF_STATUS_RX_DR, NRF_STATUS_TX_DS, NRF_STATUS_MAX_RT).
 */
void nrf_clear_status_flags(uint8_t flags_to_clear) {
 800083c:	b580      	push	{r7, lr}
 800083e:	b082      	sub	sp, #8
 8000840:	af00      	add	r7, sp, #0
 8000842:	4603      	mov	r3, r0
 8000844:	71fb      	strb	r3, [r7, #7]
    // To clear a flag, write '1' to its bit position in the STATUS register
    nrf_write_register(NRF_REG_STATUS, &flags_to_clear, 1);
 8000846:	1dfb      	adds	r3, r7, #7
 8000848:	2201      	movs	r2, #1
 800084a:	4619      	mov	r1, r3
 800084c:	2007      	movs	r0, #7
 800084e:	f7ff febf 	bl	80005d0 <nrf_write_register>
}
 8000852:	bf00      	nop
 8000854:	3708      	adds	r7, #8
 8000856:	46bd      	mov	sp, r7
 8000858:	bd80      	pop	{r7, pc}
	...

0800085c <nrf_read_rx_payload_width>:

/*
 * @brief Reads the RX payload width from the NRF24L01+ using R_RX_PL_WID command.
 * @retval Payload width (1-32). Returns 0 if FIFO is empty or error, or width > 32.
 */
uint8_t nrf_read_rx_payload_width(void) {
 800085c:	b580      	push	{r7, lr}
 800085e:	b084      	sub	sp, #16
 8000860:	af02      	add	r7, sp, #8
    uint8_t cmd = NRF_CMD_R_RX_PL_WID;
 8000862:	2360      	movs	r3, #96	@ 0x60
 8000864:	71bb      	strb	r3, [r7, #6]
    uint8_t width;
    uint8_t status_at_cmd_time; // Status byte returned when sending the command
    HAL_StatusTypeDef spi_status;

    HAL_GPIO_WritePin(SPI_SW_CSN_GPIO_Port, SPI_SW_CSN_Pin, GPIO_PIN_RESET);
 8000866:	2200      	movs	r2, #0
 8000868:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800086c:	481b      	ldr	r0, [pc, #108]	@ (80008dc <nrf_read_rx_payload_width+0x80>)
 800086e:	f001 f8ef 	bl	8001a50 <HAL_GPIO_WritePin>
    // Send command, get status
    spi_status = HAL_SPI_TransmitReceive(&hspi2, &cmd, &status_at_cmd_time, 1, HAL_MAX_DELAY);
 8000872:	1d3a      	adds	r2, r7, #4
 8000874:	1db9      	adds	r1, r7, #6
 8000876:	f04f 33ff 	mov.w	r3, #4294967295
 800087a:	9300      	str	r3, [sp, #0]
 800087c:	2301      	movs	r3, #1
 800087e:	4818      	ldr	r0, [pc, #96]	@ (80008e0 <nrf_read_rx_payload_width+0x84>)
 8000880:	f002 fb98 	bl	8002fb4 <HAL_SPI_TransmitReceive>
 8000884:	4603      	mov	r3, r0
 8000886:	71fb      	strb	r3, [r7, #7]
    if (spi_status == HAL_OK) {
 8000888:	79fb      	ldrb	r3, [r7, #7]
 800088a:	2b00      	cmp	r3, #0
 800088c:	d10c      	bne.n	80008a8 <nrf_read_rx_payload_width+0x4c>
        // Get width (send NOP to clock it out, or just receive if SPI driver supports it)
        // Using a NOP to clock out the width byte is a common practice.
        uint8_t nop = NRF_CMD_NOP;
 800088e:	23ff      	movs	r3, #255	@ 0xff
 8000890:	70fb      	strb	r3, [r7, #3]
        spi_status = HAL_SPI_TransmitReceive(&hspi2, &nop, &width, 1, HAL_MAX_DELAY);
 8000892:	1d7a      	adds	r2, r7, #5
 8000894:	1cf9      	adds	r1, r7, #3
 8000896:	f04f 33ff 	mov.w	r3, #4294967295
 800089a:	9300      	str	r3, [sp, #0]
 800089c:	2301      	movs	r3, #1
 800089e:	4810      	ldr	r0, [pc, #64]	@ (80008e0 <nrf_read_rx_payload_width+0x84>)
 80008a0:	f002 fb88 	bl	8002fb4 <HAL_SPI_TransmitReceive>
 80008a4:	4603      	mov	r3, r0
 80008a6:	71fb      	strb	r3, [r7, #7]
    }
    HAL_GPIO_WritePin(SPI_SW_CSN_GPIO_Port, SPI_SW_CSN_Pin, GPIO_PIN_SET);
 80008a8:	2201      	movs	r2, #1
 80008aa:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80008ae:	480b      	ldr	r0, [pc, #44]	@ (80008dc <nrf_read_rx_payload_width+0x80>)
 80008b0:	f001 f8ce 	bl	8001a50 <HAL_GPIO_WritePin>

    if (spi_status != HAL_OK) {
 80008b4:	79fb      	ldrb	r3, [r7, #7]
 80008b6:	2b00      	cmp	r3, #0
 80008b8:	d006      	beq.n	80008c8 <nrf_read_rx_payload_width+0x6c>
        printf("SPI Error in nrf_read_rx_payload_width: %d\n", (int)spi_status);
 80008ba:	79fb      	ldrb	r3, [r7, #7]
 80008bc:	4619      	mov	r1, r3
 80008be:	4809      	ldr	r0, [pc, #36]	@ (80008e4 <nrf_read_rx_payload_width+0x88>)
 80008c0:	f003 fb7a 	bl	8003fb8 <iprintf>
        return 0; // Error
 80008c4:	2300      	movs	r3, #0
 80008c6:	e005      	b.n	80008d4 <nrf_read_rx_payload_width+0x78>
    }

    // If width > 32, it indicates an error or empty FIFO.
    // The NRF24L01+ datasheet states: "A payload width value > 32 is an error and should be discarded."
    if (width > 32) {
 80008c8:	797b      	ldrb	r3, [r7, #5]
 80008ca:	2b20      	cmp	r3, #32
 80008cc:	d901      	bls.n	80008d2 <nrf_read_rx_payload_width+0x76>
        // This often means the RX FIFO is empty.
        // printf("NRF_Read_RX_PL_WID: Width > 32 (0x%02X), likely empty FIFO. Status was 0x%02X\n", width, status_at_cmd_time);
        return 0;
 80008ce:	2300      	movs	r3, #0
 80008d0:	e000      	b.n	80008d4 <nrf_read_rx_payload_width+0x78>
    }
    return width;
 80008d2:	797b      	ldrb	r3, [r7, #5]
}
 80008d4:	4618      	mov	r0, r3
 80008d6:	3708      	adds	r7, #8
 80008d8:	46bd      	mov	sp, r7
 80008da:	bd80      	pop	{r7, pc}
 80008dc:	40020000 	.word	0x40020000
 80008e0:	200000d8 	.word	0x200000d8
 80008e4:	08004e44 	.word	0x08004e44

080008e8 <nrf_read_rx_payload>:
 * @brief Reads the received payload from the RX FIFO.
 * @param payload_buffer: Buffer to store the payload.
 * @param width: The width of the payload to read (obtained from nrf_read_rx_payload_width).
 * @retval HAL_StatusTypeDef from SPI transaction.
 */
HAL_StatusTypeDef nrf_read_rx_payload(uint8_t* payload_buffer, uint8_t width) {
 80008e8:	b580      	push	{r7, lr}
 80008ea:	b086      	sub	sp, #24
 80008ec:	af02      	add	r7, sp, #8
 80008ee:	6078      	str	r0, [r7, #4]
 80008f0:	460b      	mov	r3, r1
 80008f2:	70fb      	strb	r3, [r7, #3]
    uint8_t cmd = NRF_CMD_R_RX_PAYLOAD;
 80008f4:	2361      	movs	r3, #97	@ 0x61
 80008f6:	73bb      	strb	r3, [r7, #14]
    uint8_t status_at_cmd_time; // Status byte returned when sending the command
    HAL_StatusTypeDef spi_status;

    if (width == 0 || width > 32) {
 80008f8:	78fb      	ldrb	r3, [r7, #3]
 80008fa:	2b00      	cmp	r3, #0
 80008fc:	d002      	beq.n	8000904 <nrf_read_rx_payload+0x1c>
 80008fe:	78fb      	ldrb	r3, [r7, #3]
 8000900:	2b20      	cmp	r3, #32
 8000902:	d906      	bls.n	8000912 <nrf_read_rx_payload+0x2a>
        printf("NRF_Read_RX_Payload: Invalid width %d\n", width);
 8000904:	78fb      	ldrb	r3, [r7, #3]
 8000906:	4619      	mov	r1, r3
 8000908:	481b      	ldr	r0, [pc, #108]	@ (8000978 <nrf_read_rx_payload+0x90>)
 800090a:	f003 fb55 	bl	8003fb8 <iprintf>
        return HAL_ERROR;
 800090e:	2301      	movs	r3, #1
 8000910:	e02e      	b.n	8000970 <nrf_read_rx_payload+0x88>
    }

    HAL_GPIO_WritePin(SPI_SW_CSN_GPIO_Port, SPI_SW_CSN_Pin, GPIO_PIN_RESET);
 8000912:	2200      	movs	r2, #0
 8000914:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000918:	4818      	ldr	r0, [pc, #96]	@ (800097c <nrf_read_rx_payload+0x94>)
 800091a:	f001 f899 	bl	8001a50 <HAL_GPIO_WritePin>
    // Send command, get status
    spi_status = HAL_SPI_TransmitReceive(&hspi2, &cmd, &status_at_cmd_time, 1, HAL_MAX_DELAY);
 800091e:	f107 020d 	add.w	r2, r7, #13
 8000922:	f107 010e 	add.w	r1, r7, #14
 8000926:	f04f 33ff 	mov.w	r3, #4294967295
 800092a:	9300      	str	r3, [sp, #0]
 800092c:	2301      	movs	r3, #1
 800092e:	4814      	ldr	r0, [pc, #80]	@ (8000980 <nrf_read_rx_payload+0x98>)
 8000930:	f002 fb40 	bl	8002fb4 <HAL_SPI_TransmitReceive>
 8000934:	4603      	mov	r3, r0
 8000936:	73fb      	strb	r3, [r7, #15]
    if (spi_status == HAL_OK) {
 8000938:	7bfb      	ldrb	r3, [r7, #15]
 800093a:	2b00      	cmp	r3, #0
 800093c:	d109      	bne.n	8000952 <nrf_read_rx_payload+0x6a>
        // Get payload
        // Send dummy bytes if using HAL_SPI_TransmitReceive, or just receive.
        spi_status = HAL_SPI_Receive(&hspi2, payload_buffer, width, HAL_MAX_DELAY);
 800093e:	78fb      	ldrb	r3, [r7, #3]
 8000940:	b29a      	uxth	r2, r3
 8000942:	f04f 33ff 	mov.w	r3, #4294967295
 8000946:	6879      	ldr	r1, [r7, #4]
 8000948:	480d      	ldr	r0, [pc, #52]	@ (8000980 <nrf_read_rx_payload+0x98>)
 800094a:	f002 fa1a 	bl	8002d82 <HAL_SPI_Receive>
 800094e:	4603      	mov	r3, r0
 8000950:	73fb      	strb	r3, [r7, #15]
    }
    HAL_GPIO_WritePin(SPI_SW_CSN_GPIO_Port, SPI_SW_CSN_Pin, GPIO_PIN_SET);
 8000952:	2201      	movs	r2, #1
 8000954:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000958:	4808      	ldr	r0, [pc, #32]	@ (800097c <nrf_read_rx_payload+0x94>)
 800095a:	f001 f879 	bl	8001a50 <HAL_GPIO_WritePin>

    // printf("NRF_Read_RX_Payload: Status during R_RX_PAYLOAD cmd: 0x%02X\n", status_at_cmd_time);
    if (spi_status != HAL_OK) {
 800095e:	7bfb      	ldrb	r3, [r7, #15]
 8000960:	2b00      	cmp	r3, #0
 8000962:	d004      	beq.n	800096e <nrf_read_rx_payload+0x86>
        printf("SPI Error in nrf_read_rx_payload: %d\n", (int)spi_status);
 8000964:	7bfb      	ldrb	r3, [r7, #15]
 8000966:	4619      	mov	r1, r3
 8000968:	4806      	ldr	r0, [pc, #24]	@ (8000984 <nrf_read_rx_payload+0x9c>)
 800096a:	f003 fb25 	bl	8003fb8 <iprintf>
    }
    // After reading the payload, the RX_DR bit in STATUS is cleared if DYNPD is disabled and payload width matches RX_PW_Px.
    // If DYNPD is enabled, RX_DR must be cleared manually.
    return spi_status;
 800096e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000970:	4618      	mov	r0, r3
 8000972:	3710      	adds	r7, #16
 8000974:	46bd      	mov	sp, r7
 8000976:	bd80      	pop	{r7, pc}
 8000978:	08004e70 	.word	0x08004e70
 800097c:	40020000 	.word	0x40020000
 8000980:	200000d8 	.word	0x200000d8
 8000984:	08004e98 	.word	0x08004e98

08000988 <nrf_flush_tx_fifo>:

/*
 * @brief Flushes the TX FIFO.
 */
void nrf_flush_tx_fifo(void) {
 8000988:	b580      	push	{r7, lr}
 800098a:	b084      	sub	sp, #16
 800098c:	af02      	add	r7, sp, #8
    uint8_t cmd = NRF_CMD_FLUSH_TX;
 800098e:	23e1      	movs	r3, #225	@ 0xe1
 8000990:	71fb      	strb	r3, [r7, #7]
    uint8_t status_byte;
    HAL_GPIO_WritePin(SPI_SW_CSN_GPIO_Port, SPI_SW_CSN_Pin, GPIO_PIN_RESET);
 8000992:	2200      	movs	r2, #0
 8000994:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000998:	480a      	ldr	r0, [pc, #40]	@ (80009c4 <nrf_flush_tx_fifo+0x3c>)
 800099a:	f001 f859 	bl	8001a50 <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(&hspi2, &cmd, &status_byte, 1, HAL_MAX_DELAY);
 800099e:	1dba      	adds	r2, r7, #6
 80009a0:	1df9      	adds	r1, r7, #7
 80009a2:	f04f 33ff 	mov.w	r3, #4294967295
 80009a6:	9300      	str	r3, [sp, #0]
 80009a8:	2301      	movs	r3, #1
 80009aa:	4807      	ldr	r0, [pc, #28]	@ (80009c8 <nrf_flush_tx_fifo+0x40>)
 80009ac:	f002 fb02 	bl	8002fb4 <HAL_SPI_TransmitReceive>
    HAL_GPIO_WritePin(SPI_SW_CSN_GPIO_Port, SPI_SW_CSN_Pin, GPIO_PIN_SET);
 80009b0:	2201      	movs	r2, #1
 80009b2:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80009b6:	4803      	ldr	r0, [pc, #12]	@ (80009c4 <nrf_flush_tx_fifo+0x3c>)
 80009b8:	f001 f84a 	bl	8001a50 <HAL_GPIO_WritePin>
    // printf("NRF_Flush_TX: Status during flush: 0x%02X\n", status_byte);
}
 80009bc:	bf00      	nop
 80009be:	3708      	adds	r7, #8
 80009c0:	46bd      	mov	sp, r7
 80009c2:	bd80      	pop	{r7, pc}
 80009c4:	40020000 	.word	0x40020000
 80009c8:	200000d8 	.word	0x200000d8

080009cc <nrf_flush_rx_fifo>:

/*
 * @brief Flushes the RX FIFO.
 */
void nrf_flush_rx_fifo(void) {
 80009cc:	b580      	push	{r7, lr}
 80009ce:	b084      	sub	sp, #16
 80009d0:	af02      	add	r7, sp, #8
    uint8_t cmd = NRF_CMD_FLUSH_RX;
 80009d2:	23e2      	movs	r3, #226	@ 0xe2
 80009d4:	71fb      	strb	r3, [r7, #7]
    uint8_t status_byte;
    HAL_GPIO_WritePin(SPI_SW_CSN_GPIO_Port, SPI_SW_CSN_Pin, GPIO_PIN_RESET);
 80009d6:	2200      	movs	r2, #0
 80009d8:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80009dc:	480a      	ldr	r0, [pc, #40]	@ (8000a08 <nrf_flush_rx_fifo+0x3c>)
 80009de:	f001 f837 	bl	8001a50 <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(&hspi2, &cmd, &status_byte, 1, HAL_MAX_DELAY);
 80009e2:	1dba      	adds	r2, r7, #6
 80009e4:	1df9      	adds	r1, r7, #7
 80009e6:	f04f 33ff 	mov.w	r3, #4294967295
 80009ea:	9300      	str	r3, [sp, #0]
 80009ec:	2301      	movs	r3, #1
 80009ee:	4807      	ldr	r0, [pc, #28]	@ (8000a0c <nrf_flush_rx_fifo+0x40>)
 80009f0:	f002 fae0 	bl	8002fb4 <HAL_SPI_TransmitReceive>
    HAL_GPIO_WritePin(SPI_SW_CSN_GPIO_Port, SPI_SW_CSN_Pin, GPIO_PIN_SET);
 80009f4:	2201      	movs	r2, #1
 80009f6:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80009fa:	4803      	ldr	r0, [pc, #12]	@ (8000a08 <nrf_flush_rx_fifo+0x3c>)
 80009fc:	f001 f828 	bl	8001a50 <HAL_GPIO_WritePin>
    // printf("NRF_Flush_RX: Status during flush: 0x%02X\n", status_byte);
}
 8000a00:	bf00      	nop
 8000a02:	3708      	adds	r7, #8
 8000a04:	46bd      	mov	sp, r7
 8000a06:	bd80      	pop	{r7, pc}
 8000a08:	40020000 	.word	0x40020000
 8000a0c:	200000d8 	.word	0x200000d8

08000a10 <init_nrf_master>:
    // Or, you can poll the STATUS register.
    // It's good practice to wait for TX_DS or MAX_RT, or implement a timeout.
}

// --- Master (Receiver) Functions ---
void init_nrf_master(void) {
 8000a10:	b590      	push	{r4, r7, lr}
 8000a12:	b089      	sub	sp, #36	@ 0x24
 8000a14:	af02      	add	r7, sp, #8
    uint8_t data_val[5];
    uint8_t addr[5] = {0xE7, 0xE7, 0xE7, 0xE7, 0xE7}; // Must match slave's TX_ADDR and RX_ADDR_P0 for ACKs
 8000a16:	4a5e      	ldr	r2, [pc, #376]	@ (8000b90 <init_nrf_master+0x180>)
 8000a18:	f107 0308 	add.w	r3, r7, #8
 8000a1c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000a20:	6018      	str	r0, [r3, #0]
 8000a22:	3304      	adds	r3, #4
 8000a24:	7019      	strb	r1, [r3, #0]

    HAL_GPIO_WritePin(SPI_SW_CE_GPIO_Port, SPI_SW_CE_Pin, GPIO_PIN_RESET); // Start with CE low
 8000a26:	2200      	movs	r2, #0
 8000a28:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000a2c:	4859      	ldr	r0, [pc, #356]	@ (8000b94 <init_nrf_master+0x184>)
 8000a2e:	f001 f80f 	bl	8001a50 <HAL_GPIO_WritePin>
    HAL_Delay(100); // Allow NRF to settle
 8000a32:	2064      	movs	r0, #100	@ 0x64
 8000a34:	f000 fd7e 	bl	8001534 <HAL_Delay>

    printf("--- Initializing NRF Master (PRX) ---\n");
 8000a38:	4857      	ldr	r0, [pc, #348]	@ (8000b98 <init_nrf_master+0x188>)
 8000a3a:	f003 fb25 	bl	8004088 <puts>

    // CONFIG: Power Up, 2-byte CRC, PRX mode. Unmask RX_DR IRQ, mask TX_DS and MAX_RT.
    data_val[0] = NRF_CONFIG_PWR_UP | NRF_CONFIG_EN_CRC | NRF_CONFIG_CRCO | NRF_CONFIG_PRIM_RX |
 8000a3e:	233f      	movs	r3, #63	@ 0x3f
 8000a40:	743b      	strb	r3, [r7, #16]
                  NRF_CONFIG_MASK_TX_DS | NRF_CONFIG_MASK_MAX_RT;
    // Your original 0x0F is (PWR_UP | EN_CRC | CRCO | PRIM_RX). This is correct for PRX.
    // The masking part is important for IRQ behavior.
    nrf_write_register(NRF_REG_CONFIG, data_val, 1);
 8000a42:	f107 0310 	add.w	r3, r7, #16
 8000a46:	2201      	movs	r2, #1
 8000a48:	4619      	mov	r1, r3
 8000a4a:	2000      	movs	r0, #0
 8000a4c:	f7ff fdc0 	bl	80005d0 <nrf_write_register>
    HAL_Delay(2); // Allow time for state change
 8000a50:	2002      	movs	r0, #2
 8000a52:	f000 fd6f 	bl	8001534 <HAL_Delay>

    // Enable Auto-Acknowledgement on Pipe 0 (master will send ACKs automatically)
    data_val[0] = 0x00; nrf_write_register(NRF_REG_EN_AA, data_val, 1);
 8000a56:	2300      	movs	r3, #0
 8000a58:	743b      	strb	r3, [r7, #16]
 8000a5a:	f107 0310 	add.w	r3, r7, #16
 8000a5e:	2201      	movs	r2, #1
 8000a60:	4619      	mov	r1, r3
 8000a62:	2001      	movs	r0, #1
 8000a64:	f7ff fdb4 	bl	80005d0 <nrf_write_register>

    // Enable RX Pipe 0
    data_val[0] = 0x01; nrf_write_register(NRF_REG_EN_RXADDR, data_val, 1);
 8000a68:	2301      	movs	r3, #1
 8000a6a:	743b      	strb	r3, [r7, #16]
 8000a6c:	f107 0310 	add.w	r3, r7, #16
 8000a70:	2201      	movs	r2, #1
 8000a72:	4619      	mov	r1, r3
 8000a74:	2002      	movs	r0, #2
 8000a76:	f7ff fdab 	bl	80005d0 <nrf_write_register>

    // Address Width: 5 bytes
    data_val[0] = 0x03; nrf_write_register(NRF_REG_SETUP_AW, data_val, 1);
 8000a7a:	2303      	movs	r3, #3
 8000a7c:	743b      	strb	r3, [r7, #16]
 8000a7e:	f107 0310 	add.w	r3, r7, #16
 8000a82:	2201      	movs	r2, #1
 8000a84:	4619      	mov	r1, r3
 8000a86:	2003      	movs	r0, #3
 8000a88:	f7ff fda2 	bl	80005d0 <nrf_write_register>

    // RF Channel: (Must match slave)
    data_val[0] = 0x01; nrf_write_register(NRF_REG_RF_CH, data_val, 1);
 8000a8c:	2301      	movs	r3, #1
 8000a8e:	743b      	strb	r3, [r7, #16]
 8000a90:	f107 0310 	add.w	r3, r7, #16
 8000a94:	2201      	movs	r2, #1
 8000a96:	4619      	mov	r1, r3
 8000a98:	2005      	movs	r0, #5
 8000a9a:	f7ff fd99 	bl	80005d0 <nrf_write_register>

    // RF Setup: Data Rate 1Mbps, Output Power 0dBm (Must match slave)
    data_val[0] = 0x07; nrf_write_register(NRF_REG_RF_SETUP, data_val, 1);
 8000a9e:	2307      	movs	r3, #7
 8000aa0:	743b      	strb	r3, [r7, #16]
 8000aa2:	f107 0310 	add.w	r3, r7, #16
 8000aa6:	2201      	movs	r2, #1
 8000aa8:	4619      	mov	r1, r3
 8000aaa:	2006      	movs	r0, #6
 8000aac:	f7ff fd90 	bl	80005d0 <nrf_write_register>

    // RX Address for Pipe 0 (master listens on this address)
    nrf_write_register(NRF_REG_RX_ADDR_P0, addr, 5);
 8000ab0:	f107 0308 	add.w	r3, r7, #8
 8000ab4:	2205      	movs	r2, #5
 8000ab6:	4619      	mov	r1, r3
 8000ab8:	200a      	movs	r0, #10
 8000aba:	f7ff fd89 	bl	80005d0 <nrf_write_register>
    // If master also needs to transmit data (not just ACKs), set TX_ADDR.
    // For basic ACK, P0 address is used automatically by NRF.
    // nrf_write_register(NRF_REG_TX_ADDR, master_tx_addr_if_needed, 5);

    // Enable Dynamic Payload Length for Pipe 0 and globally enable DPL feature.
    data_val[0] = 0x01; nrf_write_register(NRF_REG_DYNPD, data_val, 1);
 8000abe:	2301      	movs	r3, #1
 8000ac0:	743b      	strb	r3, [r7, #16]
 8000ac2:	f107 0310 	add.w	r3, r7, #16
 8000ac6:	2201      	movs	r2, #1
 8000ac8:	4619      	mov	r1, r3
 8000aca:	201c      	movs	r0, #28
 8000acc:	f7ff fd80 	bl	80005d0 <nrf_write_register>
    data_val[0] = (1<<2); // FEATURE: EN_DPL bit
 8000ad0:	2304      	movs	r3, #4
 8000ad2:	743b      	strb	r3, [r7, #16]
    nrf_write_register(NRF_REG_FEATURE, data_val, 1);
 8000ad4:	f107 0310 	add.w	r3, r7, #16
 8000ad8:	2201      	movs	r2, #1
 8000ada:	4619      	mov	r1, r3
 8000adc:	201d      	movs	r0, #29
 8000ade:	f7ff fd77 	bl	80005d0 <nrf_write_register>
    // This is often set even if DPL is used, but DPL overrides it.
    // data_val[0] = 32; // Max payload size, or your expected fixed size
    // nrf_write_register(NRF_REG_RX_PW_P0, data_val, 1);

    // Clear any pending IRQ flags
    nrf_clear_status_flags(NRF_STATUS_RX_DR | NRF_STATUS_TX_DS | NRF_STATUS_MAX_RT);
 8000ae2:	2070      	movs	r0, #112	@ 0x70
 8000ae4:	f7ff feaa 	bl	800083c <nrf_clear_status_flags>
    nrf_flush_tx_fifo();
 8000ae8:	f7ff ff4e 	bl	8000988 <nrf_flush_tx_fifo>
    nrf_flush_rx_fifo();
 8000aec:	f7ff ff6e 	bl	80009cc <nrf_flush_rx_fifo>

    HAL_Delay(5); // Allow settings to take effect
 8000af0:	2005      	movs	r0, #5
 8000af2:	f000 fd1f 	bl	8001534 <HAL_Delay>

    // --- Verification Prints ---
    printf("Master CONFIG: 0x%02X (Expected PRX: PWR_UP, CRC_EN, CRC_2B, PRIM_RX, MASK_TX_DS, MASK_MAX_RT)\n", nrf_read_single_register(NRF_REG_CONFIG));
 8000af6:	2000      	movs	r0, #0
 8000af8:	f7ff fe50 	bl	800079c <nrf_read_single_register>
 8000afc:	4603      	mov	r3, r0
 8000afe:	4619      	mov	r1, r3
 8000b00:	4826      	ldr	r0, [pc, #152]	@ (8000b9c <init_nrf_master+0x18c>)
 8000b02:	f003 fa59 	bl	8003fb8 <iprintf>
    printf("Master RF_SETUP: 0x%02X (Expected 1Mbps, 0dBm: 0x07)\n", nrf_read_single_register(NRF_REG_RF_SETUP));
 8000b06:	2006      	movs	r0, #6
 8000b08:	f7ff fe48 	bl	800079c <nrf_read_single_register>
 8000b0c:	4603      	mov	r3, r0
 8000b0e:	4619      	mov	r1, r3
 8000b10:	4823      	ldr	r0, [pc, #140]	@ (8000ba0 <init_nrf_master+0x190>)
 8000b12:	f003 fa51 	bl	8003fb8 <iprintf>
    printf("Master RF_CH: 0x%02X (Expected 0x3C)\n", nrf_read_single_register(NRF_REG_RF_CH));
 8000b16:	2005      	movs	r0, #5
 8000b18:	f7ff fe40 	bl	800079c <nrf_read_single_register>
 8000b1c:	4603      	mov	r3, r0
 8000b1e:	4619      	mov	r1, r3
 8000b20:	4820      	ldr	r0, [pc, #128]	@ (8000ba4 <init_nrf_master+0x194>)
 8000b22:	f003 fa49 	bl	8003fb8 <iprintf>
    uint8_t rx_p0_addr_check[5];
    nrf_read_register_multi(NRF_REG_RX_ADDR_P0, rx_p0_addr_check, 5);
 8000b26:	463b      	mov	r3, r7
 8000b28:	2205      	movs	r2, #5
 8000b2a:	4619      	mov	r1, r3
 8000b2c:	200a      	movs	r0, #10
 8000b2e:	f7ff fded 	bl	800070c <nrf_read_register_multi>
    printf("Master RX_ADDR_P0: %02X:%02X:%02X:%02X:%02X\n", rx_p0_addr_check[0],rx_p0_addr_check[1],rx_p0_addr_check[2],rx_p0_addr_check[3],rx_p0_addr_check[4]);
 8000b32:	783b      	ldrb	r3, [r7, #0]
 8000b34:	4619      	mov	r1, r3
 8000b36:	787b      	ldrb	r3, [r7, #1]
 8000b38:	4618      	mov	r0, r3
 8000b3a:	78bb      	ldrb	r3, [r7, #2]
 8000b3c:	461c      	mov	r4, r3
 8000b3e:	78fb      	ldrb	r3, [r7, #3]
 8000b40:	793a      	ldrb	r2, [r7, #4]
 8000b42:	9201      	str	r2, [sp, #4]
 8000b44:	9300      	str	r3, [sp, #0]
 8000b46:	4623      	mov	r3, r4
 8000b48:	4602      	mov	r2, r0
 8000b4a:	4817      	ldr	r0, [pc, #92]	@ (8000ba8 <init_nrf_master+0x198>)
 8000b4c:	f003 fa34 	bl	8003fb8 <iprintf>
    printf("Master STATUS: 0x%02X\n", nrf_read_status_register());
 8000b50:	f7ff fe42 	bl	80007d8 <nrf_read_status_register>
 8000b54:	4603      	mov	r3, r0
 8000b56:	4619      	mov	r1, r3
 8000b58:	4814      	ldr	r0, [pc, #80]	@ (8000bac <init_nrf_master+0x19c>)
 8000b5a:	f003 fa2d 	bl	8003fb8 <iprintf>
    printf("Master FIFO_STATUS: 0x%02X\n", nrf_read_single_register(NRF_REG_FIFO_STATUS));
 8000b5e:	2017      	movs	r0, #23
 8000b60:	f7ff fe1c 	bl	800079c <nrf_read_single_register>
 8000b64:	4603      	mov	r3, r0
 8000b66:	4619      	mov	r1, r3
 8000b68:	4811      	ldr	r0, [pc, #68]	@ (8000bb0 <init_nrf_master+0x1a0>)
 8000b6a:	f003 fa25 	bl	8003fb8 <iprintf>
    printf("--- NRF Master Initialized ---\n");
 8000b6e:	4811      	ldr	r0, [pc, #68]	@ (8000bb4 <init_nrf_master+0x1a4>)
 8000b70:	f003 fa8a 	bl	8004088 <puts>

    // IMPORTANT: After initialization, put master in RX mode by setting CE HIGH
    HAL_GPIO_WritePin(SPI_SW_CE_GPIO_Port, SPI_SW_CE_Pin, GPIO_PIN_SET);
 8000b74:	2201      	movs	r2, #1
 8000b76:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000b7a:	4806      	ldr	r0, [pc, #24]	@ (8000b94 <init_nrf_master+0x184>)
 8000b7c:	f000 ff68 	bl	8001a50 <HAL_GPIO_WritePin>
    printf("Master CE is HIGH, listening for packets.\n");
 8000b80:	480d      	ldr	r0, [pc, #52]	@ (8000bb8 <init_nrf_master+0x1a8>)
 8000b82:	f003 fa81 	bl	8004088 <puts>
}
 8000b86:	bf00      	nop
 8000b88:	371c      	adds	r7, #28
 8000b8a:	46bd      	mov	sp, r7
 8000b8c:	bd90      	pop	{r4, r7, pc}
 8000b8e:	bf00      	nop
 8000b90:	08005040 	.word	0x08005040
 8000b94:	40020400 	.word	0x40020400
 8000b98:	08005070 	.word	0x08005070
 8000b9c:	08005098 	.word	0x08005098
 8000ba0:	080050f8 	.word	0x080050f8
 8000ba4:	08005130 	.word	0x08005130
 8000ba8:	08005158 	.word	0x08005158
 8000bac:	08005188 	.word	0x08005188
 8000bb0:	080051a0 	.word	0x080051a0
 8000bb4:	080051bc 	.word	0x080051bc
 8000bb8:	080051dc 	.word	0x080051dc

08000bbc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000bbc:	b590      	push	{r4, r7, lr}
 8000bbe:	b0ad      	sub	sp, #180	@ 0xb4
 8000bc0:	af12      	add	r7, sp, #72	@ 0x48
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000bc2:	f000 fc45 	bl	8001450 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000bc6:	f000 f8b3 	bl	8000d30 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000bca:	f000 f9a9 	bl	8000f20 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000bce:	f000 f919 	bl	8000e04 <MX_I2C1_Init>
  MX_SPI2_Init();
 8000bd2:	f000 f945 	bl	8000e60 <MX_SPI2_Init>
  MX_USART1_UART_Init();
 8000bd6:	f000 f979 	bl	8000ecc <MX_USART1_UART_Init>
//  flash_write_multiple_word(0x08060000, (uint32_t *)data_in, 16);

  //READOUT
  {
	char data_out[64];
	flash_read_multiple_words(0x08060000, (uint32_t *)data_out, 16);
 8000bda:	463b      	mov	r3, r7
 8000bdc:	2210      	movs	r2, #16
 8000bde:	4619      	mov	r1, r3
 8000be0:	4848      	ldr	r0, [pc, #288]	@ (8000d04 <main+0x148>)
 8000be2:	f002 ff97 	bl	8003b14 <flash_read_multiple_words>
	//PARSING TO VARIABLES
	state_machine_init(data_out);
 8000be6:	463b      	mov	r3, r7
 8000be8:	4618      	mov	r0, r3
 8000bea:	f003 f843 	bl	8003c74 <state_machine_init>
  }
  lcd_init(hi2c1);
 8000bee:	4c46      	ldr	r4, [pc, #280]	@ (8000d08 <main+0x14c>)
 8000bf0:	4668      	mov	r0, sp
 8000bf2:	f104 0310 	add.w	r3, r4, #16
 8000bf6:	2244      	movs	r2, #68	@ 0x44
 8000bf8:	4619      	mov	r1, r3
 8000bfa:	f003 fba0 	bl	800433e <memcpy>
 8000bfe:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000c02:	f002 ffd9 	bl	8003bb8 <lcd_init>
  char x;
  init_nrf_master(); // CE will be set high at the end of this function
 8000c06:	f7ff ff03 	bl	8000a10 <init_nrf_master>

  // OPTION 1: POLLING METHOD (Recommended for initial debugging)
  printf("Master: Starting in POLLING mode.\n");
 8000c0a:	4840      	ldr	r0, [pc, #256]	@ (8000d0c <main+0x150>)
 8000c0c:	f003 fa3c 	bl	8004088 <puts>
      // Check IRQ Pin (Active LOW) - This simulates an EXTI interrupt check
      // if (HAL_GPIO_ReadPin(SPI_IRQ_GPIO_Port, SPI_IRQ_Pin) == GPIO_PIN_RESET) {
      //    printf("Master: IRQ Pin is LOW!\n");
      // }
	  static uint32_t last_master_print = 0;
	  if (HAL_GetTick() - last_master_print > 250) { // Print every 250ms
 8000c10:	f000 fc84 	bl	800151c <HAL_GetTick>
 8000c14:	4602      	mov	r2, r0
 8000c16:	4b3e      	ldr	r3, [pc, #248]	@ (8000d10 <main+0x154>)
 8000c18:	681b      	ldr	r3, [r3, #0]
 8000c1a:	1ad3      	subs	r3, r2, r3
 8000c1c:	2bfa      	cmp	r3, #250	@ 0xfa
 8000c1e:	d917      	bls.n	8000c50 <main+0x94>
	      last_master_print = HAL_GetTick();
 8000c20:	f000 fc7c 	bl	800151c <HAL_GetTick>
 8000c24:	4603      	mov	r3, r0
 8000c26:	4a3a      	ldr	r2, [pc, #232]	@ (8000d10 <main+0x154>)
 8000c28:	6013      	str	r3, [r2, #0]
	      uint8_t mst_status = nrf_read_status_register();
 8000c2a:	f7ff fdd5 	bl	80007d8 <nrf_read_status_register>
 8000c2e:	4603      	mov	r3, r0
 8000c30:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
	      uint8_t mst_fifo = nrf_read_single_register(NRF_REG_FIFO_STATUS);
 8000c34:	2017      	movs	r0, #23
 8000c36:	f7ff fdb1 	bl	800079c <nrf_read_single_register>
 8000c3a:	4603      	mov	r3, r0
 8000c3c:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66
	      printf("Master Poll: STATUS=0x%02X, FIFO=0x%02X\n", mst_status, mst_fifo);
 8000c40:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8000c44:	f897 2066 	ldrb.w	r2, [r7, #102]	@ 0x66
 8000c48:	4619      	mov	r1, r3
 8000c4a:	4832      	ldr	r0, [pc, #200]	@ (8000d14 <main+0x158>)
 8000c4c:	f003 f9b4 	bl	8003fb8 <iprintf>
	  }

      uint8_t status = nrf_read_status_register();
 8000c50:	f7ff fdc2 	bl	80007d8 <nrf_read_status_register>
 8000c54:	4603      	mov	r3, r0
 8000c56:	f887 3065 	strb.w	r3, [r7, #101]	@ 0x65

      if (status & NRF_STATUS_RX_DR) { // Check RX_DR flag in STATUS register
 8000c5a:	f897 3065 	ldrb.w	r3, [r7, #101]	@ 0x65
 8000c5e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000c62:	2b00      	cmp	r3, #0
 8000c64:	d049      	beq.n	8000cfa <main+0x13e>
          printf("Master: RX_DR detected! STATUS: 0x%02X\n", status);
 8000c66:	f897 3065 	ldrb.w	r3, [r7, #101]	@ 0x65
 8000c6a:	4619      	mov	r1, r3
 8000c6c:	482a      	ldr	r0, [pc, #168]	@ (8000d18 <main+0x15c>)
 8000c6e:	f003 f9a3 	bl	8003fb8 <iprintf>

          // Optional: Temporarily lower CE while processing. Not strictly necessary for simple RX.
          // HAL_GPIO_WritePin(SPI_SW_CE_GPIO_Port, SPI_SW_CE_Pin, GPIO_PIN_RESET);

          payload_width = nrf_read_rx_payload_width();
 8000c72:	f7ff fdf3 	bl	800085c <nrf_read_rx_payload_width>
 8000c76:	4603      	mov	r3, r0
 8000c78:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64
          if (payload_width > 0 && payload_width <= 32) {
 8000c7c:	f897 3064 	ldrb.w	r3, [r7, #100]	@ 0x64
 8000c80:	2b00      	cmp	r3, #0
 8000c82:	d022      	beq.n	8000cca <main+0x10e>
 8000c84:	f897 3064 	ldrb.w	r3, [r7, #100]	@ 0x64
 8000c88:	2b20      	cmp	r3, #32
 8000c8a:	d81e      	bhi.n	8000cca <main+0x10e>
              if (nrf_read_rx_payload(received_payload, payload_width) == HAL_OK) {
 8000c8c:	f897 2064 	ldrb.w	r2, [r7, #100]	@ 0x64
 8000c90:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8000c94:	4611      	mov	r1, r2
 8000c96:	4618      	mov	r0, r3
 8000c98:	f7ff fe26 	bl	80008e8 <nrf_read_rx_payload>
 8000c9c:	4603      	mov	r3, r0
 8000c9e:	2b00      	cmp	r3, #0
 8000ca0:	d10f      	bne.n	8000cc2 <main+0x106>
                  received_payload[payload_width] = '\0'; // Null-terminate for printf
 8000ca2:	f897 3064 	ldrb.w	r3, [r7, #100]	@ 0x64
 8000ca6:	3368      	adds	r3, #104	@ 0x68
 8000ca8:	443b      	add	r3, r7
 8000caa:	2200      	movs	r2, #0
 8000cac:	f803 2c28 	strb.w	r2, [r3, #-40]
                  printf("Master: Payload Received (width %d): \"%s\"\n", payload_width, (char*)received_payload);
 8000cb0:	f897 3064 	ldrb.w	r3, [r7, #100]	@ 0x64
 8000cb4:	f107 0240 	add.w	r2, r7, #64	@ 0x40
 8000cb8:	4619      	mov	r1, r3
 8000cba:	4818      	ldr	r0, [pc, #96]	@ (8000d1c <main+0x160>)
 8000cbc:	f003 f97c 	bl	8003fb8 <iprintf>
              if (nrf_read_rx_payload(received_payload, payload_width) == HAL_OK) {
 8000cc0:	e015      	b.n	8000cee <main+0x132>
              } else {
                  printf("Master: Error reading payload after width indicated data.\n");
 8000cc2:	4817      	ldr	r0, [pc, #92]	@ (8000d20 <main+0x164>)
 8000cc4:	f003 f9e0 	bl	8004088 <puts>
              if (nrf_read_rx_payload(received_payload, payload_width) == HAL_OK) {
 8000cc8:	e011      	b.n	8000cee <main+0x132>
              }
          } else if (payload_width == 0) {
 8000cca:	f897 3064 	ldrb.w	r3, [r7, #100]	@ 0x64
 8000cce:	2b00      	cmp	r3, #0
 8000cd0:	d105      	bne.n	8000cde <main+0x122>
               // This can happen if R_RX_PL_WID is called when FIFO is empty, even if RX_DR was set.
               // Or if there was an error reading width.
               printf("Master: RX_DR set, but payload width is 0. Flushing RX FIFO.\n");
 8000cd2:	4814      	ldr	r0, [pc, #80]	@ (8000d24 <main+0x168>)
 8000cd4:	f003 f9d8 	bl	8004088 <puts>
               nrf_flush_rx_fifo(); // Good practice to flush if width is unexpected
 8000cd8:	f7ff fe78 	bl	80009cc <nrf_flush_rx_fifo>
 8000cdc:	e007      	b.n	8000cee <main+0x132>
          } else { // payload_width > 32 (error)
               printf("Master: RX_DR set, but payload width invalid (%d). Flushing RX FIFO.\n", payload_width);
 8000cde:	f897 3064 	ldrb.w	r3, [r7, #100]	@ 0x64
 8000ce2:	4619      	mov	r1, r3
 8000ce4:	4810      	ldr	r0, [pc, #64]	@ (8000d28 <main+0x16c>)
 8000ce6:	f003 f967 	bl	8003fb8 <iprintf>
               nrf_flush_rx_fifo();
 8000cea:	f7ff fe6f 	bl	80009cc <nrf_flush_rx_fifo>
          }

          // CRITICAL: Clear the RX_DR flag in the STATUS register.
          // Otherwise, IRQ pin might stay asserted (if using actual IRQ) or this flag will persist.
          nrf_clear_status_flags(NRF_STATUS_RX_DR);
 8000cee:	2040      	movs	r0, #64	@ 0x40
 8000cf0:	f7ff fda4 	bl	800083c <nrf_clear_status_flags>

          // Optional: Ensure CE is high again if it was lowered.
          // HAL_GPIO_WritePin(SPI_SW_CE_GPIO_Port, SPI_SW_CE_Pin, GPIO_PIN_SET);
          printf("Master: RX_DR cleared. Listening...\n");
 8000cf4:	480d      	ldr	r0, [pc, #52]	@ (8000d2c <main+0x170>)
 8000cf6:	f003 f9c7 	bl	8004088 <puts>
      //    else if(x == 11) x = '0';
      //    else if(x == 12) x = '#';
      // }
      // state_machine_run(x);

      HAL_Delay(100); // Polling interval for STATUS register. Adjust as needed.
 8000cfa:	2064      	movs	r0, #100	@ 0x64
 8000cfc:	f000 fc1a 	bl	8001534 <HAL_Delay>
  {
 8000d00:	e786      	b.n	8000c10 <main+0x54>
 8000d02:	bf00      	nop
 8000d04:	08060000 	.word	0x08060000
 8000d08:	20000084 	.word	0x20000084
 8000d0c:	08005208 	.word	0x08005208
 8000d10:	20000178 	.word	0x20000178
 8000d14:	0800522c 	.word	0x0800522c
 8000d18:	08005258 	.word	0x08005258
 8000d1c:	08005280 	.word	0x08005280
 8000d20:	080052ac 	.word	0x080052ac
 8000d24:	080052e8 	.word	0x080052e8
 8000d28:	08005328 	.word	0x08005328
 8000d2c:	08005370 	.word	0x08005370

08000d30 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000d30:	b580      	push	{r7, lr}
 8000d32:	b094      	sub	sp, #80	@ 0x50
 8000d34:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000d36:	f107 0320 	add.w	r3, r7, #32
 8000d3a:	2230      	movs	r2, #48	@ 0x30
 8000d3c:	2100      	movs	r1, #0
 8000d3e:	4618      	mov	r0, r3
 8000d40:	f003 fa82 	bl	8004248 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000d44:	f107 030c 	add.w	r3, r7, #12
 8000d48:	2200      	movs	r2, #0
 8000d4a:	601a      	str	r2, [r3, #0]
 8000d4c:	605a      	str	r2, [r3, #4]
 8000d4e:	609a      	str	r2, [r3, #8]
 8000d50:	60da      	str	r2, [r3, #12]
 8000d52:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d54:	2300      	movs	r3, #0
 8000d56:	60bb      	str	r3, [r7, #8]
 8000d58:	4b28      	ldr	r3, [pc, #160]	@ (8000dfc <SystemClock_Config+0xcc>)
 8000d5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d5c:	4a27      	ldr	r2, [pc, #156]	@ (8000dfc <SystemClock_Config+0xcc>)
 8000d5e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000d62:	6413      	str	r3, [r2, #64]	@ 0x40
 8000d64:	4b25      	ldr	r3, [pc, #148]	@ (8000dfc <SystemClock_Config+0xcc>)
 8000d66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d68:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000d6c:	60bb      	str	r3, [r7, #8]
 8000d6e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000d70:	2300      	movs	r3, #0
 8000d72:	607b      	str	r3, [r7, #4]
 8000d74:	4b22      	ldr	r3, [pc, #136]	@ (8000e00 <SystemClock_Config+0xd0>)
 8000d76:	681b      	ldr	r3, [r3, #0]
 8000d78:	4a21      	ldr	r2, [pc, #132]	@ (8000e00 <SystemClock_Config+0xd0>)
 8000d7a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000d7e:	6013      	str	r3, [r2, #0]
 8000d80:	4b1f      	ldr	r3, [pc, #124]	@ (8000e00 <SystemClock_Config+0xd0>)
 8000d82:	681b      	ldr	r3, [r3, #0]
 8000d84:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000d88:	607b      	str	r3, [r7, #4]
 8000d8a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000d8c:	2301      	movs	r3, #1
 8000d8e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000d90:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000d94:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000d96:	2302      	movs	r3, #2
 8000d98:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000d9a:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000d9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000da0:	2310      	movs	r3, #16
 8000da2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 256;
 8000da4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000da8:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000daa:	2304      	movs	r3, #4
 8000dac:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000dae:	2304      	movs	r3, #4
 8000db0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000db2:	f107 0320 	add.w	r3, r7, #32
 8000db6:	4618      	mov	r0, r3
 8000db8:	f001 fb02 	bl	80023c0 <HAL_RCC_OscConfig>
 8000dbc:	4603      	mov	r3, r0
 8000dbe:	2b00      	cmp	r3, #0
 8000dc0:	d001      	beq.n	8000dc6 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8000dc2:	f000 f94d 	bl	8001060 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000dc6:	230f      	movs	r3, #15
 8000dc8:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000dca:	2302      	movs	r3, #2
 8000dcc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000dce:	2300      	movs	r3, #0
 8000dd0:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000dd2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000dd6:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000dd8:	2300      	movs	r3, #0
 8000dda:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000ddc:	f107 030c 	add.w	r3, r7, #12
 8000de0:	2103      	movs	r1, #3
 8000de2:	4618      	mov	r0, r3
 8000de4:	f001 fd64 	bl	80028b0 <HAL_RCC_ClockConfig>
 8000de8:	4603      	mov	r3, r0
 8000dea:	2b00      	cmp	r3, #0
 8000dec:	d001      	beq.n	8000df2 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000dee:	f000 f937 	bl	8001060 <Error_Handler>
  }
}
 8000df2:	bf00      	nop
 8000df4:	3750      	adds	r7, #80	@ 0x50
 8000df6:	46bd      	mov	sp, r7
 8000df8:	bd80      	pop	{r7, pc}
 8000dfa:	bf00      	nop
 8000dfc:	40023800 	.word	0x40023800
 8000e00:	40007000 	.word	0x40007000

08000e04 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000e04:	b580      	push	{r7, lr}
 8000e06:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000e08:	4b12      	ldr	r3, [pc, #72]	@ (8000e54 <MX_I2C1_Init+0x50>)
 8000e0a:	4a13      	ldr	r2, [pc, #76]	@ (8000e58 <MX_I2C1_Init+0x54>)
 8000e0c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000e0e:	4b11      	ldr	r3, [pc, #68]	@ (8000e54 <MX_I2C1_Init+0x50>)
 8000e10:	4a12      	ldr	r2, [pc, #72]	@ (8000e5c <MX_I2C1_Init+0x58>)
 8000e12:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000e14:	4b0f      	ldr	r3, [pc, #60]	@ (8000e54 <MX_I2C1_Init+0x50>)
 8000e16:	2200      	movs	r2, #0
 8000e18:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000e1a:	4b0e      	ldr	r3, [pc, #56]	@ (8000e54 <MX_I2C1_Init+0x50>)
 8000e1c:	2200      	movs	r2, #0
 8000e1e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000e20:	4b0c      	ldr	r3, [pc, #48]	@ (8000e54 <MX_I2C1_Init+0x50>)
 8000e22:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000e26:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000e28:	4b0a      	ldr	r3, [pc, #40]	@ (8000e54 <MX_I2C1_Init+0x50>)
 8000e2a:	2200      	movs	r2, #0
 8000e2c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000e2e:	4b09      	ldr	r3, [pc, #36]	@ (8000e54 <MX_I2C1_Init+0x50>)
 8000e30:	2200      	movs	r2, #0
 8000e32:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000e34:	4b07      	ldr	r3, [pc, #28]	@ (8000e54 <MX_I2C1_Init+0x50>)
 8000e36:	2200      	movs	r2, #0
 8000e38:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000e3a:	4b06      	ldr	r3, [pc, #24]	@ (8000e54 <MX_I2C1_Init+0x50>)
 8000e3c:	2200      	movs	r2, #0
 8000e3e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000e40:	4804      	ldr	r0, [pc, #16]	@ (8000e54 <MX_I2C1_Init+0x50>)
 8000e42:	f000 fe1f 	bl	8001a84 <HAL_I2C_Init>
 8000e46:	4603      	mov	r3, r0
 8000e48:	2b00      	cmp	r3, #0
 8000e4a:	d001      	beq.n	8000e50 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000e4c:	f000 f908 	bl	8001060 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000e50:	bf00      	nop
 8000e52:	bd80      	pop	{r7, pc}
 8000e54:	20000084 	.word	0x20000084
 8000e58:	40005400 	.word	0x40005400
 8000e5c:	000186a0 	.word	0x000186a0

08000e60 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000e60:	b580      	push	{r7, lr}
 8000e62:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8000e64:	4b17      	ldr	r3, [pc, #92]	@ (8000ec4 <MX_SPI2_Init+0x64>)
 8000e66:	4a18      	ldr	r2, [pc, #96]	@ (8000ec8 <MX_SPI2_Init+0x68>)
 8000e68:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000e6a:	4b16      	ldr	r3, [pc, #88]	@ (8000ec4 <MX_SPI2_Init+0x64>)
 8000e6c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000e70:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000e72:	4b14      	ldr	r3, [pc, #80]	@ (8000ec4 <MX_SPI2_Init+0x64>)
 8000e74:	2200      	movs	r2, #0
 8000e76:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000e78:	4b12      	ldr	r3, [pc, #72]	@ (8000ec4 <MX_SPI2_Init+0x64>)
 8000e7a:	2200      	movs	r2, #0
 8000e7c:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000e7e:	4b11      	ldr	r3, [pc, #68]	@ (8000ec4 <MX_SPI2_Init+0x64>)
 8000e80:	2200      	movs	r2, #0
 8000e82:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000e84:	4b0f      	ldr	r3, [pc, #60]	@ (8000ec4 <MX_SPI2_Init+0x64>)
 8000e86:	2200      	movs	r2, #0
 8000e88:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000e8a:	4b0e      	ldr	r3, [pc, #56]	@ (8000ec4 <MX_SPI2_Init+0x64>)
 8000e8c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000e90:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8000e92:	4b0c      	ldr	r3, [pc, #48]	@ (8000ec4 <MX_SPI2_Init+0x64>)
 8000e94:	2210      	movs	r2, #16
 8000e96:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000e98:	4b0a      	ldr	r3, [pc, #40]	@ (8000ec4 <MX_SPI2_Init+0x64>)
 8000e9a:	2200      	movs	r2, #0
 8000e9c:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000e9e:	4b09      	ldr	r3, [pc, #36]	@ (8000ec4 <MX_SPI2_Init+0x64>)
 8000ea0:	2200      	movs	r2, #0
 8000ea2:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000ea4:	4b07      	ldr	r3, [pc, #28]	@ (8000ec4 <MX_SPI2_Init+0x64>)
 8000ea6:	2200      	movs	r2, #0
 8000ea8:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 8000eaa:	4b06      	ldr	r3, [pc, #24]	@ (8000ec4 <MX_SPI2_Init+0x64>)
 8000eac:	220a      	movs	r2, #10
 8000eae:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000eb0:	4804      	ldr	r0, [pc, #16]	@ (8000ec4 <MX_SPI2_Init+0x64>)
 8000eb2:	f001 fedd 	bl	8002c70 <HAL_SPI_Init>
 8000eb6:	4603      	mov	r3, r0
 8000eb8:	2b00      	cmp	r3, #0
 8000eba:	d001      	beq.n	8000ec0 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8000ebc:	f000 f8d0 	bl	8001060 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000ec0:	bf00      	nop
 8000ec2:	bd80      	pop	{r7, pc}
 8000ec4:	200000d8 	.word	0x200000d8
 8000ec8:	40003800 	.word	0x40003800

08000ecc <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000ed0:	4b11      	ldr	r3, [pc, #68]	@ (8000f18 <MX_USART1_UART_Init+0x4c>)
 8000ed2:	4a12      	ldr	r2, [pc, #72]	@ (8000f1c <MX_USART1_UART_Init+0x50>)
 8000ed4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000ed6:	4b10      	ldr	r3, [pc, #64]	@ (8000f18 <MX_USART1_UART_Init+0x4c>)
 8000ed8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000edc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000ede:	4b0e      	ldr	r3, [pc, #56]	@ (8000f18 <MX_USART1_UART_Init+0x4c>)
 8000ee0:	2200      	movs	r2, #0
 8000ee2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000ee4:	4b0c      	ldr	r3, [pc, #48]	@ (8000f18 <MX_USART1_UART_Init+0x4c>)
 8000ee6:	2200      	movs	r2, #0
 8000ee8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000eea:	4b0b      	ldr	r3, [pc, #44]	@ (8000f18 <MX_USART1_UART_Init+0x4c>)
 8000eec:	2200      	movs	r2, #0
 8000eee:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000ef0:	4b09      	ldr	r3, [pc, #36]	@ (8000f18 <MX_USART1_UART_Init+0x4c>)
 8000ef2:	220c      	movs	r2, #12
 8000ef4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000ef6:	4b08      	ldr	r3, [pc, #32]	@ (8000f18 <MX_USART1_UART_Init+0x4c>)
 8000ef8:	2200      	movs	r2, #0
 8000efa:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000efc:	4b06      	ldr	r3, [pc, #24]	@ (8000f18 <MX_USART1_UART_Init+0x4c>)
 8000efe:	2200      	movs	r2, #0
 8000f00:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000f02:	4805      	ldr	r0, [pc, #20]	@ (8000f18 <MX_USART1_UART_Init+0x4c>)
 8000f04:	f002 fb42 	bl	800358c <HAL_UART_Init>
 8000f08:	4603      	mov	r3, r0
 8000f0a:	2b00      	cmp	r3, #0
 8000f0c:	d001      	beq.n	8000f12 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000f0e:	f000 f8a7 	bl	8001060 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000f12:	bf00      	nop
 8000f14:	bd80      	pop	{r7, pc}
 8000f16:	bf00      	nop
 8000f18:	20000130 	.word	0x20000130
 8000f1c:	40011000 	.word	0x40011000

08000f20 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000f20:	b580      	push	{r7, lr}
 8000f22:	b088      	sub	sp, #32
 8000f24:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f26:	f107 030c 	add.w	r3, r7, #12
 8000f2a:	2200      	movs	r2, #0
 8000f2c:	601a      	str	r2, [r3, #0]
 8000f2e:	605a      	str	r2, [r3, #4]
 8000f30:	609a      	str	r2, [r3, #8]
 8000f32:	60da      	str	r2, [r3, #12]
 8000f34:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000f36:	2300      	movs	r3, #0
 8000f38:	60bb      	str	r3, [r7, #8]
 8000f3a:	4b38      	ldr	r3, [pc, #224]	@ (800101c <MX_GPIO_Init+0xfc>)
 8000f3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f3e:	4a37      	ldr	r2, [pc, #220]	@ (800101c <MX_GPIO_Init+0xfc>)
 8000f40:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000f44:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f46:	4b35      	ldr	r3, [pc, #212]	@ (800101c <MX_GPIO_Init+0xfc>)
 8000f48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f4a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000f4e:	60bb      	str	r3, [r7, #8]
 8000f50:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f52:	2300      	movs	r3, #0
 8000f54:	607b      	str	r3, [r7, #4]
 8000f56:	4b31      	ldr	r3, [pc, #196]	@ (800101c <MX_GPIO_Init+0xfc>)
 8000f58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f5a:	4a30      	ldr	r2, [pc, #192]	@ (800101c <MX_GPIO_Init+0xfc>)
 8000f5c:	f043 0301 	orr.w	r3, r3, #1
 8000f60:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f62:	4b2e      	ldr	r3, [pc, #184]	@ (800101c <MX_GPIO_Init+0xfc>)
 8000f64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f66:	f003 0301 	and.w	r3, r3, #1
 8000f6a:	607b      	str	r3, [r7, #4]
 8000f6c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f6e:	2300      	movs	r3, #0
 8000f70:	603b      	str	r3, [r7, #0]
 8000f72:	4b2a      	ldr	r3, [pc, #168]	@ (800101c <MX_GPIO_Init+0xfc>)
 8000f74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f76:	4a29      	ldr	r2, [pc, #164]	@ (800101c <MX_GPIO_Init+0xfc>)
 8000f78:	f043 0302 	orr.w	r3, r3, #2
 8000f7c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f7e:	4b27      	ldr	r3, [pc, #156]	@ (800101c <MX_GPIO_Init+0xfc>)
 8000f80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f82:	f003 0302 	and.w	r3, r3, #2
 8000f86:	603b      	str	r3, [r7, #0]
 8000f88:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, Keyboard_col3_Pin|Keyboard_col1_Pin|Keyboard_col2_Pin|SPI_SW_CSN_Pin, GPIO_PIN_SET);
 8000f8a:	2201      	movs	r2, #1
 8000f8c:	f640 0154 	movw	r1, #2132	@ 0x854
 8000f90:	4823      	ldr	r0, [pc, #140]	@ (8001020 <MX_GPIO_Init+0x100>)
 8000f92:	f000 fd5d 	bl	8001a50 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI_SW_CE_GPIO_Port, SPI_SW_CE_Pin, GPIO_PIN_RESET);
 8000f96:	2200      	movs	r2, #0
 8000f98:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000f9c:	4821      	ldr	r0, [pc, #132]	@ (8001024 <MX_GPIO_Init+0x104>)
 8000f9e:	f000 fd57 	bl	8001a50 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : Keyboard_row2_Pin Keyboard_row3_Pin Keyboard_row4_Pin Keyboard_row1_Pin
                           Alarm_Signal_Pin */
  GPIO_InitStruct.Pin = Keyboard_row2_Pin|Keyboard_row3_Pin|Keyboard_row4_Pin|Keyboard_row1_Pin
 8000fa2:	f248 032b 	movw	r3, #32811	@ 0x802b
 8000fa6:	60fb      	str	r3, [r7, #12]
                          |Alarm_Signal_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000fa8:	2300      	movs	r3, #0
 8000faa:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000fac:	2301      	movs	r3, #1
 8000fae:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fb0:	f107 030c 	add.w	r3, r7, #12
 8000fb4:	4619      	mov	r1, r3
 8000fb6:	481a      	ldr	r0, [pc, #104]	@ (8001020 <MX_GPIO_Init+0x100>)
 8000fb8:	f000 fbc6 	bl	8001748 <HAL_GPIO_Init>

  /*Configure GPIO pins : Keyboard_col3_Pin Keyboard_col1_Pin Keyboard_col2_Pin SPI_SW_CSN_Pin */
  GPIO_InitStruct.Pin = Keyboard_col3_Pin|Keyboard_col1_Pin|Keyboard_col2_Pin|SPI_SW_CSN_Pin;
 8000fbc:	f640 0354 	movw	r3, #2132	@ 0x854
 8000fc0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fc2:	2301      	movs	r3, #1
 8000fc4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fc6:	2300      	movs	r3, #0
 8000fc8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fca:	2300      	movs	r3, #0
 8000fcc:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fce:	f107 030c 	add.w	r3, r7, #12
 8000fd2:	4619      	mov	r1, r3
 8000fd4:	4812      	ldr	r0, [pc, #72]	@ (8001020 <MX_GPIO_Init+0x100>)
 8000fd6:	f000 fbb7 	bl	8001748 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI_SW_CE_Pin */
  GPIO_InitStruct.Pin = SPI_SW_CE_Pin;
 8000fda:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000fde:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fe0:	2301      	movs	r3, #1
 8000fe2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fe4:	2300      	movs	r3, #0
 8000fe6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fe8:	2300      	movs	r3, #0
 8000fea:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(SPI_SW_CE_GPIO_Port, &GPIO_InitStruct);
 8000fec:	f107 030c 	add.w	r3, r7, #12
 8000ff0:	4619      	mov	r1, r3
 8000ff2:	480c      	ldr	r0, [pc, #48]	@ (8001024 <MX_GPIO_Init+0x104>)
 8000ff4:	f000 fba8 	bl	8001748 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI_IRQ_Pin */
  GPIO_InitStruct.Pin = SPI_IRQ_Pin;
 8000ff8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000ffc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ffe:	2300      	movs	r3, #0
 8001000:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001002:	2300      	movs	r3, #0
 8001004:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(SPI_IRQ_GPIO_Port, &GPIO_InitStruct);
 8001006:	f107 030c 	add.w	r3, r7, #12
 800100a:	4619      	mov	r1, r3
 800100c:	4804      	ldr	r0, [pc, #16]	@ (8001020 <MX_GPIO_Init+0x100>)
 800100e:	f000 fb9b 	bl	8001748 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001012:	bf00      	nop
 8001014:	3720      	adds	r7, #32
 8001016:	46bd      	mov	sp, r7
 8001018:	bd80      	pop	{r7, pc}
 800101a:	bf00      	nop
 800101c:	40023800 	.word	0x40023800
 8001020:	40020000 	.word	0x40020000
 8001024:	40020400 	.word	0x40020400

08001028 <_write>:

/* USER CODE BEGIN 4 */
int _write(int file, char *ptr, int len)
{
 8001028:	b580      	push	{r7, lr}
 800102a:	b086      	sub	sp, #24
 800102c:	af00      	add	r7, sp, #0
 800102e:	60f8      	str	r0, [r7, #12]
 8001030:	60b9      	str	r1, [r7, #8]
 8001032:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001034:	2300      	movs	r3, #0
 8001036:	617b      	str	r3, [r7, #20]
 8001038:	e009      	b.n	800104e <_write+0x26>
  {
    ITM_SendChar(*ptr++);
 800103a:	68bb      	ldr	r3, [r7, #8]
 800103c:	1c5a      	adds	r2, r3, #1
 800103e:	60ba      	str	r2, [r7, #8]
 8001040:	781b      	ldrb	r3, [r3, #0]
 8001042:	4618      	mov	r0, r3
 8001044:	f7ff fa9c 	bl	8000580 <ITM_SendChar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001048:	697b      	ldr	r3, [r7, #20]
 800104a:	3301      	adds	r3, #1
 800104c:	617b      	str	r3, [r7, #20]
 800104e:	697a      	ldr	r2, [r7, #20]
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	429a      	cmp	r2, r3
 8001054:	dbf1      	blt.n	800103a <_write+0x12>
  }
  return len;
 8001056:	687b      	ldr	r3, [r7, #4]
}
 8001058:	4618      	mov	r0, r3
 800105a:	3718      	adds	r7, #24
 800105c:	46bd      	mov	sp, r7
 800105e:	bd80      	pop	{r7, pc}

08001060 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001060:	b480      	push	{r7}
 8001062:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001064:	b672      	cpsid	i
}
 8001066:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001068:	bf00      	nop
 800106a:	e7fd      	b.n	8001068 <Error_Handler+0x8>

0800106c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800106c:	b480      	push	{r7}
 800106e:	b083      	sub	sp, #12
 8001070:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001072:	2300      	movs	r3, #0
 8001074:	607b      	str	r3, [r7, #4]
 8001076:	4b10      	ldr	r3, [pc, #64]	@ (80010b8 <HAL_MspInit+0x4c>)
 8001078:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800107a:	4a0f      	ldr	r2, [pc, #60]	@ (80010b8 <HAL_MspInit+0x4c>)
 800107c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001080:	6453      	str	r3, [r2, #68]	@ 0x44
 8001082:	4b0d      	ldr	r3, [pc, #52]	@ (80010b8 <HAL_MspInit+0x4c>)
 8001084:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001086:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800108a:	607b      	str	r3, [r7, #4]
 800108c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800108e:	2300      	movs	r3, #0
 8001090:	603b      	str	r3, [r7, #0]
 8001092:	4b09      	ldr	r3, [pc, #36]	@ (80010b8 <HAL_MspInit+0x4c>)
 8001094:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001096:	4a08      	ldr	r2, [pc, #32]	@ (80010b8 <HAL_MspInit+0x4c>)
 8001098:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800109c:	6413      	str	r3, [r2, #64]	@ 0x40
 800109e:	4b06      	ldr	r3, [pc, #24]	@ (80010b8 <HAL_MspInit+0x4c>)
 80010a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010a2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80010a6:	603b      	str	r3, [r7, #0]
 80010a8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80010aa:	bf00      	nop
 80010ac:	370c      	adds	r7, #12
 80010ae:	46bd      	mov	sp, r7
 80010b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b4:	4770      	bx	lr
 80010b6:	bf00      	nop
 80010b8:	40023800 	.word	0x40023800

080010bc <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80010bc:	b580      	push	{r7, lr}
 80010be:	b08a      	sub	sp, #40	@ 0x28
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010c4:	f107 0314 	add.w	r3, r7, #20
 80010c8:	2200      	movs	r2, #0
 80010ca:	601a      	str	r2, [r3, #0]
 80010cc:	605a      	str	r2, [r3, #4]
 80010ce:	609a      	str	r2, [r3, #8]
 80010d0:	60da      	str	r2, [r3, #12]
 80010d2:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	681b      	ldr	r3, [r3, #0]
 80010d8:	4a19      	ldr	r2, [pc, #100]	@ (8001140 <HAL_I2C_MspInit+0x84>)
 80010da:	4293      	cmp	r3, r2
 80010dc:	d12b      	bne.n	8001136 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80010de:	2300      	movs	r3, #0
 80010e0:	613b      	str	r3, [r7, #16]
 80010e2:	4b18      	ldr	r3, [pc, #96]	@ (8001144 <HAL_I2C_MspInit+0x88>)
 80010e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010e6:	4a17      	ldr	r2, [pc, #92]	@ (8001144 <HAL_I2C_MspInit+0x88>)
 80010e8:	f043 0302 	orr.w	r3, r3, #2
 80010ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80010ee:	4b15      	ldr	r3, [pc, #84]	@ (8001144 <HAL_I2C_MspInit+0x88>)
 80010f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010f2:	f003 0302 	and.w	r3, r3, #2
 80010f6:	613b      	str	r3, [r7, #16]
 80010f8:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80010fa:	23c0      	movs	r3, #192	@ 0xc0
 80010fc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80010fe:	2312      	movs	r3, #18
 8001100:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001102:	2300      	movs	r3, #0
 8001104:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001106:	2303      	movs	r3, #3
 8001108:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800110a:	2304      	movs	r3, #4
 800110c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800110e:	f107 0314 	add.w	r3, r7, #20
 8001112:	4619      	mov	r1, r3
 8001114:	480c      	ldr	r0, [pc, #48]	@ (8001148 <HAL_I2C_MspInit+0x8c>)
 8001116:	f000 fb17 	bl	8001748 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800111a:	2300      	movs	r3, #0
 800111c:	60fb      	str	r3, [r7, #12]
 800111e:	4b09      	ldr	r3, [pc, #36]	@ (8001144 <HAL_I2C_MspInit+0x88>)
 8001120:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001122:	4a08      	ldr	r2, [pc, #32]	@ (8001144 <HAL_I2C_MspInit+0x88>)
 8001124:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001128:	6413      	str	r3, [r2, #64]	@ 0x40
 800112a:	4b06      	ldr	r3, [pc, #24]	@ (8001144 <HAL_I2C_MspInit+0x88>)
 800112c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800112e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001132:	60fb      	str	r3, [r7, #12]
 8001134:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001136:	bf00      	nop
 8001138:	3728      	adds	r7, #40	@ 0x28
 800113a:	46bd      	mov	sp, r7
 800113c:	bd80      	pop	{r7, pc}
 800113e:	bf00      	nop
 8001140:	40005400 	.word	0x40005400
 8001144:	40023800 	.word	0x40023800
 8001148:	40020400 	.word	0x40020400

0800114c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800114c:	b580      	push	{r7, lr}
 800114e:	b08a      	sub	sp, #40	@ 0x28
 8001150:	af00      	add	r7, sp, #0
 8001152:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001154:	f107 0314 	add.w	r3, r7, #20
 8001158:	2200      	movs	r2, #0
 800115a:	601a      	str	r2, [r3, #0]
 800115c:	605a      	str	r2, [r3, #4]
 800115e:	609a      	str	r2, [r3, #8]
 8001160:	60da      	str	r2, [r3, #12]
 8001162:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	4a19      	ldr	r2, [pc, #100]	@ (80011d0 <HAL_SPI_MspInit+0x84>)
 800116a:	4293      	cmp	r3, r2
 800116c:	d12c      	bne.n	80011c8 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800116e:	2300      	movs	r3, #0
 8001170:	613b      	str	r3, [r7, #16]
 8001172:	4b18      	ldr	r3, [pc, #96]	@ (80011d4 <HAL_SPI_MspInit+0x88>)
 8001174:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001176:	4a17      	ldr	r2, [pc, #92]	@ (80011d4 <HAL_SPI_MspInit+0x88>)
 8001178:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800117c:	6413      	str	r3, [r2, #64]	@ 0x40
 800117e:	4b15      	ldr	r3, [pc, #84]	@ (80011d4 <HAL_SPI_MspInit+0x88>)
 8001180:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001182:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001186:	613b      	str	r3, [r7, #16]
 8001188:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800118a:	2300      	movs	r3, #0
 800118c:	60fb      	str	r3, [r7, #12]
 800118e:	4b11      	ldr	r3, [pc, #68]	@ (80011d4 <HAL_SPI_MspInit+0x88>)
 8001190:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001192:	4a10      	ldr	r2, [pc, #64]	@ (80011d4 <HAL_SPI_MspInit+0x88>)
 8001194:	f043 0302 	orr.w	r3, r3, #2
 8001198:	6313      	str	r3, [r2, #48]	@ 0x30
 800119a:	4b0e      	ldr	r3, [pc, #56]	@ (80011d4 <HAL_SPI_MspInit+0x88>)
 800119c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800119e:	f003 0302 	and.w	r3, r3, #2
 80011a2:	60fb      	str	r3, [r7, #12]
 80011a4:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80011a6:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 80011aa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011ac:	2302      	movs	r3, #2
 80011ae:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011b0:	2300      	movs	r3, #0
 80011b2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011b4:	2303      	movs	r3, #3
 80011b6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80011b8:	2305      	movs	r3, #5
 80011ba:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011bc:	f107 0314 	add.w	r3, r7, #20
 80011c0:	4619      	mov	r1, r3
 80011c2:	4805      	ldr	r0, [pc, #20]	@ (80011d8 <HAL_SPI_MspInit+0x8c>)
 80011c4:	f000 fac0 	bl	8001748 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 80011c8:	bf00      	nop
 80011ca:	3728      	adds	r7, #40	@ 0x28
 80011cc:	46bd      	mov	sp, r7
 80011ce:	bd80      	pop	{r7, pc}
 80011d0:	40003800 	.word	0x40003800
 80011d4:	40023800 	.word	0x40023800
 80011d8:	40020400 	.word	0x40020400

080011dc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80011dc:	b580      	push	{r7, lr}
 80011de:	b08a      	sub	sp, #40	@ 0x28
 80011e0:	af00      	add	r7, sp, #0
 80011e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011e4:	f107 0314 	add.w	r3, r7, #20
 80011e8:	2200      	movs	r2, #0
 80011ea:	601a      	str	r2, [r3, #0]
 80011ec:	605a      	str	r2, [r3, #4]
 80011ee:	609a      	str	r2, [r3, #8]
 80011f0:	60da      	str	r2, [r3, #12]
 80011f2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	4a19      	ldr	r2, [pc, #100]	@ (8001260 <HAL_UART_MspInit+0x84>)
 80011fa:	4293      	cmp	r3, r2
 80011fc:	d12c      	bne.n	8001258 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80011fe:	2300      	movs	r3, #0
 8001200:	613b      	str	r3, [r7, #16]
 8001202:	4b18      	ldr	r3, [pc, #96]	@ (8001264 <HAL_UART_MspInit+0x88>)
 8001204:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001206:	4a17      	ldr	r2, [pc, #92]	@ (8001264 <HAL_UART_MspInit+0x88>)
 8001208:	f043 0310 	orr.w	r3, r3, #16
 800120c:	6453      	str	r3, [r2, #68]	@ 0x44
 800120e:	4b15      	ldr	r3, [pc, #84]	@ (8001264 <HAL_UART_MspInit+0x88>)
 8001210:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001212:	f003 0310 	and.w	r3, r3, #16
 8001216:	613b      	str	r3, [r7, #16]
 8001218:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800121a:	2300      	movs	r3, #0
 800121c:	60fb      	str	r3, [r7, #12]
 800121e:	4b11      	ldr	r3, [pc, #68]	@ (8001264 <HAL_UART_MspInit+0x88>)
 8001220:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001222:	4a10      	ldr	r2, [pc, #64]	@ (8001264 <HAL_UART_MspInit+0x88>)
 8001224:	f043 0301 	orr.w	r3, r3, #1
 8001228:	6313      	str	r3, [r2, #48]	@ 0x30
 800122a:	4b0e      	ldr	r3, [pc, #56]	@ (8001264 <HAL_UART_MspInit+0x88>)
 800122c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800122e:	f003 0301 	and.w	r3, r3, #1
 8001232:	60fb      	str	r3, [r7, #12]
 8001234:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001236:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 800123a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800123c:	2302      	movs	r3, #2
 800123e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001240:	2300      	movs	r3, #0
 8001242:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001244:	2303      	movs	r3, #3
 8001246:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001248:	2307      	movs	r3, #7
 800124a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800124c:	f107 0314 	add.w	r3, r7, #20
 8001250:	4619      	mov	r1, r3
 8001252:	4805      	ldr	r0, [pc, #20]	@ (8001268 <HAL_UART_MspInit+0x8c>)
 8001254:	f000 fa78 	bl	8001748 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001258:	bf00      	nop
 800125a:	3728      	adds	r7, #40	@ 0x28
 800125c:	46bd      	mov	sp, r7
 800125e:	bd80      	pop	{r7, pc}
 8001260:	40011000 	.word	0x40011000
 8001264:	40023800 	.word	0x40023800
 8001268:	40020000 	.word	0x40020000

0800126c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800126c:	b480      	push	{r7}
 800126e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001270:	bf00      	nop
 8001272:	e7fd      	b.n	8001270 <NMI_Handler+0x4>

08001274 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001274:	b480      	push	{r7}
 8001276:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001278:	bf00      	nop
 800127a:	e7fd      	b.n	8001278 <HardFault_Handler+0x4>

0800127c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800127c:	b480      	push	{r7}
 800127e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001280:	bf00      	nop
 8001282:	e7fd      	b.n	8001280 <MemManage_Handler+0x4>

08001284 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001284:	b480      	push	{r7}
 8001286:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001288:	bf00      	nop
 800128a:	e7fd      	b.n	8001288 <BusFault_Handler+0x4>

0800128c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800128c:	b480      	push	{r7}
 800128e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001290:	bf00      	nop
 8001292:	e7fd      	b.n	8001290 <UsageFault_Handler+0x4>

08001294 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001294:	b480      	push	{r7}
 8001296:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001298:	bf00      	nop
 800129a:	46bd      	mov	sp, r7
 800129c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a0:	4770      	bx	lr

080012a2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80012a2:	b480      	push	{r7}
 80012a4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80012a6:	bf00      	nop
 80012a8:	46bd      	mov	sp, r7
 80012aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ae:	4770      	bx	lr

080012b0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80012b0:	b480      	push	{r7}
 80012b2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80012b4:	bf00      	nop
 80012b6:	46bd      	mov	sp, r7
 80012b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012bc:	4770      	bx	lr

080012be <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80012be:	b580      	push	{r7, lr}
 80012c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80012c2:	f000 f917 	bl	80014f4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80012c6:	bf00      	nop
 80012c8:	bd80      	pop	{r7, pc}

080012ca <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80012ca:	b580      	push	{r7, lr}
 80012cc:	b086      	sub	sp, #24
 80012ce:	af00      	add	r7, sp, #0
 80012d0:	60f8      	str	r0, [r7, #12]
 80012d2:	60b9      	str	r1, [r7, #8]
 80012d4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80012d6:	2300      	movs	r3, #0
 80012d8:	617b      	str	r3, [r7, #20]
 80012da:	e00a      	b.n	80012f2 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80012dc:	f3af 8000 	nop.w
 80012e0:	4601      	mov	r1, r0
 80012e2:	68bb      	ldr	r3, [r7, #8]
 80012e4:	1c5a      	adds	r2, r3, #1
 80012e6:	60ba      	str	r2, [r7, #8]
 80012e8:	b2ca      	uxtb	r2, r1
 80012ea:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80012ec:	697b      	ldr	r3, [r7, #20]
 80012ee:	3301      	adds	r3, #1
 80012f0:	617b      	str	r3, [r7, #20]
 80012f2:	697a      	ldr	r2, [r7, #20]
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	429a      	cmp	r2, r3
 80012f8:	dbf0      	blt.n	80012dc <_read+0x12>
  }

  return len;
 80012fa:	687b      	ldr	r3, [r7, #4]
}
 80012fc:	4618      	mov	r0, r3
 80012fe:	3718      	adds	r7, #24
 8001300:	46bd      	mov	sp, r7
 8001302:	bd80      	pop	{r7, pc}

08001304 <_close>:
  }
  return len;
}

int _close(int file)
{
 8001304:	b480      	push	{r7}
 8001306:	b083      	sub	sp, #12
 8001308:	af00      	add	r7, sp, #0
 800130a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800130c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001310:	4618      	mov	r0, r3
 8001312:	370c      	adds	r7, #12
 8001314:	46bd      	mov	sp, r7
 8001316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800131a:	4770      	bx	lr

0800131c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800131c:	b480      	push	{r7}
 800131e:	b083      	sub	sp, #12
 8001320:	af00      	add	r7, sp, #0
 8001322:	6078      	str	r0, [r7, #4]
 8001324:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001326:	683b      	ldr	r3, [r7, #0]
 8001328:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800132c:	605a      	str	r2, [r3, #4]
  return 0;
 800132e:	2300      	movs	r3, #0
}
 8001330:	4618      	mov	r0, r3
 8001332:	370c      	adds	r7, #12
 8001334:	46bd      	mov	sp, r7
 8001336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800133a:	4770      	bx	lr

0800133c <_isatty>:

int _isatty(int file)
{
 800133c:	b480      	push	{r7}
 800133e:	b083      	sub	sp, #12
 8001340:	af00      	add	r7, sp, #0
 8001342:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001344:	2301      	movs	r3, #1
}
 8001346:	4618      	mov	r0, r3
 8001348:	370c      	adds	r7, #12
 800134a:	46bd      	mov	sp, r7
 800134c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001350:	4770      	bx	lr

08001352 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001352:	b480      	push	{r7}
 8001354:	b085      	sub	sp, #20
 8001356:	af00      	add	r7, sp, #0
 8001358:	60f8      	str	r0, [r7, #12]
 800135a:	60b9      	str	r1, [r7, #8]
 800135c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800135e:	2300      	movs	r3, #0
}
 8001360:	4618      	mov	r0, r3
 8001362:	3714      	adds	r7, #20
 8001364:	46bd      	mov	sp, r7
 8001366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800136a:	4770      	bx	lr

0800136c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800136c:	b580      	push	{r7, lr}
 800136e:	b086      	sub	sp, #24
 8001370:	af00      	add	r7, sp, #0
 8001372:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001374:	4a14      	ldr	r2, [pc, #80]	@ (80013c8 <_sbrk+0x5c>)
 8001376:	4b15      	ldr	r3, [pc, #84]	@ (80013cc <_sbrk+0x60>)
 8001378:	1ad3      	subs	r3, r2, r3
 800137a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800137c:	697b      	ldr	r3, [r7, #20]
 800137e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001380:	4b13      	ldr	r3, [pc, #76]	@ (80013d0 <_sbrk+0x64>)
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	2b00      	cmp	r3, #0
 8001386:	d102      	bne.n	800138e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001388:	4b11      	ldr	r3, [pc, #68]	@ (80013d0 <_sbrk+0x64>)
 800138a:	4a12      	ldr	r2, [pc, #72]	@ (80013d4 <_sbrk+0x68>)
 800138c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800138e:	4b10      	ldr	r3, [pc, #64]	@ (80013d0 <_sbrk+0x64>)
 8001390:	681a      	ldr	r2, [r3, #0]
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	4413      	add	r3, r2
 8001396:	693a      	ldr	r2, [r7, #16]
 8001398:	429a      	cmp	r2, r3
 800139a:	d207      	bcs.n	80013ac <_sbrk+0x40>
  {
    errno = ENOMEM;
 800139c:	f002 ffa2 	bl	80042e4 <__errno>
 80013a0:	4603      	mov	r3, r0
 80013a2:	220c      	movs	r2, #12
 80013a4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80013a6:	f04f 33ff 	mov.w	r3, #4294967295
 80013aa:	e009      	b.n	80013c0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80013ac:	4b08      	ldr	r3, [pc, #32]	@ (80013d0 <_sbrk+0x64>)
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80013b2:	4b07      	ldr	r3, [pc, #28]	@ (80013d0 <_sbrk+0x64>)
 80013b4:	681a      	ldr	r2, [r3, #0]
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	4413      	add	r3, r2
 80013ba:	4a05      	ldr	r2, [pc, #20]	@ (80013d0 <_sbrk+0x64>)
 80013bc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80013be:	68fb      	ldr	r3, [r7, #12]
}
 80013c0:	4618      	mov	r0, r3
 80013c2:	3718      	adds	r7, #24
 80013c4:	46bd      	mov	sp, r7
 80013c6:	bd80      	pop	{r7, pc}
 80013c8:	20020000 	.word	0x20020000
 80013cc:	00000400 	.word	0x00000400
 80013d0:	2000017c 	.word	0x2000017c
 80013d4:	20000368 	.word	0x20000368

080013d8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80013d8:	b480      	push	{r7}
 80013da:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80013dc:	4b06      	ldr	r3, [pc, #24]	@ (80013f8 <SystemInit+0x20>)
 80013de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80013e2:	4a05      	ldr	r2, [pc, #20]	@ (80013f8 <SystemInit+0x20>)
 80013e4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80013e8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80013ec:	bf00      	nop
 80013ee:	46bd      	mov	sp, r7
 80013f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f4:	4770      	bx	lr
 80013f6:	bf00      	nop
 80013f8:	e000ed00 	.word	0xe000ed00

080013fc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80013fc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001434 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001400:	f7ff ffea 	bl	80013d8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001404:	480c      	ldr	r0, [pc, #48]	@ (8001438 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001406:	490d      	ldr	r1, [pc, #52]	@ (800143c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001408:	4a0d      	ldr	r2, [pc, #52]	@ (8001440 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800140a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800140c:	e002      	b.n	8001414 <LoopCopyDataInit>

0800140e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800140e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001410:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001412:	3304      	adds	r3, #4

08001414 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001414:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001416:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001418:	d3f9      	bcc.n	800140e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800141a:	4a0a      	ldr	r2, [pc, #40]	@ (8001444 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800141c:	4c0a      	ldr	r4, [pc, #40]	@ (8001448 <LoopFillZerobss+0x22>)
  movs r3, #0
 800141e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001420:	e001      	b.n	8001426 <LoopFillZerobss>

08001422 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001422:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001424:	3204      	adds	r2, #4

08001426 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001426:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001428:	d3fb      	bcc.n	8001422 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800142a:	f002 ff61 	bl	80042f0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800142e:	f7ff fbc5 	bl	8000bbc <main>
  bx  lr    
 8001432:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001434:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001438:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800143c:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8001440:	080054f0 	.word	0x080054f0
  ldr r2, =_sbss
 8001444:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8001448:	20000364 	.word	0x20000364

0800144c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800144c:	e7fe      	b.n	800144c <ADC_IRQHandler>
	...

08001450 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001450:	b580      	push	{r7, lr}
 8001452:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001454:	4b0e      	ldr	r3, [pc, #56]	@ (8001490 <HAL_Init+0x40>)
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	4a0d      	ldr	r2, [pc, #52]	@ (8001490 <HAL_Init+0x40>)
 800145a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800145e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001460:	4b0b      	ldr	r3, [pc, #44]	@ (8001490 <HAL_Init+0x40>)
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	4a0a      	ldr	r2, [pc, #40]	@ (8001490 <HAL_Init+0x40>)
 8001466:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800146a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800146c:	4b08      	ldr	r3, [pc, #32]	@ (8001490 <HAL_Init+0x40>)
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	4a07      	ldr	r2, [pc, #28]	@ (8001490 <HAL_Init+0x40>)
 8001472:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001476:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001478:	2003      	movs	r0, #3
 800147a:	f000 f931 	bl	80016e0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800147e:	200f      	movs	r0, #15
 8001480:	f000 f808 	bl	8001494 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001484:	f7ff fdf2 	bl	800106c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001488:	2300      	movs	r3, #0
}
 800148a:	4618      	mov	r0, r3
 800148c:	bd80      	pop	{r7, pc}
 800148e:	bf00      	nop
 8001490:	40023c00 	.word	0x40023c00

08001494 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001494:	b580      	push	{r7, lr}
 8001496:	b082      	sub	sp, #8
 8001498:	af00      	add	r7, sp, #0
 800149a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800149c:	4b12      	ldr	r3, [pc, #72]	@ (80014e8 <HAL_InitTick+0x54>)
 800149e:	681a      	ldr	r2, [r3, #0]
 80014a0:	4b12      	ldr	r3, [pc, #72]	@ (80014ec <HAL_InitTick+0x58>)
 80014a2:	781b      	ldrb	r3, [r3, #0]
 80014a4:	4619      	mov	r1, r3
 80014a6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80014aa:	fbb3 f3f1 	udiv	r3, r3, r1
 80014ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80014b2:	4618      	mov	r0, r3
 80014b4:	f000 f93b 	bl	800172e <HAL_SYSTICK_Config>
 80014b8:	4603      	mov	r3, r0
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d001      	beq.n	80014c2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80014be:	2301      	movs	r3, #1
 80014c0:	e00e      	b.n	80014e0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	2b0f      	cmp	r3, #15
 80014c6:	d80a      	bhi.n	80014de <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80014c8:	2200      	movs	r2, #0
 80014ca:	6879      	ldr	r1, [r7, #4]
 80014cc:	f04f 30ff 	mov.w	r0, #4294967295
 80014d0:	f000 f911 	bl	80016f6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80014d4:	4a06      	ldr	r2, [pc, #24]	@ (80014f0 <HAL_InitTick+0x5c>)
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80014da:	2300      	movs	r3, #0
 80014dc:	e000      	b.n	80014e0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80014de:	2301      	movs	r3, #1
}
 80014e0:	4618      	mov	r0, r3
 80014e2:	3708      	adds	r7, #8
 80014e4:	46bd      	mov	sp, r7
 80014e6:	bd80      	pop	{r7, pc}
 80014e8:	20000000 	.word	0x20000000
 80014ec:	20000008 	.word	0x20000008
 80014f0:	20000004 	.word	0x20000004

080014f4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80014f4:	b480      	push	{r7}
 80014f6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80014f8:	4b06      	ldr	r3, [pc, #24]	@ (8001514 <HAL_IncTick+0x20>)
 80014fa:	781b      	ldrb	r3, [r3, #0]
 80014fc:	461a      	mov	r2, r3
 80014fe:	4b06      	ldr	r3, [pc, #24]	@ (8001518 <HAL_IncTick+0x24>)
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	4413      	add	r3, r2
 8001504:	4a04      	ldr	r2, [pc, #16]	@ (8001518 <HAL_IncTick+0x24>)
 8001506:	6013      	str	r3, [r2, #0]
}
 8001508:	bf00      	nop
 800150a:	46bd      	mov	sp, r7
 800150c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001510:	4770      	bx	lr
 8001512:	bf00      	nop
 8001514:	20000008 	.word	0x20000008
 8001518:	20000180 	.word	0x20000180

0800151c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800151c:	b480      	push	{r7}
 800151e:	af00      	add	r7, sp, #0
  return uwTick;
 8001520:	4b03      	ldr	r3, [pc, #12]	@ (8001530 <HAL_GetTick+0x14>)
 8001522:	681b      	ldr	r3, [r3, #0]
}
 8001524:	4618      	mov	r0, r3
 8001526:	46bd      	mov	sp, r7
 8001528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800152c:	4770      	bx	lr
 800152e:	bf00      	nop
 8001530:	20000180 	.word	0x20000180

08001534 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001534:	b580      	push	{r7, lr}
 8001536:	b084      	sub	sp, #16
 8001538:	af00      	add	r7, sp, #0
 800153a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800153c:	f7ff ffee 	bl	800151c <HAL_GetTick>
 8001540:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001546:	68fb      	ldr	r3, [r7, #12]
 8001548:	f1b3 3fff 	cmp.w	r3, #4294967295
 800154c:	d005      	beq.n	800155a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800154e:	4b0a      	ldr	r3, [pc, #40]	@ (8001578 <HAL_Delay+0x44>)
 8001550:	781b      	ldrb	r3, [r3, #0]
 8001552:	461a      	mov	r2, r3
 8001554:	68fb      	ldr	r3, [r7, #12]
 8001556:	4413      	add	r3, r2
 8001558:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800155a:	bf00      	nop
 800155c:	f7ff ffde 	bl	800151c <HAL_GetTick>
 8001560:	4602      	mov	r2, r0
 8001562:	68bb      	ldr	r3, [r7, #8]
 8001564:	1ad3      	subs	r3, r2, r3
 8001566:	68fa      	ldr	r2, [r7, #12]
 8001568:	429a      	cmp	r2, r3
 800156a:	d8f7      	bhi.n	800155c <HAL_Delay+0x28>
  {
  }
}
 800156c:	bf00      	nop
 800156e:	bf00      	nop
 8001570:	3710      	adds	r7, #16
 8001572:	46bd      	mov	sp, r7
 8001574:	bd80      	pop	{r7, pc}
 8001576:	bf00      	nop
 8001578:	20000008 	.word	0x20000008

0800157c <__NVIC_SetPriorityGrouping>:
{
 800157c:	b480      	push	{r7}
 800157e:	b085      	sub	sp, #20
 8001580:	af00      	add	r7, sp, #0
 8001582:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	f003 0307 	and.w	r3, r3, #7
 800158a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800158c:	4b0c      	ldr	r3, [pc, #48]	@ (80015c0 <__NVIC_SetPriorityGrouping+0x44>)
 800158e:	68db      	ldr	r3, [r3, #12]
 8001590:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001592:	68ba      	ldr	r2, [r7, #8]
 8001594:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001598:	4013      	ands	r3, r2
 800159a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800159c:	68fb      	ldr	r3, [r7, #12]
 800159e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80015a0:	68bb      	ldr	r3, [r7, #8]
 80015a2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80015a4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80015a8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80015ac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80015ae:	4a04      	ldr	r2, [pc, #16]	@ (80015c0 <__NVIC_SetPriorityGrouping+0x44>)
 80015b0:	68bb      	ldr	r3, [r7, #8]
 80015b2:	60d3      	str	r3, [r2, #12]
}
 80015b4:	bf00      	nop
 80015b6:	3714      	adds	r7, #20
 80015b8:	46bd      	mov	sp, r7
 80015ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015be:	4770      	bx	lr
 80015c0:	e000ed00 	.word	0xe000ed00

080015c4 <__NVIC_GetPriorityGrouping>:
{
 80015c4:	b480      	push	{r7}
 80015c6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80015c8:	4b04      	ldr	r3, [pc, #16]	@ (80015dc <__NVIC_GetPriorityGrouping+0x18>)
 80015ca:	68db      	ldr	r3, [r3, #12]
 80015cc:	0a1b      	lsrs	r3, r3, #8
 80015ce:	f003 0307 	and.w	r3, r3, #7
}
 80015d2:	4618      	mov	r0, r3
 80015d4:	46bd      	mov	sp, r7
 80015d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015da:	4770      	bx	lr
 80015dc:	e000ed00 	.word	0xe000ed00

080015e0 <__NVIC_SetPriority>:
{
 80015e0:	b480      	push	{r7}
 80015e2:	b083      	sub	sp, #12
 80015e4:	af00      	add	r7, sp, #0
 80015e6:	4603      	mov	r3, r0
 80015e8:	6039      	str	r1, [r7, #0]
 80015ea:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80015ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	db0a      	blt.n	800160a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015f4:	683b      	ldr	r3, [r7, #0]
 80015f6:	b2da      	uxtb	r2, r3
 80015f8:	490c      	ldr	r1, [pc, #48]	@ (800162c <__NVIC_SetPriority+0x4c>)
 80015fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015fe:	0112      	lsls	r2, r2, #4
 8001600:	b2d2      	uxtb	r2, r2
 8001602:	440b      	add	r3, r1
 8001604:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8001608:	e00a      	b.n	8001620 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800160a:	683b      	ldr	r3, [r7, #0]
 800160c:	b2da      	uxtb	r2, r3
 800160e:	4908      	ldr	r1, [pc, #32]	@ (8001630 <__NVIC_SetPriority+0x50>)
 8001610:	79fb      	ldrb	r3, [r7, #7]
 8001612:	f003 030f 	and.w	r3, r3, #15
 8001616:	3b04      	subs	r3, #4
 8001618:	0112      	lsls	r2, r2, #4
 800161a:	b2d2      	uxtb	r2, r2
 800161c:	440b      	add	r3, r1
 800161e:	761a      	strb	r2, [r3, #24]
}
 8001620:	bf00      	nop
 8001622:	370c      	adds	r7, #12
 8001624:	46bd      	mov	sp, r7
 8001626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800162a:	4770      	bx	lr
 800162c:	e000e100 	.word	0xe000e100
 8001630:	e000ed00 	.word	0xe000ed00

08001634 <NVIC_EncodePriority>:
{
 8001634:	b480      	push	{r7}
 8001636:	b089      	sub	sp, #36	@ 0x24
 8001638:	af00      	add	r7, sp, #0
 800163a:	60f8      	str	r0, [r7, #12]
 800163c:	60b9      	str	r1, [r7, #8]
 800163e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001640:	68fb      	ldr	r3, [r7, #12]
 8001642:	f003 0307 	and.w	r3, r3, #7
 8001646:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001648:	69fb      	ldr	r3, [r7, #28]
 800164a:	f1c3 0307 	rsb	r3, r3, #7
 800164e:	2b04      	cmp	r3, #4
 8001650:	bf28      	it	cs
 8001652:	2304      	movcs	r3, #4
 8001654:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001656:	69fb      	ldr	r3, [r7, #28]
 8001658:	3304      	adds	r3, #4
 800165a:	2b06      	cmp	r3, #6
 800165c:	d902      	bls.n	8001664 <NVIC_EncodePriority+0x30>
 800165e:	69fb      	ldr	r3, [r7, #28]
 8001660:	3b03      	subs	r3, #3
 8001662:	e000      	b.n	8001666 <NVIC_EncodePriority+0x32>
 8001664:	2300      	movs	r3, #0
 8001666:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001668:	f04f 32ff 	mov.w	r2, #4294967295
 800166c:	69bb      	ldr	r3, [r7, #24]
 800166e:	fa02 f303 	lsl.w	r3, r2, r3
 8001672:	43da      	mvns	r2, r3
 8001674:	68bb      	ldr	r3, [r7, #8]
 8001676:	401a      	ands	r2, r3
 8001678:	697b      	ldr	r3, [r7, #20]
 800167a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800167c:	f04f 31ff 	mov.w	r1, #4294967295
 8001680:	697b      	ldr	r3, [r7, #20]
 8001682:	fa01 f303 	lsl.w	r3, r1, r3
 8001686:	43d9      	mvns	r1, r3
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800168c:	4313      	orrs	r3, r2
}
 800168e:	4618      	mov	r0, r3
 8001690:	3724      	adds	r7, #36	@ 0x24
 8001692:	46bd      	mov	sp, r7
 8001694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001698:	4770      	bx	lr
	...

0800169c <SysTick_Config>:
{
 800169c:	b580      	push	{r7, lr}
 800169e:	b082      	sub	sp, #8
 80016a0:	af00      	add	r7, sp, #0
 80016a2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	3b01      	subs	r3, #1
 80016a8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80016ac:	d301      	bcc.n	80016b2 <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 80016ae:	2301      	movs	r3, #1
 80016b0:	e00f      	b.n	80016d2 <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80016b2:	4a0a      	ldr	r2, [pc, #40]	@ (80016dc <SysTick_Config+0x40>)
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	3b01      	subs	r3, #1
 80016b8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80016ba:	210f      	movs	r1, #15
 80016bc:	f04f 30ff 	mov.w	r0, #4294967295
 80016c0:	f7ff ff8e 	bl	80015e0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80016c4:	4b05      	ldr	r3, [pc, #20]	@ (80016dc <SysTick_Config+0x40>)
 80016c6:	2200      	movs	r2, #0
 80016c8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80016ca:	4b04      	ldr	r3, [pc, #16]	@ (80016dc <SysTick_Config+0x40>)
 80016cc:	2207      	movs	r2, #7
 80016ce:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 80016d0:	2300      	movs	r3, #0
}
 80016d2:	4618      	mov	r0, r3
 80016d4:	3708      	adds	r7, #8
 80016d6:	46bd      	mov	sp, r7
 80016d8:	bd80      	pop	{r7, pc}
 80016da:	bf00      	nop
 80016dc:	e000e010 	.word	0xe000e010

080016e0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b082      	sub	sp, #8
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80016e8:	6878      	ldr	r0, [r7, #4]
 80016ea:	f7ff ff47 	bl	800157c <__NVIC_SetPriorityGrouping>
}
 80016ee:	bf00      	nop
 80016f0:	3708      	adds	r7, #8
 80016f2:	46bd      	mov	sp, r7
 80016f4:	bd80      	pop	{r7, pc}

080016f6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80016f6:	b580      	push	{r7, lr}
 80016f8:	b086      	sub	sp, #24
 80016fa:	af00      	add	r7, sp, #0
 80016fc:	4603      	mov	r3, r0
 80016fe:	60b9      	str	r1, [r7, #8]
 8001700:	607a      	str	r2, [r7, #4]
 8001702:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001704:	2300      	movs	r3, #0
 8001706:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001708:	f7ff ff5c 	bl	80015c4 <__NVIC_GetPriorityGrouping>
 800170c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800170e:	687a      	ldr	r2, [r7, #4]
 8001710:	68b9      	ldr	r1, [r7, #8]
 8001712:	6978      	ldr	r0, [r7, #20]
 8001714:	f7ff ff8e 	bl	8001634 <NVIC_EncodePriority>
 8001718:	4602      	mov	r2, r0
 800171a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800171e:	4611      	mov	r1, r2
 8001720:	4618      	mov	r0, r3
 8001722:	f7ff ff5d 	bl	80015e0 <__NVIC_SetPriority>
}
 8001726:	bf00      	nop
 8001728:	3718      	adds	r7, #24
 800172a:	46bd      	mov	sp, r7
 800172c:	bd80      	pop	{r7, pc}

0800172e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800172e:	b580      	push	{r7, lr}
 8001730:	b082      	sub	sp, #8
 8001732:	af00      	add	r7, sp, #0
 8001734:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001736:	6878      	ldr	r0, [r7, #4]
 8001738:	f7ff ffb0 	bl	800169c <SysTick_Config>
 800173c:	4603      	mov	r3, r0
}
 800173e:	4618      	mov	r0, r3
 8001740:	3708      	adds	r7, #8
 8001742:	46bd      	mov	sp, r7
 8001744:	bd80      	pop	{r7, pc}
	...

08001748 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001748:	b480      	push	{r7}
 800174a:	b089      	sub	sp, #36	@ 0x24
 800174c:	af00      	add	r7, sp, #0
 800174e:	6078      	str	r0, [r7, #4]
 8001750:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001752:	2300      	movs	r3, #0
 8001754:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001756:	2300      	movs	r3, #0
 8001758:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800175a:	2300      	movs	r3, #0
 800175c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800175e:	2300      	movs	r3, #0
 8001760:	61fb      	str	r3, [r7, #28]
 8001762:	e159      	b.n	8001a18 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001764:	2201      	movs	r2, #1
 8001766:	69fb      	ldr	r3, [r7, #28]
 8001768:	fa02 f303 	lsl.w	r3, r2, r3
 800176c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800176e:	683b      	ldr	r3, [r7, #0]
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	697a      	ldr	r2, [r7, #20]
 8001774:	4013      	ands	r3, r2
 8001776:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001778:	693a      	ldr	r2, [r7, #16]
 800177a:	697b      	ldr	r3, [r7, #20]
 800177c:	429a      	cmp	r2, r3
 800177e:	f040 8148 	bne.w	8001a12 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001782:	683b      	ldr	r3, [r7, #0]
 8001784:	685b      	ldr	r3, [r3, #4]
 8001786:	f003 0303 	and.w	r3, r3, #3
 800178a:	2b01      	cmp	r3, #1
 800178c:	d005      	beq.n	800179a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800178e:	683b      	ldr	r3, [r7, #0]
 8001790:	685b      	ldr	r3, [r3, #4]
 8001792:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001796:	2b02      	cmp	r3, #2
 8001798:	d130      	bne.n	80017fc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	689b      	ldr	r3, [r3, #8]
 800179e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80017a0:	69fb      	ldr	r3, [r7, #28]
 80017a2:	005b      	lsls	r3, r3, #1
 80017a4:	2203      	movs	r2, #3
 80017a6:	fa02 f303 	lsl.w	r3, r2, r3
 80017aa:	43db      	mvns	r3, r3
 80017ac:	69ba      	ldr	r2, [r7, #24]
 80017ae:	4013      	ands	r3, r2
 80017b0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80017b2:	683b      	ldr	r3, [r7, #0]
 80017b4:	68da      	ldr	r2, [r3, #12]
 80017b6:	69fb      	ldr	r3, [r7, #28]
 80017b8:	005b      	lsls	r3, r3, #1
 80017ba:	fa02 f303 	lsl.w	r3, r2, r3
 80017be:	69ba      	ldr	r2, [r7, #24]
 80017c0:	4313      	orrs	r3, r2
 80017c2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	69ba      	ldr	r2, [r7, #24]
 80017c8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	685b      	ldr	r3, [r3, #4]
 80017ce:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80017d0:	2201      	movs	r2, #1
 80017d2:	69fb      	ldr	r3, [r7, #28]
 80017d4:	fa02 f303 	lsl.w	r3, r2, r3
 80017d8:	43db      	mvns	r3, r3
 80017da:	69ba      	ldr	r2, [r7, #24]
 80017dc:	4013      	ands	r3, r2
 80017de:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80017e0:	683b      	ldr	r3, [r7, #0]
 80017e2:	685b      	ldr	r3, [r3, #4]
 80017e4:	091b      	lsrs	r3, r3, #4
 80017e6:	f003 0201 	and.w	r2, r3, #1
 80017ea:	69fb      	ldr	r3, [r7, #28]
 80017ec:	fa02 f303 	lsl.w	r3, r2, r3
 80017f0:	69ba      	ldr	r2, [r7, #24]
 80017f2:	4313      	orrs	r3, r2
 80017f4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	69ba      	ldr	r2, [r7, #24]
 80017fa:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80017fc:	683b      	ldr	r3, [r7, #0]
 80017fe:	685b      	ldr	r3, [r3, #4]
 8001800:	f003 0303 	and.w	r3, r3, #3
 8001804:	2b03      	cmp	r3, #3
 8001806:	d017      	beq.n	8001838 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	68db      	ldr	r3, [r3, #12]
 800180c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800180e:	69fb      	ldr	r3, [r7, #28]
 8001810:	005b      	lsls	r3, r3, #1
 8001812:	2203      	movs	r2, #3
 8001814:	fa02 f303 	lsl.w	r3, r2, r3
 8001818:	43db      	mvns	r3, r3
 800181a:	69ba      	ldr	r2, [r7, #24]
 800181c:	4013      	ands	r3, r2
 800181e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001820:	683b      	ldr	r3, [r7, #0]
 8001822:	689a      	ldr	r2, [r3, #8]
 8001824:	69fb      	ldr	r3, [r7, #28]
 8001826:	005b      	lsls	r3, r3, #1
 8001828:	fa02 f303 	lsl.w	r3, r2, r3
 800182c:	69ba      	ldr	r2, [r7, #24]
 800182e:	4313      	orrs	r3, r2
 8001830:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	69ba      	ldr	r2, [r7, #24]
 8001836:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001838:	683b      	ldr	r3, [r7, #0]
 800183a:	685b      	ldr	r3, [r3, #4]
 800183c:	f003 0303 	and.w	r3, r3, #3
 8001840:	2b02      	cmp	r3, #2
 8001842:	d123      	bne.n	800188c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001844:	69fb      	ldr	r3, [r7, #28]
 8001846:	08da      	lsrs	r2, r3, #3
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	3208      	adds	r2, #8
 800184c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001850:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001852:	69fb      	ldr	r3, [r7, #28]
 8001854:	f003 0307 	and.w	r3, r3, #7
 8001858:	009b      	lsls	r3, r3, #2
 800185a:	220f      	movs	r2, #15
 800185c:	fa02 f303 	lsl.w	r3, r2, r3
 8001860:	43db      	mvns	r3, r3
 8001862:	69ba      	ldr	r2, [r7, #24]
 8001864:	4013      	ands	r3, r2
 8001866:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001868:	683b      	ldr	r3, [r7, #0]
 800186a:	691a      	ldr	r2, [r3, #16]
 800186c:	69fb      	ldr	r3, [r7, #28]
 800186e:	f003 0307 	and.w	r3, r3, #7
 8001872:	009b      	lsls	r3, r3, #2
 8001874:	fa02 f303 	lsl.w	r3, r2, r3
 8001878:	69ba      	ldr	r2, [r7, #24]
 800187a:	4313      	orrs	r3, r2
 800187c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800187e:	69fb      	ldr	r3, [r7, #28]
 8001880:	08da      	lsrs	r2, r3, #3
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	3208      	adds	r2, #8
 8001886:	69b9      	ldr	r1, [r7, #24]
 8001888:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001892:	69fb      	ldr	r3, [r7, #28]
 8001894:	005b      	lsls	r3, r3, #1
 8001896:	2203      	movs	r2, #3
 8001898:	fa02 f303 	lsl.w	r3, r2, r3
 800189c:	43db      	mvns	r3, r3
 800189e:	69ba      	ldr	r2, [r7, #24]
 80018a0:	4013      	ands	r3, r2
 80018a2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80018a4:	683b      	ldr	r3, [r7, #0]
 80018a6:	685b      	ldr	r3, [r3, #4]
 80018a8:	f003 0203 	and.w	r2, r3, #3
 80018ac:	69fb      	ldr	r3, [r7, #28]
 80018ae:	005b      	lsls	r3, r3, #1
 80018b0:	fa02 f303 	lsl.w	r3, r2, r3
 80018b4:	69ba      	ldr	r2, [r7, #24]
 80018b6:	4313      	orrs	r3, r2
 80018b8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	69ba      	ldr	r2, [r7, #24]
 80018be:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80018c0:	683b      	ldr	r3, [r7, #0]
 80018c2:	685b      	ldr	r3, [r3, #4]
 80018c4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	f000 80a2 	beq.w	8001a12 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80018ce:	2300      	movs	r3, #0
 80018d0:	60fb      	str	r3, [r7, #12]
 80018d2:	4b57      	ldr	r3, [pc, #348]	@ (8001a30 <HAL_GPIO_Init+0x2e8>)
 80018d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018d6:	4a56      	ldr	r2, [pc, #344]	@ (8001a30 <HAL_GPIO_Init+0x2e8>)
 80018d8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80018dc:	6453      	str	r3, [r2, #68]	@ 0x44
 80018de:	4b54      	ldr	r3, [pc, #336]	@ (8001a30 <HAL_GPIO_Init+0x2e8>)
 80018e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018e2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80018e6:	60fb      	str	r3, [r7, #12]
 80018e8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80018ea:	4a52      	ldr	r2, [pc, #328]	@ (8001a34 <HAL_GPIO_Init+0x2ec>)
 80018ec:	69fb      	ldr	r3, [r7, #28]
 80018ee:	089b      	lsrs	r3, r3, #2
 80018f0:	3302      	adds	r3, #2
 80018f2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80018f6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80018f8:	69fb      	ldr	r3, [r7, #28]
 80018fa:	f003 0303 	and.w	r3, r3, #3
 80018fe:	009b      	lsls	r3, r3, #2
 8001900:	220f      	movs	r2, #15
 8001902:	fa02 f303 	lsl.w	r3, r2, r3
 8001906:	43db      	mvns	r3, r3
 8001908:	69ba      	ldr	r2, [r7, #24]
 800190a:	4013      	ands	r3, r2
 800190c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	4a49      	ldr	r2, [pc, #292]	@ (8001a38 <HAL_GPIO_Init+0x2f0>)
 8001912:	4293      	cmp	r3, r2
 8001914:	d019      	beq.n	800194a <HAL_GPIO_Init+0x202>
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	4a48      	ldr	r2, [pc, #288]	@ (8001a3c <HAL_GPIO_Init+0x2f4>)
 800191a:	4293      	cmp	r3, r2
 800191c:	d013      	beq.n	8001946 <HAL_GPIO_Init+0x1fe>
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	4a47      	ldr	r2, [pc, #284]	@ (8001a40 <HAL_GPIO_Init+0x2f8>)
 8001922:	4293      	cmp	r3, r2
 8001924:	d00d      	beq.n	8001942 <HAL_GPIO_Init+0x1fa>
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	4a46      	ldr	r2, [pc, #280]	@ (8001a44 <HAL_GPIO_Init+0x2fc>)
 800192a:	4293      	cmp	r3, r2
 800192c:	d007      	beq.n	800193e <HAL_GPIO_Init+0x1f6>
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	4a45      	ldr	r2, [pc, #276]	@ (8001a48 <HAL_GPIO_Init+0x300>)
 8001932:	4293      	cmp	r3, r2
 8001934:	d101      	bne.n	800193a <HAL_GPIO_Init+0x1f2>
 8001936:	2304      	movs	r3, #4
 8001938:	e008      	b.n	800194c <HAL_GPIO_Init+0x204>
 800193a:	2307      	movs	r3, #7
 800193c:	e006      	b.n	800194c <HAL_GPIO_Init+0x204>
 800193e:	2303      	movs	r3, #3
 8001940:	e004      	b.n	800194c <HAL_GPIO_Init+0x204>
 8001942:	2302      	movs	r3, #2
 8001944:	e002      	b.n	800194c <HAL_GPIO_Init+0x204>
 8001946:	2301      	movs	r3, #1
 8001948:	e000      	b.n	800194c <HAL_GPIO_Init+0x204>
 800194a:	2300      	movs	r3, #0
 800194c:	69fa      	ldr	r2, [r7, #28]
 800194e:	f002 0203 	and.w	r2, r2, #3
 8001952:	0092      	lsls	r2, r2, #2
 8001954:	4093      	lsls	r3, r2
 8001956:	69ba      	ldr	r2, [r7, #24]
 8001958:	4313      	orrs	r3, r2
 800195a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800195c:	4935      	ldr	r1, [pc, #212]	@ (8001a34 <HAL_GPIO_Init+0x2ec>)
 800195e:	69fb      	ldr	r3, [r7, #28]
 8001960:	089b      	lsrs	r3, r3, #2
 8001962:	3302      	adds	r3, #2
 8001964:	69ba      	ldr	r2, [r7, #24]
 8001966:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800196a:	4b38      	ldr	r3, [pc, #224]	@ (8001a4c <HAL_GPIO_Init+0x304>)
 800196c:	689b      	ldr	r3, [r3, #8]
 800196e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001970:	693b      	ldr	r3, [r7, #16]
 8001972:	43db      	mvns	r3, r3
 8001974:	69ba      	ldr	r2, [r7, #24]
 8001976:	4013      	ands	r3, r2
 8001978:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800197a:	683b      	ldr	r3, [r7, #0]
 800197c:	685b      	ldr	r3, [r3, #4]
 800197e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001982:	2b00      	cmp	r3, #0
 8001984:	d003      	beq.n	800198e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001986:	69ba      	ldr	r2, [r7, #24]
 8001988:	693b      	ldr	r3, [r7, #16]
 800198a:	4313      	orrs	r3, r2
 800198c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800198e:	4a2f      	ldr	r2, [pc, #188]	@ (8001a4c <HAL_GPIO_Init+0x304>)
 8001990:	69bb      	ldr	r3, [r7, #24]
 8001992:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001994:	4b2d      	ldr	r3, [pc, #180]	@ (8001a4c <HAL_GPIO_Init+0x304>)
 8001996:	68db      	ldr	r3, [r3, #12]
 8001998:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800199a:	693b      	ldr	r3, [r7, #16]
 800199c:	43db      	mvns	r3, r3
 800199e:	69ba      	ldr	r2, [r7, #24]
 80019a0:	4013      	ands	r3, r2
 80019a2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80019a4:	683b      	ldr	r3, [r7, #0]
 80019a6:	685b      	ldr	r3, [r3, #4]
 80019a8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	d003      	beq.n	80019b8 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80019b0:	69ba      	ldr	r2, [r7, #24]
 80019b2:	693b      	ldr	r3, [r7, #16]
 80019b4:	4313      	orrs	r3, r2
 80019b6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80019b8:	4a24      	ldr	r2, [pc, #144]	@ (8001a4c <HAL_GPIO_Init+0x304>)
 80019ba:	69bb      	ldr	r3, [r7, #24]
 80019bc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80019be:	4b23      	ldr	r3, [pc, #140]	@ (8001a4c <HAL_GPIO_Init+0x304>)
 80019c0:	685b      	ldr	r3, [r3, #4]
 80019c2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80019c4:	693b      	ldr	r3, [r7, #16]
 80019c6:	43db      	mvns	r3, r3
 80019c8:	69ba      	ldr	r2, [r7, #24]
 80019ca:	4013      	ands	r3, r2
 80019cc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80019ce:	683b      	ldr	r3, [r7, #0]
 80019d0:	685b      	ldr	r3, [r3, #4]
 80019d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d003      	beq.n	80019e2 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80019da:	69ba      	ldr	r2, [r7, #24]
 80019dc:	693b      	ldr	r3, [r7, #16]
 80019de:	4313      	orrs	r3, r2
 80019e0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80019e2:	4a1a      	ldr	r2, [pc, #104]	@ (8001a4c <HAL_GPIO_Init+0x304>)
 80019e4:	69bb      	ldr	r3, [r7, #24]
 80019e6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80019e8:	4b18      	ldr	r3, [pc, #96]	@ (8001a4c <HAL_GPIO_Init+0x304>)
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80019ee:	693b      	ldr	r3, [r7, #16]
 80019f0:	43db      	mvns	r3, r3
 80019f2:	69ba      	ldr	r2, [r7, #24]
 80019f4:	4013      	ands	r3, r2
 80019f6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80019f8:	683b      	ldr	r3, [r7, #0]
 80019fa:	685b      	ldr	r3, [r3, #4]
 80019fc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001a00:	2b00      	cmp	r3, #0
 8001a02:	d003      	beq.n	8001a0c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001a04:	69ba      	ldr	r2, [r7, #24]
 8001a06:	693b      	ldr	r3, [r7, #16]
 8001a08:	4313      	orrs	r3, r2
 8001a0a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001a0c:	4a0f      	ldr	r2, [pc, #60]	@ (8001a4c <HAL_GPIO_Init+0x304>)
 8001a0e:	69bb      	ldr	r3, [r7, #24]
 8001a10:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001a12:	69fb      	ldr	r3, [r7, #28]
 8001a14:	3301      	adds	r3, #1
 8001a16:	61fb      	str	r3, [r7, #28]
 8001a18:	69fb      	ldr	r3, [r7, #28]
 8001a1a:	2b0f      	cmp	r3, #15
 8001a1c:	f67f aea2 	bls.w	8001764 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001a20:	bf00      	nop
 8001a22:	bf00      	nop
 8001a24:	3724      	adds	r7, #36	@ 0x24
 8001a26:	46bd      	mov	sp, r7
 8001a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a2c:	4770      	bx	lr
 8001a2e:	bf00      	nop
 8001a30:	40023800 	.word	0x40023800
 8001a34:	40013800 	.word	0x40013800
 8001a38:	40020000 	.word	0x40020000
 8001a3c:	40020400 	.word	0x40020400
 8001a40:	40020800 	.word	0x40020800
 8001a44:	40020c00 	.word	0x40020c00
 8001a48:	40021000 	.word	0x40021000
 8001a4c:	40013c00 	.word	0x40013c00

08001a50 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001a50:	b480      	push	{r7}
 8001a52:	b083      	sub	sp, #12
 8001a54:	af00      	add	r7, sp, #0
 8001a56:	6078      	str	r0, [r7, #4]
 8001a58:	460b      	mov	r3, r1
 8001a5a:	807b      	strh	r3, [r7, #2]
 8001a5c:	4613      	mov	r3, r2
 8001a5e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001a60:	787b      	ldrb	r3, [r7, #1]
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d003      	beq.n	8001a6e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001a66:	887a      	ldrh	r2, [r7, #2]
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001a6c:	e003      	b.n	8001a76 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001a6e:	887b      	ldrh	r3, [r7, #2]
 8001a70:	041a      	lsls	r2, r3, #16
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	619a      	str	r2, [r3, #24]
}
 8001a76:	bf00      	nop
 8001a78:	370c      	adds	r7, #12
 8001a7a:	46bd      	mov	sp, r7
 8001a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a80:	4770      	bx	lr
	...

08001a84 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001a84:	b580      	push	{r7, lr}
 8001a86:	b084      	sub	sp, #16
 8001a88:	af00      	add	r7, sp, #0
 8001a8a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d101      	bne.n	8001a96 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001a92:	2301      	movs	r3, #1
 8001a94:	e12b      	b.n	8001cee <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001a9c:	b2db      	uxtb	r3, r3
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	d106      	bne.n	8001ab0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001aaa:	6878      	ldr	r0, [r7, #4]
 8001aac:	f7ff fb06 	bl	80010bc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	2224      	movs	r2, #36	@ 0x24
 8001ab4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	681a      	ldr	r2, [r3, #0]
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	f022 0201 	bic.w	r2, r2, #1
 8001ac6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	681a      	ldr	r2, [r3, #0]
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001ad6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	681a      	ldr	r2, [r3, #0]
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001ae6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001ae8:	f001 f89a 	bl	8002c20 <HAL_RCC_GetPCLK1Freq>
 8001aec:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	685b      	ldr	r3, [r3, #4]
 8001af2:	4a81      	ldr	r2, [pc, #516]	@ (8001cf8 <HAL_I2C_Init+0x274>)
 8001af4:	4293      	cmp	r3, r2
 8001af6:	d807      	bhi.n	8001b08 <HAL_I2C_Init+0x84>
 8001af8:	68fb      	ldr	r3, [r7, #12]
 8001afa:	4a80      	ldr	r2, [pc, #512]	@ (8001cfc <HAL_I2C_Init+0x278>)
 8001afc:	4293      	cmp	r3, r2
 8001afe:	bf94      	ite	ls
 8001b00:	2301      	movls	r3, #1
 8001b02:	2300      	movhi	r3, #0
 8001b04:	b2db      	uxtb	r3, r3
 8001b06:	e006      	b.n	8001b16 <HAL_I2C_Init+0x92>
 8001b08:	68fb      	ldr	r3, [r7, #12]
 8001b0a:	4a7d      	ldr	r2, [pc, #500]	@ (8001d00 <HAL_I2C_Init+0x27c>)
 8001b0c:	4293      	cmp	r3, r2
 8001b0e:	bf94      	ite	ls
 8001b10:	2301      	movls	r3, #1
 8001b12:	2300      	movhi	r3, #0
 8001b14:	b2db      	uxtb	r3, r3
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d001      	beq.n	8001b1e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8001b1a:	2301      	movs	r3, #1
 8001b1c:	e0e7      	b.n	8001cee <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001b1e:	68fb      	ldr	r3, [r7, #12]
 8001b20:	4a78      	ldr	r2, [pc, #480]	@ (8001d04 <HAL_I2C_Init+0x280>)
 8001b22:	fba2 2303 	umull	r2, r3, r2, r3
 8001b26:	0c9b      	lsrs	r3, r3, #18
 8001b28:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	685b      	ldr	r3, [r3, #4]
 8001b30:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	68ba      	ldr	r2, [r7, #8]
 8001b3a:	430a      	orrs	r2, r1
 8001b3c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	6a1b      	ldr	r3, [r3, #32]
 8001b44:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	685b      	ldr	r3, [r3, #4]
 8001b4c:	4a6a      	ldr	r2, [pc, #424]	@ (8001cf8 <HAL_I2C_Init+0x274>)
 8001b4e:	4293      	cmp	r3, r2
 8001b50:	d802      	bhi.n	8001b58 <HAL_I2C_Init+0xd4>
 8001b52:	68bb      	ldr	r3, [r7, #8]
 8001b54:	3301      	adds	r3, #1
 8001b56:	e009      	b.n	8001b6c <HAL_I2C_Init+0xe8>
 8001b58:	68bb      	ldr	r3, [r7, #8]
 8001b5a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8001b5e:	fb02 f303 	mul.w	r3, r2, r3
 8001b62:	4a69      	ldr	r2, [pc, #420]	@ (8001d08 <HAL_I2C_Init+0x284>)
 8001b64:	fba2 2303 	umull	r2, r3, r2, r3
 8001b68:	099b      	lsrs	r3, r3, #6
 8001b6a:	3301      	adds	r3, #1
 8001b6c:	687a      	ldr	r2, [r7, #4]
 8001b6e:	6812      	ldr	r2, [r2, #0]
 8001b70:	430b      	orrs	r3, r1
 8001b72:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	69db      	ldr	r3, [r3, #28]
 8001b7a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8001b7e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	685b      	ldr	r3, [r3, #4]
 8001b86:	495c      	ldr	r1, [pc, #368]	@ (8001cf8 <HAL_I2C_Init+0x274>)
 8001b88:	428b      	cmp	r3, r1
 8001b8a:	d819      	bhi.n	8001bc0 <HAL_I2C_Init+0x13c>
 8001b8c:	68fb      	ldr	r3, [r7, #12]
 8001b8e:	1e59      	subs	r1, r3, #1
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	685b      	ldr	r3, [r3, #4]
 8001b94:	005b      	lsls	r3, r3, #1
 8001b96:	fbb1 f3f3 	udiv	r3, r1, r3
 8001b9a:	1c59      	adds	r1, r3, #1
 8001b9c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8001ba0:	400b      	ands	r3, r1
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d00a      	beq.n	8001bbc <HAL_I2C_Init+0x138>
 8001ba6:	68fb      	ldr	r3, [r7, #12]
 8001ba8:	1e59      	subs	r1, r3, #1
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	685b      	ldr	r3, [r3, #4]
 8001bae:	005b      	lsls	r3, r3, #1
 8001bb0:	fbb1 f3f3 	udiv	r3, r1, r3
 8001bb4:	3301      	adds	r3, #1
 8001bb6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001bba:	e051      	b.n	8001c60 <HAL_I2C_Init+0x1dc>
 8001bbc:	2304      	movs	r3, #4
 8001bbe:	e04f      	b.n	8001c60 <HAL_I2C_Init+0x1dc>
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	689b      	ldr	r3, [r3, #8]
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d111      	bne.n	8001bec <HAL_I2C_Init+0x168>
 8001bc8:	68fb      	ldr	r3, [r7, #12]
 8001bca:	1e58      	subs	r0, r3, #1
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	6859      	ldr	r1, [r3, #4]
 8001bd0:	460b      	mov	r3, r1
 8001bd2:	005b      	lsls	r3, r3, #1
 8001bd4:	440b      	add	r3, r1
 8001bd6:	fbb0 f3f3 	udiv	r3, r0, r3
 8001bda:	3301      	adds	r3, #1
 8001bdc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	bf0c      	ite	eq
 8001be4:	2301      	moveq	r3, #1
 8001be6:	2300      	movne	r3, #0
 8001be8:	b2db      	uxtb	r3, r3
 8001bea:	e012      	b.n	8001c12 <HAL_I2C_Init+0x18e>
 8001bec:	68fb      	ldr	r3, [r7, #12]
 8001bee:	1e58      	subs	r0, r3, #1
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	6859      	ldr	r1, [r3, #4]
 8001bf4:	460b      	mov	r3, r1
 8001bf6:	009b      	lsls	r3, r3, #2
 8001bf8:	440b      	add	r3, r1
 8001bfa:	0099      	lsls	r1, r3, #2
 8001bfc:	440b      	add	r3, r1
 8001bfe:	fbb0 f3f3 	udiv	r3, r0, r3
 8001c02:	3301      	adds	r3, #1
 8001c04:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	bf0c      	ite	eq
 8001c0c:	2301      	moveq	r3, #1
 8001c0e:	2300      	movne	r3, #0
 8001c10:	b2db      	uxtb	r3, r3
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d001      	beq.n	8001c1a <HAL_I2C_Init+0x196>
 8001c16:	2301      	movs	r3, #1
 8001c18:	e022      	b.n	8001c60 <HAL_I2C_Init+0x1dc>
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	689b      	ldr	r3, [r3, #8]
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d10e      	bne.n	8001c40 <HAL_I2C_Init+0x1bc>
 8001c22:	68fb      	ldr	r3, [r7, #12]
 8001c24:	1e58      	subs	r0, r3, #1
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	6859      	ldr	r1, [r3, #4]
 8001c2a:	460b      	mov	r3, r1
 8001c2c:	005b      	lsls	r3, r3, #1
 8001c2e:	440b      	add	r3, r1
 8001c30:	fbb0 f3f3 	udiv	r3, r0, r3
 8001c34:	3301      	adds	r3, #1
 8001c36:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001c3a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001c3e:	e00f      	b.n	8001c60 <HAL_I2C_Init+0x1dc>
 8001c40:	68fb      	ldr	r3, [r7, #12]
 8001c42:	1e58      	subs	r0, r3, #1
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	6859      	ldr	r1, [r3, #4]
 8001c48:	460b      	mov	r3, r1
 8001c4a:	009b      	lsls	r3, r3, #2
 8001c4c:	440b      	add	r3, r1
 8001c4e:	0099      	lsls	r1, r3, #2
 8001c50:	440b      	add	r3, r1
 8001c52:	fbb0 f3f3 	udiv	r3, r0, r3
 8001c56:	3301      	adds	r3, #1
 8001c58:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001c5c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001c60:	6879      	ldr	r1, [r7, #4]
 8001c62:	6809      	ldr	r1, [r1, #0]
 8001c64:	4313      	orrs	r3, r2
 8001c66:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	69da      	ldr	r2, [r3, #28]
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	6a1b      	ldr	r3, [r3, #32]
 8001c7a:	431a      	orrs	r2, r3
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	430a      	orrs	r2, r1
 8001c82:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	689b      	ldr	r3, [r3, #8]
 8001c8a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8001c8e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8001c92:	687a      	ldr	r2, [r7, #4]
 8001c94:	6911      	ldr	r1, [r2, #16]
 8001c96:	687a      	ldr	r2, [r7, #4]
 8001c98:	68d2      	ldr	r2, [r2, #12]
 8001c9a:	4311      	orrs	r1, r2
 8001c9c:	687a      	ldr	r2, [r7, #4]
 8001c9e:	6812      	ldr	r2, [r2, #0]
 8001ca0:	430b      	orrs	r3, r1
 8001ca2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	68db      	ldr	r3, [r3, #12]
 8001caa:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	695a      	ldr	r2, [r3, #20]
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	699b      	ldr	r3, [r3, #24]
 8001cb6:	431a      	orrs	r2, r3
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	430a      	orrs	r2, r1
 8001cbe:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	681a      	ldr	r2, [r3, #0]
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	f042 0201 	orr.w	r2, r2, #1
 8001cce:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	2200      	movs	r2, #0
 8001cd4:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	2220      	movs	r2, #32
 8001cda:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	2200      	movs	r2, #0
 8001ce2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	2200      	movs	r2, #0
 8001ce8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8001cec:	2300      	movs	r3, #0
}
 8001cee:	4618      	mov	r0, r3
 8001cf0:	3710      	adds	r7, #16
 8001cf2:	46bd      	mov	sp, r7
 8001cf4:	bd80      	pop	{r7, pc}
 8001cf6:	bf00      	nop
 8001cf8:	000186a0 	.word	0x000186a0
 8001cfc:	001e847f 	.word	0x001e847f
 8001d00:	003d08ff 	.word	0x003d08ff
 8001d04:	431bde83 	.word	0x431bde83
 8001d08:	10624dd3 	.word	0x10624dd3

08001d0c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001d0c:	b580      	push	{r7, lr}
 8001d0e:	b088      	sub	sp, #32
 8001d10:	af02      	add	r7, sp, #8
 8001d12:	60f8      	str	r0, [r7, #12]
 8001d14:	607a      	str	r2, [r7, #4]
 8001d16:	461a      	mov	r2, r3
 8001d18:	460b      	mov	r3, r1
 8001d1a:	817b      	strh	r3, [r7, #10]
 8001d1c:	4613      	mov	r3, r2
 8001d1e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8001d20:	f7ff fbfc 	bl	800151c <HAL_GetTick>
 8001d24:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001d26:	68fb      	ldr	r3, [r7, #12]
 8001d28:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001d2c:	b2db      	uxtb	r3, r3
 8001d2e:	2b20      	cmp	r3, #32
 8001d30:	f040 80e0 	bne.w	8001ef4 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001d34:	697b      	ldr	r3, [r7, #20]
 8001d36:	9300      	str	r3, [sp, #0]
 8001d38:	2319      	movs	r3, #25
 8001d3a:	2201      	movs	r2, #1
 8001d3c:	4970      	ldr	r1, [pc, #448]	@ (8001f00 <HAL_I2C_Master_Transmit+0x1f4>)
 8001d3e:	68f8      	ldr	r0, [r7, #12]
 8001d40:	f000 f964 	bl	800200c <I2C_WaitOnFlagUntilTimeout>
 8001d44:	4603      	mov	r3, r0
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d001      	beq.n	8001d4e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8001d4a:	2302      	movs	r3, #2
 8001d4c:	e0d3      	b.n	8001ef6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001d4e:	68fb      	ldr	r3, [r7, #12]
 8001d50:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001d54:	2b01      	cmp	r3, #1
 8001d56:	d101      	bne.n	8001d5c <HAL_I2C_Master_Transmit+0x50>
 8001d58:	2302      	movs	r3, #2
 8001d5a:	e0cc      	b.n	8001ef6 <HAL_I2C_Master_Transmit+0x1ea>
 8001d5c:	68fb      	ldr	r3, [r7, #12]
 8001d5e:	2201      	movs	r2, #1
 8001d60:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001d64:	68fb      	ldr	r3, [r7, #12]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	f003 0301 	and.w	r3, r3, #1
 8001d6e:	2b01      	cmp	r3, #1
 8001d70:	d007      	beq.n	8001d82 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001d72:	68fb      	ldr	r3, [r7, #12]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	681a      	ldr	r2, [r3, #0]
 8001d78:	68fb      	ldr	r3, [r7, #12]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	f042 0201 	orr.w	r2, r2, #1
 8001d80:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001d82:	68fb      	ldr	r3, [r7, #12]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	681a      	ldr	r2, [r3, #0]
 8001d88:	68fb      	ldr	r3, [r7, #12]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001d90:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8001d92:	68fb      	ldr	r3, [r7, #12]
 8001d94:	2221      	movs	r2, #33	@ 0x21
 8001d96:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8001d9a:	68fb      	ldr	r3, [r7, #12]
 8001d9c:	2210      	movs	r2, #16
 8001d9e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8001da2:	68fb      	ldr	r3, [r7, #12]
 8001da4:	2200      	movs	r2, #0
 8001da6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8001da8:	68fb      	ldr	r3, [r7, #12]
 8001daa:	687a      	ldr	r2, [r7, #4]
 8001dac:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8001dae:	68fb      	ldr	r3, [r7, #12]
 8001db0:	893a      	ldrh	r2, [r7, #8]
 8001db2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8001db4:	68fb      	ldr	r3, [r7, #12]
 8001db6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001db8:	b29a      	uxth	r2, r3
 8001dba:	68fb      	ldr	r3, [r7, #12]
 8001dbc:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001dbe:	68fb      	ldr	r3, [r7, #12]
 8001dc0:	4a50      	ldr	r2, [pc, #320]	@ (8001f04 <HAL_I2C_Master_Transmit+0x1f8>)
 8001dc2:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8001dc4:	8979      	ldrh	r1, [r7, #10]
 8001dc6:	697b      	ldr	r3, [r7, #20]
 8001dc8:	6a3a      	ldr	r2, [r7, #32]
 8001dca:	68f8      	ldr	r0, [r7, #12]
 8001dcc:	f000 f89c 	bl	8001f08 <I2C_MasterRequestWrite>
 8001dd0:	4603      	mov	r3, r0
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d001      	beq.n	8001dda <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8001dd6:	2301      	movs	r3, #1
 8001dd8:	e08d      	b.n	8001ef6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001dda:	2300      	movs	r3, #0
 8001ddc:	613b      	str	r3, [r7, #16]
 8001dde:	68fb      	ldr	r3, [r7, #12]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	695b      	ldr	r3, [r3, #20]
 8001de4:	613b      	str	r3, [r7, #16]
 8001de6:	68fb      	ldr	r3, [r7, #12]
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	699b      	ldr	r3, [r3, #24]
 8001dec:	613b      	str	r3, [r7, #16]
 8001dee:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8001df0:	e066      	b.n	8001ec0 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001df2:	697a      	ldr	r2, [r7, #20]
 8001df4:	6a39      	ldr	r1, [r7, #32]
 8001df6:	68f8      	ldr	r0, [r7, #12]
 8001df8:	f000 fa22 	bl	8002240 <I2C_WaitOnTXEFlagUntilTimeout>
 8001dfc:	4603      	mov	r3, r0
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d00d      	beq.n	8001e1e <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001e02:	68fb      	ldr	r3, [r7, #12]
 8001e04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e06:	2b04      	cmp	r3, #4
 8001e08:	d107      	bne.n	8001e1a <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001e0a:	68fb      	ldr	r3, [r7, #12]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	681a      	ldr	r2, [r3, #0]
 8001e10:	68fb      	ldr	r3, [r7, #12]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001e18:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8001e1a:	2301      	movs	r3, #1
 8001e1c:	e06b      	b.n	8001ef6 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001e1e:	68fb      	ldr	r3, [r7, #12]
 8001e20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e22:	781a      	ldrb	r2, [r3, #0]
 8001e24:	68fb      	ldr	r3, [r7, #12]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001e2a:	68fb      	ldr	r3, [r7, #12]
 8001e2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e2e:	1c5a      	adds	r2, r3, #1
 8001e30:	68fb      	ldr	r3, [r7, #12]
 8001e32:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8001e34:	68fb      	ldr	r3, [r7, #12]
 8001e36:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001e38:	b29b      	uxth	r3, r3
 8001e3a:	3b01      	subs	r3, #1
 8001e3c:	b29a      	uxth	r2, r3
 8001e3e:	68fb      	ldr	r3, [r7, #12]
 8001e40:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8001e42:	68fb      	ldr	r3, [r7, #12]
 8001e44:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001e46:	3b01      	subs	r3, #1
 8001e48:	b29a      	uxth	r2, r3
 8001e4a:	68fb      	ldr	r3, [r7, #12]
 8001e4c:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8001e4e:	68fb      	ldr	r3, [r7, #12]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	695b      	ldr	r3, [r3, #20]
 8001e54:	f003 0304 	and.w	r3, r3, #4
 8001e58:	2b04      	cmp	r3, #4
 8001e5a:	d11b      	bne.n	8001e94 <HAL_I2C_Master_Transmit+0x188>
 8001e5c:	68fb      	ldr	r3, [r7, #12]
 8001e5e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d017      	beq.n	8001e94 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001e64:	68fb      	ldr	r3, [r7, #12]
 8001e66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e68:	781a      	ldrb	r2, [r3, #0]
 8001e6a:	68fb      	ldr	r3, [r7, #12]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8001e70:	68fb      	ldr	r3, [r7, #12]
 8001e72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e74:	1c5a      	adds	r2, r3, #1
 8001e76:	68fb      	ldr	r3, [r7, #12]
 8001e78:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8001e7a:	68fb      	ldr	r3, [r7, #12]
 8001e7c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001e7e:	b29b      	uxth	r3, r3
 8001e80:	3b01      	subs	r3, #1
 8001e82:	b29a      	uxth	r2, r3
 8001e84:	68fb      	ldr	r3, [r7, #12]
 8001e86:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001e8c:	3b01      	subs	r3, #1
 8001e8e:	b29a      	uxth	r2, r3
 8001e90:	68fb      	ldr	r3, [r7, #12]
 8001e92:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001e94:	697a      	ldr	r2, [r7, #20]
 8001e96:	6a39      	ldr	r1, [r7, #32]
 8001e98:	68f8      	ldr	r0, [r7, #12]
 8001e9a:	f000 fa19 	bl	80022d0 <I2C_WaitOnBTFFlagUntilTimeout>
 8001e9e:	4603      	mov	r3, r0
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d00d      	beq.n	8001ec0 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001ea4:	68fb      	ldr	r3, [r7, #12]
 8001ea6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ea8:	2b04      	cmp	r3, #4
 8001eaa:	d107      	bne.n	8001ebc <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001eac:	68fb      	ldr	r3, [r7, #12]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	681a      	ldr	r2, [r3, #0]
 8001eb2:	68fb      	ldr	r3, [r7, #12]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001eba:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8001ebc:	2301      	movs	r3, #1
 8001ebe:	e01a      	b.n	8001ef6 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8001ec0:	68fb      	ldr	r3, [r7, #12]
 8001ec2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d194      	bne.n	8001df2 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001ec8:	68fb      	ldr	r3, [r7, #12]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	681a      	ldr	r2, [r3, #0]
 8001ece:	68fb      	ldr	r3, [r7, #12]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001ed6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001ed8:	68fb      	ldr	r3, [r7, #12]
 8001eda:	2220      	movs	r2, #32
 8001edc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	2200      	movs	r2, #0
 8001ee4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001ee8:	68fb      	ldr	r3, [r7, #12]
 8001eea:	2200      	movs	r2, #0
 8001eec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8001ef0:	2300      	movs	r3, #0
 8001ef2:	e000      	b.n	8001ef6 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8001ef4:	2302      	movs	r3, #2
  }
}
 8001ef6:	4618      	mov	r0, r3
 8001ef8:	3718      	adds	r7, #24
 8001efa:	46bd      	mov	sp, r7
 8001efc:	bd80      	pop	{r7, pc}
 8001efe:	bf00      	nop
 8001f00:	00100002 	.word	0x00100002
 8001f04:	ffff0000 	.word	0xffff0000

08001f08 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8001f08:	b580      	push	{r7, lr}
 8001f0a:	b088      	sub	sp, #32
 8001f0c:	af02      	add	r7, sp, #8
 8001f0e:	60f8      	str	r0, [r7, #12]
 8001f10:	607a      	str	r2, [r7, #4]
 8001f12:	603b      	str	r3, [r7, #0]
 8001f14:	460b      	mov	r3, r1
 8001f16:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8001f18:	68fb      	ldr	r3, [r7, #12]
 8001f1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f1c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8001f1e:	697b      	ldr	r3, [r7, #20]
 8001f20:	2b08      	cmp	r3, #8
 8001f22:	d006      	beq.n	8001f32 <I2C_MasterRequestWrite+0x2a>
 8001f24:	697b      	ldr	r3, [r7, #20]
 8001f26:	2b01      	cmp	r3, #1
 8001f28:	d003      	beq.n	8001f32 <I2C_MasterRequestWrite+0x2a>
 8001f2a:	697b      	ldr	r3, [r7, #20]
 8001f2c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8001f30:	d108      	bne.n	8001f44 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001f32:	68fb      	ldr	r3, [r7, #12]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	681a      	ldr	r2, [r3, #0]
 8001f38:	68fb      	ldr	r3, [r7, #12]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001f40:	601a      	str	r2, [r3, #0]
 8001f42:	e00b      	b.n	8001f5c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8001f44:	68fb      	ldr	r3, [r7, #12]
 8001f46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f48:	2b12      	cmp	r3, #18
 8001f4a:	d107      	bne.n	8001f5c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	681a      	ldr	r2, [r3, #0]
 8001f52:	68fb      	ldr	r3, [r7, #12]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001f5a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001f5c:	683b      	ldr	r3, [r7, #0]
 8001f5e:	9300      	str	r3, [sp, #0]
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	2200      	movs	r2, #0
 8001f64:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8001f68:	68f8      	ldr	r0, [r7, #12]
 8001f6a:	f000 f84f 	bl	800200c <I2C_WaitOnFlagUntilTimeout>
 8001f6e:	4603      	mov	r3, r0
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d00d      	beq.n	8001f90 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8001f74:	68fb      	ldr	r3, [r7, #12]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f7e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001f82:	d103      	bne.n	8001f8c <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8001f84:	68fb      	ldr	r3, [r7, #12]
 8001f86:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001f8a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8001f8c:	2303      	movs	r3, #3
 8001f8e:	e035      	b.n	8001ffc <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001f90:	68fb      	ldr	r3, [r7, #12]
 8001f92:	691b      	ldr	r3, [r3, #16]
 8001f94:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8001f98:	d108      	bne.n	8001fac <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8001f9a:	897b      	ldrh	r3, [r7, #10]
 8001f9c:	b2db      	uxtb	r3, r3
 8001f9e:	461a      	mov	r2, r3
 8001fa0:	68fb      	ldr	r3, [r7, #12]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8001fa8:	611a      	str	r2, [r3, #16]
 8001faa:	e01b      	b.n	8001fe4 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8001fac:	897b      	ldrh	r3, [r7, #10]
 8001fae:	11db      	asrs	r3, r3, #7
 8001fb0:	b2db      	uxtb	r3, r3
 8001fb2:	f003 0306 	and.w	r3, r3, #6
 8001fb6:	b2db      	uxtb	r3, r3
 8001fb8:	f063 030f 	orn	r3, r3, #15
 8001fbc:	b2da      	uxtb	r2, r3
 8001fbe:	68fb      	ldr	r3, [r7, #12]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8001fc4:	683b      	ldr	r3, [r7, #0]
 8001fc6:	687a      	ldr	r2, [r7, #4]
 8001fc8:	490e      	ldr	r1, [pc, #56]	@ (8002004 <I2C_MasterRequestWrite+0xfc>)
 8001fca:	68f8      	ldr	r0, [r7, #12]
 8001fcc:	f000 f898 	bl	8002100 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001fd0:	4603      	mov	r3, r0
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d001      	beq.n	8001fda <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8001fd6:	2301      	movs	r3, #1
 8001fd8:	e010      	b.n	8001ffc <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8001fda:	897b      	ldrh	r3, [r7, #10]
 8001fdc:	b2da      	uxtb	r2, r3
 8001fde:	68fb      	ldr	r3, [r7, #12]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8001fe4:	683b      	ldr	r3, [r7, #0]
 8001fe6:	687a      	ldr	r2, [r7, #4]
 8001fe8:	4907      	ldr	r1, [pc, #28]	@ (8002008 <I2C_MasterRequestWrite+0x100>)
 8001fea:	68f8      	ldr	r0, [r7, #12]
 8001fec:	f000 f888 	bl	8002100 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001ff0:	4603      	mov	r3, r0
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d001      	beq.n	8001ffa <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8001ff6:	2301      	movs	r3, #1
 8001ff8:	e000      	b.n	8001ffc <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8001ffa:	2300      	movs	r3, #0
}
 8001ffc:	4618      	mov	r0, r3
 8001ffe:	3718      	adds	r7, #24
 8002000:	46bd      	mov	sp, r7
 8002002:	bd80      	pop	{r7, pc}
 8002004:	00010008 	.word	0x00010008
 8002008:	00010002 	.word	0x00010002

0800200c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800200c:	b580      	push	{r7, lr}
 800200e:	b084      	sub	sp, #16
 8002010:	af00      	add	r7, sp, #0
 8002012:	60f8      	str	r0, [r7, #12]
 8002014:	60b9      	str	r1, [r7, #8]
 8002016:	603b      	str	r3, [r7, #0]
 8002018:	4613      	mov	r3, r2
 800201a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800201c:	e048      	b.n	80020b0 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800201e:	683b      	ldr	r3, [r7, #0]
 8002020:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002024:	d044      	beq.n	80020b0 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002026:	f7ff fa79 	bl	800151c <HAL_GetTick>
 800202a:	4602      	mov	r2, r0
 800202c:	69bb      	ldr	r3, [r7, #24]
 800202e:	1ad3      	subs	r3, r2, r3
 8002030:	683a      	ldr	r2, [r7, #0]
 8002032:	429a      	cmp	r2, r3
 8002034:	d302      	bcc.n	800203c <I2C_WaitOnFlagUntilTimeout+0x30>
 8002036:	683b      	ldr	r3, [r7, #0]
 8002038:	2b00      	cmp	r3, #0
 800203a:	d139      	bne.n	80020b0 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800203c:	68bb      	ldr	r3, [r7, #8]
 800203e:	0c1b      	lsrs	r3, r3, #16
 8002040:	b2db      	uxtb	r3, r3
 8002042:	2b01      	cmp	r3, #1
 8002044:	d10d      	bne.n	8002062 <I2C_WaitOnFlagUntilTimeout+0x56>
 8002046:	68fb      	ldr	r3, [r7, #12]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	695b      	ldr	r3, [r3, #20]
 800204c:	43da      	mvns	r2, r3
 800204e:	68bb      	ldr	r3, [r7, #8]
 8002050:	4013      	ands	r3, r2
 8002052:	b29b      	uxth	r3, r3
 8002054:	2b00      	cmp	r3, #0
 8002056:	bf0c      	ite	eq
 8002058:	2301      	moveq	r3, #1
 800205a:	2300      	movne	r3, #0
 800205c:	b2db      	uxtb	r3, r3
 800205e:	461a      	mov	r2, r3
 8002060:	e00c      	b.n	800207c <I2C_WaitOnFlagUntilTimeout+0x70>
 8002062:	68fb      	ldr	r3, [r7, #12]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	699b      	ldr	r3, [r3, #24]
 8002068:	43da      	mvns	r2, r3
 800206a:	68bb      	ldr	r3, [r7, #8]
 800206c:	4013      	ands	r3, r2
 800206e:	b29b      	uxth	r3, r3
 8002070:	2b00      	cmp	r3, #0
 8002072:	bf0c      	ite	eq
 8002074:	2301      	moveq	r3, #1
 8002076:	2300      	movne	r3, #0
 8002078:	b2db      	uxtb	r3, r3
 800207a:	461a      	mov	r2, r3
 800207c:	79fb      	ldrb	r3, [r7, #7]
 800207e:	429a      	cmp	r2, r3
 8002080:	d116      	bne.n	80020b0 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8002082:	68fb      	ldr	r3, [r7, #12]
 8002084:	2200      	movs	r2, #0
 8002086:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	2220      	movs	r2, #32
 800208c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002090:	68fb      	ldr	r3, [r7, #12]
 8002092:	2200      	movs	r2, #0
 8002094:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002098:	68fb      	ldr	r3, [r7, #12]
 800209a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800209c:	f043 0220 	orr.w	r2, r3, #32
 80020a0:	68fb      	ldr	r3, [r7, #12]
 80020a2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80020a4:	68fb      	ldr	r3, [r7, #12]
 80020a6:	2200      	movs	r2, #0
 80020a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80020ac:	2301      	movs	r3, #1
 80020ae:	e023      	b.n	80020f8 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80020b0:	68bb      	ldr	r3, [r7, #8]
 80020b2:	0c1b      	lsrs	r3, r3, #16
 80020b4:	b2db      	uxtb	r3, r3
 80020b6:	2b01      	cmp	r3, #1
 80020b8:	d10d      	bne.n	80020d6 <I2C_WaitOnFlagUntilTimeout+0xca>
 80020ba:	68fb      	ldr	r3, [r7, #12]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	695b      	ldr	r3, [r3, #20]
 80020c0:	43da      	mvns	r2, r3
 80020c2:	68bb      	ldr	r3, [r7, #8]
 80020c4:	4013      	ands	r3, r2
 80020c6:	b29b      	uxth	r3, r3
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	bf0c      	ite	eq
 80020cc:	2301      	moveq	r3, #1
 80020ce:	2300      	movne	r3, #0
 80020d0:	b2db      	uxtb	r3, r3
 80020d2:	461a      	mov	r2, r3
 80020d4:	e00c      	b.n	80020f0 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80020d6:	68fb      	ldr	r3, [r7, #12]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	699b      	ldr	r3, [r3, #24]
 80020dc:	43da      	mvns	r2, r3
 80020de:	68bb      	ldr	r3, [r7, #8]
 80020e0:	4013      	ands	r3, r2
 80020e2:	b29b      	uxth	r3, r3
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	bf0c      	ite	eq
 80020e8:	2301      	moveq	r3, #1
 80020ea:	2300      	movne	r3, #0
 80020ec:	b2db      	uxtb	r3, r3
 80020ee:	461a      	mov	r2, r3
 80020f0:	79fb      	ldrb	r3, [r7, #7]
 80020f2:	429a      	cmp	r2, r3
 80020f4:	d093      	beq.n	800201e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80020f6:	2300      	movs	r3, #0
}
 80020f8:	4618      	mov	r0, r3
 80020fa:	3710      	adds	r7, #16
 80020fc:	46bd      	mov	sp, r7
 80020fe:	bd80      	pop	{r7, pc}

08002100 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002100:	b580      	push	{r7, lr}
 8002102:	b084      	sub	sp, #16
 8002104:	af00      	add	r7, sp, #0
 8002106:	60f8      	str	r0, [r7, #12]
 8002108:	60b9      	str	r1, [r7, #8]
 800210a:	607a      	str	r2, [r7, #4]
 800210c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800210e:	e071      	b.n	80021f4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002110:	68fb      	ldr	r3, [r7, #12]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	695b      	ldr	r3, [r3, #20]
 8002116:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800211a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800211e:	d123      	bne.n	8002168 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002120:	68fb      	ldr	r3, [r7, #12]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	681a      	ldr	r2, [r3, #0]
 8002126:	68fb      	ldr	r3, [r7, #12]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800212e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002138:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	2200      	movs	r2, #0
 800213e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	2220      	movs	r2, #32
 8002144:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002148:	68fb      	ldr	r3, [r7, #12]
 800214a:	2200      	movs	r2, #0
 800214c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002154:	f043 0204 	orr.w	r2, r3, #4
 8002158:	68fb      	ldr	r3, [r7, #12]
 800215a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	2200      	movs	r2, #0
 8002160:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8002164:	2301      	movs	r3, #1
 8002166:	e067      	b.n	8002238 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800216e:	d041      	beq.n	80021f4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002170:	f7ff f9d4 	bl	800151c <HAL_GetTick>
 8002174:	4602      	mov	r2, r0
 8002176:	683b      	ldr	r3, [r7, #0]
 8002178:	1ad3      	subs	r3, r2, r3
 800217a:	687a      	ldr	r2, [r7, #4]
 800217c:	429a      	cmp	r2, r3
 800217e:	d302      	bcc.n	8002186 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	2b00      	cmp	r3, #0
 8002184:	d136      	bne.n	80021f4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8002186:	68bb      	ldr	r3, [r7, #8]
 8002188:	0c1b      	lsrs	r3, r3, #16
 800218a:	b2db      	uxtb	r3, r3
 800218c:	2b01      	cmp	r3, #1
 800218e:	d10c      	bne.n	80021aa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	695b      	ldr	r3, [r3, #20]
 8002196:	43da      	mvns	r2, r3
 8002198:	68bb      	ldr	r3, [r7, #8]
 800219a:	4013      	ands	r3, r2
 800219c:	b29b      	uxth	r3, r3
 800219e:	2b00      	cmp	r3, #0
 80021a0:	bf14      	ite	ne
 80021a2:	2301      	movne	r3, #1
 80021a4:	2300      	moveq	r3, #0
 80021a6:	b2db      	uxtb	r3, r3
 80021a8:	e00b      	b.n	80021c2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	699b      	ldr	r3, [r3, #24]
 80021b0:	43da      	mvns	r2, r3
 80021b2:	68bb      	ldr	r3, [r7, #8]
 80021b4:	4013      	ands	r3, r2
 80021b6:	b29b      	uxth	r3, r3
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	bf14      	ite	ne
 80021bc:	2301      	movne	r3, #1
 80021be:	2300      	moveq	r3, #0
 80021c0:	b2db      	uxtb	r3, r3
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d016      	beq.n	80021f4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	2200      	movs	r2, #0
 80021ca:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80021cc:	68fb      	ldr	r3, [r7, #12]
 80021ce:	2220      	movs	r2, #32
 80021d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80021d4:	68fb      	ldr	r3, [r7, #12]
 80021d6:	2200      	movs	r2, #0
 80021d8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021e0:	f043 0220 	orr.w	r2, r3, #32
 80021e4:	68fb      	ldr	r3, [r7, #12]
 80021e6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	2200      	movs	r2, #0
 80021ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80021f0:	2301      	movs	r3, #1
 80021f2:	e021      	b.n	8002238 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80021f4:	68bb      	ldr	r3, [r7, #8]
 80021f6:	0c1b      	lsrs	r3, r3, #16
 80021f8:	b2db      	uxtb	r3, r3
 80021fa:	2b01      	cmp	r3, #1
 80021fc:	d10c      	bne.n	8002218 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80021fe:	68fb      	ldr	r3, [r7, #12]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	695b      	ldr	r3, [r3, #20]
 8002204:	43da      	mvns	r2, r3
 8002206:	68bb      	ldr	r3, [r7, #8]
 8002208:	4013      	ands	r3, r2
 800220a:	b29b      	uxth	r3, r3
 800220c:	2b00      	cmp	r3, #0
 800220e:	bf14      	ite	ne
 8002210:	2301      	movne	r3, #1
 8002212:	2300      	moveq	r3, #0
 8002214:	b2db      	uxtb	r3, r3
 8002216:	e00b      	b.n	8002230 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	699b      	ldr	r3, [r3, #24]
 800221e:	43da      	mvns	r2, r3
 8002220:	68bb      	ldr	r3, [r7, #8]
 8002222:	4013      	ands	r3, r2
 8002224:	b29b      	uxth	r3, r3
 8002226:	2b00      	cmp	r3, #0
 8002228:	bf14      	ite	ne
 800222a:	2301      	movne	r3, #1
 800222c:	2300      	moveq	r3, #0
 800222e:	b2db      	uxtb	r3, r3
 8002230:	2b00      	cmp	r3, #0
 8002232:	f47f af6d 	bne.w	8002110 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8002236:	2300      	movs	r3, #0
}
 8002238:	4618      	mov	r0, r3
 800223a:	3710      	adds	r7, #16
 800223c:	46bd      	mov	sp, r7
 800223e:	bd80      	pop	{r7, pc}

08002240 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002240:	b580      	push	{r7, lr}
 8002242:	b084      	sub	sp, #16
 8002244:	af00      	add	r7, sp, #0
 8002246:	60f8      	str	r0, [r7, #12]
 8002248:	60b9      	str	r1, [r7, #8]
 800224a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800224c:	e034      	b.n	80022b8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800224e:	68f8      	ldr	r0, [r7, #12]
 8002250:	f000 f886 	bl	8002360 <I2C_IsAcknowledgeFailed>
 8002254:	4603      	mov	r3, r0
 8002256:	2b00      	cmp	r3, #0
 8002258:	d001      	beq.n	800225e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800225a:	2301      	movs	r3, #1
 800225c:	e034      	b.n	80022c8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800225e:	68bb      	ldr	r3, [r7, #8]
 8002260:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002264:	d028      	beq.n	80022b8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002266:	f7ff f959 	bl	800151c <HAL_GetTick>
 800226a:	4602      	mov	r2, r0
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	1ad3      	subs	r3, r2, r3
 8002270:	68ba      	ldr	r2, [r7, #8]
 8002272:	429a      	cmp	r2, r3
 8002274:	d302      	bcc.n	800227c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8002276:	68bb      	ldr	r3, [r7, #8]
 8002278:	2b00      	cmp	r3, #0
 800227a:	d11d      	bne.n	80022b8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	695b      	ldr	r3, [r3, #20]
 8002282:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002286:	2b80      	cmp	r3, #128	@ 0x80
 8002288:	d016      	beq.n	80022b8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800228a:	68fb      	ldr	r3, [r7, #12]
 800228c:	2200      	movs	r2, #0
 800228e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	2220      	movs	r2, #32
 8002294:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	2200      	movs	r2, #0
 800229c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80022a0:	68fb      	ldr	r3, [r7, #12]
 80022a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022a4:	f043 0220 	orr.w	r2, r3, #32
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	2200      	movs	r2, #0
 80022b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80022b4:	2301      	movs	r3, #1
 80022b6:	e007      	b.n	80022c8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80022b8:	68fb      	ldr	r3, [r7, #12]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	695b      	ldr	r3, [r3, #20]
 80022be:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80022c2:	2b80      	cmp	r3, #128	@ 0x80
 80022c4:	d1c3      	bne.n	800224e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80022c6:	2300      	movs	r3, #0
}
 80022c8:	4618      	mov	r0, r3
 80022ca:	3710      	adds	r7, #16
 80022cc:	46bd      	mov	sp, r7
 80022ce:	bd80      	pop	{r7, pc}

080022d0 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80022d0:	b580      	push	{r7, lr}
 80022d2:	b084      	sub	sp, #16
 80022d4:	af00      	add	r7, sp, #0
 80022d6:	60f8      	str	r0, [r7, #12]
 80022d8:	60b9      	str	r1, [r7, #8]
 80022da:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80022dc:	e034      	b.n	8002348 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80022de:	68f8      	ldr	r0, [r7, #12]
 80022e0:	f000 f83e 	bl	8002360 <I2C_IsAcknowledgeFailed>
 80022e4:	4603      	mov	r3, r0
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d001      	beq.n	80022ee <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80022ea:	2301      	movs	r3, #1
 80022ec:	e034      	b.n	8002358 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80022ee:	68bb      	ldr	r3, [r7, #8]
 80022f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80022f4:	d028      	beq.n	8002348 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80022f6:	f7ff f911 	bl	800151c <HAL_GetTick>
 80022fa:	4602      	mov	r2, r0
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	1ad3      	subs	r3, r2, r3
 8002300:	68ba      	ldr	r2, [r7, #8]
 8002302:	429a      	cmp	r2, r3
 8002304:	d302      	bcc.n	800230c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8002306:	68bb      	ldr	r3, [r7, #8]
 8002308:	2b00      	cmp	r3, #0
 800230a:	d11d      	bne.n	8002348 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	695b      	ldr	r3, [r3, #20]
 8002312:	f003 0304 	and.w	r3, r3, #4
 8002316:	2b04      	cmp	r3, #4
 8002318:	d016      	beq.n	8002348 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	2200      	movs	r2, #0
 800231e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	2220      	movs	r2, #32
 8002324:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	2200      	movs	r2, #0
 800232c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002334:	f043 0220 	orr.w	r2, r3, #32
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	2200      	movs	r2, #0
 8002340:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002344:	2301      	movs	r3, #1
 8002346:	e007      	b.n	8002358 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	695b      	ldr	r3, [r3, #20]
 800234e:	f003 0304 	and.w	r3, r3, #4
 8002352:	2b04      	cmp	r3, #4
 8002354:	d1c3      	bne.n	80022de <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002356:	2300      	movs	r3, #0
}
 8002358:	4618      	mov	r0, r3
 800235a:	3710      	adds	r7, #16
 800235c:	46bd      	mov	sp, r7
 800235e:	bd80      	pop	{r7, pc}

08002360 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002360:	b480      	push	{r7}
 8002362:	b083      	sub	sp, #12
 8002364:	af00      	add	r7, sp, #0
 8002366:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	695b      	ldr	r3, [r3, #20]
 800236e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002372:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002376:	d11b      	bne.n	80023b0 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002380:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	2200      	movs	r2, #0
 8002386:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	2220      	movs	r2, #32
 800238c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	2200      	movs	r2, #0
 8002394:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800239c:	f043 0204 	orr.w	r2, r3, #4
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	2200      	movs	r2, #0
 80023a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80023ac:	2301      	movs	r3, #1
 80023ae:	e000      	b.n	80023b2 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80023b0:	2300      	movs	r3, #0
}
 80023b2:	4618      	mov	r0, r3
 80023b4:	370c      	adds	r7, #12
 80023b6:	46bd      	mov	sp, r7
 80023b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023bc:	4770      	bx	lr
	...

080023c0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80023c0:	b580      	push	{r7, lr}
 80023c2:	b086      	sub	sp, #24
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d101      	bne.n	80023d2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80023ce:	2301      	movs	r3, #1
 80023d0:	e267      	b.n	80028a2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	f003 0301 	and.w	r3, r3, #1
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d075      	beq.n	80024ca <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80023de:	4b88      	ldr	r3, [pc, #544]	@ (8002600 <HAL_RCC_OscConfig+0x240>)
 80023e0:	689b      	ldr	r3, [r3, #8]
 80023e2:	f003 030c 	and.w	r3, r3, #12
 80023e6:	2b04      	cmp	r3, #4
 80023e8:	d00c      	beq.n	8002404 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80023ea:	4b85      	ldr	r3, [pc, #532]	@ (8002600 <HAL_RCC_OscConfig+0x240>)
 80023ec:	689b      	ldr	r3, [r3, #8]
 80023ee:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80023f2:	2b08      	cmp	r3, #8
 80023f4:	d112      	bne.n	800241c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80023f6:	4b82      	ldr	r3, [pc, #520]	@ (8002600 <HAL_RCC_OscConfig+0x240>)
 80023f8:	685b      	ldr	r3, [r3, #4]
 80023fa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80023fe:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002402:	d10b      	bne.n	800241c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002404:	4b7e      	ldr	r3, [pc, #504]	@ (8002600 <HAL_RCC_OscConfig+0x240>)
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800240c:	2b00      	cmp	r3, #0
 800240e:	d05b      	beq.n	80024c8 <HAL_RCC_OscConfig+0x108>
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	685b      	ldr	r3, [r3, #4]
 8002414:	2b00      	cmp	r3, #0
 8002416:	d157      	bne.n	80024c8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002418:	2301      	movs	r3, #1
 800241a:	e242      	b.n	80028a2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	685b      	ldr	r3, [r3, #4]
 8002420:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002424:	d106      	bne.n	8002434 <HAL_RCC_OscConfig+0x74>
 8002426:	4b76      	ldr	r3, [pc, #472]	@ (8002600 <HAL_RCC_OscConfig+0x240>)
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	4a75      	ldr	r2, [pc, #468]	@ (8002600 <HAL_RCC_OscConfig+0x240>)
 800242c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002430:	6013      	str	r3, [r2, #0]
 8002432:	e01d      	b.n	8002470 <HAL_RCC_OscConfig+0xb0>
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	685b      	ldr	r3, [r3, #4]
 8002438:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800243c:	d10c      	bne.n	8002458 <HAL_RCC_OscConfig+0x98>
 800243e:	4b70      	ldr	r3, [pc, #448]	@ (8002600 <HAL_RCC_OscConfig+0x240>)
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	4a6f      	ldr	r2, [pc, #444]	@ (8002600 <HAL_RCC_OscConfig+0x240>)
 8002444:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002448:	6013      	str	r3, [r2, #0]
 800244a:	4b6d      	ldr	r3, [pc, #436]	@ (8002600 <HAL_RCC_OscConfig+0x240>)
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	4a6c      	ldr	r2, [pc, #432]	@ (8002600 <HAL_RCC_OscConfig+0x240>)
 8002450:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002454:	6013      	str	r3, [r2, #0]
 8002456:	e00b      	b.n	8002470 <HAL_RCC_OscConfig+0xb0>
 8002458:	4b69      	ldr	r3, [pc, #420]	@ (8002600 <HAL_RCC_OscConfig+0x240>)
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	4a68      	ldr	r2, [pc, #416]	@ (8002600 <HAL_RCC_OscConfig+0x240>)
 800245e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002462:	6013      	str	r3, [r2, #0]
 8002464:	4b66      	ldr	r3, [pc, #408]	@ (8002600 <HAL_RCC_OscConfig+0x240>)
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	4a65      	ldr	r2, [pc, #404]	@ (8002600 <HAL_RCC_OscConfig+0x240>)
 800246a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800246e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	685b      	ldr	r3, [r3, #4]
 8002474:	2b00      	cmp	r3, #0
 8002476:	d013      	beq.n	80024a0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002478:	f7ff f850 	bl	800151c <HAL_GetTick>
 800247c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800247e:	e008      	b.n	8002492 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002480:	f7ff f84c 	bl	800151c <HAL_GetTick>
 8002484:	4602      	mov	r2, r0
 8002486:	693b      	ldr	r3, [r7, #16]
 8002488:	1ad3      	subs	r3, r2, r3
 800248a:	2b64      	cmp	r3, #100	@ 0x64
 800248c:	d901      	bls.n	8002492 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800248e:	2303      	movs	r3, #3
 8002490:	e207      	b.n	80028a2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002492:	4b5b      	ldr	r3, [pc, #364]	@ (8002600 <HAL_RCC_OscConfig+0x240>)
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800249a:	2b00      	cmp	r3, #0
 800249c:	d0f0      	beq.n	8002480 <HAL_RCC_OscConfig+0xc0>
 800249e:	e014      	b.n	80024ca <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024a0:	f7ff f83c 	bl	800151c <HAL_GetTick>
 80024a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80024a6:	e008      	b.n	80024ba <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80024a8:	f7ff f838 	bl	800151c <HAL_GetTick>
 80024ac:	4602      	mov	r2, r0
 80024ae:	693b      	ldr	r3, [r7, #16]
 80024b0:	1ad3      	subs	r3, r2, r3
 80024b2:	2b64      	cmp	r3, #100	@ 0x64
 80024b4:	d901      	bls.n	80024ba <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80024b6:	2303      	movs	r3, #3
 80024b8:	e1f3      	b.n	80028a2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80024ba:	4b51      	ldr	r3, [pc, #324]	@ (8002600 <HAL_RCC_OscConfig+0x240>)
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d1f0      	bne.n	80024a8 <HAL_RCC_OscConfig+0xe8>
 80024c6:	e000      	b.n	80024ca <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80024c8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	f003 0302 	and.w	r3, r3, #2
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d063      	beq.n	800259e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80024d6:	4b4a      	ldr	r3, [pc, #296]	@ (8002600 <HAL_RCC_OscConfig+0x240>)
 80024d8:	689b      	ldr	r3, [r3, #8]
 80024da:	f003 030c 	and.w	r3, r3, #12
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d00b      	beq.n	80024fa <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80024e2:	4b47      	ldr	r3, [pc, #284]	@ (8002600 <HAL_RCC_OscConfig+0x240>)
 80024e4:	689b      	ldr	r3, [r3, #8]
 80024e6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80024ea:	2b08      	cmp	r3, #8
 80024ec:	d11c      	bne.n	8002528 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80024ee:	4b44      	ldr	r3, [pc, #272]	@ (8002600 <HAL_RCC_OscConfig+0x240>)
 80024f0:	685b      	ldr	r3, [r3, #4]
 80024f2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d116      	bne.n	8002528 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80024fa:	4b41      	ldr	r3, [pc, #260]	@ (8002600 <HAL_RCC_OscConfig+0x240>)
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	f003 0302 	and.w	r3, r3, #2
 8002502:	2b00      	cmp	r3, #0
 8002504:	d005      	beq.n	8002512 <HAL_RCC_OscConfig+0x152>
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	68db      	ldr	r3, [r3, #12]
 800250a:	2b01      	cmp	r3, #1
 800250c:	d001      	beq.n	8002512 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800250e:	2301      	movs	r3, #1
 8002510:	e1c7      	b.n	80028a2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002512:	4b3b      	ldr	r3, [pc, #236]	@ (8002600 <HAL_RCC_OscConfig+0x240>)
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	691b      	ldr	r3, [r3, #16]
 800251e:	00db      	lsls	r3, r3, #3
 8002520:	4937      	ldr	r1, [pc, #220]	@ (8002600 <HAL_RCC_OscConfig+0x240>)
 8002522:	4313      	orrs	r3, r2
 8002524:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002526:	e03a      	b.n	800259e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	68db      	ldr	r3, [r3, #12]
 800252c:	2b00      	cmp	r3, #0
 800252e:	d020      	beq.n	8002572 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002530:	4b34      	ldr	r3, [pc, #208]	@ (8002604 <HAL_RCC_OscConfig+0x244>)
 8002532:	2201      	movs	r2, #1
 8002534:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002536:	f7fe fff1 	bl	800151c <HAL_GetTick>
 800253a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800253c:	e008      	b.n	8002550 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800253e:	f7fe ffed 	bl	800151c <HAL_GetTick>
 8002542:	4602      	mov	r2, r0
 8002544:	693b      	ldr	r3, [r7, #16]
 8002546:	1ad3      	subs	r3, r2, r3
 8002548:	2b02      	cmp	r3, #2
 800254a:	d901      	bls.n	8002550 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800254c:	2303      	movs	r3, #3
 800254e:	e1a8      	b.n	80028a2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002550:	4b2b      	ldr	r3, [pc, #172]	@ (8002600 <HAL_RCC_OscConfig+0x240>)
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	f003 0302 	and.w	r3, r3, #2
 8002558:	2b00      	cmp	r3, #0
 800255a:	d0f0      	beq.n	800253e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800255c:	4b28      	ldr	r3, [pc, #160]	@ (8002600 <HAL_RCC_OscConfig+0x240>)
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	691b      	ldr	r3, [r3, #16]
 8002568:	00db      	lsls	r3, r3, #3
 800256a:	4925      	ldr	r1, [pc, #148]	@ (8002600 <HAL_RCC_OscConfig+0x240>)
 800256c:	4313      	orrs	r3, r2
 800256e:	600b      	str	r3, [r1, #0]
 8002570:	e015      	b.n	800259e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002572:	4b24      	ldr	r3, [pc, #144]	@ (8002604 <HAL_RCC_OscConfig+0x244>)
 8002574:	2200      	movs	r2, #0
 8002576:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002578:	f7fe ffd0 	bl	800151c <HAL_GetTick>
 800257c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800257e:	e008      	b.n	8002592 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002580:	f7fe ffcc 	bl	800151c <HAL_GetTick>
 8002584:	4602      	mov	r2, r0
 8002586:	693b      	ldr	r3, [r7, #16]
 8002588:	1ad3      	subs	r3, r2, r3
 800258a:	2b02      	cmp	r3, #2
 800258c:	d901      	bls.n	8002592 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800258e:	2303      	movs	r3, #3
 8002590:	e187      	b.n	80028a2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002592:	4b1b      	ldr	r3, [pc, #108]	@ (8002600 <HAL_RCC_OscConfig+0x240>)
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	f003 0302 	and.w	r3, r3, #2
 800259a:	2b00      	cmp	r3, #0
 800259c:	d1f0      	bne.n	8002580 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	f003 0308 	and.w	r3, r3, #8
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d036      	beq.n	8002618 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	695b      	ldr	r3, [r3, #20]
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d016      	beq.n	80025e0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80025b2:	4b15      	ldr	r3, [pc, #84]	@ (8002608 <HAL_RCC_OscConfig+0x248>)
 80025b4:	2201      	movs	r2, #1
 80025b6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80025b8:	f7fe ffb0 	bl	800151c <HAL_GetTick>
 80025bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80025be:	e008      	b.n	80025d2 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80025c0:	f7fe ffac 	bl	800151c <HAL_GetTick>
 80025c4:	4602      	mov	r2, r0
 80025c6:	693b      	ldr	r3, [r7, #16]
 80025c8:	1ad3      	subs	r3, r2, r3
 80025ca:	2b02      	cmp	r3, #2
 80025cc:	d901      	bls.n	80025d2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80025ce:	2303      	movs	r3, #3
 80025d0:	e167      	b.n	80028a2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80025d2:	4b0b      	ldr	r3, [pc, #44]	@ (8002600 <HAL_RCC_OscConfig+0x240>)
 80025d4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80025d6:	f003 0302 	and.w	r3, r3, #2
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d0f0      	beq.n	80025c0 <HAL_RCC_OscConfig+0x200>
 80025de:	e01b      	b.n	8002618 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80025e0:	4b09      	ldr	r3, [pc, #36]	@ (8002608 <HAL_RCC_OscConfig+0x248>)
 80025e2:	2200      	movs	r2, #0
 80025e4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80025e6:	f7fe ff99 	bl	800151c <HAL_GetTick>
 80025ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80025ec:	e00e      	b.n	800260c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80025ee:	f7fe ff95 	bl	800151c <HAL_GetTick>
 80025f2:	4602      	mov	r2, r0
 80025f4:	693b      	ldr	r3, [r7, #16]
 80025f6:	1ad3      	subs	r3, r2, r3
 80025f8:	2b02      	cmp	r3, #2
 80025fa:	d907      	bls.n	800260c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80025fc:	2303      	movs	r3, #3
 80025fe:	e150      	b.n	80028a2 <HAL_RCC_OscConfig+0x4e2>
 8002600:	40023800 	.word	0x40023800
 8002604:	42470000 	.word	0x42470000
 8002608:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800260c:	4b88      	ldr	r3, [pc, #544]	@ (8002830 <HAL_RCC_OscConfig+0x470>)
 800260e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002610:	f003 0302 	and.w	r3, r3, #2
 8002614:	2b00      	cmp	r3, #0
 8002616:	d1ea      	bne.n	80025ee <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	f003 0304 	and.w	r3, r3, #4
 8002620:	2b00      	cmp	r3, #0
 8002622:	f000 8097 	beq.w	8002754 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002626:	2300      	movs	r3, #0
 8002628:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800262a:	4b81      	ldr	r3, [pc, #516]	@ (8002830 <HAL_RCC_OscConfig+0x470>)
 800262c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800262e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002632:	2b00      	cmp	r3, #0
 8002634:	d10f      	bne.n	8002656 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002636:	2300      	movs	r3, #0
 8002638:	60bb      	str	r3, [r7, #8]
 800263a:	4b7d      	ldr	r3, [pc, #500]	@ (8002830 <HAL_RCC_OscConfig+0x470>)
 800263c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800263e:	4a7c      	ldr	r2, [pc, #496]	@ (8002830 <HAL_RCC_OscConfig+0x470>)
 8002640:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002644:	6413      	str	r3, [r2, #64]	@ 0x40
 8002646:	4b7a      	ldr	r3, [pc, #488]	@ (8002830 <HAL_RCC_OscConfig+0x470>)
 8002648:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800264a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800264e:	60bb      	str	r3, [r7, #8]
 8002650:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002652:	2301      	movs	r3, #1
 8002654:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002656:	4b77      	ldr	r3, [pc, #476]	@ (8002834 <HAL_RCC_OscConfig+0x474>)
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800265e:	2b00      	cmp	r3, #0
 8002660:	d118      	bne.n	8002694 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002662:	4b74      	ldr	r3, [pc, #464]	@ (8002834 <HAL_RCC_OscConfig+0x474>)
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	4a73      	ldr	r2, [pc, #460]	@ (8002834 <HAL_RCC_OscConfig+0x474>)
 8002668:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800266c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800266e:	f7fe ff55 	bl	800151c <HAL_GetTick>
 8002672:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002674:	e008      	b.n	8002688 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002676:	f7fe ff51 	bl	800151c <HAL_GetTick>
 800267a:	4602      	mov	r2, r0
 800267c:	693b      	ldr	r3, [r7, #16]
 800267e:	1ad3      	subs	r3, r2, r3
 8002680:	2b02      	cmp	r3, #2
 8002682:	d901      	bls.n	8002688 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002684:	2303      	movs	r3, #3
 8002686:	e10c      	b.n	80028a2 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002688:	4b6a      	ldr	r3, [pc, #424]	@ (8002834 <HAL_RCC_OscConfig+0x474>)
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002690:	2b00      	cmp	r3, #0
 8002692:	d0f0      	beq.n	8002676 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	689b      	ldr	r3, [r3, #8]
 8002698:	2b01      	cmp	r3, #1
 800269a:	d106      	bne.n	80026aa <HAL_RCC_OscConfig+0x2ea>
 800269c:	4b64      	ldr	r3, [pc, #400]	@ (8002830 <HAL_RCC_OscConfig+0x470>)
 800269e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80026a0:	4a63      	ldr	r2, [pc, #396]	@ (8002830 <HAL_RCC_OscConfig+0x470>)
 80026a2:	f043 0301 	orr.w	r3, r3, #1
 80026a6:	6713      	str	r3, [r2, #112]	@ 0x70
 80026a8:	e01c      	b.n	80026e4 <HAL_RCC_OscConfig+0x324>
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	689b      	ldr	r3, [r3, #8]
 80026ae:	2b05      	cmp	r3, #5
 80026b0:	d10c      	bne.n	80026cc <HAL_RCC_OscConfig+0x30c>
 80026b2:	4b5f      	ldr	r3, [pc, #380]	@ (8002830 <HAL_RCC_OscConfig+0x470>)
 80026b4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80026b6:	4a5e      	ldr	r2, [pc, #376]	@ (8002830 <HAL_RCC_OscConfig+0x470>)
 80026b8:	f043 0304 	orr.w	r3, r3, #4
 80026bc:	6713      	str	r3, [r2, #112]	@ 0x70
 80026be:	4b5c      	ldr	r3, [pc, #368]	@ (8002830 <HAL_RCC_OscConfig+0x470>)
 80026c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80026c2:	4a5b      	ldr	r2, [pc, #364]	@ (8002830 <HAL_RCC_OscConfig+0x470>)
 80026c4:	f043 0301 	orr.w	r3, r3, #1
 80026c8:	6713      	str	r3, [r2, #112]	@ 0x70
 80026ca:	e00b      	b.n	80026e4 <HAL_RCC_OscConfig+0x324>
 80026cc:	4b58      	ldr	r3, [pc, #352]	@ (8002830 <HAL_RCC_OscConfig+0x470>)
 80026ce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80026d0:	4a57      	ldr	r2, [pc, #348]	@ (8002830 <HAL_RCC_OscConfig+0x470>)
 80026d2:	f023 0301 	bic.w	r3, r3, #1
 80026d6:	6713      	str	r3, [r2, #112]	@ 0x70
 80026d8:	4b55      	ldr	r3, [pc, #340]	@ (8002830 <HAL_RCC_OscConfig+0x470>)
 80026da:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80026dc:	4a54      	ldr	r2, [pc, #336]	@ (8002830 <HAL_RCC_OscConfig+0x470>)
 80026de:	f023 0304 	bic.w	r3, r3, #4
 80026e2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	689b      	ldr	r3, [r3, #8]
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d015      	beq.n	8002718 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80026ec:	f7fe ff16 	bl	800151c <HAL_GetTick>
 80026f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80026f2:	e00a      	b.n	800270a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80026f4:	f7fe ff12 	bl	800151c <HAL_GetTick>
 80026f8:	4602      	mov	r2, r0
 80026fa:	693b      	ldr	r3, [r7, #16]
 80026fc:	1ad3      	subs	r3, r2, r3
 80026fe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002702:	4293      	cmp	r3, r2
 8002704:	d901      	bls.n	800270a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002706:	2303      	movs	r3, #3
 8002708:	e0cb      	b.n	80028a2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800270a:	4b49      	ldr	r3, [pc, #292]	@ (8002830 <HAL_RCC_OscConfig+0x470>)
 800270c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800270e:	f003 0302 	and.w	r3, r3, #2
 8002712:	2b00      	cmp	r3, #0
 8002714:	d0ee      	beq.n	80026f4 <HAL_RCC_OscConfig+0x334>
 8002716:	e014      	b.n	8002742 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002718:	f7fe ff00 	bl	800151c <HAL_GetTick>
 800271c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800271e:	e00a      	b.n	8002736 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002720:	f7fe fefc 	bl	800151c <HAL_GetTick>
 8002724:	4602      	mov	r2, r0
 8002726:	693b      	ldr	r3, [r7, #16]
 8002728:	1ad3      	subs	r3, r2, r3
 800272a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800272e:	4293      	cmp	r3, r2
 8002730:	d901      	bls.n	8002736 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002732:	2303      	movs	r3, #3
 8002734:	e0b5      	b.n	80028a2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002736:	4b3e      	ldr	r3, [pc, #248]	@ (8002830 <HAL_RCC_OscConfig+0x470>)
 8002738:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800273a:	f003 0302 	and.w	r3, r3, #2
 800273e:	2b00      	cmp	r3, #0
 8002740:	d1ee      	bne.n	8002720 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002742:	7dfb      	ldrb	r3, [r7, #23]
 8002744:	2b01      	cmp	r3, #1
 8002746:	d105      	bne.n	8002754 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002748:	4b39      	ldr	r3, [pc, #228]	@ (8002830 <HAL_RCC_OscConfig+0x470>)
 800274a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800274c:	4a38      	ldr	r2, [pc, #224]	@ (8002830 <HAL_RCC_OscConfig+0x470>)
 800274e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002752:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	699b      	ldr	r3, [r3, #24]
 8002758:	2b00      	cmp	r3, #0
 800275a:	f000 80a1 	beq.w	80028a0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800275e:	4b34      	ldr	r3, [pc, #208]	@ (8002830 <HAL_RCC_OscConfig+0x470>)
 8002760:	689b      	ldr	r3, [r3, #8]
 8002762:	f003 030c 	and.w	r3, r3, #12
 8002766:	2b08      	cmp	r3, #8
 8002768:	d05c      	beq.n	8002824 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	699b      	ldr	r3, [r3, #24]
 800276e:	2b02      	cmp	r3, #2
 8002770:	d141      	bne.n	80027f6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002772:	4b31      	ldr	r3, [pc, #196]	@ (8002838 <HAL_RCC_OscConfig+0x478>)
 8002774:	2200      	movs	r2, #0
 8002776:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002778:	f7fe fed0 	bl	800151c <HAL_GetTick>
 800277c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800277e:	e008      	b.n	8002792 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002780:	f7fe fecc 	bl	800151c <HAL_GetTick>
 8002784:	4602      	mov	r2, r0
 8002786:	693b      	ldr	r3, [r7, #16]
 8002788:	1ad3      	subs	r3, r2, r3
 800278a:	2b02      	cmp	r3, #2
 800278c:	d901      	bls.n	8002792 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800278e:	2303      	movs	r3, #3
 8002790:	e087      	b.n	80028a2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002792:	4b27      	ldr	r3, [pc, #156]	@ (8002830 <HAL_RCC_OscConfig+0x470>)
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800279a:	2b00      	cmp	r3, #0
 800279c:	d1f0      	bne.n	8002780 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	69da      	ldr	r2, [r3, #28]
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	6a1b      	ldr	r3, [r3, #32]
 80027a6:	431a      	orrs	r2, r3
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027ac:	019b      	lsls	r3, r3, #6
 80027ae:	431a      	orrs	r2, r3
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027b4:	085b      	lsrs	r3, r3, #1
 80027b6:	3b01      	subs	r3, #1
 80027b8:	041b      	lsls	r3, r3, #16
 80027ba:	431a      	orrs	r2, r3
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027c0:	061b      	lsls	r3, r3, #24
 80027c2:	491b      	ldr	r1, [pc, #108]	@ (8002830 <HAL_RCC_OscConfig+0x470>)
 80027c4:	4313      	orrs	r3, r2
 80027c6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80027c8:	4b1b      	ldr	r3, [pc, #108]	@ (8002838 <HAL_RCC_OscConfig+0x478>)
 80027ca:	2201      	movs	r2, #1
 80027cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027ce:	f7fe fea5 	bl	800151c <HAL_GetTick>
 80027d2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80027d4:	e008      	b.n	80027e8 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80027d6:	f7fe fea1 	bl	800151c <HAL_GetTick>
 80027da:	4602      	mov	r2, r0
 80027dc:	693b      	ldr	r3, [r7, #16]
 80027de:	1ad3      	subs	r3, r2, r3
 80027e0:	2b02      	cmp	r3, #2
 80027e2:	d901      	bls.n	80027e8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80027e4:	2303      	movs	r3, #3
 80027e6:	e05c      	b.n	80028a2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80027e8:	4b11      	ldr	r3, [pc, #68]	@ (8002830 <HAL_RCC_OscConfig+0x470>)
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d0f0      	beq.n	80027d6 <HAL_RCC_OscConfig+0x416>
 80027f4:	e054      	b.n	80028a0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80027f6:	4b10      	ldr	r3, [pc, #64]	@ (8002838 <HAL_RCC_OscConfig+0x478>)
 80027f8:	2200      	movs	r2, #0
 80027fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027fc:	f7fe fe8e 	bl	800151c <HAL_GetTick>
 8002800:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002802:	e008      	b.n	8002816 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002804:	f7fe fe8a 	bl	800151c <HAL_GetTick>
 8002808:	4602      	mov	r2, r0
 800280a:	693b      	ldr	r3, [r7, #16]
 800280c:	1ad3      	subs	r3, r2, r3
 800280e:	2b02      	cmp	r3, #2
 8002810:	d901      	bls.n	8002816 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002812:	2303      	movs	r3, #3
 8002814:	e045      	b.n	80028a2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002816:	4b06      	ldr	r3, [pc, #24]	@ (8002830 <HAL_RCC_OscConfig+0x470>)
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800281e:	2b00      	cmp	r3, #0
 8002820:	d1f0      	bne.n	8002804 <HAL_RCC_OscConfig+0x444>
 8002822:	e03d      	b.n	80028a0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	699b      	ldr	r3, [r3, #24]
 8002828:	2b01      	cmp	r3, #1
 800282a:	d107      	bne.n	800283c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800282c:	2301      	movs	r3, #1
 800282e:	e038      	b.n	80028a2 <HAL_RCC_OscConfig+0x4e2>
 8002830:	40023800 	.word	0x40023800
 8002834:	40007000 	.word	0x40007000
 8002838:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800283c:	4b1b      	ldr	r3, [pc, #108]	@ (80028ac <HAL_RCC_OscConfig+0x4ec>)
 800283e:	685b      	ldr	r3, [r3, #4]
 8002840:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	699b      	ldr	r3, [r3, #24]
 8002846:	2b01      	cmp	r3, #1
 8002848:	d028      	beq.n	800289c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002854:	429a      	cmp	r2, r3
 8002856:	d121      	bne.n	800289c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002862:	429a      	cmp	r2, r3
 8002864:	d11a      	bne.n	800289c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002866:	68fa      	ldr	r2, [r7, #12]
 8002868:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800286c:	4013      	ands	r3, r2
 800286e:	687a      	ldr	r2, [r7, #4]
 8002870:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002872:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002874:	4293      	cmp	r3, r2
 8002876:	d111      	bne.n	800289c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002882:	085b      	lsrs	r3, r3, #1
 8002884:	3b01      	subs	r3, #1
 8002886:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002888:	429a      	cmp	r2, r3
 800288a:	d107      	bne.n	800289c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002896:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002898:	429a      	cmp	r2, r3
 800289a:	d001      	beq.n	80028a0 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800289c:	2301      	movs	r3, #1
 800289e:	e000      	b.n	80028a2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80028a0:	2300      	movs	r3, #0
}
 80028a2:	4618      	mov	r0, r3
 80028a4:	3718      	adds	r7, #24
 80028a6:	46bd      	mov	sp, r7
 80028a8:	bd80      	pop	{r7, pc}
 80028aa:	bf00      	nop
 80028ac:	40023800 	.word	0x40023800

080028b0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80028b0:	b580      	push	{r7, lr}
 80028b2:	b084      	sub	sp, #16
 80028b4:	af00      	add	r7, sp, #0
 80028b6:	6078      	str	r0, [r7, #4]
 80028b8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d101      	bne.n	80028c4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80028c0:	2301      	movs	r3, #1
 80028c2:	e0cc      	b.n	8002a5e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80028c4:	4b68      	ldr	r3, [pc, #416]	@ (8002a68 <HAL_RCC_ClockConfig+0x1b8>)
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	f003 0307 	and.w	r3, r3, #7
 80028cc:	683a      	ldr	r2, [r7, #0]
 80028ce:	429a      	cmp	r2, r3
 80028d0:	d90c      	bls.n	80028ec <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80028d2:	4b65      	ldr	r3, [pc, #404]	@ (8002a68 <HAL_RCC_ClockConfig+0x1b8>)
 80028d4:	683a      	ldr	r2, [r7, #0]
 80028d6:	b2d2      	uxtb	r2, r2
 80028d8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80028da:	4b63      	ldr	r3, [pc, #396]	@ (8002a68 <HAL_RCC_ClockConfig+0x1b8>)
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	f003 0307 	and.w	r3, r3, #7
 80028e2:	683a      	ldr	r2, [r7, #0]
 80028e4:	429a      	cmp	r2, r3
 80028e6:	d001      	beq.n	80028ec <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80028e8:	2301      	movs	r3, #1
 80028ea:	e0b8      	b.n	8002a5e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	f003 0302 	and.w	r3, r3, #2
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d020      	beq.n	800293a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	f003 0304 	and.w	r3, r3, #4
 8002900:	2b00      	cmp	r3, #0
 8002902:	d005      	beq.n	8002910 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002904:	4b59      	ldr	r3, [pc, #356]	@ (8002a6c <HAL_RCC_ClockConfig+0x1bc>)
 8002906:	689b      	ldr	r3, [r3, #8]
 8002908:	4a58      	ldr	r2, [pc, #352]	@ (8002a6c <HAL_RCC_ClockConfig+0x1bc>)
 800290a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800290e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	f003 0308 	and.w	r3, r3, #8
 8002918:	2b00      	cmp	r3, #0
 800291a:	d005      	beq.n	8002928 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800291c:	4b53      	ldr	r3, [pc, #332]	@ (8002a6c <HAL_RCC_ClockConfig+0x1bc>)
 800291e:	689b      	ldr	r3, [r3, #8]
 8002920:	4a52      	ldr	r2, [pc, #328]	@ (8002a6c <HAL_RCC_ClockConfig+0x1bc>)
 8002922:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002926:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002928:	4b50      	ldr	r3, [pc, #320]	@ (8002a6c <HAL_RCC_ClockConfig+0x1bc>)
 800292a:	689b      	ldr	r3, [r3, #8]
 800292c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	689b      	ldr	r3, [r3, #8]
 8002934:	494d      	ldr	r1, [pc, #308]	@ (8002a6c <HAL_RCC_ClockConfig+0x1bc>)
 8002936:	4313      	orrs	r3, r2
 8002938:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	f003 0301 	and.w	r3, r3, #1
 8002942:	2b00      	cmp	r3, #0
 8002944:	d044      	beq.n	80029d0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	685b      	ldr	r3, [r3, #4]
 800294a:	2b01      	cmp	r3, #1
 800294c:	d107      	bne.n	800295e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800294e:	4b47      	ldr	r3, [pc, #284]	@ (8002a6c <HAL_RCC_ClockConfig+0x1bc>)
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002956:	2b00      	cmp	r3, #0
 8002958:	d119      	bne.n	800298e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800295a:	2301      	movs	r3, #1
 800295c:	e07f      	b.n	8002a5e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	685b      	ldr	r3, [r3, #4]
 8002962:	2b02      	cmp	r3, #2
 8002964:	d003      	beq.n	800296e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800296a:	2b03      	cmp	r3, #3
 800296c:	d107      	bne.n	800297e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800296e:	4b3f      	ldr	r3, [pc, #252]	@ (8002a6c <HAL_RCC_ClockConfig+0x1bc>)
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002976:	2b00      	cmp	r3, #0
 8002978:	d109      	bne.n	800298e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800297a:	2301      	movs	r3, #1
 800297c:	e06f      	b.n	8002a5e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800297e:	4b3b      	ldr	r3, [pc, #236]	@ (8002a6c <HAL_RCC_ClockConfig+0x1bc>)
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	f003 0302 	and.w	r3, r3, #2
 8002986:	2b00      	cmp	r3, #0
 8002988:	d101      	bne.n	800298e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800298a:	2301      	movs	r3, #1
 800298c:	e067      	b.n	8002a5e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800298e:	4b37      	ldr	r3, [pc, #220]	@ (8002a6c <HAL_RCC_ClockConfig+0x1bc>)
 8002990:	689b      	ldr	r3, [r3, #8]
 8002992:	f023 0203 	bic.w	r2, r3, #3
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	685b      	ldr	r3, [r3, #4]
 800299a:	4934      	ldr	r1, [pc, #208]	@ (8002a6c <HAL_RCC_ClockConfig+0x1bc>)
 800299c:	4313      	orrs	r3, r2
 800299e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80029a0:	f7fe fdbc 	bl	800151c <HAL_GetTick>
 80029a4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80029a6:	e00a      	b.n	80029be <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80029a8:	f7fe fdb8 	bl	800151c <HAL_GetTick>
 80029ac:	4602      	mov	r2, r0
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	1ad3      	subs	r3, r2, r3
 80029b2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80029b6:	4293      	cmp	r3, r2
 80029b8:	d901      	bls.n	80029be <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80029ba:	2303      	movs	r3, #3
 80029bc:	e04f      	b.n	8002a5e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80029be:	4b2b      	ldr	r3, [pc, #172]	@ (8002a6c <HAL_RCC_ClockConfig+0x1bc>)
 80029c0:	689b      	ldr	r3, [r3, #8]
 80029c2:	f003 020c 	and.w	r2, r3, #12
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	685b      	ldr	r3, [r3, #4]
 80029ca:	009b      	lsls	r3, r3, #2
 80029cc:	429a      	cmp	r2, r3
 80029ce:	d1eb      	bne.n	80029a8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80029d0:	4b25      	ldr	r3, [pc, #148]	@ (8002a68 <HAL_RCC_ClockConfig+0x1b8>)
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	f003 0307 	and.w	r3, r3, #7
 80029d8:	683a      	ldr	r2, [r7, #0]
 80029da:	429a      	cmp	r2, r3
 80029dc:	d20c      	bcs.n	80029f8 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80029de:	4b22      	ldr	r3, [pc, #136]	@ (8002a68 <HAL_RCC_ClockConfig+0x1b8>)
 80029e0:	683a      	ldr	r2, [r7, #0]
 80029e2:	b2d2      	uxtb	r2, r2
 80029e4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80029e6:	4b20      	ldr	r3, [pc, #128]	@ (8002a68 <HAL_RCC_ClockConfig+0x1b8>)
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	f003 0307 	and.w	r3, r3, #7
 80029ee:	683a      	ldr	r2, [r7, #0]
 80029f0:	429a      	cmp	r2, r3
 80029f2:	d001      	beq.n	80029f8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80029f4:	2301      	movs	r3, #1
 80029f6:	e032      	b.n	8002a5e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	f003 0304 	and.w	r3, r3, #4
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d008      	beq.n	8002a16 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002a04:	4b19      	ldr	r3, [pc, #100]	@ (8002a6c <HAL_RCC_ClockConfig+0x1bc>)
 8002a06:	689b      	ldr	r3, [r3, #8]
 8002a08:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	68db      	ldr	r3, [r3, #12]
 8002a10:	4916      	ldr	r1, [pc, #88]	@ (8002a6c <HAL_RCC_ClockConfig+0x1bc>)
 8002a12:	4313      	orrs	r3, r2
 8002a14:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	f003 0308 	and.w	r3, r3, #8
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d009      	beq.n	8002a36 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002a22:	4b12      	ldr	r3, [pc, #72]	@ (8002a6c <HAL_RCC_ClockConfig+0x1bc>)
 8002a24:	689b      	ldr	r3, [r3, #8]
 8002a26:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	691b      	ldr	r3, [r3, #16]
 8002a2e:	00db      	lsls	r3, r3, #3
 8002a30:	490e      	ldr	r1, [pc, #56]	@ (8002a6c <HAL_RCC_ClockConfig+0x1bc>)
 8002a32:	4313      	orrs	r3, r2
 8002a34:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002a36:	f000 f821 	bl	8002a7c <HAL_RCC_GetSysClockFreq>
 8002a3a:	4602      	mov	r2, r0
 8002a3c:	4b0b      	ldr	r3, [pc, #44]	@ (8002a6c <HAL_RCC_ClockConfig+0x1bc>)
 8002a3e:	689b      	ldr	r3, [r3, #8]
 8002a40:	091b      	lsrs	r3, r3, #4
 8002a42:	f003 030f 	and.w	r3, r3, #15
 8002a46:	490a      	ldr	r1, [pc, #40]	@ (8002a70 <HAL_RCC_ClockConfig+0x1c0>)
 8002a48:	5ccb      	ldrb	r3, [r1, r3]
 8002a4a:	fa22 f303 	lsr.w	r3, r2, r3
 8002a4e:	4a09      	ldr	r2, [pc, #36]	@ (8002a74 <HAL_RCC_ClockConfig+0x1c4>)
 8002a50:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002a52:	4b09      	ldr	r3, [pc, #36]	@ (8002a78 <HAL_RCC_ClockConfig+0x1c8>)
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	4618      	mov	r0, r3
 8002a58:	f7fe fd1c 	bl	8001494 <HAL_InitTick>

  return HAL_OK;
 8002a5c:	2300      	movs	r3, #0
}
 8002a5e:	4618      	mov	r0, r3
 8002a60:	3710      	adds	r7, #16
 8002a62:	46bd      	mov	sp, r7
 8002a64:	bd80      	pop	{r7, pc}
 8002a66:	bf00      	nop
 8002a68:	40023c00 	.word	0x40023c00
 8002a6c:	40023800 	.word	0x40023800
 8002a70:	08005394 	.word	0x08005394
 8002a74:	20000000 	.word	0x20000000
 8002a78:	20000004 	.word	0x20000004

08002a7c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002a7c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002a80:	b090      	sub	sp, #64	@ 0x40
 8002a82:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002a84:	2300      	movs	r3, #0
 8002a86:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8002a88:	2300      	movs	r3, #0
 8002a8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8002a8c:	2300      	movs	r3, #0
 8002a8e:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8002a90:	2300      	movs	r3, #0
 8002a92:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002a94:	4b59      	ldr	r3, [pc, #356]	@ (8002bfc <HAL_RCC_GetSysClockFreq+0x180>)
 8002a96:	689b      	ldr	r3, [r3, #8]
 8002a98:	f003 030c 	and.w	r3, r3, #12
 8002a9c:	2b08      	cmp	r3, #8
 8002a9e:	d00d      	beq.n	8002abc <HAL_RCC_GetSysClockFreq+0x40>
 8002aa0:	2b08      	cmp	r3, #8
 8002aa2:	f200 80a1 	bhi.w	8002be8 <HAL_RCC_GetSysClockFreq+0x16c>
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d002      	beq.n	8002ab0 <HAL_RCC_GetSysClockFreq+0x34>
 8002aaa:	2b04      	cmp	r3, #4
 8002aac:	d003      	beq.n	8002ab6 <HAL_RCC_GetSysClockFreq+0x3a>
 8002aae:	e09b      	b.n	8002be8 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002ab0:	4b53      	ldr	r3, [pc, #332]	@ (8002c00 <HAL_RCC_GetSysClockFreq+0x184>)
 8002ab2:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002ab4:	e09b      	b.n	8002bee <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002ab6:	4b53      	ldr	r3, [pc, #332]	@ (8002c04 <HAL_RCC_GetSysClockFreq+0x188>)
 8002ab8:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002aba:	e098      	b.n	8002bee <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002abc:	4b4f      	ldr	r3, [pc, #316]	@ (8002bfc <HAL_RCC_GetSysClockFreq+0x180>)
 8002abe:	685b      	ldr	r3, [r3, #4]
 8002ac0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002ac4:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002ac6:	4b4d      	ldr	r3, [pc, #308]	@ (8002bfc <HAL_RCC_GetSysClockFreq+0x180>)
 8002ac8:	685b      	ldr	r3, [r3, #4]
 8002aca:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d028      	beq.n	8002b24 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002ad2:	4b4a      	ldr	r3, [pc, #296]	@ (8002bfc <HAL_RCC_GetSysClockFreq+0x180>)
 8002ad4:	685b      	ldr	r3, [r3, #4]
 8002ad6:	099b      	lsrs	r3, r3, #6
 8002ad8:	2200      	movs	r2, #0
 8002ada:	623b      	str	r3, [r7, #32]
 8002adc:	627a      	str	r2, [r7, #36]	@ 0x24
 8002ade:	6a3b      	ldr	r3, [r7, #32]
 8002ae0:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8002ae4:	2100      	movs	r1, #0
 8002ae6:	4b47      	ldr	r3, [pc, #284]	@ (8002c04 <HAL_RCC_GetSysClockFreq+0x188>)
 8002ae8:	fb03 f201 	mul.w	r2, r3, r1
 8002aec:	2300      	movs	r3, #0
 8002aee:	fb00 f303 	mul.w	r3, r0, r3
 8002af2:	4413      	add	r3, r2
 8002af4:	4a43      	ldr	r2, [pc, #268]	@ (8002c04 <HAL_RCC_GetSysClockFreq+0x188>)
 8002af6:	fba0 1202 	umull	r1, r2, r0, r2
 8002afa:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002afc:	460a      	mov	r2, r1
 8002afe:	62ba      	str	r2, [r7, #40]	@ 0x28
 8002b00:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002b02:	4413      	add	r3, r2
 8002b04:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002b06:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002b08:	2200      	movs	r2, #0
 8002b0a:	61bb      	str	r3, [r7, #24]
 8002b0c:	61fa      	str	r2, [r7, #28]
 8002b0e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002b12:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8002b16:	f7fd fbbb 	bl	8000290 <__aeabi_uldivmod>
 8002b1a:	4602      	mov	r2, r0
 8002b1c:	460b      	mov	r3, r1
 8002b1e:	4613      	mov	r3, r2
 8002b20:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002b22:	e053      	b.n	8002bcc <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002b24:	4b35      	ldr	r3, [pc, #212]	@ (8002bfc <HAL_RCC_GetSysClockFreq+0x180>)
 8002b26:	685b      	ldr	r3, [r3, #4]
 8002b28:	099b      	lsrs	r3, r3, #6
 8002b2a:	2200      	movs	r2, #0
 8002b2c:	613b      	str	r3, [r7, #16]
 8002b2e:	617a      	str	r2, [r7, #20]
 8002b30:	693b      	ldr	r3, [r7, #16]
 8002b32:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8002b36:	f04f 0b00 	mov.w	fp, #0
 8002b3a:	4652      	mov	r2, sl
 8002b3c:	465b      	mov	r3, fp
 8002b3e:	f04f 0000 	mov.w	r0, #0
 8002b42:	f04f 0100 	mov.w	r1, #0
 8002b46:	0159      	lsls	r1, r3, #5
 8002b48:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002b4c:	0150      	lsls	r0, r2, #5
 8002b4e:	4602      	mov	r2, r0
 8002b50:	460b      	mov	r3, r1
 8002b52:	ebb2 080a 	subs.w	r8, r2, sl
 8002b56:	eb63 090b 	sbc.w	r9, r3, fp
 8002b5a:	f04f 0200 	mov.w	r2, #0
 8002b5e:	f04f 0300 	mov.w	r3, #0
 8002b62:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8002b66:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8002b6a:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8002b6e:	ebb2 0408 	subs.w	r4, r2, r8
 8002b72:	eb63 0509 	sbc.w	r5, r3, r9
 8002b76:	f04f 0200 	mov.w	r2, #0
 8002b7a:	f04f 0300 	mov.w	r3, #0
 8002b7e:	00eb      	lsls	r3, r5, #3
 8002b80:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002b84:	00e2      	lsls	r2, r4, #3
 8002b86:	4614      	mov	r4, r2
 8002b88:	461d      	mov	r5, r3
 8002b8a:	eb14 030a 	adds.w	r3, r4, sl
 8002b8e:	603b      	str	r3, [r7, #0]
 8002b90:	eb45 030b 	adc.w	r3, r5, fp
 8002b94:	607b      	str	r3, [r7, #4]
 8002b96:	f04f 0200 	mov.w	r2, #0
 8002b9a:	f04f 0300 	mov.w	r3, #0
 8002b9e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002ba2:	4629      	mov	r1, r5
 8002ba4:	028b      	lsls	r3, r1, #10
 8002ba6:	4621      	mov	r1, r4
 8002ba8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002bac:	4621      	mov	r1, r4
 8002bae:	028a      	lsls	r2, r1, #10
 8002bb0:	4610      	mov	r0, r2
 8002bb2:	4619      	mov	r1, r3
 8002bb4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002bb6:	2200      	movs	r2, #0
 8002bb8:	60bb      	str	r3, [r7, #8]
 8002bba:	60fa      	str	r2, [r7, #12]
 8002bbc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002bc0:	f7fd fb66 	bl	8000290 <__aeabi_uldivmod>
 8002bc4:	4602      	mov	r2, r0
 8002bc6:	460b      	mov	r3, r1
 8002bc8:	4613      	mov	r3, r2
 8002bca:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002bcc:	4b0b      	ldr	r3, [pc, #44]	@ (8002bfc <HAL_RCC_GetSysClockFreq+0x180>)
 8002bce:	685b      	ldr	r3, [r3, #4]
 8002bd0:	0c1b      	lsrs	r3, r3, #16
 8002bd2:	f003 0303 	and.w	r3, r3, #3
 8002bd6:	3301      	adds	r3, #1
 8002bd8:	005b      	lsls	r3, r3, #1
 8002bda:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8002bdc:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002bde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002be0:	fbb2 f3f3 	udiv	r3, r2, r3
 8002be4:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002be6:	e002      	b.n	8002bee <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002be8:	4b05      	ldr	r3, [pc, #20]	@ (8002c00 <HAL_RCC_GetSysClockFreq+0x184>)
 8002bea:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002bec:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002bee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8002bf0:	4618      	mov	r0, r3
 8002bf2:	3740      	adds	r7, #64	@ 0x40
 8002bf4:	46bd      	mov	sp, r7
 8002bf6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002bfa:	bf00      	nop
 8002bfc:	40023800 	.word	0x40023800
 8002c00:	00f42400 	.word	0x00f42400
 8002c04:	017d7840 	.word	0x017d7840

08002c08 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002c08:	b480      	push	{r7}
 8002c0a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002c0c:	4b03      	ldr	r3, [pc, #12]	@ (8002c1c <HAL_RCC_GetHCLKFreq+0x14>)
 8002c0e:	681b      	ldr	r3, [r3, #0]
}
 8002c10:	4618      	mov	r0, r3
 8002c12:	46bd      	mov	sp, r7
 8002c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c18:	4770      	bx	lr
 8002c1a:	bf00      	nop
 8002c1c:	20000000 	.word	0x20000000

08002c20 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002c20:	b580      	push	{r7, lr}
 8002c22:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002c24:	f7ff fff0 	bl	8002c08 <HAL_RCC_GetHCLKFreq>
 8002c28:	4602      	mov	r2, r0
 8002c2a:	4b05      	ldr	r3, [pc, #20]	@ (8002c40 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002c2c:	689b      	ldr	r3, [r3, #8]
 8002c2e:	0a9b      	lsrs	r3, r3, #10
 8002c30:	f003 0307 	and.w	r3, r3, #7
 8002c34:	4903      	ldr	r1, [pc, #12]	@ (8002c44 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002c36:	5ccb      	ldrb	r3, [r1, r3]
 8002c38:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002c3c:	4618      	mov	r0, r3
 8002c3e:	bd80      	pop	{r7, pc}
 8002c40:	40023800 	.word	0x40023800
 8002c44:	080053a4 	.word	0x080053a4

08002c48 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002c48:	b580      	push	{r7, lr}
 8002c4a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002c4c:	f7ff ffdc 	bl	8002c08 <HAL_RCC_GetHCLKFreq>
 8002c50:	4602      	mov	r2, r0
 8002c52:	4b05      	ldr	r3, [pc, #20]	@ (8002c68 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002c54:	689b      	ldr	r3, [r3, #8]
 8002c56:	0b5b      	lsrs	r3, r3, #13
 8002c58:	f003 0307 	and.w	r3, r3, #7
 8002c5c:	4903      	ldr	r1, [pc, #12]	@ (8002c6c <HAL_RCC_GetPCLK2Freq+0x24>)
 8002c5e:	5ccb      	ldrb	r3, [r1, r3]
 8002c60:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002c64:	4618      	mov	r0, r3
 8002c66:	bd80      	pop	{r7, pc}
 8002c68:	40023800 	.word	0x40023800
 8002c6c:	080053a4 	.word	0x080053a4

08002c70 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002c70:	b580      	push	{r7, lr}
 8002c72:	b082      	sub	sp, #8
 8002c74:	af00      	add	r7, sp, #0
 8002c76:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d101      	bne.n	8002c82 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002c7e:	2301      	movs	r3, #1
 8002c80:	e07b      	b.n	8002d7a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d108      	bne.n	8002c9c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	685b      	ldr	r3, [r3, #4]
 8002c8e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002c92:	d009      	beq.n	8002ca8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	2200      	movs	r2, #0
 8002c98:	61da      	str	r2, [r3, #28]
 8002c9a:	e005      	b.n	8002ca8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	2200      	movs	r2, #0
 8002ca0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	2200      	movs	r2, #0
 8002ca6:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	2200      	movs	r2, #0
 8002cac:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002cb4:	b2db      	uxtb	r3, r3
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d106      	bne.n	8002cc8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	2200      	movs	r2, #0
 8002cbe:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002cc2:	6878      	ldr	r0, [r7, #4]
 8002cc4:	f7fe fa42 	bl	800114c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	2202      	movs	r2, #2
 8002ccc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	681a      	ldr	r2, [r3, #0]
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002cde:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	685b      	ldr	r3, [r3, #4]
 8002ce4:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	689b      	ldr	r3, [r3, #8]
 8002cec:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8002cf0:	431a      	orrs	r2, r3
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	68db      	ldr	r3, [r3, #12]
 8002cf6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002cfa:	431a      	orrs	r2, r3
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	691b      	ldr	r3, [r3, #16]
 8002d00:	f003 0302 	and.w	r3, r3, #2
 8002d04:	431a      	orrs	r2, r3
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	695b      	ldr	r3, [r3, #20]
 8002d0a:	f003 0301 	and.w	r3, r3, #1
 8002d0e:	431a      	orrs	r2, r3
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	699b      	ldr	r3, [r3, #24]
 8002d14:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002d18:	431a      	orrs	r2, r3
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	69db      	ldr	r3, [r3, #28]
 8002d1e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002d22:	431a      	orrs	r2, r3
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	6a1b      	ldr	r3, [r3, #32]
 8002d28:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002d2c:	ea42 0103 	orr.w	r1, r2, r3
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d34:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	430a      	orrs	r2, r1
 8002d3e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	699b      	ldr	r3, [r3, #24]
 8002d44:	0c1b      	lsrs	r3, r3, #16
 8002d46:	f003 0104 	and.w	r1, r3, #4
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d4e:	f003 0210 	and.w	r2, r3, #16
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	430a      	orrs	r2, r1
 8002d58:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	69da      	ldr	r2, [r3, #28]
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002d68:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	2200      	movs	r2, #0
 8002d6e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	2201      	movs	r2, #1
 8002d74:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8002d78:	2300      	movs	r3, #0
}
 8002d7a:	4618      	mov	r0, r3
 8002d7c:	3708      	adds	r7, #8
 8002d7e:	46bd      	mov	sp, r7
 8002d80:	bd80      	pop	{r7, pc}

08002d82 <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002d82:	b580      	push	{r7, lr}
 8002d84:	b088      	sub	sp, #32
 8002d86:	af02      	add	r7, sp, #8
 8002d88:	60f8      	str	r0, [r7, #12]
 8002d8a:	60b9      	str	r1, [r7, #8]
 8002d8c:	603b      	str	r3, [r7, #0]
 8002d8e:	4613      	mov	r3, r2
 8002d90:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002d98:	b2db      	uxtb	r3, r3
 8002d9a:	2b01      	cmp	r3, #1
 8002d9c:	d001      	beq.n	8002da2 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8002d9e:	2302      	movs	r3, #2
 8002da0:	e104      	b.n	8002fac <HAL_SPI_Receive+0x22a>
  }

  if ((pData == NULL) || (Size == 0U))
 8002da2:	68bb      	ldr	r3, [r7, #8]
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d002      	beq.n	8002dae <HAL_SPI_Receive+0x2c>
 8002da8:	88fb      	ldrh	r3, [r7, #6]
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d101      	bne.n	8002db2 <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 8002dae:	2301      	movs	r3, #1
 8002db0:	e0fc      	b.n	8002fac <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	685b      	ldr	r3, [r3, #4]
 8002db6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002dba:	d112      	bne.n	8002de2 <HAL_SPI_Receive+0x60>
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	689b      	ldr	r3, [r3, #8]
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d10e      	bne.n	8002de2 <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	2204      	movs	r2, #4
 8002dc8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8002dcc:	88fa      	ldrh	r2, [r7, #6]
 8002dce:	683b      	ldr	r3, [r7, #0]
 8002dd0:	9300      	str	r3, [sp, #0]
 8002dd2:	4613      	mov	r3, r2
 8002dd4:	68ba      	ldr	r2, [r7, #8]
 8002dd6:	68b9      	ldr	r1, [r7, #8]
 8002dd8:	68f8      	ldr	r0, [r7, #12]
 8002dda:	f000 f8eb 	bl	8002fb4 <HAL_SPI_TransmitReceive>
 8002dde:	4603      	mov	r3, r0
 8002de0:	e0e4      	b.n	8002fac <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002de2:	f7fe fb9b 	bl	800151c <HAL_GetTick>
 8002de6:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002dee:	2b01      	cmp	r3, #1
 8002df0:	d101      	bne.n	8002df6 <HAL_SPI_Receive+0x74>
 8002df2:	2302      	movs	r3, #2
 8002df4:	e0da      	b.n	8002fac <HAL_SPI_Receive+0x22a>
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	2201      	movs	r2, #1
 8002dfa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	2204      	movs	r2, #4
 8002e02:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	2200      	movs	r2, #0
 8002e0a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	68ba      	ldr	r2, [r7, #8]
 8002e10:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	88fa      	ldrh	r2, [r7, #6]
 8002e16:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	88fa      	ldrh	r2, [r7, #6]
 8002e1c:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	2200      	movs	r2, #0
 8002e22:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	2200      	movs	r2, #0
 8002e28:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	2200      	movs	r2, #0
 8002e2e:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	2200      	movs	r2, #0
 8002e34:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	2200      	movs	r2, #0
 8002e3a:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	689b      	ldr	r3, [r3, #8]
 8002e40:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002e44:	d10f      	bne.n	8002e66 <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	681a      	ldr	r2, [r3, #0]
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002e54:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	681a      	ldr	r2, [r3, #0]
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8002e64:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002e70:	2b40      	cmp	r3, #64	@ 0x40
 8002e72:	d007      	beq.n	8002e84 <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	681a      	ldr	r2, [r3, #0]
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002e82:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	68db      	ldr	r3, [r3, #12]
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d170      	bne.n	8002f6e <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8002e8c:	e035      	b.n	8002efa <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	689b      	ldr	r3, [r3, #8]
 8002e94:	f003 0301 	and.w	r3, r3, #1
 8002e98:	2b01      	cmp	r3, #1
 8002e9a:	d115      	bne.n	8002ec8 <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	f103 020c 	add.w	r2, r3, #12
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002ea8:	7812      	ldrb	r2, [r2, #0]
 8002eaa:	b2d2      	uxtb	r2, r2
 8002eac:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002eb2:	1c5a      	adds	r2, r3, #1
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002ebc:	b29b      	uxth	r3, r3
 8002ebe:	3b01      	subs	r3, #1
 8002ec0:	b29a      	uxth	r2, r3
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8002ec6:	e018      	b.n	8002efa <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002ec8:	f7fe fb28 	bl	800151c <HAL_GetTick>
 8002ecc:	4602      	mov	r2, r0
 8002ece:	697b      	ldr	r3, [r7, #20]
 8002ed0:	1ad3      	subs	r3, r2, r3
 8002ed2:	683a      	ldr	r2, [r7, #0]
 8002ed4:	429a      	cmp	r2, r3
 8002ed6:	d803      	bhi.n	8002ee0 <HAL_SPI_Receive+0x15e>
 8002ed8:	683b      	ldr	r3, [r7, #0]
 8002eda:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ede:	d102      	bne.n	8002ee6 <HAL_SPI_Receive+0x164>
 8002ee0:	683b      	ldr	r3, [r7, #0]
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d109      	bne.n	8002efa <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	2201      	movs	r2, #1
 8002eea:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	2200      	movs	r2, #0
 8002ef2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8002ef6:	2303      	movs	r3, #3
 8002ef8:	e058      	b.n	8002fac <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002efe:	b29b      	uxth	r3, r3
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d1c4      	bne.n	8002e8e <HAL_SPI_Receive+0x10c>
 8002f04:	e038      	b.n	8002f78 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	689b      	ldr	r3, [r3, #8]
 8002f0c:	f003 0301 	and.w	r3, r3, #1
 8002f10:	2b01      	cmp	r3, #1
 8002f12:	d113      	bne.n	8002f3c <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	68da      	ldr	r2, [r3, #12]
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002f1e:	b292      	uxth	r2, r2
 8002f20:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002f26:	1c9a      	adds	r2, r3, #2
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002f30:	b29b      	uxth	r3, r3
 8002f32:	3b01      	subs	r3, #1
 8002f34:	b29a      	uxth	r2, r3
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8002f3a:	e018      	b.n	8002f6e <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002f3c:	f7fe faee 	bl	800151c <HAL_GetTick>
 8002f40:	4602      	mov	r2, r0
 8002f42:	697b      	ldr	r3, [r7, #20]
 8002f44:	1ad3      	subs	r3, r2, r3
 8002f46:	683a      	ldr	r2, [r7, #0]
 8002f48:	429a      	cmp	r2, r3
 8002f4a:	d803      	bhi.n	8002f54 <HAL_SPI_Receive+0x1d2>
 8002f4c:	683b      	ldr	r3, [r7, #0]
 8002f4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f52:	d102      	bne.n	8002f5a <HAL_SPI_Receive+0x1d8>
 8002f54:	683b      	ldr	r3, [r7, #0]
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d109      	bne.n	8002f6e <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	2201      	movs	r2, #1
 8002f5e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	2200      	movs	r2, #0
 8002f66:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8002f6a:	2303      	movs	r3, #3
 8002f6c:	e01e      	b.n	8002fac <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002f72:	b29b      	uxth	r3, r3
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d1c6      	bne.n	8002f06 <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002f78:	697a      	ldr	r2, [r7, #20]
 8002f7a:	6839      	ldr	r1, [r7, #0]
 8002f7c:	68f8      	ldr	r0, [r7, #12]
 8002f7e:	f000 fa4b 	bl	8003418 <SPI_EndRxTransaction>
 8002f82:	4603      	mov	r3, r0
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d002      	beq.n	8002f8e <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	2220      	movs	r2, #32
 8002f8c:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	2201      	movs	r2, #1
 8002f92:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	2200      	movs	r2, #0
 8002f9a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d001      	beq.n	8002faa <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 8002fa6:	2301      	movs	r3, #1
 8002fa8:	e000      	b.n	8002fac <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 8002faa:	2300      	movs	r3, #0
  }
}
 8002fac:	4618      	mov	r0, r3
 8002fae:	3718      	adds	r7, #24
 8002fb0:	46bd      	mov	sp, r7
 8002fb2:	bd80      	pop	{r7, pc}

08002fb4 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8002fb4:	b580      	push	{r7, lr}
 8002fb6:	b08a      	sub	sp, #40	@ 0x28
 8002fb8:	af00      	add	r7, sp, #0
 8002fba:	60f8      	str	r0, [r7, #12]
 8002fbc:	60b9      	str	r1, [r7, #8]
 8002fbe:	607a      	str	r2, [r7, #4]
 8002fc0:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8002fc2:	2301      	movs	r3, #1
 8002fc4:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002fc6:	f7fe faa9 	bl	800151c <HAL_GetTick>
 8002fca:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002fd2:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	685b      	ldr	r3, [r3, #4]
 8002fd8:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8002fda:	887b      	ldrh	r3, [r7, #2]
 8002fdc:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8002fde:	7ffb      	ldrb	r3, [r7, #31]
 8002fe0:	2b01      	cmp	r3, #1
 8002fe2:	d00c      	beq.n	8002ffe <HAL_SPI_TransmitReceive+0x4a>
 8002fe4:	69bb      	ldr	r3, [r7, #24]
 8002fe6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002fea:	d106      	bne.n	8002ffa <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	689b      	ldr	r3, [r3, #8]
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d102      	bne.n	8002ffa <HAL_SPI_TransmitReceive+0x46>
 8002ff4:	7ffb      	ldrb	r3, [r7, #31]
 8002ff6:	2b04      	cmp	r3, #4
 8002ff8:	d001      	beq.n	8002ffe <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8002ffa:	2302      	movs	r3, #2
 8002ffc:	e17f      	b.n	80032fe <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8002ffe:	68bb      	ldr	r3, [r7, #8]
 8003000:	2b00      	cmp	r3, #0
 8003002:	d005      	beq.n	8003010 <HAL_SPI_TransmitReceive+0x5c>
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	2b00      	cmp	r3, #0
 8003008:	d002      	beq.n	8003010 <HAL_SPI_TransmitReceive+0x5c>
 800300a:	887b      	ldrh	r3, [r7, #2]
 800300c:	2b00      	cmp	r3, #0
 800300e:	d101      	bne.n	8003014 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8003010:	2301      	movs	r3, #1
 8003012:	e174      	b.n	80032fe <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800301a:	2b01      	cmp	r3, #1
 800301c:	d101      	bne.n	8003022 <HAL_SPI_TransmitReceive+0x6e>
 800301e:	2302      	movs	r3, #2
 8003020:	e16d      	b.n	80032fe <HAL_SPI_TransmitReceive+0x34a>
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	2201      	movs	r2, #1
 8003026:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003030:	b2db      	uxtb	r3, r3
 8003032:	2b04      	cmp	r3, #4
 8003034:	d003      	beq.n	800303e <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	2205      	movs	r2, #5
 800303a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	2200      	movs	r2, #0
 8003042:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	687a      	ldr	r2, [r7, #4]
 8003048:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	887a      	ldrh	r2, [r7, #2]
 800304e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	887a      	ldrh	r2, [r7, #2]
 8003054:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	68ba      	ldr	r2, [r7, #8]
 800305a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	887a      	ldrh	r2, [r7, #2]
 8003060:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	887a      	ldrh	r2, [r7, #2]
 8003066:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	2200      	movs	r2, #0
 800306c:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	2200      	movs	r2, #0
 8003072:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800307e:	2b40      	cmp	r3, #64	@ 0x40
 8003080:	d007      	beq.n	8003092 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	681a      	ldr	r2, [r3, #0]
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003090:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	68db      	ldr	r3, [r3, #12]
 8003096:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800309a:	d17e      	bne.n	800319a <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	685b      	ldr	r3, [r3, #4]
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d002      	beq.n	80030aa <HAL_SPI_TransmitReceive+0xf6>
 80030a4:	8afb      	ldrh	r3, [r7, #22]
 80030a6:	2b01      	cmp	r3, #1
 80030a8:	d16c      	bne.n	8003184 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030ae:	881a      	ldrh	r2, [r3, #0]
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030ba:	1c9a      	adds	r2, r3, #2
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80030c4:	b29b      	uxth	r3, r3
 80030c6:	3b01      	subs	r3, #1
 80030c8:	b29a      	uxth	r2, r3
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80030ce:	e059      	b.n	8003184 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	689b      	ldr	r3, [r3, #8]
 80030d6:	f003 0302 	and.w	r3, r3, #2
 80030da:	2b02      	cmp	r3, #2
 80030dc:	d11b      	bne.n	8003116 <HAL_SPI_TransmitReceive+0x162>
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80030e2:	b29b      	uxth	r3, r3
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d016      	beq.n	8003116 <HAL_SPI_TransmitReceive+0x162>
 80030e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030ea:	2b01      	cmp	r3, #1
 80030ec:	d113      	bne.n	8003116 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030f2:	881a      	ldrh	r2, [r3, #0]
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030fe:	1c9a      	adds	r2, r3, #2
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003108:	b29b      	uxth	r3, r3
 800310a:	3b01      	subs	r3, #1
 800310c:	b29a      	uxth	r2, r3
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003112:	2300      	movs	r3, #0
 8003114:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	689b      	ldr	r3, [r3, #8]
 800311c:	f003 0301 	and.w	r3, r3, #1
 8003120:	2b01      	cmp	r3, #1
 8003122:	d119      	bne.n	8003158 <HAL_SPI_TransmitReceive+0x1a4>
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003128:	b29b      	uxth	r3, r3
 800312a:	2b00      	cmp	r3, #0
 800312c:	d014      	beq.n	8003158 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	68da      	ldr	r2, [r3, #12]
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003138:	b292      	uxth	r2, r2
 800313a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003140:	1c9a      	adds	r2, r3, #2
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800314a:	b29b      	uxth	r3, r3
 800314c:	3b01      	subs	r3, #1
 800314e:	b29a      	uxth	r2, r3
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003154:	2301      	movs	r3, #1
 8003156:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8003158:	f7fe f9e0 	bl	800151c <HAL_GetTick>
 800315c:	4602      	mov	r2, r0
 800315e:	6a3b      	ldr	r3, [r7, #32]
 8003160:	1ad3      	subs	r3, r2, r3
 8003162:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003164:	429a      	cmp	r2, r3
 8003166:	d80d      	bhi.n	8003184 <HAL_SPI_TransmitReceive+0x1d0>
 8003168:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800316a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800316e:	d009      	beq.n	8003184 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	2201      	movs	r2, #1
 8003174:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	2200      	movs	r2, #0
 800317c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8003180:	2303      	movs	r3, #3
 8003182:	e0bc      	b.n	80032fe <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003188:	b29b      	uxth	r3, r3
 800318a:	2b00      	cmp	r3, #0
 800318c:	d1a0      	bne.n	80030d0 <HAL_SPI_TransmitReceive+0x11c>
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003192:	b29b      	uxth	r3, r3
 8003194:	2b00      	cmp	r3, #0
 8003196:	d19b      	bne.n	80030d0 <HAL_SPI_TransmitReceive+0x11c>
 8003198:	e082      	b.n	80032a0 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	685b      	ldr	r3, [r3, #4]
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d002      	beq.n	80031a8 <HAL_SPI_TransmitReceive+0x1f4>
 80031a2:	8afb      	ldrh	r3, [r7, #22]
 80031a4:	2b01      	cmp	r3, #1
 80031a6:	d171      	bne.n	800328c <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	330c      	adds	r3, #12
 80031b2:	7812      	ldrb	r2, [r2, #0]
 80031b4:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031ba:	1c5a      	adds	r2, r3, #1
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80031c4:	b29b      	uxth	r3, r3
 80031c6:	3b01      	subs	r3, #1
 80031c8:	b29a      	uxth	r2, r3
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80031ce:	e05d      	b.n	800328c <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	689b      	ldr	r3, [r3, #8]
 80031d6:	f003 0302 	and.w	r3, r3, #2
 80031da:	2b02      	cmp	r3, #2
 80031dc:	d11c      	bne.n	8003218 <HAL_SPI_TransmitReceive+0x264>
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80031e2:	b29b      	uxth	r3, r3
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d017      	beq.n	8003218 <HAL_SPI_TransmitReceive+0x264>
 80031e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031ea:	2b01      	cmp	r3, #1
 80031ec:	d114      	bne.n	8003218 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	330c      	adds	r3, #12
 80031f8:	7812      	ldrb	r2, [r2, #0]
 80031fa:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003200:	1c5a      	adds	r2, r3, #1
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800320a:	b29b      	uxth	r3, r3
 800320c:	3b01      	subs	r3, #1
 800320e:	b29a      	uxth	r2, r3
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003214:	2300      	movs	r3, #0
 8003216:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	689b      	ldr	r3, [r3, #8]
 800321e:	f003 0301 	and.w	r3, r3, #1
 8003222:	2b01      	cmp	r3, #1
 8003224:	d119      	bne.n	800325a <HAL_SPI_TransmitReceive+0x2a6>
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800322a:	b29b      	uxth	r3, r3
 800322c:	2b00      	cmp	r3, #0
 800322e:	d014      	beq.n	800325a <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	68da      	ldr	r2, [r3, #12]
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800323a:	b2d2      	uxtb	r2, r2
 800323c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003242:	1c5a      	adds	r2, r3, #1
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800324c:	b29b      	uxth	r3, r3
 800324e:	3b01      	subs	r3, #1
 8003250:	b29a      	uxth	r2, r3
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003256:	2301      	movs	r3, #1
 8003258:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800325a:	f7fe f95f 	bl	800151c <HAL_GetTick>
 800325e:	4602      	mov	r2, r0
 8003260:	6a3b      	ldr	r3, [r7, #32]
 8003262:	1ad3      	subs	r3, r2, r3
 8003264:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003266:	429a      	cmp	r2, r3
 8003268:	d803      	bhi.n	8003272 <HAL_SPI_TransmitReceive+0x2be>
 800326a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800326c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003270:	d102      	bne.n	8003278 <HAL_SPI_TransmitReceive+0x2c4>
 8003272:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003274:	2b00      	cmp	r3, #0
 8003276:	d109      	bne.n	800328c <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	2201      	movs	r2, #1
 800327c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	2200      	movs	r2, #0
 8003284:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8003288:	2303      	movs	r3, #3
 800328a:	e038      	b.n	80032fe <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003290:	b29b      	uxth	r3, r3
 8003292:	2b00      	cmp	r3, #0
 8003294:	d19c      	bne.n	80031d0 <HAL_SPI_TransmitReceive+0x21c>
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800329a:	b29b      	uxth	r3, r3
 800329c:	2b00      	cmp	r3, #0
 800329e:	d197      	bne.n	80031d0 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80032a0:	6a3a      	ldr	r2, [r7, #32]
 80032a2:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80032a4:	68f8      	ldr	r0, [r7, #12]
 80032a6:	f000 f91d 	bl	80034e4 <SPI_EndRxTxTransaction>
 80032aa:	4603      	mov	r3, r0
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d008      	beq.n	80032c2 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	2220      	movs	r2, #32
 80032b4:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	2200      	movs	r2, #0
 80032ba:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 80032be:	2301      	movs	r3, #1
 80032c0:	e01d      	b.n	80032fe <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	689b      	ldr	r3, [r3, #8]
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d10a      	bne.n	80032e0 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80032ca:	2300      	movs	r3, #0
 80032cc:	613b      	str	r3, [r7, #16]
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	68db      	ldr	r3, [r3, #12]
 80032d4:	613b      	str	r3, [r7, #16]
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	689b      	ldr	r3, [r3, #8]
 80032dc:	613b      	str	r3, [r7, #16]
 80032de:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	2201      	movs	r2, #1
 80032e4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	2200      	movs	r2, #0
 80032ec:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d001      	beq.n	80032fc <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 80032f8:	2301      	movs	r3, #1
 80032fa:	e000      	b.n	80032fe <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 80032fc:	2300      	movs	r3, #0
  }
}
 80032fe:	4618      	mov	r0, r3
 8003300:	3728      	adds	r7, #40	@ 0x28
 8003302:	46bd      	mov	sp, r7
 8003304:	bd80      	pop	{r7, pc}
	...

08003308 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003308:	b580      	push	{r7, lr}
 800330a:	b088      	sub	sp, #32
 800330c:	af00      	add	r7, sp, #0
 800330e:	60f8      	str	r0, [r7, #12]
 8003310:	60b9      	str	r1, [r7, #8]
 8003312:	603b      	str	r3, [r7, #0]
 8003314:	4613      	mov	r3, r2
 8003316:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003318:	f7fe f900 	bl	800151c <HAL_GetTick>
 800331c:	4602      	mov	r2, r0
 800331e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003320:	1a9b      	subs	r3, r3, r2
 8003322:	683a      	ldr	r2, [r7, #0]
 8003324:	4413      	add	r3, r2
 8003326:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003328:	f7fe f8f8 	bl	800151c <HAL_GetTick>
 800332c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800332e:	4b39      	ldr	r3, [pc, #228]	@ (8003414 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	015b      	lsls	r3, r3, #5
 8003334:	0d1b      	lsrs	r3, r3, #20
 8003336:	69fa      	ldr	r2, [r7, #28]
 8003338:	fb02 f303 	mul.w	r3, r2, r3
 800333c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800333e:	e055      	b.n	80033ec <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003340:	683b      	ldr	r3, [r7, #0]
 8003342:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003346:	d051      	beq.n	80033ec <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003348:	f7fe f8e8 	bl	800151c <HAL_GetTick>
 800334c:	4602      	mov	r2, r0
 800334e:	69bb      	ldr	r3, [r7, #24]
 8003350:	1ad3      	subs	r3, r2, r3
 8003352:	69fa      	ldr	r2, [r7, #28]
 8003354:	429a      	cmp	r2, r3
 8003356:	d902      	bls.n	800335e <SPI_WaitFlagStateUntilTimeout+0x56>
 8003358:	69fb      	ldr	r3, [r7, #28]
 800335a:	2b00      	cmp	r3, #0
 800335c:	d13d      	bne.n	80033da <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	685a      	ldr	r2, [r3, #4]
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800336c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	685b      	ldr	r3, [r3, #4]
 8003372:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003376:	d111      	bne.n	800339c <SPI_WaitFlagStateUntilTimeout+0x94>
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	689b      	ldr	r3, [r3, #8]
 800337c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003380:	d004      	beq.n	800338c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	689b      	ldr	r3, [r3, #8]
 8003386:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800338a:	d107      	bne.n	800339c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	681a      	ldr	r2, [r3, #0]
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800339a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033a0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80033a4:	d10f      	bne.n	80033c6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	681a      	ldr	r2, [r3, #0]
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80033b4:	601a      	str	r2, [r3, #0]
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	681a      	ldr	r2, [r3, #0]
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80033c4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	2201      	movs	r2, #1
 80033ca:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	2200      	movs	r2, #0
 80033d2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 80033d6:	2303      	movs	r3, #3
 80033d8:	e018      	b.n	800340c <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80033da:	697b      	ldr	r3, [r7, #20]
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d102      	bne.n	80033e6 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 80033e0:	2300      	movs	r3, #0
 80033e2:	61fb      	str	r3, [r7, #28]
 80033e4:	e002      	b.n	80033ec <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 80033e6:	697b      	ldr	r3, [r7, #20]
 80033e8:	3b01      	subs	r3, #1
 80033ea:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	689a      	ldr	r2, [r3, #8]
 80033f2:	68bb      	ldr	r3, [r7, #8]
 80033f4:	4013      	ands	r3, r2
 80033f6:	68ba      	ldr	r2, [r7, #8]
 80033f8:	429a      	cmp	r2, r3
 80033fa:	bf0c      	ite	eq
 80033fc:	2301      	moveq	r3, #1
 80033fe:	2300      	movne	r3, #0
 8003400:	b2db      	uxtb	r3, r3
 8003402:	461a      	mov	r2, r3
 8003404:	79fb      	ldrb	r3, [r7, #7]
 8003406:	429a      	cmp	r2, r3
 8003408:	d19a      	bne.n	8003340 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 800340a:	2300      	movs	r3, #0
}
 800340c:	4618      	mov	r0, r3
 800340e:	3720      	adds	r7, #32
 8003410:	46bd      	mov	sp, r7
 8003412:	bd80      	pop	{r7, pc}
 8003414:	20000000 	.word	0x20000000

08003418 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8003418:	b580      	push	{r7, lr}
 800341a:	b086      	sub	sp, #24
 800341c:	af02      	add	r7, sp, #8
 800341e:	60f8      	str	r0, [r7, #12]
 8003420:	60b9      	str	r1, [r7, #8]
 8003422:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	685b      	ldr	r3, [r3, #4]
 8003428:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800342c:	d111      	bne.n	8003452 <SPI_EndRxTransaction+0x3a>
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	689b      	ldr	r3, [r3, #8]
 8003432:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003436:	d004      	beq.n	8003442 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	689b      	ldr	r3, [r3, #8]
 800343c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003440:	d107      	bne.n	8003452 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	681a      	ldr	r2, [r3, #0]
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003450:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	685b      	ldr	r3, [r3, #4]
 8003456:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800345a:	d12a      	bne.n	80034b2 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	689b      	ldr	r3, [r3, #8]
 8003460:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003464:	d012      	beq.n	800348c <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	9300      	str	r3, [sp, #0]
 800346a:	68bb      	ldr	r3, [r7, #8]
 800346c:	2200      	movs	r2, #0
 800346e:	2180      	movs	r1, #128	@ 0x80
 8003470:	68f8      	ldr	r0, [r7, #12]
 8003472:	f7ff ff49 	bl	8003308 <SPI_WaitFlagStateUntilTimeout>
 8003476:	4603      	mov	r3, r0
 8003478:	2b00      	cmp	r3, #0
 800347a:	d02d      	beq.n	80034d8 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003480:	f043 0220 	orr.w	r2, r3, #32
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8003488:	2303      	movs	r3, #3
 800348a:	e026      	b.n	80034da <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	9300      	str	r3, [sp, #0]
 8003490:	68bb      	ldr	r3, [r7, #8]
 8003492:	2200      	movs	r2, #0
 8003494:	2101      	movs	r1, #1
 8003496:	68f8      	ldr	r0, [r7, #12]
 8003498:	f7ff ff36 	bl	8003308 <SPI_WaitFlagStateUntilTimeout>
 800349c:	4603      	mov	r3, r0
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d01a      	beq.n	80034d8 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80034a6:	f043 0220 	orr.w	r2, r3, #32
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 80034ae:	2303      	movs	r3, #3
 80034b0:	e013      	b.n	80034da <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	9300      	str	r3, [sp, #0]
 80034b6:	68bb      	ldr	r3, [r7, #8]
 80034b8:	2200      	movs	r2, #0
 80034ba:	2101      	movs	r1, #1
 80034bc:	68f8      	ldr	r0, [r7, #12]
 80034be:	f7ff ff23 	bl	8003308 <SPI_WaitFlagStateUntilTimeout>
 80034c2:	4603      	mov	r3, r0
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d007      	beq.n	80034d8 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80034cc:	f043 0220 	orr.w	r2, r3, #32
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80034d4:	2303      	movs	r3, #3
 80034d6:	e000      	b.n	80034da <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 80034d8:	2300      	movs	r3, #0
}
 80034da:	4618      	mov	r0, r3
 80034dc:	3710      	adds	r7, #16
 80034de:	46bd      	mov	sp, r7
 80034e0:	bd80      	pop	{r7, pc}
	...

080034e4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80034e4:	b580      	push	{r7, lr}
 80034e6:	b088      	sub	sp, #32
 80034e8:	af02      	add	r7, sp, #8
 80034ea:	60f8      	str	r0, [r7, #12]
 80034ec:	60b9      	str	r1, [r7, #8]
 80034ee:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	9300      	str	r3, [sp, #0]
 80034f4:	68bb      	ldr	r3, [r7, #8]
 80034f6:	2201      	movs	r2, #1
 80034f8:	2102      	movs	r1, #2
 80034fa:	68f8      	ldr	r0, [r7, #12]
 80034fc:	f7ff ff04 	bl	8003308 <SPI_WaitFlagStateUntilTimeout>
 8003500:	4603      	mov	r3, r0
 8003502:	2b00      	cmp	r3, #0
 8003504:	d007      	beq.n	8003516 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800350a:	f043 0220 	orr.w	r2, r3, #32
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8003512:	2303      	movs	r3, #3
 8003514:	e032      	b.n	800357c <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8003516:	4b1b      	ldr	r3, [pc, #108]	@ (8003584 <SPI_EndRxTxTransaction+0xa0>)
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	4a1b      	ldr	r2, [pc, #108]	@ (8003588 <SPI_EndRxTxTransaction+0xa4>)
 800351c:	fba2 2303 	umull	r2, r3, r2, r3
 8003520:	0d5b      	lsrs	r3, r3, #21
 8003522:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003526:	fb02 f303 	mul.w	r3, r2, r3
 800352a:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	685b      	ldr	r3, [r3, #4]
 8003530:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003534:	d112      	bne.n	800355c <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	9300      	str	r3, [sp, #0]
 800353a:	68bb      	ldr	r3, [r7, #8]
 800353c:	2200      	movs	r2, #0
 800353e:	2180      	movs	r1, #128	@ 0x80
 8003540:	68f8      	ldr	r0, [r7, #12]
 8003542:	f7ff fee1 	bl	8003308 <SPI_WaitFlagStateUntilTimeout>
 8003546:	4603      	mov	r3, r0
 8003548:	2b00      	cmp	r3, #0
 800354a:	d016      	beq.n	800357a <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003550:	f043 0220 	orr.w	r2, r3, #32
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8003558:	2303      	movs	r3, #3
 800355a:	e00f      	b.n	800357c <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800355c:	697b      	ldr	r3, [r7, #20]
 800355e:	2b00      	cmp	r3, #0
 8003560:	d00a      	beq.n	8003578 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8003562:	697b      	ldr	r3, [r7, #20]
 8003564:	3b01      	subs	r3, #1
 8003566:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	689b      	ldr	r3, [r3, #8]
 800356e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003572:	2b80      	cmp	r3, #128	@ 0x80
 8003574:	d0f2      	beq.n	800355c <SPI_EndRxTxTransaction+0x78>
 8003576:	e000      	b.n	800357a <SPI_EndRxTxTransaction+0x96>
        break;
 8003578:	bf00      	nop
  }

  return HAL_OK;
 800357a:	2300      	movs	r3, #0
}
 800357c:	4618      	mov	r0, r3
 800357e:	3718      	adds	r7, #24
 8003580:	46bd      	mov	sp, r7
 8003582:	bd80      	pop	{r7, pc}
 8003584:	20000000 	.word	0x20000000
 8003588:	165e9f81 	.word	0x165e9f81

0800358c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800358c:	b580      	push	{r7, lr}
 800358e:	b082      	sub	sp, #8
 8003590:	af00      	add	r7, sp, #0
 8003592:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	2b00      	cmp	r3, #0
 8003598:	d101      	bne.n	800359e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800359a:	2301      	movs	r3, #1
 800359c:	e042      	b.n	8003624 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80035a4:	b2db      	uxtb	r3, r3
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d106      	bne.n	80035b8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	2200      	movs	r2, #0
 80035ae:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80035b2:	6878      	ldr	r0, [r7, #4]
 80035b4:	f7fd fe12 	bl	80011dc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	2224      	movs	r2, #36	@ 0x24
 80035bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	68da      	ldr	r2, [r3, #12]
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80035ce:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80035d0:	6878      	ldr	r0, [r7, #4]
 80035d2:	f000 f82b 	bl	800362c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	691a      	ldr	r2, [r3, #16]
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80035e4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	695a      	ldr	r2, [r3, #20]
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80035f4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	68da      	ldr	r2, [r3, #12]
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003604:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	2200      	movs	r2, #0
 800360a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	2220      	movs	r2, #32
 8003610:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	2220      	movs	r2, #32
 8003618:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	2200      	movs	r2, #0
 8003620:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003622:	2300      	movs	r3, #0
}
 8003624:	4618      	mov	r0, r3
 8003626:	3708      	adds	r7, #8
 8003628:	46bd      	mov	sp, r7
 800362a:	bd80      	pop	{r7, pc}

0800362c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800362c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003630:	b0c0      	sub	sp, #256	@ 0x100
 8003632:	af00      	add	r7, sp, #0
 8003634:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003638:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	691b      	ldr	r3, [r3, #16]
 8003640:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8003644:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003648:	68d9      	ldr	r1, [r3, #12]
 800364a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800364e:	681a      	ldr	r2, [r3, #0]
 8003650:	ea40 0301 	orr.w	r3, r0, r1
 8003654:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003656:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800365a:	689a      	ldr	r2, [r3, #8]
 800365c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003660:	691b      	ldr	r3, [r3, #16]
 8003662:	431a      	orrs	r2, r3
 8003664:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003668:	695b      	ldr	r3, [r3, #20]
 800366a:	431a      	orrs	r2, r3
 800366c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003670:	69db      	ldr	r3, [r3, #28]
 8003672:	4313      	orrs	r3, r2
 8003674:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003678:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	68db      	ldr	r3, [r3, #12]
 8003680:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8003684:	f021 010c 	bic.w	r1, r1, #12
 8003688:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800368c:	681a      	ldr	r2, [r3, #0]
 800368e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8003692:	430b      	orrs	r3, r1
 8003694:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003696:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	695b      	ldr	r3, [r3, #20]
 800369e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80036a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80036a6:	6999      	ldr	r1, [r3, #24]
 80036a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80036ac:	681a      	ldr	r2, [r3, #0]
 80036ae:	ea40 0301 	orr.w	r3, r0, r1
 80036b2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80036b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80036b8:	681a      	ldr	r2, [r3, #0]
 80036ba:	4b8f      	ldr	r3, [pc, #572]	@ (80038f8 <UART_SetConfig+0x2cc>)
 80036bc:	429a      	cmp	r2, r3
 80036be:	d005      	beq.n	80036cc <UART_SetConfig+0xa0>
 80036c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80036c4:	681a      	ldr	r2, [r3, #0]
 80036c6:	4b8d      	ldr	r3, [pc, #564]	@ (80038fc <UART_SetConfig+0x2d0>)
 80036c8:	429a      	cmp	r2, r3
 80036ca:	d104      	bne.n	80036d6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80036cc:	f7ff fabc 	bl	8002c48 <HAL_RCC_GetPCLK2Freq>
 80036d0:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80036d4:	e003      	b.n	80036de <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80036d6:	f7ff faa3 	bl	8002c20 <HAL_RCC_GetPCLK1Freq>
 80036da:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80036de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80036e2:	69db      	ldr	r3, [r3, #28]
 80036e4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80036e8:	f040 810c 	bne.w	8003904 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80036ec:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80036f0:	2200      	movs	r2, #0
 80036f2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80036f6:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80036fa:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80036fe:	4622      	mov	r2, r4
 8003700:	462b      	mov	r3, r5
 8003702:	1891      	adds	r1, r2, r2
 8003704:	65b9      	str	r1, [r7, #88]	@ 0x58
 8003706:	415b      	adcs	r3, r3
 8003708:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800370a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800370e:	4621      	mov	r1, r4
 8003710:	eb12 0801 	adds.w	r8, r2, r1
 8003714:	4629      	mov	r1, r5
 8003716:	eb43 0901 	adc.w	r9, r3, r1
 800371a:	f04f 0200 	mov.w	r2, #0
 800371e:	f04f 0300 	mov.w	r3, #0
 8003722:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003726:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800372a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800372e:	4690      	mov	r8, r2
 8003730:	4699      	mov	r9, r3
 8003732:	4623      	mov	r3, r4
 8003734:	eb18 0303 	adds.w	r3, r8, r3
 8003738:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800373c:	462b      	mov	r3, r5
 800373e:	eb49 0303 	adc.w	r3, r9, r3
 8003742:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003746:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800374a:	685b      	ldr	r3, [r3, #4]
 800374c:	2200      	movs	r2, #0
 800374e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003752:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8003756:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800375a:	460b      	mov	r3, r1
 800375c:	18db      	adds	r3, r3, r3
 800375e:	653b      	str	r3, [r7, #80]	@ 0x50
 8003760:	4613      	mov	r3, r2
 8003762:	eb42 0303 	adc.w	r3, r2, r3
 8003766:	657b      	str	r3, [r7, #84]	@ 0x54
 8003768:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800376c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8003770:	f7fc fd8e 	bl	8000290 <__aeabi_uldivmod>
 8003774:	4602      	mov	r2, r0
 8003776:	460b      	mov	r3, r1
 8003778:	4b61      	ldr	r3, [pc, #388]	@ (8003900 <UART_SetConfig+0x2d4>)
 800377a:	fba3 2302 	umull	r2, r3, r3, r2
 800377e:	095b      	lsrs	r3, r3, #5
 8003780:	011c      	lsls	r4, r3, #4
 8003782:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003786:	2200      	movs	r2, #0
 8003788:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800378c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8003790:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8003794:	4642      	mov	r2, r8
 8003796:	464b      	mov	r3, r9
 8003798:	1891      	adds	r1, r2, r2
 800379a:	64b9      	str	r1, [r7, #72]	@ 0x48
 800379c:	415b      	adcs	r3, r3
 800379e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80037a0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80037a4:	4641      	mov	r1, r8
 80037a6:	eb12 0a01 	adds.w	sl, r2, r1
 80037aa:	4649      	mov	r1, r9
 80037ac:	eb43 0b01 	adc.w	fp, r3, r1
 80037b0:	f04f 0200 	mov.w	r2, #0
 80037b4:	f04f 0300 	mov.w	r3, #0
 80037b8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80037bc:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80037c0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80037c4:	4692      	mov	sl, r2
 80037c6:	469b      	mov	fp, r3
 80037c8:	4643      	mov	r3, r8
 80037ca:	eb1a 0303 	adds.w	r3, sl, r3
 80037ce:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80037d2:	464b      	mov	r3, r9
 80037d4:	eb4b 0303 	adc.w	r3, fp, r3
 80037d8:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80037dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80037e0:	685b      	ldr	r3, [r3, #4]
 80037e2:	2200      	movs	r2, #0
 80037e4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80037e8:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80037ec:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80037f0:	460b      	mov	r3, r1
 80037f2:	18db      	adds	r3, r3, r3
 80037f4:	643b      	str	r3, [r7, #64]	@ 0x40
 80037f6:	4613      	mov	r3, r2
 80037f8:	eb42 0303 	adc.w	r3, r2, r3
 80037fc:	647b      	str	r3, [r7, #68]	@ 0x44
 80037fe:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8003802:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8003806:	f7fc fd43 	bl	8000290 <__aeabi_uldivmod>
 800380a:	4602      	mov	r2, r0
 800380c:	460b      	mov	r3, r1
 800380e:	4611      	mov	r1, r2
 8003810:	4b3b      	ldr	r3, [pc, #236]	@ (8003900 <UART_SetConfig+0x2d4>)
 8003812:	fba3 2301 	umull	r2, r3, r3, r1
 8003816:	095b      	lsrs	r3, r3, #5
 8003818:	2264      	movs	r2, #100	@ 0x64
 800381a:	fb02 f303 	mul.w	r3, r2, r3
 800381e:	1acb      	subs	r3, r1, r3
 8003820:	00db      	lsls	r3, r3, #3
 8003822:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8003826:	4b36      	ldr	r3, [pc, #216]	@ (8003900 <UART_SetConfig+0x2d4>)
 8003828:	fba3 2302 	umull	r2, r3, r3, r2
 800382c:	095b      	lsrs	r3, r3, #5
 800382e:	005b      	lsls	r3, r3, #1
 8003830:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8003834:	441c      	add	r4, r3
 8003836:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800383a:	2200      	movs	r2, #0
 800383c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003840:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8003844:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8003848:	4642      	mov	r2, r8
 800384a:	464b      	mov	r3, r9
 800384c:	1891      	adds	r1, r2, r2
 800384e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003850:	415b      	adcs	r3, r3
 8003852:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003854:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8003858:	4641      	mov	r1, r8
 800385a:	1851      	adds	r1, r2, r1
 800385c:	6339      	str	r1, [r7, #48]	@ 0x30
 800385e:	4649      	mov	r1, r9
 8003860:	414b      	adcs	r3, r1
 8003862:	637b      	str	r3, [r7, #52]	@ 0x34
 8003864:	f04f 0200 	mov.w	r2, #0
 8003868:	f04f 0300 	mov.w	r3, #0
 800386c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8003870:	4659      	mov	r1, fp
 8003872:	00cb      	lsls	r3, r1, #3
 8003874:	4651      	mov	r1, sl
 8003876:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800387a:	4651      	mov	r1, sl
 800387c:	00ca      	lsls	r2, r1, #3
 800387e:	4610      	mov	r0, r2
 8003880:	4619      	mov	r1, r3
 8003882:	4603      	mov	r3, r0
 8003884:	4642      	mov	r2, r8
 8003886:	189b      	adds	r3, r3, r2
 8003888:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800388c:	464b      	mov	r3, r9
 800388e:	460a      	mov	r2, r1
 8003890:	eb42 0303 	adc.w	r3, r2, r3
 8003894:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003898:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800389c:	685b      	ldr	r3, [r3, #4]
 800389e:	2200      	movs	r2, #0
 80038a0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80038a4:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80038a8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80038ac:	460b      	mov	r3, r1
 80038ae:	18db      	adds	r3, r3, r3
 80038b0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80038b2:	4613      	mov	r3, r2
 80038b4:	eb42 0303 	adc.w	r3, r2, r3
 80038b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80038ba:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80038be:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80038c2:	f7fc fce5 	bl	8000290 <__aeabi_uldivmod>
 80038c6:	4602      	mov	r2, r0
 80038c8:	460b      	mov	r3, r1
 80038ca:	4b0d      	ldr	r3, [pc, #52]	@ (8003900 <UART_SetConfig+0x2d4>)
 80038cc:	fba3 1302 	umull	r1, r3, r3, r2
 80038d0:	095b      	lsrs	r3, r3, #5
 80038d2:	2164      	movs	r1, #100	@ 0x64
 80038d4:	fb01 f303 	mul.w	r3, r1, r3
 80038d8:	1ad3      	subs	r3, r2, r3
 80038da:	00db      	lsls	r3, r3, #3
 80038dc:	3332      	adds	r3, #50	@ 0x32
 80038de:	4a08      	ldr	r2, [pc, #32]	@ (8003900 <UART_SetConfig+0x2d4>)
 80038e0:	fba2 2303 	umull	r2, r3, r2, r3
 80038e4:	095b      	lsrs	r3, r3, #5
 80038e6:	f003 0207 	and.w	r2, r3, #7
 80038ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	4422      	add	r2, r4
 80038f2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80038f4:	e106      	b.n	8003b04 <UART_SetConfig+0x4d8>
 80038f6:	bf00      	nop
 80038f8:	40011000 	.word	0x40011000
 80038fc:	40011400 	.word	0x40011400
 8003900:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003904:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003908:	2200      	movs	r2, #0
 800390a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800390e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8003912:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8003916:	4642      	mov	r2, r8
 8003918:	464b      	mov	r3, r9
 800391a:	1891      	adds	r1, r2, r2
 800391c:	6239      	str	r1, [r7, #32]
 800391e:	415b      	adcs	r3, r3
 8003920:	627b      	str	r3, [r7, #36]	@ 0x24
 8003922:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003926:	4641      	mov	r1, r8
 8003928:	1854      	adds	r4, r2, r1
 800392a:	4649      	mov	r1, r9
 800392c:	eb43 0501 	adc.w	r5, r3, r1
 8003930:	f04f 0200 	mov.w	r2, #0
 8003934:	f04f 0300 	mov.w	r3, #0
 8003938:	00eb      	lsls	r3, r5, #3
 800393a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800393e:	00e2      	lsls	r2, r4, #3
 8003940:	4614      	mov	r4, r2
 8003942:	461d      	mov	r5, r3
 8003944:	4643      	mov	r3, r8
 8003946:	18e3      	adds	r3, r4, r3
 8003948:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800394c:	464b      	mov	r3, r9
 800394e:	eb45 0303 	adc.w	r3, r5, r3
 8003952:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003956:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800395a:	685b      	ldr	r3, [r3, #4]
 800395c:	2200      	movs	r2, #0
 800395e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003962:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003966:	f04f 0200 	mov.w	r2, #0
 800396a:	f04f 0300 	mov.w	r3, #0
 800396e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8003972:	4629      	mov	r1, r5
 8003974:	008b      	lsls	r3, r1, #2
 8003976:	4621      	mov	r1, r4
 8003978:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800397c:	4621      	mov	r1, r4
 800397e:	008a      	lsls	r2, r1, #2
 8003980:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8003984:	f7fc fc84 	bl	8000290 <__aeabi_uldivmod>
 8003988:	4602      	mov	r2, r0
 800398a:	460b      	mov	r3, r1
 800398c:	4b60      	ldr	r3, [pc, #384]	@ (8003b10 <UART_SetConfig+0x4e4>)
 800398e:	fba3 2302 	umull	r2, r3, r3, r2
 8003992:	095b      	lsrs	r3, r3, #5
 8003994:	011c      	lsls	r4, r3, #4
 8003996:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800399a:	2200      	movs	r2, #0
 800399c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80039a0:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80039a4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80039a8:	4642      	mov	r2, r8
 80039aa:	464b      	mov	r3, r9
 80039ac:	1891      	adds	r1, r2, r2
 80039ae:	61b9      	str	r1, [r7, #24]
 80039b0:	415b      	adcs	r3, r3
 80039b2:	61fb      	str	r3, [r7, #28]
 80039b4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80039b8:	4641      	mov	r1, r8
 80039ba:	1851      	adds	r1, r2, r1
 80039bc:	6139      	str	r1, [r7, #16]
 80039be:	4649      	mov	r1, r9
 80039c0:	414b      	adcs	r3, r1
 80039c2:	617b      	str	r3, [r7, #20]
 80039c4:	f04f 0200 	mov.w	r2, #0
 80039c8:	f04f 0300 	mov.w	r3, #0
 80039cc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80039d0:	4659      	mov	r1, fp
 80039d2:	00cb      	lsls	r3, r1, #3
 80039d4:	4651      	mov	r1, sl
 80039d6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80039da:	4651      	mov	r1, sl
 80039dc:	00ca      	lsls	r2, r1, #3
 80039de:	4610      	mov	r0, r2
 80039e0:	4619      	mov	r1, r3
 80039e2:	4603      	mov	r3, r0
 80039e4:	4642      	mov	r2, r8
 80039e6:	189b      	adds	r3, r3, r2
 80039e8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80039ec:	464b      	mov	r3, r9
 80039ee:	460a      	mov	r2, r1
 80039f0:	eb42 0303 	adc.w	r3, r2, r3
 80039f4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80039f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80039fc:	685b      	ldr	r3, [r3, #4]
 80039fe:	2200      	movs	r2, #0
 8003a00:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003a02:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8003a04:	f04f 0200 	mov.w	r2, #0
 8003a08:	f04f 0300 	mov.w	r3, #0
 8003a0c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8003a10:	4649      	mov	r1, r9
 8003a12:	008b      	lsls	r3, r1, #2
 8003a14:	4641      	mov	r1, r8
 8003a16:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003a1a:	4641      	mov	r1, r8
 8003a1c:	008a      	lsls	r2, r1, #2
 8003a1e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8003a22:	f7fc fc35 	bl	8000290 <__aeabi_uldivmod>
 8003a26:	4602      	mov	r2, r0
 8003a28:	460b      	mov	r3, r1
 8003a2a:	4611      	mov	r1, r2
 8003a2c:	4b38      	ldr	r3, [pc, #224]	@ (8003b10 <UART_SetConfig+0x4e4>)
 8003a2e:	fba3 2301 	umull	r2, r3, r3, r1
 8003a32:	095b      	lsrs	r3, r3, #5
 8003a34:	2264      	movs	r2, #100	@ 0x64
 8003a36:	fb02 f303 	mul.w	r3, r2, r3
 8003a3a:	1acb      	subs	r3, r1, r3
 8003a3c:	011b      	lsls	r3, r3, #4
 8003a3e:	3332      	adds	r3, #50	@ 0x32
 8003a40:	4a33      	ldr	r2, [pc, #204]	@ (8003b10 <UART_SetConfig+0x4e4>)
 8003a42:	fba2 2303 	umull	r2, r3, r2, r3
 8003a46:	095b      	lsrs	r3, r3, #5
 8003a48:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003a4c:	441c      	add	r4, r3
 8003a4e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003a52:	2200      	movs	r2, #0
 8003a54:	673b      	str	r3, [r7, #112]	@ 0x70
 8003a56:	677a      	str	r2, [r7, #116]	@ 0x74
 8003a58:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8003a5c:	4642      	mov	r2, r8
 8003a5e:	464b      	mov	r3, r9
 8003a60:	1891      	adds	r1, r2, r2
 8003a62:	60b9      	str	r1, [r7, #8]
 8003a64:	415b      	adcs	r3, r3
 8003a66:	60fb      	str	r3, [r7, #12]
 8003a68:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003a6c:	4641      	mov	r1, r8
 8003a6e:	1851      	adds	r1, r2, r1
 8003a70:	6039      	str	r1, [r7, #0]
 8003a72:	4649      	mov	r1, r9
 8003a74:	414b      	adcs	r3, r1
 8003a76:	607b      	str	r3, [r7, #4]
 8003a78:	f04f 0200 	mov.w	r2, #0
 8003a7c:	f04f 0300 	mov.w	r3, #0
 8003a80:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003a84:	4659      	mov	r1, fp
 8003a86:	00cb      	lsls	r3, r1, #3
 8003a88:	4651      	mov	r1, sl
 8003a8a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003a8e:	4651      	mov	r1, sl
 8003a90:	00ca      	lsls	r2, r1, #3
 8003a92:	4610      	mov	r0, r2
 8003a94:	4619      	mov	r1, r3
 8003a96:	4603      	mov	r3, r0
 8003a98:	4642      	mov	r2, r8
 8003a9a:	189b      	adds	r3, r3, r2
 8003a9c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003a9e:	464b      	mov	r3, r9
 8003aa0:	460a      	mov	r2, r1
 8003aa2:	eb42 0303 	adc.w	r3, r2, r3
 8003aa6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003aa8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003aac:	685b      	ldr	r3, [r3, #4]
 8003aae:	2200      	movs	r2, #0
 8003ab0:	663b      	str	r3, [r7, #96]	@ 0x60
 8003ab2:	667a      	str	r2, [r7, #100]	@ 0x64
 8003ab4:	f04f 0200 	mov.w	r2, #0
 8003ab8:	f04f 0300 	mov.w	r3, #0
 8003abc:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8003ac0:	4649      	mov	r1, r9
 8003ac2:	008b      	lsls	r3, r1, #2
 8003ac4:	4641      	mov	r1, r8
 8003ac6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003aca:	4641      	mov	r1, r8
 8003acc:	008a      	lsls	r2, r1, #2
 8003ace:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8003ad2:	f7fc fbdd 	bl	8000290 <__aeabi_uldivmod>
 8003ad6:	4602      	mov	r2, r0
 8003ad8:	460b      	mov	r3, r1
 8003ada:	4b0d      	ldr	r3, [pc, #52]	@ (8003b10 <UART_SetConfig+0x4e4>)
 8003adc:	fba3 1302 	umull	r1, r3, r3, r2
 8003ae0:	095b      	lsrs	r3, r3, #5
 8003ae2:	2164      	movs	r1, #100	@ 0x64
 8003ae4:	fb01 f303 	mul.w	r3, r1, r3
 8003ae8:	1ad3      	subs	r3, r2, r3
 8003aea:	011b      	lsls	r3, r3, #4
 8003aec:	3332      	adds	r3, #50	@ 0x32
 8003aee:	4a08      	ldr	r2, [pc, #32]	@ (8003b10 <UART_SetConfig+0x4e4>)
 8003af0:	fba2 2303 	umull	r2, r3, r2, r3
 8003af4:	095b      	lsrs	r3, r3, #5
 8003af6:	f003 020f 	and.w	r2, r3, #15
 8003afa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	4422      	add	r2, r4
 8003b02:	609a      	str	r2, [r3, #8]
}
 8003b04:	bf00      	nop
 8003b06:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8003b0a:	46bd      	mov	sp, r7
 8003b0c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003b10:	51eb851f 	.word	0x51eb851f

08003b14 <flash_read_multiple_words>:
}




void flash_read_multiple_words(uint32_t addr, uint32_t* data, size_t n){
 8003b14:	b480      	push	{r7}
 8003b16:	b087      	sub	sp, #28
 8003b18:	af00      	add	r7, sp, #0
 8003b1a:	60f8      	str	r0, [r7, #12]
 8003b1c:	60b9      	str	r1, [r7, #8]
 8003b1e:	607a      	str	r2, [r7, #4]
	for(size_t i = 0; i < n; ++i){
 8003b20:	2300      	movs	r3, #0
 8003b22:	617b      	str	r3, [r7, #20]
 8003b24:	e00d      	b.n	8003b42 <flash_read_multiple_words+0x2e>
		*(data + i) = *((uint32_t*)addr + i);
 8003b26:	697b      	ldr	r3, [r7, #20]
 8003b28:	009a      	lsls	r2, r3, #2
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	4413      	add	r3, r2
 8003b2e:	4619      	mov	r1, r3
 8003b30:	697b      	ldr	r3, [r7, #20]
 8003b32:	009b      	lsls	r3, r3, #2
 8003b34:	68ba      	ldr	r2, [r7, #8]
 8003b36:	4413      	add	r3, r2
 8003b38:	680a      	ldr	r2, [r1, #0]
 8003b3a:	601a      	str	r2, [r3, #0]
	for(size_t i = 0; i < n; ++i){
 8003b3c:	697b      	ldr	r3, [r7, #20]
 8003b3e:	3301      	adds	r3, #1
 8003b40:	617b      	str	r3, [r7, #20]
 8003b42:	697a      	ldr	r2, [r7, #20]
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	429a      	cmp	r2, r3
 8003b48:	d3ed      	bcc.n	8003b26 <flash_read_multiple_words+0x12>
	}
}
 8003b4a:	bf00      	nop
 8003b4c:	bf00      	nop
 8003b4e:	371c      	adds	r7, #28
 8003b50:	46bd      	mov	sp, r7
 8003b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b56:	4770      	bx	lr

08003b58 <lcd_send_cmd>:
 */
#include "lcd_driver.h"
static I2C_HandleTypeDef hi2c1;

void lcd_send_cmd (char cmd)
{
 8003b58:	b580      	push	{r7, lr}
 8003b5a:	b086      	sub	sp, #24
 8003b5c:	af02      	add	r7, sp, #8
 8003b5e:	4603      	mov	r3, r0
 8003b60:	71fb      	strb	r3, [r7, #7]
	char data_u, data_l;
	data_u = (cmd&0xf0);
 8003b62:	79fb      	ldrb	r3, [r7, #7]
 8003b64:	f023 030f 	bic.w	r3, r3, #15
 8003b68:	73fb      	strb	r3, [r7, #15]
	data_l = ((cmd<<4)&0xf0);
 8003b6a:	79fb      	ldrb	r3, [r7, #7]
 8003b6c:	011b      	lsls	r3, r3, #4
 8003b6e:	73bb      	strb	r3, [r7, #14]
	uint8_t data_t[4];
	data_t[0] = data_u|0x0C;  //en=1, rs=0 -> bxxxx1100
 8003b70:	7bfb      	ldrb	r3, [r7, #15]
 8003b72:	f043 030c 	orr.w	r3, r3, #12
 8003b76:	b2db      	uxtb	r3, r3
 8003b78:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x08;  //en=0, rs=0 -> bxxxx1000
 8003b7a:	7bfb      	ldrb	r3, [r7, #15]
 8003b7c:	f043 0308 	orr.w	r3, r3, #8
 8003b80:	b2db      	uxtb	r3, r3
 8003b82:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0C;  //en=1, rs=0 -> bxxxx1100
 8003b84:	7bbb      	ldrb	r3, [r7, #14]
 8003b86:	f043 030c 	orr.w	r3, r3, #12
 8003b8a:	b2db      	uxtb	r3, r3
 8003b8c:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x08;  //en=0, rs=0 -> bxxxx1000
 8003b8e:	7bbb      	ldrb	r3, [r7, #14]
 8003b90:	f043 0308 	orr.w	r3, r3, #8
 8003b94:	b2db      	uxtb	r3, r3
 8003b96:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8003b98:	f107 0208 	add.w	r2, r7, #8
 8003b9c:	2364      	movs	r3, #100	@ 0x64
 8003b9e:	9300      	str	r3, [sp, #0]
 8003ba0:	2304      	movs	r3, #4
 8003ba2:	214e      	movs	r1, #78	@ 0x4e
 8003ba4:	4803      	ldr	r0, [pc, #12]	@ (8003bb4 <lcd_send_cmd+0x5c>)
 8003ba6:	f7fe f8b1 	bl	8001d0c <HAL_I2C_Master_Transmit>
}
 8003baa:	bf00      	nop
 8003bac:	3710      	adds	r7, #16
 8003bae:	46bd      	mov	sp, r7
 8003bb0:	bd80      	pop	{r7, pc}
 8003bb2:	bf00      	nop
 8003bb4:	20000184 	.word	0x20000184

08003bb8 <lcd_init>:
	data_t[3] = data_l|0x09;  //en=0, rs=1 -> bxxxx1001
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
}

void lcd_init (I2C_HandleTypeDef i2c)
{
 8003bb8:	b084      	sub	sp, #16
 8003bba:	b580      	push	{r7, lr}
 8003bbc:	af00      	add	r7, sp, #0
 8003bbe:	f107 0c08 	add.w	ip, r7, #8
 8003bc2:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	hi2c1 = i2c;
 8003bc6:	4b22      	ldr	r3, [pc, #136]	@ (8003c50 <lcd_init+0x98>)
 8003bc8:	4618      	mov	r0, r3
 8003bca:	f107 0308 	add.w	r3, r7, #8
 8003bce:	2254      	movs	r2, #84	@ 0x54
 8003bd0:	4619      	mov	r1, r3
 8003bd2:	f000 fbb4 	bl	800433e <memcpy>
	// 4 bit initialisation
	HAL_Delay(50);  // wait for >40ms
 8003bd6:	2032      	movs	r0, #50	@ 0x32
 8003bd8:	f7fd fcac 	bl	8001534 <HAL_Delay>
	lcd_send_cmd (0x30);
 8003bdc:	2030      	movs	r0, #48	@ 0x30
 8003bde:	f7ff ffbb 	bl	8003b58 <lcd_send_cmd>
	HAL_Delay(5);  // wait for >4.1ms
 8003be2:	2005      	movs	r0, #5
 8003be4:	f7fd fca6 	bl	8001534 <HAL_Delay>
	lcd_send_cmd (0x30);
 8003be8:	2030      	movs	r0, #48	@ 0x30
 8003bea:	f7ff ffb5 	bl	8003b58 <lcd_send_cmd>
	HAL_Delay(1);  // wait for >100us
 8003bee:	2001      	movs	r0, #1
 8003bf0:	f7fd fca0 	bl	8001534 <HAL_Delay>
	lcd_send_cmd (0x30);
 8003bf4:	2030      	movs	r0, #48	@ 0x30
 8003bf6:	f7ff ffaf 	bl	8003b58 <lcd_send_cmd>
	HAL_Delay(10);
 8003bfa:	200a      	movs	r0, #10
 8003bfc:	f7fd fc9a 	bl	8001534 <HAL_Delay>
	lcd_send_cmd (0x20);  // 4bit mode
 8003c00:	2020      	movs	r0, #32
 8003c02:	f7ff ffa9 	bl	8003b58 <lcd_send_cmd>
	HAL_Delay(10);
 8003c06:	200a      	movs	r0, #10
 8003c08:	f7fd fc94 	bl	8001534 <HAL_Delay>

	// display initialisation
	lcd_send_cmd (0x28); // Function set --> DL=0 (4 bit mode), N = 1 (2 line display) F = 0 (5x8 characters)
 8003c0c:	2028      	movs	r0, #40	@ 0x28
 8003c0e:	f7ff ffa3 	bl	8003b58 <lcd_send_cmd>
	HAL_Delay(1);
 8003c12:	2001      	movs	r0, #1
 8003c14:	f7fd fc8e 	bl	8001534 <HAL_Delay>
	lcd_send_cmd (0x08); //Display on/off control --> D=0,C=0, B=0  ---> display off
 8003c18:	2008      	movs	r0, #8
 8003c1a:	f7ff ff9d 	bl	8003b58 <lcd_send_cmd>
	HAL_Delay(1);
 8003c1e:	2001      	movs	r0, #1
 8003c20:	f7fd fc88 	bl	8001534 <HAL_Delay>
	lcd_send_cmd (0x01);  // clear display
 8003c24:	2001      	movs	r0, #1
 8003c26:	f7ff ff97 	bl	8003b58 <lcd_send_cmd>
	HAL_Delay(2);
 8003c2a:	2002      	movs	r0, #2
 8003c2c:	f7fd fc82 	bl	8001534 <HAL_Delay>
	lcd_send_cmd (0x06); //Entry mode set --> I/D = 1 (increment cursor) & S = 0 (no shift)
 8003c30:	2006      	movs	r0, #6
 8003c32:	f7ff ff91 	bl	8003b58 <lcd_send_cmd>
	HAL_Delay(1);
 8003c36:	2001      	movs	r0, #1
 8003c38:	f7fd fc7c 	bl	8001534 <HAL_Delay>
	lcd_send_cmd (0x0C); //Display on/off control --> D = 1, C and B = 0. (Cursor and blink, last two bits)
 8003c3c:	200c      	movs	r0, #12
 8003c3e:	f7ff ff8b 	bl	8003b58 <lcd_send_cmd>
}
 8003c42:	bf00      	nop
 8003c44:	46bd      	mov	sp, r7
 8003c46:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8003c4a:	b004      	add	sp, #16
 8003c4c:	4770      	bx	lr
 8003c4e:	bf00      	nop
 8003c50:	20000184 	.word	0x20000184

08003c54 <s_to_ms>:
	memset(str,0,14);
	len = 0;
	changed = true;
}

uint32_t s_to_ms(uint32_t s){return s*1000UL;}
 8003c54:	b480      	push	{r7}
 8003c56:	b083      	sub	sp, #12
 8003c58:	af00      	add	r7, sp, #0
 8003c5a:	6078      	str	r0, [r7, #4]
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003c62:	fb02 f303 	mul.w	r3, r2, r3
 8003c66:	4618      	mov	r0, r3
 8003c68:	370c      	adds	r7, #12
 8003c6a:	46bd      	mov	sp, r7
 8003c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c70:	4770      	bx	lr
	...

08003c74 <state_machine_init>:

//IMPLEMENTATIONS
void state_machine_init(char data_blob[64]){
 8003c74:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003c76:	b087      	sub	sp, #28
 8003c78:	af00      	add	r7, sp, #0
 8003c7a:	6078      	str	r0, [r7, #4]
	char temp[8];
	for(size_t i = 0; i < 64; ++i)
 8003c7c:	2300      	movs	r3, #0
 8003c7e:	617b      	str	r3, [r7, #20]
 8003c80:	e00d      	b.n	8003c9e <state_machine_init+0x2a>
		if(data_blob[i] == '*') data_blob[i] = '\0';
 8003c82:	687a      	ldr	r2, [r7, #4]
 8003c84:	697b      	ldr	r3, [r7, #20]
 8003c86:	4413      	add	r3, r2
 8003c88:	781b      	ldrb	r3, [r3, #0]
 8003c8a:	2b2a      	cmp	r3, #42	@ 0x2a
 8003c8c:	d104      	bne.n	8003c98 <state_machine_init+0x24>
 8003c8e:	687a      	ldr	r2, [r7, #4]
 8003c90:	697b      	ldr	r3, [r7, #20]
 8003c92:	4413      	add	r3, r2
 8003c94:	2200      	movs	r2, #0
 8003c96:	701a      	strb	r2, [r3, #0]
	for(size_t i = 0; i < 64; ++i)
 8003c98:	697b      	ldr	r3, [r7, #20]
 8003c9a:	3301      	adds	r3, #1
 8003c9c:	617b      	str	r3, [r7, #20]
 8003c9e:	697b      	ldr	r3, [r7, #20]
 8003ca0:	2b3f      	cmp	r3, #63	@ 0x3f
 8003ca2:	d9ee      	bls.n	8003c82 <state_machine_init+0xe>
	memcpy(numbers, data_blob, 48);
 8003ca4:	4a1e      	ldr	r2, [pc, #120]	@ (8003d20 <state_machine_init+0xac>)
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	461c      	mov	r4, r3
 8003caa:	4616      	mov	r6, r2
 8003cac:	f104 0c30 	add.w	ip, r4, #48	@ 0x30
 8003cb0:	4635      	mov	r5, r6
 8003cb2:	4623      	mov	r3, r4
 8003cb4:	6818      	ldr	r0, [r3, #0]
 8003cb6:	6859      	ldr	r1, [r3, #4]
 8003cb8:	689a      	ldr	r2, [r3, #8]
 8003cba:	68db      	ldr	r3, [r3, #12]
 8003cbc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003cbe:	3410      	adds	r4, #16
 8003cc0:	3610      	adds	r6, #16
 8003cc2:	4564      	cmp	r4, ip
 8003cc4:	d1f4      	bne.n	8003cb0 <state_machine_init+0x3c>
	memcpy(pin, data_blob + 48, 8);
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	3330      	adds	r3, #48	@ 0x30
 8003cca:	2208      	movs	r2, #8
 8003ccc:	4619      	mov	r1, r3
 8003cce:	4815      	ldr	r0, [pc, #84]	@ (8003d24 <state_machine_init+0xb0>)
 8003cd0:	f000 fb35 	bl	800433e <memcpy>
	memcpy(temp, data_blob + 56, 8);
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 8003cda:	f107 030c 	add.w	r3, r7, #12
 8003cde:	6810      	ldr	r0, [r2, #0]
 8003ce0:	6851      	ldr	r1, [r2, #4]
 8003ce2:	c303      	stmia	r3!, {r0, r1}


	countdown_delay = strtol(temp, NULL, 10);
 8003ce4:	f107 030c 	add.w	r3, r7, #12
 8003ce8:	220a      	movs	r2, #10
 8003cea:	2100      	movs	r1, #0
 8003cec:	4618      	mov	r0, r3
 8003cee:	f000 f897 	bl	8003e20 <strtol>
 8003cf2:	4603      	mov	r3, r0
 8003cf4:	461a      	mov	r2, r3
 8003cf6:	4b0c      	ldr	r3, [pc, #48]	@ (8003d28 <state_machine_init+0xb4>)
 8003cf8:	601a      	str	r2, [r3, #0]
	pin[strlen(pin)] = '#';
 8003cfa:	480a      	ldr	r0, [pc, #40]	@ (8003d24 <state_machine_init+0xb0>)
 8003cfc:	f7fc fa70 	bl	80001e0 <strlen>
 8003d00:	4603      	mov	r3, r0
 8003d02:	4a08      	ldr	r2, [pc, #32]	@ (8003d24 <state_machine_init+0xb0>)
 8003d04:	2123      	movs	r1, #35	@ 0x23
 8003d06:	54d1      	strb	r1, [r2, r3]
	countdown_delay = s_to_ms(countdown_delay);
 8003d08:	4b07      	ldr	r3, [pc, #28]	@ (8003d28 <state_machine_init+0xb4>)
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	4618      	mov	r0, r3
 8003d0e:	f7ff ffa1 	bl	8003c54 <s_to_ms>
 8003d12:	4603      	mov	r3, r0
 8003d14:	4a04      	ldr	r2, [pc, #16]	@ (8003d28 <state_machine_init+0xb4>)
 8003d16:	6013      	str	r3, [r2, #0]

}
 8003d18:	bf00      	nop
 8003d1a:	371c      	adds	r7, #28
 8003d1c:	46bd      	mov	sp, r7
 8003d1e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003d20:	200001e4 	.word	0x200001e4
 8003d24:	200001d8 	.word	0x200001d8
 8003d28:	20000214 	.word	0x20000214

08003d2c <_strtol_l.constprop.0>:
 8003d2c:	2b24      	cmp	r3, #36	@ 0x24
 8003d2e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003d32:	4686      	mov	lr, r0
 8003d34:	4690      	mov	r8, r2
 8003d36:	d801      	bhi.n	8003d3c <_strtol_l.constprop.0+0x10>
 8003d38:	2b01      	cmp	r3, #1
 8003d3a:	d106      	bne.n	8003d4a <_strtol_l.constprop.0+0x1e>
 8003d3c:	f000 fad2 	bl	80042e4 <__errno>
 8003d40:	2316      	movs	r3, #22
 8003d42:	6003      	str	r3, [r0, #0]
 8003d44:	2000      	movs	r0, #0
 8003d46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003d4a:	4834      	ldr	r0, [pc, #208]	@ (8003e1c <_strtol_l.constprop.0+0xf0>)
 8003d4c:	460d      	mov	r5, r1
 8003d4e:	462a      	mov	r2, r5
 8003d50:	f815 4b01 	ldrb.w	r4, [r5], #1
 8003d54:	5d06      	ldrb	r6, [r0, r4]
 8003d56:	f016 0608 	ands.w	r6, r6, #8
 8003d5a:	d1f8      	bne.n	8003d4e <_strtol_l.constprop.0+0x22>
 8003d5c:	2c2d      	cmp	r4, #45	@ 0x2d
 8003d5e:	d12d      	bne.n	8003dbc <_strtol_l.constprop.0+0x90>
 8003d60:	782c      	ldrb	r4, [r5, #0]
 8003d62:	2601      	movs	r6, #1
 8003d64:	1c95      	adds	r5, r2, #2
 8003d66:	f033 0210 	bics.w	r2, r3, #16
 8003d6a:	d109      	bne.n	8003d80 <_strtol_l.constprop.0+0x54>
 8003d6c:	2c30      	cmp	r4, #48	@ 0x30
 8003d6e:	d12a      	bne.n	8003dc6 <_strtol_l.constprop.0+0x9a>
 8003d70:	782a      	ldrb	r2, [r5, #0]
 8003d72:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8003d76:	2a58      	cmp	r2, #88	@ 0x58
 8003d78:	d125      	bne.n	8003dc6 <_strtol_l.constprop.0+0x9a>
 8003d7a:	786c      	ldrb	r4, [r5, #1]
 8003d7c:	2310      	movs	r3, #16
 8003d7e:	3502      	adds	r5, #2
 8003d80:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8003d84:	f10c 3cff 	add.w	ip, ip, #4294967295
 8003d88:	2200      	movs	r2, #0
 8003d8a:	fbbc f9f3 	udiv	r9, ip, r3
 8003d8e:	4610      	mov	r0, r2
 8003d90:	fb03 ca19 	mls	sl, r3, r9, ip
 8003d94:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8003d98:	2f09      	cmp	r7, #9
 8003d9a:	d81b      	bhi.n	8003dd4 <_strtol_l.constprop.0+0xa8>
 8003d9c:	463c      	mov	r4, r7
 8003d9e:	42a3      	cmp	r3, r4
 8003da0:	dd27      	ble.n	8003df2 <_strtol_l.constprop.0+0xc6>
 8003da2:	1c57      	adds	r7, r2, #1
 8003da4:	d007      	beq.n	8003db6 <_strtol_l.constprop.0+0x8a>
 8003da6:	4581      	cmp	r9, r0
 8003da8:	d320      	bcc.n	8003dec <_strtol_l.constprop.0+0xc0>
 8003daa:	d101      	bne.n	8003db0 <_strtol_l.constprop.0+0x84>
 8003dac:	45a2      	cmp	sl, r4
 8003dae:	db1d      	blt.n	8003dec <_strtol_l.constprop.0+0xc0>
 8003db0:	fb00 4003 	mla	r0, r0, r3, r4
 8003db4:	2201      	movs	r2, #1
 8003db6:	f815 4b01 	ldrb.w	r4, [r5], #1
 8003dba:	e7eb      	b.n	8003d94 <_strtol_l.constprop.0+0x68>
 8003dbc:	2c2b      	cmp	r4, #43	@ 0x2b
 8003dbe:	bf04      	itt	eq
 8003dc0:	782c      	ldrbeq	r4, [r5, #0]
 8003dc2:	1c95      	addeq	r5, r2, #2
 8003dc4:	e7cf      	b.n	8003d66 <_strtol_l.constprop.0+0x3a>
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d1da      	bne.n	8003d80 <_strtol_l.constprop.0+0x54>
 8003dca:	2c30      	cmp	r4, #48	@ 0x30
 8003dcc:	bf0c      	ite	eq
 8003dce:	2308      	moveq	r3, #8
 8003dd0:	230a      	movne	r3, #10
 8003dd2:	e7d5      	b.n	8003d80 <_strtol_l.constprop.0+0x54>
 8003dd4:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8003dd8:	2f19      	cmp	r7, #25
 8003dda:	d801      	bhi.n	8003de0 <_strtol_l.constprop.0+0xb4>
 8003ddc:	3c37      	subs	r4, #55	@ 0x37
 8003dde:	e7de      	b.n	8003d9e <_strtol_l.constprop.0+0x72>
 8003de0:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8003de4:	2f19      	cmp	r7, #25
 8003de6:	d804      	bhi.n	8003df2 <_strtol_l.constprop.0+0xc6>
 8003de8:	3c57      	subs	r4, #87	@ 0x57
 8003dea:	e7d8      	b.n	8003d9e <_strtol_l.constprop.0+0x72>
 8003dec:	f04f 32ff 	mov.w	r2, #4294967295
 8003df0:	e7e1      	b.n	8003db6 <_strtol_l.constprop.0+0x8a>
 8003df2:	1c53      	adds	r3, r2, #1
 8003df4:	d108      	bne.n	8003e08 <_strtol_l.constprop.0+0xdc>
 8003df6:	2322      	movs	r3, #34	@ 0x22
 8003df8:	f8ce 3000 	str.w	r3, [lr]
 8003dfc:	4660      	mov	r0, ip
 8003dfe:	f1b8 0f00 	cmp.w	r8, #0
 8003e02:	d0a0      	beq.n	8003d46 <_strtol_l.constprop.0+0x1a>
 8003e04:	1e69      	subs	r1, r5, #1
 8003e06:	e006      	b.n	8003e16 <_strtol_l.constprop.0+0xea>
 8003e08:	b106      	cbz	r6, 8003e0c <_strtol_l.constprop.0+0xe0>
 8003e0a:	4240      	negs	r0, r0
 8003e0c:	f1b8 0f00 	cmp.w	r8, #0
 8003e10:	d099      	beq.n	8003d46 <_strtol_l.constprop.0+0x1a>
 8003e12:	2a00      	cmp	r2, #0
 8003e14:	d1f6      	bne.n	8003e04 <_strtol_l.constprop.0+0xd8>
 8003e16:	f8c8 1000 	str.w	r1, [r8]
 8003e1a:	e794      	b.n	8003d46 <_strtol_l.constprop.0+0x1a>
 8003e1c:	080053ad 	.word	0x080053ad

08003e20 <strtol>:
 8003e20:	4613      	mov	r3, r2
 8003e22:	460a      	mov	r2, r1
 8003e24:	4601      	mov	r1, r0
 8003e26:	4802      	ldr	r0, [pc, #8]	@ (8003e30 <strtol+0x10>)
 8003e28:	6800      	ldr	r0, [r0, #0]
 8003e2a:	f7ff bf7f 	b.w	8003d2c <_strtol_l.constprop.0>
 8003e2e:	bf00      	nop
 8003e30:	20000018 	.word	0x20000018

08003e34 <std>:
 8003e34:	2300      	movs	r3, #0
 8003e36:	b510      	push	{r4, lr}
 8003e38:	4604      	mov	r4, r0
 8003e3a:	e9c0 3300 	strd	r3, r3, [r0]
 8003e3e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003e42:	6083      	str	r3, [r0, #8]
 8003e44:	8181      	strh	r1, [r0, #12]
 8003e46:	6643      	str	r3, [r0, #100]	@ 0x64
 8003e48:	81c2      	strh	r2, [r0, #14]
 8003e4a:	6183      	str	r3, [r0, #24]
 8003e4c:	4619      	mov	r1, r3
 8003e4e:	2208      	movs	r2, #8
 8003e50:	305c      	adds	r0, #92	@ 0x5c
 8003e52:	f000 f9f9 	bl	8004248 <memset>
 8003e56:	4b0d      	ldr	r3, [pc, #52]	@ (8003e8c <std+0x58>)
 8003e58:	6263      	str	r3, [r4, #36]	@ 0x24
 8003e5a:	4b0d      	ldr	r3, [pc, #52]	@ (8003e90 <std+0x5c>)
 8003e5c:	62a3      	str	r3, [r4, #40]	@ 0x28
 8003e5e:	4b0d      	ldr	r3, [pc, #52]	@ (8003e94 <std+0x60>)
 8003e60:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8003e62:	4b0d      	ldr	r3, [pc, #52]	@ (8003e98 <std+0x64>)
 8003e64:	6323      	str	r3, [r4, #48]	@ 0x30
 8003e66:	4b0d      	ldr	r3, [pc, #52]	@ (8003e9c <std+0x68>)
 8003e68:	6224      	str	r4, [r4, #32]
 8003e6a:	429c      	cmp	r4, r3
 8003e6c:	d006      	beq.n	8003e7c <std+0x48>
 8003e6e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8003e72:	4294      	cmp	r4, r2
 8003e74:	d002      	beq.n	8003e7c <std+0x48>
 8003e76:	33d0      	adds	r3, #208	@ 0xd0
 8003e78:	429c      	cmp	r4, r3
 8003e7a:	d105      	bne.n	8003e88 <std+0x54>
 8003e7c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8003e80:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003e84:	f000 ba58 	b.w	8004338 <__retarget_lock_init_recursive>
 8003e88:	bd10      	pop	{r4, pc}
 8003e8a:	bf00      	nop
 8003e8c:	08004099 	.word	0x08004099
 8003e90:	080040bb 	.word	0x080040bb
 8003e94:	080040f3 	.word	0x080040f3
 8003e98:	08004117 	.word	0x08004117
 8003e9c:	20000218 	.word	0x20000218

08003ea0 <stdio_exit_handler>:
 8003ea0:	4a02      	ldr	r2, [pc, #8]	@ (8003eac <stdio_exit_handler+0xc>)
 8003ea2:	4903      	ldr	r1, [pc, #12]	@ (8003eb0 <stdio_exit_handler+0x10>)
 8003ea4:	4803      	ldr	r0, [pc, #12]	@ (8003eb4 <stdio_exit_handler+0x14>)
 8003ea6:	f000 b869 	b.w	8003f7c <_fwalk_sglue>
 8003eaa:	bf00      	nop
 8003eac:	2000000c 	.word	0x2000000c
 8003eb0:	08004bf5 	.word	0x08004bf5
 8003eb4:	2000001c 	.word	0x2000001c

08003eb8 <cleanup_stdio>:
 8003eb8:	6841      	ldr	r1, [r0, #4]
 8003eba:	4b0c      	ldr	r3, [pc, #48]	@ (8003eec <cleanup_stdio+0x34>)
 8003ebc:	4299      	cmp	r1, r3
 8003ebe:	b510      	push	{r4, lr}
 8003ec0:	4604      	mov	r4, r0
 8003ec2:	d001      	beq.n	8003ec8 <cleanup_stdio+0x10>
 8003ec4:	f000 fe96 	bl	8004bf4 <_fflush_r>
 8003ec8:	68a1      	ldr	r1, [r4, #8]
 8003eca:	4b09      	ldr	r3, [pc, #36]	@ (8003ef0 <cleanup_stdio+0x38>)
 8003ecc:	4299      	cmp	r1, r3
 8003ece:	d002      	beq.n	8003ed6 <cleanup_stdio+0x1e>
 8003ed0:	4620      	mov	r0, r4
 8003ed2:	f000 fe8f 	bl	8004bf4 <_fflush_r>
 8003ed6:	68e1      	ldr	r1, [r4, #12]
 8003ed8:	4b06      	ldr	r3, [pc, #24]	@ (8003ef4 <cleanup_stdio+0x3c>)
 8003eda:	4299      	cmp	r1, r3
 8003edc:	d004      	beq.n	8003ee8 <cleanup_stdio+0x30>
 8003ede:	4620      	mov	r0, r4
 8003ee0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003ee4:	f000 be86 	b.w	8004bf4 <_fflush_r>
 8003ee8:	bd10      	pop	{r4, pc}
 8003eea:	bf00      	nop
 8003eec:	20000218 	.word	0x20000218
 8003ef0:	20000280 	.word	0x20000280
 8003ef4:	200002e8 	.word	0x200002e8

08003ef8 <global_stdio_init.part.0>:
 8003ef8:	b510      	push	{r4, lr}
 8003efa:	4b0b      	ldr	r3, [pc, #44]	@ (8003f28 <global_stdio_init.part.0+0x30>)
 8003efc:	4c0b      	ldr	r4, [pc, #44]	@ (8003f2c <global_stdio_init.part.0+0x34>)
 8003efe:	4a0c      	ldr	r2, [pc, #48]	@ (8003f30 <global_stdio_init.part.0+0x38>)
 8003f00:	601a      	str	r2, [r3, #0]
 8003f02:	4620      	mov	r0, r4
 8003f04:	2200      	movs	r2, #0
 8003f06:	2104      	movs	r1, #4
 8003f08:	f7ff ff94 	bl	8003e34 <std>
 8003f0c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8003f10:	2201      	movs	r2, #1
 8003f12:	2109      	movs	r1, #9
 8003f14:	f7ff ff8e 	bl	8003e34 <std>
 8003f18:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8003f1c:	2202      	movs	r2, #2
 8003f1e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003f22:	2112      	movs	r1, #18
 8003f24:	f7ff bf86 	b.w	8003e34 <std>
 8003f28:	20000350 	.word	0x20000350
 8003f2c:	20000218 	.word	0x20000218
 8003f30:	08003ea1 	.word	0x08003ea1

08003f34 <__sfp_lock_acquire>:
 8003f34:	4801      	ldr	r0, [pc, #4]	@ (8003f3c <__sfp_lock_acquire+0x8>)
 8003f36:	f000 ba00 	b.w	800433a <__retarget_lock_acquire_recursive>
 8003f3a:	bf00      	nop
 8003f3c:	20000359 	.word	0x20000359

08003f40 <__sfp_lock_release>:
 8003f40:	4801      	ldr	r0, [pc, #4]	@ (8003f48 <__sfp_lock_release+0x8>)
 8003f42:	f000 b9fb 	b.w	800433c <__retarget_lock_release_recursive>
 8003f46:	bf00      	nop
 8003f48:	20000359 	.word	0x20000359

08003f4c <__sinit>:
 8003f4c:	b510      	push	{r4, lr}
 8003f4e:	4604      	mov	r4, r0
 8003f50:	f7ff fff0 	bl	8003f34 <__sfp_lock_acquire>
 8003f54:	6a23      	ldr	r3, [r4, #32]
 8003f56:	b11b      	cbz	r3, 8003f60 <__sinit+0x14>
 8003f58:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003f5c:	f7ff bff0 	b.w	8003f40 <__sfp_lock_release>
 8003f60:	4b04      	ldr	r3, [pc, #16]	@ (8003f74 <__sinit+0x28>)
 8003f62:	6223      	str	r3, [r4, #32]
 8003f64:	4b04      	ldr	r3, [pc, #16]	@ (8003f78 <__sinit+0x2c>)
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d1f5      	bne.n	8003f58 <__sinit+0xc>
 8003f6c:	f7ff ffc4 	bl	8003ef8 <global_stdio_init.part.0>
 8003f70:	e7f2      	b.n	8003f58 <__sinit+0xc>
 8003f72:	bf00      	nop
 8003f74:	08003eb9 	.word	0x08003eb9
 8003f78:	20000350 	.word	0x20000350

08003f7c <_fwalk_sglue>:
 8003f7c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003f80:	4607      	mov	r7, r0
 8003f82:	4688      	mov	r8, r1
 8003f84:	4614      	mov	r4, r2
 8003f86:	2600      	movs	r6, #0
 8003f88:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003f8c:	f1b9 0901 	subs.w	r9, r9, #1
 8003f90:	d505      	bpl.n	8003f9e <_fwalk_sglue+0x22>
 8003f92:	6824      	ldr	r4, [r4, #0]
 8003f94:	2c00      	cmp	r4, #0
 8003f96:	d1f7      	bne.n	8003f88 <_fwalk_sglue+0xc>
 8003f98:	4630      	mov	r0, r6
 8003f9a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003f9e:	89ab      	ldrh	r3, [r5, #12]
 8003fa0:	2b01      	cmp	r3, #1
 8003fa2:	d907      	bls.n	8003fb4 <_fwalk_sglue+0x38>
 8003fa4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003fa8:	3301      	adds	r3, #1
 8003faa:	d003      	beq.n	8003fb4 <_fwalk_sglue+0x38>
 8003fac:	4629      	mov	r1, r5
 8003fae:	4638      	mov	r0, r7
 8003fb0:	47c0      	blx	r8
 8003fb2:	4306      	orrs	r6, r0
 8003fb4:	3568      	adds	r5, #104	@ 0x68
 8003fb6:	e7e9      	b.n	8003f8c <_fwalk_sglue+0x10>

08003fb8 <iprintf>:
 8003fb8:	b40f      	push	{r0, r1, r2, r3}
 8003fba:	b507      	push	{r0, r1, r2, lr}
 8003fbc:	4906      	ldr	r1, [pc, #24]	@ (8003fd8 <iprintf+0x20>)
 8003fbe:	ab04      	add	r3, sp, #16
 8003fc0:	6808      	ldr	r0, [r1, #0]
 8003fc2:	f853 2b04 	ldr.w	r2, [r3], #4
 8003fc6:	6881      	ldr	r1, [r0, #8]
 8003fc8:	9301      	str	r3, [sp, #4]
 8003fca:	f000 fae9 	bl	80045a0 <_vfiprintf_r>
 8003fce:	b003      	add	sp, #12
 8003fd0:	f85d eb04 	ldr.w	lr, [sp], #4
 8003fd4:	b004      	add	sp, #16
 8003fd6:	4770      	bx	lr
 8003fd8:	20000018 	.word	0x20000018

08003fdc <_puts_r>:
 8003fdc:	6a03      	ldr	r3, [r0, #32]
 8003fde:	b570      	push	{r4, r5, r6, lr}
 8003fe0:	6884      	ldr	r4, [r0, #8]
 8003fe2:	4605      	mov	r5, r0
 8003fe4:	460e      	mov	r6, r1
 8003fe6:	b90b      	cbnz	r3, 8003fec <_puts_r+0x10>
 8003fe8:	f7ff ffb0 	bl	8003f4c <__sinit>
 8003fec:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003fee:	07db      	lsls	r3, r3, #31
 8003ff0:	d405      	bmi.n	8003ffe <_puts_r+0x22>
 8003ff2:	89a3      	ldrh	r3, [r4, #12]
 8003ff4:	0598      	lsls	r0, r3, #22
 8003ff6:	d402      	bmi.n	8003ffe <_puts_r+0x22>
 8003ff8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003ffa:	f000 f99e 	bl	800433a <__retarget_lock_acquire_recursive>
 8003ffe:	89a3      	ldrh	r3, [r4, #12]
 8004000:	0719      	lsls	r1, r3, #28
 8004002:	d502      	bpl.n	800400a <_puts_r+0x2e>
 8004004:	6923      	ldr	r3, [r4, #16]
 8004006:	2b00      	cmp	r3, #0
 8004008:	d135      	bne.n	8004076 <_puts_r+0x9a>
 800400a:	4621      	mov	r1, r4
 800400c:	4628      	mov	r0, r5
 800400e:	f000 f8c5 	bl	800419c <__swsetup_r>
 8004012:	b380      	cbz	r0, 8004076 <_puts_r+0x9a>
 8004014:	f04f 35ff 	mov.w	r5, #4294967295
 8004018:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800401a:	07da      	lsls	r2, r3, #31
 800401c:	d405      	bmi.n	800402a <_puts_r+0x4e>
 800401e:	89a3      	ldrh	r3, [r4, #12]
 8004020:	059b      	lsls	r3, r3, #22
 8004022:	d402      	bmi.n	800402a <_puts_r+0x4e>
 8004024:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004026:	f000 f989 	bl	800433c <__retarget_lock_release_recursive>
 800402a:	4628      	mov	r0, r5
 800402c:	bd70      	pop	{r4, r5, r6, pc}
 800402e:	2b00      	cmp	r3, #0
 8004030:	da04      	bge.n	800403c <_puts_r+0x60>
 8004032:	69a2      	ldr	r2, [r4, #24]
 8004034:	429a      	cmp	r2, r3
 8004036:	dc17      	bgt.n	8004068 <_puts_r+0x8c>
 8004038:	290a      	cmp	r1, #10
 800403a:	d015      	beq.n	8004068 <_puts_r+0x8c>
 800403c:	6823      	ldr	r3, [r4, #0]
 800403e:	1c5a      	adds	r2, r3, #1
 8004040:	6022      	str	r2, [r4, #0]
 8004042:	7019      	strb	r1, [r3, #0]
 8004044:	68a3      	ldr	r3, [r4, #8]
 8004046:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800404a:	3b01      	subs	r3, #1
 800404c:	60a3      	str	r3, [r4, #8]
 800404e:	2900      	cmp	r1, #0
 8004050:	d1ed      	bne.n	800402e <_puts_r+0x52>
 8004052:	2b00      	cmp	r3, #0
 8004054:	da11      	bge.n	800407a <_puts_r+0x9e>
 8004056:	4622      	mov	r2, r4
 8004058:	210a      	movs	r1, #10
 800405a:	4628      	mov	r0, r5
 800405c:	f000 f85f 	bl	800411e <__swbuf_r>
 8004060:	3001      	adds	r0, #1
 8004062:	d0d7      	beq.n	8004014 <_puts_r+0x38>
 8004064:	250a      	movs	r5, #10
 8004066:	e7d7      	b.n	8004018 <_puts_r+0x3c>
 8004068:	4622      	mov	r2, r4
 800406a:	4628      	mov	r0, r5
 800406c:	f000 f857 	bl	800411e <__swbuf_r>
 8004070:	3001      	adds	r0, #1
 8004072:	d1e7      	bne.n	8004044 <_puts_r+0x68>
 8004074:	e7ce      	b.n	8004014 <_puts_r+0x38>
 8004076:	3e01      	subs	r6, #1
 8004078:	e7e4      	b.n	8004044 <_puts_r+0x68>
 800407a:	6823      	ldr	r3, [r4, #0]
 800407c:	1c5a      	adds	r2, r3, #1
 800407e:	6022      	str	r2, [r4, #0]
 8004080:	220a      	movs	r2, #10
 8004082:	701a      	strb	r2, [r3, #0]
 8004084:	e7ee      	b.n	8004064 <_puts_r+0x88>
	...

08004088 <puts>:
 8004088:	4b02      	ldr	r3, [pc, #8]	@ (8004094 <puts+0xc>)
 800408a:	4601      	mov	r1, r0
 800408c:	6818      	ldr	r0, [r3, #0]
 800408e:	f7ff bfa5 	b.w	8003fdc <_puts_r>
 8004092:	bf00      	nop
 8004094:	20000018 	.word	0x20000018

08004098 <__sread>:
 8004098:	b510      	push	{r4, lr}
 800409a:	460c      	mov	r4, r1
 800409c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80040a0:	f000 f8fc 	bl	800429c <_read_r>
 80040a4:	2800      	cmp	r0, #0
 80040a6:	bfab      	itete	ge
 80040a8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80040aa:	89a3      	ldrhlt	r3, [r4, #12]
 80040ac:	181b      	addge	r3, r3, r0
 80040ae:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80040b2:	bfac      	ite	ge
 80040b4:	6563      	strge	r3, [r4, #84]	@ 0x54
 80040b6:	81a3      	strhlt	r3, [r4, #12]
 80040b8:	bd10      	pop	{r4, pc}

080040ba <__swrite>:
 80040ba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80040be:	461f      	mov	r7, r3
 80040c0:	898b      	ldrh	r3, [r1, #12]
 80040c2:	05db      	lsls	r3, r3, #23
 80040c4:	4605      	mov	r5, r0
 80040c6:	460c      	mov	r4, r1
 80040c8:	4616      	mov	r6, r2
 80040ca:	d505      	bpl.n	80040d8 <__swrite+0x1e>
 80040cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80040d0:	2302      	movs	r3, #2
 80040d2:	2200      	movs	r2, #0
 80040d4:	f000 f8d0 	bl	8004278 <_lseek_r>
 80040d8:	89a3      	ldrh	r3, [r4, #12]
 80040da:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80040de:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80040e2:	81a3      	strh	r3, [r4, #12]
 80040e4:	4632      	mov	r2, r6
 80040e6:	463b      	mov	r3, r7
 80040e8:	4628      	mov	r0, r5
 80040ea:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80040ee:	f000 b8e7 	b.w	80042c0 <_write_r>

080040f2 <__sseek>:
 80040f2:	b510      	push	{r4, lr}
 80040f4:	460c      	mov	r4, r1
 80040f6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80040fa:	f000 f8bd 	bl	8004278 <_lseek_r>
 80040fe:	1c43      	adds	r3, r0, #1
 8004100:	89a3      	ldrh	r3, [r4, #12]
 8004102:	bf15      	itete	ne
 8004104:	6560      	strne	r0, [r4, #84]	@ 0x54
 8004106:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800410a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800410e:	81a3      	strheq	r3, [r4, #12]
 8004110:	bf18      	it	ne
 8004112:	81a3      	strhne	r3, [r4, #12]
 8004114:	bd10      	pop	{r4, pc}

08004116 <__sclose>:
 8004116:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800411a:	f000 b89d 	b.w	8004258 <_close_r>

0800411e <__swbuf_r>:
 800411e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004120:	460e      	mov	r6, r1
 8004122:	4614      	mov	r4, r2
 8004124:	4605      	mov	r5, r0
 8004126:	b118      	cbz	r0, 8004130 <__swbuf_r+0x12>
 8004128:	6a03      	ldr	r3, [r0, #32]
 800412a:	b90b      	cbnz	r3, 8004130 <__swbuf_r+0x12>
 800412c:	f7ff ff0e 	bl	8003f4c <__sinit>
 8004130:	69a3      	ldr	r3, [r4, #24]
 8004132:	60a3      	str	r3, [r4, #8]
 8004134:	89a3      	ldrh	r3, [r4, #12]
 8004136:	071a      	lsls	r2, r3, #28
 8004138:	d501      	bpl.n	800413e <__swbuf_r+0x20>
 800413a:	6923      	ldr	r3, [r4, #16]
 800413c:	b943      	cbnz	r3, 8004150 <__swbuf_r+0x32>
 800413e:	4621      	mov	r1, r4
 8004140:	4628      	mov	r0, r5
 8004142:	f000 f82b 	bl	800419c <__swsetup_r>
 8004146:	b118      	cbz	r0, 8004150 <__swbuf_r+0x32>
 8004148:	f04f 37ff 	mov.w	r7, #4294967295
 800414c:	4638      	mov	r0, r7
 800414e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004150:	6823      	ldr	r3, [r4, #0]
 8004152:	6922      	ldr	r2, [r4, #16]
 8004154:	1a98      	subs	r0, r3, r2
 8004156:	6963      	ldr	r3, [r4, #20]
 8004158:	b2f6      	uxtb	r6, r6
 800415a:	4283      	cmp	r3, r0
 800415c:	4637      	mov	r7, r6
 800415e:	dc05      	bgt.n	800416c <__swbuf_r+0x4e>
 8004160:	4621      	mov	r1, r4
 8004162:	4628      	mov	r0, r5
 8004164:	f000 fd46 	bl	8004bf4 <_fflush_r>
 8004168:	2800      	cmp	r0, #0
 800416a:	d1ed      	bne.n	8004148 <__swbuf_r+0x2a>
 800416c:	68a3      	ldr	r3, [r4, #8]
 800416e:	3b01      	subs	r3, #1
 8004170:	60a3      	str	r3, [r4, #8]
 8004172:	6823      	ldr	r3, [r4, #0]
 8004174:	1c5a      	adds	r2, r3, #1
 8004176:	6022      	str	r2, [r4, #0]
 8004178:	701e      	strb	r6, [r3, #0]
 800417a:	6962      	ldr	r2, [r4, #20]
 800417c:	1c43      	adds	r3, r0, #1
 800417e:	429a      	cmp	r2, r3
 8004180:	d004      	beq.n	800418c <__swbuf_r+0x6e>
 8004182:	89a3      	ldrh	r3, [r4, #12]
 8004184:	07db      	lsls	r3, r3, #31
 8004186:	d5e1      	bpl.n	800414c <__swbuf_r+0x2e>
 8004188:	2e0a      	cmp	r6, #10
 800418a:	d1df      	bne.n	800414c <__swbuf_r+0x2e>
 800418c:	4621      	mov	r1, r4
 800418e:	4628      	mov	r0, r5
 8004190:	f000 fd30 	bl	8004bf4 <_fflush_r>
 8004194:	2800      	cmp	r0, #0
 8004196:	d0d9      	beq.n	800414c <__swbuf_r+0x2e>
 8004198:	e7d6      	b.n	8004148 <__swbuf_r+0x2a>
	...

0800419c <__swsetup_r>:
 800419c:	b538      	push	{r3, r4, r5, lr}
 800419e:	4b29      	ldr	r3, [pc, #164]	@ (8004244 <__swsetup_r+0xa8>)
 80041a0:	4605      	mov	r5, r0
 80041a2:	6818      	ldr	r0, [r3, #0]
 80041a4:	460c      	mov	r4, r1
 80041a6:	b118      	cbz	r0, 80041b0 <__swsetup_r+0x14>
 80041a8:	6a03      	ldr	r3, [r0, #32]
 80041aa:	b90b      	cbnz	r3, 80041b0 <__swsetup_r+0x14>
 80041ac:	f7ff fece 	bl	8003f4c <__sinit>
 80041b0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80041b4:	0719      	lsls	r1, r3, #28
 80041b6:	d422      	bmi.n	80041fe <__swsetup_r+0x62>
 80041b8:	06da      	lsls	r2, r3, #27
 80041ba:	d407      	bmi.n	80041cc <__swsetup_r+0x30>
 80041bc:	2209      	movs	r2, #9
 80041be:	602a      	str	r2, [r5, #0]
 80041c0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80041c4:	81a3      	strh	r3, [r4, #12]
 80041c6:	f04f 30ff 	mov.w	r0, #4294967295
 80041ca:	e033      	b.n	8004234 <__swsetup_r+0x98>
 80041cc:	0758      	lsls	r0, r3, #29
 80041ce:	d512      	bpl.n	80041f6 <__swsetup_r+0x5a>
 80041d0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80041d2:	b141      	cbz	r1, 80041e6 <__swsetup_r+0x4a>
 80041d4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80041d8:	4299      	cmp	r1, r3
 80041da:	d002      	beq.n	80041e2 <__swsetup_r+0x46>
 80041dc:	4628      	mov	r0, r5
 80041de:	f000 f8bd 	bl	800435c <_free_r>
 80041e2:	2300      	movs	r3, #0
 80041e4:	6363      	str	r3, [r4, #52]	@ 0x34
 80041e6:	89a3      	ldrh	r3, [r4, #12]
 80041e8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80041ec:	81a3      	strh	r3, [r4, #12]
 80041ee:	2300      	movs	r3, #0
 80041f0:	6063      	str	r3, [r4, #4]
 80041f2:	6923      	ldr	r3, [r4, #16]
 80041f4:	6023      	str	r3, [r4, #0]
 80041f6:	89a3      	ldrh	r3, [r4, #12]
 80041f8:	f043 0308 	orr.w	r3, r3, #8
 80041fc:	81a3      	strh	r3, [r4, #12]
 80041fe:	6923      	ldr	r3, [r4, #16]
 8004200:	b94b      	cbnz	r3, 8004216 <__swsetup_r+0x7a>
 8004202:	89a3      	ldrh	r3, [r4, #12]
 8004204:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8004208:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800420c:	d003      	beq.n	8004216 <__swsetup_r+0x7a>
 800420e:	4621      	mov	r1, r4
 8004210:	4628      	mov	r0, r5
 8004212:	f000 fd3d 	bl	8004c90 <__smakebuf_r>
 8004216:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800421a:	f013 0201 	ands.w	r2, r3, #1
 800421e:	d00a      	beq.n	8004236 <__swsetup_r+0x9a>
 8004220:	2200      	movs	r2, #0
 8004222:	60a2      	str	r2, [r4, #8]
 8004224:	6962      	ldr	r2, [r4, #20]
 8004226:	4252      	negs	r2, r2
 8004228:	61a2      	str	r2, [r4, #24]
 800422a:	6922      	ldr	r2, [r4, #16]
 800422c:	b942      	cbnz	r2, 8004240 <__swsetup_r+0xa4>
 800422e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8004232:	d1c5      	bne.n	80041c0 <__swsetup_r+0x24>
 8004234:	bd38      	pop	{r3, r4, r5, pc}
 8004236:	0799      	lsls	r1, r3, #30
 8004238:	bf58      	it	pl
 800423a:	6962      	ldrpl	r2, [r4, #20]
 800423c:	60a2      	str	r2, [r4, #8]
 800423e:	e7f4      	b.n	800422a <__swsetup_r+0x8e>
 8004240:	2000      	movs	r0, #0
 8004242:	e7f7      	b.n	8004234 <__swsetup_r+0x98>
 8004244:	20000018 	.word	0x20000018

08004248 <memset>:
 8004248:	4402      	add	r2, r0
 800424a:	4603      	mov	r3, r0
 800424c:	4293      	cmp	r3, r2
 800424e:	d100      	bne.n	8004252 <memset+0xa>
 8004250:	4770      	bx	lr
 8004252:	f803 1b01 	strb.w	r1, [r3], #1
 8004256:	e7f9      	b.n	800424c <memset+0x4>

08004258 <_close_r>:
 8004258:	b538      	push	{r3, r4, r5, lr}
 800425a:	4d06      	ldr	r5, [pc, #24]	@ (8004274 <_close_r+0x1c>)
 800425c:	2300      	movs	r3, #0
 800425e:	4604      	mov	r4, r0
 8004260:	4608      	mov	r0, r1
 8004262:	602b      	str	r3, [r5, #0]
 8004264:	f7fd f84e 	bl	8001304 <_close>
 8004268:	1c43      	adds	r3, r0, #1
 800426a:	d102      	bne.n	8004272 <_close_r+0x1a>
 800426c:	682b      	ldr	r3, [r5, #0]
 800426e:	b103      	cbz	r3, 8004272 <_close_r+0x1a>
 8004270:	6023      	str	r3, [r4, #0]
 8004272:	bd38      	pop	{r3, r4, r5, pc}
 8004274:	20000354 	.word	0x20000354

08004278 <_lseek_r>:
 8004278:	b538      	push	{r3, r4, r5, lr}
 800427a:	4d07      	ldr	r5, [pc, #28]	@ (8004298 <_lseek_r+0x20>)
 800427c:	4604      	mov	r4, r0
 800427e:	4608      	mov	r0, r1
 8004280:	4611      	mov	r1, r2
 8004282:	2200      	movs	r2, #0
 8004284:	602a      	str	r2, [r5, #0]
 8004286:	461a      	mov	r2, r3
 8004288:	f7fd f863 	bl	8001352 <_lseek>
 800428c:	1c43      	adds	r3, r0, #1
 800428e:	d102      	bne.n	8004296 <_lseek_r+0x1e>
 8004290:	682b      	ldr	r3, [r5, #0]
 8004292:	b103      	cbz	r3, 8004296 <_lseek_r+0x1e>
 8004294:	6023      	str	r3, [r4, #0]
 8004296:	bd38      	pop	{r3, r4, r5, pc}
 8004298:	20000354 	.word	0x20000354

0800429c <_read_r>:
 800429c:	b538      	push	{r3, r4, r5, lr}
 800429e:	4d07      	ldr	r5, [pc, #28]	@ (80042bc <_read_r+0x20>)
 80042a0:	4604      	mov	r4, r0
 80042a2:	4608      	mov	r0, r1
 80042a4:	4611      	mov	r1, r2
 80042a6:	2200      	movs	r2, #0
 80042a8:	602a      	str	r2, [r5, #0]
 80042aa:	461a      	mov	r2, r3
 80042ac:	f7fd f80d 	bl	80012ca <_read>
 80042b0:	1c43      	adds	r3, r0, #1
 80042b2:	d102      	bne.n	80042ba <_read_r+0x1e>
 80042b4:	682b      	ldr	r3, [r5, #0]
 80042b6:	b103      	cbz	r3, 80042ba <_read_r+0x1e>
 80042b8:	6023      	str	r3, [r4, #0]
 80042ba:	bd38      	pop	{r3, r4, r5, pc}
 80042bc:	20000354 	.word	0x20000354

080042c0 <_write_r>:
 80042c0:	b538      	push	{r3, r4, r5, lr}
 80042c2:	4d07      	ldr	r5, [pc, #28]	@ (80042e0 <_write_r+0x20>)
 80042c4:	4604      	mov	r4, r0
 80042c6:	4608      	mov	r0, r1
 80042c8:	4611      	mov	r1, r2
 80042ca:	2200      	movs	r2, #0
 80042cc:	602a      	str	r2, [r5, #0]
 80042ce:	461a      	mov	r2, r3
 80042d0:	f7fc feaa 	bl	8001028 <_write>
 80042d4:	1c43      	adds	r3, r0, #1
 80042d6:	d102      	bne.n	80042de <_write_r+0x1e>
 80042d8:	682b      	ldr	r3, [r5, #0]
 80042da:	b103      	cbz	r3, 80042de <_write_r+0x1e>
 80042dc:	6023      	str	r3, [r4, #0]
 80042de:	bd38      	pop	{r3, r4, r5, pc}
 80042e0:	20000354 	.word	0x20000354

080042e4 <__errno>:
 80042e4:	4b01      	ldr	r3, [pc, #4]	@ (80042ec <__errno+0x8>)
 80042e6:	6818      	ldr	r0, [r3, #0]
 80042e8:	4770      	bx	lr
 80042ea:	bf00      	nop
 80042ec:	20000018 	.word	0x20000018

080042f0 <__libc_init_array>:
 80042f0:	b570      	push	{r4, r5, r6, lr}
 80042f2:	4d0d      	ldr	r5, [pc, #52]	@ (8004328 <__libc_init_array+0x38>)
 80042f4:	4c0d      	ldr	r4, [pc, #52]	@ (800432c <__libc_init_array+0x3c>)
 80042f6:	1b64      	subs	r4, r4, r5
 80042f8:	10a4      	asrs	r4, r4, #2
 80042fa:	2600      	movs	r6, #0
 80042fc:	42a6      	cmp	r6, r4
 80042fe:	d109      	bne.n	8004314 <__libc_init_array+0x24>
 8004300:	4d0b      	ldr	r5, [pc, #44]	@ (8004330 <__libc_init_array+0x40>)
 8004302:	4c0c      	ldr	r4, [pc, #48]	@ (8004334 <__libc_init_array+0x44>)
 8004304:	f000 fd32 	bl	8004d6c <_init>
 8004308:	1b64      	subs	r4, r4, r5
 800430a:	10a4      	asrs	r4, r4, #2
 800430c:	2600      	movs	r6, #0
 800430e:	42a6      	cmp	r6, r4
 8004310:	d105      	bne.n	800431e <__libc_init_array+0x2e>
 8004312:	bd70      	pop	{r4, r5, r6, pc}
 8004314:	f855 3b04 	ldr.w	r3, [r5], #4
 8004318:	4798      	blx	r3
 800431a:	3601      	adds	r6, #1
 800431c:	e7ee      	b.n	80042fc <__libc_init_array+0xc>
 800431e:	f855 3b04 	ldr.w	r3, [r5], #4
 8004322:	4798      	blx	r3
 8004324:	3601      	adds	r6, #1
 8004326:	e7f2      	b.n	800430e <__libc_init_array+0x1e>
 8004328:	080054e8 	.word	0x080054e8
 800432c:	080054e8 	.word	0x080054e8
 8004330:	080054e8 	.word	0x080054e8
 8004334:	080054ec 	.word	0x080054ec

08004338 <__retarget_lock_init_recursive>:
 8004338:	4770      	bx	lr

0800433a <__retarget_lock_acquire_recursive>:
 800433a:	4770      	bx	lr

0800433c <__retarget_lock_release_recursive>:
 800433c:	4770      	bx	lr

0800433e <memcpy>:
 800433e:	440a      	add	r2, r1
 8004340:	4291      	cmp	r1, r2
 8004342:	f100 33ff 	add.w	r3, r0, #4294967295
 8004346:	d100      	bne.n	800434a <memcpy+0xc>
 8004348:	4770      	bx	lr
 800434a:	b510      	push	{r4, lr}
 800434c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004350:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004354:	4291      	cmp	r1, r2
 8004356:	d1f9      	bne.n	800434c <memcpy+0xe>
 8004358:	bd10      	pop	{r4, pc}
	...

0800435c <_free_r>:
 800435c:	b538      	push	{r3, r4, r5, lr}
 800435e:	4605      	mov	r5, r0
 8004360:	2900      	cmp	r1, #0
 8004362:	d041      	beq.n	80043e8 <_free_r+0x8c>
 8004364:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004368:	1f0c      	subs	r4, r1, #4
 800436a:	2b00      	cmp	r3, #0
 800436c:	bfb8      	it	lt
 800436e:	18e4      	addlt	r4, r4, r3
 8004370:	f000 f8e0 	bl	8004534 <__malloc_lock>
 8004374:	4a1d      	ldr	r2, [pc, #116]	@ (80043ec <_free_r+0x90>)
 8004376:	6813      	ldr	r3, [r2, #0]
 8004378:	b933      	cbnz	r3, 8004388 <_free_r+0x2c>
 800437a:	6063      	str	r3, [r4, #4]
 800437c:	6014      	str	r4, [r2, #0]
 800437e:	4628      	mov	r0, r5
 8004380:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004384:	f000 b8dc 	b.w	8004540 <__malloc_unlock>
 8004388:	42a3      	cmp	r3, r4
 800438a:	d908      	bls.n	800439e <_free_r+0x42>
 800438c:	6820      	ldr	r0, [r4, #0]
 800438e:	1821      	adds	r1, r4, r0
 8004390:	428b      	cmp	r3, r1
 8004392:	bf01      	itttt	eq
 8004394:	6819      	ldreq	r1, [r3, #0]
 8004396:	685b      	ldreq	r3, [r3, #4]
 8004398:	1809      	addeq	r1, r1, r0
 800439a:	6021      	streq	r1, [r4, #0]
 800439c:	e7ed      	b.n	800437a <_free_r+0x1e>
 800439e:	461a      	mov	r2, r3
 80043a0:	685b      	ldr	r3, [r3, #4]
 80043a2:	b10b      	cbz	r3, 80043a8 <_free_r+0x4c>
 80043a4:	42a3      	cmp	r3, r4
 80043a6:	d9fa      	bls.n	800439e <_free_r+0x42>
 80043a8:	6811      	ldr	r1, [r2, #0]
 80043aa:	1850      	adds	r0, r2, r1
 80043ac:	42a0      	cmp	r0, r4
 80043ae:	d10b      	bne.n	80043c8 <_free_r+0x6c>
 80043b0:	6820      	ldr	r0, [r4, #0]
 80043b2:	4401      	add	r1, r0
 80043b4:	1850      	adds	r0, r2, r1
 80043b6:	4283      	cmp	r3, r0
 80043b8:	6011      	str	r1, [r2, #0]
 80043ba:	d1e0      	bne.n	800437e <_free_r+0x22>
 80043bc:	6818      	ldr	r0, [r3, #0]
 80043be:	685b      	ldr	r3, [r3, #4]
 80043c0:	6053      	str	r3, [r2, #4]
 80043c2:	4408      	add	r0, r1
 80043c4:	6010      	str	r0, [r2, #0]
 80043c6:	e7da      	b.n	800437e <_free_r+0x22>
 80043c8:	d902      	bls.n	80043d0 <_free_r+0x74>
 80043ca:	230c      	movs	r3, #12
 80043cc:	602b      	str	r3, [r5, #0]
 80043ce:	e7d6      	b.n	800437e <_free_r+0x22>
 80043d0:	6820      	ldr	r0, [r4, #0]
 80043d2:	1821      	adds	r1, r4, r0
 80043d4:	428b      	cmp	r3, r1
 80043d6:	bf04      	itt	eq
 80043d8:	6819      	ldreq	r1, [r3, #0]
 80043da:	685b      	ldreq	r3, [r3, #4]
 80043dc:	6063      	str	r3, [r4, #4]
 80043de:	bf04      	itt	eq
 80043e0:	1809      	addeq	r1, r1, r0
 80043e2:	6021      	streq	r1, [r4, #0]
 80043e4:	6054      	str	r4, [r2, #4]
 80043e6:	e7ca      	b.n	800437e <_free_r+0x22>
 80043e8:	bd38      	pop	{r3, r4, r5, pc}
 80043ea:	bf00      	nop
 80043ec:	20000360 	.word	0x20000360

080043f0 <sbrk_aligned>:
 80043f0:	b570      	push	{r4, r5, r6, lr}
 80043f2:	4e0f      	ldr	r6, [pc, #60]	@ (8004430 <sbrk_aligned+0x40>)
 80043f4:	460c      	mov	r4, r1
 80043f6:	6831      	ldr	r1, [r6, #0]
 80043f8:	4605      	mov	r5, r0
 80043fa:	b911      	cbnz	r1, 8004402 <sbrk_aligned+0x12>
 80043fc:	f000 fca6 	bl	8004d4c <_sbrk_r>
 8004400:	6030      	str	r0, [r6, #0]
 8004402:	4621      	mov	r1, r4
 8004404:	4628      	mov	r0, r5
 8004406:	f000 fca1 	bl	8004d4c <_sbrk_r>
 800440a:	1c43      	adds	r3, r0, #1
 800440c:	d103      	bne.n	8004416 <sbrk_aligned+0x26>
 800440e:	f04f 34ff 	mov.w	r4, #4294967295
 8004412:	4620      	mov	r0, r4
 8004414:	bd70      	pop	{r4, r5, r6, pc}
 8004416:	1cc4      	adds	r4, r0, #3
 8004418:	f024 0403 	bic.w	r4, r4, #3
 800441c:	42a0      	cmp	r0, r4
 800441e:	d0f8      	beq.n	8004412 <sbrk_aligned+0x22>
 8004420:	1a21      	subs	r1, r4, r0
 8004422:	4628      	mov	r0, r5
 8004424:	f000 fc92 	bl	8004d4c <_sbrk_r>
 8004428:	3001      	adds	r0, #1
 800442a:	d1f2      	bne.n	8004412 <sbrk_aligned+0x22>
 800442c:	e7ef      	b.n	800440e <sbrk_aligned+0x1e>
 800442e:	bf00      	nop
 8004430:	2000035c 	.word	0x2000035c

08004434 <_malloc_r>:
 8004434:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004438:	1ccd      	adds	r5, r1, #3
 800443a:	f025 0503 	bic.w	r5, r5, #3
 800443e:	3508      	adds	r5, #8
 8004440:	2d0c      	cmp	r5, #12
 8004442:	bf38      	it	cc
 8004444:	250c      	movcc	r5, #12
 8004446:	2d00      	cmp	r5, #0
 8004448:	4606      	mov	r6, r0
 800444a:	db01      	blt.n	8004450 <_malloc_r+0x1c>
 800444c:	42a9      	cmp	r1, r5
 800444e:	d904      	bls.n	800445a <_malloc_r+0x26>
 8004450:	230c      	movs	r3, #12
 8004452:	6033      	str	r3, [r6, #0]
 8004454:	2000      	movs	r0, #0
 8004456:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800445a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004530 <_malloc_r+0xfc>
 800445e:	f000 f869 	bl	8004534 <__malloc_lock>
 8004462:	f8d8 3000 	ldr.w	r3, [r8]
 8004466:	461c      	mov	r4, r3
 8004468:	bb44      	cbnz	r4, 80044bc <_malloc_r+0x88>
 800446a:	4629      	mov	r1, r5
 800446c:	4630      	mov	r0, r6
 800446e:	f7ff ffbf 	bl	80043f0 <sbrk_aligned>
 8004472:	1c43      	adds	r3, r0, #1
 8004474:	4604      	mov	r4, r0
 8004476:	d158      	bne.n	800452a <_malloc_r+0xf6>
 8004478:	f8d8 4000 	ldr.w	r4, [r8]
 800447c:	4627      	mov	r7, r4
 800447e:	2f00      	cmp	r7, #0
 8004480:	d143      	bne.n	800450a <_malloc_r+0xd6>
 8004482:	2c00      	cmp	r4, #0
 8004484:	d04b      	beq.n	800451e <_malloc_r+0xea>
 8004486:	6823      	ldr	r3, [r4, #0]
 8004488:	4639      	mov	r1, r7
 800448a:	4630      	mov	r0, r6
 800448c:	eb04 0903 	add.w	r9, r4, r3
 8004490:	f000 fc5c 	bl	8004d4c <_sbrk_r>
 8004494:	4581      	cmp	r9, r0
 8004496:	d142      	bne.n	800451e <_malloc_r+0xea>
 8004498:	6821      	ldr	r1, [r4, #0]
 800449a:	1a6d      	subs	r5, r5, r1
 800449c:	4629      	mov	r1, r5
 800449e:	4630      	mov	r0, r6
 80044a0:	f7ff ffa6 	bl	80043f0 <sbrk_aligned>
 80044a4:	3001      	adds	r0, #1
 80044a6:	d03a      	beq.n	800451e <_malloc_r+0xea>
 80044a8:	6823      	ldr	r3, [r4, #0]
 80044aa:	442b      	add	r3, r5
 80044ac:	6023      	str	r3, [r4, #0]
 80044ae:	f8d8 3000 	ldr.w	r3, [r8]
 80044b2:	685a      	ldr	r2, [r3, #4]
 80044b4:	bb62      	cbnz	r2, 8004510 <_malloc_r+0xdc>
 80044b6:	f8c8 7000 	str.w	r7, [r8]
 80044ba:	e00f      	b.n	80044dc <_malloc_r+0xa8>
 80044bc:	6822      	ldr	r2, [r4, #0]
 80044be:	1b52      	subs	r2, r2, r5
 80044c0:	d420      	bmi.n	8004504 <_malloc_r+0xd0>
 80044c2:	2a0b      	cmp	r2, #11
 80044c4:	d917      	bls.n	80044f6 <_malloc_r+0xc2>
 80044c6:	1961      	adds	r1, r4, r5
 80044c8:	42a3      	cmp	r3, r4
 80044ca:	6025      	str	r5, [r4, #0]
 80044cc:	bf18      	it	ne
 80044ce:	6059      	strne	r1, [r3, #4]
 80044d0:	6863      	ldr	r3, [r4, #4]
 80044d2:	bf08      	it	eq
 80044d4:	f8c8 1000 	streq.w	r1, [r8]
 80044d8:	5162      	str	r2, [r4, r5]
 80044da:	604b      	str	r3, [r1, #4]
 80044dc:	4630      	mov	r0, r6
 80044de:	f000 f82f 	bl	8004540 <__malloc_unlock>
 80044e2:	f104 000b 	add.w	r0, r4, #11
 80044e6:	1d23      	adds	r3, r4, #4
 80044e8:	f020 0007 	bic.w	r0, r0, #7
 80044ec:	1ac2      	subs	r2, r0, r3
 80044ee:	bf1c      	itt	ne
 80044f0:	1a1b      	subne	r3, r3, r0
 80044f2:	50a3      	strne	r3, [r4, r2]
 80044f4:	e7af      	b.n	8004456 <_malloc_r+0x22>
 80044f6:	6862      	ldr	r2, [r4, #4]
 80044f8:	42a3      	cmp	r3, r4
 80044fa:	bf0c      	ite	eq
 80044fc:	f8c8 2000 	streq.w	r2, [r8]
 8004500:	605a      	strne	r2, [r3, #4]
 8004502:	e7eb      	b.n	80044dc <_malloc_r+0xa8>
 8004504:	4623      	mov	r3, r4
 8004506:	6864      	ldr	r4, [r4, #4]
 8004508:	e7ae      	b.n	8004468 <_malloc_r+0x34>
 800450a:	463c      	mov	r4, r7
 800450c:	687f      	ldr	r7, [r7, #4]
 800450e:	e7b6      	b.n	800447e <_malloc_r+0x4a>
 8004510:	461a      	mov	r2, r3
 8004512:	685b      	ldr	r3, [r3, #4]
 8004514:	42a3      	cmp	r3, r4
 8004516:	d1fb      	bne.n	8004510 <_malloc_r+0xdc>
 8004518:	2300      	movs	r3, #0
 800451a:	6053      	str	r3, [r2, #4]
 800451c:	e7de      	b.n	80044dc <_malloc_r+0xa8>
 800451e:	230c      	movs	r3, #12
 8004520:	6033      	str	r3, [r6, #0]
 8004522:	4630      	mov	r0, r6
 8004524:	f000 f80c 	bl	8004540 <__malloc_unlock>
 8004528:	e794      	b.n	8004454 <_malloc_r+0x20>
 800452a:	6005      	str	r5, [r0, #0]
 800452c:	e7d6      	b.n	80044dc <_malloc_r+0xa8>
 800452e:	bf00      	nop
 8004530:	20000360 	.word	0x20000360

08004534 <__malloc_lock>:
 8004534:	4801      	ldr	r0, [pc, #4]	@ (800453c <__malloc_lock+0x8>)
 8004536:	f7ff bf00 	b.w	800433a <__retarget_lock_acquire_recursive>
 800453a:	bf00      	nop
 800453c:	20000358 	.word	0x20000358

08004540 <__malloc_unlock>:
 8004540:	4801      	ldr	r0, [pc, #4]	@ (8004548 <__malloc_unlock+0x8>)
 8004542:	f7ff befb 	b.w	800433c <__retarget_lock_release_recursive>
 8004546:	bf00      	nop
 8004548:	20000358 	.word	0x20000358

0800454c <__sfputc_r>:
 800454c:	6893      	ldr	r3, [r2, #8]
 800454e:	3b01      	subs	r3, #1
 8004550:	2b00      	cmp	r3, #0
 8004552:	b410      	push	{r4}
 8004554:	6093      	str	r3, [r2, #8]
 8004556:	da08      	bge.n	800456a <__sfputc_r+0x1e>
 8004558:	6994      	ldr	r4, [r2, #24]
 800455a:	42a3      	cmp	r3, r4
 800455c:	db01      	blt.n	8004562 <__sfputc_r+0x16>
 800455e:	290a      	cmp	r1, #10
 8004560:	d103      	bne.n	800456a <__sfputc_r+0x1e>
 8004562:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004566:	f7ff bdda 	b.w	800411e <__swbuf_r>
 800456a:	6813      	ldr	r3, [r2, #0]
 800456c:	1c58      	adds	r0, r3, #1
 800456e:	6010      	str	r0, [r2, #0]
 8004570:	7019      	strb	r1, [r3, #0]
 8004572:	4608      	mov	r0, r1
 8004574:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004578:	4770      	bx	lr

0800457a <__sfputs_r>:
 800457a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800457c:	4606      	mov	r6, r0
 800457e:	460f      	mov	r7, r1
 8004580:	4614      	mov	r4, r2
 8004582:	18d5      	adds	r5, r2, r3
 8004584:	42ac      	cmp	r4, r5
 8004586:	d101      	bne.n	800458c <__sfputs_r+0x12>
 8004588:	2000      	movs	r0, #0
 800458a:	e007      	b.n	800459c <__sfputs_r+0x22>
 800458c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004590:	463a      	mov	r2, r7
 8004592:	4630      	mov	r0, r6
 8004594:	f7ff ffda 	bl	800454c <__sfputc_r>
 8004598:	1c43      	adds	r3, r0, #1
 800459a:	d1f3      	bne.n	8004584 <__sfputs_r+0xa>
 800459c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080045a0 <_vfiprintf_r>:
 80045a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80045a4:	460d      	mov	r5, r1
 80045a6:	b09d      	sub	sp, #116	@ 0x74
 80045a8:	4614      	mov	r4, r2
 80045aa:	4698      	mov	r8, r3
 80045ac:	4606      	mov	r6, r0
 80045ae:	b118      	cbz	r0, 80045b8 <_vfiprintf_r+0x18>
 80045b0:	6a03      	ldr	r3, [r0, #32]
 80045b2:	b90b      	cbnz	r3, 80045b8 <_vfiprintf_r+0x18>
 80045b4:	f7ff fcca 	bl	8003f4c <__sinit>
 80045b8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80045ba:	07d9      	lsls	r1, r3, #31
 80045bc:	d405      	bmi.n	80045ca <_vfiprintf_r+0x2a>
 80045be:	89ab      	ldrh	r3, [r5, #12]
 80045c0:	059a      	lsls	r2, r3, #22
 80045c2:	d402      	bmi.n	80045ca <_vfiprintf_r+0x2a>
 80045c4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80045c6:	f7ff feb8 	bl	800433a <__retarget_lock_acquire_recursive>
 80045ca:	89ab      	ldrh	r3, [r5, #12]
 80045cc:	071b      	lsls	r3, r3, #28
 80045ce:	d501      	bpl.n	80045d4 <_vfiprintf_r+0x34>
 80045d0:	692b      	ldr	r3, [r5, #16]
 80045d2:	b99b      	cbnz	r3, 80045fc <_vfiprintf_r+0x5c>
 80045d4:	4629      	mov	r1, r5
 80045d6:	4630      	mov	r0, r6
 80045d8:	f7ff fde0 	bl	800419c <__swsetup_r>
 80045dc:	b170      	cbz	r0, 80045fc <_vfiprintf_r+0x5c>
 80045de:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80045e0:	07dc      	lsls	r4, r3, #31
 80045e2:	d504      	bpl.n	80045ee <_vfiprintf_r+0x4e>
 80045e4:	f04f 30ff 	mov.w	r0, #4294967295
 80045e8:	b01d      	add	sp, #116	@ 0x74
 80045ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80045ee:	89ab      	ldrh	r3, [r5, #12]
 80045f0:	0598      	lsls	r0, r3, #22
 80045f2:	d4f7      	bmi.n	80045e4 <_vfiprintf_r+0x44>
 80045f4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80045f6:	f7ff fea1 	bl	800433c <__retarget_lock_release_recursive>
 80045fa:	e7f3      	b.n	80045e4 <_vfiprintf_r+0x44>
 80045fc:	2300      	movs	r3, #0
 80045fe:	9309      	str	r3, [sp, #36]	@ 0x24
 8004600:	2320      	movs	r3, #32
 8004602:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004606:	f8cd 800c 	str.w	r8, [sp, #12]
 800460a:	2330      	movs	r3, #48	@ 0x30
 800460c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80047bc <_vfiprintf_r+0x21c>
 8004610:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8004614:	f04f 0901 	mov.w	r9, #1
 8004618:	4623      	mov	r3, r4
 800461a:	469a      	mov	sl, r3
 800461c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004620:	b10a      	cbz	r2, 8004626 <_vfiprintf_r+0x86>
 8004622:	2a25      	cmp	r2, #37	@ 0x25
 8004624:	d1f9      	bne.n	800461a <_vfiprintf_r+0x7a>
 8004626:	ebba 0b04 	subs.w	fp, sl, r4
 800462a:	d00b      	beq.n	8004644 <_vfiprintf_r+0xa4>
 800462c:	465b      	mov	r3, fp
 800462e:	4622      	mov	r2, r4
 8004630:	4629      	mov	r1, r5
 8004632:	4630      	mov	r0, r6
 8004634:	f7ff ffa1 	bl	800457a <__sfputs_r>
 8004638:	3001      	adds	r0, #1
 800463a:	f000 80a7 	beq.w	800478c <_vfiprintf_r+0x1ec>
 800463e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004640:	445a      	add	r2, fp
 8004642:	9209      	str	r2, [sp, #36]	@ 0x24
 8004644:	f89a 3000 	ldrb.w	r3, [sl]
 8004648:	2b00      	cmp	r3, #0
 800464a:	f000 809f 	beq.w	800478c <_vfiprintf_r+0x1ec>
 800464e:	2300      	movs	r3, #0
 8004650:	f04f 32ff 	mov.w	r2, #4294967295
 8004654:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004658:	f10a 0a01 	add.w	sl, sl, #1
 800465c:	9304      	str	r3, [sp, #16]
 800465e:	9307      	str	r3, [sp, #28]
 8004660:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004664:	931a      	str	r3, [sp, #104]	@ 0x68
 8004666:	4654      	mov	r4, sl
 8004668:	2205      	movs	r2, #5
 800466a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800466e:	4853      	ldr	r0, [pc, #332]	@ (80047bc <_vfiprintf_r+0x21c>)
 8004670:	f7fb fdbe 	bl	80001f0 <memchr>
 8004674:	9a04      	ldr	r2, [sp, #16]
 8004676:	b9d8      	cbnz	r0, 80046b0 <_vfiprintf_r+0x110>
 8004678:	06d1      	lsls	r1, r2, #27
 800467a:	bf44      	itt	mi
 800467c:	2320      	movmi	r3, #32
 800467e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004682:	0713      	lsls	r3, r2, #28
 8004684:	bf44      	itt	mi
 8004686:	232b      	movmi	r3, #43	@ 0x2b
 8004688:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800468c:	f89a 3000 	ldrb.w	r3, [sl]
 8004690:	2b2a      	cmp	r3, #42	@ 0x2a
 8004692:	d015      	beq.n	80046c0 <_vfiprintf_r+0x120>
 8004694:	9a07      	ldr	r2, [sp, #28]
 8004696:	4654      	mov	r4, sl
 8004698:	2000      	movs	r0, #0
 800469a:	f04f 0c0a 	mov.w	ip, #10
 800469e:	4621      	mov	r1, r4
 80046a0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80046a4:	3b30      	subs	r3, #48	@ 0x30
 80046a6:	2b09      	cmp	r3, #9
 80046a8:	d94b      	bls.n	8004742 <_vfiprintf_r+0x1a2>
 80046aa:	b1b0      	cbz	r0, 80046da <_vfiprintf_r+0x13a>
 80046ac:	9207      	str	r2, [sp, #28]
 80046ae:	e014      	b.n	80046da <_vfiprintf_r+0x13a>
 80046b0:	eba0 0308 	sub.w	r3, r0, r8
 80046b4:	fa09 f303 	lsl.w	r3, r9, r3
 80046b8:	4313      	orrs	r3, r2
 80046ba:	9304      	str	r3, [sp, #16]
 80046bc:	46a2      	mov	sl, r4
 80046be:	e7d2      	b.n	8004666 <_vfiprintf_r+0xc6>
 80046c0:	9b03      	ldr	r3, [sp, #12]
 80046c2:	1d19      	adds	r1, r3, #4
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	9103      	str	r1, [sp, #12]
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	bfbb      	ittet	lt
 80046cc:	425b      	neglt	r3, r3
 80046ce:	f042 0202 	orrlt.w	r2, r2, #2
 80046d2:	9307      	strge	r3, [sp, #28]
 80046d4:	9307      	strlt	r3, [sp, #28]
 80046d6:	bfb8      	it	lt
 80046d8:	9204      	strlt	r2, [sp, #16]
 80046da:	7823      	ldrb	r3, [r4, #0]
 80046dc:	2b2e      	cmp	r3, #46	@ 0x2e
 80046de:	d10a      	bne.n	80046f6 <_vfiprintf_r+0x156>
 80046e0:	7863      	ldrb	r3, [r4, #1]
 80046e2:	2b2a      	cmp	r3, #42	@ 0x2a
 80046e4:	d132      	bne.n	800474c <_vfiprintf_r+0x1ac>
 80046e6:	9b03      	ldr	r3, [sp, #12]
 80046e8:	1d1a      	adds	r2, r3, #4
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	9203      	str	r2, [sp, #12]
 80046ee:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80046f2:	3402      	adds	r4, #2
 80046f4:	9305      	str	r3, [sp, #20]
 80046f6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80047cc <_vfiprintf_r+0x22c>
 80046fa:	7821      	ldrb	r1, [r4, #0]
 80046fc:	2203      	movs	r2, #3
 80046fe:	4650      	mov	r0, sl
 8004700:	f7fb fd76 	bl	80001f0 <memchr>
 8004704:	b138      	cbz	r0, 8004716 <_vfiprintf_r+0x176>
 8004706:	9b04      	ldr	r3, [sp, #16]
 8004708:	eba0 000a 	sub.w	r0, r0, sl
 800470c:	2240      	movs	r2, #64	@ 0x40
 800470e:	4082      	lsls	r2, r0
 8004710:	4313      	orrs	r3, r2
 8004712:	3401      	adds	r4, #1
 8004714:	9304      	str	r3, [sp, #16]
 8004716:	f814 1b01 	ldrb.w	r1, [r4], #1
 800471a:	4829      	ldr	r0, [pc, #164]	@ (80047c0 <_vfiprintf_r+0x220>)
 800471c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004720:	2206      	movs	r2, #6
 8004722:	f7fb fd65 	bl	80001f0 <memchr>
 8004726:	2800      	cmp	r0, #0
 8004728:	d03f      	beq.n	80047aa <_vfiprintf_r+0x20a>
 800472a:	4b26      	ldr	r3, [pc, #152]	@ (80047c4 <_vfiprintf_r+0x224>)
 800472c:	bb1b      	cbnz	r3, 8004776 <_vfiprintf_r+0x1d6>
 800472e:	9b03      	ldr	r3, [sp, #12]
 8004730:	3307      	adds	r3, #7
 8004732:	f023 0307 	bic.w	r3, r3, #7
 8004736:	3308      	adds	r3, #8
 8004738:	9303      	str	r3, [sp, #12]
 800473a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800473c:	443b      	add	r3, r7
 800473e:	9309      	str	r3, [sp, #36]	@ 0x24
 8004740:	e76a      	b.n	8004618 <_vfiprintf_r+0x78>
 8004742:	fb0c 3202 	mla	r2, ip, r2, r3
 8004746:	460c      	mov	r4, r1
 8004748:	2001      	movs	r0, #1
 800474a:	e7a8      	b.n	800469e <_vfiprintf_r+0xfe>
 800474c:	2300      	movs	r3, #0
 800474e:	3401      	adds	r4, #1
 8004750:	9305      	str	r3, [sp, #20]
 8004752:	4619      	mov	r1, r3
 8004754:	f04f 0c0a 	mov.w	ip, #10
 8004758:	4620      	mov	r0, r4
 800475a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800475e:	3a30      	subs	r2, #48	@ 0x30
 8004760:	2a09      	cmp	r2, #9
 8004762:	d903      	bls.n	800476c <_vfiprintf_r+0x1cc>
 8004764:	2b00      	cmp	r3, #0
 8004766:	d0c6      	beq.n	80046f6 <_vfiprintf_r+0x156>
 8004768:	9105      	str	r1, [sp, #20]
 800476a:	e7c4      	b.n	80046f6 <_vfiprintf_r+0x156>
 800476c:	fb0c 2101 	mla	r1, ip, r1, r2
 8004770:	4604      	mov	r4, r0
 8004772:	2301      	movs	r3, #1
 8004774:	e7f0      	b.n	8004758 <_vfiprintf_r+0x1b8>
 8004776:	ab03      	add	r3, sp, #12
 8004778:	9300      	str	r3, [sp, #0]
 800477a:	462a      	mov	r2, r5
 800477c:	4b12      	ldr	r3, [pc, #72]	@ (80047c8 <_vfiprintf_r+0x228>)
 800477e:	a904      	add	r1, sp, #16
 8004780:	4630      	mov	r0, r6
 8004782:	f3af 8000 	nop.w
 8004786:	4607      	mov	r7, r0
 8004788:	1c78      	adds	r0, r7, #1
 800478a:	d1d6      	bne.n	800473a <_vfiprintf_r+0x19a>
 800478c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800478e:	07d9      	lsls	r1, r3, #31
 8004790:	d405      	bmi.n	800479e <_vfiprintf_r+0x1fe>
 8004792:	89ab      	ldrh	r3, [r5, #12]
 8004794:	059a      	lsls	r2, r3, #22
 8004796:	d402      	bmi.n	800479e <_vfiprintf_r+0x1fe>
 8004798:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800479a:	f7ff fdcf 	bl	800433c <__retarget_lock_release_recursive>
 800479e:	89ab      	ldrh	r3, [r5, #12]
 80047a0:	065b      	lsls	r3, r3, #25
 80047a2:	f53f af1f 	bmi.w	80045e4 <_vfiprintf_r+0x44>
 80047a6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80047a8:	e71e      	b.n	80045e8 <_vfiprintf_r+0x48>
 80047aa:	ab03      	add	r3, sp, #12
 80047ac:	9300      	str	r3, [sp, #0]
 80047ae:	462a      	mov	r2, r5
 80047b0:	4b05      	ldr	r3, [pc, #20]	@ (80047c8 <_vfiprintf_r+0x228>)
 80047b2:	a904      	add	r1, sp, #16
 80047b4:	4630      	mov	r0, r6
 80047b6:	f000 f879 	bl	80048ac <_printf_i>
 80047ba:	e7e4      	b.n	8004786 <_vfiprintf_r+0x1e6>
 80047bc:	080054ad 	.word	0x080054ad
 80047c0:	080054b7 	.word	0x080054b7
 80047c4:	00000000 	.word	0x00000000
 80047c8:	0800457b 	.word	0x0800457b
 80047cc:	080054b3 	.word	0x080054b3

080047d0 <_printf_common>:
 80047d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80047d4:	4616      	mov	r6, r2
 80047d6:	4698      	mov	r8, r3
 80047d8:	688a      	ldr	r2, [r1, #8]
 80047da:	690b      	ldr	r3, [r1, #16]
 80047dc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80047e0:	4293      	cmp	r3, r2
 80047e2:	bfb8      	it	lt
 80047e4:	4613      	movlt	r3, r2
 80047e6:	6033      	str	r3, [r6, #0]
 80047e8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80047ec:	4607      	mov	r7, r0
 80047ee:	460c      	mov	r4, r1
 80047f0:	b10a      	cbz	r2, 80047f6 <_printf_common+0x26>
 80047f2:	3301      	adds	r3, #1
 80047f4:	6033      	str	r3, [r6, #0]
 80047f6:	6823      	ldr	r3, [r4, #0]
 80047f8:	0699      	lsls	r1, r3, #26
 80047fa:	bf42      	ittt	mi
 80047fc:	6833      	ldrmi	r3, [r6, #0]
 80047fe:	3302      	addmi	r3, #2
 8004800:	6033      	strmi	r3, [r6, #0]
 8004802:	6825      	ldr	r5, [r4, #0]
 8004804:	f015 0506 	ands.w	r5, r5, #6
 8004808:	d106      	bne.n	8004818 <_printf_common+0x48>
 800480a:	f104 0a19 	add.w	sl, r4, #25
 800480e:	68e3      	ldr	r3, [r4, #12]
 8004810:	6832      	ldr	r2, [r6, #0]
 8004812:	1a9b      	subs	r3, r3, r2
 8004814:	42ab      	cmp	r3, r5
 8004816:	dc26      	bgt.n	8004866 <_printf_common+0x96>
 8004818:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800481c:	6822      	ldr	r2, [r4, #0]
 800481e:	3b00      	subs	r3, #0
 8004820:	bf18      	it	ne
 8004822:	2301      	movne	r3, #1
 8004824:	0692      	lsls	r2, r2, #26
 8004826:	d42b      	bmi.n	8004880 <_printf_common+0xb0>
 8004828:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800482c:	4641      	mov	r1, r8
 800482e:	4638      	mov	r0, r7
 8004830:	47c8      	blx	r9
 8004832:	3001      	adds	r0, #1
 8004834:	d01e      	beq.n	8004874 <_printf_common+0xa4>
 8004836:	6823      	ldr	r3, [r4, #0]
 8004838:	6922      	ldr	r2, [r4, #16]
 800483a:	f003 0306 	and.w	r3, r3, #6
 800483e:	2b04      	cmp	r3, #4
 8004840:	bf02      	ittt	eq
 8004842:	68e5      	ldreq	r5, [r4, #12]
 8004844:	6833      	ldreq	r3, [r6, #0]
 8004846:	1aed      	subeq	r5, r5, r3
 8004848:	68a3      	ldr	r3, [r4, #8]
 800484a:	bf0c      	ite	eq
 800484c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004850:	2500      	movne	r5, #0
 8004852:	4293      	cmp	r3, r2
 8004854:	bfc4      	itt	gt
 8004856:	1a9b      	subgt	r3, r3, r2
 8004858:	18ed      	addgt	r5, r5, r3
 800485a:	2600      	movs	r6, #0
 800485c:	341a      	adds	r4, #26
 800485e:	42b5      	cmp	r5, r6
 8004860:	d11a      	bne.n	8004898 <_printf_common+0xc8>
 8004862:	2000      	movs	r0, #0
 8004864:	e008      	b.n	8004878 <_printf_common+0xa8>
 8004866:	2301      	movs	r3, #1
 8004868:	4652      	mov	r2, sl
 800486a:	4641      	mov	r1, r8
 800486c:	4638      	mov	r0, r7
 800486e:	47c8      	blx	r9
 8004870:	3001      	adds	r0, #1
 8004872:	d103      	bne.n	800487c <_printf_common+0xac>
 8004874:	f04f 30ff 	mov.w	r0, #4294967295
 8004878:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800487c:	3501      	adds	r5, #1
 800487e:	e7c6      	b.n	800480e <_printf_common+0x3e>
 8004880:	18e1      	adds	r1, r4, r3
 8004882:	1c5a      	adds	r2, r3, #1
 8004884:	2030      	movs	r0, #48	@ 0x30
 8004886:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800488a:	4422      	add	r2, r4
 800488c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004890:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004894:	3302      	adds	r3, #2
 8004896:	e7c7      	b.n	8004828 <_printf_common+0x58>
 8004898:	2301      	movs	r3, #1
 800489a:	4622      	mov	r2, r4
 800489c:	4641      	mov	r1, r8
 800489e:	4638      	mov	r0, r7
 80048a0:	47c8      	blx	r9
 80048a2:	3001      	adds	r0, #1
 80048a4:	d0e6      	beq.n	8004874 <_printf_common+0xa4>
 80048a6:	3601      	adds	r6, #1
 80048a8:	e7d9      	b.n	800485e <_printf_common+0x8e>
	...

080048ac <_printf_i>:
 80048ac:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80048b0:	7e0f      	ldrb	r7, [r1, #24]
 80048b2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80048b4:	2f78      	cmp	r7, #120	@ 0x78
 80048b6:	4691      	mov	r9, r2
 80048b8:	4680      	mov	r8, r0
 80048ba:	460c      	mov	r4, r1
 80048bc:	469a      	mov	sl, r3
 80048be:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80048c2:	d807      	bhi.n	80048d4 <_printf_i+0x28>
 80048c4:	2f62      	cmp	r7, #98	@ 0x62
 80048c6:	d80a      	bhi.n	80048de <_printf_i+0x32>
 80048c8:	2f00      	cmp	r7, #0
 80048ca:	f000 80d2 	beq.w	8004a72 <_printf_i+0x1c6>
 80048ce:	2f58      	cmp	r7, #88	@ 0x58
 80048d0:	f000 80b9 	beq.w	8004a46 <_printf_i+0x19a>
 80048d4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80048d8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80048dc:	e03a      	b.n	8004954 <_printf_i+0xa8>
 80048de:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80048e2:	2b15      	cmp	r3, #21
 80048e4:	d8f6      	bhi.n	80048d4 <_printf_i+0x28>
 80048e6:	a101      	add	r1, pc, #4	@ (adr r1, 80048ec <_printf_i+0x40>)
 80048e8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80048ec:	08004945 	.word	0x08004945
 80048f0:	08004959 	.word	0x08004959
 80048f4:	080048d5 	.word	0x080048d5
 80048f8:	080048d5 	.word	0x080048d5
 80048fc:	080048d5 	.word	0x080048d5
 8004900:	080048d5 	.word	0x080048d5
 8004904:	08004959 	.word	0x08004959
 8004908:	080048d5 	.word	0x080048d5
 800490c:	080048d5 	.word	0x080048d5
 8004910:	080048d5 	.word	0x080048d5
 8004914:	080048d5 	.word	0x080048d5
 8004918:	08004a59 	.word	0x08004a59
 800491c:	08004983 	.word	0x08004983
 8004920:	08004a13 	.word	0x08004a13
 8004924:	080048d5 	.word	0x080048d5
 8004928:	080048d5 	.word	0x080048d5
 800492c:	08004a7b 	.word	0x08004a7b
 8004930:	080048d5 	.word	0x080048d5
 8004934:	08004983 	.word	0x08004983
 8004938:	080048d5 	.word	0x080048d5
 800493c:	080048d5 	.word	0x080048d5
 8004940:	08004a1b 	.word	0x08004a1b
 8004944:	6833      	ldr	r3, [r6, #0]
 8004946:	1d1a      	adds	r2, r3, #4
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	6032      	str	r2, [r6, #0]
 800494c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004950:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004954:	2301      	movs	r3, #1
 8004956:	e09d      	b.n	8004a94 <_printf_i+0x1e8>
 8004958:	6833      	ldr	r3, [r6, #0]
 800495a:	6820      	ldr	r0, [r4, #0]
 800495c:	1d19      	adds	r1, r3, #4
 800495e:	6031      	str	r1, [r6, #0]
 8004960:	0606      	lsls	r6, r0, #24
 8004962:	d501      	bpl.n	8004968 <_printf_i+0xbc>
 8004964:	681d      	ldr	r5, [r3, #0]
 8004966:	e003      	b.n	8004970 <_printf_i+0xc4>
 8004968:	0645      	lsls	r5, r0, #25
 800496a:	d5fb      	bpl.n	8004964 <_printf_i+0xb8>
 800496c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004970:	2d00      	cmp	r5, #0
 8004972:	da03      	bge.n	800497c <_printf_i+0xd0>
 8004974:	232d      	movs	r3, #45	@ 0x2d
 8004976:	426d      	negs	r5, r5
 8004978:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800497c:	4859      	ldr	r0, [pc, #356]	@ (8004ae4 <_printf_i+0x238>)
 800497e:	230a      	movs	r3, #10
 8004980:	e011      	b.n	80049a6 <_printf_i+0xfa>
 8004982:	6821      	ldr	r1, [r4, #0]
 8004984:	6833      	ldr	r3, [r6, #0]
 8004986:	0608      	lsls	r0, r1, #24
 8004988:	f853 5b04 	ldr.w	r5, [r3], #4
 800498c:	d402      	bmi.n	8004994 <_printf_i+0xe8>
 800498e:	0649      	lsls	r1, r1, #25
 8004990:	bf48      	it	mi
 8004992:	b2ad      	uxthmi	r5, r5
 8004994:	2f6f      	cmp	r7, #111	@ 0x6f
 8004996:	4853      	ldr	r0, [pc, #332]	@ (8004ae4 <_printf_i+0x238>)
 8004998:	6033      	str	r3, [r6, #0]
 800499a:	bf14      	ite	ne
 800499c:	230a      	movne	r3, #10
 800499e:	2308      	moveq	r3, #8
 80049a0:	2100      	movs	r1, #0
 80049a2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80049a6:	6866      	ldr	r6, [r4, #4]
 80049a8:	60a6      	str	r6, [r4, #8]
 80049aa:	2e00      	cmp	r6, #0
 80049ac:	bfa2      	ittt	ge
 80049ae:	6821      	ldrge	r1, [r4, #0]
 80049b0:	f021 0104 	bicge.w	r1, r1, #4
 80049b4:	6021      	strge	r1, [r4, #0]
 80049b6:	b90d      	cbnz	r5, 80049bc <_printf_i+0x110>
 80049b8:	2e00      	cmp	r6, #0
 80049ba:	d04b      	beq.n	8004a54 <_printf_i+0x1a8>
 80049bc:	4616      	mov	r6, r2
 80049be:	fbb5 f1f3 	udiv	r1, r5, r3
 80049c2:	fb03 5711 	mls	r7, r3, r1, r5
 80049c6:	5dc7      	ldrb	r7, [r0, r7]
 80049c8:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80049cc:	462f      	mov	r7, r5
 80049ce:	42bb      	cmp	r3, r7
 80049d0:	460d      	mov	r5, r1
 80049d2:	d9f4      	bls.n	80049be <_printf_i+0x112>
 80049d4:	2b08      	cmp	r3, #8
 80049d6:	d10b      	bne.n	80049f0 <_printf_i+0x144>
 80049d8:	6823      	ldr	r3, [r4, #0]
 80049da:	07df      	lsls	r7, r3, #31
 80049dc:	d508      	bpl.n	80049f0 <_printf_i+0x144>
 80049de:	6923      	ldr	r3, [r4, #16]
 80049e0:	6861      	ldr	r1, [r4, #4]
 80049e2:	4299      	cmp	r1, r3
 80049e4:	bfde      	ittt	le
 80049e6:	2330      	movle	r3, #48	@ 0x30
 80049e8:	f806 3c01 	strble.w	r3, [r6, #-1]
 80049ec:	f106 36ff 	addle.w	r6, r6, #4294967295
 80049f0:	1b92      	subs	r2, r2, r6
 80049f2:	6122      	str	r2, [r4, #16]
 80049f4:	f8cd a000 	str.w	sl, [sp]
 80049f8:	464b      	mov	r3, r9
 80049fa:	aa03      	add	r2, sp, #12
 80049fc:	4621      	mov	r1, r4
 80049fe:	4640      	mov	r0, r8
 8004a00:	f7ff fee6 	bl	80047d0 <_printf_common>
 8004a04:	3001      	adds	r0, #1
 8004a06:	d14a      	bne.n	8004a9e <_printf_i+0x1f2>
 8004a08:	f04f 30ff 	mov.w	r0, #4294967295
 8004a0c:	b004      	add	sp, #16
 8004a0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004a12:	6823      	ldr	r3, [r4, #0]
 8004a14:	f043 0320 	orr.w	r3, r3, #32
 8004a18:	6023      	str	r3, [r4, #0]
 8004a1a:	4833      	ldr	r0, [pc, #204]	@ (8004ae8 <_printf_i+0x23c>)
 8004a1c:	2778      	movs	r7, #120	@ 0x78
 8004a1e:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004a22:	6823      	ldr	r3, [r4, #0]
 8004a24:	6831      	ldr	r1, [r6, #0]
 8004a26:	061f      	lsls	r7, r3, #24
 8004a28:	f851 5b04 	ldr.w	r5, [r1], #4
 8004a2c:	d402      	bmi.n	8004a34 <_printf_i+0x188>
 8004a2e:	065f      	lsls	r7, r3, #25
 8004a30:	bf48      	it	mi
 8004a32:	b2ad      	uxthmi	r5, r5
 8004a34:	6031      	str	r1, [r6, #0]
 8004a36:	07d9      	lsls	r1, r3, #31
 8004a38:	bf44      	itt	mi
 8004a3a:	f043 0320 	orrmi.w	r3, r3, #32
 8004a3e:	6023      	strmi	r3, [r4, #0]
 8004a40:	b11d      	cbz	r5, 8004a4a <_printf_i+0x19e>
 8004a42:	2310      	movs	r3, #16
 8004a44:	e7ac      	b.n	80049a0 <_printf_i+0xf4>
 8004a46:	4827      	ldr	r0, [pc, #156]	@ (8004ae4 <_printf_i+0x238>)
 8004a48:	e7e9      	b.n	8004a1e <_printf_i+0x172>
 8004a4a:	6823      	ldr	r3, [r4, #0]
 8004a4c:	f023 0320 	bic.w	r3, r3, #32
 8004a50:	6023      	str	r3, [r4, #0]
 8004a52:	e7f6      	b.n	8004a42 <_printf_i+0x196>
 8004a54:	4616      	mov	r6, r2
 8004a56:	e7bd      	b.n	80049d4 <_printf_i+0x128>
 8004a58:	6833      	ldr	r3, [r6, #0]
 8004a5a:	6825      	ldr	r5, [r4, #0]
 8004a5c:	6961      	ldr	r1, [r4, #20]
 8004a5e:	1d18      	adds	r0, r3, #4
 8004a60:	6030      	str	r0, [r6, #0]
 8004a62:	062e      	lsls	r6, r5, #24
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	d501      	bpl.n	8004a6c <_printf_i+0x1c0>
 8004a68:	6019      	str	r1, [r3, #0]
 8004a6a:	e002      	b.n	8004a72 <_printf_i+0x1c6>
 8004a6c:	0668      	lsls	r0, r5, #25
 8004a6e:	d5fb      	bpl.n	8004a68 <_printf_i+0x1bc>
 8004a70:	8019      	strh	r1, [r3, #0]
 8004a72:	2300      	movs	r3, #0
 8004a74:	6123      	str	r3, [r4, #16]
 8004a76:	4616      	mov	r6, r2
 8004a78:	e7bc      	b.n	80049f4 <_printf_i+0x148>
 8004a7a:	6833      	ldr	r3, [r6, #0]
 8004a7c:	1d1a      	adds	r2, r3, #4
 8004a7e:	6032      	str	r2, [r6, #0]
 8004a80:	681e      	ldr	r6, [r3, #0]
 8004a82:	6862      	ldr	r2, [r4, #4]
 8004a84:	2100      	movs	r1, #0
 8004a86:	4630      	mov	r0, r6
 8004a88:	f7fb fbb2 	bl	80001f0 <memchr>
 8004a8c:	b108      	cbz	r0, 8004a92 <_printf_i+0x1e6>
 8004a8e:	1b80      	subs	r0, r0, r6
 8004a90:	6060      	str	r0, [r4, #4]
 8004a92:	6863      	ldr	r3, [r4, #4]
 8004a94:	6123      	str	r3, [r4, #16]
 8004a96:	2300      	movs	r3, #0
 8004a98:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004a9c:	e7aa      	b.n	80049f4 <_printf_i+0x148>
 8004a9e:	6923      	ldr	r3, [r4, #16]
 8004aa0:	4632      	mov	r2, r6
 8004aa2:	4649      	mov	r1, r9
 8004aa4:	4640      	mov	r0, r8
 8004aa6:	47d0      	blx	sl
 8004aa8:	3001      	adds	r0, #1
 8004aaa:	d0ad      	beq.n	8004a08 <_printf_i+0x15c>
 8004aac:	6823      	ldr	r3, [r4, #0]
 8004aae:	079b      	lsls	r3, r3, #30
 8004ab0:	d413      	bmi.n	8004ada <_printf_i+0x22e>
 8004ab2:	68e0      	ldr	r0, [r4, #12]
 8004ab4:	9b03      	ldr	r3, [sp, #12]
 8004ab6:	4298      	cmp	r0, r3
 8004ab8:	bfb8      	it	lt
 8004aba:	4618      	movlt	r0, r3
 8004abc:	e7a6      	b.n	8004a0c <_printf_i+0x160>
 8004abe:	2301      	movs	r3, #1
 8004ac0:	4632      	mov	r2, r6
 8004ac2:	4649      	mov	r1, r9
 8004ac4:	4640      	mov	r0, r8
 8004ac6:	47d0      	blx	sl
 8004ac8:	3001      	adds	r0, #1
 8004aca:	d09d      	beq.n	8004a08 <_printf_i+0x15c>
 8004acc:	3501      	adds	r5, #1
 8004ace:	68e3      	ldr	r3, [r4, #12]
 8004ad0:	9903      	ldr	r1, [sp, #12]
 8004ad2:	1a5b      	subs	r3, r3, r1
 8004ad4:	42ab      	cmp	r3, r5
 8004ad6:	dcf2      	bgt.n	8004abe <_printf_i+0x212>
 8004ad8:	e7eb      	b.n	8004ab2 <_printf_i+0x206>
 8004ada:	2500      	movs	r5, #0
 8004adc:	f104 0619 	add.w	r6, r4, #25
 8004ae0:	e7f5      	b.n	8004ace <_printf_i+0x222>
 8004ae2:	bf00      	nop
 8004ae4:	080054be 	.word	0x080054be
 8004ae8:	080054cf 	.word	0x080054cf

08004aec <__sflush_r>:
 8004aec:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004af0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004af4:	0716      	lsls	r6, r2, #28
 8004af6:	4605      	mov	r5, r0
 8004af8:	460c      	mov	r4, r1
 8004afa:	d454      	bmi.n	8004ba6 <__sflush_r+0xba>
 8004afc:	684b      	ldr	r3, [r1, #4]
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	dc02      	bgt.n	8004b08 <__sflush_r+0x1c>
 8004b02:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	dd48      	ble.n	8004b9a <__sflush_r+0xae>
 8004b08:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004b0a:	2e00      	cmp	r6, #0
 8004b0c:	d045      	beq.n	8004b9a <__sflush_r+0xae>
 8004b0e:	2300      	movs	r3, #0
 8004b10:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8004b14:	682f      	ldr	r7, [r5, #0]
 8004b16:	6a21      	ldr	r1, [r4, #32]
 8004b18:	602b      	str	r3, [r5, #0]
 8004b1a:	d030      	beq.n	8004b7e <__sflush_r+0x92>
 8004b1c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8004b1e:	89a3      	ldrh	r3, [r4, #12]
 8004b20:	0759      	lsls	r1, r3, #29
 8004b22:	d505      	bpl.n	8004b30 <__sflush_r+0x44>
 8004b24:	6863      	ldr	r3, [r4, #4]
 8004b26:	1ad2      	subs	r2, r2, r3
 8004b28:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8004b2a:	b10b      	cbz	r3, 8004b30 <__sflush_r+0x44>
 8004b2c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004b2e:	1ad2      	subs	r2, r2, r3
 8004b30:	2300      	movs	r3, #0
 8004b32:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004b34:	6a21      	ldr	r1, [r4, #32]
 8004b36:	4628      	mov	r0, r5
 8004b38:	47b0      	blx	r6
 8004b3a:	1c43      	adds	r3, r0, #1
 8004b3c:	89a3      	ldrh	r3, [r4, #12]
 8004b3e:	d106      	bne.n	8004b4e <__sflush_r+0x62>
 8004b40:	6829      	ldr	r1, [r5, #0]
 8004b42:	291d      	cmp	r1, #29
 8004b44:	d82b      	bhi.n	8004b9e <__sflush_r+0xb2>
 8004b46:	4a2a      	ldr	r2, [pc, #168]	@ (8004bf0 <__sflush_r+0x104>)
 8004b48:	410a      	asrs	r2, r1
 8004b4a:	07d6      	lsls	r6, r2, #31
 8004b4c:	d427      	bmi.n	8004b9e <__sflush_r+0xb2>
 8004b4e:	2200      	movs	r2, #0
 8004b50:	6062      	str	r2, [r4, #4]
 8004b52:	04d9      	lsls	r1, r3, #19
 8004b54:	6922      	ldr	r2, [r4, #16]
 8004b56:	6022      	str	r2, [r4, #0]
 8004b58:	d504      	bpl.n	8004b64 <__sflush_r+0x78>
 8004b5a:	1c42      	adds	r2, r0, #1
 8004b5c:	d101      	bne.n	8004b62 <__sflush_r+0x76>
 8004b5e:	682b      	ldr	r3, [r5, #0]
 8004b60:	b903      	cbnz	r3, 8004b64 <__sflush_r+0x78>
 8004b62:	6560      	str	r0, [r4, #84]	@ 0x54
 8004b64:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004b66:	602f      	str	r7, [r5, #0]
 8004b68:	b1b9      	cbz	r1, 8004b9a <__sflush_r+0xae>
 8004b6a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004b6e:	4299      	cmp	r1, r3
 8004b70:	d002      	beq.n	8004b78 <__sflush_r+0x8c>
 8004b72:	4628      	mov	r0, r5
 8004b74:	f7ff fbf2 	bl	800435c <_free_r>
 8004b78:	2300      	movs	r3, #0
 8004b7a:	6363      	str	r3, [r4, #52]	@ 0x34
 8004b7c:	e00d      	b.n	8004b9a <__sflush_r+0xae>
 8004b7e:	2301      	movs	r3, #1
 8004b80:	4628      	mov	r0, r5
 8004b82:	47b0      	blx	r6
 8004b84:	4602      	mov	r2, r0
 8004b86:	1c50      	adds	r0, r2, #1
 8004b88:	d1c9      	bne.n	8004b1e <__sflush_r+0x32>
 8004b8a:	682b      	ldr	r3, [r5, #0]
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	d0c6      	beq.n	8004b1e <__sflush_r+0x32>
 8004b90:	2b1d      	cmp	r3, #29
 8004b92:	d001      	beq.n	8004b98 <__sflush_r+0xac>
 8004b94:	2b16      	cmp	r3, #22
 8004b96:	d11e      	bne.n	8004bd6 <__sflush_r+0xea>
 8004b98:	602f      	str	r7, [r5, #0]
 8004b9a:	2000      	movs	r0, #0
 8004b9c:	e022      	b.n	8004be4 <__sflush_r+0xf8>
 8004b9e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004ba2:	b21b      	sxth	r3, r3
 8004ba4:	e01b      	b.n	8004bde <__sflush_r+0xf2>
 8004ba6:	690f      	ldr	r7, [r1, #16]
 8004ba8:	2f00      	cmp	r7, #0
 8004baa:	d0f6      	beq.n	8004b9a <__sflush_r+0xae>
 8004bac:	0793      	lsls	r3, r2, #30
 8004bae:	680e      	ldr	r6, [r1, #0]
 8004bb0:	bf08      	it	eq
 8004bb2:	694b      	ldreq	r3, [r1, #20]
 8004bb4:	600f      	str	r7, [r1, #0]
 8004bb6:	bf18      	it	ne
 8004bb8:	2300      	movne	r3, #0
 8004bba:	eba6 0807 	sub.w	r8, r6, r7
 8004bbe:	608b      	str	r3, [r1, #8]
 8004bc0:	f1b8 0f00 	cmp.w	r8, #0
 8004bc4:	dde9      	ble.n	8004b9a <__sflush_r+0xae>
 8004bc6:	6a21      	ldr	r1, [r4, #32]
 8004bc8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8004bca:	4643      	mov	r3, r8
 8004bcc:	463a      	mov	r2, r7
 8004bce:	4628      	mov	r0, r5
 8004bd0:	47b0      	blx	r6
 8004bd2:	2800      	cmp	r0, #0
 8004bd4:	dc08      	bgt.n	8004be8 <__sflush_r+0xfc>
 8004bd6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004bda:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004bde:	81a3      	strh	r3, [r4, #12]
 8004be0:	f04f 30ff 	mov.w	r0, #4294967295
 8004be4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004be8:	4407      	add	r7, r0
 8004bea:	eba8 0800 	sub.w	r8, r8, r0
 8004bee:	e7e7      	b.n	8004bc0 <__sflush_r+0xd4>
 8004bf0:	dfbffffe 	.word	0xdfbffffe

08004bf4 <_fflush_r>:
 8004bf4:	b538      	push	{r3, r4, r5, lr}
 8004bf6:	690b      	ldr	r3, [r1, #16]
 8004bf8:	4605      	mov	r5, r0
 8004bfa:	460c      	mov	r4, r1
 8004bfc:	b913      	cbnz	r3, 8004c04 <_fflush_r+0x10>
 8004bfe:	2500      	movs	r5, #0
 8004c00:	4628      	mov	r0, r5
 8004c02:	bd38      	pop	{r3, r4, r5, pc}
 8004c04:	b118      	cbz	r0, 8004c0e <_fflush_r+0x1a>
 8004c06:	6a03      	ldr	r3, [r0, #32]
 8004c08:	b90b      	cbnz	r3, 8004c0e <_fflush_r+0x1a>
 8004c0a:	f7ff f99f 	bl	8003f4c <__sinit>
 8004c0e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	d0f3      	beq.n	8004bfe <_fflush_r+0xa>
 8004c16:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8004c18:	07d0      	lsls	r0, r2, #31
 8004c1a:	d404      	bmi.n	8004c26 <_fflush_r+0x32>
 8004c1c:	0599      	lsls	r1, r3, #22
 8004c1e:	d402      	bmi.n	8004c26 <_fflush_r+0x32>
 8004c20:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004c22:	f7ff fb8a 	bl	800433a <__retarget_lock_acquire_recursive>
 8004c26:	4628      	mov	r0, r5
 8004c28:	4621      	mov	r1, r4
 8004c2a:	f7ff ff5f 	bl	8004aec <__sflush_r>
 8004c2e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004c30:	07da      	lsls	r2, r3, #31
 8004c32:	4605      	mov	r5, r0
 8004c34:	d4e4      	bmi.n	8004c00 <_fflush_r+0xc>
 8004c36:	89a3      	ldrh	r3, [r4, #12]
 8004c38:	059b      	lsls	r3, r3, #22
 8004c3a:	d4e1      	bmi.n	8004c00 <_fflush_r+0xc>
 8004c3c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004c3e:	f7ff fb7d 	bl	800433c <__retarget_lock_release_recursive>
 8004c42:	e7dd      	b.n	8004c00 <_fflush_r+0xc>

08004c44 <__swhatbuf_r>:
 8004c44:	b570      	push	{r4, r5, r6, lr}
 8004c46:	460c      	mov	r4, r1
 8004c48:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004c4c:	2900      	cmp	r1, #0
 8004c4e:	b096      	sub	sp, #88	@ 0x58
 8004c50:	4615      	mov	r5, r2
 8004c52:	461e      	mov	r6, r3
 8004c54:	da0d      	bge.n	8004c72 <__swhatbuf_r+0x2e>
 8004c56:	89a3      	ldrh	r3, [r4, #12]
 8004c58:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8004c5c:	f04f 0100 	mov.w	r1, #0
 8004c60:	bf14      	ite	ne
 8004c62:	2340      	movne	r3, #64	@ 0x40
 8004c64:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8004c68:	2000      	movs	r0, #0
 8004c6a:	6031      	str	r1, [r6, #0]
 8004c6c:	602b      	str	r3, [r5, #0]
 8004c6e:	b016      	add	sp, #88	@ 0x58
 8004c70:	bd70      	pop	{r4, r5, r6, pc}
 8004c72:	466a      	mov	r2, sp
 8004c74:	f000 f848 	bl	8004d08 <_fstat_r>
 8004c78:	2800      	cmp	r0, #0
 8004c7a:	dbec      	blt.n	8004c56 <__swhatbuf_r+0x12>
 8004c7c:	9901      	ldr	r1, [sp, #4]
 8004c7e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8004c82:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8004c86:	4259      	negs	r1, r3
 8004c88:	4159      	adcs	r1, r3
 8004c8a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004c8e:	e7eb      	b.n	8004c68 <__swhatbuf_r+0x24>

08004c90 <__smakebuf_r>:
 8004c90:	898b      	ldrh	r3, [r1, #12]
 8004c92:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004c94:	079d      	lsls	r5, r3, #30
 8004c96:	4606      	mov	r6, r0
 8004c98:	460c      	mov	r4, r1
 8004c9a:	d507      	bpl.n	8004cac <__smakebuf_r+0x1c>
 8004c9c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8004ca0:	6023      	str	r3, [r4, #0]
 8004ca2:	6123      	str	r3, [r4, #16]
 8004ca4:	2301      	movs	r3, #1
 8004ca6:	6163      	str	r3, [r4, #20]
 8004ca8:	b003      	add	sp, #12
 8004caa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004cac:	ab01      	add	r3, sp, #4
 8004cae:	466a      	mov	r2, sp
 8004cb0:	f7ff ffc8 	bl	8004c44 <__swhatbuf_r>
 8004cb4:	9f00      	ldr	r7, [sp, #0]
 8004cb6:	4605      	mov	r5, r0
 8004cb8:	4639      	mov	r1, r7
 8004cba:	4630      	mov	r0, r6
 8004cbc:	f7ff fbba 	bl	8004434 <_malloc_r>
 8004cc0:	b948      	cbnz	r0, 8004cd6 <__smakebuf_r+0x46>
 8004cc2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004cc6:	059a      	lsls	r2, r3, #22
 8004cc8:	d4ee      	bmi.n	8004ca8 <__smakebuf_r+0x18>
 8004cca:	f023 0303 	bic.w	r3, r3, #3
 8004cce:	f043 0302 	orr.w	r3, r3, #2
 8004cd2:	81a3      	strh	r3, [r4, #12]
 8004cd4:	e7e2      	b.n	8004c9c <__smakebuf_r+0xc>
 8004cd6:	89a3      	ldrh	r3, [r4, #12]
 8004cd8:	6020      	str	r0, [r4, #0]
 8004cda:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004cde:	81a3      	strh	r3, [r4, #12]
 8004ce0:	9b01      	ldr	r3, [sp, #4]
 8004ce2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8004ce6:	b15b      	cbz	r3, 8004d00 <__smakebuf_r+0x70>
 8004ce8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004cec:	4630      	mov	r0, r6
 8004cee:	f000 f81d 	bl	8004d2c <_isatty_r>
 8004cf2:	b128      	cbz	r0, 8004d00 <__smakebuf_r+0x70>
 8004cf4:	89a3      	ldrh	r3, [r4, #12]
 8004cf6:	f023 0303 	bic.w	r3, r3, #3
 8004cfa:	f043 0301 	orr.w	r3, r3, #1
 8004cfe:	81a3      	strh	r3, [r4, #12]
 8004d00:	89a3      	ldrh	r3, [r4, #12]
 8004d02:	431d      	orrs	r5, r3
 8004d04:	81a5      	strh	r5, [r4, #12]
 8004d06:	e7cf      	b.n	8004ca8 <__smakebuf_r+0x18>

08004d08 <_fstat_r>:
 8004d08:	b538      	push	{r3, r4, r5, lr}
 8004d0a:	4d07      	ldr	r5, [pc, #28]	@ (8004d28 <_fstat_r+0x20>)
 8004d0c:	2300      	movs	r3, #0
 8004d0e:	4604      	mov	r4, r0
 8004d10:	4608      	mov	r0, r1
 8004d12:	4611      	mov	r1, r2
 8004d14:	602b      	str	r3, [r5, #0]
 8004d16:	f7fc fb01 	bl	800131c <_fstat>
 8004d1a:	1c43      	adds	r3, r0, #1
 8004d1c:	d102      	bne.n	8004d24 <_fstat_r+0x1c>
 8004d1e:	682b      	ldr	r3, [r5, #0]
 8004d20:	b103      	cbz	r3, 8004d24 <_fstat_r+0x1c>
 8004d22:	6023      	str	r3, [r4, #0]
 8004d24:	bd38      	pop	{r3, r4, r5, pc}
 8004d26:	bf00      	nop
 8004d28:	20000354 	.word	0x20000354

08004d2c <_isatty_r>:
 8004d2c:	b538      	push	{r3, r4, r5, lr}
 8004d2e:	4d06      	ldr	r5, [pc, #24]	@ (8004d48 <_isatty_r+0x1c>)
 8004d30:	2300      	movs	r3, #0
 8004d32:	4604      	mov	r4, r0
 8004d34:	4608      	mov	r0, r1
 8004d36:	602b      	str	r3, [r5, #0]
 8004d38:	f7fc fb00 	bl	800133c <_isatty>
 8004d3c:	1c43      	adds	r3, r0, #1
 8004d3e:	d102      	bne.n	8004d46 <_isatty_r+0x1a>
 8004d40:	682b      	ldr	r3, [r5, #0]
 8004d42:	b103      	cbz	r3, 8004d46 <_isatty_r+0x1a>
 8004d44:	6023      	str	r3, [r4, #0]
 8004d46:	bd38      	pop	{r3, r4, r5, pc}
 8004d48:	20000354 	.word	0x20000354

08004d4c <_sbrk_r>:
 8004d4c:	b538      	push	{r3, r4, r5, lr}
 8004d4e:	4d06      	ldr	r5, [pc, #24]	@ (8004d68 <_sbrk_r+0x1c>)
 8004d50:	2300      	movs	r3, #0
 8004d52:	4604      	mov	r4, r0
 8004d54:	4608      	mov	r0, r1
 8004d56:	602b      	str	r3, [r5, #0]
 8004d58:	f7fc fb08 	bl	800136c <_sbrk>
 8004d5c:	1c43      	adds	r3, r0, #1
 8004d5e:	d102      	bne.n	8004d66 <_sbrk_r+0x1a>
 8004d60:	682b      	ldr	r3, [r5, #0]
 8004d62:	b103      	cbz	r3, 8004d66 <_sbrk_r+0x1a>
 8004d64:	6023      	str	r3, [r4, #0]
 8004d66:	bd38      	pop	{r3, r4, r5, pc}
 8004d68:	20000354 	.word	0x20000354

08004d6c <_init>:
 8004d6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d6e:	bf00      	nop
 8004d70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004d72:	bc08      	pop	{r3}
 8004d74:	469e      	mov	lr, r3
 8004d76:	4770      	bx	lr

08004d78 <_fini>:
 8004d78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d7a:	bf00      	nop
 8004d7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004d7e:	bc08      	pop	{r3}
 8004d80:	469e      	mov	lr, r3
 8004d82:	4770      	bx	lr
