Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sat Nov 29 20:40:47 2025
| Host         : Abbas running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   17          
TIMING-20  Warning   Non-clocked latch               3           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (12)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3)
5. checking no_input_delay (1)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (12)
-------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: PC_inst/current_signal_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: PC_inst/current_signal_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: PC_inst/current_signal_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: PC_inst/current_signal_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3)
------------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.114        0.000                      0                  132        0.355        0.000                      0                  132        2.392        0.000                       0                   133  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)         Period(ns)      Frequency(MHz)
-----    ------------         ----------      --------------
sys_clk  {0.000 4.100}        6.992           143.021         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk             0.114        0.000                      0                  132        0.355        0.000                      0                  132        2.392        0.000                       0                   133  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk                     
(none)                      sys_clk       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.114ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.355ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.392ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.114ns  (required time - arrival time)
  Source:                 PC_inst/current_signal_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@4.100ns period=6.992ns})
  Destination:            Reg_File_inst/registers_reg[5][6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@4.100ns period=6.992ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.992ns  (sys_clk rise@6.992ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.750ns  (logic 2.000ns (29.631%)  route 4.750ns (70.369%))
  Logic Levels:           7  (CARRY4=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.591ns = ( 11.583 - 6.992 ) 
    Source Clock Delay      (SCD):    5.114ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.834     5.114    PC_inst/CLK
    SLICE_X5Y5           FDCE                                         r  PC_inst/current_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.456     5.570 r  PC_inst/current_signal_reg[0]/Q
                         net (fo=88, routed)          0.779     6.349    PC_inst/current_signal_reg[0]
    SLICE_X5Y6           LUT4 (Prop_lut4_I3_O)        0.124     6.473 r  PC_inst/plusOp_carry_i_28/O
                         net (fo=28, routed)          0.954     7.426    Reg_File_inst/ALU_Data_OBUF[15]_inst_i_3_1
    SLICE_X3Y2           LUT6 (Prop_lut6_I4_O)        0.124     7.550 r  Reg_File_inst/plusOp_carry_i_14/O
                         net (fo=1, routed)           0.264     7.815    PC_inst/registers_reg[7][1]_1
    SLICE_X3Y2           LUT6 (Prop_lut6_I0_O)        0.124     7.939 r  PC_inst/plusOp_carry_i_3/O
                         net (fo=5, routed)           0.774     8.713    ALU_inst/rs_data[1]
    SLICE_X3Y4           CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.220 r  ALU_inst/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     9.220    ALU_inst/plusOp_carry_n_0
    SLICE_X3Y5           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.459 r  ALU_inst/plusOp_carry__0/O[2]
                         net (fo=1, routed)           0.794    10.253    PC_inst/data0[6]
    SLICE_X6Y5           LUT6 (Prop_lut6_I5_O)        0.302    10.555 r  PC_inst/ALU_Data_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.282    10.837    PC_inst/ALU_Data_OBUF[6]_inst_i_3_n_0
    SLICE_X6Y5           LUT6 (Prop_lut6_I5_O)        0.124    10.961 r  PC_inst/ALU_Data_OBUF[6]_inst_i_1/O
                         net (fo=9, routed)           0.902    11.863    Reg_File_inst/D[6]
    SLICE_X5Y7           FDCE                                         r  Reg_File_inst/registers_reg[5][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    6.992     6.992 r  
    AA9                                               0.000     6.992 r  clk (IN)
                         net (fo=0)                   0.000     6.992    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     7.866 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.838    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.654    11.583    Reg_File_inst/CLK
    SLICE_X5Y7           FDCE                                         r  Reg_File_inst/registers_reg[5][6]/C
                         clock pessimism              0.497    12.080    
                         clock uncertainty           -0.035    12.044    
    SLICE_X5Y7           FDCE (Setup_fdce_C_D)       -0.067    11.977    Reg_File_inst/registers_reg[5][6]
  -------------------------------------------------------------------
                         required time                         11.977    
                         arrival time                         -11.863    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.147ns  (required time - arrival time)
  Source:                 PC_inst/current_signal_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@4.100ns period=6.992ns})
  Destination:            Reg_File_inst/registers_reg[0][15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@4.100ns period=6.992ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.992ns  (sys_clk rise@6.992ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.688ns  (logic 2.093ns (31.295%)  route 4.595ns (68.705%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.592ns = ( 11.584 - 6.992 ) 
    Source Clock Delay      (SCD):    5.114ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.834     5.114    PC_inst/CLK
    SLICE_X5Y5           FDCE                                         r  PC_inst/current_signal_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.456     5.570 r  PC_inst/current_signal_reg[3]/Q
                         net (fo=85, routed)          0.909     6.479    PC_inst/current_signal_reg[3]
    SLICE_X5Y6           LUT4 (Prop_lut4_I3_O)        0.124     6.603 r  PC_inst/plusOp_carry_i_29/O
                         net (fo=22, routed)          1.096     7.698    Reg_File_inst/minusOp_carry_i_7
    SLICE_X4Y8           LUT6 (Prop_lut6_I2_O)        0.124     7.822 f  Reg_File_inst/ALU_Data_OBUF[10]_inst_i_5/O
                         net (fo=1, routed)           0.600     8.422    PC_inst/registers_reg[7][10]_2
    SLICE_X5Y8           LUT6 (Prop_lut6_I5_O)        0.124     8.546 r  PC_inst/ALU_Data_OBUF[10]_inst_i_2/O
                         net (fo=3, routed)           0.469     9.015    PC_inst/alu_operand_2[10]
    SLICE_X3Y6           LUT2 (Prop_lut2_I1_O)        0.124     9.139 r  PC_inst/plusOp_carry__1_i_6/O
                         net (fo=1, routed)           0.000     9.139    ALU_inst/ALU_Data_OBUF[8]_inst_i_3[2]
    SLICE_X3Y6           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.537 r  ALU_inst/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.537    ALU_inst/plusOp_carry__1_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.850 r  ALU_inst/plusOp_carry__2/O[3]
                         net (fo=1, routed)           0.590    10.440    PC_inst/data0[15]
    SLICE_X3Y8           LUT6 (Prop_lut6_I0_O)        0.306    10.746 f  PC_inst/ALU_Data_OBUF[15]_inst_i_7/O
                         net (fo=1, routed)           0.263    11.009    PC_inst/ALU_Data_OBUF[15]_inst_i_7_n_0
    SLICE_X3Y8           LUT6 (Prop_lut6_I5_O)        0.124    11.133 r  PC_inst/ALU_Data_OBUF[15]_inst_i_1/O
                         net (fo=9, routed)           0.669    11.802    Reg_File_inst/D[15]
    SLICE_X3Y8           FDCE                                         r  Reg_File_inst/registers_reg[0][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    6.992     6.992 r  
    AA9                                               0.000     6.992 r  clk (IN)
                         net (fo=0)                   0.000     6.992    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     7.866 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.838    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.655    11.584    Reg_File_inst/CLK
    SLICE_X3Y8           FDCE                                         r  Reg_File_inst/registers_reg[0][15]/C
                         clock pessimism              0.458    12.042    
                         clock uncertainty           -0.035    12.006    
    SLICE_X3Y8           FDCE (Setup_fdce_C_D)       -0.058    11.948    Reg_File_inst/registers_reg[0][15]
  -------------------------------------------------------------------
                         required time                         11.948    
                         arrival time                         -11.802    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.177ns  (required time - arrival time)
  Source:                 PC_inst/current_signal_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@4.100ns period=6.992ns})
  Destination:            Reg_File_inst/registers_reg[6][15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@4.100ns period=6.992ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.992ns  (sys_clk rise@6.992ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.688ns  (logic 2.093ns (31.295%)  route 4.595ns (68.705%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.592ns = ( 11.584 - 6.992 ) 
    Source Clock Delay      (SCD):    5.114ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.834     5.114    PC_inst/CLK
    SLICE_X5Y5           FDCE                                         r  PC_inst/current_signal_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.456     5.570 r  PC_inst/current_signal_reg[3]/Q
                         net (fo=85, routed)          0.909     6.479    PC_inst/current_signal_reg[3]
    SLICE_X5Y6           LUT4 (Prop_lut4_I3_O)        0.124     6.603 r  PC_inst/plusOp_carry_i_29/O
                         net (fo=22, routed)          1.096     7.698    Reg_File_inst/minusOp_carry_i_7
    SLICE_X4Y8           LUT6 (Prop_lut6_I2_O)        0.124     7.822 f  Reg_File_inst/ALU_Data_OBUF[10]_inst_i_5/O
                         net (fo=1, routed)           0.600     8.422    PC_inst/registers_reg[7][10]_2
    SLICE_X5Y8           LUT6 (Prop_lut6_I5_O)        0.124     8.546 r  PC_inst/ALU_Data_OBUF[10]_inst_i_2/O
                         net (fo=3, routed)           0.469     9.015    PC_inst/alu_operand_2[10]
    SLICE_X3Y6           LUT2 (Prop_lut2_I1_O)        0.124     9.139 r  PC_inst/plusOp_carry__1_i_6/O
                         net (fo=1, routed)           0.000     9.139    ALU_inst/ALU_Data_OBUF[8]_inst_i_3[2]
    SLICE_X3Y6           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.537 r  ALU_inst/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.537    ALU_inst/plusOp_carry__1_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.850 r  ALU_inst/plusOp_carry__2/O[3]
                         net (fo=1, routed)           0.590    10.440    PC_inst/data0[15]
    SLICE_X3Y8           LUT6 (Prop_lut6_I0_O)        0.306    10.746 f  PC_inst/ALU_Data_OBUF[15]_inst_i_7/O
                         net (fo=1, routed)           0.263    11.009    PC_inst/ALU_Data_OBUF[15]_inst_i_7_n_0
    SLICE_X3Y8           LUT6 (Prop_lut6_I5_O)        0.124    11.133 r  PC_inst/ALU_Data_OBUF[15]_inst_i_1/O
                         net (fo=9, routed)           0.669    11.802    Reg_File_inst/D[15]
    SLICE_X2Y8           FDCE                                         r  Reg_File_inst/registers_reg[6][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    6.992     6.992 r  
    AA9                                               0.000     6.992 r  clk (IN)
                         net (fo=0)                   0.000     6.992    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     7.866 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.838    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.655    11.584    Reg_File_inst/CLK
    SLICE_X2Y8           FDCE                                         r  Reg_File_inst/registers_reg[6][15]/C
                         clock pessimism              0.458    12.042    
                         clock uncertainty           -0.035    12.006    
    SLICE_X2Y8           FDCE (Setup_fdce_C_D)       -0.028    11.978    Reg_File_inst/registers_reg[6][15]
  -------------------------------------------------------------------
                         required time                         11.978    
                         arrival time                         -11.802    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.204ns  (required time - arrival time)
  Source:                 PC_inst/current_signal_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@4.100ns period=6.992ns})
  Destination:            Reg_File_inst/registers_reg[5][11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@4.100ns period=6.992ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.992ns  (sys_clk rise@6.992ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.643ns  (logic 2.164ns (32.576%)  route 4.479ns (67.424%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.591ns = ( 11.583 - 6.992 ) 
    Source Clock Delay      (SCD):    5.114ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.834     5.114    PC_inst/CLK
    SLICE_X5Y5           FDCE                                         r  PC_inst/current_signal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.419     5.533 r  PC_inst/current_signal_reg[1]/Q
                         net (fo=87, routed)          0.574     6.107    PC_inst/current_signal_reg[1]
    SLICE_X7Y5           LUT4 (Prop_lut4_I2_O)        0.299     6.406 r  PC_inst/plusOp_carry_i_30/O
                         net (fo=36, routed)          1.112     7.518    Reg_File_inst/minusOp_carry_i_6
    SLICE_X2Y5           LUT6 (Prop_lut6_I4_O)        0.124     7.642 f  Reg_File_inst/plusOp_carry__1_i_13/O
                         net (fo=1, routed)           0.607     8.249    PC_inst/registers_reg[7][9]_0
    SLICE_X2Y6           LUT6 (Prop_lut6_I0_O)        0.124     8.373 r  PC_inst/plusOp_carry__1_i_3/O
                         net (fo=5, routed)           0.630     9.003    PC_inst/current_signal_reg[2]_0[3]
    SLICE_X4Y6           LUT2 (Prop_lut2_I0_O)        0.124     9.127 r  PC_inst/minusOp_carry__1_i_6/O
                         net (fo=1, routed)           0.000     9.127    ALU_inst/ALU_Data_OBUF[8]_inst_i_3_1[1]
    SLICE_X4Y6           CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.770 r  ALU_inst/minusOp_carry__1/O[3]
                         net (fo=1, routed)           0.459    10.229    PC_inst/data1[11]
    SLICE_X2Y7           LUT6 (Prop_lut6_I1_O)        0.307    10.536 f  PC_inst/ALU_Data_OBUF[11]_inst_i_3/O
                         net (fo=1, routed)           0.417    10.954    PC_inst/ALU_Data_OBUF[11]_inst_i_3_n_0
    SLICE_X2Y8           LUT6 (Prop_lut6_I5_O)        0.124    11.078 r  PC_inst/ALU_Data_OBUF[11]_inst_i_1/O
                         net (fo=9, routed)           0.679    11.756    Reg_File_inst/D[11]
    SLICE_X2Y10          FDCE                                         r  Reg_File_inst/registers_reg[5][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    6.992     6.992 r  
    AA9                                               0.000     6.992 r  clk (IN)
                         net (fo=0)                   0.000     6.992    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     7.866 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.838    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.654    11.583    Reg_File_inst/CLK
    SLICE_X2Y10          FDCE                                         r  Reg_File_inst/registers_reg[5][11]/C
                         clock pessimism              0.458    12.041    
                         clock uncertainty           -0.035    12.005    
    SLICE_X2Y10          FDCE (Setup_fdce_C_D)       -0.045    11.960    Reg_File_inst/registers_reg[5][11]
  -------------------------------------------------------------------
                         required time                         11.960    
                         arrival time                         -11.756    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.206ns  (required time - arrival time)
  Source:                 PC_inst/current_signal_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@4.100ns period=6.992ns})
  Destination:            Reg_File_inst/registers_reg[7][7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@4.100ns period=6.992ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.992ns  (sys_clk rise@6.992ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.697ns  (logic 2.078ns (31.030%)  route 4.619ns (68.970%))
  Logic Levels:           7  (CARRY4=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.591ns = ( 11.583 - 6.992 ) 
    Source Clock Delay      (SCD):    5.114ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.834     5.114    PC_inst/CLK
    SLICE_X5Y5           FDCE                                         r  PC_inst/current_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.456     5.570 r  PC_inst/current_signal_reg[0]/Q
                         net (fo=88, routed)          0.779     6.349    PC_inst/current_signal_reg[0]
    SLICE_X5Y6           LUT4 (Prop_lut4_I3_O)        0.124     6.473 r  PC_inst/plusOp_carry_i_28/O
                         net (fo=28, routed)          0.954     7.426    Reg_File_inst/ALU_Data_OBUF[15]_inst_i_3_1
    SLICE_X3Y2           LUT6 (Prop_lut6_I4_O)        0.124     7.550 r  Reg_File_inst/plusOp_carry_i_14/O
                         net (fo=1, routed)           0.264     7.815    PC_inst/registers_reg[7][1]_1
    SLICE_X3Y2           LUT6 (Prop_lut6_I0_O)        0.124     7.939 r  PC_inst/plusOp_carry_i_3/O
                         net (fo=5, routed)           0.774     8.713    ALU_inst/rs_data[1]
    SLICE_X3Y4           CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.220 r  ALU_inst/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     9.220    ALU_inst/plusOp_carry_n_0
    SLICE_X3Y5           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.533 r  ALU_inst/plusOp_carry__0/O[3]
                         net (fo=1, routed)           0.579    10.112    PC_inst/data0[7]
    SLICE_X5Y7           LUT6 (Prop_lut6_I5_O)        0.306    10.418 r  PC_inst/ALU_Data_OBUF[7]_inst_i_3/O
                         net (fo=1, routed)           0.433    10.851    PC_inst/ALU_Data_OBUF[7]_inst_i_3_n_0
    SLICE_X5Y7           LUT6 (Prop_lut6_I5_O)        0.124    10.975 r  PC_inst/ALU_Data_OBUF[7]_inst_i_1/O
                         net (fo=9, routed)           0.836    11.810    Reg_File_inst/D[7]
    SLICE_X4Y8           FDCE                                         r  Reg_File_inst/registers_reg[7][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    6.992     6.992 r  
    AA9                                               0.000     6.992 r  clk (IN)
                         net (fo=0)                   0.000     6.992    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     7.866 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.838    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.654    11.583    Reg_File_inst/CLK
    SLICE_X4Y8           FDCE                                         r  Reg_File_inst/registers_reg[7][7]/C
                         clock pessimism              0.497    12.080    
                         clock uncertainty           -0.035    12.044    
    SLICE_X4Y8           FDCE (Setup_fdce_C_D)       -0.028    12.016    Reg_File_inst/registers_reg[7][7]
  -------------------------------------------------------------------
                         required time                         12.016    
                         arrival time                         -11.810    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.210ns  (required time - arrival time)
  Source:                 PC_inst/current_signal_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@4.100ns period=6.992ns})
  Destination:            Reg_File_inst/registers_reg[4][6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@4.100ns period=6.992ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.992ns  (sys_clk rise@6.992ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.663ns  (logic 2.000ns (30.015%)  route 4.663ns (69.985%))
  Logic Levels:           7  (CARRY4=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.592ns = ( 11.584 - 6.992 ) 
    Source Clock Delay      (SCD):    5.114ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.834     5.114    PC_inst/CLK
    SLICE_X5Y5           FDCE                                         r  PC_inst/current_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.456     5.570 r  PC_inst/current_signal_reg[0]/Q
                         net (fo=88, routed)          0.779     6.349    PC_inst/current_signal_reg[0]
    SLICE_X5Y6           LUT4 (Prop_lut4_I3_O)        0.124     6.473 r  PC_inst/plusOp_carry_i_28/O
                         net (fo=28, routed)          0.954     7.426    Reg_File_inst/ALU_Data_OBUF[15]_inst_i_3_1
    SLICE_X3Y2           LUT6 (Prop_lut6_I4_O)        0.124     7.550 r  Reg_File_inst/plusOp_carry_i_14/O
                         net (fo=1, routed)           0.264     7.815    PC_inst/registers_reg[7][1]_1
    SLICE_X3Y2           LUT6 (Prop_lut6_I0_O)        0.124     7.939 r  PC_inst/plusOp_carry_i_3/O
                         net (fo=5, routed)           0.774     8.713    ALU_inst/rs_data[1]
    SLICE_X3Y4           CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.220 r  ALU_inst/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     9.220    ALU_inst/plusOp_carry_n_0
    SLICE_X3Y5           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.459 r  ALU_inst/plusOp_carry__0/O[2]
                         net (fo=1, routed)           0.794    10.253    PC_inst/data0[6]
    SLICE_X6Y5           LUT6 (Prop_lut6_I5_O)        0.302    10.555 r  PC_inst/ALU_Data_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.282    10.837    PC_inst/ALU_Data_OBUF[6]_inst_i_3_n_0
    SLICE_X6Y5           LUT6 (Prop_lut6_I5_O)        0.124    10.961 r  PC_inst/ALU_Data_OBUF[6]_inst_i_1/O
                         net (fo=9, routed)           0.816    11.777    Reg_File_inst/D[6]
    SLICE_X5Y6           FDCE                                         r  Reg_File_inst/registers_reg[4][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    6.992     6.992 r  
    AA9                                               0.000     6.992 r  clk (IN)
                         net (fo=0)                   0.000     6.992    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     7.866 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.838    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.655    11.584    Reg_File_inst/CLK
    SLICE_X5Y6           FDCE                                         r  Reg_File_inst/registers_reg[4][6]/C
                         clock pessimism              0.497    12.081    
                         clock uncertainty           -0.035    12.045    
    SLICE_X5Y6           FDCE (Setup_fdce_C_D)       -0.058    11.987    Reg_File_inst/registers_reg[4][6]
  -------------------------------------------------------------------
                         required time                         11.987    
                         arrival time                         -11.777    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.212ns  (required time - arrival time)
  Source:                 PC_inst/current_signal_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@4.100ns period=6.992ns})
  Destination:            Reg_File_inst/registers_reg[4][13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@4.100ns period=6.992ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.992ns  (sys_clk rise@6.992ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.580ns  (logic 2.376ns (36.109%)  route 4.204ns (63.891%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.592ns = ( 11.584 - 6.992 ) 
    Source Clock Delay      (SCD):    5.114ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.834     5.114    PC_inst/CLK
    SLICE_X5Y5           FDCE                                         r  PC_inst/current_signal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.419     5.533 r  PC_inst/current_signal_reg[1]/Q
                         net (fo=87, routed)          0.574     6.107    PC_inst/current_signal_reg[1]
    SLICE_X7Y5           LUT4 (Prop_lut4_I2_O)        0.299     6.406 r  PC_inst/plusOp_carry_i_30/O
                         net (fo=36, routed)          1.112     7.518    Reg_File_inst/minusOp_carry_i_6
    SLICE_X2Y5           LUT6 (Prop_lut6_I4_O)        0.124     7.642 f  Reg_File_inst/plusOp_carry__1_i_13/O
                         net (fo=1, routed)           0.607     8.249    PC_inst/registers_reg[7][9]_0
    SLICE_X2Y6           LUT6 (Prop_lut6_I0_O)        0.124     8.373 r  PC_inst/plusOp_carry__1_i_3/O
                         net (fo=5, routed)           0.630     9.003    PC_inst/current_signal_reg[2]_0[3]
    SLICE_X4Y6           LUT2 (Prop_lut2_I0_O)        0.124     9.127 r  PC_inst/minusOp_carry__1_i_6/O
                         net (fo=1, routed)           0.000     9.127    ALU_inst/ALU_Data_OBUF[8]_inst_i_3_1[1]
    SLICE_X4Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.660 r  ALU_inst/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.660    ALU_inst/minusOp_carry__1_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.983 r  ALU_inst/minusOp_carry__2/O[1]
                         net (fo=1, routed)           0.436    10.419    PC_inst/data1[13]
    SLICE_X2Y7           LUT6 (Prop_lut6_I0_O)        0.306    10.725 r  PC_inst/ALU_Data_OBUF[13]_inst_i_3/O
                         net (fo=1, routed)           0.162    10.887    PC_inst/ALU_Data_OBUF[13]_inst_i_3_n_0
    SLICE_X2Y7           LUT6 (Prop_lut6_I5_O)        0.124    11.011 r  PC_inst/ALU_Data_OBUF[13]_inst_i_1/O
                         net (fo=9, routed)           0.683    11.694    Reg_File_inst/D[13]
    SLICE_X3Y7           FDCE                                         r  Reg_File_inst/registers_reg[4][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    6.992     6.992 r  
    AA9                                               0.000     6.992 r  clk (IN)
                         net (fo=0)                   0.000     6.992    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     7.866 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.838    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.655    11.584    Reg_File_inst/CLK
    SLICE_X3Y7           FDCE                                         r  Reg_File_inst/registers_reg[4][13]/C
                         clock pessimism              0.458    12.042    
                         clock uncertainty           -0.035    12.006    
    SLICE_X3Y7           FDCE (Setup_fdce_C_D)       -0.101    11.905    Reg_File_inst/registers_reg[4][13]
  -------------------------------------------------------------------
                         required time                         11.905    
                         arrival time                         -11.694    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.220ns  (required time - arrival time)
  Source:                 PC_inst/current_signal_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@4.100ns period=6.992ns})
  Destination:            Reg_File_inst/registers_reg[1][8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@4.100ns period=6.992ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.992ns  (sys_clk rise@6.992ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.603ns  (logic 2.261ns (34.243%)  route 4.342ns (65.757%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.593ns = ( 11.585 - 6.992 ) 
    Source Clock Delay      (SCD):    5.114ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.834     5.114    PC_inst/CLK
    SLICE_X5Y5           FDCE                                         r  PC_inst/current_signal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.419     5.533 r  PC_inst/current_signal_reg[1]/Q
                         net (fo=87, routed)          0.574     6.107    PC_inst/current_signal_reg[1]
    SLICE_X7Y5           LUT4 (Prop_lut4_I2_O)        0.299     6.406 r  PC_inst/plusOp_carry_i_30/O
                         net (fo=36, routed)          0.934     7.340    Reg_File_inst/minusOp_carry_i_6
    SLICE_X1Y3           LUT6 (Prop_lut6_I4_O)        0.124     7.464 f  Reg_File_inst/plusOp_carry__0_i_13/O
                         net (fo=1, routed)           0.407     7.871    PC_inst/registers_reg[7][5]_0
    SLICE_X1Y3           LUT6 (Prop_lut6_I0_O)        0.124     7.995 r  PC_inst/plusOp_carry__0_i_3/O
                         net (fo=5, routed)           0.741     8.736    PC_inst/current_signal_reg[2]_0[1]
    SLICE_X4Y5           LUT2 (Prop_lut2_I0_O)        0.124     8.860 r  PC_inst/minusOp_carry__0_i_4/O
                         net (fo=1, routed)           0.000     8.860    ALU_inst/ALU_Data_OBUF[4]_inst_i_3_1[1]
    SLICE_X4Y5           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.393 r  ALU_inst/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.393    ALU_inst/minusOp_carry__0_n_0
    SLICE_X4Y6           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.612 r  ALU_inst/minusOp_carry__1/O[0]
                         net (fo=1, routed)           0.603    10.214    PC_inst/data1[8]
    SLICE_X2Y5           LUT6 (Prop_lut6_I1_O)        0.295    10.509 f  PC_inst/ALU_Data_OBUF[8]_inst_i_3/O
                         net (fo=1, routed)           0.295    10.804    PC_inst/ALU_Data_OBUF[8]_inst_i_3_n_0
    SLICE_X0Y5           LUT6 (Prop_lut6_I5_O)        0.124    10.928 r  PC_inst/ALU_Data_OBUF[8]_inst_i_1/O
                         net (fo=9, routed)           0.788    11.716    Reg_File_inst/D[8]
    SLICE_X3Y5           FDCE                                         r  Reg_File_inst/registers_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    6.992     6.992 r  
    AA9                                               0.000     6.992 r  clk (IN)
                         net (fo=0)                   0.000     6.992    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     7.866 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.838    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.656    11.585    Reg_File_inst/CLK
    SLICE_X3Y5           FDCE                                         r  Reg_File_inst/registers_reg[1][8]/C
                         clock pessimism              0.458    12.043    
                         clock uncertainty           -0.035    12.007    
    SLICE_X3Y5           FDCE (Setup_fdce_C_D)       -0.071    11.936    Reg_File_inst/registers_reg[1][8]
  -------------------------------------------------------------------
                         required time                         11.936    
                         arrival time                         -11.716    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.222ns  (required time - arrival time)
  Source:                 PC_inst/current_signal_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@4.100ns period=6.992ns})
  Destination:            Reg_File_inst/registers_reg[5][7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@4.100ns period=6.992ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.992ns  (sys_clk rise@6.992ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.627ns  (logic 2.078ns (31.354%)  route 4.549ns (68.646%))
  Logic Levels:           7  (CARRY4=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.591ns = ( 11.583 - 6.992 ) 
    Source Clock Delay      (SCD):    5.114ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.834     5.114    PC_inst/CLK
    SLICE_X5Y5           FDCE                                         r  PC_inst/current_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.456     5.570 r  PC_inst/current_signal_reg[0]/Q
                         net (fo=88, routed)          0.779     6.349    PC_inst/current_signal_reg[0]
    SLICE_X5Y6           LUT4 (Prop_lut4_I3_O)        0.124     6.473 r  PC_inst/plusOp_carry_i_28/O
                         net (fo=28, routed)          0.954     7.426    Reg_File_inst/ALU_Data_OBUF[15]_inst_i_3_1
    SLICE_X3Y2           LUT6 (Prop_lut6_I4_O)        0.124     7.550 r  Reg_File_inst/plusOp_carry_i_14/O
                         net (fo=1, routed)           0.264     7.815    PC_inst/registers_reg[7][1]_1
    SLICE_X3Y2           LUT6 (Prop_lut6_I0_O)        0.124     7.939 r  PC_inst/plusOp_carry_i_3/O
                         net (fo=5, routed)           0.774     8.713    ALU_inst/rs_data[1]
    SLICE_X3Y4           CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.220 r  ALU_inst/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     9.220    ALU_inst/plusOp_carry_n_0
    SLICE_X3Y5           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.533 r  ALU_inst/plusOp_carry__0/O[3]
                         net (fo=1, routed)           0.579    10.112    PC_inst/data0[7]
    SLICE_X5Y7           LUT6 (Prop_lut6_I5_O)        0.306    10.418 r  PC_inst/ALU_Data_OBUF[7]_inst_i_3/O
                         net (fo=1, routed)           0.433    10.851    PC_inst/ALU_Data_OBUF[7]_inst_i_3_n_0
    SLICE_X5Y7           LUT6 (Prop_lut6_I5_O)        0.124    10.975 r  PC_inst/ALU_Data_OBUF[7]_inst_i_1/O
                         net (fo=9, routed)           0.766    11.741    Reg_File_inst/D[7]
    SLICE_X5Y7           FDCE                                         r  Reg_File_inst/registers_reg[5][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    6.992     6.992 r  
    AA9                                               0.000     6.992 r  clk (IN)
                         net (fo=0)                   0.000     6.992    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     7.866 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.838    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.654    11.583    Reg_File_inst/CLK
    SLICE_X5Y7           FDCE                                         r  Reg_File_inst/registers_reg[5][7]/C
                         clock pessimism              0.497    12.080    
                         clock uncertainty           -0.035    12.044    
    SLICE_X5Y7           FDCE (Setup_fdce_C_D)       -0.081    11.963    Reg_File_inst/registers_reg[5][7]
  -------------------------------------------------------------------
                         required time                         11.963    
                         arrival time                         -11.741    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.222ns  (required time - arrival time)
  Source:                 PC_inst/current_signal_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@4.100ns period=6.992ns})
  Destination:            Reg_File_inst/registers_reg[0][14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@4.100ns period=6.992ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.992ns  (sys_clk rise@6.992ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.609ns  (logic 2.287ns (34.602%)  route 4.322ns (65.398%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.592ns = ( 11.584 - 6.992 ) 
    Source Clock Delay      (SCD):    5.114ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.834     5.114    PC_inst/CLK
    SLICE_X5Y5           FDCE                                         r  PC_inst/current_signal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.419     5.533 r  PC_inst/current_signal_reg[1]/Q
                         net (fo=87, routed)          0.574     6.107    PC_inst/current_signal_reg[1]
    SLICE_X7Y5           LUT4 (Prop_lut4_I2_O)        0.299     6.406 r  PC_inst/plusOp_carry_i_30/O
                         net (fo=36, routed)          1.112     7.518    Reg_File_inst/minusOp_carry_i_6
    SLICE_X2Y5           LUT6 (Prop_lut6_I4_O)        0.124     7.642 f  Reg_File_inst/plusOp_carry__1_i_13/O
                         net (fo=1, routed)           0.607     8.249    PC_inst/registers_reg[7][9]_0
    SLICE_X2Y6           LUT6 (Prop_lut6_I0_O)        0.124     8.373 r  PC_inst/plusOp_carry__1_i_3/O
                         net (fo=5, routed)           0.630     9.003    PC_inst/current_signal_reg[2]_0[3]
    SLICE_X4Y6           LUT2 (Prop_lut2_I0_O)        0.124     9.127 r  PC_inst/minusOp_carry__1_i_6/O
                         net (fo=1, routed)           0.000     9.127    ALU_inst/ALU_Data_OBUF[8]_inst_i_3_1[1]
    SLICE_X4Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.660 r  ALU_inst/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.660    ALU_inst/minusOp_carry__1_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.899 r  ALU_inst/minusOp_carry__2/O[2]
                         net (fo=1, routed)           0.577    10.476    PC_inst/data1[14]
    SLICE_X2Y8           LUT6 (Prop_lut6_I0_O)        0.301    10.777 r  PC_inst/ALU_Data_OBUF[14]_inst_i_3/O
                         net (fo=1, routed)           0.162    10.939    PC_inst/ALU_Data_OBUF[14]_inst_i_3_n_0
    SLICE_X2Y8           LUT6 (Prop_lut6_I5_O)        0.124    11.063 r  PC_inst/ALU_Data_OBUF[14]_inst_i_1/O
                         net (fo=9, routed)           0.660    11.723    Reg_File_inst/D[14]
    SLICE_X3Y8           FDCE                                         r  Reg_File_inst/registers_reg[0][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    6.992     6.992 r  
    AA9                                               0.000     6.992 r  clk (IN)
                         net (fo=0)                   0.000     6.992    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     7.866 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.838    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.655    11.584    Reg_File_inst/CLK
    SLICE_X3Y8           FDCE                                         r  Reg_File_inst/registers_reg[0][14]/C
                         clock pessimism              0.458    12.042    
                         clock uncertainty           -0.035    12.006    
    SLICE_X3Y8           FDCE (Setup_fdce_C_D)       -0.061    11.945    Reg_File_inst/registers_reg[0][14]
  -------------------------------------------------------------------
                         required time                         11.945    
                         arrival time                         -11.723    
  -------------------------------------------------------------------
                         slack                                  0.222    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 PC_inst/current_signal_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@4.100ns period=6.992ns})
  Destination:            PC_inst/current_signal_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@4.100ns period=6.992ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.183ns (39.642%)  route 0.279ns (60.358%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.623     1.548    PC_inst/CLK
    SLICE_X5Y5           FDCE                                         r  PC_inst/current_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.141     1.689 r  PC_inst/current_signal_reg[0]/Q
                         net (fo=88, routed)          0.279     1.967    PC_inst/current_signal_reg[0]
    SLICE_X5Y5           LUT2 (Prop_lut2_I0_O)        0.042     2.009 r  PC_inst/current_signal[1]_i_1/O
                         net (fo=1, routed)           0.000     2.009    PC_inst/p_0_in[1]
    SLICE_X5Y5           FDCE                                         r  PC_inst/current_signal_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.892     2.065    PC_inst/CLK
    SLICE_X5Y5           FDCE                                         r  PC_inst/current_signal_reg[1]/C
                         clock pessimism             -0.518     1.548    
    SLICE_X5Y5           FDCE (Hold_fdce_C_D)         0.107     1.655    PC_inst/current_signal_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 PC_inst/current_signal_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@4.100ns period=6.992ns})
  Destination:            PC_inst/current_signal_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@4.100ns period=6.992ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.186ns (40.031%)  route 0.279ns (59.969%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.623     1.548    PC_inst/CLK
    SLICE_X5Y5           FDCE                                         r  PC_inst/current_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.141     1.689 f  PC_inst/current_signal_reg[0]/Q
                         net (fo=88, routed)          0.279     1.967    PC_inst/current_signal_reg[0]
    SLICE_X5Y5           LUT1 (Prop_lut1_I0_O)        0.045     2.012 r  PC_inst/current_signal[0]_i_1/O
                         net (fo=1, routed)           0.000     2.012    PC_inst/current_signal[0]_i_1_n_0
    SLICE_X5Y5           FDCE                                         r  PC_inst/current_signal_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.892     2.065    PC_inst/CLK
    SLICE_X5Y5           FDCE                                         r  PC_inst/current_signal_reg[0]/C
                         clock pessimism             -0.518     1.548    
    SLICE_X5Y5           FDCE (Hold_fdce_C_D)         0.091     1.639    PC_inst/current_signal_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 PC_inst/current_signal_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@4.100ns period=6.992ns})
  Destination:            PC_inst/current_signal_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@4.100ns period=6.992ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.186ns (29.724%)  route 0.440ns (70.276%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.623     1.548    PC_inst/CLK
    SLICE_X7Y5           FDCE                                         r  PC_inst/current_signal_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y5           FDCE (Prop_fdce_C_Q)         0.141     1.689 r  PC_inst/current_signal_reg[2]/Q
                         net (fo=86, routed)          0.440     2.128    PC_inst/current_signal_reg[2]
    SLICE_X7Y5           LUT3 (Prop_lut3_I0_O)        0.045     2.173 r  PC_inst/current_signal[2]_i_1/O
                         net (fo=1, routed)           0.000     2.173    PC_inst/current_signal[2]_i_1_n_0
    SLICE_X7Y5           FDCE                                         r  PC_inst/current_signal_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.892     2.065    PC_inst/CLK
    SLICE_X7Y5           FDCE                                         r  PC_inst/current_signal_reg[2]/C
                         clock pessimism             -0.518     1.548    
    SLICE_X7Y5           FDCE (Hold_fdce_C_D)         0.092     1.640    PC_inst/current_signal_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           2.173    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.563ns  (arrival time - required time)
  Source:                 PC_inst/current_signal_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@4.100ns period=6.992ns})
  Destination:            Reg_File_inst/registers_reg[0][8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@4.100ns period=6.992ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.721ns  (logic 0.272ns (37.713%)  route 0.449ns (62.287%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.623     1.548    PC_inst/CLK
    SLICE_X5Y5           FDCE                                         r  PC_inst/current_signal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.128     1.676 r  PC_inst/current_signal_reg[1]/Q
                         net (fo=87, routed)          0.350     2.026    PC_inst/current_signal_reg[1]
    SLICE_X2Y5           LUT6 (Prop_lut6_I3_O)        0.099     2.125 f  PC_inst/ALU_Data_OBUF[8]_inst_i_3/O
                         net (fo=1, routed)           0.099     2.224    PC_inst/ALU_Data_OBUF[8]_inst_i_3_n_0
    SLICE_X0Y5           LUT6 (Prop_lut6_I5_O)        0.045     2.269 r  PC_inst/ALU_Data_OBUF[8]_inst_i_1/O
                         net (fo=9, routed)           0.000     2.269    Reg_File_inst/D[8]
    SLICE_X0Y5           FDCE                                         r  Reg_File_inst/registers_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.893     2.066    Reg_File_inst/CLK
    SLICE_X0Y5           FDCE                                         r  Reg_File_inst/registers_reg[0][8]/C
                         clock pessimism             -0.482     1.585    
    SLICE_X0Y5           FDCE (Hold_fdce_C_D)         0.121     1.706    Reg_File_inst/registers_reg[0][8]
  -------------------------------------------------------------------
                         required time                         -1.706    
                         arrival time                           2.269    
  -------------------------------------------------------------------
                         slack                                  0.563    

Slack (MET) :             0.567ns  (arrival time - required time)
  Source:                 Reg_File_inst/registers_reg[0][11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@4.100ns period=6.992ns})
  Destination:            Reg_File_inst/registers_reg[6][11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@4.100ns period=6.992ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.700ns  (logic 0.359ns (51.310%)  route 0.341ns (48.690%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.622     1.547    Reg_File_inst/CLK
    SLICE_X3Y8           FDCE                                         r  Reg_File_inst/registers_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDCE (Prop_fdce_C_Q)         0.141     1.688 f  Reg_File_inst/registers_reg[0][11]/Q
                         net (fo=2, routed)           0.136     1.824    Reg_File_inst/registers_reg[0]__0[11]
    SLICE_X1Y8           LUT6 (Prop_lut6_I5_O)        0.045     1.869 r  Reg_File_inst/ALU_Data_OBUF[11]_inst_i_5/O
                         net (fo=1, routed)           0.000     1.869    Reg_File_inst/ALU_Data_OBUF[11]_inst_i_5_n_0
    SLICE_X1Y8           MUXF7 (Prop_muxf7_I1_O)      0.065     1.934 r  Reg_File_inst/ALU_Data_OBUF[11]_inst_i_2/O
                         net (fo=3, routed)           0.205     2.138    PC_inst/registers_reg[7][11]
    SLICE_X2Y8           LUT6 (Prop_lut6_I4_O)        0.108     2.246 r  PC_inst/ALU_Data_OBUF[11]_inst_i_1/O
                         net (fo=9, routed)           0.000     2.246    Reg_File_inst/D[11]
    SLICE_X2Y8           FDCE                                         r  Reg_File_inst/registers_reg[6][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.892     2.065    Reg_File_inst/CLK
    SLICE_X2Y8           FDCE                                         r  Reg_File_inst/registers_reg[6][11]/C
                         clock pessimism             -0.506     1.560    
    SLICE_X2Y8           FDCE (Hold_fdce_C_D)         0.120     1.680    Reg_File_inst/registers_reg[6][11]
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           2.246    
  -------------------------------------------------------------------
                         slack                                  0.567    

Slack (MET) :             0.605ns  (arrival time - required time)
  Source:                 PC_inst/current_signal_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@4.100ns period=6.992ns})
  Destination:            Reg_File_inst/registers_reg[0][9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@4.100ns period=6.992ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.231ns (30.334%)  route 0.531ns (69.666%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.623     1.548    PC_inst/CLK
    SLICE_X7Y5           FDCE                                         r  PC_inst/current_signal_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y5           FDCE (Prop_fdce_C_Q)         0.141     1.689 r  PC_inst/current_signal_reg[2]/Q
                         net (fo=86, routed)          0.475     2.163    PC_inst/current_signal_reg[2]
    SLICE_X0Y6           LUT6 (Prop_lut6_I2_O)        0.045     2.208 f  PC_inst/ALU_Data_OBUF[9]_inst_i_3/O
                         net (fo=1, routed)           0.056     2.264    PC_inst/ALU_Data_OBUF[9]_inst_i_3_n_0
    SLICE_X0Y6           LUT6 (Prop_lut6_I5_O)        0.045     2.309 r  PC_inst/ALU_Data_OBUF[9]_inst_i_1/O
                         net (fo=9, routed)           0.000     2.309    Reg_File_inst/D[9]
    SLICE_X0Y6           FDCE                                         r  Reg_File_inst/registers_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.893     2.066    Reg_File_inst/CLK
    SLICE_X0Y6           FDCE                                         r  Reg_File_inst/registers_reg[0][9]/C
                         clock pessimism             -0.482     1.585    
    SLICE_X0Y6           FDCE (Hold_fdce_C_D)         0.120     1.705    Reg_File_inst/registers_reg[0][9]
  -------------------------------------------------------------------
                         required time                         -1.705    
                         arrival time                           2.309    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.644ns  (arrival time - required time)
  Source:                 Reg_File_inst/registers_reg[0][10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@4.100ns period=6.992ns})
  Destination:            Reg_File_inst/registers_reg[7][10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@4.100ns period=6.992ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.299ns (38.297%)  route 0.482ns (61.703%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.621     1.546    Reg_File_inst/CLK
    SLICE_X4Y10          FDCE                                         r  Reg_File_inst/registers_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDCE (Prop_fdce_C_Q)         0.164     1.710 r  Reg_File_inst/registers_reg[0][10]/Q
                         net (fo=2, routed)           0.203     1.913    Reg_File_inst/registers_reg[0]__0[10]
    SLICE_X4Y9           LUT6 (Prop_lut6_I5_O)        0.045     1.958 f  Reg_File_inst/ALU_Data_OBUF[10]_inst_i_4/O
                         net (fo=1, routed)           0.105     2.063    PC_inst/registers_reg[7][10]_1
    SLICE_X5Y8           LUT6 (Prop_lut6_I0_O)        0.045     2.108 r  PC_inst/ALU_Data_OBUF[10]_inst_i_2/O
                         net (fo=3, routed)           0.174     2.281    PC_inst/alu_operand_2[10]
    SLICE_X4Y8           LUT6 (Prop_lut6_I2_O)        0.045     2.326 r  PC_inst/ALU_Data_OBUF[10]_inst_i_1/O
                         net (fo=9, routed)           0.000     2.326    Reg_File_inst/D[10]
    SLICE_X4Y8           FDCE                                         r  Reg_File_inst/registers_reg[7][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.891     2.064    Reg_File_inst/CLK
    SLICE_X4Y8           FDCE                                         r  Reg_File_inst/registers_reg[7][10]/C
                         clock pessimism             -0.502     1.563    
    SLICE_X4Y8           FDCE (Hold_fdce_C_D)         0.120     1.683    Reg_File_inst/registers_reg[7][10]
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           2.326    
  -------------------------------------------------------------------
                         slack                                  0.644    

Slack (MET) :             0.649ns  (arrival time - required time)
  Source:                 PC_inst/current_signal_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@4.100ns period=6.992ns})
  Destination:            Reg_File_inst/registers_reg[5][0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@4.100ns period=6.992ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.231ns (29.411%)  route 0.554ns (70.589%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.623     1.548    PC_inst/CLK
    SLICE_X7Y5           FDCE                                         r  PC_inst/current_signal_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y5           FDCE (Prop_fdce_C_Q)         0.141     1.689 r  PC_inst/current_signal_reg[2]/Q
                         net (fo=86, routed)          0.499     2.187    PC_inst/current_signal_reg[2]
    SLICE_X6Y3           LUT6 (Prop_lut6_I2_O)        0.045     2.232 f  PC_inst/ALU_Data_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.056     2.288    PC_inst/ALU_Data_OBUF[0]_inst_i_3_n_0
    SLICE_X6Y3           LUT6 (Prop_lut6_I1_O)        0.045     2.333 r  PC_inst/ALU_Data_OBUF[0]_inst_i_1/O
                         net (fo=9, routed)           0.000     2.333    Reg_File_inst/D[0]
    SLICE_X6Y3           FDCE                                         r  Reg_File_inst/registers_reg[5][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.892     2.065    Reg_File_inst/CLK
    SLICE_X6Y3           FDCE                                         r  Reg_File_inst/registers_reg[5][0]/C
                         clock pessimism             -0.502     1.564    
    SLICE_X6Y3           FDCE (Hold_fdce_C_D)         0.120     1.684    Reg_File_inst/registers_reg[5][0]
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           2.333    
  -------------------------------------------------------------------
                         slack                                  0.649    

Slack (MET) :             0.719ns  (arrival time - required time)
  Source:                 PC_inst/current_signal_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@4.100ns period=6.992ns})
  Destination:            Reg_File_inst/registers_reg[5][12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@4.100ns period=6.992ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.231ns (27.958%)  route 0.595ns (72.042%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.623     1.548    PC_inst/CLK
    SLICE_X5Y5           FDCE                                         r  PC_inst/current_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.141     1.689 r  PC_inst/current_signal_reg[0]/Q
                         net (fo=88, routed)          0.484     2.173    PC_inst/current_signal_reg[0]
    SLICE_X3Y8           LUT6 (Prop_lut6_I2_O)        0.045     2.218 r  PC_inst/ALU_Data_OBUF[12]_inst_i_3/O
                         net (fo=1, routed)           0.111     2.329    PC_inst/ALU_Data_OBUF[12]_inst_i_3_n_0
    SLICE_X5Y8           LUT6 (Prop_lut6_I5_O)        0.045     2.374 r  PC_inst/ALU_Data_OBUF[12]_inst_i_1/O
                         net (fo=9, routed)           0.000     2.374    Reg_File_inst/D[12]
    SLICE_X5Y8           FDCE                                         r  Reg_File_inst/registers_reg[5][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.891     2.064    Reg_File_inst/CLK
    SLICE_X5Y8           FDCE                                         r  Reg_File_inst/registers_reg[5][12]/C
                         clock pessimism             -0.502     1.563    
    SLICE_X5Y8           FDCE (Hold_fdce_C_D)         0.092     1.655    Reg_File_inst/registers_reg[5][12]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           2.374    
  -------------------------------------------------------------------
                         slack                                  0.719    

Slack (MET) :             0.738ns  (arrival time - required time)
  Source:                 PC_inst/current_signal_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@4.100ns period=6.992ns})
  Destination:            Reg_File_inst/registers_reg[3][8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@4.100ns period=6.992ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.841ns  (logic 0.272ns (32.361%)  route 0.569ns (67.639%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.623     1.548    PC_inst/CLK
    SLICE_X5Y5           FDCE                                         r  PC_inst/current_signal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.128     1.676 r  PC_inst/current_signal_reg[1]/Q
                         net (fo=87, routed)          0.350     2.026    PC_inst/current_signal_reg[1]
    SLICE_X2Y5           LUT6 (Prop_lut6_I3_O)        0.099     2.125 f  PC_inst/ALU_Data_OBUF[8]_inst_i_3/O
                         net (fo=1, routed)           0.099     2.224    PC_inst/ALU_Data_OBUF[8]_inst_i_3_n_0
    SLICE_X0Y5           LUT6 (Prop_lut6_I5_O)        0.045     2.269 r  PC_inst/ALU_Data_OBUF[8]_inst_i_1/O
                         net (fo=9, routed)           0.119     2.388    Reg_File_inst/D[8]
    SLICE_X1Y5           FDCE                                         r  Reg_File_inst/registers_reg[3][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.893     2.066    Reg_File_inst/CLK
    SLICE_X1Y5           FDCE                                         r  Reg_File_inst/registers_reg[3][8]/C
                         clock pessimism             -0.482     1.585    
    SLICE_X1Y5           FDCE (Hold_fdce_C_D)         0.066     1.651    Reg_File_inst/registers_reg[3][8]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           2.388    
  -------------------------------------------------------------------
                         slack                                  0.738    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 4.100 }
Period(ns):         6.992
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         6.992       4.837      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         6.992       5.992      SLICE_X5Y5     PC_inst/current_signal_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         6.992       5.992      SLICE_X5Y5     PC_inst/current_signal_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         6.992       5.992      SLICE_X7Y5     PC_inst/current_signal_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         6.992       5.992      SLICE_X5Y5     PC_inst/current_signal_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         6.992       5.992      SLICE_X2Y4     Reg_File_inst/registers_reg[0][0]/C
Min Period        n/a     FDCE/C   n/a            1.000         6.992       5.992      SLICE_X4Y10    Reg_File_inst/registers_reg[0][10]/C
Min Period        n/a     FDCE/C   n/a            1.000         6.992       5.992      SLICE_X3Y8     Reg_File_inst/registers_reg[0][11]/C
Min Period        n/a     FDCE/C   n/a            1.000         6.992       5.992      SLICE_X3Y8     Reg_File_inst/registers_reg[0][12]/C
Min Period        n/a     FDCE/C   n/a            1.000         6.992       5.992      SLICE_X4Y6     Reg_File_inst/registers_reg[0][13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.892       2.392      SLICE_X5Y5     PC_inst/current_signal_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.892       2.392      SLICE_X5Y5     PC_inst/current_signal_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.892       2.392      SLICE_X5Y5     PC_inst/current_signal_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.892       2.392      SLICE_X5Y5     PC_inst/current_signal_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.892       2.392      SLICE_X7Y5     PC_inst/current_signal_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.892       2.392      SLICE_X7Y5     PC_inst/current_signal_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.892       2.392      SLICE_X5Y5     PC_inst/current_signal_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.892       2.392      SLICE_X5Y5     PC_inst/current_signal_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.892       2.392      SLICE_X2Y4     Reg_File_inst/registers_reg[0][0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.892       2.392      SLICE_X2Y4     Reg_File_inst/registers_reg[0][0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.100       3.600      SLICE_X5Y5     PC_inst/current_signal_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.100       3.600      SLICE_X5Y5     PC_inst/current_signal_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.100       3.600      SLICE_X5Y5     PC_inst/current_signal_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.100       3.600      SLICE_X5Y5     PC_inst/current_signal_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.100       3.600      SLICE_X7Y5     PC_inst/current_signal_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.100       3.600      SLICE_X7Y5     PC_inst/current_signal_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.100       3.600      SLICE_X5Y5     PC_inst/current_signal_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.100       3.600      SLICE_X5Y5     PC_inst/current_signal_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.100       3.600      SLICE_X2Y4     Reg_File_inst/registers_reg[0][0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.100       3.600      SLICE_X2Y4     Reg_File_inst/registers_reg[0][0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk
  To Clock:  

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PC_inst/current_signal_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@4.100ns period=6.992ns})
  Destination:            ALU_Data[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.769ns  (logic 4.894ns (45.448%)  route 5.875ns (54.552%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.834     5.114    PC_inst/CLK
    SLICE_X5Y5           FDCE                                         r  PC_inst/current_signal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.419     5.533 r  PC_inst/current_signal_reg[1]/Q
                         net (fo=87, routed)          0.574     6.107    PC_inst/current_signal_reg[1]
    SLICE_X7Y5           LUT4 (Prop_lut4_I2_O)        0.299     6.406 r  PC_inst/plusOp_carry_i_30/O
                         net (fo=36, routed)          1.112     7.518    Reg_File_inst/minusOp_carry_i_6
    SLICE_X2Y5           LUT6 (Prop_lut6_I4_O)        0.124     7.642 f  Reg_File_inst/plusOp_carry__1_i_13/O
                         net (fo=1, routed)           0.607     8.249    PC_inst/registers_reg[7][9]_0
    SLICE_X2Y6           LUT6 (Prop_lut6_I0_O)        0.124     8.373 r  PC_inst/plusOp_carry__1_i_3/O
                         net (fo=5, routed)           0.630     9.003    PC_inst/current_signal_reg[2]_0[3]
    SLICE_X4Y6           LUT2 (Prop_lut2_I0_O)        0.124     9.127 r  PC_inst/minusOp_carry__1_i_6/O
                         net (fo=1, routed)           0.000     9.127    ALU_inst/ALU_Data_OBUF[8]_inst_i_3_1[1]
    SLICE_X4Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.660 r  ALU_inst/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.660    ALU_inst/minusOp_carry__1_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.899 r  ALU_inst/minusOp_carry__2/O[2]
                         net (fo=1, routed)           0.577    10.476    PC_inst/data1[14]
    SLICE_X2Y8           LUT6 (Prop_lut6_I0_O)        0.301    10.777 r  PC_inst/ALU_Data_OBUF[14]_inst_i_3/O
                         net (fo=1, routed)           0.162    10.939    PC_inst/ALU_Data_OBUF[14]_inst_i_3_n_0
    SLICE_X2Y8           LUT6 (Prop_lut6_I5_O)        0.124    11.063 r  PC_inst/ALU_Data_OBUF[14]_inst_i_1/O
                         net (fo=9, routed)           2.212    13.275    ALU_Data_OBUF[14]
    Y4                   OBUF (Prop_obuf_I_O)         2.607    15.883 r  ALU_Data_OBUF[14]_inst/O
                         net (fo=0)                   0.000    15.883    ALU_Data[14]
    Y4                                                                r  ALU_Data[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC_inst/current_signal_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@4.100ns period=6.992ns})
  Destination:            ALU_Data[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.724ns  (logic 4.727ns (44.081%)  route 5.997ns (55.919%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.834     5.114    PC_inst/CLK
    SLICE_X5Y5           FDCE                                         r  PC_inst/current_signal_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.456     5.570 r  PC_inst/current_signal_reg[3]/Q
                         net (fo=85, routed)          0.909     6.479    PC_inst/current_signal_reg[3]
    SLICE_X5Y6           LUT4 (Prop_lut4_I3_O)        0.124     6.603 r  PC_inst/plusOp_carry_i_29/O
                         net (fo=22, routed)          1.096     7.698    Reg_File_inst/minusOp_carry_i_7
    SLICE_X4Y8           LUT6 (Prop_lut6_I2_O)        0.124     7.822 f  Reg_File_inst/ALU_Data_OBUF[10]_inst_i_5/O
                         net (fo=1, routed)           0.600     8.422    PC_inst/registers_reg[7][10]_2
    SLICE_X5Y8           LUT6 (Prop_lut6_I5_O)        0.124     8.546 r  PC_inst/ALU_Data_OBUF[10]_inst_i_2/O
                         net (fo=3, routed)           0.469     9.015    PC_inst/alu_operand_2[10]
    SLICE_X3Y6           LUT2 (Prop_lut2_I1_O)        0.124     9.139 r  PC_inst/plusOp_carry__1_i_6/O
                         net (fo=1, routed)           0.000     9.139    ALU_inst/ALU_Data_OBUF[8]_inst_i_3[2]
    SLICE_X3Y6           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.537 r  ALU_inst/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.537    ALU_inst/plusOp_carry__1_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.850 r  ALU_inst/plusOp_carry__2/O[3]
                         net (fo=1, routed)           0.590    10.440    PC_inst/data0[15]
    SLICE_X3Y8           LUT6 (Prop_lut6_I0_O)        0.306    10.746 f  PC_inst/ALU_Data_OBUF[15]_inst_i_7/O
                         net (fo=1, routed)           0.263    11.009    PC_inst/ALU_Data_OBUF[15]_inst_i_7_n_0
    SLICE_X3Y8           LUT6 (Prop_lut6_I5_O)        0.124    11.133 r  PC_inst/ALU_Data_OBUF[15]_inst_i_1/O
                         net (fo=9, routed)           2.071    13.204    ALU_Data_OBUF[15]
    AB6                  OBUF (Prop_obuf_I_O)         2.634    15.838 r  ALU_Data_OBUF[15]_inst/O
                         net (fo=0)                   0.000    15.838    ALU_Data[15]
    AB6                                                               r  ALU_Data[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC_inst/current_signal_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@4.100ns period=6.992ns})
  Destination:            ALU_Data[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.605ns  (logic 4.729ns (44.593%)  route 5.876ns (55.407%))
  Logic Levels:           9  (CARRY4=3 LUT4=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.834     5.114    PC_inst/CLK
    SLICE_X5Y5           FDCE                                         r  PC_inst/current_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.456     5.570 r  PC_inst/current_signal_reg[0]/Q
                         net (fo=88, routed)          0.779     6.349    PC_inst/current_signal_reg[0]
    SLICE_X5Y6           LUT4 (Prop_lut4_I3_O)        0.124     6.473 r  PC_inst/plusOp_carry_i_28/O
                         net (fo=28, routed)          0.954     7.426    Reg_File_inst/ALU_Data_OBUF[15]_inst_i_3_1
    SLICE_X3Y2           LUT6 (Prop_lut6_I4_O)        0.124     7.550 r  Reg_File_inst/plusOp_carry_i_14/O
                         net (fo=1, routed)           0.264     7.815    PC_inst/registers_reg[7][1]_1
    SLICE_X3Y2           LUT6 (Prop_lut6_I0_O)        0.124     7.939 r  PC_inst/plusOp_carry_i_3/O
                         net (fo=5, routed)           0.774     8.713    ALU_inst/rs_data[1]
    SLICE_X3Y4           CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.220 r  ALU_inst/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     9.220    ALU_inst/plusOp_carry_n_0
    SLICE_X3Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.334 r  ALU_inst/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.334    ALU_inst/plusOp_carry__0_n_0
    SLICE_X3Y6           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.573 r  ALU_inst/plusOp_carry__1/O[2]
                         net (fo=1, routed)           0.607    10.180    PC_inst/data0[10]
    SLICE_X4Y8           LUT6 (Prop_lut6_I5_O)        0.302    10.482 r  PC_inst/ALU_Data_OBUF[10]_inst_i_3/O
                         net (fo=1, routed)           0.452    10.934    PC_inst/ALU_Data_OBUF[10]_inst_i_3_n_0
    SLICE_X4Y8           LUT6 (Prop_lut6_I5_O)        0.124    11.058 r  PC_inst/ALU_Data_OBUF[10]_inst_i_1/O
                         net (fo=9, routed)           2.046    13.103    ALU_Data_OBUF[10]
    T4                   OBUF (Prop_obuf_I_O)         2.615    15.718 r  ALU_Data_OBUF[10]_inst/O
                         net (fo=0)                   0.000    15.718    ALU_Data[10]
    T4                                                                r  ALU_Data[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC_inst/current_signal_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@4.100ns period=6.992ns})
  Destination:            ALU_Data[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.592ns  (logic 5.003ns (47.229%)  route 5.590ns (52.771%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.834     5.114    PC_inst/CLK
    SLICE_X5Y5           FDCE                                         r  PC_inst/current_signal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.419     5.533 r  PC_inst/current_signal_reg[1]/Q
                         net (fo=87, routed)          0.574     6.107    PC_inst/current_signal_reg[1]
    SLICE_X7Y5           LUT4 (Prop_lut4_I2_O)        0.299     6.406 r  PC_inst/plusOp_carry_i_30/O
                         net (fo=36, routed)          1.112     7.518    Reg_File_inst/minusOp_carry_i_6
    SLICE_X2Y5           LUT6 (Prop_lut6_I4_O)        0.124     7.642 f  Reg_File_inst/plusOp_carry__1_i_13/O
                         net (fo=1, routed)           0.607     8.249    PC_inst/registers_reg[7][9]_0
    SLICE_X2Y6           LUT6 (Prop_lut6_I0_O)        0.124     8.373 r  PC_inst/plusOp_carry__1_i_3/O
                         net (fo=5, routed)           0.630     9.003    PC_inst/current_signal_reg[2]_0[3]
    SLICE_X4Y6           LUT2 (Prop_lut2_I0_O)        0.124     9.127 r  PC_inst/minusOp_carry__1_i_6/O
                         net (fo=1, routed)           0.000     9.127    ALU_inst/ALU_Data_OBUF[8]_inst_i_3_1[1]
    SLICE_X4Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.660 r  ALU_inst/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.660    ALU_inst/minusOp_carry__1_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.983 r  ALU_inst/minusOp_carry__2/O[1]
                         net (fo=1, routed)           0.436    10.419    PC_inst/data1[13]
    SLICE_X2Y7           LUT6 (Prop_lut6_I0_O)        0.306    10.725 r  PC_inst/ALU_Data_OBUF[13]_inst_i_3/O
                         net (fo=1, routed)           0.162    10.887    PC_inst/ALU_Data_OBUF[13]_inst_i_3_n_0
    SLICE_X2Y7           LUT6 (Prop_lut6_I5_O)        0.124    11.011 r  PC_inst/ALU_Data_OBUF[13]_inst_i_1/O
                         net (fo=9, routed)           2.069    13.079    ALU_Data_OBUF[13]
    AA4                  OBUF (Prop_obuf_I_O)         2.627    15.706 r  ALU_Data_OBUF[13]_inst/O
                         net (fo=0)                   0.000    15.706    ALU_Data[13]
    AA4                                                               r  ALU_Data[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC_inst/current_signal_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@4.100ns period=6.992ns})
  Destination:            ALU_Data[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.590ns  (logic 4.741ns (44.765%)  route 5.850ns (55.235%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT4=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.834     5.114    PC_inst/CLK
    SLICE_X5Y5           FDCE                                         r  PC_inst/current_signal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.419     5.533 r  PC_inst/current_signal_reg[1]/Q
                         net (fo=87, routed)          0.574     6.107    PC_inst/current_signal_reg[1]
    SLICE_X7Y5           LUT4 (Prop_lut4_I2_O)        0.299     6.406 r  PC_inst/plusOp_carry_i_30/O
                         net (fo=36, routed)          1.112     7.518    Reg_File_inst/minusOp_carry_i_6
    SLICE_X2Y5           LUT6 (Prop_lut6_I4_O)        0.124     7.642 f  Reg_File_inst/plusOp_carry__1_i_13/O
                         net (fo=1, routed)           0.607     8.249    PC_inst/registers_reg[7][9]_0
    SLICE_X2Y6           LUT6 (Prop_lut6_I0_O)        0.124     8.373 r  PC_inst/plusOp_carry__1_i_3/O
                         net (fo=5, routed)           0.630     9.003    PC_inst/current_signal_reg[2]_0[3]
    SLICE_X4Y6           LUT2 (Prop_lut2_I0_O)        0.124     9.127 r  PC_inst/minusOp_carry__1_i_6/O
                         net (fo=1, routed)           0.000     9.127    ALU_inst/ALU_Data_OBUF[8]_inst_i_3_1[1]
    SLICE_X4Y6           CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.770 r  ALU_inst/minusOp_carry__1/O[3]
                         net (fo=1, routed)           0.459    10.229    PC_inst/data1[11]
    SLICE_X2Y7           LUT6 (Prop_lut6_I1_O)        0.307    10.536 f  PC_inst/ALU_Data_OBUF[11]_inst_i_3/O
                         net (fo=1, routed)           0.417    10.954    PC_inst/ALU_Data_OBUF[11]_inst_i_3_n_0
    SLICE_X2Y8           LUT6 (Prop_lut6_I5_O)        0.124    11.078 r  PC_inst/ALU_Data_OBUF[11]_inst_i_1/O
                         net (fo=9, routed)           2.049    13.127    ALU_Data_OBUF[11]
    T6                   OBUF (Prop_obuf_I_O)         2.577    15.704 r  ALU_Data_OBUF[11]_inst/O
                         net (fo=0)                   0.000    15.704    ALU_Data[11]
    T6                                                                r  ALU_Data[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC_inst/current_signal_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@4.100ns period=6.992ns})
  Destination:            ALU_Data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.576ns  (logic 4.580ns (43.302%)  route 5.996ns (56.698%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.834     5.114    PC_inst/CLK
    SLICE_X5Y5           FDCE                                         r  PC_inst/current_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.456     5.570 r  PC_inst/current_signal_reg[0]/Q
                         net (fo=88, routed)          0.779     6.349    PC_inst/current_signal_reg[0]
    SLICE_X5Y6           LUT4 (Prop_lut4_I3_O)        0.124     6.473 r  PC_inst/plusOp_carry_i_28/O
                         net (fo=28, routed)          0.954     7.426    Reg_File_inst/ALU_Data_OBUF[15]_inst_i_3_1
    SLICE_X3Y2           LUT6 (Prop_lut6_I4_O)        0.124     7.550 r  Reg_File_inst/plusOp_carry_i_14/O
                         net (fo=1, routed)           0.264     7.815    PC_inst/registers_reg[7][1]_1
    SLICE_X3Y2           LUT6 (Prop_lut6_I0_O)        0.124     7.939 r  PC_inst/plusOp_carry_i_3/O
                         net (fo=5, routed)           0.774     8.713    ALU_inst/rs_data[1]
    SLICE_X3Y4           CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.220 r  ALU_inst/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     9.220    ALU_inst/plusOp_carry_n_0
    SLICE_X3Y5           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.459 r  ALU_inst/plusOp_carry__0/O[2]
                         net (fo=1, routed)           0.794    10.253    PC_inst/data0[6]
    SLICE_X6Y5           LUT6 (Prop_lut6_I5_O)        0.302    10.555 r  PC_inst/ALU_Data_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.282    10.837    PC_inst/ALU_Data_OBUF[6]_inst_i_3_n_0
    SLICE_X6Y5           LUT6 (Prop_lut6_I5_O)        0.124    10.961 r  PC_inst/ALU_Data_OBUF[6]_inst_i_1/O
                         net (fo=9, routed)           2.148    13.110    ALU_Data_OBUF[6]
    U6                   OBUF (Prop_obuf_I_O)         2.580    15.689 r  ALU_Data_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.689    ALU_Data[6]
    U6                                                                r  ALU_Data[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC_inst/current_signal_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@4.100ns period=6.992ns})
  Destination:            ALU_Data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.436ns  (logic 4.818ns (46.161%)  route 5.619ns (53.839%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.834     5.114    PC_inst/CLK
    SLICE_X5Y5           FDCE                                         r  PC_inst/current_signal_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.456     5.570 r  PC_inst/current_signal_reg[3]/Q
                         net (fo=85, routed)          0.909     6.479    PC_inst/current_signal_reg[3]
    SLICE_X5Y6           LUT4 (Prop_lut4_I3_O)        0.124     6.603 r  PC_inst/plusOp_carry_i_29/O
                         net (fo=22, routed)          0.688     7.290    Reg_File_inst/minusOp_carry_i_7
    SLICE_X3Y3           LUT6 (Prop_lut6_I2_O)        0.124     7.414 r  Reg_File_inst/ALU_Data_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.422     7.836    PC_inst/registers_reg[7][1]
    SLICE_X2Y3           LUT6 (Prop_lut6_I4_O)        0.124     7.960 r  PC_inst/ALU_Data_OBUF[1]_inst_i_2/O
                         net (fo=3, routed)           0.637     8.597    PC_inst/ALU_Data_OBUF[1]_inst_i_2_n_0
    SLICE_X4Y4           LUT2 (Prop_lut2_I0_O)        0.124     8.721 r  PC_inst/minusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     8.721    ALU_inst/ALU_Data_OBUF[0]_inst_i_5[1]
    SLICE_X4Y4           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.254 r  ALU_inst/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     9.254    ALU_inst/minusOp_carry_n_0
    SLICE_X4Y5           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.577 r  ALU_inst/minusOp_carry__0/O[1]
                         net (fo=1, routed)           0.456    10.033    PC_inst/data1[5]
    SLICE_X2Y6           LUT6 (Prop_lut6_I1_O)        0.306    10.339 f  PC_inst/ALU_Data_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.457    10.796    PC_inst/ALU_Data_OBUF[5]_inst_i_3_n_0
    SLICE_X5Y4           LUT6 (Prop_lut6_I5_O)        0.124    10.920 r  PC_inst/ALU_Data_OBUF[5]_inst_i_1/O
                         net (fo=9, routed)           2.051    12.970    ALU_Data_OBUF[5]
    U5                   OBUF (Prop_obuf_I_O)         2.580    15.550 r  ALU_Data_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.550    ALU_Data[5]
    U5                                                                r  ALU_Data[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC_inst/current_signal_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@4.100ns period=6.992ns})
  Destination:            ALU_Data[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.334ns  (logic 4.880ns (47.217%)  route 5.455ns (52.783%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.834     5.114    PC_inst/CLK
    SLICE_X5Y5           FDCE                                         r  PC_inst/current_signal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.419     5.533 r  PC_inst/current_signal_reg[1]/Q
                         net (fo=87, routed)          0.574     6.107    PC_inst/current_signal_reg[1]
    SLICE_X7Y5           LUT4 (Prop_lut4_I2_O)        0.299     6.406 r  PC_inst/plusOp_carry_i_30/O
                         net (fo=36, routed)          1.112     7.518    Reg_File_inst/minusOp_carry_i_6
    SLICE_X2Y5           LUT6 (Prop_lut6_I4_O)        0.124     7.642 f  Reg_File_inst/plusOp_carry__1_i_13/O
                         net (fo=1, routed)           0.607     8.249    PC_inst/registers_reg[7][9]_0
    SLICE_X2Y6           LUT6 (Prop_lut6_I0_O)        0.124     8.373 r  PC_inst/plusOp_carry__1_i_3/O
                         net (fo=5, routed)           0.630     9.003    PC_inst/current_signal_reg[2]_0[3]
    SLICE_X4Y6           LUT2 (Prop_lut2_I0_O)        0.124     9.127 r  PC_inst/minusOp_carry__1_i_6/O
                         net (fo=1, routed)           0.000     9.127    ALU_inst/ALU_Data_OBUF[8]_inst_i_3_1[1]
    SLICE_X4Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.660 r  ALU_inst/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.660    ALU_inst/minusOp_carry__1_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.879 r  ALU_inst/minusOp_carry__2/O[0]
                         net (fo=1, routed)           0.443    10.322    PC_inst/data1[12]
    SLICE_X3Y8           LUT6 (Prop_lut6_I0_O)        0.295    10.617 r  PC_inst/ALU_Data_OBUF[12]_inst_i_3/O
                         net (fo=1, routed)           0.298    10.915    PC_inst/ALU_Data_OBUF[12]_inst_i_3_n_0
    SLICE_X5Y8           LUT6 (Prop_lut6_I5_O)        0.124    11.039 r  PC_inst/ALU_Data_OBUF[12]_inst_i_1/O
                         net (fo=9, routed)           1.791    12.829    ALU_Data_OBUF[12]
    R6                   OBUF (Prop_obuf_I_O)         2.619    15.448 r  ALU_Data_OBUF[12]_inst/O
                         net (fo=0)                   0.000    15.448    ALU_Data[12]
    R6                                                                r  ALU_Data[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC_inst/current_signal_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@4.100ns period=6.992ns})
  Destination:            ALU_Data[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.272ns  (logic 4.844ns (47.160%)  route 5.428ns (52.840%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.834     5.114    PC_inst/CLK
    SLICE_X5Y5           FDCE                                         r  PC_inst/current_signal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.419     5.533 r  PC_inst/current_signal_reg[1]/Q
                         net (fo=87, routed)          0.574     6.107    PC_inst/current_signal_reg[1]
    SLICE_X7Y5           LUT4 (Prop_lut4_I2_O)        0.299     6.406 r  PC_inst/plusOp_carry_i_30/O
                         net (fo=36, routed)          0.934     7.340    Reg_File_inst/minusOp_carry_i_6
    SLICE_X1Y3           LUT6 (Prop_lut6_I4_O)        0.124     7.464 f  Reg_File_inst/plusOp_carry__0_i_13/O
                         net (fo=1, routed)           0.407     7.871    PC_inst/registers_reg[7][5]_0
    SLICE_X1Y3           LUT6 (Prop_lut6_I0_O)        0.124     7.995 r  PC_inst/plusOp_carry__0_i_3/O
                         net (fo=5, routed)           0.741     8.736    PC_inst/current_signal_reg[2]_0[1]
    SLICE_X4Y5           LUT2 (Prop_lut2_I0_O)        0.124     8.860 r  PC_inst/minusOp_carry__0_i_4/O
                         net (fo=1, routed)           0.000     8.860    ALU_inst/ALU_Data_OBUF[4]_inst_i_3_1[1]
    SLICE_X4Y5           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.393 r  ALU_inst/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.393    ALU_inst/minusOp_carry__0_n_0
    SLICE_X4Y6           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.612 r  ALU_inst/minusOp_carry__1/O[0]
                         net (fo=1, routed)           0.603    10.214    PC_inst/data1[8]
    SLICE_X2Y5           LUT6 (Prop_lut6_I1_O)        0.295    10.509 f  PC_inst/ALU_Data_OBUF[8]_inst_i_3/O
                         net (fo=1, routed)           0.295    10.804    PC_inst/ALU_Data_OBUF[8]_inst_i_3_n_0
    SLICE_X0Y5           LUT6 (Prop_lut6_I5_O)        0.124    10.928 r  PC_inst/ALU_Data_OBUF[8]_inst_i_1/O
                         net (fo=9, routed)           1.874    12.802    ALU_Data_OBUF[8]
    V5                   OBUF (Prop_obuf_I_O)         2.583    15.386 r  ALU_Data_OBUF[8]_inst/O
                         net (fo=0)                   0.000    15.386    ALU_Data[8]
    V5                                                                r  ALU_Data[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC_inst/current_signal_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@4.100ns period=6.992ns})
  Destination:            ALU_Data[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.252ns  (logic 4.964ns (48.423%)  route 5.287ns (51.577%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.834     5.114    PC_inst/CLK
    SLICE_X5Y5           FDCE                                         r  PC_inst/current_signal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.419     5.533 r  PC_inst/current_signal_reg[1]/Q
                         net (fo=87, routed)          0.574     6.107    PC_inst/current_signal_reg[1]
    SLICE_X7Y5           LUT4 (Prop_lut4_I2_O)        0.299     6.406 r  PC_inst/plusOp_carry_i_30/O
                         net (fo=36, routed)          0.934     7.340    Reg_File_inst/minusOp_carry_i_6
    SLICE_X1Y3           LUT6 (Prop_lut6_I4_O)        0.124     7.464 f  Reg_File_inst/plusOp_carry__0_i_13/O
                         net (fo=1, routed)           0.407     7.871    PC_inst/registers_reg[7][5]_0
    SLICE_X1Y3           LUT6 (Prop_lut6_I0_O)        0.124     7.995 r  PC_inst/plusOp_carry__0_i_3/O
                         net (fo=5, routed)           0.741     8.736    PC_inst/current_signal_reg[2]_0[1]
    SLICE_X4Y5           LUT2 (Prop_lut2_I0_O)        0.124     8.860 r  PC_inst/minusOp_carry__0_i_4/O
                         net (fo=1, routed)           0.000     8.860    ALU_inst/ALU_Data_OBUF[4]_inst_i_3_1[1]
    SLICE_X4Y5           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.393 r  ALU_inst/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.393    ALU_inst/minusOp_carry__0_n_0
    SLICE_X4Y6           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.716 r  ALU_inst/minusOp_carry__1/O[1]
                         net (fo=1, routed)           0.448    10.163    PC_inst/data1[9]
    SLICE_X0Y6           LUT6 (Prop_lut6_I1_O)        0.306    10.469 f  PC_inst/ALU_Data_OBUF[9]_inst_i_3/O
                         net (fo=1, routed)           0.165    10.634    PC_inst/ALU_Data_OBUF[9]_inst_i_3_n_0
    SLICE_X0Y6           LUT6 (Prop_lut6_I5_O)        0.124    10.758 r  PC_inst/ALU_Data_OBUF[9]_inst_i_1/O
                         net (fo=9, routed)           2.019    12.777    ALU_Data_OBUF[9]
    U4                   OBUF (Prop_obuf_I_O)         2.588    15.365 r  ALU_Data_OBUF[9]_inst/O
                         net (fo=0)                   0.000    15.365    ALU_Data[9]
    U4                                                                r  ALU_Data[9] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PC_inst/current_signal_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@4.100ns period=6.992ns})
  Destination:            Instr_Mem_inst/rd_addr_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.616ns  (logic 0.227ns (36.842%)  route 0.389ns (63.158%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.623     1.548    PC_inst/CLK
    SLICE_X5Y5           FDCE                                         r  PC_inst/current_signal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.128     1.676 r  PC_inst/current_signal_reg[1]/Q
                         net (fo=87, routed)          0.333     2.009    PC_inst/current_signal_reg[1]
    SLICE_X7Y6           LUT4 (Prop_lut4_I3_O)        0.099     2.108 r  PC_inst/rd_addr_reg[1]_i_1/O
                         net (fo=1, routed)           0.056     2.164    Instr_Mem_inst/D[1]
    SLICE_X6Y6           LDCE                                         r  Instr_Mem_inst/rd_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC_inst/current_signal_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@4.100ns period=6.992ns})
  Destination:            Instr_Mem_inst/rd_addr_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.048ns  (logic 0.183ns (17.460%)  route 0.865ns (82.540%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.623     1.548    PC_inst/CLK
    SLICE_X7Y5           FDCE                                         r  PC_inst/current_signal_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y5           FDCE (Prop_fdce_C_Q)         0.141     1.689 r  PC_inst/current_signal_reg[2]/Q
                         net (fo=86, routed)          0.440     2.128    PC_inst/current_signal_reg[2]
    SLICE_X7Y5           LUT4 (Prop_lut4_I3_O)        0.042     2.170 r  PC_inst/rd_addr_reg[2]_i_1/O
                         net (fo=1, routed)           0.425     2.596    Instr_Mem_inst/D[2]
    SLICE_X6Y6           LDCE                                         r  Instr_Mem_inst/rd_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC_inst/current_signal_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@4.100ns period=6.992ns})
  Destination:            Instr_Mem_inst/rd_addr_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.095ns  (logic 0.183ns (16.719%)  route 0.912ns (83.281%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.623     1.548    PC_inst/CLK
    SLICE_X5Y5           FDCE                                         r  PC_inst/current_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.141     1.689 f  PC_inst/current_signal_reg[0]/Q
                         net (fo=88, routed)          0.453     2.142    PC_inst/current_signal_reg[0]
    SLICE_X3Y3           LUT4 (Prop_lut4_I0_O)        0.042     2.184 r  PC_inst/rd_addr_reg[0]_i_1/O
                         net (fo=2, routed)           0.458     2.642    Instr_Mem_inst/D[0]
    SLICE_X6Y6           LDCE                                         r  Instr_Mem_inst/rd_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reg_File_inst/registers_reg[6][2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@4.100ns period=6.992ns})
  Destination:            ALU_Data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.254ns  (logic 1.391ns (61.733%)  route 0.862ns (38.267%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.623     1.548    Reg_File_inst/CLK
    SLICE_X1Y3           FDCE                                         r  Reg_File_inst/registers_reg[6][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDCE (Prop_fdce_C_Q)         0.141     1.689 r  Reg_File_inst/registers_reg[6][2]/Q
                         net (fo=2, routed)           0.183     1.871    Reg_File_inst/registers_reg[6]__0[2]
    SLICE_X2Y3           LUT6 (Prop_lut6_I1_O)        0.045     1.916 r  Reg_File_inst/ALU_Data_OBUF[2]_inst_i_6/O
                         net (fo=1, routed)           0.108     2.024    PC_inst/registers_reg[7][2]_1
    SLICE_X2Y4           LUT6 (Prop_lut6_I5_O)        0.045     2.069 r  PC_inst/ALU_Data_OBUF[2]_inst_i_2/O
                         net (fo=3, routed)           0.078     2.147    PC_inst/current_signal_reg[2]_0[0]
    SLICE_X2Y4           LUT6 (Prop_lut6_I2_O)        0.045     2.192 r  PC_inst/ALU_Data_OBUF[2]_inst_i_1/O
                         net (fo=9, routed)           0.494     2.686    ALU_Data_OBUF[2]
    W6                   OBUF (Prop_obuf_I_O)         1.115     3.802 r  ALU_Data_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.802    ALU_Data[2]
    W6                                                                r  ALU_Data[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC_inst/current_signal_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@4.100ns period=6.992ns})
  Destination:            ALU_Data[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.281ns  (logic 1.373ns (60.180%)  route 0.908ns (39.820%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.623     1.548    PC_inst/CLK
    SLICE_X5Y5           FDCE                                         r  PC_inst/current_signal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.128     1.676 r  PC_inst/current_signal_reg[1]/Q
                         net (fo=87, routed)          0.350     2.026    PC_inst/current_signal_reg[1]
    SLICE_X2Y5           LUT6 (Prop_lut6_I3_O)        0.099     2.125 f  PC_inst/ALU_Data_OBUF[8]_inst_i_3/O
                         net (fo=1, routed)           0.099     2.224    PC_inst/ALU_Data_OBUF[8]_inst_i_3_n_0
    SLICE_X0Y5           LUT6 (Prop_lut6_I5_O)        0.045     2.269 r  PC_inst/ALU_Data_OBUF[8]_inst_i_1/O
                         net (fo=9, routed)           0.459     2.728    ALU_Data_OBUF[8]
    V5                   OBUF (Prop_obuf_I_O)         1.101     3.828 r  ALU_Data_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.828    ALU_Data[8]
    V5                                                                r  ALU_Data[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reg_File_inst/registers_reg[0][11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@4.100ns period=6.992ns})
  Destination:            ALU_Data[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.286ns  (logic 1.453ns (63.563%)  route 0.833ns (36.437%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.622     1.547    Reg_File_inst/CLK
    SLICE_X3Y8           FDCE                                         r  Reg_File_inst/registers_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDCE (Prop_fdce_C_Q)         0.141     1.688 f  Reg_File_inst/registers_reg[0][11]/Q
                         net (fo=2, routed)           0.136     1.824    Reg_File_inst/registers_reg[0]__0[11]
    SLICE_X1Y8           LUT6 (Prop_lut6_I5_O)        0.045     1.869 r  Reg_File_inst/ALU_Data_OBUF[11]_inst_i_5/O
                         net (fo=1, routed)           0.000     1.869    Reg_File_inst/ALU_Data_OBUF[11]_inst_i_5_n_0
    SLICE_X1Y8           MUXF7 (Prop_muxf7_I1_O)      0.065     1.934 r  Reg_File_inst/ALU_Data_OBUF[11]_inst_i_2/O
                         net (fo=3, routed)           0.205     2.138    PC_inst/registers_reg[7][11]
    SLICE_X2Y8           LUT6 (Prop_lut6_I4_O)        0.108     2.246 r  PC_inst/ALU_Data_OBUF[11]_inst_i_1/O
                         net (fo=9, routed)           0.492     2.739    ALU_Data_OBUF[11]
    T6                   OBUF (Prop_obuf_I_O)         1.094     3.833 r  ALU_Data_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.833    ALU_Data[11]
    T6                                                                r  ALU_Data[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC_inst/current_signal_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@4.100ns period=6.992ns})
  Destination:            ALU_Data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.300ns  (logic 1.333ns (57.968%)  route 0.967ns (42.032%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.623     1.548    PC_inst/CLK
    SLICE_X5Y5           FDCE                                         r  PC_inst/current_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.141     1.689 r  PC_inst/current_signal_reg[0]/Q
                         net (fo=88, routed)          0.376     2.065    PC_inst/current_signal_reg[0]
    SLICE_X1Y5           LUT6 (Prop_lut6_I1_O)        0.045     2.110 r  PC_inst/ALU_Data_OBUF[4]_inst_i_2/O
                         net (fo=3, routed)           0.163     2.272    PC_inst/ALU_Data_OBUF[4]_inst_i_2_n_0
    SLICE_X1Y4           LUT6 (Prop_lut6_I3_O)        0.045     2.317 r  PC_inst/ALU_Data_OBUF[4]_inst_i_1/O
                         net (fo=9, routed)           0.428     2.745    ALU_Data_OBUF[4]
    V7                   OBUF (Prop_obuf_I_O)         1.102     3.847 r  ALU_Data_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.847    ALU_Data[4]
    V7                                                                r  ALU_Data[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reg_File_inst/registers_reg[0][7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@4.100ns period=6.992ns})
  Destination:            ALU_Data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.334ns  (logic 1.404ns (60.141%)  route 0.930ns (39.859%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.622     1.547    Reg_File_inst/CLK
    SLICE_X4Y7           FDCE                                         r  Reg_File_inst/registers_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDCE (Prop_fdce_C_Q)         0.164     1.711 r  Reg_File_inst/registers_reg[0][7]/Q
                         net (fo=2, routed)           0.193     1.904    Reg_File_inst/registers_reg[0]__0[7]
    SLICE_X6Y7           LUT6 (Prop_lut6_I5_O)        0.045     1.949 f  Reg_File_inst/ALU_Data_OBUF[7]_inst_i_4/O
                         net (fo=1, routed)           0.144     2.093    PC_inst/registers_reg[7][7]_1
    SLICE_X6Y7           LUT6 (Prop_lut6_I0_O)        0.045     2.138 r  PC_inst/ALU_Data_OBUF[7]_inst_i_2/O
                         net (fo=3, routed)           0.206     2.344    PC_inst/alu_operand_2[7]
    SLICE_X5Y7           LUT6 (Prop_lut6_I2_O)        0.045     2.389 r  PC_inst/ALU_Data_OBUF[7]_inst_i_1/O
                         net (fo=9, routed)           0.387     2.776    ALU_Data_OBUF[7]
    V4                   OBUF (Prop_obuf_I_O)         1.105     3.881 r  ALU_Data_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.881    ALU_Data[7]
    V4                                                                r  ALU_Data[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC_inst/current_signal_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@4.100ns period=6.992ns})
  Destination:            ALU_Data[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.347ns  (logic 1.336ns (56.943%)  route 1.010ns (43.057%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.623     1.548    PC_inst/CLK
    SLICE_X7Y5           FDCE                                         r  PC_inst/current_signal_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y5           FDCE (Prop_fdce_C_Q)         0.141     1.689 r  PC_inst/current_signal_reg[2]/Q
                         net (fo=86, routed)          0.475     2.163    PC_inst/current_signal_reg[2]
    SLICE_X0Y6           LUT6 (Prop_lut6_I2_O)        0.045     2.208 f  PC_inst/ALU_Data_OBUF[9]_inst_i_3/O
                         net (fo=1, routed)           0.056     2.264    PC_inst/ALU_Data_OBUF[9]_inst_i_3_n_0
    SLICE_X0Y6           LUT6 (Prop_lut6_I5_O)        0.045     2.309 r  PC_inst/ALU_Data_OBUF[9]_inst_i_1/O
                         net (fo=9, routed)           0.480     2.789    ALU_Data_OBUF[9]
    U4                   OBUF (Prop_obuf_I_O)         1.105     3.894 r  ALU_Data_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.894    ALU_Data[9]
    U4                                                                r  ALU_Data[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reg_File_inst/registers_reg[2][1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@4.100ns period=6.992ns})
  Destination:            ALU_Data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.364ns  (logic 1.391ns (58.858%)  route 0.973ns (41.142%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.623     1.548    Reg_File_inst/CLK
    SLICE_X3Y3           FDCE                                         r  Reg_File_inst/registers_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDCE (Prop_fdce_C_Q)         0.141     1.689 f  Reg_File_inst/registers_reg[2][1]/Q
                         net (fo=2, routed)           0.182     1.870    Reg_File_inst/registers_reg[2][1]
    SLICE_X3Y3           LUT6 (Prop_lut6_I5_O)        0.045     1.915 r  Reg_File_inst/ALU_Data_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           0.115     2.030    PC_inst/registers_reg[7][1]_0
    SLICE_X2Y3           LUT6 (Prop_lut6_I5_O)        0.045     2.075 r  PC_inst/ALU_Data_OBUF[1]_inst_i_2/O
                         net (fo=3, routed)           0.130     2.205    PC_inst/ALU_Data_OBUF[1]_inst_i_2_n_0
    SLICE_X5Y3           LUT6 (Prop_lut6_I3_O)        0.045     2.250 r  PC_inst/ALU_Data_OBUF[1]_inst_i_1/O
                         net (fo=9, routed)           0.546     2.796    ALU_Data_OBUF[1]
    W5                   OBUF (Prop_obuf_I_O)         1.115     3.912 r  ALU_Data_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.912    ALU_Data[1]
    W5                                                                r  ALU_Data[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk

Max Delay           260 Endpoints
Min Delay           260 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Instr_Mem_inst/rd_addr_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            Reg_File_inst/registers_reg[2][10]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@4.100ns period=6.992ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.663ns  (logic 0.985ns (21.125%)  route 3.678ns (78.875%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           LDCE                         0.000     0.000 r  Instr_Mem_inst/rd_addr_reg[2]/G
    SLICE_X6Y6           LDCE (EnToQ_ldce_G_Q)        0.833     0.833 f  Instr_Mem_inst/rd_addr_reg[2]/Q
                         net (fo=8, routed)           1.310     2.143    Instr_Mem_inst/Q[2]
    SLICE_X7Y6           LUT3 (Prop_lut3_I2_O)        0.152     2.295 r  Instr_Mem_inst/registers[2][15]_i_1/O
                         net (fo=16, routed)          2.367     4.663    Reg_File_inst/E[0]
    SLICE_X6Y9           FDCE                                         r  Reg_File_inst/registers_reg[2][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     0.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.653     4.590    Reg_File_inst/CLK
    SLICE_X6Y9           FDCE                                         r  Reg_File_inst/registers_reg[2][10]/C

Slack:                    inf
  Source:                 Instr_Mem_inst/rd_addr_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            Reg_File_inst/registers_reg[2][7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@4.100ns period=6.992ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.663ns  (logic 0.985ns (21.125%)  route 3.678ns (78.875%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           LDCE                         0.000     0.000 r  Instr_Mem_inst/rd_addr_reg[2]/G
    SLICE_X6Y6           LDCE (EnToQ_ldce_G_Q)        0.833     0.833 f  Instr_Mem_inst/rd_addr_reg[2]/Q
                         net (fo=8, routed)           1.310     2.143    Instr_Mem_inst/Q[2]
    SLICE_X7Y6           LUT3 (Prop_lut3_I2_O)        0.152     2.295 r  Instr_Mem_inst/registers[2][15]_i_1/O
                         net (fo=16, routed)          2.367     4.663    Reg_File_inst/E[0]
    SLICE_X6Y9           FDCE                                         r  Reg_File_inst/registers_reg[2][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     0.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.653     4.590    Reg_File_inst/CLK
    SLICE_X6Y9           FDCE                                         r  Reg_File_inst/registers_reg[2][7]/C

Slack:                    inf
  Source:                 Instr_Mem_inst/rd_addr_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            Reg_File_inst/registers_reg[7][5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@4.100ns period=6.992ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.397ns  (logic 0.957ns (21.766%)  route 3.440ns (78.234%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           LDCE                         0.000     0.000 r  Instr_Mem_inst/rd_addr_reg[2]/G
    SLICE_X6Y6           LDCE (EnToQ_ldce_G_Q)        0.833     0.833 r  Instr_Mem_inst/rd_addr_reg[2]/Q
                         net (fo=8, routed)           1.310     2.143    Instr_Mem_inst/Q[2]
    SLICE_X7Y6           LUT3 (Prop_lut3_I2_O)        0.124     2.267 r  Instr_Mem_inst/registers[7][15]_i_1/O
                         net (fo=16, routed)          2.129     4.397    Reg_File_inst/registers_reg[7][0]_2[0]
    SLICE_X0Y4           FDCE                                         r  Reg_File_inst/registers_reg[7][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     0.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.656     4.593    Reg_File_inst/CLK
    SLICE_X0Y4           FDCE                                         r  Reg_File_inst/registers_reg[7][5]/C

Slack:                    inf
  Source:                 Instr_Mem_inst/rd_addr_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            Reg_File_inst/registers_reg[2][12]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@4.100ns period=6.992ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.369ns  (logic 0.985ns (22.546%)  route 3.384ns (77.454%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           LDCE                         0.000     0.000 r  Instr_Mem_inst/rd_addr_reg[2]/G
    SLICE_X6Y6           LDCE (EnToQ_ldce_G_Q)        0.833     0.833 f  Instr_Mem_inst/rd_addr_reg[2]/Q
                         net (fo=8, routed)           1.310     2.143    Instr_Mem_inst/Q[2]
    SLICE_X7Y6           LUT3 (Prop_lut3_I2_O)        0.152     2.295 r  Instr_Mem_inst/registers[2][15]_i_1/O
                         net (fo=16, routed)          2.074     4.369    Reg_File_inst/E[0]
    SLICE_X3Y10          FDCE                                         r  Reg_File_inst/registers_reg[2][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     0.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.654     4.591    Reg_File_inst/CLK
    SLICE_X3Y10          FDCE                                         r  Reg_File_inst/registers_reg[2][12]/C

Slack:                    inf
  Source:                 Instr_Mem_inst/rd_addr_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            Reg_File_inst/registers_reg[7][9]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@4.100ns period=6.992ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.343ns  (logic 0.957ns (22.038%)  route 3.386ns (77.962%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           LDCE                         0.000     0.000 r  Instr_Mem_inst/rd_addr_reg[2]/G
    SLICE_X6Y6           LDCE (EnToQ_ldce_G_Q)        0.833     0.833 r  Instr_Mem_inst/rd_addr_reg[2]/Q
                         net (fo=8, routed)           1.310     2.143    Instr_Mem_inst/Q[2]
    SLICE_X7Y6           LUT3 (Prop_lut3_I2_O)        0.124     2.267 r  Instr_Mem_inst/registers[7][15]_i_1/O
                         net (fo=16, routed)          2.075     4.343    Reg_File_inst/registers_reg[7][0]_2[0]
    SLICE_X1Y7           FDCE                                         r  Reg_File_inst/registers_reg[7][9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     0.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.655     4.592    Reg_File_inst/CLK
    SLICE_X1Y7           FDCE                                         r  Reg_File_inst/registers_reg[7][9]/C

Slack:                    inf
  Source:                 Instr_Mem_inst/rd_addr_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            Reg_File_inst/registers_reg[2][11]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@4.100ns period=6.992ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.215ns  (logic 0.985ns (23.366%)  route 3.230ns (76.634%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           LDCE                         0.000     0.000 r  Instr_Mem_inst/rd_addr_reg[2]/G
    SLICE_X6Y6           LDCE (EnToQ_ldce_G_Q)        0.833     0.833 f  Instr_Mem_inst/rd_addr_reg[2]/Q
                         net (fo=8, routed)           1.310     2.143    Instr_Mem_inst/Q[2]
    SLICE_X7Y6           LUT3 (Prop_lut3_I2_O)        0.152     2.295 r  Instr_Mem_inst/registers[2][15]_i_1/O
                         net (fo=16, routed)          1.920     4.215    Reg_File_inst/E[0]
    SLICE_X1Y9           FDCE                                         r  Reg_File_inst/registers_reg[2][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     0.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.654     4.591    Reg_File_inst/CLK
    SLICE_X1Y9           FDCE                                         r  Reg_File_inst/registers_reg[2][11]/C

Slack:                    inf
  Source:                 Instr_Mem_inst/rd_addr_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            Reg_File_inst/registers_reg[2][14]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@4.100ns period=6.992ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.215ns  (logic 0.985ns (23.366%)  route 3.230ns (76.634%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           LDCE                         0.000     0.000 r  Instr_Mem_inst/rd_addr_reg[2]/G
    SLICE_X6Y6           LDCE (EnToQ_ldce_G_Q)        0.833     0.833 f  Instr_Mem_inst/rd_addr_reg[2]/Q
                         net (fo=8, routed)           1.310     2.143    Instr_Mem_inst/Q[2]
    SLICE_X7Y6           LUT3 (Prop_lut3_I2_O)        0.152     2.295 r  Instr_Mem_inst/registers[2][15]_i_1/O
                         net (fo=16, routed)          1.920     4.215    Reg_File_inst/E[0]
    SLICE_X1Y9           FDCE                                         r  Reg_File_inst/registers_reg[2][14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     0.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.654     4.591    Reg_File_inst/CLK
    SLICE_X1Y9           FDCE                                         r  Reg_File_inst/registers_reg[2][14]/C

Slack:                    inf
  Source:                 Instr_Mem_inst/rd_addr_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            Reg_File_inst/registers_reg[2][15]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@4.100ns period=6.992ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.215ns  (logic 0.985ns (23.366%)  route 3.230ns (76.634%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           LDCE                         0.000     0.000 r  Instr_Mem_inst/rd_addr_reg[2]/G
    SLICE_X6Y6           LDCE (EnToQ_ldce_G_Q)        0.833     0.833 f  Instr_Mem_inst/rd_addr_reg[2]/Q
                         net (fo=8, routed)           1.310     2.143    Instr_Mem_inst/Q[2]
    SLICE_X7Y6           LUT3 (Prop_lut3_I2_O)        0.152     2.295 r  Instr_Mem_inst/registers[2][15]_i_1/O
                         net (fo=16, routed)          1.920     4.215    Reg_File_inst/E[0]
    SLICE_X1Y9           FDCE                                         r  Reg_File_inst/registers_reg[2][15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     0.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.654     4.591    Reg_File_inst/CLK
    SLICE_X1Y9           FDCE                                         r  Reg_File_inst/registers_reg[2][15]/C

Slack:                    inf
  Source:                 Instr_Mem_inst/rd_addr_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            Reg_File_inst/registers_reg[1][6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@4.100ns period=6.992ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.212ns  (logic 0.986ns (23.409%)  route 3.226ns (76.591%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           LDCE                         0.000     0.000 r  Instr_Mem_inst/rd_addr_reg[1]/G
    SLICE_X6Y6           LDCE (EnToQ_ldce_G_Q)        0.833     0.833 f  Instr_Mem_inst/rd_addr_reg[1]/Q
                         net (fo=8, routed)           0.963     1.796    Reg_File_inst/registers_reg[0][0]_0[1]
    SLICE_X7Y6           LUT3 (Prop_lut3_I2_O)        0.153     1.949 r  Reg_File_inst/registers_reg[1]/O
                         net (fo=16, routed)          2.263     4.212    Reg_File_inst/registers_reg_n_0_[1]
    SLICE_X4Y5           FDCE                                         r  Reg_File_inst/registers_reg[1][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     0.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.655     4.592    Reg_File_inst/CLK
    SLICE_X4Y5           FDCE                                         r  Reg_File_inst/registers_reg[1][6]/C

Slack:                    inf
  Source:                 Instr_Mem_inst/rd_addr_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            Reg_File_inst/registers_reg[5][2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@4.100ns period=6.992ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.211ns  (logic 0.957ns (22.725%)  route 3.254ns (77.275%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           LDCE                         0.000     0.000 r  Instr_Mem_inst/rd_addr_reg[2]/G
    SLICE_X6Y6           LDCE (EnToQ_ldce_G_Q)        0.833     0.833 r  Instr_Mem_inst/rd_addr_reg[2]/Q
                         net (fo=8, routed)           1.315     2.148    Reg_File_inst/registers_reg[0][0]_0[2]
    SLICE_X6Y6           LUT3 (Prop_lut3_I2_O)        0.124     2.272 r  Reg_File_inst/registers_reg[5]/O
                         net (fo=16, routed)          1.939     4.211    Reg_File_inst/registers_reg_n_0_[5]
    SLICE_X1Y4           FDCE                                         r  Reg_File_inst/registers_reg[5][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     0.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.656     4.593    Reg_File_inst/CLK
    SLICE_X1Y4           FDCE                                         r  Reg_File_inst/registers_reg[5][2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Instr_Mem_inst/rd_addr_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            Reg_File_inst/registers_reg[0][13]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@4.100ns period=6.992ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.562ns  (logic 0.290ns (51.598%)  route 0.272ns (48.402%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           LDCE                         0.000     0.000 r  Instr_Mem_inst/rd_addr_reg[2]/G
    SLICE_X6Y6           LDCE (EnToQ_ldce_G_Q)        0.245     0.245 f  Instr_Mem_inst/rd_addr_reg[2]/Q
                         net (fo=8, routed)           0.159     0.404    Reg_File_inst/registers_reg[0][0]_0[2]
    SLICE_X7Y6           LUT3 (Prop_lut3_I2_O)        0.045     0.449 r  Reg_File_inst/registers_reg[0]/O
                         net (fo=16, routed)          0.113     0.562    Reg_File_inst/registers_reg_n_0_[0]
    SLICE_X4Y6           FDCE                                         r  Reg_File_inst/registers_reg[0][13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.892     2.065    Reg_File_inst/CLK
    SLICE_X4Y6           FDCE                                         r  Reg_File_inst/registers_reg[0][13]/C

Slack:                    inf
  Source:                 Instr_Mem_inst/rd_addr_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            Reg_File_inst/registers_reg[0][6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@4.100ns period=6.992ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.562ns  (logic 0.290ns (51.598%)  route 0.272ns (48.402%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           LDCE                         0.000     0.000 r  Instr_Mem_inst/rd_addr_reg[2]/G
    SLICE_X6Y6           LDCE (EnToQ_ldce_G_Q)        0.245     0.245 f  Instr_Mem_inst/rd_addr_reg[2]/Q
                         net (fo=8, routed)           0.159     0.404    Reg_File_inst/registers_reg[0][0]_0[2]
    SLICE_X7Y6           LUT3 (Prop_lut3_I2_O)        0.045     0.449 r  Reg_File_inst/registers_reg[0]/O
                         net (fo=16, routed)          0.113     0.562    Reg_File_inst/registers_reg_n_0_[0]
    SLICE_X4Y6           FDCE                                         r  Reg_File_inst/registers_reg[0][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.892     2.065    Reg_File_inst/CLK
    SLICE_X4Y6           FDCE                                         r  Reg_File_inst/registers_reg[0][6]/C

Slack:                    inf
  Source:                 Instr_Mem_inst/rd_addr_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            Reg_File_inst/registers_reg[6][13]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@4.100ns period=6.992ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.629ns  (logic 0.288ns (45.783%)  route 0.341ns (54.217%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           LDCE                         0.000     0.000 r  Instr_Mem_inst/rd_addr_reg[0]/G
    SLICE_X6Y6           LDCE (EnToQ_ldce_G_Q)        0.245     0.245 f  Instr_Mem_inst/rd_addr_reg[0]/Q
                         net (fo=8, routed)           0.196     0.441    Reg_File_inst/registers_reg[0][0]_0[0]
    SLICE_X6Y6           LUT3 (Prop_lut3_I0_O)        0.043     0.484 r  Reg_File_inst/registers_reg[6]/O
                         net (fo=16, routed)          0.145     0.629    Reg_File_inst/registers_reg_n_0_[6]
    SLICE_X6Y7           FDCE                                         r  Reg_File_inst/registers_reg[6][13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.891     2.064    Reg_File_inst/CLK
    SLICE_X6Y7           FDCE                                         r  Reg_File_inst/registers_reg[6][13]/C

Slack:                    inf
  Source:                 Instr_Mem_inst/rd_addr_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            Reg_File_inst/registers_reg[6][7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@4.100ns period=6.992ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.629ns  (logic 0.288ns (45.783%)  route 0.341ns (54.217%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           LDCE                         0.000     0.000 r  Instr_Mem_inst/rd_addr_reg[0]/G
    SLICE_X6Y6           LDCE (EnToQ_ldce_G_Q)        0.245     0.245 f  Instr_Mem_inst/rd_addr_reg[0]/Q
                         net (fo=8, routed)           0.196     0.441    Reg_File_inst/registers_reg[0][0]_0[0]
    SLICE_X6Y6           LUT3 (Prop_lut3_I0_O)        0.043     0.484 r  Reg_File_inst/registers_reg[6]/O
                         net (fo=16, routed)          0.145     0.629    Reg_File_inst/registers_reg_n_0_[6]
    SLICE_X6Y7           FDCE                                         r  Reg_File_inst/registers_reg[6][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.891     2.064    Reg_File_inst/CLK
    SLICE_X6Y7           FDCE                                         r  Reg_File_inst/registers_reg[6][7]/C

Slack:                    inf
  Source:                 Instr_Mem_inst/rd_addr_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            Reg_File_inst/registers_reg[3][12]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@4.100ns period=6.992ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.648ns  (logic 0.290ns (44.746%)  route 0.358ns (55.254%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           LDCE                         0.000     0.000 r  Instr_Mem_inst/rd_addr_reg[2]/G
    SLICE_X6Y6           LDCE (EnToQ_ldce_G_Q)        0.245     0.245 f  Instr_Mem_inst/rd_addr_reg[2]/Q
                         net (fo=8, routed)           0.160     0.405    Reg_File_inst/registers_reg[0][0]_0[2]
    SLICE_X7Y6           LUT3 (Prop_lut3_I0_O)        0.045     0.450 r  Reg_File_inst/registers_reg[3]/O
                         net (fo=16, routed)          0.198     0.648    Reg_File_inst/registers_reg_n_0_[3]
    SLICE_X6Y8           FDCE                                         r  Reg_File_inst/registers_reg[3][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.891     2.064    Reg_File_inst/CLK
    SLICE_X6Y8           FDCE                                         r  Reg_File_inst/registers_reg[3][12]/C

Slack:                    inf
  Source:                 Instr_Mem_inst/rd_addr_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            Reg_File_inst/registers_reg[3][7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@4.100ns period=6.992ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.648ns  (logic 0.290ns (44.746%)  route 0.358ns (55.254%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           LDCE                         0.000     0.000 r  Instr_Mem_inst/rd_addr_reg[2]/G
    SLICE_X6Y6           LDCE (EnToQ_ldce_G_Q)        0.245     0.245 f  Instr_Mem_inst/rd_addr_reg[2]/Q
                         net (fo=8, routed)           0.160     0.405    Reg_File_inst/registers_reg[0][0]_0[2]
    SLICE_X7Y6           LUT3 (Prop_lut3_I0_O)        0.045     0.450 r  Reg_File_inst/registers_reg[3]/O
                         net (fo=16, routed)          0.198     0.648    Reg_File_inst/registers_reg_n_0_[3]
    SLICE_X6Y8           FDCE                                         r  Reg_File_inst/registers_reg[3][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.891     2.064    Reg_File_inst/CLK
    SLICE_X6Y8           FDCE                                         r  Reg_File_inst/registers_reg[3][7]/C

Slack:                    inf
  Source:                 Instr_Mem_inst/rd_addr_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            Reg_File_inst/registers_reg[6][5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@4.100ns period=6.992ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.697ns  (logic 0.288ns (41.337%)  route 0.409ns (58.663%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           LDCE                         0.000     0.000 r  Instr_Mem_inst/rd_addr_reg[0]/G
    SLICE_X6Y6           LDCE (EnToQ_ldce_G_Q)        0.245     0.245 f  Instr_Mem_inst/rd_addr_reg[0]/Q
                         net (fo=8, routed)           0.196     0.441    Reg_File_inst/registers_reg[0][0]_0[0]
    SLICE_X6Y6           LUT3 (Prop_lut3_I0_O)        0.043     0.484 r  Reg_File_inst/registers_reg[6]/O
                         net (fo=16, routed)          0.212     0.697    Reg_File_inst/registers_reg_n_0_[6]
    SLICE_X7Y6           FDCE                                         r  Reg_File_inst/registers_reg[6][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.892     2.065    Reg_File_inst/CLK
    SLICE_X7Y6           FDCE                                         r  Reg_File_inst/registers_reg[6][5]/C

Slack:                    inf
  Source:                 Instr_Mem_inst/rd_addr_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            Reg_File_inst/registers_reg[3][10]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@4.100ns period=6.992ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.704ns  (logic 0.290ns (41.189%)  route 0.414ns (58.811%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           LDCE                         0.000     0.000 r  Instr_Mem_inst/rd_addr_reg[2]/G
    SLICE_X6Y6           LDCE (EnToQ_ldce_G_Q)        0.245     0.245 f  Instr_Mem_inst/rd_addr_reg[2]/Q
                         net (fo=8, routed)           0.160     0.405    Reg_File_inst/registers_reg[0][0]_0[2]
    SLICE_X7Y6           LUT3 (Prop_lut3_I0_O)        0.045     0.450 r  Reg_File_inst/registers_reg[3]/O
                         net (fo=16, routed)          0.254     0.704    Reg_File_inst/registers_reg_n_0_[3]
    SLICE_X4Y9           FDCE                                         r  Reg_File_inst/registers_reg[3][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.891     2.064    Reg_File_inst/CLK
    SLICE_X4Y9           FDCE                                         r  Reg_File_inst/registers_reg[3][10]/C

Slack:                    inf
  Source:                 Instr_Mem_inst/rd_addr_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            Reg_File_inst/registers_reg[3][15]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@4.100ns period=6.992ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.704ns  (logic 0.290ns (41.189%)  route 0.414ns (58.811%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           LDCE                         0.000     0.000 r  Instr_Mem_inst/rd_addr_reg[2]/G
    SLICE_X6Y6           LDCE (EnToQ_ldce_G_Q)        0.245     0.245 f  Instr_Mem_inst/rd_addr_reg[2]/Q
                         net (fo=8, routed)           0.160     0.405    Reg_File_inst/registers_reg[0][0]_0[2]
    SLICE_X7Y6           LUT3 (Prop_lut3_I0_O)        0.045     0.450 r  Reg_File_inst/registers_reg[3]/O
                         net (fo=16, routed)          0.254     0.704    Reg_File_inst/registers_reg_n_0_[3]
    SLICE_X4Y9           FDCE                                         r  Reg_File_inst/registers_reg[3][15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.891     2.064    Reg_File_inst/CLK
    SLICE_X4Y9           FDCE                                         r  Reg_File_inst/registers_reg[3][15]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Reg_File_inst/registers_reg[2][11]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@4.100ns period=6.992ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.721ns  (logic 0.209ns (28.978%)  route 0.512ns (71.022%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB7                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AB7                  IBUF (Prop_ibuf_I_O)         0.209     0.209 f  rst_IBUF_inst/O
                         net (fo=132, routed)         0.512     0.721    Reg_File_inst/AR[0]
    SLICE_X1Y9           FDCE                                         f  Reg_File_inst/registers_reg[2][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.892     2.065    Reg_File_inst/CLK
    SLICE_X1Y9           FDCE                                         r  Reg_File_inst/registers_reg[2][11]/C





