static int F_1 ( T_1 * V_1 , int V_2 , int V_3 )\r\n{ int V_4 , V_5 , V_6 ;\r\nV_3 += V_7 [ V_2 ] ;\r\nswitch ( V_1 -> V_8 ) {\r\ncase 0 : V_6 = V_3 ^ 0x39 ;\r\nF_2 ( V_6 ) ; F_3 ( 1 ) ; F_3 ( 3 ) ; F_2 ( V_6 ) ;\r\nV_4 = F_4 () ; F_3 ( 1 ) ; V_5 = F_4 () ; F_3 ( 4 ) ;\r\nreturn F_5 ( V_4 , V_5 ) ;\r\ncase 1 : V_6 = V_3 ^ 0x31 ;\r\nF_2 ( V_6 ) ; F_3 ( 1 ) ; F_2 ( V_6 & 0x37 ) ;\r\nF_3 ( 3 ) ; F_3 ( 5 ) ; F_2 ( V_6 | 0xf0 ) ;\r\nV_4 = F_4 () ; V_5 = F_6 () ; F_3 ( 4 ) ;\r\nreturn F_7 ( V_4 , V_5 ) ;\r\ncase 2 : V_6 = V_3 ^ 0x29 ;\r\nF_2 ( V_6 ) ; F_3 ( 1 ) ; F_3 ( 0X21 ) ; F_3 ( 0x23 ) ;\r\nV_4 = F_8 () ; F_3 ( 4 ) ;\r\nreturn V_4 ;\r\ncase 3 :\r\ncase 4 :\r\ncase 5 : F_9 ( V_3 ) ; F_3 ( 0x24 ) ; V_4 = F_10 () ; F_3 ( 4 ) ;\r\nreturn V_4 ;\r\n}\r\nreturn - 1 ;\r\n}\r\nstatic void F_11 ( T_1 * V_1 , int V_2 , int V_3 , int V_9 )\r\n{ int V_6 ;\r\nV_3 += V_7 [ V_2 ] ;\r\nswitch ( V_1 -> V_8 ) {\r\ncase 0 :\r\ncase 1 :\r\ncase 2 : V_6 = V_3 ^ 0x19 ;\r\nF_2 ( V_6 ) ; F_3 ( 1 ) ; F_2 ( V_9 ) ; F_3 ( 3 ) ; F_3 ( 4 ) ;\r\nbreak;\r\ncase 3 :\r\ncase 4 :\r\ncase 5 : V_6 = V_3 ^ 0x40 ;\r\nF_9 ( V_6 ) ; F_12 ( V_9 ) ; F_3 ( 4 ) ;\r\nbreak;\r\n}\r\n}\r\nstatic void F_13 ( T_1 * V_1 )\r\n{ V_1 -> V_10 = F_8 () ;\r\nV_1 -> V_11 = F_6 () ;\r\nF_3 ( 4 ) ; F_2 ( 0xa0 ) ; F_2 ( 0x50 ) ; F_2 ( 0xc0 ) ; F_2 ( 0x30 ) ; F_2 ( 0xa0 ) ; F_2 ( 0 ) ;\r\nF_3 ( 1 ) ; F_3 ( 4 ) ;\r\nif ( V_1 -> V_8 >= 3 ) {\r\nF_2 ( 0xa ) ; F_3 ( 1 ) ; F_3 ( 4 ) ; F_2 ( 0x82 ) ; F_3 ( 4 ) ; F_3 ( 0xc ) ; F_3 ( 4 ) ;\r\nF_3 ( 0x24 ) ; F_3 ( 0x26 ) ; F_3 ( 4 ) ;\r\n}\r\nF_14 ( 0x86 , 8 ) ;\r\n}\r\nstatic void F_15 ( T_1 * V_1 )\r\n{\r\nF_2 ( V_1 -> V_10 ) ;\r\nF_3 ( 1 ) ; F_3 ( 4 ) ;\r\nF_2 ( V_1 -> V_10 ) ;\r\nF_3 ( V_1 -> V_11 ) ;\r\n}\r\nstatic void F_16 ( T_1 * V_1 , char * V_12 , int V_13 )\r\n{ int V_14 , V_15 , V_4 , V_5 ;\r\nswitch ( V_1 -> V_8 ) {\r\ncase 0 : F_2 ( 0x81 ) ; F_3 ( 1 ) ; F_3 ( 3 ) ; F_2 ( 0xc1 ) ;\r\nV_15 = 1 ;\r\nfor ( V_14 = 0 ; V_14 < V_13 ; V_14 ++ ) {\r\nF_3 ( 2 + V_15 ) ; V_4 = F_4 () ;\r\nF_3 ( 4 + V_15 ) ; V_5 = F_4 () ;\r\nV_12 [ V_14 ] = F_5 ( V_4 , V_5 ) ;\r\nV_15 = 1 - V_15 ;\r\n}\r\nF_2 ( 0 ) ; F_3 ( 4 ) ;\r\nbreak;\r\ncase 1 : F_2 ( 0x91 ) ; F_3 ( 1 ) ; F_2 ( 0x10 ) ; F_3 ( 3 ) ;\r\nF_2 ( 0x51 ) ; F_3 ( 5 ) ; F_2 ( 0xd1 ) ;\r\nV_15 = 1 ;\r\nfor ( V_14 = 0 ; V_14 < V_13 ; V_14 ++ ) {\r\nF_3 ( 4 + V_15 ) ;\r\nV_4 = F_4 () ; V_5 = F_6 () ;\r\nV_12 [ V_14 ] = F_7 ( V_4 , V_5 ) ;\r\nV_15 = 1 - V_15 ;\r\n}\r\nF_2 ( 0 ) ; F_3 ( 4 ) ;\r\nbreak;\r\ncase 2 : F_2 ( 0x89 ) ; F_3 ( 1 ) ; F_3 ( 0x23 ) ; F_3 ( 0x21 ) ;\r\nV_15 = 1 ;\r\nfor ( V_14 = 0 ; V_14 < V_13 ; V_14 ++ ) {\r\nF_3 ( 0x24 + V_15 ) ;\r\nV_12 [ V_14 ] = F_8 () ;\r\nV_15 = 1 - V_15 ;\r\n}\r\nF_3 ( 6 ) ; F_3 ( 4 ) ;\r\nbreak;\r\ncase 3 : if ( V_13 > 512 ) F_14 ( 0x84 , 3 ) ;\r\nF_9 ( 0 ) ; F_3 ( 0x24 ) ;\r\nfor ( V_14 = 0 ; V_14 < V_13 ; V_14 ++ ) V_12 [ V_14 ] = F_10 () ;\r\nF_3 ( 4 ) ; F_14 ( 0x84 , 0 ) ;\r\nbreak;\r\ncase 4 : if ( V_13 > 512 ) F_14 ( 0x84 , 3 ) ;\r\nF_9 ( 0 ) ; F_3 ( 0x24 ) ;\r\nfor ( V_14 = 0 ; V_14 < V_13 / 2 ; V_14 ++ ) ( ( V_16 * ) V_12 ) [ V_14 ] = F_17 () ;\r\nF_3 ( 4 ) ; F_14 ( 0x84 , 0 ) ;\r\nbreak;\r\ncase 5 : if ( V_13 > 512 ) F_14 ( 0x84 , 3 ) ;\r\nF_9 ( 0 ) ; F_3 ( 0x24 ) ;\r\nfor ( V_14 = 0 ; V_14 < V_13 / 4 ; V_14 ++ ) ( ( V_17 * ) V_12 ) [ V_14 ] = F_18 () ;\r\nF_3 ( 4 ) ; F_14 ( 0x84 , 0 ) ;\r\nbreak;\r\n}\r\n}\r\nstatic void F_19 ( T_1 * V_1 , char * V_12 , int V_13 )\r\n{ int V_15 , V_14 , V_18 , V_19 ;\r\nswitch ( V_1 -> V_8 ) {\r\ncase 0 :\r\ncase 1 :\r\ncase 2 : F_2 ( 0xa1 ) ; F_3 ( 1 ) ; F_3 ( 3 ) ; F_3 ( 1 ) ; F_3 ( 5 ) ;\r\nV_15 = 0 ; V_18 = 0x8000 ;\r\nfor ( V_14 = 0 ; V_14 < V_13 ; V_14 ++ ) {\r\nV_19 = V_12 [ V_14 ] ;\r\nif ( V_19 != V_18 ) { V_18 = V_19 ; F_2 ( V_19 ) ; }\r\nF_3 ( 4 + V_15 ) ;\r\nV_15 = 1 - V_15 ;\r\n}\r\nF_3 ( 7 ) ; F_3 ( 4 ) ;\r\nbreak;\r\ncase 3 : if ( V_13 < 512 ) F_14 ( 0x84 , 1 ) ;\r\nF_9 ( 0x40 ) ;\r\nfor ( V_14 = 0 ; V_14 < V_13 ; V_14 ++ ) F_12 ( V_12 [ V_14 ] ) ;\r\nif ( V_13 < 512 ) F_14 ( 0x84 , 0 ) ;\r\nbreak;\r\ncase 4 : if ( V_13 < 512 ) F_14 ( 0x84 , 1 ) ;\r\nF_9 ( 0x40 ) ;\r\nfor ( V_14 = 0 ; V_14 < V_13 / 2 ; V_14 ++ ) F_20 ( ( ( V_16 * ) V_12 ) [ V_14 ] ) ;\r\nif ( V_13 < 512 ) F_14 ( 0x84 , 0 ) ;\r\nbreak;\r\ncase 5 : if ( V_13 < 512 ) F_14 ( 0x84 , 1 ) ;\r\nF_9 ( 0x40 ) ;\r\nfor ( V_14 = 0 ; V_14 < V_13 / 4 ; V_14 ++ ) F_21 ( ( ( V_17 * ) V_12 ) [ V_14 ] ) ;\r\nif ( V_13 < 512 ) F_14 ( 0x84 , 0 ) ;\r\nbreak;\r\n}\r\n}\r\nstatic int F_22 ( T_1 * V_1 , char * V_20 , int V_21 )\r\n{ int V_22 , V_14 , V_23 ;\r\nint V_24 [ 2 ] = { 0 , 0 } ;\r\nF_13 ( V_1 ) ;\r\nfor ( V_22 = 0 ; V_22 < 2 ; V_22 ++ ) {\r\nF_14 ( 6 , 0xa0 + V_22 * 0x10 ) ;\r\nfor ( V_14 = 0 ; V_14 < 256 ; V_14 ++ ) {\r\nF_14 ( 2 , V_14 ^ 0xaa ) ;\r\nF_14 ( 3 , V_14 ^ 0x55 ) ;\r\nif ( F_23 ( 2 ) != ( V_14 ^ 0xaa ) ) V_24 [ V_22 ] ++ ;\r\n}\r\nF_14 ( 2 , 1 ) ; F_14 ( 3 , 1 ) ;\r\n}\r\nF_15 ( V_1 ) ;\r\nV_23 = 0 ;\r\nF_13 ( V_1 ) ;\r\nF_14 ( 0x84 , 8 ) ;\r\nF_16 ( V_1 , V_20 , 512 ) ;\r\nfor ( V_14 = 0 ; V_14 < 256 ; V_14 ++ ) {\r\nif ( ( V_20 [ 2 * V_14 ] & 0xff ) != ( ( V_14 + 1 ) & 0xff ) ) V_23 ++ ;\r\nif ( ( V_20 [ 2 * V_14 + 1 ] & 0xff ) != ( ( - 2 - V_14 ) & 0xff ) ) V_23 ++ ;\r\n}\r\nF_14 ( 0x84 , 0 ) ;\r\nF_15 ( V_1 ) ;\r\nif ( V_21 ) {\r\nF_24 ( L_1 ,\r\nV_1 -> V_25 , V_1 -> V_26 , V_1 -> V_8 , V_24 [ 0 ] , V_24 [ 1 ] , V_23 ) ;\r\n}\r\nreturn ( V_24 [ 0 ] && V_24 [ 1 ] ) || V_23 ;\r\n}\r\nstatic void F_25 ( T_1 * V_1 , char * V_20 , int V_21 )\r\n{ char * V_27 [ 6 ] = { L_2 , L_3 , L_4 ,\r\nL_5 , L_6 , L_7 } ;\r\nF_24 ( L_8 ,\r\nV_1 -> V_25 , V_28 , V_1 -> V_26 ) ;\r\nF_24 ( L_9 , V_1 -> V_8 ,\r\nV_27 [ V_1 -> V_8 ] , V_1 -> V_29 ) ;\r\n}\r\nstatic int T_2 F_26 ( void )\r\n{\r\nreturn F_27 ( & V_30 ) ;\r\n}\r\nstatic void T_3 F_28 ( void )\r\n{\r\nF_29 ( & V_30 ) ;\r\n}
