// Seed: 611475975
module module_0;
  assign id_1 = id_1;
  assign module_1.type_7 = 0;
endmodule
module module_1 (
    input wor id_0,
    input supply0 id_1,
    input supply0 id_2,
    input wand id_3,
    input wor id_4,
    output logic id_5
);
  always_latch @(*) begin : LABEL_0$display
    ;
    if (1) id_5 <= 1;
  end
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_4;
  wire id_5, id_6, id_7;
  module_0 modCall_1 ();
  wire id_8;
endmodule
