Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "C:/Users/152/Desktop/12-2/nexys3/tb_isim_beh.exe" -prj "C:/Users/152/Desktop/12-2/nexys3/tb_beh.prj" "work.tb" "work.glbl" 
ISim P.68d (signature 0x7708f090)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/152/Desktop/12-2/nexys3/../../lab1/rtl/seq_mult.v" into library work
Analyzing Verilog file "C:/Users/152/Desktop/12-2/nexys3/../../lab1/rtl/seq_add.v" into library work
Analyzing Verilog file "C:/Users/152/Desktop/12-2/nexys3/../../lab1/rtl/uart_fifo.v" into library work
Analyzing Verilog file "C:/Users/152/Desktop/12-2/nexys3/../../lab1/rtl/uart.v" into library work
Analyzing Verilog file "C:/Users/152/Desktop/12-2/nexys3/../../lab1/rtl/seq_rf.v" into library work
Analyzing Verilog file "C:/Users/152/Desktop/12-2/nexys3/../../lab1/rtl/seq_alu.v" into library work
Analyzing Verilog file "C:/Users/152/Desktop/12-2/nexys3/../../lab1/rtl/uart_top.v" into library work
Analyzing Verilog file "C:/Users/152/Desktop/12-2/nexys3/../../lab1/rtl/seq.v" into library work
Analyzing Verilog file "C:/Users/152/Desktop/12-2/nexys3/../../lab1/tb/model_uart.v" into library work
Analyzing Verilog file "C:/Users/152/Desktop/12-2/nexys3/../../lab1/rtl/nexys3.v" into library work
Analyzing Verilog file "C:/Users/152/Desktop/12-2/nexys3/../../lab1/tb/tb.v" into library work
Analyzing Verilog file "C:/Xilinx/14.6/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module model_uart(baud=1000000,name="UA...
Compiling module seq_rf_default
Compiling module seq_add_default
Compiling module seq_mult_default
Compiling module seq_alu_default
Compiling module seq_default
Compiling module uart_fifo
Compiling module uart
Compiling module uart_top_default
Compiling module nexys3_default
Compiling module tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 8 sub-compilation(s) to finish...
Compiled 12 Verilog Units
Built simulation executable C:/Users/152/Desktop/12-2/nexys3/tb_isim_beh.exe
Fuse Memory Usage: 27988 KB
Fuse CPU Usage: 623 ms
