{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1656384079783 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1656384079784 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 27 23:41:19 2022 " "Processing started: Mon Jun 27 23:41:19 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1656384079784 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656384079784 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off EV22G5 -c EV22G5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off EV22G5 -c EV22G5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656384079784 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "PROGRAM.qip " "Tcl Script File PROGRAM.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE PROGRAM.qip " "set_global_assignment -name QIP_FILE PROGRAM.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1656384080156 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1656384080156 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1656384081336 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1656384081336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/uctest.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/uctest.v" { { "Info" "ISGN_ENTITY_NAME" "1 UCtest " "Found entity 1: UCtest" {  } { { "modules/UCtest.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/UCtest.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656384089044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656384089044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/eff24.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/eff24.v" { { "Info" "ISGN_ENTITY_NAME" "1 EFF24 " "Found entity 1: EFF24" {  } { { "modules/EFF24.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/EFF24.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656384089048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656384089048 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "pc.v(19) " "Verilog HDL information at pc.v(19): always construct contains both blocking and non-blocking assignments" {  } { { "modules/pc.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/pc.v" 19 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1656384089052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/pc.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "modules/pc.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/pc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656384089053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656384089053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ev22g5.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ev22g5.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 EV22G5 " "Found entity 1: EV22G5" {  } { { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656384089055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656384089055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.v" "" { Text "D:/intelFPGA/Projects/EV22G5/PLL.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656384089058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656384089058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data.v 1 1 " "Found 1 design units, including 1 entities, in source file data.v" { { "Info" "ISGN_ENTITY_NAME" "1 DATA " "Found entity 1: DATA" {  } { { "DATA.v" "" { Text "D:/intelFPGA/Projects/EV22G5/DATA.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656384089060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656384089060 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "EV22G5 " "Elaborating entity \"EV22G5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1656384089102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DATA DATA:inst3 " "Elaborating entity \"DATA\" for hierarchy \"DATA:inst3\"" {  } { { "EV22G5.bdf" "inst3" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 576 216 432 704 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656384089633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DATA:inst3\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DATA:inst3\|altsyncram:altsyncram_component\"" {  } { { "DATA.v" "altsyncram_component" { Text "D:/intelFPGA/Projects/EV22G5/DATA.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656384091956 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DATA:inst3\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"DATA:inst3\|altsyncram:altsyncram_component\"" {  } { { "DATA.v" "" { Text "D:/intelFPGA/Projects/EV22G5/DATA.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656384092008 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DATA:inst3\|altsyncram:altsyncram_component " "Instantiated megafunction \"DATA:inst3\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656384092019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656384092019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656384092019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656384092019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656384092019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656384092019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656384092019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656384092019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656384092019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656384092019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656384092019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656384092019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656384092019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656384092019 ""}  } { { "DATA.v" "" { Text "D:/intelFPGA/Projects/EV22G5/DATA.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1656384092019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2jf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2jf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2jf1 " "Found entity 1: altsyncram_2jf1" {  } { { "db/altsyncram_2jf1.tdf" "" { Text "D:/intelFPGA/Projects/EV22G5/db/altsyncram_2jf1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656384092225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656384092225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2jf1 DATA:inst3\|altsyncram:altsyncram_component\|altsyncram_2jf1:auto_generated " "Elaborating entity \"altsyncram_2jf1\" for hierarchy \"DATA:inst3\|altsyncram:altsyncram_component\|altsyncram_2jf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656384092226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EFF24 EFF24:IR " "Elaborating entity \"EFF24\" for hierarchy \"EFF24:IR\"" {  } { { "EV22G5.bdf" "IR" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -368 352 520 -256 "IR" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656384092538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UCtest UCtest:uctest " "Elaborating entity \"UCtest\" for hierarchy \"UCtest:uctest\"" {  } { { "EV22G5.bdf" "uctest" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -192 288 416 -112 "uctest" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656384092581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:pll " "Elaborating entity \"PLL\" for hierarchy \"PLL:pll\"" {  } { { "EV22G5.bdf" "pll" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 192 -280 40 416 "pll" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656384092650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL:pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL:pll\|altpll:altpll_component\"" {  } { { "PLL.v" "altpll_component" { Text "D:/intelFPGA/Projects/EV22G5/PLL.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656384093269 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL:pll\|altpll:altpll_component\"" {  } { { "PLL.v" "" { Text "D:/intelFPGA/Projects/EV22G5/PLL.v" 116 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656384093320 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:pll\|altpll:altpll_component " "Instantiated megafunction \"PLL:pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656384093321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 100 " "Parameter \"clk0_divide_by\" = \"100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656384093321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 25 " "Parameter \"clk0_duty_cycle\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656384093321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656384093321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656384093321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 100 " "Parameter \"clk1_divide_by\" = \"100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656384093321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 25 " "Parameter \"clk1_duty_cycle\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656384093321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656384093321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 250000 " "Parameter \"clk1_phase_shift\" = \"250000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656384093321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 100 " "Parameter \"clk2_divide_by\" = \"100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656384093321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 25 " "Parameter \"clk2_duty_cycle\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656384093321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656384093321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 500000 " "Parameter \"clk2_phase_shift\" = \"500000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656384093321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 100 " "Parameter \"clk3_divide_by\" = \"100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656384093321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 25 " "Parameter \"clk3_duty_cycle\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656384093321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 1 " "Parameter \"clk3_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656384093321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 750000 " "Parameter \"clk3_phase_shift\" = \"750000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656384093321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656384093321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 10000 " "Parameter \"inclk0_input_frequency\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656384093321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656384093321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656384093321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656384093321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656384093321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656384093321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656384093321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656384093321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656384093321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656384093321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656384093321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656384093321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656384093321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656384093321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656384093321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656384093321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656384093321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656384093321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656384093321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656384093321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656384093321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656384093321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656384093321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656384093321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656384093321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656384093321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656384093321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656384093321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656384093321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656384093321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656384093321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656384093321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656384093321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656384093321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656384093321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656384093321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656384093321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656384093321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656384093321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656384093321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656384093321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656384093321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656384093321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656384093321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656384093321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656384093321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656384093321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656384093321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656384093321 ""}  } { { "PLL.v" "" { Text "D:/intelFPGA/Projects/EV22G5/PLL.v" 116 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1656384093321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_altpll " "Found entity 1: PLL_altpll" {  } { { "db/pll_altpll.v" "" { Text "D:/intelFPGA/Projects/EV22G5/db/pll_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656384093449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656384093449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated " "Elaborating entity \"PLL_altpll\" for hierarchy \"PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/intelfpga/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656384093450 ""}
{ "Warning" "WSGN_SEARCH_FILE" "program.v 1 1 " "Using design file program.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PROGRAM " "Found entity 1: PROGRAM" {  } { { "program.v" "" { Text "D:/intelFPGA/Projects/EV22G5/program.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656384093706 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1656384093706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PROGRAM PROGRAM:program " "Elaborating entity \"PROGRAM\" for hierarchy \"PROGRAM:program\"" {  } { { "EV22G5.bdf" "program" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -352 -136 80 -224 "program" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656384093707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram PROGRAM:program\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"PROGRAM:program\|altsyncram:altsyncram_component\"" {  } { { "program.v" "altsyncram_component" { Text "D:/intelFPGA/Projects/EV22G5/program.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656384093896 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PROGRAM:program\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"PROGRAM:program\|altsyncram:altsyncram_component\"" {  } { { "program.v" "" { Text "D:/intelFPGA/Projects/EV22G5/program.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656384093912 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PROGRAM:program\|altsyncram:altsyncram_component " "Instantiated megafunction \"PROGRAM:program\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656384093912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656384093912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656384093912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file PROGRAM.mif " "Parameter \"init_file\" = \"PROGRAM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656384093912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656384093912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656384093912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656384093912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656384093912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656384093912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656384093912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656384093912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656384093912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656384093912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656384093912 ""}  } { { "program.v" "" { Text "D:/intelFPGA/Projects/EV22G5/program.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1656384093912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s6a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s6a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s6a1 " "Found entity 1: altsyncram_s6a1" {  } { { "db/altsyncram_s6a1.tdf" "" { Text "D:/intelFPGA/Projects/EV22G5/db/altsyncram_s6a1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656384094012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656384094012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s6a1 PROGRAM:program\|altsyncram:altsyncram_component\|altsyncram_s6a1:auto_generated " "Elaborating entity \"altsyncram_s6a1\" for hierarchy \"PROGRAM:program\|altsyncram:altsyncram_component\|altsyncram_s6a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656384094012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:pc " "Elaborating entity \"pc\" for hierarchy \"pc:pc\"" {  } { { "EV22G5.bdf" "pc" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -176 -136 72 -64 "pc" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656384094124 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 pc.v(24) " "Verilog HDL assignment warning at pc.v(24): truncated value with size 32 to match size of target (12)" {  } { { "modules/pc.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/pc.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656384094146 "|EV22G5|pc:pc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 12 pc.v(25) " "Verilog HDL assignment warning at pc.v(25): truncated value with size 24 to match size of target (12)" {  } { { "modules/pc.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/pc.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656384094146 "|EV22G5|pc:pc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 12 pc.v(29) " "Verilog HDL assignment warning at pc.v(29): truncated value with size 24 to match size of target (12)" {  } { { "modules/pc.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/pc.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656384094146 "|EV22G5|pc:pc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 pc.v(31) " "Verilog HDL assignment warning at pc.v(31): truncated value with size 32 to match size of target (12)" {  } { { "modules/pc.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/pc.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656384094146 "|EV22G5|pc:pc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 12 pc.v(41) " "Verilog HDL assignment warning at pc.v(41): truncated value with size 24 to match size of target (12)" {  } { { "modules/pc.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/pc.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656384094146 "|EV22G5|pc:pc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 pc.v(43) " "Verilog HDL assignment warning at pc.v(43): truncated value with size 32 to match size of target (12)" {  } { { "modules/pc.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/pc.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656384094147 "|EV22G5|pc:pc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 12 pc.v(53) " "Verilog HDL assignment warning at pc.v(53): truncated value with size 24 to match size of target (12)" {  } { { "modules/pc.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/pc.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656384094147 "|EV22G5|pc:pc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 pc.v(55) " "Verilog HDL assignment warning at pc.v(55): truncated value with size 32 to match size of target (12)" {  } { { "modules/pc.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/pc.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656384094147 "|EV22G5|pc:pc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 12 pc.v(64) " "Verilog HDL assignment warning at pc.v(64): truncated value with size 24 to match size of target (12)" {  } { { "modules/pc.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/pc.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656384094148 "|EV22G5|pc:pc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 pc.v(66) " "Verilog HDL assignment warning at pc.v(66): truncated value with size 32 to match size of target (12)" {  } { { "modules/pc.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/pc.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656384094148 "|EV22G5|pc:pc"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DATA:inst3\|altsyncram:altsyncram_component\|altsyncram_2jf1:auto_generated\|q_a\[0\] " "Synthesized away node \"DATA:inst3\|altsyncram:altsyncram_component\|altsyncram_2jf1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_2jf1.tdf" "" { Text "D:/intelFPGA/Projects/EV22G5/db/altsyncram_2jf1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DATA.v" "" { Text "D:/intelFPGA/Projects/EV22G5/DATA.v" 86 0 0 } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 576 216 432 704 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656384095173 "|EV22G5|DATA:inst3|altsyncram:altsyncram_component|altsyncram_2jf1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DATA:inst3\|altsyncram:altsyncram_component\|altsyncram_2jf1:auto_generated\|q_a\[1\] " "Synthesized away node \"DATA:inst3\|altsyncram:altsyncram_component\|altsyncram_2jf1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_2jf1.tdf" "" { Text "D:/intelFPGA/Projects/EV22G5/db/altsyncram_2jf1.tdf" 60 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DATA.v" "" { Text "D:/intelFPGA/Projects/EV22G5/DATA.v" 86 0 0 } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 576 216 432 704 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656384095173 "|EV22G5|DATA:inst3|altsyncram:altsyncram_component|altsyncram_2jf1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DATA:inst3\|altsyncram:altsyncram_component\|altsyncram_2jf1:auto_generated\|q_a\[2\] " "Synthesized away node \"DATA:inst3\|altsyncram:altsyncram_component\|altsyncram_2jf1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_2jf1.tdf" "" { Text "D:/intelFPGA/Projects/EV22G5/db/altsyncram_2jf1.tdf" 83 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DATA.v" "" { Text "D:/intelFPGA/Projects/EV22G5/DATA.v" 86 0 0 } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 576 216 432 704 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656384095173 "|EV22G5|DATA:inst3|altsyncram:altsyncram_component|altsyncram_2jf1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DATA:inst3\|altsyncram:altsyncram_component\|altsyncram_2jf1:auto_generated\|q_a\[3\] " "Synthesized away node \"DATA:inst3\|altsyncram:altsyncram_component\|altsyncram_2jf1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_2jf1.tdf" "" { Text "D:/intelFPGA/Projects/EV22G5/db/altsyncram_2jf1.tdf" 106 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DATA.v" "" { Text "D:/intelFPGA/Projects/EV22G5/DATA.v" 86 0 0 } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 576 216 432 704 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656384095173 "|EV22G5|DATA:inst3|altsyncram:altsyncram_component|altsyncram_2jf1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DATA:inst3\|altsyncram:altsyncram_component\|altsyncram_2jf1:auto_generated\|q_a\[4\] " "Synthesized away node \"DATA:inst3\|altsyncram:altsyncram_component\|altsyncram_2jf1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_2jf1.tdf" "" { Text "D:/intelFPGA/Projects/EV22G5/db/altsyncram_2jf1.tdf" 129 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DATA.v" "" { Text "D:/intelFPGA/Projects/EV22G5/DATA.v" 86 0 0 } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 576 216 432 704 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656384095173 "|EV22G5|DATA:inst3|altsyncram:altsyncram_component|altsyncram_2jf1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DATA:inst3\|altsyncram:altsyncram_component\|altsyncram_2jf1:auto_generated\|q_a\[5\] " "Synthesized away node \"DATA:inst3\|altsyncram:altsyncram_component\|altsyncram_2jf1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_2jf1.tdf" "" { Text "D:/intelFPGA/Projects/EV22G5/db/altsyncram_2jf1.tdf" 152 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DATA.v" "" { Text "D:/intelFPGA/Projects/EV22G5/DATA.v" 86 0 0 } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 576 216 432 704 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656384095173 "|EV22G5|DATA:inst3|altsyncram:altsyncram_component|altsyncram_2jf1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DATA:inst3\|altsyncram:altsyncram_component\|altsyncram_2jf1:auto_generated\|q_a\[6\] " "Synthesized away node \"DATA:inst3\|altsyncram:altsyncram_component\|altsyncram_2jf1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_2jf1.tdf" "" { Text "D:/intelFPGA/Projects/EV22G5/db/altsyncram_2jf1.tdf" 175 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DATA.v" "" { Text "D:/intelFPGA/Projects/EV22G5/DATA.v" 86 0 0 } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 576 216 432 704 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656384095173 "|EV22G5|DATA:inst3|altsyncram:altsyncram_component|altsyncram_2jf1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DATA:inst3\|altsyncram:altsyncram_component\|altsyncram_2jf1:auto_generated\|q_a\[7\] " "Synthesized away node \"DATA:inst3\|altsyncram:altsyncram_component\|altsyncram_2jf1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_2jf1.tdf" "" { Text "D:/intelFPGA/Projects/EV22G5/db/altsyncram_2jf1.tdf" 198 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DATA.v" "" { Text "D:/intelFPGA/Projects/EV22G5/DATA.v" 86 0 0 } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 576 216 432 704 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656384095173 "|EV22G5|DATA:inst3|altsyncram:altsyncram_component|altsyncram_2jf1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DATA:inst3\|altsyncram:altsyncram_component\|altsyncram_2jf1:auto_generated\|q_a\[8\] " "Synthesized away node \"DATA:inst3\|altsyncram:altsyncram_component\|altsyncram_2jf1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_2jf1.tdf" "" { Text "D:/intelFPGA/Projects/EV22G5/db/altsyncram_2jf1.tdf" 221 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DATA.v" "" { Text "D:/intelFPGA/Projects/EV22G5/DATA.v" 86 0 0 } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 576 216 432 704 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656384095173 "|EV22G5|DATA:inst3|altsyncram:altsyncram_component|altsyncram_2jf1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DATA:inst3\|altsyncram:altsyncram_component\|altsyncram_2jf1:auto_generated\|q_a\[9\] " "Synthesized away node \"DATA:inst3\|altsyncram:altsyncram_component\|altsyncram_2jf1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_2jf1.tdf" "" { Text "D:/intelFPGA/Projects/EV22G5/db/altsyncram_2jf1.tdf" 244 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DATA.v" "" { Text "D:/intelFPGA/Projects/EV22G5/DATA.v" 86 0 0 } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 576 216 432 704 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656384095173 "|EV22G5|DATA:inst3|altsyncram:altsyncram_component|altsyncram_2jf1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DATA:inst3\|altsyncram:altsyncram_component\|altsyncram_2jf1:auto_generated\|q_a\[10\] " "Synthesized away node \"DATA:inst3\|altsyncram:altsyncram_component\|altsyncram_2jf1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_2jf1.tdf" "" { Text "D:/intelFPGA/Projects/EV22G5/db/altsyncram_2jf1.tdf" 267 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DATA.v" "" { Text "D:/intelFPGA/Projects/EV22G5/DATA.v" 86 0 0 } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 576 216 432 704 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656384095173 "|EV22G5|DATA:inst3|altsyncram:altsyncram_component|altsyncram_2jf1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DATA:inst3\|altsyncram:altsyncram_component\|altsyncram_2jf1:auto_generated\|q_a\[11\] " "Synthesized away node \"DATA:inst3\|altsyncram:altsyncram_component\|altsyncram_2jf1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_2jf1.tdf" "" { Text "D:/intelFPGA/Projects/EV22G5/db/altsyncram_2jf1.tdf" 290 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DATA.v" "" { Text "D:/intelFPGA/Projects/EV22G5/DATA.v" 86 0 0 } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 576 216 432 704 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656384095173 "|EV22G5|DATA:inst3|altsyncram:altsyncram_component|altsyncram_2jf1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DATA:inst3\|altsyncram:altsyncram_component\|altsyncram_2jf1:auto_generated\|q_a\[12\] " "Synthesized away node \"DATA:inst3\|altsyncram:altsyncram_component\|altsyncram_2jf1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_2jf1.tdf" "" { Text "D:/intelFPGA/Projects/EV22G5/db/altsyncram_2jf1.tdf" 313 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DATA.v" "" { Text "D:/intelFPGA/Projects/EV22G5/DATA.v" 86 0 0 } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 576 216 432 704 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656384095173 "|EV22G5|DATA:inst3|altsyncram:altsyncram_component|altsyncram_2jf1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DATA:inst3\|altsyncram:altsyncram_component\|altsyncram_2jf1:auto_generated\|q_a\[13\] " "Synthesized away node \"DATA:inst3\|altsyncram:altsyncram_component\|altsyncram_2jf1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_2jf1.tdf" "" { Text "D:/intelFPGA/Projects/EV22G5/db/altsyncram_2jf1.tdf" 336 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DATA.v" "" { Text "D:/intelFPGA/Projects/EV22G5/DATA.v" 86 0 0 } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 576 216 432 704 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656384095173 "|EV22G5|DATA:inst3|altsyncram:altsyncram_component|altsyncram_2jf1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DATA:inst3\|altsyncram:altsyncram_component\|altsyncram_2jf1:auto_generated\|q_a\[14\] " "Synthesized away node \"DATA:inst3\|altsyncram:altsyncram_component\|altsyncram_2jf1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_2jf1.tdf" "" { Text "D:/intelFPGA/Projects/EV22G5/db/altsyncram_2jf1.tdf" 359 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DATA.v" "" { Text "D:/intelFPGA/Projects/EV22G5/DATA.v" 86 0 0 } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 576 216 432 704 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656384095173 "|EV22G5|DATA:inst3|altsyncram:altsyncram_component|altsyncram_2jf1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DATA:inst3\|altsyncram:altsyncram_component\|altsyncram_2jf1:auto_generated\|q_a\[15\] " "Synthesized away node \"DATA:inst3\|altsyncram:altsyncram_component\|altsyncram_2jf1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_2jf1.tdf" "" { Text "D:/intelFPGA/Projects/EV22G5/db/altsyncram_2jf1.tdf" 382 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DATA.v" "" { Text "D:/intelFPGA/Projects/EV22G5/DATA.v" 86 0 0 } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 576 216 432 704 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656384095173 "|EV22G5|DATA:inst3|altsyncram:altsyncram_component|altsyncram_2jf1:auto_generated|ram_block1a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1656384095173 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1656384095173 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PROGRAM:program\|altsyncram:altsyncram_component\|altsyncram_s6a1:auto_generated\|q_a\[0\] " "Synthesized away node \"PROGRAM:program\|altsyncram:altsyncram_component\|altsyncram_s6a1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_s6a1.tdf" "" { Text "D:/intelFPGA/Projects/EV22G5/db/altsyncram_s6a1.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "program.v" "" { Text "D:/intelFPGA/Projects/EV22G5/program.v" 82 0 0 } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -352 -136 80 -224 "program" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656384095176 "|EV22G5|PROGRAM:program|altsyncram:altsyncram_component|altsyncram_s6a1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PROGRAM:program\|altsyncram:altsyncram_component\|altsyncram_s6a1:auto_generated\|q_a\[1\] " "Synthesized away node \"PROGRAM:program\|altsyncram:altsyncram_component\|altsyncram_s6a1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_s6a1.tdf" "" { Text "D:/intelFPGA/Projects/EV22G5/db/altsyncram_s6a1.tdf" 56 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "program.v" "" { Text "D:/intelFPGA/Projects/EV22G5/program.v" 82 0 0 } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -352 -136 80 -224 "program" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656384095176 "|EV22G5|PROGRAM:program|altsyncram:altsyncram_component|altsyncram_s6a1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PROGRAM:program\|altsyncram:altsyncram_component\|altsyncram_s6a1:auto_generated\|q_a\[2\] " "Synthesized away node \"PROGRAM:program\|altsyncram:altsyncram_component\|altsyncram_s6a1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_s6a1.tdf" "" { Text "D:/intelFPGA/Projects/EV22G5/db/altsyncram_s6a1.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "program.v" "" { Text "D:/intelFPGA/Projects/EV22G5/program.v" 82 0 0 } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -352 -136 80 -224 "program" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656384095176 "|EV22G5|PROGRAM:program|altsyncram:altsyncram_component|altsyncram_s6a1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PROGRAM:program\|altsyncram:altsyncram_component\|altsyncram_s6a1:auto_generated\|q_a\[3\] " "Synthesized away node \"PROGRAM:program\|altsyncram:altsyncram_component\|altsyncram_s6a1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_s6a1.tdf" "" { Text "D:/intelFPGA/Projects/EV22G5/db/altsyncram_s6a1.tdf" 98 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "program.v" "" { Text "D:/intelFPGA/Projects/EV22G5/program.v" 82 0 0 } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -352 -136 80 -224 "program" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656384095176 "|EV22G5|PROGRAM:program|altsyncram:altsyncram_component|altsyncram_s6a1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PROGRAM:program\|altsyncram:altsyncram_component\|altsyncram_s6a1:auto_generated\|q_a\[4\] " "Synthesized away node \"PROGRAM:program\|altsyncram:altsyncram_component\|altsyncram_s6a1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_s6a1.tdf" "" { Text "D:/intelFPGA/Projects/EV22G5/db/altsyncram_s6a1.tdf" 119 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "program.v" "" { Text "D:/intelFPGA/Projects/EV22G5/program.v" 82 0 0 } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -352 -136 80 -224 "program" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656384095176 "|EV22G5|PROGRAM:program|altsyncram:altsyncram_component|altsyncram_s6a1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PROGRAM:program\|altsyncram:altsyncram_component\|altsyncram_s6a1:auto_generated\|q_a\[5\] " "Synthesized away node \"PROGRAM:program\|altsyncram:altsyncram_component\|altsyncram_s6a1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_s6a1.tdf" "" { Text "D:/intelFPGA/Projects/EV22G5/db/altsyncram_s6a1.tdf" 140 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "program.v" "" { Text "D:/intelFPGA/Projects/EV22G5/program.v" 82 0 0 } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -352 -136 80 -224 "program" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656384095176 "|EV22G5|PROGRAM:program|altsyncram:altsyncram_component|altsyncram_s6a1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PROGRAM:program\|altsyncram:altsyncram_component\|altsyncram_s6a1:auto_generated\|q_a\[6\] " "Synthesized away node \"PROGRAM:program\|altsyncram:altsyncram_component\|altsyncram_s6a1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_s6a1.tdf" "" { Text "D:/intelFPGA/Projects/EV22G5/db/altsyncram_s6a1.tdf" 161 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "program.v" "" { Text "D:/intelFPGA/Projects/EV22G5/program.v" 82 0 0 } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -352 -136 80 -224 "program" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656384095176 "|EV22G5|PROGRAM:program|altsyncram:altsyncram_component|altsyncram_s6a1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PROGRAM:program\|altsyncram:altsyncram_component\|altsyncram_s6a1:auto_generated\|q_a\[7\] " "Synthesized away node \"PROGRAM:program\|altsyncram:altsyncram_component\|altsyncram_s6a1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_s6a1.tdf" "" { Text "D:/intelFPGA/Projects/EV22G5/db/altsyncram_s6a1.tdf" 182 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "program.v" "" { Text "D:/intelFPGA/Projects/EV22G5/program.v" 82 0 0 } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -352 -136 80 -224 "program" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656384095176 "|EV22G5|PROGRAM:program|altsyncram:altsyncram_component|altsyncram_s6a1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PROGRAM:program\|altsyncram:altsyncram_component\|altsyncram_s6a1:auto_generated\|q_a\[8\] " "Synthesized away node \"PROGRAM:program\|altsyncram:altsyncram_component\|altsyncram_s6a1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_s6a1.tdf" "" { Text "D:/intelFPGA/Projects/EV22G5/db/altsyncram_s6a1.tdf" 203 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "program.v" "" { Text "D:/intelFPGA/Projects/EV22G5/program.v" 82 0 0 } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -352 -136 80 -224 "program" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656384095176 "|EV22G5|PROGRAM:program|altsyncram:altsyncram_component|altsyncram_s6a1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PROGRAM:program\|altsyncram:altsyncram_component\|altsyncram_s6a1:auto_generated\|q_a\[9\] " "Synthesized away node \"PROGRAM:program\|altsyncram:altsyncram_component\|altsyncram_s6a1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_s6a1.tdf" "" { Text "D:/intelFPGA/Projects/EV22G5/db/altsyncram_s6a1.tdf" 224 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "program.v" "" { Text "D:/intelFPGA/Projects/EV22G5/program.v" 82 0 0 } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -352 -136 80 -224 "program" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656384095176 "|EV22G5|PROGRAM:program|altsyncram:altsyncram_component|altsyncram_s6a1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PROGRAM:program\|altsyncram:altsyncram_component\|altsyncram_s6a1:auto_generated\|q_a\[10\] " "Synthesized away node \"PROGRAM:program\|altsyncram:altsyncram_component\|altsyncram_s6a1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_s6a1.tdf" "" { Text "D:/intelFPGA/Projects/EV22G5/db/altsyncram_s6a1.tdf" 245 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "program.v" "" { Text "D:/intelFPGA/Projects/EV22G5/program.v" 82 0 0 } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -352 -136 80 -224 "program" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656384095176 "|EV22G5|PROGRAM:program|altsyncram:altsyncram_component|altsyncram_s6a1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PROGRAM:program\|altsyncram:altsyncram_component\|altsyncram_s6a1:auto_generated\|q_a\[11\] " "Synthesized away node \"PROGRAM:program\|altsyncram:altsyncram_component\|altsyncram_s6a1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_s6a1.tdf" "" { Text "D:/intelFPGA/Projects/EV22G5/db/altsyncram_s6a1.tdf" 266 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "program.v" "" { Text "D:/intelFPGA/Projects/EV22G5/program.v" 82 0 0 } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -352 -136 80 -224 "program" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656384095176 "|EV22G5|PROGRAM:program|altsyncram:altsyncram_component|altsyncram_s6a1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PROGRAM:program\|altsyncram:altsyncram_component\|altsyncram_s6a1:auto_generated\|q_a\[12\] " "Synthesized away node \"PROGRAM:program\|altsyncram:altsyncram_component\|altsyncram_s6a1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_s6a1.tdf" "" { Text "D:/intelFPGA/Projects/EV22G5/db/altsyncram_s6a1.tdf" 287 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "program.v" "" { Text "D:/intelFPGA/Projects/EV22G5/program.v" 82 0 0 } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -352 -136 80 -224 "program" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656384095176 "|EV22G5|PROGRAM:program|altsyncram:altsyncram_component|altsyncram_s6a1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PROGRAM:program\|altsyncram:altsyncram_component\|altsyncram_s6a1:auto_generated\|q_a\[13\] " "Synthesized away node \"PROGRAM:program\|altsyncram:altsyncram_component\|altsyncram_s6a1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_s6a1.tdf" "" { Text "D:/intelFPGA/Projects/EV22G5/db/altsyncram_s6a1.tdf" 308 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "program.v" "" { Text "D:/intelFPGA/Projects/EV22G5/program.v" 82 0 0 } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -352 -136 80 -224 "program" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656384095176 "|EV22G5|PROGRAM:program|altsyncram:altsyncram_component|altsyncram_s6a1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PROGRAM:program\|altsyncram:altsyncram_component\|altsyncram_s6a1:auto_generated\|q_a\[14\] " "Synthesized away node \"PROGRAM:program\|altsyncram:altsyncram_component\|altsyncram_s6a1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_s6a1.tdf" "" { Text "D:/intelFPGA/Projects/EV22G5/db/altsyncram_s6a1.tdf" 329 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "program.v" "" { Text "D:/intelFPGA/Projects/EV22G5/program.v" 82 0 0 } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -352 -136 80 -224 "program" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656384095176 "|EV22G5|PROGRAM:program|altsyncram:altsyncram_component|altsyncram_s6a1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PROGRAM:program\|altsyncram:altsyncram_component\|altsyncram_s6a1:auto_generated\|q_a\[15\] " "Synthesized away node \"PROGRAM:program\|altsyncram:altsyncram_component\|altsyncram_s6a1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_s6a1.tdf" "" { Text "D:/intelFPGA/Projects/EV22G5/db/altsyncram_s6a1.tdf" 350 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "program.v" "" { Text "D:/intelFPGA/Projects/EV22G5/program.v" 82 0 0 } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -352 -136 80 -224 "program" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656384095176 "|EV22G5|PROGRAM:program|altsyncram:altsyncram_component|altsyncram_s6a1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PROGRAM:program\|altsyncram:altsyncram_component\|altsyncram_s6a1:auto_generated\|q_a\[16\] " "Synthesized away node \"PROGRAM:program\|altsyncram:altsyncram_component\|altsyncram_s6a1:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_s6a1.tdf" "" { Text "D:/intelFPGA/Projects/EV22G5/db/altsyncram_s6a1.tdf" 371 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "program.v" "" { Text "D:/intelFPGA/Projects/EV22G5/program.v" 82 0 0 } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -352 -136 80 -224 "program" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656384095176 "|EV22G5|PROGRAM:program|altsyncram:altsyncram_component|altsyncram_s6a1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PROGRAM:program\|altsyncram:altsyncram_component\|altsyncram_s6a1:auto_generated\|q_a\[17\] " "Synthesized away node \"PROGRAM:program\|altsyncram:altsyncram_component\|altsyncram_s6a1:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_s6a1.tdf" "" { Text "D:/intelFPGA/Projects/EV22G5/db/altsyncram_s6a1.tdf" 392 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "program.v" "" { Text "D:/intelFPGA/Projects/EV22G5/program.v" 82 0 0 } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -352 -136 80 -224 "program" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656384095176 "|EV22G5|PROGRAM:program|altsyncram:altsyncram_component|altsyncram_s6a1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PROGRAM:program\|altsyncram:altsyncram_component\|altsyncram_s6a1:auto_generated\|q_a\[18\] " "Synthesized away node \"PROGRAM:program\|altsyncram:altsyncram_component\|altsyncram_s6a1:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_s6a1.tdf" "" { Text "D:/intelFPGA/Projects/EV22G5/db/altsyncram_s6a1.tdf" 413 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "program.v" "" { Text "D:/intelFPGA/Projects/EV22G5/program.v" 82 0 0 } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -352 -136 80 -224 "program" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656384095176 "|EV22G5|PROGRAM:program|altsyncram:altsyncram_component|altsyncram_s6a1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PROGRAM:program\|altsyncram:altsyncram_component\|altsyncram_s6a1:auto_generated\|q_a\[19\] " "Synthesized away node \"PROGRAM:program\|altsyncram:altsyncram_component\|altsyncram_s6a1:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_s6a1.tdf" "" { Text "D:/intelFPGA/Projects/EV22G5/db/altsyncram_s6a1.tdf" 434 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "program.v" "" { Text "D:/intelFPGA/Projects/EV22G5/program.v" 82 0 0 } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -352 -136 80 -224 "program" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656384095176 "|EV22G5|PROGRAM:program|altsyncram:altsyncram_component|altsyncram_s6a1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PROGRAM:program\|altsyncram:altsyncram_component\|altsyncram_s6a1:auto_generated\|q_a\[20\] " "Synthesized away node \"PROGRAM:program\|altsyncram:altsyncram_component\|altsyncram_s6a1:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_s6a1.tdf" "" { Text "D:/intelFPGA/Projects/EV22G5/db/altsyncram_s6a1.tdf" 455 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "program.v" "" { Text "D:/intelFPGA/Projects/EV22G5/program.v" 82 0 0 } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -352 -136 80 -224 "program" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656384095176 "|EV22G5|PROGRAM:program|altsyncram:altsyncram_component|altsyncram_s6a1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PROGRAM:program\|altsyncram:altsyncram_component\|altsyncram_s6a1:auto_generated\|q_a\[21\] " "Synthesized away node \"PROGRAM:program\|altsyncram:altsyncram_component\|altsyncram_s6a1:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_s6a1.tdf" "" { Text "D:/intelFPGA/Projects/EV22G5/db/altsyncram_s6a1.tdf" 476 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "program.v" "" { Text "D:/intelFPGA/Projects/EV22G5/program.v" 82 0 0 } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -352 -136 80 -224 "program" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656384095176 "|EV22G5|PROGRAM:program|altsyncram:altsyncram_component|altsyncram_s6a1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PROGRAM:program\|altsyncram:altsyncram_component\|altsyncram_s6a1:auto_generated\|q_a\[22\] " "Synthesized away node \"PROGRAM:program\|altsyncram:altsyncram_component\|altsyncram_s6a1:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_s6a1.tdf" "" { Text "D:/intelFPGA/Projects/EV22G5/db/altsyncram_s6a1.tdf" 497 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "program.v" "" { Text "D:/intelFPGA/Projects/EV22G5/program.v" 82 0 0 } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -352 -136 80 -224 "program" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656384095176 "|EV22G5|PROGRAM:program|altsyncram:altsyncram_component|altsyncram_s6a1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PROGRAM:program\|altsyncram:altsyncram_component\|altsyncram_s6a1:auto_generated\|q_a\[23\] " "Synthesized away node \"PROGRAM:program\|altsyncram:altsyncram_component\|altsyncram_s6a1:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_s6a1.tdf" "" { Text "D:/intelFPGA/Projects/EV22G5/db/altsyncram_s6a1.tdf" 518 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "program.v" "" { Text "D:/intelFPGA/Projects/EV22G5/program.v" 82 0 0 } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -352 -136 80 -224 "program" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656384095176 "|EV22G5|PROGRAM:program|altsyncram:altsyncram_component|altsyncram_s6a1:auto_generated|ram_block1a23"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1656384095176 ""} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] " "Synthesized away node \"PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\]\"" {  } { { "db/pll_altpll.v" "" { Text "D:/intelFPGA/Projects/EV22G5/db/pll_altpll.v" 93 -1 0 } } { "altpll.tdf" "" { Text "d:/intelfpga/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } } { "PLL.v" "" { Text "D:/intelFPGA/Projects/EV22G5/PLL.v" 116 0 0 } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 192 -280 40 416 "pll" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656384095176 "|EV22G5|PLL:pll|altpll:altpll_component|PLL_altpll:auto_generated|pll1"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1656384095176 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1656384095176 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "26 " "26 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1656384097244 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/intelFPGA/Projects/EV22G5/output_files/EV22G5.map.smsg " "Generated suppressed messages file D:/intelFPGA/Projects/EV22G5/output_files/EV22G5.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656384097466 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1656384098846 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656384098846 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk_input " "No output dependent on input pin \"clk_input\"" {  } { { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 256 -456 -288 272 "clk_input" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1656384100359 "|EV22G5|clk_input"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1656384100359 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1 " "Implemented 1 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1656384100361 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1656384100361 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1656384100361 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 61 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 61 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4745 " "Peak virtual memory: 4745 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1656384100425 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 27 23:41:40 2022 " "Processing ended: Mon Jun 27 23:41:40 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1656384100425 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1656384100425 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1656384100425 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1656384100425 ""}
