// Seed: 2839492383
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_2 = id_1;
  wire id_4, id_5;
  wire id_6, id_7, id_8, id_9;
  assign id_2 = {-1};
  logic [7:0] id_10, id_11, id_12;
  assign id_4 = id_10[1];
endmodule
module module_1 (
    input supply1 id_0
);
  assign id_2 = id_2;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2
  );
  wire id_3, id_4, id_5;
endmodule
module module_2 (
    input wand id_0,
    id_2
);
  assign id_3 = -1;
  wire id_4;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4
  );
  assign id_2 = 1;
  tri0 id_5;
  assign id_2 = id_5;
  assign id_3 = (1);
endmodule
