arch = "AArch64"
name = "ROT+dsb-tlbivmallis-dsb"
symbolic = ["x"]

page_table_setup = """
physical pa1 pa2;
*pa1 = 1;
*pa2 = 2;

x |-> pa1;
x ?-> pa2;
x ?-> invalid at level 2;

identity 0x1000 with code;
"""

[thread.0]
code = """
    STR X0,[X1]
    DSB ISH
    TLBI VMALLE1IS
    DSB ISH
    STR X2,[X3]
"""

[thread.0.reset]
R0 = "extz(0x0, 64)"
R1 = "pte2(x, page_table_base)"
R2 = "mkdesc3(oa=pa2)"
R3 = "pte3(x, page_table_base)"
"PSTATE.EL" = "0b01"

[thread.1]
code = """
    LDR X0,[X1]
"""

[thread.1.reset]
R0 = "extz(0x0, 64)"
R1 = "x"
VBAR_EL1 = "extz(0x1000, 64)"

[section.thread_1_el1_handler]
address = "0x1400"
code = """
    MRS X13,ELR_EL1
    ADD X13,X13,#4
    MSR ELR_EL1,X13
    ERET
"""

[final]
assertion = "1:X0=2"
